Timestamp,CPUs,Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck
1.009306761,S0-C0,Frontend_Bound,26.10,% Slots,,,0.00,6.72,
1.009306761,S0-C0,Bad_Speculation,17.56,% Slots,,,0.00,6.32,
1.009306761,S0-C0,Backend_Bound,29.56,% Slots,,,0.00,6.32,
1.009306761,S0-C0,Frontend_Bound.Frontend_Latency,29.15,% Slots,This metric represents fraction of slots the CPU was stalled due to Frontend latency issues...,rs_events.empty_end,0.00,5.49,
1.009306761,S0-C0,Bad_Speculation.Branch_Mispredicts,17.24,% Slots,This metric represents fraction of slots the CPU has wasted due to Branch Misprediction...,br_misp_retired.all_branches,0.00,6.14,
1.009306761,S0-C0,Backend_Bound.Core_Bound,48.33,% Slots,This metric represents fraction of slots where Core non- memory issues were of a bottleneck...,,0.00,5.48,
1.009306761,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.35,% Clocks,This metric represents fraction of cycles the CPU was stalled due to instruction cache misses...,,0.00,5.54,
1.009306761,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.97,% Clocks_est,This metric represents fraction of cycles the CPU was stalled due to Branch Resteers...,br_misp_retired.all_branches,0.00,5.31,
1.009306761,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.70,% Clocks,This metric estimates fraction of cycles the CPU performance was potentially limited due to Core computation issues (non divider-related)...,,0.00,5.08,<==
1.009306761,S0-C0-T0,MUX,5.01,%,PerfMon Event Multiplexing accuracy indicator,,0.00,100.0,
1.009306761,S0-C1,Frontend_Bound,38.84,% Slots,,,0.00,6.72,
1.009306761,S0-C1,Backend_Bound,36.84,% Slots,This category represents fraction of slots where no uops are being delivered due to a lack of required resources for accepting new uops in the Backend...,,0.00,6.32,
1.009306761,S0-C1,Retiring,15.60,% Slots,,uops_retired.retire_slots:pp,0.00,6.15,
1.009306761,S0-C1,Frontend_Bound.Frontend_Latency,58.60,% Slots,,rs_events.empty_end,0.00,5.48,
1.009306761,S0-C1,Retiring.Microcode_Sequencer,8.17,% Slots,This metric represents fraction of slots the CPU was retiring uops fetched by the Microcode Sequencer (MS) unit...,idq.ms_uops,0.00,6.13,
1.009306761,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.13,% Clocks,,,0.00,5.54,
1.009306761,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
1.009306761,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.40,% Clocks,This metric estimates the fraction of cycles when the CPU was stalled due to switches of uop delivery to the Microcode Sequencer (MS)...,idq.ms_switches,0.00,5.53,
1.009306761,S0-C1-T0,MUX,5.01,%,,,0.00,100.0,
1.009306761,S0-C2,Frontend_Bound,21.24,% Slots,,,0.00,6.71,
1.009306761,S0-C2,Bad_Speculation,19.04,% Slots,,,0.00,6.32,
1.009306761,S0-C2,Backend_Bound,22.45,% Slots,,,0.00,6.32,
1.009306761,S0-C2,Retiring,13.89,% Slots,,uops_retired.retire_slots:pp,0.00,6.14,
1.009306761,S0-C2,Frontend_Bound.Frontend_Latency,22.29,% Slots,,rs_events.empty_end,0.00,5.5,
1.009306761,S0-C2,Bad_Speculation.Branch_Mispredicts,18.69,% Slots,,br_misp_retired.all_branches,0.00,6.14,
1.009306761,S0-C2,Backend_Bound.Core_Bound,25.72,% Slots,,,0.00,5.46,
1.009306761,S0-C2,Retiring.Microcode_Sequencer,10.91,% Slots,,idq.ms_uops,0.00,6.13,
1.009306761,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.63,% Clocks,,,0.00,5.54,
1.009306761,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
1.009306761,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.36,% Clocks,,idq.ms_switches,0.00,5.53,
1.009306761,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,63.86,% Clocks,,,0.00,5.07,<==
1.009306761,S0-C2-T0,MUX,5.01,%,,,0.00,100.0,
1.009306761,S0-C3,Frontend_Bound,34.63,% Slots,,,0.00,6.71,
1.009306761,S0-C3,Bad_Speculation,10.80,% Slots,,,0.00,6.31,
1.009306761,S0-C3,Backend_Bound,35.97,% Slots,,,0.00,6.31,
1.009306761,S0-C3,Retiring,16.69,% Slots,,uops_retired.retire_slots:pp,0.00,6.15,
1.009306761,S0-C3,Frontend_Bound.Frontend_Latency,47.53,% Slots,,rs_events.empty_end,0.00,5.49,
1.009306761,S0-C3,Bad_Speculation.Branch_Mispredicts,10.52,% Slots,,br_misp_retired.all_branches,0.00,6.14,
1.009306761,S0-C3,Backend_Bound.Memory_Bound,20.49,% Slots,This metric represents fraction of slots the Memory subsystem within the Backend was a bottleneck...,,0.00,5.47,
1.009306761,S0-C3,Backend_Bound.Core_Bound,15.48,% Slots,,,0.00,5.47,
1.009306761,S0-C3,Retiring.Microcode_Sequencer,10.37,% Slots,,idq.ms_uops,0.00,6.14,
1.009306761,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.13,% Clocks,,,0.00,5.53,
1.009306761,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
1.009306761,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.91,% Clocks,,idq.ms_switches,0.00,5.53,
1.009306761,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.50,% Stalls,This metric estimates how often the CPU was stalled due to loads accesses to L3 cache or contended with a sibling Core...,mem_load_uops_retired.l3_hit:pp,0.00,5.1,<==
1.009306761,S0-C3-T0,MUX,5.01,%,,,0.00,100.0,
1.009306761,S0-C4,Frontend_Bound,37.67,% Slots,,,0.00,6.71,
1.009306761,S0-C4,Bad_Speculation,18.20,% Slots,,,0.00,6.31,
1.009306761,S0-C4,Backend_Bound,20.71,% Slots,,,0.00,6.31,
1.009306761,S0-C4,Frontend_Bound.Frontend_Latency,30.46,% Slots,,rs_events.empty_end,0.00,5.49,
1.009306761,S0-C4,Bad_Speculation.Branch_Mispredicts,17.97,% Slots,,br_misp_retired.all_branches,0.00,6.14,
1.009306761,S0-C4,Backend_Bound.Memory_Bound,40.92,% Slots,,,0.00,5.47,
1.009306761,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.04,% Clocks,,,0.00,5.54,
1.009306761,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
1.009306761,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
1.009306761,S0-C4-T0,MUX,5.00,%,,,0.00,100.0,
1.009306761,S0-C5,Frontend_Bound,30.09,% Slots,,,0.00,6.71,
1.009306761,S0-C5,Backend_Bound,31.04,% Slots,,,0.00,6.3,
1.009306761,S0-C5,Retiring,16.61,% Slots,,uops_retired.retire_slots:pp,0.00,6.15,
1.009306761,S0-C5,Frontend_Bound.Frontend_Bandwidth,14.49,% Slots,This metric represents fraction of slots the CPU was stalled due to Frontend bandwidth issues...,,0.00,6.71,
1.009306761,S0-C5,Backend_Bound.Core_Bound,21.89,% Slots,,,0.00,5.46,
1.009306761,S0-C5,Retiring.Microcode_Sequencer,10.72,% Slots,,idq.ms_uops,0.00,6.14,
1.009306761,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.33,% Clocks,,idq.ms_switches,0.00,5.54,
1.009306761,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.33,% Core_Clocks,This metric represents Core fraction of cycles in which CPU was likely limited due to the MITE pipeline (Legacy Decode Pipeline)...,,0.00,5.22,
1.009306761,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,55.90,% Clocks,,,0.00,5.08,<==
1.009306761,S0-C5-T0,MUX,5.00,%,,,0.00,100.0,
1.009306761,S0-C6,Frontend_Bound,40.38,% Slots,,,0.00,6.7,
1.009306761,S0-C6,Bad_Speculation,15.61,% Slots,,,0.00,6.3,
1.009306761,S0-C6,Backend_Bound,21.19,% Slots,,,0.00,6.3,
1.009306761,S0-C6,Frontend_Bound.Frontend_Latency,23.55,% Slots,,rs_events.empty_end,0.00,5.5,
1.009306761,S0-C6,Frontend_Bound.Frontend_Bandwidth,47.78,% Slots,,,0.00,6.7,
1.009306761,S0-C6,Bad_Speculation.Branch_Mispredicts,15.23,% Slots,,br_misp_retired.all_branches,0.00,6.14,
1.009306761,S0-C6,Backend_Bound.Core_Bound,80.65,% Slots,,,0.00,5.49,
1.009306761,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.41,% Clocks,,,0.00,5.54,
1.009306761,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
1.009306761,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.93,% Core_Clocks,,,0.00,5.22,<==
1.009306761,S0-C6-T0,MUX,5.01,%,,,0.00,100.0,
1.009306761,S0-C7,Frontend_Bound,36.73,% Slots,,,0.00,6.69,
1.009306761,S0-C7,Bad_Speculation,11.37,% Slots,,,0.00,6.29,
1.009306761,S0-C7,Backend_Bound,28.47,% Slots,,,0.00,6.29,
1.009306761,S0-C7,Retiring,11.60,% Slots,,uops_retired.retire_slots:pp,0.00,6.13,
1.009306761,S0-C7,Frontend_Bound.Frontend_Latency,36.80,% Slots,,rs_events.empty_end,0.00,5.5,
1.009306761,S0-C7,Bad_Speculation.Branch_Mispredicts,11.10,% Slots,,br_misp_retired.all_branches,0.00,6.14,
1.009306761,S0-C7,Backend_Bound.Core_Bound,61.11,% Slots,,,0.00,5.49,
1.009306761,S0-C7,Retiring.Microcode_Sequencer,8.43,% Slots,,idq.ms_uops,0.00,6.13,
1.009306761,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.99,% Clocks,,,0.00,5.54,
1.009306761,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
1.009306761,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.83,% Clocks,,idq.ms_switches,0.00,5.53,
1.009306761,S0-C7-T0,MUX,5.00,%,,,0.00,100.0,
1.009306761,S1-C0,Frontend_Bound.Frontend_Bandwidth,17.29,% Slots,,,0.00,6.7,
1.009306761,S1-C0,Backend_Bound.Memory_Bound,15.31,% Slots,,,0.00,5.51,
1.009306761,S1-C0,Backend_Bound.Core_Bound,38.07,% Slots,,,0.00,5.51,
1.009306761,S1-C0,Retiring.Microcode_Sequencer,6.44,% Slots,,idq.ms_uops,0.00,6.13,
1.009306761,S1-C0,Backend_Bound,53.38,% Slots,,,0.00,6.29,
1.009306761,S1-C0,Retiring,21.06,% Slots,This category represents fraction of slots utilized by useful work i...,uops_retired.retire_slots:pp,0.00,6.13,
1.009306761,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,1.99,% Clocks,,idq.ms_switches,0.00,5.54,
1.009306761,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.19,% Core_Clocks,,,0.00,5.22,
1.009306761,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.98,% Core_Clocks,This metric represents Core fraction of cycles in which CPU was likely limited due to DSB (decoded uop cache) fetch pipeline...,,0.00,5.26,
1.009306761,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
1.009306761,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.04,% Clocks,,,0.00,5.08,<==
1.009306761,S1-C0-T0,MUX,5.01,%,,,0.00,100.0,
1.009306761,S1-C1,Frontend_Bound,30.14,% Slots,,,0.00,6.69,
1.009306761,S1-C1,Bad_Speculation,16.50,% Slots,,,0.00,6.28,
1.009306761,S1-C1,Backend_Bound,23.20,% Slots,,,0.00,6.28,
1.009306761,S1-C1,Frontend_Bound.Frontend_Bandwidth,36.67,% Slots,,,0.00,6.69,
1.009306761,S1-C1,Bad_Speculation.Branch_Mispredicts,16.20,% Slots,,br_misp_retired.all_branches,0.00,6.13,
1.009306761,S1-C1,Backend_Bound.Memory_Bound,13.57,% Slots,,,0.00,5.49,
1.009306761,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.74,% Core_Clocks,,,0.00,5.23,<==
1.009306761,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.33,% Stalls,This metric estimates how often the CPU was stalled without loads missing the L1 data cache...,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
1.009306761,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
1.009306761,S1-C1-T0,MUX,5.01,%,,,0.00,100.0,
1.009306761,S1-C2,Frontend_Bound,27.55,% Slots,,,0.00,6.69,
1.009306761,S1-C2,Bad_Speculation,21.49,% Slots,,,0.00,6.28,
1.009306761,S1-C2,Backend_Bound,18.02,% Slots,,,0.00,6.28,
1.009306761,S1-C2,Frontend_Bound.Frontend_Bandwidth,62.60,% Slots,,,0.00,6.69,
1.009306761,S1-C2,Bad_Speculation.Branch_Mispredicts,21.25,% Slots,,br_misp_retired.all_branches,0.00,6.13,
1.009306761,S1-C2,Backend_Bound.Core_Bound,12.74,% Slots,,,0.00,5.51,
1.009306761,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.56,% Core_Clocks,,,0.00,5.22,<==
1.009306761,S1-C2-T0,MUX,5.00,%,,,0.00,100.0,
1.009306761,S1-C3,Frontend_Bound,24.51,% Slots,,,0.00,6.69,
1.009306761,S1-C3,Bad_Speculation,21.57,% Slots,,,0.00,6.28,
1.009306761,S1-C3,Backend_Bound,18.71,% Slots,,,0.00,6.28,
1.009306761,S1-C3,Frontend_Bound.Frontend_Bandwidth,21.48,% Slots,,,0.00,6.69,
1.009306761,S1-C3,Bad_Speculation.Branch_Mispredicts,21.31,% Slots,,br_misp_retired.all_branches,0.00,6.13,
1.009306761,S1-C3,Backend_Bound.Core_Bound,14.24,% Slots,,,0.00,5.5,
1.009306761,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.24,% Core_Clocks,,,0.00,5.23,<==
1.009306761,S1-C3-T0,MUX,5.00,%,,,0.00,100.0,
1.009306761,S1-C4,Frontend_Bound,38.95,% Slots,,,0.00,6.68,
1.009306761,S1-C4,Bad_Speculation,17.03,% Slots,,,0.00,6.27,
1.009306761,S1-C4,Backend_Bound,19.53,% Slots,,,0.00,6.27,
1.009306761,S1-C4,Frontend_Bound.Frontend_Latency,27.41,% Slots,,rs_events.empty_end,0.00,5.5,
1.009306761,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.65,% Slots,,,0.00,6.68,
1.009306761,S1-C4,Bad_Speculation.Branch_Mispredicts,16.79,% Slots,,br_misp_retired.all_branches,0.00,6.14,
1.009306761,S1-C4,Backend_Bound.Memory_Bound,10.29,% Slots,,,0.00,5.49,
1.009306761,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.90,% Clocks,,,0.00,5.55,
1.009306761,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
1.009306761,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.01,% Core_Clocks,,,0.00,5.23,
1.009306761,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.80,% Core_Clocks,,,0.00,5.25,
1.009306761,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,10.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
1.009306761,S1-C4-T0,MUX,5.01,%,,,0.00,100.0,
1.009306761,S1-C5,Frontend_Bound,35.31,% Slots,,,0.00,6.68,
1.009306761,S1-C5,Bad_Speculation,16.60,% Slots,,,0.00,6.27,
1.009306761,S1-C5,Backend_Bound,19.10,% Slots,,,0.00,6.27,
1.009306761,S1-C5,Frontend_Bound.Frontend_Latency,28.15,% Slots,,rs_events.empty_end,0.00,5.49,
1.009306761,S1-C5,Bad_Speculation.Branch_Mispredicts,16.38,% Slots,,br_misp_retired.all_branches,0.00,6.14,
1.009306761,S1-C5,Backend_Bound.Memory_Bound,10.54,% Slots,,,0.00,5.48,
1.009306761,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.00,% Clocks,,,0.00,5.55,
1.009306761,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
1.009306761,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
1.009306761,S1-C5-T0,MUX,5.01,%,,,0.00,100.0,
1.009306761,S1-C6,Frontend_Bound,32.09,% Slots,This category represents fraction of slots where the processor's Frontend undersupplies its Backend...,,0.00,6.68,<==
1.009306761,S1-C6,Bad_Speculation,18.14,% Slots,,,0.00,6.27,
1.009306761,S1-C6,Backend_Bound,23.76,% Slots,,,0.00,6.27,
1.009306761,S1-C6,Bad_Speculation.Branch_Mispredicts,17.91,% Slots,,br_misp_retired.all_branches,0.00,6.14,
1.009306761,S1-C6,Backend_Bound.Memory_Bound,19.95,% Slots,,,0.00,5.49,
1.009306761,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
1.009306761,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
1.009306761,S1-C6-T0,MUX,5.00,%,,,0.00,100.0,
1.009306761,S1-C7,Frontend_Bound,39.11,% Slots,,,0.00,6.67,
1.009306761,S1-C7,Bad_Speculation,17.12,% Slots,,,0.00,6.26,
1.009306761,S1-C7,Backend_Bound,11.81,% Slots,,,0.00,6.26,
1.009306761,S1-C7,Retiring,33.25,% Slots,,uops_retired.retire_slots:pp,0.00,6.12,
1.009306761,S1-C7,Frontend_Bound.Frontend_Latency,31.53,% Slots,,rs_events.empty_end,0.00,5.49,
1.009306761,S1-C7,Frontend_Bound.Frontend_Bandwidth,11.81,% Slots,,,0.00,6.67,
1.009306761,S1-C7,Bad_Speculation.Branch_Mispredicts,16.94,% Slots,,br_misp_retired.all_branches,0.00,6.13,
1.009306761,S1-C7,Backend_Bound.Memory_Bound,11.34,% Slots,,,0.00,5.49,
1.009306761,S1-C7,Retiring.Microcode_Sequencer,1.87,% Slots,,idq.ms_uops,0.00,6.12,
1.009306761,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.93,% Clocks,,,0.00,5.55,
1.009306761,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
1.009306761,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.64,% Clocks,,idq.ms_switches,0.00,5.55,
1.009306761,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.63,% Core_Clocks,,,0.00,5.23,
1.009306761,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
1.009306761,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
1.009306761,S1-C7-T0,MUX,5.01,%,,,0.00,100.0,
1.009306761,S0-C0-T1,MUX,5.01,%,,,0.00,100.0,
1.009306761,S0-C1-T1,MUX,5.01,%,,,0.00,100.0,
1.009306761,S0-C2-T1,MUX,5.01,%,,,0.00,100.0,
1.009306761,S0-C3-T1,MUX,5.01,%,,,0.00,100.0,
1.009306761,S0-C4-T1,MUX,5.01,%,,,0.00,100.0,
1.009306761,S0-C5-T1,MUX,5.01,%,,,0.00,100.0,
1.009306761,S0-C6-T1,MUX,5.01,%,,,0.00,100.0,
1.009306761,S0-C7-T1,MUX,5.01,%,,,0.00,100.0,
1.009306761,S1-C0-T1,MUX,5.01,%,,,0.00,100.0,
1.009306761,S1-C1-T1,MUX,5.01,%,,,0.00,100.0,
1.009306761,S1-C2-T1,MUX,5.01,%,,,0.00,100.0,
1.009306761,S1-C3-T1,MUX,5.01,%,,,0.00,100.0,
1.009306761,S1-C4-T1,MUX,5.01,%,,,0.00,100.0,
1.009306761,S1-C5-T1,MUX,5.01,%,,,0.00,100.0,
1.009306761,S1-C6-T1,MUX,5.01,%,,,0.00,100.0,
1.009306761,S1-C7-T1,MUX,4.98,%,,,0.00,100.0,
2.076045199,S0-C0,Frontend_Bound,29.16,% Slots,,,0.00,5.23,
2.076045199,S0-C0,Backend_Bound,41.66,% Slots,,,0.00,5.23,
2.076045199,S0-C0,Retiring,34.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
2.076045199,S0-C0,Frontend_Bound.Frontend_Latency,24.64,% Slots,,rs_events.empty_end,0.00,5.23,
2.076045199,S0-C0,Backend_Bound.Memory_Bound,11.21,% Slots,,,0.00,5.23,
2.076045199,S0-C0,Backend_Bound.Core_Bound,30.44,% Slots,,,0.00,5.23,
2.076045199,S0-C0,Retiring.Microcode_Sequencer,2.55,% Slots,,idq.ms_uops,0.00,5.23,
2.076045199,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.52,% Clocks,,,0.00,5.23,
2.076045199,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
2.076045199,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.26,% Clocks,,idq.ms_switches,0.00,5.23,
2.076045199,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
2.076045199,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,52.04,% Clocks,,,0.00,5.25,<==
2.076045199,S0-C0-T0,MUX,5.23,%,,,0.00,100.0,
2.076045199,S0-C1,Frontend_Bound,30.71,% Slots,,,0.00,5.23,
2.076045199,S0-C1,Bad_Speculation,11.88,% Slots,,,0.00,5.23,
2.076045199,S0-C1,Backend_Bound,29.91,% Slots,,,0.00,5.23,
2.076045199,S0-C1,Frontend_Bound.Frontend_Latency,22.93,% Slots,,rs_events.empty_end,0.00,5.23,
2.076045199,S0-C1,Bad_Speculation.Branch_Mispredicts,11.60,% Slots,,br_misp_retired.all_branches,0.00,5.23,
2.076045199,S0-C1,Backend_Bound.Memory_Bound,12.98,% Slots,,,0.00,5.23,
2.076045199,S0-C1,Backend_Bound.Core_Bound,16.93,% Slots,,,0.00,5.23,
2.076045199,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.05,% Clocks,,,0.00,5.23,
2.076045199,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,<==
2.076045199,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
2.076045199,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
2.076045199,S0-C1-T0,MUX,5.22,%,,,0.00,100.0,
2.076045199,S0-C2,Frontend_Bound,36.64,% Slots,,,0.00,5.22,
2.076045199,S0-C2,Backend_Bound,39.33,% Slots,,,0.00,5.22,
2.076045199,S0-C2,Retiring,17.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
2.076045199,S0-C2,Frontend_Bound.Frontend_Latency,32.65,% Slots,,rs_events.empty_end,0.00,5.22,
2.076045199,S0-C2,Backend_Bound.Core_Bound,31.12,% Slots,,,0.00,5.22,
2.076045199,S0-C2,Retiring.Microcode_Sequencer,13.64,% Slots,,idq.ms_uops,0.00,5.22,
2.076045199,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.48,% Clocks,,,0.00,5.23,
2.076045199,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
2.076045199,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.55,% Clocks,,idq.ms_switches,0.00,5.23,
2.076045199,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,80.63,% Clocks,,,0.00,5.25,<==
2.076045199,S0-C2-T0,MUX,5.22,%,,,0.00,100.0,
2.076045199,S0-C3,Frontend_Bound,36.91,% Slots,,,0.00,5.22,
2.076045199,S0-C3,Backend_Bound,38.60,% Slots,,,0.00,5.22,
2.076045199,S0-C3,Retiring,61.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
2.076045199,S0-C3,Frontend_Bound.Frontend_Latency,25.52,% Slots,,rs_events.empty_end,0.00,5.22,
2.076045199,S0-C3,Backend_Bound.Core_Bound,30.01,% Slots,,,0.00,5.22,
2.076045199,S0-C3,Retiring.Microcode_Sequencer,2.09,% Slots,,idq.ms_uops,0.00,5.23,<==
2.076045199,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.59,% Clocks,,,0.00,5.23,
2.076045199,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.12,% Clocks,,idq.ms_switches,0.00,5.23,
2.076045199,S0-C3-T0,MUX,5.23,%,,,0.00,100.0,
2.076045199,S0-C4,Frontend_Bound,39.20,% Slots,,,0.00,5.23,
2.076045199,S0-C4,Backend_Bound,35.56,% Slots,,,0.00,5.23,
2.076045199,S0-C4,Retiring,16.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
2.076045199,S0-C4,Frontend_Bound.Frontend_Latency,29.13,% Slots,,rs_events.empty_end,0.00,5.23,
2.076045199,S0-C4,Backend_Bound.Memory_Bound,16.58,% Slots,,,0.00,5.23,
2.076045199,S0-C4,Backend_Bound.Core_Bound,18.98,% Slots,,,0.00,5.23,
2.076045199,S0-C4,Retiring.Microcode_Sequencer,10.72,% Slots,,idq.ms_uops,0.00,5.22,
2.076045199,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.91,% Clocks,,,0.00,5.23,
2.076045199,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
2.076045199,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.49,% Clocks,,idq.ms_switches,0.00,5.23,<==
2.076045199,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,29.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
2.076045199,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.86,% Clocks,,,0.00,5.25,
2.076045199,S0-C4-T0,MUX,5.23,%,,,0.00,100.0,
2.076045199,S0-C5,Bad_Speculation,18.71,% Slots,,,0.00,5.23,
2.076045199,S0-C5,Bad_Speculation.Branch_Mispredicts,18.29,% Slots,,br_misp_retired.all_branches,0.00,5.23,
2.076045199,S0-C5,Backend_Bound,27.84,% Slots,,,0.00,5.23,
2.076045199,S0-C5,Backend_Bound.Memory_Bound,11.19,% Slots,,,0.00,5.23,
2.076045199,S0-C5,Backend_Bound.Core_Bound,16.65,% Slots,,,0.00,5.23,
2.076045199,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
2.076045199,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
2.076045199,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,85.74,% Clocks,,,0.00,5.25,<==
2.076045199,S0-C5-T0,MUX,5.23,%,,,0.00,100.0,
2.076045199,S0-C6,Backend_Bound,45.37,% Slots,,,0.00,5.23,<==
2.076045199,S0-C6,Backend_Bound.Memory_Bound,24.67,% Slots,,,0.00,5.23,
2.076045199,S0-C6,Backend_Bound.Core_Bound,20.70,% Slots,,,0.00,5.23,
2.076045199,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,20.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
2.076045199,S0-C6-T0,MUX,5.22,%,,,0.00,100.0,
2.076045199,S0-C7,Frontend_Bound,38.67,% Slots,,,0.00,5.22,
2.076045199,S0-C7,Backend_Bound,37.44,% Slots,,,0.00,5.22,
2.076045199,S0-C7,Retiring,15.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
2.076045199,S0-C7,Frontend_Bound.Frontend_Latency,57.93,% Slots,,rs_events.empty_end,0.00,5.22,
2.076045199,S0-C7,Backend_Bound.Core_Bound,29.08,% Slots,,,0.00,5.22,
2.076045199,S0-C7,Retiring.Microcode_Sequencer,10.61,% Slots,,idq.ms_uops,0.00,5.22,
2.076045199,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.07,% Clocks,,,0.00,5.23,
2.076045199,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
2.076045199,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.13,% Clocks,,idq.ms_switches,0.00,5.23,<==
2.076045199,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,73.24,% Clocks,,,0.00,5.25,
2.076045199,S0-C7-T0,MUX,5.22,%,,,0.00,100.0,
2.076045199,S1-C0,Frontend_Bound,35.98,% Slots,,,0.00,5.23,
2.076045199,S1-C0,Bad_Speculation,15.27,% Slots,,,0.00,5.23,
2.076045199,S1-C0,Backend_Bound,23.75,% Slots,,,0.00,5.23,
2.076045199,S1-C0,Frontend_Bound.Frontend_Latency,16.24,% Slots,,rs_events.empty_end,0.00,5.23,
2.076045199,S1-C0,Bad_Speculation.Branch_Mispredicts,15.11,% Slots,,br_misp_retired.all_branches,0.00,5.23,
2.076045199,S1-C0,Backend_Bound.Core_Bound,18.06,% Slots,,,0.00,5.23,
2.076045199,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,<==
2.076045199,S1-C0-T0,MUX,5.22,%,,,0.00,100.0,
2.076045199,S1-C1,Frontend_Bound,21.99,% Slots,,,0.00,5.23,
2.076045199,S1-C1,Backend_Bound,32.45,% Slots,,,0.00,5.23,
2.076045199,S1-C1,Backend_Bound.Memory_Bound,30.00,% Slots,,,0.00,5.23,
2.076045199,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,11.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,<==
2.076045199,S1-C1-T0,MUX,5.22,%,,,0.00,100.0,
2.076045199,S1-C2,Frontend_Bound,42.32,% Slots,,,0.00,5.23,
2.076045199,S1-C2,Bad_Speculation,13.43,% Slots,,,0.00,5.23,
2.076045199,S1-C2,Backend_Bound,22.73,% Slots,,,0.00,5.23,
2.076045199,S1-C2,Retiring,29.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
2.076045199,S1-C2,Frontend_Bound.Frontend_Latency,45.06,% Slots,,rs_events.empty_end,0.00,5.23,
2.076045199,S1-C2,Bad_Speculation.Branch_Mispredicts,12.81,% Slots,,br_misp_retired.all_branches,0.00,5.22,
2.076045199,S1-C2,Backend_Bound.Core_Bound,31.38,% Slots,,,0.00,5.23,
2.076045199,S1-C2,Retiring.Microcode_Sequencer,1.67,% Slots,,idq.ms_uops,0.00,5.23,
2.076045199,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.71,% Clocks,,,0.00,5.23,
2.076045199,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,<==
2.076045199,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.10,% Clocks,,idq.ms_switches,0.00,5.23,
2.076045199,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,76.85,% Clocks,,,0.00,5.24,
2.076045199,S1-C2-T0,MUX,5.22,%,,,0.00,100.0,
2.076045199,S1-C3,Bad_Speculation,17.99,% Slots,,,0.00,5.23,
2.076045199,S1-C3,Bad_Speculation.Branch_Mispredicts,17.86,% Slots,,br_misp_retired.all_branches,0.00,5.22,
2.076045199,S1-C3,Backend_Bound,36.14,% Slots,,,0.00,5.23,
2.076045199,S1-C3,Backend_Bound.Memory_Bound,34.72,% Slots,,,0.00,5.23,
2.076045199,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,<==
2.076045199,S1-C3-T0,MUX,5.22,%,,,0.00,100.0,
2.076045199,S1-C4,Frontend_Bound,33.12,% Slots,,,0.00,5.23,
2.076045199,S1-C4,Bad_Speculation,13.90,% Slots,,,0.00,5.23,
2.076045199,S1-C4,Backend_Bound,22.48,% Slots,,,0.00,5.23,
2.076045199,S1-C4,Frontend_Bound.Frontend_Latency,22.91,% Slots,,rs_events.empty_end,0.00,5.23,
2.076045199,S1-C4,Bad_Speculation.Branch_Mispredicts,13.69,% Slots,,br_misp_retired.all_branches,0.00,5.23,
2.076045199,S1-C4,Backend_Bound.Memory_Bound,18.38,% Slots,,,0.00,5.23,
2.076045199,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.76,% Clocks,,,0.00,5.24,
2.076045199,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,<==
2.076045199,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
2.076045199,S1-C4-T0,MUX,5.23,%,,,0.00,100.0,
2.076045199,S1-C5,Frontend_Bound,32.89,% Slots,,,0.00,5.22,
2.076045199,S1-C5,Bad_Speculation,10.99,% Slots,,,0.00,5.22,
2.076045199,S1-C5,Backend_Bound,34.32,% Slots,,,0.00,5.22,
2.076045199,S1-C5,Retiring,8.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
2.076045199,S1-C5,Frontend_Bound.Frontend_Latency,18.71,% Slots,,rs_events.empty_end,0.00,5.22,
2.076045199,S1-C5,Frontend_Bound.Frontend_Bandwidth,18.31,% Slots,,,0.00,5.22,
2.076045199,S1-C5,Bad_Speculation.Branch_Mispredicts,10.85,% Slots,,br_misp_retired.all_branches,0.00,5.22,
2.076045199,S1-C5,Backend_Bound.Core_Bound,55.01,% Slots,,,0.00,5.22,
2.076045199,S1-C5,Retiring.Microcode_Sequencer,1.86,% Slots,,idq.ms_uops,0.00,5.23,
2.076045199,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.76,% Clocks,,,0.00,5.23,
2.076045199,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.85,% Clocks,,idq.ms_switches,0.00,5.23,
2.076045199,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.01,% Core_Clocks,,,0.00,5.24,
2.076045199,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.71,% Core_Clocks,,,0.00,5.24,
2.076045199,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.90,% Clocks,,,0.00,5.25,<==
2.076045199,S1-C5-T0,MUX,5.22,%,,,0.00,100.0,
2.076045199,S1-C6,Backend_Bound,39.36,% Slots,,,0.00,5.23,<==
2.076045199,S1-C6,Backend_Bound.Memory_Bound,19.79,% Slots,,,0.00,5.23,
2.076045199,S1-C6,Backend_Bound.Core_Bound,19.57,% Slots,,,0.00,5.23,
2.076045199,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,19.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
2.076045199,S1-C6-T0,MUX,5.23,%,,,0.00,100.0,
2.076045199,S1-C7,Frontend_Bound,30.89,% Slots,,,0.00,5.23,<==
2.076045199,S1-C7,Bad_Speculation,12.92,% Slots,,,0.00,5.23,
2.076045199,S1-C7,Backend_Bound,21.36,% Slots,,,0.00,5.23,
2.076045199,S1-C7,Retiring,12.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
2.076045199,S1-C7,Frontend_Bound.Frontend_Latency,16.04,% Slots,,rs_events.empty_end,0.00,5.23,
2.076045199,S1-C7,Frontend_Bound.Frontend_Bandwidth,17.80,% Slots,,,0.00,5.23,
2.076045199,S1-C7,Bad_Speculation.Branch_Mispredicts,12.61,% Slots,,br_misp_retired.all_branches,0.00,5.22,
2.076045199,S1-C7,Backend_Bound.Memory_Bound,11.79,% Slots,,,0.00,5.23,
2.076045199,S1-C7,Retiring.Microcode_Sequencer,6.22,% Slots,,idq.ms_uops,0.00,5.22,
2.076045199,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.78,% Clocks,,,0.00,5.23,
2.076045199,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
2.076045199,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.99,% Clocks,,idq.ms_switches,0.00,5.23,
2.076045199,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.15,% Core_Clocks,,,0.00,5.24,
2.076045199,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
2.076045199,S1-C7-T0,MUX,5.22,%,,,0.00,100.0,
2.076045199,S0-C0-T1,MUX,5.22,%,,,0.00,100.0,
2.076045199,S0-C1-T1,MUX,5.22,%,,,0.00,100.0,
2.076045199,S0-C2-T1,MUX,5.22,%,,,0.00,100.0,
2.076045199,S0-C3-T1,MUX,5.22,%,,,0.00,100.0,
2.076045199,S0-C4-T1,MUX,5.22,%,,,0.00,100.0,
2.076045199,S0-C5-T1,MUX,5.23,%,,,0.00,100.0,
2.076045199,S0-C6-T1,MUX,5.23,%,,,0.00,100.0,
2.076045199,S0-C7-T1,MUX,5.22,%,,,0.00,100.0,
2.076045199,S1-C0-T1,MUX,5.23,%,,,0.00,100.0,
2.076045199,S1-C1-T1,MUX,5.22,%,,,0.00,100.0,
2.076045199,S1-C2-T1,MUX,5.23,%,,,0.00,100.0,
2.076045199,S1-C3-T1,MUX,5.23,%,,,0.00,100.0,
2.076045199,S1-C4-T1,MUX,5.23,%,,,0.00,100.0,
2.076045199,S1-C5-T1,MUX,5.22,%,,,0.00,100.0,
2.076045199,S1-C6-T1,MUX,5.22,%,,,0.00,100.0,
2.076045199,S1-C7-T1,MUX,5.22,%,,,0.00,100.0,
3.593294634,S0-C0,Frontend_Bound,35.38,% Slots,,,0.00,5.29,
3.593294634,S0-C0,Bad_Speculation,12.40,% Slots,,,0.00,5.29,
3.593294634,S0-C0,Backend_Bound,16.75,% Slots,,,0.00,5.29,
3.593294634,S0-C0,Frontend_Bound.Frontend_Latency,23.09,% Slots,,rs_events.empty_end,0.00,5.29,<==
3.593294634,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.36,% Slots,,,0.00,5.29,
3.593294634,S0-C0,Bad_Speculation.Branch_Mispredicts,12.16,% Slots,,br_misp_retired.all_branches,0.00,5.29,
3.593294634,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.90,% Clocks,,,0.00,5.29,
3.593294634,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
3.593294634,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,53.79,% Core_Clocks,,,0.00,5.29,
3.593294634,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.76,% Core_Clocks,,,0.00,5.28,
3.593294634,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
3.593294634,S0-C1,Frontend_Bound,31.64,% Slots,,,0.00,5.28,
3.593294634,S0-C1,Bad_Speculation,19.28,% Slots,,,0.00,5.28,
3.593294634,S0-C1,Backend_Bound,22.92,% Slots,,,0.00,5.28,
3.593294634,S0-C1,Retiring,38.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
3.593294634,S0-C1,Frontend_Bound.Frontend_Latency,30.40,% Slots,,rs_events.empty_end,0.00,5.28,
3.593294634,S0-C1,Bad_Speculation.Branch_Mispredicts,19.02,% Slots,,br_misp_retired.all_branches,0.00,5.28,
3.593294634,S0-C1,Backend_Bound.Memory_Bound,73.43,% Slots,,,0.00,5.25,
3.593294634,S0-C1,Retiring.Microcode_Sequencer,1.25,% Slots,,idq.ms_uops,0.00,5.29,<==
3.593294634,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.01,% Clocks,,,0.00,5.29,
3.593294634,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
3.593294634,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.41,% Clocks,,idq.ms_switches,0.00,5.29,
3.593294634,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
3.593294634,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
3.593294634,S0-C2,Frontend_Bound,25.91,% Slots,,,0.00,5.28,<==
3.593294634,S0-C2,Bad_Speculation,22.23,% Slots,,,0.00,5.28,
3.593294634,S0-C2,Backend_Bound,20.27,% Slots,,,0.00,5.28,
3.593294634,S0-C2,Frontend_Bound.Frontend_Latency,15.93,% Slots,,rs_events.empty_end,0.00,5.28,
3.593294634,S0-C2,Frontend_Bound.Frontend_Bandwidth,17.63,% Slots,,,0.00,5.28,
3.593294634,S0-C2,Bad_Speculation.Branch_Mispredicts,21.81,% Slots,,br_misp_retired.all_branches,0.00,5.28,
3.593294634,S0-C2,Backend_Bound.Memory_Bound,20.57,% Slots,,,0.00,5.24,
3.593294634,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.33,% Clocks,,,0.00,5.28,
3.593294634,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
3.593294634,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.81,% Core_Clocks,,,0.00,5.29,
3.593294634,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
3.593294634,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
3.593294634,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
3.593294634,S0-C3,Frontend_Bound,36.61,% Slots,,,0.00,5.28,
3.593294634,S0-C3,Bad_Speculation,11.28,% Slots,,,0.00,5.28,
3.593294634,S0-C3,Backend_Bound,28.29,% Slots,,,0.00,5.28,
3.593294634,S0-C3,Frontend_Bound.Frontend_Latency,48.80,% Slots,,rs_events.empty_end,0.00,5.28,
3.593294634,S0-C3,Bad_Speculation.Branch_Mispredicts,11.07,% Slots,,br_misp_retired.all_branches,0.00,5.28,
3.593294634,S0-C3,Backend_Bound.Core_Bound,21.26,% Slots,,,0.00,5.24,
3.593294634,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
3.593294634,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
3.593294634,S0-C4,Frontend_Bound,22.86,% Slots,,,0.00,5.29,
3.593294634,S0-C4,Bad_Speculation,17.78,% Slots,,,0.00,5.29,
3.593294634,S0-C4,Backend_Bound,26.97,% Slots,,,0.00,5.29,
3.593294634,S0-C4,Frontend_Bound.Frontend_Latency,20.48,% Slots,,rs_events.empty_end,0.00,5.28,
3.593294634,S0-C4,Bad_Speculation.Branch_Mispredicts,17.58,% Slots,,br_misp_retired.all_branches,0.00,5.29,
3.593294634,S0-C4,Backend_Bound.Memory_Bound,16.74,% Slots,,,0.00,5.25,
3.593294634,S0-C4,Backend_Bound.Core_Bound,10.23,% Slots,,,0.00,5.25,
3.593294634,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.56,% Clocks,,,0.00,5.29,
3.593294634,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
3.593294634,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,<==
3.593294634,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
3.593294634,S0-C5,Frontend_Bound,36.43,% Slots,,,0.00,5.29,
3.593294634,S0-C5,Bad_Speculation,13.75,% Slots,,,0.00,5.29,
3.593294634,S0-C5,Backend_Bound,18.52,% Slots,,,0.00,5.29,
3.593294634,S0-C5,Frontend_Bound.Frontend_Latency,25.21,% Slots,,rs_events.empty_end,0.00,5.28,
3.593294634,S0-C5,Frontend_Bound.Frontend_Bandwidth,15.67,% Slots,,,0.00,5.29,
3.593294634,S0-C5,Bad_Speculation.Branch_Mispredicts,13.52,% Slots,,br_misp_retired.all_branches,0.00,5.28,
3.593294634,S0-C5,Backend_Bound.Memory_Bound,15.40,% Slots,,,0.00,5.25,
3.593294634,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.38,% Clocks,,,0.00,5.28,
3.593294634,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
3.593294634,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
3.593294634,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
3.593294634,S0-C6,Frontend_Bound,23.00,% Slots,,,0.00,5.29,
3.593294634,S0-C6,Bad_Speculation,18.01,% Slots,,,0.00,5.29,
3.593294634,S0-C6,Backend_Bound,29.01,% Slots,,,0.00,5.29,<==
3.593294634,S0-C6,Frontend_Bound.Frontend_Latency,15.48,% Slots,,rs_events.empty_end,0.00,5.29,
3.593294634,S0-C6,Frontend_Bound.Frontend_Bandwidth,26.98,% Slots,,,0.00,5.29,
3.593294634,S0-C6,Bad_Speculation.Branch_Mispredicts,17.80,% Slots,,br_misp_retired.all_branches,0.00,5.29,
3.593294634,S0-C6,Backend_Bound.Memory_Bound,16.16,% Slots,,,0.00,5.08,
3.593294634,S0-C6,Backend_Bound.Core_Bound,12.85,% Slots,,,0.00,5.08,
3.593294634,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
3.593294634,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
3.593294634,S0-C7,Frontend_Bound,36.05,% Slots,,,0.00,5.29,
3.593294634,S0-C7,Bad_Speculation,13.12,% Slots,,,0.00,5.29,
3.593294634,S0-C7,Backend_Bound,21.78,% Slots,,,0.00,5.29,
3.593294634,S0-C7,Frontend_Bound.Frontend_Latency,25.86,% Slots,,rs_events.empty_end,0.00,5.29,
3.593294634,S0-C7,Bad_Speculation.Branch_Mispredicts,12.83,% Slots,,br_misp_retired.all_branches,0.00,5.29,
3.593294634,S0-C7,Backend_Bound.Memory_Bound,10.02,% Slots,,,0.00,5.09,
3.593294634,S0-C7,Backend_Bound.Core_Bound,11.77,% Slots,,,0.00,5.09,
3.593294634,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.11,% Clocks,,,0.00,5.29,
3.593294634,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
3.593294634,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
3.593294634,S0-C7-T0,MUX,5.09,%,,,0.00,100.0,
3.593294634,S1-C0,Frontend_Bound,29.56,% Slots,,,0.00,5.29,
3.593294634,S1-C0,Bad_Speculation,16.91,% Slots,,,0.00,5.29,
3.593294634,S1-C0,Backend_Bound,20.09,% Slots,,,0.00,5.29,
3.593294634,S1-C0,Frontend_Bound.Frontend_Latency,29.20,% Slots,,rs_events.empty_end,0.00,5.28,
3.593294634,S1-C0,Bad_Speculation.Branch_Mispredicts,16.68,% Slots,,br_misp_retired.all_branches,0.00,5.28,
3.593294634,S1-C0,Backend_Bound.Core_Bound,10.18,% Slots,,,0.00,5.09,
3.593294634,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.46,% Clocks,,,0.00,5.28,
3.593294634,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
3.593294634,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
3.593294634,S1-C1,Frontend_Bound,35.67,% Slots,,,0.00,5.29,<==
3.593294634,S1-C1,Bad_Speculation,12.83,% Slots,,,0.00,5.29,
3.593294634,S1-C1,Backend_Bound,15.55,% Slots,,,0.00,5.29,
3.593294634,S1-C1,Frontend_Bound.Frontend_Latency,17.17,% Slots,,rs_events.empty_end,0.00,5.28,
3.593294634,S1-C1,Frontend_Bound.Frontend_Bandwidth,17.32,% Slots,,,0.00,5.29,
3.593294634,S1-C1,Bad_Speculation.Branch_Mispredicts,12.45,% Slots,,br_misp_retired.all_branches,0.00,5.28,
3.593294634,S1-C1,Backend_Bound.Memory_Bound,54.67,% Slots,,,0.00,5.09,
3.593294634,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.85,% Clocks,,,0.00,5.29,
3.593294634,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
3.593294634,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,63.25,% Core_Clocks,,,0.00,5.29,
3.593294634,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.92,% Core_Clocks,,,0.00,5.28,
3.593294634,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
3.593294634,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
3.593294634,S1-C2,Frontend_Bound,32.43,% Slots,,,0.00,5.28,<==
3.593294634,S1-C2,Bad_Speculation,23.16,% Slots,,,0.00,5.28,
3.593294634,S1-C2,Backend_Bound,17.93,% Slots,,,0.00,5.28,
3.593294634,S1-C2,Retiring,7.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
3.593294634,S1-C2,Frontend_Bound.Frontend_Latency,15.72,% Slots,,rs_events.empty_end,0.00,5.28,
3.593294634,S1-C2,Frontend_Bound.Frontend_Bandwidth,14.60,% Slots,,,0.00,5.28,
3.593294634,S1-C2,Bad_Speculation.Branch_Mispredicts,22.24,% Slots,,br_misp_retired.all_branches,0.00,5.28,
3.593294634,S1-C2,Backend_Bound.Memory_Bound,28.55,% Slots,,,0.00,5.09,
3.593294634,S1-C2,Retiring.Microcode_Sequencer,5.13,% Slots,,idq.ms_uops,0.00,5.29,
3.593294634,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.91,% Clocks,,,0.00,5.29,
3.593294634,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
3.593294634,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.04,% Clocks,,idq.ms_switches,0.00,5.29,
3.593294634,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.08,% Core_Clocks,,,0.00,5.28,
3.593294634,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
3.593294634,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
3.593294634,S1-C3,Frontend_Bound,40.97,% Slots,,,0.00,5.28,
3.593294634,S1-C3,Bad_Speculation,15.44,% Slots,,,0.00,5.28,
3.593294634,S1-C3,Backend_Bound,21.27,% Slots,,,0.00,5.28,
3.593294634,S1-C3,Retiring,15.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
3.593294634,S1-C3,Frontend_Bound.Frontend_Latency,44.77,% Slots,,rs_events.empty_end,0.00,5.28,
3.593294634,S1-C3,Bad_Speculation.Branch_Mispredicts,14.56,% Slots,,br_misp_retired.all_branches,0.00,5.28,
3.593294634,S1-C3,Backend_Bound.Core_Bound,28.46,% Slots,,,0.00,5.09,
3.593294634,S1-C3,Retiring.Microcode_Sequencer,2.70,% Slots,,idq.ms_uops,0.00,5.29,
3.593294634,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.11,% Clocks,,,0.00,5.28,
3.593294634,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
3.593294634,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.75,% Clocks,,idq.ms_switches,0.00,5.28,
3.593294634,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
3.593294634,S1-C4,Frontend_Bound,39.54,% Slots,,,0.00,5.29,
3.593294634,S1-C4,Bad_Speculation,14.94,% Slots,,,0.00,5.29,
3.593294634,S1-C4,Backend_Bound,25.13,% Slots,,,0.00,5.29,
3.593294634,S1-C4,Frontend_Bound.Frontend_Latency,46.79,% Slots,,rs_events.empty_end,0.00,5.29,
3.593294634,S1-C4,Bad_Speculation.Branch_Mispredicts,14.67,% Slots,,br_misp_retired.all_branches,0.00,5.28,
3.593294634,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
3.593294634,S1-C4-T0,MUX,5.10,%,,,0.00,100.0,
3.593294634,S1-C5,Frontend_Bound,38.37,% Slots,,,0.00,5.29,
3.593294634,S1-C5,Bad_Speculation,14.24,% Slots,,,0.00,5.29,
3.593294634,S1-C5,Backend_Bound,24.73,% Slots,,,0.00,5.29,
3.593294634,S1-C5,Frontend_Bound.Frontend_Latency,36.85,% Slots,,rs_events.empty_end,0.00,5.28,
3.593294634,S1-C5,Bad_Speculation.Branch_Mispredicts,13.93,% Slots,,br_misp_retired.all_branches,0.00,5.29,
3.593294634,S1-C5,Backend_Bound.Core_Bound,55.78,% Slots,,,0.00,5.1,
3.593294634,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.95,% Clocks,,,0.00,5.29,
3.593294634,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
3.593294634,S1-C5-T0,MUX,5.10,%,,,0.00,100.0,
3.593294634,S1-C6,Frontend_Bound,22.06,% Slots,,,0.00,5.29,
3.593294634,S1-C6,Backend_Bound,35.08,% Slots,,,0.00,5.29,
3.593294634,S1-C6,Frontend_Bound.Frontend_Latency,15.12,% Slots,,rs_events.empty_end,0.00,5.29,
3.593294634,S1-C6,Frontend_Bound.Frontend_Bandwidth,15.05,% Slots,,,0.00,5.29,
3.593294634,S1-C6,Backend_Bound.Memory_Bound,35.73,% Slots,,,0.00,5.1,
3.593294634,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
3.593294634,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,41.55,% Core_Clocks,,,0.00,5.29,
3.593294634,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.67,% Core_Clocks,,,0.00,5.28,
3.593294634,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,<==
3.593294634,S1-C6-T0,MUX,5.10,%,,,0.00,100.0,
3.593294634,S1-C7,Frontend_Bound,27.47,% Slots,,,0.00,5.29,
3.593294634,S1-C7,Backend_Bound,22.78,% Slots,,,0.00,5.29,
3.593294634,S1-C7,Retiring,12.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
3.593294634,S1-C7,Frontend_Bound.Frontend_Latency,45.73,% Slots,,rs_events.empty_end,0.00,5.28,<==
3.593294634,S1-C7,Backend_Bound.Core_Bound,51.83,% Slots,,,0.00,5.1,
3.593294634,S1-C7,Retiring.Microcode_Sequencer,3.44,% Slots,,idq.ms_uops,0.00,5.29,
3.593294634,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.29,% Clocks,,,0.00,5.28,
3.593294634,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
3.593294634,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.69,% Clocks,,idq.ms_switches,0.00,5.28,
3.593294634,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.20,% Clocks,,,0.00,5.27,
3.593294634,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
3.593294634,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
3.593294634,S0-C1-T1,MUX,5.10,%,,,0.00,100.0,
3.593294634,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
3.593294634,S0-C3-T1,MUX,5.11,%,,,0.00,100.0,
3.593294634,S0-C4-T1,MUX,5.11,%,,,0.00,100.0,
3.593294634,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
3.593294634,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
3.593294634,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
3.593294634,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
3.593294634,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
3.593294634,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
3.593294634,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
3.593294634,S1-C4-T1,MUX,5.10,%,,,0.00,100.0,
3.593294634,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
3.593294634,S1-C6-T1,MUX,5.10,%,,,0.00,100.0,
3.593294634,S1-C7-T1,MUX,5.02,%,,,0.00,100.0,
5.105604002,S0-C0,Frontend_Bound,26.02,% Slots,,,0.00,5.28,
5.105604002,S0-C0,Bad_Speculation,20.07,% Slots,,,0.00,5.28,
5.105604002,S0-C0,Backend_Bound,20.53,% Slots,,,0.00,5.28,
5.105604002,S0-C0,Frontend_Bound.Frontend_Bandwidth,15.29,% Slots,,,0.00,5.28,<==
5.105604002,S0-C0,Bad_Speculation.Branch_Mispredicts,19.67,% Slots,,br_misp_retired.all_branches,0.00,5.28,
5.105604002,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.94,% Core_Clocks,,,0.00,5.29,
5.105604002,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.60,% Core_Clocks,,,0.00,5.29,
5.105604002,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
5.105604002,S0-C1,Frontend_Bound,27.34,% Slots,,,0.00,5.29,
5.105604002,S0-C1,Bad_Speculation,18.85,% Slots,,,0.00,5.29,
5.105604002,S0-C1,Backend_Bound,16.85,% Slots,,,0.00,5.29,
5.105604002,S0-C1,Frontend_Bound.Frontend_Bandwidth,24.73,% Slots,,,0.00,5.29,
5.105604002,S0-C1,Bad_Speculation.Branch_Mispredicts,18.63,% Slots,,br_misp_retired.all_branches,0.00,5.29,
5.105604002,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.76,% Core_Clocks,,,0.00,5.29,<==
5.105604002,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.80,% Core_Clocks,,,0.00,5.3,
5.105604002,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
5.105604002,S0-C2,Frontend_Bound,25.97,% Slots,,,0.00,5.29,
5.105604002,S0-C2,Bad_Speculation,19.37,% Slots,,,0.00,5.29,
5.105604002,S0-C2,Backend_Bound,21.11,% Slots,,,0.00,5.29,
5.105604002,S0-C2,Retiring,23.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
5.105604002,S0-C2,Frontend_Bound.Frontend_Latency,27.62,% Slots,,rs_events.empty_end,0.00,5.29,
5.105604002,S0-C2,Bad_Speculation.Branch_Mispredicts,19.08,% Slots,,br_misp_retired.all_branches,0.00,5.16,
5.105604002,S0-C2,Backend_Bound.Memory_Bound,38.89,% Slots,,,0.00,5.28,
5.105604002,S0-C2,Retiring.Microcode_Sequencer,2.32,% Slots,,idq.ms_uops,0.00,5.29,
5.105604002,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.48,% Clocks,,,0.00,5.28,
5.105604002,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
5.105604002,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.82,% Clocks,,idq.ms_switches,0.00,5.28,
5.105604002,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
5.105604002,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
5.105604002,S0-C3,Frontend_Bound,37.42,% Slots,,,0.00,5.29,
5.105604002,S0-C3,Bad_Speculation,13.16,% Slots,,,0.00,5.29,
5.105604002,S0-C3,Backend_Bound,23.44,% Slots,,,0.00,5.29,
5.105604002,S0-C3,Frontend_Bound.Frontend_Latency,20.01,% Slots,,rs_events.empty_end,0.00,5.29,
5.105604002,S0-C3,Bad_Speculation.Branch_Mispredicts,13.00,% Slots,,br_misp_retired.all_branches,0.00,5.16,
5.105604002,S0-C3,Backend_Bound.Memory_Bound,13.99,% Slots,,,0.00,5.28,
5.105604002,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.00,% Clocks,,,0.00,5.29,
5.105604002,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
5.105604002,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,10.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
5.105604002,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
5.105604002,S0-C4,Frontend_Bound,33.72,% Slots,,,0.00,5.28,
5.105604002,S0-C4,Bad_Speculation,13.02,% Slots,,,0.00,5.28,
5.105604002,S0-C4,Backend_Bound,28.31,% Slots,,,0.00,5.28,
5.105604002,S0-C4,Frontend_Bound.Frontend_Bandwidth,24.58,% Slots,,,0.00,5.28,
5.105604002,S0-C4,Bad_Speculation.Branch_Mispredicts,12.83,% Slots,,br_misp_retired.all_branches,0.00,5.16,
5.105604002,S0-C4,Backend_Bound.Memory_Bound,11.00,% Slots,,,0.00,5.27,
5.105604002,S0-C4,Backend_Bound.Core_Bound,17.31,% Slots,,,0.00,5.27,
5.105604002,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.15,% Core_Clocks,,,0.00,5.29,
5.105604002,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.11,% Core_Clocks,,,0.00,5.29,<==
5.105604002,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.17,
5.105604002,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
5.105604002,S0-C5,Frontend_Bound,27.76,% Slots,,,0.00,5.29,
5.105604002,S0-C5,Bad_Speculation,17.42,% Slots,,,0.00,5.29,
5.105604002,S0-C5,Backend_Bound,17.94,% Slots,,,0.00,5.29,
5.105604002,S0-C5,Frontend_Bound.Frontend_Bandwidth,33.55,% Slots,,,0.00,5.29,
5.105604002,S0-C5,Bad_Speculation.Branch_Mispredicts,17.16,% Slots,,br_misp_retired.all_branches,0.00,5.17,
5.105604002,S0-C5,Backend_Bound.Core_Bound,11.50,% Slots,,,0.00,5.28,
5.105604002,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.15,% Core_Clocks,,,0.00,5.29,<==
5.105604002,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.15,% Clocks,,,0.00,5.29,
5.105604002,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
5.105604002,S0-C6,Frontend_Bound,29.18,% Slots,,,0.00,5.28,<==
5.105604002,S0-C6,Bad_Speculation,16.55,% Slots,,,0.00,5.28,
5.105604002,S0-C6,Backend_Bound,22.20,% Slots,,,0.00,5.28,
5.105604002,S0-C6,Frontend_Bound.Frontend_Latency,19.78,% Slots,,rs_events.empty_end,0.00,5.28,
5.105604002,S0-C6,Frontend_Bound.Frontend_Bandwidth,18.99,% Slots,,,0.00,5.28,
5.105604002,S0-C6,Bad_Speculation.Branch_Mispredicts,16.19,% Slots,,br_misp_retired.all_branches,0.00,5.17,
5.105604002,S0-C6,Backend_Bound.Core_Bound,31.27,% Slots,,,0.00,5.16,
5.105604002,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.45,% Clocks,,,0.00,5.29,
5.105604002,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
5.105604002,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.27,% Core_Clocks,,,0.00,5.29,
5.105604002,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,37.17,% Core_Clocks,,,0.00,5.3,
5.105604002,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.73,% Clocks,,,0.00,5.29,
5.105604002,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
5.105604002,S0-C7,Frontend_Bound,32.92,% Slots,,,0.00,5.28,
5.105604002,S0-C7,Bad_Speculation,11.35,% Slots,,,0.00,5.28,
5.105604002,S0-C7,Backend_Bound,32.69,% Slots,,,0.00,5.28,
5.105604002,S0-C7,Frontend_Bound.Frontend_Latency,31.13,% Slots,,rs_events.empty_end,0.00,5.28,
5.105604002,S0-C7,Bad_Speculation.Branch_Mispredicts,11.09,% Slots,,br_misp_retired.all_branches,0.00,5.16,
5.105604002,S0-C7,Backend_Bound.Memory_Bound,14.00,% Slots,,,0.00,5.16,
5.105604002,S0-C7,Backend_Bound.Core_Bound,18.70,% Slots,,,0.00,5.16,
5.105604002,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.00,% Clocks,,,0.00,5.28,
5.105604002,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
5.105604002,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
5.105604002,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
5.105604002,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.93,% Clocks,,,0.00,5.29,
5.105604002,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
5.105604002,S1-C0,Frontend_Bound,36.88,% Slots,,,0.00,5.28,<==
5.105604002,S1-C0,Bad_Speculation,14.40,% Slots,,,0.00,5.28,
5.105604002,S1-C0,Backend_Bound,21.55,% Slots,,,0.00,5.28,
5.105604002,S1-C0,Frontend_Bound.Frontend_Latency,24.55,% Slots,,rs_events.empty_end,0.00,5.28,
5.105604002,S1-C0,Frontend_Bound.Frontend_Bandwidth,27.31,% Slots,,,0.00,5.28,
5.105604002,S1-C0,Bad_Speculation.Branch_Mispredicts,13.83,% Slots,,br_misp_retired.all_branches,0.00,5.16,
5.105604002,S1-C0,Backend_Bound.Memory_Bound,20.67,% Slots,,,0.00,5.16,
5.105604002,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.54,% Clocks,,,0.00,5.28,
5.105604002,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
5.105604002,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.87,% Core_Clocks,,,0.00,5.28,
5.105604002,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.49,% Core_Clocks,,,0.00,5.29,
5.105604002,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
5.105604002,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
5.105604002,S1-C1,Frontend_Bound,42.28,% Slots,,,0.00,5.29,
5.105604002,S1-C1,Bad_Speculation,14.57,% Slots,,,0.00,5.29,
5.105604002,S1-C1,Backend_Bound,23.68,% Slots,,,0.00,5.29,
5.105604002,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.76,% Slots,,,0.00,5.29,
5.105604002,S1-C1,Bad_Speculation.Branch_Mispredicts,13.43,% Slots,,br_misp_retired.all_branches,0.00,5.16,
5.105604002,S1-C1,Backend_Bound.Core_Bound,14.25,% Slots,,,0.00,5.16,
5.105604002,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.93,% Core_Clocks,,,0.00,5.28,<==
5.105604002,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
5.105604002,S1-C2,Frontend_Bound,35.23,% Slots,,,0.00,5.28,
5.105604002,S1-C2,Bad_Speculation,10.59,% Slots,,,0.00,5.28,
5.105604002,S1-C2,Backend_Bound,16.69,% Slots,,,0.00,5.28,
5.105604002,S1-C2,Frontend_Bound.Frontend_Latency,22.27,% Slots,,rs_events.empty_end,0.00,5.28,<==
5.105604002,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.17,% Slots,,,0.00,5.28,
5.105604002,S1-C2,Bad_Speculation.Branch_Mispredicts,10.36,% Slots,,br_misp_retired.all_branches,0.00,5.17,
5.105604002,S1-C2,Backend_Bound.Memory_Bound,12.88,% Slots,,,0.00,5.15,
5.105604002,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.68,% Clocks,,,0.00,5.28,
5.105604002,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
5.105604002,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,58.38,% Core_Clocks,,,0.00,5.29,
5.105604002,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.69,% Core_Clocks,,,0.00,5.28,
5.105604002,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,
5.105604002,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
5.105604002,S1-C3,Frontend_Bound,26.16,% Slots,,,0.00,5.28,
5.105604002,S1-C3,Bad_Speculation,19.89,% Slots,,,0.00,5.28,
5.105604002,S1-C3,Backend_Bound,18.72,% Slots,,,0.00,5.28,
5.105604002,S1-C3,Frontend_Bound.Frontend_Bandwidth,25.11,% Slots,,,0.00,5.28,<==
5.105604002,S1-C3,Bad_Speculation.Branch_Mispredicts,19.66,% Slots,,br_misp_retired.all_branches,0.00,5.17,
5.105604002,S1-C3,Backend_Bound.Memory_Bound,23.86,% Slots,,,0.00,5.16,
5.105604002,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,
5.105604002,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
5.105604002,S1-C4,Frontend_Bound,35.88,% Slots,,,0.00,5.28,
5.105604002,S1-C4,Bad_Speculation,16.05,% Slots,,,0.00,5.28,
5.105604002,S1-C4,Backend_Bound,24.04,% Slots,,,0.00,5.28,
5.105604002,S1-C4,Frontend_Bound.Frontend_Bandwidth,47.62,% Slots,,,0.00,5.28,
5.105604002,S1-C4,Bad_Speculation.Branch_Mispredicts,15.81,% Slots,,br_misp_retired.all_branches,0.00,5.17,
5.105604002,S1-C4,Backend_Bound.Memory_Bound,16.41,% Slots,,,0.00,5.15,
5.105604002,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.99,% Core_Clocks,,,0.00,5.28,<==
5.105604002,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
5.105604002,S1-C5,Frontend_Bound,34.34,% Slots,,,0.00,5.29,<==
5.105604002,S1-C5,Bad_Speculation,21.43,% Slots,,,0.00,5.29,
5.105604002,S1-C5,Backend_Bound,17.57,% Slots,,,0.00,5.29,
5.105604002,S1-C5,Frontend_Bound.Frontend_Latency,20.13,% Slots,,rs_events.empty_end,0.00,5.28,
5.105604002,S1-C5,Frontend_Bound.Frontend_Bandwidth,23.77,% Slots,,,0.00,5.29,
5.105604002,S1-C5,Bad_Speculation.Branch_Mispredicts,20.26,% Slots,,br_misp_retired.all_branches,0.00,5.17,
5.105604002,S1-C5,Backend_Bound.Core_Bound,24.88,% Slots,,,0.00,5.15,
5.105604002,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
5.105604002,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.13,% Core_Clocks,,,0.00,5.28,
5.105604002,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.23,% Clocks,,,0.00,5.29,
5.105604002,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
5.105604002,S1-C6,Frontend_Bound,31.45,% Slots,,,0.00,5.28,
5.105604002,S1-C6,Bad_Speculation,13.46,% Slots,,,0.00,5.28,
5.105604002,S1-C6,Backend_Bound,13.59,% Slots,,,0.00,5.28,
5.105604002,S1-C6,Frontend_Bound.Frontend_Latency,28.05,% Slots,,rs_events.empty_end,0.00,5.28,
5.105604002,S1-C6,Bad_Speculation.Branch_Mispredicts,13.31,% Slots,,br_misp_retired.all_branches,0.00,5.18,
5.105604002,S1-C6,Backend_Bound.Memory_Bound,20.26,% Slots,,,0.00,5.15,
5.105604002,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.61,% Clocks,,,0.00,5.29,
5.105604002,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
5.105604002,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.17,
5.105604002,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,
5.105604002,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
5.105604002,S1-C7,Frontend_Bound,35.18,% Slots,,,0.00,5.28,
5.105604002,S1-C7,Bad_Speculation,19.89,% Slots,,,0.00,5.28,
5.105604002,S1-C7,Backend_Bound,15.97,% Slots,,,0.00,5.28,
5.105604002,S1-C7,Frontend_Bound.Frontend_Latency,16.39,% Slots,,rs_events.empty_end,0.00,5.28,
5.105604002,S1-C7,Frontend_Bound.Frontend_Bandwidth,48.28,% Slots,,,0.00,5.28,<==
5.105604002,S1-C7,Bad_Speculation.Branch_Mispredicts,18.27,% Slots,,br_misp_retired.all_branches,0.00,5.18,
5.105604002,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
5.105604002,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.20,% Core_Clocks,,,0.00,5.28,
5.105604002,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,33.97,% Core_Clocks,,,0.00,5.29,
5.105604002,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
5.105604002,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
5.105604002,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
5.105604002,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
5.105604002,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
5.105604002,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
5.105604002,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
5.105604002,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
5.105604002,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
5.105604002,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
5.105604002,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
5.105604002,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
5.105604002,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
5.105604002,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
5.105604002,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
5.105604002,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
5.105604002,S1-C7-T1,MUX,5.15,%,,,0.00,100.0,
6.657015033,S0-C0,Frontend_Bound,30.14,% Slots,,,0.00,5.3,
6.657015033,S0-C0,Bad_Speculation,10.27,% Slots,,,0.00,5.3,
6.657015033,S0-C0,Backend_Bound,30.70,% Slots,,,0.00,5.3,
6.657015033,S0-C0,Frontend_Bound.Frontend_Latency,19.44,% Slots,,rs_events.empty_end,0.00,5.3,
6.657015033,S0-C0,Bad_Speculation.Branch_Mispredicts,9.99,% Slots,,br_misp_retired.all_branches,0.00,5.3,
6.657015033,S0-C0,Backend_Bound.Memory_Bound,35.84,% Slots,,,0.00,5.24,
6.657015033,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.53,% Clocks,,,0.00,5.15,
6.657015033,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
6.657015033,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,<==
6.657015033,S0-C0-T0,MUX,5.15,%,,,0.00,100.0,
6.657015033,S0-C1,Frontend_Bound,29.98,% Slots,,,0.00,5.3,
6.657015033,S0-C1,Bad_Speculation,20.86,% Slots,,,0.00,5.3,
6.657015033,S0-C1,Backend_Bound,19.91,% Slots,,,0.00,5.3,
6.657015033,S0-C1,Retiring,22.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
6.657015033,S0-C1,Frontend_Bound.Frontend_Latency,18.14,% Slots,,rs_events.empty_end,0.00,5.3,
6.657015033,S0-C1,Frontend_Bound.Frontend_Bandwidth,24.12,% Slots,,,0.00,5.36,
6.657015033,S0-C1,Bad_Speculation.Branch_Mispredicts,20.67,% Slots,,br_misp_retired.all_branches,0.00,5.3,
6.657015033,S0-C1,Backend_Bound.Memory_Bound,33.51,% Slots,,,0.00,5.24,
6.657015033,S0-C1,Retiring.Microcode_Sequencer,3.65,% Slots,,idq.ms_uops,0.00,5.16,
6.657015033,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.82,% Clocks,,,0.00,5.15,
6.657015033,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
6.657015033,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.46,% Clocks,,idq.ms_switches,0.00,5.15,
6.657015033,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.29,% Core_Clocks,,,0.00,5.41,
6.657015033,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.18,% Core_Clocks,,,0.00,5.16,<==
6.657015033,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,
6.657015033,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,
6.657015033,S0-C1-T0,MUX,5.15,%,,,0.00,100.0,
6.657015033,S0-C2,Frontend_Bound,30.83,% Slots,,,0.00,5.31,<==
6.657015033,S0-C2,Bad_Speculation,13.20,% Slots,,,0.00,5.31,
6.657015033,S0-C2,Backend_Bound,28.15,% Slots,,,0.00,5.31,
6.657015033,S0-C2,Frontend_Bound.Frontend_Latency,15.70,% Slots,,rs_events.empty_end,0.00,5.3,
6.657015033,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.71,% Slots,,,0.00,5.37,
6.657015033,S0-C2,Bad_Speculation.Branch_Mispredicts,13.03,% Slots,,br_misp_retired.all_branches,0.00,5.26,
6.657015033,S0-C2,Backend_Bound.Memory_Bound,15.73,% Slots,,,0.00,5.25,
6.657015033,S0-C2,Backend_Bound.Core_Bound,12.43,% Slots,,,0.00,5.25,
6.657015033,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.97,% Clocks,,,0.00,5.15,
6.657015033,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
6.657015033,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.23,% Core_Clocks,,,0.00,5.42,
6.657015033,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.94,% Core_Clocks,,,0.00,5.16,
6.657015033,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
6.657015033,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.70,% Clocks,,,0.00,5.15,
6.657015033,S0-C2-T0,MUX,5.15,%,,,0.00,100.0,
6.657015033,S0-C3,Frontend_Bound,37.78,% Slots,,,0.00,5.3,
6.657015033,S0-C3,Bad_Speculation,14.06,% Slots,,,0.00,5.3,
6.657015033,S0-C3,Backend_Bound,23.58,% Slots,,,0.00,5.3,
6.657015033,S0-C3,Retiring,17.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
6.657015033,S0-C3,Frontend_Bound.Frontend_Latency,27.93,% Slots,,rs_events.empty_end,0.00,5.3,<==
6.657015033,S0-C3,Frontend_Bound.Frontend_Bandwidth,11.99,% Slots,,,0.00,5.36,
6.657015033,S0-C3,Bad_Speculation.Branch_Mispredicts,13.90,% Slots,,br_misp_retired.all_branches,0.00,5.25,
6.657015033,S0-C3,Backend_Bound.Memory_Bound,20.22,% Slots,,,0.00,5.24,
6.657015033,S0-C3,Retiring.Microcode_Sequencer,2.90,% Slots,,idq.ms_uops,0.00,5.15,
6.657015033,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.07,% Clocks,,,0.00,5.15,
6.657015033,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
6.657015033,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.30,% Clocks,,idq.ms_switches,0.00,5.15,
6.657015033,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.01,% Core_Clocks,,,0.00,5.41,
6.657015033,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.56,% Core_Clocks,,,0.00,5.16,
6.657015033,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,
6.657015033,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,11.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,
6.657015033,S0-C3-T0,MUX,5.15,%,,,0.00,100.0,
6.657015033,S0-C4,Frontend_Bound,29.20,% Slots,,,0.00,5.31,
6.657015033,S0-C4,Bad_Speculation,12.59,% Slots,,,0.00,5.31,
6.657015033,S0-C4,Backend_Bound,19.59,% Slots,,,0.00,5.31,
6.657015033,S0-C4,Frontend_Bound.Frontend_Latency,19.05,% Slots,,rs_events.empty_end,0.00,5.3,<==
6.657015033,S0-C4,Bad_Speculation.Branch_Mispredicts,12.40,% Slots,,br_misp_retired.all_branches,0.00,5.25,
6.657015033,S0-C4,Backend_Bound.Memory_Bound,10.32,% Slots,,,0.00,5.24,
6.657015033,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.72,% Clocks,,,0.00,5.15,
6.657015033,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
6.657015033,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
6.657015033,S0-C4-T0,MUX,5.15,%,,,0.00,100.0,
6.657015033,S0-C5,Frontend_Bound,30.94,% Slots,,,0.00,5.31,
6.657015033,S0-C5,Bad_Speculation,17.37,% Slots,,,0.00,5.31,
6.657015033,S0-C5,Backend_Bound,22.42,% Slots,,,0.00,5.31,
6.657015033,S0-C5,Frontend_Bound.Frontend_Latency,19.77,% Slots,,rs_events.empty_end,0.00,5.3,
6.657015033,S0-C5,Bad_Speculation.Branch_Mispredicts,17.18,% Slots,,br_misp_retired.all_branches,0.00,5.24,
6.657015033,S0-C5,Backend_Bound.Memory_Bound,20.39,% Slots,,,0.00,5.24,
6.657015033,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.45,% Clocks,,,0.00,5.15,
6.657015033,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,<==
6.657015033,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
6.657015033,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
6.657015033,S0-C5-T0,MUX,5.15,%,,,0.00,100.0,
6.657015033,S0-C6,Frontend_Bound,39.70,% Slots,,,0.00,5.31,
6.657015033,S0-C6,Bad_Speculation,15.27,% Slots,,,0.00,5.31,
6.657015033,S0-C6,Backend_Bound,21.45,% Slots,,,0.00,5.31,
6.657015033,S0-C6,Retiring,28.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
6.657015033,S0-C6,Frontend_Bound.Frontend_Latency,41.48,% Slots,,rs_events.empty_end,0.00,5.3,
6.657015033,S0-C6,Bad_Speculation.Branch_Mispredicts,15.10,% Slots,,br_misp_retired.all_branches,0.00,5.24,
6.657015033,S0-C6,Backend_Bound.Core_Bound,83.88,% Slots,,,0.00,5.24,
6.657015033,S0-C6,Retiring.Microcode_Sequencer,1.11,% Slots,,idq.ms_uops,0.00,5.16,
6.657015033,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.05,% Clocks,,,0.00,5.16,
6.657015033,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,<==
6.657015033,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.56,% Clocks,,idq.ms_switches,0.00,5.16,
6.657015033,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.15,% Clocks,,,0.00,5.15,
6.657015033,S0-C6-T0,MUX,5.15,%,,,0.00,100.0,
6.657015033,S0-C7,Frontend_Bound,38.02,% Slots,,,0.00,5.31,
6.657015033,S0-C7,Bad_Speculation,14.44,% Slots,,,0.00,5.31,
6.657015033,S0-C7,Backend_Bound,20.39,% Slots,,,0.00,5.31,
6.657015033,S0-C7,Frontend_Bound.Frontend_Latency,32.82,% Slots,,rs_events.empty_end,0.00,5.31,
6.657015033,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.48,% Slots,,,0.00,5.36,
6.657015033,S0-C7,Bad_Speculation.Branch_Mispredicts,14.23,% Slots,,br_misp_retired.all_branches,0.00,5.25,
6.657015033,S0-C7,Backend_Bound.Memory_Bound,19.08,% Slots,,,0.00,5.25,
6.657015033,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.43,% Clocks,,,0.00,5.16,
6.657015033,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,<==
6.657015033,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.48,% Core_Clocks,,,0.00,5.4,
6.657015033,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
6.657015033,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
6.657015033,S0-C7-T0,MUX,5.15,%,,,0.00,100.0,
6.657015033,S1-C0,Frontend_Bound,31.64,% Slots,,,0.00,5.32,
6.657015033,S1-C0,Backend_Bound,23.29,% Slots,,,0.00,5.32,
6.657015033,S1-C0,Frontend_Bound.Frontend_Latency,24.41,% Slots,,rs_events.empty_end,0.00,5.31,<==
6.657015033,S1-C0,Backend_Bound.Memory_Bound,10.81,% Slots,,,0.00,5.25,
6.657015033,S1-C0,Backend_Bound.Core_Bound,12.48,% Slots,,,0.00,5.25,
6.657015033,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.67,% Clocks,,,0.00,5.16,
6.657015033,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
6.657015033,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
6.657015033,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.15,% Clocks,,,0.00,5.15,
6.657015033,S1-C0-T0,MUX,5.15,%,,,0.00,100.0,
6.657015033,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.15,% Slots,,,0.00,5.38,
6.657015033,S1-C1,Retiring.Microcode_Sequencer,7.20,% Slots,,idq.ms_uops,0.00,5.16,
6.657015033,S1-C1,Backend_Bound,48.35,% Slots,,,0.00,5.32,<==
6.657015033,S1-C1,Retiring,30.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
6.657015033,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.93,% Clocks,,idq.ms_switches,0.00,5.16,
6.657015033,S1-C1-T0,MUX,5.15,%,,,0.00,100.0,
6.657015033,S1-C2,Frontend_Bound,24.97,% Slots,,,0.00,5.32,
6.657015033,S1-C2,Backend_Bound,26.84,% Slots,,,0.00,5.32,
6.657015033,S1-C2,Retiring,14.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
6.657015033,S1-C2,Frontend_Bound.Frontend_Latency,19.74,% Slots,,rs_events.empty_end,0.00,5.31,
6.657015033,S1-C2,Frontend_Bound.Frontend_Bandwidth,68.68,% Slots,,,0.00,5.38,
6.657015033,S1-C2,Backend_Bound.Core_Bound,46.02,% Slots,,,0.00,5.25,
6.657015033,S1-C2,Retiring.Microcode_Sequencer,4.39,% Slots,,idq.ms_uops,0.00,5.16,
6.657015033,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
6.657015033,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.88,% Clocks,,idq.ms_switches,0.00,5.16,
6.657015033,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.13,% Core_Clocks,,,0.00,5.41,
6.657015033,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,103.15,% Clocks,,,0.00,5.15,<==
6.657015033,S1-C2-T0,MUX,5.15,%,,,0.00,100.0,
6.657015033,S1-C3,Backend_Bound,75.39,% Slots,,,0.00,5.32,
6.657015033,S1-C3,Retiring,21.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
6.657015033,S1-C3,Backend_Bound.Memory_Bound,17.65,% Slots,,,0.00,5.32,
6.657015033,S1-C3,Backend_Bound.Core_Bound,57.74,% Slots,,,0.00,5.32,
6.657015033,S1-C3,Retiring.Microcode_Sequencer,9.84,% Slots,,idq.ms_uops,0.00,5.16,
6.657015033,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.85,% Clocks,,idq.ms_switches,0.00,5.16,
6.657015033,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,38.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
6.657015033,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.04,% Stalls,This metric estimates how often the CPU was stalled on accesses to external memory (DRAM) by loads...,mem_load_uops_retired.l3_miss:pp,0.00,5.42,
6.657015033,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,70.33,% Clocks,,,0.00,5.16,<==
6.657015033,S1-C3-T0,MUX,5.15,%,,,0.00,100.0,
6.657015033,S1-C4,Frontend_Bound,20.82,% Slots,,,0.00,5.32,
6.657015033,S1-C4,Backend_Bound,47.86,% Slots,,,0.00,5.32,
6.657015033,S1-C4,Retiring,16.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
6.657015033,S1-C4,Frontend_Bound.Frontend_Latency,20.23,% Slots,,rs_events.empty_end,0.00,5.32,
6.657015033,S1-C4,Backend_Bound.Memory_Bound,31.17,% Slots,,,0.00,5.26,<==
6.657015033,S1-C4,Backend_Bound.Core_Bound,16.68,% Slots,,,0.00,5.26,
6.657015033,S1-C4,Retiring.Microcode_Sequencer,4.76,% Slots,,idq.ms_uops,0.00,5.16,
6.657015033,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.08,% Clocks,,,0.00,5.16,
6.657015033,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
6.657015033,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.08,% Clocks,,idq.ms_switches,0.00,5.16,
6.657015033,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
6.657015033,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.68,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.42,
6.657015033,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,91.29,% Clocks,,,0.00,5.15,
6.657015033,S1-C4-T0,MUX,5.15,%,,,0.00,100.0,
6.657015033,S1-C5,Backend_Bound,49.04,% Slots,,,0.00,5.33,<==
6.657015033,S1-C5-T0,MUX,5.15,%,,,0.00,100.0,
6.657015033,S1-C6,Backend_Bound,47.52,% Slots,,,0.00,5.33,
6.657015033,S1-C6,Retiring,31.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
6.657015033,S1-C6,Backend_Bound.Memory_Bound,78.85,% Slots,,,0.00,5.27,<==
6.657015033,S1-C6,Retiring.Microcode_Sequencer,9.61,% Slots,,idq.ms_uops,0.00,5.16,
6.657015033,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.02,% Clocks,,idq.ms_switches,0.00,5.16,
6.657015033,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,16.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
6.657015033,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.49,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.42,
6.657015033,S1-C6-T0,MUX,5.15,%,,,0.00,100.0,
6.657015033,S1-C7,Backend_Bound,69.30,% Slots,,,0.00,5.34,
6.657015033,S1-C7,Retiring,20.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
6.657015033,S1-C7,Backend_Bound.Memory_Bound,31.95,% Slots,,,0.00,5.34,
6.657015033,S1-C7,Backend_Bound.Core_Bound,37.35,% Slots,,,0.00,5.34,
6.657015033,S1-C7,Retiring.Microcode_Sequencer,6.47,% Slots,,idq.ms_uops,0.00,5.16,
6.657015033,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.50,% Clocks,,idq.ms_switches,0.00,5.16,
6.657015033,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,16.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.17,
6.657015033,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.52,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.42,
6.657015033,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.41,% Clocks,,,0.00,5.15,<==
6.657015033,S1-C7-T0,MUX,5.15,%,,,0.00,100.0,
6.657015033,S0-C0-T1,MUX,5.15,%,,,0.00,100.0,
6.657015033,S0-C1-T1,MUX,5.15,%,,,0.00,100.0,
6.657015033,S0-C2-T1,MUX,5.15,%,,,0.00,100.0,
6.657015033,S0-C3-T1,MUX,5.15,%,,,0.00,100.0,
6.657015033,S0-C4-T1,MUX,5.15,%,,,0.00,100.0,
6.657015033,S0-C5-T1,MUX,5.15,%,,,0.00,100.0,
6.657015033,S0-C6-T1,MUX,5.15,%,,,0.00,100.0,
6.657015033,S0-C7-T1,MUX,5.15,%,,,0.00,100.0,
6.657015033,S1-C0-T1,MUX,5.15,%,,,0.00,100.0,
6.657015033,S1-C1-T1,MUX,5.15,%,,,0.00,100.0,
6.657015033,S1-C2-T1,MUX,5.15,%,,,0.00,100.0,
6.657015033,S1-C3-T1,MUX,5.15,%,,,0.00,100.0,
6.657015033,S1-C4-T1,MUX,5.15,%,,,0.00,100.0,
6.657015033,S1-C5-T1,MUX,5.15,%,,,0.00,100.0,
6.657015033,S1-C6-T1,MUX,5.15,%,,,0.00,100.0,
6.657015033,S1-C7-T1,MUX,5.15,%,,,0.00,100.0,
8.153342367,S0-C0,Bad_Speculation,14.35,% Slots,,,0.00,5.07,
8.153342367,S0-C0,Bad_Speculation.Branch_Mispredicts,14.20,% Slots,,br_misp_retired.all_branches,0.00,5.07,
8.153342367,S0-C0,Backend_Bound,32.74,% Slots,,,0.00,5.07,
8.153342367,S0-C0,Backend_Bound.Memory_Bound,31.00,% Slots,,,0.00,5.07,
8.153342367,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,9.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,<==
8.153342367,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
8.153342367,S0-C1,Backend_Bound,68.18,% Slots,,,0.00,5.08,
8.153342367,S0-C1,Retiring,24.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
8.153342367,S0-C1,Backend_Bound.Memory_Bound,72.35,% Slots,,,0.00,5.08,
8.153342367,S0-C1,Retiring.Microcode_Sequencer,5.85,% Slots,,idq.ms_uops,0.00,5.34,
8.153342367,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,28.22,% Clocks,,idq.ms_switches,0.00,5.35,
8.153342367,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,<==
8.153342367,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
8.153342367,S0-C2,Frontend_Bound,35.78,% Slots,,,0.00,5.1,
8.153342367,S0-C2,Bad_Speculation,10.52,% Slots,,,0.00,5.08,
8.153342367,S0-C2,Backend_Bound,13.79,% Slots,,,0.00,5.08,
8.153342367,S0-C2,Frontend_Bound.Frontend_Latency,20.37,% Slots,,rs_events.empty_end,0.00,5.16,<==
8.153342367,S0-C2,Frontend_Bound.Frontend_Bandwidth,14.39,% Slots,,,0.00,5.1,
8.153342367,S0-C2,Bad_Speculation.Branch_Mispredicts,10.19,% Slots,,br_misp_retired.all_branches,0.00,5.08,
8.153342367,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.18,% Clocks,,,0.00,5.35,
8.153342367,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
8.153342367,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,74.14,% Core_Clocks,,,0.00,5.08,
8.153342367,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
8.153342367,S0-C3,Frontend_Bound,39.23,% Slots,,,0.00,5.1,
8.153342367,S0-C3,Backend_Bound,46.57,% Slots,,,0.00,5.08,
8.153342367,S0-C3,Retiring,13.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
8.153342367,S0-C3,Frontend_Bound.Frontend_Latency,41.78,% Slots,,rs_events.empty_end,0.00,5.16,
8.153342367,S0-C3,Backend_Bound.Memory_Bound,32.26,% Slots,,,0.00,5.07,
8.153342367,S0-C3,Backend_Bound.Core_Bound,14.30,% Slots,,,0.00,5.07,
8.153342367,S0-C3,Retiring.Microcode_Sequencer,6.32,% Slots,,idq.ms_uops,0.00,5.34,
8.153342367,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.46,% Clocks,,,0.00,5.36,
8.153342367,S0-C3-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.29,% Clocks,This metric represents fraction of cycles the CPU was stalled due to Instruction TLB (ITLB) misses...,itlb_misses.walk_completed,0.00,5.36,
8.153342367,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
8.153342367,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.37,% Clocks,,idq.ms_switches,0.00,5.36,
8.153342367,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,<==
8.153342367,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
8.153342367,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
8.153342367,S0-C4,Frontend_Bound,31.81,% Slots,,,0.00,5.1,
8.153342367,S0-C4,Backend_Bound,41.23,% Slots,,,0.00,5.08,
8.153342367,S0-C4,Retiring,20.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
8.153342367,S0-C4,Frontend_Bound.Frontend_Latency,40.23,% Slots,,rs_events.empty_end,0.00,5.15,
8.153342367,S0-C4,Backend_Bound.Memory_Bound,41.87,% Slots,,,0.00,5.07,<==
8.153342367,S0-C4,Retiring.Microcode_Sequencer,7.37,% Slots,,idq.ms_uops,0.00,5.35,
8.153342367,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.79,% Clocks,,,0.00,5.35,
8.153342367,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
8.153342367,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.54,% Clocks,,idq.ms_switches,0.00,5.35,
8.153342367,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
8.153342367,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,9.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
8.153342367,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
8.153342367,S0-C5,Frontend_Bound,37.83,% Slots,,,0.00,5.09,
8.153342367,S0-C5,Backend_Bound,40.37,% Slots,,,0.00,5.08,
8.153342367,S0-C5,Retiring,26.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
8.153342367,S0-C5,Frontend_Bound.Frontend_Latency,47.11,% Slots,,rs_events.empty_end,0.00,5.15,
8.153342367,S0-C5,Backend_Bound.Memory_Bound,30.06,% Slots,,,0.00,5.07,<==
8.153342367,S0-C5,Backend_Bound.Core_Bound,10.31,% Slots,,,0.00,5.07,
8.153342367,S0-C5,Retiring.Microcode_Sequencer,8.08,% Slots,,idq.ms_uops,0.00,5.35,
8.153342367,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.95,% Clocks,,,0.00,5.35,
8.153342367,S0-C5-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.11,% Clocks,,itlb_misses.walk_completed,0.00,5.36,
8.153342367,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
8.153342367,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.90,% Clocks,,idq.ms_switches,0.00,5.35,
8.153342367,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
8.153342367,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,9.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
8.153342367,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.71,% Clocks,,,0.00,5.34,
8.153342367,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
8.153342367,S0-C6,Bad_Speculation,13.67,% Slots,,,0.00,5.08,
8.153342367,S0-C6,Bad_Speculation.Branch_Mispredicts,13.39,% Slots,,br_misp_retired.all_branches,0.00,5.08,
8.153342367,S0-C6,Backend_Bound,30.14,% Slots,,,0.00,5.08,<==
8.153342367,S0-C6,Backend_Bound.Memory_Bound,14.37,% Slots,,,0.00,5.08,
8.153342367,S0-C6,Backend_Bound.Core_Bound,15.76,% Slots,,,0.00,5.08,
8.153342367,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,13.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
8.153342367,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
8.153342367,S0-C7,Frontend_Bound,38.70,% Slots,,,0.00,5.09,
8.153342367,S0-C7,Backend_Bound,38.29,% Slots,,,0.00,5.08,
8.153342367,S0-C7,Retiring,15.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
8.153342367,S0-C7,Frontend_Bound.Frontend_Latency,60.27,% Slots,,rs_events.empty_end,0.00,5.15,<==
8.153342367,S0-C7,Frontend_Bound.Frontend_Bandwidth,51.29,% Slots,,,0.00,5.09,
8.153342367,S0-C7,Backend_Bound.Memory_Bound,19.50,% Slots,,,0.00,5.08,
8.153342367,S0-C7,Backend_Bound.Core_Bound,18.79,% Slots,,,0.00,5.08,
8.153342367,S0-C7,Retiring.Microcode_Sequencer,11.63,% Slots,,idq.ms_uops,0.00,5.34,
8.153342367,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.92,% Clocks,,,0.00,5.35,
8.153342367,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
8.153342367,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.04,% Clocks,,idq.ms_switches,0.00,5.35,
8.153342367,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.25,% Core_Clocks,,,0.00,5.08,
8.153342367,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
8.153342367,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.02,% Clocks,,,0.00,5.35,
8.153342367,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
8.153342367,S1-C0,Frontend_Bound.Frontend_Bandwidth,16.10,% Slots,,,0.00,5.09,
8.153342367,S1-C0,Bad_Speculation.Branch_Mispredicts,14.65,% Slots,,br_misp_retired.all_branches,0.00,5.08,
8.153342367,S1-C0,Bad_Speculation,15.11,% Slots,This category represents fraction of slots wasted due to incorrect speculations...,,0.00,5.08,
8.153342367,S1-C0,Backend_Bound,31.31,% Slots,,,0.00,5.08,<==
8.153342367,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.77,% Core_Clocks,,,0.00,5.08,
8.153342367,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.31,% Core_Clocks,,,0.00,5.35,
8.153342367,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
8.153342367,S1-C1,Frontend_Bound,20.91,% Slots,,,0.00,5.09,
8.153342367,S1-C1,Backend_Bound,40.38,% Slots,,,0.00,5.08,
8.153342367,S1-C1,Retiring,26.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
8.153342367,S1-C1,Frontend_Bound.Frontend_Bandwidth,38.47,% Slots,,,0.00,5.09,
8.153342367,S1-C1,Backend_Bound.Memory_Bound,26.06,% Slots,,,0.00,5.08,
8.153342367,S1-C1,Backend_Bound.Core_Bound,14.32,% Slots,,,0.00,5.08,
8.153342367,S1-C1,Retiring.Microcode_Sequencer,8.38,% Slots,,idq.ms_uops,0.00,5.34,
8.153342367,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.12,% Clocks,,idq.ms_switches,0.00,5.35,
8.153342367,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.52,% Core_Clocks,,,0.00,5.08,
8.153342367,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,<==
8.153342367,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
8.153342367,S1-C2,Frontend_Bound,24.48,% Slots,,,0.00,5.08,
8.153342367,S1-C2,Backend_Bound,47.77,% Slots,,,0.00,5.08,
8.153342367,S1-C2,Retiring,19.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
8.153342367,S1-C2,Frontend_Bound.Frontend_Latency,22.04,% Slots,,rs_events.empty_end,0.00,5.14,
8.153342367,S1-C2,Backend_Bound.Memory_Bound,43.74,% Slots,,,0.00,5.08,
8.153342367,S1-C2,Retiring.Microcode_Sequencer,5.68,% Slots,,idq.ms_uops,0.00,5.35,
8.153342367,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.92,% Clocks,,,0.00,5.35,
8.153342367,S1-C2-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.09,% Clocks,,itlb_misses.walk_completed,0.00,5.35,
8.153342367,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
8.153342367,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.07,% Clocks,,idq.ms_switches,0.00,5.35,
8.153342367,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
8.153342367,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,10.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
8.153342367,S1-C2-T0,Backend_Bound.Memory_Bound.Store_Bound,20.97,% Stalls,This metric estimates how often CPU was stalled due to store memory accesses...,mem_uops_retired.all_stores:pp,0.00,5.34,<==
8.153342367,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
8.153342367,S1-C3,Frontend_Bound,30.72,% Slots,,,0.00,5.09,
8.153342367,S1-C3,Backend_Bound,42.54,% Slots,,,0.00,5.08,
8.153342367,S1-C3,Retiring,22.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
8.153342367,S1-C3,Frontend_Bound.Frontend_Latency,21.21,% Slots,,rs_events.empty_end,0.00,5.14,
8.153342367,S1-C3,Frontend_Bound.Frontend_Bandwidth,16.85,% Slots,,,0.00,5.09,
8.153342367,S1-C3,Backend_Bound.Memory_Bound,35.30,% Slots,,,0.00,5.08,
8.153342367,S1-C3,Retiring.Microcode_Sequencer,3.06,% Slots,,idq.ms_uops,0.00,5.35,
8.153342367,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.68,% Clocks,,,0.00,5.35,
8.153342367,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
8.153342367,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.36,% Clocks,,idq.ms_switches,0.00,5.35,
8.153342367,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.92,% Core_Clocks,,,0.00,5.08,
8.153342367,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
8.153342367,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,10.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
8.153342367,S1-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,21.23,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.34,<==
8.153342367,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
8.153342367,S1-C4,Frontend_Bound,28.33,% Slots,,,0.00,5.08,
8.153342367,S1-C4,Backend_Bound,44.22,% Slots,,,0.00,5.08,
8.153342367,S1-C4,Retiring,21.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
8.153342367,S1-C4,Frontend_Bound.Frontend_Latency,24.72,% Slots,,rs_events.empty_end,0.00,5.14,
8.153342367,S1-C4,Frontend_Bound.Frontend_Bandwidth,15.39,% Slots,,,0.00,5.08,
8.153342367,S1-C4,Backend_Bound.Memory_Bound,38.53,% Slots,,,0.00,5.08,<==
8.153342367,S1-C4,Retiring.Microcode_Sequencer,5.51,% Slots,,idq.ms_uops,0.00,5.35,
8.153342367,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.61,% Clocks,,,0.00,5.35,
8.153342367,S1-C4-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.77,% Clocks,,itlb_misses.walk_completed,0.00,5.35,
8.153342367,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
8.153342367,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.81,% Clocks,,idq.ms_switches,0.00,5.35,
8.153342367,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.27,% Core_Clocks,,,0.00,5.08,
8.153342367,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
8.153342367,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
8.153342367,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.70,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.19,
8.153342367,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
8.153342367,S1-C5,Frontend_Bound,28.15,% Slots,,,0.00,5.08,
8.153342367,S1-C5,Backend_Bound,43.25,% Slots,,,0.00,5.08,
8.153342367,S1-C5,Retiring,15.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
8.153342367,S1-C5,Frontend_Bound.Frontend_Latency,16.86,% Slots,,rs_events.empty_end,0.00,5.13,
8.153342367,S1-C5,Frontend_Bound.Frontend_Bandwidth,22.67,% Slots,,,0.00,5.08,
8.153342367,S1-C5,Backend_Bound.Memory_Bound,58.66,% Slots,,,0.00,5.08,<==
8.153342367,S1-C5,Retiring.Microcode_Sequencer,6.99,% Slots,,idq.ms_uops,0.00,5.35,
8.153342367,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,19.17,% Clocks,,,0.00,5.35,
8.153342367,S1-C5-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.77,% Clocks,,itlb_misses.walk_completed,0.00,5.35,
8.153342367,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
8.153342367,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.56,% Clocks,,idq.ms_switches,0.00,5.35,
8.153342367,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
8.153342367,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,14.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
8.153342367,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.13,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.19,
8.153342367,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
8.153342367,S1-C6,Frontend_Bound,23.62,% Slots,,,0.00,5.08,
8.153342367,S1-C6,Backend_Bound,46.75,% Slots,,,0.00,5.08,
8.153342367,S1-C6,Retiring,11.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
8.153342367,S1-C6,Frontend_Bound.Frontend_Latency,18.93,% Slots,,rs_events.empty_end,0.00,5.13,
8.153342367,S1-C6,Frontend_Bound.Frontend_Bandwidth,43.51,% Slots,,,0.00,5.08,
8.153342367,S1-C6,Retiring.Microcode_Sequencer,5.36,% Slots,,idq.ms_uops,0.00,5.34,
8.153342367,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,17.61,% Clocks,,,0.00,5.35,
8.153342367,S1-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.35,% Clocks,,itlb_misses.walk_completed,0.00,5.35,
8.153342367,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
8.153342367,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.79,% Clocks,,idq.ms_switches,0.00,5.35,
8.153342367,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.40,% Core_Clocks,,,0.00,5.08,
8.153342367,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
8.153342367,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,12.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
8.153342367,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
8.153342367,S1-C7,Frontend_Bound,28.63,% Slots,,,0.00,5.08,
8.153342367,S1-C7,Backend_Bound,44.76,% Slots,,,0.00,5.08,<==
8.153342367,S1-C7,Retiring,33.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
8.153342367,S1-C7,Frontend_Bound.Frontend_Latency,21.85,% Slots,,rs_events.empty_end,0.00,5.13,
8.153342367,S1-C7,Frontend_Bound.Frontend_Bandwidth,21.19,% Slots,,,0.00,5.08,
8.153342367,S1-C7,Retiring.Microcode_Sequencer,7.65,% Slots,,idq.ms_uops,0.00,5.34,
8.153342367,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,16.85,% Clocks,,,0.00,5.34,
8.153342367,S1-C7-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.97,% Clocks,,itlb_misses.walk_completed,0.00,5.34,
8.153342367,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
8.153342367,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.60,% Clocks,,idq.ms_switches,0.00,5.34,
8.153342367,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.50,% Core_Clocks,,,0.00,5.08,
8.153342367,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
8.153342367,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
8.153342367,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
8.153342367,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
8.153342367,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
8.153342367,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
8.153342367,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
8.153342367,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
8.153342367,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
8.153342367,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
8.153342367,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
8.153342367,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
8.153342367,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
8.153342367,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
8.153342367,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
8.153342367,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
8.153342367,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
9.658728216,S0-C0,Frontend_Bound,29.81,% Slots,,,0.00,5.3,
9.658728216,S0-C0,Backend_Bound,47.17,% Slots,,,0.00,5.3,
9.658728216,S0-C0,Retiring,17.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
9.658728216,S0-C0,Frontend_Bound.Frontend_Latency,27.53,% Slots,,rs_events.empty_end,0.00,5.3,
9.658728216,S0-C0,Backend_Bound.Memory_Bound,30.11,% Slots,,,0.00,5.3,
9.658728216,S0-C0,Backend_Bound.Core_Bound,17.06,% Slots,,,0.00,5.3,
9.658728216,S0-C0,Retiring.Microcode_Sequencer,12.72,% Slots,,idq.ms_uops,0.00,5.3,
9.658728216,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
9.658728216,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.79,% Clocks,,idq.ms_switches,0.00,5.3,
9.658728216,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,
9.658728216,S0-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,20.05,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.03,<==
9.658728216,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
9.658728216,S0-C1,Frontend_Bound,34.19,% Slots,,,0.00,5.3,
9.658728216,S0-C1,Backend_Bound,32.07,% Slots,,,0.00,5.3,
9.658728216,S0-C1,Retiring,22.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
9.658728216,S0-C1,Frontend_Bound.Frontend_Latency,25.36,% Slots,,rs_events.empty_end,0.00,5.3,
9.658728216,S0-C1,Backend_Bound.Core_Bound,23.55,% Slots,,,0.00,5.3,
9.658728216,S0-C1,Retiring.Microcode_Sequencer,8.27,% Slots,,idq.ms_uops,0.00,5.3,
9.658728216,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.11,% Clocks,,idq.ms_switches,0.00,5.3,<==
9.658728216,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,51.95,% Clocks,,,0.00,5.31,
9.658728216,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
9.658728216,S0-C2,Frontend_Bound,33.38,% Slots,,,0.00,5.3,<==
9.658728216,S0-C2,Backend_Bound,14.58,% Slots,,,0.00,5.3,
9.658728216,S0-C2,Frontend_Bound.Frontend_Latency,17.18,% Slots,,rs_events.empty_end,0.00,5.3,
9.658728216,S0-C2,Frontend_Bound.Frontend_Bandwidth,16.02,% Slots,,,0.00,5.3,
9.658728216,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.41,% Clocks,,,0.00,5.31,
9.658728216,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
9.658728216,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.70,% Core_Clocks,,,0.00,5.31,
9.658728216,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
9.658728216,S0-C3,Frontend_Bound.Frontend_Bandwidth,35.22,% Slots,,,0.00,5.3,
9.658728216,S0-C3,Bad_Speculation.Branch_Mispredicts,18.22,% Slots,,br_misp_retired.all_branches,0.00,5.04,
9.658728216,S0-C3,Backend_Bound.Memory_Bound,13.83,% Slots,,,0.00,5.3,
9.658728216,S0-C3,Backend_Bound.Core_Bound,14.68,% Slots,,,0.00,5.3,
9.658728216,S0-C3,Retiring.Microcode_Sequencer,8.42,% Slots,,idq.ms_uops,0.00,5.3,
9.658728216,S0-C3,Bad_Speculation,18.47,% Slots,,,0.00,5.3,
9.658728216,S0-C3,Backend_Bound,28.51,% Slots,,,0.00,5.3,<==
9.658728216,S0-C3,Retiring,15.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
9.658728216,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.18,% Clocks,,idq.ms_switches,0.00,5.3,
9.658728216,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.78,% Core_Clocks,,,0.00,5.3,
9.658728216,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,
9.658728216,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,
9.658728216,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.30,% Clocks,,,0.00,5.31,
9.658728216,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
9.658728216,S0-C4,Frontend_Bound,33.80,% Slots,,,0.00,5.3,
9.658728216,S0-C4,Backend_Bound,42.32,% Slots,,,0.00,5.3,
9.658728216,S0-C4,Retiring,18.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
9.658728216,S0-C4,Frontend_Bound.Frontend_Latency,28.83,% Slots,,rs_events.empty_end,0.00,5.3,
9.658728216,S0-C4,Backend_Bound.Memory_Bound,25.57,% Slots,,,0.00,5.3,
9.658728216,S0-C4,Backend_Bound.Core_Bound,16.75,% Slots,,,0.00,5.3,
9.658728216,S0-C4,Retiring.Microcode_Sequencer,13.88,% Slots,,idq.ms_uops,0.00,5.3,
9.658728216,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.49,% Clocks,,,0.00,5.3,
9.658728216,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
9.658728216,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.73,% Clocks,,idq.ms_switches,0.00,5.3,
9.658728216,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,<==
9.658728216,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,
9.658728216,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
9.658728216,S0-C5,Frontend_Bound,34.90,% Slots,,,0.00,5.3,
9.658728216,S0-C5,Backend_Bound,40.74,% Slots,,,0.00,5.3,
9.658728216,S0-C5,Retiring,17.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
9.658728216,S0-C5,Frontend_Bound.Frontend_Latency,36.14,% Slots,,rs_events.empty_end,0.00,5.3,
9.658728216,S0-C5,Backend_Bound.Core_Bound,32.64,% Slots,,,0.00,5.3,<==
9.658728216,S0-C5,Retiring.Microcode_Sequencer,13.14,% Slots,,idq.ms_uops,0.00,5.3,
9.658728216,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,15.44,% Clocks,,,0.00,5.3,
9.658728216,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
9.658728216,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.15,% Clocks,,idq.ms_switches,0.00,5.3,
9.658728216,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
9.658728216,S0-C6,Frontend_Bound,34.35,% Slots,,,0.00,5.3,
9.658728216,S0-C6,Backend_Bound,41.51,% Slots,,,0.00,5.3,
9.658728216,S0-C6,Retiring,16.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
9.658728216,S0-C6,Frontend_Bound.Frontend_Latency,30.22,% Slots,,rs_events.empty_end,0.00,5.3,
9.658728216,S0-C6,Backend_Bound.Memory_Bound,15.97,% Slots,,,0.00,5.12,
9.658728216,S0-C6,Backend_Bound.Core_Bound,25.53,% Slots,,,0.00,5.12,<==
9.658728216,S0-C6,Retiring.Microcode_Sequencer,13.07,% Slots,,idq.ms_uops,0.00,5.3,
9.658728216,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,15.01,% Clocks,,,0.00,5.3,
9.658728216,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
9.658728216,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.26,% Clocks,,idq.ms_switches,0.00,5.3,
9.658728216,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,
9.658728216,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.64,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.05,
9.658728216,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
9.658728216,S0-C7,Frontend_Bound,36.04,% Slots,,,0.00,5.3,
9.658728216,S0-C7,Backend_Bound,39.89,% Slots,,,0.00,5.3,
9.658728216,S0-C7,Retiring,18.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
9.658728216,S0-C7,Frontend_Bound.Frontend_Latency,43.89,% Slots,,rs_events.empty_end,0.00,5.3,
9.658728216,S0-C7,Backend_Bound.Memory_Bound,24.84,% Slots,,,0.00,5.11,<==
9.658728216,S0-C7,Backend_Bound.Core_Bound,15.05,% Slots,,,0.00,5.11,
9.658728216,S0-C7,Retiring.Microcode_Sequencer,12.83,% Slots,,idq.ms_uops,0.00,5.3,
9.658728216,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.12,% Clocks,,,0.00,5.3,
9.658728216,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
9.658728216,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.01,% Clocks,,idq.ms_switches,0.00,5.3,
9.658728216,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,
9.658728216,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,
9.658728216,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
9.658728216,S1-C0,Frontend_Bound,51.19,% Slots,,,0.00,5.3,
9.658728216,S1-C0,Backend_Bound,32.11,% Slots,,,0.00,5.3,
9.658728216,S1-C0,Retiring,8.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
9.658728216,S1-C0,Frontend_Bound.Frontend_Latency,55.61,% Slots,,rs_events.empty_end,0.00,5.3,<==
9.658728216,S1-C0,Backend_Bound.Memory_Bound,20.80,% Slots,,,0.00,5.12,
9.658728216,S1-C0,Backend_Bound.Core_Bound,11.31,% Slots,,,0.00,5.12,
9.658728216,S1-C0,Retiring.Microcode_Sequencer,3.53,% Slots,,idq.ms_uops,0.00,5.3,
9.658728216,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,16.70,% Clocks,,,0.00,5.3,
9.658728216,S1-C0-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,7.24,% Clocks,,itlb_misses.walk_completed,0.00,5.3,
9.658728216,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
9.658728216,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.05,% Clocks,,idq.ms_switches,0.00,5.3,
9.658728216,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,
9.658728216,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,20.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,
9.658728216,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
9.658728216,S1-C1,Frontend_Bound,33.72,% Slots,,,0.00,5.3,
9.658728216,S1-C1,Backend_Bound,44.26,% Slots,,,0.00,5.3,
9.658728216,S1-C1,Retiring,18.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
9.658728216,S1-C1,Frontend_Bound.Frontend_Latency,31.45,% Slots,,rs_events.empty_end,0.00,5.3,
9.658728216,S1-C1,Backend_Bound.Memory_Bound,18.98,% Slots,,,0.00,5.12,
9.658728216,S1-C1,Backend_Bound.Core_Bound,25.28,% Slots,,,0.00,5.12,<==
9.658728216,S1-C1,Retiring.Microcode_Sequencer,6.94,% Slots,,idq.ms_uops,0.00,5.3,
9.658728216,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.19,% Clocks,,,0.00,5.3,
9.658728216,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
9.658728216,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.44,% Clocks,,idq.ms_switches,0.00,5.3,
9.658728216,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,
9.658728216,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,17.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,
9.658728216,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
9.658728216,S1-C2,Frontend_Bound,29.69,% Slots,,,0.00,5.3,
9.658728216,S1-C2,Backend_Bound,46.21,% Slots,,,0.00,5.3,
9.658728216,S1-C2,Retiring,25.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
9.658728216,S1-C2,Frontend_Bound.Frontend_Latency,23.40,% Slots,,rs_events.empty_end,0.00,5.3,
9.658728216,S1-C2,Backend_Bound.Memory_Bound,20.47,% Slots,,,0.00,5.12,
9.658728216,S1-C2,Backend_Bound.Core_Bound,25.73,% Slots,,,0.00,5.12,<==
9.658728216,S1-C2,Retiring.Microcode_Sequencer,8.34,% Slots,,idq.ms_uops,0.00,5.3,
9.658728216,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.90,% Clocks,,,0.00,5.3,
9.658728216,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
9.658728216,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.61,% Clocks,,idq.ms_switches,0.00,5.3,
9.658728216,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,
9.658728216,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,16.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,
9.658728216,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
9.658728216,S1-C3,Frontend_Bound,29.06,% Slots,,,0.00,5.3,
9.658728216,S1-C3,Bad_Speculation,17.28,% Slots,,,0.00,5.3,
9.658728216,S1-C3,Backend_Bound,29.66,% Slots,,,0.00,5.3,
9.658728216,S1-C3,Retiring,34.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
9.658728216,S1-C3,Frontend_Bound.Frontend_Latency,27.66,% Slots,,rs_events.empty_end,0.00,5.3,
9.658728216,S1-C3,Bad_Speculation.Branch_Mispredicts,16.97,% Slots,,br_misp_retired.all_branches,0.00,5.04,
9.658728216,S1-C3,Backend_Bound.Memory_Bound,16.90,% Slots,,,0.00,5.12,
9.658728216,S1-C3,Backend_Bound.Core_Bound,12.76,% Slots,,,0.00,5.12,
9.658728216,S1-C3,Retiring.Microcode_Sequencer,3.98,% Slots,,idq.ms_uops,0.00,5.3,<==
9.658728216,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.88,% Clocks,,idq.ms_switches,0.00,5.3,
9.658728216,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,
9.658728216,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,9.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,
9.658728216,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
9.658728216,S1-C4,Backend_Bound,53.68,% Slots,,,0.00,5.3,<==
9.658728216,S1-C4,Retiring,25.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
9.658728216,S1-C4,Backend_Bound.Memory_Bound,27.67,% Slots,,,0.00,5.12,
9.658728216,S1-C4,Backend_Bound.Core_Bound,26.01,% Slots,,,0.00,5.12,
9.658728216,S1-C4,Retiring.Microcode_Sequencer,6.28,% Slots,,idq.ms_uops,0.00,5.3,
9.658728216,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.09,% Clocks,,idq.ms_switches,0.00,5.3,
9.658728216,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.03,
9.658728216,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.86,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.05,
9.658728216,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
9.658728216,S1-C5,Frontend_Bound,29.37,% Slots,,,0.00,5.3,
9.658728216,S1-C5,Backend_Bound,45.01,% Slots,,,0.00,5.3,
9.658728216,S1-C5,Retiring,22.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
9.658728216,S1-C5,Frontend_Bound.Frontend_Latency,22.31,% Slots,,rs_events.empty_end,0.00,5.3,
9.658728216,S1-C5,Backend_Bound.Memory_Bound,18.50,% Slots,,,0.00,5.11,
9.658728216,S1-C5,Backend_Bound.Core_Bound,26.51,% Slots,,,0.00,5.11,<==
9.658728216,S1-C5,Retiring.Microcode_Sequencer,8.09,% Slots,,idq.ms_uops,0.00,5.3,
9.658728216,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.87,% Clocks,,,0.00,5.3,
9.658728216,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
9.658728216,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.44,% Clocks,,idq.ms_switches,0.00,5.3,
9.658728216,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,
9.658728216,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,13.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,
9.658728216,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
9.658728216,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.08,% Slots,,,0.00,5.3,
9.658728216,S1-C6,Bad_Speculation.Branch_Mispredicts,17.25,% Slots,,br_misp_retired.all_branches,0.00,5.04,
9.658728216,S1-C6,Backend_Bound.Core_Bound,26.10,% Slots,,,0.00,5.11,<==
9.658728216,S1-C6,Bad_Speculation,17.43,% Slots,,,0.00,5.3,
9.658728216,S1-C6,Backend_Bound,34.25,% Slots,,,0.00,5.3,
9.658728216,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.89,% Core_Clocks,,,0.00,5.3,
9.658728216,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
9.658728216,S1-C7,Frontend_Bound,46.60,% Slots,,,0.00,5.31,
9.658728216,S1-C7,Backend_Bound,32.78,% Slots,,,0.00,5.31,
9.658728216,S1-C7,Retiring,21.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
9.658728216,S1-C7,Frontend_Bound.Frontend_Latency,38.16,% Slots,,rs_events.empty_end,0.00,5.3,<==
9.658728216,S1-C7,Backend_Bound.Memory_Bound,13.87,% Slots,,,0.00,5.11,
9.658728216,S1-C7,Backend_Bound.Core_Bound,18.91,% Slots,,,0.00,5.11,
9.658728216,S1-C7,Retiring.Microcode_Sequencer,7.47,% Slots,,idq.ms_uops,0.00,5.3,
9.658728216,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.59,% Clocks,,,0.00,5.3,
9.658728216,S1-C7-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,8.38,% Clocks,,itlb_misses.walk_completed,0.00,5.3,
9.658728216,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
9.658728216,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.72,% Clocks,,idq.ms_switches,0.00,5.3,
9.658728216,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.04,
9.658728216,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,19.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,
9.658728216,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
9.658728216,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
9.658728216,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
9.658728216,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
9.658728216,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
9.658728216,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
9.658728216,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
9.658728216,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
9.658728216,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
9.658728216,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
9.658728216,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
9.658728216,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
9.658728216,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
9.658728216,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
9.658728216,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
9.658728216,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
9.658728216,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
11.199557204,S0-C0,Backend_Bound,59.08,% Slots,,,0.00,5.19,
11.199557204,S0-C0,Retiring,18.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
11.199557204,S0-C0,Backend_Bound.Memory_Bound,38.22,% Slots,,,0.00,5.19,<==
11.199557204,S0-C0,Backend_Bound.Core_Bound,20.86,% Slots,,,0.00,5.19,
11.199557204,S0-C0,Retiring.Microcode_Sequencer,8.32,% Slots,,idq.ms_uops,0.00,5.2,
11.199557204,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.40,% Clocks,,idq.ms_switches,0.00,5.2,
11.199557204,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.46,
11.199557204,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
11.199557204,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.15,% Clocks,,,0.00,5.19,
11.199557204,S0-C0-T0,MUX,5.19,%,,,0.00,100.0,
11.199557204,S0-C1,Frontend_Bound,37.74,% Slots,,,0.00,5.2,
11.199557204,S0-C1,Backend_Bound,41.60,% Slots,,,0.00,5.2,<==
11.199557204,S0-C1,Retiring,23.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
11.199557204,S0-C1,Frontend_Bound.Frontend_Latency,36.18,% Slots,,rs_events.empty_end,0.00,5.19,
11.199557204,S0-C1,Backend_Bound.Memory_Bound,20.87,% Slots,,,0.00,5.19,
11.199557204,S0-C1,Backend_Bound.Core_Bound,20.73,% Slots,,,0.00,5.19,
11.199557204,S0-C1,Retiring.Microcode_Sequencer,6.95,% Slots,,idq.ms_uops,0.00,5.19,
11.199557204,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.28,% Clocks,,,0.00,5.19,
11.199557204,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
11.199557204,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.01,% Clocks,,idq.ms_switches,0.00,5.19,
11.199557204,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.45,
11.199557204,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
11.199557204,S0-C1-T0,MUX,5.19,%,,,0.00,100.0,
11.199557204,S0-C2,Frontend_Bound,39.58,% Slots,,,0.00,5.2,<==
11.199557204,S0-C2,Backend_Bound,19.49,% Slots,,,0.00,5.2,
11.199557204,S0-C2,Retiring,29.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
11.199557204,S0-C2,Frontend_Bound.Frontend_Latency,22.38,% Slots,,rs_events.empty_end,0.00,5.2,
11.199557204,S0-C2,Frontend_Bound.Frontend_Bandwidth,23.39,% Slots,,,0.00,5.2,
11.199557204,S0-C2,Backend_Bound.Memory_Bound,22.26,% Slots,,,0.00,5.2,
11.199557204,S0-C2,Retiring.Microcode_Sequencer,3.97,% Slots,,idq.ms_uops,0.00,5.19,
11.199557204,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.99,% Clocks,,,0.00,5.19,
11.199557204,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
11.199557204,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.15,% Clocks,,idq.ms_switches,0.00,5.19,
11.199557204,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,61.76,% Core_Clocks,,,0.00,5.21,
11.199557204,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
11.199557204,S0-C2-T0,MUX,5.19,%,,,0.00,100.0,
11.199557204,S0-C3,Frontend_Bound,27.06,% Slots,,,0.00,5.2,
11.199557204,S0-C3,Bad_Speculation,19.73,% Slots,,,0.00,5.2,
11.199557204,S0-C3,Backend_Bound,20.56,% Slots,,,0.00,5.2,
11.199557204,S0-C3,Frontend_Bound.Frontend_Latency,19.53,% Slots,,rs_events.empty_end,0.00,5.2,
11.199557204,S0-C3,Bad_Speculation.Branch_Mispredicts,19.42,% Slots,,br_misp_retired.all_branches,0.00,5.2,
11.199557204,S0-C3,Backend_Bound.Core_Bound,10.64,% Slots,,,0.00,5.2,
11.199557204,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.05,% Clocks,,,0.00,5.19,
11.199557204,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,<==
11.199557204,S0-C3-T0,MUX,5.19,%,,,0.00,100.0,
11.199557204,S0-C4,Frontend_Bound,38.20,% Slots,,,0.00,5.2,<==
11.199557204,S0-C4,Bad_Speculation,12.84,% Slots,,,0.00,5.2,
11.199557204,S0-C4,Backend_Bound,24.00,% Slots,,,0.00,5.2,
11.199557204,S0-C4,Retiring,28.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
11.199557204,S0-C4,Frontend_Bound.Frontend_Latency,22.83,% Slots,,rs_events.empty_end,0.00,5.2,
11.199557204,S0-C4,Frontend_Bound.Frontend_Bandwidth,25.18,% Slots,,,0.00,5.2,
11.199557204,S0-C4,Bad_Speculation.Branch_Mispredicts,12.59,% Slots,,br_misp_retired.all_branches,0.00,5.2,
11.199557204,S0-C4,Backend_Bound.Memory_Bound,32.25,% Slots,,,0.00,5.2,
11.199557204,S0-C4,Retiring.Microcode_Sequencer,3.86,% Slots,,idq.ms_uops,0.00,5.2,
11.199557204,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.18,% Clocks,,,0.00,5.19,
11.199557204,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
11.199557204,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.85,% Clocks,,idq.ms_switches,0.00,5.19,
11.199557204,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.64,% Core_Clocks,,,0.00,5.22,
11.199557204,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.45,
11.199557204,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,13.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
11.199557204,S0-C4-T0,MUX,5.19,%,,,0.00,100.0,
11.199557204,S0-C5,Frontend_Bound,37.02,% Slots,,,0.00,5.2,<==
11.199557204,S0-C5,Backend_Bound,30.44,% Slots,,,0.00,5.2,
11.199557204,S0-C5,Retiring,29.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
11.199557204,S0-C5,Frontend_Bound.Frontend_Latency,22.79,% Slots,,rs_events.empty_end,0.00,5.2,
11.199557204,S0-C5,Frontend_Bound.Frontend_Bandwidth,19.58,% Slots,,,0.00,5.2,
11.199557204,S0-C5,Backend_Bound.Memory_Bound,14.42,% Slots,,,0.00,5.2,
11.199557204,S0-C5,Backend_Bound.Core_Bound,16.02,% Slots,,,0.00,5.2,
11.199557204,S0-C5,Retiring.Microcode_Sequencer,3.94,% Slots,,idq.ms_uops,0.00,5.19,
11.199557204,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.90,% Clocks,,,0.00,5.19,
11.199557204,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
11.199557204,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.23,% Clocks,,idq.ms_switches,0.00,5.19,
11.199557204,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.81,% Core_Clocks,,,0.00,5.22,
11.199557204,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.45,
11.199557204,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,9.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
11.199557204,S0-C5-T0,MUX,5.19,%,,,0.00,100.0,
11.199557204,S0-C6,Frontend_Bound,34.67,% Slots,,,0.00,5.2,<==
11.199557204,S0-C6,Bad_Speculation,10.86,% Slots,,,0.00,5.2,
11.199557204,S0-C6,Backend_Bound,34.45,% Slots,,,0.00,5.2,
11.199557204,S0-C6,Retiring,12.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
11.199557204,S0-C6,Frontend_Bound.Frontend_Latency,20.32,% Slots,,rs_events.empty_end,0.00,5.2,
11.199557204,S0-C6,Frontend_Bound.Frontend_Bandwidth,19.14,% Slots,,,0.00,5.2,
11.199557204,S0-C6,Bad_Speculation.Branch_Mispredicts,10.20,% Slots,,br_misp_retired.all_branches,0.00,5.2,
11.199557204,S0-C6,Backend_Bound.Memory_Bound,22.34,% Slots,,,0.00,5.2,
11.199557204,S0-C6,Backend_Bound.Core_Bound,12.11,% Slots,,,0.00,5.2,
11.199557204,S0-C6,Retiring.Microcode_Sequencer,5.60,% Slots,,idq.ms_uops,0.00,5.19,
11.199557204,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,15.69,% Clocks,,,0.00,5.2,
11.199557204,S0-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,7.24,% Clocks,,itlb_misses.walk_completed,0.00,5.19,
11.199557204,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
11.199557204,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.10,% Clocks,,idq.ms_switches,0.00,5.2,
11.199557204,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.21,% Core_Clocks,,,0.00,5.22,
11.199557204,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,10.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
11.199557204,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.75,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.46,
11.199557204,S0-C6-T0,MUX,5.18,%,,,0.00,100.0,
11.199557204,S0-C7,Frontend_Bound,28.41,% Slots,,,0.00,5.2,
11.199557204,S0-C7,Bad_Speculation,13.72,% Slots,,,0.00,5.2,
11.199557204,S0-C7,Backend_Bound,31.84,% Slots,,,0.00,5.2,
11.199557204,S0-C7,Frontend_Bound.Frontend_Bandwidth,16.08,% Slots,,,0.00,5.2,
11.199557204,S0-C7,Bad_Speculation.Branch_Mispredicts,13.51,% Slots,,br_misp_retired.all_branches,0.00,5.2,
11.199557204,S0-C7,Backend_Bound.Memory_Bound,25.96,% Slots,,,0.00,5.2,<==
11.199557204,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.06,% Core_Clocks,,,0.00,5.22,
11.199557204,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.19,% Core_Clocks,,,0.00,5.19,
11.199557204,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.45,
11.199557204,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,11.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
11.199557204,S0-C7-T0,MUX,5.19,%,,,0.00,100.0,
11.199557204,S1-C0,Frontend_Bound,39.38,% Slots,,,0.00,5.19,
11.199557204,S1-C0,Backend_Bound,12.77,% Slots,,,0.00,5.19,
11.199557204,S1-C0,Frontend_Bound.Frontend_Latency,27.46,% Slots,,rs_events.empty_end,0.00,5.19,<==
11.199557204,S1-C0,Frontend_Bound.Frontend_Bandwidth,12.68,% Slots,,,0.00,5.19,
11.199557204,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.46,% Clocks,,,0.00,5.2,
11.199557204,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
11.199557204,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,71.08,% Core_Clocks,,,0.00,5.22,
11.199557204,S1-C0-T0,MUX,5.19,%,,,0.00,100.0,
11.199557204,S1-C1,Frontend_Bound,48.45,% Slots,,,0.00,5.2,
11.199557204,S1-C1,Backend_Bound,31.39,% Slots,,,0.00,5.2,
11.199557204,S1-C1,Retiring,19.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
11.199557204,S1-C1,Frontend_Bound.Frontend_Latency,47.27,% Slots,,rs_events.empty_end,0.00,5.2,<==
11.199557204,S1-C1,Frontend_Bound.Frontend_Bandwidth,10.26,% Slots,,,0.00,5.2,
11.199557204,S1-C1,Backend_Bound.Memory_Bound,22.18,% Slots,,,0.00,5.2,
11.199557204,S1-C1,Retiring.Microcode_Sequencer,7.33,% Slots,,idq.ms_uops,0.00,5.2,
11.199557204,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.25,% Clocks,,,0.00,5.2,
11.199557204,S1-C1-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.17,% Clocks,,itlb_misses.walk_completed,0.00,5.2,
11.199557204,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
11.199557204,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.85,% Clocks,,idq.ms_switches,0.00,5.2,
11.199557204,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.41,% Core_Clocks,,,0.00,5.22,
11.199557204,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.46,
11.199557204,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,12.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.45,
11.199557204,S1-C1-T0,MUX,5.18,%,,,0.00,100.0,
11.199557204,S1-C2,Frontend_Bound,33.02,% Slots,,,0.00,5.2,
11.199557204,S1-C2,Backend_Bound,47.19,% Slots,,,0.00,5.2,
11.199557204,S1-C2,Retiring,18.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
11.199557204,S1-C2,Frontend_Bound.Frontend_Latency,27.96,% Slots,,rs_events.empty_end,0.00,5.19,
11.199557204,S1-C2,Backend_Bound.Memory_Bound,34.95,% Slots,,,0.00,5.19,<==
11.199557204,S1-C2,Backend_Bound.Core_Bound,12.24,% Slots,,,0.00,5.19,
11.199557204,S1-C2,Retiring.Microcode_Sequencer,6.19,% Slots,,idq.ms_uops,0.00,5.2,
11.199557204,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.86,% Clocks,,,0.00,5.2,
11.199557204,S1-C2-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.63,% Clocks,,itlb_misses.walk_completed,0.00,5.2,
11.199557204,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
11.199557204,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.55,% Clocks,,idq.ms_switches,0.00,5.2,
11.199557204,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.46,
11.199557204,S1-C2-T0,Backend_Bound.Memory_Bound.L2_Bound,5.77,% Stalls,This metric estimates how often the CPU was stalled due to L2 cache accesses by loads...,mem_load_uops_retired.l2_hit:pp,0.00,5.46,
11.199557204,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,20.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.45,
11.199557204,S1-C2-T0,Backend_Bound.Memory_Bound.Store_Bound,23.14,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.45,
11.199557204,S1-C2-T0,MUX,5.19,%,,,0.00,100.0,
11.199557204,S1-C3,Frontend_Bound,29.10,% Slots,,,0.00,5.19,
11.199557204,S1-C3,Backend_Bound,46.02,% Slots,,,0.00,5.19,
11.199557204,S1-C3,Retiring,28.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
11.199557204,S1-C3,Frontend_Bound.Frontend_Latency,24.43,% Slots,,rs_events.empty_end,0.00,5.19,
11.199557204,S1-C3,Frontend_Bound.Frontend_Bandwidth,10.56,% Slots,,,0.00,5.19,
11.199557204,S1-C3,Backend_Bound.Memory_Bound,28.43,% Slots,,,0.00,5.19,
11.199557204,S1-C3,Backend_Bound.Core_Bound,17.59,% Slots,,,0.00,5.19,
11.199557204,S1-C3,Retiring.Microcode_Sequencer,12.15,% Slots,,idq.ms_uops,0.00,5.2,
11.199557204,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
11.199557204,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.83,% Clocks,,idq.ms_switches,0.00,5.2,
11.199557204,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.75,% Core_Clocks,,,0.00,5.22,
11.199557204,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.45,
11.199557204,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,17.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.45,<==
11.199557204,S1-C3-T0,MUX,5.19,%,,,0.00,100.0,
11.199557204,S1-C4,Backend_Bound,54.65,% Slots,,,0.00,5.2,
11.199557204,S1-C4,Retiring,24.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
11.199557204,S1-C4,Backend_Bound.Memory_Bound,38.56,% Slots,,,0.00,5.2,<==
11.199557204,S1-C4,Backend_Bound.Core_Bound,16.09,% Slots,,,0.00,5.2,
11.199557204,S1-C4,Retiring.Microcode_Sequencer,6.30,% Slots,,idq.ms_uops,0.00,5.2,
11.199557204,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.74,% Clocks,,idq.ms_switches,0.00,5.2,
11.199557204,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.45,
11.199557204,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.25,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.45,
11.199557204,S1-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,20.28,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.46,
11.199557204,S1-C4-T0,MUX,5.18,%,,,0.00,100.0,
11.199557204,S1-C5,Frontend_Bound,28.64,% Slots,,,0.00,5.2,
11.199557204,S1-C5,Backend_Bound,48.74,% Slots,,,0.00,5.2,
11.199557204,S1-C5,Retiring,22.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
11.199557204,S1-C5,Frontend_Bound.Frontend_Latency,23.01,% Slots,,rs_events.empty_end,0.00,5.2,
11.199557204,S1-C5,Backend_Bound.Memory_Bound,36.41,% Slots,,,0.00,5.2,<==
11.199557204,S1-C5,Backend_Bound.Core_Bound,12.33,% Slots,,,0.00,5.2,
11.199557204,S1-C5,Retiring.Microcode_Sequencer,7.15,% Slots,,idq.ms_uops,0.00,5.2,
11.199557204,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.00,% Clocks,,,0.00,5.2,
11.199557204,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
11.199557204,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.82,% Clocks,,idq.ms_switches,0.00,5.2,
11.199557204,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.45,
11.199557204,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.13,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.46,
11.199557204,S1-C5-T0,MUX,5.19,%,,,0.00,100.0,
11.199557204,S1-C6,Frontend_Bound,26.00,% Slots,,,0.00,5.2,
11.199557204,S1-C6,Backend_Bound,50.09,% Slots,,,0.00,5.2,
11.199557204,S1-C6,Retiring,22.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
11.199557204,S1-C6,Frontend_Bound.Frontend_Latency,21.95,% Slots,,rs_events.empty_end,0.00,5.19,
11.199557204,S1-C6,Backend_Bound.Memory_Bound,36.88,% Slots,,,0.00,5.19,<==
11.199557204,S1-C6,Backend_Bound.Core_Bound,13.20,% Slots,,,0.00,5.19,
11.199557204,S1-C6,Retiring.Microcode_Sequencer,6.68,% Slots,,idq.ms_uops,0.00,5.2,
11.199557204,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.18,% Clocks,,,0.00,5.2,
11.199557204,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
11.199557204,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.81,% Clocks,,idq.ms_switches,0.00,5.2,
11.199557204,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.45,
11.199557204,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.45,
11.199557204,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.52,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.45,
11.199557204,S1-C6-T0,MUX,5.19,%,,,0.00,100.0,
11.199557204,S1-C7,Frontend_Bound,47.54,% Slots,,,0.00,5.2,
11.199557204,S1-C7,Backend_Bound,31.43,% Slots,,,0.00,5.2,
11.199557204,S1-C7,Retiring,20.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
11.199557204,S1-C7,Frontend_Bound.Frontend_Latency,46.70,% Slots,,rs_events.empty_end,0.00,5.2,<==
11.199557204,S1-C7,Backend_Bound.Memory_Bound,14.70,% Slots,,,0.00,5.19,
11.199557204,S1-C7,Backend_Bound.Core_Bound,16.73,% Slots,,,0.00,5.19,
11.199557204,S1-C7,Retiring.Microcode_Sequencer,8.02,% Slots,,idq.ms_uops,0.00,5.2,
11.199557204,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.39,% Clocks,,,0.00,5.2,
11.199557204,S1-C7-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,7.11,% Clocks,,itlb_misses.walk_completed,0.00,5.19,
11.199557204,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
11.199557204,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.96,% Clocks,,idq.ms_switches,0.00,5.2,
11.199557204,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.45,
11.199557204,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,17.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
11.199557204,S1-C7-T0,MUX,5.19,%,,,0.00,100.0,
11.199557204,S0-C0-T1,MUX,5.19,%,,,0.00,100.0,
11.199557204,S0-C1-T1,MUX,5.19,%,,,0.00,100.0,
11.199557204,S0-C2-T1,MUX,5.19,%,,,0.00,100.0,
11.199557204,S0-C3-T1,MUX,5.19,%,,,0.00,100.0,
11.199557204,S0-C4-T1,MUX,5.19,%,,,0.00,100.0,
11.199557204,S0-C5-T1,MUX,5.19,%,,,0.00,100.0,
11.199557204,S0-C6-T1,MUX,5.18,%,,,0.00,100.0,
11.199557204,S0-C7-T1,MUX,5.19,%,,,0.00,100.0,
11.199557204,S1-C0-T1,MUX,5.19,%,,,0.00,100.0,
11.199557204,S1-C1-T1,MUX,5.19,%,,,0.00,100.0,
11.199557204,S1-C2-T1,MUX,5.19,%,,,0.00,100.0,
11.199557204,S1-C3-T1,MUX,5.19,%,,,0.00,100.0,
11.199557204,S1-C4-T1,MUX,5.19,%,,,0.00,100.0,
11.199557204,S1-C5-T1,MUX,5.19,%,,,0.00,100.0,
11.199557204,S1-C6-T1,MUX,5.19,%,,,0.00,100.0,
11.199557204,S1-C7-T1,MUX,5.19,%,,,0.00,100.0,
12.725199656,S0-C0,Backend_Bound,55.55,% Slots,,,0.00,5.25,
12.725199656,S0-C0,Retiring,26.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
12.725199656,S0-C0,Backend_Bound.Memory_Bound,37.07,% Slots,,,0.00,5.24,<==
12.725199656,S0-C0,Backend_Bound.Core_Bound,18.48,% Slots,,,0.00,5.24,
12.725199656,S0-C0,Retiring.Microcode_Sequencer,6.41,% Slots,,idq.ms_uops,0.00,5.25,
12.725199656,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.95,% Clocks,,idq.ms_switches,0.00,5.26,
12.725199656,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
12.725199656,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
12.725199656,S0-C0-T0,MUX,5.24,%,,,0.00,100.0,
12.725199656,S0-C1,Frontend_Bound,31.84,% Slots,,,0.00,5.25,
12.725199656,S0-C1,Backend_Bound,41.66,% Slots,,,0.00,5.25,
12.725199656,S0-C1,Retiring,21.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
12.725199656,S0-C1,Frontend_Bound.Frontend_Latency,22.73,% Slots,,rs_events.empty_end,0.00,5.24,
12.725199656,S0-C1,Frontend_Bound.Frontend_Bandwidth,17.55,% Slots,,,0.00,5.25,
12.725199656,S0-C1,Backend_Bound.Memory_Bound,32.37,% Slots,,,0.00,5.24,
12.725199656,S0-C1,Retiring.Microcode_Sequencer,6.19,% Slots,,idq.ms_uops,0.00,5.24,
12.725199656,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.56,% Clocks,,,0.00,5.25,
12.725199656,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
12.725199656,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.06,% Clocks,,idq.ms_switches,0.00,5.25,
12.725199656,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.02,% Core_Clocks,,,0.00,5.47,
12.725199656,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
12.725199656,S0-C1-T0,Backend_Bound.Memory_Bound.L2_Bound,5.98,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.25,
12.725199656,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,9.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
12.725199656,S0-C1-T0,Backend_Bound.Memory_Bound.Store_Bound,24.98,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.25,<==
12.725199656,S0-C1-T0,MUX,5.24,%,,,0.00,100.0,
12.725199656,S0-C2,Frontend_Bound,36.99,% Slots,,,0.00,5.25,
12.725199656,S0-C2,Backend_Bound,45.95,% Slots,,,0.00,5.25,
12.725199656,S0-C2,Retiring,15.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
12.725199656,S0-C2,Frontend_Bound.Frontend_Latency,31.86,% Slots,,rs_events.empty_end,0.00,5.25,
12.725199656,S0-C2,Backend_Bound.Memory_Bound,32.06,% Slots,,,0.00,5.25,
12.725199656,S0-C2,Backend_Bound.Core_Bound,13.89,% Slots,,,0.00,5.25,
12.725199656,S0-C2,Retiring.Microcode_Sequencer,5.17,% Slots,,idq.ms_uops,0.00,5.24,
12.725199656,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.26,% Clocks,,,0.00,5.25,
12.725199656,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
12.725199656,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.38,% Clocks,,idq.ms_switches,0.00,5.25,
12.725199656,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
12.725199656,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,17.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,<==
12.725199656,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,54.79,% Clocks,,,0.00,5.25,
12.725199656,S0-C2-T0,MUX,5.24,%,,,0.00,100.0,
12.725199656,S0-C3,Frontend_Bound,41.27,% Slots,,,0.00,5.25,
12.725199656,S0-C3,Backend_Bound,37.52,% Slots,,,0.00,5.25,
12.725199656,S0-C3,Retiring,16.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
12.725199656,S0-C3,Frontend_Bound.Frontend_Latency,35.92,% Slots,,rs_events.empty_end,0.00,5.24,<==
12.725199656,S0-C3,Backend_Bound.Memory_Bound,30.45,% Slots,,,0.00,5.24,
12.725199656,S0-C3,Retiring.Microcode_Sequencer,4.66,% Slots,,idq.ms_uops,0.00,5.24,
12.725199656,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.49,% Clocks,,,0.00,5.25,
12.725199656,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
12.725199656,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.00,% Clocks,,idq.ms_switches,0.00,5.25,
12.725199656,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
12.725199656,S0-C3-T0,Backend_Bound.Memory_Bound.L2_Bound,5.37,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.25,
12.725199656,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,14.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
12.725199656,S0-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,26.01,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.25,
12.725199656,S0-C3-T0,MUX,5.24,%,,,0.00,100.0,
12.725199656,S0-C4,Frontend_Bound,45.91,% Slots,,,0.00,5.25,
12.725199656,S0-C4,Backend_Bound,33.58,% Slots,,,0.00,5.25,
12.725199656,S0-C4,Retiring,13.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
12.725199656,S0-C4,Frontend_Bound.Frontend_Latency,30.33,% Slots,,rs_events.empty_end,0.00,5.25,<==
12.725199656,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.86,% Slots,,,0.00,5.25,
12.725199656,S0-C4,Backend_Bound.Memory_Bound,21.69,% Slots,,,0.00,5.25,
12.725199656,S0-C4,Backend_Bound.Core_Bound,11.89,% Slots,,,0.00,5.25,
12.725199656,S0-C4,Retiring.Microcode_Sequencer,4.81,% Slots,,idq.ms_uops,0.00,5.24,
12.725199656,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.43,% Clocks,,,0.00,5.25,
12.725199656,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
12.725199656,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.75,% Clocks,,idq.ms_switches,0.00,5.25,
12.725199656,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.58,% Core_Clocks,,,0.00,5.47,
12.725199656,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
12.725199656,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,9.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
12.725199656,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,57.22,% Clocks,,,0.00,5.24,
12.725199656,S0-C4-T0,MUX,5.24,%,,,0.00,100.0,
12.725199656,S0-C5,Frontend_Bound,40.23,% Slots,,,0.00,5.25,
12.725199656,S0-C5,Backend_Bound,37.88,% Slots,,,0.00,5.25,
12.725199656,S0-C5,Retiring,8.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
12.725199656,S0-C5,Frontend_Bound.Frontend_Latency,25.78,% Slots,,rs_events.empty_end,0.00,5.25,
12.725199656,S0-C5,Frontend_Bound.Frontend_Bandwidth,18.74,% Slots,,,0.00,5.25,
12.725199656,S0-C5,Backend_Bound.Memory_Bound,13.30,% Slots,,,0.00,5.25,
12.725199656,S0-C5,Backend_Bound.Core_Bound,24.58,% Slots,,,0.00,5.25,
12.725199656,S0-C5,Retiring.Microcode_Sequencer,4.42,% Slots,,idq.ms_uops,0.00,5.24,
12.725199656,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.40,% Clocks,,,0.00,5.25,
12.725199656,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,<==
12.725199656,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.66,% Clocks,,idq.ms_switches,0.00,5.25,
12.725199656,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.18,% Core_Clocks,,,0.00,5.46,
12.725199656,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
12.725199656,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
12.725199656,S0-C5-T0,MUX,5.24,%,,,0.00,100.0,
12.725199656,S0-C6,Frontend_Bound,40.72,% Slots,,,0.00,5.25,
12.725199656,S0-C6,Backend_Bound,36.32,% Slots,,,0.00,5.25,
12.725199656,S0-C6,Retiring,6.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
12.725199656,S0-C6,Frontend_Bound.Frontend_Latency,40.15,% Slots,,rs_events.empty_end,0.00,5.25,
12.725199656,S0-C6,Backend_Bound.Memory_Bound,20.54,% Slots,,,0.00,5.25,
12.725199656,S0-C6,Backend_Bound.Core_Bound,15.78,% Slots,,,0.00,5.25,
12.725199656,S0-C6,Retiring.Microcode_Sequencer,5.05,% Slots,,idq.ms_uops,0.00,5.24,
12.725199656,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.32,% Clocks,,,0.00,5.25,
12.725199656,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,<==
12.725199656,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.85,% Clocks,,idq.ms_switches,0.00,5.25,
12.725199656,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
12.725199656,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,12.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
12.725199656,S0-C6-T0,MUX,5.24,%,,,0.00,100.0,
12.725199656,S0-C7,Frontend_Bound,38.52,% Slots,,,0.00,5.25,
12.725199656,S0-C7,Backend_Bound,43.59,% Slots,,,0.00,5.25,
12.725199656,S0-C7,Retiring,10.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
12.725199656,S0-C7,Frontend_Bound.Frontend_Latency,31.83,% Slots,,rs_events.empty_end,0.00,5.25,
12.725199656,S0-C7,Backend_Bound.Memory_Bound,34.43,% Slots,,,0.00,5.25,<==
12.725199656,S0-C7,Retiring.Microcode_Sequencer,4.69,% Slots,,idq.ms_uops,0.00,5.24,
12.725199656,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,15.29,% Clocks,,,0.00,5.26,
12.725199656,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
12.725199656,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.05,% Clocks,,idq.ms_switches,0.00,5.26,
12.725199656,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
12.725199656,S0-C7-T0,Backend_Bound.Memory_Bound.L2_Bound,6.55,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.25,
12.725199656,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,19.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
12.725199656,S0-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,21.23,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.25,
12.725199656,S0-C7-T0,MUX,5.24,%,,,0.00,100.0,
12.725199656,S1-C0,Frontend_Bound,39.10,% Slots,,,0.00,5.24,
12.725199656,S1-C0,Backend_Bound,13.37,% Slots,,,0.00,5.24,
12.725199656,S1-C0,Frontend_Bound.Frontend_Latency,23.49,% Slots,,rs_events.empty_end,0.00,5.24,<==
12.725199656,S1-C0,Frontend_Bound.Frontend_Bandwidth,15.46,% Slots,,,0.00,5.24,
12.725199656,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.76,% Clocks,,,0.00,5.25,
12.725199656,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
12.725199656,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,68.01,% Core_Clocks,,,0.00,5.47,
12.725199656,S1-C0-T0,MUX,5.24,%,,,0.00,100.0,
12.725199656,S1-C1,Frontend_Bound,44.66,% Slots,,,0.00,5.24,
12.725199656,S1-C1,Backend_Bound,35.14,% Slots,,,0.00,5.24,
12.725199656,S1-C1,Retiring,30.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
12.725199656,S1-C1,Frontend_Bound.Frontend_Latency,42.23,% Slots,,rs_events.empty_end,0.00,5.24,<==
12.725199656,S1-C1,Frontend_Bound.Frontend_Bandwidth,12.14,% Slots,,,0.00,5.24,
12.725199656,S1-C1,Backend_Bound.Memory_Bound,24.94,% Slots,,,0.00,5.24,
12.725199656,S1-C1,Backend_Bound.Core_Bound,10.19,% Slots,,,0.00,5.24,
12.725199656,S1-C1,Retiring.Microcode_Sequencer,11.65,% Slots,,idq.ms_uops,0.00,5.24,
12.725199656,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.46,% Clocks,,,0.00,5.25,
12.725199656,S1-C1-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.56,% Clocks,,itlb_misses.walk_completed,0.00,5.25,
12.725199656,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
12.725199656,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.75,% Clocks,,idq.ms_switches,0.00,5.25,
12.725199656,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.45,% Core_Clocks,,,0.00,5.47,
12.725199656,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
12.725199656,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,9.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
12.725199656,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.07,% Clocks,,,0.00,5.24,
12.725199656,S1-C1-T0,MUX,5.24,%,,,0.00,100.0,
12.725199656,S1-C2,Frontend_Bound,44.65,% Slots,,,0.00,5.24,
12.725199656,S1-C2,Backend_Bound,35.22,% Slots,,,0.00,5.24,
12.725199656,S1-C2,Retiring,23.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
12.725199656,S1-C2,Frontend_Bound.Frontend_Latency,37.98,% Slots,,rs_events.empty_end,0.00,5.24,
12.725199656,S1-C2,Backend_Bound.Memory_Bound,24.71,% Slots,,,0.00,5.24,
12.725199656,S1-C2,Backend_Bound.Core_Bound,10.51,% Slots,,,0.00,5.24,
12.725199656,S1-C2,Retiring.Microcode_Sequencer,8.60,% Slots,,idq.ms_uops,0.00,5.24,
12.725199656,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.42,% Clocks,,,0.00,5.25,
12.725199656,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,<==
12.725199656,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.37,% Clocks,,idq.ms_switches,0.00,5.25,
12.725199656,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
12.725199656,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,12.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
12.725199656,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,76.05,% Clocks,,,0.00,5.24,
12.725199656,S1-C2-T0,MUX,5.24,%,,,0.00,100.0,
12.725199656,S1-C3,Frontend_Bound,38.35,% Slots,,,0.00,5.24,
12.725199656,S1-C3,Backend_Bound,40.65,% Slots,,,0.00,5.24,
12.725199656,S1-C3,Retiring,24.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
12.725199656,S1-C3,Frontend_Bound.Frontend_Latency,28.19,% Slots,,rs_events.empty_end,0.00,5.24,
12.725199656,S1-C3,Frontend_Bound.Frontend_Bandwidth,31.04,% Slots,,,0.00,5.24,
12.725199656,S1-C3,Backend_Bound.Memory_Bound,31.26,% Slots,,,0.00,5.24,
12.725199656,S1-C3,Retiring.Microcode_Sequencer,8.23,% Slots,,idq.ms_uops,0.00,5.25,
12.725199656,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.77,% Clocks,,,0.00,5.25,
12.725199656,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
12.725199656,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.05,% Clocks,,idq.ms_switches,0.00,5.25,
12.725199656,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.55,% Core_Clocks,,,0.00,5.47,
12.725199656,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
12.725199656,S1-C3-T0,Backend_Bound.Memory_Bound.L2_Bound,5.59,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.25,
12.725199656,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,16.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,<==
12.725199656,S1-C3-T0,MUX,5.24,%,,,0.00,100.0,
12.725199656,S1-C4,Frontend_Bound,34.98,% Slots,,,0.00,5.24,
12.725199656,S1-C4,Backend_Bound,44.00,% Slots,,,0.00,5.24,
12.725199656,S1-C4,Retiring,17.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
12.725199656,S1-C4,Frontend_Bound.Frontend_Latency,34.97,% Slots,,rs_events.empty_end,0.00,5.24,
12.725199656,S1-C4,Frontend_Bound.Frontend_Bandwidth,14.83,% Slots,,,0.00,5.24,
12.725199656,S1-C4,Backend_Bound.Memory_Bound,27.44,% Slots,,,0.00,5.24,
12.725199656,S1-C4,Backend_Bound.Core_Bound,16.56,% Slots,,,0.00,5.24,
12.725199656,S1-C4,Retiring.Microcode_Sequencer,5.72,% Slots,,idq.ms_uops,0.00,5.25,
12.725199656,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.78,% Clocks,,,0.00,5.25,
12.725199656,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
12.725199656,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.32,% Clocks,,idq.ms_switches,0.00,5.25,
12.725199656,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.61,% Core_Clocks,,,0.00,5.46,
12.725199656,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
12.725199656,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
12.725199656,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.75,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,
12.725199656,S1-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,22.31,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.25,<==
12.725199656,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,87.16,% Clocks,,,0.00,5.24,
12.725199656,S1-C4-T0,MUX,5.24,%,,,0.00,100.0,
12.725199656,S1-C5,Frontend_Bound,31.73,% Slots,,,0.00,5.24,
12.725199656,S1-C5,Backend_Bound,43.38,% Slots,,,0.00,5.24,
12.725199656,S1-C5,Retiring,24.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
12.725199656,S1-C5,Frontend_Bound.Frontend_Latency,27.65,% Slots,,rs_events.empty_end,0.00,5.24,
12.725199656,S1-C5,Backend_Bound.Memory_Bound,24.99,% Slots,,,0.00,5.24,<==
12.725199656,S1-C5,Backend_Bound.Core_Bound,18.39,% Slots,,,0.00,5.24,
12.725199656,S1-C5,Retiring.Microcode_Sequencer,7.80,% Slots,,idq.ms_uops,0.00,5.24,
12.725199656,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.56,% Clocks,,,0.00,5.25,
12.725199656,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
12.725199656,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.99,% Clocks,,idq.ms_switches,0.00,5.25,
12.725199656,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
12.725199656,S1-C5-T0,Backend_Bound.Memory_Bound.L2_Bound,5.34,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.25,
12.725199656,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,11.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
12.725199656,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.63,% Clocks,,,0.00,5.24,
12.725199656,S1-C5-T0,MUX,5.24,%,,,0.00,100.0,
12.725199656,S1-C6,Frontend_Bound,20.34,% Slots,,,0.00,5.24,
12.725199656,S1-C6,Backend_Bound,52.80,% Slots,,,0.00,5.24,
12.725199656,S1-C6,Retiring,34.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
12.725199656,S1-C6,Frontend_Bound.Frontend_Latency,16.85,% Slots,,rs_events.empty_end,0.00,5.24,
12.725199656,S1-C6,Backend_Bound.Memory_Bound,39.25,% Slots,,,0.00,5.24,
12.725199656,S1-C6,Backend_Bound.Core_Bound,13.55,% Slots,,,0.00,5.24,
12.725199656,S1-C6,Retiring.Microcode_Sequencer,10.18,% Slots,,idq.ms_uops,0.00,5.24,
12.725199656,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.96,% Clocks,,,0.00,5.25,
12.725199656,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
12.725199656,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.45,% Clocks,,idq.ms_switches,0.00,5.25,
12.725199656,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
12.725199656,S1-C6-T0,Backend_Bound.Memory_Bound.Store_Bound,21.93,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.25,<==
12.725199656,S1-C6-T0,MUX,5.24,%,,,0.00,100.0,
12.725199656,S1-C7,Frontend_Bound,42.85,% Slots,,,0.00,5.25,
12.725199656,S1-C7,Backend_Bound,35.16,% Slots,,,0.00,5.25,
12.725199656,S1-C7,Retiring,21.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
12.725199656,S1-C7,Frontend_Bound.Frontend_Latency,49.76,% Slots,,rs_events.empty_end,0.00,5.24,
12.725199656,S1-C7,Backend_Bound.Memory_Bound,16.10,% Slots,,,0.00,5.24,
12.725199656,S1-C7,Backend_Bound.Core_Bound,19.06,% Slots,,,0.00,5.24,
12.725199656,S1-C7,Retiring.Microcode_Sequencer,8.95,% Slots,,idq.ms_uops,0.00,5.24,
12.725199656,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.48,% Clocks,,,0.00,5.25,
12.725199656,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
12.725199656,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.95,% Clocks,,idq.ms_switches,0.00,5.25,<==
12.725199656,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
12.725199656,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
12.725199656,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,103.23,% Clocks,,,0.00,5.24,
12.725199656,S1-C7-T0,MUX,5.24,%,,,0.00,100.0,
12.725199656,S0-C0-T1,MUX,5.24,%,,,0.00,100.0,
12.725199656,S0-C1-T1,MUX,5.24,%,,,0.00,100.0,
12.725199656,S0-C2-T1,MUX,5.24,%,,,0.00,100.0,
12.725199656,S0-C3-T1,MUX,5.24,%,,,0.00,100.0,
12.725199656,S0-C4-T1,MUX,5.24,%,,,0.00,100.0,
12.725199656,S0-C5-T1,MUX,5.24,%,,,0.00,100.0,
12.725199656,S0-C6-T1,MUX,5.24,%,,,0.00,100.0,
12.725199656,S0-C7-T1,MUX,5.24,%,,,0.00,100.0,
12.725199656,S1-C0-T1,MUX,5.24,%,,,0.00,100.0,
12.725199656,S1-C1-T1,MUX,5.24,%,,,0.00,100.0,
12.725199656,S1-C2-T1,MUX,5.24,%,,,0.00,100.0,
12.725199656,S1-C3-T1,MUX,5.24,%,,,0.00,100.0,
12.725199656,S1-C4-T1,MUX,5.24,%,,,0.00,100.0,
12.725199656,S1-C5-T1,MUX,5.24,%,,,0.00,100.0,
12.725199656,S1-C6-T1,MUX,5.24,%,,,0.00,100.0,
12.725199656,S1-C7-T1,MUX,5.24,%,,,0.00,100.0,
14.257210867,S0-C0,Backend_Bound,53.30,% Slots,,,0.00,5.49,
14.257210867,S0-C0,Retiring,26.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
14.257210867,S0-C0,Backend_Bound.Memory_Bound,32.75,% Slots,,,0.00,5.41,<==
14.257210867,S0-C0,Backend_Bound.Core_Bound,20.55,% Slots,,,0.00,5.41,
14.257210867,S0-C0,Retiring.Microcode_Sequencer,6.30,% Slots,,idq.ms_uops,0.00,5.23,
14.257210867,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.27,% Clocks,,idq.ms_switches,0.00,5.21,
14.257210867,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
14.257210867,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,18.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
14.257210867,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,71.11,% Clocks,,,0.00,5.22,
14.257210867,S0-C0-T0,MUX,5.21,%,,,0.00,100.0,
14.257210867,S0-C1,Frontend_Bound,33.13,% Slots,,,0.00,5.49,
14.257210867,S0-C1,Backend_Bound,44.30,% Slots,,,0.00,5.49,
14.257210867,S0-C1,Retiring,17.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
14.257210867,S0-C1,Frontend_Bound.Frontend_Latency,23.92,% Slots,,rs_events.empty_end,0.00,5.46,
14.257210867,S0-C1,Frontend_Bound.Frontend_Bandwidth,22.86,% Slots,,,0.00,5.49,
14.257210867,S0-C1,Backend_Bound.Memory_Bound,27.96,% Slots,,,0.00,5.23,
14.257210867,S0-C1,Backend_Bound.Core_Bound,16.34,% Slots,,,0.00,5.23,
14.257210867,S0-C1,Retiring.Microcode_Sequencer,5.79,% Slots,,idq.ms_uops,0.00,5.23,
14.257210867,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.37,% Clocks,,,0.00,5.21,
14.257210867,S0-C1-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.76,% Clocks,,itlb_misses.walk_completed,0.00,5.21,
14.257210867,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
14.257210867,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.73,% Clocks,,idq.ms_switches,0.00,5.21,
14.257210867,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.00,% Core_Clocks,,,0.00,5.23,
14.257210867,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,16.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,<==
14.257210867,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,9.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
14.257210867,S0-C1-T0,MUX,5.21,%,,,0.00,100.0,
14.257210867,S0-C2,Frontend_Bound,41.90,% Slots,,,0.00,5.48,
14.257210867,S0-C2,Backend_Bound,38.67,% Slots,,,0.00,5.48,
14.257210867,S0-C2,Retiring,13.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
14.257210867,S0-C2,Frontend_Bound.Frontend_Latency,31.43,% Slots,,rs_events.empty_end,0.00,5.47,<==
14.257210867,S0-C2,Frontend_Bound.Frontend_Bandwidth,25.39,% Slots,,,0.00,5.48,
14.257210867,S0-C2,Backend_Bound.Memory_Bound,21.80,% Slots,,,0.00,5.23,
14.257210867,S0-C2,Backend_Bound.Core_Bound,16.87,% Slots,,,0.00,5.23,
14.257210867,S0-C2,Retiring.Microcode_Sequencer,5.52,% Slots,,idq.ms_uops,0.00,5.23,
14.257210867,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,16.05,% Clocks,,,0.00,5.21,
14.257210867,S0-C2-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,7.00,% Clocks,,itlb_misses.walk_completed,0.00,5.22,
14.257210867,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
14.257210867,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.93,% Clocks,,idq.ms_switches,0.00,5.21,
14.257210867,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.67,% Core_Clocks,,,0.00,5.22,
14.257210867,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
14.257210867,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,14.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
14.257210867,S0-C2-T0,MUX,5.21,%,,,0.00,100.0,
14.257210867,S0-C3,Frontend_Bound,31.76,% Slots,,,0.00,5.49,
14.257210867,S0-C3,Backend_Bound,38.80,% Slots,,,0.00,5.49,<==
14.257210867,S0-C3,Retiring,27.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
14.257210867,S0-C3,Frontend_Bound.Frontend_Latency,23.65,% Slots,,rs_events.empty_end,0.00,5.46,
14.257210867,S0-C3,Backend_Bound.Memory_Bound,19.71,% Slots,,,0.00,5.23,
14.257210867,S0-C3,Backend_Bound.Core_Bound,19.09,% Slots,,,0.00,5.23,
14.257210867,S0-C3,Retiring.Microcode_Sequencer,4.30,% Slots,,idq.ms_uops,0.00,5.22,
14.257210867,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.99,% Clocks,,,0.00,5.21,
14.257210867,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
14.257210867,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.19,% Clocks,,idq.ms_switches,0.00,5.21,
14.257210867,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
14.257210867,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
14.257210867,S0-C3-T0,MUX,5.21,%,,,0.00,100.0,
14.257210867,S0-C4,Frontend_Bound,29.65,% Slots,,,0.00,5.49,
14.257210867,S0-C4,Backend_Bound,47.91,% Slots,,,0.00,5.49,
14.257210867,S0-C4,Retiring,15.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
14.257210867,S0-C4,Frontend_Bound.Frontend_Latency,35.30,% Slots,,rs_events.empty_end,0.00,5.47,
14.257210867,S0-C4,Backend_Bound.Memory_Bound,37.93,% Slots,,,0.00,5.22,<==
14.257210867,S0-C4,Retiring.Microcode_Sequencer,6.53,% Slots,,idq.ms_uops,0.00,5.22,
14.257210867,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.46,% Clocks,,,0.00,5.21,
14.257210867,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
14.257210867,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.41,% Clocks,,idq.ms_switches,0.00,5.21,
14.257210867,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
14.257210867,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,12.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
14.257210867,S0-C4-T0,MUX,5.21,%,,,0.00,100.0,
14.257210867,S0-C5,Frontend_Bound,42.76,% Slots,,,0.00,5.49,
14.257210867,S0-C5,Backend_Bound,37.38,% Slots,,,0.00,5.49,
14.257210867,S0-C5,Retiring,16.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
14.257210867,S0-C5,Frontend_Bound.Frontend_Latency,31.49,% Slots,,rs_events.empty_end,0.00,5.47,<==
14.257210867,S0-C5,Frontend_Bound.Frontend_Bandwidth,18.25,% Slots,,,0.00,5.49,
14.257210867,S0-C5,Backend_Bound.Memory_Bound,16.14,% Slots,,,0.00,5.23,
14.257210867,S0-C5,Backend_Bound.Core_Bound,21.23,% Slots,,,0.00,5.23,
14.257210867,S0-C5,Retiring.Microcode_Sequencer,6.92,% Slots,,idq.ms_uops,0.00,5.22,
14.257210867,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.06,% Clocks,,,0.00,5.22,
14.257210867,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
14.257210867,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.00,% Clocks,,idq.ms_switches,0.00,5.22,
14.257210867,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.35,% Core_Clocks,,,0.00,5.23,
14.257210867,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
14.257210867,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,10.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
14.257210867,S0-C5-T0,MUX,5.22,%,,,0.00,100.0,
14.257210867,S0-C6,Frontend_Bound,45.78,% Slots,,,0.00,5.49,
14.257210867,S0-C6,Backend_Bound,33.77,% Slots,,,0.00,5.49,
14.257210867,S0-C6,Retiring,18.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
14.257210867,S0-C6,Frontend_Bound.Frontend_Latency,43.65,% Slots,,rs_events.empty_end,0.00,5.47,<==
14.257210867,S0-C6,Frontend_Bound.Frontend_Bandwidth,20.06,% Slots,,,0.00,5.49,
14.257210867,S0-C6,Backend_Bound.Memory_Bound,15.97,% Slots,,,0.00,5.22,
14.257210867,S0-C6,Backend_Bound.Core_Bound,17.80,% Slots,,,0.00,5.22,
14.257210867,S0-C6,Retiring.Microcode_Sequencer,7.33,% Slots,,idq.ms_uops,0.00,5.22,
14.257210867,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.36,% Clocks,,,0.00,5.21,
14.257210867,S0-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,7.35,% Clocks,,itlb_misses.walk_completed,0.00,5.22,
14.257210867,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
14.257210867,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.76,% Clocks,,idq.ms_switches,0.00,5.21,
14.257210867,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.97,% Core_Clocks,,,0.00,5.23,
14.257210867,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
14.257210867,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,11.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
14.257210867,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.37,% Clocks,,,0.00,5.22,
14.257210867,S0-C6-T0,MUX,5.21,%,,,0.00,100.0,
14.257210867,S0-C7,Frontend_Bound,32.59,% Slots,,,0.00,5.49,
14.257210867,S0-C7,Backend_Bound,46.89,% Slots,,,0.00,5.49,
14.257210867,S0-C7,Retiring,16.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
14.257210867,S0-C7,Frontend_Bound.Frontend_Latency,27.74,% Slots,,rs_events.empty_end,0.00,5.48,
14.257210867,S0-C7,Frontend_Bound.Frontend_Bandwidth,12.27,% Slots,,,0.00,5.49,
14.257210867,S0-C7,Backend_Bound.Memory_Bound,20.76,% Slots,,,0.00,5.22,
14.257210867,S0-C7,Backend_Bound.Core_Bound,26.12,% Slots,,,0.00,5.22,<==
14.257210867,S0-C7,Retiring.Microcode_Sequencer,6.75,% Slots,,idq.ms_uops,0.00,5.22,
14.257210867,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.89,% Clocks,,,0.00,5.21,
14.257210867,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
14.257210867,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.35,% Clocks,,idq.ms_switches,0.00,5.21,
14.257210867,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.11,% Core_Clocks,,,0.00,5.22,
14.257210867,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.01,% Core_Clocks,,,0.00,5.22,
14.257210867,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
14.257210867,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,13.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
14.257210867,S0-C7-T0,MUX,5.21,%,,,0.00,100.0,
14.257210867,S1-C0,Frontend_Bound,51.01,% Slots,,,0.00,5.48,
14.257210867,S1-C0,Backend_Bound,30.76,% Slots,,,0.00,5.48,
14.257210867,S1-C0,Retiring,12.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
14.257210867,S1-C0,Frontend_Bound.Frontend_Latency,46.75,% Slots,,rs_events.empty_end,0.00,5.48,<==
14.257210867,S1-C0,Backend_Bound.Memory_Bound,19.60,% Slots,,,0.00,5.23,
14.257210867,S1-C0,Backend_Bound.Core_Bound,11.17,% Slots,,,0.00,5.23,
14.257210867,S1-C0,Retiring.Microcode_Sequencer,4.80,% Slots,,idq.ms_uops,0.00,5.22,
14.257210867,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,15.19,% Clocks,,,0.00,5.22,
14.257210867,S1-C0-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,7.26,% Clocks,,itlb_misses.walk_completed,0.00,5.22,
14.257210867,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
14.257210867,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.85,% Clocks,,idq.ms_switches,0.00,5.22,
14.257210867,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
14.257210867,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,9.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
14.257210867,S1-C0-T0,MUX,5.22,%,,,0.00,100.0,
14.257210867,S1-C1,Frontend_Bound,37.47,% Slots,,,0.00,5.49,
14.257210867,S1-C1,Backend_Bound,43.72,% Slots,,,0.00,5.49,
14.257210867,S1-C1,Retiring,13.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
14.257210867,S1-C1,Frontend_Bound.Frontend_Latency,36.02,% Slots,,rs_events.empty_end,0.00,5.48,
14.257210867,S1-C1,Backend_Bound.Memory_Bound,38.88,% Slots,,,0.00,5.22,
14.257210867,S1-C1,Retiring.Microcode_Sequencer,6.54,% Slots,,idq.ms_uops,0.00,5.22,
14.257210867,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.81,% Clocks,,,0.00,5.22,
14.257210867,S1-C1-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.00,% Clocks,,itlb_misses.walk_completed,0.00,5.21,
14.257210867,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
14.257210867,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.39,% Clocks,,idq.ms_switches,0.00,5.22,
14.257210867,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,<==
14.257210867,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
14.257210867,S1-C1-T0,MUX,5.21,%,,,0.00,100.0,
14.257210867,S1-C2,Frontend_Bound,34.15,% Slots,,,0.00,5.49,
14.257210867,S1-C2,Backend_Bound,48.72,% Slots,,,0.00,5.49,<==
14.257210867,S1-C2,Retiring,11.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
14.257210867,S1-C2,Frontend_Bound.Frontend_Latency,26.46,% Slots,,rs_events.empty_end,0.00,5.48,
14.257210867,S1-C2,Backend_Bound.Memory_Bound,25.70,% Slots,,,0.00,5.22,
14.257210867,S1-C2,Backend_Bound.Core_Bound,23.02,% Slots,,,0.00,5.22,
14.257210867,S1-C2,Retiring.Microcode_Sequencer,4.82,% Slots,,idq.ms_uops,0.00,5.22,
14.257210867,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.45,% Clocks,,,0.00,5.21,
14.257210867,S1-C2-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.22,% Clocks,,itlb_misses.walk_completed,0.00,5.21,
14.257210867,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
14.257210867,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.68,% Clocks,,idq.ms_switches,0.00,5.21,
14.257210867,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
14.257210867,S1-C2-T0,Backend_Bound.Memory_Bound.L2_Bound,5.77,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.22,
14.257210867,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
14.257210867,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.58,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.22,
14.257210867,S1-C2-T0,MUX,5.21,%,,,0.00,100.0,
14.257210867,S1-C3,Frontend_Bound,33.24,% Slots,,,0.00,5.49,
14.257210867,S1-C3,Backend_Bound,42.64,% Slots,,,0.00,5.49,
14.257210867,S1-C3,Retiring,15.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
14.257210867,S1-C3,Frontend_Bound.Frontend_Latency,29.32,% Slots,,rs_events.empty_end,0.00,5.48,
14.257210867,S1-C3,Backend_Bound.Memory_Bound,23.92,% Slots,,,0.00,5.22,
14.257210867,S1-C3,Backend_Bound.Core_Bound,18.72,% Slots,,,0.00,5.22,
14.257210867,S1-C3,Retiring.Microcode_Sequencer,12.69,% Slots,,idq.ms_uops,0.00,5.22,
14.257210867,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.57,% Clocks,,,0.00,5.22,
14.257210867,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
14.257210867,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.02,% Clocks,,idq.ms_switches,0.00,5.22,
14.257210867,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,<==
14.257210867,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.95,% Clocks,,,0.00,5.22,
14.257210867,S1-C3-T0,MUX,5.22,%,,,0.00,100.0,
14.257210867,S1-C4,Frontend_Bound,34.43,% Slots,,,0.00,5.48,
14.257210867,S1-C4,Backend_Bound,42.09,% Slots,,,0.00,5.48,
14.257210867,S1-C4,Retiring,17.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
14.257210867,S1-C4,Frontend_Bound.Frontend_Latency,26.75,% Slots,,rs_events.empty_end,0.00,5.48,
14.257210867,S1-C4,Backend_Bound.Memory_Bound,12.77,% Slots,,,0.00,5.22,
14.257210867,S1-C4,Backend_Bound.Core_Bound,29.31,% Slots,,,0.00,5.22,
14.257210867,S1-C4,Retiring.Microcode_Sequencer,11.61,% Slots,,idq.ms_uops,0.00,5.22,
14.257210867,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.64,% Clocks,,,0.00,5.22,
14.257210867,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
14.257210867,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.53,% Clocks,,idq.ms_switches,0.00,5.22,
14.257210867,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
14.257210867,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.81,% Clocks,,,0.00,5.23,<==
14.257210867,S1-C4-T0,MUX,5.21,%,,,0.00,100.0,
14.257210867,S1-C5,Frontend_Bound,43.68,% Slots,,,0.00,5.48,
14.257210867,S1-C5,Backend_Bound,35.96,% Slots,,,0.00,5.48,
14.257210867,S1-C5,Retiring,22.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
14.257210867,S1-C5,Frontend_Bound.Frontend_Latency,37.96,% Slots,,rs_events.empty_end,0.00,5.48,
14.257210867,S1-C5,Backend_Bound.Memory_Bound,19.25,% Slots,,,0.00,5.22,
14.257210867,S1-C5,Backend_Bound.Core_Bound,16.71,% Slots,,,0.00,5.22,
14.257210867,S1-C5,Retiring.Microcode_Sequencer,3.98,% Slots,,idq.ms_uops,0.00,5.22,
14.257210867,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
14.257210867,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.74,% Clocks,,idq.ms_switches,0.00,5.22,
14.257210867,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
14.257210867,S1-C5-T0,MUX,5.22,%,,,0.00,100.0,
14.257210867,S1-C6,Frontend_Bound,28.40,% Slots,,,0.00,5.48,
14.257210867,S1-C6,Backend_Bound,45.96,% Slots,,,0.00,5.48,
14.257210867,S1-C6,Retiring,21.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
14.257210867,S1-C6,Frontend_Bound.Frontend_Latency,21.19,% Slots,,rs_events.empty_end,0.00,5.48,
14.257210867,S1-C6,Backend_Bound.Memory_Bound,33.94,% Slots,,,0.00,5.22,<==
14.257210867,S1-C6,Backend_Bound.Core_Bound,12.01,% Slots,,,0.00,5.22,
14.257210867,S1-C6,Retiring.Microcode_Sequencer,6.08,% Slots,,idq.ms_uops,0.00,5.23,
14.257210867,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.33,% Clocks,,,0.00,5.21,
14.257210867,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
14.257210867,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.92,% Clocks,,idq.ms_switches,0.00,5.21,
14.257210867,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
14.257210867,S1-C6-T0,Backend_Bound.Memory_Bound.L2_Bound,6.40,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.22,
14.257210867,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,9.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
14.257210867,S1-C6-T0,MUX,5.21,%,,,0.00,100.0,
14.257210867,S1-C7,Frontend_Bound,36.14,% Slots,,,0.00,5.49,
14.257210867,S1-C7,Bad_Speculation,10.08,% Slots,,,0.00,5.49,
14.257210867,S1-C7,Backend_Bound,15.86,% Slots,,,0.00,5.49,
14.257210867,S1-C7,Retiring,39.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
14.257210867,S1-C7,Frontend_Bound.Frontend_Latency,21.45,% Slots,,rs_events.empty_end,0.00,5.48,
14.257210867,S1-C7,Frontend_Bound.Frontend_Bandwidth,11.65,% Slots,,,0.00,5.49,
14.257210867,S1-C7,Bad_Speculation.Branch_Mispredicts,9.68,% Slots,,br_misp_retired.all_branches,0.00,5.22,
14.257210867,S1-C7,Retiring.Microcode_Sequencer,2.37,% Slots,,idq.ms_uops,0.00,5.22,<==
14.257210867,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.71,% Clocks,,,0.00,5.22,
14.257210867,S1-C7-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.68,% Clocks,,itlb_misses.walk_completed,0.00,5.22,
14.257210867,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
14.257210867,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.74,% Clocks,,idq.ms_switches,0.00,5.22,
14.257210867,S1-C7-T0,MUX,5.22,%,,,0.00,100.0,
14.257210867,S0-C0-T1,MUX,5.21,%,,,0.00,100.0,
14.257210867,S0-C1-T1,MUX,5.21,%,,,0.00,100.0,
14.257210867,S0-C2-T1,MUX,5.21,%,,,0.00,100.0,
14.257210867,S0-C3-T1,MUX,5.22,%,,,0.00,100.0,
14.257210867,S0-C4-T1,MUX,5.22,%,,,0.00,100.0,
14.257210867,S0-C5-T1,MUX,5.22,%,,,0.00,100.0,
14.257210867,S0-C6-T1,MUX,5.22,%,,,0.00,100.0,
14.257210867,S0-C7-T1,MUX,5.22,%,,,0.00,100.0,
14.257210867,S1-C0-T1,MUX,5.22,%,,,0.00,100.0,
14.257210867,S1-C1-T1,MUX,5.22,%,,,0.00,100.0,
14.257210867,S1-C2-T1,MUX,5.22,%,,,0.00,100.0,
14.257210867,S1-C3-T1,MUX,5.22,%,,,0.00,100.0,
14.257210867,S1-C4-T1,MUX,5.22,%,,,0.00,100.0,
14.257210867,S1-C5-T1,MUX,5.22,%,,,0.00,100.0,
14.257210867,S1-C6-T1,MUX,5.21,%,,,0.00,100.0,
14.257210867,S1-C7-T1,MUX,5.22,%,,,0.00,100.0,
15.788871224,S0-C0,Frontend_Bound,22.12,% Slots,,,0.00,5.22,
15.788871224,S0-C0,Backend_Bound,50.51,% Slots,,,0.00,5.22,
15.788871224,S0-C0,Retiring,25.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
15.788871224,S0-C0,Frontend_Bound.Frontend_Latency,16.37,% Slots,,rs_events.empty_end,0.00,5.22,
15.788871224,S0-C0,Backend_Bound.Memory_Bound,41.08,% Slots,,,0.00,5.22,<==
15.788871224,S0-C0,Retiring.Microcode_Sequencer,6.51,% Slots,,idq.ms_uops,0.00,5.21,
15.788871224,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,19.02,% Clocks,,,0.00,5.22,
15.788871224,S0-C0-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,7.05,% Clocks,,itlb_misses.walk_completed,0.00,5.22,
15.788871224,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
15.788871224,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.69,% Clocks,,idq.ms_switches,0.00,5.22,
15.788871224,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
15.788871224,S0-C0-T0,Backend_Bound.Memory_Bound.L2_Bound,6.26,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.22,
15.788871224,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,17.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
15.788871224,S0-C0-T0,MUX,5.21,%,,,0.00,100.0,
15.788871224,S0-C1,Frontend_Bound,33.67,% Slots,,,0.00,5.21,
15.788871224,S0-C1,Backend_Bound,44.11,% Slots,,,0.00,5.21,
15.788871224,S0-C1,Retiring,17.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
15.788871224,S0-C1,Frontend_Bound.Frontend_Latency,26.53,% Slots,,rs_events.empty_end,0.00,5.21,
15.788871224,S0-C1,Backend_Bound.Memory_Bound,31.68,% Slots,,,0.00,5.21,
15.788871224,S0-C1,Backend_Bound.Core_Bound,12.42,% Slots,,,0.00,5.21,
15.788871224,S0-C1,Retiring.Microcode_Sequencer,5.19,% Slots,,idq.ms_uops,0.00,5.21,
15.788871224,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.96,% Clocks,,,0.00,5.21,
15.788871224,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
15.788871224,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.15,% Clocks,,idq.ms_switches,0.00,5.21,
15.788871224,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
15.788871224,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,16.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
15.788871224,S0-C1-T0,Backend_Bound.Memory_Bound.Store_Bound,23.08,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.22,<==
15.788871224,S0-C1-T0,MUX,5.21,%,,,0.00,100.0,
15.788871224,S0-C2,Frontend_Bound,31.98,% Slots,,,0.00,5.21,
15.788871224,S0-C2,Backend_Bound,44.53,% Slots,,,0.00,5.21,
15.788871224,S0-C2,Retiring,16.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
15.788871224,S0-C2,Frontend_Bound.Frontend_Latency,24.22,% Slots,,rs_events.empty_end,0.00,5.21,
15.788871224,S0-C2,Backend_Bound.Memory_Bound,29.14,% Slots,,,0.00,5.21,<==
15.788871224,S0-C2,Backend_Bound.Core_Bound,15.39,% Slots,,,0.00,5.21,
15.788871224,S0-C2,Retiring.Microcode_Sequencer,4.96,% Slots,,idq.ms_uops,0.00,5.21,
15.788871224,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.12,% Clocks,,,0.00,5.22,
15.788871224,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
15.788871224,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.30,% Clocks,,idq.ms_switches,0.00,5.22,
15.788871224,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
15.788871224,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,17.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
15.788871224,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.00,% Clocks,,,0.00,5.23,
15.788871224,S0-C2-T0,MUX,5.21,%,,,0.00,100.0,
15.788871224,S0-C3,Frontend_Bound,30.69,% Slots,,,0.00,5.21,
15.788871224,S0-C3,Bad_Speculation,10.55,% Slots,,,0.00,5.21,
15.788871224,S0-C3,Backend_Bound,34.52,% Slots,,,0.00,5.21,
15.788871224,S0-C3,Retiring,15.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
15.788871224,S0-C3,Frontend_Bound.Frontend_Latency,23.12,% Slots,,rs_events.empty_end,0.00,5.21,
15.788871224,S0-C3,Bad_Speculation.Branch_Mispredicts,10.37,% Slots,,br_misp_retired.all_branches,0.00,5.21,
15.788871224,S0-C3,Backend_Bound.Memory_Bound,44.87,% Slots,,,0.00,5.21,<==
15.788871224,S0-C3,Retiring.Microcode_Sequencer,5.41,% Slots,,idq.ms_uops,0.00,5.21,
15.788871224,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.33,% Clocks,,,0.00,5.22,
15.788871224,S0-C3-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.54,% Clocks,,itlb_misses.walk_completed,0.00,5.22,
15.788871224,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
15.788871224,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.44,% Clocks,,idq.ms_switches,0.00,5.22,
15.788871224,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
15.788871224,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,15.67,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
15.788871224,S0-C3-T0,MUX,5.21,%,,,0.00,100.0,
15.788871224,S0-C4,Frontend_Bound,36.27,% Slots,,,0.00,5.21,
15.788871224,S0-C4,Backend_Bound,42.36,% Slots,,,0.00,5.21,
15.788871224,S0-C4,Retiring,16.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
15.788871224,S0-C4,Frontend_Bound.Frontend_Latency,25.78,% Slots,,rs_events.empty_end,0.00,5.21,
15.788871224,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.30,% Slots,,,0.00,5.21,
15.788871224,S0-C4,Backend_Bound.Memory_Bound,29.93,% Slots,,,0.00,5.21,<==
15.788871224,S0-C4,Backend_Bound.Core_Bound,12.44,% Slots,,,0.00,5.21,
15.788871224,S0-C4,Retiring.Microcode_Sequencer,6.59,% Slots,,idq.ms_uops,0.00,5.21,
15.788871224,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.36,% Clocks,,,0.00,5.22,
15.788871224,S0-C4-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.56,% Clocks,,itlb_misses.walk_completed,0.00,5.22,
15.788871224,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
15.788871224,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.67,% Clocks,,idq.ms_switches,0.00,5.22,
15.788871224,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.95,% Core_Clocks,,,0.00,5.23,
15.788871224,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
15.788871224,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,18.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
15.788871224,S0-C4-T0,MUX,5.21,%,,,0.00,100.0,
15.788871224,S0-C5,Frontend_Bound,42.16,% Slots,,,0.00,5.21,
15.788871224,S0-C5,Backend_Bound,38.02,% Slots,,,0.00,5.21,
15.788871224,S0-C5,Retiring,14.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
15.788871224,S0-C5,Frontend_Bound.Frontend_Latency,33.16,% Slots,,rs_events.empty_end,0.00,5.21,<==
15.788871224,S0-C5,Frontend_Bound.Frontend_Bandwidth,12.28,% Slots,,,0.00,5.21,
15.788871224,S0-C5,Backend_Bound.Memory_Bound,28.15,% Slots,,,0.00,5.21,
15.788871224,S0-C5,Retiring.Microcode_Sequencer,5.63,% Slots,,idq.ms_uops,0.00,5.21,
15.788871224,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,17.03,% Clocks,,,0.00,5.22,
15.788871224,S0-C5-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.64,% Clocks,,itlb_misses.walk_completed,0.00,5.22,
15.788871224,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
15.788871224,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.70,% Clocks,,idq.ms_switches,0.00,5.22,
15.788871224,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.53,% Core_Clocks,,,0.00,5.22,
15.788871224,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
15.788871224,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,18.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
15.788871224,S0-C5-T0,MUX,5.21,%,,,0.00,100.0,
15.788871224,S0-C6,Frontend_Bound,44.16,% Slots,,,0.00,5.21,
15.788871224,S0-C6,Backend_Bound,36.90,% Slots,,,0.00,5.21,
15.788871224,S0-C6,Retiring,12.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
15.788871224,S0-C6,Frontend_Bound.Frontend_Latency,42.44,% Slots,,rs_events.empty_end,0.00,5.21,<==
15.788871224,S0-C6,Backend_Bound.Memory_Bound,34.83,% Slots,,,0.00,5.21,
15.788871224,S0-C6,Retiring.Microcode_Sequencer,5.22,% Slots,,idq.ms_uops,0.00,5.21,
15.788871224,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,16.29,% Clocks,,,0.00,5.22,
15.788871224,S0-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,7.42,% Clocks,,itlb_misses.walk_completed,0.00,5.22,
15.788871224,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
15.788871224,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.58,% Clocks,,idq.ms_switches,0.00,5.22,
15.788871224,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
15.788871224,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,12.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
15.788871224,S0-C6-T0,MUX,5.21,%,,,0.00,100.0,
15.788871224,S0-C7,Frontend_Bound,32.88,% Slots,,,0.00,5.21,
15.788871224,S0-C7,Backend_Bound,44.49,% Slots,,,0.00,5.21,
15.788871224,S0-C7,Retiring,17.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
15.788871224,S0-C7,Frontend_Bound.Frontend_Latency,29.10,% Slots,,rs_events.empty_end,0.00,5.21,
15.788871224,S0-C7,Backend_Bound.Memory_Bound,37.68,% Slots,,,0.00,5.21,<==
15.788871224,S0-C7,Retiring.Microcode_Sequencer,5.53,% Slots,,idq.ms_uops,0.00,5.21,
15.788871224,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.77,% Clocks,,,0.00,5.21,
15.788871224,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
15.788871224,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.53,% Clocks,,idq.ms_switches,0.00,5.21,
15.788871224,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
15.788871224,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,18.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
15.788871224,S0-C7-T0,MUX,5.21,%,,,0.00,100.0,
15.788871224,S1-C0,Frontend_Bound,37.12,% Slots,,,0.00,5.21,<==
15.788871224,S1-C0,Backend_Bound,13.52,% Slots,,,0.00,5.21,
15.788871224,S1-C0,Frontend_Bound.Frontend_Latency,21.93,% Slots,,rs_events.empty_end,0.00,5.21,
15.788871224,S1-C0,Frontend_Bound.Frontend_Bandwidth,18.18,% Slots,,,0.00,5.21,
15.788871224,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.23,% Clocks,,,0.00,5.22,
15.788871224,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
15.788871224,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,72.55,% Core_Clocks,,,0.00,5.22,
15.788871224,S1-C0-T0,MUX,5.21,%,,,0.00,100.0,
15.788871224,S1-C1,Frontend_Bound,33.36,% Slots,,,0.00,5.21,
15.788871224,S1-C1,Backend_Bound,41.42,% Slots,,,0.00,5.21,
15.788871224,S1-C1,Retiring,17.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
15.788871224,S1-C1,Frontend_Bound.Frontend_Latency,32.61,% Slots,,rs_events.empty_end,0.00,5.21,
15.788871224,S1-C1,Backend_Bound.Memory_Bound,14.62,% Slots,,,0.00,5.21,
15.788871224,S1-C1,Backend_Bound.Core_Bound,26.81,% Slots,,,0.00,5.21,
15.788871224,S1-C1,Retiring.Microcode_Sequencer,13.00,% Slots,,idq.ms_uops,0.00,5.21,
15.788871224,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.72,% Clocks,,,0.00,5.22,
15.788871224,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
15.788871224,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.56,% Clocks,,idq.ms_switches,0.00,5.22,
15.788871224,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
15.788871224,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
15.788871224,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.74,% Clocks,,,0.00,5.22,<==
15.788871224,S1-C1-T0,MUX,5.21,%,,,0.00,100.0,
15.788871224,S1-C2,Frontend_Bound,33.36,% Slots,,,0.00,5.21,
15.788871224,S1-C2,Backend_Bound,42.05,% Slots,,,0.00,5.21,
15.788871224,S1-C2,Retiring,31.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
15.788871224,S1-C2,Frontend_Bound.Frontend_Latency,32.61,% Slots,,rs_events.empty_end,0.00,5.21,
15.788871224,S1-C2,Backend_Bound.Memory_Bound,14.77,% Slots,,,0.00,5.21,
15.788871224,S1-C2,Backend_Bound.Core_Bound,27.28,% Slots,,,0.00,5.21,
15.788871224,S1-C2,Retiring.Microcode_Sequencer,11.97,% Slots,,idq.ms_uops,0.00,5.21,
15.788871224,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,15.19,% Clocks,,,0.00,5.22,
15.788871224,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
15.788871224,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.79,% Clocks,,idq.ms_switches,0.00,5.22,
15.788871224,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
15.788871224,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,101.10,% Clocks,,,0.00,5.22,<==
15.788871224,S1-C2-T0,MUX,5.21,%,,,0.00,100.0,
15.788871224,S1-C3,Frontend_Bound,37.99,% Slots,,,0.00,5.22,
15.788871224,S1-C3,Backend_Bound,40.57,% Slots,,,0.00,5.22,
15.788871224,S1-C3,Retiring,17.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
15.788871224,S1-C3,Frontend_Bound.Frontend_Latency,37.87,% Slots,,rs_events.empty_end,0.00,5.22,
15.788871224,S1-C3,Backend_Bound.Memory_Bound,13.89,% Slots,,,0.00,5.22,
15.788871224,S1-C3,Backend_Bound.Core_Bound,26.68,% Slots,,,0.00,5.22,
15.788871224,S1-C3,Retiring.Microcode_Sequencer,11.59,% Slots,,idq.ms_uops,0.00,5.21,
15.788871224,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.55,% Clocks,,,0.00,5.22,
15.788871224,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
15.788871224,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.01,% Clocks,,idq.ms_switches,0.00,5.22,
15.788871224,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
15.788871224,S1-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,21.29,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.22,
15.788871224,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.11,% Clocks,,,0.00,5.22,<==
15.788871224,S1-C3-T0,MUX,5.21,%,,,0.00,100.0,
15.788871224,S1-C4,Frontend_Bound,28.96,% Slots,,,0.00,5.21,
15.788871224,S1-C4,Backend_Bound,46.52,% Slots,,,0.00,5.21,<==
15.788871224,S1-C4,Retiring,19.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
15.788871224,S1-C4,Frontend_Bound.Frontend_Latency,20.45,% Slots,,rs_events.empty_end,0.00,5.21,
15.788871224,S1-C4,Backend_Bound.Memory_Bound,23.70,% Slots,,,0.00,5.21,
15.788871224,S1-C4,Backend_Bound.Core_Bound,22.82,% Slots,,,0.00,5.21,
15.788871224,S1-C4,Retiring.Microcode_Sequencer,9.10,% Slots,,idq.ms_uops,0.00,5.21,
15.788871224,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.04,% Clocks,,,0.00,5.22,
15.788871224,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
15.788871224,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.06,% Clocks,,idq.ms_switches,0.00,5.22,
15.788871224,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
15.788871224,S1-C4-T0,Backend_Bound.Memory_Bound.L2_Bound,5.24,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.22,
15.788871224,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,14.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
15.788871224,S1-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,24.09,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.22,
15.788871224,S1-C4-T0,MUX,5.21,%,,,0.00,100.0,
15.788871224,S1-C5,Frontend_Bound,47.08,% Slots,,,0.00,5.21,
15.788871224,S1-C5,Backend_Bound,32.51,% Slots,,,0.00,5.21,
15.788871224,S1-C5,Retiring,16.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
15.788871224,S1-C5,Frontend_Bound.Frontend_Latency,39.29,% Slots,,rs_events.empty_end,0.00,5.21,<==
15.788871224,S1-C5,Backend_Bound.Memory_Bound,14.41,% Slots,,,0.00,5.21,
15.788871224,S1-C5,Backend_Bound.Core_Bound,18.10,% Slots,,,0.00,5.21,
15.788871224,S1-C5,Retiring.Microcode_Sequencer,9.92,% Slots,,idq.ms_uops,0.00,5.21,
15.788871224,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.34,% Clocks,,,0.00,5.22,
15.788871224,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
15.788871224,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.01,% Clocks,,idq.ms_switches,0.00,5.22,
15.788871224,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
15.788871224,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,14.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
15.788871224,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.26,% Clocks,,,0.00,5.22,
15.788871224,S1-C5-T0,MUX,5.21,%,,,0.00,100.0,
15.788871224,S1-C6,Frontend_Bound,32.82,% Slots,,,0.00,5.21,
15.788871224,S1-C6,Backend_Bound,47.97,% Slots,,,0.00,5.21,<==
15.788871224,S1-C6,Retiring,18.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
15.788871224,S1-C6,Frontend_Bound.Frontend_Latency,25.43,% Slots,,rs_events.empty_end,0.00,5.21,
15.788871224,S1-C6,Frontend_Bound.Frontend_Bandwidth,52.36,% Slots,,,0.00,5.21,
15.788871224,S1-C6,Backend_Bound.Memory_Bound,22.96,% Slots,,,0.00,5.21,
15.788871224,S1-C6,Backend_Bound.Core_Bound,25.01,% Slots,,,0.00,5.21,
15.788871224,S1-C6,Retiring.Microcode_Sequencer,15.77,% Slots,,idq.ms_uops,0.00,5.21,
15.788871224,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.88,% Clocks,,,0.00,5.22,
15.788871224,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
15.788871224,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.27,% Clocks,,idq.ms_switches,0.00,5.22,
15.788871224,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.76,% Core_Clocks,,,0.00,5.22,
15.788871224,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
15.788871224,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
15.788871224,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.39,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.22,
15.788871224,S1-C6-T0,Backend_Bound.Memory_Bound.Store_Bound,22.26,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.22,
15.788871224,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.60,% Clocks,,,0.00,5.22,
15.788871224,S1-C6-T0,MUX,5.21,%,,,0.00,100.0,
15.788871224,S1-C7,Frontend_Bound,33.77,% Slots,,,0.00,5.22,
15.788871224,S1-C7,Backend_Bound,46.34,% Slots,,,0.00,5.22,<==
15.788871224,S1-C7,Retiring,14.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
15.788871224,S1-C7,Frontend_Bound.Frontend_Latency,35.48,% Slots,,rs_events.empty_end,0.00,5.22,
15.788871224,S1-C7,Backend_Bound.Memory_Bound,21.58,% Slots,,,0.00,5.21,
15.788871224,S1-C7,Backend_Bound.Core_Bound,24.75,% Slots,,,0.00,5.21,
15.788871224,S1-C7,Retiring.Microcode_Sequencer,8.62,% Slots,,idq.ms_uops,0.00,5.21,
15.788871224,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,15.17,% Clocks,,,0.00,5.22,
15.788871224,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
15.788871224,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.59,% Clocks,,idq.ms_switches,0.00,5.22,
15.788871224,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
15.788871224,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
15.788871224,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.06,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.22,
15.788871224,S1-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,23.41,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.22,
15.788871224,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,60.16,% Clocks,,,0.00,5.22,
15.788871224,S1-C7-T0,MUX,5.21,%,,,0.00,100.0,
15.788871224,S0-C0-T1,MUX,5.21,%,,,0.00,100.0,
15.788871224,S0-C1-T1,MUX,5.21,%,,,0.00,100.0,
15.788871224,S0-C2-T1,MUX,5.21,%,,,0.00,100.0,
15.788871224,S0-C3-T1,MUX,5.21,%,,,0.00,100.0,
15.788871224,S0-C4-T1,MUX,5.21,%,,,0.00,100.0,
15.788871224,S0-C5-T1,MUX,5.21,%,,,0.00,100.0,
15.788871224,S0-C6-T1,MUX,5.21,%,,,0.00,100.0,
15.788871224,S0-C7-T1,MUX,5.21,%,,,0.00,100.0,
15.788871224,S1-C0-T1,MUX,5.21,%,,,0.00,100.0,
15.788871224,S1-C1-T1,MUX,5.21,%,,,0.00,100.0,
15.788871224,S1-C2-T1,MUX,5.21,%,,,0.00,100.0,
15.788871224,S1-C3-T1,MUX,5.22,%,,,0.00,100.0,
15.788871224,S1-C4-T1,MUX,5.21,%,,,0.00,100.0,
15.788871224,S1-C5-T1,MUX,5.21,%,,,0.00,100.0,
15.788871224,S1-C6-T1,MUX,5.21,%,,,0.00,100.0,
15.788871224,S1-C7-T1,MUX,5.21,%,,,0.00,100.0,
17.324827769,S0-C0,Backend_Bound,54.72,% Slots,,,0.00,5.22,<==
17.324827769,S0-C0,Retiring,25.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
17.324827769,S0-C0,Backend_Bound.Memory_Bound,29.28,% Slots,,,0.00,5.21,
17.324827769,S0-C0,Backend_Bound.Core_Bound,25.45,% Slots,,,0.00,5.21,
17.324827769,S0-C0,Retiring.Microcode_Sequencer,7.95,% Slots,,idq.ms_uops,0.00,5.24,
17.324827769,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.66,% Clocks,,idq.ms_switches,0.00,5.22,
17.324827769,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,
17.324827769,S0-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,22.22,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.21,
17.324827769,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,89.28,% Clocks,,,0.00,5.21,
17.324827769,S0-C0-T0,MUX,5.20,%,,,0.00,100.0,
17.324827769,S0-C1,Frontend_Bound,34.35,% Slots,,,0.00,5.22,
17.324827769,S0-C1,Backend_Bound,42.91,% Slots,,,0.00,5.22,<==
17.324827769,S0-C1,Retiring,30.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
17.324827769,S0-C1,Frontend_Bound.Frontend_Latency,19.26,% Slots,,rs_events.empty_end,0.00,5.21,
17.324827769,S0-C1,Frontend_Bound.Frontend_Bandwidth,22.40,% Slots,,,0.00,5.22,
17.324827769,S0-C1,Backend_Bound.Memory_Bound,22.72,% Slots,,,0.00,5.21,
17.324827769,S0-C1,Backend_Bound.Core_Bound,20.19,% Slots,,,0.00,5.21,
17.324827769,S0-C1,Retiring.Microcode_Sequencer,11.18,% Slots,,idq.ms_uops,0.00,5.25,
17.324827769,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.10,% Clocks,,idq.ms_switches,0.00,5.21,
17.324827769,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,42.20,% Core_Clocks,,,0.00,5.21,
17.324827769,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
17.324827769,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.90,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.21,
17.324827769,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.13,% Clocks,,,0.00,5.21,
17.324827769,S0-C1-T0,MUX,5.20,%,,,0.00,100.0,
17.324827769,S0-C2,Frontend_Bound,31.44,% Slots,,,0.00,5.22,
17.324827769,S0-C2,Backend_Bound,34.85,% Slots,,,0.00,5.22,<==
17.324827769,S0-C2,Retiring,27.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
17.324827769,S0-C2,Frontend_Bound.Frontend_Latency,21.37,% Slots,,rs_events.empty_end,0.00,5.21,
17.324827769,S0-C2,Frontend_Bound.Frontend_Bandwidth,11.05,% Slots,,,0.00,5.22,
17.324827769,S0-C2,Retiring.Microcode_Sequencer,7.72,% Slots,,idq.ms_uops,0.00,5.24,
17.324827769,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
17.324827769,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.85,% Clocks,,idq.ms_switches,0.00,5.21,
17.324827769,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,53.91,% Core_Clocks,,,0.00,5.21,
17.324827769,S0-C2-T0,MUX,5.21,%,,,0.00,100.0,
17.324827769,S0-C3,Frontend_Bound,40.38,% Slots,,,0.00,5.22,
17.324827769,S0-C3,Backend_Bound,37.74,% Slots,,,0.00,5.22,
17.324827769,S0-C3,Retiring,27.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
17.324827769,S0-C3,Frontend_Bound.Frontend_Latency,35.72,% Slots,,rs_events.empty_end,0.00,5.22,
17.324827769,S0-C3,Frontend_Bound.Frontend_Bandwidth,16.03,% Slots,,,0.00,5.22,
17.324827769,S0-C3,Backend_Bound.Memory_Bound,21.81,% Slots,,,0.00,5.22,
17.324827769,S0-C3,Backend_Bound.Core_Bound,15.93,% Slots,,,0.00,5.22,
17.324827769,S0-C3,Retiring.Microcode_Sequencer,9.39,% Slots,,idq.ms_uops,0.00,5.25,
17.324827769,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
17.324827769,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.59,% Clocks,,idq.ms_switches,0.00,5.22,<==
17.324827769,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.10,% Core_Clocks,,,0.00,5.21,
17.324827769,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
17.324827769,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
17.324827769,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.54,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.21,
17.324827769,S0-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,20.82,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.21,
17.324827769,S0-C3-T0,MUX,5.20,%,,,0.00,100.0,
17.324827769,S0-C4,Frontend_Bound,37.67,% Slots,,,0.00,5.22,
17.324827769,S0-C4,Backend_Bound,39.15,% Slots,,,0.00,5.22,
17.324827769,S0-C4,Retiring,36.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
17.324827769,S0-C4,Frontend_Bound.Frontend_Latency,45.77,% Slots,,rs_events.empty_end,0.00,5.21,
17.324827769,S0-C4,Backend_Bound.Memory_Bound,25.09,% Slots,,,0.00,5.21,
17.324827769,S0-C4,Backend_Bound.Core_Bound,14.06,% Slots,,,0.00,5.21,
17.324827769,S0-C4,Retiring.Microcode_Sequencer,13.30,% Slots,,idq.ms_uops,0.00,5.25,
17.324827769,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.03,% Clocks,,idq.ms_switches,0.00,5.21,
17.324827769,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,<==
17.324827769,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
17.324827769,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.58,% Clocks,,,0.00,5.21,
17.324827769,S0-C4-T0,MUX,5.21,%,,,0.00,100.0,
17.324827769,S0-C5,Frontend_Bound,31.50,% Slots,,,0.00,5.22,
17.324827769,S0-C5,Backend_Bound,45.84,% Slots,,,0.00,5.22,
17.324827769,S0-C5,Retiring,29.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
17.324827769,S0-C5,Frontend_Bound.Frontend_Latency,19.02,% Slots,,rs_events.empty_end,0.00,5.21,
17.324827769,S0-C5,Frontend_Bound.Frontend_Bandwidth,28.72,% Slots,,,0.00,5.22,
17.324827769,S0-C5,Backend_Bound.Memory_Bound,27.23,% Slots,,,0.00,5.21,
17.324827769,S0-C5,Backend_Bound.Core_Bound,18.61,% Slots,,,0.00,5.21,
17.324827769,S0-C5,Retiring.Microcode_Sequencer,11.29,% Slots,,idq.ms_uops,0.00,5.25,
17.324827769,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.05,% Clocks,,idq.ms_switches,0.00,5.21,
17.324827769,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.85,% Core_Clocks,,,0.00,5.22,
17.324827769,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,<==
17.324827769,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.68,% Clocks,,,0.00,5.21,
17.324827769,S0-C5-T0,MUX,5.21,%,,,0.00,100.0,
17.324827769,S0-C6,Frontend_Bound,43.19,% Slots,,,0.00,5.22,
17.324827769,S0-C6,Backend_Bound,35.65,% Slots,,,0.00,5.22,
17.324827769,S0-C6,Retiring,30.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
17.324827769,S0-C6,Frontend_Bound.Frontend_Latency,39.01,% Slots,,rs_events.empty_end,0.00,5.21,
17.324827769,S0-C6,Retiring.Microcode_Sequencer,11.77,% Slots,,idq.ms_uops,0.00,5.25,
17.324827769,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.74,% Clocks,,idq.ms_switches,0.00,5.21,<==
17.324827769,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,
17.324827769,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
17.324827769,S0-C6-T0,MUX,5.20,%,,,0.00,100.0,
17.324827769,S0-C7,Frontend_Bound,45.45,% Slots,,,0.00,5.22,
17.324827769,S0-C7,Backend_Bound,33.92,% Slots,,,0.00,5.22,
17.324827769,S0-C7,Retiring,38.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
17.324827769,S0-C7,Frontend_Bound.Frontend_Latency,34.61,% Slots,,rs_events.empty_end,0.00,5.21,
17.324827769,S0-C7,Frontend_Bound.Frontend_Bandwidth,23.66,% Slots,,,0.00,5.22,
17.324827769,S0-C7,Backend_Bound.Memory_Bound,21.38,% Slots,,,0.00,5.21,
17.324827769,S0-C7,Backend_Bound.Core_Bound,12.54,% Slots,,,0.00,5.21,
17.324827769,S0-C7,Retiring.Microcode_Sequencer,14.02,% Slots,,idq.ms_uops,0.00,5.25,
17.324827769,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.65,% Clocks,,idq.ms_switches,0.00,5.21,<==
17.324827769,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.20,% Core_Clocks,,,0.00,5.21,
17.324827769,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
17.324827769,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
17.324827769,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,73.50,% Clocks,,,0.00,5.21,
17.324827769,S0-C7-T0,MUX,5.20,%,,,0.00,100.0,
17.324827769,S1-C0,Frontend_Bound,38.50,% Slots,,,0.00,5.22,
17.324827769,S1-C0,Backend_Bound,14.92,% Slots,,,0.00,5.22,
17.324827769,S1-C0,Frontend_Bound.Frontend_Latency,24.71,% Slots,,rs_events.empty_end,0.00,5.21,<==
17.324827769,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.99,% Slots,,,0.00,5.22,
17.324827769,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.82,% Clocks,,,0.00,5.22,
17.324827769,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
17.324827769,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,64.91,% Core_Clocks,,,0.00,5.21,
17.324827769,S1-C0-T0,MUX,5.20,%,,,0.00,100.0,
17.324827769,S1-C1,Frontend_Bound,40.22,% Slots,,,0.00,5.22,
17.324827769,S1-C1,Backend_Bound,38.87,% Slots,,,0.00,5.22,
17.324827769,S1-C1,Retiring,19.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
17.324827769,S1-C1,Frontend_Bound.Frontend_Latency,32.35,% Slots,,rs_events.empty_end,0.00,5.21,<==
17.324827769,S1-C1,Backend_Bound.Memory_Bound,29.87,% Slots,,,0.00,5.21,
17.324827769,S1-C1,Retiring.Microcode_Sequencer,6.53,% Slots,,idq.ms_uops,0.00,5.27,
17.324827769,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.57,% Clocks,,,0.00,5.21,
17.324827769,S1-C1-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.52,% Clocks,,itlb_misses.walk_completed,0.00,5.48,
17.324827769,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
17.324827769,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.38,% Clocks,,idq.ms_switches,0.00,5.21,
17.324827769,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,
17.324827769,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,14.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
17.324827769,S1-C1-T0,MUX,5.20,%,,,0.00,100.0,
17.324827769,S1-C2,Frontend_Bound,29.94,% Slots,,,0.00,5.22,
17.324827769,S1-C2,Backend_Bound,45.34,% Slots,,,0.00,5.22,
17.324827769,S1-C2,Retiring,20.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
17.324827769,S1-C2,Frontend_Bound.Frontend_Latency,23.45,% Slots,,rs_events.empty_end,0.00,5.22,
17.324827769,S1-C2,Backend_Bound.Memory_Bound,37.56,% Slots,,,0.00,5.22,
17.324827769,S1-C2,Retiring.Microcode_Sequencer,5.92,% Slots,,idq.ms_uops,0.00,5.27,
17.324827769,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.03,% Clocks,,,0.00,5.21,
17.324827769,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
17.324827769,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.19,% Clocks,,idq.ms_switches,0.00,5.21,
17.324827769,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
17.324827769,S1-C2-T0,Backend_Bound.Memory_Bound.L2_Bound,6.45,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.21,
17.324827769,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,14.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
17.324827769,S1-C2-T0,Backend_Bound.Memory_Bound.Store_Bound,24.74,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.22,<==
17.324827769,S1-C2-T0,MUX,5.20,%,,,0.00,100.0,
17.324827769,S1-C3,Frontend_Bound,38.94,% Slots,,,0.00,5.22,
17.324827769,S1-C3,Backend_Bound,42.93,% Slots,,,0.00,5.22,
17.324827769,S1-C3,Retiring,13.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
17.324827769,S1-C3,Frontend_Bound.Frontend_Latency,33.67,% Slots,,rs_events.empty_end,0.00,5.21,
17.324827769,S1-C3,Backend_Bound.Memory_Bound,33.84,% Slots,,,0.00,5.21,<==
17.324827769,S1-C3,Retiring.Microcode_Sequencer,4.84,% Slots,,idq.ms_uops,0.00,5.27,
17.324827769,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.76,% Clocks,,,0.00,5.22,
17.324827769,S1-C3-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,7.15,% Clocks,,itlb_misses.walk_completed,0.00,5.47,
17.324827769,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
17.324827769,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.02,% Clocks,,idq.ms_switches,0.00,5.21,
17.324827769,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,
17.324827769,S1-C3-T0,Backend_Bound.Memory_Bound.L2_Bound,5.97,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.2,
17.324827769,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,21.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
17.324827769,S1-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,23.12,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.22,
17.324827769,S1-C3-T0,MUX,5.20,%,,,0.00,100.0,
17.324827769,S1-C4,Frontend_Bound,29.46,% Slots,,,0.00,5.22,
17.324827769,S1-C4,Backend_Bound,50.42,% Slots,,,0.00,5.22,
17.324827769,S1-C4,Retiring,22.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
17.324827769,S1-C4,Frontend_Bound.Frontend_Latency,23.86,% Slots,,rs_events.empty_end,0.00,5.21,
17.324827769,S1-C4,Backend_Bound.Memory_Bound,38.66,% Slots,,,0.00,5.21,
17.324827769,S1-C4,Backend_Bound.Core_Bound,11.76,% Slots,,,0.00,5.21,
17.324827769,S1-C4,Retiring.Microcode_Sequencer,6.69,% Slots,,idq.ms_uops,0.00,5.27,
17.324827769,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.80,% Clocks,,,0.00,5.21,
17.324827769,S1-C4-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.18,% Clocks,,itlb_misses.walk_completed,0.00,5.47,
17.324827769,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
17.324827769,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.19,% Clocks,,idq.ms_switches,0.00,5.21,
17.324827769,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
17.324827769,S1-C4-T0,Backend_Bound.Memory_Bound.L2_Bound,6.07,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.21,
17.324827769,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,10.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
17.324827769,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.99,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.21,
17.324827769,S1-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,25.52,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.21,<==
17.324827769,S1-C4-T0,MUX,5.21,%,,,0.00,100.0,
17.324827769,S1-C5,Frontend_Bound,34.95,% Slots,,,0.00,5.22,
17.324827769,S1-C5,Backend_Bound,40.65,% Slots,,,0.00,5.22,
17.324827769,S1-C5,Retiring,29.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
17.324827769,S1-C5,Frontend_Bound.Frontend_Latency,29.00,% Slots,,rs_events.empty_end,0.00,5.21,
17.324827769,S1-C5,Backend_Bound.Memory_Bound,11.83,% Slots,,,0.00,5.21,
17.324827769,S1-C5,Backend_Bound.Core_Bound,28.81,% Slots,,,0.00,5.21,
17.324827769,S1-C5,Retiring.Microcode_Sequencer,11.48,% Slots,,idq.ms_uops,0.00,5.27,
17.324827769,S1-C5-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.50,% Clocks,,itlb_misses.walk_completed,0.00,5.47,
17.324827769,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
17.324827769,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.42,% Clocks,,idq.ms_switches,0.00,5.21,
17.324827769,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
17.324827769,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,56.94,% Clocks,,,0.00,5.21,<==
17.324827769,S1-C5-T0,MUX,5.20,%,,,0.00,100.0,
17.324827769,S1-C6,Frontend_Bound,47.92,% Slots,,,0.00,5.22,
17.324827769,S1-C6,Backend_Bound,30.61,% Slots,,,0.00,5.22,
17.324827769,S1-C6,Retiring,25.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
17.324827769,S1-C6,Frontend_Bound.Frontend_Latency,44.86,% Slots,,rs_events.empty_end,0.00,5.21,
17.324827769,S1-C6,Backend_Bound.Memory_Bound,17.72,% Slots,,,0.00,5.21,
17.324827769,S1-C6,Backend_Bound.Core_Bound,12.89,% Slots,,,0.00,5.21,
17.324827769,S1-C6,Retiring.Microcode_Sequencer,9.70,% Slots,,idq.ms_uops,0.00,5.27,
17.324827769,S1-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,7.32,% Clocks,,itlb_misses.walk_completed,0.00,5.47,
17.324827769,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
17.324827769,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.97,% Clocks,,idq.ms_switches,0.00,5.21,<==
17.324827769,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
17.324827769,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,13.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
17.324827769,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.11,% Clocks,,,0.00,5.21,
17.324827769,S1-C6-T0,MUX,5.20,%,,,0.00,100.0,
17.324827769,S1-C7,Frontend_Bound,21.92,% Slots,,,0.00,5.22,
17.324827769,S1-C7,Backend_Bound,52.28,% Slots,,,0.00,5.22,
17.324827769,S1-C7,Retiring,21.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
17.324827769,S1-C7,Frontend_Bound.Frontend_Latency,16.19,% Slots,,rs_events.empty_end,0.00,5.21,
17.324827769,S1-C7,Backend_Bound.Memory_Bound,39.51,% Slots,,,0.00,5.21,<==
17.324827769,S1-C7,Backend_Bound.Core_Bound,12.77,% Slots,,,0.00,5.21,
17.324827769,S1-C7,Retiring.Microcode_Sequencer,5.53,% Slots,,idq.ms_uops,0.00,5.27,
17.324827769,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.79,% Clocks,,,0.00,5.22,
17.324827769,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
17.324827769,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.59,% Clocks,,idq.ms_switches,0.00,5.21,
17.324827769,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,
17.324827769,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.57,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.21,
17.324827769,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.34,% Clocks,,,0.00,5.21,
17.324827769,S1-C7-T0,MUX,5.20,%,,,0.00,100.0,
17.324827769,S0-C0-T1,MUX,5.20,%,,,0.00,100.0,
17.324827769,S0-C1-T1,MUX,5.20,%,,,0.00,100.0,
17.324827769,S0-C2-T1,MUX,5.21,%,,,0.00,100.0,
17.324827769,S0-C3-T1,MUX,5.20,%,,,0.00,100.0,
17.324827769,S0-C4-T1,MUX,5.21,%,,,0.00,100.0,
17.324827769,S0-C5-T1,MUX,5.21,%,,,0.00,100.0,
17.324827769,S0-C6-T1,MUX,5.20,%,,,0.00,100.0,
17.324827769,S0-C7-T1,MUX,5.20,%,,,0.00,100.0,
17.324827769,S1-C0-T1,MUX,5.20,%,,,0.00,100.0,
17.324827769,S1-C1-T1,MUX,5.20,%,,,0.00,100.0,
17.324827769,S1-C2-T1,MUX,5.20,%,,,0.00,100.0,
17.324827769,S1-C3-T1,MUX,5.20,%,,,0.00,100.0,
17.324827769,S1-C4-T1,MUX,5.21,%,,,0.00,100.0,
17.324827769,S1-C5-T1,MUX,5.20,%,,,0.00,100.0,
17.324827769,S1-C6-T1,MUX,5.20,%,,,0.00,100.0,
17.324827769,S1-C7-T1,MUX,5.20,%,,,0.00,100.0,
18.87595977,S0-C0,Frontend_Bound,22.23,% Slots,,,0.00,5.15,
18.87595977,S0-C0,Backend_Bound,52.34,% Slots,,,0.00,5.15,<==
18.87595977,S0-C0,Retiring,23.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
18.87595977,S0-C0,Frontend_Bound.Frontend_Latency,18.28,% Slots,,rs_events.empty_end,0.00,5.15,
18.87595977,S0-C0,Backend_Bound.Memory_Bound,28.43,% Slots,,,0.00,5.15,
18.87595977,S0-C0,Backend_Bound.Core_Bound,23.91,% Slots,,,0.00,5.15,
18.87595977,S0-C0,Retiring.Microcode_Sequencer,6.62,% Slots,,idq.ms_uops,0.00,5.24,
18.87595977,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.91,% Clocks,,,0.00,5.39,
18.87595977,S0-C0-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.62,% Clocks,,itlb_misses.walk_completed,0.00,5.15,
18.87595977,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
18.87595977,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.51,% Clocks,,idq.ms_switches,0.00,5.39,
18.87595977,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.42,
18.87595977,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
18.87595977,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.37,% Clocks,,,0.00,5.16,
18.87595977,S0-C0-T0,MUX,5.15,%,,,0.00,100.0,
18.87595977,S0-C1,Frontend_Bound,37.28,% Slots,,,0.00,5.15,
18.87595977,S0-C1,Backend_Bound,39.48,% Slots,,,0.00,5.15,
18.87595977,S0-C1,Retiring,15.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
18.87595977,S0-C1,Frontend_Bound.Frontend_Latency,67.43,% Slots,,rs_events.empty_end,0.00,5.15,
18.87595977,S0-C1,Backend_Bound.Memory_Bound,12.07,% Slots,,,0.00,5.15,
18.87595977,S0-C1,Backend_Bound.Core_Bound,27.42,% Slots,,,0.00,5.15,<==
18.87595977,S0-C1,Retiring.Microcode_Sequencer,9.18,% Slots,,idq.ms_uops,0.00,5.24,
18.87595977,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.16,% Clocks,,,0.00,5.39,
18.87595977,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
18.87595977,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.45,% Clocks,,idq.ms_switches,0.00,5.39,
18.87595977,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.42,
18.87595977,S0-C1-T0,MUX,5.15,%,,,0.00,100.0,
18.87595977,S0-C2,Frontend_Bound,34.18,% Slots,,,0.00,5.15,
18.87595977,S0-C2,Backend_Bound,48.31,% Slots,,,0.00,5.15,
18.87595977,S0-C2,Retiring,17.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
18.87595977,S0-C2,Frontend_Bound.Frontend_Latency,26.73,% Slots,,rs_events.empty_end,0.00,5.15,
18.87595977,S0-C2,Backend_Bound.Memory_Bound,20.13,% Slots,,,0.00,5.15,
18.87595977,S0-C2,Backend_Bound.Core_Bound,28.19,% Slots,,,0.00,5.15,<==
18.87595977,S0-C2,Retiring.Microcode_Sequencer,6.32,% Slots,,idq.ms_uops,0.00,5.24,
18.87595977,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.97,% Clocks,,,0.00,5.39,
18.87595977,S0-C2-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.41,% Clocks,,itlb_misses.walk_completed,0.00,5.16,
18.87595977,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
18.87595977,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.56,% Clocks,,idq.ms_switches,0.00,5.39,
18.87595977,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,
18.87595977,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
18.87595977,S0-C2-T0,MUX,5.15,%,,,0.00,100.0,
18.87595977,S0-C3,Frontend_Bound,43.48,% Slots,,,0.00,5.16,
18.87595977,S0-C3,Backend_Bound,37.79,% Slots,,,0.00,5.16,
18.87595977,S0-C3,Retiring,15.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
18.87595977,S0-C3,Frontend_Bound.Frontend_Latency,35.38,% Slots,,rs_events.empty_end,0.00,5.16,<==
18.87595977,S0-C3,Backend_Bound.Memory_Bound,18.33,% Slots,,,0.00,5.16,
18.87595977,S0-C3,Backend_Bound.Core_Bound,19.46,% Slots,,,0.00,5.16,
18.87595977,S0-C3,Retiring.Microcode_Sequencer,6.21,% Slots,,idq.ms_uops,0.00,5.15,
18.87595977,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.33,% Clocks,,,0.00,5.39,
18.87595977,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
18.87595977,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.73,% Clocks,,idq.ms_switches,0.00,5.39,
18.87595977,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,
18.87595977,S0-C3-T0,MUX,5.15,%,,,0.00,100.0,
18.87595977,S0-C4,Frontend_Bound,25.15,% Slots,,,0.00,5.15,
18.87595977,S0-C4,Backend_Bound,34.75,% Slots,,,0.00,5.15,<==
18.87595977,S0-C4,Retiring,17.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
18.87595977,S0-C4,Frontend_Bound.Frontend_Latency,24.18,% Slots,,rs_events.empty_end,0.00,5.15,
18.87595977,S0-C4,Backend_Bound.Memory_Bound,18.47,% Slots,,,0.00,5.15,
18.87595977,S0-C4,Backend_Bound.Core_Bound,16.28,% Slots,,,0.00,5.15,
18.87595977,S0-C4,Retiring.Microcode_Sequencer,7.37,% Slots,,idq.ms_uops,0.00,5.16,
18.87595977,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.96,% Clocks,,,0.00,5.39,
18.87595977,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
18.87595977,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.69,% Clocks,,idq.ms_switches,0.00,5.39,
18.87595977,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,
18.87595977,S0-C4-T0,MUX,5.15,%,,,0.00,100.0,
18.87595977,S0-C5,Frontend_Bound,44.61,% Slots,,,0.00,5.15,
18.87595977,S0-C5,Backend_Bound,34.59,% Slots,,,0.00,5.15,
18.87595977,S0-C5,Retiring,17.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
18.87595977,S0-C5,Frontend_Bound.Frontend_Latency,38.05,% Slots,,rs_events.empty_end,0.00,5.15,<==
18.87595977,S0-C5,Backend_Bound.Memory_Bound,19.27,% Slots,,,0.00,5.15,
18.87595977,S0-C5,Backend_Bound.Core_Bound,15.31,% Slots,,,0.00,5.15,
18.87595977,S0-C5,Retiring.Microcode_Sequencer,5.44,% Slots,,idq.ms_uops,0.00,5.15,
18.87595977,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.99,% Clocks,,,0.00,5.4,
18.87595977,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
18.87595977,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.13,% Clocks,,idq.ms_switches,0.00,5.4,
18.87595977,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.42,
18.87595977,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,9.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
18.87595977,S0-C5-T0,MUX,5.15,%,,,0.00,100.0,
18.87595977,S0-C6,Frontend_Bound,26.29,% Slots,,,0.00,5.16,
18.87595977,S0-C6,Backend_Bound,43.91,% Slots,,,0.00,5.16,
18.87595977,S0-C6,Retiring,20.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
18.87595977,S0-C6,Frontend_Bound.Frontend_Latency,19.69,% Slots,,rs_events.empty_end,0.00,5.16,
18.87595977,S0-C6,Frontend_Bound.Frontend_Bandwidth,12.97,% Slots,,,0.00,5.16,
18.87595977,S0-C6,Backend_Bound.Memory_Bound,33.57,% Slots,,,0.00,5.16,
18.87595977,S0-C6,Backend_Bound.Core_Bound,10.34,% Slots,,,0.00,5.16,
18.87595977,S0-C6,Retiring.Microcode_Sequencer,6.00,% Slots,,idq.ms_uops,0.00,5.15,
18.87595977,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.28,% Clocks,,,0.00,5.39,
18.87595977,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,
18.87595977,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.01,% Clocks,,idq.ms_switches,0.00,5.39,
18.87595977,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.39,% Core_Clocks,,,0.00,5.18,
18.87595977,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,19.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.41,<==
18.87595977,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,10.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
18.87595977,S0-C6-T0,MUX,5.15,%,,,0.00,100.0,
18.87595977,S0-C7,Frontend_Bound,44.41,% Slots,,,0.00,5.16,
18.87595977,S0-C7,Backend_Bound,36.64,% Slots,,,0.00,5.16,
18.87595977,S0-C7,Retiring,12.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
18.87595977,S0-C7,Frontend_Bound.Frontend_Latency,44.20,% Slots,,rs_events.empty_end,0.00,5.16,<==
18.87595977,S0-C7,Backend_Bound.Memory_Bound,15.31,% Slots,,,0.00,5.16,
18.87595977,S0-C7,Backend_Bound.Core_Bound,21.33,% Slots,,,0.00,5.16,
18.87595977,S0-C7,Retiring.Microcode_Sequencer,5.77,% Slots,,idq.ms_uops,0.00,5.15,
18.87595977,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,16.35,% Clocks,,,0.00,5.39,
18.87595977,S0-C7-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,7.04,% Clocks,,itlb_misses.walk_completed,0.00,5.15,
18.87595977,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
18.87595977,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.59,% Clocks,,idq.ms_switches,0.00,5.39,
18.87595977,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.42,
18.87595977,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,10.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
18.87595977,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.51,% Clocks,,,0.00,5.16,
18.87595977,S0-C7-T0,MUX,5.15,%,,,0.00,100.0,
18.87595977,S1-C0,Frontend_Bound,39.48,% Slots,,,0.00,5.16,
18.87595977,S1-C0,Backend_Bound,13.42,% Slots,,,0.00,5.16,
18.87595977,S1-C0,Frontend_Bound.Frontend_Latency,24.68,% Slots,,rs_events.empty_end,0.00,5.15,<==
18.87595977,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.76,% Slots,,,0.00,5.16,
18.87595977,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.27,% Clocks,,,0.00,5.38,
18.87595977,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
18.87595977,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,67.82,% Core_Clocks,,,0.00,5.17,
18.87595977,S1-C0-T0,MUX,5.15,%,,,0.00,100.0,
18.87595977,S1-C1,Frontend_Bound,46.93,% Slots,,,0.00,5.15,
18.87595977,S1-C1,Backend_Bound,33.46,% Slots,,,0.00,5.15,
18.87595977,S1-C1,Retiring,11.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
18.87595977,S1-C1,Frontend_Bound.Frontend_Latency,36.22,% Slots,,rs_events.empty_end,0.00,5.15,<==
18.87595977,S1-C1,Backend_Bound.Memory_Bound,23.91,% Slots,,,0.00,5.15,
18.87595977,S1-C1,Retiring.Microcode_Sequencer,6.51,% Slots,,idq.ms_uops,0.00,5.15,
18.87595977,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,17.03,% Clocks,,,0.00,5.38,
18.87595977,S1-C1-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.34,% Clocks,,itlb_misses.walk_completed,0.00,5.15,
18.87595977,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
18.87595977,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.46,% Clocks,,idq.ms_switches,0.00,5.38,
18.87595977,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,16.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.42,
18.87595977,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,11.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
18.87595977,S1-C1-T0,MUX,5.15,%,,,0.00,100.0,
18.87595977,S1-C2,Frontend_Bound,42.31,% Slots,,,0.00,5.15,
18.87595977,S1-C2,Bad_Speculation,10.25,% Slots,,,0.00,5.15,
18.87595977,S1-C2,Backend_Bound,32.63,% Slots,,,0.00,5.15,
18.87595977,S1-C2,Retiring,16.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
18.87595977,S1-C2,Frontend_Bound.Frontend_Latency,36.50,% Slots,,rs_events.empty_end,0.00,5.15,
18.87595977,S1-C2,Frontend_Bound.Frontend_Bandwidth,21.87,% Slots,,,0.00,5.15,
18.87595977,S1-C2,Bad_Speculation.Branch_Mispredicts,9.69,% Slots,,br_misp_retired.all_branches,0.00,5.15,
18.87595977,S1-C2,Backend_Bound.Memory_Bound,39.53,% Slots,,,0.00,5.15,
18.87595977,S1-C2,Retiring.Microcode_Sequencer,8.91,% Slots,,idq.ms_uops,0.00,5.16,
18.87595977,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.82,% Clocks,,,0.00,5.39,
18.87595977,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,<==
18.87595977,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.52,% Clocks,,idq.ms_switches,0.00,5.39,
18.87595977,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.21,% Core_Clocks,,,0.00,5.17,
18.87595977,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.42,
18.87595977,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,9.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
18.87595977,S1-C2-T0,MUX,5.15,%,,,0.00,100.0,
18.87595977,S1-C3,Frontend_Bound,42.92,% Slots,,,0.00,5.15,
18.87595977,S1-C3,Backend_Bound,38.71,% Slots,,,0.00,5.15,
18.87595977,S1-C3,Retiring,13.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
18.87595977,S1-C3,Frontend_Bound.Frontend_Latency,30.12,% Slots,,rs_events.empty_end,0.00,5.15,<==
18.87595977,S1-C3,Backend_Bound.Memory_Bound,22.73,% Slots,,,0.00,5.15,
18.87595977,S1-C3,Backend_Bound.Core_Bound,15.98,% Slots,,,0.00,5.15,
18.87595977,S1-C3,Retiring.Microcode_Sequencer,6.50,% Slots,,idq.ms_uops,0.00,5.15,
18.87595977,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,16.58,% Clocks,,,0.00,5.39,
18.87595977,S1-C3-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.71,% Clocks,,itlb_misses.walk_completed,0.00,5.15,
18.87595977,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
18.87595977,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.20,% Clocks,,idq.ms_switches,0.00,5.39,
18.87595977,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.42,
18.87595977,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,10.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
18.87595977,S1-C3-T0,MUX,5.15,%,,,0.00,100.0,
18.87595977,S1-C4,Frontend_Bound,31.28,% Slots,,,0.00,5.15,
18.87595977,S1-C4,Backend_Bound,52.16,% Slots,,,0.00,5.15,
18.87595977,S1-C4,Retiring,14.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
18.87595977,S1-C4,Frontend_Bound.Frontend_Latency,22.18,% Slots,,rs_events.empty_end,0.00,5.15,
18.87595977,S1-C4,Backend_Bound.Memory_Bound,39.32,% Slots,,,0.00,5.15,<==
18.87595977,S1-C4,Backend_Bound.Core_Bound,12.84,% Slots,,,0.00,5.15,
18.87595977,S1-C4,Retiring.Microcode_Sequencer,6.82,% Slots,,idq.ms_uops,0.00,5.15,
18.87595977,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.61,% Clocks,,,0.00,5.38,
18.87595977,S1-C4-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.77,% Clocks,,itlb_misses.walk_completed,0.00,5.15,
18.87595977,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
18.87595977,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.10,% Clocks,,idq.ms_switches,0.00,5.38,
18.87595977,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.42,
18.87595977,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
18.87595977,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.82,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.42,
18.87595977,S1-C4-T0,MUX,5.15,%,,,0.00,100.0,
18.87595977,S1-C5,Frontend_Bound,36.60,% Slots,,,0.00,5.15,
18.87595977,S1-C5,Backend_Bound,40.85,% Slots,,,0.00,5.15,
18.87595977,S1-C5,Retiring,19.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
18.87595977,S1-C5,Frontend_Bound.Frontend_Latency,23.87,% Slots,,rs_events.empty_end,0.00,5.15,
18.87595977,S1-C5,Frontend_Bound.Frontend_Bandwidth,11.12,% Slots,,,0.00,5.15,
18.87595977,S1-C5,Backend_Bound.Memory_Bound,30.40,% Slots,,,0.00,5.15,<==
18.87595977,S1-C5,Backend_Bound.Core_Bound,10.45,% Slots,,,0.00,5.15,
18.87595977,S1-C5,Retiring.Microcode_Sequencer,7.26,% Slots,,idq.ms_uops,0.00,5.15,
18.87595977,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.18,% Clocks,,,0.00,5.38,
18.87595977,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
18.87595977,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.22,% Clocks,,idq.ms_switches,0.00,5.38,
18.87595977,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,41.13,% Core_Clocks,,,0.00,5.17,
18.87595977,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.42,
18.87595977,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,14.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
18.87595977,S1-C5-T0,MUX,5.15,%,,,0.00,100.0,
18.87595977,S1-C6,Frontend_Bound,28.98,% Slots,,,0.00,5.15,
18.87595977,S1-C6,Backend_Bound,47.82,% Slots,,,0.00,5.15,
18.87595977,S1-C6,Retiring,10.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
18.87595977,S1-C6,Frontend_Bound.Frontend_Latency,28.96,% Slots,,rs_events.empty_end,0.00,5.15,
18.87595977,S1-C6,Backend_Bound.Memory_Bound,52.97,% Slots,,,0.00,5.15,<==
18.87595977,S1-C6,Retiring.Microcode_Sequencer,9.16,% Slots,,idq.ms_uops,0.00,5.15,
18.87595977,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.12,% Clocks,,,0.00,5.39,
18.87595977,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
18.87595977,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.30,% Clocks,,idq.ms_switches,0.00,5.39,
18.87595977,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.42,
18.87595977,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,13.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
18.87595977,S1-C6-T0,MUX,5.15,%,,,0.00,100.0,
18.87595977,S1-C7,Backend_Bound,55.23,% Slots,,,0.00,5.15,
18.87595977,S1-C7,Retiring,27.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
18.87595977,S1-C7,Backend_Bound.Memory_Bound,38.23,% Slots,,,0.00,5.15,
18.87595977,S1-C7,Backend_Bound.Core_Bound,17.00,% Slots,,,0.00,5.15,
18.87595977,S1-C7,Retiring.Microcode_Sequencer,7.27,% Slots,,idq.ms_uops,0.00,5.15,
18.87595977,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.63,% Clocks,,idq.ms_switches,0.00,5.38,
18.87595977,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.42,
18.87595977,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.53,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.42,
18.87595977,S1-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,21.39,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.42,<==
18.87595977,S1-C7-T0,MUX,5.15,%,,,0.00,100.0,
18.87595977,S0-C0-T1,MUX,5.15,%,,,0.00,100.0,
18.87595977,S0-C1-T1,MUX,5.15,%,,,0.00,100.0,
18.87595977,S0-C2-T1,MUX,5.15,%,,,0.00,100.0,
18.87595977,S0-C3-T1,MUX,5.15,%,,,0.00,100.0,
18.87595977,S0-C4-T1,MUX,5.15,%,,,0.00,100.0,
18.87595977,S0-C5-T1,MUX,5.15,%,,,0.00,100.0,
18.87595977,S0-C6-T1,MUX,5.15,%,,,0.00,100.0,
18.87595977,S0-C7-T1,MUX,5.15,%,,,0.00,100.0,
18.87595977,S1-C0-T1,MUX,5.15,%,,,0.00,100.0,
18.87595977,S1-C1-T1,MUX,5.15,%,,,0.00,100.0,
18.87595977,S1-C2-T1,MUX,5.15,%,,,0.00,100.0,
18.87595977,S1-C3-T1,MUX,5.15,%,,,0.00,100.0,
18.87595977,S1-C4-T1,MUX,5.15,%,,,0.00,100.0,
18.87595977,S1-C5-T1,MUX,5.15,%,,,0.00,100.0,
18.87595977,S1-C6-T1,MUX,5.15,%,,,0.00,100.0,
18.87595977,S1-C7-T1,MUX,5.15,%,,,0.00,100.0,
20.423005494,S0-C0,Backend_Bound,59.11,% Slots,,,0.00,5.43,<==
20.423005494,S0-C0,Retiring,26.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
20.423005494,S0-C0,Backend_Bound.Memory_Bound,30.96,% Slots,,,0.00,5.43,
20.423005494,S0-C0,Backend_Bound.Core_Bound,28.15,% Slots,,,0.00,5.43,
20.423005494,S0-C0,Retiring.Microcode_Sequencer,6.39,% Slots,,idq.ms_uops,0.00,5.18,
20.423005494,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.31,% Clocks,,idq.ms_switches,0.00,5.17,
20.423005494,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
20.423005494,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
20.423005494,S0-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,22.45,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.17,
20.423005494,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.03,% Clocks,,,0.00,5.17,
20.423005494,S0-C0-T0,MUX,5.17,%,,,0.00,100.0,
20.423005494,S0-C1,Backend_Bound,61.66,% Slots,,,0.00,5.43,
20.423005494,S0-C1,Retiring,13.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
20.423005494,S0-C1,Backend_Bound.Memory_Bound,96.01,% Slots,,,0.00,5.25,<==
20.423005494,S0-C1,Retiring.Microcode_Sequencer,6.29,% Slots,,idq.ms_uops,0.00,5.17,
20.423005494,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.26,% Clocks,,idq.ms_switches,0.00,5.17,
20.423005494,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,16.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
20.423005494,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,12.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
20.423005494,S0-C1-T0,MUX,5.17,%,,,0.00,100.0,
20.423005494,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.86,% Slots,,,0.00,5.43,
20.423005494,S0-C2,Backend_Bound.Memory_Bound,43.85,% Slots,,,0.00,5.25,<==
20.423005494,S0-C2,Backend_Bound.Core_Bound,21.63,% Slots,,,0.00,5.25,
20.423005494,S0-C2,Retiring.Microcode_Sequencer,8.32,% Slots,,idq.ms_uops,0.00,5.18,
20.423005494,S0-C2,Backend_Bound,65.48,% Slots,,,0.00,5.43,
20.423005494,S0-C2,Retiring,14.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
20.423005494,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.33,% Clocks,,idq.ms_switches,0.00,5.17,
20.423005494,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.00,% Core_Clocks,,,0.00,5.39,
20.423005494,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
20.423005494,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,9.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
20.423005494,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.75,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.18,
20.423005494,S0-C2-T0,MUX,5.17,%,,,0.00,100.0,
20.423005494,S0-C3,Backend_Bound,58.01,% Slots,,,0.00,5.43,
20.423005494,S0-C3,Retiring,21.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
20.423005494,S0-C3,Backend_Bound.Memory_Bound,50.98,% Slots,,,0.00,5.25,
20.423005494,S0-C3,Retiring.Microcode_Sequencer,6.19,% Slots,,idq.ms_uops,0.00,5.17,
20.423005494,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.74,% Clocks,,idq.ms_switches,0.00,5.17,
20.423005494,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
20.423005494,S0-C3-T0,Backend_Bound.Memory_Bound.L2_Bound,5.03,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.18,
20.423005494,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,16.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
20.423005494,S0-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,21.72,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.17,<==
20.423005494,S0-C3-T0,MUX,5.17,%,,,0.00,100.0,
20.423005494,S0-C4,Frontend_Bound,24.51,% Slots,,,0.00,5.43,
20.423005494,S0-C4,Backend_Bound,55.87,% Slots,,,0.00,5.43,
20.423005494,S0-C4,Retiring,15.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
20.423005494,S0-C4,Frontend_Bound.Frontend_Latency,19.50,% Slots,,rs_events.empty_end,0.00,5.43,
20.423005494,S0-C4,Frontend_Bound.Frontend_Bandwidth,11.75,% Slots,,,0.00,5.43,
20.423005494,S0-C4,Backend_Bound.Memory_Bound,45.56,% Slots,,,0.00,5.25,<==
20.423005494,S0-C4,Backend_Bound.Core_Bound,10.30,% Slots,,,0.00,5.25,
20.423005494,S0-C4,Retiring.Microcode_Sequencer,6.59,% Slots,,idq.ms_uops,0.00,5.17,
20.423005494,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.76,% Clocks,,,0.00,5.18,
20.423005494,S0-C4-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.20,% Clocks,,itlb_misses.walk_completed,0.00,5.17,
20.423005494,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
20.423005494,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.96,% Clocks,,idq.ms_switches,0.00,5.18,
20.423005494,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.84,% Core_Clocks,,,0.00,5.39,
20.423005494,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
20.423005494,S0-C4-T0,Backend_Bound.Memory_Bound.L2_Bound,5.67,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.18,
20.423005494,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,20.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
20.423005494,S0-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,20.18,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.17,
20.423005494,S0-C4-T0,MUX,5.17,%,,,0.00,100.0,
20.423005494,S0-C5,Frontend_Bound,27.91,% Slots,,,0.00,5.44,
20.423005494,S0-C5,Backend_Bound,51.12,% Slots,,,0.00,5.44,
20.423005494,S0-C5,Retiring,14.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
20.423005494,S0-C5,Frontend_Bound.Frontend_Latency,25.59,% Slots,,rs_events.empty_end,0.00,5.44,
20.423005494,S0-C5,Backend_Bound.Memory_Bound,45.49,% Slots,,,0.00,5.25,<==
20.423005494,S0-C5,Retiring.Microcode_Sequencer,6.72,% Slots,,idq.ms_uops,0.00,5.17,
20.423005494,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.58,% Clocks,,,0.00,5.18,
20.423005494,S0-C5-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.21,% Clocks,,itlb_misses.walk_completed,0.00,5.17,
20.423005494,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
20.423005494,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.38,% Clocks,,idq.ms_switches,0.00,5.18,
20.423005494,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
20.423005494,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,13.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
20.423005494,S0-C5-T0,MUX,5.17,%,,,0.00,100.0,
20.423005494,S0-C6,Frontend_Bound,37.34,% Slots,,,0.00,5.43,
20.423005494,S0-C6,Backend_Bound,22.16,% Slots,,,0.00,5.43,
20.423005494,S0-C6,Frontend_Bound.Frontend_Latency,26.25,% Slots,,rs_events.empty_end,0.00,5.43,<==
20.423005494,S0-C6,Frontend_Bound.Frontend_Bandwidth,17.34,% Slots,,,0.00,5.43,
20.423005494,S0-C6,Backend_Bound.Memory_Bound,19.22,% Slots,,,0.00,5.17,
20.423005494,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.09,% Clocks,,,0.00,5.17,
20.423005494,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
20.423005494,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,61.68,% Core_Clocks,,,0.00,5.39,
20.423005494,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
20.423005494,S0-C6-T0,MUX,5.17,%,,,0.00,100.0,
20.423005494,S0-C7,Frontend_Bound,25.11,% Slots,,,0.00,5.44,
20.423005494,S0-C7,Bad_Speculation,16.20,% Slots,,,0.00,5.44,
20.423005494,S0-C7,Backend_Bound,35.87,% Slots,,,0.00,5.44,
20.423005494,S0-C7,Retiring,7.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
20.423005494,S0-C7,Frontend_Bound.Frontend_Latency,15.05,% Slots,,rs_events.empty_end,0.00,5.43,
20.423005494,S0-C7,Frontend_Bound.Frontend_Bandwidth,11.13,% Slots,,,0.00,5.44,
20.423005494,S0-C7,Bad_Speculation.Branch_Mispredicts,15.36,% Slots,,br_misp_retired.all_branches,0.00,5.18,
20.423005494,S0-C7,Retiring.Microcode_Sequencer,3.93,% Slots,,idq.ms_uops,0.00,5.17,
20.423005494,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.05,% Clocks,,,0.00,5.17,
20.423005494,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
20.423005494,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.05,% Clocks,,idq.ms_switches,0.00,5.17,
20.423005494,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,48.27,% Core_Clocks,,,0.00,5.4,
20.423005494,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.75,% Core_Clocks,,,0.00,5.43,
20.423005494,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
20.423005494,S0-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,23.83,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.17,<==
20.423005494,S0-C7-T0,MUX,5.17,%,,,0.00,100.0,
20.423005494,S1-C0,Frontend_Bound,28.88,% Slots,,,0.00,5.44,
20.423005494,S1-C0,Backend_Bound,30.06,% Slots,,,0.00,5.44,
20.423005494,S1-C0,Retiring,34.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
20.423005494,S1-C0,Frontend_Bound.Frontend_Latency,17.51,% Slots,,rs_events.empty_end,0.00,5.43,
20.423005494,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.79,% Slots,,,0.00,5.44,
20.423005494,S1-C0,Backend_Bound.Memory_Bound,16.40,% Slots,,,0.00,5.17,
20.423005494,S1-C0,Backend_Bound.Core_Bound,13.66,% Slots,,,0.00,5.17,
20.423005494,S1-C0,Retiring.Microcode_Sequencer,3.57,% Slots,,idq.ms_uops,0.00,5.17,<==
20.423005494,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.90,% Clocks,,,0.00,5.18,
20.423005494,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
20.423005494,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.22,% Clocks,,idq.ms_switches,0.00,5.18,
20.423005494,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,52.78,% Core_Clocks,,,0.00,5.4,
20.423005494,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
20.423005494,S1-C0-T0,MUX,5.17,%,,,0.00,100.0,
20.423005494,S1-C1,Backend_Bound,63.08,% Slots,,,0.00,5.44,
20.423005494,S1-C1,Retiring,17.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
20.423005494,S1-C1,Retiring.Microcode_Sequencer,7.13,% Slots,,idq.ms_uops,0.00,5.17,
20.423005494,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.55,% Clocks,,idq.ms_switches,0.00,5.17,
20.423005494,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
20.423005494,S1-C1-T0,Backend_Bound.Memory_Bound.L2_Bound,5.33,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.18,
20.423005494,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,12.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
20.423005494,S1-C1-T0,MUX,5.17,%,,,0.00,100.0,
20.423005494,S1-C2,Frontend_Bound,23.28,% Slots,,,0.00,5.44,
20.423005494,S1-C2,Backend_Bound,45.60,% Slots,,,0.00,5.44,
20.423005494,S1-C2,Retiring,19.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
20.423005494,S1-C2,Backend_Bound.Core_Bound,52.48,% Slots,,,0.00,5.17,
20.423005494,S1-C2,Retiring.Microcode_Sequencer,9.25,% Slots,,idq.ms_uops,0.00,5.17,
20.423005494,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.40,% Clocks,,idq.ms_switches,0.00,5.17,
20.423005494,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.27,% Clocks,,,0.00,5.17,<==
20.423005494,S1-C2-T0,MUX,5.17,%,,,0.00,100.0,
20.423005494,S1-C3,Frontend_Bound,22.13,% Slots,,,0.00,5.44,
20.423005494,S1-C3,Backend_Bound,45.86,% Slots,,,0.00,5.44,
20.423005494,S1-C3,Retiring,17.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
20.423005494,S1-C3,Frontend_Bound.Frontend_Bandwidth,102.88,% Slots,,,0.00,5.44,
20.423005494,S1-C3,Backend_Bound.Core_Bound,59.97,% Slots,,,0.00,5.17,<==
20.423005494,S1-C3,Retiring.Microcode_Sequencer,11.40,% Slots,,idq.ms_uops,0.00,5.17,
20.423005494,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.06,% Clocks,,idq.ms_switches,0.00,5.17,
20.423005494,S1-C3-T0,MUX,5.17,%,,,0.00,100.0,
20.423005494,S1-C4,Backend_Bound,58.70,% Slots,,,0.00,5.44,
20.423005494,S1-C4,Retiring,17.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
20.423005494,S1-C4,Backend_Bound.Memory_Bound,55.53,% Slots,,,0.00,5.17,<==
20.423005494,S1-C4,Retiring.Microcode_Sequencer,5.36,% Slots,,idq.ms_uops,0.00,5.17,
20.423005494,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.81,% Clocks,,idq.ms_switches,0.00,5.17,
20.423005494,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.17,
20.423005494,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.07,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.18,
20.423005494,S1-C4-T0,MUX,5.17,%,,,0.00,100.0,
20.423005494,S1-C5,Backend_Bound,68.54,% Slots,,,0.00,5.44,
20.423005494,S1-C5,Retiring,15.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
20.423005494,S1-C5,Backend_Bound.Memory_Bound,48.65,% Slots,,,0.00,5.17,
20.423005494,S1-C5,Backend_Bound.Core_Bound,19.89,% Slots,,,0.00,5.17,
20.423005494,S1-C5,Retiring.Microcode_Sequencer,6.70,% Slots,,idq.ms_uops,0.00,5.17,
20.423005494,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.02,% Clocks,,idq.ms_switches,0.00,5.18,
20.423005494,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
20.423005494,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
20.423005494,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.07,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.18,
20.423005494,S1-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,25.38,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.17,<==
20.423005494,S1-C5-T0,MUX,5.17,%,,,0.00,100.0,
20.423005494,S1-C6,Backend_Bound,56.95,% Slots,,,0.00,5.44,
20.423005494,S1-C6,Retiring,20.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
20.423005494,S1-C6,Backend_Bound.Memory_Bound,81.89,% Slots,,,0.00,5.17,
20.423005494,S1-C6,Retiring.Microcode_Sequencer,5.99,% Slots,,idq.ms_uops,0.00,5.17,
20.423005494,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.92,% Clocks,,idq.ms_switches,0.00,5.17,
20.423005494,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.17,
20.423005494,S1-C6-T0,Backend_Bound.Memory_Bound.L2_Bound,5.53,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.17,
20.423005494,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
20.423005494,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.07,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.18,
20.423005494,S1-C6-T0,Backend_Bound.Memory_Bound.Store_Bound,23.69,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.17,<==
20.423005494,S1-C6-T0,MUX,5.17,%,,,0.00,100.0,
20.423005494,S1-C7,Frontend_Bound,24.20,% Slots,,,0.00,5.44,
20.423005494,S1-C7,Backend_Bound,45.63,% Slots,,,0.00,5.44,
20.423005494,S1-C7,Retiring,20.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
20.423005494,S1-C7,Frontend_Bound.Frontend_Latency,19.95,% Slots,,rs_events.empty_end,0.00,5.43,
20.423005494,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.67,% Slots,,,0.00,5.44,
20.423005494,S1-C7,Retiring.Microcode_Sequencer,6.94,% Slots,,idq.ms_uops,0.00,5.17,
20.423005494,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.04,% Clocks,,,0.00,5.17,
20.423005494,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
20.423005494,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.87,% Clocks,,idq.ms_switches,0.00,5.17,
20.423005494,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.09,% Core_Clocks,,,0.00,5.39,
20.423005494,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
20.423005494,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,14.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
20.423005494,S1-C7-T0,MUX,5.17,%,,,0.00,100.0,
20.423005494,S0-C0-T1,MUX,5.17,%,,,0.00,100.0,
20.423005494,S0-C1-T1,MUX,5.17,%,,,0.00,100.0,
20.423005494,S0-C2-T1,MUX,5.17,%,,,0.00,100.0,
20.423005494,S0-C3-T1,MUX,5.17,%,,,0.00,100.0,
20.423005494,S0-C4-T1,MUX,5.17,%,,,0.00,100.0,
20.423005494,S0-C5-T1,MUX,5.17,%,,,0.00,100.0,
20.423005494,S0-C6-T1,MUX,5.17,%,,,0.00,100.0,
20.423005494,S0-C7-T1,MUX,5.17,%,,,0.00,100.0,
20.423005494,S1-C0-T1,MUX,5.17,%,,,0.00,100.0,
20.423005494,S1-C1-T1,MUX,5.17,%,,,0.00,100.0,
20.423005494,S1-C2-T1,MUX,5.17,%,,,0.00,100.0,
20.423005494,S1-C3-T1,MUX,5.17,%,,,0.00,100.0,
20.423005494,S1-C4-T1,MUX,5.17,%,,,0.00,100.0,
20.423005494,S1-C5-T1,MUX,5.17,%,,,0.00,100.0,
20.423005494,S1-C6-T1,MUX,5.17,%,,,0.00,100.0,
20.423005494,S1-C7-T1,MUX,5.17,%,,,0.00,100.0,
21.956432233,S0-C0,Backend_Bound,53.67,% Slots,,,0.00,5.21,
21.956432233,S0-C0,Retiring,25.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
21.956432233,S0-C0,Backend_Bound.Memory_Bound,38.22,% Slots,,,0.00,5.21,
21.956432233,S0-C0,Backend_Bound.Core_Bound,15.45,% Slots,,,0.00,5.21,
21.956432233,S0-C0,Retiring.Microcode_Sequencer,8.20,% Slots,,idq.ms_uops,0.00,5.2,
21.956432233,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.02,% Clocks,,idq.ms_switches,0.00,5.22,
21.956432233,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,<==
21.956432233,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.16,% Clocks,,,0.00,5.35,
21.956432233,S0-C0-T0,MUX,5.21,%,,,0.00,100.0,
21.956432233,S0-C1,Frontend_Bound,35.75,% Slots,,,0.00,5.21,<==
21.956432233,S0-C1,Backend_Bound,17.07,% Slots,,,0.00,5.21,
21.956432233,S0-C1,Frontend_Bound.Frontend_Latency,19.71,% Slots,,rs_events.empty_end,0.00,5.21,
21.956432233,S0-C1,Frontend_Bound.Frontend_Bandwidth,17.15,% Slots,,,0.00,5.21,
21.956432233,S0-C1,Backend_Bound.Core_Bound,10.01,% Slots,,,0.00,5.21,
21.956432233,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.88,% Clocks,,,0.00,5.21,
21.956432233,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
21.956432233,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,64.51,% Core_Clocks,,,0.00,5.21,
21.956432233,S0-C1-T0,MUX,5.21,%,,,0.00,100.0,
21.956432233,S0-C2,Frontend_Bound,41.00,% Slots,,,0.00,5.21,
21.956432233,S0-C2,Backend_Bound,37.36,% Slots,,,0.00,5.21,
21.956432233,S0-C2,Retiring,14.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
21.956432233,S0-C2,Frontend_Bound.Frontend_Latency,36.74,% Slots,,rs_events.empty_end,0.00,5.21,<==
21.956432233,S0-C2,Backend_Bound.Memory_Bound,38.18,% Slots,,,0.00,5.21,
21.956432233,S0-C2,Retiring.Microcode_Sequencer,8.40,% Slots,,idq.ms_uops,0.00,5.21,
21.956432233,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.71,% Clocks,,,0.00,5.21,
21.956432233,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
21.956432233,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.17,% Clocks,,idq.ms_switches,0.00,5.21,
21.956432233,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
21.956432233,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
21.956432233,S0-C2-T0,MUX,5.21,%,,,0.00,100.0,
21.956432233,S0-C3,Frontend_Bound,37.67,% Slots,,,0.00,5.21,
21.956432233,S0-C3,Backend_Bound,34.27,% Slots,,,0.00,5.21,
21.956432233,S0-C3,Retiring,13.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
21.956432233,S0-C3,Frontend_Bound.Frontend_Latency,25.95,% Slots,,rs_events.empty_end,0.00,5.21,<==
21.956432233,S0-C3,Retiring.Microcode_Sequencer,7.78,% Slots,,idq.ms_uops,0.00,5.2,
21.956432233,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.75,% Clocks,,,0.00,5.21,
21.956432233,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
21.956432233,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.02,% Clocks,,idq.ms_switches,0.00,5.21,
21.956432233,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
21.956432233,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,10.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
21.956432233,S0-C3-T0,MUX,5.20,%,,,0.00,100.0,
21.956432233,S0-C4,Frontend_Bound,36.50,% Slots,,,0.00,5.21,
21.956432233,S0-C4,Backend_Bound,43.82,% Slots,,,0.00,5.21,
21.956432233,S0-C4,Retiring,13.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
21.956432233,S0-C4,Frontend_Bound.Frontend_Latency,33.55,% Slots,,rs_events.empty_end,0.00,5.21,
21.956432233,S0-C4,Backend_Bound.Memory_Bound,33.87,% Slots,,,0.00,5.21,<==
21.956432233,S0-C4,Retiring.Microcode_Sequencer,7.61,% Slots,,idq.ms_uops,0.00,5.21,
21.956432233,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.42,% Clocks,,,0.00,5.21,
21.956432233,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
21.956432233,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.36,% Clocks,,idq.ms_switches,0.00,5.21,
21.956432233,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
21.956432233,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
21.956432233,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.83,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.21,
21.956432233,S0-C4-T0,MUX,5.21,%,,,0.00,100.0,
21.956432233,S0-C5,Frontend_Bound,34.42,% Slots,,,0.00,5.21,
21.956432233,S0-C5,Backend_Bound,41.83,% Slots,,,0.00,5.21,
21.956432233,S0-C5,Retiring,17.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
21.956432233,S0-C5,Frontend_Bound.Frontend_Latency,29.18,% Slots,,rs_events.empty_end,0.00,5.21,
21.956432233,S0-C5,Backend_Bound.Memory_Bound,36.92,% Slots,,,0.00,5.21,
21.956432233,S0-C5,Retiring.Microcode_Sequencer,6.74,% Slots,,idq.ms_uops,0.00,5.2,
21.956432233,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.69,% Clocks,,,0.00,5.21,
21.956432233,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
21.956432233,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.77,% Clocks,,idq.ms_switches,0.00,5.21,
21.956432233,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
21.956432233,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
21.956432233,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.75,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.22,
21.956432233,S0-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,21.10,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.22,<==
21.956432233,S0-C5-T0,MUX,5.20,%,,,0.00,100.0,
21.956432233,S0-C6,Frontend_Bound,36.99,% Slots,,,0.00,5.21,
21.956432233,S0-C6,Backend_Bound,39.02,% Slots,,,0.00,5.21,
21.956432233,S0-C6,Retiring,6.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
21.956432233,S0-C6,Frontend_Bound.Frontend_Latency,27.48,% Slots,,rs_events.empty_end,0.00,5.21,
21.956432233,S0-C6,Backend_Bound.Memory_Bound,23.75,% Slots,,,0.00,5.21,<==
21.956432233,S0-C6,Backend_Bound.Core_Bound,15.27,% Slots,,,0.00,5.21,
21.956432233,S0-C6,Retiring.Microcode_Sequencer,5.31,% Slots,,idq.ms_uops,0.00,5.21,
21.956432233,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.26,% Clocks,,,0.00,5.21,
21.956432233,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
21.956432233,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.33,% Clocks,,idq.ms_switches,0.00,5.21,
21.956432233,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
21.956432233,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.74,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.22,
21.956432233,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,93.55,% Clocks,,,0.00,5.35,
21.956432233,S0-C6-T0,MUX,5.21,%,,,0.00,100.0,
21.956432233,S0-C7,Frontend_Bound,30.06,% Slots,,,0.00,5.21,
21.956432233,S0-C7,Backend_Bound,46.95,% Slots,,,0.00,5.21,<==
21.956432233,S0-C7,Retiring,20.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
21.956432233,S0-C7,Frontend_Bound.Frontend_Latency,20.49,% Slots,,rs_events.empty_end,0.00,5.21,
21.956432233,S0-C7,Backend_Bound.Memory_Bound,21.81,% Slots,,,0.00,5.21,
21.956432233,S0-C7,Backend_Bound.Core_Bound,25.14,% Slots,,,0.00,5.21,
21.956432233,S0-C7,Retiring.Microcode_Sequencer,11.17,% Slots,,idq.ms_uops,0.00,5.21,
21.956432233,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.13,% Clocks,,,0.00,5.21,
21.956432233,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
21.956432233,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.18,% Clocks,,idq.ms_switches,0.00,5.21,
21.956432233,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
21.956432233,S0-C7-T0,MUX,5.21,%,,,0.00,100.0,
21.956432233,S1-C0,Frontend_Bound,20.68,% Slots,,,0.00,5.21,
21.956432233,S1-C0,Backend_Bound,52.76,% Slots,,,0.00,5.21,
21.956432233,S1-C0,Retiring,25.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
21.956432233,S1-C0,Frontend_Bound.Frontend_Latency,16.94,% Slots,,rs_events.empty_end,0.00,5.21,
21.956432233,S1-C0,Backend_Bound.Memory_Bound,36.60,% Slots,,,0.00,5.21,
21.956432233,S1-C0,Backend_Bound.Core_Bound,16.16,% Slots,,,0.00,5.21,
21.956432233,S1-C0,Retiring.Microcode_Sequencer,6.45,% Slots,,idq.ms_uops,0.00,5.21,
21.956432233,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
21.956432233,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.30,% Clocks,,idq.ms_switches,0.00,5.21,
21.956432233,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,<==
21.956432233,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.20,% Clocks,,,0.00,5.35,
21.956432233,S1-C0-T0,MUX,5.21,%,,,0.00,100.0,
21.956432233,S1-C1,Frontend_Bound,32.88,% Slots,,,0.00,5.21,
21.956432233,S1-C1,Backend_Bound,48.69,% Slots,,,0.00,5.21,
21.956432233,S1-C1,Retiring,15.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
21.956432233,S1-C1,Frontend_Bound.Frontend_Latency,28.83,% Slots,,rs_events.empty_end,0.00,5.21,
21.956432233,S1-C1,Backend_Bound.Memory_Bound,32.82,% Slots,,,0.00,5.21,
21.956432233,S1-C1,Backend_Bound.Core_Bound,15.87,% Slots,,,0.00,5.21,
21.956432233,S1-C1,Retiring.Microcode_Sequencer,7.17,% Slots,,idq.ms_uops,0.00,5.21,
21.956432233,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.15,% Clocks,,,0.00,5.21,
21.956432233,S1-C1-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.95,% Clocks,,itlb_misses.walk_completed,0.00,5.47,
21.956432233,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
21.956432233,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.07,% Clocks,,idq.ms_switches,0.00,5.21,
21.956432233,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,<==
21.956432233,S1-C1-T0,Backend_Bound.Memory_Bound.L2_Bound,5.16,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.21,
21.956432233,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
21.956432233,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.64,% Clocks,,,0.00,5.35,
21.956432233,S1-C1-T0,MUX,5.21,%,,,0.00,100.0,
21.956432233,S1-C2,Frontend_Bound,22.45,% Slots,,,0.00,5.21,
21.956432233,S1-C2,Backend_Bound,52.11,% Slots,,,0.00,5.21,
21.956432233,S1-C2,Retiring,22.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
21.956432233,S1-C2,Frontend_Bound.Frontend_Latency,18.04,% Slots,,rs_events.empty_end,0.00,5.21,
21.956432233,S1-C2,Backend_Bound.Memory_Bound,39.41,% Slots,,,0.00,5.21,
21.956432233,S1-C2,Backend_Bound.Core_Bound,12.70,% Slots,,,0.00,5.21,
21.956432233,S1-C2,Retiring.Microcode_Sequencer,5.69,% Slots,,idq.ms_uops,0.00,5.21,
21.956432233,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.65,% Clocks,,,0.00,5.22,
21.956432233,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
21.956432233,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.82,% Clocks,,idq.ms_switches,0.00,5.22,
21.956432233,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
21.956432233,S1-C2-T0,Backend_Bound.Memory_Bound.Store_Bound,21.54,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.21,<==
21.956432233,S1-C2-T0,MUX,5.21,%,,,0.00,100.0,
21.956432233,S1-C3,Frontend_Bound,32.65,% Slots,,,0.00,5.21,
21.956432233,S1-C3,Backend_Bound,49.93,% Slots,,,0.00,5.21,
21.956432233,S1-C3,Retiring,14.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
21.956432233,S1-C3,Frontend_Bound.Frontend_Latency,28.99,% Slots,,rs_events.empty_end,0.00,5.21,
21.956432233,S1-C3,Backend_Bound.Memory_Bound,35.16,% Slots,,,0.00,5.21,
21.956432233,S1-C3,Backend_Bound.Core_Bound,14.77,% Slots,,,0.00,5.21,
21.956432233,S1-C3,Retiring.Microcode_Sequencer,5.98,% Slots,,idq.ms_uops,0.00,5.2,
21.956432233,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.69,% Clocks,,,0.00,5.22,
21.956432233,S1-C3-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.31,% Clocks,,itlb_misses.walk_completed,0.00,5.48,
21.956432233,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
21.956432233,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.69,% Clocks,,idq.ms_switches,0.00,5.22,
21.956432233,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
21.956432233,S1-C3-T0,Backend_Bound.Memory_Bound.L2_Bound,5.32,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.22,
21.956432233,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
21.956432233,S1-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,21.79,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.21,<==
21.956432233,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.38,% Clocks,,,0.00,5.35,
21.956432233,S1-C3-T0,MUX,5.20,%,,,0.00,100.0,
21.956432233,S1-C4,Frontend_Bound,40.55,% Slots,,,0.00,5.21,
21.956432233,S1-C4,Backend_Bound,41.37,% Slots,,,0.00,5.21,
21.956432233,S1-C4,Retiring,14.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
21.956432233,S1-C4,Frontend_Bound.Frontend_Latency,37.93,% Slots,,rs_events.empty_end,0.00,5.21,
21.956432233,S1-C4,Backend_Bound.Memory_Bound,34.81,% Slots,,,0.00,5.21,<==
21.956432233,S1-C4,Retiring.Microcode_Sequencer,5.05,% Slots,,idq.ms_uops,0.00,5.21,
21.956432233,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,15.23,% Clocks,,,0.00,5.21,
21.956432233,S1-C4-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.54,% Clocks,,itlb_misses.walk_completed,0.00,5.47,
21.956432233,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
21.956432233,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.49,% Clocks,,idq.ms_switches,0.00,5.21,
21.956432233,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
21.956432233,S1-C4-T0,Backend_Bound.Memory_Bound.L2_Bound,5.07,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.22,
21.956432233,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
21.956432233,S1-C4-T0,MUX,5.21,%,,,0.00,100.0,
21.956432233,S1-C5,Frontend_Bound,35.71,% Slots,,,0.00,5.2,
21.956432233,S1-C5,Backend_Bound,18.63,% Slots,,,0.00,5.2,
21.956432233,S1-C5,Frontend_Bound.Frontend_Latency,22.63,% Slots,,rs_events.empty_end,0.00,5.2,<==
21.956432233,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.59,% Slots,,,0.00,5.2,
21.956432233,S1-C5,Backend_Bound.Memory_Bound,17.71,% Slots,,,0.00,5.2,
21.956432233,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.47,% Clocks,,,0.00,5.21,
21.956432233,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
21.956432233,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,60.94,% Core_Clocks,,,0.00,5.22,
21.956432233,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
21.956432233,S1-C5-T0,MUX,5.20,%,,,0.00,100.0,
21.956432233,S1-C6,Frontend_Bound,30.52,% Slots,,,0.00,5.21,
21.956432233,S1-C6,Backend_Bound,45.75,% Slots,,,0.00,5.21,
21.956432233,S1-C6,Retiring,20.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
21.956432233,S1-C6,Frontend_Bound.Frontend_Latency,21.73,% Slots,,rs_events.empty_end,0.00,5.21,
21.956432233,S1-C6,Backend_Bound.Memory_Bound,31.73,% Slots,,,0.00,5.21,
21.956432233,S1-C6,Backend_Bound.Core_Bound,14.02,% Slots,,,0.00,5.21,
21.956432233,S1-C6,Retiring.Microcode_Sequencer,5.94,% Slots,,idq.ms_uops,0.00,5.2,
21.956432233,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.99,% Clocks,,,0.00,5.22,
21.956432233,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
21.956432233,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.80,% Clocks,,idq.ms_switches,0.00,5.22,
21.956432233,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
21.956432233,S1-C6-T0,Backend_Bound.Memory_Bound.L2_Bound,5.42,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.22,
21.956432233,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,12.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
21.956432233,S1-C6-T0,Backend_Bound.Memory_Bound.Store_Bound,22.87,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.21,<==
21.956432233,S1-C6-T0,MUX,5.20,%,,,0.00,100.0,
21.956432233,S1-C7,Frontend_Bound,31.49,% Slots,,,0.00,5.21,
21.956432233,S1-C7,Bad_Speculation,14.68,% Slots,,,0.00,5.21,
21.956432233,S1-C7,Backend_Bound,27.09,% Slots,,,0.00,5.21,
21.956432233,S1-C7,Retiring,12.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
21.956432233,S1-C7,Frontend_Bound.Frontend_Latency,24.77,% Slots,,rs_events.empty_end,0.00,5.21,<==
21.956432233,S1-C7,Frontend_Bound.Frontend_Bandwidth,14.96,% Slots,,,0.00,5.21,
21.956432233,S1-C7,Bad_Speculation.Branch_Mispredicts,14.45,% Slots,,br_misp_retired.all_branches,0.00,5.21,
21.956432233,S1-C7,Backend_Bound.Memory_Bound,26.32,% Slots,,,0.00,5.21,
21.956432233,S1-C7,Retiring.Microcode_Sequencer,5.42,% Slots,,idq.ms_uops,0.00,5.21,
21.956432233,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,18.35,% Clocks,,,0.00,5.22,
21.956432233,S1-C7-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,8.19,% Clocks,,itlb_misses.walk_completed,0.00,5.47,
21.956432233,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
21.956432233,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.07,% Clocks,,idq.ms_switches,0.00,5.22,
21.956432233,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.28,% Core_Clocks,,,0.00,5.22,
21.956432233,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
21.956432233,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
21.956432233,S1-C7-T0,MUX,5.21,%,,,0.00,100.0,
21.956432233,S0-C0-T1,MUX,5.20,%,,,0.00,100.0,
21.956432233,S0-C1-T1,MUX,5.20,%,,,0.00,100.0,
21.956432233,S0-C2-T1,MUX,5.20,%,,,0.00,100.0,
21.956432233,S0-C3-T1,MUX,5.21,%,,,0.00,100.0,
21.956432233,S0-C4-T1,MUX,5.21,%,,,0.00,100.0,
21.956432233,S0-C5-T1,MUX,5.21,%,,,0.00,100.0,
21.956432233,S0-C6-T1,MUX,5.21,%,,,0.00,100.0,
21.956432233,S0-C7-T1,MUX,5.21,%,,,0.00,100.0,
21.956432233,S1-C0-T1,MUX,5.21,%,,,0.00,100.0,
21.956432233,S1-C1-T1,MUX,5.21,%,,,0.00,100.0,
21.956432233,S1-C2-T1,MUX,5.21,%,,,0.00,100.0,
21.956432233,S1-C3-T1,MUX,5.21,%,,,0.00,100.0,
21.956432233,S1-C4-T1,MUX,5.21,%,,,0.00,100.0,
21.956432233,S1-C5-T1,MUX,5.20,%,,,0.00,100.0,
21.956432233,S1-C6-T1,MUX,5.21,%,,,0.00,100.0,
21.956432233,S1-C7-T1,MUX,5.21,%,,,0.00,100.0,
23.485510136,S0-C0,Frontend_Bound,21.19,% Slots,,,0.00,5.24,
23.485510136,S0-C0,Backend_Bound,52.48,% Slots,,,0.00,5.24,
23.485510136,S0-C0,Retiring,24.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
23.485510136,S0-C0,Backend_Bound.Memory_Bound,40.32,% Slots,,,0.00,5.24,<==
23.485510136,S0-C0,Backend_Bound.Core_Bound,12.16,% Slots,,,0.00,5.24,
23.485510136,S0-C0,Retiring.Microcode_Sequencer,6.46,% Slots,,idq.ms_uops,0.00,5.42,
23.485510136,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.40,% Clocks,,idq.ms_switches,0.00,5.35,
23.485510136,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
23.485510136,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,17.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
23.485510136,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,48.90,% Clocks,,,0.00,5.23,
23.485510136,S0-C0-T0,MUX,5.22,%,,,0.00,100.0,
23.485510136,S0-C1,Frontend_Bound,30.58,% Slots,,,0.00,5.25,
23.485510136,S0-C1,Backend_Bound,49.06,% Slots,,,0.00,5.25,
23.485510136,S0-C1,Retiring,16.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
23.485510136,S0-C1,Frontend_Bound.Frontend_Latency,36.16,% Slots,,rs_events.empty_end,0.00,5.24,
23.485510136,S0-C1,Backend_Bound.Memory_Bound,46.01,% Slots,,,0.00,5.24,
23.485510136,S0-C1,Retiring.Microcode_Sequencer,5.36,% Slots,,idq.ms_uops,0.00,5.42,
23.485510136,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.81,% Clocks,,,0.00,5.37,
23.485510136,S0-C1-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.68,% Clocks,,itlb_misses.walk_completed,0.00,5.24,
23.485510136,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
23.485510136,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.08,% Clocks,,idq.ms_switches,0.00,5.35,
23.485510136,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
23.485510136,S0-C1-T0,Backend_Bound.Memory_Bound.L2_Bound,5.35,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.23,
23.485510136,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,20.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,<==
23.485510136,S0-C1-T0,MUX,5.22,%,,,0.00,100.0,
23.485510136,S0-C2,Frontend_Bound,37.48,% Slots,,,0.00,5.25,
23.485510136,S0-C2,Backend_Bound,40.44,% Slots,,,0.00,5.25,
23.485510136,S0-C2,Retiring,17.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
23.485510136,S0-C2,Frontend_Bound.Frontend_Latency,32.31,% Slots,,rs_events.empty_end,0.00,5.24,
23.485510136,S0-C2,Backend_Bound.Memory_Bound,32.73,% Slots,,,0.00,5.24,<==
23.485510136,S0-C2,Retiring.Microcode_Sequencer,4.76,% Slots,,idq.ms_uops,0.00,5.42,
23.485510136,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.04,% Clocks,,,0.00,5.38,
23.485510136,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
23.485510136,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.09,% Clocks,,idq.ms_switches,0.00,5.35,
23.485510136,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
23.485510136,S0-C2-T0,Backend_Bound.Memory_Bound.L2_Bound,5.36,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.23,
23.485510136,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,17.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
23.485510136,S0-C2-T0,Backend_Bound.Memory_Bound.Store_Bound,21.61,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.24,
23.485510136,S0-C2-T0,MUX,5.22,%,,,0.00,100.0,
23.485510136,S0-C3,Frontend_Bound,39.03,% Slots,,,0.00,5.25,
23.485510136,S0-C3,Backend_Bound,40.72,% Slots,,,0.00,5.25,
23.485510136,S0-C3,Retiring,13.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
23.485510136,S0-C3,Frontend_Bound.Frontend_Latency,50.71,% Slots,,rs_events.empty_end,0.00,5.24,
23.485510136,S0-C3,Backend_Bound.Memory_Bound,52.95,% Slots,,,0.00,5.24,
23.485510136,S0-C3,Retiring.Microcode_Sequencer,5.15,% Slots,,idq.ms_uops,0.00,5.3,
23.485510136,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.80,% Clocks,,,0.00,5.38,
23.485510136,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
23.485510136,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.19,% Clocks,,idq.ms_switches,0.00,5.35,
23.485510136,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
23.485510136,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,18.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,<==
23.485510136,S0-C3-T0,MUX,5.23,%,,,0.00,100.0,
23.485510136,S0-C4,Frontend_Bound,35.01,% Slots,,,0.00,5.25,
23.485510136,S0-C4,Backend_Bound,41.69,% Slots,,,0.00,5.25,
23.485510136,S0-C4,Retiring,22.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
23.485510136,S0-C4,Frontend_Bound.Frontend_Latency,29.62,% Slots,,rs_events.empty_end,0.00,5.24,
23.485510136,S0-C4,Frontend_Bound.Frontend_Bandwidth,12.87,% Slots,,,0.00,5.25,
23.485510136,S0-C4,Backend_Bound.Memory_Bound,46.66,% Slots,,,0.00,5.24,<==
23.485510136,S0-C4,Retiring.Microcode_Sequencer,7.40,% Slots,,idq.ms_uops,0.00,5.25,
23.485510136,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.24,% Clocks,,,0.00,5.38,
23.485510136,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
23.485510136,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.89,% Clocks,,idq.ms_switches,0.00,5.36,
23.485510136,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,41.33,% Core_Clocks,,,0.00,5.25,
23.485510136,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
23.485510136,S0-C4-T0,Backend_Bound.Memory_Bound.L2_Bound,5.48,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.23,
23.485510136,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,15.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
23.485510136,S0-C4-T0,MUX,5.22,%,,,0.00,100.0,
23.485510136,S0-C5,Frontend_Bound,24.21,% Slots,,,0.00,5.25,
23.485510136,S0-C5,Backend_Bound,38.87,% Slots,,,0.00,5.25,
23.485510136,S0-C5,Retiring,18.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
23.485510136,S0-C5,Frontend_Bound.Frontend_Latency,19.89,% Slots,,rs_events.empty_end,0.00,5.24,
23.485510136,S0-C5,Retiring.Microcode_Sequencer,6.41,% Slots,,idq.ms_uops,0.00,5.25,
23.485510136,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.30,% Clocks,,,0.00,5.38,
23.485510136,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
23.485510136,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.96,% Clocks,,idq.ms_switches,0.00,5.35,
23.485510136,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
23.485510136,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,16.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
23.485510136,S0-C5-T0,MUX,5.23,%,,,0.00,100.0,
23.485510136,S0-C6,Frontend_Bound,44.81,% Slots,,,0.00,5.25,
23.485510136,S0-C6,Backend_Bound,35.34,% Slots,,,0.00,5.25,
23.485510136,S0-C6,Retiring,18.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
23.485510136,S0-C6,Frontend_Bound.Frontend_Latency,36.52,% Slots,,rs_events.empty_end,0.00,5.24,<==
23.485510136,S0-C6,Frontend_Bound.Frontend_Bandwidth,11.13,% Slots,,,0.00,5.25,
23.485510136,S0-C6,Backend_Bound.Memory_Bound,24.13,% Slots,,,0.00,5.24,
23.485510136,S0-C6,Backend_Bound.Core_Bound,11.21,% Slots,,,0.00,5.24,
23.485510136,S0-C6,Retiring.Microcode_Sequencer,6.99,% Slots,,idq.ms_uops,0.00,5.25,
23.485510136,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,15.84,% Clocks,,,0.00,5.38,
23.485510136,S0-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.51,% Clocks,,itlb_misses.walk_completed,0.00,5.25,
23.485510136,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
23.485510136,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.20,% Clocks,,idq.ms_switches,0.00,5.36,
23.485510136,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.61,% Core_Clocks,,,0.00,5.25,
23.485510136,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
23.485510136,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,13.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
23.485510136,S0-C6-T0,MUX,5.22,%,,,0.00,100.0,
23.485510136,S0-C7,Frontend_Bound,39.25,% Slots,,,0.00,5.24,
23.485510136,S0-C7,Backend_Bound,41.40,% Slots,,,0.00,5.24,
23.485510136,S0-C7,Retiring,17.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
23.485510136,S0-C7,Frontend_Bound.Frontend_Latency,41.30,% Slots,,rs_events.empty_end,0.00,5.24,
23.485510136,S0-C7,Frontend_Bound.Frontend_Bandwidth,12.46,% Slots,,,0.00,5.24,
23.485510136,S0-C7,Backend_Bound.Memory_Bound,42.36,% Slots,,,0.00,5.24,<==
23.485510136,S0-C7,Retiring.Microcode_Sequencer,5.57,% Slots,,idq.ms_uops,0.00,5.25,
23.485510136,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,16.22,% Clocks,,,0.00,5.38,
23.485510136,S0-C7-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.08,% Clocks,,itlb_misses.walk_completed,0.00,5.24,
23.485510136,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
23.485510136,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.72,% Clocks,,idq.ms_switches,0.00,5.35,
23.485510136,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.46,% Core_Clocks,,,0.00,5.25,
23.485510136,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
23.485510136,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,11.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
23.485510136,S0-C7-T0,MUX,5.23,%,,,0.00,100.0,
23.485510136,S1-C0,Frontend_Bound,37.03,% Slots,,,0.00,5.25,
23.485510136,S1-C0,Backend_Bound,12.58,% Slots,,,0.00,5.25,
23.485510136,S1-C0,Frontend_Bound.Frontend_Latency,21.55,% Slots,,rs_events.empty_end,0.00,5.24,<==
23.485510136,S1-C0,Frontend_Bound.Frontend_Bandwidth,15.13,% Slots,,,0.00,5.25,
23.485510136,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.56,% Clocks,,,0.00,5.38,
23.485510136,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
23.485510136,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,74.10,% Core_Clocks,,,0.00,5.24,
23.485510136,S1-C0-T0,MUX,5.23,%,,,0.00,100.0,
23.485510136,S1-C1,Frontend_Bound,35.54,% Slots,,,0.00,5.25,
23.485510136,S1-C1,Backend_Bound,38.08,% Slots,,,0.00,5.25,
23.485510136,S1-C1,Retiring,17.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
23.485510136,S1-C1,Frontend_Bound.Frontend_Latency,24.11,% Slots,,rs_events.empty_end,0.00,5.24,
23.485510136,S1-C1,Frontend_Bound.Frontend_Bandwidth,10.42,% Slots,,,0.00,5.25,
23.485510136,S1-C1,Backend_Bound.Memory_Bound,10.55,% Slots,,,0.00,5.24,
23.485510136,S1-C1,Backend_Bound.Core_Bound,27.54,% Slots,,,0.00,5.24,
23.485510136,S1-C1,Retiring.Microcode_Sequencer,10.33,% Slots,,idq.ms_uops,0.00,5.25,
23.485510136,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.89,% Clocks,,,0.00,5.38,
23.485510136,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
23.485510136,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.26,% Clocks,,idq.ms_switches,0.00,5.35,
23.485510136,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.21,% Core_Clocks,,,0.00,5.24,
23.485510136,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
23.485510136,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.75,% Clocks,,,0.00,5.23,<==
23.485510136,S1-C1-T0,MUX,5.22,%,,,0.00,100.0,
23.485510136,S1-C2,Frontend_Bound,41.29,% Slots,,,0.00,5.25,
23.485510136,S1-C2,Backend_Bound,38.05,% Slots,,,0.00,5.25,
23.485510136,S1-C2,Retiring,15.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
23.485510136,S1-C2,Frontend_Bound.Frontend_Latency,30.51,% Slots,,rs_events.empty_end,0.00,5.24,<==
23.485510136,S1-C2,Backend_Bound.Memory_Bound,13.91,% Slots,,,0.00,5.24,
23.485510136,S1-C2,Backend_Bound.Core_Bound,24.14,% Slots,,,0.00,5.24,
23.485510136,S1-C2,Retiring.Microcode_Sequencer,8.65,% Slots,,idq.ms_uops,0.00,5.25,
23.485510136,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.37,% Clocks,,,0.00,5.38,
23.485510136,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
23.485510136,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.84,% Clocks,,idq.ms_switches,0.00,5.35,
23.485510136,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
23.485510136,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.04,% Clocks,,,0.00,5.23,
23.485510136,S1-C2-T0,MUX,5.22,%,,,0.00,100.0,
23.485510136,S1-C3,Frontend_Bound,27.91,% Slots,,,0.00,5.25,
23.485510136,S1-C3,Backend_Bound,48.04,% Slots,,,0.00,5.25,<==
23.485510136,S1-C3,Retiring,20.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
23.485510136,S1-C3,Frontend_Bound.Frontend_Latency,18.42,% Slots,,rs_events.empty_end,0.00,5.25,
23.485510136,S1-C3,Backend_Bound.Memory_Bound,26.32,% Slots,,,0.00,5.25,
23.485510136,S1-C3,Backend_Bound.Core_Bound,21.73,% Slots,,,0.00,5.25,
23.485510136,S1-C3,Retiring.Microcode_Sequencer,6.59,% Slots,,idq.ms_uops,0.00,5.25,
23.485510136,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.30,% Clocks,,,0.00,5.38,
23.485510136,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
23.485510136,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.46,% Clocks,,idq.ms_switches,0.00,5.36,
23.485510136,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
23.485510136,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,14.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
23.485510136,S1-C3-T0,MUX,5.22,%,,,0.00,100.0,
23.485510136,S1-C4,Frontend_Bound,30.03,% Slots,,,0.00,5.25,
23.485510136,S1-C4,Backend_Bound,52.91,% Slots,,,0.00,5.25,
23.485510136,S1-C4,Retiring,14.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
23.485510136,S1-C4,Frontend_Bound.Frontend_Latency,25.26,% Slots,,rs_events.empty_end,0.00,5.24,
23.485510136,S1-C4,Backend_Bound.Memory_Bound,41.58,% Slots,,,0.00,5.24,
23.485510136,S1-C4,Backend_Bound.Core_Bound,11.34,% Slots,,,0.00,5.24,
23.485510136,S1-C4,Retiring.Microcode_Sequencer,7.25,% Slots,,idq.ms_uops,0.00,5.25,
23.485510136,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.47,% Clocks,,,0.00,5.38,
23.485510136,S1-C4-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.10,% Clocks,,itlb_misses.walk_completed,0.00,5.24,
23.485510136,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
23.485510136,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.83,% Clocks,,idq.ms_switches,0.00,5.36,
23.485510136,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
23.485510136,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
23.485510136,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.12,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.23,<==
23.485510136,S1-C4-T0,MUX,5.22,%,,,0.00,100.0,
23.485510136,S1-C5,Frontend_Bound,45.25,% Slots,,,0.00,5.25,
23.485510136,S1-C5,Backend_Bound,34.85,% Slots,,,0.00,5.25,
23.485510136,S1-C5,Retiring,13.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
23.485510136,S1-C5,Frontend_Bound.Frontend_Latency,32.85,% Slots,,rs_events.empty_end,0.00,5.25,<==
23.485510136,S1-C5,Backend_Bound.Memory_Bound,22.48,% Slots,,,0.00,5.25,
23.485510136,S1-C5,Backend_Bound.Core_Bound,12.37,% Slots,,,0.00,5.25,
23.485510136,S1-C5,Retiring.Microcode_Sequencer,7.62,% Slots,,idq.ms_uops,0.00,5.25,
23.485510136,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,15.52,% Clocks,,,0.00,5.38,
23.485510136,S1-C5-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.22,% Clocks,,itlb_misses.walk_completed,0.00,5.24,
23.485510136,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
23.485510136,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.86,% Clocks,,idq.ms_switches,0.00,5.35,
23.485510136,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
23.485510136,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,14.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
23.485510136,S1-C5-T0,MUX,5.22,%,,,0.00,100.0,
23.485510136,S1-C6,Frontend_Bound,34.86,% Slots,,,0.00,5.25,
23.485510136,S1-C6,Backend_Bound,40.68,% Slots,,,0.00,5.25,
23.485510136,S1-C6,Retiring,19.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
23.485510136,S1-C6,Frontend_Bound.Frontend_Latency,35.14,% Slots,,rs_events.empty_end,0.00,5.24,
23.485510136,S1-C6,Backend_Bound.Memory_Bound,11.33,% Slots,,,0.00,5.24,
23.485510136,S1-C6,Backend_Bound.Core_Bound,29.34,% Slots,,,0.00,5.24,<==
23.485510136,S1-C6,Retiring.Microcode_Sequencer,15.34,% Slots,,idq.ms_uops,0.00,5.25,
23.485510136,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.07,% Clocks,,,0.00,5.38,
23.485510136,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
23.485510136,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.06,% Clocks,,idq.ms_switches,0.00,5.36,
23.485510136,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
23.485510136,S1-C6-T0,MUX,5.22,%,,,0.00,100.0,
23.485510136,S1-C7,Frontend_Bound,35.59,% Slots,,,0.00,5.25,
23.485510136,S1-C7,Backend_Bound,40.28,% Slots,,,0.00,5.25,
23.485510136,S1-C7,Retiring,19.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
23.485510136,S1-C7,Frontend_Bound.Frontend_Latency,32.75,% Slots,,rs_events.empty_end,0.00,5.24,
23.485510136,S1-C7,Backend_Bound.Memory_Bound,11.34,% Slots,,,0.00,5.24,
23.485510136,S1-C7,Backend_Bound.Core_Bound,28.94,% Slots,,,0.00,5.24,
23.485510136,S1-C7,Retiring.Microcode_Sequencer,15.64,% Slots,,idq.ms_uops,0.00,5.25,
23.485510136,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.98,% Clocks,,,0.00,5.39,
23.485510136,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
23.485510136,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.58,% Clocks,,idq.ms_switches,0.00,5.36,
23.485510136,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
23.485510136,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.66,% Clocks,,,0.00,5.23,<==
23.485510136,S1-C7-T0,MUX,5.22,%,,,0.00,100.0,
23.485510136,S0-C0-T1,MUX,5.22,%,,,0.00,100.0,
23.485510136,S0-C1-T1,MUX,5.22,%,,,0.00,100.0,
23.485510136,S0-C2-T1,MUX,5.22,%,,,0.00,100.0,
23.485510136,S0-C3-T1,MUX,5.22,%,,,0.00,100.0,
23.485510136,S0-C4-T1,MUX,5.22,%,,,0.00,100.0,
23.485510136,S0-C5-T1,MUX,5.23,%,,,0.00,100.0,
23.485510136,S0-C6-T1,MUX,5.22,%,,,0.00,100.0,
23.485510136,S0-C7-T1,MUX,5.23,%,,,0.00,100.0,
23.485510136,S1-C0-T1,MUX,5.22,%,,,0.00,100.0,
23.485510136,S1-C1-T1,MUX,5.22,%,,,0.00,100.0,
23.485510136,S1-C2-T1,MUX,5.22,%,,,0.00,100.0,
23.485510136,S1-C3-T1,MUX,5.22,%,,,0.00,100.0,
23.485510136,S1-C4-T1,MUX,5.22,%,,,0.00,100.0,
23.485510136,S1-C5-T1,MUX,5.22,%,,,0.00,100.0,
23.485510136,S1-C6-T1,MUX,5.22,%,,,0.00,100.0,
23.485510136,S1-C7-T1,MUX,5.22,%,,,0.00,100.0,
25.022738472,S0-C0,Backend_Bound,57.55,% Slots,,,0.00,5.18,<==
25.022738472,S0-C0,Retiring,26.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
25.022738472,S0-C0,Backend_Bound.Memory_Bound,28.98,% Slots,,,0.00,5.18,
25.022738472,S0-C0,Backend_Bound.Core_Bound,28.57,% Slots,,,0.00,5.18,
25.022738472,S0-C0,Retiring.Microcode_Sequencer,6.98,% Slots,,idq.ms_uops,0.00,5.19,
25.022738472,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.86,% Clocks,,idq.ms_switches,0.00,5.26,
25.022738472,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.47,
25.022738472,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,51.83,% Clocks,,,0.00,5.2,
25.022738472,S0-C0-T0,MUX,5.18,%,,,0.00,100.0,
25.022738472,S0-C1,Frontend_Bound,26.81,% Slots,,,0.00,5.18,
25.022738472,S0-C1,Backend_Bound,52.93,% Slots,,,0.00,5.18,
25.022738472,S0-C1,Retiring,13.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
25.022738472,S0-C1,Frontend_Bound.Frontend_Latency,22.05,% Slots,,rs_events.empty_end,0.00,5.18,
25.022738472,S0-C1,Backend_Bound.Memory_Bound,77.11,% Slots,,,0.00,5.18,<==
25.022738472,S0-C1,Retiring.Microcode_Sequencer,5.71,% Slots,,idq.ms_uops,0.00,5.19,
25.022738472,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.40,% Clocks,,,0.00,5.26,
25.022738472,S0-C1-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.00,% Clocks,,itlb_misses.walk_completed,0.00,5.2,
25.022738472,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
25.022738472,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.06,% Clocks,,idq.ms_switches,0.00,5.26,
25.022738472,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.47,
25.022738472,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
25.022738472,S0-C1-T0,MUX,5.18,%,,,0.00,100.0,
25.022738472,S0-C2,Frontend_Bound,33.07,% Slots,,,0.00,5.19,
25.022738472,S0-C2,Backend_Bound,24.38,% Slots,,,0.00,5.19,
25.022738472,S0-C2,Retiring,34.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
25.022738472,S0-C2,Frontend_Bound.Frontend_Latency,19.60,% Slots,,rs_events.empty_end,0.00,5.19,
25.022738472,S0-C2,Frontend_Bound.Frontend_Bandwidth,11.58,% Slots,,,0.00,5.19,
25.022738472,S0-C2,Backend_Bound.Memory_Bound,18.16,% Slots,,,0.00,5.19,
25.022738472,S0-C2,Retiring.Microcode_Sequencer,3.36,% Slots,,idq.ms_uops,0.00,5.19,<==
25.022738472,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.23,% Clocks,,,0.00,5.26,
25.022738472,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
25.022738472,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.30,% Clocks,,idq.ms_switches,0.00,5.26,
25.022738472,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,65.85,% Core_Clocks,,,0.00,5.2,
25.022738472,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
25.022738472,S0-C2-T0,MUX,5.19,%,,,0.00,100.0,
25.022738472,S0-C3,Frontend_Bound,37.92,% Slots,,,0.00,5.18,
25.022738472,S0-C3,Backend_Bound,41.93,% Slots,,,0.00,5.18,<==
25.022738472,S0-C3,Retiring,16.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
25.022738472,S0-C3,Frontend_Bound.Frontend_Latency,33.30,% Slots,,rs_events.empty_end,0.00,5.18,
25.022738472,S0-C3,Backend_Bound.Memory_Bound,22.55,% Slots,,,0.00,5.18,
25.022738472,S0-C3,Backend_Bound.Core_Bound,19.38,% Slots,,,0.00,5.18,
25.022738472,S0-C3,Retiring.Microcode_Sequencer,5.61,% Slots,,idq.ms_uops,0.00,5.19,
25.022738472,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.62,% Clocks,,,0.00,5.26,
25.022738472,S0-C3-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.01,% Clocks,,itlb_misses.walk_completed,0.00,5.19,
25.022738472,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
25.022738472,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.65,% Clocks,,idq.ms_switches,0.00,5.26,
25.022738472,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.46,
25.022738472,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,16.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
25.022738472,S0-C3-T0,MUX,5.18,%,,,0.00,100.0,
25.022738472,S0-C4,Frontend_Bound,38.16,% Slots,,,0.00,5.19,
25.022738472,S0-C4,Backend_Bound,37.89,% Slots,,,0.00,5.19,
25.022738472,S0-C4,Retiring,19.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
25.022738472,S0-C4,Frontend_Bound.Frontend_Latency,35.60,% Slots,,rs_events.empty_end,0.00,5.19,<==
25.022738472,S0-C4,Backend_Bound.Memory_Bound,27.72,% Slots,,,0.00,5.19,
25.022738472,S0-C4,Backend_Bound.Core_Bound,10.17,% Slots,,,0.00,5.19,
25.022738472,S0-C4,Retiring.Microcode_Sequencer,6.37,% Slots,,idq.ms_uops,0.00,5.19,
25.022738472,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.91,% Clocks,,,0.00,5.26,
25.022738472,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
25.022738472,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.05,% Clocks,,idq.ms_switches,0.00,5.26,
25.022738472,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.46,
25.022738472,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,10.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
25.022738472,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.79,% Clocks,,,0.00,5.2,
25.022738472,S0-C4-T0,MUX,5.19,%,,,0.00,100.0,
25.022738472,S0-C5,Frontend_Bound,32.30,% Slots,,,0.00,5.18,
25.022738472,S0-C5,Backend_Bound,46.69,% Slots,,,0.00,5.18,
25.022738472,S0-C5,Retiring,23.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
25.022738472,S0-C5,Frontend_Bound.Frontend_Latency,24.83,% Slots,,rs_events.empty_end,0.00,5.18,
25.022738472,S0-C5,Backend_Bound.Memory_Bound,35.12,% Slots,,,0.00,5.18,<==
25.022738472,S0-C5,Backend_Bound.Core_Bound,11.57,% Slots,,,0.00,5.18,
25.022738472,S0-C5,Retiring.Microcode_Sequencer,6.77,% Slots,,idq.ms_uops,0.00,5.18,
25.022738472,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.20,% Clocks,,,0.00,5.26,
25.022738472,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
25.022738472,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.31,% Clocks,,idq.ms_switches,0.00,5.26,
25.022738472,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.47,
25.022738472,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,16.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
25.022738472,S0-C5-T0,MUX,5.18,%,,,0.00,100.0,
25.022738472,S0-C6,Frontend_Bound,38.61,% Slots,,,0.00,5.19,
25.022738472,S0-C6,Backend_Bound,42.76,% Slots,,,0.00,5.19,
25.022738472,S0-C6,Retiring,14.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
25.022738472,S0-C6,Frontend_Bound.Frontend_Latency,34.53,% Slots,,rs_events.empty_end,0.00,5.19,
25.022738472,S0-C6,Backend_Bound.Memory_Bound,29.45,% Slots,,,0.00,5.19,
25.022738472,S0-C6,Backend_Bound.Core_Bound,13.31,% Slots,,,0.00,5.19,
25.022738472,S0-C6,Retiring.Microcode_Sequencer,6.88,% Slots,,idq.ms_uops,0.00,5.19,
25.022738472,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.51,% Clocks,,,0.00,5.25,
25.022738472,S0-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.26,% Clocks,,itlb_misses.walk_completed,0.00,5.2,
25.022738472,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
25.022738472,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.22,% Clocks,,idq.ms_switches,0.00,5.25,
25.022738472,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.47,
25.022738472,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,21.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,<==
25.022738472,S0-C6-T0,MUX,5.19,%,,,0.00,100.0,
25.022738472,S0-C7,Frontend_Bound,37.69,% Slots,,,0.00,5.18,
25.022738472,S0-C7,Backend_Bound,41.18,% Slots,,,0.00,5.18,
25.022738472,S0-C7,Retiring,13.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
25.022738472,S0-C7,Frontend_Bound.Frontend_Latency,33.27,% Slots,,rs_events.empty_end,0.00,5.18,
25.022738472,S0-C7,Frontend_Bound.Frontend_Bandwidth,23.18,% Slots,,,0.00,5.18,
25.022738472,S0-C7,Backend_Bound.Memory_Bound,25.77,% Slots,,,0.00,5.18,<==
25.022738472,S0-C7,Backend_Bound.Core_Bound,15.40,% Slots,,,0.00,5.18,
25.022738472,S0-C7,Retiring.Microcode_Sequencer,6.92,% Slots,,idq.ms_uops,0.00,5.19,
25.022738472,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,16.45,% Clocks,,,0.00,5.25,
25.022738472,S0-C7-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.31,% Clocks,,itlb_misses.walk_completed,0.00,5.2,
25.022738472,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
25.022738472,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.54,% Clocks,,idq.ms_switches,0.00,5.25,
25.022738472,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.27,% Core_Clocks,,,0.00,5.2,
25.022738472,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,16.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.46,
25.022738472,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,11.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
25.022738472,S0-C7-T0,MUX,5.18,%,,,0.00,100.0,
25.022738472,S1-C0,Frontend_Bound,44.71,% Slots,,,0.00,5.19,
25.022738472,S1-C0,Backend_Bound,10.35,% Slots,,,0.00,5.19,
25.022738472,S1-C0,Frontend_Bound.Frontend_Latency,33.85,% Slots,,rs_events.empty_end,0.00,5.19,<==
25.022738472,S1-C0,Frontend_Bound.Frontend_Bandwidth,12.89,% Slots,,,0.00,5.19,
25.022738472,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.02,% Clocks,,,0.00,5.25,
25.022738472,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
25.022738472,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,52.89,% Core_Clocks,,,0.00,5.2,
25.022738472,S1-C0-T0,MUX,5.19,%,,,0.00,100.0,
25.022738472,S1-C1,Backend_Bound,48.16,% Slots,,,0.00,5.18,
25.022738472,S1-C1,Retiring,24.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
25.022738472,S1-C1,Backend_Bound.Memory_Bound,21.09,% Slots,,,0.00,5.18,
25.022738472,S1-C1,Backend_Bound.Core_Bound,27.07,% Slots,,,0.00,5.18,<==
25.022738472,S1-C1,Retiring.Microcode_Sequencer,13.59,% Slots,,idq.ms_uops,0.00,5.19,
25.022738472,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.75,% Clocks,,idq.ms_switches,0.00,5.24,
25.022738472,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.47,
25.022738472,S1-C1-T0,MUX,5.19,%,,,0.00,100.0,
25.022738472,S1-C2,Backend_Bound,37.35,% Slots,,,0.00,5.19,<==
25.022738472,S1-C2,Backend_Bound.Memory_Bound,20.00,% Slots,,,0.00,5.19,
25.022738472,S1-C2,Backend_Bound.Core_Bound,17.35,% Slots,,,0.00,5.19,
25.022738472,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.47,
25.022738472,S1-C2-T0,MUX,5.19,%,,,0.00,100.0,
25.022738472,S1-C3,Frontend_Bound,24.57,% Slots,,,0.00,5.19,
25.022738472,S1-C3,Backend_Bound,47.37,% Slots,,,0.00,5.19,
25.022738472,S1-C3,Retiring,21.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
25.022738472,S1-C3,Frontend_Bound.Frontend_Latency,19.46,% Slots,,rs_events.empty_end,0.00,5.19,
25.022738472,S1-C3,Backend_Bound.Memory_Bound,28.07,% Slots,,,0.00,5.19,
25.022738472,S1-C3,Backend_Bound.Core_Bound,19.30,% Slots,,,0.00,5.19,
25.022738472,S1-C3,Retiring.Microcode_Sequencer,7.01,% Slots,,idq.ms_uops,0.00,5.19,
25.022738472,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.15,% Clocks,,,0.00,5.24,
25.022738472,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
25.022738472,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.71,% Clocks,,idq.ms_switches,0.00,5.24,
25.022738472,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.47,<==
25.022738472,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,9.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
25.022738472,S1-C3-T0,MUX,5.19,%,,,0.00,100.0,
25.022738472,S1-C4,Frontend_Bound,22.17,% Slots,,,0.00,5.19,
25.022738472,S1-C4,Backend_Bound,50.50,% Slots,,,0.00,5.19,
25.022738472,S1-C4,Retiring,17.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
25.022738472,S1-C4,Frontend_Bound.Frontend_Latency,19.83,% Slots,,rs_events.empty_end,0.00,5.19,
25.022738472,S1-C4,Backend_Bound.Memory_Bound,32.16,% Slots,,,0.00,5.19,
25.022738472,S1-C4,Backend_Bound.Core_Bound,18.33,% Slots,,,0.00,5.19,
25.022738472,S1-C4,Retiring.Microcode_Sequencer,6.30,% Slots,,idq.ms_uops,0.00,5.19,
25.022738472,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.96,% Clocks,,,0.00,5.24,
25.022738472,S1-C4-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.37,% Clocks,,itlb_misses.walk_completed,0.00,5.2,
25.022738472,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
25.022738472,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.61,% Clocks,,idq.ms_switches,0.00,5.24,
25.022738472,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.47,<==
25.022738472,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.21,% Clocks,,,0.00,5.2,
25.022738472,S1-C4-T0,MUX,5.19,%,,,0.00,100.0,
25.022738472,S1-C5,Frontend_Bound,21.21,% Slots,,,0.00,5.19,
25.022738472,S1-C5,Backend_Bound,47.89,% Slots,,,0.00,5.19,
25.022738472,S1-C5,Retiring,19.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
25.022738472,S1-C5,Frontend_Bound.Frontend_Latency,22.54,% Slots,,rs_events.empty_end,0.00,5.19,
25.022738472,S1-C5,Backend_Bound.Memory_Bound,35.24,% Slots,,,0.00,5.19,
25.022738472,S1-C5,Backend_Bound.Core_Bound,12.65,% Slots,,,0.00,5.19,
25.022738472,S1-C5,Retiring.Microcode_Sequencer,11.01,% Slots,,idq.ms_uops,0.00,5.18,
25.022738472,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.06,% Clocks,,idq.ms_switches,0.00,5.24,
25.022738472,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.47,<==
25.022738472,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.20,% Clocks,,,0.00,5.2,
25.022738472,S1-C5-T0,MUX,5.18,%,,,0.00,100.0,
25.022738472,S1-C6,Frontend_Bound,23.14,% Slots,,,0.00,5.19,
25.022738472,S1-C6,Backend_Bound,46.15,% Slots,,,0.00,5.19,
25.022738472,S1-C6,Retiring,17.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
25.022738472,S1-C6,Frontend_Bound.Frontend_Latency,20.89,% Slots,,rs_events.empty_end,0.00,5.19,
25.022738472,S1-C6,Backend_Bound.Memory_Bound,19.10,% Slots,,,0.00,5.19,
25.022738472,S1-C6,Backend_Bound.Core_Bound,27.05,% Slots,,,0.00,5.19,
25.022738472,S1-C6,Retiring.Microcode_Sequencer,7.92,% Slots,,idq.ms_uops,0.00,5.19,
25.022738472,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.56,% Clocks,,,0.00,5.24,
25.022738472,S1-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.56,% Clocks,,itlb_misses.walk_completed,0.00,5.2,
25.022738472,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
25.022738472,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.92,% Clocks,,idq.ms_switches,0.00,5.24,
25.022738472,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.47,
25.022738472,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.38,% Clocks,,,0.00,5.2,<==
25.022738472,S1-C6-T0,MUX,5.19,%,,,0.00,100.0,
25.022738472,S1-C7,Backend_Bound,65.96,% Slots,,,0.00,5.19,
25.022738472,S1-C7,Retiring,21.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
25.022738472,S1-C7,Backend_Bound.Memory_Bound,15.11,% Slots,,,0.00,5.19,
25.022738472,S1-C7,Backend_Bound.Core_Bound,50.85,% Slots,,,0.00,5.19,<==
25.022738472,S1-C7,Retiring.Microcode_Sequencer,9.95,% Slots,,idq.ms_uops,0.00,5.19,
25.022738472,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.63,% Clocks,,idq.ms_switches,0.00,5.23,
25.022738472,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.46,
25.022738472,S1-C7-T0,MUX,5.19,%,,,0.00,100.0,
25.022738472,S0-C0-T1,MUX,5.18,%,,,0.00,100.0,
25.022738472,S0-C1-T1,MUX,5.19,%,,,0.00,100.0,
25.022738472,S0-C2-T1,MUX,5.19,%,,,0.00,100.0,
25.022738472,S0-C3-T1,MUX,5.18,%,,,0.00,100.0,
25.022738472,S0-C4-T1,MUX,5.19,%,,,0.00,100.0,
25.022738472,S0-C5-T1,MUX,5.18,%,,,0.00,100.0,
25.022738472,S0-C6-T1,MUX,5.19,%,,,0.00,100.0,
25.022738472,S0-C7-T1,MUX,5.18,%,,,0.00,100.0,
25.022738472,S1-C0-T1,MUX,5.19,%,,,0.00,100.0,
25.022738472,S1-C1-T1,MUX,5.18,%,,,0.00,100.0,
25.022738472,S1-C2-T1,MUX,5.19,%,,,0.00,100.0,
25.022738472,S1-C3-T1,MUX,5.19,%,,,0.00,100.0,
25.022738472,S1-C4-T1,MUX,5.19,%,,,0.00,100.0,
25.022738472,S1-C5-T1,MUX,5.19,%,,,0.00,100.0,
25.022738472,S1-C6-T1,MUX,5.19,%,,,0.00,100.0,
25.022738472,S1-C7-T1,MUX,5.19,%,,,0.00,100.0,
26.568954395,S0-C0,Backend_Bound,48.58,% Slots,,,0.00,5.3,
26.568954395,S0-C0,Backend_Bound.Memory_Bound,27.76,% Slots,,,0.00,5.25,<==
26.568954395,S0-C0,Backend_Bound.Core_Bound,20.82,% Slots,,,0.00,5.25,
26.568954395,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
26.568954395,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,10.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
26.568954395,S0-C0-T0,MUX,5.17,%,,,0.00,100.0,
26.568954395,S0-C1,Frontend_Bound,31.84,% Slots,,,0.00,5.3,<==
26.568954395,S0-C1,Bad_Speculation,12.11,% Slots,,,0.00,5.3,
26.568954395,S0-C1,Backend_Bound,22.47,% Slots,,,0.00,5.3,
26.568954395,S0-C1,Frontend_Bound.Frontend_Latency,17.52,% Slots,,rs_events.empty_end,0.00,5.3,
26.568954395,S0-C1,Frontend_Bound.Frontend_Bandwidth,20.79,% Slots,,,0.00,5.36,
26.568954395,S0-C1,Bad_Speculation.Branch_Mispredicts,11.82,% Slots,,br_misp_retired.all_branches,0.00,5.3,
26.568954395,S0-C1,Backend_Bound.Memory_Bound,12.33,% Slots,,,0.00,5.26,
26.568954395,S0-C1,Backend_Bound.Core_Bound,10.15,% Slots,,,0.00,5.26,
26.568954395,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.32,% Clocks,,,0.00,5.17,
26.568954395,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
26.568954395,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,55.92,% Core_Clocks,,,0.00,5.44,
26.568954395,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.42,% Core_Clocks,,,0.00,5.18,
26.568954395,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
26.568954395,S0-C1-T0,MUX,5.17,%,,,0.00,100.0,
26.568954395,S0-C2,Frontend_Bound,29.86,% Slots,,,0.00,5.31,
26.568954395,S0-C2,Backend_Bound,48.42,% Slots,,,0.00,5.31,
26.568954395,S0-C2,Retiring,19.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
26.568954395,S0-C2,Frontend_Bound.Frontend_Latency,18.79,% Slots,,rs_events.empty_end,0.00,5.31,
26.568954395,S0-C2,Frontend_Bound.Frontend_Bandwidth,14.11,% Slots,,,0.00,5.36,
26.568954395,S0-C2,Backend_Bound.Memory_Bound,45.58,% Slots,,,0.00,5.25,<==
26.568954395,S0-C2,Retiring.Microcode_Sequencer,6.58,% Slots,,idq.ms_uops,0.00,5.19,
26.568954395,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.13,% Clocks,,,0.00,5.17,
26.568954395,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
26.568954395,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.21,% Clocks,,idq.ms_switches,0.00,5.17,
26.568954395,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.61,% Core_Clocks,,,0.00,5.44,
26.568954395,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
26.568954395,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,15.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
26.568954395,S0-C2-T0,MUX,5.17,%,,,0.00,100.0,
26.568954395,S0-C3,Frontend_Bound,30.74,% Slots,,,0.00,5.31,
26.568954395,S0-C3,Backend_Bound,40.54,% Slots,,,0.00,5.31,
26.568954395,S0-C3,Retiring,16.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
26.568954395,S0-C3,Frontend_Bound.Frontend_Latency,16.06,% Slots,,rs_events.empty_end,0.00,5.31,
26.568954395,S0-C3,Frontend_Bound.Frontend_Bandwidth,12.87,% Slots,,,0.00,5.37,
26.568954395,S0-C3,Backend_Bound.Memory_Bound,29.95,% Slots,,,0.00,5.25,<==
26.568954395,S0-C3,Backend_Bound.Core_Bound,10.59,% Slots,,,0.00,5.25,
26.568954395,S0-C3,Retiring.Microcode_Sequencer,6.85,% Slots,,idq.ms_uops,0.00,5.18,
26.568954395,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.10,% Clocks,,,0.00,5.17,
26.568954395,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
26.568954395,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.79,% Clocks,,idq.ms_switches,0.00,5.17,
26.568954395,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.16,% Core_Clocks,,,0.00,5.44,
26.568954395,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
26.568954395,S0-C3-T0,Backend_Bound.Memory_Bound.L2_Bound,5.64,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.18,
26.568954395,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
26.568954395,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.18,% Clocks,,,0.00,5.17,
26.568954395,S0-C3-T0,MUX,5.17,%,,,0.00,100.0,
26.568954395,S0-C4,Frontend_Bound,45.59,% Slots,,,0.00,5.31,
26.568954395,S0-C4,Backend_Bound,30.19,% Slots,,,0.00,5.31,
26.568954395,S0-C4,Retiring,18.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
26.568954395,S0-C4,Frontend_Bound.Frontend_Latency,40.50,% Slots,,rs_events.empty_end,0.00,5.31,<==
26.568954395,S0-C4,Backend_Bound.Memory_Bound,19.21,% Slots,,,0.00,5.25,
26.568954395,S0-C4,Backend_Bound.Core_Bound,10.98,% Slots,,,0.00,5.25,
26.568954395,S0-C4,Retiring.Microcode_Sequencer,6.11,% Slots,,idq.ms_uops,0.00,5.19,
26.568954395,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.88,% Clocks,,,0.00,5.17,
26.568954395,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
26.568954395,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.62,% Clocks,,idq.ms_switches,0.00,5.17,
26.568954395,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.17,
26.568954395,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.01,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
26.568954395,S0-C4-T0,MUX,5.17,%,,,0.00,100.0,
26.568954395,S0-C5,Frontend_Bound,30.31,% Slots,,,0.00,5.3,
26.568954395,S0-C5,Backend_Bound,45.76,% Slots,,,0.00,5.3,
26.568954395,S0-C5,Retiring,21.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
26.568954395,S0-C5,Frontend_Bound.Frontend_Latency,21.87,% Slots,,rs_events.empty_end,0.00,5.3,
26.568954395,S0-C5,Backend_Bound.Memory_Bound,41.88,% Slots,,,0.00,5.26,<==
26.568954395,S0-C5,Retiring.Microcode_Sequencer,5.75,% Slots,,idq.ms_uops,0.00,5.19,
26.568954395,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.14,% Clocks,,,0.00,5.17,
26.568954395,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
26.568954395,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.59,% Clocks,,idq.ms_switches,0.00,5.17,
26.568954395,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
26.568954395,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,14.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
26.568954395,S0-C5-T0,MUX,5.17,%,,,0.00,100.0,
26.568954395,S0-C6,Frontend_Bound,40.93,% Slots,,,0.00,5.31,
26.568954395,S0-C6,Backend_Bound,34.86,% Slots,,,0.00,5.31,
26.568954395,S0-C6,Retiring,14.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
26.568954395,S0-C6,Frontend_Bound.Frontend_Latency,29.13,% Slots,,rs_events.empty_end,0.00,5.31,<==
26.568954395,S0-C6,Frontend_Bound.Frontend_Bandwidth,23.06,% Slots,,,0.00,5.37,
26.568954395,S0-C6,Backend_Bound.Memory_Bound,30.36,% Slots,,,0.00,5.25,
26.568954395,S0-C6,Retiring.Microcode_Sequencer,6.84,% Slots,,idq.ms_uops,0.00,5.19,
26.568954395,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,17.18,% Clocks,,,0.00,5.17,
26.568954395,S0-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.87,% Clocks,,itlb_misses.walk_completed,0.00,5.18,
26.568954395,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
26.568954395,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.84,% Clocks,,idq.ms_switches,0.00,5.17,
26.568954395,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.60,% Core_Clocks,,,0.00,5.44,
26.568954395,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
26.568954395,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,13.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
26.568954395,S0-C6-T0,MUX,5.17,%,,,0.00,100.0,
26.568954395,S0-C7,Frontend_Bound,40.28,% Slots,,,0.00,5.31,
26.568954395,S0-C7,Backend_Bound,40.37,% Slots,,,0.00,5.31,
26.568954395,S0-C7,Retiring,13.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
26.568954395,S0-C7,Frontend_Bound.Frontend_Latency,34.44,% Slots,,rs_events.empty_end,0.00,5.31,
26.568954395,S0-C7,Backend_Bound.Memory_Bound,27.36,% Slots,,,0.00,5.26,<==
26.568954395,S0-C7,Backend_Bound.Core_Bound,13.01,% Slots,,,0.00,5.26,
26.568954395,S0-C7,Retiring.Microcode_Sequencer,5.46,% Slots,,idq.ms_uops,0.00,5.19,
26.568954395,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,15.44,% Clocks,,,0.00,5.17,
26.568954395,S0-C7-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,7.53,% Clocks,,itlb_misses.walk_completed,0.00,5.18,
26.568954395,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
26.568954395,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.92,% Clocks,,idq.ms_switches,0.00,5.17,
26.568954395,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
26.568954395,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,15.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
26.568954395,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.72,% Clocks,,,0.00,5.17,
26.568954395,S0-C7-T0,MUX,5.17,%,,,0.00,100.0,
26.568954395,S1-C0,Frontend_Bound,38.59,% Slots,,,0.00,5.31,
26.568954395,S1-C0,Backend_Bound,13.68,% Slots,,,0.00,5.31,
26.568954395,S1-C0,Frontend_Bound.Frontend_Latency,24.04,% Slots,,rs_events.empty_end,0.00,5.31,<==
26.568954395,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.51,% Clocks,,,0.00,5.18,
26.568954395,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
26.568954395,S1-C0-T0,MUX,5.17,%,,,0.00,100.0,
26.568954395,S1-C1,Frontend_Bound,35.63,% Slots,,,0.00,5.31,
26.568954395,S1-C1,Backend_Bound,37.97,% Slots,,,0.00,5.31,
26.568954395,S1-C1,Retiring,17.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
26.568954395,S1-C1,Frontend_Bound.Frontend_Latency,31.08,% Slots,,rs_events.empty_end,0.00,5.31,
26.568954395,S1-C1,Backend_Bound.Memory_Bound,10.45,% Slots,,,0.00,5.26,
26.568954395,S1-C1,Backend_Bound.Core_Bound,27.52,% Slots,,,0.00,5.26,
26.568954395,S1-C1,Retiring.Microcode_Sequencer,14.44,% Slots,,idq.ms_uops,0.00,5.18,
26.568954395,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.14,% Clocks,,,0.00,5.18,
26.568954395,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
26.568954395,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.16,% Clocks,,idq.ms_switches,0.00,5.18,
26.568954395,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
26.568954395,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.51,% Clocks,,,0.00,5.17,<==
26.568954395,S1-C1-T0,MUX,5.17,%,,,0.00,100.0,
26.568954395,S1-C2,Frontend_Bound,40.08,% Slots,,,0.00,5.32,
26.568954395,S1-C2,Backend_Bound,38.81,% Slots,,,0.00,5.32,
26.568954395,S1-C2,Retiring,14.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
26.568954395,S1-C2,Frontend_Bound.Frontend_Latency,33.66,% Slots,,rs_events.empty_end,0.00,5.32,
26.568954395,S1-C2,Backend_Bound.Memory_Bound,16.04,% Slots,,,0.00,5.26,
26.568954395,S1-C2,Backend_Bound.Core_Bound,22.76,% Slots,,,0.00,5.26,
26.568954395,S1-C2,Retiring.Microcode_Sequencer,7.80,% Slots,,idq.ms_uops,0.00,5.18,
26.568954395,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.24,% Clocks,,,0.00,5.18,
26.568954395,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
26.568954395,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.72,% Clocks,,idq.ms_switches,0.00,5.18,<==
26.568954395,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,
26.568954395,S1-C2-T0,MUX,5.17,%,,,0.00,100.0,
26.568954395,S1-C3,Frontend_Bound,30.45,% Slots,,,0.00,5.32,
26.568954395,S1-C3,Backend_Bound,52.17,% Slots,,,0.00,5.32,<==
26.568954395,S1-C3,Retiring,13.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
26.568954395,S1-C3,Frontend_Bound.Frontend_Latency,26.48,% Slots,,rs_events.empty_end,0.00,5.32,
26.568954395,S1-C3,Backend_Bound.Memory_Bound,26.20,% Slots,,,0.00,5.26,
26.568954395,S1-C3,Backend_Bound.Core_Bound,25.97,% Slots,,,0.00,5.26,
26.568954395,S1-C3,Retiring.Microcode_Sequencer,6.21,% Slots,,idq.ms_uops,0.00,5.18,
26.568954395,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.79,% Clocks,,,0.00,5.18,
26.568954395,S1-C3-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.11,% Clocks,,itlb_misses.walk_completed,0.00,5.17,
26.568954395,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
26.568954395,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.56,% Clocks,,idq.ms_switches,0.00,5.18,
26.568954395,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
26.568954395,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.44,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
26.568954395,S1-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,20.56,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.22,
26.568954395,S1-C3-T0,MUX,5.17,%,,,0.00,100.0,
26.568954395,S1-C4,Frontend_Bound,27.79,% Slots,,,0.00,5.32,
26.568954395,S1-C4,Backend_Bound,47.88,% Slots,,,0.00,5.32,
26.568954395,S1-C4,Retiring,20.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
26.568954395,S1-C4,Frontend_Bound.Frontend_Latency,20.82,% Slots,,rs_events.empty_end,0.00,5.32,
26.568954395,S1-C4,Backend_Bound.Memory_Bound,27.21,% Slots,,,0.00,5.27,
26.568954395,S1-C4,Backend_Bound.Core_Bound,20.67,% Slots,,,0.00,5.27,
26.568954395,S1-C4,Retiring.Microcode_Sequencer,6.54,% Slots,,idq.ms_uops,0.00,5.18,
26.568954395,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.81,% Clocks,,,0.00,5.18,
26.568954395,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
26.568954395,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.08,% Clocks,,idq.ms_switches,0.00,5.18,
26.568954395,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,<==
26.568954395,S1-C4-T0,Backend_Bound.Memory_Bound.L2_Bound,5.74,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.18,
26.568954395,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
26.568954395,S1-C4-T0,MUX,5.17,%,,,0.00,100.0,
26.568954395,S1-C5,Frontend_Bound,44.65,% Slots,,,0.00,5.32,
26.568954395,S1-C5,Backend_Bound,36.13,% Slots,,,0.00,5.32,
26.568954395,S1-C5,Retiring,15.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
26.568954395,S1-C5,Frontend_Bound.Frontend_Latency,40.32,% Slots,,rs_events.empty_end,0.00,5.32,<==
26.568954395,S1-C5,Backend_Bound.Memory_Bound,16.28,% Slots,,,0.00,5.27,
26.568954395,S1-C5,Backend_Bound.Core_Bound,19.85,% Slots,,,0.00,5.27,
26.568954395,S1-C5,Retiring.Microcode_Sequencer,6.64,% Slots,,idq.ms_uops,0.00,5.18,
26.568954395,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.49,% Clocks,,,0.00,5.18,
26.568954395,S1-C5-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.39,% Clocks,,itlb_misses.walk_completed,0.00,5.17,
26.568954395,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
26.568954395,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.54,% Clocks,,idq.ms_switches,0.00,5.18,
26.568954395,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
26.568954395,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,10.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
26.568954395,S1-C5-T0,MUX,5.17,%,,,0.00,100.0,
26.568954395,S1-C6,Frontend_Bound,38.20,% Slots,,,0.00,5.33,
26.568954395,S1-C6,Backend_Bound,35.98,% Slots,,,0.00,5.33,
26.568954395,S1-C6,Retiring,17.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
26.568954395,S1-C6,Frontend_Bound.Frontend_Latency,34.06,% Slots,,rs_events.empty_end,0.00,5.33,<==
26.568954395,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.16,% Slots,,,0.00,5.39,
26.568954395,S1-C6,Backend_Bound.Memory_Bound,11.77,% Slots,,,0.00,5.27,
26.568954395,S1-C6,Backend_Bound.Core_Bound,24.21,% Slots,,,0.00,5.27,
26.568954395,S1-C6,Retiring.Microcode_Sequencer,13.49,% Slots,,idq.ms_uops,0.00,5.18,
26.568954395,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.86,% Clocks,,,0.00,5.18,
26.568954395,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
26.568954395,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.00,% Clocks,,idq.ms_switches,0.00,5.18,
26.568954395,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
26.568954395,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.16,% Clocks,,,0.00,5.17,
26.568954395,S1-C6-T0,MUX,5.17,%,,,0.00,100.0,
26.568954395,S1-C7,Frontend_Bound,34.92,% Slots,,,0.00,5.33,
26.568954395,S1-C7,Bad_Speculation,14.72,% Slots,,,0.00,5.33,
26.568954395,S1-C7,Backend_Bound,29.58,% Slots,,,0.00,5.33,
26.568954395,S1-C7,Retiring,18.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
26.568954395,S1-C7,Frontend_Bound.Frontend_Bandwidth,52.39,% Slots,,,0.00,5.39,<==
26.568954395,S1-C7,Bad_Speculation.Branch_Mispredicts,13.16,% Slots,,br_misp_retired.all_branches,0.00,5.18,
26.568954395,S1-C7,Backend_Bound.Core_Bound,21.87,% Slots,,,0.00,5.27,
26.568954395,S1-C7,Retiring.Microcode_Sequencer,15.36,% Slots,,idq.ms_uops,0.00,5.18,
26.568954395,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.17,% Clocks,,idq.ms_switches,0.00,5.18,
26.568954395,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.20,% Clocks,,,0.00,5.17,
26.568954395,S1-C7-T0,MUX,5.17,%,,,0.00,100.0,
26.568954395,S0-C0-T1,MUX,5.17,%,,,0.00,100.0,
26.568954395,S0-C1-T1,MUX,5.17,%,,,0.00,100.0,
26.568954395,S0-C2-T1,MUX,5.17,%,,,0.00,100.0,
26.568954395,S0-C3-T1,MUX,5.17,%,,,0.00,100.0,
26.568954395,S0-C4-T1,MUX,5.17,%,,,0.00,100.0,
26.568954395,S0-C5-T1,MUX,5.17,%,,,0.00,100.0,
26.568954395,S0-C6-T1,MUX,5.17,%,,,0.00,100.0,
26.568954395,S0-C7-T1,MUX,5.17,%,,,0.00,100.0,
26.568954395,S1-C0-T1,MUX,5.17,%,,,0.00,100.0,
26.568954395,S1-C1-T1,MUX,5.17,%,,,0.00,100.0,
26.568954395,S1-C2-T1,MUX,5.17,%,,,0.00,100.0,
26.568954395,S1-C3-T1,MUX,5.17,%,,,0.00,100.0,
26.568954395,S1-C4-T1,MUX,5.17,%,,,0.00,100.0,
26.568954395,S1-C5-T1,MUX,5.17,%,,,0.00,100.0,
26.568954395,S1-C6-T1,MUX,5.17,%,,,0.00,100.0,
26.568954395,S1-C7-T1,MUX,5.17,%,,,0.00,100.0,
28.121879543,S0-C0,Frontend_Bound,21.77,% Slots,,,0.00,5.21,
28.121879543,S0-C0,Backend_Bound,51.36,% Slots,,,0.00,5.16,
28.121879543,S0-C0,Retiring,24.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
28.121879543,S0-C0,Frontend_Bound.Frontend_Latency,17.79,% Slots,,rs_events.empty_end,0.00,5.26,
28.121879543,S0-C0,Backend_Bound.Memory_Bound,40.19,% Slots,,,0.00,5.16,<==
28.121879543,S0-C0,Backend_Bound.Core_Bound,11.17,% Slots,,,0.00,5.16,
28.121879543,S0-C0,Retiring.Microcode_Sequencer,5.98,% Slots,,idq.ms_uops,0.00,5.22,
28.121879543,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,15.28,% Clocks,,,0.00,5.3,
28.121879543,S0-C0-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,7.58,% Clocks,,itlb_misses.walk_completed,0.00,5.42,
28.121879543,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
28.121879543,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.05,% Clocks,,idq.ms_switches,0.00,5.26,
28.121879543,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,16.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,
28.121879543,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,15.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
28.121879543,S0-C0-T0,MUX,5.15,%,,,0.00,100.0,
28.121879543,S0-C1,Frontend_Bound,35.13,% Slots,,,0.00,5.21,
28.121879543,S0-C1,Backend_Bound,44.83,% Slots,,,0.00,5.16,<==
28.121879543,S0-C1,Retiring,15.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
28.121879543,S0-C1,Frontend_Bound.Frontend_Latency,34.85,% Slots,,rs_events.empty_end,0.00,5.26,
28.121879543,S0-C1,Retiring.Microcode_Sequencer,7.43,% Slots,,idq.ms_uops,0.00,5.23,
28.121879543,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.04,% Clocks,,,0.00,5.3,
28.121879543,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
28.121879543,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.27,% Clocks,,idq.ms_switches,0.00,5.26,
28.121879543,S0-C1-T0,MUX,5.15,%,,,0.00,100.0,
28.121879543,S0-C2,Frontend_Bound,33.51,% Slots,,,0.00,5.21,
28.121879543,S0-C2,Backend_Bound,45.43,% Slots,,,0.00,5.16,
28.121879543,S0-C2,Retiring,17.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
28.121879543,S0-C2,Frontend_Bound.Frontend_Latency,28.73,% Slots,,rs_events.empty_end,0.00,5.26,
28.121879543,S0-C2,Backend_Bound.Memory_Bound,40.16,% Slots,,,0.00,5.15,<==
28.121879543,S0-C2,Retiring.Microcode_Sequencer,5.52,% Slots,,idq.ms_uops,0.00,5.23,
28.121879543,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.05,% Clocks,,,0.00,5.3,
28.121879543,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
28.121879543,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.57,% Clocks,,idq.ms_switches,0.00,5.26,
28.121879543,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,
28.121879543,S0-C2-T0,Backend_Bound.Memory_Bound.L2_Bound,5.94,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.15,
28.121879543,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,14.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
28.121879543,S0-C2-T0,MUX,5.15,%,,,0.00,100.0,
28.121879543,S0-C3,Frontend_Bound,38.89,% Slots,,,0.00,5.21,
28.121879543,S0-C3,Backend_Bound,42.06,% Slots,,,0.00,5.16,
28.121879543,S0-C3,Retiring,17.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
28.121879543,S0-C3,Frontend_Bound.Frontend_Latency,44.24,% Slots,,rs_events.empty_end,0.00,5.26,
28.121879543,S0-C3,Backend_Bound.Memory_Bound,32.30,% Slots,,,0.00,5.16,<==
28.121879543,S0-C3,Retiring.Microcode_Sequencer,5.89,% Slots,,idq.ms_uops,0.00,5.23,
28.121879543,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.72,% Clocks,,,0.00,5.3,
28.121879543,S0-C3-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.46,% Clocks,,itlb_misses.walk_completed,0.00,5.41,
28.121879543,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
28.121879543,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.78,% Clocks,,idq.ms_switches,0.00,5.27,
28.121879543,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,
28.121879543,S0-C3-T0,Backend_Bound.Memory_Bound.L2_Bound,5.22,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.15,
28.121879543,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,14.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
28.121879543,S0-C3-T0,MUX,5.15,%,,,0.00,100.0,
28.121879543,S0-C4,Frontend_Bound,25.71,% Slots,,,0.00,5.21,
28.121879543,S0-C4,Backend_Bound,50.96,% Slots,,,0.00,5.16,
28.121879543,S0-C4,Retiring,21.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
28.121879543,S0-C4,Frontend_Bound.Frontend_Latency,23.38,% Slots,,rs_events.empty_end,0.00,5.25,
28.121879543,S0-C4,Backend_Bound.Memory_Bound,60.38,% Slots,,,0.00,5.16,<==
28.121879543,S0-C4,Retiring.Microcode_Sequencer,5.88,% Slots,,idq.ms_uops,0.00,5.24,
28.121879543,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.12,% Clocks,,idq.ms_switches,0.00,5.27,
28.121879543,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,
28.121879543,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
28.121879543,S0-C4-T0,MUX,5.15,%,,,0.00,100.0,
28.121879543,S0-C5,Frontend_Bound,35.16,% Slots,,,0.00,5.21,
28.121879543,S0-C5,Bad_Speculation,10.65,% Slots,,,0.00,5.17,
28.121879543,S0-C5,Backend_Bound,14.21,% Slots,,,0.00,5.17,
28.121879543,S0-C5,Frontend_Bound.Frontend_Latency,20.11,% Slots,,rs_events.empty_end,0.00,5.25,<==
28.121879543,S0-C5,Frontend_Bound.Frontend_Bandwidth,10.13,% Slots,,,0.00,5.21,
28.121879543,S0-C5,Bad_Speculation.Branch_Mispredicts,10.25,% Slots,,br_misp_retired.all_branches,0.00,5.15,
28.121879543,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.47,% Clocks,,,0.00,5.3,
28.121879543,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
28.121879543,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.33,% Core_Clocks,,,0.00,5.16,
28.121879543,S0-C5-T0,MUX,5.15,%,,,0.00,100.0,
28.121879543,S0-C6,Frontend_Bound,44.48,% Slots,,,0.00,5.21,
28.121879543,S0-C6,Backend_Bound,36.05,% Slots,,,0.00,5.16,
28.121879543,S0-C6,Retiring,13.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
28.121879543,S0-C6,Frontend_Bound.Frontend_Latency,43.35,% Slots,,rs_events.empty_end,0.00,5.25,<==
28.121879543,S0-C6,Backend_Bound.Memory_Bound,72.83,% Slots,,,0.00,5.15,
28.121879543,S0-C6,Retiring.Microcode_Sequencer,6.40,% Slots,,idq.ms_uops,0.00,5.24,
28.121879543,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,15.38,% Clocks,,,0.00,5.31,
28.121879543,S0-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,7.55,% Clocks,,itlb_misses.walk_completed,0.00,5.41,
28.121879543,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
28.121879543,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.41,% Clocks,,idq.ms_switches,0.00,5.27,
28.121879543,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,
28.121879543,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,14.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
28.121879543,S0-C6-T0,MUX,5.15,%,,,0.00,100.0,
28.121879543,S0-C7,Frontend_Bound,33.39,% Slots,,,0.00,5.2,
28.121879543,S0-C7,Backend_Bound,46.38,% Slots,,,0.00,5.16,<==
28.121879543,S0-C7,Retiring,15.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
28.121879543,S0-C7,Frontend_Bound.Frontend_Latency,28.66,% Slots,,rs_events.empty_end,0.00,5.25,
28.121879543,S0-C7,Retiring.Microcode_Sequencer,8.04,% Slots,,idq.ms_uops,0.00,5.24,
28.121879543,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.31,% Clocks,,,0.00,5.31,
28.121879543,S0-C7-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.07,% Clocks,,itlb_misses.walk_completed,0.00,5.42,
28.121879543,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
28.121879543,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.74,% Clocks,,idq.ms_switches,0.00,5.27,
28.121879543,S0-C7-T0,MUX,5.15,%,,,0.00,100.0,
28.121879543,S1-C0,Frontend_Bound,37.64,% Slots,,,0.00,5.21,
28.121879543,S1-C0,Backend_Bound,14.02,% Slots,,,0.00,5.16,
28.121879543,S1-C0,Frontend_Bound.Frontend_Latency,25.30,% Slots,,rs_events.empty_end,0.00,5.26,<==
28.121879543,S1-C0,Frontend_Bound.Frontend_Bandwidth,16.87,% Slots,,,0.00,5.21,
28.121879543,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.64,% Clocks,,,0.00,5.31,
28.121879543,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
28.121879543,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.15,% Core_Clocks,,,0.00,5.16,
28.121879543,S1-C0-T0,MUX,5.14,%,,,0.00,100.0,
28.121879543,S1-C1,Frontend_Bound,22.56,% Slots,,,0.00,5.2,
28.121879543,S1-C1,Backend_Bound,44.63,% Slots,,,0.00,5.16,
28.121879543,S1-C1,Retiring,14.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
28.121879543,S1-C1,Frontend_Bound.Frontend_Latency,20.45,% Slots,,rs_events.empty_end,0.00,5.25,
28.121879543,S1-C1,Backend_Bound.Core_Bound,49.18,% Slots,,,0.00,5.15,
28.121879543,S1-C1,Retiring.Microcode_Sequencer,10.82,% Slots,,idq.ms_uops,0.00,5.24,
28.121879543,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.11,% Clocks,,,0.00,5.31,
28.121879543,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
28.121879543,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.73,% Clocks,,idq.ms_switches,0.00,5.27,
28.121879543,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.56,% Clocks,,,0.00,5.41,<==
28.121879543,S1-C1-T0,MUX,5.15,%,,,0.00,100.0,
28.121879543,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.45,% Slots,,,0.00,5.2,
28.121879543,S1-C2,Backend_Bound.Memory_Bound,48.63,% Slots,,,0.00,5.15,
28.121879543,S1-C2,Backend_Bound.Core_Bound,11.31,% Slots,,,0.00,5.15,
28.121879543,S1-C2,Retiring.Microcode_Sequencer,13.12,% Slots,,idq.ms_uops,0.00,5.25,
28.121879543,S1-C2,Backend_Bound,59.93,% Slots,,,0.00,5.16,
28.121879543,S1-C2,Retiring,17.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
28.121879543,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.62,% Clocks,,idq.ms_switches,0.00,5.27,
28.121879543,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.64,% Core_Clocks,,,0.00,5.16,
28.121879543,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.91,% Core_Clocks,,,0.00,5.42,
28.121879543,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,<==
28.121879543,S1-C2-T0,MUX,5.15,%,,,0.00,100.0,
28.121879543,S1-C3,Frontend_Bound,20.59,% Slots,,,0.00,5.19,
28.121879543,S1-C3,Backend_Bound,47.11,% Slots,,,0.00,5.16,
28.121879543,S1-C3,Retiring,19.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
28.121879543,S1-C3,Frontend_Bound.Frontend_Latency,16.29,% Slots,,rs_events.empty_end,0.00,5.25,
28.121879543,S1-C3,Frontend_Bound.Frontend_Bandwidth,41.13,% Slots,,,0.00,5.19,
28.121879543,S1-C3,Backend_Bound.Core_Bound,53.25,% Slots,,,0.00,5.15,
28.121879543,S1-C3,Retiring.Microcode_Sequencer,14.95,% Slots,,idq.ms_uops,0.00,5.25,
28.121879543,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.65,% Clocks,,,0.00,5.31,
28.121879543,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
28.121879543,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.39,% Clocks,,idq.ms_switches,0.00,5.28,
28.121879543,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.14,% Core_Clocks,,,0.00,5.16,
28.121879543,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.56,% Core_Clocks,,,0.00,5.42,
28.121879543,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.19,% Clocks,,,0.00,5.41,<==
28.121879543,S1-C3-T0,MUX,5.15,%,,,0.00,100.0,
28.121879543,S1-C4,Frontend_Bound,21.07,% Slots,,,0.00,5.19,
28.121879543,S1-C4,Backend_Bound,47.19,% Slots,,,0.00,5.16,
28.121879543,S1-C4,Retiring,19.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
28.121879543,S1-C4,Frontend_Bound.Frontend_Latency,20.52,% Slots,,rs_events.empty_end,0.00,5.25,
28.121879543,S1-C4,Frontend_Bound.Frontend_Bandwidth,38.04,% Slots,,,0.00,5.19,
28.121879543,S1-C4,Backend_Bound.Core_Bound,52.81,% Slots,,,0.00,5.15,<==
28.121879543,S1-C4,Retiring.Microcode_Sequencer,14.60,% Slots,,idq.ms_uops,0.00,5.25,
28.121879543,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.41,% Clocks,,,0.00,5.32,
28.121879543,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
28.121879543,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.40,% Clocks,,idq.ms_switches,0.00,5.28,
28.121879543,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.61,% Core_Clocks,,,0.00,5.16,
28.121879543,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.80,% Core_Clocks,,,0.00,5.42,
28.121879543,S1-C4-T0,MUX,5.15,%,,,0.00,100.0,
28.121879543,S1-C5,Frontend_Bound.Frontend_Bandwidth,78.62,% Slots,,,0.00,5.19,
28.121879543,S1-C5,Backend_Bound.Core_Bound,49.92,% Slots,,,0.00,5.15,<==
28.121879543,S1-C5,Retiring.Microcode_Sequencer,12.80,% Slots,,idq.ms_uops,0.00,5.25,
28.121879543,S1-C5,Backend_Bound,46.12,% Slots,,,0.00,5.16,
28.121879543,S1-C5,Retiring,24.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
28.121879543,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.96,% Clocks,,idq.ms_switches,0.00,5.28,
28.121879543,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.60,% Core_Clocks,,,0.00,5.15,
28.121879543,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.41,% Core_Clocks,,,0.00,5.41,
28.121879543,S1-C5-T0,MUX,5.14,%,,,0.00,100.0,
28.121879543,S1-C6,Backend_Bound,64.99,% Slots,,,0.00,5.16,
28.121879543,S1-C6,Retiring,18.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
28.121879543,S1-C6,Backend_Bound.Core_Bound,74.83,% Slots,,,0.00,5.15,
28.121879543,S1-C6,Retiring.Microcode_Sequencer,13.20,% Slots,,idq.ms_uops,0.00,5.25,
28.121879543,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.02,% Clocks,,idq.ms_switches,0.00,5.29,
28.121879543,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.12,% Clocks,,,0.00,5.41,<==
28.121879543,S1-C6-T0,MUX,5.15,%,,,0.00,100.0,
28.121879543,S1-C7,Backend_Bound,64.02,% Slots,,,0.00,5.16,
28.121879543,S1-C7,Retiring,19.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
28.121879543,S1-C7,Backend_Bound.Memory_Bound,55.80,% Slots,,,0.00,5.15,
28.121879543,S1-C7,Retiring.Microcode_Sequencer,14.62,% Slots,,idq.ms_uops,0.00,5.26,
28.121879543,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.80,% Clocks,,idq.ms_switches,0.00,5.29,
28.121879543,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,<==
28.121879543,S1-C7-T0,MUX,5.15,%,,,0.00,100.0,
28.121879543,S0-C0-T1,MUX,5.15,%,,,0.00,100.0,
28.121879543,S0-C1-T1,MUX,5.15,%,,,0.00,100.0,
28.121879543,S0-C2-T1,MUX,5.15,%,,,0.00,100.0,
28.121879543,S0-C3-T1,MUX,5.15,%,,,0.00,100.0,
28.121879543,S0-C4-T1,MUX,5.15,%,,,0.00,100.0,
28.121879543,S0-C5-T1,MUX,5.15,%,,,0.00,100.0,
28.121879543,S0-C6-T1,MUX,5.15,%,,,0.00,100.0,
28.121879543,S0-C7-T1,MUX,5.15,%,,,0.00,100.0,
28.121879543,S1-C0-T1,MUX,5.14,%,,,0.00,100.0,
28.121879543,S1-C1-T1,MUX,5.15,%,,,0.00,100.0,
28.121879543,S1-C2-T1,MUX,5.15,%,,,0.00,100.0,
28.121879543,S1-C3-T1,MUX,5.15,%,,,0.00,100.0,
28.121879543,S1-C4-T1,MUX,5.15,%,,,0.00,100.0,
28.121879543,S1-C5-T1,MUX,5.14,%,,,0.00,100.0,
28.121879543,S1-C6-T1,MUX,5.15,%,,,0.00,100.0,
28.121879543,S1-C7-T1,MUX,5.15,%,,,0.00,100.0,
29.648340511,S0-C0,Backend_Bound,55.90,% Slots,,,0.00,5.22,
29.648340511,S0-C0,Retiring,25.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
29.648340511,S0-C0,Backend_Bound.Memory_Bound,36.69,% Slots,,,0.00,5.22,<==
29.648340511,S0-C0,Backend_Bound.Core_Bound,19.20,% Slots,,,0.00,5.22,
29.648340511,S0-C0,Retiring.Microcode_Sequencer,6.77,% Slots,,idq.ms_uops,0.00,5.24,
29.648340511,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.69,% Clocks,,idq.ms_switches,0.00,5.24,
29.648340511,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
29.648340511,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,12.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
29.648340511,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.59,% Clocks,,,0.00,5.24,
29.648340511,S0-C0-T0,MUX,5.22,%,,,0.00,100.0,
29.648340511,S0-C1,Frontend_Bound,33.68,% Slots,,,0.00,5.22,
29.648340511,S0-C1,Backend_Bound,47.57,% Slots,,,0.00,5.22,
29.648340511,S0-C1,Retiring,14.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
29.648340511,S0-C1,Frontend_Bound.Frontend_Latency,24.64,% Slots,,rs_events.empty_end,0.00,5.22,
29.648340511,S0-C1,Backend_Bound.Memory_Bound,34.79,% Slots,,,0.00,5.22,<==
29.648340511,S0-C1,Backend_Bound.Core_Bound,12.78,% Slots,,,0.00,5.22,
29.648340511,S0-C1,Retiring.Microcode_Sequencer,6.28,% Slots,,idq.ms_uops,0.00,5.24,
29.648340511,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.10,% Clocks,,,0.00,5.25,
29.648340511,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
29.648340511,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.05,% Clocks,,idq.ms_switches,0.00,5.25,
29.648340511,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
29.648340511,S0-C1-T0,Backend_Bound.Memory_Bound.L2_Bound,5.18,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.24,
29.648340511,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,17.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
29.648340511,S0-C1-T0,Backend_Bound.Memory_Bound.Store_Bound,20.64,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.23,
29.648340511,S0-C1-T0,MUX,5.22,%,,,0.00,100.0,
29.648340511,S0-C2,Frontend_Bound,38.78,% Slots,,,0.00,5.21,
29.648340511,S0-C2,Backend_Bound,42.28,% Slots,,,0.00,5.21,
29.648340511,S0-C2,Retiring,16.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
29.648340511,S0-C2,Frontend_Bound.Frontend_Latency,30.45,% Slots,,rs_events.empty_end,0.00,5.21,
29.648340511,S0-C2,Backend_Bound.Memory_Bound,30.70,% Slots,,,0.00,5.21,<==
29.648340511,S0-C2,Backend_Bound.Core_Bound,11.58,% Slots,,,0.00,5.21,
29.648340511,S0-C2,Retiring.Microcode_Sequencer,6.03,% Slots,,idq.ms_uops,0.00,5.24,
29.648340511,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.80,% Clocks,,,0.00,5.24,
29.648340511,S0-C2-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.76,% Clocks,,itlb_misses.walk_completed,0.00,5.23,
29.648340511,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
29.648340511,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.15,% Clocks,,idq.ms_switches,0.00,5.24,
29.648340511,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
29.648340511,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,16.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
29.648340511,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,60.84,% Clocks,,,0.00,5.24,
29.648340511,S0-C2-T0,MUX,5.21,%,,,0.00,100.0,
29.648340511,S0-C3,Frontend_Bound,33.27,% Slots,,,0.00,5.22,
29.648340511,S0-C3,Backend_Bound,44.07,% Slots,,,0.00,5.22,
29.648340511,S0-C3,Retiring,18.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
29.648340511,S0-C3,Frontend_Bound.Frontend_Latency,25.91,% Slots,,rs_events.empty_end,0.00,5.22,
29.648340511,S0-C3,Backend_Bound.Memory_Bound,38.98,% Slots,,,0.00,5.22,<==
29.648340511,S0-C3,Retiring.Microcode_Sequencer,5.75,% Slots,,idq.ms_uops,0.00,5.22,
29.648340511,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.69,% Clocks,,,0.00,5.24,
29.648340511,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
29.648340511,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.57,% Clocks,,idq.ms_switches,0.00,5.24,
29.648340511,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
29.648340511,S0-C3-T0,Backend_Bound.Memory_Bound.L2_Bound,5.04,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.24,
29.648340511,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,17.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
29.648340511,S0-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,21.45,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.23,
29.648340511,S0-C3-T0,MUX,5.22,%,,,0.00,100.0,
29.648340511,S0-C4,Frontend_Bound,36.57,% Slots,,,0.00,5.22,
29.648340511,S0-C4,Backend_Bound,39.15,% Slots,,,0.00,5.22,
29.648340511,S0-C4,Retiring,14.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
29.648340511,S0-C4,Frontend_Bound.Frontend_Latency,25.19,% Slots,,rs_events.empty_end,0.00,5.22,
29.648340511,S0-C4,Backend_Bound.Memory_Bound,29.24,% Slots,,,0.00,5.22,
29.648340511,S0-C4,Retiring.Microcode_Sequencer,7.19,% Slots,,idq.ms_uops,0.00,5.22,
29.648340511,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,15.38,% Clocks,,,0.00,5.24,
29.648340511,S0-C4-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.01,% Clocks,,itlb_misses.walk_completed,0.00,5.23,
29.648340511,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
29.648340511,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.86,% Clocks,,idq.ms_switches,0.00,5.24,
29.648340511,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
29.648340511,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,18.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,<==
29.648340511,S0-C4-T0,MUX,5.22,%,,,0.00,100.0,
29.648340511,S0-C5,Frontend_Bound,37.29,% Slots,,,0.00,5.22,
29.648340511,S0-C5,Backend_Bound,43.41,% Slots,,,0.00,5.22,
29.648340511,S0-C5,Retiring,19.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
29.648340511,S0-C5,Frontend_Bound.Frontend_Latency,36.56,% Slots,,rs_events.empty_end,0.00,5.22,
29.648340511,S0-C5,Backend_Bound.Memory_Bound,26.62,% Slots,,,0.00,5.22,<==
29.648340511,S0-C5,Backend_Bound.Core_Bound,16.79,% Slots,,,0.00,5.22,
29.648340511,S0-C5,Retiring.Microcode_Sequencer,6.91,% Slots,,idq.ms_uops,0.00,5.22,
29.648340511,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,15.32,% Clocks,,,0.00,5.24,
29.648340511,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
29.648340511,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.45,% Clocks,,idq.ms_switches,0.00,5.24,
29.648340511,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
29.648340511,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,13.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
29.648340511,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.04,% Clocks,,,0.00,5.24,
29.648340511,S0-C5-T0,MUX,5.22,%,,,0.00,100.0,
29.648340511,S0-C6,Frontend_Bound,32.86,% Slots,,,0.00,5.22,
29.648340511,S0-C6,Backend_Bound,43.93,% Slots,,,0.00,5.22,
29.648340511,S0-C6,Retiring,19.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
29.648340511,S0-C6,Frontend_Bound.Frontend_Latency,27.17,% Slots,,rs_events.empty_end,0.00,5.22,
29.648340511,S0-C6,Backend_Bound.Memory_Bound,30.48,% Slots,,,0.00,5.22,
29.648340511,S0-C6,Backend_Bound.Core_Bound,13.44,% Slots,,,0.00,5.22,
29.648340511,S0-C6,Retiring.Microcode_Sequencer,7.37,% Slots,,idq.ms_uops,0.00,5.22,
29.648340511,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.36,% Clocks,,,0.00,5.24,
29.648340511,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
29.648340511,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.45,% Clocks,,idq.ms_switches,0.00,5.24,
29.648340511,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
29.648340511,S0-C6-T0,Backend_Bound.Memory_Bound.L2_Bound,5.34,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.24,
29.648340511,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,16.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
29.648340511,S0-C6-T0,Backend_Bound.Memory_Bound.Store_Bound,22.90,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.23,<==
29.648340511,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.29,% Clocks,,,0.00,5.24,
29.648340511,S0-C6-T0,MUX,5.22,%,,,0.00,100.0,
29.648340511,S0-C7,Frontend_Bound,35.62,% Slots,,,0.00,5.22,
29.648340511,S0-C7,Backend_Bound,42.90,% Slots,,,0.00,5.22,
29.648340511,S0-C7,Retiring,15.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
29.648340511,S0-C7,Frontend_Bound.Frontend_Latency,30.14,% Slots,,rs_events.empty_end,0.00,5.22,
29.648340511,S0-C7,Frontend_Bound.Frontend_Bandwidth,16.02,% Slots,,,0.00,5.22,
29.648340511,S0-C7,Backend_Bound.Memory_Bound,33.45,% Slots,,,0.00,5.22,<==
29.648340511,S0-C7,Retiring.Microcode_Sequencer,5.85,% Slots,,idq.ms_uops,0.00,5.22,
29.648340511,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.90,% Clocks,,,0.00,5.24,
29.648340511,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
29.648340511,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.94,% Clocks,,idq.ms_switches,0.00,5.24,
29.648340511,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.39,% Core_Clocks,,,0.00,5.23,
29.648340511,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
29.648340511,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,16.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
29.648340511,S0-C7-T0,MUX,5.22,%,,,0.00,100.0,
29.648340511,S1-C0,Frontend_Bound,35.59,% Slots,,,0.00,5.22,
29.648340511,S1-C0,Backend_Bound,15.43,% Slots,,,0.00,5.22,
29.648340511,S1-C0,Frontend_Bound.Frontend_Latency,21.12,% Slots,,rs_events.empty_end,0.00,5.22,<==
29.648340511,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.07,% Slots,,,0.00,5.22,
29.648340511,S1-C0,Backend_Bound.Memory_Bound,15.23,% Slots,,,0.00,5.22,
29.648340511,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.81,% Clocks,,,0.00,5.24,
29.648340511,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
29.648340511,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,64.94,% Core_Clocks,,,0.00,5.23,
29.648340511,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.73,% Core_Clocks,,,0.00,5.23,
29.648340511,S1-C0-T0,MUX,5.22,%,,,0.00,100.0,
29.648340511,S1-C1,Backend_Bound,48.64,% Slots,,,0.00,5.22,
29.648340511,S1-C1,Retiring,20.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
29.648340511,S1-C1,Backend_Bound.Core_Bound,55.77,% Slots,,,0.00,5.22,<==
29.648340511,S1-C1,Retiring.Microcode_Sequencer,13.09,% Slots,,idq.ms_uops,0.00,5.23,
29.648340511,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.75,% Clocks,,idq.ms_switches,0.00,5.24,
29.648340511,S1-C1-T0,MUX,5.22,%,,,0.00,100.0,
29.648340511,S1-C2,Backend_Bound,70.77,% Slots,,,0.00,5.22,
29.648340511,S1-C2,Retiring,10.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
29.648340511,S1-C2,Backend_Bound.Memory_Bound,51.78,% Slots,,,0.00,5.22,
29.648340511,S1-C2,Backend_Bound.Core_Bound,18.99,% Slots,,,0.00,5.22,
29.648340511,S1-C2,Retiring.Microcode_Sequencer,9.45,% Slots,,idq.ms_uops,0.00,5.23,
29.648340511,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.38,% Clocks,,idq.ms_switches,0.00,5.24,
29.648340511,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,<==
29.648340511,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
29.648340511,S1-C2-T0,MUX,5.22,%,,,0.00,100.0,
29.648340511,S1-C3,Backend_Bound,48.82,% Slots,,,0.00,5.22,
29.648340511,S1-C3,Retiring,21.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
29.648340511,S1-C3,Backend_Bound.Core_Bound,55.26,% Slots,,,0.00,5.22,<==
29.648340511,S1-C3,Retiring.Microcode_Sequencer,13.54,% Slots,,idq.ms_uops,0.00,5.23,
29.648340511,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.53,% Clocks,,idq.ms_switches,0.00,5.23,
29.648340511,S1-C3-T0,MUX,5.22,%,,,0.00,100.0,
29.648340511,S1-C4,Backend_Bound,48.80,% Slots,,,0.00,5.22,
29.648340511,S1-C4,Retiring,18.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
29.648340511,S1-C4,Backend_Bound.Core_Bound,54.71,% Slots,,,0.00,5.22,<==
29.648340511,S1-C4,Retiring.Microcode_Sequencer,13.06,% Slots,,idq.ms_uops,0.00,5.23,
29.648340511,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.66,% Clocks,,idq.ms_switches,0.00,5.23,
29.648340511,S1-C4-T0,MUX,5.22,%,,,0.00,100.0,
29.648340511,S1-C5,Backend_Bound,47.85,% Slots,,,0.00,5.22,
29.648340511,S1-C5,Retiring,19.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
29.648340511,S1-C5,Backend_Bound.Core_Bound,54.77,% Slots,,,0.00,5.22,<==
29.648340511,S1-C5,Retiring.Microcode_Sequencer,10.50,% Slots,,idq.ms_uops,0.00,5.23,
29.648340511,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.40,% Clocks,,idq.ms_switches,0.00,5.23,
29.648340511,S1-C5-T0,MUX,5.22,%,,,0.00,100.0,
29.648340511,S1-C6,Backend_Bound,48.05,% Slots,,,0.00,5.22,
29.648340511,S1-C6,Retiring,18.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
29.648340511,S1-C6,Backend_Bound.Core_Bound,55.35,% Slots,,,0.00,5.22,<==
29.648340511,S1-C6,Retiring.Microcode_Sequencer,12.68,% Slots,,idq.ms_uops,0.00,5.23,
29.648340511,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.49,% Clocks,,idq.ms_switches,0.00,5.23,
29.648340511,S1-C6-T0,MUX,5.22,%,,,0.00,100.0,
29.648340511,S1-C7,Backend_Bound,48.56,% Slots,,,0.00,5.22,
29.648340511,S1-C7,Retiring,20.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
29.648340511,S1-C7,Backend_Bound.Core_Bound,54.96,% Slots,,,0.00,5.22,<==
29.648340511,S1-C7,Retiring.Microcode_Sequencer,13.66,% Slots,,idq.ms_uops,0.00,5.23,
29.648340511,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.28,% Clocks,,idq.ms_switches,0.00,5.23,
29.648340511,S1-C7-T0,MUX,5.22,%,,,0.00,100.0,
29.648340511,S0-C0-T1,MUX,5.22,%,,,0.00,100.0,
29.648340511,S0-C1-T1,MUX,5.22,%,,,0.00,100.0,
29.648340511,S0-C2-T1,MUX,5.21,%,,,0.00,100.0,
29.648340511,S0-C3-T1,MUX,5.22,%,,,0.00,100.0,
29.648340511,S0-C4-T1,MUX,5.22,%,,,0.00,100.0,
29.648340511,S0-C5-T1,MUX,5.22,%,,,0.00,100.0,
29.648340511,S0-C6-T1,MUX,5.22,%,,,0.00,100.0,
29.648340511,S0-C7-T1,MUX,5.22,%,,,0.00,100.0,
29.648340511,S1-C0-T1,MUX,5.22,%,,,0.00,100.0,
29.648340511,S1-C1-T1,MUX,5.22,%,,,0.00,100.0,
29.648340511,S1-C2-T1,MUX,5.22,%,,,0.00,100.0,
29.648340511,S1-C3-T1,MUX,5.22,%,,,0.00,100.0,
29.648340511,S1-C4-T1,MUX,5.22,%,,,0.00,100.0,
29.648340511,S1-C5-T1,MUX,5.22,%,,,0.00,100.0,
29.648340511,S1-C6-T1,MUX,5.22,%,,,0.00,100.0,
29.648340511,S1-C7-T1,MUX,5.22,%,,,0.00,100.0,
31.186241743,S0-C0,Backend_Bound,52.39,% Slots,,,0.00,5.2,
31.186241743,S0-C0,Retiring,27.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
31.186241743,S0-C0,Backend_Bound.Memory_Bound,43.54,% Slots,,,0.00,5.2,<==
31.186241743,S0-C0,Retiring.Microcode_Sequencer,6.39,% Slots,,idq.ms_uops,0.00,5.2,
31.186241743,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.81,% Clocks,,idq.ms_switches,0.00,5.2,
31.186241743,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.46,
31.186241743,S0-C0-T0,Backend_Bound.Memory_Bound.L2_Bound,5.38,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.46,
31.186241743,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,14.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
31.186241743,S0-C0-T0,MUX,5.20,%,,,0.00,100.0,
31.186241743,S0-C1,Frontend_Bound,34.11,% Slots,,,0.00,5.2,
31.186241743,S0-C1,Backend_Bound,25.62,% Slots,,,0.00,5.2,
31.186241743,S0-C1,Frontend_Bound.Frontend_Latency,21.54,% Slots,,rs_events.empty_end,0.00,5.2,<==
31.186241743,S0-C1,Frontend_Bound.Frontend_Bandwidth,10.29,% Slots,,,0.00,5.2,
31.186241743,S0-C1,Backend_Bound.Memory_Bound,18.71,% Slots,,,0.00,5.2,
31.186241743,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.88,% Clocks,,,0.00,5.21,
31.186241743,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
31.186241743,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,63.78,% Core_Clocks,,,0.00,5.2,
31.186241743,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.62,% Core_Clocks,,,0.00,5.2,
31.186241743,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.47,
31.186241743,S0-C1-T0,MUX,5.20,%,,,0.00,100.0,
31.186241743,S0-C2,Frontend_Bound,29.46,% Slots,,,0.00,5.2,
31.186241743,S0-C2,Backend_Bound,47.07,% Slots,,,0.00,5.2,
31.186241743,S0-C2,Retiring,19.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
31.186241743,S0-C2,Frontend_Bound.Frontend_Latency,29.40,% Slots,,rs_events.empty_end,0.00,5.2,
31.186241743,S0-C2,Backend_Bound.Memory_Bound,45.35,% Slots,,,0.00,5.2,
31.186241743,S0-C2,Retiring.Microcode_Sequencer,5.99,% Slots,,idq.ms_uops,0.00,5.2,
31.186241743,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.24,% Clocks,,,0.00,5.2,
31.186241743,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
31.186241743,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.23,% Clocks,,idq.ms_switches,0.00,5.2,
31.186241743,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.47,
31.186241743,S0-C2-T0,Backend_Bound.Memory_Bound.L2_Bound,6.23,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.47,
31.186241743,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,15.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
31.186241743,S0-C2-T0,Backend_Bound.Memory_Bound.Store_Bound,21.68,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.46,<==
31.186241743,S0-C2-T0,MUX,5.20,%,,,0.00,100.0,
31.186241743,S0-C3,Frontend_Bound,37.69,% Slots,,,0.00,5.2,
31.186241743,S0-C3,Backend_Bound,41.29,% Slots,,,0.00,5.2,
31.186241743,S0-C3,Retiring,15.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
31.186241743,S0-C3,Frontend_Bound.Frontend_Latency,27.57,% Slots,,rs_events.empty_end,0.00,5.2,
31.186241743,S0-C3,Backend_Bound.Memory_Bound,34.34,% Slots,,,0.00,5.2,
31.186241743,S0-C3,Retiring.Microcode_Sequencer,5.91,% Slots,,idq.ms_uops,0.00,5.2,
31.186241743,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.63,% Clocks,,,0.00,5.21,
31.186241743,S0-C3-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.40,% Clocks,,itlb_misses.walk_completed,0.00,5.2,
31.186241743,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
31.186241743,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.28,% Clocks,,idq.ms_switches,0.00,5.21,
31.186241743,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.47,
31.186241743,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,17.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.47,<==
31.186241743,S0-C3-T0,MUX,5.20,%,,,0.00,100.0,
31.186241743,S0-C4,Frontend_Bound,33.65,% Slots,,,0.00,5.2,
31.186241743,S0-C4,Backend_Bound,45.01,% Slots,,,0.00,5.2,
31.186241743,S0-C4,Retiring,17.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
31.186241743,S0-C4,Frontend_Bound.Frontend_Latency,28.58,% Slots,,rs_events.empty_end,0.00,5.2,
31.186241743,S0-C4,Backend_Bound.Memory_Bound,35.98,% Slots,,,0.00,5.2,<==
31.186241743,S0-C4,Retiring.Microcode_Sequencer,5.73,% Slots,,idq.ms_uops,0.00,5.2,
31.186241743,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.85,% Clocks,,,0.00,5.2,
31.186241743,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
31.186241743,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.60,% Clocks,,idq.ms_switches,0.00,5.2,
31.186241743,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.47,
31.186241743,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,18.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
31.186241743,S0-C4-T0,MUX,5.20,%,,,0.00,100.0,
31.186241743,S0-C5,Frontend_Bound,43.91,% Slots,,,0.00,5.2,
31.186241743,S0-C5,Backend_Bound,36.09,% Slots,,,0.00,5.2,
31.186241743,S0-C5,Retiring,18.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
31.186241743,S0-C5,Frontend_Bound.Frontend_Latency,33.05,% Slots,,rs_events.empty_end,0.00,5.2,<==
31.186241743,S0-C5,Backend_Bound.Memory_Bound,21.72,% Slots,,,0.00,5.2,
31.186241743,S0-C5,Backend_Bound.Core_Bound,14.37,% Slots,,,0.00,5.2,
31.186241743,S0-C5,Retiring.Microcode_Sequencer,6.11,% Slots,,idq.ms_uops,0.00,5.2,
31.186241743,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,15.45,% Clocks,,,0.00,5.2,
31.186241743,S0-C5-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.02,% Clocks,,itlb_misses.walk_completed,0.00,5.2,
31.186241743,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
31.186241743,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.07,% Clocks,,idq.ms_switches,0.00,5.2,
31.186241743,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.46,
31.186241743,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,15.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
31.186241743,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.03,% Clocks,,,0.00,5.2,
31.186241743,S0-C5-T0,MUX,5.20,%,,,0.00,100.0,
31.186241743,S0-C6,Frontend_Bound,37.40,% Slots,,,0.00,5.2,
31.186241743,S0-C6,Backend_Bound,41.02,% Slots,,,0.00,5.2,
31.186241743,S0-C6,Retiring,14.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
31.186241743,S0-C6,Frontend_Bound.Frontend_Latency,30.59,% Slots,,rs_events.empty_end,0.00,5.2,
31.186241743,S0-C6,Backend_Bound.Memory_Bound,30.62,% Slots,,,0.00,5.2,<==
31.186241743,S0-C6,Backend_Bound.Core_Bound,10.41,% Slots,,,0.00,5.2,
31.186241743,S0-C6,Retiring.Microcode_Sequencer,5.69,% Slots,,idq.ms_uops,0.00,5.2,
31.186241743,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.40,% Clocks,,,0.00,5.2,
31.186241743,S0-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.03,% Clocks,,itlb_misses.walk_completed,0.00,5.2,
31.186241743,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
31.186241743,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.91,% Clocks,,idq.ms_switches,0.00,5.2,
31.186241743,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.47,
31.186241743,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,17.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
31.186241743,S0-C6-T0,MUX,5.20,%,,,0.00,100.0,
31.186241743,S0-C7,Frontend_Bound,31.75,% Slots,,,0.00,5.2,
31.186241743,S0-C7,Backend_Bound,42.43,% Slots,,,0.00,5.2,<==
31.186241743,S0-C7,Retiring,19.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
31.186241743,S0-C7,Frontend_Bound.Frontend_Latency,17.86,% Slots,,rs_events.empty_end,0.00,5.2,
31.186241743,S0-C7,Backend_Bound.Memory_Bound,21.94,% Slots,,,0.00,5.2,
31.186241743,S0-C7,Backend_Bound.Core_Bound,20.49,% Slots,,,0.00,5.2,
31.186241743,S0-C7,Retiring.Microcode_Sequencer,5.33,% Slots,,idq.ms_uops,0.00,5.2,
31.186241743,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.79,% Clocks,,,0.00,5.21,
31.186241743,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
31.186241743,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.40,% Clocks,,idq.ms_switches,0.00,5.21,
31.186241743,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.47,
31.186241743,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,11.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.47,
31.186241743,S0-C7-T0,MUX,5.20,%,,,0.00,100.0,
31.186241743,S1-C0,Frontend_Bound,39.29,% Slots,,,0.00,5.2,
31.186241743,S1-C0,Backend_Bound,15.95,% Slots,,,0.00,5.2,
31.186241743,S1-C0,Frontend_Bound.Frontend_Latency,24.90,% Slots,,rs_events.empty_end,0.00,5.2,<==
31.186241743,S1-C0,Frontend_Bound.Frontend_Bandwidth,16.45,% Slots,,,0.00,5.2,
31.186241743,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.88,% Clocks,,,0.00,5.2,
31.186241743,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
31.186241743,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,69.35,% Core_Clocks,,,0.00,5.2,
31.186241743,S1-C0-T0,MUX,5.20,%,,,0.00,100.0,
31.186241743,S1-C1,Frontend_Bound,31.22,% Slots,,,0.00,5.2,
31.186241743,S1-C1,Backend_Bound,45.30,% Slots,,,0.00,5.2,
31.186241743,S1-C1,Retiring,19.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
31.186241743,S1-C1,Frontend_Bound.Frontend_Latency,18.52,% Slots,,rs_events.empty_end,0.00,5.2,
31.186241743,S1-C1,Backend_Bound.Memory_Bound,36.06,% Slots,,,0.00,5.2,<==
31.186241743,S1-C1,Retiring.Microcode_Sequencer,8.47,% Slots,,idq.ms_uops,0.00,5.2,
31.186241743,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.40,% Clocks,,,0.00,5.2,
31.186241743,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
31.186241743,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.95,% Clocks,,idq.ms_switches,0.00,5.2,
31.186241743,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.46,
31.186241743,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,15.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
31.186241743,S1-C1-T0,MUX,5.20,%,,,0.00,100.0,
31.186241743,S1-C2,Frontend_Bound,41.37,% Slots,,,0.00,5.21,
31.186241743,S1-C2,Backend_Bound,38.51,% Slots,,,0.00,5.21,
31.186241743,S1-C2,Retiring,12.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
31.186241743,S1-C2,Frontend_Bound.Frontend_Latency,34.68,% Slots,,rs_events.empty_end,0.00,5.19,<==
31.186241743,S1-C2,Backend_Bound.Memory_Bound,27.23,% Slots,,,0.00,5.19,
31.186241743,S1-C2,Backend_Bound.Core_Bound,11.28,% Slots,,,0.00,5.19,
31.186241743,S1-C2,Retiring.Microcode_Sequencer,6.26,% Slots,,idq.ms_uops,0.00,5.2,
31.186241743,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,16.21,% Clocks,,,0.00,5.2,
31.186241743,S1-C2-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.42,% Clocks,,itlb_misses.walk_completed,0.00,5.2,
31.186241743,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
31.186241743,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.54,% Clocks,,idq.ms_switches,0.00,5.2,
31.186241743,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.46,
31.186241743,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,16.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
31.186241743,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,84.35,% Clocks,,,0.00,5.2,
31.186241743,S1-C2-T0,MUX,5.19,%,,,0.00,100.0,
31.186241743,S1-C3,Frontend_Bound,36.49,% Slots,,,0.00,5.2,
31.186241743,S1-C3,Backend_Bound,45.33,% Slots,,,0.00,5.2,
31.186241743,S1-C3,Retiring,12.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
31.186241743,S1-C3,Frontend_Bound.Frontend_Latency,32.99,% Slots,,rs_events.empty_end,0.00,5.2,
31.186241743,S1-C3,Frontend_Bound.Frontend_Bandwidth,11.92,% Slots,,,0.00,5.2,
31.186241743,S1-C3,Backend_Bound.Memory_Bound,33.06,% Slots,,,0.00,5.2,<==
31.186241743,S1-C3,Backend_Bound.Core_Bound,12.27,% Slots,,,0.00,5.2,
31.186241743,S1-C3,Retiring.Microcode_Sequencer,6.13,% Slots,,idq.ms_uops,0.00,5.2,
31.186241743,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,16.34,% Clocks,,,0.00,5.2,
31.186241743,S1-C3-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.38,% Clocks,,itlb_misses.walk_completed,0.00,5.2,
31.186241743,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
31.186241743,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.23,% Clocks,,idq.ms_switches,0.00,5.2,
31.186241743,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.23,% Core_Clocks,,,0.00,5.2,
31.186241743,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.46,
31.186241743,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,11.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
31.186241743,S1-C3-T0,MUX,5.20,%,,,0.00,100.0,
31.186241743,S1-C4,Frontend_Bound,31.38,% Slots,,,0.00,5.21,
31.186241743,S1-C4,Backend_Bound,45.20,% Slots,,,0.00,5.2,
31.186241743,S1-C4,Retiring,19.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
31.186241743,S1-C4,Frontend_Bound.Frontend_Latency,22.95,% Slots,,rs_events.empty_end,0.00,5.2,
31.186241743,S1-C4,Backend_Bound.Memory_Bound,33.52,% Slots,,,0.00,5.2,
31.186241743,S1-C4,Backend_Bound.Core_Bound,11.68,% Slots,,,0.00,5.2,
31.186241743,S1-C4,Retiring.Microcode_Sequencer,6.44,% Slots,,idq.ms_uops,0.00,5.2,
31.186241743,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.16,% Clocks,,,0.00,5.2,
31.186241743,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
31.186241743,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.11,% Clocks,,idq.ms_switches,0.00,5.2,
31.186241743,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.46,
31.186241743,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,15.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
31.186241743,S1-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,21.26,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.46,<==
31.186241743,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,61.83,% Clocks,,,0.00,5.2,
31.186241743,S1-C4-T0,MUX,5.20,%,,,0.00,100.0,
31.186241743,S1-C5,Frontend_Bound,30.10,% Slots,,,0.00,5.2,
31.186241743,S1-C5,Backend_Bound,48.77,% Slots,,,0.00,5.2,
31.186241743,S1-C5,Retiring,12.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
31.186241743,S1-C5,Frontend_Bound.Frontend_Latency,18.87,% Slots,,rs_events.empty_end,0.00,5.2,
31.186241743,S1-C5,Frontend_Bound.Frontend_Bandwidth,10.52,% Slots,,,0.00,5.2,
31.186241743,S1-C5,Backend_Bound.Memory_Bound,40.15,% Slots,,,0.00,5.2,
31.186241743,S1-C5,Retiring.Microcode_Sequencer,5.89,% Slots,,idq.ms_uops,0.00,5.2,
31.186241743,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.03,% Clocks,,,0.00,5.2,
31.186241743,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
31.186241743,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.29,% Clocks,,idq.ms_switches,0.00,5.2,
31.186241743,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.53,% Core_Clocks,,,0.00,5.2,
31.186241743,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.46,
31.186241743,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
31.186241743,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.97,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.46,
31.186241743,S1-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,25.95,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.47,<==
31.186241743,S1-C5-T0,MUX,5.20,%,,,0.00,100.0,
31.186241743,S1-C6,Frontend_Bound,29.73,% Slots,,,0.00,5.2,
31.186241743,S1-C6,Backend_Bound,48.02,% Slots,,,0.00,5.2,
31.186241743,S1-C6,Retiring,13.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
31.186241743,S1-C6,Frontend_Bound.Frontend_Latency,27.15,% Slots,,rs_events.empty_end,0.00,5.2,
31.186241743,S1-C6,Frontend_Bound.Frontend_Bandwidth,12.15,% Slots,,,0.00,5.2,
31.186241743,S1-C6,Backend_Bound.Memory_Bound,64.41,% Slots,,,0.00,5.2,
31.186241743,S1-C6,Retiring.Microcode_Sequencer,8.15,% Slots,,idq.ms_uops,0.00,5.2,
31.186241743,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.86,% Clocks,,,0.00,5.2,
31.186241743,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
31.186241743,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.63,% Clocks,,idq.ms_switches,0.00,5.2,
31.186241743,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.26,% Core_Clocks,,,0.00,5.2,
31.186241743,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.46,
31.186241743,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.47,
31.186241743,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.18,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.47,
31.186241743,S1-C6-T0,Backend_Bound.Memory_Bound.Store_Bound,25.56,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.46,<==
31.186241743,S1-C6-T0,MUX,5.20,%,,,0.00,100.0,
31.186241743,S1-C7,Frontend_Bound,31.80,% Slots,,,0.00,5.2,
31.186241743,S1-C7,Backend_Bound,44.50,% Slots,,,0.00,5.2,
31.186241743,S1-C7,Retiring,16.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
31.186241743,S1-C7,Frontend_Bound.Frontend_Latency,21.04,% Slots,,rs_events.empty_end,0.00,5.2,
31.186241743,S1-C7,Backend_Bound.Memory_Bound,28.93,% Slots,,,0.00,5.2,
31.186241743,S1-C7,Backend_Bound.Core_Bound,15.57,% Slots,,,0.00,5.2,
31.186241743,S1-C7,Retiring.Microcode_Sequencer,5.80,% Slots,,idq.ms_uops,0.00,5.2,
31.186241743,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.80,% Clocks,,,0.00,5.2,
31.186241743,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
31.186241743,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.87,% Clocks,,idq.ms_switches,0.00,5.2,
31.186241743,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.46,
31.186241743,S1-C7-T0,Backend_Bound.Memory_Bound.L2_Bound,5.26,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.46,
31.186241743,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,14.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.47,
31.186241743,S1-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,24.17,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.46,<==
31.186241743,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,65.25,% Clocks,,,0.00,5.2,
31.186241743,S1-C7-T0,MUX,5.20,%,,,0.00,100.0,
31.186241743,S0-C0-T1,MUX,5.20,%,,,0.00,100.0,
31.186241743,S0-C1-T1,MUX,5.20,%,,,0.00,100.0,
31.186241743,S0-C2-T1,MUX,5.20,%,,,0.00,100.0,
31.186241743,S0-C3-T1,MUX,5.20,%,,,0.00,100.0,
31.186241743,S0-C4-T1,MUX,5.20,%,,,0.00,100.0,
31.186241743,S0-C5-T1,MUX,5.20,%,,,0.00,100.0,
31.186241743,S0-C6-T1,MUX,5.20,%,,,0.00,100.0,
31.186241743,S0-C7-T1,MUX,5.20,%,,,0.00,100.0,
31.186241743,S1-C0-T1,MUX,5.20,%,,,0.00,100.0,
31.186241743,S1-C1-T1,MUX,5.20,%,,,0.00,100.0,
31.186241743,S1-C2-T1,MUX,5.19,%,,,0.00,100.0,
31.186241743,S1-C3-T1,MUX,5.20,%,,,0.00,100.0,
31.186241743,S1-C4-T1,MUX,5.20,%,,,0.00,100.0,
31.186241743,S1-C5-T1,MUX,5.20,%,,,0.00,100.0,
31.186241743,S1-C6-T1,MUX,5.20,%,,,0.00,100.0,
31.186241743,S1-C7-T1,MUX,5.20,%,,,0.00,100.0,
32.713212635,S0-C0,Backend_Bound,53.13,% Slots,,,0.00,5.25,
32.713212635,S0-C0,Retiring,24.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
32.713212635,S0-C0,Backend_Bound.Memory_Bound,42.77,% Slots,,,0.00,5.25,
32.713212635,S0-C0,Backend_Bound.Core_Bound,10.36,% Slots,,,0.00,5.25,
32.713212635,S0-C0,Retiring.Microcode_Sequencer,6.47,% Slots,,idq.ms_uops,0.00,5.25,
32.713212635,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.16,% Clocks,,idq.ms_switches,0.00,5.25,
32.713212635,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
32.713212635,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,26.63,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,<==
32.713212635,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.51,% Clocks,,,0.00,5.24,
32.713212635,S0-C0-T0,MUX,5.24,%,,,0.00,100.0,
32.713212635,S0-C1,Frontend_Bound,36.76,% Slots,,,0.00,5.25,
32.713212635,S0-C1,Backend_Bound,46.40,% Slots,,,0.00,5.25,
32.713212635,S0-C1,Retiring,13.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
32.713212635,S0-C1,Frontend_Bound.Frontend_Latency,29.47,% Slots,,rs_events.empty_end,0.00,5.25,
32.713212635,S0-C1,Backend_Bound.Memory_Bound,29.61,% Slots,,,0.00,5.25,<==
32.713212635,S0-C1,Backend_Bound.Core_Bound,16.79,% Slots,,,0.00,5.25,
32.713212635,S0-C1,Retiring.Microcode_Sequencer,4.93,% Slots,,idq.ms_uops,0.00,5.25,
32.713212635,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,15.27,% Clocks,,,0.00,5.25,
32.713212635,S0-C1-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.69,% Clocks,,itlb_misses.walk_completed,0.00,5.25,
32.713212635,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
32.713212635,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.42,% Clocks,,idq.ms_switches,0.00,5.25,
32.713212635,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
32.713212635,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,10.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
32.713212635,S0-C1-T0,MUX,5.23,%,,,0.00,100.0,
32.713212635,S0-C2,Frontend_Bound,41.05,% Slots,,,0.00,5.25,
32.713212635,S0-C2,Backend_Bound,39.35,% Slots,,,0.00,5.25,
32.713212635,S0-C2,Retiring,16.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
32.713212635,S0-C2,Frontend_Bound.Frontend_Latency,34.51,% Slots,,rs_events.empty_end,0.00,5.25,<==
32.713212635,S0-C2,Backend_Bound.Memory_Bound,27.48,% Slots,,,0.00,5.25,
32.713212635,S0-C2,Backend_Bound.Core_Bound,11.87,% Slots,,,0.00,5.25,
32.713212635,S0-C2,Retiring.Microcode_Sequencer,5.65,% Slots,,idq.ms_uops,0.00,5.25,
32.713212635,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,15.55,% Clocks,,,0.00,5.25,
32.713212635,S0-C2-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.53,% Clocks,,itlb_misses.walk_completed,0.00,5.24,
32.713212635,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
32.713212635,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.09,% Clocks,,idq.ms_switches,0.00,5.25,
32.713212635,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
32.713212635,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,17.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
32.713212635,S0-C2-T0,MUX,5.23,%,,,0.00,100.0,
32.713212635,S0-C3,Frontend_Bound,28.76,% Slots,,,0.00,5.26,
32.713212635,S0-C3,Backend_Bound,46.78,% Slots,,,0.00,5.26,
32.713212635,S0-C3,Retiring,17.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
32.713212635,S0-C3,Frontend_Bound.Frontend_Latency,19.87,% Slots,,rs_events.empty_end,0.00,5.25,
32.713212635,S0-C3,Backend_Bound.Memory_Bound,45.34,% Slots,,,0.00,5.25,
32.713212635,S0-C3,Retiring.Microcode_Sequencer,5.41,% Slots,,idq.ms_uops,0.00,5.25,
32.713212635,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.35,% Clocks,,,0.00,5.25,
32.713212635,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
32.713212635,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.08,% Clocks,,idq.ms_switches,0.00,5.25,
32.713212635,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
32.713212635,S0-C3-T0,Backend_Bound.Memory_Bound.L2_Bound,5.87,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.25,
32.713212635,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,14.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
32.713212635,S0-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,20.97,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.25,<==
32.713212635,S0-C3-T0,MUX,5.23,%,,,0.00,100.0,
32.713212635,S0-C4,Frontend_Bound,29.64,% Slots,,,0.00,5.25,
32.713212635,S0-C4,Backend_Bound,46.86,% Slots,,,0.00,5.25,
32.713212635,S0-C4,Retiring,20.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
32.713212635,S0-C4,Frontend_Bound.Frontend_Latency,22.11,% Slots,,rs_events.empty_end,0.00,5.25,
32.713212635,S0-C4,Backend_Bound.Memory_Bound,33.82,% Slots,,,0.00,5.25,
32.713212635,S0-C4,Backend_Bound.Core_Bound,13.05,% Slots,,,0.00,5.25,
32.713212635,S0-C4,Retiring.Microcode_Sequencer,6.36,% Slots,,idq.ms_uops,0.00,5.24,
32.713212635,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.83,% Clocks,,,0.00,5.25,
32.713212635,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
32.713212635,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.70,% Clocks,,idq.ms_switches,0.00,5.25,
32.713212635,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
32.713212635,S0-C4-T0,Backend_Bound.Memory_Bound.L2_Bound,5.04,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.25,
32.713212635,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,14.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
32.713212635,S0-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,21.74,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.26,<==
32.713212635,S0-C4-T0,MUX,5.23,%,,,0.00,100.0,
32.713212635,S0-C5,Frontend_Bound,42.00,% Slots,,,0.00,5.25,
32.713212635,S0-C5,Backend_Bound,35.41,% Slots,,,0.00,5.25,
32.713212635,S0-C5,Retiring,16.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
32.713212635,S0-C5,Frontend_Bound.Frontend_Latency,25.54,% Slots,,rs_events.empty_end,0.00,5.25,<==
32.713212635,S0-C5,Backend_Bound.Memory_Bound,22.64,% Slots,,,0.00,5.25,
32.713212635,S0-C5,Backend_Bound.Core_Bound,12.77,% Slots,,,0.00,5.25,
32.713212635,S0-C5,Retiring.Microcode_Sequencer,11.79,% Slots,,idq.ms_uops,0.00,5.25,
32.713212635,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,16.14,% Clocks,,,0.00,5.25,
32.713212635,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
32.713212635,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.43,% Clocks,,idq.ms_switches,0.00,5.25,
32.713212635,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
32.713212635,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
32.713212635,S0-C5-T0,MUX,5.23,%,,,0.00,100.0,
32.713212635,S0-C6,Frontend_Bound,32.64,% Slots,,,0.00,5.26,
32.713212635,S0-C6,Backend_Bound,43.76,% Slots,,,0.00,5.26,
32.713212635,S0-C6,Retiring,19.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
32.713212635,S0-C6,Frontend_Bound.Frontend_Latency,26.10,% Slots,,rs_events.empty_end,0.00,5.25,
32.713212635,S0-C6,Backend_Bound.Memory_Bound,29.13,% Slots,,,0.00,5.25,<==
32.713212635,S0-C6,Backend_Bound.Core_Bound,14.62,% Slots,,,0.00,5.25,
32.713212635,S0-C6,Retiring.Microcode_Sequencer,8.19,% Slots,,idq.ms_uops,0.00,5.25,
32.713212635,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.56,% Clocks,,,0.00,5.26,
32.713212635,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
32.713212635,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.31,% Clocks,,idq.ms_switches,0.00,5.26,
32.713212635,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
32.713212635,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
32.713212635,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.70,% Clocks,,,0.00,5.24,
32.713212635,S0-C6-T0,MUX,5.23,%,,,0.00,100.0,
32.713212635,S0-C7,Frontend_Bound,40.89,% Slots,,,0.00,5.25,
32.713212635,S0-C7,Backend_Bound,35.40,% Slots,,,0.00,5.25,
32.713212635,S0-C7,Retiring,21.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
32.713212635,S0-C7,Frontend_Bound.Frontend_Latency,27.31,% Slots,,rs_events.empty_end,0.00,5.25,<==
32.713212635,S0-C7,Backend_Bound.Memory_Bound,19.27,% Slots,,,0.00,5.25,
32.713212635,S0-C7,Backend_Bound.Core_Bound,16.13,% Slots,,,0.00,5.25,
32.713212635,S0-C7,Retiring.Microcode_Sequencer,6.75,% Slots,,idq.ms_uops,0.00,5.25,
32.713212635,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.27,% Clocks,,,0.00,5.25,
32.713212635,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
32.713212635,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.71,% Clocks,,idq.ms_switches,0.00,5.25,
32.713212635,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
32.713212635,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
32.713212635,S0-C7-T0,MUX,5.24,%,,,0.00,100.0,
32.713212635,S1-C0,Frontend_Bound,34.27,% Slots,,,0.00,5.25,
32.713212635,S1-C0,Bad_Speculation,11.84,% Slots,,,0.00,5.25,
32.713212635,S1-C0,Backend_Bound,14.28,% Slots,,,0.00,5.25,
32.713212635,S1-C0,Frontend_Bound.Frontend_Latency,20.51,% Slots,,rs_events.empty_end,0.00,5.25,<==
32.713212635,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.42,% Slots,,,0.00,5.25,
32.713212635,S1-C0,Bad_Speculation.Branch_Mispredicts,11.50,% Slots,,br_misp_retired.all_branches,0.00,5.25,
32.713212635,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.78,% Clocks,,,0.00,5.25,
32.713212635,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
32.713212635,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,60.75,% Core_Clocks,,,0.00,5.42,
32.713212635,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.34,% Core_Clocks,,,0.00,5.25,
32.713212635,S1-C0-T0,MUX,5.24,%,,,0.00,100.0,
32.713212635,S1-C1,Frontend_Bound,29.44,% Slots,,,0.00,5.25,
32.713212635,S1-C1,Backend_Bound,44.74,% Slots,,,0.00,5.25,
32.713212635,S1-C1,Retiring,24.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
32.713212635,S1-C1,Frontend_Bound.Frontend_Latency,23.28,% Slots,,rs_events.empty_end,0.00,5.25,
32.713212635,S1-C1,Frontend_Bound.Frontend_Bandwidth,11.53,% Slots,,,0.00,5.25,
32.713212635,S1-C1,Backend_Bound.Memory_Bound,26.14,% Slots,,,0.00,5.25,
32.713212635,S1-C1,Backend_Bound.Core_Bound,18.61,% Slots,,,0.00,5.25,
32.713212635,S1-C1,Retiring.Microcode_Sequencer,7.25,% Slots,,idq.ms_uops,0.00,5.25,
32.713212635,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.67,% Clocks,,,0.00,5.25,
32.713212635,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
32.713212635,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.38,% Clocks,,idq.ms_switches,0.00,5.25,
32.713212635,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,42.66,% Core_Clocks,,,0.00,5.42,
32.713212635,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
32.713212635,S1-C1-T0,Backend_Bound.Memory_Bound.L2_Bound,6.46,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.25,
32.713212635,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,12.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
32.713212635,S1-C1-T0,Backend_Bound.Memory_Bound.Store_Bound,23.10,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.26,<==
32.713212635,S1-C1-T0,MUX,5.23,%,,,0.00,100.0,
32.713212635,S1-C2,Frontend_Bound,40.34,% Slots,,,0.00,5.25,
32.713212635,S1-C2,Backend_Bound,38.93,% Slots,,,0.00,5.25,
32.713212635,S1-C2,Retiring,16.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
32.713212635,S1-C2,Frontend_Bound.Frontend_Latency,35.13,% Slots,,rs_events.empty_end,0.00,5.25,
32.713212635,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.90,% Slots,,,0.00,5.25,
32.713212635,S1-C2,Backend_Bound.Memory_Bound,12.60,% Slots,,,0.00,5.25,
32.713212635,S1-C2,Backend_Bound.Core_Bound,26.33,% Slots,,,0.00,5.25,
32.713212635,S1-C2,Retiring.Microcode_Sequencer,8.28,% Slots,,idq.ms_uops,0.00,5.25,
32.713212635,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.50,% Clocks,,,0.00,5.25,
32.713212635,S1-C2-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.65,% Clocks,,itlb_misses.walk_completed,0.00,5.25,
32.713212635,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
32.713212635,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.01,% Clocks,,idq.ms_switches,0.00,5.25,<==
32.713212635,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,40.48,% Core_Clocks,,,0.00,5.42,
32.713212635,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
32.713212635,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
32.713212635,S1-C2-T0,MUX,5.24,%,,,0.00,100.0,
32.713212635,S1-C3,Frontend_Bound,35.33,% Slots,,,0.00,5.25,
32.713212635,S1-C3,Backend_Bound,42.14,% Slots,,,0.00,5.25,
32.713212635,S1-C3,Retiring,19.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
32.713212635,S1-C3,Frontend_Bound.Frontend_Latency,27.73,% Slots,,rs_events.empty_end,0.00,5.25,
32.713212635,S1-C3,Backend_Bound.Memory_Bound,17.07,% Slots,,,0.00,5.25,
32.713212635,S1-C3,Backend_Bound.Core_Bound,25.07,% Slots,,,0.00,5.25,
32.713212635,S1-C3,Retiring.Microcode_Sequencer,7.82,% Slots,,idq.ms_uops,0.00,5.25,
32.713212635,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.01,% Clocks,,,0.00,5.26,
32.713212635,S1-C3-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.08,% Clocks,,itlb_misses.walk_completed,0.00,5.26,
32.713212635,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
32.713212635,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.92,% Clocks,,idq.ms_switches,0.00,5.26,
32.713212635,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
32.713212635,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.61,% Clocks,,,0.00,5.23,<==
32.713212635,S1-C3-T0,MUX,5.23,%,,,0.00,100.0,
32.713212635,S1-C4,Frontend_Bound,35.57,% Slots,,,0.00,5.25,
32.713212635,S1-C4,Backend_Bound,40.80,% Slots,,,0.00,5.25,
32.713212635,S1-C4,Retiring,23.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
32.713212635,S1-C4,Frontend_Bound.Frontend_Latency,31.84,% Slots,,rs_events.empty_end,0.00,5.25,
32.713212635,S1-C4,Frontend_Bound.Frontend_Bandwidth,32.66,% Slots,,,0.00,5.25,
32.713212635,S1-C4,Backend_Bound.Memory_Bound,11.39,% Slots,,,0.00,5.25,
32.713212635,S1-C4,Backend_Bound.Core_Bound,29.40,% Slots,,,0.00,5.25,
32.713212635,S1-C4,Retiring.Microcode_Sequencer,11.39,% Slots,,idq.ms_uops,0.00,5.25,
32.713212635,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.87,% Clocks,,idq.ms_switches,0.00,5.26,
32.713212635,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,40.39,% Core_Clocks,,,0.00,5.43,
32.713212635,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
32.713212635,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
32.713212635,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.86,% Clocks,,,0.00,5.24,<==
32.713212635,S1-C4-T0,MUX,5.24,%,,,0.00,100.0,
32.713212635,S1-C5,Frontend_Bound,37.94,% Slots,,,0.00,5.25,
32.713212635,S1-C5,Backend_Bound,39.26,% Slots,,,0.00,5.25,
32.713212635,S1-C5,Retiring,28.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
32.713212635,S1-C5,Frontend_Bound.Frontend_Latency,35.05,% Slots,,rs_events.empty_end,0.00,5.25,
32.713212635,S1-C5,Frontend_Bound.Frontend_Bandwidth,21.36,% Slots,,,0.00,5.25,
32.713212635,S1-C5,Backend_Bound.Core_Bound,29.60,% Slots,,,0.00,5.25,
32.713212635,S1-C5,Retiring.Microcode_Sequencer,15.25,% Slots,,idq.ms_uops,0.00,5.25,
32.713212635,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.59,% Clocks,,idq.ms_switches,0.00,5.25,
32.713212635,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.20,% Core_Clocks,,,0.00,5.43,
32.713212635,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.41,% Clocks,,,0.00,5.24,<==
32.713212635,S1-C5-T0,MUX,5.24,%,,,0.00,100.0,
32.713212635,S1-C6,Frontend_Bound,37.12,% Slots,,,0.00,5.25,
32.713212635,S1-C6,Backend_Bound,39.81,% Slots,,,0.00,5.25,
32.713212635,S1-C6,Retiring,9.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
32.713212635,S1-C6,Frontend_Bound.Frontend_Latency,31.76,% Slots,,rs_events.empty_end,0.00,5.25,
32.713212635,S1-C6,Backend_Bound.Core_Bound,30.17,% Slots,,,0.00,5.25,
32.713212635,S1-C6,Retiring.Microcode_Sequencer,7.75,% Slots,,idq.ms_uops,0.00,5.25,
32.713212635,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.48,% Clocks,,idq.ms_switches,0.00,5.26,
32.713212635,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.67,% Clocks,,,0.00,5.24,<==
32.713212635,S1-C6-T0,MUX,5.24,%,,,0.00,100.0,
32.713212635,S1-C7,Frontend_Bound,28.67,% Slots,,,0.00,5.25,
32.713212635,S1-C7,Backend_Bound,53.91,% Slots,,,0.00,5.25,<==
32.713212635,S1-C7,Retiring,12.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
32.713212635,S1-C7,Frontend_Bound.Frontend_Latency,23.45,% Slots,,rs_events.empty_end,0.00,5.25,
32.713212635,S1-C7,Backend_Bound.Memory_Bound,26.22,% Slots,,,0.00,5.25,
32.713212635,S1-C7,Backend_Bound.Core_Bound,27.69,% Slots,,,0.00,5.25,
32.713212635,S1-C7,Retiring.Microcode_Sequencer,5.73,% Slots,,idq.ms_uops,0.00,5.25,
32.713212635,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.63,% Clocks,,,0.00,5.25,
32.713212635,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
32.713212635,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.94,% Clocks,,idq.ms_switches,0.00,5.25,
32.713212635,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
32.713212635,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.86,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.25,
32.713212635,S1-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,22.86,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.26,
32.713212635,S1-C7-T0,MUX,5.24,%,,,0.00,100.0,
32.713212635,S0-C0-T1,MUX,5.23,%,,,0.00,100.0,
32.713212635,S0-C1-T1,MUX,5.23,%,,,0.00,100.0,
32.713212635,S0-C2-T1,MUX,5.23,%,,,0.00,100.0,
32.713212635,S0-C3-T1,MUX,5.23,%,,,0.00,100.0,
32.713212635,S0-C4-T1,MUX,5.23,%,,,0.00,100.0,
32.713212635,S0-C5-T1,MUX,5.23,%,,,0.00,100.0,
32.713212635,S0-C6-T1,MUX,5.23,%,,,0.00,100.0,
32.713212635,S0-C7-T1,MUX,5.24,%,,,0.00,100.0,
32.713212635,S1-C0-T1,MUX,5.24,%,,,0.00,100.0,
32.713212635,S1-C1-T1,MUX,5.23,%,,,0.00,100.0,
32.713212635,S1-C2-T1,MUX,5.24,%,,,0.00,100.0,
32.713212635,S1-C3-T1,MUX,5.24,%,,,0.00,100.0,
32.713212635,S1-C4-T1,MUX,5.24,%,,,0.00,100.0,
32.713212635,S1-C5-T1,MUX,5.24,%,,,0.00,100.0,
32.713212635,S1-C6-T1,MUX,5.23,%,,,0.00,100.0,
32.713212635,S1-C7-T1,MUX,5.24,%,,,0.00,100.0,
34.25180436,S0-C0,Backend_Bound,54.39,% Slots,,,0.00,5.46,<==
34.25180436,S0-C0,Retiring,25.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
34.25180436,S0-C0,Backend_Bound.Memory_Bound,26.78,% Slots,,,0.00,5.44,
34.25180436,S0-C0,Backend_Bound.Core_Bound,27.60,% Slots,,,0.00,5.44,
34.25180436,S0-C0,Retiring.Microcode_Sequencer,7.33,% Slots,,idq.ms_uops,0.00,5.2,
34.25180436,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.62,% Clocks,,idq.ms_switches,0.00,5.18,
34.25180436,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,
34.25180436,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
34.25180436,S0-C0-T0,MUX,5.18,%,,,0.00,100.0,
34.25180436,S0-C1,Frontend_Bound,32.37,% Slots,,,0.00,5.45,
34.25180436,S0-C1,Backend_Bound,49.85,% Slots,,,0.00,5.45,<==
34.25180436,S0-C1,Retiring,17.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
34.25180436,S0-C1,Frontend_Bound.Frontend_Latency,26.37,% Slots,,rs_events.empty_end,0.00,5.44,
34.25180436,S0-C1,Backend_Bound.Memory_Bound,26.97,% Slots,,,0.00,5.19,
34.25180436,S0-C1,Backend_Bound.Core_Bound,22.88,% Slots,,,0.00,5.19,
34.25180436,S0-C1,Retiring.Microcode_Sequencer,6.99,% Slots,,idq.ms_uops,0.00,5.19,
34.25180436,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.67,% Clocks,,,0.00,5.18,
34.25180436,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
34.25180436,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.47,% Clocks,,idq.ms_switches,0.00,5.18,
34.25180436,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,
34.25180436,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,9.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
34.25180436,S0-C1-T0,MUX,5.18,%,,,0.00,100.0,
34.25180436,S0-C2,Frontend_Bound,29.99,% Slots,,,0.00,5.45,
34.25180436,S0-C2,Backend_Bound,48.78,% Slots,,,0.00,5.45,
34.25180436,S0-C2,Retiring,18.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
34.25180436,S0-C2,Frontend_Bound.Frontend_Latency,23.70,% Slots,,rs_events.empty_end,0.00,5.44,
34.25180436,S0-C2,Backend_Bound.Memory_Bound,34.21,% Slots,,,0.00,5.19,<==
34.25180436,S0-C2,Backend_Bound.Core_Bound,14.57,% Slots,,,0.00,5.19,
34.25180436,S0-C2,Retiring.Microcode_Sequencer,6.37,% Slots,,idq.ms_uops,0.00,5.19,
34.25180436,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.70,% Clocks,,,0.00,5.18,
34.25180436,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
34.25180436,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.83,% Clocks,,idq.ms_switches,0.00,5.18,
34.25180436,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,
34.25180436,S0-C2-T0,Backend_Bound.Memory_Bound.L2_Bound,5.12,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.2,
34.25180436,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,17.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
34.25180436,S0-C2-T0,Backend_Bound.Memory_Bound.Store_Bound,21.16,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.18,
34.25180436,S0-C2-T0,MUX,5.18,%,,,0.00,100.0,
34.25180436,S0-C3,Frontend_Bound,32.31,% Slots,,,0.00,5.46,
34.25180436,S0-C3,Backend_Bound,46.13,% Slots,,,0.00,5.46,
34.25180436,S0-C3,Retiring,17.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
34.25180436,S0-C3,Frontend_Bound.Frontend_Latency,26.53,% Slots,,rs_events.empty_end,0.00,5.44,
34.25180436,S0-C3,Backend_Bound.Memory_Bound,35.56,% Slots,,,0.00,5.19,<==
34.25180436,S0-C3,Backend_Bound.Core_Bound,10.58,% Slots,,,0.00,5.19,
34.25180436,S0-C3,Retiring.Microcode_Sequencer,6.40,% Slots,,idq.ms_uops,0.00,5.19,
34.25180436,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.95,% Clocks,,,0.00,5.18,
34.25180436,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
34.25180436,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.45,% Clocks,,idq.ms_switches,0.00,5.18,
34.25180436,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.2,
34.25180436,S0-C3-T0,Backend_Bound.Memory_Bound.L2_Bound,5.04,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.2,
34.25180436,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,16.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
34.25180436,S0-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,21.76,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.18,
34.25180436,S0-C3-T0,MUX,5.18,%,,,0.00,100.0,
34.25180436,S0-C4,Frontend_Bound,33.26,% Slots,,,0.00,5.46,
34.25180436,S0-C4,Backend_Bound,43.54,% Slots,,,0.00,5.46,
34.25180436,S0-C4,Retiring,17.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
34.25180436,S0-C4,Frontend_Bound.Frontend_Latency,24.74,% Slots,,rs_events.empty_end,0.00,5.44,
34.25180436,S0-C4,Backend_Bound.Memory_Bound,35.56,% Slots,,,0.00,5.19,<==
34.25180436,S0-C4,Retiring.Microcode_Sequencer,5.99,% Slots,,idq.ms_uops,0.00,5.19,
34.25180436,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.52,% Clocks,,,0.00,5.18,
34.25180436,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
34.25180436,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.16,% Clocks,,idq.ms_switches,0.00,5.18,
34.25180436,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,
34.25180436,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,16.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
34.25180436,S0-C4-T0,MUX,5.18,%,,,0.00,100.0,
34.25180436,S0-C5,Frontend_Bound,41.02,% Slots,,,0.00,5.46,
34.25180436,S0-C5,Backend_Bound,33.46,% Slots,,,0.00,5.46,
34.25180436,S0-C5,Retiring,23.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
34.25180436,S0-C5,Frontend_Bound.Frontend_Latency,30.75,% Slots,,rs_events.empty_end,0.00,5.44,
34.25180436,S0-C5,Frontend_Bound.Frontend_Bandwidth,22.57,% Slots,,,0.00,5.46,
34.25180436,S0-C5,Backend_Bound.Memory_Bound,12.73,% Slots,,,0.00,5.19,
34.25180436,S0-C5,Backend_Bound.Core_Bound,20.72,% Slots,,,0.00,5.19,
34.25180436,S0-C5,Retiring.Microcode_Sequencer,9.53,% Slots,,idq.ms_uops,0.00,5.19,
34.25180436,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.87,% Clocks,,,0.00,5.18,
34.25180436,S0-C5-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.33,% Clocks,,itlb_misses.walk_completed,0.00,5.2,
34.25180436,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
34.25180436,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.22,% Clocks,,idq.ms_switches,0.00,5.18,<==
34.25180436,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.36,% Core_Clocks,,,0.00,5.19,
34.25180436,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,
34.25180436,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,16.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
34.25180436,S0-C5-T0,MUX,5.18,%,,,0.00,100.0,
34.25180436,S0-C6,Frontend_Bound,41.01,% Slots,,,0.00,5.45,<==
34.25180436,S0-C6,Backend_Bound,39.13,% Slots,,,0.00,5.45,
34.25180436,S0-C6,Retiring,18.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
34.25180436,S0-C6,Frontend_Bound.Frontend_Latency,26.44,% Slots,,rs_events.empty_end,0.00,5.44,
34.25180436,S0-C6,Frontend_Bound.Frontend_Bandwidth,23.63,% Slots,,,0.00,5.45,
34.25180436,S0-C6,Backend_Bound.Memory_Bound,12.40,% Slots,,,0.00,5.18,
34.25180436,S0-C6,Backend_Bound.Core_Bound,26.74,% Slots,,,0.00,5.18,
34.25180436,S0-C6,Retiring.Microcode_Sequencer,7.30,% Slots,,idq.ms_uops,0.00,5.2,
34.25180436,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.44,% Clocks,,,0.00,5.17,
34.25180436,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
34.25180436,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.36,% Clocks,,idq.ms_switches,0.00,5.17,
34.25180436,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.61,% Core_Clocks,,,0.00,5.2,
34.25180436,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,
34.25180436,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,15.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
34.25180436,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.95,% Clocks,,,0.00,5.19,
34.25180436,S0-C6-T0,MUX,5.17,%,,,0.00,100.0,
34.25180436,S0-C7,Frontend_Bound,26.74,% Slots,,,0.00,5.46,
34.25180436,S0-C7,Backend_Bound,41.24,% Slots,,,0.00,5.46,
34.25180436,S0-C7,Retiring,36.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
34.25180436,S0-C7,Frontend_Bound.Frontend_Latency,17.16,% Slots,,rs_events.empty_end,0.00,5.44,
34.25180436,S0-C7,Frontend_Bound.Frontend_Bandwidth,33.61,% Slots,,,0.00,5.46,
34.25180436,S0-C7,Backend_Bound.Core_Bound,32.75,% Slots,,,0.00,5.18,<==
34.25180436,S0-C7,Retiring.Microcode_Sequencer,14.65,% Slots,,idq.ms_uops,0.00,5.19,
34.25180436,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
34.25180436,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.15,% Clocks,,idq.ms_switches,0.00,5.18,
34.25180436,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.03,% Core_Clocks,,,0.00,5.19,
34.25180436,S0-C7-T0,MUX,5.18,%,,,0.00,100.0,
34.25180436,S1-C0,Frontend_Bound,37.34,% Slots,,,0.00,5.45,
34.25180436,S1-C0,Backend_Bound,12.90,% Slots,,,0.00,5.45,
34.25180436,S1-C0,Frontend_Bound.Frontend_Latency,21.55,% Slots,,rs_events.empty_end,0.00,5.44,<==
34.25180436,S1-C0,Frontend_Bound.Frontend_Bandwidth,15.94,% Slots,,,0.00,5.45,
34.25180436,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.72,% Clocks,,,0.00,5.18,
34.25180436,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
34.25180436,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.26,% Core_Clocks,,,0.00,5.19,
34.25180436,S1-C0-T0,MUX,5.18,%,,,0.00,100.0,
34.25180436,S1-C1,Frontend_Bound,33.90,% Slots,,,0.00,5.45,
34.25180436,S1-C1,Backend_Bound,41.35,% Slots,,,0.00,5.45,
34.25180436,S1-C1,Retiring,22.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
34.25180436,S1-C1,Frontend_Bound.Frontend_Latency,33.34,% Slots,,rs_events.empty_end,0.00,5.44,
34.25180436,S1-C1,Backend_Bound.Core_Bound,32.59,% Slots,,,0.00,5.18,
34.25180436,S1-C1,Retiring.Microcode_Sequencer,9.02,% Slots,,idq.ms_uops,0.00,5.19,
34.25180436,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.83,% Clocks,,idq.ms_switches,0.00,5.18,
34.25180436,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,67.09,% Clocks,,,0.00,5.2,<==
34.25180436,S1-C1-T0,MUX,5.18,%,,,0.00,100.0,
34.25180436,S1-C2,Frontend_Bound,34.69,% Slots,,,0.00,5.45,
34.25180436,S1-C2,Backend_Bound,40.79,% Slots,,,0.00,5.45,
34.25180436,S1-C2,Retiring,31.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
34.25180436,S1-C2,Frontend_Bound.Frontend_Latency,35.06,% Slots,,rs_events.empty_end,0.00,5.44,
34.25180436,S1-C2,Backend_Bound.Core_Bound,31.43,% Slots,,,0.00,5.18,
34.25180436,S1-C2,Retiring.Microcode_Sequencer,11.93,% Slots,,idq.ms_uops,0.00,5.19,
34.25180436,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.32,% Clocks,,idq.ms_switches,0.00,5.18,
34.25180436,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.54,% Clocks,,,0.00,5.2,<==
34.25180436,S1-C2-T0,MUX,5.18,%,,,0.00,100.0,
34.25180436,S1-C3,Frontend_Bound,21.02,% Slots,,,0.00,5.45,
34.25180436,S1-C3,Backend_Bound,54.02,% Slots,,,0.00,5.45,
34.25180436,S1-C3,Retiring,30.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
34.25180436,S1-C3,Frontend_Bound.Frontend_Latency,15.91,% Slots,,rs_events.empty_end,0.00,5.44,
34.25180436,S1-C3,Backend_Bound.Memory_Bound,15.45,% Slots,,,0.00,5.18,
34.25180436,S1-C3,Backend_Bound.Core_Bound,38.57,% Slots,,,0.00,5.18,
34.25180436,S1-C3,Retiring.Microcode_Sequencer,10.63,% Slots,,idq.ms_uops,0.00,5.19,
34.25180436,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.03,% Clocks,,idq.ms_switches,0.00,5.18,
34.25180436,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,
34.25180436,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.40,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.2,
34.25180436,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.14,% Clocks,,,0.00,5.2,<==
34.25180436,S1-C3-T0,MUX,5.18,%,,,0.00,100.0,
34.25180436,S1-C4,Frontend_Bound,32.53,% Slots,,,0.00,5.46,
34.25180436,S1-C4,Backend_Bound,43.69,% Slots,,,0.00,5.46,
34.25180436,S1-C4,Retiring,17.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
34.25180436,S1-C4,Frontend_Bound.Frontend_Latency,28.64,% Slots,,rs_events.empty_end,0.00,5.44,
34.25180436,S1-C4,Backend_Bound.Core_Bound,33.86,% Slots,,,0.00,5.18,<==
34.25180436,S1-C4,Retiring.Microcode_Sequencer,7.49,% Slots,,idq.ms_uops,0.00,5.19,
34.25180436,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.02,% Clocks,,idq.ms_switches,0.00,5.18,
34.25180436,S1-C4-T0,MUX,5.18,%,,,0.00,100.0,
34.25180436,S1-C5,Backend_Bound,45.28,% Slots,,,0.00,5.46,
34.25180436,S1-C5,Retiring,19.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
34.25180436,S1-C5,Backend_Bound.Memory_Bound,18.94,% Slots,,,0.00,5.18,
34.25180436,S1-C5,Backend_Bound.Core_Bound,26.33,% Slots,,,0.00,5.18,
34.25180436,S1-C5,Retiring.Microcode_Sequencer,6.82,% Slots,,idq.ms_uops,0.00,5.19,
34.25180436,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.71,% Clocks,,idq.ms_switches,0.00,5.17,
34.25180436,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,
34.25180436,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
34.25180436,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,68.84,% Clocks,,,0.00,5.19,<==
34.25180436,S1-C5-T0,MUX,5.17,%,,,0.00,100.0,
34.25180436,S1-C6,Frontend_Bound,32.25,% Slots,,,0.00,5.46,
34.25180436,S1-C6,Backend_Bound,42.85,% Slots,,,0.00,5.46,
34.25180436,S1-C6,Retiring,31.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
34.25180436,S1-C6,Frontend_Bound.Frontend_Latency,27.37,% Slots,,rs_events.empty_end,0.00,5.44,
34.25180436,S1-C6,Backend_Bound.Memory_Bound,10.06,% Slots,,,0.00,5.18,
34.25180436,S1-C6,Backend_Bound.Core_Bound,32.79,% Slots,,,0.00,5.18,
34.25180436,S1-C6,Retiring.Microcode_Sequencer,11.95,% Slots,,idq.ms_uops,0.00,5.19,
34.25180436,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.04,% Clocks,,idq.ms_switches,0.00,5.18,
34.25180436,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.19,
34.25180436,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.74,% Clocks,,,0.00,5.2,<==
34.25180436,S1-C6-T0,MUX,5.18,%,,,0.00,100.0,
34.25180436,S1-C7,Frontend_Bound,32.50,% Slots,,,0.00,5.45,
34.25180436,S1-C7,Backend_Bound,43.30,% Slots,,,0.00,5.45,
34.25180436,S1-C7,Retiring,31.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
34.25180436,S1-C7,Frontend_Bound.Frontend_Latency,32.54,% Slots,,rs_events.empty_end,0.00,5.44,
34.25180436,S1-C7,Backend_Bound.Core_Bound,33.50,% Slots,,,0.00,5.18,
34.25180436,S1-C7,Retiring.Microcode_Sequencer,11.91,% Slots,,idq.ms_uops,0.00,5.19,
34.25180436,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.22,% Clocks,,idq.ms_switches,0.00,5.18,
34.25180436,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.85,% Clocks,,,0.00,5.2,<==
34.25180436,S1-C7-T0,MUX,5.18,%,,,0.00,100.0,
34.25180436,S0-C0-T1,MUX,5.18,%,,,0.00,100.0,
34.25180436,S0-C1-T1,MUX,5.18,%,,,0.00,100.0,
34.25180436,S0-C2-T1,MUX,5.18,%,,,0.00,100.0,
34.25180436,S0-C3-T1,MUX,5.18,%,,,0.00,100.0,
34.25180436,S0-C4-T1,MUX,5.18,%,,,0.00,100.0,
34.25180436,S0-C5-T1,MUX,5.18,%,,,0.00,100.0,
34.25180436,S0-C6-T1,MUX,5.18,%,,,0.00,100.0,
34.25180436,S0-C7-T1,MUX,5.18,%,,,0.00,100.0,
34.25180436,S1-C0-T1,MUX,5.18,%,,,0.00,100.0,
34.25180436,S1-C1-T1,MUX,5.18,%,,,0.00,100.0,
34.25180436,S1-C2-T1,MUX,5.18,%,,,0.00,100.0,
34.25180436,S1-C3-T1,MUX,5.18,%,,,0.00,100.0,
34.25180436,S1-C4-T1,MUX,5.18,%,,,0.00,100.0,
34.25180436,S1-C5-T1,MUX,5.18,%,,,0.00,100.0,
34.25180436,S1-C6-T1,MUX,5.18,%,,,0.00,100.0,
34.25180436,S1-C7-T1,MUX,5.18,%,,,0.00,100.0,
38.235573558,S0-C0,Frontend_Bound,30.45,% Slots,,,0.00,5.22,
38.235573558,S0-C0,Backend_Bound,45.79,% Slots,,,0.00,5.22,
38.235573558,S0-C0,Retiring,17.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
38.235573558,S0-C0,Frontend_Bound.Frontend_Latency,21.19,% Slots,,rs_events.empty_end,0.00,5.22,
38.235573558,S0-C0,Backend_Bound.Memory_Bound,30.58,% Slots,,,0.00,5.22,
38.235573558,S0-C0,Backend_Bound.Core_Bound,15.20,% Slots,,,0.00,5.22,
38.235573558,S0-C0,Retiring.Microcode_Sequencer,13.47,% Slots,,idq.ms_uops,0.00,5.32,
38.235573558,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.91,% Clocks,,,0.00,5.32,
38.235573558,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
38.235573558,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.18,% Clocks,,idq.ms_switches,0.00,5.32,
38.235573558,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,<==
38.235573558,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
38.235573558,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.08,% Clocks,,,0.00,5.33,
38.235573558,S0-C0-T0,MUX,5.21,%,,,0.00,100.0,
38.235573558,S0-C1,Frontend_Bound,34.19,% Slots,,,0.00,5.22,
38.235573558,S0-C1,Backend_Bound,37.35,% Slots,,,0.00,5.22,
38.235573558,S0-C1,Retiring,17.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
38.235573558,S0-C1,Frontend_Bound.Frontend_Latency,20.47,% Slots,,rs_events.empty_end,0.00,5.22,
38.235573558,S0-C1,Backend_Bound.Memory_Bound,27.49,% Slots,,,0.00,5.22,
38.235573558,S0-C1,Retiring.Microcode_Sequencer,13.31,% Slots,,idq.ms_uops,0.00,5.32,
38.235573558,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.55,% Clocks,,,0.00,5.32,
38.235573558,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
38.235573558,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.71,% Clocks,,idq.ms_switches,0.00,5.32,
38.235573558,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,<==
38.235573558,S0-C1-T0,MUX,5.22,%,,,0.00,100.0,
38.235573558,S0-C2,Frontend_Bound,35.35,% Slots,,,0.00,5.22,
38.235573558,S0-C2,Backend_Bound,41.66,% Slots,,,0.00,5.22,
38.235573558,S0-C2,Retiring,17.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
38.235573558,S0-C2,Frontend_Bound.Frontend_Latency,21.59,% Slots,,rs_events.empty_end,0.00,5.22,
38.235573558,S0-C2,Frontend_Bound.Frontend_Bandwidth,12.57,% Slots,,,0.00,5.22,
38.235573558,S0-C2,Backend_Bound.Memory_Bound,24.61,% Slots,,,0.00,5.22,
38.235573558,S0-C2,Backend_Bound.Core_Bound,17.05,% Slots,,,0.00,5.22,
38.235573558,S0-C2,Retiring.Microcode_Sequencer,13.41,% Slots,,idq.ms_uops,0.00,5.32,
38.235573558,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.94,% Clocks,,,0.00,5.32,
38.235573558,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
38.235573558,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.46,% Clocks,,idq.ms_switches,0.00,5.32,
38.235573558,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.30,% Core_Clocks,,,0.00,5.23,
38.235573558,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,<==
38.235573558,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
38.235573558,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.47,% Clocks,,,0.00,5.32,
38.235573558,S0-C2-T0,MUX,5.22,%,,,0.00,100.0,
38.235573558,S0-C3,Frontend_Bound,36.39,% Slots,,,0.00,5.22,
38.235573558,S0-C3,Backend_Bound,40.99,% Slots,,,0.00,5.22,
38.235573558,S0-C3,Retiring,16.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
38.235573558,S0-C3,Frontend_Bound.Frontend_Latency,28.73,% Slots,,rs_events.empty_end,0.00,5.22,
38.235573558,S0-C3,Backend_Bound.Memory_Bound,38.35,% Slots,,,0.00,5.22,
38.235573558,S0-C3,Retiring.Microcode_Sequencer,12.85,% Slots,,idq.ms_uops,0.00,5.32,
38.235573558,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.20,% Clocks,,,0.00,5.32,
38.235573558,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
38.235573558,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.96,% Clocks,,idq.ms_switches,0.00,5.32,
38.235573558,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,<==
38.235573558,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
38.235573558,S0-C3-T0,MUX,5.22,%,,,0.00,100.0,
38.235573558,S0-C4,Frontend_Bound,41.73,% Slots,,,0.00,5.22,
38.235573558,S0-C4,Backend_Bound,36.16,% Slots,,,0.00,5.22,
38.235573558,S0-C4,Retiring,16.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
38.235573558,S0-C4,Frontend_Bound.Frontend_Latency,19.95,% Slots,,rs_events.empty_end,0.00,5.22,
38.235573558,S0-C4,Frontend_Bound.Frontend_Bandwidth,26.09,% Slots,,,0.00,5.22,
38.235573558,S0-C4,Backend_Bound.Memory_Bound,21.17,% Slots,,,0.00,5.22,
38.235573558,S0-C4,Backend_Bound.Core_Bound,14.99,% Slots,,,0.00,5.22,
38.235573558,S0-C4,Retiring.Microcode_Sequencer,13.25,% Slots,,idq.ms_uops,0.00,5.32,
38.235573558,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.10,% Clocks,,,0.00,5.32,
38.235573558,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
38.235573558,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.56,% Clocks,,idq.ms_switches,0.00,5.32,
38.235573558,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.30,% Core_Clocks,,,0.00,5.22,<==
38.235573558,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
38.235573558,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
38.235573558,S0-C4-T0,MUX,5.22,%,,,0.00,100.0,
38.235573558,S0-C5,Frontend_Bound,36.29,% Slots,,,0.00,5.22,
38.235573558,S0-C5,Backend_Bound,40.55,% Slots,,,0.00,5.22,
38.235573558,S0-C5,Retiring,26.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
38.235573558,S0-C5,Frontend_Bound.Frontend_Latency,31.47,% Slots,,rs_events.empty_end,0.00,5.22,
38.235573558,S0-C5,Backend_Bound.Memory_Bound,24.50,% Slots,,,0.00,5.22,
38.235573558,S0-C5,Backend_Bound.Core_Bound,16.05,% Slots,,,0.00,5.22,
38.235573558,S0-C5,Retiring.Microcode_Sequencer,11.97,% Slots,,idq.ms_uops,0.00,5.32,
38.235573558,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.39,% Clocks,,,0.00,5.32,
38.235573558,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
38.235573558,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.29,% Clocks,,idq.ms_switches,0.00,5.32,
38.235573558,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
38.235573558,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,33.38,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.22,<==
38.235573558,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.24,% Clocks,,,0.00,5.32,
38.235573558,S0-C5-T0,MUX,5.22,%,,,0.00,100.0,
38.235573558,S0-C6,Frontend_Bound,37.22,% Slots,,,0.00,5.22,
38.235573558,S0-C6,Backend_Bound,39.68,% Slots,,,0.00,5.22,
38.235573558,S0-C6,Retiring,16.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
38.235573558,S0-C6,Frontend_Bound.Frontend_Latency,28.11,% Slots,,rs_events.empty_end,0.00,5.22,
38.235573558,S0-C6,Backend_Bound.Memory_Bound,16.67,% Slots,,,0.00,5.22,
38.235573558,S0-C6,Backend_Bound.Core_Bound,23.01,% Slots,,,0.00,5.22,<==
38.235573558,S0-C6,Retiring.Microcode_Sequencer,13.50,% Slots,,idq.ms_uops,0.00,5.32,
38.235573558,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.56,% Clocks,,,0.00,5.32,
38.235573558,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
38.235573558,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.87,% Clocks,,idq.ms_switches,0.00,5.32,
38.235573558,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,
38.235573558,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,9.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
38.235573558,S0-C6-T0,MUX,5.22,%,,,0.00,100.0,
38.235573558,S0-C7,Frontend_Bound,40.49,% Slots,,,0.00,5.22,
38.235573558,S0-C7,Backend_Bound,38.05,% Slots,,,0.00,5.22,
38.235573558,S0-C7,Retiring,15.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
38.235573558,S0-C7,Frontend_Bound.Frontend_Latency,27.28,% Slots,,rs_events.empty_end,0.00,5.22,<==
38.235573558,S0-C7,Frontend_Bound.Frontend_Bandwidth,16.45,% Slots,,,0.00,5.22,
38.235573558,S0-C7,Backend_Bound.Memory_Bound,22.10,% Slots,,,0.00,5.22,
38.235573558,S0-C7,Backend_Bound.Core_Bound,15.94,% Slots,,,0.00,5.22,
38.235573558,S0-C7,Retiring.Microcode_Sequencer,11.37,% Slots,,idq.ms_uops,0.00,5.32,
38.235573558,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.15,% Clocks,,,0.00,5.32,
38.235573558,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
38.235573558,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.96,% Clocks,,idq.ms_switches,0.00,5.32,
38.235573558,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.68,% Core_Clocks,,,0.00,5.22,
38.235573558,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
38.235573558,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
38.235573558,S0-C7-T0,MUX,5.22,%,,,0.00,100.0,
38.235573558,S1-C0,Frontend_Bound,36.89,% Slots,,,0.00,5.22,
38.235573558,S1-C0,Backend_Bound,13.71,% Slots,,,0.00,5.22,
38.235573558,S1-C0,Frontend_Bound.Frontend_Latency,22.06,% Slots,,rs_events.empty_end,0.00,5.22,<==
38.235573558,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.71,% Slots,,,0.00,5.22,
38.235573558,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.29,% Clocks,,,0.00,5.32,
38.235573558,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
38.235573558,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,73.95,% Core_Clocks,,,0.00,5.23,
38.235573558,S1-C0-T0,MUX,5.22,%,,,0.00,100.0,
38.235573558,S1-C1,Frontend_Bound,35.48,% Slots,,,0.00,5.22,
38.235573558,S1-C1,Backend_Bound,41.08,% Slots,,,0.00,5.22,
38.235573558,S1-C1,Retiring,18.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
38.235573558,S1-C1,Frontend_Bound.Frontend_Latency,27.36,% Slots,,rs_events.empty_end,0.00,5.22,
38.235573558,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.15,% Slots,,,0.00,5.22,
38.235573558,S1-C1,Backend_Bound.Memory_Bound,32.60,% Slots,,,0.00,5.22,
38.235573558,S1-C1,Retiring.Microcode_Sequencer,15.20,% Slots,,idq.ms_uops,0.00,5.32,
38.235573558,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.14,% Clocks,,,0.00,5.32,
38.235573558,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
38.235573558,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.93,% Clocks,,idq.ms_switches,0.00,5.32,
38.235573558,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.53,% Core_Clocks,,,0.00,5.23,
38.235573558,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,<==
38.235573558,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
38.235573558,S1-C1-T0,MUX,5.22,%,,,0.00,100.0,
38.235573558,S1-C2,Frontend_Bound,36.43,% Slots,,,0.00,5.22,
38.235573558,S1-C2,Backend_Bound,39.55,% Slots,,,0.00,5.22,
38.235573558,S1-C2,Retiring,18.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
38.235573558,S1-C2,Frontend_Bound.Frontend_Latency,28.11,% Slots,,rs_events.empty_end,0.00,5.22,
38.235573558,S1-C2,Backend_Bound.Memory_Bound,25.46,% Slots,,,0.00,5.22,
38.235573558,S1-C2,Backend_Bound.Core_Bound,14.09,% Slots,,,0.00,5.22,
38.235573558,S1-C2,Retiring.Microcode_Sequencer,13.80,% Slots,,idq.ms_uops,0.00,5.32,
38.235573558,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.03,% Clocks,,,0.00,5.32,
38.235573558,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
38.235573558,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.30,% Clocks,,idq.ms_switches,0.00,5.32,
38.235573558,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,<==
38.235573558,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
38.235573558,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.44,% Clocks,,,0.00,5.32,
38.235573558,S1-C2-T0,MUX,5.22,%,,,0.00,100.0,
38.235573558,S1-C3,Frontend_Bound,34.40,% Slots,,,0.00,5.22,
38.235573558,S1-C3,Backend_Bound,41.63,% Slots,,,0.00,5.22,
38.235573558,S1-C3,Retiring,18.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
38.235573558,S1-C3,Frontend_Bound.Frontend_Latency,28.37,% Slots,,rs_events.empty_end,0.00,5.22,
38.235573558,S1-C3,Backend_Bound.Memory_Bound,27.28,% Slots,,,0.00,5.22,
38.235573558,S1-C3,Backend_Bound.Core_Bound,14.36,% Slots,,,0.00,5.22,
38.235573558,S1-C3,Retiring.Microcode_Sequencer,14.79,% Slots,,idq.ms_uops,0.00,5.32,
38.235573558,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.29,% Clocks,,,0.00,5.32,
38.235573558,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
38.235573558,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.01,% Clocks,,idq.ms_switches,0.00,5.32,
38.235573558,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,<==
38.235573558,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
38.235573558,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.60,% Clocks,,,0.00,5.32,
38.235573558,S1-C3-T0,MUX,5.22,%,,,0.00,100.0,
38.235573558,S1-C4,Frontend_Bound,34.71,% Slots,,,0.00,5.22,
38.235573558,S1-C4,Backend_Bound,41.90,% Slots,,,0.00,5.22,
38.235573558,S1-C4,Retiring,17.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
38.235573558,S1-C4,Frontend_Bound.Frontend_Latency,26.81,% Slots,,rs_events.empty_end,0.00,5.22,
38.235573558,S1-C4,Frontend_Bound.Frontend_Bandwidth,11.39,% Slots,,,0.00,5.22,
38.235573558,S1-C4,Backend_Bound.Memory_Bound,27.88,% Slots,,,0.00,5.22,
38.235573558,S1-C4,Backend_Bound.Core_Bound,14.02,% Slots,,,0.00,5.22,
38.235573558,S1-C4,Retiring.Microcode_Sequencer,13.96,% Slots,,idq.ms_uops,0.00,5.32,
38.235573558,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.47,% Clocks,,,0.00,5.32,
38.235573558,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
38.235573558,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.14,% Clocks,,idq.ms_switches,0.00,5.32,
38.235573558,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.59,% Core_Clocks,,,0.00,5.22,
38.235573558,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,<==
38.235573558,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
38.235573558,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.28,% Clocks,,,0.00,5.32,
38.235573558,S1-C4-T0,MUX,5.22,%,,,0.00,100.0,
38.235573558,S1-C5,Backend_Bound,45.76,% Slots,,,0.00,5.22,
38.235573558,S1-C5,Retiring,34.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
38.235573558,S1-C5,Backend_Bound.Memory_Bound,41.87,% Slots,,,0.00,5.21,
38.235573558,S1-C5,Retiring.Microcode_Sequencer,7.07,% Slots,,idq.ms_uops,0.00,5.32,
38.235573558,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.69,% Clocks,,idq.ms_switches,0.00,5.32,
38.235573558,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,17.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,<==
38.235573558,S1-C5-T0,MUX,5.21,%,,,0.00,100.0,
38.235573558,S1-C6,Frontend_Bound,35.65,% Slots,,,0.00,5.22,
38.235573558,S1-C6,Backend_Bound,40.31,% Slots,,,0.00,5.22,
38.235573558,S1-C6,Retiring,18.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
38.235573558,S1-C6,Frontend_Bound.Frontend_Latency,31.46,% Slots,,rs_events.empty_end,0.00,5.22,
38.235573558,S1-C6,Backend_Bound.Memory_Bound,26.64,% Slots,,,0.00,5.22,
38.235573558,S1-C6,Backend_Bound.Core_Bound,13.67,% Slots,,,0.00,5.22,
38.235573558,S1-C6,Retiring.Microcode_Sequencer,14.19,% Slots,,idq.ms_uops,0.00,5.32,
38.235573558,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.94,% Clocks,,,0.00,5.32,
38.235573558,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
38.235573558,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.70,% Clocks,,idq.ms_switches,0.00,5.32,
38.235573558,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,<==
38.235573558,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
38.235573558,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.81,% Clocks,,,0.00,5.32,
38.235573558,S1-C6-T0,MUX,5.22,%,,,0.00,100.0,
38.235573558,S1-C7,Frontend_Bound,34.59,% Slots,,,0.00,5.22,
38.235573558,S1-C7,Backend_Bound,41.18,% Slots,,,0.00,5.22,
38.235573558,S1-C7,Retiring,18.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
38.235573558,S1-C7,Frontend_Bound.Frontend_Latency,29.14,% Slots,,rs_events.empty_end,0.00,5.22,
38.235573558,S1-C7,Backend_Bound.Memory_Bound,26.48,% Slots,,,0.00,5.22,
38.235573558,S1-C7,Backend_Bound.Core_Bound,14.70,% Slots,,,0.00,5.22,
38.235573558,S1-C7,Retiring.Microcode_Sequencer,14.57,% Slots,,idq.ms_uops,0.00,5.32,
38.235573558,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.33,% Clocks,,,0.00,5.32,
38.235573558,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
38.235573558,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.56,% Clocks,,idq.ms_switches,0.00,5.32,
38.235573558,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,<==
38.235573558,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
38.235573558,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.22,% Clocks,,,0.00,5.32,
38.235573558,S1-C7-T0,MUX,5.22,%,,,0.00,100.0,
38.235573558,S0-C0-T1,MUX,5.21,%,,,0.00,100.0,
38.235573558,S0-C1-T1,MUX,5.22,%,,,0.00,100.0,
38.235573558,S0-C2-T1,MUX,5.22,%,,,0.00,100.0,
38.235573558,S0-C3-T1,MUX,5.22,%,,,0.00,100.0,
38.235573558,S0-C4-T1,MUX,5.22,%,,,0.00,100.0,
38.235573558,S0-C5-T1,MUX,5.22,%,,,0.00,100.0,
38.235573558,S0-C6-T1,MUX,5.22,%,,,0.00,100.0,
38.235573558,S0-C7-T1,MUX,5.22,%,,,0.00,100.0,
38.235573558,S1-C0-T1,MUX,5.22,%,,,0.00,100.0,
38.235573558,S1-C1-T1,MUX,5.22,%,,,0.00,100.0,
38.235573558,S1-C2-T1,MUX,5.22,%,,,0.00,100.0,
38.235573558,S1-C3-T1,MUX,5.22,%,,,0.00,100.0,
38.235573558,S1-C4-T1,MUX,5.22,%,,,0.00,100.0,
38.235573558,S1-C5-T1,MUX,5.21,%,,,0.00,100.0,
38.235573558,S1-C6-T1,MUX,5.22,%,,,0.00,100.0,
38.235573558,S1-C7-T1,MUX,5.22,%,,,0.00,100.0,
39.781279443,S0-C0,Backend_Bound,69.93,% Slots,,,0.00,5.16,
39.781279443,S0-C0,Retiring,19.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
39.781279443,S0-C0,Backend_Bound.Memory_Bound,28.21,% Slots,,,0.00,5.16,
39.781279443,S0-C0,Backend_Bound.Core_Bound,41.71,% Slots,,,0.00,5.16,
39.781279443,S0-C0,Retiring.Microcode_Sequencer,9.63,% Slots,,idq.ms_uops,0.00,5.16,
39.781279443,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.01,% Clocks,,idq.ms_switches,0.00,5.18,
39.781279443,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.44,
39.781279443,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.44,
39.781279443,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,56.54,% Clocks,,,0.00,5.17,<==
39.781279443,S0-C0-T0,MUX,5.16,%,,,0.00,100.0,
39.781279443,S0-C1,Frontend_Bound,36.99,% Slots,,,0.00,5.17,
39.781279443,S0-C1,Backend_Bound,38.85,% Slots,,,0.00,5.17,
39.781279443,S0-C1,Retiring,28.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
39.781279443,S0-C1,Frontend_Bound.Frontend_Latency,34.41,% Slots,,rs_events.empty_end,0.00,5.17,
39.781279443,S0-C1,Backend_Bound.Memory_Bound,14.55,% Slots,,,0.00,5.17,
39.781279443,S0-C1,Backend_Bound.Core_Bound,24.30,% Slots,,,0.00,5.17,
39.781279443,S0-C1,Retiring.Microcode_Sequencer,8.26,% Slots,,idq.ms_uops,0.00,5.17,
39.781279443,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
39.781279443,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.08,% Clocks,,idq.ms_switches,0.00,5.17,
39.781279443,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.44,
39.781279443,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.44,
39.781279443,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.08,% Clocks,,,0.00,5.17,<==
39.781279443,S0-C1-T0,MUX,5.17,%,,,0.00,100.0,
39.781279443,S0-C2,Frontend_Bound,34.39,% Slots,,,0.00,5.17,
39.781279443,S0-C2,Bad_Speculation,10.12,% Slots,,,0.00,5.17,
39.781279443,S0-C2,Backend_Bound,16.52,% Slots,,,0.00,5.17,
39.781279443,S0-C2,Frontend_Bound.Frontend_Latency,19.29,% Slots,,rs_events.empty_end,0.00,5.17,<==
39.781279443,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.86,% Slots,,,0.00,5.17,
39.781279443,S0-C2,Bad_Speculation.Branch_Mispredicts,9.77,% Slots,,br_misp_retired.all_branches,0.00,5.17,
39.781279443,S0-C2,Backend_Bound.Memory_Bound,36.01,% Slots,,,0.00,5.17,
39.781279443,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.64,% Clocks,,,0.00,5.18,
39.781279443,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
39.781279443,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.38,% Core_Clocks,,,0.00,5.44,
39.781279443,S0-C2-T0,MUX,5.17,%,,,0.00,100.0,
39.781279443,S0-C3,Frontend_Bound,36.69,% Slots,,,0.00,5.17,
39.781279443,S0-C3,Backend_Bound,40.09,% Slots,,,0.00,5.17,<==
39.781279443,S0-C3,Retiring,14.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
39.781279443,S0-C3,Frontend_Bound.Frontend_Latency,39.54,% Slots,,rs_events.empty_end,0.00,5.17,
39.781279443,S0-C3,Backend_Bound.Memory_Bound,18.28,% Slots,,,0.00,5.17,
39.781279443,S0-C3,Backend_Bound.Core_Bound,21.80,% Slots,,,0.00,5.17,
39.781279443,S0-C3,Retiring.Microcode_Sequencer,7.79,% Slots,,idq.ms_uops,0.00,5.17,
39.781279443,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.41,% Clocks,,,0.00,5.18,
39.781279443,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
39.781279443,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.70,% Clocks,,idq.ms_switches,0.00,5.18,
39.781279443,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,16.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.44,
39.781279443,S0-C3-T0,MUX,5.17,%,,,0.00,100.0,
39.781279443,S0-C4,Frontend_Bound,36.48,% Slots,,,0.00,5.17,
39.781279443,S0-C4,Backend_Bound,40.49,% Slots,,,0.00,5.17,
39.781279443,S0-C4,Retiring,16.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
39.781279443,S0-C4,Frontend_Bound.Frontend_Latency,30.99,% Slots,,rs_events.empty_end,0.00,5.17,
39.781279443,S0-C4,Backend_Bound.Memory_Bound,25.63,% Slots,,,0.00,5.17,<==
39.781279443,S0-C4,Backend_Bound.Core_Bound,14.86,% Slots,,,0.00,5.17,
39.781279443,S0-C4,Retiring.Microcode_Sequencer,13.71,% Slots,,idq.ms_uops,0.00,5.17,
39.781279443,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.42,% Clocks,,,0.00,5.18,
39.781279443,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
39.781279443,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.01,% Clocks,,idq.ms_switches,0.00,5.18,
39.781279443,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.44,
39.781279443,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.44,
39.781279443,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.88,% Clocks,,,0.00,5.17,
39.781279443,S0-C4-T0,MUX,5.17,%,,,0.00,100.0,
39.781279443,S0-C5,Frontend_Bound,37.16,% Slots,,,0.00,5.16,
39.781279443,S0-C5,Backend_Bound,39.71,% Slots,,,0.00,5.16,
39.781279443,S0-C5,Retiring,17.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
39.781279443,S0-C5,Frontend_Bound.Frontend_Latency,32.02,% Slots,,rs_events.empty_end,0.00,5.16,
39.781279443,S0-C5,Backend_Bound.Memory_Bound,23.44,% Slots,,,0.00,5.16,<==
39.781279443,S0-C5,Backend_Bound.Core_Bound,16.27,% Slots,,,0.00,5.16,
39.781279443,S0-C5,Retiring.Microcode_Sequencer,13.45,% Slots,,idq.ms_uops,0.00,5.17,
39.781279443,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.39,% Clocks,,,0.00,5.18,
39.781279443,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
39.781279443,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.51,% Clocks,,idq.ms_switches,0.00,5.18,
39.781279443,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.44,
39.781279443,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,9.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.44,
39.781279443,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.82,% Clocks,,,0.00,5.17,
39.781279443,S0-C5-T0,MUX,5.16,%,,,0.00,100.0,
39.781279443,S0-C6,Frontend_Bound,35.01,% Slots,,,0.00,5.17,
39.781279443,S0-C6,Backend_Bound,41.34,% Slots,,,0.00,5.17,
39.781279443,S0-C6,Retiring,17.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
39.781279443,S0-C6,Frontend_Bound.Frontend_Latency,42.68,% Slots,,rs_events.empty_end,0.00,5.17,
39.781279443,S0-C6,Backend_Bound.Memory_Bound,31.02,% Slots,,,0.00,5.17,<==
39.781279443,S0-C6,Backend_Bound.Core_Bound,10.32,% Slots,,,0.00,5.17,
39.781279443,S0-C6,Retiring.Microcode_Sequencer,13.42,% Slots,,idq.ms_uops,0.00,5.17,
39.781279443,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.78,% Clocks,,,0.00,5.17,
39.781279443,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
39.781279443,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.26,% Clocks,,idq.ms_switches,0.00,5.17,
39.781279443,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.44,
39.781279443,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,9.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.44,
39.781279443,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.73,% Clocks,,,0.00,5.17,
39.781279443,S0-C6-T0,MUX,5.17,%,,,0.00,100.0,
39.781279443,S0-C7,Frontend_Bound,35.77,% Slots,,,0.00,5.17,
39.781279443,S0-C7,Backend_Bound,40.44,% Slots,,,0.00,5.17,
39.781279443,S0-C7,Retiring,16.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
39.781279443,S0-C7,Frontend_Bound.Frontend_Latency,26.91,% Slots,,rs_events.empty_end,0.00,5.17,
39.781279443,S0-C7,Backend_Bound.Memory_Bound,23.40,% Slots,,,0.00,5.17,<==
39.781279443,S0-C7,Backend_Bound.Core_Bound,17.04,% Slots,,,0.00,5.17,
39.781279443,S0-C7,Retiring.Microcode_Sequencer,13.29,% Slots,,idq.ms_uops,0.00,5.17,
39.781279443,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.48,% Clocks,,,0.00,5.18,
39.781279443,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
39.781279443,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.10,% Clocks,,idq.ms_switches,0.00,5.18,
39.781279443,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.44,
39.781279443,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.44,
39.781279443,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.92,% Clocks,,,0.00,5.17,
39.781279443,S0-C7-T0,MUX,5.17,%,,,0.00,100.0,
39.781279443,S1-C0,Frontend_Bound,38.74,% Slots,,,0.00,5.16,
39.781279443,S1-C0,Backend_Bound,12.60,% Slots,,,0.00,5.16,
39.781279443,S1-C0,Frontend_Bound.Frontend_Latency,23.26,% Slots,,rs_events.empty_end,0.00,5.16,<==
39.781279443,S1-C0,Frontend_Bound.Frontend_Bandwidth,15.39,% Slots,,,0.00,5.16,
39.781279443,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.48,% Clocks,,,0.00,5.18,
39.781279443,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
39.781279443,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,71.40,% Core_Clocks,,,0.00,5.44,
39.781279443,S1-C0-T0,MUX,5.16,%,,,0.00,100.0,
39.781279443,S1-C1,Frontend_Bound,33.89,% Slots,,,0.00,5.17,
39.781279443,S1-C1,Backend_Bound,41.58,% Slots,,,0.00,5.17,
39.781279443,S1-C1,Retiring,18.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
39.781279443,S1-C1,Frontend_Bound.Frontend_Latency,29.77,% Slots,,rs_events.empty_end,0.00,5.17,
39.781279443,S1-C1,Backend_Bound.Memory_Bound,27.55,% Slots,,,0.00,5.17,<==
39.781279443,S1-C1,Backend_Bound.Core_Bound,14.03,% Slots,,,0.00,5.17,
39.781279443,S1-C1,Retiring.Microcode_Sequencer,15.06,% Slots,,idq.ms_uops,0.00,5.17,
39.781279443,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.93,% Clocks,,,0.00,5.18,
39.781279443,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
39.781279443,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.76,% Clocks,,idq.ms_switches,0.00,5.18,
39.781279443,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.44,
39.781279443,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,9.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.44,
39.781279443,S1-C1-T0,MUX,5.17,%,,,0.00,100.0,
39.781279443,S1-C2,Frontend_Bound,35.83,% Slots,,,0.00,5.17,
39.781279443,S1-C2,Backend_Bound,39.72,% Slots,,,0.00,5.17,
39.781279443,S1-C2,Retiring,19.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
39.781279443,S1-C2,Frontend_Bound.Frontend_Latency,34.73,% Slots,,rs_events.empty_end,0.00,5.17,
39.781279443,S1-C2,Backend_Bound.Memory_Bound,10.92,% Slots,,,0.00,5.17,
39.781279443,S1-C2,Backend_Bound.Core_Bound,28.80,% Slots,,,0.00,5.17,
39.781279443,S1-C2,Retiring.Microcode_Sequencer,10.71,% Slots,,idq.ms_uops,0.00,5.17,
39.781279443,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.83,% Clocks,,,0.00,5.18,
39.781279443,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
39.781279443,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.14,% Clocks,,idq.ms_switches,0.00,5.18,
39.781279443,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.43,
39.781279443,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.44,
39.781279443,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,48.92,% Clocks,,,0.00,5.17,<==
39.781279443,S1-C2-T0,MUX,5.17,%,,,0.00,100.0,
39.781279443,S1-C3,Frontend_Bound,32.57,% Slots,,,0.00,5.17,
39.781279443,S1-C3,Backend_Bound,42.77,% Slots,,,0.00,5.17,<==
39.781279443,S1-C3,Retiring,18.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
39.781279443,S1-C3,Frontend_Bound.Frontend_Latency,28.49,% Slots,,rs_events.empty_end,0.00,5.17,
39.781279443,S1-C3,Backend_Bound.Memory_Bound,23.69,% Slots,,,0.00,5.17,
39.781279443,S1-C3,Backend_Bound.Core_Bound,19.08,% Slots,,,0.00,5.17,
39.781279443,S1-C3,Retiring.Microcode_Sequencer,15.33,% Slots,,idq.ms_uops,0.00,5.17,
39.781279443,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.23,% Clocks,,,0.00,5.18,
39.781279443,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
39.781279443,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.52,% Clocks,,idq.ms_switches,0.00,5.18,
39.781279443,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.44,
39.781279443,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.44,
39.781279443,S1-C3-T0,MUX,5.17,%,,,0.00,100.0,
39.781279443,S1-C4,Frontend_Bound,33.13,% Slots,,,0.00,5.17,
39.781279443,S1-C4,Backend_Bound,42.40,% Slots,,,0.00,5.17,
39.781279443,S1-C4,Retiring,17.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
39.781279443,S1-C4,Frontend_Bound.Frontend_Latency,34.38,% Slots,,rs_events.empty_end,0.00,5.17,
39.781279443,S1-C4,Backend_Bound.Memory_Bound,24.87,% Slots,,,0.00,5.17,
39.781279443,S1-C4,Backend_Bound.Core_Bound,17.53,% Slots,,,0.00,5.17,
39.781279443,S1-C4,Retiring.Microcode_Sequencer,13.96,% Slots,,idq.ms_uops,0.00,5.17,
39.781279443,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.31,% Clocks,,,0.00,5.18,
39.781279443,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
39.781279443,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.73,% Clocks,,idq.ms_switches,0.00,5.18,
39.781279443,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.44,<==
39.781279443,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.66,% Clocks,,,0.00,5.18,
39.781279443,S1-C4-T0,MUX,5.17,%,,,0.00,100.0,
39.781279443,S1-C5,Frontend_Bound,22.40,% Slots,,,0.00,5.17,
39.781279443,S1-C5,Backend_Bound,48.33,% Slots,,,0.00,5.17,<==
39.781279443,S1-C5,Retiring,46.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
39.781279443,S1-C5,Frontend_Bound.Frontend_Latency,18.64,% Slots,,rs_events.empty_end,0.00,5.17,
39.781279443,S1-C5,Backend_Bound.Memory_Bound,22.45,% Slots,,,0.00,5.17,
39.781279443,S1-C5,Backend_Bound.Core_Bound,25.88,% Slots,,,0.00,5.17,
39.781279443,S1-C5,Retiring.Microcode_Sequencer,6.52,% Slots,,idq.ms_uops,0.00,5.17,
39.781279443,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.35,% Clocks,,idq.ms_switches,0.00,5.18,
39.781279443,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,17.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.44,
39.781279443,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.44,
39.781279443,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.62,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.44,
39.781279443,S1-C5-T0,MUX,5.17,%,,,0.00,100.0,
39.781279443,S1-C6,Backend_Bound,47.25,% Slots,,,0.00,5.16,
39.781279443,S1-C6,Retiring,33.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
39.781279443,S1-C6,Backend_Bound.Memory_Bound,18.31,% Slots,,,0.00,5.16,
39.781279443,S1-C6,Backend_Bound.Core_Bound,28.94,% Slots,,,0.00,5.16,<==
39.781279443,S1-C6,Retiring.Microcode_Sequencer,5.33,% Slots,,idq.ms_uops,0.00,5.17,
39.781279443,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.98,% Clocks,,idq.ms_switches,0.00,5.18,
39.781279443,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.44,
39.781279443,S1-C6-T0,MUX,5.16,%,,,0.00,100.0,
39.781279443,S1-C7,Frontend_Bound,32.33,% Slots,,,0.00,5.17,
39.781279443,S1-C7,Backend_Bound,43.27,% Slots,,,0.00,5.17,
39.781279443,S1-C7,Retiring,19.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
39.781279443,S1-C7,Frontend_Bound.Frontend_Latency,31.53,% Slots,,rs_events.empty_end,0.00,5.17,
39.781279443,S1-C7,Backend_Bound.Memory_Bound,28.35,% Slots,,,0.00,5.17,<==
39.781279443,S1-C7,Backend_Bound.Core_Bound,14.92,% Slots,,,0.00,5.17,
39.781279443,S1-C7,Retiring.Microcode_Sequencer,15.29,% Slots,,idq.ms_uops,0.00,5.17,
39.781279443,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.77,% Clocks,,,0.00,5.18,
39.781279443,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
39.781279443,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.50,% Clocks,,idq.ms_switches,0.00,5.18,
39.781279443,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.44,
39.781279443,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.44,
39.781279443,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.85,% Clocks,,,0.00,5.18,
39.781279443,S1-C7-T0,MUX,5.17,%,,,0.00,100.0,
39.781279443,S0-C0-T1,MUX,5.16,%,,,0.00,100.0,
39.781279443,S0-C1-T1,MUX,5.17,%,,,0.00,100.0,
39.781279443,S0-C2-T1,MUX,5.17,%,,,0.00,100.0,
39.781279443,S0-C3-T1,MUX,5.17,%,,,0.00,100.0,
39.781279443,S0-C4-T1,MUX,5.17,%,,,0.00,100.0,
39.781279443,S0-C5-T1,MUX,5.16,%,,,0.00,100.0,
39.781279443,S0-C6-T1,MUX,5.17,%,,,0.00,100.0,
39.781279443,S0-C7-T1,MUX,5.17,%,,,0.00,100.0,
39.781279443,S1-C0-T1,MUX,5.16,%,,,0.00,100.0,
39.781279443,S1-C1-T1,MUX,5.17,%,,,0.00,100.0,
39.781279443,S1-C2-T1,MUX,5.17,%,,,0.00,100.0,
39.781279443,S1-C3-T1,MUX,5.17,%,,,0.00,100.0,
39.781279443,S1-C4-T1,MUX,5.17,%,,,0.00,100.0,
39.781279443,S1-C5-T1,MUX,5.17,%,,,0.00,100.0,
39.781279443,S1-C6-T1,MUX,5.16,%,,,0.00,100.0,
39.781279443,S1-C7-T1,MUX,5.17,%,,,0.00,100.0,
42.269697449,S0-C0,Frontend_Bound,27.45,% Slots,,,0.00,5.31,
42.269697449,S0-C0,Backend_Bound,49.54,% Slots,,,0.00,5.31,
42.269697449,S0-C0,Retiring,18.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
42.269697449,S0-C0,Frontend_Bound.Frontend_Latency,17.16,% Slots,,rs_events.empty_end,0.00,5.31,
42.269697449,S0-C0,Frontend_Bound.Frontend_Bandwidth,21.81,% Slots,,,0.00,5.31,
42.269697449,S0-C0,Backend_Bound.Memory_Bound,40.62,% Slots,,,0.00,5.31,<==
42.269697449,S0-C0,Retiring.Microcode_Sequencer,10.14,% Slots,,idq.ms_uops,0.00,5.31,
42.269697449,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.61,% Clocks,,,0.00,5.31,
42.269697449,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
42.269697449,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.36,% Clocks,,idq.ms_switches,0.00,5.31,
42.269697449,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.49,% Core_Clocks,,,0.00,5.14,
42.269697449,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
42.269697449,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
42.269697449,S0-C0-T0,MUX,5.14,%,,,0.00,100.0,
42.269697449,S0-C1,Frontend_Bound,28.91,% Slots,,,0.00,5.31,
42.269697449,S0-C1,Backend_Bound,37.98,% Slots,,,0.00,5.31,
42.269697449,S0-C1,Retiring,25.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
42.269697449,S0-C1,Frontend_Bound.Frontend_Bandwidth,40.55,% Slots,,,0.00,5.31,
42.269697449,S0-C1,Backend_Bound.Memory_Bound,37.76,% Slots,,,0.00,5.15,
42.269697449,S0-C1,Retiring.Microcode_Sequencer,9.81,% Slots,,idq.ms_uops,0.00,5.31,
42.269697449,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.06,% Clocks,,idq.ms_switches,0.00,5.31,
42.269697449,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.53,% Core_Clocks,,,0.00,5.15,
42.269697449,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,<==
42.269697449,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
42.269697449,S0-C1-T0,MUX,5.14,%,,,0.00,100.0,
42.269697449,S0-C2,Frontend_Bound,39.47,% Slots,,,0.00,5.31,
42.269697449,S0-C2,Backend_Bound,38.76,% Slots,,,0.00,5.31,
42.269697449,S0-C2,Retiring,17.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
42.269697449,S0-C2,Frontend_Bound.Frontend_Latency,39.04,% Slots,,rs_events.empty_end,0.00,5.3,<==
42.269697449,S0-C2,Backend_Bound.Memory_Bound,31.92,% Slots,,,0.00,5.14,
42.269697449,S0-C2,Retiring.Microcode_Sequencer,13.60,% Slots,,idq.ms_uops,0.00,5.3,
42.269697449,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.78,% Clocks,,,0.00,5.31,
42.269697449,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
42.269697449,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.32,% Clocks,,idq.ms_switches,0.00,5.31,
42.269697449,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
42.269697449,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
42.269697449,S0-C2-T0,MUX,5.14,%,,,0.00,100.0,
42.269697449,S0-C3,Frontend_Bound,40.71,% Slots,,,0.00,5.31,
42.269697449,S0-C3,Backend_Bound,37.26,% Slots,,,0.00,5.31,
42.269697449,S0-C3,Retiring,16.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
42.269697449,S0-C3,Frontend_Bound.Frontend_Latency,30.18,% Slots,,rs_events.empty_end,0.00,5.31,<==
42.269697449,S0-C3,Frontend_Bound.Frontend_Bandwidth,10.91,% Slots,,,0.00,5.31,
42.269697449,S0-C3,Backend_Bound.Memory_Bound,24.17,% Slots,,,0.00,5.15,
42.269697449,S0-C3,Backend_Bound.Core_Bound,13.09,% Slots,,,0.00,5.15,
42.269697449,S0-C3,Retiring.Microcode_Sequencer,12.92,% Slots,,idq.ms_uops,0.00,5.31,
42.269697449,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.92,% Clocks,,,0.00,5.31,
42.269697449,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
42.269697449,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.79,% Clocks,,idq.ms_switches,0.00,5.31,
42.269697449,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.79,% Core_Clocks,,,0.00,5.15,
42.269697449,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
42.269697449,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,9.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
42.269697449,S0-C3-T0,MUX,5.14,%,,,0.00,100.0,
42.269697449,S0-C4,Frontend_Bound,36.72,% Slots,,,0.00,5.31,
42.269697449,S0-C4,Backend_Bound,40.36,% Slots,,,0.00,5.31,
42.269697449,S0-C4,Retiring,16.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
42.269697449,S0-C4,Frontend_Bound.Frontend_Latency,36.31,% Slots,,rs_events.empty_end,0.00,5.3,
42.269697449,S0-C4,Backend_Bound.Memory_Bound,27.43,% Slots,,,0.00,5.14,<==
42.269697449,S0-C4,Backend_Bound.Core_Bound,12.93,% Slots,,,0.00,5.14,
42.269697449,S0-C4,Retiring.Microcode_Sequencer,12.83,% Slots,,idq.ms_uops,0.00,5.31,
42.269697449,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.44,% Clocks,,,0.00,5.31,
42.269697449,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
42.269697449,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.27,% Clocks,,idq.ms_switches,0.00,5.31,
42.269697449,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
42.269697449,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
42.269697449,S0-C4-T0,MUX,5.14,%,,,0.00,100.0,
42.269697449,S0-C5,Frontend_Bound,34.79,% Slots,,,0.00,5.31,
42.269697449,S0-C5,Backend_Bound,42.09,% Slots,,,0.00,5.31,
42.269697449,S0-C5,Retiring,16.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
42.269697449,S0-C5,Frontend_Bound.Frontend_Latency,50.99,% Slots,,rs_events.empty_end,0.00,5.3,
42.269697449,S0-C5,Backend_Bound.Memory_Bound,16.47,% Slots,,,0.00,5.14,
42.269697449,S0-C5,Backend_Bound.Core_Bound,25.61,% Slots,,,0.00,5.14,
42.269697449,S0-C5,Retiring.Microcode_Sequencer,12.90,% Slots,,idq.ms_uops,0.00,5.3,
42.269697449,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.74,% Clocks,,,0.00,5.31,
42.269697449,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
42.269697449,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.14,% Clocks,,idq.ms_switches,0.00,5.31,
42.269697449,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
42.269697449,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
42.269697449,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.11,% Clocks,,,0.00,5.3,<==
42.269697449,S0-C5-T0,MUX,5.14,%,,,0.00,100.0,
42.269697449,S0-C6,Frontend_Bound,35.56,% Slots,,,0.00,5.31,
42.269697449,S0-C6,Backend_Bound,41.52,% Slots,,,0.00,5.31,
42.269697449,S0-C6,Retiring,17.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
42.269697449,S0-C6,Frontend_Bound.Frontend_Latency,30.75,% Slots,,rs_events.empty_end,0.00,5.31,
42.269697449,S0-C6,Backend_Bound.Memory_Bound,24.67,% Slots,,,0.00,5.15,<==
42.269697449,S0-C6,Backend_Bound.Core_Bound,16.85,% Slots,,,0.00,5.15,
42.269697449,S0-C6,Retiring.Microcode_Sequencer,13.22,% Slots,,idq.ms_uops,0.00,5.31,
42.269697449,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.66,% Clocks,,,0.00,5.31,
42.269697449,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
42.269697449,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.54,% Clocks,,idq.ms_switches,0.00,5.31,
42.269697449,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
42.269697449,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
42.269697449,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.77,% Clocks,,,0.00,5.3,
42.269697449,S0-C6-T0,MUX,5.14,%,,,0.00,100.0,
42.269697449,S0-C7,Frontend_Bound,35.92,% Slots,,,0.00,5.31,
42.269697449,S0-C7,Backend_Bound,41.74,% Slots,,,0.00,5.31,
42.269697449,S0-C7,Retiring,16.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
42.269697449,S0-C7,Frontend_Bound.Frontend_Latency,33.47,% Slots,,rs_events.empty_end,0.00,5.3,
42.269697449,S0-C7,Backend_Bound.Memory_Bound,31.97,% Slots,,,0.00,5.15,<==
42.269697449,S0-C7,Retiring.Microcode_Sequencer,13.32,% Slots,,idq.ms_uops,0.00,5.31,
42.269697449,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.36,% Clocks,,,0.00,5.31,
42.269697449,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
42.269697449,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.80,% Clocks,,idq.ms_switches,0.00,5.31,
42.269697449,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
42.269697449,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
42.269697449,S0-C7-T0,MUX,5.14,%,,,0.00,100.0,
42.269697449,S1-C0,Frontend_Bound,37.05,% Slots,,,0.00,5.31,
42.269697449,S1-C0,Backend_Bound,13.42,% Slots,,,0.00,5.31,
42.269697449,S1-C0,Frontend_Bound.Frontend_Latency,22.43,% Slots,,rs_events.empty_end,0.00,5.31,<==
42.269697449,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.67,% Slots,,,0.00,5.31,
42.269697449,S1-C0,Backend_Bound.Memory_Bound,12.34,% Slots,,,0.00,5.15,
42.269697449,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.58,% Clocks,,,0.00,5.31,
42.269697449,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
42.269697449,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,72.00,% Core_Clocks,,,0.00,5.15,
42.269697449,S1-C0-T0,MUX,5.14,%,,,0.00,100.0,
42.269697449,S1-C1,Frontend_Bound,33.53,% Slots,,,0.00,5.31,
42.269697449,S1-C1,Backend_Bound,42.19,% Slots,,,0.00,5.31,<==
42.269697449,S1-C1,Retiring,18.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
42.269697449,S1-C1,Frontend_Bound.Frontend_Latency,31.23,% Slots,,rs_events.empty_end,0.00,5.3,
42.269697449,S1-C1,Backend_Bound.Memory_Bound,23.13,% Slots,,,0.00,5.15,
42.269697449,S1-C1,Backend_Bound.Core_Bound,19.06,% Slots,,,0.00,5.15,
42.269697449,S1-C1,Retiring.Microcode_Sequencer,13.48,% Slots,,idq.ms_uops,0.00,5.31,
42.269697449,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.72,% Clocks,,,0.00,5.31,
42.269697449,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
42.269697449,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.51,% Clocks,,idq.ms_switches,0.00,5.31,
42.269697449,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
42.269697449,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.97,% Clocks,,,0.00,5.3,
42.269697449,S1-C1-T0,MUX,5.14,%,,,0.00,100.0,
42.269697449,S1-C2,Frontend_Bound,35.95,% Slots,,,0.00,5.31,
42.269697449,S1-C2,Backend_Bound,40.43,% Slots,,,0.00,5.31,
42.269697449,S1-C2,Retiring,20.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
42.269697449,S1-C2,Frontend_Bound.Frontend_Latency,28.63,% Slots,,rs_events.empty_end,0.00,5.31,
42.269697449,S1-C2,Backend_Bound.Memory_Bound,23.23,% Slots,,,0.00,5.15,
42.269697449,S1-C2,Backend_Bound.Core_Bound,17.20,% Slots,,,0.00,5.15,
42.269697449,S1-C2,Retiring.Microcode_Sequencer,13.60,% Slots,,idq.ms_uops,0.00,5.31,
42.269697449,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.74,% Clocks,,,0.00,5.31,
42.269697449,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
42.269697449,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.66,% Clocks,,idq.ms_switches,0.00,5.31,
42.269697449,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,<==
42.269697449,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
42.269697449,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.13,% Clocks,,,0.00,5.3,
42.269697449,S1-C2-T0,MUX,5.14,%,,,0.00,100.0,
42.269697449,S1-C3,Frontend_Bound,33.84,% Slots,,,0.00,5.31,
42.269697449,S1-C3,Backend_Bound,42.23,% Slots,,,0.00,5.31,
42.269697449,S1-C3,Retiring,18.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
42.269697449,S1-C3,Frontend_Bound.Frontend_Latency,30.60,% Slots,,rs_events.empty_end,0.00,5.3,
42.269697449,S1-C3,Backend_Bound.Memory_Bound,26.87,% Slots,,,0.00,5.15,
42.269697449,S1-C3,Backend_Bound.Core_Bound,15.37,% Slots,,,0.00,5.15,
42.269697449,S1-C3,Retiring.Microcode_Sequencer,14.30,% Slots,,idq.ms_uops,0.00,5.31,
42.269697449,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.61,% Clocks,,,0.00,5.31,
42.269697449,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
42.269697449,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.27,% Clocks,,idq.ms_switches,0.00,5.31,
42.269697449,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,<==
42.269697449,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
42.269697449,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.90,% Clocks,,,0.00,5.3,
42.269697449,S1-C3-T0,MUX,5.14,%,,,0.00,100.0,
42.269697449,S1-C4,Frontend_Bound,34.55,% Slots,,,0.00,5.31,
42.269697449,S1-C4,Backend_Bound,41.42,% Slots,,,0.00,5.31,
42.269697449,S1-C4,Retiring,18.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
42.269697449,S1-C4,Frontend_Bound.Frontend_Latency,30.80,% Slots,,rs_events.empty_end,0.00,5.3,
42.269697449,S1-C4,Backend_Bound.Memory_Bound,24.74,% Slots,,,0.00,5.15,
42.269697449,S1-C4,Backend_Bound.Core_Bound,16.68,% Slots,,,0.00,5.15,
42.269697449,S1-C4,Retiring.Microcode_Sequencer,14.34,% Slots,,idq.ms_uops,0.00,5.31,
42.269697449,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.37,% Clocks,,,0.00,5.31,
42.269697449,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
42.269697449,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.61,% Clocks,,idq.ms_switches,0.00,5.31,
42.269697449,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,<==
42.269697449,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
42.269697449,S1-C4-T0,MUX,5.14,%,,,0.00,100.0,
42.269697449,S1-C5,Frontend_Bound,23.55,% Slots,,,0.00,5.31,
42.269697449,S1-C5,Backend_Bound,45.25,% Slots,,,0.00,5.31,
42.269697449,S1-C5,Retiring,24.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
42.269697449,S1-C5,Frontend_Bound.Frontend_Latency,18.30,% Slots,,rs_events.empty_end,0.00,5.31,
42.269697449,S1-C5,Backend_Bound.Memory_Bound,30.46,% Slots,,,0.00,5.15,
42.269697449,S1-C5,Backend_Bound.Core_Bound,14.79,% Slots,,,0.00,5.15,
42.269697449,S1-C5,Retiring.Microcode_Sequencer,10.39,% Slots,,idq.ms_uops,0.00,5.31,
42.269697449,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.89,% Clocks,,,0.00,5.31,
42.269697449,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
42.269697449,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.15,% Clocks,,idq.ms_switches,0.00,5.31,
42.269697449,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,<==
42.269697449,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
42.269697449,S1-C5-T0,MUX,5.14,%,,,0.00,100.0,
42.269697449,S1-C6,Frontend_Bound.Frontend_Bandwidth,22.57,% Slots,,,0.00,5.31,
42.269697449,S1-C6,Backend_Bound.Memory_Bound,26.90,% Slots,,,0.00,5.14,
42.269697449,S1-C6,Backend_Bound.Core_Bound,17.90,% Slots,,,0.00,5.14,
42.269697449,S1-C6,Retiring.Microcode_Sequencer,9.23,% Slots,,idq.ms_uops,0.00,5.31,<==
42.269697449,S1-C6,Backend_Bound,44.80,% Slots,,,0.00,5.31,
42.269697449,S1-C6,Retiring,44.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
42.269697449,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.69,% Clocks,,idq.ms_switches,0.00,5.31,
42.269697449,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.49,% Core_Clocks,,,0.00,5.14,
42.269697449,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,16.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
42.269697449,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.27,% Clocks,,,0.00,5.3,
42.269697449,S1-C6-T0,MUX,5.14,%,,,0.00,100.0,
42.269697449,S1-C7,Frontend_Bound,33.77,% Slots,,,0.00,5.31,
42.269697449,S1-C7,Backend_Bound,42.39,% Slots,,,0.00,5.31,
42.269697449,S1-C7,Retiring,18.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
42.269697449,S1-C7,Frontend_Bound.Frontend_Latency,29.41,% Slots,,rs_events.empty_end,0.00,5.3,
42.269697449,S1-C7,Backend_Bound.Memory_Bound,26.44,% Slots,,,0.00,5.15,
42.269697449,S1-C7,Backend_Bound.Core_Bound,15.95,% Slots,,,0.00,5.15,
42.269697449,S1-C7,Retiring.Microcode_Sequencer,15.06,% Slots,,idq.ms_uops,0.00,5.31,
42.269697449,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.10,% Clocks,,,0.00,5.31,
42.269697449,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
42.269697449,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.16,% Clocks,,idq.ms_switches,0.00,5.31,
42.269697449,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,<==
42.269697449,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
42.269697449,S1-C7-T0,MUX,5.14,%,,,0.00,100.0,
42.269697449,S0-C0-T1,MUX,5.14,%,,,0.00,100.0,
42.269697449,S0-C1-T1,MUX,5.14,%,,,0.00,100.0,
42.269697449,S0-C2-T1,MUX,5.14,%,,,0.00,100.0,
42.269697449,S0-C3-T1,MUX,5.14,%,,,0.00,100.0,
42.269697449,S0-C4-T1,MUX,5.14,%,,,0.00,100.0,
42.269697449,S0-C5-T1,MUX,5.14,%,,,0.00,100.0,
42.269697449,S0-C6-T1,MUX,5.14,%,,,0.00,100.0,
42.269697449,S0-C7-T1,MUX,5.14,%,,,0.00,100.0,
42.269697449,S1-C0-T1,MUX,5.14,%,,,0.00,100.0,
42.269697449,S1-C1-T1,MUX,5.14,%,,,0.00,100.0,
42.269697449,S1-C2-T1,MUX,5.14,%,,,0.00,100.0,
42.269697449,S1-C3-T1,MUX,5.14,%,,,0.00,100.0,
42.269697449,S1-C4-T1,MUX,5.14,%,,,0.00,100.0,
42.269697449,S1-C5-T1,MUX,5.14,%,,,0.00,100.0,
42.269697449,S1-C6-T1,MUX,5.14,%,,,0.00,100.0,
42.269697449,S1-C7-T1,MUX,5.14,%,,,0.00,100.0,
43.809214815,S0-C0,Frontend_Bound,33.83,% Slots,,,0.00,5.21,
43.809214815,S0-C0,Backend_Bound,43.58,% Slots,,,0.00,5.21,
43.809214815,S0-C0,Retiring,17.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
43.809214815,S0-C0,Frontend_Bound.Frontend_Latency,23.79,% Slots,,rs_events.empty_end,0.00,5.21,
43.809214815,S0-C0,Backend_Bound.Memory_Bound,26.55,% Slots,,,0.00,5.21,
43.809214815,S0-C0,Backend_Bound.Core_Bound,17.03,% Slots,,,0.00,5.21,
43.809214815,S0-C0,Retiring.Microcode_Sequencer,12.85,% Slots,,idq.ms_uops,0.00,5.21,
43.809214815,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.44,% Clocks,,,0.00,5.22,
43.809214815,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
43.809214815,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.88,% Clocks,,idq.ms_switches,0.00,5.22,
43.809214815,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,<==
43.809214815,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
43.809214815,S0-C0-T0,MUX,5.19,%,,,0.00,100.0,
43.809214815,S0-C1,Backend_Bound,71.65,% Slots,,,0.00,5.22,
43.809214815,S0-C1,Retiring,25.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
43.809214815,S0-C1,Backend_Bound.Memory_Bound,17.93,% Slots,,,0.00,5.21,
43.809214815,S0-C1,Backend_Bound.Core_Bound,53.72,% Slots,,,0.00,5.21,<==
43.809214815,S0-C1,Retiring.Microcode_Sequencer,8.88,% Slots,,idq.ms_uops,0.00,5.21,
43.809214815,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.85,% Clocks,,idq.ms_switches,0.00,5.21,
43.809214815,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,21.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
43.809214815,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.47,
43.809214815,S0-C1-T0,MUX,5.19,%,,,0.00,100.0,
43.809214815,S0-C2,Frontend_Bound,36.73,% Slots,,,0.00,5.21,
43.809214815,S0-C2,Backend_Bound,39.65,% Slots,,,0.00,5.21,
43.809214815,S0-C2,Retiring,17.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
43.809214815,S0-C2,Frontend_Bound.Frontend_Latency,27.85,% Slots,,rs_events.empty_end,0.00,5.21,
43.809214815,S0-C2,Backend_Bound.Memory_Bound,24.09,% Slots,,,0.00,5.21,
43.809214815,S0-C2,Backend_Bound.Core_Bound,15.56,% Slots,,,0.00,5.21,
43.809214815,S0-C2,Retiring.Microcode_Sequencer,14.14,% Slots,,idq.ms_uops,0.00,5.21,
43.809214815,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.17,% Clocks,,,0.00,5.21,
43.809214815,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
43.809214815,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.90,% Clocks,,idq.ms_switches,0.00,5.21,
43.809214815,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,<==
43.809214815,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.47,
43.809214815,S0-C2-T0,MUX,5.19,%,,,0.00,100.0,
43.809214815,S0-C3,Frontend_Bound,31.77,% Slots,,,0.00,5.22,
43.809214815,S0-C3,Backend_Bound,42.68,% Slots,,,0.00,5.22,<==
43.809214815,S0-C3,Retiring,18.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
43.809214815,S0-C3,Frontend_Bound.Frontend_Latency,23.58,% Slots,,rs_events.empty_end,0.00,5.21,
43.809214815,S0-C3,Backend_Bound.Memory_Bound,20.15,% Slots,,,0.00,5.21,
43.809214815,S0-C3,Backend_Bound.Core_Bound,22.53,% Slots,,,0.00,5.21,
43.809214815,S0-C3,Retiring.Microcode_Sequencer,8.88,% Slots,,idq.ms_uops,0.00,5.21,
43.809214815,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.99,% Clocks,,,0.00,5.21,
43.809214815,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
43.809214815,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.59,% Clocks,,idq.ms_switches,0.00,5.21,
43.809214815,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
43.809214815,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.47,
43.809214815,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.55,% Clocks,,,0.00,5.19,
43.809214815,S0-C3-T0,MUX,5.19,%,,,0.00,100.0,
43.809214815,S0-C4,Frontend_Bound,36.47,% Slots,,,0.00,5.22,
43.809214815,S0-C4,Backend_Bound,39.76,% Slots,,,0.00,5.22,
43.809214815,S0-C4,Retiring,17.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
43.809214815,S0-C4,Frontend_Bound.Frontend_Latency,28.90,% Slots,,rs_events.empty_end,0.00,5.21,
43.809214815,S0-C4,Frontend_Bound.Frontend_Bandwidth,12.01,% Slots,,,0.00,5.22,
43.809214815,S0-C4,Backend_Bound.Memory_Bound,22.84,% Slots,,,0.00,5.21,
43.809214815,S0-C4,Backend_Bound.Core_Bound,16.92,% Slots,,,0.00,5.21,
43.809214815,S0-C4,Retiring.Microcode_Sequencer,13.93,% Slots,,idq.ms_uops,0.00,5.21,
43.809214815,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.08,% Clocks,,,0.00,5.21,
43.809214815,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
43.809214815,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.44,% Clocks,,idq.ms_switches,0.00,5.21,
43.809214815,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.31,% Core_Clocks,,,0.00,5.28,
43.809214815,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,<==
43.809214815,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.68,% Clocks,,,0.00,5.19,
43.809214815,S0-C4-T0,MUX,5.19,%,,,0.00,100.0,
43.809214815,S0-C5,Frontend_Bound,37.62,% Slots,,,0.00,5.22,
43.809214815,S0-C5,Backend_Bound,39.54,% Slots,,,0.00,5.22,
43.809214815,S0-C5,Retiring,32.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
43.809214815,S0-C5,Frontend_Bound.Frontend_Latency,29.08,% Slots,,rs_events.empty_end,0.00,5.21,
43.809214815,S0-C5,Backend_Bound.Memory_Bound,23.70,% Slots,,,0.00,5.21,<==
43.809214815,S0-C5,Backend_Bound.Core_Bound,15.84,% Slots,,,0.00,5.21,
43.809214815,S0-C5,Retiring.Microcode_Sequencer,9.64,% Slots,,idq.ms_uops,0.00,5.21,
43.809214815,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.11,% Clocks,,,0.00,5.21,
43.809214815,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
43.809214815,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.87,% Clocks,,idq.ms_switches,0.00,5.21,
43.809214815,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
43.809214815,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.47,
43.809214815,S0-C5-T0,MUX,5.19,%,,,0.00,100.0,
43.809214815,S0-C6,Frontend_Bound,38.03,% Slots,,,0.00,5.22,
43.809214815,S0-C6,Backend_Bound,39.40,% Slots,,,0.00,5.22,
43.809214815,S0-C6,Retiring,16.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
43.809214815,S0-C6,Frontend_Bound.Frontend_Latency,27.04,% Slots,,rs_events.empty_end,0.00,5.21,
43.809214815,S0-C6,Frontend_Bound.Frontend_Bandwidth,17.50,% Slots,,,0.00,5.22,
43.809214815,S0-C6,Backend_Bound.Memory_Bound,26.39,% Slots,,,0.00,5.21,
43.809214815,S0-C6,Backend_Bound.Core_Bound,13.01,% Slots,,,0.00,5.21,
43.809214815,S0-C6,Retiring.Microcode_Sequencer,12.85,% Slots,,idq.ms_uops,0.00,5.21,
43.809214815,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.76,% Clocks,,,0.00,5.21,
43.809214815,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
43.809214815,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.10,% Clocks,,idq.ms_switches,0.00,5.21,
43.809214815,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.24,% Core_Clocks,,,0.00,5.29,
43.809214815,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,<==
43.809214815,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.47,
43.809214815,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.66,% Clocks,,,0.00,5.19,
43.809214815,S0-C6-T0,MUX,5.19,%,,,0.00,100.0,
43.809214815,S0-C7,Frontend_Bound,37.59,% Slots,,,0.00,5.22,
43.809214815,S0-C7,Backend_Bound,39.39,% Slots,,,0.00,5.22,
43.809214815,S0-C7,Retiring,14.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
43.809214815,S0-C7,Frontend_Bound.Frontend_Latency,23.65,% Slots,,rs_events.empty_end,0.00,5.21,
43.809214815,S0-C7,Frontend_Bound.Frontend_Bandwidth,10.33,% Slots,,,0.00,5.22,
43.809214815,S0-C7,Backend_Bound.Memory_Bound,23.23,% Slots,,,0.00,5.21,
43.809214815,S0-C7,Backend_Bound.Core_Bound,16.16,% Slots,,,0.00,5.21,
43.809214815,S0-C7,Retiring.Microcode_Sequencer,10.58,% Slots,,idq.ms_uops,0.00,5.21,
43.809214815,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.36,% Clocks,,,0.00,5.21,
43.809214815,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
43.809214815,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.85,% Clocks,,idq.ms_switches,0.00,5.21,
43.809214815,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.87,% Core_Clocks,,,0.00,5.29,
43.809214815,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,<==
43.809214815,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
43.809214815,S0-C7-T0,MUX,5.19,%,,,0.00,100.0,
43.809214815,S1-C0,Frontend_Bound,38.74,% Slots,,,0.00,5.22,
43.809214815,S1-C0,Backend_Bound,12.35,% Slots,,,0.00,5.22,
43.809214815,S1-C0,Frontend_Bound.Frontend_Latency,23.47,% Slots,,rs_events.empty_end,0.00,5.21,<==
43.809214815,S1-C0,Frontend_Bound.Frontend_Bandwidth,16.46,% Slots,,,0.00,5.22,
43.809214815,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.73,% Clocks,,,0.00,5.21,
43.809214815,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
43.809214815,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,72.48,% Core_Clocks,,,0.00,5.29,
43.809214815,S1-C0-T0,MUX,5.19,%,,,0.00,100.0,
43.809214815,S1-C1,Frontend_Bound,33.34,% Slots,,,0.00,5.21,
43.809214815,S1-C1,Backend_Bound,32.16,% Slots,,,0.00,5.21,
43.809214815,S1-C1,Retiring,19.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
43.809214815,S1-C1,Frontend_Bound.Frontend_Bandwidth,44.54,% Slots,,,0.00,5.21,
43.809214815,S1-C1,Backend_Bound.Memory_Bound,19.29,% Slots,,,0.00,5.21,
43.809214815,S1-C1,Backend_Bound.Core_Bound,12.86,% Slots,,,0.00,5.21,
43.809214815,S1-C1,Retiring.Microcode_Sequencer,15.56,% Slots,,idq.ms_uops,0.00,5.21,
43.809214815,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.46,% Clocks,,idq.ms_switches,0.00,5.21,
43.809214815,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.92,% Core_Clocks,,,0.00,5.3,<==
43.809214815,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
43.809214815,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.47,
43.809214815,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.02,% Clocks,,,0.00,5.19,
43.809214815,S1-C1-T0,MUX,5.19,%,,,0.00,100.0,
43.809214815,S1-C2,Frontend_Bound,36.19,% Slots,,,0.00,5.21,
43.809214815,S1-C2,Backend_Bound,39.33,% Slots,,,0.00,5.21,
43.809214815,S1-C2,Retiring,18.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
43.809214815,S1-C2,Frontend_Bound.Frontend_Latency,23.35,% Slots,,rs_events.empty_end,0.00,5.21,
43.809214815,S1-C2,Frontend_Bound.Frontend_Bandwidth,23.70,% Slots,,,0.00,5.21,
43.809214815,S1-C2,Backend_Bound.Memory_Bound,25.77,% Slots,,,0.00,5.21,
43.809214815,S1-C2,Backend_Bound.Core_Bound,13.56,% Slots,,,0.00,5.21,
43.809214815,S1-C2,Retiring.Microcode_Sequencer,14.53,% Slots,,idq.ms_uops,0.00,5.21,
43.809214815,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.75,% Clocks,,,0.00,5.21,
43.809214815,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
43.809214815,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.09,% Clocks,,idq.ms_switches,0.00,5.21,
43.809214815,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.18,% Core_Clocks,,,0.00,5.3,
43.809214815,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,<==
43.809214815,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.47,
43.809214815,S1-C2-T0,MUX,5.19,%,,,0.00,100.0,
43.809214815,S1-C3,Frontend_Bound,35.03,% Slots,,,0.00,5.21,
43.809214815,S1-C3,Backend_Bound,41.11,% Slots,,,0.00,5.21,
43.809214815,S1-C3,Retiring,18.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
43.809214815,S1-C3,Frontend_Bound.Frontend_Latency,22.12,% Slots,,rs_events.empty_end,0.00,5.21,
43.809214815,S1-C3,Frontend_Bound.Frontend_Bandwidth,10.23,% Slots,,,0.00,5.21,
43.809214815,S1-C3,Backend_Bound.Memory_Bound,25.10,% Slots,,,0.00,5.21,
43.809214815,S1-C3,Backend_Bound.Core_Bound,16.01,% Slots,,,0.00,5.21,
43.809214815,S1-C3,Retiring.Microcode_Sequencer,15.53,% Slots,,idq.ms_uops,0.00,5.21,
43.809214815,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.86,% Clocks,,,0.00,5.21,
43.809214815,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
43.809214815,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.22,% Clocks,,idq.ms_switches,0.00,5.21,
43.809214815,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.79,% Core_Clocks,,,0.00,5.3,
43.809214815,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,<==
43.809214815,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.47,
43.809214815,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.69,% Clocks,,,0.00,5.19,
43.809214815,S1-C3-T0,MUX,5.19,%,,,0.00,100.0,
43.809214815,S1-C4,Frontend_Bound,35.60,% Slots,,,0.00,5.21,
43.809214815,S1-C4,Backend_Bound,40.26,% Slots,,,0.00,5.21,<==
43.809214815,S1-C4,Retiring,15.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
43.809214815,S1-C4,Frontend_Bound.Frontend_Latency,23.19,% Slots,,rs_events.empty_end,0.00,5.21,
43.809214815,S1-C4,Frontend_Bound.Frontend_Bandwidth,11.04,% Slots,,,0.00,5.21,
43.809214815,S1-C4,Backend_Bound.Memory_Bound,22.45,% Slots,,,0.00,5.21,
43.809214815,S1-C4,Backend_Bound.Core_Bound,17.82,% Slots,,,0.00,5.21,
43.809214815,S1-C4,Retiring.Microcode_Sequencer,12.67,% Slots,,idq.ms_uops,0.00,5.22,
43.809214815,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.64,% Clocks,,,0.00,5.21,
43.809214815,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
43.809214815,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.59,% Clocks,,idq.ms_switches,0.00,5.21,
43.809214815,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.95,% Core_Clocks,,,0.00,5.3,
43.809214815,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,
43.809214815,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.47,
43.809214815,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.37,% Clocks,,,0.00,5.19,
43.809214815,S1-C4-T0,MUX,5.19,%,,,0.00,100.0,
43.809214815,S1-C5,Frontend_Bound,31.95,% Slots,,,0.00,5.21,
43.809214815,S1-C5,Backend_Bound,43.57,% Slots,,,0.00,5.21,
43.809214815,S1-C5,Retiring,19.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
43.809214815,S1-C5,Frontend_Bound.Frontend_Latency,28.22,% Slots,,rs_events.empty_end,0.00,5.21,
43.809214815,S1-C5,Backend_Bound.Memory_Bound,27.97,% Slots,,,0.00,5.21,
43.809214815,S1-C5,Backend_Bound.Core_Bound,15.59,% Slots,,,0.00,5.21,
43.809214815,S1-C5,Retiring.Microcode_Sequencer,15.55,% Slots,,idq.ms_uops,0.00,5.21,
43.809214815,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.81,% Clocks,,,0.00,5.21,
43.809214815,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
43.809214815,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.45,% Clocks,,idq.ms_switches,0.00,5.21,
43.809214815,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,<==
43.809214815,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.47,
43.809214815,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.02,% Clocks,,,0.00,5.19,
43.809214815,S1-C5-T0,MUX,5.19,%,,,0.00,100.0,
43.809214815,S1-C6,Frontend_Bound.Frontend_Bandwidth,11.79,% Slots,,,0.00,5.21,
43.809214815,S1-C6,Backend_Bound.Memory_Bound,48.81,% Slots,,,0.00,5.21,
43.809214815,S1-C6,Retiring.Microcode_Sequencer,8.54,% Slots,,idq.ms_uops,0.00,5.21,
43.809214815,S1-C6,Backend_Bound,45.55,% Slots,,,0.00,5.21,
43.809214815,S1-C6,Retiring,23.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
43.809214815,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.34,% Clocks,,idq.ms_switches,0.00,5.22,
43.809214815,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.29,% Core_Clocks,,,0.00,5.3,
43.809214815,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.85,% Core_Clocks,,,0.00,5.2,
43.809214815,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,<==
43.809214815,S1-C6-T0,MUX,5.19,%,,,0.00,100.0,
43.809214815,S1-C7,Frontend_Bound,33.19,% Slots,,,0.00,5.21,
43.809214815,S1-C7,Backend_Bound,42.60,% Slots,,,0.00,5.21,
43.809214815,S1-C7,Retiring,18.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
43.809214815,S1-C7,Frontend_Bound.Frontend_Latency,26.40,% Slots,,rs_events.empty_end,0.00,5.21,
43.809214815,S1-C7,Backend_Bound.Memory_Bound,25.08,% Slots,,,0.00,5.21,
43.809214815,S1-C7,Backend_Bound.Core_Bound,17.51,% Slots,,,0.00,5.21,
43.809214815,S1-C7,Retiring.Microcode_Sequencer,14.82,% Slots,,idq.ms_uops,0.00,5.21,
43.809214815,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.63,% Clocks,,,0.00,5.21,
43.809214815,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
43.809214815,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.18,% Clocks,,idq.ms_switches,0.00,5.21,
43.809214815,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.21,<==
43.809214815,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.67,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.47,
43.809214815,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.46,% Clocks,,,0.00,5.19,
43.809214815,S1-C7-T0,MUX,5.19,%,,,0.00,100.0,
43.809214815,S0-C0-T1,MUX,5.19,%,,,0.00,100.0,
43.809214815,S0-C1-T1,MUX,5.19,%,,,0.00,100.0,
43.809214815,S0-C2-T1,MUX,5.19,%,,,0.00,100.0,
43.809214815,S0-C3-T1,MUX,5.19,%,,,0.00,100.0,
43.809214815,S0-C4-T1,MUX,5.19,%,,,0.00,100.0,
43.809214815,S0-C5-T1,MUX,5.19,%,,,0.00,100.0,
43.809214815,S0-C6-T1,MUX,5.19,%,,,0.00,100.0,
43.809214815,S0-C7-T1,MUX,5.19,%,,,0.00,100.0,
43.809214815,S1-C0-T1,MUX,5.19,%,,,0.00,100.0,
43.809214815,S1-C1-T1,MUX,5.19,%,,,0.00,100.0,
43.809214815,S1-C2-T1,MUX,5.19,%,,,0.00,100.0,
43.809214815,S1-C3-T1,MUX,5.19,%,,,0.00,100.0,
43.809214815,S1-C4-T1,MUX,5.20,%,,,0.00,100.0,
43.809214815,S1-C5-T1,MUX,5.19,%,,,0.00,100.0,
43.809214815,S1-C6-T1,MUX,5.19,%,,,0.00,100.0,
43.809214815,S1-C7-T1,MUX,5.19,%,,,0.00,100.0,
45.506006288,S0-C0,Frontend_Bound.Frontend_Bandwidth,14.76,% Slots,,,0.00,5.4,
45.506006288,S0-C0,Backend_Bound.Memory_Bound,18.65,% Slots,,,0.00,5.4,
45.506006288,S0-C0,Backend_Bound.Core_Bound,30.18,% Slots,,,0.00,5.4,
45.506006288,S0-C0,Retiring.Microcode_Sequencer,6.19,% Slots,,idq.ms_uops,0.00,5.16,
45.506006288,S0-C0,Backend_Bound,48.83,% Slots,,,0.00,5.4,
45.506006288,S0-C0,Retiring,33.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
45.506006288,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.20,% Clocks,,idq.ms_switches,0.00,5.16,
45.506006288,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
45.506006288,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
45.506006288,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,54.97,% Clocks,,,0.00,5.18,<==
45.506006288,S0-C0-T0,MUX,5.16,%,,,0.00,100.0,
45.506006288,S0-C1,Frontend_Bound,33.08,% Slots,,,0.00,5.41,
45.506006288,S0-C1,Backend_Bound,19.22,% Slots,,,0.00,5.41,
45.506006288,S0-C1,Frontend_Bound.Frontend_Latency,16.58,% Slots,,rs_events.empty_end,0.00,5.4,
45.506006288,S0-C1,Frontend_Bound.Frontend_Bandwidth,39.65,% Slots,,,0.00,5.41,
45.506006288,S0-C1,Backend_Bound.Memory_Bound,15.98,% Slots,,,0.00,5.2,
45.506006288,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.67,% Clocks,,,0.00,5.17,
45.506006288,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
45.506006288,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,64.31,% Core_Clocks,,,0.00,5.22,<==
45.506006288,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
45.506006288,S0-C1-T0,MUX,5.16,%,,,0.00,100.0,
45.506006288,S0-C2,Frontend_Bound,38.60,% Slots,,,0.00,5.41,
45.506006288,S0-C2,Backend_Bound,40.35,% Slots,,,0.00,5.41,
45.506006288,S0-C2,Retiring,18.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
45.506006288,S0-C2,Frontend_Bound.Frontend_Latency,32.71,% Slots,,rs_events.empty_end,0.00,5.4,
45.506006288,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.13,% Slots,,,0.00,5.41,
45.506006288,S0-C2,Backend_Bound.Memory_Bound,29.90,% Slots,,,0.00,5.2,<==
45.506006288,S0-C2,Backend_Bound.Core_Bound,10.45,% Slots,,,0.00,5.2,
45.506006288,S0-C2,Retiring.Microcode_Sequencer,15.14,% Slots,,idq.ms_uops,0.00,5.16,
45.506006288,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.41,% Clocks,,,0.00,5.17,
45.506006288,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
45.506006288,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.95,% Clocks,,idq.ms_switches,0.00,5.17,
45.506006288,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.75,% Core_Clocks,,,0.00,5.22,
45.506006288,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
45.506006288,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
45.506006288,S0-C2-T0,MUX,5.16,%,,,0.00,100.0,
45.506006288,S0-C3,Frontend_Bound,30.55,% Slots,,,0.00,5.4,
45.506006288,S0-C3,Backend_Bound,41.22,% Slots,,,0.00,5.4,
45.506006288,S0-C3,Retiring,15.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
45.506006288,S0-C3,Frontend_Bound.Frontend_Latency,22.51,% Slots,,rs_events.empty_end,0.00,5.4,
45.506006288,S0-C3,Frontend_Bound.Frontend_Bandwidth,33.40,% Slots,,,0.00,5.4,
45.506006288,S0-C3,Backend_Bound.Memory_Bound,47.93,% Slots,,,0.00,5.2,<==
45.506006288,S0-C3,Retiring.Microcode_Sequencer,11.98,% Slots,,idq.ms_uops,0.00,5.16,
45.506006288,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.22,% Clocks,,,0.00,5.17,
45.506006288,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
45.506006288,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.95,% Clocks,,idq.ms_switches,0.00,5.17,
45.506006288,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.40,% Core_Clocks,,,0.00,5.22,
45.506006288,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
45.506006288,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
45.506006288,S0-C3-T0,MUX,5.16,%,,,0.00,100.0,
45.506006288,S0-C4,Frontend_Bound,38.53,% Slots,,,0.00,5.4,
45.506006288,S0-C4,Backend_Bound,39.04,% Slots,,,0.00,5.4,
45.506006288,S0-C4,Retiring,17.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
45.506006288,S0-C4,Frontend_Bound.Frontend_Latency,29.78,% Slots,,rs_events.empty_end,0.00,5.4,
45.506006288,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.55,% Slots,,,0.00,5.4,
45.506006288,S0-C4,Backend_Bound.Memory_Bound,30.54,% Slots,,,0.00,5.2,<==
45.506006288,S0-C4,Retiring.Microcode_Sequencer,13.98,% Slots,,idq.ms_uops,0.00,5.16,
45.506006288,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.63,% Clocks,,,0.00,5.17,
45.506006288,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
45.506006288,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.15,% Clocks,,idq.ms_switches,0.00,5.17,
45.506006288,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.37,% Core_Clocks,,,0.00,5.22,
45.506006288,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
45.506006288,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
45.506006288,S0-C4-T0,MUX,5.16,%,,,0.00,100.0,
45.506006288,S0-C5,Frontend_Bound,37.54,% Slots,,,0.00,5.4,
45.506006288,S0-C5,Backend_Bound,40.53,% Slots,,,0.00,5.4,
45.506006288,S0-C5,Retiring,17.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
45.506006288,S0-C5,Frontend_Bound.Frontend_Latency,31.70,% Slots,,rs_events.empty_end,0.00,5.4,
45.506006288,S0-C5,Frontend_Bound.Frontend_Bandwidth,11.10,% Slots,,,0.00,5.4,
45.506006288,S0-C5,Backend_Bound.Memory_Bound,28.09,% Slots,,,0.00,5.2,<==
45.506006288,S0-C5,Backend_Bound.Core_Bound,12.44,% Slots,,,0.00,5.2,
45.506006288,S0-C5,Retiring.Microcode_Sequencer,13.43,% Slots,,idq.ms_uops,0.00,5.16,
45.506006288,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.88,% Clocks,,,0.00,5.17,
45.506006288,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
45.506006288,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.94,% Clocks,,idq.ms_switches,0.00,5.17,
45.506006288,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.73,% Core_Clocks,,,0.00,5.22,
45.506006288,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
45.506006288,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
45.506006288,S0-C5-T0,MUX,5.16,%,,,0.00,100.0,
45.506006288,S0-C6,Frontend_Bound,41.15,% Slots,,,0.00,5.4,
45.506006288,S0-C6,Bad_Speculation,13.89,% Slots,,,0.00,5.4,
45.506006288,S0-C6,Backend_Bound,26.37,% Slots,,,0.00,5.4,
45.506006288,S0-C6,Retiring,16.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
45.506006288,S0-C6,Frontend_Bound.Frontend_Latency,28.37,% Slots,,rs_events.empty_end,0.00,5.4,
45.506006288,S0-C6,Frontend_Bound.Frontend_Bandwidth,77.02,% Slots,,,0.00,5.4,
45.506006288,S0-C6,Bad_Speculation.Branch_Mispredicts,12.69,% Slots,,br_misp_retired.all_branches,0.00,5.17,
45.506006288,S0-C6,Backend_Bound.Core_Bound,40.04,% Slots,,,0.00,5.17,
45.506006288,S0-C6,Retiring.Microcode_Sequencer,13.20,% Slots,,idq.ms_uops,0.00,5.16,
45.506006288,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.43,% Clocks,,,0.00,5.17,
45.506006288,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
45.506006288,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.15,% Clocks,,idq.ms_switches,0.00,5.17,
45.506006288,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.89,% Core_Clocks,,,0.00,5.22,<==
45.506006288,S0-C6-T0,MUX,5.16,%,,,0.00,100.0,
45.506006288,S0-C7,Frontend_Bound,34.25,% Slots,,,0.00,5.4,
45.506006288,S0-C7,Backend_Bound,44.85,% Slots,,,0.00,5.4,
45.506006288,S0-C7,Retiring,16.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
45.506006288,S0-C7,Frontend_Bound.Frontend_Latency,25.83,% Slots,,rs_events.empty_end,0.00,5.4,
45.506006288,S0-C7,Backend_Bound.Memory_Bound,27.62,% Slots,,,0.00,5.17,
45.506006288,S0-C7,Backend_Bound.Core_Bound,17.23,% Slots,,,0.00,5.17,
45.506006288,S0-C7,Retiring.Microcode_Sequencer,13.68,% Slots,,idq.ms_uops,0.00,5.16,
45.506006288,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.16,% Clocks,,,0.00,5.17,
45.506006288,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
45.506006288,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.41,% Clocks,,idq.ms_switches,0.00,5.17,
45.506006288,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,<==
45.506006288,S0-C7-T0,MUX,5.16,%,,,0.00,100.0,
45.506006288,S1-C0,Frontend_Bound,36.37,% Slots,,,0.00,5.4,
45.506006288,S1-C0,Backend_Bound,13.09,% Slots,,,0.00,5.4,
45.506006288,S1-C0,Frontend_Bound.Frontend_Latency,22.16,% Slots,,rs_events.empty_end,0.00,5.4,<==
45.506006288,S1-C0,Frontend_Bound.Frontend_Bandwidth,12.93,% Slots,,,0.00,5.4,
45.506006288,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.56,% Clocks,,,0.00,5.17,
45.506006288,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
45.506006288,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,73.09,% Core_Clocks,,,0.00,5.21,
45.506006288,S1-C0-T0,MUX,5.16,%,,,0.00,100.0,
45.506006288,S1-C1,Frontend_Bound,37.75,% Slots,,,0.00,5.4,
45.506006288,S1-C1,Backend_Bound,39.24,% Slots,,,0.00,5.4,
45.506006288,S1-C1,Retiring,18.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
45.506006288,S1-C1,Frontend_Bound.Frontend_Latency,24.01,% Slots,,rs_events.empty_end,0.00,5.4,
45.506006288,S1-C1,Backend_Bound.Memory_Bound,25.19,% Slots,,,0.00,5.17,<==
45.506006288,S1-C1,Backend_Bound.Core_Bound,14.05,% Slots,,,0.00,5.17,
45.506006288,S1-C1,Retiring.Microcode_Sequencer,15.13,% Slots,,idq.ms_uops,0.00,5.16,
45.506006288,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.99,% Clocks,,,0.00,5.17,
45.506006288,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
45.506006288,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.42,% Clocks,,idq.ms_switches,0.00,5.17,
45.506006288,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
45.506006288,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,10.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
45.506006288,S1-C1-T0,MUX,5.16,%,,,0.00,100.0,
45.506006288,S1-C2,Frontend_Bound,34.87,% Slots,,,0.00,5.4,
45.506006288,S1-C2,Backend_Bound,40.65,% Slots,,,0.00,5.4,
45.506006288,S1-C2,Retiring,18.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
45.506006288,S1-C2,Frontend_Bound.Frontend_Latency,40.41,% Slots,,rs_events.empty_end,0.00,5.4,
45.506006288,S1-C2,Backend_Bound.Memory_Bound,28.25,% Slots,,,0.00,5.17,
45.506006288,S1-C2,Backend_Bound.Core_Bound,12.40,% Slots,,,0.00,5.17,
45.506006288,S1-C2,Retiring.Microcode_Sequencer,14.62,% Slots,,idq.ms_uops,0.00,5.16,
45.506006288,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.26,% Clocks,,,0.00,5.17,
45.506006288,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
45.506006288,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.38,% Clocks,,idq.ms_switches,0.00,5.17,
45.506006288,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,<==
45.506006288,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
45.506006288,S1-C2-T0,MUX,5.16,%,,,0.00,100.0,
45.506006288,S1-C3,Frontend_Bound,34.24,% Slots,,,0.00,5.4,
45.506006288,S1-C3,Backend_Bound,41.39,% Slots,,,0.00,5.4,
45.506006288,S1-C3,Retiring,19.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
45.506006288,S1-C3,Frontend_Bound.Frontend_Latency,28.46,% Slots,,rs_events.empty_end,0.00,5.4,
45.506006288,S1-C3,Backend_Bound.Memory_Bound,26.05,% Slots,,,0.00,5.17,
45.506006288,S1-C3,Backend_Bound.Core_Bound,15.33,% Slots,,,0.00,5.17,
45.506006288,S1-C3,Retiring.Microcode_Sequencer,15.69,% Slots,,idq.ms_uops,0.00,5.16,
45.506006288,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.49,% Clocks,,,0.00,5.17,
45.506006288,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
45.506006288,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.53,% Clocks,,idq.ms_switches,0.00,5.17,
45.506006288,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,<==
45.506006288,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
45.506006288,S1-C3-T0,MUX,5.16,%,,,0.00,100.0,
45.506006288,S1-C4,Frontend_Bound,35.35,% Slots,,,0.00,5.4,
45.506006288,S1-C4,Backend_Bound,40.66,% Slots,,,0.00,5.4,
45.506006288,S1-C4,Retiring,18.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
45.506006288,S1-C4,Frontend_Bound.Frontend_Latency,31.55,% Slots,,rs_events.empty_end,0.00,5.4,
45.506006288,S1-C4,Backend_Bound.Memory_Bound,26.33,% Slots,,,0.00,5.17,
45.506006288,S1-C4,Backend_Bound.Core_Bound,14.32,% Slots,,,0.00,5.17,
45.506006288,S1-C4,Retiring.Microcode_Sequencer,14.51,% Slots,,idq.ms_uops,0.00,5.16,
45.506006288,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.22,% Clocks,,,0.00,5.17,
45.506006288,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
45.506006288,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.71,% Clocks,,idq.ms_switches,0.00,5.17,
45.506006288,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,<==
45.506006288,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.94,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
45.506006288,S1-C4-T0,MUX,5.16,%,,,0.00,100.0,
45.506006288,S1-C5,Frontend_Bound,32.83,% Slots,,,0.00,5.4,
45.506006288,S1-C5,Backend_Bound,42.92,% Slots,,,0.00,5.4,
45.506006288,S1-C5,Retiring,19.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
45.506006288,S1-C5,Frontend_Bound.Frontend_Latency,28.99,% Slots,,rs_events.empty_end,0.00,5.4,
45.506006288,S1-C5,Backend_Bound.Memory_Bound,26.94,% Slots,,,0.00,5.17,
45.506006288,S1-C5,Backend_Bound.Core_Bound,15.98,% Slots,,,0.00,5.17,
45.506006288,S1-C5,Retiring.Microcode_Sequencer,15.50,% Slots,,idq.ms_uops,0.00,5.16,
45.506006288,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.22,% Clocks,,,0.00,5.17,
45.506006288,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
45.506006288,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.56,% Clocks,,idq.ms_switches,0.00,5.17,
45.506006288,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,<==
45.506006288,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
45.506006288,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.52,% Clocks,,,0.00,5.19,
45.506006288,S1-C5-T0,MUX,5.16,%,,,0.00,100.0,
45.506006288,S1-C6,Frontend_Bound.Frontend_Bandwidth,22.73,% Slots,,,0.00,5.41,
45.506006288,S1-C6,Backend_Bound.Memory_Bound,16.95,% Slots,,,0.00,5.17,
45.506006288,S1-C6,Backend_Bound.Core_Bound,28.47,% Slots,,,0.00,5.17,
45.506006288,S1-C6,Backend_Bound,45.41,% Slots,,,0.00,5.41,
45.506006288,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.80,% Core_Clocks,,,0.00,5.2,
45.506006288,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
45.506006288,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
45.506006288,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.70,% Clocks,,,0.00,5.19,<==
45.506006288,S1-C6-T0,MUX,5.16,%,,,0.00,100.0,
45.506006288,S1-C7,Frontend_Bound,36.17,% Slots,,,0.00,5.4,
45.506006288,S1-C7,Backend_Bound,40.15,% Slots,,,0.00,5.4,
45.506006288,S1-C7,Retiring,17.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
45.506006288,S1-C7,Frontend_Bound.Frontend_Latency,31.73,% Slots,,rs_events.empty_end,0.00,5.4,
45.506006288,S1-C7,Backend_Bound.Memory_Bound,28.59,% Slots,,,0.00,5.17,
45.506006288,S1-C7,Backend_Bound.Core_Bound,11.56,% Slots,,,0.00,5.17,
45.506006288,S1-C7,Retiring.Microcode_Sequencer,14.65,% Slots,,idq.ms_uops,0.00,5.16,
45.506006288,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.48,% Clocks,,,0.00,5.17,
45.506006288,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,
45.506006288,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.40,% Clocks,,idq.ms_switches,0.00,5.17,
45.506006288,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,<==
45.506006288,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
45.506006288,S1-C7-T0,MUX,5.16,%,,,0.00,100.0,
45.506006288,S0-C0-T1,MUX,5.16,%,,,0.00,100.0,
45.506006288,S0-C1-T1,MUX,5.16,%,,,0.00,100.0,
45.506006288,S0-C2-T1,MUX,5.16,%,,,0.00,100.0,
45.506006288,S0-C3-T1,MUX,5.16,%,,,0.00,100.0,
45.506006288,S0-C4-T1,MUX,5.16,%,,,0.00,100.0,
45.506006288,S0-C5-T1,MUX,5.16,%,,,0.00,100.0,
45.506006288,S0-C6-T1,MUX,5.16,%,,,0.00,100.0,
45.506006288,S0-C7-T1,MUX,5.16,%,,,0.00,100.0,
45.506006288,S1-C0-T1,MUX,5.17,%,,,0.00,100.0,
45.506006288,S1-C1-T1,MUX,5.16,%,,,0.00,100.0,
45.506006288,S1-C2-T1,MUX,5.16,%,,,0.00,100.0,
45.506006288,S1-C3-T1,MUX,5.16,%,,,0.00,100.0,
45.506006288,S1-C4-T1,MUX,5.16,%,,,0.00,100.0,
45.506006288,S1-C5-T1,MUX,5.16,%,,,0.00,100.0,
45.506006288,S1-C6-T1,MUX,5.16,%,,,0.00,100.0,
45.506006288,S1-C7-T1,MUX,5.16,%,,,0.00,100.0,
47.035460471,S0-C0,Frontend_Bound,32.09,% Slots,,,0.00,5.25,
47.035460471,S0-C0,Backend_Bound,45.11,% Slots,,,0.00,5.25,
47.035460471,S0-C0,Retiring,16.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
47.035460471,S0-C0,Frontend_Bound.Frontend_Latency,28.53,% Slots,,rs_events.empty_end,0.00,5.24,
47.035460471,S0-C0,Frontend_Bound.Frontend_Bandwidth,10.23,% Slots,,,0.00,5.25,
47.035460471,S0-C0,Backend_Bound.Memory_Bound,26.93,% Slots,,,0.00,5.24,
47.035460471,S0-C0,Backend_Bound.Core_Bound,18.17,% Slots,,,0.00,5.24,
47.035460471,S0-C0,Retiring.Microcode_Sequencer,12.09,% Slots,,idq.ms_uops,0.00,5.24,
47.035460471,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.69,% Clocks,,,0.00,5.24,
47.035460471,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
47.035460471,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.95,% Clocks,,idq.ms_switches,0.00,5.24,
47.035460471,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.27,% Core_Clocks,,,0.00,5.24,
47.035460471,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,<==
47.035460471,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
47.035460471,S0-C0-T0,MUX,5.23,%,,,0.00,100.0,
47.035460471,S0-C1,Frontend_Bound,34.79,% Slots,,,0.00,5.24,
47.035460471,S0-C1,Backend_Bound,40.93,% Slots,,,0.00,5.24,
47.035460471,S0-C1,Retiring,18.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
47.035460471,S0-C1,Frontend_Bound.Frontend_Latency,32.77,% Slots,,rs_events.empty_end,0.00,5.24,
47.035460471,S0-C1,Backend_Bound.Memory_Bound,29.20,% Slots,,,0.00,5.24,
47.035460471,S0-C1,Backend_Bound.Core_Bound,11.74,% Slots,,,0.00,5.24,
47.035460471,S0-C1,Retiring.Microcode_Sequencer,14.47,% Slots,,idq.ms_uops,0.00,5.24,
47.035460471,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.96,% Clocks,,,0.00,5.24,
47.035460471,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
47.035460471,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.50,% Clocks,,idq.ms_switches,0.00,5.24,
47.035460471,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,<==
47.035460471,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
47.035460471,S0-C1-T0,MUX,5.24,%,,,0.00,100.0,
47.035460471,S0-C2,Frontend_Bound,37.34,% Slots,,,0.00,5.24,
47.035460471,S0-C2,Backend_Bound,39.65,% Slots,,,0.00,5.24,
47.035460471,S0-C2,Retiring,17.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
47.035460471,S0-C2,Frontend_Bound.Frontend_Latency,39.62,% Slots,,rs_events.empty_end,0.00,5.24,
47.035460471,S0-C2,Frontend_Bound.Frontend_Bandwidth,10.91,% Slots,,,0.00,5.24,
47.035460471,S0-C2,Backend_Bound.Memory_Bound,32.92,% Slots,,,0.00,5.24,<==
47.035460471,S0-C2,Retiring.Microcode_Sequencer,13.52,% Slots,,idq.ms_uops,0.00,5.24,
47.035460471,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.76,% Clocks,,,0.00,5.24,
47.035460471,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
47.035460471,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.22,% Clocks,,idq.ms_switches,0.00,5.24,
47.035460471,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.26,% Core_Clocks,,,0.00,5.25,
47.035460471,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
47.035460471,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.27,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,
47.035460471,S0-C2-T0,MUX,5.23,%,,,0.00,100.0,
47.035460471,S0-C3,Frontend_Bound,31.35,% Slots,,,0.00,5.25,
47.035460471,S0-C3,Backend_Bound,35.74,% Slots,,,0.00,5.25,<==
47.035460471,S0-C3,Retiring,18.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
47.035460471,S0-C3,Frontend_Bound.Frontend_Latency,29.48,% Slots,,rs_events.empty_end,0.00,5.24,
47.035460471,S0-C3,Frontend_Bound.Frontend_Bandwidth,28.12,% Slots,,,0.00,5.25,
47.035460471,S0-C3,Retiring.Microcode_Sequencer,13.57,% Slots,,idq.ms_uops,0.00,5.24,
47.035460471,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.64,% Clocks,,,0.00,5.24,
47.035460471,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
47.035460471,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.30,% Clocks,,idq.ms_switches,0.00,5.24,
47.035460471,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,51.51,% Core_Clocks,,,0.00,5.24,
47.035460471,S0-C3-T0,MUX,5.23,%,,,0.00,100.0,
47.035460471,S0-C4,Frontend_Bound,37.27,% Slots,,,0.00,5.25,
47.035460471,S0-C4,Backend_Bound,39.13,% Slots,,,0.00,5.25,
47.035460471,S0-C4,Retiring,10.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
47.035460471,S0-C4,Frontend_Bound.Frontend_Latency,63.14,% Slots,,rs_events.empty_end,0.00,5.24,
47.035460471,S0-C4,Backend_Bound.Memory_Bound,39.52,% Slots,,,0.00,5.24,
47.035460471,S0-C4,Retiring.Microcode_Sequencer,7.82,% Slots,,idq.ms_uops,0.00,5.24,
47.035460471,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.51,% Clocks,,,0.00,5.24,
47.035460471,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
47.035460471,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.90,% Clocks,,idq.ms_switches,0.00,5.24,
47.035460471,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,<==
47.035460471,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
47.035460471,S0-C4-T0,MUX,5.23,%,,,0.00,100.0,
47.035460471,S0-C5,Frontend_Bound,28.50,% Slots,,,0.00,5.24,
47.035460471,S0-C5,Backend_Bound,49.14,% Slots,,,0.00,5.24,<==
47.035460471,S0-C5,Retiring,14.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
47.035460471,S0-C5,Frontend_Bound.Frontend_Latency,20.33,% Slots,,rs_events.empty_end,0.00,5.24,
47.035460471,S0-C5,Frontend_Bound.Frontend_Bandwidth,15.77,% Slots,,,0.00,5.24,
47.035460471,S0-C5,Retiring.Microcode_Sequencer,11.79,% Slots,,idq.ms_uops,0.00,5.24,
47.035460471,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.20,% Clocks,,,0.00,5.24,
47.035460471,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
47.035460471,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.87,% Clocks,,idq.ms_switches,0.00,5.24,
47.035460471,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.87,% Core_Clocks,,,0.00,5.25,
47.035460471,S0-C5-T0,MUX,5.23,%,,,0.00,100.0,
47.035460471,S0-C6,Frontend_Bound,35.60,% Slots,,,0.00,5.24,
47.035460471,S0-C6,Backend_Bound,40.98,% Slots,,,0.00,5.24,
47.035460471,S0-C6,Retiring,16.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
47.035460471,S0-C6,Frontend_Bound.Frontend_Latency,54.78,% Slots,,rs_events.empty_end,0.00,5.24,
47.035460471,S0-C6,Backend_Bound.Memory_Bound,38.60,% Slots,,,0.00,5.24,<==
47.035460471,S0-C6,Retiring.Microcode_Sequencer,12.98,% Slots,,idq.ms_uops,0.00,5.24,
47.035460471,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.60,% Clocks,,,0.00,5.24,
47.035460471,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
47.035460471,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.50,% Clocks,,idq.ms_switches,0.00,5.24,
47.035460471,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
47.035460471,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
47.035460471,S0-C6-T0,MUX,5.23,%,,,0.00,100.0,
47.035460471,S0-C7,Frontend_Bound,34.99,% Slots,,,0.00,5.24,
47.035460471,S0-C7,Backend_Bound,41.76,% Slots,,,0.00,5.24,
47.035460471,S0-C7,Retiring,16.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
47.035460471,S0-C7,Frontend_Bound.Frontend_Latency,32.10,% Slots,,rs_events.empty_end,0.00,5.24,
47.035460471,S0-C7,Backend_Bound.Memory_Bound,27.76,% Slots,,,0.00,5.24,
47.035460471,S0-C7,Backend_Bound.Core_Bound,14.00,% Slots,,,0.00,5.24,
47.035460471,S0-C7,Retiring.Microcode_Sequencer,12.86,% Slots,,idq.ms_uops,0.00,5.24,
47.035460471,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.46,% Clocks,,,0.00,5.24,
47.035460471,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
47.035460471,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.26,% Clocks,,idq.ms_switches,0.00,5.24,
47.035460471,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
47.035460471,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.50,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,<==
47.035460471,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.15,% Clocks,,,0.00,5.24,
47.035460471,S0-C7-T0,MUX,5.23,%,,,0.00,100.0,
47.035460471,S1-C0,Frontend_Bound,37.19,% Slots,,,0.00,5.24,
47.035460471,S1-C0,Backend_Bound,12.53,% Slots,,,0.00,5.24,
47.035460471,S1-C0,Frontend_Bound.Frontend_Latency,21.69,% Slots,,rs_events.empty_end,0.00,5.24,<==
47.035460471,S1-C0,Frontend_Bound.Frontend_Bandwidth,15.39,% Slots,,,0.00,5.24,
47.035460471,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.28,% Clocks,,,0.00,5.24,
47.035460471,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
47.035460471,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,74.99,% Core_Clocks,,,0.00,5.25,
47.035460471,S1-C0-T0,MUX,5.23,%,,,0.00,100.0,
47.035460471,S1-C1,Frontend_Bound,32.87,% Slots,,,0.00,5.25,
47.035460471,S1-C1,Backend_Bound,42.25,% Slots,,,0.00,5.25,
47.035460471,S1-C1,Retiring,18.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
47.035460471,S1-C1,Frontend_Bound.Frontend_Latency,49.69,% Slots,,rs_events.empty_end,0.00,5.24,
47.035460471,S1-C1,Backend_Bound.Memory_Bound,30.92,% Slots,,,0.00,5.24,
47.035460471,S1-C1,Backend_Bound.Core_Bound,11.33,% Slots,,,0.00,5.24,
47.035460471,S1-C1,Retiring.Microcode_Sequencer,14.90,% Slots,,idq.ms_uops,0.00,5.24,
47.035460471,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.54,% Clocks,,,0.00,5.24,
47.035460471,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
47.035460471,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.97,% Clocks,,idq.ms_switches,0.00,5.24,
47.035460471,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,<==
47.035460471,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
47.035460471,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.70,% Clocks,,,0.00,5.24,
47.035460471,S1-C1-T0,MUX,5.23,%,,,0.00,100.0,
47.035460471,S1-C2,Frontend_Bound,34.87,% Slots,,,0.00,5.25,
47.035460471,S1-C2,Backend_Bound,40.79,% Slots,,,0.00,5.25,
47.035460471,S1-C2,Retiring,18.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
47.035460471,S1-C2,Frontend_Bound.Frontend_Latency,24.78,% Slots,,rs_events.empty_end,0.00,5.24,
47.035460471,S1-C2,Backend_Bound.Memory_Bound,24.62,% Slots,,,0.00,5.24,
47.035460471,S1-C2,Backend_Bound.Core_Bound,16.17,% Slots,,,0.00,5.24,
47.035460471,S1-C2,Retiring.Microcode_Sequencer,14.39,% Slots,,idq.ms_uops,0.00,5.24,
47.035460471,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.50,% Clocks,,,0.00,5.24,
47.035460471,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
47.035460471,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.57,% Clocks,,idq.ms_switches,0.00,5.24,
47.035460471,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,<==
47.035460471,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
47.035460471,S1-C2-T0,MUX,5.23,%,,,0.00,100.0,
47.035460471,S1-C3,Frontend_Bound,32.68,% Slots,,,0.00,5.25,
47.035460471,S1-C3,Backend_Bound,42.47,% Slots,,,0.00,5.25,
47.035460471,S1-C3,Retiring,18.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
47.035460471,S1-C3,Frontend_Bound.Frontend_Latency,33.04,% Slots,,rs_events.empty_end,0.00,5.24,
47.035460471,S1-C3,Backend_Bound.Memory_Bound,27.74,% Slots,,,0.00,5.24,
47.035460471,S1-C3,Backend_Bound.Core_Bound,14.73,% Slots,,,0.00,5.24,
47.035460471,S1-C3,Retiring.Microcode_Sequencer,15.22,% Slots,,idq.ms_uops,0.00,5.24,
47.035460471,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.59,% Clocks,,,0.00,5.24,
47.035460471,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
47.035460471,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.13,% Clocks,,idq.ms_switches,0.00,5.24,
47.035460471,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,<==
47.035460471,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
47.035460471,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.07,% Clocks,,,0.00,5.24,
47.035460471,S1-C3-T0,MUX,5.23,%,,,0.00,100.0,
47.035460471,S1-C4,Frontend_Bound,33.20,% Slots,,,0.00,5.25,
47.035460471,S1-C4,Backend_Bound,42.39,% Slots,,,0.00,5.25,
47.035460471,S1-C4,Retiring,19.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
47.035460471,S1-C4,Frontend_Bound.Frontend_Latency,32.39,% Slots,,rs_events.empty_end,0.00,5.24,
47.035460471,S1-C4,Backend_Bound.Memory_Bound,30.42,% Slots,,,0.00,5.24,
47.035460471,S1-C4,Backend_Bound.Core_Bound,11.97,% Slots,,,0.00,5.24,
47.035460471,S1-C4,Retiring.Microcode_Sequencer,15.51,% Slots,,idq.ms_uops,0.00,5.24,
47.035460471,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.52,% Clocks,,,0.00,5.24,
47.035460471,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
47.035460471,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.09,% Clocks,,idq.ms_switches,0.00,5.24,
47.035460471,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,<==
47.035460471,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.96,% Clocks,,,0.00,5.24,
47.035460471,S1-C4-T0,MUX,5.23,%,,,0.00,100.0,
47.035460471,S1-C5,Frontend_Bound,33.26,% Slots,,,0.00,5.25,
47.035460471,S1-C5,Backend_Bound,42.18,% Slots,,,0.00,5.25,
47.035460471,S1-C5,Retiring,19.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
47.035460471,S1-C5,Frontend_Bound.Frontend_Latency,32.02,% Slots,,rs_events.empty_end,0.00,5.24,
47.035460471,S1-C5,Backend_Bound.Memory_Bound,28.73,% Slots,,,0.00,5.24,
47.035460471,S1-C5,Backend_Bound.Core_Bound,13.46,% Slots,,,0.00,5.24,
47.035460471,S1-C5,Retiring.Microcode_Sequencer,15.84,% Slots,,idq.ms_uops,0.00,5.24,
47.035460471,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.56,% Clocks,,,0.00,5.24,
47.035460471,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
47.035460471,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.60,% Clocks,,idq.ms_switches,0.00,5.24,
47.035460471,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,<==
47.035460471,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
47.035460471,S1-C5-T0,MUX,5.23,%,,,0.00,100.0,
47.035460471,S1-C6,Backend_Bound,60.34,% Slots,,,0.00,5.25,
47.035460471,S1-C6,Retiring,25.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
47.035460471,S1-C6,Backend_Bound.Memory_Bound,46.41,% Slots,,,0.00,5.24,
47.035460471,S1-C6,Backend_Bound.Core_Bound,13.93,% Slots,,,0.00,5.24,
47.035460471,S1-C6,Retiring.Microcode_Sequencer,7.61,% Slots,,idq.ms_uops,0.00,5.24,
47.035460471,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.28,% Clocks,,idq.ms_switches,0.00,5.24,
47.035460471,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,17.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,<==
47.035460471,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,71.73,% Clocks,,,0.00,5.24,
47.035460471,S1-C6-T0,MUX,5.23,%,,,0.00,100.0,
47.035460471,S1-C7,Frontend_Bound,34.53,% Slots,,,0.00,5.24,
47.035460471,S1-C7,Backend_Bound,40.85,% Slots,,,0.00,5.24,
47.035460471,S1-C7,Retiring,18.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
47.035460471,S1-C7,Frontend_Bound.Frontend_Latency,32.51,% Slots,,rs_events.empty_end,0.00,5.24,
47.035460471,S1-C7,Backend_Bound.Memory_Bound,28.52,% Slots,,,0.00,5.24,
47.035460471,S1-C7,Backend_Bound.Core_Bound,12.33,% Slots,,,0.00,5.24,
47.035460471,S1-C7,Retiring.Microcode_Sequencer,14.08,% Slots,,idq.ms_uops,0.00,5.24,
47.035460471,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.72,% Clocks,,,0.00,5.24,
47.035460471,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
47.035460471,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.58,% Clocks,,idq.ms_switches,0.00,5.24,
47.035460471,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,<==
47.035460471,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
47.035460471,S1-C7-T0,MUX,5.23,%,,,0.00,100.0,
47.035460471,S0-C0-T1,MUX,5.23,%,,,0.00,100.0,
47.035460471,S0-C1-T1,MUX,5.24,%,,,0.00,100.0,
47.035460471,S0-C2-T1,MUX,5.24,%,,,0.00,100.0,
47.035460471,S0-C3-T1,MUX,5.23,%,,,0.00,100.0,
47.035460471,S0-C4-T1,MUX,5.23,%,,,0.00,100.0,
47.035460471,S0-C5-T1,MUX,5.23,%,,,0.00,100.0,
47.035460471,S0-C6-T1,MUX,5.23,%,,,0.00,100.0,
47.035460471,S0-C7-T1,MUX,5.24,%,,,0.00,100.0,
47.035460471,S1-C0-T1,MUX,5.23,%,,,0.00,100.0,
47.035460471,S1-C1-T1,MUX,5.23,%,,,0.00,100.0,
47.035460471,S1-C2-T1,MUX,5.23,%,,,0.00,100.0,
47.035460471,S1-C3-T1,MUX,5.23,%,,,0.00,100.0,
47.035460471,S1-C4-T1,MUX,5.23,%,,,0.00,100.0,
47.035460471,S1-C5-T1,MUX,5.23,%,,,0.00,100.0,
47.035460471,S1-C6-T1,MUX,5.22,%,,,0.00,100.0,
47.035460471,S1-C7-T1,MUX,5.23,%,,,0.00,100.0,
48.585521249,S0-C0,Frontend_Bound,28.00,% Slots,,,0.00,5.14,
48.585521249,S0-C0,Backend_Bound,42.57,% Slots,,,0.00,5.14,
48.585521249,S0-C0,Retiring,18.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.41,
48.585521249,S0-C0,Frontend_Bound.Frontend_Latency,17.38,% Slots,,rs_events.empty_end,0.00,5.14,
48.585521249,S0-C0,Frontend_Bound.Frontend_Bandwidth,22.69,% Slots,,,0.00,5.14,
48.585521249,S0-C0,Backend_Bound.Memory_Bound,30.62,% Slots,,,0.00,5.14,
48.585521249,S0-C0,Backend_Bound.Core_Bound,11.95,% Slots,,,0.00,5.14,
48.585521249,S0-C0,Retiring.Microcode_Sequencer,7.74,% Slots,,idq.ms_uops,0.00,5.41,
48.585521249,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
48.585521249,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.70,% Clocks,,idq.ms_switches,0.00,5.42,
48.585521249,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.64,% Core_Clocks,,,0.00,5.15,
48.585521249,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.43,<==
48.585521249,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
48.585521249,S0-C0-T0,MUX,5.14,%,,,0.00,100.0,
48.585521249,S0-C1,Frontend_Bound,35.78,% Slots,,,0.00,5.16,
48.585521249,S0-C1,Backend_Bound,16.00,% Slots,,,0.00,5.16,
48.585521249,S0-C1,Frontend_Bound.Frontend_Latency,16.63,% Slots,,rs_events.empty_end,0.00,5.16,
48.585521249,S0-C1,Frontend_Bound.Frontend_Bandwidth,22.51,% Slots,,,0.00,5.16,
48.585521249,S0-C1,Backend_Bound.Core_Bound,10.41,% Slots,,,0.00,5.16,
48.585521249,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.20,% Clocks,,,0.00,5.41,
48.585521249,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
48.585521249,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.41,% Core_Clocks,,,0.00,5.15,<==
48.585521249,S0-C1-T0,MUX,5.15,%,,,0.00,100.0,
48.585521249,S0-C2,Frontend_Bound,35.81,% Slots,,,0.00,5.15,
48.585521249,S0-C2,Bad_Speculation,12.06,% Slots,,,0.00,5.15,
48.585521249,S0-C2,Backend_Bound,30.18,% Slots,,,0.00,5.15,
48.585521249,S0-C2,Retiring,18.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.41,
48.585521249,S0-C2,Frontend_Bound.Frontend_Latency,16.67,% Slots,,rs_events.empty_end,0.00,5.15,
48.585521249,S0-C2,Frontend_Bound.Frontend_Bandwidth,30.45,% Slots,,,0.00,5.15,
48.585521249,S0-C2,Bad_Speculation.Branch_Mispredicts,10.96,% Slots,,br_misp_retired.all_branches,0.00,5.15,
48.585521249,S0-C2,Backend_Bound.Memory_Bound,75.67,% Slots,,,0.00,5.15,
48.585521249,S0-C2,Retiring.Microcode_Sequencer,12.60,% Slots,,idq.ms_uops,0.00,5.41,
48.585521249,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.49,% Clocks,,,0.00,5.41,
48.585521249,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
48.585521249,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.82,% Clocks,,idq.ms_switches,0.00,5.41,
48.585521249,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.78,% Core_Clocks,,,0.00,5.16,<==
48.585521249,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.43,
48.585521249,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
48.585521249,S0-C2-T0,MUX,5.15,%,,,0.00,100.0,
48.585521249,S0-C3,Frontend_Bound,37.08,% Slots,,,0.00,5.15,
48.585521249,S0-C3,Backend_Bound,39.05,% Slots,,,0.00,5.15,
48.585521249,S0-C3,Retiring,25.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.41,
48.585521249,S0-C3,Frontend_Bound.Frontend_Latency,63.00,% Slots,,rs_events.empty_end,0.00,5.15,
48.585521249,S0-C3,Retiring.Microcode_Sequencer,8.18,% Slots,,idq.ms_uops,0.00,5.41,
48.585521249,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.93,% Clocks,,,0.00,5.42,
48.585521249,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
48.585521249,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.63,% Clocks,,idq.ms_switches,0.00,5.42,
48.585521249,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.42,
48.585521249,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.75,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
48.585521249,S0-C3-T0,MUX,5.15,%,,,0.00,100.0,
48.585521249,S0-C4,Frontend_Bound,34.14,% Slots,,,0.00,5.15,
48.585521249,S0-C4,Backend_Bound,41.37,% Slots,,,0.00,5.15,
48.585521249,S0-C4,Retiring,17.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
48.585521249,S0-C4,Frontend_Bound.Frontend_Latency,42.66,% Slots,,rs_events.empty_end,0.00,5.15,
48.585521249,S0-C4,Backend_Bound.Memory_Bound,28.30,% Slots,,,0.00,5.15,
48.585521249,S0-C4,Backend_Bound.Core_Bound,13.06,% Slots,,,0.00,5.15,
48.585521249,S0-C4,Retiring.Microcode_Sequencer,13.80,% Slots,,idq.ms_uops,0.00,5.17,
48.585521249,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.80,% Clocks,,,0.00,5.41,
48.585521249,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
48.585521249,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.14,% Clocks,,idq.ms_switches,0.00,5.41,
48.585521249,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.43,<==
48.585521249,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
48.585521249,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.73,% Clocks,,,0.00,5.15,
48.585521249,S0-C4-T0,MUX,5.15,%,,,0.00,100.0,
48.585521249,S0-C5,Frontend_Bound,37.83,% Slots,,,0.00,5.15,
48.585521249,S0-C5,Backend_Bound,39.41,% Slots,,,0.00,5.15,
48.585521249,S0-C5,Retiring,16.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
48.585521249,S0-C5,Frontend_Bound.Frontend_Latency,38.16,% Slots,,rs_events.empty_end,0.00,5.15,
48.585521249,S0-C5,Backend_Bound.Memory_Bound,30.79,% Slots,,,0.00,5.15,
48.585521249,S0-C5,Retiring.Microcode_Sequencer,12.81,% Slots,,idq.ms_uops,0.00,5.17,
48.585521249,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,16.52,% Clocks,,,0.00,5.41,
48.585521249,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
48.585521249,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.55,% Clocks,,idq.ms_switches,0.00,5.41,
48.585521249,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.42,<==
48.585521249,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
48.585521249,S0-C5-T0,MUX,5.15,%,,,0.00,100.0,
48.585521249,S0-C6,Frontend_Bound,36.43,% Slots,,,0.00,5.15,
48.585521249,S0-C6,Backend_Bound,40.12,% Slots,,,0.00,5.15,
48.585521249,S0-C6,Retiring,17.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
48.585521249,S0-C6,Frontend_Bound.Frontend_Latency,28.82,% Slots,,rs_events.empty_end,0.00,5.15,
48.585521249,S0-C6,Backend_Bound.Core_Bound,30.99,% Slots,,,0.00,5.15,<==
48.585521249,S0-C6,Retiring.Microcode_Sequencer,13.84,% Slots,,idq.ms_uops,0.00,5.17,
48.585521249,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.49,% Clocks,,,0.00,5.41,
48.585521249,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
48.585521249,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.45,% Clocks,,idq.ms_switches,0.00,5.41,
48.585521249,S0-C6-T0,MUX,5.15,%,,,0.00,100.0,
48.585521249,S0-C7,Frontend_Bound,38.37,% Slots,,,0.00,5.15,
48.585521249,S0-C7,Backend_Bound,39.01,% Slots,,,0.00,5.15,
48.585521249,S0-C7,Retiring,17.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
48.585521249,S0-C7,Frontend_Bound.Frontend_Latency,21.83,% Slots,,rs_events.empty_end,0.00,5.15,
48.585521249,S0-C7,Frontend_Bound.Frontend_Bandwidth,17.13,% Slots,,,0.00,5.15,
48.585521249,S0-C7,Backend_Bound.Memory_Bound,24.11,% Slots,,,0.00,5.15,
48.585521249,S0-C7,Backend_Bound.Core_Bound,14.90,% Slots,,,0.00,5.15,
48.585521249,S0-C7,Retiring.Microcode_Sequencer,14.07,% Slots,,idq.ms_uops,0.00,5.17,
48.585521249,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.61,% Clocks,,,0.00,5.41,
48.585521249,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
48.585521249,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.85,% Clocks,,idq.ms_switches,0.00,5.41,
48.585521249,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.58,% Core_Clocks,,,0.00,5.16,
48.585521249,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.42,<==
48.585521249,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
48.585521249,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.63,% Clocks,,,0.00,5.15,
48.585521249,S0-C7-T0,MUX,5.15,%,,,0.00,100.0,
48.585521249,S1-C0,Frontend_Bound,38.20,% Slots,,,0.00,5.15,<==
48.585521249,S1-C0,Bad_Speculation,10.74,% Slots,,,0.00,5.15,
48.585521249,S1-C0,Backend_Bound,14.03,% Slots,,,0.00,5.15,
48.585521249,S1-C0,Frontend_Bound.Frontend_Latency,21.20,% Slots,,rs_events.empty_end,0.00,5.15,
48.585521249,S1-C0,Frontend_Bound.Frontend_Bandwidth,17.89,% Slots,,,0.00,5.15,
48.585521249,S1-C0,Bad_Speculation.Branch_Mispredicts,10.35,% Slots,,br_misp_retired.all_branches,0.00,5.15,
48.585521249,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.37,% Clocks,,,0.00,5.41,
48.585521249,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
48.585521249,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,72.27,% Core_Clocks,,,0.00,5.16,
48.585521249,S1-C0-T0,MUX,5.15,%,,,0.00,100.0,
48.585521249,S1-C1,Frontend_Bound,33.89,% Slots,,,0.00,5.15,
48.585521249,S1-C1,Backend_Bound,41.22,% Slots,,,0.00,5.15,
48.585521249,S1-C1,Retiring,17.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
48.585521249,S1-C1,Frontend_Bound.Frontend_Latency,29.01,% Slots,,rs_events.empty_end,0.00,5.16,
48.585521249,S1-C1,Backend_Bound.Memory_Bound,24.75,% Slots,,,0.00,5.15,
48.585521249,S1-C1,Backend_Bound.Core_Bound,16.47,% Slots,,,0.00,5.15,
48.585521249,S1-C1,Retiring.Microcode_Sequencer,14.41,% Slots,,idq.ms_uops,0.00,5.16,
48.585521249,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.45,% Clocks,,,0.00,5.41,
48.585521249,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
48.585521249,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.02,% Clocks,,idq.ms_switches,0.00,5.41,
48.585521249,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.42,<==
48.585521249,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
48.585521249,S1-C1-T0,MUX,5.15,%,,,0.00,100.0,
48.585521249,S1-C2,Frontend_Bound,36.23,% Slots,,,0.00,5.15,
48.585521249,S1-C2,Backend_Bound,39.94,% Slots,,,0.00,5.15,
48.585521249,S1-C2,Retiring,17.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
48.585521249,S1-C2,Frontend_Bound.Frontend_Latency,27.58,% Slots,,rs_events.empty_end,0.00,5.15,
48.585521249,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.16,% Slots,,,0.00,5.15,
48.585521249,S1-C2,Backend_Bound.Memory_Bound,24.21,% Slots,,,0.00,5.15,
48.585521249,S1-C2,Backend_Bound.Core_Bound,15.73,% Slots,,,0.00,5.15,
48.585521249,S1-C2,Retiring.Microcode_Sequencer,14.47,% Slots,,idq.ms_uops,0.00,5.16,
48.585521249,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.36,% Clocks,,,0.00,5.41,
48.585521249,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
48.585521249,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.61,% Clocks,,idq.ms_switches,0.00,5.41,
48.585521249,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.58,% Core_Clocks,,,0.00,5.16,
48.585521249,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.42,<==
48.585521249,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.94,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
48.585521249,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.33,% Clocks,,,0.00,5.15,
48.585521249,S1-C2-T0,MUX,5.15,%,,,0.00,100.0,
48.585521249,S1-C3,Frontend_Bound,33.09,% Slots,,,0.00,5.16,
48.585521249,S1-C3,Backend_Bound,41.98,% Slots,,,0.00,5.16,
48.585521249,S1-C3,Retiring,18.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
48.585521249,S1-C3,Frontend_Bound.Frontend_Latency,29.93,% Slots,,rs_events.empty_end,0.00,5.16,
48.585521249,S1-C3,Backend_Bound.Memory_Bound,25.48,% Slots,,,0.00,5.16,
48.585521249,S1-C3,Backend_Bound.Core_Bound,16.51,% Slots,,,0.00,5.16,
48.585521249,S1-C3,Retiring.Microcode_Sequencer,15.83,% Slots,,idq.ms_uops,0.00,5.16,
48.585521249,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.91,% Clocks,,,0.00,5.41,
48.585521249,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
48.585521249,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.24,% Clocks,,idq.ms_switches,0.00,5.41,
48.585521249,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.42,<==
48.585521249,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
48.585521249,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.59,% Clocks,,,0.00,5.15,
48.585521249,S1-C3-T0,MUX,5.15,%,,,0.00,100.0,
48.585521249,S1-C4,Frontend_Bound,33.33,% Slots,,,0.00,5.16,
48.585521249,S1-C4,Backend_Bound,42.06,% Slots,,,0.00,5.16,
48.585521249,S1-C4,Retiring,17.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
48.585521249,S1-C4,Frontend_Bound.Frontend_Latency,38.04,% Slots,,rs_events.empty_end,0.00,5.16,
48.585521249,S1-C4,Backend_Bound.Memory_Bound,30.53,% Slots,,,0.00,5.16,
48.585521249,S1-C4,Backend_Bound.Core_Bound,11.53,% Slots,,,0.00,5.16,
48.585521249,S1-C4,Retiring.Microcode_Sequencer,14.76,% Slots,,idq.ms_uops,0.00,5.16,
48.585521249,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.14,% Clocks,,,0.00,5.42,
48.585521249,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
48.585521249,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.21,% Clocks,,idq.ms_switches,0.00,5.42,
48.585521249,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.42,<==
48.585521249,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
48.585521249,S1-C4-T0,MUX,5.15,%,,,0.00,100.0,
48.585521249,S1-C5,Frontend_Bound,33.57,% Slots,,,0.00,5.16,
48.585521249,S1-C5,Backend_Bound,42.35,% Slots,,,0.00,5.16,
48.585521249,S1-C5,Retiring,18.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
48.585521249,S1-C5,Frontend_Bound.Frontend_Latency,32.47,% Slots,,rs_events.empty_end,0.00,5.16,
48.585521249,S1-C5,Backend_Bound.Memory_Bound,29.66,% Slots,,,0.00,5.16,
48.585521249,S1-C5,Backend_Bound.Core_Bound,12.68,% Slots,,,0.00,5.16,
48.585521249,S1-C5,Retiring.Microcode_Sequencer,16.01,% Slots,,idq.ms_uops,0.00,5.16,
48.585521249,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.77,% Clocks,,,0.00,5.41,
48.585521249,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
48.585521249,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.45,% Clocks,,idq.ms_switches,0.00,5.41,
48.585521249,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.42,<==
48.585521249,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
48.585521249,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.81,% Clocks,,,0.00,5.15,
48.585521249,S1-C5-T0,MUX,5.15,%,,,0.00,100.0,
48.585521249,S1-C6,Frontend_Bound,20.23,% Slots,,,0.00,5.15,
48.585521249,S1-C6,Backend_Bound,43.29,% Slots,,,0.00,5.15,
48.585521249,S1-C6,Retiring,25.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
48.585521249,S1-C6,Frontend_Bound.Frontend_Bandwidth,19.56,% Slots,,,0.00,5.15,
48.585521249,S1-C6,Backend_Bound.Memory_Bound,16.14,% Slots,,,0.00,5.15,
48.585521249,S1-C6,Backend_Bound.Core_Bound,27.15,% Slots,,,0.00,5.15,<==
48.585521249,S1-C6,Retiring.Microcode_Sequencer,9.39,% Slots,,idq.ms_uops,0.00,5.17,
48.585521249,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.09,% Clocks,,idq.ms_switches,0.00,5.41,
48.585521249,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.51,% Core_Clocks,,,0.00,5.16,
48.585521249,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,17.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.43,
48.585521249,S1-C6-T0,MUX,5.15,%,,,0.00,100.0,
48.585521249,S1-C7,Frontend_Bound,37.51,% Slots,,,0.00,5.16,
48.585521249,S1-C7,Backend_Bound,38.39,% Slots,,,0.00,5.16,
48.585521249,S1-C7,Retiring,17.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
48.585521249,S1-C7,Frontend_Bound.Frontend_Latency,27.77,% Slots,,rs_events.empty_end,0.00,5.16,
48.585521249,S1-C7,Backend_Bound.Memory_Bound,22.10,% Slots,,,0.00,5.16,
48.585521249,S1-C7,Backend_Bound.Core_Bound,16.30,% Slots,,,0.00,5.16,
48.585521249,S1-C7,Retiring.Microcode_Sequencer,14.82,% Slots,,idq.ms_uops,0.00,5.16,
48.585521249,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.23,% Clocks,,,0.00,5.41,
48.585521249,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
48.585521249,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.69,% Clocks,,idq.ms_switches,0.00,5.41,
48.585521249,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.43,<==
48.585521249,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.67,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
48.585521249,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.13,% Clocks,,,0.00,5.15,
48.585521249,S1-C7-T0,MUX,5.15,%,,,0.00,100.0,
48.585521249,S0-C0-T1,MUX,5.15,%,,,0.00,100.0,
48.585521249,S0-C1-T1,MUX,5.15,%,,,0.00,100.0,
48.585521249,S0-C2-T1,MUX,5.15,%,,,0.00,100.0,
48.585521249,S0-C3-T1,MUX,5.15,%,,,0.00,100.0,
48.585521249,S0-C4-T1,MUX,5.15,%,,,0.00,100.0,
48.585521249,S0-C5-T1,MUX,5.15,%,,,0.00,100.0,
48.585521249,S0-C6-T1,MUX,5.15,%,,,0.00,100.0,
48.585521249,S0-C7-T1,MUX,5.15,%,,,0.00,100.0,
48.585521249,S1-C0-T1,MUX,5.15,%,,,0.00,100.0,
48.585521249,S1-C1-T1,MUX,5.15,%,,,0.00,100.0,
48.585521249,S1-C2-T1,MUX,5.15,%,,,0.00,100.0,
48.585521249,S1-C3-T1,MUX,5.15,%,,,0.00,100.0,
48.585521249,S1-C4-T1,MUX,5.15,%,,,0.00,100.0,
48.585521249,S1-C5-T1,MUX,5.15,%,,,0.00,100.0,
48.585521249,S1-C6-T1,MUX,5.15,%,,,0.00,100.0,
48.585521249,S1-C7-T1,MUX,5.15,%,,,0.00,100.0,
50.117185328,S0-C0,Frontend_Bound,29.76,% Slots,,,0.00,5.24,
50.117185328,S0-C0,Backend_Bound,45.64,% Slots,,,0.00,5.24,<==
50.117185328,S0-C0,Retiring,16.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
50.117185328,S0-C0,Frontend_Bound.Frontend_Latency,19.04,% Slots,,rs_events.empty_end,0.00,5.24,
50.117185328,S0-C0,Backend_Bound.Memory_Bound,23.86,% Slots,,,0.00,5.24,
50.117185328,S0-C0,Backend_Bound.Core_Bound,21.77,% Slots,,,0.00,5.24,
50.117185328,S0-C0,Retiring.Microcode_Sequencer,6.61,% Slots,,idq.ms_uops,0.00,5.23,
50.117185328,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.63,% Clocks,,,0.00,5.24,
50.117185328,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
50.117185328,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.29,% Clocks,,idq.ms_switches,0.00,5.24,
50.117185328,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
50.117185328,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
50.117185328,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,77.68,% Clocks,,,0.00,5.22,
50.117185328,S0-C0-T0,MUX,5.22,%,,,0.00,100.0,
50.117185328,S0-C1,Frontend_Bound,36.19,% Slots,,,0.00,5.23,
50.117185328,S0-C1,Backend_Bound,41.31,% Slots,,,0.00,5.23,<==
50.117185328,S0-C1,Retiring,17.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
50.117185328,S0-C1,Frontend_Bound.Frontend_Latency,30.79,% Slots,,rs_events.empty_end,0.00,5.23,
50.117185328,S0-C1,Backend_Bound.Memory_Bound,18.79,% Slots,,,0.00,5.23,
50.117185328,S0-C1,Backend_Bound.Core_Bound,22.51,% Slots,,,0.00,5.23,
50.117185328,S0-C1,Retiring.Microcode_Sequencer,14.40,% Slots,,idq.ms_uops,0.00,5.24,
50.117185328,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
50.117185328,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.45,% Clocks,,idq.ms_switches,0.00,5.24,
50.117185328,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
50.117185328,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
50.117185328,S0-C1-T0,MUX,5.22,%,,,0.00,100.0,
50.117185328,S0-C2,Frontend_Bound,37.26,% Slots,,,0.00,5.23,
50.117185328,S0-C2,Backend_Bound,39.95,% Slots,,,0.00,5.23,<==
50.117185328,S0-C2,Retiring,17.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
50.117185328,S0-C2,Frontend_Bound.Frontend_Latency,24.52,% Slots,,rs_events.empty_end,0.00,5.23,
50.117185328,S0-C2,Backend_Bound.Memory_Bound,20.79,% Slots,,,0.00,5.23,
50.117185328,S0-C2,Backend_Bound.Core_Bound,19.15,% Slots,,,0.00,5.23,
50.117185328,S0-C2,Retiring.Microcode_Sequencer,13.88,% Slots,,idq.ms_uops,0.00,5.23,
50.117185328,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.91,% Clocks,,,0.00,5.24,
50.117185328,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
50.117185328,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.84,% Clocks,,idq.ms_switches,0.00,5.24,
50.117185328,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
50.117185328,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
50.117185328,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,48.98,% Clocks,,,0.00,5.22,
50.117185328,S0-C2-T0,MUX,5.22,%,,,0.00,100.0,
50.117185328,S0-C3,Frontend_Bound,37.55,% Slots,,,0.00,5.23,
50.117185328,S0-C3,Backend_Bound,39.33,% Slots,,,0.00,5.23,
50.117185328,S0-C3,Retiring,24.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
50.117185328,S0-C3,Frontend_Bound.Frontend_Latency,31.31,% Slots,,rs_events.empty_end,0.00,5.23,
50.117185328,S0-C3,Backend_Bound.Memory_Bound,15.34,% Slots,,,0.00,5.23,
50.117185328,S0-C3,Backend_Bound.Core_Bound,23.99,% Slots,,,0.00,5.23,
50.117185328,S0-C3,Retiring.Microcode_Sequencer,8.63,% Slots,,idq.ms_uops,0.00,5.24,
50.117185328,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
50.117185328,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.45,% Clocks,,idq.ms_switches,0.00,5.24,
50.117185328,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
50.117185328,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
50.117185328,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.99,% Clocks,,,0.00,5.22,<==
50.117185328,S0-C3-T0,MUX,5.22,%,,,0.00,100.0,
50.117185328,S0-C4,Frontend_Bound,35.09,% Slots,,,0.00,5.24,
50.117185328,S0-C4,Backend_Bound,41.23,% Slots,,,0.00,5.24,<==
50.117185328,S0-C4,Retiring,18.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
50.117185328,S0-C4,Frontend_Bound.Frontend_Latency,29.45,% Slots,,rs_events.empty_end,0.00,5.24,
50.117185328,S0-C4,Backend_Bound.Memory_Bound,23.03,% Slots,,,0.00,5.24,
50.117185328,S0-C4,Backend_Bound.Core_Bound,18.20,% Slots,,,0.00,5.24,
50.117185328,S0-C4,Retiring.Microcode_Sequencer,14.04,% Slots,,idq.ms_uops,0.00,5.23,
50.117185328,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.62,% Clocks,,,0.00,5.24,
50.117185328,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
50.117185328,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.87,% Clocks,,idq.ms_switches,0.00,5.24,
50.117185328,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
50.117185328,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
50.117185328,S0-C4-T0,MUX,5.22,%,,,0.00,100.0,
50.117185328,S0-C5,Frontend_Bound,36.04,% Slots,,,0.00,5.24,
50.117185328,S0-C5,Backend_Bound,40.52,% Slots,,,0.00,5.24,
50.117185328,S0-C5,Retiring,32.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
50.117185328,S0-C5,Frontend_Bound.Frontend_Latency,32.76,% Slots,,rs_events.empty_end,0.00,5.24,
50.117185328,S0-C5,Backend_Bound.Memory_Bound,24.42,% Slots,,,0.00,5.24,<==
50.117185328,S0-C5,Backend_Bound.Core_Bound,16.10,% Slots,,,0.00,5.24,
50.117185328,S0-C5,Retiring.Microcode_Sequencer,9.59,% Slots,,idq.ms_uops,0.00,5.23,
50.117185328,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.33,% Clocks,,,0.00,5.24,
50.117185328,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
50.117185328,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.38,% Clocks,,idq.ms_switches,0.00,5.24,
50.117185328,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
50.117185328,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
50.117185328,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.22,% Clocks,,,0.00,5.22,
50.117185328,S0-C5-T0,MUX,5.22,%,,,0.00,100.0,
50.117185328,S0-C6,Frontend_Bound,35.97,% Slots,,,0.00,5.24,
50.117185328,S0-C6,Backend_Bound,41.02,% Slots,,,0.00,5.24,
50.117185328,S0-C6,Retiring,18.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
50.117185328,S0-C6,Frontend_Bound.Frontend_Latency,37.00,% Slots,,rs_events.empty_end,0.00,5.24,
50.117185328,S0-C6,Backend_Bound.Memory_Bound,27.84,% Slots,,,0.00,5.24,<==
50.117185328,S0-C6,Backend_Bound.Core_Bound,13.17,% Slots,,,0.00,5.24,
50.117185328,S0-C6,Retiring.Microcode_Sequencer,14.87,% Slots,,idq.ms_uops,0.00,5.23,
50.117185328,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.16,% Clocks,,,0.00,5.24,
50.117185328,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
50.117185328,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.52,% Clocks,,idq.ms_switches,0.00,5.24,
50.117185328,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
50.117185328,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
50.117185328,S0-C6-T0,MUX,5.22,%,,,0.00,100.0,
50.117185328,S0-C7,Frontend_Bound,35.95,% Slots,,,0.00,5.23,
50.117185328,S0-C7,Backend_Bound,40.59,% Slots,,,0.00,5.23,
50.117185328,S0-C7,Retiring,18.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
50.117185328,S0-C7,Frontend_Bound.Frontend_Latency,33.32,% Slots,,rs_events.empty_end,0.00,5.23,
50.117185328,S0-C7,Backend_Bound.Memory_Bound,24.06,% Slots,,,0.00,5.23,<==
50.117185328,S0-C7,Backend_Bound.Core_Bound,16.54,% Slots,,,0.00,5.23,
50.117185328,S0-C7,Retiring.Microcode_Sequencer,13.07,% Slots,,idq.ms_uops,0.00,5.23,
50.117185328,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.75,% Clocks,,,0.00,5.24,
50.117185328,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
50.117185328,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.89,% Clocks,,idq.ms_switches,0.00,5.24,
50.117185328,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,
50.117185328,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
50.117185328,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,77.21,% Clocks,,,0.00,5.22,
50.117185328,S0-C7-T0,MUX,5.22,%,,,0.00,100.0,
50.117185328,S1-C0,Frontend_Bound,38.82,% Slots,,,0.00,5.24,
50.117185328,S1-C0,Backend_Bound,12.14,% Slots,,,0.00,5.24,
50.117185328,S1-C0,Frontend_Bound.Frontend_Latency,23.47,% Slots,,rs_events.empty_end,0.00,5.24,<==
50.117185328,S1-C0,Frontend_Bound.Frontend_Bandwidth,16.67,% Slots,,,0.00,5.24,
50.117185328,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.59,% Clocks,,,0.00,5.24,
50.117185328,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
50.117185328,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,72.39,% Core_Clocks,,,0.00,5.32,
50.117185328,S1-C0-T0,MUX,5.22,%,,,0.00,100.0,
50.117185328,S1-C1,Frontend_Bound,34.17,% Slots,,,0.00,5.24,
50.117185328,S1-C1,Backend_Bound,41.54,% Slots,,,0.00,5.24,
50.117185328,S1-C1,Retiring,19.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
50.117185328,S1-C1,Frontend_Bound.Frontend_Latency,26.38,% Slots,,rs_events.empty_end,0.00,5.24,
50.117185328,S1-C1,Frontend_Bound.Frontend_Bandwidth,10.13,% Slots,,,0.00,5.24,
50.117185328,S1-C1,Backend_Bound.Memory_Bound,26.04,% Slots,,,0.00,5.24,
50.117185328,S1-C1,Backend_Bound.Core_Bound,15.50,% Slots,,,0.00,5.24,
50.117185328,S1-C1,Retiring.Microcode_Sequencer,15.86,% Slots,,idq.ms_uops,0.00,5.24,
50.117185328,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.63,% Clocks,,,0.00,5.24,
50.117185328,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
50.117185328,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.38,% Clocks,,idq.ms_switches,0.00,5.24,
50.117185328,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.75,% Core_Clocks,,,0.00,5.32,
50.117185328,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,<==
50.117185328,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
50.117185328,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.50,% Clocks,,,0.00,5.22,
50.117185328,S1-C1-T0,MUX,5.22,%,,,0.00,100.0,
50.117185328,S1-C2,Frontend_Bound,36.44,% Slots,,,0.00,5.24,
50.117185328,S1-C2,Backend_Bound,40.09,% Slots,,,0.00,5.24,
50.117185328,S1-C2,Retiring,17.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
50.117185328,S1-C2,Frontend_Bound.Frontend_Latency,30.22,% Slots,,rs_events.empty_end,0.00,5.24,
50.117185328,S1-C2,Backend_Bound.Memory_Bound,26.17,% Slots,,,0.00,5.24,
50.117185328,S1-C2,Backend_Bound.Core_Bound,13.93,% Slots,,,0.00,5.24,
50.117185328,S1-C2,Retiring.Microcode_Sequencer,14.54,% Slots,,idq.ms_uops,0.00,5.24,
50.117185328,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.67,% Clocks,,,0.00,5.24,
50.117185328,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
50.117185328,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.04,% Clocks,,idq.ms_switches,0.00,5.24,
50.117185328,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,<==
50.117185328,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
50.117185328,S1-C2-T0,MUX,5.22,%,,,0.00,100.0,
50.117185328,S1-C3,Frontend_Bound,33.15,% Slots,,,0.00,5.24,
50.117185328,S1-C3,Backend_Bound,41.97,% Slots,,,0.00,5.24,
50.117185328,S1-C3,Retiring,19.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
50.117185328,S1-C3,Frontend_Bound.Frontend_Latency,29.14,% Slots,,rs_events.empty_end,0.00,5.24,
50.117185328,S1-C3,Backend_Bound.Memory_Bound,25.28,% Slots,,,0.00,5.24,
50.117185328,S1-C3,Backend_Bound.Core_Bound,16.69,% Slots,,,0.00,5.24,
50.117185328,S1-C3,Retiring.Microcode_Sequencer,15.16,% Slots,,idq.ms_uops,0.00,5.24,
50.117185328,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.15,% Clocks,,,0.00,5.24,
50.117185328,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
50.117185328,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.61,% Clocks,,idq.ms_switches,0.00,5.24,
50.117185328,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,<==
50.117185328,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
50.117185328,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.91,% Clocks,,,0.00,5.22,
50.117185328,S1-C3-T0,MUX,5.22,%,,,0.00,100.0,
50.117185328,S1-C4,Frontend_Bound,34.46,% Slots,,,0.00,5.24,
50.117185328,S1-C4,Backend_Bound,41.66,% Slots,,,0.00,5.24,
50.117185328,S1-C4,Retiring,20.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
50.117185328,S1-C4,Frontend_Bound.Frontend_Latency,25.55,% Slots,,rs_events.empty_end,0.00,5.24,
50.117185328,S1-C4,Backend_Bound.Memory_Bound,23.69,% Slots,,,0.00,5.24,
50.117185328,S1-C4,Backend_Bound.Core_Bound,17.98,% Slots,,,0.00,5.24,
50.117185328,S1-C4,Retiring.Microcode_Sequencer,16.15,% Slots,,idq.ms_uops,0.00,5.24,
50.117185328,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.10,% Clocks,,,0.00,5.24,
50.117185328,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
50.117185328,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.80,% Clocks,,idq.ms_switches,0.00,5.24,
50.117185328,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,<==
50.117185328,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
50.117185328,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.91,% Clocks,,,0.00,5.22,
50.117185328,S1-C4-T0,MUX,5.22,%,,,0.00,100.0,
50.117185328,S1-C5,Frontend_Bound,33.76,% Slots,,,0.00,5.24,
50.117185328,S1-C5,Backend_Bound,41.80,% Slots,,,0.00,5.24,
50.117185328,S1-C5,Retiring,18.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
50.117185328,S1-C5,Frontend_Bound.Frontend_Latency,25.45,% Slots,,rs_events.empty_end,0.00,5.24,
50.117185328,S1-C5,Backend_Bound.Memory_Bound,25.82,% Slots,,,0.00,5.24,
50.117185328,S1-C5,Backend_Bound.Core_Bound,15.98,% Slots,,,0.00,5.24,
50.117185328,S1-C5,Retiring.Microcode_Sequencer,15.08,% Slots,,idq.ms_uops,0.00,5.24,
50.117185328,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.10,% Clocks,,,0.00,5.24,
50.117185328,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
50.117185328,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.88,% Clocks,,idq.ms_switches,0.00,5.24,
50.117185328,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.23,<==
50.117185328,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
50.117185328,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.11,% Clocks,,,0.00,5.22,
50.117185328,S1-C5-T0,MUX,5.22,%,,,0.00,100.0,
50.117185328,S1-C6,Backend_Bound,60.47,% Slots,,,0.00,5.25,
50.117185328,S1-C6,Retiring,24.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
50.117185328,S1-C6,Backend_Bound.Memory_Bound,17.55,% Slots,,,0.00,5.24,
50.117185328,S1-C6,Backend_Bound.Core_Bound,42.93,% Slots,,,0.00,5.24,<==
50.117185328,S1-C6,Retiring.Microcode_Sequencer,7.10,% Slots,,idq.ms_uops,0.00,5.24,
50.117185328,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.55,% Clocks,,idq.ms_switches,0.00,5.24,
50.117185328,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,18.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
50.117185328,S1-C6-T0,MUX,5.21,%,,,0.00,100.0,
50.117185328,S1-C7,Frontend_Bound,36.24,% Slots,,,0.00,5.24,
50.117185328,S1-C7,Backend_Bound,39.46,% Slots,,,0.00,5.24,
50.117185328,S1-C7,Retiring,17.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
50.117185328,S1-C7,Frontend_Bound.Frontend_Latency,30.09,% Slots,,rs_events.empty_end,0.00,5.24,
50.117185328,S1-C7,Backend_Bound.Memory_Bound,24.79,% Slots,,,0.00,5.24,
50.117185328,S1-C7,Backend_Bound.Core_Bound,14.67,% Slots,,,0.00,5.24,
50.117185328,S1-C7,Retiring.Microcode_Sequencer,13.99,% Slots,,idq.ms_uops,0.00,5.24,
50.117185328,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.32,% Clocks,,,0.00,5.24,
50.117185328,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
50.117185328,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.82,% Clocks,,idq.ms_switches,0.00,5.24,
50.117185328,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.22,<==
50.117185328,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
50.117185328,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.20,% Clocks,,,0.00,5.22,
50.117185328,S1-C7-T0,MUX,5.22,%,,,0.00,100.0,
50.117185328,S0-C0-T1,MUX,5.22,%,,,0.00,100.0,
50.117185328,S0-C1-T1,MUX,5.22,%,,,0.00,100.0,
50.117185328,S0-C2-T1,MUX,5.22,%,,,0.00,100.0,
50.117185328,S0-C3-T1,MUX,5.22,%,,,0.00,100.0,
50.117185328,S0-C4-T1,MUX,5.22,%,,,0.00,100.0,
50.117185328,S0-C5-T1,MUX,5.22,%,,,0.00,100.0,
50.117185328,S0-C6-T1,MUX,5.22,%,,,0.00,100.0,
50.117185328,S0-C7-T1,MUX,5.22,%,,,0.00,100.0,
50.117185328,S1-C0-T1,MUX,5.22,%,,,0.00,100.0,
50.117185328,S1-C1-T1,MUX,5.22,%,,,0.00,100.0,
50.117185328,S1-C2-T1,MUX,5.22,%,,,0.00,100.0,
50.117185328,S1-C3-T1,MUX,5.22,%,,,0.00,100.0,
50.117185328,S1-C4-T1,MUX,5.22,%,,,0.00,100.0,
50.117185328,S1-C5-T1,MUX,5.22,%,,,0.00,100.0,
50.117185328,S1-C6-T1,MUX,5.21,%,,,0.00,100.0,
50.117185328,S1-C7-T1,MUX,5.22,%,,,0.00,100.0,
53.360026441,S0-C0,Frontend_Bound,27.53,% Slots,,,0.00,5.29,
53.360026441,S0-C0,Backend_Bound,43.88,% Slots,,,0.00,5.29,
53.360026441,S0-C0,Retiring,26.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
53.360026441,S0-C0,Frontend_Bound.Frontend_Latency,20.22,% Slots,,rs_events.empty_end,0.00,5.29,
53.360026441,S0-C0,Backend_Bound.Memory_Bound,33.41,% Slots,,,0.00,5.29,
53.360026441,S0-C0,Backend_Bound.Core_Bound,10.48,% Slots,,,0.00,5.29,
53.360026441,S0-C0,Retiring.Microcode_Sequencer,6.49,% Slots,,idq.ms_uops,0.00,5.29,
53.360026441,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.81,% Clocks,,,0.00,5.29,
53.360026441,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
53.360026441,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.84,% Clocks,,idq.ms_switches,0.00,5.29,
53.360026441,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,17.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.17,
53.360026441,S0-C0-T0,Backend_Bound.Memory_Bound.L2_Bound,6.12,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.17,
53.360026441,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,18.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
53.360026441,S0-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,24.88,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.18,<==
53.360026441,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.65,% Clocks,,,0.00,5.3,
53.360026441,S0-C0-T0,MUX,5.17,%,,,0.00,100.0,
53.360026441,S0-C1,Frontend_Bound,34.51,% Slots,,,0.00,5.29,
53.360026441,S0-C1,Backend_Bound,42.95,% Slots,,,0.00,5.29,<==
53.360026441,S0-C1,Retiring,16.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
53.360026441,S0-C1,Frontend_Bound.Frontend_Latency,32.89,% Slots,,rs_events.empty_end,0.00,5.29,
53.360026441,S0-C1,Frontend_Bound.Frontend_Bandwidth,15.78,% Slots,,,0.00,5.29,
53.360026441,S0-C1,Backend_Bound.Memory_Bound,22.75,% Slots,,,0.00,5.19,
53.360026441,S0-C1,Backend_Bound.Core_Bound,20.19,% Slots,,,0.00,5.19,
53.360026441,S0-C1,Retiring.Microcode_Sequencer,6.42,% Slots,,idq.ms_uops,0.00,5.29,
53.360026441,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.26,% Clocks,,,0.00,5.29,
53.360026441,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
53.360026441,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.73,% Clocks,,idq.ms_switches,0.00,5.29,
53.360026441,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.33,% Core_Clocks,,,0.00,5.2,
53.360026441,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.17,
53.360026441,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,12.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
53.360026441,S0-C1-T0,MUX,5.17,%,,,0.00,100.0,
53.360026441,S0-C2,Frontend_Bound,36.54,% Slots,,,0.00,5.29,
53.360026441,S0-C2,Backend_Bound,19.70,% Slots,,,0.00,5.29,
53.360026441,S0-C2,Frontend_Bound.Frontend_Latency,25.95,% Slots,,rs_events.empty_end,0.00,5.29,<==
53.360026441,S0-C2,Frontend_Bound.Frontend_Bandwidth,18.56,% Slots,,,0.00,5.29,
53.360026441,S0-C2,Backend_Bound.Memory_Bound,19.40,% Slots,,,0.00,5.19,
53.360026441,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.59,% Clocks,,,0.00,5.29,
53.360026441,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
53.360026441,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,68.08,% Core_Clocks,,,0.00,5.21,
53.360026441,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
53.360026441,S0-C2-T0,MUX,5.17,%,,,0.00,100.0,
53.360026441,S0-C3,Frontend_Bound,24.38,% Slots,,,0.00,5.29,
53.360026441,S0-C3,Bad_Speculation,11.71,% Slots,,,0.00,5.29,
53.360026441,S0-C3,Backend_Bound,36.68,% Slots,,,0.00,5.29,
53.360026441,S0-C3,Retiring,21.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
53.360026441,S0-C3,Frontend_Bound.Frontend_Latency,18.45,% Slots,,rs_events.empty_end,0.00,5.29,
53.360026441,S0-C3,Frontend_Bound.Frontend_Bandwidth,11.73,% Slots,,,0.00,5.29,
53.360026441,S0-C3,Bad_Speculation.Branch_Mispredicts,11.42,% Slots,,br_misp_retired.all_branches,0.00,5.17,
53.360026441,S0-C3,Backend_Bound.Memory_Bound,55.64,% Slots,,,0.00,5.19,
53.360026441,S0-C3,Retiring.Microcode_Sequencer,4.98,% Slots,,idq.ms_uops,0.00,5.29,
53.360026441,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.93,% Clocks,,,0.00,5.29,
53.360026441,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
53.360026441,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.52,% Clocks,,idq.ms_switches,0.00,5.29,
53.360026441,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.28,% Core_Clocks,,,0.00,5.21,
53.360026441,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.56,% Core_Clocks,,,0.00,5.3,
53.360026441,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,9.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,<==
53.360026441,S0-C3-T0,MUX,5.17,%,,,0.00,100.0,
53.360026441,S0-C4,Frontend_Bound,24.09,% Slots,,,0.00,5.29,
53.360026441,S0-C4,Bad_Speculation,12.32,% Slots,,,0.00,5.29,
53.360026441,S0-C4,Backend_Bound,29.24,% Slots,,,0.00,5.29,
53.360026441,S0-C4,Frontend_Bound.Frontend_Bandwidth,16.72,% Slots,,,0.00,5.29,
53.360026441,S0-C4,Bad_Speculation.Branch_Mispredicts,12.10,% Slots,,br_misp_retired.all_branches,0.00,5.17,
53.360026441,S0-C4,Backend_Bound.Memory_Bound,42.36,% Slots,,,0.00,5.19,
53.360026441,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.81,% Core_Clocks,,,0.00,5.2,
53.360026441,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.10,% Core_Clocks,,,0.00,5.3,
53.360026441,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,<==
53.360026441,S0-C4-T0,MUX,5.17,%,,,0.00,100.0,
53.360026441,S0-C5,Frontend_Bound,34.42,% Slots,,,0.00,5.29,<==
53.360026441,S0-C5,Bad_Speculation,15.48,% Slots,,,0.00,5.29,
53.360026441,S0-C5,Backend_Bound,28.87,% Slots,,,0.00,5.29,
53.360026441,S0-C5,Retiring,14.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
53.360026441,S0-C5,Frontend_Bound.Frontend_Latency,23.02,% Slots,,rs_events.empty_end,0.00,5.29,
53.360026441,S0-C5,Frontend_Bound.Frontend_Bandwidth,22.81,% Slots,,,0.00,5.29,
53.360026441,S0-C5,Bad_Speculation.Branch_Mispredicts,14.56,% Slots,,br_misp_retired.all_branches,0.00,5.17,
53.360026441,S0-C5,Backend_Bound.Memory_Bound,72.92,% Slots,,,0.00,5.19,
53.360026441,S0-C5,Retiring.Microcode_Sequencer,7.00,% Slots,,idq.ms_uops,0.00,5.29,
53.360026441,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.93,% Clocks,,,0.00,5.29,
53.360026441,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
53.360026441,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.76,% Clocks,,idq.ms_switches,0.00,5.29,
53.360026441,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.33,% Core_Clocks,,,0.00,5.2,
53.360026441,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
53.360026441,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,12.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
53.360026441,S0-C5-T0,MUX,5.17,%,,,0.00,100.0,
53.360026441,S0-C6,Frontend_Bound,35.67,% Slots,,,0.00,5.29,
53.360026441,S0-C6,Backend_Bound,46.25,% Slots,,,0.00,5.29,
53.360026441,S0-C6,Retiring,14.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
53.360026441,S0-C6,Frontend_Bound.Frontend_Latency,32.01,% Slots,,rs_events.empty_end,0.00,5.29,
53.360026441,S0-C6,Backend_Bound.Memory_Bound,34.84,% Slots,,,0.00,5.17,
53.360026441,S0-C6,Backend_Bound.Core_Bound,11.41,% Slots,,,0.00,5.17,
53.360026441,S0-C6,Retiring.Microcode_Sequencer,6.86,% Slots,,idq.ms_uops,0.00,5.3,
53.360026441,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.96,% Clocks,,,0.00,5.29,
53.360026441,S0-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.81,% Clocks,,itlb_misses.walk_completed,0.00,5.3,
53.360026441,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
53.360026441,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.05,% Clocks,,idq.ms_switches,0.00,5.29,
53.360026441,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
53.360026441,S0-C6-T0,Backend_Bound.Memory_Bound.L2_Bound,5.68,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.18,
53.360026441,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,18.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,<==
53.360026441,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.34,% Clocks,,,0.00,5.3,
53.360026441,S0-C6-T0,MUX,5.17,%,,,0.00,100.0,
53.360026441,S0-C7,Frontend_Bound,26.78,% Slots,,,0.00,5.29,
53.360026441,S0-C7,Bad_Speculation,14.96,% Slots,,,0.00,5.29,
53.360026441,S0-C7,Backend_Bound,28.66,% Slots,,,0.00,5.29,
53.360026441,S0-C7,Retiring,22.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
53.360026441,S0-C7,Frontend_Bound.Frontend_Latency,21.54,% Slots,,rs_events.empty_end,0.00,5.29,
53.360026441,S0-C7,Frontend_Bound.Frontend_Bandwidth,15.55,% Slots,,,0.00,5.29,
53.360026441,S0-C7,Bad_Speculation.Branch_Mispredicts,14.74,% Slots,,br_misp_retired.all_branches,0.00,5.17,
53.360026441,S0-C7,Backend_Bound.Memory_Bound,17.88,% Slots,,,0.00,5.17,
53.360026441,S0-C7,Backend_Bound.Core_Bound,10.78,% Slots,,,0.00,5.17,
53.360026441,S0-C7,Retiring.Microcode_Sequencer,3.60,% Slots,,idq.ms_uops,0.00,5.29,
53.360026441,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.59,% Clocks,,,0.00,5.29,
53.360026441,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
53.360026441,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.18,% Clocks,,idq.ms_switches,0.00,5.29,
53.360026441,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.20,% Core_Clocks,,,0.00,5.2,
53.360026441,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,<==
53.360026441,S0-C7-T0,MUX,5.17,%,,,0.00,100.0,
53.360026441,S1-C0,Frontend_Bound,35.17,% Slots,,,0.00,5.29,
53.360026441,S1-C0,Backend_Bound,15.01,% Slots,,,0.00,5.29,
53.360026441,S1-C0,Frontend_Bound.Frontend_Latency,22.89,% Slots,,rs_events.empty_end,0.00,5.29,<==
53.360026441,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.34,% Clocks,,,0.00,5.29,
53.360026441,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
53.360026441,S1-C0-T0,MUX,5.17,%,,,0.00,100.0,
53.360026441,S1-C1,Frontend_Bound,39.95,% Slots,,,0.00,5.29,
53.360026441,S1-C1,Backend_Bound,38.39,% Slots,,,0.00,5.29,
53.360026441,S1-C1,Retiring,16.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
53.360026441,S1-C1,Frontend_Bound.Frontend_Latency,31.68,% Slots,,rs_events.empty_end,0.00,5.29,<==
53.360026441,S1-C1,Backend_Bound.Memory_Bound,25.35,% Slots,,,0.00,5.17,
53.360026441,S1-C1,Backend_Bound.Core_Bound,13.03,% Slots,,,0.00,5.17,
53.360026441,S1-C1,Retiring.Microcode_Sequencer,11.21,% Slots,,idq.ms_uops,0.00,5.29,
53.360026441,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.31,% Clocks,,,0.00,5.29,
53.360026441,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
53.360026441,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.21,% Clocks,,idq.ms_switches,0.00,5.29,
53.360026441,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
53.360026441,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.61,% Clocks,,,0.00,5.3,
53.360026441,S1-C1-T0,MUX,5.17,%,,,0.00,100.0,
53.360026441,S1-C2,Frontend_Bound,32.73,% Slots,,,0.00,5.29,
53.360026441,S1-C2,Backend_Bound,43.31,% Slots,,,0.00,5.29,
53.360026441,S1-C2,Retiring,20.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
53.360026441,S1-C2,Frontend_Bound.Frontend_Latency,22.75,% Slots,,rs_events.empty_end,0.00,5.29,
53.360026441,S1-C2,Backend_Bound.Memory_Bound,27.57,% Slots,,,0.00,5.17,
53.360026441,S1-C2,Backend_Bound.Core_Bound,15.74,% Slots,,,0.00,5.17,
53.360026441,S1-C2,Retiring.Microcode_Sequencer,9.22,% Slots,,idq.ms_uops,0.00,5.29,
53.360026441,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.31,% Clocks,,,0.00,5.29,
53.360026441,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
53.360026441,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.18,% Clocks,,idq.ms_switches,0.00,5.29,
53.360026441,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
53.360026441,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
53.360026441,S1-C2-T0,Backend_Bound.Memory_Bound.Store_Bound,21.14,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.17,<==
53.360026441,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.65,% Clocks,,,0.00,5.3,
53.360026441,S1-C2-T0,MUX,5.17,%,,,0.00,100.0,
53.360026441,S1-C3,Frontend_Bound,36.34,% Slots,,,0.00,5.29,
53.360026441,S1-C3,Backend_Bound,40.89,% Slots,,,0.00,5.29,
53.360026441,S1-C3,Retiring,15.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
53.360026441,S1-C3,Frontend_Bound.Frontend_Latency,31.02,% Slots,,rs_events.empty_end,0.00,5.29,
53.360026441,S1-C3,Backend_Bound.Memory_Bound,26.49,% Slots,,,0.00,5.17,
53.360026441,S1-C3,Backend_Bound.Core_Bound,14.40,% Slots,,,0.00,5.17,
53.360026441,S1-C3,Retiring.Microcode_Sequencer,10.61,% Slots,,idq.ms_uops,0.00,5.29,
53.360026441,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.62,% Clocks,,,0.00,5.29,
53.360026441,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
53.360026441,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.90,% Clocks,,idq.ms_switches,0.00,5.29,
53.360026441,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,<==
53.360026441,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
53.360026441,S1-C3-T0,MUX,5.17,%,,,0.00,100.0,
53.360026441,S1-C4,Frontend_Bound,34.25,% Slots,,,0.00,5.29,
53.360026441,S1-C4,Backend_Bound,42.33,% Slots,,,0.00,5.29,
53.360026441,S1-C4,Retiring,18.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
53.360026441,S1-C4,Frontend_Bound.Frontend_Latency,34.78,% Slots,,rs_events.empty_end,0.00,5.29,
53.360026441,S1-C4,Backend_Bound.Memory_Bound,34.58,% Slots,,,0.00,5.17,
53.360026441,S1-C4,Retiring.Microcode_Sequencer,14.65,% Slots,,idq.ms_uops,0.00,5.29,
53.360026441,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.47,% Clocks,,,0.00,5.29,
53.360026441,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
53.360026441,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.70,% Clocks,,idq.ms_switches,0.00,5.29,
53.360026441,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,<==
53.360026441,S1-C4-T0,MUX,5.17,%,,,0.00,100.0,
53.360026441,S1-C5,Frontend_Bound,34.34,% Slots,,,0.00,5.29,
53.360026441,S1-C5,Backend_Bound,41.94,% Slots,,,0.00,5.29,
53.360026441,S1-C5,Retiring,18.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
53.360026441,S1-C5,Frontend_Bound.Frontend_Latency,41.04,% Slots,,rs_events.empty_end,0.00,5.29,
53.360026441,S1-C5,Backend_Bound.Memory_Bound,32.50,% Slots,,,0.00,5.17,
53.360026441,S1-C5,Retiring.Microcode_Sequencer,15.27,% Slots,,idq.ms_uops,0.00,5.29,
53.360026441,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.46,% Clocks,,,0.00,5.29,
53.360026441,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
53.360026441,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.29,% Clocks,,idq.ms_switches,0.00,5.29,
53.360026441,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,<==
53.360026441,S1-C5-T0,MUX,5.17,%,,,0.00,100.0,
53.360026441,S1-C6,Frontend_Bound,27.08,% Slots,,,0.00,5.29,
53.360026441,S1-C6,Backend_Bound,43.86,% Slots,,,0.00,5.29,
53.360026441,S1-C6,Retiring,50.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
53.360026441,S1-C6,Frontend_Bound.Frontend_Latency,22.63,% Slots,,rs_events.empty_end,0.00,5.29,
53.360026441,S1-C6,Backend_Bound.Memory_Bound,26.17,% Slots,,,0.00,5.17,
53.360026441,S1-C6,Backend_Bound.Core_Bound,17.69,% Slots,,,0.00,5.17,
53.360026441,S1-C6,Retiring.Microcode_Sequencer,8.62,% Slots,,idq.ms_uops,0.00,5.29,<==
53.360026441,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
53.360026441,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.63,% Clocks,,idq.ms_switches,0.00,5.3,
53.360026441,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.17,
53.360026441,S1-C6-T0,MUX,5.17,%,,,0.00,100.0,
53.360026441,S1-C7,Frontend_Bound,32.81,% Slots,,,0.00,5.29,
53.360026441,S1-C7,Backend_Bound,46.80,% Slots,,,0.00,5.29,
53.360026441,S1-C7,Retiring,15.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
53.360026441,S1-C7,Frontend_Bound.Frontend_Latency,31.53,% Slots,,rs_events.empty_end,0.00,5.29,
53.360026441,S1-C7,Backend_Bound.Memory_Bound,33.12,% Slots,,,0.00,5.17,
53.360026441,S1-C7,Backend_Bound.Core_Bound,13.68,% Slots,,,0.00,5.17,
53.360026441,S1-C7,Retiring.Microcode_Sequencer,9.78,% Slots,,idq.ms_uops,0.00,5.29,
53.360026441,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.53,% Clocks,,,0.00,5.29,
53.360026441,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
53.360026441,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.59,% Clocks,,idq.ms_switches,0.00,5.29,
53.360026441,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
53.360026441,S1-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,20.03,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.17,<==
53.360026441,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.29,% Clocks,,,0.00,5.3,
53.360026441,S1-C7-T0,MUX,5.17,%,,,0.00,100.0,
53.360026441,S0-C0-T1,MUX,5.17,%,,,0.00,100.0,
53.360026441,S0-C1-T1,MUX,5.17,%,,,0.00,100.0,
53.360026441,S0-C2-T1,MUX,5.17,%,,,0.00,100.0,
53.360026441,S0-C3-T1,MUX,5.17,%,,,0.00,100.0,
53.360026441,S0-C4-T1,MUX,5.17,%,,,0.00,100.0,
53.360026441,S0-C5-T1,MUX,5.17,%,,,0.00,100.0,
53.360026441,S0-C6-T1,MUX,5.17,%,,,0.00,100.0,
53.360026441,S0-C7-T1,MUX,5.17,%,,,0.00,100.0,
53.360026441,S1-C0-T1,MUX,5.17,%,,,0.00,100.0,
53.360026441,S1-C1-T1,MUX,5.17,%,,,0.00,100.0,
53.360026441,S1-C2-T1,MUX,5.17,%,,,0.00,100.0,
53.360026441,S1-C3-T1,MUX,5.17,%,,,0.00,100.0,
53.360026441,S1-C4-T1,MUX,5.17,%,,,0.00,100.0,
53.360026441,S1-C5-T1,MUX,5.17,%,,,0.00,100.0,
53.360026441,S1-C6-T1,MUX,5.17,%,,,0.00,100.0,
53.360026441,S1-C7-T1,MUX,5.17,%,,,0.00,100.0,
54.873824306,S0-C0,Frontend_Bound,25.66,% Slots,,,0.00,5.29,
54.873824306,S0-C0,Backend_Bound,48.65,% Slots,,,0.00,5.29,
54.873824306,S0-C0,Retiring,23.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
54.873824306,S0-C0,Frontend_Bound.Frontend_Latency,21.42,% Slots,,rs_events.empty_end,0.00,5.29,
54.873824306,S0-C0,Backend_Bound.Memory_Bound,43.17,% Slots,,,0.00,5.29,
54.873824306,S0-C0,Retiring.Microcode_Sequencer,5.72,% Slots,,idq.ms_uops,0.00,5.29,
54.873824306,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.24,% Clocks,,,0.00,5.29,
54.873824306,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
54.873824306,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.68,% Clocks,,idq.ms_switches,0.00,5.29,
54.873824306,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,<==
54.873824306,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
54.873824306,S0-C0-T0,MUX,5.15,%,,,0.00,100.0,
54.873824306,S0-C1,Frontend_Bound,30.42,% Slots,,,0.00,5.29,
54.873824306,S0-C1,Backend_Bound,47.61,% Slots,,,0.00,5.29,
54.873824306,S0-C1,Retiring,21.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
54.873824306,S0-C1,Frontend_Bound.Frontend_Latency,24.46,% Slots,,rs_events.empty_end,0.00,5.28,
54.873824306,S0-C1,Backend_Bound.Memory_Bound,30.36,% Slots,,,0.00,5.28,
54.873824306,S0-C1,Backend_Bound.Core_Bound,17.26,% Slots,,,0.00,5.28,
54.873824306,S0-C1,Retiring.Microcode_Sequencer,3.50,% Slots,,idq.ms_uops,0.00,5.29,
54.873824306,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.19,% Clocks,,,0.00,5.29,
54.873824306,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
54.873824306,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.09,% Clocks,,idq.ms_switches,0.00,5.29,
54.873824306,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,<==
54.873824306,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,9.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
54.873824306,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.48,% Clocks,,,0.00,5.29,
54.873824306,S0-C1-T0,MUX,5.16,%,,,0.00,100.0,
54.873824306,S0-C2,Backend_Bound,57.55,% Slots,,,0.00,5.29,
54.873824306,S0-C2,Retiring,19.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
54.873824306,S0-C2,Backend_Bound.Memory_Bound,46.08,% Slots,,,0.00,5.29,<==
54.873824306,S0-C2,Backend_Bound.Core_Bound,11.47,% Slots,,,0.00,5.29,
54.873824306,S0-C2,Retiring.Microcode_Sequencer,5.51,% Slots,,idq.ms_uops,0.00,5.29,
54.873824306,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.62,% Clocks,,idq.ms_switches,0.00,5.29,
54.873824306,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
54.873824306,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.59,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
54.873824306,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,63.77,% Clocks,,,0.00,5.28,
54.873824306,S0-C2-T0,MUX,5.15,%,,,0.00,100.0,
54.873824306,S0-C3,Frontend_Bound,21.80,% Slots,,,0.00,5.29,
54.873824306,S0-C3,Backend_Bound,48.07,% Slots,,,0.00,5.29,
54.873824306,S0-C3,Retiring,27.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
54.873824306,S0-C3,Frontend_Bound.Frontend_Latency,15.19,% Slots,,rs_events.empty_end,0.00,5.29,
54.873824306,S0-C3,Backend_Bound.Memory_Bound,30.46,% Slots,,,0.00,5.29,<==
54.873824306,S0-C3,Backend_Bound.Core_Bound,17.61,% Slots,,,0.00,5.29,
54.873824306,S0-C3,Retiring.Microcode_Sequencer,3.39,% Slots,,idq.ms_uops,0.00,5.29,
54.873824306,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.96,% Clocks,,,0.00,5.29,
54.873824306,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
54.873824306,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.73,% Clocks,,idq.ms_switches,0.00,5.29,
54.873824306,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
54.873824306,S0-C3-T0,Backend_Bound.Memory_Bound.L2_Bound,5.54,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.28,
54.873824306,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,15.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
54.873824306,S0-C3-T0,MUX,5.16,%,,,0.00,100.0,
54.873824306,S0-C4,Frontend_Bound,24.73,% Slots,,,0.00,5.29,
54.873824306,S0-C4,Backend_Bound,45.49,% Slots,,,0.00,5.29,
54.873824306,S0-C4,Retiring,16.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
54.873824306,S0-C4,Frontend_Bound.Frontend_Latency,16.66,% Slots,,rs_events.empty_end,0.00,5.29,
54.873824306,S0-C4,Frontend_Bound.Frontend_Bandwidth,12.38,% Slots,,,0.00,5.29,
54.873824306,S0-C4,Backend_Bound.Memory_Bound,52.05,% Slots,,,0.00,5.29,<==
54.873824306,S0-C4,Retiring.Microcode_Sequencer,4.44,% Slots,,idq.ms_uops,0.00,5.29,
54.873824306,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.45,% Clocks,,,0.00,5.28,
54.873824306,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
54.873824306,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.94,% Clocks,,idq.ms_switches,0.00,5.28,
54.873824306,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.39,% Core_Clocks,,,0.00,5.29,
54.873824306,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
54.873824306,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
54.873824306,S0-C4-T0,MUX,5.15,%,,,0.00,100.0,
54.873824306,S0-C5,Backend_Bound,60.25,% Slots,,,0.00,5.29,<==
54.873824306,S0-C5,Retiring,25.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
54.873824306,S0-C5,Backend_Bound.Memory_Bound,27.63,% Slots,,,0.00,5.29,
54.873824306,S0-C5,Backend_Bound.Core_Bound,32.62,% Slots,,,0.00,5.29,
54.873824306,S0-C5,Retiring.Microcode_Sequencer,6.71,% Slots,,idq.ms_uops,0.00,5.29,
54.873824306,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.61,% Clocks,,idq.ms_switches,0.00,5.29,
54.873824306,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
54.873824306,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.28,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
54.873824306,S0-C5-T0,MUX,5.15,%,,,0.00,100.0,
54.873824306,S0-C6,Frontend_Bound,27.31,% Slots,,,0.00,5.29,
54.873824306,S0-C6,Backend_Bound,48.74,% Slots,,,0.00,5.29,
54.873824306,S0-C6,Retiring,13.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
54.873824306,S0-C6,Frontend_Bound.Frontend_Latency,32.08,% Slots,,rs_events.empty_end,0.00,5.28,
54.873824306,S0-C6,Backend_Bound.Memory_Bound,41.88,% Slots,,,0.00,5.28,<==
54.873824306,S0-C6,Retiring.Microcode_Sequencer,4.21,% Slots,,idq.ms_uops,0.00,5.28,
54.873824306,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.56,% Clocks,,,0.00,5.28,
54.873824306,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
54.873824306,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.89,% Clocks,,idq.ms_switches,0.00,5.28,
54.873824306,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
54.873824306,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,11.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
54.873824306,S0-C6-T0,MUX,5.15,%,,,0.00,100.0,
54.873824306,S0-C7,Frontend_Bound,35.06,% Slots,,,0.00,5.29,
54.873824306,S0-C7,Backend_Bound,45.84,% Slots,,,0.00,5.29,
54.873824306,S0-C7,Retiring,13.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
54.873824306,S0-C7,Frontend_Bound.Frontend_Latency,37.85,% Slots,,rs_events.empty_end,0.00,5.29,
54.873824306,S0-C7,Backend_Bound.Memory_Bound,35.06,% Slots,,,0.00,5.29,<==
54.873824306,S0-C7,Backend_Bound.Core_Bound,10.79,% Slots,,,0.00,5.29,
54.873824306,S0-C7,Retiring.Microcode_Sequencer,5.35,% Slots,,idq.ms_uops,0.00,5.29,
54.873824306,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.26,% Clocks,,,0.00,5.28,
54.873824306,S0-C7-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.20,% Clocks,,itlb_misses.walk_completed,0.00,5.29,
54.873824306,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
54.873824306,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.77,% Clocks,,idq.ms_switches,0.00,5.28,
54.873824306,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
54.873824306,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,9.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
54.873824306,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.08,% Clocks,,,0.00,5.28,
54.873824306,S0-C7-T0,MUX,5.16,%,,,0.00,100.0,
54.873824306,S1-C0,Bad_Speculation,11.52,% Slots,,,0.00,5.29,
54.873824306,S1-C0,Bad_Speculation.Branch_Mispredicts,11.37,% Slots,,br_misp_retired.all_branches,0.00,5.29,
54.873824306,S1-C0,Backend_Bound,43.75,% Slots,,,0.00,5.29,
54.873824306,S1-C0,Backend_Bound.Memory_Bound,27.41,% Slots,,,0.00,5.29,<==
54.873824306,S1-C0,Backend_Bound.Core_Bound,16.34,% Slots,,,0.00,5.29,
54.873824306,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
54.873824306,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,16.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
54.873824306,S1-C0-T0,MUX,5.16,%,,,0.00,100.0,
54.873824306,S1-C1,Backend_Bound,67.36,% Slots,,,0.00,5.29,
54.873824306,S1-C1,Retiring,34.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
54.873824306,S1-C1,Backend_Bound.Memory_Bound,21.69,% Slots,,,0.00,5.29,
54.873824306,S1-C1,Backend_Bound.Core_Bound,45.67,% Slots,,,0.00,5.29,
54.873824306,S1-C1,Retiring.Microcode_Sequencer,13.92,% Slots,,idq.ms_uops,0.00,5.29,
54.873824306,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.09,% Clocks,,idq.ms_switches,0.00,5.28,
54.873824306,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
54.873824306,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,58.33,% Clocks,,,0.00,5.28,<==
54.873824306,S1-C1-T0,MUX,5.16,%,,,0.00,100.0,
54.873824306,S1-C2,Frontend_Bound,26.80,% Slots,,,0.00,5.29,
54.873824306,S1-C2,Backend_Bound,43.44,% Slots,,,0.00,5.29,
54.873824306,S1-C2,Retiring,21.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
54.873824306,S1-C2,Frontend_Bound.Frontend_Latency,37.48,% Slots,,rs_events.empty_end,0.00,5.28,
54.873824306,S1-C2,Backend_Bound.Memory_Bound,28.71,% Slots,,,0.00,5.28,
54.873824306,S1-C2,Backend_Bound.Core_Bound,14.74,% Slots,,,0.00,5.28,
54.873824306,S1-C2,Retiring.Microcode_Sequencer,7.89,% Slots,,idq.ms_uops,0.00,5.29,
54.873824306,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.50,% Clocks,,idq.ms_switches,0.00,5.29,
54.873824306,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,<==
54.873824306,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,56.02,% Clocks,,,0.00,5.28,
54.873824306,S1-C2-T0,MUX,5.16,%,,,0.00,100.0,
54.873824306,S1-C3,Backend_Bound,63.35,% Slots,,,0.00,5.29,<==
54.873824306,S1-C3,Retiring,25.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
54.873824306,S1-C3,Backend_Bound.Memory_Bound,33.75,% Slots,,,0.00,5.28,
54.873824306,S1-C3,Backend_Bound.Core_Bound,29.59,% Slots,,,0.00,5.28,
54.873824306,S1-C3,Retiring.Microcode_Sequencer,7.55,% Slots,,idq.ms_uops,0.00,5.29,
54.873824306,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.84,% Clocks,,idq.ms_switches,0.00,5.29,
54.873824306,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
54.873824306,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.59,% Clocks,,,0.00,5.28,
54.873824306,S1-C3-T0,MUX,5.16,%,,,0.00,100.0,
54.873824306,S1-C4,Backend_Bound,67.74,% Slots,,,0.00,5.29,
54.873824306,S1-C4,Retiring,31.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
54.873824306,S1-C4,Retiring.Microcode_Sequencer,10.73,% Slots,,idq.ms_uops,0.00,5.29,
54.873824306,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.15,% Clocks,,idq.ms_switches,0.00,5.29,
54.873824306,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,<==
54.873824306,S1-C4-T0,MUX,5.17,%,,,0.00,100.0,
54.873824306,S1-C5,Frontend_Bound,27.90,% Slots,,,0.00,5.29,
54.873824306,S1-C5,Backend_Bound,45.37,% Slots,,,0.00,5.29,<==
54.873824306,S1-C5,Retiring,31.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
54.873824306,S1-C5,Frontend_Bound.Frontend_Latency,19.81,% Slots,,rs_events.empty_end,0.00,5.29,
54.873824306,S1-C5,Backend_Bound.Memory_Bound,21.79,% Slots,,,0.00,5.29,
54.873824306,S1-C5,Backend_Bound.Core_Bound,23.58,% Slots,,,0.00,5.29,
54.873824306,S1-C5,Retiring.Microcode_Sequencer,4.50,% Slots,,idq.ms_uops,0.00,5.29,
54.873824306,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.51,% Clocks,,,0.00,5.29,
54.873824306,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
54.873824306,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.65,% Clocks,,idq.ms_switches,0.00,5.29,
54.873824306,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,16.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
54.873824306,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,41.49,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
54.873824306,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.35,% Clocks,,,0.00,5.28,
54.873824306,S1-C5-T0,MUX,5.17,%,,,0.00,100.0,
54.873824306,S1-C6,Backend_Bound,61.20,% Slots,,,0.00,5.29,
54.873824306,S1-C6,Backend_Bound.Memory_Bound,51.24,% Slots,,,0.00,5.29,<==
54.873824306,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.29,
54.873824306,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.65,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
54.873824306,S1-C6-T0,MUX,5.17,%,,,0.00,100.0,
54.873824306,S1-C7,Frontend_Bound,28.00,% Slots,,,0.00,5.29,<==
54.873824306,S1-C7,Backend_Bound,26.86,% Slots,,,0.00,5.29,
54.873824306,S1-C7,Frontend_Bound.Frontend_Latency,15.66,% Slots,,rs_events.empty_end,0.00,5.29,
54.873824306,S1-C7,Frontend_Bound.Frontend_Bandwidth,11.99,% Slots,,,0.00,5.29,
54.873824306,S1-C7,Backend_Bound.Memory_Bound,15.75,% Slots,,,0.00,5.29,
54.873824306,S1-C7,Backend_Bound.Core_Bound,11.11,% Slots,,,0.00,5.29,
54.873824306,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.25,% Clocks,,,0.00,5.29,
54.873824306,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
54.873824306,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,73.48,% Core_Clocks,,,0.00,5.29,
54.873824306,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.26,% Core_Clocks,,,0.00,5.29,
54.873824306,S1-C7-T0,MUX,5.17,%,,,0.00,100.0,
54.873824306,S0-C0-T1,MUX,5.18,%,,,0.00,100.0,
54.873824306,S0-C1-T1,MUX,5.18,%,,,0.00,100.0,
54.873824306,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
54.873824306,S0-C3-T1,MUX,5.02,%,,,0.00,100.0,
54.873824306,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
54.873824306,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
54.873824306,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
54.873824306,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
54.873824306,S1-C0-T1,MUX,5.02,%,,,0.00,100.0,
54.873824306,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
54.873824306,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
54.873824306,S1-C3-T1,MUX,5.02,%,,,0.00,100.0,
54.873824306,S1-C4-T1,MUX,5.02,%,,,0.00,100.0,
54.873824306,S1-C5-T1,MUX,5.02,%,,,0.00,100.0,
54.873824306,S1-C6-T1,MUX,5.02,%,,,0.00,100.0,
54.873824306,S1-C7-T1,MUX,5.02,%,,,0.00,100.0,
56.365338865,S0-C0,Backend_Bound,53.33,% Slots,,,0.00,5.37,
56.365338865,S0-C0,Retiring,26.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
56.365338865,S0-C0,Backend_Bound.Memory_Bound,34.08,% Slots,,,0.00,5.36,<==
56.365338865,S0-C0,Backend_Bound.Core_Bound,19.25,% Slots,,,0.00,5.36,
56.365338865,S0-C0,Retiring.Microcode_Sequencer,6.16,% Slots,,idq.ms_uops,0.00,5.1,
56.365338865,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.44,% Clocks,,idq.ms_switches,0.00,5.1,
56.365338865,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.37,
56.365338865,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.58,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.37,
56.365338865,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.58,% Clocks,,,0.00,5.09,
56.365338865,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
56.365338865,S0-C1,Frontend_Bound,25.37,% Slots,,,0.00,5.37,
56.365338865,S0-C1,Backend_Bound,41.63,% Slots,,,0.00,5.37,
56.365338865,S0-C1,Frontend_Bound.Frontend_Latency,16.34,% Slots,,rs_events.empty_end,0.00,5.37,
56.365338865,S0-C1,Backend_Bound.Memory_Bound,26.13,% Slots,,,0.00,5.36,
56.365338865,S0-C1,Backend_Bound.Core_Bound,15.50,% Slots,,,0.00,5.36,
56.365338865,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.58,% Clocks,,,0.00,5.1,
56.365338865,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
56.365338865,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.37,<==
56.365338865,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
56.365338865,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.62,% Clocks,,,0.00,5.1,
56.365338865,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
56.365338865,S0-C2,Frontend_Bound,34.78,% Slots,,,0.00,5.37,
56.365338865,S0-C2,Backend_Bound,42.55,% Slots,,,0.00,5.37,
56.365338865,S0-C2,Retiring,18.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
56.365338865,S0-C2,Frontend_Bound.Frontend_Latency,33.87,% Slots,,rs_events.empty_end,0.00,5.37,
56.365338865,S0-C2,Frontend_Bound.Frontend_Bandwidth,19.58,% Slots,,,0.00,5.37,
56.365338865,S0-C2,Backend_Bound.Memory_Bound,26.30,% Slots,,,0.00,5.36,<==
56.365338865,S0-C2,Backend_Bound.Core_Bound,16.25,% Slots,,,0.00,5.36,
56.365338865,S0-C2,Retiring.Microcode_Sequencer,6.51,% Slots,,idq.ms_uops,0.00,5.09,
56.365338865,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.80,% Clocks,,,0.00,5.1,
56.365338865,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
56.365338865,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.25,% Clocks,,idq.ms_switches,0.00,5.1,
56.365338865,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.83,% Core_Clocks,,,0.00,5.37,
56.365338865,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.37,
56.365338865,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,13.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
56.365338865,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.00,% Clocks,,,0.00,5.09,
56.365338865,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
56.365338865,S0-C3,Frontend_Bound,21.45,% Slots,,,0.00,5.37,
56.365338865,S0-C3,Backend_Bound,40.84,% Slots,,,0.00,5.37,<==
56.365338865,S0-C3,Retiring,9.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
56.365338865,S0-C3,Frontend_Bound.Frontend_Latency,15.30,% Slots,,rs_events.empty_end,0.00,5.37,
56.365338865,S0-C3,Frontend_Bound.Frontend_Bandwidth,12.37,% Slots,,,0.00,5.37,
56.365338865,S0-C3,Backend_Bound.Memory_Bound,21.08,% Slots,,,0.00,5.36,
56.365338865,S0-C3,Backend_Bound.Core_Bound,19.75,% Slots,,,0.00,5.36,
56.365338865,S0-C3,Retiring.Microcode_Sequencer,3.82,% Slots,,idq.ms_uops,0.00,5.09,
56.365338865,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.93,% Clocks,,,0.00,5.1,
56.365338865,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
56.365338865,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.23,% Clocks,,idq.ms_switches,0.00,5.1,
56.365338865,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.09,% Core_Clocks,,,0.00,5.36,
56.365338865,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.84,% Core_Clocks,,,0.00,5.13,
56.365338865,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,12.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
56.365338865,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
56.365338865,S0-C4,Frontend_Bound,25.58,% Slots,,,0.00,5.37,
56.365338865,S0-C4,Backend_Bound,51.07,% Slots,,,0.00,5.37,<==
56.365338865,S0-C4,Retiring,20.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
56.365338865,S0-C4,Frontend_Bound.Frontend_Latency,29.73,% Slots,,rs_events.empty_end,0.00,5.36,
56.365338865,S0-C4,Backend_Bound.Memory_Bound,27.25,% Slots,,,0.00,5.36,
56.365338865,S0-C4,Backend_Bound.Core_Bound,23.82,% Slots,,,0.00,5.36,
56.365338865,S0-C4,Retiring.Microcode_Sequencer,5.28,% Slots,,idq.ms_uops,0.00,5.09,
56.365338865,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.29,% Clocks,,,0.00,5.1,
56.365338865,S0-C4-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.35,% Clocks,,itlb_misses.walk_completed,0.00,5.09,
56.365338865,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
56.365338865,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.16,% Clocks,,idq.ms_switches,0.00,5.1,
56.365338865,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.37,
56.365338865,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
56.365338865,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.21,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.37,
56.365338865,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
56.365338865,S0-C5,Frontend_Bound,34.55,% Slots,,,0.00,5.37,
56.365338865,S0-C5,Backend_Bound,45.62,% Slots,,,0.00,5.37,
56.365338865,S0-C5,Retiring,16.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
56.365338865,S0-C5,Frontend_Bound.Frontend_Latency,32.90,% Slots,,rs_events.empty_end,0.00,5.36,
56.365338865,S0-C5,Backend_Bound.Memory_Bound,19.13,% Slots,,,0.00,5.36,
56.365338865,S0-C5,Backend_Bound.Core_Bound,26.49,% Slots,,,0.00,5.36,
56.365338865,S0-C5,Retiring.Microcode_Sequencer,8.69,% Slots,,idq.ms_uops,0.00,5.1,
56.365338865,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.11,% Clocks,,,0.00,5.1,
56.365338865,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
56.365338865,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.96,% Clocks,,idq.ms_switches,0.00,5.1,
56.365338865,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.37,
56.365338865,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.10,% Clocks,,,0.00,5.09,<==
56.365338865,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
56.365338865,S0-C6,Frontend_Bound,27.64,% Slots,,,0.00,5.37,
56.365338865,S0-C6,Backend_Bound,48.70,% Slots,,,0.00,5.37,
56.365338865,S0-C6,Retiring,21.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
56.365338865,S0-C6,Frontend_Bound.Frontend_Latency,23.81,% Slots,,rs_events.empty_end,0.00,5.36,
56.365338865,S0-C6,Backend_Bound.Memory_Bound,33.18,% Slots,,,0.00,5.36,
56.365338865,S0-C6,Backend_Bound.Core_Bound,15.52,% Slots,,,0.00,5.36,
56.365338865,S0-C6,Retiring.Microcode_Sequencer,5.61,% Slots,,idq.ms_uops,0.00,5.09,
56.365338865,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.82,% Clocks,,,0.00,5.1,
56.365338865,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
56.365338865,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.12,% Clocks,,idq.ms_switches,0.00,5.1,
56.365338865,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.37,
56.365338865,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
56.365338865,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.53,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.37,
56.365338865,S0-C6-T0,Backend_Bound.Memory_Bound.Store_Bound,25.44,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.37,<==
56.365338865,S0-C6-T0,MUX,5.09,%,,,0.00,100.0,
56.365338865,S0-C7,Frontend_Bound,35.44,% Slots,,,0.00,5.37,
56.365338865,S0-C7,Backend_Bound,45.87,% Slots,,,0.00,5.37,
56.365338865,S0-C7,Retiring,15.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
56.365338865,S0-C7,Frontend_Bound.Frontend_Latency,30.46,% Slots,,rs_events.empty_end,0.00,5.36,
56.365338865,S0-C7,Backend_Bound.Memory_Bound,29.90,% Slots,,,0.00,5.36,<==
56.365338865,S0-C7,Backend_Bound.Core_Bound,15.97,% Slots,,,0.00,5.36,
56.365338865,S0-C7,Retiring.Microcode_Sequencer,5.06,% Slots,,idq.ms_uops,0.00,5.09,
56.365338865,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.43,% Clocks,,,0.00,5.1,
56.365338865,S0-C7-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.48,% Clocks,,itlb_misses.walk_completed,0.00,5.09,
56.365338865,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
56.365338865,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.16,% Clocks,,idq.ms_switches,0.00,5.1,
56.365338865,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.37,
56.365338865,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
56.365338865,S0-C7-T0,MUX,5.09,%,,,0.00,100.0,
56.365338865,S1-C0,Frontend_Bound,36.32,% Slots,,,0.00,5.37,
56.365338865,S1-C0,Backend_Bound,40.08,% Slots,,,0.00,5.37,
56.365338865,S1-C0,Retiring,17.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
56.365338865,S1-C0,Frontend_Bound.Frontend_Latency,34.15,% Slots,,rs_events.empty_end,0.00,5.36,
56.365338865,S1-C0,Backend_Bound.Memory_Bound,26.06,% Slots,,,0.00,5.36,
56.365338865,S1-C0,Backend_Bound.Core_Bound,14.02,% Slots,,,0.00,5.36,
56.365338865,S1-C0,Retiring.Microcode_Sequencer,13.95,% Slots,,idq.ms_uops,0.00,5.1,
56.365338865,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.84,% Clocks,,,0.00,5.1,
56.365338865,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
56.365338865,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.79,% Clocks,,idq.ms_switches,0.00,5.1,
56.365338865,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,16.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,
56.365338865,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,22.96,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.37,<==
56.365338865,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
56.365338865,S1-C1,Frontend_Bound,40.44,% Slots,,,0.00,5.37,
56.365338865,S1-C1,Backend_Bound,38.13,% Slots,,,0.00,5.37,
56.365338865,S1-C1,Retiring,16.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
56.365338865,S1-C1,Frontend_Bound.Frontend_Latency,33.69,% Slots,,rs_events.empty_end,0.00,5.36,<==
56.365338865,S1-C1,Frontend_Bound.Frontend_Bandwidth,20.51,% Slots,,,0.00,5.37,
56.365338865,S1-C1,Backend_Bound.Memory_Bound,30.02,% Slots,,,0.00,5.36,
56.365338865,S1-C1,Retiring.Microcode_Sequencer,12.34,% Slots,,idq.ms_uops,0.00,5.09,
56.365338865,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.05,% Clocks,,,0.00,5.1,
56.365338865,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
56.365338865,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.87,% Clocks,,idq.ms_switches,0.00,5.1,
56.365338865,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.91,% Core_Clocks,,,0.00,5.37,
56.365338865,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,
56.365338865,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
56.365338865,S1-C2,Frontend_Bound,33.88,% Slots,,,0.00,5.36,<==
56.365338865,S1-C2,Backend_Bound,16.96,% Slots,,,0.00,5.36,
56.365338865,S1-C2,Frontend_Bound.Frontend_Latency,16.71,% Slots,,rs_events.empty_end,0.00,5.36,
56.365338865,S1-C2,Frontend_Bound.Frontend_Bandwidth,17.28,% Slots,,,0.00,5.36,
56.365338865,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.48,% Clocks,,,0.00,5.1,
56.365338865,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
56.365338865,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.46,% Core_Clocks,,,0.00,5.37,
56.365338865,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
56.365338865,S1-C3,Frontend_Bound,37.21,% Slots,,,0.00,5.36,
56.365338865,S1-C3,Backend_Bound,42.86,% Slots,,,0.00,5.36,
56.365338865,S1-C3,Retiring,15.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
56.365338865,S1-C3,Frontend_Bound.Frontend_Latency,34.91,% Slots,,rs_events.empty_end,0.00,5.36,
56.365338865,S1-C3,Backend_Bound.Memory_Bound,25.65,% Slots,,,0.00,5.36,
56.365338865,S1-C3,Backend_Bound.Core_Bound,17.21,% Slots,,,0.00,5.36,
56.365338865,S1-C3,Retiring.Microcode_Sequencer,6.99,% Slots,,idq.ms_uops,0.00,5.09,
56.365338865,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.75,% Clocks,,,0.00,5.1,
56.365338865,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
56.365338865,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.05,% Clocks,,idq.ms_switches,0.00,5.1,
56.365338865,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,18.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,<==
56.365338865,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
56.365338865,S1-C4,Frontend_Bound,33.37,% Slots,,,0.00,5.37,
56.365338865,S1-C4,Backend_Bound,47.09,% Slots,,,0.00,5.37,<==
56.365338865,S1-C4,Retiring,17.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
56.365338865,S1-C4,Frontend_Bound.Frontend_Latency,33.86,% Slots,,rs_events.empty_end,0.00,5.36,
56.365338865,S1-C4,Frontend_Bound.Frontend_Bandwidth,11.00,% Slots,,,0.00,5.37,
56.365338865,S1-C4,Backend_Bound.Memory_Bound,22.41,% Slots,,,0.00,5.36,
56.365338865,S1-C4,Backend_Bound.Core_Bound,24.67,% Slots,,,0.00,5.36,
56.365338865,S1-C4,Retiring.Microcode_Sequencer,8.58,% Slots,,idq.ms_uops,0.00,5.09,
56.365338865,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.97,% Clocks,,,0.00,5.1,
56.365338865,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
56.365338865,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.22,% Clocks,,idq.ms_switches,0.00,5.1,
56.365338865,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.58,% Core_Clocks,,,0.00,5.37,
56.365338865,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.37,
56.365338865,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.73,% Clocks,,,0.00,5.1,
56.365338865,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
56.365338865,S1-C5,Bad_Speculation,12.07,% Slots,,,0.00,5.36,
56.365338865,S1-C5,Bad_Speculation.Branch_Mispredicts,11.91,% Slots,,br_misp_retired.all_branches,0.00,5.36,
56.365338865,S1-C5,Backend_Bound,46.60,% Slots,,,0.00,5.36,
56.365338865,S1-C5,Retiring,13.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
56.365338865,S1-C5,Backend_Bound.Core_Bound,87.57,% Slots,,,0.00,5.36,<==
56.365338865,S1-C5,Retiring.Microcode_Sequencer,5.71,% Slots,,idq.ms_uops,0.00,5.1,
56.365338865,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.39,% Clocks,,idq.ms_switches,0.00,5.1,
56.365338865,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
56.365338865,S1-C6,Frontend_Bound.Frontend_Bandwidth,18.65,% Slots,,,0.00,5.36,
56.365338865,S1-C6,Backend_Bound.Memory_Bound,72.65,% Slots,,,0.00,5.36,
56.365338865,S1-C6,Retiring.Microcode_Sequencer,7.75,% Slots,,idq.ms_uops,0.00,5.1,
56.365338865,S1-C6,Backend_Bound,55.00,% Slots,,,0.00,5.36,
56.365338865,S1-C6,Retiring,26.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
56.365338865,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.16,% Clocks,,idq.ms_switches,0.00,5.1,
56.365338865,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.19,% Core_Clocks,,,0.00,5.37,
56.365338865,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.37,
56.365338865,S1-C6-T0,Backend_Bound.Memory_Bound.Store_Bound,20.05,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.37,<==
56.365338865,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
56.365338865,S1-C7,Frontend_Bound,24.40,% Slots,,,0.00,5.37,
56.365338865,S1-C7,Backend_Bound,60.51,% Slots,,,0.00,5.37,
56.365338865,S1-C7,Retiring,11.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
56.365338865,S1-C7,Frontend_Bound.Frontend_Latency,21.30,% Slots,,rs_events.empty_end,0.00,5.36,
56.365338865,S1-C7,Backend_Bound.Memory_Bound,52.02,% Slots,,,0.00,5.36,
56.365338865,S1-C7,Retiring.Microcode_Sequencer,4.17,% Slots,,idq.ms_uops,0.00,5.09,
56.365338865,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.24,% Clocks,,,0.00,5.1,
56.365338865,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
56.365338865,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.78,% Clocks,,idq.ms_switches,0.00,5.1,
56.365338865,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,17.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,
56.365338865,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.10,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.37,
56.365338865,S1-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,34.93,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.37,<==
56.365338865,S1-C7-T0,MUX,5.09,%,,,0.00,100.0,
56.365338865,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
56.365338865,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
56.365338865,S0-C2-T1,MUX,5.09,%,,,0.00,100.0,
56.365338865,S0-C3-T1,MUX,5.09,%,,,0.00,100.0,
56.365338865,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
56.365338865,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
56.365338865,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
56.365338865,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
56.365338865,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
56.365338865,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
56.365338865,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
56.365338865,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
56.365338865,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
56.365338865,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
56.365338865,S1-C6-T1,MUX,5.09,%,,,0.00,100.0,
56.365338865,S1-C7-T1,MUX,5.09,%,,,0.00,100.0,
57.881608007,S0-C0,Backend_Bound,55.71,% Slots,,,0.00,5.26,
57.881608007,S0-C0,Retiring,26.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
57.881608007,S0-C0,Backend_Bound.Memory_Bound,41.05,% Slots,,,0.00,5.26,
57.881608007,S0-C0,Backend_Bound.Core_Bound,14.65,% Slots,,,0.00,5.26,
57.881608007,S0-C0,Retiring.Microcode_Sequencer,6.94,% Slots,,idq.ms_uops,0.00,5.26,
57.881608007,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.02,% Clocks,,idq.ms_switches,0.00,5.27,
57.881608007,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,<==
57.881608007,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
57.881608007,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.99,% Clocks,,,0.00,5.27,
57.881608007,S0-C0-T0,MUX,5.12,%,,,0.00,100.0,
57.881608007,S0-C1,Frontend_Bound,39.76,% Slots,,,0.00,5.27,
57.881608007,S0-C1,Backend_Bound,38.49,% Slots,,,0.00,5.27,
57.881608007,S0-C1,Retiring,17.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
57.881608007,S0-C1,Frontend_Bound.Frontend_Latency,31.55,% Slots,,rs_events.empty_end,0.00,5.27,<==
57.881608007,S0-C1,Backend_Bound.Memory_Bound,26.81,% Slots,,,0.00,5.27,
57.881608007,S0-C1,Backend_Bound.Core_Bound,11.68,% Slots,,,0.00,5.27,
57.881608007,S0-C1,Retiring.Microcode_Sequencer,5.85,% Slots,,idq.ms_uops,0.00,5.27,
57.881608007,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.47,% Clocks,,,0.00,5.27,
57.881608007,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
57.881608007,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.91,% Clocks,,idq.ms_switches,0.00,5.27,
57.881608007,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
57.881608007,S0-C1-T0,Backend_Bound.Memory_Bound.L2_Bound,5.80,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.27,
57.881608007,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,16.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
57.881608007,S0-C1-T0,Backend_Bound.Memory_Bound.Store_Bound,23.12,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.27,
57.881608007,S0-C1-T0,MUX,5.13,%,,,0.00,100.0,
57.881608007,S0-C2,Frontend_Bound,33.01,% Slots,,,0.00,5.26,
57.881608007,S0-C2,Backend_Bound,45.11,% Slots,,,0.00,5.26,
57.881608007,S0-C2,Retiring,18.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
57.881608007,S0-C2,Frontend_Bound.Frontend_Latency,26.79,% Slots,,rs_events.empty_end,0.00,5.26,
57.881608007,S0-C2,Backend_Bound.Memory_Bound,39.72,% Slots,,,0.00,5.26,
57.881608007,S0-C2,Retiring.Microcode_Sequencer,5.52,% Slots,,idq.ms_uops,0.00,5.26,
57.881608007,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.63,% Clocks,,,0.00,5.27,
57.881608007,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
57.881608007,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.10,% Clocks,,idq.ms_switches,0.00,5.27,
57.881608007,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
57.881608007,S0-C2-T0,Backend_Bound.Memory_Bound.L2_Bound,5.98,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.27,
57.881608007,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,18.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
57.881608007,S0-C2-T0,Backend_Bound.Memory_Bound.Store_Bound,23.64,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.27,<==
57.881608007,S0-C2-T0,MUX,5.13,%,,,0.00,100.0,
57.881608007,S0-C3,Frontend_Bound,38.01,% Slots,,,0.00,5.27,
57.881608007,S0-C3,Backend_Bound,45.52,% Slots,,,0.00,5.27,
57.881608007,S0-C3,Retiring,12.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
57.881608007,S0-C3,Frontend_Bound.Frontend_Latency,32.24,% Slots,,rs_events.empty_end,0.00,5.27,
57.881608007,S0-C3,Backend_Bound.Memory_Bound,37.92,% Slots,,,0.00,5.26,
57.881608007,S0-C3,Retiring.Microcode_Sequencer,5.04,% Slots,,idq.ms_uops,0.00,5.26,
57.881608007,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,18.18,% Clocks,,,0.00,5.27,
57.881608007,S0-C3-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.68,% Clocks,,itlb_misses.walk_completed,0.00,5.27,
57.881608007,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
57.881608007,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.34,% Clocks,,idq.ms_switches,0.00,5.27,
57.881608007,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
57.881608007,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,23.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,<==
57.881608007,S0-C3-T0,MUX,5.12,%,,,0.00,100.0,
57.881608007,S0-C4,Frontend_Bound,34.11,% Slots,,,0.00,5.27,
57.881608007,S0-C4,Backend_Bound,44.49,% Slots,,,0.00,5.27,
57.881608007,S0-C4,Retiring,18.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
57.881608007,S0-C4,Frontend_Bound.Frontend_Latency,29.87,% Slots,,rs_events.empty_end,0.00,5.27,
57.881608007,S0-C4,Backend_Bound.Memory_Bound,42.57,% Slots,,,0.00,5.27,<==
57.881608007,S0-C4,Retiring.Microcode_Sequencer,6.30,% Slots,,idq.ms_uops,0.00,5.26,
57.881608007,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.51,% Clocks,,,0.00,5.27,
57.881608007,S0-C4-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.12,% Clocks,,itlb_misses.walk_completed,0.00,5.27,
57.881608007,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
57.881608007,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.65,% Clocks,,idq.ms_switches,0.00,5.27,
57.881608007,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
57.881608007,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,18.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
57.881608007,S0-C4-T0,MUX,5.12,%,,,0.00,100.0,
57.881608007,S0-C5,Frontend_Bound,34.75,% Slots,,,0.00,5.27,
57.881608007,S0-C5,Backend_Bound,47.84,% Slots,,,0.00,5.27,
57.881608007,S0-C5,Retiring,15.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
57.881608007,S0-C5,Frontend_Bound.Frontend_Latency,24.36,% Slots,,rs_events.empty_end,0.00,5.26,
57.881608007,S0-C5,Backend_Bound.Memory_Bound,40.58,% Slots,,,0.00,5.26,
57.881608007,S0-C5,Retiring.Microcode_Sequencer,5.60,% Slots,,idq.ms_uops,0.00,5.26,
57.881608007,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.94,% Clocks,,,0.00,5.27,
57.881608007,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
57.881608007,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.73,% Clocks,,idq.ms_switches,0.00,5.27,
57.881608007,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
57.881608007,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,18.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,<==
57.881608007,S0-C5-T0,MUX,5.13,%,,,0.00,100.0,
57.881608007,S0-C6,Frontend_Bound,30.20,% Slots,,,0.00,5.27,
57.881608007,S0-C6,Backend_Bound,47.29,% Slots,,,0.00,5.27,
57.881608007,S0-C6,Retiring,17.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
57.881608007,S0-C6,Frontend_Bound.Frontend_Latency,32.09,% Slots,,rs_events.empty_end,0.00,5.27,
57.881608007,S0-C6,Backend_Bound.Memory_Bound,33.37,% Slots,,,0.00,5.27,<==
57.881608007,S0-C6,Backend_Bound.Core_Bound,13.92,% Slots,,,0.00,5.27,
57.881608007,S0-C6,Retiring.Microcode_Sequencer,6.40,% Slots,,idq.ms_uops,0.00,5.26,
57.881608007,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.49,% Clocks,,,0.00,5.27,
57.881608007,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
57.881608007,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.03,% Clocks,,idq.ms_switches,0.00,5.27,
57.881608007,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
57.881608007,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,15.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
57.881608007,S0-C6-T0,MUX,5.13,%,,,0.00,100.0,
57.881608007,S0-C7,Frontend_Bound,29.17,% Slots,,,0.00,5.27,
57.881608007,S0-C7,Backend_Bound,49.44,% Slots,,,0.00,5.27,
57.881608007,S0-C7,Retiring,19.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
57.881608007,S0-C7,Frontend_Bound.Frontend_Latency,24.06,% Slots,,rs_events.empty_end,0.00,5.27,
57.881608007,S0-C7,Backend_Bound.Memory_Bound,39.77,% Slots,,,0.00,5.27,<==
57.881608007,S0-C7,Retiring.Microcode_Sequencer,6.25,% Slots,,idq.ms_uops,0.00,5.26,
57.881608007,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.72,% Clocks,,,0.00,5.27,
57.881608007,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
57.881608007,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.68,% Clocks,,idq.ms_switches,0.00,5.27,
57.881608007,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
57.881608007,S0-C7-T0,Backend_Bound.Memory_Bound.L2_Bound,5.88,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.28,
57.881608007,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,19.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
57.881608007,S0-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,23.28,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.27,
57.881608007,S0-C7-T0,MUX,5.12,%,,,0.00,100.0,
57.881608007,S1-C0,Frontend_Bound,38.29,% Slots,,,0.00,5.27,
57.881608007,S1-C0,Backend_Bound,12.23,% Slots,,,0.00,5.27,
57.881608007,S1-C0,Frontend_Bound.Frontend_Latency,21.95,% Slots,,rs_events.empty_end,0.00,5.27,<==
57.881608007,S1-C0,Frontend_Bound.Frontend_Bandwidth,15.48,% Slots,,,0.00,5.27,
57.881608007,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.70,% Clocks,,,0.00,5.27,
57.881608007,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
57.881608007,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.28,% Core_Clocks,,,0.00,5.27,
57.881608007,S1-C0-T0,MUX,5.13,%,,,0.00,100.0,
57.881608007,S1-C1,Frontend_Bound,40.74,% Slots,,,0.00,5.27,
57.881608007,S1-C1,Backend_Bound,36.94,% Slots,,,0.00,5.27,
57.881608007,S1-C1,Retiring,7.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
57.881608007,S1-C1,Frontend_Bound.Frontend_Latency,28.14,% Slots,,rs_events.empty_end,0.00,5.27,<==
57.881608007,S1-C1,Backend_Bound.Core_Bound,81.39,% Slots,,,0.00,5.27,
57.881608007,S1-C1,Retiring.Microcode_Sequencer,5.03,% Slots,,idq.ms_uops,0.00,5.27,
57.881608007,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.65,% Clocks,,,0.00,5.27,
57.881608007,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
57.881608007,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.62,% Clocks,,idq.ms_switches,0.00,5.27,
57.881608007,S1-C1-T0,MUX,5.13,%,,,0.00,100.0,
57.881608007,S1-C2,Frontend_Bound,35.88,% Slots,,,0.00,5.27,
57.881608007,S1-C2,Backend_Bound,39.97,% Slots,,,0.00,5.27,
57.881608007,S1-C2,Retiring,26.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
57.881608007,S1-C2,Frontend_Bound.Frontend_Latency,81.52,% Slots,,rs_events.empty_end,0.00,5.27,
57.881608007,S1-C2,Backend_Bound.Core_Bound,49.85,% Slots,,,0.00,5.27,<==
57.881608007,S1-C2,Retiring.Microcode_Sequencer,11.73,% Slots,,idq.ms_uops,0.00,5.26,
57.881608007,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.02,% Clocks,,,0.00,5.27,
57.881608007,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
57.881608007,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.24,% Clocks,,idq.ms_switches,0.00,5.27,
57.881608007,S1-C2-T0,MUX,5.13,%,,,0.00,100.0,
57.881608007,S1-C3,Frontend_Bound,32.82,% Slots,,,0.00,5.27,
57.881608007,S1-C3,Backend_Bound,43.80,% Slots,,,0.00,5.27,
57.881608007,S1-C3,Retiring,26.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
57.881608007,S1-C3,Backend_Bound.Core_Bound,47.87,% Slots,,,0.00,5.27,<==
57.881608007,S1-C3,Retiring.Microcode_Sequencer,11.53,% Slots,,idq.ms_uops,0.00,5.27,
57.881608007,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.49,% Clocks,,,0.00,5.27,
57.881608007,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
57.881608007,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.84,% Clocks,,idq.ms_switches,0.00,5.27,
57.881608007,S1-C3-T0,MUX,5.12,%,,,0.00,100.0,
57.881608007,S1-C4,Frontend_Bound,34.34,% Slots,,,0.00,5.26,
57.881608007,S1-C4,Backend_Bound,43.08,% Slots,,,0.00,5.26,
57.881608007,S1-C4,Retiring,8.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
57.881608007,S1-C4,Frontend_Bound.Frontend_Latency,28.36,% Slots,,rs_events.empty_end,0.00,5.26,
57.881608007,S1-C4,Backend_Bound.Core_Bound,66.44,% Slots,,,0.00,5.26,<==
57.881608007,S1-C4,Retiring.Microcode_Sequencer,5.33,% Slots,,idq.ms_uops,0.00,5.27,
57.881608007,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.88,% Clocks,,,0.00,5.27,
57.881608007,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
57.881608007,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.14,% Clocks,,idq.ms_switches,0.00,5.27,
57.881608007,S1-C4-T0,MUX,5.12,%,,,0.00,100.0,
57.881608007,S1-C5,Frontend_Bound,33.08,% Slots,,,0.00,5.27,
57.881608007,S1-C5,Backend_Bound,42.31,% Slots,,,0.00,5.27,
57.881608007,S1-C5,Retiring,28.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
57.881608007,S1-C5,Frontend_Bound.Frontend_Latency,94.16,% Slots,,rs_events.empty_end,0.00,5.27,
57.881608007,S1-C5,Backend_Bound.Core_Bound,49.24,% Slots,,,0.00,5.27,<==
57.881608007,S1-C5,Retiring.Microcode_Sequencer,13.77,% Slots,,idq.ms_uops,0.00,5.27,
57.881608007,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.00,% Clocks,,,0.00,5.27,
57.881608007,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
57.881608007,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.43,% Clocks,,idq.ms_switches,0.00,5.27,
57.881608007,S1-C5-T0,MUX,5.12,%,,,0.00,100.0,
57.881608007,S1-C6,Frontend_Bound,34.00,% Slots,,,0.00,5.27,
57.881608007,S1-C6,Backend_Bound,42.00,% Slots,,,0.00,5.27,
57.881608007,S1-C6,Retiring,8.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
57.881608007,S1-C6,Frontend_Bound.Frontend_Latency,34.73,% Slots,,rs_events.empty_end,0.00,5.27,
57.881608007,S1-C6,Backend_Bound.Core_Bound,57.47,% Slots,,,0.00,5.27,<==
57.881608007,S1-C6,Retiring.Microcode_Sequencer,5.95,% Slots,,idq.ms_uops,0.00,5.27,
57.881608007,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.25,% Clocks,,,0.00,5.27,
57.881608007,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
57.881608007,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.75,% Clocks,,idq.ms_switches,0.00,5.27,
57.881608007,S1-C6-T0,MUX,5.12,%,,,0.00,100.0,
57.881608007,S1-C7,Frontend_Bound,33.13,% Slots,,,0.00,5.27,
57.881608007,S1-C7,Backend_Bound,43.43,% Slots,,,0.00,5.27,
57.881608007,S1-C7,Retiring,28.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
57.881608007,S1-C7,Frontend_Bound.Frontend_Latency,43.40,% Slots,,rs_events.empty_end,0.00,5.27,
57.881608007,S1-C7,Backend_Bound.Core_Bound,53.38,% Slots,,,0.00,5.27,<==
57.881608007,S1-C7,Retiring.Microcode_Sequencer,12.24,% Slots,,idq.ms_uops,0.00,5.27,
57.881608007,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.96,% Clocks,,,0.00,5.27,
57.881608007,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
57.881608007,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.49,% Clocks,,idq.ms_switches,0.00,5.27,
57.881608007,S1-C7-T0,MUX,5.11,%,,,0.00,100.0,
57.881608007,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
57.881608007,S0-C1-T1,MUX,5.10,%,,,0.00,100.0,
57.881608007,S0-C2-T1,MUX,5.11,%,,,0.00,100.0,
57.881608007,S0-C3-T1,MUX,5.09,%,,,0.00,100.0,
57.881608007,S0-C4-T1,MUX,5.10,%,,,0.00,100.0,
57.881608007,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
57.881608007,S0-C6-T1,MUX,5.10,%,,,0.00,100.0,
57.881608007,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
57.881608007,S1-C0-T1,MUX,5.10,%,,,0.00,100.0,
57.881608007,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
57.881608007,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
57.881608007,S1-C3-T1,MUX,5.10,%,,,0.00,100.0,
57.881608007,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
57.881608007,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
57.881608007,S1-C6-T1,MUX,5.09,%,,,0.00,100.0,
57.881608007,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
59.400946347,S0-C0,Frontend_Bound,21.14,% Slots,,,0.00,5.27,
59.400946347,S0-C0,Backend_Bound,49.82,% Slots,,,0.00,5.27,
59.400946347,S0-C0,Retiring,27.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
59.400946347,S0-C0,Frontend_Bound.Frontend_Latency,19.08,% Slots,,rs_events.empty_end,0.00,5.27,
59.400946347,S0-C0,Backend_Bound.Memory_Bound,37.61,% Slots,,,0.00,5.24,<==
59.400946347,S0-C0,Backend_Bound.Core_Bound,12.21,% Slots,,,0.00,5.24,
59.400946347,S0-C0,Retiring.Microcode_Sequencer,6.36,% Slots,,idq.ms_uops,0.00,5.27,
59.400946347,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,15.40,% Clocks,,,0.00,5.28,
59.400946347,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
59.400946347,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.34,% Clocks,,idq.ms_switches,0.00,5.28,
59.400946347,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,16.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
59.400946347,S0-C0-T0,Backend_Bound.Memory_Bound.L2_Bound,8.51,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.28,
59.400946347,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,16.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
59.400946347,S0-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,20.47,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.27,
59.400946347,S0-C0-T0,MUX,5.17,%,,,0.00,100.0,
59.400946347,S0-C1,Frontend_Bound,35.35,% Slots,,,0.00,5.27,
59.400946347,S0-C1,Backend_Bound,46.55,% Slots,,,0.00,5.27,
59.400946347,S0-C1,Retiring,13.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
59.400946347,S0-C1,Frontend_Bound.Frontend_Latency,30.39,% Slots,,rs_events.empty_end,0.00,5.27,
59.400946347,S0-C1,Backend_Bound.Memory_Bound,33.94,% Slots,,,0.00,5.24,<==
59.400946347,S0-C1,Backend_Bound.Core_Bound,12.61,% Slots,,,0.00,5.24,
59.400946347,S0-C1,Retiring.Microcode_Sequencer,6.00,% Slots,,idq.ms_uops,0.00,5.27,
59.400946347,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.13,% Clocks,,,0.00,5.28,
59.400946347,S0-C1-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.35,% Clocks,,itlb_misses.walk_completed,0.00,5.27,
59.400946347,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
59.400946347,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.39,% Clocks,,idq.ms_switches,0.00,5.28,
59.400946347,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
59.400946347,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,16.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
59.400946347,S0-C1-T0,MUX,5.17,%,,,0.00,100.0,
59.400946347,S0-C2,Frontend_Bound,32.80,% Slots,,,0.00,5.27,
59.400946347,S0-C2,Backend_Bound,44.72,% Slots,,,0.00,5.27,
59.400946347,S0-C2,Retiring,18.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
59.400946347,S0-C2,Frontend_Bound.Frontend_Latency,31.87,% Slots,,rs_events.empty_end,0.00,5.27,
59.400946347,S0-C2,Backend_Bound.Memory_Bound,30.08,% Slots,,,0.00,5.24,
59.400946347,S0-C2,Backend_Bound.Core_Bound,14.64,% Slots,,,0.00,5.24,
59.400946347,S0-C2,Retiring.Microcode_Sequencer,6.26,% Slots,,idq.ms_uops,0.00,5.27,
59.400946347,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.77,% Clocks,,,0.00,5.27,
59.400946347,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
59.400946347,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.42,% Clocks,,idq.ms_switches,0.00,5.27,
59.400946347,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
59.400946347,S0-C2-T0,Backend_Bound.Memory_Bound.L2_Bound,5.43,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.27,
59.400946347,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,10.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
59.400946347,S0-C2-T0,Backend_Bound.Memory_Bound.Store_Bound,22.20,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.27,<==
59.400946347,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.65,% Clocks,,,0.00,5.26,
59.400946347,S0-C2-T0,MUX,5.17,%,,,0.00,100.0,
59.400946347,S0-C3,Frontend_Bound,37.33,% Slots,,,0.00,5.27,
59.400946347,S0-C3,Backend_Bound,31.54,% Slots,,,0.00,5.27,
59.400946347,S0-C3,Frontend_Bound.Frontend_Latency,29.79,% Slots,,rs_events.empty_end,0.00,5.27,<==
59.400946347,S0-C3,Backend_Bound.Memory_Bound,19.40,% Slots,,,0.00,5.25,
59.400946347,S0-C3,Backend_Bound.Core_Bound,12.14,% Slots,,,0.00,5.25,
59.400946347,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.74,% Clocks,,,0.00,5.28,
59.400946347,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
59.400946347,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
59.400946347,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,15.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
59.400946347,S0-C3-T0,MUX,5.17,%,,,0.00,100.0,
59.400946347,S0-C4,Frontend_Bound,39.49,% Slots,,,0.00,5.27,
59.400946347,S0-C4,Backend_Bound,39.68,% Slots,,,0.00,5.27,
59.400946347,S0-C4,Retiring,13.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
59.400946347,S0-C4,Frontend_Bound.Frontend_Latency,38.12,% Slots,,rs_events.empty_end,0.00,5.27,
59.400946347,S0-C4,Backend_Bound.Memory_Bound,13.69,% Slots,,,0.00,5.24,
59.400946347,S0-C4,Backend_Bound.Core_Bound,25.99,% Slots,,,0.00,5.24,
59.400946347,S0-C4,Retiring.Microcode_Sequencer,6.50,% Slots,,idq.ms_uops,0.00,5.27,
59.400946347,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.85,% Clocks,,,0.00,5.27,
59.400946347,S0-C4-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.28,% Clocks,,itlb_misses.walk_completed,0.00,5.27,
59.400946347,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
59.400946347,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.56,% Clocks,,idq.ms_switches,0.00,5.27,
59.400946347,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
59.400946347,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,13.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
59.400946347,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.51,% Clocks,,,0.00,5.26,<==
59.400946347,S0-C4-T0,MUX,5.17,%,,,0.00,100.0,
59.400946347,S0-C5,Frontend_Bound,36.57,% Slots,,,0.00,5.27,
59.400946347,S0-C5,Backend_Bound,40.70,% Slots,,,0.00,5.27,
59.400946347,S0-C5,Retiring,18.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
59.400946347,S0-C5,Frontend_Bound.Frontend_Latency,45.81,% Slots,,rs_events.empty_end,0.00,5.27,
59.400946347,S0-C5,Backend_Bound.Memory_Bound,23.03,% Slots,,,0.00,5.24,<==
59.400946347,S0-C5,Backend_Bound.Core_Bound,17.66,% Slots,,,0.00,5.24,
59.400946347,S0-C5,Retiring.Microcode_Sequencer,6.67,% Slots,,idq.ms_uops,0.00,5.27,
59.400946347,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.88,% Clocks,,,0.00,5.27,
59.400946347,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
59.400946347,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.16,% Clocks,,idq.ms_switches,0.00,5.27,
59.400946347,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
59.400946347,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,14.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
59.400946347,S0-C5-T0,MUX,5.17,%,,,0.00,100.0,
59.400946347,S0-C6,Frontend_Bound,32.15,% Slots,,,0.00,5.27,
59.400946347,S0-C6,Backend_Bound,48.56,% Slots,,,0.00,5.27,
59.400946347,S0-C6,Retiring,28.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
59.400946347,S0-C6,Frontend_Bound.Frontend_Latency,46.32,% Slots,,rs_events.empty_end,0.00,5.27,
59.400946347,S0-C6,Backend_Bound.Memory_Bound,36.45,% Slots,,,0.00,5.24,<==
59.400946347,S0-C6,Backend_Bound.Core_Bound,12.11,% Slots,,,0.00,5.24,
59.400946347,S0-C6,Retiring.Microcode_Sequencer,9.06,% Slots,,idq.ms_uops,0.00,5.27,
59.400946347,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.56,% Clocks,,,0.00,5.27,
59.400946347,S0-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.01,% Clocks,,itlb_misses.walk_completed,0.00,5.27,
59.400946347,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
59.400946347,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.71,% Clocks,,idq.ms_switches,0.00,5.27,
59.400946347,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
59.400946347,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,13.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
59.400946347,S0-C6-T0,MUX,5.18,%,,,0.00,100.0,
59.400946347,S0-C7,Frontend_Bound,31.06,% Slots,,,0.00,5.27,
59.400946347,S0-C7,Backend_Bound,44.35,% Slots,,,0.00,5.27,
59.400946347,S0-C7,Retiring,19.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
59.400946347,S0-C7,Frontend_Bound.Frontend_Latency,30.18,% Slots,,rs_events.empty_end,0.00,5.27,
59.400946347,S0-C7,Backend_Bound.Memory_Bound,33.54,% Slots,,,0.00,5.25,
59.400946347,S0-C7,Backend_Bound.Core_Bound,10.81,% Slots,,,0.00,5.25,
59.400946347,S0-C7,Retiring.Microcode_Sequencer,6.58,% Slots,,idq.ms_uops,0.00,5.27,
59.400946347,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.03,% Clocks,,,0.00,5.27,
59.400946347,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
59.400946347,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.31,% Clocks,,idq.ms_switches,0.00,5.27,
59.400946347,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
59.400946347,S0-C7-T0,Backend_Bound.Memory_Bound.L2_Bound,5.20,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.27,
59.400946347,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,14.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
59.400946347,S0-C7-T0,Backend_Bound.Memory_Bound.Store_Bound,20.01,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.27,<==
59.400946347,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.81,% Clocks,,,0.00,5.27,
59.400946347,S0-C7-T0,MUX,5.18,%,,,0.00,100.0,
59.400946347,S1-C0,Frontend_Bound,38.76,% Slots,,,0.00,5.27,
59.400946347,S1-C0,Backend_Bound,12.03,% Slots,,,0.00,5.27,
59.400946347,S1-C0,Frontend_Bound.Frontend_Latency,24.57,% Slots,,rs_events.empty_end,0.00,5.27,<==
59.400946347,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.43,% Slots,,,0.00,5.27,
59.400946347,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.32,% Clocks,,,0.00,5.27,
59.400946347,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
59.400946347,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.79,% Core_Clocks,,,0.00,5.27,
59.400946347,S1-C0-T0,MUX,5.18,%,,,0.00,100.0,
59.400946347,S1-C1,Frontend_Bound,35.49,% Slots,,,0.00,5.27,
59.400946347,S1-C1,Backend_Bound,42.02,% Slots,,,0.00,5.27,
59.400946347,S1-C1,Retiring,15.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
59.400946347,S1-C1,Frontend_Bound.Frontend_Latency,64.18,% Slots,,rs_events.empty_end,0.00,5.27,
59.400946347,S1-C1,Backend_Bound.Memory_Bound,16.10,% Slots,,,0.00,5.25,
59.400946347,S1-C1,Backend_Bound.Core_Bound,25.92,% Slots,,,0.00,5.25,<==
59.400946347,S1-C1,Retiring.Microcode_Sequencer,7.99,% Slots,,idq.ms_uops,0.00,5.27,
59.400946347,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.92,% Clocks,,,0.00,5.27,
59.400946347,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.79,% Clocks,,idq.ms_switches,0.00,5.27,
59.400946347,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
59.400946347,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
59.400946347,S1-C1-T0,MUX,5.19,%,,,0.00,100.0,
59.400946347,S1-C2,Frontend_Bound,42.74,% Slots,,,0.00,5.27,
59.400946347,S1-C2,Backend_Bound,37.16,% Slots,,,0.00,5.27,
59.400946347,S1-C2,Retiring,16.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
59.400946347,S1-C2,Frontend_Bound.Frontend_Latency,66.90,% Slots,,rs_events.empty_end,0.00,5.27,<==
59.400946347,S1-C2,Frontend_Bound.Frontend_Bandwidth,23.31,% Slots,,,0.00,5.27,
59.400946347,S1-C2,Backend_Bound.Memory_Bound,20.25,% Slots,,,0.00,5.25,
59.400946347,S1-C2,Backend_Bound.Core_Bound,16.91,% Slots,,,0.00,5.25,
59.400946347,S1-C2,Retiring.Microcode_Sequencer,8.67,% Slots,,idq.ms_uops,0.00,5.27,
59.400946347,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.87,% Clocks,,,0.00,5.27,
59.400946347,S1-C2-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.41,% Clocks,,itlb_misses.walk_completed,0.00,5.27,
59.400946347,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
59.400946347,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.94,% Clocks,,idq.ms_switches,0.00,5.27,
59.400946347,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.94,% Core_Clocks,,,0.00,5.27,
59.400946347,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
59.400946347,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,13.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
59.400946347,S1-C2-T0,MUX,5.19,%,,,0.00,100.0,
59.400946347,S1-C3,Frontend_Bound,31.04,% Slots,,,0.00,5.27,
59.400946347,S1-C3,Backend_Bound,45.33,% Slots,,,0.00,5.27,
59.400946347,S1-C3,Retiring,16.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
59.400946347,S1-C3,Frontend_Bound.Frontend_Latency,46.42,% Slots,,rs_events.empty_end,0.00,5.27,
59.400946347,S1-C3,Frontend_Bound.Frontend_Bandwidth,11.65,% Slots,,,0.00,5.27,
59.400946347,S1-C3,Backend_Bound.Memory_Bound,33.38,% Slots,,,0.00,5.25,<==
59.400946347,S1-C3,Backend_Bound.Core_Bound,11.95,% Slots,,,0.00,5.25,
59.400946347,S1-C3,Retiring.Microcode_Sequencer,6.70,% Slots,,idq.ms_uops,0.00,5.27,
59.400946347,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.99,% Clocks,,,0.00,5.27,
59.400946347,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
59.400946347,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.22,% Clocks,,idq.ms_switches,0.00,5.27,
59.400946347,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.56,% Core_Clocks,,,0.00,5.27,
59.400946347,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
59.400946347,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,14.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
59.400946347,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.38,% Clocks,,,0.00,5.26,
59.400946347,S1-C3-T0,MUX,5.19,%,,,0.00,100.0,
59.400946347,S1-C4,Frontend_Bound,31.68,% Slots,,,0.00,5.27,
59.400946347,S1-C4,Backend_Bound,49.19,% Slots,,,0.00,5.27,
59.400946347,S1-C4,Retiring,9.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
59.400946347,S1-C4,Frontend_Bound.Frontend_Latency,37.09,% Slots,,rs_events.empty_end,0.00,5.27,
59.400946347,S1-C4,Frontend_Bound.Frontend_Bandwidth,23.39,% Slots,,,0.00,5.27,
59.400946347,S1-C4,Backend_Bound.Memory_Bound,28.38,% Slots,,,0.00,5.26,<==
59.400946347,S1-C4,Backend_Bound.Core_Bound,20.81,% Slots,,,0.00,5.26,
59.400946347,S1-C4,Retiring.Microcode_Sequencer,5.02,% Slots,,idq.ms_uops,0.00,5.27,
59.400946347,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.87,% Clocks,,,0.00,5.26,
59.400946347,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.81,% Clocks,,idq.ms_switches,0.00,5.26,
59.400946347,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.09,% Core_Clocks,,,0.00,5.27,
59.400946347,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
59.400946347,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,9.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
59.400946347,S1-C4-T0,MUX,5.19,%,,,0.00,100.0,
59.400946347,S1-C5,Frontend_Bound,30.06,% Slots,,,0.00,5.27,
59.400946347,S1-C5,Backend_Bound,49.19,% Slots,,,0.00,5.27,
59.400946347,S1-C5,Retiring,26.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
59.400946347,S1-C5,Frontend_Bound.Frontend_Latency,33.63,% Slots,,rs_events.empty_end,0.00,5.27,
59.400946347,S1-C5,Backend_Bound.Memory_Bound,29.68,% Slots,,,0.00,5.26,
59.400946347,S1-C5,Backend_Bound.Core_Bound,19.51,% Slots,,,0.00,5.26,
59.400946347,S1-C5,Retiring.Microcode_Sequencer,3.63,% Slots,,idq.ms_uops,0.00,5.27,
59.400946347,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.86,% Clocks,,,0.00,5.27,
59.400946347,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
59.400946347,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.29,% Clocks,,idq.ms_switches,0.00,5.27,
59.400946347,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
59.400946347,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,9.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
59.400946347,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.66,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.27,
59.400946347,S1-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,25.22,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.27,<==
59.400946347,S1-C5-T0,MUX,5.19,%,,,0.00,100.0,
59.400946347,S1-C6,Frontend_Bound,37.25,% Slots,,,0.00,5.27,
59.400946347,S1-C6,Backend_Bound,38.26,% Slots,,,0.00,5.27,
59.400946347,S1-C6,Retiring,18.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
59.400946347,S1-C6,Frontend_Bound.Frontend_Latency,29.39,% Slots,,rs_events.empty_end,0.00,5.27,
59.400946347,S1-C6,Backend_Bound.Core_Bound,28.77,% Slots,,,0.00,5.26,
59.400946347,S1-C6,Retiring.Microcode_Sequencer,14.84,% Slots,,idq.ms_uops,0.00,5.27,
59.400946347,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.50,% Clocks,,,0.00,5.27,
59.400946347,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.87,% Clocks,,idq.ms_switches,0.00,5.27,
59.400946347,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,57.49,% Clocks,,,0.00,5.27,<==
59.400946347,S1-C6-T0,MUX,5.19,%,,,0.00,100.0,
59.400946347,S1-C7,Frontend_Bound,34.88,% Slots,,,0.00,5.27,
59.400946347,S1-C7,Backend_Bound,41.17,% Slots,,,0.00,5.27,
59.400946347,S1-C7,Retiring,18.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
59.400946347,S1-C7,Frontend_Bound.Frontend_Latency,26.43,% Slots,,rs_events.empty_end,0.00,5.27,
59.400946347,S1-C7,Backend_Bound.Memory_Bound,11.47,% Slots,,,0.00,5.26,
59.400946347,S1-C7,Backend_Bound.Core_Bound,29.70,% Slots,,,0.00,5.26,
59.400946347,S1-C7,Retiring.Microcode_Sequencer,15.34,% Slots,,idq.ms_uops,0.00,5.27,
59.400946347,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.07,% Clocks,,,0.00,5.27,
59.400946347,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.53,% Clocks,,idq.ms_switches,0.00,5.27,
59.400946347,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.27,
59.400946347,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,54.25,% Clocks,,,0.00,5.27,<==
59.400946347,S1-C7-T0,MUX,5.19,%,,,0.00,100.0,
59.400946347,S0-C0-T1,MUX,5.19,%,,,0.00,100.0,
59.400946347,S0-C1-T1,MUX,5.19,%,,,0.00,100.0,
59.400946347,S0-C2-T1,MUX,5.20,%,,,0.00,100.0,
59.400946347,S0-C3-T1,MUX,5.20,%,,,0.00,100.0,
59.400946347,S0-C4-T1,MUX,5.20,%,,,0.00,100.0,
59.400946347,S0-C5-T1,MUX,5.20,%,,,0.00,100.0,
59.400946347,S0-C6-T1,MUX,5.21,%,,,0.00,100.0,
59.400946347,S0-C7-T1,MUX,5.20,%,,,0.00,100.0,
59.400946347,S1-C0-T1,MUX,5.21,%,,,0.00,100.0,
59.400946347,S1-C1-T1,MUX,5.21,%,,,0.00,100.0,
59.400946347,S1-C2-T1,MUX,5.22,%,,,0.00,100.0,
59.400946347,S1-C3-T1,MUX,5.22,%,,,0.00,100.0,
59.400946347,S1-C4-T1,MUX,5.22,%,,,0.00,100.0,
59.400946347,S1-C5-T1,MUX,5.22,%,,,0.00,100.0,
59.400946347,S1-C6-T1,MUX,5.22,%,,,0.00,100.0,
59.400946347,S1-C7-T1,MUX,5.22,%,,,0.00,100.0,
60.925527926,S0-C0,Backend_Bound,55.48,% Slots,,,0.00,5.25,<==
60.925527926,S0-C0,Retiring,28.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
60.925527926,S0-C0,Backend_Bound.Memory_Bound,29.04,% Slots,,,0.00,5.25,
60.925527926,S0-C0,Backend_Bound.Core_Bound,26.43,% Slots,,,0.00,5.25,
60.925527926,S0-C0,Retiring.Microcode_Sequencer,6.41,% Slots,,idq.ms_uops,0.00,5.25,
60.925527926,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.58,% Clocks,,idq.ms_switches,0.00,5.25,
60.925527926,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
60.925527926,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
60.925527926,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,76.98,% Clocks,,,0.00,5.24,
60.925527926,S0-C0-T0,MUX,5.24,%,,,0.00,100.0,
60.925527926,S0-C1,Frontend_Bound,35.96,% Slots,,,0.00,5.25,
60.925527926,S0-C1,Backend_Bound,40.08,% Slots,,,0.00,5.25,
60.925527926,S0-C1,Retiring,17.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
60.925527926,S0-C1,Frontend_Bound.Frontend_Latency,36.08,% Slots,,rs_events.empty_end,0.00,5.25,
60.925527926,S0-C1,Backend_Bound.Memory_Bound,27.30,% Slots,,,0.00,5.25,
60.925527926,S0-C1,Backend_Bound.Core_Bound,12.78,% Slots,,,0.00,5.25,
60.925527926,S0-C1,Retiring.Microcode_Sequencer,12.88,% Slots,,idq.ms_uops,0.00,5.25,
60.925527926,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.46,% Clocks,,,0.00,5.25,
60.925527926,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
60.925527926,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.59,% Clocks,,idq.ms_switches,0.00,5.25,
60.925527926,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,<==
60.925527926,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.51,% Clocks,,,0.00,5.25,
60.925527926,S0-C1-T0,MUX,5.24,%,,,0.00,100.0,
60.925527926,S0-C2,Frontend_Bound,34.78,% Slots,,,0.00,5.25,
60.925527926,S0-C2,Backend_Bound,40.04,% Slots,,,0.00,5.25,<==
60.925527926,S0-C2,Retiring,14.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
60.925527926,S0-C2,Frontend_Bound.Frontend_Latency,30.39,% Slots,,rs_events.empty_end,0.00,5.25,
60.925527926,S0-C2,Backend_Bound.Memory_Bound,21.89,% Slots,,,0.00,5.25,
60.925527926,S0-C2,Backend_Bound.Core_Bound,18.15,% Slots,,,0.00,5.25,
60.925527926,S0-C2,Retiring.Microcode_Sequencer,9.03,% Slots,,idq.ms_uops,0.00,5.25,
60.925527926,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.83,% Clocks,,,0.00,5.25,
60.925527926,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
60.925527926,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.98,% Clocks,,idq.ms_switches,0.00,5.25,
60.925527926,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
60.925527926,S0-C2-T0,MUX,5.24,%,,,0.00,100.0,
60.925527926,S0-C3,Frontend_Bound,38.10,% Slots,,,0.00,5.25,
60.925527926,S0-C3,Backend_Bound,43.50,% Slots,,,0.00,5.25,<==
60.925527926,S0-C3,Retiring,18.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
60.925527926,S0-C3,Frontend_Bound.Frontend_Latency,34.91,% Slots,,rs_events.empty_end,0.00,5.25,
60.925527926,S0-C3,Backend_Bound.Memory_Bound,23.02,% Slots,,,0.00,5.25,
60.925527926,S0-C3,Backend_Bound.Core_Bound,20.48,% Slots,,,0.00,5.25,
60.925527926,S0-C3,Retiring.Microcode_Sequencer,7.29,% Slots,,idq.ms_uops,0.00,5.25,
60.925527926,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.68,% Clocks,,,0.00,5.25,
60.925527926,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
60.925527926,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.93,% Clocks,,idq.ms_switches,0.00,5.25,
60.925527926,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
60.925527926,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
60.925527926,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,88.94,% Clocks,,,0.00,5.24,
60.925527926,S0-C3-T0,MUX,5.24,%,,,0.00,100.0,
60.925527926,S0-C4,Frontend_Bound,27.22,% Slots,,,0.00,5.25,
60.925527926,S0-C4,Backend_Bound,48.20,% Slots,,,0.00,5.25,
60.925527926,S0-C4,Retiring,21.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
60.925527926,S0-C4,Frontend_Bound.Frontend_Latency,21.10,% Slots,,rs_events.empty_end,0.00,5.25,
60.925527926,S0-C4,Backend_Bound.Memory_Bound,33.15,% Slots,,,0.00,5.25,
60.925527926,S0-C4,Backend_Bound.Core_Bound,15.05,% Slots,,,0.00,5.25,
60.925527926,S0-C4,Retiring.Microcode_Sequencer,6.75,% Slots,,idq.ms_uops,0.00,5.25,
60.925527926,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.24,% Clocks,,,0.00,5.25,
60.925527926,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
60.925527926,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.04,% Clocks,,idq.ms_switches,0.00,5.25,
60.925527926,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
60.925527926,S0-C4-T0,Backend_Bound.Memory_Bound.L2_Bound,5.09,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.25,
60.925527926,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,15.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
60.925527926,S0-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,24.66,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.25,<==
60.925527926,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.60,% Clocks,,,0.00,5.24,
60.925527926,S0-C4-T0,MUX,5.24,%,,,0.00,100.0,
60.925527926,S0-C5,Frontend_Bound,36.15,% Slots,,,0.00,5.25,
60.925527926,S0-C5,Backend_Bound,42.18,% Slots,,,0.00,5.25,
60.925527926,S0-C5,Retiring,17.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
60.925527926,S0-C5,Frontend_Bound.Frontend_Latency,33.05,% Slots,,rs_events.empty_end,0.00,5.25,
60.925527926,S0-C5,Backend_Bound.Memory_Bound,33.11,% Slots,,,0.00,5.25,<==
60.925527926,S0-C5,Retiring.Microcode_Sequencer,7.05,% Slots,,idq.ms_uops,0.00,5.25,
60.925527926,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.74,% Clocks,,,0.00,5.25,
60.925527926,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
60.925527926,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.27,% Clocks,,idq.ms_switches,0.00,5.25,
60.925527926,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
60.925527926,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,13.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
60.925527926,S0-C5-T0,MUX,5.24,%,,,0.00,100.0,
60.925527926,S0-C6,Frontend_Bound,39.76,% Slots,,,0.00,5.25,
60.925527926,S0-C6,Backend_Bound,40.59,% Slots,,,0.00,5.25,
60.925527926,S0-C6,Retiring,20.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
60.925527926,S0-C6,Frontend_Bound.Frontend_Latency,31.82,% Slots,,rs_events.empty_end,0.00,5.25,
60.925527926,S0-C6,Backend_Bound.Memory_Bound,23.39,% Slots,,,0.00,5.25,
60.925527926,S0-C6,Backend_Bound.Core_Bound,17.20,% Slots,,,0.00,5.25,
60.925527926,S0-C6,Retiring.Microcode_Sequencer,7.86,% Slots,,idq.ms_uops,0.00,5.25,
60.925527926,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.68,% Clocks,,,0.00,5.25,
60.925527926,S0-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.51,% Clocks,,itlb_misses.walk_completed,0.00,5.24,
60.925527926,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
60.925527926,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.59,% Clocks,,idq.ms_switches,0.00,5.25,
60.925527926,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
60.925527926,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,16.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,<==
60.925527926,S0-C6-T0,MUX,5.24,%,,,0.00,100.0,
60.925527926,S0-C7,Frontend_Bound,35.69,% Slots,,,0.00,5.25,
60.925527926,S0-C7,Backend_Bound,45.45,% Slots,,,0.00,5.25,
60.925527926,S0-C7,Retiring,16.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
60.925527926,S0-C7,Frontend_Bound.Frontend_Latency,29.87,% Slots,,rs_events.empty_end,0.00,5.25,
60.925527926,S0-C7,Backend_Bound.Memory_Bound,28.96,% Slots,,,0.00,5.25,<==
60.925527926,S0-C7,Backend_Bound.Core_Bound,16.49,% Slots,,,0.00,5.25,
60.925527926,S0-C7,Retiring.Microcode_Sequencer,7.31,% Slots,,idq.ms_uops,0.00,5.25,
60.925527926,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.40,% Clocks,,,0.00,5.25,
60.925527926,S0-C7-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.20,% Clocks,,itlb_misses.walk_completed,0.00,5.25,
60.925527926,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
60.925527926,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.47,% Clocks,,idq.ms_switches,0.00,5.25,
60.925527926,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
60.925527926,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,13.94,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
60.925527926,S0-C7-T0,MUX,5.24,%,,,0.00,100.0,
60.925527926,S1-C0,Frontend_Bound,37.68,% Slots,,,0.00,5.25,
60.925527926,S1-C0,Backend_Bound,15.90,% Slots,,,0.00,5.25,
60.925527926,S1-C0,Frontend_Bound.Frontend_Latency,22.15,% Slots,,rs_events.empty_end,0.00,5.25,<==
60.925527926,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.20,% Slots,,,0.00,5.25,
60.925527926,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.11,% Clocks,,,0.00,5.25,
60.925527926,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
60.925527926,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,70.97,% Core_Clocks,,,0.00,5.26,
60.925527926,S1-C0-T0,MUX,5.24,%,,,0.00,100.0,
60.925527926,S1-C1,Frontend_Bound,29.74,% Slots,,,0.00,5.25,
60.925527926,S1-C1,Backend_Bound,46.47,% Slots,,,0.00,5.25,
60.925527926,S1-C1,Retiring,19.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
60.925527926,S1-C1,Frontend_Bound.Frontend_Latency,26.17,% Slots,,rs_events.empty_end,0.00,5.25,
60.925527926,S1-C1,Frontend_Bound.Frontend_Bandwidth,17.94,% Slots,,,0.00,5.25,
60.925527926,S1-C1,Backend_Bound.Memory_Bound,30.22,% Slots,,,0.00,5.24,
60.925527926,S1-C1,Backend_Bound.Core_Bound,16.25,% Slots,,,0.00,5.24,
60.925527926,S1-C1,Retiring.Microcode_Sequencer,6.86,% Slots,,idq.ms_uops,0.00,5.25,
60.925527926,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.06,% Clocks,,,0.00,5.25,
60.925527926,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
60.925527926,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.76,% Clocks,,idq.ms_switches,0.00,5.25,
60.925527926,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,41.58,% Core_Clocks,,,0.00,5.25,
60.925527926,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,<==
60.925527926,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
60.925527926,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.19,% Clocks,,,0.00,5.24,
60.925527926,S1-C1-T0,MUX,5.24,%,,,0.00,100.0,
60.925527926,S1-C2,Frontend_Bound,38.24,% Slots,,,0.00,5.25,
60.925527926,S1-C2,Backend_Bound,38.76,% Slots,,,0.00,5.25,
60.925527926,S1-C2,Retiring,15.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
60.925527926,S1-C2,Frontend_Bound.Frontend_Latency,33.44,% Slots,,rs_events.empty_end,0.00,5.25,
60.925527926,S1-C2,Backend_Bound.Core_Bound,29.71,% Slots,,,0.00,5.25,<==
60.925527926,S1-C2,Retiring.Microcode_Sequencer,10.45,% Slots,,idq.ms_uops,0.00,5.25,
60.925527926,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.40,% Clocks,,,0.00,5.25,
60.925527926,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
60.925527926,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.64,% Clocks,,idq.ms_switches,0.00,5.25,
60.925527926,S1-C2-T0,MUX,5.24,%,,,0.00,100.0,
60.925527926,S1-C3,Frontend_Bound,27.80,% Slots,,,0.00,5.25,
60.925527926,S1-C3,Backend_Bound,45.65,% Slots,,,0.00,5.25,<==
60.925527926,S1-C3,Retiring,21.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
60.925527926,S1-C3,Frontend_Bound.Frontend_Latency,22.07,% Slots,,rs_events.empty_end,0.00,5.25,
60.925527926,S1-C3,Backend_Bound.Memory_Bound,21.71,% Slots,,,0.00,5.25,
60.925527926,S1-C3,Backend_Bound.Core_Bound,23.94,% Slots,,,0.00,5.25,
60.925527926,S1-C3,Retiring.Microcode_Sequencer,6.87,% Slots,,idq.ms_uops,0.00,5.25,
60.925527926,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.10,% Clocks,,,0.00,5.25,
60.925527926,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
60.925527926,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.78,% Clocks,,idq.ms_switches,0.00,5.25,
60.925527926,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
60.925527926,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,9.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
60.925527926,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.88,% Clocks,,,0.00,5.25,
60.925527926,S1-C3-T0,MUX,5.24,%,,,0.00,100.0,
60.925527926,S1-C4,Frontend_Bound,32.60,% Slots,,,0.00,5.25,
60.925527926,S1-C4,Backend_Bound,43.84,% Slots,,,0.00,5.25,<==
60.925527926,S1-C4,Retiring,18.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
60.925527926,S1-C4,Frontend_Bound.Frontend_Latency,27.32,% Slots,,rs_events.empty_end,0.00,5.25,
60.925527926,S1-C4,Backend_Bound.Memory_Bound,20.50,% Slots,,,0.00,5.24,
60.925527926,S1-C4,Backend_Bound.Core_Bound,23.35,% Slots,,,0.00,5.24,
60.925527926,S1-C4,Retiring.Microcode_Sequencer,6.43,% Slots,,idq.ms_uops,0.00,5.25,
60.925527926,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.70,% Clocks,,,0.00,5.26,
60.925527926,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
60.925527926,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.40,% Clocks,,idq.ms_switches,0.00,5.26,
60.925527926,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
60.925527926,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,12.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
60.925527926,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.65,% Clocks,,,0.00,5.24,
60.925527926,S1-C4-T0,MUX,5.24,%,,,0.00,100.0,
60.925527926,S1-C5,Frontend_Bound,32.32,% Slots,,,0.00,5.25,
60.925527926,S1-C5,Backend_Bound,44.46,% Slots,,,0.00,5.25,<==
60.925527926,S1-C5,Retiring,18.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
60.925527926,S1-C5,Frontend_Bound.Frontend_Latency,25.23,% Slots,,rs_events.empty_end,0.00,5.25,
60.925527926,S1-C5,Frontend_Bound.Frontend_Bandwidth,10.75,% Slots,,,0.00,5.25,
60.925527926,S1-C5,Backend_Bound.Memory_Bound,24.70,% Slots,,,0.00,5.25,
60.925527926,S1-C5,Backend_Bound.Core_Bound,19.75,% Slots,,,0.00,5.25,
60.925527926,S1-C5,Retiring.Microcode_Sequencer,6.01,% Slots,,idq.ms_uops,0.00,5.25,
60.925527926,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.12,% Clocks,,,0.00,5.26,
60.925527926,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
60.925527926,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.91,% Clocks,,idq.ms_switches,0.00,5.26,
60.925527926,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,41.00,% Core_Clocks,,,0.00,5.26,
60.925527926,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
60.925527926,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,12.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
60.925527926,S1-C5-T0,MUX,5.24,%,,,0.00,100.0,
60.925527926,S1-C6,Frontend_Bound,38.18,% Slots,,,0.00,5.25,
60.925527926,S1-C6,Backend_Bound,42.69,% Slots,,,0.00,5.25,
60.925527926,S1-C6,Retiring,13.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
60.925527926,S1-C6,Frontend_Bound.Frontend_Latency,31.01,% Slots,,rs_events.empty_end,0.00,5.25,
60.925527926,S1-C6,Frontend_Bound.Frontend_Bandwidth,10.43,% Slots,,,0.00,5.25,
60.925527926,S1-C6,Backend_Bound.Memory_Bound,24.51,% Slots,,,0.00,5.24,<==
60.925527926,S1-C6,Backend_Bound.Core_Bound,18.17,% Slots,,,0.00,5.24,
60.925527926,S1-C6,Retiring.Microcode_Sequencer,5.95,% Slots,,idq.ms_uops,0.00,5.25,
60.925527926,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.43,% Clocks,,,0.00,5.25,
60.925527926,S1-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.26,% Clocks,,itlb_misses.walk_completed,0.00,5.25,
60.925527926,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
60.925527926,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.04,% Clocks,,idq.ms_switches,0.00,5.25,
60.925527926,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.04,% Core_Clocks,,,0.00,5.25,
60.925527926,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
60.925527926,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
60.925527926,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.71,% Clocks,,,0.00,5.25,
60.925527926,S1-C6-T0,MUX,5.24,%,,,0.00,100.0,
60.925527926,S1-C7,Frontend_Bound,34.73,% Slots,,,0.00,5.25,
60.925527926,S1-C7,Backend_Bound,47.04,% Slots,,,0.00,5.25,
60.925527926,S1-C7,Retiring,13.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
60.925527926,S1-C7,Frontend_Bound.Frontend_Latency,27.22,% Slots,,rs_events.empty_end,0.00,5.25,
60.925527926,S1-C7,Frontend_Bound.Frontend_Bandwidth,12.57,% Slots,,,0.00,5.25,
60.925527926,S1-C7,Backend_Bound.Memory_Bound,27.57,% Slots,,,0.00,5.25,<==
60.925527926,S1-C7,Backend_Bound.Core_Bound,19.47,% Slots,,,0.00,5.25,
60.925527926,S1-C7,Retiring.Microcode_Sequencer,6.03,% Slots,,idq.ms_uops,0.00,5.25,
60.925527926,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.91,% Clocks,,,0.00,5.25,
60.925527926,S1-C7-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.20,% Clocks,,itlb_misses.walk_completed,0.00,5.25,
60.925527926,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
60.925527926,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.00,% Clocks,,idq.ms_switches,0.00,5.25,
60.925527926,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.19,% Core_Clocks,,,0.00,5.25,
60.925527926,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
60.925527926,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
60.925527926,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.63,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,
60.925527926,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.63,% Clocks,,,0.00,5.24,
60.925527926,S1-C7-T0,MUX,5.24,%,,,0.00,100.0,
60.925527926,S0-C0-T1,MUX,5.24,%,,,0.00,100.0,
60.925527926,S0-C1-T1,MUX,5.24,%,,,0.00,100.0,
60.925527926,S0-C2-T1,MUX,5.24,%,,,0.00,100.0,
60.925527926,S0-C3-T1,MUX,5.24,%,,,0.00,100.0,
60.925527926,S0-C4-T1,MUX,5.24,%,,,0.00,100.0,
60.925527926,S0-C5-T1,MUX,5.24,%,,,0.00,100.0,
60.925527926,S0-C6-T1,MUX,5.24,%,,,0.00,100.0,
60.925527926,S0-C7-T1,MUX,5.24,%,,,0.00,100.0,
60.925527926,S1-C0-T1,MUX,5.24,%,,,0.00,100.0,
60.925527926,S1-C1-T1,MUX,5.24,%,,,0.00,100.0,
60.925527926,S1-C2-T1,MUX,5.24,%,,,0.00,100.0,
60.925527926,S1-C3-T1,MUX,5.24,%,,,0.00,100.0,
60.925527926,S1-C4-T1,MUX,5.24,%,,,0.00,100.0,
60.925527926,S1-C5-T1,MUX,5.24,%,,,0.00,100.0,
60.925527926,S1-C6-T1,MUX,5.24,%,,,0.00,100.0,
60.925527926,S1-C7-T1,MUX,5.24,%,,,0.00,100.0,
62.479129033,S0-C0,Backend_Bound,52.91,% Slots,,,0.00,5.15,
62.479129033,S0-C0,Retiring,24.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.41,
62.479129033,S0-C0,Backend_Bound.Memory_Bound,34.78,% Slots,,,0.00,5.14,
62.479129033,S0-C0,Backend_Bound.Core_Bound,18.13,% Slots,,,0.00,5.14,
62.479129033,S0-C0,Retiring.Microcode_Sequencer,9.66,% Slots,,idq.ms_uops,0.00,5.41,
62.479129033,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.28,% Clocks,,idq.ms_switches,0.00,5.39,
62.479129033,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,<==
62.479129033,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.67,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
62.479129033,S0-C0-T0,MUX,5.14,%,,,0.00,100.0,
62.479129033,S0-C1,Frontend_Bound,33.83,% Slots,,,0.00,5.15,
62.479129033,S0-C1,Backend_Bound,18.37,% Slots,,,0.00,5.15,
62.479129033,S0-C1,Frontend_Bound.Frontend_Latency,18.68,% Slots,,rs_events.empty_end,0.00,5.14,<==
62.479129033,S0-C1,Frontend_Bound.Frontend_Bandwidth,12.38,% Slots,,,0.00,5.15,
62.479129033,S0-C1,Backend_Bound.Core_Bound,11.92,% Slots,,,0.00,5.14,
62.479129033,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.33,% Clocks,,,0.00,5.4,
62.479129033,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
62.479129033,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.18,% Core_Clocks,,,0.00,5.14,
62.479129033,S0-C1-T0,MUX,5.14,%,,,0.00,100.0,
62.479129033,S0-C2,Frontend_Bound,28.18,% Slots,,,0.00,5.15,
62.479129033,S0-C2,Backend_Bound,48.35,% Slots,,,0.00,5.15,
62.479129033,S0-C2,Retiring,18.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.41,
62.479129033,S0-C2,Frontend_Bound.Frontend_Latency,28.90,% Slots,,rs_events.empty_end,0.00,5.14,
62.479129033,S0-C2,Backend_Bound.Memory_Bound,50.84,% Slots,,,0.00,5.14,
62.479129033,S0-C2,Retiring.Microcode_Sequencer,15.41,% Slots,,idq.ms_uops,0.00,5.41,
62.479129033,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.03,% Clocks,,,0.00,5.39,
62.479129033,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
62.479129033,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.88,% Clocks,,idq.ms_switches,0.00,5.39,
62.479129033,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,<==
62.479129033,S0-C2-T0,MUX,5.14,%,,,0.00,100.0,
62.479129033,S0-C3,Frontend_Bound,33.88,% Slots,,,0.00,5.15,
62.479129033,S0-C3,Backend_Bound,42.00,% Slots,,,0.00,5.15,<==
62.479129033,S0-C3,Retiring,16.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
62.479129033,S0-C3,Frontend_Bound.Frontend_Latency,44.00,% Slots,,rs_events.empty_end,0.00,5.14,
62.479129033,S0-C3,Backend_Bound.Memory_Bound,19.15,% Slots,,,0.00,5.14,
62.479129033,S0-C3,Backend_Bound.Core_Bound,22.86,% Slots,,,0.00,5.14,
62.479129033,S0-C3,Retiring.Microcode_Sequencer,13.45,% Slots,,idq.ms_uops,0.00,5.4,
62.479129033,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.48,% Clocks,,,0.00,5.39,
62.479129033,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
62.479129033,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.71,% Clocks,,idq.ms_switches,0.00,5.39,
62.479129033,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,
62.479129033,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
62.479129033,S0-C3-T0,MUX,5.14,%,,,0.00,100.0,
62.479129033,S0-C4,Frontend_Bound,36.52,% Slots,,,0.00,5.16,
62.479129033,S0-C4,Backend_Bound,39.99,% Slots,,,0.00,5.16,<==
62.479129033,S0-C4,Retiring,16.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.41,
62.479129033,S0-C4,Frontend_Bound.Frontend_Latency,52.99,% Slots,,rs_events.empty_end,0.00,5.13,
62.479129033,S0-C4,Backend_Bound.Memory_Bound,19.34,% Slots,,,0.00,5.13,
62.479129033,S0-C4,Backend_Bound.Core_Bound,20.65,% Slots,,,0.00,5.13,
62.479129033,S0-C4,Retiring.Microcode_Sequencer,12.84,% Slots,,idq.ms_uops,0.00,5.41,
62.479129033,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.30,% Clocks,,,0.00,5.39,
62.479129033,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
62.479129033,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.30,% Clocks,,idq.ms_switches,0.00,5.39,
62.479129033,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,
62.479129033,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.58,% Clocks,,,0.00,5.41,
62.479129033,S0-C4-T0,MUX,5.13,%,,,0.00,100.0,
62.479129033,S0-C5,Frontend_Bound,34.91,% Slots,,,0.00,5.15,
62.479129033,S0-C5,Backend_Bound,41.66,% Slots,,,0.00,5.15,
62.479129033,S0-C5,Retiring,15.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
62.479129033,S0-C5,Frontend_Bound.Frontend_Latency,34.10,% Slots,,rs_events.empty_end,0.00,5.14,
62.479129033,S0-C5,Backend_Bound.Memory_Bound,16.81,% Slots,,,0.00,5.14,
62.479129033,S0-C5,Backend_Bound.Core_Bound,24.85,% Slots,,,0.00,5.14,
62.479129033,S0-C5,Retiring.Microcode_Sequencer,11.66,% Slots,,idq.ms_uops,0.00,5.4,
62.479129033,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.74,% Clocks,,,0.00,5.4,
62.479129033,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
62.479129033,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.81,% Clocks,,idq.ms_switches,0.00,5.4,
62.479129033,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,
62.479129033,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
62.479129033,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.39,% Clocks,,,0.00,5.4,<==
62.479129033,S0-C5-T0,MUX,5.14,%,,,0.00,100.0,
62.479129033,S0-C6,Frontend_Bound,36.82,% Slots,,,0.00,5.15,
62.479129033,S0-C6,Backend_Bound,40.05,% Slots,,,0.00,5.15,<==
62.479129033,S0-C6,Retiring,18.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.41,
62.479129033,S0-C6,Frontend_Bound.Frontend_Latency,40.64,% Slots,,rs_events.empty_end,0.00,5.14,
62.479129033,S0-C6,Backend_Bound.Memory_Bound,17.79,% Slots,,,0.00,5.14,
62.479129033,S0-C6,Backend_Bound.Core_Bound,22.26,% Slots,,,0.00,5.14,
62.479129033,S0-C6,Retiring.Microcode_Sequencer,14.15,% Slots,,idq.ms_uops,0.00,5.41,
62.479129033,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.88,% Clocks,,,0.00,5.39,
62.479129033,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
62.479129033,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.66,% Clocks,,idq.ms_switches,0.00,5.39,
62.479129033,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,
62.479129033,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
62.479129033,S0-C6-T0,MUX,5.14,%,,,0.00,100.0,
62.479129033,S0-C7,Frontend_Bound,31.05,% Slots,,,0.00,5.15,
62.479129033,S0-C7,Backend_Bound,34.26,% Slots,,,0.00,5.15,<==
62.479129033,S0-C7,Retiring,9.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.41,
62.479129033,S0-C7,Frontend_Bound.Frontend_Latency,20.77,% Slots,,rs_events.empty_end,0.00,5.14,
62.479129033,S0-C7,Backend_Bound.Memory_Bound,18.53,% Slots,,,0.00,5.14,
62.479129033,S0-C7,Backend_Bound.Core_Bound,15.73,% Slots,,,0.00,5.14,
62.479129033,S0-C7,Retiring.Microcode_Sequencer,7.34,% Slots,,idq.ms_uops,0.00,5.41,
62.479129033,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.82,% Clocks,,,0.00,5.4,
62.479129033,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,
62.479129033,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.05,% Clocks,,idq.ms_switches,0.00,5.4,
62.479129033,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,
62.479129033,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
62.479129033,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.32,% Clocks,,,0.00,5.4,
62.479129033,S0-C7-T0,MUX,5.14,%,,,0.00,100.0,
62.479129033,S1-C0,Frontend_Bound,35.86,% Slots,,,0.00,5.15,
62.479129033,S1-C0,Backend_Bound,15.57,% Slots,,,0.00,5.15,
62.479129033,S1-C0,Frontend_Bound.Frontend_Latency,21.00,% Slots,,rs_events.empty_end,0.00,5.14,<==
62.479129033,S1-C0,Frontend_Bound.Frontend_Bandwidth,15.88,% Slots,,,0.00,5.15,
62.479129033,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.06,% Clocks,,,0.00,5.4,
62.479129033,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
62.479129033,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.92,% Core_Clocks,,,0.00,5.14,
62.479129033,S1-C0-T0,MUX,5.14,%,,,0.00,100.0,
62.479129033,S1-C1,Frontend_Bound,31.99,% Slots,,,0.00,5.15,
62.479129033,S1-C1,Backend_Bound,48.53,% Slots,,,0.00,5.15,
62.479129033,S1-C1,Retiring,15.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.41,
62.479129033,S1-C1,Frontend_Bound.Frontend_Latency,24.88,% Slots,,rs_events.empty_end,0.00,5.14,
62.479129033,S1-C1,Backend_Bound.Memory_Bound,16.97,% Slots,,,0.00,5.14,
62.479129033,S1-C1,Backend_Bound.Core_Bound,31.56,% Slots,,,0.00,5.14,
62.479129033,S1-C1,Retiring.Microcode_Sequencer,9.97,% Slots,,idq.ms_uops,0.00,5.41,
62.479129033,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.98,% Clocks,,,0.00,5.39,
62.479129033,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
62.479129033,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.34,% Clocks,,idq.ms_switches,0.00,5.39,
62.479129033,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,
62.479129033,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
62.479129033,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.63,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.16,
62.479129033,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.19,% Clocks,,,0.00,5.41,<==
62.479129033,S1-C1-T0,MUX,5.14,%,,,0.00,100.0,
62.479129033,S1-C2,Frontend_Bound,26.89,% Slots,,,0.00,5.15,
62.479129033,S1-C2,Backend_Bound,48.58,% Slots,,,0.00,5.15,
62.479129033,S1-C2,Retiring,18.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
62.479129033,S1-C2,Frontend_Bound.Frontend_Latency,18.29,% Slots,,rs_events.empty_end,0.00,5.14,
62.479129033,S1-C2,Frontend_Bound.Frontend_Bandwidth,46.62,% Slots,,,0.00,5.15,
62.479129033,S1-C2,Backend_Bound.Memory_Bound,17.41,% Slots,,,0.00,5.14,
62.479129033,S1-C2,Backend_Bound.Core_Bound,31.17,% Slots,,,0.00,5.14,
62.479129033,S1-C2,Retiring.Microcode_Sequencer,13.67,% Slots,,idq.ms_uops,0.00,5.4,
62.479129033,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.37,% Clocks,,,0.00,5.4,
62.479129033,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
62.479129033,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.02,% Clocks,,idq.ms_switches,0.00,5.4,
62.479129033,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,40.02,% Core_Clocks,,,0.00,5.15,
62.479129033,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,
62.479129033,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,13.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
62.479129033,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.59,% Clocks,,,0.00,5.4,<==
62.479129033,S1-C2-T0,MUX,5.14,%,,,0.00,100.0,
62.479129033,S1-C3,Frontend_Bound,30.82,% Slots,,,0.00,5.15,
62.479129033,S1-C3,Backend_Bound,49.93,% Slots,,,0.00,5.15,
62.479129033,S1-C3,Retiring,13.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.41,
62.479129033,S1-C3,Frontend_Bound.Frontend_Latency,27.03,% Slots,,rs_events.empty_end,0.00,5.14,
62.479129033,S1-C3,Backend_Bound.Memory_Bound,17.21,% Slots,,,0.00,5.14,
62.479129033,S1-C3,Backend_Bound.Core_Bound,32.72,% Slots,,,0.00,5.14,<==
62.479129033,S1-C3,Retiring.Microcode_Sequencer,9.78,% Slots,,idq.ms_uops,0.00,5.41,
62.479129033,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.34,% Clocks,,,0.00,5.4,
62.479129033,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
62.479129033,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.36,% Clocks,,idq.ms_switches,0.00,5.4,
62.479129033,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,
62.479129033,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
62.479129033,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.57,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.15,
62.479129033,S1-C3-T0,MUX,5.14,%,,,0.00,100.0,
62.479129033,S1-C4,Frontend_Bound,40.30,% Slots,,,0.00,5.15,
62.479129033,S1-C4,Backend_Bound,37.96,% Slots,,,0.00,5.15,
62.479129033,S1-C4,Retiring,16.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.41,
62.479129033,S1-C4,Frontend_Bound.Frontend_Latency,37.39,% Slots,,rs_events.empty_end,0.00,5.14,<==
62.479129033,S1-C4,Backend_Bound.Memory_Bound,10.92,% Slots,,,0.00,5.14,
62.479129033,S1-C4,Backend_Bound.Core_Bound,27.04,% Slots,,,0.00,5.14,
62.479129033,S1-C4,Retiring.Microcode_Sequencer,10.15,% Slots,,idq.ms_uops,0.00,5.41,
62.479129033,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.50,% Clocks,,,0.00,5.4,
62.479129033,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
62.479129033,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.98,% Clocks,,idq.ms_switches,0.00,5.4,
62.479129033,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,
62.479129033,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,10.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
62.479129033,S1-C4-T0,MUX,5.14,%,,,0.00,100.0,
62.479129033,S1-C5,Frontend_Bound,31.98,% Slots,,,0.00,5.15,
62.479129033,S1-C5,Backend_Bound,44.72,% Slots,,,0.00,5.15,
62.479129033,S1-C5,Retiring,19.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.41,
62.479129033,S1-C5,Frontend_Bound.Frontend_Latency,26.11,% Slots,,rs_events.empty_end,0.00,5.14,
62.479129033,S1-C5,Backend_Bound.Memory_Bound,13.31,% Slots,,,0.00,5.14,
62.479129033,S1-C5,Backend_Bound.Core_Bound,31.41,% Slots,,,0.00,5.14,
62.479129033,S1-C5,Retiring.Microcode_Sequencer,8.93,% Slots,,idq.ms_uops,0.00,5.41,
62.479129033,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.48,% Clocks,,,0.00,5.4,
62.479129033,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
62.479129033,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.05,% Clocks,,idq.ms_switches,0.00,5.4,
62.479129033,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,
62.479129033,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.30,% Clocks,,,0.00,5.4,<==
62.479129033,S1-C5-T0,MUX,5.14,%,,,0.00,100.0,
62.479129033,S1-C6,Frontend_Bound,23.88,% Slots,,,0.00,5.15,
62.479129033,S1-C6,Backend_Bound,44.11,% Slots,,,0.00,5.15,
62.479129033,S1-C6,Retiring,44.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
62.479129033,S1-C6,Frontend_Bound.Frontend_Latency,21.81,% Slots,,rs_events.empty_end,0.00,5.14,
62.479129033,S1-C6,Backend_Bound.Memory_Bound,24.51,% Slots,,,0.00,5.13,
62.479129033,S1-C6,Backend_Bound.Core_Bound,19.60,% Slots,,,0.00,5.13,
62.479129033,S1-C6,Retiring.Microcode_Sequencer,7.96,% Slots,,idq.ms_uops,0.00,5.4,<==
62.479129033,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.61,% Clocks,,idq.ms_switches,0.00,5.39,
62.479129033,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,
62.479129033,S1-C6-T0,MUX,5.14,%,,,0.00,100.0,
62.479129033,S1-C7,Frontend_Bound,37.50,% Slots,,,0.00,5.15,
62.479129033,S1-C7,Backend_Bound,40.55,% Slots,,,0.00,5.15,
62.479129033,S1-C7,Retiring,86.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
62.479129033,S1-C7,Frontend_Bound.Frontend_Latency,28.12,% Slots,,rs_events.empty_end,0.00,5.14,
62.479129033,S1-C7,Frontend_Bound.Frontend_Bandwidth,12.94,% Slots,,,0.00,5.15,
62.479129033,S1-C7,Backend_Bound.Memory_Bound,12.20,% Slots,,,0.00,5.14,
62.479129033,S1-C7,Backend_Bound.Core_Bound,28.35,% Slots,,,0.00,5.14,
62.479129033,S1-C7,Retiring.Base,80.96,% Slots,This metric represents fraction of slots where the CPU was retiring regular uops (ones not originated from the microcode-sequencer)...,inst_retired.prec_dist:pp,0.00,5.4,
62.479129033,S1-C7,Retiring.Microcode_Sequencer,5.76,% Slots,,idq.ms_uops,0.00,5.4,
62.479129033,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.76,% Clocks,,,0.00,5.4,
62.479129033,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.41,
62.479129033,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.97,% Clocks,,idq.ms_switches,0.00,5.4,
62.479129033,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.32,% Core_Clocks,,,0.00,5.15,
62.479129033,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,
62.479129033,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
62.479129033,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.91,% Clocks,,,0.00,5.41,
62.479129033,S1-C7-T0,Retiring.Base.Other,99.94,% Uops,This metric represents non-floating-point (FP) uop fraction the CPU has executed...,,0.00,5.15,<==
62.479129033,S1-C7-T0,MUX,5.14,%,,,0.00,100.0,
62.479129033,S0-C0-T1,MUX,5.14,%,,,0.00,100.0,
62.479129033,S0-C1-T1,MUX,5.14,%,,,0.00,100.0,
62.479129033,S0-C2-T1,MUX,5.14,%,,,0.00,100.0,
62.479129033,S0-C3-T1,MUX,5.14,%,,,0.00,100.0,
62.479129033,S0-C4-T1,MUX,5.13,%,,,0.00,100.0,
62.479129033,S0-C5-T1,MUX,5.14,%,,,0.00,100.0,
62.479129033,S0-C6-T1,MUX,5.14,%,,,0.00,100.0,
62.479129033,S0-C7-T1,MUX,5.14,%,,,0.00,100.0,
62.479129033,S1-C0-T1,MUX,5.14,%,,,0.00,100.0,
62.479129033,S1-C1-T1,MUX,5.14,%,,,0.00,100.0,
62.479129033,S1-C2-T1,MUX,5.14,%,,,0.00,100.0,
62.479129033,S1-C3-T1,MUX,5.14,%,,,0.00,100.0,
62.479129033,S1-C4-T1,MUX,5.14,%,,,0.00,100.0,
62.479129033,S1-C5-T1,MUX,5.14,%,,,0.00,100.0,
62.479129033,S1-C6-T1,MUX,5.13,%,,,0.00,100.0,
62.479129033,S1-C7-T1,MUX,5.14,%,,,0.00,100.0,
64.005684084,S0-C0,Backend_Bound,72.28,% Slots,,,0.00,5.23,
64.005684084,S0-C0,Retiring,19.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
64.005684084,S0-C0,Backend_Bound.Memory_Bound,19.10,% Slots,,,0.00,5.23,
64.005684084,S0-C0,Backend_Bound.Core_Bound,53.18,% Slots,,,0.00,5.23,
64.005684084,S0-C0,Retiring.Microcode_Sequencer,10.35,% Slots,,idq.ms_uops,0.00,5.23,
64.005684084,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.81,% Clocks,,idq.ms_switches,0.00,5.24,
64.005684084,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.5,
64.005684084,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
64.005684084,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.32,% Clocks,,,0.00,5.24,<==
64.005684084,S0-C0-T0,MUX,5.22,%,,,0.00,100.0,
64.005684084,S0-C1,Frontend_Bound,35.09,% Slots,,,0.00,5.23,
64.005684084,S0-C1,Backend_Bound,40.88,% Slots,,,0.00,5.23,
64.005684084,S0-C1,Retiring,17.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
64.005684084,S0-C1,Frontend_Bound.Frontend_Latency,50.91,% Slots,,rs_events.empty_end,0.00,5.23,
64.005684084,S0-C1,Backend_Bound.Memory_Bound,27.15,% Slots,,,0.00,5.23,
64.005684084,S0-C1,Backend_Bound.Core_Bound,13.73,% Slots,,,0.00,5.23,
64.005684084,S0-C1,Retiring.Microcode_Sequencer,14.19,% Slots,,idq.ms_uops,0.00,5.23,
64.005684084,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.18,% Clocks,,,0.00,5.24,
64.005684084,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
64.005684084,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.45,% Clocks,,idq.ms_switches,0.00,5.24,
64.005684084,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.5,<==
64.005684084,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
64.005684084,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.72,% Clocks,,,0.00,5.24,
64.005684084,S0-C1-T0,MUX,5.23,%,,,0.00,100.0,
64.005684084,S0-C2,Frontend_Bound,34.72,% Slots,,,0.00,5.23,
64.005684084,S0-C2,Backend_Bound,41.67,% Slots,,,0.00,5.23,
64.005684084,S0-C2,Retiring,18.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
64.005684084,S0-C2,Frontend_Bound.Frontend_Latency,48.60,% Slots,,rs_events.empty_end,0.00,5.23,
64.005684084,S0-C2,Backend_Bound.Memory_Bound,43.51,% Slots,,,0.00,5.23,
64.005684084,S0-C2,Retiring.Microcode_Sequencer,7.71,% Slots,,idq.ms_uops,0.00,5.23,
64.005684084,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
64.005684084,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.81,% Clocks,,idq.ms_switches,0.00,5.24,
64.005684084,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.5,<==
64.005684084,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
64.005684084,S0-C2-T0,MUX,5.23,%,,,0.00,100.0,
64.005684084,S0-C3,Frontend_Bound,36.38,% Slots,,,0.00,5.23,
64.005684084,S0-C3,Backend_Bound,40.21,% Slots,,,0.00,5.23,
64.005684084,S0-C3,Retiring,18.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
64.005684084,S0-C3,Frontend_Bound.Frontend_Latency,33.36,% Slots,,rs_events.empty_end,0.00,5.23,
64.005684084,S0-C3,Backend_Bound.Memory_Bound,28.17,% Slots,,,0.00,5.23,
64.005684084,S0-C3,Backend_Bound.Core_Bound,12.04,% Slots,,,0.00,5.23,
64.005684084,S0-C3,Retiring.Microcode_Sequencer,14.31,% Slots,,idq.ms_uops,0.00,5.23,
64.005684084,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.18,% Clocks,,,0.00,5.24,
64.005684084,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
64.005684084,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.75,% Clocks,,idq.ms_switches,0.00,5.24,
64.005684084,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.5,<==
64.005684084,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
64.005684084,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.49,% Clocks,,,0.00,5.23,
64.005684084,S0-C3-T0,MUX,5.23,%,,,0.00,100.0,
64.005684084,S0-C4,Frontend_Bound,35.81,% Slots,,,0.00,5.23,
64.005684084,S0-C4,Backend_Bound,40.68,% Slots,,,0.00,5.23,
64.005684084,S0-C4,Retiring,17.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
64.005684084,S0-C4,Frontend_Bound.Frontend_Latency,43.93,% Slots,,rs_events.empty_end,0.00,5.23,
64.005684084,S0-C4,Backend_Bound.Memory_Bound,31.06,% Slots,,,0.00,5.23,<==
64.005684084,S0-C4,Retiring.Microcode_Sequencer,11.94,% Slots,,idq.ms_uops,0.00,5.23,
64.005684084,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.45,% Clocks,,,0.00,5.24,
64.005684084,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
64.005684084,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.61,% Clocks,,idq.ms_switches,0.00,5.24,
64.005684084,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.5,
64.005684084,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,11.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
64.005684084,S0-C4-T0,MUX,5.23,%,,,0.00,100.0,
64.005684084,S0-C5,Frontend_Bound,36.13,% Slots,,,0.00,5.23,
64.005684084,S0-C5,Backend_Bound,41.08,% Slots,,,0.00,5.23,
64.005684084,S0-C5,Retiring,17.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
64.005684084,S0-C5,Frontend_Bound.Frontend_Latency,36.49,% Slots,,rs_events.empty_end,0.00,5.23,
64.005684084,S0-C5,Backend_Bound.Memory_Bound,26.01,% Slots,,,0.00,5.23,
64.005684084,S0-C5,Backend_Bound.Core_Bound,15.07,% Slots,,,0.00,5.23,
64.005684084,S0-C5,Retiring.Microcode_Sequencer,13.68,% Slots,,idq.ms_uops,0.00,5.23,
64.005684084,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.40,% Clocks,,,0.00,5.24,
64.005684084,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
64.005684084,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.40,% Clocks,,idq.ms_switches,0.00,5.24,
64.005684084,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.5,<==
64.005684084,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
64.005684084,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.88,% Clocks,,,0.00,5.24,
64.005684084,S0-C5-T0,MUX,5.23,%,,,0.00,100.0,
64.005684084,S0-C6,Frontend_Bound,36.02,% Slots,,,0.00,5.23,
64.005684084,S0-C6,Backend_Bound,40.92,% Slots,,,0.00,5.23,
64.005684084,S0-C6,Retiring,16.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
64.005684084,S0-C6,Frontend_Bound.Frontend_Latency,29.86,% Slots,,rs_events.empty_end,0.00,5.23,
64.005684084,S0-C6,Backend_Bound.Memory_Bound,24.39,% Slots,,,0.00,5.23,
64.005684084,S0-C6,Backend_Bound.Core_Bound,16.53,% Slots,,,0.00,5.23,
64.005684084,S0-C6,Retiring.Microcode_Sequencer,13.02,% Slots,,idq.ms_uops,0.00,5.23,
64.005684084,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.44,% Clocks,,,0.00,5.24,
64.005684084,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
64.005684084,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.75,% Clocks,,idq.ms_switches,0.00,5.24,
64.005684084,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.51,<==
64.005684084,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
64.005684084,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.02,% Clocks,,,0.00,5.23,
64.005684084,S0-C6-T0,MUX,5.23,%,,,0.00,100.0,
64.005684084,S0-C7,Frontend_Bound,33.67,% Slots,,,0.00,5.23,
64.005684084,S0-C7,Backend_Bound,32.86,% Slots,,,0.00,5.23,
64.005684084,S0-C7,Retiring,28.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
64.005684084,S0-C7,Frontend_Bound.Frontend_Latency,22.59,% Slots,,rs_events.empty_end,0.00,5.23,<==
64.005684084,S0-C7,Frontend_Bound.Frontend_Bandwidth,16.76,% Slots,,,0.00,5.23,
64.005684084,S0-C7,Backend_Bound.Memory_Bound,21.55,% Slots,,,0.00,5.23,
64.005684084,S0-C7,Backend_Bound.Core_Bound,11.31,% Slots,,,0.00,5.23,
64.005684084,S0-C7,Retiring.Microcode_Sequencer,9.10,% Slots,,idq.ms_uops,0.00,5.23,
64.005684084,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
64.005684084,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.98,% Clocks,,idq.ms_switches,0.00,5.24,
64.005684084,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.26,% Core_Clocks,,,0.00,5.24,
64.005684084,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.5,
64.005684084,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,9.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
64.005684084,S0-C7-T0,MUX,5.23,%,,,0.00,100.0,
64.005684084,S1-C0,Frontend_Bound,37.39,% Slots,,,0.00,5.23,
64.005684084,S1-C0,Backend_Bound,12.35,% Slots,,,0.00,5.23,
64.005684084,S1-C0,Frontend_Bound.Frontend_Latency,21.58,% Slots,,rs_events.empty_end,0.00,5.23,<==
64.005684084,S1-C0,Frontend_Bound.Frontend_Bandwidth,15.19,% Slots,,,0.00,5.23,
64.005684084,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.62,% Clocks,,,0.00,5.24,
64.005684084,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
64.005684084,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,72.56,% Core_Clocks,,,0.00,5.24,
64.005684084,S1-C0-T0,MUX,5.23,%,,,0.00,100.0,
64.005684084,S1-C1,Frontend_Bound,39.38,% Slots,,,0.00,5.23,
64.005684084,S1-C1,Backend_Bound,37.10,% Slots,,,0.00,5.23,
64.005684084,S1-C1,Retiring,17.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
64.005684084,S1-C1,Frontend_Bound.Frontend_Latency,28.90,% Slots,,rs_events.empty_end,0.00,5.23,<==
64.005684084,S1-C1,Frontend_Bound.Frontend_Bandwidth,20.56,% Slots,,,0.00,5.23,
64.005684084,S1-C1,Backend_Bound.Memory_Bound,26.16,% Slots,,,0.00,5.23,
64.005684084,S1-C1,Backend_Bound.Core_Bound,10.93,% Slots,,,0.00,5.23,
64.005684084,S1-C1,Retiring.Microcode_Sequencer,12.96,% Slots,,idq.ms_uops,0.00,5.23,
64.005684084,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.79,% Clocks,,,0.00,5.24,
64.005684084,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
64.005684084,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.94,% Clocks,,idq.ms_switches,0.00,5.24,
64.005684084,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.68,% Core_Clocks,,,0.00,5.24,
64.005684084,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.5,
64.005684084,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.67,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
64.005684084,S1-C1-T0,MUX,5.23,%,,,0.00,100.0,
64.005684084,S1-C2,Frontend_Bound,33.97,% Slots,,,0.00,5.23,
64.005684084,S1-C2,Backend_Bound,41.98,% Slots,,,0.00,5.23,
64.005684084,S1-C2,Retiring,18.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
64.005684084,S1-C2,Frontend_Bound.Frontend_Latency,29.06,% Slots,,rs_events.empty_end,0.00,5.23,
64.005684084,S1-C2,Backend_Bound.Memory_Bound,27.55,% Slots,,,0.00,5.23,
64.005684084,S1-C2,Backend_Bound.Core_Bound,14.43,% Slots,,,0.00,5.23,
64.005684084,S1-C2,Retiring.Microcode_Sequencer,15.29,% Slots,,idq.ms_uops,0.00,5.23,
64.005684084,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.99,% Clocks,,,0.00,5.24,
64.005684084,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
64.005684084,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.19,% Clocks,,idq.ms_switches,0.00,5.24,
64.005684084,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.5,<==
64.005684084,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
64.005684084,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.50,% Clocks,,,0.00,5.24,
64.005684084,S1-C2-T0,MUX,5.23,%,,,0.00,100.0,
64.005684084,S1-C3,Frontend_Bound,34.18,% Slots,,,0.00,5.23,
64.005684084,S1-C3,Backend_Bound,40.95,% Slots,,,0.00,5.23,
64.005684084,S1-C3,Retiring,19.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
64.005684084,S1-C3,Frontend_Bound.Frontend_Latency,27.43,% Slots,,rs_events.empty_end,0.00,5.23,
64.005684084,S1-C3,Backend_Bound.Memory_Bound,24.53,% Slots,,,0.00,5.23,
64.005684084,S1-C3,Backend_Bound.Core_Bound,16.42,% Slots,,,0.00,5.23,
64.005684084,S1-C3,Retiring.Microcode_Sequencer,15.86,% Slots,,idq.ms_uops,0.00,5.23,
64.005684084,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.79,% Clocks,,,0.00,5.24,
64.005684084,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
64.005684084,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.65,% Clocks,,idq.ms_switches,0.00,5.24,
64.005684084,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.5,<==
64.005684084,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
64.005684084,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.77,% Clocks,,,0.00,5.24,
64.005684084,S1-C3-T0,MUX,5.23,%,,,0.00,100.0,
64.005684084,S1-C4,Frontend_Bound,34.73,% Slots,,,0.00,5.23,
64.005684084,S1-C4,Backend_Bound,40.69,% Slots,,,0.00,5.23,
64.005684084,S1-C4,Retiring,18.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
64.005684084,S1-C4,Frontend_Bound.Frontend_Latency,29.27,% Slots,,rs_events.empty_end,0.00,5.23,
64.005684084,S1-C4,Backend_Bound.Memory_Bound,28.32,% Slots,,,0.00,5.23,
64.005684084,S1-C4,Backend_Bound.Core_Bound,12.37,% Slots,,,0.00,5.23,
64.005684084,S1-C4,Retiring.Microcode_Sequencer,15.04,% Slots,,idq.ms_uops,0.00,5.23,
64.005684084,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.48,% Clocks,,,0.00,5.24,
64.005684084,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
64.005684084,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.98,% Clocks,,idq.ms_switches,0.00,5.24,
64.005684084,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.5,<==
64.005684084,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
64.005684084,S1-C4-T0,MUX,5.23,%,,,0.00,100.0,
64.005684084,S1-C5,Frontend_Bound,33.66,% Slots,,,0.00,5.23,
64.005684084,S1-C5,Backend_Bound,41.80,% Slots,,,0.00,5.23,
64.005684084,S1-C5,Retiring,17.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
64.005684084,S1-C5,Frontend_Bound.Frontend_Latency,27.48,% Slots,,rs_events.empty_end,0.00,5.23,
64.005684084,S1-C5,Backend_Bound.Memory_Bound,26.20,% Slots,,,0.00,5.23,
64.005684084,S1-C5,Backend_Bound.Core_Bound,15.60,% Slots,,,0.00,5.23,
64.005684084,S1-C5,Retiring.Microcode_Sequencer,14.25,% Slots,,idq.ms_uops,0.00,5.23,
64.005684084,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.50,% Clocks,,,0.00,5.25,
64.005684084,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
64.005684084,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.80,% Clocks,,idq.ms_switches,0.00,5.25,
64.005684084,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.5,<==
64.005684084,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
64.005684084,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.43,% Clocks,,,0.00,5.24,
64.005684084,S1-C5-T0,MUX,5.23,%,,,0.00,100.0,
64.005684084,S1-C6,Frontend_Bound,24.10,% Slots,,,0.00,5.23,
64.005684084,S1-C6,Backend_Bound,46.90,% Slots,,,0.00,5.23,
64.005684084,S1-C6,Retiring,22.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
64.005684084,S1-C6,Frontend_Bound.Frontend_Latency,36.35,% Slots,,rs_events.empty_end,0.00,5.23,
64.005684084,S1-C6,Backend_Bound.Memory_Bound,35.25,% Slots,,,0.00,5.23,
64.005684084,S1-C6,Backend_Bound.Core_Bound,11.65,% Slots,,,0.00,5.23,
64.005684084,S1-C6,Retiring.Microcode_Sequencer,7.27,% Slots,,idq.ms_uops,0.00,5.23,
64.005684084,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.88,% Clocks,,idq.ms_switches,0.00,5.24,
64.005684084,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,17.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.5,<==
64.005684084,S1-C6-T0,MUX,5.23,%,,,0.00,100.0,
64.005684084,S1-C7,Frontend_Bound,33.85,% Slots,,,0.00,5.23,
64.005684084,S1-C7,Backend_Bound,40.92,% Slots,,,0.00,5.23,
64.005684084,S1-C7,Retiring,19.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
64.005684084,S1-C7,Frontend_Bound.Frontend_Latency,35.75,% Slots,,rs_events.empty_end,0.00,5.23,
64.005684084,S1-C7,Backend_Bound.Memory_Bound,26.76,% Slots,,,0.00,5.23,
64.005684084,S1-C7,Backend_Bound.Core_Bound,14.16,% Slots,,,0.00,5.23,
64.005684084,S1-C7,Retiring.Microcode_Sequencer,15.04,% Slots,,idq.ms_uops,0.00,5.23,
64.005684084,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.47,% Clocks,,,0.00,5.24,
64.005684084,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
64.005684084,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.25,% Clocks,,idq.ms_switches,0.00,5.24,
64.005684084,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.5,<==
64.005684084,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
64.005684084,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.92,% Clocks,,,0.00,5.24,
64.005684084,S1-C7-T0,MUX,5.23,%,,,0.00,100.0,
64.005684084,S0-C0-T1,MUX,5.22,%,,,0.00,100.0,
64.005684084,S0-C1-T1,MUX,5.23,%,,,0.00,100.0,
64.005684084,S0-C2-T1,MUX,5.23,%,,,0.00,100.0,
64.005684084,S0-C3-T1,MUX,5.23,%,,,0.00,100.0,
64.005684084,S0-C4-T1,MUX,5.23,%,,,0.00,100.0,
64.005684084,S0-C5-T1,MUX,5.23,%,,,0.00,100.0,
64.005684084,S0-C6-T1,MUX,5.23,%,,,0.00,100.0,
64.005684084,S0-C7-T1,MUX,5.23,%,,,0.00,100.0,
64.005684084,S1-C0-T1,MUX,5.23,%,,,0.00,100.0,
64.005684084,S1-C1-T1,MUX,5.23,%,,,0.00,100.0,
64.005684084,S1-C2-T1,MUX,5.23,%,,,0.00,100.0,
64.005684084,S1-C3-T1,MUX,5.23,%,,,0.00,100.0,
64.005684084,S1-C4-T1,MUX,5.23,%,,,0.00,100.0,
64.005684084,S1-C5-T1,MUX,5.23,%,,,0.00,100.0,
64.005684084,S1-C6-T1,MUX,5.23,%,,,0.00,100.0,
64.005684084,S1-C7-T1,MUX,5.23,%,,,0.00,100.0,
65.708948132,S0-C0,Backend_Bound,67.05,% Slots,,,0.00,5.37,
65.708948132,S0-C0,Retiring,17.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
65.708948132,S0-C0,Backend_Bound.Memory_Bound,28.62,% Slots,,,0.00,5.36,
65.708948132,S0-C0,Backend_Bound.Core_Bound,38.43,% Slots,,,0.00,5.36,
65.708948132,S0-C0,Retiring.Microcode_Sequencer,12.93,% Slots,,idq.ms_uops,0.00,5.18,
65.708948132,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.43,% Clocks,,idq.ms_switches,0.00,5.18,
65.708948132,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.17,
65.708948132,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
65.708948132,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,57.18,% Clocks,,,0.00,5.16,<==
65.708948132,S0-C0-T0,MUX,5.16,%,,,0.00,100.0,
65.708948132,S0-C1,Frontend_Bound,37.78,% Slots,,,0.00,5.37,
65.708948132,S0-C1,Backend_Bound,40.22,% Slots,,,0.00,5.37,
65.708948132,S0-C1,Retiring,17.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
65.708948132,S0-C1,Frontend_Bound.Frontend_Latency,22.34,% Slots,,rs_events.empty_end,0.00,5.3,
65.708948132,S0-C1,Frontend_Bound.Frontend_Bandwidth,18.11,% Slots,,,0.00,5.41,
65.708948132,S0-C1,Backend_Bound.Memory_Bound,26.66,% Slots,,,0.00,5.24,
65.708948132,S0-C1,Backend_Bound.Core_Bound,13.56,% Slots,,,0.00,5.24,
65.708948132,S0-C1,Retiring.Microcode_Sequencer,14.48,% Slots,,idq.ms_uops,0.00,5.18,
65.708948132,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.62,% Clocks,,,0.00,5.17,
65.708948132,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
65.708948132,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.42,% Clocks,,idq.ms_switches,0.00,5.17,
65.708948132,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.44,% Core_Clocks,,,0.00,5.41,
65.708948132,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.17,<==
65.708948132,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
65.708948132,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.98,% Clocks,,,0.00,5.16,
65.708948132,S0-C1-T0,MUX,5.16,%,,,0.00,100.0,
65.708948132,S0-C2,Frontend_Bound,36.78,% Slots,,,0.00,5.37,
65.708948132,S0-C2,Backend_Bound,39.94,% Slots,,,0.00,5.37,<==
65.708948132,S0-C2,Retiring,19.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
65.708948132,S0-C2,Frontend_Bound.Frontend_Latency,35.15,% Slots,,rs_events.empty_end,0.00,5.3,
65.708948132,S0-C2,Backend_Bound.Memory_Bound,18.38,% Slots,,,0.00,5.24,
65.708948132,S0-C2,Backend_Bound.Core_Bound,21.57,% Slots,,,0.00,5.24,
65.708948132,S0-C2,Retiring.Microcode_Sequencer,8.74,% Slots,,idq.ms_uops,0.00,5.18,
65.708948132,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
65.708948132,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.48,% Clocks,,idq.ms_switches,0.00,5.17,
65.708948132,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,16.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.18,
65.708948132,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
65.708948132,S0-C2-T0,MUX,5.16,%,,,0.00,100.0,
65.708948132,S0-C3,Frontend_Bound,34.97,% Slots,,,0.00,5.37,
65.708948132,S0-C3,Bad_Speculation,10.56,% Slots,,,0.00,5.37,
65.708948132,S0-C3,Backend_Bound,15.49,% Slots,,,0.00,5.37,
65.708948132,S0-C3,Frontend_Bound.Frontend_Latency,20.64,% Slots,,rs_events.empty_end,0.00,5.31,<==
65.708948132,S0-C3,Frontend_Bound.Frontend_Bandwidth,12.26,% Slots,,,0.00,5.41,
65.708948132,S0-C3,Bad_Speculation.Branch_Mispredicts,10.16,% Slots,,br_misp_retired.all_branches,0.00,5.18,
65.708948132,S0-C3,Backend_Bound.Memory_Bound,10.81,% Slots,,,0.00,5.25,
65.708948132,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.94,% Clocks,,,0.00,5.17,
65.708948132,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
65.708948132,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,74.59,% Core_Clocks,,,0.00,5.41,
65.708948132,S0-C3-T0,MUX,5.16,%,,,0.00,100.0,
65.708948132,S0-C4,Frontend_Bound,38.32,% Slots,,,0.00,5.37,
65.708948132,S0-C4,Backend_Bound,37.88,% Slots,,,0.00,5.37,
65.708948132,S0-C4,Retiring,17.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
65.708948132,S0-C4,Frontend_Bound.Frontend_Latency,43.21,% Slots,,rs_events.empty_end,0.00,5.31,<==
65.708948132,S0-C4,Backend_Bound.Memory_Bound,22.14,% Slots,,,0.00,5.25,
65.708948132,S0-C4,Backend_Bound.Core_Bound,15.73,% Slots,,,0.00,5.25,
65.708948132,S0-C4,Retiring.Microcode_Sequencer,13.14,% Slots,,idq.ms_uops,0.00,5.18,
65.708948132,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.30,% Clocks,,,0.00,5.17,
65.708948132,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
65.708948132,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.39,% Clocks,,idq.ms_switches,0.00,5.17,
65.708948132,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.17,
65.708948132,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
65.708948132,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.61,% Clocks,,,0.00,5.16,
65.708948132,S0-C4-T0,MUX,5.16,%,,,0.00,100.0,
65.708948132,S0-C5,Frontend_Bound,37.49,% Slots,,,0.00,5.37,
65.708948132,S0-C5,Backend_Bound,39.29,% Slots,,,0.00,5.37,
65.708948132,S0-C5,Retiring,14.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
65.708948132,S0-C5,Frontend_Bound.Frontend_Latency,25.25,% Slots,,rs_events.empty_end,0.00,5.31,
65.708948132,S0-C5,Backend_Bound.Memory_Bound,22.51,% Slots,,,0.00,5.25,<==
65.708948132,S0-C5,Backend_Bound.Core_Bound,16.78,% Slots,,,0.00,5.25,
65.708948132,S0-C5,Retiring.Microcode_Sequencer,11.20,% Slots,,idq.ms_uops,0.00,5.18,
65.708948132,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.80,% Clocks,,,0.00,5.17,
65.708948132,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
65.708948132,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.15,% Clocks,,idq.ms_switches,0.00,5.17,
65.708948132,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.17,
65.708948132,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,10.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
65.708948132,S0-C5-T0,MUX,5.16,%,,,0.00,100.0,
65.708948132,S0-C6,Frontend_Bound,38.40,% Slots,,,0.00,5.38,
65.708948132,S0-C6,Backend_Bound,37.98,% Slots,,,0.00,5.38,
65.708948132,S0-C6,Retiring,15.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
65.708948132,S0-C6,Frontend_Bound.Frontend_Latency,34.05,% Slots,,rs_events.empty_end,0.00,5.31,<==
65.708948132,S0-C6,Backend_Bound.Memory_Bound,26.55,% Slots,,,0.00,5.25,
65.708948132,S0-C6,Backend_Bound.Core_Bound,11.43,% Slots,,,0.00,5.25,
65.708948132,S0-C6,Retiring.Microcode_Sequencer,12.27,% Slots,,idq.ms_uops,0.00,5.18,
65.708948132,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.52,% Clocks,,,0.00,5.17,
65.708948132,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
65.708948132,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.84,% Clocks,,idq.ms_switches,0.00,5.17,
65.708948132,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.17,
65.708948132,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
65.708948132,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.34,% Clocks,,,0.00,5.16,
65.708948132,S0-C6-T0,MUX,5.16,%,,,0.00,100.0,
65.708948132,S0-C7,Frontend_Bound,26.80,% Slots,,,0.00,5.38,
65.708948132,S0-C7,Backend_Bound,48.02,% Slots,,,0.00,5.38,<==
65.708948132,S0-C7,Retiring,29.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
65.708948132,S0-C7,Frontend_Bound.Frontend_Latency,29.61,% Slots,,rs_events.empty_end,0.00,5.31,
65.708948132,S0-C7,Backend_Bound.Memory_Bound,24.37,% Slots,,,0.00,5.25,
65.708948132,S0-C7,Backend_Bound.Core_Bound,23.65,% Slots,,,0.00,5.25,
65.708948132,S0-C7,Retiring.Microcode_Sequencer,9.97,% Slots,,idq.ms_uops,0.00,5.18,
65.708948132,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
65.708948132,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.40,% Clocks,,idq.ms_switches,0.00,5.17,
65.708948132,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.17,
65.708948132,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
65.708948132,S0-C7-T0,MUX,5.16,%,,,0.00,100.0,
65.708948132,S1-C0,Frontend_Bound,38.59,% Slots,,,0.00,5.38,
65.708948132,S1-C0,Backend_Bound,12.42,% Slots,,,0.00,5.38,
65.708948132,S1-C0,Frontend_Bound.Frontend_Latency,23.90,% Slots,,rs_events.empty_end,0.00,5.32,<==
65.708948132,S1-C0,Frontend_Bound.Frontend_Bandwidth,12.50,% Slots,,,0.00,5.41,
65.708948132,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.38,% Clocks,,,0.00,5.17,
65.708948132,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
65.708948132,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,74.89,% Core_Clocks,,,0.00,5.41,
65.708948132,S1-C0-T0,MUX,5.17,%,,,0.00,100.0,
65.708948132,S1-C1,Frontend_Bound,36.10,% Slots,,,0.00,5.38,
65.708948132,S1-C1,Backend_Bound,39.33,% Slots,,,0.00,5.38,
65.708948132,S1-C1,Retiring,17.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
65.708948132,S1-C1,Frontend_Bound.Frontend_Latency,34.11,% Slots,,rs_events.empty_end,0.00,5.32,
65.708948132,S1-C1,Backend_Bound.Memory_Bound,25.61,% Slots,,,0.00,5.26,
65.708948132,S1-C1,Backend_Bound.Core_Bound,13.72,% Slots,,,0.00,5.26,
65.708948132,S1-C1,Retiring.Microcode_Sequencer,13.21,% Slots,,idq.ms_uops,0.00,5.18,
65.708948132,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.66,% Clocks,,,0.00,5.17,
65.708948132,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
65.708948132,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.34,% Clocks,,idq.ms_switches,0.00,5.17,
65.708948132,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.17,<==
65.708948132,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
65.708948132,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,52.51,% Clocks,,,0.00,5.16,
65.708948132,S1-C1-T0,MUX,5.16,%,,,0.00,100.0,
65.708948132,S1-C2,Frontend_Bound,33.71,% Slots,,,0.00,5.39,
65.708948132,S1-C2,Backend_Bound,41.59,% Slots,,,0.00,5.39,
65.708948132,S1-C2,Retiring,18.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
65.708948132,S1-C2,Frontend_Bound.Frontend_Latency,31.20,% Slots,,rs_events.empty_end,0.00,5.32,
65.708948132,S1-C2,Backend_Bound.Memory_Bound,28.41,% Slots,,,0.00,5.26,
65.708948132,S1-C2,Backend_Bound.Core_Bound,13.18,% Slots,,,0.00,5.26,
65.708948132,S1-C2,Retiring.Microcode_Sequencer,14.53,% Slots,,idq.ms_uops,0.00,5.18,
65.708948132,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.09,% Clocks,,,0.00,5.17,
65.708948132,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
65.708948132,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.24,% Clocks,,idq.ms_switches,0.00,5.17,
65.708948132,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,16.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.17,<==
65.708948132,S1-C2-T0,MUX,5.16,%,,,0.00,100.0,
65.708948132,S1-C3,Frontend_Bound,34.63,% Slots,,,0.00,5.39,
65.708948132,S1-C3,Backend_Bound,40.73,% Slots,,,0.00,5.39,
65.708948132,S1-C3,Retiring,18.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
65.708948132,S1-C3,Frontend_Bound.Frontend_Latency,29.07,% Slots,,rs_events.empty_end,0.00,5.32,
65.708948132,S1-C3,Backend_Bound.Memory_Bound,28.26,% Slots,,,0.00,5.26,
65.708948132,S1-C3,Backend_Bound.Core_Bound,12.47,% Slots,,,0.00,5.26,
65.708948132,S1-C3,Retiring.Microcode_Sequencer,14.64,% Slots,,idq.ms_uops,0.00,5.18,
65.708948132,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.61,% Clocks,,,0.00,5.17,
65.708948132,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
65.708948132,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.90,% Clocks,,idq.ms_switches,0.00,5.17,
65.708948132,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.17,<==
65.708948132,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
65.708948132,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.61,% Clocks,,,0.00,5.17,
65.708948132,S1-C3-T0,MUX,5.17,%,,,0.00,100.0,
65.708948132,S1-C4,Frontend_Bound,33.80,% Slots,,,0.00,5.39,
65.708948132,S1-C4,Backend_Bound,41.62,% Slots,,,0.00,5.39,
65.708948132,S1-C4,Retiring,18.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
65.708948132,S1-C4,Frontend_Bound.Frontend_Latency,41.78,% Slots,,rs_events.empty_end,0.00,5.32,
65.708948132,S1-C4,Backend_Bound.Memory_Bound,34.51,% Slots,,,0.00,5.26,
65.708948132,S1-C4,Retiring.Microcode_Sequencer,15.38,% Slots,,idq.ms_uops,0.00,5.18,
65.708948132,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.83,% Clocks,,,0.00,5.17,
65.708948132,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
65.708948132,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.87,% Clocks,,idq.ms_switches,0.00,5.17,
65.708948132,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.17,<==
65.708948132,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
65.708948132,S1-C4-T0,MUX,5.17,%,,,0.00,100.0,
65.708948132,S1-C5,Frontend_Bound,33.86,% Slots,,,0.00,5.39,
65.708948132,S1-C5,Backend_Bound,41.13,% Slots,,,0.00,5.39,
65.708948132,S1-C5,Retiring,19.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
65.708948132,S1-C5,Frontend_Bound.Frontend_Latency,31.16,% Slots,,rs_events.empty_end,0.00,5.33,
65.708948132,S1-C5,Backend_Bound.Memory_Bound,24.02,% Slots,,,0.00,5.27,
65.708948132,S1-C5,Backend_Bound.Core_Bound,17.11,% Slots,,,0.00,5.27,
65.708948132,S1-C5,Retiring.Microcode_Sequencer,15.16,% Slots,,idq.ms_uops,0.00,5.18,
65.708948132,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.06,% Clocks,,,0.00,5.17,
65.708948132,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
65.708948132,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.84,% Clocks,,idq.ms_switches,0.00,5.17,
65.708948132,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.17,<==
65.708948132,S1-C5-T0,MUX,5.16,%,,,0.00,100.0,
65.708948132,S1-C6,Frontend_Bound.Frontend_Bandwidth,23.44,% Slots,,,0.00,5.41,
65.708948132,S1-C6,Backend_Bound.Memory_Bound,51.72,% Slots,,,0.00,5.38,
65.708948132,S1-C6,Retiring.Microcode_Sequencer,8.87,% Slots,,idq.ms_uops,0.00,5.17,
65.708948132,S1-C6,Backend_Bound,54.59,% Slots,,,0.00,5.39,
65.708948132,S1-C6,Retiring,28.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
65.708948132,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.88,% Clocks,,idq.ms_switches,0.00,5.18,
65.708948132,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.17,<==
65.708948132,S1-C6-T0,MUX,5.16,%,,,0.00,100.0,
65.708948132,S1-C7,Frontend_Bound,22.22,% Slots,,,0.00,5.39,
65.708948132,S1-C7,Backend_Bound,52.52,% Slots,,,0.00,5.39,
65.708948132,S1-C7,Retiring,17.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
65.708948132,S1-C7,Frontend_Bound.Frontend_Latency,18.63,% Slots,,rs_events.empty_end,0.00,5.33,
65.708948132,S1-C7,Frontend_Bound.Frontend_Bandwidth,48.22,% Slots,,,0.00,5.41,
65.708948132,S1-C7,Backend_Bound.Core_Bound,64.81,% Slots,,,0.00,5.27,
65.708948132,S1-C7,Retiring.Microcode_Sequencer,13.68,% Slots,,idq.ms_uops,0.00,5.18,
65.708948132,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.67,% Clocks,,,0.00,5.17,
65.708948132,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
65.708948132,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.66,% Clocks,,idq.ms_switches,0.00,5.17,
65.708948132,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.29,% Core_Clocks,,,0.00,5.41,
65.708948132,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.57,% Clocks,,,0.00,5.16,<==
65.708948132,S1-C7-T0,MUX,5.16,%,,,0.00,100.0,
65.708948132,S0-C0-T1,MUX,5.16,%,,,0.00,100.0,
65.708948132,S0-C1-T1,MUX,5.16,%,,,0.00,100.0,
65.708948132,S0-C2-T1,MUX,5.16,%,,,0.00,100.0,
65.708948132,S0-C3-T1,MUX,5.17,%,,,0.00,100.0,
65.708948132,S0-C4-T1,MUX,5.17,%,,,0.00,100.0,
65.708948132,S0-C5-T1,MUX,5.17,%,,,0.00,100.0,
65.708948132,S0-C6-T1,MUX,5.17,%,,,0.00,100.0,
65.708948132,S0-C7-T1,MUX,5.17,%,,,0.00,100.0,
65.708948132,S1-C0-T1,MUX,5.17,%,,,0.00,100.0,
65.708948132,S1-C1-T1,MUX,5.17,%,,,0.00,100.0,
65.708948132,S1-C2-T1,MUX,5.17,%,,,0.00,100.0,
65.708948132,S1-C3-T1,MUX,5.16,%,,,0.00,100.0,
65.708948132,S1-C4-T1,MUX,5.17,%,,,0.00,100.0,
65.708948132,S1-C5-T1,MUX,5.17,%,,,0.00,100.0,
65.708948132,S1-C6-T1,MUX,5.16,%,,,0.00,100.0,
65.708948132,S1-C7-T1,MUX,5.17,%,,,0.00,100.0,
67.23448381,S0-C0,Backend_Bound,58.42,% Slots,,,0.00,5.24,
67.23448381,S0-C0,Retiring,26.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
67.23448381,S0-C0,Backend_Bound.Memory_Bound,37.52,% Slots,,,0.00,5.24,
67.23448381,S0-C0,Backend_Bound.Core_Bound,20.90,% Slots,,,0.00,5.24,
67.23448381,S0-C0,Retiring.Microcode_Sequencer,6.33,% Slots,,idq.ms_uops,0.00,5.24,
67.23448381,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.89,% Clocks,,idq.ms_switches,0.00,5.24,
67.23448381,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,<==
67.23448381,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
67.23448381,S0-C0-T0,MUX,5.24,%,,,0.00,100.0,
67.23448381,S0-C1,Backend_Bound,64.33,% Slots,,,0.00,5.24,
67.23448381,S0-C1,Retiring,14.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
67.23448381,S0-C1,Backend_Bound.Memory_Bound,41.52,% Slots,,,0.00,5.23,<==
67.23448381,S0-C1,Backend_Bound.Core_Bound,22.81,% Slots,,,0.00,5.23,
67.23448381,S0-C1,Retiring.Microcode_Sequencer,6.78,% Slots,,idq.ms_uops,0.00,5.24,
67.23448381,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.28,% Clocks,,idq.ms_switches,0.00,5.25,
67.23448381,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
67.23448381,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,13.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
67.23448381,S0-C1-T0,MUX,5.24,%,,,0.00,100.0,
67.23448381,S0-C2,Frontend_Bound,20.71,% Slots,,,0.00,5.24,
67.23448381,S0-C2,Backend_Bound,58.88,% Slots,,,0.00,5.24,
67.23448381,S0-C2,Retiring,16.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
67.23448381,S0-C2,Frontend_Bound.Frontend_Latency,18.72,% Slots,,rs_events.empty_end,0.00,5.25,
67.23448381,S0-C2,Backend_Bound.Memory_Bound,44.60,% Slots,,,0.00,5.24,<==
67.23448381,S0-C2,Backend_Bound.Core_Bound,14.29,% Slots,,,0.00,5.24,
67.23448381,S0-C2,Retiring.Microcode_Sequencer,5.97,% Slots,,idq.ms_uops,0.00,5.24,
67.23448381,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.17,% Clocks,,,0.00,5.25,
67.23448381,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
67.23448381,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.01,% Clocks,,idq.ms_switches,0.00,5.25,
67.23448381,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
67.23448381,S0-C2-T0,Backend_Bound.Memory_Bound.L2_Bound,5.71,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.24,
67.23448381,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,21.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
67.23448381,S0-C2-T0,Backend_Bound.Memory_Bound.Store_Bound,24.51,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.25,
67.23448381,S0-C2-T0,MUX,5.24,%,,,0.00,100.0,
67.23448381,S0-C3,Backend_Bound,58.82,% Slots,,,0.00,5.24,
67.23448381,S0-C3,Retiring,17.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
67.23448381,S0-C3,Backend_Bound.Memory_Bound,52.28,% Slots,,,0.00,5.23,<==
67.23448381,S0-C3,Retiring.Microcode_Sequencer,6.75,% Slots,,idq.ms_uops,0.00,5.24,
67.23448381,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.76,% Clocks,,idq.ms_switches,0.00,5.25,
67.23448381,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
67.23448381,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,14.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
67.23448381,S0-C3-T0,MUX,5.23,%,,,0.00,100.0,
67.23448381,S0-C4,Backend_Bound,56.46,% Slots,,,0.00,5.24,
67.23448381,S0-C4,Retiring,19.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
67.23448381,S0-C4,Backend_Bound.Memory_Bound,35.45,% Slots,,,0.00,5.24,
67.23448381,S0-C4,Backend_Bound.Core_Bound,21.02,% Slots,,,0.00,5.24,
67.23448381,S0-C4,Retiring.Microcode_Sequencer,6.52,% Slots,,idq.ms_uops,0.00,5.24,
67.23448381,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.11,% Clocks,,idq.ms_switches,0.00,5.25,
67.23448381,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
67.23448381,S0-C4-T0,Backend_Bound.Memory_Bound.L2_Bound,5.98,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.24,
67.23448381,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,16.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
67.23448381,S0-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,22.36,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.25,<==
67.23448381,S0-C4-T0,MUX,5.24,%,,,0.00,100.0,
67.23448381,S0-C5,Frontend_Bound,22.63,% Slots,,,0.00,5.24,
67.23448381,S0-C5,Backend_Bound,54.31,% Slots,,,0.00,5.24,
67.23448381,S0-C5,Retiring,19.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
67.23448381,S0-C5,Frontend_Bound.Frontend_Latency,17.49,% Slots,,rs_events.empty_end,0.00,5.25,
67.23448381,S0-C5,Backend_Bound.Memory_Bound,40.04,% Slots,,,0.00,5.23,<==
67.23448381,S0-C5,Backend_Bound.Core_Bound,14.27,% Slots,,,0.00,5.23,
67.23448381,S0-C5,Retiring.Microcode_Sequencer,6.49,% Slots,,idq.ms_uops,0.00,5.23,
67.23448381,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.90,% Clocks,,,0.00,5.24,
67.23448381,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
67.23448381,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.81,% Clocks,,idq.ms_switches,0.00,5.24,
67.23448381,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
67.23448381,S0-C5-T0,Backend_Bound.Memory_Bound.L2_Bound,5.30,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.24,
67.23448381,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,16.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
67.23448381,S0-C5-T0,MUX,5.23,%,,,0.00,100.0,
67.23448381,S0-C6,Frontend_Bound,28.72,% Slots,,,0.00,5.24,
67.23448381,S0-C6,Backend_Bound,44.41,% Slots,,,0.00,5.24,
67.23448381,S0-C6,Retiring,17.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
67.23448381,S0-C6,Frontend_Bound.Frontend_Latency,19.26,% Slots,,rs_events.empty_end,0.00,5.24,
67.23448381,S0-C6,Frontend_Bound.Frontend_Bandwidth,12.11,% Slots,,,0.00,5.24,
67.23448381,S0-C6,Backend_Bound.Memory_Bound,72.34,% Slots,,,0.00,5.24,<==
67.23448381,S0-C6,Retiring.Microcode_Sequencer,7.00,% Slots,,idq.ms_uops,0.00,5.24,
67.23448381,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,16.32,% Clocks,,,0.00,5.24,
67.23448381,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
67.23448381,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.37,% Clocks,,idq.ms_switches,0.00,5.24,
67.23448381,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.43,% Core_Clocks,,,0.00,5.25,
67.23448381,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
67.23448381,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,16.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
67.23448381,S0-C6-T0,MUX,5.23,%,,,0.00,100.0,
67.23448381,S0-C7,Frontend_Bound,30.49,% Slots,,,0.00,5.24,
67.23448381,S0-C7,Backend_Bound,45.74,% Slots,,,0.00,5.24,
67.23448381,S0-C7,Retiring,15.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
67.23448381,S0-C7,Frontend_Bound.Frontend_Latency,21.62,% Slots,,rs_events.empty_end,0.00,5.24,
67.23448381,S0-C7,Frontend_Bound.Frontend_Bandwidth,10.85,% Slots,,,0.00,5.24,
67.23448381,S0-C7,Backend_Bound.Memory_Bound,30.23,% Slots,,,0.00,5.24,<==
67.23448381,S0-C7,Backend_Bound.Core_Bound,15.51,% Slots,,,0.00,5.24,
67.23448381,S0-C7,Retiring.Microcode_Sequencer,6.54,% Slots,,idq.ms_uops,0.00,5.24,
67.23448381,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.26,% Clocks,,,0.00,5.25,
67.23448381,S0-C7-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.19,% Clocks,,itlb_misses.walk_completed,0.00,5.24,
67.23448381,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
67.23448381,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.24,% Clocks,,idq.ms_switches,0.00,5.25,
67.23448381,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.52,% Core_Clocks,,,0.00,5.25,
67.23448381,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
67.23448381,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,17.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
67.23448381,S0-C7-T0,MUX,5.23,%,,,0.00,100.0,
67.23448381,S1-C0,Frontend_Bound,35.43,% Slots,,,0.00,5.24,<==
67.23448381,S1-C0,Backend_Bound,16.35,% Slots,,,0.00,5.24,
67.23448381,S1-C0,Frontend_Bound.Frontend_Latency,18.14,% Slots,,rs_events.empty_end,0.00,5.24,
67.23448381,S1-C0,Frontend_Bound.Frontend_Bandwidth,17.27,% Slots,,,0.00,5.24,
67.23448381,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.75,% Clocks,,,0.00,5.25,
67.23448381,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
67.23448381,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,68.56,% Core_Clocks,,,0.00,5.25,
67.23448381,S1-C0-T0,MUX,5.24,%,,,0.00,100.0,
67.23448381,S1-C1,Frontend_Bound,22.80,% Slots,,,0.00,5.24,
67.23448381,S1-C1,Backend_Bound,46.87,% Slots,,,0.00,5.24,
67.23448381,S1-C1,Retiring,18.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
67.23448381,S1-C1,Frontend_Bound.Frontend_Bandwidth,47.01,% Slots,,,0.00,5.24,
67.23448381,S1-C1,Backend_Bound.Memory_Bound,30.70,% Slots,,,0.00,5.24,
67.23448381,S1-C1,Backend_Bound.Core_Bound,16.17,% Slots,,,0.00,5.24,
67.23448381,S1-C1,Retiring.Microcode_Sequencer,7.03,% Slots,,idq.ms_uops,0.00,5.23,
67.23448381,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.96,% Clocks,,idq.ms_switches,0.00,5.25,
67.23448381,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.48,% Core_Clocks,,,0.00,5.25,
67.23448381,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
67.23448381,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,13.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
67.23448381,S1-C1-T0,Backend_Bound.Memory_Bound.Store_Bound,22.73,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.25,<==
67.23448381,S1-C1-T0,MUX,5.23,%,,,0.00,100.0,
67.23448381,S1-C2,Frontend_Bound.Frontend_Bandwidth,32.65,% Slots,,,0.00,5.24,
67.23448381,S1-C2,Backend_Bound.Memory_Bound,24.89,% Slots,,,0.00,5.24,
67.23448381,S1-C2,Backend_Bound.Core_Bound,23.35,% Slots,,,0.00,5.24,
67.23448381,S1-C2,Retiring.Microcode_Sequencer,9.82,% Slots,,idq.ms_uops,0.00,5.24,
67.23448381,S1-C2,Backend_Bound,48.24,% Slots,,,0.00,5.24,<==
67.23448381,S1-C2,Retiring,15.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
67.23448381,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.32,% Clocks,,idq.ms_switches,0.00,5.24,
67.23448381,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.75,% Core_Clocks,,,0.00,5.25,
67.23448381,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
67.23448381,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
67.23448381,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.39,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,
67.23448381,S1-C2-T0,Backend_Bound.Memory_Bound.Store_Bound,26.07,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.25,
67.23448381,S1-C2-T0,MUX,5.24,%,,,0.00,100.0,
67.23448381,S1-C3,Frontend_Bound.Frontend_Bandwidth,46.15,% Slots,,,0.00,5.24,
67.23448381,S1-C3,Backend_Bound.Memory_Bound,26.82,% Slots,,,0.00,5.24,
67.23448381,S1-C3,Backend_Bound.Core_Bound,40.31,% Slots,,,0.00,5.24,<==
67.23448381,S1-C3,Retiring.Microcode_Sequencer,13.12,% Slots,,idq.ms_uops,0.00,5.24,
67.23448381,S1-C3,Backend_Bound,67.12,% Slots,,,0.00,5.24,
67.23448381,S1-C3,Retiring,16.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
67.23448381,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.95,% Clocks,,idq.ms_switches,0.00,5.25,
67.23448381,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.09,% Core_Clocks,,,0.00,5.25,
67.23448381,S1-C3-T0,MUX,5.24,%,,,0.00,100.0,
67.23448381,S1-C4,Backend_Bound,70.18,% Slots,,,0.00,5.24,
67.23448381,S1-C4,Retiring,18.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
67.23448381,S1-C4,Backend_Bound.Memory_Bound,25.17,% Slots,,,0.00,5.24,
67.23448381,S1-C4,Backend_Bound.Core_Bound,45.01,% Slots,,,0.00,5.24,<==
67.23448381,S1-C4,Retiring.Microcode_Sequencer,15.55,% Slots,,idq.ms_uops,0.00,5.24,
67.23448381,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.50,% Clocks,,idq.ms_switches,0.00,5.25,
67.23448381,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
67.23448381,S1-C4-T0,MUX,5.24,%,,,0.00,100.0,
67.23448381,S1-C5,Backend_Bound,63.31,% Slots,,,0.00,5.24,
67.23448381,S1-C5,Retiring,13.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
67.23448381,S1-C5,Backend_Bound.Memory_Bound,39.07,% Slots,,,0.00,5.23,
67.23448381,S1-C5,Backend_Bound.Core_Bound,24.24,% Slots,,,0.00,5.23,
67.23448381,S1-C5,Retiring.Microcode_Sequencer,8.32,% Slots,,idq.ms_uops,0.00,5.24,
67.23448381,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.20,% Clocks,,idq.ms_switches,0.00,5.25,
67.23448381,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
67.23448381,S1-C5-T0,Backend_Bound.Memory_Bound.Store_Bound,21.49,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.24,<==
67.23448381,S1-C5-T0,MUX,5.23,%,,,0.00,100.0,
67.23448381,S1-C6,Backend_Bound,65.20,% Slots,,,0.00,5.23,
67.23448381,S1-C6,Retiring,17.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
67.23448381,S1-C6,Backend_Bound.Memory_Bound,35.14,% Slots,,,0.00,5.23,<==
67.23448381,S1-C6,Backend_Bound.Core_Bound,30.06,% Slots,,,0.00,5.23,
67.23448381,S1-C6,Retiring.Microcode_Sequencer,8.63,% Slots,,idq.ms_uops,0.00,5.24,
67.23448381,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.44,% Clocks,,idq.ms_switches,0.00,5.25,
67.23448381,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.25,
67.23448381,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,11.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
67.23448381,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.37,% Clocks,,,0.00,5.24,
67.23448381,S1-C6-T0,MUX,5.23,%,,,0.00,100.0,
67.23448381,S1-C7,Frontend_Bound.Frontend_Bandwidth,15.18,% Slots,,,0.00,5.24,
67.23448381,S1-C7,Backend_Bound.Memory_Bound,57.05,% Slots,,,0.00,5.24,<==
67.23448381,S1-C7,Retiring.Microcode_Sequencer,10.68,% Slots,,idq.ms_uops,0.00,5.24,
67.23448381,S1-C7,Backend_Bound,65.05,% Slots,,,0.00,5.24,
67.23448381,S1-C7,Retiring,17.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
67.23448381,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.04,% Clocks,,idq.ms_switches,0.00,5.25,
67.23448381,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.62,% Core_Clocks,,,0.00,5.25,
67.23448381,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,
67.23448381,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
67.23448381,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.02,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,
67.23448381,S1-C7-T0,MUX,5.23,%,,,0.00,100.0,
67.23448381,S0-C0-T1,MUX,5.24,%,,,0.00,100.0,
67.23448381,S0-C1-T1,MUX,5.23,%,,,0.00,100.0,
67.23448381,S0-C2-T1,MUX,5.24,%,,,0.00,100.0,
67.23448381,S0-C3-T1,MUX,5.23,%,,,0.00,100.0,
67.23448381,S0-C4-T1,MUX,5.24,%,,,0.00,100.0,
67.23448381,S0-C5-T1,MUX,5.23,%,,,0.00,100.0,
67.23448381,S0-C6-T1,MUX,5.24,%,,,0.00,100.0,
67.23448381,S0-C7-T1,MUX,5.24,%,,,0.00,100.0,
67.23448381,S1-C0-T1,MUX,5.24,%,,,0.00,100.0,
67.23448381,S1-C1-T1,MUX,5.23,%,,,0.00,100.0,
67.23448381,S1-C2-T1,MUX,5.24,%,,,0.00,100.0,
67.23448381,S1-C3-T1,MUX,5.24,%,,,0.00,100.0,
67.23448381,S1-C4-T1,MUX,5.24,%,,,0.00,100.0,
67.23448381,S1-C5-T1,MUX,5.23,%,,,0.00,100.0,
67.23448381,S1-C6-T1,MUX,5.23,%,,,0.00,100.0,
67.23448381,S1-C7-T1,MUX,5.24,%,,,0.00,100.0,
68.357192097,S0-C0,Backend_Bound,50.22,% Slots,,,0.00,5.0,
68.357192097,S0-C0,Retiring,26.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
68.357192097,S0-C0,Backend_Bound.Memory_Bound,42.62,% Slots,,,0.00,5.0,
68.357192097,S0-C0,Retiring.Microcode_Sequencer,6.58,% Slots,,idq.ms_uops,0.00,5.36,
68.357192097,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.08,% Clocks,,idq.ms_switches,0.00,5.35,
68.357192097,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,<==
68.357192097,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
68.357192097,S0-C0-T0,MUX,4.98,%,,,0.00,100.0,
68.357192097,S0-C1,Frontend_Bound,28.46,% Slots,,,0.00,5.0,
68.357192097,S0-C1,Backend_Bound,51.61,% Slots,,,0.00,5.0,
68.357192097,S0-C1,Retiring,14.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
68.357192097,S0-C1,Frontend_Bound.Frontend_Latency,22.62,% Slots,,rs_events.empty_end,0.00,5.0,
68.357192097,S0-C1,Backend_Bound.Memory_Bound,74.28,% Slots,,,0.00,5.0,<==
68.357192097,S0-C1,Retiring.Microcode_Sequencer,7.12,% Slots,,idq.ms_uops,0.00,5.35,
68.357192097,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.56,% Clocks,,,0.00,5.36,
68.357192097,S0-C1-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.05,% Clocks,,itlb_misses.walk_completed,0.00,5.36,
68.357192097,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
68.357192097,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.30,% Clocks,,idq.ms_switches,0.00,5.36,
68.357192097,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
68.357192097,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,13.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
68.357192097,S0-C1-T0,MUX,4.99,%,,,0.00,100.0,
68.357192097,S0-C2,Frontend_Bound,32.63,% Slots,,,0.00,5.0,
68.357192097,S0-C2,Backend_Bound,49.47,% Slots,,,0.00,5.0,
68.357192097,S0-C2,Retiring,20.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
68.357192097,S0-C2,Frontend_Bound.Frontend_Latency,23.24,% Slots,,rs_events.empty_end,0.00,5.0,
68.357192097,S0-C2,Backend_Bound.Memory_Bound,31.56,% Slots,,,0.00,5.0,<==
68.357192097,S0-C2,Backend_Bound.Core_Bound,17.91,% Slots,,,0.00,5.0,
68.357192097,S0-C2,Retiring.Microcode_Sequencer,5.44,% Slots,,idq.ms_uops,0.00,5.36,
68.357192097,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.01,% Clocks,,,0.00,5.35,
68.357192097,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
68.357192097,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.77,% Clocks,,idq.ms_switches,0.00,5.35,
68.357192097,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,
68.357192097,S0-C2-T0,Backend_Bound.Memory_Bound.L2_Bound,5.49,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.36,
68.357192097,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,17.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
68.357192097,S0-C2-T0,Backend_Bound.Memory_Bound.Store_Bound,21.65,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.36,
68.357192097,S0-C2-T0,MUX,4.98,%,,,0.00,100.0,
68.357192097,S0-C3,Frontend_Bound,28.00,% Slots,,,0.00,5.01,
68.357192097,S0-C3,Backend_Bound,47.10,% Slots,,,0.00,5.01,
68.357192097,S0-C3,Retiring,20.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
68.357192097,S0-C3,Frontend_Bound.Frontend_Latency,21.74,% Slots,,rs_events.empty_end,0.00,5.0,
68.357192097,S0-C3,Backend_Bound.Memory_Bound,40.83,% Slots,,,0.00,5.0,
68.357192097,S0-C3,Retiring.Microcode_Sequencer,6.18,% Slots,,idq.ms_uops,0.00,5.36,
68.357192097,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.66,% Clocks,,,0.00,5.36,
68.357192097,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
68.357192097,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.19,% Clocks,,idq.ms_switches,0.00,5.36,
68.357192097,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,
68.357192097,S0-C3-T0,Backend_Bound.Memory_Bound.L2_Bound,6.11,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.36,
68.357192097,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,15.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
68.357192097,S0-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,21.66,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.36,<==
68.357192097,S0-C3-T0,MUX,4.98,%,,,0.00,100.0,
68.357192097,S0-C4,Frontend_Bound,31.21,% Slots,,,0.00,5.01,
68.357192097,S0-C4,Backend_Bound,45.27,% Slots,,,0.00,5.01,
68.357192097,S0-C4,Retiring,20.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
68.357192097,S0-C4,Frontend_Bound.Frontend_Latency,20.24,% Slots,,rs_events.empty_end,0.00,4.99,
68.357192097,S0-C4,Backend_Bound.Memory_Bound,34.41,% Slots,,,0.00,4.99,<==
68.357192097,S0-C4,Backend_Bound.Core_Bound,10.86,% Slots,,,0.00,4.99,
68.357192097,S0-C4,Retiring.Microcode_Sequencer,8.17,% Slots,,idq.ms_uops,0.00,5.35,
68.357192097,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.20,% Clocks,,,0.00,5.36,
68.357192097,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
68.357192097,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.27,% Clocks,,idq.ms_switches,0.00,5.36,
68.357192097,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
68.357192097,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,15.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
68.357192097,S0-C4-T0,MUX,4.98,%,,,0.00,100.0,
68.357192097,S0-C5,Frontend_Bound,44.05,% Slots,,,0.00,5.0,
68.357192097,S0-C5,Backend_Bound,36.89,% Slots,,,0.00,5.0,
68.357192097,S0-C5,Retiring,15.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
68.357192097,S0-C5,Frontend_Bound.Frontend_Latency,33.48,% Slots,,rs_events.empty_end,0.00,5.0,<==
68.357192097,S0-C5,Backend_Bound.Memory_Bound,26.54,% Slots,,,0.00,5.0,
68.357192097,S0-C5,Backend_Bound.Core_Bound,10.35,% Slots,,,0.00,5.0,
68.357192097,S0-C5,Retiring.Microcode_Sequencer,6.06,% Slots,,idq.ms_uops,0.00,5.35,
68.357192097,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,16.47,% Clocks,,,0.00,5.36,
68.357192097,S0-C5-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.28,% Clocks,,itlb_misses.walk_completed,0.00,5.36,
68.357192097,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
68.357192097,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.73,% Clocks,,idq.ms_switches,0.00,5.36,
68.357192097,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,
68.357192097,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,18.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
68.357192097,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.11,% Clocks,,,0.00,5.34,
68.357192097,S0-C5-T0,MUX,4.98,%,,,0.00,100.0,
68.357192097,S0-C6,Frontend_Bound,33.87,% Slots,,,0.00,5.0,
68.357192097,S0-C6,Backend_Bound,47.01,% Slots,,,0.00,5.0,
68.357192097,S0-C6,Retiring,16.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
68.357192097,S0-C6,Frontend_Bound.Frontend_Latency,28.98,% Slots,,rs_events.empty_end,0.00,5.0,
68.357192097,S0-C6,Backend_Bound.Memory_Bound,42.81,% Slots,,,0.00,5.0,<==
68.357192097,S0-C6,Retiring.Microcode_Sequencer,9.26,% Slots,,idq.ms_uops,0.00,5.36,
68.357192097,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,20.89,% Clocks,,,0.00,5.36,
68.357192097,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
68.357192097,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.52,% Clocks,,idq.ms_switches,0.00,5.36,
68.357192097,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
68.357192097,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,15.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
68.357192097,S0-C6-T0,MUX,4.98,%,,,0.00,100.0,
68.357192097,S0-C7,Frontend_Bound,42.18,% Slots,,,0.00,5.0,
68.357192097,S0-C7,Backend_Bound,37.42,% Slots,,,0.00,5.0,
68.357192097,S0-C7,Retiring,15.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
68.357192097,S0-C7,Frontend_Bound.Frontend_Latency,33.73,% Slots,,rs_events.empty_end,0.00,5.0,
68.357192097,S0-C7,Frontend_Bound.Frontend_Bandwidth,12.90,% Slots,,,0.00,5.0,
68.357192097,S0-C7,Backend_Bound.Memory_Bound,28.66,% Slots,,,0.00,5.0,
68.357192097,S0-C7,Retiring.Microcode_Sequencer,7.62,% Slots,,idq.ms_uops,0.00,5.36,
68.357192097,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.54,% Clocks,,,0.00,5.36,
68.357192097,S0-C7-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.44,% Clocks,,itlb_misses.walk_completed,0.00,5.36,
68.357192097,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
68.357192097,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.31,% Clocks,,idq.ms_switches,0.00,5.36,
68.357192097,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.57,% Core_Clocks,,,0.00,5.21,
68.357192097,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,
68.357192097,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,14.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
68.357192097,S0-C7-T0,MUX,4.99,%,,,0.00,100.0,
68.357192097,S1-C0,Frontend_Bound,36.81,% Slots,,,0.00,5.0,<==
68.357192097,S1-C0,Backend_Bound,12.87,% Slots,,,0.00,5.0,
68.357192097,S1-C0,Frontend_Bound.Frontend_Latency,21.45,% Slots,,rs_events.empty_end,0.00,5.0,
68.357192097,S1-C0,Frontend_Bound.Frontend_Bandwidth,17.26,% Slots,,,0.00,5.0,
68.357192097,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.43,% Clocks,,,0.00,5.36,
68.357192097,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
68.357192097,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,73.90,% Core_Clocks,,,0.00,5.21,
68.357192097,S1-C0-T0,MUX,4.98,%,,,0.00,100.0,
68.357192097,S1-C1,Frontend_Bound,30.51,% Slots,,,0.00,5.0,
68.357192097,S1-C1,Backend_Bound,43.18,% Slots,,,0.00,5.0,
68.357192097,S1-C1,Retiring,21.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
68.357192097,S1-C1,Frontend_Bound.Frontend_Latency,20.40,% Slots,,rs_events.empty_end,0.00,5.0,
68.357192097,S1-C1,Backend_Bound.Memory_Bound,31.45,% Slots,,,0.00,5.0,
68.357192097,S1-C1,Backend_Bound.Core_Bound,11.73,% Slots,,,0.00,5.0,
68.357192097,S1-C1,Retiring.Microcode_Sequencer,6.80,% Slots,,idq.ms_uops,0.00,5.36,
68.357192097,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.22,% Clocks,,,0.00,5.36,
68.357192097,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
68.357192097,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.58,% Clocks,,idq.ms_switches,0.00,5.36,
68.357192097,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,
68.357192097,S1-C1-T0,Backend_Bound.Memory_Bound.L2_Bound,6.19,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.36,
68.357192097,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
68.357192097,S1-C1-T0,Backend_Bound.Memory_Bound.Store_Bound,23.09,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.36,<==
68.357192097,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.85,% Clocks,,,0.00,5.35,
68.357192097,S1-C1-T0,MUX,4.98,%,,,0.00,100.0,
68.357192097,S1-C2,Frontend_Bound,34.96,% Slots,,,0.00,5.0,
68.357192097,S1-C2,Backend_Bound,39.88,% Slots,,,0.00,5.0,
68.357192097,S1-C2,Retiring,21.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
68.357192097,S1-C2,Frontend_Bound.Frontend_Latency,37.62,% Slots,,rs_events.empty_end,0.00,5.0,
68.357192097,S1-C2,Backend_Bound.Memory_Bound,26.16,% Slots,,,0.00,5.0,
68.357192097,S1-C2,Backend_Bound.Core_Bound,13.72,% Slots,,,0.00,5.0,
68.357192097,S1-C2,Retiring.Microcode_Sequencer,13.39,% Slots,,idq.ms_uops,0.00,5.36,
68.357192097,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.93,% Clocks,,,0.00,5.36,
68.357192097,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
68.357192097,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.30,% Clocks,,idq.ms_switches,0.00,5.36,
68.357192097,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,<==
68.357192097,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
68.357192097,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,56.28,% Clocks,,,0.00,5.34,
68.357192097,S1-C2-T0,MUX,4.99,%,,,0.00,100.0,
68.357192097,S1-C3,Frontend_Bound,31.52,% Slots,,,0.00,5.0,
68.357192097,S1-C3,Backend_Bound,48.67,% Slots,,,0.00,5.0,
68.357192097,S1-C3,Retiring,16.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
68.357192097,S1-C3,Frontend_Bound.Frontend_Latency,25.65,% Slots,,rs_events.empty_end,0.00,5.0,
68.357192097,S1-C3,Backend_Bound.Memory_Bound,33.32,% Slots,,,0.00,5.0,
68.357192097,S1-C3,Backend_Bound.Core_Bound,15.34,% Slots,,,0.00,5.0,
68.357192097,S1-C3,Retiring.Microcode_Sequencer,8.95,% Slots,,idq.ms_uops,0.00,5.36,
68.357192097,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,16.31,% Clocks,,,0.00,5.36,
68.357192097,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
68.357192097,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.59,% Clocks,,idq.ms_switches,0.00,5.36,
68.357192097,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,
68.357192097,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
68.357192097,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.47,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
68.357192097,S1-C3-T0,Backend_Bound.Memory_Bound.Store_Bound,25.02,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.36,<==
68.357192097,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,102.36,% Clocks,,,0.00,5.35,
68.357192097,S1-C3-T0,MUX,4.99,%,,,0.00,100.0,
68.357192097,S1-C4,Frontend_Bound,30.60,% Slots,,,0.00,5.01,
68.357192097,S1-C4,Backend_Bound,49.24,% Slots,,,0.00,5.01,
68.357192097,S1-C4,Retiring,17.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
68.357192097,S1-C4,Frontend_Bound.Frontend_Latency,27.70,% Slots,,rs_events.empty_end,0.00,5.0,
68.357192097,S1-C4,Backend_Bound.Memory_Bound,38.88,% Slots,,,0.00,5.0,
68.357192097,S1-C4,Backend_Bound.Core_Bound,10.36,% Slots,,,0.00,5.0,
68.357192097,S1-C4,Retiring.Microcode_Sequencer,9.32,% Slots,,idq.ms_uops,0.00,5.36,
68.357192097,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.85,% Clocks,,,0.00,5.35,
68.357192097,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
68.357192097,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.41,% Clocks,,idq.ms_switches,0.00,5.35,
68.357192097,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.35,
68.357192097,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
68.357192097,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.20,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
68.357192097,S1-C4-T0,Backend_Bound.Memory_Bound.Store_Bound,21.81,% Stalls,,mem_uops_retired.all_stores:pp,0.00,5.36,<==
68.357192097,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,54.31,% Clocks,,,0.00,5.35,
68.357192097,S1-C4-T0,MUX,4.98,%,,,0.00,100.0,
68.357192097,S1-C5,Frontend_Bound,32.37,% Slots,,,0.00,5.0,<==
68.357192097,S1-C5,Bad_Speculation,11.65,% Slots,,,0.00,5.0,
68.357192097,S1-C5,Backend_Bound,30.16,% Slots,,,0.00,5.0,
68.357192097,S1-C5,Retiring,14.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
68.357192097,S1-C5,Frontend_Bound.Frontend_Latency,23.62,% Slots,,rs_events.empty_end,0.00,5.0,
68.357192097,S1-C5,Frontend_Bound.Frontend_Bandwidth,22.67,% Slots,,,0.00,5.0,
68.357192097,S1-C5,Bad_Speculation.Branch_Mispredicts,11.16,% Slots,,br_misp_retired.all_branches,0.00,5.0,
68.357192097,S1-C5,Backend_Bound.Core_Bound,46.24,% Slots,,,0.00,5.0,
68.357192097,S1-C5,Retiring.Microcode_Sequencer,7.28,% Slots,,idq.ms_uops,0.00,5.36,
68.357192097,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.55,% Clocks,,,0.00,5.36,
68.357192097,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
68.357192097,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.75,% Clocks,,idq.ms_switches,0.00,5.36,
68.357192097,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.84,% Core_Clocks,,,0.00,5.23,
68.357192097,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.75,% Core_Clocks,,,0.00,5.04,
68.357192097,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,79.20,% Clocks,,,0.00,5.34,
68.357192097,S1-C5-T0,MUX,4.99,%,,,0.00,100.0,
68.357192097,S1-C6,Frontend_Bound,42.29,% Slots,,,0.00,5.0,
68.357192097,S1-C6,Backend_Bound,35.15,% Slots,,,0.00,5.0,
68.357192097,S1-C6,Retiring,12.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
68.357192097,S1-C6,Frontend_Bound.Frontend_Latency,86.22,% Slots,,rs_events.empty_end,0.00,5.0,<==
68.357192097,S1-C6,Backend_Bound.Memory_Bound,31.62,% Slots,,,0.00,5.0,
68.357192097,S1-C6,Retiring.Microcode_Sequencer,5.49,% Slots,,idq.ms_uops,0.00,5.35,
68.357192097,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.77,% Clocks,,,0.00,5.36,
68.357192097,S1-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.11,% Clocks,,itlb_misses.walk_completed,0.00,5.36,
68.357192097,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
68.357192097,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.90,% Clocks,,idq.ms_switches,0.00,5.36,
68.357192097,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,
68.357192097,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,9.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
68.357192097,S1-C6-T0,MUX,4.98,%,,,0.00,100.0,
68.357192097,S1-C7,Frontend_Bound,35.35,% Slots,,,0.00,5.0,
68.357192097,S1-C7,Backend_Bound,44.54,% Slots,,,0.00,5.0,<==
68.357192097,S1-C7,Retiring,8.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
68.357192097,S1-C7,Frontend_Bound.Frontend_Latency,52.32,% Slots,,rs_events.empty_end,0.00,4.99,
68.357192097,S1-C7,Retiring.Microcode_Sequencer,4.67,% Slots,,idq.ms_uops,0.00,5.36,
68.357192097,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,17.89,% Clocks,,,0.00,5.35,
68.357192097,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
68.357192097,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.97,% Clocks,,idq.ms_switches,0.00,5.35,
68.357192097,S1-C7-T0,MUX,4.99,%,,,0.00,100.0,
68.357192097,S0-C0-T1,MUX,4.98,%,,,0.00,100.0,
68.357192097,S0-C1-T1,MUX,4.99,%,,,0.00,100.0,
68.357192097,S0-C2-T1,MUX,4.98,%,,,0.00,100.0,
68.357192097,S0-C3-T1,MUX,4.98,%,,,0.00,100.0,
68.357192097,S0-C4-T1,MUX,4.98,%,,,0.00,100.0,
68.357192097,S0-C5-T1,MUX,4.98,%,,,0.00,100.0,
68.357192097,S0-C6-T1,MUX,4.98,%,,,0.00,100.0,
68.357192097,S0-C7-T1,MUX,4.99,%,,,0.00,100.0,
68.357192097,S1-C0-T1,MUX,4.98,%,,,0.00,100.0,
68.357192097,S1-C1-T1,MUX,4.99,%,,,0.00,100.0,
68.357192097,S1-C2-T1,MUX,4.99,%,,,0.00,100.0,
68.357192097,S1-C3-T1,MUX,4.99,%,,,0.00,100.0,
68.357192097,S1-C4-T1,MUX,4.98,%,,,0.00,100.0,
68.357192097,S1-C5-T1,MUX,4.99,%,,,0.00,100.0,
68.357192097,S1-C6-T1,MUX,4.98,%,,,0.00,100.0,
68.357192097,S1-C7-T1,MUX,4.99,%,,,0.00,100.0,
# 4.0-full on Intel(R) Xeon(R) CPU E5-2620 v4 @ 2.10GHz
