INFO: [VRFC 10-163] Analyzing VHDL file "Z:/University/Architettura Sistemi Digitali/VHDL/exercise/exe 8.1 new/exe 8.1.srcs/sources_1/imports/new/decoder_4_16.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decoder_4_16'
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/University/Architettura Sistemi Digitali/VHDL/exercise/exe 8.1 new/exe 8.1.srcs/sources_1/new/A.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'A'
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/University/Architettura Sistemi Digitali/VHDL/exercise/exe 8.1 new/exe 8.1.srcs/sources_1/new/sys.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'A_B'
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/University/Architettura Sistemi Digitali/VHDL/exercise/exe 8.1 new/exe 8.1.srcs/sim_1/new/A_B_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'A_B_tb'
