Cáº¥u HÃ¬nh Timer
BÆ°á»›c 1: TÃ­nh ToÃ¡n CÃ¡c Tham Sá»‘

Chá»n Táº§n Sá»‘ Xung Clock: XÃ¡c Ä‘á»‹nh táº§n sá»‘ cá»§a xung clock cho timer. VÃ­ dá»¥, giáº£ sá»­ xung clock lÃ  72 MHz (táº§n sá»‘ máº·c Ä‘á»‹nh náº¿u khÃ´ng cáº¥u hÃ¬nh khÃ¡c).

TÃ­nh ToÃ¡n ARR vÃ  PSC:

ARR (Auto-Reload Register): XÃ¡c Ä‘á»‹nh giÃ¡ trá»‹ giá»›i háº¡n Ä‘áº¿m cá»§a timer.
PSC (Prescaler): XÃ¡c Ä‘á»‹nh giÃ¡ trá»‹ phÃ¢n chia táº§n sá»‘ cá»§a clock.
CNT (Counter Register): GiÃ¡ trá»‹ báº¯t Ä‘áº§u cá»§a bá»™ Ä‘áº¿m, thÆ°á»ng lÃ  0.
VÃ­ dá»¥: Náº¿u báº¡n muá»‘n cÃ³ má»™t khoáº£ng thá»i gian T = 1 giÃ¢y, thÃ¬ táº§n sá»‘ cá»§a timer sau phÃ¢n chia lÃ  
ğ‘“
timer
=
ğ‘“
clock
PSC
+
1
f 
timer
â€‹
 = 
PSC+1
f 
clock
â€‹
 
â€‹
 . Vá»›i 
ğ‘“
clock
=
72
Â MHz
f 
clock
â€‹
 =72Â MHz vÃ  PSC = 71, thÃ¬ 
ğ‘“
timer
=
72
Â MHz
72
=
1
Â kHz
f 
timer
â€‹
 = 
72
72Â MHz
â€‹
 =1Â kHz.

Äá»ƒ Ä‘áº¡t Ä‘Æ°á»£c má»™t khoáº£ng thá»i gian 1 giÃ¢y, ARR pháº£i lÃ  
ğ‘“
timer
T
âˆ’
1
T
f 
timer
â€‹
 
â€‹
 âˆ’1, tÆ°Æ¡ng Ä‘Æ°Æ¡ng vá»›i 1000 - 1 = 999.

BÆ°á»›c 2: Cáº¥u HÃ¬nh CÃ¡c ÄÄƒng KÃ½ (Registers)

CR1 (Control Register 1):

Bit 7: Äáº·t cháº¿ Ä‘á»™ ARR tá»± Ä‘á»™ng náº¡p láº¡i.
Bit 4: Cháº¿ Ä‘á»™ Ä‘áº¿m lÃªn (Counter Up).
Bit 2 vÃ  Bit 1: LÆ°u giÃ¡ trá»‹ Ä‘áº¿m (Update).
CR2 (Control Register 2):

Bit 0: KÃ­ch hoáº¡t cáº­p nháº­t (Update Generation).
Äáº·t Bit 0 CR1: KÃ­ch hoáº¡t timer.

Cáº¥u HÃ¬nh PWM
BÆ°á»›c 1: Cáº¥u HÃ¬nh Timer (TÆ°Æ¡ng Tá»± NhÆ° BÆ°á»›c 1 TrÃªn)

BÆ°á»›c 2: Cáº¥u HÃ¬nh Timer (TÆ°Æ¡ng Tá»± NhÆ° BÆ°á»›c 2 TrÃªn)

BÆ°á»›c 3: Cáº¥u HÃ¬nh GPIO

Thiáº¿t láº­p Cháº¿ Äá»™ Alternate Function (AF): Äáº£m báº£o chÃ¢n GPIO tÆ°Æ¡ng á»©ng vá»›i PWM á»Ÿ cháº¿ Ä‘á»™ AF.
BÆ°á»›c 4: Cáº¥u HÃ¬nh PWM Mode

CCMR1 (Capture/Compare Mode Register 1):
Chá»n cháº¿ Ä‘á»™ PWM Mode 1 (CÃ i Ä‘áº·t 110) Ä‘á»ƒ Ä‘áº¿m tá»« 0 Ä‘áº¿n ARR.
BÆ°á»›c 5: Cáº¥u HÃ¬nh Channel

CCRx (Capture/Compare Register x): Äáº·t giÃ¡ trá»‹ PWM cho kÃªnh (percent) cáº§n thiáº¿t.
BÆ°á»›c 6: KÃ­ch Hoáº¡t Capture/Compare

CCER (Capture/Compare Enable Register): Äáº·t giÃ¡ trá»‹ CCER = 1 Ä‘á»ƒ kÃ­ch hoáº¡t chá»©c nÄƒng capture/compare.
BÆ°á»›c 7: KÃ­ch Hoáº¡t Timer

CR1 (Control Register 1): Äáº·t bit 0 UG Ä‘á»ƒ kÃ­ch hoáº¡t cáº­p nháº­t (Update Generation) vÃ  báº­t bá»™ Ä‘áº¿m.
