1. 106405364 具有串联测试电路的二极管寿命测试仪
CN
15.02.2017
G01R 31/26 Loading...
G01R 31/26
Loading...
201610795105.X
吉林华微电子股份有限公司
钮立君
G01R 31/26
Loading...
具有串联测试电路的二极管寿命测试仪，属于二极管老化测试领域，为了解决现有二极管测试仪无法实现大批量二极管的老化测试，一体化工控机分别与可编程控制器和温度控制器连接；可编程控制器分别与数字量模块和模拟量模块连接，数字量模块分别与冷却箱和测试板相连，模拟量模块与恒流电源相连；温度控制器连接四块测试板，将检测结果传输到一体化工控机上；四个恒流电源分别与四块测试板连接，为二极管测试提供恒定的电流，可编程控制器通过模拟量模块调节恒流电源的电流大小，实现不同型号二极管的测试；冷却箱设置四个通道，每个通道安装八个风机，四个送风四个排风；测试板放置到冷却箱内，该测试仪既保证电流的一致性又降低成本。
2. 106409911 具有内场板结构与P型栅结合的耐压漂移区的半导体器件
CN
15.02.2017
H01L 29/78 Loading...
H01L 29/78
Loading...
201610796375.2
吉林华微电子股份有限公司
左义忠
H01L 29/78
Loading...
具有内场板结构与P型栅相结合的耐压漂移区的半导体器件涉及半导体器件领域，解决了现有技术中半导体器件耐压低，工艺复杂和制作设备昂贵的问题，该半导体器件的耐压漂移区从下至上包括：高掺杂浓度的低阻衬底层N++，低掺杂浓度的高阻层N‑，和较高掺杂浓度的低阻层N；在低阻层N上进行硅刻蚀形成沟槽或孔，沟槽或深度为到达或接近低掺杂浓度的高阻层N‑，在沟槽或孔内制作P栅和绝缘层；在绝缘层内制作电极。本发明结构及工艺简单，制造成本低。在内场板结构的沟槽或孔的底形成P型栅，结合内场板结构，实现器件的高耐压，降低了通态电阻或压降。以600V的VDMOSFET器件为例，采用该耐压漂移区，在同等芯片面积下，通态电阻可以降低20％以上。
3. 205845957 一种MOSFET器件
CN
28.12.2016
H01L 29/40 Loading...
H01L 29/40
Loading...
201620786973.7
吉林华微电子股份有限公司
左义忠
H01L 29/40
Loading...
本实用新型涉及半导体器件技术领域，尤其涉及一种MOSFET器件。其包括肖特基二极管和沟槽MOSFET，沟槽MOSFET由下到上依次包括N+衬底、耐压漂移区、P型体区外延层和N+源区外延层；在沟槽MOSFET的上端开设有栅区沟槽和肖特基沟槽，且两者均位于耐压漂移区内，肖特基沟槽深于栅区沟槽；在栅区沟槽内固定设置有栅电极，栅电极与栅区沟槽间存在栅氧化层，栅电极的上半部分外围设置有栅电极绝缘保护层；肖特基二极管的下端与肖特基沟槽配合；肖特基二极管与沟槽MOSFET的源极公用金属电极。本实用新型提供的MOSFET器件，能够增强栅氧化层的可靠性，制造成本得以降低。
4. 205845958 一种IGBT器件
CN
28.12.2016
H01L 29/739 Loading...
H01L 29/739
Loading...
201620786864.5
吉林华微电子股份有限公司
刘广海
H01L 29/739
Loading...
本实用新型涉及半导体器件技术领域，尤其涉及一种IGBT器件。其包括肖特基二极管和沟槽MOSFET，沟槽MOSFET由下到上依次包括P+衬底、耐压漂移区、P型体区外延层和N+源区外延层；在沟槽MOSFET的上端开设有栅区沟槽和肖特基沟槽，且两者均位于耐压漂移区内，肖特基沟槽深于栅区沟槽；在栅区沟槽内固定设置有栅电极，栅电极与栅区沟槽间存在栅氧化层，栅电极的上半部分外围设置有栅电极绝缘保护层；肖特基二极管的下端与肖特基沟槽配合；肖特基二极管与沟槽MOSFET的源极公用金属电极。本实用新型提供的IGBT器件，能够增强栅氧化层的可靠性，制造成本得以降低。
5. 106206754 一种改善恢复时间和软度的快恢复二极管
CN
07.12.2016
H01L 29/868 Loading...
H01L 29/868
Loading...
102016000797308
吉林华微电子股份有限公司
左义忠
H01L 29/868
Loading...
一种改善恢复时间和软度的快恢复二极管涉及半导体器件领域，该二极管减少发射区面积，即减少少数载流子注入的PN结的面积。在所述二极管的发射区等间距制作凹槽，所述凹槽的深度大于发射区的深度；在所述凹槽内制作绝缘层，使耐压漂移区与金属电极隔离。在通过选择性掺杂扩散形成的发射区之间制作绝缘层，使耐压漂移区与金属电极隔离。减少发射区面积，可以减少注入到耐压漂移区的少数载流子数量，调整漂移区的少数载流子注入水平。使注入到漂移区的少数载流子出现疏密相间的分布结果，可以改善快恢复二极管的温度稳定性。加快了PN结上电容的放电速度，减少了PN结区的恢复时间，减缓了漂移区的少数载流子消失的速度，改善了二极管恢复软度。
6. 205721294 半导体甩干机控制器
CN
23.11.2016
G05B 19/05 Loading...
G05B 19/05
Loading...
201620269373.3
吉林华微电子股份有限公司
杨虎
G05B 19/05
Loading...
半导体甩干机控制器，涉及半导体设备领域，解决现有半导体甩干机控制器存在因使用年限长而导致不稳定且故障率高的问题，本实用新型包括PLC控制器、电机驱动板、文本显示器、直流电源、指针式转速表、电机使能继电器、转速切换继电器、电机旋转继电器、喷淋转速调整电位器和甩干转速调整电位器；所述控制器分别与文本显示器、电机驱动板、直流电源、指针式转速表、喷淋转速调整电位器、甩干转速调整电位器、电机使能继电器、转速切换继电器以及电机旋转继电器连接，所述电机驱动板与直流电机连接。本新型具备操作简单，故障率低，维修方便，备件成本低，使用寿命长，可以随时根据用户需求进行功能扩展等特点。
7. 106098752 一种IGBT器件及其制造方法
CN
09.11.2016
H01L 29/06 Loading...
H01L 29/06
Loading...
201610589954.X
吉林华微电子股份有限公司
左义忠
H01L 29/06
Loading...
本发明涉及半导体器件技术领域，更具体地讲，涉及IGBT器件结构与制造技术，包括源极金属、P+层、N区和栅电极区P+层位于最底层，向上依次设置N区、栅电极区和源极金属，源极金属与N区之间形成肖特基结，N区设置有第一凹槽和第二凹槽，且第二凹槽深度大于第一凹槽深度，栅电极区位于第一凹槽内，其中第一凹槽为MOSFET的栅沟槽，第二凹槽为肖特基源区的沟槽，肖特基源区的沟槽深度大于MOSFET的栅沟槽深度，在器件承载电压的时候，肖特基结对MOSFET栅沟槽底部形成电场屏蔽，来降低MOSFET栅沟槽底部电场，改善MOSFET的可靠性，进而提高IGBT器件的可靠性。
8. 106098561 一种MOSFET器件的制造方法及其器件
CN
09.11.2016
H01L 21/336 Loading...
H01L 21/336
Loading...
201610590007.2
吉林华微电子股份有限公司
左义忠
H01L 21/336
Loading...
本发明涉及半导体技术领域，尤其涉及一种MOSFET器件的制造方法及其器件。其中，方法利用外延技术，由重掺杂的N型宽禁带半导体材料作为衬底，依次同质外延出耐压漂移区、P型体区外延层以及N+源区外延层，形成基体；利用光刻及刻蚀技术，在基体上开设栅区沟槽和肖特基沟槽；在栅区沟槽内壁经热氧化形成栅氧化层，在栅氧化层的内壁，通过淀积、光刻、刻蚀形成栅电极；在栅电极外表面进行钝化层淀积，经光刻、刻蚀形成栅电极绝缘保护层；在肖特基沟槽的表面进行肖特基势垒金属淀积、退火，形成肖特基二极管；最终得到MOSFET器件。本发明提供的MOSFET器件的制造方法及其器件，省去了杂质掺杂及扩散工艺，增强了栅氧化层的可靠性。
9. 106024867 一种MOSFET器件及其制造方法
CN
12.10.2016
H01L 29/40 Loading...
H01L 29/40
Loading...
102016000589981
吉林华微电子股份有限公司
左义忠
H01L 29/40
Loading...
本发明涉及半导体器件技术领域，具体而言，涉及一种MOSFET器件及其制造方法，包括N+层、N区、栅电极区和源极金属，N+层上依次设置有N区、栅电极区和源极金属，源极金属与N区之间形成肖特基结，N区设置有第一凹槽和第二凹槽，且第二凹槽深度大于第一凹槽深度，栅电极区位于第一凹槽内，其中N区顶部上有MOSFET的沟道，沟道为肖特基结的势垒区，沟道长度非常短，可以在一定程度上克服MOSFET的沟道电子迁移率低沟道电阻大的问题，第一凹槽为MOSFET的栅沟槽，第二凹槽为肖特基源区的沟槽，而且第二凹槽的深度大于第一凹槽的深度，在器件承载电压的时候，肖特基结对MOSFET栅沟槽底部形成电场屏蔽，来降低MOSFET栅沟槽底部电场，改善MOSFET的可靠性。
10. 105977157 一种IGBT器件的制造方法及其器件
CN
28.09.2016
H01L 21/331 Loading...
H01L 21/331
Loading...
201610589984.0
吉林华微电子股份有限公司
刘广海
H01L 21/331
Loading...
本发明涉及半导体器件技术领域，尤其涉及一种IGBT器件的制造方法及其器件。其中，方法包括利用外延技术，以P+衬底，依次外延出耐压漂移区、P型体区外延层以及N+源区外延层，形成基体；利用光刻及刻蚀技术，在基体上开设栅区沟槽和肖特基沟槽；在栅区沟槽内壁经热氧化形成栅氧化层，在栅氧化层的内壁，通过淀积、光刻、刻蚀形成栅电极；在栅电极外表面进行钝化层淀积，经光刻、刻蚀形成栅电极绝缘保护层；最后在肖特基沟槽的表面进行肖特基势垒金属淀积、退火，形成肖特基二极管；最终得到IGBT器件。本发明提供的IGBT器件的制造方法及其器件，省去了杂质掺杂及扩散工艺，增强了栅氧化层的可靠性。
11. 205522893 CMP专用抛光布的揭除工具
CN
31.08.2016
B32B 38/10 Loading...
B32B 38/10
Loading...
201620226830.0
吉林华微电子股份有限公司
李景仑
B32B 38/10
Loading...
CMP专用抛光布的揭除工具属于半导体器件工艺技术领域。现有技术要求揭除过程必须在抛光盘留有余温时完成；另外，至少需要两人同时用力拉拽；揭除操作十分不便，容易发生磕碰。本实用新型之CMP专用抛光布的揭除工具其特征在于，过卷绕圆棒轴线沿轴向有一个起始扁槽，摇臂垂直于卷绕圆棒轴线，摇臂的一端与卷绕圆棒的一端连接，摇臂的另一端与摇把的一端连接，摇把轴线与卷绕圆棒轴线平行。本实用新型用于半导体衬底片抛光加工工序中。
12. 105739427 半导体甩干机控制器
CN
06.07.2016
G05B 19/05 Loading...
G05B 19/05
Loading...
201610202342.0
吉林华微电子股份有限公司
杨虎
G05B 19/05
Loading...
半导体甩干机控制器，涉及半导体设备领域，解决现有半导体甩干机控制器存在因使用年限长而导致不稳定且故障率高的问题，本发明包括PLC控制器、电机驱动板、文本显示器、直流电源、指针式转速表、电机使能继电器、转速切换继电器、电机旋转继电器、喷淋转速调整电位器和甩干转速调整电位器；所述控制器分别与文本显示器、电机驱动板、直流电源、指针式转速表、喷淋转速调整电位器、甩干转速调整电位器、电机使能继电器、转速切换继电器以及电机旋转继电器连接，所述电机驱动板与直流电机连接。本发明具备操作简单，故障率低，维修方便，备件成本低，使用寿命长，可以随时根据用户需求进行功能扩展等特点。
13. 105742244 硅片裂片崩边阻断方法
CN
06.07.2016
H01L 21/78 Loading...
H01L 21/78
Loading...
201610202363.2
吉林华微电子股份有限公司
季大君
H01L 21/78
Loading...
硅片裂片崩边阻断方法，涉及半导体器件芯片制造技术领域，解决现有半导体芯片在制造过程中，容易出现崩边的问题，本发明采用光刻技术在硅片槽两侧的硅片上刻出图形；在刻出的图形上进行蒸发铝层，并将所述铝层覆盖至划片槽两侧；所述划片槽两侧的铝层距离划片槽的宽度为22μm；采用划片刀沿划片槽进行切割，获得切割图形。本发明所述的方法在遇到增加的铝层后将停止向芯片的有效区内延伸。采用本发明所述的方法阻止了崩边直接延伸至芯粒内部与芯粒接触，进而造成的崩边出现废品的问题。
14. 205194704 具有二维金属电极的有电导调制的四极功率半导体器件
CN
27.04.2016
H01L 29/78 Loading...
H01L 29/78
Loading...
201520857858.X
吉林华微电子股份有限公司
左义忠
H01L 29/78
Loading...
具有二维金属电极的有电导调制的四极功率半导体器件，属半导体分离功率器件领域，针对IGBT设计和制造难度大的问题，VDMOSFET器件芯片由多个VDMOSFET原胞并联且依次相接而成，多个二极管设置在多个原胞之间，任意两个原胞之间插入一个二极管，二极管与VDMOSFET共用耐压漂移区，二极管的阴极通过上部绝缘层与VDMOSFET的源极金属隔离，且在源极金属之上并联形成第二层金属电极；二极管的阳极与VDMOSFET的漏极共用；二极管的阴极与源极金属成二维结构，二个金属电极之间通过上部绝缘层隔离，VDMOSFET的栅极多晶与源极金属通过下部绝缘层隔离引出金属栅极，进而形成四电极的场控功率器件。
15. 204243046 半导体器件的具有表面超级结结构的终端
CN
01.04.2015
H01L 29/06 Loading...
H01L 29/06
Loading...
201420622766.9
吉林华微电子股份有限公司
左义忠
H01L 29/06
Loading...
半导体器件的具有表面超级结结构的终端使得半导体器件具有良好的耐压和稳定性，属于半导体器件技术领域。现有技术器件制作工艺有待简化，器件耐压性能有待提高。在本实用新型之半导体器件的具有表面超级结结构的终端中，所述表面超级结结构由多个P型杂质区和N型杂质区交替排列构成，其特征在于，所述表面超级结结构位于器件芯片终端表面，每个P型杂质区、N型杂质区从有源区边界延伸到芯片边缘。本实用新型能够降低半导体器件芯片终端表面电场强度，芯片终端单位宽度的耐压水平得到明显提高，耐压能力甚至能够等效于绝缘体。同时，制作表面超级结结构的工艺非常常规和简单。
16. 204243047 沟槽超级结半导体器件的正交超级结拐角终端
CN
01.04.2015
H01L 29/06 Loading...
H01L 29/06
Loading...
201420660458.5
吉林华微电子股份有限公司
左义忠
H01L 29/06
Loading...
沟槽超级结半导体器件的正交超级结拐角终端属于半导体器件技术领域。在现有沟槽超级结半导体器件的超级结终端的超级结拐角终端中，交替排列的P型柱和N型柱呈扇形分布，P型柱和N型柱内的电荷不平衡，致使器件耐压性能不良。本实用新型之沟槽超级结半导体器件的正交超级结拐角终端由交替排列的P型柱和N型柱构成，其特征在于，构成正交超级结拐角终端的交替排列的P型柱和N型柱其走向在与矩形芯片一个直角边终端的超级结平行的同时，与所述直角边终端相邻的另一个直角边终端的超级结垂直。这种正交形态遵从既存晶向，晶向匹配，能够避免填充空洞的形成。
17. 203774301 具有沟槽侧面的引线框架
CN
13.08.2014
H01L 23/495 Loading...
H01L 23/495
Loading...
201420120155.4
吉林华微电子股份有限公司
王林祥
H01L 23/495
Loading...
具有沟槽侧面的引线框架属于半导体器件技术领域。现有技术存在的问题有：1.防水槽深度只有0.05～0.10毫米，如果加深则会导致芯片部、连接部的平整度下降，深度过浅的防水槽阻断效果较差；2.V字形防水槽占用部分芯片部面积，使芯片的尺寸受到限制；3.封装料与引线框架的结合强度较低。本实用新型之具有沟槽侧面的引线框架在散热固定部与芯片部之间的连接部正面设有横贯左右的矩形防水槽，其特征在于，在连接部正面以及芯片部两侧边缘的正面、背面分布网状压痕；在芯片部两侧侧面沿边缘走向分布V字形深槽；中间管脚与芯片部连接部分的正面表面低于芯片部正面表面。应用于采用TO-220引线框架的半导体器件的制造领域。
18. 202736911 触发电流对称的双向晶闸管
CN
13.02.2013
H01L 23/58 Loading...
H01L 23/58
Loading...
201220300404.9
吉林华微电子股份有限公司
邵长海
H01L 23/58
Loading...
触发电流对称的双向晶闸管属于半导体器件制造技术领域。现有双向晶闸管触发电流对称性较差，对于有些对触发电流对称性要求较高的应用领域，这种器件不能满足其要求。本实用新型具有NPNPN五层结构，主电极MT1位于器件上表面，主电极MT2位于器件下表面，公用的门电极G位于器件上表面，其特征在于，在器件上表面P-区上、N+区与门极G相邻处，由主电极MT1与P-区接触区域形成一个直接旁路短路区，该直接旁路短路区是一个条形导电区，与相邻的管芯划片线平行，宽度为10~100μm。本实用新型Ⅰ+触发的触发电流IGTⅠ与Ⅲ-触发的触发电流IGTⅢ相当，触发电流对称，实现电参数的最优化。
19. 202662613 硅片正反两面各压一条线的JFET二极管
CN
09.01.2013
H01L 29/808 Loading...
H01L 29/808
Loading...
201220271997.0
吉林华微电子股份有限公司
孙传帮
H01L 29/808
Loading...
本实用新型涉及一种硅片正反两面各压一条线的JFET二极管，属于半导体器件制造技术领域。现有JFET二极管单芯占用硅片面积较大，硅片材料利用率低，造成材料浪费，成本增加。本实用新型采用通常压线设备及铝引线，漏极压线区D位于硅片正面一侧，其特征在于，条状深磷区位于硅片正面另一侧的源极压线区位置，深磷区将源极与硅片背面导通，整个硅片背面成为源极压线区。本实用新型之方案用于JFET二极管制造，可以减小JFET二极管在制造过程中的单芯占用硅片面积，由于硅片用料的节省、封装工艺的简化以及成品率的提高，整只JFET二极管的制造成本至少降低5%。
20. 201594532 定位针在塑封料挤压下可回缩的半导体器件全包封模具
CN
29.09.2010
H01L 21/56 Loading...
H01L 21/56
Loading...
200920094211.0
吉林华微电子股份有限公司
王林祥
H01L 21/56
Loading...
定位针在塑封料挤压下可回缩的半导体器件全包封模具属于半导体器件封装技术领域。现有技术存在的问题是需要人工堵孔，不仅耗费人力物力而且效率低；外观不良品率高。本实用新型之全包封模具包括上成型条、下成型条，以及若干分布在针板上的定位针，上成型条、下成型条合模后，在二者之间形成若干注塑型腔，固定杆穿过下成型条边缘固定孔和针板边缘固定孔，并固定下成型条，定位针穿过下成型条，端部进入注塑型腔内，在固定杆的针板上面和下面分别有上限位环和下限位环，针板能够沿固定杆在上限位环和下限位环之间移动，针板同时由复位弹簧支撑，固定杆和复位弹簧以底板为共同基础，复位弹簧具有弹力调整机构。在半导体器件封装的同时完成堵孔。
21. 201514935 边缘不对称倒角单晶片
CN
23.06.2010
H01L 21/02 Loading...
H01L 21/02
Loading...
200920093957.X
吉林华微电子股份有限公司
商亚峰
H01L 21/02
Loading...
边缘不对称倒角单晶片属于半导体器件制造技术领域。现有单晶片边缘倒角为对称倒角，当将单晶片一侧的扩散层去除后，边缘倒角变成不对称倒角，这种不对称倒角应力大，容易导致崩边、暗纹碎片，碎片率上升，成本增加。本实用新型所涉及的单晶片是一种在半导体器件制造过程中的中间产品，由经滚圆加工的硅单晶棒切割而成，呈圆片状，被划分为两层，即去除层和保留层，单晶片边缘倒角为不对称倒角，并且，与单晶片划分为去除层和保留层相对应，单晶片边缘倒角也划分为两部分，即去除层倒角和保留层倒角，保留层倒角为对称倒角。本实用新型应用于半导体器件制造领域中的衬底片加工工序中。
22. 201374325 TO－220S引线框架传动夹具
CN
30.12.2009
H01L 21/687 Loading...
H01L 21/687
Loading...
200820072943.5
吉林华微电子股份有限公司
赵鑫
H01L 21/687
Loading...
TO－220S引线框架传动夹具属于半导体器件技术领域。采用TO－220S引线框架的器件在裂片、粘片工序中因引线框架不具有带有固定孔的固定部，所以无法使用自动粘片设备完成裂片、粘片，人工操作导致芯片崩边废品率高、生产效率低。本实用新型由若干夹具单元并肩连接构成，每个夹具单元由传动部、夹持部组成，二者为一个连续整体的两部分，厚度相同，厚度范围c＝1.2～1.3mm，在传动部上有一个传动孔，二者几何同心，在夹持部上有一个U形插槽，开口朝向背离传动部的方向。TO－220S引线框架由TO－220S引线框架传动夹具夹持，一起在自动粘片设备中传动，实现了采用TO－220S引线框架的器件的裂片、粘片工序的机械化。
23. 101607377 Single chip edge asymmetrical chamfering processing method
CN
23.12.2009
B24B 9/06 Loading...
B24B 9/06
Loading...
200910067253.X
Jilin Sino-Microelectronics Co., Ltd.
Shang Yafeng
B24B 9/06
Loading...
The invention relates to a single chip edge asymmetrical chamfer processing method, belonging to the field of manufacturing technology of semiconductor devices. The existing single chip edge chamfer is a symmetrical chamfer, and when a diffusion layer arranged at one side of a single chip is removed, the edge chamfer is changed into an asymmetrical chamfer which has high stress and easily causes the edge to be broken and have dark fringe fragment. The method comprises: a single-crystal bar is rounded and then is cut vertically to an axis of the single-crystal bar, so that the disc-shaped single chip can be obtained and then is divided into two parts which are a removing layer and a reserving layer; the edge chamfer of the removing layer is formed into a shape, and the edge chamfer of the reserving layer is formed into another shape; furthermore, the formed chamfer of the reserving layer is correspondingly positioned at the part of the half thickness of the reserving layer and is symmetrical with a plane which is parallel to the surface of the single chip; finally, the single chip edge chamfer formed by the chamfer of the removing layer and the chamfer of the reserving layer is correspondingly positioned at the part of the half thickness of the single chip and is not symmetrical with the plane that is parallel to the surface of the single chip. The method can be applied to substrate slice processing procedures in the manufacturing field of the semiconductor devices.
24. 101504954 High voltage power fast recovery diode and manufacturing method thereof
CN
12.08.2009
H01L 29/861 Loading...
H01L 29/861
Loading...
200910066582.2
Jilin Sino-Microelectronics Co., Ltd.
Jia Yunpeng
H01L 29/861
Loading...
The invention relates to a high-voltage power-fast-recovery diode and a method for manufacturing the same, which belong to the technical field of semiconductor devices. The forward voltage drop of the prior high-voltage power-fast-recovery diode shows a negative temperature characteristic, thus the thermal reliability is poor. The main junction depth of the high-voltage power-fast-recovery diode is between 1 and 3 microns, and the doping density is between 1E16 and 1E18 cm<-3>. A junction terminal is formed by compounding a phosphonium-doped polycrystalline silicon layer field plate and an aluminum electrode field plate, wherein an aluminum electrode is conducted with a phosphonium-doped polycrystalline silicon layer, the aluminum electrode field plate is a multistage field plate or a stepless gradually-changing field plate, and a dielectric layer is positioned between a silicon high-resistance layer and the phosphonium-doped polycrystalline silicon layer and the aluminum electrode field plate. The technological parameters for the manufacturing method to prepare a main junction comprise the following: the temperature is between 1,050 and 1,150 DEG C, the junction pushing time is between 60 and 300 minutes, and the injection dosage is controlled to be between 1*10<12> and 5*10<14> cm<-2>. The dielectric layer is manufactured on the silicon high-resistance layer provided with the main junction, and the main junction is exposed; a part close to the main junction on the dielectric layer is manufactured with the phosphonium-doped polycrystalline silicon layer field plate at the position close to the main junction; and finally the aluminum electrode field plate is manufactured, and the aluminum electrode field plate is conducted with the main junction and the phosphonium-doped polycrystalline silicon layer field plate and covers part of the dielectric layer.
25. 201289847 以塑封料部分取代引线框架材料的器件
CN
12.08.2009
H01L 23/495 Loading...
H01L 23/495
Loading...
200820072477.0
吉林华微电子股份有限公司
纪全新
H01L 23/495
Loading...
以塑封料部分取代引线框架材料的器件属于半导体器件技术领域。现有技术器件的固定部、芯片部的厚度尺寸以及固定部的长度尺寸偏大，铜材消耗量大，器件重量、电镀面积随之增大。本实用新型的固定部的厚度小于1.2mm、大于0.4mm，芯片部的厚度为1.2～1.3mm；或者固定部和芯片部的厚度相同且小于1.2mm、大于0.4mm；塑封体从管脚根部一直延伸至固定部的端部，并将固定部塑封，固定部与塑封层的总厚度为1.8～2.8mm。本实用新型应用于TO－220系列半导体器件制造领域。
26. 101393929 Thyristor for terminal semi-conductor discrete device with dual positive oblique angle slots and manufacturing method thereof
CN
25.03.2009
H01L 29/74 Loading...
H01L 29/74
Loading...
200810051398.6
Jilin Sino-Microelectronics Co., Ltd.
Shao Changhai
H01L 29/74
Loading...
A semiconductor discrete device silicon controlled rectifier with double positive oblique grooves and a manufacturing method thereof belong to the technical field of semiconductor devices and the technical field of semiconductor device manufacturing respectively. The device adopted in the prior art is a double-sided positive oblique structure device, and the manufacturing method thereof comprises the following steps: processing a four-layer-three-edge structured chip into the shape of a round slice; holding the chip for high speed rotation; and using a V-shaped sharpener to grind the chip until a V-shaped groove is formed on the side surface of the chip, so that a double-sided positive oblique structure is formed. The problems are that chips can only be processed slice by slice, and the products are but large-size chips. The manufacturing method provided by the invention comprises the steps as follows: spreading an isolation region on an N-type single silicon wafer; cutting the single silicon wafer into a plurality of rectangular chips with double positive oblique grooves formed on the periphery of the end face of the N plus region on each chip, wherein, the upper end of each double positive oblique groove originates from the dividing area between the isolation region and the upper P region, and the lower end thereof terminates in the N minus region, with both the included angle Theta formed between the double positive oblique groove and the bottom surface of the upper P region, and the included angle Beta formed between the double positive oblique groove and the tangent of the consequent intersection point on the arc interface are less than ninety degrees; and cutting the N-type single silicon wafer along the center line of the isolation region to achieve the plurality of rectangular chips. The invention can be applied to the technical field of semiconductor discrete device silicon controlled rectifier manufacturing.
27. 101393926 Bipolar transistor power device having P zone and low doping separation manufacturing method thereof
CN
25.03.2009
H01L 29/72 Loading...
H01L 29/72
Loading...
200810051399.0
Jilin Sino-Microelectronics Co., Ltd.
Jia Xuchu
H01L 29/72
Loading...
The invention relates to a bipolar transistor power device with a P-region, and a manufacturing method thereof which involves adopting the low doping isolation technology, and the invention belongs to the technical field of micro-electronics. The prior art is characterized in that the central region at the upper part of an N-diffusion layer is pushed and knotted to form a base region P plus region as heavy boron diffuses; and the P plus region is doped to form an N plus region with both the size of a terminal and the size of silicon chip baiting rendered lager. The invention is characterized in that the central region at the upper part of the N-diffusion layer is pushed and knotted to form a base region P- region as light boron diffuses; and the P minus region is pushed and knotted to form the base region P plus region as heavy boron diffuses; and then the P plus region is doped to form the N plus region with graded joint junction which ensures that the device remains voltage-resistant, and that the size of the terminal is smaller. The invention can be applied to the technical field of bipolar transistor power device manufacturing.
28. 101150067 A phosphor adulterated and impurity absorption method
CN
26.03.2008
H01L 21/322 Loading...
H01L 21/322
Loading...
200710056293.5
Jilinhua Micro Electronic Co., Ltd.
Liu Guanghai
H01L 21/322
Loading...
This invention relates to a miscellaneous-doped phosphate absorption method, in which, a basic region is formed to a silicon chip after B-diffusion, then P-doped pre-diffusion is done to the positive of the silicon chip and P-absorption pre-diffusion is made to the back and finally P-main diffusion is done, and the concentration of the P-doped miscellaneous absorption is higher than that of miscellaneous and phosphate doping and the technology is simplified.
29. 101030529 Production of polishing sheet single-sided main diffusion
CN
05.09.2007
H01L 21/02 Loading...
H01L 21/02
Loading...
200710055275.5
Huawei Electronic Co., Ltd., Jilin
Wang Xin
H01L 21/02
Loading...
The invention is concerned with single side main pervasion production of diffusing polishing slice, belonging to semiconductor device production process field. Whether the existing pre-pervasion and main-pervasion method, the pervasion process carries at the both sides of Silicon at the same time and the structure of Silicon is the shape of N+-N--N+, while the structure of diffusing polishing slice for producing semiconductor device is the shape of N+-N-, and it will cut off the N+ layer of one side through reducing polishing process. This invention creates masking layer to prevent pervasion at one side of Silicon, or cuts the pre-pervasion layer at one side of pervasion before the main pervasion process to keep the main pervasion take place on one side of Silicon. Thus, the thinner Silicon, such as 300 to 400 mu m, can reach the aim with saving Silicon material and is fit for semiconductor device production.
30. 101017849 A compound bar, bar source self-separating VDMOS, 1GBT power unit and its making technology
CN
15.08.2007
H01L 29/78 Loading...
H01L 29/78
Loading...
200710037558.7
Shanghai Fuwa Micro-electronics Co., Ltd.
Shao Guangping
H01L 29/78
Loading...
The invention relates to VDMOS and IGBT power device with composite grid and self-isolated grid-source. Wherein, it sets a thermal-oxidized SiO2 grid between source and multicrystal Si grid, and adds a Si3N4 layer to form a composite grid together with last grid to increase grid yield. Compared with prior art, this invention increase can fast shield grid window and generate only -very-thin oxidation layer to simplify manufacture technology, and needs low cost.
31. 101017850 VDMOS and IGBT power unit using the PSG doping technology and its making process
CN
15.08.2007
H01L 29/78 Loading...
H01L 29/78
Loading...
200710037559.1
Shanghai Fuwa Micro-electronics Co., Ltd.
Shao Guangping
H01L 29/78
Loading...
The invention relates to VDMOS and IGBT power device with PSG doping technology, which comprises: a metal base, an N+ substrate (P+ for IGBT device), an N- extension layer, a P- area, a P+ area, an N+ area with doping source as PSG layer, a thermal-oxidized SiO2 grid, a multicrystal Si grid, a PSG isolation layer for source and grid, and a metal surface layer. This invention decreases photoetching and other procedures to reduce cost and improve work reliability, and has well practicability and economical efficiency.
32. 1571131 Eutectic welding pasting method on semiconductor chip back side
CN
26.01.2005
H01L 21/60 Loading...
H01L 21/60
Loading...
200410010811.6
Jilin Sino-Microelectronics Co., Ltd.
Yang Xiaozhi
H01L 21/60
Loading...
The invention is a method of pasting eutectic solder bumps at semiconductor chip back, in existing technique, the metal evaporate-deposited on the chip silicon substrate is gold system structure or silver system structure, and the material cost is higher; the metal layer generally adopts four-layer structure, and in some projects, some layer or some layers also adopts mixed layer or alloy layer, and these increase the manufacture cost to a certian extent. The invention determines the metal layer to be of a three-layer structure, each layer being a elementary substance layer, namely Cr, Ni and Sn from inside to outside, thus overcoming disadvantages in existing technique. The invention can be applied in the field of semiconductor device manufacture.
33. 2618301 具有增强结合强度的结构和形状的TO－220引线框架
CN
26.05.2004
H01L 23/495 Loading...
H01L 23/495
Loading...
03246375.8
吉林华微电子股份有限公司
李军
H01L 23/495
Loading...
具有增强结构强度的结构和形状的TO－220引线框架，属于半导体分立器件技术领域。现有TO－220引线框架其结构和形状过于简单和平滑，塑封料不能与其牢固结合，导致抗机械冲击性差、间歇工作寿命短和密封不良，易使芯片遭受湿气和腐蚀性气体的侵蚀。本实用新型为这种引线框架设计了豁口、双层槽、凹凸台、销孔和V形划痕。这一设计增加了塑封料与引线框架的结合强度。可应用于半导体分立器件的引线框架技术领域。
34. 1445863 Terminal of Schottky diode controlled by junction barrier and method
CN
01.10.2003
H01L 29/872 Loading...
H01L 29/872
Loading...
03110075.9
Huawei Electronics Co. Ltd. Jilin
Wang Xin
H01L 29/872
Loading...
The present invention uses dual-step skew field plate and reduces junction depth of P+ junction in each active region to make it smaller than depth of main P+ junction in active region at two sides so as to overcome shortcoming of the existing technique as well as uses the thermal oxidation process to produce SiO2 film at bottom layer and the low-temperature and low-pressure CVD process to produce SiO2 film at top layer in the corresponding chip technology, and the corrosion rate of SiO2 film at top layer is controlled to be faster than the corrosion rate of SiO2 film at bottom layer.

