/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [4:0] _01_;
  wire [5:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [10:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [17:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [6:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [9:0] celloutsig_0_19z;
  wire [12:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [8:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [26:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [5:0] celloutsig_0_29z;
  wire [3:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [17:0] celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [14:0] celloutsig_0_50z;
  wire [3:0] celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire [40:0] celloutsig_0_55z;
  wire celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire celloutsig_0_68z;
  wire celloutsig_0_69z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_11z;
  wire [5:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_33z = celloutsig_0_0z ? celloutsig_0_28z : celloutsig_0_15z[3];
  assign celloutsig_0_57z = celloutsig_0_16z ? celloutsig_0_26z : celloutsig_0_30z[2];
  assign celloutsig_1_8z = celloutsig_1_4z ? celloutsig_1_1z : celloutsig_1_3z[0];
  assign celloutsig_0_40z = !(celloutsig_0_23z[5] ? celloutsig_0_8z[2] : celloutsig_0_0z);
  assign celloutsig_1_5z = !(celloutsig_1_1z ? in_data[183] : celloutsig_1_1z);
  assign celloutsig_0_32z = ~(celloutsig_0_11z[8] | celloutsig_0_3z);
  assign celloutsig_0_6z = { celloutsig_0_0z, celloutsig_0_0z, 1'h1 } + { 1'h1, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_1_7z = { celloutsig_1_2z[0], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z } + { in_data[124:121], celloutsig_1_3z };
  assign celloutsig_1_11z = { celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_6z } + celloutsig_1_7z[2:0];
  assign celloutsig_0_8z = { in_data[15:11], celloutsig_0_3z, celloutsig_0_0z } + { in_data[23:19], celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_15z = { in_data[27:25], celloutsig_0_9z, celloutsig_0_10z } + { celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_6z };
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _01_ <= 5'h00;
    else _01_ <= { celloutsig_0_15z[5:2], 1'h1 };
  reg [5:0] _15_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _15_ <= 6'h00;
    else _15_ <= { in_data[68:65], celloutsig_0_24z, celloutsig_0_0z };
  assign { _02_[5:3], _00_, _02_[1:0] } = _15_;
  assign celloutsig_0_68z = celloutsig_0_48z[16:6] === { celloutsig_0_55z[30:28], celloutsig_0_0z, _02_[5:3], _00_, _02_[1:0], celloutsig_0_18z };
  assign celloutsig_0_10z = { celloutsig_0_8z[5:3], celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_8z[6:5], celloutsig_0_8z[3:0], celloutsig_0_0z, celloutsig_0_9z } === { celloutsig_0_8z[4], celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_8z[6], celloutsig_0_8z[4:0], celloutsig_0_0z, celloutsig_0_5z, 1'h1 };
  assign celloutsig_0_28z = { celloutsig_0_11z[4], celloutsig_0_16z, celloutsig_0_26z } === { celloutsig_0_15z[3], 1'h1, celloutsig_0_25z };
  assign celloutsig_0_38z = { celloutsig_0_25z, celloutsig_0_29z, celloutsig_0_0z, celloutsig_0_16z } > { celloutsig_0_13z[11:9], celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_69z = { celloutsig_0_57z, celloutsig_0_26z, celloutsig_0_40z, celloutsig_0_51z, celloutsig_0_61z, celloutsig_0_7z } > celloutsig_0_11z[10:2];
  assign celloutsig_1_1z = in_data[191:187] > in_data[165:161];
  assign celloutsig_1_4z = { in_data[181:176], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } > { celloutsig_1_2z[2:1], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_9z = { celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z } > { celloutsig_1_7z[1:0], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_8z };
  assign celloutsig_0_3z = in_data[78] & ~(celloutsig_0_0z);
  assign celloutsig_0_52z = celloutsig_0_23z[3] & ~(celloutsig_0_27z[23]);
  assign celloutsig_1_18z = celloutsig_1_5z & ~(celloutsig_1_14z);
  assign celloutsig_0_16z = celloutsig_0_15z[3] & ~(celloutsig_0_3z);
  assign celloutsig_0_18z = celloutsig_0_6z[0] & ~(1'h1);
  assign celloutsig_0_22z = celloutsig_0_20z[0] & ~(celloutsig_0_6z[1]);
  assign celloutsig_0_27z = { celloutsig_0_15z[2], celloutsig_0_15z, celloutsig_0_26z, celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_21z, celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_4z } % { 1'h1, celloutsig_0_23z[6:4], celloutsig_0_6z, celloutsig_0_20z, celloutsig_0_26z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_3z };
  assign celloutsig_0_48z = { _01_[4:1], celloutsig_0_32z, celloutsig_0_32z, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_35z } % { 1'h1, celloutsig_0_27z[11:9], celloutsig_0_3z, celloutsig_0_20z };
  assign celloutsig_1_2z = { in_data[104], celloutsig_1_0z, celloutsig_1_1z } % { 1'h1, celloutsig_1_1z, in_data[96] };
  assign celloutsig_0_50z = celloutsig_0_13z[17:3] * { celloutsig_0_8z[3:0], celloutsig_0_33z, _01_, celloutsig_0_32z, celloutsig_0_14z, celloutsig_0_38z, celloutsig_0_16z, celloutsig_0_4z };
  assign celloutsig_0_9z = { celloutsig_0_8z[3:2], celloutsig_0_0z } * { celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_13z = { in_data[2:1], celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_4z } * { in_data[17:11], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_1_13z = celloutsig_1_7z[6] ? { celloutsig_1_7z[1:0], celloutsig_1_4z, celloutsig_1_11z } : { celloutsig_1_7z[5:1], celloutsig_1_1z };
  assign celloutsig_0_20z = celloutsig_0_11z[9] ? { in_data[55:44], celloutsig_0_7z } : { in_data[34:23], celloutsig_0_17z };
  assign celloutsig_0_23z = celloutsig_0_5z ? { celloutsig_0_19z[6:2], 1'h1, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_0z } : { celloutsig_0_11z[9:3], celloutsig_0_17z, celloutsig_0_7z };
  assign celloutsig_1_3z = { in_data[176:175], celloutsig_1_0z } | celloutsig_1_2z;
  assign celloutsig_0_31z = | celloutsig_0_27z[16:6];
  assign celloutsig_0_4z = | { in_data[25:22], celloutsig_0_3z };
  assign celloutsig_1_14z = | { in_data[118:102], celloutsig_1_13z, celloutsig_1_9z, celloutsig_1_8z };
  assign celloutsig_0_12z = | in_data[9:7];
  assign celloutsig_0_14z = | { in_data[9:1], celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_13z };
  assign celloutsig_0_17z = | { celloutsig_0_15z[4:2], celloutsig_0_16z };
  assign celloutsig_0_21z = | { celloutsig_0_11z[9:0], celloutsig_0_16z, celloutsig_0_10z };
  assign celloutsig_0_51z = celloutsig_0_50z[3:0] << celloutsig_0_8z[6:3];
  assign celloutsig_0_30z = { celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_16z, celloutsig_0_4z } << { in_data[88:86], 1'h1 };
  assign celloutsig_0_55z = { celloutsig_0_9z[2], celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_32z, celloutsig_0_22z, celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_25z, celloutsig_0_0z, celloutsig_0_51z, celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_21z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_22z, celloutsig_0_29z, celloutsig_0_12z, celloutsig_0_25z, celloutsig_0_0z, celloutsig_0_21z } >> { in_data[51:12], celloutsig_0_25z };
  assign celloutsig_0_11z = { 1'h1, celloutsig_0_9z, celloutsig_0_8z } >> { celloutsig_0_9z[2:1], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_0_19z = celloutsig_0_11z[9:0] >> { celloutsig_0_8z[2:1], celloutsig_0_18z, celloutsig_0_15z };
  assign celloutsig_0_29z = { celloutsig_0_20z[12:10], celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_25z } >> { celloutsig_0_19z[3:2], celloutsig_0_21z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_14z };
  assign celloutsig_0_0z = ~((in_data[48] & in_data[62]) | in_data[95]);
  assign celloutsig_0_35z = ~((in_data[71] & celloutsig_0_26z) | celloutsig_0_5z);
  assign celloutsig_1_0z = ~((in_data[120] & in_data[179]) | in_data[114]);
  assign celloutsig_0_7z = ~((celloutsig_0_6z[1] & 1'h1) | 1'h1);
  assign celloutsig_1_6z = ~((celloutsig_1_4z & celloutsig_1_2z[2]) | celloutsig_1_2z[0]);
  assign celloutsig_0_24z = ~((1'h1 & celloutsig_0_14z) | celloutsig_0_23z[3]);
  assign celloutsig_0_5z = ~((in_data[94] & celloutsig_0_3z) | (1'h1 & celloutsig_0_0z));
  assign celloutsig_0_61z = ~((celloutsig_0_7z & celloutsig_0_52z) | (celloutsig_0_22z & celloutsig_0_31z));
  assign celloutsig_1_19z = ~((celloutsig_1_6z & celloutsig_1_7z[5]) | (celloutsig_1_11z[0] & celloutsig_1_11z[2]));
  assign celloutsig_0_25z = ~((celloutsig_0_19z[1] & celloutsig_0_0z) | (celloutsig_0_16z & celloutsig_0_4z));
  assign celloutsig_0_26z = ~((celloutsig_0_20z[2] & celloutsig_0_7z) | (celloutsig_0_13z[4] & celloutsig_0_21z));
  assign _02_[2] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_68z, celloutsig_0_69z };
endmodule
