Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Jan  1 22:13:10 2024
| Host         : CAK-M3NSK32-556 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file hello_world_cmod_a7_control_sets_placed.rpt
| Design       : hello_world_cmod_a7
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    51 |
|    Minimum number of control sets                        |    51 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    52 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    51 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    42 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |           11 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             140 |           53 |
| Yes          | No                    | No                     |               9 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1365 |          703 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-------------------------------------------------------------------------+------------------------------------------------------------------------+------------------+----------------+--------------+
|   Clock Signal   |                              Enable Signal                              |                            Set/Reset Signal                            | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+-------------------------------------------------------------------------+------------------------------------------------------------------------+------------------+----------------+--------------+
|  clock_IBUF_BUFG | rvsteel_soc_instance/rvsteel_core_instance/current_state0               | rvsteel_soc_instance/rvsteel_core_instance/reset_internal              |                2 |              4 |         2.00 |
|  clock_IBUF_BUFG | rvsteel_soc_instance/rvsteel_core_instance/csr_mcause[31]_i_1_n_0       | rvsteel_soc_instance/rvsteel_core_instance/reset_internal              |                4 |              5 |         1.25 |
|  clock_IBUF_BUFG | rvsteel_soc_instance/uart_instance/p_0_in_0                             | rvsteel_soc_instance/uart_instance/rx_register[7]_i_1_n_0              |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG |                                                                         | rvsteel_soc_instance/rvsteel_core_instance/SR[0]                       |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG | rvsteel_soc_instance/uart_instance/E[0]                                 | rvsteel_soc_instance/rvsteel_core_instance/reset_internal_1            |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG |                                                                         | rvsteel_soc_instance/rvsteel_core_instance/reset_internal_1            |                5 |              9 |         1.80 |
|  clock_IBUF_BUFG | rvsteel_soc_instance/rvsteel_core_instance/tx_cycle_counter_reg[10][0]  |                                                                        |                3 |              9 |         3.00 |
|  clock_IBUF_BUFG |                                                                         | rvsteel_soc_instance/rvsteel_core_instance/tx_cycle_counter_reg[10][0] |                4 |             11 |         2.75 |
|  clock_IBUF_BUFG |                                                                         | rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_1_n_0         |                3 |             12 |         4.00 |
|  clock_IBUF_BUFG |                                                                         |                                                                        |               11 |             18 |         1.64 |
|  clock_IBUF_BUFG | rvsteel_soc_instance/rvsteel_core_instance/csr_mcause[31]_i_1_n_0       | rvsteel_soc_instance/rvsteel_core_instance/csr_mcause[30]_i_1_n_0      |               17 |             27 |         1.59 |
|  clock_IBUF_BUFG | rvsteel_soc_instance/system_bus_instance/halt_debounced_reg[0]          | rvsteel_soc_instance/rvsteel_core_instance/reset_internal              |               10 |             30 |         3.00 |
|  clock_IBUF_BUFG | rvsteel_soc_instance/system_bus_instance/current_state_reg[3][0]        | rvsteel_soc_instance/rvsteel_core_instance/reset_internal              |               15 |             31 |         2.07 |
|  clock_IBUF_BUFG | rvsteel_soc_instance/system_bus_instance/prev_load_request_reg[0]       | rvsteel_soc_instance/rvsteel_core_instance/reset_internal              |               17 |             31 |         1.82 |
|  clock_IBUF_BUFG | rvsteel_soc_instance/rvsteel_core_instance/csr_mtval[31]_i_1_n_0        | rvsteel_soc_instance/rvsteel_core_instance/reset_internal              |               21 |             32 |         1.52 |
|  clock_IBUF_BUFG | rvsteel_soc_instance/rvsteel_core_instance/csr_minstret[63]_i_1_n_0     | rvsteel_soc_instance/rvsteel_core_instance/reset_internal              |                8 |             32 |         4.00 |
|  clock_IBUF_BUFG | rvsteel_soc_instance/rvsteel_core_instance/csr_minstret[31]_i_1_n_0     | rvsteel_soc_instance/rvsteel_core_instance/reset_internal              |                8 |             32 |         4.00 |
|  clock_IBUF_BUFG | rvsteel_soc_instance/rvsteel_core_instance/csr_mscratch0                | rvsteel_soc_instance/rvsteel_core_instance/reset_internal              |               16 |             32 |         2.00 |
|  clock_IBUF_BUFG | rvsteel_soc_instance/system_bus_instance/prev_instruction_reg[7]_0[0]   | rvsteel_soc_instance/rvsteel_core_instance/reset_internal              |               13 |             32 |         2.46 |
|  clock_IBUF_BUFG | rvsteel_soc_instance/system_bus_instance/prev_instruction_reg[7][0]     | rvsteel_soc_instance/rvsteel_core_instance/reset_internal              |               13 |             32 |         2.46 |
|  clock_IBUF_BUFG | rvsteel_soc_instance/system_bus_instance/selected_response_reg[2]_43[0] | rvsteel_soc_instance/rvsteel_core_instance/reset_internal              |               17 |             32 |         1.88 |
|  clock_IBUF_BUFG | rvsteel_soc_instance/system_bus_instance/selected_response_reg[2]_63[0] | rvsteel_soc_instance/rvsteel_core_instance/reset_internal              |               20 |             32 |         1.60 |
|  clock_IBUF_BUFG | rvsteel_soc_instance/system_bus_instance/selected_response_reg[2]_61[0] | rvsteel_soc_instance/rvsteel_core_instance/reset_internal              |               17 |             32 |         1.88 |
|  clock_IBUF_BUFG | rvsteel_soc_instance/system_bus_instance/selected_response_reg[2]_58[0] | rvsteel_soc_instance/rvsteel_core_instance/reset_internal              |               19 |             32 |         1.68 |
|  clock_IBUF_BUFG | rvsteel_soc_instance/system_bus_instance/selected_response_reg[2]_38[0] | rvsteel_soc_instance/rvsteel_core_instance/reset_internal              |               18 |             32 |         1.78 |
|  clock_IBUF_BUFG | rvsteel_soc_instance/system_bus_instance/selected_response_reg[2]_51[0] | rvsteel_soc_instance/rvsteel_core_instance/reset_internal              |               13 |             32 |         2.46 |
|  clock_IBUF_BUFG | rvsteel_soc_instance/system_bus_instance/selected_response_reg[2]_60[0] | rvsteel_soc_instance/rvsteel_core_instance/reset_internal              |               17 |             32 |         1.88 |
|  clock_IBUF_BUFG | rvsteel_soc_instance/system_bus_instance/selected_response_reg[2]_54[0] | rvsteel_soc_instance/rvsteel_core_instance/reset_internal              |               16 |             32 |         2.00 |
|  clock_IBUF_BUFG | rvsteel_soc_instance/system_bus_instance/selected_response_reg[2]_46[0] | rvsteel_soc_instance/rvsteel_core_instance/reset_internal              |               19 |             32 |         1.68 |
|  clock_IBUF_BUFG | rvsteel_soc_instance/system_bus_instance/selected_response_reg[2]_50[0] | rvsteel_soc_instance/rvsteel_core_instance/reset_internal              |               22 |             32 |         1.45 |
|  clock_IBUF_BUFG | rvsteel_soc_instance/system_bus_instance/selected_response_reg[2]_56[0] | rvsteel_soc_instance/rvsteel_core_instance/reset_internal              |               17 |             32 |         1.88 |
|  clock_IBUF_BUFG | rvsteel_soc_instance/system_bus_instance/selected_response_reg[2]_64[0] | rvsteel_soc_instance/rvsteel_core_instance/reset_internal              |               21 |             32 |         1.52 |
|  clock_IBUF_BUFG | rvsteel_soc_instance/system_bus_instance/selected_response_reg[2]_55[0] | rvsteel_soc_instance/rvsteel_core_instance/reset_internal              |               21 |             32 |         1.52 |
|  clock_IBUF_BUFG | rvsteel_soc_instance/system_bus_instance/selected_response_reg[2]_44[0] | rvsteel_soc_instance/rvsteel_core_instance/reset_internal              |               18 |             32 |         1.78 |
|  clock_IBUF_BUFG | rvsteel_soc_instance/system_bus_instance/selected_response_reg[2]_42[0] | rvsteel_soc_instance/rvsteel_core_instance/reset_internal              |               20 |             32 |         1.60 |
|  clock_IBUF_BUFG | rvsteel_soc_instance/system_bus_instance/selected_response_reg[2]_53[0] | rvsteel_soc_instance/rvsteel_core_instance/reset_internal              |               23 |             32 |         1.39 |
|  clock_IBUF_BUFG | rvsteel_soc_instance/system_bus_instance/selected_response_reg[2]_36[0] | rvsteel_soc_instance/rvsteel_core_instance/reset_internal              |                9 |             32 |         3.56 |
|  clock_IBUF_BUFG | rvsteel_soc_instance/system_bus_instance/selected_response_reg[2]_59[0] | rvsteel_soc_instance/rvsteel_core_instance/reset_internal              |               14 |             32 |         2.29 |
|  clock_IBUF_BUFG | rvsteel_soc_instance/system_bus_instance/selected_response_reg[2]_47[0] | rvsteel_soc_instance/rvsteel_core_instance/reset_internal              |               18 |             32 |         1.78 |
|  clock_IBUF_BUFG | rvsteel_soc_instance/system_bus_instance/selected_response_reg[2]_48[0] | rvsteel_soc_instance/rvsteel_core_instance/reset_internal              |               19 |             32 |         1.68 |
|  clock_IBUF_BUFG | rvsteel_soc_instance/system_bus_instance/selected_response_reg[2]_39[0] | rvsteel_soc_instance/rvsteel_core_instance/reset_internal              |               15 |             32 |         2.13 |
|  clock_IBUF_BUFG | rvsteel_soc_instance/system_bus_instance/selected_response_reg[2]_52[0] | rvsteel_soc_instance/rvsteel_core_instance/reset_internal              |               20 |             32 |         1.60 |
|  clock_IBUF_BUFG | rvsteel_soc_instance/system_bus_instance/selected_response_reg[2]_57[0] | rvsteel_soc_instance/rvsteel_core_instance/reset_internal              |               13 |             32 |         2.46 |
|  clock_IBUF_BUFG | rvsteel_soc_instance/system_bus_instance/selected_response_reg[2]_37[0] | rvsteel_soc_instance/rvsteel_core_instance/reset_internal              |               14 |             32 |         2.29 |
|  clock_IBUF_BUFG | rvsteel_soc_instance/system_bus_instance/selected_response_reg[2]_41[0] | rvsteel_soc_instance/rvsteel_core_instance/reset_internal              |               22 |             32 |         1.45 |
|  clock_IBUF_BUFG | rvsteel_soc_instance/system_bus_instance/selected_response_reg[2]_62[0] | rvsteel_soc_instance/rvsteel_core_instance/reset_internal              |               15 |             32 |         2.13 |
|  clock_IBUF_BUFG | rvsteel_soc_instance/system_bus_instance/selected_response_reg[2]_40[0] | rvsteel_soc_instance/rvsteel_core_instance/reset_internal              |               16 |             32 |         2.00 |
|  clock_IBUF_BUFG | rvsteel_soc_instance/system_bus_instance/selected_response_reg[2]_45[0] | rvsteel_soc_instance/rvsteel_core_instance/reset_internal              |               16 |             32 |         2.00 |
|  clock_IBUF_BUFG | rvsteel_soc_instance/system_bus_instance/selected_response_reg[2]_49[0] | rvsteel_soc_instance/rvsteel_core_instance/reset_internal              |               14 |             32 |         2.29 |
|  clock_IBUF_BUFG |                                                                         | rvsteel_soc_instance/rvsteel_core_instance/reset_internal              |               39 |            100 |         2.56 |
|  clock_IBUF_BUFG | rvsteel_soc_instance/rvsteel_core_instance/clock_enable                 | rvsteel_soc_instance/rvsteel_core_instance/reset_internal              |               52 |            101 |         1.94 |
+------------------+-------------------------------------------------------------------------+------------------------------------------------------------------------+------------------+----------------+--------------+


