Figure 10 reports the dynamic energy consumption under
different schemes. We normalized the results to Ideal.
Due to frequent scrubbing, Scrubbing consumes 17%
more energy than Ideal with W=1 setting. M-metric
consume 5% extra dynamic energy due to long read latency.
The scrubbing energy consumption is small because the
frequency to issue a scrub operation is lower. Hybrid
adopts W=0 scrubbing, meaning that more scrub operations
has to be issued. Therefore, the extra energy overhead is
8.7%.
Our proposed LWT-4 reduces energy consumption for
some benchmarks, like bwaves, bzip2, etc. The reduction
comes from two parts, one is because the read latency is
now shortened compared with M-metric. Also, by using
W=1 scrubbing mode, our scrubbing energy is also saved
compared with Hybrid. However, it is noticeable that for
some benchmarks, such as sphinx, the energy consumption is
increased signiï¬cantly. This is because for such benchmarks,
we convert many R-M read to write operations, thus the
energy consumption is higher. Overall, LWT-4 has an
energy overhead of 1.33%.
The Select-4:2 reduces the write energy signiï¬cantly,
which contributes the major part of the overall dynamic
energy. Since we only need to modify changed bits, the
energy is only 77.8% of the Ideal, which writes all line
with full writes.
C. Energy Delay Area Product
We next examined different schemes by taking subarray
area into consideration. We start with comparison of the
effective cell array sizes when storing same amount of
information. Take 64B data as example, the TLC design
with (72,64) SECDED code requires 192 tri-level cells to
store data. Scrubbing with BCH-8 and parity check per
32bits, resulting to use 155 cells to store data. Our proposed
schemes, also requires BCH-8 attached per line. With LWT-
4, another 153 cells per line is required, thus storing 64B
212
requires cells. We normalize all the required cells to store a
line to TLC and show the result in Figure 11.
To evaluate the schemes on performance, energy con-
sumption, and area, we used EDAP (Energy Delay Area
product) metric and reported the comparison results in
Figure 11. In this ï¬gure, lower bars mean better results.
Product-D and Product-S are the results when consid-
ering dynamic energy and system energy, respectively. When
considering dynamic energy only, on average, LWT-4 and
Select-4:2 achieves 7.5% and 37% over TLC.
When considering system energy, they achieves 11% and
23% over TLC design.

&
/
7
R
W

G
H
]
L
O
D
P
U
R
1








7/&
6FUXEELQJ
0PHWULF
+\EULG
/:7
6HOHFW
([HFXWLRQ
7LPH
(QHUJ\' (QHUJ\6
$UHD
3URGXFW' 3URGXFW6
Figure 11: Comparing EDAP (Energy Delay Area Product).
D. Sensitivity Study
In this section, we varied the choices of parameters and
evaluated their impacts on the system.
1) Impact of Subinterval Number(k): The value of k
determines how many subintervals we have in one 640s
scrubbing interval. With bigger k, we are able to track longer
time. Longer tracking time will give some benchmarks
higher opportunity to enable fast R-read. At the same time,
we need to add more ï¬‚ag bits to enable ï¬ner granularity
tracking. We report several benchmarks that shows signiï¬-
cantly better performance with more subintervals. Figure 12
shows that the performance improvement from k =2 to k =4
is 0.7% for all benchmarks, and 2.3% for memory intensive
benchmark mcf.
/:7
/:7






L
H
P
7
Q
R
L
W
X
F
H
[
(
G
H
]
L
O
D
P
U
R
1

Figure 12: Impact of Subinterval Number(k)
2) Impact of Select Rewrite Interval Number(s): As stated
in Section III-D, the choice of s determines how frequently
we can convert a full write to a selective write. We compare
Select-4:1 and Select-4:2 two settings and compare the
energy reduction results. Figure 13 shows that the energy
saving for s =2 over s =1 is 1.2%.
6HOHFW
6HOHFW

\
J
U
H
Q
(
G
H
]
L
O
D
P
U
R
1






Figure 13: Impact of Select Rewrite Interval Number(s)
3) R-M-read conversion in LWT-k: Figure 14 shows the
beneï¬t of R-M read conversion enhancement in LWT-4.
For several benchmarks, for example, sphinx, enabling R-
M Read conversion will bring much better performance.
The performance improvement for sphinx by enabling R-
M Read conversion is 22%. Meanwhile, as we analyze
in Section V-B, the energy consumption is also increased
because of the conversion. Overall, R-M-read conversion
with LWT-4 will gain 2.9% improvement on performance.
ZR5&
Z5&







L
H
P
7
Q
R
L
W
X
F
H
[
(
G
H
]
L
O
D
P
U
R
1

Figure 14: Impact of Read Conversion
E. Lifetime Impact
For PCM, the memory lifetime is determined by numbers
of write operations. We examine different schemes impact
on memory lifetime and show the result
in Figure 15.
Scrubbing will shorten 12.4% lifetime. M-metric with
W=1 scrubbing will have negligible lifetime impact on
memory. Hybrid, LWT-4 will reduce lifetime by 6% and
10%. By enabling the Select-4:2, the memory lifetime
is increased by 42%.
H
P

L
W
H
I
L
/
G
H
]
L
O
D
P
U
R
1








213
,GHDO
6FUXEELQJ 0PHWULF +\EULG
/:7
6HOHFW
Figure 15: Impact on PCM Lifetime
VI. RELATED WORK
Phase Change memory is one of promising non-volatile
memory technologies for future memory systems. In ad-
dition to resistance drift, many issues have been stud-
ied in the literature. ECP [27], PAYG [17], Free-p [33],
Safer [25] focus on hard errors in PCM. Write disturbance
was addressed in SD-PCM [30] and DIN [10]. Wear-leveling
techniques were proposed in Security-refresh [24] and Start-
gap [19]. MLC PCM also suffers from long write latency and
leading performance degradation. Write cancellation [18],
write truncation[11] addressed the long write latency in
MLC PCM.
VII. CONCLUSIONS
In this paper, we propose ReadDuo, a resistance drift
resilient readout solution for MLC PCM system. ReadDuo
combines fast R-metric sensing and drift resilient M-metric
sensing. It converts the reliability design to a performance
optimization problem. By selectively scrubbing MLC lines
for drift errors and selectively rewriting drifted cells only,
ReadDuo achieves high performance, low energy consump-
tion, and good storage density simultaneously.
ACKNOWLEDGMENT
We thank all anonymous reviewers for their valuable
comments and suggestions. This research is supported in
part by NSF #1535755, NSF #1422331, and NSF #1012070.
REFERENCES
[1] A. Athmanathan, M. Stanisavljevic, J. Cheon, et al., â€œA 6-bit drift-
resilient readout scheme for multi-level phase-change memory,â€ in
IEEE A-SSCC, 2014.
[2] M. Awasthi, M. Shevgoor, K. Sudan, et al., â€œEfï¬cient scrub mecha-
nisms for error-prone emerging memories,â€ in HPCA, pp. 1â€“12, 2012.
[3] Y. Choi, I. Song, M.-H. Park, et al., â€œA 20nm 1.8 v 8gb pram with
40mb/s program bandwidth,â€ in ISSCC, pp. 46â€“48, 2012.
[4] X. Dong, N. P. Jouppi, and Y. Xie, â€œPcramsim: System-level perfor-
mance, energy, and area modeling for phase-change ram,â€ in ICCAD,
pp. 269â€“275, 2009.
[5] X. Dong, C. Xu, Y. Xie, and N. P. Jouppi, â€œNvsim: A circuit-
level performance, energy, and area model for emerging nonvolatile
memory,â€ IEEE TCAD, 31(7):994â€“1007, 2012.
[6] D. Ielmini, A. L. Lacaita, and D. Mantegazza, â€œRecovery and
drift dynamics of resistance and threshold voltages in phase-change
memories,â€ IEEE Trans. on Electron Devices, 54(2):308â€“315, 2007.
[7] D. Ielmini, D. Sharma, S. Lavizzari, et al., â€œReliability impact of
chalcogenide-structure relaxation in phase-change memory (pcm)
cellspart i: Experimental study,â€ IEEE Trans. on Electron Devices,
56(5):1070â€“1077, 2009.
[8] D. Ielmini, S. Lavizzari, D. Sharma, et al., â€œPhysical interpretation,
modeling and impact on phase change memory (pcm) reliability of
resistance drift due to chalcogenide structural relaxation,â€ in IEDM,
pp. 939â€“942, 2007.
[9] L. Jiang, Y. Zhang, B. R. Childers, and J. Yang, â€œFPB: Fine-grained
power budgeting to improve write throughput of multi-level cell phase
change memory,â€ in MICRO, pp. 1â€“12, 2012.
[10] L. Jiang, Y. Zhang, and J. Yang, â€œMitigating write disturbance in
super-dense phase change memories,â€ in DSN, pp. 216â€“227, 2014.
[11] L. Jiang, B. Zhao, Y. Zhang, J. Yang, and B. R. Childers, â€œImproving
write operations in mlc phase change memory,â€ in HPCA, pp. 1â€“10,
2012.
214
[12] B. C. Lee, E. Ipek, O. Mutlu, and D. Burger, â€œArchitecting phase
change memory as a scalable dram alternative,â€ in ISCA, pp. 2â€“13,
2009.
[13] C.-K. Luk, R. Cohn, R. Muth, et al., â€œPin: building customized
program analysis tools with dynamic instrumentation,â€ in PLDI,
pp. 190â€“200, 2005.
[14] N. Papandreou, H. Pozidis, T. Mittelholzer, et al., â€œDrift-tolerant
multilevel phase-change memory,â€ in IEEE International Memory
Workshop (IMW), 2011.
[15] A. Pirovano, A. L. Lacaita, F. Pellizzer, et al., â€œLow-ï¬eld amorphous
state resistance and threshold voltage drift in chalcogenide materials,â€
Electron Devices, IEEE Transactions on, 51(5):714â€“719, 2004.
[16] H. Pozidis, N. Papandreou, A. Sebastian, et al., â€œEnabling tech-
nologies for multilevel phase-change memory,â€ in European Phase
Change & Ovonics Symposium, 2011.
[17] M. K. Qureshi, â€œPay-as-you-go: low-overhead hard-error correction
for phase change memories,â€ in MICRO, pp. 318â€“328, 2011.
[18] M. K. Qureshi, M. M. Franceschini, L. Lastras-Monta, et al.,
â€œImproving read performance of phase change memories via write
cancellation and write pausing,â€ in HPCA, pp. 1â€“11, 2010.
[19] M. K. Qureshi, J. Karidis, M. Franceschini, et al., â€œEnhancing
lifetime and security of pcm-based main memory with start-gap wear
leveling,â€ in MICRO, pp. 14â€“23, 2009.
[20] S. Raoux, G. W. Burr, M. J. Breitwisch, et al., â€œPhase-change random
access memory: A scalable technology,â€ IBM Journal of Research
and Development, 52(4):465â€“479, 2008.
[21] A. Redaelli, A. Pirovano, F. Pellizzer, et al., â€œElectronic switching
effect and phase-change transition in chalcogenide materials,â€ IEEE
Electron Device Letters, 25(10):684â€“686, 2004.
[22] K. H. Rosen, Discrete Mathematics and Its Applications,Chapter 5.
McGraw-Hill Higher Education, 5th ed., 2002.
[23] A. Sebastian, N. Papandreou, A. Pantazi, et al., â€œNon-resistance-
based cell-state metric for phase-change memory,â€ Journal of Applied
Physics, 110(8), 2011.
[24] N. H. Seong, D. H. Woo, and H.-H. S. Lee, â€œSecurity refresh: prevent
malicious wear-out and increase durability for phase-change memory
with dynamically randomized address mapping,â€ in ISCA, pp. 383â€“
394, 2010.
[25] N. H. Seong, D. H. Woo, V. Srinivasan, J. A. Rivers, and H.-H. S.
Lee, â€œSafer: Stuck-at-fault error recovery for memories,â€ in MICRO,
pp. 115â€“124, 2010.
[26] N. H. Seong, S. Yeo, and H.-H. S. Lee, â€œTri-level-cell phase change
memory: Toward an efï¬cient and reliable memory system,â€ in ISCA,
2013.
[27] S. Schechter, G. H. Loh, K. Straus, and D. Burger, â€œUse ecp, not
ecc, for hard failures in resistive memories,â€ in ISCA, pp. 141â€“152,
2010.
[28] B. Schroeder, E. Pinheiro, and W.-D. Weber, â€œDram errors in the
wild: a large-scale ï¬eld study,â€ in ACM SIGMETRICS, pp. 193â€“204,
2009.
[29] V. Sridharan, J. Stearley, N. DeBardeleben, et al., â€œFeng shui of
supercomputer memory positional effects in dram and sram faults,â€
in SC, pp. 1â€“11, 2013.
[30] R. Wang, L. Jiang, Y. Zhang, and J. Yang, â€œSd-pcm: Constructing
reliable super dense phase change memory under write disturbance,â€
in ASPLOS, pp. 19â€“31, 2015.
[31] W. Xu, J. Liu, and T. Zhang, â€œData manipulation techniques to reduce
phase change memory write energy,â€ in ISLPED, pp. 237â€“242, 2009.
[32] H. Yoon, J. Meza, N. Muralimanohar, N. P. Jouppi, and O. Mutlu,
â€œEfï¬cient data mapping and buffering techniques for multilevel cell
phase-change memories,â€ ACM TACO, Dec. 2014.
[33] D. H. Yoon, N. Muralimanohar, J. Chang, et al., â€œFree-p: Protecting
non-volatile memory against both hard and soft errors,â€ in HPCA,
pp. 466â€“477, 2011.
[34] W. Zhang and T. Li, â€œHelmet: A resistance drift resilient architecture
for multi-level cell phase change memory system,â€ in DSN, pp. 197â€“
208, 2011.
[35] P. Zhou, B. Zhao, J. Yang, and Y. Zhang, â€œA durable and energy
efï¬cient main memory using phase change memory technology,â€ in
ISCA, pp. 14â€“23, 2009.