read -sv run_verilog_mid/adder_32b_9_88_60f2644be075b45a35389138acc52108.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_88_60f2644be075b45a35389138acc52108_yosys.v
