// Seed: 3083918120
module module_0;
  wire id_2;
  wire id_3;
  assign id_1 = 1'b0;
  module_2 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_1,
      id_3,
      id_2
  );
  wire id_4, id_5, id_6, id_7;
  wire id_8;
  wire id_9;
  wire id_10;
  wire id_11;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output wor id_0,
    output tri1 id_1,
    output supply0 id_2,
    input wire id_3,
    output uwire id_4,
    input wand id_5,
    input tri0 id_6,
    output tri0 id_7,
    input tri id_8,
    output tri0 id_9
);
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = 1;
  id_7(
      .id_0(1), .id_1(~1), .id_2(id_6)
  );
  wire id_8, id_9;
  wand  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ;
  assign id_39 = 1;
endmodule
