<module name="USBTLL" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="USBTLL_REVISION" acronym="USBTLL_REVISION" offset="0x0" width="32" description="Standard revision number, BCD encoded">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MAJOR" width="4" begin="7" end="4" resetval="0x0" description="Major revision number" range="" rwaccess="R"/>
    <bitfield id="MINOR" width="4" begin="3" end="0" resetval="0x1" description="Minor revision number" range="" rwaccess="R"/>
  </register>
  <register id="USBTLL_SYSCONFIG" acronym="USBTLL_SYSCONFIG" offset="0x10" width="32" description="Standard system configuration register">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLOCKACTIVITY" width="1" begin="8" end="8" resetval="0x0" description="Enable autogating of L3 interconnect-derived internal clocks while module is idle." range="" rwaccess="RW">
      <bitenum value="0" token="CLOCKACTIVITY_0" description="L3 interconnect-derived internal clocks OFF during idle"/>
      <bitenum value="1" token="CLOCKACTIVITY_1" description="L3 interconnect-derived internal clocks ON during idle"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SIDLEMODE" width="2" begin="4" end="3" resetval="0x0" description="Slave interface power management control. Idle Req/ack control" range="" rwaccess="RW">
      <bitenum value="0" token="SIDLEMODE_0" description="Force-Idle mode. Sidleack asserted after Idlereq assertion"/>
      <bitenum value="1" token="SIDLEMODE_1" description="No-idle mode. Sidleack never asserted."/>
      <bitenum value="2" token="SIDLEMODE_2" description="Smart-idle mode. Sidleack asserted after Idlereq assertion when no more activity on the USB."/>
    </bitfield>
    <bitfield id="ENAWAKEUP" width="1" begin="2" end="2" resetval="0x0" description="Asynchronous wakeup generation control (Swakeup)" range="" rwaccess="RW">
      <bitenum value="0" token="ENAWAKEUP_0" description="Wakeup generation disabled"/>
      <bitenum value="1" token="ENAWAKEUP_1" description="Wakeup generation enabled"/>
    </bitfield>
    <bitfield id="SOFTRESET" width="1" begin="1" end="1" resetval="0x0" description="Module software reset" range="" rwaccess="W">
      <bitenum value="0" token="SOFTRESET_0" description="No effect"/>
      <bitenum value="1" token="SOFTRESET_1" description="Starts softreset sequence."/>
    </bitfield>
    <bitfield id="AUTOIDLE" width="1" begin="0" end="0" resetval="0x1" description="Internal autogating control" range="" rwaccess="RW">
      <bitenum value="0" token="AUTOIDLE_0" description="Clock always running"/>
      <bitenum value="1" token="AUTOIDLE_1" description="When no activity on L3 interconnect, clock is cut off."/>
    </bitfield>
  </register>
  <register id="USBTLL_SYSSTATUS" acronym="USBTLL_SYSSTATUS" offset="0x14" width="32" description="Standard system status register">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x00000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESETDONE" width="1" begin="0" end="0" resetval="0x0" description="Indicates when the module has entirely come out of reset" range="" rwaccess="R">
      <bitenum value="0" token="RESETDONE_0" description="Reset is ongoing"/>
      <bitenum value="1" token="RESETDONE_1" description="Reset is done"/>
    </bitfield>
  </register>
  <register id="USBTLL_IRQSTATUS" acronym="USBTLL_IRQSTATUS" offset="0x18" width="32" description="Standard IRQ status vector. Write 1 to clear a bit.">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x00000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ACCESS_ERROR" width="1" begin="2" end="2" resetval="0x0" description="Access error to ULPI register over L3 interconnect: USB clock must run for that type of access to succeed." range="" rwaccess="RW">
      <bitenum value="0" token="ACCESS_ERROR_0" description="No event pending"/>
      <bitenum value="1" token="ACCESS_ERROR_1" description="Event pending"/>
    </bitfield>
    <bitfield id="FCLK_END" width="1" begin="1" end="1" resetval="0x0" description="Functional clock is no longer requested for USB clockingWhen TLL_SHARED_CONF[1] FCLK_REQ=0 and TLL_SHARED_CONF[0] FCLK_IS_ON=1, IRQ is generated to request the clock to be switched OFF and FCLK_END is set to 1." range="" rwaccess="RW">
      <bitenum value="0" token="FCLK_END_0" description="No event pending"/>
      <bitenum value="1" token="FCLK_END_1" description="Event pending"/>
    </bitfield>
    <bitfield id="FCLK_START" width="1" begin="0" end="0" resetval="0x0" description="Functional clock is requested for USB clockingWhen TLL_SHARED_CONF[1] FCLK_REQ=1 and TLL_SHARED_CONF[0] FCLK_IS_ON=0, IRQ is generated to request the clock to be switched ON and FCLK_START is set to 1." range="" rwaccess="RW">
      <bitenum value="0" token="FCLK_START_0" description="No event pending"/>
      <bitenum value="1" token="FCLK_START_1" description="Event pending"/>
    </bitfield>
  </register>
  <register id="USBTLL_IRQENABLE" acronym="USBTLL_IRQENABLE" offset="0x1C" width="32" description="Standard IRQ enable vector">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x00000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ACCESS_ERROR_EN" width="1" begin="2" end="2" resetval="0x0" description="Enable IRQ generation upon access error to ULPI register over L3 interconnect" range="" rwaccess="RW">
      <bitenum value="0" token="ACCESS_ERROR_EN_0" description="IRQ event is masked"/>
      <bitenum value="1" token="ACCESS_ERROR_EN_1" description="IRQ event is enabled"/>
    </bitfield>
    <bitfield id="FCLK_END_EN" width="1" begin="1" end="1" resetval="0x0" description="IRQ event mask for FCLK_END interrupt (seeUSBTLL_IRQSTATUS[1])" range="" rwaccess="RW">
      <bitenum value="0" token="FCLK_END_EN_0" description="IRQ event is masked"/>
      <bitenum value="1" token="FCLK_END_EN_1" description="IRQ event is enabled"/>
    </bitfield>
    <bitfield id="FCLK_START_EN" width="1" begin="0" end="0" resetval="0x0" description="IRQ event mask for FCLK_START interrupt (seeUSBTLL_IRQSTATUS[0])" range="" rwaccess="RW">
      <bitenum value="0" token="FCLK_START_EN_0" description="IRQ event is masked"/>
      <bitenum value="1" token="FCLK_START_EN_1" description="IRQ event is enabled"/>
    </bitfield>
  </register>
  <register id="TLL_SHARED_CONF" acronym="TLL_SHARED_CONF" offset="0x30" width="32" description="Common control register for all TLL channels">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="USB_90D_DDR_EN" width="1" begin="6" end="6" resetval="0x1" description="Software enable/disable of the 90-degree phase shift scheme on output DDR data, when implemented. Read-only, always-0 when HDL generic ULPI_90DEG4DDR = 0." range="" rwaccess="RW">
      <bitenum value="0" token="USB_90D_DDR_EN_0" description="ULPI DDR output DATA aligned with CLK"/>
      <bitenum value="1" token="USB_90D_DDR_EN_1" description="ULPI DDR output DATA delayed by 90 degree wrt CLK"/>
    </bitfield>
    <bitfield id="USB_180D_SDR_EN" width="1" begin="5" end="5" resetval="0x1" description="Software enable/disable of the 180-degree phase shift scheme on output SDR data, when implemented. Read-only, always-0 when HDL generic ULPI_180DEG4SDR = 0" range="" rwaccess="RW">
      <bitenum value="0" token="USB_180D_SDR_EN_0" description="ULPI SDR output DATA aligned with CLK"/>
      <bitenum value="1" token="USB_180D_SDR_EN_1" description="ULPI SDR output DATA delayed by 180 degree wrt CLK"/>
    </bitfield>
    <bitfield id="USB_DIVRATIO" width="3" begin="4" end="2" resetval="0x0" description="(Log2 of) division ratio from functional clock to USB (UTMI/ULPI) clock" range="" rwaccess="RW">
      <bitenum value="0" token="USB_DIVRATIO_0" description="Div ratio is 2**0 = 1 : Bypass"/>
      <bitenum value="1" token="USB_DIVRATIO_1" description="Div ratio is 2**1 = 2"/>
      <bitenum value="2" token="USB_DIVRATIO_2" description="Div ratio is 2**2 = 4"/>
      <bitenum value="3" token="USB_DIVRATIO_3" description="Div ratio is 2**3 = 8"/>
      <bitenum value="4" token="USB_DIVRATIO_4" description="Div ratio is 2**4 = 16"/>
      <bitenum value="5" token="USB_DIVRATIO_5" description="Div ratio is 2**5 = 32"/>
      <bitenum value="6" token="USB_DIVRATIO_6" description="Div ratio is 2**6 = 64"/>
      <bitenum value="7" token="USB_DIVRATIO_7" description="Div ratio is 2**7 = 128"/>
    </bitfield>
    <bitfield id="FCLK_REQ" width="1" begin="1" end="1" resetval="0x0" description="Functional clock request, ORed from all channels depending on their respective USB bus state.Combined with the Fclk_is_on status to generate fclk_start/end IRQs." range="" rwaccess="R">
      <bitenum value="0" token="FCLK_REQ_0" description="Func clock input is not requested by TLL"/>
      <bitenum value="1" token="FCLK_REQ_1" description="Func clock input is requested by TLL"/>
    </bitfield>
    <bitfield id="FCLK_IS_ON" width="1" begin="0" end="0" resetval="0x0" description="Status of the functional clock input, provided by the system to the TLL module. The TLL module will only use that clock if the current status indicated that it is ready.Combined with the Fclk_request to generate fclk_start/end IRQs." range="" rwaccess="RW">
      <bitenum value="0" token="FCLK_IS_ON_0" description="Functional clock input is not guaranteed ON (can actually be ON, OFF, or unstable)"/>
      <bitenum value="1" token="FCLK_IS_ON_1" description="Functional clock input is guaranteed ON and stable"/>
    </bitfield>
  </register>
  <register id="TLL_CHANNEL_CONF_i_0" acronym="TLL_CHANNEL_CONF_i_0" offset="0x40" width="32" description="Control and Status register for channel I.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FSLSLINESTATE" width="2" begin="29" end="28" resetval="0x0" description="Line state for Full/Low speed serial modesBit1 = D&#8211;/ Bit0 = D+" range="" rwaccess="R">
      <bitenum value="0" token="FSLSLINESTATE_0" description="Single-ended 0"/>
      <bitenum value="1" token="FSLSLINESTATE_1" description="Full-Speed J = differential 1"/>
      <bitenum value="2" token="FSLSLINESTATE_2" description="Full-Speed K = differential 0"/>
      <bitenum value="3" token="FSLSLINESTATE_3" description="Single-ended 1 (illegal in USB)"/>
    </bitfield>
    <bitfield id="FSLSMODE" width="4" begin="27" end="24" resetval="0x0" description="Multiple-mode serial interface's mode select. Only when main channel mode is serial. No effect in other main modes." range="" rwaccess="RW">
      <bitenum value="0" token="FSLSMODE_0" description="'6pin' unidirectional PHY i/f mode. TX encoding is Dat/Se0 (default)"/>
      <bitenum value="1" token="FSLSMODE_1" description="'6-pin' unidirectional PHY i/f mode. TX encoding is Dp/Dm"/>
      <bitenum value="2" token="FSLSMODE_2" description="'3-pin' bidirectional PHY i/f mode."/>
      <bitenum value="3" token="FSLSMODE_3" description="'4-pin' bidirectional PHY i/f mode."/>
      <bitenum value="4" token="FSLSMODE_4" description="'6pin' unidirectional TLL mode. TX encoding is Dat/Se0"/>
      <bitenum value="5" token="FSLSMODE_5" description="'6pin' unidirectional TLL mode. TX encoding is Dp/Dm"/>
      <bitenum value="6" token="FSLSMODE_6" description="'3-pin' bidirectional TLL mode."/>
      <bitenum value="7" token="FSLSMODE_7" description="'4-pin' bidirectional TLL mode."/>
      <bitenum value="10" token="FSLSMODE_10" description="'2-pin' bidirectional TLL mode. Encoding is Dat/Se0"/>
      <bitenum value="11" token="FSLSMODE_11" description="'2-pin' bidirectional TLL mode. Encoding is Dp/Dm"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TESTTXSE0" width="1" begin="20" end="20" resetval="0x0" description="Force-Se0 transmit override value for serial mode testDon't care if TestEn = 0 (functional mode) or = TestTxen = 1 (tx = hiz)" range="" rwaccess="RW">
      <bitenum value="0" token="TESTTXSE0_0" description="Drive differential value on TX according to TestTXDat"/>
      <bitenum value="1" token="TESTTXSE0_1" description="Drive SE0 on TX"/>
    </bitfield>
    <bitfield id="TESTTXDAT" width="1" begin="19" end="19" resetval="0x0" description="Differential data transmit override value for serial mode testDon't care if TestEn = 0 (functional mode) or = TestTxen = 1 (tx = hiz) or TestSe0 = 1 (tx = se0)" range="" rwaccess="RW">
      <bitenum value="0" token="TESTTXDAT_0" description="Drive full-speed K = differential 0"/>
      <bitenum value="1" token="TESTTXDAT_1" description="Drive full-speed J = differential 1"/>
    </bitfield>
    <bitfield id="TESTTXEN" width="1" begin="18" end="18" resetval="0x0" description="Differential data transmit override value for serial mode testDon't care if TestEn = 0 (functional mode)" range="" rwaccess="RW">
      <bitenum value="0" token="TESTTXEN_0" description="Drive TX according to TestTXDat/Se0"/>
      <bitenum value="1" token="TESTTXEN_1" description="Drive TX Hiz (no drive: Pullups determine line state)"/>
    </bitfield>
    <bitfield id="TESTEN" width="1" begin="17" end="17" resetval="0x0" description="Enable manual test override for serial mode TX path (from local controller's UTMI port)" range="" rwaccess="RW">
      <bitenum value="0" token="TESTEN_0" description="No override. TX is from local link controller"/>
      <bitenum value="1" token="TESTEN_1" description="Override enabled"/>
    </bitfield>
    <bitfield id="DRVVBUS" width="1" begin="16" end="16" resetval="0x0" description="VBUS-drive for ChanMode = serial* In TLL config, write 1 to emulate serial-side VBUS drive* In PHY config, write 1 to report 'VBUS valid' status (of actual VBUS) to UTMI controller" range="" rwaccess="RW">
      <bitenum value="0" token="DRVVBUS_0" description="VBUS not driven"/>
      <bitenum value="1" token="DRVVBUS_1" description="VBUS driven to 5V"/>
    </bitfield>
    <bitfield id="CHRGVBUS" width="1" begin="15" end="15" resetval="0x0" description="VBUS-drive for ChanMode = serial* In TLL config, write 1 to emulate serial-side VBUS charge/pullup (OTG)* In PHY config, write 1 to reports 'session valid' status (of actual VBUS) to UTMI controller" range="" rwaccess="RW">
      <bitenum value="0" token="CHRGVBUS_0" description="VBUS not charged, session not valid"/>
      <bitenum value="1" token="CHRGVBUS_1" description="VBUS charged, session valid"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="14" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ULPINOBITSTUFF" width="1" begin="11" end="11" resetval="0x0" description="Disable bitstuff emulation in ULPI TLL for ULPI ChanMode" range="" rwaccess="RW">
      <bitenum value="0" token="ULPINOBITSTUFF_0" description="Bitstuff enabled, following USB standard"/>
      <bitenum value="1" token="ULPINOBITSTUFF_1" description="No bitstuff or associated delays (non-standard)"/>
    </bitfield>
    <bitfield id="ULPIAUTOIDLE" width="1" begin="10" end="10" resetval="0x1" description="For ChanMode = ULPI TLL only. Allow the ULPI output clock to be stopped when ULPI goes into asynchronous mode (low-power, 3-pin serial, 6-pin serial). No effect in ULPI input clock mode." range="" rwaccess="RW">
      <bitenum value="0" token="ULPIAUTOIDLE_0" description="ULPI output clock always-on"/>
      <bitenum value="1" token="ULPIAUTOIDLE_1" description="ULPI output clock stops during asynchronous ULPI modes"/>
    </bitfield>
    <bitfield id="UTMIAUTOIDLE" width="1" begin="9" end="9" resetval="0x1" description="For ChanMode = ULPI TLL only. Allow the UTMI clock (output) to be stopped when UTMII goes to suspended mode (suspendm = 0)" range="" rwaccess="RW">
      <bitenum value="0" token="UTMIAUTOIDLE_0" description="UTMI clock output always on"/>
      <bitenum value="1" token="UTMIAUTOIDLE_1" description="UTMI clock output gated upon suspend"/>
    </bitfield>
    <bitfield id="ULPIDDRMODE" width="1" begin="8" end="8" resetval="0x0" description="Select single/double data rate (SDR/DDR) mode for ULPI TLLReset value depends on hardware generics ULPI_SDR/DDR_MODE." range="" rwaccess="RW">
      <bitenum value="0" token="ULPIDDRMODE_0" description="SDR mode (8 data bit/12 pin)"/>
      <bitenum value="1" token="ULPIDDRMODE_1" description="DDR mode (4 data bit/8 pin)"/>
    </bitfield>
    <bitfield id="ULPIOUTCLKMODE" width="1" begin="7" end="7" resetval="0x1" description="ULPI clocking mode select for ULPI TLL ChanMode" range="" rwaccess="RW">
      <bitenum value="0" token="ULPIOUTCLKMODE_0" description="ULPI clock provided by LINK (that is, off-chip). ULPI clock is input"/>
      <bitenum value="1" token="ULPIOUTCLKMODE_1" description="ULPI clock provided by PHY side (that is, TLL, from functional clock). ULPI clock is output"/>
    </bitfield>
    <bitfield id="TLLFULLSPEED" width="1" begin="6" end="6" resetval="0x1" description="Sets PHY speed emulation in TLL (full/slow), which determines the line to pull up upon connect. The two connect source controls are: Input m(N)_tllpuen, register field TllConnect." range="" rwaccess="RW">
      <bitenum value="0" token="TLLFULLSPEED_0" description="Connect is Low-speed: D&#8211; pullup"/>
      <bitenum value="1" token="TLLFULLSPEED_1" description="Connect is Full-Speed: D+ pullup"/>
    </bitfield>
    <bitfield id="TLLCONNECT" width="1" begin="5" end="5" resetval="0x0" description="Emulation of Full/Low-Speed connect (that is, D+ resp D&#8211; pullup) for serial TLL modes. Speed is determined by field TllSpeed." range="" rwaccess="RW">
      <bitenum value="0" token="TLLCONNECT_0" description="Unconnected"/>
      <bitenum value="1" token="TLLCONNECT_1" description="Connected"/>
    </bitfield>
    <bitfield id="TLLATTACH" width="1" begin="4" end="4" resetval="0x1" description="Emulates cable attach/detach for all serial TLL modes:* ChanMode = serial, in TLL mode (FsLsMode)* ChanMode = ULPI, in serial mode (6pin/3pin TLL)" range="" rwaccess="RW">
      <bitenum value="0" token="TLLATTACH_0" description="Cable detach emulated on serial TLL"/>
      <bitenum value="1" token="TLLATTACH_1" description="Cable attach emulated on serial TLL"/>
    </bitfield>
    <bitfield id="UTMIISADEV" width="1" begin="3" end="3" resetval="0x1" description="Select the cable end 'seen' by UTMI side of TLL, that is, the emulated USB cable's orientation.Note that host must always be on A side, Peripheral on B side.Reset value depends on generic DEFUTMIISHOST." range="" rwaccess="RW">
      <bitenum value="0" token="UTMIISADEV_0" description="UTMI side is peripheral, ULPI side is host"/>
      <bitenum value="1" token="UTMIISADEV_1" description="UTMI side is host, ULPI side is peripheral"/>
    </bitfield>
    <bitfield id="CHANMODE" width="2" begin="2" end="1" resetval="0x0" description="Main channel mode selection" range="" rwaccess="RW">
      <bitenum value="0" token="CHANMODE_0" description="UTMI-to-ULPI TLL mode (HS capable): To ULPI controller"/>
      <bitenum value="1" token="CHANMODE_1" description="UTMI-to-serial (FS/LS) mode: To serial controller (TLL) or serial PHY"/>
      <bitenum value="2" token="CHANMODE_2" description="Transparent UTMI mode: To UTMI PHY"/>
      <bitenum value="3" token="CHANMODE_3" description="No mode selected"/>
    </bitfield>
    <bitfield id="CHANEN" width="1" begin="0" end="0" resetval="0x0" description="Active-high channel enable. A disabled channel is unclocked and kept under reset." range="" rwaccess="RW">
      <bitenum value="0" token="CHANEN_0" description="Channel #N disabled"/>
      <bitenum value="1" token="CHANEN_1" description="Channel #N enabled"/>
    </bitfield>
  </register>
  <register id="TLL_CHANNEL_CONF_i_1" acronym="TLL_CHANNEL_CONF_i_1" offset="0x44" width="32" description="Control and Status register for channel I.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FSLSLINESTATE" width="2" begin="29" end="28" resetval="0x0" description="Line state for Full/Low speed serial modesBit1 = D&#8211;/ Bit0 = D+" range="" rwaccess="R">
      <bitenum value="0" token="FSLSLINESTATE_0" description="Single-ended 0"/>
      <bitenum value="1" token="FSLSLINESTATE_1" description="Full-Speed J = differential 1"/>
      <bitenum value="2" token="FSLSLINESTATE_2" description="Full-Speed K = differential 0"/>
      <bitenum value="3" token="FSLSLINESTATE_3" description="Single-ended 1 (illegal in USB)"/>
    </bitfield>
    <bitfield id="FSLSMODE" width="4" begin="27" end="24" resetval="0x0" description="Multiple-mode serial interface's mode select. Only when main channel mode is serial. No effect in other main modes." range="" rwaccess="RW">
      <bitenum value="0" token="FSLSMODE_0" description="'6pin' unidirectional PHY i/f mode. TX encoding is Dat/Se0 (default)"/>
      <bitenum value="1" token="FSLSMODE_1" description="'6-pin' unidirectional PHY i/f mode. TX encoding is Dp/Dm"/>
      <bitenum value="2" token="FSLSMODE_2" description="'3-pin' bidirectional PHY i/f mode."/>
      <bitenum value="3" token="FSLSMODE_3" description="'4-pin' bidirectional PHY i/f mode."/>
      <bitenum value="4" token="FSLSMODE_4" description="'6pin' unidirectional TLL mode. TX encoding is Dat/Se0"/>
      <bitenum value="5" token="FSLSMODE_5" description="'6pin' unidirectional TLL mode. TX encoding is Dp/Dm"/>
      <bitenum value="6" token="FSLSMODE_6" description="'3-pin' bidirectional TLL mode."/>
      <bitenum value="7" token="FSLSMODE_7" description="'4-pin' bidirectional TLL mode."/>
      <bitenum value="10" token="FSLSMODE_10" description="'2-pin' bidirectional TLL mode. Encoding is Dat/Se0"/>
      <bitenum value="11" token="FSLSMODE_11" description="'2-pin' bidirectional TLL mode. Encoding is Dp/Dm"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TESTTXSE0" width="1" begin="20" end="20" resetval="0x0" description="Force-Se0 transmit override value for serial mode testDon't care if TestEn = 0 (functional mode) or = TestTxen = 1 (tx = hiz)" range="" rwaccess="RW">
      <bitenum value="0" token="TESTTXSE0_0" description="Drive differential value on TX according to TestTXDat"/>
      <bitenum value="1" token="TESTTXSE0_1" description="Drive SE0 on TX"/>
    </bitfield>
    <bitfield id="TESTTXDAT" width="1" begin="19" end="19" resetval="0x0" description="Differential data transmit override value for serial mode testDon't care if TestEn = 0 (functional mode) or = TestTxen = 1 (tx = hiz) or TestSe0 = 1 (tx = se0)" range="" rwaccess="RW">
      <bitenum value="0" token="TESTTXDAT_0" description="Drive full-speed K = differential 0"/>
      <bitenum value="1" token="TESTTXDAT_1" description="Drive full-speed J = differential 1"/>
    </bitfield>
    <bitfield id="TESTTXEN" width="1" begin="18" end="18" resetval="0x0" description="Differential data transmit override value for serial mode testDon't care if TestEn = 0 (functional mode)" range="" rwaccess="RW">
      <bitenum value="0" token="TESTTXEN_0" description="Drive TX according to TestTXDat/Se0"/>
      <bitenum value="1" token="TESTTXEN_1" description="Drive TX Hiz (no drive: Pullups determine line state)"/>
    </bitfield>
    <bitfield id="TESTEN" width="1" begin="17" end="17" resetval="0x0" description="Enable manual test override for serial mode TX path (from local controller's UTMI port)" range="" rwaccess="RW">
      <bitenum value="0" token="TESTEN_0" description="No override. TX is from local link controller"/>
      <bitenum value="1" token="TESTEN_1" description="Override enabled"/>
    </bitfield>
    <bitfield id="DRVVBUS" width="1" begin="16" end="16" resetval="0x0" description="VBUS-drive for ChanMode = serial* In TLL config, write 1 to emulate serial-side VBUS drive* In PHY config, write 1 to report 'VBUS valid' status (of actual VBUS) to UTMI controller" range="" rwaccess="RW">
      <bitenum value="0" token="DRVVBUS_0" description="VBUS not driven"/>
      <bitenum value="1" token="DRVVBUS_1" description="VBUS driven to 5V"/>
    </bitfield>
    <bitfield id="CHRGVBUS" width="1" begin="15" end="15" resetval="0x0" description="VBUS-drive for ChanMode = serial* In TLL config, write 1 to emulate serial-side VBUS charge/pullup (OTG)* In PHY config, write 1 to reports 'session valid' status (of actual VBUS) to UTMI controller" range="" rwaccess="RW">
      <bitenum value="0" token="CHRGVBUS_0" description="VBUS not charged, session not valid"/>
      <bitenum value="1" token="CHRGVBUS_1" description="VBUS charged, session valid"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="14" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ULPINOBITSTUFF" width="1" begin="11" end="11" resetval="0x0" description="Disable bitstuff emulation in ULPI TLL for ULPI ChanMode" range="" rwaccess="RW">
      <bitenum value="0" token="ULPINOBITSTUFF_0" description="Bitstuff enabled, following USB standard"/>
      <bitenum value="1" token="ULPINOBITSTUFF_1" description="No bitstuff or associated delays (non-standard)"/>
    </bitfield>
    <bitfield id="ULPIAUTOIDLE" width="1" begin="10" end="10" resetval="0x1" description="For ChanMode = ULPI TLL only. Allow the ULPI output clock to be stopped when ULPI goes into asynchronous mode (low-power, 3-pin serial, 6-pin serial). No effect in ULPI input clock mode." range="" rwaccess="RW">
      <bitenum value="0" token="ULPIAUTOIDLE_0" description="ULPI output clock always-on"/>
      <bitenum value="1" token="ULPIAUTOIDLE_1" description="ULPI output clock stops during asynchronous ULPI modes"/>
    </bitfield>
    <bitfield id="UTMIAUTOIDLE" width="1" begin="9" end="9" resetval="0x1" description="For ChanMode = ULPI TLL only. Allow the UTMI clock (output) to be stopped when UTMII goes to suspended mode (suspendm = 0)" range="" rwaccess="RW">
      <bitenum value="0" token="UTMIAUTOIDLE_0" description="UTMI clock output always on"/>
      <bitenum value="1" token="UTMIAUTOIDLE_1" description="UTMI clock output gated upon suspend"/>
    </bitfield>
    <bitfield id="ULPIDDRMODE" width="1" begin="8" end="8" resetval="0x0" description="Select single/double data rate (SDR/DDR) mode for ULPI TLLReset value depends on hardware generics ULPI_SDR/DDR_MODE." range="" rwaccess="RW">
      <bitenum value="0" token="ULPIDDRMODE_0" description="SDR mode (8 data bit/12 pin)"/>
      <bitenum value="1" token="ULPIDDRMODE_1" description="DDR mode (4 data bit/8 pin)"/>
    </bitfield>
    <bitfield id="ULPIOUTCLKMODE" width="1" begin="7" end="7" resetval="0x1" description="ULPI clocking mode select for ULPI TLL ChanMode" range="" rwaccess="RW">
      <bitenum value="0" token="ULPIOUTCLKMODE_0" description="ULPI clock provided by LINK (that is, off-chip). ULPI clock is input"/>
      <bitenum value="1" token="ULPIOUTCLKMODE_1" description="ULPI clock provided by PHY side (that is, TLL, from functional clock). ULPI clock is output"/>
    </bitfield>
    <bitfield id="TLLFULLSPEED" width="1" begin="6" end="6" resetval="0x1" description="Sets PHY speed emulation in TLL (full/slow), which determines the line to pull up upon connect. The two connect source controls are: Input m(N)_tllpuen, register field TllConnect." range="" rwaccess="RW">
      <bitenum value="0" token="TLLFULLSPEED_0" description="Connect is Low-speed: D&#8211; pullup"/>
      <bitenum value="1" token="TLLFULLSPEED_1" description="Connect is Full-Speed: D+ pullup"/>
    </bitfield>
    <bitfield id="TLLCONNECT" width="1" begin="5" end="5" resetval="0x0" description="Emulation of Full/Low-Speed connect (that is, D+ resp D&#8211; pullup) for serial TLL modes. Speed is determined by field TllSpeed." range="" rwaccess="RW">
      <bitenum value="0" token="TLLCONNECT_0" description="Unconnected"/>
      <bitenum value="1" token="TLLCONNECT_1" description="Connected"/>
    </bitfield>
    <bitfield id="TLLATTACH" width="1" begin="4" end="4" resetval="0x1" description="Emulates cable attach/detach for all serial TLL modes:* ChanMode = serial, in TLL mode (FsLsMode)* ChanMode = ULPI, in serial mode (6pin/3pin TLL)" range="" rwaccess="RW">
      <bitenum value="0" token="TLLATTACH_0" description="Cable detach emulated on serial TLL"/>
      <bitenum value="1" token="TLLATTACH_1" description="Cable attach emulated on serial TLL"/>
    </bitfield>
    <bitfield id="UTMIISADEV" width="1" begin="3" end="3" resetval="0x1" description="Select the cable end 'seen' by UTMI side of TLL, that is, the emulated USB cable's orientation.Note that host must always be on A side, Peripheral on B side.Reset value depends on generic DEFUTMIISHOST." range="" rwaccess="RW">
      <bitenum value="0" token="UTMIISADEV_0" description="UTMI side is peripheral, ULPI side is host"/>
      <bitenum value="1" token="UTMIISADEV_1" description="UTMI side is host, ULPI side is peripheral"/>
    </bitfield>
    <bitfield id="CHANMODE" width="2" begin="2" end="1" resetval="0x0" description="Main channel mode selection" range="" rwaccess="RW">
      <bitenum value="0" token="CHANMODE_0" description="UTMI-to-ULPI TLL mode (HS capable): To ULPI controller"/>
      <bitenum value="1" token="CHANMODE_1" description="UTMI-to-serial (FS/LS) mode: To serial controller (TLL) or serial PHY"/>
      <bitenum value="2" token="CHANMODE_2" description="Transparent UTMI mode: To UTMI PHY"/>
      <bitenum value="3" token="CHANMODE_3" description="No mode selected"/>
    </bitfield>
    <bitfield id="CHANEN" width="1" begin="0" end="0" resetval="0x0" description="Active-high channel enable. A disabled channel is unclocked and kept under reset." range="" rwaccess="RW">
      <bitenum value="0" token="CHANEN_0" description="Channel #N disabled"/>
      <bitenum value="1" token="CHANEN_1" description="Channel #N enabled"/>
    </bitfield>
  </register>
  <register id="TLL_CHANNEL_CONF_i_2" acronym="TLL_CHANNEL_CONF_i_2" offset="0x48" width="32" description="Control and Status register for channel I.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FSLSLINESTATE" width="2" begin="29" end="28" resetval="0x0" description="Line state for Full/Low speed serial modesBit1 = D&#8211;/ Bit0 = D+" range="" rwaccess="R">
      <bitenum value="0" token="FSLSLINESTATE_0" description="Single-ended 0"/>
      <bitenum value="1" token="FSLSLINESTATE_1" description="Full-Speed J = differential 1"/>
      <bitenum value="2" token="FSLSLINESTATE_2" description="Full-Speed K = differential 0"/>
      <bitenum value="3" token="FSLSLINESTATE_3" description="Single-ended 1 (illegal in USB)"/>
    </bitfield>
    <bitfield id="FSLSMODE" width="4" begin="27" end="24" resetval="0x0" description="Multiple-mode serial interface's mode select. Only when main channel mode is serial. No effect in other main modes." range="" rwaccess="RW">
      <bitenum value="0" token="FSLSMODE_0" description="'6pin' unidirectional PHY i/f mode. TX encoding is Dat/Se0 (default)"/>
      <bitenum value="1" token="FSLSMODE_1" description="'6-pin' unidirectional PHY i/f mode. TX encoding is Dp/Dm"/>
      <bitenum value="2" token="FSLSMODE_2" description="'3-pin' bidirectional PHY i/f mode."/>
      <bitenum value="3" token="FSLSMODE_3" description="'4-pin' bidirectional PHY i/f mode."/>
      <bitenum value="4" token="FSLSMODE_4" description="'6pin' unidirectional TLL mode. TX encoding is Dat/Se0"/>
      <bitenum value="5" token="FSLSMODE_5" description="'6pin' unidirectional TLL mode. TX encoding is Dp/Dm"/>
      <bitenum value="6" token="FSLSMODE_6" description="'3-pin' bidirectional TLL mode."/>
      <bitenum value="7" token="FSLSMODE_7" description="'4-pin' bidirectional TLL mode."/>
      <bitenum value="10" token="FSLSMODE_10" description="'2-pin' bidirectional TLL mode. Encoding is Dat/Se0"/>
      <bitenum value="11" token="FSLSMODE_11" description="'2-pin' bidirectional TLL mode. Encoding is Dp/Dm"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TESTTXSE0" width="1" begin="20" end="20" resetval="0x0" description="Force-Se0 transmit override value for serial mode testDon't care if TestEn = 0 (functional mode) or = TestTxen = 1 (tx = hiz)" range="" rwaccess="RW">
      <bitenum value="0" token="TESTTXSE0_0" description="Drive differential value on TX according to TestTXDat"/>
      <bitenum value="1" token="TESTTXSE0_1" description="Drive SE0 on TX"/>
    </bitfield>
    <bitfield id="TESTTXDAT" width="1" begin="19" end="19" resetval="0x0" description="Differential data transmit override value for serial mode testDon't care if TestEn = 0 (functional mode) or = TestTxen = 1 (tx = hiz) or TestSe0 = 1 (tx = se0)" range="" rwaccess="RW">
      <bitenum value="0" token="TESTTXDAT_0" description="Drive full-speed K = differential 0"/>
      <bitenum value="1" token="TESTTXDAT_1" description="Drive full-speed J = differential 1"/>
    </bitfield>
    <bitfield id="TESTTXEN" width="1" begin="18" end="18" resetval="0x0" description="Differential data transmit override value for serial mode testDon't care if TestEn = 0 (functional mode)" range="" rwaccess="RW">
      <bitenum value="0" token="TESTTXEN_0" description="Drive TX according to TestTXDat/Se0"/>
      <bitenum value="1" token="TESTTXEN_1" description="Drive TX Hiz (no drive: Pullups determine line state)"/>
    </bitfield>
    <bitfield id="TESTEN" width="1" begin="17" end="17" resetval="0x0" description="Enable manual test override for serial mode TX path (from local controller's UTMI port)" range="" rwaccess="RW">
      <bitenum value="0" token="TESTEN_0" description="No override. TX is from local link controller"/>
      <bitenum value="1" token="TESTEN_1" description="Override enabled"/>
    </bitfield>
    <bitfield id="DRVVBUS" width="1" begin="16" end="16" resetval="0x0" description="VBUS-drive for ChanMode = serial* In TLL config, write 1 to emulate serial-side VBUS drive* In PHY config, write 1 to report 'VBUS valid' status (of actual VBUS) to UTMI controller" range="" rwaccess="RW">
      <bitenum value="0" token="DRVVBUS_0" description="VBUS not driven"/>
      <bitenum value="1" token="DRVVBUS_1" description="VBUS driven to 5V"/>
    </bitfield>
    <bitfield id="CHRGVBUS" width="1" begin="15" end="15" resetval="0x0" description="VBUS-drive for ChanMode = serial* In TLL config, write 1 to emulate serial-side VBUS charge/pullup (OTG)* In PHY config, write 1 to reports 'session valid' status (of actual VBUS) to UTMI controller" range="" rwaccess="RW">
      <bitenum value="0" token="CHRGVBUS_0" description="VBUS not charged, session not valid"/>
      <bitenum value="1" token="CHRGVBUS_1" description="VBUS charged, session valid"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="14" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ULPINOBITSTUFF" width="1" begin="11" end="11" resetval="0x0" description="Disable bitstuff emulation in ULPI TLL for ULPI ChanMode" range="" rwaccess="RW">
      <bitenum value="0" token="ULPINOBITSTUFF_0" description="Bitstuff enabled, following USB standard"/>
      <bitenum value="1" token="ULPINOBITSTUFF_1" description="No bitstuff or associated delays (non-standard)"/>
    </bitfield>
    <bitfield id="ULPIAUTOIDLE" width="1" begin="10" end="10" resetval="0x1" description="For ChanMode = ULPI TLL only. Allow the ULPI output clock to be stopped when ULPI goes into asynchronous mode (low-power, 3-pin serial, 6-pin serial). No effect in ULPI input clock mode." range="" rwaccess="RW">
      <bitenum value="0" token="ULPIAUTOIDLE_0" description="ULPI output clock always-on"/>
      <bitenum value="1" token="ULPIAUTOIDLE_1" description="ULPI output clock stops during asynchronous ULPI modes"/>
    </bitfield>
    <bitfield id="UTMIAUTOIDLE" width="1" begin="9" end="9" resetval="0x1" description="For ChanMode = ULPI TLL only. Allow the UTMI clock (output) to be stopped when UTMII goes to suspended mode (suspendm = 0)" range="" rwaccess="RW">
      <bitenum value="0" token="UTMIAUTOIDLE_0" description="UTMI clock output always on"/>
      <bitenum value="1" token="UTMIAUTOIDLE_1" description="UTMI clock output gated upon suspend"/>
    </bitfield>
    <bitfield id="ULPIDDRMODE" width="1" begin="8" end="8" resetval="0x0" description="Select single/double data rate (SDR/DDR) mode for ULPI TLLReset value depends on hardware generics ULPI_SDR/DDR_MODE." range="" rwaccess="RW">
      <bitenum value="0" token="ULPIDDRMODE_0" description="SDR mode (8 data bit/12 pin)"/>
      <bitenum value="1" token="ULPIDDRMODE_1" description="DDR mode (4 data bit/8 pin)"/>
    </bitfield>
    <bitfield id="ULPIOUTCLKMODE" width="1" begin="7" end="7" resetval="0x1" description="ULPI clocking mode select for ULPI TLL ChanMode" range="" rwaccess="RW">
      <bitenum value="0" token="ULPIOUTCLKMODE_0" description="ULPI clock provided by LINK (that is, off-chip). ULPI clock is input"/>
      <bitenum value="1" token="ULPIOUTCLKMODE_1" description="ULPI clock provided by PHY side (that is, TLL, from functional clock). ULPI clock is output"/>
    </bitfield>
    <bitfield id="TLLFULLSPEED" width="1" begin="6" end="6" resetval="0x1" description="Sets PHY speed emulation in TLL (full/slow), which determines the line to pull up upon connect. The two connect source controls are: Input m(N)_tllpuen, register field TllConnect." range="" rwaccess="RW">
      <bitenum value="0" token="TLLFULLSPEED_0" description="Connect is Low-speed: D&#8211; pullup"/>
      <bitenum value="1" token="TLLFULLSPEED_1" description="Connect is Full-Speed: D+ pullup"/>
    </bitfield>
    <bitfield id="TLLCONNECT" width="1" begin="5" end="5" resetval="0x0" description="Emulation of Full/Low-Speed connect (that is, D+ resp D&#8211; pullup) for serial TLL modes. Speed is determined by field TllSpeed." range="" rwaccess="RW">
      <bitenum value="0" token="TLLCONNECT_0" description="Unconnected"/>
      <bitenum value="1" token="TLLCONNECT_1" description="Connected"/>
    </bitfield>
    <bitfield id="TLLATTACH" width="1" begin="4" end="4" resetval="0x1" description="Emulates cable attach/detach for all serial TLL modes:* ChanMode = serial, in TLL mode (FsLsMode)* ChanMode = ULPI, in serial mode (6pin/3pin TLL)" range="" rwaccess="RW">
      <bitenum value="0" token="TLLATTACH_0" description="Cable detach emulated on serial TLL"/>
      <bitenum value="1" token="TLLATTACH_1" description="Cable attach emulated on serial TLL"/>
    </bitfield>
    <bitfield id="UTMIISADEV" width="1" begin="3" end="3" resetval="0x1" description="Select the cable end 'seen' by UTMI side of TLL, that is, the emulated USB cable's orientation.Note that host must always be on A side, Peripheral on B side.Reset value depends on generic DEFUTMIISHOST." range="" rwaccess="RW">
      <bitenum value="0" token="UTMIISADEV_0" description="UTMI side is peripheral, ULPI side is host"/>
      <bitenum value="1" token="UTMIISADEV_1" description="UTMI side is host, ULPI side is peripheral"/>
    </bitfield>
    <bitfield id="CHANMODE" width="2" begin="2" end="1" resetval="0x0" description="Main channel mode selection" range="" rwaccess="RW">
      <bitenum value="0" token="CHANMODE_0" description="UTMI-to-ULPI TLL mode (HS capable): To ULPI controller"/>
      <bitenum value="1" token="CHANMODE_1" description="UTMI-to-serial (FS/LS) mode: To serial controller (TLL) or serial PHY"/>
      <bitenum value="2" token="CHANMODE_2" description="Transparent UTMI mode: To UTMI PHY"/>
      <bitenum value="3" token="CHANMODE_3" description="No mode selected"/>
    </bitfield>
    <bitfield id="CHANEN" width="1" begin="0" end="0" resetval="0x0" description="Active-high channel enable. A disabled channel is unclocked and kept under reset." range="" rwaccess="RW">
      <bitenum value="0" token="CHANEN_0" description="Channel #N disabled"/>
      <bitenum value="1" token="CHANEN_1" description="Channel #N enabled"/>
    </bitfield>
  </register>
  <register id="ULPI_VENDOR_ID_LO_i_0" acronym="ULPI_VENDOR_ID_LO_i_0" offset="0x800" width="8" description="Lower byte of USB-IF-supplied vendor ID Value is set for all channels by HDL generic ULPI_VENDORID Default is Texas-Instruments Vendor ID = 0x0451">
    <bitfield id="VENDOR_ID_LO" width="8" begin="7" end="0" resetval="0x51" description="" range="" rwaccess="R"/>
  </register>
  <register id="ULPI_VENDOR_ID_LO_i_1" acronym="ULPI_VENDOR_ID_LO_i_1" offset="0x900" width="8" description="Lower byte of USB-IF-supplied vendor ID Value is set for all channels by HDL generic ULPI_VENDORID Default is Texas-Instruments Vendor ID = 0x0451">
    <bitfield id="VENDOR_ID_LO" width="8" begin="7" end="0" resetval="0x51" description="" range="" rwaccess="R"/>
  </register>
  <register id="ULPI_VENDOR_ID_LO_i_2" acronym="ULPI_VENDOR_ID_LO_i_2" offset="0xA00" width="8" description="Lower byte of USB-IF-supplied vendor ID Value is set for all channels by HDL generic ULPI_VENDORID Default is Texas-Instruments Vendor ID = 0x0451">
    <bitfield id="VENDOR_ID_LO" width="8" begin="7" end="0" resetval="0x51" description="" range="" rwaccess="R"/>
  </register>
  <register id="ULPI_VENDOR_ID_HI_i_0" acronym="ULPI_VENDOR_ID_HI_i_0" offset="0x801" width="8" description="Upper byte of USB-IF-supplied 16-bit vendor ID Value is set for all channels by HDL generic ULPI_VENDORID Default is Texas-Instruments Vendor ID = 0x0451">
    <bitfield id="VENDOR_ID_HI" width="8" begin="7" end="0" resetval="0x04" description="" range="" rwaccess="R"/>
  </register>
  <register id="ULPI_VENDOR_ID_HI_i_1" acronym="ULPI_VENDOR_ID_HI_i_1" offset="0x901" width="8" description="Upper byte of USB-IF-supplied 16-bit vendor ID Value is set for all channels by HDL generic ULPI_VENDORID Default is Texas-Instruments Vendor ID = 0x0451">
    <bitfield id="VENDOR_ID_HI" width="8" begin="7" end="0" resetval="0x04" description="" range="" rwaccess="R"/>
  </register>
  <register id="ULPI_VENDOR_ID_HI_i_2" acronym="ULPI_VENDOR_ID_HI_i_2" offset="0xA01" width="8" description="Upper byte of USB-IF-supplied 16-bit vendor ID Value is set for all channels by HDL generic ULPI_VENDORID Default is Texas-Instruments Vendor ID = 0x0451">
    <bitfield id="VENDOR_ID_HI" width="8" begin="7" end="0" resetval="0x04" description="" range="" rwaccess="R"/>
  </register>
  <register id="ULPI_PRODUCT_ID_LO_i_0" acronym="ULPI_PRODUCT_ID_LO_i_0" offset="0x802" width="8" description="Lower byte of vendor-chosen 16-bit product ID Value is set for all channels by HDL generic ULPI_PRODUCTID">
    <bitfield id="PRODUCT_ID_LO" width="8" begin="7" end="0" resetval="0x00" description="" range="" rwaccess="R"/>
  </register>
  <register id="ULPI_PRODUCT_ID_LO_i_1" acronym="ULPI_PRODUCT_ID_LO_i_1" offset="0x902" width="8" description="Lower byte of vendor-chosen 16-bit product ID Value is set for all channels by HDL generic ULPI_PRODUCTID">
    <bitfield id="PRODUCT_ID_LO" width="8" begin="7" end="0" resetval="0x00" description="" range="" rwaccess="R"/>
  </register>
  <register id="ULPI_PRODUCT_ID_LO_i_2" acronym="ULPI_PRODUCT_ID_LO_i_2" offset="0xA02" width="8" description="Lower byte of vendor-chosen 16-bit product ID Value is set for all channels by HDL generic ULPI_PRODUCTID">
    <bitfield id="PRODUCT_ID_LO" width="8" begin="7" end="0" resetval="0x00" description="" range="" rwaccess="R"/>
  </register>
  <register id="ULPI_PRODUCT_ID_HI_i_0" acronym="ULPI_PRODUCT_ID_HI_i_0" offset="0x803" width="8" description="Upper byte of vendor-chosen 16-bit product ID Value is set for all channels by HDL generic ULPI_PRODUCTID">
    <bitfield id="PRODUCT_ID_HI" width="8" begin="7" end="0" resetval="0x00" description="" range="" rwaccess="R"/>
  </register>
  <register id="ULPI_PRODUCT_ID_HI_i_1" acronym="ULPI_PRODUCT_ID_HI_i_1" offset="0x903" width="8" description="Upper byte of vendor-chosen 16-bit product ID Value is set for all channels by HDL generic ULPI_PRODUCTID">
    <bitfield id="PRODUCT_ID_HI" width="8" begin="7" end="0" resetval="0x00" description="" range="" rwaccess="R"/>
  </register>
  <register id="ULPI_PRODUCT_ID_HI_i_2" acronym="ULPI_PRODUCT_ID_HI_i_2" offset="0xA03" width="8" description="Upper byte of vendor-chosen 16-bit product ID Value is set for all channels by HDL generic ULPI_PRODUCTID">
    <bitfield id="PRODUCT_ID_HI" width="8" begin="7" end="0" resetval="0x00" description="" range="" rwaccess="R"/>
  </register>
  <register id="ULPI_FUNCTION_CTRL_i_0" acronym="ULPI_FUNCTION_CTRL_i_0" offset="0x804" width="8" description="Controls UTMI function settings of the PHY. Read/Write address.">
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SUSPENDM" width="1" begin="6" end="6" resetval="0x1" description="Active low PHY suspend: Puts the ULPI bus in Low Power Mode. Automatically set back to 1 upon Low Power Mode exit." range="" rwaccess="RW">
      <bitenum value="0" token="SUSPENDM_0" description="PHY is in low-power mode"/>
      <bitenum value="1" token="SUSPENDM_1" description="PHY is not in low-power mode"/>
    </bitfield>
    <bitfield id="RESET" width="1" begin="5" end="5" resetval="0x0" description="Active high UTMI transceiver reset. Autocleared.Does not reset the ULPI interface or ULPI register set." range="" rwaccess="RW">
      <bitenum value="0" token="RESET_0" description="No ongoing reset/ no action"/>
      <bitenum value="1" token="RESET_1" description="Ongoing reset/apply reset"/>
    </bitfield>
    <bitfield id="OPMODE" width="2" begin="4" end="3" resetval="0x0" description="Select the required bit encoding style during transmit" range="" rwaccess="RW">
      <bitenum value="0" token="OPMODE_0" description="Normal operation"/>
      <bitenum value="1" token="OPMODE_1" description="Non-driving"/>
      <bitenum value="2" token="OPMODE_2" description="Disable bit-stuff and NRZI encoding"/>
      <bitenum value="3" token="OPMODE_3" description="Reserved"/>
    </bitfield>
    <bitfield id="TERMSELECT" width="1" begin="2" end="2" resetval="0x0" description="Controls the internal 1.5Kohms pull-up resistor and 45ohms HS terminations. Control over bus resistors changes depending on XcvrSelect, OpMode, DpPulldown and DmPulldown." range="" rwaccess="RW">
      <bitenum value="0" token="TERMSELECT_0" description="HS termination enabled (other conditions)"/>
      <bitenum value="1" token="TERMSELECT_1" description="FS termination enabled (other conditions)"/>
    </bitfield>
    <bitfield id="XCVRSELECT" width="2" begin="1" end="0" resetval="0x1" description="Select the required transceiver speed." range="" rwaccess="RW">
      <bitenum value="0" token="XCVRSELECT_0" description="Enable HS transceiver"/>
      <bitenum value="1" token="XCVRSELECT_1" description="Enable FS transceiver"/>
      <bitenum value="2" token="XCVRSELECT_2" description="Enable LS transceiver"/>
      <bitenum value="3" token="XCVRSELECT_3" description="Enable FS transceiver for LS packets (automatic FS preamble pre-pending)"/>
    </bitfield>
  </register>
  <register id="ULPI_FUNCTION_CTRL_i_1" acronym="ULPI_FUNCTION_CTRL_i_1" offset="0x904" width="8" description="Controls UTMI function settings of the PHY. Read/Write address.">
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SUSPENDM" width="1" begin="6" end="6" resetval="0x1" description="Active low PHY suspend: Puts the ULPI bus in Low Power Mode. Automatically set back to 1 upon Low Power Mode exit." range="" rwaccess="RW">
      <bitenum value="0" token="SUSPENDM_0" description="PHY is in low-power mode"/>
      <bitenum value="1" token="SUSPENDM_1" description="PHY is not in low-power mode"/>
    </bitfield>
    <bitfield id="RESET" width="1" begin="5" end="5" resetval="0x0" description="Active high UTMI transceiver reset. Autocleared.Does not reset the ULPI interface or ULPI register set." range="" rwaccess="RW">
      <bitenum value="0" token="RESET_0" description="No ongoing reset/ no action"/>
      <bitenum value="1" token="RESET_1" description="Ongoing reset/apply reset"/>
    </bitfield>
    <bitfield id="OPMODE" width="2" begin="4" end="3" resetval="0x0" description="Select the required bit encoding style during transmit" range="" rwaccess="RW">
      <bitenum value="0" token="OPMODE_0" description="Normal operation"/>
      <bitenum value="1" token="OPMODE_1" description="Non-driving"/>
      <bitenum value="2" token="OPMODE_2" description="Disable bit-stuff and NRZI encoding"/>
      <bitenum value="3" token="OPMODE_3" description="Reserved"/>
    </bitfield>
    <bitfield id="TERMSELECT" width="1" begin="2" end="2" resetval="0x0" description="Controls the internal 1.5Kohms pull-up resistor and 45ohms HS terminations. Control over bus resistors changes depending on XcvrSelect, OpMode, DpPulldown and DmPulldown." range="" rwaccess="RW">
      <bitenum value="0" token="TERMSELECT_0" description="HS termination enabled (other conditions)"/>
      <bitenum value="1" token="TERMSELECT_1" description="FS termination enabled (other conditions)"/>
    </bitfield>
    <bitfield id="XCVRSELECT" width="2" begin="1" end="0" resetval="0x1" description="Select the required transceiver speed." range="" rwaccess="RW">
      <bitenum value="0" token="XCVRSELECT_0" description="Enable HS transceiver"/>
      <bitenum value="1" token="XCVRSELECT_1" description="Enable FS transceiver"/>
      <bitenum value="2" token="XCVRSELECT_2" description="Enable LS transceiver"/>
      <bitenum value="3" token="XCVRSELECT_3" description="Enable FS transceiver for LS packets (automatic FS preamble pre-pending)"/>
    </bitfield>
  </register>
  <register id="ULPI_FUNCTION_CTRL_i_2" acronym="ULPI_FUNCTION_CTRL_i_2" offset="0xA04" width="8" description="Controls UTMI function settings of the PHY. Read/Write address.">
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SUSPENDM" width="1" begin="6" end="6" resetval="0x1" description="Active low PHY suspend: Puts the ULPI bus in Low Power Mode. Automatically set back to 1 upon Low Power Mode exit." range="" rwaccess="RW">
      <bitenum value="0" token="SUSPENDM_0" description="PHY is in low-power mode"/>
      <bitenum value="1" token="SUSPENDM_1" description="PHY is not in low-power mode"/>
    </bitfield>
    <bitfield id="RESET" width="1" begin="5" end="5" resetval="0x0" description="Active high UTMI transceiver reset. Autocleared.Does not reset the ULPI interface or ULPI register set." range="" rwaccess="RW">
      <bitenum value="0" token="RESET_0" description="No ongoing reset/ no action"/>
      <bitenum value="1" token="RESET_1" description="Ongoing reset/apply reset"/>
    </bitfield>
    <bitfield id="OPMODE" width="2" begin="4" end="3" resetval="0x0" description="Select the required bit encoding style during transmit" range="" rwaccess="RW">
      <bitenum value="0" token="OPMODE_0" description="Normal operation"/>
      <bitenum value="1" token="OPMODE_1" description="Non-driving"/>
      <bitenum value="2" token="OPMODE_2" description="Disable bit-stuff and NRZI encoding"/>
      <bitenum value="3" token="OPMODE_3" description="Reserved"/>
    </bitfield>
    <bitfield id="TERMSELECT" width="1" begin="2" end="2" resetval="0x0" description="Controls the internal 1.5Kohms pull-up resistor and 45ohms HS terminations. Control over bus resistors changes depending on XcvrSelect, OpMode, DpPulldown and DmPulldown." range="" rwaccess="RW">
      <bitenum value="0" token="TERMSELECT_0" description="HS termination enabled (other conditions)"/>
      <bitenum value="1" token="TERMSELECT_1" description="FS termination enabled (other conditions)"/>
    </bitfield>
    <bitfield id="XCVRSELECT" width="2" begin="1" end="0" resetval="0x1" description="Select the required transceiver speed." range="" rwaccess="RW">
      <bitenum value="0" token="XCVRSELECT_0" description="Enable HS transceiver"/>
      <bitenum value="1" token="XCVRSELECT_1" description="Enable FS transceiver"/>
      <bitenum value="2" token="XCVRSELECT_2" description="Enable LS transceiver"/>
      <bitenum value="3" token="XCVRSELECT_3" description="Enable FS transceiver for LS packets (automatic FS preamble pre-pending)"/>
    </bitfield>
  </register>
  <register id="ULPI_FUNCTION_CTRL_SET_i_0" acronym="ULPI_FUNCTION_CTRL_SET_i_0" offset="0x805" width="8" description="Controls UTMI function settings of the PHY. Read/set address (write 1 to a bit to set it to 1; writing 0 has no effect on bit value). See fields description at the read/write address of the same register.">
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SUSPENDM" width="1" begin="6" end="6" resetval="0x0" description="Active low PHY suspend: Puts the ULPI bus in Low Power Mode. Automatically set back to 1 upon Low Power Mode exit." range="" rwaccess="RW">
      <bitenum value="0" token="SUSPENDM_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="SUSPENDM_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="RESET" width="1" begin="5" end="5" resetval="0x0" description="Active high UTMI transceiver reset. Autocleared.Does not reset the ULPI interface or ULPI register set." range="" rwaccess="RW">
      <bitenum value="0" token="RESET_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="RESET_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="OPMODE" width="2" begin="4" end="3" resetval="0x0" description="Select the required bit encoding style during transmit" range="" rwaccess="RW">
      <bitenum value="0" token="OPMODE_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="OPMODE_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="TERMSELECT" width="1" begin="2" end="2" resetval="0x0" description="Controls the internal 1.5Kohms pull-up resistor and 45ohms HS terminations. Control over bus resistors changes depending on XcvrSelect, OpMode, DpPulldown and DmPulldown." range="" rwaccess="RW">
      <bitenum value="0" token="TERMSELECT_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="TERMSELECT_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="XCVRSELECT" width="2" begin="1" end="0" resetval="0x0" description="Select the required transceiver speed." range="" rwaccess="RW">
      <bitenum value="0" token="XCVRSELECT_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="XCVRSELECT_1_w" description="Set the bit to 1."/>
    </bitfield>
  </register>
  <register id="ULPI_FUNCTION_CTRL_SET_i_1" acronym="ULPI_FUNCTION_CTRL_SET_i_1" offset="0x905" width="8" description="Controls UTMI function settings of the PHY. Read/set address (write 1 to a bit to set it to 1; writing 0 has no effect on bit value). See fields description at the read/write address of the same register.">
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SUSPENDM" width="1" begin="6" end="6" resetval="0x0" description="Active low PHY suspend: Puts the ULPI bus in Low Power Mode. Automatically set back to 1 upon Low Power Mode exit." range="" rwaccess="RW">
      <bitenum value="0" token="SUSPENDM_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="SUSPENDM_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="RESET" width="1" begin="5" end="5" resetval="0x0" description="Active high UTMI transceiver reset. Autocleared.Does not reset the ULPI interface or ULPI register set." range="" rwaccess="RW">
      <bitenum value="0" token="RESET_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="RESET_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="OPMODE" width="2" begin="4" end="3" resetval="0x0" description="Select the required bit encoding style during transmit" range="" rwaccess="RW">
      <bitenum value="0" token="OPMODE_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="OPMODE_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="TERMSELECT" width="1" begin="2" end="2" resetval="0x0" description="Controls the internal 1.5Kohms pull-up resistor and 45ohms HS terminations. Control over bus resistors changes depending on XcvrSelect, OpMode, DpPulldown and DmPulldown." range="" rwaccess="RW">
      <bitenum value="0" token="TERMSELECT_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="TERMSELECT_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="XCVRSELECT" width="2" begin="1" end="0" resetval="0x0" description="Select the required transceiver speed." range="" rwaccess="RW">
      <bitenum value="0" token="XCVRSELECT_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="XCVRSELECT_1_w" description="Set the bit to 1."/>
    </bitfield>
  </register>
  <register id="ULPI_FUNCTION_CTRL_SET_i_2" acronym="ULPI_FUNCTION_CTRL_SET_i_2" offset="0xA05" width="8" description="Controls UTMI function settings of the PHY. Read/set address (write 1 to a bit to set it to 1; writing 0 has no effect on bit value). See fields description at the read/write address of the same register.">
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SUSPENDM" width="1" begin="6" end="6" resetval="0x0" description="Active low PHY suspend: Puts the ULPI bus in Low Power Mode. Automatically set back to 1 upon Low Power Mode exit." range="" rwaccess="RW">
      <bitenum value="0" token="SUSPENDM_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="SUSPENDM_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="RESET" width="1" begin="5" end="5" resetval="0x0" description="Active high UTMI transceiver reset. Autocleared.Does not reset the ULPI interface or ULPI register set." range="" rwaccess="RW">
      <bitenum value="0" token="RESET_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="RESET_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="OPMODE" width="2" begin="4" end="3" resetval="0x0" description="Select the required bit encoding style during transmit" range="" rwaccess="RW">
      <bitenum value="0" token="OPMODE_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="OPMODE_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="TERMSELECT" width="1" begin="2" end="2" resetval="0x0" description="Controls the internal 1.5Kohms pull-up resistor and 45ohms HS terminations. Control over bus resistors changes depending on XcvrSelect, OpMode, DpPulldown and DmPulldown." range="" rwaccess="RW">
      <bitenum value="0" token="TERMSELECT_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="TERMSELECT_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="XCVRSELECT" width="2" begin="1" end="0" resetval="0x0" description="Select the required transceiver speed." range="" rwaccess="RW">
      <bitenum value="0" token="XCVRSELECT_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="XCVRSELECT_1_w" description="Set the bit to 1."/>
    </bitfield>
  </register>
  <register id="ULPI_FUNCTION_CTRL_CLR_i_0" acronym="ULPI_FUNCTION_CTRL_CLR_i_0" offset="0x806" width="8" description="Controls UTMI function settings of the PHY. Read/clear address (write 1 to a bit to clear it to 0, writing 0 has no effect on bit value). See fields description at the read/write address of the same register.">
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SUSPENDM" width="1" begin="6" end="6" resetval="0x0" description="Active low PHY suspend: Puts the ULPI bus in Low Power Mode. Automatically set back to 1 upon Low Power Mode exit." range="" rwaccess="RW">
      <bitenum value="0" token="SUSPENDM_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="SUSPENDM_1_w" description="Clear the bit to 0"/>
    </bitfield>
    <bitfield id="RESET" width="1" begin="5" end="5" resetval="0x0" description="Active high UTMI transceiver reset. Autocleared.Does not reset the ULPI interface or ULPI register set." range="" rwaccess="RW">
      <bitenum value="0" token="RESET_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="RESET_1_w" description="Clear the bit to 0"/>
    </bitfield>
    <bitfield id="OPMODE" width="2" begin="4" end="3" resetval="0x0" description="Select the required bit encoding style during transmit" range="" rwaccess="RW">
      <bitenum value="0" token="OPMODE_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="OPMODE_1_w" description="Clear the bit to 0"/>
    </bitfield>
    <bitfield id="TERMSELECT" width="1" begin="2" end="2" resetval="0x0" description="Controls the internal 1.5Kohms pull-up resistor and 45ohms HS terminations. Control over bus resistors changes depending on XcvrSelect, OpMode, DpPulldown and DmPulldown." range="" rwaccess="RW">
      <bitenum value="0" token="TERMSELECT_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="TERMSELECT_1_w" description="Clear the bit to 0"/>
    </bitfield>
    <bitfield id="XCVRSELECT" width="2" begin="1" end="0" resetval="0x0" description="Select the required transceiver speed." range="" rwaccess="RW">
      <bitenum value="0" token="XCVRSELECT_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="XCVRSELECT_1_w" description="Clear the bit to 0"/>
    </bitfield>
  </register>
  <register id="ULPI_FUNCTION_CTRL_CLR_i_1" acronym="ULPI_FUNCTION_CTRL_CLR_i_1" offset="0x906" width="8" description="Controls UTMI function settings of the PHY. Read/clear address (write 1 to a bit to clear it to 0, writing 0 has no effect on bit value). See fields description at the read/write address of the same register.">
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SUSPENDM" width="1" begin="6" end="6" resetval="0x0" description="Active low PHY suspend: Puts the ULPI bus in Low Power Mode. Automatically set back to 1 upon Low Power Mode exit." range="" rwaccess="RW">
      <bitenum value="0" token="SUSPENDM_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="SUSPENDM_1_w" description="Clear the bit to 0"/>
    </bitfield>
    <bitfield id="RESET" width="1" begin="5" end="5" resetval="0x0" description="Active high UTMI transceiver reset. Autocleared.Does not reset the ULPI interface or ULPI register set." range="" rwaccess="RW">
      <bitenum value="0" token="RESET_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="RESET_1_w" description="Clear the bit to 0"/>
    </bitfield>
    <bitfield id="OPMODE" width="2" begin="4" end="3" resetval="0x0" description="Select the required bit encoding style during transmit" range="" rwaccess="RW">
      <bitenum value="0" token="OPMODE_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="OPMODE_1_w" description="Clear the bit to 0"/>
    </bitfield>
    <bitfield id="TERMSELECT" width="1" begin="2" end="2" resetval="0x0" description="Controls the internal 1.5Kohms pull-up resistor and 45ohms HS terminations. Control over bus resistors changes depending on XcvrSelect, OpMode, DpPulldown and DmPulldown." range="" rwaccess="RW">
      <bitenum value="0" token="TERMSELECT_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="TERMSELECT_1_w" description="Clear the bit to 0"/>
    </bitfield>
    <bitfield id="XCVRSELECT" width="2" begin="1" end="0" resetval="0x0" description="Select the required transceiver speed." range="" rwaccess="RW">
      <bitenum value="0" token="XCVRSELECT_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="XCVRSELECT_1_w" description="Clear the bit to 0"/>
    </bitfield>
  </register>
  <register id="ULPI_FUNCTION_CTRL_CLR_i_2" acronym="ULPI_FUNCTION_CTRL_CLR_i_2" offset="0xA06" width="8" description="Controls UTMI function settings of the PHY. Read/clear address (write 1 to a bit to clear it to 0, writing 0 has no effect on bit value). See fields description at the read/write address of the same register.">
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SUSPENDM" width="1" begin="6" end="6" resetval="0x0" description="Active low PHY suspend: Puts the ULPI bus in Low Power Mode. Automatically set back to 1 upon Low Power Mode exit." range="" rwaccess="RW">
      <bitenum value="0" token="SUSPENDM_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="SUSPENDM_1_w" description="Clear the bit to 0"/>
    </bitfield>
    <bitfield id="RESET" width="1" begin="5" end="5" resetval="0x0" description="Active high UTMI transceiver reset. Autocleared.Does not reset the ULPI interface or ULPI register set." range="" rwaccess="RW">
      <bitenum value="0" token="RESET_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="RESET_1_w" description="Clear the bit to 0"/>
    </bitfield>
    <bitfield id="OPMODE" width="2" begin="4" end="3" resetval="0x0" description="Select the required bit encoding style during transmit" range="" rwaccess="RW">
      <bitenum value="0" token="OPMODE_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="OPMODE_1_w" description="Clear the bit to 0"/>
    </bitfield>
    <bitfield id="TERMSELECT" width="1" begin="2" end="2" resetval="0x0" description="Controls the internal 1.5Kohms pull-up resistor and 45ohms HS terminations. Control over bus resistors changes depending on XcvrSelect, OpMode, DpPulldown and DmPulldown." range="" rwaccess="RW">
      <bitenum value="0" token="TERMSELECT_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="TERMSELECT_1_w" description="Clear the bit to 0"/>
    </bitfield>
    <bitfield id="XCVRSELECT" width="2" begin="1" end="0" resetval="0x0" description="Select the required transceiver speed." range="" rwaccess="RW">
      <bitenum value="0" token="XCVRSELECT_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="XCVRSELECT_1_w" description="Clear the bit to 0"/>
    </bitfield>
  </register>
  <register id="ULPI_INTERFACE_CTRL_i_0" acronym="ULPI_INTERFACE_CTRL_i_0" offset="0x807" width="8" description="Enables alternative interfaces and PHY features. Read/Write address.">
    <bitfield id="INTERFACE_PROTECT_DISABLE" width="1" begin="7" end="7" resetval="0x0" description="Controls circuitry built into the PHY for protecting the ULPI interface when the link 3-states stp and data." range="" rwaccess="RW">
      <bitenum value="0" token="INTERFACE_PROTECT_DISABLE_0" description="Enables the interface protect circuit"/>
      <bitenum value="1" token="INTERFACE_PROTECT_DISABLE_1" description="Disables the interface protect circuit"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AUTORESUME" width="1" begin="4" end="4" resetval="0x1" description="Enables the PHY to automatically drive resume signaling. On by default." range="" rwaccess="RW">
      <bitenum value="0" token="AUTORESUME_0" description="AutoResume disabled"/>
      <bitenum value="1" token="AUTORESUME_1" description="AutoResume enabled"/>
    </bitfield>
    <bitfield id="CLOCKSUSPENDM" width="1" begin="3" end="3" resetval="0x0" description="Active low clock suspend for serial modes (6pin/3-pin)." range="" rwaccess="RW">
      <bitenum value="0" token="CLOCKSUSPENDM_0" description="ULPI clock will stop during serial modes."/>
      <bitenum value="1" token="CLOCKSUSPENDM_1" description="ULPI clock will run during serial modes."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FSLSSERIALMODE_3PIN" width="1" begin="1" end="1" resetval="0x0" description="Sets the ULPI interface to 3-pin (FS/LS only) Serial Mode. Autocleared when serial mode is exited." range="" rwaccess="RW">
      <bitenum value="0" token="FSLSSERIALMODE_3PIN_0" description="ULPI is not in 3-pin mode"/>
      <bitenum value="1" token="FSLSSERIALMODE_3PIN_1" description="ULPI in 3-pin serial mode"/>
    </bitfield>
    <bitfield id="FSLSSERIALMODE_6PIN" width="1" begin="0" end="0" resetval="0x0" description="Sets the ULPI interface to 6-pin (FS/LS only) Serial Mode. Autocleared when serial mode is exited." range="" rwaccess="RW">
      <bitenum value="0" token="FSLSSERIALMODE_6PIN_0" description="ULPI is not in 6-pin mode"/>
      <bitenum value="1" token="FSLSSERIALMODE_6PIN_1" description="ULPI in 6-pin serial mode"/>
    </bitfield>
  </register>
  <register id="ULPI_INTERFACE_CTRL_i_1" acronym="ULPI_INTERFACE_CTRL_i_1" offset="0x907" width="8" description="Enables alternative interfaces and PHY features. Read/Write address.">
    <bitfield id="INTERFACE_PROTECT_DISABLE" width="1" begin="7" end="7" resetval="0x0" description="Controls circuitry built into the PHY for protecting the ULPI interface when the link 3-states stp and data." range="" rwaccess="RW">
      <bitenum value="0" token="INTERFACE_PROTECT_DISABLE_0" description="Enables the interface protect circuit"/>
      <bitenum value="1" token="INTERFACE_PROTECT_DISABLE_1" description="Disables the interface protect circuit"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AUTORESUME" width="1" begin="4" end="4" resetval="0x1" description="Enables the PHY to automatically drive resume signaling. On by default." range="" rwaccess="RW">
      <bitenum value="0" token="AUTORESUME_0" description="AutoResume disabled"/>
      <bitenum value="1" token="AUTORESUME_1" description="AutoResume enabled"/>
    </bitfield>
    <bitfield id="CLOCKSUSPENDM" width="1" begin="3" end="3" resetval="0x0" description="Active low clock suspend for serial modes (6pin/3-pin)." range="" rwaccess="RW">
      <bitenum value="0" token="CLOCKSUSPENDM_0" description="ULPI clock will stop during serial modes."/>
      <bitenum value="1" token="CLOCKSUSPENDM_1" description="ULPI clock will run during serial modes."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FSLSSERIALMODE_3PIN" width="1" begin="1" end="1" resetval="0x0" description="Sets the ULPI interface to 3-pin (FS/LS only) Serial Mode. Autocleared when serial mode is exited." range="" rwaccess="RW">
      <bitenum value="0" token="FSLSSERIALMODE_3PIN_0" description="ULPI is not in 3-pin mode"/>
      <bitenum value="1" token="FSLSSERIALMODE_3PIN_1" description="ULPI in 3-pin serial mode"/>
    </bitfield>
    <bitfield id="FSLSSERIALMODE_6PIN" width="1" begin="0" end="0" resetval="0x0" description="Sets the ULPI interface to 6-pin (FS/LS only) Serial Mode. Autocleared when serial mode is exited." range="" rwaccess="RW">
      <bitenum value="0" token="FSLSSERIALMODE_6PIN_0" description="ULPI is not in 6-pin mode"/>
      <bitenum value="1" token="FSLSSERIALMODE_6PIN_1" description="ULPI in 6-pin serial mode"/>
    </bitfield>
  </register>
  <register id="ULPI_INTERFACE_CTRL_i_2" acronym="ULPI_INTERFACE_CTRL_i_2" offset="0xA07" width="8" description="Enables alternative interfaces and PHY features. Read/Write address.">
    <bitfield id="INTERFACE_PROTECT_DISABLE" width="1" begin="7" end="7" resetval="0x0" description="Controls circuitry built into the PHY for protecting the ULPI interface when the link 3-states stp and data." range="" rwaccess="RW">
      <bitenum value="0" token="INTERFACE_PROTECT_DISABLE_0" description="Enables the interface protect circuit"/>
      <bitenum value="1" token="INTERFACE_PROTECT_DISABLE_1" description="Disables the interface protect circuit"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AUTORESUME" width="1" begin="4" end="4" resetval="0x1" description="Enables the PHY to automatically drive resume signaling. On by default." range="" rwaccess="RW">
      <bitenum value="0" token="AUTORESUME_0" description="AutoResume disabled"/>
      <bitenum value="1" token="AUTORESUME_1" description="AutoResume enabled"/>
    </bitfield>
    <bitfield id="CLOCKSUSPENDM" width="1" begin="3" end="3" resetval="0x0" description="Active low clock suspend for serial modes (6pin/3-pin)." range="" rwaccess="RW">
      <bitenum value="0" token="CLOCKSUSPENDM_0" description="ULPI clock will stop during serial modes."/>
      <bitenum value="1" token="CLOCKSUSPENDM_1" description="ULPI clock will run during serial modes."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FSLSSERIALMODE_3PIN" width="1" begin="1" end="1" resetval="0x0" description="Sets the ULPI interface to 3-pin (FS/LS only) Serial Mode. Autocleared when serial mode is exited." range="" rwaccess="RW">
      <bitenum value="0" token="FSLSSERIALMODE_3PIN_0" description="ULPI is not in 3-pin mode"/>
      <bitenum value="1" token="FSLSSERIALMODE_3PIN_1" description="ULPI in 3-pin serial mode"/>
    </bitfield>
    <bitfield id="FSLSSERIALMODE_6PIN" width="1" begin="0" end="0" resetval="0x0" description="Sets the ULPI interface to 6-pin (FS/LS only) Serial Mode. Autocleared when serial mode is exited." range="" rwaccess="RW">
      <bitenum value="0" token="FSLSSERIALMODE_6PIN_0" description="ULPI is not in 6-pin mode"/>
      <bitenum value="1" token="FSLSSERIALMODE_6PIN_1" description="ULPI in 6-pin serial mode"/>
    </bitfield>
  </register>
  <register id="ULPI_INTERFACE_CTRL_SET_i_0" acronym="ULPI_INTERFACE_CTRL_SET_i_0" offset="0x808" width="8" description="Enables alternative interfaces and PHY features. Read/set address (write 1 to a bit to set it to 1; writing 0 has no effect on bit value). See fields description at the read/write address of the same register.">
    <bitfield id="INTERFACE_PROTECT_DISABLE" width="1" begin="7" end="7" resetval="0x0" description="Controls circuitry built into the PHY for protecting the ULPI interface when the link 3-states stp and data." range="" rwaccess="RW">
      <bitenum value="0" token="INTERFACE_PROTECT_DISABLE_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="INTERFACE_PROTECT_DISABLE_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AUTORESUME" width="1" begin="4" end="4" resetval="0x0" description="Enables the PHY to automatically drive resume signaling. On by default." range="" rwaccess="RW">
      <bitenum value="0" token="AUTORESUME_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="AUTORESUME_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="CLOCKSUSPENDM" width="1" begin="3" end="3" resetval="0x0" description="Active low clock suspend for serial modes (6pin/3-pin)." range="" rwaccess="RW">
      <bitenum value="0" token="CLOCKSUSPENDM_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="CLOCKSUSPENDM_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FSLSSERIALMODE_3PIN" width="1" begin="1" end="1" resetval="0x0" description="Sets the ULPI interface to 3-pin (FS/LS only) Serial Mode. Autocleared when serial mode is exited." range="" rwaccess="RW">
      <bitenum value="0" token="FSLSSERIALMODE_3PIN_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="FSLSSERIALMODE_3PIN_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="FSLSSERIALMODE_6PIN" width="1" begin="0" end="0" resetval="0x0" description="Sets the ULPI interface to 6-pin (FS/LS only) Serial Mode. Autocleared when serial mode is exited." range="" rwaccess="RW">
      <bitenum value="0" token="FSLSSERIALMODE_6PIN_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="FSLSSERIALMODE_6PIN_1_w" description="Set the bit to 1."/>
    </bitfield>
  </register>
  <register id="ULPI_INTERFACE_CTRL_SET_i_1" acronym="ULPI_INTERFACE_CTRL_SET_i_1" offset="0x908" width="8" description="Enables alternative interfaces and PHY features. Read/set address (write 1 to a bit to set it to 1; writing 0 has no effect on bit value). See fields description at the read/write address of the same register.">
    <bitfield id="INTERFACE_PROTECT_DISABLE" width="1" begin="7" end="7" resetval="0x0" description="Controls circuitry built into the PHY for protecting the ULPI interface when the link 3-states stp and data." range="" rwaccess="RW">
      <bitenum value="0" token="INTERFACE_PROTECT_DISABLE_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="INTERFACE_PROTECT_DISABLE_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AUTORESUME" width="1" begin="4" end="4" resetval="0x0" description="Enables the PHY to automatically drive resume signaling. On by default." range="" rwaccess="RW">
      <bitenum value="0" token="AUTORESUME_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="AUTORESUME_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="CLOCKSUSPENDM" width="1" begin="3" end="3" resetval="0x0" description="Active low clock suspend for serial modes (6pin/3-pin)." range="" rwaccess="RW">
      <bitenum value="0" token="CLOCKSUSPENDM_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="CLOCKSUSPENDM_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FSLSSERIALMODE_3PIN" width="1" begin="1" end="1" resetval="0x0" description="Sets the ULPI interface to 3-pin (FS/LS only) Serial Mode. Autocleared when serial mode is exited." range="" rwaccess="RW">
      <bitenum value="0" token="FSLSSERIALMODE_3PIN_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="FSLSSERIALMODE_3PIN_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="FSLSSERIALMODE_6PIN" width="1" begin="0" end="0" resetval="0x0" description="Sets the ULPI interface to 6-pin (FS/LS only) Serial Mode. Autocleared when serial mode is exited." range="" rwaccess="RW">
      <bitenum value="0" token="FSLSSERIALMODE_6PIN_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="FSLSSERIALMODE_6PIN_1_w" description="Set the bit to 1."/>
    </bitfield>
  </register>
  <register id="ULPI_INTERFACE_CTRL_SET_i_2" acronym="ULPI_INTERFACE_CTRL_SET_i_2" offset="0xA08" width="8" description="Enables alternative interfaces and PHY features. Read/set address (write 1 to a bit to set it to 1; writing 0 has no effect on bit value). See fields description at the read/write address of the same register.">
    <bitfield id="INTERFACE_PROTECT_DISABLE" width="1" begin="7" end="7" resetval="0x0" description="Controls circuitry built into the PHY for protecting the ULPI interface when the link 3-states stp and data." range="" rwaccess="RW">
      <bitenum value="0" token="INTERFACE_PROTECT_DISABLE_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="INTERFACE_PROTECT_DISABLE_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AUTORESUME" width="1" begin="4" end="4" resetval="0x0" description="Enables the PHY to automatically drive resume signaling. On by default." range="" rwaccess="RW">
      <bitenum value="0" token="AUTORESUME_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="AUTORESUME_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="CLOCKSUSPENDM" width="1" begin="3" end="3" resetval="0x0" description="Active low clock suspend for serial modes (6pin/3-pin)." range="" rwaccess="RW">
      <bitenum value="0" token="CLOCKSUSPENDM_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="CLOCKSUSPENDM_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FSLSSERIALMODE_3PIN" width="1" begin="1" end="1" resetval="0x0" description="Sets the ULPI interface to 3-pin (FS/LS only) Serial Mode. Autocleared when serial mode is exited." range="" rwaccess="RW">
      <bitenum value="0" token="FSLSSERIALMODE_3PIN_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="FSLSSERIALMODE_3PIN_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="FSLSSERIALMODE_6PIN" width="1" begin="0" end="0" resetval="0x0" description="Sets the ULPI interface to 6-pin (FS/LS only) Serial Mode. Autocleared when serial mode is exited." range="" rwaccess="RW">
      <bitenum value="0" token="FSLSSERIALMODE_6PIN_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="FSLSSERIALMODE_6PIN_1_w" description="Set the bit to 1."/>
    </bitfield>
  </register>
  <register id="ULPI_INTERFACE_CTRL_CLR_i_0" acronym="ULPI_INTERFACE_CTRL_CLR_i_0" offset="0x809" width="8" description="Enables alternative interfaces and PHY features. Read/clear address (write 1 to a bit to clear it to 0, writing 0 has no effect on bit value). See fields description at the read/write address of the same register.">
    <bitfield id="INTERFACE_PROTECT_DISABLE" width="1" begin="7" end="7" resetval="0x0" description="Controls circuitry built into the PHY for protecting the ULPI interface when the link 3-states stp and data." range="" rwaccess="RW">
      <bitenum value="0" token="INTERFACE_PROTECT_DISABLE_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="INTERFACE_PROTECT_DISABLE_1_w" description="Clear the bit to 0"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AUTORESUME" width="1" begin="4" end="4" resetval="0x0" description="Enables the PHY to automatically drive resume signaling. On by default." range="" rwaccess="RW">
      <bitenum value="0" token="AUTORESUME_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="AUTORESUME_1_w" description="Clear the bit to 0"/>
    </bitfield>
    <bitfield id="CLOCKSUSPENDM" width="1" begin="3" end="3" resetval="0x0" description="Active low clock suspend for serial modes (6pin/3-pin)." range="" rwaccess="RW">
      <bitenum value="0" token="CLOCKSUSPENDM_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="CLOCKSUSPENDM_1_w" description="Clear the bit to 0"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FSLSSERIALMODE_3PIN" width="1" begin="1" end="1" resetval="0x0" description="Sets the ULPI interface to 3-pin (FS/LS only) Serial Mode. Autocleared when serial mode is exited." range="" rwaccess="RW">
      <bitenum value="0" token="FSLSSERIALMODE_3PIN_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="FSLSSERIALMODE_3PIN_1_w" description="Clear the bit to 0"/>
    </bitfield>
    <bitfield id="FSLSSERIALMODE_6PIN" width="1" begin="0" end="0" resetval="0x0" description="Sets the ULPI interface to 6-pin (FS/LS only) Serial Mode. Autocleared when serial mode is exited." range="" rwaccess="RW">
      <bitenum value="0" token="FSLSSERIALMODE_6PIN_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="FSLSSERIALMODE_6PIN_1_w" description="Clear the bit to 0"/>
    </bitfield>
  </register>
  <register id="ULPI_INTERFACE_CTRL_CLR_i_1" acronym="ULPI_INTERFACE_CTRL_CLR_i_1" offset="0x909" width="8" description="Enables alternative interfaces and PHY features. Read/clear address (write 1 to a bit to clear it to 0, writing 0 has no effect on bit value). See fields description at the read/write address of the same register.">
    <bitfield id="INTERFACE_PROTECT_DISABLE" width="1" begin="7" end="7" resetval="0x0" description="Controls circuitry built into the PHY for protecting the ULPI interface when the link 3-states stp and data." range="" rwaccess="RW">
      <bitenum value="0" token="INTERFACE_PROTECT_DISABLE_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="INTERFACE_PROTECT_DISABLE_1_w" description="Clear the bit to 0"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AUTORESUME" width="1" begin="4" end="4" resetval="0x0" description="Enables the PHY to automatically drive resume signaling. On by default." range="" rwaccess="RW">
      <bitenum value="0" token="AUTORESUME_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="AUTORESUME_1_w" description="Clear the bit to 0"/>
    </bitfield>
    <bitfield id="CLOCKSUSPENDM" width="1" begin="3" end="3" resetval="0x0" description="Active low clock suspend for serial modes (6pin/3-pin)." range="" rwaccess="RW">
      <bitenum value="0" token="CLOCKSUSPENDM_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="CLOCKSUSPENDM_1_w" description="Clear the bit to 0"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FSLSSERIALMODE_3PIN" width="1" begin="1" end="1" resetval="0x0" description="Sets the ULPI interface to 3-pin (FS/LS only) Serial Mode. Autocleared when serial mode is exited." range="" rwaccess="RW">
      <bitenum value="0" token="FSLSSERIALMODE_3PIN_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="FSLSSERIALMODE_3PIN_1_w" description="Clear the bit to 0"/>
    </bitfield>
    <bitfield id="FSLSSERIALMODE_6PIN" width="1" begin="0" end="0" resetval="0x0" description="Sets the ULPI interface to 6-pin (FS/LS only) Serial Mode. Autocleared when serial mode is exited." range="" rwaccess="RW">
      <bitenum value="0" token="FSLSSERIALMODE_6PIN_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="FSLSSERIALMODE_6PIN_1_w" description="Clear the bit to 0"/>
    </bitfield>
  </register>
  <register id="ULPI_INTERFACE_CTRL_CLR_i_2" acronym="ULPI_INTERFACE_CTRL_CLR_i_2" offset="0xA09" width="8" description="Enables alternative interfaces and PHY features. Read/clear address (write 1 to a bit to clear it to 0, writing 0 has no effect on bit value). See fields description at the read/write address of the same register.">
    <bitfield id="INTERFACE_PROTECT_DISABLE" width="1" begin="7" end="7" resetval="0x0" description="Controls circuitry built into the PHY for protecting the ULPI interface when the link 3-states stp and data." range="" rwaccess="RW">
      <bitenum value="0" token="INTERFACE_PROTECT_DISABLE_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="INTERFACE_PROTECT_DISABLE_1_w" description="Clear the bit to 0"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AUTORESUME" width="1" begin="4" end="4" resetval="0x0" description="Enables the PHY to automatically drive resume signaling. On by default." range="" rwaccess="RW">
      <bitenum value="0" token="AUTORESUME_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="AUTORESUME_1_w" description="Clear the bit to 0"/>
    </bitfield>
    <bitfield id="CLOCKSUSPENDM" width="1" begin="3" end="3" resetval="0x0" description="Active low clock suspend for serial modes (6pin/3-pin)." range="" rwaccess="RW">
      <bitenum value="0" token="CLOCKSUSPENDM_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="CLOCKSUSPENDM_1_w" description="Clear the bit to 0"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="FSLSSERIALMODE_3PIN" width="1" begin="1" end="1" resetval="0x0" description="Sets the ULPI interface to 3-pin (FS/LS only) Serial Mode. Autocleared when serial mode is exited." range="" rwaccess="RW">
      <bitenum value="0" token="FSLSSERIALMODE_3PIN_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="FSLSSERIALMODE_3PIN_1_w" description="Clear the bit to 0"/>
    </bitfield>
    <bitfield id="FSLSSERIALMODE_6PIN" width="1" begin="0" end="0" resetval="0x0" description="Sets the ULPI interface to 6-pin (FS/LS only) Serial Mode. Autocleared when serial mode is exited." range="" rwaccess="RW">
      <bitenum value="0" token="FSLSSERIALMODE_6PIN_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="FSLSSERIALMODE_6PIN_1_w" description="Clear the bit to 0"/>
    </bitfield>
  </register>
  <register id="ULPI_OTG_CTRL_i_0" acronym="ULPI_OTG_CTRL_i_0" offset="0x80A" width="8" description="Controls UTMI+ OTG functions of the PHY. Read/Write address.">
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DRVVBUS" width="1" begin="5" end="5" resetval="0x0" description="Drive 5 V on VBUS" range="" rwaccess="RW">
      <bitenum value="0" token="DRVVBUS_0" description="No action"/>
      <bitenum value="1" token="DRVVBUS_1" description="Drive VBUS"/>
    </bitfield>
    <bitfield id="CHRGVBUS" width="1" begin="4" end="4" resetval="0x0" description="Charge VBUS through a resistor for VBUS-pulsing SRP." range="" rwaccess="RW">
      <bitenum value="0" token="CHRGVBUS_0" description="No action"/>
      <bitenum value="1" token="CHRGVBUS_1" description="Charge VBUS"/>
    </bitfield>
    <bitfield id="DISCHRGVBUS" width="1" begin="3" end="3" resetval="0x0" description="Discharge VBUS through a resistor, until the session-end VBUS state is reached." range="" rwaccess="RW">
      <bitenum value="0" token="DISCHRGVBUS_0" description="No action"/>
      <bitenum value="1" token="DISCHRGVBUS_1" description="Discharge VBUS"/>
    </bitfield>
    <bitfield id="DMPULLDOWN" width="1" begin="2" end="2" resetval="0x1" description="Enables the 15k&#8486; pull-down resistor on D&#8211;" range="" rwaccess="RW">
      <bitenum value="0" token="DMPULLDOWN_0" description="Pull-down resistor not connected to D&#8211;"/>
      <bitenum value="1" token="DMPULLDOWN_1" description="Pull-down resistor connected to D&#8211;"/>
    </bitfield>
    <bitfield id="DPPULLDOWN" width="1" begin="1" end="1" resetval="0x1" description="Enables the 15k&#8486; pull-down resistor on D+" range="" rwaccess="RW">
      <bitenum value="0" token="DPPULLDOWN_0" description="Pull-down resistor not connected to D+"/>
      <bitenum value="1" token="DPPULLDOWN_1" description="Pull-down resistor connected to D+"/>
    </bitfield>
    <bitfield id="IDPULLUP" width="1" begin="0" end="0" resetval="0x0" description="Pull-up to the (OTG) ID line to allow its sampling" range="" rwaccess="RW">
      <bitenum value="0" token="IDPULLUP_0" description="Disable sampling of ID line."/>
      <bitenum value="1" token="IDPULLUP_1" description="Enable sampling of ID line."/>
    </bitfield>
  </register>
  <register id="ULPI_OTG_CTRL_i_1" acronym="ULPI_OTG_CTRL_i_1" offset="0x90A" width="8" description="Controls UTMI+ OTG functions of the PHY. Read/Write address.">
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DRVVBUS" width="1" begin="5" end="5" resetval="0x0" description="Drive 5 V on VBUS" range="" rwaccess="RW">
      <bitenum value="0" token="DRVVBUS_0" description="No action"/>
      <bitenum value="1" token="DRVVBUS_1" description="Drive VBUS"/>
    </bitfield>
    <bitfield id="CHRGVBUS" width="1" begin="4" end="4" resetval="0x0" description="Charge VBUS through a resistor for VBUS-pulsing SRP." range="" rwaccess="RW">
      <bitenum value="0" token="CHRGVBUS_0" description="No action"/>
      <bitenum value="1" token="CHRGVBUS_1" description="Charge VBUS"/>
    </bitfield>
    <bitfield id="DISCHRGVBUS" width="1" begin="3" end="3" resetval="0x0" description="Discharge VBUS through a resistor, until the session-end VBUS state is reached." range="" rwaccess="RW">
      <bitenum value="0" token="DISCHRGVBUS_0" description="No action"/>
      <bitenum value="1" token="DISCHRGVBUS_1" description="Discharge VBUS"/>
    </bitfield>
    <bitfield id="DMPULLDOWN" width="1" begin="2" end="2" resetval="0x1" description="Enables the 15k&#8486; pull-down resistor on D&#8211;" range="" rwaccess="RW">
      <bitenum value="0" token="DMPULLDOWN_0" description="Pull-down resistor not connected to D&#8211;"/>
      <bitenum value="1" token="DMPULLDOWN_1" description="Pull-down resistor connected to D&#8211;"/>
    </bitfield>
    <bitfield id="DPPULLDOWN" width="1" begin="1" end="1" resetval="0x1" description="Enables the 15k&#8486; pull-down resistor on D+" range="" rwaccess="RW">
      <bitenum value="0" token="DPPULLDOWN_0" description="Pull-down resistor not connected to D+"/>
      <bitenum value="1" token="DPPULLDOWN_1" description="Pull-down resistor connected to D+"/>
    </bitfield>
    <bitfield id="IDPULLUP" width="1" begin="0" end="0" resetval="0x0" description="Pull-up to the (OTG) ID line to allow its sampling" range="" rwaccess="RW">
      <bitenum value="0" token="IDPULLUP_0" description="Disable sampling of ID line."/>
      <bitenum value="1" token="IDPULLUP_1" description="Enable sampling of ID line."/>
    </bitfield>
  </register>
  <register id="ULPI_OTG_CTRL_i_2" acronym="ULPI_OTG_CTRL_i_2" offset="0xA0A" width="8" description="Controls UTMI+ OTG functions of the PHY. Read/Write address.">
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DRVVBUS" width="1" begin="5" end="5" resetval="0x0" description="Drive 5 V on VBUS" range="" rwaccess="RW">
      <bitenum value="0" token="DRVVBUS_0" description="No action"/>
      <bitenum value="1" token="DRVVBUS_1" description="Drive VBUS"/>
    </bitfield>
    <bitfield id="CHRGVBUS" width="1" begin="4" end="4" resetval="0x0" description="Charge VBUS through a resistor for VBUS-pulsing SRP." range="" rwaccess="RW">
      <bitenum value="0" token="CHRGVBUS_0" description="No action"/>
      <bitenum value="1" token="CHRGVBUS_1" description="Charge VBUS"/>
    </bitfield>
    <bitfield id="DISCHRGVBUS" width="1" begin="3" end="3" resetval="0x0" description="Discharge VBUS through a resistor, until the session-end VBUS state is reached." range="" rwaccess="RW">
      <bitenum value="0" token="DISCHRGVBUS_0" description="No action"/>
      <bitenum value="1" token="DISCHRGVBUS_1" description="Discharge VBUS"/>
    </bitfield>
    <bitfield id="DMPULLDOWN" width="1" begin="2" end="2" resetval="0x1" description="Enables the 15k&#8486; pull-down resistor on D&#8211;" range="" rwaccess="RW">
      <bitenum value="0" token="DMPULLDOWN_0" description="Pull-down resistor not connected to D&#8211;"/>
      <bitenum value="1" token="DMPULLDOWN_1" description="Pull-down resistor connected to D&#8211;"/>
    </bitfield>
    <bitfield id="DPPULLDOWN" width="1" begin="1" end="1" resetval="0x1" description="Enables the 15k&#8486; pull-down resistor on D+" range="" rwaccess="RW">
      <bitenum value="0" token="DPPULLDOWN_0" description="Pull-down resistor not connected to D+"/>
      <bitenum value="1" token="DPPULLDOWN_1" description="Pull-down resistor connected to D+"/>
    </bitfield>
    <bitfield id="IDPULLUP" width="1" begin="0" end="0" resetval="0x0" description="Pull-up to the (OTG) ID line to allow its sampling" range="" rwaccess="RW">
      <bitenum value="0" token="IDPULLUP_0" description="Disable sampling of ID line."/>
      <bitenum value="1" token="IDPULLUP_1" description="Enable sampling of ID line."/>
    </bitfield>
  </register>
  <register id="ULPI_OTG_CTRL_SET_i_0" acronym="ULPI_OTG_CTRL_SET_i_0" offset="0x80B" width="8" description="Controls UTMI+ OTG functions of the PHY. Read/set address (write 1 to a bit to set it to 1; writing 0 has no effect on bit value). See fields description at the read/write address of the same register.">
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DRVVBUS" width="1" begin="5" end="5" resetval="0x0" description="Drive 5 V on VBUS" range="" rwaccess="RW">
      <bitenum value="0" token="DRVVBUS_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="DRVVBUS_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="CHRGVBUS" width="1" begin="4" end="4" resetval="0x0" description="Charge VBUS through a resistor for VBUS-pulsing SRP." range="" rwaccess="RW">
      <bitenum value="0" token="CHRGVBUS_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="CHRGVBUS_1" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="DISCHRGVBUS" width="1" begin="3" end="3" resetval="0x0" description="Discharge VBUS through a resistor, until the session-end VBUS state is reached." range="" rwaccess="RW">
      <bitenum value="0" token="DISCHRGVBUS_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="DISCHRGVBUS_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="DMPULLDOWN" width="1" begin="2" end="2" resetval="0x0" description="Enables the 15k&#8486; pull-down resistor on D&#8211;" range="" rwaccess="RW">
      <bitenum value="0" token="DMPULLDOWN_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="DMPULLDOWN_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="DPPULLDOWN" width="1" begin="1" end="1" resetval="0x0" description="Enables the 15k&#8486; pull-down resistor on D+" range="" rwaccess="RW">
      <bitenum value="0" token="DPPULLDOWN_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="DPPULLDOWN_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="IDPULLUP" width="1" begin="0" end="0" resetval="0x0" description="Pull-up to the (OTG) ID line to allow its sampling" range="" rwaccess="RW">
      <bitenum value="0" token="IDPULLUP_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="IDPULLUP_1_w" description="Set the bit to 1."/>
    </bitfield>
  </register>
  <register id="ULPI_OTG_CTRL_SET_i_1" acronym="ULPI_OTG_CTRL_SET_i_1" offset="0x90B" width="8" description="Controls UTMI+ OTG functions of the PHY. Read/set address (write 1 to a bit to set it to 1; writing 0 has no effect on bit value). See fields description at the read/write address of the same register.">
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DRVVBUS" width="1" begin="5" end="5" resetval="0x0" description="Drive 5 V on VBUS" range="" rwaccess="RW">
      <bitenum value="0" token="DRVVBUS_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="DRVVBUS_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="CHRGVBUS" width="1" begin="4" end="4" resetval="0x0" description="Charge VBUS through a resistor for VBUS-pulsing SRP." range="" rwaccess="RW">
      <bitenum value="0" token="CHRGVBUS_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="CHRGVBUS_1" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="DISCHRGVBUS" width="1" begin="3" end="3" resetval="0x0" description="Discharge VBUS through a resistor, until the session-end VBUS state is reached." range="" rwaccess="RW">
      <bitenum value="0" token="DISCHRGVBUS_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="DISCHRGVBUS_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="DMPULLDOWN" width="1" begin="2" end="2" resetval="0x0" description="Enables the 15k&#8486; pull-down resistor on D&#8211;" range="" rwaccess="RW">
      <bitenum value="0" token="DMPULLDOWN_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="DMPULLDOWN_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="DPPULLDOWN" width="1" begin="1" end="1" resetval="0x0" description="Enables the 15k&#8486; pull-down resistor on D+" range="" rwaccess="RW">
      <bitenum value="0" token="DPPULLDOWN_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="DPPULLDOWN_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="IDPULLUP" width="1" begin="0" end="0" resetval="0x0" description="Pull-up to the (OTG) ID line to allow its sampling" range="" rwaccess="RW">
      <bitenum value="0" token="IDPULLUP_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="IDPULLUP_1_w" description="Set the bit to 1."/>
    </bitfield>
  </register>
  <register id="ULPI_OTG_CTRL_SET_i_2" acronym="ULPI_OTG_CTRL_SET_i_2" offset="0xA0B" width="8" description="Controls UTMI+ OTG functions of the PHY. Read/set address (write 1 to a bit to set it to 1; writing 0 has no effect on bit value). See fields description at the read/write address of the same register.">
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DRVVBUS" width="1" begin="5" end="5" resetval="0x0" description="Drive 5 V on VBUS" range="" rwaccess="RW">
      <bitenum value="0" token="DRVVBUS_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="DRVVBUS_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="CHRGVBUS" width="1" begin="4" end="4" resetval="0x0" description="Charge VBUS through a resistor for VBUS-pulsing SRP." range="" rwaccess="RW">
      <bitenum value="0" token="CHRGVBUS_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="CHRGVBUS_1" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="DISCHRGVBUS" width="1" begin="3" end="3" resetval="0x0" description="Discharge VBUS through a resistor, until the session-end VBUS state is reached." range="" rwaccess="RW">
      <bitenum value="0" token="DISCHRGVBUS_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="DISCHRGVBUS_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="DMPULLDOWN" width="1" begin="2" end="2" resetval="0x0" description="Enables the 15k&#8486; pull-down resistor on D&#8211;" range="" rwaccess="RW">
      <bitenum value="0" token="DMPULLDOWN_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="DMPULLDOWN_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="DPPULLDOWN" width="1" begin="1" end="1" resetval="0x0" description="Enables the 15k&#8486; pull-down resistor on D+" range="" rwaccess="RW">
      <bitenum value="0" token="DPPULLDOWN_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="DPPULLDOWN_1_w" description="Set the bit to 1."/>
    </bitfield>
    <bitfield id="IDPULLUP" width="1" begin="0" end="0" resetval="0x0" description="Pull-up to the (OTG) ID line to allow its sampling" range="" rwaccess="RW">
      <bitenum value="0" token="IDPULLUP_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="IDPULLUP_1_w" description="Set the bit to 1."/>
    </bitfield>
  </register>
  <register id="ULPI_OTG_CTRL_CLR_i_0" acronym="ULPI_OTG_CTRL_CLR_i_0" offset="0x80C" width="8" description="Controls UTMI+ OTG functions of the PHY. Read/clear address (write 1 to a bit to clear it to 0, writing 0 has no effect on bit value). See fields description at the read/write address of the same register.">
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DRVVBUS" width="1" begin="5" end="5" resetval="0x0" description="Drive 5 V on VBUS" range="" rwaccess="RW">
      <bitenum value="0" token="DRVVBUS_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="DRVVBUS_1_w" description="Clear the bit to 0"/>
    </bitfield>
    <bitfield id="CHRGVBUS" width="1" begin="4" end="4" resetval="0x0" description="Charge VBUS through a resistor for VBUS-pulsing SRP." range="" rwaccess="RW">
      <bitenum value="0" token="CHRGVBUS_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="CHRGVBUS_1_w" description="Clear the bit to 0"/>
    </bitfield>
    <bitfield id="DISCHRGVBUS" width="1" begin="3" end="3" resetval="0x0" description="Discharge VBUS through a resistor, until the session-end VBUS state is reached." range="" rwaccess="RW">
      <bitenum value="0" token="DISCHRGVBUS_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="DISCHRGVBUS_1_w" description="Clear the bit to 0"/>
    </bitfield>
    <bitfield id="DMPULLDOWN" width="1" begin="2" end="2" resetval="0x0" description="Enables the 15k&#8486; pull-down resistor on D&#8211;" range="" rwaccess="RW">
      <bitenum value="0" token="DMPULLDOWN_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="DMPULLDOWN_1_w" description="Clear the bit to 0"/>
    </bitfield>
    <bitfield id="DPPULLDOWN" width="1" begin="1" end="1" resetval="0x0" description="Enables the 15k&#8486; pull-down resistor on D+" range="" rwaccess="RW">
      <bitenum value="0" token="DPPULLDOWN_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="DPPULLDOWN_1_w" description="Clear the bit to 0"/>
    </bitfield>
    <bitfield id="IDPULLUP" width="1" begin="0" end="0" resetval="0x0" description="Pull-up to the (OTG) ID line to allow its sampling" range="" rwaccess="RW">
      <bitenum value="0" token="IDPULLUP_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="IDPULLUP_1_w" description="Clear the bit to 0"/>
    </bitfield>
  </register>
  <register id="ULPI_OTG_CTRL_CLR_i_1" acronym="ULPI_OTG_CTRL_CLR_i_1" offset="0x90C" width="8" description="Controls UTMI+ OTG functions of the PHY. Read/clear address (write 1 to a bit to clear it to 0, writing 0 has no effect on bit value). See fields description at the read/write address of the same register.">
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DRVVBUS" width="1" begin="5" end="5" resetval="0x0" description="Drive 5 V on VBUS" range="" rwaccess="RW">
      <bitenum value="0" token="DRVVBUS_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="DRVVBUS_1_w" description="Clear the bit to 0"/>
    </bitfield>
    <bitfield id="CHRGVBUS" width="1" begin="4" end="4" resetval="0x0" description="Charge VBUS through a resistor for VBUS-pulsing SRP." range="" rwaccess="RW">
      <bitenum value="0" token="CHRGVBUS_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="CHRGVBUS_1_w" description="Clear the bit to 0"/>
    </bitfield>
    <bitfield id="DISCHRGVBUS" width="1" begin="3" end="3" resetval="0x0" description="Discharge VBUS through a resistor, until the session-end VBUS state is reached." range="" rwaccess="RW">
      <bitenum value="0" token="DISCHRGVBUS_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="DISCHRGVBUS_1_w" description="Clear the bit to 0"/>
    </bitfield>
    <bitfield id="DMPULLDOWN" width="1" begin="2" end="2" resetval="0x0" description="Enables the 15k&#8486; pull-down resistor on D&#8211;" range="" rwaccess="RW">
      <bitenum value="0" token="DMPULLDOWN_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="DMPULLDOWN_1_w" description="Clear the bit to 0"/>
    </bitfield>
    <bitfield id="DPPULLDOWN" width="1" begin="1" end="1" resetval="0x0" description="Enables the 15k&#8486; pull-down resistor on D+" range="" rwaccess="RW">
      <bitenum value="0" token="DPPULLDOWN_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="DPPULLDOWN_1_w" description="Clear the bit to 0"/>
    </bitfield>
    <bitfield id="IDPULLUP" width="1" begin="0" end="0" resetval="0x0" description="Pull-up to the (OTG) ID line to allow its sampling" range="" rwaccess="RW">
      <bitenum value="0" token="IDPULLUP_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="IDPULLUP_1_w" description="Clear the bit to 0"/>
    </bitfield>
  </register>
  <register id="ULPI_OTG_CTRL_CLR_i_2" acronym="ULPI_OTG_CTRL_CLR_i_2" offset="0xA0C" width="8" description="Controls UTMI+ OTG functions of the PHY. Read/clear address (write 1 to a bit to clear it to 0, writing 0 has no effect on bit value). See fields description at the read/write address of the same register.">
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DRVVBUS" width="1" begin="5" end="5" resetval="0x0" description="Drive 5 V on VBUS" range="" rwaccess="RW">
      <bitenum value="0" token="DRVVBUS_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="DRVVBUS_1_w" description="Clear the bit to 0"/>
    </bitfield>
    <bitfield id="CHRGVBUS" width="1" begin="4" end="4" resetval="0x0" description="Charge VBUS through a resistor for VBUS-pulsing SRP." range="" rwaccess="RW">
      <bitenum value="0" token="CHRGVBUS_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="CHRGVBUS_1_w" description="Clear the bit to 0"/>
    </bitfield>
    <bitfield id="DISCHRGVBUS" width="1" begin="3" end="3" resetval="0x0" description="Discharge VBUS through a resistor, until the session-end VBUS state is reached." range="" rwaccess="RW">
      <bitenum value="0" token="DISCHRGVBUS_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="DISCHRGVBUS_1_w" description="Clear the bit to 0"/>
    </bitfield>
    <bitfield id="DMPULLDOWN" width="1" begin="2" end="2" resetval="0x0" description="Enables the 15k&#8486; pull-down resistor on D&#8211;" range="" rwaccess="RW">
      <bitenum value="0" token="DMPULLDOWN_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="DMPULLDOWN_1_w" description="Clear the bit to 0"/>
    </bitfield>
    <bitfield id="DPPULLDOWN" width="1" begin="1" end="1" resetval="0x0" description="Enables the 15k&#8486; pull-down resistor on D+" range="" rwaccess="RW">
      <bitenum value="0" token="DPPULLDOWN_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="DPPULLDOWN_1_w" description="Clear the bit to 0"/>
    </bitfield>
    <bitfield id="IDPULLUP" width="1" begin="0" end="0" resetval="0x0" description="Pull-up to the (OTG) ID line to allow its sampling" range="" rwaccess="RW">
      <bitenum value="0" token="IDPULLUP_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="IDPULLUP_1_w" description="Clear the bit to 0"/>
    </bitfield>
  </register>
  <register id="ULPI_USB_INT_EN_RISE_i_0" acronym="ULPI_USB_INT_EN_RISE_i_0" offset="0x80D" width="8" description="Enables an interrupt event notification when the corresponding status bit changes from low to high. By default, all transitions are enabled. Read/Write address.">
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IDGND_RISE" width="1" begin="4" end="4" resetval="0x1" description="Generate an interrupt event notification when IdGnd changes from low to high.Event is automatically masked if IdPullup bit is cleared to 0 and for 50 ms after IdPullup is set to 1." range="" rwaccess="RW"/>
    <bitfield id="SESSEND_RISE" width="1" begin="3" end="3" resetval="0x1" description="Generate an interrupt event notification when SessEnd changes from low to high." range="" rwaccess="RW"/>
    <bitfield id="SESSVALID_RISE" width="1" begin="2" end="2" resetval="0x1" description="Generate an interrupt event notification when SessValid changes from low to high. SessValid is the same as UTMI+ AValid." range="" rwaccess="RW"/>
    <bitfield id="VBUSVALID_RISE" width="1" begin="1" end="1" resetval="0x1" description="Generate an interrupt event notification when VbusValid changes from low to high." range="" rwaccess="RW"/>
    <bitfield id="HOSTDISCONNECT_RISE" width="1" begin="0" end="0" resetval="0x1" description="Generate an interrupt event notification when Hostdisconnect changes from low to high. Applicable only in host mode (DpPulldown and DmPulldown both set to 1b)." range="" rwaccess="RW"/>
  </register>
  <register id="ULPI_USB_INT_EN_RISE_i_1" acronym="ULPI_USB_INT_EN_RISE_i_1" offset="0x90D" width="8" description="Enables an interrupt event notification when the corresponding status bit changes from low to high. By default, all transitions are enabled. Read/Write address.">
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IDGND_RISE" width="1" begin="4" end="4" resetval="0x1" description="Generate an interrupt event notification when IdGnd changes from low to high.Event is automatically masked if IdPullup bit is cleared to 0 and for 50 ms after IdPullup is set to 1." range="" rwaccess="RW"/>
    <bitfield id="SESSEND_RISE" width="1" begin="3" end="3" resetval="0x1" description="Generate an interrupt event notification when SessEnd changes from low to high." range="" rwaccess="RW"/>
    <bitfield id="SESSVALID_RISE" width="1" begin="2" end="2" resetval="0x1" description="Generate an interrupt event notification when SessValid changes from low to high. SessValid is the same as UTMI+ AValid." range="" rwaccess="RW"/>
    <bitfield id="VBUSVALID_RISE" width="1" begin="1" end="1" resetval="0x1" description="Generate an interrupt event notification when VbusValid changes from low to high." range="" rwaccess="RW"/>
    <bitfield id="HOSTDISCONNECT_RISE" width="1" begin="0" end="0" resetval="0x1" description="Generate an interrupt event notification when Hostdisconnect changes from low to high. Applicable only in host mode (DpPulldown and DmPulldown both set to 1b)." range="" rwaccess="RW"/>
  </register>
  <register id="ULPI_USB_INT_EN_RISE_i_2" acronym="ULPI_USB_INT_EN_RISE_i_2" offset="0xA0D" width="8" description="Enables an interrupt event notification when the corresponding status bit changes from low to high. By default, all transitions are enabled. Read/Write address.">
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IDGND_RISE" width="1" begin="4" end="4" resetval="0x1" description="Generate an interrupt event notification when IdGnd changes from low to high.Event is automatically masked if IdPullup bit is cleared to 0 and for 50 ms after IdPullup is set to 1." range="" rwaccess="RW"/>
    <bitfield id="SESSEND_RISE" width="1" begin="3" end="3" resetval="0x1" description="Generate an interrupt event notification when SessEnd changes from low to high." range="" rwaccess="RW"/>
    <bitfield id="SESSVALID_RISE" width="1" begin="2" end="2" resetval="0x1" description="Generate an interrupt event notification when SessValid changes from low to high. SessValid is the same as UTMI+ AValid." range="" rwaccess="RW"/>
    <bitfield id="VBUSVALID_RISE" width="1" begin="1" end="1" resetval="0x1" description="Generate an interrupt event notification when VbusValid changes from low to high." range="" rwaccess="RW"/>
    <bitfield id="HOSTDISCONNECT_RISE" width="1" begin="0" end="0" resetval="0x1" description="Generate an interrupt event notification when Hostdisconnect changes from low to high. Applicable only in host mode (DpPulldown and DmPulldown both set to 1b)." range="" rwaccess="RW"/>
  </register>
  <register id="ULPI_USB_INT_EN_RISE_SET_i_0" acronym="ULPI_USB_INT_EN_RISE_SET_i_0" offset="0x80E" width="8" description="Enables an interrupt event notification when the corresponding status bit changes from low to high. Read/set address (write 1 to a bit to set it to 1; writing 0 has no effect on bit value). See fields description at the read/write address of the same register.">
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IDGND_RISE" width="1" begin="4" end="4" resetval="0x0" description="Generate an interrupt event notification when IdGnd changes from low to high.Event is automatically masked if the IdPullup bit is cleared to 0 and for 50 ms after IdPullup is set to 1.Write 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="SESSEND_RISE" width="1" begin="3" end="3" resetval="0x0" description="Generate an interrupt event notification when SessEnd changes from low to high.Write 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="SESSVALID_RISE" width="1" begin="2" end="2" resetval="0x0" description="Generate an interrupt event notification when SessValid changes from low to high. SessValid is the same as UTMI+ AValid.Write 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="VBUSVALID_RISE" width="1" begin="1" end="1" resetval="0x0" description="Generate an interrupt event notification when VbusValid changes from low to high.Write 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="HOSTDISCONNECT_RISE" width="1" begin="0" end="0" resetval="0x0" description="Generate an interrupt event notification when Hostdisconnect changes from low to high. Applicable only in host mode (DpPulldown and DmPulldown both set to 1b).Write 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
  </register>
  <register id="ULPI_USB_INT_EN_RISE_SET_i_1" acronym="ULPI_USB_INT_EN_RISE_SET_i_1" offset="0x90E" width="8" description="Enables an interrupt event notification when the corresponding status bit changes from low to high. Read/set address (write 1 to a bit to set it to 1; writing 0 has no effect on bit value). See fields description at the read/write address of the same register.">
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IDGND_RISE" width="1" begin="4" end="4" resetval="0x0" description="Generate an interrupt event notification when IdGnd changes from low to high.Event is automatically masked if the IdPullup bit is cleared to 0 and for 50 ms after IdPullup is set to 1.Write 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="SESSEND_RISE" width="1" begin="3" end="3" resetval="0x0" description="Generate an interrupt event notification when SessEnd changes from low to high.Write 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="SESSVALID_RISE" width="1" begin="2" end="2" resetval="0x0" description="Generate an interrupt event notification when SessValid changes from low to high. SessValid is the same as UTMI+ AValid.Write 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="VBUSVALID_RISE" width="1" begin="1" end="1" resetval="0x0" description="Generate an interrupt event notification when VbusValid changes from low to high.Write 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="HOSTDISCONNECT_RISE" width="1" begin="0" end="0" resetval="0x0" description="Generate an interrupt event notification when Hostdisconnect changes from low to high. Applicable only in host mode (DpPulldown and DmPulldown both set to 1b).Write 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
  </register>
  <register id="ULPI_USB_INT_EN_RISE_SET_i_2" acronym="ULPI_USB_INT_EN_RISE_SET_i_2" offset="0xA0E" width="8" description="Enables an interrupt event notification when the corresponding status bit changes from low to high. Read/set address (write 1 to a bit to set it to 1; writing 0 has no effect on bit value). See fields description at the read/write address of the same register.">
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IDGND_RISE" width="1" begin="4" end="4" resetval="0x0" description="Generate an interrupt event notification when IdGnd changes from low to high.Event is automatically masked if the IdPullup bit is cleared to 0 and for 50 ms after IdPullup is set to 1.Write 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="SESSEND_RISE" width="1" begin="3" end="3" resetval="0x0" description="Generate an interrupt event notification when SessEnd changes from low to high.Write 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="SESSVALID_RISE" width="1" begin="2" end="2" resetval="0x0" description="Generate an interrupt event notification when SessValid changes from low to high. SessValid is the same as UTMI+ AValid.Write 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="VBUSVALID_RISE" width="1" begin="1" end="1" resetval="0x0" description="Generate an interrupt event notification when VbusValid changes from low to high.Write 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="HOSTDISCONNECT_RISE" width="1" begin="0" end="0" resetval="0x0" description="Generate an interrupt event notification when Hostdisconnect changes from low to high. Applicable only in host mode (DpPulldown and DmPulldown both set to 1b).Write 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
  </register>
  <register id="ULPI_USB_INT_EN_RISE_CLR_i_0" acronym="ULPI_USB_INT_EN_RISE_CLR_i_0" offset="0x80F" width="8" description="Enables an interrupt event notification when the corresponding status bit changes from low to high. Read/clear address (write 1 to a bit to clear it to 0, writing 0 has no effect on bit value). See fields description at the read/write address of the same register.">
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IDGND_RISE" width="1" begin="4" end="4" resetval="0x0" description="Generate an interrupt event notification when IdGnd changes from low to high.Event is automatically masked if the IdPullup bit is cleared to 0 and for 50 ms after IdPullup is set to 1.Write 0x0: No effect on bit value Write 0x1: Clear the bit to 0" range="" rwaccess="RW"/>
    <bitfield id="SESSEND_RISE" width="1" begin="3" end="3" resetval="0x0" description="Generate an interrupt event notification when SessEnd changes from low to high.Write 0x0: No effect on bit value Write 0x1: Clear the bit to 0" range="" rwaccess="RW"/>
    <bitfield id="SESSVALID_RISE" width="1" begin="2" end="2" resetval="0x0" description="Generate an interrupt event notification when SessValid changes from low to high. SessValid is the same as UTMI+ AValid.Write 0x0: No effect on bit value Write 0x1: Clear the bit to 0" range="" rwaccess="RW"/>
    <bitfield id="VBUSVALID_RISE" width="1" begin="1" end="1" resetval="0x0" description="Generate an interrupt event notification when VbusValid changes from low to high.Write 0x0: No effect on bit value Write 0x1: Clear the bit to 0" range="" rwaccess="RW"/>
    <bitfield id="HOSTDISCONNECT_RISE" width="1" begin="0" end="0" resetval="0x0" description="Generate an interrupt event notification when Hostdisconnect changes from low to high. Applicable only in host mode (DpPulldown and DmPulldown both set to 1b).Write 0x0: No effect on bit value Write 0x1: Clear the bit to 0" range="" rwaccess="RW"/>
  </register>
  <register id="ULPI_USB_INT_EN_RISE_CLR_i_1" acronym="ULPI_USB_INT_EN_RISE_CLR_i_1" offset="0x90F" width="8" description="Enables an interrupt event notification when the corresponding status bit changes from low to high. Read/clear address (write 1 to a bit to clear it to 0, writing 0 has no effect on bit value). See fields description at the read/write address of the same register.">
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IDGND_RISE" width="1" begin="4" end="4" resetval="0x0" description="Generate an interrupt event notification when IdGnd changes from low to high.Event is automatically masked if the IdPullup bit is cleared to 0 and for 50 ms after IdPullup is set to 1.Write 0x0: No effect on bit value Write 0x1: Clear the bit to 0" range="" rwaccess="RW"/>
    <bitfield id="SESSEND_RISE" width="1" begin="3" end="3" resetval="0x0" description="Generate an interrupt event notification when SessEnd changes from low to high.Write 0x0: No effect on bit value Write 0x1: Clear the bit to 0" range="" rwaccess="RW"/>
    <bitfield id="SESSVALID_RISE" width="1" begin="2" end="2" resetval="0x0" description="Generate an interrupt event notification when SessValid changes from low to high. SessValid is the same as UTMI+ AValid.Write 0x0: No effect on bit value Write 0x1: Clear the bit to 0" range="" rwaccess="RW"/>
    <bitfield id="VBUSVALID_RISE" width="1" begin="1" end="1" resetval="0x0" description="Generate an interrupt event notification when VbusValid changes from low to high.Write 0x0: No effect on bit value Write 0x1: Clear the bit to 0" range="" rwaccess="RW"/>
    <bitfield id="HOSTDISCONNECT_RISE" width="1" begin="0" end="0" resetval="0x0" description="Generate an interrupt event notification when Hostdisconnect changes from low to high. Applicable only in host mode (DpPulldown and DmPulldown both set to 1b).Write 0x0: No effect on bit value Write 0x1: Clear the bit to 0" range="" rwaccess="RW"/>
  </register>
  <register id="ULPI_USB_INT_EN_RISE_CLR_i_2" acronym="ULPI_USB_INT_EN_RISE_CLR_i_2" offset="0xA0F" width="8" description="Enables an interrupt event notification when the corresponding status bit changes from low to high. Read/clear address (write 1 to a bit to clear it to 0, writing 0 has no effect on bit value). See fields description at the read/write address of the same register.">
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IDGND_RISE" width="1" begin="4" end="4" resetval="0x0" description="Generate an interrupt event notification when IdGnd changes from low to high.Event is automatically masked if the IdPullup bit is cleared to 0 and for 50 ms after IdPullup is set to 1.Write 0x0: No effect on bit value Write 0x1: Clear the bit to 0" range="" rwaccess="RW"/>
    <bitfield id="SESSEND_RISE" width="1" begin="3" end="3" resetval="0x0" description="Generate an interrupt event notification when SessEnd changes from low to high.Write 0x0: No effect on bit value Write 0x1: Clear the bit to 0" range="" rwaccess="RW"/>
    <bitfield id="SESSVALID_RISE" width="1" begin="2" end="2" resetval="0x0" description="Generate an interrupt event notification when SessValid changes from low to high. SessValid is the same as UTMI+ AValid.Write 0x0: No effect on bit value Write 0x1: Clear the bit to 0" range="" rwaccess="RW"/>
    <bitfield id="VBUSVALID_RISE" width="1" begin="1" end="1" resetval="0x0" description="Generate an interrupt event notification when VbusValid changes from low to high.Write 0x0: No effect on bit value Write 0x1: Clear the bit to 0" range="" rwaccess="RW"/>
    <bitfield id="HOSTDISCONNECT_RISE" width="1" begin="0" end="0" resetval="0x0" description="Generate an interrupt event notification when Hostdisconnect changes from low to high. Applicable only in host mode (DpPulldown and DmPulldown both set to 1b).Write 0x0: No effect on bit value Write 0x1: Clear the bit to 0" range="" rwaccess="RW"/>
  </register>
  <register id="ULPI_USB_INT_EN_FALL_i_0" acronym="ULPI_USB_INT_EN_FALL_i_0" offset="0x810" width="8" description="Enables an interrupt event notification when the corresponding status bit changes from high to low. By default, all transitions are enabled. Read/Write address.">
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IDGND_FALL" width="1" begin="4" end="4" resetval="0x1" description="Generate an interrupt event notification when IdGnd changes from high to low.Event is automatically masked if IdPullup bit is cleared to 0 and for 50 ms after IdPullup is set to 1." range="" rwaccess="RW"/>
    <bitfield id="SESSEND_FALL" width="1" begin="3" end="3" resetval="0x1" description="Generate an interrupt event notification when SessEnd changes from high to low." range="" rwaccess="RW"/>
    <bitfield id="SESSVALID_FALL" width="1" begin="2" end="2" resetval="0x1" description="Generate an interrupt event notification when SessValid changes from high to low. SessValid is the same as UTMI+ AValid." range="" rwaccess="RW"/>
    <bitfield id="VBUSVALID_FALL" width="1" begin="1" end="1" resetval="0x1" description="Generate an interrupt event notification when VbusValid changes from high to low." range="" rwaccess="RW"/>
    <bitfield id="HOSTDISCONNECT_FALL" width="1" begin="0" end="0" resetval="0x1" description="Generate an interrupt event notification when Hostdisconnect changes from high to low. Applicable only in host mode (DpPulldown and DmPulldown both set to 1b)." range="" rwaccess="RW"/>
  </register>
  <register id="ULPI_USB_INT_EN_FALL_i_1" acronym="ULPI_USB_INT_EN_FALL_i_1" offset="0x910" width="8" description="Enables an interrupt event notification when the corresponding status bit changes from high to low. By default, all transitions are enabled. Read/Write address.">
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IDGND_FALL" width="1" begin="4" end="4" resetval="0x1" description="Generate an interrupt event notification when IdGnd changes from high to low.Event is automatically masked if IdPullup bit is cleared to 0 and for 50 ms after IdPullup is set to 1." range="" rwaccess="RW"/>
    <bitfield id="SESSEND_FALL" width="1" begin="3" end="3" resetval="0x1" description="Generate an interrupt event notification when SessEnd changes from high to low." range="" rwaccess="RW"/>
    <bitfield id="SESSVALID_FALL" width="1" begin="2" end="2" resetval="0x1" description="Generate an interrupt event notification when SessValid changes from high to low. SessValid is the same as UTMI+ AValid." range="" rwaccess="RW"/>
    <bitfield id="VBUSVALID_FALL" width="1" begin="1" end="1" resetval="0x1" description="Generate an interrupt event notification when VbusValid changes from high to low." range="" rwaccess="RW"/>
    <bitfield id="HOSTDISCONNECT_FALL" width="1" begin="0" end="0" resetval="0x1" description="Generate an interrupt event notification when Hostdisconnect changes from high to low. Applicable only in host mode (DpPulldown and DmPulldown both set to 1b)." range="" rwaccess="RW"/>
  </register>
  <register id="ULPI_USB_INT_EN_FALL_i_2" acronym="ULPI_USB_INT_EN_FALL_i_2" offset="0xA10" width="8" description="Enables an interrupt event notification when the corresponding status bit changes from high to low. By default, all transitions are enabled. Read/Write address.">
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IDGND_FALL" width="1" begin="4" end="4" resetval="0x1" description="Generate an interrupt event notification when IdGnd changes from high to low.Event is automatically masked if IdPullup bit is cleared to 0 and for 50 ms after IdPullup is set to 1." range="" rwaccess="RW"/>
    <bitfield id="SESSEND_FALL" width="1" begin="3" end="3" resetval="0x1" description="Generate an interrupt event notification when SessEnd changes from high to low." range="" rwaccess="RW"/>
    <bitfield id="SESSVALID_FALL" width="1" begin="2" end="2" resetval="0x1" description="Generate an interrupt event notification when SessValid changes from high to low. SessValid is the same as UTMI+ AValid." range="" rwaccess="RW"/>
    <bitfield id="VBUSVALID_FALL" width="1" begin="1" end="1" resetval="0x1" description="Generate an interrupt event notification when VbusValid changes from high to low." range="" rwaccess="RW"/>
    <bitfield id="HOSTDISCONNECT_FALL" width="1" begin="0" end="0" resetval="0x1" description="Generate an interrupt event notification when Hostdisconnect changes from high to low. Applicable only in host mode (DpPulldown and DmPulldown both set to 1b)." range="" rwaccess="RW"/>
  </register>
  <register id="ULPI_USB_INT_EN_FALL_SET_i_0" acronym="ULPI_USB_INT_EN_FALL_SET_i_0" offset="0x811" width="8" description="Enables an interrupt event notification when the corresponding status bit changes from high to low. Read/set address (write 1 to a bit to set it to 1; writing 0 has no effect on bit value). See fields description at the read/write address of the same register.">
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IDGND_FALL" width="1" begin="4" end="4" resetval="0x0" description="Generate an interrupt event notification when IdGnd changes from high to low.Event is automatically masked if the IdPullup bit is cleared to 0 and for 50 ms after IdPullup is set to 1.Write 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="SESSEND_FALL" width="1" begin="3" end="3" resetval="0x0" description="Generate an interrupt event notification when SessEnd changes from high to low.Write 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="SESSVALID_FALL" width="1" begin="2" end="2" resetval="0x0" description="Generate an interrupt event notification when SessValid changes from high to low. SessValid is the same as UTMI+ AValid.Write 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="VBUSVALID_FALL" width="1" begin="1" end="1" resetval="0x0" description="Generate an interrupt event notification when VbusValid changes from high to low.Write 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="HOSTDISCONNECT_FALL" width="1" begin="0" end="0" resetval="0x0" description="Generate an interrupt event notification when Hostdisconnect changes from high to low. Applicable only in host mode (DpPulldown and DmPulldown both set to 1b).Write 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
  </register>
  <register id="ULPI_USB_INT_EN_FALL_SET_i_1" acronym="ULPI_USB_INT_EN_FALL_SET_i_1" offset="0x911" width="8" description="Enables an interrupt event notification when the corresponding status bit changes from high to low. Read/set address (write 1 to a bit to set it to 1; writing 0 has no effect on bit value). See fields description at the read/write address of the same register.">
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IDGND_FALL" width="1" begin="4" end="4" resetval="0x0" description="Generate an interrupt event notification when IdGnd changes from high to low.Event is automatically masked if the IdPullup bit is cleared to 0 and for 50 ms after IdPullup is set to 1.Write 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="SESSEND_FALL" width="1" begin="3" end="3" resetval="0x0" description="Generate an interrupt event notification when SessEnd changes from high to low.Write 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="SESSVALID_FALL" width="1" begin="2" end="2" resetval="0x0" description="Generate an interrupt event notification when SessValid changes from high to low. SessValid is the same as UTMI+ AValid.Write 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="VBUSVALID_FALL" width="1" begin="1" end="1" resetval="0x0" description="Generate an interrupt event notification when VbusValid changes from high to low.Write 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="HOSTDISCONNECT_FALL" width="1" begin="0" end="0" resetval="0x0" description="Generate an interrupt event notification when Hostdisconnect changes from high to low. Applicable only in host mode (DpPulldown and DmPulldown both set to 1b).Write 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
  </register>
  <register id="ULPI_USB_INT_EN_FALL_SET_i_2" acronym="ULPI_USB_INT_EN_FALL_SET_i_2" offset="0xA11" width="8" description="Enables an interrupt event notification when the corresponding status bit changes from high to low. Read/set address (write 1 to a bit to set it to 1; writing 0 has no effect on bit value). See fields description at the read/write address of the same register.">
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IDGND_FALL" width="1" begin="4" end="4" resetval="0x0" description="Generate an interrupt event notification when IdGnd changes from high to low.Event is automatically masked if the IdPullup bit is cleared to 0 and for 50 ms after IdPullup is set to 1.Write 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="SESSEND_FALL" width="1" begin="3" end="3" resetval="0x0" description="Generate an interrupt event notification when SessEnd changes from high to low.Write 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="SESSVALID_FALL" width="1" begin="2" end="2" resetval="0x0" description="Generate an interrupt event notification when SessValid changes from high to low. SessValid is the same as UTMI+ AValid.Write 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="VBUSVALID_FALL" width="1" begin="1" end="1" resetval="0x0" description="Generate an interrupt event notification when VbusValid changes from high to low.Write 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="HOSTDISCONNECT_FALL" width="1" begin="0" end="0" resetval="0x0" description="Generate an interrupt event notification when Hostdisconnect changes from high to low. Applicable only in host mode (DpPulldown and DmPulldown both set to 1b).Write 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
  </register>
  <register id="ULPI_USB_INT_EN_FALL_CLR_i_0" acronym="ULPI_USB_INT_EN_FALL_CLR_i_0" offset="0x812" width="8" description="Enables an interrupt event notification when the corresponding status bit changes from high to low. Read/clear address (write 1 to a bit to clear it to 0, writing 0 has no effect on bit value). See fields description at the read/write address of the same register.">
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IDGND_FALL" width="1" begin="4" end="4" resetval="0x0" description="Generate an interrupt event notification when IdGnd changes from high to low.Event is automatically masked if the IdPullup bit is cleared to 0 and for 50 ms after IdPullup is set to 1.Write 0x0: No effect on bit value Write 0x1: Clear the bit to 0" range="" rwaccess="RW"/>
    <bitfield id="SESSEND_FALL" width="1" begin="3" end="3" resetval="0x0" description="Generate an interrupt event notification when SessEnd changes from high to low.Write 0x0: No effect on bit value Write 0x1: Clear the bit to 0" range="" rwaccess="RW"/>
    <bitfield id="SESSVALID_FALL" width="1" begin="2" end="2" resetval="0x0" description="Generate an interrupt event notification when SessValid changes from high to low. SessValid is the same as UTMI+ AValid.Write 0x0: No effect on bit value Write 0x1: Clear the bit to 0" range="" rwaccess="RW"/>
    <bitfield id="VBUSVALID_FALL" width="1" begin="1" end="1" resetval="0x0" description="Generate an interrupt event notification when VbusValid changes from high to low.Write 0x0: No effect on bit value Write 0x1: Clear the bit to 0" range="" rwaccess="RW"/>
    <bitfield id="HOSTDISCONNECT_FALL" width="1" begin="0" end="0" resetval="0x0" description="Generate an interrupt event notification when Hostdisconnect changes from high to low. Applicable only in host mode (DpPulldown and DmPulldown both set to 1b).Write 0x0: No effect on bit value Write 0x1: Clear the bit to 0" range="" rwaccess="RW"/>
  </register>
  <register id="ULPI_USB_INT_EN_FALL_CLR_i_1" acronym="ULPI_USB_INT_EN_FALL_CLR_i_1" offset="0x912" width="8" description="Enables an interrupt event notification when the corresponding status bit changes from high to low. Read/clear address (write 1 to a bit to clear it to 0, writing 0 has no effect on bit value). See fields description at the read/write address of the same register.">
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IDGND_FALL" width="1" begin="4" end="4" resetval="0x0" description="Generate an interrupt event notification when IdGnd changes from high to low.Event is automatically masked if the IdPullup bit is cleared to 0 and for 50 ms after IdPullup is set to 1.Write 0x0: No effect on bit value Write 0x1: Clear the bit to 0" range="" rwaccess="RW"/>
    <bitfield id="SESSEND_FALL" width="1" begin="3" end="3" resetval="0x0" description="Generate an interrupt event notification when SessEnd changes from high to low.Write 0x0: No effect on bit value Write 0x1: Clear the bit to 0" range="" rwaccess="RW"/>
    <bitfield id="SESSVALID_FALL" width="1" begin="2" end="2" resetval="0x0" description="Generate an interrupt event notification when SessValid changes from high to low. SessValid is the same as UTMI+ AValid.Write 0x0: No effect on bit value Write 0x1: Clear the bit to 0" range="" rwaccess="RW"/>
    <bitfield id="VBUSVALID_FALL" width="1" begin="1" end="1" resetval="0x0" description="Generate an interrupt event notification when VbusValid changes from high to low.Write 0x0: No effect on bit value Write 0x1: Clear the bit to 0" range="" rwaccess="RW"/>
    <bitfield id="HOSTDISCONNECT_FALL" width="1" begin="0" end="0" resetval="0x0" description="Generate an interrupt event notification when Hostdisconnect changes from high to low. Applicable only in host mode (DpPulldown and DmPulldown both set to 1b).Write 0x0: No effect on bit value Write 0x1: Clear the bit to 0" range="" rwaccess="RW"/>
  </register>
  <register id="ULPI_USB_INT_EN_FALL_CLR_i_2" acronym="ULPI_USB_INT_EN_FALL_CLR_i_2" offset="0xA12" width="8" description="Enables an interrupt event notification when the corresponding status bit changes from high to low. Read/clear address (write 1 to a bit to clear it to 0, writing 0 has no effect on bit value). See fields description at the read/write address of the same register.">
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IDGND_FALL" width="1" begin="4" end="4" resetval="0x0" description="Generate an interrupt event notification when IdGnd changes from high to low.Event is automatically masked if the IdPullup bit is cleared to 0 and for 50 ms after IdPullup is set to 1.Write 0x0: No effect on bit value Write 0x1: Clear the bit to 0" range="" rwaccess="RW"/>
    <bitfield id="SESSEND_FALL" width="1" begin="3" end="3" resetval="0x0" description="Generate an interrupt event notification when SessEnd changes from high to low.Write 0x0: No effect on bit value Write 0x1: Clear the bit to 0" range="" rwaccess="RW"/>
    <bitfield id="SESSVALID_FALL" width="1" begin="2" end="2" resetval="0x0" description="Generate an interrupt event notification when SessValid changes from high to low. SessValid is the same as UTMI+ AValid.Write 0x0: No effect on bit value Write 0x1: Clear the bit to 0" range="" rwaccess="RW"/>
    <bitfield id="VBUSVALID_FALL" width="1" begin="1" end="1" resetval="0x0" description="Generate an interrupt event notification when VbusValid changes from high to low.Write 0x0: No effect on bit value Write 0x1: Clear the bit to 0" range="" rwaccess="RW"/>
    <bitfield id="HOSTDISCONNECT_FALL" width="1" begin="0" end="0" resetval="0x0" description="Generate an interrupt event notification when Hostdisconnect changes from high to low. Applicable only in host mode (DpPulldown and DmPulldown both set to 1b).Write 0x0: No effect on bit value Write 0x1: Clear the bit to 0" range="" rwaccess="RW"/>
  </register>
  <register id="ULPI_USB_INT_STATUS_i_0" acronym="ULPI_USB_INT_STATUS_i_0" offset="0x813" width="8" description="Indicates the current value of the interrupt source signal.">
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IDGND" width="1" begin="4" end="4" resetval="0x0" description="Value of UTMI+ IdDig output. Undefined unless IdPullup = 1" range="" rwaccess="R">
      <bitenum value="0" token="IDGND_0" description="ID pin is grounded = OTG A = default Host"/>
      <bitenum value="1" token="IDGND_1" description="ID pin is floating = OTG B = default Peripheral"/>
    </bitfield>
    <bitfield id="SESSEND" width="1" begin="3" end="3" resetval="0x0" description="Current value of UTMI+ SessEnd output." range="" rwaccess="R">
      <bitenum value="0" token="SESSEND_0" description="VBUS is above Session-End threshold"/>
      <bitenum value="1" token="SESSEND_1" description="VBUS is below Session-End threshold"/>
    </bitfield>
    <bitfield id="SESSVALID" width="1" begin="2" end="2" resetval="0x0" description="Current value of UTMI+ SessValid output. SessValid is the same as UTMI+ AValid." range="" rwaccess="R">
      <bitenum value="0" token="SESSVALID_0" description="VBUS is below Session-Valid threshold"/>
      <bitenum value="1" token="SESSVALID_1" description="VBUS is above Session-Valid threshold"/>
    </bitfield>
    <bitfield id="VBUSVALID" width="1" begin="1" end="1" resetval="0x0" description="Current value of UTMI+ VbusValid output." range="" rwaccess="R">
      <bitenum value="0" token="VBUSVALID_0" description="VBUS is below Vbus-Valid threshold"/>
      <bitenum value="1" token="VBUSVALID_1" description="VBUS is above Vbus-Valid threshold"/>
    </bitfield>
    <bitfield id="HOSTDISCONNECT" width="1" begin="0" end="0" resetval="0x0" description="Current value of UTMI+ Hostdisconnect output. Applicable only in host mode. Automatically reset to 0 when Low Power Mode is entered." range="" rwaccess="R">
      <bitenum value="0" token="HOSTDISCONNECT_0" description="Peripheral not disconnected or non-host mode"/>
      <bitenum value="1" token="HOSTDISCONNECT_1" description="Peripheral disconnected"/>
    </bitfield>
  </register>
  <register id="ULPI_USB_INT_STATUS_i_1" acronym="ULPI_USB_INT_STATUS_i_1" offset="0x913" width="8" description="Indicates the current value of the interrupt source signal.">
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IDGND" width="1" begin="4" end="4" resetval="0x0" description="Value of UTMI+ IdDig output. Undefined unless IdPullup = 1" range="" rwaccess="R">
      <bitenum value="0" token="IDGND_0" description="ID pin is grounded = OTG A = default Host"/>
      <bitenum value="1" token="IDGND_1" description="ID pin is floating = OTG B = default Peripheral"/>
    </bitfield>
    <bitfield id="SESSEND" width="1" begin="3" end="3" resetval="0x0" description="Current value of UTMI+ SessEnd output." range="" rwaccess="R">
      <bitenum value="0" token="SESSEND_0" description="VBUS is above Session-End threshold"/>
      <bitenum value="1" token="SESSEND_1" description="VBUS is below Session-End threshold"/>
    </bitfield>
    <bitfield id="SESSVALID" width="1" begin="2" end="2" resetval="0x0" description="Current value of UTMI+ SessValid output. SessValid is the same as UTMI+ AValid." range="" rwaccess="R">
      <bitenum value="0" token="SESSVALID_0" description="VBUS is below Session-Valid threshold"/>
      <bitenum value="1" token="SESSVALID_1" description="VBUS is above Session-Valid threshold"/>
    </bitfield>
    <bitfield id="VBUSVALID" width="1" begin="1" end="1" resetval="0x0" description="Current value of UTMI+ VbusValid output." range="" rwaccess="R">
      <bitenum value="0" token="VBUSVALID_0" description="VBUS is below Vbus-Valid threshold"/>
      <bitenum value="1" token="VBUSVALID_1" description="VBUS is above Vbus-Valid threshold"/>
    </bitfield>
    <bitfield id="HOSTDISCONNECT" width="1" begin="0" end="0" resetval="0x0" description="Current value of UTMI+ Hostdisconnect output. Applicable only in host mode. Automatically reset to 0 when Low Power Mode is entered." range="" rwaccess="R">
      <bitenum value="0" token="HOSTDISCONNECT_0" description="Peripheral not disconnected or non-host mode"/>
      <bitenum value="1" token="HOSTDISCONNECT_1" description="Peripheral disconnected"/>
    </bitfield>
  </register>
  <register id="ULPI_USB_INT_STATUS_i_2" acronym="ULPI_USB_INT_STATUS_i_2" offset="0xA13" width="8" description="Indicates the current value of the interrupt source signal.">
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IDGND" width="1" begin="4" end="4" resetval="0x0" description="Value of UTMI+ IdDig output. Undefined unless IdPullup = 1" range="" rwaccess="R">
      <bitenum value="0" token="IDGND_0" description="ID pin is grounded = OTG A = default Host"/>
      <bitenum value="1" token="IDGND_1" description="ID pin is floating = OTG B = default Peripheral"/>
    </bitfield>
    <bitfield id="SESSEND" width="1" begin="3" end="3" resetval="0x0" description="Current value of UTMI+ SessEnd output." range="" rwaccess="R">
      <bitenum value="0" token="SESSEND_0" description="VBUS is above Session-End threshold"/>
      <bitenum value="1" token="SESSEND_1" description="VBUS is below Session-End threshold"/>
    </bitfield>
    <bitfield id="SESSVALID" width="1" begin="2" end="2" resetval="0x0" description="Current value of UTMI+ SessValid output. SessValid is the same as UTMI+ AValid." range="" rwaccess="R">
      <bitenum value="0" token="SESSVALID_0" description="VBUS is below Session-Valid threshold"/>
      <bitenum value="1" token="SESSVALID_1" description="VBUS is above Session-Valid threshold"/>
    </bitfield>
    <bitfield id="VBUSVALID" width="1" begin="1" end="1" resetval="0x0" description="Current value of UTMI+ VbusValid output." range="" rwaccess="R">
      <bitenum value="0" token="VBUSVALID_0" description="VBUS is below Vbus-Valid threshold"/>
      <bitenum value="1" token="VBUSVALID_1" description="VBUS is above Vbus-Valid threshold"/>
    </bitfield>
    <bitfield id="HOSTDISCONNECT" width="1" begin="0" end="0" resetval="0x0" description="Current value of UTMI+ Hostdisconnect output. Applicable only in host mode. Automatically reset to 0 when Low Power Mode is entered." range="" rwaccess="R">
      <bitenum value="0" token="HOSTDISCONNECT_0" description="Peripheral not disconnected or non-host mode"/>
      <bitenum value="1" token="HOSTDISCONNECT_1" description="Peripheral disconnected"/>
    </bitfield>
  </register>
  <register id="ULPI_USB_INT_LATCH_i_0" acronym="ULPI_USB_INT_LATCH_i_0" offset="0x814" width="8" description="Set by unmasked changes on the corresponding status bits to generate the ULPI interrupt. Cleared upon read, and when Low Power Mode, Serial Mode or Carkit Mode are entered.">
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IDGND_LATCH" width="1" begin="4" end="4" resetval="0x0" description="Set to 1 by the PHY when an unmasked event occurs on IdGnd. Cleared when this register is read." range="" rwaccess="R"/>
    <bitfield id="SESSEND_LATCH" width="1" begin="3" end="3" resetval="0x0" description="Set to 1 by the PHY when an unmasked event occurs on SessEnd. Cleared when this register is read." range="" rwaccess="R"/>
    <bitfield id="SESSVALID_LATCH" width="1" begin="2" end="2" resetval="0x0" description="Set to 1 by the PHY when an unmasked event occurs on SessValid. Cleared when this register is read. SessValid is the same as UTMI+ AValid." range="" rwaccess="R"/>
    <bitfield id="VBUSVALID_LATCH" width="1" begin="1" end="1" resetval="0x0" description="Set to 1 by the PHY when an unmasked event occurs on VbusValid. Cleared when this register is read." range="" rwaccess="R"/>
    <bitfield id="HOSTDISCONNECT_LATCH" width="1" begin="0" end="0" resetval="0x0" description="Set to 1 by the PHY when an unmasked event occurs on Hostdisconnect. Cleared when this register is read. Applicable only in host mode." range="" rwaccess="R"/>
  </register>
  <register id="ULPI_USB_INT_LATCH_i_1" acronym="ULPI_USB_INT_LATCH_i_1" offset="0x914" width="8" description="Set by unmasked changes on the corresponding status bits to generate the ULPI interrupt. Cleared upon read, and when Low Power Mode, Serial Mode or Carkit Mode are entered.">
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IDGND_LATCH" width="1" begin="4" end="4" resetval="0x0" description="Set to 1 by the PHY when an unmasked event occurs on IdGnd. Cleared when this register is read." range="" rwaccess="R"/>
    <bitfield id="SESSEND_LATCH" width="1" begin="3" end="3" resetval="0x0" description="Set to 1 by the PHY when an unmasked event occurs on SessEnd. Cleared when this register is read." range="" rwaccess="R"/>
    <bitfield id="SESSVALID_LATCH" width="1" begin="2" end="2" resetval="0x0" description="Set to 1 by the PHY when an unmasked event occurs on SessValid. Cleared when this register is read. SessValid is the same as UTMI+ AValid." range="" rwaccess="R"/>
    <bitfield id="VBUSVALID_LATCH" width="1" begin="1" end="1" resetval="0x0" description="Set to 1 by the PHY when an unmasked event occurs on VbusValid. Cleared when this register is read." range="" rwaccess="R"/>
    <bitfield id="HOSTDISCONNECT_LATCH" width="1" begin="0" end="0" resetval="0x0" description="Set to 1 by the PHY when an unmasked event occurs on Hostdisconnect. Cleared when this register is read. Applicable only in host mode." range="" rwaccess="R"/>
  </register>
  <register id="ULPI_USB_INT_LATCH_i_2" acronym="ULPI_USB_INT_LATCH_i_2" offset="0xA14" width="8" description="Set by unmasked changes on the corresponding status bits to generate the ULPI interrupt. Cleared upon read, and when Low Power Mode, Serial Mode or Carkit Mode are entered.">
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IDGND_LATCH" width="1" begin="4" end="4" resetval="0x0" description="Set to 1 by the PHY when an unmasked event occurs on IdGnd. Cleared when this register is read." range="" rwaccess="R"/>
    <bitfield id="SESSEND_LATCH" width="1" begin="3" end="3" resetval="0x0" description="Set to 1 by the PHY when an unmasked event occurs on SessEnd. Cleared when this register is read." range="" rwaccess="R"/>
    <bitfield id="SESSVALID_LATCH" width="1" begin="2" end="2" resetval="0x0" description="Set to 1 by the PHY when an unmasked event occurs on SessValid. Cleared when this register is read. SessValid is the same as UTMI+ AValid." range="" rwaccess="R"/>
    <bitfield id="VBUSVALID_LATCH" width="1" begin="1" end="1" resetval="0x0" description="Set to 1 by the PHY when an unmasked event occurs on VbusValid. Cleared when this register is read." range="" rwaccess="R"/>
    <bitfield id="HOSTDISCONNECT_LATCH" width="1" begin="0" end="0" resetval="0x0" description="Set to 1 by the PHY when an unmasked event occurs on Hostdisconnect. Cleared when this register is read. Applicable only in host mode." range="" rwaccess="R"/>
  </register>
  <register id="ULPI_DEBUG_i_0" acronym="ULPI_DEBUG_i_0" offset="0x815" width="8" description="Indicates the current value of various signals useful for debugging.">
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LINESTATE" width="2" begin="1" end="0" resetval="0x0" description="Current state of the USB line: D+ (bit 0) and D&#8211; (bit 1)." range="" rwaccess="R">
      <bitenum value="0" token="LINESTATE_0" description="SE0 (LS/FS), Squelch (HS/Chirp)"/>
      <bitenum value="1" token="LINESTATE_1" description="LS: 'K' State, FS: 'J' State, HS: !Squelch, Chirp: !Squelch &amp;amp; HS_Differential_Receiver_Output"/>
      <bitenum value="2" token="LINESTATE_2" description="LS: 'J' State, FS: 'K' State, HS: Invalid, Chirp: !Squelch &amp;amp; !HS_Differential_Receiver_Output"/>
      <bitenum value="3" token="LINESTATE_3" description="SE1 (LS/FS), Invalid (HS/Chirp)"/>
    </bitfield>
  </register>
  <register id="ULPI_DEBUG_i_1" acronym="ULPI_DEBUG_i_1" offset="0x915" width="8" description="Indicates the current value of various signals useful for debugging.">
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LINESTATE" width="2" begin="1" end="0" resetval="0x0" description="Current state of the USB line: D+ (bit 0) and D&#8211; (bit 1)." range="" rwaccess="R">
      <bitenum value="0" token="LINESTATE_0" description="SE0 (LS/FS), Squelch (HS/Chirp)"/>
      <bitenum value="1" token="LINESTATE_1" description="LS: 'K' State, FS: 'J' State, HS: !Squelch, Chirp: !Squelch &amp;amp; HS_Differential_Receiver_Output"/>
      <bitenum value="2" token="LINESTATE_2" description="LS: 'J' State, FS: 'K' State, HS: Invalid, Chirp: !Squelch &amp;amp; !HS_Differential_Receiver_Output"/>
      <bitenum value="3" token="LINESTATE_3" description="SE1 (LS/FS), Invalid (HS/Chirp)"/>
    </bitfield>
  </register>
  <register id="ULPI_DEBUG_i_2" acronym="ULPI_DEBUG_i_2" offset="0xA15" width="8" description="Indicates the current value of various signals useful for debugging.">
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LINESTATE" width="2" begin="1" end="0" resetval="0x0" description="Current state of the USB line: D+ (bit 0) and D&#8211; (bit 1)." range="" rwaccess="R">
      <bitenum value="0" token="LINESTATE_0" description="SE0 (LS/FS), Squelch (HS/Chirp)"/>
      <bitenum value="1" token="LINESTATE_1" description="LS: 'K' State, FS: 'J' State, HS: !Squelch, Chirp: !Squelch &amp;amp; HS_Differential_Receiver_Output"/>
      <bitenum value="2" token="LINESTATE_2" description="LS: 'J' State, FS: 'K' State, HS: Invalid, Chirp: !Squelch &amp;amp; !HS_Differential_Receiver_Output"/>
      <bitenum value="3" token="LINESTATE_3" description="SE1 (LS/FS), Invalid (HS/Chirp)"/>
    </bitfield>
  </register>
  <register id="ULPI_SCRATCH_REGISTER_i_0" acronym="ULPI_SCRATCH_REGISTER_i_0" offset="0x816" width="8" description="Register byte for register access testing purposes. Value has no functional effect on PHY. Read/Write address.">
    <bitfield id="SCRATCH" width="8" begin="7" end="0" resetval="0x00" description="Scratch data." range="" rwaccess="RW"/>
  </register>
  <register id="ULPI_SCRATCH_REGISTER_i_1" acronym="ULPI_SCRATCH_REGISTER_i_1" offset="0x916" width="8" description="Register byte for register access testing purposes. Value has no functional effect on PHY. Read/Write address.">
    <bitfield id="SCRATCH" width="8" begin="7" end="0" resetval="0x00" description="Scratch data." range="" rwaccess="RW"/>
  </register>
  <register id="ULPI_SCRATCH_REGISTER_i_2" acronym="ULPI_SCRATCH_REGISTER_i_2" offset="0xA16" width="8" description="Register byte for register access testing purposes. Value has no functional effect on PHY. Read/Write address.">
    <bitfield id="SCRATCH" width="8" begin="7" end="0" resetval="0x00" description="Scratch data." range="" rwaccess="RW"/>
  </register>
  <register id="ULPI_SCRATCH_REGISTER_SET_i_0" acronym="ULPI_SCRATCH_REGISTER_SET_i_0" offset="0x817" width="8" description="Register byte for register access testing purposes. Value has no functional effect on PHY. Read/set address (write 1 to a bit to set it to 1; writing 0 has no effect on bit value). See fields description at the read/write address of the same register.">
    <bitfield id="SCRATCH" width="8" begin="7" end="0" resetval="0x00" description="Scratch datawrite 1 to a bit to set it to 1writing 0 has no effect on bit value" range="" rwaccess="RW"/>
  </register>
  <register id="ULPI_SCRATCH_REGISTER_SET_i_1" acronym="ULPI_SCRATCH_REGISTER_SET_i_1" offset="0x917" width="8" description="Register byte for register access testing purposes. Value has no functional effect on PHY. Read/set address (write 1 to a bit to set it to 1; writing 0 has no effect on bit value). See fields description at the read/write address of the same register.">
    <bitfield id="SCRATCH" width="8" begin="7" end="0" resetval="0x00" description="Scratch datawrite 1 to a bit to set it to 1writing 0 has no effect on bit value" range="" rwaccess="RW"/>
  </register>
  <register id="ULPI_SCRATCH_REGISTER_SET_i_2" acronym="ULPI_SCRATCH_REGISTER_SET_i_2" offset="0xA17" width="8" description="Register byte for register access testing purposes. Value has no functional effect on PHY. Read/set address (write 1 to a bit to set it to 1; writing 0 has no effect on bit value). See fields description at the read/write address of the same register.">
    <bitfield id="SCRATCH" width="8" begin="7" end="0" resetval="0x00" description="Scratch datawrite 1 to a bit to set it to 1writing 0 has no effect on bit value" range="" rwaccess="RW"/>
  </register>
  <register id="ULPI_SCRATCH_REGISTER_CLR_i_0" acronym="ULPI_SCRATCH_REGISTER_CLR_i_0" offset="0x818" width="8" description="Register byte for register access testing purposes. Value has no functional effect on PHY. Read/clear address (write 1 to a bit to clear it to 0, writing 0 has no effect on bit value). See fields description at the read/write address of the same register.">
    <bitfield id="SCRATCH" width="8" begin="7" end="0" resetval="0x00" description="Scratch datawrite 1 to a bit to clear it to 0writing 0 has no effect on bit value" range="" rwaccess="RW"/>
  </register>
  <register id="ULPI_SCRATCH_REGISTER_CLR_i_1" acronym="ULPI_SCRATCH_REGISTER_CLR_i_1" offset="0x918" width="8" description="Register byte for register access testing purposes. Value has no functional effect on PHY. Read/clear address (write 1 to a bit to clear it to 0, writing 0 has no effect on bit value). See fields description at the read/write address of the same register.">
    <bitfield id="SCRATCH" width="8" begin="7" end="0" resetval="0x00" description="Scratch datawrite 1 to a bit to clear it to 0writing 0 has no effect on bit value" range="" rwaccess="RW"/>
  </register>
  <register id="ULPI_SCRATCH_REGISTER_CLR_i_2" acronym="ULPI_SCRATCH_REGISTER_CLR_i_2" offset="0xA18" width="8" description="Register byte for register access testing purposes. Value has no functional effect on PHY. Read/clear address (write 1 to a bit to clear it to 0, writing 0 has no effect on bit value). See fields description at the read/write address of the same register.">
    <bitfield id="SCRATCH" width="8" begin="7" end="0" resetval="0x00" description="Scratch datawrite 1 to a bit to clear it to 0writing 0 has no effect on bit value" range="" rwaccess="RW"/>
  </register>
  <register id="ULPI_EXTENDED_SET_ACCESS_i_0" acronym="ULPI_EXTENDED_SET_ACCESS_i_0" offset="0x82F" width="8" description="This address is used to access the extended register set, that is, addresses above 0x40.">
    <bitfield id="SET_ACCESS" width="8" begin="7" end="0" resetval="0x00" description="This bitfield is used to access the extended register set, that is, addresses above 0x40." range="" rwaccess="RW"/>
  </register>
  <register id="ULPI_EXTENDED_SET_ACCESS_i_1" acronym="ULPI_EXTENDED_SET_ACCESS_i_1" offset="0x92F" width="8" description="This address is used to access the extended register set, that is, addresses above 0x40.">
    <bitfield id="SET_ACCESS" width="8" begin="7" end="0" resetval="0x00" description="This bitfield is used to access the extended register set, that is, addresses above 0x40." range="" rwaccess="RW"/>
  </register>
  <register id="ULPI_EXTENDED_SET_ACCESS_i_2" acronym="ULPI_EXTENDED_SET_ACCESS_i_2" offset="0xA2F" width="8" description="This address is used to access the extended register set, that is, addresses above 0x40.">
    <bitfield id="SET_ACCESS" width="8" begin="7" end="0" resetval="0x00" description="This bitfield is used to access the extended register set, that is, addresses above 0x40." range="" rwaccess="RW"/>
  </register>
  <register id="ULPI_UTMI_VCONTROL_EN_i_0" acronym="ULPI_UTMI_VCONTROL_EN_i_0" offset="0x830" width="8" description="Part of non-standard UTMI-to-ULPI mailbox system, implemented if HDL generic VCS_MAILBOX bit is 1 Enables an interrupt notification when the corresponding vcontrol_status bit changes. Read/Write address. Lowest VCS_CTRL_WIDTH (HDL generic) bits are implemented, others are always-0, read-only. (UTMI standard is 4-bit).">
    <bitfield id="VC7_EN" width="1" begin="7" end="7" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit change" range="" rwaccess="RW"/>
    <bitfield id="VC6_EN" width="1" begin="6" end="6" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit change" range="" rwaccess="RW"/>
    <bitfield id="VC5_EN" width="1" begin="5" end="5" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit change" range="" rwaccess="RW"/>
    <bitfield id="VC4_EN" width="1" begin="4" end="4" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit change" range="" rwaccess="RW"/>
    <bitfield id="VC3_EN" width="1" begin="3" end="3" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit change" range="" rwaccess="RW"/>
    <bitfield id="VC2_EN" width="1" begin="2" end="2" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit change" range="" rwaccess="RW"/>
    <bitfield id="VC1_EN" width="1" begin="1" end="1" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit change" range="" rwaccess="RW"/>
    <bitfield id="VC0_EN" width="1" begin="0" end="0" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit change" range="" rwaccess="RW"/>
  </register>
  <register id="ULPI_UTMI_VCONTROL_EN_i_1" acronym="ULPI_UTMI_VCONTROL_EN_i_1" offset="0x930" width="8" description="Part of non-standard UTMI-to-ULPI mailbox system, implemented if HDL generic VCS_MAILBOX bit is 1 Enables an interrupt notification when the corresponding vcontrol_status bit changes. Read/Write address. Lowest VCS_CTRL_WIDTH (HDL generic) bits are implemented, others are always-0, read-only. (UTMI standard is 4-bit).">
    <bitfield id="VC7_EN" width="1" begin="7" end="7" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit change" range="" rwaccess="RW"/>
    <bitfield id="VC6_EN" width="1" begin="6" end="6" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit change" range="" rwaccess="RW"/>
    <bitfield id="VC5_EN" width="1" begin="5" end="5" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit change" range="" rwaccess="RW"/>
    <bitfield id="VC4_EN" width="1" begin="4" end="4" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit change" range="" rwaccess="RW"/>
    <bitfield id="VC3_EN" width="1" begin="3" end="3" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit change" range="" rwaccess="RW"/>
    <bitfield id="VC2_EN" width="1" begin="2" end="2" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit change" range="" rwaccess="RW"/>
    <bitfield id="VC1_EN" width="1" begin="1" end="1" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit change" range="" rwaccess="RW"/>
    <bitfield id="VC0_EN" width="1" begin="0" end="0" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit change" range="" rwaccess="RW"/>
  </register>
  <register id="ULPI_UTMI_VCONTROL_EN_i_2" acronym="ULPI_UTMI_VCONTROL_EN_i_2" offset="0xA30" width="8" description="Part of non-standard UTMI-to-ULPI mailbox system, implemented if HDL generic VCS_MAILBOX bit is 1 Enables an interrupt notification when the corresponding vcontrol_status bit changes. Read/Write address. Lowest VCS_CTRL_WIDTH (HDL generic) bits are implemented, others are always-0, read-only. (UTMI standard is 4-bit).">
    <bitfield id="VC7_EN" width="1" begin="7" end="7" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit change" range="" rwaccess="RW"/>
    <bitfield id="VC6_EN" width="1" begin="6" end="6" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit change" range="" rwaccess="RW"/>
    <bitfield id="VC5_EN" width="1" begin="5" end="5" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit change" range="" rwaccess="RW"/>
    <bitfield id="VC4_EN" width="1" begin="4" end="4" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit change" range="" rwaccess="RW"/>
    <bitfield id="VC3_EN" width="1" begin="3" end="3" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit change" range="" rwaccess="RW"/>
    <bitfield id="VC2_EN" width="1" begin="2" end="2" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit change" range="" rwaccess="RW"/>
    <bitfield id="VC1_EN" width="1" begin="1" end="1" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit change" range="" rwaccess="RW"/>
    <bitfield id="VC0_EN" width="1" begin="0" end="0" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit change" range="" rwaccess="RW"/>
  </register>
  <register id="ULPI_UTMI_VCONTROL_EN_SET_i_0" acronym="ULPI_UTMI_VCONTROL_EN_SET_i_0" offset="0x831" width="8" description="Part of non-standard UTMI-to-ULPI mailbox system, implemented if HDL generic VCS_MAILBOX bit is 1 Enables an interrupt notification when the corresponding vcontrol_status bit changes. Read/set address (write 1 to a bit to set it to 1; writing 0 has no effect on bit value). See fields description at the read/write address of the same register.">
    <bitfield id="VC7_EN" width="1" begin="7" end="7" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit changeWrite 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="VC6_EN" width="1" begin="6" end="6" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit changeWrite 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="VC5_EN" width="1" begin="5" end="5" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit changeWrite 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="VC4_EN" width="1" begin="4" end="4" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit changeWrite 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="VC3_EN" width="1" begin="3" end="3" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit changeWrite 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="VC2_EN" width="1" begin="2" end="2" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit changeWrite 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="VC1_EN" width="1" begin="1" end="1" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit changeWrite 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="VC0_EN" width="1" begin="0" end="0" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit changeWrite 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
  </register>
  <register id="ULPI_UTMI_VCONTROL_EN_SET_i_1" acronym="ULPI_UTMI_VCONTROL_EN_SET_i_1" offset="0x931" width="8" description="Part of non-standard UTMI-to-ULPI mailbox system, implemented if HDL generic VCS_MAILBOX bit is 1 Enables an interrupt notification when the corresponding vcontrol_status bit changes. Read/set address (write 1 to a bit to set it to 1; writing 0 has no effect on bit value). See fields description at the read/write address of the same register.">
    <bitfield id="VC7_EN" width="1" begin="7" end="7" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit changeWrite 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="VC6_EN" width="1" begin="6" end="6" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit changeWrite 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="VC5_EN" width="1" begin="5" end="5" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit changeWrite 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="VC4_EN" width="1" begin="4" end="4" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit changeWrite 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="VC3_EN" width="1" begin="3" end="3" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit changeWrite 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="VC2_EN" width="1" begin="2" end="2" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit changeWrite 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="VC1_EN" width="1" begin="1" end="1" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit changeWrite 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="VC0_EN" width="1" begin="0" end="0" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit changeWrite 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
  </register>
  <register id="ULPI_UTMI_VCONTROL_EN_SET_i_2" acronym="ULPI_UTMI_VCONTROL_EN_SET_i_2" offset="0xA31" width="8" description="Part of non-standard UTMI-to-ULPI mailbox system, implemented if HDL generic VCS_MAILBOX bit is 1 Enables an interrupt notification when the corresponding vcontrol_status bit changes. Read/set address (write 1 to a bit to set it to 1; writing 0 has no effect on bit value). See fields description at the read/write address of the same register.">
    <bitfield id="VC7_EN" width="1" begin="7" end="7" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit changeWrite 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="VC6_EN" width="1" begin="6" end="6" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit changeWrite 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="VC5_EN" width="1" begin="5" end="5" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit changeWrite 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="VC4_EN" width="1" begin="4" end="4" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit changeWrite 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="VC3_EN" width="1" begin="3" end="3" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit changeWrite 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="VC2_EN" width="1" begin="2" end="2" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit changeWrite 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="VC1_EN" width="1" begin="1" end="1" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit changeWrite 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
    <bitfield id="VC0_EN" width="1" begin="0" end="0" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit changeWrite 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
  </register>
  <register id="ULPI_UTMI_VCONTROL_EN_CLR_i_0" acronym="ULPI_UTMI_VCONTROL_EN_CLR_i_0" offset="0x832" width="8" description="Part of non-standard UTMI-to-ULPI mailbox system, implemented if HDL generic VCS_MAILBOX bit is 1 Enables an interrupt notification when the corresponding vcontrol_status bit changes. Read/clear address (write 1 to a bit to clear it to 0, writing 0 has no effect on bit value). See fields description at the read/write address of the same register.">
    <bitfield id="VC7_EN" width="1" begin="7" end="7" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit changeWrite 0x0: No effect on bit value Write 0x1: Clear the bit to 0" range="" rwaccess="RW"/>
    <bitfield id="VC6_EN" width="1" begin="6" end="6" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit changeWrite 0x0: No effect on bit value Write 0x1: Clear the bit to 0" range="" rwaccess="RW"/>
    <bitfield id="VC5_EN" width="1" begin="5" end="5" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit changeWrite 0x0: No effect on bit value Write 0x1: Clear the bit to 0" range="" rwaccess="RW"/>
    <bitfield id="VC4_EN" width="1" begin="4" end="4" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit changeWrite 0x0: No effect on bit value Write 0x1: Clear the bit to 0" range="" rwaccess="RW"/>
    <bitfield id="VC3_EN" width="1" begin="3" end="3" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit changeWrite 0x0: No effect on bit value Write 0x1: Clear the bit to 0" range="" rwaccess="RW"/>
    <bitfield id="VC2_EN" width="1" begin="2" end="2" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit changeWrite 0x0: No effect on bit value Write 0x1: Clear the bit to 0" range="" rwaccess="RW"/>
    <bitfield id="VC1_EN" width="1" begin="1" end="1" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit changeWrite 0x0: No effect on bit value Write 0x1: Clear the bit to 0" range="" rwaccess="RW"/>
    <bitfield id="VC0_EN" width="1" begin="0" end="0" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit changeWrite 0x0: No effect on bit value Write 0x1: Clear the bit to 0" range="" rwaccess="RW"/>
  </register>
  <register id="ULPI_UTMI_VCONTROL_EN_CLR_i_1" acronym="ULPI_UTMI_VCONTROL_EN_CLR_i_1" offset="0x932" width="8" description="Part of non-standard UTMI-to-ULPI mailbox system, implemented if HDL generic VCS_MAILBOX bit is 1 Enables an interrupt notification when the corresponding vcontrol_status bit changes. Read/clear address (write 1 to a bit to clear it to 0, writing 0 has no effect on bit value). See fields description at the read/write address of the same register.">
    <bitfield id="VC7_EN" width="1" begin="7" end="7" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit changeWrite 0x0: No effect on bit value Write 0x1: Clear the bit to 0" range="" rwaccess="RW"/>
    <bitfield id="VC6_EN" width="1" begin="6" end="6" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit changeWrite 0x0: No effect on bit value Write 0x1: Clear the bit to 0" range="" rwaccess="RW"/>
    <bitfield id="VC5_EN" width="1" begin="5" end="5" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit changeWrite 0x0: No effect on bit value Write 0x1: Clear the bit to 0" range="" rwaccess="RW"/>
    <bitfield id="VC4_EN" width="1" begin="4" end="4" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit changeWrite 0x0: No effect on bit value Write 0x1: Clear the bit to 0" range="" rwaccess="RW"/>
    <bitfield id="VC3_EN" width="1" begin="3" end="3" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit changeWrite 0x0: No effect on bit value Write 0x1: Clear the bit to 0" range="" rwaccess="RW"/>
    <bitfield id="VC2_EN" width="1" begin="2" end="2" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit changeWrite 0x0: No effect on bit value Write 0x1: Clear the bit to 0" range="" rwaccess="RW"/>
    <bitfield id="VC1_EN" width="1" begin="1" end="1" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit changeWrite 0x0: No effect on bit value Write 0x1: Clear the bit to 0" range="" rwaccess="RW"/>
    <bitfield id="VC0_EN" width="1" begin="0" end="0" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit changeWrite 0x0: No effect on bit value Write 0x1: Clear the bit to 0" range="" rwaccess="RW"/>
  </register>
  <register id="ULPI_UTMI_VCONTROL_EN_CLR_i_2" acronym="ULPI_UTMI_VCONTROL_EN_CLR_i_2" offset="0xA32" width="8" description="Part of non-standard UTMI-to-ULPI mailbox system, implemented if HDL generic VCS_MAILBOX bit is 1 Enables an interrupt notification when the corresponding vcontrol_status bit changes. Read/clear address (write 1 to a bit to clear it to 0, writing 0 has no effect on bit value). See fields description at the read/write address of the same register.">
    <bitfield id="VC7_EN" width="1" begin="7" end="7" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit changeWrite 0x0: No effect on bit value Write 0x1: Clear the bit to 0" range="" rwaccess="RW"/>
    <bitfield id="VC6_EN" width="1" begin="6" end="6" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit changeWrite 0x0: No effect on bit value Write 0x1: Clear the bit to 0" range="" rwaccess="RW"/>
    <bitfield id="VC5_EN" width="1" begin="5" end="5" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit changeWrite 0x0: No effect on bit value Write 0x1: Clear the bit to 0" range="" rwaccess="RW"/>
    <bitfield id="VC4_EN" width="1" begin="4" end="4" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit changeWrite 0x0: No effect on bit value Write 0x1: Clear the bit to 0" range="" rwaccess="RW"/>
    <bitfield id="VC3_EN" width="1" begin="3" end="3" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit changeWrite 0x0: No effect on bit value Write 0x1: Clear the bit to 0" range="" rwaccess="RW"/>
    <bitfield id="VC2_EN" width="1" begin="2" end="2" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit changeWrite 0x0: No effect on bit value Write 0x1: Clear the bit to 0" range="" rwaccess="RW"/>
    <bitfield id="VC1_EN" width="1" begin="1" end="1" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit changeWrite 0x0: No effect on bit value Write 0x1: Clear the bit to 0" range="" rwaccess="RW"/>
    <bitfield id="VC0_EN" width="1" begin="0" end="0" resetval="0x0" description="Enable alt_int assertion upon vcontrol_status bit changeWrite 0x0: No effect on bit value Write 0x1: Clear the bit to 0" range="" rwaccess="RW"/>
  </register>
  <register id="ULPI_UTMI_VCONTROL_STATUS_i_0" acronym="ULPI_UTMI_VCONTROL_STATUS_i_0" offset="0x833" width="8" description="Part of non-standard UTMI-to-ULPI mailbox system, implemented if HDL generic VCS_MAILBOX bit is 1 UTMI-standard Vcontrol vector byte is sent by the UTMI controller (other side of TLL) to its PHY (emulated here by the TLL). Alternatively, data can be also written directly into the register. Can contain any user-defined data. Vcontrol bit changes can be used to assert the ULPI ALT interrupt. Lowest VCS_CTRL_WIDTH (HDL generic) bits are implemented, others are always-0, read-only. (UTMI standard is 4-bit).">
    <bitfield id="VC" width="8" begin="7" end="0" resetval="0x00" description="User-defined UTMI Control data byte" range="" rwaccess="RW"/>
  </register>
  <register id="ULPI_UTMI_VCONTROL_STATUS_i_1" acronym="ULPI_UTMI_VCONTROL_STATUS_i_1" offset="0x933" width="8" description="Part of non-standard UTMI-to-ULPI mailbox system, implemented if HDL generic VCS_MAILBOX bit is 1 UTMI-standard Vcontrol vector byte is sent by the UTMI controller (other side of TLL) to its PHY (emulated here by the TLL). Alternatively, data can be also written directly into the register. Can contain any user-defined data. Vcontrol bit changes can be used to assert the ULPI ALT interrupt. Lowest VCS_CTRL_WIDTH (HDL generic) bits are implemented, others are always-0, read-only. (UTMI standard is 4-bit).">
    <bitfield id="VC" width="8" begin="7" end="0" resetval="0x00" description="User-defined UTMI Control data byte" range="" rwaccess="RW"/>
  </register>
  <register id="ULPI_UTMI_VCONTROL_STATUS_i_2" acronym="ULPI_UTMI_VCONTROL_STATUS_i_2" offset="0xA33" width="8" description="Part of non-standard UTMI-to-ULPI mailbox system, implemented if HDL generic VCS_MAILBOX bit is 1 UTMI-standard Vcontrol vector byte is sent by the UTMI controller (other side of TLL) to its PHY (emulated here by the TLL). Alternatively, data can be also written directly into the register. Can contain any user-defined data. Vcontrol bit changes can be used to assert the ULPI ALT interrupt. Lowest VCS_CTRL_WIDTH (HDL generic) bits are implemented, others are always-0, read-only. (UTMI standard is 4-bit).">
    <bitfield id="VC" width="8" begin="7" end="0" resetval="0x00" description="User-defined UTMI Control data byte" range="" rwaccess="RW"/>
  </register>
  <register id="ULPI_UTMI_VCONTROL_LATCH_i_0" acronym="ULPI_UTMI_VCONTROL_LATCH_i_0" offset="0x834" width="8" description="Part of non-standard UTMI-to-ULPI mailbox system, implemented if HDL generic VCS_MAILBOX bit is 1 Set by unmasked changes on the corresponding vcontrol_status bits to generate the ULPI ALT interrupt. Cleared upon read, and when Low Power Mode, Serial Mode or Carkit Mode are entered. Lowest VCS_CTRL_WIDTH (HDL generic) bits are implemented, others are always-0, read-only. (UTMI standard is 4-bit).">
    <bitfield id="VC7_CHANGE" width="1" begin="7" end="7" resetval="0x0" description="Unmasked change on vcontrol_status bit" range="" rwaccess="R"/>
    <bitfield id="VC6_CHANGE" width="1" begin="6" end="6" resetval="0x0" description="Unmasked change on vcontrol_status bit" range="" rwaccess="R"/>
    <bitfield id="VC5_CHANGE" width="1" begin="5" end="5" resetval="0x0" description="Unmasked change on vcontrol_status bit" range="" rwaccess="R"/>
    <bitfield id="VC4_CHANGE" width="1" begin="4" end="4" resetval="0x0" description="Unmasked change on vcontrol_status bit" range="" rwaccess="R"/>
    <bitfield id="VC3_CHANGE" width="1" begin="3" end="3" resetval="0x0" description="Unmasked change on vcontrol_status bit" range="" rwaccess="R"/>
    <bitfield id="VC2_CHANGE" width="1" begin="2" end="2" resetval="0x0" description="Unmasked change on vcontrol_status bit" range="" rwaccess="R"/>
    <bitfield id="VC1_CHANGE" width="1" begin="1" end="1" resetval="0x0" description="Unmasked change on vcontrol_status bit" range="" rwaccess="R"/>
    <bitfield id="VC0_CHANGE" width="1" begin="0" end="0" resetval="0x0" description="Unmasked change on vcontrol_status bit" range="" rwaccess="R"/>
  </register>
  <register id="ULPI_UTMI_VCONTROL_LATCH_i_1" acronym="ULPI_UTMI_VCONTROL_LATCH_i_1" offset="0x934" width="8" description="Part of non-standard UTMI-to-ULPI mailbox system, implemented if HDL generic VCS_MAILBOX bit is 1 Set by unmasked changes on the corresponding vcontrol_status bits to generate the ULPI ALT interrupt. Cleared upon read, and when Low Power Mode, Serial Mode or Carkit Mode are entered. Lowest VCS_CTRL_WIDTH (HDL generic) bits are implemented, others are always-0, read-only. (UTMI standard is 4-bit).">
    <bitfield id="VC7_CHANGE" width="1" begin="7" end="7" resetval="0x0" description="Unmasked change on vcontrol_status bit" range="" rwaccess="R"/>
    <bitfield id="VC6_CHANGE" width="1" begin="6" end="6" resetval="0x0" description="Unmasked change on vcontrol_status bit" range="" rwaccess="R"/>
    <bitfield id="VC5_CHANGE" width="1" begin="5" end="5" resetval="0x0" description="Unmasked change on vcontrol_status bit" range="" rwaccess="R"/>
    <bitfield id="VC4_CHANGE" width="1" begin="4" end="4" resetval="0x0" description="Unmasked change on vcontrol_status bit" range="" rwaccess="R"/>
    <bitfield id="VC3_CHANGE" width="1" begin="3" end="3" resetval="0x0" description="Unmasked change on vcontrol_status bit" range="" rwaccess="R"/>
    <bitfield id="VC2_CHANGE" width="1" begin="2" end="2" resetval="0x0" description="Unmasked change on vcontrol_status bit" range="" rwaccess="R"/>
    <bitfield id="VC1_CHANGE" width="1" begin="1" end="1" resetval="0x0" description="Unmasked change on vcontrol_status bit" range="" rwaccess="R"/>
    <bitfield id="VC0_CHANGE" width="1" begin="0" end="0" resetval="0x0" description="Unmasked change on vcontrol_status bit" range="" rwaccess="R"/>
  </register>
  <register id="ULPI_UTMI_VCONTROL_LATCH_i_2" acronym="ULPI_UTMI_VCONTROL_LATCH_i_2" offset="0xA34" width="8" description="Part of non-standard UTMI-to-ULPI mailbox system, implemented if HDL generic VCS_MAILBOX bit is 1 Set by unmasked changes on the corresponding vcontrol_status bits to generate the ULPI ALT interrupt. Cleared upon read, and when Low Power Mode, Serial Mode or Carkit Mode are entered. Lowest VCS_CTRL_WIDTH (HDL generic) bits are implemented, others are always-0, read-only. (UTMI standard is 4-bit).">
    <bitfield id="VC7_CHANGE" width="1" begin="7" end="7" resetval="0x0" description="Unmasked change on vcontrol_status bit" range="" rwaccess="R"/>
    <bitfield id="VC6_CHANGE" width="1" begin="6" end="6" resetval="0x0" description="Unmasked change on vcontrol_status bit" range="" rwaccess="R"/>
    <bitfield id="VC5_CHANGE" width="1" begin="5" end="5" resetval="0x0" description="Unmasked change on vcontrol_status bit" range="" rwaccess="R"/>
    <bitfield id="VC4_CHANGE" width="1" begin="4" end="4" resetval="0x0" description="Unmasked change on vcontrol_status bit" range="" rwaccess="R"/>
    <bitfield id="VC3_CHANGE" width="1" begin="3" end="3" resetval="0x0" description="Unmasked change on vcontrol_status bit" range="" rwaccess="R"/>
    <bitfield id="VC2_CHANGE" width="1" begin="2" end="2" resetval="0x0" description="Unmasked change on vcontrol_status bit" range="" rwaccess="R"/>
    <bitfield id="VC1_CHANGE" width="1" begin="1" end="1" resetval="0x0" description="Unmasked change on vcontrol_status bit" range="" rwaccess="R"/>
    <bitfield id="VC0_CHANGE" width="1" begin="0" end="0" resetval="0x0" description="Unmasked change on vcontrol_status bit" range="" rwaccess="R"/>
  </register>
  <register id="ULPI_UTMI_VSTATUS_i_0" acronym="ULPI_UTMI_VSTATUS_i_0" offset="0x835" width="8" description="Part of non-standard UTMI-to-ULPI mailbox system, implemented if HDL generic VCS_MAILBOX bit is 1 UTMI-standard Vstatus vector byte is sent by the PHY (emulated here by the TLL) to the UTMI controller (other side of TLL): Information written into this register will go directly to the UTMI controller, and can contain any user-defined data. Read/Write address. Lowest VCS_STAT_WIDTH (HDL generic) bits are implemented, others are always-0, read-only. (UTMI standard is 8-bit).">
    <bitfield id="VS" width="8" begin="7" end="0" resetval="0x00" description="User-defined UTMI Status data byte" range="" rwaccess="RW"/>
  </register>
  <register id="ULPI_UTMI_VSTATUS_i_1" acronym="ULPI_UTMI_VSTATUS_i_1" offset="0x935" width="8" description="Part of non-standard UTMI-to-ULPI mailbox system, implemented if HDL generic VCS_MAILBOX bit is 1 UTMI-standard Vstatus vector byte is sent by the PHY (emulated here by the TLL) to the UTMI controller (other side of TLL): Information written into this register will go directly to the UTMI controller, and can contain any user-defined data. Read/Write address. Lowest VCS_STAT_WIDTH (HDL generic) bits are implemented, others are always-0, read-only. (UTMI standard is 8-bit).">
    <bitfield id="VS" width="8" begin="7" end="0" resetval="0x00" description="User-defined UTMI Status data byte" range="" rwaccess="RW"/>
  </register>
  <register id="ULPI_UTMI_VSTATUS_i_2" acronym="ULPI_UTMI_VSTATUS_i_2" offset="0xA35" width="8" description="Part of non-standard UTMI-to-ULPI mailbox system, implemented if HDL generic VCS_MAILBOX bit is 1 UTMI-standard Vstatus vector byte is sent by the PHY (emulated here by the TLL) to the UTMI controller (other side of TLL): Information written into this register will go directly to the UTMI controller, and can contain any user-defined data. Read/Write address. Lowest VCS_STAT_WIDTH (HDL generic) bits are implemented, others are always-0, read-only. (UTMI standard is 8-bit).">
    <bitfield id="VS" width="8" begin="7" end="0" resetval="0x00" description="User-defined UTMI Status data byte" range="" rwaccess="RW"/>
  </register>
  <register id="ULPI_UTMI_VSTATUS_SET_i_0" acronym="ULPI_UTMI_VSTATUS_SET_i_0" offset="0x836" width="8" description="Part of non-standard UTMI-to-ULPI mailbox system, implemented if HDL generic VCS_MAILBOX bit is 1 UTMI-standard Vstatus vector byte is sent by the PHY (emulated here by the TLL) to the UTMI controller (other side of TLL): Information written into this register will go directly to the UTMI controller, and can contain any user-defined data. Read/set address (write 1 to a bit to set it to 1; writing 0 has no effect on bit value). See fields description at the read/write address of the same register.">
    <bitfield id="VS" width="8" begin="7" end="0" resetval="0x00" description="User-defined UTMI status data byteWrite 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
  </register>
  <register id="ULPI_UTMI_VSTATUS_SET_i_1" acronym="ULPI_UTMI_VSTATUS_SET_i_1" offset="0x936" width="8" description="Part of non-standard UTMI-to-ULPI mailbox system, implemented if HDL generic VCS_MAILBOX bit is 1 UTMI-standard Vstatus vector byte is sent by the PHY (emulated here by the TLL) to the UTMI controller (other side of TLL): Information written into this register will go directly to the UTMI controller, and can contain any user-defined data. Read/set address (write 1 to a bit to set it to 1; writing 0 has no effect on bit value). See fields description at the read/write address of the same register.">
    <bitfield id="VS" width="8" begin="7" end="0" resetval="0x00" description="User-defined UTMI status data byteWrite 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
  </register>
  <register id="ULPI_UTMI_VSTATUS_SET_i_2" acronym="ULPI_UTMI_VSTATUS_SET_i_2" offset="0xA36" width="8" description="Part of non-standard UTMI-to-ULPI mailbox system, implemented if HDL generic VCS_MAILBOX bit is 1 UTMI-standard Vstatus vector byte is sent by the PHY (emulated here by the TLL) to the UTMI controller (other side of TLL): Information written into this register will go directly to the UTMI controller, and can contain any user-defined data. Read/set address (write 1 to a bit to set it to 1; writing 0 has no effect on bit value). See fields description at the read/write address of the same register.">
    <bitfield id="VS" width="8" begin="7" end="0" resetval="0x00" description="User-defined UTMI status data byteWrite 0x0: No effect on bit value Write 0x1: Set the bit to 1." range="" rwaccess="RW"/>
  </register>
  <register id="ULPI_UTMI_VSTATUS_CLR_i_0" acronym="ULPI_UTMI_VSTATUS_CLR_i_0" offset="0x837" width="8" description="Part of non-standard UTMI-to-ULPI mailbox system, implemented if HDL generic VCS_MAILBOX bit is 1 UTMI-standard Vstatus vector byte is sent by the PHY (emulated here by the TLL) to the UTMI controller (other side of TLL): Information written into this register will go directly to the UTMI controller, and can contain any user-defined data. Read/clear address (write 1 to a bit to clear it to 0, writing 0 has no effect on bit value). See fields description at the read/write address of the same register.">
    <bitfield id="VS" width="8" begin="7" end="0" resetval="0x00" description="User-defined UTMI status data byteWrite 0x0: No effect on bit value Write 0x1: Clear the bit to 0" range="" rwaccess="RW"/>
  </register>
  <register id="ULPI_UTMI_VSTATUS_CLR_i_1" acronym="ULPI_UTMI_VSTATUS_CLR_i_1" offset="0x937" width="8" description="Part of non-standard UTMI-to-ULPI mailbox system, implemented if HDL generic VCS_MAILBOX bit is 1 UTMI-standard Vstatus vector byte is sent by the PHY (emulated here by the TLL) to the UTMI controller (other side of TLL): Information written into this register will go directly to the UTMI controller, and can contain any user-defined data. Read/clear address (write 1 to a bit to clear it to 0, writing 0 has no effect on bit value). See fields description at the read/write address of the same register.">
    <bitfield id="VS" width="8" begin="7" end="0" resetval="0x00" description="User-defined UTMI status data byteWrite 0x0: No effect on bit value Write 0x1: Clear the bit to 0" range="" rwaccess="RW"/>
  </register>
  <register id="ULPI_UTMI_VSTATUS_CLR_i_2" acronym="ULPI_UTMI_VSTATUS_CLR_i_2" offset="0xA37" width="8" description="Part of non-standard UTMI-to-ULPI mailbox system, implemented if HDL generic VCS_MAILBOX bit is 1 UTMI-standard Vstatus vector byte is sent by the PHY (emulated here by the TLL) to the UTMI controller (other side of TLL): Information written into this register will go directly to the UTMI controller, and can contain any user-defined data. Read/clear address (write 1 to a bit to clear it to 0, writing 0 has no effect on bit value). See fields description at the read/write address of the same register.">
    <bitfield id="VS" width="8" begin="7" end="0" resetval="0x00" description="User-defined UTMI status data byteWrite 0x0: No effect on bit value Write 0x1: Clear the bit to 0" range="" rwaccess="RW"/>
  </register>
  <register id="ULPI_USB_INT_LATCH_NOCLR_i_0" acronym="ULPI_USB_INT_LATCH_NOCLR_i_0" offset="0x838" width="8" description="Set by unmasked changes on the corresponding status bits to generate the ULPI interrupt. Debug, non-standard address to the standard register: Register is not cleared on read. See fields description at the 'clear-on-read' address of the same register.">
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IDGND_LATCH" width="1" begin="4" end="4" resetval="0x0" description="Set to 1 by the PHY when an unmasked event occurs on IdGnd." range="" rwaccess="R"/>
    <bitfield id="SESSEND_LATCH" width="1" begin="3" end="3" resetval="0x0" description="Set to 1 by the PHY when an unmasked event occurs on SessEnd." range="" rwaccess="R"/>
    <bitfield id="SESSVALID_LATCH" width="1" begin="2" end="2" resetval="0x0" description="Set to 1 by the PHY when an unmasked event occurs on SessValid. SessValid is the same as UTMI+ AValid." range="" rwaccess="R"/>
    <bitfield id="VBUSVALID_LATCH" width="1" begin="1" end="1" resetval="0x0" description="Set to 1 by the PHY when an unmasked event occurs on VbusValid." range="" rwaccess="R"/>
    <bitfield id="HOSTDISCONNECT_LATCH" width="1" begin="0" end="0" resetval="0x0" description="Set to 1 by the PHY when an unmasked event occurs on Hostdisconnect. Applicable only in host mode." range="" rwaccess="R"/>
  </register>
  <register id="ULPI_USB_INT_LATCH_NOCLR_i_1" acronym="ULPI_USB_INT_LATCH_NOCLR_i_1" offset="0x938" width="8" description="Set by unmasked changes on the corresponding status bits to generate the ULPI interrupt. Debug, non-standard address to the standard register: Register is not cleared on read. See fields description at the 'clear-on-read' address of the same register.">
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IDGND_LATCH" width="1" begin="4" end="4" resetval="0x0" description="Set to 1 by the PHY when an unmasked event occurs on IdGnd." range="" rwaccess="R"/>
    <bitfield id="SESSEND_LATCH" width="1" begin="3" end="3" resetval="0x0" description="Set to 1 by the PHY when an unmasked event occurs on SessEnd." range="" rwaccess="R"/>
    <bitfield id="SESSVALID_LATCH" width="1" begin="2" end="2" resetval="0x0" description="Set to 1 by the PHY when an unmasked event occurs on SessValid. SessValid is the same as UTMI+ AValid." range="" rwaccess="R"/>
    <bitfield id="VBUSVALID_LATCH" width="1" begin="1" end="1" resetval="0x0" description="Set to 1 by the PHY when an unmasked event occurs on VbusValid." range="" rwaccess="R"/>
    <bitfield id="HOSTDISCONNECT_LATCH" width="1" begin="0" end="0" resetval="0x0" description="Set to 1 by the PHY when an unmasked event occurs on Hostdisconnect. Applicable only in host mode." range="" rwaccess="R"/>
  </register>
  <register id="ULPI_USB_INT_LATCH_NOCLR_i_2" acronym="ULPI_USB_INT_LATCH_NOCLR_i_2" offset="0xA38" width="8" description="Set by unmasked changes on the corresponding status bits to generate the ULPI interrupt. Debug, non-standard address to the standard register: Register is not cleared on read. See fields description at the 'clear-on-read' address of the same register.">
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IDGND_LATCH" width="1" begin="4" end="4" resetval="0x0" description="Set to 1 by the PHY when an unmasked event occurs on IdGnd." range="" rwaccess="R"/>
    <bitfield id="SESSEND_LATCH" width="1" begin="3" end="3" resetval="0x0" description="Set to 1 by the PHY when an unmasked event occurs on SessEnd." range="" rwaccess="R"/>
    <bitfield id="SESSVALID_LATCH" width="1" begin="2" end="2" resetval="0x0" description="Set to 1 by the PHY when an unmasked event occurs on SessValid. SessValid is the same as UTMI+ AValid." range="" rwaccess="R"/>
    <bitfield id="VBUSVALID_LATCH" width="1" begin="1" end="1" resetval="0x0" description="Set to 1 by the PHY when an unmasked event occurs on VbusValid." range="" rwaccess="R"/>
    <bitfield id="HOSTDISCONNECT_LATCH" width="1" begin="0" end="0" resetval="0x0" description="Set to 1 by the PHY when an unmasked event occurs on Hostdisconnect. Applicable only in host mode." range="" rwaccess="R"/>
  </register>
  <register id="ULPI_VENDOR_INT_EN_i_0" acronym="ULPI_VENDOR_INT_EN_i_0" offset="0x83B" width="8" description="Vendor-specific interrupt enables (mask) for miscellaneous ULPI alt_int events. Read/Write address.">
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="P2P_EN" width="1" begin="0" end="0" resetval="0x0" description="Enable PHY-to-PHY ULPI wakeup upon inactive UTMI suspendm." range="" rwaccess="RW">
      <bitenum value="0" token="P2P_EN_0" description="PHY-to-PHY wakeup enabled"/>
      <bitenum value="1" token="P2P_EN_1" description="PHY-to-PHY wakeup enabled"/>
    </bitfield>
  </register>
  <register id="ULPI_VENDOR_INT_EN_i_1" acronym="ULPI_VENDOR_INT_EN_i_1" offset="0x93B" width="8" description="Vendor-specific interrupt enables (mask) for miscellaneous ULPI alt_int events. Read/Write address.">
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="P2P_EN" width="1" begin="0" end="0" resetval="0x0" description="Enable PHY-to-PHY ULPI wakeup upon inactive UTMI suspendm." range="" rwaccess="RW">
      <bitenum value="0" token="P2P_EN_0" description="PHY-to-PHY wakeup enabled"/>
      <bitenum value="1" token="P2P_EN_1" description="PHY-to-PHY wakeup enabled"/>
    </bitfield>
  </register>
  <register id="ULPI_VENDOR_INT_EN_i_2" acronym="ULPI_VENDOR_INT_EN_i_2" offset="0xA3B" width="8" description="Vendor-specific interrupt enables (mask) for miscellaneous ULPI alt_int events. Read/Write address.">
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="P2P_EN" width="1" begin="0" end="0" resetval="0x0" description="Enable PHY-to-PHY ULPI wakeup upon inactive UTMI suspendm." range="" rwaccess="RW">
      <bitenum value="0" token="P2P_EN_0" description="PHY-to-PHY wakeup enabled"/>
      <bitenum value="1" token="P2P_EN_1" description="PHY-to-PHY wakeup enabled"/>
    </bitfield>
  </register>
  <register id="ULPI_VENDOR_INT_EN_SET_i_0" acronym="ULPI_VENDOR_INT_EN_SET_i_0" offset="0x83C" width="8" description="Vendor-specific interrupt enable bit (mask) for miscellaneous ULPI alt_int events. Read/set address (write 1 to a bit to set it to 1; writing 0 has no effect on bit value). See fields description at the read/write address of the same register.">
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="P2P_EN" width="1" begin="0" end="0" resetval="0x0" description="Enable PHY-to-PHY ULPI wakeup upon inactive UTMI suspendm." range="" rwaccess="RW">
      <bitenum value="0" token="P2P_EN_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="P2P_EN_1_w" description="Set the bit to 1."/>
    </bitfield>
  </register>
  <register id="ULPI_VENDOR_INT_EN_SET_i_1" acronym="ULPI_VENDOR_INT_EN_SET_i_1" offset="0x93C" width="8" description="Vendor-specific interrupt enable bit (mask) for miscellaneous ULPI alt_int events. Read/set address (write 1 to a bit to set it to 1; writing 0 has no effect on bit value). See fields description at the read/write address of the same register.">
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="P2P_EN" width="1" begin="0" end="0" resetval="0x0" description="Enable PHY-to-PHY ULPI wakeup upon inactive UTMI suspendm." range="" rwaccess="RW">
      <bitenum value="0" token="P2P_EN_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="P2P_EN_1_w" description="Set the bit to 1."/>
    </bitfield>
  </register>
  <register id="ULPI_VENDOR_INT_EN_SET_i_2" acronym="ULPI_VENDOR_INT_EN_SET_i_2" offset="0xA3C" width="8" description="Vendor-specific interrupt enable bit (mask) for miscellaneous ULPI alt_int events. Read/set address (write 1 to a bit to set it to 1; writing 0 has no effect on bit value). See fields description at the read/write address of the same register.">
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="P2P_EN" width="1" begin="0" end="0" resetval="0x0" description="Enable PHY-to-PHY ULPI wakeup upon inactive UTMI suspendm." range="" rwaccess="RW">
      <bitenum value="0" token="P2P_EN_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="P2P_EN_1_w" description="Set the bit to 1."/>
    </bitfield>
  </register>
  <register id="ULPI_VENDOR_INT_EN_CLR_i_0" acronym="ULPI_VENDOR_INT_EN_CLR_i_0" offset="0x83D" width="8" description="Vendor-specific interrupt enables (mask) for miscellaneous ULPI alt_int events. Read/clear address (write 1 to a bit to clear it to 0, writing 0 has no effect on bit value). See fields description at the read/write address of the same register.">
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="P2P_EN" width="1" begin="0" end="0" resetval="0x0" description="Enable PHY-to-PHY ULPI wakeup upon inactive UTMI suspendm." range="" rwaccess="RW">
      <bitenum value="0" token="P2P_EN_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="P2P_EN_1_w" description="Clear the bit to 0"/>
    </bitfield>
  </register>
  <register id="ULPI_VENDOR_INT_EN_CLR_i_1" acronym="ULPI_VENDOR_INT_EN_CLR_i_1" offset="0x93D" width="8" description="Vendor-specific interrupt enables (mask) for miscellaneous ULPI alt_int events. Read/clear address (write 1 to a bit to clear it to 0, writing 0 has no effect on bit value). See fields description at the read/write address of the same register.">
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="P2P_EN" width="1" begin="0" end="0" resetval="0x0" description="Enable PHY-to-PHY ULPI wakeup upon inactive UTMI suspendm." range="" rwaccess="RW">
      <bitenum value="0" token="P2P_EN_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="P2P_EN_1_w" description="Clear the bit to 0"/>
    </bitfield>
  </register>
  <register id="ULPI_VENDOR_INT_EN_CLR_i_2" acronym="ULPI_VENDOR_INT_EN_CLR_i_2" offset="0xA3D" width="8" description="Vendor-specific interrupt enables (mask) for miscellaneous ULPI alt_int events. Read/clear address (write 1 to a bit to clear it to 0, writing 0 has no effect on bit value). See fields description at the read/write address of the same register.">
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="P2P_EN" width="1" begin="0" end="0" resetval="0x0" description="Enable PHY-to-PHY ULPI wakeup upon inactive UTMI suspendm." range="" rwaccess="RW">
      <bitenum value="0" token="P2P_EN_0_w" description="No effect on bit value"/>
      <bitenum value="1" token="P2P_EN_1_w" description="Clear the bit to 0"/>
    </bitfield>
  </register>
  <register id="ULPI_VENDOR_INT_STATUS_i_0" acronym="ULPI_VENDOR_INT_STATUS_i_0" offset="0x83E" width="8" description="Vendor-specific interrupt sources for miscellaneous ULPI alt_int events.">
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="UTMI_SUSPENDM" width="1" begin="0" end="0" resetval="0x1" description="UTMI suspendm status (active-low), source of TLL PHY-to-PHY wakeup interrupt." range="" rwaccess="R">
      <bitenum value="0" token="UTMI_SUSPENDM_0" description="UTMI interface is suspended"/>
      <bitenum value="1" token="UTMI_SUSPENDM_1" description="UTMI interface is active (not suspended)"/>
    </bitfield>
  </register>
  <register id="ULPI_VENDOR_INT_STATUS_i_1" acronym="ULPI_VENDOR_INT_STATUS_i_1" offset="0x93E" width="8" description="Vendor-specific interrupt sources for miscellaneous ULPI alt_int events.">
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="UTMI_SUSPENDM" width="1" begin="0" end="0" resetval="0x1" description="UTMI suspendm status (active-low), source of TLL PHY-to-PHY wakeup interrupt." range="" rwaccess="R">
      <bitenum value="0" token="UTMI_SUSPENDM_0" description="UTMI interface is suspended"/>
      <bitenum value="1" token="UTMI_SUSPENDM_1" description="UTMI interface is active (not suspended)"/>
    </bitfield>
  </register>
  <register id="ULPI_VENDOR_INT_STATUS_i_2" acronym="ULPI_VENDOR_INT_STATUS_i_2" offset="0xA3E" width="8" description="Vendor-specific interrupt sources for miscellaneous ULPI alt_int events.">
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="UTMI_SUSPENDM" width="1" begin="0" end="0" resetval="0x1" description="UTMI suspendm status (active-low), source of TLL PHY-to-PHY wakeup interrupt." range="" rwaccess="R">
      <bitenum value="0" token="UTMI_SUSPENDM_0" description="UTMI interface is suspended"/>
      <bitenum value="1" token="UTMI_SUSPENDM_1" description="UTMI interface is active (not suspended)"/>
    </bitfield>
  </register>
  <register id="ULPI_VENDOR_INT_LATCH_i_0" acronym="ULPI_VENDOR_INT_LATCH_i_0" offset="0x83F" width="8" description="Vendor-specific interrupt latches for miscellaneous ULPI alt_int events. Cleared upon read, and when Low Power Mode, Serial Mode or Carkit Mode are entered.">
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="P2P_LATCH" width="1" begin="0" end="0" resetval="0x0" description="PHY-to-PHY ULPI wakeup event latch. Set when ULPI is in low-power mode (suspendm = 0) and UTMI is active (suspendm = 1)." range="" rwaccess="R">
      <bitenum value="0" token="P2P_LATCH_0" description="No PHY-to-PHY wakeup event latched"/>
      <bitenum value="1" token="P2P_LATCH_1" description="PHY-to-PHY wakeup event was latched, ALT interrupt active"/>
    </bitfield>
  </register>
  <register id="ULPI_VENDOR_INT_LATCH_i_1" acronym="ULPI_VENDOR_INT_LATCH_i_1" offset="0x93F" width="8" description="Vendor-specific interrupt latches for miscellaneous ULPI alt_int events. Cleared upon read, and when Low Power Mode, Serial Mode or Carkit Mode are entered.">
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="P2P_LATCH" width="1" begin="0" end="0" resetval="0x0" description="PHY-to-PHY ULPI wakeup event latch. Set when ULPI is in low-power mode (suspendm = 0) and UTMI is active (suspendm = 1)." range="" rwaccess="R">
      <bitenum value="0" token="P2P_LATCH_0" description="No PHY-to-PHY wakeup event latched"/>
      <bitenum value="1" token="P2P_LATCH_1" description="PHY-to-PHY wakeup event was latched, ALT interrupt active"/>
    </bitfield>
  </register>
  <register id="ULPI_VENDOR_INT_LATCH_i_2" acronym="ULPI_VENDOR_INT_LATCH_i_2" offset="0xA3F" width="8" description="Vendor-specific interrupt latches for miscellaneous ULPI alt_int events. Cleared upon read, and when Low Power Mode, Serial Mode or Carkit Mode are entered.">
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x00" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="P2P_LATCH" width="1" begin="0" end="0" resetval="0x0" description="PHY-to-PHY ULPI wakeup event latch. Set when ULPI is in low-power mode (suspendm = 0) and UTMI is active (suspendm = 1)." range="" rwaccess="R">
      <bitenum value="0" token="P2P_LATCH_0" description="No PHY-to-PHY wakeup event latched"/>
      <bitenum value="1" token="P2P_LATCH_1" description="PHY-to-PHY wakeup event was latched, ALT interrupt active"/>
    </bitfield>
  </register>
</module>
