# Generated by Yosys 0.38+46 (git sha1 UNKNOWN, gcc 11.4.0-1ubuntu1~22.04 -fPIC -Os)

.model picorv32
.inputs clk resetn mem_ready mem_rdata[0] mem_rdata[1] mem_rdata[2] mem_rdata[3] mem_rdata[4] mem_rdata[5] mem_rdata[6] mem_rdata[7] mem_rdata[8] mem_rdata[9] mem_rdata[10] mem_rdata[11] mem_rdata[12] mem_rdata[13] mem_rdata[14] mem_rdata[15] mem_rdata[16] mem_rdata[17] mem_rdata[18] mem_rdata[19] mem_rdata[20] mem_rdata[21] mem_rdata[22] mem_rdata[23] mem_rdata[24] mem_rdata[25] mem_rdata[26] mem_rdata[27] mem_rdata[28] mem_rdata[29] mem_rdata[30] mem_rdata[31] pcpi_wr pcpi_rd[0] pcpi_rd[1] pcpi_rd[2] pcpi_rd[3] pcpi_rd[4] pcpi_rd[5] pcpi_rd[6] pcpi_rd[7] pcpi_rd[8] pcpi_rd[9] pcpi_rd[10] pcpi_rd[11] pcpi_rd[12] pcpi_rd[13] pcpi_rd[14] pcpi_rd[15] pcpi_rd[16] pcpi_rd[17] pcpi_rd[18] pcpi_rd[19] pcpi_rd[20] pcpi_rd[21] pcpi_rd[22] pcpi_rd[23] pcpi_rd[24] pcpi_rd[25] pcpi_rd[26] pcpi_rd[27] pcpi_rd[28] pcpi_rd[29] pcpi_rd[30] pcpi_rd[31] pcpi_wait pcpi_ready irq[0] irq[1] irq[2] irq[3] irq[4] irq[5] irq[6] irq[7] irq[8] irq[9] irq[10] irq[11] irq[12] irq[13] irq[14] irq[15] irq[16] irq[17] irq[18] irq[19] irq[20] irq[21] irq[22] irq[23] irq[24] irq[25] irq[26] irq[27] irq[28] irq[29] irq[30] irq[31]
.outputs trap mem_valid mem_instr mem_addr[0] mem_addr[1] mem_addr[2] mem_addr[3] mem_addr[4] mem_addr[5] mem_addr[6] mem_addr[7] mem_addr[8] mem_addr[9] mem_addr[10] mem_addr[11] mem_addr[12] mem_addr[13] mem_addr[14] mem_addr[15] mem_addr[16] mem_addr[17] mem_addr[18] mem_addr[19] mem_addr[20] mem_addr[21] mem_addr[22] mem_addr[23] mem_addr[24] mem_addr[25] mem_addr[26] mem_addr[27] mem_addr[28] mem_addr[29] mem_addr[30] mem_addr[31] mem_wdata[0] mem_wdata[1] mem_wdata[2] mem_wdata[3] mem_wdata[4] mem_wdata[5] mem_wdata[6] mem_wdata[7] mem_wdata[8] mem_wdata[9] mem_wdata[10] mem_wdata[11] mem_wdata[12] mem_wdata[13] mem_wdata[14] mem_wdata[15] mem_wdata[16] mem_wdata[17] mem_wdata[18] mem_wdata[19] mem_wdata[20] mem_wdata[21] mem_wdata[22] mem_wdata[23] mem_wdata[24] mem_wdata[25] mem_wdata[26] mem_wdata[27] mem_wdata[28] mem_wdata[29] mem_wdata[30] mem_wdata[31] mem_wstrb[0] mem_wstrb[1] mem_wstrb[2] mem_wstrb[3] mem_la_read mem_la_write mem_la_addr[0] mem_la_addr[1] mem_la_addr[2] mem_la_addr[3] mem_la_addr[4] mem_la_addr[5] mem_la_addr[6] mem_la_addr[7] mem_la_addr[8] mem_la_addr[9] mem_la_addr[10] mem_la_addr[11] mem_la_addr[12] mem_la_addr[13] mem_la_addr[14] mem_la_addr[15] mem_la_addr[16] mem_la_addr[17] mem_la_addr[18] mem_la_addr[19] mem_la_addr[20] mem_la_addr[21] mem_la_addr[22] mem_la_addr[23] mem_la_addr[24] mem_la_addr[25] mem_la_addr[26] mem_la_addr[27] mem_la_addr[28] mem_la_addr[29] mem_la_addr[30] mem_la_addr[31] mem_la_wdata[0] mem_la_wdata[1] mem_la_wdata[2] mem_la_wdata[3] mem_la_wdata[4] mem_la_wdata[5] mem_la_wdata[6] mem_la_wdata[7] mem_la_wdata[8] mem_la_wdata[9] mem_la_wdata[10] mem_la_wdata[11] mem_la_wdata[12] mem_la_wdata[13] mem_la_wdata[14] mem_la_wdata[15] mem_la_wdata[16] mem_la_wdata[17] mem_la_wdata[18] mem_la_wdata[19] mem_la_wdata[20] mem_la_wdata[21] mem_la_wdata[22] mem_la_wdata[23] mem_la_wdata[24] mem_la_wdata[25] mem_la_wdata[26] mem_la_wdata[27] mem_la_wdata[28] mem_la_wdata[29] mem_la_wdata[30] mem_la_wdata[31] mem_la_wstrb[0] mem_la_wstrb[1] mem_la_wstrb[2] mem_la_wstrb[3] pcpi_valid pcpi_insn[0] pcpi_insn[1] pcpi_insn[2] pcpi_insn[3] pcpi_insn[4] pcpi_insn[5] pcpi_insn[6] pcpi_insn[7] pcpi_insn[8] pcpi_insn[9] pcpi_insn[10] pcpi_insn[11] pcpi_insn[12] pcpi_insn[13] pcpi_insn[14] pcpi_insn[15] pcpi_insn[16] pcpi_insn[17] pcpi_insn[18] pcpi_insn[19] pcpi_insn[20] pcpi_insn[21] pcpi_insn[22] pcpi_insn[23] pcpi_insn[24] pcpi_insn[25] pcpi_insn[26] pcpi_insn[27] pcpi_insn[28] pcpi_insn[29] pcpi_insn[30] pcpi_insn[31] pcpi_rs1[0] pcpi_rs1[1] pcpi_rs1[2] pcpi_rs1[3] pcpi_rs1[4] pcpi_rs1[5] pcpi_rs1[6] pcpi_rs1[7] pcpi_rs1[8] pcpi_rs1[9] pcpi_rs1[10] pcpi_rs1[11] pcpi_rs1[12] pcpi_rs1[13] pcpi_rs1[14] pcpi_rs1[15] pcpi_rs1[16] pcpi_rs1[17] pcpi_rs1[18] pcpi_rs1[19] pcpi_rs1[20] pcpi_rs1[21] pcpi_rs1[22] pcpi_rs1[23] pcpi_rs1[24] pcpi_rs1[25] pcpi_rs1[26] pcpi_rs1[27] pcpi_rs1[28] pcpi_rs1[29] pcpi_rs1[30] pcpi_rs1[31] pcpi_rs2[0] pcpi_rs2[1] pcpi_rs2[2] pcpi_rs2[3] pcpi_rs2[4] pcpi_rs2[5] pcpi_rs2[6] pcpi_rs2[7] pcpi_rs2[8] pcpi_rs2[9] pcpi_rs2[10] pcpi_rs2[11] pcpi_rs2[12] pcpi_rs2[13] pcpi_rs2[14] pcpi_rs2[15] pcpi_rs2[16] pcpi_rs2[17] pcpi_rs2[18] pcpi_rs2[19] pcpi_rs2[20] pcpi_rs2[21] pcpi_rs2[22] pcpi_rs2[23] pcpi_rs2[24] pcpi_rs2[25] pcpi_rs2[26] pcpi_rs2[27] pcpi_rs2[28] pcpi_rs2[29] pcpi_rs2[30] pcpi_rs2[31] eoi[0] eoi[1] eoi[2] eoi[3] eoi[4] eoi[5] eoi[6] eoi[7] eoi[8] eoi[9] eoi[10] eoi[11] eoi[12] eoi[13] eoi[14] eoi[15] eoi[16] eoi[17] eoi[18] eoi[19] eoi[20] eoi[21] eoi[22] eoi[23] eoi[24] eoi[25] eoi[26] eoi[27] eoi[28] eoi[29] eoi[30] eoi[31] trace_valid trace_data[0] trace_data[1] trace_data[2] trace_data[3] trace_data[4] trace_data[5] trace_data[6] trace_data[7] trace_data[8] trace_data[9] trace_data[10] trace_data[11] trace_data[12] trace_data[13] trace_data[14] trace_data[15] trace_data[16] trace_data[17] trace_data[18] trace_data[19] trace_data[20] trace_data[21] trace_data[22] trace_data[23] trace_data[24] trace_data[25] trace_data[26] trace_data[27] trace_data[28] trace_data[29] trace_data[30] trace_data[31] trace_data[32] trace_data[33] trace_data[34] trace_data[35]
.names $false
.names $true
1
.names $undef
.names mem_wordsize[0] mem_wordsize[1] pcpi_rs2[30] mem_la_wdata[6] pcpi_rs2[14] mem_la_wdata[30]
00100 1
00101 1
00110 1
00111 1
01010 1
01011 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n1410 mem_la_wdata[30] mem_wdata[30] $abc$16053$auto$rtlil.cc:2693:MuxGate$14337
001 1
011 1
110 1
111 1
.names mem_la_write trap $abc$16053$new_n1410
10 1
.names resetn mem_do_wdata mem_state[1] mem_state[0] mem_la_write
1100 1
.names mem_wordsize[0] mem_wordsize[1] pcpi_rs2[29] mem_la_wdata[5] pcpi_rs2[13] mem_la_wdata[29]
00100 1
00101 1
00110 1
00111 1
01010 1
01011 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n1410 mem_la_wdata[29] mem_wdata[29] $abc$16053$auto$rtlil.cc:2693:MuxGate$14339
001 1
011 1
110 1
111 1
.names mem_wordsize[0] mem_wordsize[1] pcpi_rs2[28] mem_la_wdata[4] pcpi_rs2[12] mem_la_wdata[28]
00100 1
00101 1
00110 1
00111 1
01010 1
01011 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n1410 mem_la_wdata[28] mem_wdata[28] $abc$16053$auto$rtlil.cc:2693:MuxGate$14341
001 1
011 1
110 1
111 1
.names mem_wordsize[0] mem_wordsize[1] pcpi_rs2[27] mem_la_wdata[3] pcpi_rs2[11] mem_la_wdata[27]
00100 1
00101 1
00110 1
00111 1
01010 1
01011 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n1410 mem_la_wdata[27] mem_wdata[27] $abc$16053$auto$rtlil.cc:2693:MuxGate$14343
001 1
011 1
110 1
111 1
.names mem_wordsize[0] mem_wordsize[1] pcpi_rs2[26] mem_la_wdata[2] pcpi_rs2[10] mem_la_wdata[26]
00100 1
00101 1
00110 1
00111 1
01010 1
01011 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n1410 mem_la_wdata[26] mem_wdata[26] $abc$16053$auto$rtlil.cc:2693:MuxGate$14345
001 1
011 1
110 1
111 1
.names mem_wordsize[0] mem_wordsize[1] pcpi_rs2[25] mem_la_wdata[1] pcpi_rs2[9] mem_la_wdata[25]
00100 1
00101 1
00110 1
00111 1
01010 1
01011 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n1410 mem_la_wdata[25] mem_wdata[25] $abc$16053$auto$rtlil.cc:2693:MuxGate$14347
001 1
011 1
110 1
111 1
.names mem_wordsize[0] mem_wordsize[1] pcpi_rs2[24] mem_la_wdata[0] pcpi_rs2[8] mem_la_wdata[24]
00100 1
00101 1
00110 1
00111 1
01010 1
01011 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n1410 mem_la_wdata[24] mem_wdata[24] $abc$16053$auto$rtlil.cc:2693:MuxGate$14349
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1425 pcpi_rs2[23] mem_la_wdata[7] mem_la_wdata[23]
001 1
011 1
110 1
111 1
.names mem_wordsize[0] mem_wordsize[1] $abc$16053$new_n1425
00 1
11 1
.names $abc$16053$new_n1410 mem_la_wdata[23] mem_wdata[23] $abc$16053$auto$rtlil.cc:2693:MuxGate$14351
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1425 pcpi_rs2[22] mem_la_wdata[6] mem_la_wdata[22]
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1410 mem_la_wdata[22] mem_wdata[22] $abc$16053$auto$rtlil.cc:2693:MuxGate$14353
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1425 pcpi_rs2[21] mem_la_wdata[5] mem_la_wdata[21]
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1410 mem_la_wdata[21] mem_wdata[21] $abc$16053$auto$rtlil.cc:2693:MuxGate$14355
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1425 pcpi_rs2[20] mem_la_wdata[4] mem_la_wdata[20]
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1410 mem_la_wdata[20] mem_wdata[20] $abc$16053$auto$rtlil.cc:2693:MuxGate$14357
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1425 pcpi_rs2[19] mem_la_wdata[3] mem_la_wdata[19]
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1410 mem_la_wdata[19] mem_wdata[19] $abc$16053$auto$rtlil.cc:2693:MuxGate$14359
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1425 pcpi_rs2[18] mem_la_wdata[2] mem_la_wdata[18]
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1410 mem_la_wdata[18] mem_wdata[18] $abc$16053$auto$rtlil.cc:2693:MuxGate$14361
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1425 pcpi_rs2[17] mem_la_wdata[1] mem_la_wdata[17]
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1410 mem_la_wdata[17] mem_wdata[17] $abc$16053$auto$rtlil.cc:2693:MuxGate$14363
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1425 pcpi_rs2[16] mem_la_wdata[0] mem_la_wdata[16]
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1410 mem_la_wdata[16] mem_wdata[16] $abc$16053$auto$rtlil.cc:2693:MuxGate$14365
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1442 mem_la_wdata[7] pcpi_rs2[15] mem_la_wdata[15]
001 1
011 1
110 1
111 1
.names mem_wordsize[1] mem_wordsize[0] $abc$16053$new_n1442
10 1
.names $abc$16053$new_n1410 mem_la_wdata[15] mem_wdata[15] $abc$16053$auto$rtlil.cc:2693:MuxGate$14367
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1442 mem_la_wdata[6] pcpi_rs2[14] mem_la_wdata[14]
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1410 mem_la_wdata[14] mem_wdata[14] $abc$16053$auto$rtlil.cc:2693:MuxGate$14369
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1442 mem_la_wdata[5] pcpi_rs2[13] mem_la_wdata[13]
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1410 mem_la_wdata[13] mem_wdata[13] $abc$16053$auto$rtlil.cc:2693:MuxGate$14371
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1442 mem_la_wdata[4] pcpi_rs2[12] mem_la_wdata[12]
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1410 mem_la_wdata[12] mem_wdata[12] $abc$16053$auto$rtlil.cc:2693:MuxGate$14373
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1442 mem_la_wdata[3] pcpi_rs2[11] mem_la_wdata[11]
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1410 mem_la_wdata[11] mem_wdata[11] $abc$16053$auto$rtlil.cc:2693:MuxGate$14375
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1442 mem_la_wdata[2] pcpi_rs2[10] mem_la_wdata[10]
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1410 mem_la_wdata[10] mem_wdata[10] $abc$16053$auto$rtlil.cc:2693:MuxGate$14377
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1442 mem_la_wdata[1] pcpi_rs2[9] mem_la_wdata[9]
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1410 mem_la_wdata[9] mem_wdata[9] $abc$16053$auto$rtlil.cc:2693:MuxGate$14379
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1442 mem_la_wdata[0] pcpi_rs2[8] mem_la_wdata[8]
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1410 mem_la_wdata[8] mem_wdata[8] $abc$16053$auto$rtlil.cc:2693:MuxGate$14381
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1410 mem_la_wdata[7] mem_wdata[7] $abc$16053$auto$rtlil.cc:2693:MuxGate$14383
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1410 mem_la_wdata[6] mem_wdata[6] $abc$16053$auto$rtlil.cc:2693:MuxGate$14385
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1410 mem_la_wdata[5] mem_wdata[5] $abc$16053$auto$rtlil.cc:2693:MuxGate$14387
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1410 mem_la_wdata[4] mem_wdata[4] $abc$16053$auto$rtlil.cc:2693:MuxGate$14389
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1410 mem_la_wdata[3] mem_wdata[3] $abc$16053$auto$rtlil.cc:2693:MuxGate$14391
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1410 mem_la_wdata[2] mem_wdata[2] $abc$16053$auto$rtlil.cc:2693:MuxGate$14393
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1410 mem_la_wdata[1] mem_wdata[1] $abc$16053$auto$rtlil.cc:2693:MuxGate$14395
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1410 mem_la_wdata[0] mem_wdata[0] $abc$16053$auto$rtlil.cc:2693:MuxGate$14397
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1475 $abc$16053$new_n1467 mem_state[0] mem_do_wdata $abc$16053$auto$rtlil.cc:2693:MuxGate$14401
0010 1
0011 1
1010 1
1011 1
1100 1
1110 1
1111 1
.names $abc$16053$new_n1468 trap resetn $abc$16053$new_n1474 mem_do_rinst $abc$16053$new_n1467
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00111 1
01000 1
01001 1
01010 1
01011 1
.names $abc$16053$new_n1473 $abc$16053$new_n1471 $abc$16053$new_n1469 $abc$16053$new_n1468
110 1
.names mem_state[1] mem_state[0] $abc$16053$new_n1470 mem_do_rdata $abc$16053$new_n1469
0000 1
0001 1
0011 1
.names mem_do_rinst mem_do_prefetch $abc$16053$new_n1470
00 1
.names mem_state[1] mem_state[0] $abc$16053$new_n1472 mem_do_wdata $abc$16053$new_n1471
0000 1
0010 1
0100 1
0101 1
1000 1
1001 1
.names mem_ready mem_valid $abc$16053$new_n1472
11 1
.names resetn trap $abc$16053$new_n1473
10 1
.names mem_state[1] mem_state[0] $abc$16053$new_n1474
11 1
.names $abc$16053$new_n1473 mem_state[1] mem_state[0] mem_do_rdata mem_do_rinst $abc$16053$new_n1475
10000 1
10001 1
10010 1
10011 1
10100 1
.names $abc$16053$new_n1479 $abc$16053$new_n1480 decoded_imm[30] $abc$16053$new_n1477 mem_rdata_q[31] $abc$16053$auto$rtlil.cc:2693:MuxGate$14403
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11000 1
11001 1
11100 1
11101 1
.names $abc$16053$new_n1478 mem_rdata_q[30] instr_jal decoded_imm_j[30] $abc$16053$new_n1477
0000 1
0001 1
0010 1
0011 1
1000 1
1001 1
1010 1
1100 1
1101 1
1110 1
.names instr_lui instr_auipc $abc$16053$new_n1478
00 1
.names decoder_trigger decoder_pseudo_trigger $abc$16053$new_n1479
10 1
.names is_beq_bne_blt_bge_bltu_bgeu instr_jalr is_lb_lh_lw_lbu_lhu is_sb_sh_sw is_alu_reg_imm $abc$16053$new_n1480
00000 1
.names $abc$16053$new_n1479 $abc$16053$new_n1480 decoded_imm[29] $abc$16053$new_n1482 mem_rdata_q[31] $abc$16053$auto$rtlil.cc:2693:MuxGate$14405
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11000 1
11001 1
11100 1
11101 1
.names $abc$16053$new_n1478 mem_rdata_q[29] instr_jal decoded_imm_j[29] $abc$16053$new_n1482
0000 1
0001 1
0010 1
0011 1
1000 1
1001 1
1010 1
1100 1
1101 1
1110 1
.names $abc$16053$new_n1479 $abc$16053$new_n1480 decoded_imm[28] $abc$16053$new_n1484 mem_rdata_q[31] $abc$16053$auto$rtlil.cc:2693:MuxGate$14407
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11000 1
11001 1
11100 1
11101 1
.names $abc$16053$new_n1478 mem_rdata_q[28] instr_jal decoded_imm_j[28] $abc$16053$new_n1484
0000 1
0001 1
0010 1
0011 1
1000 1
1001 1
1010 1
1100 1
1101 1
1110 1
.names $abc$16053$new_n1479 $abc$16053$new_n1480 decoded_imm[27] $abc$16053$new_n1486 mem_rdata_q[31] $abc$16053$auto$rtlil.cc:2693:MuxGate$14409
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11000 1
11001 1
11100 1
11101 1
.names $abc$16053$new_n1478 mem_rdata_q[27] instr_jal decoded_imm_j[27] $abc$16053$new_n1486
0000 1
0001 1
0010 1
0011 1
1000 1
1001 1
1010 1
1100 1
1101 1
1110 1
.names $abc$16053$new_n1479 $abc$16053$new_n1480 decoded_imm[26] $abc$16053$new_n1488 mem_rdata_q[31] $abc$16053$auto$rtlil.cc:2693:MuxGate$14411
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11000 1
11001 1
11100 1
11101 1
.names $abc$16053$new_n1478 mem_rdata_q[26] instr_jal decoded_imm_j[26] $abc$16053$new_n1488
0000 1
0001 1
0010 1
0011 1
1000 1
1001 1
1010 1
1100 1
1101 1
1110 1
.names $abc$16053$new_n1479 $abc$16053$new_n1480 decoded_imm[25] $abc$16053$new_n1490 mem_rdata_q[31] $abc$16053$auto$rtlil.cc:2693:MuxGate$14413
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11000 1
11001 1
11100 1
11101 1
.names $abc$16053$new_n1478 mem_rdata_q[25] instr_jal decoded_imm_j[25] $abc$16053$new_n1490
0000 1
0001 1
0010 1
0011 1
1000 1
1001 1
1010 1
1100 1
1101 1
1110 1
.names $abc$16053$new_n1479 $abc$16053$new_n1480 decoded_imm[24] $abc$16053$new_n1492 mem_rdata_q[31] $abc$16053$auto$rtlil.cc:2693:MuxGate$14415
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11000 1
11001 1
11100 1
11101 1
.names $abc$16053$new_n1478 mem_rdata_q[24] instr_jal decoded_imm_j[24] $abc$16053$new_n1492
0000 1
0001 1
0010 1
0011 1
1000 1
1001 1
1010 1
1100 1
1101 1
1110 1
.names $abc$16053$new_n1479 $abc$16053$new_n1480 decoded_imm[23] $abc$16053$new_n1494 mem_rdata_q[31] $abc$16053$auto$rtlil.cc:2693:MuxGate$14417
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11000 1
11001 1
11100 1
11101 1
.names $abc$16053$new_n1478 mem_rdata_q[23] instr_jal decoded_imm_j[23] $abc$16053$new_n1494
0000 1
0001 1
0010 1
0011 1
1000 1
1001 1
1010 1
1100 1
1101 1
1110 1
.names $abc$16053$new_n1479 $abc$16053$new_n1480 decoded_imm[22] $abc$16053$new_n1496 mem_rdata_q[31] $abc$16053$auto$rtlil.cc:2693:MuxGate$14419
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11000 1
11001 1
11100 1
11101 1
.names $abc$16053$new_n1478 mem_rdata_q[22] instr_jal decoded_imm_j[22] $abc$16053$new_n1496
0000 1
0001 1
0010 1
0011 1
1000 1
1001 1
1010 1
1100 1
1101 1
1110 1
.names $abc$16053$new_n1479 $abc$16053$new_n1480 decoded_imm[21] $abc$16053$new_n1498 mem_rdata_q[31] $abc$16053$auto$rtlil.cc:2693:MuxGate$14421
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11000 1
11001 1
11100 1
11101 1
.names $abc$16053$new_n1478 mem_rdata_q[21] instr_jal decoded_imm_j[21] $abc$16053$new_n1498
0000 1
0001 1
0010 1
0011 1
1000 1
1001 1
1010 1
1100 1
1101 1
1110 1
.names $abc$16053$new_n1479 $abc$16053$new_n1480 decoded_imm[20] $abc$16053$new_n1500 mem_rdata_q[31] $abc$16053$auto$rtlil.cc:2693:MuxGate$14423
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11000 1
11001 1
11100 1
11101 1
.names $abc$16053$new_n1478 mem_rdata_q[20] instr_jal decoded_imm_j[20] $abc$16053$new_n1500
0000 1
0001 1
0010 1
0011 1
1000 1
1001 1
1010 1
1100 1
1101 1
1110 1
.names $abc$16053$new_n1479 $abc$16053$new_n1480 decoded_imm[19] $abc$16053$new_n1502 mem_rdata_q[31] $abc$16053$auto$rtlil.cc:2693:MuxGate$14425
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11000 1
11001 1
11100 1
11101 1
.names $abc$16053$new_n1478 mem_rdata_q[19] instr_jal decoded_imm_j[19] $abc$16053$new_n1502
0000 1
0001 1
0010 1
0011 1
1000 1
1001 1
1010 1
1100 1
1101 1
1110 1
.names $abc$16053$new_n1479 $abc$16053$new_n1480 decoded_imm[18] $abc$16053$new_n1504 mem_rdata_q[31] $abc$16053$auto$rtlil.cc:2693:MuxGate$14427
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11000 1
11001 1
11100 1
11101 1
.names $abc$16053$new_n1478 mem_rdata_q[18] instr_jal decoded_imm_j[18] $abc$16053$new_n1504
0000 1
0001 1
0010 1
0011 1
1000 1
1001 1
1010 1
1100 1
1101 1
1110 1
.names $abc$16053$new_n1479 $abc$16053$new_n1480 decoded_imm[17] $abc$16053$new_n1506 mem_rdata_q[31] $abc$16053$auto$rtlil.cc:2693:MuxGate$14429
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11000 1
11001 1
11100 1
11101 1
.names $abc$16053$new_n1478 mem_rdata_q[17] instr_jal decoded_imm_j[17] $abc$16053$new_n1506
0000 1
0001 1
0010 1
0011 1
1000 1
1001 1
1010 1
1100 1
1101 1
1110 1
.names $abc$16053$new_n1479 $abc$16053$new_n1480 decoded_imm[16] $abc$16053$new_n1508 mem_rdata_q[31] $abc$16053$auto$rtlil.cc:2693:MuxGate$14431
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11000 1
11001 1
11100 1
11101 1
.names $abc$16053$new_n1478 mem_rdata_q[16] instr_jal decoded_imm_j[16] $abc$16053$new_n1508
0000 1
0001 1
0010 1
0011 1
1000 1
1001 1
1010 1
1100 1
1101 1
1110 1
.names $abc$16053$new_n1479 $abc$16053$new_n1480 decoded_imm[15] $abc$16053$new_n1510 mem_rdata_q[31] $abc$16053$auto$rtlil.cc:2693:MuxGate$14433
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11000 1
11001 1
11100 1
11101 1
.names $abc$16053$new_n1478 mem_rdata_q[15] instr_jal decoded_imm_j[15] $abc$16053$new_n1510
0000 1
0001 1
0010 1
0011 1
1000 1
1001 1
1010 1
1100 1
1101 1
1110 1
.names $abc$16053$new_n1479 $abc$16053$new_n1480 decoded_imm[14] $abc$16053$new_n1512 mem_rdata_q[31] $abc$16053$auto$rtlil.cc:2693:MuxGate$14435
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11000 1
11001 1
11100 1
11101 1
.names $abc$16053$new_n1478 mem_rdata_q[14] instr_jal decoded_imm_j[14] $abc$16053$new_n1512
0000 1
0001 1
0010 1
0011 1
1000 1
1001 1
1010 1
1100 1
1101 1
1110 1
.names $abc$16053$new_n1479 $abc$16053$new_n1480 decoded_imm[13] $abc$16053$new_n1514 mem_rdata_q[31] $abc$16053$auto$rtlil.cc:2693:MuxGate$14437
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11000 1
11001 1
11100 1
11101 1
.names $abc$16053$new_n1478 mem_rdata_q[13] instr_jal decoded_imm_j[13] $abc$16053$new_n1514
0000 1
0001 1
0010 1
0011 1
1000 1
1001 1
1010 1
1100 1
1101 1
1110 1
.names $abc$16053$new_n1479 $abc$16053$new_n1480 decoded_imm[12] $abc$16053$new_n1516 mem_rdata_q[31] $abc$16053$auto$rtlil.cc:2693:MuxGate$14439
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11000 1
11001 1
11100 1
11101 1
.names $abc$16053$new_n1478 mem_rdata_q[12] instr_jal decoded_imm_j[12] $abc$16053$new_n1516
0000 1
0001 1
0010 1
0011 1
1000 1
1001 1
1010 1
1100 1
1101 1
1110 1
.names $abc$16053$new_n1479 $abc$16053$new_n1518 decoded_imm[11] $abc$16053$new_n1519 $abc$16053$new_n1480 $abc$16053$auto$rtlil.cc:2693:MuxGate$14441
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10100 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names instr_jal decoded_imm_j[11] $abc$16053$new_n1478 $abc$16053$new_n1480 $abc$16053$new_n1479 $abc$16053$new_n1518
11111 1
.names is_beq_bne_blt_bge_bltu_bgeu is_sb_sh_sw mem_rdata_q[31] mem_rdata_q[7] $abc$16053$new_n1519
0000 1
0001 1
0100 1
0101 1
1000 1
1010 1
1100 1
1101 1
.names $abc$16053$new_n1479 $abc$16053$new_n1521 decoded_imm[10] mem_rdata_q[30] $abc$16053$new_n1480 $abc$16053$auto$rtlil.cc:2693:MuxGate$14443
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10010 1
10110 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names instr_jal decoded_imm_j[10] $abc$16053$new_n1478 $abc$16053$new_n1480 $abc$16053$new_n1479 $abc$16053$new_n1521
11111 1
.names $abc$16053$new_n1479 $abc$16053$new_n1523 decoded_imm[9] mem_rdata_q[29] $abc$16053$new_n1480 $abc$16053$auto$rtlil.cc:2693:MuxGate$14445
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10010 1
10110 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names instr_jal decoded_imm_j[9] $abc$16053$new_n1478 $abc$16053$new_n1480 $abc$16053$new_n1479 $abc$16053$new_n1523
11111 1
.names $abc$16053$new_n1479 $abc$16053$new_n1525 decoded_imm[8] mem_rdata_q[28] $abc$16053$new_n1480 $abc$16053$auto$rtlil.cc:2693:MuxGate$14447
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10010 1
10110 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names instr_jal decoded_imm_j[8] $abc$16053$new_n1478 $abc$16053$new_n1480 $abc$16053$new_n1479 $abc$16053$new_n1525
11111 1
.names $abc$16053$new_n1479 $abc$16053$new_n1527 decoded_imm[7] mem_rdata_q[27] $abc$16053$new_n1480 $abc$16053$auto$rtlil.cc:2693:MuxGate$14449
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10010 1
10110 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names instr_jal decoded_imm_j[7] $abc$16053$new_n1478 $abc$16053$new_n1480 $abc$16053$new_n1479 $abc$16053$new_n1527
11111 1
.names $abc$16053$new_n1479 $abc$16053$new_n1529 decoded_imm[6] mem_rdata_q[26] $abc$16053$new_n1480 $abc$16053$auto$rtlil.cc:2693:MuxGate$14451
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10010 1
10110 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names instr_jal decoded_imm_j[6] $abc$16053$new_n1478 $abc$16053$new_n1480 $abc$16053$new_n1479 $abc$16053$new_n1529
11111 1
.names $abc$16053$new_n1479 $abc$16053$new_n1531 decoded_imm[5] mem_rdata_q[25] $abc$16053$new_n1480 $abc$16053$auto$rtlil.cc:2693:MuxGate$14453
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10010 1
10110 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names instr_jal decoded_imm_j[5] $abc$16053$new_n1478 $abc$16053$new_n1480 $abc$16053$new_n1479 $abc$16053$new_n1531
11111 1
.names $abc$16053$new_n1479 $abc$16053$new_n1533 decoded_imm[4] $abc$16053$new_n1534 $abc$16053$new_n1480 $abc$16053$auto$rtlil.cc:2693:MuxGate$14455
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10010 1
10110 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names instr_jal decoded_imm_j[4] $abc$16053$new_n1478 $abc$16053$new_n1480 $abc$16053$new_n1479 $abc$16053$new_n1533
11111 1
.names is_beq_bne_blt_bge_bltu_bgeu is_sb_sh_sw mem_rdata_q[11] mem_rdata_q[24] $abc$16053$new_n1534
0001 1
0011 1
0110 1
0111 1
1010 1
1011 1
1110 1
1111 1
.names $abc$16053$new_n1479 $abc$16053$new_n1536 decoded_imm[3] $abc$16053$new_n1537 $abc$16053$new_n1480 $abc$16053$auto$rtlil.cc:2693:MuxGate$14457
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10010 1
10110 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names instr_jal decoded_imm_j[3] $abc$16053$new_n1478 $abc$16053$new_n1480 $abc$16053$new_n1479 $abc$16053$new_n1536
11111 1
.names is_beq_bne_blt_bge_bltu_bgeu is_sb_sh_sw mem_rdata_q[10] mem_rdata_q[23] $abc$16053$new_n1537
0001 1
0011 1
0110 1
0111 1
1010 1
1011 1
1110 1
1111 1
.names $abc$16053$new_n1479 decoded_imm[2] $abc$16053$new_n1539 $abc$16053$new_n1540 $abc$16053$auto$rtlil.cc:2693:MuxGate$14459
0100 1
0101 1
0110 1
0111 1
1001 1
1010 1
1011 1
1101 1
1110 1
1111 1
.names instr_jal decoded_imm_j[2] $abc$16053$new_n1478 $abc$16053$new_n1480 $abc$16053$new_n1539
1111 1
.names $abc$16053$new_n1480 is_beq_bne_blt_bge_bltu_bgeu is_sb_sh_sw mem_rdata_q[9] mem_rdata_q[22] $abc$16053$new_n1540
00001 1
00011 1
00110 1
00111 1
01010 1
01011 1
01110 1
01111 1
.names $abc$16053$new_n1479 $abc$16053$new_n1542 decoded_imm[1] $abc$16053$auto$rtlil.cc:2693:MuxGate$14461
001 1
011 1
100 1
101 1
.names $abc$16053$new_n1480 $abc$16053$new_n1543 decoded_imm_j[1] $abc$16053$new_n1478 instr_jal $abc$16053$new_n1542
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
.names is_beq_bne_blt_bge_bltu_bgeu is_sb_sh_sw mem_rdata_q[8] mem_rdata_q[21] $abc$16053$new_n1543
0000 1
0010 1
0100 1
0101 1
1000 1
1001 1
1100 1
1101 1
.names $abc$16053$new_n1479 decoded_imm[0] $abc$16053$new_n1545 $abc$16053$new_n1480 $abc$16053$auto$rtlil.cc:2693:MuxGate$14463
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names is_sb_sh_sw mem_rdata_q[7] mem_rdata_q[20] is_beq_bne_blt_bge_bltu_bgeu $abc$16053$new_n1545
0000 1
0001 1
0011 1
0100 1
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
.names $abc$16053$new_n1472 mem_rdata[10] mem_rdata_q[10] mem_rdata_latched[10]
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1548 mem_rdata_latched[10] decoded_rd[3] $abc$16053$auto$rtlil.cc:2693:MuxGate$14465
001 1
011 1
110 1
111 1
.names mem_do_rinst $abc$16053$new_n1549 $abc$16053$new_n1548
10 1
.names resetn mem_do_rinst $abc$16053$new_n1550 $abc$16053$new_n1551 $abc$16053$new_n1474 $abc$16053$new_n1549
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10110 1
10111 1
11000 1
11010 1
.names $abc$16053$new_n1472 mem_state[0] mem_state[1] $abc$16053$new_n1550
101 1
110 1
111 1
.names mem_do_wdata mem_do_rdata $abc$16053$new_n1551
00 1
.names $abc$16053$new_n1472 mem_rdata[9] mem_rdata_q[9] mem_rdata_latched[9]
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1548 mem_rdata_latched[9] decoded_rd[2] $abc$16053$auto$rtlil.cc:2693:MuxGate$14467
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1472 mem_rdata[8] mem_rdata_q[8] mem_rdata_latched[8]
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1548 mem_rdata_latched[8] decoded_rd[1] $abc$16053$auto$rtlil.cc:2693:MuxGate$14469
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1472 mem_rdata[7] mem_rdata_q[7] mem_rdata_latched[7]
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1548 mem_rdata_latched[7] decoded_rd[0] $abc$16053$auto$rtlil.cc:2693:MuxGate$14471
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1472 mem_rdata[31] mem_rdata_q[31] mem_rdata_latched[31]
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1548 mem_rdata_latched[31] decoded_imm_j[30] $abc$16053$auto$rtlil.cc:2693:MuxGate$14473
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1548 mem_rdata_latched[31] decoded_imm_j[29] $abc$16053$auto$rtlil.cc:2693:MuxGate$14475
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1548 mem_rdata_latched[31] decoded_imm_j[28] $abc$16053$auto$rtlil.cc:2693:MuxGate$14477
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1548 mem_rdata_latched[31] decoded_imm_j[27] $abc$16053$auto$rtlil.cc:2693:MuxGate$14479
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1548 mem_rdata_latched[31] decoded_imm_j[26] $abc$16053$auto$rtlil.cc:2693:MuxGate$14481
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1548 mem_rdata_latched[31] decoded_imm_j[25] $abc$16053$auto$rtlil.cc:2693:MuxGate$14483
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1548 mem_rdata_latched[31] decoded_imm_j[24] $abc$16053$auto$rtlil.cc:2693:MuxGate$14485
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1548 mem_rdata_latched[31] decoded_imm_j[23] $abc$16053$auto$rtlil.cc:2693:MuxGate$14487
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1548 mem_rdata_latched[31] decoded_imm_j[22] $abc$16053$auto$rtlil.cc:2693:MuxGate$14489
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1548 mem_rdata_latched[31] decoded_imm_j[21] $abc$16053$auto$rtlil.cc:2693:MuxGate$14491
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1548 mem_rdata_latched[31] decoded_imm_j[20] $abc$16053$auto$rtlil.cc:2693:MuxGate$14493
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1472 mem_rdata[19] mem_rdata_q[19] mem_rdata_latched[19]
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1548 mem_rdata_latched[19] decoded_imm_j[19] $abc$16053$auto$rtlil.cc:2693:MuxGate$14495
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1472 mem_rdata[18] mem_rdata_q[18] mem_rdata_latched[18]
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1548 mem_rdata_latched[18] decoded_imm_j[18] $abc$16053$auto$rtlil.cc:2693:MuxGate$14497
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1472 mem_rdata[17] mem_rdata_q[17] mem_rdata_latched[17]
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1548 mem_rdata_latched[17] decoded_imm_j[17] $abc$16053$auto$rtlil.cc:2693:MuxGate$14499
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1472 mem_rdata[16] mem_rdata_q[16] mem_rdata_latched[16]
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1548 mem_rdata_latched[16] decoded_imm_j[16] $abc$16053$auto$rtlil.cc:2693:MuxGate$14501
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1472 mem_rdata[15] mem_rdata_q[15] mem_rdata_latched[15]
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1548 mem_rdata_latched[15] decoded_imm_j[15] $abc$16053$auto$rtlil.cc:2693:MuxGate$14503
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1472 mem_rdata[14] mem_rdata_q[14] mem_rdata_latched[14]
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1548 mem_rdata_latched[14] decoded_imm_j[14] $abc$16053$auto$rtlil.cc:2693:MuxGate$14505
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1472 mem_rdata[13] mem_rdata_q[13] mem_rdata_latched[13]
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1548 mem_rdata_latched[13] decoded_imm_j[13] $abc$16053$auto$rtlil.cc:2693:MuxGate$14507
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1472 mem_rdata[12] mem_rdata_q[12] mem_rdata_latched[12]
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1548 mem_rdata_latched[12] decoded_imm_j[12] $abc$16053$auto$rtlil.cc:2693:MuxGate$14509
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1472 mem_rdata[20] mem_rdata_q[20] mem_rdata_latched[20]
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1548 mem_rdata_latched[20] decoded_imm_j[11] $abc$16053$auto$rtlil.cc:2693:MuxGate$14511
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1472 mem_rdata[30] mem_rdata_q[30] mem_rdata_latched[30]
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1548 mem_rdata_latched[30] decoded_imm_j[10] $abc$16053$auto$rtlil.cc:2693:MuxGate$14513
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1472 mem_rdata[29] mem_rdata_q[29] mem_rdata_latched[29]
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1548 mem_rdata_latched[29] decoded_imm_j[9] $abc$16053$auto$rtlil.cc:2693:MuxGate$14515
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1472 mem_rdata[28] mem_rdata_q[28] mem_rdata_latched[28]
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1548 mem_rdata_latched[28] decoded_imm_j[8] $abc$16053$auto$rtlil.cc:2693:MuxGate$14517
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1472 mem_rdata[27] mem_rdata_q[27] mem_rdata_latched[27]
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1548 mem_rdata_latched[27] decoded_imm_j[7] $abc$16053$auto$rtlil.cc:2693:MuxGate$14519
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1472 mem_rdata[26] mem_rdata_q[26] mem_rdata_latched[26]
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1548 mem_rdata_latched[26] decoded_imm_j[6] $abc$16053$auto$rtlil.cc:2693:MuxGate$14521
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1472 mem_rdata[25] mem_rdata_q[25] mem_rdata_latched[25]
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1548 mem_rdata_latched[25] decoded_imm_j[5] $abc$16053$auto$rtlil.cc:2693:MuxGate$14523
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1472 mem_rdata[24] mem_rdata_q[24] mem_rdata_latched[24]
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1548 mem_rdata_latched[24] decoded_imm_j[4] $abc$16053$auto$rtlil.cc:2693:MuxGate$14525
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1472 mem_rdata[23] mem_rdata_q[23] mem_rdata_latched[23]
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1548 mem_rdata_latched[23] decoded_imm_j[3] $abc$16053$auto$rtlil.cc:2693:MuxGate$14527
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1472 mem_rdata[22] mem_rdata_q[22] mem_rdata_latched[22]
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1548 mem_rdata_latched[22] decoded_imm_j[2] $abc$16053$auto$rtlil.cc:2693:MuxGate$14529
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1472 mem_rdata[21] mem_rdata_q[21] mem_rdata_latched[21]
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1548 mem_rdata_latched[21] decoded_imm_j[1] $abc$16053$auto$rtlil.cc:2693:MuxGate$14531
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1609 latched_rd[3] $abc$16053$new_n1612 decoded_rd[3] $abc$16053$auto$rtlil.cc:2693:MuxGate$14535
0100 1
0101 1
0110 1
0111 1
1011 1
1111 1
.names resetn $abc$16053$new_n1610 is_beq_bne_blt_bge_bltu_bgeu $abc$16053$new_n1612 $abc$16053$new_n1609
1001 1
1011 1
1110 1
1111 1
.names cpu_state[3] $abc$16053$new_n1611 cpu_state[1] cpu_state[0] cpu_state[2] $abc$16053$new_n1610
11000 1
.names cpu_state[7] cpu_state[6] cpu_state[4] cpu_state[5] $abc$16053$new_n1611
0000 1
.names $abc$16053$new_n1614 $abc$16053$new_n1613 $abc$16053$new_n1612
11 1
.names cpu_state[3] cpu_state[1] cpu_state[0] cpu_state[2] $abc$16053$new_n1613
0000 1
.names cpu_state[6] cpu_state[7] cpu_state[4] cpu_state[5] $abc$16053$new_n1614
1000 1
.names $abc$16053$new_n1609 latched_rd[2] $abc$16053$new_n1612 decoded_rd[2] $abc$16053$auto$rtlil.cc:2693:MuxGate$14539
0100 1
0101 1
0110 1
0111 1
1011 1
1111 1
.names $abc$16053$new_n1609 latched_rd[1] $abc$16053$new_n1612 decoded_rd[1] $abc$16053$auto$rtlil.cc:2693:MuxGate$14543
0100 1
0101 1
0110 1
0111 1
1011 1
1111 1
.names $abc$16053$new_n1609 latched_rd[0] $abc$16053$new_n1612 decoded_rd[0] $abc$16053$auto$rtlil.cc:2693:MuxGate$14547
0100 1
0101 1
0110 1
0111 1
1011 1
1111 1
.names $abc$16053$new_n1619 $abc$16053$new_n1623 pcpi_rs2[30] decoded_imm[30] $abc$16053$new_n1625 $abc$16053$auto$rtlil.cc:2693:MuxGate$14549
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names resetn $abc$16053$new_n1620 $abc$16053$new_n1619
10 1
.names $abc$16053$new_n1622 $abc$16053$new_n1621 $abc$16053$new_n1620
00 1
.names cpu_state[4] $abc$16053$new_n1613 cpu_state[7] cpu_state[6] cpu_state[5] $abc$16053$new_n1621
11000 1
.names $abc$16053$new_n1613 cpu_state[5] cpu_state[7] cpu_state[6] cpu_state[4] $abc$16053$new_n1622
11000 1
.names $abc$16053$new_n1624 $abc$16053$new_n1621 $abc$16053$new_n1623
00 1
.names is_lui_auipc_jal is_jalr_addi_slti_sltiu_xori_ori_andi $abc$16053$new_n1624
00 1
.names $abc$16053$auto$mem.cc:1172:emulate_transparency$4913 $abc$16053$new_n1626 $abc$16053$auto$mem.cc:1145:emulate_transparency$4906[30] $abc$16053$auto$mem.cc:1162:emulate_transparency$4910[30] $abc$16053$new_n1625
0001 1
0011 1
1010 1
1011 1
.names decoded_rs2[4] decoded_rs2[3] decoded_rs2[2] decoded_rs2[1] decoded_rs2[0] $abc$16053$new_n1626
00000 1
.names $abc$16053$new_n1619 $abc$16053$new_n1623 pcpi_rs2[29] decoded_imm[29] $abc$16053$new_n1628 $abc$16053$auto$rtlil.cc:2693:MuxGate$14551
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names $abc$16053$auto$mem.cc:1172:emulate_transparency$4913 $abc$16053$new_n1626 $abc$16053$auto$mem.cc:1145:emulate_transparency$4906[29] $abc$16053$auto$mem.cc:1162:emulate_transparency$4910[29] $abc$16053$new_n1628
0001 1
0011 1
1010 1
1011 1
.names $abc$16053$new_n1619 $abc$16053$new_n1623 pcpi_rs2[28] decoded_imm[28] $abc$16053$new_n1630 $abc$16053$auto$rtlil.cc:2693:MuxGate$14553
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names $abc$16053$auto$mem.cc:1172:emulate_transparency$4913 $abc$16053$new_n1626 $abc$16053$auto$mem.cc:1145:emulate_transparency$4906[28] $abc$16053$auto$mem.cc:1162:emulate_transparency$4910[28] $abc$16053$new_n1630
0001 1
0011 1
1010 1
1011 1
.names $abc$16053$new_n1619 $abc$16053$new_n1623 pcpi_rs2[27] decoded_imm[27] $abc$16053$new_n1632 $abc$16053$auto$rtlil.cc:2693:MuxGate$14555
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names $abc$16053$auto$mem.cc:1172:emulate_transparency$4913 $abc$16053$new_n1626 $abc$16053$auto$mem.cc:1145:emulate_transparency$4906[27] $abc$16053$auto$mem.cc:1162:emulate_transparency$4910[27] $abc$16053$new_n1632
0001 1
0011 1
1010 1
1011 1
.names $abc$16053$new_n1619 $abc$16053$new_n1623 pcpi_rs2[26] decoded_imm[26] $abc$16053$new_n1634 $abc$16053$auto$rtlil.cc:2693:MuxGate$14557
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names $abc$16053$auto$mem.cc:1172:emulate_transparency$4913 $abc$16053$new_n1626 $abc$16053$auto$mem.cc:1145:emulate_transparency$4906[26] $abc$16053$auto$mem.cc:1162:emulate_transparency$4910[26] $abc$16053$new_n1634
0001 1
0011 1
1010 1
1011 1
.names $abc$16053$new_n1619 $abc$16053$new_n1623 pcpi_rs2[25] decoded_imm[25] $abc$16053$new_n1636 $abc$16053$auto$rtlil.cc:2693:MuxGate$14559
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names $abc$16053$auto$mem.cc:1172:emulate_transparency$4913 $abc$16053$new_n1626 $abc$16053$auto$mem.cc:1145:emulate_transparency$4906[25] $abc$16053$auto$mem.cc:1162:emulate_transparency$4910[25] $abc$16053$new_n1636
0001 1
0011 1
1010 1
1011 1
.names $abc$16053$new_n1619 $abc$16053$new_n1623 pcpi_rs2[24] decoded_imm[24] $abc$16053$new_n1638 $abc$16053$auto$rtlil.cc:2693:MuxGate$14561
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names $abc$16053$auto$mem.cc:1172:emulate_transparency$4913 $abc$16053$new_n1626 $abc$16053$auto$mem.cc:1145:emulate_transparency$4906[24] $abc$16053$auto$mem.cc:1162:emulate_transparency$4910[24] $abc$16053$new_n1638
0001 1
0011 1
1010 1
1011 1
.names $abc$16053$new_n1619 $abc$16053$new_n1623 pcpi_rs2[23] decoded_imm[23] $abc$16053$new_n1640 $abc$16053$auto$rtlil.cc:2693:MuxGate$14563
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names $abc$16053$auto$mem.cc:1172:emulate_transparency$4913 $abc$16053$new_n1626 $abc$16053$auto$mem.cc:1145:emulate_transparency$4906[23] $abc$16053$auto$mem.cc:1162:emulate_transparency$4910[23] $abc$16053$new_n1640
0001 1
0011 1
1010 1
1011 1
.names $abc$16053$new_n1619 $abc$16053$new_n1623 pcpi_rs2[22] decoded_imm[22] $abc$16053$new_n1642 $abc$16053$auto$rtlil.cc:2693:MuxGate$14565
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names $abc$16053$auto$mem.cc:1172:emulate_transparency$4913 $abc$16053$new_n1626 $abc$16053$auto$mem.cc:1145:emulate_transparency$4906[22] $abc$16053$auto$mem.cc:1162:emulate_transparency$4910[22] $abc$16053$new_n1642
0001 1
0011 1
1010 1
1011 1
.names $abc$16053$new_n1619 $abc$16053$new_n1623 pcpi_rs2[21] decoded_imm[21] $abc$16053$new_n1644 $abc$16053$auto$rtlil.cc:2693:MuxGate$14567
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names $abc$16053$auto$mem.cc:1172:emulate_transparency$4913 $abc$16053$new_n1626 $abc$16053$auto$mem.cc:1145:emulate_transparency$4906[21] $abc$16053$auto$mem.cc:1162:emulate_transparency$4910[21] $abc$16053$new_n1644
0001 1
0011 1
1010 1
1011 1
.names $abc$16053$new_n1619 $abc$16053$new_n1623 pcpi_rs2[20] decoded_imm[20] $abc$16053$new_n1646 $abc$16053$auto$rtlil.cc:2693:MuxGate$14569
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names $abc$16053$auto$mem.cc:1172:emulate_transparency$4913 $abc$16053$new_n1626 $abc$16053$auto$mem.cc:1145:emulate_transparency$4906[20] $abc$16053$auto$mem.cc:1162:emulate_transparency$4910[20] $abc$16053$new_n1646
0001 1
0011 1
1010 1
1011 1
.names $abc$16053$new_n1619 $abc$16053$new_n1623 pcpi_rs2[19] decoded_imm[19] $abc$16053$new_n1648 $abc$16053$auto$rtlil.cc:2693:MuxGate$14571
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names $abc$16053$auto$mem.cc:1172:emulate_transparency$4913 $abc$16053$new_n1626 $abc$16053$auto$mem.cc:1145:emulate_transparency$4906[19] $abc$16053$auto$mem.cc:1162:emulate_transparency$4910[19] $abc$16053$new_n1648
0001 1
0011 1
1010 1
1011 1
.names $abc$16053$new_n1619 $abc$16053$new_n1623 pcpi_rs2[18] decoded_imm[18] $abc$16053$new_n1650 $abc$16053$auto$rtlil.cc:2693:MuxGate$14573
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names $abc$16053$auto$mem.cc:1172:emulate_transparency$4913 $abc$16053$new_n1626 $abc$16053$auto$mem.cc:1145:emulate_transparency$4906[18] $abc$16053$auto$mem.cc:1162:emulate_transparency$4910[18] $abc$16053$new_n1650
0001 1
0011 1
1010 1
1011 1
.names $abc$16053$new_n1619 $abc$16053$new_n1623 pcpi_rs2[17] decoded_imm[17] $abc$16053$new_n1652 $abc$16053$auto$rtlil.cc:2693:MuxGate$14575
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names $abc$16053$auto$mem.cc:1172:emulate_transparency$4913 $abc$16053$new_n1626 $abc$16053$auto$mem.cc:1145:emulate_transparency$4906[17] $abc$16053$auto$mem.cc:1162:emulate_transparency$4910[17] $abc$16053$new_n1652
0001 1
0011 1
1010 1
1011 1
.names $abc$16053$new_n1619 $abc$16053$new_n1623 pcpi_rs2[16] decoded_imm[16] $abc$16053$new_n1654 $abc$16053$auto$rtlil.cc:2693:MuxGate$14577
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names $abc$16053$auto$mem.cc:1172:emulate_transparency$4913 $abc$16053$new_n1626 $abc$16053$auto$mem.cc:1145:emulate_transparency$4906[16] $abc$16053$auto$mem.cc:1162:emulate_transparency$4910[16] $abc$16053$new_n1654
0001 1
0011 1
1010 1
1011 1
.names $abc$16053$new_n1619 $abc$16053$new_n1623 pcpi_rs2[15] decoded_imm[15] $abc$16053$new_n1656 $abc$16053$auto$rtlil.cc:2693:MuxGate$14579
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names $abc$16053$auto$mem.cc:1172:emulate_transparency$4913 $abc$16053$new_n1626 $abc$16053$auto$mem.cc:1145:emulate_transparency$4906[15] $abc$16053$auto$mem.cc:1162:emulate_transparency$4910[15] $abc$16053$new_n1656
0001 1
0011 1
1010 1
1011 1
.names $abc$16053$new_n1619 $abc$16053$new_n1623 pcpi_rs2[14] decoded_imm[14] $abc$16053$new_n1658 $abc$16053$auto$rtlil.cc:2693:MuxGate$14581
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names $abc$16053$auto$mem.cc:1172:emulate_transparency$4913 $abc$16053$new_n1626 $abc$16053$auto$mem.cc:1145:emulate_transparency$4906[14] $abc$16053$auto$mem.cc:1162:emulate_transparency$4910[14] $abc$16053$new_n1658
0001 1
0011 1
1010 1
1011 1
.names $abc$16053$new_n1619 $abc$16053$new_n1623 pcpi_rs2[13] decoded_imm[13] $abc$16053$new_n1660 $abc$16053$auto$rtlil.cc:2693:MuxGate$14583
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names $abc$16053$auto$mem.cc:1172:emulate_transparency$4913 $abc$16053$new_n1626 $abc$16053$auto$mem.cc:1145:emulate_transparency$4906[13] $abc$16053$auto$mem.cc:1162:emulate_transparency$4910[13] $abc$16053$new_n1660
0001 1
0011 1
1010 1
1011 1
.names $abc$16053$new_n1619 $abc$16053$new_n1623 pcpi_rs2[12] decoded_imm[12] $abc$16053$new_n1662 $abc$16053$auto$rtlil.cc:2693:MuxGate$14585
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names $abc$16053$auto$mem.cc:1172:emulate_transparency$4913 $abc$16053$new_n1626 $abc$16053$auto$mem.cc:1145:emulate_transparency$4906[12] $abc$16053$auto$mem.cc:1162:emulate_transparency$4910[12] $abc$16053$new_n1662
0001 1
0011 1
1010 1
1011 1
.names $abc$16053$new_n1619 $abc$16053$new_n1623 pcpi_rs2[11] decoded_imm[11] $abc$16053$new_n1664 $abc$16053$auto$rtlil.cc:2693:MuxGate$14587
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names $abc$16053$auto$mem.cc:1172:emulate_transparency$4913 $abc$16053$new_n1626 $abc$16053$auto$mem.cc:1145:emulate_transparency$4906[11] $abc$16053$auto$mem.cc:1162:emulate_transparency$4910[11] $abc$16053$new_n1664
0001 1
0011 1
1010 1
1011 1
.names $abc$16053$new_n1619 $abc$16053$new_n1623 pcpi_rs2[10] decoded_imm[10] $abc$16053$new_n1666 $abc$16053$auto$rtlil.cc:2693:MuxGate$14589
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names $abc$16053$auto$mem.cc:1172:emulate_transparency$4913 $abc$16053$new_n1626 $abc$16053$auto$mem.cc:1145:emulate_transparency$4906[10] $abc$16053$auto$mem.cc:1162:emulate_transparency$4910[10] $abc$16053$new_n1666
0001 1
0011 1
1010 1
1011 1
.names $abc$16053$new_n1619 $abc$16053$new_n1623 pcpi_rs2[9] decoded_imm[9] $abc$16053$new_n1668 $abc$16053$auto$rtlil.cc:2693:MuxGate$14591
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names $abc$16053$auto$mem.cc:1172:emulate_transparency$4913 $abc$16053$new_n1626 $abc$16053$auto$mem.cc:1145:emulate_transparency$4906[9] $abc$16053$auto$mem.cc:1162:emulate_transparency$4910[9] $abc$16053$new_n1668
0001 1
0011 1
1010 1
1011 1
.names $abc$16053$new_n1619 $abc$16053$new_n1623 pcpi_rs2[8] decoded_imm[8] $abc$16053$new_n1670 $abc$16053$auto$rtlil.cc:2693:MuxGate$14593
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names $abc$16053$auto$mem.cc:1172:emulate_transparency$4913 $abc$16053$new_n1626 $abc$16053$auto$mem.cc:1145:emulate_transparency$4906[8] $abc$16053$auto$mem.cc:1162:emulate_transparency$4910[8] $abc$16053$new_n1670
0001 1
0011 1
1010 1
1011 1
.names $abc$16053$new_n1619 $abc$16053$new_n1623 mem_la_wdata[7] decoded_imm[7] $abc$16053$new_n1672 $abc$16053$auto$rtlil.cc:2693:MuxGate$14595
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names $abc$16053$auto$mem.cc:1172:emulate_transparency$4913 $abc$16053$new_n1626 $abc$16053$auto$mem.cc:1145:emulate_transparency$4906[7] $abc$16053$auto$mem.cc:1162:emulate_transparency$4910[7] $abc$16053$new_n1672
0001 1
0011 1
1010 1
1011 1
.names $abc$16053$new_n1619 $abc$16053$new_n1623 mem_la_wdata[6] decoded_imm[6] $abc$16053$new_n1674 $abc$16053$auto$rtlil.cc:2693:MuxGate$14597
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names $abc$16053$auto$mem.cc:1172:emulate_transparency$4913 $abc$16053$new_n1626 $abc$16053$auto$mem.cc:1145:emulate_transparency$4906[6] $abc$16053$auto$mem.cc:1162:emulate_transparency$4910[6] $abc$16053$new_n1674
0001 1
0011 1
1010 1
1011 1
.names $abc$16053$new_n1619 $abc$16053$new_n1623 mem_la_wdata[5] decoded_imm[5] $abc$16053$new_n1676 $abc$16053$auto$rtlil.cc:2693:MuxGate$14599
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names $abc$16053$auto$mem.cc:1172:emulate_transparency$4913 $abc$16053$new_n1626 $abc$16053$auto$mem.cc:1145:emulate_transparency$4906[5] $abc$16053$auto$mem.cc:1162:emulate_transparency$4910[5] $abc$16053$new_n1676
0001 1
0011 1
1010 1
1011 1
.names $abc$16053$new_n1619 $abc$16053$new_n1623 mem_la_wdata[4] decoded_imm[4] $abc$16053$new_n1678 $abc$16053$auto$rtlil.cc:2693:MuxGate$14601
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names $abc$16053$auto$mem.cc:1172:emulate_transparency$4913 $abc$16053$new_n1626 $abc$16053$auto$mem.cc:1145:emulate_transparency$4906[4] $abc$16053$auto$mem.cc:1162:emulate_transparency$4910[4] $abc$16053$new_n1678
0001 1
0011 1
1010 1
1011 1
.names $abc$16053$new_n1619 $abc$16053$new_n1623 mem_la_wdata[3] decoded_imm[3] $abc$16053$new_n1680 $abc$16053$auto$rtlil.cc:2693:MuxGate$14603
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names $abc$16053$auto$mem.cc:1172:emulate_transparency$4913 $abc$16053$new_n1626 $abc$16053$auto$mem.cc:1145:emulate_transparency$4906[3] $abc$16053$auto$mem.cc:1162:emulate_transparency$4910[3] $abc$16053$new_n1680
0001 1
0011 1
1010 1
1011 1
.names $abc$16053$new_n1619 $abc$16053$new_n1623 mem_la_wdata[2] decoded_imm[2] $abc$16053$new_n1682 $abc$16053$auto$rtlil.cc:2693:MuxGate$14605
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names $abc$16053$auto$mem.cc:1172:emulate_transparency$4913 $abc$16053$new_n1626 $abc$16053$auto$mem.cc:1145:emulate_transparency$4906[2] $abc$16053$auto$mem.cc:1162:emulate_transparency$4910[2] $abc$16053$new_n1682
0001 1
0011 1
1010 1
1011 1
.names $abc$16053$new_n1619 $abc$16053$new_n1623 mem_la_wdata[1] decoded_imm[1] $abc$16053$new_n1684 $abc$16053$auto$rtlil.cc:2693:MuxGate$14607
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names $abc$16053$auto$mem.cc:1172:emulate_transparency$4913 $abc$16053$new_n1626 $abc$16053$auto$mem.cc:1145:emulate_transparency$4906[1] $abc$16053$auto$mem.cc:1162:emulate_transparency$4910[1] $abc$16053$new_n1684
0001 1
0011 1
1010 1
1011 1
.names $abc$16053$new_n1619 $abc$16053$new_n1623 mem_la_wdata[0] decoded_imm[0] $abc$16053$new_n1686 $abc$16053$auto$rtlil.cc:2693:MuxGate$14609
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names $abc$16053$auto$mem.cc:1172:emulate_transparency$4913 $abc$16053$new_n1626 $abc$16053$auto$mem.cc:1145:emulate_transparency$4906[0] $abc$16053$auto$mem.cc:1162:emulate_transparency$4910[0] $abc$16053$new_n1686
0001 1
0011 1
1010 1
1011 1
.names $abc$16053$new_n1691 $abc$16053$new_n1748 $abc$16053$new_n1747 $abc$16053$new_n1690
100 1
.names $abc$16053$new_n1692 $abc$16053$new_n1745 $abc$16053$new_n1743 $abc$16053$new_n1741 $abc$16053$new_n1739 $abc$16053$new_n1691
10000 1
.names $abc$16053$new_n1693 $abc$16053$new_n1737 $abc$16053$new_n1692
10 1
.names $abc$16053$new_n1694 $abc$16053$new_n1735 $abc$16053$new_n1693
10 1
.names $abc$16053$new_n1695 $abc$16053$new_n1733 $abc$16053$new_n1731 $abc$16053$new_n1694
100 1
.names $abc$16053$new_n1696 $abc$16053$new_n1729 $abc$16053$new_n1728 $abc$16053$new_n1727 $abc$16053$new_n1725 $abc$16053$new_n1695
10000 1
.names $abc$16053$new_n1697 $abc$16053$new_n1723 $abc$16053$new_n1722 $abc$16053$new_n1721 $abc$16053$new_n1719 $abc$16053$new_n1696
10000 1
.names $abc$16053$new_n1698 $abc$16053$new_n1718 $abc$16053$new_n1717 $abc$16053$new_n1715 $abc$16053$new_n1697
1000 1
.names $abc$16053$new_n1699 $abc$16053$new_n1713 $abc$16053$new_n1698
10 1
.names $abc$16053$new_n1700 $abc$16053$new_n1711 $abc$16053$new_n1699
10 1
.names $abc$16053$new_n1701 $abc$16053$new_n1710 $abc$16053$new_n1700
10 1
.names $abc$16053$new_n1702 $abc$16053$new_n1708 $abc$16053$new_n1707 $abc$16053$new_n1701
100 1
.names $abc$16053$new_n1706 $abc$16053$new_n1703 $abc$16053$new_n1702
00 1
.names $abc$16053$new_n1704 $abc$16053$new_n1705 reg_next_pc[3] $abc$16053$new_n1703
000 1
010 1
110 1
111 1
.names latched_branch latched_store $abc$16053$new_n1704
11 1
.names latched_stalu alu_out_q[3] reg_out[3] $abc$16053$new_n1705
000 1
010 1
100 1
101 1
.names $abc$16053$new_n1704 latched_stalu reg_next_pc[2] alu_out_q[2] reg_out[2] $abc$16053$new_n1706
00000 1
00001 1
00010 1
00011 1
01000 1
01001 1
01010 1
01011 1
10000 1
10010 1
10100 1
10110 1
11000 1
11001 1
11100 1
11101 1
.names $abc$16053$new_n1704 latched_stalu reg_next_pc[5] alu_out_q[5] reg_out[5] $abc$16053$new_n1707
00000 1
00001 1
00010 1
00011 1
01000 1
01001 1
01010 1
01011 1
10000 1
10010 1
10100 1
10110 1
11000 1
11001 1
11100 1
11101 1
.names $abc$16053$new_n1704 $abc$16053$new_n1709 reg_next_pc[4] $abc$16053$new_n1708
000 1
010 1
110 1
111 1
.names latched_stalu alu_out_q[4] reg_out[4] $abc$16053$new_n1709
000 1
010 1
100 1
101 1
.names $abc$16053$new_n1704 latched_stalu reg_next_pc[6] alu_out_q[6] reg_out[6] $abc$16053$new_n1710
00000 1
00001 1
00010 1
00011 1
01000 1
01001 1
01010 1
01011 1
10000 1
10010 1
10100 1
10110 1
11000 1
11001 1
11100 1
11101 1
.names $abc$16053$new_n1704 $abc$16053$new_n1712 reg_next_pc[7] $abc$16053$new_n1711
000 1
010 1
110 1
111 1
.names latched_stalu alu_out_q[7] reg_out[7] $abc$16053$new_n1712
000 1
010 1
100 1
101 1
.names $abc$16053$new_n1704 $abc$16053$new_n1714 reg_next_pc[8] $abc$16053$new_n1713
000 1
010 1
110 1
111 1
.names latched_stalu alu_out_q[8] reg_out[8] $abc$16053$new_n1714
000 1
010 1
100 1
101 1
.names $abc$16053$new_n1704 $abc$16053$new_n1716 reg_next_pc[11] $abc$16053$new_n1715
000 1
010 1
110 1
111 1
.names latched_stalu alu_out_q[11] reg_out[11] $abc$16053$new_n1716
000 1
010 1
100 1
101 1
.names $abc$16053$new_n1704 latched_stalu reg_next_pc[10] alu_out_q[10] reg_out[10] $abc$16053$new_n1717
00000 1
00001 1
00010 1
00011 1
01000 1
01001 1
01010 1
01011 1
10000 1
10010 1
10100 1
10110 1
11000 1
11001 1
11100 1
11101 1
.names $abc$16053$new_n1704 latched_stalu reg_next_pc[9] alu_out_q[9] reg_out[9] $abc$16053$new_n1718
00000 1
00001 1
00010 1
00011 1
01000 1
01001 1
01010 1
01011 1
10000 1
10010 1
10100 1
10110 1
11000 1
11001 1
11100 1
11101 1
.names $abc$16053$new_n1704 $abc$16053$new_n1720 reg_next_pc[15] $abc$16053$new_n1719
000 1
010 1
110 1
111 1
.names latched_stalu alu_out_q[15] reg_out[15] $abc$16053$new_n1720
000 1
010 1
100 1
101 1
.names $abc$16053$new_n1704 latched_stalu reg_next_pc[14] alu_out_q[14] reg_out[14] $abc$16053$new_n1721
00000 1
00001 1
00010 1
00011 1
01000 1
01001 1
01010 1
01011 1
10000 1
10010 1
10100 1
10110 1
11000 1
11001 1
11100 1
11101 1
.names $abc$16053$new_n1704 latched_stalu reg_next_pc[13] alu_out_q[13] reg_out[13] $abc$16053$new_n1722
00000 1
00001 1
00010 1
00011 1
01000 1
01001 1
01010 1
01011 1
10000 1
10010 1
10100 1
10110 1
11000 1
11001 1
11100 1
11101 1
.names $abc$16053$new_n1704 $abc$16053$new_n1724 reg_next_pc[12] $abc$16053$new_n1723
000 1
010 1
110 1
111 1
.names latched_stalu alu_out_q[12] reg_out[12] $abc$16053$new_n1724
000 1
010 1
100 1
101 1
.names $abc$16053$new_n1704 $abc$16053$new_n1726 reg_next_pc[19] $abc$16053$new_n1725
000 1
010 1
110 1
111 1
.names latched_stalu alu_out_q[19] reg_out[19] $abc$16053$new_n1726
000 1
010 1
100 1
101 1
.names $abc$16053$new_n1704 latched_stalu reg_next_pc[18] alu_out_q[18] reg_out[18] $abc$16053$new_n1727
00000 1
00001 1
00010 1
00011 1
01000 1
01001 1
01010 1
01011 1
10000 1
10010 1
10100 1
10110 1
11000 1
11001 1
11100 1
11101 1
.names $abc$16053$new_n1704 latched_stalu reg_next_pc[17] alu_out_q[17] reg_out[17] $abc$16053$new_n1728
00000 1
00001 1
00010 1
00011 1
01000 1
01001 1
01010 1
01011 1
10000 1
10010 1
10100 1
10110 1
11000 1
11001 1
11100 1
11101 1
.names $abc$16053$new_n1704 $abc$16053$new_n1730 reg_next_pc[16] $abc$16053$new_n1729
000 1
010 1
110 1
111 1
.names latched_stalu alu_out_q[16] reg_out[16] $abc$16053$new_n1730
000 1
010 1
100 1
101 1
.names $abc$16053$new_n1704 $abc$16053$new_n1732 reg_next_pc[21] $abc$16053$new_n1731
000 1
010 1
110 1
111 1
.names latched_stalu alu_out_q[21] reg_out[21] $abc$16053$new_n1732
000 1
010 1
100 1
101 1
.names $abc$16053$new_n1704 $abc$16053$new_n1734 reg_next_pc[20] $abc$16053$new_n1733
000 1
010 1
110 1
111 1
.names latched_stalu alu_out_q[20] reg_out[20] $abc$16053$new_n1734
000 1
010 1
100 1
101 1
.names $abc$16053$new_n1704 $abc$16053$new_n1736 reg_next_pc[22] $abc$16053$new_n1735
000 1
010 1
110 1
111 1
.names latched_stalu alu_out_q[22] reg_out[22] $abc$16053$new_n1736
000 1
010 1
100 1
101 1
.names $abc$16053$new_n1704 $abc$16053$new_n1738 reg_next_pc[23] $abc$16053$new_n1737
000 1
010 1
110 1
111 1
.names latched_stalu alu_out_q[23] reg_out[23] $abc$16053$new_n1738
000 1
010 1
100 1
101 1
.names $abc$16053$new_n1704 $abc$16053$new_n1740 reg_next_pc[27] $abc$16053$new_n1739
000 1
010 1
110 1
111 1
.names latched_stalu alu_out_q[27] reg_out[27] $abc$16053$new_n1740
000 1
010 1
100 1
101 1
.names $abc$16053$new_n1704 $abc$16053$new_n1742 reg_next_pc[26] $abc$16053$new_n1741
000 1
010 1
110 1
111 1
.names latched_stalu alu_out_q[26] reg_out[26] $abc$16053$new_n1742
000 1
010 1
100 1
101 1
.names $abc$16053$new_n1704 $abc$16053$new_n1744 reg_next_pc[25] $abc$16053$new_n1743
000 1
010 1
110 1
111 1
.names latched_stalu alu_out_q[25] reg_out[25] $abc$16053$new_n1744
000 1
010 1
100 1
101 1
.names $abc$16053$new_n1704 $abc$16053$new_n1746 reg_next_pc[24] $abc$16053$new_n1745
000 1
010 1
110 1
111 1
.names latched_stalu alu_out_q[24] reg_out[24] $abc$16053$new_n1746
000 1
010 1
100 1
101 1
.names $abc$16053$new_n1704 latched_stalu reg_next_pc[29] alu_out_q[29] reg_out[29] $abc$16053$new_n1747
00000 1
00001 1
00010 1
00011 1
01000 1
01001 1
01010 1
01011 1
10000 1
10010 1
10100 1
10110 1
11000 1
11001 1
11100 1
11101 1
.names $abc$16053$new_n1704 $abc$16053$new_n1749 reg_next_pc[28] $abc$16053$new_n1748
000 1
010 1
110 1
111 1
.names latched_stalu alu_out_q[28] reg_out[28] $abc$16053$new_n1749
000 1
010 1
100 1
101 1
.names $abc$16053$new_n1704 latched_stalu reg_next_pc[30] alu_out_q[30] reg_out[30] $abc$16053$new_n1750
00000 1
00001 1
00010 1
00011 1
01000 1
01001 1
01010 1
01011 1
10000 1
10010 1
10100 1
10110 1
11000 1
11001 1
11100 1
11101 1
.names $abc$16053$new_n1748 decoded_imm_j[28] decoded_imm_j[29] $abc$16053$new_n1747 $abc$16053$new_n1752 $abc$16053$new_n1751
00001 1
00010 1
00011 1
00111 1
01010 1
01011 1
10000 1
10001 1
10010 1
10011 1
10110 1
10111 1
11001 1
11010 1
11011 1
11111 1
.names $abc$16053$new_n1741 decoded_imm_j[26] decoded_imm_j[27] $abc$16053$new_n1739 $abc$16053$new_n1753 $abc$16053$new_n1752
00001 1
00010 1
00011 1
00111 1
01010 1
01011 1
10000 1
10001 1
10010 1
10011 1
10110 1
10111 1
11001 1
11010 1
11011 1
11111 1
.names $abc$16053$new_n1745 decoded_imm_j[24] decoded_imm_j[25] $abc$16053$new_n1743 $abc$16053$new_n1754 $abc$16053$new_n1753
00001 1
00010 1
00011 1
00111 1
01010 1
01011 1
10000 1
10001 1
10010 1
10011 1
10110 1
10111 1
11001 1
11010 1
11011 1
11111 1
.names $abc$16053$new_n1735 decoded_imm_j[22] decoded_imm_j[23] $abc$16053$new_n1737 $abc$16053$new_n1755 $abc$16053$new_n1754
00001 1
00010 1
00011 1
00111 1
01010 1
01011 1
10000 1
10001 1
10010 1
10011 1
10110 1
10111 1
11001 1
11010 1
11011 1
11111 1
.names $abc$16053$new_n1733 decoded_imm_j[20] decoded_imm_j[21] $abc$16053$new_n1731 $abc$16053$new_n1756 $abc$16053$new_n1755
00001 1
00010 1
00011 1
00111 1
01010 1
01011 1
10000 1
10001 1
10010 1
10011 1
10110 1
10111 1
11001 1
11010 1
11011 1
11111 1
.names $abc$16053$new_n1727 decoded_imm_j[18] decoded_imm_j[19] $abc$16053$new_n1725 $abc$16053$new_n1757 $abc$16053$new_n1756
00001 1
00010 1
00011 1
00111 1
01010 1
01011 1
10000 1
10001 1
10010 1
10011 1
10110 1
10111 1
11001 1
11010 1
11011 1
11111 1
.names $abc$16053$new_n1729 decoded_imm_j[16] decoded_imm_j[17] $abc$16053$new_n1728 $abc$16053$new_n1758 $abc$16053$new_n1757
00001 1
00010 1
00011 1
00111 1
01010 1
01011 1
10000 1
10001 1
10010 1
10011 1
10110 1
10111 1
11001 1
11010 1
11011 1
11111 1
.names $abc$16053$new_n1721 decoded_imm_j[14] decoded_imm_j[15] $abc$16053$new_n1719 $abc$16053$new_n1759 $abc$16053$new_n1758
00001 1
00010 1
00011 1
00111 1
01010 1
01011 1
10000 1
10001 1
10010 1
10011 1
10110 1
10111 1
11001 1
11010 1
11011 1
11111 1
.names $abc$16053$new_n1723 decoded_imm_j[12] decoded_imm_j[13] $abc$16053$new_n1722 $abc$16053$new_n1760 $abc$16053$new_n1759
00001 1
00010 1
00011 1
00111 1
01010 1
01011 1
10000 1
10001 1
10010 1
10011 1
10110 1
10111 1
11001 1
11010 1
11011 1
11111 1
.names $abc$16053$new_n1717 decoded_imm_j[10] decoded_imm_j[11] $abc$16053$new_n1715 $abc$16053$new_n1761 $abc$16053$new_n1760
00001 1
00010 1
00011 1
00111 1
01010 1
01011 1
10000 1
10001 1
10010 1
10011 1
10110 1
10111 1
11001 1
11010 1
11011 1
11111 1
.names $abc$16053$new_n1713 decoded_imm_j[8] decoded_imm_j[9] $abc$16053$new_n1718 $abc$16053$new_n1762 $abc$16053$new_n1761
00001 1
00010 1
00011 1
00111 1
01010 1
01011 1
10000 1
10001 1
10010 1
10011 1
10110 1
10111 1
11001 1
11010 1
11011 1
11111 1
.names $abc$16053$new_n1710 decoded_imm_j[6] decoded_imm_j[7] $abc$16053$new_n1711 $abc$16053$new_n1763 $abc$16053$new_n1762
00001 1
00010 1
00011 1
00111 1
01010 1
01011 1
10000 1
10001 1
10010 1
10011 1
10110 1
10111 1
11001 1
11010 1
11011 1
11111 1
.names $abc$16053$new_n1708 decoded_imm_j[4] decoded_imm_j[5] $abc$16053$new_n1707 $abc$16053$new_n1764 $abc$16053$new_n1763
00001 1
00010 1
00011 1
00111 1
01010 1
01011 1
10000 1
10001 1
10010 1
10011 1
10110 1
10111 1
11001 1
11010 1
11011 1
11111 1
.names decoded_imm_j[3] decoded_imm_j[2] $abc$16053$new_n1765 $abc$16053$new_n1706 $abc$16053$new_n1703 $abc$16053$new_n1764
00000 1
00001 1
00010 1
00011 1
00101 1
00110 1
00111 1
01001 1
01010 1
01011 1
01101 1
01111 1
10001 1
10011 1
10111 1
11011 1
.names decoded_imm_j[1] $abc$16053$new_n1704 $abc$16053$new_n1766 reg_next_pc[1] $abc$16053$new_n1765
1001 1
1011 1
1100 1
1101 1
.names latched_stalu alu_out_q[1] reg_out[1] $abc$16053$new_n1766
000 1
010 1
100 1
101 1
.names $abc$16053$new_n1748 decoded_imm_j[28] $abc$16053$new_n1752 $abc$16053$new_n1769
001 1
100 1
101 1
111 1
.names $abc$16053$new_n1778 $abc$16053$new_n1743 $abc$16053$new_n1777
10 1
.names $abc$16053$new_n1692 $abc$16053$new_n1745 $abc$16053$new_n1778
10 1
.names decoded_imm_j[24] $abc$16053$new_n1745 $abc$16053$new_n1754 $abc$16053$new_n1787
000 1
100 1
101 1
110 1
.names $abc$16053$new_n1735 decoded_imm_j[22] $abc$16053$new_n1755 $abc$16053$new_n1793
001 1
100 1
101 1
111 1
.names $abc$16053$new_n1733 decoded_imm_j[20] $abc$16053$new_n1756 $abc$16053$new_n1800
001 1
100 1
101 1
111 1
.names $abc$16053$new_n1809 $abc$16053$new_n1728 $abc$16053$new_n1808
10 1
.names $abc$16053$new_n1696 $abc$16053$new_n1729 $abc$16053$new_n1809
10 1
.names decoded_imm_j[16] $abc$16053$new_n1729 $abc$16053$new_n1758 $abc$16053$new_n1818
000 1
100 1
101 1
110 1
.names $abc$16053$new_n1826 $abc$16053$new_n1722 $abc$16053$new_n1825
10 1
.names $abc$16053$new_n1697 $abc$16053$new_n1723 $abc$16053$new_n1826
10 1
.names $abc$16053$new_n1723 decoded_imm_j[12] $abc$16053$new_n1760 $abc$16053$new_n1835
001 1
100 1
101 1
111 1
.names $abc$16053$new_n1698 $abc$16053$new_n1718 $abc$16053$new_n1842
10 1
.names $abc$16053$new_n1713 decoded_imm_j[8] $abc$16053$new_n1762 $abc$16053$new_n1851
001 1
100 1
101 1
111 1
.names $abc$16053$new_n1710 decoded_imm_j[6] $abc$16053$new_n1763 $abc$16053$new_n1858
001 1
100 1
101 1
111 1
.names $abc$16053$new_n1612 decoder_trigger reg_next_pc[6] $abc$16053$new_n1860 $abc$16053$new_n1710 $abc$16053$auto$rtlil.cc:2693:MuxGate$14659
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10000 1
10010 1
10100 1
10110 1
11010 1
11011 1
11110 1
11111 1
.names instr_jal $abc$16053$new_n1710 decoded_imm_j[6] $abc$16053$new_n1763 $abc$16053$new_n1701 $abc$16053$new_n1860
00000 1
00010 1
00100 1
00110 1
01001 1
01011 1
01101 1
01111 1
10010 1
10011 1
10100 1
10101 1
11000 1
11001 1
11110 1
11111 1
.names $abc$16053$new_n1612 decoder_trigger reg_next_pc[4] $abc$16053$new_n1866 $abc$16053$new_n1708 $abc$16053$auto$rtlil.cc:2693:MuxGate$14663
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10000 1
10010 1
10100 1
10110 1
11010 1
11011 1
11110 1
11111 1
.names instr_jal $abc$16053$new_n1708 decoded_imm_j[4] $abc$16053$new_n1764 $abc$16053$new_n1702 $abc$16053$new_n1866
00000 1
00010 1
00100 1
00110 1
01001 1
01011 1
01101 1
01111 1
10010 1
10011 1
10100 1
10101 1
11000 1
11001 1
11110 1
11111 1
.names $abc$16053$new_n1612 $abc$16053$new_n1872 reg_next_pc[2] $abc$16053$new_n1706 decoder_trigger $abc$16053$auto$rtlil.cc:2693:MuxGate$14667
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10011 1
10100 1
10101 1
10111 1
.names decoder_trigger $abc$16053$new_n1706 decoded_imm_j[2] $abc$16053$new_n1765 instr_jal $abc$16053$new_n1872
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
11001 1
11111 1
.names $abc$16053$new_n1874 reg_next_pc[1] $abc$16053$new_n1612 $abc$16053$auto$rtlil.cc:2693:MuxGate$14669
010 1
100 1
101 1
110 1
111 1
.names $abc$16053$new_n1612 $abc$16053$new_n1875 decoder_trigger instr_jal decoded_imm_j[1] $abc$16053$new_n1874
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
11111 1
.names $abc$16053$new_n1704 $abc$16053$new_n1766 reg_next_pc[1] $abc$16053$new_n1875
000 1
010 1
110 1
111 1
.names reg_next_pc[0] $abc$16053$new_n1612 $abc$16053$new_n1704 $abc$16053$auto$rtlil.cc:2693:MuxGate$14671
100 1
101 1
110 1
.names $abc$16053$new_n1612 $abc$16053$new_n1750 reg_pc[30] $abc$16053$auto$rtlil.cc:2693:MuxGate$14673
001 1
011 1
100 1
101 1
.names $abc$16053$new_n1612 $abc$16053$new_n1747 reg_pc[29] $abc$16053$auto$rtlil.cc:2693:MuxGate$14675
001 1
011 1
100 1
101 1
.names $abc$16053$new_n1612 $abc$16053$new_n1748 reg_pc[28] $abc$16053$auto$rtlil.cc:2693:MuxGate$14677
001 1
011 1
100 1
101 1
.names $abc$16053$new_n1612 $abc$16053$new_n1739 reg_pc[27] $abc$16053$auto$rtlil.cc:2693:MuxGate$14679
001 1
011 1
100 1
101 1
.names $abc$16053$new_n1612 $abc$16053$new_n1741 reg_pc[26] $abc$16053$auto$rtlil.cc:2693:MuxGate$14681
001 1
011 1
100 1
101 1
.names $abc$16053$new_n1612 $abc$16053$new_n1743 reg_pc[25] $abc$16053$auto$rtlil.cc:2693:MuxGate$14683
001 1
011 1
100 1
101 1
.names $abc$16053$new_n1612 $abc$16053$new_n1745 reg_pc[24] $abc$16053$auto$rtlil.cc:2693:MuxGate$14685
001 1
011 1
100 1
101 1
.names $abc$16053$new_n1612 $abc$16053$new_n1737 reg_pc[23] $abc$16053$auto$rtlil.cc:2693:MuxGate$14687
001 1
011 1
100 1
101 1
.names $abc$16053$new_n1612 $abc$16053$new_n1735 reg_pc[22] $abc$16053$auto$rtlil.cc:2693:MuxGate$14689
001 1
011 1
100 1
101 1
.names $abc$16053$new_n1612 $abc$16053$new_n1731 reg_pc[21] $abc$16053$auto$rtlil.cc:2693:MuxGate$14691
001 1
011 1
100 1
101 1
.names $abc$16053$new_n1612 $abc$16053$new_n1733 reg_pc[20] $abc$16053$auto$rtlil.cc:2693:MuxGate$14693
001 1
011 1
100 1
101 1
.names $abc$16053$new_n1612 $abc$16053$new_n1725 reg_pc[19] $abc$16053$auto$rtlil.cc:2693:MuxGate$14695
001 1
011 1
100 1
101 1
.names $abc$16053$new_n1612 $abc$16053$new_n1727 reg_pc[18] $abc$16053$auto$rtlil.cc:2693:MuxGate$14697
001 1
011 1
100 1
101 1
.names $abc$16053$new_n1612 $abc$16053$new_n1728 reg_pc[17] $abc$16053$auto$rtlil.cc:2693:MuxGate$14699
001 1
011 1
100 1
101 1
.names $abc$16053$new_n1612 $abc$16053$new_n1729 reg_pc[16] $abc$16053$auto$rtlil.cc:2693:MuxGate$14701
001 1
011 1
100 1
101 1
.names $abc$16053$new_n1612 $abc$16053$new_n1719 reg_pc[15] $abc$16053$auto$rtlil.cc:2693:MuxGate$14703
001 1
011 1
100 1
101 1
.names $abc$16053$new_n1612 $abc$16053$new_n1721 reg_pc[14] $abc$16053$auto$rtlil.cc:2693:MuxGate$14705
001 1
011 1
100 1
101 1
.names $abc$16053$new_n1612 $abc$16053$new_n1722 reg_pc[13] $abc$16053$auto$rtlil.cc:2693:MuxGate$14707
001 1
011 1
100 1
101 1
.names $abc$16053$new_n1612 $abc$16053$new_n1723 reg_pc[12] $abc$16053$auto$rtlil.cc:2693:MuxGate$14709
001 1
011 1
100 1
101 1
.names $abc$16053$new_n1612 $abc$16053$new_n1715 reg_pc[11] $abc$16053$auto$rtlil.cc:2693:MuxGate$14711
001 1
011 1
100 1
101 1
.names $abc$16053$new_n1612 $abc$16053$new_n1717 reg_pc[10] $abc$16053$auto$rtlil.cc:2693:MuxGate$14713
001 1
011 1
100 1
101 1
.names $abc$16053$new_n1612 $abc$16053$new_n1718 reg_pc[9] $abc$16053$auto$rtlil.cc:2693:MuxGate$14715
001 1
011 1
100 1
101 1
.names $abc$16053$new_n1612 $abc$16053$new_n1713 reg_pc[8] $abc$16053$auto$rtlil.cc:2693:MuxGate$14717
001 1
011 1
100 1
101 1
.names $abc$16053$new_n1612 $abc$16053$new_n1711 reg_pc[7] $abc$16053$auto$rtlil.cc:2693:MuxGate$14719
001 1
011 1
100 1
101 1
.names $abc$16053$new_n1612 $abc$16053$new_n1710 reg_pc[6] $abc$16053$auto$rtlil.cc:2693:MuxGate$14721
001 1
011 1
100 1
101 1
.names $abc$16053$new_n1612 $abc$16053$new_n1707 reg_pc[5] $abc$16053$auto$rtlil.cc:2693:MuxGate$14723
001 1
011 1
100 1
101 1
.names $abc$16053$new_n1612 $abc$16053$new_n1708 reg_pc[4] $abc$16053$auto$rtlil.cc:2693:MuxGate$14725
001 1
011 1
100 1
101 1
.names $abc$16053$new_n1612 $abc$16053$new_n1703 reg_pc[3] $abc$16053$auto$rtlil.cc:2693:MuxGate$14727
001 1
011 1
100 1
101 1
.names $abc$16053$new_n1612 $abc$16053$new_n1706 reg_pc[2] $abc$16053$auto$rtlil.cc:2693:MuxGate$14729
001 1
011 1
100 1
101 1
.names $abc$16053$new_n1612 $abc$16053$new_n1875 reg_pc[1] $abc$16053$auto$rtlil.cc:2693:MuxGate$14731
001 1
011 1
100 1
101 1
.names $abc$16053$new_n1612 reg_pc[0] reg_next_pc[0] $abc$16053$new_n1704 $abc$16053$auto$rtlil.cc:2693:MuxGate$14733
0100 1
0101 1
0110 1
0111 1
1010 1
1110 1
.names count_instr[62] $abc$16053$new_n1909 $abc$16053$auto$rtlil.cc:2693:MuxGate$14735
01 1
10 1
.names count_instr[58] count_instr[59] count_instr[60] count_instr[61] $abc$16053$new_n1910 $abc$16053$new_n1909
11111 1
.names count_instr[54] count_instr[55] count_instr[56] count_instr[57] $abc$16053$new_n1911 $abc$16053$new_n1910
11111 1
.names count_instr[50] count_instr[51] count_instr[52] count_instr[53] $abc$16053$new_n1912 $abc$16053$new_n1911
11111 1
.names count_instr[46] count_instr[47] count_instr[48] count_instr[49] $abc$16053$new_n1913 $abc$16053$new_n1912
11111 1
.names count_instr[42] count_instr[43] count_instr[44] count_instr[45] $abc$16053$new_n1914 $abc$16053$new_n1913
11111 1
.names count_instr[38] count_instr[39] count_instr[40] count_instr[41] $abc$16053$new_n1915 $abc$16053$new_n1914
11111 1
.names count_instr[34] count_instr[35] count_instr[36] count_instr[37] $abc$16053$new_n1916 $abc$16053$new_n1915
11111 1
.names count_instr[30] count_instr[31] count_instr[32] count_instr[33] $abc$16053$new_n1917 $abc$16053$new_n1916
11111 1
.names count_instr[26] count_instr[27] count_instr[28] count_instr[29] $abc$16053$new_n1918 $abc$16053$new_n1917
11111 1
.names count_instr[22] count_instr[23] count_instr[24] count_instr[25] $abc$16053$new_n1919 $abc$16053$new_n1918
11111 1
.names count_instr[18] count_instr[19] count_instr[20] count_instr[21] $abc$16053$new_n1920 $abc$16053$new_n1919
11111 1
.names count_instr[14] count_instr[15] count_instr[16] count_instr[17] $abc$16053$new_n1921 $abc$16053$new_n1920
11111 1
.names count_instr[10] count_instr[11] count_instr[12] count_instr[13] $abc$16053$new_n1922 $abc$16053$new_n1921
11111 1
.names count_instr[6] count_instr[7] count_instr[8] count_instr[9] $abc$16053$new_n1923 $abc$16053$new_n1922
11111 1
.names count_instr[2] count_instr[3] count_instr[4] count_instr[5] $abc$16053$new_n1924 $abc$16053$new_n1923
11111 1
.names decoder_trigger count_instr[0] count_instr[1] $abc$16053$new_n1614 $abc$16053$new_n1613 $abc$16053$new_n1924
11111 1
.names count_instr[61] count_instr[58] count_instr[59] count_instr[60] $abc$16053$new_n1910 $abc$16053$auto$rtlil.cc:2693:MuxGate$14737
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
.names count_instr[60] count_instr[58] count_instr[59] $abc$16053$new_n1910 $abc$16053$auto$rtlil.cc:2693:MuxGate$14739
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names count_instr[59] count_instr[58] $abc$16053$new_n1910 $abc$16053$auto$rtlil.cc:2693:MuxGate$14741
011 1
100 1
101 1
110 1
.names count_instr[58] $abc$16053$new_n1910 $abc$16053$auto$rtlil.cc:2693:MuxGate$14743
01 1
10 1
.names count_instr[57] count_instr[54] count_instr[55] count_instr[56] $abc$16053$new_n1911 $abc$16053$auto$rtlil.cc:2693:MuxGate$14745
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
.names count_instr[56] count_instr[54] count_instr[55] $abc$16053$new_n1911 $abc$16053$auto$rtlil.cc:2693:MuxGate$14747
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names count_instr[55] count_instr[54] $abc$16053$new_n1911 $abc$16053$auto$rtlil.cc:2693:MuxGate$14749
011 1
100 1
101 1
110 1
.names count_instr[54] $abc$16053$new_n1911 $abc$16053$auto$rtlil.cc:2693:MuxGate$14751
01 1
10 1
.names count_instr[53] count_instr[50] count_instr[51] count_instr[52] $abc$16053$new_n1912 $abc$16053$auto$rtlil.cc:2693:MuxGate$14753
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
.names count_instr[52] count_instr[50] count_instr[51] $abc$16053$new_n1912 $abc$16053$auto$rtlil.cc:2693:MuxGate$14755
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names count_instr[51] count_instr[50] $abc$16053$new_n1912 $abc$16053$auto$rtlil.cc:2693:MuxGate$14757
011 1
100 1
101 1
110 1
.names count_instr[50] $abc$16053$new_n1912 $abc$16053$auto$rtlil.cc:2693:MuxGate$14759
01 1
10 1
.names count_instr[49] count_instr[46] count_instr[47] count_instr[48] $abc$16053$new_n1913 $abc$16053$auto$rtlil.cc:2693:MuxGate$14761
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
.names count_instr[48] count_instr[46] count_instr[47] $abc$16053$new_n1913 $abc$16053$auto$rtlil.cc:2693:MuxGate$14763
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names count_instr[47] count_instr[46] $abc$16053$new_n1913 $abc$16053$auto$rtlil.cc:2693:MuxGate$14765
011 1
100 1
101 1
110 1
.names count_instr[46] $abc$16053$new_n1913 $abc$16053$auto$rtlil.cc:2693:MuxGate$14767
01 1
10 1
.names count_instr[45] count_instr[42] count_instr[43] count_instr[44] $abc$16053$new_n1914 $abc$16053$auto$rtlil.cc:2693:MuxGate$14769
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
.names count_instr[44] count_instr[42] count_instr[43] $abc$16053$new_n1914 $abc$16053$auto$rtlil.cc:2693:MuxGate$14771
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names count_instr[43] count_instr[42] $abc$16053$new_n1914 $abc$16053$auto$rtlil.cc:2693:MuxGate$14773
011 1
100 1
101 1
110 1
.names count_instr[42] $abc$16053$new_n1914 $abc$16053$auto$rtlil.cc:2693:MuxGate$14775
01 1
10 1
.names count_instr[41] count_instr[38] count_instr[39] count_instr[40] $abc$16053$new_n1915 $abc$16053$auto$rtlil.cc:2693:MuxGate$14777
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
.names count_instr[40] count_instr[38] count_instr[39] $abc$16053$new_n1915 $abc$16053$auto$rtlil.cc:2693:MuxGate$14779
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names count_instr[39] count_instr[38] $abc$16053$new_n1915 $abc$16053$auto$rtlil.cc:2693:MuxGate$14781
011 1
100 1
101 1
110 1
.names count_instr[38] $abc$16053$new_n1915 $abc$16053$auto$rtlil.cc:2693:MuxGate$14783
01 1
10 1
.names count_instr[37] count_instr[34] count_instr[35] count_instr[36] $abc$16053$new_n1916 $abc$16053$auto$rtlil.cc:2693:MuxGate$14785
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
.names count_instr[36] count_instr[34] count_instr[35] $abc$16053$new_n1916 $abc$16053$auto$rtlil.cc:2693:MuxGate$14787
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names count_instr[35] count_instr[34] $abc$16053$new_n1916 $abc$16053$auto$rtlil.cc:2693:MuxGate$14789
011 1
100 1
101 1
110 1
.names count_instr[34] $abc$16053$new_n1916 $abc$16053$auto$rtlil.cc:2693:MuxGate$14791
01 1
10 1
.names count_instr[33] count_instr[30] count_instr[31] count_instr[32] $abc$16053$new_n1917 $abc$16053$auto$rtlil.cc:2693:MuxGate$14793
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
.names count_instr[32] count_instr[30] count_instr[31] $abc$16053$new_n1917 $abc$16053$auto$rtlil.cc:2693:MuxGate$14795
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names count_instr[31] count_instr[30] $abc$16053$new_n1917 $abc$16053$auto$rtlil.cc:2693:MuxGate$14797
011 1
100 1
101 1
110 1
.names count_instr[30] $abc$16053$new_n1917 $abc$16053$auto$rtlil.cc:2693:MuxGate$14799
01 1
10 1
.names count_instr[29] count_instr[26] count_instr[27] count_instr[28] $abc$16053$new_n1918 $abc$16053$auto$rtlil.cc:2693:MuxGate$14801
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
.names count_instr[28] count_instr[26] count_instr[27] $abc$16053$new_n1918 $abc$16053$auto$rtlil.cc:2693:MuxGate$14803
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names count_instr[27] count_instr[26] $abc$16053$new_n1918 $abc$16053$auto$rtlil.cc:2693:MuxGate$14805
011 1
100 1
101 1
110 1
.names count_instr[26] $abc$16053$new_n1918 $abc$16053$auto$rtlil.cc:2693:MuxGate$14807
01 1
10 1
.names count_instr[25] count_instr[22] count_instr[23] count_instr[24] $abc$16053$new_n1919 $abc$16053$auto$rtlil.cc:2693:MuxGate$14809
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
.names count_instr[24] count_instr[22] count_instr[23] $abc$16053$new_n1919 $abc$16053$auto$rtlil.cc:2693:MuxGate$14811
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names count_instr[23] count_instr[22] $abc$16053$new_n1919 $abc$16053$auto$rtlil.cc:2693:MuxGate$14813
011 1
100 1
101 1
110 1
.names count_instr[22] $abc$16053$new_n1919 $abc$16053$auto$rtlil.cc:2693:MuxGate$14815
01 1
10 1
.names count_instr[21] count_instr[18] count_instr[19] count_instr[20] $abc$16053$new_n1920 $abc$16053$auto$rtlil.cc:2693:MuxGate$14817
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
.names count_instr[20] count_instr[18] count_instr[19] $abc$16053$new_n1920 $abc$16053$auto$rtlil.cc:2693:MuxGate$14819
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names count_instr[19] count_instr[18] $abc$16053$new_n1920 $abc$16053$auto$rtlil.cc:2693:MuxGate$14821
011 1
100 1
101 1
110 1
.names count_instr[18] $abc$16053$new_n1920 $abc$16053$auto$rtlil.cc:2693:MuxGate$14823
01 1
10 1
.names count_instr[17] count_instr[16] $abc$16053$new_n1970 $abc$16053$auto$rtlil.cc:2693:MuxGate$14825
011 1
100 1
101 1
110 1
.names count_instr[14] count_instr[15] $abc$16053$new_n1921 $abc$16053$new_n1970
111 1
.names count_instr[16] $abc$16053$new_n1970 $abc$16053$auto$rtlil.cc:2693:MuxGate$14827
01 1
10 1
.names count_instr[15] count_instr[14] $abc$16053$new_n1921 $abc$16053$auto$rtlil.cc:2693:MuxGate$14829
011 1
100 1
101 1
110 1
.names count_instr[14] $abc$16053$new_n1921 $abc$16053$auto$rtlil.cc:2693:MuxGate$14831
01 1
10 1
.names count_instr[13] count_instr[12] $abc$16053$new_n1975 $abc$16053$auto$rtlil.cc:2693:MuxGate$14833
011 1
100 1
101 1
110 1
.names count_instr[10] count_instr[11] $abc$16053$new_n1922 $abc$16053$new_n1975
111 1
.names count_instr[12] $abc$16053$new_n1975 $abc$16053$auto$rtlil.cc:2693:MuxGate$14835
01 1
10 1
.names count_instr[11] count_instr[10] $abc$16053$new_n1922 $abc$16053$auto$rtlil.cc:2693:MuxGate$14837
011 1
100 1
101 1
110 1
.names count_instr[10] $abc$16053$new_n1922 $abc$16053$auto$rtlil.cc:2693:MuxGate$14839
01 1
10 1
.names count_instr[9] count_instr[8] $abc$16053$new_n1980 $abc$16053$auto$rtlil.cc:2693:MuxGate$14841
011 1
100 1
101 1
110 1
.names count_instr[6] count_instr[7] $abc$16053$new_n1923 $abc$16053$new_n1980
111 1
.names count_instr[8] $abc$16053$new_n1980 $abc$16053$auto$rtlil.cc:2693:MuxGate$14843
01 1
10 1
.names count_instr[7] count_instr[6] $abc$16053$new_n1923 $abc$16053$auto$rtlil.cc:2693:MuxGate$14845
011 1
100 1
101 1
110 1
.names count_instr[6] $abc$16053$new_n1923 $abc$16053$auto$rtlil.cc:2693:MuxGate$14847
01 1
10 1
.names count_instr[5] count_instr[3] count_instr[4] $abc$16053$new_n1985 $abc$16053$auto$rtlil.cc:2693:MuxGate$14849
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names count_instr[2] $abc$16053$new_n1924 $abc$16053$new_n1985
11 1
.names count_instr[4] count_instr[3] $abc$16053$new_n1985 $abc$16053$auto$rtlil.cc:2693:MuxGate$14851
011 1
100 1
101 1
110 1
.names count_instr[3] $abc$16053$new_n1985 $abc$16053$auto$rtlil.cc:2693:MuxGate$14853
01 1
10 1
.names count_instr[2] $abc$16053$new_n1924 $abc$16053$auto$rtlil.cc:2693:MuxGate$14855
01 1
10 1
.names count_instr[1] decoder_trigger count_instr[0] $abc$16053$new_n1612 $abc$16053$auto$rtlil.cc:2693:MuxGate$14857
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names count_instr[0] $abc$16053$new_n1991 $abc$16053$auto$rtlil.cc:2693:MuxGate$14859
01 1
10 1
.names decoder_trigger $abc$16053$new_n1612 $abc$16053$new_n1991
11 1
.names $abc$16053$new_n1472 mem_rdata[11] mem_rdata_q[11] mem_rdata_latched[11]
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1472 mem_rdata[6] mem_rdata_q[6] mem_rdata_latched[6]
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1472 mem_rdata[5] mem_rdata_q[5] mem_rdata_latched[5]
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1472 mem_rdata[4] mem_rdata_q[4] mem_rdata_latched[4]
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1472 mem_rdata[3] mem_rdata_q[3] mem_rdata_latched[3]
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1472 mem_rdata[2] mem_rdata_q[2] mem_rdata_latched[2]
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1472 mem_rdata[1] mem_rdata_q[1] mem_rdata_latched[1]
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1472 mem_rdata[0] mem_rdata_q[0] mem_rdata_latched[0]
001 1
011 1
110 1
111 1
.names $abc$16053$new_n2033 $abc$16053$new_n2001 pcpi_rs1[29] $abc$16053$auto$rtlil.cc:2693:MuxGate$14923
001 1
011 1
100 1
101 1
.names $abc$16053$new_n2017 pcpi_rs1[29] decoded_imm[29] $abc$16053$new_n2002 $abc$16053$new_n2019 $abc$16053$new_n2001
10001 1
10010 1
10011 1
10100 1
10101 1
10111 1
11000 1
11001 1
11011 1
11101 1
11110 1
11111 1
.names pcpi_rs1[27] decoded_imm[27] pcpi_rs1[28] decoded_imm[28] $abc$16053$new_n2003 $abc$16053$new_n2002
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11000 1
11001 1
.names pcpi_rs1[25] decoded_imm[25] pcpi_rs1[26] decoded_imm[26] $abc$16053$new_n2004 $abc$16053$new_n2003
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11000 1
11001 1
.names pcpi_rs1[23] decoded_imm[23] pcpi_rs1[24] decoded_imm[24] $abc$16053$new_n2005 $abc$16053$new_n2004
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11000 1
11001 1
.names pcpi_rs1[21] decoded_imm[21] pcpi_rs1[22] decoded_imm[22] $abc$16053$new_n2006 $abc$16053$new_n2005
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11000 1
11001 1
.names pcpi_rs1[19] decoded_imm[19] pcpi_rs1[20] decoded_imm[20] $abc$16053$new_n2007 $abc$16053$new_n2006
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11000 1
11001 1
.names pcpi_rs1[17] decoded_imm[17] pcpi_rs1[18] decoded_imm[18] $abc$16053$new_n2008 $abc$16053$new_n2007
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11000 1
11001 1
.names pcpi_rs1[15] decoded_imm[15] pcpi_rs1[16] decoded_imm[16] $abc$16053$new_n2009 $abc$16053$new_n2008
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11000 1
11001 1
.names pcpi_rs1[13] decoded_imm[13] pcpi_rs1[14] decoded_imm[14] $abc$16053$new_n2010 $abc$16053$new_n2009
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11000 1
11001 1
.names pcpi_rs1[11] decoded_imm[11] pcpi_rs1[12] decoded_imm[12] $abc$16053$new_n2011 $abc$16053$new_n2010
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11000 1
11001 1
.names pcpi_rs1[9] decoded_imm[9] pcpi_rs1[10] decoded_imm[10] $abc$16053$new_n2012 $abc$16053$new_n2011
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11000 1
11001 1
.names pcpi_rs1[7] decoded_imm[7] pcpi_rs1[8] decoded_imm[8] $abc$16053$new_n2013 $abc$16053$new_n2012
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11000 1
11001 1
.names pcpi_rs1[5] decoded_imm[5] pcpi_rs1[6] decoded_imm[6] $abc$16053$new_n2014 $abc$16053$new_n2013
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11000 1
11001 1
.names pcpi_rs1[3] decoded_imm[3] pcpi_rs1[4] decoded_imm[4] $abc$16053$new_n2015 $abc$16053$new_n2014
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11000 1
11001 1
.names pcpi_rs1[2] decoded_imm[2] $abc$16053$new_n2016 $abc$16053$new_n2015
000 1
001 1
011 1
101 1
.names pcpi_rs1[0] decoded_imm[0] pcpi_rs1[1] decoded_imm[1] $abc$16053$new_n2016
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
1100 1
.names $abc$16053$new_n2023 $abc$16053$new_n2029 $abc$16053$new_n2018 $abc$16053$new_n2032 reg_pc[29] $abc$16053$new_n2017
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
01000 1
01001 1
01010 1
01011 1
.names $abc$16053$new_n2019 $abc$16053$new_n2022 $abc$16053$new_n2018
10 1
.names $abc$16053$new_n2021 $abc$16053$new_n2020 $abc$16053$new_n2019
00 1
.names $abc$16053$new_n1611 cpu_state[1] cpu_state[3] cpu_state[0] cpu_state[2] $abc$16053$new_n2020
11000 1
.names cpu_state[0] $abc$16053$new_n1611 cpu_state[3] cpu_state[1] cpu_state[2] $abc$16053$new_n2021
11000 1
.names $abc$16053$new_n1611 cpu_state[2] cpu_state[3] cpu_state[1] cpu_state[0] $abc$16053$new_n2022
11000 1
.names $abc$16053$new_n2022 $abc$16053$new_n2024 $abc$16053$new_n2028 pcpi_rs1[25] $abc$16053$new_n2025 $abc$16053$new_n2023
10000 1
10001 1
10010 1
10011 1
10111 1
.names $abc$16053$new_n2027 $abc$16053$new_n2025 pcpi_rs1[28] pcpi_rs1[30] $abc$16053$new_n2024
1000 1
1010 1
1100 1
1101 1
.names $abc$16053$new_n2026 instr_srl instr_srli $abc$16053$new_n2025
100 1
.names instr_sra instr_srai $abc$16053$new_n2026
00 1
.names reg_sh[3] reg_sh[2] reg_sh[4] $abc$16053$new_n2027
000 1
.names $abc$16053$new_n2027 $abc$16053$new_n2026 pcpi_rs1[31] $abc$16053$new_n2028
000 1
010 1
011 1
.names $abc$16053$new_n2030 $abc$16053$auto$mem.cc:1172:emulate_transparency$4923 $abc$16053$auto$mem.cc:1145:emulate_transparency$4906[29] $abc$16053$auto$mem.cc:1162:emulate_transparency$4920[29] $abc$16053$new_n2029
1001 1
1011 1
1110 1
1111 1
.names is_lui_auipc_jal $abc$16053$new_n2031 $abc$16053$new_n2030
00 1
.names decoded_rs1[4] decoded_rs1[3] decoded_rs1[2] decoded_rs1[1] decoded_rs1[0] $abc$16053$new_n2031
00000 1
.names is_lui_auipc_jal instr_lui $abc$16053$new_n2032
10 1
.names resetn $abc$16053$new_n2036 $abc$16053$new_n2034 $abc$16053$new_n2035 $abc$16053$new_n2021 $abc$16053$new_n2033
11100 1
11101 1
11110 1
.names $abc$16053$new_n2035 $abc$16053$new_n2020 mem_do_wdata mem_do_rdata $abc$16053$new_n2021 $abc$16053$new_n2034
00000 1
00001 1
00010 1
00100 1
00101 1
00110 1
01000 1
01001 1
01010 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
.names mem_do_prefetch $abc$16053$new_n1549 $abc$16053$new_n2035
11 1
.names $abc$16053$new_n2038 $abc$16053$new_n2018 $abc$16053$new_n2039 cpu_state[2] $abc$16053$new_n1622 $abc$16053$new_n2036
00000 1
00001 1
00100 1
00101 1
01001 1
01011 1
01101 1
01111 1
10000 1
10001 1
10010 1
10011 1
11000 1
11001 1
11010 1
11011 1
.names $abc$16053$new_n2022 $abc$16053$new_n2027 reg_sh[0] reg_sh[1] $abc$16053$new_n2038
1000 1
1001 1
1010 1
1011 1
1101 1
1110 1
1111 1
.names $abc$16053$new_n2025 instr_sll instr_slli $abc$16053$new_n2039
100 1
.names $abc$16053$new_n2033 $abc$16053$new_n3156 pcpi_rs1[28] $abc$16053$new_n2041 $abc$16053$new_n2019 $abc$16053$auto$rtlil.cc:2693:MuxGate$14925
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11010 1
11110 1
.names pcpi_rs1[28] decoded_imm[28] pcpi_rs1[27] decoded_imm[27] $abc$16053$new_n2003 $abc$16053$new_n2041
00010 1
00100 1
00110 1
00111 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11010 1
11100 1
11110 1
11111 1
.names $abc$16053$new_n2018 $abc$16053$new_n2044 reg_pc[28] $abc$16053$new_n2032 $abc$16053$new_n2043
1011 1
1100 1
1101 1
1110 1
1111 1
.names $abc$16053$new_n2030 $abc$16053$auto$mem.cc:1172:emulate_transparency$4923 $abc$16053$auto$mem.cc:1145:emulate_transparency$4906[28] $abc$16053$auto$mem.cc:1162:emulate_transparency$4920[28] $abc$16053$new_n2044
1001 1
1011 1
1110 1
1111 1
.names $abc$16053$new_n2033 pcpi_rs1[27] $abc$16053$new_n2049 $abc$16053$new_n2048 $abc$16053$auto$rtlil.cc:2693:MuxGate$14927
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1011 1
1100 1
1101 1
1111 1
.names pcpi_rs1[27] decoded_imm[27] $abc$16053$new_n2003 $abc$16053$new_n2019 $abc$16053$new_n2048
0000 1
0110 1
1010 1
1100 1
.names $abc$16053$new_n2050 $abc$16053$new_n2052 $abc$16053$new_n2018 $abc$16053$new_n2032 reg_pc[27] $abc$16053$new_n2049
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
01000 1
01001 1
01010 1
01011 1
.names $abc$16053$new_n2051 $abc$16053$new_n2025 $abc$16053$new_n2027 pcpi_rs1[23] pcpi_rs1[31] $abc$16053$new_n2050
10001 1
10011 1
10100 1
10101 1
10110 1
10111 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2022 $abc$16053$new_n2025 $abc$16053$new_n2027 pcpi_rs1[26] pcpi_rs1[28] $abc$16053$new_n2051
10000 1
10001 1
10010 1
10011 1
10101 1
10111 1
11000 1
11001 1
11010 1
11011 1
11110 1
11111 1
.names $abc$16053$new_n2030 $abc$16053$auto$mem.cc:1172:emulate_transparency$4923 $abc$16053$auto$mem.cc:1145:emulate_transparency$4906[27] $abc$16053$auto$mem.cc:1162:emulate_transparency$4920[27] $abc$16053$new_n2052
1001 1
1011 1
1110 1
1111 1
.names $abc$16053$new_n2033 $abc$16053$new_n2055 pcpi_rs1[26] $abc$16053$new_n2054 $abc$16053$new_n2019 $abc$16053$auto$rtlil.cc:2693:MuxGate$14929
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10010 1
10011 1
10101 1
10110 1
10111 1
.names pcpi_rs1[26] decoded_imm[26] pcpi_rs1[25] decoded_imm[25] $abc$16053$new_n2004 $abc$16053$new_n2054
00010 1
00100 1
00110 1
00111 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11010 1
11100 1
11110 1
11111 1
.names $abc$16053$new_n2022 $abc$16053$new_n2056 $abc$16053$new_n2058 $abc$16053$new_n2055
001 1
011 1
110 1
111 1
.names $abc$16053$new_n2027 $abc$16053$new_n2025 $abc$16053$new_n2057 pcpi_rs1[22] pcpi_rs1[30] $abc$16053$new_n2056
00000 1
00010 1
00100 1
00110 1
01000 1
01001 1
01100 1
01101 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2025 pcpi_rs1[25] pcpi_rs1[27] $abc$16053$new_n2057
000 1
010 1
100 1
101 1
.names $abc$16053$new_n2019 $abc$16053$new_n2059 $abc$16053$new_n2032 reg_pc[26] $abc$16053$new_n2058
1000 1
1001 1
1010 1
.names $abc$16053$new_n2030 $abc$16053$auto$mem.cc:1172:emulate_transparency$4923 $abc$16053$auto$mem.cc:1145:emulate_transparency$4906[26] $abc$16053$auto$mem.cc:1162:emulate_transparency$4920[26] $abc$16053$new_n2059
1001 1
1011 1
1110 1
1111 1
.names $abc$16053$new_n2033 pcpi_rs1[25] $abc$16053$new_n2061 $abc$16053$new_n2062 $abc$16053$auto$rtlil.cc:2693:MuxGate$14931
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names pcpi_rs1[25] decoded_imm[25] $abc$16053$new_n2004 $abc$16053$new_n2019 $abc$16053$new_n2061
0010 1
0100 1
1000 1
1110 1
.names $abc$16053$new_n2022 $abc$16053$new_n2063 $abc$16053$new_n2065 $abc$16053$new_n2062
001 1
011 1
110 1
111 1
.names $abc$16053$new_n2027 $abc$16053$new_n2025 $abc$16053$new_n2064 pcpi_rs1[24] pcpi_rs1[26] $abc$16053$new_n2063
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10000 1
10010 1
10100 1
10110 1
11000 1
11001 1
11100 1
11101 1
.names $abc$16053$new_n2025 pcpi_rs1[21] pcpi_rs1[29] $abc$16053$new_n2064
000 1
010 1
100 1
101 1
.names $abc$16053$new_n2019 $abc$16053$new_n2066 $abc$16053$new_n2032 reg_pc[25] $abc$16053$new_n2065
1000 1
1001 1
1010 1
.names $abc$16053$new_n2030 $abc$16053$auto$mem.cc:1172:emulate_transparency$4923 $abc$16053$auto$mem.cc:1145:emulate_transparency$4906[25] $abc$16053$auto$mem.cc:1162:emulate_transparency$4920[25] $abc$16053$new_n2066
1001 1
1011 1
1110 1
1111 1
.names $abc$16053$new_n2033 $abc$16053$new_n2069 pcpi_rs1[24] $abc$16053$new_n2068 $abc$16053$new_n2019 $abc$16053$auto$rtlil.cc:2693:MuxGate$14933
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10010 1
10011 1
10101 1
10110 1
10111 1
.names pcpi_rs1[24] decoded_imm[24] pcpi_rs1[23] decoded_imm[23] $abc$16053$new_n2005 $abc$16053$new_n2068
00010 1
00100 1
00110 1
00111 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11010 1
11100 1
11110 1
11111 1
.names $abc$16053$new_n2022 $abc$16053$new_n2070 $abc$16053$new_n2072 $abc$16053$new_n2069
001 1
011 1
110 1
111 1
.names $abc$16053$new_n2027 $abc$16053$new_n2025 $abc$16053$new_n2071 pcpi_rs1[23] pcpi_rs1[25] $abc$16053$new_n2070
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10000 1
10010 1
10100 1
10110 1
11000 1
11001 1
11100 1
11101 1
.names $abc$16053$new_n2025 pcpi_rs1[20] pcpi_rs1[28] $abc$16053$new_n2071
000 1
010 1
100 1
101 1
.names $abc$16053$new_n2019 $abc$16053$new_n2073 $abc$16053$new_n2032 reg_pc[24] $abc$16053$new_n2072
1000 1
1001 1
1010 1
.names $abc$16053$new_n2030 $abc$16053$auto$mem.cc:1172:emulate_transparency$4923 $abc$16053$auto$mem.cc:1145:emulate_transparency$4906[24] $abc$16053$auto$mem.cc:1162:emulate_transparency$4920[24] $abc$16053$new_n2073
1001 1
1011 1
1110 1
1111 1
.names $abc$16053$new_n2033 pcpi_rs1[23] $abc$16053$new_n2075 $abc$16053$new_n2076 $abc$16053$auto$rtlil.cc:2693:MuxGate$14935
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names pcpi_rs1[23] decoded_imm[23] $abc$16053$new_n2005 $abc$16053$new_n2019 $abc$16053$new_n2075
0010 1
0100 1
1000 1
1110 1
.names $abc$16053$new_n2022 $abc$16053$new_n2077 $abc$16053$new_n2079 $abc$16053$new_n2076
001 1
011 1
110 1
111 1
.names $abc$16053$new_n2027 $abc$16053$new_n2025 $abc$16053$new_n2078 pcpi_rs1[22] pcpi_rs1[24] $abc$16053$new_n2077
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10000 1
10010 1
10100 1
10110 1
11000 1
11001 1
11100 1
11101 1
.names $abc$16053$new_n2025 pcpi_rs1[19] pcpi_rs1[27] $abc$16053$new_n2078
000 1
010 1
100 1
101 1
.names $abc$16053$new_n2019 $abc$16053$new_n2080 $abc$16053$new_n2032 reg_pc[23] $abc$16053$new_n2079
1000 1
1001 1
1010 1
.names $abc$16053$new_n2030 $abc$16053$auto$mem.cc:1172:emulate_transparency$4923 $abc$16053$auto$mem.cc:1145:emulate_transparency$4906[23] $abc$16053$auto$mem.cc:1162:emulate_transparency$4920[23] $abc$16053$new_n2080
1001 1
1011 1
1110 1
1111 1
.names pcpi_rs1[21] decoded_imm[21] $abc$16053$new_n2006 $abc$16053$new_n2084
000 1
001 1
011 1
101 1
.names $abc$16053$new_n2018 $abc$16053$new_n2086 $abc$16053$new_n2032 reg_pc[22] $abc$16053$new_n2085
1000 1
1001 1
1010 1
.names $abc$16053$new_n2030 $abc$16053$auto$mem.cc:1172:emulate_transparency$4923 $abc$16053$auto$mem.cc:1145:emulate_transparency$4906[22] $abc$16053$auto$mem.cc:1162:emulate_transparency$4920[22] $abc$16053$new_n2086
1001 1
1011 1
1110 1
1111 1
.names $abc$16053$new_n2033 $abc$16053$new_n2090 pcpi_rs1[21] $abc$16053$auto$rtlil.cc:2693:MuxGate$14939
001 1
011 1
100 1
101 1
.names $abc$16053$new_n2091 pcpi_rs1[21] decoded_imm[21] $abc$16053$new_n2006 $abc$16053$new_n2019 $abc$16053$new_n2090
10001 1
10010 1
10011 1
10100 1
10101 1
10111 1
11000 1
11001 1
11011 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2092 $abc$16053$new_n2094 $abc$16053$new_n2018 $abc$16053$new_n2032 reg_pc[21] $abc$16053$new_n2091
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
01000 1
01001 1
01010 1
01011 1
.names $abc$16053$new_n2093 $abc$16053$new_n2025 $abc$16053$new_n2027 pcpi_rs1[17] pcpi_rs1[25] $abc$16053$new_n2092
10001 1
10011 1
10100 1
10101 1
10110 1
10111 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2022 $abc$16053$new_n2025 $abc$16053$new_n2027 pcpi_rs1[20] pcpi_rs1[22] $abc$16053$new_n2093
10000 1
10001 1
10010 1
10011 1
10101 1
10111 1
11000 1
11001 1
11010 1
11011 1
11110 1
11111 1
.names $abc$16053$new_n2030 $abc$16053$auto$mem.cc:1172:emulate_transparency$4923 $abc$16053$auto$mem.cc:1145:emulate_transparency$4906[21] $abc$16053$auto$mem.cc:1162:emulate_transparency$4920[21] $abc$16053$new_n2094
1001 1
1011 1
1110 1
1111 1
.names $abc$16053$new_n2033 $abc$16053$new_n2097 pcpi_rs1[20] $abc$16053$new_n2096 $abc$16053$new_n2019 $abc$16053$auto$rtlil.cc:2693:MuxGate$14941
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10010 1
10011 1
10101 1
10110 1
10111 1
.names pcpi_rs1[20] decoded_imm[20] pcpi_rs1[19] decoded_imm[19] $abc$16053$new_n2007 $abc$16053$new_n2096
00010 1
00100 1
00110 1
00111 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11010 1
11100 1
11110 1
11111 1
.names $abc$16053$new_n2022 $abc$16053$new_n2098 $abc$16053$new_n2100 $abc$16053$new_n2097
001 1
011 1
110 1
111 1
.names $abc$16053$new_n2027 $abc$16053$new_n2025 $abc$16053$new_n2099 pcpi_rs1[19] pcpi_rs1[21] $abc$16053$new_n2098
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10000 1
10010 1
10100 1
10110 1
11000 1
11001 1
11100 1
11101 1
.names $abc$16053$new_n2025 pcpi_rs1[16] pcpi_rs1[24] $abc$16053$new_n2099
000 1
010 1
100 1
101 1
.names $abc$16053$new_n2019 $abc$16053$new_n2101 $abc$16053$new_n2032 reg_pc[20] $abc$16053$new_n2100
1000 1
1001 1
1010 1
.names $abc$16053$new_n2030 $abc$16053$auto$mem.cc:1172:emulate_transparency$4923 $abc$16053$auto$mem.cc:1145:emulate_transparency$4906[20] $abc$16053$auto$mem.cc:1162:emulate_transparency$4920[20] $abc$16053$new_n2101
1001 1
1011 1
1110 1
1111 1
.names $abc$16053$new_n2033 pcpi_rs1[19] $abc$16053$new_n2106 $abc$16053$new_n2104 $abc$16053$new_n2103 $abc$16053$auto$rtlil.cc:2693:MuxGate$14943
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names pcpi_rs1[19] decoded_imm[19] $abc$16053$new_n2007 $abc$16053$new_n2019 $abc$16053$new_n2103
0000 1
0110 1
1010 1
1100 1
.names $abc$16053$new_n2018 $abc$16053$new_n2105 reg_pc[19] $abc$16053$new_n2032 $abc$16053$new_n2104
1011 1
1100 1
1101 1
1110 1
1111 1
.names $abc$16053$new_n2030 $abc$16053$auto$mem.cc:1172:emulate_transparency$4923 $abc$16053$auto$mem.cc:1145:emulate_transparency$4906[19] $abc$16053$auto$mem.cc:1162:emulate_transparency$4920[19] $abc$16053$new_n2105
1001 1
1011 1
1110 1
1111 1
.names $abc$16053$new_n2107 $abc$16053$new_n2025 $abc$16053$new_n2027 pcpi_rs1[18] pcpi_rs1[20] $abc$16053$new_n2106
10000 1
10001 1
10010 1
10011 1
10101 1
10111 1
11000 1
11001 1
11010 1
11011 1
11110 1
11111 1
.names $abc$16053$new_n2022 $abc$16053$new_n2025 $abc$16053$new_n2027 pcpi_rs1[15] pcpi_rs1[23] $abc$16053$new_n2107
10001 1
10011 1
10100 1
10101 1
10110 1
10111 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2033 $abc$16053$new_n2110 pcpi_rs1[18] $abc$16053$new_n2109 $abc$16053$new_n2019 $abc$16053$auto$rtlil.cc:2693:MuxGate$14945
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10010 1
10011 1
10101 1
10110 1
10111 1
.names pcpi_rs1[18] decoded_imm[18] pcpi_rs1[17] decoded_imm[17] $abc$16053$new_n2008 $abc$16053$new_n2109
00010 1
00100 1
00110 1
00111 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11010 1
11100 1
11110 1
11111 1
.names $abc$16053$new_n2022 $abc$16053$new_n2111 $abc$16053$new_n2113 $abc$16053$new_n2110
001 1
011 1
110 1
111 1
.names $abc$16053$new_n2027 $abc$16053$new_n2025 $abc$16053$new_n2112 pcpi_rs1[17] pcpi_rs1[19] $abc$16053$new_n2111
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10000 1
10010 1
10100 1
10110 1
11000 1
11001 1
11100 1
11101 1
.names $abc$16053$new_n2025 pcpi_rs1[14] pcpi_rs1[22] $abc$16053$new_n2112
000 1
010 1
100 1
101 1
.names $abc$16053$new_n2019 $abc$16053$new_n2114 $abc$16053$new_n2032 reg_pc[18] $abc$16053$new_n2113
1000 1
1001 1
1010 1
.names $abc$16053$new_n2030 $abc$16053$auto$mem.cc:1172:emulate_transparency$4923 $abc$16053$auto$mem.cc:1145:emulate_transparency$4906[18] $abc$16053$auto$mem.cc:1162:emulate_transparency$4920[18] $abc$16053$new_n2114
1001 1
1011 1
1110 1
1111 1
.names $abc$16053$new_n2033 pcpi_rs1[17] $abc$16053$new_n2116 $abc$16053$new_n2117 $abc$16053$auto$rtlil.cc:2693:MuxGate$14947
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names pcpi_rs1[17] decoded_imm[17] $abc$16053$new_n2008 $abc$16053$new_n2019 $abc$16053$new_n2116
0010 1
0100 1
1000 1
1110 1
.names $abc$16053$new_n2022 $abc$16053$new_n2118 $abc$16053$new_n2120 $abc$16053$new_n2117
001 1
011 1
110 1
111 1
.names $abc$16053$new_n2027 $abc$16053$new_n2025 $abc$16053$new_n2119 pcpi_rs1[16] pcpi_rs1[18] $abc$16053$new_n2118
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10000 1
10010 1
10100 1
10110 1
11000 1
11001 1
11100 1
11101 1
.names $abc$16053$new_n2025 pcpi_rs1[13] pcpi_rs1[21] $abc$16053$new_n2119
000 1
010 1
100 1
101 1
.names $abc$16053$new_n2019 $abc$16053$new_n2121 $abc$16053$new_n2032 reg_pc[17] $abc$16053$new_n2120
1000 1
1001 1
1010 1
.names $abc$16053$new_n2030 $abc$16053$auto$mem.cc:1172:emulate_transparency$4923 $abc$16053$auto$mem.cc:1145:emulate_transparency$4906[17] $abc$16053$auto$mem.cc:1162:emulate_transparency$4920[17] $abc$16053$new_n2121
1001 1
1011 1
1110 1
1111 1
.names $abc$16053$new_n2033 $abc$16053$new_n2124 pcpi_rs1[16] $abc$16053$new_n2123 $abc$16053$new_n2019 $abc$16053$auto$rtlil.cc:2693:MuxGate$14949
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10010 1
10011 1
10101 1
10110 1
10111 1
.names pcpi_rs1[16] decoded_imm[16] pcpi_rs1[15] decoded_imm[15] $abc$16053$new_n2009 $abc$16053$new_n2123
00010 1
00100 1
00110 1
00111 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11010 1
11100 1
11110 1
11111 1
.names $abc$16053$new_n2022 $abc$16053$new_n2125 $abc$16053$new_n2128 $abc$16053$new_n2127 $abc$16053$new_n2124
0100 1
0101 1
0110 1
0111 1
1001 1
1010 1
1011 1
1101 1
1110 1
1111 1
.names $abc$16053$new_n2019 $abc$16053$new_n2126 $abc$16053$new_n2032 reg_pc[16] $abc$16053$new_n2125
1000 1
1001 1
1010 1
.names $abc$16053$new_n2030 $abc$16053$auto$mem.cc:1172:emulate_transparency$4923 $abc$16053$auto$mem.cc:1145:emulate_transparency$4906[16] $abc$16053$auto$mem.cc:1162:emulate_transparency$4920[16] $abc$16053$new_n2126
1001 1
1011 1
1110 1
1111 1
.names $abc$16053$new_n2027 $abc$16053$new_n2025 pcpi_rs1[15] pcpi_rs1[17] $abc$16053$new_n2127
1000 1
1010 1
1100 1
1101 1
.names $abc$16053$new_n2025 $abc$16053$new_n2027 pcpi_rs1[12] pcpi_rs1[20] $abc$16053$new_n2128
0000 1
0010 1
1000 1
1001 1
.names $abc$16053$new_n2033 pcpi_rs1[15] $abc$16053$new_n2130 $abc$16053$new_n2131 $abc$16053$auto$rtlil.cc:2693:MuxGate$14951
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names pcpi_rs1[15] decoded_imm[15] $abc$16053$new_n2009 $abc$16053$new_n2019 $abc$16053$new_n2130
0010 1
0100 1
1000 1
1110 1
.names $abc$16053$new_n2022 $abc$16053$new_n2132 $abc$16053$new_n2134 $abc$16053$new_n2131
001 1
011 1
110 1
111 1
.names $abc$16053$new_n2027 $abc$16053$new_n2025 $abc$16053$new_n2133 pcpi_rs1[14] pcpi_rs1[16] $abc$16053$new_n2132
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10000 1
10010 1
10100 1
10110 1
11000 1
11001 1
11100 1
11101 1
.names $abc$16053$new_n2025 pcpi_rs1[11] pcpi_rs1[19] $abc$16053$new_n2133
000 1
010 1
100 1
101 1
.names $abc$16053$new_n2019 $abc$16053$new_n2135 $abc$16053$new_n2032 reg_pc[15] $abc$16053$new_n2134
1000 1
1001 1
1010 1
.names $abc$16053$new_n2030 $abc$16053$auto$mem.cc:1172:emulate_transparency$4923 $abc$16053$auto$mem.cc:1145:emulate_transparency$4906[15] $abc$16053$auto$mem.cc:1162:emulate_transparency$4920[15] $abc$16053$new_n2135
1001 1
1011 1
1110 1
1111 1
.names pcpi_rs1[13] decoded_imm[13] $abc$16053$new_n2010 $abc$16053$new_n2139
000 1
001 1
011 1
101 1
.names $abc$16053$new_n2018 $abc$16053$new_n2141 $abc$16053$new_n2032 reg_pc[14] $abc$16053$new_n2140
1000 1
1001 1
1010 1
.names $abc$16053$new_n2030 $abc$16053$auto$mem.cc:1172:emulate_transparency$4923 $abc$16053$auto$mem.cc:1145:emulate_transparency$4906[14] $abc$16053$auto$mem.cc:1162:emulate_transparency$4920[14] $abc$16053$new_n2141
1001 1
1011 1
1110 1
1111 1
.names $abc$16053$new_n2033 pcpi_rs1[13] $abc$16053$new_n2146 $abc$16053$new_n2145 $abc$16053$auto$rtlil.cc:2693:MuxGate$14955
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1011 1
1100 1
1101 1
1111 1
.names pcpi_rs1[13] decoded_imm[13] $abc$16053$new_n2010 $abc$16053$new_n2019 $abc$16053$new_n2145
0000 1
0110 1
1010 1
1100 1
.names $abc$16053$new_n2147 $abc$16053$new_n2149 $abc$16053$new_n2018 $abc$16053$new_n2032 reg_pc[13] $abc$16053$new_n2146
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
01000 1
01001 1
01010 1
01011 1
.names $abc$16053$new_n2148 $abc$16053$new_n2025 $abc$16053$new_n2027 pcpi_rs1[9] pcpi_rs1[17] $abc$16053$new_n2147
10001 1
10011 1
10100 1
10101 1
10110 1
10111 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2022 $abc$16053$new_n2025 $abc$16053$new_n2027 pcpi_rs1[12] pcpi_rs1[14] $abc$16053$new_n2148
10000 1
10001 1
10010 1
10011 1
10101 1
10111 1
11000 1
11001 1
11010 1
11011 1
11110 1
11111 1
.names $abc$16053$new_n2030 $abc$16053$auto$mem.cc:1172:emulate_transparency$4923 $abc$16053$auto$mem.cc:1145:emulate_transparency$4906[13] $abc$16053$auto$mem.cc:1162:emulate_transparency$4920[13] $abc$16053$new_n2149
1001 1
1011 1
1110 1
1111 1
.names pcpi_rs1[11] decoded_imm[11] $abc$16053$new_n2011 $abc$16053$new_n2153
000 1
001 1
011 1
101 1
.names $abc$16053$new_n2018 $abc$16053$new_n2155 $abc$16053$new_n2032 reg_pc[12] $abc$16053$new_n2154
1000 1
1001 1
1010 1
.names $abc$16053$new_n2030 $abc$16053$auto$mem.cc:1172:emulate_transparency$4923 $abc$16053$auto$mem.cc:1145:emulate_transparency$4906[12] $abc$16053$auto$mem.cc:1162:emulate_transparency$4920[12] $abc$16053$new_n2155
1001 1
1011 1
1110 1
1111 1
.names $abc$16053$new_n2033 pcpi_rs1[11] $abc$16053$new_n2162 $abc$16053$new_n2160 $abc$16053$new_n2159 $abc$16053$auto$rtlil.cc:2693:MuxGate$14959
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names pcpi_rs1[11] decoded_imm[11] $abc$16053$new_n2011 $abc$16053$new_n2019 $abc$16053$new_n2159
0000 1
0110 1
1010 1
1100 1
.names $abc$16053$new_n2018 $abc$16053$new_n2161 reg_pc[11] $abc$16053$new_n2032 $abc$16053$new_n2160
1011 1
1100 1
1101 1
1110 1
1111 1
.names $abc$16053$new_n2030 $abc$16053$auto$mem.cc:1172:emulate_transparency$4923 $abc$16053$auto$mem.cc:1145:emulate_transparency$4906[11] $abc$16053$auto$mem.cc:1162:emulate_transparency$4920[11] $abc$16053$new_n2161
1001 1
1011 1
1110 1
1111 1
.names $abc$16053$new_n2163 $abc$16053$new_n2025 $abc$16053$new_n2027 pcpi_rs1[7] pcpi_rs1[15] $abc$16053$new_n2162
10001 1
10011 1
10100 1
10101 1
10110 1
10111 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2022 $abc$16053$new_n2025 $abc$16053$new_n2027 pcpi_rs1[10] pcpi_rs1[12] $abc$16053$new_n2163
10000 1
10001 1
10010 1
10011 1
10101 1
10111 1
11000 1
11001 1
11010 1
11011 1
11110 1
11111 1
.names $abc$16053$new_n2033 $abc$16053$new_n2166 pcpi_rs1[10] $abc$16053$new_n2165 $abc$16053$new_n2019 $abc$16053$auto$rtlil.cc:2693:MuxGate$14961
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10010 1
10011 1
10101 1
10110 1
10111 1
.names pcpi_rs1[10] decoded_imm[10] pcpi_rs1[9] decoded_imm[9] $abc$16053$new_n2012 $abc$16053$new_n2165
00010 1
00100 1
00110 1
00111 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11010 1
11100 1
11110 1
11111 1
.names $abc$16053$new_n2022 $abc$16053$new_n2167 $abc$16053$new_n2169 $abc$16053$new_n2166
001 1
011 1
110 1
111 1
.names $abc$16053$new_n2027 $abc$16053$new_n2025 $abc$16053$new_n2168 pcpi_rs1[9] pcpi_rs1[11] $abc$16053$new_n2167
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10000 1
10010 1
10100 1
10110 1
11000 1
11001 1
11100 1
11101 1
.names $abc$16053$new_n2025 pcpi_rs1[6] pcpi_rs1[14] $abc$16053$new_n2168
000 1
010 1
100 1
101 1
.names $abc$16053$new_n2019 $abc$16053$new_n2170 $abc$16053$new_n2032 reg_pc[10] $abc$16053$new_n2169
1000 1
1001 1
1010 1
.names $abc$16053$new_n2030 $abc$16053$auto$mem.cc:1172:emulate_transparency$4923 $abc$16053$auto$mem.cc:1145:emulate_transparency$4906[10] $abc$16053$auto$mem.cc:1162:emulate_transparency$4920[10] $abc$16053$new_n2170
1001 1
1011 1
1110 1
1111 1
.names $abc$16053$new_n2033 pcpi_rs1[9] $abc$16053$new_n2173 $abc$16053$new_n2172 $abc$16053$auto$rtlil.cc:2693:MuxGate$14963
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names pcpi_rs1[9] decoded_imm[9] $abc$16053$new_n2012 $abc$16053$new_n2019 $abc$16053$new_n2172
0010 1
0100 1
1000 1
1110 1
.names $abc$16053$new_n2022 $abc$16053$new_n2174 $abc$16053$new_n2176 $abc$16053$new_n2173
001 1
011 1
110 1
111 1
.names $abc$16053$new_n2027 $abc$16053$new_n2025 $abc$16053$new_n2175 pcpi_rs1[8] pcpi_rs1[10] $abc$16053$new_n2174
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10000 1
10010 1
10100 1
10110 1
11000 1
11001 1
11100 1
11101 1
.names $abc$16053$new_n2025 pcpi_rs1[5] pcpi_rs1[13] $abc$16053$new_n2175
000 1
010 1
100 1
101 1
.names $abc$16053$new_n2019 $abc$16053$new_n2177 $abc$16053$new_n2032 reg_pc[9] $abc$16053$new_n2176
1000 1
1001 1
1010 1
.names $abc$16053$new_n2030 $abc$16053$auto$mem.cc:1172:emulate_transparency$4923 $abc$16053$auto$mem.cc:1145:emulate_transparency$4906[9] $abc$16053$auto$mem.cc:1162:emulate_transparency$4920[9] $abc$16053$new_n2177
1001 1
1011 1
1110 1
1111 1
.names $abc$16053$new_n2033 $abc$16053$new_n2179 pcpi_rs1[8] $abc$16053$auto$rtlil.cc:2693:MuxGate$14965
001 1
011 1
100 1
101 1
.names $abc$16053$new_n2181 $abc$16053$new_n2183 $abc$16053$new_n2180 $abc$16053$new_n2019 $abc$16053$new_n2179
0000 1
0001 1
0011 1
.names pcpi_rs1[8] decoded_imm[8] pcpi_rs1[7] decoded_imm[7] $abc$16053$new_n2013 $abc$16053$new_n2180
00010 1
00100 1
00110 1
00111 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11010 1
11100 1
11110 1
11111 1
.names $abc$16053$new_n2018 $abc$16053$new_n2182 reg_pc[8] $abc$16053$new_n2032 $abc$16053$new_n2181
1011 1
1100 1
1101 1
1110 1
1111 1
.names $abc$16053$new_n2030 $abc$16053$auto$mem.cc:1172:emulate_transparency$4923 $abc$16053$auto$mem.cc:1145:emulate_transparency$4906[8] $abc$16053$auto$mem.cc:1162:emulate_transparency$4920[8] $abc$16053$new_n2182
1001 1
1011 1
1110 1
1111 1
.names $abc$16053$new_n2184 $abc$16053$new_n2025 $abc$16053$new_n2027 pcpi_rs1[4] pcpi_rs1[12] $abc$16053$new_n2183
10001 1
10011 1
10100 1
10101 1
10110 1
10111 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2022 $abc$16053$new_n2025 $abc$16053$new_n2027 pcpi_rs1[7] pcpi_rs1[9] $abc$16053$new_n2184
10000 1
10001 1
10010 1
10011 1
10101 1
10111 1
11000 1
11001 1
11010 1
11011 1
11110 1
11111 1
.names $abc$16053$new_n2027 $abc$16053$new_n2025 $abc$16053$new_n2189 pcpi_rs1[6] pcpi_rs1[8] $abc$16053$new_n2188
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10000 1
10010 1
10100 1
10110 1
11000 1
11001 1
11100 1
11101 1
.names $abc$16053$new_n2025 pcpi_rs1[3] pcpi_rs1[11] $abc$16053$new_n2189
000 1
010 1
100 1
101 1
.names $abc$16053$new_n2191 $abc$16053$new_n2032 reg_pc[7] $abc$16053$new_n2190
000 1
001 1
010 1
.names $abc$16053$new_n2030 $abc$16053$auto$mem.cc:1172:emulate_transparency$4923 $abc$16053$auto$mem.cc:1145:emulate_transparency$4906[7] $abc$16053$auto$mem.cc:1162:emulate_transparency$4920[7] $abc$16053$new_n2191
1001 1
1011 1
1110 1
1111 1
.names $abc$16053$new_n2033 $abc$16053$new_n2193 pcpi_rs1[6] $abc$16053$new_n2197 $abc$16053$new_n2019 $abc$16053$auto$rtlil.cc:2693:MuxGate$14969
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11010 1
11110 1
.names $abc$16053$new_n2194 $abc$16053$new_n2196 $abc$16053$new_n2018 $abc$16053$new_n2032 reg_pc[6] $abc$16053$new_n2193
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
01000 1
01001 1
01010 1
01011 1
.names $abc$16053$new_n2195 $abc$16053$new_n2025 $abc$16053$new_n2027 pcpi_rs1[2] pcpi_rs1[10] $abc$16053$new_n2194
10001 1
10011 1
10100 1
10101 1
10110 1
10111 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2022 $abc$16053$new_n2025 $abc$16053$new_n2027 pcpi_rs1[5] pcpi_rs1[7] $abc$16053$new_n2195
10000 1
10001 1
10010 1
10011 1
10101 1
10111 1
11000 1
11001 1
11010 1
11011 1
11110 1
11111 1
.names $abc$16053$new_n2030 $abc$16053$auto$mem.cc:1172:emulate_transparency$4923 $abc$16053$auto$mem.cc:1145:emulate_transparency$4906[6] $abc$16053$auto$mem.cc:1162:emulate_transparency$4920[6] $abc$16053$new_n2196
1001 1
1011 1
1110 1
1111 1
.names pcpi_rs1[6] decoded_imm[6] pcpi_rs1[5] decoded_imm[5] $abc$16053$new_n2014 $abc$16053$new_n2197
00010 1
00100 1
00110 1
00111 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11010 1
11100 1
11110 1
11111 1
.names $abc$16053$new_n2033 $abc$16053$new_n2199 pcpi_rs1[5] $abc$16053$auto$rtlil.cc:2693:MuxGate$14971
001 1
011 1
100 1
101 1
.names $abc$16053$new_n2200 pcpi_rs1[5] decoded_imm[5] $abc$16053$new_n2014 $abc$16053$new_n2019 $abc$16053$new_n2199
10001 1
10010 1
10011 1
10100 1
10101 1
10111 1
11000 1
11001 1
11011 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2201 $abc$16053$new_n2203 $abc$16053$new_n2018 $abc$16053$new_n2032 reg_pc[5] $abc$16053$new_n2200
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
01000 1
01001 1
01010 1
01011 1
.names $abc$16053$new_n2202 $abc$16053$new_n2025 $abc$16053$new_n2027 pcpi_rs1[4] pcpi_rs1[6] $abc$16053$new_n2201
10000 1
10001 1
10010 1
10011 1
10101 1
10111 1
11000 1
11001 1
11010 1
11011 1
11110 1
11111 1
.names $abc$16053$new_n2022 $abc$16053$new_n2025 $abc$16053$new_n2027 pcpi_rs1[1] pcpi_rs1[9] $abc$16053$new_n2202
10001 1
10011 1
10100 1
10101 1
10110 1
10111 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2030 $abc$16053$auto$mem.cc:1172:emulate_transparency$4923 $abc$16053$auto$mem.cc:1145:emulate_transparency$4906[5] $abc$16053$auto$mem.cc:1162:emulate_transparency$4920[5] $abc$16053$new_n2203
1001 1
1011 1
1110 1
1111 1
.names $abc$16053$new_n2033 $abc$16053$new_n2205 pcpi_rs1[4] $abc$16053$auto$rtlil.cc:2693:MuxGate$14973
001 1
011 1
110 1
111 1
.names $abc$16053$new_n2019 $abc$16053$new_n2022 $abc$16053$new_n2206 $abc$16053$new_n2210 $abc$16053$new_n2208 $abc$16053$new_n2205
00010 1
00011 1
00110 1
00111 1
01110 1
01111 1
10000 1
10010 1
10100 1
10110 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2207 $abc$16053$new_n2025 $abc$16053$new_n2027 pcpi_rs1[0] pcpi_rs1[8] $abc$16053$new_n2206
00001 1
00011 1
00100 1
00101 1
00110 1
00111 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
.names $abc$16053$new_n2027 $abc$16053$new_n2025 pcpi_rs1[3] pcpi_rs1[5] $abc$16053$new_n2207
1000 1
1010 1
1100 1
1101 1
.names $abc$16053$new_n2209 $abc$16053$new_n2032 reg_pc[4] $abc$16053$new_n2208
000 1
001 1
010 1
.names $abc$16053$new_n2030 $abc$16053$auto$mem.cc:1172:emulate_transparency$4923 $abc$16053$auto$mem.cc:1145:emulate_transparency$4906[4] $abc$16053$auto$mem.cc:1162:emulate_transparency$4920[4] $abc$16053$new_n2209
1001 1
1011 1
1110 1
1111 1
.names pcpi_rs1[4] decoded_imm[4] pcpi_rs1[3] decoded_imm[3] $abc$16053$new_n2015 $abc$16053$new_n2210
00010 1
00100 1
00110 1
00111 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11010 1
11100 1
11110 1
11111 1
.names $abc$16053$new_n2018 $abc$16053$new_n2213 reg_pc[3] $abc$16053$new_n2032 $abc$16053$new_n2212
1011 1
1100 1
1101 1
1110 1
1111 1
.names $abc$16053$new_n2030 $abc$16053$auto$mem.cc:1172:emulate_transparency$4923 $abc$16053$auto$mem.cc:1145:emulate_transparency$4906[3] $abc$16053$auto$mem.cc:1162:emulate_transparency$4920[3] $abc$16053$new_n2213
1001 1
1011 1
1110 1
1111 1
.names $abc$16053$new_n2033 $abc$16053$new_n2218 pcpi_rs1[2] $abc$16053$auto$rtlil.cc:2693:MuxGate$14977
001 1
011 1
110 1
111 1
.names $abc$16053$new_n2019 $abc$16053$new_n2022 $abc$16053$new_n2222 $abc$16053$new_n2221 $abc$16053$new_n2219 $abc$16053$new_n2218
00100 1
00101 1
00110 1
00111 1
01110 1
01111 1
10000 1
10010 1
10100 1
10110 1
11010 1
11011 1
11110 1
11111 1
.names $abc$16053$new_n2220 $abc$16053$new_n2032 reg_pc[2] $abc$16053$new_n2219
000 1
001 1
010 1
.names $abc$16053$new_n2030 $abc$16053$auto$mem.cc:1172:emulate_transparency$4923 $abc$16053$auto$mem.cc:1145:emulate_transparency$4906[2] $abc$16053$auto$mem.cc:1162:emulate_transparency$4920[2] $abc$16053$new_n2220
1001 1
1011 1
1110 1
1111 1
.names $abc$16053$new_n2027 $abc$16053$new_n2025 pcpi_rs1[1] pcpi_rs1[3] pcpi_rs1[6] $abc$16053$new_n2221
00001 1
00011 1
00101 1
00111 1
10010 1
10011 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names pcpi_rs1[2] decoded_imm[2] $abc$16053$new_n2016 $abc$16053$new_n2222
000 1
011 1
101 1
110 1
.names $abc$16053$new_n2226 $abc$16053$new_n2227 $abc$16053$new_n2018 $abc$16053$new_n2032 reg_pc[1] $abc$16053$new_n2225
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
01000 1
01001 1
01010 1
01011 1
.names pcpi_rs1[1] decoded_imm[1] $abc$16053$new_n2019 pcpi_rs1[0] decoded_imm[0] $abc$16053$new_n2226
00011 1
01000 1
01001 1
01010 1
10000 1
10001 1
10010 1
11011 1
.names $abc$16053$new_n2030 $abc$16053$auto$mem.cc:1172:emulate_transparency$4923 $abc$16053$auto$mem.cc:1145:emulate_transparency$4906[1] $abc$16053$auto$mem.cc:1162:emulate_transparency$4920[1] $abc$16053$new_n2227
1001 1
1011 1
1110 1
1111 1
.names $abc$16053$new_n2230 $abc$16053$new_n2033 pcpi_rs1[0] decoded_imm[0] $abc$16053$new_n2019 $abc$16053$auto$rtlil.cc:2693:MuxGate$14981
00100 1
00101 1
00110 1
00111 1
10100 1
10101 1
10110 1
10111 1
11001 1
11010 1
11011 1
11100 1
11101 1
11111 1
.names $abc$16053$new_n2232 $abc$16053$new_n2231 reg_pc[0] $abc$16053$new_n2032 $abc$16053$new_n2230
0000 1
0001 1
0010 1
0011 1
0111 1
.names $abc$16053$new_n2018 $abc$16053$auto$mem.cc:1172:emulate_transparency$4923 $abc$16053$new_n2030 $abc$16053$auto$mem.cc:1162:emulate_transparency$4920[0] $abc$16053$auto$mem.cc:1145:emulate_transparency$4906[0] $abc$16053$new_n2231
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
11000 1
11001 1
11010 1
11011 1
11100 1
11110 1
.names $abc$16053$new_n2022 $abc$16053$new_n2027 $abc$16053$new_n2025 pcpi_rs1[1] pcpi_rs1[4] $abc$16053$new_n2232
10000 1
10010 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n1470 $abc$16053$new_n1704 pcpi_rs1[30] reg_out[30] reg_next_pc[30] mem_la_addr[30]
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2235 mem_la_addr[30] mem_addr[30] $abc$16053$auto$rtlil.cc:2693:MuxGate$14983
001 1
011 1
110 1
111 1
.names trap mem_la_read mem_la_write $abc$16053$new_n2235
001 1
010 1
011 1
.names resetn $abc$16053$new_n1469 mem_la_read
11 1
.names $abc$16053$new_n1470 $abc$16053$new_n1704 pcpi_rs1[29] reg_out[29] reg_next_pc[29] mem_la_addr[29]
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2235 mem_la_addr[29] mem_addr[29] $abc$16053$auto$rtlil.cc:2693:MuxGate$14985
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1470 $abc$16053$new_n1704 pcpi_rs1[28] reg_out[28] reg_next_pc[28] mem_la_addr[28]
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2235 mem_la_addr[28] mem_addr[28] $abc$16053$auto$rtlil.cc:2693:MuxGate$14987
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1470 $abc$16053$new_n1704 pcpi_rs1[27] reg_out[27] reg_next_pc[27] mem_la_addr[27]
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2235 mem_la_addr[27] mem_addr[27] $abc$16053$auto$rtlil.cc:2693:MuxGate$14989
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1470 $abc$16053$new_n1704 pcpi_rs1[26] reg_out[26] reg_next_pc[26] mem_la_addr[26]
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2235 mem_la_addr[26] mem_addr[26] $abc$16053$auto$rtlil.cc:2693:MuxGate$14991
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1470 $abc$16053$new_n1704 pcpi_rs1[25] reg_out[25] reg_next_pc[25] mem_la_addr[25]
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2235 mem_la_addr[25] mem_addr[25] $abc$16053$auto$rtlil.cc:2693:MuxGate$14993
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1470 $abc$16053$new_n1704 pcpi_rs1[24] reg_out[24] reg_next_pc[24] mem_la_addr[24]
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2235 mem_la_addr[24] mem_addr[24] $abc$16053$auto$rtlil.cc:2693:MuxGate$14995
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1470 $abc$16053$new_n1704 pcpi_rs1[23] reg_out[23] reg_next_pc[23] mem_la_addr[23]
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2235 mem_la_addr[23] mem_addr[23] $abc$16053$auto$rtlil.cc:2693:MuxGate$14997
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1470 $abc$16053$new_n1704 pcpi_rs1[22] reg_out[22] reg_next_pc[22] mem_la_addr[22]
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2235 mem_la_addr[22] mem_addr[22] $abc$16053$auto$rtlil.cc:2693:MuxGate$14999
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1470 $abc$16053$new_n1704 pcpi_rs1[21] reg_out[21] reg_next_pc[21] mem_la_addr[21]
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2235 mem_la_addr[21] mem_addr[21] $abc$16053$auto$rtlil.cc:2693:MuxGate$15001
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1470 $abc$16053$new_n1704 pcpi_rs1[20] reg_out[20] reg_next_pc[20] mem_la_addr[20]
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2235 mem_la_addr[20] mem_addr[20] $abc$16053$auto$rtlil.cc:2693:MuxGate$15003
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1470 $abc$16053$new_n1704 pcpi_rs1[19] reg_out[19] reg_next_pc[19] mem_la_addr[19]
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2235 mem_la_addr[19] mem_addr[19] $abc$16053$auto$rtlil.cc:2693:MuxGate$15005
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1470 $abc$16053$new_n1704 pcpi_rs1[18] reg_out[18] reg_next_pc[18] mem_la_addr[18]
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2235 mem_la_addr[18] mem_addr[18] $abc$16053$auto$rtlil.cc:2693:MuxGate$15007
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1470 $abc$16053$new_n1704 pcpi_rs1[17] reg_out[17] reg_next_pc[17] mem_la_addr[17]
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2235 mem_la_addr[17] mem_addr[17] $abc$16053$auto$rtlil.cc:2693:MuxGate$15009
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1470 $abc$16053$new_n1704 pcpi_rs1[16] reg_out[16] reg_next_pc[16] mem_la_addr[16]
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2235 mem_la_addr[16] mem_addr[16] $abc$16053$auto$rtlil.cc:2693:MuxGate$15011
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1470 $abc$16053$new_n1704 pcpi_rs1[15] reg_out[15] reg_next_pc[15] mem_la_addr[15]
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2235 mem_la_addr[15] mem_addr[15] $abc$16053$auto$rtlil.cc:2693:MuxGate$15013
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1470 $abc$16053$new_n1704 pcpi_rs1[14] reg_out[14] reg_next_pc[14] mem_la_addr[14]
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2235 mem_la_addr[14] mem_addr[14] $abc$16053$auto$rtlil.cc:2693:MuxGate$15015
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1470 $abc$16053$new_n1704 pcpi_rs1[13] reg_out[13] reg_next_pc[13] mem_la_addr[13]
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2235 mem_la_addr[13] mem_addr[13] $abc$16053$auto$rtlil.cc:2693:MuxGate$15017
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1470 $abc$16053$new_n1704 pcpi_rs1[12] reg_out[12] reg_next_pc[12] mem_la_addr[12]
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2235 mem_la_addr[12] mem_addr[12] $abc$16053$auto$rtlil.cc:2693:MuxGate$15019
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1470 $abc$16053$new_n1704 pcpi_rs1[11] reg_out[11] reg_next_pc[11] mem_la_addr[11]
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2235 mem_la_addr[11] mem_addr[11] $abc$16053$auto$rtlil.cc:2693:MuxGate$15021
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1470 $abc$16053$new_n1704 pcpi_rs1[10] reg_out[10] reg_next_pc[10] mem_la_addr[10]
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2235 mem_la_addr[10] mem_addr[10] $abc$16053$auto$rtlil.cc:2693:MuxGate$15023
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1470 $abc$16053$new_n1704 pcpi_rs1[9] reg_out[9] reg_next_pc[9] mem_la_addr[9]
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2235 mem_la_addr[9] mem_addr[9] $abc$16053$auto$rtlil.cc:2693:MuxGate$15025
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1470 $abc$16053$new_n1704 pcpi_rs1[8] reg_out[8] reg_next_pc[8] mem_la_addr[8]
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2235 mem_la_addr[8] mem_addr[8] $abc$16053$auto$rtlil.cc:2693:MuxGate$15027
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1470 $abc$16053$new_n1704 pcpi_rs1[7] reg_out[7] reg_next_pc[7] mem_la_addr[7]
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2235 mem_la_addr[7] mem_addr[7] $abc$16053$auto$rtlil.cc:2693:MuxGate$15029
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1470 $abc$16053$new_n1704 pcpi_rs1[6] reg_out[6] reg_next_pc[6] mem_la_addr[6]
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2235 mem_la_addr[6] mem_addr[6] $abc$16053$auto$rtlil.cc:2693:MuxGate$15031
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1470 $abc$16053$new_n1704 pcpi_rs1[5] reg_out[5] reg_next_pc[5] mem_la_addr[5]
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2235 mem_la_addr[5] mem_addr[5] $abc$16053$auto$rtlil.cc:2693:MuxGate$15033
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1470 $abc$16053$new_n1704 pcpi_rs1[4] reg_out[4] reg_next_pc[4] mem_la_addr[4]
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2235 mem_la_addr[4] mem_addr[4] $abc$16053$auto$rtlil.cc:2693:MuxGate$15035
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1470 $abc$16053$new_n1704 pcpi_rs1[3] reg_out[3] reg_next_pc[3] mem_la_addr[3]
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2235 mem_la_addr[3] mem_addr[3] $abc$16053$auto$rtlil.cc:2693:MuxGate$15037
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1470 $abc$16053$new_n1704 pcpi_rs1[2] reg_out[2] reg_next_pc[2] mem_la_addr[2]
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2235 mem_la_addr[2] mem_addr[2] $abc$16053$auto$rtlil.cc:2693:MuxGate$15039
001 1
011 1
110 1
111 1
.names mem_wordsize[0] mem_wordsize[1] pcpi_rs2[31] mem_la_wdata[7] pcpi_rs2[15] mem_la_wdata[31]
00100 1
00101 1
00110 1
00111 1
01010 1
01011 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n1410 mem_la_wdata[31] mem_wdata[31] $abc$16053$auto$rtlil.cc:2693:MuxGate$15045
001 1
011 1
110 1
111 1
.names $abc$16053$new_n2235 mem_instr mem_do_wdata $abc$16053$new_n1470 $abc$16053$auto$rtlil.cc:2693:MuxGate$15049
0100 1
0101 1
0110 1
0111 1
1000 1
1100 1
.names $abc$16053$new_n1548 is_alu_reg_reg $abc$16053$new_n2299 $abc$16053$new_n2297 mem_rdata_latched[4] $abc$16053$auto$rtlil.cc:2693:MuxGate$15051
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10111 1
11111 1
.names $abc$16053$new_n2298 mem_rdata_latched[2] mem_rdata_latched[3] $abc$16053$new_n2297
100 1
.names mem_rdata_latched[0] mem_rdata_latched[1] $abc$16053$new_n2298
11 1
.names mem_rdata_latched[5] mem_rdata_latched[6] $abc$16053$new_n2299
10 1
.names $abc$16053$new_n1548 is_alu_reg_imm $abc$16053$new_n2301 $abc$16053$new_n2297 mem_rdata_latched[4] $abc$16053$auto$rtlil.cc:2693:MuxGate$15053
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10111 1
11111 1
.names mem_rdata_latched[5] mem_rdata_latched[6] $abc$16053$new_n2301
00 1
.names $abc$16053$new_n1479 is_sll_srl_sra $abc$16053$new_n2303 is_alu_reg_reg $abc$16053$auto$rtlil.cc:2693:MuxGate$15055
0100 1
0101 1
0110 1
0111 1
1011 1
1111 1
.names $abc$16053$new_n2306 $abc$16053$new_n2304 mem_rdata_q[30] mem_rdata_q[14] $abc$16053$new_n2303
1100 1
1101 1
1111 1
.names $abc$16053$new_n2305 mem_rdata_q[31] mem_rdata_q[25] mem_rdata_q[26] mem_rdata_q[27] $abc$16053$new_n2304
10000 1
.names mem_rdata_q[28] mem_rdata_q[29] $abc$16053$new_n2305
00 1
.names mem_rdata_q[12] mem_rdata_q[13] $abc$16053$new_n2306
10 1
.names $abc$16053$new_n1548 is_sb_sh_sw $abc$16053$new_n2297 $abc$16053$new_n2299 mem_rdata_latched[4] $abc$16053$auto$rtlil.cc:2693:MuxGate$15057
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10110 1
11110 1
.names $abc$16053$new_n1479 instr_jalr is_jalr_addi_slti_sltiu_xori_ori_andi is_alu_reg_imm $abc$16053$new_n2306 $abc$16053$auto$rtlil.cc:2693:MuxGate$15059
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10010 1
10110 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n1479 is_slli_srli_srai $abc$16053$new_n2303 is_alu_reg_imm $abc$16053$auto$rtlil.cc:2693:MuxGate$15061
0100 1
0101 1
0110 1
0111 1
1011 1
1111 1
.names $abc$16053$new_n1548 is_lb_lh_lw_lbu_lhu $abc$16053$new_n2297 $abc$16053$new_n2301 mem_rdata_latched[4] $abc$16053$auto$rtlil.cc:2693:MuxGate$15063
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10110 1
11110 1
.names $abc$16053$new_n1479 $abc$16053$new_n2312 decoded_imm[31] $abc$16053$auto$rtlil.cc:2693:MuxGate$15065
001 1
011 1
100 1
101 1
.names $abc$16053$new_n1478 $abc$16053$new_n1480 mem_rdata_q[31] decoded_imm_j[31] instr_jal $abc$16053$new_n2312
00000 1
00001 1
00010 1
00011 1
01000 1
01001 1
01010 1
01011 1
10000 1
10001 1
10010 1
10011 1
11000 1
11001 1
11010 1
11100 1
11101 1
11110 1
.names $abc$16053$new_n1548 mem_rdata_latched[11] decoded_rd[4] $abc$16053$auto$rtlil.cc:2693:MuxGate$15067
001 1
011 1
110 1
111 1
.names $abc$16053$new_n2322 $abc$16053$new_n2315 instr_rdinstrh $abc$16053$new_n1479 $abc$16053$auto$rtlil.cc:2693:MuxGate$15069
0010 1
0110 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names $abc$16053$new_n2316 mem_rdata_q[21] mem_rdata_q[20] mem_rdata_q[22] mem_rdata_q[23] $abc$16053$new_n2315
11000 1
.names $abc$16053$new_n2321 $abc$16053$new_n2320 $abc$16053$new_n1479 $abc$16053$new_n2318 $abc$16053$new_n2317 $abc$16053$new_n2316
11111 1
.names $abc$16053$new_n2305 mem_rdata_q[30] mem_rdata_q[17] mem_rdata_q[18] mem_rdata_q[19] $abc$16053$new_n2317
11000 1
.names mem_rdata_q[31] mem_rdata_q[4] $abc$16053$new_n2319 mem_rdata_q[2] mem_rdata_q[3] $abc$16053$new_n2318
11100 1
.names mem_rdata_q[5] mem_rdata_q[6] mem_rdata_q[15] mem_rdata_q[16] $abc$16053$new_n2319
1100 1
.names mem_rdata_q[13] mem_rdata_q[12] mem_rdata_q[14] $abc$16053$new_n2320
100 1
.names mem_rdata_q[0] mem_rdata_q[1] $abc$16053$new_n2321
11 1
.names mem_rdata_q[27] mem_rdata_q[24] mem_rdata_q[25] mem_rdata_q[26] $abc$16053$new_n2322
1000 1
.names $abc$16053$new_n2324 $abc$16053$new_n2315 instr_rdinstr $abc$16053$new_n1479 $abc$16053$auto$rtlil.cc:2693:MuxGate$15071
0010 1
0110 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names mem_rdata_q[24] mem_rdata_q[25] mem_rdata_q[26] mem_rdata_q[27] $abc$16053$new_n2324
0000 1
.names $abc$16053$new_n2326 instr_rdcycleh $abc$16053$new_n1479 $abc$16053$auto$rtlil.cc:2693:MuxGate$15073
010 1
100 1
101 1
110 1
111 1
.names $abc$16053$new_n2316 $abc$16053$new_n2322 mem_rdata_q[21] mem_rdata_q[22] mem_rdata_q[23] $abc$16053$new_n2326
11000 1
.names $abc$16053$new_n2328 instr_rdcycle $abc$16053$new_n1479 $abc$16053$auto$rtlil.cc:2693:MuxGate$15075
010 1
100 1
101 1
110 1
111 1
.names $abc$16053$new_n2316 $abc$16053$new_n2324 mem_rdata_q[21] mem_rdata_q[22] mem_rdata_q[23] $abc$16053$new_n2328
11000 1
.names $abc$16053$new_n1479 instr_srai $abc$16053$new_n2331 is_alu_reg_imm $abc$16053$new_n2330 $abc$16053$auto$rtlil.cc:2693:MuxGate$15077
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10111 1
11111 1
.names mem_rdata_q[30] $abc$16053$new_n1479 $abc$16053$new_n2304 $abc$16053$new_n2330
111 1
.names mem_rdata_q[14] $abc$16053$new_n2306 $abc$16053$new_n2331
11 1
.names $abc$16053$new_n1479 instr_srli is_alu_reg_imm $abc$16053$new_n2331 $abc$16053$new_n2333 $abc$16053$auto$rtlil.cc:2693:MuxGate$15079
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10111 1
11111 1
.names $abc$16053$new_n2304 mem_rdata_q[30] $abc$16053$new_n2333
10 1
.names $abc$16053$new_n1479 instr_slli is_alu_reg_imm $abc$16053$new_n2335 $abc$16053$new_n2333 $abc$16053$auto$rtlil.cc:2693:MuxGate$15081
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10111 1
11111 1
.names $abc$16053$new_n2306 mem_rdata_q[14] $abc$16053$new_n2335
10 1
.names $abc$16053$new_n1479 instr_sw is_sb_sh_sw $abc$16053$new_n2320 $abc$16053$auto$rtlil.cc:2693:MuxGate$15083
0100 1
0101 1
0110 1
0111 1
1011 1
1111 1
.names $abc$16053$new_n1479 instr_sh $abc$16053$new_n2335 is_sb_sh_sw $abc$16053$auto$rtlil.cc:2693:MuxGate$15085
0100 1
0101 1
0110 1
0111 1
1011 1
1111 1
.names $abc$16053$new_n1479 instr_sb is_sb_sh_sw $abc$16053$new_n2339 $abc$16053$auto$rtlil.cc:2693:MuxGate$15087
0100 1
0101 1
0110 1
0111 1
1011 1
1111 1
.names mem_rdata_q[12] mem_rdata_q[13] mem_rdata_q[14] $abc$16053$new_n2339
000 1
.names $abc$16053$new_n1479 instr_lhu $abc$16053$new_n2331 is_lb_lh_lw_lbu_lhu $abc$16053$auto$rtlil.cc:2693:MuxGate$15089
0100 1
0101 1
0110 1
0111 1
1011 1
1111 1
.names $abc$16053$new_n1479 instr_lbu is_lb_lh_lw_lbu_lhu $abc$16053$new_n2342 $abc$16053$auto$rtlil.cc:2693:MuxGate$15091
0100 1
0101 1
0110 1
0111 1
1011 1
1111 1
.names mem_rdata_q[14] mem_rdata_q[12] mem_rdata_q[13] $abc$16053$new_n2342
100 1
.names $abc$16053$new_n1479 instr_lw is_lb_lh_lw_lbu_lhu $abc$16053$new_n2320 $abc$16053$auto$rtlil.cc:2693:MuxGate$15093
0100 1
0101 1
0110 1
0111 1
1011 1
1111 1
.names $abc$16053$new_n1479 instr_lh $abc$16053$new_n2335 is_lb_lh_lw_lbu_lhu $abc$16053$auto$rtlil.cc:2693:MuxGate$15095
0100 1
0101 1
0110 1
0111 1
1011 1
1111 1
.names $abc$16053$new_n1479 instr_lb is_lb_lh_lw_lbu_lhu $abc$16053$new_n2339 $abc$16053$auto$rtlil.cc:2693:MuxGate$15097
0100 1
0101 1
0110 1
0111 1
1011 1
1111 1
.names $abc$16053$new_n1548 instr_jalr $abc$16053$new_n2347 $abc$16053$new_n2349 mem_rdata_latched[12] $abc$16053$auto$rtlil.cc:2693:MuxGate$15099
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10110 1
11110 1
.names $abc$16053$new_n2348 mem_rdata_latched[13] mem_rdata_latched[14] $abc$16053$new_n2347
100 1
.names mem_rdata_latched[6] mem_rdata_latched[5] mem_rdata_latched[4] $abc$16053$new_n2348
110 1
.names mem_rdata_latched[2] $abc$16053$new_n2298 mem_rdata_latched[3] $abc$16053$new_n2349
110 1
.names $abc$16053$new_n1548 instr_jal $abc$16053$new_n2348 $abc$16053$new_n2298 $abc$16053$new_n2351 $abc$16053$auto$rtlil.cc:2693:MuxGate$15101
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10111 1
11111 1
.names mem_rdata_latched[2] mem_rdata_latched[3] $abc$16053$new_n2351
11 1
.names $abc$16053$new_n1548 instr_auipc $abc$16053$new_n2301 $abc$16053$new_n2349 mem_rdata_latched[4] $abc$16053$auto$rtlil.cc:2693:MuxGate$15103
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10111 1
11111 1
.names $abc$16053$new_n1548 instr_lui $abc$16053$new_n2299 $abc$16053$new_n2349 mem_rdata_latched[4] $abc$16053$auto$rtlil.cc:2693:MuxGate$15105
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10111 1
11111 1
.names $abc$16053$new_n1619 $abc$16053$new_n1623 pcpi_rs2[31] decoded_imm[31] $abc$16053$new_n2355 $abc$16053$auto$rtlil.cc:2693:MuxGate$15107
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names $abc$16053$auto$mem.cc:1172:emulate_transparency$4913 $abc$16053$new_n1626 $abc$16053$auto$mem.cc:1145:emulate_transparency$4906[31] $abc$16053$auto$mem.cc:1162:emulate_transparency$4910[31] $abc$16053$new_n2355
0001 1
0011 1
1010 1
1011 1
.names pcpi_rs1[29] decoded_imm[29] pcpi_rs1[30] decoded_imm[30] $abc$16053$new_n2002 $abc$16053$new_n2358
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11000 1
11001 1
.names $abc$16053$new_n2362 $abc$16053$new_n2361 $abc$16053$new_n2022 $abc$16053$new_n2032 reg_pc[31] $abc$16053$new_n2360
00000 1
00001 1
00010 1
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
.names $abc$16053$new_n2030 $abc$16053$auto$mem.cc:1172:emulate_transparency$4923 $abc$16053$auto$mem.cc:1145:emulate_transparency$4906[31] $abc$16053$auto$mem.cc:1162:emulate_transparency$4920[31] $abc$16053$new_n2361
1001 1
1011 1
1110 1
1111 1
.names $abc$16053$new_n2022 $abc$16053$new_n2025 $abc$16053$new_n2027 pcpi_rs1[30] pcpi_rs1[27] $abc$16053$new_n2362
11001 1
11011 1
11110 1
11111 1
.names $abc$16053$new_n2033 $abc$16053$new_n2365 pcpi_rs1[30] $abc$16053$new_n2364 $abc$16053$new_n2019 $abc$16053$auto$rtlil.cc:2693:MuxGate$15111
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10010 1
10011 1
10101 1
10110 1
10111 1
.names pcpi_rs1[30] decoded_imm[30] pcpi_rs1[29] decoded_imm[29] $abc$16053$new_n2002 $abc$16053$new_n2364
00010 1
00100 1
00110 1
00111 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11010 1
11100 1
11110 1
11111 1
.names $abc$16053$new_n2019 $abc$16053$new_n2022 $abc$16053$new_n2366 $abc$16053$new_n2368 $abc$16053$new_n2369 $abc$16053$new_n2365
10100 1
10101 1
10110 1
10111 1
11001 1
11010 1
11011 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2367 $abc$16053$new_n2032 reg_pc[30] $abc$16053$new_n2366
000 1
001 1
010 1
.names $abc$16053$new_n2030 $abc$16053$auto$mem.cc:1172:emulate_transparency$4923 $abc$16053$auto$mem.cc:1145:emulate_transparency$4906[30] $abc$16053$auto$mem.cc:1162:emulate_transparency$4920[30] $abc$16053$new_n2367
1001 1
1011 1
1110 1
1111 1
.names $abc$16053$new_n2027 $abc$16053$new_n2025 pcpi_rs1[29] pcpi_rs1[31] $abc$16053$new_n2368
1000 1
1010 1
1100 1
1101 1
.names $abc$16053$new_n2028 $abc$16053$new_n2025 pcpi_rs1[26] $abc$16053$new_n2369
100 1
101 1
110 1
.names count_instr[63] count_instr[62] $abc$16053$new_n1909 $abc$16053$auto$rtlil.cc:2693:MuxGate$15113
011 1
100 1
101 1
110 1
.names $abc$16053$new_n1612 $abc$16053$new_n2372 reg_pc[31] $abc$16053$auto$rtlil.cc:2693:MuxGate$15115
001 1
011 1
100 1
101 1
.names $abc$16053$new_n1704 $abc$16053$new_n2373 reg_next_pc[31] $abc$16053$new_n2372
000 1
010 1
110 1
111 1
.names latched_stalu alu_out_q[31] reg_out[31] $abc$16053$new_n2373
000 1
010 1
100 1
101 1
.names $abc$16053$new_n1612 $abc$16053$new_n2378 reg_next_pc[31] $abc$16053$new_n2375 $abc$16053$new_n2377 $abc$16053$auto$rtlil.cc:2693:MuxGate$15117
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10010 1
10011 1
10101 1
10110 1
10111 1
.names instr_jal $abc$16053$new_n2376 $abc$16053$new_n1750 decoded_imm_j[30] $abc$16053$new_n1751 $abc$16053$new_n2375
10001 1
10100 1
10101 1
10111 1
11000 1
11010 1
11011 1
11110 1
.names decoded_imm_j[31] $abc$16053$new_n2372 $abc$16053$new_n2376
01 1
10 1
.names $abc$16053$new_n2372 instr_jal $abc$16053$new_n1690 $abc$16053$new_n1750 decoder_trigger $abc$16053$new_n2377
00000 1
00001 1
00010 1
00011 1
00100 1
00110 1
00111 1
01000 1
01010 1
01100 1
01110 1
10000 1
10010 1
10100 1
10101 1
10110 1
11000 1
11010 1
11100 1
11110 1
.names $abc$16053$new_n2372 decoder_trigger $abc$16053$new_n2378
10 1
.names mem_do_prefetch resetn $abc$16053$new_n2380 $abc$16053$new_n1612 instr_jalr $abc$16053$auto$rtlil.cc:2693:MuxGate$15119
01110 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
.names decoder_trigger instr_jal $abc$16053$new_n2380
10 1
.names $abc$16053$new_n2399 $abc$16053$auto$simplemap.cc:240:simplemap_eqne$5791[2] $abc$16053$new_n2382 mem_do_rinst $abc$16053$auto$rtlil.cc:2693:MuxGate$15121
0001 1
0011 1
1010 1
1011 1
.names $abc$16053$new_n2022 $abc$16053$new_n1621 mem_do_prefetch $abc$16053$new_n2383 $abc$16053$new_n2398 $abc$16053$new_n2382
00010 1
00011 1
00110 1
00111 1
01001 1
01011 1
01101 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n1622 $abc$16053$new_n2384 $abc$16053$new_n2380 $abc$16053$new_n2383
000 1
010 1
110 1
111 1
.names $abc$16053$new_n2385 mem_do_prefetch is_lb_lh_lw_lbu_lhu $abc$16053$new_n2398 $abc$16053$new_n2384
0100 1
0101 1
0110 1
0111 1
1001 1
1010 1
1011 1
1101 1
1110 1
1111 1
.names $abc$16053$new_n1624 $abc$16053$new_n2394 is_slli_srli_srai $abc$16053$new_n2386 $abc$16053$new_n2385
1100 1
.names $abc$16053$new_n2397 $abc$16053$new_n2396 $abc$16053$new_n2387 $0\is_lui_auipc_jal[0:0] $abc$16053$new_n2386
1110 1
.names $abc$16053$new_n2394 $abc$16053$new_n2393 $abc$16053$new_n2391 $abc$16053$new_n2389 $abc$16053$new_n2388 $abc$16053$new_n2387
11111 1
.names $abc$16053$new_n2025 instr_lb instr_lbu instr_sh instr_sw $abc$16053$new_n2388
10000 1
.names $abc$16053$new_n2390 instr_fence instr_xor instr_sub instr_add $abc$16053$new_n2389
10000 1
.names instr_xori instr_addi instr_bgeu instr_bltu $abc$16053$new_n2390
0000 1
.names $abc$16053$new_n2392 instr_bge instr_blt instr_bne instr_beq $abc$16053$new_n2391
10000 1
.names instr_sll instr_jalr instr_sb instr_slli $abc$16053$new_n2392
0000 1
.names instr_and instr_or instr_andi instr_ori $abc$16053$new_n2393
0000 1
.names instr_rdcycle instr_rdcycleh instr_rdinstr instr_rdinstrh $abc$16053$new_n2394
0000 1
.names $abc$16053$new_n1478 instr_jal $0\is_lui_auipc_jal[0:0]
00 1
01 1
11 1
.names instr_sltu instr_slt instr_sltiu instr_slti $abc$16053$new_n2396
0000 1
.names instr_lh instr_lw instr_lhu $abc$16053$new_n2397
000 1
.names is_sll_srl_sra mem_do_rinst mem_do_prefetch is_sb_sh_sw $abc$16053$new_n2398
0001 1
0010 1
0011 1
0101 1
0110 1
0111 1
1100 1
1101 1
1110 1
1111 1
.names $abc$16053$new_n2038 $abc$16053$new_n1621 $abc$16053$new_n2400 $abc$16053$new_n2022 $abc$16053$new_n2399
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
.names $abc$16053$new_n1622 $abc$16053$new_n1624 $abc$16053$new_n2385 resetn $abc$16053$new_n1612 $abc$16053$new_n2400
00000 1
00001 1
00011 1
00100 1
00101 1
00111 1
01000 1
01001 1
01011 1
01100 1
01101 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names resetn $abc$16053$new_n1549 $abc$16053$auto$simplemap.cc:240:simplemap_eqne$5791[2]
00 1
01 1
10 1
.names mem_do_rdata $abc$16053$auto$simplemap.cc:240:simplemap_eqne$5791[2] $abc$16053$auto$rtlil.cc:2693:MuxGate$15123
10 1
.names mem_do_wdata $abc$16053$auto$simplemap.cc:240:simplemap_eqne$5791[2] $abc$16053$auto$rtlil.cc:2693:MuxGate$15125
10 1
.names $abc$16053$new_n2454 $abc$16053$new_n2452 $abc$16053$new_n1610 is_beq_bne_blt_bge_bltu_bgeu $abc$16053$new_n2405 $abc$16053$auto$rtlil.cc:2693:MuxGate$15127
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10100 1
10101 1
10110 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2450 instr_bgeu $abc$16053$new_n2406 is_sltiu_bltu_sltu is_slti_blt_slt $abc$16053$new_n2405
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
.names instr_bge instr_bne $abc$16053$new_n2448 $abc$16053$new_n2407 $abc$16053$new_n2406
0000 1
0001 1
0110 1
0111 1
1001 1
1011 1
1101 1
1111 1
.names $abc$16053$new_n2408 pcpi_rs1[31] pcpi_rs2[31] $abc$16053$new_n2407
000 1
001 1
010 1
011 1
110 1
.names $abc$16053$new_n2444 $abc$16053$new_n2929 $abc$16053$new_n2440 $abc$16053$new_n2408
000 1
001 1
010 1
.names pcpi_rs1[14] pcpi_rs2[14] pcpi_rs1[15] pcpi_rs2[15] $abc$16053$new_n2416
0000 1
0011 1
1100 1
1111 1
.names $abc$16053$new_n2424 $abc$16053$new_n2416 $abc$16053$new_n2423 $abc$16053$new_n2422 $abc$16053$new_n2419 $abc$16053$new_n2418
11111 1
.names $abc$16053$new_n2420 pcpi_rs1[2] mem_la_wdata[2] pcpi_rs1[3] mem_la_wdata[3] $abc$16053$new_n2419
10000 1
10011 1
11100 1
11111 1
.names $abc$16053$new_n2421 pcpi_rs1[4] mem_la_wdata[4] pcpi_rs1[5] mem_la_wdata[5] $abc$16053$new_n2420
10000 1
10011 1
11100 1
11111 1
.names pcpi_rs1[6] mem_la_wdata[6] pcpi_rs1[7] mem_la_wdata[7] $abc$16053$new_n2421
0000 1
0011 1
1100 1
1111 1
.names pcpi_rs1[12] pcpi_rs2[12] pcpi_rs1[13] pcpi_rs2[13] $abc$16053$new_n2422
0000 1
0011 1
1100 1
1111 1
.names pcpi_rs1[10] pcpi_rs2[10] pcpi_rs1[11] pcpi_rs2[11] $abc$16053$new_n2423
0000 1
0011 1
1100 1
1111 1
.names pcpi_rs1[8] pcpi_rs2[8] pcpi_rs1[9] pcpi_rs2[9] $abc$16053$new_n2424
0000 1
0011 1
1100 1
1111 1
.names $abc$16053$new_n2438 $abc$16053$new_n2436 $abc$16053$new_n2435
11 1
.names $abc$16053$new_n2437 pcpi_rs1[22] pcpi_rs2[22] pcpi_rs1[23] pcpi_rs2[23] $abc$16053$new_n2436
10000 1
10011 1
11100 1
11111 1
.names pcpi_rs1[20] pcpi_rs2[20] pcpi_rs1[21] pcpi_rs2[21] $abc$16053$new_n2437
0000 1
0011 1
1100 1
1111 1
.names $abc$16053$new_n2439 pcpi_rs1[16] pcpi_rs2[16] pcpi_rs1[17] pcpi_rs2[17] $abc$16053$new_n2438
10000 1
10011 1
11100 1
11111 1
.names pcpi_rs1[18] pcpi_rs2[18] pcpi_rs1[19] pcpi_rs2[19] $abc$16053$new_n2439
0000 1
0011 1
1100 1
1111 1
.names $abc$16053$new_n2441 pcpi_rs1[31] pcpi_rs2[31] pcpi_rs1[30] pcpi_rs2[30] $abc$16053$new_n2440
10000 1
10011 1
11100 1
11111 1
.names pcpi_rs1[28] pcpi_rs2[28] pcpi_rs1[29] pcpi_rs2[29] $abc$16053$new_n2441
0000 1
0011 1
1100 1
1111 1
.names $abc$16053$new_n2443 pcpi_rs1[24] pcpi_rs2[24] pcpi_rs1[25] pcpi_rs2[25] $abc$16053$new_n2442
10000 1
10011 1
11100 1
11111 1
.names pcpi_rs1[26] pcpi_rs2[26] pcpi_rs1[27] pcpi_rs2[27] $abc$16053$new_n2443
0000 1
0011 1
1100 1
1111 1
.names pcpi_rs1[31] pcpi_rs2[31] pcpi_rs1[30] pcpi_rs2[30] $abc$16053$new_n2445 $abc$16053$new_n2444
00001 1
00010 1
00011 1
00111 1
11001 1
11010 1
11011 1
11111 1
.names pcpi_rs2[28] pcpi_rs1[28] pcpi_rs1[29] pcpi_rs2[29] $abc$16053$new_n2445
0001 1
0101 1
1000 1
1001 1
1011 1
1101 1
.names $abc$16053$new_n2440 $abc$16053$new_n2449 $abc$16053$new_n2435 $abc$16053$new_n2418 $abc$16053$new_n2448
1111 1
.names $abc$16053$new_n2442 pcpi_rs1[0] mem_la_wdata[0] pcpi_rs1[1] mem_la_wdata[1] $abc$16053$new_n2449
10000 1
10011 1
11100 1
11111 1
.names is_sltiu_bltu_sltu is_slti_blt_slt $abc$16053$new_n2451 $abc$16053$new_n2407 instr_bgeu $abc$16053$new_n2450
00001 1
00011 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2408 pcpi_rs2[31] pcpi_rs1[31] $abc$16053$new_n2451
000 1
001 1
010 1
011 1
110 1
.names $abc$16053$new_n1622 latched_store $abc$16053$new_n2453 $abc$16053$new_n2394 $abc$16053$new_n1612 $abc$16053$new_n2452
01100 1
01110 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2454 $abc$16053$new_n1610 $abc$16053$new_n2453
10 1
.names $abc$16053$new_n2022 $abc$16053$new_n2021 $abc$16053$new_n2454
00 1
.names $abc$16053$new_n1612 latched_stalu $abc$16053$new_n1610 is_beq_bne_blt_bge_bltu_bgeu $abc$16053$auto$rtlil.cc:2693:MuxGate$15129
0010 1
0100 1
0101 1
0110 1
0111 1
.names $abc$16053$new_n1610 $abc$16053$new_n1612 $abc$16053$new_n2458 $abc$16053$new_n2457 latched_branch $abc$16053$auto$rtlil.cc:2693:MuxGate$15131
00001 1
00011 1
00101 1
00111 1
01000 1
01001 1
01010 1
01011 1
10000 1
10001 1
10010 1
10011 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11110 1
11111 1
.names is_beq_bne_blt_bge_bltu_bgeu $abc$16053$new_n2405 $abc$16053$new_n2457
10 1
.names $abc$16053$new_n1610 instr_jalr is_beq_bne_blt_bge_bltu_bgeu decoder_trigger instr_jal $abc$16053$new_n2458
00000 1
00001 1
00010 1
00100 1
00101 1
00110 1
01000 1
01001 1
01010 1
01100 1
01101 1
01110 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2460 instr_lh latched_is_lh $abc$16053$new_n1612 $abc$16053$auto$rtlil.cc:2693:MuxGate$15133
0010 1
0110 1
1100 1
1101 1
1110 1
1111 1
.names $abc$16053$new_n2021 mem_do_rdata $abc$16053$new_n2035 $abc$16053$new_n2460
100 1
.names $abc$16053$new_n2460 instr_lb latched_is_lb $abc$16053$new_n1612 $abc$16053$auto$rtlil.cc:2693:MuxGate$15135
0010 1
0110 1
1100 1
1101 1
1110 1
1111 1
.names $abc$16053$new_n1479 instr_beq is_beq_bne_blt_bge_bltu_bgeu $abc$16053$new_n2339 $abc$16053$auto$rtlil.cc:2693:MuxGate$15137
0100 1
0101 1
0110 1
0111 1
1011 1
1111 1
.names $abc$16053$new_n1479 instr_bne is_beq_bne_blt_bge_bltu_bgeu $abc$16053$new_n2335 $abc$16053$auto$rtlil.cc:2693:MuxGate$15139
0100 1
0101 1
0110 1
0111 1
1011 1
1111 1
.names $abc$16053$new_n1479 instr_blt is_beq_bne_blt_bge_bltu_bgeu $abc$16053$new_n2342 $abc$16053$auto$rtlil.cc:2693:MuxGate$15141
0100 1
0101 1
0110 1
0111 1
1011 1
1111 1
.names $abc$16053$new_n1479 instr_bge is_beq_bne_blt_bge_bltu_bgeu $abc$16053$new_n2331 $abc$16053$auto$rtlil.cc:2693:MuxGate$15143
0100 1
0101 1
0110 1
0111 1
1011 1
1111 1
.names $abc$16053$new_n1479 instr_bltu is_beq_bne_blt_bge_bltu_bgeu $abc$16053$new_n2467 $abc$16053$auto$rtlil.cc:2693:MuxGate$15145
0100 1
0101 1
0110 1
0111 1
1011 1
1111 1
.names mem_rdata_q[14] mem_rdata_q[13] mem_rdata_q[12] $abc$16053$new_n2467
110 1
.names $abc$16053$new_n1479 instr_bgeu is_beq_bne_blt_bge_bltu_bgeu $abc$16053$new_n2469 $abc$16053$auto$rtlil.cc:2693:MuxGate$15147
0100 1
0101 1
0110 1
0111 1
1011 1
1111 1
.names mem_rdata_q[12] mem_rdata_q[13] mem_rdata_q[14] $abc$16053$new_n2469
111 1
.names $abc$16053$new_n1479 instr_addi is_alu_reg_imm $abc$16053$new_n2339 $abc$16053$auto$rtlil.cc:2693:MuxGate$15149
0100 1
0101 1
0110 1
0111 1
1011 1
1111 1
.names $abc$16053$new_n1479 instr_slti is_alu_reg_imm $abc$16053$new_n2320 $abc$16053$auto$rtlil.cc:2693:MuxGate$15151
0100 1
0101 1
0110 1
0111 1
1011 1
1111 1
.names $abc$16053$new_n1479 instr_sltiu is_alu_reg_imm $abc$16053$new_n2473 $abc$16053$auto$rtlil.cc:2693:MuxGate$15153
0100 1
0101 1
0110 1
0111 1
1011 1
1111 1
.names mem_rdata_q[12] mem_rdata_q[13] mem_rdata_q[14] $abc$16053$new_n2473
110 1
.names $abc$16053$new_n1479 instr_xori is_alu_reg_imm $abc$16053$new_n2342 $abc$16053$auto$rtlil.cc:2693:MuxGate$15155
0100 1
0101 1
0110 1
0111 1
1011 1
1111 1
.names $abc$16053$new_n1479 instr_ori is_alu_reg_imm $abc$16053$new_n2467 $abc$16053$auto$rtlil.cc:2693:MuxGate$15157
0100 1
0101 1
0110 1
0111 1
1011 1
1111 1
.names $abc$16053$new_n1479 instr_andi is_alu_reg_imm $abc$16053$new_n2469 $abc$16053$auto$rtlil.cc:2693:MuxGate$15159
0100 1
0101 1
0110 1
0111 1
1011 1
1111 1
.names $abc$16053$new_n1479 instr_add is_alu_reg_reg $abc$16053$new_n2339 $abc$16053$new_n2333 $abc$16053$auto$rtlil.cc:2693:MuxGate$15161
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10111 1
11111 1
.names $abc$16053$new_n1479 instr_sub $abc$16053$new_n2330 is_alu_reg_reg $abc$16053$new_n2339 $abc$16053$auto$rtlil.cc:2693:MuxGate$15163
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10111 1
11111 1
.names $abc$16053$new_n1479 instr_sll is_alu_reg_reg $abc$16053$new_n2335 $abc$16053$new_n2333 $abc$16053$auto$rtlil.cc:2693:MuxGate$15165
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10111 1
11111 1
.names $abc$16053$new_n1479 instr_slt is_alu_reg_reg $abc$16053$new_n2320 $abc$16053$new_n2333 $abc$16053$auto$rtlil.cc:2693:MuxGate$15167
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10111 1
11111 1
.names $abc$16053$new_n1479 instr_sltu is_alu_reg_reg $abc$16053$new_n2473 $abc$16053$new_n2333 $abc$16053$auto$rtlil.cc:2693:MuxGate$15169
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10111 1
11111 1
.names $abc$16053$new_n1479 instr_xor is_alu_reg_reg $abc$16053$new_n2342 $abc$16053$new_n2333 $abc$16053$auto$rtlil.cc:2693:MuxGate$15171
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10111 1
11111 1
.names $abc$16053$new_n1479 instr_srl is_alu_reg_reg $abc$16053$new_n2331 $abc$16053$new_n2333 $abc$16053$auto$rtlil.cc:2693:MuxGate$15173
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10111 1
11111 1
.names $abc$16053$new_n1479 instr_sra $abc$16053$new_n2331 is_alu_reg_reg $abc$16053$new_n2330 $abc$16053$auto$rtlil.cc:2693:MuxGate$15175
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10111 1
11111 1
.names $abc$16053$new_n1479 instr_or is_alu_reg_reg $abc$16053$new_n2467 $abc$16053$new_n2333 $abc$16053$auto$rtlil.cc:2693:MuxGate$15177
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10111 1
11111 1
.names $abc$16053$new_n1479 instr_and is_alu_reg_reg $abc$16053$new_n2469 $abc$16053$new_n2333 $abc$16053$auto$rtlil.cc:2693:MuxGate$15179
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10111 1
11111 1
.names $abc$16053$new_n1479 instr_fence $abc$16053$new_n2339 $abc$16053$new_n2321 $abc$16053$new_n2488 $abc$16053$auto$rtlil.cc:2693:MuxGate$15181
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10111 1
11111 1
.names mem_rdata_q[2] mem_rdata_q[3] mem_rdata_q[4] mem_rdata_q[5] mem_rdata_q[6] $abc$16053$new_n2488
11000 1
.names $abc$16053$new_n1548 is_beq_bne_blt_bge_bltu_bgeu $abc$16053$new_n2348 $abc$16053$new_n2297 $abc$16053$auto$rtlil.cc:2693:MuxGate$15183
0100 1
0101 1
0110 1
0111 1
1011 1
1111 1
.names $abc$16053$new_n1548 mem_rdata_latched[31] decoded_imm_j[31] $abc$16053$auto$rtlil.cc:2693:MuxGate$15185
001 1
011 1
110 1
111 1
.names $abc$16053$new_n2235 mem_valid $abc$16053$new_n2492 $abc$16053$new_n1468 $abc$16053$auto$rtlil.cc:2693:MuxGate$15189
0100 1
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names $abc$16053$new_n1473 $abc$16053$new_n1474 resetn mem_ready $abc$16053$new_n2492
0000 1
0001 1
0011 1
0100 1
0101 1
0111 1
1000 1
1001 1
1010 1
1011 1
.names $abc$16053$new_n1467 $abc$16053$new_n1475 mem_state[1] mem_state[0] mem_do_wdata $abc$16053$auto$rtlil.cc:2693:MuxGate$15193
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
11001 1
11010 1
11011 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2495 $abc$16053$new_n2498 mem_wordsize[1] $abc$16053$new_n2397 $abc$16053$new_n2021 $abc$16053$auto$rtlil.cc:2693:MuxGate$15197
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10011 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2501 $abc$16053$new_n2034 $abc$16053$new_n2496 $abc$16053$new_n2495
111 1
.names $abc$16053$new_n2498 instr_sb $abc$16053$new_n2500 $abc$16053$new_n2460 $abc$16053$new_n2496
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1100 1
1101 1
1110 1
1111 1
.names mem_do_wdata $abc$16053$new_n2035 $abc$16053$new_n2497
00 1
.names $abc$16053$new_n2499 instr_sh $abc$16053$new_n2498
10 1
.names $abc$16053$new_n2020 instr_sw $abc$16053$new_n2499
10 1
.names $abc$16053$new_n2397 instr_lb instr_lbu $abc$16053$new_n2500
100 1
.names resetn $abc$16053$new_n1612 $abc$16053$new_n2019 $abc$16053$new_n2035 $abc$16053$new_n2501
1000 1
1100 1
1101 1
1110 1
1111 1
.names $abc$16053$new_n1609 latched_rd[4] $abc$16053$new_n1612 decoded_rd[4] $abc$16053$auto$rtlil.cc:2693:MuxGate$15201
0100 1
0101 1
0110 1
0111 1
1011 1
1111 1
.names $abc$16053$new_n1470 $abc$16053$new_n1704 pcpi_rs1[31] reg_out[31] reg_next_pc[31] mem_la_addr[31]
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2235 mem_la_addr[31] mem_addr[31] $abc$16053$auto$rtlil.cc:2693:MuxGate$15203
001 1
011 1
110 1
111 1
.names $abc$16053$new_n2495 $abc$16053$new_n2506 mem_wordsize[0] $abc$16053$auto$rtlil.cc:2693:MuxGate$15207
001 1
011 1
100 1
101 1
.names $abc$16053$new_n2499 instr_sh $abc$16053$new_n2021 instr_lw $abc$16053$new_n2397 $abc$16053$new_n2506
00000 1
00001 1
00010 1
00011 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10101 1
10110 1
10111 1
.names $abc$16053$new_n2235 mem_wstrb[2] mem_la_wstrb[2] $abc$16053$new_n1469 $abc$16053$auto$rtlil.cc:2693:MuxGate$14331
0100 1
0101 1
0110 1
0111 1
1010 1
1110 1
.names mem_wordsize[1] mem_wordsize[0] pcpi_rs1[1] pcpi_rs1[0] mem_la_wstrb[2]
0000 1
0001 1
0010 1
0011 1
0110 1
0111 1
1010 1
1100 1
1101 1
1110 1
1111 1
.names $abc$16053$new_n2235 mem_wstrb[1] mem_la_wstrb[1] $abc$16053$new_n1469 $abc$16053$auto$rtlil.cc:2693:MuxGate$14333
0100 1
0101 1
0110 1
0111 1
1010 1
1110 1
.names $abc$16053$new_n2512 pcpi_rs1[0] pcpi_rs1[1] mem_la_wstrb[1]
010 1
100 1
101 1
110 1
111 1
.names $abc$16053$new_n2513 $abc$16053$new_n1442 $abc$16053$new_n2512
00 1
.names mem_wordsize[0] pcpi_rs1[1] mem_wordsize[1] $abc$16053$new_n2513
110 1
.names $abc$16053$new_n2235 mem_wstrb[0] mem_la_wstrb[0] $abc$16053$new_n1469 $abc$16053$auto$rtlil.cc:2693:MuxGate$14335
0100 1
0101 1
0110 1
0111 1
1010 1
1110 1
.names $abc$16053$new_n2512 pcpi_rs1[0] pcpi_rs1[1] mem_la_wstrb[0]
000 1
100 1
101 1
110 1
111 1
.names $abc$16053$new_n2235 mem_wstrb[3] mem_la_wstrb[3] $abc$16053$new_n1469 $abc$16053$auto$rtlil.cc:2693:MuxGate$15043
0100 1
0101 1
0110 1
0111 1
1010 1
1110 1
.names mem_wordsize[1] mem_wordsize[0] pcpi_rs1[1] pcpi_rs1[0] mem_la_wstrb[3]
0000 1
0001 1
0010 1
0011 1
0110 1
0111 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names instr_slt instr_slti instr_blt $0\is_slti_blt_slt[0:0]
001 1
010 1
011 1
100 1
101 1
110 1
111 1
.names instr_sltu instr_sltiu instr_bltu $0\is_sltiu_bltu_sltu[0:0]
001 1
010 1
011 1
100 1
101 1
110 1
111 1
.names $abc$16053$new_n2396 is_beq_bne_blt_bge_bltu_bgeu $abc$16053$reduce_or$./benchmark/picorv32.v:863$175_Y
00 1
01 1
11 1
.names resetn $abc$16053$new_n2019 $abc$16053$new_n2035 $abc$16053$auto$opt_dff.cc:253:combine_resets$4218
100 1
.names cpu_state[7] $abc$16053$new_n1613 cpu_state[6] cpu_state[4] cpu_state[5] $abc$16053$procmux$1608_CMP
11000 1
.names resetn $abc$16053$new_n1479 $abc$16053$auto$opt_dff.cc:253:combine_resets$4160
00 1
01 1
11 1
.names resetn $abc$16053$new_n1612 $abc$16053$new_n2527 latched_store latched_branch $0$memwr$\cpuregs$./benchmark/picorv32.v:1343$17_EN[31:0]$487[31]
11001 1
11010 1
11011 1
.names latched_rd[4] latched_rd[0] latched_rd[1] latched_rd[2] latched_rd[3] $abc$16053$new_n2527
00000 1
.names mem_do_prefetch $abc$16053$new_n1549 $abc$16053$logic_and$./benchmark/picorv32.v:1871$636_Y
00 1
.names resetn mem_do_rinst reg_pc[1] reg_pc[0] $abc$16053$logic_and$./benchmark/picorv32.v:1937$665_Y
1101 1
1110 1
1111 1
.names $abc$16053$new_n2022 reg_sh[0] $abc$16053$new_n2027 $abc$16053$new_n2531 $0\reg_sh[4:0][0]
0000 1
0010 1
0100 1
0110 1
1010 1
1011 1
1100 1
1101 1
.names $abc$16053$new_n2532 decoded_rs2[0] $abc$16053$new_n1686 $abc$16053$new_n2531
000 1
010 1
100 1
101 1
.names is_slli_srli_srai $abc$16053$new_n1621 $abc$16053$new_n2532
10 1
.names $abc$16053$new_n2022 reg_sh[1] $abc$16053$new_n2027 reg_sh[0] $abc$16053$new_n2534 $0\reg_sh[4:0][1]
00000 1
00010 1
00100 1
00110 1
01000 1
01010 1
01100 1
01110 1
10100 1
10101 1
11000 1
11001 1
11010 1
11011 1
11110 1
11111 1
.names $abc$16053$new_n2532 decoded_rs2[1] $abc$16053$new_n1684 $abc$16053$new_n2534
000 1
010 1
100 1
101 1
.names $abc$16053$new_n2536 $abc$16053$new_n2038 reg_sh[2] $abc$16053$new_n2027 $0\reg_sh[4:0][2]
0000 1
0001 1
0010 1
0011 1
0100 1
.names $abc$16053$new_n2532 $abc$16053$new_n2022 decoded_rs2[2] $abc$16053$new_n1682 $abc$16053$new_n2536
0000 1
0010 1
1000 1
1001 1
.names $abc$16053$new_n2538 reg_sh[3] reg_sh[2] $abc$16053$new_n2038 reg_sh[4] $0\reg_sh[4:0][3]
00000 1
00001 1
00011 1
00100 1
00101 1
01000 1
01001 1
01100 1
01101 1
01110 1
01111 1
.names $abc$16053$new_n2532 $abc$16053$new_n2022 decoded_rs2[3] $abc$16053$new_n1680 $abc$16053$new_n2538
0000 1
0010 1
1000 1
1001 1
.names $abc$16053$new_n2540 reg_sh[4] $abc$16053$new_n2038 reg_sh[2] reg_sh[3] $0\reg_sh[4:0][4]
00000 1
00001 1
00010 1
00011 1
01000 1
01001 1
01010 1
01011 1
01101 1
01110 1
01111 1
.names $abc$16053$new_n2532 $abc$16053$new_n2022 decoded_rs2[4] $abc$16053$new_n1678 $abc$16053$new_n2540
0000 1
0010 1
1000 1
1001 1
.names $abc$16053$new_n2021 $abc$16053$new_n2022 $abc$16053$new_n2542 $abc$16053$new_n2546 pcpi_rs1[0] $0\reg_out[31:0][0]
00010 1
00011 1
00110 1
00111 1
01001 1
01011 1
01101 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2543 $abc$16053$new_n2513 $abc$16053$new_n1442 mem_rdata[16] mem_rdata[0] $abc$16053$new_n2542
00001 1
00011 1
00100 1
00101 1
00110 1
00111 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
.names $abc$16053$new_n2544 mem_rdata[0] mem_la_wstrb[0] mem_rdata[24] $abc$16053$new_n2545 $abc$16053$new_n2543
10000 1
10001 1
10010 1
10100 1
10101 1
10110 1
11000 1
11001 1
11010 1
.names pcpi_rs1[1] mem_rdata[16] pcpi_rs1[0] $abc$16053$new_n1442 mem_rdata[8] $abc$16053$new_n2544
00000 1
00001 1
00010 1
00011 1
00100 1
00110 1
01010 1
01011 1
01110 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11110 1
11111 1
.names pcpi_rs1[0] pcpi_rs1[1] $abc$16053$new_n2545
11 1
.names $abc$16053$new_n1610 reg_pc[0] decoded_imm[0] $abc$16053$new_n2547 $abc$16053$new_n2546
0001 1
0011 1
0101 1
0111 1
1010 1
1011 1
1100 1
1101 1
.names instr_rdinstrh instr_rdinstr count_instr[32] $abc$16053$new_n2548 count_instr[0] $abc$16053$new_n2547
00010 1
00011 1
00110 1
00111 1
01001 1
01011 1
01101 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names instr_rdcycleh count_cycle[32] count_cycle[0] $abc$16053$new_n2548
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1610 reg_pc[1] decoded_imm[1] $abc$16053$new_n2556 $abc$16053$new_n2554 $abc$16053$new_n2553
00001 1
00011 1
00101 1
00111 1
01001 1
01011 1
01101 1
01111 1
10000 1
10001 1
10110 1
10111 1
11010 1
11011 1
11100 1
11101 1
.names instr_rdinstrh instr_rdinstr count_instr[33] $abc$16053$new_n2555 count_instr[1] $abc$16053$new_n2554
00010 1
00011 1
00110 1
00111 1
01000 1
01010 1
01100 1
01110 1
10000 1
10001 1
10010 1
10011 1
11000 1
11001 1
11010 1
11011 1
.names instr_rdcycleh count_cycle[33] count_cycle[1] $abc$16053$new_n2555
000 1
010 1
100 1
101 1
.names reg_pc[0] decoded_imm[0] $abc$16053$new_n2556
11 1
.names $abc$16053$new_n2021 $abc$16053$new_n2022 $abc$16053$new_n2559 $abc$16053$new_n2562 pcpi_rs1[2] $0\reg_out[31:0][2]
00000 1
00001 1
00100 1
00101 1
01001 1
01011 1
01101 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2560 $abc$16053$new_n2513 $abc$16053$new_n1442 mem_rdata[18] mem_rdata[2] $abc$16053$new_n2559
00001 1
00011 1
00100 1
00101 1
00110 1
00111 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
.names $abc$16053$new_n2561 mem_rdata[2] mem_la_wstrb[0] mem_rdata[26] $abc$16053$new_n2545 $abc$16053$new_n2560
10000 1
10001 1
10010 1
10100 1
10101 1
10110 1
11000 1
11001 1
11010 1
.names pcpi_rs1[1] mem_rdata[18] pcpi_rs1[0] $abc$16053$new_n1442 mem_rdata[10] $abc$16053$new_n2561
00000 1
00001 1
00010 1
00011 1
00100 1
00110 1
01010 1
01011 1
01110 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11110 1
11111 1
.names $abc$16053$new_n1610 reg_pc[2] decoded_imm[2] $abc$16053$new_n2565 $abc$16053$new_n2563 $abc$16053$new_n2562
00001 1
00011 1
00101 1
00111 1
01001 1
01011 1
01101 1
01111 1
10010 1
10011 1
10100 1
10101 1
11000 1
11001 1
11110 1
11111 1
.names instr_rdinstrh instr_rdinstr count_instr[34] $abc$16053$new_n2564 count_instr[2] $abc$16053$new_n2563
00010 1
00011 1
00110 1
00111 1
01000 1
01010 1
01100 1
01110 1
10000 1
10001 1
10010 1
10011 1
11000 1
11001 1
11010 1
11011 1
.names instr_rdcycleh count_cycle[34] count_cycle[2] $abc$16053$new_n2564
000 1
010 1
100 1
101 1
.names reg_pc[0] decoded_imm[0] reg_pc[1] decoded_imm[1] $abc$16053$new_n2565
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
1100 1
.names $abc$16053$new_n2568 $abc$16053$new_n2513 $abc$16053$new_n1442 mem_rdata[19] mem_rdata[3] $abc$16053$new_n2567
00001 1
00011 1
00100 1
00101 1
00110 1
00111 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
.names $abc$16053$new_n2569 mem_rdata[3] mem_la_wstrb[0] mem_rdata[27] $abc$16053$new_n2545 $abc$16053$new_n2568
10000 1
10001 1
10010 1
10100 1
10101 1
10110 1
11000 1
11001 1
11010 1
.names pcpi_rs1[1] mem_rdata[19] pcpi_rs1[0] $abc$16053$new_n1442 mem_rdata[11] $abc$16053$new_n2569
00000 1
00001 1
00010 1
00011 1
00100 1
00110 1
01010 1
01011 1
01110 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11110 1
11111 1
.names reg_pc[3] decoded_imm[3] reg_pc[2] decoded_imm[2] $abc$16053$new_n2565 $abc$16053$new_n2571
00010 1
00100 1
00110 1
00111 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11010 1
11100 1
11110 1
11111 1
.names $abc$16053$new_n2021 $abc$16053$new_n2575 $abc$16053$new_n2578 $abc$16053$new_n2512 mem_rdata[4] $0\reg_out[31:0][4]
00000 1
00001 1
00010 1
00011 1
01000 1
01001 1
01010 1
01011 1
11000 1
11001 1
11011 1
11100 1
11101 1
11111 1
.names $abc$16053$new_n2576 $abc$16053$new_n2513 mem_rdata[20] $abc$16053$new_n2575
000 1
001 1
011 1
.names $abc$16053$new_n2577 mem_rdata[4] mem_la_wstrb[0] mem_rdata[28] $abc$16053$new_n2545 $abc$16053$new_n2576
10000 1
10001 1
10010 1
10100 1
10101 1
10110 1
11000 1
11001 1
11010 1
.names pcpi_rs1[1] mem_rdata[20] pcpi_rs1[0] $abc$16053$new_n1442 mem_rdata[12] $abc$16053$new_n2577
00000 1
00001 1
00010 1
00011 1
00100 1
00110 1
01010 1
01011 1
01110 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11110 1
11111 1
.names $abc$16053$new_n2022 $abc$16053$new_n1610 pcpi_rs1[4] $abc$16053$new_n2579 $abc$16053$new_n2581 $abc$16053$new_n2578
00001 1
00011 1
00101 1
00111 1
01000 1
01001 1
01100 1
01101 1
10000 1
10001 1
10010 1
10011 1
11000 1
11001 1
11010 1
11011 1
.names reg_pc[4] decoded_imm[4] $abc$16053$new_n2580 $abc$16053$new_n2579
000 1
011 1
101 1
110 1
.names reg_pc[2] decoded_imm[2] reg_pc[3] decoded_imm[3] $abc$16053$new_n2565 $abc$16053$new_n2580
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11000 1
11001 1
.names instr_rdinstrh instr_rdinstr count_instr[36] $abc$16053$new_n2582 count_instr[4] $abc$16053$new_n2581
00010 1
00011 1
00110 1
00111 1
01000 1
01010 1
01100 1
01110 1
10000 1
10001 1
10010 1
10011 1
11000 1
11001 1
11010 1
11011 1
.names instr_rdcycleh count_cycle[36] count_cycle[4] $abc$16053$new_n2582
000 1
010 1
100 1
101 1
.names reg_pc[5] decoded_imm[5] reg_pc[4] decoded_imm[4] $abc$16053$new_n2580 $abc$16053$new_n2585
00010 1
00100 1
00110 1
00111 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11010 1
11100 1
11110 1
11111 1
.names pcpi_rs1[0] pcpi_rs1[1] mem_rdata[29] mem_rdata[13] $abc$16053$new_n2590
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1010 1
1100 1
1101 1
.names $abc$16053$new_n1610 reg_pc[6] decoded_imm[6] $abc$16053$new_n2600 $abc$16053$new_n2593 $0\reg_out[31:0][6]
00000 1
00010 1
00100 1
00110 1
01000 1
01010 1
01100 1
01110 1
10000 1
10001 1
10010 1
10100 1
10110 1
10111 1
11000 1
11010 1
11011 1
11100 1
11101 1
11110 1
.names $abc$16053$new_n2594 $abc$16053$new_n2598 $abc$16053$new_n2453 $abc$16053$new_n2022 pcpi_rs1[6] $abc$16053$new_n2593
00000 1
00001 1
00010 1
00100 1
00101 1
00110 1
01000 1
01001 1
01010 1
.names $abc$16053$new_n2595 mem_la_wstrb[0] $abc$16053$new_n2596 mem_rdata[6] $abc$16053$new_n2594
1000 1
1001 1
1101 1
1111 1
.names $abc$16053$new_n2021 $abc$16053$new_n2513 mem_rdata[22] $abc$16053$new_n2595
100 1
101 1
111 1
.names $abc$16053$new_n2597 $abc$16053$new_n2545 mem_rdata[30] $abc$16053$new_n2596
100 1
101 1
110 1
.names pcpi_rs1[1] mem_rdata[22] pcpi_rs1[0] $abc$16053$new_n1442 mem_rdata[14] $abc$16053$new_n2597
00000 1
00001 1
00010 1
00011 1
00100 1
00110 1
01010 1
01011 1
01110 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11110 1
11111 1
.names instr_rdinstrh instr_rdinstr count_instr[38] $abc$16053$new_n2599 count_instr[6] $abc$16053$new_n2598
00010 1
00011 1
00110 1
00111 1
01001 1
01011 1
01101 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names instr_rdcycleh count_cycle[38] count_cycle[6] $abc$16053$new_n2599
001 1
011 1
110 1
111 1
.names reg_pc[4] decoded_imm[4] reg_pc[5] decoded_imm[5] $abc$16053$new_n2580 $abc$16053$new_n2600
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11000 1
11001 1
.names $abc$16053$new_n2022 $abc$16053$new_n2021 $abc$16053$new_n2606 pcpi_rs1[7] $abc$16053$new_n2602 $0\reg_out[31:0][7]
00000 1
00010 1
00100 1
00110 1
01000 1
01001 1
01010 1
01011 1
10010 1
10011 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11110 1
11111 1
.names $abc$16053$new_n1610 reg_pc[7] decoded_imm[7] $abc$16053$new_n2603 $abc$16053$new_n2604 $abc$16053$new_n2602
00001 1
00011 1
00101 1
00111 1
01001 1
01011 1
01101 1
01111 1
10010 1
10011 1
10100 1
10101 1
11000 1
11001 1
11110 1
11111 1
.names reg_pc[6] decoded_imm[6] $abc$16053$new_n2600 $abc$16053$new_n2603
000 1
001 1
011 1
101 1
.names instr_rdinstrh instr_rdinstr count_instr[39] $abc$16053$new_n2605 count_instr[7] $abc$16053$new_n2604
00010 1
00011 1
00110 1
00111 1
01000 1
01010 1
01100 1
01110 1
10000 1
10001 1
10010 1
10011 1
11000 1
11001 1
11010 1
11011 1
.names instr_rdcycleh count_cycle[39] count_cycle[7] $abc$16053$new_n2605
000 1
010 1
100 1
101 1
.names $abc$16053$new_n1442 $abc$16053$new_n2513 $abc$16053$new_n2607 mem_rdata[23] mem_rdata[7] $abc$16053$new_n2606
00000 1
00010 1
00100 1
00110 1
01000 1
01001 1
01100 1
01101 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2608 pcpi_rs1[1] pcpi_rs1[0] mem_rdata[15] mem_rdata[31] $abc$16053$new_n2607
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
11000 1
11001 1
11010 1
11011 1
11100 1
11110 1
.names pcpi_rs1[1] pcpi_rs1[0] mem_rdata[23] mem_rdata[7] $abc$16053$new_n2608
0000 1
0010 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1100 1
1101 1
1110 1
1111 1
.names $abc$16053$new_n2021 $abc$16053$new_n2613 $abc$16053$new_n2612 $abc$16053$new_n2022 pcpi_rs1[8] $abc$16053$new_n2611
00011 1
01011 1
01111 1
10000 1
10001 1
10010 1
10011 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2021 $abc$16053$new_n2606 latched_is_lb $abc$16053$new_n2612
100 1
110 1
111 1
.names $abc$16053$new_n2614 $abc$16053$new_n2513 mem_rdata[24] mem_rdata[8] $abc$16053$new_n2613
1001 1
1011 1
1110 1
1111 1
.names latched_is_lb $abc$16053$new_n1442 $abc$16053$new_n2614
00 1
.names reg_pc[7] decoded_imm[7] $abc$16053$new_n2603 $abc$16053$new_n2617
000 1
001 1
011 1
101 1
.names $abc$16053$new_n2454 $abc$16053$new_n2623 $abc$16053$new_n2619 $abc$16053$new_n2021 pcpi_rs1[9] $0\reg_out[31:0][9]
00001 1
00010 1
00011 1
00101 1
00110 1
00111 1
10000 1
10001 1
10010 1
10011 1
11000 1
11001 1
11010 1
11011 1
.names $abc$16053$new_n1610 reg_pc[9] decoded_imm[9] $abc$16053$new_n2620 $abc$16053$new_n2621 $abc$16053$new_n2619
00000 1
00010 1
00100 1
00110 1
01000 1
01010 1
01100 1
01110 1
10010 1
10011 1
10100 1
10101 1
11000 1
11001 1
11110 1
11111 1
.names reg_pc[7] decoded_imm[7] reg_pc[8] decoded_imm[8] $abc$16053$new_n2603 $abc$16053$new_n2620
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11000 1
11001 1
.names instr_rdinstrh instr_rdinstr count_instr[41] $abc$16053$new_n2622 count_instr[9] $abc$16053$new_n2621
00010 1
00011 1
00110 1
00111 1
01001 1
01011 1
01101 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names instr_rdcycleh count_cycle[41] count_cycle[9] $abc$16053$new_n2622
001 1
011 1
110 1
111 1
.names $abc$16053$new_n2612 $abc$16053$new_n2513 $abc$16053$new_n2614 mem_rdata[25] mem_rdata[9] $abc$16053$new_n2623
10000 1
10001 1
10010 1
10011 1
10100 1
10110 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
.names $abc$16053$new_n2626 $abc$16053$new_n1610 $abc$16053$new_n2625 $abc$16053$new_n2453 $abc$16053$new_n2628 $0\reg_out[31:0][10]
00010 1
00110 1
01010 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names reg_pc[10] decoded_imm[10] reg_pc[9] decoded_imm[9] $abc$16053$new_n2620 $abc$16053$new_n2625
00010 1
00100 1
00110 1
00111 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11010 1
11100 1
11110 1
11111 1
.names $abc$16053$new_n2021 $abc$16053$new_n2627 $abc$16053$new_n2612 $abc$16053$new_n2022 pcpi_rs1[10] $abc$16053$new_n2626
00011 1
01011 1
01111 1
10000 1
10001 1
10010 1
10011 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2614 $abc$16053$new_n2513 mem_rdata[26] mem_rdata[10] $abc$16053$new_n2627
1001 1
1011 1
1110 1
1111 1
.names instr_rdinstrh instr_rdinstr count_instr[42] $abc$16053$new_n2629 count_instr[10] $abc$16053$new_n2628
00010 1
00011 1
00110 1
00111 1
01000 1
01010 1
01100 1
01110 1
10000 1
10001 1
10010 1
10011 1
11000 1
11001 1
11010 1
11011 1
.names instr_rdcycleh count_cycle[42] count_cycle[10] $abc$16053$new_n2629
000 1
010 1
100 1
101 1
.names $abc$16053$new_n2022 $abc$16053$new_n2635 $abc$16053$new_n2021 $abc$16053$new_n2631 pcpi_rs1[11] $0\reg_out[31:0][11]
00000 1
00001 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
10001 1
10011 1
10100 1
10101 1
10110 1
10111 1
.names $abc$16053$new_n1610 reg_pc[11] decoded_imm[11] $abc$16053$new_n2632 $abc$16053$new_n2633 $abc$16053$new_n2631
00000 1
00010 1
00100 1
00110 1
01000 1
01010 1
01100 1
01110 1
10010 1
10011 1
10100 1
10101 1
11000 1
11001 1
11110 1
11111 1
.names reg_pc[9] decoded_imm[9] reg_pc[10] decoded_imm[10] $abc$16053$new_n2620 $abc$16053$new_n2632
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11000 1
11001 1
.names instr_rdinstrh instr_rdinstr count_instr[43] $abc$16053$new_n2634 count_instr[11] $abc$16053$new_n2633
00010 1
00011 1
00110 1
00111 1
01001 1
01011 1
01101 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names instr_rdcycleh count_cycle[43] count_cycle[11] $abc$16053$new_n2634
001 1
011 1
110 1
111 1
.names $abc$16053$new_n2612 $abc$16053$new_n2513 $abc$16053$new_n2614 mem_rdata[27] mem_rdata[11] $abc$16053$new_n2635
10000 1
10001 1
10010 1
10011 1
10100 1
10110 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
.names $abc$16053$new_n2638 $abc$16053$new_n1610 $abc$16053$new_n2637 $abc$16053$new_n2453 $abc$16053$new_n2640 $0\reg_out[31:0][12]
00010 1
00110 1
01010 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names reg_pc[12] decoded_imm[12] reg_pc[11] decoded_imm[11] $abc$16053$new_n2632 $abc$16053$new_n2637
00010 1
00100 1
00110 1
00111 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11010 1
11100 1
11110 1
11111 1
.names $abc$16053$new_n2021 $abc$16053$new_n2639 $abc$16053$new_n2612 $abc$16053$new_n2022 pcpi_rs1[12] $abc$16053$new_n2638
00011 1
01011 1
01111 1
10000 1
10001 1
10010 1
10011 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2614 $abc$16053$new_n2513 mem_rdata[28] mem_rdata[12] $abc$16053$new_n2639
1001 1
1011 1
1110 1
1111 1
.names instr_rdinstrh instr_rdinstr count_instr[44] $abc$16053$new_n2641 count_instr[12] $abc$16053$new_n2640
00010 1
00011 1
00110 1
00111 1
01000 1
01010 1
01100 1
01110 1
10000 1
10001 1
10010 1
10011 1
11000 1
11001 1
11010 1
11011 1
.names instr_rdcycleh count_cycle[44] count_cycle[12] $abc$16053$new_n2641
000 1
010 1
100 1
101 1
.names $abc$16053$new_n2022 $abc$16053$new_n2647 $abc$16053$new_n2021 $abc$16053$new_n2643 pcpi_rs1[13] $0\reg_out[31:0][13]
00000 1
00001 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
10001 1
10011 1
10100 1
10101 1
10110 1
10111 1
.names $abc$16053$new_n1610 reg_pc[13] decoded_imm[13] $abc$16053$new_n2644 $abc$16053$new_n2645 $abc$16053$new_n2643
00001 1
00011 1
00101 1
00111 1
01001 1
01011 1
01101 1
01111 1
10010 1
10011 1
10100 1
10101 1
11000 1
11001 1
11110 1
11111 1
.names reg_pc[11] decoded_imm[11] reg_pc[12] decoded_imm[12] $abc$16053$new_n2632 $abc$16053$new_n2644
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11000 1
11001 1
.names instr_rdinstrh instr_rdinstr count_instr[45] $abc$16053$new_n2646 count_instr[13] $abc$16053$new_n2645
00010 1
00011 1
00110 1
00111 1
01000 1
01010 1
01100 1
01110 1
10000 1
10001 1
10010 1
10011 1
11000 1
11001 1
11010 1
11011 1
.names instr_rdcycleh count_cycle[45] count_cycle[13] $abc$16053$new_n2646
000 1
010 1
100 1
101 1
.names $abc$16053$new_n2612 $abc$16053$new_n2513 $abc$16053$new_n2614 mem_rdata[29] mem_rdata[13] $abc$16053$new_n2647
10000 1
10001 1
10010 1
10011 1
10100 1
10110 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
.names $abc$16053$new_n1610 $abc$16053$new_n2650 $abc$16053$new_n2649 $abc$16053$new_n2454 $abc$16053$new_n2652 $0\reg_out[31:0][14]
00010 1
00110 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names reg_pc[14] decoded_imm[14] reg_pc[13] decoded_imm[13] $abc$16053$new_n2644 $abc$16053$new_n2649
00010 1
00100 1
00110 1
00111 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11010 1
11100 1
11110 1
11111 1
.names $abc$16053$new_n2021 $abc$16053$new_n2651 $abc$16053$new_n2612 $abc$16053$new_n2022 pcpi_rs1[14] $abc$16053$new_n2650
00011 1
01011 1
01111 1
10000 1
10001 1
10010 1
10011 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2614 $abc$16053$new_n2513 mem_rdata[30] mem_rdata[14] $abc$16053$new_n2651
1001 1
1011 1
1110 1
1111 1
.names instr_rdinstrh instr_rdinstr count_instr[46] $abc$16053$new_n2653 count_instr[14] $abc$16053$new_n2652
00010 1
00011 1
00110 1
00111 1
01000 1
01010 1
01100 1
01110 1
10000 1
10001 1
10010 1
10011 1
11000 1
11001 1
11010 1
11011 1
.names instr_rdcycleh count_cycle[46] count_cycle[14] $abc$16053$new_n2653
000 1
010 1
100 1
101 1
.names $abc$16053$new_n2022 $abc$16053$new_n2659 $abc$16053$new_n2021 $abc$16053$new_n2655 pcpi_rs1[15] $0\reg_out[31:0][15]
00000 1
00001 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
10001 1
10011 1
10100 1
10101 1
10110 1
10111 1
.names $abc$16053$new_n1610 reg_pc[15] decoded_imm[15] $abc$16053$new_n2656 $abc$16053$new_n2657 $abc$16053$new_n2655
00001 1
00011 1
00101 1
00111 1
01001 1
01011 1
01101 1
01111 1
10010 1
10011 1
10100 1
10101 1
11000 1
11001 1
11110 1
11111 1
.names reg_pc[13] decoded_imm[13] reg_pc[14] decoded_imm[14] $abc$16053$new_n2644 $abc$16053$new_n2656
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11000 1
11001 1
.names instr_rdinstrh instr_rdinstr count_instr[47] $abc$16053$new_n2658 count_instr[15] $abc$16053$new_n2657
00010 1
00011 1
00110 1
00111 1
01000 1
01010 1
01100 1
01110 1
10000 1
10001 1
10010 1
10011 1
11000 1
11001 1
11010 1
11011 1
.names instr_rdcycleh count_cycle[47] count_cycle[15] $abc$16053$new_n2658
000 1
010 1
100 1
101 1
.names $abc$16053$new_n2612 $abc$16053$new_n2660 latched_is_lb $abc$16053$new_n2659
100 1
101 1
111 1
.names $abc$16053$new_n2513 $abc$16053$new_n1442 mem_rdata[31] mem_rdata[15] $abc$16053$new_n2660
0001 1
0011 1
1010 1
1011 1
.names $abc$16053$new_n2663 $abc$16053$new_n1610 $abc$16053$new_n2662 $abc$16053$new_n2453 $abc$16053$new_n2667 $0\reg_out[31:0][16]
00011 1
00111 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names reg_pc[16] decoded_imm[16] reg_pc[15] decoded_imm[15] $abc$16053$new_n2656 $abc$16053$new_n2662
00010 1
00100 1
00110 1
00111 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11010 1
11100 1
11110 1
11111 1
.names $abc$16053$new_n2021 $abc$16053$new_n2664 $abc$16053$new_n2612 $abc$16053$new_n2022 pcpi_rs1[16] $abc$16053$new_n2663
00011 1
01011 1
01111 1
10000 1
10001 1
10010 1
10011 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names latched_is_lb $abc$16053$new_n2665 mem_rdata[16] $abc$16053$new_n2666 $abc$16053$new_n2664
0011 1
0100 1
0101 1
0110 1
0111 1
.names latched_is_lh $abc$16053$new_n2660 $abc$16053$new_n2665
11 1
.names $abc$16053$new_n1425 latched_is_lh $abc$16053$new_n2666
10 1
.names instr_rdinstrh $abc$16053$new_n2668 count_instr[48] count_instr[16] instr_rdinstr $abc$16053$new_n2667
00000 1
00010 1
00011 1
00100 1
00110 1
00111 1
10100 1
10101 1
10110 1
10111 1
.names instr_rdcycleh instr_rdinstrh instr_rdinstr count_cycle[48] count_cycle[16] $abc$16053$new_n2668
00000 1
00010 1
10000 1
10001 1
.names $abc$16053$new_n2454 $abc$16053$new_n2674 $abc$16053$new_n2670 $abc$16053$new_n2021 pcpi_rs1[17] $0\reg_out[31:0][17]
00001 1
00010 1
00011 1
00101 1
00110 1
00111 1
10000 1
10001 1
10010 1
10011 1
11000 1
11001 1
11010 1
11011 1
.names $abc$16053$new_n1610 reg_pc[17] decoded_imm[17] $abc$16053$new_n2671 $abc$16053$new_n2672 $abc$16053$new_n2670
00001 1
00011 1
00101 1
00111 1
01001 1
01011 1
01101 1
01111 1
10010 1
10011 1
10100 1
10101 1
11000 1
11001 1
11110 1
11111 1
.names reg_pc[15] decoded_imm[15] reg_pc[16] decoded_imm[16] $abc$16053$new_n2656 $abc$16053$new_n2671
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11000 1
11001 1
.names instr_rdinstrh instr_rdinstr count_instr[49] $abc$16053$new_n2673 count_instr[17] $abc$16053$new_n2672
00010 1
00011 1
00110 1
00111 1
01000 1
01010 1
01100 1
01110 1
10000 1
10001 1
10010 1
10011 1
11000 1
11001 1
11010 1
11011 1
.names instr_rdcycleh count_cycle[49] count_cycle[17] $abc$16053$new_n2673
000 1
010 1
100 1
101 1
.names $abc$16053$new_n2612 $abc$16053$new_n2665 latched_is_lb $abc$16053$new_n2666 mem_rdata[17] $abc$16053$new_n2674
10000 1
10001 1
10010 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2677 $abc$16053$new_n1610 $abc$16053$new_n2676 $abc$16053$new_n2453 $abc$16053$new_n2679 $0\reg_out[31:0][18]
00011 1
00111 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names reg_pc[18] decoded_imm[18] reg_pc[17] decoded_imm[17] $abc$16053$new_n2671 $abc$16053$new_n2676
00010 1
00100 1
00110 1
00111 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11010 1
11100 1
11110 1
11111 1
.names $abc$16053$new_n2021 $abc$16053$new_n2678 $abc$16053$new_n2612 $abc$16053$new_n2022 pcpi_rs1[18] $abc$16053$new_n2677
00011 1
01011 1
01111 1
10000 1
10001 1
10010 1
10011 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names latched_is_lb $abc$16053$new_n2665 mem_rdata[18] $abc$16053$new_n2666 $abc$16053$new_n2678
0011 1
0100 1
0101 1
0110 1
0111 1
.names instr_rdinstrh $abc$16053$new_n2680 count_instr[50] count_instr[18] instr_rdinstr $abc$16053$new_n2679
00000 1
00010 1
00011 1
00100 1
00110 1
00111 1
10100 1
10101 1
10110 1
10111 1
.names instr_rdcycleh instr_rdinstrh instr_rdinstr count_cycle[50] count_cycle[18] $abc$16053$new_n2680
00000 1
00010 1
10000 1
10001 1
.names $abc$16053$new_n2022 $abc$16053$new_n2686 $abc$16053$new_n2021 $abc$16053$new_n2682 pcpi_rs1[19] $0\reg_out[31:0][19]
00000 1
00001 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
10001 1
10011 1
10100 1
10101 1
10110 1
10111 1
.names $abc$16053$new_n1610 reg_pc[19] decoded_imm[19] $abc$16053$new_n2683 $abc$16053$new_n2684 $abc$16053$new_n2682
00001 1
00011 1
00101 1
00111 1
01001 1
01011 1
01101 1
01111 1
10010 1
10011 1
10100 1
10101 1
11000 1
11001 1
11110 1
11111 1
.names reg_pc[17] decoded_imm[17] reg_pc[18] decoded_imm[18] $abc$16053$new_n2671 $abc$16053$new_n2683
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11000 1
11001 1
.names instr_rdinstrh instr_rdinstr count_instr[51] $abc$16053$new_n2685 count_instr[19] $abc$16053$new_n2684
00010 1
00011 1
00110 1
00111 1
01000 1
01010 1
01100 1
01110 1
10000 1
10001 1
10010 1
10011 1
11000 1
11001 1
11010 1
11011 1
.names instr_rdcycleh count_cycle[51] count_cycle[19] $abc$16053$new_n2685
000 1
010 1
100 1
101 1
.names $abc$16053$new_n2612 $abc$16053$new_n2665 latched_is_lb $abc$16053$new_n2666 mem_rdata[19] $abc$16053$new_n2686
10000 1
10001 1
10010 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names reg_pc[19] decoded_imm[19] $abc$16053$new_n2683 $abc$16053$new_n2688
010 1
100 1
110 1
111 1
.names $abc$16053$new_n2691 $abc$16053$new_n2021 pcpi_rs1[20] $abc$16053$new_n2022 $abc$16053$new_n2690
0011 1
0100 1
0101 1
0110 1
0111 1
.names $abc$16053$new_n2612 $abc$16053$new_n2665 latched_is_lb $abc$16053$new_n2666 mem_rdata[20] $abc$16053$new_n2691
10000 1
10001 1
10010 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2022 $abc$16053$new_n2699 $abc$16053$new_n2021 $abc$16053$new_n2695 pcpi_rs1[21] $0\reg_out[31:0][21]
00000 1
00001 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
10001 1
10011 1
10100 1
10101 1
10110 1
10111 1
.names $abc$16053$new_n1610 reg_pc[21] decoded_imm[21] $abc$16053$new_n2696 $abc$16053$new_n2697 $abc$16053$new_n2695
00001 1
00011 1
00101 1
00111 1
01001 1
01011 1
01101 1
01111 1
10010 1
10011 1
10100 1
10101 1
11000 1
11001 1
11110 1
11111 1
.names reg_pc[19] decoded_imm[19] reg_pc[20] decoded_imm[20] $abc$16053$new_n2683 $abc$16053$new_n2696
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11000 1
11001 1
.names instr_rdinstrh instr_rdinstr count_instr[53] $abc$16053$new_n2698 count_instr[21] $abc$16053$new_n2697
00010 1
00011 1
00110 1
00111 1
01000 1
01010 1
01100 1
01110 1
10000 1
10001 1
10010 1
10011 1
11000 1
11001 1
11010 1
11011 1
.names instr_rdcycleh count_cycle[53] count_cycle[21] $abc$16053$new_n2698
000 1
010 1
100 1
101 1
.names $abc$16053$new_n2612 $abc$16053$new_n2665 latched_is_lb $abc$16053$new_n2666 mem_rdata[21] $abc$16053$new_n2699
10000 1
10001 1
10010 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2702 $abc$16053$new_n1610 $abc$16053$new_n2701 $abc$16053$new_n2453 $abc$16053$new_n2704 $0\reg_out[31:0][22]
00011 1
00111 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names reg_pc[22] decoded_imm[22] reg_pc[21] decoded_imm[21] $abc$16053$new_n2696 $abc$16053$new_n2701
00010 1
00100 1
00110 1
00111 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11010 1
11100 1
11110 1
11111 1
.names $abc$16053$new_n2021 $abc$16053$new_n2703 $abc$16053$new_n2612 $abc$16053$new_n2022 pcpi_rs1[22] $abc$16053$new_n2702
00011 1
01011 1
01111 1
10000 1
10001 1
10010 1
10011 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names latched_is_lb $abc$16053$new_n2665 mem_rdata[22] $abc$16053$new_n2666 $abc$16053$new_n2703
0011 1
0100 1
0101 1
0110 1
0111 1
.names instr_rdinstrh $abc$16053$new_n2705 count_instr[54] count_instr[22] instr_rdinstr $abc$16053$new_n2704
00000 1
00010 1
00011 1
00100 1
00110 1
00111 1
10100 1
10101 1
10110 1
10111 1
.names instr_rdcycleh instr_rdinstrh instr_rdinstr count_cycle[54] count_cycle[22] $abc$16053$new_n2705
00000 1
00010 1
10000 1
10001 1
.names $abc$16053$new_n2454 $abc$16053$new_n2711 $abc$16053$new_n2707 $abc$16053$new_n2021 pcpi_rs1[23] $0\reg_out[31:0][23]
00001 1
00010 1
00011 1
00101 1
00110 1
00111 1
10000 1
10001 1
10010 1
10011 1
11000 1
11001 1
11010 1
11011 1
.names $abc$16053$new_n1610 reg_pc[23] decoded_imm[23] $abc$16053$new_n2708 $abc$16053$new_n2709 $abc$16053$new_n2707
00001 1
00011 1
00101 1
00111 1
01001 1
01011 1
01101 1
01111 1
10010 1
10011 1
10100 1
10101 1
11000 1
11001 1
11110 1
11111 1
.names reg_pc[21] decoded_imm[21] reg_pc[22] decoded_imm[22] $abc$16053$new_n2696 $abc$16053$new_n2708
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11000 1
11001 1
.names instr_rdinstrh instr_rdinstr count_instr[55] $abc$16053$new_n2710 count_instr[23] $abc$16053$new_n2709
00010 1
00011 1
00110 1
00111 1
01000 1
01010 1
01100 1
01110 1
10000 1
10001 1
10010 1
10011 1
11000 1
11001 1
11010 1
11011 1
.names instr_rdcycleh count_cycle[55] count_cycle[23] $abc$16053$new_n2710
000 1
010 1
100 1
101 1
.names $abc$16053$new_n2612 $abc$16053$new_n2665 latched_is_lb $abc$16053$new_n2666 mem_rdata[23] $abc$16053$new_n2711
10000 1
10001 1
10010 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2714 $abc$16053$new_n1610 $abc$16053$new_n2713 $abc$16053$new_n2453 $abc$16053$new_n2716 $0\reg_out[31:0][24]
00011 1
00111 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names reg_pc[24] decoded_imm[24] reg_pc[23] decoded_imm[23] $abc$16053$new_n2708 $abc$16053$new_n2713
00010 1
00100 1
00110 1
00111 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11010 1
11100 1
11110 1
11111 1
.names $abc$16053$new_n2021 $abc$16053$new_n2715 $abc$16053$new_n2612 $abc$16053$new_n2022 pcpi_rs1[24] $abc$16053$new_n2714
00011 1
01011 1
01111 1
10000 1
10001 1
10010 1
10011 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names latched_is_lb $abc$16053$new_n2665 mem_rdata[24] $abc$16053$new_n2666 $abc$16053$new_n2715
0011 1
0100 1
0101 1
0110 1
0111 1
.names instr_rdinstrh $abc$16053$new_n2717 count_instr[56] count_instr[24] instr_rdinstr $abc$16053$new_n2716
00000 1
00010 1
00011 1
00100 1
00110 1
00111 1
10100 1
10101 1
10110 1
10111 1
.names instr_rdcycleh instr_rdinstrh instr_rdinstr count_cycle[56] count_cycle[24] $abc$16053$new_n2717
00000 1
00010 1
10000 1
10001 1
.names $abc$16053$new_n2454 $abc$16053$new_n2723 $abc$16053$new_n2719 $abc$16053$new_n2021 pcpi_rs1[25] $0\reg_out[31:0][25]
00001 1
00010 1
00011 1
00101 1
00110 1
00111 1
10000 1
10001 1
10010 1
10011 1
11000 1
11001 1
11010 1
11011 1
.names $abc$16053$new_n1610 reg_pc[25] decoded_imm[25] $abc$16053$new_n2720 $abc$16053$new_n2721 $abc$16053$new_n2719
00001 1
00011 1
00101 1
00111 1
01001 1
01011 1
01101 1
01111 1
10010 1
10011 1
10100 1
10101 1
11000 1
11001 1
11110 1
11111 1
.names reg_pc[23] decoded_imm[23] reg_pc[24] decoded_imm[24] $abc$16053$new_n2708 $abc$16053$new_n2720
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11000 1
11001 1
.names instr_rdinstrh instr_rdinstr count_instr[57] $abc$16053$new_n2722 count_instr[25] $abc$16053$new_n2721
00010 1
00011 1
00110 1
00111 1
01000 1
01010 1
01100 1
01110 1
10000 1
10001 1
10010 1
10011 1
11000 1
11001 1
11010 1
11011 1
.names instr_rdcycleh count_cycle[57] count_cycle[25] $abc$16053$new_n2722
000 1
010 1
100 1
101 1
.names $abc$16053$new_n2612 $abc$16053$new_n2665 latched_is_lb $abc$16053$new_n2666 mem_rdata[25] $abc$16053$new_n2723
10000 1
10001 1
10010 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2726 $abc$16053$new_n1610 $abc$16053$new_n2725 $abc$16053$new_n2453 $abc$16053$new_n2728 $0\reg_out[31:0][26]
00011 1
00111 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names reg_pc[26] decoded_imm[26] reg_pc[25] decoded_imm[25] $abc$16053$new_n2720 $abc$16053$new_n2725
00010 1
00100 1
00110 1
00111 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11010 1
11100 1
11110 1
11111 1
.names $abc$16053$new_n2021 $abc$16053$new_n2727 $abc$16053$new_n2612 $abc$16053$new_n2022 pcpi_rs1[26] $abc$16053$new_n2726
00011 1
01011 1
01111 1
10000 1
10001 1
10010 1
10011 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names latched_is_lb $abc$16053$new_n2665 mem_rdata[26] $abc$16053$new_n2666 $abc$16053$new_n2727
0011 1
0100 1
0101 1
0110 1
0111 1
.names instr_rdinstrh $abc$16053$new_n2729 count_instr[58] count_instr[26] instr_rdinstr $abc$16053$new_n2728
00000 1
00010 1
00011 1
00100 1
00110 1
00111 1
10100 1
10101 1
10110 1
10111 1
.names instr_rdcycleh instr_rdinstrh instr_rdinstr count_cycle[58] count_cycle[26] $abc$16053$new_n2729
00000 1
00010 1
10000 1
10001 1
.names $abc$16053$new_n2454 $abc$16053$new_n2735 $abc$16053$new_n2731 $abc$16053$new_n2021 pcpi_rs1[27] $0\reg_out[31:0][27]
00001 1
00010 1
00011 1
00101 1
00110 1
00111 1
10000 1
10001 1
10010 1
10011 1
11000 1
11001 1
11010 1
11011 1
.names $abc$16053$new_n1610 reg_pc[27] decoded_imm[27] $abc$16053$new_n2732 $abc$16053$new_n2733 $abc$16053$new_n2731
00001 1
00011 1
00101 1
00111 1
01001 1
01011 1
01101 1
01111 1
10010 1
10011 1
10100 1
10101 1
11000 1
11001 1
11110 1
11111 1
.names reg_pc[25] decoded_imm[25] reg_pc[26] decoded_imm[26] $abc$16053$new_n2720 $abc$16053$new_n2732
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11000 1
11001 1
.names instr_rdinstrh instr_rdinstr count_instr[59] $abc$16053$new_n2734 count_instr[27] $abc$16053$new_n2733
00010 1
00011 1
00110 1
00111 1
01000 1
01010 1
01100 1
01110 1
10000 1
10001 1
10010 1
10011 1
11000 1
11001 1
11010 1
11011 1
.names instr_rdcycleh count_cycle[59] count_cycle[27] $abc$16053$new_n2734
000 1
010 1
100 1
101 1
.names $abc$16053$new_n2612 $abc$16053$new_n2665 latched_is_lb $abc$16053$new_n2666 mem_rdata[27] $abc$16053$new_n2735
10000 1
10001 1
10010 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2738 $abc$16053$new_n1610 $abc$16053$new_n2737 $abc$16053$new_n2453 $abc$16053$new_n2740 $0\reg_out[31:0][28]
00011 1
00111 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names reg_pc[28] decoded_imm[28] reg_pc[27] decoded_imm[27] $abc$16053$new_n2732 $abc$16053$new_n2737
00010 1
00100 1
00110 1
00111 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11010 1
11100 1
11110 1
11111 1
.names $abc$16053$new_n2021 $abc$16053$new_n2739 $abc$16053$new_n2612 $abc$16053$new_n2022 pcpi_rs1[28] $abc$16053$new_n2738
00011 1
01011 1
01111 1
10000 1
10001 1
10010 1
10011 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names latched_is_lb $abc$16053$new_n2665 mem_rdata[28] $abc$16053$new_n2666 $abc$16053$new_n2739
0011 1
0100 1
0101 1
0110 1
0111 1
.names instr_rdinstrh $abc$16053$new_n2741 count_instr[60] count_instr[28] instr_rdinstr $abc$16053$new_n2740
00000 1
00010 1
00011 1
00100 1
00110 1
00111 1
10100 1
10101 1
10110 1
10111 1
.names instr_rdcycleh instr_rdinstrh instr_rdinstr count_cycle[60] count_cycle[28] $abc$16053$new_n2741
00000 1
00010 1
10000 1
10001 1
.names $abc$16053$new_n2745 $abc$16053$new_n2743 $abc$16053$new_n2453 $abc$16053$new_n2747 $0\reg_out[31:0][29]
0011 1
0100 1
0101 1
0110 1
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names $abc$16053$new_n1610 reg_pc[29] decoded_imm[29] $abc$16053$new_n2744 $abc$16053$new_n2743
1000 1
1011 1
1101 1
1110 1
.names reg_pc[27] decoded_imm[27] reg_pc[28] decoded_imm[28] $abc$16053$new_n2732 $abc$16053$new_n2744
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11000 1
11001 1
.names $abc$16053$new_n2021 $abc$16053$new_n2746 $abc$16053$new_n2612 $abc$16053$new_n2022 pcpi_rs1[29] $abc$16053$new_n2745
00011 1
01011 1
01111 1
10000 1
10001 1
10010 1
10011 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names latched_is_lb $abc$16053$new_n2665 mem_rdata[29] $abc$16053$new_n2666 $abc$16053$new_n2746
0011 1
0100 1
0101 1
0110 1
0111 1
.names instr_rdinstrh $abc$16053$new_n2748 count_instr[61] count_instr[29] instr_rdinstr $abc$16053$new_n2747
00000 1
00010 1
00011 1
00100 1
00110 1
00111 1
10100 1
10101 1
10110 1
10111 1
.names instr_rdcycleh instr_rdinstrh instr_rdinstr count_cycle[61] count_cycle[29] $abc$16053$new_n2748
00000 1
00010 1
10000 1
10001 1
.names reg_pc[29] decoded_imm[29] $abc$16053$new_n2744 $abc$16053$new_n2750
000 1
001 1
011 1
101 1
.names $abc$16053$new_n2753 $abc$16053$new_n2021 pcpi_rs1[30] $abc$16053$new_n2022 $abc$16053$new_n2752
0011 1
0100 1
0101 1
0110 1
0111 1
.names $abc$16053$new_n2612 $abc$16053$new_n2665 latched_is_lb $abc$16053$new_n2666 mem_rdata[30] $abc$16053$new_n2753
10000 1
10001 1
10010 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2022 $abc$16053$new_n2761 $abc$16053$new_n2021 $abc$16053$new_n2757 pcpi_rs1[31] $0\reg_out[31:0][31]
00000 1
00001 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
10001 1
10011 1
10100 1
10101 1
10110 1
10111 1
.names $abc$16053$new_n1610 reg_pc[31] decoded_imm[31] $abc$16053$new_n2758 $abc$16053$new_n2759 $abc$16053$new_n2757
00001 1
00011 1
00101 1
00111 1
01001 1
01011 1
01101 1
01111 1
10010 1
10011 1
10100 1
10101 1
11000 1
11001 1
11110 1
11111 1
.names reg_pc[29] decoded_imm[29] reg_pc[30] decoded_imm[30] $abc$16053$new_n2744 $abc$16053$new_n2758
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11000 1
11001 1
.names instr_rdinstrh instr_rdinstr count_instr[63] $abc$16053$new_n2760 count_instr[31] $abc$16053$new_n2759
00010 1
00011 1
00110 1
00111 1
01000 1
01010 1
01100 1
01110 1
10000 1
10001 1
10010 1
10011 1
11000 1
11001 1
11010 1
11011 1
.names instr_rdcycleh count_cycle[63] count_cycle[31] $abc$16053$new_n2760
000 1
010 1
100 1
101 1
.names $abc$16053$new_n2612 $abc$16053$new_n2665 latched_is_lb $abc$16053$new_n2666 mem_rdata[31] $abc$16053$new_n2761
10000 1
10001 1
10010 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2453 $abc$16053$new_n2497 $abc$16053$new_n2763 $abc$16053$procmux$1608_CMP $abc$16053$new_n1612 $0\set_mem_do_wdata[0:0]
11100 1
.names resetn $abc$16053$new_n1620 $abc$16053$new_n2763
11 1
.names resetn $abc$16053$new_n2460 $0\set_mem_do_rdata[0:0]
11 1
.names $abc$16053$new_n2018 $abc$16053$new_n2457 $abc$16053$new_n2763 $abc$16053$procmux$1608_CMP $abc$16053$new_n1612 $0\set_mem_do_rinst[0:0]
11100 1
.names $abc$16053$new_n2767 $abc$16053$new_n1548 $abc$16053$new_n1610 $abc$16053$new_n2457 $0\decoder_trigger[0:0]
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
1111 1
.names $abc$16053$logic_and$./benchmark/picorv32.v:1871$636_Y $abc$16053$new_n2019 $abc$16053$new_n2767
10 1
.names $abc$16053$new_n2772 $abc$16053$new_n2770 cpu_state[0] $abc$16053$new_n2769 $abc$16053$new_n2771 $abc$16053$procmux$2235_Y[0]
10011 1
10100 1
10101 1
10110 1
10111 1
.names is_lb_lh_lw_lbu_lhu $abc$16053$new_n2386 $abc$16053$new_n2769
10 1
.names $abc$16053$logic_and$./benchmark/picorv32.v:1871$636_Y $abc$16053$new_n2453 $abc$16053$new_n2770
10 1
.names $abc$16053$new_n1622 $abc$16053$new_n1624 is_slli_srli_srai $abc$16053$new_n2771
110 1
.names resetn $abc$16053$new_n2773 $abc$16053$new_n2772
10 1
.names resetn $abc$16053$new_n2774 mem_wordsize[1] $abc$16053$new_n1551 $abc$16053$new_n2773
1100 1
.names pcpi_rs1[0] pcpi_rs1[1] mem_wordsize[0] $abc$16053$new_n2774
010 1
100 1
101 1
110 1
111 1
.names $abc$16053$new_n2772 $abc$16053$new_n2020 $abc$16053$logic_and$./benchmark/picorv32.v:1871$636_Y $abc$16053$new_n2776 $abc$16053$procmux$2235_Y[1]
1000 1
1010 1
1100 1
1101 1
.names cpu_state[1] is_sb_sh_sw is_sll_srl_sra $abc$16053$new_n1620 $abc$16053$new_n2777 $abc$16053$new_n2776
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
.names $abc$16053$new_n1621 $abc$16053$new_n2385 is_lb_lh_lw_lbu_lhu $abc$16053$new_n2777
000 1
001 1
011 1
.names $abc$16053$new_n2772 $abc$16053$new_n2779 $abc$16053$new_n2038 cpu_state[2] $abc$16053$new_n2018 $abc$16053$procmux$2235_Y[2]
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n1620 is_sll_srl_sra $abc$16053$new_n2777 $abc$16053$new_n1624 $abc$16053$new_n2532 $abc$16053$new_n2779
00011 1
00111 1
01000 1
01001 1
01010 1
01011 1
01111 1
.names $abc$16053$new_n2782 $abc$16053$new_n2781 cpu_state[3] $abc$16053$procmux$2235_Y[3]
101 1
110 1
111 1
.names $abc$16053$new_n1620 $abc$16053$new_n1623 is_sll_srl_sra $abc$16053$new_n2777 is_sb_sh_sw $abc$16053$new_n2781
00000 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
.names $abc$16053$new_n2772 $abc$16053$new_n2018 $abc$16053$new_n1610 is_beq_bne_blt_bge_bltu_bgeu $abc$16053$new_n1549 $abc$16053$new_n2782
10011 1
10111 1
11000 1
11001 1
11010 1
11011 1
11111 1
.names cpu_state[4] $abc$16053$new_n2772 $abc$16053$new_n1620 $abc$16053$procmux$2235_Y[4]
111 1
.names $abc$16053$new_n1620 $abc$16053$new_n2772 cpu_state[5] $abc$16053$new_n1991 instr_jal $abc$16053$procmux$2235_Y[5]
11010 1
11100 1
11101 1
11110 1
11111 1
.names resetn cpu_state[6] $abc$16053$new_n1612 $abc$16053$new_n2380 $abc$16053$new_n2789
0000 1
0001 1
0010 1
0011 1
0100 1
0101 1
0110 1
0111 1
1100 1
1101 1
1110 1
.names resetn $abc$16053$new_n2773 cpu_state[7] $abc$16053$new_n2771 $abc$16053$new_n2386 $abc$16053$procmux$2235_Y[7]
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2792 $abc$16053$new_n2793 pcpi_rs1[0] mem_la_wdata[0] $abc$16053$new_n2794 alu_out[0]
00011 1
00101 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names is_compare $abc$16053$new_n2393 instr_xor instr_xori $abc$16053$new_n2405 $abc$16053$new_n2792
11000 1
.names $abc$16053$new_n2393 pcpi_rs1[0] instr_and instr_andi mem_la_wdata[0] $abc$16053$new_n2793
00001 1
01000 1
01001 1
01011 1
01101 1
01111 1
.names $abc$16053$new_n2393 is_compare instr_xor instr_xori $abc$16053$new_n2794
1000 1
1001 1
1010 1
1011 1
1101 1
1110 1
1111 1
.names $abc$16053$new_n2794 pcpi_rs1[1] mem_la_wdata[1] $abc$16053$new_n2797 $abc$16053$new_n2796 alu_out[1]
00001 1
00011 1
00101 1
00111 1
01001 1
01011 1
01101 1
01111 1
10001 1
10010 1
10011 1
10100 1
10101 1
10111 1
11000 1
11001 1
11011 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2393 pcpi_rs1[1] instr_and instr_andi mem_la_wdata[1] $abc$16053$new_n2796
00001 1
01000 1
01001 1
01011 1
01101 1
01111 1
.names mem_la_wdata[0] instr_sub pcpi_rs1[0] instr_xor instr_xori $abc$16053$new_n2797
10100 1
11000 1
.names $abc$16053$new_n2794 pcpi_rs1[2] mem_la_wdata[2] $abc$16053$new_n2799 $abc$16053$new_n2802 alu_out[2]
00001 1
00011 1
00101 1
00111 1
01001 1
01011 1
01101 1
01111 1
10001 1
10010 1
10011 1
10100 1
10101 1
10111 1
11000 1
11001 1
11011 1
11101 1
11110 1
11111 1
.names instr_sub instr_xor instr_xori $abc$16053$new_n2800 $abc$16053$new_n2801 $abc$16053$new_n2799
00000 1
00010 1
10000 1
10001 1
.names mem_la_wdata[0] pcpi_rs1[0] pcpi_rs1[1] mem_la_wdata[1] $abc$16053$new_n2800
0000 1
0010 1
0011 1
0100 1
0110 1
0111 1
1010 1
1100 1
1110 1
1111 1
.names pcpi_rs1[0] mem_la_wdata[0] pcpi_rs1[1] mem_la_wdata[1] $abc$16053$new_n2801
0000 1
0001 1
0010 1
0100 1
0101 1
0110 1
1000 1
1001 1
1010 1
1100 1
.names $abc$16053$new_n2393 pcpi_rs1[2] instr_and instr_andi mem_la_wdata[2] $abc$16053$new_n2802
00001 1
01000 1
01001 1
01011 1
01101 1
01111 1
.names pcpi_rs1[3] mem_la_wdata[3] $abc$16053$new_n2794 $abc$16053$new_n2804 $abc$16053$new_n2806 alu_out[3]
00110 1
00111 1
01001 1
01011 1
01100 1
01101 1
01111 1
10001 1
10011 1
10100 1
10101 1
10111 1
11001 1
11011 1
11101 1
11110 1
11111 1
.names instr_xor instr_xori $abc$16053$new_n2805 $abc$16053$new_n2804
000 1
.names instr_sub pcpi_rs1[2] mem_la_wdata[2] $abc$16053$new_n2801 $abc$16053$new_n2800 $abc$16053$new_n2805
00000 1
00001 1
00010 1
00011 1
00110 1
00111 1
01010 1
01011 1
10001 1
10011 1
11000 1
11001 1
11010 1
11011 1
11101 1
11111 1
.names $abc$16053$new_n2393 pcpi_rs1[3] mem_la_wdata[3] instr_and instr_andi $abc$16053$new_n2806
00000 1
00100 1
01000 1
01100 1
01101 1
01110 1
01111 1
.names $abc$16053$new_n2794 pcpi_rs1[4] mem_la_wdata[4] $abc$16053$new_n2808 $abc$16053$new_n2811 alu_out[4]
00001 1
00011 1
00101 1
00111 1
01001 1
01011 1
01101 1
01111 1
10001 1
10010 1
10011 1
10100 1
10101 1
10111 1
11000 1
11001 1
11011 1
11101 1
11110 1
11111 1
.names instr_sub instr_xor instr_xori $abc$16053$new_n2809 $abc$16053$new_n2810 $abc$16053$new_n2808
00000 1
00001 1
10001 1
10011 1
.names pcpi_rs1[2] mem_la_wdata[2] pcpi_rs1[3] mem_la_wdata[3] $abc$16053$new_n2801 $abc$16053$new_n2809
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11000 1
11001 1
.names mem_la_wdata[2] pcpi_rs1[2] pcpi_rs1[3] mem_la_wdata[3] $abc$16053$new_n2800 $abc$16053$new_n2810
00000 1
00010 1
00011 1
00110 1
01010 1
01011 1
10000 1
10001 1
10010 1
10011 1
10110 1
10111 1
11000 1
11010 1
11011 1
11110 1
.names $abc$16053$new_n2393 pcpi_rs1[4] instr_and instr_andi mem_la_wdata[4] $abc$16053$new_n2811
00001 1
01000 1
01001 1
01011 1
01101 1
01111 1
.names pcpi_rs1[5] mem_la_wdata[5] $abc$16053$new_n2794 $abc$16053$new_n3203 $abc$16053$new_n2816 alu_out[5]
00110 1
00111 1
01001 1
01011 1
01100 1
01101 1
01111 1
10001 1
10011 1
10100 1
10101 1
10111 1
11001 1
11011 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2393 pcpi_rs1[5] mem_la_wdata[5] instr_and instr_andi $abc$16053$new_n2816
00000 1
00100 1
01000 1
01100 1
01101 1
01110 1
01111 1
.names $abc$16053$new_n2794 pcpi_rs1[6] mem_la_wdata[6] $abc$16053$new_n2818 $abc$16053$new_n2821 alu_out[6]
00001 1
00011 1
00101 1
00111 1
01001 1
01011 1
01101 1
01111 1
10001 1
10010 1
10011 1
10100 1
10101 1
10111 1
11000 1
11001 1
11011 1
11101 1
11110 1
11111 1
.names instr_sub instr_xor instr_xori $abc$16053$new_n2819 $abc$16053$new_n2820 $abc$16053$new_n2818
00000 1
00001 1
10001 1
10011 1
.names pcpi_rs1[4] mem_la_wdata[4] pcpi_rs1[5] mem_la_wdata[5] $abc$16053$new_n2809 $abc$16053$new_n2819
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
01000 1
01001 1
01011 1
01101 1
10000 1
10001 1
10011 1
10101 1
11000 1
11001 1
.names mem_la_wdata[4] pcpi_rs1[4] pcpi_rs1[5] mem_la_wdata[5] $abc$16053$new_n2810 $abc$16053$new_n2820
00001 1
00010 1
00011 1
00111 1
01010 1
01011 1
10000 1
10001 1
10010 1
10011 1
10110 1
10111 1
11001 1
11010 1
11011 1
11111 1
.names $abc$16053$new_n2393 pcpi_rs1[6] instr_and instr_andi mem_la_wdata[6] $abc$16053$new_n2821
00001 1
01000 1
01001 1
01011 1
01101 1
01111 1
.names pcpi_rs1[7] mem_la_wdata[7] $abc$16053$new_n2794 $abc$16053$new_n3205 $abc$16053$new_n2826 alu_out[7]
00110 1
00111 1
01001 1
01011 1
01100 1
01101 1
01111 1
10001 1
10011 1
10100 1
10101 1
10111 1
11001 1
11011 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2393 pcpi_rs1[7] mem_la_wdata[7] instr_and instr_andi $abc$16053$new_n2826
00000 1
00100 1
01000 1
01100 1
01101 1
01110 1
01111 1
.names $abc$16053$new_n2794 pcpi_rs1[8] pcpi_rs2[8] $abc$16053$new_n2828 $abc$16053$new_n2831 alu_out[8]
00001 1
00011 1
00101 1
00111 1
01001 1
01011 1
01101 1
01111 1
10001 1
10010 1
10011 1
10100 1
10101 1
10111 1
11000 1
11001 1
11011 1
11101 1
11110 1
11111 1
.names instr_sub instr_xor instr_xori $abc$16053$new_n2829 $abc$16053$new_n2830 $abc$16053$new_n2828
00010 1
00011 1
10001 1
10011 1
.names pcpi_rs1[6] mem_la_wdata[6] pcpi_rs1[7] mem_la_wdata[7] $abc$16053$new_n2819 $abc$16053$new_n2829
00110 1
00111 1
01010 1
01100 1
01110 1
01111 1
10010 1
10100 1
10110 1
10111 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names mem_la_wdata[6] pcpi_rs1[6] pcpi_rs1[7] mem_la_wdata[7] $abc$16053$new_n2820 $abc$16053$new_n2830
00001 1
00010 1
00011 1
00111 1
01010 1
01011 1
10000 1
10001 1
10010 1
10011 1
10110 1
10111 1
11001 1
11010 1
11011 1
11111 1
.names $abc$16053$new_n2393 pcpi_rs1[8] instr_and instr_andi pcpi_rs2[8] $abc$16053$new_n2831
00001 1
01000 1
01001 1
01011 1
01101 1
01111 1
.names pcpi_rs1[9] pcpi_rs2[9] $abc$16053$new_n2794 $abc$16053$new_n3207 $abc$16053$new_n2835 alu_out[9]
00110 1
00111 1
01001 1
01011 1
01100 1
01101 1
01111 1
10001 1
10011 1
10100 1
10101 1
10111 1
11001 1
11011 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2393 pcpi_rs1[9] pcpi_rs2[9] instr_and instr_andi $abc$16053$new_n2835
00000 1
00100 1
01000 1
01100 1
01101 1
01110 1
01111 1
.names $abc$16053$new_n2794 pcpi_rs1[10] pcpi_rs2[10] $abc$16053$new_n2837 $abc$16053$new_n2840 alu_out[10]
00001 1
00011 1
00101 1
00111 1
01001 1
01011 1
01101 1
01111 1
10001 1
10010 1
10011 1
10100 1
10101 1
10111 1
11000 1
11001 1
11011 1
11101 1
11110 1
11111 1
.names instr_sub instr_xor instr_xori $abc$16053$new_n2838 $abc$16053$new_n2839 $abc$16053$new_n2837
00010 1
00011 1
10001 1
10011 1
.names pcpi_rs1[8] pcpi_rs2[8] pcpi_rs1[9] pcpi_rs2[9] $abc$16053$new_n2829 $abc$16053$new_n2838
00110 1
00111 1
01011 1
01101 1
01110 1
01111 1
10011 1
10101 1
10110 1
10111 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names pcpi_rs2[8] pcpi_rs1[8] pcpi_rs1[9] pcpi_rs2[9] $abc$16053$new_n2830 $abc$16053$new_n2839
00001 1
00010 1
00011 1
00111 1
01010 1
01011 1
10000 1
10001 1
10010 1
10011 1
10110 1
10111 1
11001 1
11010 1
11011 1
11111 1
.names $abc$16053$new_n2393 pcpi_rs1[10] instr_and instr_andi pcpi_rs2[10] $abc$16053$new_n2840
00001 1
01000 1
01001 1
01011 1
01101 1
01111 1
.names pcpi_rs1[11] pcpi_rs2[11] $abc$16053$new_n2794 $abc$16053$new_n3209 $abc$16053$new_n2845 alu_out[11]
00110 1
00111 1
01001 1
01011 1
01100 1
01101 1
01111 1
10001 1
10011 1
10100 1
10101 1
10111 1
11001 1
11011 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2393 pcpi_rs1[11] pcpi_rs2[11] instr_and instr_andi $abc$16053$new_n2845
00000 1
00100 1
01000 1
01100 1
01101 1
01110 1
01111 1
.names $abc$16053$new_n2794 pcpi_rs1[12] pcpi_rs2[12] $abc$16053$new_n2847 $abc$16053$new_n2850 alu_out[12]
00001 1
00011 1
00101 1
00111 1
01001 1
01011 1
01101 1
01111 1
10001 1
10010 1
10011 1
10100 1
10101 1
10111 1
11000 1
11001 1
11011 1
11101 1
11110 1
11111 1
.names instr_sub instr_xor instr_xori $abc$16053$new_n2848 $abc$16053$new_n2849 $abc$16053$new_n2847
00010 1
00011 1
10001 1
10011 1
.names pcpi_rs1[10] pcpi_rs2[10] pcpi_rs1[11] pcpi_rs2[11] $abc$16053$new_n2838 $abc$16053$new_n2848
00110 1
00111 1
01011 1
01101 1
01110 1
01111 1
10011 1
10101 1
10110 1
10111 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names pcpi_rs2[10] pcpi_rs1[10] pcpi_rs1[11] pcpi_rs2[11] $abc$16053$new_n2839 $abc$16053$new_n2849
00001 1
00010 1
00011 1
00111 1
01010 1
01011 1
10000 1
10001 1
10010 1
10011 1
10110 1
10111 1
11001 1
11010 1
11011 1
11111 1
.names $abc$16053$new_n2393 pcpi_rs1[12] instr_and instr_andi pcpi_rs2[12] $abc$16053$new_n2850
00001 1
01000 1
01001 1
01011 1
01101 1
01111 1
.names pcpi_rs1[13] pcpi_rs2[13] $abc$16053$new_n2794 $abc$16053$new_n3211 $abc$16053$new_n2855 alu_out[13]
00110 1
00111 1
01001 1
01011 1
01100 1
01101 1
01111 1
10001 1
10011 1
10100 1
10101 1
10111 1
11001 1
11011 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2393 pcpi_rs1[13] pcpi_rs2[13] instr_and instr_andi $abc$16053$new_n2855
00000 1
00100 1
01000 1
01100 1
01101 1
01110 1
01111 1
.names $abc$16053$new_n2794 pcpi_rs1[14] pcpi_rs2[14] $abc$16053$new_n2857 $abc$16053$new_n2860 alu_out[14]
00001 1
00011 1
00101 1
00111 1
01001 1
01011 1
01101 1
01111 1
10001 1
10010 1
10011 1
10100 1
10101 1
10111 1
11000 1
11001 1
11011 1
11101 1
11110 1
11111 1
.names instr_sub instr_xor instr_xori $abc$16053$new_n2858 $abc$16053$new_n2859 $abc$16053$new_n2857
00010 1
00011 1
10001 1
10011 1
.names pcpi_rs1[12] pcpi_rs2[12] pcpi_rs1[13] pcpi_rs2[13] $abc$16053$new_n2848 $abc$16053$new_n2858
00110 1
00111 1
01011 1
01101 1
01110 1
01111 1
10011 1
10101 1
10110 1
10111 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names pcpi_rs2[12] pcpi_rs1[12] pcpi_rs1[13] pcpi_rs2[13] $abc$16053$new_n2849 $abc$16053$new_n2859
00001 1
00010 1
00011 1
00111 1
01010 1
01011 1
10000 1
10001 1
10010 1
10011 1
10110 1
10111 1
11001 1
11010 1
11011 1
11111 1
.names $abc$16053$new_n2393 pcpi_rs1[14] instr_and instr_andi pcpi_rs2[14] $abc$16053$new_n2860
00001 1
01000 1
01001 1
01011 1
01101 1
01111 1
.names pcpi_rs1[15] pcpi_rs2[15] $abc$16053$new_n2794 $abc$16053$new_n3213 $abc$16053$new_n2864 alu_out[15]
00110 1
00111 1
01001 1
01011 1
01100 1
01101 1
01111 1
10001 1
10011 1
10100 1
10101 1
10111 1
11001 1
11011 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2393 pcpi_rs1[15] pcpi_rs2[15] instr_and instr_andi $abc$16053$new_n2864
00000 1
00100 1
01000 1
01100 1
01101 1
01110 1
01111 1
.names $abc$16053$new_n2794 pcpi_rs1[16] pcpi_rs2[16] $abc$16053$new_n2866 $abc$16053$new_n2869 alu_out[16]
00001 1
00011 1
00101 1
00111 1
01001 1
01011 1
01101 1
01111 1
10001 1
10010 1
10011 1
10100 1
10101 1
10111 1
11000 1
11001 1
11011 1
11101 1
11110 1
11111 1
.names instr_sub instr_xor instr_xori $abc$16053$new_n2867 $abc$16053$new_n2868 $abc$16053$new_n2866
00010 1
00011 1
10001 1
10011 1
.names pcpi_rs1[14] pcpi_rs2[14] pcpi_rs1[15] pcpi_rs2[15] $abc$16053$new_n2858 $abc$16053$new_n2867
00110 1
00111 1
01011 1
01101 1
01110 1
01111 1
10011 1
10101 1
10110 1
10111 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names pcpi_rs2[14] pcpi_rs1[14] pcpi_rs1[15] pcpi_rs2[15] $abc$16053$new_n2859 $abc$16053$new_n2868
00001 1
00010 1
00011 1
00111 1
01010 1
01011 1
10000 1
10001 1
10010 1
10011 1
10110 1
10111 1
11001 1
11010 1
11011 1
11111 1
.names $abc$16053$new_n2393 pcpi_rs1[16] instr_and instr_andi pcpi_rs2[16] $abc$16053$new_n2869
00001 1
01000 1
01001 1
01011 1
01101 1
01111 1
.names pcpi_rs1[17] pcpi_rs2[17] $abc$16053$new_n2794 $abc$16053$new_n3215 $abc$16053$new_n2873 alu_out[17]
00110 1
00111 1
01001 1
01011 1
01100 1
01101 1
01111 1
10001 1
10011 1
10100 1
10101 1
10111 1
11001 1
11011 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2393 pcpi_rs1[17] pcpi_rs2[17] instr_and instr_andi $abc$16053$new_n2873
00000 1
00100 1
01000 1
01100 1
01101 1
01110 1
01111 1
.names $abc$16053$new_n2794 pcpi_rs1[18] pcpi_rs2[18] $abc$16053$new_n2875 $abc$16053$new_n2878 alu_out[18]
00001 1
00011 1
00101 1
00111 1
01001 1
01011 1
01101 1
01111 1
10001 1
10010 1
10011 1
10100 1
10101 1
10111 1
11000 1
11001 1
11011 1
11101 1
11110 1
11111 1
.names instr_sub instr_xor instr_xori $abc$16053$new_n2876 $abc$16053$new_n2877 $abc$16053$new_n2875
00010 1
00011 1
10001 1
10011 1
.names pcpi_rs1[16] pcpi_rs2[16] pcpi_rs1[17] pcpi_rs2[17] $abc$16053$new_n2867 $abc$16053$new_n2876
00110 1
00111 1
01011 1
01101 1
01110 1
01111 1
10011 1
10101 1
10110 1
10111 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names pcpi_rs2[16] pcpi_rs1[16] pcpi_rs1[17] pcpi_rs2[17] $abc$16053$new_n2868 $abc$16053$new_n2877
00001 1
00010 1
00011 1
00111 1
01010 1
01011 1
10000 1
10001 1
10010 1
10011 1
10110 1
10111 1
11001 1
11010 1
11011 1
11111 1
.names $abc$16053$new_n2393 pcpi_rs1[18] instr_and instr_andi pcpi_rs2[18] $abc$16053$new_n2878
00001 1
01000 1
01001 1
01011 1
01101 1
01111 1
.names pcpi_rs1[19] pcpi_rs2[19] $abc$16053$new_n2794 $abc$16053$new_n3217 $abc$16053$new_n2883 alu_out[19]
00110 1
00111 1
01001 1
01011 1
01100 1
01101 1
01111 1
10001 1
10011 1
10100 1
10101 1
10111 1
11001 1
11011 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2393 pcpi_rs1[19] pcpi_rs2[19] instr_and instr_andi $abc$16053$new_n2883
00000 1
00100 1
01000 1
01100 1
01101 1
01110 1
01111 1
.names $abc$16053$new_n2794 pcpi_rs1[20] pcpi_rs2[20] $abc$16053$new_n2885 $abc$16053$new_n2889 alu_out[20]
00001 1
00011 1
00101 1
00111 1
01001 1
01011 1
01101 1
01111 1
10001 1
10010 1
10011 1
10100 1
10101 1
10111 1
11000 1
11001 1
11011 1
11101 1
11110 1
11111 1
.names instr_xor $abc$16053$new_n2887 instr_xori $abc$16053$new_n2886 instr_sub $abc$16053$new_n2885
00001 1
00010 1
00011 1
.names pcpi_rs1[18] pcpi_rs2[18] pcpi_rs1[19] pcpi_rs2[19] $abc$16053$new_n2876 $abc$16053$new_n2886
00110 1
00111 1
01011 1
01101 1
01110 1
01111 1
10011 1
10101 1
10110 1
10111 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names instr_sub $abc$16053$new_n2888 $abc$16053$new_n2439 $abc$16053$new_n2877 $abc$16053$new_n2887
1010 1
1100 1
1101 1
1110 1
1111 1
.names pcpi_rs1[18] pcpi_rs1[19] pcpi_rs2[18] pcpi_rs2[19] $abc$16053$new_n2888
0100 1
0110 1
1000 1
1100 1
1101 1
1110 1
.names $abc$16053$new_n2393 pcpi_rs1[20] instr_and instr_andi pcpi_rs2[20] $abc$16053$new_n2889
00001 1
01000 1
01001 1
01011 1
01101 1
01111 1
.names pcpi_rs1[21] pcpi_rs2[21] $abc$16053$new_n2794 $abc$16053$new_n2891 $abc$16053$new_n2893 alu_out[21]
00110 1
00111 1
01001 1
01011 1
01100 1
01101 1
01111 1
10001 1
10011 1
10100 1
10101 1
10111 1
11001 1
11011 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2892 pcpi_rs1[20] $abc$16053$new_n2886 instr_sub pcpi_rs2[20] $abc$16053$new_n2891
10010 1
10011 1
10101 1
10110 1
10111 1
11001 1
11011 1
11100 1
11101 1
11111 1
.names instr_xor instr_xori $abc$16053$new_n2887 pcpi_rs2[20] pcpi_rs1[20] $abc$16053$new_n2892
00000 1
00001 1
00010 1
00011 1
00110 1
.names $abc$16053$new_n2393 pcpi_rs1[21] pcpi_rs2[21] instr_and instr_andi $abc$16053$new_n2893
00000 1
00100 1
01000 1
01100 1
01101 1
01110 1
01111 1
.names $abc$16053$new_n2794 pcpi_rs1[22] pcpi_rs2[22] $abc$16053$new_n2895 $abc$16053$new_n2899 alu_out[22]
00001 1
00011 1
00101 1
00111 1
01001 1
01011 1
01101 1
01111 1
10001 1
10010 1
10011 1
10100 1
10101 1
10111 1
11000 1
11001 1
11011 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2897 instr_xor instr_xori $abc$16053$new_n2896 instr_sub $abc$16053$new_n2895
10001 1
10010 1
10011 1
.names pcpi_rs1[20] pcpi_rs2[20] pcpi_rs1[21] pcpi_rs2[21] $abc$16053$new_n2886 $abc$16053$new_n2896
00110 1
00111 1
01011 1
01101 1
01110 1
01111 1
10011 1
10101 1
10110 1
10111 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2437 $abc$16053$new_n2887 instr_sub $abc$16053$new_n2898 $abc$16053$new_n2897
0000 1
0001 1
0011 1
0100 1
0101 1
0111 1
1000 1
1001 1
1011 1
.names pcpi_rs1[20] pcpi_rs1[21] pcpi_rs2[20] pcpi_rs2[21] $abc$16053$new_n2898
0000 1
0001 1
0010 1
0011 1
0101 1
0111 1
1001 1
1010 1
1011 1
1111 1
.names $abc$16053$new_n2393 pcpi_rs1[22] instr_and instr_andi pcpi_rs2[22] $abc$16053$new_n2899
00001 1
01000 1
01001 1
01011 1
01101 1
01111 1
.names pcpi_rs1[23] pcpi_rs2[23] $abc$16053$new_n2794 $abc$16053$new_n2901 $abc$16053$new_n2903 alu_out[23]
00110 1
00111 1
01001 1
01011 1
01100 1
01101 1
01111 1
10001 1
10011 1
10100 1
10101 1
10111 1
11001 1
11011 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2902 pcpi_rs1[22] $abc$16053$new_n2896 instr_sub pcpi_rs2[22] $abc$16053$new_n2901
10010 1
10011 1
10101 1
10110 1
10111 1
11001 1
11011 1
11100 1
11101 1
11111 1
.names instr_xor instr_xori $abc$16053$new_n2897 pcpi_rs2[22] pcpi_rs1[22] $abc$16053$new_n2902
00010 1
00100 1
00101 1
00110 1
00111 1
.names $abc$16053$new_n2393 pcpi_rs1[23] pcpi_rs2[23] instr_and instr_andi $abc$16053$new_n2903
00000 1
00100 1
01000 1
01100 1
01101 1
01110 1
01111 1
.names $abc$16053$new_n2794 pcpi_rs1[24] pcpi_rs2[24] $abc$16053$new_n2905 $abc$16053$new_n2910 alu_out[24]
00001 1
00011 1
00101 1
00111 1
01001 1
01011 1
01101 1
01111 1
10001 1
10010 1
10011 1
10100 1
10101 1
10111 1
11000 1
11001 1
11011 1
11101 1
11110 1
11111 1
.names instr_xor $abc$16053$new_n2907 instr_xori $abc$16053$new_n2906 instr_sub $abc$16053$new_n2905
00001 1
00010 1
00011 1
.names pcpi_rs1[22] pcpi_rs2[22] pcpi_rs1[23] pcpi_rs2[23] $abc$16053$new_n2896 $abc$16053$new_n2906
00110 1
00111 1
01011 1
01101 1
01110 1
01111 1
10011 1
10101 1
10110 1
10111 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names instr_sub $abc$16053$new_n2908 $abc$16053$new_n2907
10 1
.names $abc$16053$new_n2909 $abc$16053$new_n2888 $abc$16053$new_n2436 $abc$16053$new_n2877 $abc$16053$new_n2439 $abc$16053$new_n2908
10000 1
10001 1
10010 1
10011 1
10100 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
.names pcpi_rs2[22] pcpi_rs1[22] pcpi_rs1[23] pcpi_rs2[23] $abc$16053$new_n2898 $abc$16053$new_n2909
00001 1
00010 1
00011 1
00111 1
01010 1
01011 1
10000 1
10001 1
10010 1
10011 1
10110 1
10111 1
11001 1
11010 1
11011 1
11111 1
.names $abc$16053$new_n2393 pcpi_rs1[24] instr_and instr_andi pcpi_rs2[24] $abc$16053$new_n2910
00001 1
01000 1
01001 1
01011 1
01101 1
01111 1
.names pcpi_rs1[25] pcpi_rs2[25] $abc$16053$new_n2794 $abc$16053$new_n2912 $abc$16053$new_n2914 alu_out[25]
00110 1
00111 1
01001 1
01011 1
01100 1
01101 1
01111 1
10001 1
10011 1
10100 1
10101 1
10111 1
11001 1
11011 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2913 pcpi_rs1[24] $abc$16053$new_n2906 instr_sub pcpi_rs2[24] $abc$16053$new_n2912
10010 1
10011 1
10101 1
10110 1
10111 1
11001 1
11011 1
11100 1
11101 1
11111 1
.names instr_xor instr_xori $abc$16053$new_n2907 pcpi_rs2[24] pcpi_rs1[24] $abc$16053$new_n2913
00000 1
00001 1
00010 1
00011 1
00110 1
.names $abc$16053$new_n2393 pcpi_rs1[25] pcpi_rs2[25] instr_and instr_andi $abc$16053$new_n2914
00000 1
00100 1
01000 1
01100 1
01101 1
01110 1
01111 1
.names $abc$16053$new_n2794 pcpi_rs1[26] pcpi_rs2[26] $abc$16053$new_n2916 $abc$16053$new_n2920 alu_out[26]
00001 1
00011 1
00101 1
00111 1
01001 1
01011 1
01101 1
01111 1
10001 1
10010 1
10011 1
10100 1
10101 1
10111 1
11000 1
11001 1
11011 1
11101 1
11110 1
11111 1
.names instr_xor $abc$16053$new_n2918 instr_xori $abc$16053$new_n2917 instr_sub $abc$16053$new_n2916
00001 1
00010 1
00011 1
.names pcpi_rs1[24] pcpi_rs2[24] pcpi_rs1[25] pcpi_rs2[25] $abc$16053$new_n2906 $abc$16053$new_n2917
00110 1
00111 1
01011 1
01101 1
01110 1
01111 1
10011 1
10101 1
10110 1
10111 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names instr_sub $abc$16053$new_n2919 $abc$16053$new_n2918
10 1
.names pcpi_rs2[24] pcpi_rs1[24] pcpi_rs1[25] pcpi_rs2[25] $abc$16053$new_n2908 $abc$16053$new_n2919
00001 1
00010 1
00011 1
00111 1
01010 1
01011 1
10000 1
10001 1
10010 1
10011 1
10110 1
10111 1
11001 1
11010 1
11011 1
11111 1
.names $abc$16053$new_n2393 pcpi_rs1[26] instr_and instr_andi pcpi_rs2[26] $abc$16053$new_n2920
00001 1
01000 1
01001 1
01011 1
01101 1
01111 1
.names pcpi_rs1[27] pcpi_rs2[27] $abc$16053$new_n2794 $abc$16053$new_n2922 $abc$16053$new_n2924 alu_out[27]
00110 1
00111 1
01001 1
01011 1
01100 1
01101 1
01111 1
10001 1
10011 1
10100 1
10101 1
10111 1
11001 1
11011 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2923 pcpi_rs1[26] $abc$16053$new_n2917 instr_sub pcpi_rs2[26] $abc$16053$new_n2922
10010 1
10011 1
10101 1
10110 1
10111 1
11001 1
11011 1
11100 1
11101 1
11111 1
.names instr_xor instr_xori $abc$16053$new_n2918 pcpi_rs2[26] pcpi_rs1[26] $abc$16053$new_n2923
00000 1
00001 1
00010 1
00011 1
00110 1
.names $abc$16053$new_n2393 pcpi_rs1[27] pcpi_rs2[27] instr_and instr_andi $abc$16053$new_n2924
00000 1
00100 1
01000 1
01100 1
01101 1
01110 1
01111 1
.names pcpi_rs1[28] pcpi_rs2[28] $abc$16053$new_n2794 $abc$16053$new_n2926 $abc$16053$new_n2930 alu_out[28]
00110 1
00111 1
01001 1
01011 1
01100 1
01101 1
01111 1
10001 1
10011 1
10100 1
10101 1
10111 1
11001 1
11011 1
11101 1
11110 1
11111 1
.names instr_xor $abc$16053$new_n2928 instr_xori $abc$16053$new_n2927 instr_sub $abc$16053$new_n2926
00001 1
00010 1
00011 1
.names pcpi_rs1[26] pcpi_rs2[26] pcpi_rs1[27] pcpi_rs2[27] $abc$16053$new_n2917 $abc$16053$new_n2927
00110 1
00111 1
01011 1
01101 1
01110 1
01111 1
10011 1
10101 1
10110 1
10111 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names instr_sub $abc$16053$new_n2929 $abc$16053$new_n2928
10 1
.names pcpi_rs2[26] pcpi_rs1[26] pcpi_rs1[27] pcpi_rs2[27] $abc$16053$new_n2919 $abc$16053$new_n2929
00001 1
00010 1
00011 1
00111 1
01010 1
01011 1
10000 1
10001 1
10010 1
10011 1
10110 1
10111 1
11001 1
11010 1
11011 1
11111 1
.names $abc$16053$new_n2393 pcpi_rs1[28] pcpi_rs2[28] instr_and instr_andi $abc$16053$new_n2930
00000 1
00100 1
01000 1
01100 1
01101 1
01110 1
01111 1
.names pcpi_rs1[29] pcpi_rs2[29] $abc$16053$new_n2794 $abc$16053$new_n2932 $abc$16053$new_n2934 alu_out[29]
00110 1
00111 1
01001 1
01011 1
01100 1
01101 1
01111 1
10001 1
10011 1
10100 1
10101 1
10111 1
11001 1
11011 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2933 pcpi_rs1[28] $abc$16053$new_n2927 instr_sub pcpi_rs2[28] $abc$16053$new_n2932
10010 1
10011 1
10101 1
10110 1
10111 1
11001 1
11011 1
11100 1
11101 1
11111 1
.names instr_xor instr_xori $abc$16053$new_n2928 pcpi_rs2[28] pcpi_rs1[28] $abc$16053$new_n2933
00000 1
00001 1
00010 1
00011 1
00110 1
.names $abc$16053$new_n2393 pcpi_rs1[29] pcpi_rs2[29] instr_and instr_andi $abc$16053$new_n2934
00000 1
00100 1
01000 1
01100 1
01101 1
01110 1
01111 1
.names pcpi_rs1[30] pcpi_rs2[30] $abc$16053$new_n2794 $abc$16053$new_n2936 $abc$16053$new_n2940 alu_out[30]
00110 1
00111 1
01001 1
01011 1
01100 1
01101 1
01111 1
10001 1
10011 1
10100 1
10101 1
10111 1
11001 1
11011 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2938 instr_xor instr_xori $abc$16053$new_n2937 instr_sub $abc$16053$new_n2936
10000 1
10001 1
10011 1
.names pcpi_rs1[28] pcpi_rs2[28] pcpi_rs1[29] pcpi_rs2[29] $abc$16053$new_n2927 $abc$16053$new_n2937
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
01000 1
01001 1
01010 1
01100 1
10000 1
10001 1
10010 1
10100 1
11000 1
11001 1
.names instr_sub $abc$16053$new_n2939 $abc$16053$new_n2938
00 1
01 1
11 1
.names pcpi_rs2[28] pcpi_rs1[28] pcpi_rs1[29] pcpi_rs2[29] $abc$16053$new_n2929 $abc$16053$new_n2939
00001 1
00010 1
00011 1
00111 1
01010 1
01011 1
10000 1
10001 1
10010 1
10011 1
10110 1
10111 1
11001 1
11010 1
11011 1
11111 1
.names $abc$16053$new_n2393 pcpi_rs1[30] pcpi_rs2[30] instr_and instr_andi $abc$16053$new_n2940
00000 1
00100 1
01000 1
01100 1
01101 1
01110 1
01111 1
.names pcpi_rs1[31] pcpi_rs2[31] $abc$16053$new_n2794 $abc$16053$new_n2942 $abc$16053$new_n2944 alu_out[31]
00110 1
00111 1
01001 1
01011 1
01100 1
01101 1
01111 1
10001 1
10011 1
10100 1
10101 1
10111 1
11001 1
11011 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2943 pcpi_rs1[30] instr_sub $abc$16053$new_n2937 pcpi_rs2[30] $abc$16053$new_n2942
10001 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11011 1
11101 1
11111 1
.names instr_xor instr_xori $abc$16053$new_n2938 pcpi_rs2[30] pcpi_rs1[30] $abc$16053$new_n2943
00010 1
00100 1
00101 1
00110 1
00111 1
.names $abc$16053$new_n2393 pcpi_rs1[31] pcpi_rs2[31] instr_and instr_andi $abc$16053$new_n2944
00000 1
00100 1
01000 1
01100 1
01101 1
01110 1
01111 1
.names $abc$16053$new_n2946 latched_stalu reg_pc[0] alu_out_q[0] reg_out[0] cpuregs_wrdata[0]
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names latched_store latched_branch $abc$16053$new_n2946
10 1
.names $abc$16053$new_n2946 $abc$16053$new_n1766 reg_pc[1] cpuregs_wrdata[1]
001 1
011 1
100 1
101 1
.names $abc$16053$new_n2946 latched_stalu reg_pc[2] alu_out_q[2] reg_out[2] cpuregs_wrdata[2]
00000 1
00001 1
00010 1
00011 1
01000 1
01001 1
01010 1
01011 1
10001 1
10011 1
10101 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names $abc$16053$new_n2946 reg_pc[2] reg_pc[3] $abc$16053$new_n1705 cpuregs_wrdata[3]
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1110 1
.names $abc$16053$new_n2946 reg_pc[4] reg_pc[2] reg_pc[3] $abc$16053$new_n1709 cpuregs_wrdata[4]
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
10000 1
10010 1
10100 1
10110 1
11000 1
11010 1
11100 1
11110 1
.names $abc$16053$new_n2946 latched_stalu $abc$16053$new_n2952 alu_out_q[5] reg_out[5] cpuregs_wrdata[5]
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names reg_pc[5] reg_pc[2] reg_pc[3] reg_pc[4] $abc$16053$new_n2952
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names $abc$16053$new_n2946 latched_stalu $abc$16053$new_n2954 alu_out_q[6] reg_out[6] cpuregs_wrdata[6]
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names reg_pc[6] reg_pc[2] reg_pc[3] reg_pc[4] reg_pc[5] $abc$16053$new_n2954
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
.names $abc$16053$new_n2946 reg_pc[7] $abc$16053$new_n2956 $abc$16053$new_n1712 cpuregs_wrdata[7]
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1110 1
.names reg_pc[2] reg_pc[3] reg_pc[4] reg_pc[5] reg_pc[6] $abc$16053$new_n2956
11111 1
.names $abc$16053$new_n2946 reg_pc[8] reg_pc[7] $abc$16053$new_n2956 $abc$16053$new_n1714 cpuregs_wrdata[8]
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
10000 1
10010 1
10100 1
10110 1
11000 1
11010 1
11100 1
11110 1
.names $abc$16053$new_n2946 latched_stalu $abc$16053$new_n2959 alu_out_q[9] reg_out[9] cpuregs_wrdata[9]
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names reg_pc[9] reg_pc[7] reg_pc[8] $abc$16053$new_n2956 $abc$16053$new_n2959
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names $abc$16053$new_n2946 latched_stalu $abc$16053$new_n2961 alu_out_q[10] reg_out[10] cpuregs_wrdata[10]
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names reg_pc[10] reg_pc[7] reg_pc[8] reg_pc[9] $abc$16053$new_n2956 $abc$16053$new_n2961
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
.names $abc$16053$new_n2946 reg_pc[11] $abc$16053$new_n2963 $abc$16053$new_n1716 cpuregs_wrdata[11]
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1110 1
.names reg_pc[7] reg_pc[8] reg_pc[9] reg_pc[10] $abc$16053$new_n2956 $abc$16053$new_n2963
11111 1
.names $abc$16053$new_n2946 reg_pc[12] reg_pc[11] $abc$16053$new_n2963 $abc$16053$new_n1724 cpuregs_wrdata[12]
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
10000 1
10010 1
10100 1
10110 1
11000 1
11010 1
11100 1
11110 1
.names $abc$16053$new_n2946 latched_stalu $abc$16053$new_n2966 alu_out_q[13] reg_out[13] cpuregs_wrdata[13]
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names reg_pc[13] reg_pc[11] reg_pc[12] $abc$16053$new_n2963 $abc$16053$new_n2966
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names $abc$16053$new_n2946 latched_stalu $abc$16053$new_n2968 alu_out_q[14] reg_out[14] cpuregs_wrdata[14]
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names reg_pc[14] reg_pc[11] reg_pc[12] reg_pc[13] $abc$16053$new_n2963 $abc$16053$new_n2968
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
.names $abc$16053$new_n2946 reg_pc[15] $abc$16053$new_n2970 $abc$16053$new_n1720 cpuregs_wrdata[15]
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1110 1
.names reg_pc[11] reg_pc[12] reg_pc[13] reg_pc[14] $abc$16053$new_n2963 $abc$16053$new_n2970
11111 1
.names $abc$16053$new_n2946 reg_pc[16] reg_pc[15] $abc$16053$new_n2970 $abc$16053$new_n1730 cpuregs_wrdata[16]
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
10000 1
10010 1
10100 1
10110 1
11000 1
11010 1
11100 1
11110 1
.names $abc$16053$new_n2946 latched_stalu $abc$16053$new_n2973 alu_out_q[17] reg_out[17] cpuregs_wrdata[17]
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names reg_pc[17] reg_pc[15] reg_pc[16] $abc$16053$new_n2970 $abc$16053$new_n2973
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names $abc$16053$new_n2946 latched_stalu $abc$16053$new_n2975 alu_out_q[18] reg_out[18] cpuregs_wrdata[18]
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names reg_pc[18] reg_pc[15] reg_pc[16] reg_pc[17] $abc$16053$new_n2970 $abc$16053$new_n2975
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
.names $abc$16053$new_n2946 reg_pc[19] $abc$16053$new_n2977 $abc$16053$new_n1726 cpuregs_wrdata[19]
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1110 1
.names reg_pc[15] reg_pc[16] reg_pc[17] reg_pc[18] $abc$16053$new_n2970 $abc$16053$new_n2977
11111 1
.names $abc$16053$new_n2946 reg_pc[20] reg_pc[19] $abc$16053$new_n2977 $abc$16053$new_n1734 cpuregs_wrdata[20]
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
10000 1
10010 1
10100 1
10110 1
11000 1
11010 1
11100 1
11110 1
.names $abc$16053$new_n2946 reg_pc[21] $abc$16053$new_n2980 $abc$16053$new_n1732 cpuregs_wrdata[21]
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1110 1
.names reg_pc[19] reg_pc[20] $abc$16053$new_n2977 $abc$16053$new_n2980
111 1
.names $abc$16053$new_n2946 reg_pc[22] reg_pc[21] $abc$16053$new_n2980 $abc$16053$new_n1736 cpuregs_wrdata[22]
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
10000 1
10010 1
10100 1
10110 1
11000 1
11010 1
11100 1
11110 1
.names $abc$16053$new_n2946 reg_pc[23] $abc$16053$new_n2983 $abc$16053$new_n1738 cpuregs_wrdata[23]
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1110 1
.names reg_pc[21] reg_pc[22] $abc$16053$new_n2980 $abc$16053$new_n2983
111 1
.names $abc$16053$new_n2946 reg_pc[24] reg_pc[23] $abc$16053$new_n2983 $abc$16053$new_n1746 cpuregs_wrdata[24]
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
10000 1
10010 1
10100 1
10110 1
11000 1
11010 1
11100 1
11110 1
.names $abc$16053$new_n2946 reg_pc[25] $abc$16053$new_n2986 $abc$16053$new_n1744 cpuregs_wrdata[25]
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1110 1
.names reg_pc[23] reg_pc[24] $abc$16053$new_n2983 $abc$16053$new_n2986
111 1
.names $abc$16053$new_n2946 reg_pc[26] reg_pc[25] $abc$16053$new_n2986 $abc$16053$new_n1742 cpuregs_wrdata[26]
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
10000 1
10010 1
10100 1
10110 1
11000 1
11010 1
11100 1
11110 1
.names $abc$16053$new_n2946 reg_pc[27] $abc$16053$new_n2989 $abc$16053$new_n1740 cpuregs_wrdata[27]
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1110 1
.names reg_pc[25] reg_pc[26] $abc$16053$new_n2986 $abc$16053$new_n2989
111 1
.names $abc$16053$new_n2946 reg_pc[28] reg_pc[27] $abc$16053$new_n2989 $abc$16053$new_n1749 cpuregs_wrdata[28]
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
10000 1
10010 1
10100 1
10110 1
11000 1
11010 1
11100 1
11110 1
.names $abc$16053$new_n2946 latched_stalu $abc$16053$new_n2992 alu_out_q[29] reg_out[29] cpuregs_wrdata[29]
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names reg_pc[29] reg_pc[27] reg_pc[28] $abc$16053$new_n2989 $abc$16053$new_n2992
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names $abc$16053$new_n2946 latched_stalu $abc$16053$new_n2994 alu_out_q[30] reg_out[30] cpuregs_wrdata[30]
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names reg_pc[30] reg_pc[27] reg_pc[28] reg_pc[29] $abc$16053$new_n2989 $abc$16053$new_n2994
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
.names $abc$16053$new_n2946 reg_pc[31] $abc$16053$new_n2996 $abc$16053$new_n2373 cpuregs_wrdata[31]
0010 1
0011 1
0100 1
0101 1
1000 1
1010 1
1100 1
1110 1
.names reg_pc[27] reg_pc[28] reg_pc[29] reg_pc[30] $abc$16053$new_n2989 $abc$16053$new_n2996
11111 1
.names $abc$16053$new_n1548 mem_rdata_latched[19] decoded_rs1[4] $0\decoded_rs1[4:0][4]
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1548 mem_rdata_latched[15] decoded_rs1[0] $0\decoded_rs1[4:0][0]
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1548 mem_rdata_latched[16] decoded_rs1[1] $0\decoded_rs1[4:0][1]
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1548 mem_rdata_latched[17] decoded_rs1[2] $0\decoded_rs1[4:0][2]
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1548 mem_rdata_latched[18] decoded_rs1[3] $0\decoded_rs1[4:0][3]
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1548 mem_rdata_latched[20] decoded_rs2[0] $0\decoded_rs2[4:0][0]
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1548 mem_rdata_latched[21] decoded_rs2[1] $0\decoded_rs2[4:0][1]
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1548 mem_rdata_latched[22] decoded_rs2[2] $0\decoded_rs2[4:0][2]
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1548 mem_rdata_latched[23] decoded_rs2[3] $0\decoded_rs2[4:0][3]
001 1
011 1
110 1
111 1
.names $abc$16053$new_n1548 mem_rdata_latched[24] decoded_rs2[4] $0\decoded_rs2[4:0][4]
001 1
011 1
110 1
111 1
.names count_cycle[1] count_cycle[0] $auto$alumacc.cc:485:replace_alu$4638.Y[1]
01 1
10 1
.names count_cycle[2] count_cycle[1] count_cycle[0] $auto$alumacc.cc:485:replace_alu$4638.Y[2]
011 1
100 1
101 1
110 1
.names count_cycle[3] count_cycle[2] count_cycle[1] count_cycle[0] $auto$alumacc.cc:485:replace_alu$4638.Y[3]
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names count_cycle[4] count_cycle[3] count_cycle[2] count_cycle[1] count_cycle[0] $auto$alumacc.cc:485:replace_alu$4638.Y[4]
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
.names count_cycle[5] $abc$16053$new_n3012 $auto$alumacc.cc:485:replace_alu$4638.Y[5]
01 1
10 1
.names count_cycle[4] count_cycle[3] count_cycle[2] count_cycle[1] count_cycle[0] $abc$16053$new_n3012
11111 1
.names count_cycle[6] count_cycle[5] $abc$16053$new_n3012 $auto$alumacc.cc:485:replace_alu$4638.Y[6]
011 1
100 1
101 1
110 1
.names count_cycle[7] count_cycle[6] count_cycle[5] $abc$16053$new_n3012 $auto$alumacc.cc:485:replace_alu$4638.Y[7]
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names count_cycle[8] count_cycle[7] count_cycle[6] count_cycle[5] $abc$16053$new_n3012 $auto$alumacc.cc:485:replace_alu$4638.Y[8]
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
.names count_cycle[9] $abc$16053$new_n3017 $auto$alumacc.cc:485:replace_alu$4638.Y[9]
01 1
10 1
.names count_cycle[8] count_cycle[7] count_cycle[6] count_cycle[5] $abc$16053$new_n3012 $abc$16053$new_n3017
11111 1
.names count_cycle[10] count_cycle[9] $abc$16053$new_n3017 $auto$alumacc.cc:485:replace_alu$4638.Y[10]
011 1
100 1
101 1
110 1
.names count_cycle[11] count_cycle[10] count_cycle[9] $abc$16053$new_n3017 $auto$alumacc.cc:485:replace_alu$4638.Y[11]
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names count_cycle[12] count_cycle[11] count_cycle[10] count_cycle[9] $abc$16053$new_n3017 $auto$alumacc.cc:485:replace_alu$4638.Y[12]
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
.names count_cycle[13] $abc$16053$new_n3022 $auto$alumacc.cc:485:replace_alu$4638.Y[13]
01 1
10 1
.names count_cycle[12] count_cycle[11] count_cycle[10] count_cycle[9] $abc$16053$new_n3017 $abc$16053$new_n3022
11111 1
.names count_cycle[14] count_cycle[13] $abc$16053$new_n3022 $auto$alumacc.cc:485:replace_alu$4638.Y[14]
011 1
100 1
101 1
110 1
.names count_cycle[15] count_cycle[14] count_cycle[13] $abc$16053$new_n3022 $auto$alumacc.cc:485:replace_alu$4638.Y[15]
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names count_cycle[16] count_cycle[15] count_cycle[14] count_cycle[13] $abc$16053$new_n3022 $auto$alumacc.cc:485:replace_alu$4638.Y[16]
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
.names count_cycle[17] $abc$16053$new_n3027 $auto$alumacc.cc:485:replace_alu$4638.Y[17]
01 1
10 1
.names count_cycle[16] count_cycle[15] count_cycle[14] count_cycle[13] $abc$16053$new_n3022 $abc$16053$new_n3027
11111 1
.names count_cycle[18] $abc$16053$new_n3029 $auto$alumacc.cc:485:replace_alu$4638.Y[18]
01 1
10 1
.names count_cycle[17] $abc$16053$new_n3027 $abc$16053$new_n3029
11 1
.names count_cycle[19] count_cycle[18] $abc$16053$new_n3029 $auto$alumacc.cc:485:replace_alu$4638.Y[19]
011 1
100 1
101 1
110 1
.names count_cycle[20] count_cycle[19] count_cycle[18] $abc$16053$new_n3029 $auto$alumacc.cc:485:replace_alu$4638.Y[20]
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names count_cycle[21] $abc$16053$new_n3033 $auto$alumacc.cc:485:replace_alu$4638.Y[21]
01 1
10 1
.names count_cycle[20] count_cycle[19] count_cycle[18] $abc$16053$new_n3029 $abc$16053$new_n3033
1111 1
.names count_cycle[22] count_cycle[21] $abc$16053$new_n3033 $auto$alumacc.cc:485:replace_alu$4638.Y[22]
011 1
100 1
101 1
110 1
.names count_cycle[23] count_cycle[22] count_cycle[21] $abc$16053$new_n3033 $auto$alumacc.cc:485:replace_alu$4638.Y[23]
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names count_cycle[24] $abc$16053$new_n3037 $auto$alumacc.cc:485:replace_alu$4638.Y[24]
01 1
10 1
.names count_cycle[23] count_cycle[22] count_cycle[21] $abc$16053$new_n3033 $abc$16053$new_n3037
1111 1
.names count_cycle[25] count_cycle[24] $abc$16053$new_n3037 $auto$alumacc.cc:485:replace_alu$4638.Y[25]
011 1
100 1
101 1
110 1
.names count_cycle[26] count_cycle[25] count_cycle[24] $abc$16053$new_n3037 $auto$alumacc.cc:485:replace_alu$4638.Y[26]
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names count_cycle[27] count_cycle[26] count_cycle[25] count_cycle[24] $abc$16053$new_n3037 $auto$alumacc.cc:485:replace_alu$4638.Y[27]
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
.names count_cycle[28] $abc$16053$new_n3042 $auto$alumacc.cc:485:replace_alu$4638.Y[28]
01 1
10 1
.names count_cycle[27] count_cycle[26] count_cycle[25] count_cycle[24] $abc$16053$new_n3037 $abc$16053$new_n3042
11111 1
.names count_cycle[29] count_cycle[28] $abc$16053$new_n3042 $auto$alumacc.cc:485:replace_alu$4638.Y[29]
011 1
100 1
101 1
110 1
.names count_cycle[30] count_cycle[29] count_cycle[28] $abc$16053$new_n3042 $auto$alumacc.cc:485:replace_alu$4638.Y[30]
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names count_cycle[31] count_cycle[30] count_cycle[29] count_cycle[28] $abc$16053$new_n3042 $auto$alumacc.cc:485:replace_alu$4638.Y[31]
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
.names count_cycle[32] $abc$16053$new_n3047 $auto$alumacc.cc:485:replace_alu$4638.Y[32]
01 1
10 1
.names count_cycle[31] count_cycle[30] count_cycle[29] count_cycle[28] $abc$16053$new_n3042 $abc$16053$new_n3047
11111 1
.names count_cycle[33] $abc$16053$new_n3049 $auto$alumacc.cc:485:replace_alu$4638.Y[33]
01 1
10 1
.names count_cycle[32] $abc$16053$new_n3047 $abc$16053$new_n3049
11 1
.names count_cycle[34] count_cycle[33] $abc$16053$new_n3049 $auto$alumacc.cc:485:replace_alu$4638.Y[34]
011 1
100 1
101 1
110 1
.names count_cycle[35] count_cycle[34] count_cycle[33] $abc$16053$new_n3049 $auto$alumacc.cc:485:replace_alu$4638.Y[35]
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names count_cycle[36] count_cycle[35] count_cycle[34] count_cycle[33] $abc$16053$new_n3049 $auto$alumacc.cc:485:replace_alu$4638.Y[36]
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
.names count_cycle[37] $abc$16053$new_n3054 $auto$alumacc.cc:485:replace_alu$4638.Y[37]
01 1
10 1
.names count_cycle[36] count_cycle[35] count_cycle[34] count_cycle[33] $abc$16053$new_n3049 $abc$16053$new_n3054
11111 1
.names count_cycle[38] count_cycle[37] $abc$16053$new_n3054 $auto$alumacc.cc:485:replace_alu$4638.Y[38]
011 1
100 1
101 1
110 1
.names count_cycle[39] count_cycle[38] count_cycle[37] $abc$16053$new_n3054 $auto$alumacc.cc:485:replace_alu$4638.Y[39]
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names count_cycle[40] count_cycle[39] count_cycle[38] count_cycle[37] $abc$16053$new_n3054 $auto$alumacc.cc:485:replace_alu$4638.Y[40]
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
.names count_cycle[41] $abc$16053$new_n3059 $auto$alumacc.cc:485:replace_alu$4638.Y[41]
01 1
10 1
.names count_cycle[40] count_cycle[39] count_cycle[38] count_cycle[37] $abc$16053$new_n3054 $abc$16053$new_n3059
11111 1
.names count_cycle[42] count_cycle[41] $abc$16053$new_n3059 $auto$alumacc.cc:485:replace_alu$4638.Y[42]
011 1
100 1
101 1
110 1
.names count_cycle[43] count_cycle[42] count_cycle[41] $abc$16053$new_n3059 $auto$alumacc.cc:485:replace_alu$4638.Y[43]
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names count_cycle[44] count_cycle[43] count_cycle[42] count_cycle[41] $abc$16053$new_n3059 $auto$alumacc.cc:485:replace_alu$4638.Y[44]
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
.names count_cycle[45] $abc$16053$new_n3064 $auto$alumacc.cc:485:replace_alu$4638.Y[45]
01 1
10 1
.names count_cycle[44] count_cycle[43] count_cycle[42] count_cycle[41] $abc$16053$new_n3059 $abc$16053$new_n3064
11111 1
.names count_cycle[46] count_cycle[45] $abc$16053$new_n3064 $auto$alumacc.cc:485:replace_alu$4638.Y[46]
011 1
100 1
101 1
110 1
.names count_cycle[47] count_cycle[46] count_cycle[45] $abc$16053$new_n3064 $auto$alumacc.cc:485:replace_alu$4638.Y[47]
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names count_cycle[48] count_cycle[47] count_cycle[46] count_cycle[45] $abc$16053$new_n3064 $auto$alumacc.cc:485:replace_alu$4638.Y[48]
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
.names count_cycle[49] $abc$16053$new_n3069 $auto$alumacc.cc:485:replace_alu$4638.Y[49]
01 1
10 1
.names count_cycle[48] count_cycle[47] count_cycle[46] count_cycle[45] $abc$16053$new_n3064 $abc$16053$new_n3069
11111 1
.names count_cycle[50] count_cycle[49] $abc$16053$new_n3069 $auto$alumacc.cc:485:replace_alu$4638.Y[50]
011 1
100 1
101 1
110 1
.names count_cycle[51] count_cycle[50] count_cycle[49] $abc$16053$new_n3069 $auto$alumacc.cc:485:replace_alu$4638.Y[51]
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names count_cycle[52] count_cycle[51] count_cycle[50] count_cycle[49] $abc$16053$new_n3069 $auto$alumacc.cc:485:replace_alu$4638.Y[52]
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
.names count_cycle[53] $abc$16053$new_n3074 $auto$alumacc.cc:485:replace_alu$4638.Y[53]
01 1
10 1
.names count_cycle[52] count_cycle[51] count_cycle[50] count_cycle[49] $abc$16053$new_n3069 $abc$16053$new_n3074
11111 1
.names count_cycle[54] count_cycle[53] $abc$16053$new_n3074 $auto$alumacc.cc:485:replace_alu$4638.Y[54]
011 1
100 1
101 1
110 1
.names count_cycle[55] count_cycle[54] count_cycle[53] $abc$16053$new_n3074 $auto$alumacc.cc:485:replace_alu$4638.Y[55]
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names count_cycle[56] count_cycle[55] count_cycle[54] count_cycle[53] $abc$16053$new_n3074 $auto$alumacc.cc:485:replace_alu$4638.Y[56]
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
.names count_cycle[57] $abc$16053$new_n3079 $auto$alumacc.cc:485:replace_alu$4638.Y[57]
01 1
10 1
.names count_cycle[56] count_cycle[55] count_cycle[54] count_cycle[53] $abc$16053$new_n3074 $abc$16053$new_n3079
11111 1
.names count_cycle[58] count_cycle[57] $abc$16053$new_n3079 $auto$alumacc.cc:485:replace_alu$4638.Y[58]
011 1
100 1
101 1
110 1
.names count_cycle[59] count_cycle[58] count_cycle[57] $abc$16053$new_n3079 $auto$alumacc.cc:485:replace_alu$4638.Y[59]
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names count_cycle[60] count_cycle[59] count_cycle[58] count_cycle[57] $abc$16053$new_n3079 $auto$alumacc.cc:485:replace_alu$4638.Y[60]
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
.names count_cycle[61] $abc$16053$new_n3084 $auto$alumacc.cc:485:replace_alu$4638.Y[61]
01 1
10 1
.names count_cycle[60] count_cycle[59] count_cycle[58] count_cycle[57] $abc$16053$new_n3079 $abc$16053$new_n3084
11111 1
.names count_cycle[62] count_cycle[61] $abc$16053$new_n3084 $auto$alumacc.cc:485:replace_alu$4638.Y[62]
011 1
100 1
101 1
110 1
.names count_cycle[63] count_cycle[62] count_cycle[61] $abc$16053$new_n3084 $auto$alumacc.cc:485:replace_alu$4638.Y[63]
0111 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
1110 1
.names $0$memwr$\cpuregs$./benchmark/picorv32.v:1343$17_EN[31:0]$487[31] $0\decoded_rs1[4:0][2] latched_rd[2] latched_rd[1] $0\decoded_rs1[4:0][1] $abc$16053$new_n3091
10000 1
10010 1
10011 1
11100 1
11110 1
11111 1
.names $0$memwr$\cpuregs$./benchmark/picorv32.v:1343$17_EN[31:0]$487[31] $0\decoded_rs2[4:0][2] latched_rd[2] latched_rd[1] $0\decoded_rs2[4:0][1] $abc$16053$new_n3096
10000 1
10010 1
10011 1
11100 1
11110 1
11111 1
.names count_cycle[0] $auto$alumacc.cc:485:replace_alu$4638.X[0]
0 1
.names decoder_trigger instr_jal $abc$16053$new_n1751 decoded_imm_j[30] $abc$16053$new_n1690 $abc$16053$new_n3098
10001 1
10011 1
10101 1
10111 1
11000 1
11001 1
11110 1
11111 1
.names $abc$16053$new_n1612 $abc$16053$new_n1750 $abc$16053$new_n3098 reg_next_pc[30] $abc$16053$auto$rtlil.cc:2693:MuxGate$14611
0001 1
0011 1
0101 1
0111 1
1000 1
1001 1
1110 1
1111 1
.names instr_jal $abc$16053$new_n1769 decoded_imm_j[29] $abc$16053$new_n1691 $abc$16053$new_n1748 $abc$16053$new_n3100
00010 1
00110 1
01010 1
01110 1
10000 1
10001 1
10010 1
10011 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n1612 $abc$16053$new_n1747 decoder_trigger $abc$16053$new_n3100 reg_next_pc[29] $abc$16053$auto$rtlil.cc:2693:MuxGate$14613
00001 1
00011 1
00101 1
00111 1
01001 1
01011 1
01101 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
11110 1
11111 1
.names decoder_trigger instr_jal $abc$16053$new_n1752 decoded_imm_j[28] $abc$16053$new_n1691 $abc$16053$new_n3102
10001 1
10011 1
10101 1
10111 1
11000 1
11001 1
11110 1
11111 1
.names $abc$16053$new_n1612 $abc$16053$new_n1748 $abc$16053$new_n3102 reg_next_pc[28] $abc$16053$auto$rtlil.cc:2693:MuxGate$14615
0001 1
0011 1
0101 1
0111 1
1000 1
1001 1
1110 1
1111 1
.names decoded_imm_j[27] $abc$16053$new_n1741 instr_jal decoded_imm_j[26] $abc$16053$new_n1753 $abc$16053$new_n3104
00000 1
00001 1
00010 1
00011 1
00100 1
00110 1
00111 1
01110 1
10000 1
10001 1
10010 1
10011 1
10101 1
11100 1
11101 1
11111 1
.names $abc$16053$new_n1739 decoder_trigger $abc$16053$new_n3104 $abc$16053$new_n1777 instr_jal $abc$16053$new_n3105
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n1612 $abc$16053$new_n3105 reg_next_pc[27] $abc$16053$auto$rtlil.cc:2693:MuxGate$14617
001 1
011 1
110 1
111 1
.names decoder_trigger instr_jal decoded_imm_j[26] $abc$16053$new_n1753 $abc$16053$new_n1777 $abc$16053$new_n3107
10001 1
10011 1
10101 1
10111 1
11000 1
11001 1
11110 1
11111 1
.names $abc$16053$new_n1612 $abc$16053$new_n1741 $abc$16053$new_n3107 reg_next_pc[26] $abc$16053$auto$rtlil.cc:2693:MuxGate$14619
0001 1
0011 1
0101 1
0111 1
1000 1
1001 1
1110 1
1111 1
.names decoder_trigger instr_jal $abc$16053$new_n1787 decoded_imm_j[25] $abc$16053$new_n1778 $abc$16053$new_n3109
10001 1
10011 1
10101 1
10111 1
11010 1
11011 1
11100 1
11101 1
.names $abc$16053$new_n1612 $abc$16053$new_n1743 $abc$16053$new_n3109 reg_next_pc[25] $abc$16053$auto$rtlil.cc:2693:MuxGate$14621
0001 1
0011 1
0101 1
0111 1
1000 1
1001 1
1110 1
1111 1
.names decoder_trigger instr_jal $abc$16053$new_n1754 decoded_imm_j[24] $abc$16053$new_n1692 $abc$16053$new_n3111
10001 1
10011 1
10101 1
10111 1
11000 1
11001 1
11110 1
11111 1
.names $abc$16053$new_n1612 $abc$16053$new_n1745 $abc$16053$new_n3111 reg_next_pc[24] $abc$16053$auto$rtlil.cc:2693:MuxGate$14623
0001 1
0011 1
0101 1
0111 1
1000 1
1001 1
1110 1
1111 1
.names decoder_trigger instr_jal $abc$16053$new_n1793 decoded_imm_j[23] $abc$16053$new_n1693 $abc$16053$new_n3113
10001 1
10011 1
10101 1
10111 1
11000 1
11001 1
11110 1
11111 1
.names $abc$16053$new_n1612 $abc$16053$new_n1737 $abc$16053$new_n3113 reg_next_pc[23] $abc$16053$auto$rtlil.cc:2693:MuxGate$14625
0001 1
0011 1
0101 1
0111 1
1000 1
1001 1
1110 1
1111 1
.names decoder_trigger instr_jal $abc$16053$new_n1755 decoded_imm_j[22] $abc$16053$new_n1694 $abc$16053$new_n3115
10001 1
10011 1
10101 1
10111 1
11000 1
11001 1
11110 1
11111 1
.names $abc$16053$new_n1612 $abc$16053$new_n1735 $abc$16053$new_n3115 reg_next_pc[22] $abc$16053$auto$rtlil.cc:2693:MuxGate$14627
0001 1
0011 1
0101 1
0111 1
1000 1
1001 1
1110 1
1111 1
.names instr_jal $abc$16053$new_n1800 decoded_imm_j[21] $abc$16053$new_n1695 $abc$16053$new_n1733 $abc$16053$new_n3117
00010 1
00110 1
01010 1
01110 1
10000 1
10001 1
10010 1
10011 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n1612 $abc$16053$new_n1731 decoder_trigger $abc$16053$new_n3117 reg_next_pc[21] $abc$16053$auto$rtlil.cc:2693:MuxGate$14629
00001 1
00011 1
00101 1
00111 1
01001 1
01011 1
01101 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
11110 1
11111 1
.names decoder_trigger instr_jal $abc$16053$new_n1756 decoded_imm_j[20] $abc$16053$new_n1695 $abc$16053$new_n3119
10001 1
10011 1
10101 1
10111 1
11000 1
11001 1
11110 1
11111 1
.names $abc$16053$new_n1612 $abc$16053$new_n1733 $abc$16053$new_n3119 reg_next_pc[20] $abc$16053$auto$rtlil.cc:2693:MuxGate$14631
0001 1
0011 1
0101 1
0111 1
1000 1
1001 1
1110 1
1111 1
.names decoded_imm_j[19] $abc$16053$new_n1727 instr_jal decoded_imm_j[18] $abc$16053$new_n1757 $abc$16053$new_n3121
00000 1
00001 1
00010 1
00011 1
00100 1
00110 1
00111 1
01110 1
10000 1
10001 1
10010 1
10011 1
10101 1
11100 1
11101 1
11111 1
.names $abc$16053$new_n1725 decoder_trigger $abc$16053$new_n3121 $abc$16053$new_n1808 instr_jal $abc$16053$new_n3122
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n1612 $abc$16053$new_n3122 reg_next_pc[19] $abc$16053$auto$rtlil.cc:2693:MuxGate$14633
001 1
011 1
110 1
111 1
.names decoder_trigger instr_jal decoded_imm_j[18] $abc$16053$new_n1757 $abc$16053$new_n1808 $abc$16053$new_n3124
10001 1
10011 1
10101 1
10111 1
11000 1
11001 1
11110 1
11111 1
.names $abc$16053$new_n1612 $abc$16053$new_n1727 $abc$16053$new_n3124 reg_next_pc[18] $abc$16053$auto$rtlil.cc:2693:MuxGate$14635
0001 1
0011 1
0101 1
0111 1
1000 1
1001 1
1110 1
1111 1
.names decoder_trigger instr_jal $abc$16053$new_n1818 decoded_imm_j[17] $abc$16053$new_n1809 $abc$16053$new_n3126
10001 1
10011 1
10101 1
10111 1
11010 1
11011 1
11100 1
11101 1
.names $abc$16053$new_n1612 $abc$16053$new_n1728 $abc$16053$new_n3126 reg_next_pc[17] $abc$16053$auto$rtlil.cc:2693:MuxGate$14637
0001 1
0011 1
0101 1
0111 1
1000 1
1001 1
1110 1
1111 1
.names decoder_trigger instr_jal $abc$16053$new_n1758 decoded_imm_j[16] $abc$16053$new_n1696 $abc$16053$new_n3128
10001 1
10011 1
10101 1
10111 1
11000 1
11001 1
11110 1
11111 1
.names $abc$16053$new_n1612 $abc$16053$new_n1729 $abc$16053$new_n3128 reg_next_pc[16] $abc$16053$auto$rtlil.cc:2693:MuxGate$14639
0001 1
0011 1
0101 1
0111 1
1000 1
1001 1
1110 1
1111 1
.names decoded_imm_j[15] $abc$16053$new_n1721 instr_jal decoded_imm_j[14] $abc$16053$new_n1759 $abc$16053$new_n3130
00000 1
00001 1
00010 1
00011 1
00100 1
00110 1
00111 1
01110 1
10000 1
10001 1
10010 1
10011 1
10101 1
11100 1
11101 1
11111 1
.names $abc$16053$new_n1719 decoder_trigger $abc$16053$new_n3130 $abc$16053$new_n1825 instr_jal $abc$16053$new_n3131
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n1612 $abc$16053$new_n3131 reg_next_pc[15] $abc$16053$auto$rtlil.cc:2693:MuxGate$14641
001 1
011 1
110 1
111 1
.names decoder_trigger instr_jal decoded_imm_j[14] $abc$16053$new_n1759 $abc$16053$new_n1825 $abc$16053$new_n3133
10001 1
10011 1
10101 1
10111 1
11000 1
11001 1
11110 1
11111 1
.names $abc$16053$new_n1612 $abc$16053$new_n1721 $abc$16053$new_n3133 reg_next_pc[14] $abc$16053$auto$rtlil.cc:2693:MuxGate$14643
0001 1
0011 1
0101 1
0111 1
1000 1
1001 1
1110 1
1111 1
.names decoder_trigger instr_jal $abc$16053$new_n1835 decoded_imm_j[13] $abc$16053$new_n1826 $abc$16053$new_n3135
10001 1
10011 1
10101 1
10111 1
11000 1
11001 1
11110 1
11111 1
.names $abc$16053$new_n1612 $abc$16053$new_n1722 $abc$16053$new_n3135 reg_next_pc[13] $abc$16053$auto$rtlil.cc:2693:MuxGate$14645
0001 1
0011 1
0101 1
0111 1
1000 1
1001 1
1110 1
1111 1
.names decoder_trigger instr_jal $abc$16053$new_n1760 decoded_imm_j[12] $abc$16053$new_n1697 $abc$16053$new_n3137
10001 1
10011 1
10101 1
10111 1
11000 1
11001 1
11110 1
11111 1
.names $abc$16053$new_n1612 $abc$16053$new_n1723 $abc$16053$new_n3137 reg_next_pc[12] $abc$16053$auto$rtlil.cc:2693:MuxGate$14647
0001 1
0011 1
0101 1
0111 1
1000 1
1001 1
1110 1
1111 1
.names decoded_imm_j[11] $abc$16053$new_n1717 instr_jal decoded_imm_j[10] $abc$16053$new_n1761 $abc$16053$new_n3139
00000 1
00001 1
00010 1
00011 1
00100 1
00110 1
00111 1
01110 1
10000 1
10001 1
10010 1
10011 1
10101 1
11100 1
11101 1
11111 1
.names $abc$16053$new_n1715 decoder_trigger $abc$16053$new_n3139 $abc$16053$new_n1842 instr_jal $abc$16053$new_n3140
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n1612 $abc$16053$new_n3140 reg_next_pc[11] $abc$16053$auto$rtlil.cc:2693:MuxGate$14649
001 1
011 1
110 1
111 1
.names decoder_trigger instr_jal decoded_imm_j[10] $abc$16053$new_n1761 $abc$16053$new_n1842 $abc$16053$new_n3142
10001 1
10011 1
10101 1
10111 1
11000 1
11001 1
11110 1
11111 1
.names $abc$16053$new_n1612 $abc$16053$new_n1717 $abc$16053$new_n3142 reg_next_pc[10] $abc$16053$auto$rtlil.cc:2693:MuxGate$14651
0001 1
0011 1
0101 1
0111 1
1000 1
1001 1
1110 1
1111 1
.names decoder_trigger instr_jal $abc$16053$new_n1851 decoded_imm_j[9] $abc$16053$new_n1698 $abc$16053$new_n3144
10001 1
10011 1
10101 1
10111 1
11000 1
11001 1
11110 1
11111 1
.names $abc$16053$new_n1612 $abc$16053$new_n1718 $abc$16053$new_n3144 reg_next_pc[9] $abc$16053$auto$rtlil.cc:2693:MuxGate$14653
0001 1
0011 1
0101 1
0111 1
1000 1
1001 1
1110 1
1111 1
.names decoder_trigger instr_jal $abc$16053$new_n1762 decoded_imm_j[8] $abc$16053$new_n1699 $abc$16053$new_n3146
10001 1
10011 1
10101 1
10111 1
11000 1
11001 1
11110 1
11111 1
.names $abc$16053$new_n1612 $abc$16053$new_n1713 $abc$16053$new_n3146 reg_next_pc[8] $abc$16053$auto$rtlil.cc:2693:MuxGate$14655
0001 1
0011 1
0101 1
0111 1
1000 1
1001 1
1110 1
1111 1
.names decoder_trigger instr_jal $abc$16053$new_n1858 decoded_imm_j[7] $abc$16053$new_n1700 $abc$16053$new_n3148
10001 1
10011 1
10101 1
10111 1
11000 1
11001 1
11110 1
11111 1
.names $abc$16053$new_n1612 $abc$16053$new_n1711 $abc$16053$new_n3148 reg_next_pc[7] $abc$16053$auto$rtlil.cc:2693:MuxGate$14657
0001 1
0011 1
0101 1
0111 1
1000 1
1001 1
1110 1
1111 1
.names decoded_imm_j[5] $abc$16053$new_n1708 instr_jal decoded_imm_j[4] $abc$16053$new_n1764 $abc$16053$new_n3150
00000 1
00001 1
00010 1
00011 1
00100 1
00110 1
00111 1
01110 1
10000 1
10001 1
10010 1
10011 1
10101 1
11100 1
11101 1
11111 1
.names $abc$16053$new_n1707 decoder_trigger $abc$16053$new_n3150 $abc$16053$new_n1702 instr_jal $abc$16053$new_n3151
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n1612 $abc$16053$new_n3151 reg_next_pc[5] $abc$16053$auto$rtlil.cc:2693:MuxGate$14661
001 1
011 1
110 1
111 1
.names decoded_imm_j[3] $abc$16053$new_n1706 instr_jal $abc$16053$new_n1765 decoded_imm_j[2] $abc$16053$new_n3153
00000 1
00001 1
00010 1
00011 1
00101 1
00110 1
00111 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
11100 1
11101 1
11110 1
.names $abc$16053$new_n1612 $abc$16053$new_n1703 decoder_trigger $abc$16053$new_n3153 reg_next_pc[3] $abc$16053$auto$rtlil.cc:2693:MuxGate$14665
00001 1
00011 1
00101 1
00111 1
01001 1
01011 1
01101 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
11110 1
11111 1
.names $abc$16053$new_n2022 $abc$16053$new_n2025 $abc$16053$new_n2027 pcpi_rs1[29] pcpi_rs1[27] $abc$16053$new_n3155
10000 1
10001 1
10010 1
10011 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11101 1
11111 1
.names $abc$16053$new_n2043 $abc$16053$new_n2028 $abc$16053$new_n3155 pcpi_rs1[24] $abc$16053$new_n2025 $abc$16053$new_n3156
00000 1
00001 1
00010 1
00011 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
.names pcpi_rs1[22] $abc$16053$new_n2084 decoded_imm[22] $abc$16053$new_n2019 $abc$16053$new_n2033 $abc$16053$new_n3157
00001 1
00011 1
00111 1
01011 1
01101 1
01111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11110 1
11111 1
.names $abc$16053$new_n2027 $abc$16053$new_n2025 pcpi_rs1[21] pcpi_rs1[18] $abc$16053$new_n3158
0100 1
0110 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names $abc$16053$new_n2022 $abc$16053$new_n3158 $abc$16053$new_n2025 pcpi_rs1[23] pcpi_rs1[26] $abc$16053$new_n3159
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10100 1
10101 1
10110 1
10111 1
11010 1
11011 1
.names $abc$16053$new_n3157 $abc$16053$new_n2033 $abc$16053$new_n3159 $abc$16053$new_n2085 $abc$16053$auto$rtlil.cc:2693:MuxGate$14937
1000 1
1001 1
1010 1
1011 1
1110 1
.names pcpi_rs1[14] $abc$16053$new_n2139 decoded_imm[14] $abc$16053$new_n2019 $abc$16053$new_n2033 $abc$16053$new_n3161
00001 1
00011 1
00111 1
01011 1
01101 1
01111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11110 1
11111 1
.names $abc$16053$new_n2027 $abc$16053$new_n2025 pcpi_rs1[13] pcpi_rs1[10] $abc$16053$new_n3162
0100 1
0110 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names $abc$16053$new_n2022 $abc$16053$new_n3162 $abc$16053$new_n2025 pcpi_rs1[15] pcpi_rs1[18] $abc$16053$new_n3163
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10100 1
10101 1
10110 1
10111 1
11010 1
11011 1
.names $abc$16053$new_n3161 $abc$16053$new_n2033 $abc$16053$new_n3163 $abc$16053$new_n2140 $abc$16053$auto$rtlil.cc:2693:MuxGate$14953
1000 1
1001 1
1010 1
1011 1
1110 1
.names pcpi_rs1[12] $abc$16053$new_n2153 decoded_imm[12] $abc$16053$new_n2019 $abc$16053$new_n2033 $abc$16053$new_n3165
00001 1
00011 1
00111 1
01011 1
01101 1
01111 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11110 1
11111 1
.names $abc$16053$new_n2027 $abc$16053$new_n2025 pcpi_rs1[11] pcpi_rs1[8] $abc$16053$new_n3166
0100 1
0110 1
1000 1
1001 1
1010 1
1011 1
1100 1
1101 1
.names $abc$16053$new_n2022 $abc$16053$new_n3166 $abc$16053$new_n2025 pcpi_rs1[13] pcpi_rs1[16] $abc$16053$new_n3167
00000 1
00001 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10100 1
10101 1
10110 1
10111 1
11010 1
11011 1
.names $abc$16053$new_n3165 $abc$16053$new_n2033 $abc$16053$new_n3167 $abc$16053$new_n2154 $abc$16053$auto$rtlil.cc:2693:MuxGate$14957
1000 1
1001 1
1010 1
1011 1
1110 1
.names $abc$16053$new_n2019 $abc$16053$new_n2022 $abc$16053$new_n2013 $abc$16053$new_n2188 $abc$16053$new_n2190 $abc$16053$new_n3169
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names $abc$16053$new_n3169 pcpi_rs1[7] $abc$16053$new_n2033 decoded_imm[7] $abc$16053$new_n2019 $abc$16053$auto$rtlil.cc:2693:MuxGate$14967
00100 1
00101 1
00111 1
01000 1
01001 1
01010 1
01011 1
01101 1
01110 1
01111 1
10110 1
11000 1
11001 1
11010 1
11011 1
11100 1
.names pcpi_rs1[3] $abc$16053$new_n2015 decoded_imm[3] $abc$16053$new_n2019 $abc$16053$new_n2033 $abc$16053$new_n3171
00011 1
00101 1
00111 1
01001 1
01011 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10110 1
10111 1
11000 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2027 $abc$16053$new_n2025 pcpi_rs1[7] pcpi_rs1[4] pcpi_rs1[2] $abc$16053$new_n3172
00100 1
00101 1
00110 1
00111 1
10010 1
10011 1
10110 1
10111 1
11001 1
11011 1
11101 1
11111 1
.names $abc$16053$new_n3171 $abc$16053$new_n2033 $abc$16053$new_n2212 $abc$16053$new_n3172 $abc$16053$new_n2022 $abc$16053$auto$rtlil.cc:2693:MuxGate$14975
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2027 $abc$16053$new_n2025 pcpi_rs1[5] pcpi_rs1[2] pcpi_rs1[0] $abc$16053$new_n3174
00100 1
00101 1
00110 1
00111 1
10010 1
10011 1
10110 1
10111 1
11001 1
11011 1
11101 1
11111 1
.names $abc$16053$new_n2033 pcpi_rs1[1] $abc$16053$new_n2225 $abc$16053$new_n3174 $abc$16053$new_n2022 $abc$16053$auto$rtlil.cc:2693:MuxGate$14979
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10111 1
11000 1
11001 1
11010 1
11011 1
11111 1
.names $abc$16053$new_n2358 decoded_imm[31] $abc$16053$new_n2019 $abc$16053$new_n2038 $abc$16053$new_n2026 $abc$16053$new_n3176
00000 1
00001 1
00011 1
00100 1
00101 1
00111 1
01100 1
01101 1
01111 1
10100 1
10101 1
10111 1
11000 1
11001 1
11011 1
11100 1
11101 1
11111 1
.names $abc$16053$new_n2033 $abc$16053$new_n3176 pcpi_rs1[31] $abc$16053$new_n2019 $abc$16053$new_n2360 $abc$16053$auto$rtlil.cc:2693:MuxGate$15109
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11110 1
.names pcpi_rs1[0] mem_rdata[9] mem_rdata[1] $abc$16053$new_n3178
001 1
011 1
110 1
111 1
.names pcpi_rs1[1] pcpi_rs1[0] $abc$16053$new_n3178 mem_rdata[25] mem_rdata[17] $abc$16053$new_n3179
00100 1
00101 1
00110 1
00111 1
01100 1
01101 1
01110 1
01111 1
10001 1
10011 1
10101 1
10111 1
11010 1
11011 1
11110 1
11111 1
.names $abc$16053$new_n1442 $abc$16053$new_n2513 $abc$16053$new_n3179 mem_rdata[17] mem_rdata[1] $abc$16053$new_n3180
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2021 $abc$16053$new_n2022 $abc$16053$new_n3180 pcpi_rs1[1] $abc$16053$new_n2553 $0\reg_out[31:0][1]
00000 1
00010 1
00100 1
00110 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names instr_rdinstr instr_rdcycleh count_instr[3] count_cycle[35] count_cycle[3] $abc$16053$new_n3182
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n1610 instr_rdinstrh $abc$16053$new_n2571 count_instr[35] $abc$16053$new_n3182 $abc$16053$new_n3183
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2021 $abc$16053$new_n2022 $abc$16053$new_n2567 $abc$16053$new_n3183 pcpi_rs1[3] $0\reg_out[31:0][3]
00010 1
00011 1
00110 1
00111 1
01001 1
01011 1
01101 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names instr_rdinstr instr_rdcycleh count_instr[5] count_cycle[37] count_cycle[5] $abc$16053$new_n3185
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n1610 instr_rdinstrh $abc$16053$new_n2585 count_instr[37] $abc$16053$new_n3185 $abc$16053$new_n3186
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n3189 $abc$16053$new_n2454 $abc$16053$new_n3186 $abc$16053$new_n2022 pcpi_rs1[5] $0\reg_out[31:0][5]
00011 1
00111 1
01011 1
01100 1
01101 1
01110 1
01111 1
10000 1
10001 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11000 1
11001 1
11010 1
11011 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n1442 mem_rdata[5] $abc$16053$new_n2513 pcpi_rs1[1] mem_rdata[21] $abc$16053$new_n3188
00101 1
00111 1
01000 1
01001 1
01010 1
01011 1
01101 1
01111 1
10011 1
10111 1
11000 1
11001 1
11011 1
11100 1
11101 1
11111 1
.names $abc$16053$new_n2021 $abc$16053$new_n1442 $abc$16053$new_n3188 pcpi_rs1[0] $abc$16053$new_n2590 $abc$16053$new_n3189
10100 1
10101 1
10110 1
10111 1
11000 1
11010 1
11100 1
11101 1
11110 1
.names instr_rdinstr instr_rdcycleh count_instr[8] count_cycle[40] count_cycle[8] $abc$16053$new_n3190
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2611 instr_rdinstrh $abc$16053$new_n2453 count_instr[40] $abc$16053$new_n3190 $abc$16053$new_n3191
00000 1
00001 1
00010 1
00011 1
00100 1
00110 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
.names $abc$16053$new_n1610 $abc$16053$new_n2617 reg_pc[8] decoded_imm[8] $abc$16053$new_n3191 $0\reg_out[31:0][8]
00000 1
00010 1
00100 1
00110 1
01000 1
01010 1
01100 1
01110 1
10000 1
10001 1
10010 1
10100 1
10110 1
10111 1
11000 1
11010 1
11011 1
11100 1
11101 1
11110 1
.names instr_rdinstr instr_rdcycleh count_instr[20] count_cycle[52] count_cycle[20] $abc$16053$new_n3193
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2690 instr_rdinstrh $abc$16053$new_n2453 count_instr[52] $abc$16053$new_n3193 $abc$16053$new_n3194
00000 1
00001 1
00010 1
00011 1
00100 1
00110 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
.names $abc$16053$new_n1610 $abc$16053$new_n2688 reg_pc[20] decoded_imm[20] $abc$16053$new_n3194 $0\reg_out[31:0][20]
00000 1
00010 1
00100 1
00110 1
01000 1
01010 1
01100 1
01110 1
10000 1
10010 1
10011 1
10100 1
10101 1
10110 1
11000 1
11001 1
11010 1
11100 1
11110 1
11111 1
.names instr_rdinstr instr_rdcycleh count_instr[30] count_cycle[62] count_cycle[30] $abc$16053$new_n3196
00001 1
00011 1
00101 1
00111 1
01010 1
01011 1
01110 1
01111 1
10100 1
10101 1
10110 1
10111 1
11100 1
11101 1
11110 1
11111 1
.names $abc$16053$new_n2752 instr_rdinstrh $abc$16053$new_n2453 count_instr[62] $abc$16053$new_n3196 $abc$16053$new_n3197
00000 1
00001 1
00010 1
00011 1
00100 1
00110 1
01000 1
01001 1
01010 1
01011 1
01100 1
01101 1
.names $abc$16053$new_n1610 $abc$16053$new_n2750 reg_pc[30] decoded_imm[30] $abc$16053$new_n3197 $0\reg_out[31:0][30]
00000 1
00010 1
00100 1
00110 1
01000 1
01010 1
01100 1
01110 1
10000 1
10001 1
10010 1
10100 1
10110 1
10111 1
11000 1
11010 1
11011 1
11100 1
11101 1
11110 1
.names $abc$16053$new_n2038 $abc$16053$new_n1610 $abc$16053$new_n2022 is_beq_bne_blt_bge_bltu_bgeu $abc$16053$new_n1549 $abc$16053$new_n3199
00100 1
00101 1
00110 1
00111 1
01000 1
01001 1
01010 1
01100 1
01101 1
01110 1
01111 1
.names $abc$16053$new_n2789 $abc$16053$new_n2767 $abc$16053$new_n2394 $abc$16053$new_n2769 $abc$16053$new_n2771 $abc$16053$new_n3200
00000 1
00010 1
00011 1
00100 1
00101 1
00110 1
00111 1
.names $abc$16053$new_n2773 $abc$16053$new_n3200 $abc$16053$new_n3199 $abc$16053$new_n2019 $abc$16053$procmux$2235_Y[6]
0000 1
0001 1
0010 1
0011 1
0111 1
.names instr_sub pcpi_rs1[4] mem_la_wdata[4] $abc$16053$new_n2810 $abc$16053$new_n2809 $abc$16053$new_n3202
00100 1
00110 1
01000 1
01010 1
01100 1
01101 1
01110 1
01111 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11110 1
11111 1
.names $abc$16053$new_n3202 instr_xor instr_xori $abc$16053$new_n3203
100 1
.names instr_sub pcpi_rs1[6] mem_la_wdata[6] $abc$16053$new_n2820 $abc$16053$new_n2819 $abc$16053$new_n3204
00100 1
00110 1
01000 1
01010 1
01100 1
01101 1
01110 1
01111 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11110 1
11111 1
.names $abc$16053$new_n3204 instr_xor instr_xori $abc$16053$new_n3205
100 1
.names instr_sub pcpi_rs1[8] pcpi_rs2[8] $abc$16053$new_n2830 $abc$16053$new_n2829 $abc$16053$new_n3206
00101 1
00111 1
01001 1
01011 1
01100 1
01101 1
01110 1
01111 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11110 1
11111 1
.names $abc$16053$new_n3206 instr_xor instr_xori $abc$16053$new_n3207
100 1
.names instr_sub pcpi_rs1[10] pcpi_rs2[10] $abc$16053$new_n2839 $abc$16053$new_n2838 $abc$16053$new_n3208
00101 1
00111 1
01001 1
01011 1
01100 1
01101 1
01110 1
01111 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11110 1
11111 1
.names $abc$16053$new_n3208 instr_xor instr_xori $abc$16053$new_n3209
100 1
.names instr_sub pcpi_rs1[12] pcpi_rs2[12] $abc$16053$new_n2849 $abc$16053$new_n2848 $abc$16053$new_n3210
00101 1
00111 1
01001 1
01011 1
01100 1
01101 1
01110 1
01111 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11110 1
11111 1
.names $abc$16053$new_n3210 instr_xor instr_xori $abc$16053$new_n3211
100 1
.names instr_sub pcpi_rs1[14] pcpi_rs2[14] $abc$16053$new_n2859 $abc$16053$new_n2858 $abc$16053$new_n3212
00101 1
00111 1
01001 1
01011 1
01100 1
01101 1
01110 1
01111 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11110 1
11111 1
.names $abc$16053$new_n3212 instr_xor instr_xori $abc$16053$new_n3213
100 1
.names instr_sub pcpi_rs1[16] pcpi_rs2[16] $abc$16053$new_n2868 $abc$16053$new_n2867 $abc$16053$new_n3214
00101 1
00111 1
01001 1
01011 1
01100 1
01101 1
01110 1
01111 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11110 1
11111 1
.names $abc$16053$new_n3214 instr_xor instr_xori $abc$16053$new_n3215
100 1
.names instr_sub pcpi_rs1[18] pcpi_rs2[18] $abc$16053$new_n2877 $abc$16053$new_n2876 $abc$16053$new_n3216
00101 1
00111 1
01001 1
01011 1
01100 1
01101 1
01110 1
01111 1
10010 1
10011 1
10100 1
10101 1
10110 1
10111 1
11110 1
11111 1
.names $abc$16053$new_n3216 instr_xor instr_xori $abc$16053$new_n3217
100 1
.names $abc$16053$new_n3091 latched_rd[4] $0\decoded_rs1[4:0][4] $0\decoded_rs1[4:0][0] latched_rd[0] $abc$16053$new_n3218
10000 1
10011 1
11100 1
11111 1
.names $abc$16053$new_n3218 $0\decoded_rs1[4:0][3] latched_rd[3] $0\decoded_rs1[4:0][1] latched_rd[1] $abc$16053$auto$rtlil.cc:2515:And$4922
10000 1
10010 1
10011 1
11100 1
11110 1
11111 1
.names $abc$16053$new_n3096 $0\decoded_rs2[4:0][4] latched_rd[4] $0\decoded_rs2[4:0][0] latched_rd[0] $abc$16053$new_n3220
10000 1
10011 1
11100 1
11111 1
.names $abc$16053$new_n3220 $0\decoded_rs2[4:0][3] latched_rd[3] $0\decoded_rs2[4:0][1] latched_rd[1] $abc$16053$auto$rtlil.cc:2515:And$4912
10000 1
10010 1
10011 1
11100 1
11110 1
11111 1
.subckt dff C=clk D=cpuregs_wrdata[0] Q=$abc$16053$auto$mem.cc:1145:emulate_transparency$4906[0]
.subckt dff C=clk D=cpuregs_wrdata[1] Q=$abc$16053$auto$mem.cc:1145:emulate_transparency$4906[1]
.subckt dff C=clk D=cpuregs_wrdata[2] Q=$abc$16053$auto$mem.cc:1145:emulate_transparency$4906[2]
.subckt dff C=clk D=cpuregs_wrdata[3] Q=$abc$16053$auto$mem.cc:1145:emulate_transparency$4906[3]
.subckt dff C=clk D=cpuregs_wrdata[4] Q=$abc$16053$auto$mem.cc:1145:emulate_transparency$4906[4]
.subckt dff C=clk D=cpuregs_wrdata[5] Q=$abc$16053$auto$mem.cc:1145:emulate_transparency$4906[5]
.subckt dff C=clk D=cpuregs_wrdata[6] Q=$abc$16053$auto$mem.cc:1145:emulate_transparency$4906[6]
.subckt dff C=clk D=cpuregs_wrdata[7] Q=$abc$16053$auto$mem.cc:1145:emulate_transparency$4906[7]
.subckt dff C=clk D=cpuregs_wrdata[8] Q=$abc$16053$auto$mem.cc:1145:emulate_transparency$4906[8]
.subckt dff C=clk D=cpuregs_wrdata[9] Q=$abc$16053$auto$mem.cc:1145:emulate_transparency$4906[9]
.subckt dff C=clk D=cpuregs_wrdata[10] Q=$abc$16053$auto$mem.cc:1145:emulate_transparency$4906[10]
.subckt dff C=clk D=cpuregs_wrdata[11] Q=$abc$16053$auto$mem.cc:1145:emulate_transparency$4906[11]
.subckt dff C=clk D=cpuregs_wrdata[12] Q=$abc$16053$auto$mem.cc:1145:emulate_transparency$4906[12]
.subckt dff C=clk D=cpuregs_wrdata[13] Q=$abc$16053$auto$mem.cc:1145:emulate_transparency$4906[13]
.subckt dff C=clk D=cpuregs_wrdata[14] Q=$abc$16053$auto$mem.cc:1145:emulate_transparency$4906[14]
.subckt dff C=clk D=cpuregs_wrdata[15] Q=$abc$16053$auto$mem.cc:1145:emulate_transparency$4906[15]
.subckt dff C=clk D=cpuregs_wrdata[16] Q=$abc$16053$auto$mem.cc:1145:emulate_transparency$4906[16]
.subckt dff C=clk D=cpuregs_wrdata[17] Q=$abc$16053$auto$mem.cc:1145:emulate_transparency$4906[17]
.subckt dff C=clk D=cpuregs_wrdata[18] Q=$abc$16053$auto$mem.cc:1145:emulate_transparency$4906[18]
.subckt dff C=clk D=cpuregs_wrdata[19] Q=$abc$16053$auto$mem.cc:1145:emulate_transparency$4906[19]
.subckt dff C=clk D=cpuregs_wrdata[20] Q=$abc$16053$auto$mem.cc:1145:emulate_transparency$4906[20]
.subckt dff C=clk D=cpuregs_wrdata[21] Q=$abc$16053$auto$mem.cc:1145:emulate_transparency$4906[21]
.subckt dff C=clk D=cpuregs_wrdata[22] Q=$abc$16053$auto$mem.cc:1145:emulate_transparency$4906[22]
.subckt dff C=clk D=cpuregs_wrdata[23] Q=$abc$16053$auto$mem.cc:1145:emulate_transparency$4906[23]
.subckt dff C=clk D=cpuregs_wrdata[24] Q=$abc$16053$auto$mem.cc:1145:emulate_transparency$4906[24]
.subckt dff C=clk D=cpuregs_wrdata[25] Q=$abc$16053$auto$mem.cc:1145:emulate_transparency$4906[25]
.subckt dff C=clk D=cpuregs_wrdata[26] Q=$abc$16053$auto$mem.cc:1145:emulate_transparency$4906[26]
.subckt dff C=clk D=cpuregs_wrdata[27] Q=$abc$16053$auto$mem.cc:1145:emulate_transparency$4906[27]
.subckt dff C=clk D=cpuregs_wrdata[28] Q=$abc$16053$auto$mem.cc:1145:emulate_transparency$4906[28]
.subckt dff C=clk D=cpuregs_wrdata[29] Q=$abc$16053$auto$mem.cc:1145:emulate_transparency$4906[29]
.subckt dff C=clk D=cpuregs_wrdata[30] Q=$abc$16053$auto$mem.cc:1145:emulate_transparency$4906[30]
.subckt dff C=clk D=cpuregs_wrdata[31] Q=$abc$16053$auto$mem.cc:1145:emulate_transparency$4906[31]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2515:And$4922 Q=$abc$16053$auto$mem.cc:1172:emulate_transparency$4923
.subckt sdffrn C=clk D=$abc$16053$logic_and$./benchmark/picorv32.v:1871$636_Y Q=decoder_pseudo_trigger RN=$abc$16053$auto$opt_dff.cc:253:combine_resets$4218
.subckt sdffr C=clk D=$abc$16053$reduce_or$./benchmark/picorv32.v:863$175_Y Q=is_compare R=$abc$16053$auto$opt_dff.cc:253:combine_resets$4160
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15039 Q=mem_addr[2]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15037 Q=mem_addr[3]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15035 Q=mem_addr[4]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15033 Q=mem_addr[5]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15031 Q=mem_addr[6]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15029 Q=mem_addr[7]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15027 Q=mem_addr[8]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15025 Q=mem_addr[9]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15023 Q=mem_addr[10]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15021 Q=mem_addr[11]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15019 Q=mem_addr[12]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15017 Q=mem_addr[13]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15015 Q=mem_addr[14]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15013 Q=mem_addr[15]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15011 Q=mem_addr[16]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15009 Q=mem_addr[17]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15007 Q=mem_addr[18]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15005 Q=mem_addr[19]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15003 Q=mem_addr[20]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15001 Q=mem_addr[21]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14999 Q=mem_addr[22]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14997 Q=mem_addr[23]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14995 Q=mem_addr[24]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14993 Q=mem_addr[25]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14991 Q=mem_addr[26]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14989 Q=mem_addr[27]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14987 Q=mem_addr[28]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14985 Q=mem_addr[29]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14983 Q=mem_addr[30]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15203 Q=mem_addr[31]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2515:And$4912 Q=$abc$16053$auto$mem.cc:1172:emulate_transparency$4913
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14981 Q=pcpi_rs1[0]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14979 Q=pcpi_rs1[1]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14977 Q=pcpi_rs1[2]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14975 Q=pcpi_rs1[3]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14973 Q=pcpi_rs1[4]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14971 Q=pcpi_rs1[5]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14969 Q=pcpi_rs1[6]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14967 Q=pcpi_rs1[7]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14965 Q=pcpi_rs1[8]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14963 Q=pcpi_rs1[9]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14961 Q=pcpi_rs1[10]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14959 Q=pcpi_rs1[11]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14957 Q=pcpi_rs1[12]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14955 Q=pcpi_rs1[13]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14953 Q=pcpi_rs1[14]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14951 Q=pcpi_rs1[15]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14949 Q=pcpi_rs1[16]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14947 Q=pcpi_rs1[17]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14945 Q=pcpi_rs1[18]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14943 Q=pcpi_rs1[19]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14941 Q=pcpi_rs1[20]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14939 Q=pcpi_rs1[21]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14937 Q=pcpi_rs1[22]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14935 Q=pcpi_rs1[23]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14933 Q=pcpi_rs1[24]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14931 Q=pcpi_rs1[25]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14929 Q=pcpi_rs1[26]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14927 Q=pcpi_rs1[27]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14925 Q=pcpi_rs1[28]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14923 Q=pcpi_rs1[29]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15111 Q=pcpi_rs1[30]
.subckt dff C=clk D=mem_rdata_latched[0] Q=mem_rdata_q[0]
.subckt dff C=clk D=mem_rdata_latched[1] Q=mem_rdata_q[1]
.subckt dff C=clk D=mem_rdata_latched[2] Q=mem_rdata_q[2]
.subckt dff C=clk D=mem_rdata_latched[3] Q=mem_rdata_q[3]
.subckt dff C=clk D=mem_rdata_latched[4] Q=mem_rdata_q[4]
.subckt dff C=clk D=mem_rdata_latched[5] Q=mem_rdata_q[5]
.subckt dff C=clk D=mem_rdata_latched[6] Q=mem_rdata_q[6]
.subckt dff C=clk D=mem_rdata_latched[7] Q=mem_rdata_q[7]
.subckt dff C=clk D=mem_rdata_latched[8] Q=mem_rdata_q[8]
.subckt dff C=clk D=mem_rdata_latched[9] Q=mem_rdata_q[9]
.subckt dff C=clk D=mem_rdata_latched[10] Q=mem_rdata_q[10]
.subckt dff C=clk D=mem_rdata_latched[11] Q=mem_rdata_q[11]
.subckt dff C=clk D=mem_rdata_latched[12] Q=mem_rdata_q[12]
.subckt dff C=clk D=mem_rdata_latched[13] Q=mem_rdata_q[13]
.subckt dff C=clk D=mem_rdata_latched[14] Q=mem_rdata_q[14]
.subckt dff C=clk D=mem_rdata_latched[15] Q=mem_rdata_q[15]
.subckt dff C=clk D=mem_rdata_latched[16] Q=mem_rdata_q[16]
.subckt dff C=clk D=mem_rdata_latched[17] Q=mem_rdata_q[17]
.subckt dff C=clk D=mem_rdata_latched[18] Q=mem_rdata_q[18]
.subckt dff C=clk D=mem_rdata_latched[19] Q=mem_rdata_q[19]
.subckt dff C=clk D=mem_rdata_latched[20] Q=mem_rdata_q[20]
.subckt dff C=clk D=mem_rdata_latched[21] Q=mem_rdata_q[21]
.subckt dff C=clk D=mem_rdata_latched[22] Q=mem_rdata_q[22]
.subckt dff C=clk D=mem_rdata_latched[23] Q=mem_rdata_q[23]
.subckt dff C=clk D=mem_rdata_latched[24] Q=mem_rdata_q[24]
.subckt dff C=clk D=mem_rdata_latched[25] Q=mem_rdata_q[25]
.subckt dff C=clk D=mem_rdata_latched[26] Q=mem_rdata_q[26]
.subckt dff C=clk D=mem_rdata_latched[27] Q=mem_rdata_q[27]
.subckt dff C=clk D=mem_rdata_latched[28] Q=mem_rdata_q[28]
.subckt dff C=clk D=mem_rdata_latched[29] Q=mem_rdata_q[29]
.subckt dff C=clk D=mem_rdata_latched[30] Q=mem_rdata_q[30]
.subckt dff C=clk D=mem_rdata_latched[31] Q=mem_rdata_q[31]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15189 Q=mem_valid
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14859 Q=count_instr[0] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14857 Q=count_instr[1] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14855 Q=count_instr[2] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14853 Q=count_instr[3] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14851 Q=count_instr[4] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14849 Q=count_instr[5] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14847 Q=count_instr[6] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14845 Q=count_instr[7] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14843 Q=count_instr[8] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14841 Q=count_instr[9] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14839 Q=count_instr[10] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14837 Q=count_instr[11] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14835 Q=count_instr[12] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14833 Q=count_instr[13] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14831 Q=count_instr[14] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14829 Q=count_instr[15] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14827 Q=count_instr[16] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14825 Q=count_instr[17] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14823 Q=count_instr[18] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14821 Q=count_instr[19] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14819 Q=count_instr[20] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14817 Q=count_instr[21] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14815 Q=count_instr[22] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14813 Q=count_instr[23] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14811 Q=count_instr[24] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14809 Q=count_instr[25] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14807 Q=count_instr[26] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14805 Q=count_instr[27] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14803 Q=count_instr[28] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14801 Q=count_instr[29] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14799 Q=count_instr[30] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14797 Q=count_instr[31] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14795 Q=count_instr[32] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14793 Q=count_instr[33] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14791 Q=count_instr[34] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14789 Q=count_instr[35] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14787 Q=count_instr[36] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14785 Q=count_instr[37] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14783 Q=count_instr[38] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14781 Q=count_instr[39] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14779 Q=count_instr[40] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14777 Q=count_instr[41] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14775 Q=count_instr[42] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14773 Q=count_instr[43] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14771 Q=count_instr[44] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14769 Q=count_instr[45] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14767 Q=count_instr[46] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14765 Q=count_instr[47] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14763 Q=count_instr[48] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14761 Q=count_instr[49] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14759 Q=count_instr[50] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14757 Q=count_instr[51] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14755 Q=count_instr[52] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14753 Q=count_instr[53] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14751 Q=count_instr[54] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14749 Q=count_instr[55] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14747 Q=count_instr[56] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14745 Q=count_instr[57] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14743 Q=count_instr[58] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14741 Q=count_instr[59] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14739 Q=count_instr[60] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14737 Q=count_instr[61] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14735 Q=count_instr[62] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15113 Q=count_instr[63] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$procmux$1608_CMP Q=trap RN=resetn
.subckt sdffrn C=clk D=$auto$alumacc.cc:485:replace_alu$4638.X[0] Q=count_cycle[0] RN=resetn
.subckt sdffrn C=clk D=$auto$alumacc.cc:485:replace_alu$4638.Y[1] Q=count_cycle[1] RN=resetn
.subckt sdffrn C=clk D=$auto$alumacc.cc:485:replace_alu$4638.Y[2] Q=count_cycle[2] RN=resetn
.subckt sdffrn C=clk D=$auto$alumacc.cc:485:replace_alu$4638.Y[3] Q=count_cycle[3] RN=resetn
.subckt sdffrn C=clk D=$auto$alumacc.cc:485:replace_alu$4638.Y[4] Q=count_cycle[4] RN=resetn
.subckt sdffrn C=clk D=$auto$alumacc.cc:485:replace_alu$4638.Y[5] Q=count_cycle[5] RN=resetn
.subckt sdffrn C=clk D=$auto$alumacc.cc:485:replace_alu$4638.Y[6] Q=count_cycle[6] RN=resetn
.subckt sdffrn C=clk D=$auto$alumacc.cc:485:replace_alu$4638.Y[7] Q=count_cycle[7] RN=resetn
.subckt sdffrn C=clk D=$auto$alumacc.cc:485:replace_alu$4638.Y[8] Q=count_cycle[8] RN=resetn
.subckt sdffrn C=clk D=$auto$alumacc.cc:485:replace_alu$4638.Y[9] Q=count_cycle[9] RN=resetn
.subckt sdffrn C=clk D=$auto$alumacc.cc:485:replace_alu$4638.Y[10] Q=count_cycle[10] RN=resetn
.subckt sdffrn C=clk D=$auto$alumacc.cc:485:replace_alu$4638.Y[11] Q=count_cycle[11] RN=resetn
.subckt sdffrn C=clk D=$auto$alumacc.cc:485:replace_alu$4638.Y[12] Q=count_cycle[12] RN=resetn
.subckt sdffrn C=clk D=$auto$alumacc.cc:485:replace_alu$4638.Y[13] Q=count_cycle[13] RN=resetn
.subckt sdffrn C=clk D=$auto$alumacc.cc:485:replace_alu$4638.Y[14] Q=count_cycle[14] RN=resetn
.subckt sdffrn C=clk D=$auto$alumacc.cc:485:replace_alu$4638.Y[15] Q=count_cycle[15] RN=resetn
.subckt sdffrn C=clk D=$auto$alumacc.cc:485:replace_alu$4638.Y[16] Q=count_cycle[16] RN=resetn
.subckt sdffrn C=clk D=$auto$alumacc.cc:485:replace_alu$4638.Y[17] Q=count_cycle[17] RN=resetn
.subckt sdffrn C=clk D=$auto$alumacc.cc:485:replace_alu$4638.Y[18] Q=count_cycle[18] RN=resetn
.subckt sdffrn C=clk D=$auto$alumacc.cc:485:replace_alu$4638.Y[19] Q=count_cycle[19] RN=resetn
.subckt sdffrn C=clk D=$auto$alumacc.cc:485:replace_alu$4638.Y[20] Q=count_cycle[20] RN=resetn
.subckt sdffrn C=clk D=$auto$alumacc.cc:485:replace_alu$4638.Y[21] Q=count_cycle[21] RN=resetn
.subckt sdffrn C=clk D=$auto$alumacc.cc:485:replace_alu$4638.Y[22] Q=count_cycle[22] RN=resetn
.subckt sdffrn C=clk D=$auto$alumacc.cc:485:replace_alu$4638.Y[23] Q=count_cycle[23] RN=resetn
.subckt sdffrn C=clk D=$auto$alumacc.cc:485:replace_alu$4638.Y[24] Q=count_cycle[24] RN=resetn
.subckt sdffrn C=clk D=$auto$alumacc.cc:485:replace_alu$4638.Y[25] Q=count_cycle[25] RN=resetn
.subckt sdffrn C=clk D=$auto$alumacc.cc:485:replace_alu$4638.Y[26] Q=count_cycle[26] RN=resetn
.subckt sdffrn C=clk D=$auto$alumacc.cc:485:replace_alu$4638.Y[27] Q=count_cycle[27] RN=resetn
.subckt sdffrn C=clk D=$auto$alumacc.cc:485:replace_alu$4638.Y[28] Q=count_cycle[28] RN=resetn
.subckt sdffrn C=clk D=$auto$alumacc.cc:485:replace_alu$4638.Y[29] Q=count_cycle[29] RN=resetn
.subckt sdffrn C=clk D=$auto$alumacc.cc:485:replace_alu$4638.Y[30] Q=count_cycle[30] RN=resetn
.subckt sdffrn C=clk D=$auto$alumacc.cc:485:replace_alu$4638.Y[31] Q=count_cycle[31] RN=resetn
.subckt sdffrn C=clk D=$auto$alumacc.cc:485:replace_alu$4638.Y[32] Q=count_cycle[32] RN=resetn
.subckt sdffrn C=clk D=$auto$alumacc.cc:485:replace_alu$4638.Y[33] Q=count_cycle[33] RN=resetn
.subckt sdffrn C=clk D=$auto$alumacc.cc:485:replace_alu$4638.Y[34] Q=count_cycle[34] RN=resetn
.subckt sdffrn C=clk D=$auto$alumacc.cc:485:replace_alu$4638.Y[35] Q=count_cycle[35] RN=resetn
.subckt sdffrn C=clk D=$auto$alumacc.cc:485:replace_alu$4638.Y[36] Q=count_cycle[36] RN=resetn
.subckt sdffrn C=clk D=$auto$alumacc.cc:485:replace_alu$4638.Y[37] Q=count_cycle[37] RN=resetn
.subckt sdffrn C=clk D=$auto$alumacc.cc:485:replace_alu$4638.Y[38] Q=count_cycle[38] RN=resetn
.subckt sdffrn C=clk D=$auto$alumacc.cc:485:replace_alu$4638.Y[39] Q=count_cycle[39] RN=resetn
.subckt sdffrn C=clk D=$auto$alumacc.cc:485:replace_alu$4638.Y[40] Q=count_cycle[40] RN=resetn
.subckt sdffrn C=clk D=$auto$alumacc.cc:485:replace_alu$4638.Y[41] Q=count_cycle[41] RN=resetn
.subckt sdffrn C=clk D=$auto$alumacc.cc:485:replace_alu$4638.Y[42] Q=count_cycle[42] RN=resetn
.subckt sdffrn C=clk D=$auto$alumacc.cc:485:replace_alu$4638.Y[43] Q=count_cycle[43] RN=resetn
.subckt sdffrn C=clk D=$auto$alumacc.cc:485:replace_alu$4638.Y[44] Q=count_cycle[44] RN=resetn
.subckt sdffrn C=clk D=$auto$alumacc.cc:485:replace_alu$4638.Y[45] Q=count_cycle[45] RN=resetn
.subckt sdffrn C=clk D=$auto$alumacc.cc:485:replace_alu$4638.Y[46] Q=count_cycle[46] RN=resetn
.subckt sdffrn C=clk D=$auto$alumacc.cc:485:replace_alu$4638.Y[47] Q=count_cycle[47] RN=resetn
.subckt sdffrn C=clk D=$auto$alumacc.cc:485:replace_alu$4638.Y[48] Q=count_cycle[48] RN=resetn
.subckt sdffrn C=clk D=$auto$alumacc.cc:485:replace_alu$4638.Y[49] Q=count_cycle[49] RN=resetn
.subckt sdffrn C=clk D=$auto$alumacc.cc:485:replace_alu$4638.Y[50] Q=count_cycle[50] RN=resetn
.subckt sdffrn C=clk D=$auto$alumacc.cc:485:replace_alu$4638.Y[51] Q=count_cycle[51] RN=resetn
.subckt sdffrn C=clk D=$auto$alumacc.cc:485:replace_alu$4638.Y[52] Q=count_cycle[52] RN=resetn
.subckt sdffrn C=clk D=$auto$alumacc.cc:485:replace_alu$4638.Y[53] Q=count_cycle[53] RN=resetn
.subckt sdffrn C=clk D=$auto$alumacc.cc:485:replace_alu$4638.Y[54] Q=count_cycle[54] RN=resetn
.subckt sdffrn C=clk D=$auto$alumacc.cc:485:replace_alu$4638.Y[55] Q=count_cycle[55] RN=resetn
.subckt sdffrn C=clk D=$auto$alumacc.cc:485:replace_alu$4638.Y[56] Q=count_cycle[56] RN=resetn
.subckt sdffrn C=clk D=$auto$alumacc.cc:485:replace_alu$4638.Y[57] Q=count_cycle[57] RN=resetn
.subckt sdffrn C=clk D=$auto$alumacc.cc:485:replace_alu$4638.Y[58] Q=count_cycle[58] RN=resetn
.subckt sdffrn C=clk D=$auto$alumacc.cc:485:replace_alu$4638.Y[59] Q=count_cycle[59] RN=resetn
.subckt sdffrn C=clk D=$auto$alumacc.cc:485:replace_alu$4638.Y[60] Q=count_cycle[60] RN=resetn
.subckt sdffrn C=clk D=$auto$alumacc.cc:485:replace_alu$4638.Y[61] Q=count_cycle[61] RN=resetn
.subckt sdffrn C=clk D=$auto$alumacc.cc:485:replace_alu$4638.Y[62] Q=count_cycle[62] RN=resetn
.subckt sdffrn C=clk D=$auto$alumacc.cc:485:replace_alu$4638.Y[63] Q=count_cycle[63] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14733 Q=reg_pc[0] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14731 Q=reg_pc[1] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14729 Q=reg_pc[2] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14727 Q=reg_pc[3] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14725 Q=reg_pc[4] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14723 Q=reg_pc[5] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14721 Q=reg_pc[6] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14719 Q=reg_pc[7] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14717 Q=reg_pc[8] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14715 Q=reg_pc[9] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14713 Q=reg_pc[10] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14711 Q=reg_pc[11] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14709 Q=reg_pc[12] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14707 Q=reg_pc[13] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14705 Q=reg_pc[14] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14703 Q=reg_pc[15] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14701 Q=reg_pc[16] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14699 Q=reg_pc[17] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14697 Q=reg_pc[18] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14695 Q=reg_pc[19] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14693 Q=reg_pc[20] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14691 Q=reg_pc[21] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14689 Q=reg_pc[22] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14687 Q=reg_pc[23] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14685 Q=reg_pc[24] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14683 Q=reg_pc[25] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14681 Q=reg_pc[26] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14679 Q=reg_pc[27] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14677 Q=reg_pc[28] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14675 Q=reg_pc[29] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14673 Q=reg_pc[30] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15115 Q=reg_pc[31] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14671 Q=reg_next_pc[0] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14669 Q=reg_next_pc[1] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14667 Q=reg_next_pc[2] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14665 Q=reg_next_pc[3] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14663 Q=reg_next_pc[4] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14661 Q=reg_next_pc[5] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14659 Q=reg_next_pc[6] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14657 Q=reg_next_pc[7] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14655 Q=reg_next_pc[8] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14653 Q=reg_next_pc[9] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14651 Q=reg_next_pc[10] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14649 Q=reg_next_pc[11] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14647 Q=reg_next_pc[12] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14645 Q=reg_next_pc[13] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14643 Q=reg_next_pc[14] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14641 Q=reg_next_pc[15] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14639 Q=reg_next_pc[16] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14637 Q=reg_next_pc[17] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14635 Q=reg_next_pc[18] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14633 Q=reg_next_pc[19] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14631 Q=reg_next_pc[20] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14629 Q=reg_next_pc[21] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14627 Q=reg_next_pc[22] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14625 Q=reg_next_pc[23] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14623 Q=reg_next_pc[24] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14621 Q=reg_next_pc[25] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14619 Q=reg_next_pc[26] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14617 Q=reg_next_pc[27] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14615 Q=reg_next_pc[28] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14613 Q=reg_next_pc[29] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14611 Q=reg_next_pc[30] RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15117 Q=reg_next_pc[31] RN=resetn
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15109 Q=pcpi_rs1[31]
.subckt dff C=clk D=$0\reg_out[31:0][0] Q=reg_out[0]
.subckt dff C=clk D=$0\reg_out[31:0][1] Q=reg_out[1]
.subckt dff C=clk D=$0\reg_out[31:0][2] Q=reg_out[2]
.subckt dff C=clk D=$0\reg_out[31:0][3] Q=reg_out[3]
.subckt dff C=clk D=$0\reg_out[31:0][4] Q=reg_out[4]
.subckt dff C=clk D=$0\reg_out[31:0][5] Q=reg_out[5]
.subckt dff C=clk D=$0\reg_out[31:0][6] Q=reg_out[6]
.subckt dff C=clk D=$0\reg_out[31:0][7] Q=reg_out[7]
.subckt dff C=clk D=$0\reg_out[31:0][8] Q=reg_out[8]
.subckt dff C=clk D=$0\reg_out[31:0][9] Q=reg_out[9]
.subckt dff C=clk D=$0\reg_out[31:0][10] Q=reg_out[10]
.subckt dff C=clk D=$0\reg_out[31:0][11] Q=reg_out[11]
.subckt dff C=clk D=$0\reg_out[31:0][12] Q=reg_out[12]
.subckt dff C=clk D=$0\reg_out[31:0][13] Q=reg_out[13]
.subckt dff C=clk D=$0\reg_out[31:0][14] Q=reg_out[14]
.subckt dff C=clk D=$0\reg_out[31:0][15] Q=reg_out[15]
.subckt dff C=clk D=$0\reg_out[31:0][16] Q=reg_out[16]
.subckt dff C=clk D=$0\reg_out[31:0][17] Q=reg_out[17]
.subckt dff C=clk D=$0\reg_out[31:0][18] Q=reg_out[18]
.subckt dff C=clk D=$0\reg_out[31:0][19] Q=reg_out[19]
.subckt dff C=clk D=$0\reg_out[31:0][20] Q=reg_out[20]
.subckt dff C=clk D=$0\reg_out[31:0][21] Q=reg_out[21]
.subckt dff C=clk D=$0\reg_out[31:0][22] Q=reg_out[22]
.subckt dff C=clk D=$0\reg_out[31:0][23] Q=reg_out[23]
.subckt dff C=clk D=$0\reg_out[31:0][24] Q=reg_out[24]
.subckt dff C=clk D=$0\reg_out[31:0][25] Q=reg_out[25]
.subckt dff C=clk D=$0\reg_out[31:0][26] Q=reg_out[26]
.subckt dff C=clk D=$0\reg_out[31:0][27] Q=reg_out[27]
.subckt dff C=clk D=$0\reg_out[31:0][28] Q=reg_out[28]
.subckt dff C=clk D=$0\reg_out[31:0][29] Q=reg_out[29]
.subckt dff C=clk D=$0\reg_out[31:0][30] Q=reg_out[30]
.subckt dff C=clk D=$0\reg_out[31:0][31] Q=reg_out[31]
.subckt dff C=clk D=$0\reg_sh[4:0][0] Q=reg_sh[0]
.subckt dff C=clk D=$0\reg_sh[4:0][1] Q=reg_sh[1]
.subckt dff C=clk D=$0\reg_sh[4:0][2] Q=reg_sh[2]
.subckt dff C=clk D=$0\reg_sh[4:0][3] Q=reg_sh[3]
.subckt dff C=clk D=$0\reg_sh[4:0][4] Q=reg_sh[4]
.subckt sdffr C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15119 Q=mem_do_prefetch R=$abc$16053$auto$simplemap.cc:240:simplemap_eqne$5791[2]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14609 Q=mem_la_wdata[0]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14607 Q=mem_la_wdata[1]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14605 Q=mem_la_wdata[2]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14603 Q=mem_la_wdata[3]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14601 Q=mem_la_wdata[4]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14599 Q=mem_la_wdata[5]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14597 Q=mem_la_wdata[6]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14595 Q=mem_la_wdata[7]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14593 Q=pcpi_rs2[8]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14591 Q=pcpi_rs2[9]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14589 Q=pcpi_rs2[10]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14587 Q=pcpi_rs2[11]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14585 Q=pcpi_rs2[12]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14583 Q=pcpi_rs2[13]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14581 Q=pcpi_rs2[14]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14579 Q=pcpi_rs2[15]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14577 Q=pcpi_rs2[16]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14575 Q=pcpi_rs2[17]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14573 Q=pcpi_rs2[18]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14571 Q=pcpi_rs2[19]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14569 Q=pcpi_rs2[20]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14567 Q=pcpi_rs2[21]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14565 Q=pcpi_rs2[22]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14563 Q=pcpi_rs2[23]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14561 Q=pcpi_rs2[24]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14559 Q=pcpi_rs2[25]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14557 Q=pcpi_rs2[26]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14555 Q=pcpi_rs2[27]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14553 Q=pcpi_rs2[28]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14551 Q=pcpi_rs2[29]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14549 Q=pcpi_rs2[30]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15107 Q=pcpi_rs2[31]
.subckt sdffs C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15121 Q=mem_do_rinst S=$0\set_mem_do_rinst[0:0]
.subckt sdffs C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15123 Q=mem_do_rdata S=$0\set_mem_do_rdata[0:0]
.subckt sdffs C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15125 Q=mem_do_wdata S=$0\set_mem_do_wdata[0:0]
.subckt dff C=clk D=$0\decoder_trigger[0:0] Q=decoder_trigger
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15127 Q=latched_store RN=resetn
.subckt sdffr C=clk D=$abc$16053$procmux$2235_Y[0] Q=cpu_state[0] R=$abc$16053$logic_and$./benchmark/picorv32.v:1937$665_Y
.subckt sdffr C=clk D=$abc$16053$procmux$2235_Y[1] Q=cpu_state[1] R=$abc$16053$logic_and$./benchmark/picorv32.v:1937$665_Y
.subckt sdffr C=clk D=$abc$16053$procmux$2235_Y[2] Q=cpu_state[2] R=$abc$16053$logic_and$./benchmark/picorv32.v:1937$665_Y
.subckt sdffr C=clk D=$abc$16053$procmux$2235_Y[3] Q=cpu_state[3] R=$abc$16053$logic_and$./benchmark/picorv32.v:1937$665_Y
.subckt sdffr C=clk D=$abc$16053$procmux$2235_Y[4] Q=cpu_state[4] R=$abc$16053$logic_and$./benchmark/picorv32.v:1937$665_Y
.subckt sdffr C=clk D=$abc$16053$procmux$2235_Y[5] Q=cpu_state[5] R=$abc$16053$logic_and$./benchmark/picorv32.v:1937$665_Y
.subckt sdffr C=clk D=$abc$16053$procmux$2235_Y[6] Q=cpu_state[6] R=$abc$16053$logic_and$./benchmark/picorv32.v:1937$665_Y
.subckt sdffs C=clk D=$abc$16053$procmux$2235_Y[7] Q=cpu_state[7] S=$abc$16053$logic_and$./benchmark/picorv32.v:1937$665_Y
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15129 Q=latched_stalu RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15131 Q=latched_branch RN=resetn
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14547 Q=latched_rd[0]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14543 Q=latched_rd[1]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14539 Q=latched_rd[2]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14535 Q=latched_rd[3]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15201 Q=latched_rd[4]
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15133 Q=latched_is_lh RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15135 Q=latched_is_lb RN=resetn
.subckt dff C=clk D=alu_out[0] Q=alu_out_q[0]
.subckt dff C=clk D=alu_out[1] Q=alu_out_q[1]
.subckt dff C=clk D=alu_out[2] Q=alu_out_q[2]
.subckt dff C=clk D=alu_out[3] Q=alu_out_q[3]
.subckt dff C=clk D=alu_out[4] Q=alu_out_q[4]
.subckt dff C=clk D=alu_out[5] Q=alu_out_q[5]
.subckt dff C=clk D=alu_out[6] Q=alu_out_q[6]
.subckt dff C=clk D=alu_out[7] Q=alu_out_q[7]
.subckt dff C=clk D=alu_out[8] Q=alu_out_q[8]
.subckt dff C=clk D=alu_out[9] Q=alu_out_q[9]
.subckt dff C=clk D=alu_out[10] Q=alu_out_q[10]
.subckt dff C=clk D=alu_out[11] Q=alu_out_q[11]
.subckt dff C=clk D=alu_out[12] Q=alu_out_q[12]
.subckt dff C=clk D=alu_out[13] Q=alu_out_q[13]
.subckt dff C=clk D=alu_out[14] Q=alu_out_q[14]
.subckt dff C=clk D=alu_out[15] Q=alu_out_q[15]
.subckt dff C=clk D=alu_out[16] Q=alu_out_q[16]
.subckt dff C=clk D=alu_out[17] Q=alu_out_q[17]
.subckt dff C=clk D=alu_out[18] Q=alu_out_q[18]
.subckt dff C=clk D=alu_out[19] Q=alu_out_q[19]
.subckt dff C=clk D=alu_out[20] Q=alu_out_q[20]
.subckt dff C=clk D=alu_out[21] Q=alu_out_q[21]
.subckt dff C=clk D=alu_out[22] Q=alu_out_q[22]
.subckt dff C=clk D=alu_out[23] Q=alu_out_q[23]
.subckt dff C=clk D=alu_out[24] Q=alu_out_q[24]
.subckt dff C=clk D=alu_out[25] Q=alu_out_q[25]
.subckt dff C=clk D=alu_out[26] Q=alu_out_q[26]
.subckt dff C=clk D=alu_out[27] Q=alu_out_q[27]
.subckt dff C=clk D=alu_out[28] Q=alu_out_q[28]
.subckt dff C=clk D=alu_out[29] Q=alu_out_q[29]
.subckt dff C=clk D=alu_out[30] Q=alu_out_q[30]
.subckt dff C=clk D=alu_out[31] Q=alu_out_q[31]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15105 Q=instr_lui
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15103 Q=instr_auipc
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15101 Q=instr_jal
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15137 Q=instr_beq RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15139 Q=instr_bne RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15141 Q=instr_blt RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15143 Q=instr_bge RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15145 Q=instr_bltu RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15147 Q=instr_bgeu RN=resetn
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15099 Q=instr_jalr
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15097 Q=instr_lb
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15095 Q=instr_lh
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15093 Q=instr_lw
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15091 Q=instr_lbu
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15089 Q=instr_lhu
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15087 Q=instr_sb
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15085 Q=instr_sh
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15149 Q=instr_addi RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15151 Q=instr_slti RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15153 Q=instr_sltiu RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15155 Q=instr_xori RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15157 Q=instr_ori RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15159 Q=instr_andi RN=resetn
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15083 Q=instr_sw
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15081 Q=instr_slli
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15079 Q=instr_srli
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15161 Q=instr_add RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15163 Q=instr_sub RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15165 Q=instr_sll RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15167 Q=instr_slt RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15169 Q=instr_sltu RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15171 Q=instr_xor RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15173 Q=instr_srl RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15175 Q=instr_sra RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15177 Q=instr_or RN=resetn
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15179 Q=instr_and RN=resetn
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15077 Q=instr_srai
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15075 Q=instr_rdcycle
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15073 Q=instr_rdcycleh
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15071 Q=instr_rdinstr
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15181 Q=instr_fence RN=resetn
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15069 Q=instr_rdinstrh
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14531 Q=decoded_imm_j[1]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14529 Q=decoded_imm_j[2]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14527 Q=decoded_imm_j[3]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14525 Q=decoded_imm_j[4]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14523 Q=decoded_imm_j[5]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14521 Q=decoded_imm_j[6]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14519 Q=decoded_imm_j[7]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14517 Q=decoded_imm_j[8]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14515 Q=decoded_imm_j[9]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14513 Q=decoded_imm_j[10]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14511 Q=decoded_imm_j[11]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14509 Q=decoded_imm_j[12]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14507 Q=decoded_imm_j[13]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14505 Q=decoded_imm_j[14]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14503 Q=decoded_imm_j[15]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14501 Q=decoded_imm_j[16]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14499 Q=decoded_imm_j[17]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14497 Q=decoded_imm_j[18]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14495 Q=decoded_imm_j[19]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14493 Q=decoded_imm_j[20]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14491 Q=decoded_imm_j[21]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14489 Q=decoded_imm_j[22]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14487 Q=decoded_imm_j[23]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14485 Q=decoded_imm_j[24]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14483 Q=decoded_imm_j[25]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14481 Q=decoded_imm_j[26]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14479 Q=decoded_imm_j[27]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14477 Q=decoded_imm_j[28]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14475 Q=decoded_imm_j[29]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14473 Q=decoded_imm_j[30]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15185 Q=decoded_imm_j[31]
.subckt dff C=clk D=$0\decoded_rs1[4:0][0] Q=decoded_rs1[0]
.subckt dff C=clk D=$0\decoded_rs1[4:0][1] Q=decoded_rs1[1]
.subckt dff C=clk D=$0\decoded_rs1[4:0][2] Q=decoded_rs1[2]
.subckt dff C=clk D=$0\decoded_rs1[4:0][3] Q=decoded_rs1[3]
.subckt dff C=clk D=$0\decoded_rs1[4:0][4] Q=decoded_rs1[4]
.subckt dff C=clk D=$0\decoded_rs2[4:0][0] Q=decoded_rs2[0]
.subckt dff C=clk D=$0\decoded_rs2[4:0][1] Q=decoded_rs2[1]
.subckt dff C=clk D=$0\decoded_rs2[4:0][2] Q=decoded_rs2[2]
.subckt dff C=clk D=$0\decoded_rs2[4:0][3] Q=decoded_rs2[3]
.subckt dff C=clk D=$0\decoded_rs2[4:0][4] Q=decoded_rs2[4]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14471 Q=decoded_rd[0]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14469 Q=decoded_rd[1]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14467 Q=decoded_rd[2]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14465 Q=decoded_rd[3]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15067 Q=decoded_rd[4]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14463 Q=decoded_imm[0]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14461 Q=decoded_imm[1]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14459 Q=decoded_imm[2]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14457 Q=decoded_imm[3]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14455 Q=decoded_imm[4]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14453 Q=decoded_imm[5]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14451 Q=decoded_imm[6]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14449 Q=decoded_imm[7]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14447 Q=decoded_imm[8]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14445 Q=decoded_imm[9]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14443 Q=decoded_imm[10]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14441 Q=decoded_imm[11]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14439 Q=decoded_imm[12]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14437 Q=decoded_imm[13]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14435 Q=decoded_imm[14]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14433 Q=decoded_imm[15]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14431 Q=decoded_imm[16]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14429 Q=decoded_imm[17]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14427 Q=decoded_imm[18]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14425 Q=decoded_imm[19]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14423 Q=decoded_imm[20]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14421 Q=decoded_imm[21]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14419 Q=decoded_imm[22]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14417 Q=decoded_imm[23]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14415 Q=decoded_imm[24]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14413 Q=decoded_imm[25]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14411 Q=decoded_imm[26]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14409 Q=decoded_imm[27]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14407 Q=decoded_imm[28]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14405 Q=decoded_imm[29]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14403 Q=decoded_imm[30]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15065 Q=decoded_imm[31]
.subckt dff C=clk D=$0\is_lui_auipc_jal[0:0] Q=is_lui_auipc_jal
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15063 Q=is_lb_lh_lw_lbu_lhu
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15061 Q=is_slli_srli_srai
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15059 Q=is_jalr_addi_slti_sltiu_xori_ori_andi
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15057 Q=is_sb_sh_sw
.subckt sdffrn C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15183 Q=is_beq_bne_blt_bge_bltu_bgeu RN=resetn
.subckt dff C=clk D=$0\is_slti_blt_slt[0:0] Q=is_slti_blt_slt
.subckt dff C=clk D=$0\is_sltiu_bltu_sltu[0:0] Q=is_sltiu_bltu_sltu
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15055 Q=is_sll_srl_sra
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15053 Q=is_alu_reg_imm
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15051 Q=is_alu_reg_reg
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15049 Q=mem_instr
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14401 Q=mem_state[0]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15193 Q=mem_state[1]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14397 Q=mem_wdata[0]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14395 Q=mem_wdata[1]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14393 Q=mem_wdata[2]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14391 Q=mem_wdata[3]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14389 Q=mem_wdata[4]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14387 Q=mem_wdata[5]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14385 Q=mem_wdata[6]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14383 Q=mem_wdata[7]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14381 Q=mem_wdata[8]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14379 Q=mem_wdata[9]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14377 Q=mem_wdata[10]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14375 Q=mem_wdata[11]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14373 Q=mem_wdata[12]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14371 Q=mem_wdata[13]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14369 Q=mem_wdata[14]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14367 Q=mem_wdata[15]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14365 Q=mem_wdata[16]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14363 Q=mem_wdata[17]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14361 Q=mem_wdata[18]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14359 Q=mem_wdata[19]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14357 Q=mem_wdata[20]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14355 Q=mem_wdata[21]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14353 Q=mem_wdata[22]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14351 Q=mem_wdata[23]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14349 Q=mem_wdata[24]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14347 Q=mem_wdata[25]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14345 Q=mem_wdata[26]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14343 Q=mem_wdata[27]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14341 Q=mem_wdata[28]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14339 Q=mem_wdata[29]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14337 Q=mem_wdata[30]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15045 Q=mem_wdata[31]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14335 Q=mem_wstrb[0]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14333 Q=mem_wstrb[1]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$14331 Q=mem_wstrb[2]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15043 Q=mem_wstrb[3]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15207 Q=mem_wordsize[0]
.subckt dff C=clk D=$abc$16053$auto$rtlil.cc:2693:MuxGate$15197 Q=mem_wordsize[1]
.subckt dpram256x36 bwen_ni[35]=$true bwen_ni[34]=$false bwen_ni[33]=$false bwen_ni[32]=$false bwen_ni[31]=$false bwen_ni[30]=$false bwen_ni[29]=$false bwen_ni[28]=$false bwen_ni[27]=$false bwen_ni[26]=$false bwen_ni[25]=$false bwen_ni[24]=$false bwen_ni[23]=$false bwen_ni[22]=$false bwen_ni[21]=$false bwen_ni[20]=$false bwen_ni[19]=$false bwen_ni[18]=$false bwen_ni[17]=$false bwen_ni[16]=$false bwen_ni[15]=$false bwen_ni[14]=$false bwen_ni[13]=$false bwen_ni[12]=$false bwen_ni[11]=$false bwen_ni[10]=$false bwen_ni[9]=$false bwen_ni[8]=$false bwen_ni[7]=$false bwen_ni[6]=$false bwen_ni[5]=$false bwen_ni[4]=$false bwen_ni[3]=$false bwen_ni[2]=$false bwen_ni[1]=$false bwen_ni[0]=$false data_i[35]=cpuregs_wrdata[0] data_i[34]=cpuregs_wrdata[1] data_i[33]=cpuregs_wrdata[2] data_i[32]=cpuregs_wrdata[3] data_i[31]=cpuregs_wrdata[4] data_i[30]=cpuregs_wrdata[5] data_i[29]=cpuregs_wrdata[6] data_i[28]=cpuregs_wrdata[7] data_i[27]=cpuregs_wrdata[8] data_i[26]=cpuregs_wrdata[9] data_i[25]=cpuregs_wrdata[10] data_i[24]=cpuregs_wrdata[11] data_i[23]=cpuregs_wrdata[12] data_i[22]=cpuregs_wrdata[13] data_i[21]=cpuregs_wrdata[14] data_i[20]=cpuregs_wrdata[15] data_i[19]=cpuregs_wrdata[16] data_i[18]=cpuregs_wrdata[17] data_i[17]=cpuregs_wrdata[18] data_i[16]=cpuregs_wrdata[19] data_i[15]=cpuregs_wrdata[20] data_i[14]=cpuregs_wrdata[21] data_i[13]=cpuregs_wrdata[22] data_i[12]=cpuregs_wrdata[23] data_i[11]=cpuregs_wrdata[24] data_i[10]=cpuregs_wrdata[25] data_i[9]=cpuregs_wrdata[26] data_i[8]=cpuregs_wrdata[27] data_i[7]=cpuregs_wrdata[28] data_i[6]=cpuregs_wrdata[29] data_i[5]=cpuregs_wrdata[30] data_i[4]=cpuregs_wrdata[31] data_i[3]=$undef data_i[2]=$undef data_i[1]=$undef data_i[0]=$undef q_o[35]=$abc$16053$auto$mem.cc:1162:emulate_transparency$4910[0] q_o[34]=$abc$16053$auto$mem.cc:1162:emulate_transparency$4910[1] q_o[33]=$abc$16053$auto$mem.cc:1162:emulate_transparency$4910[2] q_o[32]=$abc$16053$auto$mem.cc:1162:emulate_transparency$4910[3] q_o[31]=$abc$16053$auto$mem.cc:1162:emulate_transparency$4910[4] q_o[30]=$abc$16053$auto$mem.cc:1162:emulate_transparency$4910[5] q_o[29]=$abc$16053$auto$mem.cc:1162:emulate_transparency$4910[6] q_o[28]=$abc$16053$auto$mem.cc:1162:emulate_transparency$4910[7] q_o[27]=$abc$16053$auto$mem.cc:1162:emulate_transparency$4910[8] q_o[26]=$abc$16053$auto$mem.cc:1162:emulate_transparency$4910[9] q_o[25]=$abc$16053$auto$mem.cc:1162:emulate_transparency$4910[10] q_o[24]=$abc$16053$auto$mem.cc:1162:emulate_transparency$4910[11] q_o[23]=$abc$16053$auto$mem.cc:1162:emulate_transparency$4910[12] q_o[22]=$abc$16053$auto$mem.cc:1162:emulate_transparency$4910[13] q_o[21]=$abc$16053$auto$mem.cc:1162:emulate_transparency$4910[14] q_o[20]=$abc$16053$auto$mem.cc:1162:emulate_transparency$4910[15] q_o[19]=$abc$16053$auto$mem.cc:1162:emulate_transparency$4910[16] q_o[18]=$abc$16053$auto$mem.cc:1162:emulate_transparency$4910[17] q_o[17]=$abc$16053$auto$mem.cc:1162:emulate_transparency$4910[18] q_o[16]=$abc$16053$auto$mem.cc:1162:emulate_transparency$4910[19] q_o[15]=$abc$16053$auto$mem.cc:1162:emulate_transparency$4910[20] q_o[14]=$abc$16053$auto$mem.cc:1162:emulate_transparency$4910[21] q_o[13]=$abc$16053$auto$mem.cc:1162:emulate_transparency$4910[22] q_o[12]=$abc$16053$auto$mem.cc:1162:emulate_transparency$4910[23] q_o[11]=$abc$16053$auto$mem.cc:1162:emulate_transparency$4910[24] q_o[10]=$abc$16053$auto$mem.cc:1162:emulate_transparency$4910[25] q_o[9]=$abc$16053$auto$mem.cc:1162:emulate_transparency$4910[26] q_o[8]=$abc$16053$auto$mem.cc:1162:emulate_transparency$4910[27] q_o[7]=$abc$16053$auto$mem.cc:1162:emulate_transparency$4910[28] q_o[6]=$abc$16053$auto$mem.cc:1162:emulate_transparency$4910[29] q_o[5]=$abc$16053$auto$mem.cc:1162:emulate_transparency$4910[30] q_o[4]=$abc$16053$auto$mem.cc:1162:emulate_transparency$4910[31] q_o[3]=$auto$memory_bram.cc:844:replace_memory$4926[32] q_o[2]=$auto$memory_bram.cc:844:replace_memory$4926[33] q_o[1]=$auto$memory_bram.cc:844:replace_memory$4926[34] q_o[0]=$auto$memory_bram.cc:844:replace_memory$4926[35] raddr_i[7]=$0\decoded_rs2[4:0][0] raddr_i[6]=$0\decoded_rs2[4:0][1] raddr_i[5]=$0\decoded_rs2[4:0][2] raddr_i[4]=$0\decoded_rs2[4:0][3] raddr_i[3]=$0\decoded_rs2[4:0][4] raddr_i[2]=$false raddr_i[1]=$false raddr_i[0]=$false rclk_i=clk ren_ni=$true waddr_i[7]=latched_rd[0] waddr_i[6]=latched_rd[1] waddr_i[5]=latched_rd[2] waddr_i[4]=latched_rd[3] waddr_i[3]=latched_rd[4] waddr_i[2]=$false waddr_i[1]=$false waddr_i[0]=$false wclk_i=clk wen_ni=$0$memwr$\cpuregs$./benchmark/picorv32.v:1343$17_EN[31:0]$487[31]
.subckt dpram256x36 bwen_ni[35]=$true bwen_ni[34]=$false bwen_ni[33]=$false bwen_ni[32]=$false bwen_ni[31]=$false bwen_ni[30]=$false bwen_ni[29]=$false bwen_ni[28]=$false bwen_ni[27]=$false bwen_ni[26]=$false bwen_ni[25]=$false bwen_ni[24]=$false bwen_ni[23]=$false bwen_ni[22]=$false bwen_ni[21]=$false bwen_ni[20]=$false bwen_ni[19]=$false bwen_ni[18]=$false bwen_ni[17]=$false bwen_ni[16]=$false bwen_ni[15]=$false bwen_ni[14]=$false bwen_ni[13]=$false bwen_ni[12]=$false bwen_ni[11]=$false bwen_ni[10]=$false bwen_ni[9]=$false bwen_ni[8]=$false bwen_ni[7]=$false bwen_ni[6]=$false bwen_ni[5]=$false bwen_ni[4]=$false bwen_ni[3]=$false bwen_ni[2]=$false bwen_ni[1]=$false bwen_ni[0]=$false data_i[35]=cpuregs_wrdata[0] data_i[34]=cpuregs_wrdata[1] data_i[33]=cpuregs_wrdata[2] data_i[32]=cpuregs_wrdata[3] data_i[31]=cpuregs_wrdata[4] data_i[30]=cpuregs_wrdata[5] data_i[29]=cpuregs_wrdata[6] data_i[28]=cpuregs_wrdata[7] data_i[27]=cpuregs_wrdata[8] data_i[26]=cpuregs_wrdata[9] data_i[25]=cpuregs_wrdata[10] data_i[24]=cpuregs_wrdata[11] data_i[23]=cpuregs_wrdata[12] data_i[22]=cpuregs_wrdata[13] data_i[21]=cpuregs_wrdata[14] data_i[20]=cpuregs_wrdata[15] data_i[19]=cpuregs_wrdata[16] data_i[18]=cpuregs_wrdata[17] data_i[17]=cpuregs_wrdata[18] data_i[16]=cpuregs_wrdata[19] data_i[15]=cpuregs_wrdata[20] data_i[14]=cpuregs_wrdata[21] data_i[13]=cpuregs_wrdata[22] data_i[12]=cpuregs_wrdata[23] data_i[11]=cpuregs_wrdata[24] data_i[10]=cpuregs_wrdata[25] data_i[9]=cpuregs_wrdata[26] data_i[8]=cpuregs_wrdata[27] data_i[7]=cpuregs_wrdata[28] data_i[6]=cpuregs_wrdata[29] data_i[5]=cpuregs_wrdata[30] data_i[4]=cpuregs_wrdata[31] data_i[3]=$undef data_i[2]=$undef data_i[1]=$undef data_i[0]=$undef q_o[35]=$abc$16053$auto$mem.cc:1162:emulate_transparency$4920[0] q_o[34]=$abc$16053$auto$mem.cc:1162:emulate_transparency$4920[1] q_o[33]=$abc$16053$auto$mem.cc:1162:emulate_transparency$4920[2] q_o[32]=$abc$16053$auto$mem.cc:1162:emulate_transparency$4920[3] q_o[31]=$abc$16053$auto$mem.cc:1162:emulate_transparency$4920[4] q_o[30]=$abc$16053$auto$mem.cc:1162:emulate_transparency$4920[5] q_o[29]=$abc$16053$auto$mem.cc:1162:emulate_transparency$4920[6] q_o[28]=$abc$16053$auto$mem.cc:1162:emulate_transparency$4920[7] q_o[27]=$abc$16053$auto$mem.cc:1162:emulate_transparency$4920[8] q_o[26]=$abc$16053$auto$mem.cc:1162:emulate_transparency$4920[9] q_o[25]=$abc$16053$auto$mem.cc:1162:emulate_transparency$4920[10] q_o[24]=$abc$16053$auto$mem.cc:1162:emulate_transparency$4920[11] q_o[23]=$abc$16053$auto$mem.cc:1162:emulate_transparency$4920[12] q_o[22]=$abc$16053$auto$mem.cc:1162:emulate_transparency$4920[13] q_o[21]=$abc$16053$auto$mem.cc:1162:emulate_transparency$4920[14] q_o[20]=$abc$16053$auto$mem.cc:1162:emulate_transparency$4920[15] q_o[19]=$abc$16053$auto$mem.cc:1162:emulate_transparency$4920[16] q_o[18]=$abc$16053$auto$mem.cc:1162:emulate_transparency$4920[17] q_o[17]=$abc$16053$auto$mem.cc:1162:emulate_transparency$4920[18] q_o[16]=$abc$16053$auto$mem.cc:1162:emulate_transparency$4920[19] q_o[15]=$abc$16053$auto$mem.cc:1162:emulate_transparency$4920[20] q_o[14]=$abc$16053$auto$mem.cc:1162:emulate_transparency$4920[21] q_o[13]=$abc$16053$auto$mem.cc:1162:emulate_transparency$4920[22] q_o[12]=$abc$16053$auto$mem.cc:1162:emulate_transparency$4920[23] q_o[11]=$abc$16053$auto$mem.cc:1162:emulate_transparency$4920[24] q_o[10]=$abc$16053$auto$mem.cc:1162:emulate_transparency$4920[25] q_o[9]=$abc$16053$auto$mem.cc:1162:emulate_transparency$4920[26] q_o[8]=$abc$16053$auto$mem.cc:1162:emulate_transparency$4920[27] q_o[7]=$abc$16053$auto$mem.cc:1162:emulate_transparency$4920[28] q_o[6]=$abc$16053$auto$mem.cc:1162:emulate_transparency$4920[29] q_o[5]=$abc$16053$auto$mem.cc:1162:emulate_transparency$4920[30] q_o[4]=$abc$16053$auto$mem.cc:1162:emulate_transparency$4920[31] q_o[3]=$auto$memory_bram.cc:844:replace_memory$4927[32] q_o[2]=$auto$memory_bram.cc:844:replace_memory$4927[33] q_o[1]=$auto$memory_bram.cc:844:replace_memory$4927[34] q_o[0]=$auto$memory_bram.cc:844:replace_memory$4927[35] raddr_i[7]=$0\decoded_rs1[4:0][0] raddr_i[6]=$0\decoded_rs1[4:0][1] raddr_i[5]=$0\decoded_rs1[4:0][2] raddr_i[4]=$0\decoded_rs1[4:0][3] raddr_i[3]=$0\decoded_rs1[4:0][4] raddr_i[2]=$false raddr_i[1]=$false raddr_i[0]=$false rclk_i=clk ren_ni=$true waddr_i[7]=latched_rd[0] waddr_i[6]=latched_rd[1] waddr_i[5]=latched_rd[2] waddr_i[4]=latched_rd[3] waddr_i[3]=latched_rd[4] waddr_i[2]=$false waddr_i[1]=$false waddr_i[0]=$false wclk_i=clk wen_ni=$0$memwr$\cpuregs$./benchmark/picorv32.v:1343$17_EN[31:0]$487[31]
.names $0$memwr$\cpuregs$./benchmark/picorv32.v:1343$17_EN[31:0]$487[31] $0$memwr$\cpuregs$./benchmark/picorv32.v:1343$17_EN[31:0]$487[0]
1 1
.names $0$memwr$\cpuregs$./benchmark/picorv32.v:1343$17_EN[31:0]$487[31] $0$memwr$\cpuregs$./benchmark/picorv32.v:1343$17_EN[31:0]$487[1]
1 1
.names $0$memwr$\cpuregs$./benchmark/picorv32.v:1343$17_EN[31:0]$487[31] $0$memwr$\cpuregs$./benchmark/picorv32.v:1343$17_EN[31:0]$487[2]
1 1
.names $0$memwr$\cpuregs$./benchmark/picorv32.v:1343$17_EN[31:0]$487[31] $0$memwr$\cpuregs$./benchmark/picorv32.v:1343$17_EN[31:0]$487[3]
1 1
.names $0$memwr$\cpuregs$./benchmark/picorv32.v:1343$17_EN[31:0]$487[31] $0$memwr$\cpuregs$./benchmark/picorv32.v:1343$17_EN[31:0]$487[4]
1 1
.names $0$memwr$\cpuregs$./benchmark/picorv32.v:1343$17_EN[31:0]$487[31] $0$memwr$\cpuregs$./benchmark/picorv32.v:1343$17_EN[31:0]$487[5]
1 1
.names $0$memwr$\cpuregs$./benchmark/picorv32.v:1343$17_EN[31:0]$487[31] $0$memwr$\cpuregs$./benchmark/picorv32.v:1343$17_EN[31:0]$487[6]
1 1
.names $0$memwr$\cpuregs$./benchmark/picorv32.v:1343$17_EN[31:0]$487[31] $0$memwr$\cpuregs$./benchmark/picorv32.v:1343$17_EN[31:0]$487[7]
1 1
.names $0$memwr$\cpuregs$./benchmark/picorv32.v:1343$17_EN[31:0]$487[31] $0$memwr$\cpuregs$./benchmark/picorv32.v:1343$17_EN[31:0]$487[8]
1 1
.names $0$memwr$\cpuregs$./benchmark/picorv32.v:1343$17_EN[31:0]$487[31] $0$memwr$\cpuregs$./benchmark/picorv32.v:1343$17_EN[31:0]$487[9]
1 1
.names $0$memwr$\cpuregs$./benchmark/picorv32.v:1343$17_EN[31:0]$487[31] $0$memwr$\cpuregs$./benchmark/picorv32.v:1343$17_EN[31:0]$487[10]
1 1
.names $0$memwr$\cpuregs$./benchmark/picorv32.v:1343$17_EN[31:0]$487[31] $0$memwr$\cpuregs$./benchmark/picorv32.v:1343$17_EN[31:0]$487[11]
1 1
.names $0$memwr$\cpuregs$./benchmark/picorv32.v:1343$17_EN[31:0]$487[31] $0$memwr$\cpuregs$./benchmark/picorv32.v:1343$17_EN[31:0]$487[12]
1 1
.names $0$memwr$\cpuregs$./benchmark/picorv32.v:1343$17_EN[31:0]$487[31] $0$memwr$\cpuregs$./benchmark/picorv32.v:1343$17_EN[31:0]$487[13]
1 1
.names $0$memwr$\cpuregs$./benchmark/picorv32.v:1343$17_EN[31:0]$487[31] $0$memwr$\cpuregs$./benchmark/picorv32.v:1343$17_EN[31:0]$487[14]
1 1
.names $0$memwr$\cpuregs$./benchmark/picorv32.v:1343$17_EN[31:0]$487[31] $0$memwr$\cpuregs$./benchmark/picorv32.v:1343$17_EN[31:0]$487[15]
1 1
.names $0$memwr$\cpuregs$./benchmark/picorv32.v:1343$17_EN[31:0]$487[31] $0$memwr$\cpuregs$./benchmark/picorv32.v:1343$17_EN[31:0]$487[16]
1 1
.names $0$memwr$\cpuregs$./benchmark/picorv32.v:1343$17_EN[31:0]$487[31] $0$memwr$\cpuregs$./benchmark/picorv32.v:1343$17_EN[31:0]$487[17]
1 1
.names $0$memwr$\cpuregs$./benchmark/picorv32.v:1343$17_EN[31:0]$487[31] $0$memwr$\cpuregs$./benchmark/picorv32.v:1343$17_EN[31:0]$487[18]
1 1
.names $0$memwr$\cpuregs$./benchmark/picorv32.v:1343$17_EN[31:0]$487[31] $0$memwr$\cpuregs$./benchmark/picorv32.v:1343$17_EN[31:0]$487[19]
1 1
.names $0$memwr$\cpuregs$./benchmark/picorv32.v:1343$17_EN[31:0]$487[31] $0$memwr$\cpuregs$./benchmark/picorv32.v:1343$17_EN[31:0]$487[20]
1 1
.names $0$memwr$\cpuregs$./benchmark/picorv32.v:1343$17_EN[31:0]$487[31] $0$memwr$\cpuregs$./benchmark/picorv32.v:1343$17_EN[31:0]$487[21]
1 1
.names $0$memwr$\cpuregs$./benchmark/picorv32.v:1343$17_EN[31:0]$487[31] $0$memwr$\cpuregs$./benchmark/picorv32.v:1343$17_EN[31:0]$487[22]
1 1
.names $0$memwr$\cpuregs$./benchmark/picorv32.v:1343$17_EN[31:0]$487[31] $0$memwr$\cpuregs$./benchmark/picorv32.v:1343$17_EN[31:0]$487[23]
1 1
.names $0$memwr$\cpuregs$./benchmark/picorv32.v:1343$17_EN[31:0]$487[31] $0$memwr$\cpuregs$./benchmark/picorv32.v:1343$17_EN[31:0]$487[24]
1 1
.names $0$memwr$\cpuregs$./benchmark/picorv32.v:1343$17_EN[31:0]$487[31] $0$memwr$\cpuregs$./benchmark/picorv32.v:1343$17_EN[31:0]$487[25]
1 1
.names $0$memwr$\cpuregs$./benchmark/picorv32.v:1343$17_EN[31:0]$487[31] $0$memwr$\cpuregs$./benchmark/picorv32.v:1343$17_EN[31:0]$487[26]
1 1
.names $0$memwr$\cpuregs$./benchmark/picorv32.v:1343$17_EN[31:0]$487[31] $0$memwr$\cpuregs$./benchmark/picorv32.v:1343$17_EN[31:0]$487[27]
1 1
.names $0$memwr$\cpuregs$./benchmark/picorv32.v:1343$17_EN[31:0]$487[31] $0$memwr$\cpuregs$./benchmark/picorv32.v:1343$17_EN[31:0]$487[28]
1 1
.names $0$memwr$\cpuregs$./benchmark/picorv32.v:1343$17_EN[31:0]$487[31] $0$memwr$\cpuregs$./benchmark/picorv32.v:1343$17_EN[31:0]$487[29]
1 1
.names $0$memwr$\cpuregs$./benchmark/picorv32.v:1343$17_EN[31:0]$487[31] $0$memwr$\cpuregs$./benchmark/picorv32.v:1343$17_EN[31:0]$487[30]
1 1
.names count_cycle[1] $auto$alumacc.cc:485:replace_alu$4638.X[1]
1 1
.names count_cycle[2] $auto$alumacc.cc:485:replace_alu$4638.X[2]
1 1
.names count_cycle[3] $auto$alumacc.cc:485:replace_alu$4638.X[3]
1 1
.names count_cycle[4] $auto$alumacc.cc:485:replace_alu$4638.X[4]
1 1
.names count_cycle[5] $auto$alumacc.cc:485:replace_alu$4638.X[5]
1 1
.names count_cycle[6] $auto$alumacc.cc:485:replace_alu$4638.X[6]
1 1
.names count_cycle[7] $auto$alumacc.cc:485:replace_alu$4638.X[7]
1 1
.names count_cycle[8] $auto$alumacc.cc:485:replace_alu$4638.X[8]
1 1
.names count_cycle[9] $auto$alumacc.cc:485:replace_alu$4638.X[9]
1 1
.names count_cycle[10] $auto$alumacc.cc:485:replace_alu$4638.X[10]
1 1
.names count_cycle[11] $auto$alumacc.cc:485:replace_alu$4638.X[11]
1 1
.names count_cycle[12] $auto$alumacc.cc:485:replace_alu$4638.X[12]
1 1
.names count_cycle[13] $auto$alumacc.cc:485:replace_alu$4638.X[13]
1 1
.names count_cycle[14] $auto$alumacc.cc:485:replace_alu$4638.X[14]
1 1
.names count_cycle[15] $auto$alumacc.cc:485:replace_alu$4638.X[15]
1 1
.names count_cycle[16] $auto$alumacc.cc:485:replace_alu$4638.X[16]
1 1
.names count_cycle[17] $auto$alumacc.cc:485:replace_alu$4638.X[17]
1 1
.names count_cycle[18] $auto$alumacc.cc:485:replace_alu$4638.X[18]
1 1
.names count_cycle[19] $auto$alumacc.cc:485:replace_alu$4638.X[19]
1 1
.names count_cycle[20] $auto$alumacc.cc:485:replace_alu$4638.X[20]
1 1
.names count_cycle[21] $auto$alumacc.cc:485:replace_alu$4638.X[21]
1 1
.names count_cycle[22] $auto$alumacc.cc:485:replace_alu$4638.X[22]
1 1
.names count_cycle[23] $auto$alumacc.cc:485:replace_alu$4638.X[23]
1 1
.names count_cycle[24] $auto$alumacc.cc:485:replace_alu$4638.X[24]
1 1
.names count_cycle[25] $auto$alumacc.cc:485:replace_alu$4638.X[25]
1 1
.names count_cycle[26] $auto$alumacc.cc:485:replace_alu$4638.X[26]
1 1
.names count_cycle[27] $auto$alumacc.cc:485:replace_alu$4638.X[27]
1 1
.names count_cycle[28] $auto$alumacc.cc:485:replace_alu$4638.X[28]
1 1
.names count_cycle[29] $auto$alumacc.cc:485:replace_alu$4638.X[29]
1 1
.names count_cycle[30] $auto$alumacc.cc:485:replace_alu$4638.X[30]
1 1
.names count_cycle[31] $auto$alumacc.cc:485:replace_alu$4638.X[31]
1 1
.names count_cycle[32] $auto$alumacc.cc:485:replace_alu$4638.X[32]
1 1
.names count_cycle[33] $auto$alumacc.cc:485:replace_alu$4638.X[33]
1 1
.names count_cycle[34] $auto$alumacc.cc:485:replace_alu$4638.X[34]
1 1
.names count_cycle[35] $auto$alumacc.cc:485:replace_alu$4638.X[35]
1 1
.names count_cycle[36] $auto$alumacc.cc:485:replace_alu$4638.X[36]
1 1
.names count_cycle[37] $auto$alumacc.cc:485:replace_alu$4638.X[37]
1 1
.names count_cycle[38] $auto$alumacc.cc:485:replace_alu$4638.X[38]
1 1
.names count_cycle[39] $auto$alumacc.cc:485:replace_alu$4638.X[39]
1 1
.names count_cycle[40] $auto$alumacc.cc:485:replace_alu$4638.X[40]
1 1
.names count_cycle[41] $auto$alumacc.cc:485:replace_alu$4638.X[41]
1 1
.names count_cycle[42] $auto$alumacc.cc:485:replace_alu$4638.X[42]
1 1
.names count_cycle[43] $auto$alumacc.cc:485:replace_alu$4638.X[43]
1 1
.names count_cycle[44] $auto$alumacc.cc:485:replace_alu$4638.X[44]
1 1
.names count_cycle[45] $auto$alumacc.cc:485:replace_alu$4638.X[45]
1 1
.names count_cycle[46] $auto$alumacc.cc:485:replace_alu$4638.X[46]
1 1
.names count_cycle[47] $auto$alumacc.cc:485:replace_alu$4638.X[47]
1 1
.names count_cycle[48] $auto$alumacc.cc:485:replace_alu$4638.X[48]
1 1
.names count_cycle[49] $auto$alumacc.cc:485:replace_alu$4638.X[49]
1 1
.names count_cycle[50] $auto$alumacc.cc:485:replace_alu$4638.X[50]
1 1
.names count_cycle[51] $auto$alumacc.cc:485:replace_alu$4638.X[51]
1 1
.names count_cycle[52] $auto$alumacc.cc:485:replace_alu$4638.X[52]
1 1
.names count_cycle[53] $auto$alumacc.cc:485:replace_alu$4638.X[53]
1 1
.names count_cycle[54] $auto$alumacc.cc:485:replace_alu$4638.X[54]
1 1
.names count_cycle[55] $auto$alumacc.cc:485:replace_alu$4638.X[55]
1 1
.names count_cycle[56] $auto$alumacc.cc:485:replace_alu$4638.X[56]
1 1
.names count_cycle[57] $auto$alumacc.cc:485:replace_alu$4638.X[57]
1 1
.names count_cycle[58] $auto$alumacc.cc:485:replace_alu$4638.X[58]
1 1
.names count_cycle[59] $auto$alumacc.cc:485:replace_alu$4638.X[59]
1 1
.names count_cycle[60] $auto$alumacc.cc:485:replace_alu$4638.X[60]
1 1
.names count_cycle[61] $auto$alumacc.cc:485:replace_alu$4638.X[61]
1 1
.names count_cycle[62] $auto$alumacc.cc:485:replace_alu$4638.X[62]
1 1
.names count_cycle[63] $auto$alumacc.cc:485:replace_alu$4638.X[63]
1 1
.names $auto$alumacc.cc:485:replace_alu$4638.X[0] $auto$alumacc.cc:485:replace_alu$4638.Y[0]
1 1
.names $abc$16053$auto$mem.cc:1162:emulate_transparency$4910[0] $auto$memory_bram.cc:844:replace_memory$4926[0]
1 1
.names $abc$16053$auto$mem.cc:1162:emulate_transparency$4910[1] $auto$memory_bram.cc:844:replace_memory$4926[1]
1 1
.names $abc$16053$auto$mem.cc:1162:emulate_transparency$4910[2] $auto$memory_bram.cc:844:replace_memory$4926[2]
1 1
.names $abc$16053$auto$mem.cc:1162:emulate_transparency$4910[3] $auto$memory_bram.cc:844:replace_memory$4926[3]
1 1
.names $abc$16053$auto$mem.cc:1162:emulate_transparency$4910[4] $auto$memory_bram.cc:844:replace_memory$4926[4]
1 1
.names $abc$16053$auto$mem.cc:1162:emulate_transparency$4910[5] $auto$memory_bram.cc:844:replace_memory$4926[5]
1 1
.names $abc$16053$auto$mem.cc:1162:emulate_transparency$4910[6] $auto$memory_bram.cc:844:replace_memory$4926[6]
1 1
.names $abc$16053$auto$mem.cc:1162:emulate_transparency$4910[7] $auto$memory_bram.cc:844:replace_memory$4926[7]
1 1
.names $abc$16053$auto$mem.cc:1162:emulate_transparency$4910[8] $auto$memory_bram.cc:844:replace_memory$4926[8]
1 1
.names $abc$16053$auto$mem.cc:1162:emulate_transparency$4910[9] $auto$memory_bram.cc:844:replace_memory$4926[9]
1 1
.names $abc$16053$auto$mem.cc:1162:emulate_transparency$4910[10] $auto$memory_bram.cc:844:replace_memory$4926[10]
1 1
.names $abc$16053$auto$mem.cc:1162:emulate_transparency$4910[11] $auto$memory_bram.cc:844:replace_memory$4926[11]
1 1
.names $abc$16053$auto$mem.cc:1162:emulate_transparency$4910[12] $auto$memory_bram.cc:844:replace_memory$4926[12]
1 1
.names $abc$16053$auto$mem.cc:1162:emulate_transparency$4910[13] $auto$memory_bram.cc:844:replace_memory$4926[13]
1 1
.names $abc$16053$auto$mem.cc:1162:emulate_transparency$4910[14] $auto$memory_bram.cc:844:replace_memory$4926[14]
1 1
.names $abc$16053$auto$mem.cc:1162:emulate_transparency$4910[15] $auto$memory_bram.cc:844:replace_memory$4926[15]
1 1
.names $abc$16053$auto$mem.cc:1162:emulate_transparency$4910[16] $auto$memory_bram.cc:844:replace_memory$4926[16]
1 1
.names $abc$16053$auto$mem.cc:1162:emulate_transparency$4910[17] $auto$memory_bram.cc:844:replace_memory$4926[17]
1 1
.names $abc$16053$auto$mem.cc:1162:emulate_transparency$4910[18] $auto$memory_bram.cc:844:replace_memory$4926[18]
1 1
.names $abc$16053$auto$mem.cc:1162:emulate_transparency$4910[19] $auto$memory_bram.cc:844:replace_memory$4926[19]
1 1
.names $abc$16053$auto$mem.cc:1162:emulate_transparency$4910[20] $auto$memory_bram.cc:844:replace_memory$4926[20]
1 1
.names $abc$16053$auto$mem.cc:1162:emulate_transparency$4910[21] $auto$memory_bram.cc:844:replace_memory$4926[21]
1 1
.names $abc$16053$auto$mem.cc:1162:emulate_transparency$4910[22] $auto$memory_bram.cc:844:replace_memory$4926[22]
1 1
.names $abc$16053$auto$mem.cc:1162:emulate_transparency$4910[23] $auto$memory_bram.cc:844:replace_memory$4926[23]
1 1
.names $abc$16053$auto$mem.cc:1162:emulate_transparency$4910[24] $auto$memory_bram.cc:844:replace_memory$4926[24]
1 1
.names $abc$16053$auto$mem.cc:1162:emulate_transparency$4910[25] $auto$memory_bram.cc:844:replace_memory$4926[25]
1 1
.names $abc$16053$auto$mem.cc:1162:emulate_transparency$4910[26] $auto$memory_bram.cc:844:replace_memory$4926[26]
1 1
.names $abc$16053$auto$mem.cc:1162:emulate_transparency$4910[27] $auto$memory_bram.cc:844:replace_memory$4926[27]
1 1
.names $abc$16053$auto$mem.cc:1162:emulate_transparency$4910[28] $auto$memory_bram.cc:844:replace_memory$4926[28]
1 1
.names $abc$16053$auto$mem.cc:1162:emulate_transparency$4910[29] $auto$memory_bram.cc:844:replace_memory$4926[29]
1 1
.names $abc$16053$auto$mem.cc:1162:emulate_transparency$4910[30] $auto$memory_bram.cc:844:replace_memory$4926[30]
1 1
.names $abc$16053$auto$mem.cc:1162:emulate_transparency$4910[31] $auto$memory_bram.cc:844:replace_memory$4926[31]
1 1
.names $abc$16053$auto$mem.cc:1162:emulate_transparency$4920[0] $auto$memory_bram.cc:844:replace_memory$4927[0]
1 1
.names $abc$16053$auto$mem.cc:1162:emulate_transparency$4920[1] $auto$memory_bram.cc:844:replace_memory$4927[1]
1 1
.names $abc$16053$auto$mem.cc:1162:emulate_transparency$4920[2] $auto$memory_bram.cc:844:replace_memory$4927[2]
1 1
.names $abc$16053$auto$mem.cc:1162:emulate_transparency$4920[3] $auto$memory_bram.cc:844:replace_memory$4927[3]
1 1
.names $abc$16053$auto$mem.cc:1162:emulate_transparency$4920[4] $auto$memory_bram.cc:844:replace_memory$4927[4]
1 1
.names $abc$16053$auto$mem.cc:1162:emulate_transparency$4920[5] $auto$memory_bram.cc:844:replace_memory$4927[5]
1 1
.names $abc$16053$auto$mem.cc:1162:emulate_transparency$4920[6] $auto$memory_bram.cc:844:replace_memory$4927[6]
1 1
.names $abc$16053$auto$mem.cc:1162:emulate_transparency$4920[7] $auto$memory_bram.cc:844:replace_memory$4927[7]
1 1
.names $abc$16053$auto$mem.cc:1162:emulate_transparency$4920[8] $auto$memory_bram.cc:844:replace_memory$4927[8]
1 1
.names $abc$16053$auto$mem.cc:1162:emulate_transparency$4920[9] $auto$memory_bram.cc:844:replace_memory$4927[9]
1 1
.names $abc$16053$auto$mem.cc:1162:emulate_transparency$4920[10] $auto$memory_bram.cc:844:replace_memory$4927[10]
1 1
.names $abc$16053$auto$mem.cc:1162:emulate_transparency$4920[11] $auto$memory_bram.cc:844:replace_memory$4927[11]
1 1
.names $abc$16053$auto$mem.cc:1162:emulate_transparency$4920[12] $auto$memory_bram.cc:844:replace_memory$4927[12]
1 1
.names $abc$16053$auto$mem.cc:1162:emulate_transparency$4920[13] $auto$memory_bram.cc:844:replace_memory$4927[13]
1 1
.names $abc$16053$auto$mem.cc:1162:emulate_transparency$4920[14] $auto$memory_bram.cc:844:replace_memory$4927[14]
1 1
.names $abc$16053$auto$mem.cc:1162:emulate_transparency$4920[15] $auto$memory_bram.cc:844:replace_memory$4927[15]
1 1
.names $abc$16053$auto$mem.cc:1162:emulate_transparency$4920[16] $auto$memory_bram.cc:844:replace_memory$4927[16]
1 1
.names $abc$16053$auto$mem.cc:1162:emulate_transparency$4920[17] $auto$memory_bram.cc:844:replace_memory$4927[17]
1 1
.names $abc$16053$auto$mem.cc:1162:emulate_transparency$4920[18] $auto$memory_bram.cc:844:replace_memory$4927[18]
1 1
.names $abc$16053$auto$mem.cc:1162:emulate_transparency$4920[19] $auto$memory_bram.cc:844:replace_memory$4927[19]
1 1
.names $abc$16053$auto$mem.cc:1162:emulate_transparency$4920[20] $auto$memory_bram.cc:844:replace_memory$4927[20]
1 1
.names $abc$16053$auto$mem.cc:1162:emulate_transparency$4920[21] $auto$memory_bram.cc:844:replace_memory$4927[21]
1 1
.names $abc$16053$auto$mem.cc:1162:emulate_transparency$4920[22] $auto$memory_bram.cc:844:replace_memory$4927[22]
1 1
.names $abc$16053$auto$mem.cc:1162:emulate_transparency$4920[23] $auto$memory_bram.cc:844:replace_memory$4927[23]
1 1
.names $abc$16053$auto$mem.cc:1162:emulate_transparency$4920[24] $auto$memory_bram.cc:844:replace_memory$4927[24]
1 1
.names $abc$16053$auto$mem.cc:1162:emulate_transparency$4920[25] $auto$memory_bram.cc:844:replace_memory$4927[25]
1 1
.names $abc$16053$auto$mem.cc:1162:emulate_transparency$4920[26] $auto$memory_bram.cc:844:replace_memory$4927[26]
1 1
.names $abc$16053$auto$mem.cc:1162:emulate_transparency$4920[27] $auto$memory_bram.cc:844:replace_memory$4927[27]
1 1
.names $abc$16053$auto$mem.cc:1162:emulate_transparency$4920[28] $auto$memory_bram.cc:844:replace_memory$4927[28]
1 1
.names $abc$16053$auto$mem.cc:1162:emulate_transparency$4920[29] $auto$memory_bram.cc:844:replace_memory$4927[29]
1 1
.names $abc$16053$auto$mem.cc:1162:emulate_transparency$4920[30] $auto$memory_bram.cc:844:replace_memory$4927[30]
1 1
.names $abc$16053$auto$mem.cc:1162:emulate_transparency$4920[31] $auto$memory_bram.cc:844:replace_memory$4927[31]
1 1
.names $false decoded_imm_j[0]
1 1
.names $false eoi[0]
1 1
.names $false eoi[1]
1 1
.names $false eoi[2]
1 1
.names $false eoi[3]
1 1
.names $false eoi[4]
1 1
.names $false eoi[5]
1 1
.names $false eoi[6]
1 1
.names $false eoi[7]
1 1
.names $false eoi[8]
1 1
.names $false eoi[9]
1 1
.names $false eoi[10]
1 1
.names $false eoi[11]
1 1
.names $false eoi[12]
1 1
.names $false eoi[13]
1 1
.names $false eoi[14]
1 1
.names $false eoi[15]
1 1
.names $false eoi[16]
1 1
.names $false eoi[17]
1 1
.names $false eoi[18]
1 1
.names $false eoi[19]
1 1
.names $false eoi[20]
1 1
.names $false eoi[21]
1 1
.names $false eoi[22]
1 1
.names $false eoi[23]
1 1
.names $false eoi[24]
1 1
.names $false eoi[25]
1 1
.names $false eoi[26]
1 1
.names $false eoi[27]
1 1
.names $false eoi[28]
1 1
.names $false eoi[29]
1 1
.names $false eoi[30]
1 1
.names $false eoi[31]
1 1
.names $false mem_addr[0]
1 1
.names $false mem_addr[1]
1 1
.names $false mem_la_addr[0]
1 1
.names $false mem_la_addr[1]
1 1
.names $undef pcpi_insn[0]
1 1
.names $undef pcpi_insn[1]
1 1
.names $undef pcpi_insn[2]
1 1
.names $undef pcpi_insn[3]
1 1
.names $undef pcpi_insn[4]
1 1
.names $undef pcpi_insn[5]
1 1
.names $undef pcpi_insn[6]
1 1
.names $undef pcpi_insn[7]
1 1
.names $undef pcpi_insn[8]
1 1
.names $undef pcpi_insn[9]
1 1
.names $undef pcpi_insn[10]
1 1
.names $undef pcpi_insn[11]
1 1
.names $undef pcpi_insn[12]
1 1
.names $undef pcpi_insn[13]
1 1
.names $undef pcpi_insn[14]
1 1
.names $undef pcpi_insn[15]
1 1
.names $undef pcpi_insn[16]
1 1
.names $undef pcpi_insn[17]
1 1
.names $undef pcpi_insn[18]
1 1
.names $undef pcpi_insn[19]
1 1
.names $undef pcpi_insn[20]
1 1
.names $undef pcpi_insn[21]
1 1
.names $undef pcpi_insn[22]
1 1
.names $undef pcpi_insn[23]
1 1
.names $undef pcpi_insn[24]
1 1
.names $undef pcpi_insn[25]
1 1
.names $undef pcpi_insn[26]
1 1
.names $undef pcpi_insn[27]
1 1
.names $undef pcpi_insn[28]
1 1
.names $undef pcpi_insn[29]
1 1
.names $undef pcpi_insn[30]
1 1
.names $undef pcpi_insn[31]
1 1
.names mem_la_wdata[0] pcpi_rs2[0]
1 1
.names mem_la_wdata[1] pcpi_rs2[1]
1 1
.names mem_la_wdata[2] pcpi_rs2[2]
1 1
.names mem_la_wdata[3] pcpi_rs2[3]
1 1
.names mem_la_wdata[4] pcpi_rs2[4]
1 1
.names mem_la_wdata[5] pcpi_rs2[5]
1 1
.names mem_la_wdata[6] pcpi_rs2[6]
1 1
.names mem_la_wdata[7] pcpi_rs2[7]
1 1
.names $false pcpi_valid
1 1
.names $undef trace_data[0]
1 1
.names $undef trace_data[1]
1 1
.names $undef trace_data[2]
1 1
.names $undef trace_data[3]
1 1
.names $undef trace_data[4]
1 1
.names $undef trace_data[5]
1 1
.names $undef trace_data[6]
1 1
.names $undef trace_data[7]
1 1
.names $undef trace_data[8]
1 1
.names $undef trace_data[9]
1 1
.names $undef trace_data[10]
1 1
.names $undef trace_data[11]
1 1
.names $undef trace_data[12]
1 1
.names $undef trace_data[13]
1 1
.names $undef trace_data[14]
1 1
.names $undef trace_data[15]
1 1
.names $undef trace_data[16]
1 1
.names $undef trace_data[17]
1 1
.names $undef trace_data[18]
1 1
.names $undef trace_data[19]
1 1
.names $undef trace_data[20]
1 1
.names $undef trace_data[21]
1 1
.names $undef trace_data[22]
1 1
.names $undef trace_data[23]
1 1
.names $undef trace_data[24]
1 1
.names $undef trace_data[25]
1 1
.names $undef trace_data[26]
1 1
.names $undef trace_data[27]
1 1
.names $undef trace_data[28]
1 1
.names $undef trace_data[29]
1 1
.names $undef trace_data[30]
1 1
.names $undef trace_data[31]
1 1
.names $undef trace_data[32]
1 1
.names $undef trace_data[33]
1 1
.names $undef trace_data[34]
1 1
.names $undef trace_data[35]
1 1
.names $false trace_valid
1 1
.end
