
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

00000000 <_vector_table>:
   0:	c0 ef 00 20 61 66 00 00 0d f1 00 00 19 66 00 00     ... af.......f..
  10:	19 66 00 00 19 66 00 00 19 66 00 00 00 00 00 00     .f...f...f......
	...
  2c:	e5 5d 00 00 19 66 00 00 00 00 00 00 8d 5d 00 00     .]...f.......]..
  3c:	19 66 00 00                                         .f..

00000040 <_irq_vector_table>:
  40:	c5 5e 00 00 c5 5e 00 00 c5 5e 00 00 c5 5e 00 00     .^...^...^...^..
  50:	c5 5e 00 00 c5 5e 00 00 c5 5e 00 00 c5 5e 00 00     .^...^...^...^..
  60:	c5 5e 00 00 c5 5e 00 00 c5 5e 00 00 c5 5e 00 00     .^...^...^...^..
  70:	c5 5e 00 00 c5 5e 00 00 c5 5e 00 00 c5 5e 00 00     .^...^...^...^..
  80:	c5 5e 00 00 c5 5e 00 00 c5 5e 00 00 c5 5e 00 00     .^...^...^...^..
  90:	c5 5e 00 00 c5 5e 00 00 c5 5e 00 00 c5 5e 00 00     .^...^...^...^..
  a0:	c5 5e 00 00 c5 5e 00 00 c5 5e 00 00 c5 5e 00 00     .^...^...^...^..
  b0:	c5 5e 00 00 c5 5e 00 00 c5 5e 00 00 c5 5e 00 00     .^...^...^...^..
  c0:	c5 5e 00 00 c5 5e 00 00 c5 5e 00 00 c5 5e 00 00     .^...^...^...^..
  d0:	c5 5e 00 00 c5 5e 00 00 c5 5e 00 00 c5 5e 00 00     .^...^...^...^..
  e0:	c5 5e 00 00 c5 5e 00 00 c5 5e 00 00 c5 5e 00 00     .^...^...^...^..
  f0:	c5 5e 00 00 c5 5e 00 00 c5 5e 00 00 c5 5e 00 00     .^...^...^...^..

Disassembly of section text:

00000100 <memchr>:
     100:	f001 01ff 	and.w	r1, r1, #255	; 0xff
     104:	2a10      	cmp	r2, #16
     106:	db2b      	blt.n	160 <CONFIG_IDLE_STACK_SIZE+0x20>
     108:	f010 0f07 	tst.w	r0, #7
     10c:	d008      	beq.n	120 <memchr+0x20>
     10e:	f810 3b01 	ldrb.w	r3, [r0], #1
     112:	3a01      	subs	r2, #1
     114:	428b      	cmp	r3, r1
     116:	d02d      	beq.n	174 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x7>
     118:	f010 0f07 	tst.w	r0, #7
     11c:	b342      	cbz	r2, 170 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x3>
     11e:	d1f6      	bne.n	10e <memchr+0xe>
     120:	b4f0      	push	{r4, r5, r6, r7}
     122:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
     126:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
     12a:	f022 0407 	bic.w	r4, r2, #7
     12e:	f07f 0700 	mvns.w	r7, #0
     132:	2300      	movs	r3, #0
     134:	e8f0 5602 	ldrd	r5, r6, [r0], #8
     138:	3c08      	subs	r4, #8
     13a:	ea85 0501 	eor.w	r5, r5, r1
     13e:	ea86 0601 	eor.w	r6, r6, r1
     142:	fa85 f547 	uadd8	r5, r5, r7
     146:	faa3 f587 	sel	r5, r3, r7
     14a:	fa86 f647 	uadd8	r6, r6, r7
     14e:	faa5 f687 	sel	r6, r5, r7
     152:	b98e      	cbnz	r6, 178 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0xb>
     154:	d1ee      	bne.n	134 <memchr+0x34>
     156:	bcf0      	pop	{r4, r5, r6, r7}
     158:	f001 01ff 	and.w	r1, r1, #255	; 0xff
     15c:	f002 0207 	and.w	r2, r2, #7
     160:	b132      	cbz	r2, 170 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x3>
     162:	f810 3b01 	ldrb.w	r3, [r0], #1
     166:	3a01      	subs	r2, #1
     168:	ea83 0301 	eor.w	r3, r3, r1
     16c:	b113      	cbz	r3, 174 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x7>
     16e:	d1f8      	bne.n	162 <CONFIG_IDLE_STACK_SIZE+0x22>
     170:	2000      	movs	r0, #0
     172:	4770      	bx	lr
     174:	3801      	subs	r0, #1
     176:	4770      	bx	lr
     178:	2d00      	cmp	r5, #0
     17a:	bf06      	itte	eq
     17c:	4635      	moveq	r5, r6
     17e:	3803      	subeq	r0, #3
     180:	3807      	subne	r0, #7
     182:	f015 0f01 	tst.w	r5, #1
     186:	d107      	bne.n	198 <CONFIG_SYS_CLOCK_MAX_TIMEOUT_DAYS+0x2b>
     188:	3001      	adds	r0, #1
     18a:	f415 7f80 	tst.w	r5, #256	; 0x100
     18e:	bf02      	ittt	eq
     190:	3001      	addeq	r0, #1
     192:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
     196:	3001      	addeq	r0, #1
     198:	bcf0      	pop	{r4, r5, r6, r7}
     19a:	3801      	subs	r0, #1
     19c:	4770      	bx	lr
     19e:	bf00      	nop

000001a0 <__aeabi_drsub>:
     1a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
     1a4:	e002      	b.n	1ac <__adddf3>
     1a6:	bf00      	nop

000001a8 <__aeabi_dsub>:
     1a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

000001ac <__adddf3>:
     1ac:	b530      	push	{r4, r5, lr}
     1ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
     1b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
     1b6:	ea94 0f05 	teq	r4, r5
     1ba:	bf08      	it	eq
     1bc:	ea90 0f02 	teqeq	r0, r2
     1c0:	bf1f      	itttt	ne
     1c2:	ea54 0c00 	orrsne.w	ip, r4, r0
     1c6:	ea55 0c02 	orrsne.w	ip, r5, r2
     1ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
     1ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
     1d2:	f000 80e2 	beq.w	39a <__adddf3+0x1ee>
     1d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
     1da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
     1de:	bfb8      	it	lt
     1e0:	426d      	neglt	r5, r5
     1e2:	dd0c      	ble.n	1fe <__adddf3+0x52>
     1e4:	442c      	add	r4, r5
     1e6:	ea80 0202 	eor.w	r2, r0, r2
     1ea:	ea81 0303 	eor.w	r3, r1, r3
     1ee:	ea82 0000 	eor.w	r0, r2, r0
     1f2:	ea83 0101 	eor.w	r1, r3, r1
     1f6:	ea80 0202 	eor.w	r2, r0, r2
     1fa:	ea81 0303 	eor.w	r3, r1, r3
     1fe:	2d36      	cmp	r5, #54	; 0x36
     200:	bf88      	it	hi
     202:	bd30      	pophi	{r4, r5, pc}
     204:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
     208:	ea4f 3101 	mov.w	r1, r1, lsl #12
     20c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
     210:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
     214:	d002      	beq.n	21c <__adddf3+0x70>
     216:	4240      	negs	r0, r0
     218:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
     21c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
     220:	ea4f 3303 	mov.w	r3, r3, lsl #12
     224:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
     228:	d002      	beq.n	230 <__adddf3+0x84>
     22a:	4252      	negs	r2, r2
     22c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
     230:	ea94 0f05 	teq	r4, r5
     234:	f000 80a7 	beq.w	386 <__adddf3+0x1da>
     238:	f1a4 0401 	sub.w	r4, r4, #1
     23c:	f1d5 0e20 	rsbs	lr, r5, #32
     240:	db0d      	blt.n	25e <__adddf3+0xb2>
     242:	fa02 fc0e 	lsl.w	ip, r2, lr
     246:	fa22 f205 	lsr.w	r2, r2, r5
     24a:	1880      	adds	r0, r0, r2
     24c:	f141 0100 	adc.w	r1, r1, #0
     250:	fa03 f20e 	lsl.w	r2, r3, lr
     254:	1880      	adds	r0, r0, r2
     256:	fa43 f305 	asr.w	r3, r3, r5
     25a:	4159      	adcs	r1, r3
     25c:	e00e      	b.n	27c <__adddf3+0xd0>
     25e:	f1a5 0520 	sub.w	r5, r5, #32
     262:	f10e 0e20 	add.w	lr, lr, #32
     266:	2a01      	cmp	r2, #1
     268:	fa03 fc0e 	lsl.w	ip, r3, lr
     26c:	bf28      	it	cs
     26e:	f04c 0c02 	orrcs.w	ip, ip, #2
     272:	fa43 f305 	asr.w	r3, r3, r5
     276:	18c0      	adds	r0, r0, r3
     278:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
     27c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
     280:	d507      	bpl.n	292 <__adddf3+0xe6>
     282:	f04f 0e00 	mov.w	lr, #0
     286:	f1dc 0c00 	rsbs	ip, ip, #0
     28a:	eb7e 0000 	sbcs.w	r0, lr, r0
     28e:	eb6e 0101 	sbc.w	r1, lr, r1
     292:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
     296:	d31b      	bcc.n	2d0 <__adddf3+0x124>
     298:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
     29c:	d30c      	bcc.n	2b8 <__adddf3+0x10c>
     29e:	0849      	lsrs	r1, r1, #1
     2a0:	ea5f 0030 	movs.w	r0, r0, rrx
     2a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
     2a8:	f104 0401 	add.w	r4, r4, #1
     2ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
     2b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
     2b4:	f080 809a 	bcs.w	3ec <__adddf3+0x240>
     2b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
     2bc:	bf08      	it	eq
     2be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
     2c2:	f150 0000 	adcs.w	r0, r0, #0
     2c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
     2ca:	ea41 0105 	orr.w	r1, r1, r5
     2ce:	bd30      	pop	{r4, r5, pc}
     2d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
     2d4:	4140      	adcs	r0, r0
     2d6:	eb41 0101 	adc.w	r1, r1, r1
     2da:	3c01      	subs	r4, #1
     2dc:	bf28      	it	cs
     2de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
     2e2:	d2e9      	bcs.n	2b8 <__adddf3+0x10c>
     2e4:	f091 0f00 	teq	r1, #0
     2e8:	bf04      	itt	eq
     2ea:	4601      	moveq	r1, r0
     2ec:	2000      	moveq	r0, #0
     2ee:	fab1 f381 	clz	r3, r1
     2f2:	bf08      	it	eq
     2f4:	3320      	addeq	r3, #32
     2f6:	f1a3 030b 	sub.w	r3, r3, #11
     2fa:	f1b3 0220 	subs.w	r2, r3, #32
     2fe:	da0c      	bge.n	31a <__adddf3+0x16e>
     300:	320c      	adds	r2, #12
     302:	dd08      	ble.n	316 <__adddf3+0x16a>
     304:	f102 0c14 	add.w	ip, r2, #20
     308:	f1c2 020c 	rsb	r2, r2, #12
     30c:	fa01 f00c 	lsl.w	r0, r1, ip
     310:	fa21 f102 	lsr.w	r1, r1, r2
     314:	e00c      	b.n	330 <__adddf3+0x184>
     316:	f102 0214 	add.w	r2, r2, #20
     31a:	bfd8      	it	le
     31c:	f1c2 0c20 	rsble	ip, r2, #32
     320:	fa01 f102 	lsl.w	r1, r1, r2
     324:	fa20 fc0c 	lsr.w	ip, r0, ip
     328:	bfdc      	itt	le
     32a:	ea41 010c 	orrle.w	r1, r1, ip
     32e:	4090      	lslle	r0, r2
     330:	1ae4      	subs	r4, r4, r3
     332:	bfa2      	ittt	ge
     334:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
     338:	4329      	orrge	r1, r5
     33a:	bd30      	popge	{r4, r5, pc}
     33c:	ea6f 0404 	mvn.w	r4, r4
     340:	3c1f      	subs	r4, #31
     342:	da1c      	bge.n	37e <__adddf3+0x1d2>
     344:	340c      	adds	r4, #12
     346:	dc0e      	bgt.n	366 <__adddf3+0x1ba>
     348:	f104 0414 	add.w	r4, r4, #20
     34c:	f1c4 0220 	rsb	r2, r4, #32
     350:	fa20 f004 	lsr.w	r0, r0, r4
     354:	fa01 f302 	lsl.w	r3, r1, r2
     358:	ea40 0003 	orr.w	r0, r0, r3
     35c:	fa21 f304 	lsr.w	r3, r1, r4
     360:	ea45 0103 	orr.w	r1, r5, r3
     364:	bd30      	pop	{r4, r5, pc}
     366:	f1c4 040c 	rsb	r4, r4, #12
     36a:	f1c4 0220 	rsb	r2, r4, #32
     36e:	fa20 f002 	lsr.w	r0, r0, r2
     372:	fa01 f304 	lsl.w	r3, r1, r4
     376:	ea40 0003 	orr.w	r0, r0, r3
     37a:	4629      	mov	r1, r5
     37c:	bd30      	pop	{r4, r5, pc}
     37e:	fa21 f004 	lsr.w	r0, r1, r4
     382:	4629      	mov	r1, r5
     384:	bd30      	pop	{r4, r5, pc}
     386:	f094 0f00 	teq	r4, #0
     38a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
     38e:	bf06      	itte	eq
     390:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
     394:	3401      	addeq	r4, #1
     396:	3d01      	subne	r5, #1
     398:	e74e      	b.n	238 <__adddf3+0x8c>
     39a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
     39e:	bf18      	it	ne
     3a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
     3a4:	d029      	beq.n	3fa <__adddf3+0x24e>
     3a6:	ea94 0f05 	teq	r4, r5
     3aa:	bf08      	it	eq
     3ac:	ea90 0f02 	teqeq	r0, r2
     3b0:	d005      	beq.n	3be <__adddf3+0x212>
     3b2:	ea54 0c00 	orrs.w	ip, r4, r0
     3b6:	bf04      	itt	eq
     3b8:	4619      	moveq	r1, r3
     3ba:	4610      	moveq	r0, r2
     3bc:	bd30      	pop	{r4, r5, pc}
     3be:	ea91 0f03 	teq	r1, r3
     3c2:	bf1e      	ittt	ne
     3c4:	2100      	movne	r1, #0
     3c6:	2000      	movne	r0, #0
     3c8:	bd30      	popne	{r4, r5, pc}
     3ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
     3ce:	d105      	bne.n	3dc <__adddf3+0x230>
     3d0:	0040      	lsls	r0, r0, #1
     3d2:	4149      	adcs	r1, r1
     3d4:	bf28      	it	cs
     3d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
     3da:	bd30      	pop	{r4, r5, pc}
     3dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
     3e0:	bf3c      	itt	cc
     3e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
     3e6:	bd30      	popcc	{r4, r5, pc}
     3e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
     3ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
     3f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
     3f4:	f04f 0000 	mov.w	r0, #0
     3f8:	bd30      	pop	{r4, r5, pc}
     3fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
     3fe:	bf1a      	itte	ne
     400:	4619      	movne	r1, r3
     402:	4610      	movne	r0, r2
     404:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
     408:	bf1c      	itt	ne
     40a:	460b      	movne	r3, r1
     40c:	4602      	movne	r2, r0
     40e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
     412:	bf06      	itte	eq
     414:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
     418:	ea91 0f03 	teqeq	r1, r3
     41c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
     420:	bd30      	pop	{r4, r5, pc}
     422:	bf00      	nop

00000424 <__aeabi_ui2d>:
     424:	f090 0f00 	teq	r0, #0
     428:	bf04      	itt	eq
     42a:	2100      	moveq	r1, #0
     42c:	4770      	bxeq	lr
     42e:	b530      	push	{r4, r5, lr}
     430:	f44f 6480 	mov.w	r4, #1024	; 0x400
     434:	f104 0432 	add.w	r4, r4, #50	; 0x32
     438:	f04f 0500 	mov.w	r5, #0
     43c:	f04f 0100 	mov.w	r1, #0
     440:	e750      	b.n	2e4 <__adddf3+0x138>
     442:	bf00      	nop

00000444 <__aeabi_i2d>:
     444:	f090 0f00 	teq	r0, #0
     448:	bf04      	itt	eq
     44a:	2100      	moveq	r1, #0
     44c:	4770      	bxeq	lr
     44e:	b530      	push	{r4, r5, lr}
     450:	f44f 6480 	mov.w	r4, #1024	; 0x400
     454:	f104 0432 	add.w	r4, r4, #50	; 0x32
     458:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
     45c:	bf48      	it	mi
     45e:	4240      	negmi	r0, r0
     460:	f04f 0100 	mov.w	r1, #0
     464:	e73e      	b.n	2e4 <__adddf3+0x138>
     466:	bf00      	nop

00000468 <__aeabi_f2d>:
     468:	0042      	lsls	r2, r0, #1
     46a:	ea4f 01e2 	mov.w	r1, r2, asr #3
     46e:	ea4f 0131 	mov.w	r1, r1, rrx
     472:	ea4f 7002 	mov.w	r0, r2, lsl #28
     476:	bf1f      	itttt	ne
     478:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
     47c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
     480:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
     484:	4770      	bxne	lr
     486:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
     48a:	bf08      	it	eq
     48c:	4770      	bxeq	lr
     48e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
     492:	bf04      	itt	eq
     494:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
     498:	4770      	bxeq	lr
     49a:	b530      	push	{r4, r5, lr}
     49c:	f44f 7460 	mov.w	r4, #896	; 0x380
     4a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
     4a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
     4a8:	e71c      	b.n	2e4 <__adddf3+0x138>
     4aa:	bf00      	nop

000004ac <__aeabi_ul2d>:
     4ac:	ea50 0201 	orrs.w	r2, r0, r1
     4b0:	bf08      	it	eq
     4b2:	4770      	bxeq	lr
     4b4:	b530      	push	{r4, r5, lr}
     4b6:	f04f 0500 	mov.w	r5, #0
     4ba:	e00a      	b.n	4d2 <__aeabi_l2d+0x16>

000004bc <__aeabi_l2d>:
     4bc:	ea50 0201 	orrs.w	r2, r0, r1
     4c0:	bf08      	it	eq
     4c2:	4770      	bxeq	lr
     4c4:	b530      	push	{r4, r5, lr}
     4c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
     4ca:	d502      	bpl.n	4d2 <__aeabi_l2d+0x16>
     4cc:	4240      	negs	r0, r0
     4ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
     4d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
     4d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
     4da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
     4de:	f43f aed8 	beq.w	292 <__adddf3+0xe6>
     4e2:	f04f 0203 	mov.w	r2, #3
     4e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
     4ea:	bf18      	it	ne
     4ec:	3203      	addne	r2, #3
     4ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
     4f2:	bf18      	it	ne
     4f4:	3203      	addne	r2, #3
     4f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
     4fa:	f1c2 0320 	rsb	r3, r2, #32
     4fe:	fa00 fc03 	lsl.w	ip, r0, r3
     502:	fa20 f002 	lsr.w	r0, r0, r2
     506:	fa01 fe03 	lsl.w	lr, r1, r3
     50a:	ea40 000e 	orr.w	r0, r0, lr
     50e:	fa21 f102 	lsr.w	r1, r1, r2
     512:	4414      	add	r4, r2
     514:	e6bd      	b.n	292 <__adddf3+0xe6>
     516:	bf00      	nop

00000518 <__aeabi_dmul>:
     518:	b570      	push	{r4, r5, r6, lr}
     51a:	f04f 0cff 	mov.w	ip, #255	; 0xff
     51e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
     522:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
     526:	bf1d      	ittte	ne
     528:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
     52c:	ea94 0f0c 	teqne	r4, ip
     530:	ea95 0f0c 	teqne	r5, ip
     534:	f000 f8de 	bleq	6f4 <__aeabi_dmul+0x1dc>
     538:	442c      	add	r4, r5
     53a:	ea81 0603 	eor.w	r6, r1, r3
     53e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
     542:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
     546:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
     54a:	bf18      	it	ne
     54c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
     550:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
     554:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
     558:	d038      	beq.n	5cc <__aeabi_dmul+0xb4>
     55a:	fba0 ce02 	umull	ip, lr, r0, r2
     55e:	f04f 0500 	mov.w	r5, #0
     562:	fbe1 e502 	umlal	lr, r5, r1, r2
     566:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
     56a:	fbe0 e503 	umlal	lr, r5, r0, r3
     56e:	f04f 0600 	mov.w	r6, #0
     572:	fbe1 5603 	umlal	r5, r6, r1, r3
     576:	f09c 0f00 	teq	ip, #0
     57a:	bf18      	it	ne
     57c:	f04e 0e01 	orrne.w	lr, lr, #1
     580:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
     584:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
     588:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
     58c:	d204      	bcs.n	598 <__aeabi_dmul+0x80>
     58e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
     592:	416d      	adcs	r5, r5
     594:	eb46 0606 	adc.w	r6, r6, r6
     598:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
     59c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
     5a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
     5a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
     5a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
     5ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
     5b0:	bf88      	it	hi
     5b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
     5b6:	d81e      	bhi.n	5f6 <__aeabi_dmul+0xde>
     5b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
     5bc:	bf08      	it	eq
     5be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
     5c2:	f150 0000 	adcs.w	r0, r0, #0
     5c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
     5ca:	bd70      	pop	{r4, r5, r6, pc}
     5cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
     5d0:	ea46 0101 	orr.w	r1, r6, r1
     5d4:	ea40 0002 	orr.w	r0, r0, r2
     5d8:	ea81 0103 	eor.w	r1, r1, r3
     5dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
     5e0:	bfc2      	ittt	gt
     5e2:	ebd4 050c 	rsbsgt	r5, r4, ip
     5e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
     5ea:	bd70      	popgt	{r4, r5, r6, pc}
     5ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
     5f0:	f04f 0e00 	mov.w	lr, #0
     5f4:	3c01      	subs	r4, #1
     5f6:	f300 80ab 	bgt.w	750 <__aeabi_dmul+0x238>
     5fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
     5fe:	bfde      	ittt	le
     600:	2000      	movle	r0, #0
     602:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
     606:	bd70      	pople	{r4, r5, r6, pc}
     608:	f1c4 0400 	rsb	r4, r4, #0
     60c:	3c20      	subs	r4, #32
     60e:	da35      	bge.n	67c <__aeabi_dmul+0x164>
     610:	340c      	adds	r4, #12
     612:	dc1b      	bgt.n	64c <__aeabi_dmul+0x134>
     614:	f104 0414 	add.w	r4, r4, #20
     618:	f1c4 0520 	rsb	r5, r4, #32
     61c:	fa00 f305 	lsl.w	r3, r0, r5
     620:	fa20 f004 	lsr.w	r0, r0, r4
     624:	fa01 f205 	lsl.w	r2, r1, r5
     628:	ea40 0002 	orr.w	r0, r0, r2
     62c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
     630:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
     634:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
     638:	fa21 f604 	lsr.w	r6, r1, r4
     63c:	eb42 0106 	adc.w	r1, r2, r6
     640:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
     644:	bf08      	it	eq
     646:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
     64a:	bd70      	pop	{r4, r5, r6, pc}
     64c:	f1c4 040c 	rsb	r4, r4, #12
     650:	f1c4 0520 	rsb	r5, r4, #32
     654:	fa00 f304 	lsl.w	r3, r0, r4
     658:	fa20 f005 	lsr.w	r0, r0, r5
     65c:	fa01 f204 	lsl.w	r2, r1, r4
     660:	ea40 0002 	orr.w	r0, r0, r2
     664:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     668:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
     66c:	f141 0100 	adc.w	r1, r1, #0
     670:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
     674:	bf08      	it	eq
     676:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
     67a:	bd70      	pop	{r4, r5, r6, pc}
     67c:	f1c4 0520 	rsb	r5, r4, #32
     680:	fa00 f205 	lsl.w	r2, r0, r5
     684:	ea4e 0e02 	orr.w	lr, lr, r2
     688:	fa20 f304 	lsr.w	r3, r0, r4
     68c:	fa01 f205 	lsl.w	r2, r1, r5
     690:	ea43 0302 	orr.w	r3, r3, r2
     694:	fa21 f004 	lsr.w	r0, r1, r4
     698:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     69c:	fa21 f204 	lsr.w	r2, r1, r4
     6a0:	ea20 0002 	bic.w	r0, r0, r2
     6a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
     6a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
     6ac:	bf08      	it	eq
     6ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
     6b2:	bd70      	pop	{r4, r5, r6, pc}
     6b4:	f094 0f00 	teq	r4, #0
     6b8:	d10f      	bne.n	6da <__aeabi_dmul+0x1c2>
     6ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
     6be:	0040      	lsls	r0, r0, #1
     6c0:	eb41 0101 	adc.w	r1, r1, r1
     6c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
     6c8:	bf08      	it	eq
     6ca:	3c01      	subeq	r4, #1
     6cc:	d0f7      	beq.n	6be <__aeabi_dmul+0x1a6>
     6ce:	ea41 0106 	orr.w	r1, r1, r6
     6d2:	f095 0f00 	teq	r5, #0
     6d6:	bf18      	it	ne
     6d8:	4770      	bxne	lr
     6da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
     6de:	0052      	lsls	r2, r2, #1
     6e0:	eb43 0303 	adc.w	r3, r3, r3
     6e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
     6e8:	bf08      	it	eq
     6ea:	3d01      	subeq	r5, #1
     6ec:	d0f7      	beq.n	6de <__aeabi_dmul+0x1c6>
     6ee:	ea43 0306 	orr.w	r3, r3, r6
     6f2:	4770      	bx	lr
     6f4:	ea94 0f0c 	teq	r4, ip
     6f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
     6fc:	bf18      	it	ne
     6fe:	ea95 0f0c 	teqne	r5, ip
     702:	d00c      	beq.n	71e <__aeabi_dmul+0x206>
     704:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
     708:	bf18      	it	ne
     70a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
     70e:	d1d1      	bne.n	6b4 <__aeabi_dmul+0x19c>
     710:	ea81 0103 	eor.w	r1, r1, r3
     714:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     718:	f04f 0000 	mov.w	r0, #0
     71c:	bd70      	pop	{r4, r5, r6, pc}
     71e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
     722:	bf06      	itte	eq
     724:	4610      	moveq	r0, r2
     726:	4619      	moveq	r1, r3
     728:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
     72c:	d019      	beq.n	762 <__aeabi_dmul+0x24a>
     72e:	ea94 0f0c 	teq	r4, ip
     732:	d102      	bne.n	73a <__aeabi_dmul+0x222>
     734:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
     738:	d113      	bne.n	762 <__aeabi_dmul+0x24a>
     73a:	ea95 0f0c 	teq	r5, ip
     73e:	d105      	bne.n	74c <__aeabi_dmul+0x234>
     740:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
     744:	bf1c      	itt	ne
     746:	4610      	movne	r0, r2
     748:	4619      	movne	r1, r3
     74a:	d10a      	bne.n	762 <__aeabi_dmul+0x24a>
     74c:	ea81 0103 	eor.w	r1, r1, r3
     750:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     754:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
     758:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
     75c:	f04f 0000 	mov.w	r0, #0
     760:	bd70      	pop	{r4, r5, r6, pc}
     762:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
     766:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
     76a:	bd70      	pop	{r4, r5, r6, pc}

0000076c <__aeabi_ddiv>:
     76c:	b570      	push	{r4, r5, r6, lr}
     76e:	f04f 0cff 	mov.w	ip, #255	; 0xff
     772:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
     776:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
     77a:	bf1d      	ittte	ne
     77c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
     780:	ea94 0f0c 	teqne	r4, ip
     784:	ea95 0f0c 	teqne	r5, ip
     788:	f000 f8a7 	bleq	8da <CONFIG_ISR_STACK_SIZE+0xda>
     78c:	eba4 0405 	sub.w	r4, r4, r5
     790:	ea81 0e03 	eor.w	lr, r1, r3
     794:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
     798:	ea4f 3101 	mov.w	r1, r1, lsl #12
     79c:	f000 8088 	beq.w	8b0 <CONFIG_ISR_STACK_SIZE+0xb0>
     7a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
     7a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
     7a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
     7ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
     7b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
     7b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
     7b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
     7bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
     7c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
     7c4:	429d      	cmp	r5, r3
     7c6:	bf08      	it	eq
     7c8:	4296      	cmpeq	r6, r2
     7ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
     7ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
     7d2:	d202      	bcs.n	7da <__aeabi_ddiv+0x6e>
     7d4:	085b      	lsrs	r3, r3, #1
     7d6:	ea4f 0232 	mov.w	r2, r2, rrx
     7da:	1ab6      	subs	r6, r6, r2
     7dc:	eb65 0503 	sbc.w	r5, r5, r3
     7e0:	085b      	lsrs	r3, r3, #1
     7e2:	ea4f 0232 	mov.w	r2, r2, rrx
     7e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
     7ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
     7ee:	ebb6 0e02 	subs.w	lr, r6, r2
     7f2:	eb75 0e03 	sbcs.w	lr, r5, r3
     7f6:	bf22      	ittt	cs
     7f8:	1ab6      	subcs	r6, r6, r2
     7fa:	4675      	movcs	r5, lr
     7fc:	ea40 000c 	orrcs.w	r0, r0, ip
     800:	085b      	lsrs	r3, r3, #1
     802:	ea4f 0232 	mov.w	r2, r2, rrx
     806:	ebb6 0e02 	subs.w	lr, r6, r2
     80a:	eb75 0e03 	sbcs.w	lr, r5, r3
     80e:	bf22      	ittt	cs
     810:	1ab6      	subcs	r6, r6, r2
     812:	4675      	movcs	r5, lr
     814:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
     818:	085b      	lsrs	r3, r3, #1
     81a:	ea4f 0232 	mov.w	r2, r2, rrx
     81e:	ebb6 0e02 	subs.w	lr, r6, r2
     822:	eb75 0e03 	sbcs.w	lr, r5, r3
     826:	bf22      	ittt	cs
     828:	1ab6      	subcs	r6, r6, r2
     82a:	4675      	movcs	r5, lr
     82c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
     830:	085b      	lsrs	r3, r3, #1
     832:	ea4f 0232 	mov.w	r2, r2, rrx
     836:	ebb6 0e02 	subs.w	lr, r6, r2
     83a:	eb75 0e03 	sbcs.w	lr, r5, r3
     83e:	bf22      	ittt	cs
     840:	1ab6      	subcs	r6, r6, r2
     842:	4675      	movcs	r5, lr
     844:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
     848:	ea55 0e06 	orrs.w	lr, r5, r6
     84c:	d018      	beq.n	880 <CONFIG_ISR_STACK_SIZE+0x80>
     84e:	ea4f 1505 	mov.w	r5, r5, lsl #4
     852:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
     856:	ea4f 1606 	mov.w	r6, r6, lsl #4
     85a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
     85e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
     862:	ea4f 02c2 	mov.w	r2, r2, lsl #3
     866:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
     86a:	d1c0      	bne.n	7ee <__aeabi_ddiv+0x82>
     86c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
     870:	d10b      	bne.n	88a <CONFIG_ISR_STACK_SIZE+0x8a>
     872:	ea41 0100 	orr.w	r1, r1, r0
     876:	f04f 0000 	mov.w	r0, #0
     87a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
     87e:	e7b6      	b.n	7ee <__aeabi_ddiv+0x82>
     880:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
     884:	bf04      	itt	eq
     886:	4301      	orreq	r1, r0
     888:	2000      	moveq	r0, #0
     88a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
     88e:	bf88      	it	hi
     890:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
     894:	f63f aeaf 	bhi.w	5f6 <__aeabi_dmul+0xde>
     898:	ebb5 0c03 	subs.w	ip, r5, r3
     89c:	bf04      	itt	eq
     89e:	ebb6 0c02 	subseq.w	ip, r6, r2
     8a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
     8a6:	f150 0000 	adcs.w	r0, r0, #0
     8aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
     8ae:	bd70      	pop	{r4, r5, r6, pc}
     8b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
     8b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
     8b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
     8bc:	bfc2      	ittt	gt
     8be:	ebd4 050c 	rsbsgt	r5, r4, ip
     8c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
     8c6:	bd70      	popgt	{r4, r5, r6, pc}
     8c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
     8cc:	f04f 0e00 	mov.w	lr, #0
     8d0:	3c01      	subs	r4, #1
     8d2:	e690      	b.n	5f6 <__aeabi_dmul+0xde>
     8d4:	ea45 0e06 	orr.w	lr, r5, r6
     8d8:	e68d      	b.n	5f6 <__aeabi_dmul+0xde>
     8da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
     8de:	ea94 0f0c 	teq	r4, ip
     8e2:	bf08      	it	eq
     8e4:	ea95 0f0c 	teqeq	r5, ip
     8e8:	f43f af3b 	beq.w	762 <__aeabi_dmul+0x24a>
     8ec:	ea94 0f0c 	teq	r4, ip
     8f0:	d10a      	bne.n	908 <CONFIG_ISR_STACK_SIZE+0x108>
     8f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
     8f6:	f47f af34 	bne.w	762 <__aeabi_dmul+0x24a>
     8fa:	ea95 0f0c 	teq	r5, ip
     8fe:	f47f af25 	bne.w	74c <__aeabi_dmul+0x234>
     902:	4610      	mov	r0, r2
     904:	4619      	mov	r1, r3
     906:	e72c      	b.n	762 <__aeabi_dmul+0x24a>
     908:	ea95 0f0c 	teq	r5, ip
     90c:	d106      	bne.n	91c <CONFIG_ISR_STACK_SIZE+0x11c>
     90e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
     912:	f43f aefd 	beq.w	710 <__aeabi_dmul+0x1f8>
     916:	4610      	mov	r0, r2
     918:	4619      	mov	r1, r3
     91a:	e722      	b.n	762 <__aeabi_dmul+0x24a>
     91c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
     920:	bf18      	it	ne
     922:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
     926:	f47f aec5 	bne.w	6b4 <__aeabi_dmul+0x19c>
     92a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
     92e:	f47f af0d 	bne.w	74c <__aeabi_dmul+0x234>
     932:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
     936:	f47f aeeb 	bne.w	710 <__aeabi_dmul+0x1f8>
     93a:	e712      	b.n	762 <__aeabi_dmul+0x24a>

0000093c <__aeabi_d2f>:
     93c:	ea4f 0241 	mov.w	r2, r1, lsl #1
     940:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
     944:	bf24      	itt	cs
     946:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
     94a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
     94e:	d90d      	bls.n	96c <__aeabi_d2f+0x30>
     950:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
     954:	ea4f 02c0 	mov.w	r2, r0, lsl #3
     958:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
     95c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
     960:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
     964:	bf08      	it	eq
     966:	f020 0001 	biceq.w	r0, r0, #1
     96a:	4770      	bx	lr
     96c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
     970:	d121      	bne.n	9b6 <__aeabi_d2f+0x7a>
     972:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
     976:	bfbc      	itt	lt
     978:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
     97c:	4770      	bxlt	lr
     97e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
     982:	ea4f 5252 	mov.w	r2, r2, lsr #21
     986:	f1c2 0218 	rsb	r2, r2, #24
     98a:	f1c2 0c20 	rsb	ip, r2, #32
     98e:	fa10 f30c 	lsls.w	r3, r0, ip
     992:	fa20 f002 	lsr.w	r0, r0, r2
     996:	bf18      	it	ne
     998:	f040 0001 	orrne.w	r0, r0, #1
     99c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
     9a0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
     9a4:	fa03 fc0c 	lsl.w	ip, r3, ip
     9a8:	ea40 000c 	orr.w	r0, r0, ip
     9ac:	fa23 f302 	lsr.w	r3, r3, r2
     9b0:	ea4f 0343 	mov.w	r3, r3, lsl #1
     9b4:	e7cc      	b.n	950 <__aeabi_d2f+0x14>
     9b6:	ea7f 5362 	mvns.w	r3, r2, asr #21
     9ba:	d107      	bne.n	9cc <__aeabi_d2f+0x90>
     9bc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
     9c0:	bf1e      	ittt	ne
     9c2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
     9c6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
     9ca:	4770      	bxne	lr
     9cc:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
     9d0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
     9d4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
     9d8:	4770      	bx	lr
     9da:	bf00      	nop

000009dc <__aeabi_uldivmod>:
     9dc:	b953      	cbnz	r3, 9f4 <__aeabi_uldivmod+0x18>
     9de:	b94a      	cbnz	r2, 9f4 <__aeabi_uldivmod+0x18>
     9e0:	2900      	cmp	r1, #0
     9e2:	bf08      	it	eq
     9e4:	2800      	cmpeq	r0, #0
     9e6:	bf1c      	itt	ne
     9e8:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
     9ec:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
     9f0:	f000 b80c 	b.w	a0c <__aeabi_idiv0>
     9f4:	f1ad 0c08 	sub.w	ip, sp, #8
     9f8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
     9fc:	f000 f8ce 	bl	b9c <__udivmoddi4>
     a00:	f8dd e004 	ldr.w	lr, [sp, #4]
     a04:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     a08:	b004      	add	sp, #16
     a0a:	4770      	bx	lr

00000a0c <__aeabi_idiv0>:
     a0c:	4770      	bx	lr
     a0e:	bf00      	nop

00000a10 <__gedf2>:
     a10:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
     a14:	e006      	b.n	a24 <__cmpdf2+0x4>
     a16:	bf00      	nop

00000a18 <__ledf2>:
     a18:	f04f 0c01 	mov.w	ip, #1
     a1c:	e002      	b.n	a24 <__cmpdf2+0x4>
     a1e:	bf00      	nop

00000a20 <__cmpdf2>:
     a20:	f04f 0c01 	mov.w	ip, #1
     a24:	f84d cd04 	str.w	ip, [sp, #-4]!
     a28:	ea4f 0c41 	mov.w	ip, r1, lsl #1
     a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
     a30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
     a34:	bf18      	it	ne
     a36:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
     a3a:	d01b      	beq.n	a74 <__cmpdf2+0x54>
     a3c:	b001      	add	sp, #4
     a3e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
     a42:	bf0c      	ite	eq
     a44:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
     a48:	ea91 0f03 	teqne	r1, r3
     a4c:	bf02      	ittt	eq
     a4e:	ea90 0f02 	teqeq	r0, r2
     a52:	2000      	moveq	r0, #0
     a54:	4770      	bxeq	lr
     a56:	f110 0f00 	cmn.w	r0, #0
     a5a:	ea91 0f03 	teq	r1, r3
     a5e:	bf58      	it	pl
     a60:	4299      	cmppl	r1, r3
     a62:	bf08      	it	eq
     a64:	4290      	cmpeq	r0, r2
     a66:	bf2c      	ite	cs
     a68:	17d8      	asrcs	r0, r3, #31
     a6a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
     a6e:	f040 0001 	orr.w	r0, r0, #1
     a72:	4770      	bx	lr
     a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
     a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
     a7c:	d102      	bne.n	a84 <__cmpdf2+0x64>
     a7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
     a82:	d107      	bne.n	a94 <__cmpdf2+0x74>
     a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
     a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
     a8c:	d1d6      	bne.n	a3c <__cmpdf2+0x1c>
     a8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
     a92:	d0d3      	beq.n	a3c <__cmpdf2+0x1c>
     a94:	f85d 0b04 	ldr.w	r0, [sp], #4
     a98:	4770      	bx	lr
     a9a:	bf00      	nop

00000a9c <__aeabi_cdrcmple>:
     a9c:	4684      	mov	ip, r0
     a9e:	4610      	mov	r0, r2
     aa0:	4662      	mov	r2, ip
     aa2:	468c      	mov	ip, r1
     aa4:	4619      	mov	r1, r3
     aa6:	4663      	mov	r3, ip
     aa8:	e000      	b.n	aac <__aeabi_cdcmpeq>
     aaa:	bf00      	nop

00000aac <__aeabi_cdcmpeq>:
     aac:	b501      	push	{r0, lr}
     aae:	f7ff ffb7 	bl	a20 <__cmpdf2>
     ab2:	2800      	cmp	r0, #0
     ab4:	bf48      	it	mi
     ab6:	f110 0f00 	cmnmi.w	r0, #0
     aba:	bd01      	pop	{r0, pc}

00000abc <__aeabi_dcmpeq>:
     abc:	f84d ed08 	str.w	lr, [sp, #-8]!
     ac0:	f7ff fff4 	bl	aac <__aeabi_cdcmpeq>
     ac4:	bf0c      	ite	eq
     ac6:	2001      	moveq	r0, #1
     ac8:	2000      	movne	r0, #0
     aca:	f85d fb08 	ldr.w	pc, [sp], #8
     ace:	bf00      	nop

00000ad0 <__aeabi_dcmplt>:
     ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
     ad4:	f7ff ffea 	bl	aac <__aeabi_cdcmpeq>
     ad8:	bf34      	ite	cc
     ada:	2001      	movcc	r0, #1
     adc:	2000      	movcs	r0, #0
     ade:	f85d fb08 	ldr.w	pc, [sp], #8
     ae2:	bf00      	nop

00000ae4 <__aeabi_dcmple>:
     ae4:	f84d ed08 	str.w	lr, [sp, #-8]!
     ae8:	f7ff ffe0 	bl	aac <__aeabi_cdcmpeq>
     aec:	bf94      	ite	ls
     aee:	2001      	movls	r0, #1
     af0:	2000      	movhi	r0, #0
     af2:	f85d fb08 	ldr.w	pc, [sp], #8
     af6:	bf00      	nop

00000af8 <__aeabi_dcmpge>:
     af8:	f84d ed08 	str.w	lr, [sp, #-8]!
     afc:	f7ff ffce 	bl	a9c <__aeabi_cdrcmple>
     b00:	bf94      	ite	ls
     b02:	2001      	movls	r0, #1
     b04:	2000      	movhi	r0, #0
     b06:	f85d fb08 	ldr.w	pc, [sp], #8
     b0a:	bf00      	nop

00000b0c <__aeabi_dcmpgt>:
     b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
     b10:	f7ff ffc4 	bl	a9c <__aeabi_cdrcmple>
     b14:	bf34      	ite	cc
     b16:	2001      	movcc	r0, #1
     b18:	2000      	movcs	r0, #0
     b1a:	f85d fb08 	ldr.w	pc, [sp], #8
     b1e:	bf00      	nop

00000b20 <__aeabi_dcmpun>:
     b20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
     b24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
     b28:	d102      	bne.n	b30 <__aeabi_dcmpun+0x10>
     b2a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
     b2e:	d10a      	bne.n	b46 <__aeabi_dcmpun+0x26>
     b30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
     b34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
     b38:	d102      	bne.n	b40 <__aeabi_dcmpun+0x20>
     b3a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
     b3e:	d102      	bne.n	b46 <__aeabi_dcmpun+0x26>
     b40:	f04f 0000 	mov.w	r0, #0
     b44:	4770      	bx	lr
     b46:	f04f 0001 	mov.w	r0, #1
     b4a:	4770      	bx	lr

00000b4c <__aeabi_d2iz>:
     b4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
     b50:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
     b54:	d215      	bcs.n	b82 <__aeabi_d2iz+0x36>
     b56:	d511      	bpl.n	b7c <__aeabi_d2iz+0x30>
     b58:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
     b5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
     b60:	d912      	bls.n	b88 <__aeabi_d2iz+0x3c>
     b62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
     b66:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
     b6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
     b6e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
     b72:	fa23 f002 	lsr.w	r0, r3, r2
     b76:	bf18      	it	ne
     b78:	4240      	negne	r0, r0
     b7a:	4770      	bx	lr
     b7c:	f04f 0000 	mov.w	r0, #0
     b80:	4770      	bx	lr
     b82:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
     b86:	d105      	bne.n	b94 <__aeabi_d2iz+0x48>
     b88:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
     b8c:	bf08      	it	eq
     b8e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
     b92:	4770      	bx	lr
     b94:	f04f 0000 	mov.w	r0, #0
     b98:	4770      	bx	lr
     b9a:	bf00      	nop

00000b9c <__udivmoddi4>:
     b9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     ba0:	4607      	mov	r7, r0
     ba2:	468c      	mov	ip, r1
     ba4:	4608      	mov	r0, r1
     ba6:	9e09      	ldr	r6, [sp, #36]	; 0x24
     ba8:	4615      	mov	r5, r2
     baa:	463c      	mov	r4, r7
     bac:	4619      	mov	r1, r3
     bae:	2b00      	cmp	r3, #0
     bb0:	f040 80c6 	bne.w	d40 <__udivmoddi4+0x1a4>
     bb4:	4282      	cmp	r2, r0
     bb6:	fab2 f782 	clz	r7, r2
     bba:	d946      	bls.n	c4a <__udivmoddi4+0xae>
     bbc:	b14f      	cbz	r7, bd2 <__udivmoddi4+0x36>
     bbe:	f1c7 0e20 	rsb	lr, r7, #32
     bc2:	fa24 fe0e 	lsr.w	lr, r4, lr
     bc6:	fa00 f307 	lsl.w	r3, r0, r7
     bca:	40bd      	lsls	r5, r7
     bcc:	ea4e 0c03 	orr.w	ip, lr, r3
     bd0:	40bc      	lsls	r4, r7
     bd2:	ea4f 4815 	mov.w	r8, r5, lsr #16
     bd6:	fa1f fe85 	uxth.w	lr, r5
     bda:	fbbc f9f8 	udiv	r9, ip, r8
     bde:	0c22      	lsrs	r2, r4, #16
     be0:	fb08 c319 	mls	r3, r8, r9, ip
     be4:	fb09 fa0e 	mul.w	sl, r9, lr
     be8:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
     bec:	459a      	cmp	sl, r3
     bee:	d928      	bls.n	c42 <__udivmoddi4+0xa6>
     bf0:	18eb      	adds	r3, r5, r3
     bf2:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
     bf6:	d204      	bcs.n	c02 <__udivmoddi4+0x66>
     bf8:	459a      	cmp	sl, r3
     bfa:	d902      	bls.n	c02 <__udivmoddi4+0x66>
     bfc:	f1a9 0002 	sub.w	r0, r9, #2
     c00:	442b      	add	r3, r5
     c02:	eba3 030a 	sub.w	r3, r3, sl
     c06:	b2a4      	uxth	r4, r4
     c08:	fbb3 f2f8 	udiv	r2, r3, r8
     c0c:	fb08 3312 	mls	r3, r8, r2, r3
     c10:	fb02 fe0e 	mul.w	lr, r2, lr
     c14:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     c18:	45a6      	cmp	lr, r4
     c1a:	d914      	bls.n	c46 <__udivmoddi4+0xaa>
     c1c:	192c      	adds	r4, r5, r4
     c1e:	f102 33ff 	add.w	r3, r2, #4294967295	; 0xffffffff
     c22:	d203      	bcs.n	c2c <__udivmoddi4+0x90>
     c24:	45a6      	cmp	lr, r4
     c26:	d901      	bls.n	c2c <__udivmoddi4+0x90>
     c28:	1e93      	subs	r3, r2, #2
     c2a:	442c      	add	r4, r5
     c2c:	eba4 040e 	sub.w	r4, r4, lr
     c30:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
     c34:	b11e      	cbz	r6, c3e <__udivmoddi4+0xa2>
     c36:	40fc      	lsrs	r4, r7
     c38:	2300      	movs	r3, #0
     c3a:	6034      	str	r4, [r6, #0]
     c3c:	6073      	str	r3, [r6, #4]
     c3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
     c42:	4648      	mov	r0, r9
     c44:	e7dd      	b.n	c02 <__udivmoddi4+0x66>
     c46:	4613      	mov	r3, r2
     c48:	e7f0      	b.n	c2c <__udivmoddi4+0x90>
     c4a:	b902      	cbnz	r2, c4e <__udivmoddi4+0xb2>
     c4c:	deff      	udf	#255	; 0xff
     c4e:	bb87      	cbnz	r7, cb2 <__udivmoddi4+0x116>
     c50:	1a83      	subs	r3, r0, r2
     c52:	2101      	movs	r1, #1
     c54:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     c58:	b2aa      	uxth	r2, r5
     c5a:	fbb3 fcfe 	udiv	ip, r3, lr
     c5e:	0c20      	lsrs	r0, r4, #16
     c60:	fb0e 331c 	mls	r3, lr, ip, r3
     c64:	fb0c f802 	mul.w	r8, ip, r2
     c68:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
     c6c:	4598      	cmp	r8, r3
     c6e:	d963      	bls.n	d38 <__udivmoddi4+0x19c>
     c70:	18eb      	adds	r3, r5, r3
     c72:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
     c76:	d204      	bcs.n	c82 <__udivmoddi4+0xe6>
     c78:	4598      	cmp	r8, r3
     c7a:	d902      	bls.n	c82 <__udivmoddi4+0xe6>
     c7c:	f1ac 0002 	sub.w	r0, ip, #2
     c80:	442b      	add	r3, r5
     c82:	eba3 0308 	sub.w	r3, r3, r8
     c86:	b2a4      	uxth	r4, r4
     c88:	fbb3 fcfe 	udiv	ip, r3, lr
     c8c:	fb0e 331c 	mls	r3, lr, ip, r3
     c90:	fb0c f202 	mul.w	r2, ip, r2
     c94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     c98:	42a2      	cmp	r2, r4
     c9a:	d94f      	bls.n	d3c <__udivmoddi4+0x1a0>
     c9c:	192c      	adds	r4, r5, r4
     c9e:	f10c 33ff 	add.w	r3, ip, #4294967295	; 0xffffffff
     ca2:	d204      	bcs.n	cae <__udivmoddi4+0x112>
     ca4:	42a2      	cmp	r2, r4
     ca6:	d902      	bls.n	cae <__udivmoddi4+0x112>
     ca8:	f1ac 0302 	sub.w	r3, ip, #2
     cac:	442c      	add	r4, r5
     cae:	1aa4      	subs	r4, r4, r2
     cb0:	e7be      	b.n	c30 <__udivmoddi4+0x94>
     cb2:	f1c7 0c20 	rsb	ip, r7, #32
     cb6:	fa20 f80c 	lsr.w	r8, r0, ip
     cba:	fa00 f307 	lsl.w	r3, r0, r7
     cbe:	fa24 fc0c 	lsr.w	ip, r4, ip
     cc2:	40bd      	lsls	r5, r7
     cc4:	ea4c 0203 	orr.w	r2, ip, r3
     cc8:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     ccc:	b2ab      	uxth	r3, r5
     cce:	fbb8 fcfe 	udiv	ip, r8, lr
     cd2:	0c11      	lsrs	r1, r2, #16
     cd4:	fb0e 801c 	mls	r0, lr, ip, r8
     cd8:	fb0c f903 	mul.w	r9, ip, r3
     cdc:	ea41 4000 	orr.w	r0, r1, r0, lsl #16
     ce0:	4581      	cmp	r9, r0
     ce2:	fa04 f407 	lsl.w	r4, r4, r7
     ce6:	d923      	bls.n	d30 <__udivmoddi4+0x194>
     ce8:	1828      	adds	r0, r5, r0
     cea:	f10c 31ff 	add.w	r1, ip, #4294967295	; 0xffffffff
     cee:	d204      	bcs.n	cfa <__udivmoddi4+0x15e>
     cf0:	4581      	cmp	r9, r0
     cf2:	d902      	bls.n	cfa <__udivmoddi4+0x15e>
     cf4:	f1ac 0102 	sub.w	r1, ip, #2
     cf8:	4428      	add	r0, r5
     cfa:	eba0 0009 	sub.w	r0, r0, r9
     cfe:	b292      	uxth	r2, r2
     d00:	fbb0 fcfe 	udiv	ip, r0, lr
     d04:	fb0e 001c 	mls	r0, lr, ip, r0
     d08:	fb0c f803 	mul.w	r8, ip, r3
     d0c:	ea42 4300 	orr.w	r3, r2, r0, lsl #16
     d10:	4598      	cmp	r8, r3
     d12:	d90f      	bls.n	d34 <__udivmoddi4+0x198>
     d14:	18eb      	adds	r3, r5, r3
     d16:	f10c 32ff 	add.w	r2, ip, #4294967295	; 0xffffffff
     d1a:	d204      	bcs.n	d26 <__udivmoddi4+0x18a>
     d1c:	4598      	cmp	r8, r3
     d1e:	d902      	bls.n	d26 <__udivmoddi4+0x18a>
     d20:	f1ac 0202 	sub.w	r2, ip, #2
     d24:	442b      	add	r3, r5
     d26:	eba3 0308 	sub.w	r3, r3, r8
     d2a:	ea42 4101 	orr.w	r1, r2, r1, lsl #16
     d2e:	e791      	b.n	c54 <__udivmoddi4+0xb8>
     d30:	4661      	mov	r1, ip
     d32:	e7e2      	b.n	cfa <__udivmoddi4+0x15e>
     d34:	4662      	mov	r2, ip
     d36:	e7f6      	b.n	d26 <__udivmoddi4+0x18a>
     d38:	4660      	mov	r0, ip
     d3a:	e7a2      	b.n	c82 <__udivmoddi4+0xe6>
     d3c:	4663      	mov	r3, ip
     d3e:	e7b6      	b.n	cae <__udivmoddi4+0x112>
     d40:	4283      	cmp	r3, r0
     d42:	d905      	bls.n	d50 <__udivmoddi4+0x1b4>
     d44:	b10e      	cbz	r6, d4a <__udivmoddi4+0x1ae>
     d46:	e9c6 7000 	strd	r7, r0, [r6]
     d4a:	2100      	movs	r1, #0
     d4c:	4608      	mov	r0, r1
     d4e:	e776      	b.n	c3e <__udivmoddi4+0xa2>
     d50:	fab3 f183 	clz	r1, r3
     d54:	b981      	cbnz	r1, d78 <__udivmoddi4+0x1dc>
     d56:	4283      	cmp	r3, r0
     d58:	d301      	bcc.n	d5e <__udivmoddi4+0x1c2>
     d5a:	42ba      	cmp	r2, r7
     d5c:	d80a      	bhi.n	d74 <__udivmoddi4+0x1d8>
     d5e:	1abc      	subs	r4, r7, r2
     d60:	eb60 0303 	sbc.w	r3, r0, r3
     d64:	2001      	movs	r0, #1
     d66:	469c      	mov	ip, r3
     d68:	2e00      	cmp	r6, #0
     d6a:	d068      	beq.n	e3e <__udivmoddi4+0x2a2>
     d6c:	e9c6 4c00 	strd	r4, ip, [r6]
     d70:	2100      	movs	r1, #0
     d72:	e764      	b.n	c3e <__udivmoddi4+0xa2>
     d74:	4608      	mov	r0, r1
     d76:	e7f7      	b.n	d68 <__udivmoddi4+0x1cc>
     d78:	f1c1 0c20 	rsb	ip, r1, #32
     d7c:	408b      	lsls	r3, r1
     d7e:	fa22 f40c 	lsr.w	r4, r2, ip
     d82:	431c      	orrs	r4, r3
     d84:	fa02 f501 	lsl.w	r5, r2, r1
     d88:	fa00 f301 	lsl.w	r3, r0, r1
     d8c:	fa27 f20c 	lsr.w	r2, r7, ip
     d90:	fa20 fb0c 	lsr.w	fp, r0, ip
     d94:	ea4f 4914 	mov.w	r9, r4, lsr #16
     d98:	4313      	orrs	r3, r2
     d9a:	fbbb f8f9 	udiv	r8, fp, r9
     d9e:	fa1f fe84 	uxth.w	lr, r4
     da2:	fb09 bb18 	mls	fp, r9, r8, fp
     da6:	0c1a      	lsrs	r2, r3, #16
     da8:	fb08 fa0e 	mul.w	sl, r8, lr
     dac:	ea42 420b 	orr.w	r2, r2, fp, lsl #16
     db0:	4592      	cmp	sl, r2
     db2:	fa07 f701 	lsl.w	r7, r7, r1
     db6:	d93e      	bls.n	e36 <__udivmoddi4+0x29a>
     db8:	18a2      	adds	r2, r4, r2
     dba:	f108 30ff 	add.w	r0, r8, #4294967295	; 0xffffffff
     dbe:	d204      	bcs.n	dca <__udivmoddi4+0x22e>
     dc0:	4592      	cmp	sl, r2
     dc2:	d902      	bls.n	dca <__udivmoddi4+0x22e>
     dc4:	f1a8 0002 	sub.w	r0, r8, #2
     dc8:	4422      	add	r2, r4
     dca:	eba2 020a 	sub.w	r2, r2, sl
     dce:	b29b      	uxth	r3, r3
     dd0:	fbb2 f8f9 	udiv	r8, r2, r9
     dd4:	fb09 2218 	mls	r2, r9, r8, r2
     dd8:	fb08 fe0e 	mul.w	lr, r8, lr
     ddc:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
     de0:	4596      	cmp	lr, r2
     de2:	d92a      	bls.n	e3a <__udivmoddi4+0x29e>
     de4:	18a2      	adds	r2, r4, r2
     de6:	f108 33ff 	add.w	r3, r8, #4294967295	; 0xffffffff
     dea:	d204      	bcs.n	df6 <__udivmoddi4+0x25a>
     dec:	4596      	cmp	lr, r2
     dee:	d902      	bls.n	df6 <__udivmoddi4+0x25a>
     df0:	f1a8 0302 	sub.w	r3, r8, #2
     df4:	4422      	add	r2, r4
     df6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
     dfa:	fba0 9305 	umull	r9, r3, r0, r5
     dfe:	eba2 020e 	sub.w	r2, r2, lr
     e02:	429a      	cmp	r2, r3
     e04:	46ce      	mov	lr, r9
     e06:	4698      	mov	r8, r3
     e08:	d302      	bcc.n	e10 <__udivmoddi4+0x274>
     e0a:	d106      	bne.n	e1a <__udivmoddi4+0x27e>
     e0c:	454f      	cmp	r7, r9
     e0e:	d204      	bcs.n	e1a <__udivmoddi4+0x27e>
     e10:	ebb9 0e05 	subs.w	lr, r9, r5
     e14:	eb63 0804 	sbc.w	r8, r3, r4
     e18:	3801      	subs	r0, #1
     e1a:	b186      	cbz	r6, e3e <__udivmoddi4+0x2a2>
     e1c:	ebb7 030e 	subs.w	r3, r7, lr
     e20:	eb62 0708 	sbc.w	r7, r2, r8
     e24:	fa07 fc0c 	lsl.w	ip, r7, ip
     e28:	40cb      	lsrs	r3, r1
     e2a:	ea4c 0303 	orr.w	r3, ip, r3
     e2e:	40cf      	lsrs	r7, r1
     e30:	e9c6 3700 	strd	r3, r7, [r6]
     e34:	e79c      	b.n	d70 <__udivmoddi4+0x1d4>
     e36:	4640      	mov	r0, r8
     e38:	e7c7      	b.n	dca <__udivmoddi4+0x22e>
     e3a:	4643      	mov	r3, r8
     e3c:	e7db      	b.n	df6 <__udivmoddi4+0x25a>
     e3e:	4631      	mov	r1, r6
     e40:	e6fd      	b.n	c3e <__udivmoddi4+0xa2>

00000e42 <strcmp>:
     e42:	f810 2b01 	ldrb.w	r2, [r0], #1
     e46:	f811 3b01 	ldrb.w	r3, [r1], #1
     e4a:	2a01      	cmp	r2, #1
     e4c:	bf28      	it	cs
     e4e:	429a      	cmpcs	r2, r3
     e50:	d0f7      	beq.n	e42 <strcmp>
     e52:	1ad0      	subs	r0, r2, r3
     e54:	4770      	bx	lr

00000e56 <strlen>:
     e56:	4603      	mov	r3, r0
     e58:	f813 2b01 	ldrb.w	r2, [r3], #1
     e5c:	2a00      	cmp	r2, #0
     e5e:	d1fb      	bne.n	e58 <strlen+0x2>
     e60:	1a18      	subs	r0, r3, r0
     e62:	3801      	subs	r0, #1
     e64:	4770      	bx	lr
	...

00000e68 <__ieee754_acos>:
     e68:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
     e6c:	4cb2      	ldr	r4, [pc, #712]	; (1138 <CONFIG_FPROTECT_BLOCK_SIZE+0x138>)
     e6e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
     e72:	42a3      	cmp	r3, r4
     e74:	4607      	mov	r7, r0
     e76:	460e      	mov	r6, r1
     e78:	dd16      	ble.n	ea8 <__ieee754_acos+0x40>
     e7a:	f103 4340 	add.w	r3, r3, #3221225472	; 0xc0000000
     e7e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
     e82:	4303      	orrs	r3, r0
     e84:	d107      	bne.n	e96 <__ieee754_acos+0x2e>
     e86:	2900      	cmp	r1, #0
     e88:	f300 8202 	bgt.w	1290 <CONFIG_FPROTECT_BLOCK_SIZE+0x290>
     e8c:	a190      	add	r1, pc, #576	; (adr r1, 10d0 <CONFIG_FPROTECT_BLOCK_SIZE+0xd0>)
     e8e:	e9d1 0100 	ldrd	r0, r1, [r1]
     e92:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
     e96:	4602      	mov	r2, r0
     e98:	460b      	mov	r3, r1
     e9a:	f7ff f985 	bl	1a8 <__aeabi_dsub>
     e9e:	4602      	mov	r2, r0
     ea0:	460b      	mov	r3, r1
     ea2:	f7ff fc63 	bl	76c <__aeabi_ddiv>
     ea6:	e7f4      	b.n	e92 <__ieee754_acos+0x2a>
     ea8:	4ca4      	ldr	r4, [pc, #656]	; (113c <CONFIG_FPROTECT_BLOCK_SIZE+0x13c>)
     eaa:	42a3      	cmp	r3, r4
     eac:	f300 8083 	bgt.w	fb6 <__ieee754_acos+0x14e>
     eb0:	4aa3      	ldr	r2, [pc, #652]	; (1140 <CONFIG_FPROTECT_BLOCK_SIZE+0x140>)
     eb2:	4293      	cmp	r3, r2
     eb4:	f340 81ef 	ble.w	1296 <CONFIG_FPROTECT_BLOCK_SIZE+0x296>
     eb8:	4602      	mov	r2, r0
     eba:	460b      	mov	r3, r1
     ebc:	f7ff fb2c 	bl	518 <__aeabi_dmul>
     ec0:	a385      	add	r3, pc, #532	; (adr r3, 10d8 <CONFIG_FPROTECT_BLOCK_SIZE+0xd8>)
     ec2:	e9d3 2300 	ldrd	r2, r3, [r3]
     ec6:	4604      	mov	r4, r0
     ec8:	460d      	mov	r5, r1
     eca:	f7ff fb25 	bl	518 <__aeabi_dmul>
     ece:	a384      	add	r3, pc, #528	; (adr r3, 10e0 <CONFIG_FPROTECT_BLOCK_SIZE+0xe0>)
     ed0:	e9d3 2300 	ldrd	r2, r3, [r3]
     ed4:	f7ff f96a 	bl	1ac <__adddf3>
     ed8:	4622      	mov	r2, r4
     eda:	462b      	mov	r3, r5
     edc:	f7ff fb1c 	bl	518 <__aeabi_dmul>
     ee0:	a381      	add	r3, pc, #516	; (adr r3, 10e8 <CONFIG_FPROTECT_BLOCK_SIZE+0xe8>)
     ee2:	e9d3 2300 	ldrd	r2, r3, [r3]
     ee6:	f7ff f95f 	bl	1a8 <__aeabi_dsub>
     eea:	4622      	mov	r2, r4
     eec:	462b      	mov	r3, r5
     eee:	f7ff fb13 	bl	518 <__aeabi_dmul>
     ef2:	a37f      	add	r3, pc, #508	; (adr r3, 10f0 <CONFIG_FPROTECT_BLOCK_SIZE+0xf0>)
     ef4:	e9d3 2300 	ldrd	r2, r3, [r3]
     ef8:	f7ff f958 	bl	1ac <__adddf3>
     efc:	4622      	mov	r2, r4
     efe:	462b      	mov	r3, r5
     f00:	f7ff fb0a 	bl	518 <__aeabi_dmul>
     f04:	a37c      	add	r3, pc, #496	; (adr r3, 10f8 <CONFIG_FPROTECT_BLOCK_SIZE+0xf8>)
     f06:	e9d3 2300 	ldrd	r2, r3, [r3]
     f0a:	f7ff f94d 	bl	1a8 <__aeabi_dsub>
     f0e:	4622      	mov	r2, r4
     f10:	462b      	mov	r3, r5
     f12:	f7ff fb01 	bl	518 <__aeabi_dmul>
     f16:	a37a      	add	r3, pc, #488	; (adr r3, 1100 <CONFIG_FPROTECT_BLOCK_SIZE+0x100>)
     f18:	e9d3 2300 	ldrd	r2, r3, [r3]
     f1c:	f7ff f946 	bl	1ac <__adddf3>
     f20:	4622      	mov	r2, r4
     f22:	462b      	mov	r3, r5
     f24:	f7ff faf8 	bl	518 <__aeabi_dmul>
     f28:	a377      	add	r3, pc, #476	; (adr r3, 1108 <CONFIG_FPROTECT_BLOCK_SIZE+0x108>)
     f2a:	e9d3 2300 	ldrd	r2, r3, [r3]
     f2e:	4680      	mov	r8, r0
     f30:	4689      	mov	r9, r1
     f32:	4620      	mov	r0, r4
     f34:	4629      	mov	r1, r5
     f36:	f7ff faef 	bl	518 <__aeabi_dmul>
     f3a:	a375      	add	r3, pc, #468	; (adr r3, 1110 <CONFIG_FPROTECT_BLOCK_SIZE+0x110>)
     f3c:	e9d3 2300 	ldrd	r2, r3, [r3]
     f40:	f7ff f932 	bl	1a8 <__aeabi_dsub>
     f44:	4622      	mov	r2, r4
     f46:	462b      	mov	r3, r5
     f48:	f7ff fae6 	bl	518 <__aeabi_dmul>
     f4c:	a372      	add	r3, pc, #456	; (adr r3, 1118 <CONFIG_FPROTECT_BLOCK_SIZE+0x118>)
     f4e:	e9d3 2300 	ldrd	r2, r3, [r3]
     f52:	f7ff f92b 	bl	1ac <__adddf3>
     f56:	4622      	mov	r2, r4
     f58:	462b      	mov	r3, r5
     f5a:	f7ff fadd 	bl	518 <__aeabi_dmul>
     f5e:	a370      	add	r3, pc, #448	; (adr r3, 1120 <CONFIG_FPROTECT_BLOCK_SIZE+0x120>)
     f60:	e9d3 2300 	ldrd	r2, r3, [r3]
     f64:	f7ff f920 	bl	1a8 <__aeabi_dsub>
     f68:	4622      	mov	r2, r4
     f6a:	462b      	mov	r3, r5
     f6c:	f7ff fad4 	bl	518 <__aeabi_dmul>
     f70:	4b74      	ldr	r3, [pc, #464]	; (1144 <CONFIG_FPROTECT_BLOCK_SIZE+0x144>)
     f72:	2200      	movs	r2, #0
     f74:	f7ff f91a 	bl	1ac <__adddf3>
     f78:	4602      	mov	r2, r0
     f7a:	460b      	mov	r3, r1
     f7c:	4640      	mov	r0, r8
     f7e:	4649      	mov	r1, r9
     f80:	f7ff fbf4 	bl	76c <__aeabi_ddiv>
     f84:	463a      	mov	r2, r7
     f86:	4633      	mov	r3, r6
     f88:	f7ff fac6 	bl	518 <__aeabi_dmul>
     f8c:	4602      	mov	r2, r0
     f8e:	460b      	mov	r3, r1
     f90:	a165      	add	r1, pc, #404	; (adr r1, 1128 <CONFIG_FPROTECT_BLOCK_SIZE+0x128>)
     f92:	e9d1 0100 	ldrd	r0, r1, [r1]
     f96:	f7ff f907 	bl	1a8 <__aeabi_dsub>
     f9a:	4602      	mov	r2, r0
     f9c:	460b      	mov	r3, r1
     f9e:	4638      	mov	r0, r7
     fa0:	4631      	mov	r1, r6
     fa2:	f7ff f901 	bl	1a8 <__aeabi_dsub>
     fa6:	4602      	mov	r2, r0
     fa8:	460b      	mov	r3, r1
     faa:	a161      	add	r1, pc, #388	; (adr r1, 1130 <CONFIG_FPROTECT_BLOCK_SIZE+0x130>)
     fac:	e9d1 0100 	ldrd	r0, r1, [r1]
     fb0:	f7ff f8fa 	bl	1a8 <__aeabi_dsub>
     fb4:	e76d      	b.n	e92 <__ieee754_acos+0x2a>
     fb6:	2900      	cmp	r1, #0
     fb8:	f280 80c8 	bge.w	114c <CONFIG_FPROTECT_BLOCK_SIZE+0x14c>
     fbc:	4b61      	ldr	r3, [pc, #388]	; (1144 <CONFIG_FPROTECT_BLOCK_SIZE+0x144>)
     fbe:	2200      	movs	r2, #0
     fc0:	f7ff f8f4 	bl	1ac <__adddf3>
     fc4:	4b60      	ldr	r3, [pc, #384]	; (1148 <CONFIG_FPROTECT_BLOCK_SIZE+0x148>)
     fc6:	2200      	movs	r2, #0
     fc8:	f7ff faa6 	bl	518 <__aeabi_dmul>
     fcc:	a342      	add	r3, pc, #264	; (adr r3, 10d8 <CONFIG_FPROTECT_BLOCK_SIZE+0xd8>)
     fce:	e9d3 2300 	ldrd	r2, r3, [r3]
     fd2:	4604      	mov	r4, r0
     fd4:	460d      	mov	r5, r1
     fd6:	f7ff fa9f 	bl	518 <__aeabi_dmul>
     fda:	a341      	add	r3, pc, #260	; (adr r3, 10e0 <CONFIG_FPROTECT_BLOCK_SIZE+0xe0>)
     fdc:	e9d3 2300 	ldrd	r2, r3, [r3]
     fe0:	f7ff f8e4 	bl	1ac <__adddf3>
     fe4:	4622      	mov	r2, r4
     fe6:	462b      	mov	r3, r5
     fe8:	f7ff fa96 	bl	518 <__aeabi_dmul>
     fec:	a33e      	add	r3, pc, #248	; (adr r3, 10e8 <CONFIG_FPROTECT_BLOCK_SIZE+0xe8>)
     fee:	e9d3 2300 	ldrd	r2, r3, [r3]
     ff2:	f7ff f8d9 	bl	1a8 <__aeabi_dsub>
     ff6:	4622      	mov	r2, r4
     ff8:	462b      	mov	r3, r5
     ffa:	f7ff fa8d 	bl	518 <__aeabi_dmul>
     ffe:	a33c      	add	r3, pc, #240	; (adr r3, 10f0 <CONFIG_FPROTECT_BLOCK_SIZE+0xf0>)
    1000:	e9d3 2300 	ldrd	r2, r3, [r3]
    1004:	f7ff f8d2 	bl	1ac <__adddf3>
    1008:	4622      	mov	r2, r4
    100a:	462b      	mov	r3, r5
    100c:	f7ff fa84 	bl	518 <__aeabi_dmul>
    1010:	a339      	add	r3, pc, #228	; (adr r3, 10f8 <CONFIG_FPROTECT_BLOCK_SIZE+0xf8>)
    1012:	e9d3 2300 	ldrd	r2, r3, [r3]
    1016:	f7ff f8c7 	bl	1a8 <__aeabi_dsub>
    101a:	4622      	mov	r2, r4
    101c:	462b      	mov	r3, r5
    101e:	f7ff fa7b 	bl	518 <__aeabi_dmul>
    1022:	a337      	add	r3, pc, #220	; (adr r3, 1100 <CONFIG_FPROTECT_BLOCK_SIZE+0x100>)
    1024:	e9d3 2300 	ldrd	r2, r3, [r3]
    1028:	f7ff f8c0 	bl	1ac <__adddf3>
    102c:	4622      	mov	r2, r4
    102e:	462b      	mov	r3, r5
    1030:	f7ff fa72 	bl	518 <__aeabi_dmul>
    1034:	4680      	mov	r8, r0
    1036:	4689      	mov	r9, r1
    1038:	4620      	mov	r0, r4
    103a:	4629      	mov	r1, r5
    103c:	f00c f906 	bl	d24c <__ieee754_sqrt>
    1040:	a331      	add	r3, pc, #196	; (adr r3, 1108 <CONFIG_FPROTECT_BLOCK_SIZE+0x108>)
    1042:	e9d3 2300 	ldrd	r2, r3, [r3]
    1046:	4606      	mov	r6, r0
    1048:	460f      	mov	r7, r1
    104a:	4620      	mov	r0, r4
    104c:	4629      	mov	r1, r5
    104e:	f7ff fa63 	bl	518 <__aeabi_dmul>
    1052:	a32f      	add	r3, pc, #188	; (adr r3, 1110 <CONFIG_FPROTECT_BLOCK_SIZE+0x110>)
    1054:	e9d3 2300 	ldrd	r2, r3, [r3]
    1058:	f7ff f8a6 	bl	1a8 <__aeabi_dsub>
    105c:	4622      	mov	r2, r4
    105e:	462b      	mov	r3, r5
    1060:	f7ff fa5a 	bl	518 <__aeabi_dmul>
    1064:	a32c      	add	r3, pc, #176	; (adr r3, 1118 <CONFIG_FPROTECT_BLOCK_SIZE+0x118>)
    1066:	e9d3 2300 	ldrd	r2, r3, [r3]
    106a:	f7ff f89f 	bl	1ac <__adddf3>
    106e:	4622      	mov	r2, r4
    1070:	462b      	mov	r3, r5
    1072:	f7ff fa51 	bl	518 <__aeabi_dmul>
    1076:	a32a      	add	r3, pc, #168	; (adr r3, 1120 <CONFIG_FPROTECT_BLOCK_SIZE+0x120>)
    1078:	e9d3 2300 	ldrd	r2, r3, [r3]
    107c:	f7ff f894 	bl	1a8 <__aeabi_dsub>
    1080:	4622      	mov	r2, r4
    1082:	462b      	mov	r3, r5
    1084:	f7ff fa48 	bl	518 <__aeabi_dmul>
    1088:	4b2e      	ldr	r3, [pc, #184]	; (1144 <CONFIG_FPROTECT_BLOCK_SIZE+0x144>)
    108a:	2200      	movs	r2, #0
    108c:	f7ff f88e 	bl	1ac <__adddf3>
    1090:	4602      	mov	r2, r0
    1092:	460b      	mov	r3, r1
    1094:	4640      	mov	r0, r8
    1096:	4649      	mov	r1, r9
    1098:	f7ff fb68 	bl	76c <__aeabi_ddiv>
    109c:	4632      	mov	r2, r6
    109e:	463b      	mov	r3, r7
    10a0:	f7ff fa3a 	bl	518 <__aeabi_dmul>
    10a4:	a320      	add	r3, pc, #128	; (adr r3, 1128 <CONFIG_FPROTECT_BLOCK_SIZE+0x128>)
    10a6:	e9d3 2300 	ldrd	r2, r3, [r3]
    10aa:	f7ff f87d 	bl	1a8 <__aeabi_dsub>
    10ae:	4632      	mov	r2, r6
    10b0:	463b      	mov	r3, r7
    10b2:	f7ff f87b 	bl	1ac <__adddf3>
    10b6:	4602      	mov	r2, r0
    10b8:	460b      	mov	r3, r1
    10ba:	f7ff f877 	bl	1ac <__adddf3>
    10be:	4602      	mov	r2, r0
    10c0:	460b      	mov	r3, r1
    10c2:	a103      	add	r1, pc, #12	; (adr r1, 10d0 <CONFIG_FPROTECT_BLOCK_SIZE+0xd0>)
    10c4:	e9d1 0100 	ldrd	r0, r1, [r1]
    10c8:	e772      	b.n	fb0 <__ieee754_acos+0x148>
    10ca:	bf00      	nop
    10cc:	f3af 8000 	nop.w
    10d0:	54442d18 	.word	0x54442d18
    10d4:	400921fb 	.word	0x400921fb
    10d8:	0dfdf709 	.word	0x0dfdf709
    10dc:	3f023de1 	.word	0x3f023de1
    10e0:	7501b288 	.word	0x7501b288
    10e4:	3f49efe0 	.word	0x3f49efe0
    10e8:	b5688f3b 	.word	0xb5688f3b
    10ec:	3fa48228 	.word	0x3fa48228
    10f0:	0e884455 	.word	0x0e884455
    10f4:	3fc9c155 	.word	0x3fc9c155
    10f8:	03eb6f7d 	.word	0x03eb6f7d
    10fc:	3fd4d612 	.word	0x3fd4d612
    1100:	55555555 	.word	0x55555555
    1104:	3fc55555 	.word	0x3fc55555
    1108:	b12e9282 	.word	0xb12e9282
    110c:	3fb3b8c5 	.word	0x3fb3b8c5
    1110:	1b8d0159 	.word	0x1b8d0159
    1114:	3fe6066c 	.word	0x3fe6066c
    1118:	9c598ac8 	.word	0x9c598ac8
    111c:	40002ae5 	.word	0x40002ae5
    1120:	1c8a2d4b 	.word	0x1c8a2d4b
    1124:	40033a27 	.word	0x40033a27
    1128:	33145c07 	.word	0x33145c07
    112c:	3c91a626 	.word	0x3c91a626
    1130:	54442d18 	.word	0x54442d18
    1134:	3ff921fb 	.word	0x3ff921fb
    1138:	3fefffff 	.word	0x3fefffff
    113c:	3fdfffff 	.word	0x3fdfffff
    1140:	3c600000 	.word	0x3c600000
    1144:	3ff00000 	.word	0x3ff00000
    1148:	3fe00000 	.word	0x3fe00000
    114c:	4602      	mov	r2, r0
    114e:	460b      	mov	r3, r1
    1150:	2000      	movs	r0, #0
    1152:	4969      	ldr	r1, [pc, #420]	; (12f8 <CONFIG_FPROTECT_BLOCK_SIZE+0x2f8>)
    1154:	f7ff f828 	bl	1a8 <__aeabi_dsub>
    1158:	4b68      	ldr	r3, [pc, #416]	; (12fc <CONFIG_FPROTECT_BLOCK_SIZE+0x2fc>)
    115a:	2200      	movs	r2, #0
    115c:	f7ff f9dc 	bl	518 <__aeabi_dmul>
    1160:	4604      	mov	r4, r0
    1162:	460d      	mov	r5, r1
    1164:	f00c f872 	bl	d24c <__ieee754_sqrt>
    1168:	a34d      	add	r3, pc, #308	; (adr r3, 12a0 <CONFIG_FPROTECT_BLOCK_SIZE+0x2a0>)
    116a:	e9d3 2300 	ldrd	r2, r3, [r3]
    116e:	4689      	mov	r9, r1
    1170:	4680      	mov	r8, r0
    1172:	4629      	mov	r1, r5
    1174:	4620      	mov	r0, r4
    1176:	f7ff f9cf 	bl	518 <__aeabi_dmul>
    117a:	a34b      	add	r3, pc, #300	; (adr r3, 12a8 <CONFIG_FPROTECT_BLOCK_SIZE+0x2a8>)
    117c:	e9d3 2300 	ldrd	r2, r3, [r3]
    1180:	f7ff f814 	bl	1ac <__adddf3>
    1184:	4622      	mov	r2, r4
    1186:	462b      	mov	r3, r5
    1188:	f7ff f9c6 	bl	518 <__aeabi_dmul>
    118c:	a348      	add	r3, pc, #288	; (adr r3, 12b0 <CONFIG_FPROTECT_BLOCK_SIZE+0x2b0>)
    118e:	e9d3 2300 	ldrd	r2, r3, [r3]
    1192:	f7ff f809 	bl	1a8 <__aeabi_dsub>
    1196:	4622      	mov	r2, r4
    1198:	462b      	mov	r3, r5
    119a:	f7ff f9bd 	bl	518 <__aeabi_dmul>
    119e:	a346      	add	r3, pc, #280	; (adr r3, 12b8 <CONFIG_FPROTECT_BLOCK_SIZE+0x2b8>)
    11a0:	e9d3 2300 	ldrd	r2, r3, [r3]
    11a4:	f7ff f802 	bl	1ac <__adddf3>
    11a8:	4622      	mov	r2, r4
    11aa:	462b      	mov	r3, r5
    11ac:	f7ff f9b4 	bl	518 <__aeabi_dmul>
    11b0:	a343      	add	r3, pc, #268	; (adr r3, 12c0 <CONFIG_FPROTECT_BLOCK_SIZE+0x2c0>)
    11b2:	e9d3 2300 	ldrd	r2, r3, [r3]
    11b6:	f7fe fff7 	bl	1a8 <__aeabi_dsub>
    11ba:	4622      	mov	r2, r4
    11bc:	462b      	mov	r3, r5
    11be:	f7ff f9ab 	bl	518 <__aeabi_dmul>
    11c2:	a341      	add	r3, pc, #260	; (adr r3, 12c8 <CONFIG_FPROTECT_BLOCK_SIZE+0x2c8>)
    11c4:	e9d3 2300 	ldrd	r2, r3, [r3]
    11c8:	f7fe fff0 	bl	1ac <__adddf3>
    11cc:	4622      	mov	r2, r4
    11ce:	462b      	mov	r3, r5
    11d0:	f7ff f9a2 	bl	518 <__aeabi_dmul>
    11d4:	a33e      	add	r3, pc, #248	; (adr r3, 12d0 <CONFIG_FPROTECT_BLOCK_SIZE+0x2d0>)
    11d6:	e9d3 2300 	ldrd	r2, r3, [r3]
    11da:	4682      	mov	sl, r0
    11dc:	468b      	mov	fp, r1
    11de:	4620      	mov	r0, r4
    11e0:	4629      	mov	r1, r5
    11e2:	f7ff f999 	bl	518 <__aeabi_dmul>
    11e6:	a33c      	add	r3, pc, #240	; (adr r3, 12d8 <CONFIG_FPROTECT_BLOCK_SIZE+0x2d8>)
    11e8:	e9d3 2300 	ldrd	r2, r3, [r3]
    11ec:	f7fe ffdc 	bl	1a8 <__aeabi_dsub>
    11f0:	4622      	mov	r2, r4
    11f2:	462b      	mov	r3, r5
    11f4:	f7ff f990 	bl	518 <__aeabi_dmul>
    11f8:	a339      	add	r3, pc, #228	; (adr r3, 12e0 <CONFIG_FPROTECT_BLOCK_SIZE+0x2e0>)
    11fa:	e9d3 2300 	ldrd	r2, r3, [r3]
    11fe:	f7fe ffd5 	bl	1ac <__adddf3>
    1202:	4622      	mov	r2, r4
    1204:	462b      	mov	r3, r5
    1206:	f7ff f987 	bl	518 <__aeabi_dmul>
    120a:	a337      	add	r3, pc, #220	; (adr r3, 12e8 <CONFIG_FPROTECT_BLOCK_SIZE+0x2e8>)
    120c:	e9d3 2300 	ldrd	r2, r3, [r3]
    1210:	f7fe ffca 	bl	1a8 <__aeabi_dsub>
    1214:	4622      	mov	r2, r4
    1216:	462b      	mov	r3, r5
    1218:	f7ff f97e 	bl	518 <__aeabi_dmul>
    121c:	4b36      	ldr	r3, [pc, #216]	; (12f8 <CONFIG_FPROTECT_BLOCK_SIZE+0x2f8>)
    121e:	2200      	movs	r2, #0
    1220:	f7fe ffc4 	bl	1ac <__adddf3>
    1224:	4602      	mov	r2, r0
    1226:	460b      	mov	r3, r1
    1228:	4650      	mov	r0, sl
    122a:	4659      	mov	r1, fp
    122c:	f7ff fa9e 	bl	76c <__aeabi_ddiv>
    1230:	4642      	mov	r2, r8
    1232:	464b      	mov	r3, r9
    1234:	f7ff f970 	bl	518 <__aeabi_dmul>
    1238:	2600      	movs	r6, #0
    123a:	4682      	mov	sl, r0
    123c:	468b      	mov	fp, r1
    123e:	4632      	mov	r2, r6
    1240:	464b      	mov	r3, r9
    1242:	4630      	mov	r0, r6
    1244:	4649      	mov	r1, r9
    1246:	f7ff f967 	bl	518 <__aeabi_dmul>
    124a:	4602      	mov	r2, r0
    124c:	460b      	mov	r3, r1
    124e:	4620      	mov	r0, r4
    1250:	4629      	mov	r1, r5
    1252:	f7fe ffa9 	bl	1a8 <__aeabi_dsub>
    1256:	4632      	mov	r2, r6
    1258:	4604      	mov	r4, r0
    125a:	460d      	mov	r5, r1
    125c:	464b      	mov	r3, r9
    125e:	4640      	mov	r0, r8
    1260:	4649      	mov	r1, r9
    1262:	f7fe ffa3 	bl	1ac <__adddf3>
    1266:	4602      	mov	r2, r0
    1268:	460b      	mov	r3, r1
    126a:	4620      	mov	r0, r4
    126c:	4629      	mov	r1, r5
    126e:	f7ff fa7d 	bl	76c <__aeabi_ddiv>
    1272:	4602      	mov	r2, r0
    1274:	460b      	mov	r3, r1
    1276:	4650      	mov	r0, sl
    1278:	4659      	mov	r1, fp
    127a:	f7fe ff97 	bl	1ac <__adddf3>
    127e:	4632      	mov	r2, r6
    1280:	464b      	mov	r3, r9
    1282:	f7fe ff93 	bl	1ac <__adddf3>
    1286:	4602      	mov	r2, r0
    1288:	460b      	mov	r3, r1
    128a:	f7fe ff8f 	bl	1ac <__adddf3>
    128e:	e600      	b.n	e92 <__ieee754_acos+0x2a>
    1290:	2000      	movs	r0, #0
    1292:	2100      	movs	r1, #0
    1294:	e5fd      	b.n	e92 <__ieee754_acos+0x2a>
    1296:	a116      	add	r1, pc, #88	; (adr r1, 12f0 <CONFIG_FPROTECT_BLOCK_SIZE+0x2f0>)
    1298:	e9d1 0100 	ldrd	r0, r1, [r1]
    129c:	e5f9      	b.n	e92 <__ieee754_acos+0x2a>
    129e:	bf00      	nop
    12a0:	0dfdf709 	.word	0x0dfdf709
    12a4:	3f023de1 	.word	0x3f023de1
    12a8:	7501b288 	.word	0x7501b288
    12ac:	3f49efe0 	.word	0x3f49efe0
    12b0:	b5688f3b 	.word	0xb5688f3b
    12b4:	3fa48228 	.word	0x3fa48228
    12b8:	0e884455 	.word	0x0e884455
    12bc:	3fc9c155 	.word	0x3fc9c155
    12c0:	03eb6f7d 	.word	0x03eb6f7d
    12c4:	3fd4d612 	.word	0x3fd4d612
    12c8:	55555555 	.word	0x55555555
    12cc:	3fc55555 	.word	0x3fc55555
    12d0:	b12e9282 	.word	0xb12e9282
    12d4:	3fb3b8c5 	.word	0x3fb3b8c5
    12d8:	1b8d0159 	.word	0x1b8d0159
    12dc:	3fe6066c 	.word	0x3fe6066c
    12e0:	9c598ac8 	.word	0x9c598ac8
    12e4:	40002ae5 	.word	0x40002ae5
    12e8:	1c8a2d4b 	.word	0x1c8a2d4b
    12ec:	40033a27 	.word	0x40033a27
    12f0:	54442d18 	.word	0x54442d18
    12f4:	3ff921fb 	.word	0x3ff921fb
    12f8:	3ff00000 	.word	0x3ff00000
    12fc:	3fe00000 	.word	0x3fe00000

00001300 <__ieee754_pow>:
    1300:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1304:	b093      	sub	sp, #76	; 0x4c
    1306:	e9cd 2302 	strd	r2, r3, [sp, #8]
    130a:	e9dd 2602 	ldrd	r2, r6, [sp, #8]
    130e:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
    1312:	ea55 0302 	orrs.w	r3, r5, r2
    1316:	4607      	mov	r7, r0
    1318:	4688      	mov	r8, r1
    131a:	f000 84bf 	beq.w	1c9c <__ieee754_pow+0x99c>
    131e:	4b7e      	ldr	r3, [pc, #504]	; (1518 <__ieee754_pow+0x218>)
    1320:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
    1324:	429c      	cmp	r4, r3
    1326:	4689      	mov	r9, r1
    1328:	4682      	mov	sl, r0
    132a:	dc09      	bgt.n	1340 <__ieee754_pow+0x40>
    132c:	d103      	bne.n	1336 <__ieee754_pow+0x36>
    132e:	b978      	cbnz	r0, 1350 <__ieee754_pow+0x50>
    1330:	42a5      	cmp	r5, r4
    1332:	dd02      	ble.n	133a <__ieee754_pow+0x3a>
    1334:	e00c      	b.n	1350 <__ieee754_pow+0x50>
    1336:	429d      	cmp	r5, r3
    1338:	dc02      	bgt.n	1340 <__ieee754_pow+0x40>
    133a:	429d      	cmp	r5, r3
    133c:	d10e      	bne.n	135c <__ieee754_pow+0x5c>
    133e:	b16a      	cbz	r2, 135c <__ieee754_pow+0x5c>
    1340:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
    1344:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
    1348:	ea54 030a 	orrs.w	r3, r4, sl
    134c:	f000 84a6 	beq.w	1c9c <__ieee754_pow+0x99c>
    1350:	4872      	ldr	r0, [pc, #456]	; (151c <__ieee754_pow+0x21c>)
    1352:	b013      	add	sp, #76	; 0x4c
    1354:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1358:	f00c b826 	b.w	d3a8 <nan>
    135c:	f1b9 0f00 	cmp.w	r9, #0
    1360:	da39      	bge.n	13d6 <__ieee754_pow+0xd6>
    1362:	4b6f      	ldr	r3, [pc, #444]	; (1520 <__ieee754_pow+0x220>)
    1364:	429d      	cmp	r5, r3
    1366:	dc54      	bgt.n	1412 <__ieee754_pow+0x112>
    1368:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
    136c:	429d      	cmp	r5, r3
    136e:	f340 84a6 	ble.w	1cbe <__ieee754_pow+0x9be>
    1372:	152b      	asrs	r3, r5, #20
    1374:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
    1378:	2b14      	cmp	r3, #20
    137a:	dd0f      	ble.n	139c <__ieee754_pow+0x9c>
    137c:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
    1380:	fa22 f103 	lsr.w	r1, r2, r3
    1384:	fa01 f303 	lsl.w	r3, r1, r3
    1388:	4293      	cmp	r3, r2
    138a:	f040 8498 	bne.w	1cbe <__ieee754_pow+0x9be>
    138e:	f001 0101 	and.w	r1, r1, #1
    1392:	f1c1 0302 	rsb	r3, r1, #2
    1396:	9300      	str	r3, [sp, #0]
    1398:	b182      	cbz	r2, 13bc <__ieee754_pow+0xbc>
    139a:	e05e      	b.n	145a <__ieee754_pow+0x15a>
    139c:	2a00      	cmp	r2, #0
    139e:	d15a      	bne.n	1456 <__ieee754_pow+0x156>
    13a0:	f1c3 0314 	rsb	r3, r3, #20
    13a4:	fa45 f103 	asr.w	r1, r5, r3
    13a8:	fa01 f303 	lsl.w	r3, r1, r3
    13ac:	42ab      	cmp	r3, r5
    13ae:	f040 8483 	bne.w	1cb8 <__ieee754_pow+0x9b8>
    13b2:	f001 0101 	and.w	r1, r1, #1
    13b6:	f1c1 0302 	rsb	r3, r1, #2
    13ba:	9300      	str	r3, [sp, #0]
    13bc:	4b59      	ldr	r3, [pc, #356]	; (1524 <__ieee754_pow+0x224>)
    13be:	429d      	cmp	r5, r3
    13c0:	d130      	bne.n	1424 <__ieee754_pow+0x124>
    13c2:	2e00      	cmp	r6, #0
    13c4:	f280 8474 	bge.w	1cb0 <__ieee754_pow+0x9b0>
    13c8:	4956      	ldr	r1, [pc, #344]	; (1524 <__ieee754_pow+0x224>)
    13ca:	463a      	mov	r2, r7
    13cc:	4643      	mov	r3, r8
    13ce:	2000      	movs	r0, #0
    13d0:	f7ff f9cc 	bl	76c <__aeabi_ddiv>
    13d4:	e02f      	b.n	1436 <__ieee754_pow+0x136>
    13d6:	2300      	movs	r3, #0
    13d8:	9300      	str	r3, [sp, #0]
    13da:	2a00      	cmp	r2, #0
    13dc:	d13d      	bne.n	145a <__ieee754_pow+0x15a>
    13de:	4b4e      	ldr	r3, [pc, #312]	; (1518 <__ieee754_pow+0x218>)
    13e0:	429d      	cmp	r5, r3
    13e2:	d1eb      	bne.n	13bc <__ieee754_pow+0xbc>
    13e4:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
    13e8:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
    13ec:	ea53 030a 	orrs.w	r3, r3, sl
    13f0:	f000 8454 	beq.w	1c9c <__ieee754_pow+0x99c>
    13f4:	4b4c      	ldr	r3, [pc, #304]	; (1528 <__ieee754_pow+0x228>)
    13f6:	429c      	cmp	r4, r3
    13f8:	dd0d      	ble.n	1416 <__ieee754_pow+0x116>
    13fa:	2e00      	cmp	r6, #0
    13fc:	f280 8454 	bge.w	1ca8 <__ieee754_pow+0x9a8>
    1400:	f04f 0b00 	mov.w	fp, #0
    1404:	f04f 0c00 	mov.w	ip, #0
    1408:	4658      	mov	r0, fp
    140a:	4661      	mov	r1, ip
    140c:	b013      	add	sp, #76	; 0x4c
    140e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    1412:	2302      	movs	r3, #2
    1414:	e7e0      	b.n	13d8 <__ieee754_pow+0xd8>
    1416:	2e00      	cmp	r6, #0
    1418:	daf2      	bge.n	1400 <__ieee754_pow+0x100>
    141a:	e9dd b302 	ldrd	fp, r3, [sp, #8]
    141e:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
    1422:	e7f1      	b.n	1408 <__ieee754_pow+0x108>
    1424:	f1b6 4f80 	cmp.w	r6, #1073741824	; 0x40000000
    1428:	d108      	bne.n	143c <__ieee754_pow+0x13c>
    142a:	463a      	mov	r2, r7
    142c:	4643      	mov	r3, r8
    142e:	4638      	mov	r0, r7
    1430:	4641      	mov	r1, r8
    1432:	f7ff f871 	bl	518 <__aeabi_dmul>
    1436:	4683      	mov	fp, r0
    1438:	468c      	mov	ip, r1
    143a:	e7e5      	b.n	1408 <__ieee754_pow+0x108>
    143c:	4b3b      	ldr	r3, [pc, #236]	; (152c <__ieee754_pow+0x22c>)
    143e:	429e      	cmp	r6, r3
    1440:	d10b      	bne.n	145a <__ieee754_pow+0x15a>
    1442:	f1b9 0f00 	cmp.w	r9, #0
    1446:	db08      	blt.n	145a <__ieee754_pow+0x15a>
    1448:	4638      	mov	r0, r7
    144a:	4641      	mov	r1, r8
    144c:	b013      	add	sp, #76	; 0x4c
    144e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1452:	f00b befb 	b.w	d24c <__ieee754_sqrt>
    1456:	2300      	movs	r3, #0
    1458:	9300      	str	r3, [sp, #0]
    145a:	4638      	mov	r0, r7
    145c:	4641      	mov	r1, r8
    145e:	f00e ffe2 	bl	10426 <fabs>
    1462:	4683      	mov	fp, r0
    1464:	468c      	mov	ip, r1
    1466:	f1ba 0f00 	cmp.w	sl, #0
    146a:	d129      	bne.n	14c0 <__ieee754_pow+0x1c0>
    146c:	b124      	cbz	r4, 1478 <__ieee754_pow+0x178>
    146e:	4b2d      	ldr	r3, [pc, #180]	; (1524 <__ieee754_pow+0x224>)
    1470:	f029 4240 	bic.w	r2, r9, #3221225472	; 0xc0000000
    1474:	429a      	cmp	r2, r3
    1476:	d123      	bne.n	14c0 <__ieee754_pow+0x1c0>
    1478:	2e00      	cmp	r6, #0
    147a:	da07      	bge.n	148c <__ieee754_pow+0x18c>
    147c:	465a      	mov	r2, fp
    147e:	4663      	mov	r3, ip
    1480:	4928      	ldr	r1, [pc, #160]	; (1524 <__ieee754_pow+0x224>)
    1482:	2000      	movs	r0, #0
    1484:	f7ff f972 	bl	76c <__aeabi_ddiv>
    1488:	4683      	mov	fp, r0
    148a:	468c      	mov	ip, r1
    148c:	f1b9 0f00 	cmp.w	r9, #0
    1490:	daba      	bge.n	1408 <__ieee754_pow+0x108>
    1492:	9b00      	ldr	r3, [sp, #0]
    1494:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
    1498:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
    149c:	4323      	orrs	r3, r4
    149e:	d108      	bne.n	14b2 <__ieee754_pow+0x1b2>
    14a0:	465a      	mov	r2, fp
    14a2:	4663      	mov	r3, ip
    14a4:	4658      	mov	r0, fp
    14a6:	4661      	mov	r1, ip
    14a8:	f7fe fe7e 	bl	1a8 <__aeabi_dsub>
    14ac:	4602      	mov	r2, r0
    14ae:	460b      	mov	r3, r1
    14b0:	e78e      	b.n	13d0 <__ieee754_pow+0xd0>
    14b2:	9b00      	ldr	r3, [sp, #0]
    14b4:	2b01      	cmp	r3, #1
    14b6:	d1a7      	bne.n	1408 <__ieee754_pow+0x108>
    14b8:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
    14bc:	469c      	mov	ip, r3
    14be:	e7a3      	b.n	1408 <__ieee754_pow+0x108>
    14c0:	ea4f 73d9 	mov.w	r3, r9, lsr #31
    14c4:	3b01      	subs	r3, #1
    14c6:	930c      	str	r3, [sp, #48]	; 0x30
    14c8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    14ca:	9b00      	ldr	r3, [sp, #0]
    14cc:	4313      	orrs	r3, r2
    14ce:	d104      	bne.n	14da <__ieee754_pow+0x1da>
    14d0:	463a      	mov	r2, r7
    14d2:	4643      	mov	r3, r8
    14d4:	4638      	mov	r0, r7
    14d6:	4641      	mov	r1, r8
    14d8:	e7e6      	b.n	14a8 <__ieee754_pow+0x1a8>
    14da:	4b15      	ldr	r3, [pc, #84]	; (1530 <__ieee754_pow+0x230>)
    14dc:	429d      	cmp	r5, r3
    14de:	f340 80f9 	ble.w	16d4 <__ieee754_pow+0x3d4>
    14e2:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
    14e6:	429d      	cmp	r5, r3
    14e8:	4b0f      	ldr	r3, [pc, #60]	; (1528 <__ieee754_pow+0x228>)
    14ea:	dd09      	ble.n	1500 <__ieee754_pow+0x200>
    14ec:	429c      	cmp	r4, r3
    14ee:	dc0c      	bgt.n	150a <__ieee754_pow+0x20a>
    14f0:	2e00      	cmp	r6, #0
    14f2:	da85      	bge.n	1400 <__ieee754_pow+0x100>
    14f4:	a306      	add	r3, pc, #24	; (adr r3, 1510 <__ieee754_pow+0x210>)
    14f6:	e9d3 2300 	ldrd	r2, r3, [r3]
    14fa:	4610      	mov	r0, r2
    14fc:	4619      	mov	r1, r3
    14fe:	e798      	b.n	1432 <__ieee754_pow+0x132>
    1500:	429c      	cmp	r4, r3
    1502:	dbf5      	blt.n	14f0 <__ieee754_pow+0x1f0>
    1504:	4b07      	ldr	r3, [pc, #28]	; (1524 <__ieee754_pow+0x224>)
    1506:	429c      	cmp	r4, r3
    1508:	dd14      	ble.n	1534 <__ieee754_pow+0x234>
    150a:	2e00      	cmp	r6, #0
    150c:	dcf2      	bgt.n	14f4 <__ieee754_pow+0x1f4>
    150e:	e777      	b.n	1400 <__ieee754_pow+0x100>
    1510:	8800759c 	.word	0x8800759c
    1514:	7e37e43c 	.word	0x7e37e43c
    1518:	7ff00000 	.word	0x7ff00000
    151c:	000132de 	.word	0x000132de
    1520:	433fffff 	.word	0x433fffff
    1524:	3ff00000 	.word	0x3ff00000
    1528:	3fefffff 	.word	0x3fefffff
    152c:	3fe00000 	.word	0x3fe00000
    1530:	41e00000 	.word	0x41e00000
    1534:	4661      	mov	r1, ip
    1536:	4b62      	ldr	r3, [pc, #392]	; (16c0 <__ieee754_pow+0x3c0>)
    1538:	2200      	movs	r2, #0
    153a:	4658      	mov	r0, fp
    153c:	f7fe fe34 	bl	1a8 <__aeabi_dsub>
    1540:	a355      	add	r3, pc, #340	; (adr r3, 1698 <__ieee754_pow+0x398>)
    1542:	e9d3 2300 	ldrd	r2, r3, [r3]
    1546:	4604      	mov	r4, r0
    1548:	460d      	mov	r5, r1
    154a:	f7fe ffe5 	bl	518 <__aeabi_dmul>
    154e:	a354      	add	r3, pc, #336	; (adr r3, 16a0 <__ieee754_pow+0x3a0>)
    1550:	e9d3 2300 	ldrd	r2, r3, [r3]
    1554:	4606      	mov	r6, r0
    1556:	460f      	mov	r7, r1
    1558:	4620      	mov	r0, r4
    155a:	4629      	mov	r1, r5
    155c:	f7fe ffdc 	bl	518 <__aeabi_dmul>
    1560:	4b58      	ldr	r3, [pc, #352]	; (16c4 <__ieee754_pow+0x3c4>)
    1562:	4682      	mov	sl, r0
    1564:	468b      	mov	fp, r1
    1566:	2200      	movs	r2, #0
    1568:	4620      	mov	r0, r4
    156a:	4629      	mov	r1, r5
    156c:	f7fe ffd4 	bl	518 <__aeabi_dmul>
    1570:	4602      	mov	r2, r0
    1572:	460b      	mov	r3, r1
    1574:	a14c      	add	r1, pc, #304	; (adr r1, 16a8 <__ieee754_pow+0x3a8>)
    1576:	e9d1 0100 	ldrd	r0, r1, [r1]
    157a:	f7fe fe15 	bl	1a8 <__aeabi_dsub>
    157e:	4622      	mov	r2, r4
    1580:	462b      	mov	r3, r5
    1582:	f7fe ffc9 	bl	518 <__aeabi_dmul>
    1586:	4602      	mov	r2, r0
    1588:	460b      	mov	r3, r1
    158a:	2000      	movs	r0, #0
    158c:	494e      	ldr	r1, [pc, #312]	; (16c8 <__ieee754_pow+0x3c8>)
    158e:	f7fe fe0b 	bl	1a8 <__aeabi_dsub>
    1592:	4622      	mov	r2, r4
    1594:	462b      	mov	r3, r5
    1596:	4680      	mov	r8, r0
    1598:	4689      	mov	r9, r1
    159a:	4620      	mov	r0, r4
    159c:	4629      	mov	r1, r5
    159e:	f7fe ffbb 	bl	518 <__aeabi_dmul>
    15a2:	4602      	mov	r2, r0
    15a4:	460b      	mov	r3, r1
    15a6:	4640      	mov	r0, r8
    15a8:	4649      	mov	r1, r9
    15aa:	f7fe ffb5 	bl	518 <__aeabi_dmul>
    15ae:	a340      	add	r3, pc, #256	; (adr r3, 16b0 <__ieee754_pow+0x3b0>)
    15b0:	e9d3 2300 	ldrd	r2, r3, [r3]
    15b4:	f7fe ffb0 	bl	518 <__aeabi_dmul>
    15b8:	4602      	mov	r2, r0
    15ba:	460b      	mov	r3, r1
    15bc:	4650      	mov	r0, sl
    15be:	4659      	mov	r1, fp
    15c0:	f7fe fdf2 	bl	1a8 <__aeabi_dsub>
    15c4:	4602      	mov	r2, r0
    15c6:	460b      	mov	r3, r1
    15c8:	4604      	mov	r4, r0
    15ca:	460d      	mov	r5, r1
    15cc:	4630      	mov	r0, r6
    15ce:	4639      	mov	r1, r7
    15d0:	f7fe fdec 	bl	1ac <__adddf3>
    15d4:	f04f 0a00 	mov.w	sl, #0
    15d8:	4632      	mov	r2, r6
    15da:	463b      	mov	r3, r7
    15dc:	4650      	mov	r0, sl
    15de:	468b      	mov	fp, r1
    15e0:	f7fe fde2 	bl	1a8 <__aeabi_dsub>
    15e4:	4602      	mov	r2, r0
    15e6:	460b      	mov	r3, r1
    15e8:	4620      	mov	r0, r4
    15ea:	4629      	mov	r1, r5
    15ec:	f7fe fddc 	bl	1a8 <__aeabi_dsub>
    15f0:	9b00      	ldr	r3, [sp, #0]
    15f2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    15f4:	3b01      	subs	r3, #1
    15f6:	4313      	orrs	r3, r2
    15f8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
    15fc:	bf0c      	ite	eq
    15fe:	4b33      	ldreq	r3, [pc, #204]	; (16cc <__ieee754_pow+0x3cc>)
    1600:	4b2f      	ldrne	r3, [pc, #188]	; (16c0 <__ieee754_pow+0x3c0>)
    1602:	2600      	movs	r6, #0
    1604:	2200      	movs	r2, #0
    1606:	e9cd 2300 	strd	r2, r3, [sp]
    160a:	4604      	mov	r4, r0
    160c:	460d      	mov	r5, r1
    160e:	4632      	mov	r2, r6
    1610:	463b      	mov	r3, r7
    1612:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    1616:	f7fe fdc7 	bl	1a8 <__aeabi_dsub>
    161a:	4652      	mov	r2, sl
    161c:	465b      	mov	r3, fp
    161e:	f7fe ff7b 	bl	518 <__aeabi_dmul>
    1622:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    1626:	4680      	mov	r8, r0
    1628:	4689      	mov	r9, r1
    162a:	4620      	mov	r0, r4
    162c:	4629      	mov	r1, r5
    162e:	f7fe ff73 	bl	518 <__aeabi_dmul>
    1632:	4602      	mov	r2, r0
    1634:	460b      	mov	r3, r1
    1636:	4640      	mov	r0, r8
    1638:	4649      	mov	r1, r9
    163a:	f7fe fdb7 	bl	1ac <__adddf3>
    163e:	4632      	mov	r2, r6
    1640:	463b      	mov	r3, r7
    1642:	4680      	mov	r8, r0
    1644:	4689      	mov	r9, r1
    1646:	4650      	mov	r0, sl
    1648:	4659      	mov	r1, fp
    164a:	f7fe ff65 	bl	518 <__aeabi_dmul>
    164e:	460b      	mov	r3, r1
    1650:	4604      	mov	r4, r0
    1652:	460d      	mov	r5, r1
    1654:	4602      	mov	r2, r0
    1656:	4649      	mov	r1, r9
    1658:	4640      	mov	r0, r8
    165a:	e9cd 4502 	strd	r4, r5, [sp, #8]
    165e:	f7fe fda5 	bl	1ac <__adddf3>
    1662:	4b1b      	ldr	r3, [pc, #108]	; (16d0 <__ieee754_pow+0x3d0>)
    1664:	4299      	cmp	r1, r3
    1666:	4682      	mov	sl, r0
    1668:	460f      	mov	r7, r1
    166a:	460e      	mov	r6, r1
    166c:	f340 82ef 	ble.w	1c4e <__ieee754_pow+0x94e>
    1670:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
    1674:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
    1678:	4303      	orrs	r3, r0
    167a:	f000 81e9 	beq.w	1a50 <__ieee754_pow+0x750>
    167e:	a30e      	add	r3, pc, #56	; (adr r3, 16b8 <__ieee754_pow+0x3b8>)
    1680:	e9d3 2300 	ldrd	r2, r3, [r3]
    1684:	e9dd 0100 	ldrd	r0, r1, [sp]
    1688:	f7fe ff46 	bl	518 <__aeabi_dmul>
    168c:	a30a      	add	r3, pc, #40	; (adr r3, 16b8 <__ieee754_pow+0x3b8>)
    168e:	e9d3 2300 	ldrd	r2, r3, [r3]
    1692:	e6ce      	b.n	1432 <__ieee754_pow+0x132>
    1694:	f3af 8000 	nop.w
    1698:	60000000 	.word	0x60000000
    169c:	3ff71547 	.word	0x3ff71547
    16a0:	f85ddf44 	.word	0xf85ddf44
    16a4:	3e54ae0b 	.word	0x3e54ae0b
    16a8:	55555555 	.word	0x55555555
    16ac:	3fd55555 	.word	0x3fd55555
    16b0:	652b82fe 	.word	0x652b82fe
    16b4:	3ff71547 	.word	0x3ff71547
    16b8:	8800759c 	.word	0x8800759c
    16bc:	7e37e43c 	.word	0x7e37e43c
    16c0:	3ff00000 	.word	0x3ff00000
    16c4:	3fd00000 	.word	0x3fd00000
    16c8:	3fe00000 	.word	0x3fe00000
    16cc:	bff00000 	.word	0xbff00000
    16d0:	408fffff 	.word	0x408fffff
    16d4:	4bd4      	ldr	r3, [pc, #848]	; (1a28 <__ieee754_pow+0x728>)
    16d6:	ea09 0303 	and.w	r3, r9, r3
    16da:	2200      	movs	r2, #0
    16dc:	b943      	cbnz	r3, 16f0 <__ieee754_pow+0x3f0>
    16de:	4658      	mov	r0, fp
    16e0:	4bd2      	ldr	r3, [pc, #840]	; (1a2c <__ieee754_pow+0x72c>)
    16e2:	4661      	mov	r1, ip
    16e4:	f7fe ff18 	bl	518 <__aeabi_dmul>
    16e8:	f06f 0234 	mvn.w	r2, #52	; 0x34
    16ec:	4683      	mov	fp, r0
    16ee:	460c      	mov	r4, r1
    16f0:	1523      	asrs	r3, r4, #20
    16f2:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
    16f6:	4413      	add	r3, r2
    16f8:	930b      	str	r3, [sp, #44]	; 0x2c
    16fa:	4bcd      	ldr	r3, [pc, #820]	; (1a30 <__ieee754_pow+0x730>)
    16fc:	f3c4 0413 	ubfx	r4, r4, #0, #20
    1700:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
    1704:	429c      	cmp	r4, r3
    1706:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
    170a:	dd08      	ble.n	171e <__ieee754_pow+0x41e>
    170c:	4bc9      	ldr	r3, [pc, #804]	; (1a34 <__ieee754_pow+0x734>)
    170e:	429c      	cmp	r4, r3
    1710:	f340 819c 	ble.w	1a4c <__ieee754_pow+0x74c>
    1714:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    1716:	3301      	adds	r3, #1
    1718:	930b      	str	r3, [sp, #44]	; 0x2c
    171a:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
    171e:	2600      	movs	r6, #0
    1720:	00f3      	lsls	r3, r6, #3
    1722:	930d      	str	r3, [sp, #52]	; 0x34
    1724:	4bc4      	ldr	r3, [pc, #784]	; (1a38 <__ieee754_pow+0x738>)
    1726:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
    172a:	e9d3 3400 	ldrd	r3, r4, [r3]
    172e:	4658      	mov	r0, fp
    1730:	e9cd 3408 	strd	r3, r4, [sp, #32]
    1734:	461a      	mov	r2, r3
    1736:	4629      	mov	r1, r5
    1738:	4623      	mov	r3, r4
    173a:	f7fe fd35 	bl	1a8 <__aeabi_dsub>
    173e:	46da      	mov	sl, fp
    1740:	4652      	mov	r2, sl
    1742:	462b      	mov	r3, r5
    1744:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
    1748:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    174c:	f7fe fd2e 	bl	1ac <__adddf3>
    1750:	4602      	mov	r2, r0
    1752:	460b      	mov	r3, r1
    1754:	2000      	movs	r0, #0
    1756:	49b9      	ldr	r1, [pc, #740]	; (1a3c <__ieee754_pow+0x73c>)
    1758:	f7ff f808 	bl	76c <__aeabi_ddiv>
    175c:	4602      	mov	r2, r0
    175e:	460b      	mov	r3, r1
    1760:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
    1764:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
    1768:	f7fe fed6 	bl	518 <__aeabi_dmul>
    176c:	e9cd 0106 	strd	r0, r1, [sp, #24]
    1770:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
    1774:	e9cd 3404 	strd	r3, r4, [sp, #16]
    1778:	2300      	movs	r3, #0
    177a:	9304      	str	r3, [sp, #16]
    177c:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
    1780:	46ab      	mov	fp, r5
    1782:	106d      	asrs	r5, r5, #1
    1784:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
    1788:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
    178c:	eb05 4386 	add.w	r3, r5, r6, lsl #18
    1790:	2200      	movs	r2, #0
    1792:	4640      	mov	r0, r8
    1794:	4649      	mov	r1, r9
    1796:	4614      	mov	r4, r2
    1798:	461d      	mov	r5, r3
    179a:	f7fe febd 	bl	518 <__aeabi_dmul>
    179e:	4602      	mov	r2, r0
    17a0:	460b      	mov	r3, r1
    17a2:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
    17a6:	f7fe fcff 	bl	1a8 <__aeabi_dsub>
    17aa:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
    17ae:	4606      	mov	r6, r0
    17b0:	460f      	mov	r7, r1
    17b2:	4620      	mov	r0, r4
    17b4:	4629      	mov	r1, r5
    17b6:	f7fe fcf7 	bl	1a8 <__aeabi_dsub>
    17ba:	4602      	mov	r2, r0
    17bc:	460b      	mov	r3, r1
    17be:	4650      	mov	r0, sl
    17c0:	4659      	mov	r1, fp
    17c2:	f7fe fcf1 	bl	1a8 <__aeabi_dsub>
    17c6:	4642      	mov	r2, r8
    17c8:	464b      	mov	r3, r9
    17ca:	f7fe fea5 	bl	518 <__aeabi_dmul>
    17ce:	4602      	mov	r2, r0
    17d0:	460b      	mov	r3, r1
    17d2:	4630      	mov	r0, r6
    17d4:	4639      	mov	r1, r7
    17d6:	f7fe fce7 	bl	1a8 <__aeabi_dsub>
    17da:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
    17de:	f7fe fe9b 	bl	518 <__aeabi_dmul>
    17e2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    17e6:	e9cd 0108 	strd	r0, r1, [sp, #32]
    17ea:	4610      	mov	r0, r2
    17ec:	4619      	mov	r1, r3
    17ee:	f7fe fe93 	bl	518 <__aeabi_dmul>
    17f2:	a37b      	add	r3, pc, #492	; (adr r3, 19e0 <__ieee754_pow+0x6e0>)
    17f4:	e9d3 2300 	ldrd	r2, r3, [r3]
    17f8:	4604      	mov	r4, r0
    17fa:	460d      	mov	r5, r1
    17fc:	f7fe fe8c 	bl	518 <__aeabi_dmul>
    1800:	a379      	add	r3, pc, #484	; (adr r3, 19e8 <__ieee754_pow+0x6e8>)
    1802:	e9d3 2300 	ldrd	r2, r3, [r3]
    1806:	f7fe fcd1 	bl	1ac <__adddf3>
    180a:	4622      	mov	r2, r4
    180c:	462b      	mov	r3, r5
    180e:	f7fe fe83 	bl	518 <__aeabi_dmul>
    1812:	a377      	add	r3, pc, #476	; (adr r3, 19f0 <__ieee754_pow+0x6f0>)
    1814:	e9d3 2300 	ldrd	r2, r3, [r3]
    1818:	f7fe fcc8 	bl	1ac <__adddf3>
    181c:	4622      	mov	r2, r4
    181e:	462b      	mov	r3, r5
    1820:	f7fe fe7a 	bl	518 <__aeabi_dmul>
    1824:	a374      	add	r3, pc, #464	; (adr r3, 19f8 <__ieee754_pow+0x6f8>)
    1826:	e9d3 2300 	ldrd	r2, r3, [r3]
    182a:	f7fe fcbf 	bl	1ac <__adddf3>
    182e:	4622      	mov	r2, r4
    1830:	462b      	mov	r3, r5
    1832:	f7fe fe71 	bl	518 <__aeabi_dmul>
    1836:	a372      	add	r3, pc, #456	; (adr r3, 1a00 <__ieee754_pow+0x700>)
    1838:	e9d3 2300 	ldrd	r2, r3, [r3]
    183c:	f7fe fcb6 	bl	1ac <__adddf3>
    1840:	4622      	mov	r2, r4
    1842:	462b      	mov	r3, r5
    1844:	f7fe fe68 	bl	518 <__aeabi_dmul>
    1848:	a36f      	add	r3, pc, #444	; (adr r3, 1a08 <__ieee754_pow+0x708>)
    184a:	e9d3 2300 	ldrd	r2, r3, [r3]
    184e:	f7fe fcad 	bl	1ac <__adddf3>
    1852:	4622      	mov	r2, r4
    1854:	4606      	mov	r6, r0
    1856:	460f      	mov	r7, r1
    1858:	462b      	mov	r3, r5
    185a:	4620      	mov	r0, r4
    185c:	4629      	mov	r1, r5
    185e:	f7fe fe5b 	bl	518 <__aeabi_dmul>
    1862:	4602      	mov	r2, r0
    1864:	460b      	mov	r3, r1
    1866:	4630      	mov	r0, r6
    1868:	4639      	mov	r1, r7
    186a:	f7fe fe55 	bl	518 <__aeabi_dmul>
    186e:	4642      	mov	r2, r8
    1870:	4604      	mov	r4, r0
    1872:	460d      	mov	r5, r1
    1874:	464b      	mov	r3, r9
    1876:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    187a:	f7fe fc97 	bl	1ac <__adddf3>
    187e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
    1882:	f7fe fe49 	bl	518 <__aeabi_dmul>
    1886:	4622      	mov	r2, r4
    1888:	462b      	mov	r3, r5
    188a:	f7fe fc8f 	bl	1ac <__adddf3>
    188e:	4642      	mov	r2, r8
    1890:	4606      	mov	r6, r0
    1892:	460f      	mov	r7, r1
    1894:	464b      	mov	r3, r9
    1896:	4640      	mov	r0, r8
    1898:	4649      	mov	r1, r9
    189a:	f7fe fe3d 	bl	518 <__aeabi_dmul>
    189e:	4b68      	ldr	r3, [pc, #416]	; (1a40 <__ieee754_pow+0x740>)
    18a0:	2200      	movs	r2, #0
    18a2:	4682      	mov	sl, r0
    18a4:	468b      	mov	fp, r1
    18a6:	f7fe fc81 	bl	1ac <__adddf3>
    18aa:	4632      	mov	r2, r6
    18ac:	463b      	mov	r3, r7
    18ae:	f7fe fc7d 	bl	1ac <__adddf3>
    18b2:	2400      	movs	r4, #0
    18b4:	460d      	mov	r5, r1
    18b6:	4622      	mov	r2, r4
    18b8:	460b      	mov	r3, r1
    18ba:	4640      	mov	r0, r8
    18bc:	4649      	mov	r1, r9
    18be:	f7fe fe2b 	bl	518 <__aeabi_dmul>
    18c2:	4b5f      	ldr	r3, [pc, #380]	; (1a40 <__ieee754_pow+0x740>)
    18c4:	4680      	mov	r8, r0
    18c6:	4689      	mov	r9, r1
    18c8:	2200      	movs	r2, #0
    18ca:	4620      	mov	r0, r4
    18cc:	4629      	mov	r1, r5
    18ce:	f7fe fc6b 	bl	1a8 <__aeabi_dsub>
    18d2:	4652      	mov	r2, sl
    18d4:	465b      	mov	r3, fp
    18d6:	f7fe fc67 	bl	1a8 <__aeabi_dsub>
    18da:	4602      	mov	r2, r0
    18dc:	460b      	mov	r3, r1
    18de:	4630      	mov	r0, r6
    18e0:	4639      	mov	r1, r7
    18e2:	f7fe fc61 	bl	1a8 <__aeabi_dsub>
    18e6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    18ea:	f7fe fe15 	bl	518 <__aeabi_dmul>
    18ee:	4622      	mov	r2, r4
    18f0:	4606      	mov	r6, r0
    18f2:	460f      	mov	r7, r1
    18f4:	462b      	mov	r3, r5
    18f6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    18fa:	f7fe fe0d 	bl	518 <__aeabi_dmul>
    18fe:	4602      	mov	r2, r0
    1900:	460b      	mov	r3, r1
    1902:	4630      	mov	r0, r6
    1904:	4639      	mov	r1, r7
    1906:	f7fe fc51 	bl	1ac <__adddf3>
    190a:	4606      	mov	r6, r0
    190c:	460f      	mov	r7, r1
    190e:	4602      	mov	r2, r0
    1910:	460b      	mov	r3, r1
    1912:	4640      	mov	r0, r8
    1914:	4649      	mov	r1, r9
    1916:	f7fe fc49 	bl	1ac <__adddf3>
    191a:	2400      	movs	r4, #0
    191c:	a33c      	add	r3, pc, #240	; (adr r3, 1a10 <__ieee754_pow+0x710>)
    191e:	e9d3 2300 	ldrd	r2, r3, [r3]
    1922:	4620      	mov	r0, r4
    1924:	460d      	mov	r5, r1
    1926:	f7fe fdf7 	bl	518 <__aeabi_dmul>
    192a:	4642      	mov	r2, r8
    192c:	e9cd 0106 	strd	r0, r1, [sp, #24]
    1930:	464b      	mov	r3, r9
    1932:	4620      	mov	r0, r4
    1934:	4629      	mov	r1, r5
    1936:	f7fe fc37 	bl	1a8 <__aeabi_dsub>
    193a:	4602      	mov	r2, r0
    193c:	460b      	mov	r3, r1
    193e:	4630      	mov	r0, r6
    1940:	4639      	mov	r1, r7
    1942:	f7fe fc31 	bl	1a8 <__aeabi_dsub>
    1946:	a334      	add	r3, pc, #208	; (adr r3, 1a18 <__ieee754_pow+0x718>)
    1948:	e9d3 2300 	ldrd	r2, r3, [r3]
    194c:	f7fe fde4 	bl	518 <__aeabi_dmul>
    1950:	a333      	add	r3, pc, #204	; (adr r3, 1a20 <__ieee754_pow+0x720>)
    1952:	e9d3 2300 	ldrd	r2, r3, [r3]
    1956:	4606      	mov	r6, r0
    1958:	460f      	mov	r7, r1
    195a:	4620      	mov	r0, r4
    195c:	4629      	mov	r1, r5
    195e:	f7fe fddb 	bl	518 <__aeabi_dmul>
    1962:	4602      	mov	r2, r0
    1964:	460b      	mov	r3, r1
    1966:	4630      	mov	r0, r6
    1968:	4639      	mov	r1, r7
    196a:	f7fe fc1f 	bl	1ac <__adddf3>
    196e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    1970:	4b34      	ldr	r3, [pc, #208]	; (1a44 <__ieee754_pow+0x744>)
    1972:	4413      	add	r3, r2
    1974:	e9d3 2300 	ldrd	r2, r3, [r3]
    1978:	f7fe fc18 	bl	1ac <__adddf3>
    197c:	4680      	mov	r8, r0
    197e:	980b      	ldr	r0, [sp, #44]	; 0x2c
    1980:	4689      	mov	r9, r1
    1982:	f7fe fd5f 	bl	444 <__aeabi_i2d>
    1986:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    1988:	4b2f      	ldr	r3, [pc, #188]	; (1a48 <__ieee754_pow+0x748>)
    198a:	4413      	add	r3, r2
    198c:	e9d3 6700 	ldrd	r6, r7, [r3]
    1990:	4604      	mov	r4, r0
    1992:	460d      	mov	r5, r1
    1994:	4642      	mov	r2, r8
    1996:	464b      	mov	r3, r9
    1998:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    199c:	f7fe fc06 	bl	1ac <__adddf3>
    19a0:	4632      	mov	r2, r6
    19a2:	463b      	mov	r3, r7
    19a4:	f7fe fc02 	bl	1ac <__adddf3>
    19a8:	4622      	mov	r2, r4
    19aa:	462b      	mov	r3, r5
    19ac:	f7fe fbfe 	bl	1ac <__adddf3>
    19b0:	f04f 0a00 	mov.w	sl, #0
    19b4:	4622      	mov	r2, r4
    19b6:	462b      	mov	r3, r5
    19b8:	4650      	mov	r0, sl
    19ba:	468b      	mov	fp, r1
    19bc:	f7fe fbf4 	bl	1a8 <__aeabi_dsub>
    19c0:	4632      	mov	r2, r6
    19c2:	463b      	mov	r3, r7
    19c4:	f7fe fbf0 	bl	1a8 <__aeabi_dsub>
    19c8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    19cc:	f7fe fbec 	bl	1a8 <__aeabi_dsub>
    19d0:	4602      	mov	r2, r0
    19d2:	460b      	mov	r3, r1
    19d4:	4640      	mov	r0, r8
    19d6:	4649      	mov	r1, r9
    19d8:	e608      	b.n	15ec <__ieee754_pow+0x2ec>
    19da:	bf00      	nop
    19dc:	f3af 8000 	nop.w
    19e0:	4a454eef 	.word	0x4a454eef
    19e4:	3fca7e28 	.word	0x3fca7e28
    19e8:	93c9db65 	.word	0x93c9db65
    19ec:	3fcd864a 	.word	0x3fcd864a
    19f0:	a91d4101 	.word	0xa91d4101
    19f4:	3fd17460 	.word	0x3fd17460
    19f8:	518f264d 	.word	0x518f264d
    19fc:	3fd55555 	.word	0x3fd55555
    1a00:	db6fabff 	.word	0xdb6fabff
    1a04:	3fdb6db6 	.word	0x3fdb6db6
    1a08:	33333303 	.word	0x33333303
    1a0c:	3fe33333 	.word	0x3fe33333
    1a10:	e0000000 	.word	0xe0000000
    1a14:	3feec709 	.word	0x3feec709
    1a18:	dc3a03fd 	.word	0xdc3a03fd
    1a1c:	3feec709 	.word	0x3feec709
    1a20:	145b01f5 	.word	0x145b01f5
    1a24:	be3e2fe0 	.word	0xbe3e2fe0
    1a28:	7ff00000 	.word	0x7ff00000
    1a2c:	43400000 	.word	0x43400000
    1a30:	0003988e 	.word	0x0003988e
    1a34:	000bb679 	.word	0x000bb679
    1a38:	00010df8 	.word	0x00010df8
    1a3c:	3ff00000 	.word	0x3ff00000
    1a40:	40080000 	.word	0x40080000
    1a44:	00010e18 	.word	0x00010e18
    1a48:	00010e08 	.word	0x00010e08
    1a4c:	2601      	movs	r6, #1
    1a4e:	e667      	b.n	1720 <__ieee754_pow+0x420>
    1a50:	a39d      	add	r3, pc, #628	; (adr r3, 1cc8 <__ieee754_pow+0x9c8>)
    1a52:	e9d3 2300 	ldrd	r2, r3, [r3]
    1a56:	4640      	mov	r0, r8
    1a58:	4649      	mov	r1, r9
    1a5a:	f7fe fba7 	bl	1ac <__adddf3>
    1a5e:	4622      	mov	r2, r4
    1a60:	e9cd 0104 	strd	r0, r1, [sp, #16]
    1a64:	462b      	mov	r3, r5
    1a66:	4650      	mov	r0, sl
    1a68:	4639      	mov	r1, r7
    1a6a:	f7fe fb9d 	bl	1a8 <__aeabi_dsub>
    1a6e:	4602      	mov	r2, r0
    1a70:	460b      	mov	r3, r1
    1a72:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    1a76:	f7ff f849 	bl	b0c <__aeabi_dcmpgt>
    1a7a:	2800      	cmp	r0, #0
    1a7c:	f47f adff 	bne.w	167e <__ieee754_pow+0x37e>
    1a80:	4aa5      	ldr	r2, [pc, #660]	; (1d18 <__ieee754_pow+0xa18>)
    1a82:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
    1a86:	4293      	cmp	r3, r2
    1a88:	f340 8103 	ble.w	1c92 <__ieee754_pow+0x992>
    1a8c:	151b      	asrs	r3, r3, #20
    1a8e:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
    1a92:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
    1a96:	fa4a f303 	asr.w	r3, sl, r3
    1a9a:	4433      	add	r3, r6
    1a9c:	f3c3 520a 	ubfx	r2, r3, #20, #11
    1aa0:	4f9e      	ldr	r7, [pc, #632]	; (1d1c <__ieee754_pow+0xa1c>)
    1aa2:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
    1aa6:	4117      	asrs	r7, r2
    1aa8:	f3c3 0a13 	ubfx	sl, r3, #0, #20
    1aac:	2000      	movs	r0, #0
    1aae:	ea23 0107 	bic.w	r1, r3, r7
    1ab2:	f1c2 0214 	rsb	r2, r2, #20
    1ab6:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
    1aba:	fa4a fa02 	asr.w	sl, sl, r2
    1abe:	2e00      	cmp	r6, #0
    1ac0:	4602      	mov	r2, r0
    1ac2:	460b      	mov	r3, r1
    1ac4:	4620      	mov	r0, r4
    1ac6:	4629      	mov	r1, r5
    1ac8:	bfb8      	it	lt
    1aca:	f1ca 0a00 	rsblt	sl, sl, #0
    1ace:	f7fe fb6b 	bl	1a8 <__aeabi_dsub>
    1ad2:	e9cd 0102 	strd	r0, r1, [sp, #8]
    1ad6:	4642      	mov	r2, r8
    1ad8:	464b      	mov	r3, r9
    1ada:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    1ade:	f7fe fb65 	bl	1ac <__adddf3>
    1ae2:	2400      	movs	r4, #0
    1ae4:	a37a      	add	r3, pc, #488	; (adr r3, 1cd0 <__ieee754_pow+0x9d0>)
    1ae6:	e9d3 2300 	ldrd	r2, r3, [r3]
    1aea:	4620      	mov	r0, r4
    1aec:	460d      	mov	r5, r1
    1aee:	f7fe fd13 	bl	518 <__aeabi_dmul>
    1af2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    1af6:	4606      	mov	r6, r0
    1af8:	460f      	mov	r7, r1
    1afa:	4620      	mov	r0, r4
    1afc:	4629      	mov	r1, r5
    1afe:	f7fe fb53 	bl	1a8 <__aeabi_dsub>
    1b02:	4602      	mov	r2, r0
    1b04:	460b      	mov	r3, r1
    1b06:	4640      	mov	r0, r8
    1b08:	4649      	mov	r1, r9
    1b0a:	f7fe fb4d 	bl	1a8 <__aeabi_dsub>
    1b0e:	a372      	add	r3, pc, #456	; (adr r3, 1cd8 <__ieee754_pow+0x9d8>)
    1b10:	e9d3 2300 	ldrd	r2, r3, [r3]
    1b14:	f7fe fd00 	bl	518 <__aeabi_dmul>
    1b18:	a371      	add	r3, pc, #452	; (adr r3, 1ce0 <__ieee754_pow+0x9e0>)
    1b1a:	e9d3 2300 	ldrd	r2, r3, [r3]
    1b1e:	4680      	mov	r8, r0
    1b20:	4689      	mov	r9, r1
    1b22:	4620      	mov	r0, r4
    1b24:	4629      	mov	r1, r5
    1b26:	f7fe fcf7 	bl	518 <__aeabi_dmul>
    1b2a:	4602      	mov	r2, r0
    1b2c:	460b      	mov	r3, r1
    1b2e:	4640      	mov	r0, r8
    1b30:	4649      	mov	r1, r9
    1b32:	f7fe fb3b 	bl	1ac <__adddf3>
    1b36:	4604      	mov	r4, r0
    1b38:	460d      	mov	r5, r1
    1b3a:	4602      	mov	r2, r0
    1b3c:	460b      	mov	r3, r1
    1b3e:	4630      	mov	r0, r6
    1b40:	4639      	mov	r1, r7
    1b42:	f7fe fb33 	bl	1ac <__adddf3>
    1b46:	4632      	mov	r2, r6
    1b48:	463b      	mov	r3, r7
    1b4a:	4680      	mov	r8, r0
    1b4c:	4689      	mov	r9, r1
    1b4e:	f7fe fb2b 	bl	1a8 <__aeabi_dsub>
    1b52:	4602      	mov	r2, r0
    1b54:	460b      	mov	r3, r1
    1b56:	4620      	mov	r0, r4
    1b58:	4629      	mov	r1, r5
    1b5a:	f7fe fb25 	bl	1a8 <__aeabi_dsub>
    1b5e:	4642      	mov	r2, r8
    1b60:	4606      	mov	r6, r0
    1b62:	460f      	mov	r7, r1
    1b64:	464b      	mov	r3, r9
    1b66:	4640      	mov	r0, r8
    1b68:	4649      	mov	r1, r9
    1b6a:	f7fe fcd5 	bl	518 <__aeabi_dmul>
    1b6e:	a35e      	add	r3, pc, #376	; (adr r3, 1ce8 <__ieee754_pow+0x9e8>)
    1b70:	e9d3 2300 	ldrd	r2, r3, [r3]
    1b74:	4604      	mov	r4, r0
    1b76:	460d      	mov	r5, r1
    1b78:	f7fe fcce 	bl	518 <__aeabi_dmul>
    1b7c:	a35c      	add	r3, pc, #368	; (adr r3, 1cf0 <__ieee754_pow+0x9f0>)
    1b7e:	e9d3 2300 	ldrd	r2, r3, [r3]
    1b82:	f7fe fb11 	bl	1a8 <__aeabi_dsub>
    1b86:	4622      	mov	r2, r4
    1b88:	462b      	mov	r3, r5
    1b8a:	f7fe fcc5 	bl	518 <__aeabi_dmul>
    1b8e:	a35a      	add	r3, pc, #360	; (adr r3, 1cf8 <__ieee754_pow+0x9f8>)
    1b90:	e9d3 2300 	ldrd	r2, r3, [r3]
    1b94:	f7fe fb0a 	bl	1ac <__adddf3>
    1b98:	4622      	mov	r2, r4
    1b9a:	462b      	mov	r3, r5
    1b9c:	f7fe fcbc 	bl	518 <__aeabi_dmul>
    1ba0:	a357      	add	r3, pc, #348	; (adr r3, 1d00 <__ieee754_pow+0xa00>)
    1ba2:	e9d3 2300 	ldrd	r2, r3, [r3]
    1ba6:	f7fe faff 	bl	1a8 <__aeabi_dsub>
    1baa:	4622      	mov	r2, r4
    1bac:	462b      	mov	r3, r5
    1bae:	f7fe fcb3 	bl	518 <__aeabi_dmul>
    1bb2:	a355      	add	r3, pc, #340	; (adr r3, 1d08 <__ieee754_pow+0xa08>)
    1bb4:	e9d3 2300 	ldrd	r2, r3, [r3]
    1bb8:	f7fe faf8 	bl	1ac <__adddf3>
    1bbc:	4622      	mov	r2, r4
    1bbe:	462b      	mov	r3, r5
    1bc0:	f7fe fcaa 	bl	518 <__aeabi_dmul>
    1bc4:	4602      	mov	r2, r0
    1bc6:	460b      	mov	r3, r1
    1bc8:	4640      	mov	r0, r8
    1bca:	4649      	mov	r1, r9
    1bcc:	f7fe faec 	bl	1a8 <__aeabi_dsub>
    1bd0:	4604      	mov	r4, r0
    1bd2:	460d      	mov	r5, r1
    1bd4:	4602      	mov	r2, r0
    1bd6:	460b      	mov	r3, r1
    1bd8:	4640      	mov	r0, r8
    1bda:	4649      	mov	r1, r9
    1bdc:	f7fe fc9c 	bl	518 <__aeabi_dmul>
    1be0:	2200      	movs	r2, #0
    1be2:	e9cd 0102 	strd	r0, r1, [sp, #8]
    1be6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1bea:	4620      	mov	r0, r4
    1bec:	4629      	mov	r1, r5
    1bee:	f7fe fadb 	bl	1a8 <__aeabi_dsub>
    1bf2:	4602      	mov	r2, r0
    1bf4:	460b      	mov	r3, r1
    1bf6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    1bfa:	f7fe fdb7 	bl	76c <__aeabi_ddiv>
    1bfe:	4632      	mov	r2, r6
    1c00:	4604      	mov	r4, r0
    1c02:	460d      	mov	r5, r1
    1c04:	463b      	mov	r3, r7
    1c06:	4640      	mov	r0, r8
    1c08:	4649      	mov	r1, r9
    1c0a:	f7fe fc85 	bl	518 <__aeabi_dmul>
    1c0e:	4632      	mov	r2, r6
    1c10:	463b      	mov	r3, r7
    1c12:	f7fe facb 	bl	1ac <__adddf3>
    1c16:	4602      	mov	r2, r0
    1c18:	460b      	mov	r3, r1
    1c1a:	4620      	mov	r0, r4
    1c1c:	4629      	mov	r1, r5
    1c1e:	f7fe fac3 	bl	1a8 <__aeabi_dsub>
    1c22:	4642      	mov	r2, r8
    1c24:	464b      	mov	r3, r9
    1c26:	f7fe fabf 	bl	1a8 <__aeabi_dsub>
    1c2a:	4602      	mov	r2, r0
    1c2c:	460b      	mov	r3, r1
    1c2e:	2000      	movs	r0, #0
    1c30:	493b      	ldr	r1, [pc, #236]	; (1d20 <__ieee754_pow+0xa20>)
    1c32:	f7fe fab9 	bl	1a8 <__aeabi_dsub>
    1c36:	eb01 540a 	add.w	r4, r1, sl, lsl #20
    1c3a:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    1c3e:	da2b      	bge.n	1c98 <__ieee754_pow+0x998>
    1c40:	4652      	mov	r2, sl
    1c42:	f000 f875 	bl	1d30 <scalbn>
    1c46:	e9dd 2300 	ldrd	r2, r3, [sp]
    1c4a:	f7ff bbf2 	b.w	1432 <__ieee754_pow+0x132>
    1c4e:	4b35      	ldr	r3, [pc, #212]	; (1d24 <__ieee754_pow+0xa24>)
    1c50:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
    1c54:	429f      	cmp	r7, r3
    1c56:	f77f af13 	ble.w	1a80 <__ieee754_pow+0x780>
    1c5a:	4b33      	ldr	r3, [pc, #204]	; (1d28 <__ieee754_pow+0xa28>)
    1c5c:	440b      	add	r3, r1
    1c5e:	4303      	orrs	r3, r0
    1c60:	d00b      	beq.n	1c7a <__ieee754_pow+0x97a>
    1c62:	a32b      	add	r3, pc, #172	; (adr r3, 1d10 <__ieee754_pow+0xa10>)
    1c64:	e9d3 2300 	ldrd	r2, r3, [r3]
    1c68:	e9dd 0100 	ldrd	r0, r1, [sp]
    1c6c:	f7fe fc54 	bl	518 <__aeabi_dmul>
    1c70:	a327      	add	r3, pc, #156	; (adr r3, 1d10 <__ieee754_pow+0xa10>)
    1c72:	e9d3 2300 	ldrd	r2, r3, [r3]
    1c76:	f7ff bbdc 	b.w	1432 <__ieee754_pow+0x132>
    1c7a:	4622      	mov	r2, r4
    1c7c:	462b      	mov	r3, r5
    1c7e:	f7fe fa93 	bl	1a8 <__aeabi_dsub>
    1c82:	4642      	mov	r2, r8
    1c84:	464b      	mov	r3, r9
    1c86:	f7fe ff37 	bl	af8 <__aeabi_dcmpge>
    1c8a:	2800      	cmp	r0, #0
    1c8c:	f43f aef8 	beq.w	1a80 <__ieee754_pow+0x780>
    1c90:	e7e7      	b.n	1c62 <__ieee754_pow+0x962>
    1c92:	f04f 0a00 	mov.w	sl, #0
    1c96:	e71e      	b.n	1ad6 <__ieee754_pow+0x7d6>
    1c98:	4621      	mov	r1, r4
    1c9a:	e7d4      	b.n	1c46 <__ieee754_pow+0x946>
    1c9c:	f8df c080 	ldr.w	ip, [pc, #128]	; 1d20 <__ieee754_pow+0xa20>
    1ca0:	f04f 0b00 	mov.w	fp, #0
    1ca4:	f7ff bbb0 	b.w	1408 <__ieee754_pow+0x108>
    1ca8:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
    1cac:	f7ff bbac 	b.w	1408 <__ieee754_pow+0x108>
    1cb0:	4638      	mov	r0, r7
    1cb2:	4641      	mov	r1, r8
    1cb4:	f7ff bbbf 	b.w	1436 <__ieee754_pow+0x136>
    1cb8:	9200      	str	r2, [sp, #0]
    1cba:	f7ff bb7f 	b.w	13bc <__ieee754_pow+0xbc>
    1cbe:	2300      	movs	r3, #0
    1cc0:	f7ff bb69 	b.w	1396 <__ieee754_pow+0x96>
    1cc4:	f3af 8000 	nop.w
    1cc8:	652b82fe 	.word	0x652b82fe
    1ccc:	3c971547 	.word	0x3c971547
    1cd0:	00000000 	.word	0x00000000
    1cd4:	3fe62e43 	.word	0x3fe62e43
    1cd8:	fefa39ef 	.word	0xfefa39ef
    1cdc:	3fe62e42 	.word	0x3fe62e42
    1ce0:	0ca86c39 	.word	0x0ca86c39
    1ce4:	be205c61 	.word	0xbe205c61
    1ce8:	72bea4d0 	.word	0x72bea4d0
    1cec:	3e663769 	.word	0x3e663769
    1cf0:	c5d26bf1 	.word	0xc5d26bf1
    1cf4:	3ebbbd41 	.word	0x3ebbbd41
    1cf8:	af25de2c 	.word	0xaf25de2c
    1cfc:	3f11566a 	.word	0x3f11566a
    1d00:	16bebd93 	.word	0x16bebd93
    1d04:	3f66c16c 	.word	0x3f66c16c
    1d08:	5555553e 	.word	0x5555553e
    1d0c:	3fc55555 	.word	0x3fc55555
    1d10:	c2f8f359 	.word	0xc2f8f359
    1d14:	01a56e1f 	.word	0x01a56e1f
    1d18:	3fe00000 	.word	0x3fe00000
    1d1c:	000fffff 	.word	0x000fffff
    1d20:	3ff00000 	.word	0x3ff00000
    1d24:	4090cbff 	.word	0x4090cbff
    1d28:	3f6f3400 	.word	0x3f6f3400
    1d2c:	00000000 	.word	0x00000000

00001d30 <scalbn>:
    1d30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1d32:	f3c1 560a 	ubfx	r6, r1, #20, #11
    1d36:	4604      	mov	r4, r0
    1d38:	460d      	mov	r5, r1
    1d3a:	4617      	mov	r7, r2
    1d3c:	460b      	mov	r3, r1
    1d3e:	b996      	cbnz	r6, 1d66 <scalbn+0x36>
    1d40:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
    1d44:	4303      	orrs	r3, r0
    1d46:	d039      	beq.n	1dbc <scalbn+0x8c>
    1d48:	4b33      	ldr	r3, [pc, #204]	; (1e18 <scalbn+0xe8>)
    1d4a:	2200      	movs	r2, #0
    1d4c:	f7fe fbe4 	bl	518 <__aeabi_dmul>
    1d50:	4b32      	ldr	r3, [pc, #200]	; (1e1c <scalbn+0xec>)
    1d52:	429f      	cmp	r7, r3
    1d54:	4604      	mov	r4, r0
    1d56:	460d      	mov	r5, r1
    1d58:	da0f      	bge.n	1d7a <scalbn+0x4a>
    1d5a:	a32b      	add	r3, pc, #172	; (adr r3, 1e08 <scalbn+0xd8>)
    1d5c:	e9d3 2300 	ldrd	r2, r3, [r3]
    1d60:	f7fe fbda 	bl	518 <__aeabi_dmul>
    1d64:	e006      	b.n	1d74 <scalbn+0x44>
    1d66:	f240 72ff 	movw	r2, #2047	; 0x7ff
    1d6a:	4296      	cmp	r6, r2
    1d6c:	d10a      	bne.n	1d84 <scalbn+0x54>
    1d6e:	4602      	mov	r2, r0
    1d70:	f7fe fa1c 	bl	1ac <__adddf3>
    1d74:	4604      	mov	r4, r0
    1d76:	460d      	mov	r5, r1
    1d78:	e020      	b.n	1dbc <scalbn+0x8c>
    1d7a:	460b      	mov	r3, r1
    1d7c:	f3c1 510a 	ubfx	r1, r1, #20, #11
    1d80:	f1a1 0636 	sub.w	r6, r1, #54	; 0x36
    1d84:	19b9      	adds	r1, r7, r6
    1d86:	f240 72fe 	movw	r2, #2046	; 0x7fe
    1d8a:	4291      	cmp	r1, r2
    1d8c:	dd0e      	ble.n	1dac <scalbn+0x7c>
    1d8e:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
    1d92:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
    1d96:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
    1d9a:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
    1d9e:	a31c      	add	r3, pc, #112	; (adr r3, 1e10 <scalbn+0xe0>)
    1da0:	e9d3 2300 	ldrd	r2, r3, [r3]
    1da4:	481e      	ldr	r0, [pc, #120]	; (1e20 <scalbn+0xf0>)
    1da6:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
    1daa:	e7d9      	b.n	1d60 <scalbn+0x30>
    1dac:	2900      	cmp	r1, #0
    1dae:	dd08      	ble.n	1dc2 <scalbn+0x92>
    1db0:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
    1db4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
    1db8:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
    1dbc:	4620      	mov	r0, r4
    1dbe:	4629      	mov	r1, r5
    1dc0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1dc2:	f111 0f35 	cmn.w	r1, #53	; 0x35
    1dc6:	da12      	bge.n	1dee <scalbn+0xbe>
    1dc8:	f24c 3350 	movw	r3, #50000	; 0xc350
    1dcc:	429f      	cmp	r7, r3
    1dce:	ea4f 73d5 	mov.w	r3, r5, lsr #31
    1dd2:	ea4f 74c3 	mov.w	r4, r3, lsl #31
    1dd6:	dcdc      	bgt.n	1d92 <scalbn+0x62>
    1dd8:	f044 71d2 	orr.w	r1, r4, #27525120	; 0x1a40000
    1ddc:	f441 31b7 	orr.w	r1, r1, #93696	; 0x16e00
    1de0:	a309      	add	r3, pc, #36	; (adr r3, 1e08 <scalbn+0xd8>)
    1de2:	e9d3 2300 	ldrd	r2, r3, [r3]
    1de6:	480f      	ldr	r0, [pc, #60]	; (1e24 <scalbn+0xf4>)
    1de8:	f041 011f 	orr.w	r1, r1, #31
    1dec:	e7b8      	b.n	1d60 <scalbn+0x30>
    1dee:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
    1df2:	3136      	adds	r1, #54	; 0x36
    1df4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
    1df8:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
    1dfc:	4620      	mov	r0, r4
    1dfe:	4b0a      	ldr	r3, [pc, #40]	; (1e28 <scalbn+0xf8>)
    1e00:	4629      	mov	r1, r5
    1e02:	2200      	movs	r2, #0
    1e04:	e7ac      	b.n	1d60 <scalbn+0x30>
    1e06:	bf00      	nop
    1e08:	c2f8f359 	.word	0xc2f8f359
    1e0c:	01a56e1f 	.word	0x01a56e1f
    1e10:	8800759c 	.word	0x8800759c
    1e14:	7e37e43c 	.word	0x7e37e43c
    1e18:	43500000 	.word	0x43500000
    1e1c:	ffff3cb0 	.word	0xffff3cb0
    1e20:	8800759c 	.word	0x8800759c
    1e24:	c2f8f359 	.word	0xc2f8f359
    1e28:	3c900000 	.word	0x3c900000
    1e2c:	00000000 	.word	0x00000000

00001e30 <_gcvt>:
    1e30:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    1e34:	4690      	mov	r8, r2
    1e36:	b08b      	sub	sp, #44	; 0x2c
    1e38:	461c      	mov	r4, r3
    1e3a:	4681      	mov	r9, r0
    1e3c:	2200      	movs	r2, #0
    1e3e:	2300      	movs	r3, #0
    1e40:	4640      	mov	r0, r8
    1e42:	4621      	mov	r1, r4
    1e44:	e9dd 7512 	ldrd	r7, r5, [sp, #72]	; 0x48
    1e48:	9e15      	ldr	r6, [sp, #84]	; 0x54
    1e4a:	f7fe fe41 	bl	ad0 <__aeabi_dcmplt>
    1e4e:	b108      	cbz	r0, 1e54 <_gcvt+0x24>
    1e50:	f104 4400 	add.w	r4, r4, #2147483648	; 0x80000000
    1e54:	2200      	movs	r2, #0
    1e56:	2300      	movs	r3, #0
    1e58:	4640      	mov	r0, r8
    1e5a:	4621      	mov	r1, r4
    1e5c:	f7fe fe2e 	bl	abc <__aeabi_dcmpeq>
    1e60:	b138      	cbz	r0, 1e72 <_gcvt+0x42>
    1e62:	2330      	movs	r3, #48	; 0x30
    1e64:	702b      	strb	r3, [r5, #0]
    1e66:	2300      	movs	r3, #0
    1e68:	706b      	strb	r3, [r5, #1]
    1e6a:	4628      	mov	r0, r5
    1e6c:	b00b      	add	sp, #44	; 0x2c
    1e6e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    1e72:	a34d      	add	r3, pc, #308	; (adr r3, 1fa8 <_gcvt+0x178>)
    1e74:	e9d3 2300 	ldrd	r2, r3, [r3]
    1e78:	4640      	mov	r0, r8
    1e7a:	4621      	mov	r1, r4
    1e7c:	f7fe fe32 	bl	ae4 <__aeabi_dcmple>
    1e80:	b160      	cbz	r0, 1e9c <_gcvt+0x6c>
    1e82:	f89d 3050 	ldrb.w	r3, [sp, #80]	; 0x50
    1e86:	9301      	str	r3, [sp, #4]
    1e88:	3f01      	subs	r7, #1
    1e8a:	9602      	str	r6, [sp, #8]
    1e8c:	9700      	str	r7, [sp, #0]
    1e8e:	4642      	mov	r2, r8
    1e90:	4623      	mov	r3, r4
    1e92:	4629      	mov	r1, r5
    1e94:	4648      	mov	r0, r9
    1e96:	f00e fb96 	bl	105c6 <print_e>
    1e9a:	e7e6      	b.n	1e6a <_gcvt+0x3a>
    1e9c:	4638      	mov	r0, r7
    1e9e:	f00c f937 	bl	e110 <_mprec_log10>
    1ea2:	4642      	mov	r2, r8
    1ea4:	4623      	mov	r3, r4
    1ea6:	f7fe fe1d 	bl	ae4 <__aeabi_dcmple>
    1eaa:	2800      	cmp	r0, #0
    1eac:	d1e9      	bne.n	1e82 <_gcvt+0x52>
    1eae:	ab09      	add	r3, sp, #36	; 0x24
    1eb0:	9304      	str	r3, [sp, #16]
    1eb2:	ab08      	add	r3, sp, #32
    1eb4:	9303      	str	r3, [sp, #12]
    1eb6:	ab07      	add	r3, sp, #28
    1eb8:	e9cd 7301 	strd	r7, r3, [sp, #4]
    1ebc:	2302      	movs	r3, #2
    1ebe:	9300      	str	r3, [sp, #0]
    1ec0:	4642      	mov	r2, r8
    1ec2:	4623      	mov	r3, r4
    1ec4:	4648      	mov	r0, r9
    1ec6:	f000 f873 	bl	1fb0 <_dtoa_r>
    1eca:	9a07      	ldr	r2, [sp, #28]
    1ecc:	f242 730f 	movw	r3, #9999	; 0x270f
    1ed0:	429a      	cmp	r2, r3
    1ed2:	4601      	mov	r1, r0
    1ed4:	d00f      	beq.n	1ef6 <_gcvt+0xc6>
    1ed6:	462b      	mov	r3, r5
    1ed8:	442f      	add	r7, r5
    1eda:	4608      	mov	r0, r1
    1edc:	f811 cb01 	ldrb.w	ip, [r1], #1
    1ee0:	9a07      	ldr	r2, [sp, #28]
    1ee2:	1afc      	subs	r4, r7, r3
    1ee4:	f1bc 0f00 	cmp.w	ip, #0
    1ee8:	d001      	beq.n	1eee <_gcvt+0xbe>
    1eea:	2a00      	cmp	r2, #0
    1eec:	dc07      	bgt.n	1efe <_gcvt+0xce>
    1eee:	2100      	movs	r1, #0
    1ef0:	f04f 0c30 	mov.w	ip, #48	; 0x30
    1ef4:	e00c      	b.n	1f10 <_gcvt+0xe0>
    1ef6:	4628      	mov	r0, r5
    1ef8:	f00e fc53 	bl	107a2 <strcpy>
    1efc:	e7b5      	b.n	1e6a <_gcvt+0x3a>
    1efe:	3a01      	subs	r2, #1
    1f00:	f803 cb01 	strb.w	ip, [r3], #1
    1f04:	9207      	str	r2, [sp, #28]
    1f06:	e7e8      	b.n	1eda <_gcvt+0xaa>
    1f08:	f803 cb01 	strb.w	ip, [r3], #1
    1f0c:	3c01      	subs	r4, #1
    1f0e:	2101      	movs	r1, #1
    1f10:	2a00      	cmp	r2, #0
    1f12:	4617      	mov	r7, r2
    1f14:	dc2a      	bgt.n	1f6c <_gcvt+0x13c>
    1f16:	b101      	cbz	r1, 1f1a <_gcvt+0xea>
    1f18:	9207      	str	r2, [sp, #28]
    1f1a:	b90e      	cbnz	r6, 1f20 <_gcvt+0xf0>
    1f1c:	7802      	ldrb	r2, [r0, #0]
    1f1e:	b312      	cbz	r2, 1f66 <_gcvt+0x136>
    1f20:	42ab      	cmp	r3, r5
    1f22:	bf04      	itt	eq
    1f24:	2230      	moveq	r2, #48	; 0x30
    1f26:	f803 2b01 	strbeq.w	r2, [r3], #1
    1f2a:	222e      	movs	r2, #46	; 0x2e
    1f2c:	701a      	strb	r2, [r3, #0]
    1f2e:	9a07      	ldr	r2, [sp, #28]
    1f30:	4619      	mov	r1, r3
    1f32:	2700      	movs	r7, #0
    1f34:	eba2 0c03 	sub.w	ip, r2, r3
    1f38:	f04f 0e30 	mov.w	lr, #48	; 0x30
    1f3c:	eb1c 0f01 	cmn.w	ip, r1
    1f40:	d41c      	bmi.n	1f7c <_gcvt+0x14c>
    1f42:	2a00      	cmp	r2, #0
    1f44:	f1c2 0100 	rsb	r1, r2, #0
    1f48:	bfc8      	it	gt
    1f4a:	2100      	movgt	r1, #0
    1f4c:	f101 0c01 	add.w	ip, r1, #1
    1f50:	4463      	add	r3, ip
    1f52:	440a      	add	r2, r1
    1f54:	b107      	cbz	r7, 1f58 <_gcvt+0x128>
    1f56:	9207      	str	r2, [sp, #28]
    1f58:	1e42      	subs	r2, r0, #1
    1f5a:	f812 1f01 	ldrb.w	r1, [r2, #1]!
    1f5e:	b109      	cbz	r1, 1f64 <_gcvt+0x134>
    1f60:	2c00      	cmp	r4, #0
    1f62:	dc0f      	bgt.n	1f84 <_gcvt+0x154>
    1f64:	b9de      	cbnz	r6, 1f9e <_gcvt+0x16e>
    1f66:	2200      	movs	r2, #0
    1f68:	701a      	strb	r2, [r3, #0]
    1f6a:	e77e      	b.n	1e6a <_gcvt+0x3a>
    1f6c:	2c00      	cmp	r4, #0
    1f6e:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
    1f72:	dcc9      	bgt.n	1f08 <_gcvt+0xd8>
    1f74:	2900      	cmp	r1, #0
    1f76:	d0d0      	beq.n	1f1a <_gcvt+0xea>
    1f78:	9707      	str	r7, [sp, #28]
    1f7a:	e7ce      	b.n	1f1a <_gcvt+0xea>
    1f7c:	f801 ef01 	strb.w	lr, [r1, #1]!
    1f80:	2701      	movs	r7, #1
    1f82:	e7db      	b.n	1f3c <_gcvt+0x10c>
    1f84:	f803 1b01 	strb.w	r1, [r3], #1
    1f88:	3c01      	subs	r4, #1
    1f8a:	e7e6      	b.n	1f5a <_gcvt+0x12a>
    1f8c:	f802 6b01 	strb.w	r6, [r2], #1
    1f90:	1a81      	subs	r1, r0, r2
    1f92:	2900      	cmp	r1, #0
    1f94:	dcfa      	bgt.n	1f8c <_gcvt+0x15c>
    1f96:	2c00      	cmp	r4, #0
    1f98:	bfa8      	it	ge
    1f9a:	191b      	addge	r3, r3, r4
    1f9c:	e7e3      	b.n	1f66 <_gcvt+0x136>
    1f9e:	461a      	mov	r2, r3
    1fa0:	1918      	adds	r0, r3, r4
    1fa2:	2630      	movs	r6, #48	; 0x30
    1fa4:	e7f4      	b.n	1f90 <_gcvt+0x160>
    1fa6:	bf00      	nop
    1fa8:	eb1c432d 	.word	0xeb1c432d
    1fac:	3f1a36e2 	.word	0x3f1a36e2

00001fb0 <_dtoa_r>:
    1fb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1fb4:	6a44      	ldr	r4, [r0, #36]	; 0x24
    1fb6:	b099      	sub	sp, #100	; 0x64
    1fb8:	4616      	mov	r6, r2
    1fba:	461f      	mov	r7, r3
    1fbc:	e9cd 6704 	strd	r6, r7, [sp, #16]
    1fc0:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
    1fc4:	4605      	mov	r5, r0
    1fc6:	b974      	cbnz	r4, 1fe6 <_dtoa_r+0x36>
    1fc8:	2010      	movs	r0, #16
    1fca:	f00b fc47 	bl	d85c <malloc>
    1fce:	4602      	mov	r2, r0
    1fd0:	6268      	str	r0, [r5, #36]	; 0x24
    1fd2:	b920      	cbnz	r0, 1fde <_dtoa_r+0x2e>
    1fd4:	4ba8      	ldr	r3, [pc, #672]	; (2278 <_dtoa_r+0x2c8>)
    1fd6:	21ea      	movs	r1, #234	; 0xea
    1fd8:	48a8      	ldr	r0, [pc, #672]	; (227c <_dtoa_r+0x2cc>)
    1fda:	f00c f8c7 	bl	e16c <__assert_func>
    1fde:	e9c0 4401 	strd	r4, r4, [r0, #4]
    1fe2:	6004      	str	r4, [r0, #0]
    1fe4:	60c4      	str	r4, [r0, #12]
    1fe6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    1fe8:	6819      	ldr	r1, [r3, #0]
    1fea:	b151      	cbz	r1, 2002 <_dtoa_r+0x52>
    1fec:	685a      	ldr	r2, [r3, #4]
    1fee:	604a      	str	r2, [r1, #4]
    1ff0:	2301      	movs	r3, #1
    1ff2:	4093      	lsls	r3, r2
    1ff4:	608b      	str	r3, [r1, #8]
    1ff6:	4628      	mov	r0, r5
    1ff8:	f00b fdb6 	bl	db68 <_Bfree>
    1ffc:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    1ffe:	2200      	movs	r2, #0
    2000:	601a      	str	r2, [r3, #0]
    2002:	1e3b      	subs	r3, r7, #0
    2004:	bfb9      	ittee	lt
    2006:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
    200a:	9305      	strlt	r3, [sp, #20]
    200c:	2300      	movge	r3, #0
    200e:	f8c8 3000 	strge.w	r3, [r8]
    2012:	f8dd 9014 	ldr.w	r9, [sp, #20]
    2016:	4b9a      	ldr	r3, [pc, #616]	; (2280 <_dtoa_r+0x2d0>)
    2018:	bfbc      	itt	lt
    201a:	2201      	movlt	r2, #1
    201c:	f8c8 2000 	strlt.w	r2, [r8]
    2020:	ea33 0309 	bics.w	r3, r3, r9
    2024:	d119      	bne.n	205a <_dtoa_r+0xaa>
    2026:	9a24      	ldr	r2, [sp, #144]	; 0x90
    2028:	f242 730f 	movw	r3, #9999	; 0x270f
    202c:	6013      	str	r3, [r2, #0]
    202e:	f3c9 0313 	ubfx	r3, r9, #0, #20
    2032:	4333      	orrs	r3, r6
    2034:	f000 8580 	beq.w	2b38 <_dtoa_r+0xb88>
    2038:	9b26      	ldr	r3, [sp, #152]	; 0x98
    203a:	b953      	cbnz	r3, 2052 <_dtoa_r+0xa2>
    203c:	4b91      	ldr	r3, [pc, #580]	; (2284 <_dtoa_r+0x2d4>)
    203e:	e022      	b.n	2086 <_dtoa_r+0xd6>
    2040:	4b91      	ldr	r3, [pc, #580]	; (2288 <_dtoa_r+0x2d8>)
    2042:	9303      	str	r3, [sp, #12]
    2044:	3308      	adds	r3, #8
    2046:	9a26      	ldr	r2, [sp, #152]	; 0x98
    2048:	6013      	str	r3, [r2, #0]
    204a:	9803      	ldr	r0, [sp, #12]
    204c:	b019      	add	sp, #100	; 0x64
    204e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2052:	4b8c      	ldr	r3, [pc, #560]	; (2284 <_dtoa_r+0x2d4>)
    2054:	9303      	str	r3, [sp, #12]
    2056:	3303      	adds	r3, #3
    2058:	e7f5      	b.n	2046 <_dtoa_r+0x96>
    205a:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
    205e:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
    2062:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    2066:	2200      	movs	r2, #0
    2068:	2300      	movs	r3, #0
    206a:	f7fe fd27 	bl	abc <__aeabi_dcmpeq>
    206e:	4680      	mov	r8, r0
    2070:	b158      	cbz	r0, 208a <_dtoa_r+0xda>
    2072:	9a24      	ldr	r2, [sp, #144]	; 0x90
    2074:	2301      	movs	r3, #1
    2076:	6013      	str	r3, [r2, #0]
    2078:	9b26      	ldr	r3, [sp, #152]	; 0x98
    207a:	2b00      	cmp	r3, #0
    207c:	f000 8559 	beq.w	2b32 <_dtoa_r+0xb82>
    2080:	4882      	ldr	r0, [pc, #520]	; (228c <_dtoa_r+0x2dc>)
    2082:	6018      	str	r0, [r3, #0]
    2084:	1e43      	subs	r3, r0, #1
    2086:	9303      	str	r3, [sp, #12]
    2088:	e7df      	b.n	204a <_dtoa_r+0x9a>
    208a:	ab16      	add	r3, sp, #88	; 0x58
    208c:	9301      	str	r3, [sp, #4]
    208e:	ab17      	add	r3, sp, #92	; 0x5c
    2090:	9300      	str	r3, [sp, #0]
    2092:	4628      	mov	r0, r5
    2094:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    2098:	f00b ffde 	bl	e058 <__d2b>
    209c:	f3c9 540a 	ubfx	r4, r9, #20, #11
    20a0:	4683      	mov	fp, r0
    20a2:	2c00      	cmp	r4, #0
    20a4:	d07e      	beq.n	21a4 <_dtoa_r+0x1f4>
    20a6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    20a8:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
    20ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
    20b0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    20b4:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
    20b8:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
    20bc:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
    20c0:	4b73      	ldr	r3, [pc, #460]	; (2290 <_dtoa_r+0x2e0>)
    20c2:	2200      	movs	r2, #0
    20c4:	f7fe f870 	bl	1a8 <__aeabi_dsub>
    20c8:	a365      	add	r3, pc, #404	; (adr r3, 2260 <_dtoa_r+0x2b0>)
    20ca:	e9d3 2300 	ldrd	r2, r3, [r3]
    20ce:	f7fe fa23 	bl	518 <__aeabi_dmul>
    20d2:	a365      	add	r3, pc, #404	; (adr r3, 2268 <_dtoa_r+0x2b8>)
    20d4:	e9d3 2300 	ldrd	r2, r3, [r3]
    20d8:	f7fe f868 	bl	1ac <__adddf3>
    20dc:	4606      	mov	r6, r0
    20de:	4620      	mov	r0, r4
    20e0:	460f      	mov	r7, r1
    20e2:	f7fe f9af 	bl	444 <__aeabi_i2d>
    20e6:	a362      	add	r3, pc, #392	; (adr r3, 2270 <_dtoa_r+0x2c0>)
    20e8:	e9d3 2300 	ldrd	r2, r3, [r3]
    20ec:	f7fe fa14 	bl	518 <__aeabi_dmul>
    20f0:	4602      	mov	r2, r0
    20f2:	460b      	mov	r3, r1
    20f4:	4630      	mov	r0, r6
    20f6:	4639      	mov	r1, r7
    20f8:	f7fe f858 	bl	1ac <__adddf3>
    20fc:	4606      	mov	r6, r0
    20fe:	460f      	mov	r7, r1
    2100:	f7fe fd24 	bl	b4c <__aeabi_d2iz>
    2104:	2200      	movs	r2, #0
    2106:	4682      	mov	sl, r0
    2108:	2300      	movs	r3, #0
    210a:	4630      	mov	r0, r6
    210c:	4639      	mov	r1, r7
    210e:	f7fe fcdf 	bl	ad0 <__aeabi_dcmplt>
    2112:	b148      	cbz	r0, 2128 <_dtoa_r+0x178>
    2114:	4650      	mov	r0, sl
    2116:	f7fe f995 	bl	444 <__aeabi_i2d>
    211a:	4632      	mov	r2, r6
    211c:	463b      	mov	r3, r7
    211e:	f7fe fccd 	bl	abc <__aeabi_dcmpeq>
    2122:	b908      	cbnz	r0, 2128 <_dtoa_r+0x178>
    2124:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
    2128:	f1ba 0f16 	cmp.w	sl, #22
    212c:	d857      	bhi.n	21de <_dtoa_r+0x22e>
    212e:	4b59      	ldr	r3, [pc, #356]	; (2294 <_dtoa_r+0x2e4>)
    2130:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
    2134:	e9d3 2300 	ldrd	r2, r3, [r3]
    2138:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    213c:	f7fe fcc8 	bl	ad0 <__aeabi_dcmplt>
    2140:	2800      	cmp	r0, #0
    2142:	d04e      	beq.n	21e2 <_dtoa_r+0x232>
    2144:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
    2148:	2300      	movs	r3, #0
    214a:	930f      	str	r3, [sp, #60]	; 0x3c
    214c:	9b16      	ldr	r3, [sp, #88]	; 0x58
    214e:	1b1c      	subs	r4, r3, r4
    2150:	1e63      	subs	r3, r4, #1
    2152:	9309      	str	r3, [sp, #36]	; 0x24
    2154:	bf45      	ittet	mi
    2156:	f1c4 0301 	rsbmi	r3, r4, #1
    215a:	9306      	strmi	r3, [sp, #24]
    215c:	2300      	movpl	r3, #0
    215e:	2300      	movmi	r3, #0
    2160:	bf4c      	ite	mi
    2162:	9309      	strmi	r3, [sp, #36]	; 0x24
    2164:	9306      	strpl	r3, [sp, #24]
    2166:	f1ba 0f00 	cmp.w	sl, #0
    216a:	db3c      	blt.n	21e6 <_dtoa_r+0x236>
    216c:	9b09      	ldr	r3, [sp, #36]	; 0x24
    216e:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
    2172:	4453      	add	r3, sl
    2174:	9309      	str	r3, [sp, #36]	; 0x24
    2176:	2300      	movs	r3, #0
    2178:	930a      	str	r3, [sp, #40]	; 0x28
    217a:	9b22      	ldr	r3, [sp, #136]	; 0x88
    217c:	2b09      	cmp	r3, #9
    217e:	f200 808d 	bhi.w	229c <_dtoa_r+0x2ec>
    2182:	2b05      	cmp	r3, #5
    2184:	bfc4      	itt	gt
    2186:	3b04      	subgt	r3, #4
    2188:	9322      	strgt	r3, [sp, #136]	; 0x88
    218a:	9b22      	ldr	r3, [sp, #136]	; 0x88
    218c:	f1a3 0302 	sub.w	r3, r3, #2
    2190:	bfcc      	ite	gt
    2192:	2400      	movgt	r4, #0
    2194:	2401      	movle	r4, #1
    2196:	2b03      	cmp	r3, #3
    2198:	f200 808c 	bhi.w	22b4 <_dtoa_r+0x304>
    219c:	e8df f003 	tbb	[pc, r3]
    21a0:	5b4d4f2d 	.word	0x5b4d4f2d
    21a4:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
    21a8:	441c      	add	r4, r3
    21aa:	f204 4332 	addw	r3, r4, #1074	; 0x432
    21ae:	2b20      	cmp	r3, #32
    21b0:	bfc3      	ittte	gt
    21b2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
    21b6:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
    21ba:	fa09 f303 	lslgt.w	r3, r9, r3
    21be:	f1c3 0320 	rsble	r3, r3, #32
    21c2:	bfc6      	itte	gt
    21c4:	fa26 f000 	lsrgt.w	r0, r6, r0
    21c8:	4318      	orrgt	r0, r3
    21ca:	fa06 f003 	lslle.w	r0, r6, r3
    21ce:	f7fe f929 	bl	424 <__aeabi_ui2d>
    21d2:	2301      	movs	r3, #1
    21d4:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
    21d8:	3c01      	subs	r4, #1
    21da:	9313      	str	r3, [sp, #76]	; 0x4c
    21dc:	e770      	b.n	20c0 <_dtoa_r+0x110>
    21de:	2301      	movs	r3, #1
    21e0:	e7b3      	b.n	214a <_dtoa_r+0x19a>
    21e2:	900f      	str	r0, [sp, #60]	; 0x3c
    21e4:	e7b2      	b.n	214c <_dtoa_r+0x19c>
    21e6:	9b06      	ldr	r3, [sp, #24]
    21e8:	eba3 030a 	sub.w	r3, r3, sl
    21ec:	9306      	str	r3, [sp, #24]
    21ee:	f1ca 0300 	rsb	r3, sl, #0
    21f2:	930a      	str	r3, [sp, #40]	; 0x28
    21f4:	2300      	movs	r3, #0
    21f6:	930e      	str	r3, [sp, #56]	; 0x38
    21f8:	e7bf      	b.n	217a <_dtoa_r+0x1ca>
    21fa:	2300      	movs	r3, #0
    21fc:	930b      	str	r3, [sp, #44]	; 0x2c
    21fe:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    2200:	2b00      	cmp	r3, #0
    2202:	dc5a      	bgt.n	22ba <_dtoa_r+0x30a>
    2204:	f04f 0901 	mov.w	r9, #1
    2208:	f8cd 9020 	str.w	r9, [sp, #32]
    220c:	464b      	mov	r3, r9
    220e:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
    2212:	6a68      	ldr	r0, [r5, #36]	; 0x24
    2214:	2200      	movs	r2, #0
    2216:	6042      	str	r2, [r0, #4]
    2218:	2204      	movs	r2, #4
    221a:	f102 0614 	add.w	r6, r2, #20
    221e:	429e      	cmp	r6, r3
    2220:	6841      	ldr	r1, [r0, #4]
    2222:	d950      	bls.n	22c6 <_dtoa_r+0x316>
    2224:	4628      	mov	r0, r5
    2226:	f00b fc5f 	bl	dae8 <_Balloc>
    222a:	9003      	str	r0, [sp, #12]
    222c:	2800      	cmp	r0, #0
    222e:	d14e      	bne.n	22ce <_dtoa_r+0x31e>
    2230:	4b19      	ldr	r3, [pc, #100]	; (2298 <_dtoa_r+0x2e8>)
    2232:	4602      	mov	r2, r0
    2234:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
    2238:	e6ce      	b.n	1fd8 <_dtoa_r+0x28>
    223a:	2301      	movs	r3, #1
    223c:	e7de      	b.n	21fc <_dtoa_r+0x24c>
    223e:	2300      	movs	r3, #0
    2240:	930b      	str	r3, [sp, #44]	; 0x2c
    2242:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    2244:	eb0a 0903 	add.w	r9, sl, r3
    2248:	f109 0301 	add.w	r3, r9, #1
    224c:	2b01      	cmp	r3, #1
    224e:	9308      	str	r3, [sp, #32]
    2250:	bfb8      	it	lt
    2252:	2301      	movlt	r3, #1
    2254:	e7dd      	b.n	2212 <_dtoa_r+0x262>
    2256:	2301      	movs	r3, #1
    2258:	e7f2      	b.n	2240 <_dtoa_r+0x290>
    225a:	bf00      	nop
    225c:	f3af 8000 	nop.w
    2260:	636f4361 	.word	0x636f4361
    2264:	3fd287a7 	.word	0x3fd287a7
    2268:	8b60c8b3 	.word	0x8b60c8b3
    226c:	3fc68a28 	.word	0x3fc68a28
    2270:	509f79fb 	.word	0x509f79fb
    2274:	3fd34413 	.word	0x3fd34413
    2278:	0001321e 	.word	0x0001321e
    227c:	000132ee 	.word	0x000132ee
    2280:	7ff00000 	.word	0x7ff00000
    2284:	000132e8 	.word	0x000132e8
    2288:	000132df 	.word	0x000132df
    228c:	000132ed 	.word	0x000132ed
    2290:	3ff80000 	.word	0x3ff80000
    2294:	00010e60 	.word	0x00010e60
    2298:	00013292 	.word	0x00013292
    229c:	2401      	movs	r4, #1
    229e:	2300      	movs	r3, #0
    22a0:	9322      	str	r3, [sp, #136]	; 0x88
    22a2:	940b      	str	r4, [sp, #44]	; 0x2c
    22a4:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
    22a8:	2200      	movs	r2, #0
    22aa:	f8cd 9020 	str.w	r9, [sp, #32]
    22ae:	2312      	movs	r3, #18
    22b0:	9223      	str	r2, [sp, #140]	; 0x8c
    22b2:	e7ae      	b.n	2212 <_dtoa_r+0x262>
    22b4:	2301      	movs	r3, #1
    22b6:	930b      	str	r3, [sp, #44]	; 0x2c
    22b8:	e7f4      	b.n	22a4 <_dtoa_r+0x2f4>
    22ba:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
    22be:	f8cd 9020 	str.w	r9, [sp, #32]
    22c2:	464b      	mov	r3, r9
    22c4:	e7a5      	b.n	2212 <_dtoa_r+0x262>
    22c6:	3101      	adds	r1, #1
    22c8:	6041      	str	r1, [r0, #4]
    22ca:	0052      	lsls	r2, r2, #1
    22cc:	e7a5      	b.n	221a <_dtoa_r+0x26a>
    22ce:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    22d0:	9a03      	ldr	r2, [sp, #12]
    22d2:	601a      	str	r2, [r3, #0]
    22d4:	9b08      	ldr	r3, [sp, #32]
    22d6:	2b0e      	cmp	r3, #14
    22d8:	f200 80a8 	bhi.w	242c <_dtoa_r+0x47c>
    22dc:	2c00      	cmp	r4, #0
    22de:	f000 80a5 	beq.w	242c <_dtoa_r+0x47c>
    22e2:	f1ba 0f00 	cmp.w	sl, #0
    22e6:	dd34      	ble.n	2352 <_dtoa_r+0x3a2>
    22e8:	4a9a      	ldr	r2, [pc, #616]	; (2554 <_dtoa_r+0x5a4>)
    22ea:	f00a 030f 	and.w	r3, sl, #15
    22ee:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    22f2:	e9d3 3400 	ldrd	r3, r4, [r3]
    22f6:	f41a 7f80 	tst.w	sl, #256	; 0x100
    22fa:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
    22fe:	ea4f 142a 	mov.w	r4, sl, asr #4
    2302:	d016      	beq.n	2332 <_dtoa_r+0x382>
    2304:	4b94      	ldr	r3, [pc, #592]	; (2558 <_dtoa_r+0x5a8>)
    2306:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    230a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
    230e:	f7fe fa2d 	bl	76c <__aeabi_ddiv>
    2312:	e9cd 0104 	strd	r0, r1, [sp, #16]
    2316:	f004 040f 	and.w	r4, r4, #15
    231a:	2703      	movs	r7, #3
    231c:	4e8e      	ldr	r6, [pc, #568]	; (2558 <_dtoa_r+0x5a8>)
    231e:	b954      	cbnz	r4, 2336 <_dtoa_r+0x386>
    2320:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
    2324:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    2328:	f7fe fa20 	bl	76c <__aeabi_ddiv>
    232c:	e9cd 0104 	strd	r0, r1, [sp, #16]
    2330:	e029      	b.n	2386 <_dtoa_r+0x3d6>
    2332:	2702      	movs	r7, #2
    2334:	e7f2      	b.n	231c <_dtoa_r+0x36c>
    2336:	07e1      	lsls	r1, r4, #31
    2338:	d508      	bpl.n	234c <_dtoa_r+0x39c>
    233a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
    233e:	e9d6 2300 	ldrd	r2, r3, [r6]
    2342:	f7fe f8e9 	bl	518 <__aeabi_dmul>
    2346:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
    234a:	3701      	adds	r7, #1
    234c:	1064      	asrs	r4, r4, #1
    234e:	3608      	adds	r6, #8
    2350:	e7e5      	b.n	231e <_dtoa_r+0x36e>
    2352:	f000 80a5 	beq.w	24a0 <_dtoa_r+0x4f0>
    2356:	f1ca 0400 	rsb	r4, sl, #0
    235a:	4b7e      	ldr	r3, [pc, #504]	; (2554 <_dtoa_r+0x5a4>)
    235c:	4e7e      	ldr	r6, [pc, #504]	; (2558 <_dtoa_r+0x5a8>)
    235e:	f004 020f 	and.w	r2, r4, #15
    2362:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    2366:	e9d3 2300 	ldrd	r2, r3, [r3]
    236a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    236e:	f7fe f8d3 	bl	518 <__aeabi_dmul>
    2372:	e9cd 0104 	strd	r0, r1, [sp, #16]
    2376:	1124      	asrs	r4, r4, #4
    2378:	2300      	movs	r3, #0
    237a:	2702      	movs	r7, #2
    237c:	2c00      	cmp	r4, #0
    237e:	f040 8084 	bne.w	248a <_dtoa_r+0x4da>
    2382:	2b00      	cmp	r3, #0
    2384:	d1d2      	bne.n	232c <_dtoa_r+0x37c>
    2386:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    2388:	2b00      	cmp	r3, #0
    238a:	f000 808b 	beq.w	24a4 <_dtoa_r+0x4f4>
    238e:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
    2392:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
    2396:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
    239a:	4b70      	ldr	r3, [pc, #448]	; (255c <_dtoa_r+0x5ac>)
    239c:	2200      	movs	r2, #0
    239e:	f7fe fb97 	bl	ad0 <__aeabi_dcmplt>
    23a2:	2800      	cmp	r0, #0
    23a4:	d07e      	beq.n	24a4 <_dtoa_r+0x4f4>
    23a6:	9b08      	ldr	r3, [sp, #32]
    23a8:	2b00      	cmp	r3, #0
    23aa:	d07b      	beq.n	24a4 <_dtoa_r+0x4f4>
    23ac:	f1b9 0f00 	cmp.w	r9, #0
    23b0:	dd38      	ble.n	2424 <_dtoa_r+0x474>
    23b2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
    23b6:	4b6a      	ldr	r3, [pc, #424]	; (2560 <_dtoa_r+0x5b0>)
    23b8:	2200      	movs	r2, #0
    23ba:	f7fe f8ad 	bl	518 <__aeabi_dmul>
    23be:	e9cd 0104 	strd	r0, r1, [sp, #16]
    23c2:	f10a 38ff 	add.w	r8, sl, #4294967295	; 0xffffffff
    23c6:	3701      	adds	r7, #1
    23c8:	464c      	mov	r4, r9
    23ca:	4638      	mov	r0, r7
    23cc:	f7fe f83a 	bl	444 <__aeabi_i2d>
    23d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    23d4:	f7fe f8a0 	bl	518 <__aeabi_dmul>
    23d8:	4b62      	ldr	r3, [pc, #392]	; (2564 <_dtoa_r+0x5b4>)
    23da:	2200      	movs	r2, #0
    23dc:	f7fd fee6 	bl	1ac <__adddf3>
    23e0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
    23e4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
    23e8:	9611      	str	r6, [sp, #68]	; 0x44
    23ea:	2c00      	cmp	r4, #0
    23ec:	d15d      	bne.n	24aa <_dtoa_r+0x4fa>
    23ee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    23f2:	4b5d      	ldr	r3, [pc, #372]	; (2568 <_dtoa_r+0x5b8>)
    23f4:	2200      	movs	r2, #0
    23f6:	f7fd fed7 	bl	1a8 <__aeabi_dsub>
    23fa:	4602      	mov	r2, r0
    23fc:	460b      	mov	r3, r1
    23fe:	e9cd 2304 	strd	r2, r3, [sp, #16]
    2402:	9a10      	ldr	r2, [sp, #64]	; 0x40
    2404:	4633      	mov	r3, r6
    2406:	f7fe fb81 	bl	b0c <__aeabi_dcmpgt>
    240a:	2800      	cmp	r0, #0
    240c:	f040 829c 	bne.w	2948 <_dtoa_r+0x998>
    2410:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    2414:	9a10      	ldr	r2, [sp, #64]	; 0x40
    2416:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
    241a:	f7fe fb59 	bl	ad0 <__aeabi_dcmplt>
    241e:	2800      	cmp	r0, #0
    2420:	f040 8290 	bne.w	2944 <_dtoa_r+0x994>
    2424:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
    2428:	e9cd 3404 	strd	r3, r4, [sp, #16]
    242c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    242e:	2b00      	cmp	r3, #0
    2430:	f2c0 8152 	blt.w	26d8 <_dtoa_r+0x728>
    2434:	f1ba 0f0e 	cmp.w	sl, #14
    2438:	f300 814e 	bgt.w	26d8 <_dtoa_r+0x728>
    243c:	4b45      	ldr	r3, [pc, #276]	; (2554 <_dtoa_r+0x5a4>)
    243e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
    2442:	e9d3 3400 	ldrd	r3, r4, [r3]
    2446:	e9cd 3406 	strd	r3, r4, [sp, #24]
    244a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    244c:	2b00      	cmp	r3, #0
    244e:	f280 80db 	bge.w	2608 <_dtoa_r+0x658>
    2452:	9b08      	ldr	r3, [sp, #32]
    2454:	2b00      	cmp	r3, #0
    2456:	f300 80d7 	bgt.w	2608 <_dtoa_r+0x658>
    245a:	f040 8272 	bne.w	2942 <_dtoa_r+0x992>
    245e:	4b42      	ldr	r3, [pc, #264]	; (2568 <_dtoa_r+0x5b8>)
    2460:	2200      	movs	r2, #0
    2462:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    2466:	f7fe f857 	bl	518 <__aeabi_dmul>
    246a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    246e:	f7fe fb43 	bl	af8 <__aeabi_dcmpge>
    2472:	9c08      	ldr	r4, [sp, #32]
    2474:	4626      	mov	r6, r4
    2476:	2800      	cmp	r0, #0
    2478:	f040 8248 	bne.w	290c <_dtoa_r+0x95c>
    247c:	9f03      	ldr	r7, [sp, #12]
    247e:	2331      	movs	r3, #49	; 0x31
    2480:	f807 3b01 	strb.w	r3, [r7], #1
    2484:	f10a 0a01 	add.w	sl, sl, #1
    2488:	e244      	b.n	2914 <_dtoa_r+0x964>
    248a:	07e2      	lsls	r2, r4, #31
    248c:	d505      	bpl.n	249a <_dtoa_r+0x4ea>
    248e:	e9d6 2300 	ldrd	r2, r3, [r6]
    2492:	f7fe f841 	bl	518 <__aeabi_dmul>
    2496:	3701      	adds	r7, #1
    2498:	2301      	movs	r3, #1
    249a:	1064      	asrs	r4, r4, #1
    249c:	3608      	adds	r6, #8
    249e:	e76d      	b.n	237c <_dtoa_r+0x3cc>
    24a0:	2702      	movs	r7, #2
    24a2:	e770      	b.n	2386 <_dtoa_r+0x3d6>
    24a4:	9c08      	ldr	r4, [sp, #32]
    24a6:	46d0      	mov	r8, sl
    24a8:	e78f      	b.n	23ca <_dtoa_r+0x41a>
    24aa:	9903      	ldr	r1, [sp, #12]
    24ac:	4b29      	ldr	r3, [pc, #164]	; (2554 <_dtoa_r+0x5a4>)
    24ae:	4421      	add	r1, r4
    24b0:	9112      	str	r1, [sp, #72]	; 0x48
    24b2:	990b      	ldr	r1, [sp, #44]	; 0x2c
    24b4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
    24b8:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
    24bc:	e953 2302 	ldrd	r2, r3, [r3, #-8]
    24c0:	2900      	cmp	r1, #0
    24c2:	d055      	beq.n	2570 <_dtoa_r+0x5c0>
    24c4:	4929      	ldr	r1, [pc, #164]	; (256c <_dtoa_r+0x5bc>)
    24c6:	2000      	movs	r0, #0
    24c8:	f7fe f950 	bl	76c <__aeabi_ddiv>
    24cc:	463b      	mov	r3, r7
    24ce:	4632      	mov	r2, r6
    24d0:	f7fd fe6a 	bl	1a8 <__aeabi_dsub>
    24d4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
    24d8:	9f03      	ldr	r7, [sp, #12]
    24da:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    24de:	f7fe fb35 	bl	b4c <__aeabi_d2iz>
    24e2:	4604      	mov	r4, r0
    24e4:	f7fd ffae 	bl	444 <__aeabi_i2d>
    24e8:	4602      	mov	r2, r0
    24ea:	460b      	mov	r3, r1
    24ec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    24f0:	f7fd fe5a 	bl	1a8 <__aeabi_dsub>
    24f4:	3430      	adds	r4, #48	; 0x30
    24f6:	4602      	mov	r2, r0
    24f8:	460b      	mov	r3, r1
    24fa:	e9cd 2304 	strd	r2, r3, [sp, #16]
    24fe:	f807 4b01 	strb.w	r4, [r7], #1
    2502:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
    2506:	f7fe fae3 	bl	ad0 <__aeabi_dcmplt>
    250a:	2800      	cmp	r0, #0
    250c:	d174      	bne.n	25f8 <_dtoa_r+0x648>
    250e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    2512:	4912      	ldr	r1, [pc, #72]	; (255c <_dtoa_r+0x5ac>)
    2514:	2000      	movs	r0, #0
    2516:	f7fd fe47 	bl	1a8 <__aeabi_dsub>
    251a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
    251e:	f7fe fad7 	bl	ad0 <__aeabi_dcmplt>
    2522:	2800      	cmp	r0, #0
    2524:	f040 80b7 	bne.w	2696 <_dtoa_r+0x6e6>
    2528:	9b12      	ldr	r3, [sp, #72]	; 0x48
    252a:	429f      	cmp	r7, r3
    252c:	f43f af7a 	beq.w	2424 <_dtoa_r+0x474>
    2530:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
    2534:	4b0a      	ldr	r3, [pc, #40]	; (2560 <_dtoa_r+0x5b0>)
    2536:	2200      	movs	r2, #0
    2538:	f7fd ffee 	bl	518 <__aeabi_dmul>
    253c:	4b08      	ldr	r3, [pc, #32]	; (2560 <_dtoa_r+0x5b0>)
    253e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
    2542:	2200      	movs	r2, #0
    2544:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    2548:	f7fd ffe6 	bl	518 <__aeabi_dmul>
    254c:	e9cd 0104 	strd	r0, r1, [sp, #16]
    2550:	e7c3      	b.n	24da <_dtoa_r+0x52a>
    2552:	bf00      	nop
    2554:	00010e60 	.word	0x00010e60
    2558:	00010e38 	.word	0x00010e38
    255c:	3ff00000 	.word	0x3ff00000
    2560:	40240000 	.word	0x40240000
    2564:	401c0000 	.word	0x401c0000
    2568:	40140000 	.word	0x40140000
    256c:	3fe00000 	.word	0x3fe00000
    2570:	4630      	mov	r0, r6
    2572:	4639      	mov	r1, r7
    2574:	f7fd ffd0 	bl	518 <__aeabi_dmul>
    2578:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
    257c:	9b12      	ldr	r3, [sp, #72]	; 0x48
    257e:	9c03      	ldr	r4, [sp, #12]
    2580:	9314      	str	r3, [sp, #80]	; 0x50
    2582:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    2586:	f7fe fae1 	bl	b4c <__aeabi_d2iz>
    258a:	9015      	str	r0, [sp, #84]	; 0x54
    258c:	f7fd ff5a 	bl	444 <__aeabi_i2d>
    2590:	4602      	mov	r2, r0
    2592:	460b      	mov	r3, r1
    2594:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    2598:	f7fd fe06 	bl	1a8 <__aeabi_dsub>
    259c:	9b15      	ldr	r3, [sp, #84]	; 0x54
    259e:	3330      	adds	r3, #48	; 0x30
    25a0:	f804 3b01 	strb.w	r3, [r4], #1
    25a4:	9b12      	ldr	r3, [sp, #72]	; 0x48
    25a6:	429c      	cmp	r4, r3
    25a8:	4606      	mov	r6, r0
    25aa:	460f      	mov	r7, r1
    25ac:	f04f 0200 	mov.w	r2, #0
    25b0:	d124      	bne.n	25fc <_dtoa_r+0x64c>
    25b2:	4ba4      	ldr	r3, [pc, #656]	; (2844 <_dtoa_r+0x894>)
    25b4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
    25b8:	f7fd fdf8 	bl	1ac <__adddf3>
    25bc:	4602      	mov	r2, r0
    25be:	460b      	mov	r3, r1
    25c0:	4630      	mov	r0, r6
    25c2:	4639      	mov	r1, r7
    25c4:	f7fe faa2 	bl	b0c <__aeabi_dcmpgt>
    25c8:	2800      	cmp	r0, #0
    25ca:	d163      	bne.n	2694 <_dtoa_r+0x6e4>
    25cc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
    25d0:	499c      	ldr	r1, [pc, #624]	; (2844 <_dtoa_r+0x894>)
    25d2:	2000      	movs	r0, #0
    25d4:	f7fd fde8 	bl	1a8 <__aeabi_dsub>
    25d8:	4602      	mov	r2, r0
    25da:	460b      	mov	r3, r1
    25dc:	4630      	mov	r0, r6
    25de:	4639      	mov	r1, r7
    25e0:	f7fe fa76 	bl	ad0 <__aeabi_dcmplt>
    25e4:	2800      	cmp	r0, #0
    25e6:	f43f af1d 	beq.w	2424 <_dtoa_r+0x474>
    25ea:	9f14      	ldr	r7, [sp, #80]	; 0x50
    25ec:	1e7b      	subs	r3, r7, #1
    25ee:	9314      	str	r3, [sp, #80]	; 0x50
    25f0:	f817 3c01 	ldrb.w	r3, [r7, #-1]
    25f4:	2b30      	cmp	r3, #48	; 0x30
    25f6:	d0f8      	beq.n	25ea <_dtoa_r+0x63a>
    25f8:	46c2      	mov	sl, r8
    25fa:	e03b      	b.n	2674 <_dtoa_r+0x6c4>
    25fc:	4b92      	ldr	r3, [pc, #584]	; (2848 <_dtoa_r+0x898>)
    25fe:	f7fd ff8b 	bl	518 <__aeabi_dmul>
    2602:	e9cd 0104 	strd	r0, r1, [sp, #16]
    2606:	e7bc      	b.n	2582 <_dtoa_r+0x5d2>
    2608:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
    260c:	9f03      	ldr	r7, [sp, #12]
    260e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    2612:	4640      	mov	r0, r8
    2614:	4649      	mov	r1, r9
    2616:	f7fe f8a9 	bl	76c <__aeabi_ddiv>
    261a:	f7fe fa97 	bl	b4c <__aeabi_d2iz>
    261e:	4604      	mov	r4, r0
    2620:	f7fd ff10 	bl	444 <__aeabi_i2d>
    2624:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    2628:	f7fd ff76 	bl	518 <__aeabi_dmul>
    262c:	f104 0630 	add.w	r6, r4, #48	; 0x30
    2630:	4602      	mov	r2, r0
    2632:	460b      	mov	r3, r1
    2634:	4640      	mov	r0, r8
    2636:	4649      	mov	r1, r9
    2638:	f7fd fdb6 	bl	1a8 <__aeabi_dsub>
    263c:	f807 6b01 	strb.w	r6, [r7], #1
    2640:	9e03      	ldr	r6, [sp, #12]
    2642:	f8dd c020 	ldr.w	ip, [sp, #32]
    2646:	1bbe      	subs	r6, r7, r6
    2648:	45b4      	cmp	ip, r6
    264a:	4602      	mov	r2, r0
    264c:	460b      	mov	r3, r1
    264e:	d136      	bne.n	26be <_dtoa_r+0x70e>
    2650:	f7fd fdac 	bl	1ac <__adddf3>
    2654:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    2658:	4680      	mov	r8, r0
    265a:	4689      	mov	r9, r1
    265c:	f7fe fa56 	bl	b0c <__aeabi_dcmpgt>
    2660:	bb58      	cbnz	r0, 26ba <_dtoa_r+0x70a>
    2662:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    2666:	4640      	mov	r0, r8
    2668:	4649      	mov	r1, r9
    266a:	f7fe fa27 	bl	abc <__aeabi_dcmpeq>
    266e:	b108      	cbz	r0, 2674 <_dtoa_r+0x6c4>
    2670:	07e1      	lsls	r1, r4, #31
    2672:	d422      	bmi.n	26ba <_dtoa_r+0x70a>
    2674:	4628      	mov	r0, r5
    2676:	4659      	mov	r1, fp
    2678:	f00b fa76 	bl	db68 <_Bfree>
    267c:	2300      	movs	r3, #0
    267e:	703b      	strb	r3, [r7, #0]
    2680:	9b24      	ldr	r3, [sp, #144]	; 0x90
    2682:	f10a 0001 	add.w	r0, sl, #1
    2686:	6018      	str	r0, [r3, #0]
    2688:	9b26      	ldr	r3, [sp, #152]	; 0x98
    268a:	2b00      	cmp	r3, #0
    268c:	f43f acdd 	beq.w	204a <_dtoa_r+0x9a>
    2690:	601f      	str	r7, [r3, #0]
    2692:	e4da      	b.n	204a <_dtoa_r+0x9a>
    2694:	4627      	mov	r7, r4
    2696:	463b      	mov	r3, r7
    2698:	461f      	mov	r7, r3
    269a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    269e:	2a39      	cmp	r2, #57	; 0x39
    26a0:	d107      	bne.n	26b2 <_dtoa_r+0x702>
    26a2:	9a03      	ldr	r2, [sp, #12]
    26a4:	429a      	cmp	r2, r3
    26a6:	d1f7      	bne.n	2698 <_dtoa_r+0x6e8>
    26a8:	9903      	ldr	r1, [sp, #12]
    26aa:	2230      	movs	r2, #48	; 0x30
    26ac:	f108 0801 	add.w	r8, r8, #1
    26b0:	700a      	strb	r2, [r1, #0]
    26b2:	781a      	ldrb	r2, [r3, #0]
    26b4:	3201      	adds	r2, #1
    26b6:	701a      	strb	r2, [r3, #0]
    26b8:	e79e      	b.n	25f8 <_dtoa_r+0x648>
    26ba:	46d0      	mov	r8, sl
    26bc:	e7eb      	b.n	2696 <_dtoa_r+0x6e6>
    26be:	4b62      	ldr	r3, [pc, #392]	; (2848 <_dtoa_r+0x898>)
    26c0:	2200      	movs	r2, #0
    26c2:	f7fd ff29 	bl	518 <__aeabi_dmul>
    26c6:	2200      	movs	r2, #0
    26c8:	2300      	movs	r3, #0
    26ca:	4680      	mov	r8, r0
    26cc:	4689      	mov	r9, r1
    26ce:	f7fe f9f5 	bl	abc <__aeabi_dcmpeq>
    26d2:	2800      	cmp	r0, #0
    26d4:	d09b      	beq.n	260e <_dtoa_r+0x65e>
    26d6:	e7cd      	b.n	2674 <_dtoa_r+0x6c4>
    26d8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    26da:	2a00      	cmp	r2, #0
    26dc:	f000 80d0 	beq.w	2880 <_dtoa_r+0x8d0>
    26e0:	9a22      	ldr	r2, [sp, #136]	; 0x88
    26e2:	2a01      	cmp	r2, #1
    26e4:	f300 80b2 	bgt.w	284c <_dtoa_r+0x89c>
    26e8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    26ea:	2a00      	cmp	r2, #0
    26ec:	f000 80a6 	beq.w	283c <_dtoa_r+0x88c>
    26f0:	f203 4333 	addw	r3, r3, #1075	; 0x433
    26f4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    26f6:	9f06      	ldr	r7, [sp, #24]
    26f8:	9a06      	ldr	r2, [sp, #24]
    26fa:	441a      	add	r2, r3
    26fc:	9206      	str	r2, [sp, #24]
    26fe:	9a09      	ldr	r2, [sp, #36]	; 0x24
    2700:	2101      	movs	r1, #1
    2702:	441a      	add	r2, r3
    2704:	4628      	mov	r0, r5
    2706:	9209      	str	r2, [sp, #36]	; 0x24
    2708:	f00b fa96 	bl	dc38 <__i2b>
    270c:	4606      	mov	r6, r0
    270e:	2f00      	cmp	r7, #0
    2710:	dd0c      	ble.n	272c <_dtoa_r+0x77c>
    2712:	9b09      	ldr	r3, [sp, #36]	; 0x24
    2714:	2b00      	cmp	r3, #0
    2716:	dd09      	ble.n	272c <_dtoa_r+0x77c>
    2718:	42bb      	cmp	r3, r7
    271a:	9a06      	ldr	r2, [sp, #24]
    271c:	bfa8      	it	ge
    271e:	463b      	movge	r3, r7
    2720:	1ad2      	subs	r2, r2, r3
    2722:	9206      	str	r2, [sp, #24]
    2724:	9a09      	ldr	r2, [sp, #36]	; 0x24
    2726:	1aff      	subs	r7, r7, r3
    2728:	1ad3      	subs	r3, r2, r3
    272a:	9309      	str	r3, [sp, #36]	; 0x24
    272c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    272e:	b1f3      	cbz	r3, 276e <_dtoa_r+0x7be>
    2730:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    2732:	2b00      	cmp	r3, #0
    2734:	f000 80a8 	beq.w	2888 <_dtoa_r+0x8d8>
    2738:	2c00      	cmp	r4, #0
    273a:	dd10      	ble.n	275e <_dtoa_r+0x7ae>
    273c:	4631      	mov	r1, r6
    273e:	4622      	mov	r2, r4
    2740:	4628      	mov	r0, r5
    2742:	f00b fb37 	bl	ddb4 <__pow5mult>
    2746:	465a      	mov	r2, fp
    2748:	4601      	mov	r1, r0
    274a:	4606      	mov	r6, r0
    274c:	4628      	mov	r0, r5
    274e:	f00b fa89 	bl	dc64 <__multiply>
    2752:	4659      	mov	r1, fp
    2754:	4680      	mov	r8, r0
    2756:	4628      	mov	r0, r5
    2758:	f00b fa06 	bl	db68 <_Bfree>
    275c:	46c3      	mov	fp, r8
    275e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    2760:	1b1a      	subs	r2, r3, r4
    2762:	d004      	beq.n	276e <_dtoa_r+0x7be>
    2764:	4659      	mov	r1, fp
    2766:	4628      	mov	r0, r5
    2768:	f00b fb24 	bl	ddb4 <__pow5mult>
    276c:	4683      	mov	fp, r0
    276e:	2101      	movs	r1, #1
    2770:	4628      	mov	r0, r5
    2772:	f00b fa61 	bl	dc38 <__i2b>
    2776:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    2778:	2b00      	cmp	r3, #0
    277a:	4604      	mov	r4, r0
    277c:	f340 8086 	ble.w	288c <_dtoa_r+0x8dc>
    2780:	461a      	mov	r2, r3
    2782:	4601      	mov	r1, r0
    2784:	4628      	mov	r0, r5
    2786:	f00b fb15 	bl	ddb4 <__pow5mult>
    278a:	9b22      	ldr	r3, [sp, #136]	; 0x88
    278c:	2b01      	cmp	r3, #1
    278e:	4604      	mov	r4, r0
    2790:	dd7f      	ble.n	2892 <_dtoa_r+0x8e2>
    2792:	f04f 0800 	mov.w	r8, #0
    2796:	6923      	ldr	r3, [r4, #16]
    2798:	eb04 0383 	add.w	r3, r4, r3, lsl #2
    279c:	6918      	ldr	r0, [r3, #16]
    279e:	f00d ff8a 	bl	106b6 <__hi0bits>
    27a2:	f1c0 0020 	rsb	r0, r0, #32
    27a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
    27a8:	4418      	add	r0, r3
    27aa:	f010 001f 	ands.w	r0, r0, #31
    27ae:	f000 8092 	beq.w	28d6 <_dtoa_r+0x926>
    27b2:	f1c0 0320 	rsb	r3, r0, #32
    27b6:	2b04      	cmp	r3, #4
    27b8:	f340 808a 	ble.w	28d0 <_dtoa_r+0x920>
    27bc:	f1c0 001c 	rsb	r0, r0, #28
    27c0:	9b06      	ldr	r3, [sp, #24]
    27c2:	4403      	add	r3, r0
    27c4:	9306      	str	r3, [sp, #24]
    27c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
    27c8:	4403      	add	r3, r0
    27ca:	4407      	add	r7, r0
    27cc:	9309      	str	r3, [sp, #36]	; 0x24
    27ce:	9b06      	ldr	r3, [sp, #24]
    27d0:	2b00      	cmp	r3, #0
    27d2:	dd05      	ble.n	27e0 <_dtoa_r+0x830>
    27d4:	4659      	mov	r1, fp
    27d6:	461a      	mov	r2, r3
    27d8:	4628      	mov	r0, r5
    27da:	f00b fb45 	bl	de68 <__lshift>
    27de:	4683      	mov	fp, r0
    27e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
    27e2:	2b00      	cmp	r3, #0
    27e4:	dd05      	ble.n	27f2 <_dtoa_r+0x842>
    27e6:	4621      	mov	r1, r4
    27e8:	461a      	mov	r2, r3
    27ea:	4628      	mov	r0, r5
    27ec:	f00b fb3c 	bl	de68 <__lshift>
    27f0:	4604      	mov	r4, r0
    27f2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    27f4:	2b00      	cmp	r3, #0
    27f6:	d070      	beq.n	28da <_dtoa_r+0x92a>
    27f8:	4621      	mov	r1, r4
    27fa:	4658      	mov	r0, fp
    27fc:	f00d ffa8 	bl	10750 <__mcmp>
    2800:	2800      	cmp	r0, #0
    2802:	da6a      	bge.n	28da <_dtoa_r+0x92a>
    2804:	2300      	movs	r3, #0
    2806:	4659      	mov	r1, fp
    2808:	220a      	movs	r2, #10
    280a:	4628      	mov	r0, r5
    280c:	f00b f9ce 	bl	dbac <__multadd>
    2810:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    2812:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
    2816:	4683      	mov	fp, r0
    2818:	2b00      	cmp	r3, #0
    281a:	f000 8194 	beq.w	2b46 <_dtoa_r+0xb96>
    281e:	4631      	mov	r1, r6
    2820:	2300      	movs	r3, #0
    2822:	220a      	movs	r2, #10
    2824:	4628      	mov	r0, r5
    2826:	f00b f9c1 	bl	dbac <__multadd>
    282a:	f1b9 0f00 	cmp.w	r9, #0
    282e:	4606      	mov	r6, r0
    2830:	f300 8093 	bgt.w	295a <_dtoa_r+0x9aa>
    2834:	9b22      	ldr	r3, [sp, #136]	; 0x88
    2836:	2b02      	cmp	r3, #2
    2838:	dc57      	bgt.n	28ea <_dtoa_r+0x93a>
    283a:	e08e      	b.n	295a <_dtoa_r+0x9aa>
    283c:	9b16      	ldr	r3, [sp, #88]	; 0x58
    283e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
    2842:	e757      	b.n	26f4 <_dtoa_r+0x744>
    2844:	3fe00000 	.word	0x3fe00000
    2848:	40240000 	.word	0x40240000
    284c:	9b08      	ldr	r3, [sp, #32]
    284e:	1e5c      	subs	r4, r3, #1
    2850:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    2852:	42a3      	cmp	r3, r4
    2854:	bfbf      	itttt	lt
    2856:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
    2858:	940a      	strlt	r4, [sp, #40]	; 0x28
    285a:	1ae2      	sublt	r2, r4, r3
    285c:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
    285e:	bfb6      	itet	lt
    2860:	189b      	addlt	r3, r3, r2
    2862:	1b1c      	subge	r4, r3, r4
    2864:	930e      	strlt	r3, [sp, #56]	; 0x38
    2866:	9b08      	ldr	r3, [sp, #32]
    2868:	bfb8      	it	lt
    286a:	2400      	movlt	r4, #0
    286c:	2b00      	cmp	r3, #0
    286e:	bfb9      	ittee	lt
    2870:	9b06      	ldrlt	r3, [sp, #24]
    2872:	9a08      	ldrlt	r2, [sp, #32]
    2874:	9f06      	ldrge	r7, [sp, #24]
    2876:	9b08      	ldrge	r3, [sp, #32]
    2878:	bfbc      	itt	lt
    287a:	1a9f      	sublt	r7, r3, r2
    287c:	2300      	movlt	r3, #0
    287e:	e73b      	b.n	26f8 <_dtoa_r+0x748>
    2880:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    2882:	9f06      	ldr	r7, [sp, #24]
    2884:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    2886:	e742      	b.n	270e <_dtoa_r+0x75e>
    2888:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    288a:	e76b      	b.n	2764 <_dtoa_r+0x7b4>
    288c:	9b22      	ldr	r3, [sp, #136]	; 0x88
    288e:	2b01      	cmp	r3, #1
    2890:	dc19      	bgt.n	28c6 <_dtoa_r+0x916>
    2892:	9b04      	ldr	r3, [sp, #16]
    2894:	b9bb      	cbnz	r3, 28c6 <_dtoa_r+0x916>
    2896:	9b05      	ldr	r3, [sp, #20]
    2898:	f3c3 0313 	ubfx	r3, r3, #0, #20
    289c:	b99b      	cbnz	r3, 28c6 <_dtoa_r+0x916>
    289e:	9b05      	ldr	r3, [sp, #20]
    28a0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
    28a4:	0d1b      	lsrs	r3, r3, #20
    28a6:	051b      	lsls	r3, r3, #20
    28a8:	b183      	cbz	r3, 28cc <_dtoa_r+0x91c>
    28aa:	9b06      	ldr	r3, [sp, #24]
    28ac:	3301      	adds	r3, #1
    28ae:	9306      	str	r3, [sp, #24]
    28b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
    28b2:	3301      	adds	r3, #1
    28b4:	9309      	str	r3, [sp, #36]	; 0x24
    28b6:	f04f 0801 	mov.w	r8, #1
    28ba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    28bc:	2b00      	cmp	r3, #0
    28be:	f47f af6a 	bne.w	2796 <_dtoa_r+0x7e6>
    28c2:	2001      	movs	r0, #1
    28c4:	e76f      	b.n	27a6 <_dtoa_r+0x7f6>
    28c6:	f04f 0800 	mov.w	r8, #0
    28ca:	e7f6      	b.n	28ba <_dtoa_r+0x90a>
    28cc:	4698      	mov	r8, r3
    28ce:	e7f4      	b.n	28ba <_dtoa_r+0x90a>
    28d0:	f43f af7d 	beq.w	27ce <_dtoa_r+0x81e>
    28d4:	4618      	mov	r0, r3
    28d6:	301c      	adds	r0, #28
    28d8:	e772      	b.n	27c0 <_dtoa_r+0x810>
    28da:	9b08      	ldr	r3, [sp, #32]
    28dc:	2b00      	cmp	r3, #0
    28de:	dc36      	bgt.n	294e <_dtoa_r+0x99e>
    28e0:	9b22      	ldr	r3, [sp, #136]	; 0x88
    28e2:	2b02      	cmp	r3, #2
    28e4:	dd33      	ble.n	294e <_dtoa_r+0x99e>
    28e6:	f8dd 9020 	ldr.w	r9, [sp, #32]
    28ea:	f1b9 0f00 	cmp.w	r9, #0
    28ee:	d10d      	bne.n	290c <_dtoa_r+0x95c>
    28f0:	4621      	mov	r1, r4
    28f2:	464b      	mov	r3, r9
    28f4:	2205      	movs	r2, #5
    28f6:	4628      	mov	r0, r5
    28f8:	f00b f958 	bl	dbac <__multadd>
    28fc:	4601      	mov	r1, r0
    28fe:	4604      	mov	r4, r0
    2900:	4658      	mov	r0, fp
    2902:	f00d ff25 	bl	10750 <__mcmp>
    2906:	2800      	cmp	r0, #0
    2908:	f73f adb8 	bgt.w	247c <_dtoa_r+0x4cc>
    290c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
    290e:	9f03      	ldr	r7, [sp, #12]
    2910:	ea6f 0a03 	mvn.w	sl, r3
    2914:	f04f 0800 	mov.w	r8, #0
    2918:	4621      	mov	r1, r4
    291a:	4628      	mov	r0, r5
    291c:	f00b f924 	bl	db68 <_Bfree>
    2920:	2e00      	cmp	r6, #0
    2922:	f43f aea7 	beq.w	2674 <_dtoa_r+0x6c4>
    2926:	f1b8 0f00 	cmp.w	r8, #0
    292a:	d005      	beq.n	2938 <_dtoa_r+0x988>
    292c:	45b0      	cmp	r8, r6
    292e:	d003      	beq.n	2938 <_dtoa_r+0x988>
    2930:	4641      	mov	r1, r8
    2932:	4628      	mov	r0, r5
    2934:	f00b f918 	bl	db68 <_Bfree>
    2938:	4631      	mov	r1, r6
    293a:	4628      	mov	r0, r5
    293c:	f00b f914 	bl	db68 <_Bfree>
    2940:	e698      	b.n	2674 <_dtoa_r+0x6c4>
    2942:	2400      	movs	r4, #0
    2944:	4626      	mov	r6, r4
    2946:	e7e1      	b.n	290c <_dtoa_r+0x95c>
    2948:	46c2      	mov	sl, r8
    294a:	4626      	mov	r6, r4
    294c:	e596      	b.n	247c <_dtoa_r+0x4cc>
    294e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    2950:	f8dd 9020 	ldr.w	r9, [sp, #32]
    2954:	2b00      	cmp	r3, #0
    2956:	f000 80fd 	beq.w	2b54 <_dtoa_r+0xba4>
    295a:	2f00      	cmp	r7, #0
    295c:	dd05      	ble.n	296a <_dtoa_r+0x9ba>
    295e:	4631      	mov	r1, r6
    2960:	463a      	mov	r2, r7
    2962:	4628      	mov	r0, r5
    2964:	f00b fa80 	bl	de68 <__lshift>
    2968:	4606      	mov	r6, r0
    296a:	f1b8 0f00 	cmp.w	r8, #0
    296e:	d05c      	beq.n	2a2a <_dtoa_r+0xa7a>
    2970:	6871      	ldr	r1, [r6, #4]
    2972:	4628      	mov	r0, r5
    2974:	f00b f8b8 	bl	dae8 <_Balloc>
    2978:	4607      	mov	r7, r0
    297a:	b928      	cbnz	r0, 2988 <_dtoa_r+0x9d8>
    297c:	4b80      	ldr	r3, [pc, #512]	; (2b80 <_dtoa_r+0xbd0>)
    297e:	4602      	mov	r2, r0
    2980:	f240 21ea 	movw	r1, #746	; 0x2ea
    2984:	f7ff bb28 	b.w	1fd8 <_dtoa_r+0x28>
    2988:	6932      	ldr	r2, [r6, #16]
    298a:	3202      	adds	r2, #2
    298c:	0092      	lsls	r2, r2, #2
    298e:	f106 010c 	add.w	r1, r6, #12
    2992:	300c      	adds	r0, #12
    2994:	f00d fd9f 	bl	104d6 <memcpy>
    2998:	2201      	movs	r2, #1
    299a:	4639      	mov	r1, r7
    299c:	4628      	mov	r0, r5
    299e:	f00b fa63 	bl	de68 <__lshift>
    29a2:	9b03      	ldr	r3, [sp, #12]
    29a4:	3301      	adds	r3, #1
    29a6:	9308      	str	r3, [sp, #32]
    29a8:	9b03      	ldr	r3, [sp, #12]
    29aa:	444b      	add	r3, r9
    29ac:	930a      	str	r3, [sp, #40]	; 0x28
    29ae:	9b04      	ldr	r3, [sp, #16]
    29b0:	f003 0301 	and.w	r3, r3, #1
    29b4:	46b0      	mov	r8, r6
    29b6:	9309      	str	r3, [sp, #36]	; 0x24
    29b8:	4606      	mov	r6, r0
    29ba:	9b08      	ldr	r3, [sp, #32]
    29bc:	4621      	mov	r1, r4
    29be:	3b01      	subs	r3, #1
    29c0:	4658      	mov	r0, fp
    29c2:	9304      	str	r3, [sp, #16]
    29c4:	f00d fef5 	bl	107b2 <quorem>
    29c8:	4603      	mov	r3, r0
    29ca:	3330      	adds	r3, #48	; 0x30
    29cc:	9006      	str	r0, [sp, #24]
    29ce:	4641      	mov	r1, r8
    29d0:	4658      	mov	r0, fp
    29d2:	930b      	str	r3, [sp, #44]	; 0x2c
    29d4:	f00d febc 	bl	10750 <__mcmp>
    29d8:	4632      	mov	r2, r6
    29da:	4681      	mov	r9, r0
    29dc:	4621      	mov	r1, r4
    29de:	4628      	mov	r0, r5
    29e0:	f00b fab2 	bl	df48 <__mdiff>
    29e4:	68c2      	ldr	r2, [r0, #12]
    29e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    29e8:	4607      	mov	r7, r0
    29ea:	bb02      	cbnz	r2, 2a2e <_dtoa_r+0xa7e>
    29ec:	4601      	mov	r1, r0
    29ee:	4658      	mov	r0, fp
    29f0:	f00d feae 	bl	10750 <__mcmp>
    29f4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    29f6:	4602      	mov	r2, r0
    29f8:	4639      	mov	r1, r7
    29fa:	4628      	mov	r0, r5
    29fc:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
    2a00:	f00b f8b2 	bl	db68 <_Bfree>
    2a04:	9b22      	ldr	r3, [sp, #136]	; 0x88
    2a06:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    2a08:	9f08      	ldr	r7, [sp, #32]
    2a0a:	ea43 0102 	orr.w	r1, r3, r2
    2a0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    2a10:	430b      	orrs	r3, r1
    2a12:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    2a14:	d10d      	bne.n	2a32 <_dtoa_r+0xa82>
    2a16:	2b39      	cmp	r3, #57	; 0x39
    2a18:	d029      	beq.n	2a6e <_dtoa_r+0xabe>
    2a1a:	f1b9 0f00 	cmp.w	r9, #0
    2a1e:	dd01      	ble.n	2a24 <_dtoa_r+0xa74>
    2a20:	9b06      	ldr	r3, [sp, #24]
    2a22:	3331      	adds	r3, #49	; 0x31
    2a24:	9a04      	ldr	r2, [sp, #16]
    2a26:	7013      	strb	r3, [r2, #0]
    2a28:	e776      	b.n	2918 <_dtoa_r+0x968>
    2a2a:	4630      	mov	r0, r6
    2a2c:	e7b9      	b.n	29a2 <_dtoa_r+0x9f2>
    2a2e:	2201      	movs	r2, #1
    2a30:	e7e2      	b.n	29f8 <_dtoa_r+0xa48>
    2a32:	f1b9 0f00 	cmp.w	r9, #0
    2a36:	db06      	blt.n	2a46 <_dtoa_r+0xa96>
    2a38:	9922      	ldr	r1, [sp, #136]	; 0x88
    2a3a:	ea41 0909 	orr.w	r9, r1, r9
    2a3e:	9909      	ldr	r1, [sp, #36]	; 0x24
    2a40:	ea59 0101 	orrs.w	r1, r9, r1
    2a44:	d120      	bne.n	2a88 <_dtoa_r+0xad8>
    2a46:	2a00      	cmp	r2, #0
    2a48:	ddec      	ble.n	2a24 <_dtoa_r+0xa74>
    2a4a:	4659      	mov	r1, fp
    2a4c:	2201      	movs	r2, #1
    2a4e:	4628      	mov	r0, r5
    2a50:	9308      	str	r3, [sp, #32]
    2a52:	f00b fa09 	bl	de68 <__lshift>
    2a56:	4621      	mov	r1, r4
    2a58:	4683      	mov	fp, r0
    2a5a:	f00d fe79 	bl	10750 <__mcmp>
    2a5e:	2800      	cmp	r0, #0
    2a60:	9b08      	ldr	r3, [sp, #32]
    2a62:	dc02      	bgt.n	2a6a <_dtoa_r+0xaba>
    2a64:	d1de      	bne.n	2a24 <_dtoa_r+0xa74>
    2a66:	07da      	lsls	r2, r3, #31
    2a68:	d5dc      	bpl.n	2a24 <_dtoa_r+0xa74>
    2a6a:	2b39      	cmp	r3, #57	; 0x39
    2a6c:	d1d8      	bne.n	2a20 <_dtoa_r+0xa70>
    2a6e:	9a04      	ldr	r2, [sp, #16]
    2a70:	2339      	movs	r3, #57	; 0x39
    2a72:	7013      	strb	r3, [r2, #0]
    2a74:	463b      	mov	r3, r7
    2a76:	461f      	mov	r7, r3
    2a78:	3b01      	subs	r3, #1
    2a7a:	f817 2c01 	ldrb.w	r2, [r7, #-1]
    2a7e:	2a39      	cmp	r2, #57	; 0x39
    2a80:	d050      	beq.n	2b24 <_dtoa_r+0xb74>
    2a82:	3201      	adds	r2, #1
    2a84:	701a      	strb	r2, [r3, #0]
    2a86:	e747      	b.n	2918 <_dtoa_r+0x968>
    2a88:	2a00      	cmp	r2, #0
    2a8a:	dd03      	ble.n	2a94 <_dtoa_r+0xae4>
    2a8c:	2b39      	cmp	r3, #57	; 0x39
    2a8e:	d0ee      	beq.n	2a6e <_dtoa_r+0xabe>
    2a90:	3301      	adds	r3, #1
    2a92:	e7c7      	b.n	2a24 <_dtoa_r+0xa74>
    2a94:	9a08      	ldr	r2, [sp, #32]
    2a96:	990a      	ldr	r1, [sp, #40]	; 0x28
    2a98:	f802 3c01 	strb.w	r3, [r2, #-1]
    2a9c:	428a      	cmp	r2, r1
    2a9e:	d02a      	beq.n	2af6 <_dtoa_r+0xb46>
    2aa0:	4659      	mov	r1, fp
    2aa2:	2300      	movs	r3, #0
    2aa4:	220a      	movs	r2, #10
    2aa6:	4628      	mov	r0, r5
    2aa8:	f00b f880 	bl	dbac <__multadd>
    2aac:	45b0      	cmp	r8, r6
    2aae:	4683      	mov	fp, r0
    2ab0:	f04f 0300 	mov.w	r3, #0
    2ab4:	f04f 020a 	mov.w	r2, #10
    2ab8:	4641      	mov	r1, r8
    2aba:	4628      	mov	r0, r5
    2abc:	d107      	bne.n	2ace <_dtoa_r+0xb1e>
    2abe:	f00b f875 	bl	dbac <__multadd>
    2ac2:	4680      	mov	r8, r0
    2ac4:	4606      	mov	r6, r0
    2ac6:	9b08      	ldr	r3, [sp, #32]
    2ac8:	3301      	adds	r3, #1
    2aca:	9308      	str	r3, [sp, #32]
    2acc:	e775      	b.n	29ba <_dtoa_r+0xa0a>
    2ace:	f00b f86d 	bl	dbac <__multadd>
    2ad2:	4631      	mov	r1, r6
    2ad4:	4680      	mov	r8, r0
    2ad6:	2300      	movs	r3, #0
    2ad8:	220a      	movs	r2, #10
    2ada:	4628      	mov	r0, r5
    2adc:	f00b f866 	bl	dbac <__multadd>
    2ae0:	4606      	mov	r6, r0
    2ae2:	e7f0      	b.n	2ac6 <_dtoa_r+0xb16>
    2ae4:	f1b9 0f00 	cmp.w	r9, #0
    2ae8:	9a03      	ldr	r2, [sp, #12]
    2aea:	bfcc      	ite	gt
    2aec:	464f      	movgt	r7, r9
    2aee:	2701      	movle	r7, #1
    2af0:	4417      	add	r7, r2
    2af2:	f04f 0800 	mov.w	r8, #0
    2af6:	4659      	mov	r1, fp
    2af8:	2201      	movs	r2, #1
    2afa:	4628      	mov	r0, r5
    2afc:	9308      	str	r3, [sp, #32]
    2afe:	f00b f9b3 	bl	de68 <__lshift>
    2b02:	4621      	mov	r1, r4
    2b04:	4683      	mov	fp, r0
    2b06:	f00d fe23 	bl	10750 <__mcmp>
    2b0a:	2800      	cmp	r0, #0
    2b0c:	dcb2      	bgt.n	2a74 <_dtoa_r+0xac4>
    2b0e:	d102      	bne.n	2b16 <_dtoa_r+0xb66>
    2b10:	9b08      	ldr	r3, [sp, #32]
    2b12:	07db      	lsls	r3, r3, #31
    2b14:	d4ae      	bmi.n	2a74 <_dtoa_r+0xac4>
    2b16:	463b      	mov	r3, r7
    2b18:	461f      	mov	r7, r3
    2b1a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    2b1e:	2a30      	cmp	r2, #48	; 0x30
    2b20:	d0fa      	beq.n	2b18 <_dtoa_r+0xb68>
    2b22:	e6f9      	b.n	2918 <_dtoa_r+0x968>
    2b24:	9a03      	ldr	r2, [sp, #12]
    2b26:	429a      	cmp	r2, r3
    2b28:	d1a5      	bne.n	2a76 <_dtoa_r+0xac6>
    2b2a:	f10a 0a01 	add.w	sl, sl, #1
    2b2e:	2331      	movs	r3, #49	; 0x31
    2b30:	e779      	b.n	2a26 <_dtoa_r+0xa76>
    2b32:	4b14      	ldr	r3, [pc, #80]	; (2b84 <_dtoa_r+0xbd4>)
    2b34:	f7ff baa7 	b.w	2086 <_dtoa_r+0xd6>
    2b38:	9b26      	ldr	r3, [sp, #152]	; 0x98
    2b3a:	2b00      	cmp	r3, #0
    2b3c:	f47f aa80 	bne.w	2040 <_dtoa_r+0x90>
    2b40:	4b11      	ldr	r3, [pc, #68]	; (2b88 <_dtoa_r+0xbd8>)
    2b42:	f7ff baa0 	b.w	2086 <_dtoa_r+0xd6>
    2b46:	f1b9 0f00 	cmp.w	r9, #0
    2b4a:	dc03      	bgt.n	2b54 <_dtoa_r+0xba4>
    2b4c:	9b22      	ldr	r3, [sp, #136]	; 0x88
    2b4e:	2b02      	cmp	r3, #2
    2b50:	f73f aecb 	bgt.w	28ea <_dtoa_r+0x93a>
    2b54:	9f03      	ldr	r7, [sp, #12]
    2b56:	4621      	mov	r1, r4
    2b58:	4658      	mov	r0, fp
    2b5a:	f00d fe2a 	bl	107b2 <quorem>
    2b5e:	f100 0330 	add.w	r3, r0, #48	; 0x30
    2b62:	f807 3b01 	strb.w	r3, [r7], #1
    2b66:	9a03      	ldr	r2, [sp, #12]
    2b68:	1aba      	subs	r2, r7, r2
    2b6a:	4591      	cmp	r9, r2
    2b6c:	ddba      	ble.n	2ae4 <_dtoa_r+0xb34>
    2b6e:	4659      	mov	r1, fp
    2b70:	2300      	movs	r3, #0
    2b72:	220a      	movs	r2, #10
    2b74:	4628      	mov	r0, r5
    2b76:	f00b f819 	bl	dbac <__multadd>
    2b7a:	4683      	mov	fp, r0
    2b7c:	e7eb      	b.n	2b56 <_dtoa_r+0xba6>
    2b7e:	bf00      	nop
    2b80:	00013292 	.word	0x00013292
    2b84:	000132ec 	.word	0x000132ec
    2b88:	000132df 	.word	0x000132df

00002b8c <uart_cb>:
/* UART callback implementation */
/* Note that callback functions are executed in the scope of interrupt handlers. */
/* They run asynchronously after hardware/software interrupts and have a higher priority than all threads */
/* Should be kept as short and simple as possible. Heavier processing should be deferred to a task with suitable priority*/
static void uart_cb(const struct device *dev, struct uart_event *evt, void *user_data)
{
    2b8c:	b538      	push	{r3, r4, r5, lr}
    int err;

    switch (evt->type) {
    2b8e:	780b      	ldrb	r3, [r1, #0]
    2b90:	2b06      	cmp	r3, #6
    2b92:	d849      	bhi.n	2c28 <uart_cb+0x9c>
    2b94:	e8df f003 	tbb	[pc, r3]
    2b98:	250c0804 	.word	0x250c0804
    2b9c:	2d29      	.short	0x2d29
    2b9e:	44          	.byte	0x44
    2b9f:	00          	.byte	0x00
	
        case UART_TX_DONE:
		    printk("UART_TX_DONE event \n\r");
    2ba0:	4823      	ldr	r0, [pc, #140]	; (2c30 <uart_cb+0xa4>)
    2ba2:	f00c f8cf 	bl	ed44 <printk>
	    default:
            printk("UART: unknown event \n\r");
		    break;
    }

}
    2ba6:	bd38      	pop	{r3, r4, r5, pc}
	    	printk("UART_TX_ABORTED event \n\r");
    2ba8:	4822      	ldr	r0, [pc, #136]	; (2c34 <uart_cb+0xa8>)
    2baa:	f00c f8cb 	bl	ed44 <printk>
		    break;
    2bae:	e7fa      	b.n	2ba6 <uart_cb+0x1a>
    2bb0:	460c      	mov	r4, r1
		    printk("UART_RX_RDY event \n\r");
    2bb2:	4821      	ldr	r0, [pc, #132]	; (2c38 <uart_cb+0xac>)
    2bb4:	f00c f8c6 	bl	ed44 <printk>
            memcpy(&rx_chars[uart_rxbuf_nchar],&(rx_buf[evt->data.rx.offset]),evt->data.rx.len); 
    2bb8:	4d20      	ldr	r5, [pc, #128]	; (2c3c <uart_cb+0xb0>)
    2bba:	682b      	ldr	r3, [r5, #0]
    2bbc:	68a1      	ldr	r1, [r4, #8]
__ ## fun ## _ichk(type1 __restrict dst, type2 __restrict src) { \
	return __builtin___ ## fun ## _chk(dst, src, __ssp_bos0(dst)); \
}

__BEGIN_DECLS
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
    2bbe:	68e2      	ldr	r2, [r4, #12]
    2bc0:	481f      	ldr	r0, [pc, #124]	; (2c40 <uart_cb+0xb4>)
    2bc2:	4401      	add	r1, r0
    2bc4:	481f      	ldr	r0, [pc, #124]	; (2c44 <uart_cb+0xb8>)
    2bc6:	4418      	add	r0, r3
    2bc8:	f00d fc85 	bl	104d6 <memcpy>
            uart_rxbuf_nchar += evt->data.rx.len % RXBUF_SIZE; 
    2bcc:	68e1      	ldr	r1, [r4, #12]
    2bce:	f001 027f 	and.w	r2, r1, #127	; 0x7f
    2bd2:	682b      	ldr	r3, [r5, #0]
    2bd4:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
    2bd8:	602b      	str	r3, [r5, #0]
            printk("%d", evt->data.rx.len);          
    2bda:	481b      	ldr	r0, [pc, #108]	; (2c48 <uart_cb+0xbc>)
    2bdc:	f00c f8b2 	bl	ed44 <printk>
		    break;
    2be0:	e7e1      	b.n	2ba6 <uart_cb+0x1a>
		    printk("UART_RX_BUF_REQUEST event \n\r");
    2be2:	481a      	ldr	r0, [pc, #104]	; (2c4c <uart_cb+0xc0>)
    2be4:	f00c f8ae 	bl	ed44 <printk>
		    break;
    2be8:	e7dd      	b.n	2ba6 <uart_cb+0x1a>
		    printk("UART_RX_BUF_RELEASED event \n\r");
    2bea:	4819      	ldr	r0, [pc, #100]	; (2c50 <uart_cb+0xc4>)
    2bec:	f00c f8aa 	bl	ed44 <printk>
		    break;
    2bf0:	e7d9      	b.n	2ba6 <uart_cb+0x1a>
            printk("UART_RX_DISABLED event \n\r");
    2bf2:	4818      	ldr	r0, [pc, #96]	; (2c54 <uart_cb+0xc8>)
    2bf4:	f00c f8a6 	bl	ed44 <printk>
		    err =  uart_rx_enable(uart_dev ,rx_buf,sizeof(rx_buf),RX_TIMEOUT);
    2bf8:	4b17      	ldr	r3, [pc, #92]	; (2c58 <uart_cb+0xcc>)
    2bfa:	6818      	ldr	r0, [r3, #0]
static inline int z_impl_uart_rx_enable(const struct device *dev,
					uint8_t *buf,
					size_t len, int32_t timeout)
{
#ifdef CONFIG_UART_ASYNC_API
	const struct uart_driver_api *api =
    2bfc:	6883      	ldr	r3, [r0, #8]
				(const struct uart_driver_api *)dev->api;

	return api->rx_enable(dev, buf, len, timeout);
    2bfe:	68dc      	ldr	r4, [r3, #12]
    2c00:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
    2c04:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    2c08:	490d      	ldr	r1, [pc, #52]	; (2c40 <uart_cb+0xb4>)
    2c0a:	47a0      	blx	r4
            if (err) {
    2c0c:	4601      	mov	r1, r0
    2c0e:	2800      	cmp	r0, #0
    2c10:	d0c9      	beq.n	2ba6 <uart_cb+0x1a>
                printk("uart_rx_enable() error. Error code:%d\n\r",err);
    2c12:	4812      	ldr	r0, [pc, #72]	; (2c5c <uart_cb+0xd0>)
    2c14:	f00c f896 	bl	ed44 <printk>
                exit(FATAL_ERR);                
    2c18:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    2c1c:	f00a fc7a 	bl	d514 <exit>
		    printk("UART_RX_STOPPED event \n\r");
    2c20:	480f      	ldr	r0, [pc, #60]	; (2c60 <uart_cb+0xd4>)
    2c22:	f00c f88f 	bl	ed44 <printk>
		    break;
    2c26:	e7be      	b.n	2ba6 <uart_cb+0x1a>
            printk("UART: unknown event \n\r");
    2c28:	480e      	ldr	r0, [pc, #56]	; (2c64 <uart_cb+0xd8>)
    2c2a:	f00c f88b 	bl	ed44 <printk>
}
    2c2e:	e7ba      	b.n	2ba6 <uart_cb+0x1a>
    2c30:	00010f28 	.word	0x00010f28
    2c34:	00010f40 	.word	0x00010f40
    2c38:	00010f5c 	.word	0x00010f5c
    2c3c:	2000c9a8 	.word	0x2000c9a8
    2c40:	20004930 	.word	0x20004930
    2c44:	20008930 	.word	0x20008930
    2c48:	000111a0 	.word	0x000111a0
    2c4c:	00010f74 	.word	0x00010f74
    2c50:	00010f94 	.word	0x00010f94
    2c54:	00010fb4 	.word	0x00010fb4
    2c58:	2000c9a4 	.word	0x2000c9a4
    2c5c:	00010fd0 	.word	0x00010fd0
    2c60:	00010ff8 	.word	0x00010ff8
    2c64:	00011014 	.word	0x00011014

00002c68 <thread_output_code>:
{
    2c68:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    printk("Thread output init\n");
    2c6c:	4831      	ldr	r0, [pc, #196]	; (2d34 <thread_output_code+0xcc>)
    2c6e:	f00c f869 	bl	ed44 <printk>
		(void) arch_syscall_invoke1((uintptr_t)&ret64, K_SYSCALL_K_UPTIME_TICKS);
		return (int64_t) ret64;
	}
#endif
	compiler_barrier();
	return z_impl_k_uptime_ticks();
    2c72:	f00d fb9f 	bl	103b4 <z_impl_k_uptime_ticks>
    int64_t release_time = 0, fin_time = 0, t_prev = 0, t_min = SAMP_PERIOD_MS, t_max = SAMP_PERIOD_MS;
    2c76:	f44f 7b7a 	mov.w	fp, #1000	; 0x3e8
    2c7a:	f04f 0a00 	mov.w	sl, #0
    2c7e:	46d9      	mov	r9, fp
    2c80:	46d0      	mov	r8, sl
    2c82:	4654      	mov	r4, sl
    2c84:	4655      	mov	r5, sl
    2c86:	e005      	b.n	2c94 <thread_output_code+0x2c>
        printk("\tCloseby obstacles detected: %s\n\r", nearobs_output==1? "Yes" : "No");
    2c88:	492b      	ldr	r1, [pc, #172]	; (2d38 <thread_output_code+0xd0>)
    2c8a:	e00f      	b.n	2cac <thread_output_code+0x44>
            t_min = fin_time - t_prev;
    2c8c:	46a1      	mov	r9, r4
    2c8e:	46a8      	mov	r8, r5
        t_prev = fin_time;
    2c90:	461c      	mov	r4, r3
    2c92:	4615      	mov	r5, r2
		union { struct { uintptr_t lo, hi; } split; k_timeout_t val; } parm1 = { .val = timeout };
		return (int) arch_syscall_invoke3(parm0.x, parm1.split.lo, parm1.split.hi, K_SYSCALL_K_SEM_TAKE);
	}
#endif
	compiler_barrier();
	return z_impl_k_sem_take(sem, timeout);
    2c94:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    2c98:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    2c9c:	4827      	ldr	r0, [pc, #156]	; (2d3c <thread_output_code+0xd4>)
    2c9e:	f008 f965 	bl	af6c <z_impl_k_sem_take>
        printk("\tCloseby obstacles detected: %s\n\r", nearobs_output==1? "Yes" : "No");
    2ca2:	4b27      	ldr	r3, [pc, #156]	; (2d40 <thread_output_code+0xd8>)
    2ca4:	781b      	ldrb	r3, [r3, #0]
    2ca6:	2b01      	cmp	r3, #1
    2ca8:	d0ee      	beq.n	2c88 <thread_output_code+0x20>
    2caa:	4926      	ldr	r1, [pc, #152]	; (2d44 <thread_output_code+0xdc>)
    2cac:	4826      	ldr	r0, [pc, #152]	; (2d48 <thread_output_code+0xe0>)
    2cae:	f00c f849 	bl	ed44 <printk>
        k_sem_take(&sem_orientation_output, K_FOREVER);
    2cb2:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
    2cb6:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
    2cba:	4632      	mov	r2, r6
    2cbc:	463b      	mov	r3, r7
    2cbe:	4823      	ldr	r0, [pc, #140]	; (2d4c <thread_output_code+0xe4>)
    2cc0:	f008 f954 	bl	af6c <z_impl_k_sem_take>
        printk("\tRobot position=%s, guideline angle=%s\n\r", orientation_output[0], orientation_output[1]);
    2cc4:	4922      	ldr	r1, [pc, #136]	; (2d50 <thread_output_code+0xe8>)
    2cc6:	f101 020a 	add.w	r2, r1, #10
    2cca:	4822      	ldr	r0, [pc, #136]	; (2d54 <thread_output_code+0xec>)
    2ccc:	f00c f83a 	bl	ed44 <printk>
    2cd0:	4632      	mov	r2, r6
    2cd2:	463b      	mov	r3, r7
    2cd4:	4820      	ldr	r0, [pc, #128]	; (2d58 <thread_output_code+0xf0>)
    2cd6:	f008 f949 	bl	af6c <z_impl_k_sem_take>
	    printk("\t%d obstacles detected\n\r", obscount_output);
    2cda:	4b20      	ldr	r3, [pc, #128]	; (2d5c <thread_output_code+0xf4>)
    2cdc:	8819      	ldrh	r1, [r3, #0]
    2cde:	4820      	ldr	r0, [pc, #128]	; (2d60 <thread_output_code+0xf8>)
    2ce0:	f00c f830 	bl	ed44 <printk>
	return z_impl_k_uptime_ticks();
    2ce4:	f00d fb66 	bl	103b4 <z_impl_k_uptime_ticks>
 *
 * @return Current uptime in milliseconds.
 */
static inline int64_t k_uptime_get(void)
{
	return k_ticks_to_ms_floor64(k_uptime_ticks());
    2ce8:	4606      	mov	r6, r0
			/* Faster algorithm but source is first multiplied by target frequency
			 * and it can overflow even though final result would not overflow.
			 * Kconfig option shall prevent use of this algorithm when there is a
			 * risk of overflow.
			 */
			return ((t * to_hz + off) / from_hz);
    2cea:	014a      	lsls	r2, r1, #5
    2cec:	ea42 62d0 	orr.w	r2, r2, r0, lsr #27
    2cf0:	0140      	lsls	r0, r0, #5
    2cf2:	1b80      	subs	r0, r0, r6
    2cf4:	eb62 0301 	sbc.w	r3, r2, r1
    2cf8:	009b      	lsls	r3, r3, #2
    2cfa:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
    2cfe:	0080      	lsls	r0, r0, #2
    2d00:	1980      	adds	r0, r0, r6
    2d02:	eb43 0301 	adc.w	r3, r3, r1
    2d06:	00db      	lsls	r3, r3, #3
    2d08:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
    2d0c:	f3c0 3010 	ubfx	r0, r0, #12, #17
    2d10:	0bda      	lsrs	r2, r3, #15
    2d12:	ea40 4343 	orr.w	r3, r0, r3, lsl #17
        if (fin_time - t_prev < t_min)
    2d16:	1b1c      	subs	r4, r3, r4
    2d18:	eb62 0505 	sbc.w	r5, r2, r5
    2d1c:	454c      	cmp	r4, r9
    2d1e:	eb75 0108 	sbcs.w	r1, r5, r8
    2d22:	dbb3      	blt.n	2c8c <thread_output_code+0x24>
        else if (fin_time - t_prev > t_max)
    2d24:	45a3      	cmp	fp, r4
    2d26:	eb7a 0105 	sbcs.w	r1, sl, r5
    2d2a:	dab1      	bge.n	2c90 <thread_output_code+0x28>
            t_max = fin_time - t_prev;
    2d2c:	46a3      	mov	fp, r4
    2d2e:	46aa      	mov	sl, r5
    2d30:	e7ae      	b.n	2c90 <thread_output_code+0x28>
    2d32:	bf00      	nop
    2d34:	00011034 	.word	0x00011034
    2d38:	00011030 	.word	0x00011030
    2d3c:	2000c930 	.word	0x2000c930
    2d40:	2000d716 	.word	0x2000d716
    2d44:	0001102c 	.word	0x0001102c
    2d48:	00011048 	.word	0x00011048
    2d4c:	2000c950 	.word	0x2000c950
    2d50:	20000000 	.word	0x20000000
    2d54:	0001106c 	.word	0x0001106c
    2d58:	2000c940 	.word	0x2000c940
    2d5c:	2000d714 	.word	0x2000d714
    2d60:	00011098 	.word	0x00011098

00002d64 <thread_near_obstacle_code>:
{
    2d64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    printk("Thread near_obstacle init\n");
    2d68:	4831      	ldr	r0, [pc, #196]	; (2e30 <thread_near_obstacle_code+0xcc>)
    2d6a:	f00b ffeb 	bl	ed44 <printk>
    2d6e:	f00d fb21 	bl	103b4 <z_impl_k_uptime_ticks>
    int64_t release_time = 0, fin_time = 0, t_prev = 0, t_min = SAMP_PERIOD_MS, t_max = SAMP_PERIOD_MS;
    2d72:	f44f 797a 	mov.w	r9, #1000	; 0x3e8
    2d76:	2400      	movs	r4, #0
    2d78:	46c8      	mov	r8, r9
    2d7a:	4627      	mov	r7, r4
    2d7c:	4626      	mov	r6, r4
    2d7e:	4625      	mov	r5, r4
    2d80:	e047      	b.n	2e12 <thread_near_obstacle_code+0xae>
                    inObs++;
    2d82:	3101      	adds	r1, #1
                if (inObs > 1)
    2d84:	2901      	cmp	r1, #1
    2d86:	dd01      	ble.n	2d8c <thread_near_obstacle_code+0x28>
                    res=1;
    2d88:	f04f 0c01 	mov.w	ip, #1
            for (i = NOB_COL; i < NOB_COL * 3; i++)
    2d8c:	3301      	adds	r3, #1
    2d8e:	2b5f      	cmp	r3, #95	; 0x5f
    2d90:	dc09      	bgt.n	2da6 <thread_near_obstacle_code+0x42>
                if (vertical_guide_image_data[j][i] == OBSTACLE_COLOR)
    2d92:	4a28      	ldr	r2, [pc, #160]	; (2e34 <thread_near_obstacle_code+0xd0>)
    2d94:	eb02 12c0 	add.w	r2, r2, r0, lsl #7
    2d98:	5cd2      	ldrb	r2, [r2, r3]
    2d9a:	2a80      	cmp	r2, #128	; 0x80
    2d9c:	d0f1      	beq.n	2d82 <thread_near_obstacle_code+0x1e>
                else if (inObs > 1)
    2d9e:	2901      	cmp	r1, #1
    2da0:	ddf0      	ble.n	2d84 <thread_near_obstacle_code+0x20>
                    inObs = 0;
    2da2:	2100      	movs	r1, #0
    2da4:	e7f2      	b.n	2d8c <thread_near_obstacle_code+0x28>
        for (j = 0; j < NOB_ROW; j++)
    2da6:	3001      	adds	r0, #1
    2da8:	283f      	cmp	r0, #63	; 0x3f
    2daa:	dc02      	bgt.n	2db2 <thread_near_obstacle_code+0x4e>
            int inObs = 0;
    2dac:	2100      	movs	r1, #0
            for (i = NOB_COL; i < NOB_COL * 3; i++)
    2dae:	2320      	movs	r3, #32
    2db0:	e7ed      	b.n	2d8e <thread_near_obstacle_code+0x2a>
        nearobs_output = res;
    2db2:	4b21      	ldr	r3, [pc, #132]	; (2e38 <thread_near_obstacle_code+0xd4>)
    2db4:	f883 c000 	strb.w	ip, [r3]
		(void) arch_syscall_invoke1(parm0.x, K_SYSCALL_K_SEM_GIVE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_sem_give(sem);
    2db8:	4820      	ldr	r0, [pc, #128]	; (2e3c <thread_near_obstacle_code+0xd8>)
    2dba:	f008 f893 	bl	aee4 <z_impl_k_sem_give>
	return z_impl_k_uptime_ticks();
    2dbe:	f00d faf9 	bl	103b4 <z_impl_k_uptime_ticks>
    2dc2:	014a      	lsls	r2, r1, #5
    2dc4:	ea42 62d0 	orr.w	r2, r2, r0, lsr #27
    2dc8:	0143      	lsls	r3, r0, #5
    2dca:	1a1b      	subs	r3, r3, r0
    2dcc:	eb62 0201 	sbc.w	r2, r2, r1
    2dd0:	0092      	lsls	r2, r2, #2
    2dd2:	ea42 7293 	orr.w	r2, r2, r3, lsr #30
    2dd6:	009b      	lsls	r3, r3, #2
    2dd8:	181b      	adds	r3, r3, r0
    2dda:	eb42 0201 	adc.w	r2, r2, r1
    2dde:	00d2      	lsls	r2, r2, #3
    2de0:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
    2de4:	f3c3 3310 	ubfx	r3, r3, #12, #17
    2de8:	0bd0      	lsrs	r0, r2, #15
    2dea:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
        if (fin_time - t_prev < t_min)
    2dee:	1b99      	subs	r1, r3, r6
    2df0:	eb60 0205 	sbc.w	r2, r0, r5
    2df4:	4541      	cmp	r1, r8
    2df6:	eb72 0507 	sbcs.w	r5, r2, r7
    2dfa:	db06      	blt.n	2e0a <thread_near_obstacle_code+0xa6>
        else if (fin_time - t_prev > t_max)
    2dfc:	4589      	cmp	r9, r1
    2dfe:	eb74 0502 	sbcs.w	r5, r4, r2
    2e02:	da04      	bge.n	2e0e <thread_near_obstacle_code+0xaa>
            t_max = fin_time - t_prev;
    2e04:	4689      	mov	r9, r1
    2e06:	4614      	mov	r4, r2
    2e08:	e001      	b.n	2e0e <thread_near_obstacle_code+0xaa>
            t_min = fin_time - t_prev;
    2e0a:	4688      	mov	r8, r1
    2e0c:	4617      	mov	r7, r2
        t_prev = fin_time;
    2e0e:	461e      	mov	r6, r3
    2e10:	4605      	mov	r5, r0
	return z_impl_k_sem_take(sem, timeout);
    2e12:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    2e16:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    2e1a:	4809      	ldr	r0, [pc, #36]	; (2e40 <thread_near_obstacle_code+0xdc>)
    2e1c:	f008 f8a6 	bl	af6c <z_impl_k_sem_take>
        printk("Detecting closeby obstacles ...\n");
    2e20:	4808      	ldr	r0, [pc, #32]	; (2e44 <thread_near_obstacle_code+0xe0>)
    2e22:	f00b ff8f 	bl	ed44 <printk>
        uint8_t res=0;
    2e26:	f04f 0c00 	mov.w	ip, #0
        for (j = 0; j < NOB_ROW; j++)
    2e2a:	4660      	mov	r0, ip
    2e2c:	e7bc      	b.n	2da8 <thread_near_obstacle_code+0x44>
    2e2e:	bf00      	nop
    2e30:	000110b4 	.word	0x000110b4
    2e34:	20000014 	.word	0x20000014
    2e38:	2000d716 	.word	0x2000d716
    2e3c:	2000c930 	.word	0x2000c930
    2e40:	2000c960 	.word	0x2000c960
    2e44:	000110d0 	.word	0x000110d0

00002e48 <thread_obscount_code>:
{
    2e48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    printk("Thread obscount init\n");
    2e4c:	4832      	ldr	r0, [pc, #200]	; (2f18 <thread_obscount_code+0xd0>)
    2e4e:	f00b ff79 	bl	ed44 <printk>
	return z_impl_k_uptime_ticks();
    2e52:	f00d faaf 	bl	103b4 <z_impl_k_uptime_ticks>
    int64_t release_time = 0, fin_time = 0, t_prev = 0, t_min = SAMP_PERIOD_MS, t_max = SAMP_PERIOD_MS;
    2e56:	f44f 797a 	mov.w	r9, #1000	; 0x3e8
    2e5a:	2400      	movs	r4, #0
    2e5c:	46c8      	mov	r8, r9
    2e5e:	4627      	mov	r7, r4
    2e60:	4626      	mov	r6, r4
    2e62:	4625      	mov	r5, r4
    2e64:	e049      	b.n	2efa <thread_obscount_code+0xb2>
                    inObs++;
    2e66:	3101      	adds	r1, #1
            for (i = 0; i < IMGWIDTH; i++)
    2e68:	3301      	adds	r3, #1
    2e6a:	2b7f      	cmp	r3, #127	; 0x7f
    2e6c:	dc0b      	bgt.n	2e86 <thread_obscount_code+0x3e>
                if (vertical_guide_image_data[j][i] == OBSTACLE_COLOR)
    2e6e:	4a2b      	ldr	r2, [pc, #172]	; (2f1c <thread_obscount_code+0xd4>)
    2e70:	eb02 12c0 	add.w	r2, r2, r0, lsl #7
    2e74:	5cd2      	ldrb	r2, [r2, r3]
    2e76:	2a80      	cmp	r2, #128	; 0x80
    2e78:	d0f5      	beq.n	2e66 <thread_obscount_code+0x1e>
                else if (inObs > 1)
    2e7a:	2901      	cmp	r1, #1
    2e7c:	ddf4      	ble.n	2e68 <thread_obscount_code+0x20>
                    nobs++;
    2e7e:	f10c 0c01 	add.w	ip, ip, #1
                    inObs = 0;
    2e82:	2100      	movs	r1, #0
    2e84:	e7f0      	b.n	2e68 <thread_obscount_code+0x20>
            if (inObs > 1)
    2e86:	2901      	cmp	r1, #1
    2e88:	dd01      	ble.n	2e8e <thread_obscount_code+0x46>
                nobs++;
    2e8a:	f10c 0c01 	add.w	ip, ip, #1
        for (j = 0; j < IMGWIDTH; j++)
    2e8e:	3001      	adds	r0, #1
    2e90:	287f      	cmp	r0, #127	; 0x7f
    2e92:	dc02      	bgt.n	2e9a <thread_obscount_code+0x52>
            int inObs = 0;
    2e94:	2100      	movs	r1, #0
            for (i = 0; i < IMGWIDTH; i++)
    2e96:	460b      	mov	r3, r1
    2e98:	e7e7      	b.n	2e6a <thread_obscount_code+0x22>
        obscount_output = nobs;
    2e9a:	4b21      	ldr	r3, [pc, #132]	; (2f20 <thread_obscount_code+0xd8>)
    2e9c:	f8a3 c000 	strh.w	ip, [r3]
	z_impl_k_sem_give(sem);
    2ea0:	4820      	ldr	r0, [pc, #128]	; (2f24 <thread_obscount_code+0xdc>)
    2ea2:	f008 f81f 	bl	aee4 <z_impl_k_sem_give>
	return z_impl_k_uptime_ticks();
    2ea6:	f00d fa85 	bl	103b4 <z_impl_k_uptime_ticks>
    2eaa:	014a      	lsls	r2, r1, #5
    2eac:	ea42 62d0 	orr.w	r2, r2, r0, lsr #27
    2eb0:	0143      	lsls	r3, r0, #5
    2eb2:	1a1b      	subs	r3, r3, r0
    2eb4:	eb62 0201 	sbc.w	r2, r2, r1
    2eb8:	0092      	lsls	r2, r2, #2
    2eba:	ea42 7293 	orr.w	r2, r2, r3, lsr #30
    2ebe:	009b      	lsls	r3, r3, #2
    2ec0:	181b      	adds	r3, r3, r0
    2ec2:	eb42 0201 	adc.w	r2, r2, r1
    2ec6:	00d2      	lsls	r2, r2, #3
    2ec8:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
    2ecc:	f3c3 3310 	ubfx	r3, r3, #12, #17
    2ed0:	0bd0      	lsrs	r0, r2, #15
    2ed2:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
        if (fin_time - t_prev < t_min)
    2ed6:	1b99      	subs	r1, r3, r6
    2ed8:	eb60 0205 	sbc.w	r2, r0, r5
    2edc:	4541      	cmp	r1, r8
    2ede:	eb72 0507 	sbcs.w	r5, r2, r7
    2ee2:	db06      	blt.n	2ef2 <thread_obscount_code+0xaa>
        else if (fin_time - t_prev > t_max)
    2ee4:	4589      	cmp	r9, r1
    2ee6:	eb74 0502 	sbcs.w	r5, r4, r2
    2eea:	da04      	bge.n	2ef6 <thread_obscount_code+0xae>
            t_max = fin_time - t_prev;
    2eec:	4689      	mov	r9, r1
    2eee:	4614      	mov	r4, r2
    2ef0:	e001      	b.n	2ef6 <thread_obscount_code+0xae>
            t_min = fin_time - t_prev;
    2ef2:	4688      	mov	r8, r1
    2ef4:	4617      	mov	r7, r2
        t_prev = fin_time;
    2ef6:	461e      	mov	r6, r3
    2ef8:	4605      	mov	r5, r0
	return z_impl_k_sem_take(sem, timeout);
    2efa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    2efe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    2f02:	4809      	ldr	r0, [pc, #36]	; (2f28 <thread_obscount_code+0xe0>)
    2f04:	f008 f832 	bl	af6c <z_impl_k_sem_take>
	    printk("Detecting number of obstacles ...\n");
    2f08:	4808      	ldr	r0, [pc, #32]	; (2f2c <thread_obscount_code+0xe4>)
    2f0a:	f00b ff1b 	bl	ed44 <printk>
        nobs = 0;
    2f0e:	f04f 0c00 	mov.w	ip, #0
        for (j = 0; j < IMGWIDTH; j++)
    2f12:	4660      	mov	r0, ip
    2f14:	e7bc      	b.n	2e90 <thread_obscount_code+0x48>
    2f16:	bf00      	nop
    2f18:	000110f4 	.word	0x000110f4
    2f1c:	20000014 	.word	0x20000014
    2f20:	2000d714 	.word	0x2000d714
    2f24:	2000c940 	.word	0x2000c940
    2f28:	2000c970 	.word	0x2000c970
    2f2c:	0001110c 	.word	0x0001110c

00002f30 <thread_orientation_code>:
{
    2f30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2f34:	b085      	sub	sp, #20
    printk("Thread orientation init\n");
    2f36:	485b      	ldr	r0, [pc, #364]	; (30a4 <thread_orientation_code+0x174>)
    2f38:	f00b ff04 	bl	ed44 <printk>
	return z_impl_k_uptime_ticks();
    2f3c:	f00d fa3a 	bl	103b4 <z_impl_k_uptime_ticks>
    int64_t release_time = 0, fin_time = 0, t_prev = 0, t_min = SAMP_PERIOD_MS, t_max = SAMP_PERIOD_MS;
    2f40:	f44f 797a 	mov.w	r9, #1000	; 0x3e8
    2f44:	f8cd 9008 	str.w	r9, [sp, #8]
    2f48:	f04f 0a00 	mov.w	sl, #0
    2f4c:	46d3      	mov	fp, sl
    2f4e:	f8cd a00c 	str.w	sl, [sp, #12]
    2f52:	4655      	mov	r5, sl
    2f54:	e091      	b.n	307a <thread_orientation_code+0x14a>
                pos = i;
    2f56:	b224      	sxth	r4, r4
        for (i = 0; i < IMGWIDTH; i++)
    2f58:	2600      	movs	r6, #0
    2f5a:	2e7f      	cmp	r6, #127	; 0x7f
    2f5c:	dc0b      	bgt.n	2f76 <thread_orientation_code+0x46>
            if (vertical_guide_image_data[GF_ROW][i] == GUIDELINE_COLOR)
    2f5e:	4b52      	ldr	r3, [pc, #328]	; (30a8 <thread_orientation_code+0x178>)
    2f60:	4433      	add	r3, r6
    2f62:	f503 537e 	add.w	r3, r3, #16256	; 0x3f80
    2f66:	781b      	ldrb	r3, [r3, #0]
    2f68:	2bff      	cmp	r3, #255	; 0xff
    2f6a:	d006      	beq.n	2f7a <thread_orientation_code+0x4a>
        for (i = 0; i < IMGWIDTH; i++)
    2f6c:	3601      	adds	r6, #1
    2f6e:	e7f4      	b.n	2f5a <thread_orientation_code+0x2a>
        pos = -1;
    2f70:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
    2f74:	e7f0      	b.n	2f58 <thread_orientation_code+0x28>
        gf_pos = -1;
    2f76:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
        if (pos == -1 || gf_pos == -1)
    2f7a:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
    2f7e:	d06b      	beq.n	3058 <thread_orientation_code+0x128>
    2f80:	f1b6 3fff 	cmp.w	r6, #4294967295	; 0xffffffff
    2f84:	d068      	beq.n	3058 <thread_orientation_code+0x128>
        if (pos == gf_pos)
    2f86:	46a0      	mov	r8, r4
    2f88:	42b4      	cmp	r4, r6
    2f8a:	d070      	beq.n	306e <thread_orientation_code+0x13e>
            int pos_delta = pos - gf_pos;
    2f8c:	1ba4      	subs	r4, r4, r6
            if (pos_delta > 0)
    2f8e:	2c00      	cmp	r4, #0
    2f90:	dd68      	ble.n	3064 <thread_orientation_code+0x134>
                pos_delta++;
    2f92:	3401      	adds	r4, #1
            angle = acos(IMGWIDTH / sqrt(pow(IMGWIDTH, 2) + pow(pos_delta, 2)));
    2f94:	2600      	movs	r6, #0
    2f96:	f04f 4780 	mov.w	r7, #1073741824	; 0x40000000
    2f9a:	4632      	mov	r2, r6
    2f9c:	463b      	mov	r3, r7
    2f9e:	2000      	movs	r0, #0
    2fa0:	4942      	ldr	r1, [pc, #264]	; (30ac <thread_orientation_code+0x17c>)
    2fa2:	f00a f87b 	bl	d09c <pow>
    2fa6:	e9cd 0100 	strd	r0, r1, [sp]
    2faa:	4620      	mov	r0, r4
    2fac:	f7fd fa4a 	bl	444 <__aeabi_i2d>
    2fb0:	4632      	mov	r2, r6
    2fb2:	463b      	mov	r3, r7
    2fb4:	f00a f872 	bl	d09c <pow>
    2fb8:	4602      	mov	r2, r0
    2fba:	460b      	mov	r3, r1
    2fbc:	e9dd 0100 	ldrd	r0, r1, [sp]
    2fc0:	f7fd f8f4 	bl	1ac <__adddf3>
    2fc4:	f00a f916 	bl	d1f4 <sqrt>
    2fc8:	4602      	mov	r2, r0
    2fca:	460b      	mov	r3, r1
    2fcc:	2000      	movs	r0, #0
    2fce:	4937      	ldr	r1, [pc, #220]	; (30ac <thread_orientation_code+0x17c>)
    2fd0:	f7fd fbcc 	bl	76c <__aeabi_ddiv>
    2fd4:	f00a f834 	bl	d040 <acos>
    2fd8:	f7fd fcb0 	bl	93c <__aeabi_d2f>
    2fdc:	4606      	mov	r6, r0
            if (pos_delta < 0)
    2fde:	2c00      	cmp	r4, #0
    2fe0:	db42      	blt.n	3068 <thread_orientation_code+0x138>
        itoa(pos, orientation_output[0], 10);
    2fe2:	4c33      	ldr	r4, [pc, #204]	; (30b0 <thread_orientation_code+0x180>)
    2fe4:	220a      	movs	r2, #10
    2fe6:	4621      	mov	r1, r4
    2fe8:	4640      	mov	r0, r8
    2fea:	f00d fa72 	bl	104d2 <itoa>
        gcvt (angle, 6, orientation_output[1]);
    2fee:	340a      	adds	r4, #10
    2ff0:	4630      	mov	r0, r6
    2ff2:	f7fd fa39 	bl	468 <__aeabi_f2d>
    2ff6:	4623      	mov	r3, r4
    2ff8:	2206      	movs	r2, #6
    2ffa:	f00a fa67 	bl	d4cc <gcvt>
	z_impl_k_sem_give(sem);
    2ffe:	482d      	ldr	r0, [pc, #180]	; (30b4 <thread_orientation_code+0x184>)
    3000:	f007 ff70 	bl	aee4 <z_impl_k_sem_give>
	return z_impl_k_uptime_ticks();
    3004:	f00d f9d6 	bl	103b4 <z_impl_k_uptime_ticks>
    3008:	4604      	mov	r4, r0
    300a:	014a      	lsls	r2, r1, #5
    300c:	ea42 62d0 	orr.w	r2, r2, r0, lsr #27
    3010:	0140      	lsls	r0, r0, #5
    3012:	1b00      	subs	r0, r0, r4
    3014:	eb62 0301 	sbc.w	r3, r2, r1
    3018:	009b      	lsls	r3, r3, #2
    301a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
    301e:	0080      	lsls	r0, r0, #2
    3020:	1900      	adds	r0, r0, r4
    3022:	eb43 0301 	adc.w	r3, r3, r1
    3026:	00db      	lsls	r3, r3, #3
    3028:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
    302c:	f3c0 3010 	ubfx	r0, r0, #12, #17
    3030:	0bda      	lsrs	r2, r3, #15
    3032:	ea40 4343 	orr.w	r3, r0, r3, lsl #17
        if (fin_time - t_prev < t_min)
    3036:	1b5d      	subs	r5, r3, r5
    3038:	eb62 0b0b 	sbc.w	fp, r2, fp
    303c:	454d      	cmp	r5, r9
    303e:	eb7b 010a 	sbcs.w	r1, fp, sl
    3042:	db16      	blt.n	3072 <thread_orientation_code+0x142>
        else if (fin_time - t_prev > t_max)
    3044:	9902      	ldr	r1, [sp, #8]
    3046:	42a9      	cmp	r1, r5
    3048:	9903      	ldr	r1, [sp, #12]
    304a:	eb71 010b 	sbcs.w	r1, r1, fp
    304e:	da12      	bge.n	3076 <thread_orientation_code+0x146>
            t_max = fin_time - t_prev;
    3050:	9502      	str	r5, [sp, #8]
    3052:	f8cd b00c 	str.w	fp, [sp, #12]
    3056:	e00e      	b.n	3076 <thread_orientation_code+0x146>
            printk("Failed to find guideline pos=%d, gf_pos=%d", pos, gf_pos);
    3058:	4632      	mov	r2, r6
    305a:	4621      	mov	r1, r4
    305c:	4816      	ldr	r0, [pc, #88]	; (30b8 <thread_orientation_code+0x188>)
    305e:	f00b fe71 	bl	ed44 <printk>
    3062:	e790      	b.n	2f86 <thread_orientation_code+0x56>
                pos_delta--;
    3064:	3c01      	subs	r4, #1
    3066:	e795      	b.n	2f94 <thread_orientation_code+0x64>
                angle = -angle;
    3068:	f100 4600 	add.w	r6, r0, #2147483648	; 0x80000000
    306c:	e7b9      	b.n	2fe2 <thread_orientation_code+0xb2>
            angle = 0;
    306e:	2600      	movs	r6, #0
    3070:	e7b7      	b.n	2fe2 <thread_orientation_code+0xb2>
            t_min = fin_time - t_prev;
    3072:	46a9      	mov	r9, r5
    3074:	46da      	mov	sl, fp
        t_prev = fin_time;
    3076:	461d      	mov	r5, r3
    3078:	4693      	mov	fp, r2
	return z_impl_k_sem_take(sem, timeout);
    307a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    307e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    3082:	480e      	ldr	r0, [pc, #56]	; (30bc <thread_orientation_code+0x18c>)
    3084:	f007 ff72 	bl	af6c <z_impl_k_sem_take>
        printk("Detecting position and guideline angle...\n");
    3088:	480d      	ldr	r0, [pc, #52]	; (30c0 <thread_orientation_code+0x190>)
    308a:	f00b fe5b 	bl	ed44 <printk>
        for (i = 0; i < IMGWIDTH; i++)
    308e:	2400      	movs	r4, #0
    3090:	2c7f      	cmp	r4, #127	; 0x7f
    3092:	f73f af6d 	bgt.w	2f70 <thread_orientation_code+0x40>
            if (vertical_guide_image_data[GN_ROW][i] == GUIDELINE_COLOR)
    3096:	4b04      	ldr	r3, [pc, #16]	; (30a8 <thread_orientation_code+0x178>)
    3098:	5d1b      	ldrb	r3, [r3, r4]
    309a:	2bff      	cmp	r3, #255	; 0xff
    309c:	f43f af5b 	beq.w	2f56 <thread_orientation_code+0x26>
        for (i = 0; i < IMGWIDTH; i++)
    30a0:	3401      	adds	r4, #1
    30a2:	e7f5      	b.n	3090 <thread_orientation_code+0x160>
    30a4:	00011130 	.word	0x00011130
    30a8:	20000014 	.word	0x20000014
    30ac:	40600000 	.word	0x40600000
    30b0:	20000000 	.word	0x20000000
    30b4:	2000c950 	.word	0x2000c950
    30b8:	00011178 	.word	0x00011178
    30bc:	2000c980 	.word	0x2000c980
    30c0:	0001114c 	.word	0x0001114c

000030c4 <main>:
{
    30c4:	b5d0      	push	{r4, r6, r7, lr}
    30c6:	b088      	sub	sp, #32
		union { uintptr_t x; const char * val; } parm0 = { .val = name };
		return (const struct device *) arch_syscall_invoke1(parm0.x, K_SYSCALL_DEVICE_GET_BINDING);
	}
#endif
	compiler_barrier();
	return z_impl_device_get_binding(name);
    30c8:	485b      	ldr	r0, [pc, #364]	; (3238 <main+0x174>)
    30ca:	f006 ffef 	bl	a0ac <z_impl_device_get_binding>
    uart_dev= device_get_binding(DT_LABEL(UART_NODE));
    30ce:	4b5b      	ldr	r3, [pc, #364]	; (323c <main+0x178>)
    30d0:	6018      	str	r0, [r3, #0]
    if (uart_dev == NULL) {
    30d2:	b338      	cbz	r0, 3124 <main+0x60>
        printk("UART binding successful\n\r");
    30d4:	485a      	ldr	r0, [pc, #360]	; (3240 <main+0x17c>)
    30d6:	f00b fe35 	bl	ed44 <printk>
    err = uart_configure(uart_dev, &uart_cfg);
    30da:	4b58      	ldr	r3, [pc, #352]	; (323c <main+0x178>)
    30dc:	6818      	ldr	r0, [r3, #0]
	const struct uart_driver_api *api =
    30de:	6883      	ldr	r3, [r0, #8]
	if (api->configure == NULL) {
    30e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    30e2:	b323      	cbz	r3, 312e <main+0x6a>
	return api->configure(dev, cfg);
    30e4:	4957      	ldr	r1, [pc, #348]	; (3244 <main+0x180>)
    30e6:	4798      	blx	r3
    if (err == -ENOSYS) { /* If invalid configuration */
    30e8:	f110 0f58 	cmn.w	r0, #88	; 0x58
    30ec:	d022      	beq.n	3134 <main+0x70>
    err =  uart_rx_enable(uart_dev ,rx_buf,sizeof(rx_buf),RX_TIMEOUT);
    30ee:	4b53      	ldr	r3, [pc, #332]	; (323c <main+0x178>)
    30f0:	6818      	ldr	r0, [r3, #0]
	const struct uart_driver_api *api =
    30f2:	6883      	ldr	r3, [r0, #8]
	return api->rx_enable(dev, buf, len, timeout);
    30f4:	68dc      	ldr	r4, [r3, #12]
    30f6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
    30fa:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    30fe:	4952      	ldr	r1, [pc, #328]	; (3248 <main+0x184>)
    3100:	47a0      	blx	r4
    if (err) {
    3102:	4601      	mov	r1, r0
    3104:	b9d0      	cbnz	r0, 313c <main+0x78>
    err = uart_callback_set(uart_dev, uart_cb, NULL);
    3106:	4b4d      	ldr	r3, [pc, #308]	; (323c <main+0x178>)
    3108:	6818      	ldr	r0, [r3, #0]
	const struct uart_driver_api *api =
    310a:	6883      	ldr	r3, [r0, #8]
	if (api->callback_set == NULL) {
    310c:	681b      	ldr	r3, [r3, #0]
    310e:	b1cb      	cbz	r3, 3144 <main+0x80>
	return api->callback_set(dev, callback, user_data);
    3110:	2200      	movs	r2, #0
    3112:	494e      	ldr	r1, [pc, #312]	; (324c <main+0x188>)
    3114:	4798      	blx	r3
    if (err) {
    3116:	4601      	mov	r1, r0
    3118:	b1b8      	cbz	r0, 314a <main+0x86>
        printk("uart_callback_set() error. Error code:%d\n\r",err);
    311a:	484d      	ldr	r0, [pc, #308]	; (3250 <main+0x18c>)
    311c:	f00b fe12 	bl	ed44 <printk>
}
    3120:	b008      	add	sp, #32
    3122:	bdd0      	pop	{r4, r6, r7, pc}
        printk("device_get_binding() error for device %s!\n\r", DT_LABEL(UART_NODE));
    3124:	4944      	ldr	r1, [pc, #272]	; (3238 <main+0x174>)
    3126:	484b      	ldr	r0, [pc, #300]	; (3254 <main+0x190>)
    3128:	f00b fe0c 	bl	ed44 <printk>
        return;
    312c:	e7f8      	b.n	3120 <main+0x5c>
		return -ENOSYS;
    312e:	f06f 0057 	mvn.w	r0, #87	; 0x57
    3132:	e7d9      	b.n	30e8 <main+0x24>
        printk("uart_configure() error. Invalid configuration\n\r");
    3134:	4848      	ldr	r0, [pc, #288]	; (3258 <main+0x194>)
    3136:	f00b fe05 	bl	ed44 <printk>
        return; 
    313a:	e7f1      	b.n	3120 <main+0x5c>
        printk("uart_rx_enable() error. Error code:%d\n\r",err);
    313c:	4847      	ldr	r0, [pc, #284]	; (325c <main+0x198>)
    313e:	f00b fe01 	bl	ed44 <printk>
        return;
    3142:	e7ed      	b.n	3120 <main+0x5c>
		return -ENOSYS;
    3144:	f06f 0157 	mvn.w	r1, #87	; 0x57
    3148:	e7e7      	b.n	311a <main+0x56>
	return z_impl_k_sem_init(sem, initial_count, limit);
    314a:	2201      	movs	r2, #1
    314c:	2100      	movs	r1, #0
    314e:	4844      	ldr	r0, [pc, #272]	; (3260 <main+0x19c>)
    3150:	f00d f8da 	bl	10308 <z_impl_k_sem_init>
    3154:	2201      	movs	r2, #1
    3156:	2100      	movs	r1, #0
    3158:	4842      	ldr	r0, [pc, #264]	; (3264 <main+0x1a0>)
    315a:	f00d f8d5 	bl	10308 <z_impl_k_sem_init>
    315e:	2201      	movs	r2, #1
    3160:	2100      	movs	r1, #0
    3162:	4841      	ldr	r0, [pc, #260]	; (3268 <main+0x1a4>)
    3164:	f00d f8d0 	bl	10308 <z_impl_k_sem_init>
    3168:	2201      	movs	r2, #1
    316a:	2100      	movs	r1, #0
    316c:	483f      	ldr	r0, [pc, #252]	; (326c <main+0x1a8>)
    316e:	f00d f8cb 	bl	10308 <z_impl_k_sem_init>
    3172:	2201      	movs	r2, #1
    3174:	2100      	movs	r1, #0
    3176:	483e      	ldr	r0, [pc, #248]	; (3270 <main+0x1ac>)
    3178:	f00d f8c6 	bl	10308 <z_impl_k_sem_init>
    317c:	2201      	movs	r2, #1
    317e:	2100      	movs	r1, #0
    3180:	483c      	ldr	r0, [pc, #240]	; (3274 <main+0x1b0>)
    3182:	f00d f8c1 	bl	10308 <z_impl_k_sem_init>
                                               NULL, NULL, NULL, thread_near_obstacle_prio, 0, K_NO_WAIT);
    3186:	2600      	movs	r6, #0
    3188:	2700      	movs	r7, #0
	return z_impl_k_thread_create(new_thread, stack, stack_size, entry, p1, p2, p3, prio, options, delay);
    318a:	e9cd 6706 	strd	r6, r7, [sp, #24]
    318e:	2400      	movs	r4, #0
    3190:	9404      	str	r4, [sp, #16]
    3192:	2304      	movs	r3, #4
    3194:	9303      	str	r3, [sp, #12]
    3196:	9402      	str	r4, [sp, #8]
    3198:	9401      	str	r4, [sp, #4]
    319a:	9400      	str	r4, [sp, #0]
    319c:	4b36      	ldr	r3, [pc, #216]	; (3278 <main+0x1b4>)
    319e:	f44f 6280 	mov.w	r2, #1024	; 0x400
    31a2:	4936      	ldr	r1, [pc, #216]	; (327c <main+0x1b8>)
    31a4:	4836      	ldr	r0, [pc, #216]	; (3280 <main+0x1bc>)
    31a6:	f007 fbb1 	bl	a90c <z_impl_k_thread_create>
    thread_near_obstacle_tid = k_thread_create(&thread_near_obstacle_data, thread_near_obstacle_stack,
    31aa:	4b36      	ldr	r3, [pc, #216]	; (3284 <main+0x1c0>)
    31ac:	6018      	str	r0, [r3, #0]
    31ae:	e9cd 6706 	strd	r6, r7, [sp, #24]
    31b2:	9404      	str	r4, [sp, #16]
    31b4:	2305      	movs	r3, #5
    31b6:	9303      	str	r3, [sp, #12]
    31b8:	9402      	str	r4, [sp, #8]
    31ba:	9401      	str	r4, [sp, #4]
    31bc:	9400      	str	r4, [sp, #0]
    31be:	4b32      	ldr	r3, [pc, #200]	; (3288 <main+0x1c4>)
    31c0:	f44f 6280 	mov.w	r2, #1024	; 0x400
    31c4:	4931      	ldr	r1, [pc, #196]	; (328c <main+0x1c8>)
    31c6:	4832      	ldr	r0, [pc, #200]	; (3290 <main+0x1cc>)
    31c8:	f007 fba0 	bl	a90c <z_impl_k_thread_create>
    thread_receive_image_tid = k_thread_create(&thread_receive_image_data, thread_receive_image_stack,
    31cc:	4b31      	ldr	r3, [pc, #196]	; (3294 <main+0x1d0>)
    31ce:	6018      	str	r0, [r3, #0]
    31d0:	e9cd 6706 	strd	r6, r7, [sp, #24]
    31d4:	9404      	str	r4, [sp, #16]
    31d6:	2302      	movs	r3, #2
    31d8:	9303      	str	r3, [sp, #12]
    31da:	9402      	str	r4, [sp, #8]
    31dc:	9401      	str	r4, [sp, #4]
    31de:	9400      	str	r4, [sp, #0]
    31e0:	4b2d      	ldr	r3, [pc, #180]	; (3298 <main+0x1d4>)
    31e2:	f44f 6280 	mov.w	r2, #1024	; 0x400
    31e6:	492d      	ldr	r1, [pc, #180]	; (329c <main+0x1d8>)
    31e8:	482d      	ldr	r0, [pc, #180]	; (32a0 <main+0x1dc>)
    31ea:	f007 fb8f 	bl	a90c <z_impl_k_thread_create>
    thread_orientation_tid = k_thread_create(&thread_orientation_data, thread_orientation_stack,
    31ee:	4b2d      	ldr	r3, [pc, #180]	; (32a4 <main+0x1e0>)
    31f0:	6018      	str	r0, [r3, #0]
    31f2:	e9cd 6706 	strd	r6, r7, [sp, #24]
    31f6:	9404      	str	r4, [sp, #16]
    31f8:	2303      	movs	r3, #3
    31fa:	9303      	str	r3, [sp, #12]
    31fc:	9402      	str	r4, [sp, #8]
    31fe:	9401      	str	r4, [sp, #4]
    3200:	9400      	str	r4, [sp, #0]
    3202:	4b29      	ldr	r3, [pc, #164]	; (32a8 <main+0x1e4>)
    3204:	f44f 6280 	mov.w	r2, #1024	; 0x400
    3208:	4928      	ldr	r1, [pc, #160]	; (32ac <main+0x1e8>)
    320a:	4829      	ldr	r0, [pc, #164]	; (32b0 <main+0x1ec>)
    320c:	f007 fb7e 	bl	a90c <z_impl_k_thread_create>
    thread_output_tid = k_thread_create(&thread_output_data, thread_output_stack,
    3210:	4b28      	ldr	r3, [pc, #160]	; (32b4 <main+0x1f0>)
    3212:	6018      	str	r0, [r3, #0]
    3214:	e9cd 6706 	strd	r6, r7, [sp, #24]
    3218:	9404      	str	r4, [sp, #16]
    321a:	2301      	movs	r3, #1
    321c:	9303      	str	r3, [sp, #12]
    321e:	9402      	str	r4, [sp, #8]
    3220:	9401      	str	r4, [sp, #4]
    3222:	9400      	str	r4, [sp, #0]
    3224:	4b24      	ldr	r3, [pc, #144]	; (32b8 <main+0x1f4>)
    3226:	f44f 6280 	mov.w	r2, #1024	; 0x400
    322a:	4924      	ldr	r1, [pc, #144]	; (32bc <main+0x1f8>)
    322c:	4824      	ldr	r0, [pc, #144]	; (32c0 <main+0x1fc>)
    322e:	f007 fb6d 	bl	a90c <z_impl_k_thread_create>
    thread_obscount_tid = k_thread_create(&thread_obscount_data, thread_obscount_stack,
    3232:	4b24      	ldr	r3, [pc, #144]	; (32c4 <main+0x200>)
    3234:	6018      	str	r0, [r3, #0]
    return;
    3236:	e773      	b.n	3120 <main+0x5c>
    3238:	000111a4 	.word	0x000111a4
    323c:	2000c9a4 	.word	0x2000c9a4
    3240:	000111d8 	.word	0x000111d8
    3244:	000112d4 	.word	0x000112d4
    3248:	20004930 	.word	0x20004930
    324c:	00002b8d 	.word	0x00002b8d
    3250:	00011224 	.word	0x00011224
    3254:	000111ac 	.word	0x000111ac
    3258:	000111f4 	.word	0x000111f4
    325c:	00010fd0 	.word	0x00010fd0
    3260:	2000c960 	.word	0x2000c960
    3264:	2000c980 	.word	0x2000c980
    3268:	2000c930 	.word	0x2000c930
    326c:	2000c950 	.word	0x2000c950
    3270:	2000c970 	.word	0x2000c970
    3274:	2000c940 	.word	0x2000c940
    3278:	00002d65 	.word	0x00002d65
    327c:	2000db40 	.word	0x2000db40
    3280:	20004288 	.word	0x20004288
    3284:	2000c990 	.word	0x2000c990
    3288:	00003351 	.word	0x00003351
    328c:	2000d720 	.word	0x2000d720
    3290:	20004548 	.word	0x20004548
    3294:	2000c9a0 	.word	0x2000c9a0
    3298:	00002f31 	.word	0x00002f31
    329c:	2000df60 	.word	0x2000df60
    32a0:	200043e8 	.word	0x200043e8
    32a4:	2000c998 	.word	0x2000c998
    32a8:	00002c69 	.word	0x00002c69
    32ac:	2000e380 	.word	0x2000e380
    32b0:	20004498 	.word	0x20004498
    32b4:	2000c99c 	.word	0x2000c99c
    32b8:	00002e49 	.word	0x00002e49
    32bc:	2000e7a0 	.word	0x2000e7a0
    32c0:	20004338 	.word	0x20004338
    32c4:	2000c994 	.word	0x2000c994

000032c8 <receiveImage>:
uint8_t ** receiveImage(){
    32c8:	b538      	push	{r3, r4, r5, lr}
        uint8_t ** image = (uint8_t **) malloc(IMGWIDTH * sizeof(uint8_t *));
    32ca:	f44f 7000 	mov.w	r0, #512	; 0x200
    32ce:	f00a fac5 	bl	d85c <malloc>
    32d2:	4605      	mov	r5, r0
        for (int i = 0; i < IMGWIDTH; i++)
    32d4:	2400      	movs	r4, #0
    32d6:	e005      	b.n	32e4 <receiveImage+0x1c>
            image[i] = (uint8_t *) malloc(IMGWIDTH * sizeof(uint8_t));
    32d8:	2080      	movs	r0, #128	; 0x80
    32da:	f00a fabf 	bl	d85c <malloc>
    32de:	f845 0024 	str.w	r0, [r5, r4, lsl #2]
        for (int i = 0; i < IMGWIDTH; i++)
    32e2:	3401      	adds	r4, #1
    32e4:	2c7f      	cmp	r4, #127	; 0x7f
    32e6:	ddf7      	ble.n	32d8 <receiveImage+0x10>
        printk("%d\n", uart_rxbuf_nchar);
    32e8:	4c13      	ldr	r4, [pc, #76]	; (3338 <receiveImage+0x70>)
    32ea:	6821      	ldr	r1, [r4, #0]
    32ec:	4813      	ldr	r0, [pc, #76]	; (333c <receiveImage+0x74>)
    32ee:	f00b fd29 	bl	ed44 <printk>
        if(uart_rxbuf_nchar > 0){
    32f2:	6823      	ldr	r3, [r4, #0]
    32f4:	2b00      	cmp	r3, #0
    32f6:	dd19      	ble.n	332c <receiveImage+0x64>
            for(int i = 0; i < IMGWIDTH*IMGWIDTH; i++){
    32f8:	2400      	movs	r4, #0
    32fa:	e005      	b.n	3308 <receiveImage+0x40>
                fflush(stdout);
    32fc:	4b10      	ldr	r3, [pc, #64]	; (3340 <receiveImage+0x78>)
    32fe:	681b      	ldr	r3, [r3, #0]
    3300:	6898      	ldr	r0, [r3, #8]
    3302:	f00a f9d9 	bl	d6b8 <fflush>
            for(int i = 0; i < IMGWIDTH*IMGWIDTH; i++){
    3306:	3401      	adds	r4, #1
    3308:	f5b4 4f80 	cmp.w	r4, #16384	; 0x4000
    330c:	da0b      	bge.n	3326 <receiveImage+0x5e>
                printk("%d ", rx_chars[i]);
    330e:	4b0d      	ldr	r3, [pc, #52]	; (3344 <receiveImage+0x7c>)
    3310:	5d19      	ldrb	r1, [r3, r4]
    3312:	480d      	ldr	r0, [pc, #52]	; (3348 <receiveImage+0x80>)
    3314:	f00b fd16 	bl	ed44 <printk>
                if(i % IMGWIDTH == 0)
    3318:	f014 0f7f 	tst.w	r4, #127	; 0x7f
    331c:	d1ee      	bne.n	32fc <receiveImage+0x34>
                    printk("\n");
    331e:	480b      	ldr	r0, [pc, #44]	; (334c <receiveImage+0x84>)
    3320:	f00b fd10 	bl	ed44 <printk>
    3324:	e7ea      	b.n	32fc <receiveImage+0x34>
            printk("\n");
    3326:	4809      	ldr	r0, [pc, #36]	; (334c <receiveImage+0x84>)
    3328:	f00b fd0c 	bl	ed44 <printk>
        free(image);
    332c:	4628      	mov	r0, r5
    332e:	f00a fa9d 	bl	d86c <free>
}
    3332:	2000      	movs	r0, #0
    3334:	bd38      	pop	{r3, r4, r5, pc}
    3336:	bf00      	nop
    3338:	2000c9a8 	.word	0x2000c9a8
    333c:	00011250 	.word	0x00011250
    3340:	20004104 	.word	0x20004104
    3344:	20008930 	.word	0x20008930
    3348:	00011254 	.word	0x00011254
    334c:	0001127c 	.word	0x0001127c

00003350 <thread_receive_image_code>:
{
    3350:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3354:	b089      	sub	sp, #36	; 0x24
    printk("Thread receive_image init (periodic)\n");
    3356:	484e      	ldr	r0, [pc, #312]	; (3490 <thread_receive_image_code+0x140>)
    3358:	f00b fcf4 	bl	ed44 <printk>
	return z_impl_k_uptime_ticks();
    335c:	f00d f82a 	bl	103b4 <z_impl_k_uptime_ticks>
    3360:	014a      	lsls	r2, r1, #5
    3362:	ea42 62d0 	orr.w	r2, r2, r0, lsr #27
    3366:	0143      	lsls	r3, r0, #5
    3368:	1a1b      	subs	r3, r3, r0
    336a:	eb62 0201 	sbc.w	r2, r2, r1
    336e:	0092      	lsls	r2, r2, #2
    3370:	ea42 7293 	orr.w	r2, r2, r3, lsr #30
    3374:	009b      	lsls	r3, r3, #2
    3376:	eb13 0800 	adds.w	r8, r3, r0
    337a:	eb42 0301 	adc.w	r3, r2, r1
    337e:	00db      	lsls	r3, r3, #3
    3380:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
    3384:	f3c8 3810 	ubfx	r8, r8, #12, #17
    3388:	ea48 4843 	orr.w	r8, r8, r3, lsl #17
    338c:	0bdb      	lsrs	r3, r3, #15
    release_time = k_uptime_get() + SAMP_PERIOD_MS;
    338e:	f518 787a 	adds.w	r8, r8, #1000	; 0x3e8
    3392:	f143 0900 	adc.w	r9, r3, #0
    int64_t release_time=0, fin_time=0, t_prev = 0, t_min = SAMP_PERIOD_MS, t_max = SAMP_PERIOD_MS;
    3396:	f44f 7b7a 	mov.w	fp, #1000	; 0x3e8
    339a:	f8cd b018 	str.w	fp, [sp, #24]
    339e:	2300      	movs	r3, #0
    33a0:	461f      	mov	r7, r3
    33a2:	9307      	str	r3, [sp, #28]
    33a4:	469a      	mov	sl, r3
    33a6:	461e      	mov	r6, r3
    33a8:	e02d      	b.n	3406 <thread_receive_image_code+0xb6>
            t_min = fin_time - t_prev;
    33aa:	46b3      	mov	fp, r6
    33ac:	46ba      	mov	sl, r7
    33ae:	f00d f801 	bl	103b4 <z_impl_k_uptime_ticks>
    33b2:	4607      	mov	r7, r0
    33b4:	014e      	lsls	r6, r1, #5
    33b6:	ea46 66d0 	orr.w	r6, r6, r0, lsr #27
    33ba:	0140      	lsls	r0, r0, #5
    33bc:	1bc0      	subs	r0, r0, r7
    33be:	eb66 0201 	sbc.w	r2, r6, r1
    33c2:	0093      	lsls	r3, r2, #2
    33c4:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
    33c8:	0082      	lsls	r2, r0, #2
    33ca:	19d2      	adds	r2, r2, r7
    33cc:	eb43 0301 	adc.w	r3, r3, r1
    33d0:	00db      	lsls	r3, r3, #3
    33d2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
    33d6:	f3c2 3210 	ubfx	r2, r2, #12, #17
        printk("Task %s arrived at %lld inter-arrival time (us): min: %lld / max: %lld \n\r", "rcv img", (long long)k_uptime_get(), t_min, t_max);
    33da:	9906      	ldr	r1, [sp, #24]
    33dc:	9102      	str	r1, [sp, #8]
    33de:	9907      	ldr	r1, [sp, #28]
    33e0:	9103      	str	r1, [sp, #12]
    33e2:	f8cd b000 	str.w	fp, [sp]
    33e6:	f8cd a004 	str.w	sl, [sp, #4]
    33ea:	ea42 4243 	orr.w	r2, r2, r3, lsl #17
    33ee:	0bdb      	lsrs	r3, r3, #15
    33f0:	4928      	ldr	r1, [pc, #160]	; (3494 <thread_receive_image_code+0x144>)
    33f2:	4829      	ldr	r0, [pc, #164]	; (3498 <thread_receive_image_code+0x148>)
    33f4:	f00b fca6 	bl	ed44 <printk>
        if (fin_time < release_time)
    33f8:	9b05      	ldr	r3, [sp, #20]
    33fa:	4543      	cmp	r3, r8
    33fc:	eb75 0309 	sbcs.w	r3, r5, r9
    3400:	db2b      	blt.n	345a <thread_receive_image_code+0x10a>
{
    3402:	9e05      	ldr	r6, [sp, #20]
    3404:	462f      	mov	r7, r5
        receiveImage();
    3406:	f7ff ff5f 	bl	32c8 <receiveImage>
    340a:	f00c ffd3 	bl	103b4 <z_impl_k_uptime_ticks>
    340e:	014b      	lsls	r3, r1, #5
    3410:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
    3414:	0144      	lsls	r4, r0, #5
    3416:	1a24      	subs	r4, r4, r0
    3418:	eb63 0301 	sbc.w	r3, r3, r1
    341c:	009d      	lsls	r5, r3, #2
    341e:	ea45 7594 	orr.w	r5, r5, r4, lsr #30
    3422:	00a4      	lsls	r4, r4, #2
    3424:	1824      	adds	r4, r4, r0
    3426:	eb45 0501 	adc.w	r5, r5, r1
    342a:	00ed      	lsls	r5, r5, #3
    342c:	ea45 7554 	orr.w	r5, r5, r4, lsr #29
    3430:	f3c4 3410 	ubfx	r4, r4, #12, #17
    3434:	ea44 4445 	orr.w	r4, r4, r5, lsl #17
    3438:	0bed      	lsrs	r5, r5, #15
    343a:	9405      	str	r4, [sp, #20]
        if (fin_time - t_prev < t_min)
    343c:	1ba6      	subs	r6, r4, r6
    343e:	eb65 0707 	sbc.w	r7, r5, r7
    3442:	455e      	cmp	r6, fp
    3444:	eb77 030a 	sbcs.w	r3, r7, sl
    3448:	dbaf      	blt.n	33aa <thread_receive_image_code+0x5a>
        else if (fin_time - t_prev > t_max)
    344a:	9b06      	ldr	r3, [sp, #24]
    344c:	42b3      	cmp	r3, r6
    344e:	9b07      	ldr	r3, [sp, #28]
    3450:	41bb      	sbcs	r3, r7
    3452:	daac      	bge.n	33ae <thread_receive_image_code+0x5e>
            t_max = fin_time - t_prev;
    3454:	9606      	str	r6, [sp, #24]
    3456:	9707      	str	r7, [sp, #28]
    3458:	e7a9      	b.n	33ae <thread_receive_image_code+0x5e>
            k_msleep(release_time - fin_time);
    345a:	eba8 0004 	sub.w	r0, r8, r4
	return k_sleep(Z_TIMEOUT_MS(ms));
    345e:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
    3462:	17c1      	asrs	r1, r0, #31
    3464:	03c9      	lsls	r1, r1, #15
    3466:	ea41 4150 	orr.w	r1, r1, r0, lsr #17
    346a:	03c0      	lsls	r0, r0, #15
    346c:	f240 34e7 	movw	r4, #999	; 0x3e7
    3470:	1900      	adds	r0, r0, r4
    3472:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    3476:	f04f 0300 	mov.w	r3, #0
    347a:	f141 0100 	adc.w	r1, r1, #0
    347e:	f7fd faad 	bl	9dc <__aeabi_uldivmod>
	return z_impl_k_sleep(timeout);
    3482:	f009 f80f 	bl	c4a4 <z_impl_k_sleep>
            release_time += SAMP_PERIOD_MS;
    3486:	f518 787a 	adds.w	r8, r8, #1000	; 0x3e8
    348a:	f149 0900 	adc.w	r9, r9, #0
    348e:	e7b8      	b.n	3402 <thread_receive_image_code+0xb2>
    3490:	00011258 	.word	0x00011258
    3494:	00011280 	.word	0x00011280
    3498:	00011288 	.word	0x00011288

0000349c <cbvprintf_package>:
	return z_strncpy(buf, str, max);
}

int cbvprintf_package(void *packaged, size_t len, uint32_t flags,
		      const char *fmt, va_list ap)
{
    349c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    34a0:	b08d      	sub	sp, #52	; 0x34
    34a2:	9205      	str	r2, [sp, #20]
    34a4:	9303      	str	r3, [sp, #12]
	const char *s;
	bool parsing = false;
	/* Flag indicates that rw strings are stored as array with positions,
	 * instead of appending them to the package.
	 */
	bool rws_pos_en = !!(flags & CBPRINTF_PACKAGE_ADD_RW_STR_POS);
    34a6:	4613      	mov	r3, r2
    34a8:	f002 0204 	and.w	r2, r2, #4
    34ac:	9201      	str	r2, [sp, #4]
	/* Get number of first read only strings present in the string.
	 * There is always at least 1 (fmt) but flags can indicate more, e.g
	 * fixed prefix appended to all strings.
	 */
	int fros_cnt = 1 + Z_CBPRINTF_PACKAGE_FIRST_RO_STR_CNT_GET(flags);
    34ae:	f3c3 02c2 	ubfx	r2, r3, #3, #3

	/* Buffer must be aligned at least to size of a pointer. */
	if ((uintptr_t)packaged % sizeof(void *)) {
    34b2:	f010 0303 	ands.w	r3, r0, #3
    34b6:	9302      	str	r3, [sp, #8]
    34b8:	f040 8293 	bne.w	39e2 <cbvprintf_package+0x546>
    34bc:	4607      	mov	r7, r0
    34be:	468a      	mov	sl, r1
    34c0:	3201      	adds	r2, #1
	 *
	 * Given the next value to store is the format string pointer
	 * which is guaranteed to be at least 4 bytes, we just reserve
	 * a pointer size for the above to preserve alignment.
	 */
	buf += sizeof(char *);
    34c2:	1d04      	adds	r4, r0, #4
	 * When buf0 is NULL we don't store anything.
	 * Instead we count the needed space to store the data.
	 * In this case, incoming len argument indicates the anticipated
	 * buffer "misalignment" offset.
	 */
	if (buf0 == NULL) {
    34c4:	2800      	cmp	r0, #0
    34c6:	d041      	beq.n	354c <cbvprintf_package+0xb0>

	/*
	 * Otherwise we must ensure we can store at least
	 * the pointer to the format string itself.
	 */
	if (buf0 != NULL && BUF_OFFSET + sizeof(char *) > len) {
    34c8:	b127      	cbz	r7, 34d4 <cbvprintf_package+0x38>
    34ca:	1be3      	subs	r3, r4, r7
    34cc:	3304      	adds	r3, #4
    34ce:	4553      	cmp	r3, sl
    34d0:	f200 828a 	bhi.w	39e8 <cbvprintf_package+0x54c>
	 * Here we branch directly into the code processing strings
	 * which is in the middle of the following while() loop. That's the
	 * reason for the post-decrement on fmt as it will be incremented
	 * prior to the next (actually first) round of that loop.
	 */
	s = fmt--;
    34d4:	9b03      	ldr	r3, [sp, #12]
    34d6:	1e5d      	subs	r5, r3, #1
	unsigned int s_ro_cnt = 0; /* number of ro strings */
    34d8:	f8dd b008 	ldr.w	fp, [sp, #8]
    34dc:	f8cd b010 	str.w	fp, [sp, #16]
	unsigned int s_rw_cnt = 0; /* number of rw strings */
    34e0:	f8cd b018 	str.w	fp, [sp, #24]
	bool parsing = false;
    34e4:	2600      	movs	r6, #0
	align = VA_STACK_ALIGN(char *);
    34e6:	f04f 0804 	mov.w	r8, #4
	size = sizeof(char *);
    34ea:	46c1      	mov	r9, r8

		/* copy va_list data over to our buffer */
		if (*fmt == 's') {
			s = va_arg(ap, char *);
process_string:
			if (buf0 != NULL) {
    34ec:	b10f      	cbz	r7, 34f2 <cbvprintf_package+0x56>
				*(const char **)buf = s;
    34ee:	9b03      	ldr	r3, [sp, #12]
    34f0:	6023      	str	r3, [r4, #0]
			}

			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
    34f2:	1e53      	subs	r3, r2, #1
    34f4:	9307      	str	r3, [sp, #28]
    34f6:	2a00      	cmp	r2, #0
    34f8:	f340 80b7 	ble.w	366a <cbvprintf_package+0x1ce>
			bool do_ro = !!(flags & CBPRINTF_PACKAGE_ADD_RO_STR_POS);

			if (is_ro && !do_ro) {
    34fc:	9b05      	ldr	r3, [sp, #20]
    34fe:	f013 0202 	ands.w	r2, r3, #2
    3502:	d021      	beq.n	3548 <cbvprintf_package+0xac>
			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
    3504:	2001      	movs	r0, #1
				/* nothing to do */
			} else {
				uint32_t s_ptr_idx = BUF_OFFSET / sizeof(int);
    3506:	1be1      	subs	r1, r4, r7
    3508:	088b      	lsrs	r3, r1, #2
				 * In the do_ro case we must consider
				 * room for possible STR_POS_RO_FLAG.
				 * Otherwise the index range is 8 bits
				 * and any overflow is caught later.
				 */
				if (do_ro && s_ptr_idx > STR_POS_MASK) {
    350a:	b11a      	cbz	r2, 3514 <cbvprintf_package+0x78>
    350c:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    3510:	f080 80bf 	bcs.w	3692 <cbvprintf_package+0x1f6>
					__ASSERT(false, "String with too many arguments");
					return -EINVAL;
				}

				if (s_idx >= ARRAY_SIZE(str_ptr_pos)) {
    3514:	f1bb 0f0f 	cmp.w	fp, #15
    3518:	f200 80ce 	bhi.w	36b8 <cbvprintf_package+0x21c>
					__ASSERT(false, "str_ptr_pos[] too small");
					return -EINVAL;
				}

				if (buf0 != NULL) {
    351c:	2f00      	cmp	r7, #0
    351e:	f000 80e2 	beq.w	36e6 <cbvprintf_package+0x24a>
					/*
					 * Remember string pointer location.
					 * We will append non-ro strings later.
					 */
					str_ptr_pos[s_idx] = s_ptr_idx;
    3522:	b2db      	uxtb	r3, r3
    3524:	aa0c      	add	r2, sp, #48	; 0x30
    3526:	445a      	add	r2, fp
    3528:	f802 3c10 	strb.w	r3, [r2, #-16]
					if (is_ro) {
    352c:	2800      	cmp	r0, #0
    352e:	f000 80d6 	beq.w	36de <cbvprintf_package+0x242>
						/* flag read-only string. */
						str_ptr_pos[s_idx] |= STR_POS_RO_FLAG;
    3532:	f063 037f 	orn	r3, r3, #127	; 0x7f
    3536:	aa0c      	add	r2, sp, #48	; 0x30
    3538:	445a      	add	r2, fp
    353a:	f802 3c10 	strb.w	r3, [r2, #-16]
						s_ro_cnt++;
    353e:	9b04      	ldr	r3, [sp, #16]
    3540:	3301      	adds	r3, #1
    3542:	9304      	str	r3, [sp, #16]
					 * and size of the pointer position prefix.
					 */
					len += strlen(s) + 1 + 1;
				}

				s_idx++;
    3544:	f10b 0b01 	add.w	fp, fp, #1
			}
			buf += sizeof(char *);
    3548:	3404      	adds	r4, #4
    354a:	e0f6      	b.n	373a <cbvprintf_package+0x29e>
		buf += len % CBPRINTF_PACKAGE_ALIGNMENT;
    354c:	f001 0a07 	and.w	sl, r1, #7
    3550:	4454      	add	r4, sl
		len = CBPRINTF_PACKAGE_ALIGNMENT - (len % CBPRINTF_PACKAGE_ALIGNMENT);
    3552:	f1ca 0a08 	rsb	sl, sl, #8
    3556:	e7b7      	b.n	34c8 <cbvprintf_package+0x2c>
			if (*fmt == '%') {
    3558:	2b25      	cmp	r3, #37	; 0x25
    355a:	f040 80ed 	bne.w	3738 <cbvprintf_package+0x29c>
				parsing = true;
    355e:	2601      	movs	r6, #1
				align = VA_STACK_ALIGN(int);
    3560:	f04f 0804 	mov.w	r8, #4
				size = sizeof(int);
    3564:	46c1      	mov	r9, r8
			continue;
    3566:	e0e7      	b.n	3738 <cbvprintf_package+0x29c>
			align = VA_STACK_ALIGN(intmax_t);
    3568:	f04f 0808 	mov.w	r8, #8
			size = sizeof(intmax_t);
    356c:	46c1      	mov	r9, r8
			continue;
    356e:	e0e3      	b.n	3738 <cbvprintf_package+0x29c>
			align = VA_STACK_ALIGN(size_t);
    3570:	f04f 0804 	mov.w	r8, #4
			size = sizeof(size_t);
    3574:	46c1      	mov	r9, r8
			continue;
    3576:	e0df      	b.n	3738 <cbvprintf_package+0x29c>
			align = VA_STACK_ALIGN(ptrdiff_t);
    3578:	f04f 0804 	mov.w	r8, #4
			size = sizeof(ptrdiff_t);
    357c:	46c1      	mov	r9, r8
			continue;
    357e:	e0db      	b.n	3738 <cbvprintf_package+0x29c>
			if (fmt[-1] == 'l') {
    3580:	782a      	ldrb	r2, [r5, #0]
    3582:	2a6c      	cmp	r2, #108	; 0x6c
    3584:	d026      	beq.n	35d4 <cbvprintf_package+0x138>
			parsing = false;
    3586:	2600      	movs	r6, #0
		buf = (void *) ROUND_UP(buf, align);
    3588:	eb04 0208 	add.w	r2, r4, r8
    358c:	3a01      	subs	r2, #1
    358e:	f1c8 0100 	rsb	r1, r8, #0
    3592:	400a      	ands	r2, r1
    3594:	4614      	mov	r4, r2
		if (buf0 != NULL && BUF_OFFSET + size > len) {
    3596:	b127      	cbz	r7, 35a2 <cbvprintf_package+0x106>
    3598:	1bd1      	subs	r1, r2, r7
    359a:	4449      	add	r1, r9
    359c:	458a      	cmp	sl, r1
    359e:	f0c0 8226 	bcc.w	39ee <cbvprintf_package+0x552>
		if (*fmt == 's') {
    35a2:	2b73      	cmp	r3, #115	; 0x73
    35a4:	d059      	beq.n	365a <cbvprintf_package+0x1be>
		} else if (size == sizeof(int)) {
    35a6:	f1b9 0f04 	cmp.w	r9, #4
    35aa:	f000 80a8 	beq.w	36fe <cbvprintf_package+0x262>

			if (buf0 != NULL) {
				*(long *)buf = v;
			}
			buf += sizeof(long);
		} else if (size == sizeof(long long)) {
    35ae:	f1b9 0f08 	cmp.w	r9, #8
    35b2:	f040 80ac 	bne.w	370e <cbvprintf_package+0x272>
			long long v = va_arg(ap, long long);
    35b6:	9b16      	ldr	r3, [sp, #88]	; 0x58
    35b8:	3307      	adds	r3, #7
    35ba:	f023 0307 	bic.w	r3, r3, #7
    35be:	f103 0108 	add.w	r1, r3, #8
    35c2:	9116      	str	r1, [sp, #88]	; 0x58
    35c4:	e9d3 0100 	ldrd	r0, r1, [r3]

			if (buf0 != NULL) {
    35c8:	b10f      	cbz	r7, 35ce <cbvprintf_package+0x132>
				if (Z_CBPRINTF_VA_STACK_LL_DBL_MEMCPY) {
					memcpy(buf, &v, sizeof(long long));
				} else {
					*(long long *)buf = v;
    35ca:	e9c2 0100 	strd	r0, r1, [r2]
				}
			}
			buf += sizeof(long long);
    35ce:	f102 0408 	add.w	r4, r2, #8
    35d2:	e0b1      	b.n	3738 <cbvprintf_package+0x29c>
				if (fmt[-2] == 'l') {
    35d4:	f81c 2c02 	ldrb.w	r2, [ip, #-2]
    35d8:	2a6c      	cmp	r2, #108	; 0x6c
    35da:	d004      	beq.n	35e6 <cbvprintf_package+0x14a>
			parsing = false;
    35dc:	2600      	movs	r6, #0
					align = VA_STACK_ALIGN(long);
    35de:	f04f 0804 	mov.w	r8, #4
					size = sizeof(long);
    35e2:	46c1      	mov	r9, r8
    35e4:	e7d0      	b.n	3588 <cbvprintf_package+0xec>
			parsing = false;
    35e6:	2600      	movs	r6, #0
					align = VA_STACK_ALIGN(long long);
    35e8:	f04f 0808 	mov.w	r8, #8
					size = sizeof(long long);
    35ec:	46c1      	mov	r9, r8
    35ee:	e7cb      	b.n	3588 <cbvprintf_package+0xec>
			if (fmt[-1] == 'L') {
    35f0:	782b      	ldrb	r3, [r5, #0]
    35f2:	2b4c      	cmp	r3, #76	; 0x4c
    35f4:	d01c      	beq.n	3630 <cbvprintf_package+0x194>
				v.d = va_arg(ap, double);
    35f6:	9b16      	ldr	r3, [sp, #88]	; 0x58
    35f8:	3307      	adds	r3, #7
    35fa:	f023 0307 	bic.w	r3, r3, #7
    35fe:	f103 0208 	add.w	r2, r3, #8
    3602:	9216      	str	r2, [sp, #88]	; 0x58
    3604:	e9d3 0100 	ldrd	r0, r1, [r3]
			buf = (void *) ROUND_UP(buf, align);
    3608:	1de2      	adds	r2, r4, #7
    360a:	f022 0207 	bic.w	r2, r2, #7
			if (buf0 != NULL) {
    360e:	b147      	cbz	r7, 3622 <cbvprintf_package+0x186>
				if (BUF_OFFSET + size > len) {
    3610:	1bd3      	subs	r3, r2, r7
    3612:	3308      	adds	r3, #8
    3614:	4553      	cmp	r3, sl
    3616:	d815      	bhi.n	3644 <cbvprintf_package+0x1a8>
				} else if (fmt[-1] == 'L') {
    3618:	782b      	ldrb	r3, [r5, #0]
    361a:	2b4c      	cmp	r3, #76	; 0x4c
    361c:	d015      	beq.n	364a <cbvprintf_package+0x1ae>
					*(double *)buf = v.d;
    361e:	e9c2 0100 	strd	r0, r1, [r2]
			buf += size;
    3622:	f102 0408 	add.w	r4, r2, #8
			parsing = false;
    3626:	2600      	movs	r6, #0
			continue;
    3628:	f04f 0808 	mov.w	r8, #8
    362c:	46c1      	mov	r9, r8
    362e:	e083      	b.n	3738 <cbvprintf_package+0x29c>
				v.ld = va_arg(ap, long double);
    3630:	9b16      	ldr	r3, [sp, #88]	; 0x58
    3632:	3307      	adds	r3, #7
    3634:	f023 0307 	bic.w	r3, r3, #7
    3638:	f103 0208 	add.w	r2, r3, #8
    363c:	9216      	str	r2, [sp, #88]	; 0x58
    363e:	e9d3 0100 	ldrd	r0, r1, [r3]
				size = sizeof(long double);
    3642:	e7e1      	b.n	3608 <cbvprintf_package+0x16c>
					return -ENOSPC;
    3644:	f06f 001b 	mvn.w	r0, #27
    3648:	e1c8      	b.n	39dc <cbvprintf_package+0x540>
					*(long double *)buf = v.ld;
    364a:	e9c2 0100 	strd	r0, r1, [r2]
    364e:	e7e8      	b.n	3622 <cbvprintf_package+0x186>
			parsing = false;
    3650:	2600      	movs	r6, #0
			align = VA_STACK_ALIGN(void *);
    3652:	f04f 0804 	mov.w	r8, #4
			size = sizeof(void *);
    3656:	46c1      	mov	r9, r8
    3658:	e796      	b.n	3588 <cbvprintf_package+0xec>
			s = va_arg(ap, char *);
    365a:	9b16      	ldr	r3, [sp, #88]	; 0x58
    365c:	1d1a      	adds	r2, r3, #4
    365e:	9216      	str	r2, [sp, #88]	; 0x58
    3660:	681b      	ldr	r3, [r3, #0]
    3662:	9303      	str	r3, [sp, #12]
			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
    3664:	9a07      	ldr	r2, [sp, #28]
	while (*++fmt != '\0') {
    3666:	4665      	mov	r5, ip
    3668:	e740      	b.n	34ec <cbvprintf_package+0x50>
#else
	#define RO_START 0
	#define RO_END 0
#endif

	return (((const char *)addr >= (const char *)RO_START) &&
    366a:	4bbb      	ldr	r3, [pc, #748]	; (3958 <cbvprintf_package+0x4bc>)
    366c:	9a03      	ldr	r2, [sp, #12]
    366e:	429a      	cmp	r2, r3
    3670:	d304      	bcc.n	367c <cbvprintf_package+0x1e0>
    3672:	4bba      	ldr	r3, [pc, #744]	; (395c <cbvprintf_package+0x4c0>)
    3674:	429a      	cmp	r2, r3
    3676:	d30a      	bcc.n	368e <cbvprintf_package+0x1f2>
    3678:	2300      	movs	r3, #0
    367a:	e000      	b.n	367e <cbvprintf_package+0x1e2>
    367c:	2300      	movs	r3, #0
			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
    367e:	2b00      	cmp	r3, #0
    3680:	f47f af3c 	bne.w	34fc <cbvprintf_package+0x60>
			bool do_ro = !!(flags & CBPRINTF_PACKAGE_ADD_RO_STR_POS);
    3684:	9b05      	ldr	r3, [sp, #20]
    3686:	f003 0202 	and.w	r2, r3, #2
			bool is_ro = (fros_cnt-- > 0) ? true : ptr_in_rodata(s);
    368a:	2000      	movs	r0, #0
    368c:	e73b      	b.n	3506 <cbvprintf_package+0x6a>
    368e:	2301      	movs	r3, #1
    3690:	e7f5      	b.n	367e <cbvprintf_package+0x1e2>
					__ASSERT(false, "String with too many arguments");
    3692:	4cb3      	ldr	r4, [pc, #716]	; (3960 <cbvprintf_package+0x4c4>)
    3694:	f44f 73f8 	mov.w	r3, #496	; 0x1f0
    3698:	4622      	mov	r2, r4
    369a:	49b2      	ldr	r1, [pc, #712]	; (3964 <cbvprintf_package+0x4c8>)
    369c:	48b2      	ldr	r0, [pc, #712]	; (3968 <cbvprintf_package+0x4cc>)
    369e:	f00b fc5a 	bl	ef56 <assert_print>
    36a2:	48b2      	ldr	r0, [pc, #712]	; (396c <cbvprintf_package+0x4d0>)
    36a4:	f00b fc57 	bl	ef56 <assert_print>
    36a8:	f44f 71f8 	mov.w	r1, #496	; 0x1f0
    36ac:	4620      	mov	r0, r4
    36ae:	f00b fc4b 	bl	ef48 <assert_post_action>
					return -EINVAL;
    36b2:	f06f 0015 	mvn.w	r0, #21
    36b6:	e191      	b.n	39dc <cbvprintf_package+0x540>
					__ASSERT(false, "str_ptr_pos[] too small");
    36b8:	4ca9      	ldr	r4, [pc, #676]	; (3960 <cbvprintf_package+0x4c4>)
    36ba:	f240 13f5 	movw	r3, #501	; 0x1f5
    36be:	4622      	mov	r2, r4
    36c0:	49a8      	ldr	r1, [pc, #672]	; (3964 <cbvprintf_package+0x4c8>)
    36c2:	48a9      	ldr	r0, [pc, #676]	; (3968 <cbvprintf_package+0x4cc>)
    36c4:	f00b fc47 	bl	ef56 <assert_print>
    36c8:	48a9      	ldr	r0, [pc, #676]	; (3970 <cbvprintf_package+0x4d4>)
    36ca:	f00b fc44 	bl	ef56 <assert_print>
    36ce:	f240 11f5 	movw	r1, #501	; 0x1f5
    36d2:	4620      	mov	r0, r4
    36d4:	f00b fc38 	bl	ef48 <assert_post_action>
					return -EINVAL;
    36d8:	f06f 0015 	mvn.w	r0, #21
    36dc:	e17e      	b.n	39dc <cbvprintf_package+0x540>
						s_rw_cnt++;
    36de:	9b06      	ldr	r3, [sp, #24]
    36e0:	3301      	adds	r3, #1
    36e2:	9306      	str	r3, [sp, #24]
    36e4:	e72e      	b.n	3544 <cbvprintf_package+0xa8>
				} else if (is_ro || rws_pos_en) {
    36e6:	b908      	cbnz	r0, 36ec <cbvprintf_package+0x250>
    36e8:	9b01      	ldr	r3, [sp, #4]
    36ea:	b113      	cbz	r3, 36f2 <cbvprintf_package+0x256>
					len += 1;
    36ec:	f10a 0a01 	add.w	sl, sl, #1
    36f0:	e728      	b.n	3544 <cbvprintf_package+0xa8>
					len += strlen(s) + 1 + 1;
    36f2:	9803      	ldr	r0, [sp, #12]
    36f4:	f7fd fbaf 	bl	e56 <strlen>
    36f8:	1c83      	adds	r3, r0, #2
    36fa:	449a      	add	sl, r3
    36fc:	e722      	b.n	3544 <cbvprintf_package+0xa8>
			int v = va_arg(ap, int);
    36fe:	9b16      	ldr	r3, [sp, #88]	; 0x58
    3700:	1d19      	adds	r1, r3, #4
    3702:	9116      	str	r1, [sp, #88]	; 0x58
    3704:	681b      	ldr	r3, [r3, #0]
			if (buf0 != NULL) {
    3706:	b107      	cbz	r7, 370a <cbvprintf_package+0x26e>
				*(int *)buf = v;
    3708:	6013      	str	r3, [r2, #0]
			buf += sizeof(int);
    370a:	1d14      	adds	r4, r2, #4
    370c:	e014      	b.n	3738 <cbvprintf_package+0x29c>
		} else {
			__ASSERT(false, "unexpected size %u", size);
    370e:	4c94      	ldr	r4, [pc, #592]	; (3960 <cbvprintf_package+0x4c4>)
    3710:	f240 2331 	movw	r3, #561	; 0x231
    3714:	4622      	mov	r2, r4
    3716:	4993      	ldr	r1, [pc, #588]	; (3964 <cbvprintf_package+0x4c8>)
    3718:	4893      	ldr	r0, [pc, #588]	; (3968 <cbvprintf_package+0x4cc>)
    371a:	f00b fc1c 	bl	ef56 <assert_print>
    371e:	4649      	mov	r1, r9
    3720:	4894      	ldr	r0, [pc, #592]	; (3974 <cbvprintf_package+0x4d8>)
    3722:	f00b fc18 	bl	ef56 <assert_print>
    3726:	f240 2131 	movw	r1, #561	; 0x231
    372a:	4620      	mov	r0, r4
    372c:	f00b fc0c 	bl	ef48 <assert_post_action>
			return -EINVAL;
    3730:	f06f 0015 	mvn.w	r0, #21
    3734:	e152      	b.n	39dc <cbvprintf_package+0x540>
		switch (*fmt) {
    3736:	2600      	movs	r6, #0
    3738:	4665      	mov	r5, ip
	while (*++fmt != '\0') {
    373a:	f105 0c01 	add.w	ip, r5, #1
    373e:	786b      	ldrb	r3, [r5, #1]
    3740:	2b00      	cmp	r3, #0
    3742:	f000 80c1 	beq.w	38c8 <cbvprintf_package+0x42c>
		if (!parsing) {
    3746:	2e00      	cmp	r6, #0
    3748:	f43f af06 	beq.w	3558 <cbvprintf_package+0xbc>
		switch (*fmt) {
    374c:	f1a3 0120 	sub.w	r1, r3, #32
    3750:	295a      	cmp	r1, #90	; 0x5a
    3752:	d8f0      	bhi.n	3736 <cbvprintf_package+0x29a>
    3754:	a201      	add	r2, pc, #4	; (adr r2, 375c <cbvprintf_package+0x2c0>)
    3756:	f852 f021 	ldr.w	pc, [r2, r1, lsl #2]
    375a:	bf00      	nop
    375c:	00003739 	.word	0x00003739
    3760:	00003737 	.word	0x00003737
    3764:	00003737 	.word	0x00003737
    3768:	00003739 	.word	0x00003739
    376c:	00003737 	.word	0x00003737
    3770:	00003737 	.word	0x00003737
    3774:	00003737 	.word	0x00003737
    3778:	00003737 	.word	0x00003737
    377c:	00003737 	.word	0x00003737
    3780:	00003737 	.word	0x00003737
    3784:	00003589 	.word	0x00003589
    3788:	00003739 	.word	0x00003739
    378c:	00003737 	.word	0x00003737
    3790:	00003739 	.word	0x00003739
    3794:	00003739 	.word	0x00003739
    3798:	00003737 	.word	0x00003737
    379c:	00003739 	.word	0x00003739
    37a0:	00003739 	.word	0x00003739
    37a4:	00003739 	.word	0x00003739
    37a8:	00003739 	.word	0x00003739
    37ac:	00003739 	.word	0x00003739
    37b0:	00003739 	.word	0x00003739
    37b4:	00003739 	.word	0x00003739
    37b8:	00003739 	.word	0x00003739
    37bc:	00003739 	.word	0x00003739
    37c0:	00003739 	.word	0x00003739
    37c4:	00003737 	.word	0x00003737
    37c8:	00003737 	.word	0x00003737
    37cc:	00003737 	.word	0x00003737
    37d0:	00003737 	.word	0x00003737
    37d4:	00003737 	.word	0x00003737
    37d8:	00003737 	.word	0x00003737
    37dc:	00003737 	.word	0x00003737
    37e0:	000035f1 	.word	0x000035f1
    37e4:	00003737 	.word	0x00003737
    37e8:	00003737 	.word	0x00003737
    37ec:	00003737 	.word	0x00003737
    37f0:	000035f1 	.word	0x000035f1
    37f4:	000035f1 	.word	0x000035f1
    37f8:	000035f1 	.word	0x000035f1
    37fc:	00003737 	.word	0x00003737
    3800:	00003737 	.word	0x00003737
    3804:	00003737 	.word	0x00003737
    3808:	00003737 	.word	0x00003737
    380c:	00003739 	.word	0x00003739
    3810:	00003737 	.word	0x00003737
    3814:	00003737 	.word	0x00003737
    3818:	00003737 	.word	0x00003737
    381c:	00003737 	.word	0x00003737
    3820:	00003737 	.word	0x00003737
    3824:	00003737 	.word	0x00003737
    3828:	00003737 	.word	0x00003737
    382c:	00003737 	.word	0x00003737
    3830:	00003737 	.word	0x00003737
    3834:	00003737 	.word	0x00003737
    3838:	00003737 	.word	0x00003737
    383c:	00003581 	.word	0x00003581
    3840:	00003737 	.word	0x00003737
    3844:	00003737 	.word	0x00003737
    3848:	00003737 	.word	0x00003737
    384c:	00003737 	.word	0x00003737
    3850:	00003737 	.word	0x00003737
    3854:	00003737 	.word	0x00003737
    3858:	00003737 	.word	0x00003737
    385c:	00003737 	.word	0x00003737
    3860:	000035f1 	.word	0x000035f1
    3864:	00003737 	.word	0x00003737
    3868:	00003581 	.word	0x00003581
    386c:	00003581 	.word	0x00003581
    3870:	000035f1 	.word	0x000035f1
    3874:	000035f1 	.word	0x000035f1
    3878:	000035f1 	.word	0x000035f1
    387c:	00003739 	.word	0x00003739
    3880:	00003581 	.word	0x00003581
    3884:	00003569 	.word	0x00003569
    3888:	00003737 	.word	0x00003737
    388c:	00003739 	.word	0x00003739
    3890:	00003737 	.word	0x00003737
    3894:	00003651 	.word	0x00003651
    3898:	00003581 	.word	0x00003581
    389c:	00003651 	.word	0x00003651
    38a0:	00003737 	.word	0x00003737
    38a4:	00003737 	.word	0x00003737
    38a8:	00003651 	.word	0x00003651
    38ac:	00003579 	.word	0x00003579
    38b0:	00003581 	.word	0x00003581
    38b4:	00003737 	.word	0x00003737
    38b8:	00003737 	.word	0x00003737
    38bc:	00003581 	.word	0x00003581
    38c0:	00003737 	.word	0x00003737
    38c4:	00003571 	.word	0x00003571
	 * We remember the size of the argument list as a multiple of
	 * sizeof(int) and limit it to a 8-bit field. That means 1020 bytes
	 * worth of va_list, or about 127 arguments on a 64-bit system
	 * (twice that on 32-bit systems). That ought to be good enough.
	 */
	if (BUF_OFFSET / sizeof(int) > 255) {
    38c8:	1be3      	subs	r3, r4, r7
    38ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
    38ce:	d211      	bcs.n	38f4 <cbvprintf_package+0x458>

	/*
	 * If all we wanted was to count required buffer size
	 * then we have it now.
	 */
	if (buf0 == NULL) {
    38d0:	b31f      	cbz	r7, 391a <cbvprintf_package+0x47e>
		return BUF_OFFSET + len - CBPRINTF_PACKAGE_ALIGNMENT;
	}

	/* Clear our buffer header. We made room for it initially. */
	*(char **)buf0 = NULL;
    38d2:	2200      	movs	r2, #0
    38d4:	603a      	str	r2, [r7, #0]

	/* Record end of argument list. */
	buf0[0] = BUF_OFFSET / sizeof(int);
    38d6:	089b      	lsrs	r3, r3, #2
    38d8:	703b      	strb	r3, [r7, #0]

	if (rws_pos_en) {
    38da:	9b01      	ldr	r3, [sp, #4]
    38dc:	b30b      	cbz	r3, 3922 <cbvprintf_package+0x486>
		/* Strings are appended, update location counter. */
		buf0[1] = 0;
		buf0[3] = s_rw_cnt;
    38de:	9b06      	ldr	r3, [sp, #24]
    38e0:	70fb      	strb	r3, [r7, #3]
		/* Strings are appended, update append counter. */
		buf0[1] = s_rw_cnt;
		buf0[3] = 0;
	}

	buf0[2] = s_ro_cnt;
    38e2:	9b04      	ldr	r3, [sp, #16]
    38e4:	70bb      	strb	r3, [r7, #2]

	/* Store strings pointer locations of read only strings. */
	if (s_ro_cnt) {
    38e6:	bbab      	cbnz	r3, 3954 <cbvprintf_package+0x4b8>
		if (s_ro_cnt && str_ptr_pos[i] & STR_POS_RO_FLAG) {
			continue;
		}

		if (rws_pos_en) {
			size = 0;
    38e8:	9d02      	ldr	r5, [sp, #8]
    38ea:	f8dd 9010 	ldr.w	r9, [sp, #16]
    38ee:	f8dd 800c 	ldr.w	r8, [sp, #12]
    38f2:	e058      	b.n	39a6 <cbvprintf_package+0x50a>
		__ASSERT(false, "too many format args");
    38f4:	4c1a      	ldr	r4, [pc, #104]	; (3960 <cbvprintf_package+0x4c4>)
    38f6:	f240 233d 	movw	r3, #573	; 0x23d
    38fa:	4622      	mov	r2, r4
    38fc:	4919      	ldr	r1, [pc, #100]	; (3964 <cbvprintf_package+0x4c8>)
    38fe:	481a      	ldr	r0, [pc, #104]	; (3968 <cbvprintf_package+0x4cc>)
    3900:	f00b fb29 	bl	ef56 <assert_print>
    3904:	481c      	ldr	r0, [pc, #112]	; (3978 <cbvprintf_package+0x4dc>)
    3906:	f00b fb26 	bl	ef56 <assert_print>
    390a:	f240 213d 	movw	r1, #573	; 0x23d
    390e:	4620      	mov	r0, r4
    3910:	f00b fb1a 	bl	ef48 <assert_post_action>
		return -EINVAL;
    3914:	f06f 0015 	mvn.w	r0, #21
    3918:	e060      	b.n	39dc <cbvprintf_package+0x540>
		return BUF_OFFSET + len - CBPRINTF_PACKAGE_ALIGNMENT;
    391a:	4453      	add	r3, sl
    391c:	f1a3 0008 	sub.w	r0, r3, #8
    3920:	e05c      	b.n	39dc <cbvprintf_package+0x540>
		buf0[1] = s_rw_cnt;
    3922:	9b06      	ldr	r3, [sp, #24]
    3924:	707b      	strb	r3, [r7, #1]
		buf0[3] = 0;
    3926:	e7dc      	b.n	38e2 <cbvprintf_package+0x446>
			*buf++ = pos;
    3928:	f804 1b01 	strb.w	r1, [r4], #1
		for (i = 0; i < s_idx; i++) {
    392c:	3301      	adds	r3, #1
    392e:	459b      	cmp	fp, r3
    3930:	d9da      	bls.n	38e8 <cbvprintf_package+0x44c>
			if (!(str_ptr_pos[i] & STR_POS_RO_FLAG)) {
    3932:	aa0c      	add	r2, sp, #48	; 0x30
    3934:	441a      	add	r2, r3
    3936:	f812 1c10 	ldrb.w	r1, [r2, #-16]
    393a:	f912 2c10 	ldrsb.w	r2, [r2, #-16]
    393e:	2a00      	cmp	r2, #0
    3940:	daf4      	bge.n	392c <cbvprintf_package+0x490>
			uint8_t pos = str_ptr_pos[i] & STR_POS_MASK;
    3942:	f001 017f 	and.w	r1, r1, #127	; 0x7f
			if (BUF_OFFSET + 1 > len) {
    3946:	1be2      	subs	r2, r4, r7
    3948:	3201      	adds	r2, #1
    394a:	4592      	cmp	sl, r2
    394c:	d2ec      	bcs.n	3928 <cbvprintf_package+0x48c>
				return -ENOSPC;
    394e:	f06f 001b 	mvn.w	r0, #27
    3952:	e043      	b.n	39dc <cbvprintf_package+0x540>
		for (i = 0; i < s_idx; i++) {
    3954:	9b02      	ldr	r3, [sp, #8]
    3956:	e7ea      	b.n	392e <cbvprintf_package+0x492>
    3958:	00010aa0 	.word	0x00010aa0
    395c:	00013380 	.word	0x00013380
    3960:	000112dc 	.word	0x000112dc
    3964:	000119e0 	.word	0x000119e0
    3968:	00011324 	.word	0x00011324
    396c:	00011344 	.word	0x00011344
    3970:	00011368 	.word	0x00011368
    3974:	00011384 	.word	0x00011384
    3978:	0001139c 	.word	0x0001139c
		if (rws_pos_en) {
    397c:	9b01      	ldr	r3, [sp, #4]
    397e:	b1f3      	cbz	r3, 39be <cbvprintf_package+0x522>
			size = 0;
    3980:	9e02      	ldr	r6, [sp, #8]
			/* find the string length including terminating '\0' */
			size = strlen(s) + 1;
		}

		/* make sure it fits */
		if (BUF_OFFSET + 1 + size > len) {
    3982:	1be3      	subs	r3, r4, r7
    3984:	4433      	add	r3, r6
    3986:	3301      	adds	r3, #1
    3988:	459a      	cmp	sl, r3
    398a:	d333      	bcc.n	39f4 <cbvprintf_package+0x558>
			return -ENOSPC;
		}
		/* store the pointer position prefix */
		*buf++ = str_ptr_pos[i];
    398c:	ab0c      	add	r3, sp, #48	; 0x30
    398e:	442b      	add	r3, r5
    3990:	f813 3c10 	ldrb.w	r3, [r3, #-16]
    3994:	f804 3b01 	strb.w	r3, [r4], #1
    3998:	4632      	mov	r2, r6
    399a:	4641      	mov	r1, r8
    399c:	4620      	mov	r0, r4
    399e:	f00c fd9a 	bl	104d6 <memcpy>
		/* copy the string with its terminating '\0' */
		memcpy(buf, s, size);
		buf += size;
    39a2:	4434      	add	r4, r6
	for (i = 0; i < s_idx; i++) {
    39a4:	3501      	adds	r5, #1
    39a6:	45ab      	cmp	fp, r5
    39a8:	d917      	bls.n	39da <cbvprintf_package+0x53e>
		if (s_ro_cnt && str_ptr_pos[i] & STR_POS_RO_FLAG) {
    39aa:	f1b9 0f00 	cmp.w	r9, #0
    39ae:	d0e5      	beq.n	397c <cbvprintf_package+0x4e0>
    39b0:	ab0c      	add	r3, sp, #48	; 0x30
    39b2:	442b      	add	r3, r5
    39b4:	f913 3c10 	ldrsb.w	r3, [r3, #-16]
    39b8:	2b00      	cmp	r3, #0
    39ba:	dadf      	bge.n	397c <cbvprintf_package+0x4e0>
    39bc:	e7f2      	b.n	39a4 <cbvprintf_package+0x508>
			s = *(char **)(buf0 + str_ptr_pos[i] * sizeof(int));
    39be:	ab0c      	add	r3, sp, #48	; 0x30
    39c0:	442b      	add	r3, r5
    39c2:	f813 3c10 	ldrb.w	r3, [r3, #-16]
    39c6:	f857 8023 	ldr.w	r8, [r7, r3, lsl #2]
			*(char **)(buf0 + str_ptr_pos[i] * sizeof(int)) = NULL;
    39ca:	2200      	movs	r2, #0
    39cc:	f847 2023 	str.w	r2, [r7, r3, lsl #2]
			size = strlen(s) + 1;
    39d0:	4640      	mov	r0, r8
    39d2:	f7fd fa40 	bl	e56 <strlen>
    39d6:	1c46      	adds	r6, r0, #1
    39d8:	e7d3      	b.n	3982 <cbvprintf_package+0x4e6>
	/*
	 * TODO: remove pointers for appended strings since they're useless.
	 * TODO: explore leveraging same mechanism to remove alignment padding
	 */

	return BUF_OFFSET;
    39da:	1be0      	subs	r0, r4, r7

#undef BUF_OFFSET
#undef STR_POS_RO_FLAG
#undef STR_POS_MASK
}
    39dc:	b00d      	add	sp, #52	; 0x34
    39de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		return -EFAULT;
    39e2:	f06f 000d 	mvn.w	r0, #13
    39e6:	e7f9      	b.n	39dc <cbvprintf_package+0x540>
		return -ENOSPC;
    39e8:	f06f 001b 	mvn.w	r0, #27
    39ec:	e7f6      	b.n	39dc <cbvprintf_package+0x540>
			return -ENOSPC;
    39ee:	f06f 001b 	mvn.w	r0, #27
    39f2:	e7f3      	b.n	39dc <cbvprintf_package+0x540>
			return -ENOSPC;
    39f4:	f06f 001b 	mvn.w	r0, #27
    39f8:	e7f0      	b.n	39dc <cbvprintf_package+0x540>
    39fa:	bf00      	nop

000039fc <sys_notify_finalize>:
	return rv;
}

sys_notify_generic_callback sys_notify_finalize(struct sys_notify *notify,
						    int res)
{
    39fc:	b538      	push	{r3, r4, r5, lr}
    39fe:	4604      	mov	r4, r0
};

/** @internal */
static inline uint32_t sys_notify_get_method(const struct sys_notify *notify)
{
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    3a00:	6843      	ldr	r3, [r0, #4]

	return method & SYS_NOTIFY_METHOD_MASK;
    3a02:	f003 0303 	and.w	r3, r3, #3
	uint32_t method = sys_notify_get_method(notify);

	/* Store the result and capture secondary notification
	 * information.
	 */
	notify->result = res;
    3a06:	6081      	str	r1, [r0, #8]
	switch (method) {
    3a08:	2b02      	cmp	r3, #2
    3a0a:	d903      	bls.n	3a14 <sys_notify_finalize+0x18>
    3a0c:	2b03      	cmp	r3, #3
    3a0e:	d102      	bne.n	3a16 <sys_notify_finalize+0x1a>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		rv = notify->method.callback;
    3a10:	6800      	ldr	r0, [r0, #0]
		break;
    3a12:	e00e      	b.n	3a32 <sys_notify_finalize+0x36>
	switch (method) {
    3a14:	b963      	cbnz	r3, 3a30 <sys_notify_finalize+0x34>
	case SYS_NOTIFY_METHOD_SIGNAL:
		sig = notify->method.signal;
		break;
	default:
		__ASSERT_NO_MSG(false);
    3a16:	4d08      	ldr	r5, [pc, #32]	; (3a38 <sys_notify_finalize+0x3c>)
    3a18:	2345      	movs	r3, #69	; 0x45
    3a1a:	462a      	mov	r2, r5
    3a1c:	4907      	ldr	r1, [pc, #28]	; (3a3c <sys_notify_finalize+0x40>)
    3a1e:	4808      	ldr	r0, [pc, #32]	; (3a40 <sys_notify_finalize+0x44>)
    3a20:	f00b fa99 	bl	ef56 <assert_print>
    3a24:	2145      	movs	r1, #69	; 0x45
    3a26:	4628      	mov	r0, r5
    3a28:	f00b fa8e 	bl	ef48 <assert_post_action>
	sys_notify_generic_callback rv = NULL;
    3a2c:	2000      	movs	r0, #0
    3a2e:	e000      	b.n	3a32 <sys_notify_finalize+0x36>
	switch (method) {
    3a30:	2000      	movs	r0, #0
	/* Mark completion by clearing the flags field to the
	 * completed state, releasing any spin-waiters, then complete
	 * secondary notification.
	 */
	compiler_barrier();
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
    3a32:	2300      	movs	r3, #0
    3a34:	6063      	str	r3, [r4, #4]
	if (IS_ENABLED(CONFIG_POLL) && (sig != NULL)) {
		k_poll_signal_raise(sig, res);
	}

	return rv;
}
    3a36:	bd38      	pop	{r3, r4, r5, pc}
    3a38:	000113b4 	.word	0x000113b4
    3a3c:	000119e0 	.word	0x000119e0
    3a40:	00011324 	.word	0x00011324

00003a44 <__printk_hook_install>:
 * routine that outputs one ASCII character at a time.
 * @param fn putc routine to install
 */
void __printk_hook_install(int (*fn)(int))
{
	_char_out = fn;
    3a44:	4b01      	ldr	r3, [pc, #4]	; (3a4c <__printk_hook_install+0x8>)
    3a46:	6018      	str	r0, [r3, #0]
}
    3a48:	4770      	bx	lr
    3a4a:	bf00      	nop
    3a4c:	20004014 	.word	0x20004014

00003a50 <process_complete>:
 * from the manager to the output list for notification.
 */
static void process_complete(struct onoff_manager *mgr,
			     sys_slist_t *clients,
			     int res)
{
    3a50:	b538      	push	{r3, r4, r5, lr}
    3a52:	4604      	mov	r4, r0
    3a54:	468c      	mov	ip, r1
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    3a56:	8b83      	ldrh	r3, [r0, #28]

	if (res < 0) {
    3a58:	2a00      	cmp	r2, #0
    3a5a:	db14      	blt.n	3a86 <process_complete+0x36>
    3a5c:	f003 0307 	and.w	r3, r3, #7
		/* Enter ERROR state and notify all clients. */
		*clients = mgr->clients;
		sys_slist_init(&mgr->clients);
		set_state(mgr, ONOFF_STATE_ERROR);
	} else if ((state == ONOFF_STATE_TO_ON)
		   || (state == ONOFF_STATE_RESETTING)) {
    3a60:	1f5a      	subs	r2, r3, #5
	} else if ((state == ONOFF_STATE_TO_ON)
    3a62:	2a01      	cmp	r2, #1
    3a64:	d91b      	bls.n	3a9e <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x6>
			set_state(mgr, ONOFF_STATE_OFF);
		}
		if (process_recheck(mgr) != EVT_NOP) {
			mgr->flags |= ONOFF_FLAG_RECHECK;
		}
	} else if (state == ONOFF_STATE_TO_OFF) {
    3a66:	2b04      	cmp	r3, #4
    3a68:	d050      	beq.n	3b0c <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x74>
		set_state(mgr, ONOFF_STATE_OFF);
		if (process_recheck(mgr) != EVT_NOP) {
			mgr->flags |= ONOFF_FLAG_RECHECK;
		}
	} else {
		__ASSERT_NO_MSG(false);
    3a6a:	4c2f      	ldr	r4, [pc, #188]	; (3b28 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x90>)
    3a6c:	f240 131b 	movw	r3, #283	; 0x11b
    3a70:	4622      	mov	r2, r4
    3a72:	492e      	ldr	r1, [pc, #184]	; (3b2c <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x94>)
    3a74:	482e      	ldr	r0, [pc, #184]	; (3b30 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x98>)
    3a76:	f00b fa6e 	bl	ef56 <assert_print>
    3a7a:	f240 111b 	movw	r1, #283	; 0x11b
    3a7e:	4620      	mov	r0, r4
    3a80:	f00b fa62 	bl	ef48 <assert_post_action>
	}
}
    3a84:	bd38      	pop	{r3, r4, r5, pc}
		*clients = mgr->clients;
    3a86:	e9d0 0100 	ldrd	r0, r1, [r0]
    3a8a:	e88c 0003 	stmia.w	ip, {r0, r1}
 *
 * @param list A pointer on the list to initialize
 */
static inline void sys_slist_init(sys_slist_t *list)
{
	list->head = NULL;
    3a8e:	2300      	movs	r3, #0
    3a90:	6023      	str	r3, [r4, #0]
	list->tail = NULL;
    3a92:	6063      	str	r3, [r4, #4]
		set_state(mgr, ONOFF_STATE_ERROR);
    3a94:	2101      	movs	r1, #1
    3a96:	4620      	mov	r0, r4
    3a98:	f00b f962 	bl	ed60 <set_state>
    3a9c:	e7f2      	b.n	3a84 <process_complete+0x34>
		*clients = mgr->clients;
    3a9e:	e9d0 0100 	ldrd	r0, r1, [r0]
    3aa2:	e88c 0003 	stmia.w	ip, {r0, r1}
	list->head = NULL;
    3aa6:	2200      	movs	r2, #0
    3aa8:	6022      	str	r2, [r4, #0]
	list->tail = NULL;
    3aaa:	6062      	str	r2, [r4, #4]
		if (state == ONOFF_STATE_TO_ON) {
    3aac:	2b06      	cmp	r3, #6
    3aae:	d00f      	beq.n	3ad0 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x38>
			__ASSERT_NO_MSG(state == ONOFF_STATE_RESETTING);
    3ab0:	2b05      	cmp	r3, #5
    3ab2:	d11d      	bne.n	3af0 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x58>
			set_state(mgr, ONOFF_STATE_OFF);
    3ab4:	2100      	movs	r1, #0
    3ab6:	4620      	mov	r0, r4
    3ab8:	f00b f952 	bl	ed60 <set_state>
		if (process_recheck(mgr) != EVT_NOP) {
    3abc:	4620      	mov	r0, r4
    3abe:	f00b f976 	bl	edae <process_recheck>
    3ac2:	2800      	cmp	r0, #0
    3ac4:	d0de      	beq.n	3a84 <process_complete+0x34>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    3ac6:	8ba3      	ldrh	r3, [r4, #28]
    3ac8:	f043 0320 	orr.w	r3, r3, #32
    3acc:	83a3      	strh	r3, [r4, #28]
    3ace:	e7d9      	b.n	3a84 <process_complete+0x34>
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
    3ad0:	f8dc 3000 	ldr.w	r3, [ip]
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
    3ad4:	b13b      	cbz	r3, 3ae6 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x4e>
				mgr->refs += 1U;
    3ad6:	8be2      	ldrh	r2, [r4, #30]
    3ad8:	3201      	adds	r2, #1
    3ada:	83e2      	strh	r2, [r4, #30]
 *
 * @return a pointer on the next node (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_next(sys_snode_t *node);

Z_GENLIST_PEEK_NEXT(slist, snode)
    3adc:	2b00      	cmp	r3, #0
    3ade:	d0f9      	beq.n	3ad4 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x3c>
	return node->next;
    3ae0:	681b      	ldr	r3, [r3, #0]
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
    3ae2:	2b00      	cmp	r3, #0
    3ae4:	d1f6      	bne.n	3ad4 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x3c>
			set_state(mgr, ONOFF_STATE_ON);
    3ae6:	2102      	movs	r1, #2
    3ae8:	4620      	mov	r0, r4
    3aea:	f00b f939 	bl	ed60 <set_state>
    3aee:	e7e5      	b.n	3abc <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x24>
			__ASSERT_NO_MSG(state == ONOFF_STATE_RESETTING);
    3af0:	4d0d      	ldr	r5, [pc, #52]	; (3b28 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x90>)
    3af2:	f240 1309 	movw	r3, #265	; 0x109
    3af6:	462a      	mov	r2, r5
    3af8:	490e      	ldr	r1, [pc, #56]	; (3b34 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x9c>)
    3afa:	480d      	ldr	r0, [pc, #52]	; (3b30 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x98>)
    3afc:	f00b fa2b 	bl	ef56 <assert_print>
    3b00:	f240 1109 	movw	r1, #265	; 0x109
    3b04:	4628      	mov	r0, r5
    3b06:	f00b fa1f 	bl	ef48 <assert_post_action>
    3b0a:	e7d3      	b.n	3ab4 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x1c>
		set_state(mgr, ONOFF_STATE_OFF);
    3b0c:	2100      	movs	r1, #0
    3b0e:	f00b f927 	bl	ed60 <set_state>
		if (process_recheck(mgr) != EVT_NOP) {
    3b12:	4620      	mov	r0, r4
    3b14:	f00b f94b 	bl	edae <process_recheck>
    3b18:	2800      	cmp	r0, #0
    3b1a:	d0b3      	beq.n	3a84 <process_complete+0x34>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    3b1c:	8ba3      	ldrh	r3, [r4, #28]
    3b1e:	f043 0320 	orr.w	r3, r3, #32
    3b22:	83a3      	strh	r3, [r4, #28]
    3b24:	e7ae      	b.n	3a84 <process_complete+0x34>
    3b26:	bf00      	nop
    3b28:	000113d8 	.word	0x000113d8
    3b2c:	000119e0 	.word	0x000119e0
    3b30:	00011324 	.word	0x00011324
    3b34:	000113fc 	.word	0x000113fc

00003b38 <process_event>:
 * regions.
 */
static void process_event(struct onoff_manager *mgr,
			  int evt,
			  k_spinlock_key_t key)
{
    3b38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3b3c:	b083      	sub	sp, #12
    3b3e:	4604      	mov	r4, r0
    3b40:	4616      	mov	r6, r2
	sys_slist_t clients;
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    3b42:	8b83      	ldrh	r3, [r0, #28]
    3b44:	f003 0707 	and.w	r7, r3, #7
	int res = 0;
	bool processing = ((mgr->flags & ONOFF_FLAG_PROCESSING) != 0);
    3b48:	f003 0808 	and.w	r8, r3, #8

	__ASSERT_NO_MSG(evt != EVT_NOP);
    3b4c:	460d      	mov	r5, r1
    3b4e:	b131      	cbz	r1, 3b5e <process_event+0x26>

	/* If this is a nested call record the event for processing in
	 * the top invocation.
	 */
	if (processing) {
    3b50:	f1b8 0f00 	cmp.w	r8, #0
    3b54:	d112      	bne.n	3b7c <process_event+0x44>
	list->head = NULL;
    3b56:	2300      	movs	r3, #0
    3b58:	9300      	str	r3, [sp, #0]
	list->tail = NULL;
    3b5a:	9301      	str	r3, [sp, #4]
}
    3b5c:	e0aa      	b.n	3cb4 <process_event+0x17c>
	__ASSERT_NO_MSG(evt != EVT_NOP);
    3b5e:	f8df 92e0 	ldr.w	r9, [pc, #736]	; 3e40 <process_event+0x308>
    3b62:	f240 1333 	movw	r3, #307	; 0x133
    3b66:	464a      	mov	r2, r9
    3b68:	49b6      	ldr	r1, [pc, #728]	; (3e44 <process_event+0x30c>)
    3b6a:	48b7      	ldr	r0, [pc, #732]	; (3e48 <process_event+0x310>)
    3b6c:	f00b f9f3 	bl	ef56 <assert_print>
    3b70:	f240 1133 	movw	r1, #307	; 0x133
    3b74:	4648      	mov	r0, r9
    3b76:	f00b f9e7 	bl	ef48 <assert_post_action>
    3b7a:	e7e9      	b.n	3b50 <process_event+0x18>
		if (evt == EVT_COMPLETE) {
    3b7c:	2d01      	cmp	r5, #1
    3b7e:	d013      	beq.n	3ba8 <process_event+0x70>
			mgr->flags |= ONOFF_FLAG_COMPLETE;
		} else {
			__ASSERT_NO_MSG(evt == EVT_RECHECK);
    3b80:	2d02      	cmp	r5, #2
    3b82:	d116      	bne.n	3bb2 <process_event+0x7a>

			mgr->flags |= ONOFF_FLAG_RECHECK;
    3b84:	8ba3      	ldrh	r3, [r4, #28]
    3b86:	f043 0320 	orr.w	r3, r3, #32
    3b8a:	83a3      	strh	r3, [r4, #28]

		state = mgr->flags & ONOFF_STATE_MASK;
	} while (evt != EVT_NOP);

out:
	k_spin_unlock(&mgr->lock, key);
    3b8c:	3414      	adds	r4, #20
static ALWAYS_INLINE void k_spin_unlock(struct k_spinlock *l,
					k_spinlock_key_t key)
{
	ARG_UNUSED(l);
#ifdef CONFIG_SPIN_VALIDATE
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    3b8e:	4620      	mov	r0, r4
    3b90:	f006 fd84 	bl	a69c <z_spin_unlock_valid>
    3b94:	2800      	cmp	r0, #0
    3b96:	f000 819c 	beq.w	3ed2 <process_event+0x39a>
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
    3b9a:	f386 8811 	msr	BASEPRI, r6
    3b9e:	f3bf 8f6f 	isb	sy
}
    3ba2:	b003      	add	sp, #12
    3ba4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			mgr->flags |= ONOFF_FLAG_COMPLETE;
    3ba8:	8ba3      	ldrh	r3, [r4, #28]
    3baa:	f043 0310 	orr.w	r3, r3, #16
    3bae:	83a3      	strh	r3, [r4, #28]
    3bb0:	e7ec      	b.n	3b8c <process_event+0x54>
			__ASSERT_NO_MSG(evt == EVT_RECHECK);
    3bb2:	4da3      	ldr	r5, [pc, #652]	; (3e40 <process_event+0x308>)
    3bb4:	f44f 739e 	mov.w	r3, #316	; 0x13c
    3bb8:	462a      	mov	r2, r5
    3bba:	49a4      	ldr	r1, [pc, #656]	; (3e4c <process_event+0x314>)
    3bbc:	48a2      	ldr	r0, [pc, #648]	; (3e48 <process_event+0x310>)
    3bbe:	f00b f9ca 	bl	ef56 <assert_print>
    3bc2:	f44f 719e 	mov.w	r1, #316	; 0x13c
    3bc6:	4628      	mov	r0, r5
    3bc8:	f00b f9be 	bl	ef48 <assert_post_action>
    3bcc:	e7da      	b.n	3b84 <process_event+0x4c>
			evt = process_recheck(mgr);
    3bce:	4620      	mov	r0, r4
    3bd0:	f00b f8ed 	bl	edae <process_recheck>
    3bd4:	4605      	mov	r5, r0
    3bd6:	e06f      	b.n	3cb8 <process_event+0x180>
			res = mgr->last_res;
    3bd8:	f8d4 9018 	ldr.w	r9, [r4, #24]
			process_complete(mgr, &clients, res);
    3bdc:	464a      	mov	r2, r9
    3bde:	4669      	mov	r1, sp
    3be0:	4620      	mov	r0, r4
    3be2:	f7ff ff35 	bl	3a50 <process_complete>
		onoff_transition_fn transit = NULL;
    3be6:	2500      	movs	r5, #0
    3be8:	e011      	b.n	3c0e <process_event+0xd6>
			__ASSERT_NO_MSG(state == ONOFF_STATE_OFF);
    3bea:	2f00      	cmp	r7, #0
    3bec:	f040 8081 	bne.w	3cf2 <process_event+0x1ba>
	return list->head;
    3bf0:	6823      	ldr	r3, [r4, #0]
			__ASSERT_NO_MSG(!sys_slist_is_empty(&mgr->clients));
    3bf2:	2b00      	cmp	r3, #0
    3bf4:	f000 808b 	beq.w	3d0e <process_event+0x1d6>
			transit = mgr->transitions->start;
    3bf8:	6923      	ldr	r3, [r4, #16]
    3bfa:	681d      	ldr	r5, [r3, #0]
			__ASSERT_NO_MSG(transit != NULL);
    3bfc:	2d00      	cmp	r5, #0
    3bfe:	f000 8094 	beq.w	3d2a <process_event+0x1f2>
			set_state(mgr, ONOFF_STATE_TO_ON);
    3c02:	2106      	movs	r1, #6
    3c04:	4620      	mov	r0, r4
    3c06:	f00b f8ab 	bl	ed60 <set_state>
		res = 0;
    3c0a:	f04f 0900 	mov.w	r9, #0
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    3c0e:	8ba3      	ldrh	r3, [r4, #28]
    3c10:	f003 0807 	and.w	r8, r3, #7
				   && !sys_slist_is_empty(&mgr->monitors);
    3c14:	45b8      	cmp	r8, r7
    3c16:	f000 810b 	beq.w	3e30 <process_event+0x2f8>
    3c1a:	68a2      	ldr	r2, [r4, #8]
    3c1c:	2a00      	cmp	r2, #0
    3c1e:	f000 8109 	beq.w	3e34 <process_event+0x2fc>
    3c22:	2201      	movs	r2, #1
		if (do_monitors
    3c24:	4617      	mov	r7, r2
    3c26:	b91a      	cbnz	r2, 3c30 <process_event+0xf8>
    3c28:	9a00      	ldr	r2, [sp, #0]
		    || !sys_slist_is_empty(&clients)
    3c2a:	2a00      	cmp	r2, #0
    3c2c:	f000 8104 	beq.w	3e38 <process_event+0x300>
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
    3c30:	f043 0308 	orr.w	r3, r3, #8
			mgr->flags = flags;
    3c34:	83a3      	strh	r3, [r4, #28]
			k_spin_unlock(&mgr->lock, key);
    3c36:	f104 0a14 	add.w	sl, r4, #20
    3c3a:	4650      	mov	r0, sl
    3c3c:	f006 fd2e 	bl	a69c <z_spin_unlock_valid>
    3c40:	2800      	cmp	r0, #0
    3c42:	f000 8115 	beq.w	3e70 <process_event+0x338>
    3c46:	f386 8811 	msr	BASEPRI, r6
    3c4a:	f3bf 8f6f 	isb	sy
			if (do_monitors) {
    3c4e:	2f00      	cmp	r7, #0
    3c50:	f040 811f 	bne.w	3e92 <process_event+0x35a>
    3c54:	9b00      	ldr	r3, [sp, #0]
			if (!sys_slist_is_empty(&clients)) {
    3c56:	b12b      	cbz	r3, 3c64 <process_event+0x12c>
				notify_all(mgr, &clients, state, res);
    3c58:	464b      	mov	r3, r9
    3c5a:	4642      	mov	r2, r8
    3c5c:	4669      	mov	r1, sp
    3c5e:	4620      	mov	r0, r4
    3c60:	f00b f8e7 	bl	ee32 <notify_all>
			if (transit != NULL) {
    3c64:	b115      	cbz	r5, 3c6c <process_event+0x134>
				transit(mgr, transition_complete);
    3c66:	497a      	ldr	r1, [pc, #488]	; (3e50 <process_event+0x318>)
    3c68:	4620      	mov	r0, r4
    3c6a:	47a8      	blx	r5
	__asm__ volatile(
    3c6c:	f04f 0320 	mov.w	r3, #32
    3c70:	f3ef 8611 	mrs	r6, BASEPRI
    3c74:	f383 8812 	msr	BASEPRI_MAX, r3
    3c78:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    3c7c:	4650      	mov	r0, sl
    3c7e:	f006 fcfd 	bl	a67c <z_spin_lock_valid>
    3c82:	2800      	cmp	r0, #0
    3c84:	f000 810b 	beq.w	3e9e <process_event+0x366>
	z_spin_lock_set_owner(l);
    3c88:	4650      	mov	r0, sl
    3c8a:	f006 fd17 	bl	a6bc <z_spin_lock_set_owner>
			mgr->flags &= ~ONOFF_FLAG_PROCESSING;
    3c8e:	8ba3      	ldrh	r3, [r4, #28]
    3c90:	f023 0308 	bic.w	r3, r3, #8
    3c94:	83a3      	strh	r3, [r4, #28]
		if ((mgr->flags & ONOFF_FLAG_COMPLETE) != 0) {
    3c96:	8ba3      	ldrh	r3, [r4, #28]
    3c98:	f013 0f10 	tst.w	r3, #16
    3c9c:	f000 810f 	beq.w	3ebe <process_event+0x386>
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
    3ca0:	f023 0310 	bic.w	r3, r3, #16
    3ca4:	83a3      	strh	r3, [r4, #28]
			evt = EVT_COMPLETE;
    3ca6:	2501      	movs	r5, #1
		state = mgr->flags & ONOFF_STATE_MASK;
    3ca8:	8ba7      	ldrh	r7, [r4, #28]
    3caa:	f007 0707 	and.w	r7, r7, #7
	} while (evt != EVT_NOP);
    3cae:	2d00      	cmp	r5, #0
    3cb0:	f43f af6c 	beq.w	3b8c <process_event+0x54>
		if (evt == EVT_RECHECK) {
    3cb4:	2d02      	cmp	r5, #2
    3cb6:	d08a      	beq.n	3bce <process_event+0x96>
		if (evt == EVT_NOP) {
    3cb8:	2d00      	cmp	r5, #0
    3cba:	f43f af67 	beq.w	3b8c <process_event+0x54>
		if (evt == EVT_COMPLETE) {
    3cbe:	2d01      	cmp	r5, #1
    3cc0:	d08a      	beq.n	3bd8 <process_event+0xa0>
		} else if (evt == EVT_START) {
    3cc2:	2d03      	cmp	r5, #3
    3cc4:	d091      	beq.n	3bea <process_event+0xb2>
		} else if (evt == EVT_STOP) {
    3cc6:	2d04      	cmp	r5, #4
    3cc8:	d03e      	beq.n	3d48 <process_event+0x210>
		} else if (evt == EVT_RESET) {
    3cca:	2d05      	cmp	r5, #5
    3ccc:	f040 80a0 	bne.w	3e10 <process_event+0x2d8>
			__ASSERT_NO_MSG(state == ONOFF_STATE_ERROR);
    3cd0:	2f01      	cmp	r7, #1
    3cd2:	d172      	bne.n	3dba <process_event+0x282>
    3cd4:	6823      	ldr	r3, [r4, #0]
			__ASSERT_NO_MSG(!sys_slist_is_empty(&mgr->clients));
    3cd6:	2b00      	cmp	r3, #0
    3cd8:	d07d      	beq.n	3dd6 <process_event+0x29e>
			transit = mgr->transitions->reset;
    3cda:	6923      	ldr	r3, [r4, #16]
    3cdc:	689d      	ldr	r5, [r3, #8]
			__ASSERT_NO_MSG(transit != NULL);
    3cde:	2d00      	cmp	r5, #0
    3ce0:	f000 8087 	beq.w	3df2 <process_event+0x2ba>
			set_state(mgr, ONOFF_STATE_RESETTING);
    3ce4:	2105      	movs	r1, #5
    3ce6:	4620      	mov	r0, r4
    3ce8:	f00b f83a 	bl	ed60 <set_state>
		res = 0;
    3cec:	f04f 0900 	mov.w	r9, #0
    3cf0:	e78d      	b.n	3c0e <process_event+0xd6>
			__ASSERT_NO_MSG(state == ONOFF_STATE_OFF);
    3cf2:	4d53      	ldr	r5, [pc, #332]	; (3e40 <process_event+0x308>)
    3cf4:	f44f 73ab 	mov.w	r3, #342	; 0x156
    3cf8:	462a      	mov	r2, r5
    3cfa:	4956      	ldr	r1, [pc, #344]	; (3e54 <process_event+0x31c>)
    3cfc:	4852      	ldr	r0, [pc, #328]	; (3e48 <process_event+0x310>)
    3cfe:	f00b f92a 	bl	ef56 <assert_print>
    3d02:	f44f 71ab 	mov.w	r1, #342	; 0x156
    3d06:	4628      	mov	r0, r5
    3d08:	f00b f91e 	bl	ef48 <assert_post_action>
    3d0c:	e770      	b.n	3bf0 <process_event+0xb8>
			__ASSERT_NO_MSG(!sys_slist_is_empty(&mgr->clients));
    3d0e:	4d4c      	ldr	r5, [pc, #304]	; (3e40 <process_event+0x308>)
    3d10:	f240 1357 	movw	r3, #343	; 0x157
    3d14:	462a      	mov	r2, r5
    3d16:	4950      	ldr	r1, [pc, #320]	; (3e58 <process_event+0x320>)
    3d18:	484b      	ldr	r0, [pc, #300]	; (3e48 <process_event+0x310>)
    3d1a:	f00b f91c 	bl	ef56 <assert_print>
    3d1e:	f240 1157 	movw	r1, #343	; 0x157
    3d22:	4628      	mov	r0, r5
    3d24:	f00b f910 	bl	ef48 <assert_post_action>
    3d28:	e766      	b.n	3bf8 <process_event+0xc0>
			__ASSERT_NO_MSG(transit != NULL);
    3d2a:	f8df 8114 	ldr.w	r8, [pc, #276]	; 3e40 <process_event+0x308>
    3d2e:	f44f 73ad 	mov.w	r3, #346	; 0x15a
    3d32:	4642      	mov	r2, r8
    3d34:	4949      	ldr	r1, [pc, #292]	; (3e5c <process_event+0x324>)
    3d36:	4844      	ldr	r0, [pc, #272]	; (3e48 <process_event+0x310>)
    3d38:	f00b f90d 	bl	ef56 <assert_print>
    3d3c:	f44f 71ad 	mov.w	r1, #346	; 0x15a
    3d40:	4640      	mov	r0, r8
    3d42:	f00b f901 	bl	ef48 <assert_post_action>
    3d46:	e75c      	b.n	3c02 <process_event+0xca>
			__ASSERT_NO_MSG(state == ONOFF_STATE_ON);
    3d48:	2f02      	cmp	r7, #2
    3d4a:	d10b      	bne.n	3d64 <process_event+0x22c>
			__ASSERT_NO_MSG(mgr->refs == 0);
    3d4c:	8be3      	ldrh	r3, [r4, #30]
    3d4e:	b9bb      	cbnz	r3, 3d80 <process_event+0x248>
			transit = mgr->transitions->stop;
    3d50:	6923      	ldr	r3, [r4, #16]
    3d52:	685d      	ldr	r5, [r3, #4]
			__ASSERT_NO_MSG(transit != NULL);
    3d54:	b315      	cbz	r5, 3d9c <process_event+0x264>
			set_state(mgr, ONOFF_STATE_TO_OFF);
    3d56:	2104      	movs	r1, #4
    3d58:	4620      	mov	r0, r4
    3d5a:	f00b f801 	bl	ed60 <set_state>
		res = 0;
    3d5e:	f04f 0900 	mov.w	r9, #0
    3d62:	e754      	b.n	3c0e <process_event+0xd6>
			__ASSERT_NO_MSG(state == ONOFF_STATE_ON);
    3d64:	4d36      	ldr	r5, [pc, #216]	; (3e40 <process_event+0x308>)
    3d66:	f240 135d 	movw	r3, #349	; 0x15d
    3d6a:	462a      	mov	r2, r5
    3d6c:	493c      	ldr	r1, [pc, #240]	; (3e60 <process_event+0x328>)
    3d6e:	4836      	ldr	r0, [pc, #216]	; (3e48 <process_event+0x310>)
    3d70:	f00b f8f1 	bl	ef56 <assert_print>
    3d74:	f240 115d 	movw	r1, #349	; 0x15d
    3d78:	4628      	mov	r0, r5
    3d7a:	f00b f8e5 	bl	ef48 <assert_post_action>
    3d7e:	e7e5      	b.n	3d4c <process_event+0x214>
			__ASSERT_NO_MSG(mgr->refs == 0);
    3d80:	4d2f      	ldr	r5, [pc, #188]	; (3e40 <process_event+0x308>)
    3d82:	f44f 73af 	mov.w	r3, #350	; 0x15e
    3d86:	462a      	mov	r2, r5
    3d88:	4936      	ldr	r1, [pc, #216]	; (3e64 <process_event+0x32c>)
    3d8a:	482f      	ldr	r0, [pc, #188]	; (3e48 <process_event+0x310>)
    3d8c:	f00b f8e3 	bl	ef56 <assert_print>
    3d90:	f44f 71af 	mov.w	r1, #350	; 0x15e
    3d94:	4628      	mov	r0, r5
    3d96:	f00b f8d7 	bl	ef48 <assert_post_action>
    3d9a:	e7d9      	b.n	3d50 <process_event+0x218>
			__ASSERT_NO_MSG(transit != NULL);
    3d9c:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 3e40 <process_event+0x308>
    3da0:	f240 1361 	movw	r3, #353	; 0x161
    3da4:	4642      	mov	r2, r8
    3da6:	492d      	ldr	r1, [pc, #180]	; (3e5c <process_event+0x324>)
    3da8:	4827      	ldr	r0, [pc, #156]	; (3e48 <process_event+0x310>)
    3daa:	f00b f8d4 	bl	ef56 <assert_print>
    3dae:	f240 1161 	movw	r1, #353	; 0x161
    3db2:	4640      	mov	r0, r8
    3db4:	f00b f8c8 	bl	ef48 <assert_post_action>
    3db8:	e7cd      	b.n	3d56 <process_event+0x21e>
			__ASSERT_NO_MSG(state == ONOFF_STATE_ERROR);
    3dba:	4d21      	ldr	r5, [pc, #132]	; (3e40 <process_event+0x308>)
    3dbc:	f44f 73b2 	mov.w	r3, #356	; 0x164
    3dc0:	462a      	mov	r2, r5
    3dc2:	4929      	ldr	r1, [pc, #164]	; (3e68 <process_event+0x330>)
    3dc4:	4820      	ldr	r0, [pc, #128]	; (3e48 <process_event+0x310>)
    3dc6:	f00b f8c6 	bl	ef56 <assert_print>
    3dca:	f44f 71b2 	mov.w	r1, #356	; 0x164
    3dce:	4628      	mov	r0, r5
    3dd0:	f00b f8ba 	bl	ef48 <assert_post_action>
    3dd4:	e77e      	b.n	3cd4 <process_event+0x19c>
			__ASSERT_NO_MSG(!sys_slist_is_empty(&mgr->clients));
    3dd6:	4d1a      	ldr	r5, [pc, #104]	; (3e40 <process_event+0x308>)
    3dd8:	f240 1365 	movw	r3, #357	; 0x165
    3ddc:	462a      	mov	r2, r5
    3dde:	491e      	ldr	r1, [pc, #120]	; (3e58 <process_event+0x320>)
    3de0:	4819      	ldr	r0, [pc, #100]	; (3e48 <process_event+0x310>)
    3de2:	f00b f8b8 	bl	ef56 <assert_print>
    3de6:	f240 1165 	movw	r1, #357	; 0x165
    3dea:	4628      	mov	r0, r5
    3dec:	f00b f8ac 	bl	ef48 <assert_post_action>
    3df0:	e773      	b.n	3cda <process_event+0x1a2>
			__ASSERT_NO_MSG(transit != NULL);
    3df2:	f8df 804c 	ldr.w	r8, [pc, #76]	; 3e40 <process_event+0x308>
    3df6:	f44f 73b4 	mov.w	r3, #360	; 0x168
    3dfa:	4642      	mov	r2, r8
    3dfc:	4917      	ldr	r1, [pc, #92]	; (3e5c <process_event+0x324>)
    3dfe:	4812      	ldr	r0, [pc, #72]	; (3e48 <process_event+0x310>)
    3e00:	f00b f8a9 	bl	ef56 <assert_print>
    3e04:	f44f 71b4 	mov.w	r1, #360	; 0x168
    3e08:	4640      	mov	r0, r8
    3e0a:	f00b f89d 	bl	ef48 <assert_post_action>
    3e0e:	e769      	b.n	3ce4 <process_event+0x1ac>
			__ASSERT_NO_MSG(false);
    3e10:	4d0b      	ldr	r5, [pc, #44]	; (3e40 <process_event+0x308>)
    3e12:	f240 136b 	movw	r3, #363	; 0x16b
    3e16:	462a      	mov	r2, r5
    3e18:	4914      	ldr	r1, [pc, #80]	; (3e6c <process_event+0x334>)
    3e1a:	480b      	ldr	r0, [pc, #44]	; (3e48 <process_event+0x310>)
    3e1c:	f00b f89b 	bl	ef56 <assert_print>
    3e20:	f240 116b 	movw	r1, #363	; 0x16b
    3e24:	4628      	mov	r0, r5
    3e26:	f00b f88f 	bl	ef48 <assert_post_action>
		onoff_transition_fn transit = NULL;
    3e2a:	2500      	movs	r5, #0
		res = 0;
    3e2c:	46a9      	mov	r9, r5
    3e2e:	e6ee      	b.n	3c0e <process_event+0xd6>
				   && !sys_slist_is_empty(&mgr->monitors);
    3e30:	2200      	movs	r2, #0
    3e32:	e6f7      	b.n	3c24 <process_event+0xec>
    3e34:	2200      	movs	r2, #0
    3e36:	e6f5      	b.n	3c24 <process_event+0xec>
		    || (transit != NULL)) {
    3e38:	2d00      	cmp	r5, #0
    3e3a:	f47f aef9 	bne.w	3c30 <process_event+0xf8>
    3e3e:	e72a      	b.n	3c96 <process_event+0x15e>
    3e40:	000113d8 	.word	0x000113d8
    3e44:	00011424 	.word	0x00011424
    3e48:	00011324 	.word	0x00011324
    3e4c:	00011434 	.word	0x00011434
    3e50:	00003f0d 	.word	0x00003f0d
    3e54:	00011448 	.word	0x00011448
    3e58:	00011454 	.word	0x00011454
    3e5c:	00011478 	.word	0x00011478
    3e60:	00011490 	.word	0x00011490
    3e64:	000114a8 	.word	0x000114a8
    3e68:	000114b8 	.word	0x000114b8
    3e6c:	000119e0 	.word	0x000119e0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    3e70:	f8df b080 	ldr.w	fp, [pc, #128]	; 3ef4 <process_event+0x3bc>
    3e74:	23b9      	movs	r3, #185	; 0xb9
    3e76:	465a      	mov	r2, fp
    3e78:	491f      	ldr	r1, [pc, #124]	; (3ef8 <process_event+0x3c0>)
    3e7a:	4820      	ldr	r0, [pc, #128]	; (3efc <process_event+0x3c4>)
    3e7c:	f00b f86b 	bl	ef56 <assert_print>
    3e80:	4651      	mov	r1, sl
    3e82:	481f      	ldr	r0, [pc, #124]	; (3f00 <process_event+0x3c8>)
    3e84:	f00b f867 	bl	ef56 <assert_print>
    3e88:	21b9      	movs	r1, #185	; 0xb9
    3e8a:	4658      	mov	r0, fp
    3e8c:	f00b f85c 	bl	ef48 <assert_post_action>
    3e90:	e6d9      	b.n	3c46 <process_event+0x10e>
				notify_monitors(mgr, state, res);
    3e92:	464a      	mov	r2, r9
    3e94:	4641      	mov	r1, r8
    3e96:	4620      	mov	r0, r4
    3e98:	f00a ff6a 	bl	ed70 <notify_monitors>
    3e9c:	e6da      	b.n	3c54 <process_event+0x11c>
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    3e9e:	4d15      	ldr	r5, [pc, #84]	; (3ef4 <process_event+0x3bc>)
    3ea0:	238e      	movs	r3, #142	; 0x8e
    3ea2:	462a      	mov	r2, r5
    3ea4:	4917      	ldr	r1, [pc, #92]	; (3f04 <process_event+0x3cc>)
    3ea6:	4815      	ldr	r0, [pc, #84]	; (3efc <process_event+0x3c4>)
    3ea8:	f00b f855 	bl	ef56 <assert_print>
    3eac:	4651      	mov	r1, sl
    3eae:	4816      	ldr	r0, [pc, #88]	; (3f08 <process_event+0x3d0>)
    3eb0:	f00b f851 	bl	ef56 <assert_print>
    3eb4:	218e      	movs	r1, #142	; 0x8e
    3eb6:	4628      	mov	r0, r5
    3eb8:	f00b f846 	bl	ef48 <assert_post_action>
    3ebc:	e6e4      	b.n	3c88 <process_event+0x150>
		} else if ((mgr->flags & ONOFF_FLAG_RECHECK) != 0) {
    3ebe:	f013 0f20 	tst.w	r3, #32
    3ec2:	d004      	beq.n	3ece <process_event+0x396>
			mgr->flags &= ~ONOFF_FLAG_RECHECK;
    3ec4:	f023 0320 	bic.w	r3, r3, #32
    3ec8:	83a3      	strh	r3, [r4, #28]
			evt = EVT_RECHECK;
    3eca:	2502      	movs	r5, #2
    3ecc:	e6ec      	b.n	3ca8 <process_event+0x170>
		evt = EVT_NOP;
    3ece:	2500      	movs	r5, #0
    3ed0:	e6ea      	b.n	3ca8 <process_event+0x170>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    3ed2:	4d08      	ldr	r5, [pc, #32]	; (3ef4 <process_event+0x3bc>)
    3ed4:	23b9      	movs	r3, #185	; 0xb9
    3ed6:	462a      	mov	r2, r5
    3ed8:	4907      	ldr	r1, [pc, #28]	; (3ef8 <process_event+0x3c0>)
    3eda:	4808      	ldr	r0, [pc, #32]	; (3efc <process_event+0x3c4>)
    3edc:	f00b f83b 	bl	ef56 <assert_print>
    3ee0:	4621      	mov	r1, r4
    3ee2:	4807      	ldr	r0, [pc, #28]	; (3f00 <process_event+0x3c8>)
    3ee4:	f00b f837 	bl	ef56 <assert_print>
    3ee8:	21b9      	movs	r1, #185	; 0xb9
    3eea:	4628      	mov	r0, r5
    3eec:	f00b f82c 	bl	ef48 <assert_post_action>
    3ef0:	e653      	b.n	3b9a <process_event+0x62>
    3ef2:	bf00      	nop
    3ef4:	000114d0 	.word	0x000114d0
    3ef8:	00011500 	.word	0x00011500
    3efc:	00011324 	.word	0x00011324
    3f00:	00011518 	.word	0x00011518
    3f04:	00011530 	.word	0x00011530
    3f08:	00011548 	.word	0x00011548

00003f0c <transition_complete>:
{
    3f0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    3f10:	4604      	mov	r4, r0
    3f12:	460d      	mov	r5, r1
	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
    3f14:	f100 0614 	add.w	r6, r0, #20
    3f18:	f04f 0320 	mov.w	r3, #32
    3f1c:	f3ef 8711 	mrs	r7, BASEPRI
    3f20:	f383 8812 	msr	BASEPRI_MAX, r3
    3f24:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    3f28:	4630      	mov	r0, r6
    3f2a:	f006 fba7 	bl	a67c <z_spin_lock_valid>
    3f2e:	b150      	cbz	r0, 3f46 <transition_complete+0x3a>
	z_spin_lock_set_owner(l);
    3f30:	4630      	mov	r0, r6
    3f32:	f006 fbc3 	bl	a6bc <z_spin_lock_set_owner>
	mgr->last_res = res;
    3f36:	61a5      	str	r5, [r4, #24]
	process_event(mgr, EVT_COMPLETE, key);
    3f38:	463a      	mov	r2, r7
    3f3a:	2101      	movs	r1, #1
    3f3c:	4620      	mov	r0, r4
    3f3e:	f7ff fdfb 	bl	3b38 <process_event>
}
    3f42:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    3f46:	f8df 8020 	ldr.w	r8, [pc, #32]	; 3f68 <transition_complete+0x5c>
    3f4a:	238e      	movs	r3, #142	; 0x8e
    3f4c:	4642      	mov	r2, r8
    3f4e:	4907      	ldr	r1, [pc, #28]	; (3f6c <transition_complete+0x60>)
    3f50:	4807      	ldr	r0, [pc, #28]	; (3f70 <transition_complete+0x64>)
    3f52:	f00b f800 	bl	ef56 <assert_print>
    3f56:	4631      	mov	r1, r6
    3f58:	4806      	ldr	r0, [pc, #24]	; (3f74 <transition_complete+0x68>)
    3f5a:	f00a fffc 	bl	ef56 <assert_print>
    3f5e:	218e      	movs	r1, #142	; 0x8e
    3f60:	4640      	mov	r0, r8
    3f62:	f00a fff1 	bl	ef48 <assert_post_action>
    3f66:	e7e3      	b.n	3f30 <transition_complete+0x24>
    3f68:	000114d0 	.word	0x000114d0
    3f6c:	00011530 	.word	0x00011530
    3f70:	00011324 	.word	0x00011324
    3f74:	00011548 	.word	0x00011548

00003f78 <onoff_request>:

int onoff_request(struct onoff_manager *mgr,
		  struct onoff_client *cli)
{
    3f78:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3f7c:	4604      	mov	r4, r0
    3f7e:	4688      	mov	r8, r1
	bool add_client = false;        /* add client to pending list */
	bool start = false;             /* trigger a start transition */
	bool notify = false;            /* do client notification */
	int rv = validate_args(mgr, cli);
    3f80:	f00a ff2e 	bl	ede0 <validate_args>

	if (rv < 0) {
    3f84:	1e06      	subs	r6, r0, #0
    3f86:	db58      	blt.n	403a <onoff_request+0xc2>
		return rv;
	}

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
    3f88:	f104 0714 	add.w	r7, r4, #20
    3f8c:	f04f 0320 	mov.w	r3, #32
    3f90:	f3ef 8911 	mrs	r9, BASEPRI
    3f94:	f383 8812 	msr	BASEPRI_MAX, r3
    3f98:	f3bf 8f6f 	isb	sy
    3f9c:	4638      	mov	r0, r7
    3f9e:	f006 fb6d 	bl	a67c <z_spin_lock_valid>
    3fa2:	b1e8      	cbz	r0, 3fe0 <onoff_request+0x68>
	z_spin_lock_set_owner(l);
    3fa4:	4638      	mov	r0, r7
    3fa6:	f006 fb89 	bl	a6bc <z_spin_lock_set_owner>
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    3faa:	8ba5      	ldrh	r5, [r4, #28]
    3fac:	f005 0507 	and.w	r5, r5, #7

	/* Reject if this would overflow the reference count. */
	if (mgr->refs == SERVICE_REFS_MAX) {
    3fb0:	8be3      	ldrh	r3, [r4, #30]
    3fb2:	f64f 72ff 	movw	r2, #65535	; 0xffff
    3fb6:	4293      	cmp	r3, r2
    3fb8:	d056      	beq.n	4068 <onoff_request+0xf0>
		rv = -EAGAIN;
		goto out;
	}

	rv = state;
    3fba:	462e      	mov	r6, r5
	if (state == ONOFF_STATE_ON) {
    3fbc:	2d02      	cmp	r5, #2
    3fbe:	d01f      	beq.n	4000 <onoff_request+0x88>
		/* Increment reference count, notify in exit */
		notify = true;
		mgr->refs += 1U;
	} else if ((state == ONOFF_STATE_OFF)
    3fc0:	b32d      	cbz	r5, 400e <onoff_request+0x96>
		   || (state == ONOFF_STATE_TO_OFF)
    3fc2:	2d04      	cmp	r5, #4
    3fc4:	d023      	beq.n	400e <onoff_request+0x96>
		   || (state == ONOFF_STATE_TO_ON)) {
    3fc6:	2d06      	cmp	r5, #6
    3fc8:	d021      	beq.n	400e <onoff_request+0x96>
		/* Start if OFF, queue client */
		start = (state == ONOFF_STATE_OFF);
		add_client = true;
	} else if (state == ONOFF_STATE_RESETTING) {
    3fca:	2d05      	cmp	r5, #5
    3fcc:	d053      	beq.n	4076 <onoff_request+0xfe>
		rv = -ENOTSUP;
	} else {
		__ASSERT_NO_MSG(state == ONOFF_STATE_ERROR);
    3fce:	2d01      	cmp	r5, #1
    3fd0:	d136      	bne.n	4040 <onoff_request+0xc8>
		rv = -EIO;
    3fd2:	f06f 0604 	mvn.w	r6, #4
	bool notify = false;            /* do client notification */
    3fd6:	f04f 0a00 	mov.w	sl, #0
	bool start = false;             /* trigger a start transition */
    3fda:	4653      	mov	r3, sl
	bool add_client = false;        /* add client to pending list */
    3fdc:	4652      	mov	r2, sl
    3fde:	e01c      	b.n	401a <onoff_request+0xa2>
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    3fe0:	4d3c      	ldr	r5, [pc, #240]	; (40d4 <onoff_request+0x15c>)
    3fe2:	238e      	movs	r3, #142	; 0x8e
    3fe4:	462a      	mov	r2, r5
    3fe6:	493c      	ldr	r1, [pc, #240]	; (40d8 <onoff_request+0x160>)
    3fe8:	483c      	ldr	r0, [pc, #240]	; (40dc <onoff_request+0x164>)
    3fea:	f00a ffb4 	bl	ef56 <assert_print>
    3fee:	4639      	mov	r1, r7
    3ff0:	483b      	ldr	r0, [pc, #236]	; (40e0 <onoff_request+0x168>)
    3ff2:	f00a ffb0 	bl	ef56 <assert_print>
    3ff6:	218e      	movs	r1, #142	; 0x8e
    3ff8:	4628      	mov	r0, r5
    3ffa:	f00a ffa5 	bl	ef48 <assert_post_action>
    3ffe:	e7d1      	b.n	3fa4 <onoff_request+0x2c>
		mgr->refs += 1U;
    4000:	3301      	adds	r3, #1
    4002:	83e3      	strh	r3, [r4, #30]
		notify = true;
    4004:	f04f 0a01 	mov.w	sl, #1
	bool start = false;             /* trigger a start transition */
    4008:	2300      	movs	r3, #0
	bool add_client = false;        /* add client to pending list */
    400a:	461a      	mov	r2, r3
    400c:	e005      	b.n	401a <onoff_request+0xa2>
		start = (state == ONOFF_STATE_OFF);
    400e:	fab5 f385 	clz	r3, r5
    4012:	095b      	lsrs	r3, r3, #5
	bool notify = false;            /* do client notification */
    4014:	f04f 0a00 	mov.w	sl, #0
		add_client = true;
    4018:	2201      	movs	r2, #1
	}

out:
	if (add_client) {
    401a:	b142      	cbz	r2, 402e <onoff_request+0xb6>
	parent->next = child;
    401c:	2200      	movs	r2, #0
    401e:	f8c8 2000 	str.w	r2, [r8]
	return list->tail;
    4022:	6862      	ldr	r2, [r4, #4]
 * @param node A pointer on the node to append
 */
static inline void sys_slist_append(sys_slist_t *list,
				    sys_snode_t *node);

Z_GENLIST_APPEND(slist, snode)
    4024:	b372      	cbz	r2, 4084 <onoff_request+0x10c>
	parent->next = child;
    4026:	f8c2 8000 	str.w	r8, [r2]
	list->tail = node;
    402a:	f8c4 8004 	str.w	r8, [r4, #4]
		sys_slist_append(&mgr->clients, &cli->node);
	}

	if (start) {
    402e:	b373      	cbz	r3, 408e <onoff_request+0x116>
		process_event(mgr, EVT_RECHECK, key);
    4030:	464a      	mov	r2, r9
    4032:	2102      	movs	r1, #2
    4034:	4620      	mov	r0, r4
    4036:	f7ff fd7f 	bl	3b38 <process_event>
			notify_one(mgr, cli, state, 0);
		}
	}

	return rv;
}
    403a:	4630      	mov	r0, r6
    403c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		__ASSERT_NO_MSG(state == ONOFF_STATE_ERROR);
    4040:	4e28      	ldr	r6, [pc, #160]	; (40e4 <onoff_request+0x16c>)
    4042:	f240 13c9 	movw	r3, #457	; 0x1c9
    4046:	4632      	mov	r2, r6
    4048:	4927      	ldr	r1, [pc, #156]	; (40e8 <onoff_request+0x170>)
    404a:	4824      	ldr	r0, [pc, #144]	; (40dc <onoff_request+0x164>)
    404c:	f00a ff83 	bl	ef56 <assert_print>
    4050:	f240 11c9 	movw	r1, #457	; 0x1c9
    4054:	4630      	mov	r0, r6
    4056:	f00a ff77 	bl	ef48 <assert_post_action>
		rv = -EIO;
    405a:	f06f 0604 	mvn.w	r6, #4
	bool notify = false;            /* do client notification */
    405e:	f04f 0a00 	mov.w	sl, #0
	bool start = false;             /* trigger a start transition */
    4062:	4653      	mov	r3, sl
	bool add_client = false;        /* add client to pending list */
    4064:	4652      	mov	r2, sl
    4066:	e7d8      	b.n	401a <onoff_request+0xa2>
		rv = -EAGAIN;
    4068:	f06f 060a 	mvn.w	r6, #10
	bool notify = false;            /* do client notification */
    406c:	f04f 0a00 	mov.w	sl, #0
	bool start = false;             /* trigger a start transition */
    4070:	4653      	mov	r3, sl
	bool add_client = false;        /* add client to pending list */
    4072:	4652      	mov	r2, sl
    4074:	e7d1      	b.n	401a <onoff_request+0xa2>
		rv = -ENOTSUP;
    4076:	f06f 0685 	mvn.w	r6, #133	; 0x85
	bool notify = false;            /* do client notification */
    407a:	f04f 0a00 	mov.w	sl, #0
	bool start = false;             /* trigger a start transition */
    407e:	4653      	mov	r3, sl
	bool add_client = false;        /* add client to pending list */
    4080:	4652      	mov	r2, sl
    4082:	e7ca      	b.n	401a <onoff_request+0xa2>
    4084:	f8c4 8004 	str.w	r8, [r4, #4]
	list->head = node;
    4088:	f8c4 8000 	str.w	r8, [r4]
}
    408c:	e7cf      	b.n	402e <onoff_request+0xb6>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    408e:	4638      	mov	r0, r7
    4090:	f006 fb04 	bl	a69c <z_spin_unlock_valid>
    4094:	b168      	cbz	r0, 40b2 <onoff_request+0x13a>
	__asm__ volatile(
    4096:	f389 8811 	msr	BASEPRI, r9
    409a:	f3bf 8f6f 	isb	sy
		if (notify) {
    409e:	f1ba 0f00 	cmp.w	sl, #0
    40a2:	d0ca      	beq.n	403a <onoff_request+0xc2>
			notify_one(mgr, cli, state, 0);
    40a4:	2300      	movs	r3, #0
    40a6:	462a      	mov	r2, r5
    40a8:	4641      	mov	r1, r8
    40aa:	4620      	mov	r0, r4
    40ac:	f00a feae 	bl	ee0c <notify_one>
    40b0:	e7c3      	b.n	403a <onoff_request+0xc2>
    40b2:	f8df b020 	ldr.w	fp, [pc, #32]	; 40d4 <onoff_request+0x15c>
    40b6:	23b9      	movs	r3, #185	; 0xb9
    40b8:	465a      	mov	r2, fp
    40ba:	490c      	ldr	r1, [pc, #48]	; (40ec <onoff_request+0x174>)
    40bc:	4807      	ldr	r0, [pc, #28]	; (40dc <onoff_request+0x164>)
    40be:	f00a ff4a 	bl	ef56 <assert_print>
    40c2:	4639      	mov	r1, r7
    40c4:	480a      	ldr	r0, [pc, #40]	; (40f0 <onoff_request+0x178>)
    40c6:	f00a ff46 	bl	ef56 <assert_print>
    40ca:	21b9      	movs	r1, #185	; 0xb9
    40cc:	4658      	mov	r0, fp
    40ce:	f00a ff3b 	bl	ef48 <assert_post_action>
    40d2:	e7e0      	b.n	4096 <onoff_request+0x11e>
    40d4:	000114d0 	.word	0x000114d0
    40d8:	00011530 	.word	0x00011530
    40dc:	00011324 	.word	0x00011324
    40e0:	00011548 	.word	0x00011548
    40e4:	000113d8 	.word	0x000113d8
    40e8:	000114b8 	.word	0x000114b8
    40ec:	00011500 	.word	0x00011500
    40f0:	00011518 	.word	0x00011518

000040f4 <sys_heap_init>:
	}
	return ptr2;
}

void sys_heap_init(struct sys_heap *heap, void *mem, size_t bytes)
{
    40f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    40f8:	4606      	mov	r6, r0
    40fa:	460d      	mov	r5, r1
    40fc:	4614      	mov	r4, r2
	if (IS_ENABLED(CONFIG_SYS_HEAP_SMALL_ONLY)) {
		/* Must fit in a 15 bit count of HUNK_UNIT */
		__ASSERT(bytes / CHUNK_UNIT <= 0x7fffU, "heap size is too big");
    40fe:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
    4102:	d222      	bcs.n	414a <sys_heap_init+0x56>
		/* Must fit in a 31 bit count of HUNK_UNIT */
		__ASSERT(bytes / CHUNK_UNIT <= 0x7fffffffU, "heap size is too big");
	}

	/* Reserve the end marker chunk's header */
	__ASSERT(bytes > heap_footer_bytes(bytes), "heap size is too small");
    4104:	2c04      	cmp	r4, #4
    4106:	d931      	bls.n	416c <sys_heap_init+0x78>
	bytes -= heap_footer_bytes(bytes);
    4108:	1f22      	subs	r2, r4, #4

	/* Round the start up, the end down */
	uintptr_t addr = ROUND_UP(mem, CHUNK_UNIT);
    410a:	1dec      	adds	r4, r5, #7
    410c:	f024 0407 	bic.w	r4, r4, #7
	uintptr_t end = ROUND_DOWN((uint8_t *)mem + bytes, CHUNK_UNIT);
    4110:	4415      	add	r5, r2
    4112:	f025 0507 	bic.w	r5, r5, #7
	chunksz_t heap_sz = (end - addr) / CHUNK_UNIT;
    4116:	1b2d      	subs	r5, r5, r4
    4118:	ea4f 08d5 	mov.w	r8, r5, lsr #3

	CHECK(end > addr);
	__ASSERT(heap_sz > chunksz(sizeof(struct z_heap)), "heap size is too small");
    411c:	2d17      	cmp	r5, #23
    411e:	d936      	bls.n	418e <sys_heap_init+0x9a>

	struct z_heap *h = (struct z_heap *)addr;
	heap->heap = h;
    4120:	6034      	str	r4, [r6, #0]
	h->end_chunk = heap_sz;
    4122:	f8c4 8008 	str.w	r8, [r4, #8]
	h->avail_buckets = 0;
    4126:	2300      	movs	r3, #0
    4128:	60e3      	str	r3, [r4, #12]
}

static inline int bucket_idx(struct z_heap *h, chunksz_t sz)
{
	unsigned int usable_sz = sz - min_chunk_size(h) + 1;
	return 31 - __builtin_clz(usable_sz);
    412a:	fab8 f688 	clz	r6, r8
	h->free_bytes = 0;
	h->allocated_bytes = 0;
	h->max_allocated_bytes = 0;
#endif

	int nb_buckets = bucket_idx(h, heap_sz) + 1;
    412e:	f1c6 0720 	rsb	r7, r6, #32
	chunksz_t chunk0_size = chunksz(sizeof(struct z_heap) +
    4132:	f1c6 0624 	rsb	r6, r6, #36	; 0x24
    4136:	00b6      	lsls	r6, r6, #2
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
    4138:	3607      	adds	r6, #7
    413a:	ea4f 09d6 	mov.w	r9, r6, lsr #3
				     nb_buckets * sizeof(struct z_heap_bucket));

	__ASSERT(chunk0_size + min_chunk_size(h) <= heap_sz, "heap size is too small");
    413e:	f109 0301 	add.w	r3, r9, #1
    4142:	4543      	cmp	r3, r8
    4144:	d834      	bhi.n	41b0 <sys_heap_init+0xbc>
{
    4146:	2300      	movs	r3, #0
    4148:	e049      	b.n	41de <__data_size+0x15>
		__ASSERT(bytes / CHUNK_UNIT <= 0x7fffU, "heap size is too big");
    414a:	4f38      	ldr	r7, [pc, #224]	; (422c <__data_size+0x63>)
    414c:	f240 13e3 	movw	r3, #483	; 0x1e3
    4150:	463a      	mov	r2, r7
    4152:	4937      	ldr	r1, [pc, #220]	; (4230 <__data_size+0x67>)
    4154:	4837      	ldr	r0, [pc, #220]	; (4234 <__data_size+0x6b>)
    4156:	f00a fefe 	bl	ef56 <assert_print>
    415a:	4837      	ldr	r0, [pc, #220]	; (4238 <__data_size+0x6f>)
    415c:	f00a fefb 	bl	ef56 <assert_print>
    4160:	f240 11e3 	movw	r1, #483	; 0x1e3
    4164:	4638      	mov	r0, r7
    4166:	f00a feef 	bl	ef48 <assert_post_action>
    416a:	e7cb      	b.n	4104 <sys_heap_init+0x10>
	__ASSERT(bytes > heap_footer_bytes(bytes), "heap size is too small");
    416c:	4f2f      	ldr	r7, [pc, #188]	; (422c <__data_size+0x63>)
    416e:	f44f 73f5 	mov.w	r3, #490	; 0x1ea
    4172:	463a      	mov	r2, r7
    4174:	4931      	ldr	r1, [pc, #196]	; (423c <__data_size+0x73>)
    4176:	482f      	ldr	r0, [pc, #188]	; (4234 <__data_size+0x6b>)
    4178:	f00a feed 	bl	ef56 <assert_print>
    417c:	4830      	ldr	r0, [pc, #192]	; (4240 <__data_size+0x77>)
    417e:	f00a feea 	bl	ef56 <assert_print>
    4182:	f44f 71f5 	mov.w	r1, #490	; 0x1ea
    4186:	4638      	mov	r0, r7
    4188:	f00a fede 	bl	ef48 <assert_post_action>
    418c:	e7bc      	b.n	4108 <sys_heap_init+0x14>
	__ASSERT(heap_sz > chunksz(sizeof(struct z_heap)), "heap size is too small");
    418e:	4f27      	ldr	r7, [pc, #156]	; (422c <__data_size+0x63>)
    4190:	f240 13f3 	movw	r3, #499	; 0x1f3
    4194:	463a      	mov	r2, r7
    4196:	492b      	ldr	r1, [pc, #172]	; (4244 <__data_size+0x7b>)
    4198:	4826      	ldr	r0, [pc, #152]	; (4234 <__data_size+0x6b>)
    419a:	f00a fedc 	bl	ef56 <assert_print>
    419e:	4828      	ldr	r0, [pc, #160]	; (4240 <__data_size+0x77>)
    41a0:	f00a fed9 	bl	ef56 <assert_print>
    41a4:	f240 11f3 	movw	r1, #499	; 0x1f3
    41a8:	4638      	mov	r0, r7
    41aa:	f00a fecd 	bl	ef48 <assert_post_action>
    41ae:	e7b7      	b.n	4120 <sys_heap_init+0x2c>
	__ASSERT(chunk0_size + min_chunk_size(h) <= heap_sz, "heap size is too small");
    41b0:	f8df a078 	ldr.w	sl, [pc, #120]	; 422c <__data_size+0x63>
    41b4:	f44f 7301 	mov.w	r3, #516	; 0x204
    41b8:	4652      	mov	r2, sl
    41ba:	4923      	ldr	r1, [pc, #140]	; (4248 <__data_size+0x7f>)
    41bc:	481d      	ldr	r0, [pc, #116]	; (4234 <__data_size+0x6b>)
    41be:	f00a feca 	bl	ef56 <assert_print>
    41c2:	481f      	ldr	r0, [pc, #124]	; (4240 <__data_size+0x77>)
    41c4:	f00a fec7 	bl	ef56 <assert_print>
    41c8:	f44f 7101 	mov.w	r1, #516	; 0x204
    41cc:	4650      	mov	r0, sl
    41ce:	f00a febb 	bl	ef48 <assert_post_action>
    41d2:	e7b8      	b.n	4146 <sys_heap_init+0x52>

	for (int i = 0; i < nb_buckets; i++) {
		h->buckets[i].next = 0;
    41d4:	1d1a      	adds	r2, r3, #4
    41d6:	2100      	movs	r1, #0
    41d8:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
	for (int i = 0; i < nb_buckets; i++) {
    41dc:	3301      	adds	r3, #1
    41de:	42bb      	cmp	r3, r7
    41e0:	dbf8      	blt.n	41d4 <__data_size+0xb>
	chunk_set(h, c, SIZE_AND_USED, size << 1);
    41e2:	ea4f 0349 	mov.w	r3, r9, lsl #1
		((uint16_t *)cmem)[f] = val;
    41e6:	b29b      	uxth	r3, r3
    41e8:	8063      	strh	r3, [r4, #2]
    41ea:	2200      	movs	r2, #0
    41ec:	8022      	strh	r2, [r4, #0]
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
    41ee:	f043 0301 	orr.w	r3, r3, #1
    41f2:	8063      	strh	r3, [r4, #2]
	set_chunk_size(h, 0, chunk0_size);
	set_left_chunk_size(h, 0, 0);
	set_chunk_used(h, 0, true);

	/* chunk containing the free heap */
	set_chunk_size(h, chunk0_size, heap_sz - chunk0_size);
    41f4:	eba8 0809 	sub.w	r8, r8, r9
	chunk_set(h, c, SIZE_AND_USED, size << 1);
    41f8:	ea4f 0148 	mov.w	r1, r8, lsl #1
	void *cmem = &buf[c];
    41fc:	f026 0607 	bic.w	r6, r6, #7
		((uint16_t *)cmem)[f] = val;
    4200:	1cb3      	adds	r3, r6, #2
    4202:	52e1      	strh	r1, [r4, r3]
    4204:	f824 9006 	strh.w	r9, [r4, r6]
	void *cmem = &buf[c];
    4208:	f025 0307 	bic.w	r3, r5, #7
		((uint16_t *)cmem)[f] = val;
    420c:	1ca9      	adds	r1, r5, #2
    420e:	5262      	strh	r2, [r4, r1]
    4210:	4425      	add	r5, r4
    4212:	f824 8003 	strh.w	r8, [r4, r3]
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
    4216:	886b      	ldrh	r3, [r5, #2]
    4218:	f043 0301 	orr.w	r3, r3, #1
    421c:	806b      	strh	r3, [r5, #2]
	/* the end marker chunk */
	set_chunk_size(h, heap_sz, 0);
	set_left_chunk_size(h, heap_sz, heap_sz - chunk0_size);
	set_chunk_used(h, heap_sz, true);

	free_list_add(h, chunk0_size);
    421e:	4649      	mov	r1, r9
    4220:	4620      	mov	r0, r4
    4222:	f00a fe6b 	bl	eefc <free_list_add>
}
    4226:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    422a:	bf00      	nop
    422c:	00011560 	.word	0x00011560
    4230:	00011634 	.word	0x00011634
    4234:	00011324 	.word	0x00011324
    4238:	0001164c 	.word	0x0001164c
    423c:	00011664 	.word	0x00011664
    4240:	00011688 	.word	0x00011688
    4244:	000116a4 	.word	0x000116a4
    4248:	000116d0 	.word	0x000116d0

0000424c <extract_decimal>:
 * the referenced text.
 *
 * @return the decoded integer value.
 */
static size_t extract_decimal(const char **str)
{
    424c:	4684      	mov	ip, r0
	const char *sp = *str;
    424e:	6802      	ldr	r2, [r0, #0]
	size_t val = 0;
    4250:	2000      	movs	r0, #0

	while (isdigit((int)(unsigned char)*sp)) {
    4252:	e005      	b.n	4260 <extract_decimal+0x14>
		val = 10U * val + *sp++ - '0';
    4254:	eb00 0080 	add.w	r0, r0, r0, lsl #2
    4258:	3201      	adds	r2, #1
    425a:	eb03 0040 	add.w	r0, r3, r0, lsl #1
    425e:	3830      	subs	r0, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
    4260:	7813      	ldrb	r3, [r2, #0]
    4262:	4904      	ldr	r1, [pc, #16]	; (4274 <extract_decimal+0x28>)
    4264:	5c59      	ldrb	r1, [r3, r1]
    4266:	f011 0f04 	tst.w	r1, #4
    426a:	d1f3      	bne.n	4254 <extract_decimal+0x8>
	}
	*str = sp;
    426c:	f8cc 2000 	str.w	r2, [ip]
	return val;
}
    4270:	4770      	bx	lr
    4272:	bf00      	nop
    4274:	000130f9 	.word	0x000130f9

00004278 <extract_conversion>:
 *
 * @return pointer to the first character that follows the specification.
 */
static inline const char *extract_conversion(struct conversion *conv,
					     const char *sp)
{
    4278:	b570      	push	{r4, r5, r6, lr}
    427a:	b082      	sub	sp, #8
    427c:	4604      	mov	r4, r0
	*conv = (struct conversion) {
    427e:	2300      	movs	r3, #0
    4280:	6003      	str	r3, [r0, #0]
    4282:	6043      	str	r3, [r0, #4]
    4284:	6083      	str	r3, [r0, #8]
	/* Skip over the opening %.  If the conversion specifier is %,
	 * that's the only thing that should be there, so
	 * fast-exit.
	 */
	++sp;
	if (*sp == '%') {
    4286:	784b      	ldrb	r3, [r1, #1]
    4288:	2b25      	cmp	r3, #37	; 0x25
    428a:	d002      	beq.n	4292 <extract_conversion+0x1a>
    428c:	1c4e      	adds	r6, r1, #1
	bool loop = true;
    428e:	2501      	movs	r5, #1
    4290:	e01f      	b.n	42d2 <extract_conversion+0x5a>
		conv->specifier = *sp++;
    4292:	1c88      	adds	r0, r1, #2
    4294:	70e3      	strb	r3, [r4, #3]
		return sp;
    4296:	e145      	b.n	4524 <extract_conversion+0x2ac>
			conv->flag_dash = true;
    4298:	7823      	ldrb	r3, [r4, #0]
    429a:	f043 0304 	orr.w	r3, r3, #4
    429e:	7023      	strb	r3, [r4, #0]
		if (loop) {
    42a0:	b1b5      	cbz	r5, 42d0 <extract_conversion+0x58>
			++sp;
    42a2:	3601      	adds	r6, #1
    42a4:	e014      	b.n	42d0 <extract_conversion+0x58>
			conv->flag_plus = true;
    42a6:	7823      	ldrb	r3, [r4, #0]
    42a8:	f043 0308 	orr.w	r3, r3, #8
    42ac:	7023      	strb	r3, [r4, #0]
			break;
    42ae:	e7f7      	b.n	42a0 <extract_conversion+0x28>
			conv->flag_space = true;
    42b0:	7823      	ldrb	r3, [r4, #0]
    42b2:	f043 0310 	orr.w	r3, r3, #16
    42b6:	7023      	strb	r3, [r4, #0]
			break;
    42b8:	e7f2      	b.n	42a0 <extract_conversion+0x28>
			conv->flag_hash = true;
    42ba:	7823      	ldrb	r3, [r4, #0]
    42bc:	f043 0320 	orr.w	r3, r3, #32
    42c0:	7023      	strb	r3, [r4, #0]
			break;
    42c2:	e7ed      	b.n	42a0 <extract_conversion+0x28>
			conv->flag_zero = true;
    42c4:	7823      	ldrb	r3, [r4, #0]
    42c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    42ca:	7023      	strb	r3, [r4, #0]
			break;
    42cc:	e7e8      	b.n	42a0 <extract_conversion+0x28>
		switch (*sp) {
    42ce:	2500      	movs	r5, #0
	} while (loop);
    42d0:	b345      	cbz	r5, 4324 <extract_conversion+0xac>
		switch (*sp) {
    42d2:	7833      	ldrb	r3, [r6, #0]
    42d4:	3b20      	subs	r3, #32
    42d6:	2b10      	cmp	r3, #16
    42d8:	d8f9      	bhi.n	42ce <extract_conversion+0x56>
    42da:	a201      	add	r2, pc, #4	; (adr r2, 42e0 <extract_conversion+0x68>)
    42dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    42e0:	000042b1 	.word	0x000042b1
    42e4:	000042cf 	.word	0x000042cf
    42e8:	000042cf 	.word	0x000042cf
    42ec:	000042bb 	.word	0x000042bb
    42f0:	000042cf 	.word	0x000042cf
    42f4:	000042cf 	.word	0x000042cf
    42f8:	000042cf 	.word	0x000042cf
    42fc:	000042cf 	.word	0x000042cf
    4300:	000042cf 	.word	0x000042cf
    4304:	000042cf 	.word	0x000042cf
    4308:	000042cf 	.word	0x000042cf
    430c:	000042a7 	.word	0x000042a7
    4310:	000042cf 	.word	0x000042cf
    4314:	00004299 	.word	0x00004299
    4318:	000042cf 	.word	0x000042cf
    431c:	000042cf 	.word	0x000042cf
    4320:	000042c5 	.word	0x000042c5
	if (conv->flag_zero && conv->flag_dash) {
    4324:	7823      	ldrb	r3, [r4, #0]
    4326:	f003 0344 	and.w	r3, r3, #68	; 0x44
    432a:	2b44      	cmp	r3, #68	; 0x44
    432c:	d05f      	beq.n	43ee <extract_conversion+0x176>
	}

	sp = extract_flags(conv, sp);
	sp = extract_width(conv, sp);
    432e:	9601      	str	r6, [sp, #4]
	conv->width_present = true;
    4330:	7823      	ldrb	r3, [r4, #0]
    4332:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    4336:	7023      	strb	r3, [r4, #0]
	if (*sp == '*') {
    4338:	7833      	ldrb	r3, [r6, #0]
    433a:	2b2a      	cmp	r3, #42	; 0x2a
    433c:	d05c      	beq.n	43f8 <extract_conversion+0x180>
	size_t width = extract_decimal(&sp);
    433e:	a801      	add	r0, sp, #4
    4340:	f7ff ff84 	bl	424c <extract_decimal>
	if (sp != wp) {
    4344:	9b01      	ldr	r3, [sp, #4]
    4346:	429e      	cmp	r6, r3
    4348:	d00f      	beq.n	436a <extract_conversion+0xf2>
		conv->width_present = true;
    434a:	7823      	ldrb	r3, [r4, #0]
    434c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    4350:	7023      	strb	r3, [r4, #0]
		conv->width_value = width;
    4352:	6060      	str	r0, [r4, #4]
		conv->unsupported |= ((conv->width_value < 0)
    4354:	b2db      	uxtb	r3, r3
    4356:	f3c3 0340 	ubfx	r3, r3, #1, #1
				      || (width != (size_t)conv->width_value));
    435a:	2800      	cmp	r0, #0
    435c:	db54      	blt.n	4408 <extract_conversion+0x190>
    435e:	2200      	movs	r2, #0
		conv->unsupported |= ((conv->width_value < 0)
    4360:	4313      	orrs	r3, r2
    4362:	7822      	ldrb	r2, [r4, #0]
    4364:	f363 0241 	bfi	r2, r3, #1, #1
    4368:	7022      	strb	r2, [r4, #0]
	return sp;
    436a:	9b01      	ldr	r3, [sp, #4]
	sp = extract_prec(conv, sp);
    436c:	9301      	str	r3, [sp, #4]
	conv->prec_present = (*sp == '.');
    436e:	781b      	ldrb	r3, [r3, #0]
    4370:	2b2e      	cmp	r3, #46	; 0x2e
    4372:	bf14      	ite	ne
    4374:	2300      	movne	r3, #0
    4376:	2301      	moveq	r3, #1
    4378:	7862      	ldrb	r2, [r4, #1]
    437a:	f363 0241 	bfi	r2, r3, #1, #1
    437e:	7062      	strb	r2, [r4, #1]
	if (!conv->prec_present) {
    4380:	2b00      	cmp	r3, #0
    4382:	d043      	beq.n	440c <extract_conversion+0x194>
	++sp;
    4384:	9b01      	ldr	r3, [sp, #4]
    4386:	1c5a      	adds	r2, r3, #1
    4388:	9201      	str	r2, [sp, #4]
	if (*sp == '*') {
    438a:	785b      	ldrb	r3, [r3, #1]
    438c:	2b2a      	cmp	r3, #42	; 0x2a
    438e:	d03f      	beq.n	4410 <extract_conversion+0x198>
	size_t prec = extract_decimal(&sp);
    4390:	a801      	add	r0, sp, #4
    4392:	f7ff ff5b 	bl	424c <extract_decimal>
	conv->prec_value = prec;
    4396:	60a0      	str	r0, [r4, #8]
	conv->unsupported |= ((conv->prec_value < 0)
    4398:	7823      	ldrb	r3, [r4, #0]
    439a:	f3c3 0340 	ubfx	r3, r3, #1, #1
			      || (prec != (size_t)conv->prec_value));
    439e:	2800      	cmp	r0, #0
    43a0:	db3e      	blt.n	4420 <extract_conversion+0x1a8>
    43a2:	2200      	movs	r2, #0
	conv->unsupported |= ((conv->prec_value < 0)
    43a4:	4313      	orrs	r3, r2
    43a6:	7822      	ldrb	r2, [r4, #0]
    43a8:	f363 0241 	bfi	r2, r3, #1, #1
    43ac:	7022      	strb	r2, [r4, #0]
	return sp;
    43ae:	9801      	ldr	r0, [sp, #4]
	switch (*sp) {
    43b0:	7803      	ldrb	r3, [r0, #0]
    43b2:	3b4c      	subs	r3, #76	; 0x4c
    43b4:	2b2e      	cmp	r3, #46	; 0x2e
    43b6:	f200 809d 	bhi.w	44f4 <extract_conversion+0x27c>
    43ba:	e8df f003 	tbb	[pc, r3]
    43be:	9b90      	.short	0x9b90
    43c0:	9b9b9b9b 	.word	0x9b9b9b9b
    43c4:	9b9b9b9b 	.word	0x9b9b9b9b
    43c8:	9b9b9b9b 	.word	0x9b9b9b9b
    43cc:	9b9b9b9b 	.word	0x9b9b9b9b
    43d0:	9b9b9b9b 	.word	0x9b9b9b9b
    43d4:	9b9b9b9b 	.word	0x9b9b9b9b
    43d8:	9b339b9b 	.word	0x9b339b9b
    43dc:	9b459b57 	.word	0x9b459b57
    43e0:	9b9b9b9b 	.word	0x9b9b9b9b
    43e4:	9b899b9b 	.word	0x9b899b9b
    43e8:	9b9b9b9b 	.word	0x9b9b9b9b
    43ec:	82          	.byte	0x82
    43ed:	00          	.byte	0x00
		conv->flag_zero = false;
    43ee:	7823      	ldrb	r3, [r4, #0]
    43f0:	f36f 1386 	bfc	r3, #6, #1
    43f4:	7023      	strb	r3, [r4, #0]
    43f6:	e79a      	b.n	432e <extract_conversion+0xb6>
		conv->width_star = true;
    43f8:	7863      	ldrb	r3, [r4, #1]
    43fa:	f043 0301 	orr.w	r3, r3, #1
    43fe:	7063      	strb	r3, [r4, #1]
		return ++sp;
    4400:	4633      	mov	r3, r6
    4402:	3301      	adds	r3, #1
    4404:	9301      	str	r3, [sp, #4]
    4406:	e7b1      	b.n	436c <extract_conversion+0xf4>
				      || (width != (size_t)conv->width_value));
    4408:	2201      	movs	r2, #1
    440a:	e7a9      	b.n	4360 <extract_conversion+0xe8>
		return sp;
    440c:	9801      	ldr	r0, [sp, #4]
    440e:	e7cf      	b.n	43b0 <extract_conversion+0x138>
		conv->prec_star = true;
    4410:	7863      	ldrb	r3, [r4, #1]
    4412:	f043 0304 	orr.w	r3, r3, #4
    4416:	7063      	strb	r3, [r4, #1]
		return ++sp;
    4418:	4610      	mov	r0, r2
    441a:	3001      	adds	r0, #1
    441c:	9001      	str	r0, [sp, #4]
    441e:	e7c7      	b.n	43b0 <extract_conversion+0x138>
			      || (prec != (size_t)conv->prec_value));
    4420:	2201      	movs	r2, #1
    4422:	e7bf      	b.n	43a4 <extract_conversion+0x12c>
		if (*++sp == 'h') {
    4424:	1c42      	adds	r2, r0, #1
    4426:	7843      	ldrb	r3, [r0, #1]
    4428:	2b68      	cmp	r3, #104	; 0x68
    442a:	d006      	beq.n	443a <extract_conversion+0x1c2>
			conv->length_mod = LENGTH_H;
    442c:	7863      	ldrb	r3, [r4, #1]
    442e:	2102      	movs	r1, #2
    4430:	f361 03c6 	bfi	r3, r1, #3, #4
    4434:	7063      	strb	r3, [r4, #1]
		if (*++sp == 'h') {
    4436:	4610      	mov	r0, r2
    4438:	e01e      	b.n	4478 <extract_conversion+0x200>
			conv->length_mod = LENGTH_HH;
    443a:	7863      	ldrb	r3, [r4, #1]
    443c:	2201      	movs	r2, #1
    443e:	f362 03c6 	bfi	r3, r2, #3, #4
    4442:	7063      	strb	r3, [r4, #1]
			++sp;
    4444:	3002      	adds	r0, #2
    4446:	e017      	b.n	4478 <extract_conversion+0x200>
		if (*++sp == 'l') {
    4448:	1c42      	adds	r2, r0, #1
    444a:	7843      	ldrb	r3, [r0, #1]
    444c:	2b6c      	cmp	r3, #108	; 0x6c
    444e:	d006      	beq.n	445e <extract_conversion+0x1e6>
			conv->length_mod = LENGTH_L;
    4450:	7863      	ldrb	r3, [r4, #1]
    4452:	2103      	movs	r1, #3
    4454:	f361 03c6 	bfi	r3, r1, #3, #4
    4458:	7063      	strb	r3, [r4, #1]
		if (*++sp == 'l') {
    445a:	4610      	mov	r0, r2
    445c:	e00c      	b.n	4478 <extract_conversion+0x200>
			conv->length_mod = LENGTH_LL;
    445e:	7863      	ldrb	r3, [r4, #1]
    4460:	2204      	movs	r2, #4
    4462:	f362 03c6 	bfi	r3, r2, #3, #4
    4466:	7063      	strb	r3, [r4, #1]
			++sp;
    4468:	3002      	adds	r0, #2
    446a:	e005      	b.n	4478 <extract_conversion+0x200>
		conv->length_mod = LENGTH_J;
    446c:	7863      	ldrb	r3, [r4, #1]
    446e:	2205      	movs	r2, #5
    4470:	f362 03c6 	bfi	r3, r2, #3, #4
    4474:	7063      	strb	r3, [r4, #1]
		++sp;
    4476:	3001      	adds	r0, #1
	conv->specifier = *sp++;
    4478:	f810 3b01 	ldrb.w	r3, [r0], #1
    447c:	70e3      	strb	r3, [r4, #3]
	switch (conv->specifier) {
    447e:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
    4482:	2a37      	cmp	r2, #55	; 0x37
    4484:	d87d      	bhi.n	4582 <extract_conversion+0x30a>
    4486:	e8df f002 	tbb	[pc, r2]
    448a:	7c5e      	.short	0x7c5e
    448c:	5e5e7c7c 	.word	0x5e5e7c7c
    4490:	7c7c7c5e 	.word	0x7c7c7c5e
    4494:	7c7c7c7c 	.word	0x7c7c7c7c
    4498:	7c7c7c7c 	.word	0x7c7c7c7c
    449c:	7c7c7c7c 	.word	0x7c7c7c7c
    44a0:	7c7c4f7c 	.word	0x7c7c4f7c
    44a4:	7c7c7c7c 	.word	0x7c7c7c7c
    44a8:	7c5e7c7c 	.word	0x7c5e7c7c
    44ac:	5e5e3a4f 	.word	0x5e5e3a4f
    44b0:	7c3a7c5e 	.word	0x7c3a7c5e
    44b4:	657c7c7c 	.word	0x657c7c7c
    44b8:	7c7c714f 	.word	0x7c7c714f
    44bc:	7c4f7c71 	.word	0x7c4f7c71
    44c0:	4f7c      	.short	0x4f7c
		conv->length_mod = LENGTH_Z;
    44c2:	7863      	ldrb	r3, [r4, #1]
    44c4:	2206      	movs	r2, #6
    44c6:	f362 03c6 	bfi	r3, r2, #3, #4
    44ca:	7063      	strb	r3, [r4, #1]
		++sp;
    44cc:	3001      	adds	r0, #1
		break;
    44ce:	e7d3      	b.n	4478 <extract_conversion+0x200>
		conv->length_mod = LENGTH_T;
    44d0:	7863      	ldrb	r3, [r4, #1]
    44d2:	2207      	movs	r2, #7
    44d4:	f362 03c6 	bfi	r3, r2, #3, #4
    44d8:	7063      	strb	r3, [r4, #1]
		++sp;
    44da:	3001      	adds	r0, #1
		break;
    44dc:	e7cc      	b.n	4478 <extract_conversion+0x200>
		conv->length_mod = LENGTH_UPPER_L;
    44de:	7863      	ldrb	r3, [r4, #1]
    44e0:	2208      	movs	r2, #8
    44e2:	f362 03c6 	bfi	r3, r2, #3, #4
    44e6:	7063      	strb	r3, [r4, #1]
		++sp;
    44e8:	3001      	adds	r0, #1
		conv->unsupported = true;
    44ea:	7823      	ldrb	r3, [r4, #0]
    44ec:	f043 0302 	orr.w	r3, r3, #2
    44f0:	7023      	strb	r3, [r4, #0]
		break;
    44f2:	e7c1      	b.n	4478 <extract_conversion+0x200>
		conv->length_mod = LENGTH_NONE;
    44f4:	7863      	ldrb	r3, [r4, #1]
    44f6:	f36f 03c6 	bfc	r3, #3, #4
    44fa:	7063      	strb	r3, [r4, #1]
		break;
    44fc:	e7bc      	b.n	4478 <extract_conversion+0x200>
		conv->specifier_cat = SPECIFIER_SINT;
    44fe:	78a2      	ldrb	r2, [r4, #2]
    4500:	2101      	movs	r1, #1
    4502:	f361 0202 	bfi	r2, r1, #0, #3
    4506:	70a2      	strb	r2, [r4, #2]
		if (conv->length_mod == LENGTH_UPPER_L) {
    4508:	7862      	ldrb	r2, [r4, #1]
    450a:	f002 0278 	and.w	r2, r2, #120	; 0x78
    450e:	2a40      	cmp	r2, #64	; 0x40
    4510:	d010      	beq.n	4534 <extract_conversion+0x2bc>
		if (conv->specifier == 'c') {
    4512:	2b63      	cmp	r3, #99	; 0x63
    4514:	d013      	beq.n	453e <extract_conversion+0x2c6>
	conv->unsupported |= unsupported;
    4516:	7823      	ldrb	r3, [r4, #0]
    4518:	f3c3 0240 	ubfx	r2, r3, #1, #1
    451c:	4315      	orrs	r5, r2
    451e:	f365 0341 	bfi	r3, r5, #1, #1
    4522:	7023      	strb	r3, [r4, #0]
	sp = extract_length(conv, sp);
	sp = extract_specifier(conv, sp);

	return sp;
}
    4524:	b002      	add	sp, #8
    4526:	bd70      	pop	{r4, r5, r6, pc}
		conv->specifier_cat = SPECIFIER_UINT;
    4528:	78a2      	ldrb	r2, [r4, #2]
    452a:	2102      	movs	r1, #2
    452c:	f361 0202 	bfi	r2, r1, #0, #3
    4530:	70a2      	strb	r2, [r4, #2]
    4532:	e7e9      	b.n	4508 <extract_conversion+0x290>
			conv->invalid = true;
    4534:	7821      	ldrb	r1, [r4, #0]
    4536:	f041 0101 	orr.w	r1, r1, #1
    453a:	7021      	strb	r1, [r4, #0]
    453c:	e7e9      	b.n	4512 <extract_conversion+0x29a>
			unsupported = (conv->length_mod != LENGTH_NONE);
    453e:	1e15      	subs	r5, r2, #0
    4540:	bf18      	it	ne
    4542:	2501      	movne	r5, #1
    4544:	e7e7      	b.n	4516 <extract_conversion+0x29e>
		conv->specifier_cat = SPECIFIER_FP;
    4546:	78a3      	ldrb	r3, [r4, #2]
    4548:	2204      	movs	r2, #4
    454a:	f362 0302 	bfi	r3, r2, #0, #3
    454e:	70a3      	strb	r3, [r4, #2]
			unsupported = true;
    4550:	2501      	movs	r5, #1
			break;
    4552:	e7e0      	b.n	4516 <extract_conversion+0x29e>
		conv->specifier_cat = SPECIFIER_PTR;
    4554:	78a3      	ldrb	r3, [r4, #2]
    4556:	2203      	movs	r2, #3
    4558:	f362 0302 	bfi	r3, r2, #0, #3
    455c:	70a3      	strb	r3, [r4, #2]
		if (conv->length_mod == LENGTH_UPPER_L) {
    455e:	7863      	ldrb	r3, [r4, #1]
    4560:	f003 0378 	and.w	r3, r3, #120	; 0x78
    4564:	2b40      	cmp	r3, #64	; 0x40
    4566:	d1d6      	bne.n	4516 <extract_conversion+0x29e>
			unsupported = true;
    4568:	2501      	movs	r5, #1
    456a:	e7d4      	b.n	4516 <extract_conversion+0x29e>
		conv->specifier_cat = SPECIFIER_PTR;
    456c:	78a3      	ldrb	r3, [r4, #2]
    456e:	2203      	movs	r2, #3
    4570:	f362 0302 	bfi	r3, r2, #0, #3
    4574:	70a3      	strb	r3, [r4, #2]
		if (conv->length_mod != LENGTH_NONE) {
    4576:	7863      	ldrb	r3, [r4, #1]
    4578:	f013 0f78 	tst.w	r3, #120	; 0x78
    457c:	d0cb      	beq.n	4516 <extract_conversion+0x29e>
			unsupported = true;
    457e:	2501      	movs	r5, #1
    4580:	e7c9      	b.n	4516 <extract_conversion+0x29e>
		conv->invalid = true;
    4582:	7823      	ldrb	r3, [r4, #0]
    4584:	f043 0301 	orr.w	r3, r3, #1
    4588:	7023      	strb	r3, [r4, #0]
		break;
    458a:	e7c4      	b.n	4516 <extract_conversion+0x29e>

0000458c <encode_uint>:
 */
static char *encode_uint(uint_value_type value,
			 struct conversion *conv,
			 char *bps,
			 const char *bpe)
{
    458c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4590:	b083      	sub	sp, #12
    4592:	4604      	mov	r4, r0
    4594:	460d      	mov	r5, r1
    4596:	9201      	str	r2, [sp, #4]
    4598:	469a      	mov	sl, r3
    459a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
	bool upcase = isupper((int)conv->specifier);
    459c:	78d3      	ldrb	r3, [r2, #3]
    459e:	4a32      	ldr	r2, [pc, #200]	; (4668 <encode_uint+0xdc>)
    45a0:	f813 b002 	ldrb.w	fp, [r3, r2]
    45a4:	f00b 0b03 	and.w	fp, fp, #3
	switch (specifier) {
    45a8:	2b6f      	cmp	r3, #111	; 0x6f
    45aa:	d00f      	beq.n	45cc <encode_uint+0x40>
    45ac:	d906      	bls.n	45bc <encode_uint+0x30>
    45ae:	2b70      	cmp	r3, #112	; 0x70
    45b0:	d00f      	beq.n	45d2 <encode_uint+0x46>
    45b2:	2b78      	cmp	r3, #120	; 0x78
    45b4:	d110      	bne.n	45d8 <encode_uint+0x4c>
		return 16;
    45b6:	f04f 0910 	mov.w	r9, #16
    45ba:	e023      	b.n	4604 <encode_uint+0x78>
	switch (specifier) {
    45bc:	2b58      	cmp	r3, #88	; 0x58
    45be:	d002      	beq.n	45c6 <encode_uint+0x3a>
    45c0:	f04f 090a 	mov.w	r9, #10
    45c4:	e01e      	b.n	4604 <encode_uint+0x78>
		return 16;
    45c6:	f04f 0910 	mov.w	r9, #16
    45ca:	e01b      	b.n	4604 <encode_uint+0x78>
		return 8;
    45cc:	f04f 0908 	mov.w	r9, #8
    45d0:	e018      	b.n	4604 <encode_uint+0x78>
		return 16;
    45d2:	f04f 0910 	mov.w	r9, #16
    45d6:	e015      	b.n	4604 <encode_uint+0x78>
	switch (specifier) {
    45d8:	f04f 090a 	mov.w	r9, #10
	const unsigned int radix = conversion_radix(conv->specifier);
	char *bp = bps + (bpe - bps);
    45dc:	e012      	b.n	4604 <encode_uint+0x78>

	do {
		unsigned int lsv = (unsigned int)(value % radix);

		*--bp = (lsv <= 9) ? ('0' + lsv)
    45de:	b2d2      	uxtb	r2, r2
    45e0:	3230      	adds	r2, #48	; 0x30
    45e2:	b2d2      	uxtb	r2, r2
    45e4:	f806 2d01 	strb.w	r2, [r6, #-1]!
			: upcase ? ('A' + lsv - 10) : ('a' + lsv - 10);
		value /= radix;
    45e8:	463a      	mov	r2, r7
    45ea:	4643      	mov	r3, r8
    45ec:	4620      	mov	r0, r4
    45ee:	4629      	mov	r1, r5
    45f0:	f7fc f9f4 	bl	9dc <__aeabi_uldivmod>
	} while ((value != 0) && (bps < bp));
    45f4:	42bc      	cmp	r4, r7
    45f6:	f175 0300 	sbcs.w	r3, r5, #0
    45fa:	d319      	bcc.n	4630 <encode_uint+0xa4>
    45fc:	4556      	cmp	r6, sl
    45fe:	d917      	bls.n	4630 <encode_uint+0xa4>
		value /= radix;
    4600:	4604      	mov	r4, r0
    4602:	460d      	mov	r5, r1
		unsigned int lsv = (unsigned int)(value % radix);
    4604:	f04f 0800 	mov.w	r8, #0
    4608:	464f      	mov	r7, r9
    460a:	464a      	mov	r2, r9
    460c:	4643      	mov	r3, r8
    460e:	4620      	mov	r0, r4
    4610:	4629      	mov	r1, r5
    4612:	f7fc f9e3 	bl	9dc <__aeabi_uldivmod>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    4616:	2a09      	cmp	r2, #9
    4618:	d9e1      	bls.n	45de <encode_uint+0x52>
    461a:	f1bb 0f01 	cmp.w	fp, #1
    461e:	d003      	beq.n	4628 <encode_uint+0x9c>
			: upcase ? ('A' + lsv - 10) : ('a' + lsv - 10);
    4620:	b2d2      	uxtb	r2, r2
		*--bp = (lsv <= 9) ? ('0' + lsv)
    4622:	3257      	adds	r2, #87	; 0x57
    4624:	b2d2      	uxtb	r2, r2
    4626:	e7dd      	b.n	45e4 <encode_uint+0x58>
			: upcase ? ('A' + lsv - 10) : ('a' + lsv - 10);
    4628:	b2d2      	uxtb	r2, r2
		*--bp = (lsv <= 9) ? ('0' + lsv)
    462a:	3237      	adds	r2, #55	; 0x37
    462c:	b2d2      	uxtb	r2, r2
    462e:	e7d9      	b.n	45e4 <encode_uint+0x58>

	/* Record required alternate forms.  This can be determined
	 * from the radix without re-checking specifier.
	 */
	if (conv->flag_hash) {
    4630:	9b01      	ldr	r3, [sp, #4]
    4632:	781b      	ldrb	r3, [r3, #0]
    4634:	f013 0f20 	tst.w	r3, #32
    4638:	d005      	beq.n	4646 <encode_uint+0xba>
		if (radix == 8) {
    463a:	f1b9 0f08 	cmp.w	r9, #8
    463e:	d006      	beq.n	464e <encode_uint+0xc2>
			conv->altform_0 = true;
		} else if (radix == 16) {
    4640:	f1b9 0f10 	cmp.w	r9, #16
    4644:	d009      	beq.n	465a <encode_uint+0xce>
			;
		}
	}

	return bp;
}
    4646:	4630      	mov	r0, r6
    4648:	b003      	add	sp, #12
    464a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			conv->altform_0 = true;
    464e:	9a01      	ldr	r2, [sp, #4]
    4650:	7893      	ldrb	r3, [r2, #2]
    4652:	f043 0308 	orr.w	r3, r3, #8
    4656:	7093      	strb	r3, [r2, #2]
    4658:	e7f5      	b.n	4646 <encode_uint+0xba>
			conv->altform_0c = true;
    465a:	9a01      	ldr	r2, [sp, #4]
    465c:	7893      	ldrb	r3, [r2, #2]
    465e:	f043 0310 	orr.w	r3, r3, #16
    4662:	7093      	strb	r3, [r2, #2]
    4664:	e7ef      	b.n	4646 <encode_uint+0xba>
    4666:	bf00      	nop
    4668:	000130f9 	.word	0x000130f9

0000466c <cbvprintf>:

	return (int)count;
}

int cbvprintf(cbprintf_cb out, void *ctx, const char *fp, va_list ap)
{
    466c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4670:	b091      	sub	sp, #68	; 0x44
    4672:	4606      	mov	r6, r0
    4674:	460d      	mov	r5, r1
    4676:	4691      	mov	r9, r2
    4678:	9303      	str	r3, [sp, #12]
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
    467a:	2400      	movs	r4, #0
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
    467c:	f899 0000 	ldrb.w	r0, [r9]
    4680:	2800      	cmp	r0, #0
    4682:	f000 82d5 	beq.w	4c30 <cbvprintf+0x5c4>
		if (*fp != '%') {
    4686:	2825      	cmp	r0, #37	; 0x25
    4688:	d008      	beq.n	469c <cbvprintf+0x30>
			OUTC(*fp++);
    468a:	f109 0901 	add.w	r9, r9, #1
    468e:	4629      	mov	r1, r5
    4690:	47b0      	blx	r6
    4692:	2800      	cmp	r0, #0
    4694:	f2c0 82cd 	blt.w	4c32 <cbvprintf+0x5c6>
    4698:	3401      	adds	r4, #1
			continue;
    469a:	e7ef      	b.n	467c <cbvprintf+0x10>
		 * mitigate LLVM code generation bug.
		 */
		struct {
			union argument_value value;
			struct conversion conv;
		} state = {
    469c:	2300      	movs	r3, #0
    469e:	9304      	str	r3, [sp, #16]
    46a0:	9305      	str	r3, [sp, #20]
    46a2:	9306      	str	r3, [sp, #24]
    46a4:	9307      	str	r3, [sp, #28]
    46a6:	9308      	str	r3, [sp, #32]
    46a8:	9309      	str	r3, [sp, #36]	; 0x24
		int precision = -1;
		const char *bps = NULL;
		const char *bpe = buf + sizeof(buf);
		char sign = 0;

		fp = extract_conversion(conv, sp);
    46aa:	4649      	mov	r1, r9
    46ac:	a806      	add	r0, sp, #24
    46ae:	f7ff fde3 	bl	4278 <extract_conversion>
    46b2:	9002      	str	r0, [sp, #8]

		/* If dynamic width is specified, process it,
		 * otherwise set width if present.
		 */
		if (conv->width_star) {
    46b4:	f89d 3019 	ldrb.w	r3, [sp, #25]
    46b8:	f013 0f01 	tst.w	r3, #1
    46bc:	f000 8097 	beq.w	47ee <cbvprintf+0x182>
			width = va_arg(ap, int);
    46c0:	9b03      	ldr	r3, [sp, #12]
    46c2:	1d1a      	adds	r2, r3, #4
    46c4:	9203      	str	r2, [sp, #12]
    46c6:	681f      	ldr	r7, [r3, #0]

			if (width < 0) {
    46c8:	2f00      	cmp	r7, #0
    46ca:	f2c0 8088 	blt.w	47de <cbvprintf+0x172>

		/* If dynamic precision is specified, process it, otherwise
		 * set precision if present.  For floating point where
		 * precision is not present use 6.
		 */
		if (conv->prec_star) {
    46ce:	f89d 3019 	ldrb.w	r3, [sp, #25]
    46d2:	f013 0f04 	tst.w	r3, #4
    46d6:	f000 809c 	beq.w	4812 <cbvprintf+0x1a6>
			int arg = va_arg(ap, int);
    46da:	9b03      	ldr	r3, [sp, #12]
    46dc:	1d1a      	adds	r2, r3, #4
    46de:	9203      	str	r2, [sp, #12]
    46e0:	f8d3 a000 	ldr.w	sl, [r3]

			if (arg < 0) {
    46e4:	f1ba 0f00 	cmp.w	sl, #0
    46e8:	f2c0 808a 	blt.w	4800 <cbvprintf+0x194>
		}

		/* Reuse width and precision memory in conv for value
		 * padding counts.
		 */
		conv->pad0_value = 0;
    46ec:	2300      	movs	r3, #0
    46ee:	9307      	str	r3, [sp, #28]
		conv->pad0_pre_exp = 0;
    46f0:	9308      	str	r3, [sp, #32]
		 * This can't be extracted to a helper function because
		 * passing a pointer to va_list doesn't work on x86_64.  See
		 * https://stackoverflow.com/a/8048892.
		 */
		enum specifier_cat_enum specifier_cat
			= (enum specifier_cat_enum)conv->specifier_cat;
    46f2:	f89d 301a 	ldrb.w	r3, [sp, #26]
    46f6:	f003 0307 	and.w	r3, r3, #7
		enum length_mod_enum length_mod
			= (enum length_mod_enum)conv->length_mod;
    46fa:	f89d 1019 	ldrb.w	r1, [sp, #25]
    46fe:	f3c1 01c3 	ubfx	r1, r1, #3, #4
		/* Extract the value based on the argument category and length.
		 *
		 * Note that the length modifier doesn't affect the value of a
		 * pointer argument.
		 */
		if (specifier_cat == SPECIFIER_SINT) {
    4702:	2b01      	cmp	r3, #1
    4704:	f000 808e 	beq.w	4824 <cbvprintf+0x1b8>
			if (length_mod == LENGTH_HH) {
				value->sint = (char)value->sint;
			} else if (length_mod == LENGTH_H) {
				value->sint = (short)value->sint;
			}
		} else if (specifier_cat == SPECIFIER_UINT) {
    4708:	2b02      	cmp	r3, #2
    470a:	f000 80d3 	beq.w	48b4 <cbvprintf+0x248>
			if (length_mod == LENGTH_HH) {
				value->uint = (unsigned char)value->uint;
			} else if (length_mod == LENGTH_H) {
				value->uint = (unsigned short)value->uint;
			}
		} else if (specifier_cat == SPECIFIER_FP) {
    470e:	2b04      	cmp	r3, #4
    4710:	f000 8124 	beq.w	495c <cbvprintf+0x2f0>
			if (length_mod == LENGTH_UPPER_L) {
				value->ldbl = va_arg(ap, long double);
			} else {
				value->dbl = va_arg(ap, double);
			}
		} else if (specifier_cat == SPECIFIER_PTR) {
    4714:	2b03      	cmp	r3, #3
    4716:	f000 813b 	beq.w	4990 <cbvprintf+0x324>
		/* We've now consumed all arguments related to this
		 * specification.  If the conversion is invalid, or is
		 * something we don't support, then output the original
		 * specification and move on.
		 */
		if (conv->invalid || conv->unsupported) {
    471a:	f89d 8018 	ldrb.w	r8, [sp, #24]
    471e:	f018 0b03 	ands.w	fp, r8, #3
    4722:	f040 813b 	bne.w	499c <cbvprintf+0x330>
		}

		/* Do formatting, either into the buffer or
		 * referencing external data.
		 */
		switch (conv->specifier) {
    4726:	f89d 301b 	ldrb.w	r3, [sp, #27]
    472a:	3b25      	subs	r3, #37	; 0x25
    472c:	2b53      	cmp	r3, #83	; 0x53
    472e:	f200 81e6 	bhi.w	4afe <cbvprintf+0x492>
    4732:	e8df f013 	tbh	[pc, r3, lsl #1]
    4736:	0140      	.short	0x0140
    4738:	01e401e4 	.word	0x01e401e4
    473c:	01e401e4 	.word	0x01e401e4
    4740:	01e401e4 	.word	0x01e401e4
    4744:	01e401e4 	.word	0x01e401e4
    4748:	01e401e4 	.word	0x01e401e4
    474c:	01e401e4 	.word	0x01e401e4
    4750:	01e401e4 	.word	0x01e401e4
    4754:	01e401e4 	.word	0x01e401e4
    4758:	01e401e4 	.word	0x01e401e4
    475c:	01e401e4 	.word	0x01e401e4
    4760:	01e401e4 	.word	0x01e401e4
    4764:	01e401e4 	.word	0x01e401e4
    4768:	01e401e4 	.word	0x01e401e4
    476c:	01e401e4 	.word	0x01e401e4
    4770:	01e401e4 	.word	0x01e401e4
    4774:	01e401e4 	.word	0x01e401e4
    4778:	01e401e4 	.word	0x01e401e4
    477c:	01e401e4 	.word	0x01e401e4
    4780:	01e401e4 	.word	0x01e401e4
    4784:	01e401e4 	.word	0x01e401e4
    4788:	01e401e4 	.word	0x01e401e4
    478c:	01e401e4 	.word	0x01e401e4
    4790:	01e401e4 	.word	0x01e401e4
    4794:	01e401e4 	.word	0x01e401e4
    4798:	01e401e4 	.word	0x01e401e4
    479c:	01e40181 	.word	0x01e40181
    47a0:	01e401e4 	.word	0x01e401e4
    47a4:	01e401e4 	.word	0x01e401e4
    47a8:	01e401e4 	.word	0x01e401e4
    47ac:	01e401e4 	.word	0x01e401e4
    47b0:	015e01e4 	.word	0x015e01e4
    47b4:	01e40167 	.word	0x01e40167
    47b8:	01e401e4 	.word	0x01e401e4
    47bc:	016701e4 	.word	0x016701e4
    47c0:	01e401e4 	.word	0x01e401e4
    47c4:	01e401e4 	.word	0x01e401e4
    47c8:	018101be 	.word	0x018101be
    47cc:	01e401a2 	.word	0x01e401a2
    47d0:	014d01e4 	.word	0x014d01e4
    47d4:	018101e4 	.word	0x018101e4
    47d8:	01e401e4 	.word	0x01e401e4
    47dc:	0181      	.short	0x0181
				conv->flag_dash = true;
    47de:	f89d 3018 	ldrb.w	r3, [sp, #24]
    47e2:	f043 0304 	orr.w	r3, r3, #4
    47e6:	f88d 3018 	strb.w	r3, [sp, #24]
				width = -width;
    47ea:	427f      	negs	r7, r7
    47ec:	e76f      	b.n	46ce <cbvprintf+0x62>
		} else if (conv->width_present) {
    47ee:	f99d 3018 	ldrsb.w	r3, [sp, #24]
    47f2:	2b00      	cmp	r3, #0
    47f4:	db02      	blt.n	47fc <cbvprintf+0x190>
		int width = -1;
    47f6:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
    47fa:	e768      	b.n	46ce <cbvprintf+0x62>
			width = conv->width_value;
    47fc:	9f07      	ldr	r7, [sp, #28]
    47fe:	e766      	b.n	46ce <cbvprintf+0x62>
				conv->prec_present = false;
    4800:	f89d 3019 	ldrb.w	r3, [sp, #25]
    4804:	f36f 0341 	bfc	r3, #1, #1
    4808:	f88d 3019 	strb.w	r3, [sp, #25]
		int precision = -1;
    480c:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
    4810:	e76c      	b.n	46ec <cbvprintf+0x80>
		} else if (conv->prec_present) {
    4812:	f013 0f02 	tst.w	r3, #2
    4816:	d002      	beq.n	481e <cbvprintf+0x1b2>
			precision = conv->prec_value;
    4818:	f8dd a020 	ldr.w	sl, [sp, #32]
    481c:	e766      	b.n	46ec <cbvprintf+0x80>
		int precision = -1;
    481e:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
    4822:	e763      	b.n	46ec <cbvprintf+0x80>
			switch (length_mod) {
    4824:	1ecb      	subs	r3, r1, #3
    4826:	2b04      	cmp	r3, #4
    4828:	d804      	bhi.n	4834 <cbvprintf+0x1c8>
    482a:	e8df f003 	tbb	[pc, r3]
    482e:	1d0b      	.short	0x1d0b
    4830:	3529      	.short	0x3529
    4832:	35          	.byte	0x35
    4833:	00          	.byte	0x00
				value->sint = va_arg(ap, int);
    4834:	9b03      	ldr	r3, [sp, #12]
    4836:	1d1a      	adds	r2, r3, #4
    4838:	9203      	str	r2, [sp, #12]
    483a:	681b      	ldr	r3, [r3, #0]
    483c:	17da      	asrs	r2, r3, #31
    483e:	9304      	str	r3, [sp, #16]
    4840:	9205      	str	r2, [sp, #20]
				break;
    4842:	e006      	b.n	4852 <cbvprintf+0x1e6>
					value->sint = va_arg(ap, long);
    4844:	9b03      	ldr	r3, [sp, #12]
    4846:	1d1a      	adds	r2, r3, #4
    4848:	9203      	str	r2, [sp, #12]
    484a:	681b      	ldr	r3, [r3, #0]
    484c:	17da      	asrs	r2, r3, #31
    484e:	9304      	str	r3, [sp, #16]
    4850:	9205      	str	r2, [sp, #20]
			if (length_mod == LENGTH_HH) {
    4852:	2901      	cmp	r1, #1
    4854:	d028      	beq.n	48a8 <cbvprintf+0x23c>
			} else if (length_mod == LENGTH_H) {
    4856:	2902      	cmp	r1, #2
    4858:	f47f af5f 	bne.w	471a <cbvprintf+0xae>
				value->sint = (short)value->sint;
    485c:	f9bd 3010 	ldrsh.w	r3, [sp, #16]
    4860:	17da      	asrs	r2, r3, #31
    4862:	9304      	str	r3, [sp, #16]
    4864:	9205      	str	r2, [sp, #20]
    4866:	e758      	b.n	471a <cbvprintf+0xae>
					(sint_value_type)va_arg(ap, long long);
    4868:	9b03      	ldr	r3, [sp, #12]
    486a:	3307      	adds	r3, #7
    486c:	f023 0307 	bic.w	r3, r3, #7
    4870:	f103 0208 	add.w	r2, r3, #8
    4874:	9203      	str	r2, [sp, #12]
    4876:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->sint =
    487a:	e9cd 2304 	strd	r2, r3, [sp, #16]
				break;
    487e:	e7e8      	b.n	4852 <cbvprintf+0x1e6>
					(sint_value_type)va_arg(ap, intmax_t);
    4880:	9b03      	ldr	r3, [sp, #12]
    4882:	3307      	adds	r3, #7
    4884:	f023 0307 	bic.w	r3, r3, #7
    4888:	f103 0208 	add.w	r2, r3, #8
    488c:	9203      	str	r2, [sp, #12]
    488e:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->sint =
    4892:	e9cd 2304 	strd	r2, r3, [sp, #16]
				break;
    4896:	e7dc      	b.n	4852 <cbvprintf+0x1e6>
					(sint_value_type)va_arg(ap, ptrdiff_t);
    4898:	9b03      	ldr	r3, [sp, #12]
    489a:	1d1a      	adds	r2, r3, #4
    489c:	9203      	str	r2, [sp, #12]
    489e:	681b      	ldr	r3, [r3, #0]
    48a0:	17da      	asrs	r2, r3, #31
				value->sint =
    48a2:	9304      	str	r3, [sp, #16]
    48a4:	9205      	str	r2, [sp, #20]
				break;
    48a6:	e7d4      	b.n	4852 <cbvprintf+0x1e6>
				value->sint = (char)value->sint;
    48a8:	f89d 3010 	ldrb.w	r3, [sp, #16]
    48ac:	9304      	str	r3, [sp, #16]
    48ae:	2300      	movs	r3, #0
    48b0:	9305      	str	r3, [sp, #20]
    48b2:	e732      	b.n	471a <cbvprintf+0xae>
			switch (length_mod) {
    48b4:	1ecb      	subs	r3, r1, #3
    48b6:	2b04      	cmp	r3, #4
    48b8:	d804      	bhi.n	48c4 <cbvprintf+0x258>
    48ba:	e8df f003 	tbb	[pc, r3]
    48be:	1f0b      	.short	0x1f0b
    48c0:	4135      	.short	0x4135
    48c2:	41          	.byte	0x41
    48c3:	00          	.byte	0x00
				value->uint = va_arg(ap, unsigned int);
    48c4:	9b03      	ldr	r3, [sp, #12]
    48c6:	1d1a      	adds	r2, r3, #4
    48c8:	9203      	str	r2, [sp, #12]
    48ca:	681b      	ldr	r3, [r3, #0]
    48cc:	9304      	str	r3, [sp, #16]
    48ce:	2300      	movs	r3, #0
    48d0:	9305      	str	r3, [sp, #20]
				break;
    48d2:	e01e      	b.n	4912 <cbvprintf+0x2a6>
				    && (conv->specifier == 'c')) {
    48d4:	f89d 301b 	ldrb.w	r3, [sp, #27]
				if ((!WCHAR_IS_SIGNED)
    48d8:	2b63      	cmp	r3, #99	; 0x63
    48da:	d007      	beq.n	48ec <cbvprintf+0x280>
					value->uint = va_arg(ap, unsigned long);
    48dc:	9b03      	ldr	r3, [sp, #12]
    48de:	1d1a      	adds	r2, r3, #4
    48e0:	9203      	str	r2, [sp, #12]
    48e2:	681b      	ldr	r3, [r3, #0]
    48e4:	9304      	str	r3, [sp, #16]
    48e6:	2300      	movs	r3, #0
    48e8:	9305      	str	r3, [sp, #20]
    48ea:	e012      	b.n	4912 <cbvprintf+0x2a6>
					value->uint = (wchar_t)va_arg(ap,
    48ec:	9b03      	ldr	r3, [sp, #12]
    48ee:	1d1a      	adds	r2, r3, #4
    48f0:	9203      	str	r2, [sp, #12]
    48f2:	681b      	ldr	r3, [r3, #0]
    48f4:	9304      	str	r3, [sp, #16]
    48f6:	2300      	movs	r3, #0
    48f8:	9305      	str	r3, [sp, #20]
    48fa:	e00a      	b.n	4912 <cbvprintf+0x2a6>
					(uint_value_type)va_arg(ap,
    48fc:	9b03      	ldr	r3, [sp, #12]
    48fe:	3307      	adds	r3, #7
    4900:	f023 0307 	bic.w	r3, r3, #7
    4904:	f103 0208 	add.w	r2, r3, #8
    4908:	9203      	str	r2, [sp, #12]
    490a:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->uint =
    490e:	e9cd 2304 	strd	r2, r3, [sp, #16]
			if (length_mod == LENGTH_HH) {
    4912:	2901      	cmp	r1, #1
    4914:	d01c      	beq.n	4950 <cbvprintf+0x2e4>
			} else if (length_mod == LENGTH_H) {
    4916:	2902      	cmp	r1, #2
    4918:	f47f aeff 	bne.w	471a <cbvprintf+0xae>
				value->uint = (unsigned short)value->uint;
    491c:	f8bd 3010 	ldrh.w	r3, [sp, #16]
    4920:	9304      	str	r3, [sp, #16]
    4922:	2300      	movs	r3, #0
    4924:	9305      	str	r3, [sp, #20]
    4926:	e6f8      	b.n	471a <cbvprintf+0xae>
					(uint_value_type)va_arg(ap,
    4928:	9b03      	ldr	r3, [sp, #12]
    492a:	3307      	adds	r3, #7
    492c:	f023 0307 	bic.w	r3, r3, #7
    4930:	f103 0208 	add.w	r2, r3, #8
    4934:	9203      	str	r2, [sp, #12]
    4936:	e9d3 2300 	ldrd	r2, r3, [r3]
				value->uint =
    493a:	e9cd 2304 	strd	r2, r3, [sp, #16]
				break;
    493e:	e7e8      	b.n	4912 <cbvprintf+0x2a6>
					(uint_value_type)va_arg(ap, size_t);
    4940:	9b03      	ldr	r3, [sp, #12]
    4942:	1d1a      	adds	r2, r3, #4
    4944:	9203      	str	r2, [sp, #12]
    4946:	681b      	ldr	r3, [r3, #0]
				value->uint =
    4948:	9304      	str	r3, [sp, #16]
    494a:	2300      	movs	r3, #0
    494c:	9305      	str	r3, [sp, #20]
				break;
    494e:	e7e0      	b.n	4912 <cbvprintf+0x2a6>
				value->uint = (unsigned char)value->uint;
    4950:	f89d 3010 	ldrb.w	r3, [sp, #16]
    4954:	9304      	str	r3, [sp, #16]
    4956:	2300      	movs	r3, #0
    4958:	9305      	str	r3, [sp, #20]
    495a:	e6de      	b.n	471a <cbvprintf+0xae>
			if (length_mod == LENGTH_UPPER_L) {
    495c:	2908      	cmp	r1, #8
    495e:	d00b      	beq.n	4978 <cbvprintf+0x30c>
				value->dbl = va_arg(ap, double);
    4960:	9b03      	ldr	r3, [sp, #12]
    4962:	3307      	adds	r3, #7
    4964:	f023 0307 	bic.w	r3, r3, #7
    4968:	f103 0208 	add.w	r2, r3, #8
    496c:	9203      	str	r2, [sp, #12]
    496e:	e9d3 2300 	ldrd	r2, r3, [r3]
    4972:	e9cd 2304 	strd	r2, r3, [sp, #16]
    4976:	e6d0      	b.n	471a <cbvprintf+0xae>
				value->ldbl = va_arg(ap, long double);
    4978:	9b03      	ldr	r3, [sp, #12]
    497a:	3307      	adds	r3, #7
    497c:	f023 0307 	bic.w	r3, r3, #7
    4980:	f103 0208 	add.w	r2, r3, #8
    4984:	9203      	str	r2, [sp, #12]
    4986:	e9d3 2300 	ldrd	r2, r3, [r3]
    498a:	e9cd 2304 	strd	r2, r3, [sp, #16]
    498e:	e6c4      	b.n	471a <cbvprintf+0xae>
			value->ptr = va_arg(ap, void *);
    4990:	9b03      	ldr	r3, [sp, #12]
    4992:	1d1a      	adds	r2, r3, #4
    4994:	9203      	str	r2, [sp, #12]
    4996:	681b      	ldr	r3, [r3, #0]
    4998:	9304      	str	r3, [sp, #16]
    499a:	e6be      	b.n	471a <cbvprintf+0xae>
			OUTS(sp, fp);
    499c:	9f02      	ldr	r7, [sp, #8]
    499e:	463b      	mov	r3, r7
    49a0:	464a      	mov	r2, r9
    49a2:	4629      	mov	r1, r5
    49a4:	4630      	mov	r0, r6
    49a6:	f00a fab5 	bl	ef14 <outs>
    49aa:	2800      	cmp	r0, #0
    49ac:	f2c0 8141 	blt.w	4c32 <cbvprintf+0x5c6>
    49b0:	4404      	add	r4, r0
		fp = extract_conversion(conv, sp);
    49b2:	46b9      	mov	r9, r7
			continue;
    49b4:	e662      	b.n	467c <cbvprintf+0x10>
		case '%':
			OUTC('%');
    49b6:	4629      	mov	r1, r5
    49b8:	2025      	movs	r0, #37	; 0x25
    49ba:	47b0      	blx	r6
    49bc:	2800      	cmp	r0, #0
    49be:	f2c0 8138 	blt.w	4c32 <cbvprintf+0x5c6>
    49c2:	3401      	adds	r4, #1
		char sign = 0;
    49c4:	46d8      	mov	r8, fp
		const char *bpe = buf + sizeof(buf);
    49c6:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
		const char *bps = NULL;
    49ca:	f04f 0900 	mov.w	r9, #0
			break;
    49ce:	e09b      	b.n	4b08 <cbvprintf+0x49c>
		case 's': {
			bps = (const char *)value->ptr;
    49d0:	f8dd 9010 	ldr.w	r9, [sp, #16]

			size_t len;

			if (precision >= 0) {
    49d4:	f1ba 0f00 	cmp.w	sl, #0
    49d8:	db07      	blt.n	49ea <cbvprintf+0x37e>
				len = strnlen(bps, precision);
    49da:	4651      	mov	r1, sl
    49dc:	4648      	mov	r0, r9
    49de:	f00b fde6 	bl	105ae <strnlen>
			} else {
				len = strlen(bps);
			}

			bpe = bps + len;
    49e2:	eb09 0a00 	add.w	sl, r9, r0
		char sign = 0;
    49e6:	46d8      	mov	r8, fp
			precision = -1;

			break;
    49e8:	e08e      	b.n	4b08 <cbvprintf+0x49c>
				len = strlen(bps);
    49ea:	4648      	mov	r0, r9
    49ec:	f7fc fa33 	bl	e56 <strlen>
    49f0:	e7f7      	b.n	49e2 <cbvprintf+0x376>
		}
		case 'c':
			bps = buf;
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
    49f2:	9b04      	ldr	r3, [sp, #16]
    49f4:	f88d 3028 	strb.w	r3, [sp, #40]	; 0x28
		char sign = 0;
    49f8:	46d8      	mov	r8, fp
			bpe = buf + 1;
    49fa:	f10d 0a29 	add.w	sl, sp, #41	; 0x29
			bps = buf;
    49fe:	f10d 0928 	add.w	r9, sp, #40	; 0x28
			break;
    4a02:	e081      	b.n	4b08 <cbvprintf+0x49c>
		case 'd':
		case 'i':
			if (conv->flag_plus) {
    4a04:	f018 0f08 	tst.w	r8, #8
    4a08:	d105      	bne.n	4a16 <cbvprintf+0x3aa>
				sign = '+';
			} else if (conv->flag_space) {
    4a0a:	f018 0810 	ands.w	r8, r8, #16
    4a0e:	d004      	beq.n	4a1a <cbvprintf+0x3ae>
				sign = ' ';
    4a10:	f04f 0820 	mov.w	r8, #32
    4a14:	e001      	b.n	4a1a <cbvprintf+0x3ae>
				sign = '+';
    4a16:	f04f 082b 	mov.w	r8, #43	; 0x2b

			/* sint/uint overlay in the union, and so
			 * can't appear in read and write operations
			 * in the same statement.
			 */
			sint = value->sint;
    4a1a:	9a04      	ldr	r2, [sp, #16]
    4a1c:	9b05      	ldr	r3, [sp, #20]
			if (sint < 0) {
    4a1e:	2b00      	cmp	r3, #0
    4a20:	db02      	blt.n	4a28 <cbvprintf+0x3bc>
				sign = '-';
				value->uint = (uint_value_type)-sint;
			} else {
				value->uint = (uint_value_type)sint;
    4a22:	9204      	str	r2, [sp, #16]
    4a24:	9305      	str	r3, [sp, #20]
    4a26:	e008      	b.n	4a3a <cbvprintf+0x3ce>
				value->uint = (uint_value_type)-sint;
    4a28:	4252      	negs	r2, r2
    4a2a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    4a2e:	9204      	str	r2, [sp, #16]
    4a30:	9305      	str	r3, [sp, #20]
				sign = '-';
    4a32:	f04f 082d 	mov.w	r8, #45	; 0x2d
    4a36:	e000      	b.n	4a3a <cbvprintf+0x3ce>
		switch (conv->specifier) {
    4a38:	46d8      	mov	r8, fp
			__fallthrough;
		case 'o':
		case 'u':
		case 'x':
		case 'X':
			bps = encode_uint(value->uint, conv, buf, bpe);
    4a3a:	f10d 033e 	add.w	r3, sp, #62	; 0x3e
    4a3e:	9300      	str	r3, [sp, #0]
    4a40:	ab0a      	add	r3, sp, #40	; 0x28
    4a42:	aa06      	add	r2, sp, #24
    4a44:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    4a48:	f7ff fda0 	bl	458c <encode_uint>
    4a4c:	4681      	mov	r9, r0
			/* Update pad0 values based on precision and converted
			 * length.  Note that a non-empty sign is not in the
			 * converted sequence, but it does not affect the
			 * padding size.
			 */
			if (precision >= 0) {
    4a4e:	f1ba 0f00 	cmp.w	sl, #0
    4a52:	f2c0 8088 	blt.w	4b66 <cbvprintf+0x4fa>
				size_t len = bpe - bps;
    4a56:	f10d 033e 	add.w	r3, sp, #62	; 0x3e
    4a5a:	eba3 0309 	sub.w	r3, r3, r9

				/* Zero-padding flag is ignored for integer
				 * conversions with precision.
				 */
				conv->flag_zero = false;
    4a5e:	f89d 2018 	ldrb.w	r2, [sp, #24]
    4a62:	f36f 1286 	bfc	r2, #6, #1
    4a66:	f88d 2018 	strb.w	r2, [sp, #24]

				/* Set pad0_value to satisfy precision */
				if (len < (size_t)precision) {
    4a6a:	459a      	cmp	sl, r3
    4a6c:	d97e      	bls.n	4b6c <cbvprintf+0x500>
					conv->pad0_value = precision - (int)len;
    4a6e:	ebaa 0303 	sub.w	r3, sl, r3
    4a72:	9307      	str	r3, [sp, #28]
		const char *bpe = buf + sizeof(buf);
    4a74:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
    4a78:	e046      	b.n	4b08 <cbvprintf+0x49c>
		case 'p':
			/* Implementation-defined: null is "(nil)", non-null
			 * has 0x prefix followed by significant address hex
			 * digits, no leading zeros.
			 */
			if (value->ptr != NULL) {
    4a7a:	9804      	ldr	r0, [sp, #16]
    4a7c:	b928      	cbnz	r0, 4a8a <cbvprintf+0x41e>
		char sign = 0;
    4a7e:	46d8      	mov	r8, fp

				goto prec_int_pad0;
			}

			bps = "(nil)";
			bpe = bps + 5;
    4a80:	f8df a1b4 	ldr.w	sl, [pc, #436]	; 4c38 <cbvprintf+0x5cc>
			bps = "(nil)";
    4a84:	f1aa 0905 	sub.w	r9, sl, #5
    4a88:	e03e      	b.n	4b08 <cbvprintf+0x49c>
				bps = encode_uint((uintptr_t)value->ptr, conv,
    4a8a:	f10d 033e 	add.w	r3, sp, #62	; 0x3e
    4a8e:	9300      	str	r3, [sp, #0]
    4a90:	ab0a      	add	r3, sp, #40	; 0x28
    4a92:	aa06      	add	r2, sp, #24
    4a94:	2100      	movs	r1, #0
    4a96:	f7ff fd79 	bl	458c <encode_uint>
    4a9a:	4681      	mov	r9, r0
				conv->altform_0c = true;
    4a9c:	f89d 301a 	ldrb.w	r3, [sp, #26]
    4aa0:	f043 0310 	orr.w	r3, r3, #16
    4aa4:	f88d 301a 	strb.w	r3, [sp, #26]
				conv->specifier = 'x';
    4aa8:	2378      	movs	r3, #120	; 0x78
    4aaa:	f88d 301b 	strb.w	r3, [sp, #27]
		char sign = 0;
    4aae:	46d8      	mov	r8, fp
				goto prec_int_pad0;
    4ab0:	e7cd      	b.n	4a4e <cbvprintf+0x3e2>

			break;
		case 'n':
			if (IS_ENABLED(CONFIG_CBPRINTF_N_SPECIFIER)) {
				store_count(conv, value->ptr, count);
    4ab2:	9a04      	ldr	r2, [sp, #16]
	switch ((enum length_mod_enum)conv->length_mod) {
    4ab4:	f89d 3019 	ldrb.w	r3, [sp, #25]
    4ab8:	f3c3 03c3 	ubfx	r3, r3, #3, #4
    4abc:	2b07      	cmp	r3, #7
    4abe:	d806      	bhi.n	4ace <cbvprintf+0x462>
    4ac0:	e8df f003 	tbb	[pc, r3]
    4ac4:	0f0d0b04 	.word	0x0f0d0b04
    4ac8:	1b191511 	.word	0x1b191511
		*(int *)dp = count;
    4acc:	6014      	str	r4, [r2, #0]
		char sign = 0;
    4ace:	46d8      	mov	r8, fp
		const char *bpe = buf + sizeof(buf);
    4ad0:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
		const char *bps = NULL;
    4ad4:	f04f 0900 	mov.w	r9, #0
}
    4ad8:	e016      	b.n	4b08 <cbvprintf+0x49c>
		*(signed char *)dp = (signed char)count;
    4ada:	7014      	strb	r4, [r2, #0]
		break;
    4adc:	e7f7      	b.n	4ace <cbvprintf+0x462>
		*(short *)dp = (short)count;
    4ade:	8014      	strh	r4, [r2, #0]
		break;
    4ae0:	e7f5      	b.n	4ace <cbvprintf+0x462>
		*(long *)dp = (long)count;
    4ae2:	6014      	str	r4, [r2, #0]
		break;
    4ae4:	e7f3      	b.n	4ace <cbvprintf+0x462>
		*(long long *)dp = (long long)count;
    4ae6:	17e3      	asrs	r3, r4, #31
    4ae8:	6014      	str	r4, [r2, #0]
    4aea:	6053      	str	r3, [r2, #4]
		break;
    4aec:	e7ef      	b.n	4ace <cbvprintf+0x462>
		*(intmax_t *)dp = (intmax_t)count;
    4aee:	17e3      	asrs	r3, r4, #31
    4af0:	6014      	str	r4, [r2, #0]
    4af2:	6053      	str	r3, [r2, #4]
		break;
    4af4:	e7eb      	b.n	4ace <cbvprintf+0x462>
		*(size_t *)dp = (size_t)count;
    4af6:	6014      	str	r4, [r2, #0]
		break;
    4af8:	e7e9      	b.n	4ace <cbvprintf+0x462>
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
    4afa:	6014      	str	r4, [r2, #0]
		break;
    4afc:	e7e7      	b.n	4ace <cbvprintf+0x462>
		switch (conv->specifier) {
    4afe:	46d8      	mov	r8, fp
    4b00:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
    4b04:	f04f 0900 	mov.w	r9, #0
		}

		/* If we don't have a converted value to emit, move
		 * on.
		 */
		if (bps == NULL) {
    4b08:	f1b9 0f00 	cmp.w	r9, #0
    4b0c:	f000 808d 	beq.w	4c2a <cbvprintf+0x5be>
		 *   * any exponent content from the converted value
		 * * for non-FP:
		 *   * any pad0_prefix
		 *   * the converted value
		 */
		size_t nj_len = (bpe - bps);
    4b10:	ebaa 0209 	sub.w	r2, sl, r9
		int pad_len = 0;

		if (sign != 0) {
    4b14:	f1b8 0f00 	cmp.w	r8, #0
    4b18:	d000      	beq.n	4b1c <cbvprintf+0x4b0>
			nj_len += 1U;
    4b1a:	3201      	adds	r2, #1
		}

		if (conv->altform_0c) {
    4b1c:	f89d 101a 	ldrb.w	r1, [sp, #26]
    4b20:	f011 0f10 	tst.w	r1, #16
    4b24:	d025      	beq.n	4b72 <cbvprintf+0x506>
			nj_len += 2U;
    4b26:	3202      	adds	r2, #2
		} else if (conv->altform_0) {
			nj_len += 1U;
		}

		nj_len += conv->pad0_value;
    4b28:	9b07      	ldr	r3, [sp, #28]
    4b2a:	4413      	add	r3, r2
		if (conv->pad_fp) {
    4b2c:	f011 0f40 	tst.w	r1, #64	; 0x40
    4b30:	d001      	beq.n	4b36 <cbvprintf+0x4ca>
			nj_len += conv->pad0_pre_exp;
    4b32:	9a08      	ldr	r2, [sp, #32]
    4b34:	4413      	add	r3, r2
		 * result in no padding.
		 *
		 * If a non-negative padding width is present and we're doing
		 * right-justification, emit the padding now.
		 */
		if (width > 0) {
    4b36:	2f00      	cmp	r7, #0
    4b38:	dd31      	ble.n	4b9e <cbvprintf+0x532>
			width -= (int)nj_len;
    4b3a:	1aff      	subs	r7, r7, r3

			if (!conv->flag_dash) {
    4b3c:	f89d 3018 	ldrb.w	r3, [sp, #24]
    4b40:	f013 0f04 	tst.w	r3, #4
    4b44:	d12b      	bne.n	4b9e <cbvprintf+0x532>
				char pad = ' ';

				/* If we're zero-padding we have to emit the
				 * sign first.
				 */
				if (conv->flag_zero) {
    4b46:	f013 0f40 	tst.w	r3, #64	; 0x40
    4b4a:	d017      	beq.n	4b7c <cbvprintf+0x510>
					if (sign != 0) {
    4b4c:	f1b8 0f00 	cmp.w	r8, #0
    4b50:	d017      	beq.n	4b82 <cbvprintf+0x516>
						OUTC(sign);
    4b52:	4629      	mov	r1, r5
    4b54:	4640      	mov	r0, r8
    4b56:	47b0      	blx	r6
    4b58:	2800      	cmp	r0, #0
    4b5a:	db6a      	blt.n	4c32 <cbvprintf+0x5c6>
    4b5c:	3401      	adds	r4, #1
						sign = 0;
    4b5e:	46d8      	mov	r8, fp
					}
					pad = '0';
    4b60:	f04f 0b30 	mov.w	fp, #48	; 0x30
    4b64:	e00f      	b.n	4b86 <cbvprintf+0x51a>
		const char *bpe = buf + sizeof(buf);
    4b66:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
    4b6a:	e7cd      	b.n	4b08 <cbvprintf+0x49c>
    4b6c:	f10d 0a3e 	add.w	sl, sp, #62	; 0x3e
    4b70:	e7ca      	b.n	4b08 <cbvprintf+0x49c>
		} else if (conv->altform_0) {
    4b72:	f011 0f08 	tst.w	r1, #8
    4b76:	d0d7      	beq.n	4b28 <cbvprintf+0x4bc>
			nj_len += 1U;
    4b78:	3201      	adds	r2, #1
    4b7a:	e7d5      	b.n	4b28 <cbvprintf+0x4bc>
				char pad = ' ';
    4b7c:	f04f 0b20 	mov.w	fp, #32
    4b80:	e001      	b.n	4b86 <cbvprintf+0x51a>
					pad = '0';
    4b82:	f04f 0b30 	mov.w	fp, #48	; 0x30
    4b86:	463b      	mov	r3, r7
				}

				while (width-- > 0) {
    4b88:	1e5f      	subs	r7, r3, #1
    4b8a:	2b00      	cmp	r3, #0
    4b8c:	dd07      	ble.n	4b9e <cbvprintf+0x532>
					OUTC(pad);
    4b8e:	4629      	mov	r1, r5
    4b90:	4658      	mov	r0, fp
    4b92:	47b0      	blx	r6
    4b94:	2800      	cmp	r0, #0
    4b96:	db4c      	blt.n	4c32 <cbvprintf+0x5c6>
    4b98:	3401      	adds	r4, #1
				while (width-- > 0) {
    4b9a:	463b      	mov	r3, r7
    4b9c:	e7f4      	b.n	4b88 <cbvprintf+0x51c>
		}

		/* If we have a sign that hasn't been emitted, now's the
		 * time....
		 */
		if (sign != 0) {
    4b9e:	f1b8 0f00 	cmp.w	r8, #0
    4ba2:	d005      	beq.n	4bb0 <cbvprintf+0x544>
			OUTC(sign);
    4ba4:	4629      	mov	r1, r5
    4ba6:	4640      	mov	r0, r8
    4ba8:	47b0      	blx	r6
    4baa:	2800      	cmp	r0, #0
    4bac:	db41      	blt.n	4c32 <cbvprintf+0x5c6>
    4bae:	3401      	adds	r4, #1
				OUTC('0');
			}

			OUTS(cp, bpe);
		} else {
			if (conv->altform_0c | conv->altform_0) {
    4bb0:	f89d 301a 	ldrb.w	r3, [sp, #26]
    4bb4:	f3c3 1200 	ubfx	r2, r3, #4, #1
    4bb8:	f3c3 03c0 	ubfx	r3, r3, #3, #1
    4bbc:	4313      	orrs	r3, r2
    4bbe:	d005      	beq.n	4bcc <cbvprintf+0x560>
				OUTC('0');
    4bc0:	4629      	mov	r1, r5
    4bc2:	2030      	movs	r0, #48	; 0x30
    4bc4:	47b0      	blx	r6
    4bc6:	2800      	cmp	r0, #0
    4bc8:	db33      	blt.n	4c32 <cbvprintf+0x5c6>
    4bca:	3401      	adds	r4, #1
			}

			if (conv->altform_0c) {
    4bcc:	f89d 301a 	ldrb.w	r3, [sp, #26]
    4bd0:	f013 0f10 	tst.w	r3, #16
    4bd4:	d006      	beq.n	4be4 <cbvprintf+0x578>
				OUTC(conv->specifier);
    4bd6:	4629      	mov	r1, r5
    4bd8:	f89d 001b 	ldrb.w	r0, [sp, #27]
    4bdc:	47b0      	blx	r6
    4bde:	2800      	cmp	r0, #0
    4be0:	db27      	blt.n	4c32 <cbvprintf+0x5c6>
    4be2:	3401      	adds	r4, #1
			}

			pad_len = conv->pad0_value;
    4be4:	9b07      	ldr	r3, [sp, #28]
			while (pad_len-- > 0) {
    4be6:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
    4bea:	2b00      	cmp	r3, #0
    4bec:	dd07      	ble.n	4bfe <cbvprintf+0x592>
				OUTC('0');
    4bee:	4629      	mov	r1, r5
    4bf0:	2030      	movs	r0, #48	; 0x30
    4bf2:	47b0      	blx	r6
    4bf4:	2800      	cmp	r0, #0
    4bf6:	db1c      	blt.n	4c32 <cbvprintf+0x5c6>
    4bf8:	3401      	adds	r4, #1
			while (pad_len-- > 0) {
    4bfa:	4643      	mov	r3, r8
    4bfc:	e7f3      	b.n	4be6 <cbvprintf+0x57a>
			}

			OUTS(bps, bpe);
    4bfe:	4653      	mov	r3, sl
    4c00:	464a      	mov	r2, r9
    4c02:	4629      	mov	r1, r5
    4c04:	4630      	mov	r0, r6
    4c06:	f00a f985 	bl	ef14 <outs>
    4c0a:	2800      	cmp	r0, #0
    4c0c:	db11      	blt.n	4c32 <cbvprintf+0x5c6>
    4c0e:	4404      	add	r4, r0
		}

		/* Finish left justification */
		while (width > 0) {
    4c10:	2f00      	cmp	r7, #0
    4c12:	dd07      	ble.n	4c24 <cbvprintf+0x5b8>
			OUTC(' ');
    4c14:	4629      	mov	r1, r5
    4c16:	2020      	movs	r0, #32
    4c18:	47b0      	blx	r6
    4c1a:	2800      	cmp	r0, #0
    4c1c:	db09      	blt.n	4c32 <cbvprintf+0x5c6>
    4c1e:	3401      	adds	r4, #1
			--width;
    4c20:	3f01      	subs	r7, #1
    4c22:	e7f5      	b.n	4c10 <cbvprintf+0x5a4>
		fp = extract_conversion(conv, sp);
    4c24:	f8dd 9008 	ldr.w	r9, [sp, #8]
    4c28:	e528      	b.n	467c <cbvprintf+0x10>
    4c2a:	f8dd 9008 	ldr.w	r9, [sp, #8]
    4c2e:	e525      	b.n	467c <cbvprintf+0x10>
		}
	}

	return count;
    4c30:	4620      	mov	r0, r4
#undef OUTS
#undef OUTC
}
    4c32:	b011      	add	sp, #68	; 0x44
    4c34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4c38:	00011701 	.word	0x00011701

00004c3c <sys_reboot>:
#include <sys/printk.h>

extern void sys_arch_reboot(int type);

FUNC_NORETURN void sys_reboot(int type)
{
    4c3c:	b508      	push	{r3, lr}
	__asm__ volatile(
    4c3e:	f04f 0220 	mov.w	r2, #32
    4c42:	f3ef 8311 	mrs	r3, BASEPRI
    4c46:	f382 8812 	msr	BASEPRI_MAX, r2
    4c4a:	f3bf 8f6f 	isb	sy
	(void)irq_lock();
	sys_clock_disable();

	sys_arch_reboot(type);
    4c4e:	f001 ffff 	bl	6c50 <sys_arch_reboot>

	/* should never get here */
	printk("Failed to reboot: spinning endlessly...\n");
    4c52:	4803      	ldr	r0, [pc, #12]	; (4c60 <sys_reboot+0x24>)
    4c54:	f00a f876 	bl	ed44 <printk>
 * @note In some architectures, before returning, the function unmasks interrupts
 * unconditionally.
 */
static inline void k_cpu_idle(void)
{
	arch_cpu_idle();
    4c58:	f000 ffa8 	bl	5bac <arch_cpu_idle>
    4c5c:	e7fc      	b.n	4c58 <sys_reboot+0x1c>
    4c5e:	bf00      	nop
    4c60:	00011704 	.word	0x00011704

00004c64 <msg_process>:

static void msg_process(union log_msgs msg, bool bypass)
{
	struct log_backend const *backend;

	if (!bypass) {
    4c64:	2900      	cmp	r1, #0
    4c66:	d150      	bne.n	4d0a <msg_process+0xa6>
{
    4c68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    4c6c:	4607      	mov	r7, r0
		    IS_ENABLED(CONFIG_LOG_DETECT_MISSED_STRDUP) &&
		    !panic_mode) {
			detect_missed_strdup(msg.msg);
		}

		for (int i = 0; i < log_backend_count_get(); i++) {
    4c6e:	2400      	movs	r4, #0
    4c70:	e022      	b.n	4cb8 <msg_process+0x54>
 * @return True if backend is active, false otherwise.
 */
static inline bool log_backend_is_active(
				const struct log_backend *const backend)
{
	__ASSERT_NO_MSG(backend != NULL);
    4c72:	f8df 9098 	ldr.w	r9, [pc, #152]	; 4d0c <msg_process+0xa8>
    4c76:	f44f 7399 	mov.w	r3, #306	; 0x132
    4c7a:	464a      	mov	r2, r9
    4c7c:	4924      	ldr	r1, [pc, #144]	; (4d10 <msg_process+0xac>)
    4c7e:	4825      	ldr	r0, [pc, #148]	; (4d14 <msg_process+0xb0>)
    4c80:	f00a f969 	bl	ef56 <assert_print>
    4c84:	f44f 7199 	mov.w	r1, #306	; 0x132
    4c88:	4648      	mov	r0, r9
    4c8a:	f00a f95d 	bl	ef48 <assert_post_action>
    4c8e:	e01f      	b.n	4cd0 <msg_process+0x6c>
	__ASSERT_NO_MSG(backend != NULL);
    4c90:	f8df 9078 	ldr.w	r9, [pc, #120]	; 4d0c <msg_process+0xa8>
    4c94:	2385      	movs	r3, #133	; 0x85
    4c96:	464a      	mov	r2, r9
    4c98:	491d      	ldr	r1, [pc, #116]	; (4d10 <msg_process+0xac>)
    4c9a:	481e      	ldr	r0, [pc, #120]	; (4d14 <msg_process+0xb0>)
    4c9c:	f00a f95b 	bl	ef56 <assert_print>
    4ca0:	2185      	movs	r1, #133	; 0x85
    4ca2:	4648      	mov	r0, r9
    4ca4:	f00a f950 	bl	ef48 <assert_post_action>
    4ca8:	e01e      	b.n	4ce8 <msg_process+0x84>
	backend->api->process(backend, msg);
    4caa:	f858 3005 	ldr.w	r3, [r8, r5]
    4cae:	681b      	ldr	r3, [r3, #0]
    4cb0:	4639      	mov	r1, r7
    4cb2:	4630      	mov	r0, r6
    4cb4:	4798      	blx	r3
    4cb6:	3401      	adds	r4, #1
    4cb8:	4b17      	ldr	r3, [pc, #92]	; (4d18 <msg_process+0xb4>)
    4cba:	4a18      	ldr	r2, [pc, #96]	; (4d1c <msg_process+0xb8>)
    4cbc:	1a9b      	subs	r3, r3, r2
    4cbe:	ebb4 1f23 	cmp.w	r4, r3, asr #4
    4cc2:	da20      	bge.n	4d06 <msg_process+0xa2>
	return &__log_backends_start[idx];
    4cc4:	ea4f 1804 	mov.w	r8, r4, lsl #4
    4cc8:	4d14      	ldr	r5, [pc, #80]	; (4d1c <msg_process+0xb8>)
	__ASSERT_NO_MSG(backend != NULL);
    4cca:	eb15 1604 	adds.w	r6, r5, r4, lsl #4
    4cce:	d0d0      	beq.n	4c72 <msg_process+0xe>
	return backend->cb->active;
    4cd0:	6873      	ldr	r3, [r6, #4]
    4cd2:	795b      	ldrb	r3, [r3, #5]
			backend = log_backend_get(i);
			if (log_backend_is_active(backend) &&
    4cd4:	2b00      	cmp	r3, #0
    4cd6:	d0ee      	beq.n	4cb6 <msg_process+0x52>
			    msg_filter_check(backend, msg)) {
    4cd8:	4639      	mov	r1, r7
    4cda:	4630      	mov	r0, r6
    4cdc:	f00a f94c 	bl	ef78 <msg_filter_check>
			if (log_backend_is_active(backend) &&
    4ce0:	2800      	cmp	r0, #0
    4ce2:	d0e8      	beq.n	4cb6 <msg_process+0x52>
	__ASSERT_NO_MSG(backend != NULL);
    4ce4:	2e00      	cmp	r6, #0
    4ce6:	d0d3      	beq.n	4c90 <msg_process+0x2c>
	__ASSERT_NO_MSG(msg != NULL);
    4ce8:	2f00      	cmp	r7, #0
    4cea:	d1de      	bne.n	4caa <msg_process+0x46>
    4cec:	f8df 901c 	ldr.w	r9, [pc, #28]	; 4d0c <msg_process+0xa8>
    4cf0:	2386      	movs	r3, #134	; 0x86
    4cf2:	464a      	mov	r2, r9
    4cf4:	490a      	ldr	r1, [pc, #40]	; (4d20 <msg_process+0xbc>)
    4cf6:	4807      	ldr	r0, [pc, #28]	; (4d14 <msg_process+0xb0>)
    4cf8:	f00a f92d 	bl	ef56 <assert_print>
    4cfc:	2186      	movs	r1, #134	; 0x86
    4cfe:	4648      	mov	r0, r9
    4d00:	f00a f922 	bl	ef48 <assert_post_action>
    4d04:	e7d1      	b.n	4caa <msg_process+0x46>
	if (IS_ENABLED(CONFIG_LOG2_DEFERRED)) {
		z_log_msg2_free(msg.msg2);
	} else if (IS_ENABLED(CONFIG_LOG1_DEFERRED)) {
		log_msg_put(msg.msg);
	}
}
    4d06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    4d0a:	4770      	bx	lr
    4d0c:	00011730 	.word	0x00011730
    4d10:	00011768 	.word	0x00011768
    4d14:	00011324 	.word	0x00011324
    4d18:	00010d78 	.word	0x00010d78
    4d1c:	00010d58 	.word	0x00010d58
    4d20:	00011780 	.word	0x00011780

00004d24 <log_format_func_t_get>:
}
    4d24:	4b01      	ldr	r3, [pc, #4]	; (4d2c <log_format_func_t_get+0x8>)
    4d26:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    4d2a:	4770      	bx	lr
    4d2c:	00011804 	.word	0x00011804

00004d30 <log_init>:
{
    4d30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	return __log_backends_end - __log_backends_start;
    4d32:	4b20      	ldr	r3, [pc, #128]	; (4db4 <log_init+0x84>)
    4d34:	4a20      	ldr	r2, [pc, #128]	; (4db8 <log_init+0x88>)
    4d36:	1a9b      	subs	r3, r3, r2
    4d38:	111e      	asrs	r6, r3, #4
	__ASSERT_NO_MSG(log_backend_count_get() < LOG_FILTERS_NUM_OF_SLOTS);
    4d3a:	2b90      	cmp	r3, #144	; 0x90
    4d3c:	d80e      	bhi.n	4d5c <log_init+0x2c>
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_add(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_add(target, value, __ATOMIC_SEQ_CST);
    4d3e:	4b1f      	ldr	r3, [pc, #124]	; (4dbc <log_init+0x8c>)
    4d40:	f3bf 8f5b 	dmb	ish
    4d44:	e853 2f00 	ldrex	r2, [r3]
    4d48:	1c51      	adds	r1, r2, #1
    4d4a:	e843 1000 	strex	r0, r1, [r3]
    4d4e:	2800      	cmp	r0, #0
    4d50:	d1f8      	bne.n	4d44 <log_init+0x14>
    4d52:	f3bf 8f5b 	dmb	ish
	if (atomic_inc(&initialized) != 0) {
    4d56:	bb5a      	cbnz	r2, 4db0 <log_init+0x80>
	for (i = 0; i < log_backend_count_get(); i++) {
    4d58:	2400      	movs	r4, #0
    4d5a:	e017      	b.n	4d8c <log_init+0x5c>
	__ASSERT_NO_MSG(log_backend_count_get() < LOG_FILTERS_NUM_OF_SLOTS);
    4d5c:	4c18      	ldr	r4, [pc, #96]	; (4dc0 <log_init+0x90>)
    4d5e:	f240 2373 	movw	r3, #627	; 0x273
    4d62:	4622      	mov	r2, r4
    4d64:	4917      	ldr	r1, [pc, #92]	; (4dc4 <log_init+0x94>)
    4d66:	4818      	ldr	r0, [pc, #96]	; (4dc8 <log_init+0x98>)
    4d68:	f00a f8f5 	bl	ef56 <assert_print>
    4d6c:	f240 2173 	movw	r1, #627	; 0x273
    4d70:	4620      	mov	r0, r4
    4d72:	f00a f8e9 	bl	ef48 <assert_post_action>
    4d76:	e7e2      	b.n	4d3e <log_init+0xe>
					   backend->cb->ctx,
    4d78:	4b0f      	ldr	r3, [pc, #60]	; (4db8 <log_init+0x88>)
    4d7a:	eb03 1307 	add.w	r3, r3, r7, lsl #4
    4d7e:	685b      	ldr	r3, [r3, #4]
			log_backend_enable(backend,
    4d80:	2204      	movs	r2, #4
    4d82:	6819      	ldr	r1, [r3, #0]
    4d84:	4628      	mov	r0, r5
    4d86:	f000 f8d3 	bl	4f30 <log_backend_enable>
	for (i = 0; i < log_backend_count_get(); i++) {
    4d8a:	3401      	adds	r4, #1
    4d8c:	42b4      	cmp	r4, r6
    4d8e:	da0f      	bge.n	4db0 <log_init+0x80>
		const struct log_backend *backend = log_backend_get(i);
    4d90:	4627      	mov	r7, r4
	return &__log_backends_start[idx];
    4d92:	4d09      	ldr	r5, [pc, #36]	; (4db8 <log_init+0x88>)
    4d94:	eb05 1504 	add.w	r5, r5, r4, lsl #4
		if (backend->autostart) {
    4d98:	7b2b      	ldrb	r3, [r5, #12]
    4d9a:	2b00      	cmp	r3, #0
    4d9c:	d0f5      	beq.n	4d8a <log_init+0x5a>
			if (backend->api->init != NULL) {
    4d9e:	0123      	lsls	r3, r4, #4
    4da0:	4a05      	ldr	r2, [pc, #20]	; (4db8 <log_init+0x88>)
    4da2:	58d3      	ldr	r3, [r2, r3]
    4da4:	699b      	ldr	r3, [r3, #24]
    4da6:	2b00      	cmp	r3, #0
    4da8:	d0e6      	beq.n	4d78 <log_init+0x48>
				backend->api->init(backend);
    4daa:	4628      	mov	r0, r5
    4dac:	4798      	blx	r3
    4dae:	e7e3      	b.n	4d78 <log_init+0x48>
}
    4db0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4db2:	bf00      	nop
    4db4:	00010d78 	.word	0x00010d78
    4db8:	00010d58 	.word	0x00010d58
    4dbc:	2000c9b4 	.word	0x2000c9b4
    4dc0:	00011794 	.word	0x00011794
    4dc4:	000117dc 	.word	0x000117dc
    4dc8:	00011324 	.word	0x00011324

00004dcc <log_set_timestamp_func>:
	if (timestamp_getter == NULL) {
    4dcc:	b138      	cbz	r0, 4dde <log_set_timestamp_func+0x12>
{
    4dce:	b508      	push	{r3, lr}
	timestamp_func = timestamp_getter;
    4dd0:	4a04      	ldr	r2, [pc, #16]	; (4de4 <log_set_timestamp_func+0x18>)
    4dd2:	6010      	str	r0, [r2, #0]
	log_output_timestamp_freq_set(freq);
    4dd4:	4608      	mov	r0, r1
    4dd6:	f000 fac3 	bl	5360 <log_output_timestamp_freq_set>
	return 0;
    4dda:	2000      	movs	r0, #0
}
    4ddc:	bd08      	pop	{r3, pc}
		return -EINVAL;
    4dde:	f06f 0015 	mvn.w	r0, #21
}
    4de2:	4770      	bx	lr
    4de4:	20004018 	.word	0x20004018

00004de8 <log_core_init>:
{
    4de8:	b508      	push	{r3, lr}
	panic_mode = false;
    4dea:	2300      	movs	r3, #0
    4dec:	4a04      	ldr	r2, [pc, #16]	; (4e00 <log_core_init+0x18>)
    4dee:	7013      	strb	r3, [r2, #0]
	dropped_cnt = 0;
    4df0:	4a04      	ldr	r2, [pc, #16]	; (4e04 <log_core_init+0x1c>)
    4df2:	6013      	str	r3, [r2, #0]
	log_set_timestamp_func(_timestamp_func, freq);
    4df4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
    4df8:	4803      	ldr	r0, [pc, #12]	; (4e08 <log_core_init+0x20>)
    4dfa:	f7ff ffe7 	bl	4dcc <log_set_timestamp_func>
}
    4dfe:	bd08      	pop	{r3, pc}
    4e00:	2000d718 	.word	0x2000d718
    4e04:	2000c9b0 	.word	0x2000c9b0
    4e08:	0000ef7d 	.word	0x0000ef7d

00004e0c <z_impl_log_panic>:
	if (panic_mode) {
    4e0c:	4b20      	ldr	r3, [pc, #128]	; (4e90 <z_impl_log_panic+0x84>)
    4e0e:	781b      	ldrb	r3, [r3, #0]
    4e10:	b103      	cbz	r3, 4e14 <z_impl_log_panic+0x8>
    4e12:	4770      	bx	lr
{
    4e14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	log_init();
    4e18:	f7ff ff8a 	bl	4d30 <log_init>
	for (int i = 0; i < log_backend_count_get(); i++) {
    4e1c:	2400      	movs	r4, #0
    4e1e:	e013      	b.n	4e48 <z_impl_log_panic+0x3c>
	__ASSERT_NO_MSG(backend != NULL);
    4e20:	f8df 8070 	ldr.w	r8, [pc, #112]	; 4e94 <z_impl_log_panic+0x88>
    4e24:	f44f 7399 	mov.w	r3, #306	; 0x132
    4e28:	4642      	mov	r2, r8
    4e2a:	491b      	ldr	r1, [pc, #108]	; (4e98 <z_impl_log_panic+0x8c>)
    4e2c:	481b      	ldr	r0, [pc, #108]	; (4e9c <z_impl_log_panic+0x90>)
    4e2e:	f00a f892 	bl	ef56 <assert_print>
    4e32:	f44f 7199 	mov.w	r1, #306	; 0x132
    4e36:	4640      	mov	r0, r8
    4e38:	f00a f886 	bl	ef48 <assert_post_action>
    4e3c:	e00f      	b.n	4e5e <z_impl_log_panic+0x52>
	backend->api->panic(backend);
    4e3e:	597b      	ldr	r3, [r7, r5]
    4e40:	695b      	ldr	r3, [r3, #20]
    4e42:	4630      	mov	r0, r6
    4e44:	4798      	blx	r3
    4e46:	3401      	adds	r4, #1
    4e48:	4b15      	ldr	r3, [pc, #84]	; (4ea0 <z_impl_log_panic+0x94>)
    4e4a:	4a16      	ldr	r2, [pc, #88]	; (4ea4 <z_impl_log_panic+0x98>)
    4e4c:	1a9b      	subs	r3, r3, r2
    4e4e:	ebb4 1f23 	cmp.w	r4, r3, asr #4
    4e52:	da17      	bge.n	4e84 <z_impl_log_panic+0x78>
	return &__log_backends_start[idx];
    4e54:	0127      	lsls	r7, r4, #4
    4e56:	4d13      	ldr	r5, [pc, #76]	; (4ea4 <z_impl_log_panic+0x98>)
	__ASSERT_NO_MSG(backend != NULL);
    4e58:	eb15 1604 	adds.w	r6, r5, r4, lsl #4
    4e5c:	d0e0      	beq.n	4e20 <z_impl_log_panic+0x14>
	return backend->cb->active;
    4e5e:	6873      	ldr	r3, [r6, #4]
    4e60:	795b      	ldrb	r3, [r3, #5]
		if (log_backend_is_active(backend)) {
    4e62:	2b00      	cmp	r3, #0
    4e64:	d0ef      	beq.n	4e46 <z_impl_log_panic+0x3a>
	__ASSERT_NO_MSG(backend != NULL);
    4e66:	2e00      	cmp	r6, #0
    4e68:	d1e9      	bne.n	4e3e <z_impl_log_panic+0x32>
    4e6a:	f8df 8028 	ldr.w	r8, [pc, #40]	; 4e94 <z_impl_log_panic+0x88>
    4e6e:	23d7      	movs	r3, #215	; 0xd7
    4e70:	4642      	mov	r2, r8
    4e72:	4909      	ldr	r1, [pc, #36]	; (4e98 <z_impl_log_panic+0x8c>)
    4e74:	4809      	ldr	r0, [pc, #36]	; (4e9c <z_impl_log_panic+0x90>)
    4e76:	f00a f86e 	bl	ef56 <assert_print>
    4e7a:	21d7      	movs	r1, #215	; 0xd7
    4e7c:	4640      	mov	r0, r8
    4e7e:	f00a f863 	bl	ef48 <assert_post_action>
    4e82:	e7dc      	b.n	4e3e <z_impl_log_panic+0x32>
	panic_mode = true;
    4e84:	4b02      	ldr	r3, [pc, #8]	; (4e90 <z_impl_log_panic+0x84>)
    4e86:	2201      	movs	r2, #1
    4e88:	701a      	strb	r2, [r3, #0]
}
    4e8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    4e8e:	bf00      	nop
    4e90:	2000d718 	.word	0x2000d718
    4e94:	00011730 	.word	0x00011730
    4e98:	00011768 	.word	0x00011768
    4e9c:	00011324 	.word	0x00011324
    4ea0:	00010d78 	.word	0x00010d78
    4ea4:	00010d58 	.word	0x00010d58

00004ea8 <z_log_notify_backend_enabled>:
	 */
	if (IS_ENABLED(CONFIG_LOG_PROCESS_THREAD) && !backend_attached) {
		k_sem_give(&log_process_thread_sem);
	}

	backend_attached = true;
    4ea8:	4b01      	ldr	r3, [pc, #4]	; (4eb0 <z_log_notify_backend_enabled+0x8>)
    4eaa:	2201      	movs	r2, #1
    4eac:	701a      	strb	r2, [r3, #0]
}
    4eae:	4770      	bx	lr
    4eb0:	2000d717 	.word	0x2000d717

00004eb4 <z_log_dropped>:
    4eb4:	4b0d      	ldr	r3, [pc, #52]	; (4eec <z_log_dropped+0x38>)
    4eb6:	f3bf 8f5b 	dmb	ish
    4eba:	e853 2f00 	ldrex	r2, [r3]
    4ebe:	3201      	adds	r2, #1
    4ec0:	e843 2100 	strex	r1, r2, [r3]
    4ec4:	2900      	cmp	r1, #0
    4ec6:	d1f8      	bne.n	4eba <z_log_dropped+0x6>
    4ec8:	f3bf 8f5b 	dmb	ish
#endif

void z_log_dropped(bool buffered)
{
	atomic_inc(&dropped_cnt);
	if (buffered) {
    4ecc:	b900      	cbnz	r0, 4ed0 <z_log_dropped+0x1c>
		atomic_dec(&buffered_cnt);
	}
}
    4ece:	4770      	bx	lr
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_sub(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_sub(target, value, __ATOMIC_SEQ_CST);
    4ed0:	4b07      	ldr	r3, [pc, #28]	; (4ef0 <z_log_dropped+0x3c>)
    4ed2:	f3bf 8f5b 	dmb	ish
    4ed6:	e853 2f00 	ldrex	r2, [r3]
    4eda:	3a01      	subs	r2, #1
    4edc:	e843 2100 	strex	r1, r2, [r3]
    4ee0:	2900      	cmp	r1, #0
    4ee2:	d1f8      	bne.n	4ed6 <z_log_dropped+0x22>
    4ee4:	f3bf 8f5b 	dmb	ish
    4ee8:	e7f1      	b.n	4ece <z_log_dropped+0x1a>
    4eea:	bf00      	nop
    4eec:	2000c9b0 	.word	0x2000c9b0
    4ef0:	2000c9ac 	.word	0x2000c9ac

00004ef4 <z_log_msg2_commit>:
	return (struct log_msg2 *)mpsc_pbuf_alloc(&log_buffer, wlen,
				K_MSEC(CONFIG_LOG_BLOCK_IN_THREAD_TIMEOUT_MS));
}

void z_log_msg2_commit(struct log_msg2 *msg)
{
    4ef4:	b510      	push	{r4, lr}
    4ef6:	4604      	mov	r4, r0
	msg->hdr.timestamp = timestamp_func();
    4ef8:	4b04      	ldr	r3, [pc, #16]	; (4f0c <z_log_msg2_commit+0x18>)
    4efa:	681b      	ldr	r3, [r3, #0]
    4efc:	4798      	blx	r3
    4efe:	60a0      	str	r0, [r4, #8]
	if (IS_ENABLED(CONFIG_LOG_MODE_IMMEDIATE)) {
		union log_msgs msgs = {
			.msg2 = (union log_msg2_generic *)msg
		};

		msg_process(msgs, false);
    4f00:	2100      	movs	r1, #0
    4f02:	4620      	mov	r0, r4
    4f04:	f7ff feae 	bl	4c64 <msg_process>
		return;
	}

	mpsc_pbuf_commit(&log_buffer, (union mpsc_pbuf_generic *)msg);
	z_log_msg_post_finalize();
}
    4f08:	bd10      	pop	{r4, pc}
    4f0a:	bf00      	nop
    4f0c:	20004018 	.word	0x20004018

00004f10 <log_source_name_get>:
	return __log_const_start[source_id].name;
}

const char *log_source_name_get(uint32_t domain_id, uint32_t src_id)
{
	return src_id < z_log_sources_count() ? log_name_get(src_id) : NULL;
    4f10:	4b05      	ldr	r3, [pc, #20]	; (4f28 <log_source_name_get+0x18>)
    4f12:	4a06      	ldr	r2, [pc, #24]	; (4f2c <log_source_name_get+0x1c>)
    4f14:	1a9b      	subs	r3, r3, r2
    4f16:	ebb1 0fd3 	cmp.w	r1, r3, lsr #3
    4f1a:	d202      	bcs.n	4f22 <log_source_name_get+0x12>
	return __log_const_start[source_id].name;
    4f1c:	f852 0031 	ldr.w	r0, [r2, r1, lsl #3]
    4f20:	4770      	bx	lr
	return src_id < z_log_sources_count() ? log_name_get(src_id) : NULL;
    4f22:	2000      	movs	r0, #0
}
    4f24:	4770      	bx	lr
    4f26:	bf00      	nop
    4f28:	00010d58 	.word	0x00010d58
    4f2c:	00010d10 	.word	0x00010d10

00004f30 <log_backend_enable>:
}

void log_backend_enable(struct log_backend const *const backend,
			void *ctx,
			uint32_t level)
{
    4f30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4f32:	4604      	mov	r4, r0
    4f34:	460e      	mov	r6, r1
	/* As first slot in filtering mask is reserved, backend ID has offset.*/
	uint32_t id = LOG_FILTER_FIRST_BACKEND_SLOT_IDX;

	id += backend - log_backend_get(0);
    4f36:	4d1e      	ldr	r5, [pc, #120]	; (4fb0 <log_backend_enable+0x80>)
    4f38:	1b45      	subs	r5, r0, r5
    4f3a:	112d      	asrs	r5, r5, #4
    4f3c:	3501      	adds	r5, #1

	if (!IS_ENABLED(CONFIG_LOG1)) {
		__ASSERT(backend->api->process, "Backend does not support v2 API");
    4f3e:	6803      	ldr	r3, [r0, #0]
    4f40:	681b      	ldr	r3, [r3, #0]
    4f42:	b163      	cbz	r3, 4f5e <log_backend_enable+0x2e>
	}

	log_backend_id_set(backend, id);
    4f44:	b2ed      	uxtb	r5, r5
	__ASSERT_NO_MSG(backend != NULL);
    4f46:	b1cc      	cbz	r4, 4f7c <log_backend_enable+0x4c>
	backend->cb->id = id;
    4f48:	6863      	ldr	r3, [r4, #4]
    4f4a:	711d      	strb	r5, [r3, #4]
	__ASSERT_NO_MSG(backend != NULL);
    4f4c:	b314      	cbz	r4, 4f94 <log_backend_enable+0x64>
	backend->cb->ctx = ctx;
    4f4e:	6863      	ldr	r3, [r4, #4]
    4f50:	601e      	str	r6, [r3, #0]
	backend->cb->active = true;
    4f52:	6863      	ldr	r3, [r4, #4]
    4f54:	2201      	movs	r2, #1
    4f56:	715a      	strb	r2, [r3, #5]
	backend_filter_set(backend, level);
	log_backend_activate(backend, ctx);

	z_log_notify_backend_enabled();
    4f58:	f7ff ffa6 	bl	4ea8 <z_log_notify_backend_enabled>
}
    4f5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		__ASSERT(backend->api->process, "Backend does not support v2 API");
    4f5e:	4f15      	ldr	r7, [pc, #84]	; (4fb4 <log_backend_enable+0x84>)
    4f60:	23bb      	movs	r3, #187	; 0xbb
    4f62:	463a      	mov	r2, r7
    4f64:	4914      	ldr	r1, [pc, #80]	; (4fb8 <log_backend_enable+0x88>)
    4f66:	4815      	ldr	r0, [pc, #84]	; (4fbc <log_backend_enable+0x8c>)
    4f68:	f009 fff5 	bl	ef56 <assert_print>
    4f6c:	4814      	ldr	r0, [pc, #80]	; (4fc0 <log_backend_enable+0x90>)
    4f6e:	f009 fff2 	bl	ef56 <assert_print>
    4f72:	21bb      	movs	r1, #187	; 0xbb
    4f74:	4638      	mov	r0, r7
    4f76:	f009 ffe7 	bl	ef48 <assert_post_action>
    4f7a:	e7e3      	b.n	4f44 <log_backend_enable+0x14>
	__ASSERT_NO_MSG(backend != NULL);
    4f7c:	4f11      	ldr	r7, [pc, #68]	; (4fc4 <log_backend_enable+0x94>)
    4f7e:	23e6      	movs	r3, #230	; 0xe6
    4f80:	463a      	mov	r2, r7
    4f82:	4911      	ldr	r1, [pc, #68]	; (4fc8 <log_backend_enable+0x98>)
    4f84:	480d      	ldr	r0, [pc, #52]	; (4fbc <log_backend_enable+0x8c>)
    4f86:	f009 ffe6 	bl	ef56 <assert_print>
    4f8a:	21e6      	movs	r1, #230	; 0xe6
    4f8c:	4638      	mov	r0, r7
    4f8e:	f009 ffdb 	bl	ef48 <assert_post_action>
    4f92:	e7d9      	b.n	4f48 <log_backend_enable+0x18>
	__ASSERT_NO_MSG(backend != NULL);
    4f94:	4d0b      	ldr	r5, [pc, #44]	; (4fc4 <log_backend_enable+0x94>)
    4f96:	f240 1317 	movw	r3, #279	; 0x117
    4f9a:	462a      	mov	r2, r5
    4f9c:	490a      	ldr	r1, [pc, #40]	; (4fc8 <log_backend_enable+0x98>)
    4f9e:	4807      	ldr	r0, [pc, #28]	; (4fbc <log_backend_enable+0x8c>)
    4fa0:	f009 ffd9 	bl	ef56 <assert_print>
    4fa4:	f240 1117 	movw	r1, #279	; 0x117
    4fa8:	4628      	mov	r0, r5
    4faa:	f009 ffcd 	bl	ef48 <assert_post_action>
    4fae:	e7ce      	b.n	4f4e <log_backend_enable+0x1e>
    4fb0:	00010d58 	.word	0x00010d58
    4fb4:	00011810 	.word	0x00011810
    4fb8:	0001186c 	.word	0x0001186c
    4fbc:	00011324 	.word	0x00011324
    4fc0:	00011884 	.word	0x00011884
    4fc4:	00011730 	.word	0x00011730
    4fc8:	00011768 	.word	0x00011768

00004fcc <print_formatted>:
	return 0;
}

static int print_formatted(const struct log_output *output,
			   const char *fmt, ...)
{
    4fcc:	b40e      	push	{r1, r2, r3}
    4fce:	b500      	push	{lr}
    4fd0:	b082      	sub	sp, #8
    4fd2:	4601      	mov	r1, r0
    4fd4:	ab03      	add	r3, sp, #12
    4fd6:	f853 2b04 	ldr.w	r2, [r3], #4
	va_list args;
	int length = 0;

	va_start(args, fmt);
    4fda:	9301      	str	r3, [sp, #4]
	length = cbvprintf(out_func, (void *)output, fmt, args);
    4fdc:	4803      	ldr	r0, [pc, #12]	; (4fec <print_formatted+0x20>)
    4fde:	f7ff fb45 	bl	466c <cbvprintf>
	va_end(args);

	return length;
}
    4fe2:	b002      	add	sp, #8
    4fe4:	f85d eb04 	ldr.w	lr, [sp], #4
    4fe8:	b003      	add	sp, #12
    4fea:	4770      	bx	lr
    4fec:	0000efb1 	.word	0x0000efb1

00004ff0 <timestamp_print>:
	output_date->day += seconds / SECONDS_IN_DAY;
}

static int timestamp_print(const struct log_output *output,
			   uint32_t flags, log_timestamp_t timestamp)
{
    4ff0:	b530      	push	{r4, r5, lr}
    4ff2:	b085      	sub	sp, #20
		(flags & LOG_OUTPUT_FLAG_FORMAT_TIMESTAMP) |
		(flags & LOG_OUTPUT_FLAG_FORMAT_SYSLOG) |
		IS_ENABLED(CONFIG_LOG_OUTPUT_FORMAT_LINUX_TIMESTAMP);


	if (!format) {
    4ff4:	f011 0f44 	tst.w	r1, #68	; 0x44
    4ff8:	d005      	beq.n	5006 <timestamp_print+0x16>
#ifndef CONFIG_LOG_TIMESTAMP_64BIT
		length = print_formatted(output, "[%08lu] ", timestamp);
#else
		length = print_formatted(output, "[%016llu] ", timestamp);
#endif
	} else if (freq != 0U) {
    4ffa:	4b1a      	ldr	r3, [pc, #104]	; (5064 <timestamp_print+0x74>)
    4ffc:	681c      	ldr	r4, [r3, #0]
    4ffe:	b934      	cbnz	r4, 500e <timestamp_print+0x1e>
							"[%02u:%02u:%02u.%03u,%03u] ",
							hours, mins, seconds, ms, us);
			}
		}
	} else {
		length = 0;
    5000:	2000      	movs	r0, #0
	}

	return length;
}
    5002:	b005      	add	sp, #20
    5004:	bd30      	pop	{r4, r5, pc}
		length = print_formatted(output, "[%08lu] ", timestamp);
    5006:	4918      	ldr	r1, [pc, #96]	; (5068 <timestamp_print+0x78>)
    5008:	f7ff ffe0 	bl	4fcc <print_formatted>
    500c:	e7f9      	b.n	5002 <timestamp_print+0x12>
		timestamp /= timestamp_div;
    500e:	4b17      	ldr	r3, [pc, #92]	; (506c <timestamp_print+0x7c>)
    5010:	6819      	ldr	r1, [r3, #0]
    5012:	fbb2 f1f1 	udiv	r1, r2, r1
		total_seconds = timestamp / freq;
    5016:	fbb1 fcf4 	udiv	ip, r1, r4
		hours = seconds / 3600U;
    501a:	4a15      	ldr	r2, [pc, #84]	; (5070 <timestamp_print+0x80>)
    501c:	fba2 320c 	umull	r3, r2, r2, ip
    5020:	0ad2      	lsrs	r2, r2, #11
		seconds -= hours * 3600U;
    5022:	f44f 6e61 	mov.w	lr, #3600	; 0xe10
    5026:	fb0e ce12 	mls	lr, lr, r2, ip
		mins = seconds / 60U;
    502a:	4b12      	ldr	r3, [pc, #72]	; (5074 <timestamp_print+0x84>)
    502c:	fba3 530e 	umull	r5, r3, r3, lr
    5030:	095b      	lsrs	r3, r3, #5
		remainder = timestamp % freq;
    5032:	fb04 111c 	mls	r1, r4, ip, r1
		ms = (remainder * 1000U) / freq;
    5036:	f44f 7c7a 	mov.w	ip, #1000	; 0x3e8
    503a:	fb0c f101 	mul.w	r1, ip, r1
    503e:	fbb1 f5f4 	udiv	r5, r1, r4
		us = (1000 * (remainder * 1000U - (ms * freq))) / freq;
    5042:	fb05 1114 	mls	r1, r5, r4, r1
    5046:	fb0c f101 	mul.w	r1, ip, r1
    504a:	fbb1 f1f4 	udiv	r1, r1, r4
				length = print_formatted(output,
    504e:	9102      	str	r1, [sp, #8]
    5050:	9501      	str	r5, [sp, #4]
    5052:	ebc3 1103 	rsb	r1, r3, r3, lsl #4
    5056:	ebae 0181 	sub.w	r1, lr, r1, lsl #2
    505a:	9100      	str	r1, [sp, #0]
    505c:	4906      	ldr	r1, [pc, #24]	; (5078 <timestamp_print+0x88>)
    505e:	f7ff ffb5 	bl	4fcc <print_formatted>
    5062:	e7ce      	b.n	5002 <timestamp_print+0x12>
    5064:	2000c9b8 	.word	0x2000c9b8
    5068:	000118a8 	.word	0x000118a8
    506c:	2000c9bc 	.word	0x2000c9bc
    5070:	91a2b3c5 	.word	0x91a2b3c5
    5074:	88888889 	.word	0x88888889
    5078:	000118b4 	.word	0x000118b4

0000507c <color_print>:

static void color_print(const struct log_output *output,
			bool color, bool start, uint32_t level)
{
	if (color) {
    507c:	b161      	cbz	r1, 5098 <color_print+0x1c>
{
    507e:	b508      	push	{r3, lr}
		const char *log_color = start && (colors[level] != NULL) ?
				colors[level] : LOG_COLOR_CODE_DEFAULT;
    5080:	b12a      	cbz	r2, 508e <color_print+0x12>
		const char *log_color = start && (colors[level] != NULL) ?
    5082:	4a06      	ldr	r2, [pc, #24]	; (509c <color_print+0x20>)
    5084:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    5088:	b912      	cbnz	r2, 5090 <color_print+0x14>
				colors[level] : LOG_COLOR_CODE_DEFAULT;
    508a:	4a05      	ldr	r2, [pc, #20]	; (50a0 <color_print+0x24>)
    508c:	e000      	b.n	5090 <color_print+0x14>
    508e:	4a04      	ldr	r2, [pc, #16]	; (50a0 <color_print+0x24>)
		print_formatted(output, "%s", log_color);
    5090:	4904      	ldr	r1, [pc, #16]	; (50a4 <color_print+0x28>)
    5092:	f7ff ff9b 	bl	4fcc <print_formatted>
	}
}
    5096:	bd08      	pop	{r3, pc}
    5098:	4770      	bx	lr
    509a:	bf00      	nop
    509c:	00011974 	.word	0x00011974
    50a0:	000118d0 	.word	0x000118d0
    50a4:	000118d8 	.word	0x000118d8

000050a8 <newline_print>:
	if (IS_ENABLED(CONFIG_LOG_BACKEND_NET) &&
	    flags & LOG_OUTPUT_FLAG_FORMAT_SYSLOG) {
		return;
	}

	if ((flags & LOG_OUTPUT_FLAG_CRLF_NONE) != 0U) {
    50a8:	f011 0f10 	tst.w	r1, #16
    50ac:	d10b      	bne.n	50c6 <newline_print+0x1e>
{
    50ae:	b508      	push	{r3, lr}
		return;
	}

	if ((flags & LOG_OUTPUT_FLAG_CRLF_LFONLY) != 0U) {
    50b0:	f011 0f20 	tst.w	r1, #32
    50b4:	d003      	beq.n	50be <newline_print+0x16>
		print_formatted(ctx, "\n");
    50b6:	4904      	ldr	r1, [pc, #16]	; (50c8 <newline_print+0x20>)
    50b8:	f7ff ff88 	bl	4fcc <print_formatted>
	} else {
		print_formatted(ctx, "\r\n");
	}
}
    50bc:	bd08      	pop	{r3, pc}
		print_formatted(ctx, "\r\n");
    50be:	4903      	ldr	r1, [pc, #12]	; (50cc <newline_print+0x24>)
    50c0:	f7ff ff84 	bl	4fcc <print_formatted>
    50c4:	e7fa      	b.n	50bc <newline_print+0x14>
    50c6:	4770      	bx	lr
    50c8:	0001127c 	.word	0x0001127c
    50cc:	000130d4 	.word	0x000130d4

000050d0 <hexdump_line_print>:
}

static void hexdump_line_print(const struct log_output *output,
			       const uint8_t *data, uint32_t length,
			       int prefix_offset, uint32_t flags)
{
    50d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    50d4:	4605      	mov	r5, r0
    50d6:	460f      	mov	r7, r1
    50d8:	4616      	mov	r6, r2
    50da:	4698      	mov	r8, r3
	newline_print(output, flags);
    50dc:	9906      	ldr	r1, [sp, #24]
    50de:	f7ff ffe3 	bl	50a8 <newline_print>

	for (int i = 0; i < prefix_offset; i++) {
    50e2:	2400      	movs	r4, #0
    50e4:	4544      	cmp	r4, r8
    50e6:	da05      	bge.n	50f4 <hexdump_line_print+0x24>
		print_formatted(output, " ");
    50e8:	4924      	ldr	r1, [pc, #144]	; (517c <hexdump_line_print+0xac>)
    50ea:	4628      	mov	r0, r5
    50ec:	f7ff ff6e 	bl	4fcc <print_formatted>
	for (int i = 0; i < prefix_offset; i++) {
    50f0:	3401      	adds	r4, #1
    50f2:	e7f7      	b.n	50e4 <hexdump_line_print+0x14>
	}

	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
    50f4:	2400      	movs	r4, #0
    50f6:	e009      	b.n	510c <hexdump_line_print+0x3c>
		if (i > 0 && !(i % 8)) {
			print_formatted(output, " ");
    50f8:	4920      	ldr	r1, [pc, #128]	; (517c <hexdump_line_print+0xac>)
    50fa:	4628      	mov	r0, r5
    50fc:	f7ff ff66 	bl	4fcc <print_formatted>
    5100:	e00b      	b.n	511a <hexdump_line_print+0x4a>
		}

		if (i < length) {
			print_formatted(output, "%02x ", data[i]);
		} else {
			print_formatted(output, "   ");
    5102:	491f      	ldr	r1, [pc, #124]	; (5180 <hexdump_line_print+0xb0>)
    5104:	4628      	mov	r0, r5
    5106:	f7ff ff61 	bl	4fcc <print_formatted>
	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
    510a:	3401      	adds	r4, #1
    510c:	2c0f      	cmp	r4, #15
    510e:	dc0c      	bgt.n	512a <hexdump_line_print+0x5a>
		if (i > 0 && !(i % 8)) {
    5110:	2c00      	cmp	r4, #0
    5112:	dd02      	ble.n	511a <hexdump_line_print+0x4a>
    5114:	f014 0f07 	tst.w	r4, #7
    5118:	d0ee      	beq.n	50f8 <hexdump_line_print+0x28>
		if (i < length) {
    511a:	42b4      	cmp	r4, r6
    511c:	d2f1      	bcs.n	5102 <hexdump_line_print+0x32>
			print_formatted(output, "%02x ", data[i]);
    511e:	5d3a      	ldrb	r2, [r7, r4]
    5120:	4918      	ldr	r1, [pc, #96]	; (5184 <hexdump_line_print+0xb4>)
    5122:	4628      	mov	r0, r5
    5124:	f7ff ff52 	bl	4fcc <print_formatted>
    5128:	e7ef      	b.n	510a <hexdump_line_print+0x3a>
		}
	}

	print_formatted(output, "|");
    512a:	4917      	ldr	r1, [pc, #92]	; (5188 <hexdump_line_print+0xb8>)
    512c:	4628      	mov	r0, r5
    512e:	f7ff ff4d 	bl	4fcc <print_formatted>

	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
    5132:	2400      	movs	r4, #0
    5134:	e009      	b.n	514a <hexdump_line_print+0x7a>
		if (i > 0 && !(i % 8)) {
			print_formatted(output, " ");
    5136:	4911      	ldr	r1, [pc, #68]	; (517c <hexdump_line_print+0xac>)
    5138:	4628      	mov	r0, r5
    513a:	f7ff ff47 	bl	4fcc <print_formatted>
    513e:	e00b      	b.n	5158 <hexdump_line_print+0x88>
		}

		if (i < length) {
			char c = (char)data[i];

			print_formatted(output, "%c",
    5140:	4912      	ldr	r1, [pc, #72]	; (518c <hexdump_line_print+0xbc>)
    5142:	4628      	mov	r0, r5
    5144:	f7ff ff42 	bl	4fcc <print_formatted>
	for (int i = 0; i < HEXDUMP_BYTES_IN_LINE; i++) {
    5148:	3401      	adds	r4, #1
    514a:	2c0f      	cmp	r4, #15
    514c:	dc13      	bgt.n	5176 <hexdump_line_print+0xa6>
		if (i > 0 && !(i % 8)) {
    514e:	2c00      	cmp	r4, #0
    5150:	dd02      	ble.n	5158 <hexdump_line_print+0x88>
    5152:	f014 0f07 	tst.w	r4, #7
    5156:	d0ee      	beq.n	5136 <hexdump_line_print+0x66>
		if (i < length) {
    5158:	42b4      	cmp	r4, r6
    515a:	d207      	bcs.n	516c <hexdump_line_print+0x9c>
			char c = (char)data[i];
    515c:	5d3a      	ldrb	r2, [r7, r4]
			      isprint((int)c) ? c : '.');
    515e:	4b0c      	ldr	r3, [pc, #48]	; (5190 <hexdump_line_print+0xc0>)
    5160:	5cd3      	ldrb	r3, [r2, r3]
			print_formatted(output, "%c",
    5162:	f013 0f97 	tst.w	r3, #151	; 0x97
    5166:	d1eb      	bne.n	5140 <hexdump_line_print+0x70>
    5168:	222e      	movs	r2, #46	; 0x2e
    516a:	e7e9      	b.n	5140 <hexdump_line_print+0x70>
		} else {
			print_formatted(output, " ");
    516c:	4903      	ldr	r1, [pc, #12]	; (517c <hexdump_line_print+0xac>)
    516e:	4628      	mov	r0, r5
    5170:	f7ff ff2c 	bl	4fcc <print_formatted>
    5174:	e7e8      	b.n	5148 <hexdump_line_print+0x78>
		}
	}
}
    5176:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    517a:	bf00      	nop
    517c:	00011900 	.word	0x00011900
    5180:	000118e4 	.word	0x000118e4
    5184:	000118dc 	.word	0x000118dc
    5188:	000118e8 	.word	0x000118e8
    518c:	000118ec 	.word	0x000118ec
    5190:	000130f9 	.word	0x000130f9

00005194 <ids_print>:
{
    5194:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5198:	4680      	mov	r8, r0
    519a:	4616      	mov	r6, r2
    519c:	461d      	mov	r5, r3
    519e:	f9bd 7018 	ldrsh.w	r7, [sp, #24]
	if (level_on) {
    51a2:	b959      	cbnz	r1, 51bc <ids_print+0x28>
	int total = 0;
    51a4:	2400      	movs	r4, #0
	if (source_id >= 0) {
    51a6:	2f00      	cmp	r7, #0
    51a8:	db1c      	blt.n	51e4 <ids_print+0x50>
		total += print_formatted(output,
    51aa:	b186      	cbz	r6, 51ce <ids_print+0x3a>
				((1 << level) & LOG_FUNCTION_PREFIX_MASK)) ?
    51ac:	2301      	movs	r3, #1
    51ae:	9a07      	ldr	r2, [sp, #28]
    51b0:	4093      	lsls	r3, r2
				(func_on &&
    51b2:	f013 0f10 	tst.w	r3, #16
    51b6:	d118      	bne.n	51ea <ids_print+0x56>
		total += print_formatted(output,
    51b8:	4e0d      	ldr	r6, [pc, #52]	; (51f0 <ids_print+0x5c>)
    51ba:	e009      	b.n	51d0 <ids_print+0x3c>
		total += print_formatted(output, "<%s> ", severity[level]);
    51bc:	4b0d      	ldr	r3, [pc, #52]	; (51f4 <ids_print+0x60>)
    51be:	9a07      	ldr	r2, [sp, #28]
    51c0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    51c4:	490c      	ldr	r1, [pc, #48]	; (51f8 <ids_print+0x64>)
    51c6:	f7ff ff01 	bl	4fcc <print_formatted>
    51ca:	4604      	mov	r4, r0
    51cc:	e7eb      	b.n	51a6 <ids_print+0x12>
		total += print_formatted(output,
    51ce:	4e08      	ldr	r6, [pc, #32]	; (51f0 <ids_print+0x5c>)
    51d0:	4639      	mov	r1, r7
    51d2:	4628      	mov	r0, r5
    51d4:	f7ff fe9c 	bl	4f10 <log_source_name_get>
    51d8:	4602      	mov	r2, r0
    51da:	4631      	mov	r1, r6
    51dc:	4640      	mov	r0, r8
    51de:	f7ff fef5 	bl	4fcc <print_formatted>
    51e2:	4404      	add	r4, r0
}
    51e4:	4620      	mov	r0, r4
    51e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		total += print_formatted(output,
    51ea:	4e04      	ldr	r6, [pc, #16]	; (51fc <ids_print+0x68>)
    51ec:	e7f0      	b.n	51d0 <ids_print+0x3c>
    51ee:	bf00      	nop
    51f0:	000118f0 	.word	0x000118f0
    51f4:	00011988 	.word	0x00011988
    51f8:	000118fc 	.word	0x000118fc
    51fc:	000118f8 	.word	0x000118f8

00005200 <prefix_print>:
}

static uint32_t prefix_print(const struct log_output *output,
			 uint32_t flags, bool func_on, log_timestamp_t timestamp, uint8_t level,
			 uint8_t domain_id, int16_t source_id)
{
    5200:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5204:	b085      	sub	sp, #20
    5206:	4605      	mov	r5, r0
    5208:	460c      	mov	r4, r1
    520a:	4616      	mov	r6, r2
    520c:	9303      	str	r3, [sp, #12]
    520e:	f89d 8038 	ldrb.w	r8, [sp, #56]	; 0x38
	uint32_t length = 0U;

	bool stamp = flags & LOG_OUTPUT_FLAG_TIMESTAMP;
    5212:	f001 0b02 	and.w	fp, r1, #2
	bool colors_on = flags & LOG_OUTPUT_FLAG_COLORS;
    5216:	f001 0a01 	and.w	sl, r1, #1
	bool level_on = flags & LOG_OUTPUT_FLAG_LEVEL;
    521a:	f3c1 09c0 	ubfx	r9, r1, #3, #1
	const char *tag = z_log_get_tag();
    521e:	f009 fec5 	bl	efac <z_log_get_tag>
			"<%d>1 ",
			facility * 8 +
			level_to_rfc5424_severity(level));
	}

	if (tag) {
    5222:	b1e8      	cbz	r0, 5260 <prefix_print+0x60>
    5224:	4602      	mov	r2, r0
		length += print_formatted(output, "%s ", tag);
    5226:	4913      	ldr	r1, [pc, #76]	; (5274 <prefix_print+0x74>)
    5228:	4628      	mov	r0, r5
    522a:	f7ff fecf 	bl	4fcc <print_formatted>
    522e:	4607      	mov	r7, r0
	}

	if (stamp) {
    5230:	f1bb 0f00 	cmp.w	fp, #0
    5234:	d116      	bne.n	5264 <prefix_print+0x64>
			output, "%s - - - - ",
			output->control_block->hostname ?
			output->control_block->hostname :
			"zephyr");
	} else {
		color_prefix(output, colors_on, level);
    5236:	4642      	mov	r2, r8
    5238:	4651      	mov	r1, sl
    523a:	4628      	mov	r0, r5
    523c:	f009 fee2 	bl	f004 <color_prefix>
	}

	length += ids_print(output, level_on, func_on,
    5240:	f8cd 8004 	str.w	r8, [sp, #4]
    5244:	f9bd 3040 	ldrsh.w	r3, [sp, #64]	; 0x40
    5248:	9300      	str	r3, [sp, #0]
    524a:	f89d 303c 	ldrb.w	r3, [sp, #60]	; 0x3c
    524e:	4632      	mov	r2, r6
    5250:	4649      	mov	r1, r9
    5252:	4628      	mov	r0, r5
    5254:	f7ff ff9e 	bl	5194 <ids_print>
			domain_id, source_id, level);


	return length;
}
    5258:	4438      	add	r0, r7
    525a:	b005      	add	sp, #20
    525c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	uint32_t length = 0U;
    5260:	2700      	movs	r7, #0
    5262:	e7e5      	b.n	5230 <prefix_print+0x30>
		length += timestamp_print(output, flags, timestamp);
    5264:	9a03      	ldr	r2, [sp, #12]
    5266:	4621      	mov	r1, r4
    5268:	4628      	mov	r0, r5
    526a:	f7ff fec1 	bl	4ff0 <timestamp_print>
    526e:	4407      	add	r7, r0
    5270:	e7e1      	b.n	5236 <prefix_print+0x36>
    5272:	bf00      	nop
    5274:	00011904 	.word	0x00011904

00005278 <log_output_msg2_process>:
	log_output_flush(output);
}

void log_output_msg2_process(const struct log_output *output,
			     struct log_msg2 *msg, uint32_t flags)
{
    5278:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    527c:	b084      	sub	sp, #16
    527e:	4606      	mov	r6, r0
    5280:	460c      	mov	r4, r1
    5282:	4617      	mov	r7, r2
 *
 * @return Timestamp.
 */
static inline log_timestamp_t log_msg2_get_timestamp(struct log_msg2 *msg)
{
	return msg->hdr.timestamp;
    5284:	688b      	ldr	r3, [r1, #8]
	return msg->hdr.desc.level;
    5286:	880a      	ldrh	r2, [r1, #0]
    5288:	f3c2 1882 	ubfx	r8, r2, #6, #3
	log_timestamp_t timestamp = log_msg2_get_timestamp(msg);
	uint8_t level = log_msg2_get_level(msg);
	bool raw_string = (level == LOG_LEVEL_INTERNAL_RAW_STRING);
	uint32_t prefix_offset;

	if (!raw_string) {
    528c:	f412 7fe0 	tst.w	r2, #448	; 0x1c0
    5290:	d037      	beq.n	5302 <log_output_msg2_process+0x8a>
	return msg->hdr.source;
    5292:	684a      	ldr	r2, [r1, #4]
	return msg->hdr.desc.domain;
    5294:	7809      	ldrb	r1, [r1, #0]
    5296:	f3c1 01c2 	ubfx	r1, r1, #3, #3
		void *source = (void *)log_msg2_get_source(msg);
		uint8_t domain_id = log_msg2_get_domain(msg);
		int16_t source_id = source ?
    529a:	b37a      	cbz	r2, 52fc <log_output_msg2_process+0x84>
 * @return Source ID.
 */
static inline uint32_t log_const_source_id(
				const struct log_source_const_data *data)
{
	return ((const uint8_t *)data - (uint8_t *)__log_const_start)/
    529c:	4829      	ldr	r0, [pc, #164]	; (5344 <log_output_msg2_process+0xcc>)
    529e:	1a12      	subs	r2, r2, r0
    52a0:	f342 02cf 	sbfx	r2, r2, #3, #16
			(IS_ENABLED(CONFIG_LOG_RUNTIME_FILTERING) ?
				log_dynamic_source_id(source) :
				log_const_source_id(source)) :
			-1;

		prefix_offset = prefix_print(output, flags, 0, timestamp,
    52a4:	9202      	str	r2, [sp, #8]
    52a6:	9101      	str	r1, [sp, #4]
    52a8:	f8cd 8000 	str.w	r8, [sp]
    52ac:	2200      	movs	r2, #0
    52ae:	4639      	mov	r1, r7
    52b0:	4630      	mov	r0, r6
    52b2:	f7ff ffa5 	bl	5200 <prefix_print>
    52b6:	4681      	mov	r9, r0
 *
 * @return pointer to the package.
 */
static inline uint8_t *log_msg2_get_package(struct log_msg2 *msg, size_t *len)
{
	*len = msg->hdr.desc.package_len;
    52b8:	4625      	mov	r5, r4
    52ba:	f855 3b10 	ldr.w	r3, [r5], #16
    52be:	f3c3 2349 	ubfx	r3, r3, #9, #10
	}

	size_t len;
	uint8_t *data = log_msg2_get_package(msg, &len);

	if (len) {
    52c2:	b153      	cbz	r3, 52da <log_output_msg2_process+0x62>
		int err = cbpprintf(raw_string ? cr_out_func :  out_func,
    52c4:	f1b8 0f00 	cmp.w	r8, #0
    52c8:	d11e      	bne.n	5308 <log_output_msg2_process+0x90>
    52ca:	481f      	ldr	r0, [pc, #124]	; (5348 <log_output_msg2_process+0xd0>)
 * returned from invoking @p out.
 */
static inline
int cbpprintf(cbprintf_cb out, void *ctx, void *packaged)
{
	return cbpprintf_external(out, cbvprintf, ctx, packaged);
    52cc:	462b      	mov	r3, r5
    52ce:	4632      	mov	r2, r6
    52d0:	491e      	ldr	r1, [pc, #120]	; (534c <log_output_msg2_process+0xd4>)
    52d2:	f009 fceb 	bl	ecac <cbpprintf_external>
				    (void *)output, data);

		(void)err;
		__ASSERT_NO_MSG(err >= 0);
    52d6:	2800      	cmp	r0, #0
    52d8:	db18      	blt.n	530c <log_output_msg2_process+0x94>
	*len = msg->hdr.desc.data_len;
    52da:	8862      	ldrh	r2, [r4, #2]
    52dc:	f3c2 02cb 	ubfx	r2, r2, #3, #12
	return msg->data + msg->hdr.desc.package_len;
    52e0:	6821      	ldr	r1, [r4, #0]
    52e2:	f3c1 2149 	ubfx	r1, r1, #9, #10
    52e6:	4429      	add	r1, r5
	}

	data = log_msg2_get_data(msg, &len);
	if (len) {
    52e8:	b9fa      	cbnz	r2, 532a <log_output_msg2_process+0xb2>
		log_msg2_hexdump(output, data, len, prefix_offset, flags);
	}

	if (!raw_string) {
    52ea:	f1b8 0f00 	cmp.w	r8, #0
    52ee:	d122      	bne.n	5336 <log_output_msg2_process+0xbe>
		postfix_print(output, flags, level);
	}

	log_output_flush(output);
    52f0:	4630      	mov	r0, r6
    52f2:	f009 feba 	bl	f06a <log_output_flush>
}
    52f6:	b004      	add	sp, #16
    52f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		int16_t source_id = source ?
    52fc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    5300:	e7d0      	b.n	52a4 <log_output_msg2_process+0x2c>
		prefix_offset = 0;
    5302:	f04f 0900 	mov.w	r9, #0
    5306:	e7d7      	b.n	52b8 <log_output_msg2_process+0x40>
		int err = cbpprintf(raw_string ? cr_out_func :  out_func,
    5308:	4811      	ldr	r0, [pc, #68]	; (5350 <log_output_msg2_process+0xd8>)
    530a:	e7df      	b.n	52cc <log_output_msg2_process+0x54>
		__ASSERT_NO_MSG(err >= 0);
    530c:	f8df a044 	ldr.w	sl, [pc, #68]	; 5354 <log_output_msg2_process+0xdc>
    5310:	f240 23b7 	movw	r3, #695	; 0x2b7
    5314:	4652      	mov	r2, sl
    5316:	4910      	ldr	r1, [pc, #64]	; (5358 <log_output_msg2_process+0xe0>)
    5318:	4810      	ldr	r0, [pc, #64]	; (535c <log_output_msg2_process+0xe4>)
    531a:	f009 fe1c 	bl	ef56 <assert_print>
    531e:	f240 21b7 	movw	r1, #695	; 0x2b7
    5322:	4650      	mov	r0, sl
    5324:	f009 fe10 	bl	ef48 <assert_post_action>
    5328:	e7d7      	b.n	52da <log_output_msg2_process+0x62>
		log_msg2_hexdump(output, data, len, prefix_offset, flags);
    532a:	9700      	str	r7, [sp, #0]
    532c:	464b      	mov	r3, r9
    532e:	4630      	mov	r0, r6
    5330:	f009 fe80 	bl	f034 <log_msg2_hexdump>
    5334:	e7d9      	b.n	52ea <log_output_msg2_process+0x72>
		postfix_print(output, flags, level);
    5336:	4642      	mov	r2, r8
    5338:	4639      	mov	r1, r7
    533a:	4630      	mov	r0, r6
    533c:	f009 fe6e 	bl	f01c <postfix_print>
    5340:	e7d6      	b.n	52f0 <log_output_msg2_process+0x78>
    5342:	bf00      	nop
    5344:	00010d10 	.word	0x00010d10
    5348:	0000efcf 	.word	0x0000efcf
    534c:	0000466d 	.word	0x0000466d
    5350:	0000efb1 	.word	0x0000efb1
    5354:	00011908 	.word	0x00011908
    5358:	00011948 	.word	0x00011948
    535c:	00011324 	.word	0x00011324

00005360 <log_output_timestamp_freq_set>:
		     output->control_block->ctx);
}

void log_output_timestamp_freq_set(uint32_t frequency)
{
	timestamp_div = 1U;
    5360:	4b07      	ldr	r3, [pc, #28]	; (5380 <log_output_timestamp_freq_set+0x20>)
    5362:	2201      	movs	r2, #1
    5364:	601a      	str	r2, [r3, #0]
	/* There is no point to have frequency higher than 1MHz (ns are not
	 * printed) and too high frequency leads to overflows in calculations.
	 */
	while (frequency > 1000000) {
    5366:	e004      	b.n	5372 <log_output_timestamp_freq_set+0x12>
		frequency /= 2U;
    5368:	0840      	lsrs	r0, r0, #1
		timestamp_div *= 2U;
    536a:	4a05      	ldr	r2, [pc, #20]	; (5380 <log_output_timestamp_freq_set+0x20>)
    536c:	6813      	ldr	r3, [r2, #0]
    536e:	005b      	lsls	r3, r3, #1
    5370:	6013      	str	r3, [r2, #0]
	while (frequency > 1000000) {
    5372:	4b04      	ldr	r3, [pc, #16]	; (5384 <log_output_timestamp_freq_set+0x24>)
    5374:	4298      	cmp	r0, r3
    5376:	d8f7      	bhi.n	5368 <log_output_timestamp_freq_set+0x8>
	}

	freq = frequency;
    5378:	4b03      	ldr	r3, [pc, #12]	; (5388 <log_output_timestamp_freq_set+0x28>)
    537a:	6018      	str	r0, [r3, #0]
}
    537c:	4770      	bx	lr
    537e:	bf00      	nop
    5380:	2000c9bc 	.word	0x2000c9bc
    5384:	000f4240 	.word	0x000f4240
    5388:	2000c9b8 	.word	0x2000c9b8

0000538c <z_impl_z_log_msg2_runtime_vcreate>:
#endif

void z_impl_z_log_msg2_runtime_vcreate(uint8_t domain_id, const void *source,
				uint8_t level, const void *data, size_t dlen,
				uint32_t package_flags, const char *fmt, va_list ap)
{
    538c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5390:	b087      	sub	sp, #28
    5392:	af02      	add	r7, sp, #8
    5394:	4682      	mov	sl, r0
    5396:	6079      	str	r1, [r7, #4]
    5398:	4691      	mov	r9, r2
    539a:	4698      	mov	r8, r3
    539c:	6bbe      	ldr	r6, [r7, #56]	; 0x38
    539e:	f8d7 b040 	ldr.w	fp, [r7, #64]	; 0x40
	int plen;

	if (fmt) {
    53a2:	f1bb 0f00 	cmp.w	fp, #0
    53a6:	d016      	beq.n	53d6 <z_impl_z_log_msg2_runtime_vcreate+0x4a>
		va_list ap2;

		va_copy(ap2, ap);
    53a8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    53aa:	60fb      	str	r3, [r7, #12]
		plen = cbvprintf_package(NULL, Z_LOG_MSG2_ALIGN_OFFSET,
    53ac:	9300      	str	r3, [sp, #0]
    53ae:	465b      	mov	r3, fp
    53b0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    53b2:	2110      	movs	r1, #16
    53b4:	2000      	movs	r0, #0
    53b6:	f7fe f871 	bl	349c <cbvprintf_package>
					 package_flags, fmt, ap2);
		__ASSERT_NO_MSG(plen >= 0);
    53ba:	1e05      	subs	r5, r0, #0
    53bc:	da0c      	bge.n	53d8 <z_impl_z_log_msg2_runtime_vcreate+0x4c>
    53be:	4c26      	ldr	r4, [pc, #152]	; (5458 <z_impl_z_log_msg2_runtime_vcreate+0xcc>)
    53c0:	2367      	movs	r3, #103	; 0x67
    53c2:	4622      	mov	r2, r4
    53c4:	4925      	ldr	r1, [pc, #148]	; (545c <z_impl_z_log_msg2_runtime_vcreate+0xd0>)
    53c6:	4826      	ldr	r0, [pc, #152]	; (5460 <z_impl_z_log_msg2_runtime_vcreate+0xd4>)
    53c8:	f009 fdc5 	bl	ef56 <assert_print>
    53cc:	2167      	movs	r1, #103	; 0x67
    53ce:	4620      	mov	r0, r4
    53d0:	f009 fdba 	bl	ef48 <assert_post_action>
		va_end(ap2);
    53d4:	e000      	b.n	53d8 <z_impl_z_log_msg2_runtime_vcreate+0x4c>
	} else {
		plen = 0;
    53d6:	2500      	movs	r5, #0
	}

	size_t msg_wlen = Z_LOG_MSG2_ALIGNED_WLEN(plen, dlen);
    53d8:	4629      	mov	r1, r5
    53da:	19ab      	adds	r3, r5, r6
    53dc:	3317      	adds	r3, #23
	struct log_msg2 *msg;
	uint8_t *pkg;
	struct log_msg2_desc desc =
    53de:	2400      	movs	r4, #0
    53e0:	f36f 0400 	bfc	r4, #0, #1
    53e4:	f36f 0441 	bfc	r4, #1, #1
    53e8:	f36f 0482 	bfc	r4, #2, #1
    53ec:	f36a 04c5 	bfi	r4, sl, #3, #3
    53f0:	f369 1488 	bfi	r4, r9, #6, #3
    53f4:	f365 2452 	bfi	r4, r5, #9, #10
    53f8:	f366 44de 	bfi	r4, r6, #19, #12
    53fc:	f36f 74df 	bfc	r4, #31, #1
			pkg = alloca(plen);
		} else {
			pkg = msg ? msg->data : NULL;
		}
	} else {
		msg = alloca(msg_wlen * sizeof(int));
    5400:	f023 0307 	bic.w	r3, r3, #7
    5404:	ebad 0d03 	sub.w	sp, sp, r3
    5408:	ad02      	add	r5, sp, #8
		pkg = msg->data;
	}

	if (pkg && fmt) {
    540a:	466b      	mov	r3, sp
    540c:	f113 0018 	adds.w	r0, r3, #24
    5410:	d00a      	beq.n	5428 <z_impl_z_log_msg2_runtime_vcreate+0x9c>
    5412:	f1bb 0f00 	cmp.w	fp, #0
    5416:	d007      	beq.n	5428 <z_impl_z_log_msg2_runtime_vcreate+0x9c>
		plen = cbvprintf_package(pkg, (size_t)plen, package_flags, fmt, ap);
    5418:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    541a:	9300      	str	r3, [sp, #0]
    541c:	465b      	mov	r3, fp
    541e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
    5420:	f7fe f83c 	bl	349c <cbvprintf_package>
		__ASSERT_NO_MSG(plen >= 0);
    5424:	2800      	cmp	r0, #0
    5426:	db09      	blt.n	543c <z_impl_z_log_msg2_runtime_vcreate+0xb0>
	if (IS_ENABLED(CONFIG_LOG_FRONTEND)) {
		log_frontend_msg(source, desc, pkg, data);
	}

	if (BACKENDS_IN_USE()) {
		z_log_msg2_finalize(msg, source, desc, data);
    5428:	4643      	mov	r3, r8
    542a:	4622      	mov	r2, r4
    542c:	6879      	ldr	r1, [r7, #4]
    542e:	4628      	mov	r0, r5
    5430:	f009 fe28 	bl	f084 <z_log_msg2_finalize>
	}
}
    5434:	3714      	adds	r7, #20
    5436:	46bd      	mov	sp, r7
    5438:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		__ASSERT_NO_MSG(plen >= 0);
    543c:	f8df 9018 	ldr.w	r9, [pc, #24]	; 5458 <z_impl_z_log_msg2_runtime_vcreate+0xcc>
    5440:	2381      	movs	r3, #129	; 0x81
    5442:	464a      	mov	r2, r9
    5444:	4905      	ldr	r1, [pc, #20]	; (545c <z_impl_z_log_msg2_runtime_vcreate+0xd0>)
    5446:	4806      	ldr	r0, [pc, #24]	; (5460 <z_impl_z_log_msg2_runtime_vcreate+0xd4>)
    5448:	f009 fd85 	bl	ef56 <assert_print>
    544c:	2181      	movs	r1, #129	; 0x81
    544e:	4648      	mov	r0, r9
    5450:	f009 fd7a 	bl	ef48 <assert_post_action>
    5454:	e7e8      	b.n	5428 <z_impl_z_log_msg2_runtime_vcreate+0x9c>
    5456:	bf00      	nop
    5458:	0001199c 	.word	0x0001199c
    545c:	000119d8 	.word	0x000119d8
    5460:	00011324 	.word	0x00011324

00005464 <char_out>:
		uart_poll_out(uart_dev, c);
	}
}

static int char_out(uint8_t *data, size_t length, void *ctx)
{
    5464:	b570      	push	{r4, r5, r6, lr}
    5466:	4606      	mov	r6, r0
    5468:	460d      	mov	r5, r1
		dict_char_out_hex(data, length);
		return length;
	}

	if (!IS_ENABLED(CONFIG_LOG_BACKEND_UART_ASYNC) || in_panic || !use_async) {
		for (size_t i = 0; i < length; i++) {
    546a:	2400      	movs	r4, #0
    546c:	e006      	b.n	547c <char_out+0x18>
			uart_poll_out(uart_dev, data[i]);
    546e:	4b05      	ldr	r3, [pc, #20]	; (5484 <char_out+0x20>)
    5470:	6818      	ldr	r0, [r3, #0]
    5472:	5d31      	ldrb	r1, [r6, r4]
	const struct uart_driver_api *api =
    5474:	6883      	ldr	r3, [r0, #8]
	api->poll_out(dev, out_char);
    5476:	69db      	ldr	r3, [r3, #28]
    5478:	4798      	blx	r3
		for (size_t i = 0; i < length; i++) {
    547a:	3401      	adds	r4, #1
    547c:	42ac      	cmp	r4, r5
    547e:	d3f6      	bcc.n	546e <char_out+0xa>
	__ASSERT_NO_MSG(err == 0);

	(void)err;

	return length;
}
    5480:	4628      	mov	r0, r5
    5482:	bd70      	pop	{r4, r5, r6, pc}
    5484:	2000c9d8 	.word	0x2000c9d8

00005488 <format_set>:
	log_output_func(&log_output_uart, &msg->log, flags);
}

static int format_set(const struct log_backend *const backend, uint32_t log_type)
{
	log_format_current = log_type;
    5488:	4b01      	ldr	r3, [pc, #4]	; (5490 <format_set+0x8>)
    548a:	6019      	str	r1, [r3, #0]
	return 0;
}
    548c:	2000      	movs	r0, #0
    548e:	4770      	bx	lr
    5490:	2000c9c8 	.word	0x2000c9c8

00005494 <log_backend_uart_init>:

static void log_backend_uart_init(struct log_backend const *const backend)
{
    5494:	b510      	push	{r4, lr}
	uart_dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
    5496:	4809      	ldr	r0, [pc, #36]	; (54bc <log_backend_uart_init+0x28>)
    5498:	4b09      	ldr	r3, [pc, #36]	; (54c0 <log_backend_uart_init+0x2c>)
    549a:	6018      	str	r0, [r3, #0]
 */
__syscall bool device_is_ready(const struct device *dev);

static inline bool z_impl_device_is_ready(const struct device *dev)
{
	return z_device_is_ready(dev);
    549c:	f00a fe9e 	bl	101dc <z_device_is_ready>
	__ASSERT_NO_MSG(device_is_ready(uart_dev));
    54a0:	b100      	cbz	r0, 54a4 <log_backend_uart_init+0x10>
		} else {
			LOG_WRN("Failed to initialize asynchronous mode (err:%d). "
				"Fallback to polling.", err);
		}
	}
}
    54a2:	bd10      	pop	{r4, pc}
	__ASSERT_NO_MSG(device_is_ready(uart_dev));
    54a4:	4c07      	ldr	r4, [pc, #28]	; (54c4 <log_backend_uart_init+0x30>)
    54a6:	2379      	movs	r3, #121	; 0x79
    54a8:	4622      	mov	r2, r4
    54aa:	4907      	ldr	r1, [pc, #28]	; (54c8 <log_backend_uart_init+0x34>)
    54ac:	4807      	ldr	r0, [pc, #28]	; (54cc <log_backend_uart_init+0x38>)
    54ae:	f009 fd52 	bl	ef56 <assert_print>
    54b2:	2179      	movs	r1, #121	; 0x79
    54b4:	4620      	mov	r0, r4
    54b6:	f009 fd47 	bl	ef48 <assert_post_action>
			LOG_WRN("Failed to initialize asynchronous mode (err:%d). "
    54ba:	e7f2      	b.n	54a2 <log_backend_uart_init+0xe>
    54bc:	00010b78 	.word	0x00010b78
    54c0:	2000c9d8 	.word	0x2000c9d8
    54c4:	000119e4 	.word	0x000119e4
    54c8:	00011a1c 	.word	0x00011a1c
    54cc:	00011324 	.word	0x00011324

000054d0 <panic>:

static void panic(struct log_backend const *const backend)
{
    54d0:	b508      	push	{r3, lr}
	in_panic = true;
    54d2:	4b03      	ldr	r3, [pc, #12]	; (54e0 <panic+0x10>)
    54d4:	2201      	movs	r2, #1
    54d6:	701a      	strb	r2, [r3, #0]
 * @param output	Log output instance.
 */
static inline void
log_backend_std_panic(const struct log_output *const output)
{
	log_output_flush(output);
    54d8:	4802      	ldr	r0, [pc, #8]	; (54e4 <panic+0x14>)
    54da:	f009 fdc6 	bl	f06a <log_output_flush>
	log_backend_std_panic(&log_output_uart);
}
    54de:	bd08      	pop	{r3, pc}
    54e0:	2000d719 	.word	0x2000d719
    54e4:	00011a78 	.word	0x00011a78

000054e8 <process>:
{
    54e8:	b510      	push	{r4, lr}
    54ea:	460c      	mov	r4, r1
	log_format_func_t log_output_func = log_format_func_t_get(log_format_current);
    54ec:	4b04      	ldr	r3, [pc, #16]	; (5500 <process+0x18>)
    54ee:	6818      	ldr	r0, [r3, #0]
    54f0:	f7ff fc18 	bl	4d24 <log_format_func_t_get>
    54f4:	4603      	mov	r3, r0
	log_output_func(&log_output_uart, &msg->log, flags);
    54f6:	220f      	movs	r2, #15
    54f8:	4621      	mov	r1, r4
    54fa:	4802      	ldr	r0, [pc, #8]	; (5504 <process+0x1c>)
    54fc:	4798      	blx	r3
}
    54fe:	bd10      	pop	{r4, pc}
    5500:	2000c9c8 	.word	0x2000c9c8
    5504:	00011a78 	.word	0x00011a78

00005508 <log_backend_rtt_init>:
{
	if (CONFIG_LOG_BACKEND_RTT_BUFFER > 0) {
		log_backend_rtt_cfg();
	}

	host_present = true;
    5508:	4b03      	ldr	r3, [pc, #12]	; (5518 <log_backend_rtt_init+0x10>)
    550a:	2201      	movs	r2, #1
    550c:	701a      	strb	r2, [r3, #0]
	line_pos = line_buf;
    550e:	4b03      	ldr	r3, [pc, #12]	; (551c <log_backend_rtt_init+0x14>)
    5510:	4a03      	ldr	r2, [pc, #12]	; (5520 <log_backend_rtt_init+0x18>)
    5512:	601a      	str	r2, [r3, #0]
}
    5514:	4770      	bx	lr
    5516:	bf00      	nop
    5518:	2000d71a 	.word	0x2000d71a
    551c:	2000ca04 	.word	0x2000ca04
    5520:	2000c9ec 	.word	0x2000c9ec

00005524 <format_set>:
	log_output_func(&log_output_rtt, &msg->log, flags);
}

static int format_set(const struct log_backend *const backend, uint32_t log_type)
{
	log_format_current = log_type;
    5524:	4b01      	ldr	r3, [pc, #4]	; (552c <format_set+0x8>)
    5526:	6019      	str	r1, [r3, #0]
	return 0;
}
    5528:	2000      	movs	r0, #0
    552a:	4770      	bx	lr
    552c:	2000ca08 	.word	0x2000ca08

00005530 <on_failed_write>:
{
    5530:	b508      	push	{r3, lr}
	if (retry_cnt == 0) {
    5532:	b918      	cbnz	r0, 553c <on_failed_write+0xc>
		host_present = false;
    5534:	4b04      	ldr	r3, [pc, #16]	; (5548 <on_failed_write+0x18>)
    5536:	2200      	movs	r2, #0
    5538:	701a      	strb	r2, [r3, #0]
}
    553a:	bd08      	pop	{r3, pc}
	z_impl_k_busy_wait(usec_to_wait);
    553c:	f241 3088 	movw	r0, #5000	; 0x1388
    5540:	f00a ff3c 	bl	103bc <z_impl_k_busy_wait>
    5544:	e7f9      	b.n	553a <on_failed_write+0xa>
    5546:	bf00      	nop
    5548:	2000d71a 	.word	0x2000d71a

0000554c <on_write>:
{
    554c:	b538      	push	{r3, r4, r5, lr}
    554e:	4604      	mov	r4, r0
	host_present = true;
    5550:	4b0a      	ldr	r3, [pc, #40]	; (557c <on_write+0x30>)
    5552:	2201      	movs	r2, #1
    5554:	701a      	strb	r2, [r3, #0]
	return panic_mode;
    5556:	4b0a      	ldr	r3, [pc, #40]	; (5580 <on_write+0x34>)
    5558:	781b      	ldrb	r3, [r3, #0]
	if (is_panic_mode()) {
    555a:	b92b      	cbnz	r3, 5568 <on_write+0x1c>
}
    555c:	bd38      	pop	{r3, r4, r5, pc}
			on_failed_write(retry_cnt--);
    555e:	1e65      	subs	r5, r4, #1
    5560:	4620      	mov	r0, r4
    5562:	f7ff ffe5 	bl	5530 <on_failed_write>
    5566:	462c      	mov	r4, r5
		while (SEGGER_RTT_HasDataUp(CONFIG_LOG_BACKEND_RTT_BUFFER) &&
    5568:	2000      	movs	r0, #0
    556a:	f004 fd5b 	bl	a024 <SEGGER_RTT_HasDataUp>
    556e:	2800      	cmp	r0, #0
    5570:	d0f4      	beq.n	555c <on_write+0x10>
    5572:	4b02      	ldr	r3, [pc, #8]	; (557c <on_write+0x30>)
    5574:	781b      	ldrb	r3, [r3, #0]
    5576:	2b00      	cmp	r3, #0
    5578:	d1f1      	bne.n	555e <on_write+0x12>
    557a:	e7ef      	b.n	555c <on_write+0x10>
    557c:	2000d71a 	.word	0x2000d71a
    5580:	2000d71b 	.word	0x2000d71b

00005584 <data_out_block_mode>:
{
    5584:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5586:	4606      	mov	r6, r0
    5588:	460d      	mov	r5, r1
	int retry_cnt = IS_ENABLED(CONFIG_LOG_BACKEND_RTT_MODE_BLOCK) ?
    558a:	2704      	movs	r7, #4
    558c:	e006      	b.n	559c <data_out_block_mode+0x18>
			on_write(retry_cnt);
    558e:	4638      	mov	r0, r7
    5590:	f7ff ffdc 	bl	554c <on_write>
	} while ((ret == 0) && host_present);
    5594:	b99c      	cbnz	r4, 55be <data_out_block_mode+0x3a>
    5596:	4b0d      	ldr	r3, [pc, #52]	; (55cc <data_out_block_mode+0x48>)
    5598:	781b      	ldrb	r3, [r3, #0]
    559a:	b183      	cbz	r3, 55be <data_out_block_mode+0x3a>
			ret = SEGGER_RTT_WriteSkipNoLock(CONFIG_LOG_BACKEND_RTT_BUFFER,
    559c:	462a      	mov	r2, r5
    559e:	4631      	mov	r1, r6
    55a0:	2000      	movs	r0, #0
    55a2:	f004 fcdb 	bl	9f5c <SEGGER_RTT_WriteSkipNoLock>
		if (ret) {
    55a6:	4604      	mov	r4, r0
    55a8:	2800      	cmp	r0, #0
    55aa:	d1f0      	bne.n	558e <data_out_block_mode+0xa>
		} else if (host_present) {
    55ac:	4b07      	ldr	r3, [pc, #28]	; (55cc <data_out_block_mode+0x48>)
    55ae:	781b      	ldrb	r3, [r3, #0]
    55b0:	2b00      	cmp	r3, #0
    55b2:	d0ef      	beq.n	5594 <data_out_block_mode+0x10>
			retry_cnt--;
    55b4:	3f01      	subs	r7, #1
			on_failed_write(retry_cnt);
    55b6:	4638      	mov	r0, r7
    55b8:	f7ff ffba 	bl	5530 <on_failed_write>
    55bc:	e7ea      	b.n	5594 <data_out_block_mode+0x10>
	return ((ret == 0) && host_present) ? 0 : length;
    55be:	b914      	cbnz	r4, 55c6 <data_out_block_mode+0x42>
    55c0:	4b02      	ldr	r3, [pc, #8]	; (55cc <data_out_block_mode+0x48>)
    55c2:	781b      	ldrb	r3, [r3, #0]
    55c4:	b903      	cbnz	r3, 55c8 <data_out_block_mode+0x44>
    55c6:	462c      	mov	r4, r5
}
    55c8:	4620      	mov	r0, r4
    55ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    55cc:	2000d71a 	.word	0x2000d71a

000055d0 <panic>:
{
    55d0:	b508      	push	{r3, lr}
	panic_mode = true;
    55d2:	4b03      	ldr	r3, [pc, #12]	; (55e0 <panic+0x10>)
    55d4:	2201      	movs	r2, #1
    55d6:	701a      	strb	r2, [r3, #0]
    55d8:	4802      	ldr	r0, [pc, #8]	; (55e4 <panic+0x14>)
    55da:	f009 fd46 	bl	f06a <log_output_flush>
}
    55de:	bd08      	pop	{r3, pc}
    55e0:	2000d71b 	.word	0x2000d71b
    55e4:	00011ab8 	.word	0x00011ab8

000055e8 <process>:
{
    55e8:	b510      	push	{r4, lr}
    55ea:	460c      	mov	r4, r1
	log_format_func_t log_output_func = log_format_func_t_get(log_format_current);
    55ec:	4b04      	ldr	r3, [pc, #16]	; (5600 <process+0x18>)
    55ee:	6818      	ldr	r0, [r3, #0]
    55f0:	f7ff fb98 	bl	4d24 <log_format_func_t_get>
    55f4:	4603      	mov	r3, r0
	log_output_func(&log_output_rtt, &msg->log, flags);
    55f6:	220f      	movs	r2, #15
    55f8:	4621      	mov	r1, r4
    55fa:	4802      	ldr	r0, [pc, #8]	; (5604 <process+0x1c>)
    55fc:	4798      	blx	r3
}
    55fe:	bd10      	pop	{r4, pc}
    5600:	2000ca08 	.word	0x2000ca08
    5604:	00011ab8 	.word	0x00011ab8

00005608 <pm_system_resume>:
	}
	k_spin_unlock(&pm_notifier_lock, pm_notifier_key);
}

void pm_system_resume(void)
{
    5608:	b570      	push	{r4, r5, r6, lr}
	uint8_t id = _current_cpu->id;
    560a:	4b40      	ldr	r3, [pc, #256]	; (570c <pm_system_resume+0x104>)
    560c:	7d1d      	ldrb	r5, [r3, #20]
 *
 * @return true if the bit was set, false if it wasn't.
 */
static inline bool atomic_test_and_clear_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
    560e:	f005 031f 	and.w	r3, r5, #31
    5612:	2201      	movs	r2, #1
    5614:	409a      	lsls	r2, r3
	atomic_val_t old;

	old = atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    5616:	0969      	lsrs	r1, r5, #5
    5618:	4b3d      	ldr	r3, [pc, #244]	; (5710 <pm_system_resume+0x108>)
    561a:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    561e:	43d0      	mvns	r0, r2
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_and(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    5620:	f3bf 8f5b 	dmb	ish
    5624:	e853 1f00 	ldrex	r1, [r3]
    5628:	ea01 0400 	and.w	r4, r1, r0
    562c:	e843 4600 	strex	r6, r4, [r3]
    5630:	2e00      	cmp	r6, #0
    5632:	d1f7      	bne.n	5624 <pm_system_resume+0x1c>
    5634:	f3bf 8f5b 	dmb	ish
	 * that caused the wake. This hook will be called from the ISR.
	 * For such CPU LPS states, do post operations and restores here.
	 * The kernel scheduler will get control after the ISR finishes
	 * and it may schedule another thread.
	 */
	if (atomic_test_and_clear_bit(z_post_ops_required, id)) {
    5638:	420a      	tst	r2, r1
    563a:	d100      	bne.n	563e <pm_system_resume+0x36>
		pm_exit_pos_ops(&z_cpus_pm_state[id]);
		pm_state_notify(false);
		z_cpus_pm_state[id] = (struct pm_state_info){PM_STATE_ACTIVE,
			0, 0};
	}
}
    563c:	bd70      	pop	{r4, r5, r6, pc}
		pm_exit_pos_ops(&z_cpus_pm_state[id]);
    563e:	4a35      	ldr	r2, [pc, #212]	; (5714 <pm_system_resume+0x10c>)
    5640:	eb05 0345 	add.w	r3, r5, r5, lsl #1
    5644:	0098      	lsls	r0, r3, #2
    5646:	eb02 0383 	add.w	r3, r2, r3, lsl #2
	if (pm_state_exit_post_ops != NULL) {
    564a:	4933      	ldr	r1, [pc, #204]	; (5718 <pm_system_resume+0x110>)
    564c:	b1a9      	cbz	r1, 567a <pm_system_resume+0x72>
		pm_state_exit_post_ops(info->state, info->substate_id);
    564e:	7859      	ldrb	r1, [r3, #1]
    5650:	5c10      	ldrb	r0, [r2, r0]
    5652:	f009 fe1a 	bl	f28a <pm_state_exit_post_ops>
    5656:	f04f 0320 	mov.w	r3, #32
    565a:	f3ef 8611 	mrs	r6, BASEPRI
    565e:	f383 8812 	msr	BASEPRI_MAX, r3
    5662:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    5666:	482d      	ldr	r0, [pc, #180]	; (571c <pm_system_resume+0x114>)
    5668:	f005 f808 	bl	a67c <z_spin_lock_valid>
    566c:	b158      	cbz	r0, 5686 <pm_system_resume+0x7e>
	z_spin_lock_set_owner(l);
    566e:	482b      	ldr	r0, [pc, #172]	; (571c <pm_system_resume+0x114>)
    5670:	f005 f824 	bl	a6bc <z_spin_lock_set_owner>
	return list->head;
    5674:	4b2a      	ldr	r3, [pc, #168]	; (5720 <pm_system_resume+0x118>)
    5676:	681c      	ldr	r4, [r3, #0]
    5678:	e020      	b.n	56bc <pm_system_resume+0xb4>
	__asm__ volatile(
    567a:	2300      	movs	r3, #0
    567c:	f383 8811 	msr	BASEPRI, r3
    5680:	f3bf 8f6f 	isb	sy
		"cpsie i;"
		: : : "memory", "cc");
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
}
    5684:	e7e7      	b.n	5656 <pm_system_resume+0x4e>
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    5686:	4c27      	ldr	r4, [pc, #156]	; (5724 <pm_system_resume+0x11c>)
    5688:	238e      	movs	r3, #142	; 0x8e
    568a:	4622      	mov	r2, r4
    568c:	4926      	ldr	r1, [pc, #152]	; (5728 <pm_system_resume+0x120>)
    568e:	4827      	ldr	r0, [pc, #156]	; (572c <pm_system_resume+0x124>)
    5690:	f009 fc61 	bl	ef56 <assert_print>
    5694:	4921      	ldr	r1, [pc, #132]	; (571c <pm_system_resume+0x114>)
    5696:	4826      	ldr	r0, [pc, #152]	; (5730 <pm_system_resume+0x128>)
    5698:	f009 fc5d 	bl	ef56 <assert_print>
    569c:	218e      	movs	r1, #142	; 0x8e
    569e:	4620      	mov	r0, r4
    56a0:	f009 fc52 	bl	ef48 <assert_post_action>
    56a4:	e7e3      	b.n	566e <pm_system_resume+0x66>
			callback(z_cpus_pm_state[_current_cpu->id].state);
    56a6:	4b19      	ldr	r3, [pc, #100]	; (570c <pm_system_resume+0x104>)
    56a8:	7d1b      	ldrb	r3, [r3, #20]
    56aa:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    56ae:	4919      	ldr	r1, [pc, #100]	; (5714 <pm_system_resume+0x10c>)
    56b0:	f811 0023 	ldrb.w	r0, [r1, r3, lsl #2]
    56b4:	4790      	blx	r2
Z_GENLIST_PEEK_NEXT(slist, snode)
    56b6:	b10c      	cbz	r4, 56bc <pm_system_resume+0xb4>
	return node->next;
    56b8:	6824      	ldr	r4, [r4, #0]
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    56ba:	b124      	cbz	r4, 56c6 <pm_system_resume+0xbe>
    56bc:	b11c      	cbz	r4, 56c6 <pm_system_resume+0xbe>
			callback = notifier->state_exit;
    56be:	68a2      	ldr	r2, [r4, #8]
		if (callback) {
    56c0:	2a00      	cmp	r2, #0
    56c2:	d1f0      	bne.n	56a6 <pm_system_resume+0x9e>
    56c4:	e7f7      	b.n	56b6 <pm_system_resume+0xae>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    56c6:	4815      	ldr	r0, [pc, #84]	; (571c <pm_system_resume+0x114>)
    56c8:	f004 ffe8 	bl	a69c <z_spin_unlock_valid>
    56cc:	b170      	cbz	r0, 56ec <pm_system_resume+0xe4>
	__asm__ volatile(
    56ce:	f386 8811 	msr	BASEPRI, r6
    56d2:	f3bf 8f6f 	isb	sy
		z_cpus_pm_state[id] = (struct pm_state_info){PM_STATE_ACTIVE,
    56d6:	4a0f      	ldr	r2, [pc, #60]	; (5714 <pm_system_resume+0x10c>)
    56d8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
    56dc:	00a9      	lsls	r1, r5, #2
    56de:	eb02 0585 	add.w	r5, r2, r5, lsl #2
    56e2:	2300      	movs	r3, #0
    56e4:	5053      	str	r3, [r2, r1]
    56e6:	606b      	str	r3, [r5, #4]
    56e8:	60ab      	str	r3, [r5, #8]
}
    56ea:	e7a7      	b.n	563c <pm_system_resume+0x34>
    56ec:	4c0d      	ldr	r4, [pc, #52]	; (5724 <pm_system_resume+0x11c>)
    56ee:	23b9      	movs	r3, #185	; 0xb9
    56f0:	4622      	mov	r2, r4
    56f2:	4910      	ldr	r1, [pc, #64]	; (5734 <pm_system_resume+0x12c>)
    56f4:	480d      	ldr	r0, [pc, #52]	; (572c <pm_system_resume+0x124>)
    56f6:	f009 fc2e 	bl	ef56 <assert_print>
    56fa:	4908      	ldr	r1, [pc, #32]	; (571c <pm_system_resume+0x114>)
    56fc:	480e      	ldr	r0, [pc, #56]	; (5738 <pm_system_resume+0x130>)
    56fe:	f009 fc2a 	bl	ef56 <assert_print>
    5702:	21b9      	movs	r1, #185	; 0xb9
    5704:	4620      	mov	r0, r4
    5706:	f009 fc1f 	bl	ef48 <assert_post_action>
    570a:	e7e0      	b.n	56ce <pm_system_resume+0xc6>
    570c:	2000d4dc 	.word	0x2000d4dc
    5710:	2000ca34 	.word	0x2000ca34
    5714:	2000ca24 	.word	0x2000ca24
    5718:	0000f28b 	.word	0x0000f28b
    571c:	2000ca18 	.word	0x2000ca18
    5720:	2000ca1c 	.word	0x2000ca1c
    5724:	000114d0 	.word	0x000114d0
    5728:	00011530 	.word	0x00011530
    572c:	00011324 	.word	0x00011324
    5730:	00011548 	.word	0x00011548
    5734:	00011500 	.word	0x00011500
    5738:	00011518 	.word	0x00011518

0000573c <pm_system_suspend>:

	return ret;
}

bool pm_system_suspend(int32_t ticks)
{
    573c:	b570      	push	{r4, r5, r6, lr}
    573e:	4604      	mov	r4, r0
	bool ret = true;
	uint8_t id = _current_cpu->id;
    5740:	4b6d      	ldr	r3, [pc, #436]	; (58f8 <pm_system_suspend+0x1bc>)
    5742:	7d1d      	ldrb	r5, [r3, #20]
	atomic_val_t val = atomic_get(ATOMIC_ELEM(target, bit));
    5744:	096a      	lsrs	r2, r5, #5
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    5746:	f3bf 8f5b 	dmb	ish
    574a:	4b6c      	ldr	r3, [pc, #432]	; (58fc <pm_system_suspend+0x1c0>)
    574c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    5750:	f3bf 8f5b 	dmb	ish
	return (1 & (val >> (bit & (ATOMIC_BITS - 1)))) != 0;
    5754:	f005 021f 	and.w	r2, r5, #31
    5758:	4113      	asrs	r3, r2

	SYS_PORT_TRACING_FUNC_ENTER(pm, system_suspend, ticks);

	if (!atomic_test_bit(z_cpus_pm_state_forced, id)) {
    575a:	f013 0f01 	tst.w	r3, #1
    575e:	d01d      	beq.n	579c <pm_system_suspend+0x60>
		if (info != NULL) {
			z_cpus_pm_state[id] = *info;
		}
	}

	if (z_cpus_pm_state[id].state == PM_STATE_ACTIVE) {
    5760:	eb05 0345 	add.w	r3, r5, r5, lsl #1
    5764:	4a66      	ldr	r2, [pc, #408]	; (5900 <pm_system_suspend+0x1c4>)
    5766:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
    576a:	b333      	cbz	r3, 57ba <pm_system_suspend+0x7e>
		ret = false;
		atomic_clear_bit(z_cpus_pm_state_forced, id);
		goto end;
	}

	if (ticks != K_TICKS_FOREVER) {
    576c:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
    5770:	d139      	bne.n	57e6 <pm_system_suspend+0xaa>
	 * state. We don't want to be scheduled out yet, first we need
	 * to send a notification about leaving the idle state. So,
	 * we lock the scheduler here and unlock just after we have
	 * sent the notification in pm_system_resume().
	 */
	k_sched_lock();
    5772:	f005 fded 	bl	b350 <k_sched_lock>
	__asm__ volatile(
    5776:	f04f 0320 	mov.w	r3, #32
    577a:	f3ef 8611 	mrs	r6, BASEPRI
    577e:	f383 8812 	msr	BASEPRI_MAX, r3
    5782:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    5786:	485f      	ldr	r0, [pc, #380]	; (5904 <pm_system_suspend+0x1c8>)
    5788:	f004 ff78 	bl	a67c <z_spin_lock_valid>
    578c:	2800      	cmp	r0, #0
    578e:	d040      	beq.n	5812 <pm_system_suspend+0xd6>
	z_spin_lock_set_owner(l);
    5790:	485c      	ldr	r0, [pc, #368]	; (5904 <pm_system_suspend+0x1c8>)
    5792:	f004 ff93 	bl	a6bc <z_spin_lock_set_owner>
	return list->head;
    5796:	4b5c      	ldr	r3, [pc, #368]	; (5908 <pm_system_suspend+0x1cc>)
    5798:	681c      	ldr	r4, [r3, #0]
    579a:	e055      	b.n	5848 <pm_system_suspend+0x10c>
		info = pm_policy_next_state(id, ticks);
    579c:	4601      	mov	r1, r0
    579e:	4628      	mov	r0, r5
    57a0:	f000 f8d6 	bl	5950 <pm_policy_next_state>
		if (info != NULL) {
    57a4:	2800      	cmp	r0, #0
    57a6:	d0db      	beq.n	5760 <pm_system_suspend+0x24>
			z_cpus_pm_state[id] = *info;
    57a8:	eb05 0345 	add.w	r3, r5, r5, lsl #1
    57ac:	4a54      	ldr	r2, [pc, #336]	; (5900 <pm_system_suspend+0x1c4>)
    57ae:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    57b2:	c807      	ldmia	r0, {r0, r1, r2}
    57b4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    57b8:	e7d2      	b.n	5760 <pm_system_suspend+0x24>
 * @param target Address of atomic variable or array.
 * @param bit Bit number (starting from 0).
 */
static inline void atomic_clear_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
    57ba:	f005 021f 	and.w	r2, r5, #31
    57be:	2301      	movs	r3, #1
    57c0:	4093      	lsls	r3, r2

	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    57c2:	096d      	lsrs	r5, r5, #5
    57c4:	4a4d      	ldr	r2, [pc, #308]	; (58fc <pm_system_suspend+0x1c0>)
    57c6:	eb02 0585 	add.w	r5, r2, r5, lsl #2
    57ca:	43db      	mvns	r3, r3
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    57cc:	f3bf 8f5b 	dmb	ish
    57d0:	e855 2f00 	ldrex	r2, [r5]
    57d4:	401a      	ands	r2, r3
    57d6:	e845 2100 	strex	r1, r2, [r5]
    57da:	2900      	cmp	r1, #0
    57dc:	d1f8      	bne.n	57d0 <pm_system_suspend+0x94>
    57de:	f3bf 8f5b 	dmb	ish
		ret = false;
    57e2:	2000      	movs	r0, #0
		goto end;
    57e4:	e077      	b.n	58d6 <pm_system_suspend+0x19a>
		     k_us_to_ticks_ceil32(
    57e6:	eb05 0345 	add.w	r3, r5, r5, lsl #1
    57ea:	4a45      	ldr	r2, [pc, #276]	; (5900 <pm_system_suspend+0x1c4>)
    57ec:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    57f0:	6898      	ldr	r0, [r3, #8]
			return (uint32_t)((t * to_hz + off) / from_hz);
    57f2:	0c41      	lsrs	r1, r0, #17
    57f4:	03c0      	lsls	r0, r0, #15
    57f6:	4b45      	ldr	r3, [pc, #276]	; (590c <pm_system_suspend+0x1d0>)
    57f8:	18c0      	adds	r0, r0, r3
    57fa:	4a45      	ldr	r2, [pc, #276]	; (5910 <pm_system_suspend+0x1d4>)
    57fc:	f04f 0300 	mov.w	r3, #0
    5800:	f141 0100 	adc.w	r1, r1, #0
    5804:	f7fb f8ea 	bl	9dc <__aeabi_uldivmod>
		z_set_timeout_expiry(ticks -
    5808:	2101      	movs	r1, #1
    580a:	1a20      	subs	r0, r4, r0
    580c:	f007 f930 	bl	ca70 <z_set_timeout_expiry>
    5810:	e7af      	b.n	5772 <pm_system_suspend+0x36>
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    5812:	4c40      	ldr	r4, [pc, #256]	; (5914 <pm_system_suspend+0x1d8>)
    5814:	238e      	movs	r3, #142	; 0x8e
    5816:	4622      	mov	r2, r4
    5818:	493f      	ldr	r1, [pc, #252]	; (5918 <pm_system_suspend+0x1dc>)
    581a:	4840      	ldr	r0, [pc, #256]	; (591c <pm_system_suspend+0x1e0>)
    581c:	f009 fb9b 	bl	ef56 <assert_print>
    5820:	4938      	ldr	r1, [pc, #224]	; (5904 <pm_system_suspend+0x1c8>)
    5822:	483f      	ldr	r0, [pc, #252]	; (5920 <pm_system_suspend+0x1e4>)
    5824:	f009 fb97 	bl	ef56 <assert_print>
    5828:	218e      	movs	r1, #142	; 0x8e
    582a:	4620      	mov	r0, r4
    582c:	f009 fb8c 	bl	ef48 <assert_post_action>
    5830:	e7ae      	b.n	5790 <pm_system_suspend+0x54>
			callback(z_cpus_pm_state[_current_cpu->id].state);
    5832:	4b31      	ldr	r3, [pc, #196]	; (58f8 <pm_system_suspend+0x1bc>)
    5834:	7d1b      	ldrb	r3, [r3, #20]
    5836:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    583a:	4931      	ldr	r1, [pc, #196]	; (5900 <pm_system_suspend+0x1c4>)
    583c:	f811 0023 	ldrb.w	r0, [r1, r3, lsl #2]
    5840:	4790      	blx	r2
Z_GENLIST_PEEK_NEXT(slist, snode)
    5842:	b10c      	cbz	r4, 5848 <pm_system_suspend+0x10c>
	return node->next;
    5844:	6824      	ldr	r4, [r4, #0]
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    5846:	b124      	cbz	r4, 5852 <pm_system_suspend+0x116>
    5848:	b11c      	cbz	r4, 5852 <pm_system_suspend+0x116>
			callback = notifier->state_entry;
    584a:	6862      	ldr	r2, [r4, #4]
		if (callback) {
    584c:	2a00      	cmp	r2, #0
    584e:	d1f0      	bne.n	5832 <pm_system_suspend+0xf6>
    5850:	e7f7      	b.n	5842 <pm_system_suspend+0x106>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    5852:	482c      	ldr	r0, [pc, #176]	; (5904 <pm_system_suspend+0x1c8>)
    5854:	f004 ff22 	bl	a69c <z_spin_unlock_valid>
    5858:	2800      	cmp	r0, #0
    585a:	d03d      	beq.n	58d8 <pm_system_suspend+0x19c>
	__asm__ volatile(
    585c:	f386 8811 	msr	BASEPRI, r6
    5860:	f3bf 8f6f 	isb	sy
 * @param target Address of atomic variable or array.
 * @param bit Bit number (starting from 0).
 */
static inline void atomic_set_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
    5864:	f005 031f 	and.w	r3, r5, #31
    5868:	2101      	movs	r1, #1
    586a:	4099      	lsls	r1, r3

	(void)atomic_or(ATOMIC_ELEM(target, bit), mask);
    586c:	096b      	lsrs	r3, r5, #5
    586e:	4a2d      	ldr	r2, [pc, #180]	; (5924 <pm_system_suspend+0x1e8>)
    5870:	eb02 0383 	add.w	r3, r2, r3, lsl #2
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    5874:	f3bf 8f5b 	dmb	ish
    5878:	e853 2f00 	ldrex	r2, [r3]
    587c:	430a      	orrs	r2, r1
    587e:	e843 2000 	strex	r0, r2, [r3]
    5882:	2800      	cmp	r0, #0
    5884:	d1f8      	bne.n	5878 <pm_system_suspend+0x13c>
    5886:	f3bf 8f5b 	dmb	ish
	if (pm_state_set != NULL) {
    588a:	4b27      	ldr	r3, [pc, #156]	; (5928 <pm_system_suspend+0x1ec>)
    588c:	b14b      	cbz	r3, 58a2 <pm_system_suspend+0x166>
		pm_state_set(info->state, info->substate_id);
    588e:	4b1c      	ldr	r3, [pc, #112]	; (5900 <pm_system_suspend+0x1c4>)
    5890:	eb05 0245 	add.w	r2, r5, r5, lsl #1
    5894:	eb03 0182 	add.w	r1, r3, r2, lsl #2
    5898:	7849      	ldrb	r1, [r1, #1]
    589a:	f813 0022 	ldrb.w	r0, [r3, r2, lsl #2]
    589e:	f009 fce8 	bl	f272 <pm_state_set>
	if (atomic_add(&z_cpus_active, 1) == 0) {
		pm_resume_devices();
	}
#endif
	pm_stats_update(z_cpus_pm_state[id].state);
	pm_system_resume();
    58a2:	f7ff feb1 	bl	5608 <pm_system_resume>
	atomic_val_t mask = ATOMIC_MASK(bit);
    58a6:	f005 031f 	and.w	r3, r5, #31
    58aa:	2401      	movs	r4, #1
    58ac:	fa04 f303 	lsl.w	r3, r4, r3
	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    58b0:	096d      	lsrs	r5, r5, #5
    58b2:	4a12      	ldr	r2, [pc, #72]	; (58fc <pm_system_suspend+0x1c0>)
    58b4:	eb02 0585 	add.w	r5, r2, r5, lsl #2
    58b8:	43db      	mvns	r3, r3
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    58ba:	f3bf 8f5b 	dmb	ish
    58be:	e855 2f00 	ldrex	r2, [r5]
    58c2:	401a      	ands	r2, r3
    58c4:	e845 2100 	strex	r1, r2, [r5]
    58c8:	2900      	cmp	r1, #0
    58ca:	d1f8      	bne.n	58be <pm_system_suspend+0x182>
    58cc:	f3bf 8f5b 	dmb	ish
	atomic_clear_bit(z_cpus_pm_state_forced, id);
	k_sched_unlock();
    58d0:	f006 faca 	bl	be68 <k_sched_unlock>
	bool ret = true;
    58d4:	4620      	mov	r0, r4
	SYS_PORT_TRACING_FUNC_EXIT(pm, system_suspend, ticks,
				   z_cpus_pm_state[id].state);

end:
	return ret;
}
    58d6:	bd70      	pop	{r4, r5, r6, pc}
    58d8:	4c0e      	ldr	r4, [pc, #56]	; (5914 <pm_system_suspend+0x1d8>)
    58da:	23b9      	movs	r3, #185	; 0xb9
    58dc:	4622      	mov	r2, r4
    58de:	4913      	ldr	r1, [pc, #76]	; (592c <pm_system_suspend+0x1f0>)
    58e0:	480e      	ldr	r0, [pc, #56]	; (591c <pm_system_suspend+0x1e0>)
    58e2:	f009 fb38 	bl	ef56 <assert_print>
    58e6:	4907      	ldr	r1, [pc, #28]	; (5904 <pm_system_suspend+0x1c8>)
    58e8:	4811      	ldr	r0, [pc, #68]	; (5930 <pm_system_suspend+0x1f4>)
    58ea:	f009 fb34 	bl	ef56 <assert_print>
    58ee:	21b9      	movs	r1, #185	; 0xb9
    58f0:	4620      	mov	r0, r4
    58f2:	f009 fb29 	bl	ef48 <assert_post_action>
    58f6:	e7b1      	b.n	585c <pm_system_suspend+0x120>
    58f8:	2000d4dc 	.word	0x2000d4dc
    58fc:	2000ca30 	.word	0x2000ca30
    5900:	2000ca24 	.word	0x2000ca24
    5904:	2000ca18 	.word	0x2000ca18
    5908:	2000ca1c 	.word	0x2000ca1c
    590c:	000f423f 	.word	0x000f423f
    5910:	000f4240 	.word	0x000f4240
    5914:	000114d0 	.word	0x000114d0
    5918:	00011530 	.word	0x00011530
    591c:	00011324 	.word	0x00011324
    5920:	00011548 	.word	0x00011548
    5924:	2000ca34 	.word	0x2000ca34
    5928:	0000f273 	.word	0x0000f273
    592c:	00011500 	.word	0x00011500
    5930:	00011518 	.word	0x00011518

00005934 <pm_policy_state_lock_is_active>:
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    5934:	f3bf 8f5b 	dmb	ish
    5938:	4b04      	ldr	r3, [pc, #16]	; (594c <pm_policy_state_lock_is_active+0x18>)
    593a:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    593e:	f3bf 8f5b 	dmb	ish
}

bool pm_policy_state_lock_is_active(enum pm_state state)
{
	return (atomic_get(&state_lock_cnt[state]) != 0);
}
    5942:	3800      	subs	r0, #0
    5944:	bf18      	it	ne
    5946:	2001      	movne	r0, #1
    5948:	4770      	bx	lr
    594a:	bf00      	nop
    594c:	2000ca38 	.word	0x2000ca38

00005950 <pm_policy_next_state>:
{
    5950:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5954:	b082      	sub	sp, #8
    5956:	460e      	mov	r6, r1
	num_cpu_states = pm_state_cpu_get_all(cpu, &cpu_states);
    5958:	a901      	add	r1, sp, #4
    595a:	f000 f843 	bl	59e4 <pm_state_cpu_get_all>
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
    595e:	1e44      	subs	r4, r0, #1
    5960:	b224      	sxth	r4, r4
    5962:	e007      	b.n	5974 <pm_policy_next_state+0x24>
		if ((ticks == K_TICKS_FOREVER) ||
    5964:	f1b6 3fff 	cmp.w	r6, #4294967295	; 0xffffffff
    5968:	d032      	beq.n	59d0 <pm_policy_next_state+0x80>
		    (ticks >= (min_residency + exit_latency))) {
    596a:	4440      	add	r0, r8
		if ((ticks == K_TICKS_FOREVER) ||
    596c:	42b0      	cmp	r0, r6
    596e:	d92f      	bls.n	59d0 <pm_policy_next_state+0x80>
	for (int16_t i = (int16_t)num_cpu_states - 1; i >= 0; i--) {
    5970:	3c01      	subs	r4, #1
    5972:	b224      	sxth	r4, r4
    5974:	2c00      	cmp	r4, #0
    5976:	db2a      	blt.n	59ce <pm_policy_next_state+0x7e>
		const struct pm_state_info *state = &cpu_states[i];
    5978:	9b01      	ldr	r3, [sp, #4]
    597a:	eb04 0244 	add.w	r2, r4, r4, lsl #1
    597e:	eb03 0582 	add.w	r5, r3, r2, lsl #2
		if (pm_policy_state_lock_is_active(state->state)) {
    5982:	f813 0022 	ldrb.w	r0, [r3, r2, lsl #2]
    5986:	f7ff ffd5 	bl	5934 <pm_policy_state_lock_is_active>
    598a:	2800      	cmp	r0, #0
    598c:	d1f0      	bne.n	5970 <pm_policy_next_state+0x20>
		min_residency = k_us_to_ticks_ceil32(state->min_residency_us);
    598e:	6868      	ldr	r0, [r5, #4]
    5990:	0c41      	lsrs	r1, r0, #17
    5992:	03c0      	lsls	r0, r0, #15
    5994:	4f10      	ldr	r7, [pc, #64]	; (59d8 <pm_policy_next_state+0x88>)
    5996:	19c0      	adds	r0, r0, r7
    5998:	4a10      	ldr	r2, [pc, #64]	; (59dc <pm_policy_next_state+0x8c>)
    599a:	f04f 0300 	mov.w	r3, #0
    599e:	f141 0100 	adc.w	r1, r1, #0
    59a2:	f7fb f81b 	bl	9dc <__aeabi_uldivmod>
    59a6:	4680      	mov	r8, r0
		exit_latency = k_us_to_ticks_ceil32(state->exit_latency_us);
    59a8:	68ab      	ldr	r3, [r5, #8]
    59aa:	0c59      	lsrs	r1, r3, #17
    59ac:	03db      	lsls	r3, r3, #15
    59ae:	19d8      	adds	r0, r3, r7
    59b0:	4a0a      	ldr	r2, [pc, #40]	; (59dc <pm_policy_next_state+0x8c>)
    59b2:	f04f 0300 	mov.w	r3, #0
    59b6:	f141 0100 	adc.w	r1, r1, #0
    59ba:	f7fb f80f 	bl	9dc <__aeabi_uldivmod>
		if ((max_latency_ticks != K_TICKS_FOREVER) &&
    59be:	4b08      	ldr	r3, [pc, #32]	; (59e0 <pm_policy_next_state+0x90>)
    59c0:	681b      	ldr	r3, [r3, #0]
    59c2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    59c6:	d0cd      	beq.n	5964 <pm_policy_next_state+0x14>
    59c8:	4283      	cmp	r3, r0
    59ca:	d8cb      	bhi.n	5964 <pm_policy_next_state+0x14>
    59cc:	e7d0      	b.n	5970 <pm_policy_next_state+0x20>
	return NULL;
    59ce:	2500      	movs	r5, #0
}
    59d0:	4628      	mov	r0, r5
    59d2:	b002      	add	sp, #8
    59d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    59d8:	000f423f 	.word	0x000f423f
    59dc:	000f4240 	.word	0x000f4240
    59e0:	2000401c 	.word	0x2000401c

000059e4 <pm_state_cpu_get_all>:
	DT_FOREACH_CHILD(DT_PATH(cpus), NUM_CPU_STATES)
};

uint8_t pm_state_cpu_get_all(uint8_t cpu, const struct pm_state_info **states)
{
	if (cpu >= ARRAY_SIZE(cpus_states)) {
    59e4:	b908      	cbnz	r0, 59ea <pm_state_cpu_get_all+0x6>
		return 0;
	}

	*states = cpus_states[cpu];
    59e6:	4b02      	ldr	r3, [pc, #8]	; (59f0 <pm_state_cpu_get_all+0xc>)
    59e8:	600b      	str	r3, [r1, #0]

	return states_per_cpu[cpu];
}
    59ea:	2000      	movs	r0, #0
    59ec:	4770      	bx	lr
    59ee:	bf00      	nop
    59f0:	00011acc 	.word	0x00011acc

000059f4 <nrf_cc3xx_platform_abort_init>:
};

/** @brief Function to initialize the nrf_cc3xx_platform abort APIs.
 */
void nrf_cc3xx_platform_abort_init(void)
{
    59f4:	b508      	push	{r3, lr}
	nrf_cc3xx_platform_set_abort(&apis);
    59f6:	4802      	ldr	r0, [pc, #8]	; (5a00 <nrf_cc3xx_platform_abort_init+0xc>)
    59f8:	f008 ffc2 	bl	e980 <nrf_cc3xx_platform_set_abort>
}
    59fc:	bd08      	pop	{r3, pc}
    59fe:	bf00      	nop
    5a00:	00011acc 	.word	0x00011acc

00005a04 <mutex_unlock_platform>:
 */
static int32_t mutex_unlock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    struct k_mutex * p_mutex;

    /* Ensure that the mutex param is valid (not NULL) */
    if(mutex == NULL) {
    5a04:	b1d0      	cbz	r0, 5a3c <mutex_unlock_platform+0x38>
static int32_t mutex_unlock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    5a06:	b508      	push	{r3, lr}
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    }

    switch (mutex->flags)
    5a08:	6842      	ldr	r2, [r0, #4]
    5a0a:	2a04      	cmp	r2, #4
    5a0c:	d005      	beq.n	5a1a <mutex_unlock_platform+0x16>

#endif /* defined(NRF5340_XXAA_APPLICATION) */

    default:
        /* Ensure that the mutex has been initialized */
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    5a0e:	b1d2      	cbz	r2, 5a46 <mutex_unlock_platform+0x42>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
        }

        p_mutex = (struct k_mutex *)mutex->mutex;
    5a10:	6800      	ldr	r0, [r0, #0]
	return z_impl_k_mutex_unlock(mutex);
    5a12:	f005 f993 	bl	ad3c <z_impl_k_mutex_unlock>

        k_mutex_unlock(p_mutex);
        return NRF_CC3XX_PLATFORM_SUCCESS;
    5a16:	2000      	movs	r0, #0
    }
}
    5a18:	bd08      	pop	{r3, pc}
        return atomic_cas((atomic_t *)mutex->mutex, 1, 0) ?
    5a1a:	6803      	ldr	r3, [r0, #0]
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    5a1c:	2200      	movs	r2, #0
    5a1e:	f3bf 8f5b 	dmb	ish
    5a22:	e853 1f00 	ldrex	r1, [r3]
    5a26:	2901      	cmp	r1, #1
    5a28:	d103      	bne.n	5a32 <mutex_unlock_platform+0x2e>
    5a2a:	e843 2000 	strex	r0, r2, [r3]
    5a2e:	2800      	cmp	r0, #0
    5a30:	d1f7      	bne.n	5a22 <mutex_unlock_platform+0x1e>
    5a32:	f3bf 8f5b 	dmb	ish
                       NRF_CC3XX_PLATFORM_SUCCESS :
    5a36:	d104      	bne.n	5a42 <mutex_unlock_platform+0x3e>
    5a38:	4610      	mov	r0, r2
    5a3a:	e7ed      	b.n	5a18 <mutex_unlock_platform+0x14>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    5a3c:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
}
    5a40:	4770      	bx	lr
                       NRF_CC3XX_PLATFORM_SUCCESS :
    5a42:	4802      	ldr	r0, [pc, #8]	; (5a4c <mutex_unlock_platform+0x48>)
    5a44:	e7e8      	b.n	5a18 <mutex_unlock_platform+0x14>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    5a46:	4802      	ldr	r0, [pc, #8]	; (5a50 <mutex_unlock_platform+0x4c>)
    5a48:	e7e6      	b.n	5a18 <mutex_unlock_platform+0x14>
    5a4a:	bf00      	nop
    5a4c:	ffff8fe9 	.word	0xffff8fe9
    5a50:	ffff8fea 	.word	0xffff8fea

00005a54 <mutex_lock_platform>:
    if(mutex == NULL) {
    5a54:	b320      	cbz	r0, 5aa0 <mutex_lock_platform+0x4c>
static int32_t mutex_lock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    5a56:	b508      	push	{r3, lr}
    switch (mutex->flags) {
    5a58:	6842      	ldr	r2, [r0, #4]
    5a5a:	2a04      	cmp	r2, #4
    5a5c:	d002      	beq.n	5a64 <mutex_lock_platform+0x10>
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    5a5e:	b992      	cbnz	r2, 5a86 <mutex_lock_platform+0x32>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    5a60:	4811      	ldr	r0, [pc, #68]	; (5aa8 <mutex_lock_platform+0x54>)
    5a62:	e00f      	b.n	5a84 <mutex_lock_platform+0x30>
        return atomic_cas((atomic_t *)mutex->mutex, 0, 1) ?
    5a64:	6803      	ldr	r3, [r0, #0]
    5a66:	2201      	movs	r2, #1
    5a68:	f3bf 8f5b 	dmb	ish
    5a6c:	e853 1f00 	ldrex	r1, [r3]
    5a70:	2900      	cmp	r1, #0
    5a72:	d103      	bne.n	5a7c <mutex_lock_platform+0x28>
    5a74:	e843 2000 	strex	r0, r2, [r3]
    5a78:	2800      	cmp	r0, #0
    5a7a:	d1f7      	bne.n	5a6c <mutex_lock_platform+0x18>
    5a7c:	f3bf 8f5b 	dmb	ish
                       NRF_CC3XX_PLATFORM_SUCCESS :
    5a80:	d10c      	bne.n	5a9c <mutex_lock_platform+0x48>
    5a82:	2000      	movs	r0, #0
}
    5a84:	bd08      	pop	{r3, pc}
        p_mutex = (struct k_mutex *)mutex->mutex;
    5a86:	6800      	ldr	r0, [r0, #0]
	return z_impl_k_mutex_lock(mutex, timeout);
    5a88:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    5a8c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    5a90:	f005 f834 	bl	aafc <z_impl_k_mutex_lock>
        if (ret == 0) {
    5a94:	2800      	cmp	r0, #0
    5a96:	d0f5      	beq.n	5a84 <mutex_lock_platform+0x30>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_FAILED;
    5a98:	4804      	ldr	r0, [pc, #16]	; (5aac <mutex_lock_platform+0x58>)
    5a9a:	e7f3      	b.n	5a84 <mutex_lock_platform+0x30>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    5a9c:	4803      	ldr	r0, [pc, #12]	; (5aac <mutex_lock_platform+0x58>)
    5a9e:	e7f1      	b.n	5a84 <mutex_lock_platform+0x30>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    5aa0:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
}
    5aa4:	4770      	bx	lr
    5aa6:	bf00      	nop
    5aa8:	ffff8fea 	.word	0xffff8fea
    5aac:	ffff8fe9 	.word	0xffff8fe9

00005ab0 <mutex_free_platform>:
static void mutex_free_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    5ab0:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    5ab2:	4604      	mov	r4, r0
    5ab4:	b190      	cbz	r0, 5adc <mutex_free_platform+0x2c>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    5ab6:	6863      	ldr	r3, [r4, #4]
    5ab8:	2b04      	cmp	r3, #4
    5aba:	d00e      	beq.n	5ada <mutex_free_platform+0x2a>
    5abc:	2b08      	cmp	r3, #8
    5abe:	d00c      	beq.n	5ada <mutex_free_platform+0x2a>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    5ac0:	b15b      	cbz	r3, 5ada <mutex_free_platform+0x2a>
    if ((mutex->flags & NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED) != 0) {
    5ac2:	f013 0f02 	tst.w	r3, #2
    5ac6:	d10e      	bne.n	5ae6 <mutex_free_platform+0x36>
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    5ac8:	6823      	ldr	r3, [r4, #0]
__ssp_bos_icheck3(memmove, void *, const void *)
__ssp_bos_icheck3_restrict(mempcpy, void *, const void *)
__ssp_bos_icheck3(memset, void *, int)
    5aca:	2200      	movs	r2, #0
    5acc:	601a      	str	r2, [r3, #0]
    5ace:	605a      	str	r2, [r3, #4]
    5ad0:	609a      	str	r2, [r3, #8]
    5ad2:	60da      	str	r2, [r3, #12]
    5ad4:	611a      	str	r2, [r3, #16]
    mutex->flags = NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID;
    5ad6:	2300      	movs	r3, #0
    5ad8:	6063      	str	r3, [r4, #4]
}
    5ada:	bd10      	pop	{r4, pc}
        platform_abort_apis.abort_fn(
    5adc:	4b05      	ldr	r3, [pc, #20]	; (5af4 <mutex_free_platform+0x44>)
    5ade:	685b      	ldr	r3, [r3, #4]
    5ae0:	4805      	ldr	r0, [pc, #20]	; (5af8 <mutex_free_platform+0x48>)
    5ae2:	4798      	blx	r3
    5ae4:	e7e7      	b.n	5ab6 <mutex_free_platform+0x6>
        k_mem_slab_free(&mutex_slab, &mutex->mutex);
    5ae6:	4621      	mov	r1, r4
    5ae8:	4804      	ldr	r0, [pc, #16]	; (5afc <mutex_free_platform+0x4c>)
    5aea:	f004 fd51 	bl	a590 <k_mem_slab_free>
        mutex->mutex = NULL;
    5aee:	2300      	movs	r3, #0
    5af0:	6023      	str	r3, [r4, #0]
    5af2:	e7f0      	b.n	5ad6 <mutex_free_platform+0x26>
    5af4:	20004168 	.word	0x20004168
    5af8:	00011ad4 	.word	0x00011ad4
    5afc:	2000ca54 	.word	0x2000ca54

00005b00 <mutex_init_platform>:
static void mutex_init_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    5b00:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    5b02:	4604      	mov	r4, r0
    5b04:	b178      	cbz	r0, 5b26 <mutex_init_platform+0x26>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    5b06:	6863      	ldr	r3, [r4, #4]
    5b08:	2b04      	cmp	r3, #4
    5b0a:	d00b      	beq.n	5b24 <mutex_init_platform+0x24>
    5b0c:	2b08      	cmp	r3, #8
    5b0e:	d009      	beq.n	5b24 <mutex_init_platform+0x24>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID &&
    5b10:	b90b      	cbnz	r3, 5b16 <mutex_init_platform+0x16>
        mutex->mutex == NULL) {
    5b12:	6823      	ldr	r3, [r4, #0]
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID &&
    5b14:	b163      	cbz	r3, 5b30 <mutex_init_platform+0x30>
    p_mutex = (struct k_mutex *)mutex->mutex;
    5b16:	6820      	ldr	r0, [r4, #0]
	return z_impl_k_mutex_init(mutex);
    5b18:	f00a fbef 	bl	102fa <z_impl_k_mutex_init>
    mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_VALID;
    5b1c:	6863      	ldr	r3, [r4, #4]
    5b1e:	f043 0301 	orr.w	r3, r3, #1
    5b22:	6063      	str	r3, [r4, #4]
}
    5b24:	bd10      	pop	{r4, pc}
        platform_abort_apis.abort_fn(
    5b26:	4b10      	ldr	r3, [pc, #64]	; (5b68 <mutex_init_platform+0x68>)
    5b28:	685b      	ldr	r3, [r3, #4]
    5b2a:	4810      	ldr	r0, [pc, #64]	; (5b6c <mutex_init_platform+0x6c>)
    5b2c:	4798      	blx	r3
    5b2e:	e7ea      	b.n	5b06 <mutex_init_platform+0x6>
        ret = k_mem_slab_alloc(&mutex_slab, &mutex->mutex, K_FOREVER);
    5b30:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    5b34:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    5b38:	4621      	mov	r1, r4
    5b3a:	480d      	ldr	r0, [pc, #52]	; (5b70 <mutex_init_platform+0x70>)
    5b3c:	f004 fcb2 	bl	a4a4 <k_mem_slab_alloc>
        if(ret != 0 || mutex->mutex == NULL)
    5b40:	b908      	cbnz	r0, 5b46 <mutex_init_platform+0x46>
    5b42:	6823      	ldr	r3, [r4, #0]
    5b44:	b91b      	cbnz	r3, 5b4e <mutex_init_platform+0x4e>
            platform_abort_apis.abort_fn(
    5b46:	4b08      	ldr	r3, [pc, #32]	; (5b68 <mutex_init_platform+0x68>)
    5b48:	685b      	ldr	r3, [r3, #4]
    5b4a:	480a      	ldr	r0, [pc, #40]	; (5b74 <mutex_init_platform+0x74>)
    5b4c:	4798      	blx	r3
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    5b4e:	6823      	ldr	r3, [r4, #0]
    5b50:	2200      	movs	r2, #0
    5b52:	601a      	str	r2, [r3, #0]
    5b54:	605a      	str	r2, [r3, #4]
    5b56:	609a      	str	r2, [r3, #8]
    5b58:	60da      	str	r2, [r3, #12]
    5b5a:	611a      	str	r2, [r3, #16]
        mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED;
    5b5c:	6863      	ldr	r3, [r4, #4]
    5b5e:	f043 0302 	orr.w	r3, r3, #2
    5b62:	6063      	str	r3, [r4, #4]
    5b64:	e7d7      	b.n	5b16 <mutex_init_platform+0x16>
    5b66:	bf00      	nop
    5b68:	20004168 	.word	0x20004168
    5b6c:	00011ad4 	.word	0x00011ad4
    5b70:	2000ca54 	.word	0x2000ca54
    5b74:	00011afc 	.word	0x00011afc

00005b78 <nrf_cc3xx_platform_mutex_init>:
};

/** @brief Function to initialize the nrf_cc3xx_platform mutex APIs
 */
void nrf_cc3xx_platform_mutex_init(void)
{
    5b78:	b508      	push	{r3, lr}
    k_mem_slab_init(&mutex_slab,
    5b7a:	2340      	movs	r3, #64	; 0x40
    5b7c:	2214      	movs	r2, #20
    5b7e:	4904      	ldr	r1, [pc, #16]	; (5b90 <nrf_cc3xx_platform_mutex_init+0x18>)
    5b80:	4804      	ldr	r0, [pc, #16]	; (5b94 <nrf_cc3xx_platform_mutex_init+0x1c>)
    5b82:	f00a fb66 	bl	10252 <k_mem_slab_init>
                mutex_slab_buffer,
                sizeof(struct k_mutex),
                NUM_MUTEXES);

    nrf_cc3xx_platform_set_mutexes(&mutex_apis, &mutexes);
    5b86:	4904      	ldr	r1, [pc, #16]	; (5b98 <nrf_cc3xx_platform_mutex_init+0x20>)
    5b88:	4804      	ldr	r0, [pc, #16]	; (5b9c <nrf_cc3xx_platform_mutex_init+0x24>)
    5b8a:	f008 ff59 	bl	ea40 <nrf_cc3xx_platform_set_mutexes>
}
    5b8e:	bd08      	pop	{r3, pc}
    5b90:	2000ca74 	.word	0x2000ca74
    5b94:	2000ca54 	.word	0x2000ca54
    5b98:	00011b3c 	.word	0x00011b3c
    5b9c:	00011b2c 	.word	0x00011b2c

00005ba0 <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
    5ba0:	4901      	ldr	r1, [pc, #4]	; (5ba8 <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
    5ba2:	2210      	movs	r2, #16
	str	r2, [r1]
    5ba4:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
    5ba6:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
    5ba8:	e000ed10 	.word	0xe000ed10

00005bac <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
    5bac:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
    5bae:	4040      	eors	r0, r0
	msr	BASEPRI, r0
    5bb0:	f380 8811 	msr	BASEPRI, r0
	isb
    5bb4:	f3bf 8f6f 	isb	sy

	/*
	 * Wait for all memory transactions to complete before entering low
	 * power state.
	 */
	dsb
    5bb8:	f3bf 8f4f 	dsb	sy

	/* Enter low power state */
	wfi
    5bbc:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
    5bbe:	b662      	cpsie	i
	isb
    5bc0:	f3bf 8f6f 	isb	sy

	bx	lr
    5bc4:	4770      	bx	lr
    5bc6:	bf00      	nop

00005bc8 <arch_cpu_atomic_idle>:

	/*
	 * Lock PRIMASK while sleeping: wfe will still get interrupted by
	 * incoming interrupts but the CPU will not service them right away.
	 */
	cpsid	i
    5bc8:	b672      	cpsid	i
	cpsie	i
_irq_disabled:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* r1: zero, for setting BASEPRI (needs a register) */
	eors.n	r1, r1
    5bca:	4049      	eors	r1, r1

	/* unlock BASEPRI so wfe gets interrupted by incoming interrupts */
	msr	BASEPRI, r1
    5bcc:	f381 8811 	msr	BASEPRI, r1

	wfe
    5bd0:	bf20      	wfe

	msr	BASEPRI, r0
    5bd2:	f380 8811 	msr	BASEPRI, r0
	cpsie	i
    5bd6:	b662      	cpsie	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	bx	lr
    5bd8:	4770      	bx	lr
    5bda:	bf00      	nop

00005bdc <esf_dump>:
#include <kernel_arch_data.h>
#include <logging/log.h>
LOG_MODULE_DECLARE(os, CONFIG_KERNEL_LOG_LEVEL);

static void esf_dump(const z_arch_esf_t *esf)
{
    5bdc:	b570      	push	{r4, r5, r6, lr}
    5bde:	b086      	sub	sp, #24
    5be0:	4605      	mov	r5, r0
	LOG_ERR("r0/a1:  0x%08x  r1/a2:  0x%08x  r2/a3:  0x%08x",
    5be2:	4e1e      	ldr	r6, [pc, #120]	; (5c5c <esf_dump+0x80>)
    5be4:	6883      	ldr	r3, [r0, #8]
    5be6:	9305      	str	r3, [sp, #20]
    5be8:	6843      	ldr	r3, [r0, #4]
    5bea:	9304      	str	r3, [sp, #16]
    5bec:	6803      	ldr	r3, [r0, #0]
    5bee:	9303      	str	r3, [sp, #12]
    5bf0:	4b1b      	ldr	r3, [pc, #108]	; (5c60 <esf_dump+0x84>)
    5bf2:	9302      	str	r3, [sp, #8]
    5bf4:	2400      	movs	r4, #0
    5bf6:	9401      	str	r4, [sp, #4]
    5bf8:	9400      	str	r4, [sp, #0]
    5bfa:	4623      	mov	r3, r4
    5bfc:	2201      	movs	r2, #1
    5bfe:	4631      	mov	r1, r6
    5c00:	4620      	mov	r0, r4
    5c02:	f009 fa5c 	bl	f0be <z_log_msg2_runtime_create>
		esf->basic.a1, esf->basic.a2, esf->basic.a3);
	LOG_ERR("r3/a4:  0x%08x r12/ip:  0x%08x r14/lr:  0x%08x",
    5c06:	696b      	ldr	r3, [r5, #20]
    5c08:	9305      	str	r3, [sp, #20]
    5c0a:	692b      	ldr	r3, [r5, #16]
    5c0c:	9304      	str	r3, [sp, #16]
    5c0e:	68eb      	ldr	r3, [r5, #12]
    5c10:	9303      	str	r3, [sp, #12]
    5c12:	4b14      	ldr	r3, [pc, #80]	; (5c64 <esf_dump+0x88>)
    5c14:	9302      	str	r3, [sp, #8]
    5c16:	9401      	str	r4, [sp, #4]
    5c18:	9400      	str	r4, [sp, #0]
    5c1a:	4623      	mov	r3, r4
    5c1c:	2201      	movs	r2, #1
    5c1e:	4631      	mov	r1, r6
    5c20:	4620      	mov	r0, r4
    5c22:	f009 fa4c 	bl	f0be <z_log_msg2_runtime_create>
		esf->basic.a4, esf->basic.ip, esf->basic.lr);
	LOG_ERR(" xpsr:  0x%08x", esf->basic.xpsr);
    5c26:	69eb      	ldr	r3, [r5, #28]
    5c28:	9303      	str	r3, [sp, #12]
    5c2a:	4b0f      	ldr	r3, [pc, #60]	; (5c68 <esf_dump+0x8c>)
    5c2c:	9302      	str	r3, [sp, #8]
    5c2e:	9401      	str	r4, [sp, #4]
    5c30:	9400      	str	r4, [sp, #0]
    5c32:	4623      	mov	r3, r4
    5c34:	2201      	movs	r2, #1
    5c36:	4631      	mov	r1, r6
    5c38:	4620      	mov	r0, r4
    5c3a:	f009 fa40 	bl	f0be <z_log_msg2_runtime_create>
	}

	LOG_ERR("EXC_RETURN: 0x%0x", esf->extra_info.exc_return);

#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	LOG_ERR("Faulting instruction address (r15/pc): 0x%08x",
    5c3e:	69ab      	ldr	r3, [r5, #24]
    5c40:	9303      	str	r3, [sp, #12]
    5c42:	4b0a      	ldr	r3, [pc, #40]	; (5c6c <esf_dump+0x90>)
    5c44:	9302      	str	r3, [sp, #8]
    5c46:	9401      	str	r4, [sp, #4]
    5c48:	9400      	str	r4, [sp, #0]
    5c4a:	4623      	mov	r3, r4
    5c4c:	2201      	movs	r2, #1
    5c4e:	4631      	mov	r1, r6
    5c50:	4620      	mov	r0, r4
    5c52:	f009 fa34 	bl	f0be <z_log_msg2_runtime_create>
		esf->basic.pc);
}
    5c56:	b006      	add	sp, #24
    5c58:	bd70      	pop	{r4, r5, r6, pc}
    5c5a:	bf00      	nop
    5c5c:	00010d38 	.word	0x00010d38
    5c60:	00011b50 	.word	0x00011b50
    5c64:	00011b80 	.word	0x00011b80
    5c68:	00011bb0 	.word	0x00011bb0
    5c6c:	00011bc0 	.word	0x00011bc0

00005c70 <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
    5c70:	b240      	sxtb	r0, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
    5c72:	2800      	cmp	r0, #0
    5c74:	db07      	blt.n	5c86 <arch_irq_enable+0x16>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    5c76:	f000 021f 	and.w	r2, r0, #31
    5c7a:	0940      	lsrs	r0, r0, #5
    5c7c:	2301      	movs	r3, #1
    5c7e:	4093      	lsls	r3, r2
    5c80:	4a01      	ldr	r2, [pc, #4]	; (5c88 <arch_irq_enable+0x18>)
    5c82:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
}
    5c86:	4770      	bx	lr
    5c88:	e000e100 	.word	0xe000e100

00005c8c <arch_irq_is_enabled>:
	NVIC_DisableIRQ((IRQn_Type)irq);
}

int arch_irq_is_enabled(unsigned int irq)
{
	return NVIC->ISER[REG_FROM_IRQ(irq)] & BIT(BIT_FROM_IRQ(irq));
    5c8c:	0942      	lsrs	r2, r0, #5
    5c8e:	4b05      	ldr	r3, [pc, #20]	; (5ca4 <arch_irq_is_enabled+0x18>)
    5c90:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    5c94:	f000 001f 	and.w	r0, r0, #31
    5c98:	2301      	movs	r3, #1
    5c9a:	fa03 f000 	lsl.w	r0, r3, r0
}
    5c9e:	4010      	ands	r0, r2
    5ca0:	4770      	bx	lr
    5ca2:	bf00      	nop
    5ca4:	e000e100 	.word	0xe000e100

00005ca8 <z_arm_irq_priority_set>:
 * The priority is verified if ASSERT_ON is enabled. The maximum number
 * of priority levels is a little complex, as there are some hardware
 * priority levels which are reserved.
 */
void z_arm_irq_priority_set(unsigned int irq, unsigned int prio, uint32_t flags)
{
    5ca8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5caa:	4604      	mov	r4, r0
	 * via flags
	 */
	if (IS_ENABLED(CONFIG_ZERO_LATENCY_IRQS) && (flags & IRQ_ZERO_LATENCY)) {
		prio = _EXC_ZERO_LATENCY_IRQS_PRIO;
	} else {
		prio += _IRQ_PRIO_OFFSET;
    5cac:	1c4d      	adds	r5, r1, #1
	/* The last priority level is also used by PendSV exception, but
	 * allow other interrupts to use the same level, even if it ends up
	 * affecting performance (can still be useful on systems with a
	 * reduced set of priorities, like Cortex-M0/M0+).
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
    5cae:	2d07      	cmp	r5, #7
    5cb0:	d80b      	bhi.n	5cca <z_arm_irq_priority_set+0x22>
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
    5cb2:	b260      	sxtb	r0, r4
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
    5cb4:	2800      	cmp	r0, #0
    5cb6:	db1b      	blt.n	5cf0 <z_arm_irq_priority_set+0x48>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    5cb8:	016d      	lsls	r5, r5, #5
    5cba:	b2ed      	uxtb	r5, r5
    5cbc:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
    5cc0:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
    5cc4:	f880 5300 	strb.w	r5, [r0, #768]	; 0x300
}
    5cc8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5cca:	460e      	mov	r6, r1
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
    5ccc:	4f0c      	ldr	r7, [pc, #48]	; (5d00 <z_arm_irq_priority_set+0x58>)
    5cce:	2357      	movs	r3, #87	; 0x57
    5cd0:	463a      	mov	r2, r7
    5cd2:	490c      	ldr	r1, [pc, #48]	; (5d04 <z_arm_irq_priority_set+0x5c>)
    5cd4:	480c      	ldr	r0, [pc, #48]	; (5d08 <z_arm_irq_priority_set+0x60>)
    5cd6:	f009 f93e 	bl	ef56 <assert_print>
    5cda:	2307      	movs	r3, #7
    5cdc:	4622      	mov	r2, r4
    5cde:	4631      	mov	r1, r6
    5ce0:	480a      	ldr	r0, [pc, #40]	; (5d0c <z_arm_irq_priority_set+0x64>)
    5ce2:	f009 f938 	bl	ef56 <assert_print>
    5ce6:	2157      	movs	r1, #87	; 0x57
    5ce8:	4638      	mov	r0, r7
    5cea:	f009 f92d 	bl	ef48 <assert_post_action>
    5cee:	e7e0      	b.n	5cb2 <z_arm_irq_priority_set+0xa>
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    5cf0:	f000 000f 	and.w	r0, r0, #15
    5cf4:	016d      	lsls	r5, r5, #5
    5cf6:	b2ed      	uxtb	r5, r5
    5cf8:	4b05      	ldr	r3, [pc, #20]	; (5d10 <z_arm_irq_priority_set+0x68>)
    5cfa:	541d      	strb	r5, [r3, r0]
}
    5cfc:	e7e4      	b.n	5cc8 <z_arm_irq_priority_set+0x20>
    5cfe:	bf00      	nop
    5d00:	00011bf0 	.word	0x00011bf0
    5d04:	00011c28 	.word	0x00011c28
    5d08:	00011324 	.word	0x00011324
    5d0c:	00011c44 	.word	0x00011c44
    5d10:	e000ed14 	.word	0xe000ed14

00005d14 <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
    5d14:	bf30      	wfi
    b z_SysNmiOnReset
    5d16:	f7ff bffd 	b.w	5d14 <z_SysNmiOnReset>
    5d1a:	bf00      	nop

00005d1c <z_arm_prep_c>:
 *
 * This routine prepares for the execution of and runs C code.
 *
 */
void z_arm_prep_c(void)
{
    5d1c:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    5d1e:	4b0b      	ldr	r3, [pc, #44]	; (5d4c <z_arm_prep_c+0x30>)
    5d20:	4a0b      	ldr	r2, [pc, #44]	; (5d50 <z_arm_prep_c+0x34>)
    5d22:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
    5d26:	609a      	str	r2, [r3, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
    5d28:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    5d2c:	f3bf 8f6f 	isb	sy
	SCB->CPACR &= (~(CPACR_CP10_Msk | CPACR_CP11_Msk));
    5d30:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    5d34:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    5d38:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
    5d3c:	f004 fade 	bl	a2fc <z_bss_zero>
	z_data_copy();
    5d40:	f006 fca4 	bl	c68c <z_data_copy>
#if ((defined(CONFIG_ARMV7_R) || defined(CONFIG_ARMV7_A)) && defined(CONFIG_INIT_STACKS))
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
    5d44:	f000 fc72 	bl	662c <z_arm_interrupt_init>
	z_cstart();
    5d48:	f004 fb36 	bl	a3b8 <z_cstart>
    5d4c:	e000ed00 	.word	0xe000ed00
    5d50:	00000000 	.word	0x00000000

00005d54 <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
    5d54:	4a0a      	ldr	r2, [pc, #40]	; (5d80 <arch_swap+0x2c>)
    5d56:	6893      	ldr	r3, [r2, #8]
    5d58:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
	_current->arch.swap_return_value = _k_neg_eagain;
    5d5c:	4909      	ldr	r1, [pc, #36]	; (5d84 <arch_swap+0x30>)
    5d5e:	6809      	ldr	r1, [r1, #0]
    5d60:	f8c3 10ac 	str.w	r1, [r3, #172]	; 0xac

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    5d64:	4908      	ldr	r1, [pc, #32]	; (5d88 <arch_swap+0x34>)
    5d66:	684b      	ldr	r3, [r1, #4]
    5d68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    5d6c:	604b      	str	r3, [r1, #4]
    5d6e:	2300      	movs	r3, #0
    5d70:	f383 8811 	msr	BASEPRI, r3
    5d74:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
    5d78:	6893      	ldr	r3, [r2, #8]
}
    5d7a:	f8d3 00ac 	ldr.w	r0, [r3, #172]	; 0xac
    5d7e:	4770      	bx	lr
    5d80:	2000d4dc 	.word	0x2000d4dc
    5d84:	00012964 	.word	0x00012964
    5d88:	e000ed00 	.word	0xe000ed00

00005d8c <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_INSTRUMENT_THREAD_SWITCHING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
    5d8c:	4913      	ldr	r1, [pc, #76]	; (5ddc <z_arm_pendsv+0x50>)
    ldr r2, [r1, #_kernel_offset_to_current]
    5d8e:	688a      	ldr	r2, [r1, #8]
    /* Store LSB of LR (EXC_RETURN) to the thread's 'mode' word. */
    strb lr, [r2, #_thread_offset_to_mode_exc_return]
#endif

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
    5d90:	f04f 0030 	mov.w	r0, #48	; 0x30
    add r0, r2
    5d94:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
    5d96:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
    5d9a:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    5d9e:	2020      	movs	r0, #32
    msr BASEPRI_MAX, r0
    5da0:	f380 8812 	msr	BASEPRI_MAX, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
    5da4:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
    5da8:	4f0d      	ldr	r7, [pc, #52]	; (5de0 <z_arm_pendsv+0x54>)
    ldr v3, =_SCS_ICSR_UNPENDSV
    5daa:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
    5dae:	69ca      	ldr	r2, [r1, #28]

    str r2, [r1, #_kernel_offset_to_current]
    5db0:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
    5db2:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
    5db4:	f8d2 00a8 	ldr.w	r0, [r2, #168]	; 0xa8
    movs r3, #0
    5db8:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
    5dba:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
    5dbe:	f380 8811 	msr	BASEPRI, r0
    isb
#endif

#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
    /* Re-program dynamic memory map */
    push {r2,lr}
    5dc2:	b504      	push	{r2, lr}
    mov r0, r2 /* _current thread */
    5dc4:	4610      	mov	r0, r2
    bl z_arm_configure_dynamic_mpu_regions
    5dc6:	f000 fcdb 	bl	6780 <z_arm_configure_dynamic_mpu_regions>
    pop {r2,lr}
    5dca:	e8bd 4004 	ldmia.w	sp!, {r2, lr}
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
    5dce:	f102 0030 	add.w	r0, r2, #48	; 0x30
    ldmia r0, {v1-v8, ip}
    5dd2:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
    5dd6:	f38c 8809 	msr	PSP, ip

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (z_arm_{exc,int}_exit, or z_arm_svc)
     */
    bx lr
    5dda:	4770      	bx	lr
    ldr r1, =_kernel
    5ddc:	2000d4dc 	.word	0x2000d4dc
    ldr v4, =_SCS_ICSR
    5de0:	e000ed04 	.word	0xe000ed04

00005de4 <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #_EXC_RETURN_SPSEL_Msk /* did we come from thread mode ? */
    5de4:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
    5de8:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
    5dea:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
    5dee:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
    5df2:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
    5df4:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
    5df8:	2902      	cmp	r1, #2
    beq _oops
    5dfa:	d0ff      	beq.n	5dfc <_oops>

00005dfc <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
    5dfc:	b501      	push	{r0, lr}
    bl z_do_kernel_oops
    5dfe:	f009 f979 	bl	f0f4 <z_do_kernel_oops>
    /* return from SVC exception is done here */
    pop {r0, pc}
    5e02:	bd01      	pop	{r0, pc}

00005e04 <arch_new_thread>:
 * of the ESF.
 */
void arch_new_thread(struct k_thread *thread, k_thread_stack_t *stack,
		     char *stack_ptr, k_thread_entry_t entry,
		     void *p1, void *p2, void *p3)
{
    5e04:	b410      	push	{r4}
		thread->stack_info.size -= FP_GUARD_EXTRA_SIZE;
	}
#endif /* FP_GUARD_EXTRA_SIZE */
#endif /* CONFIG_MPU_STACK_GUARD */

	iframe = Z_STACK_PTR_TO_FRAME(struct __basic_sf, stack_ptr);
    5e06:	f1a2 0420 	sub.w	r4, r2, #32
		iframe->pc = (uint32_t)arch_user_mode_enter;
	} else {
		iframe->pc = (uint32_t)z_thread_entry;
	}
#else
	iframe->pc = (uint32_t)z_thread_entry;
    5e0a:	490e      	ldr	r1, [pc, #56]	; (5e44 <arch_new_thread+0x40>)
    5e0c:	f842 1c08 	str.w	r1, [r2, #-8]
#endif

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
    5e10:	f021 0101 	bic.w	r1, r1, #1
    5e14:	f842 1c08 	str.w	r1, [r2, #-8]
#endif
	iframe->a1 = (uint32_t)entry;
    5e18:	f842 3c20 	str.w	r3, [r2, #-32]
	iframe->a2 = (uint32_t)p1;
    5e1c:	9b01      	ldr	r3, [sp, #4]
    5e1e:	f842 3c1c 	str.w	r3, [r2, #-28]
	iframe->a3 = (uint32_t)p2;
    5e22:	9b02      	ldr	r3, [sp, #8]
    5e24:	f842 3c18 	str.w	r3, [r2, #-24]
	iframe->a4 = (uint32_t)p3;
    5e28:	9b03      	ldr	r3, [sp, #12]
    5e2a:	f842 3c14 	str.w	r3, [r2, #-20]

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
    5e2e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    5e32:	f842 3c04 	str.w	r3, [r2, #-4]
#if defined(CONFIG_COMPILER_ISA_THUMB2)
	iframe->xpsr |= T_BIT;
#endif /* CONFIG_COMPILER_ISA_THUMB2 */
#endif /* CONFIG_CPU_CORTEX_M */

	thread->callee_saved.psp = (uint32_t)iframe;
    5e36:	6504      	str	r4, [r0, #80]	; 0x50
	thread->arch.basepri = 0;
    5e38:	2300      	movs	r3, #0
    5e3a:	f8c0 30a8 	str.w	r3, [r0, #168]	; 0xa8
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
    5e3e:	bc10      	pop	{r4}
    5e40:	4770      	bx	lr
    5e42:	bf00      	nop
    5e44:	0000ee99 	.word	0x0000ee99

00005e48 <z_check_thread_stack_fail>:
 *         thread stack corruption, otherwise return 0.
 */
uint32_t z_check_thread_stack_fail(const uint32_t fault_addr, const uint32_t psp)
{
#if defined(CONFIG_MULTITHREADING)
	const struct k_thread *thread = _current;
    5e48:	4b12      	ldr	r3, [pc, #72]	; (5e94 <z_check_thread_stack_fail+0x4c>)
    5e4a:	689a      	ldr	r2, [r3, #8]

	if (thread == NULL) {
    5e4c:	b302      	cbz	r2, 5e90 <z_check_thread_stack_fail+0x48>
			return thread->stack_info.start;
		}
	}
#else /* CONFIG_USERSPACE */
#if defined(CONFIG_MULTITHREADING)
	if (IS_MPU_GUARD_VIOLATION(thread->stack_info.start - guard_len,
    5e4e:	f110 0f16 	cmn.w	r0, #22
    5e52:	d011      	beq.n	5e78 <z_check_thread_stack_fail+0x30>
    5e54:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
    5e58:	f1a3 0c20 	sub.w	ip, r3, #32
    5e5c:	4584      	cmp	ip, r0
    5e5e:	d805      	bhi.n	5e6c <z_check_thread_stack_fail+0x24>
    5e60:	4283      	cmp	r3, r0
    5e62:	d905      	bls.n	5e70 <z_check_thread_stack_fail+0x28>
    5e64:	428b      	cmp	r3, r1
    5e66:	d805      	bhi.n	5e74 <z_check_thread_stack_fail+0x2c>
    5e68:	2100      	movs	r1, #0
    5e6a:	e00b      	b.n	5e84 <z_check_thread_stack_fail+0x3c>
    5e6c:	2100      	movs	r1, #0
    5e6e:	e009      	b.n	5e84 <z_check_thread_stack_fail+0x3c>
    5e70:	2100      	movs	r1, #0
    5e72:	e007      	b.n	5e84 <z_check_thread_stack_fail+0x3c>
    5e74:	2101      	movs	r1, #1
    5e76:	e005      	b.n	5e84 <z_check_thread_stack_fail+0x3c>
    5e78:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
    5e7c:	428b      	cmp	r3, r1
    5e7e:	bf94      	ite	ls
    5e80:	2100      	movls	r1, #0
    5e82:	2101      	movhi	r1, #1
    5e84:	b909      	cbnz	r1, 5e8a <z_check_thread_stack_fail+0x42>
		return (uint32_t)Z_THREAD_STACK_BUFFER(z_main_stack);
	}
#endif
#endif /* CONFIG_USERSPACE */

	return 0;
    5e86:	2000      	movs	r0, #0
}
    5e88:	4770      	bx	lr
		return thread->stack_info.start;
    5e8a:	f8d2 0098 	ldr.w	r0, [r2, #152]	; 0x98
    5e8e:	4770      	bx	lr
		return 0;
    5e90:	2000      	movs	r0, #0
    5e92:	4770      	bx	lr
    5e94:	2000d4dc 	.word	0x2000d4dc

00005e98 <arch_switch_to_main_thread>:
#endif /* CONFIG_FPU */
}

void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
    5e98:	b508      	push	{r3, lr}
    5e9a:	460d      	mov	r5, r1
    5e9c:	4614      	mov	r4, r2
	z_arm_prepare_switch_to_main();

	_current = main_thread;
    5e9e:	4b08      	ldr	r3, [pc, #32]	; (5ec0 <arch_switch_to_main_thread+0x28>)
    5ea0:	6098      	str	r0, [r3, #8]
#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
	/*
	 * If stack protection is enabled, make sure to set it
	 * before jumping to thread entry function
	 */
	z_arm_configure_dynamic_mpu_regions(main_thread);
    5ea2:	f000 fc6d 	bl	6780 <z_arm_configure_dynamic_mpu_regions>

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
    5ea6:	4620      	mov	r0, r4
    5ea8:	f385 8809 	msr	PSP, r5
    5eac:	2100      	movs	r1, #0
    5eae:	b663      	cpsie	if
    5eb0:	f381 8811 	msr	BASEPRI, r1
    5eb4:	f3bf 8f6f 	isb	sy
    5eb8:	2200      	movs	r2, #0
    5eba:	2300      	movs	r3, #0
    5ebc:	f008 ffec 	bl	ee98 <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
    5ec0:	2000d4dc 	.word	0x2000d4dc

00005ec4 <_isr_wrapper>:
 *
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
    5ec4:	b501      	push	{r0, lr}
	 * Disable interrupts to prevent nesting while exiting idle state. This
	 * is only necessary for the Cortex-M because it is the only ARM
	 * architecture variant that automatically enables interrupts when
	 * entering an ISR.
	 */
	cpsid i  /* PRIMASK = 1 */
    5ec6:	b672      	cpsid	i
#endif

	/* is this a wakeup from idle ? */
	ldr r2, =_kernel
    5ec8:	4a0b      	ldr	r2, [pc, #44]	; (5ef8 <_isr_wrapper+0x34>)
	/* requested idle duration, in ticks */
	ldr r0, [r2, #_kernel_offset_to_idle]
    5eca:	6990      	ldr	r0, [r2, #24]
	cmp r0, #0
    5ecc:	2800      	cmp	r0, #0
	str r1, [r2, #_kernel_offset_to_idle]
	bl z_pm_save_idle_exit
_idle_state_cleared:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	ittt ne
    5ece:	bf1e      	ittt	ne
	movne	r1, #0
    5ed0:	2100      	movne	r1, #0
		/* clear kernel idle state */
		strne	r1, [r2, #_kernel_offset_to_idle]
    5ed2:	6191      	strne	r1, [r2, #24]
		blne	z_pm_save_idle_exit
    5ed4:	f00a f9f5 	blne	102c2 <z_pm_save_idle_exit>
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
	cpsie i		/* re-enable interrupts (PRIMASK = 0) */
    5ed8:	b662      	cpsie	i
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
    5eda:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
    5ede:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
    5ee2:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
    5ee6:	4905      	ldr	r1, [pc, #20]	; (5efc <_isr_wrapper+0x38>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
    5ee8:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
    5eea:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
    5eec:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
    5eee:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
    5ef2:	4903      	ldr	r1, [pc, #12]	; (5f00 <_isr_wrapper+0x3c>)
	bx r1
    5ef4:	4708      	bx	r1
    5ef6:	0000      	.short	0x0000
	ldr r2, =_kernel
    5ef8:	2000d4dc 	.word	0x2000d4dc
	ldr r1, =_sw_isr_table
    5efc:	00010b90 	.word	0x00010b90
	ldr r1, =z_arm_int_exit
    5f00:	00005f05 	.word	0x00005f05

00005f04 <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
    5f04:	4b04      	ldr	r3, [pc, #16]	; (5f18 <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
    5f06:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
    5f08:	69d8      	ldr	r0, [r3, #28]
	cmp r0, r1
    5f0a:	4288      	cmp	r0, r1
	beq _EXIT_EXC
    5f0c:	d003      	beq.n	5f16 <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
    5f0e:	4903      	ldr	r1, [pc, #12]	; (5f1c <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
    5f10:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
    5f14:	600a      	str	r2, [r1, #0]

00005f16 <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
    5f16:	4770      	bx	lr
	ldr r3, =_kernel
    5f18:	2000d4dc 	.word	0x2000d4dc
	ldr r1, =_SCS_ICSR
    5f1c:	e000ed04 	.word	0xe000ed04

00005f20 <bus_fault>:
 *
 * @return error code to identify the fatal error reason.
 *
 */
static int bus_fault(z_arch_esf_t *esf, int from_hard_fault, bool *recoverable)
{
    5f20:	b570      	push	{r4, r5, r6, lr}
    5f22:	b084      	sub	sp, #16
    5f24:	4605      	mov	r5, r0
    5f26:	460e      	mov	r6, r1
    5f28:	4614      	mov	r4, r2
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** BUS FAULT *****");
    5f2a:	4b47      	ldr	r3, [pc, #284]	; (6048 <bus_fault+0x128>)
    5f2c:	9302      	str	r3, [sp, #8]
    5f2e:	2000      	movs	r0, #0
    5f30:	9001      	str	r0, [sp, #4]
    5f32:	9000      	str	r0, [sp, #0]
    5f34:	4603      	mov	r3, r0
    5f36:	2201      	movs	r2, #1
    5f38:	4944      	ldr	r1, [pc, #272]	; (604c <bus_fault+0x12c>)
    5f3a:	f009 f8ef 	bl	f11c <z_log_msg2_runtime_create>

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    5f3e:	4b44      	ldr	r3, [pc, #272]	; (6050 <bus_fault+0x130>)
    5f40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    5f42:	f413 5f80 	tst.w	r3, #4096	; 0x1000
    5f46:	d125      	bne.n	5f94 <bus_fault+0x74>
		PR_FAULT_INFO("  Stacking error");
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
    5f48:	4b41      	ldr	r3, [pc, #260]	; (6050 <bus_fault+0x130>)
    5f4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    5f4c:	f413 6f00 	tst.w	r3, #2048	; 0x800
    5f50:	d12b      	bne.n	5faa <bus_fault+0x8a>
		PR_FAULT_INFO("  Unstacking error");
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
    5f52:	4b3f      	ldr	r3, [pc, #252]	; (6050 <bus_fault+0x130>)
    5f54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    5f56:	f413 7f00 	tst.w	r3, #512	; 0x200
    5f5a:	d131      	bne.n	5fc0 <bus_fault+0xa0>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
			}
		}
	}
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
    5f5c:	4b3c      	ldr	r3, [pc, #240]	; (6050 <bus_fault+0x130>)
    5f5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    5f60:	f413 6f80 	tst.w	r3, #1024	; 0x400
    5f64:	d14f      	bne.n	6006 <bus_fault+0xe6>
		PR_FAULT_INFO("  Imprecise data bus error");
	}
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
    5f66:	4b3a      	ldr	r3, [pc, #232]	; (6050 <bus_fault+0x130>)
    5f68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    5f6a:	f413 7f80 	tst.w	r3, #256	; 0x100
    5f6e:	d155      	bne.n	601c <bus_fault+0xfc>
		PR_FAULT_INFO("  Instruction bus error");
#if !defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	}
#else
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
    5f70:	4b37      	ldr	r3, [pc, #220]	; (6050 <bus_fault+0x130>)
    5f72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    5f74:	f413 5f00 	tst.w	r3, #8192	; 0x2000
    5f78:	d15b      	bne.n	6032 <bus_fault+0x112>
		SYSMPU->CESR &= ~sperr;
	}
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    5f7a:	4a35      	ldr	r2, [pc, #212]	; (6050 <bus_fault+0x130>)
    5f7c:	6a93      	ldr	r3, [r2, #40]	; 0x28
    5f7e:	f443 437f 	orr.w	r3, r3, #65280	; 0xff00
    5f82:	6293      	str	r3, [r2, #40]	; 0x28

	*recoverable = memory_fault_recoverable(esf, true);
    5f84:	2101      	movs	r1, #1
    5f86:	4628      	mov	r0, r5
    5f88:	f009 f8c6 	bl	f118 <memory_fault_recoverable>
    5f8c:	7020      	strb	r0, [r4, #0]

	return reason;
}
    5f8e:	2000      	movs	r0, #0
    5f90:	b004      	add	sp, #16
    5f92:	bd70      	pop	{r4, r5, r6, pc}
		PR_FAULT_INFO("  Stacking error");
    5f94:	4b2f      	ldr	r3, [pc, #188]	; (6054 <bus_fault+0x134>)
    5f96:	9302      	str	r3, [sp, #8]
    5f98:	2000      	movs	r0, #0
    5f9a:	9001      	str	r0, [sp, #4]
    5f9c:	9000      	str	r0, [sp, #0]
    5f9e:	4603      	mov	r3, r0
    5fa0:	2201      	movs	r2, #1
    5fa2:	492a      	ldr	r1, [pc, #168]	; (604c <bus_fault+0x12c>)
    5fa4:	f009 f8ba 	bl	f11c <z_log_msg2_runtime_create>
    5fa8:	e7ce      	b.n	5f48 <bus_fault+0x28>
		PR_FAULT_INFO("  Unstacking error");
    5faa:	4b2b      	ldr	r3, [pc, #172]	; (6058 <bus_fault+0x138>)
    5fac:	9302      	str	r3, [sp, #8]
    5fae:	2000      	movs	r0, #0
    5fb0:	9001      	str	r0, [sp, #4]
    5fb2:	9000      	str	r0, [sp, #0]
    5fb4:	4603      	mov	r3, r0
    5fb6:	2201      	movs	r2, #1
    5fb8:	4924      	ldr	r1, [pc, #144]	; (604c <bus_fault+0x12c>)
    5fba:	f009 f8af 	bl	f11c <z_log_msg2_runtime_create>
    5fbe:	e7c8      	b.n	5f52 <bus_fault+0x32>
		PR_FAULT_INFO("  Precise data bus error");
    5fc0:	4b26      	ldr	r3, [pc, #152]	; (605c <bus_fault+0x13c>)
    5fc2:	9302      	str	r3, [sp, #8]
    5fc4:	2000      	movs	r0, #0
    5fc6:	9001      	str	r0, [sp, #4]
    5fc8:	9000      	str	r0, [sp, #0]
    5fca:	4603      	mov	r3, r0
    5fcc:	2201      	movs	r2, #1
    5fce:	491f      	ldr	r1, [pc, #124]	; (604c <bus_fault+0x12c>)
    5fd0:	f009 f8a4 	bl	f11c <z_log_msg2_runtime_create>
		STORE_xFAR(bfar, SCB->BFAR);
    5fd4:	4b1e      	ldr	r3, [pc, #120]	; (6050 <bus_fault+0x130>)
    5fd6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
    5fd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    5fda:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    5fde:	d0bd      	beq.n	5f5c <bus_fault+0x3c>
			PR_EXC("  BFAR Address: 0x%x", bfar);
    5fe0:	9203      	str	r2, [sp, #12]
    5fe2:	4b1f      	ldr	r3, [pc, #124]	; (6060 <bus_fault+0x140>)
    5fe4:	9302      	str	r3, [sp, #8]
    5fe6:	2000      	movs	r0, #0
    5fe8:	9001      	str	r0, [sp, #4]
    5fea:	9000      	str	r0, [sp, #0]
    5fec:	4603      	mov	r3, r0
    5fee:	2201      	movs	r2, #1
    5ff0:	4916      	ldr	r1, [pc, #88]	; (604c <bus_fault+0x12c>)
    5ff2:	f009 f893 	bl	f11c <z_log_msg2_runtime_create>
			if (from_hard_fault != 0) {
    5ff6:	2e00      	cmp	r6, #0
    5ff8:	d0b0      	beq.n	5f5c <bus_fault+0x3c>
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
    5ffa:	4a15      	ldr	r2, [pc, #84]	; (6050 <bus_fault+0x130>)
    5ffc:	6a93      	ldr	r3, [r2, #40]	; 0x28
    5ffe:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    6002:	6293      	str	r3, [r2, #40]	; 0x28
    6004:	e7aa      	b.n	5f5c <bus_fault+0x3c>
		PR_FAULT_INFO("  Imprecise data bus error");
    6006:	4b17      	ldr	r3, [pc, #92]	; (6064 <bus_fault+0x144>)
    6008:	9302      	str	r3, [sp, #8]
    600a:	2000      	movs	r0, #0
    600c:	9001      	str	r0, [sp, #4]
    600e:	9000      	str	r0, [sp, #0]
    6010:	4603      	mov	r3, r0
    6012:	2201      	movs	r2, #1
    6014:	490d      	ldr	r1, [pc, #52]	; (604c <bus_fault+0x12c>)
    6016:	f009 f881 	bl	f11c <z_log_msg2_runtime_create>
    601a:	e7a4      	b.n	5f66 <bus_fault+0x46>
		PR_FAULT_INFO("  Instruction bus error");
    601c:	4b12      	ldr	r3, [pc, #72]	; (6068 <bus_fault+0x148>)
    601e:	9302      	str	r3, [sp, #8]
    6020:	2000      	movs	r0, #0
    6022:	9001      	str	r0, [sp, #4]
    6024:	9000      	str	r0, [sp, #0]
    6026:	4603      	mov	r3, r0
    6028:	2201      	movs	r2, #1
    602a:	4908      	ldr	r1, [pc, #32]	; (604c <bus_fault+0x12c>)
    602c:	f009 f876 	bl	f11c <z_log_msg2_runtime_create>
    6030:	e7a3      	b.n	5f7a <bus_fault+0x5a>
		PR_FAULT_INFO("  Floating-point lazy state preservation error");
    6032:	4b0e      	ldr	r3, [pc, #56]	; (606c <bus_fault+0x14c>)
    6034:	9302      	str	r3, [sp, #8]
    6036:	2000      	movs	r0, #0
    6038:	9001      	str	r0, [sp, #4]
    603a:	9000      	str	r0, [sp, #0]
    603c:	4603      	mov	r3, r0
    603e:	2201      	movs	r2, #1
    6040:	4902      	ldr	r1, [pc, #8]	; (604c <bus_fault+0x12c>)
    6042:	f009 f86b 	bl	f11c <z_log_msg2_runtime_create>
    6046:	e798      	b.n	5f7a <bus_fault+0x5a>
    6048:	00011c84 	.word	0x00011c84
    604c:	00010d38 	.word	0x00010d38
    6050:	e000ed00 	.word	0xe000ed00
    6054:	00011c9c 	.word	0x00011c9c
    6058:	00011cb0 	.word	0x00011cb0
    605c:	00011cc4 	.word	0x00011cc4
    6060:	00011ce0 	.word	0x00011ce0
    6064:	00011cf8 	.word	0x00011cf8
    6068:	00011d14 	.word	0x00011d14
    606c:	00011d2c 	.word	0x00011d2c

00006070 <usage_fault>:
 * See z_arm_fault_dump() for example.
 *
 * @return error code to identify the fatal error reason
 */
static uint32_t usage_fault(const z_arch_esf_t *esf)
{
    6070:	b500      	push	{lr}
    6072:	b085      	sub	sp, #20
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** USAGE FAULT *****");
    6074:	4b3a      	ldr	r3, [pc, #232]	; (6160 <usage_fault+0xf0>)
    6076:	9302      	str	r3, [sp, #8]
    6078:	2000      	movs	r0, #0
    607a:	9001      	str	r0, [sp, #4]
    607c:	9000      	str	r0, [sp, #0]
    607e:	4603      	mov	r3, r0
    6080:	2201      	movs	r2, #1
    6082:	4938      	ldr	r1, [pc, #224]	; (6164 <usage_fault+0xf4>)
    6084:	f009 f84a 	bl	f11c <z_log_msg2_runtime_create>

	/* bits are sticky: they stack and must be reset */
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    6088:	4b37      	ldr	r3, [pc, #220]	; (6168 <usage_fault+0xf8>)
    608a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    608c:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
    6090:	d123      	bne.n	60da <usage_fault+0x6a>
		PR_FAULT_INFO("  Division by zero");
	}
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    6092:	4b35      	ldr	r3, [pc, #212]	; (6168 <usage_fault+0xf8>)
    6094:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    6096:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
    609a:	d129      	bne.n	60f0 <usage_fault+0x80>
		 */
		reason = K_ERR_STACK_CHK_FAIL;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
	}
#endif /* CONFIG_ARMV8_M_MAINLINE */
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    609c:	4b32      	ldr	r3, [pc, #200]	; (6168 <usage_fault+0xf8>)
    609e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    60a0:	f413 2f00 	tst.w	r3, #524288	; 0x80000
    60a4:	d12f      	bne.n	6106 <usage_fault+0x96>
		PR_FAULT_INFO("  No coprocessor instructions");
	}
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    60a6:	4b30      	ldr	r3, [pc, #192]	; (6168 <usage_fault+0xf8>)
    60a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    60aa:	f413 2f80 	tst.w	r3, #262144	; 0x40000
    60ae:	d135      	bne.n	611c <usage_fault+0xac>
		PR_FAULT_INFO("  Illegal load of EXC_RETURN into PC");
	}
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    60b0:	4b2d      	ldr	r3, [pc, #180]	; (6168 <usage_fault+0xf8>)
    60b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    60b4:	f413 3f00 	tst.w	r3, #131072	; 0x20000
    60b8:	d13b      	bne.n	6132 <usage_fault+0xc2>
		PR_FAULT_INFO("  Illegal use of the EPSR");
	}
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    60ba:	4b2b      	ldr	r3, [pc, #172]	; (6168 <usage_fault+0xf8>)
    60bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    60be:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    60c2:	d141      	bne.n	6148 <usage_fault+0xd8>
		PR_FAULT_INFO("  Attempt to execute undefined instruction");
	}

	/* clear UFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    60c4:	4a28      	ldr	r2, [pc, #160]	; (6168 <usage_fault+0xf8>)
    60c6:	6a93      	ldr	r3, [r2, #40]	; 0x28
    60c8:	ea6f 4303 	mvn.w	r3, r3, lsl #16
    60cc:	ea6f 4313 	mvn.w	r3, r3, lsr #16
    60d0:	6293      	str	r3, [r2, #40]	; 0x28

	return reason;
}
    60d2:	2000      	movs	r0, #0
    60d4:	b005      	add	sp, #20
    60d6:	f85d fb04 	ldr.w	pc, [sp], #4
		PR_FAULT_INFO("  Division by zero");
    60da:	4b24      	ldr	r3, [pc, #144]	; (616c <usage_fault+0xfc>)
    60dc:	9302      	str	r3, [sp, #8]
    60de:	2000      	movs	r0, #0
    60e0:	9001      	str	r0, [sp, #4]
    60e2:	9000      	str	r0, [sp, #0]
    60e4:	4603      	mov	r3, r0
    60e6:	2201      	movs	r2, #1
    60e8:	491e      	ldr	r1, [pc, #120]	; (6164 <usage_fault+0xf4>)
    60ea:	f009 f817 	bl	f11c <z_log_msg2_runtime_create>
    60ee:	e7d0      	b.n	6092 <usage_fault+0x22>
		PR_FAULT_INFO("  Unaligned memory access");
    60f0:	4b1f      	ldr	r3, [pc, #124]	; (6170 <usage_fault+0x100>)
    60f2:	9302      	str	r3, [sp, #8]
    60f4:	2000      	movs	r0, #0
    60f6:	9001      	str	r0, [sp, #4]
    60f8:	9000      	str	r0, [sp, #0]
    60fa:	4603      	mov	r3, r0
    60fc:	2201      	movs	r2, #1
    60fe:	4919      	ldr	r1, [pc, #100]	; (6164 <usage_fault+0xf4>)
    6100:	f009 f80c 	bl	f11c <z_log_msg2_runtime_create>
    6104:	e7ca      	b.n	609c <usage_fault+0x2c>
		PR_FAULT_INFO("  No coprocessor instructions");
    6106:	4b1b      	ldr	r3, [pc, #108]	; (6174 <usage_fault+0x104>)
    6108:	9302      	str	r3, [sp, #8]
    610a:	2000      	movs	r0, #0
    610c:	9001      	str	r0, [sp, #4]
    610e:	9000      	str	r0, [sp, #0]
    6110:	4603      	mov	r3, r0
    6112:	2201      	movs	r2, #1
    6114:	4913      	ldr	r1, [pc, #76]	; (6164 <usage_fault+0xf4>)
    6116:	f009 f801 	bl	f11c <z_log_msg2_runtime_create>
    611a:	e7c4      	b.n	60a6 <usage_fault+0x36>
		PR_FAULT_INFO("  Illegal load of EXC_RETURN into PC");
    611c:	4b16      	ldr	r3, [pc, #88]	; (6178 <usage_fault+0x108>)
    611e:	9302      	str	r3, [sp, #8]
    6120:	2000      	movs	r0, #0
    6122:	9001      	str	r0, [sp, #4]
    6124:	9000      	str	r0, [sp, #0]
    6126:	4603      	mov	r3, r0
    6128:	2201      	movs	r2, #1
    612a:	490e      	ldr	r1, [pc, #56]	; (6164 <usage_fault+0xf4>)
    612c:	f008 fff6 	bl	f11c <z_log_msg2_runtime_create>
    6130:	e7be      	b.n	60b0 <usage_fault+0x40>
		PR_FAULT_INFO("  Illegal use of the EPSR");
    6132:	4b12      	ldr	r3, [pc, #72]	; (617c <usage_fault+0x10c>)
    6134:	9302      	str	r3, [sp, #8]
    6136:	2000      	movs	r0, #0
    6138:	9001      	str	r0, [sp, #4]
    613a:	9000      	str	r0, [sp, #0]
    613c:	4603      	mov	r3, r0
    613e:	2201      	movs	r2, #1
    6140:	4908      	ldr	r1, [pc, #32]	; (6164 <usage_fault+0xf4>)
    6142:	f008 ffeb 	bl	f11c <z_log_msg2_runtime_create>
    6146:	e7b8      	b.n	60ba <usage_fault+0x4a>
		PR_FAULT_INFO("  Attempt to execute undefined instruction");
    6148:	4b0d      	ldr	r3, [pc, #52]	; (6180 <usage_fault+0x110>)
    614a:	9302      	str	r3, [sp, #8]
    614c:	2000      	movs	r0, #0
    614e:	9001      	str	r0, [sp, #4]
    6150:	9000      	str	r0, [sp, #0]
    6152:	4603      	mov	r3, r0
    6154:	2201      	movs	r2, #1
    6156:	4903      	ldr	r1, [pc, #12]	; (6164 <usage_fault+0xf4>)
    6158:	f008 ffe0 	bl	f11c <z_log_msg2_runtime_create>
    615c:	e7b2      	b.n	60c4 <usage_fault+0x54>
    615e:	bf00      	nop
    6160:	00011d5c 	.word	0x00011d5c
    6164:	00010d38 	.word	0x00010d38
    6168:	e000ed00 	.word	0xe000ed00
    616c:	00011d74 	.word	0x00011d74
    6170:	00011d88 	.word	0x00011d88
    6174:	00011da4 	.word	0x00011da4
    6178:	00011dc4 	.word	0x00011dc4
    617c:	00011dec 	.word	0x00011dec
    6180:	00011e08 	.word	0x00011e08

00006184 <debug_monitor>:
 *
 * See z_arm_fault_dump() for example.
 *
 */
static void debug_monitor(z_arch_esf_t *esf, bool *recoverable)
{
    6184:	b500      	push	{lr}
    6186:	b085      	sub	sp, #20
	*recoverable = false;
    6188:	2000      	movs	r0, #0
    618a:	7008      	strb	r0, [r1, #0]

	PR_FAULT_INFO(
    618c:	4b05      	ldr	r3, [pc, #20]	; (61a4 <debug_monitor+0x20>)
    618e:	9302      	str	r3, [sp, #8]
    6190:	9001      	str	r0, [sp, #4]
    6192:	9000      	str	r0, [sp, #0]
    6194:	4603      	mov	r3, r0
    6196:	2201      	movs	r2, #1
    6198:	4903      	ldr	r1, [pc, #12]	; (61a8 <debug_monitor+0x24>)
    619a:	f008 ffbf 	bl	f11c <z_log_msg2_runtime_create>

		*recoverable = memory_fault_recoverable(esf, false);
	}

#endif
}
    619e:	b005      	add	sp, #20
    61a0:	f85d fb04 	ldr.w	pc, [sp], #4
    61a4:	00011e34 	.word	0x00011e34
    61a8:	00010d38 	.word	0x00010d38

000061ac <reserved_exception>:
 *
 * See z_arm_fault_dump() for example.
 *
 */
static void reserved_exception(const z_arch_esf_t *esf, int fault)
{
    61ac:	b500      	push	{lr}
    61ae:	b087      	sub	sp, #28
	ARG_UNUSED(esf);

	PR_FAULT_INFO("***** %s %d) *****",
    61b0:	290f      	cmp	r1, #15
    61b2:	dc10      	bgt.n	61d6 <reserved_exception+0x2a>
    61b4:	4b09      	ldr	r3, [pc, #36]	; (61dc <reserved_exception+0x30>)
    61b6:	3910      	subs	r1, #16
    61b8:	9104      	str	r1, [sp, #16]
    61ba:	9303      	str	r3, [sp, #12]
    61bc:	4b08      	ldr	r3, [pc, #32]	; (61e0 <reserved_exception+0x34>)
    61be:	9302      	str	r3, [sp, #8]
    61c0:	2000      	movs	r0, #0
    61c2:	9001      	str	r0, [sp, #4]
    61c4:	9000      	str	r0, [sp, #0]
    61c6:	4603      	mov	r3, r0
    61c8:	2201      	movs	r2, #1
    61ca:	4906      	ldr	r1, [pc, #24]	; (61e4 <reserved_exception+0x38>)
    61cc:	f008 ffa6 	bl	f11c <z_log_msg2_runtime_create>
	       fault < 16 ? "Reserved Exception (" : "Spurious interrupt (IRQ ",
	       fault - 16);
}
    61d0:	b007      	add	sp, #28
    61d2:	f85d fb04 	ldr.w	pc, [sp], #4
	PR_FAULT_INFO("***** %s %d) *****",
    61d6:	4b04      	ldr	r3, [pc, #16]	; (61e8 <reserved_exception+0x3c>)
    61d8:	e7ed      	b.n	61b6 <reserved_exception+0xa>
    61da:	bf00      	nop
    61dc:	00011e74 	.word	0x00011e74
    61e0:	00011e8c 	.word	0x00011e8c
    61e4:	00010d38 	.word	0x00010d38
    61e8:	00011e58 	.word	0x00011e58

000061ec <mem_manage_fault>:
{
    61ec:	b5f0      	push	{r4, r5, r6, r7, lr}
    61ee:	b085      	sub	sp, #20
    61f0:	4605      	mov	r5, r0
    61f2:	460c      	mov	r4, r1
    61f4:	4616      	mov	r6, r2
	PR_FAULT_INFO("***** MPU FAULT *****");
    61f6:	4b5f      	ldr	r3, [pc, #380]	; (6374 <mem_manage_fault+0x188>)
    61f8:	9302      	str	r3, [sp, #8]
    61fa:	2000      	movs	r0, #0
    61fc:	9001      	str	r0, [sp, #4]
    61fe:	9000      	str	r0, [sp, #0]
    6200:	4603      	mov	r3, r0
    6202:	2201      	movs	r2, #1
    6204:	495c      	ldr	r1, [pc, #368]	; (6378 <mem_manage_fault+0x18c>)
    6206:	f008 ff89 	bl	f11c <z_log_msg2_runtime_create>
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    620a:	4b5c      	ldr	r3, [pc, #368]	; (637c <mem_manage_fault+0x190>)
    620c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    620e:	f013 0f10 	tst.w	r3, #16
    6212:	d13b      	bne.n	628c <mem_manage_fault+0xa0>
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
    6214:	4b59      	ldr	r3, [pc, #356]	; (637c <mem_manage_fault+0x190>)
    6216:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    6218:	f013 0f08 	tst.w	r3, #8
    621c:	d141      	bne.n	62a2 <mem_manage_fault+0xb6>
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    621e:	4b57      	ldr	r3, [pc, #348]	; (637c <mem_manage_fault+0x190>)
    6220:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    6222:	f013 0f02 	tst.w	r3, #2
    6226:	d147      	bne.n	62b8 <mem_manage_fault+0xcc>
	uint32_t mmfar = -EINVAL;
    6228:	f06f 0715 	mvn.w	r7, #21
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
    622c:	4b53      	ldr	r3, [pc, #332]	; (637c <mem_manage_fault+0x190>)
    622e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    6230:	f013 0f01 	tst.w	r3, #1
    6234:	d166      	bne.n	6304 <mem_manage_fault+0x118>
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    6236:	4b51      	ldr	r3, [pc, #324]	; (637c <mem_manage_fault+0x190>)
    6238:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    623a:	f013 0f20 	tst.w	r3, #32
    623e:	d16c      	bne.n	631a <mem_manage_fault+0x12e>
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    6240:	4b4e      	ldr	r3, [pc, #312]	; (637c <mem_manage_fault+0x190>)
    6242:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    6244:	f013 0f10 	tst.w	r3, #16
    6248:	d104      	bne.n	6254 <mem_manage_fault+0x68>
		(SCB->CFSR & SCB_CFSR_DACCVIOL_Msk)) {
    624a:	4b4c      	ldr	r3, [pc, #304]	; (637c <mem_manage_fault+0x190>)
    624c:	6a9c      	ldr	r4, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    624e:	f014 0402 	ands.w	r4, r4, #2
    6252:	d004      	beq.n	625e <mem_manage_fault+0x72>
		if (SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) {
    6254:	4b49      	ldr	r3, [pc, #292]	; (637c <mem_manage_fault+0x190>)
    6256:	685c      	ldr	r4, [r3, #4]
    6258:	f414 6400 	ands.w	r4, r4, #2048	; 0x800
    625c:	d168      	bne.n	6330 <mem_manage_fault+0x144>
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    625e:	4b47      	ldr	r3, [pc, #284]	; (637c <mem_manage_fault+0x190>)
    6260:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    6262:	f013 0f20 	tst.w	r3, #32
    6266:	d004      	beq.n	6272 <mem_manage_fault+0x86>
		SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTPENDED_Msk;
    6268:	4a44      	ldr	r2, [pc, #272]	; (637c <mem_manage_fault+0x190>)
    626a:	6a53      	ldr	r3, [r2, #36]	; 0x24
    626c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
    6270:	6253      	str	r3, [r2, #36]	; 0x24
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
    6272:	4a42      	ldr	r2, [pc, #264]	; (637c <mem_manage_fault+0x190>)
    6274:	6a93      	ldr	r3, [r2, #40]	; 0x28
    6276:	f043 03ff 	orr.w	r3, r3, #255	; 0xff
    627a:	6293      	str	r3, [r2, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
    627c:	2101      	movs	r1, #1
    627e:	4628      	mov	r0, r5
    6280:	f008 ff4a 	bl	f118 <memory_fault_recoverable>
    6284:	7030      	strb	r0, [r6, #0]
}
    6286:	4620      	mov	r0, r4
    6288:	b005      	add	sp, #20
    628a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		PR_FAULT_INFO("  Stacking error (context area might be"
    628c:	4b3c      	ldr	r3, [pc, #240]	; (6380 <mem_manage_fault+0x194>)
    628e:	9302      	str	r3, [sp, #8]
    6290:	2000      	movs	r0, #0
    6292:	9001      	str	r0, [sp, #4]
    6294:	9000      	str	r0, [sp, #0]
    6296:	4603      	mov	r3, r0
    6298:	2201      	movs	r2, #1
    629a:	4937      	ldr	r1, [pc, #220]	; (6378 <mem_manage_fault+0x18c>)
    629c:	f008 ff3e 	bl	f11c <z_log_msg2_runtime_create>
    62a0:	e7b8      	b.n	6214 <mem_manage_fault+0x28>
		PR_FAULT_INFO("  Unstacking error");
    62a2:	4b38      	ldr	r3, [pc, #224]	; (6384 <mem_manage_fault+0x198>)
    62a4:	9302      	str	r3, [sp, #8]
    62a6:	2000      	movs	r0, #0
    62a8:	9001      	str	r0, [sp, #4]
    62aa:	9000      	str	r0, [sp, #0]
    62ac:	4603      	mov	r3, r0
    62ae:	2201      	movs	r2, #1
    62b0:	4931      	ldr	r1, [pc, #196]	; (6378 <mem_manage_fault+0x18c>)
    62b2:	f008 ff33 	bl	f11c <z_log_msg2_runtime_create>
    62b6:	e7b2      	b.n	621e <mem_manage_fault+0x32>
		PR_FAULT_INFO("  Data Access Violation");
    62b8:	4b33      	ldr	r3, [pc, #204]	; (6388 <mem_manage_fault+0x19c>)
    62ba:	9302      	str	r3, [sp, #8]
    62bc:	2000      	movs	r0, #0
    62be:	9001      	str	r0, [sp, #4]
    62c0:	9000      	str	r0, [sp, #0]
    62c2:	4603      	mov	r3, r0
    62c4:	2201      	movs	r2, #1
    62c6:	492c      	ldr	r1, [pc, #176]	; (6378 <mem_manage_fault+0x18c>)
    62c8:	f008 ff28 	bl	f11c <z_log_msg2_runtime_create>
		uint32_t temp = SCB->MMFAR;
    62cc:	4b2b      	ldr	r3, [pc, #172]	; (637c <mem_manage_fault+0x190>)
    62ce:	6b5f      	ldr	r7, [r3, #52]	; 0x34
		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
    62d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    62d2:	f013 0f80 	tst.w	r3, #128	; 0x80
    62d6:	d102      	bne.n	62de <mem_manage_fault+0xf2>
	uint32_t mmfar = -EINVAL;
    62d8:	f06f 0715 	mvn.w	r7, #21
    62dc:	e7a6      	b.n	622c <mem_manage_fault+0x40>
			PR_EXC("  MMFAR Address: 0x%x", mmfar);
    62de:	9703      	str	r7, [sp, #12]
    62e0:	4b2a      	ldr	r3, [pc, #168]	; (638c <mem_manage_fault+0x1a0>)
    62e2:	9302      	str	r3, [sp, #8]
    62e4:	2000      	movs	r0, #0
    62e6:	9001      	str	r0, [sp, #4]
    62e8:	9000      	str	r0, [sp, #0]
    62ea:	4603      	mov	r3, r0
    62ec:	2201      	movs	r2, #1
    62ee:	4922      	ldr	r1, [pc, #136]	; (6378 <mem_manage_fault+0x18c>)
    62f0:	f008 ff14 	bl	f11c <z_log_msg2_runtime_create>
			if (from_hard_fault != 0) {
    62f4:	2c00      	cmp	r4, #0
    62f6:	d099      	beq.n	622c <mem_manage_fault+0x40>
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
    62f8:	4a20      	ldr	r2, [pc, #128]	; (637c <mem_manage_fault+0x190>)
    62fa:	6a93      	ldr	r3, [r2, #40]	; 0x28
    62fc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    6300:	6293      	str	r3, [r2, #40]	; 0x28
    6302:	e793      	b.n	622c <mem_manage_fault+0x40>
		PR_FAULT_INFO("  Instruction Access Violation");
    6304:	4b22      	ldr	r3, [pc, #136]	; (6390 <mem_manage_fault+0x1a4>)
    6306:	9302      	str	r3, [sp, #8]
    6308:	2000      	movs	r0, #0
    630a:	9001      	str	r0, [sp, #4]
    630c:	9000      	str	r0, [sp, #0]
    630e:	4603      	mov	r3, r0
    6310:	2201      	movs	r2, #1
    6312:	4919      	ldr	r1, [pc, #100]	; (6378 <mem_manage_fault+0x18c>)
    6314:	f008 ff02 	bl	f11c <z_log_msg2_runtime_create>
    6318:	e78d      	b.n	6236 <mem_manage_fault+0x4a>
		PR_FAULT_INFO(
    631a:	4b1e      	ldr	r3, [pc, #120]	; (6394 <mem_manage_fault+0x1a8>)
    631c:	9302      	str	r3, [sp, #8]
    631e:	2000      	movs	r0, #0
    6320:	9001      	str	r0, [sp, #4]
    6322:	9000      	str	r0, [sp, #0]
    6324:	4603      	mov	r3, r0
    6326:	2201      	movs	r2, #1
    6328:	4913      	ldr	r1, [pc, #76]	; (6378 <mem_manage_fault+0x18c>)
    632a:	f008 fef7 	bl	f11c <z_log_msg2_runtime_create>
    632e:	e787      	b.n	6240 <mem_manage_fault+0x54>
			uint32_t min_stack_ptr = z_check_thread_stack_fail(mmfar,
    6330:	4629      	mov	r1, r5
    6332:	4638      	mov	r0, r7
    6334:	f7ff fd88 	bl	5e48 <z_check_thread_stack_fail>
			if (min_stack_ptr) {
    6338:	4607      	mov	r7, r0
    633a:	b9b0      	cbnz	r0, 636a <mem_manage_fault+0x17e>
				__ASSERT(!(SCB->CFSR & SCB_CFSR_MSTKERR_Msk),
    633c:	4b0f      	ldr	r3, [pc, #60]	; (637c <mem_manage_fault+0x190>)
    633e:	6a9c      	ldr	r4, [r3, #40]	; 0x28
    6340:	f014 0410 	ands.w	r4, r4, #16
    6344:	d08b      	beq.n	625e <mem_manage_fault+0x72>
    6346:	4c14      	ldr	r4, [pc, #80]	; (6398 <mem_manage_fault+0x1ac>)
    6348:	f240 1349 	movw	r3, #329	; 0x149
    634c:	4622      	mov	r2, r4
    634e:	4913      	ldr	r1, [pc, #76]	; (639c <mem_manage_fault+0x1b0>)
    6350:	4813      	ldr	r0, [pc, #76]	; (63a0 <mem_manage_fault+0x1b4>)
    6352:	f008 fe00 	bl	ef56 <assert_print>
    6356:	4813      	ldr	r0, [pc, #76]	; (63a4 <mem_manage_fault+0x1b8>)
    6358:	f008 fdfd 	bl	ef56 <assert_print>
    635c:	f240 1149 	movw	r1, #329	; 0x149
    6360:	4620      	mov	r0, r4
    6362:	f008 fdf1 	bl	ef48 <assert_post_action>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    6366:	463c      	mov	r4, r7
    6368:	e779      	b.n	625e <mem_manage_fault+0x72>
  \details Assigns the given value to the Process Stack Pointer (PSP).
  \param [in]    topOfProcStack  Process Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
    636a:	f380 8809 	msr	PSP, r0
				reason = K_ERR_STACK_CHK_FAIL;
    636e:	2402      	movs	r4, #2
    6370:	e775      	b.n	625e <mem_manage_fault+0x72>
    6372:	bf00      	nop
    6374:	00011ea0 	.word	0x00011ea0
    6378:	00010d38 	.word	0x00010d38
    637c:	e000ed00 	.word	0xe000ed00
    6380:	00011eb8 	.word	0x00011eb8
    6384:	00011cb0 	.word	0x00011cb0
    6388:	00011eec 	.word	0x00011eec
    638c:	00011f04 	.word	0x00011f04
    6390:	00011f1c 	.word	0x00011f1c
    6394:	00011d2c 	.word	0x00011d2c
    6398:	00011f3c 	.word	0x00011f3c
    639c:	00011f78 	.word	0x00011f78
    63a0:	00011324 	.word	0x00011324
    63a4:	00011fc4 	.word	0x00011fc4

000063a8 <hard_fault>:
{
    63a8:	b5f0      	push	{r4, r5, r6, r7, lr}
    63aa:	b085      	sub	sp, #20
    63ac:	4607      	mov	r7, r0
    63ae:	460e      	mov	r6, r1
	PR_FAULT_INFO("***** HARD FAULT *****");
    63b0:	4b4b      	ldr	r3, [pc, #300]	; (64e0 <hard_fault+0x138>)
    63b2:	9302      	str	r3, [sp, #8]
    63b4:	2400      	movs	r4, #0
    63b6:	9401      	str	r4, [sp, #4]
    63b8:	9400      	str	r4, [sp, #0]
    63ba:	4623      	mov	r3, r4
    63bc:	2201      	movs	r2, #1
    63be:	4949      	ldr	r1, [pc, #292]	; (64e4 <hard_fault+0x13c>)
    63c0:	4620      	mov	r0, r4
    63c2:	f008 feab 	bl	f11c <z_log_msg2_runtime_create>
	*recoverable = false;
    63c6:	7034      	strb	r4, [r6, #0]
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    63c8:	4b47      	ldr	r3, [pc, #284]	; (64e8 <hard_fault+0x140>)
    63ca:	6add      	ldr	r5, [r3, #44]	; 0x2c
    63cc:	f015 0502 	ands.w	r5, r5, #2
    63d0:	d12d      	bne.n	642e <hard_fault+0x86>
	} else if ((SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk) != 0) {
    63d2:	4b45      	ldr	r3, [pc, #276]	; (64e8 <hard_fault+0x140>)
    63d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    63d6:	2b00      	cmp	r3, #0
    63d8:	db36      	blt.n	6448 <hard_fault+0xa0>
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
    63da:	4b43      	ldr	r3, [pc, #268]	; (64e8 <hard_fault+0x140>)
    63dc:	6adc      	ldr	r4, [r3, #44]	; 0x2c
    63de:	f014 4480 	ands.w	r4, r4, #1073741824	; 0x40000000
    63e2:	d06b      	beq.n	64bc <hard_fault+0x114>
		PR_EXC("  Fault escalation (see below)");
    63e4:	4b41      	ldr	r3, [pc, #260]	; (64ec <hard_fault+0x144>)
    63e6:	9302      	str	r3, [sp, #8]
    63e8:	2000      	movs	r0, #0
    63ea:	9001      	str	r0, [sp, #4]
    63ec:	9000      	str	r0, [sp, #0]
    63ee:	4603      	mov	r3, r0
    63f0:	2201      	movs	r2, #1
    63f2:	493c      	ldr	r1, [pc, #240]	; (64e4 <hard_fault+0x13c>)
    63f4:	f008 fe92 	bl	f11c <z_log_msg2_runtime_create>
	uint16_t *ret_addr = (uint16_t *)esf->basic.pc;
    63f8:	69bb      	ldr	r3, [r7, #24]
	uint16_t fault_insn = *(ret_addr - 1);
    63fa:	f833 2c02 	ldrh.w	r2, [r3, #-2]
	if (((fault_insn & 0xff00) == _SVC_OPCODE) &&
    63fe:	f64d 7302 	movw	r3, #57090	; 0xdf02
    6402:	429a      	cmp	r2, r3
    6404:	d02c      	beq.n	6460 <hard_fault+0xb8>
		} else if (SCB_MMFSR != 0) {
    6406:	4b38      	ldr	r3, [pc, #224]	; (64e8 <hard_fault+0x140>)
    6408:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
    640c:	2b00      	cmp	r3, #0
    640e:	d135      	bne.n	647c <hard_fault+0xd4>
		} else if (SCB_BFSR != 0) {
    6410:	4b35      	ldr	r3, [pc, #212]	; (64e8 <hard_fault+0x140>)
    6412:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
    6416:	2b00      	cmp	r3, #0
    6418:	d137      	bne.n	648a <hard_fault+0xe2>
		} else if (SCB_UFSR != 0) {
    641a:	4b33      	ldr	r3, [pc, #204]	; (64e8 <hard_fault+0x140>)
    641c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
    641e:	b29b      	uxth	r3, r3
    6420:	2b00      	cmp	r3, #0
    6422:	d039      	beq.n	6498 <hard_fault+0xf0>
			reason = usage_fault(esf);
    6424:	4638      	mov	r0, r7
    6426:	f7ff fe23 	bl	6070 <usage_fault>
    642a:	4604      	mov	r4, r0
    642c:	e009      	b.n	6442 <hard_fault+0x9a>
		PR_EXC("  Bus fault on vector table read");
    642e:	4b30      	ldr	r3, [pc, #192]	; (64f0 <hard_fault+0x148>)
    6430:	9302      	str	r3, [sp, #8]
    6432:	9401      	str	r4, [sp, #4]
    6434:	9400      	str	r4, [sp, #0]
    6436:	4623      	mov	r3, r4
    6438:	2201      	movs	r2, #1
    643a:	492a      	ldr	r1, [pc, #168]	; (64e4 <hard_fault+0x13c>)
    643c:	4620      	mov	r0, r4
    643e:	f008 fe6d 	bl	f11c <z_log_msg2_runtime_create>
}
    6442:	4620      	mov	r0, r4
    6444:	b005      	add	sp, #20
    6446:	bdf0      	pop	{r4, r5, r6, r7, pc}
		PR_EXC("  Debug event");
    6448:	4b2a      	ldr	r3, [pc, #168]	; (64f4 <hard_fault+0x14c>)
    644a:	9302      	str	r3, [sp, #8]
    644c:	2000      	movs	r0, #0
    644e:	9001      	str	r0, [sp, #4]
    6450:	9000      	str	r0, [sp, #0]
    6452:	4603      	mov	r3, r0
    6454:	2201      	movs	r2, #1
    6456:	4923      	ldr	r1, [pc, #140]	; (64e4 <hard_fault+0x13c>)
    6458:	f008 fe60 	bl	f11c <z_log_msg2_runtime_create>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    645c:	462c      	mov	r4, r5
    645e:	e7f0      	b.n	6442 <hard_fault+0x9a>
			PR_EXC("ARCH_EXCEPT with reason %x\n", esf->basic.r0);
    6460:	683b      	ldr	r3, [r7, #0]
    6462:	9303      	str	r3, [sp, #12]
    6464:	4b24      	ldr	r3, [pc, #144]	; (64f8 <hard_fault+0x150>)
    6466:	9302      	str	r3, [sp, #8]
    6468:	2000      	movs	r0, #0
    646a:	9001      	str	r0, [sp, #4]
    646c:	9000      	str	r0, [sp, #0]
    646e:	4603      	mov	r3, r0
    6470:	2201      	movs	r2, #1
    6472:	491c      	ldr	r1, [pc, #112]	; (64e4 <hard_fault+0x13c>)
    6474:	f008 fe52 	bl	f11c <z_log_msg2_runtime_create>
			reason = esf->basic.r0;
    6478:	683c      	ldr	r4, [r7, #0]
    647a:	e7e2      	b.n	6442 <hard_fault+0x9a>
			reason = mem_manage_fault(esf, 1, recoverable);
    647c:	4632      	mov	r2, r6
    647e:	2101      	movs	r1, #1
    6480:	4638      	mov	r0, r7
    6482:	f7ff feb3 	bl	61ec <mem_manage_fault>
    6486:	4604      	mov	r4, r0
    6488:	e7db      	b.n	6442 <hard_fault+0x9a>
			reason = bus_fault(esf, 1, recoverable);
    648a:	4632      	mov	r2, r6
    648c:	2101      	movs	r1, #1
    648e:	4638      	mov	r0, r7
    6490:	f7ff fd46 	bl	5f20 <bus_fault>
    6494:	4604      	mov	r4, r0
    6496:	e7d4      	b.n	6442 <hard_fault+0x9a>
			__ASSERT(0,
    6498:	4c18      	ldr	r4, [pc, #96]	; (64fc <hard_fault+0x154>)
    649a:	f240 23cd 	movw	r3, #717	; 0x2cd
    649e:	4622      	mov	r2, r4
    64a0:	4917      	ldr	r1, [pc, #92]	; (6500 <hard_fault+0x158>)
    64a2:	4818      	ldr	r0, [pc, #96]	; (6504 <hard_fault+0x15c>)
    64a4:	f008 fd57 	bl	ef56 <assert_print>
    64a8:	4817      	ldr	r0, [pc, #92]	; (6508 <hard_fault+0x160>)
    64aa:	f008 fd54 	bl	ef56 <assert_print>
    64ae:	f240 21cd 	movw	r1, #717	; 0x2cd
    64b2:	4620      	mov	r0, r4
    64b4:	f008 fd48 	bl	ef48 <assert_post_action>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    64b8:	462c      	mov	r4, r5
    64ba:	e7c2      	b.n	6442 <hard_fault+0x9a>
		__ASSERT(0,
    64bc:	4d0f      	ldr	r5, [pc, #60]	; (64fc <hard_fault+0x154>)
    64be:	f240 23d1 	movw	r3, #721	; 0x2d1
    64c2:	462a      	mov	r2, r5
    64c4:	490e      	ldr	r1, [pc, #56]	; (6500 <hard_fault+0x158>)
    64c6:	480f      	ldr	r0, [pc, #60]	; (6504 <hard_fault+0x15c>)
    64c8:	f008 fd45 	bl	ef56 <assert_print>
    64cc:	480f      	ldr	r0, [pc, #60]	; (650c <hard_fault+0x164>)
    64ce:	f008 fd42 	bl	ef56 <assert_print>
    64d2:	f240 21d1 	movw	r1, #721	; 0x2d1
    64d6:	4628      	mov	r0, r5
    64d8:	f008 fd36 	bl	ef48 <assert_post_action>
	return reason;
    64dc:	e7b1      	b.n	6442 <hard_fault+0x9a>
    64de:	bf00      	nop
    64e0:	00011fe8 	.word	0x00011fe8
    64e4:	00010d38 	.word	0x00010d38
    64e8:	e000ed00 	.word	0xe000ed00
    64ec:	00012034 	.word	0x00012034
    64f0:	00012000 	.word	0x00012000
    64f4:	00012024 	.word	0x00012024
    64f8:	00012054 	.word	0x00012054
    64fc:	00011f3c 	.word	0x00011f3c
    6500:	000119e0 	.word	0x000119e0
    6504:	00011324 	.word	0x00011324
    6508:	00012070 	.word	0x00012070
    650c:	00012094 	.word	0x00012094

00006510 <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
    6510:	b5f0      	push	{r4, r5, r6, r7, lr}
    6512:	b08f      	sub	sp, #60	; 0x3c
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    6514:	4b35      	ldr	r3, [pc, #212]	; (65ec <z_arm_fault+0xdc>)
    6516:	685d      	ldr	r5, [r3, #4]
    6518:	f3c5 0508 	ubfx	r5, r5, #0, #9
    651c:	2300      	movs	r3, #0
    651e:	f383 8811 	msr	BASEPRI, r3
    6522:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
    6526:	f002 437f 	and.w	r3, r2, #4278190080	; 0xff000000
    652a:	f1b3 4f7f 	cmp.w	r3, #4278190080	; 0xff000000
    652e:	d125      	bne.n	657c <z_arm_fault+0x6c>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
    6530:	f002 030c 	and.w	r3, r2, #12
    6534:	2b08      	cmp	r3, #8
    6536:	d011      	beq.n	655c <z_arm_fault+0x4c>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    6538:	f012 0f08 	tst.w	r2, #8
    653c:	d01b      	beq.n	6576 <z_arm_fault+0x66>
			ptr_esf =  (z_arch_esf_t *)psp;
    653e:	460c      	mov	r4, r1
	*nested_exc = false;
    6540:	2600      	movs	r6, #0

	/* Retrieve the Exception Stack Frame (ESF) to be supplied
	 * as argument to the remainder of the fault handling process.
	 */
	 esf = get_esf(msp, psp, exc_return, &nested_exc);
	__ASSERT(esf != NULL,
    6542:	b1f4      	cbz	r4, 6582 <z_arm_fault+0x72>

#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
    6544:	f10d 0237 	add.w	r2, sp, #55	; 0x37
    6548:	4629      	mov	r1, r5
    654a:	4620      	mov	r0, r4
    654c:	f008 fdf5 	bl	f13a <fault_handle>
    6550:	4605      	mov	r5, r0
	if (recoverable) {
    6552:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
    6556:	b32b      	cbz	r3, 65a4 <z_arm_fault+0x94>
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
	}

	z_arm_fatal_error(reason, &esf_copy);
}
    6558:	b00f      	add	sp, #60	; 0x3c
    655a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		PR_EXC("SPSEL in thread mode does not indicate PSP");
    655c:	4b24      	ldr	r3, [pc, #144]	; (65f0 <z_arm_fault+0xe0>)
    655e:	9302      	str	r3, [sp, #8]
    6560:	2400      	movs	r4, #0
    6562:	9401      	str	r4, [sp, #4]
    6564:	9400      	str	r4, [sp, #0]
    6566:	4623      	mov	r3, r4
    6568:	2201      	movs	r2, #1
    656a:	4922      	ldr	r1, [pc, #136]	; (65f4 <z_arm_fault+0xe4>)
    656c:	4620      	mov	r0, r4
    656e:	f008 fdd5 	bl	f11c <z_log_msg2_runtime_create>
	*nested_exc = false;
    6572:	4626      	mov	r6, r4
		return NULL;
    6574:	e7e5      	b.n	6542 <z_arm_fault+0x32>
			ptr_esf = (z_arch_esf_t *)msp;
    6576:	4604      	mov	r4, r0
			*nested_exc = true;
    6578:	2601      	movs	r6, #1
    657a:	e7e2      	b.n	6542 <z_arm_fault+0x32>
	*nested_exc = false;
    657c:	2600      	movs	r6, #0
		return NULL;
    657e:	4634      	mov	r4, r6
    6580:	e7df      	b.n	6542 <z_arm_fault+0x32>
	__ASSERT(esf != NULL,
    6582:	4f1d      	ldr	r7, [pc, #116]	; (65f8 <z_arm_fault+0xe8>)
    6584:	f240 33fb 	movw	r3, #1019	; 0x3fb
    6588:	463a      	mov	r2, r7
    658a:	491c      	ldr	r1, [pc, #112]	; (65fc <z_arm_fault+0xec>)
    658c:	481c      	ldr	r0, [pc, #112]	; (6600 <z_arm_fault+0xf0>)
    658e:	f008 fce2 	bl	ef56 <assert_print>
    6592:	481c      	ldr	r0, [pc, #112]	; (6604 <z_arm_fault+0xf4>)
    6594:	f008 fcdf 	bl	ef56 <assert_print>
    6598:	f240 31fb 	movw	r1, #1019	; 0x3fb
    659c:	4638      	mov	r0, r7
    659e:	f008 fcd3 	bl	ef48 <assert_post_action>
    65a2:	e7cf      	b.n	6544 <z_arm_fault+0x34>
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
    65a4:	f10d 0c14 	add.w	ip, sp, #20
    65a8:	6820      	ldr	r0, [r4, #0]
    65aa:	6861      	ldr	r1, [r4, #4]
    65ac:	68a2      	ldr	r2, [r4, #8]
    65ae:	68e3      	ldr	r3, [r4, #12]
    65b0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    65b4:	6920      	ldr	r0, [r4, #16]
    65b6:	6961      	ldr	r1, [r4, #20]
    65b8:	69a2      	ldr	r2, [r4, #24]
    65ba:	69e3      	ldr	r3, [r4, #28]
    65bc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
	if (nested_exc) {
    65c0:	b146      	cbz	r6, 65d4 <z_arm_fault+0xc4>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
    65c2:	f3c3 0208 	ubfx	r2, r3, #0, #9
    65c6:	b95a      	cbnz	r2, 65e0 <z_arm_fault+0xd0>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
    65c8:	ea6f 2353 	mvn.w	r3, r3, lsr #9
    65cc:	ea6f 2343 	mvn.w	r3, r3, lsl #9
    65d0:	930c      	str	r3, [sp, #48]	; 0x30
    65d2:	e005      	b.n	65e0 <z_arm_fault+0xd0>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    65d4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    65d6:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
    65da:	f023 0301 	bic.w	r3, r3, #1
    65de:	930c      	str	r3, [sp, #48]	; 0x30
	z_arm_fatal_error(reason, &esf_copy);
    65e0:	a905      	add	r1, sp, #20
    65e2:	4628      	mov	r0, r5
    65e4:	f008 fd7a 	bl	f0dc <z_arm_fatal_error>
    65e8:	e7b6      	b.n	6558 <z_arm_fault+0x48>
    65ea:	bf00      	nop
    65ec:	e000ed00 	.word	0xe000ed00
    65f0:	000120c4 	.word	0x000120c4
    65f4:	00010d38 	.word	0x00010d38
    65f8:	00011f3c 	.word	0x00011f3c
    65fc:	000120f0 	.word	0x000120f0
    6600:	00011324 	.word	0x00011324
    6604:	00012104 	.word	0x00012104

00006608 <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
    6608:	4a02      	ldr	r2, [pc, #8]	; (6614 <z_arm_fault_init+0xc>)
    660a:	6953      	ldr	r3, [r2, #20]
    660c:	f043 0310 	orr.w	r3, r3, #16
    6610:	6153      	str	r3, [r2, #20]
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
#ifdef CONFIG_TRAP_UNALIGNED_ACCESS
	SCB->CCR |= SCB_CCR_UNALIGN_TRP_Msk;
#endif /* CONFIG_TRAP_UNALIGNED_ACCESS */
}
    6612:	4770      	bx	lr
    6614:	e000ed00 	.word	0xe000ed00

00006618 <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
    6618:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
    661c:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
    6620:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
    6622:	4672      	mov	r2, lr
	bl z_arm_fault
    6624:	f7ff ff74 	bl	6510 <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
    6628:	bd01      	pop	{r0, pc}
    662a:	bf00      	nop

0000662c <z_arm_interrupt_init>:
 *
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
    662c:	2200      	movs	r2, #0

	for (; irq < CONFIG_NUM_IRQS; irq++) {
    662e:	e006      	b.n	663e <z_arm_interrupt_init+0x12>
    6630:	f002 010f 	and.w	r1, r2, #15
    6634:	4b09      	ldr	r3, [pc, #36]	; (665c <z_arm_interrupt_init+0x30>)
    6636:	440b      	add	r3, r1
    6638:	2120      	movs	r1, #32
    663a:	7619      	strb	r1, [r3, #24]
    663c:	3201      	adds	r2, #1
    663e:	2a2f      	cmp	r2, #47	; 0x2f
    6640:	dc0a      	bgt.n	6658 <z_arm_interrupt_init+0x2c>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
    6642:	b253      	sxtb	r3, r2
  if ((int32_t)(IRQn) >= 0)
    6644:	2b00      	cmp	r3, #0
    6646:	dbf3      	blt.n	6630 <z_arm_interrupt_init+0x4>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    6648:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    664c:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    6650:	2120      	movs	r1, #32
    6652:	f883 1300 	strb.w	r1, [r3, #768]	; 0x300
    6656:	e7f1      	b.n	663c <z_arm_interrupt_init+0x10>
	}
}
    6658:	4770      	bx	lr
    665a:	bf00      	nop
    665c:	e000ecfc 	.word	0xe000ecfc

00006660 <__start>:
 */
SECTION_SUBSEC_FUNC(TEXT,_reset_section,__start)

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
    /* Reset CONTROL register */
    movs.n r0, #0
    6660:	2000      	movs	r0, #0
    msr CONTROL, r0
    6662:	f380 8814 	msr	CONTROL, r0
    isb
    6666:	f3bf 8f6f 	isb	sy
#endif /* CONFIG_CPU_CORTEX_M_HAS_SPLIM */

#endif /* CONFIG_INIT_ARCH_HW_AT_BOOT */

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_arm_platform_init
    666a:	f00a fa13 	bl	10a94 <z_arm_platform_init>
#endif

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
#if defined(CONFIG_CPU_HAS_ARM_MPU)
    /* Disable MPU */
    movs.n r0, #0
    666e:	2000      	movs	r0, #0
    ldr r1, =_SCS_MPU_CTRL
    6670:	490d      	ldr	r1, [pc, #52]	; (66a8 <__start+0x48>)
    str r0, [r1]
    6672:	6008      	str	r0, [r1, #0]
    dsb
    6674:	f3bf 8f4f 	dsb	sy
#endif /* CONFIG_CPU_HAS_ARM_MPU */
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    6678:	480c      	ldr	r0, [pc, #48]	; (66ac <__start+0x4c>)
    msr msp, r0
    667a:	f380 8808 	msr	MSP, r0

    /* Initialize core architecture registers and system blocks */
    bl z_arm_init_arch_hw_at_boot
    667e:	f000 f82d 	bl	66dc <z_arm_init_arch_hw_at_boot>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    6682:	2020      	movs	r0, #32
    msr BASEPRI, r0
    6684:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
    6688:	4809      	ldr	r0, [pc, #36]	; (66b0 <__start+0x50>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
    668a:	f44f 6102 	mov.w	r1, #2080	; 0x820
    adds r0, r0, r1
    668e:	1840      	adds	r0, r0, r1
    msr PSP, r0
    6690:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
    6694:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
    6698:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
    669a:	4308      	orrs	r0, r1
    msr CONTROL, r0
    669c:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
    66a0:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
    66a4:	f7ff fb3a 	bl	5d1c <z_arm_prep_c>
    ldr r1, =_SCS_MPU_CTRL
    66a8:	e000ed94 	.word	0xe000ed94
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    66ac:	2000efc0 	.word	0x2000efc0
    ldr r0, =z_interrupt_stacks
    66b0:	2000f140 	.word	0x2000f140

000066b4 <z_arm_clear_arm_mpu_config>:
void z_arm_clear_arm_mpu_config(void)
{
	int i;

	int num_regions =
		((MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos);
    66b4:	4b08      	ldr	r3, [pc, #32]	; (66d8 <z_arm_clear_arm_mpu_config+0x24>)
    66b6:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
	int num_regions =
    66ba:	f3c0 2007 	ubfx	r0, r0, #8, #8

	for (i = 0; i < num_regions; i++) {
    66be:	2300      	movs	r3, #0
    66c0:	e006      	b.n	66d0 <z_arm_clear_arm_mpu_config+0x1c>
/** Clear and disable the given MPU region.
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr)
{
  MPU->RNR = rnr;
    66c2:	4a05      	ldr	r2, [pc, #20]	; (66d8 <z_arm_clear_arm_mpu_config+0x24>)
    66c4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
  MPU->RASR = 0U;
    66c8:	2100      	movs	r1, #0
    66ca:	f8c2 10a0 	str.w	r1, [r2, #160]	; 0xa0
    66ce:	3301      	adds	r3, #1
    66d0:	4283      	cmp	r3, r0
    66d2:	dbf6      	blt.n	66c2 <z_arm_clear_arm_mpu_config+0xe>
		ARM_MPU_ClrRegion(i);
	}
}
    66d4:	4770      	bx	lr
    66d6:	bf00      	nop
    66d8:	e000ed00 	.word	0xe000ed00

000066dc <z_arm_init_arch_hw_at_boot>:
 * This routine resets Cortex-M system control block
 * components and core registers.
 *
 */
void z_arm_init_arch_hw_at_boot(void)
{
    66dc:	b510      	push	{r4, lr}
  __ASM volatile ("cpsid i" : : : "memory");
    66de:	b672      	cpsid	i
  \details Assigns the given value to the Fault Mask register.
  \param [in]    faultMask  Fault Mask value to set
 */
__STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
{
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
    66e0:	2400      	movs	r4, #0
    66e2:	f384 8813 	msr	FAULTMASK, r4

	/* Initialize System Control Block components */

#if defined(CONFIG_CPU_HAS_ARM_MPU) || defined(CONFIG_CPU_HAS_NXP_MPU)
	/* Clear MPU region configuration */
	z_arm_clear_arm_mpu_config();
    66e6:	f7ff ffe5 	bl	66b4 <z_arm_clear_arm_mpu_config>
#endif /* CONFIG_CPU_HAS_ARM_MPU */

	/* Disable NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
    66ea:	4623      	mov	r3, r4
    66ec:	e008      	b.n	6700 <z_arm_init_arch_hw_at_boot+0x24>
		NVIC->ICER[i] = 0xFFFFFFFF;
    66ee:	f103 0120 	add.w	r1, r3, #32
    66f2:	4a0e      	ldr	r2, [pc, #56]	; (672c <z_arm_init_arch_hw_at_boot+0x50>)
    66f4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    66f8:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
    66fc:	3301      	adds	r3, #1
    66fe:	b2db      	uxtb	r3, r3
    6700:	2b07      	cmp	r3, #7
    6702:	d9f4      	bls.n	66ee <z_arm_init_arch_hw_at_boot+0x12>
	}
	/* Clear pending NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
    6704:	2300      	movs	r3, #0
    6706:	e008      	b.n	671a <z_arm_init_arch_hw_at_boot+0x3e>
		NVIC->ICPR[i] = 0xFFFFFFFF;
    6708:	f103 0160 	add.w	r1, r3, #96	; 0x60
    670c:	4a07      	ldr	r2, [pc, #28]	; (672c <z_arm_init_arch_hw_at_boot+0x50>)
    670e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    6712:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
    6716:	3301      	adds	r3, #1
    6718:	b2db      	uxtb	r3, r3
    671a:	2b07      	cmp	r3, #7
    671c:	d9f4      	bls.n	6708 <z_arm_init_arch_hw_at_boot+0x2c>
  __ASM volatile ("cpsie i" : : : "memory");
    671e:	b662      	cpsie	i
  __ASM volatile ("dsb 0xF":::"memory");
    6720:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    6724:	f3bf 8f6f 	isb	sy
	/* Restore Interrupts */
	__enable_irq();

	__DSB();
	__ISB();
}
    6728:	bd10      	pop	{r4, pc}
    672a:	bf00      	nop
    672c:	e000e100 	.word	0xe000e100

00006730 <z_impl_k_thread_abort>:
#include <kswap.h>
#include <wait_q.h>
#include <sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
    6730:	b508      	push	{r3, lr}
	if (_current == thread) {
    6732:	4b0a      	ldr	r3, [pc, #40]	; (675c <z_impl_k_thread_abort+0x2c>)
    6734:	689b      	ldr	r3, [r3, #8]
    6736:	4283      	cmp	r3, r0
    6738:	d002      	beq.n	6740 <z_impl_k_thread_abort+0x10>
			 */
			SCB->SHCSR &= ~SCB_SHCSR_SVCALLPENDED_Msk;
		}
	}

	z_thread_abort(thread);
    673a:	f005 ff05 	bl	c548 <z_thread_abort>
}
    673e:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    6740:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
    6744:	2b00      	cmp	r3, #0
    6746:	d0f8      	beq.n	673a <z_impl_k_thread_abort+0xa>
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    6748:	4b05      	ldr	r3, [pc, #20]	; (6760 <z_impl_k_thread_abort+0x30>)
    674a:	685a      	ldr	r2, [r3, #4]
    674c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
    6750:	605a      	str	r2, [r3, #4]
			SCB->SHCSR &= ~SCB_SHCSR_SVCALLPENDED_Msk;
    6752:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    6754:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
    6758:	625a      	str	r2, [r3, #36]	; 0x24
    675a:	e7ee      	b.n	673a <z_impl_k_thread_abort+0xa>
    675c:	2000d4dc 	.word	0x2000d4dc
    6760:	e000ed00 	.word	0xe000ed00

00006764 <z_arm_configure_static_mpu_regions>:
 *
 * For some MPU architectures, such as the unmodified ARMv8-M MPU,
 * the function must execute with MPU enabled.
 */
void z_arm_configure_static_mpu_regions(void)
{
    6764:	b508      	push	{r3, lr}
	/* Configure the static MPU regions within firmware SRAM boundaries.
	 * Start address of the image is given by _image_ram_start. The end
	 * of the firmware SRAM area is marked by __kernel_ram_end, taking
	 * into account the unused SRAM area, as well.
	 */
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    6766:	4b03      	ldr	r3, [pc, #12]	; (6774 <z_arm_configure_static_mpu_regions+0x10>)
    6768:	4a03      	ldr	r2, [pc, #12]	; (6778 <z_arm_configure_static_mpu_regions+0x14>)
    676a:	2101      	movs	r1, #1
    676c:	4803      	ldr	r0, [pc, #12]	; (677c <z_arm_configure_static_mpu_regions+0x18>)
    676e:	f000 f8bb 	bl	68e8 <arm_core_mpu_configure_static_mpu_regions>
	};

	arm_core_mpu_mark_areas_for_dynamic_regions(dyn_region_areas,
		ARRAY_SIZE(dyn_region_areas));
#endif /* CONFIG_MPU_REQUIRES_NON_OVERLAPPING_REGIONS */
}
    6772:	bd08      	pop	{r3, pc}
    6774:	20040000 	.word	0x20040000
    6778:	20000000 	.word	0x20000000
    677c:	00012148 	.word	0x00012148

00006780 <z_arm_configure_dynamic_mpu_regions>:
 *
 * This function is not inherently thread-safe, but the memory domain
 * spinlock needs to be held anyway.
 */
void z_arm_configure_dynamic_mpu_regions(struct k_thread *thread)
{
    6780:	b508      	push	{r3, lr}
#endif /* CONFIG_USERSPACE */
	{
		/* A supervisor thread only has the normal thread stack to
		 * protect with a stack guard.
		 */
		guard_start = thread->stack_info.start - guard_size;
    6782:	f8d0 3098 	ldr.w	r3, [r0, #152]	; 0x98
    6786:	3b20      	subs	r3, #32
	}

	__ASSERT(region_num < _MAX_DYNAMIC_MPU_REGIONS_NUM,
		"Out-of-bounds error for dynamic region map.");

	dynamic_regions[region_num].start = guard_start;
    6788:	4804      	ldr	r0, [pc, #16]	; (679c <z_arm_configure_dynamic_mpu_regions+0x1c>)
    678a:	6003      	str	r3, [r0, #0]
	dynamic_regions[region_num].size = guard_size;
    678c:	2320      	movs	r3, #32
    678e:	6043      	str	r3, [r0, #4]
	dynamic_regions[region_num].attr = K_MEM_PARTITION_P_RO_U_NA;
    6790:	4b03      	ldr	r3, [pc, #12]	; (67a0 <z_arm_configure_dynamic_mpu_regions+0x20>)
    6792:	6083      	str	r3, [r0, #8]

	region_num++;
#endif /* CONFIG_MPU_STACK_GUARD */

	/* Configure the dynamic MPU regions */
	arm_core_mpu_configure_dynamic_mpu_regions(dynamic_regions,
    6794:	2101      	movs	r1, #1
    6796:	f000 f8c9 	bl	692c <arm_core_mpu_configure_dynamic_mpu_regions>
						   region_num);
}
    679a:	bd08      	pop	{r3, pc}
    679c:	2000cf74 	.word	0x2000cf74
    67a0:	150b0000 	.word	0x150b0000

000067a4 <region_init>:
#endif /* CPU_CORTEX_M0PLUS | CPU_CORTEX_M3 | CPU_CORTEX_M4 */
}

static inline void set_region_number(uint32_t index)
{
	MPU->RNR = index;
    67a4:	4a08      	ldr	r2, [pc, #32]	; (67c8 <region_init+0x24>)
    67a6:	f8c2 0098 	str.w	r0, [r2, #152]	; 0x98

	set_region_base_address(region_conf->base & MPU_RBAR_ADDR_Msk);
	set_region_attributes(region_conf->attr.rasr);
	set_region_size(region_conf->size | MPU_RASR_ENABLE_Msk);
#else
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    67aa:	680b      	ldr	r3, [r1, #0]
    67ac:	f023 031f 	bic.w	r3, r3, #31
				| MPU_RBAR_VALID_Msk | index;
    67b0:	4303      	orrs	r3, r0
    67b2:	f043 0310 	orr.w	r3, r3, #16
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    67b6:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    67ba:	688b      	ldr	r3, [r1, #8]
    67bc:	f043 0301 	orr.w	r3, r3, #1
    67c0:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
	LOG_DBG("[%d] 0x%08x 0x%08x",
		index, region_conf->base, region_conf->attr.rasr);
#endif
}
    67c4:	4770      	bx	lr
    67c6:	bf00      	nop
    67c8:	e000ed00 	.word	0xe000ed00

000067cc <region_allocate_and_init>:
#error "Unsupported ARM CPU"
#endif

static int region_allocate_and_init(const uint8_t index,
	const struct arm_mpu_region *region_conf)
{
    67cc:	b510      	push	{r4, lr}
    67ce:	b084      	sub	sp, #16
    67d0:	4604      	mov	r4, r0
	/* Attempt to allocate new region index. */
	if (index > (get_num_regions() - 1U)) {
    67d2:	2807      	cmp	r0, #7
    67d4:	d804      	bhi.n	67e0 <region_allocate_and_init+0x14>
	}

	LOG_DBG("Program MPU region at index 0x%x", index);

	/* Program region */
	region_init(index, region_conf);
    67d6:	f7ff ffe5 	bl	67a4 <region_init>

	return index;
    67da:	4620      	mov	r0, r4
}
    67dc:	b004      	add	sp, #16
    67de:	bd10      	pop	{r4, pc}
		LOG_ERR("Failed to allocate new MPU region %u\n", index);
    67e0:	9003      	str	r0, [sp, #12]
    67e2:	4b06      	ldr	r3, [pc, #24]	; (67fc <region_allocate_and_init+0x30>)
    67e4:	9302      	str	r3, [sp, #8]
    67e6:	2000      	movs	r0, #0
    67e8:	9001      	str	r0, [sp, #4]
    67ea:	9000      	str	r0, [sp, #0]
    67ec:	4603      	mov	r3, r0
    67ee:	2201      	movs	r2, #1
    67f0:	4903      	ldr	r1, [pc, #12]	; (6800 <region_allocate_and_init+0x34>)
    67f2:	f008 fcd8 	bl	f1a6 <z_log_msg2_runtime_create>
		return -EINVAL;
    67f6:	f06f 0015 	mvn.w	r0, #21
    67fa:	e7ef      	b.n	67dc <region_allocate_and_init+0x10>
    67fc:	00012154 	.word	0x00012154
    6800:	00010d30 	.word	0x00010d30

00006804 <mpu_configure_regions>:
 * sanity check of the memory regions to be programmed.
 */
static int mpu_configure_regions(const struct z_arm_mpu_partition
	regions[], uint8_t regions_num, uint8_t start_reg_index,
	bool do_sanity_check)
{
    6804:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    6808:	b085      	sub	sp, #20
    680a:	4680      	mov	r8, r0
    680c:	460f      	mov	r7, r1
    680e:	4699      	mov	r9, r3
	int i;
	int reg_index = start_reg_index;
    6810:	4616      	mov	r6, r2

	for (i = 0; i < regions_num; i++) {
    6812:	2500      	movs	r5, #0
    6814:	e009      	b.n	682a <mpu_configure_regions+0x26>
				(!mpu_partition_is_valid(&regions[i]))) {
			LOG_ERR("Partition %u: sanity check failed.", i);
			return -EINVAL;
		}

		reg_index = mpu_configure_region(reg_index, &regions[i]);
    6816:	4621      	mov	r1, r4
    6818:	b2f0      	uxtb	r0, r6
    681a:	f008 fcd3 	bl	f1c4 <mpu_configure_region>
    681e:	4606      	mov	r6, r0

		if (reg_index == -EINVAL) {
    6820:	f110 0f16 	cmn.w	r0, #22
    6824:	d01e      	beq.n	6864 <mpu_configure_regions+0x60>
			return reg_index;
		}

		/* Increment number of programmed MPU indices. */
		reg_index++;
    6826:	3601      	adds	r6, #1
	for (i = 0; i < regions_num; i++) {
    6828:	3501      	adds	r5, #1
    682a:	42bd      	cmp	r5, r7
    682c:	da1a      	bge.n	6864 <mpu_configure_regions+0x60>
		if (regions[i].size == 0U) {
    682e:	eb05 0445 	add.w	r4, r5, r5, lsl #1
    6832:	eb08 0484 	add.w	r4, r8, r4, lsl #2
    6836:	6862      	ldr	r2, [r4, #4]
    6838:	2a00      	cmp	r2, #0
    683a:	d0f5      	beq.n	6828 <mpu_configure_regions+0x24>
		if (do_sanity_check &&
    683c:	f1b9 0f00 	cmp.w	r9, #0
    6840:	d0e9      	beq.n	6816 <mpu_configure_regions+0x12>
				(!mpu_partition_is_valid(&regions[i]))) {
    6842:	4620      	mov	r0, r4
    6844:	f008 fc9e 	bl	f184 <mpu_partition_is_valid>
		if (do_sanity_check &&
    6848:	2800      	cmp	r0, #0
    684a:	d1e4      	bne.n	6816 <mpu_configure_regions+0x12>
			LOG_ERR("Partition %u: sanity check failed.", i);
    684c:	9503      	str	r5, [sp, #12]
    684e:	4b07      	ldr	r3, [pc, #28]	; (686c <mpu_configure_regions+0x68>)
    6850:	9302      	str	r3, [sp, #8]
    6852:	9001      	str	r0, [sp, #4]
    6854:	9000      	str	r0, [sp, #0]
    6856:	4603      	mov	r3, r0
    6858:	2201      	movs	r2, #1
    685a:	4905      	ldr	r1, [pc, #20]	; (6870 <mpu_configure_regions+0x6c>)
    685c:	f008 fca3 	bl	f1a6 <z_log_msg2_runtime_create>
			return -EINVAL;
    6860:	f06f 0615 	mvn.w	r6, #21
	}

	return reg_index;
}
    6864:	4630      	mov	r0, r6
    6866:	b005      	add	sp, #20
    6868:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    686c:	0001217c 	.word	0x0001217c
    6870:	00010d30 	.word	0x00010d30

00006874 <mpu_configure_static_mpu_regions>:
 */
static int mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
    6874:	b510      	push	{r4, lr}
	int mpu_reg_index = static_regions_num;
    6876:	4c03      	ldr	r4, [pc, #12]	; (6884 <mpu_configure_static_mpu_regions+0x10>)
	 * programmed on top of SRAM region configuration.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions(static_regions,
    6878:	2301      	movs	r3, #1
    687a:	7822      	ldrb	r2, [r4, #0]
    687c:	f7ff ffc2 	bl	6804 <mpu_configure_regions>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
    6880:	7020      	strb	r0, [r4, #0]

	return mpu_reg_index;
}
    6882:	bd10      	pop	{r4, pc}
    6884:	2000d71c 	.word	0x2000d71c

00006888 <mpu_configure_dynamic_mpu_regions>:
 * If the dynamic MPU regions configuration has not been successfully
 * performed, the error signal is propagated to the caller of the function.
 */
static int mpu_configure_dynamic_mpu_regions(const struct z_arm_mpu_partition
	dynamic_regions[], uint8_t regions_num)
{
    6888:	b508      	push	{r3, lr}

	/* In ARMv7-M architecture the dynamic regions are
	 * programmed on top of existing SRAM region configuration.
	 */

	mpu_reg_index = mpu_configure_regions(dynamic_regions,
    688a:	2300      	movs	r3, #0
    688c:	4a09      	ldr	r2, [pc, #36]	; (68b4 <mpu_configure_dynamic_mpu_regions+0x2c>)
    688e:	7812      	ldrb	r2, [r2, #0]
    6890:	f7ff ffb8 	bl	6804 <mpu_configure_regions>
		regions_num, mpu_reg_index, false);

	if (mpu_reg_index != -EINVAL) {
    6894:	f110 0f16 	cmn.w	r0, #22
    6898:	d00a      	beq.n	68b0 <mpu_configure_dynamic_mpu_regions+0x28>

		/* Disable the non-programmed MPU regions. */
		for (int i = mpu_reg_index; i < get_num_regions(); i++) {
    689a:	4603      	mov	r3, r0
    689c:	e006      	b.n	68ac <mpu_configure_dynamic_mpu_regions+0x24>
  MPU->RNR = rnr;
    689e:	4a06      	ldr	r2, [pc, #24]	; (68b8 <mpu_configure_dynamic_mpu_regions+0x30>)
    68a0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
  MPU->RASR = 0U;
    68a4:	2100      	movs	r1, #0
    68a6:	f8c2 10a0 	str.w	r1, [r2, #160]	; 0xa0
    68aa:	3301      	adds	r3, #1
    68ac:	2b07      	cmp	r3, #7
    68ae:	ddf6      	ble.n	689e <mpu_configure_dynamic_mpu_regions+0x16>
			ARM_MPU_ClrRegion(i);
		}
	}

	return mpu_reg_index;
}
    68b0:	bd08      	pop	{r3, pc}
    68b2:	bf00      	nop
    68b4:	2000d71c 	.word	0x2000d71c
    68b8:	e000ed00 	.word	0xe000ed00

000068bc <arm_core_mpu_enable>:
void arm_core_mpu_enable(void)
{
	/* Enable MPU and use the default memory map as a
	 * background region for privileged software access.
	 */
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
    68bc:	4b04      	ldr	r3, [pc, #16]	; (68d0 <arm_core_mpu_enable+0x14>)
    68be:	2205      	movs	r2, #5
    68c0:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  __ASM volatile ("dsb 0xF":::"memory");
    68c4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    68c8:	f3bf 8f6f 	isb	sy

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
    68cc:	4770      	bx	lr
    68ce:	bf00      	nop
    68d0:	e000ed00 	.word	0xe000ed00

000068d4 <arm_core_mpu_disable>:
  __ASM volatile ("dmb 0xF":::"memory");
    68d4:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
    68d8:	4b02      	ldr	r3, [pc, #8]	; (68e4 <arm_core_mpu_disable+0x10>)
    68da:	2200      	movs	r2, #0
    68dc:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
}
    68e0:	4770      	bx	lr
    68e2:	bf00      	nop
    68e4:	e000ed00 	.word	0xe000ed00

000068e8 <arm_core_mpu_configure_static_mpu_regions>:
 * @brief configure fixed (static) MPU regions.
 */
void arm_core_mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_start, const uint32_t background_area_end)
{
    68e8:	b538      	push	{r3, r4, r5, lr}
    68ea:	460c      	mov	r4, r1
	if (mpu_configure_static_mpu_regions(static_regions, regions_num,
    68ec:	f7ff ffc2 	bl	6874 <mpu_configure_static_mpu_regions>
    68f0:	f110 0f16 	cmn.w	r0, #22
    68f4:	d000      	beq.n	68f8 <arm_core_mpu_configure_static_mpu_regions+0x10>
					       background_area_start, background_area_end) == -EINVAL) {

		__ASSERT(0, "Configuring %u static MPU regions failed\n",
			regions_num);
	}
}
    68f6:	bd38      	pop	{r3, r4, r5, pc}
		__ASSERT(0, "Configuring %u static MPU regions failed\n",
    68f8:	4d08      	ldr	r5, [pc, #32]	; (691c <arm_core_mpu_configure_static_mpu_regions+0x34>)
    68fa:	f240 1311 	movw	r3, #273	; 0x111
    68fe:	462a      	mov	r2, r5
    6900:	4907      	ldr	r1, [pc, #28]	; (6920 <arm_core_mpu_configure_static_mpu_regions+0x38>)
    6902:	4808      	ldr	r0, [pc, #32]	; (6924 <arm_core_mpu_configure_static_mpu_regions+0x3c>)
    6904:	f008 fb27 	bl	ef56 <assert_print>
    6908:	4621      	mov	r1, r4
    690a:	4807      	ldr	r0, [pc, #28]	; (6928 <arm_core_mpu_configure_static_mpu_regions+0x40>)
    690c:	f008 fb23 	bl	ef56 <assert_print>
    6910:	f240 1111 	movw	r1, #273	; 0x111
    6914:	4628      	mov	r0, r5
    6916:	f008 fb17 	bl	ef48 <assert_post_action>
}
    691a:	e7ec      	b.n	68f6 <arm_core_mpu_configure_static_mpu_regions+0xe>
    691c:	000121a0 	.word	0x000121a0
    6920:	000119e0 	.word	0x000119e0
    6924:	00011324 	.word	0x00011324
    6928:	000121d8 	.word	0x000121d8

0000692c <arm_core_mpu_configure_dynamic_mpu_regions>:
/**
 * @brief configure dynamic MPU regions.
 */
void arm_core_mpu_configure_dynamic_mpu_regions(const struct z_arm_mpu_partition
	dynamic_regions[], uint8_t regions_num)
{
    692c:	b538      	push	{r3, r4, r5, lr}
    692e:	460c      	mov	r4, r1
	if (mpu_configure_dynamic_mpu_regions(dynamic_regions, regions_num)
    6930:	f7ff ffaa 	bl	6888 <mpu_configure_dynamic_mpu_regions>
    6934:	f110 0f16 	cmn.w	r0, #22
    6938:	d000      	beq.n	693c <arm_core_mpu_configure_dynamic_mpu_regions+0x10>
		== -EINVAL) {

		__ASSERT(0, "Configuring %u dynamic MPU regions failed\n",
			regions_num);
	}
}
    693a:	bd38      	pop	{r3, r4, r5, pc}
		__ASSERT(0, "Configuring %u dynamic MPU regions failed\n",
    693c:	4d08      	ldr	r5, [pc, #32]	; (6960 <arm_core_mpu_configure_dynamic_mpu_regions+0x34>)
    693e:	f44f 7398 	mov.w	r3, #304	; 0x130
    6942:	462a      	mov	r2, r5
    6944:	4907      	ldr	r1, [pc, #28]	; (6964 <arm_core_mpu_configure_dynamic_mpu_regions+0x38>)
    6946:	4808      	ldr	r0, [pc, #32]	; (6968 <arm_core_mpu_configure_dynamic_mpu_regions+0x3c>)
    6948:	f008 fb05 	bl	ef56 <assert_print>
    694c:	4621      	mov	r1, r4
    694e:	4807      	ldr	r0, [pc, #28]	; (696c <arm_core_mpu_configure_dynamic_mpu_regions+0x40>)
    6950:	f008 fb01 	bl	ef56 <assert_print>
    6954:	f44f 7198 	mov.w	r1, #304	; 0x130
    6958:	4628      	mov	r0, r5
    695a:	f008 faf5 	bl	ef48 <assert_post_action>
}
    695e:	e7ec      	b.n	693a <arm_core_mpu_configure_dynamic_mpu_regions+0xe>
    6960:	000121a0 	.word	0x000121a0
    6964:	000119e0 	.word	0x000119e0
    6968:	00011324 	.word	0x00011324
    696c:	00012204 	.word	0x00012204

00006970 <z_arm_mpu_init>:
 *
 * This function provides the default configuration mechanism for the Memory
 * Protection Unit (MPU).
 */
int z_arm_mpu_init(void)
{
    6970:	b538      	push	{r3, r4, r5, lr}
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
    6972:	4b24      	ldr	r3, [pc, #144]	; (6a04 <z_arm_mpu_init+0x94>)
    6974:	681d      	ldr	r5, [r3, #0]
    6976:	2d08      	cmp	r5, #8
    6978:	d803      	bhi.n	6982 <z_arm_mpu_init+0x12>
		return -1;
	}

	LOG_DBG("total region count: %d", get_num_regions());

	arm_core_mpu_disable();
    697a:	f7ff ffab 	bl	68d4 <arm_core_mpu_disable>

	/* Architecture-specific configuration */
	mpu_init();

	/* Program fixed regions configured at SOC definition. */
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    697e:	2400      	movs	r4, #0
    6980:	e01e      	b.n	69c0 <z_arm_mpu_init+0x50>
		__ASSERT(0,
    6982:	4c21      	ldr	r4, [pc, #132]	; (6a08 <z_arm_mpu_init+0x98>)
    6984:	f44f 73a4 	mov.w	r3, #328	; 0x148
    6988:	4622      	mov	r2, r4
    698a:	4920      	ldr	r1, [pc, #128]	; (6a0c <z_arm_mpu_init+0x9c>)
    698c:	4820      	ldr	r0, [pc, #128]	; (6a10 <z_arm_mpu_init+0xa0>)
    698e:	f008 fae2 	bl	ef56 <assert_print>
    6992:	2208      	movs	r2, #8
    6994:	4629      	mov	r1, r5
    6996:	481f      	ldr	r0, [pc, #124]	; (6a14 <z_arm_mpu_init+0xa4>)
    6998:	f008 fadd 	bl	ef56 <assert_print>
    699c:	f44f 71a4 	mov.w	r1, #328	; 0x148
    69a0:	4620      	mov	r0, r4
    69a2:	f008 fad1 	bl	ef48 <assert_post_action>
		return -1;
    69a6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    69aa:	e017      	b.n	69dc <z_arm_mpu_init+0x6c>
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
    69ac:	4b15      	ldr	r3, [pc, #84]	; (6a04 <z_arm_mpu_init+0x94>)
    69ae:	6859      	ldr	r1, [r3, #4]
    69b0:	eb04 0244 	add.w	r2, r4, r4, lsl #1
    69b4:	0093      	lsls	r3, r2, #2
    69b6:	4419      	add	r1, r3
    69b8:	4620      	mov	r0, r4
    69ba:	f7ff fef3 	bl	67a4 <region_init>
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    69be:	3401      	adds	r4, #1
    69c0:	42a5      	cmp	r5, r4
    69c2:	d8f3      	bhi.n	69ac <z_arm_mpu_init+0x3c>
	}

	/* Update the number of programmed MPU regions. */
	static_regions_num = mpu_config.num_regions;
    69c4:	4b14      	ldr	r3, [pc, #80]	; (6a18 <z_arm_mpu_init+0xa8>)
    69c6:	701d      	strb	r5, [r3, #0]


	arm_core_mpu_enable();
    69c8:	f7ff ff78 	bl	68bc <arm_core_mpu_enable>

	/* Sanity check for number of regions in Cortex-M0+, M3, and M4. */
#if defined(CONFIG_CPU_CORTEX_M0PLUS) || \
	defined(CONFIG_CPU_CORTEX_M3) || \
	defined(CONFIG_CPU_CORTEX_M4)
	__ASSERT(
    69cc:	4b13      	ldr	r3, [pc, #76]	; (6a1c <z_arm_mpu_init+0xac>)
    69ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
    69d2:	f3c3 2307 	ubfx	r3, r3, #8, #8
    69d6:	2b08      	cmp	r3, #8
    69d8:	d101      	bne.n	69de <z_arm_mpu_init+0x6e>
		(MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos ==
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */

	return 0;
    69da:	2000      	movs	r0, #0
}
    69dc:	bd38      	pop	{r3, r4, r5, pc}
	__ASSERT(
    69de:	4c0a      	ldr	r4, [pc, #40]	; (6a08 <z_arm_mpu_init+0x98>)
    69e0:	f44f 73d4 	mov.w	r3, #424	; 0x1a8
    69e4:	4622      	mov	r2, r4
    69e6:	490e      	ldr	r1, [pc, #56]	; (6a20 <z_arm_mpu_init+0xb0>)
    69e8:	4809      	ldr	r0, [pc, #36]	; (6a10 <z_arm_mpu_init+0xa0>)
    69ea:	f008 fab4 	bl	ef56 <assert_print>
    69ee:	480d      	ldr	r0, [pc, #52]	; (6a24 <z_arm_mpu_init+0xb4>)
    69f0:	f008 fab1 	bl	ef56 <assert_print>
    69f4:	f44f 71d4 	mov.w	r1, #424	; 0x1a8
    69f8:	4620      	mov	r0, r4
    69fa:	f008 faa5 	bl	ef48 <assert_post_action>
	return 0;
    69fe:	2000      	movs	r0, #0
    6a00:	e7ec      	b.n	69dc <z_arm_mpu_init+0x6c>
    6a02:	bf00      	nop
    6a04:	0001246c 	.word	0x0001246c
    6a08:	000121a0 	.word	0x000121a0
    6a0c:	000119e0 	.word	0x000119e0
    6a10:	00011324 	.word	0x00011324
    6a14:	00012234 	.word	0x00012234
    6a18:	2000d71c 	.word	0x2000d71c
    6a1c:	e000ed00 	.word	0xe000ed00
    6a20:	00012268 	.word	0x00012268
    6a24:	000122b8 	.word	0x000122b8

00006a28 <malloc_prepare>:

	/*
	 * Validate that the memory space available for the newlib heap is
	 * greater than the minimum required size.
	 */
	__ASSERT(MAX_HEAP_SIZE >= CONFIG_NEWLIB_LIBC_MIN_REQUIRED_HEAP_SIZE,
    6a28:	4b0d      	ldr	r3, [pc, #52]	; (6a60 <malloc_prepare+0x38>)
    6a2a:	f1c3 5300 	rsb	r3, r3, #536870912	; 0x20000000
    6a2e:	f503 2380 	add.w	r3, r3, #262144	; 0x40000
    6a32:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
    6a36:	d301      	bcc.n	6a3c <malloc_prepare+0x14>
		 "memory space available for newlib heap is less than the "
		 "minimum required size specified by "
		 "CONFIG_NEWLIB_LIBC_MIN_REQUIRED_HEAP_SIZE");

	return 0;
}
    6a38:	2000      	movs	r0, #0
    6a3a:	4770      	bx	lr
{
    6a3c:	b510      	push	{r4, lr}
	__ASSERT(MAX_HEAP_SIZE >= CONFIG_NEWLIB_LIBC_MIN_REQUIRED_HEAP_SIZE,
    6a3e:	4c09      	ldr	r4, [pc, #36]	; (6a64 <malloc_prepare+0x3c>)
    6a40:	2381      	movs	r3, #129	; 0x81
    6a42:	4622      	mov	r2, r4
    6a44:	4908      	ldr	r1, [pc, #32]	; (6a68 <malloc_prepare+0x40>)
    6a46:	4809      	ldr	r0, [pc, #36]	; (6a6c <malloc_prepare+0x44>)
    6a48:	f008 fa85 	bl	ef56 <assert_print>
    6a4c:	4808      	ldr	r0, [pc, #32]	; (6a70 <malloc_prepare+0x48>)
    6a4e:	f008 fa82 	bl	ef56 <assert_print>
    6a52:	2181      	movs	r1, #129	; 0x81
    6a54:	4620      	mov	r0, r4
    6a56:	f008 fa77 	bl	ef48 <assert_post_action>
}
    6a5a:	2000      	movs	r0, #0
    6a5c:	bd10      	pop	{r4, pc}
    6a5e:	bf00      	nop
    6a60:	2000fa60 	.word	0x2000fa60
    6a64:	000122dc 	.word	0x000122dc
    6a68:	0001230c 	.word	0x0001230c
    6a6c:	00011324 	.word	0x00011324
    6a70:	00012354 	.word	0x00012354

00006a74 <__stdout_hook_install>:

static int (*_stdout_hook)(int) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int))
{
	_stdout_hook = hook;
    6a74:	4b01      	ldr	r3, [pc, #4]	; (6a7c <__stdout_hook_install+0x8>)
    6a76:	6018      	str	r0, [r3, #0]
}
    6a78:	4770      	bx	lr
    6a7a:	bf00      	nop
    6a7c:	20004044 	.word	0x20004044

00006a80 <z_impl_zephyr_read_stdin>:
{
	_stdin_hook = hook;
}

int z_impl_zephyr_read_stdin(char *buf, int nbytes)
{
    6a80:	b570      	push	{r4, r5, r6, lr}
    6a82:	4606      	mov	r6, r0
    6a84:	460d      	mov	r5, r1
	int i = 0;

	for (i = 0; i < nbytes; i++) {
    6a86:	2400      	movs	r4, #0
    6a88:	e000      	b.n	6a8c <z_impl_zephyr_read_stdin+0xc>
    6a8a:	3401      	adds	r4, #1
    6a8c:	42ac      	cmp	r4, r5
    6a8e:	da08      	bge.n	6aa2 <z_impl_zephyr_read_stdin+0x22>
		*(buf + i) = _stdin_hook();
    6a90:	4b05      	ldr	r3, [pc, #20]	; (6aa8 <z_impl_zephyr_read_stdin+0x28>)
    6a92:	681b      	ldr	r3, [r3, #0]
    6a94:	4798      	blx	r3
    6a96:	5530      	strb	r0, [r6, r4]
		if ((*(buf + i) == '\n') || (*(buf + i) == '\r')) {
    6a98:	280a      	cmp	r0, #10
    6a9a:	d001      	beq.n	6aa0 <z_impl_zephyr_read_stdin+0x20>
    6a9c:	280d      	cmp	r0, #13
    6a9e:	d1f4      	bne.n	6a8a <z_impl_zephyr_read_stdin+0xa>
			i++;
    6aa0:	3401      	adds	r4, #1
			break;
		}
	}
	return i;
}
    6aa2:	4620      	mov	r0, r4
    6aa4:	bd70      	pop	{r4, r5, r6, pc}
    6aa6:	bf00      	nop
    6aa8:	20004040 	.word	0x20004040

00006aac <z_impl_zephyr_write_stdout>:
}
#include <syscalls/zephyr_read_stdin_mrsh.c>
#endif

int z_impl_zephyr_write_stdout(const void *buffer, int nbytes)
{
    6aac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6aae:	4605      	mov	r5, r0
    6ab0:	460f      	mov	r7, r1
	const char *buf = buffer;
	int i;

	for (i = 0; i < nbytes; i++) {
    6ab2:	2400      	movs	r4, #0
    6ab4:	e004      	b.n	6ac0 <z_impl_zephyr_write_stdout+0x14>
		if (*(buf + i) == '\n') {
			_stdout_hook('\r');
		}
		_stdout_hook(*(buf + i));
    6ab6:	4b09      	ldr	r3, [pc, #36]	; (6adc <z_impl_zephyr_write_stdout+0x30>)
    6ab8:	681b      	ldr	r3, [r3, #0]
    6aba:	7830      	ldrb	r0, [r6, #0]
    6abc:	4798      	blx	r3
	for (i = 0; i < nbytes; i++) {
    6abe:	3401      	adds	r4, #1
    6ac0:	42bc      	cmp	r4, r7
    6ac2:	da08      	bge.n	6ad6 <z_impl_zephyr_write_stdout+0x2a>
		if (*(buf + i) == '\n') {
    6ac4:	192e      	adds	r6, r5, r4
    6ac6:	5d2b      	ldrb	r3, [r5, r4]
    6ac8:	2b0a      	cmp	r3, #10
    6aca:	d1f4      	bne.n	6ab6 <z_impl_zephyr_write_stdout+0xa>
			_stdout_hook('\r');
    6acc:	4b03      	ldr	r3, [pc, #12]	; (6adc <z_impl_zephyr_write_stdout+0x30>)
    6ace:	681b      	ldr	r3, [r3, #0]
    6ad0:	200d      	movs	r0, #13
    6ad2:	4798      	blx	r3
    6ad4:	e7ef      	b.n	6ab6 <z_impl_zephyr_write_stdout+0xa>
	}
	return nbytes;
}
    6ad6:	4638      	mov	r0, r7
    6ad8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    6ada:	bf00      	nop
    6adc:	20004044 	.word	0x20004044

00006ae0 <_exit>:
	return 0;
}
__weak FUNC_ALIAS(_fstat, fstat, int);

__weak void _exit(int status)
{
    6ae0:	b508      	push	{r3, lr}
	_write(1, "exit\n", 5);
    6ae2:	2205      	movs	r2, #5
    6ae4:	4902      	ldr	r1, [pc, #8]	; (6af0 <_exit+0x10>)
    6ae6:	2001      	movs	r0, #1
    6ae8:	f008 fb96 	bl	f218 <_write>
	while (1) {
    6aec:	e7fe      	b.n	6aec <_exit+0xc>
    6aee:	bf00      	nop
    6af0:	000123dc 	.word	0x000123dc

00006af4 <_sbrk>:
		;
	}
}

void *_sbrk(intptr_t count)
{
    6af4:	4602      	mov	r2, r0
	void *ret, *ptr;

	ptr = ((char *)HEAP_BASE) + heap_sz;
    6af6:	4b08      	ldr	r3, [pc, #32]	; (6b18 <_sbrk+0x24>)
    6af8:	6819      	ldr	r1, [r3, #0]
    6afa:	4b08      	ldr	r3, [pc, #32]	; (6b1c <_sbrk+0x28>)
    6afc:	18c8      	adds	r0, r1, r3

	if ((heap_sz + count) < MAX_HEAP_SIZE) {
    6afe:	440a      	add	r2, r1
    6b00:	f1c3 5300 	rsb	r3, r3, #536870912	; 0x20000000
    6b04:	f503 2380 	add.w	r3, r3, #262144	; 0x40000
    6b08:	429a      	cmp	r2, r3
    6b0a:	d202      	bcs.n	6b12 <_sbrk+0x1e>
		heap_sz += count;
    6b0c:	4b02      	ldr	r3, [pc, #8]	; (6b18 <_sbrk+0x24>)
    6b0e:	601a      	str	r2, [r3, #0]
		ret = ptr;
    6b10:	4770      	bx	lr

#ifdef CONFIG_NEWLIB_LIBC_HEAP_LISTENER
		heap_listener_notify_resize(HEAP_ID_LIBC, ptr, (char *)ptr + count);
#endif
	} else {
		ret = (void *)-1;
    6b12:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
	}

	return ret;
}
    6b16:	4770      	bx	lr
    6b18:	2000cf80 	.word	0x2000cf80
    6b1c:	2000fa60 	.word	0x2000fa60

00006b20 <__retarget_lock_init_recursive>:
	k_sem_init((struct k_sem *)*lock, 1, 1);
}

/* Create a new dynamic recursive lock */
void __retarget_lock_init_recursive(_LOCK_T *lock)
{
    6b20:	b538      	push	{r3, r4, r5, lr}
	__ASSERT_NO_MSG(lock != NULL);
    6b22:	4604      	mov	r4, r0
    6b24:	b140      	cbz	r0, 6b38 <__retarget_lock_init_recursive+0x18>

	/* Allocate mutex object */
#ifndef CONFIG_USERSPACE
	*lock = malloc(sizeof(struct k_mutex));
    6b26:	2014      	movs	r0, #20
    6b28:	f006 fe98 	bl	d85c <malloc>
    6b2c:	6020      	str	r0, [r4, #0]
#else
	*lock = k_object_alloc(K_OBJ_MUTEX);
#endif /* !CONFIG_USERSPACE */
	__ASSERT(*lock != NULL, "recursive lock allocation failed");
    6b2e:	b188      	cbz	r0, 6b54 <__retarget_lock_init_recursive+0x34>

	k_mutex_init((struct k_mutex *)*lock);
    6b30:	6820      	ldr	r0, [r4, #0]
    6b32:	f009 fbe2 	bl	102fa <z_impl_k_mutex_init>
}
    6b36:	bd38      	pop	{r3, r4, r5, pc}
	__ASSERT_NO_MSG(lock != NULL);
    6b38:	4d0f      	ldr	r5, [pc, #60]	; (6b78 <__retarget_lock_init_recursive+0x58>)
    6b3a:	f240 1377 	movw	r3, #375	; 0x177
    6b3e:	462a      	mov	r2, r5
    6b40:	490e      	ldr	r1, [pc, #56]	; (6b7c <__retarget_lock_init_recursive+0x5c>)
    6b42:	480f      	ldr	r0, [pc, #60]	; (6b80 <__retarget_lock_init_recursive+0x60>)
    6b44:	f008 fa07 	bl	ef56 <assert_print>
    6b48:	f240 1177 	movw	r1, #375	; 0x177
    6b4c:	4628      	mov	r0, r5
    6b4e:	f008 f9fb 	bl	ef48 <assert_post_action>
    6b52:	e7e8      	b.n	6b26 <__retarget_lock_init_recursive+0x6>
	__ASSERT(*lock != NULL, "recursive lock allocation failed");
    6b54:	4d08      	ldr	r5, [pc, #32]	; (6b78 <__retarget_lock_init_recursive+0x58>)
    6b56:	f240 137f 	movw	r3, #383	; 0x17f
    6b5a:	462a      	mov	r2, r5
    6b5c:	4909      	ldr	r1, [pc, #36]	; (6b84 <__retarget_lock_init_recursive+0x64>)
    6b5e:	4808      	ldr	r0, [pc, #32]	; (6b80 <__retarget_lock_init_recursive+0x60>)
    6b60:	f008 f9f9 	bl	ef56 <assert_print>
    6b64:	4808      	ldr	r0, [pc, #32]	; (6b88 <__retarget_lock_init_recursive+0x68>)
    6b66:	f008 f9f6 	bl	ef56 <assert_print>
    6b6a:	f240 117f 	movw	r1, #383	; 0x17f
    6b6e:	4628      	mov	r0, r5
    6b70:	f008 f9ea 	bl	ef48 <assert_post_action>
    6b74:	e7dc      	b.n	6b30 <__retarget_lock_init_recursive+0x10>
    6b76:	bf00      	nop
    6b78:	000122dc 	.word	0x000122dc
    6b7c:	000123e4 	.word	0x000123e4
    6b80:	00011324 	.word	0x00011324
    6b84:	000123f8 	.word	0x000123f8
    6b88:	00012438 	.word	0x00012438

00006b8c <__retarget_lock_acquire_recursive>:
	k_sem_take((struct k_sem *)lock, K_FOREVER);
}

/* Acquiure recursive lock */
void __retarget_lock_acquire_recursive(_LOCK_T lock)
{
    6b8c:	b538      	push	{r3, r4, r5, lr}
	__ASSERT_NO_MSG(lock != NULL);
    6b8e:	4604      	mov	r4, r0
    6b90:	b138      	cbz	r0, 6ba2 <__retarget_lock_acquire_recursive+0x16>
	return z_impl_k_mutex_lock(mutex, timeout);
    6b92:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    6b96:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    6b9a:	4620      	mov	r0, r4
    6b9c:	f003 ffae 	bl	aafc <z_impl_k_mutex_lock>
	k_mutex_lock((struct k_mutex *)lock, K_FOREVER);
}
    6ba0:	bd38      	pop	{r3, r4, r5, pc}
	__ASSERT_NO_MSG(lock != NULL);
    6ba2:	4d07      	ldr	r5, [pc, #28]	; (6bc0 <__retarget_lock_acquire_recursive+0x34>)
    6ba4:	f44f 73d2 	mov.w	r3, #420	; 0x1a4
    6ba8:	462a      	mov	r2, r5
    6baa:	4906      	ldr	r1, [pc, #24]	; (6bc4 <__retarget_lock_acquire_recursive+0x38>)
    6bac:	4806      	ldr	r0, [pc, #24]	; (6bc8 <__retarget_lock_acquire_recursive+0x3c>)
    6bae:	f008 f9d2 	bl	ef56 <assert_print>
    6bb2:	f44f 71d2 	mov.w	r1, #420	; 0x1a4
    6bb6:	4628      	mov	r0, r5
    6bb8:	f008 f9c6 	bl	ef48 <assert_post_action>
    6bbc:	e7e9      	b.n	6b92 <__retarget_lock_acquire_recursive+0x6>
    6bbe:	bf00      	nop
    6bc0:	000122dc 	.word	0x000122dc
    6bc4:	000123e4 	.word	0x000123e4
    6bc8:	00011324 	.word	0x00011324

00006bcc <__retarget_lock_release_recursive>:
	k_sem_give((struct k_sem *)lock);
}

/* Release recursive lock */
void __retarget_lock_release_recursive(_LOCK_T lock)
{
    6bcc:	b538      	push	{r3, r4, r5, lr}
	__ASSERT_NO_MSG(lock != NULL);
    6bce:	4604      	mov	r4, r0
    6bd0:	b118      	cbz	r0, 6bda <__retarget_lock_release_recursive+0xe>
	return z_impl_k_mutex_unlock(mutex);
    6bd2:	4620      	mov	r0, r4
    6bd4:	f004 f8b2 	bl	ad3c <z_impl_k_mutex_unlock>
	k_mutex_unlock((struct k_mutex *)lock);
}
    6bd8:	bd38      	pop	{r3, r4, r5, pc}
	__ASSERT_NO_MSG(lock != NULL);
    6bda:	4d07      	ldr	r5, [pc, #28]	; (6bf8 <__retarget_lock_release_recursive+0x2c>)
    6bdc:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
    6be0:	462a      	mov	r2, r5
    6be2:	4906      	ldr	r1, [pc, #24]	; (6bfc <__retarget_lock_release_recursive+0x30>)
    6be4:	4806      	ldr	r0, [pc, #24]	; (6c00 <__retarget_lock_release_recursive+0x34>)
    6be6:	f008 f9b6 	bl	ef56 <assert_print>
    6bea:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
    6bee:	4628      	mov	r0, r5
    6bf0:	f008 f9aa 	bl	ef48 <assert_post_action>
    6bf4:	e7ed      	b.n	6bd2 <__retarget_lock_release_recursive+0x6>
    6bf6:	bf00      	nop
    6bf8:	000122dc 	.word	0x000122dc
    6bfc:	000123e4 	.word	0x000123e4
    6c00:	00011324 	.word	0x00011324

00006c04 <nordicsemi_nrf52_init>:
	nrf_power_gpregret_set(NRF_POWER, (uint8_t)type);
	NVIC_SystemReset();
}

static int nordicsemi_nrf52_init(const struct device *arg)
{
    6c04:	b510      	push	{r4, lr}
	__asm__ volatile(
    6c06:	f04f 0320 	mov.w	r3, #32
    6c0a:	f3ef 8411 	mrs	r4, BASEPRI
    6c0e:	f383 8812 	msr	BASEPRI_MAX, r3
    6c12:	f3bf 8f6f 	isb	sy

	key = irq_lock();

#ifdef CONFIG_NRF_ENABLE_ICACHE
	/* Enable the instruction cache */
	NRF_NVMC->ICACHECNF = NVMC_ICACHECNF_CACHEEN_Msk;
    6c16:	2301      	movs	r3, #1
    6c18:	4a0c      	ldr	r2, [pc, #48]	; (6c4c <nordicsemi_nrf52_init+0x48>)
    6c1a:	f8c2 3540 	str.w	r3, [r2, #1344]	; 0x540
#endif

#if NRF_POWER_HAS_DCDCEN
NRF_STATIC_INLINE void nrf_power_dcdcen_set(NRF_POWER_Type * p_reg, bool enable)
{
    p_reg->DCDCEN = (enable ? POWER_DCDCEN_DCDCEN_Enabled : POWER_DCDCEN_DCDCEN_Disabled) <<
    6c1e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    6c22:	f8c2 3578 	str.w	r3, [r2, #1400]	; 0x578
#endif // defined(POWER_RAM_POWER_S0POWER_Msk)

#if NRF_POWER_HAS_DCDCEN_VDDH
NRF_STATIC_INLINE void nrf_power_dcdcen_vddh_set(NRF_POWER_Type * p_reg, bool enable)
{
    if (enable && nrf52_errata_197())
    6c26:	f008 fb14 	bl	f252 <nrf52_errata_197>
    6c2a:	b120      	cbz	r0, 6c36 <nordicsemi_nrf52_init+0x32>
    {
        // Workaround for anomaly 197 "POWER: DCDC of REG0 not functional".
        *(volatile uint32_t *)0x40000638ul = 1ul;
    6c2c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    6c30:	2201      	movs	r2, #1
    6c32:	f8c3 2638 	str.w	r2, [r3, #1592]	; 0x638
    }
    p_reg->DCDCEN0 = (enable ? POWER_DCDCEN0_DCDCEN_Enabled : POWER_DCDCEN0_DCDCEN_Disabled) <<
    6c36:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    6c3a:	2201      	movs	r2, #1
    6c3c:	f8c3 2580 	str.w	r2, [r3, #1408]	; 0x580
	__asm__ volatile(
    6c40:	f384 8811 	msr	BASEPRI, r4
    6c44:	f3bf 8f6f 	isb	sy
	NMI_INIT();

	irq_unlock(key);

	return 0;
}
    6c48:	2000      	movs	r0, #0
    6c4a:	bd10      	pop	{r4, pc}
    6c4c:	4001e000 	.word	0x4001e000

00006c50 <sys_arch_reboot>:
    *p_gpregret = val;
    6c50:	b2c0      	uxtb	r0, r0
    6c52:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    6c56:	f8c2 051c 	str.w	r0, [r2, #1308]	; 0x51c
  __ASM volatile ("dsb 0xF":::"memory");
    6c5a:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    6c5e:	4905      	ldr	r1, [pc, #20]	; (6c74 <sys_arch_reboot+0x24>)
    6c60:	68ca      	ldr	r2, [r1, #12]
    6c62:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    6c66:	4b04      	ldr	r3, [pc, #16]	; (6c78 <sys_arch_reboot+0x28>)
    6c68:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    6c6a:	60cb      	str	r3, [r1, #12]
    6c6c:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    6c70:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    6c72:	e7fd      	b.n	6c70 <sys_arch_reboot+0x20>
    6c74:	e000ed00 	.word	0xe000ed00
    6c78:	05fa0004 	.word	0x05fa0004

00006c7c <arch_busy_wait>:

#else // NRFX_CHECK(NRFX_DELAY_DWT_BASED)

NRF_STATIC_INLINE void nrfx_coredep_delay_us(uint32_t time_us)
{
    if (time_us == 0)
    6c7c:	b130      	cbz	r0, 6c8c <arch_busy_wait+0x10>

void arch_busy_wait(uint32_t time_us)
{
    6c7e:	b508      	push	{r3, lr}
    typedef void (* delay_func_t)(uint32_t);
    const delay_func_t delay_cycles =
        // Set LSB to 1 to execute the code in the Thumb mode.
        (delay_func_t)((((uint32_t)delay_machine_code) | 1));
    uint32_t cycles = time_us * NRFX_DELAY_CPU_FREQ_MHZ;
    delay_cycles(cycles);
    6c80:	0180      	lsls	r0, r0, #6
    6c82:	4b03      	ldr	r3, [pc, #12]	; (6c90 <arch_busy_wait+0x14>)
    6c84:	f043 0301 	orr.w	r3, r3, #1
    6c88:	4798      	blx	r3
	nrfx_coredep_delay_us(time_us);
}
    6c8a:	bd08      	pop	{r3, pc}
    6c8c:	4770      	bx	lr
    6c8e:	bf00      	nop
    6c90:	00010df0 	.word	0x00010df0

00006c94 <get_hf_flags>:
static uint32_t *get_hf_flags(void)
{
	struct nrf_clock_control_data *data = CLOCK_DEVICE->data;

	return &data->subsys[CLOCK_CONTROL_NRF_TYPE_HFCLK].flags;
}
    6c94:	4800      	ldr	r0, [pc, #0]	; (6c98 <get_hf_flags+0x4>)
    6c96:	4770      	bx	lr
    6c98:	2000cfdc 	.word	0x2000cfdc

00006c9c <get_subsys>:
}

static clock_control_subsys_t get_subsys(struct onoff_manager *mgr)
{
	struct nrf_clock_control_data *data = CLOCK_DEVICE->data;
	size_t offset = (size_t)(mgr - data->mgr);
    6c9c:	4b01      	ldr	r3, [pc, #4]	; (6ca4 <get_subsys+0x8>)
    6c9e:	1ac0      	subs	r0, r0, r3

	return (clock_control_subsys_t)offset;
}
    6ca0:	1140      	asrs	r0, r0, #5
    6ca2:	4770      	bx	lr
    6ca4:	2000cf94 	.word	0x2000cf94

00006ca8 <onoff_start>:
	notify(mgr, 0);
}

static void onoff_start(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    6ca8:	b530      	push	{r4, r5, lr}
    6caa:	b083      	sub	sp, #12
    6cac:	4605      	mov	r5, r0
    6cae:	460c      	mov	r4, r1
	int err;

	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    6cb0:	f7ff fff4 	bl	6c9c <get_subsys>
    6cb4:	4601      	mov	r1, r0
    6cb6:	2340      	movs	r3, #64	; 0x40
    6cb8:	9300      	str	r3, [sp, #0]
    6cba:	4623      	mov	r3, r4
    6cbc:	4a05      	ldr	r2, [pc, #20]	; (6cd4 <onoff_start+0x2c>)
    6cbe:	4806      	ldr	r0, [pc, #24]	; (6cd8 <onoff_start+0x30>)
    6cc0:	f008 fb56 	bl	f370 <async_start>
			  onoff_started_callback, notify, CTX_ONOFF);
	if (err < 0) {
    6cc4:	1e01      	subs	r1, r0, #0
    6cc6:	db01      	blt.n	6ccc <onoff_start+0x24>
		notify(mgr, err);
	}
}
    6cc8:	b003      	add	sp, #12
    6cca:	bd30      	pop	{r4, r5, pc}
		notify(mgr, err);
    6ccc:	4628      	mov	r0, r5
    6cce:	47a0      	blx	r4
}
    6cd0:	e7fa      	b.n	6cc8 <onoff_start+0x20>
    6cd2:	bf00      	nop
    6cd4:	0000f3b9 	.word	0x0000f3b9
    6cd8:	00010b18 	.word	0x00010b18

00006cdc <generic_hfclk_stop>:
{
    6cdc:	b508      	push	{r3, lr}
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    6cde:	4b0a      	ldr	r3, [pc, #40]	; (6d08 <generic_hfclk_stop+0x2c>)
    6ce0:	f3bf 8f5b 	dmb	ish
    6ce4:	e853 2f00 	ldrex	r2, [r3]
    6ce8:	f022 0102 	bic.w	r1, r2, #2
    6cec:	e843 1000 	strex	r0, r1, [r3]
    6cf0:	2800      	cmp	r0, #0
    6cf2:	d1f7      	bne.n	6ce4 <generic_hfclk_stop+0x8>
    6cf4:	f3bf 8f5b 	dmb	ish
	if (atomic_and(&hfclk_users, ~HF_USER_GENERIC) & HF_USER_BT) {
    6cf8:	f012 0f01 	tst.w	r2, #1
    6cfc:	d000      	beq.n	6d00 <generic_hfclk_stop+0x24>
}
    6cfe:	bd08      	pop	{r3, pc}
	hfclk_stop();
    6d00:	f008 fb6c 	bl	f3dc <hfclk_stop>
    6d04:	e7fb      	b.n	6cfe <generic_hfclk_stop+0x22>
    6d06:	bf00      	nop
    6d08:	2000cfec 	.word	0x2000cfec

00006d0c <get_status>:
{
    6d0c:	b570      	push	{r4, r5, r6, lr}
    6d0e:	4605      	mov	r5, r0
	enum clock_control_nrf_type type = (enum clock_control_nrf_type)subsys;
    6d10:	b2cc      	uxtb	r4, r1
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
    6d12:	2c01      	cmp	r4, #1
    6d14:	d807      	bhi.n	6d26 <get_status+0x1a>
	return GET_STATUS(get_sub_data(dev, type)->flags);
    6d16:	4621      	mov	r1, r4
    6d18:	4628      	mov	r0, r5
    6d1a:	f008 fabc 	bl	f296 <get_sub_data>
    6d1e:	6880      	ldr	r0, [r0, #8]
}
    6d20:	f000 0007 	and.w	r0, r0, #7
    6d24:	bd70      	pop	{r4, r5, r6, pc}
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
    6d26:	4e06      	ldr	r6, [pc, #24]	; (6d40 <get_status+0x34>)
    6d28:	2379      	movs	r3, #121	; 0x79
    6d2a:	4632      	mov	r2, r6
    6d2c:	4905      	ldr	r1, [pc, #20]	; (6d44 <get_status+0x38>)
    6d2e:	4806      	ldr	r0, [pc, #24]	; (6d48 <get_status+0x3c>)
    6d30:	f008 f911 	bl	ef56 <assert_print>
    6d34:	2179      	movs	r1, #121	; 0x79
    6d36:	4630      	mov	r0, r6
    6d38:	f008 f906 	bl	ef48 <assert_post_action>
    6d3c:	e7eb      	b.n	6d16 <get_status+0xa>
    6d3e:	bf00      	nop
    6d40:	00012490 	.word	0x00012490
    6d44:	000124d0 	.word	0x000124d0
    6d48:	00011324 	.word	0x00011324

00006d4c <stop>:
{
    6d4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    6d50:	4607      	mov	r7, r0
    6d52:	4616      	mov	r6, r2
	enum clock_control_nrf_type type = (enum clock_control_nrf_type)subsys;
    6d54:	b2cc      	uxtb	r4, r1
	struct nrf_clock_control_sub_data *subdata = get_sub_data(dev, type);
    6d56:	4621      	mov	r1, r4
    6d58:	f008 fa9d 	bl	f296 <get_sub_data>
    6d5c:	4605      	mov	r5, r0
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
    6d5e:	2c01      	cmp	r4, #1
    6d60:	d80f      	bhi.n	6d82 <stop+0x36>
	err = set_off_state(&subdata->flags, ctx);
    6d62:	4631      	mov	r1, r6
    6d64:	f105 0008 	add.w	r0, r5, #8
    6d68:	f008 faa6 	bl	f2b8 <set_off_state>
	if (err < 0) {
    6d6c:	2800      	cmp	r0, #0
    6d6e:	db06      	blt.n	6d7e <stop+0x32>
	get_sub_config(dev, type)->stop();
    6d70:	4621      	mov	r1, r4
    6d72:	4638      	mov	r0, r7
    6d74:	f008 fa96 	bl	f2a4 <get_sub_config>
    6d78:	6843      	ldr	r3, [r0, #4]
    6d7a:	4798      	blx	r3
	return 0;
    6d7c:	2000      	movs	r0, #0
}
    6d7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
    6d82:	f8df 801c 	ldr.w	r8, [pc, #28]	; 6da0 <stop+0x54>
    6d86:	f240 134d 	movw	r3, #333	; 0x14d
    6d8a:	4642      	mov	r2, r8
    6d8c:	4905      	ldr	r1, [pc, #20]	; (6da4 <stop+0x58>)
    6d8e:	4806      	ldr	r0, [pc, #24]	; (6da8 <stop+0x5c>)
    6d90:	f008 f8e1 	bl	ef56 <assert_print>
    6d94:	f240 114d 	movw	r1, #333	; 0x14d
    6d98:	4640      	mov	r0, r8
    6d9a:	f008 f8d5 	bl	ef48 <assert_post_action>
    6d9e:	e7e0      	b.n	6d62 <stop+0x16>
    6da0:	00012490 	.word	0x00012490
    6da4:	000124d0 	.word	0x000124d0
    6da8:	00011324 	.word	0x00011324

00006dac <onoff_stop>:
{
    6dac:	b538      	push	{r3, r4, r5, lr}
    6dae:	4605      	mov	r5, r0
    6db0:	460c      	mov	r4, r1
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    6db2:	f7ff ff73 	bl	6c9c <get_subsys>
    6db6:	4601      	mov	r1, r0
    6db8:	2240      	movs	r2, #64	; 0x40
    6dba:	4803      	ldr	r0, [pc, #12]	; (6dc8 <onoff_stop+0x1c>)
    6dbc:	f7ff ffc6 	bl	6d4c <stop>
    6dc0:	4601      	mov	r1, r0
	notify(mgr, res);
    6dc2:	4628      	mov	r0, r5
    6dc4:	47a0      	blx	r4
}
    6dc6:	bd38      	pop	{r3, r4, r5, pc}
    6dc8:	00010b18 	.word	0x00010b18

00006dcc <clock_event_handler>:
		__ASSERT_NO_MSG(false);
	}
}

static void clock_event_handler(nrfx_clock_evt_type_t event)
{
    6dcc:	b510      	push	{r4, lr}
	const struct device *dev = CLOCK_DEVICE;

	switch (event) {
    6dce:	2801      	cmp	r0, #1
    6dd0:	d01d      	beq.n	6e0e <clock_event_handler+0x42>
    6dd2:	2803      	cmp	r0, #3
    6dd4:	d020      	beq.n	6e18 <clock_event_handler+0x4c>
    6dd6:	b168      	cbz	r0, 6df4 <clock_event_handler+0x28>
			/* Should not happen when calibration is disabled. */
			__ASSERT_NO_MSG(false);
		}
		break;
	default:
		__ASSERT_NO_MSG(0);
    6dd8:	4c16      	ldr	r4, [pc, #88]	; (6e34 <clock_event_handler+0x68>)
    6dda:	f240 2362 	movw	r3, #610	; 0x262
    6dde:	4622      	mov	r2, r4
    6de0:	4915      	ldr	r1, [pc, #84]	; (6e38 <clock_event_handler+0x6c>)
    6de2:	4816      	ldr	r0, [pc, #88]	; (6e3c <clock_event_handler+0x70>)
    6de4:	f008 f8b7 	bl	ef56 <assert_print>
    6de8:	f240 2162 	movw	r1, #610	; 0x262
    6dec:	4620      	mov	r0, r4
    6dee:	f008 f8ab 	bl	ef48 <assert_post_action>
		break;
	}
}
    6df2:	e010      	b.n	6e16 <clock_event_handler+0x4a>
				get_sub_data(dev, CLOCK_CONTROL_NRF_TYPE_HFCLK);
    6df4:	2100      	movs	r1, #0
    6df6:	4812      	ldr	r0, [pc, #72]	; (6e40 <clock_event_handler+0x74>)
    6df8:	f008 fa4d 	bl	f296 <get_sub_data>
		if (GET_STATUS(data->flags) == CLOCK_CONTROL_STATUS_STARTING) {
    6dfc:	6883      	ldr	r3, [r0, #8]
    6dfe:	f013 0f07 	tst.w	r3, #7
    6e02:	d108      	bne.n	6e16 <clock_event_handler+0x4a>
			clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_HFCLK);
    6e04:	2100      	movs	r1, #0
    6e06:	480e      	ldr	r0, [pc, #56]	; (6e40 <clock_event_handler+0x74>)
    6e08:	f008 faa0 	bl	f34c <clkstarted_handle>
    6e0c:	e003      	b.n	6e16 <clock_event_handler+0x4a>
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
    6e0e:	2101      	movs	r1, #1
    6e10:	480b      	ldr	r0, [pc, #44]	; (6e40 <clock_event_handler+0x74>)
    6e12:	f008 fa9b 	bl	f34c <clkstarted_handle>
}
    6e16:	bd10      	pop	{r4, pc}
			__ASSERT_NO_MSG(false);
    6e18:	4c06      	ldr	r4, [pc, #24]	; (6e34 <clock_event_handler+0x68>)
    6e1a:	f240 235e 	movw	r3, #606	; 0x25e
    6e1e:	4622      	mov	r2, r4
    6e20:	4905      	ldr	r1, [pc, #20]	; (6e38 <clock_event_handler+0x6c>)
    6e22:	4806      	ldr	r0, [pc, #24]	; (6e3c <clock_event_handler+0x70>)
    6e24:	f008 f897 	bl	ef56 <assert_print>
    6e28:	f240 215e 	movw	r1, #606	; 0x25e
    6e2c:	4620      	mov	r0, r4
    6e2e:	f008 f88b 	bl	ef48 <assert_post_action>
		break;
    6e32:	e7f0      	b.n	6e16 <clock_event_handler+0x4a>
    6e34:	00012490 	.word	0x00012490
    6e38:	000119e0 	.word	0x000119e0
    6e3c:	00011324 	.word	0x00011324
    6e40:	00010b18 	.word	0x00010b18

00006e44 <api_blocking_start>:
{
    6e44:	b500      	push	{lr}
    6e46:	b085      	sub	sp, #20
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    6e48:	f8cd d000 	str.w	sp, [sp]
    6e4c:	f8cd d004 	str.w	sp, [sp, #4]
    6e50:	2300      	movs	r3, #0
    6e52:	9302      	str	r3, [sp, #8]
    6e54:	2301      	movs	r3, #1
    6e56:	9303      	str	r3, [sp, #12]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    6e58:	466b      	mov	r3, sp
    6e5a:	4a07      	ldr	r2, [pc, #28]	; (6e78 <api_blocking_start+0x34>)
    6e5c:	f008 faa4 	bl	f3a8 <api_start>
	if (err < 0) {
    6e60:	2800      	cmp	r0, #0
    6e62:	db05      	blt.n	6e70 <api_blocking_start+0x2c>
	return z_impl_k_sem_take(sem, timeout);
    6e64:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    6e68:	2300      	movs	r3, #0
    6e6a:	4668      	mov	r0, sp
    6e6c:	f004 f87e 	bl	af6c <z_impl_k_sem_take>
}
    6e70:	b005      	add	sp, #20
    6e72:	f85d fb04 	ldr.w	pc, [sp], #4
    6e76:	bf00      	nop
    6e78:	0000f3fb 	.word	0x0000f3fb

00006e7c <clk_init>:
#endif /* NRF_CLOCK_HAS_HFCLKAUDIO */
#endif
}

static int clk_init(const struct device *dev)
{
    6e7c:	b570      	push	{r4, r5, r6, lr}
    6e7e:	4606      	mov	r6, r0
	static const struct onoff_transitions transitions = {
		.start = onoff_start,
		.stop = onoff_stop
	};

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    6e80:	2200      	movs	r2, #0
    6e82:	2101      	movs	r1, #1
    6e84:	4610      	mov	r0, r2
    6e86:	f7fe ff0f 	bl	5ca8 <z_arm_irq_priority_set>
		    nrfx_isr, nrfx_power_clock_irq_handler, 0);

	nrfx_err = nrfx_clock_init(clock_event_handler);
    6e8a:	4811      	ldr	r0, [pc, #68]	; (6ed0 <clk_init+0x54>)
    6e8c:	f001 ff24 	bl	8cd8 <nrfx_clock_init>
	if (nrfx_err != NRFX_SUCCESS) {
    6e90:	4b10      	ldr	r3, [pc, #64]	; (6ed4 <clk_init+0x58>)
    6e92:	4298      	cmp	r0, r3
    6e94:	d119      	bne.n	6eca <clk_init+0x4e>
		struct nrf_clock_control_data *data = dev->data;

		z_nrf_clock_calibration_init(data->mgr);
	}

	nrfx_clock_enable();
    6e96:	f001 ff49 	bl	8d2c <nrfx_clock_enable>

	for (enum clock_control_nrf_type i = 0;
    6e9a:	2400      	movs	r4, #0
    6e9c:	2c01      	cmp	r4, #1
    6e9e:	d812      	bhi.n	6ec6 <clk_init+0x4a>
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
		struct nrf_clock_control_sub_data *subdata =
						get_sub_data(dev, i);
    6ea0:	4621      	mov	r1, r4
    6ea2:	4630      	mov	r0, r6
    6ea4:	f008 f9f7 	bl	f296 <get_sub_data>
    6ea8:	4605      	mov	r5, r0

		err = onoff_manager_init(get_onoff_manager(dev, i),
    6eaa:	4621      	mov	r1, r4
    6eac:	4630      	mov	r0, r6
    6eae:	f008 f9ff 	bl	f2b0 <get_onoff_manager>
    6eb2:	4909      	ldr	r1, [pc, #36]	; (6ed8 <clk_init+0x5c>)
    6eb4:	f007 ffd4 	bl	ee60 <onoff_manager_init>
					 &transitions);
		if (err < 0) {
    6eb8:	2800      	cmp	r0, #0
    6eba:	db05      	blt.n	6ec8 <clk_init+0x4c>
			return err;
		}

		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    6ebc:	2301      	movs	r3, #1
    6ebe:	60ab      	str	r3, [r5, #8]
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
    6ec0:	441c      	add	r4, r3
    6ec2:	b2e4      	uxtb	r4, r4
    6ec4:	e7ea      	b.n	6e9c <clk_init+0x20>
	}

	return 0;
    6ec6:	2000      	movs	r0, #0
}
    6ec8:	bd70      	pop	{r4, r5, r6, pc}
		return -EIO;
    6eca:	f06f 0004 	mvn.w	r0, #4
    6ece:	e7fb      	b.n	6ec8 <clk_init+0x4c>
    6ed0:	00006dcd 	.word	0x00006dcd
    6ed4:	0bad0000 	.word	0x0bad0000
    6ed8:	0001254c 	.word	0x0001254c

00006edc <lfclk_spinwait>:
{
    6edc:	b570      	push	{r4, r5, r6, lr}
    6ede:	4605      	mov	r5, r0
	if ((mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE) &&
    6ee0:	2801      	cmp	r0, #1
    6ee2:	d107      	bne.n	6ef4 <lfclk_spinwait+0x18>
    return clk_src;
}

NRF_STATIC_INLINE nrf_clock_lfclk_t nrf_clock_lf_srccopy_get(NRF_CLOCK_Type const * p_reg)
{
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    6ee4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    6ee8:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
    6eec:	f003 0303 	and.w	r3, r3, #3
	    (target_type == NRF_CLOCK_LFCLK_Xtal) &&
    6ef0:	2b01      	cmp	r3, #1
    6ef2:	d05a      	beq.n	6faa <lfclk_spinwait+0xce>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    6ef4:	f009 f9ce 	bl	10294 <k_is_in_isr>
    6ef8:	b928      	cbnz	r0, 6f06 <lfclk_spinwait+0x2a>
	return !z_sys_post_kernel;
    6efa:	4b2f      	ldr	r3, [pc, #188]	; (6fb8 <lfclk_spinwait+0xdc>)
    6efc:	781b      	ldrb	r3, [r3, #0]
    6efe:	2b00      	cmp	r3, #0
    6f00:	d043      	beq.n	6f8a <lfclk_spinwait+0xae>
    6f02:	2300      	movs	r3, #0
    6f04:	e000      	b.n	6f08 <lfclk_spinwait+0x2c>
    6f06:	2301      	movs	r3, #1
	int key = isr_mode ? irq_lock() : 0;
    6f08:	461c      	mov	r4, r3
    6f0a:	2b00      	cmp	r3, #0
    6f0c:	d03f      	beq.n	6f8e <lfclk_spinwait+0xb2>
	__asm__ volatile(
    6f0e:	f04f 0320 	mov.w	r3, #32
    6f12:	f3ef 8611 	mrs	r6, BASEPRI
    6f16:	f383 8812 	msr	BASEPRI_MAX, r3
    6f1a:	f3bf 8f6f 	isb	sy
	if (!isr_mode) {
    6f1e:	b924      	cbnz	r4, 6f2a <lfclk_spinwait+0x4e>
    p_reg->INTENCLR = mask;
    6f20:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    6f24:	2202      	movs	r2, #2
    6f26:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    6f2a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    6f2e:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    6f32:	f003 0303 	and.w	r3, r3, #3
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    6f36:	f8d2 2418 	ldr.w	r2, [r2, #1048]	; 0x418
    6f3a:	f412 3f80 	tst.w	r2, #65536	; 0x10000
    6f3e:	d12d      	bne.n	6f9c <lfclk_spinwait+0xc0>
    return false;
    6f40:	2200      	movs	r2, #0
	while (!(nrfx_clock_is_running(d, (void *)&type)
    6f42:	b11a      	cbz	r2, 6f4c <lfclk_spinwait+0x70>
    6f44:	2b01      	cmp	r3, #1
    6f46:	d02b      	beq.n	6fa0 <lfclk_spinwait+0xc4>
		     || (mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE)))) {
    6f48:	2d01      	cmp	r5, #1
    6f4a:	d029      	beq.n	6fa0 <lfclk_spinwait+0xc4>
			if (isr_mode || !IS_ENABLED(CONFIG_MULTITHREADING)) {
    6f4c:	b30c      	cbz	r4, 6f92 <lfclk_spinwait+0xb6>
 *
 * @param key Interrupt locking key obtained from irq_lock().
 */
static inline void k_cpu_atomic_idle(unsigned int key)
{
	arch_cpu_atomic_idle(key);
    6f4e:	4630      	mov	r0, r6
    6f50:	f7fe fe3a 	bl	5bc8 <arch_cpu_atomic_idle>
    return (nrf_clock_lfclk_t)(p_reg->LFCLKSRC);
    6f54:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    6f58:	f8d3 3518 	ldr.w	r3, [r3, #1304]	; 0x518
		if ((target_type ==  NRF_CLOCK_LFCLK_Xtal)
    6f5c:	2b00      	cmp	r3, #0
    6f5e:	d1e4      	bne.n	6f2a <lfclk_spinwait+0x4e>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    6f60:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    6f64:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
		    && nrf_clock_event_check(NRF_CLOCK,
    6f68:	2b00      	cmp	r3, #0
    6f6a:	d0de      	beq.n	6f2a <lfclk_spinwait+0x4e>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    6f6c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    6f70:	2200      	movs	r2, #0
    6f72:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_event_readback(void * p_event_reg)
{
#if NRFX_CHECK(NRFX_EVENT_READBACK_ENABLED) && !defined(NRF51)
    (void)*((volatile uint32_t *)(p_event_reg));
    6f76:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    p_reg->LFCLKSRC = (uint32_t)(source);
    6f7a:	2201      	movs	r2, #1
    6f7c:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    6f80:	490e      	ldr	r1, [pc, #56]	; (6fbc <lfclk_spinwait+0xe0>)
    6f82:	f8c1 2180 	str.w	r2, [r1, #384]	; 0x180
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    6f86:	609a      	str	r2, [r3, #8]
}
    6f88:	e7cf      	b.n	6f2a <lfclk_spinwait+0x4e>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    6f8a:	2301      	movs	r3, #1
    6f8c:	e7bc      	b.n	6f08 <lfclk_spinwait+0x2c>
	int key = isr_mode ? irq_lock() : 0;
    6f8e:	2600      	movs	r6, #0
    6f90:	e7c5      	b.n	6f1e <lfclk_spinwait+0x42>
	return z_impl_k_sleep(timeout);
    6f92:	2021      	movs	r0, #33	; 0x21
    6f94:	2100      	movs	r1, #0
    6f96:	f005 fa85 	bl	c4a4 <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    6f9a:	e7db      	b.n	6f54 <lfclk_spinwait+0x78>
                return true;
    6f9c:	2201      	movs	r2, #1
    6f9e:	e7d0      	b.n	6f42 <lfclk_spinwait+0x66>
	if (isr_mode) {
    6fa0:	b124      	cbz	r4, 6fac <lfclk_spinwait+0xd0>
	__asm__ volatile(
    6fa2:	f386 8811 	msr	BASEPRI, r6
    6fa6:	f3bf 8f6f 	isb	sy
}
    6faa:	bd70      	pop	{r4, r5, r6, pc}
    p_reg->INTENSET = mask;
    6fac:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    6fb0:	2202      	movs	r2, #2
    6fb2:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    6fb6:	e7f8      	b.n	6faa <lfclk_spinwait+0xce>
    6fb8:	2000d71d 	.word	0x2000d71d
    6fbc:	e000e100 	.word	0xe000e100

00006fc0 <generic_hfclk_start>:
{
    6fc0:	b510      	push	{r4, lr}
	__asm__ volatile(
    6fc2:	f04f 0320 	mov.w	r3, #32
    6fc6:	f3ef 8411 	mrs	r4, BASEPRI
    6fca:	f383 8812 	msr	BASEPRI_MAX, r3
    6fce:	f3bf 8f6f 	isb	sy
	hfclk_users |= HF_USER_GENERIC;
    6fd2:	4a13      	ldr	r2, [pc, #76]	; (7020 <generic_hfclk_start+0x60>)
    6fd4:	6813      	ldr	r3, [r2, #0]
    6fd6:	f043 0302 	orr.w	r3, r3, #2
    6fda:	6013      	str	r3, [r2, #0]
	if (hfclk_users & HF_USER_BT) {
    6fdc:	f013 0f01 	tst.w	r3, #1
    6fe0:	d108      	bne.n	6ff4 <generic_hfclk_start+0x34>
	bool already_started = false;
    6fe2:	2300      	movs	r3, #0
	__asm__ volatile(
    6fe4:	f384 8811 	msr	BASEPRI, r4
    6fe8:	f3bf 8f6f 	isb	sy
	if (already_started) {
    6fec:	b99b      	cbnz	r3, 7016 <generic_hfclk_start+0x56>
	hfclk_start();
    6fee:	f008 f9eb 	bl	f3c8 <hfclk_start>
}
    6ff2:	bd10      	pop	{r4, pc}
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    6ff4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    6ff8:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    6ffc:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
		if (type == NRF_CLOCK_HFCLK_HIGH_ACCURACY) {
    7000:	f012 0f01 	tst.w	r2, #1
    7004:	d101      	bne.n	700a <generic_hfclk_start+0x4a>
	bool already_started = false;
    7006:	2300      	movs	r3, #0
    7008:	e7ec      	b.n	6fe4 <generic_hfclk_start+0x24>
			set_on_state(get_hf_flags());
    700a:	f7ff fe43 	bl	6c94 <get_hf_flags>
    700e:	f008 f98a 	bl	f326 <set_on_state>
			already_started = true;
    7012:	2301      	movs	r3, #1
    7014:	e7e6      	b.n	6fe4 <generic_hfclk_start+0x24>
		clkstarted_handle(CLOCK_DEVICE,
    7016:	2100      	movs	r1, #0
    7018:	4802      	ldr	r0, [pc, #8]	; (7024 <generic_hfclk_start+0x64>)
    701a:	f008 f997 	bl	f34c <clkstarted_handle>
		return;
    701e:	e7e8      	b.n	6ff2 <generic_hfclk_start+0x32>
    7020:	2000cfec 	.word	0x2000cfec
    7024:	00010b18 	.word	0x00010b18

00007028 <z_nrf_clock_control_lf_on>:
{
    7028:	b538      	push	{r3, r4, r5, lr}
    702a:	4604      	mov	r4, r0
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    702c:	4b1f      	ldr	r3, [pc, #124]	; (70ac <z_nrf_clock_control_lf_on+0x84>)
    702e:	2101      	movs	r1, #1
    7030:	f3bf 8f5b 	dmb	ish
    7034:	e853 2f00 	ldrex	r2, [r3]
    7038:	e843 1000 	strex	r0, r1, [r3]
    703c:	2800      	cmp	r0, #0
    703e:	d1f9      	bne.n	7034 <z_nrf_clock_control_lf_on+0xc>
    7040:	f3bf 8f5b 	dmb	ish
	if (atomic_set(&on, 1) == 0) {
    7044:	b142      	cbz	r2, 7058 <z_nrf_clock_control_lf_on+0x30>
	switch (start_mode) {
    7046:	b134      	cbz	r4, 7056 <z_nrf_clock_control_lf_on+0x2e>
    7048:	1e63      	subs	r3, r4, #1
    704a:	b2db      	uxtb	r3, r3
    704c:	2b01      	cmp	r3, #1
    704e:	d81f      	bhi.n	7090 <z_nrf_clock_control_lf_on+0x68>
		lfclk_spinwait(start_mode);
    7050:	4620      	mov	r0, r4
    7052:	f7ff ff43 	bl	6edc <lfclk_spinwait>
}
    7056:	bd38      	pop	{r3, r4, r5, pc}
				get_onoff_manager(CLOCK_DEVICE,
    7058:	4815      	ldr	r0, [pc, #84]	; (70b0 <z_nrf_clock_control_lf_on+0x88>)
    705a:	f008 f929 	bl	f2b0 <get_onoff_manager>
 */
static inline void sys_notify_init_spinwait(struct sys_notify *notify)
{
	__ASSERT_NO_MSG(notify != NULL);

	*notify = (struct sys_notify){
    705e:	4915      	ldr	r1, [pc, #84]	; (70b4 <z_nrf_clock_control_lf_on+0x8c>)
    7060:	2300      	movs	r3, #0
    7062:	604b      	str	r3, [r1, #4]
    7064:	608b      	str	r3, [r1, #8]
    7066:	60cb      	str	r3, [r1, #12]
    7068:	2301      	movs	r3, #1
    706a:	608b      	str	r3, [r1, #8]
		err = onoff_request(mgr, &cli);
    706c:	f7fc ff84 	bl	3f78 <onoff_request>
		__ASSERT_NO_MSG(err >= 0);
    7070:	2800      	cmp	r0, #0
    7072:	dae8      	bge.n	7046 <z_nrf_clock_control_lf_on+0x1e>
    7074:	4d10      	ldr	r5, [pc, #64]	; (70b8 <z_nrf_clock_control_lf_on+0x90>)
    7076:	f44f 7308 	mov.w	r3, #544	; 0x220
    707a:	462a      	mov	r2, r5
    707c:	490f      	ldr	r1, [pc, #60]	; (70bc <z_nrf_clock_control_lf_on+0x94>)
    707e:	4810      	ldr	r0, [pc, #64]	; (70c0 <z_nrf_clock_control_lf_on+0x98>)
    7080:	f007 ff69 	bl	ef56 <assert_print>
    7084:	f44f 7108 	mov.w	r1, #544	; 0x220
    7088:	4628      	mov	r0, r5
    708a:	f007 ff5d 	bl	ef48 <assert_post_action>
    708e:	e7da      	b.n	7046 <z_nrf_clock_control_lf_on+0x1e>
		__ASSERT_NO_MSG(false);
    7090:	4c09      	ldr	r4, [pc, #36]	; (70b8 <z_nrf_clock_control_lf_on+0x90>)
    7092:	f240 2332 	movw	r3, #562	; 0x232
    7096:	4622      	mov	r2, r4
    7098:	490a      	ldr	r1, [pc, #40]	; (70c4 <z_nrf_clock_control_lf_on+0x9c>)
    709a:	4809      	ldr	r0, [pc, #36]	; (70c0 <z_nrf_clock_control_lf_on+0x98>)
    709c:	f007 ff5b 	bl	ef56 <assert_print>
    70a0:	f240 2132 	movw	r1, #562	; 0x232
    70a4:	4620      	mov	r0, r4
    70a6:	f007 ff4f 	bl	ef48 <assert_post_action>
    70aa:	e7d4      	b.n	7056 <z_nrf_clock_control_lf_on+0x2e>
    70ac:	2000cff0 	.word	0x2000cff0
    70b0:	00010b18 	.word	0x00010b18
    70b4:	2000cf84 	.word	0x2000cf84
    70b8:	00012490 	.word	0x00012490
    70bc:	00011948 	.word	0x00011948
    70c0:	00011324 	.word	0x00011324
    70c4:	000119e0 	.word	0x000119e0

000070c8 <console_out>:
 *
 * @return The character passed as input.
 */

static int console_out(int c)
{
    70c8:	b510      	push	{r4, lr}
    70ca:	4604      	mov	r4, r0
		return c;
	}

#endif  /* CONFIG_UART_CONSOLE_DEBUG_SERVER_HOOKS */

	if ('\n' == c) {
    70cc:	280a      	cmp	r0, #10
    70ce:	d007      	beq.n	70e0 <console_out+0x18>
		uart_poll_out(uart_console_dev, '\r');
	}
	uart_poll_out(uart_console_dev, c);
    70d0:	4b07      	ldr	r3, [pc, #28]	; (70f0 <console_out+0x28>)
    70d2:	6818      	ldr	r0, [r3, #0]
    70d4:	b2e1      	uxtb	r1, r4
	const struct uart_driver_api *api =
    70d6:	6883      	ldr	r3, [r0, #8]
	api->poll_out(dev, out_char);
    70d8:	69db      	ldr	r3, [r3, #28]
    70da:	4798      	blx	r3

	return c;
}
    70dc:	4620      	mov	r0, r4
    70de:	bd10      	pop	{r4, pc}
		uart_poll_out(uart_console_dev, '\r');
    70e0:	4b03      	ldr	r3, [pc, #12]	; (70f0 <console_out+0x28>)
    70e2:	6818      	ldr	r0, [r3, #0]
	const struct uart_driver_api *api =
    70e4:	6883      	ldr	r3, [r0, #8]
	api->poll_out(dev, out_char);
    70e6:	69db      	ldr	r3, [r3, #28]
    70e8:	210d      	movs	r1, #13
    70ea:	4798      	blx	r3
		return;
	}
#endif
	compiler_barrier();
	z_impl_uart_poll_out(dev, out_char);
}
    70ec:	e7f0      	b.n	70d0 <console_out+0x8>
    70ee:	bf00      	nop
    70f0:	2000cff4 	.word	0x2000cff4

000070f4 <uart_console_hook_install>:
/**
 * @brief Install printk/stdout hook for UART console output
 */

static void uart_console_hook_install(void)
{
    70f4:	b510      	push	{r4, lr}
#if defined(CONFIG_STDOUT_CONSOLE)
	__stdout_hook_install(console_out);
    70f6:	4c04      	ldr	r4, [pc, #16]	; (7108 <uart_console_hook_install+0x14>)
    70f8:	4620      	mov	r0, r4
    70fa:	f7ff fcbb 	bl	6a74 <__stdout_hook_install>
#endif
#if defined(CONFIG_PRINTK)
	__printk_hook_install(console_out);
    70fe:	4620      	mov	r0, r4
    7100:	f7fc fca0 	bl	3a44 <__printk_hook_install>
#endif
}
    7104:	bd10      	pop	{r4, pc}
    7106:	bf00      	nop
    7108:	000070c9 	.word	0x000070c9

0000710c <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(const struct device *arg)
{
    710c:	b508      	push	{r3, lr}

	ARG_UNUSED(arg);

	/* Claim console device */
	uart_console_dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
    710e:	4806      	ldr	r0, [pc, #24]	; (7128 <uart_console_init+0x1c>)
    7110:	4b06      	ldr	r3, [pc, #24]	; (712c <uart_console_init+0x20>)
    7112:	6018      	str	r0, [r3, #0]
    7114:	f009 f862 	bl	101dc <z_device_is_ready>
	if (!device_is_ready(uart_console_dev)) {
    7118:	b118      	cbz	r0, 7122 <uart_console_init+0x16>
		return -ENODEV;
	}

	uart_console_hook_install();
    711a:	f7ff ffeb 	bl	70f4 <uart_console_hook_install>

	return 0;
    711e:	2000      	movs	r0, #0
}
    7120:	bd08      	pop	{r3, pc}
		return -ENODEV;
    7122:	f06f 0012 	mvn.w	r0, #18
    7126:	e7fb      	b.n	7120 <uart_console_init+0x14>
    7128:	00010b78 	.word	0x00010b78
    712c:	2000cff4 	.word	0x2000cff4

00007130 <get_dev>:
			dev = DEVICE_DT_INST_GET(i); \
		}

	if (0) {
	} /* Followed by else if from FOREACH macro. Done to avoid return statement in macro.  */
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    7130:	b128      	cbz	r0, 713e <get_dev+0xe>
    7132:	2801      	cmp	r0, #1
    7134:	d101      	bne.n	713a <get_dev+0xa>
    7136:	4803      	ldr	r0, [pc, #12]	; (7144 <get_dev+0x14>)
	#undef GPIO_NRF_GET_DEV

	return dev;
}
    7138:	4770      	bx	lr
	const struct device *dev = NULL;
    713a:	2000      	movs	r0, #0
    713c:	4770      	bx	lr
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    713e:	4802      	ldr	r0, [pc, #8]	; (7148 <get_dev+0x18>)
    7140:	4770      	bx	lr
    7142:	bf00      	nop
    7144:	00010b30 	.word	0x00010b30
    7148:	00010b48 	.word	0x00010b48

0000714c <gpio_nrfx_manage_callback>:
{
    714c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    7150:	4616      	mov	r6, r2
	return port->data;
    7152:	6905      	ldr	r5, [r0, #16]
	return gpio_manage_callback(&get_port_data(port)->callbacks,
    7154:	1d2f      	adds	r7, r5, #4
 */
static inline int gpio_manage_callback(sys_slist_t *callbacks,
					struct gpio_callback *callback,
					bool set)
{
	__ASSERT(callback, "No callback!");
    7156:	460c      	mov	r4, r1
    7158:	b131      	cbz	r1, 7168 <gpio_nrfx_manage_callback+0x1c>
	__ASSERT(callback->handler, "No callback handler!");
    715a:	6863      	ldr	r3, [r4, #4]
    715c:	b1a3      	cbz	r3, 7188 <gpio_nrfx_manage_callback+0x3c>
	return list->head;
    715e:	686b      	ldr	r3, [r5, #4]

	if (!sys_slist_is_empty(callbacks)) {
    7160:	2b00      	cmp	r3, #0
    7162:	d03b      	beq.n	71dc <gpio_nrfx_manage_callback+0x90>
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

/** @} */
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    7164:	2100      	movs	r1, #0
    7166:	e02a      	b.n	71be <gpio_nrfx_manage_callback+0x72>
	__ASSERT(callback, "No callback!");
    7168:	f8df 8094 	ldr.w	r8, [pc, #148]	; 7200 <gpio_nrfx_manage_callback+0xb4>
    716c:	2324      	movs	r3, #36	; 0x24
    716e:	4642      	mov	r2, r8
    7170:	4924      	ldr	r1, [pc, #144]	; (7204 <gpio_nrfx_manage_callback+0xb8>)
    7172:	4825      	ldr	r0, [pc, #148]	; (7208 <gpio_nrfx_manage_callback+0xbc>)
    7174:	f007 feef 	bl	ef56 <assert_print>
    7178:	4824      	ldr	r0, [pc, #144]	; (720c <gpio_nrfx_manage_callback+0xc0>)
    717a:	f007 feec 	bl	ef56 <assert_print>
    717e:	2124      	movs	r1, #36	; 0x24
    7180:	4640      	mov	r0, r8
    7182:	f007 fee1 	bl	ef48 <assert_post_action>
    7186:	e7e8      	b.n	715a <gpio_nrfx_manage_callback+0xe>
	__ASSERT(callback->handler, "No callback handler!");
    7188:	f8df 8074 	ldr.w	r8, [pc, #116]	; 7200 <gpio_nrfx_manage_callback+0xb4>
    718c:	2325      	movs	r3, #37	; 0x25
    718e:	4642      	mov	r2, r8
    7190:	491f      	ldr	r1, [pc, #124]	; (7210 <gpio_nrfx_manage_callback+0xc4>)
    7192:	481d      	ldr	r0, [pc, #116]	; (7208 <gpio_nrfx_manage_callback+0xbc>)
    7194:	f007 fedf 	bl	ef56 <assert_print>
    7198:	481e      	ldr	r0, [pc, #120]	; (7214 <gpio_nrfx_manage_callback+0xc8>)
    719a:	f007 fedc 	bl	ef56 <assert_print>
    719e:	2125      	movs	r1, #37	; 0x25
    71a0:	4640      	mov	r0, r8
    71a2:	f007 fed1 	bl	ef48 <assert_post_action>
    71a6:	e7da      	b.n	715e <gpio_nrfx_manage_callback+0x12>
	return node->next;
    71a8:	6823      	ldr	r3, [r4, #0]
	list->head = node;
    71aa:	606b      	str	r3, [r5, #4]
	return list->tail;
    71ac:	687a      	ldr	r2, [r7, #4]
Z_GENLIST_REMOVE(slist, snode)
    71ae:	4294      	cmp	r4, r2
    71b0:	d10f      	bne.n	71d2 <gpio_nrfx_manage_callback+0x86>
	list->tail = node;
    71b2:	607b      	str	r3, [r7, #4]
}
    71b4:	e00d      	b.n	71d2 <gpio_nrfx_manage_callback+0x86>
	list->tail = node;
    71b6:	6079      	str	r1, [r7, #4]
}
    71b8:	e00b      	b.n	71d2 <gpio_nrfx_manage_callback+0x86>
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    71ba:	4619      	mov	r1, r3
    71bc:	681b      	ldr	r3, [r3, #0]
    71be:	b15b      	cbz	r3, 71d8 <gpio_nrfx_manage_callback+0x8c>
    71c0:	429c      	cmp	r4, r3
    71c2:	d1fa      	bne.n	71ba <gpio_nrfx_manage_callback+0x6e>
Z_GENLIST_REMOVE(slist, snode)
    71c4:	2900      	cmp	r1, #0
    71c6:	d0ef      	beq.n	71a8 <gpio_nrfx_manage_callback+0x5c>
	return node->next;
    71c8:	6823      	ldr	r3, [r4, #0]
	parent->next = child;
    71ca:	600b      	str	r3, [r1, #0]
	return list->tail;
    71cc:	687b      	ldr	r3, [r7, #4]
Z_GENLIST_REMOVE(slist, snode)
    71ce:	429c      	cmp	r4, r3
    71d0:	d0f1      	beq.n	71b6 <gpio_nrfx_manage_callback+0x6a>
	parent->next = child;
    71d2:	2300      	movs	r3, #0
    71d4:	6023      	str	r3, [r4, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    71d6:	2301      	movs	r3, #1
		if (!sys_slist_find_and_remove(callbacks, &callback->node)) {
    71d8:	b903      	cbnz	r3, 71dc <gpio_nrfx_manage_callback+0x90>
			if (!set) {
    71da:	b156      	cbz	r6, 71f2 <gpio_nrfx_manage_callback+0xa6>
				return -EINVAL;
			}
		}
	}

	if (set) {
    71dc:	b166      	cbz	r6, 71f8 <gpio_nrfx_manage_callback+0xac>
	return list->head;
    71de:	686b      	ldr	r3, [r5, #4]
	parent->next = child;
    71e0:	6023      	str	r3, [r4, #0]
	list->head = node;
    71e2:	606c      	str	r4, [r5, #4]
	return list->tail;
    71e4:	687b      	ldr	r3, [r7, #4]
Z_GENLIST_PREPEND(slist, snode)
    71e6:	b10b      	cbz	r3, 71ec <gpio_nrfx_manage_callback+0xa0>
		sys_slist_prepend(callbacks, &callback->node);
	}

	return 0;
    71e8:	2000      	movs	r0, #0
    71ea:	e006      	b.n	71fa <gpio_nrfx_manage_callback+0xae>
	list->tail = node;
    71ec:	607c      	str	r4, [r7, #4]
    71ee:	2000      	movs	r0, #0
}
    71f0:	e003      	b.n	71fa <gpio_nrfx_manage_callback+0xae>
				return -EINVAL;
    71f2:	f06f 0015 	mvn.w	r0, #21
    71f6:	e000      	b.n	71fa <gpio_nrfx_manage_callback+0xae>
	return 0;
    71f8:	2000      	movs	r0, #0
}
    71fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    71fe:	bf00      	nop
    7200:	00012558 	.word	0x00012558
    7204:	00012588 	.word	0x00012588
    7208:	00011324 	.word	0x00011324
    720c:	00012594 	.word	0x00012594
    7210:	000125a4 	.word	0x000125a4
    7214:	000125b8 	.word	0x000125b8

00007218 <nrfx_gpio_handler>:

static void nrfx_gpio_handler(nrfx_gpiote_pin_t abs_pin,
			      nrfx_gpiote_trigger_t trigger,
			      void *context)
{
    7218:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
}

NRF_STATIC_INLINE uint32_t nrf_gpio_pin_port_number_extract(uint32_t * p_pin)
{
    uint32_t pin_number = *p_pin;
    *p_pin = pin_number & 0x1F;
    721c:	f000 041f 	and.w	r4, r0, #31
	uint32_t pin = abs_pin;
	uint32_t port_id = nrf_gpio_pin_port_number_extract(&pin);
	const struct device *port = get_dev(port_id);
    7220:	0940      	lsrs	r0, r0, #5
    7222:	f7ff ff85 	bl	7130 <get_dev>

	/* If given port is handled directly by nrfx driver it might not be enabled in DT. */
	if (port == NULL) {
    7226:	b380      	cbz	r0, 728a <nrfx_gpio_handler+0x72>
    7228:	4607      	mov	r7, r0
	return port->data;
    722a:	6903      	ldr	r3, [r0, #16]
	}

	struct gpio_nrfx_data *data = get_port_data(port);
	sys_slist_t *list = &data->callbacks;

	gpio_fire_callbacks(list, port, BIT(pin));
    722c:	2601      	movs	r6, #1
    722e:	40a6      	lsls	r6, r4
	return list->head;
    7230:	685c      	ldr	r4, [r3, #4]
					const struct device *port,
					uint32_t pins)
{
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    7232:	b11c      	cbz	r4, 723c <nrfx_gpio_handler+0x24>
    7234:	4625      	mov	r5, r4
Z_GENLIST_PEEK_NEXT(slist, snode)
    7236:	b17c      	cbz	r4, 7258 <nrfx_gpio_handler+0x40>
	return node->next;
    7238:	6825      	ldr	r5, [r4, #0]
    723a:	e00d      	b.n	7258 <nrfx_gpio_handler+0x40>
    723c:	4625      	mov	r5, r4
    723e:	e00b      	b.n	7258 <nrfx_gpio_handler+0x40>
		if (cb->pin_mask & pins) {
			__ASSERT(cb->handler, "No callback handler!");
			cb->handler(port, cb, cb->pin_mask & pins);
    7240:	6863      	ldr	r3, [r4, #4]
    7242:	68a2      	ldr	r2, [r4, #8]
    7244:	4032      	ands	r2, r6
    7246:	4621      	mov	r1, r4
    7248:	4638      	mov	r0, r7
    724a:	4798      	blx	r3
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    724c:	b1dd      	cbz	r5, 7286 <nrfx_gpio_handler+0x6e>
    724e:	462b      	mov	r3, r5
Z_GENLIST_PEEK_NEXT(slist, snode)
    7250:	b105      	cbz	r5, 7254 <nrfx_gpio_handler+0x3c>
	return node->next;
    7252:	682b      	ldr	r3, [r5, #0]
    7254:	462c      	mov	r4, r5
    7256:	461d      	mov	r5, r3
    7258:	b1bc      	cbz	r4, 728a <nrfx_gpio_handler+0x72>
		if (cb->pin_mask & pins) {
    725a:	68a3      	ldr	r3, [r4, #8]
    725c:	421e      	tst	r6, r3
    725e:	d0f5      	beq.n	724c <nrfx_gpio_handler+0x34>
			__ASSERT(cb->handler, "No callback handler!");
    7260:	6863      	ldr	r3, [r4, #4]
    7262:	2b00      	cmp	r3, #0
    7264:	d1ec      	bne.n	7240 <nrfx_gpio_handler+0x28>
    7266:	f8df 8028 	ldr.w	r8, [pc, #40]	; 7290 <nrfx_gpio_handler+0x78>
    726a:	2345      	movs	r3, #69	; 0x45
    726c:	4642      	mov	r2, r8
    726e:	4909      	ldr	r1, [pc, #36]	; (7294 <nrfx_gpio_handler+0x7c>)
    7270:	4809      	ldr	r0, [pc, #36]	; (7298 <nrfx_gpio_handler+0x80>)
    7272:	f007 fe70 	bl	ef56 <assert_print>
    7276:	4809      	ldr	r0, [pc, #36]	; (729c <nrfx_gpio_handler+0x84>)
    7278:	f007 fe6d 	bl	ef56 <assert_print>
    727c:	2145      	movs	r1, #69	; 0x45
    727e:	4640      	mov	r0, r8
    7280:	f007 fe62 	bl	ef48 <assert_post_action>
    7284:	e7dc      	b.n	7240 <nrfx_gpio_handler+0x28>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    7286:	462b      	mov	r3, r5
    7288:	e7e4      	b.n	7254 <nrfx_gpio_handler+0x3c>
}
    728a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    728e:	bf00      	nop
    7290:	00012558 	.word	0x00012558
    7294:	000125d0 	.word	0x000125d0
    7298:	00011324 	.word	0x00011324
    729c:	000125b8 	.word	0x000125b8

000072a0 <gpio_nrfx_pin_interrupt_configure>:
{
    72a0:	b5f0      	push	{r4, r5, r6, r7, lr}
    72a2:	b085      	sub	sp, #20
    72a4:	460e      	mov	r6, r1
    72a6:	4619      	mov	r1, r3
	return port->config;
    72a8:	6843      	ldr	r3, [r0, #4]
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    72aa:	7b1b      	ldrb	r3, [r3, #12]
    72ac:	f006 041f 	and.w	r4, r6, #31
    72b0:	ea44 1443 	orr.w	r4, r4, r3, lsl #5
	if (mode == GPIO_INT_MODE_DISABLED) {
    72b4:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
    72b8:	d022      	beq.n	7300 <gpio_nrfx_pin_interrupt_configure+0x60>
    72ba:	4607      	mov	r7, r0
    72bc:	4615      	mov	r5, r2
	nrfx_gpiote_trigger_config_t trigger_config = {
    72be:	2300      	movs	r3, #0
    72c0:	9302      	str	r3, [sp, #8]
    72c2:	9303      	str	r3, [sp, #12]
		.trigger = get_trigger(mode, trig),
    72c4:	4610      	mov	r0, r2
    72c6:	f008 f916 	bl	f4f6 <get_trigger>
	nrfx_gpiote_trigger_config_t trigger_config = {
    72ca:	f88d 0008 	strb.w	r0, [sp, #8]
	return port->config;
    72ce:	687b      	ldr	r3, [r7, #4]
	if (!(BIT(pin) & get_port_cfg(port)->edge_sense) &&
    72d0:	6899      	ldr	r1, [r3, #8]
    72d2:	40f1      	lsrs	r1, r6
    72d4:	f011 0101 	ands.w	r1, r1, #1
    72d8:	d102      	bne.n	72e0 <gpio_nrfx_pin_interrupt_configure+0x40>
    72da:	f1b5 7fa0 	cmp.w	r5, #20971520	; 0x1400000
    72de:	d014      	beq.n	730a <gpio_nrfx_pin_interrupt_configure+0x6a>
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    72e0:	2300      	movs	r3, #0
    72e2:	aa02      	add	r2, sp, #8
    72e4:	4619      	mov	r1, r3
    72e6:	4620      	mov	r0, r4
    72e8:	f002 f99a 	bl	9620 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    72ec:	4b32      	ldr	r3, [pc, #200]	; (73b8 <gpio_nrfx_pin_interrupt_configure+0x118>)
    72ee:	4298      	cmp	r0, r3
    72f0:	d15f      	bne.n	73b2 <gpio_nrfx_pin_interrupt_configure+0x112>
	nrfx_gpiote_trigger_enable(abs_pin, true);
    72f2:	2101      	movs	r1, #1
    72f4:	4620      	mov	r0, r4
    72f6:	f002 fbf7 	bl	9ae8 <nrfx_gpiote_trigger_enable>
	return 0;
    72fa:	2000      	movs	r0, #0
}
    72fc:	b005      	add	sp, #20
    72fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nrfx_gpiote_trigger_disable(abs_pin);
    7300:	4620      	mov	r0, r4
    7302:	f002 fcfd 	bl	9d00 <nrfx_gpiote_trigger_disable>
		return 0;
    7306:	2000      	movs	r0, #0
    7308:	e7f8      	b.n	72fc <gpio_nrfx_pin_interrupt_configure+0x5c>
    switch (port)
    730a:	0963      	lsrs	r3, r4, #5
    730c:	d01f      	beq.n	734e <gpio_nrfx_pin_interrupt_configure+0xae>
    730e:	2b01      	cmp	r3, #1
    7310:	d101      	bne.n	7316 <gpio_nrfx_pin_interrupt_configure+0x76>
            mask = P1_FEATURE_PINS_PRESENT;
    7312:	f64f 71ff 	movw	r1, #65535	; 0xffff
    pin_number &= 0x1F;
    7316:	f004 031f 	and.w	r3, r4, #31
    return (mask & (1UL << pin_number)) ? true : false;
    731a:	40d9      	lsrs	r1, r3
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    731c:	f011 0f01 	tst.w	r1, #1
    7320:	d018      	beq.n	7354 <gpio_nrfx_pin_interrupt_configure+0xb4>
    *p_pin = pin_number & 0x1F;
    7322:	f004 051f 	and.w	r5, r4, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    7326:	0963      	lsrs	r3, r4, #5
    7328:	d022      	beq.n	7370 <gpio_nrfx_pin_interrupt_configure+0xd0>
    732a:	2b01      	cmp	r3, #1
    732c:	d023      	beq.n	7376 <gpio_nrfx_pin_interrupt_configure+0xd6>
            NRFX_ASSERT(0);
    732e:	4e23      	ldr	r6, [pc, #140]	; (73bc <gpio_nrfx_pin_interrupt_configure+0x11c>)
    7330:	f240 232e 	movw	r3, #558	; 0x22e
    7334:	4632      	mov	r2, r6
    7336:	4922      	ldr	r1, [pc, #136]	; (73c0 <gpio_nrfx_pin_interrupt_configure+0x120>)
    7338:	4822      	ldr	r0, [pc, #136]	; (73c4 <gpio_nrfx_pin_interrupt_configure+0x124>)
    733a:	f007 fe0c 	bl	ef56 <assert_print>
    733e:	f240 212e 	movw	r1, #558	; 0x22e
    7342:	4630      	mov	r0, r6
    7344:	f007 fe00 	bl	ef48 <assert_post_action>
        case 0: return NRF_P0;
    7348:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    734c:	e014      	b.n	7378 <gpio_nrfx_pin_interrupt_configure+0xd8>
            mask = P0_FEATURE_PINS_PRESENT;
    734e:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    7352:	e7e0      	b.n	7316 <gpio_nrfx_pin_interrupt_configure+0x76>
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    7354:	4d19      	ldr	r5, [pc, #100]	; (73bc <gpio_nrfx_pin_interrupt_configure+0x11c>)
    7356:	f240 2329 	movw	r3, #553	; 0x229
    735a:	462a      	mov	r2, r5
    735c:	491a      	ldr	r1, [pc, #104]	; (73c8 <gpio_nrfx_pin_interrupt_configure+0x128>)
    735e:	4819      	ldr	r0, [pc, #100]	; (73c4 <gpio_nrfx_pin_interrupt_configure+0x124>)
    7360:	f007 fdf9 	bl	ef56 <assert_print>
    7364:	f240 2129 	movw	r1, #553	; 0x229
    7368:	4628      	mov	r0, r5
    736a:	f007 fded 	bl	ef48 <assert_post_action>
    736e:	e7d8      	b.n	7322 <gpio_nrfx_pin_interrupt_configure+0x82>
        case 0: return NRF_P0;
    7370:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    7374:	e000      	b.n	7378 <gpio_nrfx_pin_interrupt_configure+0xd8>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    7376:	4b15      	ldr	r3, [pc, #84]	; (73cc <gpio_nrfx_pin_interrupt_configure+0x12c>)
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
    7378:	f505 75e0 	add.w	r5, r5, #448	; 0x1c0
    737c:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
	    (mode == GPIO_INT_MODE_EDGE) &&
    7380:	f013 0f01 	tst.w	r3, #1
    7384:	d1ac      	bne.n	72e0 <gpio_nrfx_pin_interrupt_configure+0x40>
		err = nrfx_gpiote_channel_get(abs_pin, &ch);
    7386:	f10d 0107 	add.w	r1, sp, #7
    738a:	4620      	mov	r0, r4
    738c:	f002 fb3c 	bl	9a08 <nrfx_gpiote_channel_get>
		if (err == NRFX_ERROR_INVALID_PARAM) {
    7390:	4b0f      	ldr	r3, [pc, #60]	; (73d0 <gpio_nrfx_pin_interrupt_configure+0x130>)
    7392:	4298      	cmp	r0, r3
    7394:	d003      	beq.n	739e <gpio_nrfx_pin_interrupt_configure+0xfe>
		trigger_config.p_in_channel = &ch;
    7396:	f10d 0307 	add.w	r3, sp, #7
    739a:	9303      	str	r3, [sp, #12]
    739c:	e7a0      	b.n	72e0 <gpio_nrfx_pin_interrupt_configure+0x40>
			err = nrfx_gpiote_channel_alloc(&ch);
    739e:	f10d 0007 	add.w	r0, sp, #7
    73a2:	f002 fb99 	bl	9ad8 <nrfx_gpiote_channel_alloc>
			if (err != NRFX_SUCCESS) {
    73a6:	4b04      	ldr	r3, [pc, #16]	; (73b8 <gpio_nrfx_pin_interrupt_configure+0x118>)
    73a8:	4298      	cmp	r0, r3
    73aa:	d0f4      	beq.n	7396 <gpio_nrfx_pin_interrupt_configure+0xf6>
				return -ENOMEM;
    73ac:	f06f 000b 	mvn.w	r0, #11
    73b0:	e7a4      	b.n	72fc <gpio_nrfx_pin_interrupt_configure+0x5c>
		return -EIO;
    73b2:	f06f 0004 	mvn.w	r0, #4
    73b6:	e7a1      	b.n	72fc <gpio_nrfx_pin_interrupt_configure+0x5c>
    73b8:	0bad0000 	.word	0x0bad0000
    73bc:	000125dc 	.word	0x000125dc
    73c0:	000119e0 	.word	0x000119e0
    73c4:	00011324 	.word	0x00011324
    73c8:	00012610 	.word	0x00012610
    73cc:	50000300 	.word	0x50000300
    73d0:	0bad0004 	.word	0x0bad0004

000073d4 <pin_uninit>:
{
    73d4:	b530      	push	{r4, r5, lr}
    73d6:	b083      	sub	sp, #12
    73d8:	4604      	mov	r4, r0
	err = nrfx_gpiote_channel_get(pin, &ch);
    73da:	f10d 0107 	add.w	r1, sp, #7
    73de:	f002 fb13 	bl	9a08 <nrfx_gpiote_channel_get>
    73e2:	4605      	mov	r5, r0
	err = nrfx_gpiote_pin_uninit(pin);
    73e4:	4620      	mov	r0, r4
    73e6:	f002 fcf3 	bl	9dd0 <nrfx_gpiote_pin_uninit>
	if (err != NRFX_SUCCESS) {
    73ea:	4b0b      	ldr	r3, [pc, #44]	; (7418 <pin_uninit+0x44>)
    73ec:	4298      	cmp	r0, r3
    73ee:	d10f      	bne.n	7410 <pin_uninit+0x3c>
	if (free_ch) {
    73f0:	429d      	cmp	r5, r3
    73f2:	d005      	beq.n	7400 <pin_uninit+0x2c>
	return (err != NRFX_SUCCESS) ? -EIO : 0;
    73f4:	4b08      	ldr	r3, [pc, #32]	; (7418 <pin_uninit+0x44>)
    73f6:	4298      	cmp	r0, r3
    73f8:	d107      	bne.n	740a <pin_uninit+0x36>
    73fa:	2000      	movs	r0, #0
}
    73fc:	b003      	add	sp, #12
    73fe:	bd30      	pop	{r4, r5, pc}
		err = nrfx_gpiote_channel_free(ch);
    7400:	f89d 0007 	ldrb.w	r0, [sp, #7]
    7404:	f002 fb60 	bl	9ac8 <nrfx_gpiote_channel_free>
    7408:	e7f4      	b.n	73f4 <pin_uninit+0x20>
	return (err != NRFX_SUCCESS) ? -EIO : 0;
    740a:	f06f 0004 	mvn.w	r0, #4
    740e:	e7f5      	b.n	73fc <pin_uninit+0x28>
		return -EIO;
    7410:	f06f 0004 	mvn.w	r0, #4
    7414:	e7f2      	b.n	73fc <pin_uninit+0x28>
    7416:	bf00      	nop
    7418:	0bad0000 	.word	0x0bad0000

0000741c <gpio_nrfx_pin_configure>:
{
    741c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    7420:	b087      	sub	sp, #28
	return port->config;
    7422:	f8d0 8004 	ldr.w	r8, [r0, #4]
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    7426:	f898 300c 	ldrb.w	r3, [r8, #12]
    742a:	f001 051f 	and.w	r5, r1, #31
    742e:	ea45 1543 	orr.w	r5, r5, r3, lsl #5
	if (flags == GPIO_DISCONNECTED) {
    7432:	2a00      	cmp	r2, #0
    7434:	d044      	beq.n	74c0 <gpio_nrfx_pin_configure+0xa4>
    7436:	460c      	mov	r4, r1
    7438:	4617      	mov	r7, r2
	nrfx_gpiote_trigger_config_t trigger_config = {
    743a:	2600      	movs	r6, #0
    743c:	9603      	str	r6, [sp, #12]
    743e:	9604      	str	r6, [sp, #16]
	err = nrfx_gpiote_channel_get(pin, &ch);
    7440:	f10d 0117 	add.w	r1, sp, #23
    7444:	4620      	mov	r0, r4
    7446:	f002 fadf 	bl	9a08 <nrfx_gpiote_channel_get>
    744a:	4681      	mov	r9, r0
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    744c:	4633      	mov	r3, r6
    744e:	aa03      	add	r2, sp, #12
    7450:	4631      	mov	r1, r6
    7452:	4628      	mov	r0, r5
    7454:	f002 f8e4 	bl	9620 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    7458:	4b30      	ldr	r3, [pc, #192]	; (751c <gpio_nrfx_pin_configure+0x100>)
    745a:	4298      	cmp	r0, r3
    745c:	d15b      	bne.n	7516 <gpio_nrfx_pin_configure+0xfa>
	if (free_ch) {
    745e:	4599      	cmp	r9, r3
    7460:	d036      	beq.n	74d0 <gpio_nrfx_pin_configure+0xb4>
	if (flags & GPIO_OUTPUT) {
    7462:	f417 3f00 	tst.w	r7, #131072	; 0x20000
    7466:	d043      	beq.n	74f0 <gpio_nrfx_pin_configure+0xd4>
		int rv = get_drive(flags, &drive);
    7468:	f10d 0103 	add.w	r1, sp, #3
    746c:	4638      	mov	r0, r7
    746e:	f007 ffc9 	bl	f404 <get_drive>
		if (rv != 0) {
    7472:	4606      	mov	r6, r0
    7474:	bb40      	cbnz	r0, 74c8 <gpio_nrfx_pin_configure+0xac>
		nrfx_gpiote_output_config_t output_config = {
    7476:	f89d 3003 	ldrb.w	r3, [sp, #3]
    747a:	f88d 3004 	strb.w	r3, [sp, #4]
				NRF_GPIO_PIN_INPUT_CONNECT :
    747e:	f417 3f80 	tst.w	r7, #65536	; 0x10000
    7482:	bf0c      	ite	eq
    7484:	2301      	moveq	r3, #1
    7486:	2300      	movne	r3, #0
		nrfx_gpiote_output_config_t output_config = {
    7488:	f88d 3005 	strb.w	r3, [sp, #5]
			.pull = get_pull(flags)
    748c:	4638      	mov	r0, r7
    748e:	f007 ffff 	bl	f490 <get_pull>
		nrfx_gpiote_output_config_t output_config = {
    7492:	f88d 0006 	strb.w	r0, [sp, #6]
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    7496:	f417 2f00 	tst.w	r7, #524288	; 0x80000
    749a:	d01e      	beq.n	74da <gpio_nrfx_pin_configure+0xbe>
			nrf_gpio_port_out_set(cfg->port, BIT(pin));
    749c:	f8d8 3004 	ldr.w	r3, [r8, #4]
    74a0:	2101      	movs	r1, #1
    74a2:	fa01 f404 	lsl.w	r4, r1, r4
    p_reg->OUTSET = set_mask;
    74a6:	f8c3 4508 	str.w	r4, [r3, #1288]	; 0x508
		err = nrfx_gpiote_output_configure(abs_pin, &output_config, NULL);
    74aa:	2200      	movs	r2, #0
    74ac:	a901      	add	r1, sp, #4
    74ae:	4628      	mov	r0, r5
    74b0:	f002 f9aa 	bl	9808 <nrfx_gpiote_output_configure>
		return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    74b4:	4b19      	ldr	r3, [pc, #100]	; (751c <gpio_nrfx_pin_configure+0x100>)
    74b6:	4298      	cmp	r0, r3
    74b8:	d006      	beq.n	74c8 <gpio_nrfx_pin_configure+0xac>
    74ba:	f06f 0615 	mvn.w	r6, #21
    74be:	e003      	b.n	74c8 <gpio_nrfx_pin_configure+0xac>
		return pin_uninit(abs_pin);
    74c0:	4628      	mov	r0, r5
    74c2:	f7ff ff87 	bl	73d4 <pin_uninit>
    74c6:	4606      	mov	r6, r0
}
    74c8:	4630      	mov	r0, r6
    74ca:	b007      	add	sp, #28
    74cc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		err = nrfx_gpiote_channel_free(ch);
    74d0:	f89d 0017 	ldrb.w	r0, [sp, #23]
    74d4:	f002 faf8 	bl	9ac8 <nrfx_gpiote_channel_free>
    74d8:	e7c3      	b.n	7462 <gpio_nrfx_pin_configure+0x46>
		} else if (flags & GPIO_OUTPUT_INIT_LOW) {
    74da:	f417 2f80 	tst.w	r7, #262144	; 0x40000
    74de:	d0e4      	beq.n	74aa <gpio_nrfx_pin_configure+0x8e>
			nrf_gpio_port_out_clear(cfg->port, BIT(pin));
    74e0:	f8d8 2004 	ldr.w	r2, [r8, #4]
    74e4:	2301      	movs	r3, #1
    74e6:	fa03 f404 	lsl.w	r4, r3, r4
    p_reg->OUTCLR = clr_mask;
    74ea:	f8c2 450c 	str.w	r4, [r2, #1292]	; 0x50c
}
    74ee:	e7dc      	b.n	74aa <gpio_nrfx_pin_configure+0x8e>
		.pull = get_pull(flags)
    74f0:	4638      	mov	r0, r7
    74f2:	f007 ffcd 	bl	f490 <get_pull>
	nrfx_gpiote_input_config_t input_config = {
    74f6:	f88d 0008 	strb.w	r0, [sp, #8]
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    74fa:	2300      	movs	r3, #0
    74fc:	461a      	mov	r2, r3
    74fe:	a902      	add	r1, sp, #8
    7500:	4628      	mov	r0, r5
    7502:	f002 f88d 	bl	9620 <nrfx_gpiote_input_configure>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    7506:	4b05      	ldr	r3, [pc, #20]	; (751c <gpio_nrfx_pin_configure+0x100>)
    7508:	4298      	cmp	r0, r3
    750a:	d101      	bne.n	7510 <gpio_nrfx_pin_configure+0xf4>
    750c:	2600      	movs	r6, #0
    750e:	e7db      	b.n	74c8 <gpio_nrfx_pin_configure+0xac>
    7510:	f06f 0615 	mvn.w	r6, #21
    7514:	e7d8      	b.n	74c8 <gpio_nrfx_pin_configure+0xac>
		return -EINVAL;
    7516:	f06f 0615 	mvn.w	r6, #21
    751a:	e7d5      	b.n	74c8 <gpio_nrfx_pin_configure+0xac>
    751c:	0bad0000 	.word	0x0bad0000

00007520 <gpio_nrfx_init>:

#define GPIOTE_NODE DT_INST(0, nordic_nrf_gpiote)

static int gpio_nrfx_init(const struct device *port)
{
    7520:	b508      	push	{r3, lr}
	nrfx_err_t err;

	if (nrfx_gpiote_is_init()) {
    7522:	f002 fac7 	bl	9ab4 <nrfx_gpiote_is_init>
    7526:	b108      	cbz	r0, 752c <gpio_nrfx_init+0xc>
		return 0;
    7528:	2000      	movs	r0, #0

	IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
		    nrfx_isr, nrfx_gpiote_irq_handler, 0);

	return 0;
}
    752a:	bd08      	pop	{r3, pc}
	err = nrfx_gpiote_init(0/*not used*/);
    752c:	f002 fa98 	bl	9a60 <nrfx_gpiote_init>
	if (err != NRFX_SUCCESS) {
    7530:	4b08      	ldr	r3, [pc, #32]	; (7554 <gpio_nrfx_init+0x34>)
    7532:	4298      	cmp	r0, r3
    7534:	d10a      	bne.n	754c <gpio_nrfx_init+0x2c>
	nrfx_gpiote_global_callback_set(nrfx_gpio_handler, NULL);
    7536:	2100      	movs	r1, #0
    7538:	4807      	ldr	r0, [pc, #28]	; (7558 <gpio_nrfx_init+0x38>)
    753a:	f002 fa5f 	bl	99fc <nrfx_gpiote_global_callback_set>
	IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
    753e:	2200      	movs	r2, #0
    7540:	2105      	movs	r1, #5
    7542:	2006      	movs	r0, #6
    7544:	f7fe fbb0 	bl	5ca8 <z_arm_irq_priority_set>
	return 0;
    7548:	2000      	movs	r0, #0
    754a:	e7ee      	b.n	752a <gpio_nrfx_init+0xa>
		return -EIO;
    754c:	f06f 0004 	mvn.w	r0, #4
    7550:	e7eb      	b.n	752a <gpio_nrfx_init+0xa>
    7552:	bf00      	nop
    7554:	0bad0000 	.word	0x0bad0000
    7558:	00007219 	.word	0x00007219

0000755c <baudrate_set>:
#endif
};

static inline NRF_UARTE_Type *get_uarte_instance(const struct device *dev)
{
	const struct uarte_nrfx_config *config = dev->config;
    755c:	6843      	ldr	r3, [r0, #4]

	return config->uarte_regs;
    755e:	681a      	ldr	r2, [r3, #0]
static int baudrate_set(const struct device *dev, uint32_t baudrate)
{
	nrf_uarte_baudrate_t nrf_baudrate; /* calculated baudrate divisor */
	NRF_UARTE_Type *uarte = get_uarte_instance(dev);

	switch (baudrate) {
    7560:	f5b1 4f16 	cmp.w	r1, #38400	; 0x9600
    7564:	d06f      	beq.n	7646 <baudrate_set+0xea>
    7566:	d83a      	bhi.n	75de <baudrate_set+0x82>
    7568:	f5b1 5f16 	cmp.w	r1, #9600	; 0x2580
    756c:	d06e      	beq.n	764c <baudrate_set+0xf0>
    756e:	d90a      	bls.n	7586 <baudrate_set+0x2a>
    7570:	f5b1 4fe1 	cmp.w	r1, #28800	; 0x7080
    7574:	d075      	beq.n	7662 <baudrate_set+0x106>
    7576:	d924      	bls.n	75c2 <baudrate_set+0x66>
    7578:	f647 2312 	movw	r3, #31250	; 0x7a12
    757c:	4299      	cmp	r1, r3
    757e:	d12b      	bne.n	75d8 <baudrate_set+0x7c>
		break;
	case 28800:
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
		break;
	case 31250:
		nrf_baudrate = NRF_UARTE_BAUDRATE_31250;
    7580:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    7584:	e013      	b.n	75ae <baudrate_set+0x52>
	switch (baudrate) {
    7586:	f5b1 6f96 	cmp.w	r1, #1200	; 0x4b0
    758a:	d061      	beq.n	7650 <baudrate_set+0xf4>
    758c:	d907      	bls.n	759e <baudrate_set+0x42>
    758e:	f5b1 6f16 	cmp.w	r1, #2400	; 0x960
    7592:	d063      	beq.n	765c <baudrate_set+0x100>
    7594:	f5b1 5f96 	cmp.w	r1, #4800	; 0x12c0
    7598:	d110      	bne.n	75bc <baudrate_set+0x60>
		nrf_baudrate = NRF_UARTE_BAUDRATE_4800;
    759a:	4b3c      	ldr	r3, [pc, #240]	; (768c <baudrate_set+0x130>)
    759c:	e007      	b.n	75ae <baudrate_set+0x52>
	switch (baudrate) {
    759e:	f5b1 7f96 	cmp.w	r1, #300	; 0x12c
    75a2:	d058      	beq.n	7656 <baudrate_set+0xfa>
    75a4:	f5b1 7f16 	cmp.w	r1, #600	; 0x258
    75a8:	d105      	bne.n	75b6 <baudrate_set+0x5a>
		nrf_baudrate = 0x00027000;
    75aa:	f44f 331c 	mov.w	r3, #159744	; 0x27000
                    | (uint32_t)p_cfg->hwfc;
}

NRF_STATIC_INLINE void nrf_uarte_baudrate_set(NRF_UARTE_Type * p_reg, nrf_uarte_baudrate_t baudrate)
{
    p_reg->BAUDRATE = baudrate;
    75ae:	f8c2 3524 	str.w	r3, [r2, #1316]	; 0x524
		return -EINVAL;
	}

	nrf_uarte_baudrate_set(uarte, nrf_baudrate);

	return 0;
    75b2:	2000      	movs	r0, #0
    75b4:	4770      	bx	lr
	switch (baudrate) {
    75b6:	f06f 0015 	mvn.w	r0, #21
    75ba:	4770      	bx	lr
    75bc:	f06f 0015 	mvn.w	r0, #21
    75c0:	4770      	bx	lr
    75c2:	f5b1 5f61 	cmp.w	r1, #14400	; 0x3840
    75c6:	d04e      	beq.n	7666 <baudrate_set+0x10a>
    75c8:	f5b1 4f96 	cmp.w	r1, #19200	; 0x4b00
    75cc:	d101      	bne.n	75d2 <baudrate_set+0x76>
		nrf_baudrate = NRF_UARTE_BAUDRATE_19200;
    75ce:	4b30      	ldr	r3, [pc, #192]	; (7690 <baudrate_set+0x134>)
    75d0:	e7ed      	b.n	75ae <baudrate_set+0x52>
	switch (baudrate) {
    75d2:	f06f 0015 	mvn.w	r0, #21
    75d6:	4770      	bx	lr
    75d8:	f06f 0015 	mvn.w	r0, #21
    75dc:	4770      	bx	lr
    75de:	f5b1 3f61 	cmp.w	r1, #230400	; 0x38400
    75e2:	d042      	beq.n	766a <baudrate_set+0x10e>
    75e4:	d909      	bls.n	75fa <baudrate_set+0x9e>
    75e6:	f5b1 2f61 	cmp.w	r1, #921600	; 0xe1000
    75ea:	d046      	beq.n	767a <baudrate_set+0x11e>
    75ec:	d91f      	bls.n	762e <baudrate_set+0xd2>
    75ee:	4b29      	ldr	r3, [pc, #164]	; (7694 <baudrate_set+0x138>)
    75f0:	4299      	cmp	r1, r3
    75f2:	d148      	bne.n	7686 <baudrate_set+0x12a>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1000000;
    75f4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    75f8:	e7d9      	b.n	75ae <baudrate_set+0x52>
	switch (baudrate) {
    75fa:	f5b1 3f96 	cmp.w	r1, #76800	; 0x12c00
    75fe:	d037      	beq.n	7670 <baudrate_set+0x114>
    7600:	d905      	bls.n	760e <baudrate_set+0xb2>
    7602:	f5b1 3fe1 	cmp.w	r1, #115200	; 0x1c200
    7606:	d10f      	bne.n	7628 <baudrate_set+0xcc>
		nrf_baudrate = NRF_UARTE_BAUDRATE_115200;
    7608:	f04f 73eb 	mov.w	r3, #30801920	; 0x1d60000
    760c:	e7cf      	b.n	75ae <baudrate_set+0x52>
	switch (baudrate) {
    760e:	f64d 23c0 	movw	r3, #56000	; 0xdac0
    7612:	4299      	cmp	r1, r3
    7614:	d02e      	beq.n	7674 <baudrate_set+0x118>
    7616:	f5b1 4f61 	cmp.w	r1, #57600	; 0xe100
    761a:	d102      	bne.n	7622 <baudrate_set+0xc6>
		nrf_baudrate = NRF_UARTE_BAUDRATE_57600;
    761c:	f44f 036b 	mov.w	r3, #15400960	; 0xeb0000
    7620:	e7c5      	b.n	75ae <baudrate_set+0x52>
	switch (baudrate) {
    7622:	f06f 0015 	mvn.w	r0, #21
    7626:	4770      	bx	lr
    7628:	f06f 0015 	mvn.w	r0, #21
    762c:	4770      	bx	lr
    762e:	4b1a      	ldr	r3, [pc, #104]	; (7698 <baudrate_set+0x13c>)
    7630:	4299      	cmp	r1, r3
    7632:	d025      	beq.n	7680 <baudrate_set+0x124>
    7634:	f5b1 2fe1 	cmp.w	r1, #460800	; 0x70800
    7638:	d102      	bne.n	7640 <baudrate_set+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_460800;
    763a:	f04f 63e8 	mov.w	r3, #121634816	; 0x7400000
    763e:	e7b6      	b.n	75ae <baudrate_set+0x52>
	switch (baudrate) {
    7640:	f06f 0015 	mvn.w	r0, #21
    7644:	4770      	bx	lr
		nrf_baudrate = NRF_UARTE_BAUDRATE_38400;
    7646:	f44f 031d 	mov.w	r3, #10289152	; 0x9d0000
    764a:	e7b0      	b.n	75ae <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_9600;
    764c:	4b13      	ldr	r3, [pc, #76]	; (769c <baudrate_set+0x140>)
    764e:	e7ae      	b.n	75ae <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1200;
    7650:	f44f 239e 	mov.w	r3, #323584	; 0x4f000
    7654:	e7ab      	b.n	75ae <baudrate_set+0x52>
	switch (baudrate) {
    7656:	f44f 33a0 	mov.w	r3, #81920	; 0x14000
    765a:	e7a8      	b.n	75ae <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_2400;
    765c:	f44f 231d 	mov.w	r3, #643072	; 0x9d000
    7660:	e7a5      	b.n	75ae <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
    7662:	4b0f      	ldr	r3, [pc, #60]	; (76a0 <baudrate_set+0x144>)
    7664:	e7a3      	b.n	75ae <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_14400;
    7666:	4b0f      	ldr	r3, [pc, #60]	; (76a4 <baudrate_set+0x148>)
    7668:	e7a1      	b.n	75ae <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_230400;
    766a:	f04f 736c 	mov.w	r3, #61865984	; 0x3b00000
    766e:	e79e      	b.n	75ae <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_76800;
    7670:	4b0d      	ldr	r3, [pc, #52]	; (76a8 <baudrate_set+0x14c>)
    7672:	e79c      	b.n	75ae <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_56000;
    7674:	f44f 0365 	mov.w	r3, #15007744	; 0xe50000
    7678:	e799      	b.n	75ae <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_921600;
    767a:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
    767e:	e796      	b.n	75ae <baudrate_set+0x52>
		nrf_baudrate = NRF_UARTE_BAUDRATE_250000;
    7680:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
    7684:	e793      	b.n	75ae <baudrate_set+0x52>
	switch (baudrate) {
    7686:	f06f 0015 	mvn.w	r0, #21
}
    768a:	4770      	bx	lr
    768c:	0013b000 	.word	0x0013b000
    7690:	004ea000 	.word	0x004ea000
    7694:	000f4240 	.word	0x000f4240
    7698:	0003d090 	.word	0x0003d090
    769c:	00275000 	.word	0x00275000
    76a0:	0075c000 	.word	0x0075c000
    76a4:	003af000 	.word	0x003af000
    76a8:	013a9000 	.word	0x013a9000

000076ac <uarte_nrfx_poll_out>:
 *
 * @param dev UARTE device struct
 * @param c Character to send
 */
static void uarte_nrfx_poll_out(const struct device *dev, unsigned char c)
{
    76ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    76b0:	4605      	mov	r5, r0
    76b2:	4688      	mov	r8, r1
	struct uarte_nrfx_data *data = dev->data;
    76b4:	6907      	ldr	r7, [r0, #16]
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    76b6:	f008 fded 	bl	10294 <k_is_in_isr>
    76ba:	b920      	cbnz	r0, 76c6 <uarte_nrfx_poll_out+0x1a>
	return !z_sys_post_kernel;
    76bc:	4b1e      	ldr	r3, [pc, #120]	; (7738 <uarte_nrfx_poll_out+0x8c>)
    76be:	781b      	ldrb	r3, [r3, #0]
    76c0:	b1a3      	cbz	r3, 76ec <uarte_nrfx_poll_out+0x40>
    76c2:	2300      	movs	r3, #0
    76c4:	e000      	b.n	76c8 <uarte_nrfx_poll_out+0x1c>
    76c6:	2301      	movs	r3, #1
	int key;

	if (isr_mode) {
    76c8:	b9b3      	cbnz	r3, 76f8 <uarte_nrfx_poll_out+0x4c>
			}

			irq_unlock(key);
		}
	} else {
		key = wait_tx_ready(dev);
    76ca:	4628      	mov	r0, r5
    76cc:	f008 f8a4 	bl	f818 <wait_tx_ready>
    76d0:	4606      	mov	r6, r0
	}

	data->char_out = c;
    76d2:	4639      	mov	r1, r7
    76d4:	f801 8f14 	strb.w	r8, [r1, #20]!
	tx_start(dev, &data->char_out, 1);
    76d8:	2201      	movs	r2, #1
    76da:	4628      	mov	r0, r5
    76dc:	f007 ffbf 	bl	f65e <tx_start>
    76e0:	f386 8811 	msr	BASEPRI, r6
    76e4:	f3bf 8f6f 	isb	sy

	irq_unlock(key);
}
    76e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    76ec:	2301      	movs	r3, #1
    76ee:	e7eb      	b.n	76c8 <uarte_nrfx_poll_out+0x1c>
    76f0:	f384 8811 	msr	BASEPRI, r4
    76f4:	f3bf 8f6f 	isb	sy
	__asm__ volatile(
    76f8:	f04f 0320 	mov.w	r3, #32
    76fc:	f3ef 8411 	mrs	r4, BASEPRI
    7700:	f383 8812 	msr	BASEPRI_MAX, r3
    7704:	f3bf 8f6f 	isb	sy
			key = irq_lock();
    7708:	4626      	mov	r6, r4
			if (is_tx_ready(dev)) {
    770a:	4628      	mov	r0, r5
    770c:	f007 ff85 	bl	f61a <is_tx_ready>
    7710:	2800      	cmp	r0, #0
    7712:	d0ed      	beq.n	76f0 <uarte_nrfx_poll_out+0x44>
				if (data->async && data->async->tx_size &&
    7714:	68fb      	ldr	r3, [r7, #12]
    7716:	2b00      	cmp	r3, #0
    7718:	d0db      	beq.n	76d2 <uarte_nrfx_poll_out+0x26>
    771a:	68da      	ldr	r2, [r3, #12]
    771c:	2a00      	cmp	r2, #0
    771e:	d0d8      	beq.n	76d2 <uarte_nrfx_poll_out+0x26>
					data->async->tx_amount < 0) {
    7720:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
				if (data->async && data->async->tx_size &&
    7724:	2a00      	cmp	r2, #0
    7726:	dad4      	bge.n	76d2 <uarte_nrfx_poll_out+0x26>
	const struct uarte_nrfx_config *config = dev->config;
    7728:	686a      	ldr	r2, [r5, #4]
	return config->uarte_regs;
    772a:	6812      	ldr	r2, [r2, #0]
    p_reg->TXD.MAXCNT = length;
}

NRF_STATIC_INLINE uint32_t nrf_uarte_tx_amount_get(NRF_UARTE_Type const * p_reg)
{
    return p_reg->TXD.AMOUNT;
    772c:	f8d2 254c 	ldr.w	r2, [r2, #1356]	; 0x54c
					data->async->tx_amount =
    7730:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
    7734:	e7cd      	b.n	76d2 <uarte_nrfx_poll_out+0x26>
    7736:	bf00      	nop
    7738:	2000d71d 	.word	0x2000d71d

0000773c <uarte_nrfx_rx_enable>:
{
    773c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    7740:	4616      	mov	r6, r2
	struct uarte_nrfx_data *data = dev->data;
    7742:	6904      	ldr	r4, [r0, #16]
	const struct uarte_nrfx_config *cfg = dev->config;
    7744:	f8d0 9004 	ldr.w	r9, [r0, #4]
	return config->uarte_regs;
    7748:	f8d9 5000 	ldr.w	r5, [r9]
	if (cfg->disable_rx) {
    774c:	f899 2008 	ldrb.w	r2, [r9, #8]
    7750:	b992      	cbnz	r2, 7778 <uarte_nrfx_rx_enable+0x3c>
    7752:	4680      	mov	r8, r0
    7754:	460f      	mov	r7, r1
	if (data->async->rx_enabled) {
    7756:	68e2      	ldr	r2, [r4, #12]
    7758:	f892 10d2 	ldrb.w	r1, [r2, #210]	; 0xd2
    775c:	2900      	cmp	r1, #0
    775e:	f040 8084 	bne.w	786a <uarte_nrfx_rx_enable+0x12e>
	data->async->rx_timeout = timeout;
    7762:	67d3      	str	r3, [r2, #124]	; 0x7c
		MAX(timeout / RX_TIMEOUT_DIV,
    7764:	f5b3 7fe8 	cmp.w	r3, #464	; 0x1d0
    7768:	dd19      	ble.n	779e <uarte_nrfx_rx_enable+0x62>
    776a:	4a41      	ldr	r2, [pc, #260]	; (7870 <uarte_nrfx_rx_enable+0x134>)
    776c:	fb82 1203 	smull	r1, r2, r2, r3
    7770:	17db      	asrs	r3, r3, #31
    7772:	ebc3 0362 	rsb	r3, r3, r2, asr #1
    7776:	e013      	b.n	77a0 <uarte_nrfx_rx_enable+0x64>
		__ASSERT(false, "TX only UARTE instance");
    7778:	4c3e      	ldr	r4, [pc, #248]	; (7874 <uarte_nrfx_rx_enable+0x138>)
    777a:	f240 337f 	movw	r3, #895	; 0x37f
    777e:	4622      	mov	r2, r4
    7780:	493d      	ldr	r1, [pc, #244]	; (7878 <uarte_nrfx_rx_enable+0x13c>)
    7782:	483e      	ldr	r0, [pc, #248]	; (787c <uarte_nrfx_rx_enable+0x140>)
    7784:	f007 fbe7 	bl	ef56 <assert_print>
    7788:	483d      	ldr	r0, [pc, #244]	; (7880 <uarte_nrfx_rx_enable+0x144>)
    778a:	f007 fbe4 	bl	ef56 <assert_print>
    778e:	f240 317f 	movw	r1, #895	; 0x37f
    7792:	4620      	mov	r0, r4
    7794:	f007 fbd8 	bl	ef48 <assert_post_action>
		return -ENOTSUP;
    7798:	f06f 0085 	mvn.w	r0, #133	; 0x85
    779c:	e03d      	b.n	781a <uarte_nrfx_rx_enable+0xde>
		MAX(timeout / RX_TIMEOUT_DIV,
    779e:	235c      	movs	r3, #92	; 0x5c
	data->async->rx_timeout_slab =
    77a0:	68e2      	ldr	r2, [r4, #12]
    77a2:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	data->async->rx_buf = buf;
    77a6:	68e3      	ldr	r3, [r4, #12]
    77a8:	661f      	str	r7, [r3, #96]	; 0x60
	data->async->rx_buf_len = len;
    77aa:	68e3      	ldr	r3, [r4, #12]
    77ac:	665e      	str	r6, [r3, #100]	; 0x64
	data->async->rx_offset = 0;
    77ae:	68e2      	ldr	r2, [r4, #12]
    77b0:	2300      	movs	r3, #0
    77b2:	6693      	str	r3, [r2, #104]	; 0x68
	data->async->rx_next_buf = NULL;
    77b4:	68e2      	ldr	r2, [r4, #12]
    77b6:	66d3      	str	r3, [r2, #108]	; 0x6c
	data->async->rx_next_buf_len = 0;
    77b8:	68e2      	ldr	r2, [r4, #12]
    77ba:	6713      	str	r3, [r2, #112]	; 0x70
	if (cfg->flags & UARTE_CFG_FLAG_LOW_POWER) {
    77bc:	f8d9 3004 	ldr.w	r3, [r9, #4]
    77c0:	f013 0f10 	tst.w	r3, #16
    77c4:	d010      	beq.n	77e8 <uarte_nrfx_rx_enable+0xac>
		if (data->async->rx_flush_cnt) {
    77c6:	68e1      	ldr	r1, [r4, #12]
    77c8:	f891 30d1 	ldrb.w	r3, [r1, #209]	; 0xd1
    77cc:	b163      	cbz	r3, 77e8 <uarte_nrfx_rx_enable+0xac>
			int cpy_len = MIN(len, data->async->rx_flush_cnt);
    77ce:	42b3      	cmp	r3, r6
    77d0:	bf28      	it	cs
    77d2:	4633      	movcs	r3, r6
    77d4:	469a      	mov	sl, r3
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
    77d6:	461a      	mov	r2, r3
    77d8:	31cc      	adds	r1, #204	; 0xcc
    77da:	4638      	mov	r0, r7
    77dc:	f008 fe7b 	bl	104d6 <memcpy>
			buf += cpy_len;
    77e0:	4457      	add	r7, sl
			if (!len) {
    77e2:	ebb6 060a 	subs.w	r6, r6, sl
    77e6:	d01a      	beq.n	781e <uarte_nrfx_rx_enable+0xe2>

NRF_STATIC_INLINE void nrf_uarte_rx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t *        p_buffer,
                                               size_t           length)
{
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    77e8:	f8c5 7534 	str.w	r7, [r5, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    77ec:	f8c5 6538 	str.w	r6, [r5, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    77f0:	2300      	movs	r3, #0
    77f2:	f8c5 3110 	str.w	r3, [r5, #272]	; 0x110
    77f6:	f8d5 2110 	ldr.w	r2, [r5, #272]	; 0x110
    77fa:	f8c5 314c 	str.w	r3, [r5, #332]	; 0x14c
    77fe:	f8d5 314c 	ldr.w	r3, [r5, #332]	; 0x14c
	data->async->rx_enabled = true;
    7802:	68e3      	ldr	r3, [r4, #12]
    7804:	2201      	movs	r2, #1
    7806:	f883 20d2 	strb.w	r2, [r3, #210]	; 0xd2
	if (cfg->flags & UARTE_CFG_FLAG_LOW_POWER) {
    780a:	f8d9 3004 	ldr.w	r3, [r9, #4]
    780e:	f013 0f10 	tst.w	r3, #16
    7812:	d119      	bne.n	7848 <uarte_nrfx_rx_enable+0x10c>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    7814:	2301      	movs	r3, #1
    7816:	602b      	str	r3, [r5, #0]
	return 0;
    7818:	2000      	movs	r0, #0
}
    781a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				data->async->rx_flush_cnt -= cpy_len;
    781e:	68e2      	ldr	r2, [r4, #12]
    7820:	f892 30d1 	ldrb.w	r3, [r2, #209]	; 0xd1
    7824:	eba3 030a 	sub.w	r3, r3, sl
    7828:	f882 30d1 	strb.w	r3, [r2, #209]	; 0xd1
				notify_uart_rx_rdy(dev, cpy_len);
    782c:	4651      	mov	r1, sl
    782e:	4640      	mov	r0, r8
    7830:	f007 ff64 	bl	f6fc <notify_uart_rx_rdy>
				rx_buf_release(dev, &data->async->rx_buf);
    7834:	68e1      	ldr	r1, [r4, #12]
    7836:	3160      	adds	r1, #96	; 0x60
    7838:	4640      	mov	r0, r8
    783a:	f007 ff77 	bl	f72c <rx_buf_release>
				notify_rx_disable(dev);
    783e:	4640      	mov	r0, r8
    7840:	f007 ff8b 	bl	f75a <notify_rx_disable>
				return 0;
    7844:	2000      	movs	r0, #0
    7846:	e7e8      	b.n	781a <uarte_nrfx_rx_enable+0xde>
    7848:	f04f 0320 	mov.w	r3, #32
    784c:	f3ef 8411 	mrs	r4, BASEPRI
    7850:	f383 8812 	msr	BASEPRI_MAX, r3
    7854:	f3bf 8f6f 	isb	sy
		uarte_enable(dev, UARTE_LOW_POWER_RX);
    7858:	2102      	movs	r1, #2
    785a:	4640      	mov	r0, r8
    785c:	f007 fef1 	bl	f642 <uarte_enable>
	__asm__ volatile(
    7860:	f384 8811 	msr	BASEPRI, r4
    7864:	f3bf 8f6f 	isb	sy
}
    7868:	e7d4      	b.n	7814 <uarte_nrfx_rx_enable+0xd8>
		return -EBUSY;
    786a:	f06f 000f 	mvn.w	r0, #15
    786e:	e7d4      	b.n	781a <uarte_nrfx_rx_enable+0xde>
    7870:	66666667 	.word	0x66666667
    7874:	00012688 	.word	0x00012688
    7878:	000119e0 	.word	0x000119e0
    787c:	00011324 	.word	0x00011324
    7880:	000126bc 	.word	0x000126bc

00007884 <uarte_nrfx_tx>:
{
    7884:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    7888:	b083      	sub	sp, #12
    788a:	4605      	mov	r5, r0
    788c:	4698      	mov	r8, r3
	struct uarte_nrfx_data *data = dev->data;
    788e:	6904      	ldr	r4, [r0, #16]
	const struct uarte_nrfx_config *config = dev->config;
    7890:	6846      	ldr	r6, [r0, #4]
	return config->uarte_regs;
    7892:	6833      	ldr	r3, [r6, #0]
	__asm__ volatile(
    7894:	f04f 0020 	mov.w	r0, #32
    7898:	f3ef 8911 	mrs	r9, BASEPRI
    789c:	f380 8812 	msr	BASEPRI_MAX, r0
    78a0:	f3bf 8f6f 	isb	sy
	if (data->async->tx_size) {
    78a4:	68e6      	ldr	r6, [r4, #12]
    78a6:	68f7      	ldr	r7, [r6, #12]
    78a8:	b9f7      	cbnz	r7, 78e8 <uarte_nrfx_tx+0x64>
	data->async->tx_size = len;
    78aa:	60f2      	str	r2, [r6, #12]
	data->async->tx_buf = buf;
    78ac:	68e0      	ldr	r0, [r4, #12]
    78ae:	6081      	str	r1, [r0, #8]
    p_reg->INTENSET = mask;
    78b0:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
    78b4:	f8c3 0304 	str.w	r0, [r3, #772]	; 0x304

#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE bool nrfx_is_in_ram(void const * p_object)
{
    return ((((uint32_t)p_object) & 0xE0000000u) == 0x20000000u);
    78b8:	f001 4360 	and.w	r3, r1, #3758096384	; 0xe0000000
	if (nrfx_is_in_ram(buf)) {
    78bc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
    78c0:	d119      	bne.n	78f6 <uarte_nrfx_tx+0x72>
		data->async->xfer_buf = buf;
    78c2:	68e3      	ldr	r3, [r4, #12]
    78c4:	6119      	str	r1, [r3, #16]
		data->async->xfer_len = len;
    78c6:	68e3      	ldr	r3, [r4, #12]
    78c8:	615a      	str	r2, [r3, #20]
	start_tx_locked(dev, data);
    78ca:	4621      	mov	r1, r4
    78cc:	4628      	mov	r0, r5
    78ce:	f007 fef2 	bl	f6b6 <start_tx_locked>
	__asm__ volatile(
    78d2:	f389 8811 	msr	BASEPRI, r9
    78d6:	f3bf 8f6f 	isb	sy
	if (data->uart_config.flow_ctrl == UART_CFG_FLOW_CTRL_RTS_CTS
    78da:	7ae3      	ldrb	r3, [r4, #11]
    78dc:	2b01      	cmp	r3, #1
    78de:	d011      	beq.n	7904 <uarte_nrfx_tx+0x80>
	return 0;
    78e0:	2000      	movs	r0, #0
}
    78e2:	b003      	add	sp, #12
    78e4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    78e8:	f389 8811 	msr	BASEPRI, r9
    78ec:	f3bf 8f6f 	isb	sy
		return -EBUSY;
    78f0:	f06f 000f 	mvn.w	r0, #15
    78f4:	e7f5      	b.n	78e2 <uarte_nrfx_tx+0x5e>
		data->async->tx_cache_offset = 0;
    78f6:	68e3      	ldr	r3, [r4, #12]
    78f8:	2200      	movs	r2, #0
    78fa:	621a      	str	r2, [r3, #32]
		(void)setup_tx_cache(data);
    78fc:	4620      	mov	r0, r4
    78fe:	f008 f8ca 	bl	fa96 <setup_tx_cache>
    7902:	e7e2      	b.n	78ca <uarte_nrfx_tx+0x46>
	    && timeout != SYS_FOREVER_US) {
    7904:	f1b8 3fff 	cmp.w	r8, #4294967295	; 0xffffffff
    7908:	d101      	bne.n	790e <uarte_nrfx_tx+0x8a>
	return 0;
    790a:	2000      	movs	r0, #0
    790c:	e7e9      	b.n	78e2 <uarte_nrfx_tx+0x5e>
		k_timer_start(&data->async->tx_timeout_timer, K_USEC(timeout),
    790e:	68e4      	ldr	r4, [r4, #12]
    7910:	3428      	adds	r4, #40	; 0x28
    7912:	ea28 70e8 	bic.w	r0, r8, r8, asr #31
    7916:	17c1      	asrs	r1, r0, #31
			return ((t * to_hz + off) / from_hz);
    7918:	03c9      	lsls	r1, r1, #15
    791a:	ea41 4150 	orr.w	r1, r1, r0, lsr #17
    791e:	03c0      	lsls	r0, r0, #15
    7920:	4b09      	ldr	r3, [pc, #36]	; (7948 <uarte_nrfx_tx+0xc4>)
    7922:	18c0      	adds	r0, r0, r3
    7924:	4a09      	ldr	r2, [pc, #36]	; (794c <uarte_nrfx_tx+0xc8>)
    7926:	f04f 0300 	mov.w	r3, #0
    792a:	f141 0100 	adc.w	r1, r1, #0
    792e:	f7f9 f855 	bl	9dc <__aeabi_uldivmod>
    7932:	4602      	mov	r2, r0
    7934:	460b      	mov	r3, r1
	z_impl_k_timer_start(timer, duration, period);
    7936:	2000      	movs	r0, #0
    7938:	2100      	movs	r1, #0
    793a:	e9cd 0100 	strd	r0, r1, [sp]
    793e:	4620      	mov	r0, r4
    7940:	f005 fae8 	bl	cf14 <z_impl_k_timer_start>
	return 0;
    7944:	2000      	movs	r0, #0
    7946:	e7cc      	b.n	78e2 <uarte_nrfx_tx+0x5e>
    7948:	000f423f 	.word	0x000f423f
    794c:	000f4240 	.word	0x000f4240

00007950 <rxstarted_isr>:
{
    7950:	b510      	push	{r4, lr}
    7952:	b088      	sub	sp, #32
	struct uarte_nrfx_data *data = dev->data;
    7954:	6904      	ldr	r4, [r0, #16]
	struct uart_event evt = {
    7956:	2300      	movs	r3, #0
    7958:	9303      	str	r3, [sp, #12]
    795a:	9304      	str	r3, [sp, #16]
    795c:	9305      	str	r3, [sp, #20]
    795e:	9306      	str	r3, [sp, #24]
    7960:	9307      	str	r3, [sp, #28]
    7962:	2303      	movs	r3, #3
    7964:	f88d 300c 	strb.w	r3, [sp, #12]
	user_callback(dev, &evt);
    7968:	a903      	add	r1, sp, #12
    796a:	f007 febf 	bl	f6ec <user_callback>
	if (data->async->rx_timeout != SYS_FOREVER_US) {
    796e:	68e3      	ldr	r3, [r4, #12]
    7970:	6fda      	ldr	r2, [r3, #124]	; 0x7c
    7972:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
    7976:	d101      	bne.n	797c <rxstarted_isr+0x2c>
}
    7978:	b008      	add	sp, #32
    797a:	bd10      	pop	{r4, pc}
		data->async->rx_timeout_left = data->async->rx_timeout;
    797c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		k_timer_start(&data->async->rx_timeout_timer,
    7980:	68e3      	ldr	r3, [r4, #12]
    7982:	f103 0488 	add.w	r4, r3, #136	; 0x88
			      K_USEC(data->async->rx_timeout_slab),
    7986:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
    798a:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
    798e:	17c1      	asrs	r1, r0, #31
    7990:	03c9      	lsls	r1, r1, #15
    7992:	ea41 4150 	orr.w	r1, r1, r0, lsr #17
    7996:	03c0      	lsls	r0, r0, #15
    7998:	4b08      	ldr	r3, [pc, #32]	; (79bc <rxstarted_isr+0x6c>)
    799a:	18c0      	adds	r0, r0, r3
    799c:	4a08      	ldr	r2, [pc, #32]	; (79c0 <rxstarted_isr+0x70>)
    799e:	f04f 0300 	mov.w	r3, #0
    79a2:	f141 0100 	adc.w	r1, r1, #0
    79a6:	f7f9 f819 	bl	9dc <__aeabi_uldivmod>
    79aa:	4602      	mov	r2, r0
    79ac:	460b      	mov	r3, r1
    79ae:	9000      	str	r0, [sp, #0]
    79b0:	9101      	str	r1, [sp, #4]
    79b2:	4620      	mov	r0, r4
    79b4:	f005 faae 	bl	cf14 <z_impl_k_timer_start>
}
    79b8:	e7de      	b.n	7978 <rxstarted_isr+0x28>
    79ba:	bf00      	nop
    79bc:	000f423f 	.word	0x000f423f
    79c0:	000f4240 	.word	0x000f4240

000079c4 <endtx_stoptx_ppi_init>:
#endif /* UARTE_INTERRUPT_DRIVEN */
};

static int endtx_stoptx_ppi_init(NRF_UARTE_Type *uarte,
				 struct uarte_nrfx_data *data)
{
    79c4:	b530      	push	{r4, r5, lr}
    79c6:	b085      	sub	sp, #20
    79c8:	4604      	mov	r4, r0
    79ca:	460d      	mov	r5, r1
	nrfx_err_t ret;

	ret = gppi_channel_alloc(&data->ppi_ch_endtx);
    79cc:	f101 0016 	add.w	r0, r1, #22
    79d0:	f002 fa8a 	bl	9ee8 <nrfx_ppi_channel_alloc>
	if (ret != NRFX_SUCCESS) {
    79d4:	4b11      	ldr	r3, [pc, #68]	; (7a1c <endtx_stoptx_ppi_init+0x58>)
    79d6:	4298      	cmp	r0, r3
    79d8:	d112      	bne.n	7a00 <endtx_stoptx_ppi_init+0x3c>
		LOG_ERR("Failed to allocate PPI Channel");
		return -EIO;
	}

	nrfx_gppi_channel_endpoints_setup(data->ppi_ch_endtx,
    79da:	7dab      	ldrb	r3, [r5, #22]
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)event);
    79dc:	f504 7190 	add.w	r1, r4, #288	; 0x120
    return (uint32_t)p_reg + (uint32_t)task;
    79e0:	340c      	adds	r4, #12
NRF_STATIC_INLINE void nrf_ppi_channel_endpoint_setup(NRF_PPI_Type *    p_reg,
                                                      nrf_ppi_channel_t channel,
                                                      uint32_t          eep,
                                                      uint32_t          tep)
{
    p_reg->CH[(uint32_t) channel].EEP = eep;
    79e2:	4a0f      	ldr	r2, [pc, #60]	; (7a20 <endtx_stoptx_ppi_init+0x5c>)
    79e4:	33a2      	adds	r3, #162	; 0xa2
    79e6:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
    p_reg->CH[(uint32_t) channel].TEP = tep;
    79ea:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    79ee:	605c      	str	r4, [r3, #4]
		nrf_uarte_event_address_get(uarte, NRF_UARTE_EVENT_ENDTX),
		nrf_uarte_task_address_get(uarte, NRF_UARTE_TASK_STOPTX));
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));
    79f0:	7da9      	ldrb	r1, [r5, #22]
    79f2:	2301      	movs	r3, #1
    79f4:	408b      	lsls	r3, r1
    p_reg->CHENSET = mask;
    79f6:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504

	return 0;
    79fa:	2000      	movs	r0, #0
}
    79fc:	b005      	add	sp, #20
    79fe:	bd30      	pop	{r4, r5, pc}
		LOG_ERR("Failed to allocate PPI Channel");
    7a00:	4b08      	ldr	r3, [pc, #32]	; (7a24 <endtx_stoptx_ppi_init+0x60>)
    7a02:	9302      	str	r3, [sp, #8]
    7a04:	2000      	movs	r0, #0
    7a06:	9001      	str	r0, [sp, #4]
    7a08:	9000      	str	r0, [sp, #0]
    7a0a:	4603      	mov	r3, r0
    7a0c:	2201      	movs	r2, #1
    7a0e:	4906      	ldr	r1, [pc, #24]	; (7a28 <endtx_stoptx_ppi_init+0x64>)
    7a10:	f008 f85a 	bl	fac8 <z_log_msg2_runtime_create>
		return -EIO;
    7a14:	f06f 0004 	mvn.w	r0, #4
    7a18:	e7f0      	b.n	79fc <endtx_stoptx_ppi_init+0x38>
    7a1a:	bf00      	nop
    7a1c:	0bad0000 	.word	0x0bad0000
    7a20:	4001f000 	.word	0x4001f000
    7a24:	000126d8 	.word	0x000126d8
    7a28:	00010d50 	.word	0x00010d50

00007a2c <uarte_nrfx_init>:
{
    7a2c:	b570      	push	{r4, r5, r6, lr}
	struct uarte_nrfx_data *data = dev->data;
    7a2e:	6905      	ldr	r5, [r0, #16]
	const struct uarte_nrfx_config *config = dev->config;
    7a30:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    7a32:	681c      	ldr	r4, [r3, #0]
	int ret = uarte_nrfx_rx_counting_init(dev);
    7a34:	f007 fe38 	bl	f6a8 <uarte_nrfx_rx_counting_init>
	if (ret != 0) {
    7a38:	4606      	mov	r6, r0
    7a3a:	bb90      	cbnz	r0, 7aa2 <uarte_nrfx_init+0x76>
	data->async->low_power_mask = UARTE_LOW_POWER_TX;
    7a3c:	68eb      	ldr	r3, [r5, #12]
    7a3e:	2201      	movs	r2, #1
    7a40:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    p_reg->INTENSET = mask;
    7a44:	4b18      	ldr	r3, [pc, #96]	; (7aa8 <uarte_nrfx_init+0x7c>)
    7a46:	f8c4 3304 	str.w	r3, [r4, #772]	; 0x304
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    7a4a:	2308      	movs	r3, #8
    7a4c:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    7a50:	f8d4 314c 	ldr.w	r3, [r4, #332]	; 0x14c
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_RXSTARTED)) {
    7a54:	b1a3      	cbz	r3, 7a80 <uarte_nrfx_init+0x54>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    7a56:	6062      	str	r2, [r4, #4]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    7a58:	f8d4 3144 	ldr.w	r3, [r4, #324]	; 0x144
		while (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_RXTO) &&
    7a5c:	b91b      	cbnz	r3, 7a66 <uarte_nrfx_init+0x3a>
    7a5e:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
    7a62:	2b00      	cmp	r3, #0
    7a64:	d0f8      	beq.n	7a58 <uarte_nrfx_init+0x2c>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    7a66:	2300      	movs	r3, #0
    7a68:	f8c4 314c 	str.w	r3, [r4, #332]	; 0x14c
    7a6c:	f8d4 214c 	ldr.w	r2, [r4, #332]	; 0x14c
    7a70:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
    7a74:	f8d4 2110 	ldr.w	r2, [r4, #272]	; 0x110
    7a78:	f8c4 3144 	str.w	r3, [r4, #324]	; 0x144
    7a7c:	f8d4 3144 	ldr.w	r3, [r4, #324]	; 0x144
	k_timer_init(&data->async->rx_timeout_timer, rx_timeout, NULL);
    7a80:	68e8      	ldr	r0, [r5, #12]
    7a82:	2200      	movs	r2, #0
    7a84:	4909      	ldr	r1, [pc, #36]	; (7aac <uarte_nrfx_init+0x80>)
    7a86:	3088      	adds	r0, #136	; 0x88
    7a88:	f008 fc9e 	bl	103c8 <k_timer_init>
	k_timer_user_data_set(&data->async->rx_timeout_timer, data);
    7a8c:	68eb      	ldr	r3, [r5, #12]
	timer->user_data = user_data;
    7a8e:	f8c3 50bc 	str.w	r5, [r3, #188]	; 0xbc
	k_timer_init(&data->async->tx_timeout_timer, tx_timeout, NULL);
    7a92:	68e8      	ldr	r0, [r5, #12]
    7a94:	2200      	movs	r2, #0
    7a96:	4906      	ldr	r1, [pc, #24]	; (7ab0 <uarte_nrfx_init+0x84>)
    7a98:	3028      	adds	r0, #40	; 0x28
    7a9a:	f008 fc95 	bl	103c8 <k_timer_init>
	k_timer_user_data_set(&data->async->tx_timeout_timer, data);
    7a9e:	68eb      	ldr	r3, [r5, #12]
    7aa0:	65dd      	str	r5, [r3, #92]	; 0x5c
}
    7aa2:	4630      	mov	r0, r6
    7aa4:	bd70      	pop	{r4, r5, r6, pc}
    7aa6:	bf00      	nop
    7aa8:	000a0210 	.word	0x000a0210
    7aac:	0000f93d 	.word	0x0000f93d
    7ab0:	0000f931 	.word	0x0000f931

00007ab4 <set_comparator>:
	return (a - b) & COUNTER_MAX;
}

static void set_comparator(int32_t chan, uint32_t cyc)
{
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    7ab4:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000

#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE  void nrf_rtc_cc_set(NRF_RTC_Type * p_reg, uint32_t ch, uint32_t cc_val)
{
    p_reg->CC[ch] = cc_val;
    7ab8:	f500 70a8 	add.w	r0, r0, #336	; 0x150
    7abc:	4b01      	ldr	r3, [pc, #4]	; (7ac4 <set_comparator+0x10>)
    7abe:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
}
    7ac2:	4770      	bx	lr
    7ac4:	40011000 	.word	0x40011000

00007ac8 <get_comparator>:
}

NRF_STATIC_INLINE  uint32_t nrf_rtc_cc_get(NRF_RTC_Type const * p_reg, uint32_t ch)
{
    return p_reg->CC[ch];
    7ac8:	f500 70a8 	add.w	r0, r0, #336	; 0x150
    7acc:	4b01      	ldr	r3, [pc, #4]	; (7ad4 <get_comparator+0xc>)
    7ace:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

static uint32_t get_comparator(int32_t chan)
{
	return nrf_rtc_cc_get(RTC, chan);
}
    7ad2:	4770      	bx	lr
    7ad4:	40011000 	.word	0x40011000

00007ad8 <event_enable>:
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
}

static void event_enable(int32_t chan)
{
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    7ad8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    7adc:	4083      	lsls	r3, r0
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
}

NRF_STATIC_INLINE void nrf_rtc_event_enable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENSET = mask;
    7ade:	4a02      	ldr	r2, [pc, #8]	; (7ae8 <event_enable+0x10>)
    7ae0:	f8c2 3344 	str.w	r3, [r2, #836]	; 0x344
}
    7ae4:	4770      	bx	lr
    7ae6:	bf00      	nop
    7ae8:	40011000 	.word	0x40011000

00007aec <event_disable>:

static void event_disable(int32_t chan)
{
	nrf_rtc_event_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    7aec:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    7af0:	4083      	lsls	r3, r0
}

NRF_STATIC_INLINE void nrf_rtc_event_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENCLR = mask;
    7af2:	4a02      	ldr	r2, [pc, #8]	; (7afc <event_disable+0x10>)
    7af4:	f8c2 3348 	str.w	r3, [r2, #840]	; 0x348
}
    7af8:	4770      	bx	lr
    7afa:	bf00      	nop
    7afc:	40011000 	.word	0x40011000

00007b00 <counter>:
     return p_reg->COUNTER;
    7b00:	4b01      	ldr	r3, [pc, #4]	; (7b08 <counter+0x8>)
    7b02:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504

static uint32_t counter(void)
{
	return nrf_rtc_counter_get(RTC);
}
    7b06:	4770      	bx	lr
    7b08:	40011000 	.word	0x40011000

00007b0c <compare_int_lock>:
	return 0;
#endif
}

static bool compare_int_lock(int32_t chan)
{
    7b0c:	b510      	push	{r4, lr}
	atomic_val_t prev = atomic_and(&int_mask, ~BIT(chan));
    7b0e:	2301      	movs	r3, #1
    7b10:	4083      	lsls	r3, r0
    7b12:	ea6f 0c03 	mvn.w	ip, r3
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    7b16:	4a10      	ldr	r2, [pc, #64]	; (7b58 <compare_int_lock+0x4c>)
    7b18:	f3bf 8f5b 	dmb	ish
    7b1c:	e852 1f00 	ldrex	r1, [r2]
    7b20:	ea01 0e0c 	and.w	lr, r1, ip
    7b24:	e842 e400 	strex	r4, lr, [r2]
    7b28:	2c00      	cmp	r4, #0
    7b2a:	d1f7      	bne.n	7b1c <compare_int_lock+0x10>
    7b2c:	f3bf 8f5b 	dmb	ish

	nrf_rtc_int_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    7b30:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    7b34:	fa02 f000 	lsl.w	r0, r2, r0
    p_reg->INTENCLR = mask;
    7b38:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    7b3c:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
    7b40:	f8c2 0308 	str.w	r0, [r2, #776]	; 0x308
  __ASM volatile ("dmb 0xF":::"memory");
    7b44:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("isb 0xF":::"memory");
    7b48:	f3bf 8f6f 	isb	sy

	__DMB();
	__ISB();

	return prev & BIT(chan);
    7b4c:	420b      	tst	r3, r1
}
    7b4e:	bf14      	ite	ne
    7b50:	2001      	movne	r0, #1
    7b52:	2000      	moveq	r0, #0
    7b54:	bd10      	pop	{r4, pc}
    7b56:	bf00      	nop
    7b58:	2000d014 	.word	0x2000d014

00007b5c <channel_processing_check_and_clear>:
		event_enable(chan);
	}
}

static bool channel_processing_check_and_clear(int32_t chan)
{
    7b5c:	b570      	push	{r4, r5, r6, lr}
    7b5e:	4604      	mov	r4, r0
	bool result = false;

	uint32_t mcu_critical_state = full_int_lock();
    7b60:	f008 f9e0 	bl	ff24 <full_int_lock>
    7b64:	4605      	mov	r5, r0

	if (nrf_rtc_int_enable_check(RTC, RTC_CHANNEL_INT_MASK(chan))) {
    7b66:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    7b6a:	40a3      	lsls	r3, r4
    return p_reg->INTENSET & mask;
    7b6c:	4a17      	ldr	r2, [pc, #92]	; (7bcc <channel_processing_check_and_clear+0x70>)
    7b6e:	f8d2 2304 	ldr.w	r2, [r2, #772]	; 0x304
    7b72:	4213      	tst	r3, r2
    7b74:	d105      	bne.n	7b82 <channel_processing_check_and_clear+0x26>
	bool result = false;
    7b76:	2600      	movs	r6, #0
		if (result) {
			event_clear(chan);
		}
	}

	full_int_unlock(mcu_critical_state);
    7b78:	4628      	mov	r0, r5
    7b7a:	f008 f9dc 	bl	ff36 <full_int_unlock>

	return result;
}
    7b7e:	4630      	mov	r0, r6
    7b80:	bd70      	pop	{r4, r5, r6, pc}
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    7b82:	2301      	movs	r3, #1
    7b84:	40a3      	lsls	r3, r4
    7b86:	43db      	mvns	r3, r3
    7b88:	4a11      	ldr	r2, [pc, #68]	; (7bd0 <channel_processing_check_and_clear+0x74>)
    7b8a:	f3bf 8f5b 	dmb	ish
    7b8e:	e852 1f00 	ldrex	r1, [r2]
    7b92:	ea01 0003 	and.w	r0, r1, r3
    7b96:	e842 0600 	strex	r6, r0, [r2]
    7b9a:	2e00      	cmp	r6, #0
    7b9c:	d1f7      	bne.n	7b8e <channel_processing_check_and_clear+0x32>
    7b9e:	f3bf 8f5b 	dmb	ish
    7ba2:	b959      	cbnz	r1, 7bbc <channel_processing_check_and_clear+0x60>
			 nrf_rtc_event_check(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    7ba4:	f104 0350 	add.w	r3, r4, #80	; 0x50
    7ba8:	009b      	lsls	r3, r3, #2
    7baa:	b29b      	uxth	r3, r3
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    7bac:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    7bb0:	f503 3388 	add.w	r3, r3, #69632	; 0x11000
    7bb4:	681b      	ldr	r3, [r3, #0]
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    7bb6:	b113      	cbz	r3, 7bbe <channel_processing_check_and_clear+0x62>
    7bb8:	2301      	movs	r3, #1
    7bba:	e000      	b.n	7bbe <channel_processing_check_and_clear+0x62>
    7bbc:	2301      	movs	r3, #1
		if (result) {
    7bbe:	461e      	mov	r6, r3
    7bc0:	2b00      	cmp	r3, #0
    7bc2:	d0d9      	beq.n	7b78 <channel_processing_check_and_clear+0x1c>
			event_clear(chan);
    7bc4:	4620      	mov	r0, r4
    7bc6:	f008 f99e 	bl	ff06 <event_clear>
    7bca:	e7d5      	b.n	7b78 <channel_processing_check_and_clear+0x1c>
    7bcc:	40011000 	.word	0x40011000
    7bd0:	2000d010 	.word	0x2000d010

00007bd4 <compare_int_unlock>:
	if (key) {
    7bd4:	b901      	cbnz	r1, 7bd8 <compare_int_unlock+0x4>
}
    7bd6:	4770      	bx	lr
		atomic_or(&int_mask, BIT(chan));
    7bd8:	2301      	movs	r3, #1
    7bda:	4083      	lsls	r3, r0
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    7bdc:	4a11      	ldr	r2, [pc, #68]	; (7c24 <compare_int_unlock+0x50>)
    7bde:	f3bf 8f5b 	dmb	ish
    7be2:	e852 1f00 	ldrex	r1, [r2]
    7be6:	4319      	orrs	r1, r3
    7be8:	e842 1c00 	strex	ip, r1, [r2]
    7bec:	f1bc 0f00 	cmp.w	ip, #0
    7bf0:	d1f7      	bne.n	7be2 <compare_int_unlock+0xe>
    7bf2:	f3bf 8f5b 	dmb	ish
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    7bf6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    7bfa:	4083      	lsls	r3, r0
    p_reg->INTENSET = mask;
    7bfc:	4a0a      	ldr	r2, [pc, #40]	; (7c28 <compare_int_unlock+0x54>)
    7bfe:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    7c02:	f3bf 8f5b 	dmb	ish
    7c06:	4b09      	ldr	r3, [pc, #36]	; (7c2c <compare_int_unlock+0x58>)
    7c08:	681b      	ldr	r3, [r3, #0]
    7c0a:	f3bf 8f5b 	dmb	ish
		if (atomic_get(&force_isr_mask) & BIT(chan)) {
    7c0e:	fa23 f000 	lsr.w	r0, r3, r0
    7c12:	f010 0f01 	tst.w	r0, #1
    7c16:	d0de      	beq.n	7bd6 <compare_int_unlock+0x2>
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    7c18:	4b05      	ldr	r3, [pc, #20]	; (7c30 <compare_int_unlock+0x5c>)
    7c1a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    7c1e:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
}
    7c22:	e7d8      	b.n	7bd6 <compare_int_unlock+0x2>
    7c24:	2000d014 	.word	0x2000d014
    7c28:	40011000 	.word	0x40011000
    7c2c:	2000d010 	.word	0x2000d010
    7c30:	e000e100 	.word	0xe000e100

00007c34 <sys_clock_timeout_handler>:
{
    7c34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    7c38:	4607      	mov	r7, r0
    7c3a:	4614      	mov	r4, r2
    7c3c:	461e      	mov	r6, r3
	uint32_t cc_value = absolute_time_to_cc(expire_time);
    7c3e:	4610      	mov	r0, r2
    7c40:	4619      	mov	r1, r3
    7c42:	f008 f96c 	bl	ff1e <absolute_time_to_cc>
    7c46:	4605      	mov	r5, r0
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    7c48:	4b15      	ldr	r3, [pc, #84]	; (7ca0 <sys_clock_timeout_handler+0x6c>)
    7c4a:	681a      	ldr	r2, [r3, #0]
    7c4c:	1aa0      	subs	r0, r4, r2
	last_count += dticks * CYC_PER_TICK;
    7c4e:	601c      	str	r4, [r3, #0]
    7c50:	605e      	str	r6, [r3, #4]
	return (cc_value >= ANCHOR_RANGE_START) && (cc_value < ANCHOR_RANGE_END);
    7c52:	f5a5 1300 	sub.w	r3, r5, #2097152	; 0x200000
	if (in_anchor_range(cc_value)) {
    7c56:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
    7c5a:	d309      	bcc.n	7c70 <sys_clock_timeout_handler+0x3c>
	return false;
    7c5c:	2400      	movs	r4, #0
	sys_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
    7c5e:	f004 ff6d 	bl	cb3c <sys_clock_announce>
	if (cc_value == get_comparator(chan)) {
    7c62:	4638      	mov	r0, r7
    7c64:	f7ff ff30 	bl	7ac8 <get_comparator>
    7c68:	42a8      	cmp	r0, r5
    7c6a:	d00e      	beq.n	7c8a <sys_clock_timeout_handler+0x56>
}
    7c6c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		anchor = (((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH) + cc_value;
    7c70:	4b0c      	ldr	r3, [pc, #48]	; (7ca4 <sys_clock_timeout_handler+0x70>)
    7c72:	681b      	ldr	r3, [r3, #0]
    7c74:	0a1a      	lsrs	r2, r3, #8
    7c76:	061b      	lsls	r3, r3, #24
    7c78:	eb15 0803 	adds.w	r8, r5, r3
    7c7c:	f142 0900 	adc.w	r9, r2, #0
    7c80:	4b09      	ldr	r3, [pc, #36]	; (7ca8 <sys_clock_timeout_handler+0x74>)
    7c82:	e9c3 8900 	strd	r8, r9, [r3]
		return true;
    7c86:	2401      	movs	r4, #1
    7c88:	e7e9      	b.n	7c5e <sys_clock_timeout_handler+0x2a>
		if (!anchor_updated) {
    7c8a:	b11c      	cbz	r4, 7c94 <sys_clock_timeout_handler+0x60>
		event_enable(chan);
    7c8c:	4638      	mov	r0, r7
    7c8e:	f7ff ff23 	bl	7ad8 <event_enable>
}
    7c92:	e7eb      	b.n	7c6c <sys_clock_timeout_handler+0x38>
			set_comparator(chan, COUNTER_HALF_SPAN);
    7c94:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
    7c98:	4638      	mov	r0, r7
    7c9a:	f7ff ff0b 	bl	7ab4 <set_comparator>
    7c9e:	e7f5      	b.n	7c8c <sys_clock_timeout_handler+0x58>
    7ca0:	200047c0 	.word	0x200047c0
    7ca4:	2000d018 	.word	0x2000d018
    7ca8:	200047a8 	.word	0x200047a8

00007cac <z_nrf_rtc_timer_read>:
{
    7cac:	b538      	push	{r3, r4, r5, lr}
	uint64_t val = ((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH;
    7cae:	4b0d      	ldr	r3, [pc, #52]	; (7ce4 <z_nrf_rtc_timer_read+0x38>)
    7cb0:	681c      	ldr	r4, [r3, #0]
    7cb2:	0a25      	lsrs	r5, r4, #8
    7cb4:	0624      	lsls	r4, r4, #24
  __ASM volatile ("dmb 0xF":::"memory");
    7cb6:	f3bf 8f5f 	dmb	sy
	uint32_t cntr = counter();
    7cba:	f7ff ff21 	bl	7b00 <counter>
    7cbe:	4603      	mov	r3, r0
	val += cntr;
    7cc0:	1900      	adds	r0, r0, r4
    7cc2:	f145 0100 	adc.w	r1, r5, #0
	if (cntr < OVERFLOW_RISK_RANGE_END) {
    7cc6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    7cca:	d20a      	bcs.n	7ce2 <z_nrf_rtc_timer_read+0x36>
		if (val < anchor) {
    7ccc:	4b06      	ldr	r3, [pc, #24]	; (7ce8 <z_nrf_rtc_timer_read+0x3c>)
    7cce:	e9d3 2300 	ldrd	r2, r3, [r3]
    7cd2:	4290      	cmp	r0, r2
    7cd4:	eb71 0303 	sbcs.w	r3, r1, r3
    7cd8:	d203      	bcs.n	7ce2 <z_nrf_rtc_timer_read+0x36>
			val += COUNTER_SPAN;
    7cda:	f110 7080 	adds.w	r0, r0, #16777216	; 0x1000000
    7cde:	f141 0100 	adc.w	r1, r1, #0
}
    7ce2:	bd38      	pop	{r3, r4, r5, pc}
    7ce4:	2000d018 	.word	0x2000d018
    7ce8:	200047a8 	.word	0x200047a8

00007cec <compare_set_nolocks>:
{
    7cec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7cee:	4606      	mov	r6, r0
    7cf0:	4614      	mov	r4, r2
    7cf2:	461d      	mov	r5, r3
	uint32_t cc_value = absolute_time_to_cc(target_time);
    7cf4:	4610      	mov	r0, r2
    7cf6:	4619      	mov	r1, r3
    7cf8:	f008 f911 	bl	ff1e <absolute_time_to_cc>
    7cfc:	4607      	mov	r7, r0
	uint64_t curr_time = z_nrf_rtc_timer_read();
    7cfe:	f7ff ffd5 	bl	7cac <z_nrf_rtc_timer_read>
	if (curr_time < target_time) {
    7d02:	42a0      	cmp	r0, r4
    7d04:	eb71 0305 	sbcs.w	r3, r1, r5
    7d08:	d21d      	bcs.n	7d46 <compare_set_nolocks+0x5a>
		if (target_time - curr_time > COUNTER_SPAN) {
    7d0a:	1a23      	subs	r3, r4, r0
    7d0c:	eb65 0101 	sbc.w	r1, r5, r1
    7d10:	4a1b      	ldr	r2, [pc, #108]	; (7d80 <compare_set_nolocks+0x94>)
    7d12:	4293      	cmp	r3, r2
    7d14:	f171 0300 	sbcs.w	r3, r1, #0
    7d18:	d22f      	bcs.n	7d7a <compare_set_nolocks+0x8e>
		if (target_time != cc_data[chan].target_time) {
    7d1a:	4b1a      	ldr	r3, [pc, #104]	; (7d84 <compare_set_nolocks+0x98>)
    7d1c:	eb03 1306 	add.w	r3, r3, r6, lsl #4
    7d20:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
    7d24:	42ab      	cmp	r3, r5
    7d26:	bf08      	it	eq
    7d28:	42a2      	cmpeq	r2, r4
    7d2a:	d01a      	beq.n	7d62 <compare_set_nolocks+0x76>
			uint32_t cc_set = set_absolute_alarm(chan, cc_value);
    7d2c:	4639      	mov	r1, r7
    7d2e:	4630      	mov	r0, r6
    7d30:	f008 f906 	bl	ff40 <set_absolute_alarm>
			target_time += counter_sub(cc_set, cc_value);
    7d34:	4639      	mov	r1, r7
    7d36:	f008 f8e2 	bl	fefe <counter_sub>
    7d3a:	1900      	adds	r0, r0, r4
    7d3c:	f145 0300 	adc.w	r3, r5, #0
    7d40:	4604      	mov	r4, r0
    7d42:	461d      	mov	r5, r3
    7d44:	e00d      	b.n	7d62 <compare_set_nolocks+0x76>
		atomic_or(&force_isr_mask, BIT(chan));
    7d46:	2301      	movs	r3, #1
    7d48:	40b3      	lsls	r3, r6
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    7d4a:	4a0f      	ldr	r2, [pc, #60]	; (7d88 <compare_set_nolocks+0x9c>)
    7d4c:	f3bf 8f5b 	dmb	ish
    7d50:	e852 1f00 	ldrex	r1, [r2]
    7d54:	4319      	orrs	r1, r3
    7d56:	e842 1000 	strex	r0, r1, [r2]
    7d5a:	2800      	cmp	r0, #0
    7d5c:	d1f8      	bne.n	7d50 <compare_set_nolocks+0x64>
    7d5e:	f3bf 8f5b 	dmb	ish
	cc_data[chan].target_time = target_time;
    7d62:	4b08      	ldr	r3, [pc, #32]	; (7d84 <compare_set_nolocks+0x98>)
    7d64:	0132      	lsls	r2, r6, #4
    7d66:	eb03 1606 	add.w	r6, r3, r6, lsl #4
    7d6a:	e9c6 4502 	strd	r4, r5, [r6, #8]
	cc_data[chan].callback = handler;
    7d6e:	9906      	ldr	r1, [sp, #24]
    7d70:	5099      	str	r1, [r3, r2]
	cc_data[chan].user_context = user_data;
    7d72:	9b07      	ldr	r3, [sp, #28]
    7d74:	6073      	str	r3, [r6, #4]
	return ret;
    7d76:	2000      	movs	r0, #0
}
    7d78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			return -EINVAL;
    7d7a:	f06f 0015 	mvn.w	r0, #21
    7d7e:	e7fb      	b.n	7d78 <compare_set_nolocks+0x8c>
    7d80:	01000001 	.word	0x01000001
    7d84:	200047b0 	.word	0x200047b0
    7d88:	2000d010 	.word	0x2000d010

00007d8c <sys_clock_driver_init>:
{
	return (uint32_t)z_nrf_rtc_timer_read();
}

static int sys_clock_driver_init(const struct device *dev)
{
    7d8c:	b530      	push	{r4, r5, lr}
    7d8e:	b083      	sub	sp, #12
    p_reg->PRESCALER = val;
    7d90:	2300      	movs	r3, #0
    7d92:	4a1d      	ldr	r2, [pc, #116]	; (7e08 <sys_clock_driver_init+0x7c>)
    7d94:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
			CLOCK_CONTROL_NRF_LF_START_AVAILABLE :
			CLOCK_CONTROL_NRF_LF_START_STABLE);

	/* TODO: replace with counter driver to access RTC */
	nrf_rtc_prescaler_set(RTC, 0);
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    7d98:	2b00      	cmp	r3, #0
    7d9a:	dd24      	ble.n	7de6 <sys_clock_driver_init+0x5a>
    p_reg->INTENSET = mask;
    7d9c:	4c1a      	ldr	r4, [pc, #104]	; (7e08 <sys_clock_driver_init+0x7c>)
    7d9e:	2502      	movs	r5, #2
    7da0:	f8c4 5304 	str.w	r5, [r4, #772]	; 0x304
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    7da4:	4b19      	ldr	r3, [pc, #100]	; (7e0c <sys_clock_driver_init+0x80>)
    7da6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    7daa:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180

	nrf_rtc_int_enable(RTC, NRF_RTC_INT_OVERFLOW_MASK);

	NVIC_ClearPendingIRQ(RTC_IRQn);

	IRQ_CONNECT(RTC_IRQn, DT_IRQ(DT_NODELABEL(RTC_LABEL), priority),
    7dae:	2200      	movs	r2, #0
    7db0:	2101      	movs	r1, #1
    7db2:	2011      	movs	r0, #17
    7db4:	f7fd ff78 	bl	5ca8 <z_arm_irq_priority_set>
		    rtc_nrf_isr, 0, 0);
	irq_enable(RTC_IRQn);
    7db8:	2011      	movs	r0, #17
    7dba:	f7fd ff59 	bl	5c70 <arch_irq_enable>
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    7dbe:	2301      	movs	r3, #1
    7dc0:	60a3      	str	r3, [r4, #8]
    7dc2:	6023      	str	r3, [r4, #0]

	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_CLEAR);
	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_START);

	int_mask = BIT_MASK(CHAN_COUNT);
    7dc4:	4a12      	ldr	r2, [pc, #72]	; (7e10 <sys_clock_driver_init+0x84>)
    7dc6:	6013      	str	r3, [r2, #0]

	uint32_t initial_timeout = IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
		(COUNTER_HALF_SPAN - 1) :
		(counter() + CYC_PER_TICK);

	compare_set(0, initial_timeout, sys_clock_timeout_handler, NULL);
    7dc8:	2400      	movs	r4, #0
    7dca:	9401      	str	r4, [sp, #4]
    7dcc:	4b11      	ldr	r3, [pc, #68]	; (7e14 <sys_clock_driver_init+0x88>)
    7dce:	9300      	str	r3, [sp, #0]
    7dd0:	4a11      	ldr	r2, [pc, #68]	; (7e18 <sys_clock_driver_init+0x8c>)
    7dd2:	2300      	movs	r3, #0
    7dd4:	4620      	mov	r0, r4
    7dd6:	f008 f8ee 	bl	ffb6 <compare_set>

	z_nrf_clock_control_lf_on(mode);
    7dda:	4628      	mov	r0, r5
    7ddc:	f7ff f924 	bl	7028 <z_nrf_clock_control_lf_on>

	return 0;
}
    7de0:	4620      	mov	r0, r4
    7de2:	b003      	add	sp, #12
    7de4:	bd30      	pop	{r4, r5, pc}
		cc_data[chan].target_time = TARGET_TIME_INVALID;
    7de6:	4a0d      	ldr	r2, [pc, #52]	; (7e1c <sys_clock_driver_init+0x90>)
    7de8:	eb02 1203 	add.w	r2, r2, r3, lsl #4
    7dec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    7df0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    7df4:	e9c2 0102 	strd	r0, r1, [r2, #8]
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    7df8:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    7dfc:	409a      	lsls	r2, r3
    p_reg->INTENSET = mask;
    7dfe:	4902      	ldr	r1, [pc, #8]	; (7e08 <sys_clock_driver_init+0x7c>)
    7e00:	f8c1 2304 	str.w	r2, [r1, #772]	; 0x304
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    7e04:	3301      	adds	r3, #1
    7e06:	e7c7      	b.n	7d98 <sys_clock_driver_init+0xc>
    7e08:	40011000 	.word	0x40011000
    7e0c:	e000e100 	.word	0xe000e100
    7e10:	2000d014 	.word	0x2000d014
    7e14:	00007c35 	.word	0x00007c35
    7e18:	007fffff 	.word	0x007fffff
    7e1c:	200047b0 	.word	0x200047b0

00007e20 <process_channel>:
{
    7e20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    7e24:	b082      	sub	sp, #8
    7e26:	4604      	mov	r4, r0
	if (channel_processing_check_and_clear(chan)) {
    7e28:	f7ff fe98 	bl	7b5c <channel_processing_check_and_clear>
    7e2c:	b910      	cbnz	r0, 7e34 <process_channel+0x14>
}
    7e2e:	b002      	add	sp, #8
    7e30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		curr_time = z_nrf_rtc_timer_read();
    7e34:	f7ff ff3a 	bl	7cac <z_nrf_rtc_timer_read>
    7e38:	4682      	mov	sl, r0
    7e3a:	460e      	mov	r6, r1
		mcu_critical_state = full_int_lock();
    7e3c:	f008 f872 	bl	ff24 <full_int_lock>
    7e40:	4605      	mov	r5, r0
		expire_time = cc_data[chan].target_time;
    7e42:	4b13      	ldr	r3, [pc, #76]	; (7e90 <process_channel+0x70>)
    7e44:	eb03 1304 	add.w	r3, r3, r4, lsl #4
    7e48:	e9d3 8902 	ldrd	r8, r9, [r3, #8]
		if (curr_time >= expire_time) {
    7e4c:	45c2      	cmp	sl, r8
    7e4e:	eb76 0309 	sbcs.w	r3, r6, r9
    7e52:	d20b      	bcs.n	7e6c <process_channel+0x4c>
		z_nrf_rtc_timer_compare_handler_t handler = NULL;
    7e54:	2600      	movs	r6, #0
		full_int_unlock(mcu_critical_state);
    7e56:	4628      	mov	r0, r5
    7e58:	f008 f86d 	bl	ff36 <full_int_unlock>
		if (handler) {
    7e5c:	2e00      	cmp	r6, #0
    7e5e:	d0e6      	beq.n	7e2e <process_channel+0xe>
			handler(chan, expire_time, user_context);
    7e60:	9700      	str	r7, [sp, #0]
    7e62:	4642      	mov	r2, r8
    7e64:	464b      	mov	r3, r9
    7e66:	4620      	mov	r0, r4
    7e68:	47b0      	blx	r6
}
    7e6a:	e7e0      	b.n	7e2e <process_channel+0xe>
			handler = cc_data[chan].callback;
    7e6c:	4a08      	ldr	r2, [pc, #32]	; (7e90 <process_channel+0x70>)
    7e6e:	0123      	lsls	r3, r4, #4
    7e70:	eb02 1104 	add.w	r1, r2, r4, lsl #4
    7e74:	58d6      	ldr	r6, [r2, r3]
			user_context = cc_data[chan].user_context;
    7e76:	684f      	ldr	r7, [r1, #4]
			cc_data[chan].callback = NULL;
    7e78:	2000      	movs	r0, #0
    7e7a:	50d0      	str	r0, [r2, r3]
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    7e7c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    7e80:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    7e84:	e9c1 2302 	strd	r2, r3, [r1, #8]
			event_disable(chan);
    7e88:	4620      	mov	r0, r4
    7e8a:	f7ff fe2f 	bl	7aec <event_disable>
    7e8e:	e7e2      	b.n	7e56 <process_channel+0x36>
    7e90:	200047b0 	.word	0x200047b0

00007e94 <rtc_nrf_isr>:
{
    7e94:	b510      	push	{r4, lr}
    return p_reg->INTENSET & mask;
    7e96:	4b0e      	ldr	r3, [pc, #56]	; (7ed0 <rtc_nrf_isr+0x3c>)
    7e98:	f8d3 3304 	ldr.w	r3, [r3, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, NRF_RTC_INT_OVERFLOW_MASK) &&
    7e9c:	f013 0f02 	tst.w	r3, #2
    7ea0:	d00d      	beq.n	7ebe <rtc_nrf_isr+0x2a>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    7ea2:	4b0b      	ldr	r3, [pc, #44]	; (7ed0 <rtc_nrf_isr+0x3c>)
    7ea4:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
    7ea8:	b14b      	cbz	r3, 7ebe <rtc_nrf_isr+0x2a>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    7eaa:	4b09      	ldr	r3, [pc, #36]	; (7ed0 <rtc_nrf_isr+0x3c>)
    7eac:	2200      	movs	r2, #0
    7eae:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    7eb2:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
		overflow_cnt++;
    7eb6:	4a07      	ldr	r2, [pc, #28]	; (7ed4 <rtc_nrf_isr+0x40>)
    7eb8:	6813      	ldr	r3, [r2, #0]
    7eba:	3301      	adds	r3, #1
    7ebc:	6013      	str	r3, [r2, #0]
{
    7ebe:	2400      	movs	r4, #0
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    7ec0:	2c00      	cmp	r4, #0
    7ec2:	dd00      	ble.n	7ec6 <rtc_nrf_isr+0x32>
}
    7ec4:	bd10      	pop	{r4, pc}
		process_channel(chan);
    7ec6:	4620      	mov	r0, r4
    7ec8:	f7ff ffaa 	bl	7e20 <process_channel>
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    7ecc:	3401      	adds	r4, #1
    7ece:	e7f7      	b.n	7ec0 <rtc_nrf_isr+0x2c>
    7ed0:	40011000 	.word	0x40011000
    7ed4:	2000d018 	.word	0x2000d018

00007ed8 <sys_clock_set_timeout>:
{
    7ed8:	b510      	push	{r4, lr}
    7eda:	b082      	sub	sp, #8
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    7edc:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
    7ee0:	d006      	beq.n	7ef0 <sys_clock_set_timeout+0x18>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    7ee2:	2801      	cmp	r0, #1
    7ee4:	dd06      	ble.n	7ef4 <sys_clock_set_timeout+0x1c>
    7ee6:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    7eea:	da05      	bge.n	7ef8 <sys_clock_set_timeout+0x20>
    7eec:	1e44      	subs	r4, r0, #1
    7eee:	e004      	b.n	7efa <sys_clock_set_timeout+0x22>
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    7ef0:	480f      	ldr	r0, [pc, #60]	; (7f30 <sys_clock_set_timeout+0x58>)
    7ef2:	e7f8      	b.n	7ee6 <sys_clock_set_timeout+0xe>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    7ef4:	2400      	movs	r4, #0
    7ef6:	e000      	b.n	7efa <sys_clock_set_timeout+0x22>
    7ef8:	4c0d      	ldr	r4, [pc, #52]	; (7f30 <sys_clock_set_timeout+0x58>)
	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
    7efa:	f7ff fed7 	bl	7cac <z_nrf_rtc_timer_read>
    7efe:	4b0d      	ldr	r3, [pc, #52]	; (7f34 <sys_clock_set_timeout+0x5c>)
    7f00:	6819      	ldr	r1, [r3, #0]
    7f02:	685b      	ldr	r3, [r3, #4]
    7f04:	1a40      	subs	r0, r0, r1
	if (unannounced >= COUNTER_HALF_SPAN) {
    7f06:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    7f0a:	d300      	bcc.n	7f0e <sys_clock_set_timeout+0x36>
		ticks = 0;
    7f0c:	2400      	movs	r4, #0
	cyc = ticks * CYC_PER_TICK + 1 + unannounced;
    7f0e:	4420      	add	r0, r4
    7f10:	1c42      	adds	r2, r0, #1
	if (cyc > MAX_CYCLES) {
    7f12:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
    7f16:	d300      	bcc.n	7f1a <sys_clock_set_timeout+0x42>
		cyc = MAX_CYCLES;
    7f18:	4a05      	ldr	r2, [pc, #20]	; (7f30 <sys_clock_set_timeout+0x58>)
	uint64_t target_time = cyc + last_count;
    7f1a:	2000      	movs	r0, #0
    7f1c:	188a      	adds	r2, r1, r2
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    7f1e:	9001      	str	r0, [sp, #4]
    7f20:	4905      	ldr	r1, [pc, #20]	; (7f38 <sys_clock_set_timeout+0x60>)
    7f22:	9100      	str	r1, [sp, #0]
    7f24:	f143 0300 	adc.w	r3, r3, #0
    7f28:	f008 f845 	bl	ffb6 <compare_set>
}
    7f2c:	b002      	add	sp, #8
    7f2e:	bd10      	pop	{r4, pc}
    7f30:	007fffff 	.word	0x007fffff
    7f34:	200047c0 	.word	0x200047c0
    7f38:	00007c35 	.word	0x00007c35

00007f3c <sys_clock_elapsed>:
{
    7f3c:	b508      	push	{r3, lr}
	return (z_nrf_rtc_timer_read() - last_count) / CYC_PER_TICK;
    7f3e:	f7ff feb5 	bl	7cac <z_nrf_rtc_timer_read>
    7f42:	4b02      	ldr	r3, [pc, #8]	; (7f4c <sys_clock_elapsed+0x10>)
    7f44:	681b      	ldr	r3, [r3, #0]
}
    7f46:	1ac0      	subs	r0, r0, r3
    7f48:	bd08      	pop	{r3, pc}
    7f4a:	bf00      	nop
    7f4c:	200047c0 	.word	0x200047c0

00007f50 <nrf_pin_configure>:
 * @param input Pin input buffer connection.
 */
__unused static void nrf_pin_configure(pinctrl_soc_pin_t pin,
				       nrf_gpio_pin_dir_t dir,
				       nrf_gpio_pin_input_t input)
{
    7f50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    7f54:	460c      	mov	r4, r1
    7f56:	4691      	mov	r9, r2
	/* force input direction and disconnected buffer for low power */
	if (NRF_GET_LP(pin) == NRF_LP_ENABLE) {
    7f58:	f410 5f80 	tst.w	r0, #4096	; 0x1000
    7f5c:	d002      	beq.n	7f64 <nrf_pin_configure+0x14>
		dir = NRF_GPIO_PIN_DIR_INPUT;
		input = NRF_GPIO_PIN_INPUT_DISCONNECT;
    7f5e:	f04f 0901 	mov.w	r9, #1
		dir = NRF_GPIO_PIN_DIR_INPUT;
    7f62:	2400      	movs	r4, #0
	}

	nrf_gpio_cfg(NRF_GET_PIN(pin), dir, input, NRF_GET_PULL(pin),
    7f64:	f000 053f 	and.w	r5, r0, #63	; 0x3f
    7f68:	f3c0 1881 	ubfx	r8, r0, #6, #2
		     NRF_GET_DRIVE(pin), NRF_GPIO_PIN_NOSENSE);
    7f6c:	f3c0 2703 	ubfx	r7, r0, #8, #4
    uint32_t port = pin_number >> 5;
    7f70:	f3c0 1340 	ubfx	r3, r0, #5, #1
    switch (port)
    7f74:	f010 0f20 	tst.w	r0, #32
    7f78:	d01d      	beq.n	7fb6 <nrf_pin_configure+0x66>
    7f7a:	b1fb      	cbz	r3, 7fbc <nrf_pin_configure+0x6c>
            mask = P1_FEATURE_PINS_PRESENT;
    7f7c:	f64f 73ff 	movw	r3, #65535	; 0xffff
    pin_number &= 0x1F;
    7f80:	f005 021f 	and.w	r2, r5, #31
    return (mask & (1UL << pin_number)) ? true : false;
    7f84:	40d3      	lsrs	r3, r2
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    7f86:	f013 0f01 	tst.w	r3, #1
    7f8a:	d019      	beq.n	7fc0 <nrf_pin_configure+0x70>
    *p_pin = pin_number & 0x1F;
    7f8c:	f005 061f 	and.w	r6, r5, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    7f90:	096d      	lsrs	r5, r5, #5
    7f92:	d023      	beq.n	7fdc <nrf_pin_configure+0x8c>
    7f94:	bb2d      	cbnz	r5, 7fe2 <nrf_pin_configure+0x92>
            NRFX_ASSERT(0);
    7f96:	4d19      	ldr	r5, [pc, #100]	; (7ffc <nrf_pin_configure+0xac>)
    7f98:	f240 232e 	movw	r3, #558	; 0x22e
    7f9c:	462a      	mov	r2, r5
    7f9e:	4918      	ldr	r1, [pc, #96]	; (8000 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE>)
    7fa0:	4818      	ldr	r0, [pc, #96]	; (8004 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x4>)
    7fa2:	f006 ffd8 	bl	ef56 <assert_print>
    7fa6:	f240 212e 	movw	r1, #558	; 0x22e
    7faa:	4628      	mov	r0, r5
    7fac:	f006 ffcc 	bl	ef48 <assert_post_action>
        case 0: return NRF_P0;
    7fb0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    7fb4:	e016      	b.n	7fe4 <nrf_pin_configure+0x94>
            mask = P0_FEATURE_PINS_PRESENT;
    7fb6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    7fba:	e7e1      	b.n	7f80 <nrf_pin_configure+0x30>
    switch (port)
    7fbc:	2300      	movs	r3, #0
    7fbe:	e7df      	b.n	7f80 <nrf_pin_configure+0x30>
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    7fc0:	4e0e      	ldr	r6, [pc, #56]	; (7ffc <nrf_pin_configure+0xac>)
    7fc2:	f240 2329 	movw	r3, #553	; 0x229
    7fc6:	4632      	mov	r2, r6
    7fc8:	490f      	ldr	r1, [pc, #60]	; (8008 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x8>)
    7fca:	480e      	ldr	r0, [pc, #56]	; (8004 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x4>)
    7fcc:	f006 ffc3 	bl	ef56 <assert_print>
    7fd0:	f240 2129 	movw	r1, #553	; 0x229
    7fd4:	4630      	mov	r0, r6
    7fd6:	f006 ffb7 	bl	ef48 <assert_post_action>
    7fda:	e7d7      	b.n	7f8c <nrf_pin_configure+0x3c>
        case 0: return NRF_P0;
    7fdc:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    7fe0:	e000      	b.n	7fe4 <nrf_pin_configure+0x94>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    7fe2:	4b0a      	ldr	r3, [pc, #40]	; (800c <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0xc>)
    cnf |= ((uint32_t)dir << GPIO_PIN_CNF_DIR_Pos)     |
    7fe4:	ea44 0449 	orr.w	r4, r4, r9, lsl #1
           ((uint32_t)input << GPIO_PIN_CNF_INPUT_Pos) |
    7fe8:	ea44 0488 	orr.w	r4, r4, r8, lsl #2
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    7fec:	ea44 2407 	orr.w	r4, r4, r7, lsl #8
    reg->PIN_CNF[pin_number] = cnf;
    7ff0:	f506 76e0 	add.w	r6, r6, #448	; 0x1c0
    7ff4:	f843 4026 	str.w	r4, [r3, r6, lsl #2]
}
    7ff8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    7ffc:	000125dc 	.word	0x000125dc
    8000:	000119e0 	.word	0x000119e0
    8004:	00011324 	.word	0x00011324
    8008:	00012610 	.word	0x00012610
    800c:	50000300 	.word	0x50000300

00008010 <pinctrl_configure_pins>:

int pinctrl_configure_pins(const pinctrl_soc_pin_t *pins, uint8_t pin_cnt,
			   uintptr_t reg)
{
    8010:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    8014:	4605      	mov	r5, r0
    8016:	460e      	mov	r6, r1
    8018:	4617      	mov	r7, r2
	for (uint8_t i = 0U; i < pin_cnt; i++) {
    801a:	2400      	movs	r4, #0
    801c:	e04e      	b.n	80bc <pinctrl_configure_pins+0xac>
		switch (NRF_GET_FUN(pins[i])) {
#if defined(NRF_PSEL_UART)
		case NRF_FUN_UART_TX:
			NRF_PSEL_UART(reg, TXD) = NRF_GET_PIN(pins[i]);
    801e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    8022:	f8c7 350c 	str.w	r3, [r7, #1292]	; 0x50c
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]), 1);
    8026:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    802a:	f003 093f 	and.w	r9, r3, #63	; 0x3f
    uint32_t port = pin_number >> 5;
    802e:	f3c3 1140 	ubfx	r1, r3, #5, #1
    switch (port)
    8032:	f013 0f20 	tst.w	r3, #32
    8036:	d01f      	beq.n	8078 <pinctrl_configure_pins+0x68>
    8038:	b109      	cbz	r1, 803e <pinctrl_configure_pins+0x2e>
            mask = P1_FEATURE_PINS_PRESENT;
    803a:	f64f 72ff 	movw	r2, #65535	; 0xffff
    pin_number &= 0x1F;
    803e:	f009 031f 	and.w	r3, r9, #31
    return (mask & (1UL << pin_number)) ? true : false;
    8042:	40da      	lsrs	r2, r3
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    8044:	f012 0f01 	tst.w	r2, #1
    8048:	d019      	beq.n	807e <pinctrl_configure_pins+0x6e>
    *p_pin = pin_number & 0x1F;
    804a:	f009 0a1f 	and.w	sl, r9, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    804e:	ea5f 1359 	movs.w	r3, r9, lsr #5
    8052:	d023      	beq.n	809c <pinctrl_configure_pins+0x8c>
    8054:	bb2b      	cbnz	r3, 80a2 <pinctrl_configure_pins+0x92>
            NRFX_ASSERT(0);
    8056:	f8df 9344 	ldr.w	r9, [pc, #836]	; 839c <pinctrl_configure_pins+0x38c>
    805a:	f240 232e 	movw	r3, #558	; 0x22e
    805e:	464a      	mov	r2, r9
    8060:	49cf      	ldr	r1, [pc, #828]	; (83a0 <pinctrl_configure_pins+0x390>)
    8062:	48d0      	ldr	r0, [pc, #832]	; (83a4 <pinctrl_configure_pins+0x394>)
    8064:	f006 ff77 	bl	ef56 <assert_print>
    8068:	f240 212e 	movw	r1, #558	; 0x22e
    806c:	4648      	mov	r0, r9
    806e:	f006 ff6b 	bl	ef48 <assert_post_action>
        case 0: return NRF_P0;
    8072:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    8076:	e015      	b.n	80a4 <pinctrl_configure_pins+0x94>
            mask = P0_FEATURE_PINS_PRESENT;
    8078:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    807c:	e7df      	b.n	803e <pinctrl_configure_pins+0x2e>
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    807e:	f8df a31c 	ldr.w	sl, [pc, #796]	; 839c <pinctrl_configure_pins+0x38c>
    8082:	f240 2329 	movw	r3, #553	; 0x229
    8086:	4652      	mov	r2, sl
    8088:	49c7      	ldr	r1, [pc, #796]	; (83a8 <pinctrl_configure_pins+0x398>)
    808a:	48c6      	ldr	r0, [pc, #792]	; (83a4 <pinctrl_configure_pins+0x394>)
    808c:	f006 ff63 	bl	ef56 <assert_print>
    8090:	f240 2129 	movw	r1, #553	; 0x229
    8094:	4650      	mov	r0, sl
    8096:	f006 ff57 	bl	ef48 <assert_post_action>
    809a:	e7d6      	b.n	804a <pinctrl_configure_pins+0x3a>
        case 0: return NRF_P0;
    809c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    80a0:	e000      	b.n	80a4 <pinctrl_configure_pins+0x94>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    80a2:	4ac2      	ldr	r2, [pc, #776]	; (83ac <pinctrl_configure_pins+0x39c>)
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    80a4:	2101      	movs	r1, #1
    80a6:	fa01 f30a 	lsl.w	r3, r1, sl
    p_reg->OUTSET = set_mask;
    80aa:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
    80ae:	460a      	mov	r2, r1
    80b0:	f855 0008 	ldr.w	r0, [r5, r8]
    80b4:	f7ff ff4c 	bl	7f50 <nrf_pin_configure>
	for (uint8_t i = 0U; i < pin_cnt; i++) {
    80b8:	3401      	adds	r4, #1
    80ba:	b2e4      	uxtb	r4, r4
    80bc:	42b4      	cmp	r4, r6
    80be:	f080 841e 	bcs.w	88fe <pinctrl_configure_pins+0x8ee>
		switch (NRF_GET_FUN(pins[i])) {
    80c2:	ea4f 0884 	mov.w	r8, r4, lsl #2
    80c6:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    80ca:	0c1a      	lsrs	r2, r3, #16
    80cc:	2a22      	cmp	r2, #34	; 0x22
    80ce:	f200 8418 	bhi.w	8902 <pinctrl_configure_pins+0x8f2>
    80d2:	a101      	add	r1, pc, #4	; (adr r1, 80d8 <pinctrl_configure_pins+0xc8>)
    80d4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
    80d8:	0000801f 	.word	0x0000801f
    80dc:	00008165 	.word	0x00008165
    80e0:	0000817b 	.word	0x0000817b
    80e4:	0000821b 	.word	0x0000821b
    80e8:	00008231 	.word	0x00008231
    80ec:	000082d1 	.word	0x000082d1
    80f0:	00008371 	.word	0x00008371
    80f4:	00008903 	.word	0x00008903
    80f8:	00008903 	.word	0x00008903
    80fc:	00008903 	.word	0x00008903
    8100:	00008903 	.word	0x00008903
    8104:	00008387 	.word	0x00008387
    8108:	000083b1 	.word	0x000083b1
    810c:	00008903 	.word	0x00008903
    8110:	00008903 	.word	0x00008903
    8114:	00008903 	.word	0x00008903
    8118:	00008903 	.word	0x00008903
    811c:	00008903 	.word	0x00008903
    8120:	00008903 	.word	0x00008903
    8124:	00008903 	.word	0x00008903
    8128:	00008903 	.word	0x00008903
    812c:	00008903 	.word	0x00008903
    8130:	000083c7 	.word	0x000083c7
    8134:	000084ed 	.word	0x000084ed
    8138:	00008613 	.word	0x00008613
    813c:	0000874f 	.word	0x0000874f
    8140:	00008903 	.word	0x00008903
    8144:	00008903 	.word	0x00008903
    8148:	00008903 	.word	0x00008903
    814c:	00008875 	.word	0x00008875
    8150:	0000888b 	.word	0x0000888b
    8154:	000088a1 	.word	0x000088a1
    8158:	000088b7 	.word	0x000088b7
    815c:	000088cf 	.word	0x000088cf
    8160:	000088e7 	.word	0x000088e7
					  NRF_GPIO_PIN_INPUT_DISCONNECT);
			break;
		case NRF_FUN_UART_RX:
			NRF_PSEL_UART(reg, RXD) = NRF_GET_PIN(pins[i]);
    8164:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    8168:	f8c7 3514 	str.w	r3, [r7, #1300]	; 0x514
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    816c:	2200      	movs	r2, #0
    816e:	4611      	mov	r1, r2
    8170:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
    8174:	f7ff feec 	bl	7f50 <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_CONNECT);
			break;
    8178:	e79e      	b.n	80b8 <pinctrl_configure_pins+0xa8>
		case NRF_FUN_UART_RTS:
			NRF_PSEL_UART(reg, RTS) = NRF_GET_PIN(pins[i]);
    817a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    817e:	f8c7 3508 	str.w	r3, [r7, #1288]	; 0x508
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]), 1);
    8182:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    8186:	f003 093f 	and.w	r9, r3, #63	; 0x3f
    uint32_t port = pin_number >> 5;
    818a:	f3c3 1240 	ubfx	r2, r3, #5, #1
    switch (port)
    818e:	f013 0f20 	tst.w	r3, #32
    8192:	d01f      	beq.n	81d4 <pinctrl_configure_pins+0x1c4>
    8194:	b30a      	cbz	r2, 81da <pinctrl_configure_pins+0x1ca>
            mask = P1_FEATURE_PINS_PRESENT;
    8196:	f64f 73ff 	movw	r3, #65535	; 0xffff
    pin_number &= 0x1F;
    819a:	f009 021f 	and.w	r2, r9, #31
    return (mask & (1UL << pin_number)) ? true : false;
    819e:	40d3      	lsrs	r3, r2
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    81a0:	f013 0f01 	tst.w	r3, #1
    81a4:	d01b      	beq.n	81de <pinctrl_configure_pins+0x1ce>
    *p_pin = pin_number & 0x1F;
    81a6:	f009 0a1f 	and.w	sl, r9, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    81aa:	ea5f 1359 	movs.w	r3, r9, lsr #5
    81ae:	d025      	beq.n	81fc <pinctrl_configure_pins+0x1ec>
    81b0:	bb3b      	cbnz	r3, 8202 <pinctrl_configure_pins+0x1f2>
            NRFX_ASSERT(0);
    81b2:	f8df 91e8 	ldr.w	r9, [pc, #488]	; 839c <pinctrl_configure_pins+0x38c>
    81b6:	f240 232e 	movw	r3, #558	; 0x22e
    81ba:	464a      	mov	r2, r9
    81bc:	4978      	ldr	r1, [pc, #480]	; (83a0 <pinctrl_configure_pins+0x390>)
    81be:	4879      	ldr	r0, [pc, #484]	; (83a4 <pinctrl_configure_pins+0x394>)
    81c0:	f006 fec9 	bl	ef56 <assert_print>
    81c4:	f240 212e 	movw	r1, #558	; 0x22e
    81c8:	4648      	mov	r0, r9
    81ca:	f006 febd 	bl	ef48 <assert_post_action>
        case 0: return NRF_P0;
    81ce:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    81d2:	e017      	b.n	8204 <pinctrl_configure_pins+0x1f4>
            mask = P0_FEATURE_PINS_PRESENT;
    81d4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    81d8:	e7df      	b.n	819a <pinctrl_configure_pins+0x18a>
    switch (port)
    81da:	2300      	movs	r3, #0
    81dc:	e7dd      	b.n	819a <pinctrl_configure_pins+0x18a>
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    81de:	f8df a1bc 	ldr.w	sl, [pc, #444]	; 839c <pinctrl_configure_pins+0x38c>
    81e2:	f240 2329 	movw	r3, #553	; 0x229
    81e6:	4652      	mov	r2, sl
    81e8:	496f      	ldr	r1, [pc, #444]	; (83a8 <pinctrl_configure_pins+0x398>)
    81ea:	486e      	ldr	r0, [pc, #440]	; (83a4 <pinctrl_configure_pins+0x394>)
    81ec:	f006 feb3 	bl	ef56 <assert_print>
    81f0:	f240 2129 	movw	r1, #553	; 0x229
    81f4:	4650      	mov	r0, sl
    81f6:	f006 fea7 	bl	ef48 <assert_post_action>
    81fa:	e7d4      	b.n	81a6 <pinctrl_configure_pins+0x196>
        case 0: return NRF_P0;
    81fc:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    8200:	e000      	b.n	8204 <pinctrl_configure_pins+0x1f4>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    8202:	4a6a      	ldr	r2, [pc, #424]	; (83ac <pinctrl_configure_pins+0x39c>)
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    8204:	2101      	movs	r1, #1
    8206:	fa01 f30a 	lsl.w	r3, r1, sl
    p_reg->OUTSET = set_mask;
    820a:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
    820e:	460a      	mov	r2, r1
    8210:	f855 0008 	ldr.w	r0, [r5, r8]
    8214:	f7ff fe9c 	bl	7f50 <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_DISCONNECT);
			break;
    8218:	e74e      	b.n	80b8 <pinctrl_configure_pins+0xa8>
		case NRF_FUN_UART_CTS:
			NRF_PSEL_UART(reg, CTS) = NRF_GET_PIN(pins[i]);
    821a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    821e:	f8c7 3510 	str.w	r3, [r7, #1296]	; 0x510
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    8222:	2200      	movs	r2, #0
    8224:	4611      	mov	r1, r2
    8226:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
    822a:	f7ff fe91 	bl	7f50 <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_CONNECT);
			break;
    822e:	e743      	b.n	80b8 <pinctrl_configure_pins+0xa8>
#endif /* defined(NRF_PSEL_UART) */
#if defined(NRF_PSEL_SPIM)
		case NRF_FUN_SPIM_SCK:
			NRF_PSEL_SPIM(reg, SCK) = NRF_GET_PIN(pins[i]);
    8230:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    8234:	f8c7 3508 	str.w	r3, [r7, #1288]	; 0x508
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]), 0);
    8238:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    823c:	f003 093f 	and.w	r9, r3, #63	; 0x3f
    uint32_t port = pin_number >> 5;
    8240:	f3c3 1240 	ubfx	r2, r3, #5, #1
    switch (port)
    8244:	f013 0f20 	tst.w	r3, #32
    8248:	d01f      	beq.n	828a <pinctrl_configure_pins+0x27a>
    824a:	b30a      	cbz	r2, 8290 <pinctrl_configure_pins+0x280>
            mask = P1_FEATURE_PINS_PRESENT;
    824c:	f64f 73ff 	movw	r3, #65535	; 0xffff
    pin_number &= 0x1F;
    8250:	f009 021f 	and.w	r2, r9, #31
    return (mask & (1UL << pin_number)) ? true : false;
    8254:	40d3      	lsrs	r3, r2
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    8256:	f013 0f01 	tst.w	r3, #1
    825a:	d01b      	beq.n	8294 <pinctrl_configure_pins+0x284>
    *p_pin = pin_number & 0x1F;
    825c:	f009 0a1f 	and.w	sl, r9, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    8260:	ea5f 1359 	movs.w	r3, r9, lsr #5
    8264:	d025      	beq.n	82b2 <pinctrl_configure_pins+0x2a2>
    8266:	bb3b      	cbnz	r3, 82b8 <pinctrl_configure_pins+0x2a8>
            NRFX_ASSERT(0);
    8268:	f8df 9130 	ldr.w	r9, [pc, #304]	; 839c <pinctrl_configure_pins+0x38c>
    826c:	f240 232e 	movw	r3, #558	; 0x22e
    8270:	464a      	mov	r2, r9
    8272:	494b      	ldr	r1, [pc, #300]	; (83a0 <pinctrl_configure_pins+0x390>)
    8274:	484b      	ldr	r0, [pc, #300]	; (83a4 <pinctrl_configure_pins+0x394>)
    8276:	f006 fe6e 	bl	ef56 <assert_print>
    827a:	f240 212e 	movw	r1, #558	; 0x22e
    827e:	4648      	mov	r0, r9
    8280:	f006 fe62 	bl	ef48 <assert_post_action>
        case 0: return NRF_P0;
    8284:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    8288:	e017      	b.n	82ba <pinctrl_configure_pins+0x2aa>
            mask = P0_FEATURE_PINS_PRESENT;
    828a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    828e:	e7df      	b.n	8250 <pinctrl_configure_pins+0x240>
    switch (port)
    8290:	2300      	movs	r3, #0
    8292:	e7dd      	b.n	8250 <pinctrl_configure_pins+0x240>
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    8294:	f8df a104 	ldr.w	sl, [pc, #260]	; 839c <pinctrl_configure_pins+0x38c>
    8298:	f240 2329 	movw	r3, #553	; 0x229
    829c:	4652      	mov	r2, sl
    829e:	4942      	ldr	r1, [pc, #264]	; (83a8 <pinctrl_configure_pins+0x398>)
    82a0:	4840      	ldr	r0, [pc, #256]	; (83a4 <pinctrl_configure_pins+0x394>)
    82a2:	f006 fe58 	bl	ef56 <assert_print>
    82a6:	f240 2129 	movw	r1, #553	; 0x229
    82aa:	4650      	mov	r0, sl
    82ac:	f006 fe4c 	bl	ef48 <assert_post_action>
    82b0:	e7d4      	b.n	825c <pinctrl_configure_pins+0x24c>
        case 0: return NRF_P0;
    82b2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    82b6:	e000      	b.n	82ba <pinctrl_configure_pins+0x2aa>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    82b8:	4a3c      	ldr	r2, [pc, #240]	; (83ac <pinctrl_configure_pins+0x39c>)
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    82ba:	2101      	movs	r1, #1
    82bc:	fa01 f30a 	lsl.w	r3, r1, sl
    p_reg->OUTCLR = clr_mask;
    82c0:	f8c2 350c 	str.w	r3, [r2, #1292]	; 0x50c
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
    82c4:	2200      	movs	r2, #0
    82c6:	f855 0008 	ldr.w	r0, [r5, r8]
    82ca:	f7ff fe41 	bl	7f50 <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_CONNECT);
			break;
    82ce:	e6f3      	b.n	80b8 <pinctrl_configure_pins+0xa8>
		case NRF_FUN_SPIM_MOSI:
			NRF_PSEL_SPIM(reg, MOSI) = NRF_GET_PIN(pins[i]);
    82d0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    82d4:	f8c7 350c 	str.w	r3, [r7, #1292]	; 0x50c
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]), 0);
    82d8:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    82dc:	f003 093f 	and.w	r9, r3, #63	; 0x3f
    uint32_t port = pin_number >> 5;
    82e0:	f3c3 1240 	ubfx	r2, r3, #5, #1
    switch (port)
    82e4:	f013 0f20 	tst.w	r3, #32
    82e8:	d01f      	beq.n	832a <pinctrl_configure_pins+0x31a>
    82ea:	b30a      	cbz	r2, 8330 <pinctrl_configure_pins+0x320>
            mask = P1_FEATURE_PINS_PRESENT;
    82ec:	f64f 73ff 	movw	r3, #65535	; 0xffff
    pin_number &= 0x1F;
    82f0:	f009 021f 	and.w	r2, r9, #31
    return (mask & (1UL << pin_number)) ? true : false;
    82f4:	40d3      	lsrs	r3, r2
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    82f6:	f013 0f01 	tst.w	r3, #1
    82fa:	d01b      	beq.n	8334 <pinctrl_configure_pins+0x324>
    *p_pin = pin_number & 0x1F;
    82fc:	f009 0a1f 	and.w	sl, r9, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    8300:	ea5f 1359 	movs.w	r3, r9, lsr #5
    8304:	d025      	beq.n	8352 <pinctrl_configure_pins+0x342>
    8306:	bb3b      	cbnz	r3, 8358 <pinctrl_configure_pins+0x348>
            NRFX_ASSERT(0);
    8308:	f8df 9090 	ldr.w	r9, [pc, #144]	; 839c <pinctrl_configure_pins+0x38c>
    830c:	f240 232e 	movw	r3, #558	; 0x22e
    8310:	464a      	mov	r2, r9
    8312:	4923      	ldr	r1, [pc, #140]	; (83a0 <pinctrl_configure_pins+0x390>)
    8314:	4823      	ldr	r0, [pc, #140]	; (83a4 <pinctrl_configure_pins+0x394>)
    8316:	f006 fe1e 	bl	ef56 <assert_print>
    831a:	f240 212e 	movw	r1, #558	; 0x22e
    831e:	4648      	mov	r0, r9
    8320:	f006 fe12 	bl	ef48 <assert_post_action>
        case 0: return NRF_P0;
    8324:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    8328:	e017      	b.n	835a <pinctrl_configure_pins+0x34a>
            mask = P0_FEATURE_PINS_PRESENT;
    832a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    832e:	e7df      	b.n	82f0 <pinctrl_configure_pins+0x2e0>
    switch (port)
    8330:	2300      	movs	r3, #0
    8332:	e7dd      	b.n	82f0 <pinctrl_configure_pins+0x2e0>
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    8334:	f8df a064 	ldr.w	sl, [pc, #100]	; 839c <pinctrl_configure_pins+0x38c>
    8338:	f240 2329 	movw	r3, #553	; 0x229
    833c:	4652      	mov	r2, sl
    833e:	491a      	ldr	r1, [pc, #104]	; (83a8 <pinctrl_configure_pins+0x398>)
    8340:	4818      	ldr	r0, [pc, #96]	; (83a4 <pinctrl_configure_pins+0x394>)
    8342:	f006 fe08 	bl	ef56 <assert_print>
    8346:	f240 2129 	movw	r1, #553	; 0x229
    834a:	4650      	mov	r0, sl
    834c:	f006 fdfc 	bl	ef48 <assert_post_action>
    8350:	e7d4      	b.n	82fc <pinctrl_configure_pins+0x2ec>
        case 0: return NRF_P0;
    8352:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    8356:	e000      	b.n	835a <pinctrl_configure_pins+0x34a>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    8358:	4a14      	ldr	r2, [pc, #80]	; (83ac <pinctrl_configure_pins+0x39c>)
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    835a:	2101      	movs	r1, #1
    835c:	fa01 f30a 	lsl.w	r3, r1, sl
    p_reg->OUTCLR = clr_mask;
    8360:	f8c2 350c 	str.w	r3, [r2, #1292]	; 0x50c
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
    8364:	460a      	mov	r2, r1
    8366:	f855 0008 	ldr.w	r0, [r5, r8]
    836a:	f7ff fdf1 	bl	7f50 <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_DISCONNECT);
			break;
    836e:	e6a3      	b.n	80b8 <pinctrl_configure_pins+0xa8>
		case NRF_FUN_SPIM_MISO:
			NRF_PSEL_SPIM(reg, MISO) = NRF_GET_PIN(pins[i]);
    8370:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    8374:	f8c7 3510 	str.w	r3, [r7, #1296]	; 0x510
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    8378:	2200      	movs	r2, #0
    837a:	4611      	mov	r1, r2
    837c:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
    8380:	f7ff fde6 	bl	7f50 <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_CONNECT);
			break;
    8384:	e698      	b.n	80b8 <pinctrl_configure_pins+0xa8>
					  NRF_GPIO_PIN_INPUT_CONNECT);
			break;
#endif /* defined(NRF_PSEL_SPIS) */
#if defined(NRF_PSEL_TWIM)
		case NRF_FUN_TWIM_SCL:
			NRF_PSEL_TWIM(reg, SCL) = NRF_GET_PIN(pins[i]);
    8386:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    838a:	f8c7 3508 	str.w	r3, [r7, #1288]	; 0x508
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    838e:	2200      	movs	r2, #0
    8390:	4611      	mov	r1, r2
    8392:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
    8396:	f7ff fddb 	bl	7f50 <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_CONNECT);
			break;
    839a:	e68d      	b.n	80b8 <pinctrl_configure_pins+0xa8>
    839c:	000125dc 	.word	0x000125dc
    83a0:	000119e0 	.word	0x000119e0
    83a4:	00011324 	.word	0x00011324
    83a8:	00012610 	.word	0x00012610
    83ac:	50000300 	.word	0x50000300
		case NRF_FUN_TWIM_SDA:
			NRF_PSEL_TWIM(reg, SDA) = NRF_GET_PIN(pins[i]);
    83b0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    83b4:	f8c7 350c 	str.w	r3, [r7, #1292]	; 0x50c
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    83b8:	2200      	movs	r2, #0
    83ba:	4611      	mov	r1, r2
    83bc:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
    83c0:	f7ff fdc6 	bl	7f50 <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_CONNECT);
			break;
    83c4:	e678      	b.n	80b8 <pinctrl_configure_pins+0xa8>
					  NRF_GPIO_PIN_INPUT_CONNECT);
			break;
#endif /* defined(NRF_PSEL_PDM) */
#if defined(NRF_PSEL_PWM)
		case NRF_FUN_PWM_OUT0:
			NRF_PSEL_PWM(reg, OUT[0]) = NRF_GET_PIN(pins[i]);
    83c6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    83ca:	f8c7 3560 	str.w	r3, [r7, #1376]	; 0x560
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]),
    83ce:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    83d2:	f003 093f 	and.w	r9, r3, #63	; 0x3f
    83d6:	f3c3 3240 	ubfx	r2, r3, #13, #1
    if (value == 0)
    83da:	f413 5f00 	tst.w	r3, #8192	; 0x2000
    83de:	d144      	bne.n	846a <pinctrl_configure_pins+0x45a>
    switch (port)
    83e0:	ea5f 1359 	movs.w	r3, r9, lsr #5
    83e4:	d01f      	beq.n	8426 <pinctrl_configure_pins+0x416>
    83e6:	b10b      	cbz	r3, 83ec <pinctrl_configure_pins+0x3dc>
            mask = P1_FEATURE_PINS_PRESENT;
    83e8:	f64f 72ff 	movw	r2, #65535	; 0xffff
    pin_number &= 0x1F;
    83ec:	f009 031f 	and.w	r3, r9, #31
    return (mask & (1UL << pin_number)) ? true : false;
    83f0:	40da      	lsrs	r2, r3
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    83f2:	f012 0f01 	tst.w	r2, #1
    83f6:	d019      	beq.n	842c <pinctrl_configure_pins+0x41c>
    *p_pin = pin_number & 0x1F;
    83f8:	f009 0a1f 	and.w	sl, r9, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    83fc:	ea5f 1359 	movs.w	r3, r9, lsr #5
    8400:	d023      	beq.n	844a <pinctrl_configure_pins+0x43a>
    8402:	bb2b      	cbnz	r3, 8450 <pinctrl_configure_pins+0x440>
            NRFX_ASSERT(0);
    8404:	f8df 9300 	ldr.w	r9, [pc, #768]	; 8708 <pinctrl_configure_pins+0x6f8>
    8408:	f240 232e 	movw	r3, #558	; 0x22e
    840c:	464a      	mov	r2, r9
    840e:	49bf      	ldr	r1, [pc, #764]	; (870c <pinctrl_configure_pins+0x6fc>)
    8410:	48bf      	ldr	r0, [pc, #764]	; (8710 <pinctrl_configure_pins+0x700>)
    8412:	f006 fda0 	bl	ef56 <assert_print>
    8416:	f240 212e 	movw	r1, #558	; 0x22e
    841a:	4648      	mov	r0, r9
    841c:	f006 fd94 	bl	ef48 <assert_post_action>
        case 0: return NRF_P0;
    8420:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    8424:	e015      	b.n	8452 <pinctrl_configure_pins+0x442>
            mask = P0_FEATURE_PINS_PRESENT;
    8426:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    842a:	e7df      	b.n	83ec <pinctrl_configure_pins+0x3dc>
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    842c:	f8df a2d8 	ldr.w	sl, [pc, #728]	; 8708 <pinctrl_configure_pins+0x6f8>
    8430:	f240 2329 	movw	r3, #553	; 0x229
    8434:	4652      	mov	r2, sl
    8436:	49b7      	ldr	r1, [pc, #732]	; (8714 <pinctrl_configure_pins+0x704>)
    8438:	48b5      	ldr	r0, [pc, #724]	; (8710 <pinctrl_configure_pins+0x700>)
    843a:	f006 fd8c 	bl	ef56 <assert_print>
    843e:	f240 2129 	movw	r1, #553	; 0x229
    8442:	4650      	mov	r0, sl
    8444:	f006 fd80 	bl	ef48 <assert_post_action>
    8448:	e7d6      	b.n	83f8 <pinctrl_configure_pins+0x3e8>
        case 0: return NRF_P0;
    844a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    844e:	e000      	b.n	8452 <pinctrl_configure_pins+0x442>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    8450:	4ab1      	ldr	r2, [pc, #708]	; (8718 <pinctrl_configure_pins+0x708>)
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    8452:	2301      	movs	r3, #1
    8454:	fa03 f30a 	lsl.w	r3, r3, sl
    p_reg->OUTCLR = clr_mask;
    8458:	f8c2 350c 	str.w	r3, [r2, #1292]	; 0x50c
					   NRF_GET_INVERT(pins[i]));
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
    845c:	2201      	movs	r2, #1
    845e:	4611      	mov	r1, r2
    8460:	f855 0008 	ldr.w	r0, [r5, r8]
    8464:	f7ff fd74 	bl	7f50 <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_DISCONNECT);
			break;
    8468:	e626      	b.n	80b8 <pinctrl_configure_pins+0xa8>
    switch (port)
    846a:	ea5f 1359 	movs.w	r3, r9, lsr #5
    846e:	d01f      	beq.n	84b0 <pinctrl_configure_pins+0x4a0>
    8470:	b30b      	cbz	r3, 84b6 <pinctrl_configure_pins+0x4a6>
            mask = P1_FEATURE_PINS_PRESENT;
    8472:	f64f 73ff 	movw	r3, #65535	; 0xffff
    pin_number &= 0x1F;
    8476:	f009 021f 	and.w	r2, r9, #31
    return (mask & (1UL << pin_number)) ? true : false;
    847a:	40d3      	lsrs	r3, r2
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    847c:	f013 0f01 	tst.w	r3, #1
    8480:	d01b      	beq.n	84ba <pinctrl_configure_pins+0x4aa>
    *p_pin = pin_number & 0x1F;
    8482:	f009 0a1f 	and.w	sl, r9, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    8486:	ea5f 1359 	movs.w	r3, r9, lsr #5
    848a:	d025      	beq.n	84d8 <pinctrl_configure_pins+0x4c8>
    848c:	bb3b      	cbnz	r3, 84de <pinctrl_configure_pins+0x4ce>
            NRFX_ASSERT(0);
    848e:	f8df 9278 	ldr.w	r9, [pc, #632]	; 8708 <pinctrl_configure_pins+0x6f8>
    8492:	f240 232e 	movw	r3, #558	; 0x22e
    8496:	464a      	mov	r2, r9
    8498:	499c      	ldr	r1, [pc, #624]	; (870c <pinctrl_configure_pins+0x6fc>)
    849a:	489d      	ldr	r0, [pc, #628]	; (8710 <pinctrl_configure_pins+0x700>)
    849c:	f006 fd5b 	bl	ef56 <assert_print>
    84a0:	f240 212e 	movw	r1, #558	; 0x22e
    84a4:	4648      	mov	r0, r9
    84a6:	f006 fd4f 	bl	ef48 <assert_post_action>
        case 0: return NRF_P0;
    84aa:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    84ae:	e017      	b.n	84e0 <pinctrl_configure_pins+0x4d0>
            mask = P0_FEATURE_PINS_PRESENT;
    84b0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    84b4:	e7df      	b.n	8476 <pinctrl_configure_pins+0x466>
    switch (port)
    84b6:	2300      	movs	r3, #0
    84b8:	e7dd      	b.n	8476 <pinctrl_configure_pins+0x466>
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    84ba:	f8df a24c 	ldr.w	sl, [pc, #588]	; 8708 <pinctrl_configure_pins+0x6f8>
    84be:	f240 2329 	movw	r3, #553	; 0x229
    84c2:	4652      	mov	r2, sl
    84c4:	4993      	ldr	r1, [pc, #588]	; (8714 <pinctrl_configure_pins+0x704>)
    84c6:	4892      	ldr	r0, [pc, #584]	; (8710 <pinctrl_configure_pins+0x700>)
    84c8:	f006 fd45 	bl	ef56 <assert_print>
    84cc:	f240 2129 	movw	r1, #553	; 0x229
    84d0:	4650      	mov	r0, sl
    84d2:	f006 fd39 	bl	ef48 <assert_post_action>
    84d6:	e7d4      	b.n	8482 <pinctrl_configure_pins+0x472>
        case 0: return NRF_P0;
    84d8:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    84dc:	e000      	b.n	84e0 <pinctrl_configure_pins+0x4d0>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    84de:	4a8e      	ldr	r2, [pc, #568]	; (8718 <pinctrl_configure_pins+0x708>)
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    84e0:	2301      	movs	r3, #1
    84e2:	fa03 f30a 	lsl.w	r3, r3, sl
    p_reg->OUTSET = set_mask;
    84e6:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
    84ea:	e7b7      	b.n	845c <pinctrl_configure_pins+0x44c>
		case NRF_FUN_PWM_OUT1:
			NRF_PSEL_PWM(reg, OUT[1]) = NRF_GET_PIN(pins[i]);
    84ec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    84f0:	f8c7 3564 	str.w	r3, [r7, #1380]	; 0x564
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]),
    84f4:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    84f8:	f003 093f 	and.w	r9, r3, #63	; 0x3f
    84fc:	f3c3 3240 	ubfx	r2, r3, #13, #1
    if (value == 0)
    8500:	f413 5f00 	tst.w	r3, #8192	; 0x2000
    8504:	d144      	bne.n	8590 <pinctrl_configure_pins+0x580>
    switch (port)
    8506:	ea5f 1359 	movs.w	r3, r9, lsr #5
    850a:	d01f      	beq.n	854c <pinctrl_configure_pins+0x53c>
    850c:	b10b      	cbz	r3, 8512 <pinctrl_configure_pins+0x502>
            mask = P1_FEATURE_PINS_PRESENT;
    850e:	f64f 72ff 	movw	r2, #65535	; 0xffff
    pin_number &= 0x1F;
    8512:	f009 031f 	and.w	r3, r9, #31
    return (mask & (1UL << pin_number)) ? true : false;
    8516:	40da      	lsrs	r2, r3
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    8518:	f012 0f01 	tst.w	r2, #1
    851c:	d019      	beq.n	8552 <pinctrl_configure_pins+0x542>
    *p_pin = pin_number & 0x1F;
    851e:	f009 0a1f 	and.w	sl, r9, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    8522:	ea5f 1359 	movs.w	r3, r9, lsr #5
    8526:	d023      	beq.n	8570 <pinctrl_configure_pins+0x560>
    8528:	bb2b      	cbnz	r3, 8576 <pinctrl_configure_pins+0x566>
            NRFX_ASSERT(0);
    852a:	f8df 91dc 	ldr.w	r9, [pc, #476]	; 8708 <pinctrl_configure_pins+0x6f8>
    852e:	f240 232e 	movw	r3, #558	; 0x22e
    8532:	464a      	mov	r2, r9
    8534:	4975      	ldr	r1, [pc, #468]	; (870c <pinctrl_configure_pins+0x6fc>)
    8536:	4876      	ldr	r0, [pc, #472]	; (8710 <pinctrl_configure_pins+0x700>)
    8538:	f006 fd0d 	bl	ef56 <assert_print>
    853c:	f240 212e 	movw	r1, #558	; 0x22e
    8540:	4648      	mov	r0, r9
    8542:	f006 fd01 	bl	ef48 <assert_post_action>
        case 0: return NRF_P0;
    8546:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    854a:	e015      	b.n	8578 <pinctrl_configure_pins+0x568>
            mask = P0_FEATURE_PINS_PRESENT;
    854c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    8550:	e7df      	b.n	8512 <pinctrl_configure_pins+0x502>
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    8552:	f8df a1b4 	ldr.w	sl, [pc, #436]	; 8708 <pinctrl_configure_pins+0x6f8>
    8556:	f240 2329 	movw	r3, #553	; 0x229
    855a:	4652      	mov	r2, sl
    855c:	496d      	ldr	r1, [pc, #436]	; (8714 <pinctrl_configure_pins+0x704>)
    855e:	486c      	ldr	r0, [pc, #432]	; (8710 <pinctrl_configure_pins+0x700>)
    8560:	f006 fcf9 	bl	ef56 <assert_print>
    8564:	f240 2129 	movw	r1, #553	; 0x229
    8568:	4650      	mov	r0, sl
    856a:	f006 fced 	bl	ef48 <assert_post_action>
    856e:	e7d6      	b.n	851e <pinctrl_configure_pins+0x50e>
        case 0: return NRF_P0;
    8570:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    8574:	e000      	b.n	8578 <pinctrl_configure_pins+0x568>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    8576:	4a68      	ldr	r2, [pc, #416]	; (8718 <pinctrl_configure_pins+0x708>)
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    8578:	2301      	movs	r3, #1
    857a:	fa03 f30a 	lsl.w	r3, r3, sl
    p_reg->OUTCLR = clr_mask;
    857e:	f8c2 350c 	str.w	r3, [r2, #1292]	; 0x50c
					   NRF_GET_INVERT(pins[i]));
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
    8582:	2201      	movs	r2, #1
    8584:	4611      	mov	r1, r2
    8586:	f855 0008 	ldr.w	r0, [r5, r8]
    858a:	f7ff fce1 	bl	7f50 <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_DISCONNECT);
			break;
    858e:	e593      	b.n	80b8 <pinctrl_configure_pins+0xa8>
    switch (port)
    8590:	ea5f 1359 	movs.w	r3, r9, lsr #5
    8594:	d01f      	beq.n	85d6 <pinctrl_configure_pins+0x5c6>
    8596:	b30b      	cbz	r3, 85dc <pinctrl_configure_pins+0x5cc>
            mask = P1_FEATURE_PINS_PRESENT;
    8598:	f64f 73ff 	movw	r3, #65535	; 0xffff
    pin_number &= 0x1F;
    859c:	f009 021f 	and.w	r2, r9, #31
    return (mask & (1UL << pin_number)) ? true : false;
    85a0:	40d3      	lsrs	r3, r2
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    85a2:	f013 0f01 	tst.w	r3, #1
    85a6:	d01b      	beq.n	85e0 <pinctrl_configure_pins+0x5d0>
    *p_pin = pin_number & 0x1F;
    85a8:	f009 0a1f 	and.w	sl, r9, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    85ac:	ea5f 1359 	movs.w	r3, r9, lsr #5
    85b0:	d025      	beq.n	85fe <pinctrl_configure_pins+0x5ee>
    85b2:	bb3b      	cbnz	r3, 8604 <pinctrl_configure_pins+0x5f4>
            NRFX_ASSERT(0);
    85b4:	f8df 9150 	ldr.w	r9, [pc, #336]	; 8708 <pinctrl_configure_pins+0x6f8>
    85b8:	f240 232e 	movw	r3, #558	; 0x22e
    85bc:	464a      	mov	r2, r9
    85be:	4953      	ldr	r1, [pc, #332]	; (870c <pinctrl_configure_pins+0x6fc>)
    85c0:	4853      	ldr	r0, [pc, #332]	; (8710 <pinctrl_configure_pins+0x700>)
    85c2:	f006 fcc8 	bl	ef56 <assert_print>
    85c6:	f240 212e 	movw	r1, #558	; 0x22e
    85ca:	4648      	mov	r0, r9
    85cc:	f006 fcbc 	bl	ef48 <assert_post_action>
        case 0: return NRF_P0;
    85d0:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    85d4:	e017      	b.n	8606 <pinctrl_configure_pins+0x5f6>
            mask = P0_FEATURE_PINS_PRESENT;
    85d6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    85da:	e7df      	b.n	859c <pinctrl_configure_pins+0x58c>
    switch (port)
    85dc:	2300      	movs	r3, #0
    85de:	e7dd      	b.n	859c <pinctrl_configure_pins+0x58c>
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    85e0:	f8df a124 	ldr.w	sl, [pc, #292]	; 8708 <pinctrl_configure_pins+0x6f8>
    85e4:	f240 2329 	movw	r3, #553	; 0x229
    85e8:	4652      	mov	r2, sl
    85ea:	494a      	ldr	r1, [pc, #296]	; (8714 <pinctrl_configure_pins+0x704>)
    85ec:	4848      	ldr	r0, [pc, #288]	; (8710 <pinctrl_configure_pins+0x700>)
    85ee:	f006 fcb2 	bl	ef56 <assert_print>
    85f2:	f240 2129 	movw	r1, #553	; 0x229
    85f6:	4650      	mov	r0, sl
    85f8:	f006 fca6 	bl	ef48 <assert_post_action>
    85fc:	e7d4      	b.n	85a8 <pinctrl_configure_pins+0x598>
        case 0: return NRF_P0;
    85fe:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    8602:	e000      	b.n	8606 <pinctrl_configure_pins+0x5f6>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    8604:	4a44      	ldr	r2, [pc, #272]	; (8718 <pinctrl_configure_pins+0x708>)
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    8606:	2301      	movs	r3, #1
    8608:	fa03 f30a 	lsl.w	r3, r3, sl
    p_reg->OUTSET = set_mask;
    860c:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
    8610:	e7b7      	b.n	8582 <pinctrl_configure_pins+0x572>
		case NRF_FUN_PWM_OUT2:
			NRF_PSEL_PWM(reg, OUT[2]) = NRF_GET_PIN(pins[i]);
    8612:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    8616:	f8c7 3568 	str.w	r3, [r7, #1384]	; 0x568
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]),
    861a:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    861e:	f003 093f 	and.w	r9, r3, #63	; 0x3f
    8622:	f3c3 3240 	ubfx	r2, r3, #13, #1
    if (value == 0)
    8626:	f413 5f00 	tst.w	r3, #8192	; 0x2000
    862a:	d144      	bne.n	86b6 <pinctrl_configure_pins+0x6a6>
    switch (port)
    862c:	ea5f 1359 	movs.w	r3, r9, lsr #5
    8630:	d01f      	beq.n	8672 <pinctrl_configure_pins+0x662>
    8632:	b10b      	cbz	r3, 8638 <pinctrl_configure_pins+0x628>
            mask = P1_FEATURE_PINS_PRESENT;
    8634:	f64f 72ff 	movw	r2, #65535	; 0xffff
    pin_number &= 0x1F;
    8638:	f009 031f 	and.w	r3, r9, #31
    return (mask & (1UL << pin_number)) ? true : false;
    863c:	40da      	lsrs	r2, r3
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    863e:	f012 0f01 	tst.w	r2, #1
    8642:	d019      	beq.n	8678 <pinctrl_configure_pins+0x668>
    *p_pin = pin_number & 0x1F;
    8644:	f009 0a1f 	and.w	sl, r9, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    8648:	ea5f 1359 	movs.w	r3, r9, lsr #5
    864c:	d023      	beq.n	8696 <pinctrl_configure_pins+0x686>
    864e:	bb2b      	cbnz	r3, 869c <pinctrl_configure_pins+0x68c>
            NRFX_ASSERT(0);
    8650:	f8df 90b4 	ldr.w	r9, [pc, #180]	; 8708 <pinctrl_configure_pins+0x6f8>
    8654:	f240 232e 	movw	r3, #558	; 0x22e
    8658:	464a      	mov	r2, r9
    865a:	492c      	ldr	r1, [pc, #176]	; (870c <pinctrl_configure_pins+0x6fc>)
    865c:	482c      	ldr	r0, [pc, #176]	; (8710 <pinctrl_configure_pins+0x700>)
    865e:	f006 fc7a 	bl	ef56 <assert_print>
    8662:	f240 212e 	movw	r1, #558	; 0x22e
    8666:	4648      	mov	r0, r9
    8668:	f006 fc6e 	bl	ef48 <assert_post_action>
        case 0: return NRF_P0;
    866c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    8670:	e015      	b.n	869e <pinctrl_configure_pins+0x68e>
            mask = P0_FEATURE_PINS_PRESENT;
    8672:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    8676:	e7df      	b.n	8638 <pinctrl_configure_pins+0x628>
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    8678:	f8df a08c 	ldr.w	sl, [pc, #140]	; 8708 <pinctrl_configure_pins+0x6f8>
    867c:	f240 2329 	movw	r3, #553	; 0x229
    8680:	4652      	mov	r2, sl
    8682:	4924      	ldr	r1, [pc, #144]	; (8714 <pinctrl_configure_pins+0x704>)
    8684:	4822      	ldr	r0, [pc, #136]	; (8710 <pinctrl_configure_pins+0x700>)
    8686:	f006 fc66 	bl	ef56 <assert_print>
    868a:	f240 2129 	movw	r1, #553	; 0x229
    868e:	4650      	mov	r0, sl
    8690:	f006 fc5a 	bl	ef48 <assert_post_action>
    8694:	e7d6      	b.n	8644 <pinctrl_configure_pins+0x634>
        case 0: return NRF_P0;
    8696:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    869a:	e000      	b.n	869e <pinctrl_configure_pins+0x68e>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    869c:	4a1e      	ldr	r2, [pc, #120]	; (8718 <pinctrl_configure_pins+0x708>)
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    869e:	2301      	movs	r3, #1
    86a0:	fa03 f30a 	lsl.w	r3, r3, sl
    p_reg->OUTCLR = clr_mask;
    86a4:	f8c2 350c 	str.w	r3, [r2, #1292]	; 0x50c
					   NRF_GET_INVERT(pins[i]));
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
    86a8:	2201      	movs	r2, #1
    86aa:	4611      	mov	r1, r2
    86ac:	f855 0008 	ldr.w	r0, [r5, r8]
    86b0:	f7ff fc4e 	bl	7f50 <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_DISCONNECT);
			break;
    86b4:	e500      	b.n	80b8 <pinctrl_configure_pins+0xa8>
    switch (port)
    86b6:	ea5f 1359 	movs.w	r3, r9, lsr #5
    86ba:	d01f      	beq.n	86fc <pinctrl_configure_pins+0x6ec>
    86bc:	b30b      	cbz	r3, 8702 <pinctrl_configure_pins+0x6f2>
            mask = P1_FEATURE_PINS_PRESENT;
    86be:	f64f 73ff 	movw	r3, #65535	; 0xffff
    pin_number &= 0x1F;
    86c2:	f009 021f 	and.w	r2, r9, #31
    return (mask & (1UL << pin_number)) ? true : false;
    86c6:	40d3      	lsrs	r3, r2
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    86c8:	f013 0f01 	tst.w	r3, #1
    86cc:	d026      	beq.n	871c <pinctrl_configure_pins+0x70c>
    *p_pin = pin_number & 0x1F;
    86ce:	f009 0a1f 	and.w	sl, r9, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    86d2:	ea5f 1359 	movs.w	r3, r9, lsr #5
    86d6:	d030      	beq.n	873a <pinctrl_configure_pins+0x72a>
    86d8:	bb93      	cbnz	r3, 8740 <pinctrl_configure_pins+0x730>
            NRFX_ASSERT(0);
    86da:	f8df 902c 	ldr.w	r9, [pc, #44]	; 8708 <pinctrl_configure_pins+0x6f8>
    86de:	f240 232e 	movw	r3, #558	; 0x22e
    86e2:	464a      	mov	r2, r9
    86e4:	4909      	ldr	r1, [pc, #36]	; (870c <pinctrl_configure_pins+0x6fc>)
    86e6:	480a      	ldr	r0, [pc, #40]	; (8710 <pinctrl_configure_pins+0x700>)
    86e8:	f006 fc35 	bl	ef56 <assert_print>
    86ec:	f240 212e 	movw	r1, #558	; 0x22e
    86f0:	4648      	mov	r0, r9
    86f2:	f006 fc29 	bl	ef48 <assert_post_action>
        case 0: return NRF_P0;
    86f6:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    86fa:	e022      	b.n	8742 <pinctrl_configure_pins+0x732>
            mask = P0_FEATURE_PINS_PRESENT;
    86fc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    8700:	e7df      	b.n	86c2 <pinctrl_configure_pins+0x6b2>
    switch (port)
    8702:	2300      	movs	r3, #0
    8704:	e7dd      	b.n	86c2 <pinctrl_configure_pins+0x6b2>
    8706:	bf00      	nop
    8708:	000125dc 	.word	0x000125dc
    870c:	000119e0 	.word	0x000119e0
    8710:	00011324 	.word	0x00011324
    8714:	00012610 	.word	0x00012610
    8718:	50000300 	.word	0x50000300
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    871c:	f8df a1ec 	ldr.w	sl, [pc, #492]	; 890c <pinctrl_configure_pins+0x8fc>
    8720:	f240 2329 	movw	r3, #553	; 0x229
    8724:	4652      	mov	r2, sl
    8726:	497a      	ldr	r1, [pc, #488]	; (8910 <pinctrl_configure_pins+0x900>)
    8728:	487a      	ldr	r0, [pc, #488]	; (8914 <pinctrl_configure_pins+0x904>)
    872a:	f006 fc14 	bl	ef56 <assert_print>
    872e:	f240 2129 	movw	r1, #553	; 0x229
    8732:	4650      	mov	r0, sl
    8734:	f006 fc08 	bl	ef48 <assert_post_action>
    8738:	e7c9      	b.n	86ce <pinctrl_configure_pins+0x6be>
        case 0: return NRF_P0;
    873a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    873e:	e000      	b.n	8742 <pinctrl_configure_pins+0x732>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    8740:	4a75      	ldr	r2, [pc, #468]	; (8918 <pinctrl_configure_pins+0x908>)
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    8742:	2301      	movs	r3, #1
    8744:	fa03 f30a 	lsl.w	r3, r3, sl
    p_reg->OUTSET = set_mask;
    8748:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
    874c:	e7ac      	b.n	86a8 <pinctrl_configure_pins+0x698>
		case NRF_FUN_PWM_OUT3:
			NRF_PSEL_PWM(reg, OUT[3]) = NRF_GET_PIN(pins[i]);
    874e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    8752:	f8c7 356c 	str.w	r3, [r7, #1388]	; 0x56c
			nrf_gpio_pin_write(NRF_GET_PIN(pins[i]),
    8756:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    875a:	f003 093f 	and.w	r9, r3, #63	; 0x3f
    875e:	f3c3 3240 	ubfx	r2, r3, #13, #1
    if (value == 0)
    8762:	f413 5f00 	tst.w	r3, #8192	; 0x2000
    8766:	d144      	bne.n	87f2 <pinctrl_configure_pins+0x7e2>
    switch (port)
    8768:	ea5f 1359 	movs.w	r3, r9, lsr #5
    876c:	d01f      	beq.n	87ae <pinctrl_configure_pins+0x79e>
    876e:	b10b      	cbz	r3, 8774 <pinctrl_configure_pins+0x764>
            mask = P1_FEATURE_PINS_PRESENT;
    8770:	f64f 72ff 	movw	r2, #65535	; 0xffff
    pin_number &= 0x1F;
    8774:	f009 031f 	and.w	r3, r9, #31
    return (mask & (1UL << pin_number)) ? true : false;
    8778:	40da      	lsrs	r2, r3
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    877a:	f012 0f01 	tst.w	r2, #1
    877e:	d019      	beq.n	87b4 <pinctrl_configure_pins+0x7a4>
    *p_pin = pin_number & 0x1F;
    8780:	f009 0a1f 	and.w	sl, r9, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    8784:	ea5f 1359 	movs.w	r3, r9, lsr #5
    8788:	d023      	beq.n	87d2 <pinctrl_configure_pins+0x7c2>
    878a:	bb2b      	cbnz	r3, 87d8 <pinctrl_configure_pins+0x7c8>
            NRFX_ASSERT(0);
    878c:	f8df 917c 	ldr.w	r9, [pc, #380]	; 890c <pinctrl_configure_pins+0x8fc>
    8790:	f240 232e 	movw	r3, #558	; 0x22e
    8794:	464a      	mov	r2, r9
    8796:	4961      	ldr	r1, [pc, #388]	; (891c <pinctrl_configure_pins+0x90c>)
    8798:	485e      	ldr	r0, [pc, #376]	; (8914 <pinctrl_configure_pins+0x904>)
    879a:	f006 fbdc 	bl	ef56 <assert_print>
    879e:	f240 212e 	movw	r1, #558	; 0x22e
    87a2:	4648      	mov	r0, r9
    87a4:	f006 fbd0 	bl	ef48 <assert_post_action>
        case 0: return NRF_P0;
    87a8:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    87ac:	e015      	b.n	87da <pinctrl_configure_pins+0x7ca>
            mask = P0_FEATURE_PINS_PRESENT;
    87ae:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    87b2:	e7df      	b.n	8774 <pinctrl_configure_pins+0x764>
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    87b4:	f8df a154 	ldr.w	sl, [pc, #340]	; 890c <pinctrl_configure_pins+0x8fc>
    87b8:	f240 2329 	movw	r3, #553	; 0x229
    87bc:	4652      	mov	r2, sl
    87be:	4954      	ldr	r1, [pc, #336]	; (8910 <pinctrl_configure_pins+0x900>)
    87c0:	4854      	ldr	r0, [pc, #336]	; (8914 <pinctrl_configure_pins+0x904>)
    87c2:	f006 fbc8 	bl	ef56 <assert_print>
    87c6:	f240 2129 	movw	r1, #553	; 0x229
    87ca:	4650      	mov	r0, sl
    87cc:	f006 fbbc 	bl	ef48 <assert_post_action>
    87d0:	e7d6      	b.n	8780 <pinctrl_configure_pins+0x770>
        case 0: return NRF_P0;
    87d2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    87d6:	e000      	b.n	87da <pinctrl_configure_pins+0x7ca>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    87d8:	4a4f      	ldr	r2, [pc, #316]	; (8918 <pinctrl_configure_pins+0x908>)
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    87da:	2301      	movs	r3, #1
    87dc:	fa03 f30a 	lsl.w	r3, r3, sl
    p_reg->OUTCLR = clr_mask;
    87e0:	f8c2 350c 	str.w	r3, [r2, #1292]	; 0x50c
					   NRF_GET_INVERT(pins[i]));
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_OUTPUT,
    87e4:	2201      	movs	r2, #1
    87e6:	4611      	mov	r1, r2
    87e8:	f855 0008 	ldr.w	r0, [r5, r8]
    87ec:	f7ff fbb0 	bl	7f50 <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_DISCONNECT);
			break;
    87f0:	e462      	b.n	80b8 <pinctrl_configure_pins+0xa8>
    switch (port)
    87f2:	ea5f 1359 	movs.w	r3, r9, lsr #5
    87f6:	d01f      	beq.n	8838 <pinctrl_configure_pins+0x828>
    87f8:	b30b      	cbz	r3, 883e <pinctrl_configure_pins+0x82e>
            mask = P1_FEATURE_PINS_PRESENT;
    87fa:	f64f 73ff 	movw	r3, #65535	; 0xffff
    pin_number &= 0x1F;
    87fe:	f009 021f 	and.w	r2, r9, #31
    return (mask & (1UL << pin_number)) ? true : false;
    8802:	40d3      	lsrs	r3, r2
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    8804:	f013 0f01 	tst.w	r3, #1
    8808:	d01b      	beq.n	8842 <pinctrl_configure_pins+0x832>
    *p_pin = pin_number & 0x1F;
    880a:	f009 0a1f 	and.w	sl, r9, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    880e:	ea5f 1359 	movs.w	r3, r9, lsr #5
    8812:	d025      	beq.n	8860 <pinctrl_configure_pins+0x850>
    8814:	bb3b      	cbnz	r3, 8866 <pinctrl_configure_pins+0x856>
            NRFX_ASSERT(0);
    8816:	f8df 90f4 	ldr.w	r9, [pc, #244]	; 890c <pinctrl_configure_pins+0x8fc>
    881a:	f240 232e 	movw	r3, #558	; 0x22e
    881e:	464a      	mov	r2, r9
    8820:	493e      	ldr	r1, [pc, #248]	; (891c <pinctrl_configure_pins+0x90c>)
    8822:	483c      	ldr	r0, [pc, #240]	; (8914 <pinctrl_configure_pins+0x904>)
    8824:	f006 fb97 	bl	ef56 <assert_print>
    8828:	f240 212e 	movw	r1, #558	; 0x22e
    882c:	4648      	mov	r0, r9
    882e:	f006 fb8b 	bl	ef48 <assert_post_action>
        case 0: return NRF_P0;
    8832:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    8836:	e017      	b.n	8868 <pinctrl_configure_pins+0x858>
            mask = P0_FEATURE_PINS_PRESENT;
    8838:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    883c:	e7df      	b.n	87fe <pinctrl_configure_pins+0x7ee>
    switch (port)
    883e:	2300      	movs	r3, #0
    8840:	e7dd      	b.n	87fe <pinctrl_configure_pins+0x7ee>
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    8842:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 890c <pinctrl_configure_pins+0x8fc>
    8846:	f240 2329 	movw	r3, #553	; 0x229
    884a:	4652      	mov	r2, sl
    884c:	4930      	ldr	r1, [pc, #192]	; (8910 <pinctrl_configure_pins+0x900>)
    884e:	4831      	ldr	r0, [pc, #196]	; (8914 <pinctrl_configure_pins+0x904>)
    8850:	f006 fb81 	bl	ef56 <assert_print>
    8854:	f240 2129 	movw	r1, #553	; 0x229
    8858:	4650      	mov	r0, sl
    885a:	f006 fb75 	bl	ef48 <assert_post_action>
    885e:	e7d4      	b.n	880a <pinctrl_configure_pins+0x7fa>
        case 0: return NRF_P0;
    8860:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    8864:	e000      	b.n	8868 <pinctrl_configure_pins+0x858>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    8866:	4a2c      	ldr	r2, [pc, #176]	; (8918 <pinctrl_configure_pins+0x908>)
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    8868:	2301      	movs	r3, #1
    886a:	fa03 f30a 	lsl.w	r3, r3, sl
    p_reg->OUTSET = set_mask;
    886e:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
    8872:	e7b7      	b.n	87e4 <pinctrl_configure_pins+0x7d4>
					  NRF_GPIO_PIN_INPUT_CONNECT);
			break;
#endif /* defined(NRF_PSEL_QDEC) */
#if defined(NRF_PSEL_QSPI)
		case NRF_FUN_QSPI_SCK:
			NRF_PSEL_QSPI(reg, SCK) = NRF_GET_PIN(pins[i]);
    8874:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    8878:	f8c7 3524 	str.w	r3, [r7, #1316]	; 0x524
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    887c:	2201      	movs	r2, #1
    887e:	2100      	movs	r1, #0
    8880:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
    8884:	f7ff fb64 	bl	7f50 <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_DISCONNECT);
			break;
    8888:	e416      	b.n	80b8 <pinctrl_configure_pins+0xa8>
		case NRF_FUN_QSPI_CSN:
			NRF_PSEL_QSPI(reg, CSN) = NRF_GET_PIN(pins[i]);
    888a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    888e:	f8c7 3528 	str.w	r3, [r7, #1320]	; 0x528
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    8892:	2201      	movs	r2, #1
    8894:	2100      	movs	r1, #0
    8896:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
    889a:	f7ff fb59 	bl	7f50 <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_DISCONNECT);
			break;
    889e:	e40b      	b.n	80b8 <pinctrl_configure_pins+0xa8>
		case NRF_FUN_QSPI_IO0:
			NRF_PSEL_QSPI(reg, IO0) = NRF_GET_PIN(pins[i]);
    88a0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    88a4:	f8c7 3530 	str.w	r3, [r7, #1328]	; 0x530
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    88a8:	2201      	movs	r2, #1
    88aa:	2100      	movs	r1, #0
    88ac:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
    88b0:	f7ff fb4e 	bl	7f50 <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_DISCONNECT);
			break;
    88b4:	e400      	b.n	80b8 <pinctrl_configure_pins+0xa8>
		case NRF_FUN_QSPI_IO1:
			NRF_PSEL_QSPI(reg, IO1) = NRF_GET_PIN(pins[i]);
    88b6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    88ba:	f8c7 3534 	str.w	r3, [r7, #1332]	; 0x534
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    88be:	2201      	movs	r2, #1
    88c0:	2100      	movs	r1, #0
    88c2:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
    88c6:	f7ff fb43 	bl	7f50 <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_DISCONNECT);
			break;
    88ca:	f7ff bbf5 	b.w	80b8 <pinctrl_configure_pins+0xa8>
		case NRF_FUN_QSPI_IO2:
			NRF_PSEL_QSPI(reg, IO2) = NRF_GET_PIN(pins[i]);
    88ce:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    88d2:	f8c7 3538 	str.w	r3, [r7, #1336]	; 0x538
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    88d6:	2201      	movs	r2, #1
    88d8:	2100      	movs	r1, #0
    88da:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
    88de:	f7ff fb37 	bl	7f50 <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_DISCONNECT);
			break;
    88e2:	f7ff bbe9 	b.w	80b8 <pinctrl_configure_pins+0xa8>
		case NRF_FUN_QSPI_IO3:
			NRF_PSEL_QSPI(reg, IO3) = NRF_GET_PIN(pins[i]);
    88e6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    88ea:	f8c7 353c 	str.w	r3, [r7, #1340]	; 0x53c
			nrf_pin_configure(pins[i], NRF_GPIO_PIN_DIR_INPUT,
    88ee:	2201      	movs	r2, #1
    88f0:	2100      	movs	r1, #0
    88f2:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
    88f6:	f7ff fb2b 	bl	7f50 <nrf_pin_configure>
					  NRF_GPIO_PIN_INPUT_DISCONNECT);
			break;
    88fa:	f7ff bbdd 	b.w	80b8 <pinctrl_configure_pins+0xa8>
		default:
			return -ENOTSUP;
		}
	}

	return 0;
    88fe:	2000      	movs	r0, #0
    8900:	e001      	b.n	8906 <pinctrl_configure_pins+0x8f6>
		switch (NRF_GET_FUN(pins[i])) {
    8902:	f06f 0085 	mvn.w	r0, #133	; 0x85
}
    8906:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    890a:	bf00      	nop
    890c:	000125dc 	.word	0x000125dc
    8910:	00012610 	.word	0x00012610
    8914:	00011324 	.word	0x00011324
    8918:	50000300 	.word	0x50000300
    891c:	000119e0 	.word	0x000119e0

00008920 <k_sys_fatal_error_handler>:

extern void sys_arch_reboot(int type);

void k_sys_fatal_error_handler(unsigned int reason,
			       const z_arch_esf_t *esf)
{
    8920:	b510      	push	{r4, lr}
    8922:	b084      	sub	sp, #16
		(void) arch_syscall_invoke0(K_SYSCALL_LOG_PANIC);
		return;
	}
#endif
	compiler_barrier();
	z_impl_log_panic();
    8924:	f7fc fa72 	bl	4e0c <z_impl_log_panic>
	defined(CONFIG_SPM_SERVICE_NS_HANDLER_FROM_SPM_FAULT)
	z_spm_ns_fatal_error_handler();
#endif

	if (IS_ENABLED(CONFIG_RESET_ON_FATAL_ERROR)) {
		LOG_ERR("Resetting system");
    8928:	4b06      	ldr	r3, [pc, #24]	; (8944 <k_sys_fatal_error_handler+0x24>)
    892a:	9302      	str	r3, [sp, #8]
    892c:	2400      	movs	r4, #0
    892e:	9401      	str	r4, [sp, #4]
    8930:	9400      	str	r4, [sp, #0]
    8932:	4623      	mov	r3, r4
    8934:	2201      	movs	r2, #1
    8936:	4904      	ldr	r1, [pc, #16]	; (8948 <k_sys_fatal_error_handler+0x28>)
    8938:	4620      	mov	r0, r4
    893a:	f007 fb73 	bl	10024 <z_log_msg2_runtime_create>
		sys_arch_reboot(0);
    893e:	4620      	mov	r0, r4
    8940:	f7fe f986 	bl	6c50 <sys_arch_reboot>
		for (;;) {
			/* Spin endlessly */
		}
	}

	CODE_UNREACHABLE;
    8944:	000127ac 	.word	0x000127ac
    8948:	00010d18 	.word	0x00010d18

0000894c <nvmc_wait>:

/* -- NVMC utility functions -- */
/* Waits until NVMC is done with the current pending action */
void nvmc_wait(void)
{
    while (NRF_NVMC->READY == NVMC_READY_READY_Busy){}
    894c:	4b02      	ldr	r3, [pc, #8]	; (8958 <nvmc_wait+0xc>)
    894e:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
    8952:	2b00      	cmp	r3, #0
    8954:	d0fa      	beq.n	894c <nvmc_wait>
}
    8956:	4770      	bx	lr
    8958:	4001e000 	.word	0x4001e000

0000895c <nvmc_config>:

/*  Configure the NVMC to "mode".
    Mode must be an enumerator of field NVMC_CONFIG_WEN */
void nvmc_config(uint32_t mode)
{
    895c:	b508      	push	{r3, lr}
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    895e:	4b03      	ldr	r3, [pc, #12]	; (896c <nvmc_config+0x10>)
    8960:	f8c3 0504 	str.w	r0, [r3, #1284]	; 0x504
    nvmc_wait();
    8964:	f7ff fff2 	bl	894c <nvmc_wait>
}
    8968:	bd08      	pop	{r3, pc}
    896a:	bf00      	nop
    896c:	4001e000 	.word	0x4001e000

00008970 <SystemCoreClockUpdate>:

void SystemCoreClockUpdate(void)
{
    SystemCoreClock = __SYSTEM_CLOCK_64M;
    8970:	4b01      	ldr	r3, [pc, #4]	; (8978 <SystemCoreClockUpdate+0x8>)
    8972:	4a02      	ldr	r2, [pc, #8]	; (897c <SystemCoreClockUpdate+0xc>)
    8974:	601a      	str	r2, [r3, #0]
}
    8976:	4770      	bx	lr
    8978:	20004078 	.word	0x20004078
    897c:	03d09000 	.word	0x03d09000

00008980 <SystemInit>:

void SystemInit(void)
{
    8980:	b538      	push	{r3, r4, r5, lr}
    #endif

    #if NRF52_ERRATA_36_ENABLE_WORKAROUND
        /* Workaround for Errata 36 "CLOCK: Some registers are not reset when expected" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_36()){
    8982:	f007 fb6c 	bl	1005e <nrf52_errata_36>
    8986:	b140      	cbz	r0, 899a <SystemInit+0x1a>
            NRF_CLOCK->EVENTS_DONE = 0;
    8988:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    898c:	2200      	movs	r2, #0
    898e:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
            NRF_CLOCK->EVENTS_CTTO = 0;
    8992:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
            NRF_CLOCK->CTIV = 0;
    8996:	f8c3 2538 	str.w	r2, [r3, #1336]	; 0x538
    #endif

    #if NRF52_ERRATA_66_ENABLE_WORKAROUND
        /* Workaround for Errata 66 "TEMP: Linearity specification not met with default settings" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_66()){
    899a:	f007 fb6a 	bl	10072 <nrf52_errata_66>
    899e:	2800      	cmp	r0, #0
    89a0:	d046      	beq.n	8a30 <SystemInit+0xb0>
            NRF_TEMP->A0 = NRF_FICR->TEMP.A0;
    89a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    89a6:	f8d2 1404 	ldr.w	r1, [r2, #1028]	; 0x404
    89aa:	4b59      	ldr	r3, [pc, #356]	; (8b10 <SystemInit+0x190>)
    89ac:	f8c3 1520 	str.w	r1, [r3, #1312]	; 0x520
            NRF_TEMP->A1 = NRF_FICR->TEMP.A1;
    89b0:	f8d2 1408 	ldr.w	r1, [r2, #1032]	; 0x408
    89b4:	f8c3 1524 	str.w	r1, [r3, #1316]	; 0x524
            NRF_TEMP->A2 = NRF_FICR->TEMP.A2;
    89b8:	f8d2 140c 	ldr.w	r1, [r2, #1036]	; 0x40c
    89bc:	f8c3 1528 	str.w	r1, [r3, #1320]	; 0x528
            NRF_TEMP->A3 = NRF_FICR->TEMP.A3;
    89c0:	f8d2 1410 	ldr.w	r1, [r2, #1040]	; 0x410
    89c4:	f8c3 152c 	str.w	r1, [r3, #1324]	; 0x52c
            NRF_TEMP->A4 = NRF_FICR->TEMP.A4;
    89c8:	f8d2 1414 	ldr.w	r1, [r2, #1044]	; 0x414
    89cc:	f8c3 1530 	str.w	r1, [r3, #1328]	; 0x530
            NRF_TEMP->A5 = NRF_FICR->TEMP.A5;
    89d0:	f8d2 1418 	ldr.w	r1, [r2, #1048]	; 0x418
    89d4:	f8c3 1534 	str.w	r1, [r3, #1332]	; 0x534
            NRF_TEMP->B0 = NRF_FICR->TEMP.B0;
    89d8:	f8d2 141c 	ldr.w	r1, [r2, #1052]	; 0x41c
    89dc:	f8c3 1540 	str.w	r1, [r3, #1344]	; 0x540
            NRF_TEMP->B1 = NRF_FICR->TEMP.B1;
    89e0:	f8d2 1420 	ldr.w	r1, [r2, #1056]	; 0x420
    89e4:	f8c3 1544 	str.w	r1, [r3, #1348]	; 0x544
            NRF_TEMP->B2 = NRF_FICR->TEMP.B2;
    89e8:	f8d2 1424 	ldr.w	r1, [r2, #1060]	; 0x424
    89ec:	f8c3 1548 	str.w	r1, [r3, #1352]	; 0x548
            NRF_TEMP->B3 = NRF_FICR->TEMP.B3;
    89f0:	f8d2 1428 	ldr.w	r1, [r2, #1064]	; 0x428
    89f4:	f8c3 154c 	str.w	r1, [r3, #1356]	; 0x54c
            NRF_TEMP->B4 = NRF_FICR->TEMP.B4;
    89f8:	f8d2 142c 	ldr.w	r1, [r2, #1068]	; 0x42c
    89fc:	f8c3 1550 	str.w	r1, [r3, #1360]	; 0x550
            NRF_TEMP->B5 = NRF_FICR->TEMP.B5;
    8a00:	f8d2 1430 	ldr.w	r1, [r2, #1072]	; 0x430
    8a04:	f8c3 1554 	str.w	r1, [r3, #1364]	; 0x554
            NRF_TEMP->T0 = NRF_FICR->TEMP.T0;
    8a08:	f8d2 1434 	ldr.w	r1, [r2, #1076]	; 0x434
    8a0c:	f8c3 1560 	str.w	r1, [r3, #1376]	; 0x560
            NRF_TEMP->T1 = NRF_FICR->TEMP.T1;
    8a10:	f8d2 1438 	ldr.w	r1, [r2, #1080]	; 0x438
    8a14:	f8c3 1564 	str.w	r1, [r3, #1380]	; 0x564
            NRF_TEMP->T2 = NRF_FICR->TEMP.T2;
    8a18:	f8d2 143c 	ldr.w	r1, [r2, #1084]	; 0x43c
    8a1c:	f8c3 1568 	str.w	r1, [r3, #1384]	; 0x568
            NRF_TEMP->T3 = NRF_FICR->TEMP.T3;
    8a20:	f8d2 1440 	ldr.w	r1, [r2, #1088]	; 0x440
    8a24:	f8c3 156c 	str.w	r1, [r3, #1388]	; 0x56c
            NRF_TEMP->T4 = NRF_FICR->TEMP.T4;
    8a28:	f8d2 2444 	ldr.w	r2, [r2, #1092]	; 0x444
    8a2c:	f8c3 2570 	str.w	r2, [r3, #1392]	; 0x570
    #endif

    #if NRF52_ERRATA_98_ENABLE_WORKAROUND
        /* Workaround for Errata 98 "NFCT: Not able to communicate with the peer" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_98()){
    8a30:	f007 fb29 	bl	10086 <nrf52_errata_98>
    8a34:	b118      	cbz	r0, 8a3e <SystemInit+0xbe>
            *(volatile uint32_t *)0x4000568Cul = 0x00038148ul;
    8a36:	4b37      	ldr	r3, [pc, #220]	; (8b14 <SystemInit+0x194>)
    8a38:	4a37      	ldr	r2, [pc, #220]	; (8b18 <SystemInit+0x198>)
    8a3a:	f8c3 268c 	str.w	r2, [r3, #1676]	; 0x68c
    #endif

    #if NRF52_ERRATA_103_ENABLE_WORKAROUND && defined(CCM_MAXPACKETSIZE_MAXPACKETSIZE_Pos)
        /* Workaround for Errata 103 "CCM: Wrong reset value of CCM MAXPACKETSIZE" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_103()){
    8a3e:	f007 fb35 	bl	100ac <nrf52_errata_103>
    8a42:	b118      	cbz	r0, 8a4c <SystemInit+0xcc>
            NRF_CCM->MAXPACKETSIZE = 0xFBul;
    8a44:	4b35      	ldr	r3, [pc, #212]	; (8b1c <SystemInit+0x19c>)
    8a46:	22fb      	movs	r2, #251	; 0xfb
    8a48:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    #endif

    #if NRF52_ERRATA_115_ENABLE_WORKAROUND
        /* Workaround for Errata 115 "RAM: RAM content cannot be trusted upon waking up from System ON Idle or System OFF mode" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_115()){
    8a4c:	f007 fb41 	bl	100d2 <nrf52_errata_115>
    8a50:	b170      	cbz	r0, 8a70 <SystemInit+0xf0>
            *(volatile uint32_t *)0x40000EE4 = (*(volatile uint32_t *)0x40000EE4 & 0xFFFFFFF0) | (*(uint32_t *)0x10000258 & 0x0000000F);
    8a52:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
    8a56:	f8d1 3ee4 	ldr.w	r3, [r1, #3812]	; 0xee4
    8a5a:	f023 030f 	bic.w	r3, r3, #15
    8a5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    8a62:	f8d2 2258 	ldr.w	r2, [r2, #600]	; 0x258
    8a66:	f002 020f 	and.w	r2, r2, #15
    8a6a:	4313      	orrs	r3, r2
    8a6c:	f8c1 3ee4 	str.w	r3, [r1, #3812]	; 0xee4
    #endif

    #if NRF52_ERRATA_120_ENABLE_WORKAROUND
        /* Workaround for Errata 120 "QSPI: Data read or written is corrupted" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_120()){
    8a70:	f007 fb42 	bl	100f8 <nrf52_errata_120>
    8a74:	b120      	cbz	r0, 8a80 <SystemInit+0x100>
            *(volatile uint32_t *)0x40029640ul = 0x200ul;
    8a76:	4b2a      	ldr	r3, [pc, #168]	; (8b20 <SystemInit+0x1a0>)
    8a78:	f44f 7200 	mov.w	r2, #512	; 0x200
    8a7c:	f8c3 2640 	str.w	r2, [r3, #1600]	; 0x640
    #endif

    #if NRF52_ERRATA_136_ENABLE_WORKAROUND
        /* Workaround for Errata 136 "System: Bits in RESETREAS are set when they should not be" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_136()){
    8a80:	f007 fb4d 	bl	1011e <nrf52_errata_136>
    8a84:	b160      	cbz	r0, 8aa0 <SystemInit+0x120>
            if (NRF_POWER->RESETREAS & POWER_RESETREAS_RESETPIN_Msk){
    8a86:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    8a8a:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
    8a8e:	f013 0f01 	tst.w	r3, #1
    8a92:	d005      	beq.n	8aa0 <SystemInit+0x120>
                NRF_POWER->RESETREAS =  ~POWER_RESETREAS_RESETPIN_Msk;
    8a94:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    8a98:	f06f 0201 	mvn.w	r2, #1
    8a9c:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
            {
                /* Prevent processor from unlocking APPROTECT soft branch after this point. */
                NRF_APPROTECT->FORCEPROTECT = APPROTECT_FORCEPROTECT_FORCEPROTECT_Force;
            }
        #else
            if (nrf52_configuration_249())
    8aa0:	f007 fb47 	bl	10132 <nrf52_configuration_249>
    8aa4:	b138      	cbz	r0, 8ab6 <SystemInit+0x136>
            {
                /* Load APPROTECT soft branch from UICR.
                   If UICR->APPROTECT is disabled, POWER->APPROTECT will be disabled. */
                NRF_APPROTECT->DISABLE = NRF_UICR->APPROTECT;
    8aa6:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    8aaa:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
    8aae:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    8ab2:	f8c3 2558 	str.w	r2, [r3, #1368]	; 0x558

    /* Configure GPIO pads as pPin Reset pin if Pin Reset capabilities desired. If CONFIG_GPIO_AS_PINRESET is not
      defined, pin reset will not be available. One GPIO (see Product Specification to see which one) will then be
      reserved for PinReset and not available as normal GPIO. */
    #if defined (CONFIG_GPIO_AS_PINRESET)
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    8ab6:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    8aba:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    8abe:	2b00      	cmp	r3, #0
    8ac0:	db08      	blt.n	8ad4 <SystemInit+0x154>
            ((NRF_UICR->PSELRESET[1] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos))){
    8ac2:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    8ac6:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    8aca:	2b00      	cmp	r3, #0
    8acc:	db02      	blt.n	8ad4 <SystemInit+0x154>
            nvmc_config(NVMC_CONFIG_WEN_Ren);
            NVIC_SystemReset();
        }
    #endif

    SystemCoreClockUpdate();
    8ace:	f7ff ff4f 	bl	8970 <SystemCoreClockUpdate>
}
    8ad2:	bd38      	pop	{r3, r4, r5, pc}
            nvmc_config(NVMC_CONFIG_WEN_Wen);
    8ad4:	2001      	movs	r0, #1
    8ad6:	f7ff ff41 	bl	895c <nvmc_config>
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    8ada:	f04f 2410 	mov.w	r4, #268439552	; 0x10001000
    8ade:	2512      	movs	r5, #18
    8ae0:	f8c4 5200 	str.w	r5, [r4, #512]	; 0x200
            nvmc_wait();
    8ae4:	f7ff ff32 	bl	894c <nvmc_wait>
            NRF_UICR->PSELRESET[1] = RESET_PIN;
    8ae8:	f8c4 5204 	str.w	r5, [r4, #516]	; 0x204
            nvmc_wait();
    8aec:	f7ff ff2e 	bl	894c <nvmc_wait>
            nvmc_config(NVMC_CONFIG_WEN_Ren);
    8af0:	2000      	movs	r0, #0
    8af2:	f7ff ff33 	bl	895c <nvmc_config>
  __ASM volatile ("dsb 0xF":::"memory");
    8af6:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    8afa:	490a      	ldr	r1, [pc, #40]	; (8b24 <SystemInit+0x1a4>)
    8afc:	68ca      	ldr	r2, [r1, #12]
    8afe:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    8b02:	4b09      	ldr	r3, [pc, #36]	; (8b28 <SystemInit+0x1a8>)
    8b04:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    8b06:	60cb      	str	r3, [r1, #12]
    8b08:	f3bf 8f4f 	dsb	sy
    __NOP();
    8b0c:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    8b0e:	e7fd      	b.n	8b0c <SystemInit+0x18c>
    8b10:	4000c000 	.word	0x4000c000
    8b14:	40005000 	.word	0x40005000
    8b18:	00038148 	.word	0x00038148
    8b1c:	4000f000 	.word	0x4000f000
    8b20:	40029000 	.word	0x40029000
    8b24:	e000ed00 	.word	0xe000ed00
    8b28:	05fa0004 	.word	0x05fa0004

00008b2c <nrfx_flag32_alloc>:
{
    return (mask & NRFX_BIT(bitpos)) ? false : true;
}

nrfx_err_t nrfx_flag32_alloc(nrfx_atomic_t * p_mask, uint8_t *p_flag)
{
    8b2c:	b510      	push	{r4, lr}
    int8_t idx;
    uint32_t new_mask, prev_mask;

    do {
        prev_mask = *p_mask;
    8b2e:	6804      	ldr	r4, [r0, #0]
        idx = 31 - NRF_CLZ(prev_mask);
    8b30:	fab4 f384 	clz	r3, r4
    8b34:	f1c3 031f 	rsb	r3, r3, #31
    8b38:	fa5f fc83 	uxtb.w	ip, r3
        if (idx < 0) {
    8b3c:	2b00      	cmp	r3, #0
    8b3e:	db16      	blt.n	8b6e <nrfx_flag32_alloc+0x42>
            return NRFX_ERROR_NO_MEM;
        }

        new_mask = prev_mask & ~NRFX_BIT(idx);
    8b40:	2201      	movs	r2, #1
    8b42:	fa02 f303 	lsl.w	r3, r2, r3
    8b46:	ea24 0303 	bic.w	r3, r4, r3
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    8b4a:	f3bf 8f5b 	dmb	ish
    8b4e:	e850 2f00 	ldrex	r2, [r0]
    8b52:	42a2      	cmp	r2, r4
    8b54:	d104      	bne.n	8b60 <nrfx_flag32_alloc+0x34>
    8b56:	e840 3e00 	strex	lr, r3, [r0]
    8b5a:	f1be 0f00 	cmp.w	lr, #0
    8b5e:	d1f6      	bne.n	8b4e <nrfx_flag32_alloc+0x22>
    8b60:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    8b64:	d1e3      	bne.n	8b2e <nrfx_flag32_alloc+0x2>

    *p_flag = idx;
    8b66:	f881 c000 	strb.w	ip, [r1]

    return NRFX_SUCCESS;
    8b6a:	4802      	ldr	r0, [pc, #8]	; (8b74 <nrfx_flag32_alloc+0x48>)
}
    8b6c:	bd10      	pop	{r4, pc}
            return NRFX_ERROR_NO_MEM;
    8b6e:	4802      	ldr	r0, [pc, #8]	; (8b78 <nrfx_flag32_alloc+0x4c>)
    8b70:	e7fc      	b.n	8b6c <nrfx_flag32_alloc+0x40>
    8b72:	bf00      	nop
    8b74:	0bad0000 	.word	0x0bad0000
    8b78:	0bad0002 	.word	0x0bad0002

00008b7c <nrfx_flag32_free>:

nrfx_err_t nrfx_flag32_free(nrfx_atomic_t * p_mask, uint8_t flag)
{
    uint32_t new_mask, prev_mask;

    if ((NRFX_BIT(flag) & *p_mask))
    8b7c:	6803      	ldr	r3, [r0, #0]
    8b7e:	40cb      	lsrs	r3, r1
    8b80:	f013 0f01 	tst.w	r3, #1
    8b84:	d115      	bne.n	8bb2 <nrfx_flag32_free+0x36>
{
    8b86:	b500      	push	{lr}
    {
        return NRFX_ERROR_INVALID_PARAM;
    }

    do {
        prev_mask = *p_mask;
    8b88:	6802      	ldr	r2, [r0, #0]
        new_mask = prev_mask | NRFX_BIT(flag);
    8b8a:	2301      	movs	r3, #1
    8b8c:	408b      	lsls	r3, r1
    8b8e:	4313      	orrs	r3, r2
    8b90:	f3bf 8f5b 	dmb	ish
    8b94:	e850 cf00 	ldrex	ip, [r0]
    8b98:	4594      	cmp	ip, r2
    8b9a:	d104      	bne.n	8ba6 <nrfx_flag32_free+0x2a>
    8b9c:	e840 3e00 	strex	lr, r3, [r0]
    8ba0:	f1be 0f00 	cmp.w	lr, #0
    8ba4:	d1f6      	bne.n	8b94 <nrfx_flag32_free+0x18>
    8ba6:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    8baa:	d1ed      	bne.n	8b88 <nrfx_flag32_free+0xc>

    return NRFX_SUCCESS;
    8bac:	4802      	ldr	r0, [pc, #8]	; (8bb8 <nrfx_flag32_free+0x3c>)
}
    8bae:	f85d fb04 	ldr.w	pc, [sp], #4
        return NRFX_ERROR_INVALID_PARAM;
    8bb2:	4802      	ldr	r0, [pc, #8]	; (8bbc <nrfx_flag32_free+0x40>)
}
    8bb4:	4770      	bx	lr
    8bb6:	bf00      	nop
    8bb8:	0bad0000 	.word	0x0bad0000
    8bbc:	0bad0004 	.word	0x0bad0004

00008bc0 <clock_stop>:
    CoreDebug->DEMCR = core_debug;
}
#endif // NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_132)

static void clock_stop(nrf_clock_domain_t domain)
{
    8bc0:	b5f0      	push	{r4, r5, r6, r7, lr}
    8bc2:	b083      	sub	sp, #12
    switch (domain)
    8bc4:	4605      	mov	r5, r0
    8bc6:	b168      	cbz	r0, 8be4 <clock_stop+0x24>
    8bc8:	2801      	cmp	r0, #1
    8bca:	d020      	beq.n	8c0e <clock_stop+0x4e>
            nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKAUDIOSTARTED);
            nrf_clock_task_trigger(NRF_CLOCK, NRF_CLOCK_TASK_HFCLKAUDIOSTOP);
            break;
#endif
        default:
            NRFX_ASSERT(0);
    8bcc:	4c3d      	ldr	r4, [pc, #244]	; (8cc4 <clock_stop+0x104>)
    8bce:	23d8      	movs	r3, #216	; 0xd8
    8bd0:	4622      	mov	r2, r4
    8bd2:	493d      	ldr	r1, [pc, #244]	; (8cc8 <clock_stop+0x108>)
    8bd4:	483d      	ldr	r0, [pc, #244]	; (8ccc <clock_stop+0x10c>)
    8bd6:	f006 f9be 	bl	ef56 <assert_print>
    8bda:	21d8      	movs	r1, #216	; 0xd8
    8bdc:	4620      	mov	r0, r4
    8bde:	f006 f9b3 	bl	ef48 <assert_post_action>
            return;
    8be2:	e068      	b.n	8cb6 <clock_stop+0xf6>
    p_reg->INTENCLR = mask;
    8be4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    8be8:	2202      	movs	r2, #2
    8bea:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    8bee:	2200      	movs	r2, #0
    8bf0:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    8bf4:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    8bf8:	2201      	movs	r2, #1
    8bfa:	60da      	str	r2, [r3, #12]
    }

    bool stopped;
    nrf_clock_hfclk_t clk_src = NRF_CLOCK_HFCLK_HIGH_ACCURACY;
    8bfc:	2301      	movs	r3, #1
    8bfe:	f88d 3007 	strb.w	r3, [sp, #7]
    nrf_clock_hfclk_t *p_clk_src = (domain == NRF_CLOCK_DOMAIN_HFCLK) ? &clk_src : NULL;
    8c02:	429d      	cmp	r5, r3
    8c04:	d00f      	beq.n	8c26 <clock_stop+0x66>
    8c06:	2600      	movs	r6, #0
    NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, p_clk_src) ||
    8c08:	f242 7410 	movw	r4, #10000	; 0x2710
    8c0c:	e029      	b.n	8c62 <clock_stop+0xa2>
    p_reg->INTENCLR = mask;
    8c0e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    8c12:	2201      	movs	r2, #1
    8c14:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    8c18:	2100      	movs	r1, #0
    8c1a:	f8c3 1100 	str.w	r1, [r3, #256]	; 0x100
    8c1e:	f8d3 1100 	ldr.w	r1, [r3, #256]	; 0x100
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    8c22:	605a      	str	r2, [r3, #4]
}
    8c24:	e7ea      	b.n	8bfc <clock_stop+0x3c>
    nrf_clock_hfclk_t *p_clk_src = (domain == NRF_CLOCK_DOMAIN_HFCLK) ? &clk_src : NULL;
    8c26:	f10d 0607 	add.w	r6, sp, #7
    8c2a:	e7ed      	b.n	8c08 <clock_stop+0x48>
            if (p_clk_src != NULL)
    8c2c:	b136      	cbz	r6, 8c3c <clock_stop+0x7c>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    8c2e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    8c32:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    8c36:	f003 0303 	and.w	r3, r3, #3
                (*(nrf_clock_lfclk_t *)p_clk_src) =
    8c3a:	6033      	str	r3, [r6, #0]
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    8c3c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    8c40:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
    8c44:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    8c48:	d12f      	bne.n	8caa <clock_stop+0xea>
    return false;
    8c4a:	2300      	movs	r3, #0
    NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, p_clk_src) ||
    8c4c:	b38b      	cbz	r3, 8cb2 <clock_stop+0xf2>
    8c4e:	b11e      	cbz	r6, 8c58 <clock_stop+0x98>
    8c50:	f89d 3007 	ldrb.w	r3, [sp, #7]
    8c54:	2b01      	cmp	r3, #1
    8c56:	d12c      	bne.n	8cb2 <clock_stop+0xf2>
    8c58:	2001      	movs	r0, #1
    8c5a:	f007 fa7d 	bl	10158 <nrfx_busy_wait>
    8c5e:	3c01      	subs	r4, #1
    8c60:	d027      	beq.n	8cb2 <clock_stop+0xf2>
    switch (domain)
    8c62:	2d00      	cmp	r5, #0
    8c64:	d0e2      	beq.n	8c2c <clock_stop+0x6c>
    8c66:	2d01      	cmp	r5, #1
    8c68:	d00e      	beq.n	8c88 <clock_stop+0xc8>
            NRFX_ASSERT(0);
    8c6a:	4f19      	ldr	r7, [pc, #100]	; (8cd0 <clock_stop+0x110>)
    8c6c:	f44f 734f 	mov.w	r3, #828	; 0x33c
    8c70:	463a      	mov	r2, r7
    8c72:	4915      	ldr	r1, [pc, #84]	; (8cc8 <clock_stop+0x108>)
    8c74:	4815      	ldr	r0, [pc, #84]	; (8ccc <clock_stop+0x10c>)
    8c76:	f006 f96e 	bl	ef56 <assert_print>
    8c7a:	f44f 714f 	mov.w	r1, #828	; 0x33c
    8c7e:	4638      	mov	r0, r7
    8c80:	f006 f962 	bl	ef48 <assert_post_action>
            return false;
    8c84:	2300      	movs	r3, #0
    8c86:	e7e1      	b.n	8c4c <clock_stop+0x8c>
            if (p_clk_src != NULL)
    8c88:	b136      	cbz	r6, 8c98 <clock_stop+0xd8>
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    8c8a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    8c8e:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
    8c92:	f003 0301 	and.w	r3, r3, #1
                (*(nrf_clock_hfclk_t *)p_clk_src) =
    8c96:	7033      	strb	r3, [r6, #0]
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    8c98:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    8c9c:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
    8ca0:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    8ca4:	d103      	bne.n	8cae <clock_stop+0xee>
    return false;
    8ca6:	2300      	movs	r3, #0
    8ca8:	e7d0      	b.n	8c4c <clock_stop+0x8c>
                return true;
    8caa:	2301      	movs	r3, #1
    8cac:	e7ce      	b.n	8c4c <clock_stop+0x8c>
                return true;
    8cae:	2301      	movs	r3, #1
    8cb0:	e7cc      	b.n	8c4c <clock_stop+0x8c>
    {
        NRFX_LOG_ERROR("Failed to stop clock domain: %d.", domain);
    }

#if NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_201)
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    8cb2:	2d01      	cmp	r5, #1
    8cb4:	d001      	beq.n	8cba <clock_stop+0xfa>
    {
            m_clock_cb.hfclk_started = false;
    }
#endif
}
    8cb6:	b003      	add	sp, #12
    8cb8:	bdf0      	pop	{r4, r5, r6, r7, pc}
            m_clock_cb.hfclk_started = false;
    8cba:	4b06      	ldr	r3, [pc, #24]	; (8cd4 <clock_stop+0x114>)
    8cbc:	2200      	movs	r2, #0
    8cbe:	715a      	strb	r2, [r3, #5]
    8cc0:	e7f9      	b.n	8cb6 <clock_stop+0xf6>
    8cc2:	bf00      	nop
    8cc4:	000127cc 	.word	0x000127cc
    8cc8:	000119e0 	.word	0x000119e0
    8ccc:	00011324 	.word	0x00011324
    8cd0:	0001280c 	.word	0x0001280c
    8cd4:	2000d01c 	.word	0x2000d01c

00008cd8 <nrfx_clock_init>:
    }
    return is_correct_clk;
}

nrfx_err_t nrfx_clock_init(nrfx_clock_event_handler_t event_handler)
{
    8cd8:	b538      	push	{r3, r4, r5, lr}
    NRFX_ASSERT(event_handler);
    8cda:	4604      	mov	r4, r0
    8cdc:	b150      	cbz	r0, 8cf4 <nrfx_clock_init+0x1c>

    nrfx_err_t err_code = NRFX_SUCCESS;
    if (m_clock_cb.module_initialized)
    8cde:	4b0d      	ldr	r3, [pc, #52]	; (8d14 <nrfx_clock_init+0x3c>)
    8ce0:	791b      	ldrb	r3, [r3, #4]
    8ce2:	b9ab      	cbnz	r3, 8d10 <nrfx_clock_init+0x38>
    else
    {
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)
        m_clock_cb.cal_state = CAL_STATE_IDLE;
#endif
        m_clock_cb.event_handler = event_handler;
    8ce4:	4b0b      	ldr	r3, [pc, #44]	; (8d14 <nrfx_clock_init+0x3c>)
    8ce6:	601c      	str	r4, [r3, #0]
        m_clock_cb.module_initialized = true;
    8ce8:	2201      	movs	r2, #1
    8cea:	711a      	strb	r2, [r3, #4]
#if NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_201)
        m_clock_cb.hfclk_started = false;
    8cec:	2200      	movs	r2, #0
    8cee:	715a      	strb	r2, [r3, #5]
    nrfx_err_t err_code = NRFX_SUCCESS;
    8cf0:	4809      	ldr	r0, [pc, #36]	; (8d18 <nrfx_clock_init+0x40>)
#endif
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    8cf2:	bd38      	pop	{r3, r4, r5, pc}
    NRFX_ASSERT(event_handler);
    8cf4:	4d09      	ldr	r5, [pc, #36]	; (8d1c <nrfx_clock_init+0x44>)
    8cf6:	f240 1315 	movw	r3, #277	; 0x115
    8cfa:	462a      	mov	r2, r5
    8cfc:	4908      	ldr	r1, [pc, #32]	; (8d20 <nrfx_clock_init+0x48>)
    8cfe:	4809      	ldr	r0, [pc, #36]	; (8d24 <nrfx_clock_init+0x4c>)
    8d00:	f006 f929 	bl	ef56 <assert_print>
    8d04:	f240 1115 	movw	r1, #277	; 0x115
    8d08:	4628      	mov	r0, r5
    8d0a:	f006 f91d 	bl	ef48 <assert_post_action>
    8d0e:	e7e6      	b.n	8cde <nrfx_clock_init+0x6>
        err_code = NRFX_ERROR_ALREADY_INITIALIZED;
    8d10:	4805      	ldr	r0, [pc, #20]	; (8d28 <nrfx_clock_init+0x50>)
    return err_code;
    8d12:	e7ee      	b.n	8cf2 <nrfx_clock_init+0x1a>
    8d14:	2000d01c 	.word	0x2000d01c
    8d18:	0bad0000 	.word	0x0bad0000
    8d1c:	000127cc 	.word	0x000127cc
    8d20:	00012840 	.word	0x00012840
    8d24:	00011324 	.word	0x00011324
    8d28:	0bad000c 	.word	0x0bad000c

00008d2c <nrfx_clock_enable>:

void nrfx_clock_enable(void)
{
    8d2c:	b510      	push	{r4, lr}
    NRFX_ASSERT(m_clock_cb.module_initialized);
    8d2e:	4b0f      	ldr	r3, [pc, #60]	; (8d6c <nrfx_clock_enable+0x40>)
    8d30:	791b      	ldrb	r3, [r3, #4]
    8d32:	b153      	cbz	r3, 8d4a <nrfx_clock_enable+0x1e>
    priority = NRFX_CLOCK_DEFAULT_CONFIG_IRQ_PRIORITY;
#else
    #error "This code is not supposed to be compiled when neither POWER nor CLOCK is enabled."
#endif

    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
    8d34:	2000      	movs	r0, #0
    8d36:	f7fc ffa9 	bl	5c8c <arch_irq_is_enabled>
    8d3a:	b1a0      	cbz	r0, 8d66 <nrfx_clock_enable+0x3a>
    nrfx_power_clock_irq_init();
    nrf_clock_lf_src_set(NRF_CLOCK, clock_initial_lfclksrc_get());
    8d3c:	f007 fa10 	bl	10160 <clock_initial_lfclksrc_get>
    p_reg->LFCLKSRC = (uint32_t)(source);
    8d40:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    8d44:	f8c3 0518 	str.w	r0, [r3, #1304]	; 0x518
#if NRFX_CHECK(NRFX_POWER_ENABLED)
    nrfx_clock_irq_enabled = true;
#endif

    NRFX_LOG_INFO("Module enabled.");
}
    8d48:	bd10      	pop	{r4, pc}
    NRFX_ASSERT(m_clock_cb.module_initialized);
    8d4a:	4c09      	ldr	r4, [pc, #36]	; (8d70 <nrfx_clock_enable+0x44>)
    8d4c:	f44f 7397 	mov.w	r3, #302	; 0x12e
    8d50:	4622      	mov	r2, r4
    8d52:	4908      	ldr	r1, [pc, #32]	; (8d74 <nrfx_clock_enable+0x48>)
    8d54:	4808      	ldr	r0, [pc, #32]	; (8d78 <nrfx_clock_enable+0x4c>)
    8d56:	f006 f8fe 	bl	ef56 <assert_print>
    8d5a:	f44f 7197 	mov.w	r1, #302	; 0x12e
    8d5e:	4620      	mov	r0, r4
    8d60:	f006 f8f2 	bl	ef48 <assert_post_action>
    8d64:	e7e6      	b.n	8d34 <nrfx_clock_enable+0x8>
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(NRF_CLOCK), priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
    8d66:	f7fc ff83 	bl	5c70 <arch_irq_enable>
    8d6a:	e7e7      	b.n	8d3c <nrfx_clock_enable+0x10>
    8d6c:	2000d01c 	.word	0x2000d01c
    8d70:	000127cc 	.word	0x000127cc
    8d74:	00012850 	.word	0x00012850
    8d78:	00011324 	.word	0x00011324

00008d7c <nrfx_clock_start>:
    m_clock_cb.module_initialized = false;
    NRFX_LOG_INFO("Uninitialized.");
}

void nrfx_clock_start(nrf_clock_domain_t domain)
{
    8d7c:	b530      	push	{r4, r5, lr}
    8d7e:	b083      	sub	sp, #12
    8d80:	4604      	mov	r4, r0
    NRFX_ASSERT(m_clock_cb.module_initialized);
    8d82:	4b34      	ldr	r3, [pc, #208]	; (8e54 <nrfx_clock_start+0xd8>)
    8d84:	791b      	ldrb	r3, [r3, #4]
    8d86:	b183      	cbz	r3, 8daa <nrfx_clock_start+0x2e>
    switch (domain)
    8d88:	b1ec      	cbz	r4, 8dc6 <nrfx_clock_start+0x4a>
    8d8a:	2c01      	cmp	r4, #1
    8d8c:	d055      	beq.n	8e3a <nrfx_clock_start+0xbe>
            nrf_clock_int_enable(NRF_CLOCK, NRF_CLOCK_INT_HFAUDIO_STARTED_MASK);
            nrf_clock_task_trigger(NRF_CLOCK, NRF_CLOCK_TASK_HFCLKAUDIOSTART);
            break;
#endif
        default:
            NRFX_ASSERT(0);
    8d8e:	4c32      	ldr	r4, [pc, #200]	; (8e58 <nrfx_clock_start+0xdc>)
    8d90:	f44f 73d3 	mov.w	r3, #422	; 0x1a6
    8d94:	4622      	mov	r2, r4
    8d96:	4931      	ldr	r1, [pc, #196]	; (8e5c <nrfx_clock_start+0xe0>)
    8d98:	4831      	ldr	r0, [pc, #196]	; (8e60 <nrfx_clock_start+0xe4>)
    8d9a:	f006 f8dc 	bl	ef56 <assert_print>
    8d9e:	f44f 71d3 	mov.w	r1, #422	; 0x1a6
    8da2:	4620      	mov	r0, r4
    8da4:	f006 f8d0 	bl	ef48 <assert_post_action>
            break;
    }
}
    8da8:	e052      	b.n	8e50 <nrfx_clock_start+0xd4>
    NRFX_ASSERT(m_clock_cb.module_initialized);
    8daa:	4d2b      	ldr	r5, [pc, #172]	; (8e58 <nrfx_clock_start+0xdc>)
    8dac:	f44f 73b4 	mov.w	r3, #360	; 0x168
    8db0:	462a      	mov	r2, r5
    8db2:	492c      	ldr	r1, [pc, #176]	; (8e64 <nrfx_clock_start+0xe8>)
    8db4:	482a      	ldr	r0, [pc, #168]	; (8e60 <nrfx_clock_start+0xe4>)
    8db6:	f006 f8ce 	bl	ef56 <assert_print>
    8dba:	f44f 71b4 	mov.w	r1, #360	; 0x168
    8dbe:	4628      	mov	r0, r5
    8dc0:	f006 f8c2 	bl	ef48 <assert_post_action>
    8dc4:	e7e0      	b.n	8d88 <nrfx_clock_start+0xc>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    8dc6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    8dca:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    8dce:	f003 0303 	and.w	r3, r3, #3
                (*(nrf_clock_lfclk_t *)p_clk_src) =
    8dd2:	9301      	str	r3, [sp, #4]
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    8dd4:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
    8dd8:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    8ddc:	d117      	bne.n	8e0e <nrfx_clock_start+0x92>
            return ((p_reg->LFCLKRUN & CLOCK_LFCLKRUN_STATUS_Msk)
    8dde:	f8d2 3414 	ldr.w	r3, [r2, #1044]	; 0x414
                else if (nrf_clock_start_task_check(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK))
    8de2:	f013 0f01 	tst.w	r3, #1
    8de6:	d116      	bne.n	8e16 <nrfx_clock_start+0x9a>
                    lfclksrc = clock_initial_lfclksrc_get();
    8de8:	f007 f9ba 	bl	10160 <clock_initial_lfclksrc_get>
    8dec:	9001      	str	r0, [sp, #4]
    p_reg->LFCLKSRC = (uint32_t)(source);
    8dee:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    8df2:	9a01      	ldr	r2, [sp, #4]
    8df4:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    8df8:	2200      	movs	r2, #0
    8dfa:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    8dfe:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    p_reg->INTENSET = mask;
    8e02:	2202      	movs	r2, #2
    8e04:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    8e08:	2201      	movs	r2, #1
    8e0a:	609a      	str	r2, [r3, #8]
}
    8e0c:	e020      	b.n	8e50 <nrfx_clock_start+0xd4>
                    (void)clock_lfclksrc_tweak(&lfclksrc);
    8e0e:	a801      	add	r0, sp, #4
    8e10:	f007 f9a8 	bl	10164 <clock_lfclksrc_tweak>
    8e14:	e7eb      	b.n	8dee <nrfx_clock_start+0x72>
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    8e16:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    8e1a:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
    8e1e:	f003 0303 	and.w	r3, r3, #3
                    lfclksrc = nrf_clock_lf_srccopy_get(NRF_CLOCK);
    8e22:	9301      	str	r3, [sp, #4]
                    if (clock_lfclksrc_tweak(&lfclksrc))
    8e24:	a801      	add	r0, sp, #4
    8e26:	f007 f99d 	bl	10164 <clock_lfclksrc_tweak>
    8e2a:	2800      	cmp	r0, #0
    8e2c:	d0df      	beq.n	8dee <nrfx_clock_start+0x72>
    p_reg->INTENSET = mask;
    8e2e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    8e32:	2202      	movs	r2, #2
    8e34:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
                        break;
    8e38:	e00a      	b.n	8e50 <nrfx_clock_start+0xd4>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    8e3a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    8e3e:	2200      	movs	r2, #0
    8e40:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    8e44:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENSET = mask;
    8e48:	2201      	movs	r2, #1
    8e4a:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    8e4e:	601a      	str	r2, [r3, #0]
}
    8e50:	b003      	add	sp, #12
    8e52:	bd30      	pop	{r4, r5, pc}
    8e54:	2000d01c 	.word	0x2000d01c
    8e58:	000127cc 	.word	0x000127cc
    8e5c:	000119e0 	.word	0x000119e0
    8e60:	00011324 	.word	0x00011324
    8e64:	00012850 	.word	0x00012850

00008e68 <nrfx_clock_stop>:

void nrfx_clock_stop(nrf_clock_domain_t domain)
{
    8e68:	b538      	push	{r3, r4, r5, lr}
    8e6a:	4604      	mov	r4, r0
    NRFX_ASSERT(m_clock_cb.module_initialized);
    8e6c:	4b0a      	ldr	r3, [pc, #40]	; (8e98 <nrfx_clock_stop+0x30>)
    8e6e:	791b      	ldrb	r3, [r3, #4]
    8e70:	b11b      	cbz	r3, 8e7a <nrfx_clock_stop+0x12>
    clock_stop(domain);
    8e72:	4620      	mov	r0, r4
    8e74:	f7ff fea4 	bl	8bc0 <clock_stop>
}
    8e78:	bd38      	pop	{r3, r4, r5, pc}
    NRFX_ASSERT(m_clock_cb.module_initialized);
    8e7a:	4d08      	ldr	r5, [pc, #32]	; (8e9c <nrfx_clock_stop+0x34>)
    8e7c:	f240 13ad 	movw	r3, #429	; 0x1ad
    8e80:	462a      	mov	r2, r5
    8e82:	4907      	ldr	r1, [pc, #28]	; (8ea0 <nrfx_clock_stop+0x38>)
    8e84:	4807      	ldr	r0, [pc, #28]	; (8ea4 <nrfx_clock_stop+0x3c>)
    8e86:	f006 f866 	bl	ef56 <assert_print>
    8e8a:	f240 11ad 	movw	r1, #429	; 0x1ad
    8e8e:	4628      	mov	r0, r5
    8e90:	f006 f85a 	bl	ef48 <assert_post_action>
    8e94:	e7ed      	b.n	8e72 <nrfx_clock_stop+0xa>
    8e96:	bf00      	nop
    8e98:	2000d01c 	.word	0x2000d01c
    8e9c:	000127cc 	.word	0x000127cc
    8ea0:	00012850 	.word	0x00012850
    8ea4:	00011324 	.word	0x00011324

00008ea8 <nrfx_power_clock_irq_handler>:
    }
}
#endif

void nrfx_clock_irq_handler(void)
{
    8ea8:	b508      	push	{r3, lr}
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    8eaa:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    8eae:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED))
    8eb2:	b18b      	cbz	r3, 8ed8 <nrfx_power_clock_irq_handler+0x30>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    8eb4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    8eb8:	2200      	movs	r2, #0
    8eba:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    8ebe:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENCLR = mask;
    8ec2:	2201      	movs	r2, #1
    8ec4:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_HFCLKSTARTED");
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF_STARTED_MASK);

#if NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_201)
        if (!m_clock_cb.hfclk_started)
    8ec8:	4b15      	ldr	r3, [pc, #84]	; (8f20 <nrfx_power_clock_irq_handler+0x78>)
    8eca:	795b      	ldrb	r3, [r3, #5]
    8ecc:	b923      	cbnz	r3, 8ed8 <nrfx_power_clock_irq_handler+0x30>
        {
            m_clock_cb.hfclk_started = true;
    8ece:	4b14      	ldr	r3, [pc, #80]	; (8f20 <nrfx_power_clock_irq_handler+0x78>)
    8ed0:	715a      	strb	r2, [r3, #5]
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
    8ed2:	681b      	ldr	r3, [r3, #0]
    8ed4:	2000      	movs	r0, #0
    8ed6:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    8ed8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    8edc:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
        }
#else
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
#endif
    }
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED))
    8ee0:	b19b      	cbz	r3, 8f0a <nrfx_power_clock_irq_handler+0x62>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    8ee2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    8ee6:	2200      	movs	r2, #0
    8ee8:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    8eec:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    8ef0:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    8ef4:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_LFCLKSTARTED");

#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
        nrf_clock_lfclk_t lfclksrc;
        (void)nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc);
        if (lfclksrc == NRF_CLOCK_LFCLK_RC)
    8ef8:	f012 0f03 	tst.w	r2, #3
    8efc:	d106      	bne.n	8f0c <nrfx_power_clock_irq_handler+0x64>
    p_reg->LFCLKSRC = (uint32_t)(source);
    8efe:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    8f02:	2201      	movs	r2, #1
    8f04:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    8f08:	609a      	str	r2, [r3, #8]
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF192M_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK192M_STARTED);
    }
#endif
}
    8f0a:	bd08      	pop	{r3, pc}
    p_reg->INTENCLR = mask;
    8f0c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    8f10:	2202      	movs	r2, #2
    8f12:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    8f16:	4b02      	ldr	r3, [pc, #8]	; (8f20 <nrfx_power_clock_irq_handler+0x78>)
    8f18:	681b      	ldr	r3, [r3, #0]
    8f1a:	2001      	movs	r0, #1
    8f1c:	4798      	blx	r3
}
    8f1e:	e7f4      	b.n	8f0a <nrfx_power_clock_irq_handler+0x62>
    8f20:	2000d01c 	.word	0x2000d01c

00008f24 <pin_in_use>:
 *
 * @return True if pin is in use.
 */
static bool pin_in_use(uint32_t pin)
{
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    8f24:	3008      	adds	r0, #8
    8f26:	4b03      	ldr	r3, [pc, #12]	; (8f34 <pin_in_use+0x10>)
    8f28:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    8f2c:	f000 0001 	and.w	r0, r0, #1
    8f30:	4770      	bx	lr
    8f32:	bf00      	nop
    8f34:	2000407c 	.word	0x2000407c

00008f38 <pin_in_use_by_te>:
 *
 * @return True if pin uses GPIOTE task/event.
 */
static bool pin_in_use_by_te(uint32_t pin)
{
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    8f38:	3008      	adds	r0, #8
    8f3a:	4b03      	ldr	r3, [pc, #12]	; (8f48 <pin_in_use_by_te+0x10>)
    8f3c:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    8f40:	f3c0 1040 	ubfx	r0, r0, #5, #1
    8f44:	4770      	bx	lr
    8f46:	bf00      	nop
    8f48:	2000407c 	.word	0x2000407c

00008f4c <pin_has_trigger>:
 *
 * @return True if pin has trigger.
 */
static bool pin_has_trigger(uint32_t pin)
{
    return PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]) != NRFX_GPIOTE_TRIGGER_NONE;
    8f4c:	3008      	adds	r0, #8
    8f4e:	4b04      	ldr	r3, [pc, #16]	; (8f60 <pin_has_trigger+0x14>)
    8f50:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    8f54:	f010 001c 	ands.w	r0, r0, #28
    8f58:	bf18      	it	ne
    8f5a:	2001      	movne	r0, #1
    8f5c:	4770      	bx	lr
    8f5e:	bf00      	nop
    8f60:	2000407c 	.word	0x2000407c

00008f64 <pin_is_output>:
 *
 * @return True if pin is output.
 */
static bool pin_is_output(uint32_t pin)
{
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    8f64:	3008      	adds	r0, #8
    8f66:	4b03      	ldr	r3, [pc, #12]	; (8f74 <pin_is_output+0x10>)
    8f68:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    8f6c:	f3c0 0040 	ubfx	r0, r0, #1, #1
    8f70:	4770      	bx	lr
    8f72:	bf00      	nop
    8f74:	2000407c 	.word	0x2000407c

00008f78 <pin_te_get>:
}

/* Returns gpiote TE channel associated with the pin */
static uint8_t pin_te_get(nrfx_gpiote_pin_t pin)
{
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    8f78:	3008      	adds	r0, #8
    8f7a:	4b02      	ldr	r3, [pc, #8]	; (8f84 <pin_te_get+0xc>)
    8f7c:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    8f80:	0b40      	lsrs	r0, r0, #13
    8f82:	4770      	bx	lr
    8f84:	2000407c 	.word	0x2000407c

00008f88 <handler_in_use>:
}

static bool handler_in_use(int32_t handler_id)
{

    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    8f88:	2200      	movs	r2, #0
    8f8a:	e004      	b.n	8f96 <handler_in_use+0xe>
    {
        if (PIN_GET_HANDLER_ID(m_cb.pin_flags[i]) == handler_id)
    8f8c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    8f90:	4283      	cmp	r3, r0
    8f92:	d00f      	beq.n	8fb4 <handler_in_use+0x2c>
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    8f94:	3201      	adds	r2, #1
    8f96:	2a2f      	cmp	r2, #47	; 0x2f
    8f98:	d80a      	bhi.n	8fb0 <handler_in_use+0x28>
        if (PIN_GET_HANDLER_ID(m_cb.pin_flags[i]) == handler_id)
    8f9a:	f102 0308 	add.w	r3, r2, #8
    8f9e:	4906      	ldr	r1, [pc, #24]	; (8fb8 <handler_in_use+0x30>)
    8fa0:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
    8fa4:	f413 7f80 	tst.w	r3, #256	; 0x100
    8fa8:	d0f0      	beq.n	8f8c <handler_in_use+0x4>
    8faa:	f3c3 2343 	ubfx	r3, r3, #9, #4
    8fae:	e7ef      	b.n	8f90 <handler_in_use+0x8>
        {
            return true;
        }
    }

    return false;
    8fb0:	2000      	movs	r0, #0
    8fb2:	4770      	bx	lr
            return true;
    8fb4:	2001      	movs	r0, #1
}
    8fb6:	4770      	bx	lr
    8fb8:	2000407c 	.word	0x2000407c

00008fbc <find_handler>:
    return NRFX_SUCCESS;
}

static int32_t find_handler(nrfx_gpiote_interrupt_handler_t handler, void * p_context)
{
    for (uint32_t i = 0; i < NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS; i++)
    8fbc:	2300      	movs	r3, #0
    8fbe:	b113      	cbz	r3, 8fc6 <find_handler+0xa>
        {
            return i;
        }
    }

    return -1;
    8fc0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
    8fc4:	4770      	bx	lr
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
    8fc6:	4a07      	ldr	r2, [pc, #28]	; (8fe4 <find_handler+0x28>)
    8fc8:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
    8fcc:	4282      	cmp	r2, r0
    8fce:	d001      	beq.n	8fd4 <find_handler+0x18>
    for (uint32_t i = 0; i < NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS; i++)
    8fd0:	3301      	adds	r3, #1
    8fd2:	e7f4      	b.n	8fbe <find_handler+0x2>
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
    8fd4:	4a03      	ldr	r2, [pc, #12]	; (8fe4 <find_handler+0x28>)
    8fd6:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
    8fda:	6852      	ldr	r2, [r2, #4]
    8fdc:	428a      	cmp	r2, r1
    8fde:	d1f7      	bne.n	8fd0 <find_handler+0x14>
            return i;
    8fe0:	4618      	mov	r0, r3
    8fe2:	4770      	bx	lr
    8fe4:	2000407c 	.word	0x2000407c

00008fe8 <channel_handler_get>:
}

/* Return handler associated with given pin or null. */
static nrfx_gpiote_handler_config_t const * channel_handler_get(nrfx_gpiote_pin_t pin)
{
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    8fe8:	3008      	adds	r0, #8
    8fea:	4b06      	ldr	r3, [pc, #24]	; (9004 <channel_handler_get+0x1c>)
    8fec:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
    8ff0:	f410 7f80 	tst.w	r0, #256	; 0x100
    8ff4:	d004      	beq.n	9000 <channel_handler_get+0x18>
    8ff6:	f3c0 2043 	ubfx	r0, r0, #9, #4
    if (handler_id == PIN_FLAG_NO_HANDLER)
    {
        return NULL;
    }

    return &m_cb.handlers[handler_id];
    8ffa:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
    8ffe:	4770      	bx	lr
        return NULL;
    9000:	2000      	movs	r0, #0
}
    9002:	4770      	bx	lr
    9004:	2000407c 	.word	0x2000407c

00009008 <call_handler>:
    nrf_gpiote_event_t event = nrfx_gpiote_in_event_get(pin);
    return nrf_gpiote_event_address_get(NRF_GPIOTE, event);
}

static void call_handler(nrfx_gpiote_pin_t pin, nrfx_gpiote_trigger_t trigger)
{
    9008:	b570      	push	{r4, r5, r6, lr}
    900a:	4604      	mov	r4, r0
    900c:	460d      	mov	r5, r1
    nrfx_gpiote_handler_config_t const * handler = channel_handler_get(pin);
    900e:	f7ff ffeb 	bl	8fe8 <channel_handler_get>

    if (handler)
    9012:	b120      	cbz	r0, 901e <call_handler+0x16>
    {
        handler->handler(pin, trigger, handler->p_context);
    9014:	6806      	ldr	r6, [r0, #0]
    9016:	6842      	ldr	r2, [r0, #4]
    9018:	4629      	mov	r1, r5
    901a:	4620      	mov	r0, r4
    901c:	47b0      	blx	r6
    }
    if (m_cb.global_handler.handler)
    901e:	4b04      	ldr	r3, [pc, #16]	; (9030 <call_handler+0x28>)
    9020:	689b      	ldr	r3, [r3, #8]
    9022:	b123      	cbz	r3, 902e <call_handler+0x26>
    {
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    9024:	4a02      	ldr	r2, [pc, #8]	; (9030 <call_handler+0x28>)
    9026:	68d2      	ldr	r2, [r2, #12]
    9028:	4629      	mov	r1, r5
    902a:	4620      	mov	r0, r4
    902c:	4798      	blx	r3
    }
}
    902e:	bd70      	pop	{r4, r5, r6, pc}
    9030:	2000407c 	.word	0x2000407c

00009034 <release_handler>:
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    9034:	f100 0208 	add.w	r2, r0, #8
    9038:	4b16      	ldr	r3, [pc, #88]	; (9094 <release_handler+0x60>)
    903a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    903e:	f413 7f80 	tst.w	r3, #256	; 0x100
    9042:	d026      	beq.n	9092 <release_handler+0x5e>
{
    9044:	b510      	push	{r4, lr}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    9046:	f3c3 2443 	ubfx	r4, r3, #9, #4
    m_cb.pin_flags[pin] &= ~PIN_HANDLER_MASK;
    904a:	4610      	mov	r0, r2
    904c:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
    9050:	4a10      	ldr	r2, [pc, #64]	; (9094 <release_handler+0x60>)
    9052:	f822 3010 	strh.w	r3, [r2, r0, lsl #1]
    if (!handler_in_use(handler_id))
    9056:	4620      	mov	r0, r4
    9058:	f7ff ff96 	bl	8f88 <handler_in_use>
    905c:	b100      	cbz	r0, 9060 <release_handler+0x2c>
}
    905e:	bd10      	pop	{r4, pc}
        m_cb.handlers[handler_id].handler = NULL;
    9060:	480c      	ldr	r0, [pc, #48]	; (9094 <release_handler+0x60>)
    9062:	2300      	movs	r3, #0
    9064:	f840 3034 	str.w	r3, [r0, r4, lsl #3]
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
    9068:	4621      	mov	r1, r4
    906a:	3074      	adds	r0, #116	; 0x74
    906c:	f7ff fd86 	bl	8b7c <nrfx_flag32_free>
        NRFX_ASSERT(err == NRFX_SUCCESS);
    9070:	4b09      	ldr	r3, [pc, #36]	; (9098 <release_handler+0x64>)
    9072:	4298      	cmp	r0, r3
    9074:	d0f3      	beq.n	905e <release_handler+0x2a>
    9076:	4c09      	ldr	r4, [pc, #36]	; (909c <release_handler+0x68>)
    9078:	f44f 7399 	mov.w	r3, #306	; 0x132
    907c:	4622      	mov	r2, r4
    907e:	4908      	ldr	r1, [pc, #32]	; (90a0 <release_handler+0x6c>)
    9080:	4808      	ldr	r0, [pc, #32]	; (90a4 <release_handler+0x70>)
    9082:	f005 ff68 	bl	ef56 <assert_print>
    9086:	f44f 7199 	mov.w	r1, #306	; 0x132
    908a:	4620      	mov	r0, r4
    908c:	f005 ff5c 	bl	ef48 <assert_post_action>
    9090:	e7e5      	b.n	905e <release_handler+0x2a>
    9092:	4770      	bx	lr
    9094:	2000407c 	.word	0x2000407c
    9098:	0bad0000 	.word	0x0bad0000
    909c:	00012870 	.word	0x00012870
    90a0:	000128b0 	.word	0x000128b0
    90a4:	00011324 	.word	0x00011324

000090a8 <pin_handler_trigger_uninit>:
{
    90a8:	b510      	push	{r4, lr}
    90aa:	4604      	mov	r4, r0
    if (pin_in_use_by_te(pin))
    90ac:	f7ff ff44 	bl	8f38 <pin_in_use_by_te>
    90b0:	b140      	cbz	r0, 90c4 <pin_handler_trigger_uninit+0x1c>
        nrf_gpiote_te_default(NRF_GPIOTE, pin_te_get(pin));
    90b2:	4620      	mov	r0, r4
    90b4:	f7ff ff60 	bl	8f78 <pin_te_get>
                         ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
}

NRF_STATIC_INLINE void nrf_gpiote_te_default(NRF_GPIOTE_Type * p_reg, uint32_t idx)
{
    p_reg->CONFIG[idx] = 0;
    90b8:	f500 70a2 	add.w	r0, r0, #324	; 0x144
    90bc:	4b06      	ldr	r3, [pc, #24]	; (90d8 <pin_handler_trigger_uninit+0x30>)
    90be:	2200      	movs	r2, #0
    90c0:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    release_handler(pin);
    90c4:	4620      	mov	r0, r4
    90c6:	f7ff ffb5 	bl	9034 <release_handler>
    m_cb.pin_flags[pin] = PIN_FLAG_NOT_USED;
    90ca:	3408      	adds	r4, #8
    90cc:	4b03      	ldr	r3, [pc, #12]	; (90dc <pin_handler_trigger_uninit+0x34>)
    90ce:	2200      	movs	r2, #0
    90d0:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
}
    90d4:	bd10      	pop	{r4, pc}
    90d6:	bf00      	nop
    90d8:	40006000 	.word	0x40006000
    90dc:	2000407c 	.word	0x2000407c

000090e0 <pin_handler_set>:
{
    90e0:	b570      	push	{r4, r5, r6, lr}
    90e2:	b082      	sub	sp, #8
    90e4:	4606      	mov	r6, r0
    90e6:	460c      	mov	r4, r1
    90e8:	4615      	mov	r5, r2
    release_handler(pin);
    90ea:	f7ff ffa3 	bl	9034 <release_handler>
    if (!handler)
    90ee:	b324      	cbz	r4, 913a <pin_handler_set+0x5a>
    handler_id = find_handler(handler, p_context);
    90f0:	4629      	mov	r1, r5
    90f2:	4620      	mov	r0, r4
    90f4:	f7ff ff62 	bl	8fbc <find_handler>
    if (handler_id < 0)
    90f8:	1e03      	subs	r3, r0, #0
    90fa:	db13      	blt.n	9124 <pin_handler_set+0x44>
    m_cb.handlers[handler_id].handler = handler;
    90fc:	4a10      	ldr	r2, [pc, #64]	; (9140 <pin_handler_set+0x60>)
    90fe:	f842 4033 	str.w	r4, [r2, r3, lsl #3]
    m_cb.handlers[handler_id].p_context = p_context;
    9102:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
    9106:	604d      	str	r5, [r1, #4]
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    9108:	025b      	lsls	r3, r3, #9
    910a:	b29b      	uxth	r3, r3
    910c:	f106 0008 	add.w	r0, r6, #8
    9110:	f832 1010 	ldrh.w	r1, [r2, r0, lsl #1]
    9114:	430b      	orrs	r3, r1
    9116:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    911a:	f822 3010 	strh.w	r3, [r2, r0, lsl #1]
    return NRFX_SUCCESS;
    911e:	4809      	ldr	r0, [pc, #36]	; (9144 <pin_handler_set+0x64>)
}
    9120:	b002      	add	sp, #8
    9122:	bd70      	pop	{r4, r5, r6, pc}
        err = nrfx_flag32_alloc(&m_cb.available_evt_handlers, &id);
    9124:	f10d 0107 	add.w	r1, sp, #7
    9128:	4807      	ldr	r0, [pc, #28]	; (9148 <pin_handler_set+0x68>)
    912a:	f7ff fcff 	bl	8b2c <nrfx_flag32_alloc>
        if (err != NRFX_SUCCESS)
    912e:	4b05      	ldr	r3, [pc, #20]	; (9144 <pin_handler_set+0x64>)
    9130:	4298      	cmp	r0, r3
    9132:	d1f5      	bne.n	9120 <pin_handler_set+0x40>
        handler_id = (int32_t)id;
    9134:	f89d 3007 	ldrb.w	r3, [sp, #7]
    9138:	e7e0      	b.n	90fc <pin_handler_set+0x1c>
        return NRFX_SUCCESS;
    913a:	4802      	ldr	r0, [pc, #8]	; (9144 <pin_handler_set+0x64>)
    913c:	e7f0      	b.n	9120 <pin_handler_set+0x40>
    913e:	bf00      	nop
    9140:	2000407c 	.word	0x2000407c
    9144:	0bad0000 	.word	0x0bad0000
    9148:	200040f0 	.word	0x200040f0

0000914c <gpiote_evt_handle>:
    } while (input_read_and_check(input, pins_to_check));
}
#endif // defined(NRF_GPIO_LATCH_PRESENT)

static void gpiote_evt_handle(uint32_t mask)
{
    914c:	b538      	push	{r3, r4, r5, lr}
    914e:	4604      	mov	r4, r0
    while (mask)
    9150:	e018      	b.n	9184 <gpiote_evt_handle+0x38>
    {
        uint32_t ch = NRF_CTZ(mask);
    9152:	fa94 f3a4 	rbit	r3, r4
    9156:	fab3 f383 	clz	r3, r3
        mask &= ~NRFX_BIT(ch);
    915a:	2201      	movs	r2, #1
    915c:	409a      	lsls	r2, r3
    915e:	ea24 0402 	bic.w	r4, r4, r2
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    9162:	4a0a      	ldr	r2, [pc, #40]	; (918c <gpiote_evt_handle+0x40>)
    9164:	f503 73a2 	add.w	r3, r3, #324	; 0x144
    9168:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
    916c:	f3c5 2505 	ubfx	r5, r5, #8, #6
    return (nrf_gpiote_polarity_t)((p_reg->CONFIG[idx] & GPIOTE_CONFIG_POLARITY_Msk) >>
    9170:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
        nrfx_gpiote_pin_t pin = nrf_gpiote_event_pin_get(NRF_GPIOTE, ch);
        nrf_gpiote_polarity_t polarity = nrf_gpiote_event_polarity_get(NRF_GPIOTE, ch);

        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    9174:	f3c0 4001 	ubfx	r0, r0, #16, #2
    9178:	f007 f820 	bl	101bc <gpiote_polarity_to_trigger>
    917c:	4601      	mov	r1, r0
    917e:	4628      	mov	r0, r5
    9180:	f7ff ff42 	bl	9008 <call_handler>
    while (mask)
    9184:	2c00      	cmp	r4, #0
    9186:	d1e4      	bne.n	9152 <gpiote_evt_handle+0x6>
    }
}
    9188:	bd38      	pop	{r3, r4, r5, pc}
    918a:	bf00      	nop
    918c:	40006000 	.word	0x40006000

00009190 <latch_pending_read_and_check>:
{
    9190:	b082      	sub	sp, #8
    9192:	4684      	mov	ip, r0
    NRF_GPIO_Type * gpio_regs[GPIO_COUNT] = GPIO_REG_LIST;
    9194:	4b11      	ldr	r3, [pc, #68]	; (91dc <latch_pending_read_and_check+0x4c>)
    9196:	e893 0003 	ldmia.w	r3, {r0, r1}
    919a:	ab02      	add	r3, sp, #8
    919c:	e903 0003 	stmdb	r3, {r0, r1}
    for (i = start_port; i < (start_port + length); i++)
    91a0:	4660      	mov	r0, ip
    91a2:	2300      	movs	r3, #0
    91a4:	e00b      	b.n	91be <latch_pending_read_and_check+0x2e>
        *p_masks = gpio_regs[i]->LATCH;
    91a6:	aa02      	add	r2, sp, #8
    91a8:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    91ac:	f852 2c08 	ldr.w	r2, [r2, #-8]
    91b0:	f8d2 1520 	ldr.w	r1, [r2, #1312]	; 0x520
    91b4:	f840 1b04 	str.w	r1, [r0], #4
        gpio_regs[i]->LATCH = *p_masks;
    91b8:	f8c2 1520 	str.w	r1, [r2, #1312]	; 0x520
    for (i = start_port; i < (start_port + length); i++)
    91bc:	3301      	adds	r3, #1
    91be:	2b01      	cmp	r3, #1
    91c0:	d9f1      	bls.n	91a6 <latch_pending_read_and_check+0x16>
    for (uint32_t port_idx = 0; port_idx < GPIO_COUNT; port_idx++)
    91c2:	2300      	movs	r3, #0
    91c4:	2b01      	cmp	r3, #1
    91c6:	d804      	bhi.n	91d2 <latch_pending_read_and_check+0x42>
        if (latch[port_idx])
    91c8:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
    91cc:	b922      	cbnz	r2, 91d8 <latch_pending_read_and_check+0x48>
    for (uint32_t port_idx = 0; port_idx < GPIO_COUNT; port_idx++)
    91ce:	3301      	adds	r3, #1
    91d0:	e7f8      	b.n	91c4 <latch_pending_read_and_check+0x34>
    return false;
    91d2:	2000      	movs	r0, #0
}
    91d4:	b002      	add	sp, #8
    91d6:	4770      	bx	lr
            return true;
    91d8:	2001      	movs	r0, #1
    91da:	e7fb      	b.n	91d4 <latch_pending_read_and_check+0x44>
    91dc:	00010de0 	.word	0x00010de0

000091e0 <next_sense_cond_call_handler>:
{
    91e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    91e4:	4604      	mov	r4, r0
    91e6:	460d      	mov	r5, r1
    91e8:	4616      	mov	r6, r2
    if (is_level(trigger))
    91ea:	4608      	mov	r0, r1
    91ec:	f006 ffe8 	bl	101c0 <is_level>
    91f0:	bb60      	cbnz	r0, 924c <next_sense_cond_call_handler+0x6c>
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    91f2:	2e02      	cmp	r6, #2
    91f4:	f000 80f5 	beq.w	93e2 <next_sense_cond_call_handler+0x202>
    91f8:	f04f 0802 	mov.w	r8, #2
    switch (port)
    91fc:	0963      	lsrs	r3, r4, #5
    91fe:	f000 80f3 	beq.w	93e8 <next_sense_cond_call_handler+0x208>
    9202:	2b01      	cmp	r3, #1
    9204:	f040 80f3 	bne.w	93ee <next_sense_cond_call_handler+0x20e>
            mask = P1_FEATURE_PINS_PRESENT;
    9208:	f64f 73ff 	movw	r3, #65535	; 0xffff
    pin_number &= 0x1F;
    920c:	f004 021f 	and.w	r2, r4, #31
    return (mask & (1UL << pin_number)) ? true : false;
    9210:	40d3      	lsrs	r3, r2
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    9212:	f013 0f01 	tst.w	r3, #1
    9216:	f000 80ec 	beq.w	93f2 <next_sense_cond_call_handler+0x212>
    *p_pin = pin_number & 0x1F;
    921a:	f004 071f 	and.w	r7, r4, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    921e:	0963      	lsrs	r3, r4, #5
    9220:	f000 80f5 	beq.w	940e <next_sense_cond_call_handler+0x22e>
    9224:	2b01      	cmp	r3, #1
    9226:	f000 80f5 	beq.w	9414 <next_sense_cond_call_handler+0x234>
            NRFX_ASSERT(0);
    922a:	f8df 9224 	ldr.w	r9, [pc, #548]	; 9450 <next_sense_cond_call_handler+0x270>
    922e:	f240 232e 	movw	r3, #558	; 0x22e
    9232:	464a      	mov	r2, r9
    9234:	4987      	ldr	r1, [pc, #540]	; (9454 <next_sense_cond_call_handler+0x274>)
    9236:	4888      	ldr	r0, [pc, #544]	; (9458 <next_sense_cond_call_handler+0x278>)
    9238:	f005 fe8d 	bl	ef56 <assert_print>
    923c:	f240 212e 	movw	r1, #558	; 0x22e
    9240:	4648      	mov	r0, r9
    9242:	f005 fe81 	bl	ef48 <assert_post_action>
        case 0: return NRF_P0;
    9246:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    924a:	e0e4      	b.n	9416 <next_sense_cond_call_handler+0x236>
        call_handler(pin, trigger);
    924c:	4629      	mov	r1, r5
    924e:	4620      	mov	r0, r4
    9250:	f7ff feda 	bl	9008 <call_handler>
    switch (port)
    9254:	0963      	lsrs	r3, r4, #5
    9256:	d01f      	beq.n	9298 <next_sense_cond_call_handler+0xb8>
    9258:	2b01      	cmp	r3, #1
    925a:	d120      	bne.n	929e <next_sense_cond_call_handler+0xbe>
            mask = P1_FEATURE_PINS_PRESENT;
    925c:	f64f 73ff 	movw	r3, #65535	; 0xffff
    pin_number &= 0x1F;
    9260:	f004 021f 	and.w	r2, r4, #31
    return (mask & (1UL << pin_number)) ? true : false;
    9264:	40d3      	lsrs	r3, r2
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    9266:	f013 0f01 	tst.w	r3, #1
    926a:	d01a      	beq.n	92a2 <next_sense_cond_call_handler+0xc2>
    *p_pin = pin_number & 0x1F;
    926c:	f004 051f 	and.w	r5, r4, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    9270:	0963      	lsrs	r3, r4, #5
    9272:	d024      	beq.n	92be <next_sense_cond_call_handler+0xde>
    9274:	2b01      	cmp	r3, #1
    9276:	d025      	beq.n	92c4 <next_sense_cond_call_handler+0xe4>
            NRFX_ASSERT(0);
    9278:	4f75      	ldr	r7, [pc, #468]	; (9450 <next_sense_cond_call_handler+0x270>)
    927a:	f240 232e 	movw	r3, #558	; 0x22e
    927e:	463a      	mov	r2, r7
    9280:	4974      	ldr	r1, [pc, #464]	; (9454 <next_sense_cond_call_handler+0x274>)
    9282:	4875      	ldr	r0, [pc, #468]	; (9458 <next_sense_cond_call_handler+0x278>)
    9284:	f005 fe67 	bl	ef56 <assert_print>
    9288:	f240 212e 	movw	r1, #558	; 0x22e
    928c:	4638      	mov	r0, r7
    928e:	f005 fe5b 	bl	ef48 <assert_post_action>
        case 0: return NRF_P0;
    9292:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    9296:	e016      	b.n	92c6 <next_sense_cond_call_handler+0xe6>
            mask = P0_FEATURE_PINS_PRESENT;
    9298:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    929c:	e7e0      	b.n	9260 <next_sense_cond_call_handler+0x80>
    switch (port)
    929e:	2300      	movs	r3, #0
    92a0:	e7de      	b.n	9260 <next_sense_cond_call_handler+0x80>
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    92a2:	4d6b      	ldr	r5, [pc, #428]	; (9450 <next_sense_cond_call_handler+0x270>)
    92a4:	f240 2329 	movw	r3, #553	; 0x229
    92a8:	462a      	mov	r2, r5
    92aa:	496c      	ldr	r1, [pc, #432]	; (945c <next_sense_cond_call_handler+0x27c>)
    92ac:	486a      	ldr	r0, [pc, #424]	; (9458 <next_sense_cond_call_handler+0x278>)
    92ae:	f005 fe52 	bl	ef56 <assert_print>
    92b2:	f240 2129 	movw	r1, #553	; 0x229
    92b6:	4628      	mov	r0, r5
    92b8:	f005 fe46 	bl	ef48 <assert_post_action>
    92bc:	e7d6      	b.n	926c <next_sense_cond_call_handler+0x8c>
        case 0: return NRF_P0;
    92be:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    92c2:	e000      	b.n	92c6 <next_sense_cond_call_handler+0xe6>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    92c4:	4b66      	ldr	r3, [pc, #408]	; (9460 <next_sense_cond_call_handler+0x280>)
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    92c6:	f505 75e0 	add.w	r5, r5, #448	; 0x1c0
    92ca:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
    92ce:	f3c3 4301 	ubfx	r3, r3, #16, #2
        if (nrf_gpio_pin_sense_get(pin) == sense)
    92d2:	429e      	cmp	r6, r3
    92d4:	f040 80af 	bne.w	9436 <next_sense_cond_call_handler+0x256>
    switch (port)
    92d8:	0963      	lsrs	r3, r4, #5
    92da:	d01f      	beq.n	931c <next_sense_cond_call_handler+0x13c>
    92dc:	2b01      	cmp	r3, #1
    92de:	d120      	bne.n	9322 <next_sense_cond_call_handler+0x142>
            mask = P1_FEATURE_PINS_PRESENT;
    92e0:	f64f 73ff 	movw	r3, #65535	; 0xffff
    pin_number &= 0x1F;
    92e4:	f004 021f 	and.w	r2, r4, #31
    return (mask & (1UL << pin_number)) ? true : false;
    92e8:	40d3      	lsrs	r3, r2
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    92ea:	f013 0f01 	tst.w	r3, #1
    92ee:	d01a      	beq.n	9326 <next_sense_cond_call_handler+0x146>
    *p_pin = pin_number & 0x1F;
    92f0:	f004 051f 	and.w	r5, r4, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    92f4:	0963      	lsrs	r3, r4, #5
    92f6:	d024      	beq.n	9342 <next_sense_cond_call_handler+0x162>
    92f8:	2b01      	cmp	r3, #1
    92fa:	d025      	beq.n	9348 <next_sense_cond_call_handler+0x168>
            NRFX_ASSERT(0);
    92fc:	4f54      	ldr	r7, [pc, #336]	; (9450 <next_sense_cond_call_handler+0x270>)
    92fe:	f240 232e 	movw	r3, #558	; 0x22e
    9302:	463a      	mov	r2, r7
    9304:	4953      	ldr	r1, [pc, #332]	; (9454 <next_sense_cond_call_handler+0x274>)
    9306:	4854      	ldr	r0, [pc, #336]	; (9458 <next_sense_cond_call_handler+0x278>)
    9308:	f005 fe25 	bl	ef56 <assert_print>
    930c:	f240 212e 	movw	r1, #558	; 0x22e
    9310:	4638      	mov	r0, r7
    9312:	f005 fe19 	bl	ef48 <assert_post_action>
        case 0: return NRF_P0;
    9316:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    931a:	e016      	b.n	934a <next_sense_cond_call_handler+0x16a>
            mask = P0_FEATURE_PINS_PRESENT;
    931c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    9320:	e7e0      	b.n	92e4 <next_sense_cond_call_handler+0x104>
    switch (port)
    9322:	2300      	movs	r3, #0
    9324:	e7de      	b.n	92e4 <next_sense_cond_call_handler+0x104>
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    9326:	4d4a      	ldr	r5, [pc, #296]	; (9450 <next_sense_cond_call_handler+0x270>)
    9328:	f240 2329 	movw	r3, #553	; 0x229
    932c:	462a      	mov	r2, r5
    932e:	494b      	ldr	r1, [pc, #300]	; (945c <next_sense_cond_call_handler+0x27c>)
    9330:	4849      	ldr	r0, [pc, #292]	; (9458 <next_sense_cond_call_handler+0x278>)
    9332:	f005 fe10 	bl	ef56 <assert_print>
    9336:	f240 2129 	movw	r1, #553	; 0x229
    933a:	4628      	mov	r0, r5
    933c:	f005 fe04 	bl	ef48 <assert_post_action>
    9340:	e7d6      	b.n	92f0 <next_sense_cond_call_handler+0x110>
        case 0: return NRF_P0;
    9342:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    9346:	e000      	b.n	934a <next_sense_cond_call_handler+0x16a>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    9348:	4945      	ldr	r1, [pc, #276]	; (9460 <next_sense_cond_call_handler+0x280>)
    uint32_t cnf = reg->PIN_CNF[pin_number];
    934a:	f505 73e0 	add.w	r3, r5, #448	; 0x1c0
    934e:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
    cnf &= ~to_update;
    9352:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
    reg->PIN_CNF[pin_number] = cnf;
    9356:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    switch (port)
    935a:	0963      	lsrs	r3, r4, #5
    935c:	d01f      	beq.n	939e <next_sense_cond_call_handler+0x1be>
    935e:	2b01      	cmp	r3, #1
    9360:	d120      	bne.n	93a4 <next_sense_cond_call_handler+0x1c4>
            mask = P1_FEATURE_PINS_PRESENT;
    9362:	f64f 73ff 	movw	r3, #65535	; 0xffff
    pin_number &= 0x1F;
    9366:	f004 021f 	and.w	r2, r4, #31
    return (mask & (1UL << pin_number)) ? true : false;
    936a:	40d3      	lsrs	r3, r2
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    936c:	f013 0f01 	tst.w	r3, #1
    9370:	d01a      	beq.n	93a8 <next_sense_cond_call_handler+0x1c8>
    *p_pin = pin_number & 0x1F;
    9372:	f004 051f 	and.w	r5, r4, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    9376:	0964      	lsrs	r4, r4, #5
    9378:	d024      	beq.n	93c4 <next_sense_cond_call_handler+0x1e4>
    937a:	2c01      	cmp	r4, #1
    937c:	d025      	beq.n	93ca <next_sense_cond_call_handler+0x1ea>
            NRFX_ASSERT(0);
    937e:	4c34      	ldr	r4, [pc, #208]	; (9450 <next_sense_cond_call_handler+0x270>)
    9380:	f240 232e 	movw	r3, #558	; 0x22e
    9384:	4622      	mov	r2, r4
    9386:	4933      	ldr	r1, [pc, #204]	; (9454 <next_sense_cond_call_handler+0x274>)
    9388:	4833      	ldr	r0, [pc, #204]	; (9458 <next_sense_cond_call_handler+0x278>)
    938a:	f005 fde4 	bl	ef56 <assert_print>
    938e:	f240 212e 	movw	r1, #558	; 0x22e
    9392:	4620      	mov	r0, r4
    9394:	f005 fdd8 	bl	ef48 <assert_post_action>
        case 0: return NRF_P0;
    9398:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    939c:	e016      	b.n	93cc <next_sense_cond_call_handler+0x1ec>
            mask = P0_FEATURE_PINS_PRESENT;
    939e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    93a2:	e7e0      	b.n	9366 <next_sense_cond_call_handler+0x186>
    switch (port)
    93a4:	2300      	movs	r3, #0
    93a6:	e7de      	b.n	9366 <next_sense_cond_call_handler+0x186>
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    93a8:	4d29      	ldr	r5, [pc, #164]	; (9450 <next_sense_cond_call_handler+0x270>)
    93aa:	f240 2329 	movw	r3, #553	; 0x229
    93ae:	462a      	mov	r2, r5
    93b0:	492a      	ldr	r1, [pc, #168]	; (945c <next_sense_cond_call_handler+0x27c>)
    93b2:	4829      	ldr	r0, [pc, #164]	; (9458 <next_sense_cond_call_handler+0x278>)
    93b4:	f005 fdcf 	bl	ef56 <assert_print>
    93b8:	f240 2129 	movw	r1, #553	; 0x229
    93bc:	4628      	mov	r0, r5
    93be:	f005 fdc3 	bl	ef48 <assert_post_action>
    93c2:	e7d6      	b.n	9372 <next_sense_cond_call_handler+0x192>
        case 0: return NRF_P0;
    93c4:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    93c8:	e000      	b.n	93cc <next_sense_cond_call_handler+0x1ec>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    93ca:	4925      	ldr	r1, [pc, #148]	; (9460 <next_sense_cond_call_handler+0x280>)
    uint32_t cnf = reg->PIN_CNF[pin_number];
    93cc:	f505 73e0 	add.w	r3, r5, #448	; 0x1c0
    93d0:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
    cnf &= ~to_update;
    93d4:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    93d8:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
    reg->PIN_CNF[pin_number] = cnf;
    93dc:	f841 6023 	str.w	r6, [r1, r3, lsl #2]
    93e0:	e029      	b.n	9436 <next_sense_cond_call_handler+0x256>
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    93e2:	f04f 0803 	mov.w	r8, #3
    93e6:	e709      	b.n	91fc <next_sense_cond_call_handler+0x1c>
            mask = P0_FEATURE_PINS_PRESENT;
    93e8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    93ec:	e70e      	b.n	920c <next_sense_cond_call_handler+0x2c>
    switch (port)
    93ee:	2300      	movs	r3, #0
    93f0:	e70c      	b.n	920c <next_sense_cond_call_handler+0x2c>
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    93f2:	4f17      	ldr	r7, [pc, #92]	; (9450 <next_sense_cond_call_handler+0x270>)
    93f4:	f240 2329 	movw	r3, #553	; 0x229
    93f8:	463a      	mov	r2, r7
    93fa:	4918      	ldr	r1, [pc, #96]	; (945c <next_sense_cond_call_handler+0x27c>)
    93fc:	4816      	ldr	r0, [pc, #88]	; (9458 <next_sense_cond_call_handler+0x278>)
    93fe:	f005 fdaa 	bl	ef56 <assert_print>
    9402:	f240 2129 	movw	r1, #553	; 0x229
    9406:	4638      	mov	r0, r7
    9408:	f005 fd9e 	bl	ef48 <assert_post_action>
    940c:	e705      	b.n	921a <next_sense_cond_call_handler+0x3a>
        case 0: return NRF_P0;
    940e:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    9412:	e000      	b.n	9416 <next_sense_cond_call_handler+0x236>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    9414:	4912      	ldr	r1, [pc, #72]	; (9460 <next_sense_cond_call_handler+0x280>)
    uint32_t cnf = reg->PIN_CNF[pin_number];
    9416:	f507 72e0 	add.w	r2, r7, #448	; 0x1c0
    941a:	f851 3022 	ldr.w	r3, [r1, r2, lsl #2]
    cnf &= ~to_update;
    941e:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    9422:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
    reg->PIN_CNF[pin_number] = cnf;
    9426:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
        if ((trigger == NRFX_GPIOTE_TRIGGER_TOGGLE) ||
    942a:	2d03      	cmp	r5, #3
    942c:	d007      	beq.n	943e <next_sense_cond_call_handler+0x25e>
    942e:	2e02      	cmp	r6, #2
    9430:	d003      	beq.n	943a <next_sense_cond_call_handler+0x25a>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    9432:	2e03      	cmp	r6, #3
    9434:	d008      	beq.n	9448 <next_sense_cond_call_handler+0x268>
}
    9436:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    943a:	2d01      	cmp	r5, #1
    943c:	d1f9      	bne.n	9432 <next_sense_cond_call_handler+0x252>
            call_handler(pin, trigger);
    943e:	4629      	mov	r1, r5
    9440:	4620      	mov	r0, r4
    9442:	f7ff fde1 	bl	9008 <call_handler>
}
    9446:	e7f6      	b.n	9436 <next_sense_cond_call_handler+0x256>
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
    9448:	2d02      	cmp	r5, #2
    944a:	d1f4      	bne.n	9436 <next_sense_cond_call_handler+0x256>
    944c:	e7f7      	b.n	943e <next_sense_cond_call_handler+0x25e>
    944e:	bf00      	nop
    9450:	000125dc 	.word	0x000125dc
    9454:	000119e0 	.word	0x000119e0
    9458:	00011324 	.word	0x00011324
    945c:	00012610 	.word	0x00012610
    9460:	50000300 	.word	0x50000300

00009464 <port_event_handle>:
{
    9464:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    9468:	b084      	sub	sp, #16
    NRF_GPIO_Type * gpio_regs[GPIO_COUNT] = GPIO_REG_LIST;
    946a:	4a65      	ldr	r2, [pc, #404]	; (9600 <port_event_handle+0x19c>)
    946c:	466b      	mov	r3, sp
    946e:	e892 0003 	ldmia.w	r2, {r0, r1}
    9472:	e883 0003 	stmia.w	r3, {r0, r1}
    for (i = start_port; i < (start_port + length); i++)
    9476:	2300      	movs	r3, #0
    9478:	a802      	add	r0, sp, #8
    947a:	e00b      	b.n	9494 <port_event_handle+0x30>
        *p_masks = gpio_regs[i]->LATCH;
    947c:	aa04      	add	r2, sp, #16
    947e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    9482:	f852 2c10 	ldr.w	r2, [r2, #-16]
    9486:	f8d2 1520 	ldr.w	r1, [r2, #1312]	; 0x520
    948a:	f840 1b04 	str.w	r1, [r0], #4
        gpio_regs[i]->LATCH = *p_masks;
    948e:	f8c2 1520 	str.w	r1, [r2, #1312]	; 0x520
    for (i = start_port; i < (start_port + length); i++)
    9492:	3301      	adds	r3, #1
    9494:	2b01      	cmp	r3, #1
    9496:	d9f1      	bls.n	947c <port_event_handle+0x18>
    9498:	e0ad      	b.n	95f6 <port_event_handle+0x192>
            mask = P0_FEATURE_PINS_PRESENT;
    949a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    949e:	e07f      	b.n	95a0 <port_event_handle+0x13c>
    switch (port)
    94a0:	2300      	movs	r3, #0
    94a2:	e07d      	b.n	95a0 <port_event_handle+0x13c>
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    94a4:	4f57      	ldr	r7, [pc, #348]	; (9604 <port_event_handle+0x1a0>)
    94a6:	f240 2329 	movw	r3, #553	; 0x229
    94aa:	463a      	mov	r2, r7
    94ac:	4956      	ldr	r1, [pc, #344]	; (9608 <port_event_handle+0x1a4>)
    94ae:	4857      	ldr	r0, [pc, #348]	; (960c <port_event_handle+0x1a8>)
    94b0:	f005 fd51 	bl	ef56 <assert_print>
    94b4:	f240 2129 	movw	r1, #553	; 0x229
    94b8:	4638      	mov	r0, r7
    94ba:	f005 fd45 	bl	ef48 <assert_post_action>
    94be:	e076      	b.n	95ae <port_event_handle+0x14a>
        case 0: return NRF_P0;
    94c0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    94c4:	e000      	b.n	94c8 <port_event_handle+0x64>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    94c6:	4b52      	ldr	r3, [pc, #328]	; (9610 <port_event_handle+0x1ac>)
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    94c8:	f507 77e0 	add.w	r7, r7, #448	; 0x1c0
    94cc:	f853 2027 	ldr.w	r2, [r3, r7, lsl #2]
                next_sense_cond_call_handler(pin, trigger, sense);
    94d0:	f3c2 4201 	ubfx	r2, r2, #16, #2
    94d4:	4631      	mov	r1, r6
    94d6:	4620      	mov	r0, r4
    94d8:	f7ff fe82 	bl	91e0 <next_sense_cond_call_handler>
    switch (port)
    94dc:	0963      	lsrs	r3, r4, #5
    94de:	d01f      	beq.n	9520 <port_event_handle+0xbc>
    94e0:	2b01      	cmp	r3, #1
    94e2:	d120      	bne.n	9526 <port_event_handle+0xc2>
            mask = P1_FEATURE_PINS_PRESENT;
    94e4:	f64f 73ff 	movw	r3, #65535	; 0xffff
    pin_number &= 0x1F;
    94e8:	f004 021f 	and.w	r2, r4, #31
    return (mask & (1UL << pin_number)) ? true : false;
    94ec:	40d3      	lsrs	r3, r2
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    94ee:	f013 0f01 	tst.w	r3, #1
    94f2:	d01a      	beq.n	952a <port_event_handle+0xc6>
    *p_pin = pin_number & 0x1F;
    94f4:	f004 061f 	and.w	r6, r4, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    94f8:	0964      	lsrs	r4, r4, #5
    94fa:	d024      	beq.n	9546 <port_event_handle+0xe2>
    94fc:	2c01      	cmp	r4, #1
    94fe:	d025      	beq.n	954c <port_event_handle+0xe8>
            NRFX_ASSERT(0);
    9500:	4c40      	ldr	r4, [pc, #256]	; (9604 <port_event_handle+0x1a0>)
    9502:	f240 232e 	movw	r3, #558	; 0x22e
    9506:	4622      	mov	r2, r4
    9508:	4942      	ldr	r1, [pc, #264]	; (9614 <port_event_handle+0x1b0>)
    950a:	4840      	ldr	r0, [pc, #256]	; (960c <port_event_handle+0x1a8>)
    950c:	f005 fd23 	bl	ef56 <assert_print>
    9510:	f240 212e 	movw	r1, #558	; 0x22e
    9514:	4620      	mov	r0, r4
    9516:	f005 fd17 	bl	ef48 <assert_post_action>
        case 0: return NRF_P0;
    951a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    951e:	e016      	b.n	954e <port_event_handle+0xea>
            mask = P0_FEATURE_PINS_PRESENT;
    9520:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    9524:	e7e0      	b.n	94e8 <port_event_handle+0x84>
    switch (port)
    9526:	2300      	movs	r3, #0
    9528:	e7de      	b.n	94e8 <port_event_handle+0x84>
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    952a:	4e36      	ldr	r6, [pc, #216]	; (9604 <port_event_handle+0x1a0>)
    952c:	f240 2329 	movw	r3, #553	; 0x229
    9530:	4632      	mov	r2, r6
    9532:	4935      	ldr	r1, [pc, #212]	; (9608 <port_event_handle+0x1a4>)
    9534:	4835      	ldr	r0, [pc, #212]	; (960c <port_event_handle+0x1a8>)
    9536:	f005 fd0e 	bl	ef56 <assert_print>
    953a:	f240 2129 	movw	r1, #553	; 0x229
    953e:	4630      	mov	r0, r6
    9540:	f005 fd02 	bl	ef48 <assert_post_action>
    9544:	e7d6      	b.n	94f4 <port_event_handle+0x90>
        case 0: return NRF_P0;
    9546:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    954a:	e000      	b.n	954e <port_event_handle+0xea>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    954c:	4a30      	ldr	r2, [pc, #192]	; (9610 <port_event_handle+0x1ac>)
    reg->LATCH = (1 << pin_number);
    954e:	2301      	movs	r3, #1
    9550:	40b3      	lsls	r3, r6
    9552:	f8c2 3520 	str.w	r3, [r2, #1312]	; 0x520
            while (latch[i])
    9556:	ab04      	add	r3, sp, #16
    9558:	eb03 0385 	add.w	r3, r3, r5, lsl #2
    955c:	f853 4c08 	ldr.w	r4, [r3, #-8]
    9560:	2c00      	cmp	r4, #0
    9562:	d03b      	beq.n	95dc <port_event_handle+0x178>
                uint32_t pin = NRF_CTZ(latch[i]);
    9564:	fa94 f4a4 	rbit	r4, r4
    9568:	fab4 f484 	clz	r4, r4
                pin += 32 * i;
    956c:	eb04 1445 	add.w	r4, r4, r5, lsl #5
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    9570:	f104 0208 	add.w	r2, r4, #8
    9574:	4b28      	ldr	r3, [pc, #160]	; (9618 <port_event_handle+0x1b4>)
    9576:	f833 6012 	ldrh.w	r6, [r3, r2, lsl #1]
    957a:	f3c6 0682 	ubfx	r6, r6, #2, #3
 * @param[in,out] p_mask Pointer to mask with bit fields.
 */
__STATIC_INLINE void nrf_bitmask_bit_clear(uint32_t bit, void * p_mask)
{
    uint8_t * p_mask8 = (uint8_t *)p_mask;
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    957e:	08e1      	lsrs	r1, r4, #3
    bit = BITMASK_RELBIT_GET(bit);
    9580:	f004 0207 	and.w	r2, r4, #7
    p_mask8[byte_idx] &= ~(1 << bit);
    9584:	a802      	add	r0, sp, #8
    9586:	2301      	movs	r3, #1
    9588:	fa03 f202 	lsl.w	r2, r3, r2
    958c:	5c43      	ldrb	r3, [r0, r1]
    958e:	ea23 0302 	bic.w	r3, r3, r2
    9592:	5443      	strb	r3, [r0, r1]
    switch (port)
    9594:	0963      	lsrs	r3, r4, #5
    9596:	d080      	beq.n	949a <port_event_handle+0x36>
    9598:	2b01      	cmp	r3, #1
    959a:	d181      	bne.n	94a0 <port_event_handle+0x3c>
            mask = P1_FEATURE_PINS_PRESENT;
    959c:	f64f 73ff 	movw	r3, #65535	; 0xffff
    pin_number &= 0x1F;
    95a0:	f004 021f 	and.w	r2, r4, #31
    return (mask & (1UL << pin_number)) ? true : false;
    95a4:	40d3      	lsrs	r3, r2
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    95a6:	f013 0f01 	tst.w	r3, #1
    95aa:	f43f af7b 	beq.w	94a4 <port_event_handle+0x40>
    *p_pin = pin_number & 0x1F;
    95ae:	f004 071f 	and.w	r7, r4, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    95b2:	0963      	lsrs	r3, r4, #5
    95b4:	d084      	beq.n	94c0 <port_event_handle+0x5c>
    95b6:	2b01      	cmp	r3, #1
    95b8:	d085      	beq.n	94c6 <port_event_handle+0x62>
            NRFX_ASSERT(0);
    95ba:	f8df 8048 	ldr.w	r8, [pc, #72]	; 9604 <port_event_handle+0x1a0>
    95be:	f240 232e 	movw	r3, #558	; 0x22e
    95c2:	4642      	mov	r2, r8
    95c4:	4913      	ldr	r1, [pc, #76]	; (9614 <port_event_handle+0x1b0>)
    95c6:	4811      	ldr	r0, [pc, #68]	; (960c <port_event_handle+0x1a8>)
    95c8:	f005 fcc5 	bl	ef56 <assert_print>
    95cc:	f240 212e 	movw	r1, #558	; 0x22e
    95d0:	4640      	mov	r0, r8
    95d2:	f005 fcb9 	bl	ef48 <assert_post_action>
        case 0: return NRF_P0;
    95d6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    95da:	e775      	b.n	94c8 <port_event_handle+0x64>
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    95dc:	3501      	adds	r5, #1
    95de:	2d01      	cmp	r5, #1
    95e0:	d9b9      	bls.n	9556 <port_event_handle+0xf2>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    95e2:	4b0e      	ldr	r3, [pc, #56]	; (961c <port_event_handle+0x1b8>)
    95e4:	2200      	movs	r2, #0
    95e6:	f8c3 217c 	str.w	r2, [r3, #380]	; 0x17c
    95ea:	f8d3 317c 	ldr.w	r3, [r3, #380]	; 0x17c
    } while (latch_pending_read_and_check(latch));
    95ee:	a802      	add	r0, sp, #8
    95f0:	f7ff fdce 	bl	9190 <latch_pending_read_and_check>
    95f4:	b108      	cbz	r0, 95fa <port_event_handle+0x196>
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    95f6:	2500      	movs	r5, #0
    95f8:	e7f1      	b.n	95de <port_event_handle+0x17a>
}
    95fa:	b004      	add	sp, #16
    95fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    9600:	00010de0 	.word	0x00010de0
    9604:	000125dc 	.word	0x000125dc
    9608:	00012610 	.word	0x00012610
    960c:	00011324 	.word	0x00011324
    9610:	50000300 	.word	0x50000300
    9614:	000119e0 	.word	0x000119e0
    9618:	2000407c 	.word	0x2000407c
    961c:	40006000 	.word	0x40006000

00009620 <nrfx_gpiote_input_configure>:
{
    9620:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    9624:	4604      	mov	r4, r0
    9626:	4615      	mov	r5, r2
    9628:	461e      	mov	r6, r3
    if (p_input_config)
    962a:	2900      	cmp	r1, #0
    962c:	d064      	beq.n	96f8 <nrfx_gpiote_input_configure+0xd8>
    962e:	4688      	mov	r8, r1
        if (pin_is_task_output(pin))
    9630:	f006 fdae 	bl	10190 <pin_is_task_output>
    9634:	2800      	cmp	r0, #0
    9636:	f040 80cd 	bne.w	97d4 <nrfx_gpiote_input_configure+0x1b4>
    switch (port)
    963a:	0963      	lsrs	r3, r4, #5
    963c:	d020      	beq.n	9680 <nrfx_gpiote_input_configure+0x60>
    963e:	2b01      	cmp	r3, #1
    9640:	d121      	bne.n	9686 <nrfx_gpiote_input_configure+0x66>
            mask = P1_FEATURE_PINS_PRESENT;
    9642:	f64f 73ff 	movw	r3, #65535	; 0xffff
    pin_number &= 0x1F;
    9646:	f004 021f 	and.w	r2, r4, #31
    return (mask & (1UL << pin_number)) ? true : false;
    964a:	40d3      	lsrs	r3, r2
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    964c:	f013 0f01 	tst.w	r3, #1
    9650:	d01b      	beq.n	968a <nrfx_gpiote_input_configure+0x6a>
    *p_pin = pin_number & 0x1F;
    9652:	f004 071f 	and.w	r7, r4, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    9656:	0963      	lsrs	r3, r4, #5
    9658:	d025      	beq.n	96a6 <nrfx_gpiote_input_configure+0x86>
    965a:	2b01      	cmp	r3, #1
    965c:	d026      	beq.n	96ac <nrfx_gpiote_input_configure+0x8c>
            NRFX_ASSERT(0);
    965e:	f8df 9184 	ldr.w	r9, [pc, #388]	; 97e4 <nrfx_gpiote_input_configure+0x1c4>
    9662:	f240 232e 	movw	r3, #558	; 0x22e
    9666:	464a      	mov	r2, r9
    9668:	495f      	ldr	r1, [pc, #380]	; (97e8 <nrfx_gpiote_input_configure+0x1c8>)
    966a:	4860      	ldr	r0, [pc, #384]	; (97ec <nrfx_gpiote_input_configure+0x1cc>)
    966c:	f005 fc73 	bl	ef56 <assert_print>
    9670:	f240 212e 	movw	r1, #558	; 0x22e
    9674:	4648      	mov	r0, r9
    9676:	f005 fc67 	bl	ef48 <assert_post_action>
        case 0: return NRF_P0;
    967a:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    967e:	e016      	b.n	96ae <nrfx_gpiote_input_configure+0x8e>
            mask = P0_FEATURE_PINS_PRESENT;
    9680:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    9684:	e7df      	b.n	9646 <nrfx_gpiote_input_configure+0x26>
    switch (port)
    9686:	2300      	movs	r3, #0
    9688:	e7dd      	b.n	9646 <nrfx_gpiote_input_configure+0x26>
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    968a:	4f56      	ldr	r7, [pc, #344]	; (97e4 <nrfx_gpiote_input_configure+0x1c4>)
    968c:	f240 2329 	movw	r3, #553	; 0x229
    9690:	463a      	mov	r2, r7
    9692:	4957      	ldr	r1, [pc, #348]	; (97f0 <nrfx_gpiote_input_configure+0x1d0>)
    9694:	4855      	ldr	r0, [pc, #340]	; (97ec <nrfx_gpiote_input_configure+0x1cc>)
    9696:	f005 fc5e 	bl	ef56 <assert_print>
    969a:	f240 2129 	movw	r1, #553	; 0x229
    969e:	4638      	mov	r0, r7
    96a0:	f005 fc52 	bl	ef48 <assert_post_action>
    96a4:	e7d5      	b.n	9652 <nrfx_gpiote_input_configure+0x32>
        case 0: return NRF_P0;
    96a6:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    96aa:	e000      	b.n	96ae <nrfx_gpiote_input_configure+0x8e>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    96ac:	4951      	ldr	r1, [pc, #324]	; (97f4 <nrfx_gpiote_input_configure+0x1d4>)
    uint32_t cnf = reg->PIN_CNF[pin_number];
    96ae:	f507 73e0 	add.w	r3, r7, #448	; 0x1c0
    96b2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    96b6:	f1b8 0f00 	cmp.w	r8, #0
    96ba:	d03f      	beq.n	973c <nrfx_gpiote_input_configure+0x11c>
    96bc:	220c      	movs	r2, #12
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    96be:	f042 0203 	orr.w	r2, r2, #3
    cnf &= ~to_update;
    96c2:	ea23 0302 	bic.w	r3, r3, r2
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    96c6:	f1b8 0f00 	cmp.w	r8, #0
    96ca:	d039      	beq.n	9740 <nrfx_gpiote_input_configure+0x120>
    96cc:	f898 2000 	ldrb.w	r2, [r8]
    96d0:	0092      	lsls	r2, r2, #2
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    96d2:	4313      	orrs	r3, r2
    reg->PIN_CNF[pin_number] = cnf;
    96d4:	f507 77e0 	add.w	r7, r7, #448	; 0x1c0
    96d8:	f841 3027 	str.w	r3, [r1, r7, lsl #2]
        m_cb.pin_flags[pin] &= ~PIN_FLAG_OUTPUT;
    96dc:	4a46      	ldr	r2, [pc, #280]	; (97f8 <nrfx_gpiote_input_configure+0x1d8>)
    96de:	f104 0108 	add.w	r1, r4, #8
    96e2:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
    96e6:	f023 0302 	bic.w	r3, r3, #2
    96ea:	b29b      	uxth	r3, r3
    96ec:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE;
    96f0:	f043 0301 	orr.w	r3, r3, #1
    96f4:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
    if (p_trigger_config)
    96f8:	b1bd      	cbz	r5, 972a <nrfx_gpiote_input_configure+0x10a>
        nrfx_gpiote_trigger_t trigger = p_trigger_config->trigger;
    96fa:	782f      	ldrb	r7, [r5, #0]
        bool use_evt = p_trigger_config->p_in_channel ? true : false;
    96fc:	f8d5 8004 	ldr.w	r8, [r5, #4]
        if (pin_is_output(pin))
    9700:	4620      	mov	r0, r4
    9702:	f7ff fc2f 	bl	8f64 <pin_is_output>
    9706:	b1e8      	cbz	r0, 9744 <nrfx_gpiote_input_configure+0x124>
            if (use_evt)
    9708:	f1b8 0f00 	cmp.w	r8, #0
    970c:	d164      	bne.n	97d8 <nrfx_gpiote_input_configure+0x1b8>
        m_cb.pin_flags[pin] &= ~PIN_FLAG_TRIG_MODE_MASK;
    970e:	4a3a      	ldr	r2, [pc, #232]	; (97f8 <nrfx_gpiote_input_configure+0x1d8>)
    9710:	f104 0108 	add.w	r1, r4, #8
    9714:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
    9718:	f023 031c 	bic.w	r3, r3, #28
    971c:	b29b      	uxth	r3, r3
    971e:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
        m_cb.pin_flags[pin] |= PIN_FLAG_TRIG_MODE_SET(trigger);
    9722:	ea43 0387 	orr.w	r3, r3, r7, lsl #2
    9726:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
    if (p_handler_config)
    972a:	2e00      	cmp	r6, #0
    972c:	d058      	beq.n	97e0 <nrfx_gpiote_input_configure+0x1c0>
        err = pin_handler_set(pin, p_handler_config->handler, p_handler_config->p_context);
    972e:	6872      	ldr	r2, [r6, #4]
    9730:	6831      	ldr	r1, [r6, #0]
    9732:	4620      	mov	r0, r4
    9734:	f7ff fcd4 	bl	90e0 <pin_handler_set>
}
    9738:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    973c:	2200      	movs	r2, #0
    973e:	e7be      	b.n	96be <nrfx_gpiote_input_configure+0x9e>
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    9740:	2200      	movs	r2, #0
    9742:	e7c6      	b.n	96d2 <nrfx_gpiote_input_configure+0xb2>
            m_cb.pin_flags[pin] &= ~(PIN_TE_ID_MASK | PIN_FLAG_TE_USED);
    9744:	4a2c      	ldr	r2, [pc, #176]	; (97f8 <nrfx_gpiote_input_configure+0x1d8>)
    9746:	f104 0108 	add.w	r1, r4, #8
    974a:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
    974e:	f023 0320 	bic.w	r3, r3, #32
    9752:	04db      	lsls	r3, r3, #19
    9754:	0cdb      	lsrs	r3, r3, #19
    9756:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
            if (use_evt)
    975a:	f1b8 0f00 	cmp.w	r8, #0
    975e:	d0d6      	beq.n	970e <nrfx_gpiote_input_configure+0xee>
                if (!edge)
    9760:	2f03      	cmp	r7, #3
    9762:	d83b      	bhi.n	97dc <nrfx_gpiote_input_configure+0x1bc>
                uint8_t ch = *p_trigger_config->p_in_channel;
    9764:	686b      	ldr	r3, [r5, #4]
    9766:	781d      	ldrb	r5, [r3, #0]
                if (trigger == NRFX_GPIOTE_TRIGGER_NONE)
    9768:	b937      	cbnz	r7, 9778 <nrfx_gpiote_input_configure+0x158>
    p_reg->CONFIG[idx] = 0;
    976a:	f505 75a2 	add.w	r5, r5, #324	; 0x144
    976e:	4b23      	ldr	r3, [pc, #140]	; (97fc <nrfx_gpiote_input_configure+0x1dc>)
    9770:	2200      	movs	r2, #0
    9772:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
#if defined(NRF9160_XXAA) || defined(NRF5340_XXAA)
    p_reg->CONFIG[idx] = 0;
#endif
}
    9776:	e7ca      	b.n	970e <nrfx_gpiote_input_configure+0xee>
                    nrf_gpiote_polarity_t polarity = gpiote_trigger_to_polarity(trigger);
    9778:	4638      	mov	r0, r7
    977a:	f006 fd20 	bl	101be <gpiote_trigger_to_polarity>
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    977e:	4b1f      	ldr	r3, [pc, #124]	; (97fc <nrfx_gpiote_input_configure+0x1dc>)
    9780:	f505 72a2 	add.w	r2, r5, #324	; 0x144
    9784:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
    9788:	f021 0103 	bic.w	r1, r1, #3
    978c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk | GPIOTE_CONFIG_POLARITY_Msk);
    9790:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
    9794:	f421 314f 	bic.w	r1, r1, #211968	; 0x33c00
    9798:	f421 7140 	bic.w	r1, r1, #768	; 0x300
    979c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    97a0:	f853 c022 	ldr.w	ip, [r3, r2, lsl #2]
    97a4:	0221      	lsls	r1, r4, #8
    97a6:	f401 517c 	and.w	r1, r1, #16128	; 0x3f00
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk);
    97aa:	0400      	lsls	r0, r0, #16
    97ac:	f400 3040 	and.w	r0, r0, #196608	; 0x30000
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    97b0:	4301      	orrs	r1, r0
    97b2:	ea4c 0101 	orr.w	r1, ip, r1
    97b6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    97ba:	036b      	lsls	r3, r5, #13
    97bc:	b29b      	uxth	r3, r3
    97be:	4a0e      	ldr	r2, [pc, #56]	; (97f8 <nrfx_gpiote_input_configure+0x1d8>)
    97c0:	f104 0108 	add.w	r1, r4, #8
    97c4:	f832 0011 	ldrh.w	r0, [r2, r1, lsl #1]
    97c8:	4303      	orrs	r3, r0
    97ca:	f043 0320 	orr.w	r3, r3, #32
    97ce:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
    97d2:	e79c      	b.n	970e <nrfx_gpiote_input_configure+0xee>
            return NRFX_ERROR_INVALID_PARAM;
    97d4:	480a      	ldr	r0, [pc, #40]	; (9800 <nrfx_gpiote_input_configure+0x1e0>)
    97d6:	e7af      	b.n	9738 <nrfx_gpiote_input_configure+0x118>
                return NRFX_ERROR_INVALID_PARAM;
    97d8:	4809      	ldr	r0, [pc, #36]	; (9800 <nrfx_gpiote_input_configure+0x1e0>)
    97da:	e7ad      	b.n	9738 <nrfx_gpiote_input_configure+0x118>
                    return NRFX_ERROR_INVALID_PARAM;
    97dc:	4808      	ldr	r0, [pc, #32]	; (9800 <nrfx_gpiote_input_configure+0x1e0>)
    97de:	e7ab      	b.n	9738 <nrfx_gpiote_input_configure+0x118>
        err = NRFX_SUCCESS;
    97e0:	4808      	ldr	r0, [pc, #32]	; (9804 <nrfx_gpiote_input_configure+0x1e4>)
    97e2:	e7a9      	b.n	9738 <nrfx_gpiote_input_configure+0x118>
    97e4:	000125dc 	.word	0x000125dc
    97e8:	000119e0 	.word	0x000119e0
    97ec:	00011324 	.word	0x00011324
    97f0:	00012610 	.word	0x00012610
    97f4:	50000300 	.word	0x50000300
    97f8:	2000407c 	.word	0x2000407c
    97fc:	40006000 	.word	0x40006000
    9800:	0bad0004 	.word	0x0bad0004
    9804:	0bad0000 	.word	0x0bad0000

00009808 <nrfx_gpiote_output_configure>:
{
    9808:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    980c:	4604      	mov	r4, r0
    980e:	4615      	mov	r5, r2
    if (p_config)
    9810:	2900      	cmp	r1, #0
    9812:	f000 8086 	beq.w	9922 <nrfx_gpiote_output_configure+0x11a>
    9816:	460f      	mov	r7, r1
        if (pin_is_input(pin) && pin_in_use_by_te(pin))
    9818:	f006 fcc9 	bl	101ae <pin_is_input>
    981c:	b128      	cbz	r0, 982a <nrfx_gpiote_output_configure+0x22>
    981e:	4620      	mov	r0, r4
    9820:	f7ff fb8a 	bl	8f38 <pin_in_use_by_te>
    9824:	2800      	cmp	r0, #0
    9826:	f040 80ce 	bne.w	99c6 <nrfx_gpiote_output_configure+0x1be>
        if (pin_has_trigger(pin) && (p_config->input_connect == NRF_GPIO_PIN_INPUT_DISCONNECT))
    982a:	4620      	mov	r0, r4
    982c:	f7ff fb8e 	bl	8f4c <pin_has_trigger>
    9830:	b118      	cbz	r0, 983a <nrfx_gpiote_output_configure+0x32>
    9832:	787b      	ldrb	r3, [r7, #1]
    9834:	2b01      	cmp	r3, #1
    9836:	f000 80c8 	beq.w	99ca <nrfx_gpiote_output_configure+0x1c2>
        nrf_gpio_reconfigure(pin, &dir, &p_config->input_connect, &p_config->pull,
    983a:	f107 0901 	add.w	r9, r7, #1
    983e:	f107 0802 	add.w	r8, r7, #2
    switch (port)
    9842:	0963      	lsrs	r3, r4, #5
    9844:	d020      	beq.n	9888 <nrfx_gpiote_output_configure+0x80>
    9846:	2b01      	cmp	r3, #1
    9848:	d121      	bne.n	988e <nrfx_gpiote_output_configure+0x86>
            mask = P1_FEATURE_PINS_PRESENT;
    984a:	f64f 73ff 	movw	r3, #65535	; 0xffff
    pin_number &= 0x1F;
    984e:	f004 021f 	and.w	r2, r4, #31
    return (mask & (1UL << pin_number)) ? true : false;
    9852:	40d3      	lsrs	r3, r2
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    9854:	f013 0f01 	tst.w	r3, #1
    9858:	d01b      	beq.n	9892 <nrfx_gpiote_output_configure+0x8a>
    *p_pin = pin_number & 0x1F;
    985a:	f004 061f 	and.w	r6, r4, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    985e:	0963      	lsrs	r3, r4, #5
    9860:	d025      	beq.n	98ae <nrfx_gpiote_output_configure+0xa6>
    9862:	2b01      	cmp	r3, #1
    9864:	d026      	beq.n	98b4 <nrfx_gpiote_output_configure+0xac>
            NRFX_ASSERT(0);
    9866:	f8df a170 	ldr.w	sl, [pc, #368]	; 99d8 <nrfx_gpiote_output_configure+0x1d0>
    986a:	f240 232e 	movw	r3, #558	; 0x22e
    986e:	4652      	mov	r2, sl
    9870:	495a      	ldr	r1, [pc, #360]	; (99dc <nrfx_gpiote_output_configure+0x1d4>)
    9872:	485b      	ldr	r0, [pc, #364]	; (99e0 <nrfx_gpiote_output_configure+0x1d8>)
    9874:	f005 fb6f 	bl	ef56 <assert_print>
    9878:	f240 212e 	movw	r1, #558	; 0x22e
    987c:	4650      	mov	r0, sl
    987e:	f005 fb63 	bl	ef48 <assert_post_action>
        case 0: return NRF_P0;
    9882:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    9886:	e016      	b.n	98b6 <nrfx_gpiote_output_configure+0xae>
            mask = P0_FEATURE_PINS_PRESENT;
    9888:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    988c:	e7df      	b.n	984e <nrfx_gpiote_output_configure+0x46>
    switch (port)
    988e:	2300      	movs	r3, #0
    9890:	e7dd      	b.n	984e <nrfx_gpiote_output_configure+0x46>
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    9892:	4e51      	ldr	r6, [pc, #324]	; (99d8 <nrfx_gpiote_output_configure+0x1d0>)
    9894:	f240 2329 	movw	r3, #553	; 0x229
    9898:	4632      	mov	r2, r6
    989a:	4952      	ldr	r1, [pc, #328]	; (99e4 <nrfx_gpiote_output_configure+0x1dc>)
    989c:	4850      	ldr	r0, [pc, #320]	; (99e0 <nrfx_gpiote_output_configure+0x1d8>)
    989e:	f005 fb5a 	bl	ef56 <assert_print>
    98a2:	f240 2129 	movw	r1, #553	; 0x229
    98a6:	4630      	mov	r0, r6
    98a8:	f005 fb4e 	bl	ef48 <assert_post_action>
    98ac:	e7d5      	b.n	985a <nrfx_gpiote_output_configure+0x52>
        case 0: return NRF_P0;
    98ae:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
    98b2:	e000      	b.n	98b6 <nrfx_gpiote_output_configure+0xae>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    98b4:	4a4c      	ldr	r2, [pc, #304]	; (99e8 <nrfx_gpiote_output_configure+0x1e0>)
    uint32_t cnf = reg->PIN_CNF[pin_number];
    98b6:	f506 73e0 	add.w	r3, r6, #448	; 0x1c0
    98ba:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    98be:	f1b9 0f00 	cmp.w	r9, #0
    98c2:	d04b      	beq.n	995c <nrfx_gpiote_output_configure+0x154>
    98c4:	2302      	movs	r3, #2
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    98c6:	f043 0301 	orr.w	r3, r3, #1
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    98ca:	f1b8 0f00 	cmp.w	r8, #0
    98ce:	d047      	beq.n	9960 <nrfx_gpiote_output_configure+0x158>
    98d0:	200c      	movs	r0, #12
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    98d2:	4303      	orrs	r3, r0
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
    98d4:	2f00      	cmp	r7, #0
    98d6:	d045      	beq.n	9964 <nrfx_gpiote_output_configure+0x15c>
    98d8:	f44f 60e0 	mov.w	r0, #1792	; 0x700
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    98dc:	4303      	orrs	r3, r0
    cnf &= ~to_update;
    98de:	ea21 0103 	bic.w	r1, r1, r3
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos) |
    98e2:	f1b9 0f00 	cmp.w	r9, #0
    98e6:	d03f      	beq.n	9968 <nrfx_gpiote_output_configure+0x160>
    98e8:	787b      	ldrb	r3, [r7, #1]
    98ea:	005b      	lsls	r3, r3, #1
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    98ec:	f043 0301 	orr.w	r3, r3, #1
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    98f0:	f1b8 0f00 	cmp.w	r8, #0
    98f4:	d03a      	beq.n	996c <nrfx_gpiote_output_configure+0x164>
    98f6:	78b8      	ldrb	r0, [r7, #2]
    98f8:	0080      	lsls	r0, r0, #2
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos) |
    98fa:	4303      	orrs	r3, r0
           ((uint32_t)(p_drive ? *p_drive : 0) << GPIO_PIN_CNF_DRIVE_Pos) |
    98fc:	2f00      	cmp	r7, #0
    98fe:	d037      	beq.n	9970 <nrfx_gpiote_output_configure+0x168>
    9900:	7838      	ldrb	r0, [r7, #0]
    9902:	0200      	lsls	r0, r0, #8
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    9904:	4303      	orrs	r3, r0
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    9906:	430b      	orrs	r3, r1
    reg->PIN_CNF[pin_number] = cnf;
    9908:	f506 76e0 	add.w	r6, r6, #448	; 0x1c0
    990c:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE | PIN_FLAG_OUTPUT;
    9910:	4a36      	ldr	r2, [pc, #216]	; (99ec <nrfx_gpiote_output_configure+0x1e4>)
    9912:	f104 0108 	add.w	r1, r4, #8
    9916:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
    991a:	f043 0303 	orr.w	r3, r3, #3
    991e:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
    if (p_task_config)
    9922:	2d00      	cmp	r5, #0
    9924:	d053      	beq.n	99ce <nrfx_gpiote_output_configure+0x1c6>
        if (pin_is_input(pin))
    9926:	4620      	mov	r0, r4
    9928:	f006 fc41 	bl	101ae <pin_is_input>
    992c:	2800      	cmp	r0, #0
    992e:	d150      	bne.n	99d2 <nrfx_gpiote_output_configure+0x1ca>
        uint32_t ch = p_task_config->task_ch;
    9930:	782b      	ldrb	r3, [r5, #0]
    p_reg->CONFIG[idx] = 0;
    9932:	f503 71a2 	add.w	r1, r3, #324	; 0x144
    9936:	4a2e      	ldr	r2, [pc, #184]	; (99f0 <nrfx_gpiote_output_configure+0x1e8>)
    9938:	f842 0021 	str.w	r0, [r2, r1, lsl #2]
        m_cb.pin_flags[pin] &= ~(PIN_FLAG_TE_USED | PIN_TE_ID_MASK);
    993c:	492b      	ldr	r1, [pc, #172]	; (99ec <nrfx_gpiote_output_configure+0x1e4>)
    993e:	f104 0008 	add.w	r0, r4, #8
    9942:	f831 2010 	ldrh.w	r2, [r1, r0, lsl #1]
    9946:	f022 0220 	bic.w	r2, r2, #32
    994a:	04d2      	lsls	r2, r2, #19
    994c:	0cd2      	lsrs	r2, r2, #19
    994e:	f821 2010 	strh.w	r2, [r1, r0, lsl #1]
        if (p_task_config->polarity != NRF_GPIOTE_POLARITY_NONE)
    9952:	786a      	ldrb	r2, [r5, #1]
    9954:	b972      	cbnz	r2, 9974 <nrfx_gpiote_output_configure+0x16c>
    return NRFX_SUCCESS;
    9956:	4827      	ldr	r0, [pc, #156]	; (99f4 <nrfx_gpiote_output_configure+0x1ec>)
}
    9958:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    995c:	2300      	movs	r3, #0
    995e:	e7b2      	b.n	98c6 <nrfx_gpiote_output_configure+0xbe>
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    9960:	2000      	movs	r0, #0
    9962:	e7b6      	b.n	98d2 <nrfx_gpiote_output_configure+0xca>
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
    9964:	2000      	movs	r0, #0
    9966:	e7b9      	b.n	98dc <nrfx_gpiote_output_configure+0xd4>
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos) |
    9968:	2300      	movs	r3, #0
    996a:	e7bf      	b.n	98ec <nrfx_gpiote_output_configure+0xe4>
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    996c:	2000      	movs	r0, #0
    996e:	e7c4      	b.n	98fa <nrfx_gpiote_output_configure+0xf2>
           ((uint32_t)(p_drive ? *p_drive : 0) << GPIO_PIN_CNF_DRIVE_Pos) |
    9970:	2000      	movs	r0, #0
    9972:	e7c7      	b.n	9904 <nrfx_gpiote_output_configure+0xfc>
            nrf_gpiote_task_configure(NRF_GPIOTE, ch, pin,
    9974:	78af      	ldrb	r7, [r5, #2]
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk |
    9976:	481e      	ldr	r0, [pc, #120]	; (99f0 <nrfx_gpiote_output_configure+0x1e8>)
    9978:	f503 75a2 	add.w	r5, r3, #324	; 0x144
    997c:	f850 1025 	ldr.w	r1, [r0, r5, lsl #2]
    9980:	f421 1199 	bic.w	r1, r1, #1253376	; 0x132000
    9984:	f421 51f8 	bic.w	r1, r1, #7936	; 0x1f00
    9988:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    998c:	f850 6025 	ldr.w	r6, [r0, r5, lsl #2]
    9990:	0221      	lsls	r1, r4, #8
    9992:	f401 517c 	and.w	r1, r1, #16128	; 0x3f00
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    9996:	0412      	lsls	r2, r2, #16
    9998:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    999c:	430a      	orrs	r2, r1
                        ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
    999e:	0539      	lsls	r1, r7, #20
    99a0:	f401 1180 	and.w	r1, r1, #1048576	; 0x100000
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    99a4:	430a      	orrs	r2, r1
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    99a6:	4332      	orrs	r2, r6
    99a8:	f840 2025 	str.w	r2, [r0, r5, lsl #2]
            m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    99ac:	035b      	lsls	r3, r3, #13
    99ae:	b29b      	uxth	r3, r3
    99b0:	4a0e      	ldr	r2, [pc, #56]	; (99ec <nrfx_gpiote_output_configure+0x1e4>)
    99b2:	3408      	adds	r4, #8
    99b4:	f832 1014 	ldrh.w	r1, [r2, r4, lsl #1]
    99b8:	430b      	orrs	r3, r1
    99ba:	f043 0320 	orr.w	r3, r3, #32
    99be:	f822 3014 	strh.w	r3, [r2, r4, lsl #1]
    return NRFX_SUCCESS;
    99c2:	480c      	ldr	r0, [pc, #48]	; (99f4 <nrfx_gpiote_output_configure+0x1ec>)
    99c4:	e7c8      	b.n	9958 <nrfx_gpiote_output_configure+0x150>
    99c6:	480c      	ldr	r0, [pc, #48]	; (99f8 <nrfx_gpiote_output_configure+0x1f0>)
    99c8:	e7c6      	b.n	9958 <nrfx_gpiote_output_configure+0x150>
    99ca:	480b      	ldr	r0, [pc, #44]	; (99f8 <nrfx_gpiote_output_configure+0x1f0>)
    99cc:	e7c4      	b.n	9958 <nrfx_gpiote_output_configure+0x150>
    99ce:	4809      	ldr	r0, [pc, #36]	; (99f4 <nrfx_gpiote_output_configure+0x1ec>)
    99d0:	e7c2      	b.n	9958 <nrfx_gpiote_output_configure+0x150>
            return NRFX_ERROR_INVALID_PARAM;
    99d2:	4809      	ldr	r0, [pc, #36]	; (99f8 <nrfx_gpiote_output_configure+0x1f0>)
    99d4:	e7c0      	b.n	9958 <nrfx_gpiote_output_configure+0x150>
    99d6:	bf00      	nop
    99d8:	000125dc 	.word	0x000125dc
    99dc:	000119e0 	.word	0x000119e0
    99e0:	00011324 	.word	0x00011324
    99e4:	00012610 	.word	0x00012610
    99e8:	50000300 	.word	0x50000300
    99ec:	2000407c 	.word	0x2000407c
    99f0:	40006000 	.word	0x40006000
    99f4:	0bad0000 	.word	0x0bad0000
    99f8:	0bad0004 	.word	0x0bad0004

000099fc <nrfx_gpiote_global_callback_set>:
    m_cb.global_handler.handler = handler;
    99fc:	4b01      	ldr	r3, [pc, #4]	; (9a04 <nrfx_gpiote_global_callback_set+0x8>)
    99fe:	6098      	str	r0, [r3, #8]
    m_cb.global_handler.p_context = p_context;
    9a00:	60d9      	str	r1, [r3, #12]
}
    9a02:	4770      	bx	lr
    9a04:	2000407c 	.word	0x2000407c

00009a08 <nrfx_gpiote_channel_get>:
{
    9a08:	b570      	push	{r4, r5, r6, lr}
    9a0a:	4604      	mov	r4, r0
    NRFX_ASSERT(p_channel);
    9a0c:	460d      	mov	r5, r1
    9a0e:	b159      	cbz	r1, 9a28 <nrfx_gpiote_channel_get+0x20>
    if (pin_in_use_by_te(pin))
    9a10:	4620      	mov	r0, r4
    9a12:	f7ff fa91 	bl	8f38 <pin_in_use_by_te>
    9a16:	b1a8      	cbz	r0, 9a44 <nrfx_gpiote_channel_get+0x3c>
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    9a18:	3408      	adds	r4, #8
    9a1a:	4b0b      	ldr	r3, [pc, #44]	; (9a48 <nrfx_gpiote_channel_get+0x40>)
    9a1c:	f833 3014 	ldrh.w	r3, [r3, r4, lsl #1]
    9a20:	0b5b      	lsrs	r3, r3, #13
    9a22:	702b      	strb	r3, [r5, #0]
        return NRFX_SUCCESS;
    9a24:	4809      	ldr	r0, [pc, #36]	; (9a4c <nrfx_gpiote_channel_get+0x44>)
}
    9a26:	bd70      	pop	{r4, r5, r6, pc}
    NRFX_ASSERT(p_channel);
    9a28:	4e09      	ldr	r6, [pc, #36]	; (9a50 <nrfx_gpiote_channel_get+0x48>)
    9a2a:	f240 2335 	movw	r3, #565	; 0x235
    9a2e:	4632      	mov	r2, r6
    9a30:	4908      	ldr	r1, [pc, #32]	; (9a54 <nrfx_gpiote_channel_get+0x4c>)
    9a32:	4809      	ldr	r0, [pc, #36]	; (9a58 <nrfx_gpiote_channel_get+0x50>)
    9a34:	f005 fa8f 	bl	ef56 <assert_print>
    9a38:	f240 2135 	movw	r1, #565	; 0x235
    9a3c:	4630      	mov	r0, r6
    9a3e:	f005 fa83 	bl	ef48 <assert_post_action>
    9a42:	e7e5      	b.n	9a10 <nrfx_gpiote_channel_get+0x8>
        return NRFX_ERROR_INVALID_PARAM;
    9a44:	4805      	ldr	r0, [pc, #20]	; (9a5c <nrfx_gpiote_channel_get+0x54>)
    9a46:	e7ee      	b.n	9a26 <nrfx_gpiote_channel_get+0x1e>
    9a48:	2000407c 	.word	0x2000407c
    9a4c:	0bad0000 	.word	0x0bad0000
    9a50:	00012870 	.word	0x00012870
    9a54:	000128c4 	.word	0x000128c4
    9a58:	00011324 	.word	0x00011324
    9a5c:	0bad0004 	.word	0x0bad0004

00009a60 <nrfx_gpiote_init>:
    if (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED)
    9a60:	4b10      	ldr	r3, [pc, #64]	; (9aa4 <nrfx_gpiote_init+0x44>)
    9a62:	f893 3078 	ldrb.w	r3, [r3, #120]	; 0x78
    9a66:	b10b      	cbz	r3, 9a6c <nrfx_gpiote_init+0xc>
        return err_code;
    9a68:	480f      	ldr	r0, [pc, #60]	; (9aa8 <nrfx_gpiote_init+0x48>)
}
    9a6a:	4770      	bx	lr
{
    9a6c:	b510      	push	{r4, lr}
    memset(m_cb.pin_flags, 0, sizeof(m_cb.pin_flags));
    9a6e:	4c0d      	ldr	r4, [pc, #52]	; (9aa4 <nrfx_gpiote_init+0x44>)
    9a70:	2260      	movs	r2, #96	; 0x60
    9a72:	2100      	movs	r1, #0
    9a74:	f104 0010 	add.w	r0, r4, #16
    9a78:	f006 fd3b 	bl	104f2 <memset>
    NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_GPIOTE));
    9a7c:	2006      	movs	r0, #6
    9a7e:	f7fc f8f7 	bl	5c70 <arch_irq_enable>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    9a82:	4b0a      	ldr	r3, [pc, #40]	; (9aac <nrfx_gpiote_init+0x4c>)
    9a84:	2200      	movs	r2, #0
    9a86:	f8c3 217c 	str.w	r2, [r3, #380]	; 0x17c
    9a8a:	f8d3 217c 	ldr.w	r2, [r3, #380]	; 0x17c
    p_reg->INTENSET = mask;
    9a8e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    9a92:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    m_cb.state = NRFX_DRV_STATE_INITIALIZED;
    9a96:	2301      	movs	r3, #1
    9a98:	f884 3078 	strb.w	r3, [r4, #120]	; 0x78
    m_cb.available_evt_handlers = NRFX_BIT_MASK(NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS);
    9a9c:	6763      	str	r3, [r4, #116]	; 0x74
    return err_code;
    9a9e:	4804      	ldr	r0, [pc, #16]	; (9ab0 <nrfx_gpiote_init+0x50>)
}
    9aa0:	bd10      	pop	{r4, pc}
    9aa2:	bf00      	nop
    9aa4:	2000407c 	.word	0x2000407c
    9aa8:	0bad0005 	.word	0x0bad0005
    9aac:	40006000 	.word	0x40006000
    9ab0:	0bad0000 	.word	0x0bad0000

00009ab4 <nrfx_gpiote_is_init>:
    return (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED) ? true : false;
    9ab4:	4b03      	ldr	r3, [pc, #12]	; (9ac4 <nrfx_gpiote_is_init+0x10>)
    9ab6:	f893 0078 	ldrb.w	r0, [r3, #120]	; 0x78
}
    9aba:	3800      	subs	r0, #0
    9abc:	bf18      	it	ne
    9abe:	2001      	movne	r0, #1
    9ac0:	4770      	bx	lr
    9ac2:	bf00      	nop
    9ac4:	2000407c 	.word	0x2000407c

00009ac8 <nrfx_gpiote_channel_free>:
{
    9ac8:	b508      	push	{r3, lr}
    9aca:	4601      	mov	r1, r0
    return nrfx_flag32_free(&m_cb.available_channels_mask, channel);
    9acc:	4801      	ldr	r0, [pc, #4]	; (9ad4 <nrfx_gpiote_channel_free+0xc>)
    9ace:	f7ff f855 	bl	8b7c <nrfx_flag32_free>
}
    9ad2:	bd08      	pop	{r3, pc}
    9ad4:	200040ec 	.word	0x200040ec

00009ad8 <nrfx_gpiote_channel_alloc>:
{
    9ad8:	b508      	push	{r3, lr}
    9ada:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_cb.available_channels_mask, p_channel);
    9adc:	4801      	ldr	r0, [pc, #4]	; (9ae4 <nrfx_gpiote_channel_alloc+0xc>)
    9ade:	f7ff f825 	bl	8b2c <nrfx_flag32_alloc>
}
    9ae2:	bd08      	pop	{r3, pc}
    9ae4:	200040ec 	.word	0x200040ec

00009ae8 <nrfx_gpiote_trigger_enable>:
{
    9ae8:	b570      	push	{r4, r5, r6, lr}
    9aea:	4604      	mov	r4, r0
    9aec:	460d      	mov	r5, r1
    NRFX_ASSERT(pin_has_trigger(pin));
    9aee:	f7ff fa2d 	bl	8f4c <pin_has_trigger>
    9af2:	b1b8      	cbz	r0, 9b24 <nrfx_gpiote_trigger_enable+0x3c>
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    9af4:	4620      	mov	r0, r4
    9af6:	f7ff fa1f 	bl	8f38 <pin_in_use_by_te>
    9afa:	b118      	cbz	r0, 9b04 <nrfx_gpiote_trigger_enable+0x1c>
    9afc:	4620      	mov	r0, r4
    9afe:	f006 fb56 	bl	101ae <pin_is_input>
    9b02:	b9e8      	cbnz	r0, 9b40 <nrfx_gpiote_trigger_enable+0x58>
        NRFX_ASSERT(int_enable);
    9b04:	2d00      	cmp	r5, #0
    9b06:	d04c      	beq.n	9ba2 <nrfx_gpiote_trigger_enable+0xba>
    nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    9b08:	f104 0308 	add.w	r3, r4, #8
    9b0c:	4a70      	ldr	r2, [pc, #448]	; (9cd0 <nrfx_gpiote_trigger_enable+0x1e8>)
    9b0e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
    9b12:	f3c3 0382 	ubfx	r3, r3, #2, #3
    if (trigger == NRFX_GPIOTE_TRIGGER_LOW)
    9b16:	2b04      	cmp	r3, #4
    9b18:	f000 8092 	beq.w	9c40 <nrfx_gpiote_trigger_enable+0x158>
    else if (trigger == NRFX_GPIOTE_TRIGGER_HIGH)
    9b1c:	2b05      	cmp	r3, #5
    9b1e:	d14e      	bne.n	9bbe <nrfx_gpiote_trigger_enable+0xd6>
        sense = NRF_GPIO_PIN_SENSE_HIGH;
    9b20:	2602      	movs	r6, #2
    9b22:	e08e      	b.n	9c42 <nrfx_gpiote_trigger_enable+0x15a>
    NRFX_ASSERT(pin_has_trigger(pin));
    9b24:	4e6b      	ldr	r6, [pc, #428]	; (9cd4 <nrfx_gpiote_trigger_enable+0x1ec>)
    9b26:	f240 33df 	movw	r3, #991	; 0x3df
    9b2a:	4632      	mov	r2, r6
    9b2c:	496a      	ldr	r1, [pc, #424]	; (9cd8 <nrfx_gpiote_trigger_enable+0x1f0>)
    9b2e:	486b      	ldr	r0, [pc, #428]	; (9cdc <nrfx_gpiote_trigger_enable+0x1f4>)
    9b30:	f005 fa11 	bl	ef56 <assert_print>
    9b34:	f240 31df 	movw	r1, #991	; 0x3df
    9b38:	4630      	mov	r0, r6
    9b3a:	f005 fa05 	bl	ef48 <assert_post_action>
    9b3e:	e7d9      	b.n	9af4 <nrfx_gpiote_trigger_enable+0xc>
        uint8_t ch = pin_te_get(pin);
    9b40:	4620      	mov	r0, r4
    9b42:	f7ff fa19 	bl	8f78 <pin_te_get>
    9b46:	4604      	mov	r4, r0
}
#endif

NRF_STATIC_INLINE nrf_gpiote_event_t nrf_gpiote_in_event_get(uint8_t index)
{
    NRFX_ASSERT(index < GPIOTE_CH_NUM);
    9b48:	2807      	cmp	r0, #7
    9b4a:	d81c      	bhi.n	9b86 <nrfx_gpiote_trigger_enable+0x9e>
    return (nrf_gpiote_event_t)NRFX_OFFSETOF(NRF_GPIOTE_Type, EVENTS_IN[index]);
    9b4c:	00a3      	lsls	r3, r4, #2
    9b4e:	f503 7380 	add.w	r3, r3, #256	; 0x100
    9b52:	b29b      	uxth	r3, r3
    return ((uint32_t)p_reg + event);
    9b54:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    9b58:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    9b5c:	2200      	movs	r2, #0
    9b5e:	601a      	str	r2, [r3, #0]
    9b60:	681b      	ldr	r3, [r3, #0]
   p_reg->CONFIG[idx] |= GPIOTE_CONFIG_MODE_Event;
    9b62:	4a5f      	ldr	r2, [pc, #380]	; (9ce0 <nrfx_gpiote_trigger_enable+0x1f8>)
    9b64:	f504 71a2 	add.w	r1, r4, #324	; 0x144
    9b68:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
    9b6c:	f043 0301 	orr.w	r3, r3, #1
    9b70:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
        if (int_enable)
    9b74:	2d00      	cmp	r5, #0
    9b76:	f000 80a9 	beq.w	9ccc <nrfx_gpiote_trigger_enable+0x1e4>
            nrf_gpiote_int_enable(NRF_GPIOTE, NRFX_BIT(ch));
    9b7a:	2001      	movs	r0, #1
    9b7c:	fa00 f404 	lsl.w	r4, r0, r4
    p_reg->INTENSET = mask;
    9b80:	f8c2 4304 	str.w	r4, [r2, #772]	; 0x304
}
    9b84:	e0a2      	b.n	9ccc <nrfx_gpiote_trigger_enable+0x1e4>
    NRFX_ASSERT(index < GPIOTE_CH_NUM);
    9b86:	4e57      	ldr	r6, [pc, #348]	; (9ce4 <nrfx_gpiote_trigger_enable+0x1fc>)
    9b88:	f44f 7323 	mov.w	r3, #652	; 0x28c
    9b8c:	4632      	mov	r2, r6
    9b8e:	4956      	ldr	r1, [pc, #344]	; (9ce8 <nrfx_gpiote_trigger_enable+0x200>)
    9b90:	4852      	ldr	r0, [pc, #328]	; (9cdc <nrfx_gpiote_trigger_enable+0x1f4>)
    9b92:	f005 f9e0 	bl	ef56 <assert_print>
    9b96:	f44f 7123 	mov.w	r1, #652	; 0x28c
    9b9a:	4630      	mov	r0, r6
    9b9c:	f005 f9d4 	bl	ef48 <assert_post_action>
    9ba0:	e7d4      	b.n	9b4c <nrfx_gpiote_trigger_enable+0x64>
        NRFX_ASSERT(int_enable);
    9ba2:	4d4c      	ldr	r5, [pc, #304]	; (9cd4 <nrfx_gpiote_trigger_enable+0x1ec>)
    9ba4:	f240 33ee 	movw	r3, #1006	; 0x3ee
    9ba8:	462a      	mov	r2, r5
    9baa:	4950      	ldr	r1, [pc, #320]	; (9cec <nrfx_gpiote_trigger_enable+0x204>)
    9bac:	484b      	ldr	r0, [pc, #300]	; (9cdc <nrfx_gpiote_trigger_enable+0x1f4>)
    9bae:	f005 f9d2 	bl	ef56 <assert_print>
    9bb2:	f240 31ee 	movw	r1, #1006	; 0x3ee
    9bb6:	4628      	mov	r0, r5
    9bb8:	f005 f9c6 	bl	ef48 <assert_post_action>
    9bbc:	e7a4      	b.n	9b08 <nrfx_gpiote_trigger_enable+0x20>
    switch (port)
    9bbe:	0963      	lsrs	r3, r4, #5
    9bc0:	d01f      	beq.n	9c02 <nrfx_gpiote_trigger_enable+0x11a>
    9bc2:	2b01      	cmp	r3, #1
    9bc4:	d120      	bne.n	9c08 <nrfx_gpiote_trigger_enable+0x120>
            mask = P1_FEATURE_PINS_PRESENT;
    9bc6:	f64f 73ff 	movw	r3, #65535	; 0xffff
    pin_number &= 0x1F;
    9bca:	f004 021f 	and.w	r2, r4, #31
    return (mask & (1UL << pin_number)) ? true : false;
    9bce:	40d3      	lsrs	r3, r2
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    9bd0:	f013 0f01 	tst.w	r3, #1
    9bd4:	d01a      	beq.n	9c0c <nrfx_gpiote_trigger_enable+0x124>
    *p_pin = pin_number & 0x1F;
    9bd6:	f004 051f 	and.w	r5, r4, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    9bda:	0963      	lsrs	r3, r4, #5
    9bdc:	d024      	beq.n	9c28 <nrfx_gpiote_trigger_enable+0x140>
    9bde:	2b01      	cmp	r3, #1
    9be0:	d025      	beq.n	9c2e <nrfx_gpiote_trigger_enable+0x146>
            NRFX_ASSERT(0);
    9be2:	4e43      	ldr	r6, [pc, #268]	; (9cf0 <nrfx_gpiote_trigger_enable+0x208>)
    9be4:	f240 232e 	movw	r3, #558	; 0x22e
    9be8:	4632      	mov	r2, r6
    9bea:	4942      	ldr	r1, [pc, #264]	; (9cf4 <nrfx_gpiote_trigger_enable+0x20c>)
    9bec:	483b      	ldr	r0, [pc, #236]	; (9cdc <nrfx_gpiote_trigger_enable+0x1f4>)
    9bee:	f005 f9b2 	bl	ef56 <assert_print>
    9bf2:	f240 212e 	movw	r1, #558	; 0x22e
    9bf6:	4630      	mov	r0, r6
    9bf8:	f005 f9a6 	bl	ef48 <assert_post_action>
        case 0: return NRF_P0;
    9bfc:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    9c00:	e016      	b.n	9c30 <nrfx_gpiote_trigger_enable+0x148>
            mask = P0_FEATURE_PINS_PRESENT;
    9c02:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    9c06:	e7e0      	b.n	9bca <nrfx_gpiote_trigger_enable+0xe2>
    switch (port)
    9c08:	2300      	movs	r3, #0
    9c0a:	e7de      	b.n	9bca <nrfx_gpiote_trigger_enable+0xe2>
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    9c0c:	4d38      	ldr	r5, [pc, #224]	; (9cf0 <nrfx_gpiote_trigger_enable+0x208>)
    9c0e:	f240 2329 	movw	r3, #553	; 0x229
    9c12:	462a      	mov	r2, r5
    9c14:	4938      	ldr	r1, [pc, #224]	; (9cf8 <nrfx_gpiote_trigger_enable+0x210>)
    9c16:	4831      	ldr	r0, [pc, #196]	; (9cdc <nrfx_gpiote_trigger_enable+0x1f4>)
    9c18:	f005 f99d 	bl	ef56 <assert_print>
    9c1c:	f240 2129 	movw	r1, #553	; 0x229
    9c20:	4628      	mov	r0, r5
    9c22:	f005 f991 	bl	ef48 <assert_post_action>
    9c26:	e7d6      	b.n	9bd6 <nrfx_gpiote_trigger_enable+0xee>
        case 0: return NRF_P0;
    9c28:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    9c2c:	e000      	b.n	9c30 <nrfx_gpiote_trigger_enable+0x148>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    9c2e:	4b33      	ldr	r3, [pc, #204]	; (9cfc <nrfx_gpiote_trigger_enable+0x214>)
    return p_reg->IN;
    9c30:	f8d3 3510 	ldr.w	r3, [r3, #1296]	; 0x510
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    9c34:	40eb      	lsrs	r3, r5
        sense = nrf_gpio_pin_read(pin) ? NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    9c36:	f013 0f01 	tst.w	r3, #1
    9c3a:	d024      	beq.n	9c86 <nrfx_gpiote_trigger_enable+0x19e>
    9c3c:	2603      	movs	r6, #3
    9c3e:	e000      	b.n	9c42 <nrfx_gpiote_trigger_enable+0x15a>
        sense = NRF_GPIO_PIN_SENSE_LOW;
    9c40:	2603      	movs	r6, #3
    switch (port)
    9c42:	0963      	lsrs	r3, r4, #5
    9c44:	d021      	beq.n	9c8a <nrfx_gpiote_trigger_enable+0x1a2>
    9c46:	2b01      	cmp	r3, #1
    9c48:	d122      	bne.n	9c90 <nrfx_gpiote_trigger_enable+0x1a8>
            mask = P1_FEATURE_PINS_PRESENT;
    9c4a:	f64f 73ff 	movw	r3, #65535	; 0xffff
    pin_number &= 0x1F;
    9c4e:	f004 021f 	and.w	r2, r4, #31
    return (mask & (1UL << pin_number)) ? true : false;
    9c52:	40d3      	lsrs	r3, r2
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    9c54:	f013 0f01 	tst.w	r3, #1
    9c58:	d01c      	beq.n	9c94 <nrfx_gpiote_trigger_enable+0x1ac>
    *p_pin = pin_number & 0x1F;
    9c5a:	f004 051f 	and.w	r5, r4, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    9c5e:	0964      	lsrs	r4, r4, #5
    9c60:	d026      	beq.n	9cb0 <nrfx_gpiote_trigger_enable+0x1c8>
    9c62:	2c01      	cmp	r4, #1
    9c64:	d027      	beq.n	9cb6 <nrfx_gpiote_trigger_enable+0x1ce>
            NRFX_ASSERT(0);
    9c66:	4c22      	ldr	r4, [pc, #136]	; (9cf0 <nrfx_gpiote_trigger_enable+0x208>)
    9c68:	f240 232e 	movw	r3, #558	; 0x22e
    9c6c:	4622      	mov	r2, r4
    9c6e:	4921      	ldr	r1, [pc, #132]	; (9cf4 <nrfx_gpiote_trigger_enable+0x20c>)
    9c70:	481a      	ldr	r0, [pc, #104]	; (9cdc <nrfx_gpiote_trigger_enable+0x1f4>)
    9c72:	f005 f970 	bl	ef56 <assert_print>
    9c76:	f240 212e 	movw	r1, #558	; 0x22e
    9c7a:	4620      	mov	r0, r4
    9c7c:	f005 f964 	bl	ef48 <assert_post_action>
        case 0: return NRF_P0;
    9c80:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    9c84:	e018      	b.n	9cb8 <nrfx_gpiote_trigger_enable+0x1d0>
        sense = nrf_gpio_pin_read(pin) ? NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    9c86:	2602      	movs	r6, #2
    9c88:	e7db      	b.n	9c42 <nrfx_gpiote_trigger_enable+0x15a>
            mask = P0_FEATURE_PINS_PRESENT;
    9c8a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    9c8e:	e7de      	b.n	9c4e <nrfx_gpiote_trigger_enable+0x166>
    switch (port)
    9c90:	2300      	movs	r3, #0
    9c92:	e7dc      	b.n	9c4e <nrfx_gpiote_trigger_enable+0x166>
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    9c94:	4d16      	ldr	r5, [pc, #88]	; (9cf0 <nrfx_gpiote_trigger_enable+0x208>)
    9c96:	f240 2329 	movw	r3, #553	; 0x229
    9c9a:	462a      	mov	r2, r5
    9c9c:	4916      	ldr	r1, [pc, #88]	; (9cf8 <nrfx_gpiote_trigger_enable+0x210>)
    9c9e:	480f      	ldr	r0, [pc, #60]	; (9cdc <nrfx_gpiote_trigger_enable+0x1f4>)
    9ca0:	f005 f959 	bl	ef56 <assert_print>
    9ca4:	f240 2129 	movw	r1, #553	; 0x229
    9ca8:	4628      	mov	r0, r5
    9caa:	f005 f94d 	bl	ef48 <assert_post_action>
    9cae:	e7d4      	b.n	9c5a <nrfx_gpiote_trigger_enable+0x172>
        case 0: return NRF_P0;
    9cb0:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    9cb4:	e000      	b.n	9cb8 <nrfx_gpiote_trigger_enable+0x1d0>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    9cb6:	4911      	ldr	r1, [pc, #68]	; (9cfc <nrfx_gpiote_trigger_enable+0x214>)
    uint32_t cnf = reg->PIN_CNF[pin_number];
    9cb8:	f505 72e0 	add.w	r2, r5, #448	; 0x1c0
    9cbc:	f851 3022 	ldr.w	r3, [r1, r2, lsl #2]
    cnf &= ~to_update;
    9cc0:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    9cc4:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
    reg->PIN_CNF[pin_number] = cnf;
    9cc8:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
}
    9ccc:	bd70      	pop	{r4, r5, r6, pc}
    9cce:	bf00      	nop
    9cd0:	2000407c 	.word	0x2000407c
    9cd4:	00012870 	.word	0x00012870
    9cd8:	00012914 	.word	0x00012914
    9cdc:	00011324 	.word	0x00011324
    9ce0:	40006000 	.word	0x40006000
    9ce4:	000128d0 	.word	0x000128d0
    9ce8:	00012908 	.word	0x00012908
    9cec:	0001292c 	.word	0x0001292c
    9cf0:	000125dc 	.word	0x000125dc
    9cf4:	000119e0 	.word	0x000119e0
    9cf8:	00012610 	.word	0x00012610
    9cfc:	50000300 	.word	0x50000300

00009d00 <nrfx_gpiote_trigger_disable>:
{
    9d00:	b538      	push	{r3, r4, r5, lr}
    9d02:	4604      	mov	r4, r0
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    9d04:	f7ff f918 	bl	8f38 <pin_in_use_by_te>
    9d08:	b1a0      	cbz	r0, 9d34 <nrfx_gpiote_trigger_disable+0x34>
    9d0a:	4620      	mov	r0, r4
    9d0c:	f006 fa4f 	bl	101ae <pin_is_input>
    9d10:	b180      	cbz	r0, 9d34 <nrfx_gpiote_trigger_disable+0x34>
        uint8_t ch = pin_te_get(pin);
    9d12:	4620      	mov	r0, r4
    9d14:	f7ff f930 	bl	8f78 <pin_te_get>
        nrf_gpiote_int_disable(NRF_GPIOTE, NRFX_BIT(ch));
    9d18:	2201      	movs	r2, #1
    9d1a:	4082      	lsls	r2, r0
    p_reg->INTENCLR = mask;
    9d1c:	4b26      	ldr	r3, [pc, #152]	; (9db8 <nrfx_gpiote_trigger_disable+0xb8>)
    9d1e:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    9d22:	f500 70a2 	add.w	r0, r0, #324	; 0x144
    9d26:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
    9d2a:	f022 0203 	bic.w	r2, r2, #3
    9d2e:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
}
    9d32:	e040      	b.n	9db6 <nrfx_gpiote_trigger_disable+0xb6>
    switch (port)
    9d34:	0963      	lsrs	r3, r4, #5
    9d36:	d01f      	beq.n	9d78 <nrfx_gpiote_trigger_disable+0x78>
    9d38:	2b01      	cmp	r3, #1
    9d3a:	d120      	bne.n	9d7e <nrfx_gpiote_trigger_disable+0x7e>
            mask = P1_FEATURE_PINS_PRESENT;
    9d3c:	f64f 73ff 	movw	r3, #65535	; 0xffff
    pin_number &= 0x1F;
    9d40:	f004 021f 	and.w	r2, r4, #31
    return (mask & (1UL << pin_number)) ? true : false;
    9d44:	40d3      	lsrs	r3, r2
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    9d46:	f013 0f01 	tst.w	r3, #1
    9d4a:	d01a      	beq.n	9d82 <nrfx_gpiote_trigger_disable+0x82>
    *p_pin = pin_number & 0x1F;
    9d4c:	f004 051f 	and.w	r5, r4, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    9d50:	0964      	lsrs	r4, r4, #5
    9d52:	d024      	beq.n	9d9e <nrfx_gpiote_trigger_disable+0x9e>
    9d54:	2c01      	cmp	r4, #1
    9d56:	d025      	beq.n	9da4 <nrfx_gpiote_trigger_disable+0xa4>
            NRFX_ASSERT(0);
    9d58:	4c18      	ldr	r4, [pc, #96]	; (9dbc <nrfx_gpiote_trigger_disable+0xbc>)
    9d5a:	f240 232e 	movw	r3, #558	; 0x22e
    9d5e:	4622      	mov	r2, r4
    9d60:	4917      	ldr	r1, [pc, #92]	; (9dc0 <nrfx_gpiote_trigger_disable+0xc0>)
    9d62:	4818      	ldr	r0, [pc, #96]	; (9dc4 <nrfx_gpiote_trigger_disable+0xc4>)
    9d64:	f005 f8f7 	bl	ef56 <assert_print>
    9d68:	f240 212e 	movw	r1, #558	; 0x22e
    9d6c:	4620      	mov	r0, r4
    9d6e:	f005 f8eb 	bl	ef48 <assert_post_action>
        case 0: return NRF_P0;
    9d72:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    9d76:	e016      	b.n	9da6 <nrfx_gpiote_trigger_disable+0xa6>
            mask = P0_FEATURE_PINS_PRESENT;
    9d78:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    9d7c:	e7e0      	b.n	9d40 <nrfx_gpiote_trigger_disable+0x40>
    switch (port)
    9d7e:	2300      	movs	r3, #0
    9d80:	e7de      	b.n	9d40 <nrfx_gpiote_trigger_disable+0x40>
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    9d82:	4d0e      	ldr	r5, [pc, #56]	; (9dbc <nrfx_gpiote_trigger_disable+0xbc>)
    9d84:	f240 2329 	movw	r3, #553	; 0x229
    9d88:	462a      	mov	r2, r5
    9d8a:	490f      	ldr	r1, [pc, #60]	; (9dc8 <nrfx_gpiote_trigger_disable+0xc8>)
    9d8c:	480d      	ldr	r0, [pc, #52]	; (9dc4 <nrfx_gpiote_trigger_disable+0xc4>)
    9d8e:	f005 f8e2 	bl	ef56 <assert_print>
    9d92:	f240 2129 	movw	r1, #553	; 0x229
    9d96:	4628      	mov	r0, r5
    9d98:	f005 f8d6 	bl	ef48 <assert_post_action>
    9d9c:	e7d6      	b.n	9d4c <nrfx_gpiote_trigger_disable+0x4c>
        case 0: return NRF_P0;
    9d9e:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
    9da2:	e000      	b.n	9da6 <nrfx_gpiote_trigger_disable+0xa6>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    9da4:	4909      	ldr	r1, [pc, #36]	; (9dcc <nrfx_gpiote_trigger_disable+0xcc>)
    uint32_t cnf = reg->PIN_CNF[pin_number];
    9da6:	f505 73e0 	add.w	r3, r5, #448	; 0x1c0
    9daa:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
    cnf &= ~to_update;
    9dae:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
    reg->PIN_CNF[pin_number] = cnf;
    9db2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    9db6:	bd38      	pop	{r3, r4, r5, pc}
    9db8:	40006000 	.word	0x40006000
    9dbc:	000125dc 	.word	0x000125dc
    9dc0:	000119e0 	.word	0x000119e0
    9dc4:	00011324 	.word	0x00011324
    9dc8:	00012610 	.word	0x00012610
    9dcc:	50000300 	.word	0x50000300

00009dd0 <nrfx_gpiote_pin_uninit>:
{
    9dd0:	b538      	push	{r3, r4, r5, lr}
    9dd2:	4604      	mov	r4, r0
    if (!pin_in_use(pin))
    9dd4:	f7ff f8a6 	bl	8f24 <pin_in_use>
    9dd8:	b908      	cbnz	r0, 9dde <nrfx_gpiote_pin_uninit+0xe>
        return NRFX_ERROR_INVALID_PARAM;
    9dda:	4824      	ldr	r0, [pc, #144]	; (9e6c <nrfx_gpiote_pin_uninit+0x9c>)
}
    9ddc:	bd38      	pop	{r3, r4, r5, pc}
    nrfx_gpiote_trigger_disable(pin);
    9dde:	4620      	mov	r0, r4
    9de0:	f7ff ff8e 	bl	9d00 <nrfx_gpiote_trigger_disable>
    pin_handler_trigger_uninit(pin);
    9de4:	4620      	mov	r0, r4
    9de6:	f7ff f95f 	bl	90a8 <pin_handler_trigger_uninit>
    switch (port)
    9dea:	0963      	lsrs	r3, r4, #5
    9dec:	d01f      	beq.n	9e2e <nrfx_gpiote_pin_uninit+0x5e>
    9dee:	2b01      	cmp	r3, #1
    9df0:	d120      	bne.n	9e34 <nrfx_gpiote_pin_uninit+0x64>
            mask = P1_FEATURE_PINS_PRESENT;
    9df2:	f64f 73ff 	movw	r3, #65535	; 0xffff
    pin_number &= 0x1F;
    9df6:	f004 021f 	and.w	r2, r4, #31
    return (mask & (1UL << pin_number)) ? true : false;
    9dfa:	40d3      	lsrs	r3, r2
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    9dfc:	f013 0f01 	tst.w	r3, #1
    9e00:	d01a      	beq.n	9e38 <nrfx_gpiote_pin_uninit+0x68>
    *p_pin = pin_number & 0x1F;
    9e02:	f004 051f 	and.w	r5, r4, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    9e06:	0964      	lsrs	r4, r4, #5
    9e08:	d024      	beq.n	9e54 <nrfx_gpiote_pin_uninit+0x84>
    9e0a:	2c01      	cmp	r4, #1
    9e0c:	d025      	beq.n	9e5a <nrfx_gpiote_pin_uninit+0x8a>
            NRFX_ASSERT(0);
    9e0e:	4c18      	ldr	r4, [pc, #96]	; (9e70 <nrfx_gpiote_pin_uninit+0xa0>)
    9e10:	f240 232e 	movw	r3, #558	; 0x22e
    9e14:	4622      	mov	r2, r4
    9e16:	4917      	ldr	r1, [pc, #92]	; (9e74 <nrfx_gpiote_pin_uninit+0xa4>)
    9e18:	4817      	ldr	r0, [pc, #92]	; (9e78 <nrfx_gpiote_pin_uninit+0xa8>)
    9e1a:	f005 f89c 	bl	ef56 <assert_print>
    9e1e:	f240 212e 	movw	r1, #558	; 0x22e
    9e22:	4620      	mov	r0, r4
    9e24:	f005 f890 	bl	ef48 <assert_post_action>
        case 0: return NRF_P0;
    9e28:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    9e2c:	e016      	b.n	9e5c <nrfx_gpiote_pin_uninit+0x8c>
            mask = P0_FEATURE_PINS_PRESENT;
    9e2e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    9e32:	e7e0      	b.n	9df6 <nrfx_gpiote_pin_uninit+0x26>
    switch (port)
    9e34:	2300      	movs	r3, #0
    9e36:	e7de      	b.n	9df6 <nrfx_gpiote_pin_uninit+0x26>
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    9e38:	4d0d      	ldr	r5, [pc, #52]	; (9e70 <nrfx_gpiote_pin_uninit+0xa0>)
    9e3a:	f240 2329 	movw	r3, #553	; 0x229
    9e3e:	462a      	mov	r2, r5
    9e40:	490e      	ldr	r1, [pc, #56]	; (9e7c <nrfx_gpiote_pin_uninit+0xac>)
    9e42:	480d      	ldr	r0, [pc, #52]	; (9e78 <nrfx_gpiote_pin_uninit+0xa8>)
    9e44:	f005 f887 	bl	ef56 <assert_print>
    9e48:	f240 2129 	movw	r1, #553	; 0x229
    9e4c:	4628      	mov	r0, r5
    9e4e:	f005 f87b 	bl	ef48 <assert_post_action>
    9e52:	e7d6      	b.n	9e02 <nrfx_gpiote_pin_uninit+0x32>
        case 0: return NRF_P0;
    9e54:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    9e58:	e000      	b.n	9e5c <nrfx_gpiote_pin_uninit+0x8c>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    9e5a:	4b09      	ldr	r3, [pc, #36]	; (9e80 <nrfx_gpiote_pin_uninit+0xb0>)
    reg->PIN_CNF[pin_number] = cnf;
    9e5c:	f505 75e0 	add.w	r5, r5, #448	; 0x1c0
    9e60:	2202      	movs	r2, #2
    9e62:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
    return NRFX_SUCCESS;
    9e66:	4807      	ldr	r0, [pc, #28]	; (9e84 <nrfx_gpiote_pin_uninit+0xb4>)
}
    9e68:	e7b8      	b.n	9ddc <nrfx_gpiote_pin_uninit+0xc>
    9e6a:	bf00      	nop
    9e6c:	0bad0004 	.word	0x0bad0004
    9e70:	000125dc 	.word	0x000125dc
    9e74:	000119e0 	.word	0x000119e0
    9e78:	00011324 	.word	0x00011324
    9e7c:	00012610 	.word	0x00012610
    9e80:	50000300 	.word	0x50000300
    9e84:	0bad0000 	.word	0x0bad0000

00009e88 <nrfx_gpiote_irq_handler>:

void nrfx_gpiote_irq_handler(void)
{
    9e88:	b538      	push	{r3, r4, r5, lr}
    uint32_t status = 0;
    uint32_t i;
    nrf_gpiote_event_t event = NRF_GPIOTE_EVENT_IN_0;
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;
    9e8a:	2001      	movs	r0, #1
    nrf_gpiote_event_t event = NRF_GPIOTE_EVENT_IN_0;
    9e8c:	f44f 7380 	mov.w	r3, #256	; 0x100

    /* collect status of all GPIOTE pin events. Processing is done once all are collected and cleared.*/
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    9e90:	2100      	movs	r1, #0
    uint32_t status = 0;
    9e92:	460c      	mov	r4, r1
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    9e94:	e003      	b.n	9e9e <nrfx_gpiote_irq_handler+0x16>
            nrf_gpiote_int_enable_check(NRF_GPIOTE, mask))
        {
            nrf_gpiote_event_clear(NRF_GPIOTE, event);
            status |= mask;
        }
        mask <<= 1;
    9e96:	0040      	lsls	r0, r0, #1
        /* Incrementing to next event, utilizing the fact that events are grouped together
         * in ascending order. */
        event = (nrf_gpiote_event_t)((uint32_t)event + sizeof(uint32_t));
    9e98:	3304      	adds	r3, #4
    9e9a:	b29b      	uxth	r3, r3
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    9e9c:	3101      	adds	r1, #1
    9e9e:	2907      	cmp	r1, #7
    9ea0:	d814      	bhi.n	9ecc <nrfx_gpiote_irq_handler+0x44>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    9ea2:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
    9ea6:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
    9eaa:	6812      	ldr	r2, [r2, #0]
        if (nrf_gpiote_event_check(NRF_GPIOTE, event) &&
    9eac:	2a00      	cmp	r2, #0
    9eae:	d0f2      	beq.n	9e96 <nrfx_gpiote_irq_handler+0xe>
    return p_reg->INTENSET & mask;
    9eb0:	4a0c      	ldr	r2, [pc, #48]	; (9ee4 <nrfx_gpiote_irq_handler+0x5c>)
    9eb2:	f8d2 2304 	ldr.w	r2, [r2, #772]	; 0x304
    9eb6:	4210      	tst	r0, r2
    9eb8:	d0ed      	beq.n	9e96 <nrfx_gpiote_irq_handler+0xe>
    return ((uint32_t)p_reg + event);
    9eba:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
    9ebe:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    9ec2:	2500      	movs	r5, #0
    9ec4:	6015      	str	r5, [r2, #0]
    9ec6:	6812      	ldr	r2, [r2, #0]
            status |= mask;
    9ec8:	4304      	orrs	r4, r0
    9eca:	e7e4      	b.n	9e96 <nrfx_gpiote_irq_handler+0xe>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    9ecc:	4b05      	ldr	r3, [pc, #20]	; (9ee4 <nrfx_gpiote_irq_handler+0x5c>)
    9ece:	f8d3 317c 	ldr.w	r3, [r3, #380]	; 0x17c
    }

    /* handle PORT event */
    if (nrf_gpiote_event_check(NRF_GPIOTE, NRF_GPIOTE_EVENT_PORT))
    9ed2:	b91b      	cbnz	r3, 9edc <nrfx_gpiote_irq_handler+0x54>
    {
        port_event_handle();
    }

    /* Process pin events. */
    gpiote_evt_handle(status);
    9ed4:	4620      	mov	r0, r4
    9ed6:	f7ff f939 	bl	914c <gpiote_evt_handle>
}
    9eda:	bd38      	pop	{r3, r4, r5, pc}
        port_event_handle();
    9edc:	f7ff fac2 	bl	9464 <port_event_handle>
    9ee0:	e7f8      	b.n	9ed4 <nrfx_gpiote_irq_handler+0x4c>
    9ee2:	bf00      	nop
    9ee4:	40006000 	.word	0x40006000

00009ee8 <nrfx_ppi_channel_alloc>:
    nrfx_flag32_init(&m_groups_allocated, NRFX_PPI_ALL_APP_GROUPS_MASK);
}


nrfx_err_t nrfx_ppi_channel_alloc(nrf_ppi_channel_t * p_channel)
{
    9ee8:	b508      	push	{r3, lr}
    9eea:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_channels_allocated, (uint8_t *)p_channel);
    9eec:	4801      	ldr	r0, [pc, #4]	; (9ef4 <nrfx_ppi_channel_alloc+0xc>)
    9eee:	f7fe fe1d 	bl	8b2c <nrfx_flag32_alloc>
}
    9ef2:	bd08      	pop	{r3, pc}
    9ef4:	200040f8 	.word	0x200040f8

00009ef8 <_DoInit>:
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
    9ef8:	4b12      	ldr	r3, [pc, #72]	; (9f44 <_DoInit+0x4c>)
    9efa:	2203      	movs	r2, #3
    9efc:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
    9efe:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
    9f00:	4911      	ldr	r1, [pc, #68]	; (9f48 <_DoInit+0x50>)
    9f02:	6199      	str	r1, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
    9f04:	4a11      	ldr	r2, [pc, #68]	; (9f4c <_DoInit+0x54>)
    9f06:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
    9f08:	f44f 6280 	mov.w	r2, #1024	; 0x400
    9f0c:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
    9f0e:	2200      	movs	r2, #0
    9f10:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
    9f12:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    9f14:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
    9f16:	6619      	str	r1, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
    9f18:	490d      	ldr	r1, [pc, #52]	; (9f50 <_DoInit+0x58>)
    9f1a:	6659      	str	r1, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
    9f1c:	2110      	movs	r1, #16
    9f1e:	6699      	str	r1, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
    9f20:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
    9f22:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    9f24:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
    9f26:	4a0b      	ldr	r2, [pc, #44]	; (9f54 <_DoInit+0x5c>)
    9f28:	6810      	ldr	r0, [r2, #0]
    9f2a:	f8c3 0007 	str.w	r0, [r3, #7]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
  STRCPY((char*)&p->acID[0], "SEGGER");
    9f2e:	4a0a      	ldr	r2, [pc, #40]	; (9f58 <_DoInit+0x60>)
    9f30:	e892 0003 	ldmia.w	r2, {r0, r1}
    9f34:	6018      	str	r0, [r3, #0]
    9f36:	8099      	strh	r1, [r3, #4]
    9f38:	0c09      	lsrs	r1, r1, #16
    9f3a:	7199      	strb	r1, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
  p->acID[6] = ' ';
    9f3c:	2220      	movs	r2, #32
    9f3e:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
}
    9f40:	4770      	bx	lr
    9f42:	bf00      	nop
    9f44:	2000d024 	.word	0x2000d024
    9f48:	00012938 	.word	0x00012938
    9f4c:	2000d0dc 	.word	0x2000d0dc
    9f50:	2000d0cc 	.word	0x2000d0cc
    9f54:	00012944 	.word	0x00012944
    9f58:	00012948 	.word	0x00012948

00009f5c <SEGGER_RTT_WriteSkipNoLock>:
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
#if (RTT_USE_ASM == 0)
unsigned SEGGER_RTT_WriteSkipNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
    9f5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    9f60:	4604      	mov	r4, r0
    9f62:	460e      	mov	r6, r1
    9f64:	4615      	mov	r5, r2
  //
  // 1) is the most common case for large buffers and assuming that J-Link reads the data fast enough
  //
  pData = (const char *)pBuffer;
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
  RdOff = pRing->RdOff;
    9f66:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    9f6a:	4a2d      	ldr	r2, [pc, #180]	; (a020 <SEGGER_RTT_WriteSkipNoLock+0xc4>)
    9f6c:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
    9f70:	6a93      	ldr	r3, [r2, #40]	; 0x28
  WrOff = pRing->WrOff;
    9f72:	6a57      	ldr	r7, [r2, #36]	; 0x24
  if (RdOff <= WrOff) {                                 // Case 1), 2) or 3)
    9f74:	42bb      	cmp	r3, r7
    9f76:	d84b      	bhi.n	a010 <SEGGER_RTT_WriteSkipNoLock+0xb4>
    Avail = pRing->SizeOfBuffer - WrOff - 1u;           // Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
    9f78:	eb00 0240 	add.w	r2, r0, r0, lsl #1
    9f7c:	4928      	ldr	r1, [pc, #160]	; (a020 <SEGGER_RTT_WriteSkipNoLock+0xc4>)
    9f7e:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
    9f82:	f8d2 8020 	ldr.w	r8, [r2, #32]
    9f86:	eba8 0907 	sub.w	r9, r8, r7
    9f8a:	f109 32ff 	add.w	r2, r9, #4294967295	; 0xffffffff
    if (Avail >= NumBytes) {                            // Case 1)?
    9f8e:	4295      	cmp	r5, r2
    9f90:	d904      	bls.n	9f9c <SEGGER_RTT_WriteSkipNoLock+0x40>
      memcpy((void*)pDst, pData, NumBytes);
      RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
      pRing->WrOff = WrOff + NumBytes;
      return 1;
    }
    Avail += RdOff;                                     // Space incl. wrap-around
    9f92:	4413      	add	r3, r2
    if (Avail >= NumBytes) {                            // Case 2? => If not, we have case 3) (does not fit)
    9f94:	429d      	cmp	r5, r3
    9f96:	d917      	bls.n	9fc8 <SEGGER_RTT_WriteSkipNoLock+0x6c>
    Avail = RdOff - WrOff - 1u;
    if (Avail >= NumBytes) {                           // Case 4)? => If not, we have case 5) (does not fit)
      goto CopyStraight;
    }
  }
  return 0;     // No space in buffer
    9f98:	2000      	movs	r0, #0
    9f9a:	e03e      	b.n	a01a <SEGGER_RTT_WriteSkipNoLock+0xbe>
      pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
    9f9c:	f8df 8080 	ldr.w	r8, [pc, #128]	; a020 <SEGGER_RTT_WriteSkipNoLock+0xc4>
    9fa0:	1c63      	adds	r3, r4, #1
    9fa2:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    9fa6:	eb08 03c3 	add.w	r3, r8, r3, lsl #3
    9faa:	6858      	ldr	r0, [r3, #4]
    9fac:	462a      	mov	r2, r5
    9fae:	4631      	mov	r1, r6
    9fb0:	4438      	add	r0, r7
    9fb2:	f006 fa90 	bl	104d6 <memcpy>
      pRing->WrOff = WrOff + NumBytes;
    9fb6:	443d      	add	r5, r7
    9fb8:	eb04 0444 	add.w	r4, r4, r4, lsl #1
    9fbc:	eb08 08c4 	add.w	r8, r8, r4, lsl #3
    9fc0:	f8c8 5024 	str.w	r5, [r8, #36]	; 0x24
      return 1;
    9fc4:	2001      	movs	r0, #1
    9fc6:	e028      	b.n	a01a <SEGGER_RTT_WriteSkipNoLock+0xbe>
      pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
    9fc8:	1c43      	adds	r3, r0, #1
    9fca:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    9fce:	4a14      	ldr	r2, [pc, #80]	; (a020 <SEGGER_RTT_WriteSkipNoLock+0xc4>)
    9fd0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    9fd4:	6858      	ldr	r0, [r3, #4]
    9fd6:	464a      	mov	r2, r9
    9fd8:	4631      	mov	r1, r6
    9fda:	4438      	add	r0, r7
    9fdc:	f006 fa7b 	bl	104d6 <memcpy>
      NumBytes -= Rem;
    9fe0:	eba7 0708 	sub.w	r7, r7, r8
      if (NumBytes) {
    9fe4:	197f      	adds	r7, r7, r5
    9fe6:	d00b      	beq.n	a000 <SEGGER_RTT_WriteSkipNoLock+0xa4>
        pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
    9fe8:	1c63      	adds	r3, r4, #1
    9fea:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    9fee:	4a0c      	ldr	r2, [pc, #48]	; (a020 <SEGGER_RTT_WriteSkipNoLock+0xc4>)
    9ff0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    9ff4:	463a      	mov	r2, r7
    9ff6:	eb06 0109 	add.w	r1, r6, r9
    9ffa:	6858      	ldr	r0, [r3, #4]
    9ffc:	f006 fa6b 	bl	104d6 <memcpy>
      pRing->WrOff = NumBytes;
    a000:	eb04 0444 	add.w	r4, r4, r4, lsl #1
    a004:	4b06      	ldr	r3, [pc, #24]	; (a020 <SEGGER_RTT_WriteSkipNoLock+0xc4>)
    a006:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
    a00a:	6267      	str	r7, [r4, #36]	; 0x24
      return 1;
    a00c:	2001      	movs	r0, #1
    a00e:	e004      	b.n	a01a <SEGGER_RTT_WriteSkipNoLock+0xbe>
    Avail = RdOff - WrOff - 1u;
    a010:	1bdb      	subs	r3, r3, r7
    a012:	3b01      	subs	r3, #1
    if (Avail >= NumBytes) {                           // Case 4)? => If not, we have case 5) (does not fit)
    a014:	42ab      	cmp	r3, r5
    a016:	d2c1      	bcs.n	9f9c <SEGGER_RTT_WriteSkipNoLock+0x40>
  return 0;     // No space in buffer
    a018:	2000      	movs	r0, #0
}
    a01a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    a01e:	bf00      	nop
    a020:	2000d024 	.word	0x2000d024

0000a024 <SEGGER_RTT_HasDataUp>:
unsigned SEGGER_RTT_HasDataUp(unsigned BufferIndex) {
  SEGGER_RTT_BUFFER_UP* pRing;
  unsigned                v;

  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
  v = pRing->RdOff;
    a024:	4b06      	ldr	r3, [pc, #24]	; (a040 <SEGGER_RTT_HasDataUp+0x1c>)
    a026:	eb00 0240 	add.w	r2, r0, r0, lsl #1
    a02a:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
    a02e:	6a92      	ldr	r2, [r2, #40]	; 0x28
  return pRing->WrOff - v;
    a030:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    a034:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
    a038:	6a40      	ldr	r0, [r0, #36]	; 0x24
}
    a03a:	1a80      	subs	r0, r0, r2
    a03c:	4770      	bx	lr
    a03e:	bf00      	nop
    a040:	2000d024 	.word	0x2000d024

0000a044 <z_device_state_init>:
 * The state object is always zero-initialized, but this may not be
 * sufficient.
 */
void z_device_state_init(void)
{
	const struct device *dev = __device_start;
    a044:	4b03      	ldr	r3, [pc, #12]	; (a054 <z_device_state_init+0x10>)

	while (dev < __device_end) {
    a046:	e000      	b.n	a04a <z_device_state_init+0x6>
		z_object_init(dev);
		++dev;
    a048:	3318      	adds	r3, #24
	while (dev < __device_end) {
    a04a:	4a03      	ldr	r2, [pc, #12]	; (a058 <z_device_state_init+0x14>)
    a04c:	4293      	cmp	r3, r2
    a04e:	d3fb      	bcc.n	a048 <z_device_state_init+0x4>
	}
}
    a050:	4770      	bx	lr
    a052:	bf00      	nop
    a054:	00010b18 	.word	0x00010b18
    a058:	00010b90 	.word	0x00010b90

0000a05c <z_sys_init_run_level>:
 * off and the next one begins.
 *
 * @param level init level to run.
 */
void z_sys_init_run_level(int32_t level)
{
    a05c:	b570      	push	{r4, r5, r6, lr}
    a05e:	4606      	mov	r6, r0
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    a060:	4b11      	ldr	r3, [pc, #68]	; (a0a8 <z_sys_init_run_level+0x4c>)
    a062:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
    a066:	e009      	b.n	a07c <z_sys_init_run_level+0x20>
			/* Mark device initialized.  If initialization
			 * failed, record the error condition.
			 */
			if (rc != 0) {
				if (rc < 0) {
					rc = -rc;
    a068:	4240      	negs	r0, r0
    a06a:	e017      	b.n	a09c <z_sys_init_run_level+0x40>
				}
				if (rc > UINT8_MAX) {
					rc = UINT8_MAX;
				}
				dev->state->init_res = rc;
    a06c:	68eb      	ldr	r3, [r5, #12]
    a06e:	7018      	strb	r0, [r3, #0]
			}
			dev->state->initialized = true;
    a070:	68ea      	ldr	r2, [r5, #12]
    a072:	7853      	ldrb	r3, [r2, #1]
    a074:	f043 0301 	orr.w	r3, r3, #1
    a078:	7053      	strb	r3, [r2, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    a07a:	3408      	adds	r4, #8
    a07c:	1c73      	adds	r3, r6, #1
    a07e:	4a0a      	ldr	r2, [pc, #40]	; (a0a8 <z_sys_init_run_level+0x4c>)
    a080:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    a084:	42a3      	cmp	r3, r4
    a086:	d90d      	bls.n	a0a4 <z_sys_init_run_level+0x48>
		const struct device *dev = entry->dev;
    a088:	6865      	ldr	r5, [r4, #4]
		int rc = entry->init(dev);
    a08a:	6823      	ldr	r3, [r4, #0]
    a08c:	4628      	mov	r0, r5
    a08e:	4798      	blx	r3
		if (dev != NULL) {
    a090:	2d00      	cmp	r5, #0
    a092:	d0f2      	beq.n	a07a <z_sys_init_run_level+0x1e>
			if (rc != 0) {
    a094:	2800      	cmp	r0, #0
    a096:	d0eb      	beq.n	a070 <z_sys_init_run_level+0x14>
				if (rc < 0) {
    a098:	2800      	cmp	r0, #0
    a09a:	dbe5      	blt.n	a068 <z_sys_init_run_level+0xc>
				if (rc > UINT8_MAX) {
    a09c:	28ff      	cmp	r0, #255	; 0xff
    a09e:	dde5      	ble.n	a06c <z_sys_init_run_level+0x10>
					rc = UINT8_MAX;
    a0a0:	20ff      	movs	r0, #255	; 0xff
    a0a2:	e7e3      	b.n	a06c <z_sys_init_run_level+0x10>
		}
	}
}
    a0a4:	bd70      	pop	{r4, r5, r6, pc}
    a0a6:	bf00      	nop
    a0a8:	00012950 	.word	0x00012950

0000a0ac <z_impl_device_get_binding>:

const struct device *z_impl_device_get_binding(const char *name)
{
    a0ac:	b538      	push	{r3, r4, r5, lr}
	const struct device *dev;

	/* A null string identifies no device.  So does an empty
	 * string.
	 */
	if ((name == NULL) || (name[0] == '\0')) {
    a0ae:	4605      	mov	r5, r0
    a0b0:	b328      	cbz	r0, a0fe <z_impl_device_get_binding+0x52>
    a0b2:	7803      	ldrb	r3, [r0, #0]
    a0b4:	b32b      	cbz	r3, a102 <z_impl_device_get_binding+0x56>
	/* Split the search into two loops: in the common scenario, where
	 * device names are stored in ROM (and are referenced by the user
	 * with CONFIG_* macros), only cheap pointer comparisons will be
	 * performed. Reserve string comparisons for a fallback.
	 */
	for (dev = __device_start; dev != __device_end; dev++) {
    a0b6:	4c14      	ldr	r4, [pc, #80]	; (a108 <z_impl_device_get_binding+0x5c>)
    a0b8:	e000      	b.n	a0bc <z_impl_device_get_binding+0x10>
    a0ba:	3418      	adds	r4, #24
    a0bc:	4b13      	ldr	r3, [pc, #76]	; (a10c <z_impl_device_get_binding+0x60>)
    a0be:	429c      	cmp	r4, r3
    a0c0:	d008      	beq.n	a0d4 <z_impl_device_get_binding+0x28>
		if (z_device_is_ready(dev) && (dev->name == name)) {
    a0c2:	4620      	mov	r0, r4
    a0c4:	f006 f88a 	bl	101dc <z_device_is_ready>
    a0c8:	2800      	cmp	r0, #0
    a0ca:	d0f6      	beq.n	a0ba <z_impl_device_get_binding+0xe>
    a0cc:	6823      	ldr	r3, [r4, #0]
    a0ce:	42ab      	cmp	r3, r5
    a0d0:	d1f3      	bne.n	a0ba <z_impl_device_get_binding+0xe>
    a0d2:	e012      	b.n	a0fa <z_impl_device_get_binding+0x4e>
			return dev;
		}
	}

	for (dev = __device_start; dev != __device_end; dev++) {
    a0d4:	4c0c      	ldr	r4, [pc, #48]	; (a108 <z_impl_device_get_binding+0x5c>)
    a0d6:	e000      	b.n	a0da <z_impl_device_get_binding+0x2e>
    a0d8:	3418      	adds	r4, #24
    a0da:	4b0c      	ldr	r3, [pc, #48]	; (a10c <z_impl_device_get_binding+0x60>)
    a0dc:	429c      	cmp	r4, r3
    a0de:	d00b      	beq.n	a0f8 <z_impl_device_get_binding+0x4c>
		if (z_device_is_ready(dev) && (strcmp(name, dev->name) == 0)) {
    a0e0:	4620      	mov	r0, r4
    a0e2:	f006 f87b 	bl	101dc <z_device_is_ready>
    a0e6:	2800      	cmp	r0, #0
    a0e8:	d0f6      	beq.n	a0d8 <z_impl_device_get_binding+0x2c>
    a0ea:	6821      	ldr	r1, [r4, #0]
    a0ec:	4628      	mov	r0, r5
    a0ee:	f7f6 fea8 	bl	e42 <strcmp>
    a0f2:	2800      	cmp	r0, #0
    a0f4:	d1f0      	bne.n	a0d8 <z_impl_device_get_binding+0x2c>
    a0f6:	e000      	b.n	a0fa <z_impl_device_get_binding+0x4e>
			return dev;
		}
	}

	return NULL;
    a0f8:	2400      	movs	r4, #0
}
    a0fa:	4620      	mov	r0, r4
    a0fc:	bd38      	pop	{r3, r4, r5, pc}
		return NULL;
    a0fe:	4604      	mov	r4, r0
    a100:	e7fb      	b.n	a0fa <z_impl_device_get_binding+0x4e>
    a102:	2400      	movs	r4, #0
    a104:	e7f9      	b.n	a0fa <z_impl_device_get_binding+0x4e>
    a106:	bf00      	nop
    a108:	00010b18 	.word	0x00010b18
    a10c:	00010b90 	.word	0x00010b90

0000a110 <z_impl_z_errno>:
#include <syscalls/z_errno_mrsh.c>

#else
int *z_impl_z_errno(void)
{
	return &_current->errno_var;
    a110:	4b01      	ldr	r3, [pc, #4]	; (a118 <z_impl_z_errno+0x8>)
    a112:	6898      	ldr	r0, [r3, #8]
}
    a114:	3094      	adds	r0, #148	; 0x94
    a116:	4770      	bx	lr
    a118:	2000d4dc 	.word	0x2000d4dc

0000a11c <reason_to_str>:
	return thread_name;
}

static const char *reason_to_str(unsigned int reason)
{
	switch (reason) {
    a11c:	2804      	cmp	r0, #4
    a11e:	d80c      	bhi.n	a13a <reason_to_str+0x1e>
    a120:	e8df f000 	tbb	[pc, r0]
    a124:	07050d03 	.word	0x07050d03
    a128:	09          	.byte	0x09
    a129:	00          	.byte	0x00
    a12a:	4806      	ldr	r0, [pc, #24]	; (a144 <reason_to_str+0x28>)
    a12c:	4770      	bx	lr
	case K_ERR_CPU_EXCEPTION:
		return "CPU exception";
	case K_ERR_SPURIOUS_IRQ:
		return "Unhandled interrupt";
	case K_ERR_STACK_CHK_FAIL:
		return "Stack overflow";
    a12e:	4806      	ldr	r0, [pc, #24]	; (a148 <reason_to_str+0x2c>)
    a130:	4770      	bx	lr
	case K_ERR_KERNEL_OOPS:
		return "Kernel oops";
    a132:	4806      	ldr	r0, [pc, #24]	; (a14c <reason_to_str+0x30>)
    a134:	4770      	bx	lr
	case K_ERR_KERNEL_PANIC:
		return "Kernel panic";
    a136:	4806      	ldr	r0, [pc, #24]	; (a150 <reason_to_str+0x34>)
    a138:	4770      	bx	lr
	default:
		return "Unknown error";
    a13a:	4806      	ldr	r0, [pc, #24]	; (a154 <reason_to_str+0x38>)
    a13c:	4770      	bx	lr
		return "Unhandled interrupt";
    a13e:	4806      	ldr	r0, [pc, #24]	; (a158 <reason_to_str+0x3c>)
	}
}
    a140:	4770      	bx	lr
    a142:	bf00      	nop
    a144:	000129b8 	.word	0x000129b8
    a148:	0001298c 	.word	0x0001298c
    a14c:	0001299c 	.word	0x0001299c
    a150:	000129a8 	.word	0x000129a8
    a154:	00012968 	.word	0x00012968
    a158:	00012978 	.word	0x00012978

0000a15c <thread_name_get>:
	const char *thread_name = (thread != NULL) ? k_thread_name_get(thread) : NULL;
    a15c:	b130      	cbz	r0, a16c <thread_name_get+0x10>
{
    a15e:	b508      	push	{r3, lr}
	const char *thread_name = (thread != NULL) ? k_thread_name_get(thread) : NULL;
    a160:	f006 f89e 	bl	102a0 <k_thread_name_get>
	if ((thread_name == NULL) || (thread_name[0] == '\0')) {
    a164:	b120      	cbz	r0, a170 <thread_name_get+0x14>
    a166:	7803      	ldrb	r3, [r0, #0]
    a168:	b123      	cbz	r3, a174 <thread_name_get+0x18>
}
    a16a:	bd08      	pop	{r3, pc}
		thread_name = "unknown";
    a16c:	4802      	ldr	r0, [pc, #8]	; (a178 <thread_name_get+0x1c>)
}
    a16e:	4770      	bx	lr
		thread_name = "unknown";
    a170:	4801      	ldr	r0, [pc, #4]	; (a178 <thread_name_get+0x1c>)
    a172:	e7fa      	b.n	a16a <thread_name_get+0xe>
    a174:	4800      	ldr	r0, [pc, #0]	; (a178 <thread_name_get+0x1c>)
	return thread_name;
    a176:	e7f8      	b.n	a16a <thread_name_get+0xe>
    a178:	000129c8 	.word	0x000129c8

0000a17c <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    a17c:	b5f0      	push	{r4, r5, r6, r7, lr}
    a17e:	b087      	sub	sp, #28
    a180:	4604      	mov	r4, r0
    a182:	460e      	mov	r6, r1
	__asm__ volatile(
    a184:	f04f 0320 	mov.w	r3, #32
    a188:	f3ef 8711 	mrs	r7, BASEPRI
    a18c:	f383 8812 	msr	BASEPRI_MAX, r3
    a190:	f3bf 8f6f 	isb	sy
	return z_impl_z_current_get();
    a194:	f002 f9d2 	bl	c53c <z_impl_z_current_get>
    a198:	4605      	mov	r5, r0
			k_current_get() : NULL;

	/* twister looks for the "ZEPHYR FATAL ERROR" string, don't
	 * change it without also updating twister
	 */
	LOG_ERR(">>> ZEPHYR FATAL ERROR %d: %s on CPU %d", reason,
    a19a:	4620      	mov	r0, r4
    a19c:	f7ff ffbe 	bl	a11c <reason_to_str>
    a1a0:	2300      	movs	r3, #0
    a1a2:	9305      	str	r3, [sp, #20]
    a1a4:	9004      	str	r0, [sp, #16]
    a1a6:	9403      	str	r4, [sp, #12]
    a1a8:	4a22      	ldr	r2, [pc, #136]	; (a234 <z_fatal_error+0xb8>)
    a1aa:	9202      	str	r2, [sp, #8]
    a1ac:	9301      	str	r3, [sp, #4]
    a1ae:	9300      	str	r3, [sp, #0]
    a1b0:	2201      	movs	r2, #1
    a1b2:	4921      	ldr	r1, [pc, #132]	; (a238 <z_fatal_error+0xbc>)
    a1b4:	4618      	mov	r0, r3
    a1b6:	f006 f81e 	bl	101f6 <z_log_msg2_runtime_create>
	 * an IRQ or exception was being handled, or thread context.
	 *
	 * See #17656
	 */
#if defined(CONFIG_ARCH_HAS_NESTED_EXCEPTION_DETECTION)
	if ((esf != NULL) && arch_is_in_nested_exception(esf)) {
    a1ba:	b11e      	cbz	r6, a1c4 <z_fatal_error+0x48>
 * @return true if execution state was in handler mode, before
 *              the current exception occurred, otherwise false.
 */
static ALWAYS_INLINE bool arch_is_in_nested_exception(const z_arch_esf_t *esf)
{
	return (esf->basic.xpsr & IPSR_ISR_Msk) ? (true) : (false);
    a1bc:	69f3      	ldr	r3, [r6, #28]
    a1be:	f3c3 0308 	ubfx	r3, r3, #0, #9
    a1c2:	b9eb      	cbnz	r3, a200 <z_fatal_error+0x84>
		LOG_ERR("Fault during interrupt handling\n");
	}
#endif

	LOG_ERR("Current thread: %p (%s)", thread,
    a1c4:	4628      	mov	r0, r5
    a1c6:	f7ff ffc9 	bl	a15c <thread_name_get>
    a1ca:	9004      	str	r0, [sp, #16]
    a1cc:	9503      	str	r5, [sp, #12]
    a1ce:	4b1b      	ldr	r3, [pc, #108]	; (a23c <z_fatal_error+0xc0>)
    a1d0:	9302      	str	r3, [sp, #8]
    a1d2:	2000      	movs	r0, #0
    a1d4:	9001      	str	r0, [sp, #4]
    a1d6:	9000      	str	r0, [sp, #0]
    a1d8:	4603      	mov	r3, r0
    a1da:	2201      	movs	r2, #1
    a1dc:	4916      	ldr	r1, [pc, #88]	; (a238 <z_fatal_error+0xbc>)
    a1de:	f006 f80a 	bl	101f6 <z_log_msg2_runtime_create>
		log_strdup(thread_name_get(thread)));

	coredump(reason, esf, thread);

	k_sys_fatal_error_handler(reason, esf);
    a1e2:	4631      	mov	r1, r6
    a1e4:	4620      	mov	r0, r4
    a1e6:	f7fe fb9b 	bl	8920 <k_sys_fatal_error_handler>
	 *
	 * Note that k_thread_abort() returns on some architectures but
	 * not others; e.g. on ARC, x86_64, Xtensa with ASM2, ARM
	 */
	if (!IS_ENABLED(CONFIG_TEST)) {
		__ASSERT(reason != K_ERR_KERNEL_PANIC,
    a1ea:	2c04      	cmp	r4, #4
    a1ec:	d013      	beq.n	a216 <z_fatal_error+0x9a>
	__asm__ volatile(
    a1ee:	f387 8811 	msr	BASEPRI, r7
    a1f2:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
    a1f6:	4628      	mov	r0, r5
    a1f8:	f7fc fa9a 	bl	6730 <z_impl_k_thread_abort>
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
    a1fc:	b007      	add	sp, #28
    a1fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
		LOG_ERR("Fault during interrupt handling\n");
    a200:	4b0f      	ldr	r3, [pc, #60]	; (a240 <z_fatal_error+0xc4>)
    a202:	9302      	str	r3, [sp, #8]
    a204:	2000      	movs	r0, #0
    a206:	9001      	str	r0, [sp, #4]
    a208:	9000      	str	r0, [sp, #0]
    a20a:	4603      	mov	r3, r0
    a20c:	2201      	movs	r2, #1
    a20e:	490a      	ldr	r1, [pc, #40]	; (a238 <z_fatal_error+0xbc>)
    a210:	f005 fff1 	bl	101f6 <z_log_msg2_runtime_create>
    a214:	e7d6      	b.n	a1c4 <z_fatal_error+0x48>
		__ASSERT(reason != K_ERR_KERNEL_PANIC,
    a216:	4c0b      	ldr	r4, [pc, #44]	; (a244 <z_fatal_error+0xc8>)
    a218:	238f      	movs	r3, #143	; 0x8f
    a21a:	4622      	mov	r2, r4
    a21c:	490a      	ldr	r1, [pc, #40]	; (a248 <z_fatal_error+0xcc>)
    a21e:	480b      	ldr	r0, [pc, #44]	; (a24c <z_fatal_error+0xd0>)
    a220:	f004 fe99 	bl	ef56 <assert_print>
    a224:	480a      	ldr	r0, [pc, #40]	; (a250 <z_fatal_error+0xd4>)
    a226:	f004 fe96 	bl	ef56 <assert_print>
    a22a:	218f      	movs	r1, #143	; 0x8f
    a22c:	4620      	mov	r0, r4
    a22e:	f004 fe8b 	bl	ef48 <assert_post_action>
    a232:	e7dc      	b.n	a1ee <z_fatal_error+0x72>
    a234:	000129d0 	.word	0x000129d0
    a238:	00010d38 	.word	0x00010d38
    a23c:	00012a1c 	.word	0x00012a1c
    a240:	000129f8 	.word	0x000129f8
    a244:	00012a34 	.word	0x00012a34
    a248:	00012a58 	.word	0x00012a58
    a24c:	00011324 	.word	0x00011324
    a250:	00012a78 	.word	0x00012a78

0000a254 <init_idle_thread>:
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */

#if defined(CONFIG_MULTITHREADING)
__boot_func
static void init_idle_thread(int i)
{
    a254:	b510      	push	{r4, lr}
    a256:	b086      	sub	sp, #24
	struct k_thread *thread = &z_idle_threads[i];
    a258:	4c11      	ldr	r4, [pc, #68]	; (a2a0 <init_idle_thread+0x4c>)
    a25a:	23b0      	movs	r3, #176	; 0xb0
    a25c:	fb03 4400 	mla	r4, r3, r0, r4
#else
	char *tname = NULL;
#endif /* CONFIG_THREAD_NAME */

	z_setup_new_thread(thread, stack,
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    a260:	eb00 0240 	add.w	r2, r0, r0, lsl #1
    a264:	4b0f      	ldr	r3, [pc, #60]	; (a2a4 <init_idle_thread+0x50>)
    a266:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
	z_setup_new_thread(thread, stack,
    a26a:	4a0f      	ldr	r2, [pc, #60]	; (a2a8 <init_idle_thread+0x54>)
    a26c:	9205      	str	r2, [sp, #20]
    a26e:	2201      	movs	r2, #1
    a270:	9204      	str	r2, [sp, #16]
    a272:	220f      	movs	r2, #15
    a274:	9203      	str	r2, [sp, #12]
    a276:	2200      	movs	r2, #0
    a278:	9202      	str	r2, [sp, #8]
    a27a:	9201      	str	r2, [sp, #4]
    a27c:	9300      	str	r3, [sp, #0]
    a27e:	4b0b      	ldr	r3, [pc, #44]	; (a2ac <init_idle_thread+0x58>)
    a280:	f44f 72a0 	mov.w	r2, #320	; 0x140
    a284:	490a      	ldr	r1, [pc, #40]	; (a2b0 <init_idle_thread+0x5c>)
    a286:	f44f 7cb0 	mov.w	ip, #352	; 0x160
    a28a:	fb0c 1100 	mla	r1, ip, r0, r1
    a28e:	4620      	mov	r0, r4
    a290:	f000 fa76 	bl	a780 <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
    a294:	7b63      	ldrb	r3, [r4, #13]
    a296:	f023 0304 	bic.w	r3, r3, #4
    a29a:	7363      	strb	r3, [r4, #13]
	z_mark_thread_as_started(thread);

#ifdef CONFIG_SMP
	thread->base.is_idle = 1U;
#endif
}
    a29c:	b006      	add	sp, #24
    a29e:	bd10      	pop	{r4, pc}
    a2a0:	200047c8 	.word	0x200047c8
    a2a4:	2000d4dc 	.word	0x2000d4dc
    a2a8:	00012ab0 	.word	0x00012ab0
    a2ac:	0000aa95 	.word	0x0000aa95
    a2b0:	2000efe0 	.word	0x2000efe0

0000a2b4 <bg_thread_main>:
{
    a2b4:	b508      	push	{r3, lr}
	z_sys_post_kernel = true;
    a2b6:	4b0a      	ldr	r3, [pc, #40]	; (a2e0 <bg_thread_main+0x2c>)
    a2b8:	2201      	movs	r2, #1
    a2ba:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    a2bc:	2002      	movs	r0, #2
    a2be:	f7ff fecd 	bl	a05c <z_sys_init_run_level>
	boot_banner();
    a2c2:	f002 fe83 	bl	cfcc <boot_banner>
	z_sys_init_run_level(_SYS_INIT_LEVEL_APPLICATION);
    a2c6:	2003      	movs	r0, #3
    a2c8:	f7ff fec8 	bl	a05c <z_sys_init_run_level>
	z_init_static_threads();
    a2cc:	f000 fb68 	bl	a9a0 <z_init_static_threads>
	main();
    a2d0:	f7f8 fef8 	bl	30c4 <main>
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
    a2d4:	4a03      	ldr	r2, [pc, #12]	; (a2e4 <bg_thread_main+0x30>)
    a2d6:	7b13      	ldrb	r3, [r2, #12]
    a2d8:	f023 0301 	bic.w	r3, r3, #1
    a2dc:	7313      	strb	r3, [r2, #12]
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
    a2de:	bd08      	pop	{r3, pc}
    a2e0:	2000d71d 	.word	0x2000d71d
    a2e4:	20004878 	.word	0x20004878

0000a2e8 <switch_to_main_thread>:
	return stack_ptr;
}

__boot_func
static FUNC_NORETURN void switch_to_main_thread(char *stack_ptr)
{
    a2e8:	b508      	push	{r3, lr}
    a2ea:	4601      	mov	r1, r0
#ifdef CONFIG_ARCH_HAS_CUSTOM_SWAP_TO_MAIN
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    a2ec:	4a01      	ldr	r2, [pc, #4]	; (a2f4 <switch_to_main_thread+0xc>)
    a2ee:	4802      	ldr	r0, [pc, #8]	; (a2f8 <switch_to_main_thread+0x10>)
    a2f0:	f7fb fdd2 	bl	5e98 <arch_switch_to_main_thread>
	 * current fake thread is not on a wait queue or ready queue, so it
	 * will never be rescheduled in.
	 */
	z_swap_unlocked();
#endif
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
    a2f4:	0000a2b5 	.word	0x0000a2b5
    a2f8:	20004878 	.word	0x20004878

0000a2fc <z_bss_zero>:
{
    a2fc:	b508      	push	{r3, lr}
	z_early_memset(__bss_start, 0, __bss_end - __bss_start);
    a2fe:	4803      	ldr	r0, [pc, #12]	; (a30c <z_bss_zero+0x10>)
    a300:	4a03      	ldr	r2, [pc, #12]	; (a310 <z_bss_zero+0x14>)
    a302:	1a12      	subs	r2, r2, r0
    a304:	2100      	movs	r1, #0
    a306:	f005 ff85 	bl	10214 <z_early_memset>
}
    a30a:	bd08      	pop	{r3, pc}
    a30c:	20004288 	.word	0x20004288
    a310:	2000d720 	.word	0x2000d720

0000a314 <z_init_cpu>:
{
    a314:	b510      	push	{r4, lr}
    a316:	4604      	mov	r4, r0
	init_idle_thread(id);
    a318:	f7ff ff9c 	bl	a254 <init_idle_thread>
	_kernel.cpus[id].idle_thread = &z_idle_threads[id];
    a31c:	490b      	ldr	r1, [pc, #44]	; (a34c <z_init_cpu+0x38>)
    a31e:	23b0      	movs	r3, #176	; 0xb0
    a320:	fb03 1104 	mla	r1, r3, r4, r1
    a324:	4a0a      	ldr	r2, [pc, #40]	; (a350 <z_init_cpu+0x3c>)
    a326:	eb04 0344 	add.w	r3, r4, r4, lsl #1
    a32a:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    a32e:	60d9      	str	r1, [r3, #12]
	_kernel.cpus[id].id = id;
    a330:	751c      	strb	r4, [r3, #20]
		(Z_KERNEL_STACK_BUFFER(z_interrupt_stacks[id]) +
    a332:	eb04 1184 	add.w	r1, r4, r4, lsl #6
    a336:	4b07      	ldr	r3, [pc, #28]	; (a354 <z_init_cpu+0x40>)
    a338:	eb03 1341 	add.w	r3, r3, r1, lsl #5
    a33c:	f503 6302 	add.w	r3, r3, #2080	; 0x820
	_kernel.cpus[id].irq_stack =
    a340:	eb04 0444 	add.w	r4, r4, r4, lsl #1
    a344:	eb02 04c4 	add.w	r4, r2, r4, lsl #3
    a348:	6063      	str	r3, [r4, #4]
}
    a34a:	bd10      	pop	{r4, pc}
    a34c:	200047c8 	.word	0x200047c8
    a350:	2000d4dc 	.word	0x2000d4dc
    a354:	2000f140 	.word	0x2000f140

0000a358 <prepare_multithreading>:
{
    a358:	b570      	push	{r4, r5, r6, lr}
    a35a:	b086      	sub	sp, #24
	z_sched_init();
    a35c:	f001 ff2a 	bl	c1b4 <z_sched_init>
	_kernel.ready_q.cache = &z_main_thread;
    a360:	4d10      	ldr	r5, [pc, #64]	; (a3a4 <prepare_multithreading+0x4c>)
    a362:	4b11      	ldr	r3, [pc, #68]	; (a3a8 <prepare_multithreading+0x50>)
    a364:	61dd      	str	r5, [r3, #28]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    a366:	4b11      	ldr	r3, [pc, #68]	; (a3ac <prepare_multithreading+0x54>)
    a368:	9305      	str	r3, [sp, #20]
    a36a:	2301      	movs	r3, #1
    a36c:	9304      	str	r3, [sp, #16]
    a36e:	2400      	movs	r4, #0
    a370:	9403      	str	r4, [sp, #12]
    a372:	9402      	str	r4, [sp, #8]
    a374:	9401      	str	r4, [sp, #4]
    a376:	9400      	str	r4, [sp, #0]
    a378:	4b0d      	ldr	r3, [pc, #52]	; (a3b0 <prepare_multithreading+0x58>)
    a37a:	f44f 6280 	mov.w	r2, #1024	; 0x400
    a37e:	490d      	ldr	r1, [pc, #52]	; (a3b4 <prepare_multithreading+0x5c>)
    a380:	4628      	mov	r0, r5
    a382:	f000 f9fd 	bl	a780 <z_setup_new_thread>
    a386:	4606      	mov	r6, r0
    a388:	7b6b      	ldrb	r3, [r5, #13]
    a38a:	f023 0304 	bic.w	r3, r3, #4
    a38e:	736b      	strb	r3, [r5, #13]
	z_ready_thread(&z_main_thread);
    a390:	4628      	mov	r0, r5
    a392:	f001 fa33 	bl	b7fc <z_ready_thread>
	z_init_cpu(0);
    a396:	4620      	mov	r0, r4
    a398:	f7ff ffbc 	bl	a314 <z_init_cpu>
}
    a39c:	4630      	mov	r0, r6
    a39e:	b006      	add	sp, #24
    a3a0:	bd70      	pop	{r4, r5, r6, pc}
    a3a2:	bf00      	nop
    a3a4:	20004878 	.word	0x20004878
    a3a8:	2000d4dc 	.word	0x2000d4dc
    a3ac:	00012ab8 	.word	0x00012ab8
    a3b0:	0000a2b5 	.word	0x0000a2b5
    a3b4:	2000ebc0 	.word	0x2000ebc0

0000a3b8 <z_cstart>:
 *
 * @return Does not return
 */
__boot_func
FUNC_NORETURN void z_cstart(void)
{
    a3b8:	b500      	push	{lr}
    a3ba:	b0ad      	sub	sp, #180	; 0xb4
 * pointer) register, and switched to automatically when taking an exception.
 *
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
    a3bc:	4b1f      	ldr	r3, [pc, #124]	; (a43c <z_cstart+0x84>)
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
    a3be:	f383 8808 	msr	MSP, r3
	 * for Cortex-M3 and Cortex-M4 (ARMv7-M) MCUs. For the rest
	 * of ARM Cortex-M processors this setting is enforced by
	 * default and it is not configurable.
	 */
#if defined(CONFIG_CPU_CORTEX_M3) || defined(CONFIG_CPU_CORTEX_M4)
	SCB->CCR |= SCB_CCR_STKALIGN_Msk;
    a3c2:	4c1f      	ldr	r4, [pc, #124]	; (a440 <z_cstart+0x88>)
    a3c4:	6963      	ldr	r3, [r4, #20]
    a3c6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    a3ca:	6163      	str	r3, [r4, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    a3cc:	23e0      	movs	r3, #224	; 0xe0
    a3ce:	f884 3022 	strb.w	r3, [r4, #34]	; 0x22
    a3d2:	2500      	movs	r5, #0
    a3d4:	77e5      	strb	r5, [r4, #31]
    a3d6:	7625      	strb	r5, [r4, #24]
    a3d8:	7665      	strb	r5, [r4, #25]
    a3da:	76a5      	strb	r5, [r4, #26]
    a3dc:	f884 5020 	strb.w	r5, [r4, #32]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
    a3e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
    a3e2:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
    a3e6:	6263      	str	r3, [r4, #36]	; 0x24
    a3e8:	f884 5023 	strb.w	r5, [r4, #35]	; 0x23

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
    a3ec:	f7fc f90c 	bl	6608 <z_arm_fault_init>
	z_arm_cpu_idle_init();
    a3f0:	f7fb fbd6 	bl	5ba0 <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
    a3f4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    a3f8:	62a3      	str	r3, [r4, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
    a3fa:	62e3      	str	r3, [r4, #44]	; 0x2c
	z_arm_clear_faults();
#if defined(CONFIG_ARM_MPU)
	z_arm_mpu_init();
    a3fc:	f7fc fab8 	bl	6970 <z_arm_mpu_init>
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
    a400:	f7fc f9b0 	bl	6764 <z_arm_configure_static_mpu_regions>
	gcov_static_init();

	/* perform any architecture-specific initialization */
	arch_kernel_init();

	LOG_CORE_INIT();
    a404:	f7fa fcf0 	bl	4de8 <log_core_init>
 *
 * The memory of the dummy thread can be completely uninitialized.
 */
static inline void z_dummy_thread_init(struct k_thread *dummy_thread)
{
	dummy_thread->base.thread_state = _THREAD_DUMMY;
    a408:	2401      	movs	r4, #1
    a40a:	f88d 400d 	strb.w	r4, [sp, #13]
#ifdef CONFIG_SCHED_CPU_MASK
	dummy_thread->base.cpu_mask = -1;
#endif
	dummy_thread->base.user_options = K_ESSENTIAL;
    a40e:	f88d 400c 	strb.w	r4, [sp, #12]
#ifdef CONFIG_THREAD_STACK_INFO
	dummy_thread->stack_info.start = 0U;
    a412:	9526      	str	r5, [sp, #152]	; 0x98
	dummy_thread->stack_info.size = 0U;
    a414:	9527      	str	r5, [sp, #156]	; 0x9c
#endif
#ifdef CONFIG_USERSPACE
	dummy_thread->mem_domain_info.mem_domain = &k_mem_domain_default;
#endif
#if (CONFIG_HEAP_MEM_POOL_SIZE > 0)
	k_thread_system_pool_assign(dummy_thread);
    a416:	4668      	mov	r0, sp
    a418:	f002 fdd2 	bl	cfc0 <k_thread_system_pool_assign>
#else
	dummy_thread->resource_pool = NULL;
#endif

	_current_cpu->current = dummy_thread;
    a41c:	4b09      	ldr	r3, [pc, #36]	; (a444 <z_cstart+0x8c>)
    a41e:	f8c3 d008 	str.w	sp, [r3, #8]
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
    a422:	f7ff fe0f 	bl	a044 <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
    a426:	4628      	mov	r0, r5
    a428:	f7ff fe18 	bl	a05c <z_sys_init_run_level>
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    a42c:	4620      	mov	r0, r4
    a42e:	f7ff fe15 	bl	a05c <z_sys_init_run_level>
	timing_init();
	timing_start();
#endif

#ifdef CONFIG_MULTITHREADING
	switch_to_main_thread(prepare_multithreading());
    a432:	f7ff ff91 	bl	a358 <prepare_multithreading>
    a436:	f7ff ff57 	bl	a2e8 <switch_to_main_thread>
    a43a:	bf00      	nop
    a43c:	2000f960 	.word	0x2000f960
    a440:	e000ed00 	.word	0xe000ed00
    a444:	2000d4dc 	.word	0x2000d4dc

0000a448 <init_mem_slab_module>:
 * Perform any initialization that wasn't done at build time.
 *
 * @return 0 on success, fails otherwise.
 */
static int init_mem_slab_module(const struct device *dev)
{
    a448:	b570      	push	{r4, r5, r6, lr}
	int rc = 0;
	ARG_UNUSED(dev);

	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    a44a:	4c10      	ldr	r4, [pc, #64]	; (a48c <init_mem_slab_module+0x44>)
	int rc = 0;
    a44c:	2500      	movs	r5, #0
	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    a44e:	e008      	b.n	a462 <init_mem_slab_module+0x1a>
    a450:	4b0f      	ldr	r3, [pc, #60]	; (a490 <init_mem_slab_module+0x48>)
    a452:	429c      	cmp	r4, r3
    a454:	d217      	bcs.n	a486 <init_mem_slab_module+0x3e>
		rc = create_free_list(slab);
    a456:	4620      	mov	r0, r4
    a458:	f005 fee4 	bl	10224 <create_free_list>
		if (rc < 0) {
    a45c:	1e05      	subs	r5, r0, #0
    a45e:	db12      	blt.n	a486 <init_mem_slab_module+0x3e>
	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    a460:	3420      	adds	r4, #32
    a462:	4b0b      	ldr	r3, [pc, #44]	; (a490 <init_mem_slab_module+0x48>)
    a464:	429c      	cmp	r4, r3
    a466:	d9f3      	bls.n	a450 <init_mem_slab_module+0x8>
    a468:	4e0a      	ldr	r6, [pc, #40]	; (a494 <init_mem_slab_module+0x4c>)
    a46a:	233d      	movs	r3, #61	; 0x3d
    a46c:	4632      	mov	r2, r6
    a46e:	490a      	ldr	r1, [pc, #40]	; (a498 <init_mem_slab_module+0x50>)
    a470:	480a      	ldr	r0, [pc, #40]	; (a49c <init_mem_slab_module+0x54>)
    a472:	f004 fd70 	bl	ef56 <assert_print>
    a476:	480a      	ldr	r0, [pc, #40]	; (a4a0 <init_mem_slab_module+0x58>)
    a478:	f004 fd6d 	bl	ef56 <assert_print>
    a47c:	213d      	movs	r1, #61	; 0x3d
    a47e:	4630      	mov	r0, r6
    a480:	f004 fd62 	bl	ef48 <assert_post_action>
    a484:	e7e4      	b.n	a450 <init_mem_slab_module+0x8>
		z_object_init(slab);
	}

out:
	return rc;
}
    a486:	4628      	mov	r0, r5
    a488:	bd70      	pop	{r4, r5, r6, pc}
    a48a:	bf00      	nop
    a48c:	200041e0 	.word	0x200041e0
    a490:	200041e0 	.word	0x200041e0
    a494:	00012ac4 	.word	0x00012ac4
    a498:	00012aec 	.word	0x00012aec
    a49c:	00011324 	.word	0x00011324
    a4a0:	00012b0c 	.word	0x00012b0c

0000a4a4 <k_mem_slab_alloc>:

	return rc;
}

int k_mem_slab_alloc(struct k_mem_slab *slab, void **mem, k_timeout_t timeout)
{
    a4a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    a4a8:	b082      	sub	sp, #8
    a4aa:	4604      	mov	r4, r0
    a4ac:	460e      	mov	r6, r1
    a4ae:	4690      	mov	r8, r2
    a4b0:	4699      	mov	r9, r3
	k_spinlock_key_t key = k_spin_lock(&slab->lock);
    a4b2:	f100 0508 	add.w	r5, r0, #8
	__asm__ volatile(
    a4b6:	f04f 0320 	mov.w	r3, #32
    a4ba:	f3ef 8711 	mrs	r7, BASEPRI
    a4be:	f383 8812 	msr	BASEPRI_MAX, r3
    a4c2:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    a4c6:	4628      	mov	r0, r5
    a4c8:	f000 f8d8 	bl	a67c <z_spin_lock_valid>
    a4cc:	b1c0      	cbz	r0, a500 <k_mem_slab_alloc+0x5c>
	z_spin_lock_set_owner(l);
    a4ce:	4628      	mov	r0, r5
    a4d0:	f000 f8f4 	bl	a6bc <z_spin_lock_set_owner>
	int result;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, alloc, slab, timeout);

	if (slab->free_list != NULL) {
    a4d4:	69a1      	ldr	r1, [r4, #24]
    a4d6:	b321      	cbz	r1, a522 <k_mem_slab_alloc+0x7e>
		/* take a free block */
		*mem = slab->free_list;
    a4d8:	6031      	str	r1, [r6, #0]
		slab->free_list = *(char **)(slab->free_list);
    a4da:	69a3      	ldr	r3, [r4, #24]
    a4dc:	681b      	ldr	r3, [r3, #0]
    a4de:	61a3      	str	r3, [r4, #24]
		slab->num_used++;
    a4e0:	69e3      	ldr	r3, [r4, #28]
    a4e2:	3301      	adds	r3, #1
    a4e4:	61e3      	str	r3, [r4, #28]

#ifdef CONFIG_MEM_SLAB_TRACE_MAX_UTILIZATION
		slab->max_used = MAX(slab->num_used, slab->max_used);
#endif

		result = 0;
    a4e6:	2400      	movs	r4, #0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    a4e8:	4628      	mov	r0, r5
    a4ea:	f000 f8d7 	bl	a69c <z_spin_unlock_valid>
    a4ee:	b388      	cbz	r0, a554 <k_mem_slab_alloc+0xb0>
	__asm__ volatile(
    a4f0:	f387 8811 	msr	BASEPRI, r7
    a4f4:	f3bf 8f6f 	isb	sy
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, alloc, slab, timeout, result);

	k_spin_unlock(&slab->lock, key);

	return result;
}
    a4f8:	4620      	mov	r0, r4
    a4fa:	b002      	add	sp, #8
    a4fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    a500:	f8df a070 	ldr.w	sl, [pc, #112]	; a574 <k_mem_slab_alloc+0xd0>
    a504:	238e      	movs	r3, #142	; 0x8e
    a506:	4652      	mov	r2, sl
    a508:	491b      	ldr	r1, [pc, #108]	; (a578 <k_mem_slab_alloc+0xd4>)
    a50a:	481c      	ldr	r0, [pc, #112]	; (a57c <k_mem_slab_alloc+0xd8>)
    a50c:	f004 fd23 	bl	ef56 <assert_print>
    a510:	4629      	mov	r1, r5
    a512:	481b      	ldr	r0, [pc, #108]	; (a580 <k_mem_slab_alloc+0xdc>)
    a514:	f004 fd1f 	bl	ef56 <assert_print>
    a518:	218e      	movs	r1, #142	; 0x8e
    a51a:	4650      	mov	r0, sl
    a51c:	f004 fd14 	bl	ef48 <assert_post_action>
    a520:	e7d5      	b.n	a4ce <k_mem_slab_alloc+0x2a>
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT) ||
    a522:	ea59 0308 	orrs.w	r3, r9, r8
    a526:	d104      	bne.n	a532 <k_mem_slab_alloc+0x8e>
		*mem = NULL;
    a528:	2300      	movs	r3, #0
    a52a:	6033      	str	r3, [r6, #0]
		result = -ENOMEM;
    a52c:	f06f 040b 	mvn.w	r4, #11
    a530:	e7da      	b.n	a4e8 <k_mem_slab_alloc+0x44>
		result = z_pend_curr(&slab->lock, key, &slab->wait_q, timeout);
    a532:	f8cd 8000 	str.w	r8, [sp]
    a536:	f8cd 9004 	str.w	r9, [sp, #4]
    a53a:	4622      	mov	r2, r4
    a53c:	4639      	mov	r1, r7
    a53e:	4628      	mov	r0, r5
    a540:	f001 fb38 	bl	bbb4 <z_pend_curr>
		if (result == 0) {
    a544:	4604      	mov	r4, r0
    a546:	2800      	cmp	r0, #0
    a548:	d1d6      	bne.n	a4f8 <k_mem_slab_alloc+0x54>
			*mem = _current->base.swap_data;
    a54a:	4b0e      	ldr	r3, [pc, #56]	; (a584 <k_mem_slab_alloc+0xe0>)
    a54c:	689b      	ldr	r3, [r3, #8]
    a54e:	695b      	ldr	r3, [r3, #20]
    a550:	6033      	str	r3, [r6, #0]
		return result;
    a552:	e7d1      	b.n	a4f8 <k_mem_slab_alloc+0x54>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    a554:	4e07      	ldr	r6, [pc, #28]	; (a574 <k_mem_slab_alloc+0xd0>)
    a556:	23b9      	movs	r3, #185	; 0xb9
    a558:	4632      	mov	r2, r6
    a55a:	490b      	ldr	r1, [pc, #44]	; (a588 <k_mem_slab_alloc+0xe4>)
    a55c:	4807      	ldr	r0, [pc, #28]	; (a57c <k_mem_slab_alloc+0xd8>)
    a55e:	f004 fcfa 	bl	ef56 <assert_print>
    a562:	4629      	mov	r1, r5
    a564:	4809      	ldr	r0, [pc, #36]	; (a58c <k_mem_slab_alloc+0xe8>)
    a566:	f004 fcf6 	bl	ef56 <assert_print>
    a56a:	21b9      	movs	r1, #185	; 0xb9
    a56c:	4630      	mov	r0, r6
    a56e:	f004 fceb 	bl	ef48 <assert_post_action>
    a572:	e7bd      	b.n	a4f0 <k_mem_slab_alloc+0x4c>
    a574:	000114d0 	.word	0x000114d0
    a578:	00011530 	.word	0x00011530
    a57c:	00011324 	.word	0x00011324
    a580:	00011548 	.word	0x00011548
    a584:	2000d4dc 	.word	0x2000d4dc
    a588:	00011500 	.word	0x00011500
    a58c:	00011518 	.word	0x00011518

0000a590 <k_mem_slab_free>:

void k_mem_slab_free(struct k_mem_slab *slab, void **mem)
{
    a590:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    a594:	4604      	mov	r4, r0
    a596:	460d      	mov	r5, r1
	k_spinlock_key_t key = k_spin_lock(&slab->lock);
    a598:	f100 0608 	add.w	r6, r0, #8
	__asm__ volatile(
    a59c:	f04f 0320 	mov.w	r3, #32
    a5a0:	f3ef 8711 	mrs	r7, BASEPRI
    a5a4:	f383 8812 	msr	BASEPRI_MAX, r3
    a5a8:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    a5ac:	4630      	mov	r0, r6
    a5ae:	f000 f865 	bl	a67c <z_spin_lock_valid>
    a5b2:	b1b0      	cbz	r0, a5e2 <k_mem_slab_free+0x52>
	z_spin_lock_set_owner(l);
    a5b4:	4630      	mov	r0, r6
    a5b6:	f000 f881 	bl	a6bc <z_spin_lock_set_owner>

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, free, slab);
	if (slab->free_list == NULL && IS_ENABLED(CONFIG_MULTITHREADING)) {
    a5ba:	69a3      	ldr	r3, [r4, #24]
    a5bc:	b313      	cbz	r3, a604 <k_mem_slab_free+0x74>
			z_ready_thread(pending_thread);
			z_reschedule(&slab->lock, key);
			return;
		}
	}
	**(char ***) mem = slab->free_list;
    a5be:	682b      	ldr	r3, [r5, #0]
    a5c0:	69a2      	ldr	r2, [r4, #24]
    a5c2:	601a      	str	r2, [r3, #0]
	slab->free_list = *(char **) mem;
    a5c4:	682b      	ldr	r3, [r5, #0]
    a5c6:	61a3      	str	r3, [r4, #24]
	slab->num_used--;
    a5c8:	69e3      	ldr	r3, [r4, #28]
    a5ca:	3b01      	subs	r3, #1
    a5cc:	61e3      	str	r3, [r4, #28]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    a5ce:	4630      	mov	r0, r6
    a5d0:	f000 f864 	bl	a69c <z_spin_unlock_valid>
    a5d4:	b338      	cbz	r0, a626 <k_mem_slab_free+0x96>
	__asm__ volatile(
    a5d6:	f387 8811 	msr	BASEPRI, r7
    a5da:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

	k_spin_unlock(&slab->lock, key);
}
    a5de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    a5e2:	f8df 8064 	ldr.w	r8, [pc, #100]	; a648 <k_mem_slab_free+0xb8>
    a5e6:	238e      	movs	r3, #142	; 0x8e
    a5e8:	4642      	mov	r2, r8
    a5ea:	4918      	ldr	r1, [pc, #96]	; (a64c <k_mem_slab_free+0xbc>)
    a5ec:	4818      	ldr	r0, [pc, #96]	; (a650 <k_mem_slab_free+0xc0>)
    a5ee:	f004 fcb2 	bl	ef56 <assert_print>
    a5f2:	4631      	mov	r1, r6
    a5f4:	4817      	ldr	r0, [pc, #92]	; (a654 <k_mem_slab_free+0xc4>)
    a5f6:	f004 fcae 	bl	ef56 <assert_print>
    a5fa:	218e      	movs	r1, #142	; 0x8e
    a5fc:	4640      	mov	r0, r8
    a5fe:	f004 fca3 	bl	ef48 <assert_post_action>
    a602:	e7d7      	b.n	a5b4 <k_mem_slab_free+0x24>
		struct k_thread *pending_thread = z_unpend_first_thread(&slab->wait_q);
    a604:	4620      	mov	r0, r4
    a606:	f001 fd71 	bl	c0ec <z_unpend_first_thread>
		if (pending_thread != NULL) {
    a60a:	2800      	cmp	r0, #0
    a60c:	d0d7      	beq.n	a5be <k_mem_slab_free+0x2e>
			z_thread_return_value_set_with_data(pending_thread, 0, *mem);
    a60e:	682a      	ldr	r2, [r5, #0]
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
    a610:	2100      	movs	r1, #0
    a612:	f8c0 10ac 	str.w	r1, [r0, #172]	; 0xac
z_thread_return_value_set_with_data(struct k_thread *thread,
				   unsigned int value,
				   void *data)
{
	arch_thread_return_value_set(thread, value);
	thread->base.swap_data = data;
    a616:	6142      	str	r2, [r0, #20]
			z_ready_thread(pending_thread);
    a618:	f001 f8f0 	bl	b7fc <z_ready_thread>
			z_reschedule(&slab->lock, key);
    a61c:	4639      	mov	r1, r7
    a61e:	4630      	mov	r0, r6
    a620:	f000 fe48 	bl	b2b4 <z_reschedule>
			return;
    a624:	e7db      	b.n	a5de <k_mem_slab_free+0x4e>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    a626:	4c08      	ldr	r4, [pc, #32]	; (a648 <k_mem_slab_free+0xb8>)
    a628:	23b9      	movs	r3, #185	; 0xb9
    a62a:	4622      	mov	r2, r4
    a62c:	490a      	ldr	r1, [pc, #40]	; (a658 <k_mem_slab_free+0xc8>)
    a62e:	4808      	ldr	r0, [pc, #32]	; (a650 <k_mem_slab_free+0xc0>)
    a630:	f004 fc91 	bl	ef56 <assert_print>
    a634:	4631      	mov	r1, r6
    a636:	4809      	ldr	r0, [pc, #36]	; (a65c <k_mem_slab_free+0xcc>)
    a638:	f004 fc8d 	bl	ef56 <assert_print>
    a63c:	21b9      	movs	r1, #185	; 0xb9
    a63e:	4620      	mov	r0, r4
    a640:	f004 fc82 	bl	ef48 <assert_post_action>
    a644:	e7c7      	b.n	a5d6 <k_mem_slab_free+0x46>
    a646:	bf00      	nop
    a648:	000114d0 	.word	0x000114d0
    a64c:	00011530 	.word	0x00011530
    a650:	00011324 	.word	0x00011324
    a654:	00011548 	.word	0x00011548
    a658:	00011500 	.word	0x00011500
    a65c:	00011518 	.word	0x00011518

0000a660 <schedule_new_thread>:
#endif
#endif

#ifdef CONFIG_MULTITHREADING
static void schedule_new_thread(struct k_thread *thread, k_timeout_t delay)
{
    a660:	b508      	push	{r3, lr}
#ifdef CONFIG_SYS_CLOCK_EXISTS
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    a662:	ea53 0102 	orrs.w	r1, r3, r2
    a666:	d102      	bne.n	a66e <schedule_new_thread+0xe>
	z_impl_k_thread_start(thread);
    a668:	f005 fe1c 	bl	102a4 <z_impl_k_thread_start>
	}
#else
	ARG_UNUSED(delay);
	k_thread_start(thread);
#endif
}
    a66c:	bd08      	pop	{r3, pc}

extern void z_thread_timeout(struct _timeout *timeout);

static inline void z_add_thread_timeout(struct k_thread *thread, k_timeout_t ticks)
{
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    a66e:	4902      	ldr	r1, [pc, #8]	; (a678 <schedule_new_thread+0x18>)
    a670:	3018      	adds	r0, #24
    a672:	f002 f86d 	bl	c750 <z_add_timeout>
    a676:	e7f9      	b.n	a66c <schedule_new_thread+0xc>
    a678:	0000b959 	.word	0x0000b959

0000a67c <z_spin_lock_valid>:
 * them in spinlock.h is a giant header ordering headache.
 */
#ifdef CONFIG_SPIN_VALIDATE
bool z_spin_lock_valid(struct k_spinlock *l)
{
	uintptr_t thread_cpu = l->thread_cpu;
    a67c:	6803      	ldr	r3, [r0, #0]

	if (thread_cpu != 0U) {
    a67e:	b13b      	cbz	r3, a690 <z_spin_lock_valid+0x14>
		if ((thread_cpu & 3U) == _current_cpu->id) {
    a680:	f003 0303 	and.w	r3, r3, #3
    a684:	4a04      	ldr	r2, [pc, #16]	; (a698 <z_spin_lock_valid+0x1c>)
    a686:	7d12      	ldrb	r2, [r2, #20]
    a688:	4293      	cmp	r3, r2
    a68a:	d003      	beq.n	a694 <z_spin_lock_valid+0x18>
			return false;
		}
	}
	return true;
    a68c:	2001      	movs	r0, #1
    a68e:	4770      	bx	lr
    a690:	2001      	movs	r0, #1
    a692:	4770      	bx	lr
			return false;
    a694:	2000      	movs	r0, #0
}
    a696:	4770      	bx	lr
    a698:	2000d4dc 	.word	0x2000d4dc

0000a69c <z_spin_unlock_valid>:

bool z_spin_unlock_valid(struct k_spinlock *l)
{
	if (l->thread_cpu != (_current_cpu->id | (uintptr_t)_current)) {
    a69c:	6801      	ldr	r1, [r0, #0]
    a69e:	4a06      	ldr	r2, [pc, #24]	; (a6b8 <z_spin_unlock_valid+0x1c>)
    a6a0:	7d13      	ldrb	r3, [r2, #20]
    a6a2:	6892      	ldr	r2, [r2, #8]
    a6a4:	4313      	orrs	r3, r2
    a6a6:	4299      	cmp	r1, r3
    a6a8:	d103      	bne.n	a6b2 <z_spin_unlock_valid+0x16>
		return false;
	}
	l->thread_cpu = 0;
    a6aa:	2300      	movs	r3, #0
    a6ac:	6003      	str	r3, [r0, #0]
	return true;
    a6ae:	2001      	movs	r0, #1
    a6b0:	4770      	bx	lr
		return false;
    a6b2:	2000      	movs	r0, #0
}
    a6b4:	4770      	bx	lr
    a6b6:	bf00      	nop
    a6b8:	2000d4dc 	.word	0x2000d4dc

0000a6bc <z_spin_lock_set_owner>:

void z_spin_lock_set_owner(struct k_spinlock *l)
{
	l->thread_cpu = _current_cpu->id | (uintptr_t)_current;
    a6bc:	4a02      	ldr	r2, [pc, #8]	; (a6c8 <z_spin_lock_set_owner+0xc>)
    a6be:	7d13      	ldrb	r3, [r2, #20]
    a6c0:	6892      	ldr	r2, [r2, #8]
    a6c2:	4313      	orrs	r3, r2
    a6c4:	6003      	str	r3, [r0, #0]
}
    a6c6:	4770      	bx	lr
    a6c8:	2000d4dc 	.word	0x2000d4dc

0000a6cc <z_thread_monitor_exit>:
{
    a6cc:	b570      	push	{r4, r5, r6, lr}
    a6ce:	4604      	mov	r4, r0
	__asm__ volatile(
    a6d0:	f04f 0320 	mov.w	r3, #32
    a6d4:	f3ef 8511 	mrs	r5, BASEPRI
    a6d8:	f383 8812 	msr	BASEPRI_MAX, r3
    a6dc:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    a6e0:	481f      	ldr	r0, [pc, #124]	; (a760 <z_thread_monitor_exit+0x94>)
    a6e2:	f7ff ffcb 	bl	a67c <z_spin_lock_valid>
    a6e6:	b150      	cbz	r0, a6fe <z_thread_monitor_exit+0x32>
	z_spin_lock_set_owner(l);
    a6e8:	481d      	ldr	r0, [pc, #116]	; (a760 <z_thread_monitor_exit+0x94>)
    a6ea:	f7ff ffe7 	bl	a6bc <z_spin_lock_set_owner>
	if (thread == _kernel.threads) {
    a6ee:	4b1d      	ldr	r3, [pc, #116]	; (a764 <z_thread_monitor_exit+0x98>)
    a6f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    a6f2:	42a3      	cmp	r3, r4
    a6f4:	d114      	bne.n	a720 <z_thread_monitor_exit+0x54>
		_kernel.threads = _kernel.threads->next_thread;
    a6f6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    a6f8:	4b1a      	ldr	r3, [pc, #104]	; (a764 <z_thread_monitor_exit+0x98>)
    a6fa:	629a      	str	r2, [r3, #40]	; 0x28
    a6fc:	e017      	b.n	a72e <z_thread_monitor_exit+0x62>
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    a6fe:	4e1a      	ldr	r6, [pc, #104]	; (a768 <z_thread_monitor_exit+0x9c>)
    a700:	238e      	movs	r3, #142	; 0x8e
    a702:	4632      	mov	r2, r6
    a704:	4919      	ldr	r1, [pc, #100]	; (a76c <z_thread_monitor_exit+0xa0>)
    a706:	481a      	ldr	r0, [pc, #104]	; (a770 <z_thread_monitor_exit+0xa4>)
    a708:	f004 fc25 	bl	ef56 <assert_print>
    a70c:	4914      	ldr	r1, [pc, #80]	; (a760 <z_thread_monitor_exit+0x94>)
    a70e:	4819      	ldr	r0, [pc, #100]	; (a774 <z_thread_monitor_exit+0xa8>)
    a710:	f004 fc21 	bl	ef56 <assert_print>
    a714:	218e      	movs	r1, #142	; 0x8e
    a716:	4630      	mov	r0, r6
    a718:	f004 fc16 	bl	ef48 <assert_post_action>
    a71c:	e7e4      	b.n	a6e8 <z_thread_monitor_exit+0x1c>
			prev_thread = prev_thread->next_thread;
    a71e:	4613      	mov	r3, r2
		while ((prev_thread != NULL) &&
    a720:	b113      	cbz	r3, a728 <z_thread_monitor_exit+0x5c>
			(thread != prev_thread->next_thread)) {
    a722:	6f1a      	ldr	r2, [r3, #112]	; 0x70
		while ((prev_thread != NULL) &&
    a724:	42a2      	cmp	r2, r4
    a726:	d1fa      	bne.n	a71e <z_thread_monitor_exit+0x52>
		if (prev_thread != NULL) {
    a728:	b10b      	cbz	r3, a72e <z_thread_monitor_exit+0x62>
			prev_thread->next_thread = thread->next_thread;
    a72a:	6f22      	ldr	r2, [r4, #112]	; 0x70
    a72c:	671a      	str	r2, [r3, #112]	; 0x70
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    a72e:	480c      	ldr	r0, [pc, #48]	; (a760 <z_thread_monitor_exit+0x94>)
    a730:	f7ff ffb4 	bl	a69c <z_spin_unlock_valid>
    a734:	b120      	cbz	r0, a740 <z_thread_monitor_exit+0x74>
	__asm__ volatile(
    a736:	f385 8811 	msr	BASEPRI, r5
    a73a:	f3bf 8f6f 	isb	sy
}
    a73e:	bd70      	pop	{r4, r5, r6, pc}
    a740:	4c09      	ldr	r4, [pc, #36]	; (a768 <z_thread_monitor_exit+0x9c>)
    a742:	23b9      	movs	r3, #185	; 0xb9
    a744:	4622      	mov	r2, r4
    a746:	490c      	ldr	r1, [pc, #48]	; (a778 <z_thread_monitor_exit+0xac>)
    a748:	4809      	ldr	r0, [pc, #36]	; (a770 <z_thread_monitor_exit+0xa4>)
    a74a:	f004 fc04 	bl	ef56 <assert_print>
    a74e:	4904      	ldr	r1, [pc, #16]	; (a760 <z_thread_monitor_exit+0x94>)
    a750:	480a      	ldr	r0, [pc, #40]	; (a77c <z_thread_monitor_exit+0xb0>)
    a752:	f004 fc00 	bl	ef56 <assert_print>
    a756:	21b9      	movs	r1, #185	; 0xb9
    a758:	4620      	mov	r0, r4
    a75a:	f004 fbf5 	bl	ef48 <assert_post_action>
    a75e:	e7ea      	b.n	a736 <z_thread_monitor_exit+0x6a>
    a760:	2000d508 	.word	0x2000d508
    a764:	2000d4dc 	.word	0x2000d4dc
    a768:	000114d0 	.word	0x000114d0
    a76c:	00011530 	.word	0x00011530
    a770:	00011324 	.word	0x00011324
    a774:	00011548 	.word	0x00011548
    a778:	00011500 	.word	0x00011500
    a77c:	00011518 	.word	0x00011518

0000a780 <z_setup_new_thread>:
{
    a780:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a784:	b085      	sub	sp, #20
    a786:	4604      	mov	r4, r0
    a788:	460e      	mov	r6, r1
    a78a:	4690      	mov	r8, r2
    a78c:	461d      	mov	r5, r3
    a78e:	f8dd b038 	ldr.w	fp, [sp, #56]	; 0x38
    a792:	f8dd a03c 	ldr.w	sl, [sp, #60]	; 0x3c
    a796:	9f11      	ldr	r7, [sp, #68]	; 0x44
	Z_ASSERT_VALID_PRIO(prio, entry);
    a798:	2f0f      	cmp	r7, #15
    a79a:	d05e      	beq.n	a85a <z_setup_new_thread+0xda>
    a79c:	f107 0310 	add.w	r3, r7, #16
    a7a0:	2b1e      	cmp	r3, #30
    a7a2:	d85e      	bhi.n	a862 <z_setup_new_thread+0xe2>
	SYS_DLIST_FOR_EACH_CONTAINER(&((wq)->waitq), thread_ptr, \
				     base.qnode_dlist)

static inline void z_waitq_init(_wait_q_t *w)
{
	sys_dlist_init(&w->waitq);
    a7a4:	f104 0358 	add.w	r3, r4, #88	; 0x58
 * @param list the doubly-linked list
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
    a7a8:	65a3      	str	r3, [r4, #88]	; 0x58
	list->tail = (sys_dnode_t *)list;
    a7aa:	65e3      	str	r3, [r4, #92]	; 0x5c
	z_init_thread_base(&new_thread->base, prio, _THREAD_PRESTART, options);
    a7ac:	9b12      	ldr	r3, [sp, #72]	; 0x48
    a7ae:	2204      	movs	r2, #4
    a7b0:	4639      	mov	r1, r7
    a7b2:	4620      	mov	r0, r4
    a7b4:	f005 fd7a 	bl	102ac <z_init_thread_base>
	stack_ptr = setup_thread_stack(new_thread, stack, stack_size);
    a7b8:	4642      	mov	r2, r8
    a7ba:	4631      	mov	r1, r6
    a7bc:	4620      	mov	r0, r4
    a7be:	f005 fd57 	bl	10270 <setup_thread_stack>
    a7c2:	4607      	mov	r7, r0
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    a7c4:	9b10      	ldr	r3, [sp, #64]	; 0x40
    a7c6:	9302      	str	r3, [sp, #8]
    a7c8:	f8cd a004 	str.w	sl, [sp, #4]
    a7cc:	f8cd b000 	str.w	fp, [sp]
    a7d0:	462b      	mov	r3, r5
    a7d2:	4602      	mov	r2, r0
    a7d4:	4631      	mov	r1, r6
    a7d6:	4620      	mov	r0, r4
    a7d8:	f7fb fb14 	bl	5e04 <arch_new_thread>
	new_thread->init_data = NULL;
    a7dc:	2300      	movs	r3, #0
    a7de:	6563      	str	r3, [r4, #84]	; 0x54
	new_thread->entry.pEntry = entry;
    a7e0:	6625      	str	r5, [r4, #96]	; 0x60
	new_thread->entry.parameter1 = p1;
    a7e2:	f8c4 b064 	str.w	fp, [r4, #100]	; 0x64
	new_thread->entry.parameter2 = p2;
    a7e6:	f8c4 a068 	str.w	sl, [r4, #104]	; 0x68
	new_thread->entry.parameter3 = p3;
    a7ea:	9b10      	ldr	r3, [sp, #64]	; 0x40
    a7ec:	66e3      	str	r3, [r4, #108]	; 0x6c
	__asm__ volatile(
    a7ee:	f04f 0320 	mov.w	r3, #32
    a7f2:	f3ef 8611 	mrs	r6, BASEPRI
    a7f6:	f383 8812 	msr	BASEPRI_MAX, r3
    a7fa:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    a7fe:	4837      	ldr	r0, [pc, #220]	; (a8dc <z_setup_new_thread+0x15c>)
    a800:	f7ff ff3c 	bl	a67c <z_spin_lock_valid>
    a804:	2800      	cmp	r0, #0
    a806:	d042      	beq.n	a88e <z_setup_new_thread+0x10e>
	z_spin_lock_set_owner(l);
    a808:	4d34      	ldr	r5, [pc, #208]	; (a8dc <z_setup_new_thread+0x15c>)
    a80a:	4628      	mov	r0, r5
    a80c:	f7ff ff56 	bl	a6bc <z_spin_lock_set_owner>
	new_thread->next_thread = _kernel.threads;
    a810:	4b33      	ldr	r3, [pc, #204]	; (a8e0 <z_setup_new_thread+0x160>)
    a812:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    a814:	6722      	str	r2, [r4, #112]	; 0x70
	_kernel.threads = new_thread;
    a816:	629c      	str	r4, [r3, #40]	; 0x28
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    a818:	4628      	mov	r0, r5
    a81a:	f7ff ff3f 	bl	a69c <z_spin_unlock_valid>
    a81e:	2800      	cmp	r0, #0
    a820:	d045      	beq.n	a8ae <z_setup_new_thread+0x12e>
	__asm__ volatile(
    a822:	f386 8811 	msr	BASEPRI, r6
    a826:	f3bf 8f6f 	isb	sy
	if (name != NULL) {
    a82a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    a82c:	2b00      	cmp	r3, #0
    a82e:	d04e      	beq.n	a8ce <z_setup_new_thread+0x14e>
#if __GNUC_PREREQ__(4,8) || defined(__clang__)
__ssp_bos_icheck3_restrict(stpncpy, char *, const char *)
#endif
__ssp_bos_icheck2_restrict(strcpy, char *, const char *)
__ssp_bos_icheck2_restrict(strcat, char *, const char *)
__ssp_bos_icheck3_restrict(strncpy, char *, const char *)
    a830:	221f      	movs	r2, #31
    a832:	4619      	mov	r1, r3
    a834:	f104 0074 	add.w	r0, r4, #116	; 0x74
    a838:	f005 fea6 	bl	10588 <strncpy>
		new_thread->name[CONFIG_THREAD_MAX_NAME_LEN - 1] = '\0';
    a83c:	2300      	movs	r3, #0
    a83e:	f884 3093 	strb.w	r3, [r4, #147]	; 0x93
	if (!_current) {
    a842:	4b27      	ldr	r3, [pc, #156]	; (a8e0 <z_setup_new_thread+0x160>)
    a844:	689b      	ldr	r3, [r3, #8]
    a846:	2b00      	cmp	r3, #0
    a848:	d045      	beq.n	a8d6 <z_setup_new_thread+0x156>
	new_thread->resource_pool = _current->resource_pool;
    a84a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
    a84e:	f8c4 30a4 	str.w	r3, [r4, #164]	; 0xa4
}
    a852:	4638      	mov	r0, r7
    a854:	b005      	add	sp, #20
    a856:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	Z_ASSERT_VALID_PRIO(prio, entry);
    a85a:	4b22      	ldr	r3, [pc, #136]	; (a8e4 <z_setup_new_thread+0x164>)
    a85c:	429d      	cmp	r5, r3
    a85e:	d19d      	bne.n	a79c <z_setup_new_thread+0x1c>
    a860:	e7a0      	b.n	a7a4 <z_setup_new_thread+0x24>
    a862:	f8df 9084 	ldr.w	r9, [pc, #132]	; a8e8 <z_setup_new_thread+0x168>
    a866:	f240 13ff 	movw	r3, #511	; 0x1ff
    a86a:	464a      	mov	r2, r9
    a86c:	491f      	ldr	r1, [pc, #124]	; (a8ec <z_setup_new_thread+0x16c>)
    a86e:	4820      	ldr	r0, [pc, #128]	; (a8f0 <z_setup_new_thread+0x170>)
    a870:	f004 fb71 	bl	ef56 <assert_print>
    a874:	f06f 030f 	mvn.w	r3, #15
    a878:	220e      	movs	r2, #14
    a87a:	4639      	mov	r1, r7
    a87c:	481d      	ldr	r0, [pc, #116]	; (a8f4 <z_setup_new_thread+0x174>)
    a87e:	f004 fb6a 	bl	ef56 <assert_print>
    a882:	f240 11ff 	movw	r1, #511	; 0x1ff
    a886:	4648      	mov	r0, r9
    a888:	f004 fb5e 	bl	ef48 <assert_post_action>
    a88c:	e78a      	b.n	a7a4 <z_setup_new_thread+0x24>
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    a88e:	4d1a      	ldr	r5, [pc, #104]	; (a8f8 <z_setup_new_thread+0x178>)
    a890:	238e      	movs	r3, #142	; 0x8e
    a892:	462a      	mov	r2, r5
    a894:	4919      	ldr	r1, [pc, #100]	; (a8fc <z_setup_new_thread+0x17c>)
    a896:	4816      	ldr	r0, [pc, #88]	; (a8f0 <z_setup_new_thread+0x170>)
    a898:	f004 fb5d 	bl	ef56 <assert_print>
    a89c:	490f      	ldr	r1, [pc, #60]	; (a8dc <z_setup_new_thread+0x15c>)
    a89e:	4818      	ldr	r0, [pc, #96]	; (a900 <z_setup_new_thread+0x180>)
    a8a0:	f004 fb59 	bl	ef56 <assert_print>
    a8a4:	218e      	movs	r1, #142	; 0x8e
    a8a6:	4628      	mov	r0, r5
    a8a8:	f004 fb4e 	bl	ef48 <assert_post_action>
    a8ac:	e7ac      	b.n	a808 <z_setup_new_thread+0x88>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    a8ae:	4d12      	ldr	r5, [pc, #72]	; (a8f8 <z_setup_new_thread+0x178>)
    a8b0:	23b9      	movs	r3, #185	; 0xb9
    a8b2:	462a      	mov	r2, r5
    a8b4:	4913      	ldr	r1, [pc, #76]	; (a904 <z_setup_new_thread+0x184>)
    a8b6:	480e      	ldr	r0, [pc, #56]	; (a8f0 <z_setup_new_thread+0x170>)
    a8b8:	f004 fb4d 	bl	ef56 <assert_print>
    a8bc:	4907      	ldr	r1, [pc, #28]	; (a8dc <z_setup_new_thread+0x15c>)
    a8be:	4812      	ldr	r0, [pc, #72]	; (a908 <z_setup_new_thread+0x188>)
    a8c0:	f004 fb49 	bl	ef56 <assert_print>
    a8c4:	21b9      	movs	r1, #185	; 0xb9
    a8c6:	4628      	mov	r0, r5
    a8c8:	f004 fb3e 	bl	ef48 <assert_post_action>
    a8cc:	e7a9      	b.n	a822 <z_setup_new_thread+0xa2>
		new_thread->name[0] = '\0';
    a8ce:	2300      	movs	r3, #0
    a8d0:	f884 3074 	strb.w	r3, [r4, #116]	; 0x74
    a8d4:	e7b5      	b.n	a842 <z_setup_new_thread+0xc2>
		new_thread->resource_pool = NULL;
    a8d6:	f8c4 30a4 	str.w	r3, [r4, #164]	; 0xa4
		return stack_ptr;
    a8da:	e7ba      	b.n	a852 <z_setup_new_thread+0xd2>
    a8dc:	2000d508 	.word	0x2000d508
    a8e0:	2000d4dc 	.word	0x2000d4dc
    a8e4:	0000aa95 	.word	0x0000aa95
    a8e8:	00012b2c 	.word	0x00012b2c
    a8ec:	00012b84 	.word	0x00012b84
    a8f0:	00011324 	.word	0x00011324
    a8f4:	00012c04 	.word	0x00012c04
    a8f8:	000114d0 	.word	0x000114d0
    a8fc:	00011530 	.word	0x00011530
    a900:	00011548 	.word	0x00011548
    a904:	00011500 	.word	0x00011500
    a908:	00011518 	.word	0x00011518

0000a90c <z_impl_k_thread_create>:
{
    a90c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    a910:	b086      	sub	sp, #24
    a912:	4604      	mov	r4, r0
    a914:	460d      	mov	r5, r1
    a916:	4616      	mov	r6, r2
    a918:	461f      	mov	r7, r3
    a91a:	f8dd 9050 	ldr.w	r9, [sp, #80]	; 0x50
    a91e:	f8dd 8054 	ldr.w	r8, [sp, #84]	; 0x54
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    a922:	f3ef 8305 	mrs	r3, IPSR
	__ASSERT(!arch_is_in_isr(), "Threads may not be created in ISRs");
    a926:	b9db      	cbnz	r3, a960 <z_impl_k_thread_create+0x54>
	z_setup_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
    a928:	2300      	movs	r3, #0
    a92a:	9305      	str	r3, [sp, #20]
    a92c:	9b12      	ldr	r3, [sp, #72]	; 0x48
    a92e:	9304      	str	r3, [sp, #16]
    a930:	9b11      	ldr	r3, [sp, #68]	; 0x44
    a932:	9303      	str	r3, [sp, #12]
    a934:	9b10      	ldr	r3, [sp, #64]	; 0x40
    a936:	9302      	str	r3, [sp, #8]
    a938:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    a93a:	9301      	str	r3, [sp, #4]
    a93c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    a93e:	9300      	str	r3, [sp, #0]
    a940:	463b      	mov	r3, r7
    a942:	4632      	mov	r2, r6
    a944:	4629      	mov	r1, r5
    a946:	4620      	mov	r0, r4
    a948:	f7ff ff1a 	bl	a780 <z_setup_new_thread>
	if (!K_TIMEOUT_EQ(delay, K_FOREVER)) {
    a94c:	f1b8 3fff 	cmp.w	r8, #4294967295	; 0xffffffff
    a950:	bf08      	it	eq
    a952:	f1b9 3fff 	cmpeq.w	r9, #4294967295	; 0xffffffff
    a956:	d115      	bne.n	a984 <z_impl_k_thread_create+0x78>
}
    a958:	4620      	mov	r0, r4
    a95a:	b006      	add	sp, #24
    a95c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	__ASSERT(!arch_is_in_isr(), "Threads may not be created in ISRs");
    a960:	f8df a02c 	ldr.w	sl, [pc, #44]	; a990 <z_impl_k_thread_create+0x84>
    a964:	f240 236e 	movw	r3, #622	; 0x26e
    a968:	4652      	mov	r2, sl
    a96a:	490a      	ldr	r1, [pc, #40]	; (a994 <z_impl_k_thread_create+0x88>)
    a96c:	480a      	ldr	r0, [pc, #40]	; (a998 <z_impl_k_thread_create+0x8c>)
    a96e:	f004 faf2 	bl	ef56 <assert_print>
    a972:	480a      	ldr	r0, [pc, #40]	; (a99c <z_impl_k_thread_create+0x90>)
    a974:	f004 faef 	bl	ef56 <assert_print>
    a978:	f240 216e 	movw	r1, #622	; 0x26e
    a97c:	4650      	mov	r0, sl
    a97e:	f004 fae3 	bl	ef48 <assert_post_action>
    a982:	e7d1      	b.n	a928 <z_impl_k_thread_create+0x1c>
		schedule_new_thread(new_thread, delay);
    a984:	464a      	mov	r2, r9
    a986:	4643      	mov	r3, r8
    a988:	4620      	mov	r0, r4
    a98a:	f7ff fe69 	bl	a660 <schedule_new_thread>
    a98e:	e7e3      	b.n	a958 <z_impl_k_thread_create+0x4c>
    a990:	00012b2c 	.word	0x00012b2c
    a994:	00012c38 	.word	0x00012c38
    a998:	00011324 	.word	0x00011324
    a99c:	00012c4c 	.word	0x00012c4c

0000a9a0 <z_init_static_threads>:
{
    a9a0:	b530      	push	{r4, r5, lr}
    a9a2:	b087      	sub	sp, #28
	_FOREACH_STATIC_THREAD(thread_data) {
    a9a4:	4c35      	ldr	r4, [pc, #212]	; (aa7c <z_init_static_threads+0xdc>)
    a9a6:	e017      	b.n	a9d8 <z_init_static_threads+0x38>
    a9a8:	4b35      	ldr	r3, [pc, #212]	; (aa80 <z_init_static_threads+0xe0>)
    a9aa:	429c      	cmp	r4, r3
    a9ac:	d228      	bcs.n	aa00 <z_init_static_threads+0x60>
		z_setup_new_thread(
    a9ae:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    a9b0:	9305      	str	r3, [sp, #20]
    a9b2:	6a23      	ldr	r3, [r4, #32]
    a9b4:	9304      	str	r3, [sp, #16]
    a9b6:	69e3      	ldr	r3, [r4, #28]
    a9b8:	9303      	str	r3, [sp, #12]
    a9ba:	69a3      	ldr	r3, [r4, #24]
    a9bc:	9302      	str	r3, [sp, #8]
    a9be:	6963      	ldr	r3, [r4, #20]
    a9c0:	9301      	str	r3, [sp, #4]
    a9c2:	6923      	ldr	r3, [r4, #16]
    a9c4:	9300      	str	r3, [sp, #0]
    a9c6:	68e3      	ldr	r3, [r4, #12]
    a9c8:	68a2      	ldr	r2, [r4, #8]
    a9ca:	6861      	ldr	r1, [r4, #4]
    a9cc:	6820      	ldr	r0, [r4, #0]
    a9ce:	f7ff fed7 	bl	a780 <z_setup_new_thread>
		thread_data->init_thread->init_data = thread_data;
    a9d2:	6823      	ldr	r3, [r4, #0]
    a9d4:	655c      	str	r4, [r3, #84]	; 0x54
	_FOREACH_STATIC_THREAD(thread_data) {
    a9d6:	3430      	adds	r4, #48	; 0x30
    a9d8:	4b29      	ldr	r3, [pc, #164]	; (aa80 <z_init_static_threads+0xe0>)
    a9da:	429c      	cmp	r4, r3
    a9dc:	d9e4      	bls.n	a9a8 <z_init_static_threads+0x8>
    a9de:	4d29      	ldr	r5, [pc, #164]	; (aa84 <z_init_static_threads+0xe4>)
    a9e0:	f240 23d5 	movw	r3, #725	; 0x2d5
    a9e4:	462a      	mov	r2, r5
    a9e6:	4928      	ldr	r1, [pc, #160]	; (aa88 <z_init_static_threads+0xe8>)
    a9e8:	4828      	ldr	r0, [pc, #160]	; (aa8c <z_init_static_threads+0xec>)
    a9ea:	f004 fab4 	bl	ef56 <assert_print>
    a9ee:	4828      	ldr	r0, [pc, #160]	; (aa90 <z_init_static_threads+0xf0>)
    a9f0:	f004 fab1 	bl	ef56 <assert_print>
    a9f4:	f240 21d5 	movw	r1, #725	; 0x2d5
    a9f8:	4628      	mov	r0, r5
    a9fa:	f004 faa5 	bl	ef48 <assert_post_action>
    a9fe:	e7d3      	b.n	a9a8 <z_init_static_threads+0x8>
	k_sched_lock();
    aa00:	f000 fca6 	bl	b350 <k_sched_lock>
	_FOREACH_STATIC_THREAD(thread_data) {
    aa04:	4c1d      	ldr	r4, [pc, #116]	; (aa7c <z_init_static_threads+0xdc>)
    aa06:	e000      	b.n	aa0a <z_init_static_threads+0x6a>
    aa08:	3430      	adds	r4, #48	; 0x30
    aa0a:	4b1d      	ldr	r3, [pc, #116]	; (aa80 <z_init_static_threads+0xe0>)
    aa0c:	429c      	cmp	r4, r3
    aa0e:	d81f      	bhi.n	aa50 <z_init_static_threads+0xb0>
    aa10:	4b1b      	ldr	r3, [pc, #108]	; (aa80 <z_init_static_threads+0xe0>)
    aa12:	429c      	cmp	r4, r3
    aa14:	d22d      	bcs.n	aa72 <z_init_static_threads+0xd2>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
    aa16:	6a60      	ldr	r0, [r4, #36]	; 0x24
    aa18:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
    aa1c:	d0f4      	beq.n	aa08 <z_init_static_threads+0x68>
			schedule_new_thread(thread_data->init_thread,
    aa1e:	6825      	ldr	r5, [r4, #0]
					    K_MSEC(thread_data->init_delay));
    aa20:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
    aa24:	17c1      	asrs	r1, r0, #31
    aa26:	03c9      	lsls	r1, r1, #15
    aa28:	ea41 4150 	orr.w	r1, r1, r0, lsr #17
    aa2c:	03c0      	lsls	r0, r0, #15
    aa2e:	f240 33e7 	movw	r3, #999	; 0x3e7
    aa32:	18c0      	adds	r0, r0, r3
    aa34:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    aa38:	f04f 0300 	mov.w	r3, #0
    aa3c:	f141 0100 	adc.w	r1, r1, #0
    aa40:	f7f5 ffcc 	bl	9dc <__aeabi_uldivmod>
    aa44:	4602      	mov	r2, r0
    aa46:	460b      	mov	r3, r1
			schedule_new_thread(thread_data->init_thread,
    aa48:	4628      	mov	r0, r5
    aa4a:	f7ff fe09 	bl	a660 <schedule_new_thread>
    aa4e:	e7db      	b.n	aa08 <z_init_static_threads+0x68>
	_FOREACH_STATIC_THREAD(thread_data) {
    aa50:	4d0c      	ldr	r5, [pc, #48]	; (aa84 <z_init_static_threads+0xe4>)
    aa52:	f44f 733d 	mov.w	r3, #756	; 0x2f4
    aa56:	462a      	mov	r2, r5
    aa58:	490b      	ldr	r1, [pc, #44]	; (aa88 <z_init_static_threads+0xe8>)
    aa5a:	480c      	ldr	r0, [pc, #48]	; (aa8c <z_init_static_threads+0xec>)
    aa5c:	f004 fa7b 	bl	ef56 <assert_print>
    aa60:	480b      	ldr	r0, [pc, #44]	; (aa90 <z_init_static_threads+0xf0>)
    aa62:	f004 fa78 	bl	ef56 <assert_print>
    aa66:	f44f 713d 	mov.w	r1, #756	; 0x2f4
    aa6a:	4628      	mov	r0, r5
    aa6c:	f004 fa6c 	bl	ef48 <assert_post_action>
    aa70:	e7ce      	b.n	aa10 <z_init_static_threads+0x70>
	k_sched_unlock();
    aa72:	f001 f9f9 	bl	be68 <k_sched_unlock>
}
    aa76:	b007      	add	sp, #28
    aa78:	bd30      	pop	{r4, r5, pc}
    aa7a:	bf00      	nop
    aa7c:	200041e0 	.word	0x200041e0
    aa80:	200041e0 	.word	0x200041e0
    aa84:	00012b2c 	.word	0x00012b2c
    aa88:	00012c74 	.word	0x00012c74
    aa8c:	00011324 	.word	0x00011324
    aa90:	00012b0c 	.word	0x00012b0c

0000aa94 <idle>:
#endif	/* CONFIG_PM */
	sys_clock_idle_exit();
}

void idle(void *unused1, void *unused2, void *unused3)
{
    aa94:	b508      	push	{r3, lr}
	ARG_UNUSED(unused1);
	ARG_UNUSED(unused2);
	ARG_UNUSED(unused3);

	__ASSERT_NO_MSG(_current->base.prio >= 0);
    aa96:	4b14      	ldr	r3, [pc, #80]	; (aae8 <idle+0x54>)
    aa98:	689b      	ldr	r3, [r3, #8]
    aa9a:	f993 300e 	ldrsb.w	r3, [r3, #14]
    aa9e:	2b00      	cmp	r3, #0
    aaa0:	da0d      	bge.n	aabe <idle+0x2a>
    aaa2:	4c12      	ldr	r4, [pc, #72]	; (aaec <idle+0x58>)
    aaa4:	2327      	movs	r3, #39	; 0x27
    aaa6:	4622      	mov	r2, r4
    aaa8:	4911      	ldr	r1, [pc, #68]	; (aaf0 <idle+0x5c>)
    aaaa:	4812      	ldr	r0, [pc, #72]	; (aaf4 <idle+0x60>)
    aaac:	f004 fa53 	bl	ef56 <assert_print>
    aab0:	2127      	movs	r1, #39	; 0x27
    aab2:	4620      	mov	r0, r4
    aab4:	f004 fa48 	bl	ef48 <assert_post_action>
    aab8:	e001      	b.n	aabe <idle+0x2a>
	arch_cpu_idle();
    aaba:	f7fb f877 	bl	5bac <arch_cpu_idle>
	__asm__ volatile(
    aabe:	f04f 0220 	mov.w	r2, #32
    aac2:	f3ef 8311 	mrs	r3, BASEPRI
    aac6:	f382 8812 	msr	BASEPRI_MAX, r2
    aaca:	f3bf 8f6f 	isb	sy
		 * higher level construct.
		 */
		(void) arch_irq_lock();

#ifdef CONFIG_PM
		_kernel.idle = z_get_next_timeout_expiry();
    aace:	f001 ff7d 	bl	c9cc <z_get_next_timeout_expiry>
    aad2:	4b05      	ldr	r3, [pc, #20]	; (aae8 <idle+0x54>)
    aad4:	6198      	str	r0, [r3, #24]
	return !z_sys_post_kernel;
    aad6:	4b08      	ldr	r3, [pc, #32]	; (aaf8 <idle+0x64>)
    aad8:	781b      	ldrb	r3, [r3, #0]
		 * processing in those cases i.e. skips k_cpu_idle().
		 * The kernel's idle processing re-enables interrupts
		 * which is essential for the kernel's scheduling
		 * logic.
		 */
		if (k_is_pre_kernel() || !pm_system_suspend(_kernel.idle)) {
    aada:	2b00      	cmp	r3, #0
    aadc:	d0ed      	beq.n	aaba <idle+0x26>
    aade:	f7fa fe2d 	bl	573c <pm_system_suspend>
    aae2:	2800      	cmp	r0, #0
    aae4:	d1eb      	bne.n	aabe <idle+0x2a>
    aae6:	e7e8      	b.n	aaba <idle+0x26>
    aae8:	2000d4dc 	.word	0x2000d4dc
    aaec:	00012ca4 	.word	0x00012ca4
    aaf0:	00012cc8 	.word	0x00012cc8
    aaf4:	00011324 	.word	0x00011324
    aaf8:	2000d71d 	.word	0x2000d71d

0000aafc <z_impl_k_mutex_lock>:
	}
	return false;
}

int z_impl_k_mutex_lock(struct k_mutex *mutex, k_timeout_t timeout)
{
    aafc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    ab00:	b083      	sub	sp, #12
    ab02:	4604      	mov	r4, r0
    ab04:	4616      	mov	r6, r2
    ab06:	461d      	mov	r5, r3
    ab08:	f3ef 8105 	mrs	r1, IPSR
	int new_prio;
	k_spinlock_key_t key;
	bool resched = false;

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");
    ab0c:	2900      	cmp	r1, #0
    ab0e:	d12b      	bne.n	ab68 <z_impl_k_mutex_lock+0x6c>
    ab10:	f04f 0320 	mov.w	r3, #32
    ab14:	f3ef 8711 	mrs	r7, BASEPRI
    ab18:	f383 8812 	msr	BASEPRI_MAX, r3
    ab1c:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    ab20:	487b      	ldr	r0, [pc, #492]	; (ad10 <z_impl_k_mutex_lock+0x214>)
    ab22:	f7ff fdab 	bl	a67c <z_spin_lock_valid>
    ab26:	2800      	cmp	r0, #0
    ab28:	d02d      	beq.n	ab86 <z_impl_k_mutex_lock+0x8a>
	z_spin_lock_set_owner(l);
    ab2a:	4879      	ldr	r0, [pc, #484]	; (ad10 <z_impl_k_mutex_lock+0x214>)
    ab2c:	f7ff fdc6 	bl	a6bc <z_spin_lock_set_owner>

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, lock, mutex, timeout);

	key = k_spin_lock(&lock);

	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
    ab30:	68e1      	ldr	r1, [r4, #12]
    ab32:	2900      	cmp	r1, #0
    ab34:	d138      	bne.n	aba8 <z_impl_k_mutex_lock+0xac>

		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
					_current->base.prio :
    ab36:	2900      	cmp	r1, #0
    ab38:	d17d      	bne.n	ac36 <z_impl_k_mutex_lock+0x13a>
    ab3a:	4b76      	ldr	r3, [pc, #472]	; (ad14 <z_impl_k_mutex_lock+0x218>)
    ab3c:	689b      	ldr	r3, [r3, #8]
    ab3e:	f993 300e 	ldrsb.w	r3, [r3, #14]
		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
    ab42:	6123      	str	r3, [r4, #16]
					mutex->owner_orig_prio;

		mutex->lock_count++;
    ab44:	3101      	adds	r1, #1
    ab46:	60e1      	str	r1, [r4, #12]
		mutex->owner = _current;
    ab48:	4b72      	ldr	r3, [pc, #456]	; (ad14 <z_impl_k_mutex_lock+0x218>)
    ab4a:	689b      	ldr	r3, [r3, #8]
    ab4c:	60a3      	str	r3, [r4, #8]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    ab4e:	4870      	ldr	r0, [pc, #448]	; (ad10 <z_impl_k_mutex_lock+0x214>)
    ab50:	f7ff fda4 	bl	a69c <z_spin_unlock_valid>
    ab54:	2800      	cmp	r0, #0
    ab56:	d070      	beq.n	ac3a <z_impl_k_mutex_lock+0x13e>
	__asm__ volatile(
    ab58:	f387 8811 	msr	BASEPRI, r7
    ab5c:	f3bf 8f6f 	isb	sy

		k_spin_unlock(&lock, key);

		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, 0);

		return 0;
    ab60:	2000      	movs	r0, #0
	}

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EAGAIN);

	return -EAGAIN;
}
    ab62:	b003      	add	sp, #12
    ab64:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");
    ab68:	4f6b      	ldr	r7, [pc, #428]	; (ad18 <z_impl_k_mutex_lock+0x21c>)
    ab6a:	2365      	movs	r3, #101	; 0x65
    ab6c:	463a      	mov	r2, r7
    ab6e:	496b      	ldr	r1, [pc, #428]	; (ad1c <z_impl_k_mutex_lock+0x220>)
    ab70:	486b      	ldr	r0, [pc, #428]	; (ad20 <z_impl_k_mutex_lock+0x224>)
    ab72:	f004 f9f0 	bl	ef56 <assert_print>
    ab76:	486b      	ldr	r0, [pc, #428]	; (ad24 <z_impl_k_mutex_lock+0x228>)
    ab78:	f004 f9ed 	bl	ef56 <assert_print>
    ab7c:	2165      	movs	r1, #101	; 0x65
    ab7e:	4638      	mov	r0, r7
    ab80:	f004 f9e2 	bl	ef48 <assert_post_action>
    ab84:	e7c4      	b.n	ab10 <z_impl_k_mutex_lock+0x14>
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    ab86:	f8df 81a0 	ldr.w	r8, [pc, #416]	; ad28 <z_impl_k_mutex_lock+0x22c>
    ab8a:	238e      	movs	r3, #142	; 0x8e
    ab8c:	4642      	mov	r2, r8
    ab8e:	4967      	ldr	r1, [pc, #412]	; (ad2c <z_impl_k_mutex_lock+0x230>)
    ab90:	4863      	ldr	r0, [pc, #396]	; (ad20 <z_impl_k_mutex_lock+0x224>)
    ab92:	f004 f9e0 	bl	ef56 <assert_print>
    ab96:	495e      	ldr	r1, [pc, #376]	; (ad10 <z_impl_k_mutex_lock+0x214>)
    ab98:	4865      	ldr	r0, [pc, #404]	; (ad30 <z_impl_k_mutex_lock+0x234>)
    ab9a:	f004 f9dc 	bl	ef56 <assert_print>
    ab9e:	218e      	movs	r1, #142	; 0x8e
    aba0:	4640      	mov	r0, r8
    aba2:	f004 f9d1 	bl	ef48 <assert_post_action>
    aba6:	e7c0      	b.n	ab2a <z_impl_k_mutex_lock+0x2e>
	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
    aba8:	68a2      	ldr	r2, [r4, #8]
    abaa:	4b5a      	ldr	r3, [pc, #360]	; (ad14 <z_impl_k_mutex_lock+0x218>)
    abac:	689b      	ldr	r3, [r3, #8]
    abae:	429a      	cmp	r2, r3
    abb0:	d0c1      	beq.n	ab36 <z_impl_k_mutex_lock+0x3a>
	if (unlikely(K_TIMEOUT_EQ(timeout, K_NO_WAIT))) {
    abb2:	ea55 0106 	orrs.w	r1, r5, r6
    abb6:	bf0c      	ite	eq
    abb8:	f04f 0801 	moveq.w	r8, #1
    abbc:	f04f 0800 	movne.w	r8, #0
    abc0:	d04b      	beq.n	ac5a <z_impl_k_mutex_lock+0x15e>
					    mutex->owner->base.prio);
    abc2:	f992 900e 	ldrsb.w	r9, [r2, #14]
	new_prio = new_prio_for_inheritance(_current->base.prio,
    abc6:	4649      	mov	r1, r9
    abc8:	f993 000e 	ldrsb.w	r0, [r3, #14]
    abcc:	f005 fb7f 	bl	102ce <new_prio_for_inheritance>
	if (z_is_prio_higher(new_prio, mutex->owner->base.prio)) {
    abd0:	4581      	cmp	r9, r0
    abd2:	dc5d      	bgt.n	ac90 <z_impl_k_mutex_lock+0x194>
	bool resched = false;
    abd4:	f04f 0900 	mov.w	r9, #0
	int got_mutex = z_pend_curr(&lock, key, &mutex->wait_q, timeout);
    abd8:	9600      	str	r6, [sp, #0]
    abda:	9501      	str	r5, [sp, #4]
    abdc:	4622      	mov	r2, r4
    abde:	4639      	mov	r1, r7
    abe0:	484b      	ldr	r0, [pc, #300]	; (ad10 <z_impl_k_mutex_lock+0x214>)
    abe2:	f000 ffe7 	bl	bbb4 <z_pend_curr>
	if (got_mutex == 0) {
    abe6:	2800      	cmp	r0, #0
    abe8:	d0bb      	beq.n	ab62 <z_impl_k_mutex_lock+0x66>
	__asm__ volatile(
    abea:	f04f 0320 	mov.w	r3, #32
    abee:	f3ef 8511 	mrs	r5, BASEPRI
    abf2:	f383 8812 	msr	BASEPRI_MAX, r3
    abf6:	f3bf 8f6f 	isb	sy
    abfa:	4845      	ldr	r0, [pc, #276]	; (ad10 <z_impl_k_mutex_lock+0x214>)
    abfc:	f7ff fd3e 	bl	a67c <z_spin_lock_valid>
    ac00:	2800      	cmp	r0, #0
    ac02:	d04b      	beq.n	ac9c <z_impl_k_mutex_lock+0x1a0>
	z_spin_lock_set_owner(l);
    ac04:	4842      	ldr	r0, [pc, #264]	; (ad10 <z_impl_k_mutex_lock+0x214>)
    ac06:	f7ff fd59 	bl	a6bc <z_spin_lock_set_owner>
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
    ac0a:	6823      	ldr	r3, [r4, #0]
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
    ac0c:	42a3      	cmp	r3, r4
    ac0e:	d055      	beq.n	acbc <z_impl_k_mutex_lock+0x1c0>
		new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
    ac10:	2b00      	cmp	r3, #0
    ac12:	d053      	beq.n	acbc <z_impl_k_mutex_lock+0x1c0>
    ac14:	6921      	ldr	r1, [r4, #16]
    ac16:	f993 000e 	ldrsb.w	r0, [r3, #14]
    ac1a:	f005 fb58 	bl	102ce <new_prio_for_inheritance>
    ac1e:	4601      	mov	r1, r0
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    ac20:	4620      	mov	r0, r4
    ac22:	f005 fb5f 	bl	102e4 <adjust_owner_prio>
    ac26:	2800      	cmp	r0, #0
    ac28:	d14a      	bne.n	acc0 <z_impl_k_mutex_lock+0x1c4>
    ac2a:	f1b9 0f00 	cmp.w	r9, #0
    ac2e:	d049      	beq.n	acc4 <z_impl_k_mutex_lock+0x1c8>
    ac30:	f04f 0801 	mov.w	r8, #1
    ac34:	e046      	b.n	acc4 <z_impl_k_mutex_lock+0x1c8>
					_current->base.prio :
    ac36:	6923      	ldr	r3, [r4, #16]
    ac38:	e783      	b.n	ab42 <z_impl_k_mutex_lock+0x46>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    ac3a:	4c3b      	ldr	r4, [pc, #236]	; (ad28 <z_impl_k_mutex_lock+0x22c>)
    ac3c:	23b9      	movs	r3, #185	; 0xb9
    ac3e:	4622      	mov	r2, r4
    ac40:	493c      	ldr	r1, [pc, #240]	; (ad34 <z_impl_k_mutex_lock+0x238>)
    ac42:	4837      	ldr	r0, [pc, #220]	; (ad20 <z_impl_k_mutex_lock+0x224>)
    ac44:	f004 f987 	bl	ef56 <assert_print>
    ac48:	4931      	ldr	r1, [pc, #196]	; (ad10 <z_impl_k_mutex_lock+0x214>)
    ac4a:	483b      	ldr	r0, [pc, #236]	; (ad38 <z_impl_k_mutex_lock+0x23c>)
    ac4c:	f004 f983 	bl	ef56 <assert_print>
    ac50:	21b9      	movs	r1, #185	; 0xb9
    ac52:	4620      	mov	r0, r4
    ac54:	f004 f978 	bl	ef48 <assert_post_action>
    ac58:	e77e      	b.n	ab58 <z_impl_k_mutex_lock+0x5c>
    ac5a:	482d      	ldr	r0, [pc, #180]	; (ad10 <z_impl_k_mutex_lock+0x214>)
    ac5c:	f7ff fd1e 	bl	a69c <z_spin_unlock_valid>
    ac60:	b130      	cbz	r0, ac70 <z_impl_k_mutex_lock+0x174>
	__asm__ volatile(
    ac62:	f387 8811 	msr	BASEPRI, r7
    ac66:	f3bf 8f6f 	isb	sy
		return -EBUSY;
    ac6a:	f06f 000f 	mvn.w	r0, #15
    ac6e:	e778      	b.n	ab62 <z_impl_k_mutex_lock+0x66>
    ac70:	4c2d      	ldr	r4, [pc, #180]	; (ad28 <z_impl_k_mutex_lock+0x22c>)
    ac72:	23b9      	movs	r3, #185	; 0xb9
    ac74:	4622      	mov	r2, r4
    ac76:	492f      	ldr	r1, [pc, #188]	; (ad34 <z_impl_k_mutex_lock+0x238>)
    ac78:	4829      	ldr	r0, [pc, #164]	; (ad20 <z_impl_k_mutex_lock+0x224>)
    ac7a:	f004 f96c 	bl	ef56 <assert_print>
    ac7e:	4924      	ldr	r1, [pc, #144]	; (ad10 <z_impl_k_mutex_lock+0x214>)
    ac80:	482d      	ldr	r0, [pc, #180]	; (ad38 <z_impl_k_mutex_lock+0x23c>)
    ac82:	f004 f968 	bl	ef56 <assert_print>
    ac86:	21b9      	movs	r1, #185	; 0xb9
    ac88:	4620      	mov	r0, r4
    ac8a:	f004 f95d 	bl	ef48 <assert_post_action>
    ac8e:	e7e8      	b.n	ac62 <z_impl_k_mutex_lock+0x166>
		resched = adjust_owner_prio(mutex, new_prio);
    ac90:	4601      	mov	r1, r0
    ac92:	4620      	mov	r0, r4
    ac94:	f005 fb26 	bl	102e4 <adjust_owner_prio>
    ac98:	4681      	mov	r9, r0
    ac9a:	e79d      	b.n	abd8 <z_impl_k_mutex_lock+0xdc>
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    ac9c:	4e22      	ldr	r6, [pc, #136]	; (ad28 <z_impl_k_mutex_lock+0x22c>)
    ac9e:	238e      	movs	r3, #142	; 0x8e
    aca0:	4632      	mov	r2, r6
    aca2:	4922      	ldr	r1, [pc, #136]	; (ad2c <z_impl_k_mutex_lock+0x230>)
    aca4:	481e      	ldr	r0, [pc, #120]	; (ad20 <z_impl_k_mutex_lock+0x224>)
    aca6:	f004 f956 	bl	ef56 <assert_print>
    acaa:	4919      	ldr	r1, [pc, #100]	; (ad10 <z_impl_k_mutex_lock+0x214>)
    acac:	4820      	ldr	r0, [pc, #128]	; (ad30 <z_impl_k_mutex_lock+0x234>)
    acae:	f004 f952 	bl	ef56 <assert_print>
    acb2:	218e      	movs	r1, #142	; 0x8e
    acb4:	4630      	mov	r0, r6
    acb6:	f004 f947 	bl	ef48 <assert_post_action>
    acba:	e7a3      	b.n	ac04 <z_impl_k_mutex_lock+0x108>
		new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
    acbc:	6921      	ldr	r1, [r4, #16]
    acbe:	e7af      	b.n	ac20 <z_impl_k_mutex_lock+0x124>
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    acc0:	f04f 0801 	mov.w	r8, #1
	if (resched) {
    acc4:	f1b8 0f00 	cmp.w	r8, #0
    acc8:	d006      	beq.n	acd8 <z_impl_k_mutex_lock+0x1dc>
		z_reschedule(&lock, key);
    acca:	4629      	mov	r1, r5
    accc:	4810      	ldr	r0, [pc, #64]	; (ad10 <z_impl_k_mutex_lock+0x214>)
    acce:	f000 faf1 	bl	b2b4 <z_reschedule>
	return -EAGAIN;
    acd2:	f06f 000a 	mvn.w	r0, #10
    acd6:	e744      	b.n	ab62 <z_impl_k_mutex_lock+0x66>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    acd8:	480d      	ldr	r0, [pc, #52]	; (ad10 <z_impl_k_mutex_lock+0x214>)
    acda:	f7ff fcdf 	bl	a69c <z_spin_unlock_valid>
    acde:	b130      	cbz	r0, acee <z_impl_k_mutex_lock+0x1f2>
    ace0:	f385 8811 	msr	BASEPRI, r5
    ace4:	f3bf 8f6f 	isb	sy
    ace8:	f06f 000a 	mvn.w	r0, #10
    acec:	e739      	b.n	ab62 <z_impl_k_mutex_lock+0x66>
    acee:	4c0e      	ldr	r4, [pc, #56]	; (ad28 <z_impl_k_mutex_lock+0x22c>)
    acf0:	23b9      	movs	r3, #185	; 0xb9
    acf2:	4622      	mov	r2, r4
    acf4:	490f      	ldr	r1, [pc, #60]	; (ad34 <z_impl_k_mutex_lock+0x238>)
    acf6:	480a      	ldr	r0, [pc, #40]	; (ad20 <z_impl_k_mutex_lock+0x224>)
    acf8:	f004 f92d 	bl	ef56 <assert_print>
    acfc:	4904      	ldr	r1, [pc, #16]	; (ad10 <z_impl_k_mutex_lock+0x214>)
    acfe:	480e      	ldr	r0, [pc, #56]	; (ad38 <z_impl_k_mutex_lock+0x23c>)
    ad00:	f004 f929 	bl	ef56 <assert_print>
    ad04:	21b9      	movs	r1, #185	; 0xb9
    ad06:	4620      	mov	r0, r4
    ad08:	f004 f91e 	bl	ef48 <assert_post_action>
    ad0c:	e7e8      	b.n	ace0 <z_impl_k_mutex_lock+0x1e4>
    ad0e:	bf00      	nop
    ad10:	2000d50c 	.word	0x2000d50c
    ad14:	2000d4dc 	.word	0x2000d4dc
    ad18:	00012cf0 	.word	0x00012cf0
    ad1c:	00012c38 	.word	0x00012c38
    ad20:	00011324 	.word	0x00011324
    ad24:	00012d14 	.word	0x00012d14
    ad28:	000114d0 	.word	0x000114d0
    ad2c:	00011530 	.word	0x00011530
    ad30:	00011548 	.word	0x00011548
    ad34:	00011500 	.word	0x00011500
    ad38:	00011518 	.word	0x00011518

0000ad3c <z_impl_k_mutex_unlock>:
}
#include <syscalls/k_mutex_lock_mrsh.c>
#endif

int z_impl_k_mutex_unlock(struct k_mutex *mutex)
{
    ad3c:	b570      	push	{r4, r5, r6, lr}
    ad3e:	4604      	mov	r4, r0
    ad40:	f3ef 8305 	mrs	r3, IPSR
	struct k_thread *new_owner;

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");
    ad44:	bb03      	cbnz	r3, ad88 <z_impl_k_mutex_unlock+0x4c>

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, unlock, mutex);

	CHECKIF(mutex->owner == NULL) {
    ad46:	68a3      	ldr	r3, [r4, #8]
    ad48:	2b00      	cmp	r3, #0
    ad4a:	f000 80a6 	beq.w	ae9a <z_impl_k_mutex_unlock+0x15e>
		return -EINVAL;
	}
	/*
	 * The current thread does not own the mutex.
	 */
	CHECKIF(mutex->owner != _current) {
    ad4e:	4a56      	ldr	r2, [pc, #344]	; (aea8 <z_impl_k_mutex_unlock+0x16c>)
    ad50:	6892      	ldr	r2, [r2, #8]
    ad52:	4293      	cmp	r3, r2
    ad54:	f040 80a4 	bne.w	aea0 <z_impl_k_mutex_unlock+0x164>
	 * Attempt to unlock a mutex which is unlocked. mutex->lock_count
	 * cannot be zero if the current thread is equal to mutex->owner,
	 * therefore no underflow check is required. Use assert to catch
	 * undefined behavior.
	 */
	__ASSERT_NO_MSG(mutex->lock_count > 0U);
    ad58:	68e3      	ldr	r3, [r4, #12]
    ad5a:	b323      	cbz	r3, ada6 <z_impl_k_mutex_unlock+0x6a>
    ad5c:	f3ef 8305 	mrs	r3, IPSR
	}
}

static inline void z_sched_lock(void)
{
	__ASSERT(!arch_is_in_isr(), "");
    ad60:	bb6b      	cbnz	r3, adbe <z_impl_k_mutex_unlock+0x82>
	__ASSERT(_current->base.sched_locked != 1U, "");
    ad62:	4b51      	ldr	r3, [pc, #324]	; (aea8 <z_impl_k_mutex_unlock+0x16c>)
    ad64:	689b      	ldr	r3, [r3, #8]
    ad66:	7bdb      	ldrb	r3, [r3, #15]
    ad68:	2b01      	cmp	r3, #1
    ad6a:	d037      	beq.n	addc <z_impl_k_mutex_unlock+0xa0>

	--_current->base.sched_locked;
    ad6c:	4b4e      	ldr	r3, [pc, #312]	; (aea8 <z_impl_k_mutex_unlock+0x16c>)
    ad6e:	689a      	ldr	r2, [r3, #8]
    ad70:	7bd3      	ldrb	r3, [r2, #15]
    ad72:	3b01      	subs	r3, #1
    ad74:	73d3      	strb	r3, [r2, #15]

	/*
	 * If we are the owner and count is greater than 1, then decrement
	 * the count and return and keep current thread as the owner.
	 */
	if (mutex->lock_count > 1U) {
    ad76:	68e3      	ldr	r3, [r4, #12]
    ad78:	2b01      	cmp	r3, #1
    ad7a:	d93e      	bls.n	adfa <z_impl_k_mutex_unlock+0xbe>
		mutex->lock_count--;
    ad7c:	3b01      	subs	r3, #1
    ad7e:	60e3      	str	r3, [r4, #12]


k_mutex_unlock_return:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, unlock, mutex, 0);

	k_sched_unlock();
    ad80:	f001 f872 	bl	be68 <k_sched_unlock>

	return 0;
    ad84:	2000      	movs	r0, #0
}
    ad86:	bd70      	pop	{r4, r5, r6, pc}
	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");
    ad88:	4d48      	ldr	r5, [pc, #288]	; (aeac <z_impl_k_mutex_unlock+0x170>)
    ad8a:	23c7      	movs	r3, #199	; 0xc7
    ad8c:	462a      	mov	r2, r5
    ad8e:	4948      	ldr	r1, [pc, #288]	; (aeb0 <z_impl_k_mutex_unlock+0x174>)
    ad90:	4848      	ldr	r0, [pc, #288]	; (aeb4 <z_impl_k_mutex_unlock+0x178>)
    ad92:	f004 f8e0 	bl	ef56 <assert_print>
    ad96:	4848      	ldr	r0, [pc, #288]	; (aeb8 <z_impl_k_mutex_unlock+0x17c>)
    ad98:	f004 f8dd 	bl	ef56 <assert_print>
    ad9c:	21c7      	movs	r1, #199	; 0xc7
    ad9e:	4628      	mov	r0, r5
    ada0:	f004 f8d2 	bl	ef48 <assert_post_action>
    ada4:	e7cf      	b.n	ad46 <z_impl_k_mutex_unlock+0xa>
	__ASSERT_NO_MSG(mutex->lock_count > 0U);
    ada6:	4d41      	ldr	r5, [pc, #260]	; (aeac <z_impl_k_mutex_unlock+0x170>)
    ada8:	23df      	movs	r3, #223	; 0xdf
    adaa:	462a      	mov	r2, r5
    adac:	4943      	ldr	r1, [pc, #268]	; (aebc <z_impl_k_mutex_unlock+0x180>)
    adae:	4841      	ldr	r0, [pc, #260]	; (aeb4 <z_impl_k_mutex_unlock+0x178>)
    adb0:	f004 f8d1 	bl	ef56 <assert_print>
    adb4:	21df      	movs	r1, #223	; 0xdf
    adb6:	4628      	mov	r0, r5
    adb8:	f004 f8c6 	bl	ef48 <assert_post_action>
    adbc:	e7ce      	b.n	ad5c <z_impl_k_mutex_unlock+0x20>
	__ASSERT(!arch_is_in_isr(), "");
    adbe:	4d40      	ldr	r5, [pc, #256]	; (aec0 <z_impl_k_mutex_unlock+0x184>)
    adc0:	23fd      	movs	r3, #253	; 0xfd
    adc2:	462a      	mov	r2, r5
    adc4:	493a      	ldr	r1, [pc, #232]	; (aeb0 <z_impl_k_mutex_unlock+0x174>)
    adc6:	483b      	ldr	r0, [pc, #236]	; (aeb4 <z_impl_k_mutex_unlock+0x178>)
    adc8:	f004 f8c5 	bl	ef56 <assert_print>
    adcc:	483d      	ldr	r0, [pc, #244]	; (aec4 <z_impl_k_mutex_unlock+0x188>)
    adce:	f004 f8c2 	bl	ef56 <assert_print>
    add2:	21fd      	movs	r1, #253	; 0xfd
    add4:	4628      	mov	r0, r5
    add6:	f004 f8b7 	bl	ef48 <assert_post_action>
    adda:	e7c2      	b.n	ad62 <z_impl_k_mutex_unlock+0x26>
	__ASSERT(_current->base.sched_locked != 1U, "");
    addc:	4d38      	ldr	r5, [pc, #224]	; (aec0 <z_impl_k_mutex_unlock+0x184>)
    adde:	23fe      	movs	r3, #254	; 0xfe
    ade0:	462a      	mov	r2, r5
    ade2:	4939      	ldr	r1, [pc, #228]	; (aec8 <z_impl_k_mutex_unlock+0x18c>)
    ade4:	4833      	ldr	r0, [pc, #204]	; (aeb4 <z_impl_k_mutex_unlock+0x178>)
    ade6:	f004 f8b6 	bl	ef56 <assert_print>
    adea:	4836      	ldr	r0, [pc, #216]	; (aec4 <z_impl_k_mutex_unlock+0x188>)
    adec:	f004 f8b3 	bl	ef56 <assert_print>
    adf0:	21fe      	movs	r1, #254	; 0xfe
    adf2:	4628      	mov	r0, r5
    adf4:	f004 f8a8 	bl	ef48 <assert_post_action>
    adf8:	e7b8      	b.n	ad6c <z_impl_k_mutex_unlock+0x30>
	__asm__ volatile(
    adfa:	f04f 0320 	mov.w	r3, #32
    adfe:	f3ef 8511 	mrs	r5, BASEPRI
    ae02:	f383 8812 	msr	BASEPRI_MAX, r3
    ae06:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    ae0a:	4830      	ldr	r0, [pc, #192]	; (aecc <z_impl_k_mutex_unlock+0x190>)
    ae0c:	f7ff fc36 	bl	a67c <z_spin_lock_valid>
    ae10:	b1c0      	cbz	r0, ae44 <z_impl_k_mutex_unlock+0x108>
	z_spin_lock_set_owner(l);
    ae12:	482e      	ldr	r0, [pc, #184]	; (aecc <z_impl_k_mutex_unlock+0x190>)
    ae14:	f7ff fc52 	bl	a6bc <z_spin_lock_set_owner>
	adjust_owner_prio(mutex, mutex->owner_orig_prio);
    ae18:	6921      	ldr	r1, [r4, #16]
    ae1a:	4620      	mov	r0, r4
    ae1c:	f005 fa62 	bl	102e4 <adjust_owner_prio>
	new_owner = z_unpend_first_thread(&mutex->wait_q);
    ae20:	4620      	mov	r0, r4
    ae22:	f001 f963 	bl	c0ec <z_unpend_first_thread>
	mutex->owner = new_owner;
    ae26:	60a0      	str	r0, [r4, #8]
	if (new_owner != NULL) {
    ae28:	b1e0      	cbz	r0, ae64 <z_impl_k_mutex_unlock+0x128>
		mutex->owner_orig_prio = new_owner->base.prio;
    ae2a:	f990 300e 	ldrsb.w	r3, [r0, #14]
    ae2e:	6123      	str	r3, [r4, #16]
    ae30:	2300      	movs	r3, #0
    ae32:	f8c0 30ac 	str.w	r3, [r0, #172]	; 0xac
		z_ready_thread(new_owner);
    ae36:	f000 fce1 	bl	b7fc <z_ready_thread>
		z_reschedule(&lock, key);
    ae3a:	4629      	mov	r1, r5
    ae3c:	4823      	ldr	r0, [pc, #140]	; (aecc <z_impl_k_mutex_unlock+0x190>)
    ae3e:	f000 fa39 	bl	b2b4 <z_reschedule>
    ae42:	e79d      	b.n	ad80 <z_impl_k_mutex_unlock+0x44>
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    ae44:	4e22      	ldr	r6, [pc, #136]	; (aed0 <z_impl_k_mutex_unlock+0x194>)
    ae46:	238e      	movs	r3, #142	; 0x8e
    ae48:	4632      	mov	r2, r6
    ae4a:	4922      	ldr	r1, [pc, #136]	; (aed4 <z_impl_k_mutex_unlock+0x198>)
    ae4c:	4819      	ldr	r0, [pc, #100]	; (aeb4 <z_impl_k_mutex_unlock+0x178>)
    ae4e:	f004 f882 	bl	ef56 <assert_print>
    ae52:	491e      	ldr	r1, [pc, #120]	; (aecc <z_impl_k_mutex_unlock+0x190>)
    ae54:	4820      	ldr	r0, [pc, #128]	; (aed8 <z_impl_k_mutex_unlock+0x19c>)
    ae56:	f004 f87e 	bl	ef56 <assert_print>
    ae5a:	218e      	movs	r1, #142	; 0x8e
    ae5c:	4630      	mov	r0, r6
    ae5e:	f004 f873 	bl	ef48 <assert_post_action>
    ae62:	e7d6      	b.n	ae12 <z_impl_k_mutex_unlock+0xd6>
		mutex->lock_count = 0U;
    ae64:	2300      	movs	r3, #0
    ae66:	60e3      	str	r3, [r4, #12]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    ae68:	4818      	ldr	r0, [pc, #96]	; (aecc <z_impl_k_mutex_unlock+0x190>)
    ae6a:	f7ff fc17 	bl	a69c <z_spin_unlock_valid>
    ae6e:	b120      	cbz	r0, ae7a <z_impl_k_mutex_unlock+0x13e>
	__asm__ volatile(
    ae70:	f385 8811 	msr	BASEPRI, r5
    ae74:	f3bf 8f6f 	isb	sy
    ae78:	e782      	b.n	ad80 <z_impl_k_mutex_unlock+0x44>
    ae7a:	4c15      	ldr	r4, [pc, #84]	; (aed0 <z_impl_k_mutex_unlock+0x194>)
    ae7c:	23b9      	movs	r3, #185	; 0xb9
    ae7e:	4622      	mov	r2, r4
    ae80:	4916      	ldr	r1, [pc, #88]	; (aedc <z_impl_k_mutex_unlock+0x1a0>)
    ae82:	480c      	ldr	r0, [pc, #48]	; (aeb4 <z_impl_k_mutex_unlock+0x178>)
    ae84:	f004 f867 	bl	ef56 <assert_print>
    ae88:	4910      	ldr	r1, [pc, #64]	; (aecc <z_impl_k_mutex_unlock+0x190>)
    ae8a:	4815      	ldr	r0, [pc, #84]	; (aee0 <z_impl_k_mutex_unlock+0x1a4>)
    ae8c:	f004 f863 	bl	ef56 <assert_print>
    ae90:	21b9      	movs	r1, #185	; 0xb9
    ae92:	4620      	mov	r0, r4
    ae94:	f004 f858 	bl	ef48 <assert_post_action>
    ae98:	e7ea      	b.n	ae70 <z_impl_k_mutex_unlock+0x134>
		return -EINVAL;
    ae9a:	f06f 0015 	mvn.w	r0, #21
    ae9e:	e772      	b.n	ad86 <z_impl_k_mutex_unlock+0x4a>
		return -EPERM;
    aea0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    aea4:	e76f      	b.n	ad86 <z_impl_k_mutex_unlock+0x4a>
    aea6:	bf00      	nop
    aea8:	2000d4dc 	.word	0x2000d4dc
    aeac:	00012cf0 	.word	0x00012cf0
    aeb0:	00012c38 	.word	0x00012c38
    aeb4:	00011324 	.word	0x00011324
    aeb8:	00012d14 	.word	0x00012d14
    aebc:	00012d3c 	.word	0x00012d3c
    aec0:	00012d54 	.word	0x00012d54
    aec4:	00012d80 	.word	0x00012d80
    aec8:	00012d84 	.word	0x00012d84
    aecc:	2000d50c 	.word	0x2000d50c
    aed0:	000114d0 	.word	0x000114d0
    aed4:	00011530 	.word	0x00011530
    aed8:	00011548 	.word	0x00011548
    aedc:	00011500 	.word	0x00011500
    aee0:	00011518 	.word	0x00011518

0000aee4 <z_impl_k_sem_give>:
	ARG_UNUSED(sem);
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
    aee4:	b570      	push	{r4, r5, r6, lr}
    aee6:	4604      	mov	r4, r0
	__asm__ volatile(
    aee8:	f04f 0320 	mov.w	r3, #32
    aeec:	f3ef 8511 	mrs	r5, BASEPRI
    aef0:	f383 8812 	msr	BASEPRI_MAX, r3
    aef4:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    aef8:	4817      	ldr	r0, [pc, #92]	; (af58 <z_impl_k_sem_give+0x74>)
    aefa:	f7ff fbbf 	bl	a67c <z_spin_lock_valid>
    aefe:	b180      	cbz	r0, af22 <z_impl_k_sem_give+0x3e>
	z_spin_lock_set_owner(l);
    af00:	4815      	ldr	r0, [pc, #84]	; (af58 <z_impl_k_sem_give+0x74>)
    af02:	f7ff fbdb 	bl	a6bc <z_spin_lock_set_owner>
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *thread;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, give, sem);

	thread = z_unpend_first_thread(&sem->wait_q);
    af06:	4620      	mov	r0, r4
    af08:	f001 f8f0 	bl	c0ec <z_unpend_first_thread>

	if (thread != NULL) {
    af0c:	b1c8      	cbz	r0, af42 <z_impl_k_sem_give+0x5e>
    af0e:	2200      	movs	r2, #0
    af10:	f8c0 20ac 	str.w	r2, [r0, #172]	; 0xac
		arch_thread_return_value_set(thread, 0);
		z_ready_thread(thread);
    af14:	f000 fc72 	bl	b7fc <z_ready_thread>
	} else {
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		handle_poll_events(sem);
	}

	z_reschedule(&lock, key);
    af18:	4629      	mov	r1, r5
    af1a:	480f      	ldr	r0, [pc, #60]	; (af58 <z_impl_k_sem_give+0x74>)
    af1c:	f000 f9ca 	bl	b2b4 <z_reschedule>

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, give, sem);
}
    af20:	bd70      	pop	{r4, r5, r6, pc}
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    af22:	4e0e      	ldr	r6, [pc, #56]	; (af5c <z_impl_k_sem_give+0x78>)
    af24:	238e      	movs	r3, #142	; 0x8e
    af26:	4632      	mov	r2, r6
    af28:	490d      	ldr	r1, [pc, #52]	; (af60 <z_impl_k_sem_give+0x7c>)
    af2a:	480e      	ldr	r0, [pc, #56]	; (af64 <z_impl_k_sem_give+0x80>)
    af2c:	f004 f813 	bl	ef56 <assert_print>
    af30:	4909      	ldr	r1, [pc, #36]	; (af58 <z_impl_k_sem_give+0x74>)
    af32:	480d      	ldr	r0, [pc, #52]	; (af68 <z_impl_k_sem_give+0x84>)
    af34:	f004 f80f 	bl	ef56 <assert_print>
    af38:	218e      	movs	r1, #142	; 0x8e
    af3a:	4630      	mov	r0, r6
    af3c:	f004 f804 	bl	ef48 <assert_post_action>
    af40:	e7de      	b.n	af00 <z_impl_k_sem_give+0x1c>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    af42:	68a3      	ldr	r3, [r4, #8]
    af44:	68e2      	ldr	r2, [r4, #12]
    af46:	4293      	cmp	r3, r2
    af48:	d003      	beq.n	af52 <z_impl_k_sem_give+0x6e>
    af4a:	2201      	movs	r2, #1
    af4c:	4413      	add	r3, r2
    af4e:	60a3      	str	r3, [r4, #8]
}
    af50:	e7e2      	b.n	af18 <z_impl_k_sem_give+0x34>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    af52:	2200      	movs	r2, #0
    af54:	e7fa      	b.n	af4c <z_impl_k_sem_give+0x68>
    af56:	bf00      	nop
    af58:	2000d510 	.word	0x2000d510
    af5c:	000114d0 	.word	0x000114d0
    af60:	00011530 	.word	0x00011530
    af64:	00011324 	.word	0x00011324
    af68:	00011548 	.word	0x00011548

0000af6c <z_impl_k_sem_take>:
}
#include <syscalls/k_sem_give_mrsh.c>
#endif

int z_impl_k_sem_take(struct k_sem *sem, k_timeout_t timeout)
{
    af6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    af70:	b082      	sub	sp, #8
    af72:	4604      	mov	r4, r0
    af74:	4617      	mov	r7, r2
    af76:	461d      	mov	r5, r3
    af78:	f3ef 8105 	mrs	r1, IPSR
	int ret = 0;

	__ASSERT(((arch_is_in_isr() == false) ||
    af7c:	b111      	cbz	r1, af84 <z_impl_k_sem_take+0x18>
    af7e:	ea55 0302 	orrs.w	r3, r5, r2
    af82:	d11f      	bne.n	afc4 <z_impl_k_sem_take+0x58>
    af84:	f04f 0320 	mov.w	r3, #32
    af88:	f3ef 8611 	mrs	r6, BASEPRI
    af8c:	f383 8812 	msr	BASEPRI_MAX, r3
    af90:	f3bf 8f6f 	isb	sy
    af94:	4836      	ldr	r0, [pc, #216]	; (b070 <z_impl_k_sem_take+0x104>)
    af96:	f7ff fb71 	bl	a67c <z_spin_lock_valid>
    af9a:	b310      	cbz	r0, afe2 <z_impl_k_sem_take+0x76>
	z_spin_lock_set_owner(l);
    af9c:	4834      	ldr	r0, [pc, #208]	; (b070 <z_impl_k_sem_take+0x104>)
    af9e:	f7ff fb8d 	bl	a6bc <z_spin_lock_set_owner>

	k_spinlock_key_t key = k_spin_lock(&lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, take, sem, timeout);

	if (likely(sem->count > 0U)) {
    afa2:	68a1      	ldr	r1, [r4, #8]
    afa4:	2900      	cmp	r1, #0
    afa6:	d03d      	beq.n	b024 <z_impl_k_sem_take+0xb8>
		sem->count--;
    afa8:	3901      	subs	r1, #1
    afaa:	60a1      	str	r1, [r4, #8]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    afac:	4830      	ldr	r0, [pc, #192]	; (b070 <z_impl_k_sem_take+0x104>)
    afae:	f7ff fb75 	bl	a69c <z_spin_unlock_valid>
    afb2:	b338      	cbz	r0, b004 <z_impl_k_sem_take+0x98>
	__asm__ volatile(
    afb4:	f386 8811 	msr	BASEPRI, r6
    afb8:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		ret = 0;
    afbc:	2000      	movs	r0, #0

out:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, take, sem, timeout, ret);

	return ret;
}
    afbe:	b002      	add	sp, #8
    afc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	__ASSERT(((arch_is_in_isr() == false) ||
    afc4:	4e2b      	ldr	r6, [pc, #172]	; (b074 <z_impl_k_sem_take+0x108>)
    afc6:	2379      	movs	r3, #121	; 0x79
    afc8:	4632      	mov	r2, r6
    afca:	492b      	ldr	r1, [pc, #172]	; (b078 <z_impl_k_sem_take+0x10c>)
    afcc:	482b      	ldr	r0, [pc, #172]	; (b07c <z_impl_k_sem_take+0x110>)
    afce:	f003 ffc2 	bl	ef56 <assert_print>
    afd2:	482b      	ldr	r0, [pc, #172]	; (b080 <z_impl_k_sem_take+0x114>)
    afd4:	f003 ffbf 	bl	ef56 <assert_print>
    afd8:	2179      	movs	r1, #121	; 0x79
    afda:	4630      	mov	r0, r6
    afdc:	f003 ffb4 	bl	ef48 <assert_post_action>
    afe0:	e7d0      	b.n	af84 <z_impl_k_sem_take+0x18>
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    afe2:	f8df 80a0 	ldr.w	r8, [pc, #160]	; b084 <z_impl_k_sem_take+0x118>
    afe6:	238e      	movs	r3, #142	; 0x8e
    afe8:	4642      	mov	r2, r8
    afea:	4927      	ldr	r1, [pc, #156]	; (b088 <z_impl_k_sem_take+0x11c>)
    afec:	4823      	ldr	r0, [pc, #140]	; (b07c <z_impl_k_sem_take+0x110>)
    afee:	f003 ffb2 	bl	ef56 <assert_print>
    aff2:	491f      	ldr	r1, [pc, #124]	; (b070 <z_impl_k_sem_take+0x104>)
    aff4:	4825      	ldr	r0, [pc, #148]	; (b08c <z_impl_k_sem_take+0x120>)
    aff6:	f003 ffae 	bl	ef56 <assert_print>
    affa:	218e      	movs	r1, #142	; 0x8e
    affc:	4640      	mov	r0, r8
    affe:	f003 ffa3 	bl	ef48 <assert_post_action>
    b002:	e7cb      	b.n	af9c <z_impl_k_sem_take+0x30>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    b004:	4c1f      	ldr	r4, [pc, #124]	; (b084 <z_impl_k_sem_take+0x118>)
    b006:	23b9      	movs	r3, #185	; 0xb9
    b008:	4622      	mov	r2, r4
    b00a:	4921      	ldr	r1, [pc, #132]	; (b090 <z_impl_k_sem_take+0x124>)
    b00c:	481b      	ldr	r0, [pc, #108]	; (b07c <z_impl_k_sem_take+0x110>)
    b00e:	f003 ffa2 	bl	ef56 <assert_print>
    b012:	4917      	ldr	r1, [pc, #92]	; (b070 <z_impl_k_sem_take+0x104>)
    b014:	481f      	ldr	r0, [pc, #124]	; (b094 <z_impl_k_sem_take+0x128>)
    b016:	f003 ff9e 	bl	ef56 <assert_print>
    b01a:	21b9      	movs	r1, #185	; 0xb9
    b01c:	4620      	mov	r0, r4
    b01e:	f003 ff93 	bl	ef48 <assert_post_action>
    b022:	e7c7      	b.n	afb4 <z_impl_k_sem_take+0x48>
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    b024:	ea55 0307 	orrs.w	r3, r5, r7
    b028:	d007      	beq.n	b03a <z_impl_k_sem_take+0xce>
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
    b02a:	9700      	str	r7, [sp, #0]
    b02c:	9501      	str	r5, [sp, #4]
    b02e:	4622      	mov	r2, r4
    b030:	4631      	mov	r1, r6
    b032:	480f      	ldr	r0, [pc, #60]	; (b070 <z_impl_k_sem_take+0x104>)
    b034:	f000 fdbe 	bl	bbb4 <z_pend_curr>
	return ret;
    b038:	e7c1      	b.n	afbe <z_impl_k_sem_take+0x52>
    b03a:	480d      	ldr	r0, [pc, #52]	; (b070 <z_impl_k_sem_take+0x104>)
    b03c:	f7ff fb2e 	bl	a69c <z_spin_unlock_valid>
    b040:	b130      	cbz	r0, b050 <z_impl_k_sem_take+0xe4>
    b042:	f386 8811 	msr	BASEPRI, r6
    b046:	f3bf 8f6f 	isb	sy
		ret = -EBUSY;
    b04a:	f06f 000f 	mvn.w	r0, #15
    b04e:	e7b6      	b.n	afbe <z_impl_k_sem_take+0x52>
    b050:	4c0c      	ldr	r4, [pc, #48]	; (b084 <z_impl_k_sem_take+0x118>)
    b052:	23b9      	movs	r3, #185	; 0xb9
    b054:	4622      	mov	r2, r4
    b056:	490e      	ldr	r1, [pc, #56]	; (b090 <z_impl_k_sem_take+0x124>)
    b058:	4808      	ldr	r0, [pc, #32]	; (b07c <z_impl_k_sem_take+0x110>)
    b05a:	f003 ff7c 	bl	ef56 <assert_print>
    b05e:	4904      	ldr	r1, [pc, #16]	; (b070 <z_impl_k_sem_take+0x104>)
    b060:	480c      	ldr	r0, [pc, #48]	; (b094 <z_impl_k_sem_take+0x128>)
    b062:	f003 ff78 	bl	ef56 <assert_print>
    b066:	21b9      	movs	r1, #185	; 0xb9
    b068:	4620      	mov	r0, r4
    b06a:	f003 ff6d 	bl	ef48 <assert_post_action>
    b06e:	e7e8      	b.n	b042 <z_impl_k_sem_take+0xd6>
    b070:	2000d510 	.word	0x2000d510
    b074:	00012db8 	.word	0x00012db8
    b078:	00012dd8 	.word	0x00012dd8
    b07c:	00011324 	.word	0x00011324
    b080:	00012d80 	.word	0x00012d80
    b084:	000114d0 	.word	0x000114d0
    b088:	00011530 	.word	0x00011530
    b08c:	00011548 	.word	0x00011548
    b090:	00011500 	.word	0x00011500
    b094:	00011518 	.word	0x00011518

0000b098 <pended_on_thread>:
}
#include <syscalls/k_thread_resume_mrsh.c>
#endif

static _wait_q_t *pended_on_thread(struct k_thread *thread)
{
    b098:	b538      	push	{r3, r4, r5, lr}
    b09a:	4604      	mov	r4, r0
	__ASSERT_NO_MSG(thread->base.pended_on);
    b09c:	6883      	ldr	r3, [r0, #8]
    b09e:	b10b      	cbz	r3, b0a4 <pended_on_thread+0xc>

	return thread->base.pended_on;
}
    b0a0:	68a0      	ldr	r0, [r4, #8]
    b0a2:	bd38      	pop	{r3, r4, r5, pc}
	__ASSERT_NO_MSG(thread->base.pended_on);
    b0a4:	4d06      	ldr	r5, [pc, #24]	; (b0c0 <pended_on_thread+0x28>)
    b0a6:	f240 23b9 	movw	r3, #697	; 0x2b9
    b0aa:	462a      	mov	r2, r5
    b0ac:	4905      	ldr	r1, [pc, #20]	; (b0c4 <pended_on_thread+0x2c>)
    b0ae:	4806      	ldr	r0, [pc, #24]	; (b0c8 <pended_on_thread+0x30>)
    b0b0:	f003 ff51 	bl	ef56 <assert_print>
    b0b4:	f240 21b9 	movw	r1, #697	; 0x2b9
    b0b8:	4628      	mov	r0, r5
    b0ba:	f003 ff45 	bl	ef48 <assert_post_action>
    b0be:	e7ef      	b.n	b0a0 <pended_on_thread+0x8>
    b0c0:	00012e28 	.word	0x00012e28
    b0c4:	00012e4c 	.word	0x00012e4c
    b0c8:	00011324 	.word	0x00011324

0000b0cc <add_thread_timeout>:
	}
}

static void add_thread_timeout(struct k_thread *thread, k_timeout_t timeout)
{
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    b0cc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    b0d0:	bf08      	it	eq
    b0d2:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
    b0d6:	d100      	bne.n	b0da <add_thread_timeout+0xe>
    b0d8:	4770      	bx	lr
{
    b0da:	b508      	push	{r3, lr}
    b0dc:	4902      	ldr	r1, [pc, #8]	; (b0e8 <add_thread_timeout+0x1c>)
    b0de:	3018      	adds	r0, #24
    b0e0:	f001 fb36 	bl	c750 <z_add_timeout>
		z_add_thread_timeout(thread, timeout);
	}
}
    b0e4:	bd08      	pop	{r3, pc}
    b0e6:	bf00      	nop
    b0e8:	0000b959 	.word	0x0000b959

0000b0ec <z_reset_time_slice>:
{
    b0ec:	b510      	push	{r4, lr}
	int ret = slice_ticks;
    b0ee:	4b07      	ldr	r3, [pc, #28]	; (b10c <z_reset_time_slice+0x20>)
    b0f0:	681c      	ldr	r4, [r3, #0]
	if (slice_time(curr) != 0) {
    b0f2:	b904      	cbnz	r4, b0f6 <z_reset_time_slice+0xa>
}
    b0f4:	bd10      	pop	{r4, pc}
		_current_cpu->slice_ticks = slice_time(curr) + sys_clock_elapsed();
    b0f6:	f7fc ff21 	bl	7f3c <sys_clock_elapsed>
    b0fa:	4404      	add	r4, r0
    b0fc:	4b04      	ldr	r3, [pc, #16]	; (b110 <z_reset_time_slice+0x24>)
    b0fe:	611c      	str	r4, [r3, #16]
		z_set_timeout_expiry(slice_time(curr), false);
    b100:	2100      	movs	r1, #0
    b102:	4b02      	ldr	r3, [pc, #8]	; (b10c <z_reset_time_slice+0x20>)
    b104:	6818      	ldr	r0, [r3, #0]
    b106:	f001 fcb3 	bl	ca70 <z_set_timeout_expiry>
}
    b10a:	e7f3      	b.n	b0f4 <z_reset_time_slice+0x8>
    b10c:	2000d520 	.word	0x2000d520
    b110:	2000d4dc 	.word	0x2000d4dc

0000b114 <k_sched_time_slice_set>:
{
    b114:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    b118:	4604      	mov	r4, r0
    b11a:	460d      	mov	r5, r1
	LOCKED(&sched_spinlock) {
    b11c:	2700      	movs	r7, #0
	__asm__ volatile(
    b11e:	f04f 0320 	mov.w	r3, #32
    b122:	f3ef 8611 	mrs	r6, BASEPRI
    b126:	f383 8812 	msr	BASEPRI_MAX, r3
    b12a:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    b12e:	482a      	ldr	r0, [pc, #168]	; (b1d8 <k_sched_time_slice_set+0xc4>)
    b130:	f7ff faa4 	bl	a67c <z_spin_lock_valid>
    b134:	b118      	cbz	r0, b13e <k_sched_time_slice_set+0x2a>
	z_spin_lock_set_owner(l);
    b136:	4828      	ldr	r0, [pc, #160]	; (b1d8 <k_sched_time_slice_set+0xc4>)
    b138:	f7ff fac0 	bl	a6bc <z_spin_lock_set_owner>
	return k;
    b13c:	e023      	b.n	b186 <k_sched_time_slice_set+0x72>
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    b13e:	f8df 809c 	ldr.w	r8, [pc, #156]	; b1dc <k_sched_time_slice_set+0xc8>
    b142:	238e      	movs	r3, #142	; 0x8e
    b144:	4642      	mov	r2, r8
    b146:	4926      	ldr	r1, [pc, #152]	; (b1e0 <k_sched_time_slice_set+0xcc>)
    b148:	4826      	ldr	r0, [pc, #152]	; (b1e4 <k_sched_time_slice_set+0xd0>)
    b14a:	f003 ff04 	bl	ef56 <assert_print>
    b14e:	4922      	ldr	r1, [pc, #136]	; (b1d8 <k_sched_time_slice_set+0xc4>)
    b150:	4825      	ldr	r0, [pc, #148]	; (b1e8 <k_sched_time_slice_set+0xd4>)
    b152:	f003 ff00 	bl	ef56 <assert_print>
    b156:	218e      	movs	r1, #142	; 0x8e
    b158:	4640      	mov	r0, r8
    b15a:	f003 fef5 	bl	ef48 <assert_post_action>
    b15e:	e7ea      	b.n	b136 <k_sched_time_slice_set+0x22>
			slice_ticks = MAX(2, slice_ticks);
    b160:	2802      	cmp	r0, #2
    b162:	bfb8      	it	lt
    b164:	2002      	movlt	r0, #2
    b166:	6018      	str	r0, [r3, #0]
		slice_max_prio = prio;
    b168:	4b20      	ldr	r3, [pc, #128]	; (b1ec <k_sched_time_slice_set+0xd8>)
    b16a:	601d      	str	r5, [r3, #0]
		z_reset_time_slice(_current);
    b16c:	4b20      	ldr	r3, [pc, #128]	; (b1f0 <k_sched_time_slice_set+0xdc>)
    b16e:	6898      	ldr	r0, [r3, #8]
    b170:	f7ff ffbc 	bl	b0ec <z_reset_time_slice>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    b174:	4818      	ldr	r0, [pc, #96]	; (b1d8 <k_sched_time_slice_set+0xc4>)
    b176:	f7ff fa91 	bl	a69c <z_spin_unlock_valid>
    b17a:	b1d0      	cbz	r0, b1b2 <k_sched_time_slice_set+0x9e>
	__asm__ volatile(
    b17c:	f386 8811 	msr	BASEPRI, r6
    b180:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    b184:	2701      	movs	r7, #1
    b186:	bb27      	cbnz	r7, b1d2 <k_sched_time_slice_set+0xbe>
		_current_cpu->slice_ticks = 0;
    b188:	4b19      	ldr	r3, [pc, #100]	; (b1f0 <k_sched_time_slice_set+0xdc>)
    b18a:	2200      	movs	r2, #0
    b18c:	611a      	str	r2, [r3, #16]
			return (uint32_t)((t * to_hz + off) / from_hz);
    b18e:	0c61      	lsrs	r1, r4, #17
    b190:	03e3      	lsls	r3, r4, #15
    b192:	f240 30e7 	movw	r0, #999	; 0x3e7
    b196:	1818      	adds	r0, r3, r0
    b198:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    b19c:	f04f 0300 	mov.w	r3, #0
    b1a0:	f141 0100 	adc.w	r1, r1, #0
    b1a4:	f7f5 fc1a 	bl	9dc <__aeabi_uldivmod>
		slice_ticks = k_ms_to_ticks_ceil32(slice);
    b1a8:	4b12      	ldr	r3, [pc, #72]	; (b1f4 <k_sched_time_slice_set+0xe0>)
    b1aa:	6018      	str	r0, [r3, #0]
		if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && slice > 0) {
    b1ac:	2c00      	cmp	r4, #0
    b1ae:	dcd7      	bgt.n	b160 <k_sched_time_slice_set+0x4c>
    b1b0:	e7da      	b.n	b168 <k_sched_time_slice_set+0x54>
    b1b2:	4f0a      	ldr	r7, [pc, #40]	; (b1dc <k_sched_time_slice_set+0xc8>)
    b1b4:	23b9      	movs	r3, #185	; 0xb9
    b1b6:	463a      	mov	r2, r7
    b1b8:	490f      	ldr	r1, [pc, #60]	; (b1f8 <k_sched_time_slice_set+0xe4>)
    b1ba:	480a      	ldr	r0, [pc, #40]	; (b1e4 <k_sched_time_slice_set+0xd0>)
    b1bc:	f003 fecb 	bl	ef56 <assert_print>
    b1c0:	4905      	ldr	r1, [pc, #20]	; (b1d8 <k_sched_time_slice_set+0xc4>)
    b1c2:	480e      	ldr	r0, [pc, #56]	; (b1fc <k_sched_time_slice_set+0xe8>)
    b1c4:	f003 fec7 	bl	ef56 <assert_print>
    b1c8:	21b9      	movs	r1, #185	; 0xb9
    b1ca:	4638      	mov	r0, r7
    b1cc:	f003 febc 	bl	ef48 <assert_post_action>
    b1d0:	e7d4      	b.n	b17c <k_sched_time_slice_set+0x68>
}
    b1d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    b1d6:	bf00      	nop
    b1d8:	2000d518 	.word	0x2000d518
    b1dc:	000114d0 	.word	0x000114d0
    b1e0:	00011530 	.word	0x00011530
    b1e4:	00011324 	.word	0x00011324
    b1e8:	00011548 	.word	0x00011548
    b1ec:	2000d51c 	.word	0x2000d51c
    b1f0:	2000d4dc 	.word	0x2000d4dc
    b1f4:	2000d520 	.word	0x2000d520
    b1f8:	00011500 	.word	0x00011500
    b1fc:	00011518 	.word	0x00011518

0000b200 <z_unpend_thread_no_timeout>:
	z_mark_thread_as_not_pending(thread);
	thread->base.pended_on = NULL;
}

ALWAYS_INLINE void z_unpend_thread_no_timeout(struct k_thread *thread)
{
    b200:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    b202:	4604      	mov	r4, r0
	LOCKED(&sched_spinlock) {
    b204:	2500      	movs	r5, #0
	__asm__ volatile(
    b206:	f04f 0320 	mov.w	r3, #32
    b20a:	f3ef 8611 	mrs	r6, BASEPRI
    b20e:	f383 8812 	msr	BASEPRI_MAX, r3
    b212:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    b216:	4820      	ldr	r0, [pc, #128]	; (b298 <z_unpend_thread_no_timeout+0x98>)
    b218:	f7ff fa30 	bl	a67c <z_spin_lock_valid>
    b21c:	b118      	cbz	r0, b226 <z_unpend_thread_no_timeout+0x26>
	z_spin_lock_set_owner(l);
    b21e:	481e      	ldr	r0, [pc, #120]	; (b298 <z_unpend_thread_no_timeout+0x98>)
    b220:	f7ff fa4c 	bl	a6bc <z_spin_lock_set_owner>
	return k;
    b224:	e014      	b.n	b250 <z_unpend_thread_no_timeout+0x50>
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    b226:	4f1d      	ldr	r7, [pc, #116]	; (b29c <z_unpend_thread_no_timeout+0x9c>)
    b228:	238e      	movs	r3, #142	; 0x8e
    b22a:	463a      	mov	r2, r7
    b22c:	491c      	ldr	r1, [pc, #112]	; (b2a0 <z_unpend_thread_no_timeout+0xa0>)
    b22e:	481d      	ldr	r0, [pc, #116]	; (b2a4 <z_unpend_thread_no_timeout+0xa4>)
    b230:	f003 fe91 	bl	ef56 <assert_print>
    b234:	4918      	ldr	r1, [pc, #96]	; (b298 <z_unpend_thread_no_timeout+0x98>)
    b236:	481c      	ldr	r0, [pc, #112]	; (b2a8 <z_unpend_thread_no_timeout+0xa8>)
    b238:	f003 fe8d 	bl	ef56 <assert_print>
    b23c:	218e      	movs	r1, #142	; 0x8e
    b23e:	4638      	mov	r0, r7
    b240:	f003 fe82 	bl	ef48 <assert_post_action>
    b244:	e7eb      	b.n	b21e <z_unpend_thread_no_timeout+0x1e>
	__asm__ volatile(
    b246:	f386 8811 	msr	BASEPRI, r6
    b24a:	f3bf 8f6f 	isb	sy
    b24e:	2501      	movs	r5, #1
    b250:	bb05      	cbnz	r5, b294 <z_unpend_thread_no_timeout+0x94>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
    b252:	4620      	mov	r0, r4
    b254:	f7ff ff20 	bl	b098 <pended_on_thread>
    b258:	4621      	mov	r1, r4
    b25a:	f000 f8fb 	bl	b454 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    b25e:	7b63      	ldrb	r3, [r4, #13]
    b260:	f023 0302 	bic.w	r3, r3, #2
    b264:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
    b266:	2300      	movs	r3, #0
    b268:	60a3      	str	r3, [r4, #8]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    b26a:	480b      	ldr	r0, [pc, #44]	; (b298 <z_unpend_thread_no_timeout+0x98>)
    b26c:	f7ff fa16 	bl	a69c <z_spin_unlock_valid>
    b270:	2800      	cmp	r0, #0
    b272:	d1e8      	bne.n	b246 <z_unpend_thread_no_timeout+0x46>
    b274:	4d09      	ldr	r5, [pc, #36]	; (b29c <z_unpend_thread_no_timeout+0x9c>)
    b276:	23b9      	movs	r3, #185	; 0xb9
    b278:	462a      	mov	r2, r5
    b27a:	490c      	ldr	r1, [pc, #48]	; (b2ac <z_unpend_thread_no_timeout+0xac>)
    b27c:	4809      	ldr	r0, [pc, #36]	; (b2a4 <z_unpend_thread_no_timeout+0xa4>)
    b27e:	f003 fe6a 	bl	ef56 <assert_print>
    b282:	4905      	ldr	r1, [pc, #20]	; (b298 <z_unpend_thread_no_timeout+0x98>)
    b284:	480a      	ldr	r0, [pc, #40]	; (b2b0 <z_unpend_thread_no_timeout+0xb0>)
    b286:	f003 fe66 	bl	ef56 <assert_print>
    b28a:	21b9      	movs	r1, #185	; 0xb9
    b28c:	4628      	mov	r0, r5
    b28e:	f003 fe5b 	bl	ef48 <assert_post_action>
    b292:	e7d8      	b.n	b246 <z_unpend_thread_no_timeout+0x46>
		unpend_thread_no_timeout(thread);
	}
}
    b294:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    b296:	bf00      	nop
    b298:	2000d518 	.word	0x2000d518
    b29c:	000114d0 	.word	0x000114d0
    b2a0:	00011530 	.word	0x00011530
    b2a4:	00011324 	.word	0x00011324
    b2a8:	00011548 	.word	0x00011548
    b2ac:	00011500 	.word	0x00011500
    b2b0:	00011518 	.word	0x00011518

0000b2b4 <z_reschedule>:
	return new_thread != _current;
#endif
}

void z_reschedule(struct k_spinlock *lock, k_spinlock_key_t key)
{
    b2b4:	b570      	push	{r4, r5, r6, lr}
    b2b6:	4604      	mov	r4, r0
	if (resched(key.key) && need_swap()) {
    b2b8:	460d      	mov	r5, r1
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    b2ba:	b921      	cbnz	r1, b2c6 <z_reschedule+0x12>
    b2bc:	f3ef 8305 	mrs	r3, IPSR
    b2c0:	b913      	cbnz	r3, b2c8 <z_reschedule+0x14>
    b2c2:	2101      	movs	r1, #1
    b2c4:	e000      	b.n	b2c8 <z_reschedule+0x14>
    b2c6:	2100      	movs	r1, #0
	if (resched(key.key) && need_swap()) {
    b2c8:	f011 0f01 	tst.w	r1, #1
    b2cc:	d01c      	beq.n	b308 <z_reschedule+0x54>
	new_thread = _kernel.ready_q.cache;
    b2ce:	4b1b      	ldr	r3, [pc, #108]	; (b33c <z_reschedule+0x88>)
    b2d0:	69da      	ldr	r2, [r3, #28]
	return new_thread != _current;
    b2d2:	689b      	ldr	r3, [r3, #8]
	if (resched(key.key) && need_swap()) {
    b2d4:	429a      	cmp	r2, r3
    b2d6:	d017      	beq.n	b308 <z_reschedule+0x54>
 */
static ALWAYS_INLINE void k_spin_release(struct k_spinlock *l)
{
	ARG_UNUSED(l);
#ifdef CONFIG_SPIN_VALIDATE
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    b2d8:	4620      	mov	r0, r4
    b2da:	f7ff f9df 	bl	a69c <z_spin_unlock_valid>
    b2de:	b118      	cbz	r0, b2e8 <z_reschedule+0x34>
	ret = arch_swap(key);
    b2e0:	4628      	mov	r0, r5
    b2e2:	f7fa fd37 	bl	5d54 <arch_swap>
		z_swap(lock, key);
    b2e6:	e017      	b.n	b318 <z_reschedule+0x64>
    b2e8:	4e15      	ldr	r6, [pc, #84]	; (b340 <z_reschedule+0x8c>)
    b2ea:	23d0      	movs	r3, #208	; 0xd0
    b2ec:	4632      	mov	r2, r6
    b2ee:	4915      	ldr	r1, [pc, #84]	; (b344 <z_reschedule+0x90>)
    b2f0:	4815      	ldr	r0, [pc, #84]	; (b348 <z_reschedule+0x94>)
    b2f2:	f003 fe30 	bl	ef56 <assert_print>
    b2f6:	4621      	mov	r1, r4
    b2f8:	4814      	ldr	r0, [pc, #80]	; (b34c <z_reschedule+0x98>)
    b2fa:	f003 fe2c 	bl	ef56 <assert_print>
    b2fe:	21d0      	movs	r1, #208	; 0xd0
    b300:	4630      	mov	r0, r6
    b302:	f003 fe21 	bl	ef48 <assert_post_action>
    b306:	e7eb      	b.n	b2e0 <z_reschedule+0x2c>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    b308:	4620      	mov	r0, r4
    b30a:	f7ff f9c7 	bl	a69c <z_spin_unlock_valid>
    b30e:	b120      	cbz	r0, b31a <z_reschedule+0x66>
    b310:	f385 8811 	msr	BASEPRI, r5
    b314:	f3bf 8f6f 	isb	sy
	} else {
		k_spin_unlock(lock, key);
	}
}
    b318:	bd70      	pop	{r4, r5, r6, pc}
    b31a:	4e09      	ldr	r6, [pc, #36]	; (b340 <z_reschedule+0x8c>)
    b31c:	23b9      	movs	r3, #185	; 0xb9
    b31e:	4632      	mov	r2, r6
    b320:	4908      	ldr	r1, [pc, #32]	; (b344 <z_reschedule+0x90>)
    b322:	4809      	ldr	r0, [pc, #36]	; (b348 <z_reschedule+0x94>)
    b324:	f003 fe17 	bl	ef56 <assert_print>
    b328:	4621      	mov	r1, r4
    b32a:	4808      	ldr	r0, [pc, #32]	; (b34c <z_reschedule+0x98>)
    b32c:	f003 fe13 	bl	ef56 <assert_print>
    b330:	21b9      	movs	r1, #185	; 0xb9
    b332:	4630      	mov	r0, r6
    b334:	f003 fe08 	bl	ef48 <assert_post_action>
    b338:	e7ea      	b.n	b310 <z_reschedule+0x5c>
    b33a:	bf00      	nop
    b33c:	2000d4dc 	.word	0x2000d4dc
    b340:	000114d0 	.word	0x000114d0
    b344:	00011500 	.word	0x00011500
    b348:	00011324 	.word	0x00011324
    b34c:	00011518 	.word	0x00011518

0000b350 <k_sched_lock>:
		irq_unlock(key);
	}
}

void k_sched_lock(void)
{
    b350:	b570      	push	{r4, r5, r6, lr}
	LOCKED(&sched_spinlock) {
    b352:	2400      	movs	r4, #0
	__asm__ volatile(
    b354:	f04f 0320 	mov.w	r3, #32
    b358:	f3ef 8511 	mrs	r5, BASEPRI
    b35c:	f383 8812 	msr	BASEPRI_MAX, r3
    b360:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    b364:	482f      	ldr	r0, [pc, #188]	; (b424 <k_sched_lock+0xd4>)
    b366:	f7ff f989 	bl	a67c <z_spin_lock_valid>
    b36a:	b118      	cbz	r0, b374 <k_sched_lock+0x24>
	z_spin_lock_set_owner(l);
    b36c:	482d      	ldr	r0, [pc, #180]	; (b424 <k_sched_lock+0xd4>)
    b36e:	f7ff f9a5 	bl	a6bc <z_spin_lock_set_owner>
	return k;
    b372:	e022      	b.n	b3ba <k_sched_lock+0x6a>
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    b374:	4e2c      	ldr	r6, [pc, #176]	; (b428 <k_sched_lock+0xd8>)
    b376:	238e      	movs	r3, #142	; 0x8e
    b378:	4632      	mov	r2, r6
    b37a:	492c      	ldr	r1, [pc, #176]	; (b42c <k_sched_lock+0xdc>)
    b37c:	482c      	ldr	r0, [pc, #176]	; (b430 <k_sched_lock+0xe0>)
    b37e:	f003 fdea 	bl	ef56 <assert_print>
    b382:	4928      	ldr	r1, [pc, #160]	; (b424 <k_sched_lock+0xd4>)
    b384:	482b      	ldr	r0, [pc, #172]	; (b434 <k_sched_lock+0xe4>)
    b386:	f003 fde6 	bl	ef56 <assert_print>
    b38a:	218e      	movs	r1, #142	; 0x8e
    b38c:	4630      	mov	r0, r6
    b38e:	f003 fddb 	bl	ef48 <assert_post_action>
    b392:	e7eb      	b.n	b36c <k_sched_lock+0x1c>
	__ASSERT(_current->base.sched_locked != 1U, "");
    b394:	4b28      	ldr	r3, [pc, #160]	; (b438 <k_sched_lock+0xe8>)
    b396:	689b      	ldr	r3, [r3, #8]
    b398:	7bdb      	ldrb	r3, [r3, #15]
    b39a:	2b01      	cmp	r3, #1
    b39c:	d022      	beq.n	b3e4 <k_sched_lock+0x94>
	--_current->base.sched_locked;
    b39e:	4b26      	ldr	r3, [pc, #152]	; (b438 <k_sched_lock+0xe8>)
    b3a0:	689a      	ldr	r2, [r3, #8]
    b3a2:	7bd3      	ldrb	r3, [r2, #15]
    b3a4:	3b01      	subs	r3, #1
    b3a6:	73d3      	strb	r3, [r2, #15]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    b3a8:	481e      	ldr	r0, [pc, #120]	; (b424 <k_sched_lock+0xd4>)
    b3aa:	f7ff f977 	bl	a69c <z_spin_unlock_valid>
    b3ae:	b340      	cbz	r0, b402 <k_sched_lock+0xb2>
	__asm__ volatile(
    b3b0:	f385 8811 	msr	BASEPRI, r5
    b3b4:	f3bf 8f6f 	isb	sy
    b3b8:	2401      	movs	r4, #1
    b3ba:	2c00      	cmp	r4, #0
    b3bc:	d131      	bne.n	b422 <k_sched_lock+0xd2>
    b3be:	f3ef 8305 	mrs	r3, IPSR
	__ASSERT(!arch_is_in_isr(), "");
    b3c2:	2b00      	cmp	r3, #0
    b3c4:	d0e6      	beq.n	b394 <k_sched_lock+0x44>
    b3c6:	4c1d      	ldr	r4, [pc, #116]	; (b43c <k_sched_lock+0xec>)
    b3c8:	23fd      	movs	r3, #253	; 0xfd
    b3ca:	4622      	mov	r2, r4
    b3cc:	491c      	ldr	r1, [pc, #112]	; (b440 <k_sched_lock+0xf0>)
    b3ce:	4818      	ldr	r0, [pc, #96]	; (b430 <k_sched_lock+0xe0>)
    b3d0:	f003 fdc1 	bl	ef56 <assert_print>
    b3d4:	481b      	ldr	r0, [pc, #108]	; (b444 <k_sched_lock+0xf4>)
    b3d6:	f003 fdbe 	bl	ef56 <assert_print>
    b3da:	21fd      	movs	r1, #253	; 0xfd
    b3dc:	4620      	mov	r0, r4
    b3de:	f003 fdb3 	bl	ef48 <assert_post_action>
    b3e2:	e7d7      	b.n	b394 <k_sched_lock+0x44>
	__ASSERT(_current->base.sched_locked != 1U, "");
    b3e4:	4c15      	ldr	r4, [pc, #84]	; (b43c <k_sched_lock+0xec>)
    b3e6:	23fe      	movs	r3, #254	; 0xfe
    b3e8:	4622      	mov	r2, r4
    b3ea:	4917      	ldr	r1, [pc, #92]	; (b448 <k_sched_lock+0xf8>)
    b3ec:	4810      	ldr	r0, [pc, #64]	; (b430 <k_sched_lock+0xe0>)
    b3ee:	f003 fdb2 	bl	ef56 <assert_print>
    b3f2:	4814      	ldr	r0, [pc, #80]	; (b444 <k_sched_lock+0xf4>)
    b3f4:	f003 fdaf 	bl	ef56 <assert_print>
    b3f8:	21fe      	movs	r1, #254	; 0xfe
    b3fa:	4620      	mov	r0, r4
    b3fc:	f003 fda4 	bl	ef48 <assert_post_action>
    b400:	e7cd      	b.n	b39e <k_sched_lock+0x4e>
    b402:	4c09      	ldr	r4, [pc, #36]	; (b428 <k_sched_lock+0xd8>)
    b404:	23b9      	movs	r3, #185	; 0xb9
    b406:	4622      	mov	r2, r4
    b408:	4910      	ldr	r1, [pc, #64]	; (b44c <k_sched_lock+0xfc>)
    b40a:	4809      	ldr	r0, [pc, #36]	; (b430 <k_sched_lock+0xe0>)
    b40c:	f003 fda3 	bl	ef56 <assert_print>
    b410:	4904      	ldr	r1, [pc, #16]	; (b424 <k_sched_lock+0xd4>)
    b412:	480f      	ldr	r0, [pc, #60]	; (b450 <k_sched_lock+0x100>)
    b414:	f003 fd9f 	bl	ef56 <assert_print>
    b418:	21b9      	movs	r1, #185	; 0xb9
    b41a:	4620      	mov	r0, r4
    b41c:	f003 fd94 	bl	ef48 <assert_post_action>
    b420:	e7c6      	b.n	b3b0 <k_sched_lock+0x60>
		SYS_PORT_TRACING_FUNC(k_thread, sched_lock);

		z_sched_lock();
	}
}
    b422:	bd70      	pop	{r4, r5, r6, pc}
    b424:	2000d518 	.word	0x2000d518
    b428:	000114d0 	.word	0x000114d0
    b42c:	00011530 	.word	0x00011530
    b430:	00011324 	.word	0x00011324
    b434:	00011548 	.word	0x00011548
    b438:	2000d4dc 	.word	0x2000d4dc
    b43c:	00012d54 	.word	0x00012d54
    b440:	00012c38 	.word	0x00012c38
    b444:	00012d80 	.word	0x00012d80
    b448:	00012d84 	.word	0x00012d84
    b44c:	00011500 	.word	0x00011500
    b450:	00011518 	.word	0x00011518

0000b454 <z_priq_dumb_remove>:
#endif
}
#endif

void z_priq_dumb_remove(sys_dlist_t *pq, struct k_thread *thread)
{
    b454:	b538      	push	{r3, r4, r5, lr}
    b456:	460c      	mov	r4, r1
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    b458:	4b0c      	ldr	r3, [pc, #48]	; (b48c <z_priq_dumb_remove+0x38>)
    b45a:	4299      	cmp	r1, r3
    b45c:	d007      	beq.n	b46e <z_priq_dumb_remove+0x1a>
 * @param node the node to remove
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	sys_dnode_t *const prev = node->prev;
    b45e:	6862      	ldr	r2, [r4, #4]
	sys_dnode_t *const next = node->next;
    b460:	6823      	ldr	r3, [r4, #0]

	prev->next = next;
    b462:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    b464:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    b466:	2300      	movs	r3, #0
    b468:	6023      	str	r3, [r4, #0]
	node->prev = NULL;
    b46a:	6063      	str	r3, [r4, #4]

	sys_dlist_remove(&thread->base.qnode_dlist);
}
    b46c:	bd38      	pop	{r3, r4, r5, pc}
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    b46e:	4d08      	ldr	r5, [pc, #32]	; (b490 <z_priq_dumb_remove+0x3c>)
    b470:	f240 433d 	movw	r3, #1085	; 0x43d
    b474:	462a      	mov	r2, r5
    b476:	4907      	ldr	r1, [pc, #28]	; (b494 <z_priq_dumb_remove+0x40>)
    b478:	4807      	ldr	r0, [pc, #28]	; (b498 <z_priq_dumb_remove+0x44>)
    b47a:	f003 fd6c 	bl	ef56 <assert_print>
    b47e:	f240 413d 	movw	r1, #1085	; 0x43d
    b482:	4628      	mov	r0, r5
    b484:	f003 fd60 	bl	ef48 <assert_post_action>
    b488:	e7e9      	b.n	b45e <z_priq_dumb_remove+0xa>
    b48a:	bf00      	nop
    b48c:	200047c8 	.word	0x200047c8
    b490:	00012e28 	.word	0x00012e28
    b494:	00012e64 	.word	0x00012e64
    b498:	00011324 	.word	0x00011324

0000b49c <update_cache>:
{
    b49c:	b538      	push	{r3, r4, r5, lr}
    b49e:	4604      	mov	r4, r0
	return _priq_run_best(curr_cpu_runq());
    b4a0:	4819      	ldr	r0, [pc, #100]	; (b508 <update_cache+0x6c>)
    b4a2:	f004 ff61 	bl	10368 <z_priq_dumb_best>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
    b4a6:	4605      	mov	r5, r0
    b4a8:	b188      	cbz	r0, b4ce <update_cache+0x32>
	if (preempt_ok != 0) {
    b4aa:	bb14      	cbnz	r4, b4f2 <update_cache+0x56>
	__ASSERT(_current != NULL, "");
    b4ac:	4b17      	ldr	r3, [pc, #92]	; (b50c <update_cache+0x70>)
    b4ae:	689b      	ldr	r3, [r3, #8]
    b4b0:	b183      	cbz	r3, b4d4 <update_cache+0x38>
	if (z_is_thread_prevented_from_running(_current)) {
    b4b2:	4b16      	ldr	r3, [pc, #88]	; (b50c <update_cache+0x70>)
    b4b4:	689b      	ldr	r3, [r3, #8]
	uint8_t state = thread->base.thread_state;
    b4b6:	7b5a      	ldrb	r2, [r3, #13]
    b4b8:	f012 0f1f 	tst.w	r2, #31
    b4bc:	d119      	bne.n	b4f2 <update_cache+0x56>
	return node->next != NULL;
    b4be:	69aa      	ldr	r2, [r5, #24]
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
    b4c0:	b9ba      	cbnz	r2, b4f2 <update_cache+0x56>
	return thread->base.preempt <= _PREEMPT_THRESHOLD;
    b4c2:	89da      	ldrh	r2, [r3, #14]
	if (is_preempt(_current) || is_metairq(thread)) {
    b4c4:	2a7f      	cmp	r2, #127	; 0x7f
    b4c6:	d914      	bls.n	b4f2 <update_cache+0x56>
		_kernel.ready_q.cache = _current;
    b4c8:	4a10      	ldr	r2, [pc, #64]	; (b50c <update_cache+0x70>)
    b4ca:	61d3      	str	r3, [r2, #28]
    b4cc:	e01a      	b.n	b504 <update_cache+0x68>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
    b4ce:	4b0f      	ldr	r3, [pc, #60]	; (b50c <update_cache+0x70>)
    b4d0:	68dd      	ldr	r5, [r3, #12]
    b4d2:	e7ea      	b.n	b4aa <update_cache+0xe>
	__ASSERT(_current != NULL, "");
    b4d4:	4c0e      	ldr	r4, [pc, #56]	; (b510 <update_cache+0x74>)
    b4d6:	2389      	movs	r3, #137	; 0x89
    b4d8:	4622      	mov	r2, r4
    b4da:	490e      	ldr	r1, [pc, #56]	; (b514 <update_cache+0x78>)
    b4dc:	480e      	ldr	r0, [pc, #56]	; (b518 <update_cache+0x7c>)
    b4de:	f003 fd3a 	bl	ef56 <assert_print>
    b4e2:	480e      	ldr	r0, [pc, #56]	; (b51c <update_cache+0x80>)
    b4e4:	f003 fd37 	bl	ef56 <assert_print>
    b4e8:	2189      	movs	r1, #137	; 0x89
    b4ea:	4620      	mov	r0, r4
    b4ec:	f003 fd2c 	bl	ef48 <assert_post_action>
    b4f0:	e7df      	b.n	b4b2 <update_cache+0x16>
		if (thread != _current) {
    b4f2:	4b06      	ldr	r3, [pc, #24]	; (b50c <update_cache+0x70>)
    b4f4:	689b      	ldr	r3, [r3, #8]
    b4f6:	42ab      	cmp	r3, r5
    b4f8:	d002      	beq.n	b500 <update_cache+0x64>
			z_reset_time_slice(thread);
    b4fa:	4628      	mov	r0, r5
    b4fc:	f7ff fdf6 	bl	b0ec <z_reset_time_slice>
		_kernel.ready_q.cache = thread;
    b500:	4b02      	ldr	r3, [pc, #8]	; (b50c <update_cache+0x70>)
    b502:	61dd      	str	r5, [r3, #28]
}
    b504:	bd38      	pop	{r3, r4, r5, pc}
    b506:	bf00      	nop
    b508:	2000d4fc 	.word	0x2000d4fc
    b50c:	2000d4dc 	.word	0x2000d4dc
    b510:	00012e28 	.word	0x00012e28
    b514:	00012e88 	.word	0x00012e88
    b518:	00011324 	.word	0x00011324
    b51c:	00012d80 	.word	0x00012d80

0000b520 <move_thread_to_end_of_prio_q>:
{
    b520:	b538      	push	{r3, r4, r5, lr}
    b522:	4605      	mov	r5, r0
	return (thread->base.thread_state & state) != 0U;
    b524:	7b42      	ldrb	r2, [r0, #13]
	if (z_is_thread_queued(thread)) {
    b526:	f990 300d 	ldrsb.w	r3, [r0, #13]
    b52a:	2b00      	cmp	r3, #0
    b52c:	db2b      	blt.n	b586 <move_thread_to_end_of_prio_q+0x66>
	thread->base.thread_state |= _THREAD_QUEUED;
    b52e:	7b6b      	ldrb	r3, [r5, #13]
    b530:	f063 037f 	orn	r3, r3, #127	; 0x7f
    b534:	736b      	strb	r3, [r5, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    b536:	4b22      	ldr	r3, [pc, #136]	; (b5c0 <move_thread_to_end_of_prio_q+0xa0>)
    b538:	429d      	cmp	r5, r3
    b53a:	d02c      	beq.n	b596 <move_thread_to_end_of_prio_q+0x76>
	return list->head == list;
    b53c:	4b21      	ldr	r3, [pc, #132]	; (b5c4 <move_thread_to_end_of_prio_q+0xa4>)
    b53e:	f853 4f20 	ldr.w	r4, [r3, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    b542:	429c      	cmp	r4, r3
    b544:	d039      	beq.n	b5ba <move_thread_to_end_of_prio_q+0x9a>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    b546:	b16c      	cbz	r4, b564 <move_thread_to_end_of_prio_q+0x44>
		if (z_sched_prio_cmp(thread, t) > 0) {
    b548:	4621      	mov	r1, r4
    b54a:	4628      	mov	r0, r5
    b54c:	f004 feed 	bl	1032a <z_sched_prio_cmp>
    b550:	2800      	cmp	r0, #0
    b552:	dc2c      	bgt.n	b5ae <move_thread_to_end_of_prio_q+0x8e>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    b554:	b134      	cbz	r4, b564 <move_thread_to_end_of_prio_q+0x44>
	return (node == list->tail) ? NULL : node->next;
    b556:	4b1b      	ldr	r3, [pc, #108]	; (b5c4 <move_thread_to_end_of_prio_q+0xa4>)
    b558:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    b55a:	429c      	cmp	r4, r3
    b55c:	d002      	beq.n	b564 <move_thread_to_end_of_prio_q+0x44>
    b55e:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    b560:	2c00      	cmp	r4, #0
    b562:	d1f0      	bne.n	b546 <move_thread_to_end_of_prio_q+0x26>
	sys_dnode_t *const tail = list->tail;
    b564:	4b17      	ldr	r3, [pc, #92]	; (b5c4 <move_thread_to_end_of_prio_q+0xa4>)
    b566:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	node->next = list;
    b568:	f103 0120 	add.w	r1, r3, #32
    b56c:	6029      	str	r1, [r5, #0]
	node->prev = tail;
    b56e:	606a      	str	r2, [r5, #4]
	tail->next = node;
    b570:	6015      	str	r5, [r2, #0]
	list->tail = node;
    b572:	625d      	str	r5, [r3, #36]	; 0x24
	update_cache(thread == _current);
    b574:	4b13      	ldr	r3, [pc, #76]	; (b5c4 <move_thread_to_end_of_prio_q+0xa4>)
    b576:	6898      	ldr	r0, [r3, #8]
    b578:	42a8      	cmp	r0, r5
    b57a:	bf14      	ite	ne
    b57c:	2000      	movne	r0, #0
    b57e:	2001      	moveq	r0, #1
    b580:	f7ff ff8c 	bl	b49c <update_cache>
}
    b584:	bd38      	pop	{r3, r4, r5, pc}
	thread->base.thread_state &= ~_THREAD_QUEUED;
    b586:	f002 027f 	and.w	r2, r2, #127	; 0x7f
    b58a:	7342      	strb	r2, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
    b58c:	4601      	mov	r1, r0
    b58e:	480e      	ldr	r0, [pc, #56]	; (b5c8 <move_thread_to_end_of_prio_q+0xa8>)
    b590:	f7ff ff60 	bl	b454 <z_priq_dumb_remove>
}
    b594:	e7cb      	b.n	b52e <move_thread_to_end_of_prio_q+0xe>
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    b596:	4c0d      	ldr	r4, [pc, #52]	; (b5cc <move_thread_to_end_of_prio_q+0xac>)
    b598:	23ba      	movs	r3, #186	; 0xba
    b59a:	4622      	mov	r2, r4
    b59c:	490c      	ldr	r1, [pc, #48]	; (b5d0 <move_thread_to_end_of_prio_q+0xb0>)
    b59e:	480d      	ldr	r0, [pc, #52]	; (b5d4 <move_thread_to_end_of_prio_q+0xb4>)
    b5a0:	f003 fcd9 	bl	ef56 <assert_print>
    b5a4:	21ba      	movs	r1, #186	; 0xba
    b5a6:	4620      	mov	r0, r4
    b5a8:	f003 fcce 	bl	ef48 <assert_post_action>
    b5ac:	e7c6      	b.n	b53c <move_thread_to_end_of_prio_q+0x1c>
	sys_dnode_t *const prev = successor->prev;
    b5ae:	6863      	ldr	r3, [r4, #4]
	node->prev = prev;
    b5b0:	606b      	str	r3, [r5, #4]
	node->next = successor;
    b5b2:	602c      	str	r4, [r5, #0]
	prev->next = node;
    b5b4:	601d      	str	r5, [r3, #0]
	successor->prev = node;
    b5b6:	6065      	str	r5, [r4, #4]
}
    b5b8:	e7dc      	b.n	b574 <move_thread_to_end_of_prio_q+0x54>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    b5ba:	2400      	movs	r4, #0
    b5bc:	e7c3      	b.n	b546 <move_thread_to_end_of_prio_q+0x26>
    b5be:	bf00      	nop
    b5c0:	200047c8 	.word	0x200047c8
    b5c4:	2000d4dc 	.word	0x2000d4dc
    b5c8:	2000d4fc 	.word	0x2000d4fc
    b5cc:	00012e28 	.word	0x00012e28
    b5d0:	00012e64 	.word	0x00012e64
    b5d4:	00011324 	.word	0x00011324

0000b5d8 <slice_expired_locked>:
{
    b5d8:	b538      	push	{r3, r4, r5, lr}
    b5da:	4604      	mov	r4, r0
	struct k_thread *curr = _current;
    b5dc:	4b07      	ldr	r3, [pc, #28]	; (b5fc <slice_expired_locked+0x24>)
    b5de:	689d      	ldr	r5, [r3, #8]
	uint8_t state = thread->base.thread_state;
    b5e0:	7b6b      	ldrb	r3, [r5, #13]
	if (!z_is_thread_prevented_from_running(curr)) {
    b5e2:	f013 0f1f 	tst.w	r3, #31
    b5e6:	d004      	beq.n	b5f2 <slice_expired_locked+0x1a>
	z_reset_time_slice(curr);
    b5e8:	4628      	mov	r0, r5
    b5ea:	f7ff fd7f 	bl	b0ec <z_reset_time_slice>
}
    b5ee:	4620      	mov	r0, r4
    b5f0:	bd38      	pop	{r3, r4, r5, pc}
		move_thread_to_end_of_prio_q(curr);
    b5f2:	4628      	mov	r0, r5
    b5f4:	f7ff ff94 	bl	b520 <move_thread_to_end_of_prio_q>
    b5f8:	e7f6      	b.n	b5e8 <slice_expired_locked+0x10>
    b5fa:	bf00      	nop
    b5fc:	2000d4dc 	.word	0x2000d4dc

0000b600 <z_time_slice>:
{
    b600:	b570      	push	{r4, r5, r6, lr}
    b602:	4604      	mov	r4, r0
	__asm__ volatile(
    b604:	f04f 0320 	mov.w	r3, #32
    b608:	f3ef 8511 	mrs	r5, BASEPRI
    b60c:	f383 8812 	msr	BASEPRI_MAX, r3
    b610:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    b614:	4842      	ldr	r0, [pc, #264]	; (b720 <z_time_slice+0x120>)
    b616:	f7ff f831 	bl	a67c <z_spin_lock_valid>
    b61a:	b310      	cbz	r0, b662 <z_time_slice+0x62>
	z_spin_lock_set_owner(l);
    b61c:	4840      	ldr	r0, [pc, #256]	; (b720 <z_time_slice+0x120>)
    b61e:	f7ff f84d 	bl	a6bc <z_spin_lock_set_owner>
	return k;
    b622:	462b      	mov	r3, r5
	if (pending_current == _current) {
    b624:	4a3f      	ldr	r2, [pc, #252]	; (b724 <z_time_slice+0x124>)
    b626:	6892      	ldr	r2, [r2, #8]
    b628:	493f      	ldr	r1, [pc, #252]	; (b728 <z_time_slice+0x128>)
    b62a:	6809      	ldr	r1, [r1, #0]
    b62c:	428a      	cmp	r2, r1
    b62e:	d028      	beq.n	b682 <z_time_slice+0x82>
	pending_current = NULL;
    b630:	493d      	ldr	r1, [pc, #244]	; (b728 <z_time_slice+0x128>)
    b632:	2000      	movs	r0, #0
    b634:	6008      	str	r0, [r1, #0]
	int ret = slice_ticks;
    b636:	493d      	ldr	r1, [pc, #244]	; (b72c <z_time_slice+0x12c>)
    b638:	6809      	ldr	r1, [r1, #0]
	if (slice_time(_current) && sliceable(_current)) {
    b63a:	2900      	cmp	r1, #0
    b63c:	d052      	beq.n	b6e4 <z_time_slice+0xe4>
	return thread->base.preempt <= _PREEMPT_THRESHOLD;
    b63e:	89d1      	ldrh	r1, [r2, #14]
		&& !z_is_idle_thread_object(thread);
    b640:	297f      	cmp	r1, #127	; 0x7f
    b642:	d83a      	bhi.n	b6ba <z_time_slice+0xba>
    b644:	7b51      	ldrb	r1, [r2, #13]
		&& !z_is_thread_prevented_from_running(thread)
    b646:	f011 0f1f 	tst.w	r1, #31
    b64a:	d140      	bne.n	b6ce <z_time_slice+0xce>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
    b64c:	f992 000e 	ldrsb.w	r0, [r2, #14]
    b650:	4937      	ldr	r1, [pc, #220]	; (b730 <z_time_slice+0x130>)
    b652:	6809      	ldr	r1, [r1, #0]
    b654:	4288      	cmp	r0, r1
    b656:	db3c      	blt.n	b6d2 <z_time_slice+0xd2>
		&& !z_is_idle_thread_object(thread);
    b658:	4936      	ldr	r1, [pc, #216]	; (b734 <z_time_slice+0x134>)
    b65a:	428a      	cmp	r2, r1
    b65c:	d03b      	beq.n	b6d6 <z_time_slice+0xd6>
    b65e:	2201      	movs	r2, #1
    b660:	e02c      	b.n	b6bc <z_time_slice+0xbc>
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    b662:	4e35      	ldr	r6, [pc, #212]	; (b738 <z_time_slice+0x138>)
    b664:	238e      	movs	r3, #142	; 0x8e
    b666:	4632      	mov	r2, r6
    b668:	4934      	ldr	r1, [pc, #208]	; (b73c <z_time_slice+0x13c>)
    b66a:	4835      	ldr	r0, [pc, #212]	; (b740 <z_time_slice+0x140>)
    b66c:	f003 fc73 	bl	ef56 <assert_print>
    b670:	492b      	ldr	r1, [pc, #172]	; (b720 <z_time_slice+0x120>)
    b672:	4834      	ldr	r0, [pc, #208]	; (b744 <z_time_slice+0x144>)
    b674:	f003 fc6f 	bl	ef56 <assert_print>
    b678:	218e      	movs	r1, #142	; 0x8e
    b67a:	4630      	mov	r0, r6
    b67c:	f003 fc64 	bl	ef48 <assert_post_action>
    b680:	e7cc      	b.n	b61c <z_time_slice+0x1c>
		z_reset_time_slice(_current);
    b682:	4610      	mov	r0, r2
    b684:	f7ff fd32 	bl	b0ec <z_reset_time_slice>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    b688:	4825      	ldr	r0, [pc, #148]	; (b720 <z_time_slice+0x120>)
    b68a:	f7ff f807 	bl	a69c <z_spin_unlock_valid>
    b68e:	b120      	cbz	r0, b69a <z_time_slice+0x9a>
	__asm__ volatile(
    b690:	f385 8811 	msr	BASEPRI, r5
    b694:	f3bf 8f6f 	isb	sy
		return;
    b698:	e030      	b.n	b6fc <z_time_slice+0xfc>
    b69a:	4c27      	ldr	r4, [pc, #156]	; (b738 <z_time_slice+0x138>)
    b69c:	23b9      	movs	r3, #185	; 0xb9
    b69e:	4622      	mov	r2, r4
    b6a0:	4929      	ldr	r1, [pc, #164]	; (b748 <z_time_slice+0x148>)
    b6a2:	4827      	ldr	r0, [pc, #156]	; (b740 <z_time_slice+0x140>)
    b6a4:	f003 fc57 	bl	ef56 <assert_print>
    b6a8:	491d      	ldr	r1, [pc, #116]	; (b720 <z_time_slice+0x120>)
    b6aa:	4828      	ldr	r0, [pc, #160]	; (b74c <z_time_slice+0x14c>)
    b6ac:	f003 fc53 	bl	ef56 <assert_print>
    b6b0:	21b9      	movs	r1, #185	; 0xb9
    b6b2:	4620      	mov	r0, r4
    b6b4:	f003 fc48 	bl	ef48 <assert_post_action>
    b6b8:	e7ea      	b.n	b690 <z_time_slice+0x90>
		&& !z_is_idle_thread_object(thread);
    b6ba:	2200      	movs	r2, #0
	if (slice_time(_current) && sliceable(_current)) {
    b6bc:	b192      	cbz	r2, b6e4 <z_time_slice+0xe4>
		if (ticks >= _current_cpu->slice_ticks) {
    b6be:	4a19      	ldr	r2, [pc, #100]	; (b724 <z_time_slice+0x124>)
    b6c0:	6910      	ldr	r0, [r2, #16]
    b6c2:	42a0      	cmp	r0, r4
    b6c4:	dd09      	ble.n	b6da <z_time_slice+0xda>
			_current_cpu->slice_ticks -= ticks;
    b6c6:	1b00      	subs	r0, r0, r4
    b6c8:	4a16      	ldr	r2, [pc, #88]	; (b724 <z_time_slice+0x124>)
    b6ca:	6110      	str	r0, [r2, #16]
    b6cc:	e00d      	b.n	b6ea <z_time_slice+0xea>
		&& !z_is_idle_thread_object(thread);
    b6ce:	2200      	movs	r2, #0
    b6d0:	e7f4      	b.n	b6bc <z_time_slice+0xbc>
    b6d2:	2200      	movs	r2, #0
    b6d4:	e7f2      	b.n	b6bc <z_time_slice+0xbc>
    b6d6:	2200      	movs	r2, #0
    b6d8:	e7f0      	b.n	b6bc <z_time_slice+0xbc>
			key = slice_expired_locked(key);
    b6da:	4628      	mov	r0, r5
    b6dc:	f7ff ff7c 	bl	b5d8 <slice_expired_locked>
    b6e0:	4603      	mov	r3, r0
    b6e2:	e002      	b.n	b6ea <z_time_slice+0xea>
		_current_cpu->slice_ticks = 0;
    b6e4:	4a0f      	ldr	r2, [pc, #60]	; (b724 <z_time_slice+0x124>)
    b6e6:	2100      	movs	r1, #0
    b6e8:	6111      	str	r1, [r2, #16]
	k_spin_unlock(&sched_spinlock, key);
    b6ea:	461c      	mov	r4, r3
    b6ec:	480c      	ldr	r0, [pc, #48]	; (b720 <z_time_slice+0x120>)
    b6ee:	f7fe ffd5 	bl	a69c <z_spin_unlock_valid>
    b6f2:	b120      	cbz	r0, b6fe <z_time_slice+0xfe>
    b6f4:	f384 8811 	msr	BASEPRI, r4
    b6f8:	f3bf 8f6f 	isb	sy
}
    b6fc:	bd70      	pop	{r4, r5, r6, pc}
    b6fe:	4d0e      	ldr	r5, [pc, #56]	; (b738 <z_time_slice+0x138>)
    b700:	23b9      	movs	r3, #185	; 0xb9
    b702:	462a      	mov	r2, r5
    b704:	4910      	ldr	r1, [pc, #64]	; (b748 <z_time_slice+0x148>)
    b706:	480e      	ldr	r0, [pc, #56]	; (b740 <z_time_slice+0x140>)
    b708:	f003 fc25 	bl	ef56 <assert_print>
    b70c:	4904      	ldr	r1, [pc, #16]	; (b720 <z_time_slice+0x120>)
    b70e:	480f      	ldr	r0, [pc, #60]	; (b74c <z_time_slice+0x14c>)
    b710:	f003 fc21 	bl	ef56 <assert_print>
    b714:	21b9      	movs	r1, #185	; 0xb9
    b716:	4628      	mov	r0, r5
    b718:	f003 fc16 	bl	ef48 <assert_post_action>
    b71c:	e7ea      	b.n	b6f4 <z_time_slice+0xf4>
    b71e:	bf00      	nop
    b720:	2000d518 	.word	0x2000d518
    b724:	2000d4dc 	.word	0x2000d4dc
    b728:	2000d514 	.word	0x2000d514
    b72c:	2000d520 	.word	0x2000d520
    b730:	2000d51c 	.word	0x2000d51c
    b734:	200047c8 	.word	0x200047c8
    b738:	000114d0 	.word	0x000114d0
    b73c:	00011530 	.word	0x00011530
    b740:	00011324 	.word	0x00011324
    b744:	00011548 	.word	0x00011548
    b748:	00011500 	.word	0x00011500
    b74c:	00011518 	.word	0x00011518

0000b750 <ready_thread>:
{
    b750:	b538      	push	{r3, r4, r5, lr}
	return (thread->base.thread_state & state) != 0U;
    b752:	7b43      	ldrb	r3, [r0, #13]
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
    b754:	f990 200d 	ldrsb.w	r2, [r0, #13]
    b758:	2a00      	cmp	r2, #0
    b75a:	db30      	blt.n	b7be <ready_thread+0x6e>
    b75c:	4604      	mov	r4, r0
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    b75e:	f013 0f1f 	tst.w	r3, #31
    b762:	d105      	bne.n	b770 <ready_thread+0x20>
	return node->next != NULL;
    b764:	6982      	ldr	r2, [r0, #24]
    b766:	b10a      	cbz	r2, b76c <ready_thread+0x1c>
    b768:	2200      	movs	r2, #0
    b76a:	e002      	b.n	b772 <ready_thread+0x22>
    b76c:	2201      	movs	r2, #1
    b76e:	e000      	b.n	b772 <ready_thread+0x22>
    b770:	2200      	movs	r2, #0
    b772:	b322      	cbz	r2, b7be <ready_thread+0x6e>
	thread->base.thread_state |= _THREAD_QUEUED;
    b774:	f063 037f 	orn	r3, r3, #127	; 0x7f
    b778:	7363      	strb	r3, [r4, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    b77a:	4b1b      	ldr	r3, [pc, #108]	; (b7e8 <ready_thread+0x98>)
    b77c:	429c      	cmp	r4, r3
    b77e:	d01f      	beq.n	b7c0 <ready_thread+0x70>
	return list->head == list;
    b780:	4b1a      	ldr	r3, [pc, #104]	; (b7ec <ready_thread+0x9c>)
    b782:	f853 5f20 	ldr.w	r5, [r3, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    b786:	429d      	cmp	r5, r3
    b788:	d02c      	beq.n	b7e4 <ready_thread+0x94>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    b78a:	b16d      	cbz	r5, b7a8 <ready_thread+0x58>
		if (z_sched_prio_cmp(thread, t) > 0) {
    b78c:	4629      	mov	r1, r5
    b78e:	4620      	mov	r0, r4
    b790:	f004 fdcb 	bl	1032a <z_sched_prio_cmp>
    b794:	2800      	cmp	r0, #0
    b796:	dc1f      	bgt.n	b7d8 <ready_thread+0x88>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    b798:	b135      	cbz	r5, b7a8 <ready_thread+0x58>
	return (node == list->tail) ? NULL : node->next;
    b79a:	4b14      	ldr	r3, [pc, #80]	; (b7ec <ready_thread+0x9c>)
    b79c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    b79e:	429d      	cmp	r5, r3
    b7a0:	d002      	beq.n	b7a8 <ready_thread+0x58>
    b7a2:	682d      	ldr	r5, [r5, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    b7a4:	2d00      	cmp	r5, #0
    b7a6:	d1f0      	bne.n	b78a <ready_thread+0x3a>
	sys_dnode_t *const tail = list->tail;
    b7a8:	4b10      	ldr	r3, [pc, #64]	; (b7ec <ready_thread+0x9c>)
    b7aa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	node->next = list;
    b7ac:	f103 0120 	add.w	r1, r3, #32
    b7b0:	6021      	str	r1, [r4, #0]
	node->prev = tail;
    b7b2:	6062      	str	r2, [r4, #4]
	tail->next = node;
    b7b4:	6014      	str	r4, [r2, #0]
	list->tail = node;
    b7b6:	625c      	str	r4, [r3, #36]	; 0x24
		update_cache(0);
    b7b8:	2000      	movs	r0, #0
    b7ba:	f7ff fe6f 	bl	b49c <update_cache>
}
    b7be:	bd38      	pop	{r3, r4, r5, pc}
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    b7c0:	4d0b      	ldr	r5, [pc, #44]	; (b7f0 <ready_thread+0xa0>)
    b7c2:	23ba      	movs	r3, #186	; 0xba
    b7c4:	462a      	mov	r2, r5
    b7c6:	490b      	ldr	r1, [pc, #44]	; (b7f4 <ready_thread+0xa4>)
    b7c8:	480b      	ldr	r0, [pc, #44]	; (b7f8 <ready_thread+0xa8>)
    b7ca:	f003 fbc4 	bl	ef56 <assert_print>
    b7ce:	21ba      	movs	r1, #186	; 0xba
    b7d0:	4628      	mov	r0, r5
    b7d2:	f003 fbb9 	bl	ef48 <assert_post_action>
    b7d6:	e7d3      	b.n	b780 <ready_thread+0x30>
	sys_dnode_t *const prev = successor->prev;
    b7d8:	686b      	ldr	r3, [r5, #4]
	node->prev = prev;
    b7da:	6063      	str	r3, [r4, #4]
	node->next = successor;
    b7dc:	6025      	str	r5, [r4, #0]
	prev->next = node;
    b7de:	601c      	str	r4, [r3, #0]
	successor->prev = node;
    b7e0:	606c      	str	r4, [r5, #4]
}
    b7e2:	e7e9      	b.n	b7b8 <ready_thread+0x68>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    b7e4:	2500      	movs	r5, #0
    b7e6:	e7d0      	b.n	b78a <ready_thread+0x3a>
    b7e8:	200047c8 	.word	0x200047c8
    b7ec:	2000d4dc 	.word	0x2000d4dc
    b7f0:	00012e28 	.word	0x00012e28
    b7f4:	00012e64 	.word	0x00012e64
    b7f8:	00011324 	.word	0x00011324

0000b7fc <z_ready_thread>:
{
    b7fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    b7fe:	4605      	mov	r5, r0
	LOCKED(&sched_spinlock) {
    b800:	2400      	movs	r4, #0
	__asm__ volatile(
    b802:	f04f 0320 	mov.w	r3, #32
    b806:	f3ef 8611 	mrs	r6, BASEPRI
    b80a:	f383 8812 	msr	BASEPRI_MAX, r3
    b80e:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    b812:	481e      	ldr	r0, [pc, #120]	; (b88c <z_ready_thread+0x90>)
    b814:	f7fe ff32 	bl	a67c <z_spin_lock_valid>
    b818:	b118      	cbz	r0, b822 <z_ready_thread+0x26>
	z_spin_lock_set_owner(l);
    b81a:	481c      	ldr	r0, [pc, #112]	; (b88c <z_ready_thread+0x90>)
    b81c:	f7fe ff4e 	bl	a6bc <z_spin_lock_set_owner>
	return k;
    b820:	e018      	b.n	b854 <z_ready_thread+0x58>
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    b822:	4f1b      	ldr	r7, [pc, #108]	; (b890 <z_ready_thread+0x94>)
    b824:	238e      	movs	r3, #142	; 0x8e
    b826:	463a      	mov	r2, r7
    b828:	491a      	ldr	r1, [pc, #104]	; (b894 <z_ready_thread+0x98>)
    b82a:	481b      	ldr	r0, [pc, #108]	; (b898 <z_ready_thread+0x9c>)
    b82c:	f003 fb93 	bl	ef56 <assert_print>
    b830:	4916      	ldr	r1, [pc, #88]	; (b88c <z_ready_thread+0x90>)
    b832:	481a      	ldr	r0, [pc, #104]	; (b89c <z_ready_thread+0xa0>)
    b834:	f003 fb8f 	bl	ef56 <assert_print>
    b838:	218e      	movs	r1, #142	; 0x8e
    b83a:	4638      	mov	r0, r7
    b83c:	f003 fb84 	bl	ef48 <assert_post_action>
    b840:	e7eb      	b.n	b81a <z_ready_thread+0x1e>
			ready_thread(thread);
    b842:	4628      	mov	r0, r5
    b844:	f7ff ff84 	bl	b750 <ready_thread>
    b848:	e00a      	b.n	b860 <z_ready_thread+0x64>
	__asm__ volatile(
    b84a:	f386 8811 	msr	BASEPRI, r6
    b84e:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    b852:	2401      	movs	r4, #1
    b854:	b9cc      	cbnz	r4, b88a <z_ready_thread+0x8e>
		if (!thread_active_elsewhere(thread)) {
    b856:	4628      	mov	r0, r5
    b858:	f004 fd65 	bl	10326 <thread_active_elsewhere>
    b85c:	2800      	cmp	r0, #0
    b85e:	d0f0      	beq.n	b842 <z_ready_thread+0x46>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    b860:	480a      	ldr	r0, [pc, #40]	; (b88c <z_ready_thread+0x90>)
    b862:	f7fe ff1b 	bl	a69c <z_spin_unlock_valid>
    b866:	2800      	cmp	r0, #0
    b868:	d1ef      	bne.n	b84a <z_ready_thread+0x4e>
    b86a:	4c09      	ldr	r4, [pc, #36]	; (b890 <z_ready_thread+0x94>)
    b86c:	23b9      	movs	r3, #185	; 0xb9
    b86e:	4622      	mov	r2, r4
    b870:	490b      	ldr	r1, [pc, #44]	; (b8a0 <z_ready_thread+0xa4>)
    b872:	4809      	ldr	r0, [pc, #36]	; (b898 <z_ready_thread+0x9c>)
    b874:	f003 fb6f 	bl	ef56 <assert_print>
    b878:	4904      	ldr	r1, [pc, #16]	; (b88c <z_ready_thread+0x90>)
    b87a:	480a      	ldr	r0, [pc, #40]	; (b8a4 <z_ready_thread+0xa8>)
    b87c:	f003 fb6b 	bl	ef56 <assert_print>
    b880:	21b9      	movs	r1, #185	; 0xb9
    b882:	4620      	mov	r0, r4
    b884:	f003 fb60 	bl	ef48 <assert_post_action>
    b888:	e7df      	b.n	b84a <z_ready_thread+0x4e>
}
    b88a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    b88c:	2000d518 	.word	0x2000d518
    b890:	000114d0 	.word	0x000114d0
    b894:	00011530 	.word	0x00011530
    b898:	00011324 	.word	0x00011324
    b89c:	00011548 	.word	0x00011548
    b8a0:	00011500 	.word	0x00011500
    b8a4:	00011518 	.word	0x00011518

0000b8a8 <z_sched_start>:
{
    b8a8:	b570      	push	{r4, r5, r6, lr}
    b8aa:	4604      	mov	r4, r0
	__asm__ volatile(
    b8ac:	f04f 0320 	mov.w	r3, #32
    b8b0:	f3ef 8511 	mrs	r5, BASEPRI
    b8b4:	f383 8812 	msr	BASEPRI_MAX, r3
    b8b8:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    b8bc:	481f      	ldr	r0, [pc, #124]	; (b93c <z_sched_start+0x94>)
    b8be:	f7fe fedd 	bl	a67c <z_spin_lock_valid>
    b8c2:	b188      	cbz	r0, b8e8 <z_sched_start+0x40>
	z_spin_lock_set_owner(l);
    b8c4:	481d      	ldr	r0, [pc, #116]	; (b93c <z_sched_start+0x94>)
    b8c6:	f7fe fef9 	bl	a6bc <z_spin_lock_set_owner>
	return (thread->base.thread_state & _THREAD_PRESTART) == 0U;
    b8ca:	7b63      	ldrb	r3, [r4, #13]
	if (z_has_thread_started(thread)) {
    b8cc:	f013 0f04 	tst.w	r3, #4
    b8d0:	d01a      	beq.n	b908 <z_sched_start+0x60>
	thread->base.thread_state &= ~_THREAD_PRESTART;
    b8d2:	f023 0304 	bic.w	r3, r3, #4
    b8d6:	7363      	strb	r3, [r4, #13]
	ready_thread(thread);
    b8d8:	4620      	mov	r0, r4
    b8da:	f7ff ff39 	bl	b750 <ready_thread>
	z_reschedule(&sched_spinlock, key);
    b8de:	4629      	mov	r1, r5
    b8e0:	4816      	ldr	r0, [pc, #88]	; (b93c <z_sched_start+0x94>)
    b8e2:	f7ff fce7 	bl	b2b4 <z_reschedule>
}
    b8e6:	bd70      	pop	{r4, r5, r6, pc}
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    b8e8:	4e15      	ldr	r6, [pc, #84]	; (b940 <z_sched_start+0x98>)
    b8ea:	238e      	movs	r3, #142	; 0x8e
    b8ec:	4632      	mov	r2, r6
    b8ee:	4915      	ldr	r1, [pc, #84]	; (b944 <z_sched_start+0x9c>)
    b8f0:	4815      	ldr	r0, [pc, #84]	; (b948 <z_sched_start+0xa0>)
    b8f2:	f003 fb30 	bl	ef56 <assert_print>
    b8f6:	4911      	ldr	r1, [pc, #68]	; (b93c <z_sched_start+0x94>)
    b8f8:	4814      	ldr	r0, [pc, #80]	; (b94c <z_sched_start+0xa4>)
    b8fa:	f003 fb2c 	bl	ef56 <assert_print>
    b8fe:	218e      	movs	r1, #142	; 0x8e
    b900:	4630      	mov	r0, r6
    b902:	f003 fb21 	bl	ef48 <assert_post_action>
    b906:	e7dd      	b.n	b8c4 <z_sched_start+0x1c>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    b908:	480c      	ldr	r0, [pc, #48]	; (b93c <z_sched_start+0x94>)
    b90a:	f7fe fec7 	bl	a69c <z_spin_unlock_valid>
    b90e:	b120      	cbz	r0, b91a <z_sched_start+0x72>
	__asm__ volatile(
    b910:	f385 8811 	msr	BASEPRI, r5
    b914:	f3bf 8f6f 	isb	sy
		return;
    b918:	e7e5      	b.n	b8e6 <z_sched_start+0x3e>
    b91a:	4c09      	ldr	r4, [pc, #36]	; (b940 <z_sched_start+0x98>)
    b91c:	23b9      	movs	r3, #185	; 0xb9
    b91e:	4622      	mov	r2, r4
    b920:	490b      	ldr	r1, [pc, #44]	; (b950 <z_sched_start+0xa8>)
    b922:	4809      	ldr	r0, [pc, #36]	; (b948 <z_sched_start+0xa0>)
    b924:	f003 fb17 	bl	ef56 <assert_print>
    b928:	4904      	ldr	r1, [pc, #16]	; (b93c <z_sched_start+0x94>)
    b92a:	480a      	ldr	r0, [pc, #40]	; (b954 <z_sched_start+0xac>)
    b92c:	f003 fb13 	bl	ef56 <assert_print>
    b930:	21b9      	movs	r1, #185	; 0xb9
    b932:	4620      	mov	r0, r4
    b934:	f003 fb08 	bl	ef48 <assert_post_action>
    b938:	e7ea      	b.n	b910 <z_sched_start+0x68>
    b93a:	bf00      	nop
    b93c:	2000d518 	.word	0x2000d518
    b940:	000114d0 	.word	0x000114d0
    b944:	00011530 	.word	0x00011530
    b948:	00011324 	.word	0x00011324
    b94c:	00011548 	.word	0x00011548
    b950:	00011500 	.word	0x00011500
    b954:	00011518 	.word	0x00011518

0000b958 <z_thread_timeout>:
{
    b958:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    b95c:	4604      	mov	r4, r0
	struct k_thread *thread = CONTAINER_OF(timeout,
    b95e:	f1a0 0618 	sub.w	r6, r0, #24
	LOCKED(&sched_spinlock) {
    b962:	2500      	movs	r5, #0
	__asm__ volatile(
    b964:	f04f 0320 	mov.w	r3, #32
    b968:	f3ef 8711 	mrs	r7, BASEPRI
    b96c:	f383 8812 	msr	BASEPRI_MAX, r3
    b970:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    b974:	482b      	ldr	r0, [pc, #172]	; (ba24 <z_thread_timeout+0xcc>)
    b976:	f7fe fe81 	bl	a67c <z_spin_lock_valid>
    b97a:	b118      	cbz	r0, b984 <z_thread_timeout+0x2c>
	z_spin_lock_set_owner(l);
    b97c:	4829      	ldr	r0, [pc, #164]	; (ba24 <z_thread_timeout+0xcc>)
    b97e:	f7fe fe9d 	bl	a6bc <z_spin_lock_set_owner>
	return k;
    b982:	e026      	b.n	b9d2 <z_thread_timeout+0x7a>
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    b984:	f8df 80a0 	ldr.w	r8, [pc, #160]	; ba28 <z_thread_timeout+0xd0>
    b988:	238e      	movs	r3, #142	; 0x8e
    b98a:	4642      	mov	r2, r8
    b98c:	4927      	ldr	r1, [pc, #156]	; (ba2c <z_thread_timeout+0xd4>)
    b98e:	4828      	ldr	r0, [pc, #160]	; (ba30 <z_thread_timeout+0xd8>)
    b990:	f003 fae1 	bl	ef56 <assert_print>
    b994:	4923      	ldr	r1, [pc, #140]	; (ba24 <z_thread_timeout+0xcc>)
    b996:	4827      	ldr	r0, [pc, #156]	; (ba34 <z_thread_timeout+0xdc>)
    b998:	f003 fadd 	bl	ef56 <assert_print>
    b99c:	218e      	movs	r1, #142	; 0x8e
    b99e:	4640      	mov	r0, r8
    b9a0:	f003 fad2 	bl	ef48 <assert_post_action>
    b9a4:	e7ea      	b.n	b97c <z_thread_timeout+0x24>
    b9a6:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
    b9aa:	f003 03fb 	and.w	r3, r3, #251	; 0xfb
    b9ae:	f804 3c0b 	strb.w	r3, [r4, #-11]
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
    b9b2:	f023 0310 	bic.w	r3, r3, #16
    b9b6:	f804 3c0b 	strb.w	r3, [r4, #-11]
			ready_thread(thread);
    b9ba:	4630      	mov	r0, r6
    b9bc:	f7ff fec8 	bl	b750 <ready_thread>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    b9c0:	4818      	ldr	r0, [pc, #96]	; (ba24 <z_thread_timeout+0xcc>)
    b9c2:	f7fe fe6b 	bl	a69c <z_spin_unlock_valid>
    b9c6:	b1d8      	cbz	r0, ba00 <z_thread_timeout+0xa8>
	__asm__ volatile(
    b9c8:	f387 8811 	msr	BASEPRI, r7
    b9cc:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    b9d0:	2501      	movs	r5, #1
    b9d2:	bb2d      	cbnz	r5, ba20 <z_thread_timeout+0xc8>
		bool killed = ((thread->base.thread_state & _THREAD_DEAD) ||
    b9d4:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
		if (!killed) {
    b9d8:	f013 0f28 	tst.w	r3, #40	; 0x28
    b9dc:	d1f0      	bne.n	b9c0 <z_thread_timeout+0x68>
			if (thread->base.pended_on != NULL) {
    b9de:	f854 3c10 	ldr.w	r3, [r4, #-16]
    b9e2:	2b00      	cmp	r3, #0
    b9e4:	d0df      	beq.n	b9a6 <z_thread_timeout+0x4e>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
    b9e6:	4630      	mov	r0, r6
    b9e8:	f7ff fb56 	bl	b098 <pended_on_thread>
    b9ec:	4631      	mov	r1, r6
    b9ee:	f7ff fd31 	bl	b454 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    b9f2:	7b73      	ldrb	r3, [r6, #13]
    b9f4:	f023 0302 	bic.w	r3, r3, #2
    b9f8:	7373      	strb	r3, [r6, #13]
	thread->base.pended_on = NULL;
    b9fa:	2300      	movs	r3, #0
    b9fc:	60b3      	str	r3, [r6, #8]
}
    b9fe:	e7d2      	b.n	b9a6 <z_thread_timeout+0x4e>
    ba00:	4d09      	ldr	r5, [pc, #36]	; (ba28 <z_thread_timeout+0xd0>)
    ba02:	23b9      	movs	r3, #185	; 0xb9
    ba04:	462a      	mov	r2, r5
    ba06:	490c      	ldr	r1, [pc, #48]	; (ba38 <z_thread_timeout+0xe0>)
    ba08:	4809      	ldr	r0, [pc, #36]	; (ba30 <z_thread_timeout+0xd8>)
    ba0a:	f003 faa4 	bl	ef56 <assert_print>
    ba0e:	4905      	ldr	r1, [pc, #20]	; (ba24 <z_thread_timeout+0xcc>)
    ba10:	480a      	ldr	r0, [pc, #40]	; (ba3c <z_thread_timeout+0xe4>)
    ba12:	f003 faa0 	bl	ef56 <assert_print>
    ba16:	21b9      	movs	r1, #185	; 0xb9
    ba18:	4628      	mov	r0, r5
    ba1a:	f003 fa95 	bl	ef48 <assert_post_action>
    ba1e:	e7d3      	b.n	b9c8 <z_thread_timeout+0x70>
}
    ba20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    ba24:	2000d518 	.word	0x2000d518
    ba28:	000114d0 	.word	0x000114d0
    ba2c:	00011530 	.word	0x00011530
    ba30:	00011324 	.word	0x00011324
    ba34:	00011548 	.word	0x00011548
    ba38:	00011500 	.word	0x00011500
    ba3c:	00011518 	.word	0x00011518

0000ba40 <unready_thread>:
{
    ba40:	b510      	push	{r4, lr}
    ba42:	4604      	mov	r4, r0
	return (thread->base.thread_state & state) != 0U;
    ba44:	7b42      	ldrb	r2, [r0, #13]
	if (z_is_thread_queued(thread)) {
    ba46:	f990 300d 	ldrsb.w	r3, [r0, #13]
    ba4a:	2b00      	cmp	r3, #0
    ba4c:	db08      	blt.n	ba60 <unready_thread+0x20>
	update_cache(thread == _current);
    ba4e:	4b08      	ldr	r3, [pc, #32]	; (ba70 <unready_thread+0x30>)
    ba50:	6898      	ldr	r0, [r3, #8]
    ba52:	42a0      	cmp	r0, r4
    ba54:	bf14      	ite	ne
    ba56:	2000      	movne	r0, #0
    ba58:	2001      	moveq	r0, #1
    ba5a:	f7ff fd1f 	bl	b49c <update_cache>
}
    ba5e:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_QUEUED;
    ba60:	f002 027f 	and.w	r2, r2, #127	; 0x7f
    ba64:	7342      	strb	r2, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
    ba66:	4601      	mov	r1, r0
    ba68:	4802      	ldr	r0, [pc, #8]	; (ba74 <unready_thread+0x34>)
    ba6a:	f7ff fcf3 	bl	b454 <z_priq_dumb_remove>
}
    ba6e:	e7ee      	b.n	ba4e <unready_thread+0xe>
    ba70:	2000d4dc 	.word	0x2000d4dc
    ba74:	2000d4fc 	.word	0x2000d4fc

0000ba78 <add_to_waitq_locked>:
{
    ba78:	b570      	push	{r4, r5, r6, lr}
    ba7a:	4605      	mov	r5, r0
    ba7c:	460e      	mov	r6, r1
	unready_thread(thread);
    ba7e:	f7ff ffdf 	bl	ba40 <unready_thread>
	thread->base.thread_state |= _THREAD_PENDING;
    ba82:	7b6b      	ldrb	r3, [r5, #13]
    ba84:	f043 0302 	orr.w	r3, r3, #2
    ba88:	736b      	strb	r3, [r5, #13]
	if (wait_q != NULL) {
    ba8a:	b1ce      	cbz	r6, bac0 <add_to_waitq_locked+0x48>
		thread->base.pended_on = wait_q;
    ba8c:	60ae      	str	r6, [r5, #8]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    ba8e:	4b17      	ldr	r3, [pc, #92]	; (baec <add_to_waitq_locked+0x74>)
    ba90:	429d      	cmp	r5, r3
    ba92:	d016      	beq.n	bac2 <add_to_waitq_locked+0x4a>
	return list->head == list;
    ba94:	6834      	ldr	r4, [r6, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    ba96:	42a6      	cmp	r6, r4
    ba98:	d025      	beq.n	bae6 <add_to_waitq_locked+0x6e>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    ba9a:	b164      	cbz	r4, bab6 <add_to_waitq_locked+0x3e>
		if (z_sched_prio_cmp(thread, t) > 0) {
    ba9c:	4621      	mov	r1, r4
    ba9e:	4628      	mov	r0, r5
    baa0:	f004 fc43 	bl	1032a <z_sched_prio_cmp>
    baa4:	2800      	cmp	r0, #0
    baa6:	dc18      	bgt.n	bada <add_to_waitq_locked+0x62>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    baa8:	b12c      	cbz	r4, bab6 <add_to_waitq_locked+0x3e>
	return (node == list->tail) ? NULL : node->next;
    baaa:	6873      	ldr	r3, [r6, #4]
    baac:	429c      	cmp	r4, r3
    baae:	d002      	beq.n	bab6 <add_to_waitq_locked+0x3e>
    bab0:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    bab2:	2c00      	cmp	r4, #0
    bab4:	d1f1      	bne.n	ba9a <add_to_waitq_locked+0x22>
	sys_dnode_t *const tail = list->tail;
    bab6:	6873      	ldr	r3, [r6, #4]
	node->next = list;
    bab8:	602e      	str	r6, [r5, #0]
	node->prev = tail;
    baba:	606b      	str	r3, [r5, #4]
	tail->next = node;
    babc:	601d      	str	r5, [r3, #0]
	list->tail = node;
    babe:	6075      	str	r5, [r6, #4]
}
    bac0:	bd70      	pop	{r4, r5, r6, pc}
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    bac2:	4c0b      	ldr	r4, [pc, #44]	; (baf0 <add_to_waitq_locked+0x78>)
    bac4:	23ba      	movs	r3, #186	; 0xba
    bac6:	4622      	mov	r2, r4
    bac8:	490a      	ldr	r1, [pc, #40]	; (baf4 <add_to_waitq_locked+0x7c>)
    baca:	480b      	ldr	r0, [pc, #44]	; (baf8 <add_to_waitq_locked+0x80>)
    bacc:	f003 fa43 	bl	ef56 <assert_print>
    bad0:	21ba      	movs	r1, #186	; 0xba
    bad2:	4620      	mov	r0, r4
    bad4:	f003 fa38 	bl	ef48 <assert_post_action>
    bad8:	e7dc      	b.n	ba94 <add_to_waitq_locked+0x1c>
	sys_dnode_t *const prev = successor->prev;
    bada:	6863      	ldr	r3, [r4, #4]
	node->prev = prev;
    badc:	606b      	str	r3, [r5, #4]
	node->next = successor;
    bade:	602c      	str	r4, [r5, #0]
	prev->next = node;
    bae0:	601d      	str	r5, [r3, #0]
	successor->prev = node;
    bae2:	6065      	str	r5, [r4, #4]
}
    bae4:	e7ec      	b.n	bac0 <add_to_waitq_locked+0x48>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    bae6:	2400      	movs	r4, #0
    bae8:	e7d7      	b.n	ba9a <add_to_waitq_locked+0x22>
    baea:	bf00      	nop
    baec:	200047c8 	.word	0x200047c8
    baf0:	00012e28 	.word	0x00012e28
    baf4:	00012e64 	.word	0x00012e64
    baf8:	00011324 	.word	0x00011324

0000bafc <pend>:
{
    bafc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    bb00:	4605      	mov	r5, r0
    bb02:	460e      	mov	r6, r1
    bb04:	4691      	mov	r9, r2
    bb06:	4698      	mov	r8, r3
	LOCKED(&sched_spinlock) {
    bb08:	2400      	movs	r4, #0
	__asm__ volatile(
    bb0a:	f04f 0320 	mov.w	r3, #32
    bb0e:	f3ef 8711 	mrs	r7, BASEPRI
    bb12:	f383 8812 	msr	BASEPRI_MAX, r3
    bb16:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    bb1a:	481f      	ldr	r0, [pc, #124]	; (bb98 <pend+0x9c>)
    bb1c:	f7fe fdae 	bl	a67c <z_spin_lock_valid>
    bb20:	b118      	cbz	r0, bb2a <pend+0x2e>
	z_spin_lock_set_owner(l);
    bb22:	481d      	ldr	r0, [pc, #116]	; (bb98 <pend+0x9c>)
    bb24:	f7fe fdca 	bl	a6bc <z_spin_lock_set_owner>
	return k;
    bb28:	e015      	b.n	bb56 <pend+0x5a>
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    bb2a:	f8df a070 	ldr.w	sl, [pc, #112]	; bb9c <pend+0xa0>
    bb2e:	238e      	movs	r3, #142	; 0x8e
    bb30:	4652      	mov	r2, sl
    bb32:	491b      	ldr	r1, [pc, #108]	; (bba0 <pend+0xa4>)
    bb34:	481b      	ldr	r0, [pc, #108]	; (bba4 <pend+0xa8>)
    bb36:	f003 fa0e 	bl	ef56 <assert_print>
    bb3a:	4917      	ldr	r1, [pc, #92]	; (bb98 <pend+0x9c>)
    bb3c:	481a      	ldr	r0, [pc, #104]	; (bba8 <pend+0xac>)
    bb3e:	f003 fa0a 	bl	ef56 <assert_print>
    bb42:	218e      	movs	r1, #142	; 0x8e
    bb44:	4650      	mov	r0, sl
    bb46:	f003 f9ff 	bl	ef48 <assert_post_action>
    bb4a:	e7ea      	b.n	bb22 <pend+0x26>
	__asm__ volatile(
    bb4c:	f387 8811 	msr	BASEPRI, r7
    bb50:	f3bf 8f6f 	isb	sy
    bb54:	2401      	movs	r4, #1
    bb56:	b9c4      	cbnz	r4, bb8a <pend+0x8e>
		add_to_waitq_locked(thread, wait_q);
    bb58:	4631      	mov	r1, r6
    bb5a:	4628      	mov	r0, r5
    bb5c:	f7ff ff8c 	bl	ba78 <add_to_waitq_locked>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    bb60:	480d      	ldr	r0, [pc, #52]	; (bb98 <pend+0x9c>)
    bb62:	f7fe fd9b 	bl	a69c <z_spin_unlock_valid>
    bb66:	2800      	cmp	r0, #0
    bb68:	d1f0      	bne.n	bb4c <pend+0x50>
    bb6a:	4c0c      	ldr	r4, [pc, #48]	; (bb9c <pend+0xa0>)
    bb6c:	23b9      	movs	r3, #185	; 0xb9
    bb6e:	4622      	mov	r2, r4
    bb70:	490e      	ldr	r1, [pc, #56]	; (bbac <pend+0xb0>)
    bb72:	480c      	ldr	r0, [pc, #48]	; (bba4 <pend+0xa8>)
    bb74:	f003 f9ef 	bl	ef56 <assert_print>
    bb78:	4907      	ldr	r1, [pc, #28]	; (bb98 <pend+0x9c>)
    bb7a:	480d      	ldr	r0, [pc, #52]	; (bbb0 <pend+0xb4>)
    bb7c:	f003 f9eb 	bl	ef56 <assert_print>
    bb80:	21b9      	movs	r1, #185	; 0xb9
    bb82:	4620      	mov	r0, r4
    bb84:	f003 f9e0 	bl	ef48 <assert_post_action>
    bb88:	e7e0      	b.n	bb4c <pend+0x50>
	add_thread_timeout(thread, timeout);
    bb8a:	464a      	mov	r2, r9
    bb8c:	4643      	mov	r3, r8
    bb8e:	4628      	mov	r0, r5
    bb90:	f7ff fa9c 	bl	b0cc <add_thread_timeout>
}
    bb94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    bb98:	2000d518 	.word	0x2000d518
    bb9c:	000114d0 	.word	0x000114d0
    bba0:	00011530 	.word	0x00011530
    bba4:	00011324 	.word	0x00011324
    bba8:	00011548 	.word	0x00011548
    bbac:	00011500 	.word	0x00011500
    bbb0:	00011518 	.word	0x00011518

0000bbb4 <z_pend_curr>:
{
    bbb4:	b570      	push	{r4, r5, r6, lr}
    bbb6:	4604      	mov	r4, r0
    bbb8:	460d      	mov	r5, r1
    bbba:	4611      	mov	r1, r2
	pending_current = _current;
    bbbc:	4b0f      	ldr	r3, [pc, #60]	; (bbfc <z_pend_curr+0x48>)
    bbbe:	6898      	ldr	r0, [r3, #8]
    bbc0:	4b0f      	ldr	r3, [pc, #60]	; (bc00 <z_pend_curr+0x4c>)
    bbc2:	6018      	str	r0, [r3, #0]
	pend(_current, wait_q, timeout);
    bbc4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    bbc8:	f7ff ff98 	bl	bafc <pend>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    bbcc:	4620      	mov	r0, r4
    bbce:	f7fe fd65 	bl	a69c <z_spin_unlock_valid>
    bbd2:	b118      	cbz	r0, bbdc <z_pend_curr+0x28>
    bbd4:	4628      	mov	r0, r5
    bbd6:	f7fa f8bd 	bl	5d54 <arch_swap>
}
    bbda:	bd70      	pop	{r4, r5, r6, pc}
    bbdc:	4e09      	ldr	r6, [pc, #36]	; (bc04 <z_pend_curr+0x50>)
    bbde:	23d0      	movs	r3, #208	; 0xd0
    bbe0:	4632      	mov	r2, r6
    bbe2:	4909      	ldr	r1, [pc, #36]	; (bc08 <z_pend_curr+0x54>)
    bbe4:	4809      	ldr	r0, [pc, #36]	; (bc0c <z_pend_curr+0x58>)
    bbe6:	f003 f9b6 	bl	ef56 <assert_print>
    bbea:	4621      	mov	r1, r4
    bbec:	4808      	ldr	r0, [pc, #32]	; (bc10 <z_pend_curr+0x5c>)
    bbee:	f003 f9b2 	bl	ef56 <assert_print>
    bbf2:	21d0      	movs	r1, #208	; 0xd0
    bbf4:	4630      	mov	r0, r6
    bbf6:	f003 f9a7 	bl	ef48 <assert_post_action>
    bbfa:	e7eb      	b.n	bbd4 <z_pend_curr+0x20>
    bbfc:	2000d4dc 	.word	0x2000d4dc
    bc00:	2000d514 	.word	0x2000d514
    bc04:	000114d0 	.word	0x000114d0
    bc08:	00011500 	.word	0x00011500
    bc0c:	00011324 	.word	0x00011324
    bc10:	00011518 	.word	0x00011518

0000bc14 <z_set_prio>:
{
    bc14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    bc18:	4604      	mov	r4, r0
    bc1a:	460e      	mov	r6, r1
	LOCKED(&sched_spinlock) {
    bc1c:	2500      	movs	r5, #0
	__asm__ volatile(
    bc1e:	f04f 0320 	mov.w	r3, #32
    bc22:	f3ef 8811 	mrs	r8, BASEPRI
    bc26:	f383 8812 	msr	BASEPRI_MAX, r3
    bc2a:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    bc2e:	4844      	ldr	r0, [pc, #272]	; (bd40 <z_set_prio+0x12c>)
    bc30:	f7fe fd24 	bl	a67c <z_spin_lock_valid>
    bc34:	b120      	cbz	r0, bc40 <z_set_prio+0x2c>
	z_spin_lock_set_owner(l);
    bc36:	4842      	ldr	r0, [pc, #264]	; (bd40 <z_set_prio+0x12c>)
    bc38:	f7fe fd40 	bl	a6bc <z_spin_lock_set_owner>
	bool need_sched = 0;
    bc3c:	2700      	movs	r7, #0
	return k;
    bc3e:	e01d      	b.n	bc7c <z_set_prio+0x68>
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    bc40:	4f40      	ldr	r7, [pc, #256]	; (bd44 <z_set_prio+0x130>)
    bc42:	238e      	movs	r3, #142	; 0x8e
    bc44:	463a      	mov	r2, r7
    bc46:	4940      	ldr	r1, [pc, #256]	; (bd48 <z_set_prio+0x134>)
    bc48:	4840      	ldr	r0, [pc, #256]	; (bd4c <z_set_prio+0x138>)
    bc4a:	f003 f984 	bl	ef56 <assert_print>
    bc4e:	493c      	ldr	r1, [pc, #240]	; (bd40 <z_set_prio+0x12c>)
    bc50:	483f      	ldr	r0, [pc, #252]	; (bd50 <z_set_prio+0x13c>)
    bc52:	f003 f980 	bl	ef56 <assert_print>
    bc56:	218e      	movs	r1, #142	; 0x8e
    bc58:	4638      	mov	r0, r7
    bc5a:	f003 f975 	bl	ef48 <assert_post_action>
    bc5e:	e7ea      	b.n	bc36 <z_set_prio+0x22>
		if (need_sched) {
    bc60:	f013 0701 	ands.w	r7, r3, #1
    bc64:	d116      	bne.n	bc94 <z_set_prio+0x80>
			thread->base.prio = prio;
    bc66:	73a6      	strb	r6, [r4, #14]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    bc68:	4835      	ldr	r0, [pc, #212]	; (bd40 <z_set_prio+0x12c>)
    bc6a:	f7fe fd17 	bl	a69c <z_spin_unlock_valid>
    bc6e:	2800      	cmp	r0, #0
    bc70:	d053      	beq.n	bd1a <z_set_prio+0x106>
	__asm__ volatile(
    bc72:	f388 8811 	msr	BASEPRI, r8
    bc76:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    bc7a:	2501      	movs	r5, #1
    bc7c:	462b      	mov	r3, r5
    bc7e:	2d00      	cmp	r5, #0
    bc80:	d15b      	bne.n	bd3a <z_set_prio+0x126>
	uint8_t state = thread->base.thread_state;
    bc82:	7b62      	ldrb	r2, [r4, #13]
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    bc84:	f012 0f1f 	tst.w	r2, #31
    bc88:	d1ea      	bne.n	bc60 <z_set_prio+0x4c>
	return node->next != NULL;
    bc8a:	69a1      	ldr	r1, [r4, #24]
    bc8c:	2900      	cmp	r1, #0
    bc8e:	d1e7      	bne.n	bc60 <z_set_prio+0x4c>
    bc90:	2301      	movs	r3, #1
    bc92:	e7e5      	b.n	bc60 <z_set_prio+0x4c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    bc94:	f002 027f 	and.w	r2, r2, #127	; 0x7f
    bc98:	7362      	strb	r2, [r4, #13]
	_priq_run_remove(thread_runq(thread), thread);
    bc9a:	4621      	mov	r1, r4
    bc9c:	482d      	ldr	r0, [pc, #180]	; (bd54 <z_set_prio+0x140>)
    bc9e:	f7ff fbd9 	bl	b454 <z_priq_dumb_remove>
				thread->base.prio = prio;
    bca2:	73a6      	strb	r6, [r4, #14]
	thread->base.thread_state |= _THREAD_QUEUED;
    bca4:	7b63      	ldrb	r3, [r4, #13]
    bca6:	f063 037f 	orn	r3, r3, #127	; 0x7f
    bcaa:	7363      	strb	r3, [r4, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    bcac:	4b2a      	ldr	r3, [pc, #168]	; (bd58 <z_set_prio+0x144>)
    bcae:	429c      	cmp	r4, r3
    bcb0:	d01f      	beq.n	bcf2 <z_set_prio+0xde>
	return list->head == list;
    bcb2:	4b2a      	ldr	r3, [pc, #168]	; (bd5c <z_set_prio+0x148>)
    bcb4:	f853 5f20 	ldr.w	r5, [r3, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    bcb8:	429d      	cmp	r5, r3
    bcba:	d02c      	beq.n	bd16 <z_set_prio+0x102>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    bcbc:	b16d      	cbz	r5, bcda <z_set_prio+0xc6>
		if (z_sched_prio_cmp(thread, t) > 0) {
    bcbe:	4629      	mov	r1, r5
    bcc0:	4620      	mov	r0, r4
    bcc2:	f004 fb32 	bl	1032a <z_sched_prio_cmp>
    bcc6:	2800      	cmp	r0, #0
    bcc8:	dc1f      	bgt.n	bd0a <z_set_prio+0xf6>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    bcca:	b135      	cbz	r5, bcda <z_set_prio+0xc6>
	return (node == list->tail) ? NULL : node->next;
    bccc:	4b23      	ldr	r3, [pc, #140]	; (bd5c <z_set_prio+0x148>)
    bcce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    bcd0:	429d      	cmp	r5, r3
    bcd2:	d002      	beq.n	bcda <z_set_prio+0xc6>
    bcd4:	682d      	ldr	r5, [r5, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    bcd6:	2d00      	cmp	r5, #0
    bcd8:	d1f0      	bne.n	bcbc <z_set_prio+0xa8>
	sys_dnode_t *const tail = list->tail;
    bcda:	4b20      	ldr	r3, [pc, #128]	; (bd5c <z_set_prio+0x148>)
    bcdc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	node->next = list;
    bcde:	f103 0120 	add.w	r1, r3, #32
    bce2:	6021      	str	r1, [r4, #0]
	node->prev = tail;
    bce4:	6062      	str	r2, [r4, #4]
	tail->next = node;
    bce6:	6014      	str	r4, [r2, #0]
	list->tail = node;
    bce8:	625c      	str	r4, [r3, #36]	; 0x24
			update_cache(1);
    bcea:	2001      	movs	r0, #1
    bcec:	f7ff fbd6 	bl	b49c <update_cache>
    bcf0:	e7ba      	b.n	bc68 <z_set_prio+0x54>
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    bcf2:	4d1b      	ldr	r5, [pc, #108]	; (bd60 <z_set_prio+0x14c>)
    bcf4:	23ba      	movs	r3, #186	; 0xba
    bcf6:	462a      	mov	r2, r5
    bcf8:	491a      	ldr	r1, [pc, #104]	; (bd64 <z_set_prio+0x150>)
    bcfa:	4814      	ldr	r0, [pc, #80]	; (bd4c <z_set_prio+0x138>)
    bcfc:	f003 f92b 	bl	ef56 <assert_print>
    bd00:	21ba      	movs	r1, #186	; 0xba
    bd02:	4628      	mov	r0, r5
    bd04:	f003 f920 	bl	ef48 <assert_post_action>
    bd08:	e7d3      	b.n	bcb2 <z_set_prio+0x9e>
	sys_dnode_t *const prev = successor->prev;
    bd0a:	686b      	ldr	r3, [r5, #4]
	node->prev = prev;
    bd0c:	6063      	str	r3, [r4, #4]
	node->next = successor;
    bd0e:	6025      	str	r5, [r4, #0]
	prev->next = node;
    bd10:	601c      	str	r4, [r3, #0]
	successor->prev = node;
    bd12:	606c      	str	r4, [r5, #4]
}
    bd14:	e7e9      	b.n	bcea <z_set_prio+0xd6>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    bd16:	2500      	movs	r5, #0
    bd18:	e7d0      	b.n	bcbc <z_set_prio+0xa8>
    bd1a:	4d0a      	ldr	r5, [pc, #40]	; (bd44 <z_set_prio+0x130>)
    bd1c:	23b9      	movs	r3, #185	; 0xb9
    bd1e:	462a      	mov	r2, r5
    bd20:	4911      	ldr	r1, [pc, #68]	; (bd68 <z_set_prio+0x154>)
    bd22:	480a      	ldr	r0, [pc, #40]	; (bd4c <z_set_prio+0x138>)
    bd24:	f003 f917 	bl	ef56 <assert_print>
    bd28:	4905      	ldr	r1, [pc, #20]	; (bd40 <z_set_prio+0x12c>)
    bd2a:	4810      	ldr	r0, [pc, #64]	; (bd6c <z_set_prio+0x158>)
    bd2c:	f003 f913 	bl	ef56 <assert_print>
    bd30:	21b9      	movs	r1, #185	; 0xb9
    bd32:	4628      	mov	r0, r5
    bd34:	f003 f908 	bl	ef48 <assert_post_action>
    bd38:	e79b      	b.n	bc72 <z_set_prio+0x5e>
}
    bd3a:	4638      	mov	r0, r7
    bd3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    bd40:	2000d518 	.word	0x2000d518
    bd44:	000114d0 	.word	0x000114d0
    bd48:	00011530 	.word	0x00011530
    bd4c:	00011324 	.word	0x00011324
    bd50:	00011548 	.word	0x00011548
    bd54:	2000d4fc 	.word	0x2000d4fc
    bd58:	200047c8 	.word	0x200047c8
    bd5c:	2000d4dc 	.word	0x2000d4dc
    bd60:	00012e28 	.word	0x00012e28
    bd64:	00012e64 	.word	0x00012e64
    bd68:	00011500 	.word	0x00011500
    bd6c:	00011518 	.word	0x00011518

0000bd70 <z_impl_k_thread_suspend>:
{
    bd70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    bd72:	4604      	mov	r4, r0
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
    bd74:	3018      	adds	r0, #24
    bd76:	f000 fdcf 	bl	c918 <z_abort_timeout>
	LOCKED(&sched_spinlock) {
    bd7a:	2500      	movs	r5, #0
	__asm__ volatile(
    bd7c:	f04f 0320 	mov.w	r3, #32
    bd80:	f3ef 8611 	mrs	r6, BASEPRI
    bd84:	f383 8812 	msr	BASEPRI_MAX, r3
    bd88:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    bd8c:	482d      	ldr	r0, [pc, #180]	; (be44 <z_impl_k_thread_suspend+0xd4>)
    bd8e:	f7fe fc75 	bl	a67c <z_spin_lock_valid>
    bd92:	b118      	cbz	r0, bd9c <z_impl_k_thread_suspend+0x2c>
	z_spin_lock_set_owner(l);
    bd94:	482b      	ldr	r0, [pc, #172]	; (be44 <z_impl_k_thread_suspend+0xd4>)
    bd96:	f7fe fc91 	bl	a6bc <z_spin_lock_set_owner>
	return k;
    bd9a:	e01c      	b.n	bdd6 <z_impl_k_thread_suspend+0x66>
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    bd9c:	4f2a      	ldr	r7, [pc, #168]	; (be48 <z_impl_k_thread_suspend+0xd8>)
    bd9e:	238e      	movs	r3, #142	; 0x8e
    bda0:	463a      	mov	r2, r7
    bda2:	492a      	ldr	r1, [pc, #168]	; (be4c <z_impl_k_thread_suspend+0xdc>)
    bda4:	482a      	ldr	r0, [pc, #168]	; (be50 <z_impl_k_thread_suspend+0xe0>)
    bda6:	f003 f8d6 	bl	ef56 <assert_print>
    bdaa:	4926      	ldr	r1, [pc, #152]	; (be44 <z_impl_k_thread_suspend+0xd4>)
    bdac:	4829      	ldr	r0, [pc, #164]	; (be54 <z_impl_k_thread_suspend+0xe4>)
    bdae:	f003 f8d2 	bl	ef56 <assert_print>
    bdb2:	218e      	movs	r1, #142	; 0x8e
    bdb4:	4638      	mov	r0, r7
    bdb6:	f003 f8c7 	bl	ef48 <assert_post_action>
    bdba:	e7eb      	b.n	bd94 <z_impl_k_thread_suspend+0x24>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    bdbc:	f002 027f 	and.w	r2, r2, #127	; 0x7f
    bdc0:	7362      	strb	r2, [r4, #13]
	_priq_run_remove(thread_runq(thread), thread);
    bdc2:	4621      	mov	r1, r4
    bdc4:	4824      	ldr	r0, [pc, #144]	; (be58 <z_impl_k_thread_suspend+0xe8>)
    bdc6:	f7ff fb45 	bl	b454 <z_priq_dumb_remove>
}
    bdca:	e00a      	b.n	bde2 <z_impl_k_thread_suspend+0x72>
	__asm__ volatile(
    bdcc:	f386 8811 	msr	BASEPRI, r6
    bdd0:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    bdd4:	2501      	movs	r5, #1
    bdd6:	bb2d      	cbnz	r5, be24 <z_impl_k_thread_suspend+0xb4>
	return (thread->base.thread_state & state) != 0U;
    bdd8:	7b62      	ldrb	r2, [r4, #13]
		if (z_is_thread_queued(thread)) {
    bdda:	f994 300d 	ldrsb.w	r3, [r4, #13]
    bdde:	2b00      	cmp	r3, #0
    bde0:	dbec      	blt.n	bdbc <z_impl_k_thread_suspend+0x4c>
	thread->base.thread_state |= _THREAD_SUSPENDED;
    bde2:	7b63      	ldrb	r3, [r4, #13]
    bde4:	f043 0310 	orr.w	r3, r3, #16
    bde8:	7363      	strb	r3, [r4, #13]
		update_cache(thread == _current);
    bdea:	4b1c      	ldr	r3, [pc, #112]	; (be5c <z_impl_k_thread_suspend+0xec>)
    bdec:	6898      	ldr	r0, [r3, #8]
    bdee:	42a0      	cmp	r0, r4
    bdf0:	bf14      	ite	ne
    bdf2:	2000      	movne	r0, #0
    bdf4:	2001      	moveq	r0, #1
    bdf6:	f7ff fb51 	bl	b49c <update_cache>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    bdfa:	4812      	ldr	r0, [pc, #72]	; (be44 <z_impl_k_thread_suspend+0xd4>)
    bdfc:	f7fe fc4e 	bl	a69c <z_spin_unlock_valid>
    be00:	2800      	cmp	r0, #0
    be02:	d1e3      	bne.n	bdcc <z_impl_k_thread_suspend+0x5c>
    be04:	4d10      	ldr	r5, [pc, #64]	; (be48 <z_impl_k_thread_suspend+0xd8>)
    be06:	23b9      	movs	r3, #185	; 0xb9
    be08:	462a      	mov	r2, r5
    be0a:	4915      	ldr	r1, [pc, #84]	; (be60 <z_impl_k_thread_suspend+0xf0>)
    be0c:	4810      	ldr	r0, [pc, #64]	; (be50 <z_impl_k_thread_suspend+0xe0>)
    be0e:	f003 f8a2 	bl	ef56 <assert_print>
    be12:	490c      	ldr	r1, [pc, #48]	; (be44 <z_impl_k_thread_suspend+0xd4>)
    be14:	4813      	ldr	r0, [pc, #76]	; (be64 <z_impl_k_thread_suspend+0xf4>)
    be16:	f003 f89e 	bl	ef56 <assert_print>
    be1a:	21b9      	movs	r1, #185	; 0xb9
    be1c:	4628      	mov	r0, r5
    be1e:	f003 f893 	bl	ef48 <assert_post_action>
    be22:	e7d3      	b.n	bdcc <z_impl_k_thread_suspend+0x5c>
	if (thread == _current) {
    be24:	4b0d      	ldr	r3, [pc, #52]	; (be5c <z_impl_k_thread_suspend+0xec>)
    be26:	689b      	ldr	r3, [r3, #8]
    be28:	42a3      	cmp	r3, r4
    be2a:	d000      	beq.n	be2e <z_impl_k_thread_suspend+0xbe>
}
    be2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	__asm__ volatile(
    be2e:	f04f 0320 	mov.w	r3, #32
    be32:	f3ef 8011 	mrs	r0, BASEPRI
    be36:	f383 8812 	msr	BASEPRI_MAX, r3
    be3a:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
    be3e:	f004 fa7e 	bl	1033e <z_reschedule_irqlock>
    be42:	e7f3      	b.n	be2c <z_impl_k_thread_suspend+0xbc>
    be44:	2000d518 	.word	0x2000d518
    be48:	000114d0 	.word	0x000114d0
    be4c:	00011530 	.word	0x00011530
    be50:	00011324 	.word	0x00011324
    be54:	00011548 	.word	0x00011548
    be58:	2000d4fc 	.word	0x2000d4fc
    be5c:	2000d4dc 	.word	0x2000d4dc
    be60:	00011500 	.word	0x00011500
    be64:	00011518 	.word	0x00011518

0000be68 <k_sched_unlock>:
{
    be68:	b570      	push	{r4, r5, r6, lr}
	LOCKED(&sched_spinlock) {
    be6a:	2400      	movs	r4, #0
    be6c:	f04f 0320 	mov.w	r3, #32
    be70:	f3ef 8511 	mrs	r5, BASEPRI
    be74:	f383 8812 	msr	BASEPRI_MAX, r3
    be78:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    be7c:	4838      	ldr	r0, [pc, #224]	; (bf60 <k_sched_unlock+0xf8>)
    be7e:	f7fe fbfd 	bl	a67c <z_spin_lock_valid>
    be82:	b118      	cbz	r0, be8c <k_sched_unlock+0x24>
	z_spin_lock_set_owner(l);
    be84:	4836      	ldr	r0, [pc, #216]	; (bf60 <k_sched_unlock+0xf8>)
    be86:	f7fe fc19 	bl	a6bc <z_spin_lock_set_owner>
	return k;
    be8a:	e036      	b.n	befa <k_sched_unlock+0x92>
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    be8c:	4e35      	ldr	r6, [pc, #212]	; (bf64 <k_sched_unlock+0xfc>)
    be8e:	238e      	movs	r3, #142	; 0x8e
    be90:	4632      	mov	r2, r6
    be92:	4935      	ldr	r1, [pc, #212]	; (bf68 <k_sched_unlock+0x100>)
    be94:	4835      	ldr	r0, [pc, #212]	; (bf6c <k_sched_unlock+0x104>)
    be96:	f003 f85e 	bl	ef56 <assert_print>
    be9a:	4931      	ldr	r1, [pc, #196]	; (bf60 <k_sched_unlock+0xf8>)
    be9c:	4834      	ldr	r0, [pc, #208]	; (bf70 <k_sched_unlock+0x108>)
    be9e:	f003 f85a 	bl	ef56 <assert_print>
    bea2:	218e      	movs	r1, #142	; 0x8e
    bea4:	4630      	mov	r0, r6
    bea6:	f003 f84f 	bl	ef48 <assert_post_action>
    beaa:	e7eb      	b.n	be84 <k_sched_unlock+0x1c>
		__ASSERT(_current->base.sched_locked != 0U, "");
    beac:	4c31      	ldr	r4, [pc, #196]	; (bf74 <k_sched_unlock+0x10c>)
    beae:	f240 33bb 	movw	r3, #955	; 0x3bb
    beb2:	4622      	mov	r2, r4
    beb4:	4930      	ldr	r1, [pc, #192]	; (bf78 <k_sched_unlock+0x110>)
    beb6:	482d      	ldr	r0, [pc, #180]	; (bf6c <k_sched_unlock+0x104>)
    beb8:	f003 f84d 	bl	ef56 <assert_print>
    bebc:	482f      	ldr	r0, [pc, #188]	; (bf7c <k_sched_unlock+0x114>)
    bebe:	f003 f84a 	bl	ef56 <assert_print>
    bec2:	f240 31bb 	movw	r1, #955	; 0x3bb
    bec6:	4620      	mov	r0, r4
    bec8:	f003 f83e 	bl	ef48 <assert_post_action>
    becc:	e01b      	b.n	bf06 <k_sched_unlock+0x9e>
		__ASSERT(!arch_is_in_isr(), "");
    bece:	4c29      	ldr	r4, [pc, #164]	; (bf74 <k_sched_unlock+0x10c>)
    bed0:	f44f 736f 	mov.w	r3, #956	; 0x3bc
    bed4:	4622      	mov	r2, r4
    bed6:	492a      	ldr	r1, [pc, #168]	; (bf80 <k_sched_unlock+0x118>)
    bed8:	4824      	ldr	r0, [pc, #144]	; (bf6c <k_sched_unlock+0x104>)
    beda:	f003 f83c 	bl	ef56 <assert_print>
    bede:	4827      	ldr	r0, [pc, #156]	; (bf7c <k_sched_unlock+0x114>)
    bee0:	f003 f839 	bl	ef56 <assert_print>
    bee4:	f44f 716f 	mov.w	r1, #956	; 0x3bc
    bee8:	4620      	mov	r0, r4
    beea:	f003 f82d 	bl	ef48 <assert_post_action>
    beee:	e00e      	b.n	bf0e <k_sched_unlock+0xa6>
	__asm__ volatile(
    bef0:	f385 8811 	msr	BASEPRI, r5
    bef4:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    bef8:	2401      	movs	r4, #1
    befa:	bb2c      	cbnz	r4, bf48 <k_sched_unlock+0xe0>
		__ASSERT(_current->base.sched_locked != 0U, "");
    befc:	4b21      	ldr	r3, [pc, #132]	; (bf84 <k_sched_unlock+0x11c>)
    befe:	689b      	ldr	r3, [r3, #8]
    bf00:	7bdb      	ldrb	r3, [r3, #15]
    bf02:	2b00      	cmp	r3, #0
    bf04:	d0d2      	beq.n	beac <k_sched_unlock+0x44>
    bf06:	f3ef 8305 	mrs	r3, IPSR
		__ASSERT(!arch_is_in_isr(), "");
    bf0a:	2b00      	cmp	r3, #0
    bf0c:	d1df      	bne.n	bece <k_sched_unlock+0x66>
		++_current->base.sched_locked;
    bf0e:	4b1d      	ldr	r3, [pc, #116]	; (bf84 <k_sched_unlock+0x11c>)
    bf10:	689a      	ldr	r2, [r3, #8]
    bf12:	7bd3      	ldrb	r3, [r2, #15]
    bf14:	3301      	adds	r3, #1
    bf16:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
    bf18:	2000      	movs	r0, #0
    bf1a:	f7ff fabf 	bl	b49c <update_cache>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    bf1e:	4810      	ldr	r0, [pc, #64]	; (bf60 <k_sched_unlock+0xf8>)
    bf20:	f7fe fbbc 	bl	a69c <z_spin_unlock_valid>
    bf24:	2800      	cmp	r0, #0
    bf26:	d1e3      	bne.n	bef0 <k_sched_unlock+0x88>
    bf28:	4c0e      	ldr	r4, [pc, #56]	; (bf64 <k_sched_unlock+0xfc>)
    bf2a:	23b9      	movs	r3, #185	; 0xb9
    bf2c:	4622      	mov	r2, r4
    bf2e:	4916      	ldr	r1, [pc, #88]	; (bf88 <k_sched_unlock+0x120>)
    bf30:	480e      	ldr	r0, [pc, #56]	; (bf6c <k_sched_unlock+0x104>)
    bf32:	f003 f810 	bl	ef56 <assert_print>
    bf36:	490a      	ldr	r1, [pc, #40]	; (bf60 <k_sched_unlock+0xf8>)
    bf38:	4814      	ldr	r0, [pc, #80]	; (bf8c <k_sched_unlock+0x124>)
    bf3a:	f003 f80c 	bl	ef56 <assert_print>
    bf3e:	21b9      	movs	r1, #185	; 0xb9
    bf40:	4620      	mov	r0, r4
    bf42:	f003 f801 	bl	ef48 <assert_post_action>
    bf46:	e7d3      	b.n	bef0 <k_sched_unlock+0x88>
	__asm__ volatile(
    bf48:	f04f 0320 	mov.w	r3, #32
    bf4c:	f3ef 8011 	mrs	r0, BASEPRI
    bf50:	f383 8812 	msr	BASEPRI_MAX, r3
    bf54:	f3bf 8f6f 	isb	sy
    bf58:	f004 f9f1 	bl	1033e <z_reschedule_irqlock>
}
    bf5c:	bd70      	pop	{r4, r5, r6, pc}
    bf5e:	bf00      	nop
    bf60:	2000d518 	.word	0x2000d518
    bf64:	000114d0 	.word	0x000114d0
    bf68:	00011530 	.word	0x00011530
    bf6c:	00011324 	.word	0x00011324
    bf70:	00011548 	.word	0x00011548
    bf74:	00012e28 	.word	0x00012e28
    bf78:	00012eb0 	.word	0x00012eb0
    bf7c:	00012d80 	.word	0x00012d80
    bf80:	00012c38 	.word	0x00012c38
    bf84:	2000d4dc 	.word	0x2000d4dc
    bf88:	00011500 	.word	0x00011500
    bf8c:	00011518 	.word	0x00011518

0000bf90 <end_thread>:
#ifdef CONFIG_CMSIS_RTOS_V1
extern void z_thread_cmsis_status_mask_clear(struct k_thread *thread);
#endif

static void end_thread(struct k_thread *thread)
{
    bf90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* We hold the lock, and the thread is known not to be running
	 * anywhere.
	 */
	if ((thread->base.thread_state & _THREAD_DEAD) == 0U) {
    bf92:	7b43      	ldrb	r3, [r0, #13]
    bf94:	f013 0f08 	tst.w	r3, #8
    bf98:	d145      	bne.n	c026 <end_thread+0x96>
    bf9a:	4605      	mov	r5, r0
		thread->base.thread_state |= _THREAD_DEAD;
    bf9c:	f043 0308 	orr.w	r3, r3, #8
    bfa0:	7343      	strb	r3, [r0, #13]
		thread->base.thread_state &= ~_THREAD_ABORTING;
    bfa2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
    bfa6:	7343      	strb	r3, [r0, #13]
		if (z_is_thread_queued(thread)) {
    bfa8:	f013 0f80 	tst.w	r3, #128	; 0x80
    bfac:	d12d      	bne.n	c00a <end_thread+0x7a>
			dequeue_thread(thread);
		}
		if (thread->base.pended_on != NULL) {
    bfae:	68ab      	ldr	r3, [r5, #8]
    bfb0:	b15b      	cbz	r3, bfca <end_thread+0x3a>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
    bfb2:	4628      	mov	r0, r5
    bfb4:	f7ff f870 	bl	b098 <pended_on_thread>
    bfb8:	4629      	mov	r1, r5
    bfba:	f7ff fa4b 	bl	b454 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    bfbe:	7b6b      	ldrb	r3, [r5, #13]
    bfc0:	f023 0302 	bic.w	r3, r3, #2
    bfc4:	736b      	strb	r3, [r5, #13]
	thread->base.pended_on = NULL;
    bfc6:	2300      	movs	r3, #0
    bfc8:	60ab      	str	r3, [r5, #8]
    bfca:	f105 0018 	add.w	r0, r5, #24
    bfce:	f000 fca3 	bl	c918 <z_abort_timeout>
			unpend_thread_no_timeout(thread);
		}
		(void)z_abort_thread_timeout(thread);
		unpend_all(&thread->join_queue);
    bfd2:	f105 0758 	add.w	r7, r5, #88	; 0x58
	return list->head == list;
    bfd6:	683c      	ldr	r4, [r7, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    bfd8:	42bc      	cmp	r4, r7
    bfda:	d01e      	beq.n	c01a <end_thread+0x8a>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
    bfdc:	b1ec      	cbz	r4, c01a <end_thread+0x8a>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
    bfde:	4620      	mov	r0, r4
    bfe0:	f7ff f85a 	bl	b098 <pended_on_thread>
    bfe4:	4621      	mov	r1, r4
    bfe6:	f7ff fa35 	bl	b454 <z_priq_dumb_remove>
    bfea:	7b63      	ldrb	r3, [r4, #13]
    bfec:	f023 0302 	bic.w	r3, r3, #2
    bff0:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
    bff2:	2600      	movs	r6, #0
    bff4:	60a6      	str	r6, [r4, #8]
    bff6:	f104 0018 	add.w	r0, r4, #24
    bffa:	f000 fc8d 	bl	c918 <z_abort_timeout>
    bffe:	f8c4 60ac 	str.w	r6, [r4, #172]	; 0xac
		ready_thread(thread);
    c002:	4620      	mov	r0, r4
    c004:	f7ff fba4 	bl	b750 <ready_thread>
    c008:	e7e5      	b.n	bfd6 <end_thread+0x46>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    c00a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    c00e:	7343      	strb	r3, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
    c010:	4601      	mov	r1, r0
    c012:	4805      	ldr	r0, [pc, #20]	; (c028 <end_thread+0x98>)
    c014:	f7ff fa1e 	bl	b454 <z_priq_dumb_remove>
}
    c018:	e7c9      	b.n	bfae <end_thread+0x1e>
		update_cache(1);
    c01a:	2001      	movs	r0, #1
    c01c:	f7ff fa3e 	bl	b49c <update_cache>

		SYS_PORT_TRACING_FUNC(k_thread, sched_abort, thread);

		z_thread_monitor_exit(thread);
    c020:	4628      	mov	r0, r5
    c022:	f7fe fb53 	bl	a6cc <z_thread_monitor_exit>
		z_thread_perms_all_clear(thread);
		z_object_uninit(thread->stack_obj);
		z_object_uninit(thread);
#endif
	}
}
    c026:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    c028:	2000d4fc 	.word	0x2000d4fc

0000c02c <z_unpend1_no_timeout>:
{
    c02c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c02e:	4606      	mov	r6, r0
	LOCKED(&sched_spinlock) {
    c030:	2500      	movs	r5, #0
    c032:	f04f 0320 	mov.w	r3, #32
    c036:	f3ef 8711 	mrs	r7, BASEPRI
    c03a:	f383 8812 	msr	BASEPRI_MAX, r3
    c03e:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    c042:	4823      	ldr	r0, [pc, #140]	; (c0d0 <z_unpend1_no_timeout+0xa4>)
    c044:	f7fe fb1a 	bl	a67c <z_spin_lock_valid>
    c048:	b120      	cbz	r0, c054 <z_unpend1_no_timeout+0x28>
	z_spin_lock_set_owner(l);
    c04a:	4821      	ldr	r0, [pc, #132]	; (c0d0 <z_unpend1_no_timeout+0xa4>)
    c04c:	f7fe fb36 	bl	a6bc <z_spin_lock_set_owner>
	struct k_thread *thread = NULL;
    c050:	2400      	movs	r4, #0
	return k;
    c052:	e018      	b.n	c086 <z_unpend1_no_timeout+0x5a>
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    c054:	4c1f      	ldr	r4, [pc, #124]	; (c0d4 <z_unpend1_no_timeout+0xa8>)
    c056:	238e      	movs	r3, #142	; 0x8e
    c058:	4622      	mov	r2, r4
    c05a:	491f      	ldr	r1, [pc, #124]	; (c0d8 <z_unpend1_no_timeout+0xac>)
    c05c:	481f      	ldr	r0, [pc, #124]	; (c0dc <z_unpend1_no_timeout+0xb0>)
    c05e:	f002 ff7a 	bl	ef56 <assert_print>
    c062:	491b      	ldr	r1, [pc, #108]	; (c0d0 <z_unpend1_no_timeout+0xa4>)
    c064:	481e      	ldr	r0, [pc, #120]	; (c0e0 <z_unpend1_no_timeout+0xb4>)
    c066:	f002 ff76 	bl	ef56 <assert_print>
    c06a:	218e      	movs	r1, #142	; 0x8e
    c06c:	4620      	mov	r0, r4
    c06e:	f002 ff6b 	bl	ef48 <assert_post_action>
    c072:	e7ea      	b.n	c04a <z_unpend1_no_timeout+0x1e>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    c074:	4816      	ldr	r0, [pc, #88]	; (c0d0 <z_unpend1_no_timeout+0xa4>)
    c076:	f7fe fb11 	bl	a69c <z_spin_unlock_valid>
    c07a:	b1b8      	cbz	r0, c0ac <z_unpend1_no_timeout+0x80>
	__asm__ volatile(
    c07c:	f387 8811 	msr	BASEPRI, r7
    c080:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    c084:	2501      	movs	r5, #1
    c086:	bb0d      	cbnz	r5, c0cc <z_unpend1_no_timeout+0xa0>
		thread = _priq_wait_best(&wait_q->waitq);
    c088:	4630      	mov	r0, r6
    c08a:	f004 f96d 	bl	10368 <z_priq_dumb_best>
		if (thread != NULL) {
    c08e:	4604      	mov	r4, r0
    c090:	2800      	cmp	r0, #0
    c092:	d0ef      	beq.n	c074 <z_unpend1_no_timeout+0x48>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
    c094:	f7ff f800 	bl	b098 <pended_on_thread>
    c098:	4621      	mov	r1, r4
    c09a:	f7ff f9db 	bl	b454 <z_priq_dumb_remove>
    c09e:	7b63      	ldrb	r3, [r4, #13]
    c0a0:	f023 0302 	bic.w	r3, r3, #2
    c0a4:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
    c0a6:	2300      	movs	r3, #0
    c0a8:	60a3      	str	r3, [r4, #8]
}
    c0aa:	e7e3      	b.n	c074 <z_unpend1_no_timeout+0x48>
    c0ac:	4d09      	ldr	r5, [pc, #36]	; (c0d4 <z_unpend1_no_timeout+0xa8>)
    c0ae:	23b9      	movs	r3, #185	; 0xb9
    c0b0:	462a      	mov	r2, r5
    c0b2:	490c      	ldr	r1, [pc, #48]	; (c0e4 <z_unpend1_no_timeout+0xb8>)
    c0b4:	4809      	ldr	r0, [pc, #36]	; (c0dc <z_unpend1_no_timeout+0xb0>)
    c0b6:	f002 ff4e 	bl	ef56 <assert_print>
    c0ba:	4905      	ldr	r1, [pc, #20]	; (c0d0 <z_unpend1_no_timeout+0xa4>)
    c0bc:	480a      	ldr	r0, [pc, #40]	; (c0e8 <z_unpend1_no_timeout+0xbc>)
    c0be:	f002 ff4a 	bl	ef56 <assert_print>
    c0c2:	21b9      	movs	r1, #185	; 0xb9
    c0c4:	4628      	mov	r0, r5
    c0c6:	f002 ff3f 	bl	ef48 <assert_post_action>
    c0ca:	e7d7      	b.n	c07c <z_unpend1_no_timeout+0x50>
}
    c0cc:	4620      	mov	r0, r4
    c0ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    c0d0:	2000d518 	.word	0x2000d518
    c0d4:	000114d0 	.word	0x000114d0
    c0d8:	00011530 	.word	0x00011530
    c0dc:	00011324 	.word	0x00011324
    c0e0:	00011548 	.word	0x00011548
    c0e4:	00011500 	.word	0x00011500
    c0e8:	00011518 	.word	0x00011518

0000c0ec <z_unpend_first_thread>:
{
    c0ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c0ee:	4606      	mov	r6, r0
	LOCKED(&sched_spinlock) {
    c0f0:	2500      	movs	r5, #0
	__asm__ volatile(
    c0f2:	f04f 0320 	mov.w	r3, #32
    c0f6:	f3ef 8711 	mrs	r7, BASEPRI
    c0fa:	f383 8812 	msr	BASEPRI_MAX, r3
    c0fe:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    c102:	4825      	ldr	r0, [pc, #148]	; (c198 <z_unpend_first_thread+0xac>)
    c104:	f7fe faba 	bl	a67c <z_spin_lock_valid>
    c108:	b120      	cbz	r0, c114 <z_unpend_first_thread+0x28>
	z_spin_lock_set_owner(l);
    c10a:	4823      	ldr	r0, [pc, #140]	; (c198 <z_unpend_first_thread+0xac>)
    c10c:	f7fe fad6 	bl	a6bc <z_spin_lock_set_owner>
	struct k_thread *thread = NULL;
    c110:	2400      	movs	r4, #0
	return k;
    c112:	e018      	b.n	c146 <z_unpend_first_thread+0x5a>
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    c114:	4c21      	ldr	r4, [pc, #132]	; (c19c <z_unpend_first_thread+0xb0>)
    c116:	238e      	movs	r3, #142	; 0x8e
    c118:	4622      	mov	r2, r4
    c11a:	4921      	ldr	r1, [pc, #132]	; (c1a0 <z_unpend_first_thread+0xb4>)
    c11c:	4821      	ldr	r0, [pc, #132]	; (c1a4 <z_unpend_first_thread+0xb8>)
    c11e:	f002 ff1a 	bl	ef56 <assert_print>
    c122:	491d      	ldr	r1, [pc, #116]	; (c198 <z_unpend_first_thread+0xac>)
    c124:	4820      	ldr	r0, [pc, #128]	; (c1a8 <z_unpend_first_thread+0xbc>)
    c126:	f002 ff16 	bl	ef56 <assert_print>
    c12a:	218e      	movs	r1, #142	; 0x8e
    c12c:	4620      	mov	r0, r4
    c12e:	f002 ff0b 	bl	ef48 <assert_post_action>
    c132:	e7ea      	b.n	c10a <z_unpend_first_thread+0x1e>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    c134:	4818      	ldr	r0, [pc, #96]	; (c198 <z_unpend_first_thread+0xac>)
    c136:	f7fe fab1 	bl	a69c <z_spin_unlock_valid>
    c13a:	b1d8      	cbz	r0, c174 <z_unpend_first_thread+0x88>
	__asm__ volatile(
    c13c:	f387 8811 	msr	BASEPRI, r7
    c140:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
    c144:	2501      	movs	r5, #1
    c146:	bb2d      	cbnz	r5, c194 <z_unpend_first_thread+0xa8>
		thread = _priq_wait_best(&wait_q->waitq);
    c148:	4630      	mov	r0, r6
    c14a:	f004 f90d 	bl	10368 <z_priq_dumb_best>
		if (thread != NULL) {
    c14e:	4604      	mov	r4, r0
    c150:	2800      	cmp	r0, #0
    c152:	d0ef      	beq.n	c134 <z_unpend_first_thread+0x48>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
    c154:	f7fe ffa0 	bl	b098 <pended_on_thread>
    c158:	4621      	mov	r1, r4
    c15a:	f7ff f97b 	bl	b454 <z_priq_dumb_remove>
    c15e:	7b63      	ldrb	r3, [r4, #13]
    c160:	f023 0302 	bic.w	r3, r3, #2
    c164:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
    c166:	2300      	movs	r3, #0
    c168:	60a3      	str	r3, [r4, #8]
    c16a:	f104 0018 	add.w	r0, r4, #24
    c16e:	f000 fbd3 	bl	c918 <z_abort_timeout>
    c172:	e7df      	b.n	c134 <z_unpend_first_thread+0x48>
    c174:	4d09      	ldr	r5, [pc, #36]	; (c19c <z_unpend_first_thread+0xb0>)
    c176:	23b9      	movs	r3, #185	; 0xb9
    c178:	462a      	mov	r2, r5
    c17a:	490c      	ldr	r1, [pc, #48]	; (c1ac <z_unpend_first_thread+0xc0>)
    c17c:	4809      	ldr	r0, [pc, #36]	; (c1a4 <z_unpend_first_thread+0xb8>)
    c17e:	f002 feea 	bl	ef56 <assert_print>
    c182:	4905      	ldr	r1, [pc, #20]	; (c198 <z_unpend_first_thread+0xac>)
    c184:	480a      	ldr	r0, [pc, #40]	; (c1b0 <z_unpend_first_thread+0xc4>)
    c186:	f002 fee6 	bl	ef56 <assert_print>
    c18a:	21b9      	movs	r1, #185	; 0xb9
    c18c:	4628      	mov	r0, r5
    c18e:	f002 fedb 	bl	ef48 <assert_post_action>
    c192:	e7d3      	b.n	c13c <z_unpend_first_thread+0x50>
}
    c194:	4620      	mov	r0, r4
    c196:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    c198:	2000d518 	.word	0x2000d518
    c19c:	000114d0 	.word	0x000114d0
    c1a0:	00011530 	.word	0x00011530
    c1a4:	00011324 	.word	0x00011324
    c1a8:	00011548 	.word	0x00011548
    c1ac:	00011500 	.word	0x00011500
    c1b0:	00011518 	.word	0x00011518

0000c1b4 <z_sched_init>:
{
    c1b4:	b508      	push	{r3, lr}
	init_ready_q(&_kernel.ready_q);
    c1b6:	4804      	ldr	r0, [pc, #16]	; (c1c8 <z_sched_init+0x14>)
    c1b8:	f004 f8dd 	bl	10376 <init_ready_q>
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
    c1bc:	2100      	movs	r1, #0
    c1be:	4608      	mov	r0, r1
    c1c0:	f7fe ffa8 	bl	b114 <k_sched_time_slice_set>
}
    c1c4:	bd08      	pop	{r3, pc}
    c1c6:	bf00      	nop
    c1c8:	2000d4f8 	.word	0x2000d4f8

0000c1cc <z_impl_k_yield>:
{
    c1cc:	b570      	push	{r4, r5, r6, lr}
    c1ce:	f3ef 8305 	mrs	r3, IPSR
	__ASSERT(!arch_is_in_isr(), "");
    c1d2:	2b00      	cmp	r3, #0
    c1d4:	d149      	bne.n	c26a <z_impl_k_yield+0x9e>
	__asm__ volatile(
    c1d6:	f04f 0320 	mov.w	r3, #32
    c1da:	f3ef 8611 	mrs	r6, BASEPRI
    c1de:	f383 8812 	msr	BASEPRI_MAX, r3
    c1e2:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    c1e6:	4843      	ldr	r0, [pc, #268]	; (c2f4 <z_impl_k_yield+0x128>)
    c1e8:	f7fe fa48 	bl	a67c <z_spin_lock_valid>
    c1ec:	2800      	cmp	r0, #0
    c1ee:	d04d      	beq.n	c28c <z_impl_k_yield+0xc0>
	z_spin_lock_set_owner(l);
    c1f0:	4840      	ldr	r0, [pc, #256]	; (c2f4 <z_impl_k_yield+0x128>)
    c1f2:	f7fe fa63 	bl	a6bc <z_spin_lock_set_owner>
		dequeue_thread(_current);
    c1f6:	4c40      	ldr	r4, [pc, #256]	; (c2f8 <z_impl_k_yield+0x12c>)
    c1f8:	68a1      	ldr	r1, [r4, #8]
	thread->base.thread_state &= ~_THREAD_QUEUED;
    c1fa:	7b4b      	ldrb	r3, [r1, #13]
    c1fc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    c200:	734b      	strb	r3, [r1, #13]
	_priq_run_remove(thread_runq(thread), thread);
    c202:	f104 0020 	add.w	r0, r4, #32
    c206:	f7ff f925 	bl	b454 <z_priq_dumb_remove>
	queue_thread(_current);
    c20a:	68a5      	ldr	r5, [r4, #8]
	thread->base.thread_state |= _THREAD_QUEUED;
    c20c:	7b6b      	ldrb	r3, [r5, #13]
    c20e:	f063 037f 	orn	r3, r3, #127	; 0x7f
    c212:	736b      	strb	r3, [r5, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    c214:	4b39      	ldr	r3, [pc, #228]	; (c2fc <z_impl_k_yield+0x130>)
    c216:	429d      	cmp	r5, r3
    c218:	d048      	beq.n	c2ac <z_impl_k_yield+0xe0>
	return list->head == list;
    c21a:	4b37      	ldr	r3, [pc, #220]	; (c2f8 <z_impl_k_yield+0x12c>)
    c21c:	f853 4f20 	ldr.w	r4, [r3, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    c220:	429c      	cmp	r4, r3
    c222:	d055      	beq.n	c2d0 <z_impl_k_yield+0x104>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    c224:	b16c      	cbz	r4, c242 <z_impl_k_yield+0x76>
		if (z_sched_prio_cmp(thread, t) > 0) {
    c226:	4621      	mov	r1, r4
    c228:	4628      	mov	r0, r5
    c22a:	f004 f87e 	bl	1032a <z_sched_prio_cmp>
    c22e:	2800      	cmp	r0, #0
    c230:	dc48      	bgt.n	c2c4 <z_impl_k_yield+0xf8>
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    c232:	b134      	cbz	r4, c242 <z_impl_k_yield+0x76>
	return (node == list->tail) ? NULL : node->next;
    c234:	4b30      	ldr	r3, [pc, #192]	; (c2f8 <z_impl_k_yield+0x12c>)
    c236:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    c238:	429c      	cmp	r4, r3
    c23a:	d002      	beq.n	c242 <z_impl_k_yield+0x76>
    c23c:	6824      	ldr	r4, [r4, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    c23e:	2c00      	cmp	r4, #0
    c240:	d1f0      	bne.n	c224 <z_impl_k_yield+0x58>
	sys_dnode_t *const tail = list->tail;
    c242:	4b2d      	ldr	r3, [pc, #180]	; (c2f8 <z_impl_k_yield+0x12c>)
    c244:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	node->next = list;
    c246:	f103 0120 	add.w	r1, r3, #32
    c24a:	6029      	str	r1, [r5, #0]
	node->prev = tail;
    c24c:	606a      	str	r2, [r5, #4]
	tail->next = node;
    c24e:	6015      	str	r5, [r2, #0]
	list->tail = node;
    c250:	625d      	str	r5, [r3, #36]	; 0x24
	update_cache(1);
    c252:	2001      	movs	r0, #1
    c254:	f7ff f922 	bl	b49c <update_cache>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    c258:	4826      	ldr	r0, [pc, #152]	; (c2f4 <z_impl_k_yield+0x128>)
    c25a:	f7fe fa1f 	bl	a69c <z_spin_unlock_valid>
    c25e:	2800      	cmp	r0, #0
    c260:	d038      	beq.n	c2d4 <z_impl_k_yield+0x108>
    c262:	4630      	mov	r0, r6
    c264:	f7f9 fd76 	bl	5d54 <arch_swap>
}
    c268:	bd70      	pop	{r4, r5, r6, pc}
	__ASSERT(!arch_is_in_isr(), "");
    c26a:	4c25      	ldr	r4, [pc, #148]	; (c300 <z_impl_k_yield+0x134>)
    c26c:	f240 5332 	movw	r3, #1330	; 0x532
    c270:	4622      	mov	r2, r4
    c272:	4924      	ldr	r1, [pc, #144]	; (c304 <z_impl_k_yield+0x138>)
    c274:	4824      	ldr	r0, [pc, #144]	; (c308 <z_impl_k_yield+0x13c>)
    c276:	f002 fe6e 	bl	ef56 <assert_print>
    c27a:	4824      	ldr	r0, [pc, #144]	; (c30c <z_impl_k_yield+0x140>)
    c27c:	f002 fe6b 	bl	ef56 <assert_print>
    c280:	f240 5132 	movw	r1, #1330	; 0x532
    c284:	4620      	mov	r0, r4
    c286:	f002 fe5f 	bl	ef48 <assert_post_action>
    c28a:	e7a4      	b.n	c1d6 <z_impl_k_yield+0xa>
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    c28c:	4c20      	ldr	r4, [pc, #128]	; (c310 <z_impl_k_yield+0x144>)
    c28e:	238e      	movs	r3, #142	; 0x8e
    c290:	4622      	mov	r2, r4
    c292:	4920      	ldr	r1, [pc, #128]	; (c314 <z_impl_k_yield+0x148>)
    c294:	481c      	ldr	r0, [pc, #112]	; (c308 <z_impl_k_yield+0x13c>)
    c296:	f002 fe5e 	bl	ef56 <assert_print>
    c29a:	4916      	ldr	r1, [pc, #88]	; (c2f4 <z_impl_k_yield+0x128>)
    c29c:	481e      	ldr	r0, [pc, #120]	; (c318 <z_impl_k_yield+0x14c>)
    c29e:	f002 fe5a 	bl	ef56 <assert_print>
    c2a2:	218e      	movs	r1, #142	; 0x8e
    c2a4:	4620      	mov	r0, r4
    c2a6:	f002 fe4f 	bl	ef48 <assert_post_action>
    c2aa:	e7a1      	b.n	c1f0 <z_impl_k_yield+0x24>
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    c2ac:	4c14      	ldr	r4, [pc, #80]	; (c300 <z_impl_k_yield+0x134>)
    c2ae:	23ba      	movs	r3, #186	; 0xba
    c2b0:	4622      	mov	r2, r4
    c2b2:	491a      	ldr	r1, [pc, #104]	; (c31c <z_impl_k_yield+0x150>)
    c2b4:	4814      	ldr	r0, [pc, #80]	; (c308 <z_impl_k_yield+0x13c>)
    c2b6:	f002 fe4e 	bl	ef56 <assert_print>
    c2ba:	21ba      	movs	r1, #186	; 0xba
    c2bc:	4620      	mov	r0, r4
    c2be:	f002 fe43 	bl	ef48 <assert_post_action>
    c2c2:	e7aa      	b.n	c21a <z_impl_k_yield+0x4e>
	sys_dnode_t *const prev = successor->prev;
    c2c4:	6863      	ldr	r3, [r4, #4]
	node->prev = prev;
    c2c6:	606b      	str	r3, [r5, #4]
	node->next = successor;
    c2c8:	602c      	str	r4, [r5, #0]
	prev->next = node;
    c2ca:	601d      	str	r5, [r3, #0]
	successor->prev = node;
    c2cc:	6065      	str	r5, [r4, #4]
}
    c2ce:	e7c0      	b.n	c252 <z_impl_k_yield+0x86>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    c2d0:	2400      	movs	r4, #0
    c2d2:	e7a7      	b.n	c224 <z_impl_k_yield+0x58>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    c2d4:	4c0e      	ldr	r4, [pc, #56]	; (c310 <z_impl_k_yield+0x144>)
    c2d6:	23d0      	movs	r3, #208	; 0xd0
    c2d8:	4622      	mov	r2, r4
    c2da:	4911      	ldr	r1, [pc, #68]	; (c320 <z_impl_k_yield+0x154>)
    c2dc:	480a      	ldr	r0, [pc, #40]	; (c308 <z_impl_k_yield+0x13c>)
    c2de:	f002 fe3a 	bl	ef56 <assert_print>
    c2e2:	4904      	ldr	r1, [pc, #16]	; (c2f4 <z_impl_k_yield+0x128>)
    c2e4:	480f      	ldr	r0, [pc, #60]	; (c324 <z_impl_k_yield+0x158>)
    c2e6:	f002 fe36 	bl	ef56 <assert_print>
    c2ea:	21d0      	movs	r1, #208	; 0xd0
    c2ec:	4620      	mov	r0, r4
    c2ee:	f002 fe2b 	bl	ef48 <assert_post_action>
    c2f2:	e7b6      	b.n	c262 <z_impl_k_yield+0x96>
    c2f4:	2000d518 	.word	0x2000d518
    c2f8:	2000d4dc 	.word	0x2000d4dc
    c2fc:	200047c8 	.word	0x200047c8
    c300:	00012e28 	.word	0x00012e28
    c304:	00012c38 	.word	0x00012c38
    c308:	00011324 	.word	0x00011324
    c30c:	00012d80 	.word	0x00012d80
    c310:	000114d0 	.word	0x000114d0
    c314:	00011530 	.word	0x00011530
    c318:	00011548 	.word	0x00011548
    c31c:	00012e64 	.word	0x00012e64
    c320:	00011500 	.word	0x00011500
    c324:	00011518 	.word	0x00011518

0000c328 <z_tick_sleep>:
{
    c328:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    c32c:	4604      	mov	r4, r0
    c32e:	460e      	mov	r6, r1
    c330:	f3ef 8305 	mrs	r3, IPSR
	__ASSERT(!arch_is_in_isr(), "");
    c334:	2b00      	cmp	r3, #0
    c336:	d14e      	bne.n	c3d6 <z_tick_sleep+0xae>
	if (ticks == 0) {
    c338:	ea54 0306 	orrs.w	r3, r4, r6
    c33c:	d05c      	beq.n	c3f8 <z_tick_sleep+0xd0>
	if (Z_TICK_ABS(ticks) <= 0) {
    c33e:	f06f 0301 	mvn.w	r3, #1
    c342:	1b1b      	subs	r3, r3, r4
    c344:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    c348:	eb62 0206 	sbc.w	r2, r2, r6
    c34c:	2b01      	cmp	r3, #1
    c34e:	f172 0300 	sbcs.w	r3, r2, #0
    c352:	db55      	blt.n	c400 <z_tick_sleep+0xd8>
		expected_wakeup_ticks = Z_TICK_ABS(ticks);
    c354:	f06f 0501 	mvn.w	r5, #1
    c358:	1b2d      	subs	r5, r5, r4
    c35a:	f04f 0320 	mov.w	r3, #32
    c35e:	f3ef 8911 	mrs	r9, BASEPRI
    c362:	f383 8812 	msr	BASEPRI_MAX, r3
    c366:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    c36a:	4840      	ldr	r0, [pc, #256]	; (c46c <z_tick_sleep+0x144>)
    c36c:	f7fe f986 	bl	a67c <z_spin_lock_valid>
    c370:	2800      	cmp	r0, #0
    c372:	d049      	beq.n	c408 <z_tick_sleep+0xe0>
	z_spin_lock_set_owner(l);
    c374:	f8df 80f4 	ldr.w	r8, [pc, #244]	; c46c <z_tick_sleep+0x144>
    c378:	4640      	mov	r0, r8
    c37a:	f7fe f99f 	bl	a6bc <z_spin_lock_set_owner>
	pending_current = _current;
    c37e:	4f3c      	ldr	r7, [pc, #240]	; (c470 <z_tick_sleep+0x148>)
    c380:	68b8      	ldr	r0, [r7, #8]
    c382:	4b3c      	ldr	r3, [pc, #240]	; (c474 <z_tick_sleep+0x14c>)
    c384:	6018      	str	r0, [r3, #0]
	unready_thread(_current);
    c386:	f7ff fb5b 	bl	ba40 <unready_thread>
	z_add_thread_timeout(_current, timeout);
    c38a:	68b8      	ldr	r0, [r7, #8]
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    c38c:	4622      	mov	r2, r4
    c38e:	4633      	mov	r3, r6
    c390:	4939      	ldr	r1, [pc, #228]	; (c478 <z_tick_sleep+0x150>)
    c392:	3018      	adds	r0, #24
    c394:	f000 f9dc 	bl	c750 <z_add_timeout>
	z_mark_thread_as_suspended(_current);
    c398:	68ba      	ldr	r2, [r7, #8]
	thread->base.thread_state |= _THREAD_SUSPENDED;
    c39a:	7b53      	ldrb	r3, [r2, #13]
    c39c:	f043 0310 	orr.w	r3, r3, #16
    c3a0:	7353      	strb	r3, [r2, #13]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    c3a2:	4640      	mov	r0, r8
    c3a4:	f7fe f97a 	bl	a69c <z_spin_unlock_valid>
    c3a8:	2800      	cmp	r0, #0
    c3aa:	d03d      	beq.n	c428 <z_tick_sleep+0x100>
    c3ac:	4648      	mov	r0, r9
    c3ae:	f7f9 fcd1 	bl	5d54 <arch_swap>
	__ASSERT(!z_is_thread_state_set(_current, _THREAD_SUSPENDED), "");
    c3b2:	4b2f      	ldr	r3, [pc, #188]	; (c470 <z_tick_sleep+0x148>)
    c3b4:	689b      	ldr	r3, [r3, #8]
	return (thread->base.thread_state & state) != 0U;
    c3b6:	7b5b      	ldrb	r3, [r3, #13]
    c3b8:	f013 0f10 	tst.w	r3, #16
    c3bc:	d144      	bne.n	c448 <z_tick_sleep+0x120>
	ticks = (k_ticks_t)expected_wakeup_ticks - sys_clock_tick_get_32();
    c3be:	f003 fff5 	bl	103ac <sys_clock_tick_get_32>
    c3c2:	1a28      	subs	r0, r5, r0
    c3c4:	eb63 0303 	sbc.w	r3, r3, r3
	if (ticks > 0) {
    c3c8:	2801      	cmp	r0, #1
    c3ca:	f173 0300 	sbcs.w	r3, r3, #0
    c3ce:	da00      	bge.n	c3d2 <z_tick_sleep+0xaa>
	return 0;
    c3d0:	2000      	movs	r0, #0
}
    c3d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	__ASSERT(!arch_is_in_isr(), "");
    c3d6:	4d29      	ldr	r5, [pc, #164]	; (c47c <z_tick_sleep+0x154>)
    c3d8:	f240 534e 	movw	r3, #1358	; 0x54e
    c3dc:	462a      	mov	r2, r5
    c3de:	4928      	ldr	r1, [pc, #160]	; (c480 <z_tick_sleep+0x158>)
    c3e0:	4828      	ldr	r0, [pc, #160]	; (c484 <z_tick_sleep+0x15c>)
    c3e2:	f002 fdb8 	bl	ef56 <assert_print>
    c3e6:	4828      	ldr	r0, [pc, #160]	; (c488 <z_tick_sleep+0x160>)
    c3e8:	f002 fdb5 	bl	ef56 <assert_print>
    c3ec:	f240 514e 	movw	r1, #1358	; 0x54e
    c3f0:	4628      	mov	r0, r5
    c3f2:	f002 fda9 	bl	ef48 <assert_post_action>
    c3f6:	e79f      	b.n	c338 <z_tick_sleep+0x10>
	z_impl_k_yield();
    c3f8:	f7ff fee8 	bl	c1cc <z_impl_k_yield>
		return 0;
    c3fc:	2000      	movs	r0, #0
    c3fe:	e7e8      	b.n	c3d2 <z_tick_sleep+0xaa>
		expected_wakeup_ticks = ticks + sys_clock_tick_get_32();
    c400:	f003 ffd4 	bl	103ac <sys_clock_tick_get_32>
    c404:	1905      	adds	r5, r0, r4
    c406:	e7a8      	b.n	c35a <z_tick_sleep+0x32>
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    c408:	4f20      	ldr	r7, [pc, #128]	; (c48c <z_tick_sleep+0x164>)
    c40a:	238e      	movs	r3, #142	; 0x8e
    c40c:	463a      	mov	r2, r7
    c40e:	4920      	ldr	r1, [pc, #128]	; (c490 <z_tick_sleep+0x168>)
    c410:	481c      	ldr	r0, [pc, #112]	; (c484 <z_tick_sleep+0x15c>)
    c412:	f002 fda0 	bl	ef56 <assert_print>
    c416:	4915      	ldr	r1, [pc, #84]	; (c46c <z_tick_sleep+0x144>)
    c418:	481e      	ldr	r0, [pc, #120]	; (c494 <z_tick_sleep+0x16c>)
    c41a:	f002 fd9c 	bl	ef56 <assert_print>
    c41e:	218e      	movs	r1, #142	; 0x8e
    c420:	4638      	mov	r0, r7
    c422:	f002 fd91 	bl	ef48 <assert_post_action>
    c426:	e7a5      	b.n	c374 <z_tick_sleep+0x4c>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    c428:	4c18      	ldr	r4, [pc, #96]	; (c48c <z_tick_sleep+0x164>)
    c42a:	23d0      	movs	r3, #208	; 0xd0
    c42c:	4622      	mov	r2, r4
    c42e:	491a      	ldr	r1, [pc, #104]	; (c498 <z_tick_sleep+0x170>)
    c430:	4814      	ldr	r0, [pc, #80]	; (c484 <z_tick_sleep+0x15c>)
    c432:	f002 fd90 	bl	ef56 <assert_print>
    c436:	4641      	mov	r1, r8
    c438:	4818      	ldr	r0, [pc, #96]	; (c49c <z_tick_sleep+0x174>)
    c43a:	f002 fd8c 	bl	ef56 <assert_print>
    c43e:	21d0      	movs	r1, #208	; 0xd0
    c440:	4620      	mov	r0, r4
    c442:	f002 fd81 	bl	ef48 <assert_post_action>
    c446:	e7b1      	b.n	c3ac <z_tick_sleep+0x84>
	__ASSERT(!z_is_thread_state_set(_current, _THREAD_SUSPENDED), "");
    c448:	4c0c      	ldr	r4, [pc, #48]	; (c47c <z_tick_sleep+0x154>)
    c44a:	f240 536f 	movw	r3, #1391	; 0x56f
    c44e:	4622      	mov	r2, r4
    c450:	4913      	ldr	r1, [pc, #76]	; (c4a0 <z_tick_sleep+0x178>)
    c452:	480c      	ldr	r0, [pc, #48]	; (c484 <z_tick_sleep+0x15c>)
    c454:	f002 fd7f 	bl	ef56 <assert_print>
    c458:	480b      	ldr	r0, [pc, #44]	; (c488 <z_tick_sleep+0x160>)
    c45a:	f002 fd7c 	bl	ef56 <assert_print>
    c45e:	f240 516f 	movw	r1, #1391	; 0x56f
    c462:	4620      	mov	r0, r4
    c464:	f002 fd70 	bl	ef48 <assert_post_action>
    c468:	e7a9      	b.n	c3be <z_tick_sleep+0x96>
    c46a:	bf00      	nop
    c46c:	2000d518 	.word	0x2000d518
    c470:	2000d4dc 	.word	0x2000d4dc
    c474:	2000d514 	.word	0x2000d514
    c478:	0000b959 	.word	0x0000b959
    c47c:	00012e28 	.word	0x00012e28
    c480:	00012c38 	.word	0x00012c38
    c484:	00011324 	.word	0x00011324
    c488:	00012d80 	.word	0x00012d80
    c48c:	000114d0 	.word	0x000114d0
    c490:	00011530 	.word	0x00011530
    c494:	00011548 	.word	0x00011548
    c498:	00011500 	.word	0x00011500
    c49c:	00011518 	.word	0x00011518
    c4a0:	00012ee4 	.word	0x00012ee4

0000c4a4 <z_impl_k_sleep>:
{
    c4a4:	b570      	push	{r4, r5, r6, lr}
    c4a6:	4605      	mov	r5, r0
    c4a8:	460c      	mov	r4, r1
    c4aa:	f3ef 8305 	mrs	r3, IPSR
	__ASSERT(!arch_is_in_isr(), "");
    c4ae:	bb13      	cbnz	r3, c4f6 <z_impl_k_sleep+0x52>
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    c4b0:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
    c4b4:	bf08      	it	eq
    c4b6:	f1b5 3fff 	cmpeq.w	r5, #4294967295	; 0xffffffff
    c4ba:	d02d      	beq.n	c518 <z_impl_k_sleep+0x74>
	ticks = z_tick_sleep(ticks);
    c4bc:	4628      	mov	r0, r5
    c4be:	4621      	mov	r1, r4
    c4c0:	f7ff ff32 	bl	c328 <z_tick_sleep>
    c4c4:	4684      	mov	ip, r0
	int32_t ret = k_ticks_to_ms_floor64(ticks);
    c4c6:	17c2      	asrs	r2, r0, #31
			return ((t * to_hz + off) / from_hz);
    c4c8:	0151      	lsls	r1, r2, #5
    c4ca:	ea41 61d0 	orr.w	r1, r1, r0, lsr #27
    c4ce:	0143      	lsls	r3, r0, #5
    c4d0:	1a1b      	subs	r3, r3, r0
    c4d2:	eb61 0102 	sbc.w	r1, r1, r2
    c4d6:	0088      	lsls	r0, r1, #2
    c4d8:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
    c4dc:	009b      	lsls	r3, r3, #2
    c4de:	eb13 030c 	adds.w	r3, r3, ip
    c4e2:	eb42 0000 	adc.w	r0, r2, r0
    c4e6:	00c0      	lsls	r0, r0, #3
    c4e8:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
    c4ec:	f3c3 3310 	ubfx	r3, r3, #12, #17
    c4f0:	ea43 4040 	orr.w	r0, r3, r0, lsl #17
}
    c4f4:	bd70      	pop	{r4, r5, r6, pc}
	__ASSERT(!arch_is_in_isr(), "");
    c4f6:	4e0c      	ldr	r6, [pc, #48]	; (c528 <z_impl_k_sleep+0x84>)
    c4f8:	f240 537e 	movw	r3, #1406	; 0x57e
    c4fc:	4632      	mov	r2, r6
    c4fe:	490b      	ldr	r1, [pc, #44]	; (c52c <z_impl_k_sleep+0x88>)
    c500:	480b      	ldr	r0, [pc, #44]	; (c530 <z_impl_k_sleep+0x8c>)
    c502:	f002 fd28 	bl	ef56 <assert_print>
    c506:	480b      	ldr	r0, [pc, #44]	; (c534 <z_impl_k_sleep+0x90>)
    c508:	f002 fd25 	bl	ef56 <assert_print>
    c50c:	f240 517e 	movw	r1, #1406	; 0x57e
    c510:	4630      	mov	r0, r6
    c512:	f002 fd19 	bl	ef48 <assert_post_action>
    c516:	e7cb      	b.n	c4b0 <z_impl_k_sleep+0xc>
		k_thread_suspend(_current);
    c518:	4b07      	ldr	r3, [pc, #28]	; (c538 <z_impl_k_sleep+0x94>)
    c51a:	6898      	ldr	r0, [r3, #8]
	z_impl_k_thread_suspend(thread);
    c51c:	f7ff fc28 	bl	bd70 <z_impl_k_thread_suspend>
		return (int32_t) K_TICKS_FOREVER;
    c520:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    c524:	e7e6      	b.n	c4f4 <z_impl_k_sleep+0x50>
    c526:	bf00      	nop
    c528:	00012e28 	.word	0x00012e28
    c52c:	00012c38 	.word	0x00012c38
    c530:	00011324 	.word	0x00011324
    c534:	00012d80 	.word	0x00012d80
    c538:	2000d4dc 	.word	0x2000d4dc

0000c53c <z_impl_z_current_get>:
}
    c53c:	4b01      	ldr	r3, [pc, #4]	; (c544 <z_impl_z_current_get+0x8>)
    c53e:	6898      	ldr	r0, [r3, #8]
    c540:	4770      	bx	lr
    c542:	bf00      	nop
    c544:	2000d4dc 	.word	0x2000d4dc

0000c548 <z_thread_abort>:

void z_thread_abort(struct k_thread *thread)
{
    c548:	b570      	push	{r4, r5, r6, lr}
    c54a:	4604      	mov	r4, r0
    c54c:	f04f 0320 	mov.w	r3, #32
    c550:	f3ef 8511 	mrs	r5, BASEPRI
    c554:	f383 8812 	msr	BASEPRI_MAX, r3
    c558:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    c55c:	4840      	ldr	r0, [pc, #256]	; (c660 <z_thread_abort+0x118>)
    c55e:	f7fe f88d 	bl	a67c <z_spin_lock_valid>
    c562:	b1b8      	cbz	r0, c594 <z_thread_abort+0x4c>
	z_spin_lock_set_owner(l);
    c564:	483e      	ldr	r0, [pc, #248]	; (c660 <z_thread_abort+0x118>)
    c566:	f7fe f8a9 	bl	a6bc <z_spin_lock_set_owner>
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
    c56a:	7b63      	ldrb	r3, [r4, #13]
    c56c:	f013 0f08 	tst.w	r3, #8
    c570:	d120      	bne.n	c5b4 <z_thread_abort+0x6c>
			z_swap(&sched_spinlock, key);
		}
		return; /* lock has been released */
	}
#endif
	end_thread(thread);
    c572:	4620      	mov	r0, r4
    c574:	f7ff fd0c 	bl	bf90 <end_thread>
	if (thread == _current && !arch_is_in_isr()) {
    c578:	4b3a      	ldr	r3, [pc, #232]	; (c664 <z_thread_abort+0x11c>)
    c57a:	689b      	ldr	r3, [r3, #8]
    c57c:	42a3      	cmp	r3, r4
    c57e:	d032      	beq.n	c5e6 <z_thread_abort+0x9e>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    c580:	4837      	ldr	r0, [pc, #220]	; (c660 <z_thread_abort+0x118>)
    c582:	f7fe f88b 	bl	a69c <z_spin_unlock_valid>
    c586:	2800      	cmp	r0, #0
    c588:	d059      	beq.n	c63e <z_thread_abort+0xf6>
	__asm__ volatile(
    c58a:	f385 8811 	msr	BASEPRI, r5
    c58e:	f3bf 8f6f 	isb	sy
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
	}
	k_spin_unlock(&sched_spinlock, key);
}
    c592:	bd70      	pop	{r4, r5, r6, pc}
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    c594:	4e34      	ldr	r6, [pc, #208]	; (c668 <z_thread_abort+0x120>)
    c596:	238e      	movs	r3, #142	; 0x8e
    c598:	4632      	mov	r2, r6
    c59a:	4934      	ldr	r1, [pc, #208]	; (c66c <z_thread_abort+0x124>)
    c59c:	4834      	ldr	r0, [pc, #208]	; (c670 <z_thread_abort+0x128>)
    c59e:	f002 fcda 	bl	ef56 <assert_print>
    c5a2:	492f      	ldr	r1, [pc, #188]	; (c660 <z_thread_abort+0x118>)
    c5a4:	4833      	ldr	r0, [pc, #204]	; (c674 <z_thread_abort+0x12c>)
    c5a6:	f002 fcd6 	bl	ef56 <assert_print>
    c5aa:	218e      	movs	r1, #142	; 0x8e
    c5ac:	4630      	mov	r0, r6
    c5ae:	f002 fccb 	bl	ef48 <assert_post_action>
    c5b2:	e7d7      	b.n	c564 <z_thread_abort+0x1c>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    c5b4:	482a      	ldr	r0, [pc, #168]	; (c660 <z_thread_abort+0x118>)
    c5b6:	f7fe f871 	bl	a69c <z_spin_unlock_valid>
    c5ba:	b120      	cbz	r0, c5c6 <z_thread_abort+0x7e>
    c5bc:	f385 8811 	msr	BASEPRI, r5
    c5c0:	f3bf 8f6f 	isb	sy
		return;
    c5c4:	e7e5      	b.n	c592 <z_thread_abort+0x4a>
    c5c6:	4c28      	ldr	r4, [pc, #160]	; (c668 <z_thread_abort+0x120>)
    c5c8:	23b9      	movs	r3, #185	; 0xb9
    c5ca:	4622      	mov	r2, r4
    c5cc:	492a      	ldr	r1, [pc, #168]	; (c678 <z_thread_abort+0x130>)
    c5ce:	4828      	ldr	r0, [pc, #160]	; (c670 <z_thread_abort+0x128>)
    c5d0:	f002 fcc1 	bl	ef56 <assert_print>
    c5d4:	4922      	ldr	r1, [pc, #136]	; (c660 <z_thread_abort+0x118>)
    c5d6:	4829      	ldr	r0, [pc, #164]	; (c67c <z_thread_abort+0x134>)
    c5d8:	f002 fcbd 	bl	ef56 <assert_print>
    c5dc:	21b9      	movs	r1, #185	; 0xb9
    c5de:	4620      	mov	r0, r4
    c5e0:	f002 fcb2 	bl	ef48 <assert_post_action>
    c5e4:	e7ea      	b.n	c5bc <z_thread_abort+0x74>
    c5e6:	f3ef 8305 	mrs	r3, IPSR
	if (thread == _current && !arch_is_in_isr()) {
    c5ea:	2b00      	cmp	r3, #0
    c5ec:	d1c8      	bne.n	c580 <z_thread_abort+0x38>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    c5ee:	481c      	ldr	r0, [pc, #112]	; (c660 <z_thread_abort+0x118>)
    c5f0:	f7fe f854 	bl	a69c <z_spin_unlock_valid>
    c5f4:	b198      	cbz	r0, c61e <z_thread_abort+0xd6>
    c5f6:	4628      	mov	r0, r5
    c5f8:	f7f9 fbac 	bl	5d54 <arch_swap>
		__ASSERT(false, "aborted _current back from dead");
    c5fc:	4c20      	ldr	r4, [pc, #128]	; (c680 <z_thread_abort+0x138>)
    c5fe:	f240 63ac 	movw	r3, #1708	; 0x6ac
    c602:	4622      	mov	r2, r4
    c604:	491f      	ldr	r1, [pc, #124]	; (c684 <z_thread_abort+0x13c>)
    c606:	481a      	ldr	r0, [pc, #104]	; (c670 <z_thread_abort+0x128>)
    c608:	f002 fca5 	bl	ef56 <assert_print>
    c60c:	481e      	ldr	r0, [pc, #120]	; (c688 <z_thread_abort+0x140>)
    c60e:	f002 fca2 	bl	ef56 <assert_print>
    c612:	f240 61ac 	movw	r1, #1708	; 0x6ac
    c616:	4620      	mov	r0, r4
    c618:	f002 fc96 	bl	ef48 <assert_post_action>
    c61c:	e7b0      	b.n	c580 <z_thread_abort+0x38>
    c61e:	4c12      	ldr	r4, [pc, #72]	; (c668 <z_thread_abort+0x120>)
    c620:	23d0      	movs	r3, #208	; 0xd0
    c622:	4622      	mov	r2, r4
    c624:	4914      	ldr	r1, [pc, #80]	; (c678 <z_thread_abort+0x130>)
    c626:	4812      	ldr	r0, [pc, #72]	; (c670 <z_thread_abort+0x128>)
    c628:	f002 fc95 	bl	ef56 <assert_print>
    c62c:	490c      	ldr	r1, [pc, #48]	; (c660 <z_thread_abort+0x118>)
    c62e:	4813      	ldr	r0, [pc, #76]	; (c67c <z_thread_abort+0x134>)
    c630:	f002 fc91 	bl	ef56 <assert_print>
    c634:	21d0      	movs	r1, #208	; 0xd0
    c636:	4620      	mov	r0, r4
    c638:	f002 fc86 	bl	ef48 <assert_post_action>
    c63c:	e7db      	b.n	c5f6 <z_thread_abort+0xae>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    c63e:	4c0a      	ldr	r4, [pc, #40]	; (c668 <z_thread_abort+0x120>)
    c640:	23b9      	movs	r3, #185	; 0xb9
    c642:	4622      	mov	r2, r4
    c644:	490c      	ldr	r1, [pc, #48]	; (c678 <z_thread_abort+0x130>)
    c646:	480a      	ldr	r0, [pc, #40]	; (c670 <z_thread_abort+0x128>)
    c648:	f002 fc85 	bl	ef56 <assert_print>
    c64c:	4904      	ldr	r1, [pc, #16]	; (c660 <z_thread_abort+0x118>)
    c64e:	480b      	ldr	r0, [pc, #44]	; (c67c <z_thread_abort+0x134>)
    c650:	f002 fc81 	bl	ef56 <assert_print>
    c654:	21b9      	movs	r1, #185	; 0xb9
    c656:	4620      	mov	r0, r4
    c658:	f002 fc76 	bl	ef48 <assert_post_action>
    c65c:	e795      	b.n	c58a <z_thread_abort+0x42>
    c65e:	bf00      	nop
    c660:	2000d518 	.word	0x2000d518
    c664:	2000d4dc 	.word	0x2000d4dc
    c668:	000114d0 	.word	0x000114d0
    c66c:	00011530 	.word	0x00011530
    c670:	00011324 	.word	0x00011324
    c674:	00011548 	.word	0x00011548
    c678:	00011500 	.word	0x00011500
    c67c:	00011518 	.word	0x00011518
    c680:	00012e28 	.word	0x00012e28
    c684:	000119e0 	.word	0x000119e0
    c688:	00012f24 	.word	0x00012f24

0000c68c <z_data_copy>:
 * @brief Copy the data section from ROM to RAM
 *
 * This routine copies the data section from ROM to RAM.
 */
void z_data_copy(void)
{
    c68c:	b508      	push	{r3, lr}
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
		       __data_region_end - __data_region_start);
    c68e:	4806      	ldr	r0, [pc, #24]	; (c6a8 <z_data_copy+0x1c>)
	z_early_memcpy(&__data_region_start, &__data_region_load_start,
    c690:	4a06      	ldr	r2, [pc, #24]	; (c6ac <z_data_copy+0x20>)
    c692:	1a12      	subs	r2, r2, r0
    c694:	4906      	ldr	r1, [pc, #24]	; (c6b0 <z_data_copy+0x24>)
    c696:	f003 fdc1 	bl	1021c <z_early_memcpy>
#ifdef CONFIG_ARCH_HAS_RAMFUNC_SUPPORT
	z_early_memcpy(&__ramfunc_start, &__ramfunc_load_start,
    c69a:	4a06      	ldr	r2, [pc, #24]	; (c6b4 <z_data_copy+0x28>)
    c69c:	4906      	ldr	r1, [pc, #24]	; (c6b8 <z_data_copy+0x2c>)
    c69e:	4807      	ldr	r0, [pc, #28]	; (c6bc <z_data_copy+0x30>)
    c6a0:	f003 fdbc 	bl	1021c <z_early_memcpy>
#else
	z_early_memcpy(&_app_smem_start, &_app_smem_rom_start,
		       _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
    c6a4:	bd08      	pop	{r3, pc}
    c6a6:	bf00      	nop
    c6a8:	20000000 	.word	0x20000000
    c6ac:	20004284 	.word	0x20004284
    c6b0:	00013380 	.word	0x00013380
    c6b4:	00000000 	.word	0x00000000
    c6b8:	00013380 	.word	0x00013380
    c6bc:	20000000 	.word	0x20000000

0000c6c0 <first>:
	return list->head == list;
    c6c0:	4b03      	ldr	r3, [pc, #12]	; (c6d0 <first+0x10>)
    c6c2:	6818      	ldr	r0, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    c6c4:	4298      	cmp	r0, r3
    c6c6:	d000      	beq.n	c6ca <first+0xa>
static struct _timeout *first(void)
{
	sys_dnode_t *t = sys_dlist_peek_head(&timeout_list);

	return t == NULL ? NULL : CONTAINER_OF(t, struct _timeout, node);
}
    c6c8:	4770      	bx	lr
    c6ca:	2000      	movs	r0, #0
	return t == NULL ? NULL : CONTAINER_OF(t, struct _timeout, node);
    c6cc:	e7fc      	b.n	c6c8 <first+0x8>
    c6ce:	bf00      	nop
    c6d0:	200040fc 	.word	0x200040fc

0000c6d4 <next>:
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    c6d4:	b130      	cbz	r0, c6e4 <next+0x10>
	return (node == list->tail) ? NULL : node->next;
    c6d6:	4a04      	ldr	r2, [pc, #16]	; (c6e8 <next+0x14>)
    c6d8:	6852      	ldr	r2, [r2, #4]
    c6da:	4290      	cmp	r0, r2
    c6dc:	d001      	beq.n	c6e2 <next+0xe>
    c6de:	6800      	ldr	r0, [r0, #0]
    c6e0:	4770      	bx	lr
    c6e2:	2000      	movs	r0, #0
static struct _timeout *next(struct _timeout *t)
{
	sys_dnode_t *n = sys_dlist_peek_next(&timeout_list, &t->node);

	return n == NULL ? NULL : CONTAINER_OF(n, struct _timeout, node);
}
    c6e4:	4770      	bx	lr
    c6e6:	bf00      	nop
    c6e8:	200040fc 	.word	0x200040fc

0000c6ec <elapsed>:

	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
    c6ec:	b508      	push	{r3, lr}
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
    c6ee:	4b04      	ldr	r3, [pc, #16]	; (c700 <elapsed+0x14>)
    c6f0:	681b      	ldr	r3, [r3, #0]
    c6f2:	b10b      	cbz	r3, c6f8 <elapsed+0xc>
    c6f4:	2000      	movs	r0, #0
}
    c6f6:	bd08      	pop	{r3, pc}
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
    c6f8:	f7fb fc20 	bl	7f3c <sys_clock_elapsed>
    c6fc:	e7fb      	b.n	c6f6 <elapsed+0xa>
    c6fe:	bf00      	nop
    c700:	2000d524 	.word	0x2000d524

0000c704 <next_timeout>:

static int32_t next_timeout(void)
{
    c704:	b510      	push	{r4, lr}
	struct _timeout *to = first();
    c706:	f7ff ffdb 	bl	c6c0 <first>
    c70a:	4604      	mov	r4, r0
	int32_t ticks_elapsed = elapsed();
    c70c:	f7ff ffee 	bl	c6ec <elapsed>
	int32_t ret;

	if ((to == NULL) ||
    c710:	b17c      	cbz	r4, c732 <next_timeout+0x2e>
	    ((int64_t)(to->dticks - ticks_elapsed) > (int64_t)INT_MAX)) {
    c712:	6923      	ldr	r3, [r4, #16]
    c714:	6962      	ldr	r2, [r4, #20]
    c716:	1a1b      	subs	r3, r3, r0
    c718:	eb62 70e0 	sbc.w	r0, r2, r0, asr #31
	if ((to == NULL) ||
    c71c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
    c720:	f170 0200 	sbcs.w	r2, r0, #0
    c724:	da08      	bge.n	c738 <next_timeout+0x34>
		ret = MAX_WAIT;
	} else {
		ret = MAX(0, to->dticks - ticks_elapsed);
    c726:	2800      	cmp	r0, #0
    c728:	db01      	blt.n	c72e <next_timeout+0x2a>
    c72a:	4618      	mov	r0, r3
    c72c:	e006      	b.n	c73c <next_timeout+0x38>
    c72e:	2300      	movs	r3, #0
    c730:	e7fb      	b.n	c72a <next_timeout+0x26>
		ret = MAX_WAIT;
    c732:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    c736:	e001      	b.n	c73c <next_timeout+0x38>
    c738:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
	}

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
    c73c:	4b03      	ldr	r3, [pc, #12]	; (c74c <next_timeout+0x48>)
    c73e:	691b      	ldr	r3, [r3, #16]
    c740:	b113      	cbz	r3, c748 <next_timeout+0x44>
    c742:	4283      	cmp	r3, r0
    c744:	da00      	bge.n	c748 <next_timeout+0x44>
		ret = _current_cpu->slice_ticks;
    c746:	4618      	mov	r0, r3
	}
#endif
	return ret;
}
    c748:	bd10      	pop	{r4, pc}
    c74a:	bf00      	nop
    c74c:	2000d4dc 	.word	0x2000d4dc

0000c750 <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    c750:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    c754:	bf08      	it	eq
    c756:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
    c75a:	f000 80c1 	beq.w	c8e0 <z_add_timeout+0x190>
{
    c75e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    c762:	4604      	mov	r4, r0
    c764:	460f      	mov	r7, r1
    c766:	4692      	mov	sl, r2
    c768:	461d      	mov	r5, r3
	return node->next != NULL;
    c76a:	6803      	ldr	r3, [r0, #0]

#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
    c76c:	b173      	cbz	r3, c78c <z_add_timeout+0x3c>
    c76e:	f8df 8174 	ldr.w	r8, [pc, #372]	; c8e4 <z_add_timeout+0x194>
    c772:	2363      	movs	r3, #99	; 0x63
    c774:	4642      	mov	r2, r8
    c776:	495c      	ldr	r1, [pc, #368]	; (c8e8 <z_add_timeout+0x198>)
    c778:	485c      	ldr	r0, [pc, #368]	; (c8ec <z_add_timeout+0x19c>)
    c77a:	f002 fbec 	bl	ef56 <assert_print>
    c77e:	485c      	ldr	r0, [pc, #368]	; (c8f0 <z_add_timeout+0x1a0>)
    c780:	f002 fbe9 	bl	ef56 <assert_print>
    c784:	2163      	movs	r1, #99	; 0x63
    c786:	4640      	mov	r0, r8
    c788:	f002 fbde 	bl	ef48 <assert_post_action>
	to->fn = fn;
    c78c:	60a7      	str	r7, [r4, #8]

	LOCKED(&timeout_lock) {
    c78e:	f04f 0800 	mov.w	r8, #0
	__asm__ volatile(
    c792:	f04f 0320 	mov.w	r3, #32
    c796:	f3ef 8711 	mrs	r7, BASEPRI
    c79a:	f383 8812 	msr	BASEPRI_MAX, r3
    c79e:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    c7a2:	4854      	ldr	r0, [pc, #336]	; (c8f4 <z_add_timeout+0x1a4>)
    c7a4:	f7fd ff6a 	bl	a67c <z_spin_lock_valid>
    c7a8:	b118      	cbz	r0, c7b2 <z_add_timeout+0x62>
	z_spin_lock_set_owner(l);
    c7aa:	4852      	ldr	r0, [pc, #328]	; (c8f4 <z_add_timeout+0x1a4>)
    c7ac:	f7fd ff86 	bl	a6bc <z_spin_lock_set_owner>
	return k;
    c7b0:	e038      	b.n	c824 <z_add_timeout+0xd4>
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    c7b2:	f8df 9144 	ldr.w	r9, [pc, #324]	; c8f8 <z_add_timeout+0x1a8>
    c7b6:	238e      	movs	r3, #142	; 0x8e
    c7b8:	464a      	mov	r2, r9
    c7ba:	4950      	ldr	r1, [pc, #320]	; (c8fc <z_add_timeout+0x1ac>)
    c7bc:	484b      	ldr	r0, [pc, #300]	; (c8ec <z_add_timeout+0x19c>)
    c7be:	f002 fbca 	bl	ef56 <assert_print>
    c7c2:	494c      	ldr	r1, [pc, #304]	; (c8f4 <z_add_timeout+0x1a4>)
    c7c4:	484e      	ldr	r0, [pc, #312]	; (c900 <z_add_timeout+0x1b0>)
    c7c6:	f002 fbc6 	bl	ef56 <assert_print>
    c7ca:	218e      	movs	r1, #142	; 0x8e
    c7cc:	4648      	mov	r0, r9
    c7ce:	f002 fbbb 	bl	ef48 <assert_post_action>
    c7d2:	e7ea      	b.n	c7aa <z_add_timeout+0x5a>
		    Z_TICK_ABS(timeout.ticks) >= 0) {
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;

			to->dticks = MAX(1, ticks);
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
    c7d4:	f11a 0801 	adds.w	r8, sl, #1
    c7d8:	f145 0900 	adc.w	r9, r5, #0
    c7dc:	f7ff ff86 	bl	c6ec <elapsed>
    c7e0:	eb18 0300 	adds.w	r3, r8, r0
    c7e4:	eb49 70e0 	adc.w	r0, r9, r0, asr #31
    c7e8:	6123      	str	r3, [r4, #16]
    c7ea:	6160      	str	r0, [r4, #20]
    c7ec:	e03d      	b.n	c86a <z_add_timeout+0x11a>
		}

		for (t = first(); t != NULL; t = next(t)) {
			if (t->dticks > to->dticks) {
				t->dticks -= to->dticks;
    c7ee:	1a51      	subs	r1, r2, r1
    c7f0:	eb66 0303 	sbc.w	r3, r6, r3
    c7f4:	6101      	str	r1, [r0, #16]
    c7f6:	6143      	str	r3, [r0, #20]
	sys_dnode_t *const prev = successor->prev;
    c7f8:	6843      	ldr	r3, [r0, #4]
	node->prev = prev;
    c7fa:	6063      	str	r3, [r4, #4]
	node->next = successor;
    c7fc:	6020      	str	r0, [r4, #0]
	prev->next = node;
    c7fe:	601c      	str	r4, [r3, #0]
	successor->prev = node;
    c800:	6044      	str	r4, [r0, #4]
				break;
			}
			to->dticks -= t->dticks;
		}

		if (t == NULL) {
    c802:	2800      	cmp	r0, #0
    c804:	d045      	beq.n	c892 <z_add_timeout+0x142>
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
    c806:	f7ff ff5b 	bl	c6c0 <first>
    c80a:	4284      	cmp	r4, r0
    c80c:	d048      	beq.n	c8a0 <z_add_timeout+0x150>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    c80e:	4839      	ldr	r0, [pc, #228]	; (c8f4 <z_add_timeout+0x1a4>)
    c810:	f7fd ff44 	bl	a69c <z_spin_unlock_valid>
    c814:	2800      	cmp	r0, #0
    c816:	d050      	beq.n	c8ba <z_add_timeout+0x16a>
	__asm__ volatile(
    c818:	f387 8811 	msr	BASEPRI, r7
    c81c:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
    c820:	f04f 0801 	mov.w	r8, #1
    c824:	f1b8 0f00 	cmp.w	r8, #0
    c828:	d158      	bne.n	c8dc <z_add_timeout+0x18c>
		    Z_TICK_ABS(timeout.ticks) >= 0) {
    c82a:	4653      	mov	r3, sl
    c82c:	f06f 0101 	mvn.w	r1, #1
    c830:	ebb1 010a 	subs.w	r1, r1, sl
    c834:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    c838:	eb60 0205 	sbc.w	r2, r0, r5
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
    c83c:	2a00      	cmp	r2, #0
    c83e:	dbc9      	blt.n	c7d4 <z_add_timeout+0x84>
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
    c840:	4a30      	ldr	r2, [pc, #192]	; (c904 <z_add_timeout+0x1b4>)
    c842:	6811      	ldr	r1, [r2, #0]
    c844:	6852      	ldr	r2, [r2, #4]
    c846:	185b      	adds	r3, r3, r1
    c848:	eb42 0205 	adc.w	r2, r2, r5
    c84c:	f06f 0101 	mvn.w	r1, #1
    c850:	1acb      	subs	r3, r1, r3
    c852:	eb60 0202 	sbc.w	r2, r0, r2
			to->dticks = MAX(1, ticks);
    c856:	4618      	mov	r0, r3
    c858:	4611      	mov	r1, r2
    c85a:	2b01      	cmp	r3, #1
    c85c:	f172 0300 	sbcs.w	r3, r2, #0
    c860:	da01      	bge.n	c866 <z_add_timeout+0x116>
    c862:	2001      	movs	r0, #1
    c864:	2100      	movs	r1, #0
    c866:	6120      	str	r0, [r4, #16]
    c868:	6161      	str	r1, [r4, #20]
		for (t = first(); t != NULL; t = next(t)) {
    c86a:	f7ff ff29 	bl	c6c0 <first>
    c86e:	2800      	cmp	r0, #0
    c870:	d0c7      	beq.n	c802 <z_add_timeout+0xb2>
			if (t->dticks > to->dticks) {
    c872:	6902      	ldr	r2, [r0, #16]
    c874:	6946      	ldr	r6, [r0, #20]
    c876:	6921      	ldr	r1, [r4, #16]
    c878:	6963      	ldr	r3, [r4, #20]
    c87a:	4291      	cmp	r1, r2
    c87c:	eb73 0c06 	sbcs.w	ip, r3, r6
    c880:	dbb5      	blt.n	c7ee <z_add_timeout+0x9e>
			to->dticks -= t->dticks;
    c882:	1a89      	subs	r1, r1, r2
    c884:	eb63 0306 	sbc.w	r3, r3, r6
    c888:	6121      	str	r1, [r4, #16]
    c88a:	6163      	str	r3, [r4, #20]
		for (t = first(); t != NULL; t = next(t)) {
    c88c:	f7ff ff22 	bl	c6d4 <next>
    c890:	e7ed      	b.n	c86e <z_add_timeout+0x11e>
	sys_dnode_t *const tail = list->tail;
    c892:	4b1d      	ldr	r3, [pc, #116]	; (c908 <z_add_timeout+0x1b8>)
    c894:	685a      	ldr	r2, [r3, #4]
	node->next = list;
    c896:	6023      	str	r3, [r4, #0]
	node->prev = tail;
    c898:	6062      	str	r2, [r4, #4]
	tail->next = node;
    c89a:	6014      	str	r4, [r2, #0]
	list->tail = node;
    c89c:	605c      	str	r4, [r3, #4]
}
    c89e:	e7b2      	b.n	c806 <z_add_timeout+0xb6>
			 * last announcement, and slice_ticks is based
			 * on that. It means that the time remaining for
			 * the next announcement can be less than
			 * slice_ticks.
			 */
			int32_t next_time = next_timeout();
    c8a0:	f7ff ff30 	bl	c704 <next_timeout>

			if (next_time == 0 ||
    c8a4:	4603      	mov	r3, r0
    c8a6:	b118      	cbz	r0, c8b0 <z_add_timeout+0x160>
			    _current_cpu->slice_ticks != next_time) {
    c8a8:	4a18      	ldr	r2, [pc, #96]	; (c90c <z_add_timeout+0x1bc>)
    c8aa:	6912      	ldr	r2, [r2, #16]
			if (next_time == 0 ||
    c8ac:	4282      	cmp	r2, r0
    c8ae:	d0ae      	beq.n	c80e <z_add_timeout+0xbe>
				sys_clock_set_timeout(next_time, false);
    c8b0:	2100      	movs	r1, #0
    c8b2:	4618      	mov	r0, r3
    c8b4:	f7fb fb10 	bl	7ed8 <sys_clock_set_timeout>
    c8b8:	e7a9      	b.n	c80e <z_add_timeout+0xbe>
    c8ba:	f8df 803c 	ldr.w	r8, [pc, #60]	; c8f8 <z_add_timeout+0x1a8>
    c8be:	23b9      	movs	r3, #185	; 0xb9
    c8c0:	4642      	mov	r2, r8
    c8c2:	4913      	ldr	r1, [pc, #76]	; (c910 <z_add_timeout+0x1c0>)
    c8c4:	4809      	ldr	r0, [pc, #36]	; (c8ec <z_add_timeout+0x19c>)
    c8c6:	f002 fb46 	bl	ef56 <assert_print>
    c8ca:	490a      	ldr	r1, [pc, #40]	; (c8f4 <z_add_timeout+0x1a4>)
    c8cc:	4811      	ldr	r0, [pc, #68]	; (c914 <z_add_timeout+0x1c4>)
    c8ce:	f002 fb42 	bl	ef56 <assert_print>
    c8d2:	21b9      	movs	r1, #185	; 0xb9
    c8d4:	4640      	mov	r0, r8
    c8d6:	f002 fb37 	bl	ef48 <assert_post_action>
    c8da:	e79d      	b.n	c818 <z_add_timeout+0xc8>
#else
			sys_clock_set_timeout(next_timeout(), false);
#endif	/* CONFIG_TIMESLICING */
		}
	}
}
    c8dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    c8e0:	4770      	bx	lr
    c8e2:	bf00      	nop
    c8e4:	00012f48 	.word	0x00012f48
    c8e8:	00012f6c 	.word	0x00012f6c
    c8ec:	00011324 	.word	0x00011324
    c8f0:	00012d80 	.word	0x00012d80
    c8f4:	2000d528 	.word	0x2000d528
    c8f8:	000114d0 	.word	0x000114d0
    c8fc:	00011530 	.word	0x00011530
    c900:	00011548 	.word	0x00011548
    c904:	20004928 	.word	0x20004928
    c908:	200040fc 	.word	0x200040fc
    c90c:	2000d4dc 	.word	0x2000d4dc
    c910:	00011500 	.word	0x00011500
    c914:	00011518 	.word	0x00011518

0000c918 <z_abort_timeout>:

int z_abort_timeout(struct _timeout *to)
{
    c918:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    c91c:	4605      	mov	r5, r0
	int ret = -EINVAL;

	LOCKED(&timeout_lock) {
    c91e:	2400      	movs	r4, #0
	__asm__ volatile(
    c920:	f04f 0320 	mov.w	r3, #32
    c924:	f3ef 8711 	mrs	r7, BASEPRI
    c928:	f383 8812 	msr	BASEPRI_MAX, r3
    c92c:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    c930:	481f      	ldr	r0, [pc, #124]	; (c9b0 <z_abort_timeout+0x98>)
    c932:	f7fd fea3 	bl	a67c <z_spin_lock_valid>
    c936:	b128      	cbz	r0, c944 <z_abort_timeout+0x2c>
	z_spin_lock_set_owner(l);
    c938:	481d      	ldr	r0, [pc, #116]	; (c9b0 <z_abort_timeout+0x98>)
    c93a:	f7fd febf 	bl	a6bc <z_spin_lock_set_owner>
	int ret = -EINVAL;
    c93e:	f06f 0815 	mvn.w	r8, #21
	return k;
    c942:	e018      	b.n	c976 <z_abort_timeout+0x5e>
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    c944:	4e1b      	ldr	r6, [pc, #108]	; (c9b4 <z_abort_timeout+0x9c>)
    c946:	238e      	movs	r3, #142	; 0x8e
    c948:	4632      	mov	r2, r6
    c94a:	491b      	ldr	r1, [pc, #108]	; (c9b8 <z_abort_timeout+0xa0>)
    c94c:	481b      	ldr	r0, [pc, #108]	; (c9bc <z_abort_timeout+0xa4>)
    c94e:	f002 fb02 	bl	ef56 <assert_print>
    c952:	4917      	ldr	r1, [pc, #92]	; (c9b0 <z_abort_timeout+0x98>)
    c954:	481a      	ldr	r0, [pc, #104]	; (c9c0 <z_abort_timeout+0xa8>)
    c956:	f002 fafe 	bl	ef56 <assert_print>
    c95a:	218e      	movs	r1, #142	; 0x8e
    c95c:	4630      	mov	r0, r6
    c95e:	f002 faf3 	bl	ef48 <assert_post_action>
    c962:	e7e9      	b.n	c938 <z_abort_timeout+0x20>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    c964:	4812      	ldr	r0, [pc, #72]	; (c9b0 <z_abort_timeout+0x98>)
    c966:	f7fd fe99 	bl	a69c <z_spin_unlock_valid>
    c96a:	b170      	cbz	r0, c98a <z_abort_timeout+0x72>
	__asm__ volatile(
    c96c:	f387 8811 	msr	BASEPRI, r7
    c970:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
    c974:	2401      	movs	r4, #1
    c976:	4626      	mov	r6, r4
    c978:	b9bc      	cbnz	r4, c9aa <z_abort_timeout+0x92>
	return node->next != NULL;
    c97a:	682b      	ldr	r3, [r5, #0]
		if (sys_dnode_is_linked(&to->node)) {
    c97c:	2b00      	cmp	r3, #0
    c97e:	d0f1      	beq.n	c964 <z_abort_timeout+0x4c>
			remove_timeout(to);
    c980:	4628      	mov	r0, r5
    c982:	f003 fcfc 	bl	1037e <remove_timeout>
			ret = 0;
    c986:	46b0      	mov	r8, r6
    c988:	e7ec      	b.n	c964 <z_abort_timeout+0x4c>
    c98a:	4c0a      	ldr	r4, [pc, #40]	; (c9b4 <z_abort_timeout+0x9c>)
    c98c:	23b9      	movs	r3, #185	; 0xb9
    c98e:	4622      	mov	r2, r4
    c990:	490c      	ldr	r1, [pc, #48]	; (c9c4 <z_abort_timeout+0xac>)
    c992:	480a      	ldr	r0, [pc, #40]	; (c9bc <z_abort_timeout+0xa4>)
    c994:	f002 fadf 	bl	ef56 <assert_print>
    c998:	4905      	ldr	r1, [pc, #20]	; (c9b0 <z_abort_timeout+0x98>)
    c99a:	480b      	ldr	r0, [pc, #44]	; (c9c8 <z_abort_timeout+0xb0>)
    c99c:	f002 fadb 	bl	ef56 <assert_print>
    c9a0:	21b9      	movs	r1, #185	; 0xb9
    c9a2:	4620      	mov	r0, r4
    c9a4:	f002 fad0 	bl	ef48 <assert_post_action>
    c9a8:	e7e0      	b.n	c96c <z_abort_timeout+0x54>
		}
	}

	return ret;
}
    c9aa:	4640      	mov	r0, r8
    c9ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    c9b0:	2000d528 	.word	0x2000d528
    c9b4:	000114d0 	.word	0x000114d0
    c9b8:	00011530 	.word	0x00011530
    c9bc:	00011324 	.word	0x00011324
    c9c0:	00011548 	.word	0x00011548
    c9c4:	00011500 	.word	0x00011500
    c9c8:	00011518 	.word	0x00011518

0000c9cc <z_get_next_timeout_expiry>:

	return ticks;
}

int32_t z_get_next_timeout_expiry(void)
{
    c9cc:	b570      	push	{r4, r5, r6, lr}
	int32_t ret = (int32_t) K_TICKS_FOREVER;

	LOCKED(&timeout_lock) {
    c9ce:	2500      	movs	r5, #0
	__asm__ volatile(
    c9d0:	f04f 0320 	mov.w	r3, #32
    c9d4:	f3ef 8611 	mrs	r6, BASEPRI
    c9d8:	f383 8812 	msr	BASEPRI_MAX, r3
    c9dc:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    c9e0:	481c      	ldr	r0, [pc, #112]	; (ca54 <z_get_next_timeout_expiry+0x88>)
    c9e2:	f7fd fe4b 	bl	a67c <z_spin_lock_valid>
    c9e6:	b128      	cbz	r0, c9f4 <z_get_next_timeout_expiry+0x28>
	z_spin_lock_set_owner(l);
    c9e8:	481a      	ldr	r0, [pc, #104]	; (ca54 <z_get_next_timeout_expiry+0x88>)
    c9ea:	f7fd fe67 	bl	a6bc <z_spin_lock_set_owner>
	int32_t ret = (int32_t) K_TICKS_FOREVER;
    c9ee:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
	return k;
    c9f2:	e014      	b.n	ca1e <z_get_next_timeout_expiry+0x52>
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    c9f4:	4c18      	ldr	r4, [pc, #96]	; (ca58 <z_get_next_timeout_expiry+0x8c>)
    c9f6:	238e      	movs	r3, #142	; 0x8e
    c9f8:	4622      	mov	r2, r4
    c9fa:	4918      	ldr	r1, [pc, #96]	; (ca5c <z_get_next_timeout_expiry+0x90>)
    c9fc:	4818      	ldr	r0, [pc, #96]	; (ca60 <z_get_next_timeout_expiry+0x94>)
    c9fe:	f002 faaa 	bl	ef56 <assert_print>
    ca02:	4914      	ldr	r1, [pc, #80]	; (ca54 <z_get_next_timeout_expiry+0x88>)
    ca04:	4817      	ldr	r0, [pc, #92]	; (ca64 <z_get_next_timeout_expiry+0x98>)
    ca06:	f002 faa6 	bl	ef56 <assert_print>
    ca0a:	218e      	movs	r1, #142	; 0x8e
    ca0c:	4620      	mov	r0, r4
    ca0e:	f002 fa9b 	bl	ef48 <assert_post_action>
    ca12:	e7e9      	b.n	c9e8 <z_get_next_timeout_expiry+0x1c>
	__asm__ volatile(
    ca14:	f386 8811 	msr	BASEPRI, r6
    ca18:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
    ca1c:	2501      	movs	r5, #1
    ca1e:	b9bd      	cbnz	r5, ca50 <z_get_next_timeout_expiry+0x84>
		ret = next_timeout();
    ca20:	f7ff fe70 	bl	c704 <next_timeout>
    ca24:	4604      	mov	r4, r0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    ca26:	480b      	ldr	r0, [pc, #44]	; (ca54 <z_get_next_timeout_expiry+0x88>)
    ca28:	f7fd fe38 	bl	a69c <z_spin_unlock_valid>
    ca2c:	2800      	cmp	r0, #0
    ca2e:	d1f1      	bne.n	ca14 <z_get_next_timeout_expiry+0x48>
    ca30:	4d09      	ldr	r5, [pc, #36]	; (ca58 <z_get_next_timeout_expiry+0x8c>)
    ca32:	23b9      	movs	r3, #185	; 0xb9
    ca34:	462a      	mov	r2, r5
    ca36:	490c      	ldr	r1, [pc, #48]	; (ca68 <z_get_next_timeout_expiry+0x9c>)
    ca38:	4809      	ldr	r0, [pc, #36]	; (ca60 <z_get_next_timeout_expiry+0x94>)
    ca3a:	f002 fa8c 	bl	ef56 <assert_print>
    ca3e:	4905      	ldr	r1, [pc, #20]	; (ca54 <z_get_next_timeout_expiry+0x88>)
    ca40:	480a      	ldr	r0, [pc, #40]	; (ca6c <z_get_next_timeout_expiry+0xa0>)
    ca42:	f002 fa88 	bl	ef56 <assert_print>
    ca46:	21b9      	movs	r1, #185	; 0xb9
    ca48:	4628      	mov	r0, r5
    ca4a:	f002 fa7d 	bl	ef48 <assert_post_action>
    ca4e:	e7e1      	b.n	ca14 <z_get_next_timeout_expiry+0x48>
	}
	return ret;
}
    ca50:	4620      	mov	r0, r4
    ca52:	bd70      	pop	{r4, r5, r6, pc}
    ca54:	2000d528 	.word	0x2000d528
    ca58:	000114d0 	.word	0x000114d0
    ca5c:	00011530 	.word	0x00011530
    ca60:	00011324 	.word	0x00011324
    ca64:	00011548 	.word	0x00011548
    ca68:	00011500 	.word	0x00011500
    ca6c:	00011518 	.word	0x00011518

0000ca70 <z_set_timeout_expiry>:

void z_set_timeout_expiry(int32_t ticks, bool is_idle)
{
    ca70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    ca74:	4606      	mov	r6, r0
    ca76:	4688      	mov	r8, r1
	LOCKED(&timeout_lock) {
    ca78:	2500      	movs	r5, #0
	__asm__ volatile(
    ca7a:	f04f 0320 	mov.w	r3, #32
    ca7e:	f3ef 8711 	mrs	r7, BASEPRI
    ca82:	f383 8812 	msr	BASEPRI_MAX, r3
    ca86:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    ca8a:	4825      	ldr	r0, [pc, #148]	; (cb20 <z_set_timeout_expiry+0xb0>)
    ca8c:	f7fd fdf6 	bl	a67c <z_spin_lock_valid>
    ca90:	b118      	cbz	r0, ca9a <z_set_timeout_expiry+0x2a>
	z_spin_lock_set_owner(l);
    ca92:	4823      	ldr	r0, [pc, #140]	; (cb20 <z_set_timeout_expiry+0xb0>)
    ca94:	f7fd fe12 	bl	a6bc <z_spin_lock_set_owner>
	return k;
    ca98:	e01e      	b.n	cad8 <z_set_timeout_expiry+0x68>
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    ca9a:	4c22      	ldr	r4, [pc, #136]	; (cb24 <z_set_timeout_expiry+0xb4>)
    ca9c:	238e      	movs	r3, #142	; 0x8e
    ca9e:	4622      	mov	r2, r4
    caa0:	4921      	ldr	r1, [pc, #132]	; (cb28 <z_set_timeout_expiry+0xb8>)
    caa2:	4822      	ldr	r0, [pc, #136]	; (cb2c <z_set_timeout_expiry+0xbc>)
    caa4:	f002 fa57 	bl	ef56 <assert_print>
    caa8:	491d      	ldr	r1, [pc, #116]	; (cb20 <z_set_timeout_expiry+0xb0>)
    caaa:	4821      	ldr	r0, [pc, #132]	; (cb30 <z_set_timeout_expiry+0xc0>)
    caac:	f002 fa53 	bl	ef56 <assert_print>
    cab0:	218e      	movs	r1, #142	; 0x8e
    cab2:	4620      	mov	r0, r4
    cab4:	f002 fa48 	bl	ef48 <assert_post_action>
    cab8:	e7eb      	b.n	ca92 <z_set_timeout_expiry+0x22>
		int next_to = next_timeout();
		bool sooner = (next_to == K_TICKS_FOREVER)
			      || (ticks <= next_to);
    caba:	2401      	movs	r4, #1
		bool sooner = (next_to == K_TICKS_FOREVER)
    cabc:	f004 0401 	and.w	r4, r4, #1
		 * SMP can't use this optimization though: we don't
		 * know when context switches happen until interrupt
		 * exit and so can't get the timeslicing clamp folded
		 * in.
		 */
		if (!imminent && (sooner || IS_ENABLED(CONFIG_SMP))) {
    cac0:	2801      	cmp	r0, #1
    cac2:	dd00      	ble.n	cac6 <z_set_timeout_expiry+0x56>
    cac4:	b99c      	cbnz	r4, caee <z_set_timeout_expiry+0x7e>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    cac6:	4816      	ldr	r0, [pc, #88]	; (cb20 <z_set_timeout_expiry+0xb0>)
    cac8:	f7fd fde8 	bl	a69c <z_spin_unlock_valid>
    cacc:	b1b0      	cbz	r0, cafc <z_set_timeout_expiry+0x8c>
	__asm__ volatile(
    cace:	f387 8811 	msr	BASEPRI, r7
    cad2:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
    cad6:	2501      	movs	r5, #1
    cad8:	462c      	mov	r4, r5
    cada:	b9fd      	cbnz	r5, cb1c <z_set_timeout_expiry+0xac>
		int next_to = next_timeout();
    cadc:	f7ff fe12 	bl	c704 <next_timeout>
			      || (ticks <= next_to);
    cae0:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
    cae4:	d0e9      	beq.n	caba <z_set_timeout_expiry+0x4a>
    cae6:	42b0      	cmp	r0, r6
    cae8:	dbe8      	blt.n	cabc <z_set_timeout_expiry+0x4c>
    caea:	2401      	movs	r4, #1
    caec:	e7e6      	b.n	cabc <z_set_timeout_expiry+0x4c>
			sys_clock_set_timeout(MIN(ticks, next_to), is_idle);
    caee:	4641      	mov	r1, r8
    caf0:	42b0      	cmp	r0, r6
    caf2:	bfa8      	it	ge
    caf4:	4630      	movge	r0, r6
    caf6:	f7fb f9ef 	bl	7ed8 <sys_clock_set_timeout>
    cafa:	e7e4      	b.n	cac6 <z_set_timeout_expiry+0x56>
    cafc:	4c09      	ldr	r4, [pc, #36]	; (cb24 <z_set_timeout_expiry+0xb4>)
    cafe:	23b9      	movs	r3, #185	; 0xb9
    cb00:	4622      	mov	r2, r4
    cb02:	490c      	ldr	r1, [pc, #48]	; (cb34 <z_set_timeout_expiry+0xc4>)
    cb04:	4809      	ldr	r0, [pc, #36]	; (cb2c <z_set_timeout_expiry+0xbc>)
    cb06:	f002 fa26 	bl	ef56 <assert_print>
    cb0a:	4905      	ldr	r1, [pc, #20]	; (cb20 <z_set_timeout_expiry+0xb0>)
    cb0c:	480a      	ldr	r0, [pc, #40]	; (cb38 <z_set_timeout_expiry+0xc8>)
    cb0e:	f002 fa22 	bl	ef56 <assert_print>
    cb12:	21b9      	movs	r1, #185	; 0xb9
    cb14:	4620      	mov	r0, r4
    cb16:	f002 fa17 	bl	ef48 <assert_post_action>
    cb1a:	e7d8      	b.n	cace <z_set_timeout_expiry+0x5e>
		}
	}
}
    cb1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    cb20:	2000d528 	.word	0x2000d528
    cb24:	000114d0 	.word	0x000114d0
    cb28:	00011530 	.word	0x00011530
    cb2c:	00011324 	.word	0x00011324
    cb30:	00011548 	.word	0x00011548
    cb34:	00011500 	.word	0x00011500
    cb38:	00011518 	.word	0x00011518

0000cb3c <sys_clock_announce>:

void sys_clock_announce(int32_t ticks)
{
    cb3c:	b570      	push	{r4, r5, r6, lr}
    cb3e:	4604      	mov	r4, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
    cb40:	f7fe fd5e 	bl	b600 <z_time_slice>
	__asm__ volatile(
    cb44:	f04f 0320 	mov.w	r3, #32
    cb48:	f3ef 8511 	mrs	r5, BASEPRI
    cb4c:	f383 8812 	msr	BASEPRI_MAX, r3
    cb50:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    cb54:	4854      	ldr	r0, [pc, #336]	; (cca8 <sys_clock_announce+0x16c>)
    cb56:	f7fd fd91 	bl	a67c <z_spin_lock_valid>
    cb5a:	b128      	cbz	r0, cb68 <sys_clock_announce+0x2c>
	z_spin_lock_set_owner(l);
    cb5c:	4852      	ldr	r0, [pc, #328]	; (cca8 <sys_clock_announce+0x16c>)
    cb5e:	f7fd fdad 	bl	a6bc <z_spin_lock_set_owner>
		announce_remaining += ticks;
		k_spin_unlock(&timeout_lock, key);
		return;
	}

	announce_remaining = ticks;
    cb62:	4b52      	ldr	r3, [pc, #328]	; (ccac <sys_clock_announce+0x170>)
    cb64:	601c      	str	r4, [r3, #0]

	while (first() != NULL && first()->dticks <= announce_remaining) {
    cb66:	e022      	b.n	cbae <sys_clock_announce+0x72>
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    cb68:	4e51      	ldr	r6, [pc, #324]	; (ccb0 <sys_clock_announce+0x174>)
    cb6a:	238e      	movs	r3, #142	; 0x8e
    cb6c:	4632      	mov	r2, r6
    cb6e:	4951      	ldr	r1, [pc, #324]	; (ccb4 <sys_clock_announce+0x178>)
    cb70:	4851      	ldr	r0, [pc, #324]	; (ccb8 <sys_clock_announce+0x17c>)
    cb72:	f002 f9f0 	bl	ef56 <assert_print>
    cb76:	494c      	ldr	r1, [pc, #304]	; (cca8 <sys_clock_announce+0x16c>)
    cb78:	4850      	ldr	r0, [pc, #320]	; (ccbc <sys_clock_announce+0x180>)
    cb7a:	f002 f9ec 	bl	ef56 <assert_print>
    cb7e:	218e      	movs	r1, #142	; 0x8e
    cb80:	4630      	mov	r0, r6
    cb82:	f002 f9e1 	bl	ef48 <assert_post_action>
    cb86:	e7e9      	b.n	cb5c <sys_clock_announce+0x20>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    cb88:	4e49      	ldr	r6, [pc, #292]	; (ccb0 <sys_clock_announce+0x174>)
    cb8a:	23b9      	movs	r3, #185	; 0xb9
    cb8c:	4632      	mov	r2, r6
    cb8e:	494c      	ldr	r1, [pc, #304]	; (ccc0 <sys_clock_announce+0x184>)
    cb90:	4849      	ldr	r0, [pc, #292]	; (ccb8 <sys_clock_announce+0x17c>)
    cb92:	f002 f9e0 	bl	ef56 <assert_print>
    cb96:	4944      	ldr	r1, [pc, #272]	; (cca8 <sys_clock_announce+0x16c>)
    cb98:	484a      	ldr	r0, [pc, #296]	; (ccc4 <sys_clock_announce+0x188>)
    cb9a:	f002 f9dc 	bl	ef56 <assert_print>
    cb9e:	21b9      	movs	r1, #185	; 0xb9
    cba0:	4630      	mov	r0, r6
    cba2:	f002 f9d1 	bl	ef48 <assert_post_action>
    cba6:	e027      	b.n	cbf8 <sys_clock_announce+0xbc>
	z_spin_lock_set_owner(l);
    cba8:	483f      	ldr	r0, [pc, #252]	; (cca8 <sys_clock_announce+0x16c>)
    cbaa:	f7fd fd87 	bl	a6bc <z_spin_lock_set_owner>
    cbae:	f7ff fd87 	bl	c6c0 <first>
    cbb2:	4604      	mov	r4, r0
    cbb4:	2800      	cmp	r0, #0
    cbb6:	d043      	beq.n	cc40 <sys_clock_announce+0x104>
    cbb8:	6902      	ldr	r2, [r0, #16]
    cbba:	6941      	ldr	r1, [r0, #20]
    cbbc:	4b3b      	ldr	r3, [pc, #236]	; (ccac <sys_clock_announce+0x170>)
    cbbe:	681b      	ldr	r3, [r3, #0]
    cbc0:	17d8      	asrs	r0, r3, #31
    cbc2:	4293      	cmp	r3, r2
    cbc4:	eb70 0101 	sbcs.w	r1, r0, r1
    cbc8:	db3a      	blt.n	cc40 <sys_clock_announce+0x104>
		struct _timeout *t = first();
		int dt = t->dticks;

		curr_tick += dt;
    cbca:	483f      	ldr	r0, [pc, #252]	; (ccc8 <sys_clock_announce+0x18c>)
    cbcc:	6801      	ldr	r1, [r0, #0]
    cbce:	6846      	ldr	r6, [r0, #4]
    cbd0:	1889      	adds	r1, r1, r2
    cbd2:	eb46 76e2 	adc.w	r6, r6, r2, asr #31
    cbd6:	6001      	str	r1, [r0, #0]
    cbd8:	6046      	str	r6, [r0, #4]
		announce_remaining -= dt;
    cbda:	1a9b      	subs	r3, r3, r2
    cbdc:	4a33      	ldr	r2, [pc, #204]	; (ccac <sys_clock_announce+0x170>)
    cbde:	6013      	str	r3, [r2, #0]
		t->dticks = 0;
    cbe0:	2200      	movs	r2, #0
    cbe2:	2300      	movs	r3, #0
    cbe4:	e9c4 2304 	strd	r2, r3, [r4, #16]
		remove_timeout(t);
    cbe8:	4620      	mov	r0, r4
    cbea:	f003 fbc8 	bl	1037e <remove_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    cbee:	482e      	ldr	r0, [pc, #184]	; (cca8 <sys_clock_announce+0x16c>)
    cbf0:	f7fd fd54 	bl	a69c <z_spin_unlock_valid>
    cbf4:	2800      	cmp	r0, #0
    cbf6:	d0c7      	beq.n	cb88 <sys_clock_announce+0x4c>
	__asm__ volatile(
    cbf8:	f385 8811 	msr	BASEPRI, r5
    cbfc:	f3bf 8f6f 	isb	sy

		k_spin_unlock(&timeout_lock, key);
		t->fn(t);
    cc00:	68a3      	ldr	r3, [r4, #8]
    cc02:	4620      	mov	r0, r4
    cc04:	4798      	blx	r3
	__asm__ volatile(
    cc06:	f04f 0320 	mov.w	r3, #32
    cc0a:	f3ef 8511 	mrs	r5, BASEPRI
    cc0e:	f383 8812 	msr	BASEPRI_MAX, r3
    cc12:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    cc16:	4824      	ldr	r0, [pc, #144]	; (cca8 <sys_clock_announce+0x16c>)
    cc18:	f7fd fd30 	bl	a67c <z_spin_lock_valid>
    cc1c:	2800      	cmp	r0, #0
    cc1e:	d1c3      	bne.n	cba8 <sys_clock_announce+0x6c>
    cc20:	4c23      	ldr	r4, [pc, #140]	; (ccb0 <sys_clock_announce+0x174>)
    cc22:	238e      	movs	r3, #142	; 0x8e
    cc24:	4622      	mov	r2, r4
    cc26:	4923      	ldr	r1, [pc, #140]	; (ccb4 <sys_clock_announce+0x178>)
    cc28:	4823      	ldr	r0, [pc, #140]	; (ccb8 <sys_clock_announce+0x17c>)
    cc2a:	f002 f994 	bl	ef56 <assert_print>
    cc2e:	491e      	ldr	r1, [pc, #120]	; (cca8 <sys_clock_announce+0x16c>)
    cc30:	4822      	ldr	r0, [pc, #136]	; (ccbc <sys_clock_announce+0x180>)
    cc32:	f002 f990 	bl	ef56 <assert_print>
    cc36:	218e      	movs	r1, #142	; 0x8e
    cc38:	4620      	mov	r0, r4
    cc3a:	f002 f985 	bl	ef48 <assert_post_action>
    cc3e:	e7b3      	b.n	cba8 <sys_clock_announce+0x6c>
		key = k_spin_lock(&timeout_lock);
	}

	if (first() != NULL) {
    cc40:	b144      	cbz	r4, cc54 <sys_clock_announce+0x118>
		first()->dticks -= announce_remaining;
    cc42:	4b1a      	ldr	r3, [pc, #104]	; (ccac <sys_clock_announce+0x170>)
    cc44:	6819      	ldr	r1, [r3, #0]
    cc46:	6923      	ldr	r3, [r4, #16]
    cc48:	6962      	ldr	r2, [r4, #20]
    cc4a:	1a5b      	subs	r3, r3, r1
    cc4c:	eb62 72e1 	sbc.w	r2, r2, r1, asr #31
    cc50:	6123      	str	r3, [r4, #16]
    cc52:	6162      	str	r2, [r4, #20]
	}

	curr_tick += announce_remaining;
    cc54:	4a1c      	ldr	r2, [pc, #112]	; (ccc8 <sys_clock_announce+0x18c>)
    cc56:	4e15      	ldr	r6, [pc, #84]	; (ccac <sys_clock_announce+0x170>)
    cc58:	6830      	ldr	r0, [r6, #0]
    cc5a:	6813      	ldr	r3, [r2, #0]
    cc5c:	6851      	ldr	r1, [r2, #4]
    cc5e:	181b      	adds	r3, r3, r0
    cc60:	eb41 71e0 	adc.w	r1, r1, r0, asr #31
    cc64:	6013      	str	r3, [r2, #0]
    cc66:	6051      	str	r1, [r2, #4]
	announce_remaining = 0;
    cc68:	2400      	movs	r4, #0
    cc6a:	6034      	str	r4, [r6, #0]

	sys_clock_set_timeout(next_timeout(), false);
    cc6c:	f7ff fd4a 	bl	c704 <next_timeout>
    cc70:	4621      	mov	r1, r4
    cc72:	f7fb f931 	bl	7ed8 <sys_clock_set_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    cc76:	480c      	ldr	r0, [pc, #48]	; (cca8 <sys_clock_announce+0x16c>)
    cc78:	f7fd fd10 	bl	a69c <z_spin_unlock_valid>
    cc7c:	b120      	cbz	r0, cc88 <sys_clock_announce+0x14c>
	__asm__ volatile(
    cc7e:	f385 8811 	msr	BASEPRI, r5
    cc82:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
    cc86:	bd70      	pop	{r4, r5, r6, pc}
    cc88:	4c09      	ldr	r4, [pc, #36]	; (ccb0 <sys_clock_announce+0x174>)
    cc8a:	23b9      	movs	r3, #185	; 0xb9
    cc8c:	4622      	mov	r2, r4
    cc8e:	490c      	ldr	r1, [pc, #48]	; (ccc0 <sys_clock_announce+0x184>)
    cc90:	4809      	ldr	r0, [pc, #36]	; (ccb8 <sys_clock_announce+0x17c>)
    cc92:	f002 f960 	bl	ef56 <assert_print>
    cc96:	4904      	ldr	r1, [pc, #16]	; (cca8 <sys_clock_announce+0x16c>)
    cc98:	480a      	ldr	r0, [pc, #40]	; (ccc4 <sys_clock_announce+0x188>)
    cc9a:	f002 f95c 	bl	ef56 <assert_print>
    cc9e:	21b9      	movs	r1, #185	; 0xb9
    cca0:	4620      	mov	r0, r4
    cca2:	f002 f951 	bl	ef48 <assert_post_action>
    cca6:	e7ea      	b.n	cc7e <sys_clock_announce+0x142>
    cca8:	2000d528 	.word	0x2000d528
    ccac:	2000d524 	.word	0x2000d524
    ccb0:	000114d0 	.word	0x000114d0
    ccb4:	00011530 	.word	0x00011530
    ccb8:	00011324 	.word	0x00011324
    ccbc:	00011548 	.word	0x00011548
    ccc0:	00011500 	.word	0x00011500
    ccc4:	00011518 	.word	0x00011518
    ccc8:	20004928 	.word	0x20004928

0000cccc <sys_clock_tick_get>:

int64_t sys_clock_tick_get(void)
{
    cccc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint64_t t = 0U;

	LOCKED(&timeout_lock) {
    ccce:	2600      	movs	r6, #0
	__asm__ volatile(
    ccd0:	f04f 0320 	mov.w	r3, #32
    ccd4:	f3ef 8711 	mrs	r7, BASEPRI
    ccd8:	f383 8812 	msr	BASEPRI_MAX, r3
    ccdc:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    cce0:	481f      	ldr	r0, [pc, #124]	; (cd60 <sys_clock_tick_get+0x94>)
    cce2:	f7fd fccb 	bl	a67c <z_spin_lock_valid>
    cce6:	b128      	cbz	r0, ccf4 <sys_clock_tick_get+0x28>
	z_spin_lock_set_owner(l);
    cce8:	481d      	ldr	r0, [pc, #116]	; (cd60 <sys_clock_tick_get+0x94>)
    ccea:	f7fd fce7 	bl	a6bc <z_spin_lock_set_owner>
	uint64_t t = 0U;
    ccee:	2400      	movs	r4, #0
    ccf0:	4625      	mov	r5, r4
	return k;
    ccf2:	e014      	b.n	cd1e <sys_clock_tick_get+0x52>
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    ccf4:	4c1b      	ldr	r4, [pc, #108]	; (cd64 <sys_clock_tick_get+0x98>)
    ccf6:	238e      	movs	r3, #142	; 0x8e
    ccf8:	4622      	mov	r2, r4
    ccfa:	491b      	ldr	r1, [pc, #108]	; (cd68 <sys_clock_tick_get+0x9c>)
    ccfc:	481b      	ldr	r0, [pc, #108]	; (cd6c <sys_clock_tick_get+0xa0>)
    ccfe:	f002 f92a 	bl	ef56 <assert_print>
    cd02:	4917      	ldr	r1, [pc, #92]	; (cd60 <sys_clock_tick_get+0x94>)
    cd04:	481a      	ldr	r0, [pc, #104]	; (cd70 <sys_clock_tick_get+0xa4>)
    cd06:	f002 f926 	bl	ef56 <assert_print>
    cd0a:	218e      	movs	r1, #142	; 0x8e
    cd0c:	4620      	mov	r0, r4
    cd0e:	f002 f91b 	bl	ef48 <assert_post_action>
    cd12:	e7e9      	b.n	cce8 <sys_clock_tick_get+0x1c>
	__asm__ volatile(
    cd14:	f387 8811 	msr	BASEPRI, r7
    cd18:	f3bf 8f6f 	isb	sy
	LOCKED(&timeout_lock) {
    cd1c:	2601      	movs	r6, #1
    cd1e:	b9e6      	cbnz	r6, cd5a <sys_clock_tick_get+0x8e>
		t = curr_tick + sys_clock_elapsed();
    cd20:	f7fb f90c 	bl	7f3c <sys_clock_elapsed>
    cd24:	4b13      	ldr	r3, [pc, #76]	; (cd74 <sys_clock_tick_get+0xa8>)
    cd26:	681c      	ldr	r4, [r3, #0]
    cd28:	685d      	ldr	r5, [r3, #4]
    cd2a:	1904      	adds	r4, r0, r4
    cd2c:	f145 0500 	adc.w	r5, r5, #0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    cd30:	480b      	ldr	r0, [pc, #44]	; (cd60 <sys_clock_tick_get+0x94>)
    cd32:	f7fd fcb3 	bl	a69c <z_spin_unlock_valid>
    cd36:	2800      	cmp	r0, #0
    cd38:	d1ec      	bne.n	cd14 <sys_clock_tick_get+0x48>
    cd3a:	4e0a      	ldr	r6, [pc, #40]	; (cd64 <sys_clock_tick_get+0x98>)
    cd3c:	23b9      	movs	r3, #185	; 0xb9
    cd3e:	4632      	mov	r2, r6
    cd40:	490d      	ldr	r1, [pc, #52]	; (cd78 <sys_clock_tick_get+0xac>)
    cd42:	480a      	ldr	r0, [pc, #40]	; (cd6c <sys_clock_tick_get+0xa0>)
    cd44:	f002 f907 	bl	ef56 <assert_print>
    cd48:	4905      	ldr	r1, [pc, #20]	; (cd60 <sys_clock_tick_get+0x94>)
    cd4a:	480c      	ldr	r0, [pc, #48]	; (cd7c <sys_clock_tick_get+0xb0>)
    cd4c:	f002 f903 	bl	ef56 <assert_print>
    cd50:	21b9      	movs	r1, #185	; 0xb9
    cd52:	4630      	mov	r0, r6
    cd54:	f002 f8f8 	bl	ef48 <assert_post_action>
    cd58:	e7dc      	b.n	cd14 <sys_clock_tick_get+0x48>
	}
	return t;
}
    cd5a:	4620      	mov	r0, r4
    cd5c:	4629      	mov	r1, r5
    cd5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    cd60:	2000d528 	.word	0x2000d528
    cd64:	000114d0 	.word	0x000114d0
    cd68:	00011530 	.word	0x00011530
    cd6c:	00011324 	.word	0x00011324
    cd70:	00011548 	.word	0x00011548
    cd74:	20004928 	.word	0x20004928
    cd78:	00011500 	.word	0x00011500
    cd7c:	00011518 	.word	0x00011518

0000cd80 <z_timer_expiration_handler>:
 * @brief Handle expiration of a kernel timer object.
 *
 * @param t  Timeout used by the timer.
 */
void z_timer_expiration_handler(struct _timeout *t)
{
    cd80:	b570      	push	{r4, r5, r6, lr}
    cd82:	4604      	mov	r4, r0
	__asm__ volatile(
    cd84:	f04f 0320 	mov.w	r3, #32
    cd88:	f3ef 8611 	mrs	r6, BASEPRI
    cd8c:	f383 8812 	msr	BASEPRI_MAX, r3
    cd90:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    cd94:	4857      	ldr	r0, [pc, #348]	; (cef4 <z_timer_expiration_handler+0x174>)
    cd96:	f7fd fc71 	bl	a67c <z_spin_lock_valid>
    cd9a:	2800      	cmp	r0, #0
    cd9c:	d049      	beq.n	ce32 <z_timer_expiration_handler+0xb2>
	z_spin_lock_set_owner(l);
    cd9e:	4855      	ldr	r0, [pc, #340]	; (cef4 <z_timer_expiration_handler+0x174>)
    cda0:	f7fd fc8c 	bl	a6bc <z_spin_lock_set_owner>
	return k;
    cda4:	4635      	mov	r5, r6

	/*
	 * if the timer is periodic, start it again; don't add _TICK_ALIGN
	 * since we're already aligned to a tick boundary
	 */
	if (!K_TIMEOUT_EQ(timer->period, K_NO_WAIT) &&
    cda6:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    cda8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    cdaa:	ea52 0103 	orrs.w	r1, r2, r3
    cdae:	d005      	beq.n	cdbc <z_timer_expiration_handler+0x3c>
    cdb0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    cdb4:	bf08      	it	eq
    cdb6:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
    cdba:	d14a      	bne.n	ce52 <z_timer_expiration_handler+0xd2>
		z_add_timeout(&timer->timeout, z_timer_expiration_handler,
			     timer->period);
	}

	/* update timer's status */
	timer->status += 1U;
    cdbc:	6b23      	ldr	r3, [r4, #48]	; 0x30
    cdbe:	3301      	adds	r3, #1
    cdc0:	6323      	str	r3, [r4, #48]	; 0x30

	/* invoke timer expiry function */
	if (timer->expiry_fn != NULL) {
    cdc2:	6a23      	ldr	r3, [r4, #32]
    cdc4:	b1db      	cbz	r3, cdfe <z_timer_expiration_handler+0x7e>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    cdc6:	484b      	ldr	r0, [pc, #300]	; (cef4 <z_timer_expiration_handler+0x174>)
    cdc8:	f7fd fc68 	bl	a69c <z_spin_unlock_valid>
    cdcc:	2800      	cmp	r0, #0
    cdce:	d047      	beq.n	ce60 <z_timer_expiration_handler+0xe0>
	__asm__ volatile(
    cdd0:	f386 8811 	msr	BASEPRI, r6
    cdd4:	f3bf 8f6f 	isb	sy
		/* Unlock for user handler. */
		k_spin_unlock(&lock, key);
		timer->expiry_fn(timer);
    cdd8:	6a23      	ldr	r3, [r4, #32]
    cdda:	4620      	mov	r0, r4
    cddc:	4798      	blx	r3
	__asm__ volatile(
    cdde:	f04f 0320 	mov.w	r3, #32
    cde2:	f3ef 8511 	mrs	r5, BASEPRI
    cde6:	f383 8812 	msr	BASEPRI_MAX, r3
    cdea:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    cdee:	4841      	ldr	r0, [pc, #260]	; (cef4 <z_timer_expiration_handler+0x174>)
    cdf0:	f7fd fc44 	bl	a67c <z_spin_lock_valid>
    cdf4:	2800      	cmp	r0, #0
    cdf6:	d043      	beq.n	ce80 <z_timer_expiration_handler+0x100>
	z_spin_lock_set_owner(l);
    cdf8:	483e      	ldr	r0, [pc, #248]	; (cef4 <z_timer_expiration_handler+0x174>)
    cdfa:	f7fd fc5f 	bl	a6bc <z_spin_lock_set_owner>
}

static inline struct k_thread *z_waitq_head(_wait_q_t *w)
{
	return (struct k_thread *)sys_dlist_peek_head(&w->waitq);
    cdfe:	f104 0318 	add.w	r3, r4, #24
	return list->head == list;
    ce02:	69a4      	ldr	r4, [r4, #24]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    ce04:	42a3      	cmp	r3, r4
    ce06:	d04b      	beq.n	cea0 <z_timer_expiration_handler+0x120>
		return;
	}

	thread = z_waitq_head(&timer->wait_q);

	if (thread == NULL) {
    ce08:	2c00      	cmp	r4, #0
    ce0a:	d049      	beq.n	cea0 <z_timer_expiration_handler+0x120>
		k_spin_unlock(&lock, key);
		return;
	}

	z_unpend_thread_no_timeout(thread);
    ce0c:	4620      	mov	r0, r4
    ce0e:	f7fe f9f7 	bl	b200 <z_unpend_thread_no_timeout>
    ce12:	2300      	movs	r3, #0
    ce14:	f8c4 30ac 	str.w	r3, [r4, #172]	; 0xac
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    ce18:	4836      	ldr	r0, [pc, #216]	; (cef4 <z_timer_expiration_handler+0x174>)
    ce1a:	f7fd fc3f 	bl	a69c <z_spin_unlock_valid>
    ce1e:	2800      	cmp	r0, #0
    ce20:	d057      	beq.n	ced2 <z_timer_expiration_handler+0x152>
	__asm__ volatile(
    ce22:	f385 8811 	msr	BASEPRI, r5
    ce26:	f3bf 8f6f 	isb	sy

	arch_thread_return_value_set(thread, 0);

	k_spin_unlock(&lock, key);

	z_ready_thread(thread);
    ce2a:	4620      	mov	r0, r4
    ce2c:	f7fe fce6 	bl	b7fc <z_ready_thread>
}
    ce30:	bd70      	pop	{r4, r5, r6, pc}
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    ce32:	4d31      	ldr	r5, [pc, #196]	; (cef8 <z_timer_expiration_handler+0x178>)
    ce34:	238e      	movs	r3, #142	; 0x8e
    ce36:	462a      	mov	r2, r5
    ce38:	4930      	ldr	r1, [pc, #192]	; (cefc <z_timer_expiration_handler+0x17c>)
    ce3a:	4831      	ldr	r0, [pc, #196]	; (cf00 <z_timer_expiration_handler+0x180>)
    ce3c:	f002 f88b 	bl	ef56 <assert_print>
    ce40:	492c      	ldr	r1, [pc, #176]	; (cef4 <z_timer_expiration_handler+0x174>)
    ce42:	4830      	ldr	r0, [pc, #192]	; (cf04 <z_timer_expiration_handler+0x184>)
    ce44:	f002 f887 	bl	ef56 <assert_print>
    ce48:	218e      	movs	r1, #142	; 0x8e
    ce4a:	4628      	mov	r0, r5
    ce4c:	f002 f87c 	bl	ef48 <assert_post_action>
    ce50:	e7a5      	b.n	cd9e <z_timer_expiration_handler+0x1e>
		z_add_timeout(&timer->timeout, z_timer_expiration_handler,
    ce52:	e9d4 230a 	ldrd	r2, r3, [r4, #40]	; 0x28
    ce56:	492c      	ldr	r1, [pc, #176]	; (cf08 <z_timer_expiration_handler+0x188>)
    ce58:	4620      	mov	r0, r4
    ce5a:	f7ff fc79 	bl	c750 <z_add_timeout>
    ce5e:	e7ad      	b.n	cdbc <z_timer_expiration_handler+0x3c>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    ce60:	4d25      	ldr	r5, [pc, #148]	; (cef8 <z_timer_expiration_handler+0x178>)
    ce62:	23b9      	movs	r3, #185	; 0xb9
    ce64:	462a      	mov	r2, r5
    ce66:	4929      	ldr	r1, [pc, #164]	; (cf0c <z_timer_expiration_handler+0x18c>)
    ce68:	4825      	ldr	r0, [pc, #148]	; (cf00 <z_timer_expiration_handler+0x180>)
    ce6a:	f002 f874 	bl	ef56 <assert_print>
    ce6e:	4921      	ldr	r1, [pc, #132]	; (cef4 <z_timer_expiration_handler+0x174>)
    ce70:	4827      	ldr	r0, [pc, #156]	; (cf10 <z_timer_expiration_handler+0x190>)
    ce72:	f002 f870 	bl	ef56 <assert_print>
    ce76:	21b9      	movs	r1, #185	; 0xb9
    ce78:	4628      	mov	r0, r5
    ce7a:	f002 f865 	bl	ef48 <assert_post_action>
    ce7e:	e7a7      	b.n	cdd0 <z_timer_expiration_handler+0x50>
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    ce80:	4e1d      	ldr	r6, [pc, #116]	; (cef8 <z_timer_expiration_handler+0x178>)
    ce82:	238e      	movs	r3, #142	; 0x8e
    ce84:	4632      	mov	r2, r6
    ce86:	491d      	ldr	r1, [pc, #116]	; (cefc <z_timer_expiration_handler+0x17c>)
    ce88:	481d      	ldr	r0, [pc, #116]	; (cf00 <z_timer_expiration_handler+0x180>)
    ce8a:	f002 f864 	bl	ef56 <assert_print>
    ce8e:	4919      	ldr	r1, [pc, #100]	; (cef4 <z_timer_expiration_handler+0x174>)
    ce90:	481c      	ldr	r0, [pc, #112]	; (cf04 <z_timer_expiration_handler+0x184>)
    ce92:	f002 f860 	bl	ef56 <assert_print>
    ce96:	218e      	movs	r1, #142	; 0x8e
    ce98:	4630      	mov	r0, r6
    ce9a:	f002 f855 	bl	ef48 <assert_post_action>
    ce9e:	e7ab      	b.n	cdf8 <z_timer_expiration_handler+0x78>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    cea0:	4814      	ldr	r0, [pc, #80]	; (cef4 <z_timer_expiration_handler+0x174>)
    cea2:	f7fd fbfb 	bl	a69c <z_spin_unlock_valid>
    cea6:	b120      	cbz	r0, ceb2 <z_timer_expiration_handler+0x132>
    cea8:	f385 8811 	msr	BASEPRI, r5
    ceac:	f3bf 8f6f 	isb	sy
		return;
    ceb0:	e7be      	b.n	ce30 <z_timer_expiration_handler+0xb0>
    ceb2:	4c11      	ldr	r4, [pc, #68]	; (cef8 <z_timer_expiration_handler+0x178>)
    ceb4:	23b9      	movs	r3, #185	; 0xb9
    ceb6:	4622      	mov	r2, r4
    ceb8:	4914      	ldr	r1, [pc, #80]	; (cf0c <z_timer_expiration_handler+0x18c>)
    ceba:	4811      	ldr	r0, [pc, #68]	; (cf00 <z_timer_expiration_handler+0x180>)
    cebc:	f002 f84b 	bl	ef56 <assert_print>
    cec0:	490c      	ldr	r1, [pc, #48]	; (cef4 <z_timer_expiration_handler+0x174>)
    cec2:	4813      	ldr	r0, [pc, #76]	; (cf10 <z_timer_expiration_handler+0x190>)
    cec4:	f002 f847 	bl	ef56 <assert_print>
    cec8:	21b9      	movs	r1, #185	; 0xb9
    ceca:	4620      	mov	r0, r4
    cecc:	f002 f83c 	bl	ef48 <assert_post_action>
    ced0:	e7ea      	b.n	cea8 <z_timer_expiration_handler+0x128>
    ced2:	4e09      	ldr	r6, [pc, #36]	; (cef8 <z_timer_expiration_handler+0x178>)
    ced4:	23b9      	movs	r3, #185	; 0xb9
    ced6:	4632      	mov	r2, r6
    ced8:	490c      	ldr	r1, [pc, #48]	; (cf0c <z_timer_expiration_handler+0x18c>)
    ceda:	4809      	ldr	r0, [pc, #36]	; (cf00 <z_timer_expiration_handler+0x180>)
    cedc:	f002 f83b 	bl	ef56 <assert_print>
    cee0:	4904      	ldr	r1, [pc, #16]	; (cef4 <z_timer_expiration_handler+0x174>)
    cee2:	480b      	ldr	r0, [pc, #44]	; (cf10 <z_timer_expiration_handler+0x190>)
    cee4:	f002 f837 	bl	ef56 <assert_print>
    cee8:	21b9      	movs	r1, #185	; 0xb9
    ceea:	4630      	mov	r0, r6
    ceec:	f002 f82c 	bl	ef48 <assert_post_action>
    cef0:	e797      	b.n	ce22 <z_timer_expiration_handler+0xa2>
    cef2:	bf00      	nop
    cef4:	2000d52c 	.word	0x2000d52c
    cef8:	000114d0 	.word	0x000114d0
    cefc:	00011530 	.word	0x00011530
    cf00:	00011324 	.word	0x00011324
    cf04:	00011548 	.word	0x00011548
    cf08:	0000cd81 	.word	0x0000cd81
    cf0c:	00011500 	.word	0x00011500
    cf10:	00011518 	.word	0x00011518

0000cf14 <z_impl_k_timer_start>:
}


void z_impl_k_timer_start(struct k_timer *timer, k_timeout_t duration,
			  k_timeout_t period)
{
    cf14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    cf18:	9f06      	ldr	r7, [sp, #24]
    cf1a:	f8dd 801c 	ldr.w	r8, [sp, #28]
	SYS_PORT_TRACING_OBJ_FUNC(k_timer, start, timer);

	if (K_TIMEOUT_EQ(duration, K_FOREVER)) {
    cf1e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    cf22:	bf08      	it	eq
    cf24:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
    cf28:	d02f      	beq.n	cf8a <z_impl_k_timer_start+0x76>
    cf2a:	4605      	mov	r5, r0
    cf2c:	4614      	mov	r4, r2
    cf2e:	461e      	mov	r6, r3
    cf30:	4611      	mov	r1, r2
    cf32:	4618      	mov	r0, r3
	 * for backwards compatibility.  This is unfortunate
	 * (i.e. k_timer_start() doesn't treat its initial sleep
	 * argument the same way k_sleep() does), but historical.  The
	 * timer_api test relies on this behavior.
	 */
	if (!K_TIMEOUT_EQ(period, K_FOREVER) && period.ticks != 0 &&
    cf34:	f1b8 3fff 	cmp.w	r8, #4294967295	; 0xffffffff
    cf38:	bf08      	it	eq
    cf3a:	f1b7 3fff 	cmpeq.w	r7, #4294967295	; 0xffffffff
    cf3e:	d00d      	beq.n	cf5c <z_impl_k_timer_start+0x48>
    cf40:	ea57 0c08 	orrs.w	ip, r7, r8
    cf44:	d00a      	beq.n	cf5c <z_impl_k_timer_start+0x48>
	    Z_TICK_ABS(period.ticks) < 0) {
    cf46:	f06f 0c01 	mvn.w	ip, #1
    cf4a:	ebbc 0c07 	subs.w	ip, ip, r7
    cf4e:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
    cf52:	eb6c 0c08 	sbc.w	ip, ip, r8
	if (!K_TIMEOUT_EQ(period, K_FOREVER) && period.ticks != 0 &&
    cf56:	f1bc 0f00 	cmp.w	ip, #0
    cf5a:	db18      	blt.n	cf8e <z_impl_k_timer_start+0x7a>
		period.ticks = MAX(period.ticks - 1, 1);
	}
	if (Z_TICK_ABS(duration.ticks) < 0) {
    cf5c:	f06f 0301 	mvn.w	r3, #1
    cf60:	1a5b      	subs	r3, r3, r1
    cf62:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    cf66:	eb63 0300 	sbc.w	r3, r3, r0
    cf6a:	2b00      	cmp	r3, #0
    cf6c:	db1a      	blt.n	cfa4 <z_impl_k_timer_start+0x90>
		duration.ticks = MAX(duration.ticks - 1, 0);
	}

	(void)z_abort_timeout(&timer->timeout);
    cf6e:	4628      	mov	r0, r5
    cf70:	f7ff fcd2 	bl	c918 <z_abort_timeout>
	timer->period = period;
    cf74:	62af      	str	r7, [r5, #40]	; 0x28
    cf76:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
	timer->status = 0U;
    cf7a:	2300      	movs	r3, #0
    cf7c:	632b      	str	r3, [r5, #48]	; 0x30

	z_add_timeout(&timer->timeout, z_timer_expiration_handler,
    cf7e:	4622      	mov	r2, r4
    cf80:	4633      	mov	r3, r6
    cf82:	490e      	ldr	r1, [pc, #56]	; (cfbc <z_impl_k_timer_start+0xa8>)
    cf84:	4628      	mov	r0, r5
    cf86:	f7ff fbe3 	bl	c750 <z_add_timeout>
		     duration);
}
    cf8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		period.ticks = MAX(period.ticks - 1, 1);
    cf8e:	2f02      	cmp	r7, #2
    cf90:	f178 0300 	sbcs.w	r3, r8, #0
    cf94:	da02      	bge.n	cf9c <z_impl_k_timer_start+0x88>
    cf96:	2702      	movs	r7, #2
    cf98:	f04f 0800 	mov.w	r8, #0
    cf9c:	3f01      	subs	r7, #1
    cf9e:	f148 38ff 	adc.w	r8, r8, #4294967295	; 0xffffffff
    cfa2:	e7db      	b.n	cf5c <z_impl_k_timer_start+0x48>
		duration.ticks = MAX(duration.ticks - 1, 0);
    cfa4:	460c      	mov	r4, r1
    cfa6:	4606      	mov	r6, r0
    cfa8:	2901      	cmp	r1, #1
    cfaa:	f170 0300 	sbcs.w	r3, r0, #0
    cfae:	da01      	bge.n	cfb4 <z_impl_k_timer_start+0xa0>
    cfb0:	2401      	movs	r4, #1
    cfb2:	2600      	movs	r6, #0
    cfb4:	3c01      	subs	r4, #1
    cfb6:	f146 36ff 	adc.w	r6, r6, #4294967295	; 0xffffffff
    cfba:	e7d8      	b.n	cf6e <z_impl_k_timer_start+0x5a>
    cfbc:	0000cd81 	.word	0x0000cd81

0000cfc0 <k_thread_system_pool_assign>:
	return ret;
}

void k_thread_system_pool_assign(struct k_thread *thread)
{
	thread->resource_pool = _SYSTEM_HEAP;
    cfc0:	4b01      	ldr	r3, [pc, #4]	; (cfc8 <k_thread_system_pool_assign+0x8>)
    cfc2:	f8c0 30a4 	str.w	r3, [r0, #164]	; 0xa4
}
    cfc6:	4770      	bx	lr
    cfc8:	200041e0 	.word	0x200041e0

0000cfcc <boot_banner>:
#define BOOT_DELAY_BANNER ""
#endif

#if defined(CONFIG_BOOT_DELAY) || CONFIG_BOOT_DELAY > 0
void boot_banner(void)
{
    cfcc:	b508      	push	{r3, lr}
		k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
	}

#if defined(CONFIG_BOOT_BANNER)
#ifdef BUILD_VERSION
	printk("*** Booting Zephyr OS build %s %s ***\n",
    cfce:	4a03      	ldr	r2, [pc, #12]	; (cfdc <boot_banner+0x10>)
    cfd0:	4903      	ldr	r1, [pc, #12]	; (cfe0 <boot_banner+0x14>)
    cfd2:	4804      	ldr	r0, [pc, #16]	; (cfe4 <boot_banner+0x18>)
    cfd4:	f001 feb6 	bl	ed44 <printk>
#else
	printk("*** Booting Zephyr OS version %s %s ***\n",
	       KERNEL_VERSION_STRING, BOOT_DELAY_BANNER);
#endif
#endif
}
    cfd8:	bd08      	pop	{r3, pc}
    cfda:	bf00      	nop
    cfdc:	00012230 	.word	0x00012230
    cfe0:	00012f8c 	.word	0x00012f8c
    cfe4:	00012f9c 	.word	0x00012f9c

0000cfe8 <statics_init>:

	SYS_PORT_TRACING_OBJ_INIT(k_heap, h);
}

static int statics_init(const struct device *unused)
{
    cfe8:	b538      	push	{r3, r4, r5, lr}
	ARG_UNUSED(unused);
	STRUCT_SECTION_FOREACH(k_heap, h) {
    cfea:	4c0f      	ldr	r4, [pc, #60]	; (d028 <statics_init+0x40>)
    cfec:	e008      	b.n	d000 <statics_init+0x18>
    cfee:	4b0f      	ldr	r3, [pc, #60]	; (d02c <statics_init+0x44>)
    cff0:	429c      	cmp	r4, r3
    cff2:	d217      	bcs.n	d024 <statics_init+0x3c>
		}

		if (do_clear)
#endif /* CONFIG_DEMAND_PAGING && !CONFIG_LINKER_GENERIC_SECTIONS_PRESENT_AT_BOOT */
		{
			k_heap_init(h, h->heap.init_mem, h->heap.init_bytes);
    cff4:	68a2      	ldr	r2, [r4, #8]
    cff6:	6861      	ldr	r1, [r4, #4]
    cff8:	4620      	mov	r0, r4
    cffa:	f003 fa0c 	bl	10416 <k_heap_init>
	STRUCT_SECTION_FOREACH(k_heap, h) {
    cffe:	3418      	adds	r4, #24
    d000:	4b0a      	ldr	r3, [pc, #40]	; (d02c <statics_init+0x44>)
    d002:	429c      	cmp	r4, r3
    d004:	d9f3      	bls.n	cfee <statics_init+0x6>
    d006:	4d0a      	ldr	r5, [pc, #40]	; (d030 <statics_init+0x48>)
    d008:	2318      	movs	r3, #24
    d00a:	462a      	mov	r2, r5
    d00c:	4909      	ldr	r1, [pc, #36]	; (d034 <statics_init+0x4c>)
    d00e:	480a      	ldr	r0, [pc, #40]	; (d038 <statics_init+0x50>)
    d010:	f001 ffa1 	bl	ef56 <assert_print>
    d014:	4809      	ldr	r0, [pc, #36]	; (d03c <statics_init+0x54>)
    d016:	f001 ff9e 	bl	ef56 <assert_print>
    d01a:	2118      	movs	r1, #24
    d01c:	4628      	mov	r0, r5
    d01e:	f001 ff93 	bl	ef48 <assert_post_action>
    d022:	e7e4      	b.n	cfee <statics_init+0x6>
		}
	}
	return 0;
}
    d024:	2000      	movs	r0, #0
    d026:	bd38      	pop	{r3, r4, r5, pc}
    d028:	200041e0 	.word	0x200041e0
    d02c:	200041f8 	.word	0x200041f8
    d030:	00012fc4 	.word	0x00012fc4
    d034:	00012fe8 	.word	0x00012fe8
    d038:	00011324 	.word	0x00011324
    d03c:	00012b0c 	.word	0x00012b0c

0000d040 <acos>:
    d040:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    d042:	4604      	mov	r4, r0
    d044:	460d      	mov	r5, r1
    d046:	f7f3 ff0f 	bl	e68 <__ieee754_acos>
    d04a:	4b11      	ldr	r3, [pc, #68]	; (d090 <acos+0x50>)
    d04c:	f993 3000 	ldrsb.w	r3, [r3]
    d050:	3301      	adds	r3, #1
    d052:	4606      	mov	r6, r0
    d054:	460f      	mov	r7, r1
    d056:	d018      	beq.n	d08a <acos+0x4a>
    d058:	4622      	mov	r2, r4
    d05a:	462b      	mov	r3, r5
    d05c:	4620      	mov	r0, r4
    d05e:	4629      	mov	r1, r5
    d060:	f7f3 fd5e 	bl	b20 <__aeabi_dcmpun>
    d064:	b988      	cbnz	r0, d08a <acos+0x4a>
    d066:	4620      	mov	r0, r4
    d068:	4629      	mov	r1, r5
    d06a:	f003 f9dc 	bl	10426 <fabs>
    d06e:	4b09      	ldr	r3, [pc, #36]	; (d094 <acos+0x54>)
    d070:	2200      	movs	r2, #0
    d072:	f7f3 fd4b 	bl	b0c <__aeabi_dcmpgt>
    d076:	b140      	cbz	r0, d08a <acos+0x4a>
    d078:	f002 f8e7 	bl	f24a <__errno>
    d07c:	2321      	movs	r3, #33	; 0x21
    d07e:	6003      	str	r3, [r0, #0]
    d080:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    d084:	4804      	ldr	r0, [pc, #16]	; (d098 <acos+0x58>)
    d086:	f000 b98f 	b.w	d3a8 <nan>
    d08a:	4630      	mov	r0, r6
    d08c:	4639      	mov	r1, r7
    d08e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    d090:	200041c8 	.word	0x200041c8
    d094:	3ff00000 	.word	0x3ff00000
    d098:	000132de 	.word	0x000132de

0000d09c <pow>:
    d09c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    d0a0:	461f      	mov	r7, r3
    d0a2:	4680      	mov	r8, r0
    d0a4:	4689      	mov	r9, r1
    d0a6:	4616      	mov	r6, r2
    d0a8:	f7f4 f92a 	bl	1300 <__ieee754_pow>
    d0ac:	4b4d      	ldr	r3, [pc, #308]	; (d1e4 <pow+0x148>)
    d0ae:	f993 3000 	ldrsb.w	r3, [r3]
    d0b2:	3301      	adds	r3, #1
    d0b4:	4604      	mov	r4, r0
    d0b6:	460d      	mov	r5, r1
    d0b8:	d015      	beq.n	d0e6 <pow+0x4a>
    d0ba:	4632      	mov	r2, r6
    d0bc:	463b      	mov	r3, r7
    d0be:	4630      	mov	r0, r6
    d0c0:	4639      	mov	r1, r7
    d0c2:	f7f3 fd2d 	bl	b20 <__aeabi_dcmpun>
    d0c6:	b970      	cbnz	r0, d0e6 <pow+0x4a>
    d0c8:	4642      	mov	r2, r8
    d0ca:	464b      	mov	r3, r9
    d0cc:	4640      	mov	r0, r8
    d0ce:	4649      	mov	r1, r9
    d0d0:	f7f3 fd26 	bl	b20 <__aeabi_dcmpun>
    d0d4:	2200      	movs	r2, #0
    d0d6:	2300      	movs	r3, #0
    d0d8:	b148      	cbz	r0, d0ee <pow+0x52>
    d0da:	4630      	mov	r0, r6
    d0dc:	4639      	mov	r1, r7
    d0de:	f7f3 fced 	bl	abc <__aeabi_dcmpeq>
    d0e2:	2800      	cmp	r0, #0
    d0e4:	d17b      	bne.n	d1de <pow+0x142>
    d0e6:	4620      	mov	r0, r4
    d0e8:	4629      	mov	r1, r5
    d0ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    d0ee:	4640      	mov	r0, r8
    d0f0:	4649      	mov	r1, r9
    d0f2:	f7f3 fce3 	bl	abc <__aeabi_dcmpeq>
    d0f6:	b1e0      	cbz	r0, d132 <pow+0x96>
    d0f8:	2200      	movs	r2, #0
    d0fa:	2300      	movs	r3, #0
    d0fc:	4630      	mov	r0, r6
    d0fe:	4639      	mov	r1, r7
    d100:	f7f3 fcdc 	bl	abc <__aeabi_dcmpeq>
    d104:	2800      	cmp	r0, #0
    d106:	d16a      	bne.n	d1de <pow+0x142>
    d108:	4630      	mov	r0, r6
    d10a:	4639      	mov	r1, r7
    d10c:	f003 f98e 	bl	1042c <finite>
    d110:	2800      	cmp	r0, #0
    d112:	d0e8      	beq.n	d0e6 <pow+0x4a>
    d114:	2200      	movs	r2, #0
    d116:	2300      	movs	r3, #0
    d118:	4630      	mov	r0, r6
    d11a:	4639      	mov	r1, r7
    d11c:	f7f3 fcd8 	bl	ad0 <__aeabi_dcmplt>
    d120:	2800      	cmp	r0, #0
    d122:	d0e0      	beq.n	d0e6 <pow+0x4a>
    d124:	f002 f891 	bl	f24a <__errno>
    d128:	2321      	movs	r3, #33	; 0x21
    d12a:	6003      	str	r3, [r0, #0]
    d12c:	2400      	movs	r4, #0
    d12e:	4d2e      	ldr	r5, [pc, #184]	; (d1e8 <pow+0x14c>)
    d130:	e7d9      	b.n	d0e6 <pow+0x4a>
    d132:	4620      	mov	r0, r4
    d134:	4629      	mov	r1, r5
    d136:	f003 f979 	bl	1042c <finite>
    d13a:	bba8      	cbnz	r0, d1a8 <pow+0x10c>
    d13c:	4640      	mov	r0, r8
    d13e:	4649      	mov	r1, r9
    d140:	f003 f974 	bl	1042c <finite>
    d144:	b380      	cbz	r0, d1a8 <pow+0x10c>
    d146:	4630      	mov	r0, r6
    d148:	4639      	mov	r1, r7
    d14a:	f003 f96f 	bl	1042c <finite>
    d14e:	b358      	cbz	r0, d1a8 <pow+0x10c>
    d150:	4622      	mov	r2, r4
    d152:	462b      	mov	r3, r5
    d154:	4620      	mov	r0, r4
    d156:	4629      	mov	r1, r5
    d158:	f7f3 fce2 	bl	b20 <__aeabi_dcmpun>
    d15c:	b160      	cbz	r0, d178 <pow+0xdc>
    d15e:	f002 f874 	bl	f24a <__errno>
    d162:	2321      	movs	r3, #33	; 0x21
    d164:	6003      	str	r3, [r0, #0]
    d166:	2200      	movs	r2, #0
    d168:	2300      	movs	r3, #0
    d16a:	4610      	mov	r0, r2
    d16c:	4619      	mov	r1, r3
    d16e:	f7f3 fafd 	bl	76c <__aeabi_ddiv>
    d172:	4604      	mov	r4, r0
    d174:	460d      	mov	r5, r1
    d176:	e7b6      	b.n	d0e6 <pow+0x4a>
    d178:	f002 f867 	bl	f24a <__errno>
    d17c:	2322      	movs	r3, #34	; 0x22
    d17e:	6003      	str	r3, [r0, #0]
    d180:	2200      	movs	r2, #0
    d182:	2300      	movs	r3, #0
    d184:	4640      	mov	r0, r8
    d186:	4649      	mov	r1, r9
    d188:	f7f3 fca2 	bl	ad0 <__aeabi_dcmplt>
    d18c:	2400      	movs	r4, #0
    d18e:	b148      	cbz	r0, d1a4 <pow+0x108>
    d190:	4630      	mov	r0, r6
    d192:	4639      	mov	r1, r7
    d194:	f000 f90e 	bl	d3b4 <rint>
    d198:	4632      	mov	r2, r6
    d19a:	463b      	mov	r3, r7
    d19c:	f7f3 fc8e 	bl	abc <__aeabi_dcmpeq>
    d1a0:	2800      	cmp	r0, #0
    d1a2:	d0c4      	beq.n	d12e <pow+0x92>
    d1a4:	4d11      	ldr	r5, [pc, #68]	; (d1ec <pow+0x150>)
    d1a6:	e79e      	b.n	d0e6 <pow+0x4a>
    d1a8:	2200      	movs	r2, #0
    d1aa:	2300      	movs	r3, #0
    d1ac:	4620      	mov	r0, r4
    d1ae:	4629      	mov	r1, r5
    d1b0:	f7f3 fc84 	bl	abc <__aeabi_dcmpeq>
    d1b4:	2800      	cmp	r0, #0
    d1b6:	d096      	beq.n	d0e6 <pow+0x4a>
    d1b8:	4640      	mov	r0, r8
    d1ba:	4649      	mov	r1, r9
    d1bc:	f003 f936 	bl	1042c <finite>
    d1c0:	2800      	cmp	r0, #0
    d1c2:	d090      	beq.n	d0e6 <pow+0x4a>
    d1c4:	4630      	mov	r0, r6
    d1c6:	4639      	mov	r1, r7
    d1c8:	f003 f930 	bl	1042c <finite>
    d1cc:	2800      	cmp	r0, #0
    d1ce:	d08a      	beq.n	d0e6 <pow+0x4a>
    d1d0:	f002 f83b 	bl	f24a <__errno>
    d1d4:	2322      	movs	r3, #34	; 0x22
    d1d6:	6003      	str	r3, [r0, #0]
    d1d8:	2400      	movs	r4, #0
    d1da:	2500      	movs	r5, #0
    d1dc:	e783      	b.n	d0e6 <pow+0x4a>
    d1de:	4d04      	ldr	r5, [pc, #16]	; (d1f0 <pow+0x154>)
    d1e0:	2400      	movs	r4, #0
    d1e2:	e780      	b.n	d0e6 <pow+0x4a>
    d1e4:	200041c8 	.word	0x200041c8
    d1e8:	fff00000 	.word	0xfff00000
    d1ec:	7ff00000 	.word	0x7ff00000
    d1f0:	3ff00000 	.word	0x3ff00000

0000d1f4 <sqrt>:
    d1f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    d1f6:	4606      	mov	r6, r0
    d1f8:	460f      	mov	r7, r1
    d1fa:	f000 f827 	bl	d24c <__ieee754_sqrt>
    d1fe:	4b12      	ldr	r3, [pc, #72]	; (d248 <sqrt+0x54>)
    d200:	f993 3000 	ldrsb.w	r3, [r3]
    d204:	3301      	adds	r3, #1
    d206:	4604      	mov	r4, r0
    d208:	460d      	mov	r5, r1
    d20a:	d019      	beq.n	d240 <sqrt+0x4c>
    d20c:	4632      	mov	r2, r6
    d20e:	463b      	mov	r3, r7
    d210:	4630      	mov	r0, r6
    d212:	4639      	mov	r1, r7
    d214:	f7f3 fc84 	bl	b20 <__aeabi_dcmpun>
    d218:	b990      	cbnz	r0, d240 <sqrt+0x4c>
    d21a:	2200      	movs	r2, #0
    d21c:	2300      	movs	r3, #0
    d21e:	4630      	mov	r0, r6
    d220:	4639      	mov	r1, r7
    d222:	f7f3 fc55 	bl	ad0 <__aeabi_dcmplt>
    d226:	b158      	cbz	r0, d240 <sqrt+0x4c>
    d228:	f002 f80f 	bl	f24a <__errno>
    d22c:	2321      	movs	r3, #33	; 0x21
    d22e:	6003      	str	r3, [r0, #0]
    d230:	2200      	movs	r2, #0
    d232:	2300      	movs	r3, #0
    d234:	4610      	mov	r0, r2
    d236:	4619      	mov	r1, r3
    d238:	f7f3 fa98 	bl	76c <__aeabi_ddiv>
    d23c:	4604      	mov	r4, r0
    d23e:	460d      	mov	r5, r1
    d240:	4620      	mov	r0, r4
    d242:	4629      	mov	r1, r5
    d244:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    d246:	bf00      	nop
    d248:	200041c8 	.word	0x200041c8

0000d24c <__ieee754_sqrt>:
    d24c:	f8df c154 	ldr.w	ip, [pc, #340]	; d3a4 <__ieee754_sqrt+0x158>
    d250:	ea3c 0c01 	bics.w	ip, ip, r1
    d254:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    d258:	460a      	mov	r2, r1
    d25a:	4606      	mov	r6, r0
    d25c:	460d      	mov	r5, r1
    d25e:	460c      	mov	r4, r1
    d260:	4607      	mov	r7, r0
    d262:	4603      	mov	r3, r0
    d264:	d10f      	bne.n	d286 <__ieee754_sqrt+0x3a>
    d266:	4602      	mov	r2, r0
    d268:	460b      	mov	r3, r1
    d26a:	f7f3 f955 	bl	518 <__aeabi_dmul>
    d26e:	4602      	mov	r2, r0
    d270:	460b      	mov	r3, r1
    d272:	4630      	mov	r0, r6
    d274:	4629      	mov	r1, r5
    d276:	f7f2 ff99 	bl	1ac <__adddf3>
    d27a:	4606      	mov	r6, r0
    d27c:	460d      	mov	r5, r1
    d27e:	4630      	mov	r0, r6
    d280:	4629      	mov	r1, r5
    d282:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    d286:	2900      	cmp	r1, #0
    d288:	dc0e      	bgt.n	d2a8 <__ieee754_sqrt+0x5c>
    d28a:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
    d28e:	ea5c 0707 	orrs.w	r7, ip, r7
    d292:	d0f4      	beq.n	d27e <__ieee754_sqrt+0x32>
    d294:	b141      	cbz	r1, d2a8 <__ieee754_sqrt+0x5c>
    d296:	4602      	mov	r2, r0
    d298:	460b      	mov	r3, r1
    d29a:	f7f2 ff85 	bl	1a8 <__aeabi_dsub>
    d29e:	4602      	mov	r2, r0
    d2a0:	460b      	mov	r3, r1
    d2a2:	f7f3 fa63 	bl	76c <__aeabi_ddiv>
    d2a6:	e7e8      	b.n	d27a <__ieee754_sqrt+0x2e>
    d2a8:	1521      	asrs	r1, r4, #20
    d2aa:	d074      	beq.n	d396 <__ieee754_sqrt+0x14a>
    d2ac:	07cc      	lsls	r4, r1, #31
    d2ae:	f3c2 0213 	ubfx	r2, r2, #0, #20
    d2b2:	f2a1 37ff 	subw	r7, r1, #1023	; 0x3ff
    d2b6:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
    d2ba:	bf5e      	ittt	pl
    d2bc:	0fd9      	lsrpl	r1, r3, #31
    d2be:	005b      	lslpl	r3, r3, #1
    d2c0:	eb01 0242 	addpl.w	r2, r1, r2, lsl #1
    d2c4:	2400      	movs	r4, #0
    d2c6:	0fd9      	lsrs	r1, r3, #31
    d2c8:	eb01 0242 	add.w	r2, r1, r2, lsl #1
    d2cc:	107f      	asrs	r7, r7, #1
    d2ce:	005b      	lsls	r3, r3, #1
    d2d0:	2516      	movs	r5, #22
    d2d2:	4620      	mov	r0, r4
    d2d4:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
    d2d8:	1846      	adds	r6, r0, r1
    d2da:	4296      	cmp	r6, r2
    d2dc:	bfde      	ittt	le
    d2de:	1b92      	suble	r2, r2, r6
    d2e0:	1870      	addle	r0, r6, r1
    d2e2:	1864      	addle	r4, r4, r1
    d2e4:	0052      	lsls	r2, r2, #1
    d2e6:	3d01      	subs	r5, #1
    d2e8:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
    d2ec:	ea4f 0151 	mov.w	r1, r1, lsr #1
    d2f0:	ea4f 0343 	mov.w	r3, r3, lsl #1
    d2f4:	d1f0      	bne.n	d2d8 <__ieee754_sqrt+0x8c>
    d2f6:	4629      	mov	r1, r5
    d2f8:	f04f 0e20 	mov.w	lr, #32
    d2fc:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
    d300:	4282      	cmp	r2, r0
    d302:	eb06 0c05 	add.w	ip, r6, r5
    d306:	dc02      	bgt.n	d30e <__ieee754_sqrt+0xc2>
    d308:	d113      	bne.n	d332 <__ieee754_sqrt+0xe6>
    d30a:	459c      	cmp	ip, r3
    d30c:	d811      	bhi.n	d332 <__ieee754_sqrt+0xe6>
    d30e:	f1bc 0f00 	cmp.w	ip, #0
    d312:	eb0c 0506 	add.w	r5, ip, r6
    d316:	da43      	bge.n	d3a0 <__ieee754_sqrt+0x154>
    d318:	2d00      	cmp	r5, #0
    d31a:	db41      	blt.n	d3a0 <__ieee754_sqrt+0x154>
    d31c:	f100 0801 	add.w	r8, r0, #1
    d320:	1a12      	subs	r2, r2, r0
    d322:	459c      	cmp	ip, r3
    d324:	bf88      	it	hi
    d326:	f102 32ff 	addhi.w	r2, r2, #4294967295	; 0xffffffff
    d32a:	eba3 030c 	sub.w	r3, r3, ip
    d32e:	4431      	add	r1, r6
    d330:	4640      	mov	r0, r8
    d332:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
    d336:	f1be 0e01 	subs.w	lr, lr, #1
    d33a:	eb0c 0242 	add.w	r2, ip, r2, lsl #1
    d33e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    d342:	ea4f 0656 	mov.w	r6, r6, lsr #1
    d346:	d1db      	bne.n	d300 <__ieee754_sqrt+0xb4>
    d348:	4313      	orrs	r3, r2
    d34a:	d006      	beq.n	d35a <__ieee754_sqrt+0x10e>
    d34c:	1c48      	adds	r0, r1, #1
    d34e:	bf13      	iteet	ne
    d350:	3101      	addne	r1, #1
    d352:	3401      	addeq	r4, #1
    d354:	4671      	moveq	r1, lr
    d356:	f021 0101 	bicne.w	r1, r1, #1
    d35a:	1063      	asrs	r3, r4, #1
    d35c:	0849      	lsrs	r1, r1, #1
    d35e:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
    d362:	07e2      	lsls	r2, r4, #31
    d364:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
    d368:	bf48      	it	mi
    d36a:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
    d36e:	eb03 5507 	add.w	r5, r3, r7, lsl #20
    d372:	460e      	mov	r6, r1
    d374:	e783      	b.n	d27e <__ieee754_sqrt+0x32>
    d376:	0ada      	lsrs	r2, r3, #11
    d378:	3815      	subs	r0, #21
    d37a:	055b      	lsls	r3, r3, #21
    d37c:	2a00      	cmp	r2, #0
    d37e:	d0fa      	beq.n	d376 <__ieee754_sqrt+0x12a>
    d380:	02d5      	lsls	r5, r2, #11
    d382:	d50a      	bpl.n	d39a <__ieee754_sqrt+0x14e>
    d384:	f1c1 0420 	rsb	r4, r1, #32
    d388:	fa23 f404 	lsr.w	r4, r3, r4
    d38c:	1e4d      	subs	r5, r1, #1
    d38e:	408b      	lsls	r3, r1
    d390:	4322      	orrs	r2, r4
    d392:	1b41      	subs	r1, r0, r5
    d394:	e78a      	b.n	d2ac <__ieee754_sqrt+0x60>
    d396:	4608      	mov	r0, r1
    d398:	e7f0      	b.n	d37c <__ieee754_sqrt+0x130>
    d39a:	0052      	lsls	r2, r2, #1
    d39c:	3101      	adds	r1, #1
    d39e:	e7ef      	b.n	d380 <__ieee754_sqrt+0x134>
    d3a0:	4680      	mov	r8, r0
    d3a2:	e7bd      	b.n	d320 <__ieee754_sqrt+0xd4>
    d3a4:	7ff00000 	.word	0x7ff00000

0000d3a8 <nan>:
    d3a8:	4901      	ldr	r1, [pc, #4]	; (d3b0 <nan+0x8>)
    d3aa:	2000      	movs	r0, #0
    d3ac:	4770      	bx	lr
    d3ae:	bf00      	nop
    d3b0:	7ff80000 	.word	0x7ff80000

0000d3b4 <rint>:
    d3b4:	f3c1 5c0a 	ubfx	ip, r1, #20, #11
    d3b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    d3ba:	f2ac 36ff 	subw	r6, ip, #1023	; 0x3ff
    d3be:	2e13      	cmp	r6, #19
    d3c0:	4602      	mov	r2, r0
    d3c2:	460b      	mov	r3, r1
    d3c4:	460c      	mov	r4, r1
    d3c6:	4605      	mov	r5, r0
    d3c8:	ea4f 77d1 	mov.w	r7, r1, lsr #31
    d3cc:	dc5a      	bgt.n	d484 <rint+0xd0>
    d3ce:	2e00      	cmp	r6, #0
    d3d0:	da2c      	bge.n	d42c <rint+0x78>
    d3d2:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    d3d6:	4301      	orrs	r1, r0
    d3d8:	d024      	beq.n	d424 <rint+0x70>
    d3da:	f3c3 0113 	ubfx	r1, r3, #0, #20
    d3de:	4301      	orrs	r1, r0
    d3e0:	424d      	negs	r5, r1
    d3e2:	430d      	orrs	r5, r1
    d3e4:	0b2d      	lsrs	r5, r5, #12
    d3e6:	0c59      	lsrs	r1, r3, #17
    d3e8:	0449      	lsls	r1, r1, #17
    d3ea:	f405 2500 	and.w	r5, r5, #524288	; 0x80000
    d3ee:	ea45 0301 	orr.w	r3, r5, r1
    d3f2:	4934      	ldr	r1, [pc, #208]	; (d4c4 <rint+0x110>)
    d3f4:	eb01 07c7 	add.w	r7, r1, r7, lsl #3
    d3f8:	e9d7 6700 	ldrd	r6, r7, [r7]
    d3fc:	4639      	mov	r1, r7
    d3fe:	4630      	mov	r0, r6
    d400:	f7f2 fed4 	bl	1ac <__adddf3>
    d404:	e9cd 0100 	strd	r0, r1, [sp]
    d408:	463b      	mov	r3, r7
    d40a:	4632      	mov	r2, r6
    d40c:	e9dd 0100 	ldrd	r0, r1, [sp]
    d410:	f7f2 feca 	bl	1a8 <__aeabi_dsub>
    d414:	f004 4400 	and.w	r4, r4, #2147483648	; 0x80000000
    d418:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
    d41c:	ea43 0704 	orr.w	r7, r3, r4
    d420:	4602      	mov	r2, r0
    d422:	463b      	mov	r3, r7
    d424:	4610      	mov	r0, r2
    d426:	4619      	mov	r1, r3
    d428:	b003      	add	sp, #12
    d42a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    d42c:	4926      	ldr	r1, [pc, #152]	; (d4c8 <rint+0x114>)
    d42e:	4131      	asrs	r1, r6
    d430:	ea03 0001 	and.w	r0, r3, r1
    d434:	4310      	orrs	r0, r2
    d436:	d0f5      	beq.n	d424 <rint+0x70>
    d438:	084b      	lsrs	r3, r1, #1
    d43a:	ea04 0151 	and.w	r1, r4, r1, lsr #1
    d43e:	430d      	orrs	r5, r1
    d440:	d00c      	beq.n	d45c <rint+0xa8>
    d442:	ea24 0303 	bic.w	r3, r4, r3
    d446:	f44f 2480 	mov.w	r4, #262144	; 0x40000
    d44a:	2e13      	cmp	r6, #19
    d44c:	fa44 f606 	asr.w	r6, r4, r6
    d450:	bf0c      	ite	eq
    d452:	f04f 4500 	moveq.w	r5, #2147483648	; 0x80000000
    d456:	2500      	movne	r5, #0
    d458:	ea43 0406 	orr.w	r4, r3, r6
    d45c:	4919      	ldr	r1, [pc, #100]	; (d4c4 <rint+0x110>)
    d45e:	eb01 07c7 	add.w	r7, r1, r7, lsl #3
    d462:	4623      	mov	r3, r4
    d464:	462a      	mov	r2, r5
    d466:	e9d7 4500 	ldrd	r4, r5, [r7]
    d46a:	4620      	mov	r0, r4
    d46c:	4629      	mov	r1, r5
    d46e:	f7f2 fe9d 	bl	1ac <__adddf3>
    d472:	e9cd 0100 	strd	r0, r1, [sp]
    d476:	e9dd 0100 	ldrd	r0, r1, [sp]
    d47a:	4622      	mov	r2, r4
    d47c:	462b      	mov	r3, r5
    d47e:	f7f2 fe93 	bl	1a8 <__aeabi_dsub>
    d482:	e006      	b.n	d492 <rint+0xde>
    d484:	2e33      	cmp	r6, #51	; 0x33
    d486:	dd07      	ble.n	d498 <rint+0xe4>
    d488:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
    d48c:	d1ca      	bne.n	d424 <rint+0x70>
    d48e:	f7f2 fe8d 	bl	1ac <__adddf3>
    d492:	4602      	mov	r2, r0
    d494:	460b      	mov	r3, r1
    d496:	e7c5      	b.n	d424 <rint+0x70>
    d498:	f2ac 4c13 	subw	ip, ip, #1043	; 0x413
    d49c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
    d4a0:	fa21 f10c 	lsr.w	r1, r1, ip
    d4a4:	4208      	tst	r0, r1
    d4a6:	d0bd      	beq.n	d424 <rint+0x70>
    d4a8:	ea10 0251 	ands.w	r2, r0, r1, lsr #1
    d4ac:	ea4f 0351 	mov.w	r3, r1, lsr #1
    d4b0:	bf1f      	itttt	ne
    d4b2:	f04f 4580 	movne.w	r5, #1073741824	; 0x40000000
    d4b6:	ea20 0303 	bicne.w	r3, r0, r3
    d4ba:	fa45 fc0c 	asrne.w	ip, r5, ip
    d4be:	ea43 050c 	orrne.w	r5, r3, ip
    d4c2:	e7cb      	b.n	d45c <rint+0xa8>
    d4c4:	00010e28 	.word	0x00010e28
    d4c8:	000fffff 	.word	0x000fffff

0000d4cc <gcvt>:
    d4cc:	b5f0      	push	{r4, r5, r6, r7, lr}
    d4ce:	461c      	mov	r4, r3
    d4d0:	b085      	sub	sp, #20
    d4d2:	2300      	movs	r3, #0
    d4d4:	4615      	mov	r5, r2
    d4d6:	2200      	movs	r2, #0
    d4d8:	4606      	mov	r6, r0
    d4da:	460f      	mov	r7, r1
    d4dc:	f7f3 faf8 	bl	ad0 <__aeabi_dcmplt>
    d4e0:	4623      	mov	r3, r4
    d4e2:	b118      	cbz	r0, d4ec <gcvt+0x20>
    d4e4:	222d      	movs	r2, #45	; 0x2d
    d4e6:	f803 2b01 	strb.w	r2, [r3], #1
    d4ea:	3d01      	subs	r5, #1
    d4ec:	2267      	movs	r2, #103	; 0x67
    d4ee:	2100      	movs	r1, #0
    d4f0:	e9cd 2102 	strd	r2, r1, [sp, #8]
    d4f4:	e9cd 5300 	strd	r5, r3, [sp]
    d4f8:	4905      	ldr	r1, [pc, #20]	; (d510 <gcvt+0x44>)
    d4fa:	4632      	mov	r2, r6
    d4fc:	6808      	ldr	r0, [r1, #0]
    d4fe:	463b      	mov	r3, r7
    d500:	f7f4 fc96 	bl	1e30 <_gcvt>
    d504:	2800      	cmp	r0, #0
    d506:	bf14      	ite	ne
    d508:	4620      	movne	r0, r4
    d50a:	2000      	moveq	r0, #0
    d50c:	b005      	add	sp, #20
    d50e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    d510:	20004104 	.word	0x20004104

0000d514 <exit>:
    d514:	b508      	push	{r3, lr}
    d516:	4b07      	ldr	r3, [pc, #28]	; (d534 <exit+0x20>)
    d518:	4604      	mov	r4, r0
    d51a:	b113      	cbz	r3, d522 <exit+0xe>
    d51c:	2100      	movs	r1, #0
    d51e:	f3af 8000 	nop.w
    d522:	4b05      	ldr	r3, [pc, #20]	; (d538 <exit+0x24>)
    d524:	6818      	ldr	r0, [r3, #0]
    d526:	6a83      	ldr	r3, [r0, #40]	; 0x28
    d528:	b103      	cbz	r3, d52c <exit+0x18>
    d52a:	4798      	blx	r3
    d52c:	4620      	mov	r0, r4
    d52e:	f7f9 fad7 	bl	6ae0 <_exit>
    d532:	bf00      	nop
    d534:	00000000 	.word	0x00000000
    d538:	00013060 	.word	0x00013060

0000d53c <__sflush_r>:
    d53c:	898a      	ldrh	r2, [r1, #12]
    d53e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    d540:	4605      	mov	r5, r0
    d542:	0710      	lsls	r0, r2, #28
    d544:	460c      	mov	r4, r1
    d546:	d457      	bmi.n	d5f8 <__sflush_r+0xbc>
    d548:	684b      	ldr	r3, [r1, #4]
    d54a:	2b00      	cmp	r3, #0
    d54c:	dc04      	bgt.n	d558 <__sflush_r+0x1c>
    d54e:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    d550:	2b00      	cmp	r3, #0
    d552:	dc01      	bgt.n	d558 <__sflush_r+0x1c>
    d554:	2000      	movs	r0, #0
    d556:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    d558:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    d55a:	2e00      	cmp	r6, #0
    d55c:	d0fa      	beq.n	d554 <__sflush_r+0x18>
    d55e:	2300      	movs	r3, #0
    d560:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
    d564:	682f      	ldr	r7, [r5, #0]
    d566:	602b      	str	r3, [r5, #0]
    d568:	d032      	beq.n	d5d0 <__sflush_r+0x94>
    d56a:	6d60      	ldr	r0, [r4, #84]	; 0x54
    d56c:	89a3      	ldrh	r3, [r4, #12]
    d56e:	075a      	lsls	r2, r3, #29
    d570:	d505      	bpl.n	d57e <__sflush_r+0x42>
    d572:	6863      	ldr	r3, [r4, #4]
    d574:	1ac0      	subs	r0, r0, r3
    d576:	6b63      	ldr	r3, [r4, #52]	; 0x34
    d578:	b10b      	cbz	r3, d57e <__sflush_r+0x42>
    d57a:	6c23      	ldr	r3, [r4, #64]	; 0x40
    d57c:	1ac0      	subs	r0, r0, r3
    d57e:	2300      	movs	r3, #0
    d580:	4602      	mov	r2, r0
    d582:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    d584:	6a21      	ldr	r1, [r4, #32]
    d586:	4628      	mov	r0, r5
    d588:	47b0      	blx	r6
    d58a:	1c43      	adds	r3, r0, #1
    d58c:	89a3      	ldrh	r3, [r4, #12]
    d58e:	d106      	bne.n	d59e <__sflush_r+0x62>
    d590:	6829      	ldr	r1, [r5, #0]
    d592:	291d      	cmp	r1, #29
    d594:	d82c      	bhi.n	d5f0 <__sflush_r+0xb4>
    d596:	4a29      	ldr	r2, [pc, #164]	; (d63c <__sflush_r+0x100>)
    d598:	40ca      	lsrs	r2, r1
    d59a:	07d6      	lsls	r6, r2, #31
    d59c:	d528      	bpl.n	d5f0 <__sflush_r+0xb4>
    d59e:	2200      	movs	r2, #0
    d5a0:	6062      	str	r2, [r4, #4]
    d5a2:	04d9      	lsls	r1, r3, #19
    d5a4:	6922      	ldr	r2, [r4, #16]
    d5a6:	6022      	str	r2, [r4, #0]
    d5a8:	d504      	bpl.n	d5b4 <__sflush_r+0x78>
    d5aa:	1c42      	adds	r2, r0, #1
    d5ac:	d101      	bne.n	d5b2 <__sflush_r+0x76>
    d5ae:	682b      	ldr	r3, [r5, #0]
    d5b0:	b903      	cbnz	r3, d5b4 <__sflush_r+0x78>
    d5b2:	6560      	str	r0, [r4, #84]	; 0x54
    d5b4:	6b61      	ldr	r1, [r4, #52]	; 0x34
    d5b6:	602f      	str	r7, [r5, #0]
    d5b8:	2900      	cmp	r1, #0
    d5ba:	d0cb      	beq.n	d554 <__sflush_r+0x18>
    d5bc:	f104 0344 	add.w	r3, r4, #68	; 0x44
    d5c0:	4299      	cmp	r1, r3
    d5c2:	d002      	beq.n	d5ca <__sflush_r+0x8e>
    d5c4:	4628      	mov	r0, r5
    d5c6:	f000 f959 	bl	d87c <_free_r>
    d5ca:	2000      	movs	r0, #0
    d5cc:	6360      	str	r0, [r4, #52]	; 0x34
    d5ce:	e7c2      	b.n	d556 <__sflush_r+0x1a>
    d5d0:	6a21      	ldr	r1, [r4, #32]
    d5d2:	2301      	movs	r3, #1
    d5d4:	4628      	mov	r0, r5
    d5d6:	47b0      	blx	r6
    d5d8:	1c41      	adds	r1, r0, #1
    d5da:	d1c7      	bne.n	d56c <__sflush_r+0x30>
    d5dc:	682b      	ldr	r3, [r5, #0]
    d5de:	2b00      	cmp	r3, #0
    d5e0:	d0c4      	beq.n	d56c <__sflush_r+0x30>
    d5e2:	2b1d      	cmp	r3, #29
    d5e4:	d001      	beq.n	d5ea <__sflush_r+0xae>
    d5e6:	2b16      	cmp	r3, #22
    d5e8:	d101      	bne.n	d5ee <__sflush_r+0xb2>
    d5ea:	602f      	str	r7, [r5, #0]
    d5ec:	e7b2      	b.n	d554 <__sflush_r+0x18>
    d5ee:	89a3      	ldrh	r3, [r4, #12]
    d5f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    d5f4:	81a3      	strh	r3, [r4, #12]
    d5f6:	e7ae      	b.n	d556 <__sflush_r+0x1a>
    d5f8:	690f      	ldr	r7, [r1, #16]
    d5fa:	2f00      	cmp	r7, #0
    d5fc:	d0aa      	beq.n	d554 <__sflush_r+0x18>
    d5fe:	0793      	lsls	r3, r2, #30
    d600:	680e      	ldr	r6, [r1, #0]
    d602:	bf08      	it	eq
    d604:	694b      	ldreq	r3, [r1, #20]
    d606:	600f      	str	r7, [r1, #0]
    d608:	bf18      	it	ne
    d60a:	2300      	movne	r3, #0
    d60c:	1bf6      	subs	r6, r6, r7
    d60e:	608b      	str	r3, [r1, #8]
    d610:	2e00      	cmp	r6, #0
    d612:	dd9f      	ble.n	d554 <__sflush_r+0x18>
    d614:	6a21      	ldr	r1, [r4, #32]
    d616:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
    d61a:	4633      	mov	r3, r6
    d61c:	463a      	mov	r2, r7
    d61e:	4628      	mov	r0, r5
    d620:	47e0      	blx	ip
    d622:	2800      	cmp	r0, #0
    d624:	dc06      	bgt.n	d634 <__sflush_r+0xf8>
    d626:	89a3      	ldrh	r3, [r4, #12]
    d628:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    d62c:	81a3      	strh	r3, [r4, #12]
    d62e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    d632:	e790      	b.n	d556 <__sflush_r+0x1a>
    d634:	4407      	add	r7, r0
    d636:	1a36      	subs	r6, r6, r0
    d638:	e7ea      	b.n	d610 <__sflush_r+0xd4>
    d63a:	bf00      	nop
    d63c:	20400001 	.word	0x20400001

0000d640 <_fflush_r>:
    d640:	b538      	push	{r3, r4, r5, lr}
    d642:	690b      	ldr	r3, [r1, #16]
    d644:	4605      	mov	r5, r0
    d646:	460c      	mov	r4, r1
    d648:	b913      	cbnz	r3, d650 <_fflush_r+0x10>
    d64a:	2500      	movs	r5, #0
    d64c:	4628      	mov	r0, r5
    d64e:	bd38      	pop	{r3, r4, r5, pc}
    d650:	b118      	cbz	r0, d65a <_fflush_r+0x1a>
    d652:	6983      	ldr	r3, [r0, #24]
    d654:	b90b      	cbnz	r3, d65a <_fflush_r+0x1a>
    d656:	f000 f883 	bl	d760 <__sinit>
    d65a:	4b14      	ldr	r3, [pc, #80]	; (d6ac <_fflush_r+0x6c>)
    d65c:	429c      	cmp	r4, r3
    d65e:	d11b      	bne.n	d698 <_fflush_r+0x58>
    d660:	686c      	ldr	r4, [r5, #4]
    d662:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    d666:	2b00      	cmp	r3, #0
    d668:	d0ef      	beq.n	d64a <_fflush_r+0xa>
    d66a:	6e62      	ldr	r2, [r4, #100]	; 0x64
    d66c:	07d0      	lsls	r0, r2, #31
    d66e:	d404      	bmi.n	d67a <_fflush_r+0x3a>
    d670:	0599      	lsls	r1, r3, #22
    d672:	d402      	bmi.n	d67a <_fflush_r+0x3a>
    d674:	6da0      	ldr	r0, [r4, #88]	; 0x58
    d676:	f7f9 fa89 	bl	6b8c <__retarget_lock_acquire_recursive>
    d67a:	4628      	mov	r0, r5
    d67c:	4621      	mov	r1, r4
    d67e:	f7ff ff5d 	bl	d53c <__sflush_r>
    d682:	6e63      	ldr	r3, [r4, #100]	; 0x64
    d684:	07da      	lsls	r2, r3, #31
    d686:	4605      	mov	r5, r0
    d688:	d4e0      	bmi.n	d64c <_fflush_r+0xc>
    d68a:	89a3      	ldrh	r3, [r4, #12]
    d68c:	059b      	lsls	r3, r3, #22
    d68e:	d4dd      	bmi.n	d64c <_fflush_r+0xc>
    d690:	6da0      	ldr	r0, [r4, #88]	; 0x58
    d692:	f7f9 fa9b 	bl	6bcc <__retarget_lock_release_recursive>
    d696:	e7d9      	b.n	d64c <_fflush_r+0xc>
    d698:	4b05      	ldr	r3, [pc, #20]	; (d6b0 <_fflush_r+0x70>)
    d69a:	429c      	cmp	r4, r3
    d69c:	d101      	bne.n	d6a2 <_fflush_r+0x62>
    d69e:	68ac      	ldr	r4, [r5, #8]
    d6a0:	e7df      	b.n	d662 <_fflush_r+0x22>
    d6a2:	4b04      	ldr	r3, [pc, #16]	; (d6b4 <_fflush_r+0x74>)
    d6a4:	429c      	cmp	r4, r3
    d6a6:	bf08      	it	eq
    d6a8:	68ec      	ldreq	r4, [r5, #12]
    d6aa:	e7da      	b.n	d662 <_fflush_r+0x22>
    d6ac:	00013020 	.word	0x00013020
    d6b0:	00013040 	.word	0x00013040
    d6b4:	00013000 	.word	0x00013000

0000d6b8 <fflush>:
    d6b8:	4601      	mov	r1, r0
    d6ba:	b920      	cbnz	r0, d6c6 <fflush+0xe>
    d6bc:	4b04      	ldr	r3, [pc, #16]	; (d6d0 <fflush+0x18>)
    d6be:	4905      	ldr	r1, [pc, #20]	; (d6d4 <fflush+0x1c>)
    d6c0:	6818      	ldr	r0, [r3, #0]
    d6c2:	f002 becf 	b.w	10464 <_fwalk_reent>
    d6c6:	4b04      	ldr	r3, [pc, #16]	; (d6d8 <fflush+0x20>)
    d6c8:	6818      	ldr	r0, [r3, #0]
    d6ca:	f7ff bfb9 	b.w	d640 <_fflush_r>
    d6ce:	bf00      	nop
    d6d0:	00013060 	.word	0x00013060
    d6d4:	0000d641 	.word	0x0000d641
    d6d8:	20004104 	.word	0x20004104

0000d6dc <std>:
    d6dc:	2300      	movs	r3, #0
    d6de:	b510      	push	{r4, lr}
    d6e0:	4604      	mov	r4, r0
    d6e2:	e9c0 3300 	strd	r3, r3, [r0]
    d6e6:	e9c0 3304 	strd	r3, r3, [r0, #16]
    d6ea:	6083      	str	r3, [r0, #8]
    d6ec:	8181      	strh	r1, [r0, #12]
    d6ee:	6643      	str	r3, [r0, #100]	; 0x64
    d6f0:	81c2      	strh	r2, [r0, #14]
    d6f2:	6183      	str	r3, [r0, #24]
    d6f4:	4619      	mov	r1, r3
    d6f6:	2208      	movs	r2, #8
    d6f8:	305c      	adds	r0, #92	; 0x5c
    d6fa:	f002 fefa 	bl	104f2 <memset>
    d6fe:	4b05      	ldr	r3, [pc, #20]	; (d714 <std+0x38>)
    d700:	6263      	str	r3, [r4, #36]	; 0x24
    d702:	4b05      	ldr	r3, [pc, #20]	; (d718 <std+0x3c>)
    d704:	62a3      	str	r3, [r4, #40]	; 0x28
    d706:	4b05      	ldr	r3, [pc, #20]	; (d71c <std+0x40>)
    d708:	62e3      	str	r3, [r4, #44]	; 0x2c
    d70a:	4b05      	ldr	r3, [pc, #20]	; (d720 <std+0x44>)
    d70c:	6224      	str	r4, [r4, #32]
    d70e:	6323      	str	r3, [r4, #48]	; 0x30
    d710:	bd10      	pop	{r4, pc}
    d712:	bf00      	nop
    d714:	00010503 	.word	0x00010503
    d718:	00010525 	.word	0x00010525
    d71c:	0001055d 	.word	0x0001055d
    d720:	00010581 	.word	0x00010581

0000d724 <_cleanup_r>:
    d724:	4901      	ldr	r1, [pc, #4]	; (d72c <_cleanup_r+0x8>)
    d726:	f002 be9d 	b.w	10464 <_fwalk_reent>
    d72a:	bf00      	nop
    d72c:	0000d641 	.word	0x0000d641

0000d730 <__sfp_lock_acquire>:
    d730:	4801      	ldr	r0, [pc, #4]	; (d738 <__sfp_lock_acquire+0x8>)
    d732:	f7f9 ba2b 	b.w	6b8c <__retarget_lock_acquire_recursive>
    d736:	bf00      	nop
    d738:	2000420c 	.word	0x2000420c

0000d73c <__sfp_lock_release>:
    d73c:	4801      	ldr	r0, [pc, #4]	; (d744 <__sfp_lock_release+0x8>)
    d73e:	f7f9 ba45 	b.w	6bcc <__retarget_lock_release_recursive>
    d742:	bf00      	nop
    d744:	2000420c 	.word	0x2000420c

0000d748 <__sinit_lock_acquire>:
    d748:	4801      	ldr	r0, [pc, #4]	; (d750 <__sinit_lock_acquire+0x8>)
    d74a:	f7f9 ba1f 	b.w	6b8c <__retarget_lock_acquire_recursive>
    d74e:	bf00      	nop
    d750:	20004220 	.word	0x20004220

0000d754 <__sinit_lock_release>:
    d754:	4801      	ldr	r0, [pc, #4]	; (d75c <__sinit_lock_release+0x8>)
    d756:	f7f9 ba39 	b.w	6bcc <__retarget_lock_release_recursive>
    d75a:	bf00      	nop
    d75c:	20004220 	.word	0x20004220

0000d760 <__sinit>:
    d760:	b510      	push	{r4, lr}
    d762:	4604      	mov	r4, r0
    d764:	f7ff fff0 	bl	d748 <__sinit_lock_acquire>
    d768:	69a3      	ldr	r3, [r4, #24]
    d76a:	b11b      	cbz	r3, d774 <__sinit+0x14>
    d76c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    d770:	f7ff bff0 	b.w	d754 <__sinit_lock_release>
    d774:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
    d778:	6523      	str	r3, [r4, #80]	; 0x50
    d77a:	4b13      	ldr	r3, [pc, #76]	; (d7c8 <__sinit+0x68>)
    d77c:	4a13      	ldr	r2, [pc, #76]	; (d7cc <__sinit+0x6c>)
    d77e:	681b      	ldr	r3, [r3, #0]
    d780:	62a2      	str	r2, [r4, #40]	; 0x28
    d782:	42a3      	cmp	r3, r4
    d784:	bf04      	itt	eq
    d786:	2301      	moveq	r3, #1
    d788:	61a3      	streq	r3, [r4, #24]
    d78a:	4620      	mov	r0, r4
    d78c:	f000 f820 	bl	d7d0 <__sfp>
    d790:	6060      	str	r0, [r4, #4]
    d792:	4620      	mov	r0, r4
    d794:	f000 f81c 	bl	d7d0 <__sfp>
    d798:	60a0      	str	r0, [r4, #8]
    d79a:	4620      	mov	r0, r4
    d79c:	f000 f818 	bl	d7d0 <__sfp>
    d7a0:	2200      	movs	r2, #0
    d7a2:	60e0      	str	r0, [r4, #12]
    d7a4:	2104      	movs	r1, #4
    d7a6:	6860      	ldr	r0, [r4, #4]
    d7a8:	f7ff ff98 	bl	d6dc <std>
    d7ac:	68a0      	ldr	r0, [r4, #8]
    d7ae:	2201      	movs	r2, #1
    d7b0:	2109      	movs	r1, #9
    d7b2:	f7ff ff93 	bl	d6dc <std>
    d7b6:	68e0      	ldr	r0, [r4, #12]
    d7b8:	2202      	movs	r2, #2
    d7ba:	2112      	movs	r1, #18
    d7bc:	f7ff ff8e 	bl	d6dc <std>
    d7c0:	2301      	movs	r3, #1
    d7c2:	61a3      	str	r3, [r4, #24]
    d7c4:	e7d2      	b.n	d76c <__sinit+0xc>
    d7c6:	bf00      	nop
    d7c8:	00013060 	.word	0x00013060
    d7cc:	0000d725 	.word	0x0000d725

0000d7d0 <__sfp>:
    d7d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    d7d2:	4607      	mov	r7, r0
    d7d4:	f7ff ffac 	bl	d730 <__sfp_lock_acquire>
    d7d8:	4b1e      	ldr	r3, [pc, #120]	; (d854 <__sfp+0x84>)
    d7da:	681e      	ldr	r6, [r3, #0]
    d7dc:	69b3      	ldr	r3, [r6, #24]
    d7de:	b913      	cbnz	r3, d7e6 <__sfp+0x16>
    d7e0:	4630      	mov	r0, r6
    d7e2:	f7ff ffbd 	bl	d760 <__sinit>
    d7e6:	3648      	adds	r6, #72	; 0x48
    d7e8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
    d7ec:	3b01      	subs	r3, #1
    d7ee:	d503      	bpl.n	d7f8 <__sfp+0x28>
    d7f0:	6833      	ldr	r3, [r6, #0]
    d7f2:	b30b      	cbz	r3, d838 <__sfp+0x68>
    d7f4:	6836      	ldr	r6, [r6, #0]
    d7f6:	e7f7      	b.n	d7e8 <__sfp+0x18>
    d7f8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
    d7fc:	b9d5      	cbnz	r5, d834 <__sfp+0x64>
    d7fe:	4b16      	ldr	r3, [pc, #88]	; (d858 <__sfp+0x88>)
    d800:	60e3      	str	r3, [r4, #12]
    d802:	f104 0058 	add.w	r0, r4, #88	; 0x58
    d806:	6665      	str	r5, [r4, #100]	; 0x64
    d808:	f7f9 f98a 	bl	6b20 <__retarget_lock_init_recursive>
    d80c:	f7ff ff96 	bl	d73c <__sfp_lock_release>
    d810:	e9c4 5501 	strd	r5, r5, [r4, #4]
    d814:	e9c4 5504 	strd	r5, r5, [r4, #16]
    d818:	6025      	str	r5, [r4, #0]
    d81a:	61a5      	str	r5, [r4, #24]
    d81c:	2208      	movs	r2, #8
    d81e:	4629      	mov	r1, r5
    d820:	f104 005c 	add.w	r0, r4, #92	; 0x5c
    d824:	f002 fe65 	bl	104f2 <memset>
    d828:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
    d82c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
    d830:	4620      	mov	r0, r4
    d832:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    d834:	3468      	adds	r4, #104	; 0x68
    d836:	e7d9      	b.n	d7ec <__sfp+0x1c>
    d838:	2104      	movs	r1, #4
    d83a:	4638      	mov	r0, r7
    d83c:	f002 fdfc 	bl	10438 <__sfmoreglue>
    d840:	4604      	mov	r4, r0
    d842:	6030      	str	r0, [r6, #0]
    d844:	2800      	cmp	r0, #0
    d846:	d1d5      	bne.n	d7f4 <__sfp+0x24>
    d848:	f7ff ff78 	bl	d73c <__sfp_lock_release>
    d84c:	230c      	movs	r3, #12
    d84e:	603b      	str	r3, [r7, #0]
    d850:	e7ee      	b.n	d830 <__sfp+0x60>
    d852:	bf00      	nop
    d854:	00013060 	.word	0x00013060
    d858:	ffff0001 	.word	0xffff0001

0000d85c <malloc>:
    d85c:	4b02      	ldr	r3, [pc, #8]	; (d868 <malloc+0xc>)
    d85e:	4601      	mov	r1, r0
    d860:	6818      	ldr	r0, [r3, #0]
    d862:	f000 b855 	b.w	d910 <_malloc_r>
    d866:	bf00      	nop
    d868:	20004104 	.word	0x20004104

0000d86c <free>:
    d86c:	4b02      	ldr	r3, [pc, #8]	; (d878 <free+0xc>)
    d86e:	4601      	mov	r1, r0
    d870:	6818      	ldr	r0, [r3, #0]
    d872:	f000 b803 	b.w	d87c <_free_r>
    d876:	bf00      	nop
    d878:	20004104 	.word	0x20004104

0000d87c <_free_r>:
    d87c:	b538      	push	{r3, r4, r5, lr}
    d87e:	4605      	mov	r5, r0
    d880:	2900      	cmp	r1, #0
    d882:	d041      	beq.n	d908 <_free_r+0x8c>
    d884:	f851 3c04 	ldr.w	r3, [r1, #-4]
    d888:	1f0c      	subs	r4, r1, #4
    d88a:	2b00      	cmp	r3, #0
    d88c:	bfb8      	it	lt
    d88e:	18e4      	addlt	r4, r4, r3
    d890:	f000 f91e 	bl	dad0 <__malloc_lock>
    d894:	4a1d      	ldr	r2, [pc, #116]	; (d90c <_free_r+0x90>)
    d896:	6813      	ldr	r3, [r2, #0]
    d898:	b933      	cbnz	r3, d8a8 <_free_r+0x2c>
    d89a:	6063      	str	r3, [r4, #4]
    d89c:	6014      	str	r4, [r2, #0]
    d89e:	4628      	mov	r0, r5
    d8a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    d8a4:	f000 b91a 	b.w	dadc <__malloc_unlock>
    d8a8:	42a3      	cmp	r3, r4
    d8aa:	d908      	bls.n	d8be <_free_r+0x42>
    d8ac:	6820      	ldr	r0, [r4, #0]
    d8ae:	1821      	adds	r1, r4, r0
    d8b0:	428b      	cmp	r3, r1
    d8b2:	bf01      	itttt	eq
    d8b4:	6819      	ldreq	r1, [r3, #0]
    d8b6:	685b      	ldreq	r3, [r3, #4]
    d8b8:	1809      	addeq	r1, r1, r0
    d8ba:	6021      	streq	r1, [r4, #0]
    d8bc:	e7ed      	b.n	d89a <_free_r+0x1e>
    d8be:	461a      	mov	r2, r3
    d8c0:	685b      	ldr	r3, [r3, #4]
    d8c2:	b10b      	cbz	r3, d8c8 <_free_r+0x4c>
    d8c4:	42a3      	cmp	r3, r4
    d8c6:	d9fa      	bls.n	d8be <_free_r+0x42>
    d8c8:	6811      	ldr	r1, [r2, #0]
    d8ca:	1850      	adds	r0, r2, r1
    d8cc:	42a0      	cmp	r0, r4
    d8ce:	d10b      	bne.n	d8e8 <_free_r+0x6c>
    d8d0:	6820      	ldr	r0, [r4, #0]
    d8d2:	4401      	add	r1, r0
    d8d4:	1850      	adds	r0, r2, r1
    d8d6:	4283      	cmp	r3, r0
    d8d8:	6011      	str	r1, [r2, #0]
    d8da:	d1e0      	bne.n	d89e <_free_r+0x22>
    d8dc:	6818      	ldr	r0, [r3, #0]
    d8de:	685b      	ldr	r3, [r3, #4]
    d8e0:	6053      	str	r3, [r2, #4]
    d8e2:	4401      	add	r1, r0
    d8e4:	6011      	str	r1, [r2, #0]
    d8e6:	e7da      	b.n	d89e <_free_r+0x22>
    d8e8:	d902      	bls.n	d8f0 <_free_r+0x74>
    d8ea:	230c      	movs	r3, #12
    d8ec:	602b      	str	r3, [r5, #0]
    d8ee:	e7d6      	b.n	d89e <_free_r+0x22>
    d8f0:	6820      	ldr	r0, [r4, #0]
    d8f2:	1821      	adds	r1, r4, r0
    d8f4:	428b      	cmp	r3, r1
    d8f6:	bf04      	itt	eq
    d8f8:	6819      	ldreq	r1, [r3, #0]
    d8fa:	685b      	ldreq	r3, [r3, #4]
    d8fc:	6063      	str	r3, [r4, #4]
    d8fe:	bf04      	itt	eq
    d900:	1809      	addeq	r1, r1, r0
    d902:	6021      	streq	r1, [r4, #0]
    d904:	6054      	str	r4, [r2, #4]
    d906:	e7ca      	b.n	d89e <_free_r+0x22>
    d908:	bd38      	pop	{r3, r4, r5, pc}
    d90a:	bf00      	nop
    d90c:	2000d530 	.word	0x2000d530

0000d910 <_malloc_r>:
    d910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    d912:	1ccd      	adds	r5, r1, #3
    d914:	f025 0503 	bic.w	r5, r5, #3
    d918:	3508      	adds	r5, #8
    d91a:	2d0c      	cmp	r5, #12
    d91c:	bf38      	it	cc
    d91e:	250c      	movcc	r5, #12
    d920:	2d00      	cmp	r5, #0
    d922:	4606      	mov	r6, r0
    d924:	db01      	blt.n	d92a <_malloc_r+0x1a>
    d926:	42a9      	cmp	r1, r5
    d928:	d903      	bls.n	d932 <_malloc_r+0x22>
    d92a:	230c      	movs	r3, #12
    d92c:	6033      	str	r3, [r6, #0]
    d92e:	2000      	movs	r0, #0
    d930:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    d932:	f000 f8cd 	bl	dad0 <__malloc_lock>
    d936:	4921      	ldr	r1, [pc, #132]	; (d9bc <_malloc_r+0xac>)
    d938:	680a      	ldr	r2, [r1, #0]
    d93a:	4614      	mov	r4, r2
    d93c:	b99c      	cbnz	r4, d966 <_malloc_r+0x56>
    d93e:	4f20      	ldr	r7, [pc, #128]	; (d9c0 <_malloc_r+0xb0>)
    d940:	683b      	ldr	r3, [r7, #0]
    d942:	b923      	cbnz	r3, d94e <_malloc_r+0x3e>
    d944:	4621      	mov	r1, r4
    d946:	4630      	mov	r0, r6
    d948:	f000 f83c 	bl	d9c4 <_sbrk_r>
    d94c:	6038      	str	r0, [r7, #0]
    d94e:	4629      	mov	r1, r5
    d950:	4630      	mov	r0, r6
    d952:	f000 f837 	bl	d9c4 <_sbrk_r>
    d956:	1c43      	adds	r3, r0, #1
    d958:	d123      	bne.n	d9a2 <_malloc_r+0x92>
    d95a:	230c      	movs	r3, #12
    d95c:	6033      	str	r3, [r6, #0]
    d95e:	4630      	mov	r0, r6
    d960:	f000 f8bc 	bl	dadc <__malloc_unlock>
    d964:	e7e3      	b.n	d92e <_malloc_r+0x1e>
    d966:	6823      	ldr	r3, [r4, #0]
    d968:	1b5b      	subs	r3, r3, r5
    d96a:	d417      	bmi.n	d99c <_malloc_r+0x8c>
    d96c:	2b0b      	cmp	r3, #11
    d96e:	d903      	bls.n	d978 <_malloc_r+0x68>
    d970:	6023      	str	r3, [r4, #0]
    d972:	441c      	add	r4, r3
    d974:	6025      	str	r5, [r4, #0]
    d976:	e004      	b.n	d982 <_malloc_r+0x72>
    d978:	6863      	ldr	r3, [r4, #4]
    d97a:	42a2      	cmp	r2, r4
    d97c:	bf0c      	ite	eq
    d97e:	600b      	streq	r3, [r1, #0]
    d980:	6053      	strne	r3, [r2, #4]
    d982:	4630      	mov	r0, r6
    d984:	f000 f8aa 	bl	dadc <__malloc_unlock>
    d988:	f104 000b 	add.w	r0, r4, #11
    d98c:	1d23      	adds	r3, r4, #4
    d98e:	f020 0007 	bic.w	r0, r0, #7
    d992:	1ac2      	subs	r2, r0, r3
    d994:	d0cc      	beq.n	d930 <_malloc_r+0x20>
    d996:	1a1b      	subs	r3, r3, r0
    d998:	50a3      	str	r3, [r4, r2]
    d99a:	e7c9      	b.n	d930 <_malloc_r+0x20>
    d99c:	4622      	mov	r2, r4
    d99e:	6864      	ldr	r4, [r4, #4]
    d9a0:	e7cc      	b.n	d93c <_malloc_r+0x2c>
    d9a2:	1cc4      	adds	r4, r0, #3
    d9a4:	f024 0403 	bic.w	r4, r4, #3
    d9a8:	42a0      	cmp	r0, r4
    d9aa:	d0e3      	beq.n	d974 <_malloc_r+0x64>
    d9ac:	1a21      	subs	r1, r4, r0
    d9ae:	4630      	mov	r0, r6
    d9b0:	f000 f808 	bl	d9c4 <_sbrk_r>
    d9b4:	3001      	adds	r0, #1
    d9b6:	d1dd      	bne.n	d974 <_malloc_r+0x64>
    d9b8:	e7cf      	b.n	d95a <_malloc_r+0x4a>
    d9ba:	bf00      	nop
    d9bc:	2000d530 	.word	0x2000d530
    d9c0:	2000d534 	.word	0x2000d534

0000d9c4 <_sbrk_r>:
    d9c4:	b538      	push	{r3, r4, r5, lr}
    d9c6:	4d06      	ldr	r5, [pc, #24]	; (d9e0 <_sbrk_r+0x1c>)
    d9c8:	2300      	movs	r3, #0
    d9ca:	4604      	mov	r4, r0
    d9cc:	4608      	mov	r0, r1
    d9ce:	602b      	str	r3, [r5, #0]
    d9d0:	f7f9 f890 	bl	6af4 <_sbrk>
    d9d4:	1c43      	adds	r3, r0, #1
    d9d6:	d102      	bne.n	d9de <_sbrk_r+0x1a>
    d9d8:	682b      	ldr	r3, [r5, #0]
    d9da:	b103      	cbz	r3, d9de <_sbrk_r+0x1a>
    d9dc:	6023      	str	r3, [r4, #0]
    d9de:	bd38      	pop	{r3, r4, r5, pc}
    d9e0:	2000d538 	.word	0x2000d538

0000d9e4 <__utoa>:
    d9e4:	b5f0      	push	{r4, r5, r6, r7, lr}
    d9e6:	4c1f      	ldr	r4, [pc, #124]	; (da64 <__utoa+0x80>)
    d9e8:	b08b      	sub	sp, #44	; 0x2c
    d9ea:	4605      	mov	r5, r0
    d9ec:	460b      	mov	r3, r1
    d9ee:	466e      	mov	r6, sp
    d9f0:	f104 0c20 	add.w	ip, r4, #32
    d9f4:	6820      	ldr	r0, [r4, #0]
    d9f6:	6861      	ldr	r1, [r4, #4]
    d9f8:	4637      	mov	r7, r6
    d9fa:	c703      	stmia	r7!, {r0, r1}
    d9fc:	3408      	adds	r4, #8
    d9fe:	4564      	cmp	r4, ip
    da00:	463e      	mov	r6, r7
    da02:	d1f7      	bne.n	d9f4 <__utoa+0x10>
    da04:	7921      	ldrb	r1, [r4, #4]
    da06:	7139      	strb	r1, [r7, #4]
    da08:	1e91      	subs	r1, r2, #2
    da0a:	6820      	ldr	r0, [r4, #0]
    da0c:	6038      	str	r0, [r7, #0]
    da0e:	2922      	cmp	r1, #34	; 0x22
    da10:	f04f 0100 	mov.w	r1, #0
    da14:	d904      	bls.n	da20 <__utoa+0x3c>
    da16:	7019      	strb	r1, [r3, #0]
    da18:	460b      	mov	r3, r1
    da1a:	4618      	mov	r0, r3
    da1c:	b00b      	add	sp, #44	; 0x2c
    da1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    da20:	1e58      	subs	r0, r3, #1
    da22:	4684      	mov	ip, r0
    da24:	fbb5 f7f2 	udiv	r7, r5, r2
    da28:	f10d 0e28 	add.w	lr, sp, #40	; 0x28
    da2c:	fb02 5617 	mls	r6, r2, r7, r5
    da30:	4476      	add	r6, lr
    da32:	460c      	mov	r4, r1
    da34:	f816 6c28 	ldrb.w	r6, [r6, #-40]
    da38:	f80c 6f01 	strb.w	r6, [ip, #1]!
    da3c:	462e      	mov	r6, r5
    da3e:	42b2      	cmp	r2, r6
    da40:	f101 0101 	add.w	r1, r1, #1
    da44:	463d      	mov	r5, r7
    da46:	d9ed      	bls.n	da24 <__utoa+0x40>
    da48:	2200      	movs	r2, #0
    da4a:	545a      	strb	r2, [r3, r1]
    da4c:	1919      	adds	r1, r3, r4
    da4e:	1aa5      	subs	r5, r4, r2
    da50:	42aa      	cmp	r2, r5
    da52:	dae2      	bge.n	da1a <__utoa+0x36>
    da54:	f810 5f01 	ldrb.w	r5, [r0, #1]!
    da58:	780e      	ldrb	r6, [r1, #0]
    da5a:	7006      	strb	r6, [r0, #0]
    da5c:	3201      	adds	r2, #1
    da5e:	f801 5901 	strb.w	r5, [r1], #-1
    da62:	e7f4      	b.n	da4e <__utoa+0x6a>
    da64:	000131f9 	.word	0x000131f9

0000da68 <_write_r>:
    da68:	b538      	push	{r3, r4, r5, lr}
    da6a:	4d07      	ldr	r5, [pc, #28]	; (da88 <_write_r+0x20>)
    da6c:	4604      	mov	r4, r0
    da6e:	4608      	mov	r0, r1
    da70:	4611      	mov	r1, r2
    da72:	2200      	movs	r2, #0
    da74:	602a      	str	r2, [r5, #0]
    da76:	461a      	mov	r2, r3
    da78:	f001 fbce 	bl	f218 <_write>
    da7c:	1c43      	adds	r3, r0, #1
    da7e:	d102      	bne.n	da86 <_write_r+0x1e>
    da80:	682b      	ldr	r3, [r5, #0]
    da82:	b103      	cbz	r3, da86 <_write_r+0x1e>
    da84:	6023      	str	r3, [r4, #0]
    da86:	bd38      	pop	{r3, r4, r5, pc}
    da88:	2000d538 	.word	0x2000d538

0000da8c <_close_r>:
    da8c:	b538      	push	{r3, r4, r5, lr}
    da8e:	4d06      	ldr	r5, [pc, #24]	; (daa8 <_close_r+0x1c>)
    da90:	2300      	movs	r3, #0
    da92:	4604      	mov	r4, r0
    da94:	4608      	mov	r0, r1
    da96:	602b      	str	r3, [r5, #0]
    da98:	f001 fbc4 	bl	f224 <_close>
    da9c:	1c43      	adds	r3, r0, #1
    da9e:	d102      	bne.n	daa6 <_close_r+0x1a>
    daa0:	682b      	ldr	r3, [r5, #0]
    daa2:	b103      	cbz	r3, daa6 <_close_r+0x1a>
    daa4:	6023      	str	r3, [r4, #0]
    daa6:	bd38      	pop	{r3, r4, r5, pc}
    daa8:	2000d538 	.word	0x2000d538

0000daac <_lseek_r>:
    daac:	b538      	push	{r3, r4, r5, lr}
    daae:	4d07      	ldr	r5, [pc, #28]	; (dacc <_lseek_r+0x20>)
    dab0:	4604      	mov	r4, r0
    dab2:	4608      	mov	r0, r1
    dab4:	4611      	mov	r1, r2
    dab6:	2200      	movs	r2, #0
    dab8:	602a      	str	r2, [r5, #0]
    daba:	461a      	mov	r2, r3
    dabc:	f001 fbb5 	bl	f22a <_lseek>
    dac0:	1c43      	adds	r3, r0, #1
    dac2:	d102      	bne.n	daca <_lseek_r+0x1e>
    dac4:	682b      	ldr	r3, [r5, #0]
    dac6:	b103      	cbz	r3, daca <_lseek_r+0x1e>
    dac8:	6023      	str	r3, [r4, #0]
    daca:	bd38      	pop	{r3, r4, r5, pc}
    dacc:	2000d538 	.word	0x2000d538

0000dad0 <__malloc_lock>:
    dad0:	4801      	ldr	r0, [pc, #4]	; (dad8 <__malloc_lock+0x8>)
    dad2:	f7f9 b85b 	b.w	6b8c <__retarget_lock_acquire_recursive>
    dad6:	bf00      	nop
    dad8:	200041f8 	.word	0x200041f8

0000dadc <__malloc_unlock>:
    dadc:	4801      	ldr	r0, [pc, #4]	; (dae4 <__malloc_unlock+0x8>)
    dade:	f7f9 b875 	b.w	6bcc <__retarget_lock_release_recursive>
    dae2:	bf00      	nop
    dae4:	200041f8 	.word	0x200041f8

0000dae8 <_Balloc>:
    dae8:	b570      	push	{r4, r5, r6, lr}
    daea:	6a46      	ldr	r6, [r0, #36]	; 0x24
    daec:	4604      	mov	r4, r0
    daee:	460d      	mov	r5, r1
    daf0:	b976      	cbnz	r6, db10 <_Balloc+0x28>
    daf2:	2010      	movs	r0, #16
    daf4:	f7ff feb2 	bl	d85c <malloc>
    daf8:	4602      	mov	r2, r0
    dafa:	6260      	str	r0, [r4, #36]	; 0x24
    dafc:	b920      	cbnz	r0, db08 <_Balloc+0x20>
    dafe:	4b18      	ldr	r3, [pc, #96]	; (db60 <_Balloc+0x78>)
    db00:	4818      	ldr	r0, [pc, #96]	; (db64 <_Balloc+0x7c>)
    db02:	2166      	movs	r1, #102	; 0x66
    db04:	f000 fb32 	bl	e16c <__assert_func>
    db08:	e9c0 6601 	strd	r6, r6, [r0, #4]
    db0c:	6006      	str	r6, [r0, #0]
    db0e:	60c6      	str	r6, [r0, #12]
    db10:	6a66      	ldr	r6, [r4, #36]	; 0x24
    db12:	68f3      	ldr	r3, [r6, #12]
    db14:	b183      	cbz	r3, db38 <_Balloc+0x50>
    db16:	6a63      	ldr	r3, [r4, #36]	; 0x24
    db18:	68db      	ldr	r3, [r3, #12]
    db1a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
    db1e:	b9b8      	cbnz	r0, db50 <_Balloc+0x68>
    db20:	2101      	movs	r1, #1
    db22:	fa01 f605 	lsl.w	r6, r1, r5
    db26:	1d72      	adds	r2, r6, #5
    db28:	0092      	lsls	r2, r2, #2
    db2a:	4620      	mov	r0, r4
    db2c:	f002 fe2b 	bl	10786 <_calloc_r>
    db30:	b160      	cbz	r0, db4c <_Balloc+0x64>
    db32:	e9c0 5601 	strd	r5, r6, [r0, #4]
    db36:	e00e      	b.n	db56 <_Balloc+0x6e>
    db38:	2221      	movs	r2, #33	; 0x21
    db3a:	2104      	movs	r1, #4
    db3c:	4620      	mov	r0, r4
    db3e:	f002 fe22 	bl	10786 <_calloc_r>
    db42:	6a63      	ldr	r3, [r4, #36]	; 0x24
    db44:	60f0      	str	r0, [r6, #12]
    db46:	68db      	ldr	r3, [r3, #12]
    db48:	2b00      	cmp	r3, #0
    db4a:	d1e4      	bne.n	db16 <_Balloc+0x2e>
    db4c:	2000      	movs	r0, #0
    db4e:	bd70      	pop	{r4, r5, r6, pc}
    db50:	6802      	ldr	r2, [r0, #0]
    db52:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
    db56:	2300      	movs	r3, #0
    db58:	e9c0 3303 	strd	r3, r3, [r0, #12]
    db5c:	e7f7      	b.n	db4e <_Balloc+0x66>
    db5e:	bf00      	nop
    db60:	0001321e 	.word	0x0001321e
    db64:	00013235 	.word	0x00013235

0000db68 <_Bfree>:
    db68:	b570      	push	{r4, r5, r6, lr}
    db6a:	6a46      	ldr	r6, [r0, #36]	; 0x24
    db6c:	4605      	mov	r5, r0
    db6e:	460c      	mov	r4, r1
    db70:	b976      	cbnz	r6, db90 <_Bfree+0x28>
    db72:	2010      	movs	r0, #16
    db74:	f7ff fe72 	bl	d85c <malloc>
    db78:	4602      	mov	r2, r0
    db7a:	6268      	str	r0, [r5, #36]	; 0x24
    db7c:	b920      	cbnz	r0, db88 <_Bfree+0x20>
    db7e:	4b09      	ldr	r3, [pc, #36]	; (dba4 <_Bfree+0x3c>)
    db80:	4809      	ldr	r0, [pc, #36]	; (dba8 <_Bfree+0x40>)
    db82:	218a      	movs	r1, #138	; 0x8a
    db84:	f000 faf2 	bl	e16c <__assert_func>
    db88:	e9c0 6601 	strd	r6, r6, [r0, #4]
    db8c:	6006      	str	r6, [r0, #0]
    db8e:	60c6      	str	r6, [r0, #12]
    db90:	b13c      	cbz	r4, dba2 <_Bfree+0x3a>
    db92:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    db94:	6862      	ldr	r2, [r4, #4]
    db96:	68db      	ldr	r3, [r3, #12]
    db98:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
    db9c:	6021      	str	r1, [r4, #0]
    db9e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
    dba2:	bd70      	pop	{r4, r5, r6, pc}
    dba4:	0001321e 	.word	0x0001321e
    dba8:	00013235 	.word	0x00013235

0000dbac <__multadd>:
    dbac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    dbb0:	690d      	ldr	r5, [r1, #16]
    dbb2:	4607      	mov	r7, r0
    dbb4:	460c      	mov	r4, r1
    dbb6:	461e      	mov	r6, r3
    dbb8:	f101 0c14 	add.w	ip, r1, #20
    dbbc:	2000      	movs	r0, #0
    dbbe:	f8dc 3000 	ldr.w	r3, [ip]
    dbc2:	b299      	uxth	r1, r3
    dbc4:	fb02 6101 	mla	r1, r2, r1, r6
    dbc8:	0c1e      	lsrs	r6, r3, #16
    dbca:	0c0b      	lsrs	r3, r1, #16
    dbcc:	fb02 3306 	mla	r3, r2, r6, r3
    dbd0:	b289      	uxth	r1, r1
    dbd2:	3001      	adds	r0, #1
    dbd4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
    dbd8:	4285      	cmp	r5, r0
    dbda:	f84c 1b04 	str.w	r1, [ip], #4
    dbde:	ea4f 4613 	mov.w	r6, r3, lsr #16
    dbe2:	dcec      	bgt.n	dbbe <__multadd+0x12>
    dbe4:	b30e      	cbz	r6, dc2a <__multadd+0x7e>
    dbe6:	68a3      	ldr	r3, [r4, #8]
    dbe8:	42ab      	cmp	r3, r5
    dbea:	dc19      	bgt.n	dc20 <__multadd+0x74>
    dbec:	6861      	ldr	r1, [r4, #4]
    dbee:	4638      	mov	r0, r7
    dbf0:	3101      	adds	r1, #1
    dbf2:	f7ff ff79 	bl	dae8 <_Balloc>
    dbf6:	4680      	mov	r8, r0
    dbf8:	b928      	cbnz	r0, dc06 <__multadd+0x5a>
    dbfa:	4602      	mov	r2, r0
    dbfc:	4b0c      	ldr	r3, [pc, #48]	; (dc30 <__multadd+0x84>)
    dbfe:	480d      	ldr	r0, [pc, #52]	; (dc34 <__multadd+0x88>)
    dc00:	21b5      	movs	r1, #181	; 0xb5
    dc02:	f000 fab3 	bl	e16c <__assert_func>
    dc06:	6922      	ldr	r2, [r4, #16]
    dc08:	3202      	adds	r2, #2
    dc0a:	f104 010c 	add.w	r1, r4, #12
    dc0e:	0092      	lsls	r2, r2, #2
    dc10:	300c      	adds	r0, #12
    dc12:	f002 fc60 	bl	104d6 <memcpy>
    dc16:	4621      	mov	r1, r4
    dc18:	4638      	mov	r0, r7
    dc1a:	f7ff ffa5 	bl	db68 <_Bfree>
    dc1e:	4644      	mov	r4, r8
    dc20:	eb04 0385 	add.w	r3, r4, r5, lsl #2
    dc24:	3501      	adds	r5, #1
    dc26:	615e      	str	r6, [r3, #20]
    dc28:	6125      	str	r5, [r4, #16]
    dc2a:	4620      	mov	r0, r4
    dc2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    dc30:	00013292 	.word	0x00013292
    dc34:	00013235 	.word	0x00013235

0000dc38 <__i2b>:
    dc38:	b510      	push	{r4, lr}
    dc3a:	460c      	mov	r4, r1
    dc3c:	2101      	movs	r1, #1
    dc3e:	f7ff ff53 	bl	dae8 <_Balloc>
    dc42:	4602      	mov	r2, r0
    dc44:	b928      	cbnz	r0, dc52 <__i2b+0x1a>
    dc46:	4b05      	ldr	r3, [pc, #20]	; (dc5c <__i2b+0x24>)
    dc48:	4805      	ldr	r0, [pc, #20]	; (dc60 <__i2b+0x28>)
    dc4a:	f44f 71a0 	mov.w	r1, #320	; 0x140
    dc4e:	f000 fa8d 	bl	e16c <__assert_func>
    dc52:	2301      	movs	r3, #1
    dc54:	6144      	str	r4, [r0, #20]
    dc56:	6103      	str	r3, [r0, #16]
    dc58:	bd10      	pop	{r4, pc}
    dc5a:	bf00      	nop
    dc5c:	00013292 	.word	0x00013292
    dc60:	00013235 	.word	0x00013235

0000dc64 <__multiply>:
    dc64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    dc68:	4691      	mov	r9, r2
    dc6a:	690a      	ldr	r2, [r1, #16]
    dc6c:	f8d9 3010 	ldr.w	r3, [r9, #16]
    dc70:	429a      	cmp	r2, r3
    dc72:	bfb8      	it	lt
    dc74:	460b      	movlt	r3, r1
    dc76:	460c      	mov	r4, r1
    dc78:	bfbc      	itt	lt
    dc7a:	464c      	movlt	r4, r9
    dc7c:	4699      	movlt	r9, r3
    dc7e:	6927      	ldr	r7, [r4, #16]
    dc80:	f8d9 a010 	ldr.w	sl, [r9, #16]
    dc84:	68a3      	ldr	r3, [r4, #8]
    dc86:	6861      	ldr	r1, [r4, #4]
    dc88:	eb07 060a 	add.w	r6, r7, sl
    dc8c:	42b3      	cmp	r3, r6
    dc8e:	b085      	sub	sp, #20
    dc90:	bfb8      	it	lt
    dc92:	3101      	addlt	r1, #1
    dc94:	f7ff ff28 	bl	dae8 <_Balloc>
    dc98:	b930      	cbnz	r0, dca8 <__multiply+0x44>
    dc9a:	4602      	mov	r2, r0
    dc9c:	4b43      	ldr	r3, [pc, #268]	; (ddac <__multiply+0x148>)
    dc9e:	4844      	ldr	r0, [pc, #272]	; (ddb0 <__multiply+0x14c>)
    dca0:	f240 115d 	movw	r1, #349	; 0x15d
    dca4:	f000 fa62 	bl	e16c <__assert_func>
    dca8:	f100 0514 	add.w	r5, r0, #20
    dcac:	eb05 0886 	add.w	r8, r5, r6, lsl #2
    dcb0:	462b      	mov	r3, r5
    dcb2:	2200      	movs	r2, #0
    dcb4:	4543      	cmp	r3, r8
    dcb6:	d321      	bcc.n	dcfc <__multiply+0x98>
    dcb8:	f104 0314 	add.w	r3, r4, #20
    dcbc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
    dcc0:	f109 0314 	add.w	r3, r9, #20
    dcc4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
    dcc8:	9202      	str	r2, [sp, #8]
    dcca:	1b3a      	subs	r2, r7, r4
    dccc:	3a15      	subs	r2, #21
    dcce:	f022 0203 	bic.w	r2, r2, #3
    dcd2:	3204      	adds	r2, #4
    dcd4:	f104 0115 	add.w	r1, r4, #21
    dcd8:	428f      	cmp	r7, r1
    dcda:	bf38      	it	cc
    dcdc:	2204      	movcc	r2, #4
    dcde:	9201      	str	r2, [sp, #4]
    dce0:	9a02      	ldr	r2, [sp, #8]
    dce2:	9303      	str	r3, [sp, #12]
    dce4:	429a      	cmp	r2, r3
    dce6:	d80c      	bhi.n	dd02 <__multiply+0x9e>
    dce8:	2e00      	cmp	r6, #0
    dcea:	dd03      	ble.n	dcf4 <__multiply+0x90>
    dcec:	f858 3d04 	ldr.w	r3, [r8, #-4]!
    dcf0:	2b00      	cmp	r3, #0
    dcf2:	d059      	beq.n	dda8 <__multiply+0x144>
    dcf4:	6106      	str	r6, [r0, #16]
    dcf6:	b005      	add	sp, #20
    dcf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    dcfc:	f843 2b04 	str.w	r2, [r3], #4
    dd00:	e7d8      	b.n	dcb4 <__multiply+0x50>
    dd02:	f8b3 a000 	ldrh.w	sl, [r3]
    dd06:	f1ba 0f00 	cmp.w	sl, #0
    dd0a:	d023      	beq.n	dd54 <__multiply+0xf0>
    dd0c:	f104 0e14 	add.w	lr, r4, #20
    dd10:	46a9      	mov	r9, r5
    dd12:	f04f 0c00 	mov.w	ip, #0
    dd16:	f85e 2b04 	ldr.w	r2, [lr], #4
    dd1a:	f8d9 1000 	ldr.w	r1, [r9]
    dd1e:	fa1f fb82 	uxth.w	fp, r2
    dd22:	b289      	uxth	r1, r1
    dd24:	fb0a 110b 	mla	r1, sl, fp, r1
    dd28:	4461      	add	r1, ip
    dd2a:	f8d9 c000 	ldr.w	ip, [r9]
    dd2e:	0c12      	lsrs	r2, r2, #16
    dd30:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
    dd34:	fb0a c202 	mla	r2, sl, r2, ip
    dd38:	eb02 4211 	add.w	r2, r2, r1, lsr #16
    dd3c:	b289      	uxth	r1, r1
    dd3e:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
    dd42:	4577      	cmp	r7, lr
    dd44:	f849 1b04 	str.w	r1, [r9], #4
    dd48:	ea4f 4c12 	mov.w	ip, r2, lsr #16
    dd4c:	d8e3      	bhi.n	dd16 <__multiply+0xb2>
    dd4e:	9a01      	ldr	r2, [sp, #4]
    dd50:	f845 c002 	str.w	ip, [r5, r2]
    dd54:	9a03      	ldr	r2, [sp, #12]
    dd56:	f8b2 9002 	ldrh.w	r9, [r2, #2]
    dd5a:	3304      	adds	r3, #4
    dd5c:	f1b9 0f00 	cmp.w	r9, #0
    dd60:	d020      	beq.n	dda4 <__multiply+0x140>
    dd62:	6829      	ldr	r1, [r5, #0]
    dd64:	f104 0c14 	add.w	ip, r4, #20
    dd68:	46ae      	mov	lr, r5
    dd6a:	f04f 0a00 	mov.w	sl, #0
    dd6e:	f8bc b000 	ldrh.w	fp, [ip]
    dd72:	f8be 2002 	ldrh.w	r2, [lr, #2]
    dd76:	fb09 220b 	mla	r2, r9, fp, r2
    dd7a:	4492      	add	sl, r2
    dd7c:	b289      	uxth	r1, r1
    dd7e:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
    dd82:	f84e 1b04 	str.w	r1, [lr], #4
    dd86:	f85c 2b04 	ldr.w	r2, [ip], #4
    dd8a:	f8be 1000 	ldrh.w	r1, [lr]
    dd8e:	0c12      	lsrs	r2, r2, #16
    dd90:	fb09 1102 	mla	r1, r9, r2, r1
    dd94:	eb01 411a 	add.w	r1, r1, sl, lsr #16
    dd98:	4567      	cmp	r7, ip
    dd9a:	ea4f 4a11 	mov.w	sl, r1, lsr #16
    dd9e:	d8e6      	bhi.n	dd6e <__multiply+0x10a>
    dda0:	9a01      	ldr	r2, [sp, #4]
    dda2:	50a9      	str	r1, [r5, r2]
    dda4:	3504      	adds	r5, #4
    dda6:	e79b      	b.n	dce0 <__multiply+0x7c>
    dda8:	3e01      	subs	r6, #1
    ddaa:	e79d      	b.n	dce8 <__multiply+0x84>
    ddac:	00013292 	.word	0x00013292
    ddb0:	00013235 	.word	0x00013235

0000ddb4 <__pow5mult>:
    ddb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    ddb8:	4615      	mov	r5, r2
    ddba:	f012 0203 	ands.w	r2, r2, #3
    ddbe:	4606      	mov	r6, r0
    ddc0:	460f      	mov	r7, r1
    ddc2:	d007      	beq.n	ddd4 <__pow5mult+0x20>
    ddc4:	4c25      	ldr	r4, [pc, #148]	; (de5c <__pow5mult+0xa8>)
    ddc6:	3a01      	subs	r2, #1
    ddc8:	2300      	movs	r3, #0
    ddca:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
    ddce:	f7ff feed 	bl	dbac <__multadd>
    ddd2:	4607      	mov	r7, r0
    ddd4:	10ad      	asrs	r5, r5, #2
    ddd6:	d03d      	beq.n	de54 <__pow5mult+0xa0>
    ddd8:	6a74      	ldr	r4, [r6, #36]	; 0x24
    ddda:	b97c      	cbnz	r4, ddfc <__pow5mult+0x48>
    dddc:	2010      	movs	r0, #16
    ddde:	f7ff fd3d 	bl	d85c <malloc>
    dde2:	4602      	mov	r2, r0
    dde4:	6270      	str	r0, [r6, #36]	; 0x24
    dde6:	b928      	cbnz	r0, ddf4 <__pow5mult+0x40>
    dde8:	4b1d      	ldr	r3, [pc, #116]	; (de60 <__pow5mult+0xac>)
    ddea:	481e      	ldr	r0, [pc, #120]	; (de64 <__pow5mult+0xb0>)
    ddec:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
    ddf0:	f000 f9bc 	bl	e16c <__assert_func>
    ddf4:	e9c0 4401 	strd	r4, r4, [r0, #4]
    ddf8:	6004      	str	r4, [r0, #0]
    ddfa:	60c4      	str	r4, [r0, #12]
    ddfc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
    de00:	f8d8 4008 	ldr.w	r4, [r8, #8]
    de04:	b94c      	cbnz	r4, de1a <__pow5mult+0x66>
    de06:	f240 2171 	movw	r1, #625	; 0x271
    de0a:	4630      	mov	r0, r6
    de0c:	f7ff ff14 	bl	dc38 <__i2b>
    de10:	2300      	movs	r3, #0
    de12:	f8c8 0008 	str.w	r0, [r8, #8]
    de16:	4604      	mov	r4, r0
    de18:	6003      	str	r3, [r0, #0]
    de1a:	f04f 0900 	mov.w	r9, #0
    de1e:	07eb      	lsls	r3, r5, #31
    de20:	d50a      	bpl.n	de38 <__pow5mult+0x84>
    de22:	4639      	mov	r1, r7
    de24:	4622      	mov	r2, r4
    de26:	4630      	mov	r0, r6
    de28:	f7ff ff1c 	bl	dc64 <__multiply>
    de2c:	4639      	mov	r1, r7
    de2e:	4680      	mov	r8, r0
    de30:	4630      	mov	r0, r6
    de32:	f7ff fe99 	bl	db68 <_Bfree>
    de36:	4647      	mov	r7, r8
    de38:	106d      	asrs	r5, r5, #1
    de3a:	d00b      	beq.n	de54 <__pow5mult+0xa0>
    de3c:	6820      	ldr	r0, [r4, #0]
    de3e:	b938      	cbnz	r0, de50 <__pow5mult+0x9c>
    de40:	4622      	mov	r2, r4
    de42:	4621      	mov	r1, r4
    de44:	4630      	mov	r0, r6
    de46:	f7ff ff0d 	bl	dc64 <__multiply>
    de4a:	6020      	str	r0, [r4, #0]
    de4c:	f8c0 9000 	str.w	r9, [r0]
    de50:	4604      	mov	r4, r0
    de52:	e7e4      	b.n	de1e <__pow5mult+0x6a>
    de54:	4638      	mov	r0, r7
    de56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    de5a:	bf00      	nop
    de5c:	00013064 	.word	0x00013064
    de60:	0001321e 	.word	0x0001321e
    de64:	00013235 	.word	0x00013235

0000de68 <__lshift>:
    de68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    de6c:	460c      	mov	r4, r1
    de6e:	6849      	ldr	r1, [r1, #4]
    de70:	6923      	ldr	r3, [r4, #16]
    de72:	eb03 1862 	add.w	r8, r3, r2, asr #5
    de76:	68a3      	ldr	r3, [r4, #8]
    de78:	4607      	mov	r7, r0
    de7a:	4691      	mov	r9, r2
    de7c:	ea4f 1a62 	mov.w	sl, r2, asr #5
    de80:	f108 0601 	add.w	r6, r8, #1
    de84:	42b3      	cmp	r3, r6
    de86:	db0b      	blt.n	dea0 <__lshift+0x38>
    de88:	4638      	mov	r0, r7
    de8a:	f7ff fe2d 	bl	dae8 <_Balloc>
    de8e:	4605      	mov	r5, r0
    de90:	b948      	cbnz	r0, dea6 <__lshift+0x3e>
    de92:	4602      	mov	r2, r0
    de94:	4b2a      	ldr	r3, [pc, #168]	; (df40 <__lshift+0xd8>)
    de96:	482b      	ldr	r0, [pc, #172]	; (df44 <__lshift+0xdc>)
    de98:	f240 11d9 	movw	r1, #473	; 0x1d9
    de9c:	f000 f966 	bl	e16c <__assert_func>
    dea0:	3101      	adds	r1, #1
    dea2:	005b      	lsls	r3, r3, #1
    dea4:	e7ee      	b.n	de84 <__lshift+0x1c>
    dea6:	2300      	movs	r3, #0
    dea8:	f100 0114 	add.w	r1, r0, #20
    deac:	f100 0210 	add.w	r2, r0, #16
    deb0:	4618      	mov	r0, r3
    deb2:	4553      	cmp	r3, sl
    deb4:	db37      	blt.n	df26 <__lshift+0xbe>
    deb6:	6920      	ldr	r0, [r4, #16]
    deb8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
    debc:	f104 0314 	add.w	r3, r4, #20
    dec0:	f019 091f 	ands.w	r9, r9, #31
    dec4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
    dec8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    decc:	d02f      	beq.n	df2e <__lshift+0xc6>
    dece:	f1c9 0e20 	rsb	lr, r9, #32
    ded2:	468a      	mov	sl, r1
    ded4:	f04f 0c00 	mov.w	ip, #0
    ded8:	681a      	ldr	r2, [r3, #0]
    deda:	fa02 f209 	lsl.w	r2, r2, r9
    dede:	ea42 020c 	orr.w	r2, r2, ip
    dee2:	f84a 2b04 	str.w	r2, [sl], #4
    dee6:	f853 2b04 	ldr.w	r2, [r3], #4
    deea:	4298      	cmp	r0, r3
    deec:	fa22 fc0e 	lsr.w	ip, r2, lr
    def0:	d8f2      	bhi.n	ded8 <__lshift+0x70>
    def2:	1b03      	subs	r3, r0, r4
    def4:	3b15      	subs	r3, #21
    def6:	f023 0303 	bic.w	r3, r3, #3
    defa:	3304      	adds	r3, #4
    defc:	f104 0215 	add.w	r2, r4, #21
    df00:	4290      	cmp	r0, r2
    df02:	bf38      	it	cc
    df04:	2304      	movcc	r3, #4
    df06:	f841 c003 	str.w	ip, [r1, r3]
    df0a:	f1bc 0f00 	cmp.w	ip, #0
    df0e:	d001      	beq.n	df14 <__lshift+0xac>
    df10:	f108 0602 	add.w	r6, r8, #2
    df14:	3e01      	subs	r6, #1
    df16:	4638      	mov	r0, r7
    df18:	612e      	str	r6, [r5, #16]
    df1a:	4621      	mov	r1, r4
    df1c:	f7ff fe24 	bl	db68 <_Bfree>
    df20:	4628      	mov	r0, r5
    df22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    df26:	f842 0f04 	str.w	r0, [r2, #4]!
    df2a:	3301      	adds	r3, #1
    df2c:	e7c1      	b.n	deb2 <__lshift+0x4a>
    df2e:	3904      	subs	r1, #4
    df30:	f853 2b04 	ldr.w	r2, [r3], #4
    df34:	f841 2f04 	str.w	r2, [r1, #4]!
    df38:	4298      	cmp	r0, r3
    df3a:	d8f9      	bhi.n	df30 <__lshift+0xc8>
    df3c:	e7ea      	b.n	df14 <__lshift+0xac>
    df3e:	bf00      	nop
    df40:	00013292 	.word	0x00013292
    df44:	00013235 	.word	0x00013235

0000df48 <__mdiff>:
    df48:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    df4c:	460d      	mov	r5, r1
    df4e:	4607      	mov	r7, r0
    df50:	4611      	mov	r1, r2
    df52:	4628      	mov	r0, r5
    df54:	4614      	mov	r4, r2
    df56:	f002 fbfb 	bl	10750 <__mcmp>
    df5a:	1e06      	subs	r6, r0, #0
    df5c:	d111      	bne.n	df82 <__mdiff+0x3a>
    df5e:	4631      	mov	r1, r6
    df60:	4638      	mov	r0, r7
    df62:	f7ff fdc1 	bl	dae8 <_Balloc>
    df66:	4602      	mov	r2, r0
    df68:	b928      	cbnz	r0, df76 <__mdiff+0x2e>
    df6a:	4b39      	ldr	r3, [pc, #228]	; (e050 <__mdiff+0x108>)
    df6c:	f240 2132 	movw	r1, #562	; 0x232
    df70:	4838      	ldr	r0, [pc, #224]	; (e054 <__mdiff+0x10c>)
    df72:	f000 f8fb 	bl	e16c <__assert_func>
    df76:	2301      	movs	r3, #1
    df78:	e9c0 3604 	strd	r3, r6, [r0, #16]
    df7c:	4610      	mov	r0, r2
    df7e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    df82:	bfa4      	itt	ge
    df84:	4623      	movge	r3, r4
    df86:	462c      	movge	r4, r5
    df88:	4638      	mov	r0, r7
    df8a:	6861      	ldr	r1, [r4, #4]
    df8c:	bfa6      	itte	ge
    df8e:	461d      	movge	r5, r3
    df90:	2600      	movge	r6, #0
    df92:	2601      	movlt	r6, #1
    df94:	f7ff fda8 	bl	dae8 <_Balloc>
    df98:	4602      	mov	r2, r0
    df9a:	b918      	cbnz	r0, dfa4 <__mdiff+0x5c>
    df9c:	4b2c      	ldr	r3, [pc, #176]	; (e050 <__mdiff+0x108>)
    df9e:	f44f 7110 	mov.w	r1, #576	; 0x240
    dfa2:	e7e5      	b.n	df70 <__mdiff+0x28>
    dfa4:	6927      	ldr	r7, [r4, #16]
    dfa6:	60c6      	str	r6, [r0, #12]
    dfa8:	692e      	ldr	r6, [r5, #16]
    dfaa:	f104 0014 	add.w	r0, r4, #20
    dfae:	f105 0914 	add.w	r9, r5, #20
    dfb2:	f102 0e14 	add.w	lr, r2, #20
    dfb6:	eb00 0c87 	add.w	ip, r0, r7, lsl #2
    dfba:	eb09 0686 	add.w	r6, r9, r6, lsl #2
    dfbe:	3410      	adds	r4, #16
    dfc0:	46f2      	mov	sl, lr
    dfc2:	2100      	movs	r1, #0
    dfc4:	f859 3b04 	ldr.w	r3, [r9], #4
    dfc8:	f854 bf04 	ldr.w	fp, [r4, #4]!
    dfcc:	fa1f f883 	uxth.w	r8, r3
    dfd0:	fa11 f18b 	uxtah	r1, r1, fp
    dfd4:	0c1b      	lsrs	r3, r3, #16
    dfd6:	eba1 0808 	sub.w	r8, r1, r8
    dfda:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
    dfde:	eb03 4328 	add.w	r3, r3, r8, asr #16
    dfe2:	fa1f f888 	uxth.w	r8, r8
    dfe6:	1419      	asrs	r1, r3, #16
    dfe8:	454e      	cmp	r6, r9
    dfea:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
    dfee:	f84a 3b04 	str.w	r3, [sl], #4
    dff2:	d8e7      	bhi.n	dfc4 <__mdiff+0x7c>
    dff4:	1b73      	subs	r3, r6, r5
    dff6:	3b15      	subs	r3, #21
    dff8:	f023 0303 	bic.w	r3, r3, #3
    dffc:	3304      	adds	r3, #4
    dffe:	3515      	adds	r5, #21
    e000:	42ae      	cmp	r6, r5
    e002:	bf38      	it	cc
    e004:	2304      	movcc	r3, #4
    e006:	4418      	add	r0, r3
    e008:	4473      	add	r3, lr
    e00a:	469e      	mov	lr, r3
    e00c:	4606      	mov	r6, r0
    e00e:	4566      	cmp	r6, ip
    e010:	d30e      	bcc.n	e030 <__mdiff+0xe8>
    e012:	f10c 0103 	add.w	r1, ip, #3
    e016:	1a09      	subs	r1, r1, r0
    e018:	f021 0103 	bic.w	r1, r1, #3
    e01c:	3803      	subs	r0, #3
    e01e:	4584      	cmp	ip, r0
    e020:	bf38      	it	cc
    e022:	2100      	movcc	r1, #0
    e024:	4419      	add	r1, r3
    e026:	f851 3d04 	ldr.w	r3, [r1, #-4]!
    e02a:	b17b      	cbz	r3, e04c <__mdiff+0x104>
    e02c:	6117      	str	r7, [r2, #16]
    e02e:	e7a5      	b.n	df7c <__mdiff+0x34>
    e030:	f856 8b04 	ldr.w	r8, [r6], #4
    e034:	fa11 f488 	uxtah	r4, r1, r8
    e038:	1425      	asrs	r5, r4, #16
    e03a:	eb05 4518 	add.w	r5, r5, r8, lsr #16
    e03e:	b2a4      	uxth	r4, r4
    e040:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
    e044:	f84e 4b04 	str.w	r4, [lr], #4
    e048:	1429      	asrs	r1, r5, #16
    e04a:	e7e0      	b.n	e00e <__mdiff+0xc6>
    e04c:	3f01      	subs	r7, #1
    e04e:	e7ea      	b.n	e026 <__mdiff+0xde>
    e050:	00013292 	.word	0x00013292
    e054:	00013235 	.word	0x00013235

0000e058 <__d2b>:
    e058:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    e05c:	2101      	movs	r1, #1
    e05e:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
    e062:	4690      	mov	r8, r2
    e064:	461d      	mov	r5, r3
    e066:	f7ff fd3f 	bl	dae8 <_Balloc>
    e06a:	4604      	mov	r4, r0
    e06c:	b930      	cbnz	r0, e07c <__d2b+0x24>
    e06e:	4602      	mov	r2, r0
    e070:	4b25      	ldr	r3, [pc, #148]	; (e108 <__d2b+0xb0>)
    e072:	4826      	ldr	r0, [pc, #152]	; (e10c <__d2b+0xb4>)
    e074:	f240 310a 	movw	r1, #778	; 0x30a
    e078:	f000 f878 	bl	e16c <__assert_func>
    e07c:	f3c5 0313 	ubfx	r3, r5, #0, #20
    e080:	f3c5 550a 	ubfx	r5, r5, #20, #11
    e084:	bb2d      	cbnz	r5, e0d2 <__d2b+0x7a>
    e086:	9301      	str	r3, [sp, #4]
    e088:	f1b8 0300 	subs.w	r3, r8, #0
    e08c:	d026      	beq.n	e0dc <__d2b+0x84>
    e08e:	4668      	mov	r0, sp
    e090:	9300      	str	r3, [sp, #0]
    e092:	f002 fb30 	bl	106f6 <__lo0bits>
    e096:	9900      	ldr	r1, [sp, #0]
    e098:	b1f0      	cbz	r0, e0d8 <__d2b+0x80>
    e09a:	9a01      	ldr	r2, [sp, #4]
    e09c:	f1c0 0320 	rsb	r3, r0, #32
    e0a0:	fa02 f303 	lsl.w	r3, r2, r3
    e0a4:	430b      	orrs	r3, r1
    e0a6:	40c2      	lsrs	r2, r0
    e0a8:	6163      	str	r3, [r4, #20]
    e0aa:	9201      	str	r2, [sp, #4]
    e0ac:	9b01      	ldr	r3, [sp, #4]
    e0ae:	61a3      	str	r3, [r4, #24]
    e0b0:	2b00      	cmp	r3, #0
    e0b2:	bf14      	ite	ne
    e0b4:	2102      	movne	r1, #2
    e0b6:	2101      	moveq	r1, #1
    e0b8:	6121      	str	r1, [r4, #16]
    e0ba:	b1c5      	cbz	r5, e0ee <__d2b+0x96>
    e0bc:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
    e0c0:	4405      	add	r5, r0
    e0c2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
    e0c6:	603d      	str	r5, [r7, #0]
    e0c8:	6030      	str	r0, [r6, #0]
    e0ca:	4620      	mov	r0, r4
    e0cc:	b002      	add	sp, #8
    e0ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    e0d2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    e0d6:	e7d6      	b.n	e086 <__d2b+0x2e>
    e0d8:	6161      	str	r1, [r4, #20]
    e0da:	e7e7      	b.n	e0ac <__d2b+0x54>
    e0dc:	a801      	add	r0, sp, #4
    e0de:	f002 fb0a 	bl	106f6 <__lo0bits>
    e0e2:	9b01      	ldr	r3, [sp, #4]
    e0e4:	6163      	str	r3, [r4, #20]
    e0e6:	2101      	movs	r1, #1
    e0e8:	6121      	str	r1, [r4, #16]
    e0ea:	3020      	adds	r0, #32
    e0ec:	e7e5      	b.n	e0ba <__d2b+0x62>
    e0ee:	eb04 0381 	add.w	r3, r4, r1, lsl #2
    e0f2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
    e0f6:	6038      	str	r0, [r7, #0]
    e0f8:	6918      	ldr	r0, [r3, #16]
    e0fa:	f002 fadc 	bl	106b6 <__hi0bits>
    e0fe:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
    e102:	6031      	str	r1, [r6, #0]
    e104:	e7e1      	b.n	e0ca <__d2b+0x72>
    e106:	bf00      	nop
    e108:	00013292 	.word	0x00013292
    e10c:	00013235 	.word	0x00013235

0000e110 <_mprec_log10>:
    e110:	2817      	cmp	r0, #23
    e112:	b5d0      	push	{r4, r6, r7, lr}
    e114:	4604      	mov	r4, r0
    e116:	dc05      	bgt.n	e124 <_mprec_log10+0x14>
    e118:	4808      	ldr	r0, [pc, #32]	; (e13c <_mprec_log10+0x2c>)
    e11a:	eb00 04c4 	add.w	r4, r0, r4, lsl #3
    e11e:	e9d4 0100 	ldrd	r0, r1, [r4]
    e122:	bdd0      	pop	{r4, r6, r7, pc}
    e124:	4906      	ldr	r1, [pc, #24]	; (e140 <_mprec_log10+0x30>)
    e126:	4f07      	ldr	r7, [pc, #28]	; (e144 <_mprec_log10+0x34>)
    e128:	2000      	movs	r0, #0
    e12a:	2600      	movs	r6, #0
    e12c:	4632      	mov	r2, r6
    e12e:	463b      	mov	r3, r7
    e130:	f7f2 f9f2 	bl	518 <__aeabi_dmul>
    e134:	3c01      	subs	r4, #1
    e136:	d1f9      	bne.n	e12c <_mprec_log10+0x1c>
    e138:	e7f3      	b.n	e122 <_mprec_log10+0x12>
    e13a:	bf00      	nop
    e13c:	00010e60 	.word	0x00010e60
    e140:	3ff00000 	.word	0x3ff00000
    e144:	40240000 	.word	0x40240000

0000e148 <_read_r>:
    e148:	b538      	push	{r3, r4, r5, lr}
    e14a:	4d07      	ldr	r5, [pc, #28]	; (e168 <_read_r+0x20>)
    e14c:	4604      	mov	r4, r0
    e14e:	4608      	mov	r0, r1
    e150:	4611      	mov	r1, r2
    e152:	2200      	movs	r2, #0
    e154:	602a      	str	r2, [r5, #0]
    e156:	461a      	mov	r2, r3
    e158:	f001 f858 	bl	f20c <_read>
    e15c:	1c43      	adds	r3, r0, #1
    e15e:	d102      	bne.n	e166 <_read_r+0x1e>
    e160:	682b      	ldr	r3, [r5, #0]
    e162:	b103      	cbz	r3, e166 <_read_r+0x1e>
    e164:	6023      	str	r3, [r4, #0]
    e166:	bd38      	pop	{r3, r4, r5, pc}
    e168:	2000d538 	.word	0x2000d538

0000e16c <__assert_func>:
    e16c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    e16e:	4614      	mov	r4, r2
    e170:	461a      	mov	r2, r3
    e172:	4b09      	ldr	r3, [pc, #36]	; (e198 <__assert_func+0x2c>)
    e174:	681b      	ldr	r3, [r3, #0]
    e176:	4605      	mov	r5, r0
    e178:	68d8      	ldr	r0, [r3, #12]
    e17a:	b14c      	cbz	r4, e190 <__assert_func+0x24>
    e17c:	4b07      	ldr	r3, [pc, #28]	; (e19c <__assert_func+0x30>)
    e17e:	9100      	str	r1, [sp, #0]
    e180:	e9cd 3401 	strd	r3, r4, [sp, #4]
    e184:	4906      	ldr	r1, [pc, #24]	; (e1a0 <__assert_func+0x34>)
    e186:	462b      	mov	r3, r5
    e188:	f000 f80e 	bl	e1a8 <fiprintf>
    e18c:	f002 fc2c 	bl	109e8 <abort>
    e190:	4b04      	ldr	r3, [pc, #16]	; (e1a4 <__assert_func+0x38>)
    e192:	461c      	mov	r4, r3
    e194:	e7f3      	b.n	e17e <__assert_func+0x12>
    e196:	bf00      	nop
    e198:	20004104 	.word	0x20004104
    e19c:	000132a3 	.word	0x000132a3
    e1a0:	000132b0 	.word	0x000132b0
    e1a4:	000132de 	.word	0x000132de

0000e1a8 <fiprintf>:
    e1a8:	b40e      	push	{r1, r2, r3}
    e1aa:	b503      	push	{r0, r1, lr}
    e1ac:	4601      	mov	r1, r0
    e1ae:	ab03      	add	r3, sp, #12
    e1b0:	4805      	ldr	r0, [pc, #20]	; (e1c8 <fiprintf+0x20>)
    e1b2:	f853 2b04 	ldr.w	r2, [r3], #4
    e1b6:	6800      	ldr	r0, [r0, #0]
    e1b8:	9301      	str	r3, [sp, #4]
    e1ba:	f000 f807 	bl	e1cc <_vfiprintf_r>
    e1be:	b002      	add	sp, #8
    e1c0:	f85d eb04 	ldr.w	lr, [sp], #4
    e1c4:	b003      	add	sp, #12
    e1c6:	4770      	bx	lr
    e1c8:	20004104 	.word	0x20004104

0000e1cc <_vfiprintf_r>:
    e1cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    e1d0:	460d      	mov	r5, r1
    e1d2:	b09d      	sub	sp, #116	; 0x74
    e1d4:	4614      	mov	r4, r2
    e1d6:	4698      	mov	r8, r3
    e1d8:	4606      	mov	r6, r0
    e1da:	b118      	cbz	r0, e1e4 <_vfiprintf_r+0x18>
    e1dc:	6983      	ldr	r3, [r0, #24]
    e1de:	b90b      	cbnz	r3, e1e4 <_vfiprintf_r+0x18>
    e1e0:	f7ff fabe 	bl	d760 <__sinit>
    e1e4:	4b89      	ldr	r3, [pc, #548]	; (e40c <_vfiprintf_r+0x240>)
    e1e6:	429d      	cmp	r5, r3
    e1e8:	d11b      	bne.n	e222 <_vfiprintf_r+0x56>
    e1ea:	6875      	ldr	r5, [r6, #4]
    e1ec:	6e6b      	ldr	r3, [r5, #100]	; 0x64
    e1ee:	07d9      	lsls	r1, r3, #31
    e1f0:	d405      	bmi.n	e1fe <_vfiprintf_r+0x32>
    e1f2:	89ab      	ldrh	r3, [r5, #12]
    e1f4:	059a      	lsls	r2, r3, #22
    e1f6:	d402      	bmi.n	e1fe <_vfiprintf_r+0x32>
    e1f8:	6da8      	ldr	r0, [r5, #88]	; 0x58
    e1fa:	f7f8 fcc7 	bl	6b8c <__retarget_lock_acquire_recursive>
    e1fe:	89ab      	ldrh	r3, [r5, #12]
    e200:	071b      	lsls	r3, r3, #28
    e202:	d501      	bpl.n	e208 <_vfiprintf_r+0x3c>
    e204:	692b      	ldr	r3, [r5, #16]
    e206:	b9eb      	cbnz	r3, e244 <_vfiprintf_r+0x78>
    e208:	4629      	mov	r1, r5
    e20a:	4630      	mov	r0, r6
    e20c:	f000 fa86 	bl	e71c <__swsetup_r>
    e210:	b1c0      	cbz	r0, e244 <_vfiprintf_r+0x78>
    e212:	6e6b      	ldr	r3, [r5, #100]	; 0x64
    e214:	07dc      	lsls	r4, r3, #31
    e216:	d50e      	bpl.n	e236 <_vfiprintf_r+0x6a>
    e218:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    e21c:	b01d      	add	sp, #116	; 0x74
    e21e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    e222:	4b7b      	ldr	r3, [pc, #492]	; (e410 <_vfiprintf_r+0x244>)
    e224:	429d      	cmp	r5, r3
    e226:	d101      	bne.n	e22c <_vfiprintf_r+0x60>
    e228:	68b5      	ldr	r5, [r6, #8]
    e22a:	e7df      	b.n	e1ec <_vfiprintf_r+0x20>
    e22c:	4b79      	ldr	r3, [pc, #484]	; (e414 <_vfiprintf_r+0x248>)
    e22e:	429d      	cmp	r5, r3
    e230:	bf08      	it	eq
    e232:	68f5      	ldreq	r5, [r6, #12]
    e234:	e7da      	b.n	e1ec <_vfiprintf_r+0x20>
    e236:	89ab      	ldrh	r3, [r5, #12]
    e238:	0598      	lsls	r0, r3, #22
    e23a:	d4ed      	bmi.n	e218 <_vfiprintf_r+0x4c>
    e23c:	6da8      	ldr	r0, [r5, #88]	; 0x58
    e23e:	f7f8 fcc5 	bl	6bcc <__retarget_lock_release_recursive>
    e242:	e7e9      	b.n	e218 <_vfiprintf_r+0x4c>
    e244:	2300      	movs	r3, #0
    e246:	9309      	str	r3, [sp, #36]	; 0x24
    e248:	2320      	movs	r3, #32
    e24a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
    e24e:	f8cd 800c 	str.w	r8, [sp, #12]
    e252:	2330      	movs	r3, #48	; 0x30
    e254:	f8df 81c0 	ldr.w	r8, [pc, #448]	; e418 <_vfiprintf_r+0x24c>
    e258:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
    e25c:	f04f 0901 	mov.w	r9, #1
    e260:	4623      	mov	r3, r4
    e262:	469a      	mov	sl, r3
    e264:	f813 2b01 	ldrb.w	r2, [r3], #1
    e268:	b10a      	cbz	r2, e26e <_vfiprintf_r+0xa2>
    e26a:	2a25      	cmp	r2, #37	; 0x25
    e26c:	d1f9      	bne.n	e262 <_vfiprintf_r+0x96>
    e26e:	ebba 0b04 	subs.w	fp, sl, r4
    e272:	d00b      	beq.n	e28c <_vfiprintf_r+0xc0>
    e274:	465b      	mov	r3, fp
    e276:	4622      	mov	r2, r4
    e278:	4629      	mov	r1, r5
    e27a:	4630      	mov	r0, r6
    e27c:	f002 fb35 	bl	108ea <__sfputs_r>
    e280:	3001      	adds	r0, #1
    e282:	f000 80aa 	beq.w	e3da <_vfiprintf_r+0x20e>
    e286:	9a09      	ldr	r2, [sp, #36]	; 0x24
    e288:	445a      	add	r2, fp
    e28a:	9209      	str	r2, [sp, #36]	; 0x24
    e28c:	f89a 3000 	ldrb.w	r3, [sl]
    e290:	2b00      	cmp	r3, #0
    e292:	f000 80a2 	beq.w	e3da <_vfiprintf_r+0x20e>
    e296:	2300      	movs	r3, #0
    e298:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    e29c:	e9cd 2305 	strd	r2, r3, [sp, #20]
    e2a0:	f10a 0a01 	add.w	sl, sl, #1
    e2a4:	9304      	str	r3, [sp, #16]
    e2a6:	9307      	str	r3, [sp, #28]
    e2a8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
    e2ac:	931a      	str	r3, [sp, #104]	; 0x68
    e2ae:	4654      	mov	r4, sl
    e2b0:	2205      	movs	r2, #5
    e2b2:	f814 1b01 	ldrb.w	r1, [r4], #1
    e2b6:	4858      	ldr	r0, [pc, #352]	; (e418 <_vfiprintf_r+0x24c>)
    e2b8:	f7f1 ff22 	bl	100 <memchr>
    e2bc:	9a04      	ldr	r2, [sp, #16]
    e2be:	b9d8      	cbnz	r0, e2f8 <_vfiprintf_r+0x12c>
    e2c0:	06d1      	lsls	r1, r2, #27
    e2c2:	bf44      	itt	mi
    e2c4:	2320      	movmi	r3, #32
    e2c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
    e2ca:	0713      	lsls	r3, r2, #28
    e2cc:	bf44      	itt	mi
    e2ce:	232b      	movmi	r3, #43	; 0x2b
    e2d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
    e2d4:	f89a 3000 	ldrb.w	r3, [sl]
    e2d8:	2b2a      	cmp	r3, #42	; 0x2a
    e2da:	d015      	beq.n	e308 <_vfiprintf_r+0x13c>
    e2dc:	9a07      	ldr	r2, [sp, #28]
    e2de:	4654      	mov	r4, sl
    e2e0:	2000      	movs	r0, #0
    e2e2:	f04f 0c0a 	mov.w	ip, #10
    e2e6:	4621      	mov	r1, r4
    e2e8:	f811 3b01 	ldrb.w	r3, [r1], #1
    e2ec:	3b30      	subs	r3, #48	; 0x30
    e2ee:	2b09      	cmp	r3, #9
    e2f0:	d94e      	bls.n	e390 <_vfiprintf_r+0x1c4>
    e2f2:	b1b0      	cbz	r0, e322 <_vfiprintf_r+0x156>
    e2f4:	9207      	str	r2, [sp, #28]
    e2f6:	e014      	b.n	e322 <_vfiprintf_r+0x156>
    e2f8:	eba0 0308 	sub.w	r3, r0, r8
    e2fc:	fa09 f303 	lsl.w	r3, r9, r3
    e300:	4313      	orrs	r3, r2
    e302:	9304      	str	r3, [sp, #16]
    e304:	46a2      	mov	sl, r4
    e306:	e7d2      	b.n	e2ae <_vfiprintf_r+0xe2>
    e308:	9b03      	ldr	r3, [sp, #12]
    e30a:	1d19      	adds	r1, r3, #4
    e30c:	681b      	ldr	r3, [r3, #0]
    e30e:	9103      	str	r1, [sp, #12]
    e310:	2b00      	cmp	r3, #0
    e312:	bfbb      	ittet	lt
    e314:	425b      	neglt	r3, r3
    e316:	f042 0202 	orrlt.w	r2, r2, #2
    e31a:	9307      	strge	r3, [sp, #28]
    e31c:	9307      	strlt	r3, [sp, #28]
    e31e:	bfb8      	it	lt
    e320:	9204      	strlt	r2, [sp, #16]
    e322:	7823      	ldrb	r3, [r4, #0]
    e324:	2b2e      	cmp	r3, #46	; 0x2e
    e326:	d10c      	bne.n	e342 <_vfiprintf_r+0x176>
    e328:	7863      	ldrb	r3, [r4, #1]
    e32a:	2b2a      	cmp	r3, #42	; 0x2a
    e32c:	d135      	bne.n	e39a <_vfiprintf_r+0x1ce>
    e32e:	9b03      	ldr	r3, [sp, #12]
    e330:	1d1a      	adds	r2, r3, #4
    e332:	681b      	ldr	r3, [r3, #0]
    e334:	9203      	str	r2, [sp, #12]
    e336:	2b00      	cmp	r3, #0
    e338:	bfb8      	it	lt
    e33a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
    e33e:	3402      	adds	r4, #2
    e340:	9305      	str	r3, [sp, #20]
    e342:	f8df a0d8 	ldr.w	sl, [pc, #216]	; e41c <_vfiprintf_r+0x250>
    e346:	7821      	ldrb	r1, [r4, #0]
    e348:	2203      	movs	r2, #3
    e34a:	4650      	mov	r0, sl
    e34c:	f7f1 fed8 	bl	100 <memchr>
    e350:	b140      	cbz	r0, e364 <_vfiprintf_r+0x198>
    e352:	2340      	movs	r3, #64	; 0x40
    e354:	eba0 000a 	sub.w	r0, r0, sl
    e358:	fa03 f000 	lsl.w	r0, r3, r0
    e35c:	9b04      	ldr	r3, [sp, #16]
    e35e:	4303      	orrs	r3, r0
    e360:	3401      	adds	r4, #1
    e362:	9304      	str	r3, [sp, #16]
    e364:	f814 1b01 	ldrb.w	r1, [r4], #1
    e368:	482d      	ldr	r0, [pc, #180]	; (e420 <_vfiprintf_r+0x254>)
    e36a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
    e36e:	2206      	movs	r2, #6
    e370:	f7f1 fec6 	bl	100 <memchr>
    e374:	2800      	cmp	r0, #0
    e376:	d03f      	beq.n	e3f8 <_vfiprintf_r+0x22c>
    e378:	4b2a      	ldr	r3, [pc, #168]	; (e424 <_vfiprintf_r+0x258>)
    e37a:	bb1b      	cbnz	r3, e3c4 <_vfiprintf_r+0x1f8>
    e37c:	9b03      	ldr	r3, [sp, #12]
    e37e:	3307      	adds	r3, #7
    e380:	f023 0307 	bic.w	r3, r3, #7
    e384:	3308      	adds	r3, #8
    e386:	9303      	str	r3, [sp, #12]
    e388:	9b09      	ldr	r3, [sp, #36]	; 0x24
    e38a:	443b      	add	r3, r7
    e38c:	9309      	str	r3, [sp, #36]	; 0x24
    e38e:	e767      	b.n	e260 <_vfiprintf_r+0x94>
    e390:	fb0c 3202 	mla	r2, ip, r2, r3
    e394:	460c      	mov	r4, r1
    e396:	2001      	movs	r0, #1
    e398:	e7a5      	b.n	e2e6 <_vfiprintf_r+0x11a>
    e39a:	2300      	movs	r3, #0
    e39c:	3401      	adds	r4, #1
    e39e:	9305      	str	r3, [sp, #20]
    e3a0:	4619      	mov	r1, r3
    e3a2:	f04f 0c0a 	mov.w	ip, #10
    e3a6:	4620      	mov	r0, r4
    e3a8:	f810 2b01 	ldrb.w	r2, [r0], #1
    e3ac:	3a30      	subs	r2, #48	; 0x30
    e3ae:	2a09      	cmp	r2, #9
    e3b0:	d903      	bls.n	e3ba <_vfiprintf_r+0x1ee>
    e3b2:	2b00      	cmp	r3, #0
    e3b4:	d0c5      	beq.n	e342 <_vfiprintf_r+0x176>
    e3b6:	9105      	str	r1, [sp, #20]
    e3b8:	e7c3      	b.n	e342 <_vfiprintf_r+0x176>
    e3ba:	fb0c 2101 	mla	r1, ip, r1, r2
    e3be:	4604      	mov	r4, r0
    e3c0:	2301      	movs	r3, #1
    e3c2:	e7f0      	b.n	e3a6 <_vfiprintf_r+0x1da>
    e3c4:	ab03      	add	r3, sp, #12
    e3c6:	9300      	str	r3, [sp, #0]
    e3c8:	462a      	mov	r2, r5
    e3ca:	4b17      	ldr	r3, [pc, #92]	; (e428 <_vfiprintf_r+0x25c>)
    e3cc:	a904      	add	r1, sp, #16
    e3ce:	4630      	mov	r0, r6
    e3d0:	f3af 8000 	nop.w
    e3d4:	4607      	mov	r7, r0
    e3d6:	1c78      	adds	r0, r7, #1
    e3d8:	d1d6      	bne.n	e388 <_vfiprintf_r+0x1bc>
    e3da:	6e6b      	ldr	r3, [r5, #100]	; 0x64
    e3dc:	07d9      	lsls	r1, r3, #31
    e3de:	d405      	bmi.n	e3ec <_vfiprintf_r+0x220>
    e3e0:	89ab      	ldrh	r3, [r5, #12]
    e3e2:	059a      	lsls	r2, r3, #22
    e3e4:	d402      	bmi.n	e3ec <_vfiprintf_r+0x220>
    e3e6:	6da8      	ldr	r0, [r5, #88]	; 0x58
    e3e8:	f7f8 fbf0 	bl	6bcc <__retarget_lock_release_recursive>
    e3ec:	89ab      	ldrh	r3, [r5, #12]
    e3ee:	065b      	lsls	r3, r3, #25
    e3f0:	f53f af12 	bmi.w	e218 <_vfiprintf_r+0x4c>
    e3f4:	9809      	ldr	r0, [sp, #36]	; 0x24
    e3f6:	e711      	b.n	e21c <_vfiprintf_r+0x50>
    e3f8:	ab03      	add	r3, sp, #12
    e3fa:	9300      	str	r3, [sp, #0]
    e3fc:	462a      	mov	r2, r5
    e3fe:	4b0a      	ldr	r3, [pc, #40]	; (e428 <_vfiprintf_r+0x25c>)
    e400:	a904      	add	r1, sp, #16
    e402:	4630      	mov	r0, r6
    e404:	f000 f812 	bl	e42c <_printf_i>
    e408:	e7e4      	b.n	e3d4 <_vfiprintf_r+0x208>
    e40a:	bf00      	nop
    e40c:	00013020 	.word	0x00013020
    e410:	00013040 	.word	0x00013040
    e414:	00013000 	.word	0x00013000
    e418:	0001334a 	.word	0x0001334a
    e41c:	00013350 	.word	0x00013350
    e420:	00013354 	.word	0x00013354
    e424:	00000000 	.word	0x00000000
    e428:	000108eb 	.word	0x000108eb

0000e42c <_printf_i>:
    e42c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
    e430:	7e0f      	ldrb	r7, [r1, #24]
    e432:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    e434:	2f78      	cmp	r7, #120	; 0x78
    e436:	4691      	mov	r9, r2
    e438:	4680      	mov	r8, r0
    e43a:	460c      	mov	r4, r1
    e43c:	469a      	mov	sl, r3
    e43e:	f101 0243 	add.w	r2, r1, #67	; 0x43
    e442:	d807      	bhi.n	e454 <_printf_i+0x28>
    e444:	2f62      	cmp	r7, #98	; 0x62
    e446:	d80a      	bhi.n	e45e <_printf_i+0x32>
    e448:	2f00      	cmp	r7, #0
    e44a:	f000 80d8 	beq.w	e5fe <_printf_i+0x1d2>
    e44e:	2f58      	cmp	r7, #88	; 0x58
    e450:	f000 80a3 	beq.w	e59a <_printf_i+0x16e>
    e454:	f104 0542 	add.w	r5, r4, #66	; 0x42
    e458:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
    e45c:	e03a      	b.n	e4d4 <_printf_i+0xa8>
    e45e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
    e462:	2b15      	cmp	r3, #21
    e464:	d8f6      	bhi.n	e454 <_printf_i+0x28>
    e466:	a101      	add	r1, pc, #4	; (adr r1, e46c <_printf_i+0x40>)
    e468:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
    e46c:	0000e4c5 	.word	0x0000e4c5
    e470:	0000e4d9 	.word	0x0000e4d9
    e474:	0000e455 	.word	0x0000e455
    e478:	0000e455 	.word	0x0000e455
    e47c:	0000e455 	.word	0x0000e455
    e480:	0000e455 	.word	0x0000e455
    e484:	0000e4d9 	.word	0x0000e4d9
    e488:	0000e455 	.word	0x0000e455
    e48c:	0000e455 	.word	0x0000e455
    e490:	0000e455 	.word	0x0000e455
    e494:	0000e455 	.word	0x0000e455
    e498:	0000e5e5 	.word	0x0000e5e5
    e49c:	0000e509 	.word	0x0000e509
    e4a0:	0000e5c7 	.word	0x0000e5c7
    e4a4:	0000e455 	.word	0x0000e455
    e4a8:	0000e455 	.word	0x0000e455
    e4ac:	0000e607 	.word	0x0000e607
    e4b0:	0000e455 	.word	0x0000e455
    e4b4:	0000e509 	.word	0x0000e509
    e4b8:	0000e455 	.word	0x0000e455
    e4bc:	0000e455 	.word	0x0000e455
    e4c0:	0000e5cf 	.word	0x0000e5cf
    e4c4:	682b      	ldr	r3, [r5, #0]
    e4c6:	1d1a      	adds	r2, r3, #4
    e4c8:	681b      	ldr	r3, [r3, #0]
    e4ca:	602a      	str	r2, [r5, #0]
    e4cc:	f104 0542 	add.w	r5, r4, #66	; 0x42
    e4d0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    e4d4:	2301      	movs	r3, #1
    e4d6:	e0a3      	b.n	e620 <_printf_i+0x1f4>
    e4d8:	6820      	ldr	r0, [r4, #0]
    e4da:	6829      	ldr	r1, [r5, #0]
    e4dc:	0606      	lsls	r6, r0, #24
    e4de:	f101 0304 	add.w	r3, r1, #4
    e4e2:	d50a      	bpl.n	e4fa <_printf_i+0xce>
    e4e4:	680e      	ldr	r6, [r1, #0]
    e4e6:	602b      	str	r3, [r5, #0]
    e4e8:	2e00      	cmp	r6, #0
    e4ea:	da03      	bge.n	e4f4 <_printf_i+0xc8>
    e4ec:	232d      	movs	r3, #45	; 0x2d
    e4ee:	4276      	negs	r6, r6
    e4f0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
    e4f4:	485e      	ldr	r0, [pc, #376]	; (e670 <_printf_i+0x244>)
    e4f6:	230a      	movs	r3, #10
    e4f8:	e019      	b.n	e52e <_printf_i+0x102>
    e4fa:	680e      	ldr	r6, [r1, #0]
    e4fc:	602b      	str	r3, [r5, #0]
    e4fe:	f010 0f40 	tst.w	r0, #64	; 0x40
    e502:	bf18      	it	ne
    e504:	b236      	sxthne	r6, r6
    e506:	e7ef      	b.n	e4e8 <_printf_i+0xbc>
    e508:	682b      	ldr	r3, [r5, #0]
    e50a:	6820      	ldr	r0, [r4, #0]
    e50c:	1d19      	adds	r1, r3, #4
    e50e:	6029      	str	r1, [r5, #0]
    e510:	0601      	lsls	r1, r0, #24
    e512:	d501      	bpl.n	e518 <_printf_i+0xec>
    e514:	681e      	ldr	r6, [r3, #0]
    e516:	e002      	b.n	e51e <_printf_i+0xf2>
    e518:	0646      	lsls	r6, r0, #25
    e51a:	d5fb      	bpl.n	e514 <_printf_i+0xe8>
    e51c:	881e      	ldrh	r6, [r3, #0]
    e51e:	4854      	ldr	r0, [pc, #336]	; (e670 <_printf_i+0x244>)
    e520:	2f6f      	cmp	r7, #111	; 0x6f
    e522:	bf0c      	ite	eq
    e524:	2308      	moveq	r3, #8
    e526:	230a      	movne	r3, #10
    e528:	2100      	movs	r1, #0
    e52a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
    e52e:	6865      	ldr	r5, [r4, #4]
    e530:	60a5      	str	r5, [r4, #8]
    e532:	2d00      	cmp	r5, #0
    e534:	bfa2      	ittt	ge
    e536:	6821      	ldrge	r1, [r4, #0]
    e538:	f021 0104 	bicge.w	r1, r1, #4
    e53c:	6021      	strge	r1, [r4, #0]
    e53e:	b90e      	cbnz	r6, e544 <_printf_i+0x118>
    e540:	2d00      	cmp	r5, #0
    e542:	d04d      	beq.n	e5e0 <_printf_i+0x1b4>
    e544:	4615      	mov	r5, r2
    e546:	fbb6 f1f3 	udiv	r1, r6, r3
    e54a:	fb03 6711 	mls	r7, r3, r1, r6
    e54e:	5dc7      	ldrb	r7, [r0, r7]
    e550:	f805 7d01 	strb.w	r7, [r5, #-1]!
    e554:	4637      	mov	r7, r6
    e556:	42bb      	cmp	r3, r7
    e558:	460e      	mov	r6, r1
    e55a:	d9f4      	bls.n	e546 <_printf_i+0x11a>
    e55c:	2b08      	cmp	r3, #8
    e55e:	d10b      	bne.n	e578 <_printf_i+0x14c>
    e560:	6823      	ldr	r3, [r4, #0]
    e562:	07de      	lsls	r6, r3, #31
    e564:	d508      	bpl.n	e578 <_printf_i+0x14c>
    e566:	6923      	ldr	r3, [r4, #16]
    e568:	6861      	ldr	r1, [r4, #4]
    e56a:	4299      	cmp	r1, r3
    e56c:	bfde      	ittt	le
    e56e:	2330      	movle	r3, #48	; 0x30
    e570:	f805 3c01 	strble.w	r3, [r5, #-1]
    e574:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
    e578:	1b52      	subs	r2, r2, r5
    e57a:	6122      	str	r2, [r4, #16]
    e57c:	f8cd a000 	str.w	sl, [sp]
    e580:	464b      	mov	r3, r9
    e582:	aa03      	add	r2, sp, #12
    e584:	4621      	mov	r1, r4
    e586:	4640      	mov	r0, r8
    e588:	f002 f9c1 	bl	1090e <_printf_common>
    e58c:	3001      	adds	r0, #1
    e58e:	d14c      	bne.n	e62a <_printf_i+0x1fe>
    e590:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    e594:	b004      	add	sp, #16
    e596:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    e59a:	4835      	ldr	r0, [pc, #212]	; (e670 <_printf_i+0x244>)
    e59c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
    e5a0:	6829      	ldr	r1, [r5, #0]
    e5a2:	6823      	ldr	r3, [r4, #0]
    e5a4:	f851 6b04 	ldr.w	r6, [r1], #4
    e5a8:	6029      	str	r1, [r5, #0]
    e5aa:	061d      	lsls	r5, r3, #24
    e5ac:	d514      	bpl.n	e5d8 <_printf_i+0x1ac>
    e5ae:	07df      	lsls	r7, r3, #31
    e5b0:	bf44      	itt	mi
    e5b2:	f043 0320 	orrmi.w	r3, r3, #32
    e5b6:	6023      	strmi	r3, [r4, #0]
    e5b8:	b91e      	cbnz	r6, e5c2 <_printf_i+0x196>
    e5ba:	6823      	ldr	r3, [r4, #0]
    e5bc:	f023 0320 	bic.w	r3, r3, #32
    e5c0:	6023      	str	r3, [r4, #0]
    e5c2:	2310      	movs	r3, #16
    e5c4:	e7b0      	b.n	e528 <_printf_i+0xfc>
    e5c6:	6823      	ldr	r3, [r4, #0]
    e5c8:	f043 0320 	orr.w	r3, r3, #32
    e5cc:	6023      	str	r3, [r4, #0]
    e5ce:	2378      	movs	r3, #120	; 0x78
    e5d0:	4828      	ldr	r0, [pc, #160]	; (e674 <_printf_i+0x248>)
    e5d2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
    e5d6:	e7e3      	b.n	e5a0 <_printf_i+0x174>
    e5d8:	0659      	lsls	r1, r3, #25
    e5da:	bf48      	it	mi
    e5dc:	b2b6      	uxthmi	r6, r6
    e5de:	e7e6      	b.n	e5ae <_printf_i+0x182>
    e5e0:	4615      	mov	r5, r2
    e5e2:	e7bb      	b.n	e55c <_printf_i+0x130>
    e5e4:	682b      	ldr	r3, [r5, #0]
    e5e6:	6826      	ldr	r6, [r4, #0]
    e5e8:	6961      	ldr	r1, [r4, #20]
    e5ea:	1d18      	adds	r0, r3, #4
    e5ec:	6028      	str	r0, [r5, #0]
    e5ee:	0635      	lsls	r5, r6, #24
    e5f0:	681b      	ldr	r3, [r3, #0]
    e5f2:	d501      	bpl.n	e5f8 <_printf_i+0x1cc>
    e5f4:	6019      	str	r1, [r3, #0]
    e5f6:	e002      	b.n	e5fe <_printf_i+0x1d2>
    e5f8:	0670      	lsls	r0, r6, #25
    e5fa:	d5fb      	bpl.n	e5f4 <_printf_i+0x1c8>
    e5fc:	8019      	strh	r1, [r3, #0]
    e5fe:	2300      	movs	r3, #0
    e600:	6123      	str	r3, [r4, #16]
    e602:	4615      	mov	r5, r2
    e604:	e7ba      	b.n	e57c <_printf_i+0x150>
    e606:	682b      	ldr	r3, [r5, #0]
    e608:	1d1a      	adds	r2, r3, #4
    e60a:	602a      	str	r2, [r5, #0]
    e60c:	681d      	ldr	r5, [r3, #0]
    e60e:	6862      	ldr	r2, [r4, #4]
    e610:	2100      	movs	r1, #0
    e612:	4628      	mov	r0, r5
    e614:	f7f1 fd74 	bl	100 <memchr>
    e618:	b108      	cbz	r0, e61e <_printf_i+0x1f2>
    e61a:	1b40      	subs	r0, r0, r5
    e61c:	6060      	str	r0, [r4, #4]
    e61e:	6863      	ldr	r3, [r4, #4]
    e620:	6123      	str	r3, [r4, #16]
    e622:	2300      	movs	r3, #0
    e624:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
    e628:	e7a8      	b.n	e57c <_printf_i+0x150>
    e62a:	6923      	ldr	r3, [r4, #16]
    e62c:	462a      	mov	r2, r5
    e62e:	4649      	mov	r1, r9
    e630:	4640      	mov	r0, r8
    e632:	47d0      	blx	sl
    e634:	3001      	adds	r0, #1
    e636:	d0ab      	beq.n	e590 <_printf_i+0x164>
    e638:	6823      	ldr	r3, [r4, #0]
    e63a:	079b      	lsls	r3, r3, #30
    e63c:	d413      	bmi.n	e666 <_printf_i+0x23a>
    e63e:	68e0      	ldr	r0, [r4, #12]
    e640:	9b03      	ldr	r3, [sp, #12]
    e642:	4298      	cmp	r0, r3
    e644:	bfb8      	it	lt
    e646:	4618      	movlt	r0, r3
    e648:	e7a4      	b.n	e594 <_printf_i+0x168>
    e64a:	2301      	movs	r3, #1
    e64c:	4632      	mov	r2, r6
    e64e:	4649      	mov	r1, r9
    e650:	4640      	mov	r0, r8
    e652:	47d0      	blx	sl
    e654:	3001      	adds	r0, #1
    e656:	d09b      	beq.n	e590 <_printf_i+0x164>
    e658:	3501      	adds	r5, #1
    e65a:	68e3      	ldr	r3, [r4, #12]
    e65c:	9903      	ldr	r1, [sp, #12]
    e65e:	1a5b      	subs	r3, r3, r1
    e660:	42ab      	cmp	r3, r5
    e662:	dcf2      	bgt.n	e64a <_printf_i+0x21e>
    e664:	e7eb      	b.n	e63e <_printf_i+0x212>
    e666:	2500      	movs	r5, #0
    e668:	f104 0619 	add.w	r6, r4, #25
    e66c:	e7f5      	b.n	e65a <_printf_i+0x22e>
    e66e:	bf00      	nop
    e670:	0001335b 	.word	0x0001335b
    e674:	0001336c 	.word	0x0001336c

0000e678 <__swbuf_r>:
    e678:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    e67a:	460e      	mov	r6, r1
    e67c:	4614      	mov	r4, r2
    e67e:	4605      	mov	r5, r0
    e680:	b118      	cbz	r0, e68a <__swbuf_r+0x12>
    e682:	6983      	ldr	r3, [r0, #24]
    e684:	b90b      	cbnz	r3, e68a <__swbuf_r+0x12>
    e686:	f7ff f86b 	bl	d760 <__sinit>
    e68a:	4b21      	ldr	r3, [pc, #132]	; (e710 <__swbuf_r+0x98>)
    e68c:	429c      	cmp	r4, r3
    e68e:	d12b      	bne.n	e6e8 <__swbuf_r+0x70>
    e690:	686c      	ldr	r4, [r5, #4]
    e692:	69a3      	ldr	r3, [r4, #24]
    e694:	60a3      	str	r3, [r4, #8]
    e696:	89a3      	ldrh	r3, [r4, #12]
    e698:	071a      	lsls	r2, r3, #28
    e69a:	d52f      	bpl.n	e6fc <__swbuf_r+0x84>
    e69c:	6923      	ldr	r3, [r4, #16]
    e69e:	b36b      	cbz	r3, e6fc <__swbuf_r+0x84>
    e6a0:	6923      	ldr	r3, [r4, #16]
    e6a2:	6820      	ldr	r0, [r4, #0]
    e6a4:	1ac0      	subs	r0, r0, r3
    e6a6:	6963      	ldr	r3, [r4, #20]
    e6a8:	b2f6      	uxtb	r6, r6
    e6aa:	4283      	cmp	r3, r0
    e6ac:	4637      	mov	r7, r6
    e6ae:	dc04      	bgt.n	e6ba <__swbuf_r+0x42>
    e6b0:	4621      	mov	r1, r4
    e6b2:	4628      	mov	r0, r5
    e6b4:	f7fe ffc4 	bl	d640 <_fflush_r>
    e6b8:	bb30      	cbnz	r0, e708 <__swbuf_r+0x90>
    e6ba:	68a3      	ldr	r3, [r4, #8]
    e6bc:	3b01      	subs	r3, #1
    e6be:	60a3      	str	r3, [r4, #8]
    e6c0:	6823      	ldr	r3, [r4, #0]
    e6c2:	1c5a      	adds	r2, r3, #1
    e6c4:	6022      	str	r2, [r4, #0]
    e6c6:	701e      	strb	r6, [r3, #0]
    e6c8:	6963      	ldr	r3, [r4, #20]
    e6ca:	3001      	adds	r0, #1
    e6cc:	4283      	cmp	r3, r0
    e6ce:	d004      	beq.n	e6da <__swbuf_r+0x62>
    e6d0:	89a3      	ldrh	r3, [r4, #12]
    e6d2:	07db      	lsls	r3, r3, #31
    e6d4:	d506      	bpl.n	e6e4 <__swbuf_r+0x6c>
    e6d6:	2e0a      	cmp	r6, #10
    e6d8:	d104      	bne.n	e6e4 <__swbuf_r+0x6c>
    e6da:	4621      	mov	r1, r4
    e6dc:	4628      	mov	r0, r5
    e6de:	f7fe ffaf 	bl	d640 <_fflush_r>
    e6e2:	b988      	cbnz	r0, e708 <__swbuf_r+0x90>
    e6e4:	4638      	mov	r0, r7
    e6e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    e6e8:	4b0a      	ldr	r3, [pc, #40]	; (e714 <__swbuf_r+0x9c>)
    e6ea:	429c      	cmp	r4, r3
    e6ec:	d101      	bne.n	e6f2 <__swbuf_r+0x7a>
    e6ee:	68ac      	ldr	r4, [r5, #8]
    e6f0:	e7cf      	b.n	e692 <__swbuf_r+0x1a>
    e6f2:	4b09      	ldr	r3, [pc, #36]	; (e718 <__swbuf_r+0xa0>)
    e6f4:	429c      	cmp	r4, r3
    e6f6:	bf08      	it	eq
    e6f8:	68ec      	ldreq	r4, [r5, #12]
    e6fa:	e7ca      	b.n	e692 <__swbuf_r+0x1a>
    e6fc:	4621      	mov	r1, r4
    e6fe:	4628      	mov	r0, r5
    e700:	f000 f80c 	bl	e71c <__swsetup_r>
    e704:	2800      	cmp	r0, #0
    e706:	d0cb      	beq.n	e6a0 <__swbuf_r+0x28>
    e708:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
    e70c:	e7ea      	b.n	e6e4 <__swbuf_r+0x6c>
    e70e:	bf00      	nop
    e710:	00013020 	.word	0x00013020
    e714:	00013040 	.word	0x00013040
    e718:	00013000 	.word	0x00013000

0000e71c <__swsetup_r>:
    e71c:	4b32      	ldr	r3, [pc, #200]	; (e7e8 <__swsetup_r+0xcc>)
    e71e:	b570      	push	{r4, r5, r6, lr}
    e720:	681d      	ldr	r5, [r3, #0]
    e722:	4606      	mov	r6, r0
    e724:	460c      	mov	r4, r1
    e726:	b125      	cbz	r5, e732 <__swsetup_r+0x16>
    e728:	69ab      	ldr	r3, [r5, #24]
    e72a:	b913      	cbnz	r3, e732 <__swsetup_r+0x16>
    e72c:	4628      	mov	r0, r5
    e72e:	f7ff f817 	bl	d760 <__sinit>
    e732:	4b2e      	ldr	r3, [pc, #184]	; (e7ec <__swsetup_r+0xd0>)
    e734:	429c      	cmp	r4, r3
    e736:	d10f      	bne.n	e758 <__swsetup_r+0x3c>
    e738:	686c      	ldr	r4, [r5, #4]
    e73a:	89a3      	ldrh	r3, [r4, #12]
    e73c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
    e740:	0719      	lsls	r1, r3, #28
    e742:	d42c      	bmi.n	e79e <__swsetup_r+0x82>
    e744:	06dd      	lsls	r5, r3, #27
    e746:	d411      	bmi.n	e76c <__swsetup_r+0x50>
    e748:	2309      	movs	r3, #9
    e74a:	6033      	str	r3, [r6, #0]
    e74c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
    e750:	81a3      	strh	r3, [r4, #12]
    e752:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    e756:	e03e      	b.n	e7d6 <__swsetup_r+0xba>
    e758:	4b25      	ldr	r3, [pc, #148]	; (e7f0 <__swsetup_r+0xd4>)
    e75a:	429c      	cmp	r4, r3
    e75c:	d101      	bne.n	e762 <__swsetup_r+0x46>
    e75e:	68ac      	ldr	r4, [r5, #8]
    e760:	e7eb      	b.n	e73a <__swsetup_r+0x1e>
    e762:	4b24      	ldr	r3, [pc, #144]	; (e7f4 <__swsetup_r+0xd8>)
    e764:	429c      	cmp	r4, r3
    e766:	bf08      	it	eq
    e768:	68ec      	ldreq	r4, [r5, #12]
    e76a:	e7e6      	b.n	e73a <__swsetup_r+0x1e>
    e76c:	0758      	lsls	r0, r3, #29
    e76e:	d512      	bpl.n	e796 <__swsetup_r+0x7a>
    e770:	6b61      	ldr	r1, [r4, #52]	; 0x34
    e772:	b141      	cbz	r1, e786 <__swsetup_r+0x6a>
    e774:	f104 0344 	add.w	r3, r4, #68	; 0x44
    e778:	4299      	cmp	r1, r3
    e77a:	d002      	beq.n	e782 <__swsetup_r+0x66>
    e77c:	4630      	mov	r0, r6
    e77e:	f7ff f87d 	bl	d87c <_free_r>
    e782:	2300      	movs	r3, #0
    e784:	6363      	str	r3, [r4, #52]	; 0x34
    e786:	89a3      	ldrh	r3, [r4, #12]
    e788:	f023 0324 	bic.w	r3, r3, #36	; 0x24
    e78c:	81a3      	strh	r3, [r4, #12]
    e78e:	2300      	movs	r3, #0
    e790:	6063      	str	r3, [r4, #4]
    e792:	6923      	ldr	r3, [r4, #16]
    e794:	6023      	str	r3, [r4, #0]
    e796:	89a3      	ldrh	r3, [r4, #12]
    e798:	f043 0308 	orr.w	r3, r3, #8
    e79c:	81a3      	strh	r3, [r4, #12]
    e79e:	6923      	ldr	r3, [r4, #16]
    e7a0:	b94b      	cbnz	r3, e7b6 <__swsetup_r+0x9a>
    e7a2:	89a3      	ldrh	r3, [r4, #12]
    e7a4:	f403 7320 	and.w	r3, r3, #640	; 0x280
    e7a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    e7ac:	d003      	beq.n	e7b6 <__swsetup_r+0x9a>
    e7ae:	4621      	mov	r1, r4
    e7b0:	4630      	mov	r0, r6
    e7b2:	f000 f821 	bl	e7f8 <__smakebuf_r>
    e7b6:	89a0      	ldrh	r0, [r4, #12]
    e7b8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
    e7bc:	f010 0301 	ands.w	r3, r0, #1
    e7c0:	d00a      	beq.n	e7d8 <__swsetup_r+0xbc>
    e7c2:	2300      	movs	r3, #0
    e7c4:	60a3      	str	r3, [r4, #8]
    e7c6:	6963      	ldr	r3, [r4, #20]
    e7c8:	425b      	negs	r3, r3
    e7ca:	61a3      	str	r3, [r4, #24]
    e7cc:	6923      	ldr	r3, [r4, #16]
    e7ce:	b943      	cbnz	r3, e7e2 <__swsetup_r+0xc6>
    e7d0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
    e7d4:	d1ba      	bne.n	e74c <__swsetup_r+0x30>
    e7d6:	bd70      	pop	{r4, r5, r6, pc}
    e7d8:	0781      	lsls	r1, r0, #30
    e7da:	bf58      	it	pl
    e7dc:	6963      	ldrpl	r3, [r4, #20]
    e7de:	60a3      	str	r3, [r4, #8]
    e7e0:	e7f4      	b.n	e7cc <__swsetup_r+0xb0>
    e7e2:	2000      	movs	r0, #0
    e7e4:	e7f7      	b.n	e7d6 <__swsetup_r+0xba>
    e7e6:	bf00      	nop
    e7e8:	20004104 	.word	0x20004104
    e7ec:	00013020 	.word	0x00013020
    e7f0:	00013040 	.word	0x00013040
    e7f4:	00013000 	.word	0x00013000

0000e7f8 <__smakebuf_r>:
    e7f8:	898b      	ldrh	r3, [r1, #12]
    e7fa:	b573      	push	{r0, r1, r4, r5, r6, lr}
    e7fc:	079d      	lsls	r5, r3, #30
    e7fe:	4606      	mov	r6, r0
    e800:	460c      	mov	r4, r1
    e802:	d507      	bpl.n	e814 <__smakebuf_r+0x1c>
    e804:	f104 0347 	add.w	r3, r4, #71	; 0x47
    e808:	6023      	str	r3, [r4, #0]
    e80a:	6123      	str	r3, [r4, #16]
    e80c:	2301      	movs	r3, #1
    e80e:	6163      	str	r3, [r4, #20]
    e810:	b002      	add	sp, #8
    e812:	bd70      	pop	{r4, r5, r6, pc}
    e814:	ab01      	add	r3, sp, #4
    e816:	466a      	mov	r2, sp
    e818:	f002 f8ed 	bl	109f6 <__swhatbuf_r>
    e81c:	9900      	ldr	r1, [sp, #0]
    e81e:	4605      	mov	r5, r0
    e820:	4630      	mov	r0, r6
    e822:	f7ff f875 	bl	d910 <_malloc_r>
    e826:	b948      	cbnz	r0, e83c <__smakebuf_r+0x44>
    e828:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    e82c:	059a      	lsls	r2, r3, #22
    e82e:	d4ef      	bmi.n	e810 <__smakebuf_r+0x18>
    e830:	f023 0303 	bic.w	r3, r3, #3
    e834:	f043 0302 	orr.w	r3, r3, #2
    e838:	81a3      	strh	r3, [r4, #12]
    e83a:	e7e3      	b.n	e804 <__smakebuf_r+0xc>
    e83c:	4b0d      	ldr	r3, [pc, #52]	; (e874 <__smakebuf_r+0x7c>)
    e83e:	62b3      	str	r3, [r6, #40]	; 0x28
    e840:	89a3      	ldrh	r3, [r4, #12]
    e842:	6020      	str	r0, [r4, #0]
    e844:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    e848:	81a3      	strh	r3, [r4, #12]
    e84a:	9b00      	ldr	r3, [sp, #0]
    e84c:	6163      	str	r3, [r4, #20]
    e84e:	9b01      	ldr	r3, [sp, #4]
    e850:	6120      	str	r0, [r4, #16]
    e852:	b15b      	cbz	r3, e86c <__smakebuf_r+0x74>
    e854:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    e858:	4630      	mov	r0, r6
    e85a:	f000 f839 	bl	e8d0 <_isatty_r>
    e85e:	b128      	cbz	r0, e86c <__smakebuf_r+0x74>
    e860:	89a3      	ldrh	r3, [r4, #12]
    e862:	f023 0303 	bic.w	r3, r3, #3
    e866:	f043 0301 	orr.w	r3, r3, #1
    e86a:	81a3      	strh	r3, [r4, #12]
    e86c:	89a0      	ldrh	r0, [r4, #12]
    e86e:	4305      	orrs	r5, r0
    e870:	81a5      	strh	r5, [r4, #12]
    e872:	e7cd      	b.n	e810 <__smakebuf_r+0x18>
    e874:	0000d725 	.word	0x0000d725

0000e878 <raise>:
    e878:	4b02      	ldr	r3, [pc, #8]	; (e884 <raise+0xc>)
    e87a:	4601      	mov	r1, r0
    e87c:	6818      	ldr	r0, [r3, #0]
    e87e:	f002 b8df 	b.w	10a40 <_raise_r>
    e882:	bf00      	nop
    e884:	20004104 	.word	0x20004104

0000e888 <_kill_r>:
    e888:	b538      	push	{r3, r4, r5, lr}
    e88a:	4d07      	ldr	r5, [pc, #28]	; (e8a8 <_kill_r+0x20>)
    e88c:	2300      	movs	r3, #0
    e88e:	4604      	mov	r4, r0
    e890:	4608      	mov	r0, r1
    e892:	4611      	mov	r1, r2
    e894:	602b      	str	r3, [r5, #0]
    e896:	f000 fccf 	bl	f238 <_kill>
    e89a:	1c43      	adds	r3, r0, #1
    e89c:	d102      	bne.n	e8a4 <_kill_r+0x1c>
    e89e:	682b      	ldr	r3, [r5, #0]
    e8a0:	b103      	cbz	r3, e8a4 <_kill_r+0x1c>
    e8a2:	6023      	str	r3, [r4, #0]
    e8a4:	bd38      	pop	{r3, r4, r5, pc}
    e8a6:	bf00      	nop
    e8a8:	2000d538 	.word	0x2000d538

0000e8ac <_fstat_r>:
    e8ac:	b538      	push	{r3, r4, r5, lr}
    e8ae:	4d07      	ldr	r5, [pc, #28]	; (e8cc <_fstat_r+0x20>)
    e8b0:	2300      	movs	r3, #0
    e8b2:	4604      	mov	r4, r0
    e8b4:	4608      	mov	r0, r1
    e8b6:	4611      	mov	r1, r2
    e8b8:	602b      	str	r3, [r5, #0]
    e8ba:	f000 fcc1 	bl	f240 <_fstat>
    e8be:	1c43      	adds	r3, r0, #1
    e8c0:	d102      	bne.n	e8c8 <_fstat_r+0x1c>
    e8c2:	682b      	ldr	r3, [r5, #0]
    e8c4:	b103      	cbz	r3, e8c8 <_fstat_r+0x1c>
    e8c6:	6023      	str	r3, [r4, #0]
    e8c8:	bd38      	pop	{r3, r4, r5, pc}
    e8ca:	bf00      	nop
    e8cc:	2000d538 	.word	0x2000d538

0000e8d0 <_isatty_r>:
    e8d0:	b538      	push	{r3, r4, r5, lr}
    e8d2:	4d06      	ldr	r5, [pc, #24]	; (e8ec <_isatty_r+0x1c>)
    e8d4:	2300      	movs	r3, #0
    e8d6:	4604      	mov	r4, r0
    e8d8:	4608      	mov	r0, r1
    e8da:	602b      	str	r3, [r5, #0]
    e8dc:	f000 fca7 	bl	f22e <_isatty>
    e8e0:	1c43      	adds	r3, r0, #1
    e8e2:	d102      	bne.n	e8ea <_isatty_r+0x1a>
    e8e4:	682b      	ldr	r3, [r5, #0]
    e8e6:	b103      	cbz	r3, e8ea <_isatty_r+0x1a>
    e8e8:	6023      	str	r3, [r4, #0]
    e8ea:	bd38      	pop	{r3, r4, r5, pc}
    e8ec:	2000d538 	.word	0x2000d538

0000e8f0 <nrf_cc3xx_platform_init_no_rng>:
    e8f0:	b510      	push	{r4, lr}
    e8f2:	4c0a      	ldr	r4, [pc, #40]	; (e91c <nrf_cc3xx_platform_init_no_rng+0x2c>)
    e8f4:	6823      	ldr	r3, [r4, #0]
    e8f6:	b11b      	cbz	r3, e900 <nrf_cc3xx_platform_init_no_rng+0x10>
    e8f8:	2301      	movs	r3, #1
    e8fa:	6023      	str	r3, [r4, #0]
    e8fc:	2000      	movs	r0, #0
    e8fe:	bd10      	pop	{r4, pc}
    e900:	f000 f8ce 	bl	eaa0 <CC_LibInitNoRng>
    e904:	2800      	cmp	r0, #0
    e906:	d0f7      	beq.n	e8f8 <nrf_cc3xx_platform_init_no_rng+0x8>
    e908:	3801      	subs	r0, #1
    e90a:	2806      	cmp	r0, #6
    e90c:	d803      	bhi.n	e916 <nrf_cc3xx_platform_init_no_rng+0x26>
    e90e:	4b04      	ldr	r3, [pc, #16]	; (e920 <nrf_cc3xx_platform_init_no_rng+0x30>)
    e910:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    e914:	bd10      	pop	{r4, pc}
    e916:	4803      	ldr	r0, [pc, #12]	; (e924 <nrf_cc3xx_platform_init_no_rng+0x34>)
    e918:	bd10      	pop	{r4, pc}
    e91a:	bf00      	nop
    e91c:	2000d53c 	.word	0x2000d53c
    e920:	00013070 	.word	0x00013070
    e924:	ffff8ffe 	.word	0xffff8ffe

0000e928 <nrf_cc3xx_platform_abort>:
    e928:	f3bf 8f4f 	dsb	sy
    e92c:	4905      	ldr	r1, [pc, #20]	; (e944 <nrf_cc3xx_platform_abort+0x1c>)
    e92e:	4b06      	ldr	r3, [pc, #24]	; (e948 <nrf_cc3xx_platform_abort+0x20>)
    e930:	68ca      	ldr	r2, [r1, #12]
    e932:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    e936:	4313      	orrs	r3, r2
    e938:	60cb      	str	r3, [r1, #12]
    e93a:	f3bf 8f4f 	dsb	sy
    e93e:	bf00      	nop
    e940:	e7fd      	b.n	e93e <nrf_cc3xx_platform_abort+0x16>
    e942:	bf00      	nop
    e944:	e000ed00 	.word	0xe000ed00
    e948:	05fa0004 	.word	0x05fa0004

0000e94c <CC_PalAbort>:
    e94c:	b410      	push	{r4}
    e94e:	4b09      	ldr	r3, [pc, #36]	; (e974 <CC_PalAbort+0x28>)
    e950:	4909      	ldr	r1, [pc, #36]	; (e978 <CC_PalAbort+0x2c>)
    e952:	4c0a      	ldr	r4, [pc, #40]	; (e97c <CC_PalAbort+0x30>)
    e954:	f04f 32fe 	mov.w	r2, #4278124286	; 0xfefefefe
    e958:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
    e95c:	6849      	ldr	r1, [r1, #4]
    e95e:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
    e962:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
    e966:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c
    e96a:	2300      	movs	r3, #0
    e96c:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
    e970:	bc10      	pop	{r4}
    e972:	4708      	bx	r1
    e974:	5002b000 	.word	0x5002b000
    e978:	20004168 	.word	0x20004168
    e97c:	5002a000 	.word	0x5002a000

0000e980 <nrf_cc3xx_platform_set_abort>:
    e980:	e9d0 1200 	ldrd	r1, r2, [r0]
    e984:	4b01      	ldr	r3, [pc, #4]	; (e98c <nrf_cc3xx_platform_set_abort+0xc>)
    e986:	e9c3 1200 	strd	r1, r2, [r3]
    e98a:	4770      	bx	lr
    e98c:	20004168 	.word	0x20004168

0000e990 <mutex_free>:
    e990:	b510      	push	{r4, lr}
    e992:	4604      	mov	r4, r0
    e994:	b130      	cbz	r0, e9a4 <mutex_free+0x14>
    e996:	6863      	ldr	r3, [r4, #4]
    e998:	06db      	lsls	r3, r3, #27
    e99a:	d502      	bpl.n	e9a2 <mutex_free+0x12>
    e99c:	2300      	movs	r3, #0
    e99e:	6023      	str	r3, [r4, #0]
    e9a0:	6063      	str	r3, [r4, #4]
    e9a2:	bd10      	pop	{r4, pc}
    e9a4:	4b02      	ldr	r3, [pc, #8]	; (e9b0 <mutex_free+0x20>)
    e9a6:	4803      	ldr	r0, [pc, #12]	; (e9b4 <mutex_free+0x24>)
    e9a8:	685b      	ldr	r3, [r3, #4]
    e9aa:	4798      	blx	r3
    e9ac:	e7f3      	b.n	e996 <mutex_free+0x6>
    e9ae:	bf00      	nop
    e9b0:	20004168 	.word	0x20004168
    e9b4:	0001308c 	.word	0x0001308c

0000e9b8 <mutex_lock>:
    e9b8:	b1b0      	cbz	r0, e9e8 <mutex_lock+0x30>
    e9ba:	6843      	ldr	r3, [r0, #4]
    e9bc:	b193      	cbz	r3, e9e4 <mutex_lock+0x2c>
    e9be:	06db      	lsls	r3, r3, #27
    e9c0:	d50e      	bpl.n	e9e0 <mutex_lock+0x28>
    e9c2:	2301      	movs	r3, #1
    e9c4:	e850 2f00 	ldrex	r2, [r0]
    e9c8:	4619      	mov	r1, r3
    e9ca:	e840 1c00 	strex	ip, r1, [r0]
    e9ce:	f09c 0f00 	teq	ip, #0
    e9d2:	d1f7      	bne.n	e9c4 <mutex_lock+0xc>
    e9d4:	2a01      	cmp	r2, #1
    e9d6:	d0f5      	beq.n	e9c4 <mutex_lock+0xc>
    e9d8:	f3bf 8f5f 	dmb	sy
    e9dc:	2000      	movs	r0, #0
    e9de:	4770      	bx	lr
    e9e0:	4803      	ldr	r0, [pc, #12]	; (e9f0 <mutex_lock+0x38>)
    e9e2:	4770      	bx	lr
    e9e4:	4803      	ldr	r0, [pc, #12]	; (e9f4 <mutex_lock+0x3c>)
    e9e6:	4770      	bx	lr
    e9e8:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    e9ec:	4770      	bx	lr
    e9ee:	bf00      	nop
    e9f0:	ffff8fe9 	.word	0xffff8fe9
    e9f4:	ffff8fea 	.word	0xffff8fea

0000e9f8 <mutex_unlock>:
    e9f8:	b168      	cbz	r0, ea16 <mutex_unlock+0x1e>
    e9fa:	6843      	ldr	r3, [r0, #4]
    e9fc:	b13b      	cbz	r3, ea0e <mutex_unlock+0x16>
    e9fe:	06db      	lsls	r3, r3, #27
    ea00:	d507      	bpl.n	ea12 <mutex_unlock+0x1a>
    ea02:	f3bf 8f5f 	dmb	sy
    ea06:	2300      	movs	r3, #0
    ea08:	6003      	str	r3, [r0, #0]
    ea0a:	4618      	mov	r0, r3
    ea0c:	4770      	bx	lr
    ea0e:	4803      	ldr	r0, [pc, #12]	; (ea1c <mutex_unlock+0x24>)
    ea10:	4770      	bx	lr
    ea12:	4803      	ldr	r0, [pc, #12]	; (ea20 <mutex_unlock+0x28>)
    ea14:	4770      	bx	lr
    ea16:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    ea1a:	4770      	bx	lr
    ea1c:	ffff8fea 	.word	0xffff8fea
    ea20:	ffff8fe9 	.word	0xffff8fe9

0000ea24 <mutex_init>:
    ea24:	b510      	push	{r4, lr}
    ea26:	4604      	mov	r4, r0
    ea28:	b120      	cbz	r0, ea34 <mutex_init+0x10>
    ea2a:	2200      	movs	r2, #0
    ea2c:	2311      	movs	r3, #17
    ea2e:	6022      	str	r2, [r4, #0]
    ea30:	6063      	str	r3, [r4, #4]
    ea32:	bd10      	pop	{r4, pc}
    ea34:	4801      	ldr	r0, [pc, #4]	; (ea3c <mutex_init+0x18>)
    ea36:	f7ff ff89 	bl	e94c <CC_PalAbort>
    ea3a:	e7f6      	b.n	ea2a <mutex_init+0x6>
    ea3c:	000130b4 	.word	0x000130b4

0000ea40 <nrf_cc3xx_platform_set_mutexes>:
    ea40:	b570      	push	{r4, r5, r6, lr}
    ea42:	e9d0 2300 	ldrd	r2, r3, [r0]
    ea46:	4c13      	ldr	r4, [pc, #76]	; (ea94 <nrf_cc3xx_platform_set_mutexes+0x54>)
    ea48:	4d13      	ldr	r5, [pc, #76]	; (ea98 <nrf_cc3xx_platform_set_mutexes+0x58>)
    ea4a:	6063      	str	r3, [r4, #4]
    ea4c:	e9d0 3002 	ldrd	r3, r0, [r0, #8]
    ea50:	e9c4 3002 	strd	r3, r0, [r4, #8]
    ea54:	6022      	str	r2, [r4, #0]
    ea56:	4b11      	ldr	r3, [pc, #68]	; (ea9c <nrf_cc3xx_platform_set_mutexes+0x5c>)
    ea58:	6808      	ldr	r0, [r1, #0]
    ea5a:	6018      	str	r0, [r3, #0]
    ea5c:	6848      	ldr	r0, [r1, #4]
    ea5e:	6058      	str	r0, [r3, #4]
    ea60:	6888      	ldr	r0, [r1, #8]
    ea62:	6098      	str	r0, [r3, #8]
    ea64:	e9d1 0103 	ldrd	r0, r1, [r1, #12]
    ea68:	60d8      	str	r0, [r3, #12]
    ea6a:	6119      	str	r1, [r3, #16]
    ea6c:	f8d5 3118 	ldr.w	r3, [r5, #280]	; 0x118
    ea70:	06db      	lsls	r3, r3, #27
    ea72:	d50d      	bpl.n	ea90 <nrf_cc3xx_platform_set_mutexes+0x50>
    ea74:	2300      	movs	r3, #0
    ea76:	e9c5 3345 	strd	r3, r3, [r5, #276]	; 0x114
    ea7a:	e9c5 336e 	strd	r3, r3, [r5, #440]	; 0x1b8
    ea7e:	f505 708a 	add.w	r0, r5, #276	; 0x114
    ea82:	4790      	blx	r2
    ea84:	6823      	ldr	r3, [r4, #0]
    ea86:	f505 70dc 	add.w	r0, r5, #440	; 0x1b8
    ea8a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    ea8e:	4718      	bx	r3
    ea90:	bd70      	pop	{r4, r5, r6, pc}
    ea92:	bf00      	nop
    ea94:	20004178 	.word	0x20004178
    ea98:	2000d554 	.word	0x2000d554
    ea9c:	20004188 	.word	0x20004188

0000eaa0 <CC_LibInitNoRng>:
    eaa0:	b538      	push	{r3, r4, r5, lr}
    eaa2:	f000 f82f 	bl	eb04 <CC_HalInit>
    eaa6:	b120      	cbz	r0, eab2 <CC_LibInitNoRng+0x12>
    eaa8:	2403      	movs	r4, #3
    eaaa:	f000 f863 	bl	eb74 <CC_PalTerminate>
    eaae:	4620      	mov	r0, r4
    eab0:	bd38      	pop	{r3, r4, r5, pc}
    eab2:	f000 f831 	bl	eb18 <CC_PalInit>
    eab6:	b998      	cbnz	r0, eae0 <CC_LibInitNoRng+0x40>
    eab8:	f000 f8ac 	bl	ec14 <CC_PalPowerSaveModeSelect>
    eabc:	b998      	cbnz	r0, eae6 <CC_LibInitNoRng+0x46>
    eabe:	4d0f      	ldr	r5, [pc, #60]	; (eafc <CC_LibInitNoRng+0x5c>)
    eac0:	f8d5 3928 	ldr.w	r3, [r5, #2344]	; 0x928
    eac4:	0e1b      	lsrs	r3, r3, #24
    eac6:	2bf0      	cmp	r3, #240	; 0xf0
    eac8:	d108      	bne.n	eadc <CC_LibInitNoRng+0x3c>
    eaca:	f8d5 2a24 	ldr.w	r2, [r5, #2596]	; 0xa24
    eace:	4b0c      	ldr	r3, [pc, #48]	; (eb00 <CC_LibInitNoRng+0x60>)
    ead0:	429a      	cmp	r2, r3
    ead2:	d00a      	beq.n	eaea <CC_LibInitNoRng+0x4a>
    ead4:	2407      	movs	r4, #7
    ead6:	f000 f817 	bl	eb08 <CC_HalTerminate>
    eada:	e7e6      	b.n	eaaa <CC_LibInitNoRng+0xa>
    eadc:	2406      	movs	r4, #6
    eade:	e7fa      	b.n	ead6 <CC_LibInitNoRng+0x36>
    eae0:	2404      	movs	r4, #4
    eae2:	4620      	mov	r0, r4
    eae4:	bd38      	pop	{r3, r4, r5, pc}
    eae6:	2400      	movs	r4, #0
    eae8:	e7f5      	b.n	ead6 <CC_LibInitNoRng+0x36>
    eaea:	2001      	movs	r0, #1
    eaec:	f000 f892 	bl	ec14 <CC_PalPowerSaveModeSelect>
    eaf0:	4604      	mov	r4, r0
    eaf2:	2800      	cmp	r0, #0
    eaf4:	d1f7      	bne.n	eae6 <CC_LibInitNoRng+0x46>
    eaf6:	f8c5 0a0c 	str.w	r0, [r5, #2572]	; 0xa0c
    eafa:	e7d8      	b.n	eaae <CC_LibInitNoRng+0xe>
    eafc:	5002b000 	.word	0x5002b000
    eb00:	20e00000 	.word	0x20e00000

0000eb04 <CC_HalInit>:
    eb04:	2000      	movs	r0, #0
    eb06:	4770      	bx	lr

0000eb08 <CC_HalTerminate>:
    eb08:	2000      	movs	r0, #0
    eb0a:	4770      	bx	lr

0000eb0c <CC_HalMaskInterrupt>:
    eb0c:	4b01      	ldr	r3, [pc, #4]	; (eb14 <CC_HalMaskInterrupt+0x8>)
    eb0e:	f8c3 0a04 	str.w	r0, [r3, #2564]	; 0xa04
    eb12:	4770      	bx	lr
    eb14:	5002b000 	.word	0x5002b000

0000eb18 <CC_PalInit>:
    eb18:	b510      	push	{r4, lr}
    eb1a:	4811      	ldr	r0, [pc, #68]	; (eb60 <CC_PalInit+0x48>)
    eb1c:	f000 f848 	bl	ebb0 <CC_PalMutexCreate>
    eb20:	b100      	cbz	r0, eb24 <CC_PalInit+0xc>
    eb22:	bd10      	pop	{r4, pc}
    eb24:	480f      	ldr	r0, [pc, #60]	; (eb64 <CC_PalInit+0x4c>)
    eb26:	f000 f843 	bl	ebb0 <CC_PalMutexCreate>
    eb2a:	2800      	cmp	r0, #0
    eb2c:	d1f9      	bne.n	eb22 <CC_PalInit+0xa>
    eb2e:	4c0e      	ldr	r4, [pc, #56]	; (eb68 <CC_PalInit+0x50>)
    eb30:	4620      	mov	r0, r4
    eb32:	f000 f83d 	bl	ebb0 <CC_PalMutexCreate>
    eb36:	2800      	cmp	r0, #0
    eb38:	d1f3      	bne.n	eb22 <CC_PalInit+0xa>
    eb3a:	4b0c      	ldr	r3, [pc, #48]	; (eb6c <CC_PalInit+0x54>)
    eb3c:	480c      	ldr	r0, [pc, #48]	; (eb70 <CC_PalInit+0x58>)
    eb3e:	601c      	str	r4, [r3, #0]
    eb40:	f000 f836 	bl	ebb0 <CC_PalMutexCreate>
    eb44:	4601      	mov	r1, r0
    eb46:	2800      	cmp	r0, #0
    eb48:	d1eb      	bne.n	eb22 <CC_PalInit+0xa>
    eb4a:	f000 f82d 	bl	eba8 <CC_PalDmaInit>
    eb4e:	4604      	mov	r4, r0
    eb50:	b108      	cbz	r0, eb56 <CC_PalInit+0x3e>
    eb52:	4620      	mov	r0, r4
    eb54:	bd10      	pop	{r4, pc}
    eb56:	f000 f83f 	bl	ebd8 <CC_PalPowerSaveModeInit>
    eb5a:	4620      	mov	r0, r4
    eb5c:	e7fa      	b.n	eb54 <CC_PalInit+0x3c>
    eb5e:	bf00      	nop
    eb60:	200041c0 	.word	0x200041c0
    eb64:	200041b4 	.word	0x200041b4
    eb68:	200041bc 	.word	0x200041bc
    eb6c:	200041c4 	.word	0x200041c4
    eb70:	200041b8 	.word	0x200041b8

0000eb74 <CC_PalTerminate>:
    eb74:	b508      	push	{r3, lr}
    eb76:	4808      	ldr	r0, [pc, #32]	; (eb98 <CC_PalTerminate+0x24>)
    eb78:	f000 f824 	bl	ebc4 <CC_PalMutexDestroy>
    eb7c:	4807      	ldr	r0, [pc, #28]	; (eb9c <CC_PalTerminate+0x28>)
    eb7e:	f000 f821 	bl	ebc4 <CC_PalMutexDestroy>
    eb82:	4807      	ldr	r0, [pc, #28]	; (eba0 <CC_PalTerminate+0x2c>)
    eb84:	f000 f81e 	bl	ebc4 <CC_PalMutexDestroy>
    eb88:	4806      	ldr	r0, [pc, #24]	; (eba4 <CC_PalTerminate+0x30>)
    eb8a:	f000 f81b 	bl	ebc4 <CC_PalMutexDestroy>
    eb8e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    eb92:	f000 b80b 	b.w	ebac <CC_PalDmaTerminate>
    eb96:	bf00      	nop
    eb98:	200041c0 	.word	0x200041c0
    eb9c:	200041b4 	.word	0x200041b4
    eba0:	200041bc 	.word	0x200041bc
    eba4:	200041b8 	.word	0x200041b8

0000eba8 <CC_PalDmaInit>:
    eba8:	2000      	movs	r0, #0
    ebaa:	4770      	bx	lr

0000ebac <CC_PalDmaTerminate>:
    ebac:	4770      	bx	lr
    ebae:	bf00      	nop

0000ebb0 <CC_PalMutexCreate>:
    ebb0:	b508      	push	{r3, lr}
    ebb2:	4b03      	ldr	r3, [pc, #12]	; (ebc0 <CC_PalMutexCreate+0x10>)
    ebb4:	6802      	ldr	r2, [r0, #0]
    ebb6:	681b      	ldr	r3, [r3, #0]
    ebb8:	6810      	ldr	r0, [r2, #0]
    ebba:	4798      	blx	r3
    ebbc:	2000      	movs	r0, #0
    ebbe:	bd08      	pop	{r3, pc}
    ebc0:	20004178 	.word	0x20004178

0000ebc4 <CC_PalMutexDestroy>:
    ebc4:	b508      	push	{r3, lr}
    ebc6:	4b03      	ldr	r3, [pc, #12]	; (ebd4 <CC_PalMutexDestroy+0x10>)
    ebc8:	6802      	ldr	r2, [r0, #0]
    ebca:	685b      	ldr	r3, [r3, #4]
    ebcc:	6810      	ldr	r0, [r2, #0]
    ebce:	4798      	blx	r3
    ebd0:	2000      	movs	r0, #0
    ebd2:	bd08      	pop	{r3, pc}
    ebd4:	20004178 	.word	0x20004178

0000ebd8 <CC_PalPowerSaveModeInit>:
    ebd8:	b570      	push	{r4, r5, r6, lr}
    ebda:	4c09      	ldr	r4, [pc, #36]	; (ec00 <CC_PalPowerSaveModeInit+0x28>)
    ebdc:	4d09      	ldr	r5, [pc, #36]	; (ec04 <CC_PalPowerSaveModeInit+0x2c>)
    ebde:	6920      	ldr	r0, [r4, #16]
    ebe0:	68ab      	ldr	r3, [r5, #8]
    ebe2:	4798      	blx	r3
    ebe4:	b118      	cbz	r0, ebee <CC_PalPowerSaveModeInit+0x16>
    ebe6:	4b08      	ldr	r3, [pc, #32]	; (ec08 <CC_PalPowerSaveModeInit+0x30>)
    ebe8:	4808      	ldr	r0, [pc, #32]	; (ec0c <CC_PalPowerSaveModeInit+0x34>)
    ebea:	685b      	ldr	r3, [r3, #4]
    ebec:	4798      	blx	r3
    ebee:	4a08      	ldr	r2, [pc, #32]	; (ec10 <CC_PalPowerSaveModeInit+0x38>)
    ebf0:	68eb      	ldr	r3, [r5, #12]
    ebf2:	6920      	ldr	r0, [r4, #16]
    ebf4:	2100      	movs	r1, #0
    ebf6:	6011      	str	r1, [r2, #0]
    ebf8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    ebfc:	4718      	bx	r3
    ebfe:	bf00      	nop
    ec00:	20004188 	.word	0x20004188
    ec04:	20004178 	.word	0x20004178
    ec08:	20004168 	.word	0x20004168
    ec0c:	000130d8 	.word	0x000130d8
    ec10:	2000d550 	.word	0x2000d550

0000ec14 <CC_PalPowerSaveModeSelect>:
    ec14:	b570      	push	{r4, r5, r6, lr}
    ec16:	4d1b      	ldr	r5, [pc, #108]	; (ec84 <CC_PalPowerSaveModeSelect+0x70>)
    ec18:	4e1b      	ldr	r6, [pc, #108]	; (ec88 <CC_PalPowerSaveModeSelect+0x74>)
    ec1a:	4604      	mov	r4, r0
    ec1c:	68b2      	ldr	r2, [r6, #8]
    ec1e:	6928      	ldr	r0, [r5, #16]
    ec20:	4790      	blx	r2
    ec22:	b9f8      	cbnz	r0, ec64 <CC_PalPowerSaveModeSelect+0x50>
    ec24:	b15c      	cbz	r4, ec3e <CC_PalPowerSaveModeSelect+0x2a>
    ec26:	4c19      	ldr	r4, [pc, #100]	; (ec8c <CC_PalPowerSaveModeSelect+0x78>)
    ec28:	6823      	ldr	r3, [r4, #0]
    ec2a:	b1b3      	cbz	r3, ec5a <CC_PalPowerSaveModeSelect+0x46>
    ec2c:	2b01      	cmp	r3, #1
    ec2e:	d01b      	beq.n	ec68 <CC_PalPowerSaveModeSelect+0x54>
    ec30:	3b01      	subs	r3, #1
    ec32:	6023      	str	r3, [r4, #0]
    ec34:	6928      	ldr	r0, [r5, #16]
    ec36:	68f3      	ldr	r3, [r6, #12]
    ec38:	4798      	blx	r3
    ec3a:	2000      	movs	r0, #0
    ec3c:	bd70      	pop	{r4, r5, r6, pc}
    ec3e:	4c13      	ldr	r4, [pc, #76]	; (ec8c <CC_PalPowerSaveModeSelect+0x78>)
    ec40:	6821      	ldr	r1, [r4, #0]
    ec42:	b941      	cbnz	r1, ec56 <CC_PalPowerSaveModeSelect+0x42>
    ec44:	4b12      	ldr	r3, [pc, #72]	; (ec90 <CC_PalPowerSaveModeSelect+0x7c>)
    ec46:	2201      	movs	r2, #1
    ec48:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
    ec4c:	4a11      	ldr	r2, [pc, #68]	; (ec94 <CC_PalPowerSaveModeSelect+0x80>)
    ec4e:	f8d2 3910 	ldr.w	r3, [r2, #2320]	; 0x910
    ec52:	2b00      	cmp	r3, #0
    ec54:	d1fb      	bne.n	ec4e <CC_PalPowerSaveModeSelect+0x3a>
    ec56:	3101      	adds	r1, #1
    ec58:	6021      	str	r1, [r4, #0]
    ec5a:	68f3      	ldr	r3, [r6, #12]
    ec5c:	6928      	ldr	r0, [r5, #16]
    ec5e:	4798      	blx	r3
    ec60:	2000      	movs	r0, #0
    ec62:	bd70      	pop	{r4, r5, r6, pc}
    ec64:	480c      	ldr	r0, [pc, #48]	; (ec98 <CC_PalPowerSaveModeSelect+0x84>)
    ec66:	bd70      	pop	{r4, r5, r6, pc}
    ec68:	4a0a      	ldr	r2, [pc, #40]	; (ec94 <CC_PalPowerSaveModeSelect+0x80>)
    ec6a:	f8d2 3910 	ldr.w	r3, [r2, #2320]	; 0x910
    ec6e:	2b00      	cmp	r3, #0
    ec70:	d1fb      	bne.n	ec6a <CC_PalPowerSaveModeSelect+0x56>
    ec72:	4a07      	ldr	r2, [pc, #28]	; (ec90 <CC_PalPowerSaveModeSelect+0x7c>)
    ec74:	f06f 407e 	mvn.w	r0, #4261412864	; 0xfe000000
    ec78:	f8c2 3500 	str.w	r3, [r2, #1280]	; 0x500
    ec7c:	f7ff ff46 	bl	eb0c <CC_HalMaskInterrupt>
    ec80:	6823      	ldr	r3, [r4, #0]
    ec82:	e7d5      	b.n	ec30 <CC_PalPowerSaveModeSelect+0x1c>
    ec84:	20004188 	.word	0x20004188
    ec88:	20004178 	.word	0x20004178
    ec8c:	2000d550 	.word	0x2000d550
    ec90:	5002a000 	.word	0x5002a000
    ec94:	5002b000 	.word	0x5002b000
    ec98:	ffff8fe9 	.word	0xffff8fe9

0000ec9c <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
    ec9c:	4770      	bx	lr

0000ec9e <cbprintf_via_va_list>:
{
    ec9e:	b510      	push	{r4, lr}
    eca0:	460c      	mov	r4, r1
    eca2:	4611      	mov	r1, r2
    eca4:	461a      	mov	r2, r3
	return formatter(out, ctx, fmt, u.ap);
    eca6:	9b02      	ldr	r3, [sp, #8]
    eca8:	47a0      	blx	r4
}
    ecaa:	bd10      	pop	{r4, pc}

0000ecac <cbpprintf_external>:
{
	uint8_t *buf = packaged;
	char *fmt, *s, **ps;
	unsigned int i, args_size, s_nbr, ros_nbr, rws_nbr, s_idx;

	if (buf == NULL) {
    ecac:	b353      	cbz	r3, ed04 <cbpprintf_external+0x58>
{
    ecae:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    ecb2:	b082      	sub	sp, #8
    ecb4:	4607      	mov	r7, r0
    ecb6:	4688      	mov	r8, r1
    ecb8:	4691      	mov	r9, r2
    ecba:	461d      	mov	r5, r3
		return -EINVAL;
	}

	/* Retrieve the size of the arg list and number of strings. */
	args_size = buf[0] * sizeof(int);
    ecbc:	781a      	ldrb	r2, [r3, #0]
	s_nbr     = buf[1];
    ecbe:	785e      	ldrb	r6, [r3, #1]
	ros_nbr   = buf[2];
    ecc0:	789c      	ldrb	r4, [r3, #2]
	rws_nbr   = buf[3];
    ecc2:	78db      	ldrb	r3, [r3, #3]

	/* Locate the string table */
	s = (char *)(buf + args_size + ros_nbr + rws_nbr);
    ecc4:	eb04 0482 	add.w	r4, r4, r2, lsl #2
    ecc8:	441c      	add	r4, r3
    ecca:	442c      	add	r4, r5

	/*
	 * Patch in string pointers.
	 */
	for (i = 0; i < s_nbr; i++) {
    eccc:	f04f 0a00 	mov.w	sl, #0
    ecd0:	e00a      	b.n	ece8 <cbpprintf_external+0x3c>
		/* Locate pointer location for this string */
		s_idx = *(uint8_t *)s++;
    ecd2:	f814 3b01 	ldrb.w	r3, [r4], #1
		ps = (char **)(buf + s_idx * sizeof(int));
		/* update the pointer with current string location */
		*ps = s;
    ecd6:	f845 4023 	str.w	r4, [r5, r3, lsl #2]
		/* move to next string */
		s += strlen(s) + 1;
    ecda:	4620      	mov	r0, r4
    ecdc:	f7f2 f8bb 	bl	e56 <strlen>
    ece0:	3001      	adds	r0, #1
    ece2:	4404      	add	r4, r0
	for (i = 0; i < s_nbr; i++) {
    ece4:	f10a 0a01 	add.w	sl, sl, #1
    ece8:	45b2      	cmp	sl, r6
    ecea:	d3f2      	bcc.n	ecd2 <cbpprintf_external+0x26>

	/* Retrieve format string */
	fmt = ((char **)buf)[1];

	/* skip past format string pointer */
	buf += sizeof(char *) * 2;
    ecec:	f105 0308 	add.w	r3, r5, #8

	/* Turn this into a va_list and  print it */
	return cbprintf_via_va_list(out, formatter, ctx, fmt, buf);
    ecf0:	9300      	str	r3, [sp, #0]
    ecf2:	686b      	ldr	r3, [r5, #4]
    ecf4:	464a      	mov	r2, r9
    ecf6:	4641      	mov	r1, r8
    ecf8:	4638      	mov	r0, r7
    ecfa:	f7ff ffd0 	bl	ec9e <cbprintf_via_va_list>
}
    ecfe:	b002      	add	sp, #8
    ed00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		return -EINVAL;
    ed04:	f06f 0015 	mvn.w	r0, #21
}
    ed08:	4770      	bx	lr

0000ed0a <sys_notify_validate>:
	if (notify == NULL) {
    ed0a:	4602      	mov	r2, r0
    ed0c:	b158      	cbz	r0, ed26 <sys_notify_validate+0x1c>
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    ed0e:	6843      	ldr	r3, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
    ed10:	f003 0303 	and.w	r3, r3, #3
	switch (sys_notify_get_method(notify)) {
    ed14:	2b01      	cmp	r3, #1
    ed16:	d003      	beq.n	ed20 <sys_notify_validate+0x16>
    ed18:	2b03      	cmp	r3, #3
    ed1a:	d107      	bne.n	ed2c <sys_notify_validate+0x22>
		if (notify->method.callback == NULL) {
    ed1c:	6803      	ldr	r3, [r0, #0]
    ed1e:	b143      	cbz	r3, ed32 <sys_notify_validate+0x28>
		notify->result = 0;
    ed20:	2000      	movs	r0, #0
    ed22:	6090      	str	r0, [r2, #8]
    ed24:	4770      	bx	lr
		return -EINVAL;
    ed26:	f06f 0015 	mvn.w	r0, #21
    ed2a:	4770      	bx	lr
	switch (sys_notify_get_method(notify)) {
    ed2c:	f06f 0015 	mvn.w	r0, #21
    ed30:	4770      	bx	lr
			rv = -EINVAL;
    ed32:	f06f 0015 	mvn.w	r0, #21
}
    ed36:	4770      	bx	lr

0000ed38 <arch_printk_char_out>:
}
    ed38:	2000      	movs	r0, #0
    ed3a:	4770      	bx	lr

0000ed3c <vprintk>:
	ctx->count++;
	return _char_out(c);
}

void vprintk(const char *fmt, va_list ap)
{
    ed3c:	b508      	push	{r3, lr}
	if (IS_ENABLED(CONFIG_LOG_PRINTK)) {
		z_log_vprintk(fmt, ap);
    ed3e:	f000 f921 	bl	ef84 <z_log_vprintk>

#ifdef CONFIG_PRINTK_SYNC
		k_spin_unlock(&lock, key);
#endif
	}
}
    ed42:	bd08      	pop	{r3, pc}

0000ed44 <printk>:
 *
 * @param fmt formatted string to output
 */

void printk(const char *fmt, ...)
{
    ed44:	b40f      	push	{r0, r1, r2, r3}
    ed46:	b500      	push	{lr}
    ed48:	b083      	sub	sp, #12
    ed4a:	a904      	add	r1, sp, #16
    ed4c:	f851 0b04 	ldr.w	r0, [r1], #4
	va_list ap;

	va_start(ap, fmt);
    ed50:	9101      	str	r1, [sp, #4]

	vprintk(fmt, ap);
    ed52:	f7ff fff3 	bl	ed3c <vprintk>

	va_end(ap);
}
    ed56:	b003      	add	sp, #12
    ed58:	f85d eb04 	ldr.w	lr, [sp], #4
    ed5c:	b004      	add	sp, #16
    ed5e:	4770      	bx	lr

0000ed60 <set_state>:
	mgr->flags = (state & ONOFF_STATE_MASK)
    ed60:	f001 0307 	and.w	r3, r1, #7
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    ed64:	8b81      	ldrh	r1, [r0, #28]
    ed66:	f021 0107 	bic.w	r1, r1, #7
    ed6a:	4319      	orrs	r1, r3
	mgr->flags = (state & ONOFF_STATE_MASK)
    ed6c:	8381      	strh	r1, [r0, #28]
}
    ed6e:	4770      	bx	lr

0000ed70 <notify_monitors>:
{
    ed70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    ed74:	4606      	mov	r6, r0
    ed76:	460f      	mov	r7, r1
    ed78:	4690      	mov	r8, r2
	return list->head;
    ed7a:	6881      	ldr	r1, [r0, #8]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    ed7c:	b119      	cbz	r1, ed86 <notify_monitors+0x16>
    ed7e:	460c      	mov	r4, r1
Z_GENLIST_PEEK_NEXT(slist, snode)
    ed80:	b131      	cbz	r1, ed90 <notify_monitors+0x20>
	return node->next;
    ed82:	680c      	ldr	r4, [r1, #0]
    ed84:	e004      	b.n	ed90 <notify_monitors+0x20>
    ed86:	460c      	mov	r4, r1
    ed88:	e002      	b.n	ed90 <notify_monitors+0x20>
    ed8a:	4623      	mov	r3, r4
    ed8c:	4621      	mov	r1, r4
    ed8e:	461c      	mov	r4, r3
    ed90:	b159      	cbz	r1, edaa <notify_monitors+0x3a>
		mon->callback(mgr, mon, state, res);
    ed92:	684d      	ldr	r5, [r1, #4]
    ed94:	4643      	mov	r3, r8
    ed96:	463a      	mov	r2, r7
    ed98:	4630      	mov	r0, r6
    ed9a:	47a8      	blx	r5
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    ed9c:	2c00      	cmp	r4, #0
    ed9e:	d0f4      	beq.n	ed8a <notify_monitors+0x1a>
    eda0:	4623      	mov	r3, r4
Z_GENLIST_PEEK_NEXT(slist, snode)
    eda2:	2c00      	cmp	r4, #0
    eda4:	d0f2      	beq.n	ed8c <notify_monitors+0x1c>
	return node->next;
    eda6:	6823      	ldr	r3, [r4, #0]
    eda8:	e7f0      	b.n	ed8c <notify_monitors+0x1c>
}
    edaa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000edae <process_recheck>:
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    edae:	8b83      	ldrh	r3, [r0, #28]
	if ((state == ONOFF_STATE_OFF)
    edb0:	f013 0307 	ands.w	r3, r3, #7
    edb4:	d103      	bne.n	edbe <process_recheck+0x10>
	return list->head;
    edb6:	6802      	ldr	r2, [r0, #0]
	    && !sys_slist_is_empty(&mgr->clients)) {
    edb8:	b10a      	cbz	r2, edbe <process_recheck+0x10>
		evt = EVT_START;
    edba:	2003      	movs	r0, #3
    edbc:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ON)
    edbe:	2b02      	cmp	r3, #2
    edc0:	d003      	beq.n	edca <process_recheck+0x1c>
	} else if ((state == ONOFF_STATE_ERROR)
    edc2:	2b01      	cmp	r3, #1
    edc4:	d006      	beq.n	edd4 <process_recheck+0x26>
	int evt = EVT_NOP;
    edc6:	2000      	movs	r0, #0
    edc8:	4770      	bx	lr
		   && (mgr->refs == 0U)) {
    edca:	8bc2      	ldrh	r2, [r0, #30]
    edcc:	2a00      	cmp	r2, #0
    edce:	d1f8      	bne.n	edc2 <process_recheck+0x14>
		evt = EVT_STOP;
    edd0:	2004      	movs	r0, #4
    edd2:	4770      	bx	lr
    edd4:	6803      	ldr	r3, [r0, #0]
		   && !sys_slist_is_empty(&mgr->clients)) {
    edd6:	b10b      	cbz	r3, eddc <process_recheck+0x2e>
		evt = EVT_RESET;
    edd8:	2005      	movs	r0, #5
}
    edda:	4770      	bx	lr
	int evt = EVT_NOP;
    eddc:	2000      	movs	r0, #0
    edde:	4770      	bx	lr

0000ede0 <validate_args>:
	if ((mgr == NULL) || (cli == NULL)) {
    ede0:	b158      	cbz	r0, edfa <validate_args+0x1a>
{
    ede2:	b510      	push	{r4, lr}
    ede4:	460c      	mov	r4, r1
	if ((mgr == NULL) || (cli == NULL)) {
    ede6:	b159      	cbz	r1, ee00 <validate_args+0x20>
	int rv = sys_notify_validate(&cli->notify);
    ede8:	1d08      	adds	r0, r1, #4
    edea:	f7ff ff8e 	bl	ed0a <sys_notify_validate>
	if ((rv == 0)
    edee:	b918      	cbnz	r0, edf8 <validate_args+0x18>
	    && ((cli->notify.flags
    edf0:	68a3      	ldr	r3, [r4, #8]
    edf2:	f033 0303 	bics.w	r3, r3, #3
    edf6:	d106      	bne.n	ee06 <validate_args+0x26>
}
    edf8:	bd10      	pop	{r4, pc}
		return -EINVAL;
    edfa:	f06f 0015 	mvn.w	r0, #21
}
    edfe:	4770      	bx	lr
		return -EINVAL;
    ee00:	f06f 0015 	mvn.w	r0, #21
    ee04:	e7f8      	b.n	edf8 <validate_args+0x18>
		rv = -EINVAL;
    ee06:	f06f 0015 	mvn.w	r0, #21
    ee0a:	e7f5      	b.n	edf8 <validate_args+0x18>

0000ee0c <notify_one>:
{
    ee0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    ee10:	4607      	mov	r7, r0
    ee12:	460c      	mov	r4, r1
    ee14:	4616      	mov	r6, r2
    ee16:	461d      	mov	r5, r3
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    ee18:	4619      	mov	r1, r3
    ee1a:	1d20      	adds	r0, r4, #4
    ee1c:	f7f4 fdee 	bl	39fc <sys_notify_finalize>
	if (cb) {
    ee20:	b128      	cbz	r0, ee2e <notify_one+0x22>
    ee22:	4680      	mov	r8, r0
		cb(mgr, cli, state, res);
    ee24:	462b      	mov	r3, r5
    ee26:	4632      	mov	r2, r6
    ee28:	4621      	mov	r1, r4
    ee2a:	4638      	mov	r0, r7
    ee2c:	47c0      	blx	r8
}
    ee2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000ee32 <notify_all>:
{
    ee32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    ee36:	4680      	mov	r8, r0
    ee38:	460c      	mov	r4, r1
    ee3a:	4617      	mov	r7, r2
    ee3c:	461e      	mov	r6, r3
	while (!sys_slist_is_empty(list)) {
    ee3e:	e004      	b.n	ee4a <notify_all+0x18>
		notify_one(mgr, cli, state, res);
    ee40:	4633      	mov	r3, r6
    ee42:	463a      	mov	r2, r7
    ee44:	4640      	mov	r0, r8
    ee46:	f7ff ffe1 	bl	ee0c <notify_one>
    ee4a:	6821      	ldr	r1, [r4, #0]
	while (!sys_slist_is_empty(list)) {
    ee4c:	b131      	cbz	r1, ee5c <notify_all+0x2a>
	return node->next;
    ee4e:	680d      	ldr	r5, [r1, #0]
	list->head = node;
    ee50:	6025      	str	r5, [r4, #0]
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    ee52:	6863      	ldr	r3, [r4, #4]
    ee54:	428b      	cmp	r3, r1
    ee56:	d1f3      	bne.n	ee40 <notify_all+0xe>
	list->tail = node;
    ee58:	6065      	str	r5, [r4, #4]
}
    ee5a:	e7f1      	b.n	ee40 <notify_all+0xe>
}
    ee5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000ee60 <onoff_manager_init>:
	if ((mgr == NULL)
    ee60:	b170      	cbz	r0, ee80 <onoff_manager_init+0x20>
{
    ee62:	b538      	push	{r3, r4, r5, lr}
    ee64:	460c      	mov	r4, r1
    ee66:	4605      	mov	r5, r0
	    || (transitions == NULL)
    ee68:	b169      	cbz	r1, ee86 <onoff_manager_init+0x26>
	    || (transitions->start == NULL)
    ee6a:	680b      	ldr	r3, [r1, #0]
    ee6c:	b173      	cbz	r3, ee8c <onoff_manager_init+0x2c>
	    || (transitions->stop == NULL)) {
    ee6e:	684b      	ldr	r3, [r1, #4]
    ee70:	b17b      	cbz	r3, ee92 <onoff_manager_init+0x32>
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
    ee72:	2220      	movs	r2, #32
    ee74:	2100      	movs	r1, #0
    ee76:	f001 fb3c 	bl	104f2 <memset>
    ee7a:	612c      	str	r4, [r5, #16]
	return 0;
    ee7c:	2000      	movs	r0, #0
}
    ee7e:	bd38      	pop	{r3, r4, r5, pc}
		return -EINVAL;
    ee80:	f06f 0015 	mvn.w	r0, #21
}
    ee84:	4770      	bx	lr
		return -EINVAL;
    ee86:	f06f 0015 	mvn.w	r0, #21
    ee8a:	e7f8      	b.n	ee7e <onoff_manager_init+0x1e>
    ee8c:	f06f 0015 	mvn.w	r0, #21
    ee90:	e7f5      	b.n	ee7e <onoff_manager_init+0x1e>
    ee92:	f06f 0015 	mvn.w	r0, #21
    ee96:	e7f2      	b.n	ee7e <onoff_manager_init+0x1e>

0000ee98 <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
    ee98:	b508      	push	{r3, lr}
    ee9a:	4604      	mov	r4, r0
    ee9c:	4608      	mov	r0, r1
    ee9e:	4611      	mov	r1, r2
#ifdef CONFIG_THREAD_LOCAL_STORAGE
	z_tls_current = z_current_get();
#endif
	entry(p1, p2, p3);
    eea0:	461a      	mov	r2, r3
    eea2:	47a0      	blx	r4
	return z_impl_z_current_get();
    eea4:	f7fd fb4a 	bl	c53c <z_impl_z_current_get>
	z_impl_k_thread_abort(thread);
    eea8:	f7f7 fc42 	bl	6730 <z_impl_k_thread_abort>

0000eeac <free_list_add_bidx>:
{
    eeac:	b510      	push	{r4, lr}
	if (b->next == 0U) {
    eeae:	1d13      	adds	r3, r2, #4
    eeb0:	f850 4023 	ldr.w	r4, [r0, r3, lsl #2]
    eeb4:	b97c      	cbnz	r4, eed6 <free_list_add_bidx+0x2a>
		h->avail_buckets |= BIT(bidx);
    eeb6:	2301      	movs	r3, #1
    eeb8:	fa03 f402 	lsl.w	r4, r3, r2
    eebc:	68c3      	ldr	r3, [r0, #12]
    eebe:	4323      	orrs	r3, r4
    eec0:	60c3      	str	r3, [r0, #12]
		b->next = c;
    eec2:	3204      	adds	r2, #4
    eec4:	f840 1022 	str.w	r1, [r0, r2, lsl #2]
	void *cmem = &buf[c];
    eec8:	00cb      	lsls	r3, r1, #3
		((uint16_t *)cmem)[f] = val;
    eeca:	1d1a      	adds	r2, r3, #4
    eecc:	b289      	uxth	r1, r1
    eece:	5281      	strh	r1, [r0, r2]
    eed0:	3306      	adds	r3, #6
    eed2:	52c1      	strh	r1, [r0, r3]
}
    eed4:	bd10      	pop	{r4, pc}
	void *cmem = &buf[c];
    eed6:	00e2      	lsls	r2, r4, #3
		return ((uint16_t *)cmem)[f];
    eed8:	3204      	adds	r2, #4
    eeda:	5a83      	ldrh	r3, [r0, r2]
	void *cmem = &buf[c];
    eedc:	ea4f 0cc1 	mov.w	ip, r1, lsl #3
		((uint16_t *)cmem)[f] = val;
    eee0:	f10c 0e04 	add.w	lr, ip, #4
    eee4:	f820 300e 	strh.w	r3, [r0, lr]
    eee8:	f10c 0c06 	add.w	ip, ip, #6
    eeec:	f820 400c 	strh.w	r4, [r0, ip]
	void *cmem = &buf[c];
    eef0:	00db      	lsls	r3, r3, #3
		((uint16_t *)cmem)[f] = val;
    eef2:	3306      	adds	r3, #6
    eef4:	b289      	uxth	r1, r1
    eef6:	52c1      	strh	r1, [r0, r3]
    eef8:	5281      	strh	r1, [r0, r2]
    eefa:	e7eb      	b.n	eed4 <free_list_add_bidx+0x28>

0000eefc <free_list_add>:
{
    eefc:	b508      	push	{r3, lr}
		return ((uint16_t *)cmem)[f];
    eefe:	eb00 03c1 	add.w	r3, r0, r1, lsl #3
    ef02:	885a      	ldrh	r2, [r3, #2]
	return chunk_field(h, c, SIZE_AND_USED) >> 1;
    ef04:	0852      	lsrs	r2, r2, #1
	return 31 - __builtin_clz(usable_sz);
    ef06:	fab2 f282 	clz	r2, r2
		free_list_add_bidx(h, c, bidx);
    ef0a:	f1c2 021f 	rsb	r2, r2, #31
    ef0e:	f7ff ffcd 	bl	eeac <free_list_add_bidx>
}
    ef12:	bd08      	pop	{r3, pc}

0000ef14 <outs>:
{
    ef14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    ef18:	4607      	mov	r7, r0
    ef1a:	460e      	mov	r6, r1
    ef1c:	4614      	mov	r4, r2
    ef1e:	4698      	mov	r8, r3
	size_t count = 0;
    ef20:	2500      	movs	r5, #0
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    ef22:	e006      	b.n	ef32 <outs+0x1e>
		int rc = out((int)*sp++, ctx);
    ef24:	4631      	mov	r1, r6
    ef26:	f814 0b01 	ldrb.w	r0, [r4], #1
    ef2a:	47b8      	blx	r7
		if (rc < 0) {
    ef2c:	2800      	cmp	r0, #0
    ef2e:	db09      	blt.n	ef44 <outs+0x30>
		++count;
    ef30:	3501      	adds	r5, #1
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    ef32:	4544      	cmp	r4, r8
    ef34:	d3f6      	bcc.n	ef24 <outs+0x10>
    ef36:	f1b8 0f00 	cmp.w	r8, #0
    ef3a:	d102      	bne.n	ef42 <outs+0x2e>
    ef3c:	7823      	ldrb	r3, [r4, #0]
    ef3e:	2b00      	cmp	r3, #0
    ef40:	d1f0      	bne.n	ef24 <outs+0x10>
	return (int)count;
    ef42:	4628      	mov	r0, r5
}
    ef44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000ef48 <assert_post_action>:
	if (k_is_user_context()) {
		k_oops();
	}
#endif

	k_panic();
    ef48:	4040      	eors	r0, r0
    ef4a:	f380 8811 	msr	BASEPRI, r0
    ef4e:	f04f 0004 	mov.w	r0, #4
    ef52:	df02      	svc	2
}
    ef54:	4770      	bx	lr

0000ef56 <assert_print>:

void assert_print(const char *fmt, ...)
{
    ef56:	b40f      	push	{r0, r1, r2, r3}
    ef58:	b500      	push	{lr}
    ef5a:	b083      	sub	sp, #12
    ef5c:	a904      	add	r1, sp, #16
    ef5e:	f851 0b04 	ldr.w	r0, [r1], #4
	va_list ap;

	va_start(ap, fmt);
    ef62:	9101      	str	r1, [sp, #4]

	vprintk(fmt, ap);
    ef64:	f7ff feea 	bl	ed3c <vprintk>

	va_end(ap);
}
    ef68:	b003      	add	sp, #12
    ef6a:	f85d eb04 	ldr.w	lr, [sp], #4
    ef6e:	b004      	add	sp, #16
    ef70:	4770      	bx	lr

0000ef72 <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_PRINT_MEMORY_USAGE, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BUILD_OUTPUT_BIN, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_COMPAT_INCLUDES, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_LEGACY_INCLUDE_PATH, 1);

GEN_ABS_SYM_END
    ef72:	4770      	bx	lr

0000ef74 <dummy_timestamp>:
}
    ef74:	2000      	movs	r0, #0
    ef76:	4770      	bx	lr

0000ef78 <msg_filter_check>:
}
    ef78:	2001      	movs	r0, #1
    ef7a:	4770      	bx	lr

0000ef7c <default_get_timestamp>:
{
    ef7c:	b508      	push	{r3, lr}
#ifndef _ASMLANGUAGE
extern uint32_t sys_clock_cycle_get_32(void);

static inline uint32_t arch_k_cycle_get_32(void)
{
	return sys_clock_cycle_get_32();
    ef7e:	f001 f833 	bl	ffe8 <sys_clock_cycle_get_32>
}
    ef82:	bd08      	pop	{r3, pc}

0000ef84 <z_log_vprintk>:
{
    ef84:	b500      	push	{lr}
    ef86:	b085      	sub	sp, #20
		va_end(parm7.val);
		return;
	}
#endif
	compiler_barrier();
	z_impl_z_log_msg2_runtime_vcreate(domain_id, source, level, data, dlen, package_flags, fmt, ap);
    ef88:	9103      	str	r1, [sp, #12]
    ef8a:	9002      	str	r0, [sp, #8]
    ef8c:	2000      	movs	r0, #0
    ef8e:	9001      	str	r0, [sp, #4]
    ef90:	9000      	str	r0, [sp, #0]
    ef92:	4603      	mov	r3, r0
    ef94:	4602      	mov	r2, r0
    ef96:	4601      	mov	r1, r0
    ef98:	f7f6 f9f8 	bl	538c <z_impl_z_log_msg2_runtime_vcreate>
}
    ef9c:	b005      	add	sp, #20
    ef9e:	f85d fb04 	ldr.w	pc, [sp], #4

0000efa2 <enable_logger>:

K_KERNEL_STACK_DEFINE(logging_stack, CONFIG_LOG_PROCESS_THREAD_STACK_SIZE);
struct k_thread logging_thread;

static int enable_logger(const struct device *arg)
{
    efa2:	b508      	push	{r3, lr}
				COND_CODE_1(CONFIG_LOG_PROCESS_THREAD,
					K_MSEC(CONFIG_LOG_PROCESS_THREAD_STARTUP_DELAY_MS),
					K_NO_WAIT));
		k_thread_name_set(&logging_thread, "logging");
	} else {
		log_init();
    efa4:	f7f5 fec4 	bl	4d30 <log_init>
	}

	return 0;
}
    efa8:	2000      	movs	r0, #0
    efaa:	bd08      	pop	{r3, pc}

0000efac <z_log_get_tag>:
}
    efac:	2000      	movs	r0, #0
    efae:	4770      	bx	lr

0000efb0 <out_func>:
{
    efb0:	b500      	push	{lr}
    efb2:	b083      	sub	sp, #12
		char x = (char)c;
    efb4:	f88d 0007 	strb.w	r0, [sp, #7]
		out_ctx->func((uint8_t *)&x, 1, out_ctx->control_block->ctx);
    efb8:	680b      	ldr	r3, [r1, #0]
    efba:	684a      	ldr	r2, [r1, #4]
    efbc:	6852      	ldr	r2, [r2, #4]
    efbe:	2101      	movs	r1, #1
    efc0:	f10d 0007 	add.w	r0, sp, #7
    efc4:	4798      	blx	r3
}
    efc6:	2000      	movs	r0, #0
    efc8:	b003      	add	sp, #12
    efca:	f85d fb04 	ldr.w	pc, [sp], #4

0000efce <cr_out_func>:
{
    efce:	b538      	push	{r3, r4, r5, lr}
    efd0:	4604      	mov	r4, r0
    efd2:	460d      	mov	r5, r1
	out_func(c, ctx);
    efd4:	f7ff ffec 	bl	efb0 <out_func>
	if (c == '\n') {
    efd8:	2c0a      	cmp	r4, #10
    efda:	d001      	beq.n	efe0 <cr_out_func+0x12>
}
    efdc:	2000      	movs	r0, #0
    efde:	bd38      	pop	{r3, r4, r5, pc}
		out_func((int)'\r', ctx);
    efe0:	4629      	mov	r1, r5
    efe2:	200d      	movs	r0, #13
    efe4:	f7ff ffe4 	bl	efb0 <out_func>
    efe8:	e7f8      	b.n	efdc <cr_out_func+0xe>

0000efea <buffer_write>:
{
    efea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    efec:	4607      	mov	r7, r0
    efee:	460d      	mov	r5, r1
    eff0:	4614      	mov	r4, r2
    eff2:	461e      	mov	r6, r3
		processed = outf(buf, len, ctx);
    eff4:	4632      	mov	r2, r6
    eff6:	4621      	mov	r1, r4
    eff8:	4628      	mov	r0, r5
    effa:	47b8      	blx	r7
		buf += processed;
    effc:	4405      	add	r5, r0
	} while (len != 0);
    effe:	1a24      	subs	r4, r4, r0
    f000:	d1f8      	bne.n	eff4 <buffer_write+0xa>
}
    f002:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0000f004 <color_prefix>:
{
    f004:	b508      	push	{r3, lr}
    f006:	4613      	mov	r3, r2
	color_print(output, color, true, level);
    f008:	2201      	movs	r2, #1
    f00a:	f7f6 f837 	bl	507c <color_print>
}
    f00e:	bd08      	pop	{r3, pc}

0000f010 <color_postfix>:
{
    f010:	b508      	push	{r3, lr}
    f012:	4613      	mov	r3, r2
	color_print(output, color, false, level);
    f014:	2200      	movs	r2, #0
    f016:	f7f6 f831 	bl	507c <color_print>
}
    f01a:	bd08      	pop	{r3, pc}

0000f01c <postfix_print>:
{
    f01c:	b538      	push	{r3, r4, r5, lr}
    f01e:	4605      	mov	r5, r0
    f020:	460c      	mov	r4, r1
	color_postfix(output, (flags & LOG_OUTPUT_FLAG_COLORS),
    f022:	f001 0101 	and.w	r1, r1, #1
    f026:	f7ff fff3 	bl	f010 <color_postfix>
	newline_print(output, flags);
    f02a:	4621      	mov	r1, r4
    f02c:	4628      	mov	r0, r5
    f02e:	f7f6 f83b 	bl	50a8 <newline_print>
}
    f032:	bd38      	pop	{r3, r4, r5, pc}

0000f034 <log_msg2_hexdump>:
{
    f034:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    f038:	b083      	sub	sp, #12
    f03a:	4680      	mov	r8, r0
    f03c:	460e      	mov	r6, r1
    f03e:	4615      	mov	r5, r2
    f040:	461f      	mov	r7, r3
    f042:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
		length = MIN(len, HEXDUMP_BYTES_IN_LINE);
    f046:	462c      	mov	r4, r5
    f048:	2d10      	cmp	r5, #16
    f04a:	bf28      	it	cs
    f04c:	2410      	movcs	r4, #16
		hexdump_line_print(output, data, length,
    f04e:	f8cd 9000 	str.w	r9, [sp]
    f052:	463b      	mov	r3, r7
    f054:	4622      	mov	r2, r4
    f056:	4631      	mov	r1, r6
    f058:	4640      	mov	r0, r8
    f05a:	f7f6 f839 	bl	50d0 <hexdump_line_print>
		data += length;
    f05e:	4426      	add	r6, r4
	} while (len);
    f060:	1b2d      	subs	r5, r5, r4
    f062:	d1f0      	bne.n	f046 <log_msg2_hexdump+0x12>
}
    f064:	b003      	add	sp, #12
    f066:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0000f06a <log_output_flush>:
{
    f06a:	b510      	push	{r4, lr}
    f06c:	4604      	mov	r4, r0
		     output->control_block->offset,
    f06e:	6842      	ldr	r2, [r0, #4]
	buffer_write(output->func, output->buf,
    f070:	6853      	ldr	r3, [r2, #4]
    f072:	6812      	ldr	r2, [r2, #0]
    f074:	6881      	ldr	r1, [r0, #8]
    f076:	6800      	ldr	r0, [r0, #0]
    f078:	f7ff ffb7 	bl	efea <buffer_write>
	output->control_block->offset = 0;
    f07c:	6863      	ldr	r3, [r4, #4]
    f07e:	2200      	movs	r2, #0
    f080:	601a      	str	r2, [r3, #0]
}
    f082:	bd10      	pop	{r4, pc}

0000f084 <z_log_msg2_finalize>:
{
    f084:	b570      	push	{r4, r5, r6, lr}
	if (!msg) {
    f086:	b198      	cbz	r0, f0b0 <z_log_msg2_finalize+0x2c>
    f088:	460e      	mov	r6, r1
    f08a:	4614      	mov	r4, r2
    f08c:	4619      	mov	r1, r3
    f08e:	4605      	mov	r5, r0
	if (data) {
    f090:	b143      	cbz	r3, f0a4 <z_log_msg2_finalize+0x20>
		uint8_t *d = msg->data + desc.package_len;
    f092:	f100 0310 	add.w	r3, r0, #16
    f096:	f3c2 2049 	ubfx	r0, r2, #9, #10
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
    f09a:	f3c2 42cb 	ubfx	r2, r2, #19, #12
    f09e:	4418      	add	r0, r3
    f0a0:	f001 fa19 	bl	104d6 <memcpy>
	msg->hdr.desc = desc;
    f0a4:	602c      	str	r4, [r5, #0]
	msg->hdr.source = source;
    f0a6:	606e      	str	r6, [r5, #4]
	z_log_msg2_commit(msg);
    f0a8:	4628      	mov	r0, r5
    f0aa:	f7f5 ff23 	bl	4ef4 <z_log_msg2_commit>
}
    f0ae:	bd70      	pop	{r4, r5, r6, pc}
		z_log_dropped(false);
    f0b0:	f7f5 ff00 	bl	4eb4 <z_log_dropped>
		return;
    f0b4:	e7fb      	b.n	f0ae <z_log_msg2_finalize+0x2a>

0000f0b6 <abort_function>:
{
    f0b6:	b508      	push	{r3, lr}
	sys_reboot(SYS_REBOOT_WARM);
    f0b8:	2000      	movs	r0, #0
    f0ba:	f7f5 fdbf 	bl	4c3c <sys_reboot>

0000f0be <z_log_msg2_runtime_create>:
{
    f0be:	b510      	push	{r4, lr}
    f0c0:	b086      	sub	sp, #24
	va_start(ap, fmt);
    f0c2:	ac0b      	add	r4, sp, #44	; 0x2c
    f0c4:	9405      	str	r4, [sp, #20]
    f0c6:	9403      	str	r4, [sp, #12]
    f0c8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    f0ca:	9402      	str	r4, [sp, #8]
    f0cc:	9c09      	ldr	r4, [sp, #36]	; 0x24
    f0ce:	9401      	str	r4, [sp, #4]
    f0d0:	9c08      	ldr	r4, [sp, #32]
    f0d2:	9400      	str	r4, [sp, #0]
    f0d4:	f7f6 f95a 	bl	538c <z_impl_z_log_msg2_runtime_vcreate>
}
    f0d8:	b006      	add	sp, #24
    f0da:	bd10      	pop	{r4, pc}

0000f0dc <z_arm_fatal_error>:

void z_arm_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    f0dc:	b538      	push	{r3, r4, r5, lr}
    f0de:	4604      	mov	r4, r0

	if (esf != NULL) {
    f0e0:	460d      	mov	r5, r1
    f0e2:	b111      	cbz	r1, f0ea <z_arm_fatal_error+0xe>
		esf_dump(esf);
    f0e4:	4608      	mov	r0, r1
    f0e6:	f7f6 fd79 	bl	5bdc <esf_dump>
	}
	z_fatal_error(reason, esf);
    f0ea:	4629      	mov	r1, r5
    f0ec:	4620      	mov	r0, r4
    f0ee:	f7fb f845 	bl	a17c <z_fatal_error>
}
    f0f2:	bd38      	pop	{r3, r4, r5, pc}

0000f0f4 <z_do_kernel_oops>:
 *   fault handler will executed instead of the SVC.
 *
 * @param esf exception frame
 */
void z_do_kernel_oops(const z_arch_esf_t *esf)
{
    f0f4:	b508      	push	{r3, lr}
    f0f6:	4601      	mov	r1, r0
	}

#endif /* CONFIG_USERSPACE */

#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	z_arm_fatal_error(reason, esf);
    f0f8:	6800      	ldr	r0, [r0, #0]
    f0fa:	f7ff ffef 	bl	f0dc <z_arm_fatal_error>

	memcpy(&esf_copy, esf, offsetof(z_arch_esf_t, extra_info));
	esf_copy.extra_info = (struct __extra_esf_info) { 0 };
	z_arm_fatal_error(reason, &esf_copy);
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
}
    f0fe:	bd08      	pop	{r3, pc}

0000f100 <z_irq_spurious>:
 * Installed in all _sw_isr_table slots at boot time. Throws an error if
 * called.
 *
 */
void z_irq_spurious(const void *unused)
{
    f100:	b508      	push	{r3, lr}
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
    f102:	2100      	movs	r1, #0
    f104:	2001      	movs	r0, #1
    f106:	f7ff ffe9 	bl	f0dc <z_arm_fatal_error>
}
    f10a:	bd08      	pop	{r3, pc}

0000f10c <z_arm_nmi>:
 * Simply call what is installed in 'static void(*handler)(void)'.
 *
 */

void z_arm_nmi(void)
{
    f10c:	b508      	push	{r3, lr}
	handler();
    f10e:	f7f6 fe01 	bl	5d14 <z_SysNmiOnReset>
	z_arm_int_exit();
    f112:	f7f6 fef7 	bl	5f04 <z_arm_exc_exit>
}
    f116:	bd08      	pop	{r3, pc}

0000f118 <memory_fault_recoverable>:
}
    f118:	2000      	movs	r0, #0
    f11a:	4770      	bx	lr

0000f11c <z_log_msg2_runtime_create>:
{
    f11c:	b510      	push	{r4, lr}
    f11e:	b086      	sub	sp, #24
	va_start(ap, fmt);
    f120:	ac0b      	add	r4, sp, #44	; 0x2c
    f122:	9405      	str	r4, [sp, #20]
    f124:	9403      	str	r4, [sp, #12]
    f126:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    f128:	9402      	str	r4, [sp, #8]
    f12a:	9c09      	ldr	r4, [sp, #36]	; 0x24
    f12c:	9401      	str	r4, [sp, #4]
    f12e:	9c08      	ldr	r4, [sp, #32]
    f130:	9400      	str	r4, [sp, #0]
    f132:	f7f6 f92b 	bl	538c <z_impl_z_log_msg2_runtime_vcreate>
}
    f136:	b006      	add	sp, #24
    f138:	bd10      	pop	{r4, pc}

0000f13a <fault_handle>:
{
    f13a:	b508      	push	{r3, lr}
	*recoverable = false;
    f13c:	2300      	movs	r3, #0
    f13e:	7013      	strb	r3, [r2, #0]
	switch (fault) {
    f140:	1ecb      	subs	r3, r1, #3
    f142:	2b09      	cmp	r3, #9
    f144:	d81a      	bhi.n	f17c <fault_handle+0x42>
    f146:	e8df f003 	tbb	[pc, r3]
    f14a:	0905      	.short	0x0905
    f14c:	1919110d 	.word	0x1919110d
    f150:	14191919 	.word	0x14191919
		reason = hard_fault(esf, recoverable);
    f154:	4611      	mov	r1, r2
    f156:	f7f7 f927 	bl	63a8 <hard_fault>
}
    f15a:	bd08      	pop	{r3, pc}
		reason = mem_manage_fault(esf, 0, recoverable);
    f15c:	2100      	movs	r1, #0
    f15e:	f7f7 f845 	bl	61ec <mem_manage_fault>
		break;
    f162:	e7fa      	b.n	f15a <fault_handle+0x20>
		reason = bus_fault(esf, 0, recoverable);
    f164:	2100      	movs	r1, #0
    f166:	f7f6 fedb 	bl	5f20 <bus_fault>
		break;
    f16a:	e7f6      	b.n	f15a <fault_handle+0x20>
		reason = usage_fault(esf);
    f16c:	f7f6 ff80 	bl	6070 <usage_fault>
		break;
    f170:	e7f3      	b.n	f15a <fault_handle+0x20>
		debug_monitor(esf, recoverable);
    f172:	4611      	mov	r1, r2
    f174:	f7f7 f806 	bl	6184 <debug_monitor>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    f178:	2000      	movs	r0, #0
		break;
    f17a:	e7ee      	b.n	f15a <fault_handle+0x20>
		reserved_exception(esf, fault);
    f17c:	f7f7 f816 	bl	61ac <reserved_exception>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    f180:	2000      	movs	r0, #0
	return reason;
    f182:	e7ea      	b.n	f15a <fault_handle+0x20>

0000f184 <mpu_partition_is_valid>:
		((part->size & (part->size - 1U)) == 0U)
    f184:	6843      	ldr	r3, [r0, #4]
    f186:	1e5a      	subs	r2, r3, #1
		&&
    f188:	4213      	tst	r3, r2
    f18a:	d106      	bne.n	f19a <mpu_partition_is_valid+0x16>
		&&
    f18c:	2b1f      	cmp	r3, #31
    f18e:	d906      	bls.n	f19e <mpu_partition_is_valid+0x1a>
		((part->start & (part->size - 1U)) == 0U);
    f190:	6803      	ldr	r3, [r0, #0]
		&&
    f192:	421a      	tst	r2, r3
    f194:	d005      	beq.n	f1a2 <mpu_partition_is_valid+0x1e>
    f196:	2000      	movs	r0, #0
    f198:	4770      	bx	lr
    f19a:	2000      	movs	r0, #0
    f19c:	4770      	bx	lr
    f19e:	2000      	movs	r0, #0
    f1a0:	4770      	bx	lr
    f1a2:	2001      	movs	r0, #1
}
    f1a4:	4770      	bx	lr

0000f1a6 <z_log_msg2_runtime_create>:
{
    f1a6:	b510      	push	{r4, lr}
    f1a8:	b086      	sub	sp, #24
	va_start(ap, fmt);
    f1aa:	ac0b      	add	r4, sp, #44	; 0x2c
    f1ac:	9405      	str	r4, [sp, #20]
    f1ae:	9403      	str	r4, [sp, #12]
    f1b0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    f1b2:	9402      	str	r4, [sp, #8]
    f1b4:	9c09      	ldr	r4, [sp, #36]	; 0x24
    f1b6:	9401      	str	r4, [sp, #4]
    f1b8:	9c08      	ldr	r4, [sp, #32]
    f1ba:	9400      	str	r4, [sp, #0]
    f1bc:	f7f6 f8e6 	bl	538c <z_impl_z_log_msg2_runtime_vcreate>
}
    f1c0:	b006      	add	sp, #24
    f1c2:	bd10      	pop	{r4, pc}

0000f1c4 <mpu_configure_region>:
{
    f1c4:	b500      	push	{lr}
    f1c6:	b085      	sub	sp, #20
	region_conf.base = new_region->start;
    f1c8:	680b      	ldr	r3, [r1, #0]
    f1ca:	9301      	str	r3, [sp, #4]
	get_region_attr_from_mpu_partition_info(&region_conf.attr,
    f1cc:	684b      	ldr	r3, [r1, #4]
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
    f1ce:	688a      	ldr	r2, [r1, #8]
	if (size <= 32U) {
    f1d0:	2b20      	cmp	r3, #32
    f1d2:	d912      	bls.n	f1fa <mpu_configure_region+0x36>
	if (size > (1UL << 31)) {
    f1d4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
    f1d8:	d811      	bhi.n	f1fe <mpu_configure_region+0x3a>
	return ((32 - __builtin_clz(size - 1U) - 2 + 1) << MPU_RASR_SIZE_Pos) &
    f1da:	3b01      	subs	r3, #1
    f1dc:	fab3 f383 	clz	r3, r3
    f1e0:	f1c3 031f 	rsb	r3, r3, #31
    f1e4:	005b      	lsls	r3, r3, #1
    f1e6:	f003 033e 	and.w	r3, r3, #62	; 0x3e
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
    f1ea:	4313      	orrs	r3, r2
    f1ec:	9303      	str	r3, [sp, #12]
	return region_allocate_and_init(index,
    f1ee:	a901      	add	r1, sp, #4
    f1f0:	f7f7 faec 	bl	67cc <region_allocate_and_init>
}
    f1f4:	b005      	add	sp, #20
    f1f6:	f85d fb04 	ldr.w	pc, [sp], #4
		return REGION_32B;
    f1fa:	2308      	movs	r3, #8
    f1fc:	e7f5      	b.n	f1ea <mpu_configure_region+0x26>
		return REGION_4G;
    f1fe:	233e      	movs	r3, #62	; 0x3e
    f200:	e7f3      	b.n	f1ea <mpu_configure_region+0x26>

0000f202 <_stdout_hook_default>:
}
    f202:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    f206:	4770      	bx	lr

0000f208 <_stdin_hook_default>:
}
    f208:	2000      	movs	r0, #0
    f20a:	4770      	bx	lr

0000f20c <_read>:
{
    f20c:	b508      	push	{r3, lr}
    f20e:	4608      	mov	r0, r1
    f210:	4611      	mov	r1, r2
		union { uintptr_t x; int val; } parm1 = { .val = nbytes };
		return (int) arch_syscall_invoke2(parm0.x, parm1.x, K_SYSCALL_ZEPHYR_READ_STDIN);
	}
#endif
	compiler_barrier();
	return z_impl_zephyr_read_stdin(buf, nbytes);
    f212:	f7f7 fc35 	bl	6a80 <z_impl_zephyr_read_stdin>
}
    f216:	bd08      	pop	{r3, pc}

0000f218 <_write>:
{
    f218:	b508      	push	{r3, lr}
    f21a:	4608      	mov	r0, r1
    f21c:	4611      	mov	r1, r2
		union { uintptr_t x; int val; } parm1 = { .val = nbytes };
		return (int) arch_syscall_invoke2(parm0.x, parm1.x, K_SYSCALL_ZEPHYR_WRITE_STDOUT);
	}
#endif
	compiler_barrier();
	return z_impl_zephyr_write_stdout(buf, nbytes);
    f21e:	f7f7 fc45 	bl	6aac <z_impl_zephyr_write_stdout>
}
    f222:	bd08      	pop	{r3, pc}

0000f224 <_close>:
}
    f224:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    f228:	4770      	bx	lr

0000f22a <_lseek>:
}
    f22a:	2000      	movs	r0, #0
    f22c:	4770      	bx	lr

0000f22e <_isatty>:
}
    f22e:	2802      	cmp	r0, #2
    f230:	bfcc      	ite	gt
    f232:	2000      	movgt	r0, #0
    f234:	2001      	movle	r0, #1
    f236:	4770      	bx	lr

0000f238 <_kill>:
}
    f238:	2000      	movs	r0, #0
    f23a:	4770      	bx	lr

0000f23c <_getpid>:
}
    f23c:	2000      	movs	r0, #0
    f23e:	4770      	bx	lr

0000f240 <_fstat>:
	st->st_mode = S_IFCHR;
    f240:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    f244:	604b      	str	r3, [r1, #4]
}
    f246:	2000      	movs	r0, #0
    f248:	4770      	bx	lr

0000f24a <__errno>:
#endif /* CONFIG_MULTITHREADING */

__weak int *__errno(void)
{
    f24a:	b508      	push	{r3, lr}
	if (z_syscall_trap()) {
		return (int *) arch_syscall_invoke0(K_SYSCALL_Z_ERRNO);
	}
#endif
	compiler_barrier();
	return z_impl_z_errno();
    f24c:	f7fa ff60 	bl	a110 <z_impl_z_errno>
	return z_errno();
}
    f250:	bd08      	pop	{r3, pc}

0000f252 <nrf52_errata_197>:
{
    #ifndef NRF52_SERIES
        return false;
    #else
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    f252:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    f256:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    f25a:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
    f25e:	2a08      	cmp	r2, #8
    f260:	d001      	beq.n	f266 <nrf52_errata_197+0x14>
                    default:
                        return false;
                }
            }
        #endif
        return false;
    f262:	2000      	movs	r0, #0
    f264:	4770      	bx	lr
                switch(var2)
    f266:	2b02      	cmp	r3, #2
    f268:	d001      	beq.n	f26e <nrf52_errata_197+0x1c>
                        return false;
    f26a:	2000      	movs	r0, #0
    f26c:	4770      	bx	lr
                        return true;
    f26e:	2001      	movs	r0, #1
    #endif
}
    f270:	4770      	bx	lr

0000f272 <pm_state_set>:
/* Invoke Low Power/System Off specific Tasks */
__weak void pm_state_set(enum pm_state state, uint8_t substate_id)
{
	ARG_UNUSED(substate_id);

	switch (state) {
    f272:	2806      	cmp	r0, #6
    f274:	d000      	beq.n	f278 <pm_state_set+0x6>
		break;
	default:
		LOG_DBG("Unsupported power state %u", state);
		break;
	}
}
    f276:	4770      	bx	lr
    p_reg->SYSTEMOFF = POWER_SYSTEMOFF_SYSTEMOFF_Enter;
    f278:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    f27c:	2201      	movs	r2, #1
    f27e:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  __ASM volatile ("dsb 0xF":::"memory");
    f282:	f3bf 8f4f 	dsb	sy
        __WFE();
    f286:	bf20      	wfe
    while (true)
    f288:	e7fd      	b.n	f286 <pm_state_set+0x14>

0000f28a <pm_state_exit_post_ops>:
    f28a:	2300      	movs	r3, #0
    f28c:	f383 8811 	msr	BASEPRI, r3
    f290:	f3bf 8f6f 	isb	sy
	/*
	 * System is now in active mode. Reenable interrupts which were disabled
	 * when OS started idling code.
	 */
	irq_unlock(0);
}
    f294:	4770      	bx	lr

0000f296 <get_sub_data>:
	struct nrf_clock_control_data *data = dev->data;
    f296:	6900      	ldr	r0, [r0, #16]
	return &data->subsys[type];
    f298:	eb01 0141 	add.w	r1, r1, r1, lsl #1
    f29c:	0089      	lsls	r1, r1, #2
    f29e:	3140      	adds	r1, #64	; 0x40
}
    f2a0:	4408      	add	r0, r1
    f2a2:	4770      	bx	lr

0000f2a4 <get_sub_config>:
	const struct nrf_clock_control_config *config =
    f2a4:	6840      	ldr	r0, [r0, #4]
	return &config->subsys[type];
    f2a6:	eb01 0141 	add.w	r1, r1, r1, lsl #1
}
    f2aa:	eb00 0081 	add.w	r0, r0, r1, lsl #2
    f2ae:	4770      	bx	lr

0000f2b0 <get_onoff_manager>:
	struct nrf_clock_control_data *data = dev->data;
    f2b0:	6900      	ldr	r0, [r0, #16]
}
    f2b2:	eb00 1041 	add.w	r0, r0, r1, lsl #5
    f2b6:	4770      	bx	lr

0000f2b8 <set_off_state>:
	__asm__ volatile(
    f2b8:	f04f 0320 	mov.w	r3, #32
    f2bc:	f3ef 8211 	mrs	r2, BASEPRI
    f2c0:	f383 8812 	msr	BASEPRI_MAX, r3
    f2c4:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    f2c8:	6803      	ldr	r3, [r0, #0]
	if ((current_ctx != 0) && (current_ctx != ctx)) {
    f2ca:	f013 03c0 	ands.w	r3, r3, #192	; 0xc0
    f2ce:	d001      	beq.n	f2d4 <set_off_state+0x1c>
    f2d0:	428b      	cmp	r3, r1
    f2d2:	d107      	bne.n	f2e4 <set_off_state+0x2c>
		*flags = CLOCK_CONTROL_STATUS_OFF;
    f2d4:	2301      	movs	r3, #1
    f2d6:	6003      	str	r3, [r0, #0]
	int err = 0;
    f2d8:	2000      	movs	r0, #0
	__asm__ volatile(
    f2da:	f382 8811 	msr	BASEPRI, r2
    f2de:	f3bf 8f6f 	isb	sy
}
    f2e2:	4770      	bx	lr
		err = -EPERM;
    f2e4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    f2e8:	e7f7      	b.n	f2da <set_off_state+0x22>

0000f2ea <set_starting_state>:
	__asm__ volatile(
    f2ea:	f04f 0320 	mov.w	r3, #32
    f2ee:	f3ef 8211 	mrs	r2, BASEPRI
    f2f2:	f383 8812 	msr	BASEPRI_MAX, r3
    f2f6:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    f2fa:	6803      	ldr	r3, [r0, #0]
    f2fc:	f003 0cc0 	and.w	ip, r3, #192	; 0xc0
	if ((*flags & (STATUS_MASK)) == CLOCK_CONTROL_STATUS_OFF) {
    f300:	f003 0307 	and.w	r3, r3, #7
    f304:	2b01      	cmp	r3, #1
    f306:	d008      	beq.n	f31a <set_starting_state+0x30>
	} else if (current_ctx != ctx) {
    f308:	458c      	cmp	ip, r1
    f30a:	d009      	beq.n	f320 <set_starting_state+0x36>
		err = -EPERM;
    f30c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
	__asm__ volatile(
    f310:	f382 8811 	msr	BASEPRI, r2
    f314:	f3bf 8f6f 	isb	sy
}
    f318:	4770      	bx	lr
		*flags = CLOCK_CONTROL_STATUS_STARTING | ctx;
    f31a:	6001      	str	r1, [r0, #0]
	int err = 0;
    f31c:	2000      	movs	r0, #0
    f31e:	e7f7      	b.n	f310 <set_starting_state+0x26>
		err = -EALREADY;
    f320:	f06f 0077 	mvn.w	r0, #119	; 0x77
    f324:	e7f4      	b.n	f310 <set_starting_state+0x26>

0000f326 <set_on_state>:
	__asm__ volatile(
    f326:	f04f 0320 	mov.w	r3, #32
    f32a:	f3ef 8211 	mrs	r2, BASEPRI
    f32e:	f383 8812 	msr	BASEPRI_MAX, r3
    f332:	f3bf 8f6f 	isb	sy
	*flags = CLOCK_CONTROL_STATUS_ON | GET_CTX(*flags);
    f336:	6803      	ldr	r3, [r0, #0]
    f338:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    f33c:	f043 0302 	orr.w	r3, r3, #2
    f340:	6003      	str	r3, [r0, #0]
	__asm__ volatile(
    f342:	f382 8811 	msr	BASEPRI, r2
    f346:	f3bf 8f6f 	isb	sy
}
    f34a:	4770      	bx	lr

0000f34c <clkstarted_handle>:
{
    f34c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    f34e:	4606      	mov	r6, r0
    f350:	460c      	mov	r4, r1
	struct nrf_clock_control_sub_data *sub_data = get_sub_data(dev, type);
    f352:	f7ff ffa0 	bl	f296 <get_sub_data>
	clock_control_cb_t callback = sub_data->cb;
    f356:	6805      	ldr	r5, [r0, #0]
	void *user_data = sub_data->user_data;
    f358:	6847      	ldr	r7, [r0, #4]
	sub_data->cb = NULL;
    f35a:	2300      	movs	r3, #0
    f35c:	f840 3b08 	str.w	r3, [r0], #8
	set_on_state(&sub_data->flags);
    f360:	f7ff ffe1 	bl	f326 <set_on_state>
	if (callback) {
    f364:	b11d      	cbz	r5, f36e <clkstarted_handle+0x22>
		callback(dev, (clock_control_subsys_t)type, user_data);
    f366:	463a      	mov	r2, r7
    f368:	4621      	mov	r1, r4
    f36a:	4630      	mov	r0, r6
    f36c:	47a8      	blx	r5
}
    f36e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0000f370 <async_start>:
{
    f370:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    f374:	4606      	mov	r6, r0
    f376:	4690      	mov	r8, r2
    f378:	461f      	mov	r7, r3
	enum clock_control_nrf_type type = (enum clock_control_nrf_type)subsys;
    f37a:	b2cd      	uxtb	r5, r1
	struct nrf_clock_control_sub_data *subdata = get_sub_data(dev, type);
    f37c:	4629      	mov	r1, r5
    f37e:	f7ff ff8a 	bl	f296 <get_sub_data>
    f382:	4604      	mov	r4, r0
	err = set_starting_state(&subdata->flags, ctx);
    f384:	9906      	ldr	r1, [sp, #24]
    f386:	3008      	adds	r0, #8
    f388:	f7ff ffaf 	bl	f2ea <set_starting_state>
	if (err < 0) {
    f38c:	2800      	cmp	r0, #0
    f38e:	db09      	blt.n	f3a4 <async_start+0x34>
	subdata->cb = cb;
    f390:	f8c4 8000 	str.w	r8, [r4]
	subdata->user_data = user_data;
    f394:	6067      	str	r7, [r4, #4]
	 get_sub_config(dev, type)->start();
    f396:	4629      	mov	r1, r5
    f398:	4630      	mov	r0, r6
    f39a:	f7ff ff83 	bl	f2a4 <get_sub_config>
    f39e:	6803      	ldr	r3, [r0, #0]
    f3a0:	4798      	blx	r3
	return 0;
    f3a2:	2000      	movs	r0, #0
}
    f3a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000f3a8 <api_start>:
{
    f3a8:	b510      	push	{r4, lr}
    f3aa:	b082      	sub	sp, #8
	return async_start(dev, subsys, cb, user_data, CTX_API);
    f3ac:	2480      	movs	r4, #128	; 0x80
    f3ae:	9400      	str	r4, [sp, #0]
    f3b0:	f7ff ffde 	bl	f370 <async_start>
}
    f3b4:	b002      	add	sp, #8
    f3b6:	bd10      	pop	{r4, pc}

0000f3b8 <onoff_started_callback>:
{
    f3b8:	b510      	push	{r4, lr}
    f3ba:	4614      	mov	r4, r2
	struct onoff_manager *mgr = get_onoff_manager(dev, type);
    f3bc:	b2c9      	uxtb	r1, r1
    f3be:	f7ff ff77 	bl	f2b0 <get_onoff_manager>
	notify(mgr, 0);
    f3c2:	2100      	movs	r1, #0
    f3c4:	47a0      	blx	r4
}
    f3c6:	bd10      	pop	{r4, pc}

0000f3c8 <hfclk_start>:
{
    f3c8:	b508      	push	{r3, lr}
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_start(void)
{
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
    f3ca:	2001      	movs	r0, #1
    f3cc:	f7f9 fcd6 	bl	8d7c <nrfx_clock_start>
}
    f3d0:	bd08      	pop	{r3, pc}

0000f3d2 <lfclk_start>:
{
    f3d2:	b508      	push	{r3, lr}
    nrfx_clock_start(NRF_CLOCK_DOMAIN_LFCLK);
    f3d4:	2000      	movs	r0, #0
    f3d6:	f7f9 fcd1 	bl	8d7c <nrfx_clock_start>
}
    f3da:	bd08      	pop	{r3, pc}

0000f3dc <hfclk_stop>:
{
    f3dc:	b508      	push	{r3, lr}
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_stop(void)
{
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK);
    f3de:	2001      	movs	r0, #1
    f3e0:	f7f9 fd42 	bl	8e68 <nrfx_clock_stop>
}
    f3e4:	bd08      	pop	{r3, pc}

0000f3e6 <lfclk_stop>:
{
    f3e6:	b508      	push	{r3, lr}
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    f3e8:	2000      	movs	r0, #0
    f3ea:	f7f9 fd3d 	bl	8e68 <nrfx_clock_stop>
}
    f3ee:	bd08      	pop	{r3, pc}

0000f3f0 <api_stop>:
{
    f3f0:	b508      	push	{r3, lr}
	return stop(dev, subsys, CTX_API);
    f3f2:	2280      	movs	r2, #128	; 0x80
    f3f4:	f7f7 fcaa 	bl	6d4c <stop>
}
    f3f8:	bd08      	pop	{r3, pc}

0000f3fa <blocking_start_callback>:
{
    f3fa:	b508      	push	{r3, lr}
    f3fc:	4610      	mov	r0, r2
	z_impl_k_sem_give(sem);
    f3fe:	f7fb fd71 	bl	aee4 <z_impl_k_sem_give>
}
    f402:	bd08      	pop	{r3, pc}

0000f404 <get_drive>:
	switch (flags & (NRF_GPIO_DS_LOW_MASK | NRF_GPIO_DS_HIGH_MASK |
    f404:	f420 70fc 	bic.w	r0, r0, #504	; 0x1f8
    f408:	f020 0001 	bic.w	r0, r0, #1
    f40c:	0540      	lsls	r0, r0, #21
    f40e:	0d40      	lsrs	r0, r0, #21
    f410:	f240 2306 	movw	r3, #518	; 0x206
    f414:	4298      	cmp	r0, r3
    f416:	d033      	beq.n	f480 <get_drive+0x7c>
    f418:	d816      	bhi.n	f448 <get_drive+0x44>
    f41a:	2806      	cmp	r0, #6
    f41c:	d02c      	beq.n	f478 <get_drive+0x74>
    f41e:	d906      	bls.n	f42e <get_drive+0x2a>
    f420:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
    f424:	d10d      	bne.n	f442 <get_drive+0x3e>
		*drive = NRF_GPIO_PIN_H0S1;
    f426:	2301      	movs	r3, #1
    f428:	700b      	strb	r3, [r1, #0]
	int err = 0;
    f42a:	2000      	movs	r0, #0
		break;
    f42c:	4770      	bx	lr
	switch (flags & (NRF_GPIO_DS_LOW_MASK | NRF_GPIO_DS_HIGH_MASK |
    f42e:	b300      	cbz	r0, f472 <get_drive+0x6e>
    f430:	2802      	cmp	r0, #2
    f432:	d103      	bne.n	f43c <get_drive+0x38>
		*drive = NRF_GPIO_PIN_D0S1;
    f434:	2304      	movs	r3, #4
    f436:	700b      	strb	r3, [r1, #0]
	int err = 0;
    f438:	2000      	movs	r0, #0
		break;
    f43a:	4770      	bx	lr
	switch (flags & (NRF_GPIO_DS_LOW_MASK | NRF_GPIO_DS_HIGH_MASK |
    f43c:	f06f 0015 	mvn.w	r0, #21
    f440:	4770      	bx	lr
    f442:	f06f 0015 	mvn.w	r0, #21
    f446:	4770      	bx	lr
    f448:	f240 4302 	movw	r3, #1026	; 0x402
    f44c:	4298      	cmp	r0, r3
    f44e:	d01b      	beq.n	f488 <get_drive+0x84>
    f450:	f5b0 6fc0 	cmp.w	r0, #1536	; 0x600
    f454:	d103      	bne.n	f45e <get_drive+0x5a>
		*drive = NRF_GPIO_PIN_H0H1;
    f456:	2303      	movs	r3, #3
    f458:	700b      	strb	r3, [r1, #0]
	int err = 0;
    f45a:	2000      	movs	r0, #0
		break;
    f45c:	4770      	bx	lr
	switch (flags & (NRF_GPIO_DS_LOW_MASK | NRF_GPIO_DS_HIGH_MASK |
    f45e:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
    f462:	d103      	bne.n	f46c <get_drive+0x68>
		*drive = NRF_GPIO_PIN_S0H1;
    f464:	2302      	movs	r3, #2
    f466:	700b      	strb	r3, [r1, #0]
	int err = 0;
    f468:	2000      	movs	r0, #0
		break;
    f46a:	4770      	bx	lr
	switch (flags & (NRF_GPIO_DS_LOW_MASK | NRF_GPIO_DS_HIGH_MASK |
    f46c:	f06f 0015 	mvn.w	r0, #21
    f470:	4770      	bx	lr
		*drive = NRF_GPIO_PIN_S0S1;
    f472:	2000      	movs	r0, #0
    f474:	7008      	strb	r0, [r1, #0]
		break;
    f476:	4770      	bx	lr
		*drive = NRF_GPIO_PIN_S0D1;
    f478:	2306      	movs	r3, #6
    f47a:	700b      	strb	r3, [r1, #0]
	int err = 0;
    f47c:	2000      	movs	r0, #0
		break;
    f47e:	4770      	bx	lr
		*drive = NRF_GPIO_PIN_H0D1;
    f480:	2307      	movs	r3, #7
    f482:	700b      	strb	r3, [r1, #0]
	int err = 0;
    f484:	2000      	movs	r0, #0
		break;
    f486:	4770      	bx	lr
		*drive = NRF_GPIO_PIN_D0H1;
    f488:	2305      	movs	r3, #5
    f48a:	700b      	strb	r3, [r1, #0]
	int err = 0;
    f48c:	2000      	movs	r0, #0
}
    f48e:	4770      	bx	lr

0000f490 <get_pull>:
	if (flags & GPIO_PULL_UP) {
    f490:	f010 0f10 	tst.w	r0, #16
    f494:	d104      	bne.n	f4a0 <get_pull+0x10>
	} else if (flags & GPIO_PULL_DOWN) {
    f496:	f010 0f20 	tst.w	r0, #32
    f49a:	d103      	bne.n	f4a4 <get_pull+0x14>
	return NRF_GPIO_PIN_NOPULL;
    f49c:	2000      	movs	r0, #0
    f49e:	4770      	bx	lr
		return NRF_GPIO_PIN_PULLUP;
    f4a0:	2003      	movs	r0, #3
    f4a2:	4770      	bx	lr
		return NRF_GPIO_PIN_PULLDOWN;
    f4a4:	2001      	movs	r0, #1
}
    f4a6:	4770      	bx	lr

0000f4a8 <gpio_nrfx_port_get_raw>:
	return port->config;
    f4a8:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    f4aa:	685b      	ldr	r3, [r3, #4]
    return p_reg->IN;
    f4ac:	f8d3 3510 	ldr.w	r3, [r3, #1296]	; 0x510
	*value = nrf_gpio_port_in_read(reg);
    f4b0:	600b      	str	r3, [r1, #0]
}
    f4b2:	2000      	movs	r0, #0
    f4b4:	4770      	bx	lr

0000f4b6 <gpio_nrfx_port_set_masked_raw>:
	return port->config;
    f4b6:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    f4b8:	685b      	ldr	r3, [r3, #4]
    return p_reg->OUT;
    f4ba:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
	nrf_gpio_port_out_write(reg, value_tmp | (mask & value));
    f4be:	4042      	eors	r2, r0
    f4c0:	400a      	ands	r2, r1
    f4c2:	4042      	eors	r2, r0
    p_reg->OUT = value;
    f4c4:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
}
    f4c8:	2000      	movs	r0, #0
    f4ca:	4770      	bx	lr

0000f4cc <gpio_nrfx_port_set_bits_raw>:
	return port->config;
    f4cc:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    f4ce:	685b      	ldr	r3, [r3, #4]
    p_reg->OUTSET = set_mask;
    f4d0:	f8c3 1508 	str.w	r1, [r3, #1288]	; 0x508
}
    f4d4:	2000      	movs	r0, #0
    f4d6:	4770      	bx	lr

0000f4d8 <gpio_nrfx_port_clear_bits_raw>:
	return port->config;
    f4d8:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    f4da:	685b      	ldr	r3, [r3, #4]
    p_reg->OUTCLR = clr_mask;
    f4dc:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
}
    f4e0:	2000      	movs	r0, #0
    f4e2:	4770      	bx	lr

0000f4e4 <gpio_nrfx_port_toggle_bits>:
	return port->config;
    f4e4:	6843      	ldr	r3, [r0, #4]
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    f4e6:	685a      	ldr	r2, [r3, #4]
    return p_reg->OUT;
    f4e8:	f8d2 3504 	ldr.w	r3, [r2, #1284]	; 0x504
	nrf_gpio_port_out_write(reg, value ^ mask);
    f4ec:	404b      	eors	r3, r1
    p_reg->OUT = value;
    f4ee:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
}
    f4f2:	2000      	movs	r0, #0
    f4f4:	4770      	bx	lr

0000f4f6 <get_trigger>:
	if (mode == GPIO_INT_MODE_LEVEL) {
    f4f6:	f5b0 0f80 	cmp.w	r0, #4194304	; 0x400000
    f4fa:	d007      	beq.n	f50c <get_trigger+0x16>
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
    f4fc:	f1b1 6fc0 	cmp.w	r1, #100663296	; 0x6000000
    f500:	d00d      	beq.n	f51e <get_trigger+0x28>
    f502:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
    f506:	d008      	beq.n	f51a <get_trigger+0x24>
    f508:	2001      	movs	r0, #1
}
    f50a:	4770      	bx	lr
		return trig == GPIO_INT_TRIG_LOW ? NRFX_GPIOTE_TRIGGER_LOW :
    f50c:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
    f510:	d001      	beq.n	f516 <get_trigger+0x20>
    f512:	2005      	movs	r0, #5
    f514:	4770      	bx	lr
    f516:	2004      	movs	r0, #4
    f518:	4770      	bx	lr
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
    f51a:	2002      	movs	r0, #2
    f51c:	4770      	bx	lr
    f51e:	2003      	movs	r0, #3
    f520:	4770      	bx	lr

0000f522 <endtx_isr>:
	const struct uarte_nrfx_config *config = dev->config;
    f522:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    f524:	681b      	ldr	r3, [r3, #0]
	__asm__ volatile(
    f526:	f04f 0120 	mov.w	r1, #32
    f52a:	f3ef 8211 	mrs	r2, BASEPRI
    f52e:	f381 8812 	msr	BASEPRI_MAX, r1
    f532:	f3bf 8f6f 	isb	sy
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    f536:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX)) {
    f53a:	b131      	cbz	r1, f54a <endtx_isr+0x28>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    f53c:	2100      	movs	r1, #0
    f53e:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120
    f542:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    f546:	2101      	movs	r1, #1
    f548:	60d9      	str	r1, [r3, #12]
	__asm__ volatile(
    f54a:	f382 8811 	msr	BASEPRI, r2
    f54e:	f3bf 8f6f 	isb	sy
}
    f552:	4770      	bx	lr

0000f554 <uarte_nrfx_configure>:
{
    f554:	b570      	push	{r4, r5, r6, lr}
    f556:	b082      	sub	sp, #8
    f558:	4606      	mov	r6, r0
    f55a:	460c      	mov	r4, r1
	struct uarte_nrfx_data *data = dev->data;
    f55c:	6905      	ldr	r5, [r0, #16]
	switch (cfg->stop_bits) {
    f55e:	794b      	ldrb	r3, [r1, #5]
    f560:	2b01      	cmp	r3, #1
    f562:	d006      	beq.n	f572 <uarte_nrfx_configure+0x1e>
    f564:	2b03      	cmp	r3, #3
    f566:	d011      	beq.n	f58c <uarte_nrfx_configure+0x38>
    f568:	f06f 0385 	mvn.w	r3, #133	; 0x85
}
    f56c:	4618      	mov	r0, r3
    f56e:	b002      	add	sp, #8
    f570:	bd70      	pop	{r4, r5, r6, pc}
		uarte_cfg.stop = NRF_UARTE_STOP_ONE;
    f572:	2300      	movs	r3, #0
    f574:	f88d 3006 	strb.w	r3, [sp, #6]
	if (cfg->data_bits != UART_CFG_DATA_BITS_8) {
    f578:	79a3      	ldrb	r3, [r4, #6]
    f57a:	2b03      	cmp	r3, #3
    f57c:	d137      	bne.n	f5ee <uarte_nrfx_configure+0x9a>
	switch (cfg->flow_ctrl) {
    f57e:	79e3      	ldrb	r3, [r4, #7]
    f580:	b143      	cbz	r3, f594 <uarte_nrfx_configure+0x40>
    f582:	2b01      	cmp	r3, #1
    f584:	d010      	beq.n	f5a8 <uarte_nrfx_configure+0x54>
    f586:	f06f 0385 	mvn.w	r3, #133	; 0x85
    f58a:	e7ef      	b.n	f56c <uarte_nrfx_configure+0x18>
		uarte_cfg.stop = NRF_UARTE_STOP_TWO;
    f58c:	2310      	movs	r3, #16
    f58e:	f88d 3006 	strb.w	r3, [sp, #6]
		break;
    f592:	e7f1      	b.n	f578 <uarte_nrfx_configure+0x24>
		uarte_cfg.hwfc = NRF_UARTE_HWFC_DISABLED;
    f594:	2300      	movs	r3, #0
    f596:	f88d 3004 	strb.w	r3, [sp, #4]
	switch (cfg->parity) {
    f59a:	7923      	ldrb	r3, [r4, #4]
    f59c:	b143      	cbz	r3, f5b0 <uarte_nrfx_configure+0x5c>
    f59e:	2b02      	cmp	r3, #2
    f5a0:	d021      	beq.n	f5e6 <uarte_nrfx_configure+0x92>
    f5a2:	f06f 0385 	mvn.w	r3, #133	; 0x85
    f5a6:	e7e1      	b.n	f56c <uarte_nrfx_configure+0x18>
		uarte_cfg.hwfc = NRF_UARTE_HWFC_ENABLED;
    f5a8:	2301      	movs	r3, #1
    f5aa:	f88d 3004 	strb.w	r3, [sp, #4]
		break;
    f5ae:	e7f4      	b.n	f59a <uarte_nrfx_configure+0x46>
		uarte_cfg.parity = NRF_UARTE_PARITY_EXCLUDED;
    f5b0:	2300      	movs	r3, #0
    f5b2:	f88d 3005 	strb.w	r3, [sp, #5]
	if (baudrate_set(dev, cfg->baudrate) != 0) {
    f5b6:	6821      	ldr	r1, [r4, #0]
    f5b8:	4630      	mov	r0, r6
    f5ba:	f7f7 ffcf 	bl	755c <baudrate_set>
    f5be:	4603      	mov	r3, r0
    f5c0:	b9c0      	cbnz	r0, f5f4 <uarte_nrfx_configure+0xa0>
	const struct uarte_nrfx_config *config = dev->config;
    f5c2:	6872      	ldr	r2, [r6, #4]
	return config->uarte_regs;
    f5c4:	6810      	ldr	r0, [r2, #0]
    p_reg->CONFIG = (uint32_t)p_cfg->parity
    f5c6:	f89d 1005 	ldrb.w	r1, [sp, #5]
                    | (uint32_t)p_cfg->stop
    f5ca:	f89d 6006 	ldrb.w	r6, [sp, #6]
                    | (uint32_t)p_cfg->hwfc;
    f5ce:	f89d 2004 	ldrb.w	r2, [sp, #4]
    f5d2:	4331      	orrs	r1, r6
    f5d4:	430a      	orrs	r2, r1
    p_reg->CONFIG = (uint32_t)p_cfg->parity
    f5d6:	f8c0 256c 	str.w	r2, [r0, #1388]	; 0x56c
	data->uart_config = *cfg;
    f5da:	3504      	adds	r5, #4
    f5dc:	e894 0003 	ldmia.w	r4, {r0, r1}
    f5e0:	e885 0003 	stmia.w	r5, {r0, r1}
	return 0;
    f5e4:	e7c2      	b.n	f56c <uarte_nrfx_configure+0x18>
		uarte_cfg.parity = NRF_UARTE_PARITY_INCLUDED;
    f5e6:	230e      	movs	r3, #14
    f5e8:	f88d 3005 	strb.w	r3, [sp, #5]
		break;
    f5ec:	e7e3      	b.n	f5b6 <uarte_nrfx_configure+0x62>
		return -ENOTSUP;
    f5ee:	f06f 0385 	mvn.w	r3, #133	; 0x85
    f5f2:	e7bb      	b.n	f56c <uarte_nrfx_configure+0x18>
		return -ENOTSUP;
    f5f4:	f06f 0385 	mvn.w	r3, #133	; 0x85
    f5f8:	e7b8      	b.n	f56c <uarte_nrfx_configure+0x18>

0000f5fa <uarte_nrfx_config_get>:
{
    f5fa:	460a      	mov	r2, r1
	struct uarte_nrfx_data *data = dev->data;
    f5fc:	6903      	ldr	r3, [r0, #16]
	*cfg = data->uart_config;
    f5fe:	3304      	adds	r3, #4
    f600:	e893 0003 	ldmia.w	r3, {r0, r1}
    f604:	e882 0003 	stmia.w	r2, {r0, r1}
}
    f608:	2000      	movs	r0, #0
    f60a:	4770      	bx	lr

0000f60c <uarte_nrfx_err_check>:
	const struct uarte_nrfx_config *config = dev->config;
    f60c:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    f60e:	681b      	ldr	r3, [r3, #0]
    uint32_t errsrc_mask = p_reg->ERRORSRC;
    f610:	f8d3 0480 	ldr.w	r0, [r3, #1152]	; 0x480
    p_reg->ERRORSRC = errsrc_mask;
    f614:	f8c3 0480 	str.w	r0, [r3, #1152]	; 0x480
}
    f618:	4770      	bx	lr

0000f61a <is_tx_ready>:
	const struct uarte_nrfx_config *config = dev->config;
    f61a:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    f61c:	681a      	ldr	r2, [r3, #0]
	bool ppi_endtx = config->flags & UARTE_CFG_FLAG_PPI_ENDTX;
    f61e:	685b      	ldr	r3, [r3, #4]
    f620:	f003 0302 	and.w	r3, r3, #2
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    f624:	f8d2 1158 	ldr.w	r1, [r2, #344]	; 0x158
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    f628:	b929      	cbnz	r1, f636 <is_tx_ready+0x1c>
    f62a:	b933      	cbnz	r3, f63a <is_tx_ready+0x20>
    f62c:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
    f630:	b92b      	cbnz	r3, f63e <is_tx_ready+0x24>
    f632:	2000      	movs	r0, #0
    f634:	4770      	bx	lr
    f636:	2001      	movs	r0, #1
    f638:	4770      	bx	lr
    f63a:	2000      	movs	r0, #0
    f63c:	4770      	bx	lr
    f63e:	2001      	movs	r0, #1
}
    f640:	4770      	bx	lr

0000f642 <uarte_enable>:
	struct uarte_nrfx_data *data = dev->data;
    f642:	6903      	ldr	r3, [r0, #16]
	if (data->async) {
    f644:	68db      	ldr	r3, [r3, #12]
    f646:	b123      	cbz	r3, f652 <uarte_enable+0x10>
		bool disabled = data->async->low_power_mask == 0;
    f648:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
		data->async->low_power_mask |= mask;
    f64c:	4311      	orrs	r1, r2
    f64e:	f8c3 10c8 	str.w	r1, [r3, #200]	; 0xc8
	const struct uarte_nrfx_config *config = dev->config;
    f652:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    f654:	681b      	ldr	r3, [r3, #0]
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    f656:	2208      	movs	r2, #8
    f658:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
}
    f65c:	4770      	bx	lr

0000f65e <tx_start>:
{
    f65e:	b510      	push	{r4, lr}
	const struct uarte_nrfx_config *config = dev->config;
    f660:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    f662:	681c      	ldr	r4, [r3, #0]
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    f664:	f8c4 1544 	str.w	r1, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    f668:	f8c4 2548 	str.w	r2, [r4, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    f66c:	2200      	movs	r2, #0
    f66e:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
    f672:	f8d4 1120 	ldr.w	r1, [r4, #288]	; 0x120
    f676:	f8c4 2158 	str.w	r2, [r4, #344]	; 0x158
    f67a:	f8d4 2158 	ldr.w	r2, [r4, #344]	; 0x158
	if (config->flags & UARTE_CFG_FLAG_LOW_POWER) {
    f67e:	685b      	ldr	r3, [r3, #4]
    f680:	f013 0f10 	tst.w	r3, #16
    f684:	d102      	bne.n	f68c <tx_start+0x2e>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    f686:	2301      	movs	r3, #1
    f688:	60a3      	str	r3, [r4, #8]
}
    f68a:	bd10      	pop	{r4, pc}
		uarte_enable(dev, UARTE_LOW_POWER_TX);
    f68c:	2101      	movs	r1, #1
    f68e:	f7ff ffd8 	bl	f642 <uarte_enable>
    p_reg->INTENSET = mask;
    f692:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
    f696:	f8c4 3304 	str.w	r3, [r4, #772]	; 0x304
}
    f69a:	e7f4      	b.n	f686 <tx_start+0x28>

0000f69c <uart_disable>:
	const struct uarte_nrfx_config *config = dev->config;
    f69c:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    f69e:	681b      	ldr	r3, [r3, #0]
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    f6a0:	2200      	movs	r2, #0
    f6a2:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
}
    f6a6:	4770      	bx	lr

0000f6a8 <uarte_nrfx_rx_counting_init>:
	const struct uarte_nrfx_config *cfg = dev->config;
    f6a8:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    f6aa:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    f6ac:	2204      	movs	r2, #4
    f6ae:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    f6b2:	2000      	movs	r0, #0
    f6b4:	4770      	bx	lr

0000f6b6 <start_tx_locked>:
{
    f6b6:	b538      	push	{r3, r4, r5, lr}
    f6b8:	4605      	mov	r5, r0
    f6ba:	460c      	mov	r4, r1
	if (!is_tx_ready(dev)) {
    f6bc:	f7ff ffad 	bl	f61a <is_tx_ready>
    f6c0:	b920      	cbnz	r0, f6cc <start_tx_locked+0x16>
		data->async->pending_tx = true;
    f6c2:	68e3      	ldr	r3, [r4, #12]
    f6c4:	2201      	movs	r2, #1
    f6c6:	f883 20d4 	strb.w	r2, [r3, #212]	; 0xd4
}
    f6ca:	bd38      	pop	{r3, r4, r5, pc}
		data->async->pending_tx = false;
    f6cc:	68e3      	ldr	r3, [r4, #12]
    f6ce:	2200      	movs	r2, #0
    f6d0:	f883 20d4 	strb.w	r2, [r3, #212]	; 0xd4
		data->async->tx_amount = -1;
    f6d4:	68e3      	ldr	r3, [r4, #12]
    f6d6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
    f6da:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		tx_start(dev, data->async->xfer_buf, data->async->xfer_len);
    f6de:	68e3      	ldr	r3, [r4, #12]
    f6e0:	695a      	ldr	r2, [r3, #20]
    f6e2:	6919      	ldr	r1, [r3, #16]
    f6e4:	4628      	mov	r0, r5
    f6e6:	f7ff ffba 	bl	f65e <tx_start>
}
    f6ea:	e7ee      	b.n	f6ca <start_tx_locked+0x14>

0000f6ec <user_callback>:
{
    f6ec:	b508      	push	{r3, lr}
	struct uarte_nrfx_data *data = dev->data;
    f6ee:	6903      	ldr	r3, [r0, #16]
	if (data->async->user_callback) {
    f6f0:	68da      	ldr	r2, [r3, #12]
    f6f2:	6813      	ldr	r3, [r2, #0]
    f6f4:	b10b      	cbz	r3, f6fa <user_callback+0xe>
		data->async->user_callback(dev, evt, data->async->user_data);
    f6f6:	6852      	ldr	r2, [r2, #4]
    f6f8:	4798      	blx	r3
}
    f6fa:	bd08      	pop	{r3, pc}

0000f6fc <notify_uart_rx_rdy>:
{
    f6fc:	b500      	push	{lr}
    f6fe:	b087      	sub	sp, #28
	struct uarte_nrfx_data *data = dev->data;
    f700:	6902      	ldr	r2, [r0, #16]
	struct uart_event evt = {
    f702:	2300      	movs	r3, #0
    f704:	9301      	str	r3, [sp, #4]
    f706:	9302      	str	r3, [sp, #8]
    f708:	9303      	str	r3, [sp, #12]
    f70a:	9304      	str	r3, [sp, #16]
    f70c:	9305      	str	r3, [sp, #20]
    f70e:	2302      	movs	r3, #2
    f710:	f88d 3004 	strb.w	r3, [sp, #4]
		.data.rx.buf = data->async->rx_buf,
    f714:	68d3      	ldr	r3, [r2, #12]
    f716:	6e1a      	ldr	r2, [r3, #96]	; 0x60
	struct uart_event evt = {
    f718:	9202      	str	r2, [sp, #8]
		.data.rx.offset = data->async->rx_offset
    f71a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
	struct uart_event evt = {
    f71c:	9303      	str	r3, [sp, #12]
    f71e:	9104      	str	r1, [sp, #16]
	user_callback(dev, &evt);
    f720:	a901      	add	r1, sp, #4
    f722:	f7ff ffe3 	bl	f6ec <user_callback>
}
    f726:	b007      	add	sp, #28
    f728:	f85d fb04 	ldr.w	pc, [sp], #4

0000f72c <rx_buf_release>:
	if (*buf) {
    f72c:	680b      	ldr	r3, [r1, #0]
    f72e:	b19b      	cbz	r3, f758 <rx_buf_release+0x2c>
{
    f730:	b530      	push	{r4, r5, lr}
    f732:	b087      	sub	sp, #28
    f734:	460c      	mov	r4, r1
		struct uart_event evt = {
    f736:	2500      	movs	r5, #0
    f738:	9501      	str	r5, [sp, #4]
    f73a:	9502      	str	r5, [sp, #8]
    f73c:	9503      	str	r5, [sp, #12]
    f73e:	9504      	str	r5, [sp, #16]
    f740:	9505      	str	r5, [sp, #20]
    f742:	2304      	movs	r3, #4
    f744:	f88d 3004 	strb.w	r3, [sp, #4]
			.data.rx_buf.buf = *buf,
    f748:	680b      	ldr	r3, [r1, #0]
		struct uart_event evt = {
    f74a:	9302      	str	r3, [sp, #8]
		user_callback(dev, &evt);
    f74c:	a901      	add	r1, sp, #4
    f74e:	f7ff ffcd 	bl	f6ec <user_callback>
		*buf = NULL;
    f752:	6025      	str	r5, [r4, #0]
}
    f754:	b007      	add	sp, #28
    f756:	bd30      	pop	{r4, r5, pc}
    f758:	4770      	bx	lr

0000f75a <notify_rx_disable>:
{
    f75a:	b500      	push	{lr}
    f75c:	b087      	sub	sp, #28
	struct uart_event evt = {
    f75e:	2300      	movs	r3, #0
    f760:	9301      	str	r3, [sp, #4]
    f762:	9302      	str	r3, [sp, #8]
    f764:	9303      	str	r3, [sp, #12]
    f766:	9304      	str	r3, [sp, #16]
    f768:	9305      	str	r3, [sp, #20]
    f76a:	2305      	movs	r3, #5
    f76c:	f88d 3004 	strb.w	r3, [sp, #4]
	user_callback(dev, (struct uart_event *)&evt);
    f770:	a901      	add	r1, sp, #4
    f772:	f7ff ffbb 	bl	f6ec <user_callback>
}
    f776:	b007      	add	sp, #28
    f778:	f85d fb04 	ldr.w	pc, [sp], #4

0000f77c <uarte_nrfx_rx_buf_rsp>:
{
    f77c:	b430      	push	{r4, r5}
	struct uarte_nrfx_data *data = dev->data;
    f77e:	6904      	ldr	r4, [r0, #16]
	const struct uarte_nrfx_config *config = dev->config;
    f780:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    f782:	681b      	ldr	r3, [r3, #0]
	__asm__ volatile(
    f784:	f04f 0020 	mov.w	r0, #32
    f788:	f3ef 8c11 	mrs	ip, BASEPRI
    f78c:	f380 8812 	msr	BASEPRI_MAX, r0
    f790:	f3bf 8f6f 	isb	sy
	if (data->async->rx_buf == NULL) {
    f794:	68e0      	ldr	r0, [r4, #12]
    f796:	6e05      	ldr	r5, [r0, #96]	; 0x60
    f798:	b1ad      	cbz	r5, f7c6 <uarte_nrfx_rx_buf_rsp+0x4a>
	} else if (data->async->rx_next_buf == NULL) {
    f79a:	6ec5      	ldr	r5, [r0, #108]	; 0x6c
    f79c:	b9b5      	cbnz	r5, f7cc <uarte_nrfx_rx_buf_rsp+0x50>
		data->async->rx_next_buf = buf;
    f79e:	66c1      	str	r1, [r0, #108]	; 0x6c
		data->async->rx_next_buf_len = len;
    f7a0:	68e0      	ldr	r0, [r4, #12]
    f7a2:	6702      	str	r2, [r0, #112]	; 0x70
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    f7a4:	f8c3 1534 	str.w	r1, [r3, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    f7a8:	f8c3 2538 	str.w	r2, [r3, #1336]	; 0x538
    p_reg->SHORTS |= mask;
    f7ac:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
    f7b0:	f042 0220 	orr.w	r2, r2, #32
    f7b4:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
		err = 0;
    f7b8:	2000      	movs	r0, #0
	__asm__ volatile(
    f7ba:	f38c 8811 	msr	BASEPRI, ip
    f7be:	f3bf 8f6f 	isb	sy
}
    f7c2:	bc30      	pop	{r4, r5}
    f7c4:	4770      	bx	lr
		err = -EACCES;
    f7c6:	f06f 000c 	mvn.w	r0, #12
    f7ca:	e7f6      	b.n	f7ba <uarte_nrfx_rx_buf_rsp+0x3e>
		err = -EBUSY;
    f7cc:	f06f 000f 	mvn.w	r0, #15
    f7d0:	e7f3      	b.n	f7ba <uarte_nrfx_rx_buf_rsp+0x3e>

0000f7d2 <uarte_nrfx_callback_set>:
	struct uarte_nrfx_data *data = dev->data;
    f7d2:	6903      	ldr	r3, [r0, #16]
	if (!data->async) {
    f7d4:	68d8      	ldr	r0, [r3, #12]
    f7d6:	b120      	cbz	r0, f7e2 <uarte_nrfx_callback_set+0x10>
	data->async->user_callback = callback;
    f7d8:	6001      	str	r1, [r0, #0]
	data->async->user_data = user_data;
    f7da:	68db      	ldr	r3, [r3, #12]
    f7dc:	605a      	str	r2, [r3, #4]
	return 0;
    f7de:	2000      	movs	r0, #0
    f7e0:	4770      	bx	lr
		return -ENOTSUP;
    f7e2:	f06f 0085 	mvn.w	r0, #133	; 0x85
}
    f7e6:	4770      	bx	lr

0000f7e8 <uarte_nrfx_poll_in>:
	const struct uarte_nrfx_data *data = dev->data;
    f7e8:	6902      	ldr	r2, [r0, #16]
	const struct uarte_nrfx_config *config = dev->config;
    f7ea:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    f7ec:	681b      	ldr	r3, [r3, #0]
	if (data->async) {
    f7ee:	68d0      	ldr	r0, [r2, #12]
    f7f0:	b960      	cbnz	r0, f80c <uarte_nrfx_poll_in+0x24>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    f7f2:	f8d3 0110 	ldr.w	r0, [r3, #272]	; 0x110
	if (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
    f7f6:	b160      	cbz	r0, f812 <uarte_nrfx_poll_in+0x2a>
	*c = data->rx_data;
    f7f8:	7d52      	ldrb	r2, [r2, #21]
    f7fa:	700a      	strb	r2, [r1, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    f7fc:	2000      	movs	r0, #0
    f7fe:	f8c3 0110 	str.w	r0, [r3, #272]	; 0x110
    f802:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    f806:	2201      	movs	r2, #1
    f808:	601a      	str	r2, [r3, #0]
	return 0;
    f80a:	4770      	bx	lr
		return -ENOTSUP;
    f80c:	f06f 0085 	mvn.w	r0, #133	; 0x85
    f810:	4770      	bx	lr
		return -1;
    f812:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
    f816:	4770      	bx	lr

0000f818 <wait_tx_ready>:
{
    f818:	b570      	push	{r4, r5, r6, lr}
    f81a:	4606      	mov	r6, r0
    f81c:	e014      	b.n	f848 <wait_tx_ready+0x30>
		if (res) {
    f81e:	b17d      	cbz	r5, f840 <wait_tx_ready+0x28>
	__asm__ volatile(
    f820:	f04f 0320 	mov.w	r3, #32
    f824:	f3ef 8411 	mrs	r4, BASEPRI
    f828:	f383 8812 	msr	BASEPRI_MAX, r3
    f82c:	f3bf 8f6f 	isb	sy
			if (is_tx_ready(dev)) {
    f830:	4630      	mov	r0, r6
    f832:	f7ff fef2 	bl	f61a <is_tx_ready>
    f836:	b9a0      	cbnz	r0, f862 <wait_tx_ready+0x4a>
	__asm__ volatile(
    f838:	f384 8811 	msr	BASEPRI, r4
    f83c:	f3bf 8f6f 	isb	sy
	return z_impl_k_sleep(timeout);
    f840:	2021      	movs	r0, #33	; 0x21
    f842:	2100      	movs	r1, #0
    f844:	f7fc fe2e 	bl	c4a4 <z_impl_k_sleep>
		NRFX_WAIT_FOR(is_tx_ready(dev), 100, 1, res);
    f848:	2464      	movs	r4, #100	; 0x64
    f84a:	4630      	mov	r0, r6
    f84c:	f7ff fee5 	bl	f61a <is_tx_ready>
    f850:	4605      	mov	r5, r0
    f852:	2800      	cmp	r0, #0
    f854:	d1e3      	bne.n	f81e <wait_tx_ready+0x6>
    f856:	2001      	movs	r0, #1
    f858:	f000 fc7e 	bl	10158 <nrfx_busy_wait>
    f85c:	3c01      	subs	r4, #1
    f85e:	d1f4      	bne.n	f84a <wait_tx_ready+0x32>
    f860:	e7dd      	b.n	f81e <wait_tx_ready+0x6>
}
    f862:	4620      	mov	r0, r4
    f864:	bd70      	pop	{r4, r5, r6, pc}

0000f866 <uarte_nrfx_rx_disable>:
{
    f866:	b538      	push	{r3, r4, r5, lr}
	struct uarte_nrfx_data *data = dev->data;
    f868:	6905      	ldr	r5, [r0, #16]
	const struct uarte_nrfx_config *config = dev->config;
    f86a:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    f86c:	681c      	ldr	r4, [r3, #0]
	if (data->async->rx_buf == NULL) {
    f86e:	68eb      	ldr	r3, [r5, #12]
    f870:	6e1a      	ldr	r2, [r3, #96]	; 0x60
    f872:	b1ba      	cbz	r2, f8a4 <uarte_nrfx_rx_disable+0x3e>
	if (data->async->rx_next_buf != NULL) {
    f874:	6edb      	ldr	r3, [r3, #108]	; 0x6c
    f876:	b153      	cbz	r3, f88e <uarte_nrfx_rx_disable+0x28>
    p_reg->SHORTS &= ~(mask);
    f878:	f8d4 3200 	ldr.w	r3, [r4, #512]	; 0x200
    f87c:	f023 0320 	bic.w	r3, r3, #32
    f880:	f8c4 3200 	str.w	r3, [r4, #512]	; 0x200
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    f884:	2300      	movs	r3, #0
    f886:	f8c4 314c 	str.w	r3, [r4, #332]	; 0x14c
    f88a:	f8d4 314c 	ldr.w	r3, [r4, #332]	; 0x14c
	k_timer_stop(&data->async->rx_timeout_timer);
    f88e:	68e8      	ldr	r0, [r5, #12]
    f890:	3088      	adds	r0, #136	; 0x88
	z_impl_k_timer_stop(timer);
    f892:	f000 fda5 	bl	103e0 <z_impl_k_timer_stop>
	data->async->rx_enabled = false;
    f896:	68eb      	ldr	r3, [r5, #12]
    f898:	2000      	movs	r0, #0
    f89a:	f883 00d2 	strb.w	r0, [r3, #210]	; 0xd2
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    f89e:	2301      	movs	r3, #1
    f8a0:	6063      	str	r3, [r4, #4]
}
    f8a2:	bd38      	pop	{r3, r4, r5, pc}
		return -EFAULT;
    f8a4:	f06f 000d 	mvn.w	r0, #13
    f8a8:	e7fb      	b.n	f8a2 <uarte_nrfx_rx_disable+0x3c>

0000f8aa <error_isr>:
{
    f8aa:	b510      	push	{r4, lr}
    f8ac:	b086      	sub	sp, #24
    f8ae:	4604      	mov	r4, r0
	const struct uarte_nrfx_config *config = dev->config;
    f8b0:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    f8b2:	681b      	ldr	r3, [r3, #0]
    uint32_t errsrc_mask = p_reg->ERRORSRC;
    f8b4:	f8d3 2480 	ldr.w	r2, [r3, #1152]	; 0x480
    p_reg->ERRORSRC = errsrc_mask;
    f8b8:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
	struct uart_event evt = {
    f8bc:	2300      	movs	r3, #0
    f8be:	9301      	str	r3, [sp, #4]
    f8c0:	9302      	str	r3, [sp, #8]
    f8c2:	9303      	str	r3, [sp, #12]
    f8c4:	9304      	str	r3, [sp, #16]
    f8c6:	9305      	str	r3, [sp, #20]
    f8c8:	2306      	movs	r3, #6
    f8ca:	f88d 3004 	strb.w	r3, [sp, #4]
		.data.rx_stop.reason = UARTE_ERROR_FROM_MASK(err),
    f8ce:	f012 0f01 	tst.w	r2, #1
    f8d2:	d108      	bne.n	f8e6 <error_isr+0x3c>
    f8d4:	f012 0f02 	tst.w	r2, #2
    f8d8:	d111      	bne.n	f8fe <error_isr+0x54>
    f8da:	f012 0f04 	tst.w	r2, #4
    f8de:	d110      	bne.n	f902 <error_isr+0x58>
    f8e0:	f002 0208 	and.w	r2, r2, #8
    f8e4:	e000      	b.n	f8e8 <error_isr+0x3e>
    f8e6:	2201      	movs	r2, #1
	struct uart_event evt = {
    f8e8:	f88d 2008 	strb.w	r2, [sp, #8]
	user_callback(dev, &evt);
    f8ec:	a901      	add	r1, sp, #4
    f8ee:	4620      	mov	r0, r4
    f8f0:	f7ff fefc 	bl	f6ec <user_callback>
	(void) uarte_nrfx_rx_disable(dev);
    f8f4:	4620      	mov	r0, r4
    f8f6:	f7ff ffb6 	bl	f866 <uarte_nrfx_rx_disable>
}
    f8fa:	b006      	add	sp, #24
    f8fc:	bd10      	pop	{r4, pc}
		.data.rx_stop.reason = UARTE_ERROR_FROM_MASK(err),
    f8fe:	2202      	movs	r2, #2
    f900:	e7f2      	b.n	f8e8 <error_isr+0x3e>
    f902:	2204      	movs	r2, #4
    f904:	e7f0      	b.n	f8e8 <error_isr+0x3e>

0000f906 <uarte_nrfx_tx_abort>:
{
    f906:	b538      	push	{r3, r4, r5, lr}
	struct uarte_nrfx_data *data = dev->data;
    f908:	6903      	ldr	r3, [r0, #16]
	const struct uarte_nrfx_config *config = dev->config;
    f90a:	6842      	ldr	r2, [r0, #4]
	return config->uarte_regs;
    f90c:	6815      	ldr	r5, [r2, #0]
	if (data->async->tx_buf == NULL) {
    f90e:	68da      	ldr	r2, [r3, #12]
    f910:	6891      	ldr	r1, [r2, #8]
    f912:	b151      	cbz	r1, f92a <uarte_nrfx_tx_abort+0x24>
	data->async->pending_tx = false;
    f914:	2400      	movs	r4, #0
    f916:	f882 40d4 	strb.w	r4, [r2, #212]	; 0xd4
	k_timer_stop(&data->async->tx_timeout_timer);
    f91a:	68d8      	ldr	r0, [r3, #12]
    f91c:	3028      	adds	r0, #40	; 0x28
    f91e:	f000 fd5f 	bl	103e0 <z_impl_k_timer_stop>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    f922:	2301      	movs	r3, #1
    f924:	60eb      	str	r3, [r5, #12]
	return 0;
    f926:	4620      	mov	r0, r4
}
    f928:	bd38      	pop	{r3, r4, r5, pc}
		return -EFAULT;
    f92a:	f06f 000d 	mvn.w	r0, #13
    f92e:	e7fb      	b.n	f928 <uarte_nrfx_tx_abort+0x22>

0000f930 <tx_timeout>:
{
    f930:	b508      	push	{r3, lr}
	return timer->user_data;
    f932:	6b43      	ldr	r3, [r0, #52]	; 0x34
	(void) uarte_nrfx_tx_abort(data->dev);
    f934:	6818      	ldr	r0, [r3, #0]
    f936:	f7ff ffe6 	bl	f906 <uarte_nrfx_tx_abort>
}
    f93a:	bd08      	pop	{r3, pc}

0000f93c <rx_timeout>:
{
    f93c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    f93e:	6b44      	ldr	r4, [r0, #52]	; 0x34
	const struct device *dev = data->dev;
    f940:	6826      	ldr	r6, [r4, #0]
	const struct uarte_nrfx_config *cfg = dev->config;
    f942:	6872      	ldr	r2, [r6, #4]
	if (data->async->is_in_irq) {
    f944:	68e3      	ldr	r3, [r4, #12]
    f946:	f893 30d5 	ldrb.w	r3, [r3, #213]	; 0xd5
    f94a:	2b00      	cmp	r3, #0
    f94c:	d138      	bne.n	f9c0 <rx_timeout+0x84>
    f94e:	f003 07ff 	and.w	r7, r3, #255	; 0xff
	return config->uarte_regs;
    f952:	6813      	ldr	r3, [r2, #0]
    p_reg->INTENCLR = mask;
    f954:	2210      	movs	r2, #16
    f956:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
		read = data->async->rx_cnt.cnt;
    f95a:	68e3      	ldr	r3, [r4, #12]
    f95c:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
	if (read != data->async->rx_total_byte_cnt) {
    f960:	6f59      	ldr	r1, [r3, #116]	; 0x74
    f962:	4291      	cmp	r1, r2
    f964:	d004      	beq.n	f970 <rx_timeout+0x34>
		data->async->rx_total_byte_cnt = read;
    f966:	675a      	str	r2, [r3, #116]	; 0x74
		data->async->rx_timeout_left = data->async->rx_timeout;
    f968:	68e3      	ldr	r3, [r4, #12]
    f96a:	6fda      	ldr	r2, [r3, #124]	; 0x7c
    f96c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	int32_t len = data->async->rx_total_byte_cnt
    f970:	68e3      	ldr	r3, [r4, #12]
    f972:	6f5d      	ldr	r5, [r3, #116]	; 0x74
		    - data->async->rx_total_user_byte_cnt;
    f974:	6f9a      	ldr	r2, [r3, #120]	; 0x78
	if (!HW_RX_COUNTING_ENABLED(data) &&
    f976:	1aad      	subs	r5, r5, r2
    f978:	d423      	bmi.n	f9c2 <rx_timeout+0x86>
	if (len + data->async->rx_offset > data->async->rx_buf_len) {
    f97a:	68e3      	ldr	r3, [r4, #12]
    f97c:	6e9a      	ldr	r2, [r3, #104]	; 0x68
    f97e:	18a8      	adds	r0, r5, r2
    f980:	6e59      	ldr	r1, [r3, #100]	; 0x64
    f982:	4288      	cmp	r0, r1
    f984:	d901      	bls.n	f98a <rx_timeout+0x4e>
		len = data->async->rx_buf_len - data->async->rx_offset;
    f986:	1a8d      	subs	r5, r1, r2
		clipped = true;
    f988:	2701      	movs	r7, #1
	if (len > 0) {
    f98a:	2d00      	cmp	r5, #0
    f98c:	dd13      	ble.n	f9b6 <rx_timeout+0x7a>
		if (clipped ||
    f98e:	b92f      	cbnz	r7, f99c <rx_timeout+0x60>
			(data->async->rx_timeout_left
    f990:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
				< data->async->rx_timeout_slab)) {
    f994:	f8d3 1080 	ldr.w	r1, [r3, #128]	; 0x80
		if (clipped ||
    f998:	428a      	cmp	r2, r1
    f99a:	da16      	bge.n	f9ca <rx_timeout+0x8e>
			notify_uart_rx_rdy(dev, len);
    f99c:	4629      	mov	r1, r5
    f99e:	4630      	mov	r0, r6
    f9a0:	f7ff feac 	bl	f6fc <notify_uart_rx_rdy>
			data->async->rx_offset += len;
    f9a4:	68e2      	ldr	r2, [r4, #12]
    f9a6:	6e93      	ldr	r3, [r2, #104]	; 0x68
    f9a8:	442b      	add	r3, r5
    f9aa:	6693      	str	r3, [r2, #104]	; 0x68
			data->async->rx_total_user_byte_cnt += len;
    f9ac:	68e2      	ldr	r2, [r4, #12]
    f9ae:	6f93      	ldr	r3, [r2, #120]	; 0x78
    f9b0:	442b      	add	r3, r5
    f9b2:	6793      	str	r3, [r2, #120]	; 0x78
		if (clipped) {
    f9b4:	b96f      	cbnz	r7, f9d2 <rx_timeout+0x96>
	const struct uarte_nrfx_config *config = dev->config;
    f9b6:	6873      	ldr	r3, [r6, #4]
	return config->uarte_regs;
    f9b8:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    f9ba:	2210      	movs	r2, #16
    f9bc:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    f9c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		data->async->rx_cnt.cnt = data->async->rx_total_user_byte_cnt;
    f9c2:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		len = 0;
    f9c6:	2500      	movs	r5, #0
    f9c8:	e7d7      	b.n	f97a <rx_timeout+0x3e>
			data->async->rx_timeout_left -=
    f9ca:	1a52      	subs	r2, r2, r1
    f9cc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    f9d0:	e7f0      	b.n	f9b4 <rx_timeout+0x78>
			k_timer_stop(&data->async->rx_timeout_timer);
    f9d2:	68e0      	ldr	r0, [r4, #12]
    f9d4:	3088      	adds	r0, #136	; 0x88
    f9d6:	f000 fd03 	bl	103e0 <z_impl_k_timer_stop>
}
    f9da:	e7ec      	b.n	f9b6 <rx_timeout+0x7a>

0000f9dc <endrx_isr>:
{
    f9dc:	b570      	push	{r4, r5, r6, lr}
    f9de:	4605      	mov	r5, r0
	struct uarte_nrfx_data *data = dev->data;
    f9e0:	6904      	ldr	r4, [r0, #16]
	const struct uarte_nrfx_config *config = dev->config;
    f9e2:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    f9e4:	681e      	ldr	r6, [r3, #0]
	data->async->is_in_irq = true;
    f9e6:	68e3      	ldr	r3, [r4, #12]
    f9e8:	2201      	movs	r2, #1
    f9ea:	f883 20d5 	strb.w	r2, [r3, #213]	; 0xd5
	k_timer_stop(&data->async->rx_timeout_timer);
    f9ee:	68e0      	ldr	r0, [r4, #12]
    f9f0:	3088      	adds	r0, #136	; 0x88
	z_impl_k_timer_stop(timer);
    f9f2:	f000 fcf5 	bl	103e0 <z_impl_k_timer_stop>
}

NRF_STATIC_INLINE uint32_t nrf_uarte_rx_amount_get(NRF_UARTE_Type const * p_reg)
{
    return p_reg->RXD.AMOUNT;
    f9f6:	f8d6 253c 	ldr.w	r2, [r6, #1340]	; 0x53c
				data->async->rx_flush_cnt;
    f9fa:	68e3      	ldr	r3, [r4, #12]
    f9fc:	f893 10d1 	ldrb.w	r1, [r3, #209]	; 0xd1
	const int rx_amount = nrf_uarte_rx_amount_get(uarte) +
    fa00:	4411      	add	r1, r2
	data->async->rx_flush_cnt = 0;
    fa02:	2200      	movs	r2, #0
    fa04:	f883 20d1 	strb.w	r2, [r3, #209]	; 0xd1
	int rx_len = rx_amount - data->async->rx_offset;
    fa08:	68e3      	ldr	r3, [r4, #12]
    fa0a:	6e9a      	ldr	r2, [r3, #104]	; 0x68
	if (rx_len < 0) {
    fa0c:	1a89      	subs	r1, r1, r2
    fa0e:	d40b      	bmi.n	fa28 <endrx_isr+0x4c>
	data->async->rx_total_user_byte_cnt += rx_len;
    fa10:	6f9a      	ldr	r2, [r3, #120]	; 0x78
    fa12:	440a      	add	r2, r1
    fa14:	679a      	str	r2, [r3, #120]	; 0x78
	if (rx_len > 0) {
    fa16:	2900      	cmp	r1, #0
    fa18:	dc08      	bgt.n	fa2c <endrx_isr+0x50>
	if (!data->async->rx_enabled) {
    fa1a:	68e1      	ldr	r1, [r4, #12]
    fa1c:	f891 30d2 	ldrb.w	r3, [r1, #210]	; 0xd2
    fa20:	b943      	cbnz	r3, fa34 <endrx_isr+0x58>
		data->async->is_in_irq = false;
    fa22:	f881 30d5 	strb.w	r3, [r1, #213]	; 0xd5
}
    fa26:	bd70      	pop	{r4, r5, r6, pc}
		rx_len = 0;
    fa28:	2100      	movs	r1, #0
    fa2a:	e7f1      	b.n	fa10 <endrx_isr+0x34>
		notify_uart_rx_rdy(dev, rx_len);
    fa2c:	4628      	mov	r0, r5
    fa2e:	f7ff fe65 	bl	f6fc <notify_uart_rx_rdy>
    fa32:	e7f2      	b.n	fa1a <endrx_isr+0x3e>
	rx_buf_release(dev, &data->async->rx_buf);
    fa34:	3160      	adds	r1, #96	; 0x60
    fa36:	4628      	mov	r0, r5
    fa38:	f7ff fe78 	bl	f72c <rx_buf_release>
	__asm__ volatile(
    fa3c:	f04f 0320 	mov.w	r3, #32
    fa40:	f3ef 8111 	mrs	r1, BASEPRI
    fa44:	f383 8812 	msr	BASEPRI_MAX, r3
    fa48:	f3bf 8f6f 	isb	sy
	if (data->async->rx_next_buf) {
    fa4c:	68e3      	ldr	r3, [r4, #12]
    fa4e:	6eda      	ldr	r2, [r3, #108]	; 0x6c
    fa50:	b1f2      	cbz	r2, fa90 <endrx_isr+0xb4>
		data->async->rx_buf = data->async->rx_next_buf;
    fa52:	661a      	str	r2, [r3, #96]	; 0x60
		data->async->rx_buf_len = data->async->rx_next_buf_len;
    fa54:	68e3      	ldr	r3, [r4, #12]
    fa56:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    fa58:	665a      	str	r2, [r3, #100]	; 0x64
		data->async->rx_next_buf = NULL;
    fa5a:	68e2      	ldr	r2, [r4, #12]
    fa5c:	2300      	movs	r3, #0
    fa5e:	66d3      	str	r3, [r2, #108]	; 0x6c
		data->async->rx_next_buf_len = 0;
    fa60:	68e2      	ldr	r2, [r4, #12]
    fa62:	6713      	str	r3, [r2, #112]	; 0x70
		data->async->rx_offset = 0;
    fa64:	68e2      	ldr	r2, [r4, #12]
    fa66:	6693      	str	r3, [r2, #104]	; 0x68
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    fa68:	f8d6 314c 	ldr.w	r3, [r6, #332]	; 0x14c
		if (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_RXSTARTED)) {
    fa6c:	b90b      	cbnz	r3, fa72 <endrx_isr+0x96>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    fa6e:	2301      	movs	r3, #1
    fa70:	6033      	str	r3, [r6, #0]
    p_reg->SHORTS &= ~(mask);
    fa72:	f8d6 3200 	ldr.w	r3, [r6, #512]	; 0x200
    fa76:	f023 0320 	bic.w	r3, r3, #32
    fa7a:	f8c6 3200 	str.w	r3, [r6, #512]	; 0x200
	__asm__ volatile(
    fa7e:	f381 8811 	msr	BASEPRI, r1
    fa82:	f3bf 8f6f 	isb	sy
	data->async->is_in_irq = false;
    fa86:	68e3      	ldr	r3, [r4, #12]
    fa88:	2200      	movs	r2, #0
    fa8a:	f883 20d5 	strb.w	r2, [r3, #213]	; 0xd5
    fa8e:	e7ca      	b.n	fa26 <endrx_isr+0x4a>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    fa90:	2301      	movs	r3, #1
    fa92:	6073      	str	r3, [r6, #4]
}
    fa94:	e7f3      	b.n	fa7e <endrx_isr+0xa2>

0000fa96 <setup_tx_cache>:
{
    fa96:	b508      	push	{r3, lr}
	size_t remaining = data->async->tx_size - data->async->tx_cache_offset;
    fa98:	68c3      	ldr	r3, [r0, #12]
    fa9a:	68da      	ldr	r2, [r3, #12]
    fa9c:	6a19      	ldr	r1, [r3, #32]
	if (!remaining) {
    fa9e:	1a52      	subs	r2, r2, r1
    faa0:	d010      	beq.n	fac4 <setup_tx_cache+0x2e>
	size_t len = MIN(remaining, sizeof(data->async->tx_cache));
    faa2:	2a08      	cmp	r2, #8
    faa4:	bf28      	it	cs
    faa6:	2208      	movcs	r2, #8
	data->async->xfer_len = len;
    faa8:	615a      	str	r2, [r3, #20]
	data->async->xfer_buf = data->async->tx_cache;
    faaa:	68c3      	ldr	r3, [r0, #12]
    faac:	f103 0118 	add.w	r1, r3, #24
    fab0:	6119      	str	r1, [r3, #16]
	memcpy(data->async->tx_cache, &data->async->tx_buf[data->async->tx_cache_offset], len);
    fab2:	68c0      	ldr	r0, [r0, #12]
    fab4:	6881      	ldr	r1, [r0, #8]
    fab6:	6a03      	ldr	r3, [r0, #32]
    fab8:	4419      	add	r1, r3
    faba:	3018      	adds	r0, #24
    fabc:	f000 fd0b 	bl	104d6 <memcpy>
	return true;
    fac0:	2001      	movs	r0, #1
}
    fac2:	bd08      	pop	{r3, pc}
		return false;
    fac4:	2000      	movs	r0, #0
    fac6:	e7fc      	b.n	fac2 <setup_tx_cache+0x2c>

0000fac8 <z_log_msg2_runtime_create>:
{
    fac8:	b510      	push	{r4, lr}
    faca:	b086      	sub	sp, #24
	va_start(ap, fmt);
    facc:	ac0b      	add	r4, sp, #44	; 0x2c
    face:	9405      	str	r4, [sp, #20]
    fad0:	9403      	str	r4, [sp, #12]
    fad2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    fad4:	9402      	str	r4, [sp, #8]
    fad6:	9c09      	ldr	r4, [sp, #36]	; 0x24
    fad8:	9401      	str	r4, [sp, #4]
    fada:	9c08      	ldr	r4, [sp, #32]
    fadc:	9400      	str	r4, [sp, #0]
    fade:	f7f5 fc55 	bl	538c <z_impl_z_log_msg2_runtime_vcreate>
}
    fae2:	b006      	add	sp, #24
    fae4:	bd10      	pop	{r4, pc}

0000fae6 <uarte_instance_init>:

static int uarte_instance_init(const struct device *dev,
			       uint8_t interrupts_active)
{
    fae6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    faea:	b083      	sub	sp, #12
    faec:	4605      	mov	r5, r0
	const struct uarte_nrfx_config *config = dev->config;
    faee:	6847      	ldr	r7, [r0, #4]
	return config->uarte_regs;
    faf0:	683e      	ldr	r6, [r7, #0]
	int err;
	NRF_UARTE_Type *uarte = get_uarte_instance(dev);
	struct uarte_nrfx_data *data = dev->data;
    faf2:	f8d0 8010 	ldr.w	r8, [r0, #16]
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    faf6:	2100      	movs	r1, #0
    faf8:	f8c6 1500 	str.w	r1, [r6, #1280]	; 0x500
	const struct uarte_nrfx_config *cfg = dev->config;

	nrf_uarte_disable(uarte);

	data->dev = dev;
    fafc:	f8c8 0000 	str.w	r0, [r8]

#ifdef CONFIG_PINCTRL
	err = pinctrl_apply_state(cfg->pcfg, PINCTRL_STATE_DEFAULT);
    fb00:	f8d7 900c 	ldr.w	r9, [r7, #12]
				      uint8_t id)
{
	int ret;
	const struct pinctrl_state *state;

	ret = pinctrl_lookup_state(config, id, &state);
    fb04:	aa01      	add	r2, sp, #4
    fb06:	4648      	mov	r0, r9
    fb08:	f000 fa72 	bl	fff0 <pinctrl_lookup_state>
	if (ret < 0) {
    fb0c:	1e04      	subs	r4, r0, #0
    fb0e:	db07      	blt.n	fb20 <uarte_instance_init+0x3a>
		return ret;
	}

	return pinctrl_apply_state_direct(config, state);
    fb10:	9b01      	ldr	r3, [sp, #4]
	return pinctrl_configure_pins(state->pins, state->pin_cnt, reg);
    fb12:	f8d9 2000 	ldr.w	r2, [r9]
    fb16:	7919      	ldrb	r1, [r3, #4]
    fb18:	6818      	ldr	r0, [r3, #0]
    fb1a:	f7f8 fa79 	bl	8010 <pinctrl_configure_pins>
    fb1e:	4604      	mov	r4, r0
	if (err < 0) {
    fb20:	2c00      	cmp	r4, #0
    fb22:	db2c      	blt.n	fb7e <uarte_instance_init+0x98>
	}
#else
	uarte_nrfx_pins_configure(dev, false);
#endif /* CONFIG_PINCTRL */

	err = uarte_nrfx_configure(dev, &data->uart_config);
    fb24:	f108 0104 	add.w	r1, r8, #4
    fb28:	4628      	mov	r0, r5
    fb2a:	f7ff fd13 	bl	f554 <uarte_nrfx_configure>
	if (err) {
    fb2e:	4604      	mov	r4, r0
    fb30:	bb28      	cbnz	r0, fb7e <uarte_instance_init+0x98>
		return err;
	}

	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
	    cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX) {
    fb32:	687b      	ldr	r3, [r7, #4]
	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
    fb34:	f013 0f02 	tst.w	r3, #2
    fb38:	d125      	bne.n	fb86 <uarte_instance_init+0xa0>
		}
	}


#ifdef UARTE_ANY_ASYNC
	if (data->async) {
    fb3a:	f8d8 300c 	ldr.w	r3, [r8, #12]
    fb3e:	b353      	cbz	r3, fb96 <uarte_instance_init+0xb0>
		err = uarte_nrfx_init(dev);
    fb40:	4628      	mov	r0, r5
    fb42:	f7f7 ff73 	bl	7a2c <uarte_nrfx_init>
		if (err < 0) {
    fb46:	2800      	cmp	r0, #0
    fb48:	db38      	blt.n	fbbc <uarte_instance_init+0xd6>
			nrf_uarte_rx_buffer_set(uarte, &data->rx_data, 1);
			nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STARTRX);
		}
	}

	if (!(cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX)) {
    fb4a:	687b      	ldr	r3, [r7, #4]
    fb4c:	f013 0f02 	tst.w	r3, #2
    fb50:	d103      	bne.n	fb5a <uarte_instance_init+0x74>
    p_reg->INTENSET = mask;
    fb52:	f44f 7380 	mov.w	r3, #256	; 0x100
    fb56:	f8c6 3304 	str.w	r3, [r6, #772]	; 0x304
		nrf_uarte_int_enable(uarte, NRF_UARTE_INT_ENDTX_MASK);
	}

	if (cfg->flags & UARTE_CFG_FLAG_LOW_POWER) {
    fb5a:	687b      	ldr	r3, [r7, #4]
    fb5c:	f013 0f10 	tst.w	r3, #16
    fb60:	d003      	beq.n	fb6a <uarte_instance_init+0x84>
    fb62:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
    fb66:	f8c6 3304 	str.w	r3, [r6, #772]	; 0x304

	/* Set TXSTOPPED event by requesting fake (zero-length) transfer.
	 * Pointer to RAM variable (data->tx_buffer) is set because otherwise
	 * such operation may result in HardFault or RAM corruption.
	 */
	nrf_uarte_tx_buffer_set(uarte, &data->char_out, 0);
    fb6a:	f108 0314 	add.w	r3, r8, #20
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    fb6e:	f8c6 3544 	str.w	r3, [r6, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    fb72:	2300      	movs	r3, #0
    fb74:	f8c6 3548 	str.w	r3, [r6, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    fb78:	2301      	movs	r3, #1
    fb7a:	60b3      	str	r3, [r6, #8]
    fb7c:	60f3      	str	r3, [r6, #12]

	/* switch off transmitter to save an energy */
	nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STOPTX);

	return 0;
}
    fb7e:	4620      	mov	r0, r4
    fb80:	b003      	add	sp, #12
    fb82:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		err = endtx_stoptx_ppi_init(uarte, data);
    fb86:	4641      	mov	r1, r8
    fb88:	4630      	mov	r0, r6
    fb8a:	f7f7 ff1b 	bl	79c4 <endtx_stoptx_ppi_init>
		if (err < 0) {
    fb8e:	2800      	cmp	r0, #0
    fb90:	dad3      	bge.n	fb3a <uarte_instance_init+0x54>
			return err;
    fb92:	4604      	mov	r4, r0
    fb94:	e7f3      	b.n	fb7e <uarte_instance_init+0x98>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    fb96:	2308      	movs	r3, #8
    fb98:	f8c6 3500 	str.w	r3, [r6, #1280]	; 0x500
		if (!cfg->disable_rx) {
    fb9c:	7a3b      	ldrb	r3, [r7, #8]
    fb9e:	2b00      	cmp	r3, #0
    fba0:	d1d3      	bne.n	fb4a <uarte_instance_init+0x64>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    fba2:	f8c6 3110 	str.w	r3, [r6, #272]	; 0x110
    fba6:	f8d6 3110 	ldr.w	r3, [r6, #272]	; 0x110
			nrf_uarte_rx_buffer_set(uarte, &data->rx_data, 1);
    fbaa:	f108 0315 	add.w	r3, r8, #21
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    fbae:	f8c6 3534 	str.w	r3, [r6, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    fbb2:	2301      	movs	r3, #1
    fbb4:	f8c6 3538 	str.w	r3, [r6, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    fbb8:	6033      	str	r3, [r6, #0]
}
    fbba:	e7c6      	b.n	fb4a <uarte_instance_init+0x64>
			return err;
    fbbc:	4604      	mov	r4, r0
    fbbe:	e7de      	b.n	fb7e <uarte_instance_init+0x98>

0000fbc0 <uarte_0_init>:
				.tx_buffer = uarte##idx##_tx_buffer,	       \
				.tx_buff_size = sizeof(uarte##idx##_tx_buffer),\
			};))

#ifdef CONFIG_UART_0_NRF_UARTE
UART_NRF_UARTE_DEVICE(0);
    fbc0:	b510      	push	{r4, lr}
    fbc2:	4604      	mov	r4, r0
    fbc4:	2200      	movs	r2, #0
    fbc6:	2101      	movs	r1, #1
    fbc8:	2002      	movs	r0, #2
    fbca:	f7f6 f86d 	bl	5ca8 <z_arm_irq_priority_set>
    fbce:	2002      	movs	r0, #2
    fbd0:	f7f6 f84e 	bl	5c70 <arch_irq_enable>
    fbd4:	2100      	movs	r1, #0
    fbd6:	4620      	mov	r0, r4
    fbd8:	f7ff ff85 	bl	fae6 <uarte_instance_init>
    fbdc:	bd10      	pop	{r4, pc}

0000fbde <uarte_1_init>:
#endif

#ifdef CONFIG_UART_1_NRF_UARTE
UART_NRF_UARTE_DEVICE(1);
    fbde:	b510      	push	{r4, lr}
    fbe0:	4604      	mov	r4, r0
    fbe2:	2200      	movs	r2, #0
    fbe4:	2101      	movs	r1, #1
    fbe6:	2028      	movs	r0, #40	; 0x28
    fbe8:	f7f6 f85e 	bl	5ca8 <z_arm_irq_priority_set>
    fbec:	2028      	movs	r0, #40	; 0x28
    fbee:	f7f6 f83f 	bl	5c70 <arch_irq_enable>
    fbf2:	2100      	movs	r1, #0
    fbf4:	4620      	mov	r0, r4
    fbf6:	f7ff ff76 	bl	fae6 <uarte_instance_init>
    fbfa:	bd10      	pop	{r4, pc}

0000fbfc <rx_flush>:
{
    fbfc:	b5f0      	push	{r4, r5, r6, r7, lr}
    fbfe:	b083      	sub	sp, #12
	const struct uarte_nrfx_config *config = dev->config;
    fc00:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    fc02:	681c      	ldr	r4, [r3, #0]
    return p_reg->RXD.AMOUNT;
    fc04:	f8d4 753c 	ldr.w	r7, [r4, #1340]	; 0x53c
	size_t flush_len = buf ? len : sizeof(tmp_buf);
    fc08:	460d      	mov	r5, r1
    fc0a:	b311      	cbz	r1, fc52 <rx_flush+0x56>
    fc0c:	4616      	mov	r6, r2
	if (buf) {
    fc0e:	b315      	cbz	r5, fc56 <rx_flush+0x5a>
__ssp_bos_icheck3(memset, void *, int)
    fc10:	2100      	movs	r1, #0
    fc12:	4628      	mov	r0, r5
    fc14:	f000 fc6d 	bl	104f2 <memset>
		flush_buf = buf;
    fc18:	462b      	mov	r3, r5
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    fc1a:	f8c4 3534 	str.w	r3, [r4, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    fc1e:	f8c4 6538 	str.w	r6, [r4, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    fc22:	2300      	movs	r3, #0
    fc24:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
    fc28:	f8d4 3110 	ldr.w	r3, [r4, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    fc2c:	2301      	movs	r3, #1
    fc2e:	62e3      	str	r3, [r4, #44]	; 0x2c
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    fc30:	f8d4 3110 	ldr.w	r3, [r4, #272]	; 0x110
	while (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
    fc34:	2b00      	cmp	r3, #0
    fc36:	d0fb      	beq.n	fc30 <rx_flush+0x34>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    fc38:	2300      	movs	r3, #0
    fc3a:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
    fc3e:	f8d4 3110 	ldr.w	r3, [r4, #272]	; 0x110
	if (!buf) {
    fc42:	b155      	cbz	r5, fc5a <rx_flush+0x5e>
    return p_reg->RXD.AMOUNT;
    fc44:	f8d4 053c 	ldr.w	r0, [r4, #1340]	; 0x53c
	if (rx_amount != prev_rx_amount) {
    fc48:	4287      	cmp	r7, r0
    fc4a:	d00c      	beq.n	fc66 <rx_flush+0x6a>
		return rx_amount;
    fc4c:	b2c0      	uxtb	r0, r0
}
    fc4e:	b003      	add	sp, #12
    fc50:	bdf0      	pop	{r4, r5, r6, r7, pc}
	size_t flush_len = buf ? len : sizeof(tmp_buf);
    fc52:	2605      	movs	r6, #5
    fc54:	e7db      	b.n	fc0e <rx_flush+0x12>
		flush_buf = tmp_buf;
    fc56:	466b      	mov	r3, sp
    fc58:	e7df      	b.n	fc1a <rx_flush+0x1e>
    fc5a:	f8d4 053c 	ldr.w	r0, [r4, #1340]	; 0x53c
		return nrf_uarte_rx_amount_get(uarte);
    fc5e:	b2c0      	uxtb	r0, r0
    fc60:	e7f5      	b.n	fc4e <rx_flush+0x52>
			return rx_amount;
    fc62:	b2c0      	uxtb	r0, r0
    fc64:	e7f3      	b.n	fc4e <rx_flush+0x52>
	for (int i = 0; i < flush_len; i++) {
    fc66:	2300      	movs	r3, #0
    fc68:	42b3      	cmp	r3, r6
    fc6a:	d204      	bcs.n	fc76 <rx_flush+0x7a>
		if (buf[i] != dirty) {
    fc6c:	5cea      	ldrb	r2, [r5, r3]
    fc6e:	2a00      	cmp	r2, #0
    fc70:	d1f7      	bne.n	fc62 <rx_flush+0x66>
	for (int i = 0; i < flush_len; i++) {
    fc72:	3301      	adds	r3, #1
    fc74:	e7f8      	b.n	fc68 <rx_flush+0x6c>
	return 0;
    fc76:	2000      	movs	r0, #0
    fc78:	e7e9      	b.n	fc4e <rx_flush+0x52>

0000fc7a <async_uart_release>:
{
    fc7a:	b570      	push	{r4, r5, r6, lr}
    fc7c:	4604      	mov	r4, r0
	struct uarte_nrfx_data *data = dev->data;
    fc7e:	6902      	ldr	r2, [r0, #16]
	__asm__ volatile(
    fc80:	f04f 0320 	mov.w	r3, #32
    fc84:	f3ef 8611 	mrs	r6, BASEPRI
    fc88:	f383 8812 	msr	BASEPRI_MAX, r3
    fc8c:	f3bf 8f6f 	isb	sy
	data->async->low_power_mask &= ~dir_mask;
    fc90:	68d0      	ldr	r0, [r2, #12]
    fc92:	f8d0 30c8 	ldr.w	r3, [r0, #200]	; 0xc8
    fc96:	ea23 0301 	bic.w	r3, r3, r1
    fc9a:	f8c0 30c8 	str.w	r3, [r0, #200]	; 0xc8
	if (!data->async->low_power_mask) {
    fc9e:	68d5      	ldr	r5, [r2, #12]
    fca0:	f8d5 30c8 	ldr.w	r3, [r5, #200]	; 0xc8
    fca4:	b923      	cbnz	r3, fcb0 <async_uart_release+0x36>
		if (dir_mask == UARTE_LOW_POWER_RX) {
    fca6:	2902      	cmp	r1, #2
    fca8:	d007      	beq.n	fcba <async_uart_release+0x40>
		uart_disable(dev);
    fcaa:	4620      	mov	r0, r4
    fcac:	f7ff fcf6 	bl	f69c <uart_disable>
	__asm__ volatile(
    fcb0:	f386 8811 	msr	BASEPRI, r6
    fcb4:	f3bf 8f6f 	isb	sy
}
    fcb8:	bd70      	pop	{r4, r5, r6, pc}
				rx_flush(dev, data->async->rx_flush_buffer,
    fcba:	2205      	movs	r2, #5
    fcbc:	f105 01cc 	add.w	r1, r5, #204	; 0xcc
    fcc0:	4620      	mov	r0, r4
    fcc2:	f7ff ff9b 	bl	fbfc <rx_flush>
			data->async->rx_flush_cnt =
    fcc6:	f885 00d1 	strb.w	r0, [r5, #209]	; 0xd1
    fcca:	e7ee      	b.n	fcaa <async_uart_release+0x30>

0000fccc <txstopped_isr>:
{
    fccc:	b5f0      	push	{r4, r5, r6, r7, lr}
    fcce:	b087      	sub	sp, #28
    fcd0:	4605      	mov	r5, r0
	const struct uarte_nrfx_config *config = dev->config;
    fcd2:	6843      	ldr	r3, [r0, #4]
	struct uarte_nrfx_data *data = dev->data;
    fcd4:	6904      	ldr	r4, [r0, #16]
	return config->uarte_regs;
    fcd6:	681f      	ldr	r7, [r3, #0]
	if (config->flags & UARTE_CFG_FLAG_LOW_POWER) {
    fcd8:	685b      	ldr	r3, [r3, #4]
    fcda:	f013 0f10 	tst.w	r3, #16
    fcde:	d147      	bne.n	fd70 <txstopped_isr+0xa4>
	if (!data->async->tx_buf) {
    fce0:	68e3      	ldr	r3, [r4, #12]
    fce2:	689b      	ldr	r3, [r3, #8]
    fce4:	2b00      	cmp	r3, #0
    fce6:	d041      	beq.n	fd6c <txstopped_isr+0xa0>
	__asm__ volatile(
    fce8:	f04f 0320 	mov.w	r3, #32
    fcec:	f3ef 8211 	mrs	r2, BASEPRI
    fcf0:	f383 8812 	msr	BASEPRI_MAX, r3
    fcf4:	f3bf 8f6f 	isb	sy
	size_t amount = (data->async->tx_amount >= 0) ?
    fcf8:	68e3      	ldr	r3, [r4, #12]
    fcfa:	f8d3 10c4 	ldr.w	r1, [r3, #196]	; 0xc4
			data->async->tx_amount : nrf_uarte_tx_amount_get(uarte);
    fcfe:	2900      	cmp	r1, #0
    fd00:	db42      	blt.n	fd88 <txstopped_isr+0xbc>
    fd02:	f8d3 60c4 	ldr.w	r6, [r3, #196]	; 0xc4
	__asm__ volatile(
    fd06:	f382 8811 	msr	BASEPRI, r2
    fd0a:	f3bf 8f6f 	isb	sy
	if (data->async->pending_tx) {
    fd0e:	68e3      	ldr	r3, [r4, #12]
    fd10:	f893 20d4 	ldrb.w	r2, [r3, #212]	; 0xd4
    fd14:	2a00      	cmp	r2, #0
    fd16:	d13a      	bne.n	fd8e <txstopped_isr+0xc2>
	if (data->async->tx_buf != data->async->xfer_buf) {
    fd18:	6899      	ldr	r1, [r3, #8]
    fd1a:	691a      	ldr	r2, [r3, #16]
    fd1c:	4291      	cmp	r1, r2
    fd1e:	d004      	beq.n	fd2a <txstopped_isr+0x5e>
		if (amount == data->async->xfer_len) {
    fd20:	695a      	ldr	r2, [r3, #20]
    fd22:	42b2      	cmp	r2, r6
    fd24:	d044      	beq.n	fdb0 <txstopped_isr+0xe4>
			amount += data->async->tx_cache_offset;
    fd26:	6a1b      	ldr	r3, [r3, #32]
    fd28:	441e      	add	r6, r3
	k_timer_stop(&data->async->tx_timeout_timer);
    fd2a:	68e0      	ldr	r0, [r4, #12]
    fd2c:	3028      	adds	r0, #40	; 0x28
    fd2e:	f000 fb57 	bl	103e0 <z_impl_k_timer_stop>
	struct uart_event evt = {
    fd32:	2300      	movs	r3, #0
    fd34:	9301      	str	r3, [sp, #4]
    fd36:	9302      	str	r3, [sp, #8]
    fd38:	9303      	str	r3, [sp, #12]
    fd3a:	9304      	str	r3, [sp, #16]
    fd3c:	9305      	str	r3, [sp, #20]
		.data.tx.buf = data->async->tx_buf,
    fd3e:	68e3      	ldr	r3, [r4, #12]
    fd40:	689a      	ldr	r2, [r3, #8]
	struct uart_event evt = {
    fd42:	9202      	str	r2, [sp, #8]
    fd44:	9603      	str	r6, [sp, #12]
	if (amount == data->async->tx_size) {
    fd46:	68db      	ldr	r3, [r3, #12]
    fd48:	42b3      	cmp	r3, r6
    fd4a:	d002      	beq.n	fd52 <txstopped_isr+0x86>
		evt.type = UART_TX_ABORTED;
    fd4c:	2301      	movs	r3, #1
    fd4e:	f88d 3004 	strb.w	r3, [sp, #4]
    p_reg->INTENCLR = mask;
    fd52:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
    fd56:	f8c7 3308 	str.w	r3, [r7, #776]	; 0x308
	data->async->tx_buf = NULL;
    fd5a:	68e2      	ldr	r2, [r4, #12]
    fd5c:	2300      	movs	r3, #0
    fd5e:	6093      	str	r3, [r2, #8]
	data->async->tx_size = 0;
    fd60:	68e2      	ldr	r2, [r4, #12]
    fd62:	60d3      	str	r3, [r2, #12]
	user_callback(dev, &evt);
    fd64:	a901      	add	r1, sp, #4
    fd66:	4628      	mov	r0, r5
    fd68:	f7ff fcc0 	bl	f6ec <user_callback>
}
    fd6c:	b007      	add	sp, #28
    fd6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    fd70:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
    fd74:	f8c7 3308 	str.w	r3, [r7, #776]	; 0x308
		async_uart_release(dev, UARTE_LOW_POWER_TX);
    fd78:	2101      	movs	r1, #1
    fd7a:	f7ff ff7e 	bl	fc7a <async_uart_release>
		if (!data->async->tx_size) {
    fd7e:	68e3      	ldr	r3, [r4, #12]
    fd80:	68db      	ldr	r3, [r3, #12]
    fd82:	2b00      	cmp	r3, #0
    fd84:	d1ac      	bne.n	fce0 <txstopped_isr+0x14>
    fd86:	e7f1      	b.n	fd6c <txstopped_isr+0xa0>
    return p_reg->TXD.AMOUNT;
    fd88:	f8d7 654c 	ldr.w	r6, [r7, #1356]	; 0x54c
    fd8c:	e7bb      	b.n	fd06 <txstopped_isr+0x3a>
	__asm__ volatile(
    fd8e:	f04f 0320 	mov.w	r3, #32
    fd92:	f3ef 8611 	mrs	r6, BASEPRI
    fd96:	f383 8812 	msr	BASEPRI_MAX, r3
    fd9a:	f3bf 8f6f 	isb	sy
		start_tx_locked(dev, data);
    fd9e:	4621      	mov	r1, r4
    fda0:	4628      	mov	r0, r5
    fda2:	f7ff fc88 	bl	f6b6 <start_tx_locked>
	__asm__ volatile(
    fda6:	f386 8811 	msr	BASEPRI, r6
    fdaa:	f3bf 8f6f 	isb	sy
		return;
    fdae:	e7dd      	b.n	fd6c <txstopped_isr+0xa0>
			data->async->tx_cache_offset += amount;
    fdb0:	6a1a      	ldr	r2, [r3, #32]
    fdb2:	4432      	add	r2, r6
    fdb4:	621a      	str	r2, [r3, #32]
			if (setup_tx_cache(data)) {
    fdb6:	4620      	mov	r0, r4
    fdb8:	f7ff fe6d 	bl	fa96 <setup_tx_cache>
    fdbc:	b910      	cbnz	r0, fdc4 <txstopped_isr+0xf8>
			amount = data->async->tx_cache_offset;
    fdbe:	68e3      	ldr	r3, [r4, #12]
    fdc0:	6a1e      	ldr	r6, [r3, #32]
    fdc2:	e7b2      	b.n	fd2a <txstopped_isr+0x5e>
	__asm__ volatile(
    fdc4:	f04f 0320 	mov.w	r3, #32
    fdc8:	f3ef 8611 	mrs	r6, BASEPRI
    fdcc:	f383 8812 	msr	BASEPRI_MAX, r3
    fdd0:	f3bf 8f6f 	isb	sy
				start_tx_locked(dev, data);
    fdd4:	4621      	mov	r1, r4
    fdd6:	4628      	mov	r0, r5
    fdd8:	f7ff fc6d 	bl	f6b6 <start_tx_locked>
	__asm__ volatile(
    fddc:	f386 8811 	msr	BASEPRI, r6
    fde0:	f3bf 8f6f 	isb	sy
				return;
    fde4:	e7c2      	b.n	fd6c <txstopped_isr+0xa0>

0000fde6 <rxto_isr>:
{
    fde6:	b570      	push	{r4, r5, r6, lr}
    fde8:	4604      	mov	r4, r0
	const struct uarte_nrfx_config *config = dev->config;
    fdea:	6846      	ldr	r6, [r0, #4]
	struct uarte_nrfx_data *data = dev->data;
    fdec:	6905      	ldr	r5, [r0, #16]
	rx_buf_release(dev, &data->async->rx_buf);
    fdee:	68e9      	ldr	r1, [r5, #12]
    fdf0:	3160      	adds	r1, #96	; 0x60
    fdf2:	f7ff fc9b 	bl	f72c <rx_buf_release>
	rx_buf_release(dev, &data->async->rx_next_buf);
    fdf6:	68e9      	ldr	r1, [r5, #12]
    fdf8:	316c      	adds	r1, #108	; 0x6c
    fdfa:	4620      	mov	r0, r4
    fdfc:	f7ff fc96 	bl	f72c <rx_buf_release>
	if (data->async->rx_enabled) {
    fe00:	68eb      	ldr	r3, [r5, #12]
    fe02:	f893 20d2 	ldrb.w	r2, [r3, #210]	; 0xd2
    fe06:	b152      	cbz	r2, fe1e <rxto_isr+0x38>
		data->async->rx_enabled = false;
    fe08:	2200      	movs	r2, #0
    fe0a:	f883 20d2 	strb.w	r2, [r3, #210]	; 0xd2
	if (config->flags & UARTE_CFG_FLAG_LOW_POWER) {
    fe0e:	6873      	ldr	r3, [r6, #4]
    fe10:	f013 0f10 	tst.w	r3, #16
    fe14:	d109      	bne.n	fe2a <rxto_isr+0x44>
	notify_rx_disable(dev);
    fe16:	4620      	mov	r0, r4
    fe18:	f7ff fc9f 	bl	f75a <notify_rx_disable>
}
    fe1c:	bd70      	pop	{r4, r5, r6, pc}
		(void)rx_flush(dev, NULL, 0);
    fe1e:	2200      	movs	r2, #0
    fe20:	4611      	mov	r1, r2
    fe22:	4620      	mov	r0, r4
    fe24:	f7ff feea 	bl	fbfc <rx_flush>
    fe28:	e7f1      	b.n	fe0e <rxto_isr+0x28>
		async_uart_release(dev, UARTE_LOW_POWER_RX);
    fe2a:	2102      	movs	r1, #2
    fe2c:	4620      	mov	r0, r4
    fe2e:	f7ff ff24 	bl	fc7a <async_uart_release>
    fe32:	e7f0      	b.n	fe16 <rxto_isr+0x30>

0000fe34 <uarte_nrfx_isr_async>:
{
    fe34:	b538      	push	{r3, r4, r5, lr}
	const struct uarte_nrfx_config *config = dev->config;
    fe36:	6843      	ldr	r3, [r0, #4]
	return config->uarte_regs;
    fe38:	681c      	ldr	r4, [r3, #0]
	struct uarte_nrfx_data *data = dev->data;
    fe3a:	6902      	ldr	r2, [r0, #16]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    fe3c:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
	if (!HW_RX_COUNTING_ENABLED(data)
    fe40:	bb5b      	cbnz	r3, fe9a <uarte_nrfx_isr_async+0x66>
    fe42:	4605      	mov	r5, r0
    fe44:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ERROR)) {
    fe48:	bb9b      	cbnz	r3, feb2 <uarte_nrfx_isr_async+0x7e>
    fe4a:	f8d4 3110 	ldr.w	r3, [r4, #272]	; 0x110
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)
    fe4e:	b123      	cbz	r3, fe5a <uarte_nrfx_isr_async+0x26>
    return p_reg->INTENSET & mask;
    fe50:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	    && nrf_uarte_int_enable_check(uarte, NRF_UARTE_INT_ENDRX_MASK)) {
    fe54:	f013 0f10 	tst.w	r3, #16
    fe58:	d133      	bne.n	fec2 <uarte_nrfx_isr_async+0x8e>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    fe5a:	f8d4 314c 	ldr.w	r3, [r4, #332]	; 0x14c
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_RXSTARTED) &&
    fe5e:	b113      	cbz	r3, fe66 <uarte_nrfx_isr_async+0x32>
    fe60:	f8d4 3110 	ldr.w	r3, [r4, #272]	; 0x110
    fe64:	b3b3      	cbz	r3, fed4 <uarte_nrfx_isr_async+0xa0>
    fe66:	f8d4 3144 	ldr.w	r3, [r4, #324]	; 0x144
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_RXTO) &&
    fe6a:	b113      	cbz	r3, fe72 <uarte_nrfx_isr_async+0x3e>
    fe6c:	f8d4 3110 	ldr.w	r3, [r4, #272]	; 0x110
    fe70:	b3c3      	cbz	r3, fee4 <uarte_nrfx_isr_async+0xb0>
    fe72:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX)
    fe76:	b123      	cbz	r3, fe82 <uarte_nrfx_isr_async+0x4e>
    return p_reg->INTENSET & mask;
    fe78:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	    && nrf_uarte_int_enable_check(uarte, NRF_UARTE_INT_ENDTX_MASK)) {
    fe7c:	f413 7f80 	tst.w	r3, #256	; 0x100
    fe80:	d138      	bne.n	fef4 <uarte_nrfx_isr_async+0xc0>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    fe82:	f8d4 3158 	ldr.w	r3, [r4, #344]	; 0x158
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED)
    fe86:	b19b      	cbz	r3, feb0 <uarte_nrfx_isr_async+0x7c>
    return p_reg->INTENSET & mask;
    fe88:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	    && nrf_uarte_int_enable_check(uarte,
    fe8c:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
    fe90:	d00e      	beq.n	feb0 <uarte_nrfx_isr_async+0x7c>
		txstopped_isr(dev);
    fe92:	4628      	mov	r0, r5
    fe94:	f7ff ff1a 	bl	fccc <txstopped_isr>
    fe98:	e00a      	b.n	feb0 <uarte_nrfx_isr_async+0x7c>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    fe9a:	2300      	movs	r3, #0
    fe9c:	f8c4 3108 	str.w	r3, [r4, #264]	; 0x108
    fea0:	f8d4 3108 	ldr.w	r3, [r4, #264]	; 0x108
		data->async->rx_cnt.cnt++;
    fea4:	68d2      	ldr	r2, [r2, #12]
    fea6:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
    feaa:	3301      	adds	r3, #1
    feac:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
}
    feb0:	bd38      	pop	{r3, r4, r5, pc}
    feb2:	2300      	movs	r3, #0
    feb4:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
    feb8:	f8d4 3124 	ldr.w	r3, [r4, #292]	; 0x124
		error_isr(dev);
    febc:	f7ff fcf5 	bl	f8aa <error_isr>
    fec0:	e7c3      	b.n	fe4a <uarte_nrfx_isr_async+0x16>
    fec2:	2300      	movs	r3, #0
    fec4:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
    fec8:	f8d4 3110 	ldr.w	r3, [r4, #272]	; 0x110
		endrx_isr(dev);
    fecc:	4628      	mov	r0, r5
    fece:	f7ff fd85 	bl	f9dc <endrx_isr>
    fed2:	e7c2      	b.n	fe5a <uarte_nrfx_isr_async+0x26>
    fed4:	f8c4 314c 	str.w	r3, [r4, #332]	; 0x14c
    fed8:	f8d4 314c 	ldr.w	r3, [r4, #332]	; 0x14c
		rxstarted_isr(dev);
    fedc:	4628      	mov	r0, r5
    fede:	f7f7 fd37 	bl	7950 <rxstarted_isr>
    fee2:	e7c0      	b.n	fe66 <uarte_nrfx_isr_async+0x32>
    fee4:	f8c4 3144 	str.w	r3, [r4, #324]	; 0x144
    fee8:	f8d4 3144 	ldr.w	r3, [r4, #324]	; 0x144
		rxto_isr(dev);
    feec:	4628      	mov	r0, r5
    feee:	f7ff ff7a 	bl	fde6 <rxto_isr>
    fef2:	e7be      	b.n	fe72 <uarte_nrfx_isr_async+0x3e>
		endtx_isr(dev);
    fef4:	4628      	mov	r0, r5
    fef6:	f7ff fb14 	bl	f522 <endtx_isr>
    fefa:	e7c2      	b.n	fe82 <uarte_nrfx_isr_async+0x4e>

0000fefc <sys_clock_idle_exit>:
{
}

void __weak sys_clock_idle_exit(void)
{
}
    fefc:	4770      	bx	lr

0000fefe <counter_sub>:
	return (a - b) & COUNTER_MAX;
    fefe:	1a40      	subs	r0, r0, r1
}
    ff00:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
    ff04:	4770      	bx	lr

0000ff06 <event_clear>:
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    ff06:	f100 0350 	add.w	r3, r0, #80	; 0x50
    ff0a:	009b      	lsls	r3, r3, #2
    ff0c:	b29b      	uxth	r3, r3
    ff0e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    ff12:	f503 3388 	add.w	r3, r3, #69632	; 0x11000
    ff16:	2200      	movs	r2, #0
    ff18:	601a      	str	r2, [r3, #0]
    ff1a:	681b      	ldr	r3, [r3, #0]
}
    ff1c:	4770      	bx	lr

0000ff1e <absolute_time_to_cc>:
}
    ff1e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
    ff22:	4770      	bx	lr

0000ff24 <full_int_lock>:
	__asm__ volatile(
    ff24:	f04f 0320 	mov.w	r3, #32
    ff28:	f3ef 8011 	mrs	r0, BASEPRI
    ff2c:	f383 8812 	msr	BASEPRI_MAX, r3
    ff30:	f3bf 8f6f 	isb	sy
}
    ff34:	4770      	bx	lr

0000ff36 <full_int_unlock>:
	__asm__ volatile(
    ff36:	f380 8811 	msr	BASEPRI, r0
    ff3a:	f3bf 8f6f 	isb	sy
}
    ff3e:	4770      	bx	lr

0000ff40 <set_absolute_alarm>:
{
    ff40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    ff42:	4606      	mov	r6, r0
	uint32_t cc_val = abs_val & COUNTER_MAX;
    ff44:	f021 457f 	bic.w	r5, r1, #4278190080	; 0xff000000
	uint32_t prev_cc = get_comparator(chan);
    ff48:	f7f7 fdbe 	bl	7ac8 <get_comparator>
    ff4c:	4607      	mov	r7, r0
    ff4e:	e019      	b.n	ff84 <set_absolute_alarm+0x44>
	z_impl_k_busy_wait(usec_to_wait);
    ff50:	2013      	movs	r0, #19
    ff52:	f000 fa33 	bl	103bc <z_impl_k_busy_wait>
}
    ff56:	e022      	b.n	ff9e <set_absolute_alarm+0x5e>
		event_clear(chan);
    ff58:	4630      	mov	r0, r6
    ff5a:	f7ff ffd4 	bl	ff06 <event_clear>
		event_enable(chan);
    ff5e:	4630      	mov	r0, r6
    ff60:	f7f7 fdba 	bl	7ad8 <event_enable>
		set_comparator(chan, cc_val);
    ff64:	4629      	mov	r1, r5
    ff66:	4630      	mov	r0, r6
    ff68:	f7f7 fda4 	bl	7ab4 <set_comparator>
		now2 = counter();
    ff6c:	f7f7 fdc8 	bl	7b00 <counter>
		 (counter_sub(cc_val, now2 + 2) > COUNTER_HALF_SPAN));
    ff70:	4284      	cmp	r4, r0
    ff72:	d01e      	beq.n	ffb2 <set_absolute_alarm+0x72>
    ff74:	1c81      	adds	r1, r0, #2
    ff76:	4628      	mov	r0, r5
    ff78:	f7ff ffc1 	bl	fefe <counter_sub>
	} while ((now2 != now) &&
    ff7c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    ff80:	d917      	bls.n	ffb2 <set_absolute_alarm+0x72>
		prev_cc = cc_val;
    ff82:	462f      	mov	r7, r5
		now = counter();
    ff84:	f7f7 fdbc 	bl	7b00 <counter>
    ff88:	4604      	mov	r4, r0
		set_comparator(chan, now);
    ff8a:	4601      	mov	r1, r0
    ff8c:	4630      	mov	r0, r6
    ff8e:	f7f7 fd91 	bl	7ab4 <set_comparator>
		if (counter_sub(prev_cc, now) == 1) {
    ff92:	4621      	mov	r1, r4
    ff94:	4638      	mov	r0, r7
    ff96:	f7ff ffb2 	bl	fefe <counter_sub>
    ff9a:	2801      	cmp	r0, #1
    ff9c:	d0d8      	beq.n	ff50 <set_absolute_alarm+0x10>
		if (counter_sub(cc_val, now + 2) > COUNTER_HALF_SPAN) {
    ff9e:	1ca7      	adds	r7, r4, #2
    ffa0:	4639      	mov	r1, r7
    ffa2:	4628      	mov	r0, r5
    ffa4:	f7ff ffab 	bl	fefe <counter_sub>
    ffa8:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    ffac:	d9d4      	bls.n	ff58 <set_absolute_alarm+0x18>
			cc_val = now + 2;
    ffae:	463d      	mov	r5, r7
    ffb0:	e7d2      	b.n	ff58 <set_absolute_alarm+0x18>
}
    ffb2:	4628      	mov	r0, r5
    ffb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0000ffb6 <compare_set>:
{
    ffb6:	b5f0      	push	{r4, r5, r6, r7, lr}
    ffb8:	b083      	sub	sp, #12
    ffba:	4604      	mov	r4, r0
    ffbc:	4617      	mov	r7, r2
    ffbe:	461d      	mov	r5, r3
	key = compare_int_lock(chan);
    ffc0:	f7f7 fda4 	bl	7b0c <compare_int_lock>
    ffc4:	4606      	mov	r6, r0
	int ret = compare_set_nolocks(chan, target_time, handler, user_data);
    ffc6:	9b09      	ldr	r3, [sp, #36]	; 0x24
    ffc8:	9301      	str	r3, [sp, #4]
    ffca:	9b08      	ldr	r3, [sp, #32]
    ffcc:	9300      	str	r3, [sp, #0]
    ffce:	463a      	mov	r2, r7
    ffd0:	462b      	mov	r3, r5
    ffd2:	4620      	mov	r0, r4
    ffd4:	f7f7 fe8a 	bl	7cec <compare_set_nolocks>
    ffd8:	4605      	mov	r5, r0
	compare_int_unlock(chan, key);
    ffda:	4631      	mov	r1, r6
    ffdc:	4620      	mov	r0, r4
    ffde:	f7f7 fdf9 	bl	7bd4 <compare_int_unlock>
}
    ffe2:	4628      	mov	r0, r5
    ffe4:	b003      	add	sp, #12
    ffe6:	bdf0      	pop	{r4, r5, r6, r7, pc}

0000ffe8 <sys_clock_cycle_get_32>:
{
    ffe8:	b508      	push	{r3, lr}
	return (uint32_t)z_nrf_rtc_timer_read();
    ffea:	f7f7 fe5f 	bl	7cac <z_nrf_rtc_timer_read>
}
    ffee:	bd08      	pop	{r3, pc}

0000fff0 <pinctrl_lookup_state>:

#include <drivers/pinctrl.h>

int pinctrl_lookup_state(const struct pinctrl_dev_config *config, uint8_t id,
			 const struct pinctrl_state **state)
{
    fff0:	b410      	push	{r4}
	*state = &config->states[0];
    fff2:	6843      	ldr	r3, [r0, #4]
    fff4:	6013      	str	r3, [r2, #0]
	while (*state <= &config->states[config->state_cnt - 1U]) {
    fff6:	e001      	b.n	fffc <pinctrl_lookup_state+0xc>
		if (id == (*state)->id) {
			return 0;
		}

		(*state)++;
    fff8:	3408      	adds	r4, #8
    fffa:	6014      	str	r4, [r2, #0]
	while (*state <= &config->states[config->state_cnt - 1U]) {
    fffc:	6814      	ldr	r4, [r2, #0]
    fffe:	7a03      	ldrb	r3, [r0, #8]
   10000:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
   10004:	3b01      	subs	r3, #1
   10006:	f8d0 c004 	ldr.w	ip, [r0, #4]
   1000a:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
   1000e:	429c      	cmp	r4, r3
   10010:	d804      	bhi.n	1001c <pinctrl_lookup_state+0x2c>
		if (id == (*state)->id) {
   10012:	7963      	ldrb	r3, [r4, #5]
   10014:	428b      	cmp	r3, r1
   10016:	d1ef      	bne.n	fff8 <pinctrl_lookup_state+0x8>
			return 0;
   10018:	2000      	movs	r0, #0
   1001a:	e001      	b.n	10020 <pinctrl_lookup_state+0x30>
	}

	return -ENOENT;
   1001c:	f06f 0001 	mvn.w	r0, #1
}
   10020:	bc10      	pop	{r4}
   10022:	4770      	bx	lr

00010024 <z_log_msg2_runtime_create>:
{
   10024:	b510      	push	{r4, lr}
   10026:	b086      	sub	sp, #24
	va_start(ap, fmt);
   10028:	ac0b      	add	r4, sp, #44	; 0x2c
   1002a:	9405      	str	r4, [sp, #20]
   1002c:	9403      	str	r4, [sp, #12]
   1002e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
   10030:	9402      	str	r4, [sp, #8]
   10032:	9c09      	ldr	r4, [sp, #36]	; 0x24
   10034:	9401      	str	r4, [sp, #4]
   10036:	9c08      	ldr	r4, [sp, #32]
   10038:	9400      	str	r4, [sp, #0]
   1003a:	f7f5 f9a7 	bl	538c <z_impl_z_log_msg2_runtime_vcreate>
}
   1003e:	b006      	add	sp, #24
   10040:	bd10      	pop	{r4, pc}

00010042 <hw_cc3xx_init_internal>:
#include <nrf_cc3xx_platform.h>

#if CONFIG_HW_CC3XX

static int hw_cc3xx_init_internal(const struct device *dev)
{
   10042:	b508      	push	{r3, lr}

	/* Initialize the cc3xx HW with or without RNG support */
#if CONFIG_ENTROPY_CC3XX
	res = nrf_cc3xx_platform_init();
#else
	res = nrf_cc3xx_platform_init_no_rng();
   10044:	f7fe fc54 	bl	e8f0 <nrf_cc3xx_platform_init_no_rng>
#endif

	return res;
}
   10048:	bd08      	pop	{r3, pc}

0001004a <hw_cc3xx_init>:

static int hw_cc3xx_init(const struct device *dev)
{
   1004a:	b510      	push	{r4, lr}
   1004c:	4604      	mov	r4, r0
	int res;

	/* Set the RTOS abort APIs */
	nrf_cc3xx_platform_abort_init();
   1004e:	f7f5 fcd1 	bl	59f4 <nrf_cc3xx_platform_abort_init>

	/* Set the RTOS mutex APIs */
	nrf_cc3xx_platform_mutex_init();
   10052:	f7f5 fd91 	bl	5b78 <nrf_cc3xx_platform_mutex_init>

	/* Enable the hardware */
	res = hw_cc3xx_init_internal(dev);
   10056:	4620      	mov	r0, r4
   10058:	f7ff fff3 	bl	10042 <hw_cc3xx_init_internal>
	return res;
}
   1005c:	bd10      	pop	{r4, pc}

0001005e <nrf52_errata_36>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
   1005e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
   10062:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
            if (var1 == 0x08)
   10066:	2b08      	cmp	r3, #8
   10068:	d001      	beq.n	1006e <nrf52_errata_36+0x10>
        return false;
   1006a:	2000      	movs	r0, #0
   1006c:	4770      	bx	lr
                        return true;
   1006e:	2001      	movs	r0, #1
}
   10070:	4770      	bx	lr

00010072 <nrf52_errata_66>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
   10072:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
   10076:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
            if (var1 == 0x08)
   1007a:	2b08      	cmp	r3, #8
   1007c:	d001      	beq.n	10082 <nrf52_errata_66+0x10>
        return false;
   1007e:	2000      	movs	r0, #0
   10080:	4770      	bx	lr
                        return true;
   10082:	2001      	movs	r0, #1
}
   10084:	4770      	bx	lr

00010086 <nrf52_errata_98>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
   10086:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
   1008a:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
            uint32_t var2 = *(uint32_t *)0x10000134ul;
   1008e:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
            if (var1 == 0x08)
   10092:	2a08      	cmp	r2, #8
   10094:	d001      	beq.n	1009a <nrf52_errata_98+0x14>
        return false;
   10096:	2000      	movs	r0, #0
   10098:	4770      	bx	lr
                switch(var2)
   1009a:	2b00      	cmp	r3, #0
   1009c:	d804      	bhi.n	100a8 <nrf52_errata_98+0x22>
   1009e:	e8df f003 	tbb	[pc, r3]
   100a2:	01          	.byte	0x01
   100a3:	00          	.byte	0x00
   100a4:	2001      	movs	r0, #1
   100a6:	4770      	bx	lr
                        return false;
   100a8:	2000      	movs	r0, #0
}
   100aa:	4770      	bx	lr

000100ac <nrf52_errata_103>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
   100ac:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
   100b0:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
            uint32_t var2 = *(uint32_t *)0x10000134ul;
   100b4:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
            if (var1 == 0x08)
   100b8:	2a08      	cmp	r2, #8
   100ba:	d001      	beq.n	100c0 <nrf52_errata_103+0x14>
        return false;
   100bc:	2000      	movs	r0, #0
   100be:	4770      	bx	lr
                switch(var2)
   100c0:	2b00      	cmp	r3, #0
   100c2:	d804      	bhi.n	100ce <nrf52_errata_103+0x22>
   100c4:	e8df f003 	tbb	[pc, r3]
   100c8:	01          	.byte	0x01
   100c9:	00          	.byte	0x00
   100ca:	2001      	movs	r0, #1
   100cc:	4770      	bx	lr
                        return false;
   100ce:	2000      	movs	r0, #0
}
   100d0:	4770      	bx	lr

000100d2 <nrf52_errata_115>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
   100d2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
   100d6:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
            uint32_t var2 = *(uint32_t *)0x10000134ul;
   100da:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
            if (var1 == 0x08)
   100de:	2a08      	cmp	r2, #8
   100e0:	d001      	beq.n	100e6 <nrf52_errata_115+0x14>
        return false;
   100e2:	2000      	movs	r0, #0
   100e4:	4770      	bx	lr
                switch(var2)
   100e6:	2b00      	cmp	r3, #0
   100e8:	d804      	bhi.n	100f4 <nrf52_errata_115+0x22>
   100ea:	e8df f003 	tbb	[pc, r3]
   100ee:	01          	.byte	0x01
   100ef:	00          	.byte	0x00
   100f0:	2001      	movs	r0, #1
   100f2:	4770      	bx	lr
                        return false;
   100f4:	2000      	movs	r0, #0
}
   100f6:	4770      	bx	lr

000100f8 <nrf52_errata_120>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
   100f8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
   100fc:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
            uint32_t var2 = *(uint32_t *)0x10000134ul;
   10100:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
            if (var1 == 0x08)
   10104:	2a08      	cmp	r2, #8
   10106:	d001      	beq.n	1010c <nrf52_errata_120+0x14>
        return false;
   10108:	2000      	movs	r0, #0
   1010a:	4770      	bx	lr
                switch(var2)
   1010c:	2b00      	cmp	r3, #0
   1010e:	d804      	bhi.n	1011a <nrf52_errata_120+0x22>
   10110:	e8df f003 	tbb	[pc, r3]
   10114:	01          	.byte	0x01
   10115:	00          	.byte	0x00
   10116:	2001      	movs	r0, #1
   10118:	4770      	bx	lr
                        return false;
   1011a:	2000      	movs	r0, #0
}
   1011c:	4770      	bx	lr

0001011e <nrf52_errata_136>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
   1011e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
   10122:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
            if (var1 == 0x08)
   10126:	2b08      	cmp	r3, #8
   10128:	d001      	beq.n	1012e <nrf52_errata_136+0x10>
        return false;
   1012a:	2000      	movs	r0, #0
   1012c:	4770      	bx	lr
                        return true;
   1012e:	2001      	movs	r0, #1
}
   10130:	4770      	bx	lr

00010132 <nrf52_configuration_249>:
         || defined (NRF52820_XXAA) || defined (DEVELOP_IN_NRF52820)\
         || defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)\
         || defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
   10132:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
   10136:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
            uint32_t var2 = *(uint32_t *)0x10000134ul;
   1013a:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
                        return true;
                }
            }
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
   1013e:	2a08      	cmp	r2, #8
   10140:	d001      	beq.n	10146 <nrf52_configuration_249+0x14>
                    default:
                        return true;
                }
            }
        #endif
        return false;
   10142:	2000      	movs	r0, #0
   10144:	4770      	bx	lr
                switch(var2)
   10146:	2b04      	cmp	r3, #4
   10148:	d801      	bhi.n	1014e <nrf52_configuration_249+0x1c>
   1014a:	2000      	movs	r0, #0
   1014c:	4770      	bx	lr
                        return true;
   1014e:	2001      	movs	r0, #1
    #endif
}
   10150:	4770      	bx	lr

00010152 <nrfx_isr>:

#include <nrfx.h>
#include <kernel.h>

void nrfx_isr(const void *irq_handler)
{
   10152:	b508      	push	{r3, lr}
	((nrfx_irq_handler_t)irq_handler)();
   10154:	4780      	blx	r0
}
   10156:	bd08      	pop	{r3, pc}

00010158 <nrfx_busy_wait>:

void nrfx_busy_wait(uint32_t usec_to_wait)
{
   10158:	b508      	push	{r3, lr}
	z_impl_k_busy_wait(usec_to_wait);
   1015a:	f000 f92f 	bl	103bc <z_impl_k_busy_wait>
	k_busy_wait(usec_to_wait);
}
   1015e:	bd08      	pop	{r3, pc}

00010160 <clock_initial_lfclksrc_get>:
}
   10160:	2000      	movs	r0, #0
   10162:	4770      	bx	lr

00010164 <clock_lfclksrc_tweak>:
{
   10164:	b538      	push	{r3, r4, r5, lr}
   10166:	4604      	mov	r4, r0
    bool is_correct_clk = (*p_lfclksrc == NRFX_CLOCK_CONFIG_LF_SRC);
   10168:	6803      	ldr	r3, [r0, #0]
    is_correct_clk = is_correct_clk || (*p_lfclksrc == NRF_CLOCK_LFCLK_RC);
   1016a:	2b01      	cmp	r3, #1
   1016c:	d002      	beq.n	10174 <clock_lfclksrc_tweak+0x10>
   1016e:	b933      	cbnz	r3, 1017e <clock_lfclksrc_tweak+0x1a>
   10170:	2301      	movs	r3, #1
   10172:	e000      	b.n	10176 <clock_lfclksrc_tweak+0x12>
   10174:	2301      	movs	r3, #1
    if (!is_correct_clk)
   10176:	461d      	mov	r5, r3
   10178:	b11b      	cbz	r3, 10182 <clock_lfclksrc_tweak+0x1e>
}
   1017a:	4628      	mov	r0, r5
   1017c:	bd38      	pop	{r3, r4, r5, pc}
    is_correct_clk = is_correct_clk || (*p_lfclksrc == NRF_CLOCK_LFCLK_RC);
   1017e:	2300      	movs	r3, #0
   10180:	e7f9      	b.n	10176 <clock_lfclksrc_tweak+0x12>
        clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
   10182:	2000      	movs	r0, #0
   10184:	f7f8 fd1c 	bl	8bc0 <clock_stop>
        *p_lfclksrc = clock_initial_lfclksrc_get();
   10188:	f7ff ffea 	bl	10160 <clock_initial_lfclksrc_get>
   1018c:	6020      	str	r0, [r4, #0]
   1018e:	e7f4      	b.n	1017a <clock_lfclksrc_tweak+0x16>

00010190 <pin_is_task_output>:
{
   10190:	b510      	push	{r4, lr}
   10192:	4604      	mov	r4, r0
    return pin_is_output(pin) && pin_in_use_by_te(pin);
   10194:	f7f8 fee6 	bl	8f64 <pin_is_output>
   10198:	b128      	cbz	r0, 101a6 <pin_is_task_output+0x16>
   1019a:	4620      	mov	r0, r4
   1019c:	f7f8 fecc 	bl	8f38 <pin_in_use_by_te>
   101a0:	b118      	cbz	r0, 101aa <pin_is_task_output+0x1a>
   101a2:	2001      	movs	r0, #1
   101a4:	e000      	b.n	101a8 <pin_is_task_output+0x18>
   101a6:	2000      	movs	r0, #0
}
   101a8:	bd10      	pop	{r4, pc}
    return pin_is_output(pin) && pin_in_use_by_te(pin);
   101aa:	2000      	movs	r0, #0
   101ac:	e7fc      	b.n	101a8 <pin_is_task_output+0x18>

000101ae <pin_is_input>:
{
   101ae:	b508      	push	{r3, lr}
    return !pin_is_output(pin);
   101b0:	f7f8 fed8 	bl	8f64 <pin_is_output>
   101b4:	f080 0001 	eor.w	r0, r0, #1
}
   101b8:	b2c0      	uxtb	r0, r0
   101ba:	bd08      	pop	{r3, pc}

000101bc <gpiote_polarity_to_trigger>:
}
   101bc:	4770      	bx	lr

000101be <gpiote_trigger_to_polarity>:
}
   101be:	4770      	bx	lr

000101c0 <is_level>:
}
   101c0:	2803      	cmp	r0, #3
   101c2:	bf94      	ite	ls
   101c4:	2000      	movls	r0, #0
   101c6:	2001      	movhi	r0, #1
   101c8:	4770      	bx	lr

000101ca <SEGGER_RTT_Init>:
*  Function description
*    Initializes the RTT Control Block.
*    Should be used in RAM targets, at start of the application.
*
*/
void SEGGER_RTT_Init (void) {
   101ca:	b508      	push	{r3, lr}
  _DoInit();
   101cc:	f7f9 fe94 	bl	9ef8 <_DoInit>
}
   101d0:	bd08      	pop	{r3, pc}

000101d2 <rtt_init>:
 */

K_MUTEX_DEFINE(rtt_term_mutex);

static int rtt_init(const struct device *unused)
{
   101d2:	b508      	push	{r3, lr}
	ARG_UNUSED(unused);

	SEGGER_RTT_Init();
   101d4:	f7ff fff9 	bl	101ca <SEGGER_RTT_Init>

	return 0;
}
   101d8:	2000      	movs	r0, #0
   101da:	bd08      	pop	{r3, pc}

000101dc <z_device_is_ready>:
{
	/*
	 * if an invalid device pointer is passed as argument, this call
	 * reports the `device` as not ready for usage.
	 */
	if (dev == NULL) {
   101dc:	b148      	cbz	r0, 101f2 <z_device_is_ready+0x16>
		return false;
	}

	return dev->state->initialized && (dev->state->init_res == 0U);
   101de:	68c3      	ldr	r3, [r0, #12]
   101e0:	8818      	ldrh	r0, [r3, #0]
   101e2:	f3c0 0008 	ubfx	r0, r0, #0, #9
   101e6:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
   101ea:	bf14      	ite	ne
   101ec:	2000      	movne	r0, #0
   101ee:	2001      	moveq	r0, #1
   101f0:	4770      	bx	lr
		return false;
   101f2:	2000      	movs	r0, #0
}
   101f4:	4770      	bx	lr

000101f6 <z_log_msg2_runtime_create>:
{
   101f6:	b510      	push	{r4, lr}
   101f8:	b086      	sub	sp, #24
	va_start(ap, fmt);
   101fa:	ac0b      	add	r4, sp, #44	; 0x2c
   101fc:	9405      	str	r4, [sp, #20]
   101fe:	9403      	str	r4, [sp, #12]
   10200:	9c0a      	ldr	r4, [sp, #40]	; 0x28
   10202:	9402      	str	r4, [sp, #8]
   10204:	9c09      	ldr	r4, [sp, #36]	; 0x24
   10206:	9401      	str	r4, [sp, #4]
   10208:	9c08      	ldr	r4, [sp, #32]
   1020a:	9400      	str	r4, [sp, #0]
   1020c:	f7f5 f8be 	bl	538c <z_impl_z_log_msg2_runtime_vcreate>
}
   10210:	b006      	add	sp, #24
   10212:	bd10      	pop	{r4, pc}

00010214 <z_early_memset>:
{
   10214:	b508      	push	{r3, lr}
   10216:	f000 f96c 	bl	104f2 <memset>
}
   1021a:	bd08      	pop	{r3, pc}

0001021c <z_early_memcpy>:
{
   1021c:	b508      	push	{r3, lr}
__ssp_bos_icheck3_restrict(memcpy, void *, const void *)
   1021e:	f000 f95a 	bl	104d6 <memcpy>
}
   10222:	bd08      	pop	{r3, pc}

00010224 <create_free_list>:
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
   10224:	6902      	ldr	r2, [r0, #16]
   10226:	6943      	ldr	r3, [r0, #20]
   10228:	431a      	orrs	r2, r3
   1022a:	f012 0203 	ands.w	r2, r2, #3
   1022e:	d10d      	bne.n	1024c <create_free_list+0x28>
	slab->free_list = NULL;
   10230:	2100      	movs	r1, #0
   10232:	6181      	str	r1, [r0, #24]
	for (j = 0U; j < slab->num_blocks; j++) {
   10234:	e005      	b.n	10242 <create_free_list+0x1e>
		*(char **)p = slab->free_list;
   10236:	6981      	ldr	r1, [r0, #24]
   10238:	6019      	str	r1, [r3, #0]
		slab->free_list = p;
   1023a:	6183      	str	r3, [r0, #24]
		p += slab->block_size;
   1023c:	6901      	ldr	r1, [r0, #16]
   1023e:	440b      	add	r3, r1
	for (j = 0U; j < slab->num_blocks; j++) {
   10240:	3201      	adds	r2, #1
   10242:	68c1      	ldr	r1, [r0, #12]
   10244:	4291      	cmp	r1, r2
   10246:	d8f6      	bhi.n	10236 <create_free_list+0x12>
	return 0;
   10248:	2000      	movs	r0, #0
   1024a:	4770      	bx	lr
		return -EINVAL;
   1024c:	f06f 0015 	mvn.w	r0, #21
}
   10250:	4770      	bx	lr

00010252 <k_mem_slab_init>:
{
   10252:	b510      	push	{r4, lr}
   10254:	4604      	mov	r4, r0
	slab->num_blocks = num_blocks;
   10256:	60c3      	str	r3, [r0, #12]
	slab->block_size = block_size;
   10258:	6102      	str	r2, [r0, #16]
	slab->buffer = buffer;
   1025a:	6141      	str	r1, [r0, #20]
	slab->num_used = 0U;
   1025c:	2300      	movs	r3, #0
   1025e:	61c3      	str	r3, [r0, #28]
	slab->lock = (struct k_spinlock) {};
   10260:	6083      	str	r3, [r0, #8]
	rc = create_free_list(slab);
   10262:	f7ff ffdf 	bl	10224 <create_free_list>
	if (rc < 0) {
   10266:	2800      	cmp	r0, #0
   10268:	db01      	blt.n	1026e <k_mem_slab_init+0x1c>
	list->head = (sys_dnode_t *)list;
   1026a:	6024      	str	r4, [r4, #0]
	list->tail = (sys_dnode_t *)list;
   1026c:	6064      	str	r4, [r4, #4]
}
   1026e:	bd10      	pop	{r4, pc}

00010270 <setup_thread_stack>:
{
   10270:	b410      	push	{r4}
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
   10272:	3207      	adds	r2, #7
   10274:	f022 0207 	bic.w	r2, r2, #7
   10278:	f102 0320 	add.w	r3, r2, #32

/** @} */

static inline char *Z_KERNEL_STACK_BUFFER(k_thread_stack_t *sym)
{
	return (char *)sym + K_KERNEL_STACK_RESERVED;
   1027c:	f101 0420 	add.w	r4, r1, #32
	new_thread->stack_info.start = (uintptr_t)stack_buf_start;
   10280:	f8c0 4098 	str.w	r4, [r0, #152]	; 0x98
	new_thread->stack_info.size = stack_buf_size;
   10284:	f8c0 209c 	str.w	r2, [r0, #156]	; 0x9c
	new_thread->stack_info.delta = delta;
   10288:	2200      	movs	r2, #0
   1028a:	f8c0 20a0 	str.w	r2, [r0, #160]	; 0xa0
}
   1028e:	18c8      	adds	r0, r1, r3
   10290:	bc10      	pop	{r4}
   10292:	4770      	bx	lr

00010294 <k_is_in_isr>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
   10294:	f3ef 8005 	mrs	r0, IPSR
}
   10298:	3800      	subs	r0, #0
   1029a:	bf18      	it	ne
   1029c:	2001      	movne	r0, #1
   1029e:	4770      	bx	lr

000102a0 <k_thread_name_get>:
}
   102a0:	3074      	adds	r0, #116	; 0x74
   102a2:	4770      	bx	lr

000102a4 <z_impl_k_thread_start>:
{
   102a4:	b508      	push	{r3, lr}
	z_sched_start(thread);
   102a6:	f7fb faff 	bl	b8a8 <z_sched_start>
}
   102aa:	bd08      	pop	{r3, pc}

000102ac <z_init_thread_base>:
{
   102ac:	b410      	push	{r4}
	thread_base->pended_on = NULL;
   102ae:	2400      	movs	r4, #0
   102b0:	6084      	str	r4, [r0, #8]
	thread_base->user_options = (uint8_t)options;
   102b2:	7303      	strb	r3, [r0, #12]
	thread_base->thread_state = (uint8_t)initial_state;
   102b4:	7342      	strb	r2, [r0, #13]
	thread_base->prio = priority;
   102b6:	7381      	strb	r1, [r0, #14]
	thread_base->sched_locked = 0U;
   102b8:	73c4      	strb	r4, [r0, #15]
	node->next = NULL;
   102ba:	6184      	str	r4, [r0, #24]
	node->prev = NULL;
   102bc:	61c4      	str	r4, [r0, #28]
}
   102be:	bc10      	pop	{r4}
   102c0:	4770      	bx	lr

000102c2 <z_pm_save_idle_exit>:
{
   102c2:	b508      	push	{r3, lr}
	pm_system_resume();
   102c4:	f7f5 f9a0 	bl	5608 <pm_system_resume>
	sys_clock_idle_exit();
   102c8:	f7ff fe18 	bl	fefc <sys_clock_idle_exit>
}
   102cc:	bd08      	pop	{r3, pc}

000102ce <new_prio_for_inheritance>:
	int new_prio = z_is_prio_higher(target, limit) ? target : limit;
   102ce:	4288      	cmp	r0, r1
   102d0:	da00      	bge.n	102d4 <new_prio_for_inheritance+0x6>
   102d2:	4601      	mov	r1, r0
	return z_is_under_prio_ceiling(prio) ? prio : CONFIG_PRIORITY_CEILING;
   102d4:	f111 0f7f 	cmn.w	r1, #127	; 0x7f
   102d8:	db01      	blt.n	102de <new_prio_for_inheritance+0x10>
   102da:	4608      	mov	r0, r1
   102dc:	4770      	bx	lr
   102de:	f06f 007e 	mvn.w	r0, #126	; 0x7e
}
   102e2:	4770      	bx	lr

000102e4 <adjust_owner_prio>:
{
   102e4:	b508      	push	{r3, lr}
	if (mutex->owner->base.prio != new_prio) {
   102e6:	6880      	ldr	r0, [r0, #8]
   102e8:	f990 300e 	ldrsb.w	r3, [r0, #14]
   102ec:	428b      	cmp	r3, r1
   102ee:	d101      	bne.n	102f4 <adjust_owner_prio+0x10>
	return false;
   102f0:	2000      	movs	r0, #0
}
   102f2:	bd08      	pop	{r3, pc}
		return z_set_prio(mutex->owner, new_prio);
   102f4:	f7fb fc8e 	bl	bc14 <z_set_prio>
   102f8:	e7fb      	b.n	102f2 <adjust_owner_prio+0xe>

000102fa <z_impl_k_mutex_init>:
{
   102fa:	4603      	mov	r3, r0
	mutex->owner = NULL;
   102fc:	2000      	movs	r0, #0
   102fe:	6098      	str	r0, [r3, #8]
	mutex->lock_count = 0U;
   10300:	60d8      	str	r0, [r3, #12]
	list->head = (sys_dnode_t *)list;
   10302:	601b      	str	r3, [r3, #0]
	list->tail = (sys_dnode_t *)list;
   10304:	605b      	str	r3, [r3, #4]
}
   10306:	4770      	bx	lr

00010308 <z_impl_k_sem_init>:
	CHECKIF(limit == 0U || limit > K_SEM_MAX_LIMIT || initial_count > limit) {
   10308:	b13a      	cbz	r2, 1031a <z_impl_k_sem_init+0x12>
   1030a:	428a      	cmp	r2, r1
   1030c:	d308      	bcc.n	10320 <z_impl_k_sem_init+0x18>
	sem->count = initial_count;
   1030e:	6081      	str	r1, [r0, #8]
	sem->limit = limit;
   10310:	60c2      	str	r2, [r0, #12]
	list->head = (sys_dnode_t *)list;
   10312:	6000      	str	r0, [r0, #0]
	list->tail = (sys_dnode_t *)list;
   10314:	6040      	str	r0, [r0, #4]
	return 0;
   10316:	2000      	movs	r0, #0
   10318:	4770      	bx	lr
		return -EINVAL;
   1031a:	f06f 0015 	mvn.w	r0, #21
   1031e:	4770      	bx	lr
   10320:	f06f 0015 	mvn.w	r0, #21
}
   10324:	4770      	bx	lr

00010326 <thread_active_elsewhere>:
}
   10326:	2000      	movs	r0, #0
   10328:	4770      	bx	lr

0001032a <z_sched_prio_cmp>:
	int32_t b1 = thread_1->base.prio;
   1032a:	f990 300e 	ldrsb.w	r3, [r0, #14]
	int32_t b2 = thread_2->base.prio;
   1032e:	f991 000e 	ldrsb.w	r0, [r1, #14]
	if (b1 != b2) {
   10332:	4283      	cmp	r3, r0
   10334:	d001      	beq.n	1033a <z_sched_prio_cmp+0x10>
		return b2 - b1;
   10336:	1ac0      	subs	r0, r0, r3
   10338:	4770      	bx	lr
	return 0;
   1033a:	2000      	movs	r0, #0
}
   1033c:	4770      	bx	lr

0001033e <z_reschedule_irqlock>:
{
   1033e:	b508      	push	{r3, lr}
	return arch_irq_unlocked(key) && !arch_is_in_isr();
   10340:	4603      	mov	r3, r0
   10342:	b920      	cbnz	r0, 1034e <z_reschedule_irqlock+0x10>
   10344:	f3ef 8205 	mrs	r2, IPSR
   10348:	b942      	cbnz	r2, 1035c <z_reschedule_irqlock+0x1e>
   1034a:	2201      	movs	r2, #1
   1034c:	e000      	b.n	10350 <z_reschedule_irqlock+0x12>
   1034e:	2200      	movs	r2, #0
	if (resched(key)) {
   10350:	b932      	cbnz	r2, 10360 <z_reschedule_irqlock+0x22>
   10352:	f383 8811 	msr	BASEPRI, r3
   10356:	f3bf 8f6f 	isb	sy
}
   1035a:	bd08      	pop	{r3, pc}
	return arch_irq_unlocked(key) && !arch_is_in_isr();
   1035c:	2200      	movs	r2, #0
   1035e:	e7f7      	b.n	10350 <z_reschedule_irqlock+0x12>
   10360:	4618      	mov	r0, r3
   10362:	f7f5 fcf7 	bl	5d54 <arch_swap>
	return ret;
   10366:	e7f8      	b.n	1035a <z_reschedule_irqlock+0x1c>

00010368 <z_priq_dumb_best>:
{
   10368:	4603      	mov	r3, r0
	return list->head == list;
   1036a:	6800      	ldr	r0, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
   1036c:	4283      	cmp	r3, r0
   1036e:	d000      	beq.n	10372 <z_priq_dumb_best+0xa>
}
   10370:	4770      	bx	lr
	struct k_thread *thread = NULL;
   10372:	2000      	movs	r0, #0
	return thread;
   10374:	e7fc      	b.n	10370 <z_priq_dumb_best+0x8>

00010376 <init_ready_q>:
	sys_dlist_init(&rq->runq);
   10376:	1d03      	adds	r3, r0, #4
	list->head = (sys_dnode_t *)list;
   10378:	6043      	str	r3, [r0, #4]
	list->tail = (sys_dnode_t *)list;
   1037a:	6083      	str	r3, [r0, #8]
}
   1037c:	4770      	bx	lr

0001037e <remove_timeout>:
{
   1037e:	b510      	push	{r4, lr}
   10380:	4604      	mov	r4, r0
	if (next(t) != NULL) {
   10382:	f7fc f9a7 	bl	c6d4 <next>
   10386:	b148      	cbz	r0, 1039c <remove_timeout+0x1e>
   10388:	4602      	mov	r2, r0
		next(t)->dticks += t->dticks;
   1038a:	6920      	ldr	r0, [r4, #16]
   1038c:	6961      	ldr	r1, [r4, #20]
   1038e:	6913      	ldr	r3, [r2, #16]
   10390:	181b      	adds	r3, r3, r0
   10392:	6950      	ldr	r0, [r2, #20]
   10394:	eb41 0100 	adc.w	r1, r1, r0
   10398:	6113      	str	r3, [r2, #16]
   1039a:	6151      	str	r1, [r2, #20]
	sys_dnode_t *const prev = node->prev;
   1039c:	6862      	ldr	r2, [r4, #4]
	sys_dnode_t *const next = node->next;
   1039e:	6823      	ldr	r3, [r4, #0]
	prev->next = next;
   103a0:	6013      	str	r3, [r2, #0]
	next->prev = prev;
   103a2:	605a      	str	r2, [r3, #4]
	node->next = NULL;
   103a4:	2300      	movs	r3, #0
   103a6:	6023      	str	r3, [r4, #0]
	node->prev = NULL;
   103a8:	6063      	str	r3, [r4, #4]
}
   103aa:	bd10      	pop	{r4, pc}

000103ac <sys_clock_tick_get_32>:

uint32_t sys_clock_tick_get_32(void)
{
   103ac:	b508      	push	{r3, lr}
#ifdef CONFIG_TICKLESS_KERNEL
	return (uint32_t)sys_clock_tick_get();
   103ae:	f7fc fc8d 	bl	cccc <sys_clock_tick_get>
#else
	return (uint32_t)curr_tick;
#endif
}
   103b2:	bd08      	pop	{r3, pc}

000103b4 <z_impl_k_uptime_ticks>:

int64_t z_impl_k_uptime_ticks(void)
{
   103b4:	b508      	push	{r3, lr}
	return sys_clock_tick_get();
   103b6:	f7fc fc89 	bl	cccc <sys_clock_tick_get>
}
   103ba:	bd08      	pop	{r3, pc}

000103bc <z_impl_k_busy_wait>:
#endif

void z_impl_k_busy_wait(uint32_t usec_to_wait)
{
	SYS_PORT_TRACING_FUNC_ENTER(k_thread, busy_wait, usec_to_wait);
	if (usec_to_wait == 0U) {
   103bc:	b900      	cbnz	r0, 103c0 <z_impl_k_busy_wait+0x4>
   103be:	4770      	bx	lr
{
   103c0:	b508      	push	{r3, lr}
		if ((current_cycles - start_cycles) >= cycles_to_wait) {
			break;
		}
	}
#else
	arch_busy_wait(usec_to_wait);
   103c2:	f7f6 fc5b 	bl	6c7c <arch_busy_wait>
#endif /* CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT */
	SYS_PORT_TRACING_FUNC_EXIT(k_thread, busy_wait, usec_to_wait);
}
   103c6:	bd08      	pop	{r3, pc}

000103c8 <k_timer_init>:
	timer->expiry_fn = expiry_fn;
   103c8:	6201      	str	r1, [r0, #32]
	timer->stop_fn = stop_fn;
   103ca:	6242      	str	r2, [r0, #36]	; 0x24
	timer->status = 0U;
   103cc:	2300      	movs	r3, #0
   103ce:	6303      	str	r3, [r0, #48]	; 0x30
	sys_dlist_init(&w->waitq);
   103d0:	f100 0218 	add.w	r2, r0, #24
	list->head = (sys_dnode_t *)list;
   103d4:	6182      	str	r2, [r0, #24]
	list->tail = (sys_dnode_t *)list;
   103d6:	61c2      	str	r2, [r0, #28]
	node->next = NULL;
   103d8:	6003      	str	r3, [r0, #0]
	node->prev = NULL;
   103da:	6043      	str	r3, [r0, #4]
	timer->user_data = NULL;
   103dc:	6343      	str	r3, [r0, #52]	; 0x34
}
   103de:	4770      	bx	lr

000103e0 <z_impl_k_timer_stop>:
}
#include <syscalls/k_timer_start_mrsh.c>
#endif

void z_impl_k_timer_stop(struct k_timer *timer)
{
   103e0:	b510      	push	{r4, lr}
   103e2:	4604      	mov	r4, r0
	SYS_PORT_TRACING_OBJ_FUNC(k_timer, stop, timer);

	int inactive = z_abort_timeout(&timer->timeout) != 0;
   103e4:	f7fc fa98 	bl	c918 <z_abort_timeout>

	if (inactive) {
   103e8:	b9a0      	cbnz	r0, 10414 <z_impl_k_timer_stop+0x34>
		return;
	}

	if (timer->stop_fn != NULL) {
   103ea:	6a63      	ldr	r3, [r4, #36]	; 0x24
   103ec:	b10b      	cbz	r3, 103f2 <z_impl_k_timer_stop+0x12>
		timer->stop_fn(timer);
   103ee:	4620      	mov	r0, r4
   103f0:	4798      	blx	r3
	}

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		struct k_thread *pending_thread = z_unpend1_no_timeout(&timer->wait_q);
   103f2:	f104 0018 	add.w	r0, r4, #24
   103f6:	f7fb fe19 	bl	c02c <z_unpend1_no_timeout>

		if (pending_thread != NULL) {
   103fa:	b158      	cbz	r0, 10414 <z_impl_k_timer_stop+0x34>
			z_ready_thread(pending_thread);
   103fc:	f7fb f9fe 	bl	b7fc <z_ready_thread>
	__asm__ volatile(
   10400:	f04f 0320 	mov.w	r3, #32
   10404:	f3ef 8011 	mrs	r0, BASEPRI
   10408:	f383 8812 	msr	BASEPRI_MAX, r3
   1040c:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
   10410:	f7ff ff95 	bl	1033e <z_reschedule_irqlock>
			z_reschedule_unlocked();
		}
	}
}
   10414:	bd10      	pop	{r4, pc}

00010416 <k_heap_init>:
{
   10416:	b510      	push	{r4, lr}
   10418:	f100 040c 	add.w	r4, r0, #12
	list->head = (sys_dnode_t *)list;
   1041c:	60c4      	str	r4, [r0, #12]
	list->tail = (sys_dnode_t *)list;
   1041e:	6104      	str	r4, [r0, #16]
	sys_heap_init(&h->heap, mem, bytes);
   10420:	f7f3 fe68 	bl	40f4 <sys_heap_init>
}
   10424:	bd10      	pop	{r4, pc}

00010426 <fabs>:
   10426:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   1042a:	4770      	bx	lr

0001042c <finite>:
   1042c:	f041 4000 	orr.w	r0, r1, #2147483648	; 0x80000000
   10430:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
   10434:	0fc0      	lsrs	r0, r0, #31
   10436:	4770      	bx	lr

00010438 <__sfmoreglue>:
   10438:	b570      	push	{r4, r5, r6, lr}
   1043a:	2268      	movs	r2, #104	; 0x68
   1043c:	1e4d      	subs	r5, r1, #1
   1043e:	4355      	muls	r5, r2
   10440:	460e      	mov	r6, r1
   10442:	f105 0174 	add.w	r1, r5, #116	; 0x74
   10446:	f7fd fa63 	bl	d910 <_malloc_r>
   1044a:	4604      	mov	r4, r0
   1044c:	b140      	cbz	r0, 10460 <__sfmoreglue+0x28>
   1044e:	2100      	movs	r1, #0
   10450:	e9c0 1600 	strd	r1, r6, [r0]
   10454:	300c      	adds	r0, #12
   10456:	60a0      	str	r0, [r4, #8]
   10458:	f105 0268 	add.w	r2, r5, #104	; 0x68
   1045c:	f000 f849 	bl	104f2 <memset>
   10460:	4620      	mov	r0, r4
   10462:	bd70      	pop	{r4, r5, r6, pc}

00010464 <_fwalk_reent>:
   10464:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   10468:	4606      	mov	r6, r0
   1046a:	4688      	mov	r8, r1
   1046c:	f100 0448 	add.w	r4, r0, #72	; 0x48
   10470:	2700      	movs	r7, #0
   10472:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
   10476:	f1b9 0901 	subs.w	r9, r9, #1
   1047a:	d505      	bpl.n	10488 <_fwalk_reent+0x24>
   1047c:	6824      	ldr	r4, [r4, #0]
   1047e:	2c00      	cmp	r4, #0
   10480:	d1f7      	bne.n	10472 <_fwalk_reent+0xe>
   10482:	4638      	mov	r0, r7
   10484:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   10488:	89ab      	ldrh	r3, [r5, #12]
   1048a:	2b01      	cmp	r3, #1
   1048c:	d907      	bls.n	1049e <_fwalk_reent+0x3a>
   1048e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
   10492:	3301      	adds	r3, #1
   10494:	d003      	beq.n	1049e <_fwalk_reent+0x3a>
   10496:	4629      	mov	r1, r5
   10498:	4630      	mov	r0, r6
   1049a:	47c0      	blx	r8
   1049c:	4307      	orrs	r7, r0
   1049e:	3568      	adds	r5, #104	; 0x68
   104a0:	e7e9      	b.n	10476 <_fwalk_reent+0x12>

000104a2 <__itoa>:
   104a2:	1e93      	subs	r3, r2, #2
   104a4:	2b22      	cmp	r3, #34	; 0x22
   104a6:	b510      	push	{r4, lr}
   104a8:	460c      	mov	r4, r1
   104aa:	d904      	bls.n	104b6 <__itoa+0x14>
   104ac:	2300      	movs	r3, #0
   104ae:	700b      	strb	r3, [r1, #0]
   104b0:	461c      	mov	r4, r3
   104b2:	4620      	mov	r0, r4
   104b4:	bd10      	pop	{r4, pc}
   104b6:	2a0a      	cmp	r2, #10
   104b8:	d109      	bne.n	104ce <__itoa+0x2c>
   104ba:	2800      	cmp	r0, #0
   104bc:	da07      	bge.n	104ce <__itoa+0x2c>
   104be:	232d      	movs	r3, #45	; 0x2d
   104c0:	700b      	strb	r3, [r1, #0]
   104c2:	4240      	negs	r0, r0
   104c4:	2101      	movs	r1, #1
   104c6:	4421      	add	r1, r4
   104c8:	f7fd fa8c 	bl	d9e4 <__utoa>
   104cc:	e7f1      	b.n	104b2 <__itoa+0x10>
   104ce:	2100      	movs	r1, #0
   104d0:	e7f9      	b.n	104c6 <__itoa+0x24>

000104d2 <itoa>:
   104d2:	f7ff bfe6 	b.w	104a2 <__itoa>

000104d6 <memcpy>:
   104d6:	440a      	add	r2, r1
   104d8:	4291      	cmp	r1, r2
   104da:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
   104de:	d100      	bne.n	104e2 <memcpy+0xc>
   104e0:	4770      	bx	lr
   104e2:	b510      	push	{r4, lr}
   104e4:	f811 4b01 	ldrb.w	r4, [r1], #1
   104e8:	f803 4f01 	strb.w	r4, [r3, #1]!
   104ec:	4291      	cmp	r1, r2
   104ee:	d1f9      	bne.n	104e4 <memcpy+0xe>
   104f0:	bd10      	pop	{r4, pc}

000104f2 <memset>:
   104f2:	4402      	add	r2, r0
   104f4:	4603      	mov	r3, r0
   104f6:	4293      	cmp	r3, r2
   104f8:	d100      	bne.n	104fc <memset+0xa>
   104fa:	4770      	bx	lr
   104fc:	f803 1b01 	strb.w	r1, [r3], #1
   10500:	e7f9      	b.n	104f6 <memset+0x4>

00010502 <__sread>:
   10502:	b510      	push	{r4, lr}
   10504:	460c      	mov	r4, r1
   10506:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   1050a:	f7fd fe1d 	bl	e148 <_read_r>
   1050e:	2800      	cmp	r0, #0
   10510:	bfab      	itete	ge
   10512:	6d63      	ldrge	r3, [r4, #84]	; 0x54
   10514:	89a3      	ldrhlt	r3, [r4, #12]
   10516:	181b      	addge	r3, r3, r0
   10518:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
   1051c:	bfac      	ite	ge
   1051e:	6563      	strge	r3, [r4, #84]	; 0x54
   10520:	81a3      	strhlt	r3, [r4, #12]
   10522:	bd10      	pop	{r4, pc}

00010524 <__swrite>:
   10524:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   10528:	461f      	mov	r7, r3
   1052a:	898b      	ldrh	r3, [r1, #12]
   1052c:	05db      	lsls	r3, r3, #23
   1052e:	4605      	mov	r5, r0
   10530:	460c      	mov	r4, r1
   10532:	4616      	mov	r6, r2
   10534:	d505      	bpl.n	10542 <__swrite+0x1e>
   10536:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   1053a:	2302      	movs	r3, #2
   1053c:	2200      	movs	r2, #0
   1053e:	f7fd fab5 	bl	daac <_lseek_r>
   10542:	89a3      	ldrh	r3, [r4, #12]
   10544:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   10548:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   1054c:	81a3      	strh	r3, [r4, #12]
   1054e:	4632      	mov	r2, r6
   10550:	463b      	mov	r3, r7
   10552:	4628      	mov	r0, r5
   10554:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   10558:	f7fd ba86 	b.w	da68 <_write_r>

0001055c <__sseek>:
   1055c:	b510      	push	{r4, lr}
   1055e:	460c      	mov	r4, r1
   10560:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   10564:	f7fd faa2 	bl	daac <_lseek_r>
   10568:	1c43      	adds	r3, r0, #1
   1056a:	89a3      	ldrh	r3, [r4, #12]
   1056c:	bf15      	itete	ne
   1056e:	6560      	strne	r0, [r4, #84]	; 0x54
   10570:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   10574:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   10578:	81a3      	strheq	r3, [r4, #12]
   1057a:	bf18      	it	ne
   1057c:	81a3      	strhne	r3, [r4, #12]
   1057e:	bd10      	pop	{r4, pc}

00010580 <__sclose>:
   10580:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   10584:	f7fd ba82 	b.w	da8c <_close_r>

00010588 <strncpy>:
   10588:	b510      	push	{r4, lr}
   1058a:	3901      	subs	r1, #1
   1058c:	4603      	mov	r3, r0
   1058e:	b132      	cbz	r2, 1059e <strncpy+0x16>
   10590:	f811 4f01 	ldrb.w	r4, [r1, #1]!
   10594:	f803 4b01 	strb.w	r4, [r3], #1
   10598:	3a01      	subs	r2, #1
   1059a:	2c00      	cmp	r4, #0
   1059c:	d1f7      	bne.n	1058e <strncpy+0x6>
   1059e:	441a      	add	r2, r3
   105a0:	2100      	movs	r1, #0
   105a2:	4293      	cmp	r3, r2
   105a4:	d100      	bne.n	105a8 <strncpy+0x20>
   105a6:	bd10      	pop	{r4, pc}
   105a8:	f803 1b01 	strb.w	r1, [r3], #1
   105ac:	e7f9      	b.n	105a2 <strncpy+0x1a>

000105ae <strnlen>:
   105ae:	b510      	push	{r4, lr}
   105b0:	4602      	mov	r2, r0
   105b2:	4401      	add	r1, r0
   105b4:	428a      	cmp	r2, r1
   105b6:	4613      	mov	r3, r2
   105b8:	d003      	beq.n	105c2 <strnlen+0x14>
   105ba:	781c      	ldrb	r4, [r3, #0]
   105bc:	3201      	adds	r2, #1
   105be:	2c00      	cmp	r4, #0
   105c0:	d1f8      	bne.n	105b4 <strnlen+0x6>
   105c2:	1a18      	subs	r0, r3, r0
   105c4:	bd10      	pop	{r4, pc}

000105c6 <print_e>:
   105c6:	b5f0      	push	{r4, r5, r6, r7, lr}
   105c8:	b08b      	sub	sp, #44	; 0x2c
   105ca:	460d      	mov	r5, r1
   105cc:	a908      	add	r1, sp, #32
   105ce:	9e10      	ldr	r6, [sp, #64]	; 0x40
   105d0:	9104      	str	r1, [sp, #16]
   105d2:	a907      	add	r1, sp, #28
   105d4:	9103      	str	r1, [sp, #12]
   105d6:	a909      	add	r1, sp, #36	; 0x24
   105d8:	9102      	str	r1, [sp, #8]
   105da:	1c71      	adds	r1, r6, #1
   105dc:	9101      	str	r1, [sp, #4]
   105de:	2102      	movs	r1, #2
   105e0:	9100      	str	r1, [sp, #0]
   105e2:	f89d 7044 	ldrb.w	r7, [sp, #68]	; 0x44
   105e6:	9c12      	ldr	r4, [sp, #72]	; 0x48
   105e8:	f7f1 fce2 	bl	1fb0 <_dtoa_r>
   105ec:	9a09      	ldr	r2, [sp, #36]	; 0x24
   105ee:	f242 730f 	movw	r3, #9999	; 0x270f
   105f2:	429a      	cmp	r2, r3
   105f4:	4601      	mov	r1, r0
   105f6:	d104      	bne.n	10602 <print_e+0x3c>
   105f8:	4628      	mov	r0, r5
   105fa:	f000 f8d2 	bl	107a2 <strcpy>
   105fe:	b00b      	add	sp, #44	; 0x2c
   10600:	bdf0      	pop	{r4, r5, r6, r7, pc}
   10602:	462b      	mov	r3, r5
   10604:	7800      	ldrb	r0, [r0, #0]
   10606:	f803 0b01 	strb.w	r0, [r3], #1
   1060a:	2e00      	cmp	r6, #0
   1060c:	bfc8      	it	gt
   1060e:	2401      	movgt	r4, #1
   10610:	202e      	movs	r0, #46	; 0x2e
   10612:	f811 5f01 	ldrb.w	r5, [r1, #1]!
   10616:	b10d      	cbz	r5, 1061c <print_e+0x56>
   10618:	2e00      	cmp	r6, #0
   1061a:	dc37      	bgt.n	1068c <print_e+0xc6>
   1061c:	2f67      	cmp	r7, #103	; 0x67
   1061e:	d046      	beq.n	106ae <print_e+0xe8>
   10620:	2f47      	cmp	r7, #71	; 0x47
   10622:	d046      	beq.n	106b2 <print_e+0xec>
   10624:	212e      	movs	r1, #46	; 0x2e
   10626:	2030      	movs	r0, #48	; 0x30
   10628:	2e00      	cmp	r6, #0
   1062a:	dc38      	bgt.n	1069e <print_e+0xd8>
   1062c:	1e51      	subs	r1, r2, #1
   1062e:	2900      	cmp	r1, #0
   10630:	bfb8      	it	lt
   10632:	f1c2 0201 	rsblt	r2, r2, #1
   10636:	4618      	mov	r0, r3
   10638:	9109      	str	r1, [sp, #36]	; 0x24
   1063a:	bfac      	ite	ge
   1063c:	222b      	movge	r2, #43	; 0x2b
   1063e:	9209      	strlt	r2, [sp, #36]	; 0x24
   10640:	f800 7b02 	strb.w	r7, [r0], #2
   10644:	bfa8      	it	ge
   10646:	705a      	strbge	r2, [r3, #1]
   10648:	9a09      	ldr	r2, [sp, #36]	; 0x24
   1064a:	bfbc      	itt	lt
   1064c:	212d      	movlt	r1, #45	; 0x2d
   1064e:	7059      	strblt	r1, [r3, #1]
   10650:	2a63      	cmp	r2, #99	; 0x63
   10652:	dd0b      	ble.n	1066c <print_e+0xa6>
   10654:	2164      	movs	r1, #100	; 0x64
   10656:	fb92 f1f1 	sdiv	r1, r2, r1
   1065a:	f101 0430 	add.w	r4, r1, #48	; 0x30
   1065e:	1cd8      	adds	r0, r3, #3
   10660:	709c      	strb	r4, [r3, #2]
   10662:	f06f 0363 	mvn.w	r3, #99	; 0x63
   10666:	fb03 2201 	mla	r2, r3, r1, r2
   1066a:	9209      	str	r2, [sp, #36]	; 0x24
   1066c:	9b09      	ldr	r3, [sp, #36]	; 0x24
   1066e:	220a      	movs	r2, #10
   10670:	fb93 f2f2 	sdiv	r2, r3, r2
   10674:	f102 0130 	add.w	r1, r2, #48	; 0x30
   10678:	7001      	strb	r1, [r0, #0]
   1067a:	f06f 0109 	mvn.w	r1, #9
   1067e:	fb01 3302 	mla	r3, r1, r2, r3
   10682:	3330      	adds	r3, #48	; 0x30
   10684:	7043      	strb	r3, [r0, #1]
   10686:	2300      	movs	r3, #0
   10688:	7083      	strb	r3, [r0, #2]
   1068a:	e7b8      	b.n	105fe <print_e+0x38>
   1068c:	b10c      	cbz	r4, 10692 <print_e+0xcc>
   1068e:	f803 0b01 	strb.w	r0, [r3], #1
   10692:	780c      	ldrb	r4, [r1, #0]
   10694:	f803 4b01 	strb.w	r4, [r3], #1
   10698:	3e01      	subs	r6, #1
   1069a:	2400      	movs	r4, #0
   1069c:	e7b9      	b.n	10612 <print_e+0x4c>
   1069e:	b10c      	cbz	r4, 106a4 <print_e+0xde>
   106a0:	f803 1b01 	strb.w	r1, [r3], #1
   106a4:	f803 0b01 	strb.w	r0, [r3], #1
   106a8:	3e01      	subs	r6, #1
   106aa:	2400      	movs	r4, #0
   106ac:	e7bc      	b.n	10628 <print_e+0x62>
   106ae:	2765      	movs	r7, #101	; 0x65
   106b0:	e7bc      	b.n	1062c <print_e+0x66>
   106b2:	2745      	movs	r7, #69	; 0x45
   106b4:	e7ba      	b.n	1062c <print_e+0x66>

000106b6 <__hi0bits>:
   106b6:	0c02      	lsrs	r2, r0, #16
   106b8:	0412      	lsls	r2, r2, #16
   106ba:	4603      	mov	r3, r0
   106bc:	b9ca      	cbnz	r2, 106f2 <__hi0bits+0x3c>
   106be:	0403      	lsls	r3, r0, #16
   106c0:	2010      	movs	r0, #16
   106c2:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
   106c6:	bf04      	itt	eq
   106c8:	021b      	lsleq	r3, r3, #8
   106ca:	3008      	addeq	r0, #8
   106cc:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
   106d0:	bf04      	itt	eq
   106d2:	011b      	lsleq	r3, r3, #4
   106d4:	3004      	addeq	r0, #4
   106d6:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
   106da:	bf04      	itt	eq
   106dc:	009b      	lsleq	r3, r3, #2
   106de:	3002      	addeq	r0, #2
   106e0:	2b00      	cmp	r3, #0
   106e2:	db05      	blt.n	106f0 <__hi0bits+0x3a>
   106e4:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
   106e8:	f100 0001 	add.w	r0, r0, #1
   106ec:	bf08      	it	eq
   106ee:	2020      	moveq	r0, #32
   106f0:	4770      	bx	lr
   106f2:	2000      	movs	r0, #0
   106f4:	e7e5      	b.n	106c2 <__hi0bits+0xc>

000106f6 <__lo0bits>:
   106f6:	6803      	ldr	r3, [r0, #0]
   106f8:	4602      	mov	r2, r0
   106fa:	f013 0007 	ands.w	r0, r3, #7
   106fe:	d00b      	beq.n	10718 <__lo0bits+0x22>
   10700:	07d9      	lsls	r1, r3, #31
   10702:	d421      	bmi.n	10748 <__lo0bits+0x52>
   10704:	0798      	lsls	r0, r3, #30
   10706:	bf49      	itett	mi
   10708:	085b      	lsrmi	r3, r3, #1
   1070a:	089b      	lsrpl	r3, r3, #2
   1070c:	2001      	movmi	r0, #1
   1070e:	6013      	strmi	r3, [r2, #0]
   10710:	bf5c      	itt	pl
   10712:	6013      	strpl	r3, [r2, #0]
   10714:	2002      	movpl	r0, #2
   10716:	4770      	bx	lr
   10718:	b299      	uxth	r1, r3
   1071a:	b909      	cbnz	r1, 10720 <__lo0bits+0x2a>
   1071c:	0c1b      	lsrs	r3, r3, #16
   1071e:	2010      	movs	r0, #16
   10720:	b2d9      	uxtb	r1, r3
   10722:	b909      	cbnz	r1, 10728 <__lo0bits+0x32>
   10724:	3008      	adds	r0, #8
   10726:	0a1b      	lsrs	r3, r3, #8
   10728:	0719      	lsls	r1, r3, #28
   1072a:	bf04      	itt	eq
   1072c:	091b      	lsreq	r3, r3, #4
   1072e:	3004      	addeq	r0, #4
   10730:	0799      	lsls	r1, r3, #30
   10732:	bf04      	itt	eq
   10734:	089b      	lsreq	r3, r3, #2
   10736:	3002      	addeq	r0, #2
   10738:	07d9      	lsls	r1, r3, #31
   1073a:	d403      	bmi.n	10744 <__lo0bits+0x4e>
   1073c:	085b      	lsrs	r3, r3, #1
   1073e:	f100 0001 	add.w	r0, r0, #1
   10742:	d003      	beq.n	1074c <__lo0bits+0x56>
   10744:	6013      	str	r3, [r2, #0]
   10746:	4770      	bx	lr
   10748:	2000      	movs	r0, #0
   1074a:	4770      	bx	lr
   1074c:	2020      	movs	r0, #32
   1074e:	4770      	bx	lr

00010750 <__mcmp>:
   10750:	690a      	ldr	r2, [r1, #16]
   10752:	4603      	mov	r3, r0
   10754:	6900      	ldr	r0, [r0, #16]
   10756:	1a80      	subs	r0, r0, r2
   10758:	b530      	push	{r4, r5, lr}
   1075a:	d10d      	bne.n	10778 <__mcmp+0x28>
   1075c:	3314      	adds	r3, #20
   1075e:	3114      	adds	r1, #20
   10760:	eb03 0482 	add.w	r4, r3, r2, lsl #2
   10764:	eb01 0182 	add.w	r1, r1, r2, lsl #2
   10768:	f854 5d04 	ldr.w	r5, [r4, #-4]!
   1076c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
   10770:	4295      	cmp	r5, r2
   10772:	d002      	beq.n	1077a <__mcmp+0x2a>
   10774:	d304      	bcc.n	10780 <__mcmp+0x30>
   10776:	2001      	movs	r0, #1
   10778:	bd30      	pop	{r4, r5, pc}
   1077a:	42a3      	cmp	r3, r4
   1077c:	d3f4      	bcc.n	10768 <__mcmp+0x18>
   1077e:	e7fb      	b.n	10778 <__mcmp+0x28>
   10780:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   10784:	e7f8      	b.n	10778 <__mcmp+0x28>

00010786 <_calloc_r>:
   10786:	b538      	push	{r3, r4, r5, lr}
   10788:	fb02 f501 	mul.w	r5, r2, r1
   1078c:	4629      	mov	r1, r5
   1078e:	f7fd f8bf 	bl	d910 <_malloc_r>
   10792:	4604      	mov	r4, r0
   10794:	b118      	cbz	r0, 1079e <_calloc_r+0x18>
   10796:	462a      	mov	r2, r5
   10798:	2100      	movs	r1, #0
   1079a:	f7ff feaa 	bl	104f2 <memset>
   1079e:	4620      	mov	r0, r4
   107a0:	bd38      	pop	{r3, r4, r5, pc}

000107a2 <strcpy>:
   107a2:	4603      	mov	r3, r0
   107a4:	f811 2b01 	ldrb.w	r2, [r1], #1
   107a8:	f803 2b01 	strb.w	r2, [r3], #1
   107ac:	2a00      	cmp	r2, #0
   107ae:	d1f9      	bne.n	107a4 <strcpy+0x2>
   107b0:	4770      	bx	lr

000107b2 <quorem>:
   107b2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   107b6:	6903      	ldr	r3, [r0, #16]
   107b8:	690c      	ldr	r4, [r1, #16]
   107ba:	42a3      	cmp	r3, r4
   107bc:	4607      	mov	r7, r0
   107be:	db7d      	blt.n	108bc <quorem+0x10a>
   107c0:	3c01      	subs	r4, #1
   107c2:	f101 0814 	add.w	r8, r1, #20
   107c6:	f100 0514 	add.w	r5, r0, #20
   107ca:	eb05 0384 	add.w	r3, r5, r4, lsl #2
   107ce:	9301      	str	r3, [sp, #4]
   107d0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
   107d4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
   107d8:	3301      	adds	r3, #1
   107da:	429a      	cmp	r2, r3
   107dc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
   107e0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
   107e4:	fbb2 f6f3 	udiv	r6, r2, r3
   107e8:	d32e      	bcc.n	10848 <quorem+0x96>
   107ea:	f04f 0e00 	mov.w	lr, #0
   107ee:	4640      	mov	r0, r8
   107f0:	46ac      	mov	ip, r5
   107f2:	46f2      	mov	sl, lr
   107f4:	f850 2b04 	ldr.w	r2, [r0], #4
   107f8:	b293      	uxth	r3, r2
   107fa:	fb06 e303 	mla	r3, r6, r3, lr
   107fe:	ea4f 4e13 	mov.w	lr, r3, lsr #16
   10802:	0c12      	lsrs	r2, r2, #16
   10804:	b29b      	uxth	r3, r3
   10806:	fb06 e202 	mla	r2, r6, r2, lr
   1080a:	ebaa 0303 	sub.w	r3, sl, r3
   1080e:	f8dc a000 	ldr.w	sl, [ip]
   10812:	ea4f 4e12 	mov.w	lr, r2, lsr #16
   10816:	b292      	uxth	r2, r2
   10818:	fa13 f38a 	uxtah	r3, r3, sl
   1081c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
   10820:	eb02 4223 	add.w	r2, r2, r3, asr #16
   10824:	b29b      	uxth	r3, r3
   10826:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
   1082a:	4581      	cmp	r9, r0
   1082c:	f84c 3b04 	str.w	r3, [ip], #4
   10830:	ea4f 4a22 	mov.w	sl, r2, asr #16
   10834:	d2de      	bcs.n	107f4 <quorem+0x42>
   10836:	f855 300b 	ldr.w	r3, [r5, fp]
   1083a:	b92b      	cbnz	r3, 10848 <quorem+0x96>
   1083c:	9b01      	ldr	r3, [sp, #4]
   1083e:	3b04      	subs	r3, #4
   10840:	429d      	cmp	r5, r3
   10842:	461a      	mov	r2, r3
   10844:	d32e      	bcc.n	108a4 <quorem+0xf2>
   10846:	613c      	str	r4, [r7, #16]
   10848:	4638      	mov	r0, r7
   1084a:	f7ff ff81 	bl	10750 <__mcmp>
   1084e:	2800      	cmp	r0, #0
   10850:	db24      	blt.n	1089c <quorem+0xea>
   10852:	3601      	adds	r6, #1
   10854:	4628      	mov	r0, r5
   10856:	f04f 0c00 	mov.w	ip, #0
   1085a:	f858 2b04 	ldr.w	r2, [r8], #4
   1085e:	f8d0 e000 	ldr.w	lr, [r0]
   10862:	b293      	uxth	r3, r2
   10864:	ebac 0303 	sub.w	r3, ip, r3
   10868:	0c12      	lsrs	r2, r2, #16
   1086a:	fa13 f38e 	uxtah	r3, r3, lr
   1086e:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
   10872:	eb02 4223 	add.w	r2, r2, r3, asr #16
   10876:	b29b      	uxth	r3, r3
   10878:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
   1087c:	45c1      	cmp	r9, r8
   1087e:	f840 3b04 	str.w	r3, [r0], #4
   10882:	ea4f 4c22 	mov.w	ip, r2, asr #16
   10886:	d2e8      	bcs.n	1085a <quorem+0xa8>
   10888:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
   1088c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
   10890:	b922      	cbnz	r2, 1089c <quorem+0xea>
   10892:	3b04      	subs	r3, #4
   10894:	429d      	cmp	r5, r3
   10896:	461a      	mov	r2, r3
   10898:	d30a      	bcc.n	108b0 <quorem+0xfe>
   1089a:	613c      	str	r4, [r7, #16]
   1089c:	4630      	mov	r0, r6
   1089e:	b003      	add	sp, #12
   108a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   108a4:	6812      	ldr	r2, [r2, #0]
   108a6:	3b04      	subs	r3, #4
   108a8:	2a00      	cmp	r2, #0
   108aa:	d1cc      	bne.n	10846 <quorem+0x94>
   108ac:	3c01      	subs	r4, #1
   108ae:	e7c7      	b.n	10840 <quorem+0x8e>
   108b0:	6812      	ldr	r2, [r2, #0]
   108b2:	3b04      	subs	r3, #4
   108b4:	2a00      	cmp	r2, #0
   108b6:	d1f0      	bne.n	1089a <quorem+0xe8>
   108b8:	3c01      	subs	r4, #1
   108ba:	e7eb      	b.n	10894 <quorem+0xe2>
   108bc:	2000      	movs	r0, #0
   108be:	e7ee      	b.n	1089e <quorem+0xec>

000108c0 <__sfputc_r>:
   108c0:	6893      	ldr	r3, [r2, #8]
   108c2:	3b01      	subs	r3, #1
   108c4:	2b00      	cmp	r3, #0
   108c6:	b410      	push	{r4}
   108c8:	6093      	str	r3, [r2, #8]
   108ca:	da07      	bge.n	108dc <__sfputc_r+0x1c>
   108cc:	6994      	ldr	r4, [r2, #24]
   108ce:	42a3      	cmp	r3, r4
   108d0:	db01      	blt.n	108d6 <__sfputc_r+0x16>
   108d2:	290a      	cmp	r1, #10
   108d4:	d102      	bne.n	108dc <__sfputc_r+0x1c>
   108d6:	bc10      	pop	{r4}
   108d8:	f7fd bece 	b.w	e678 <__swbuf_r>
   108dc:	6813      	ldr	r3, [r2, #0]
   108de:	1c58      	adds	r0, r3, #1
   108e0:	6010      	str	r0, [r2, #0]
   108e2:	7019      	strb	r1, [r3, #0]
   108e4:	4608      	mov	r0, r1
   108e6:	bc10      	pop	{r4}
   108e8:	4770      	bx	lr

000108ea <__sfputs_r>:
   108ea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   108ec:	4606      	mov	r6, r0
   108ee:	460f      	mov	r7, r1
   108f0:	4614      	mov	r4, r2
   108f2:	18d5      	adds	r5, r2, r3
   108f4:	42ac      	cmp	r4, r5
   108f6:	d101      	bne.n	108fc <__sfputs_r+0x12>
   108f8:	2000      	movs	r0, #0
   108fa:	e007      	b.n	1090c <__sfputs_r+0x22>
   108fc:	f814 1b01 	ldrb.w	r1, [r4], #1
   10900:	463a      	mov	r2, r7
   10902:	4630      	mov	r0, r6
   10904:	f7ff ffdc 	bl	108c0 <__sfputc_r>
   10908:	1c43      	adds	r3, r0, #1
   1090a:	d1f3      	bne.n	108f4 <__sfputs_r+0xa>
   1090c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0001090e <_printf_common>:
   1090e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   10912:	4616      	mov	r6, r2
   10914:	4699      	mov	r9, r3
   10916:	688a      	ldr	r2, [r1, #8]
   10918:	690b      	ldr	r3, [r1, #16]
   1091a:	f8dd 8020 	ldr.w	r8, [sp, #32]
   1091e:	4293      	cmp	r3, r2
   10920:	bfb8      	it	lt
   10922:	4613      	movlt	r3, r2
   10924:	6033      	str	r3, [r6, #0]
   10926:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
   1092a:	4607      	mov	r7, r0
   1092c:	460c      	mov	r4, r1
   1092e:	b10a      	cbz	r2, 10934 <_printf_common+0x26>
   10930:	3301      	adds	r3, #1
   10932:	6033      	str	r3, [r6, #0]
   10934:	6823      	ldr	r3, [r4, #0]
   10936:	0699      	lsls	r1, r3, #26
   10938:	bf42      	ittt	mi
   1093a:	6833      	ldrmi	r3, [r6, #0]
   1093c:	3302      	addmi	r3, #2
   1093e:	6033      	strmi	r3, [r6, #0]
   10940:	6825      	ldr	r5, [r4, #0]
   10942:	f015 0506 	ands.w	r5, r5, #6
   10946:	d106      	bne.n	10956 <_printf_common+0x48>
   10948:	f104 0a19 	add.w	sl, r4, #25
   1094c:	68e3      	ldr	r3, [r4, #12]
   1094e:	6832      	ldr	r2, [r6, #0]
   10950:	1a9b      	subs	r3, r3, r2
   10952:	42ab      	cmp	r3, r5
   10954:	dc26      	bgt.n	109a4 <_printf_common+0x96>
   10956:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
   1095a:	1e13      	subs	r3, r2, #0
   1095c:	6822      	ldr	r2, [r4, #0]
   1095e:	bf18      	it	ne
   10960:	2301      	movne	r3, #1
   10962:	0692      	lsls	r2, r2, #26
   10964:	d42b      	bmi.n	109be <_printf_common+0xb0>
   10966:	f104 0243 	add.w	r2, r4, #67	; 0x43
   1096a:	4649      	mov	r1, r9
   1096c:	4638      	mov	r0, r7
   1096e:	47c0      	blx	r8
   10970:	3001      	adds	r0, #1
   10972:	d01e      	beq.n	109b2 <_printf_common+0xa4>
   10974:	6823      	ldr	r3, [r4, #0]
   10976:	68e5      	ldr	r5, [r4, #12]
   10978:	6832      	ldr	r2, [r6, #0]
   1097a:	f003 0306 	and.w	r3, r3, #6
   1097e:	2b04      	cmp	r3, #4
   10980:	bf08      	it	eq
   10982:	1aad      	subeq	r5, r5, r2
   10984:	68a3      	ldr	r3, [r4, #8]
   10986:	6922      	ldr	r2, [r4, #16]
   10988:	bf0c      	ite	eq
   1098a:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
   1098e:	2500      	movne	r5, #0
   10990:	4293      	cmp	r3, r2
   10992:	bfc4      	itt	gt
   10994:	1a9b      	subgt	r3, r3, r2
   10996:	18ed      	addgt	r5, r5, r3
   10998:	2600      	movs	r6, #0
   1099a:	341a      	adds	r4, #26
   1099c:	42b5      	cmp	r5, r6
   1099e:	d11a      	bne.n	109d6 <_printf_common+0xc8>
   109a0:	2000      	movs	r0, #0
   109a2:	e008      	b.n	109b6 <_printf_common+0xa8>
   109a4:	2301      	movs	r3, #1
   109a6:	4652      	mov	r2, sl
   109a8:	4649      	mov	r1, r9
   109aa:	4638      	mov	r0, r7
   109ac:	47c0      	blx	r8
   109ae:	3001      	adds	r0, #1
   109b0:	d103      	bne.n	109ba <_printf_common+0xac>
   109b2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   109b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   109ba:	3501      	adds	r5, #1
   109bc:	e7c6      	b.n	1094c <_printf_common+0x3e>
   109be:	18e1      	adds	r1, r4, r3
   109c0:	1c5a      	adds	r2, r3, #1
   109c2:	2030      	movs	r0, #48	; 0x30
   109c4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
   109c8:	4422      	add	r2, r4
   109ca:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
   109ce:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
   109d2:	3302      	adds	r3, #2
   109d4:	e7c7      	b.n	10966 <_printf_common+0x58>
   109d6:	2301      	movs	r3, #1
   109d8:	4622      	mov	r2, r4
   109da:	4649      	mov	r1, r9
   109dc:	4638      	mov	r0, r7
   109de:	47c0      	blx	r8
   109e0:	3001      	adds	r0, #1
   109e2:	d0e6      	beq.n	109b2 <_printf_common+0xa4>
   109e4:	3601      	adds	r6, #1
   109e6:	e7d9      	b.n	1099c <_printf_common+0x8e>

000109e8 <abort>:
   109e8:	b508      	push	{r3, lr}
   109ea:	2006      	movs	r0, #6
   109ec:	f7fd ff44 	bl	e878 <raise>
   109f0:	2001      	movs	r0, #1
   109f2:	f7f6 f875 	bl	6ae0 <_exit>

000109f6 <__swhatbuf_r>:
   109f6:	b570      	push	{r4, r5, r6, lr}
   109f8:	460e      	mov	r6, r1
   109fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   109fe:	2900      	cmp	r1, #0
   10a00:	b096      	sub	sp, #88	; 0x58
   10a02:	4614      	mov	r4, r2
   10a04:	461d      	mov	r5, r3
   10a06:	da08      	bge.n	10a1a <__swhatbuf_r+0x24>
   10a08:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
   10a0c:	2200      	movs	r2, #0
   10a0e:	602a      	str	r2, [r5, #0]
   10a10:	061a      	lsls	r2, r3, #24
   10a12:	d410      	bmi.n	10a36 <__swhatbuf_r+0x40>
   10a14:	f44f 6380 	mov.w	r3, #1024	; 0x400
   10a18:	e00e      	b.n	10a38 <__swhatbuf_r+0x42>
   10a1a:	466a      	mov	r2, sp
   10a1c:	f7fd ff46 	bl	e8ac <_fstat_r>
   10a20:	2800      	cmp	r0, #0
   10a22:	dbf1      	blt.n	10a08 <__swhatbuf_r+0x12>
   10a24:	9a01      	ldr	r2, [sp, #4]
   10a26:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
   10a2a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
   10a2e:	425a      	negs	r2, r3
   10a30:	415a      	adcs	r2, r3
   10a32:	602a      	str	r2, [r5, #0]
   10a34:	e7ee      	b.n	10a14 <__swhatbuf_r+0x1e>
   10a36:	2340      	movs	r3, #64	; 0x40
   10a38:	2000      	movs	r0, #0
   10a3a:	6023      	str	r3, [r4, #0]
   10a3c:	b016      	add	sp, #88	; 0x58
   10a3e:	bd70      	pop	{r4, r5, r6, pc}

00010a40 <_raise_r>:
   10a40:	291f      	cmp	r1, #31
   10a42:	b538      	push	{r3, r4, r5, lr}
   10a44:	4604      	mov	r4, r0
   10a46:	460d      	mov	r5, r1
   10a48:	d904      	bls.n	10a54 <_raise_r+0x14>
   10a4a:	2316      	movs	r3, #22
   10a4c:	6003      	str	r3, [r0, #0]
   10a4e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
   10a52:	bd38      	pop	{r3, r4, r5, pc}
   10a54:	6c42      	ldr	r2, [r0, #68]	; 0x44
   10a56:	b112      	cbz	r2, 10a5e <_raise_r+0x1e>
   10a58:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
   10a5c:	b94b      	cbnz	r3, 10a72 <_raise_r+0x32>
   10a5e:	4620      	mov	r0, r4
   10a60:	f000 f816 	bl	10a90 <_getpid_r>
   10a64:	462a      	mov	r2, r5
   10a66:	4601      	mov	r1, r0
   10a68:	4620      	mov	r0, r4
   10a6a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   10a6e:	f7fd bf0b 	b.w	e888 <_kill_r>
   10a72:	2b01      	cmp	r3, #1
   10a74:	d00a      	beq.n	10a8c <_raise_r+0x4c>
   10a76:	1c59      	adds	r1, r3, #1
   10a78:	d103      	bne.n	10a82 <_raise_r+0x42>
   10a7a:	2316      	movs	r3, #22
   10a7c:	6003      	str	r3, [r0, #0]
   10a7e:	2001      	movs	r0, #1
   10a80:	e7e7      	b.n	10a52 <_raise_r+0x12>
   10a82:	2400      	movs	r4, #0
   10a84:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
   10a88:	4628      	mov	r0, r5
   10a8a:	4798      	blx	r3
   10a8c:	2000      	movs	r0, #0
   10a8e:	e7e0      	b.n	10a52 <_raise_r+0x12>

00010a90 <_getpid_r>:
   10a90:	f7fe bbd4 	b.w	f23c <_getpid>

00010a94 <z_arm_platform_init>:
	 */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r0, =SystemInit
	bx r0
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	b SystemInit
   10a94:	f7f7 bf74 	b.w	8980 <SystemInit>
