{
  "exhaustive" : 1,
  "component": "TIM",
  "arch": "STM32F407",
  "licence": "GPL",
  "components": [
    { "name": "TIM2",
      "address": "0x40000000",
      "registers": [
        { "name": "CR1", "offset": "0x00", "read": 1, "write": 1 },
        { "name": "CR2", "offset": "0x04", "read": 1, "write": 1 },
        { "name": "SMCR", "offset": "0x08", "read": 1, "write": 1 },
        { "name": "DIER", "offset": "0x0C", "read": 1, "write": 1 },
        { "name": "SR", "offset": "0x10", "read": 1, "write": 1 },
        { "name": "EGR", "offset": "0x14", "read": 1, "write": 1 },
        { "name": "CCMR1", "offset": "0x18", "read": 1, "write": 1 },
        { "name": "CCMR2", "offset": "0x1C", "read": 1, "write": 1 },
        { "name": "CCER", "offset": "0x20", "read": 1, "write": 1 },
        { "name": "CNT", "offset": "0x24", "read": 1, "write": 1 },
        { "name": "PSC", "offset": "0x28", "read": 1, "write": 1 },
        { "name": "ARR", "offset": "0x2C", "read": 1, "write": 1 },
        { "name": "CCR1", "offset": "0x34", "read": 1, "write": 1 },
        { "name": "CCR2", "offset": "0x38", "read": 1, "write": 1 },
        { "name": "CCR3", "offset": "0x3C", "read": 1, "write": 1 },
        { "name": "CCR4", "offset": "0x40", "read": 1, "write": 1 },
        { "name": "DCR", "offset": "0x48", "read": 1, "write": 1 },
        { "name": "DMAR", "offset": "0x4C", "read": 1, "write": 1 },
        { "name": "OR", "offset": "0x50", "read": 1, "write": 1 }
      ]
    },
    { "name": "TIM3",
      "address": "0x40000400",
      "registers": [
        { "name": "CR1", "offset": "0x00", "read": 1, "write": 1 },
        { "name": "CR2", "offset": "0x04", "read": 1, "write": 1 },
        { "name": "SMCR", "offset": "0x08", "read": 1, "write": 1 },
        { "name": "DIER", "offset": "0x0C", "read": 1, "write": 1 },
        { "name": "SR", "offset": "0x10", "read": 1, "write": 1 },
        { "name": "EGR", "offset": "0x14", "read": 1, "write": 1 },
        { "name": "CCMR1", "offset": "0x18", "read": 1, "write": 1 },
        { "name": "CCMR2", "offset": "0x1C", "read": 1, "write": 1 },
        { "name": "CCER", "offset": "0x20", "read": 1, "write": 1 },
        { "name": "CNT", "offset": "0x24", "read": 1, "write": 1 },
        { "name": "PSC", "offset": "0x28", "read": 1, "write": 1 },
        { "name": "ARR", "offset": "0x2C", "read": 1, "write": 1 },
        { "name": "CCR1", "offset": "0x34", "read": 1, "write": 1 },
        { "name": "CCR2", "offset": "0x38", "read": 1, "write": 1 },
        { "name": "CCR3", "offset": "0x3C", "read": 1, "write": 1 },
        { "name": "CCR4", "offset": "0x40", "read": 1, "write": 1 },
        { "name": "DCR", "offset": "0x48", "read": 1, "write": 1 },
        { "name": "DMAR", "offset": "0x4C", "read": 1, "write": 1 },
        { "name": "OR", "offset": "0x50", "read": 1, "write": 1 }
      ]
    },
    { "name": "TIM4",
      "address": "0x40000800",
      "registers": [
        { "name": "CR1", "offset": "0x00", "read": 1, "write": 1 },
        { "name": "CR2", "offset": "0x04", "read": 1, "write": 1 },
        { "name": "SMCR", "offset": "0x08", "read": 1, "write": 1 },
        { "name": "DIER", "offset": "0x0C", "read": 1, "write": 1 },
        { "name": "SR", "offset": "0x10", "read": 1, "write": 1 },
        { "name": "EGR", "offset": "0x14", "read": 1, "write": 1 },
        { "name": "CCMR1", "offset": "0x18", "read": 1, "write": 1 },
        { "name": "CCMR2", "offset": "0x1C", "read": 1, "write": 1 },
        { "name": "CCER", "offset": "0x20", "read": 1, "write": 1 },
        { "name": "CNT", "offset": "0x24", "read": 1, "write": 1 },
        { "name": "PSC", "offset": "0x28", "read": 1, "write": 1 },
        { "name": "ARR", "offset": "0x2C", "read": 1, "write": 1 },
        { "name": "CCR1", "offset": "0x34", "read": 1, "write": 1 },
        { "name": "CCR2", "offset": "0x38", "read": 1, "write": 1 },
        { "name": "CCR3", "offset": "0x3C", "read": 1, "write": 1 },
        { "name": "CCR4", "offset": "0x40", "read": 1, "write": 1 },
        { "name": "DCR", "offset": "0x48", "read": 1, "write": 1 },
        { "name": "DMAR", "offset": "0x4C", "read": 1, "write": 1 },
        { "name": "OR", "offset": "0x50", "read": 1, "write": 1 }
      ]
    },
    { "name": "TIM5",
      "address": "0x40000C00",
      "registers": [
        { "name": "CR1", "offset": "0x00", "read": 1, "write": 1 },
        { "name": "CR2", "offset": "0x04", "read": 1, "write": 1 },
        { "name": "SMCR", "offset": "0x08", "read": 1, "write": 1 },
        { "name": "DIER", "offset": "0x0C", "read": 1, "write": 1 },
        { "name": "SR", "offset": "0x10", "read": 1, "write": 1 },
        { "name": "EGR", "offset": "0x14", "read": 1, "write": 1 },
        { "name": "CCMR1", "offset": "0x18", "read": 1, "write": 1 },
        { "name": "CCMR2", "offset": "0x1C", "read": 1, "write": 1 },
        { "name": "CCER", "offset": "0x20", "read": 1, "write": 1 },
        { "name": "CNT", "offset": "0x24", "read": 1, "write": 1 },
        { "name": "PSC", "offset": "0x28", "read": 1, "write": 1 },
        { "name": "ARR", "offset": "0x2C", "read": 1, "write": 1 },
        { "name": "CCR1", "offset": "0x34", "read": 1, "write": 1 },
        { "name": "CCR2", "offset": "0x38", "read": 1, "write": 1 },
        { "name": "CCR3", "offset": "0x3C", "read": 1, "write": 1 },
        { "name": "CCR4", "offset": "0x40", "read": 1, "write": 1 },
        { "name": "DCR", "offset": "0x48", "read": 1, "write": 1 },
        { "name": "DMAR", "offset": "0x4C", "read": 1, "write": 1 },
        { "name": "OR", "offset": "0x50", "read": 1, "write": 1 }
      ]
    }
  ]
}
