Nothing to build in platform 'design_1_wrapper'

15:51:21 **** Incremental Build of configuration Debug for project Zynq_Design ****
make all 
make --no-print-directory pre-build
a9-linaro-pre-build-step
' '
make --no-print-directory main-build
'Building file: ../src/helloworld.c'
'Invoking: ARM v7 gcc compiler'
arm-none-eabi-gcc -Wall -O0 -g3 -c -fmessage-length=0 -MT"src/helloworld.o" -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -IC:/Users/ojewell/CPRE488_MP0/mp0_vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bspinclude/include -MMD -MP -MF"src/helloworld.d" -MT"src/helloworld.o" -o "src/helloworld.o" "../src/helloworld.c"
../src/helloworld.c: In function 'main':
../src/helloworld.c:88:30: warning: format '%u' expects argument of type 'unsigned int', but argument 2 has type 'u32' {aka 'long unsigned int'} [-Wformat=]
   88 |      printf("Switch status: %u\r\n", switchStatus);
      |                             ~^       ~~~~~~~~~~~~
      |                              |       |
      |                              |       u32 {aka long unsigned int}
      |                              unsigned int
      |                             %lu
'Finished building: ../src/helloworld.c'
' '
'Building target: Zynq_Design.elf'
'Invoking: ARM v7 gcc linker'
arm-none-eabi-gcc -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id=none -specs=Xilinx.spec -Wl,-T -Wl,../src/lscript.ld -LC:/Users/ojewell/CPRE488_MP0/mp0_vitis/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/domain_ps7_cortexa9_0/bsplib/lib -o "Zynq_Design.elf"  ./src/helloworld.o ./src/platform.o   -Wl,--start-group,-lxil,-lgcc,-lc,--end-group
'Finished building target: Zynq_Design.elf'
' '
'Invoking: ARM v7 Print Size'
arm-none-eabi-size Zynq_Design.elf  |tee "Zynq_Design.elf.size"
   text	   data	    bss	    dec	    hex	filename
  41040	   2548	  22640	  66228	  102b4	Zynq_Design.elf
'Finished building: Zynq_Design.elf.size'
' '
15:51:21 **** Build of configuration Debug for project Zynq_Design_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 60140 C:/Users/ojewell/CPRE488_MP0/mp0_vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm domain_ps7_cortexa9_0 C:/Users/ojewell/CPRE488_MP0/mp0_vitis/Zynq_Design_system/Debug/system.bif
sdcard_gen --xpfm C:/Users/ojewell/CPRE488_MP0/mp0_vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm --sys_config design_1_wrapper --bif C:/Users/ojewell/CPRE488_MP0/mp0_vitis/Zynq_Design_system/Debug/system.bif --bitstream C:/Users/ojewell/CPRE488_MP0/mp0_vitis/Zynq_Design/_ide/bitstream/design_1_wrapper.bit --elf C:/Users/ojewell/CPRE488_MP0/mp0_vitis/Zynq_Design/Debug/Zynq_Design.elf,ps7_cortexa9_0
creating BOOT.BIN using C:/Users/ojewell/CPRE488_MP0/mp0_vitis/Zynq_Design/_ide/bitstream/design_1_wrapper.bit
Running C:/Xilinx/Vitis/2020.1/bin/bootgen  -image C:/Users/ojewell/CPRE488_MP0/mp0_vitis/Zynq_Design_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN
