
****** PlanAhead v14.7
  **** Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/xilinx2/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/xilinx2/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/xilinx2/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source {C:\Users\Nkiogotonieobchodzi\Desktop\levi2.0\work\project.tcl}
# set projDir "C:/Users/Nkiogotonieobchodzi/Desktop/levi2.0/work/planAhead"
# set projName "levi2.0"
# set topName top
# set device xc6slx9-2tqg144
# if {[file exists "$projDir/$projName"]} { file delete -force "$projDir/$projName" }
# create_project $projName "$projDir/$projName" -part $device
# set_property design_mode RTL [get_filesets sources_1]
# set verilogSources [list "C:/Users/Nkiogotonieobchodzi/Desktop/levi2.0/work/verilog/mojo_top_0.v" "C:/Users/Nkiogotonieobchodzi/Desktop/levi2.0/work/verilog/top_1.v" "C:/Users/Nkiogotonieobchodzi/Desktop/levi2.0/work/verilog/signal_shift_2.v" "C:/Users/Nkiogotonieobchodzi/Desktop/levi2.0/work/verilog/mySPI_3.v" "C:/Users/Nkiogotonieobchodzi/Desktop/levi2.0/work/verilog/shift_register_4.v" "C:/Users/Nkiogotonieobchodzi/Desktop/levi2.0/work/verilog/data_organize_5.v" ]
# import_files -fileset [get_filesets sources_1] -force -norecurse $verilogSources
# set ucfSources [list "C:/Users/Nkiogotonieobchodzi/Desktop/levi2.0/constraint/mojo.ucf" ]
# import_files -fileset [get_filesets constrs_1] -force -norecurse $ucfSources
# set_property -name {steps.bitgen.args.More Options} -value {-g Binary:Yes -g Compress} -objects [get_runs impl_1]
# set_property steps.map.args.mt on [get_runs impl_1]
# set_property steps.map.args.pr b [get_runs impl_1]
# set_property steps.par.args.mt on [get_runs impl_1]
# update_compile_order -fileset sources_1
# launch_runs -runs synth_1
[Sun Dec 10 12:48:46 2023] Launched synth_1...
Run output will be captured here: C:/Users/Nkiogotonieobchodzi/Desktop/levi2.0/work/planAhead/levi2.0/levi2.0.runs/synth_1/runme.log
# wait_on_run synth_1
[Sun Dec 10 12:48:47 2023] Waiting for synth_1 to finish...

*** Running xst
    with args -ifn "mojo_top_0.xst" -ofn "mojo_top_0.srp" -intstyle ise

Reading design: mojo_top_0.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/Nkiogotonieobchodzi/Desktop/levi2.0/work/planAhead/levi2.0/levi2.0.srcs/sources_1/imports/verilog/signal_shift_2.v" into library work
Parsing module <signal_shift_2>.
Analyzing Verilog file "C:/Users/Nkiogotonieobchodzi/Desktop/levi2.0/work/planAhead/levi2.0/levi2.0.srcs/sources_1/imports/verilog/shift_register_4.v" into library work
Parsing module <shift_register_4>.
Analyzing Verilog file "C:/Users/Nkiogotonieobchodzi/Desktop/levi2.0/work/planAhead/levi2.0/levi2.0.srcs/sources_1/imports/verilog/mySPI_3.v" into library work
Parsing module <mySPI_3>.
Analyzing Verilog file "C:/Users/Nkiogotonieobchodzi/Desktop/levi2.0/work/planAhead/levi2.0/levi2.0.srcs/sources_1/imports/verilog/data_organize_5.v" into library work
Parsing module <data_organize_5>.
Analyzing Verilog file "C:/Users/Nkiogotonieobchodzi/Desktop/levi2.0/work/planAhead/levi2.0/levi2.0.srcs/sources_1/imports/verilog/top_1.v" into library work
Parsing module <top_1>.
Analyzing Verilog file "C:/Users/Nkiogotonieobchodzi/Desktop/levi2.0/work/planAhead/levi2.0/levi2.0.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <top_1>.

Elaborating module <signal_shift_2>.
WARNING:HDLCompiler:413 - "C:/Users/Nkiogotonieobchodzi/Desktop/levi2.0/work/planAhead/levi2.0/levi2.0.srcs/sources_1/imports/verilog/signal_shift_2.v" Line 19: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:189 - "C:/Users/Nkiogotonieobchodzi/Desktop/levi2.0/work/planAhead/levi2.0/levi2.0.srcs/sources_1/imports/verilog/top_1.v" Line 80: Size mismatch in connection of port <delay>. Formal port size is 11-bit while actual signal size is 32-bit.

Elaborating module <mySPI_3>.
WARNING:HDLCompiler:413 - "C:/Users/Nkiogotonieobchodzi/Desktop/levi2.0/work/planAhead/levi2.0/levi2.0.srcs/sources_1/imports/verilog/mySPI_3.v" Line 16: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:/Users/Nkiogotonieobchodzi/Desktop/levi2.0/work/planAhead/levi2.0/levi2.0.srcs/sources_1/imports/verilog/mySPI_3.v" Line 20: Result of 7-bit expression is truncated to fit in 6-bit target.

Elaborating module <shift_register_4>.
WARNING:HDLCompiler:413 - "C:/Users/Nkiogotonieobchodzi/Desktop/levi2.0/work/planAhead/levi2.0/levi2.0.srcs/sources_1/imports/verilog/shift_register_4.v" Line 359: Result of 7-bit expression is truncated to fit in 6-bit target.

Elaborating module <data_organize_5>.
WARNING:HDLCompiler:413 - "C:/Users/Nkiogotonieobchodzi/Desktop/levi2.0/work/planAhead/levi2.0/levi2.0.srcs/sources_1/imports/verilog/data_organize_5.v" Line 141: Result of 5-bit expression is truncated to fit in 4-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "C:/Users/Nkiogotonieobchodzi/Desktop/levi2.0/work/planAhead/levi2.0/levi2.0.srcs/sources_1/imports/verilog/mojo_top_0.v".
    Summary:
	no macro.
Unit <mojo_top_0> synthesized.

Synthesizing Unit <top_1>.
    Related source file is "C:/Users/Nkiogotonieobchodzi/Desktop/levi2.0/work/planAhead/levi2.0/levi2.0.srcs/sources_1/imports/verilog/top_1.v".
    Summary:
	no macro.
Unit <top_1> synthesized.

Synthesizing Unit <signal_shift_2>.
    Related source file is "C:/Users/Nkiogotonieobchodzi/Desktop/levi2.0/work/planAhead/levi2.0/levi2.0.srcs/sources_1/imports/verilog/signal_shift_2.v".
    Found 1-bit register for signal <tmp0>.
    Found 1-bit register for signal <tmp1>.
    Found 12-bit register for signal <counter>.
    Found 13-bit adder for signal <n0030> created at line 19.
    Found 12-bit adder for signal <delay[10]_GND_3_o_add_3_OUT> created at line 22.
    Found 13-bit adder for signal <delay[10]_GND_3_o_add_5_OUT> created at line 26.
    Found 1-bit adder for signal <clk_out> created at line 49.
    Found 1x1-bit multiplier for signal <n0034> created at line 49.
    Found 1x1-bit multiplier for signal <n0035> created at line 49.
    Found 12-bit comparator not equal for signal <delay[10]_counter[11]_equal_3_o> created at line 21
    Found 32-bit comparator not equal for signal <delay[10]_counter[11]_equal_5_o> created at line 22
    Found 32-bit comparator not equal for signal <delay[10]_counter[11]_equal_7_o> created at line 26
    Found 32-bit comparator greater for signal <delay[10]_GND_3_o_LessThan_10_o> created at line 43
    Found 32-bit comparator greater for signal <GND_3_o_delay[10]_LessThan_12_o> created at line 49
    Summary:
	inferred   2 Multiplier(s).
	inferred   4 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <signal_shift_2> synthesized.

Synthesizing Unit <mySPI_3>.
    Related source file is "C:/Users/Nkiogotonieobchodzi/Desktop/levi2.0/work/planAhead/levi2.0/levi2.0.srcs/sources_1/imports/verilog/mySPI_3.v".
    Found 1-bit register for signal <data<9>>.
    Found 1-bit register for signal <data<8>>.
    Found 1-bit register for signal <data<7>>.
    Found 1-bit register for signal <data<6>>.
    Found 1-bit register for signal <data<5>>.
    Found 1-bit register for signal <data<4>>.
    Found 1-bit register for signal <data<3>>.
    Found 1-bit register for signal <data<2>>.
    Found 1-bit register for signal <data<1>>.
    Found 1-bit register for signal <data<0>>.
    Found 4-bit register for signal <counter>.
    Found 6-bit register for signal <dataCounter>.
    Found 1-bit register for signal <data<10>>.
    Found 4-bit adder for signal <counter[3]_GND_5_o_add_2_OUT> created at line 16.
    Found 6-bit adder for signal <dataCounter[5]_GND_5_o_add_4_OUT> created at line 20.
    Found 4-bit comparator greater for signal <PWR_4_o_counter[3]_LessThan_4_o> created at line 18
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <mySPI_3> synthesized.

Synthesizing Unit <shift_register_4>.
    Related source file is "C:/Users/Nkiogotonieobchodzi/Desktop/levi2.0/work/planAhead/levi2.0/levi2.0.srcs/sources_1/imports/verilog/shift_register_4.v".
    Found 1-bit register for signal <oClock>.
    Found 8-bit register for signal <oData>.
    Found 6-bit register for signal <counter>.
    Found 1-bit register for signal <oLatch>.
    Found 6-bit adder for signal <counter[5]_GND_6_o_add_37_OUT> created at line 359.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <shift_register_4> synthesized.

Synthesizing Unit <data_organize_5>.
    Related source file is "C:/Users/Nkiogotonieobchodzi/Desktop/levi2.0/work/planAhead/levi2.0/levi2.0.srcs/sources_1/imports/verilog/data_organize_5.v".
    Found 11-bit register for signal <data1>.
    Found 11-bit register for signal <data2>.
    Found 11-bit register for signal <data3>.
    Found 11-bit register for signal <data4>.
    Found 11-bit register for signal <data5>.
    Found 11-bit register for signal <data6>.
    Found 11-bit register for signal <data7>.
    Found 11-bit register for signal <data8>.
    Found 11-bit register for signal <data9>.
    Found 11-bit register for signal <data10>.
    Found 11-bit register for signal <data11>.
    Found 11-bit register for signal <data12>.
    Found 11-bit register for signal <data13>.
    Found 11-bit register for signal <data14>.
    Found 11-bit register for signal <data15>.
    Found 11-bit register for signal <data16>.
    Found 11-bit register for signal <data17>.
    Found 11-bit register for signal <data18>.
    Found 11-bit register for signal <data19>.
    Found 11-bit register for signal <data20>.
    Found 11-bit register for signal <data21>.
    Found 11-bit register for signal <data22>.
    Found 11-bit register for signal <data23>.
    Found 11-bit register for signal <data24>.
    Found 11-bit register for signal <data25>.
    Found 11-bit register for signal <data26>.
    Found 11-bit register for signal <data27>.
    Found 11-bit register for signal <data28>.
    Found 11-bit register for signal <data29>.
    Found 11-bit register for signal <data30>.
    Found 11-bit register for signal <data31>.
    Found 11-bit register for signal <data32>.
    Found 11-bit register for signal <data33>.
    Found 11-bit register for signal <data34>.
    Found 11-bit register for signal <data35>.
    Found 11-bit register for signal <data36>.
    Found 11-bit register for signal <data37>.
    Found 11-bit register for signal <data38>.
    Found 11-bit register for signal <data39>.
    Found 11-bit register for signal <data40>.
    Found 11-bit register for signal <data41>.
    Found 11-bit register for signal <data42>.
    Found 11-bit register for signal <data43>.
    Found 11-bit register for signal <data44>.
    Found 11-bit register for signal <data45>.
    Found 11-bit register for signal <data46>.
    Found 11-bit register for signal <data47>.
    Found 11-bit register for signal <data48>.
    Found 11-bit register for signal <data49>.
    Found 11-bit register for signal <data50>.
    Found 11-bit register for signal <data51>.
    Found 11-bit register for signal <data52>.
    Found 11-bit register for signal <data53>.
    Found 11-bit register for signal <data54>.
    Found 11-bit register for signal <data55>.
    Found 11-bit register for signal <data56>.
    Found 11-bit register for signal <data57>.
    Found 11-bit register for signal <data58>.
    Found 11-bit register for signal <data59>.
    Found 11-bit register for signal <data60>.
    Found 11-bit register for signal <data61>.
    Found 11-bit register for signal <data62>.
    Found 11-bit register for signal <data63>.
    Found 11-bit register for signal <data64>.
    Found 4-bit register for signal <counter>.
    Found 4-bit adder for signal <counter[3]_GND_7_o_add_1_OUT> created at line 141.
    Found 4-bit comparator greater for signal <PWR_7_o_counter[3]_LessThan_3_o> created at line 143
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 708 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <data_organize_5> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 130
 1x1-bit multiplier                                    : 130
# Adders/Subtractors                                   : 264
 1-bit adder                                           : 65
 12-bit adder                                          : 65
 13-bit adder                                          : 130
 4-bit adder                                           : 2
 6-bit adder                                           : 2
# Registers                                            : 277
 1-bit register                                        : 143
 11-bit register                                       : 64
 12-bit register                                       : 65
 4-bit register                                        : 2
 6-bit register                                        : 2
 8-bit register                                        : 1
# Comparators                                          : 327
 12-bit comparator not equal                           : 65
 32-bit comparator greater                             : 130
 32-bit comparator not equal                           : 130
 4-bit comparator greater                              : 2
# Multiplexers                                         : 81
 1-bit 2-to-1 multiplexer                              : 74
 8-bit 2-to-1 multiplexer                              : 7

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <data_organize_5>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <data_organize_5> synthesized (advanced).

Synthesizing (advanced) Unit <mySPI_3>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
The following registers are absorbed into counter <dataCounter>: 1 register on signal <dataCounter>.
Unit <mySPI_3> synthesized (advanced).

Synthesizing (advanced) Unit <shift_register_4>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <shift_register_4> synthesized (advanced).

Synthesizing (advanced) Unit <signal_shift_2>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
	Multiplier <Mmult_n0034> in block <signal_shift_2> and adder/subtractor <Madd_clk_out> in block <signal_shift_2> are combined into a MAC<Maddsub_n0034>.
Unit <signal_shift_2> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 65
 1x1-to-1-bit MAC                                      : 65
# Multipliers                                          : 65
 1x1-bit multiplier                                    : 65
# Adders/Subtractors                                   : 130
 12-bit adder                                          : 65
 13-bit adder                                          : 65
# Counters                                             : 69
 12-bit up counter                                     : 65
 4-bit up counter                                      : 2
 6-bit up counter                                      : 2
# Registers                                            : 855
 Flip-Flops                                            : 855
# Comparators                                          : 327
 12-bit comparator not equal                           : 65
 32-bit comparator greater                             : 130
 32-bit comparator not equal                           : 130
 4-bit comparator greater                              : 2
# Multiplexers                                         : 16
 1-bit 2-to-1 multiplexer                              : 9
 8-bit 2-to-1 multiplexer                              : 7

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mojo_top_0> ...

Optimizing unit <top_1> ...

Optimizing unit <signal_shift_2> ...

Optimizing unit <shift_register_4> ...

Optimizing unit <mySPI_3> ...

Optimizing unit <data_organize_5> ...
WARNING:Xst:2677 - Node <t/t/tmp1> of sequential type is unconnected in block <mojo_top_0>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 106.
Optimizing block <mojo_top_0> to meet ratio 100 (+ 0) of 1430 slices :
WARNING:Xst:2254 - Area constraint could not be met for block <mojo_top_0>, final ratio is 106.
FlipFlop t/spi/dataCounter_0 has been replicated 32 time(s)
FlipFlop t/spi/dataCounter_1 has been replicated 38 time(s)
FlipFlop t/spi/dataCounter_2 has been replicated 46 time(s)
FlipFlop t/spi/dataCounter_3 has been replicated 27 time(s)
FlipFlop t/spi/dataCounter_4 has been replicated 16 time(s)
FlipFlop t/spi/dataCounter_5 has been replicated 7 time(s)
FlipFlop t/spi/data_0 has been replicated 2 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop t/spi/data_0 connected to a primary input has been replicated
FlipFlop t/spi/data_1 has been replicated 2 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop t/spi/data_1 connected to a primary input has been replicated
FlipFlop t/spi/data_10 has been replicated 2 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop t/spi/data_10 connected to a primary input has been replicated
FlipFlop t/spi/data_2 has been replicated 2 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop t/spi/data_2 connected to a primary input has been replicated
FlipFlop t/spi/data_3 has been replicated 2 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop t/spi/data_3 connected to a primary input has been replicated
FlipFlop t/spi/data_4 has been replicated 2 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop t/spi/data_4 connected to a primary input has been replicated
FlipFlop t/spi/data_5 has been replicated 2 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop t/spi/data_5 connected to a primary input has been replicated
FlipFlop t/spi/data_6 has been replicated 2 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop t/spi/data_6 connected to a primary input has been replicated
FlipFlop t/spi/data_7 has been replicated 2 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop t/spi/data_7 connected to a primary input has been replicated
FlipFlop t/spi/data_8 has been replicated 2 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop t/spi/data_8 connected to a primary input has been replicated
FlipFlop t/spi/data_9 has been replicated 2 time(s)
INFO:Xst:1843 - HDL ADVISOR - FlipFlop t/spi/data_9 connected to a primary input has been replicated

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1842
 Flip-Flops                                            : 1842

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 925   |
sClk                               | BUFGP                  | 917   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 6.970ns (Maximum Frequency: 143.472MHz)
   Minimum input arrival time before clock: 2.938ns
   Maximum output required time after clock: 4.162ns
   Maximum combinational path delay: No path found

=========================================================================
[Sun Dec 10 12:48:57 2023] synth_1 finished
wait_on_run: Time (s): elapsed = 00:00:10 . Memory (MB): peak = 218.520 ; gain = 0.000
# launch_runs -runs impl_1
Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design mojo_top_0.ngc ...
WARNING:NetListWriters:298 - No output is written to mojo_top_0.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus Madd_delay[10]_GND_3_o_add_3_OUT_cy<9 :
   5> on block signal_shift_2_NO64 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Madd_delay[10]_GND_3_o_add_3_OUT_cy<9 :
   5> on block signal_shift_2_NO63 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Madd_delay[10]_GND_3_o_add_3_OUT_cy<9 :
   5> on block signal_shift_2_NO62 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Madd_delay[10]_GND_3_o_add_3_OUT_cy<9 :
   5> on block signal_shift_2_NO61 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Madd_delay[10]_GND_3_o_add_3_OUT_cy<9 :
   5> on block signal_shift_2_NO60 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Madd_delay[10]_GND_3_o_add_3_OUT_cy<9 :
   5> on block signal_shift_2_NO59 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Madd_delay[10]_GND_3_o_add_3_OUT_cy<9 :
   5> on block signal_shift_2_NO58 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Madd_delay[10]_GND_3_o_add_3_OUT_cy<9 :
   5> on block signal_shift_2_NO57 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Madd_delay[10]_GND_3_o_add_3_OUT_cy<9 :
   5> on block signal_shift_2_NO56 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Madd_delay[10]_GND_3_o_add_3_OUT_cy<9 :
   5> on block signal_shift_2_NO55 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Madd_delay[10]_GND_3_o_add_3_OUT_cy<9 :
   5> on block signal_shift_2_NO54 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Madd_delay[10]_GND_3_o_add_3_OUT_cy<9 :
   5> on block signal_shift_2_NO53 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Madd_delay[10]_GND_3_o_add_3_OUT_cy<9 :
   5> on block signal_shift_2_NO52 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Madd_delay[10]_GND_3_o_add_3_OUT_cy<9 :
   5> on block signal_shift_2_NO50 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Madd_delay[10]_GND_3_o_add_3_OUT_cy<9 :
   5> on block signal_shift_2_NO49 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Madd_delay[10]_GND_3_o_add_3_OUT_cy<9 :
   5> on block signal_shift_2_NO48 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Madd_delay[10]_GND_3_o_add_3_OUT_cy<9 :
   5> on block signal_shift_2_NO47 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Madd_delay[10]_GND_3_o_add_3_OUT_cy<9 :
   5> on block signal_shift_2_NO46 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Madd_delay[10]_GND_3_o_add_3_OUT_cy<9 :
   5> on block signal_shift_2_NO45 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Madd_delay[10]_GND_3_o_add_3_OUT_cy<9 :
   5> on block signal_shift_2_NO44 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Madd_delay[10]_GND_3_o_add_3_OUT_cy<9 :
   5> on block signal_shift_2_NO43 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Madd_delay[10]_GND_3_o_add_3_OUT_cy<9 :
   5> on block signal_shift_2_NO42 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Madd_delay[10]_GND_3_o_add_3_OUT_cy<9 :
   5> on block signal_shift_2_NO41 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Madd_delay[10]_GND_3_o_add_3_OUT_cy<9 :
   5> on block signal_shift_2_NO40 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Madd_delay[10]_GND_3_o_add_3_OUT_cy<9 :
   5> on block signal_shift_2_NO39 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Madd_delay[10]_GND_3_o_add_3_OUT_cy<9 :
   5> on block signal_shift_2_NO38 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Madd_delay[10]_GND_3_o_add_3_OUT_cy<9 :
   5> on block signal_shift_2_NO37 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Madd_delay[10]_GND_3_o_add_3_OUT_cy<9 :
   5> on block signal_shift_2_NO36 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Madd_delay[10]_GND_3_o_add_3_OUT_cy<9 :
   5> on block signal_shift_2_NO35 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Madd_delay[10]_GND_3_o_add_3_OUT_cy<9 :
   5> on block signal_shift_2_NO34 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Madd_delay[10]_GND_3_o_add_3_OUT_cy<9 :
   5> on block signal_shift_2_NO33 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Madd_delay[10]_GND_3_o_add_3_OUT_cy<9 :
   5> on block signal_shift_2_NO32 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Madd_delay[10]_GND_3_o_add_3_OUT_cy<9 :
   5> on block signal_shift_2_NO31 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Madd_delay[10]_GND_3_o_add_3_OUT_cy<9 :
   5> on block signal_shift_2_NO30 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Madd_delay[10]_GND_3_o_add_3_OUT_cy<9 :
   5> on block signal_shift_2_NO29 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Madd_delay[10]_GND_3_o_add_3_OUT_cy<9 :
   5> on block signal_shift_2_NO28 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Madd_delay[10]_GND_3_o_add_3_OUT_cy<9 :
   5> on block signal_shift_2_NO27 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Madd_delay[10]_GND_3_o_add_3_OUT_cy<9 :
   5> on block signal_shift_2_NO26 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Madd_delay[10]_GND_3_o_add_3_OUT_cy<9 :
   5> on block signal_shift_2_NO25 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Madd_delay[10]_GND_3_o_add_3_OUT_cy<9 :
   5> on block signal_shift_2_NO24 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Madd_delay[10]_GND_3_o_add_3_OUT_cy<9 :
   5> on block signal_shift_2_NO23 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Madd_delay[10]_GND_3_o_add_3_OUT_cy<9 :
   5> on block signal_shift_2_NO22 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Madd_delay[10]_GND_3_o_add_3_OUT_cy<9 :
   5> on block signal_shift_2_NO21 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Madd_delay[10]_GND_3_o_add_3_OUT_cy<9 :
   5> on block signal_shift_2_NO20 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Madd_delay[10]_GND_3_o_add_3_OUT_cy<9 :
   5> on block signal_shift_2_NO19 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Madd_delay[10]_GND_3_o_add_3_OUT_cy<9 :
   5> on block signal_shift_2_NO18 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Madd_delay[10]_GND_3_o_add_3_OUT_cy<9 :
   5> on block signal_shift_2_NO17 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Madd_delay[10]_GND_3_o_add_3_OUT_cy<9 :
   5> on block signal_shift_2_NO16 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Madd_delay[10]_GND_3_o_add_3_OUT_cy<9 :
   5> on block signal_shift_2_NO15 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Madd_delay[10]_GND_3_o_add_3_OUT_cy<9 :
   5> on block signal_shift_2_NO14 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Madd_delay[10]_GND_3_o_add_3_OUT_cy<9 :
   5> on block signal_shift_2_NO13 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Madd_delay[10]_GND_3_o_add_3_OUT_cy<9 :
   5> on block signal_shift_2_NO12 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Madd_delay[10]_GND_3_o_add_3_OUT_cy<9 :
   5> on block signal_shift_2_NO11 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Madd_delay[10]_GND_3_o_add_3_OUT_cy<9 :
   5> on block signal_shift_2_NO10 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Madd_delay[10]_GND_3_o_add_3_OUT_cy<9 :
   5> on block signal_shift_2_NO9 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Madd_delay[10]_GND_3_o_add_3_OUT_cy<9 :
   5> on block signal_shift_2_NO8 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Madd_delay[10]_GND_3_o_add_3_OUT_cy<9 :
   5> on block signal_shift_2_NO7 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Madd_delay[10]_GND_3_o_add_3_OUT_cy<9 :
   5> on block signal_shift_2_NO6 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Madd_delay[10]_GND_3_o_add_3_OUT_cy<9 :
   5> on block signal_shift_2_NO5 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Madd_delay[10]_GND_3_o_add_3_OUT_cy<9 :
   5> on block signal_shift_2_NO4 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Madd_delay[10]_GND_3_o_add_3_OUT_cy<9 :
   5> on block signal_shift_2_NO3 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Madd_delay[10]_GND_3_o_add_3_OUT_cy<9 :
   5> on block signal_shift_2_NO2 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Madd_delay[10]_GND_3_o_add_3_OUT_cy<9 :
   5> on block signal_shift_2_NO1 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Madd_delay[10]_GND_3_o_add_3_OUT_cy<9 :
   5> on block signal_shift_2 is not reconstructed, because there are some
   missing bus signals.
  finished :Prep
Writing EDIF netlist file mojo_top_0.edif ...
ngc2edif: Total memory usage is 86000 kilobytes

Parsing EDIF File [C:/Users/Nkiogotonieobchodzi/Desktop/levi2.0/work/planAhead/levi2.0/levi2.0.data/cache/mojo_top_0_ngc_zx.edif]
Finished Parsing EDIF File [C:/Users/Nkiogotonieobchodzi/Desktop/levi2.0/work/planAhead/levi2.0/levi2.0.data/cache/mojo_top_0_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from D:/xilinx2/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from D:/xilinx2/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from D:/xilinx2/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from D:/xilinx2/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from D:/xilinx2/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from D:/xilinx2/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : D:/xilinx2/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Users/Nkiogotonieobchodzi/Desktop/levi2.0/work/planAhead/levi2.0/levi2.0.srcs/constrs_1/imports/constraint/mojo.ucf]
Finished Parsing UCF File [C:/Users/Nkiogotonieobchodzi/Desktop/levi2.0/work/planAhead/levi2.0/levi2.0.srcs/constrs_1/imports/constraint/mojo.ucf]
[Sun Dec 10 12:49:03 2023] Launched impl_1...
Run output will be captured here: C:/Users/Nkiogotonieobchodzi/Desktop/levi2.0/work/planAhead/levi2.0/levi2.0.runs/impl_1/runme.log
launch_runs: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 306.605 ; gain = 88.086
# wait_on_run impl_1
[Sun Dec 10 12:49:03 2023] Waiting for impl_1 to finish...

*** Running ngdbuild
    with args -intstyle ise -p xc6slx9tqg144-2 -dd _ngo -uc "mojo_top_0.ucf" "mojo_top_0.edf"


Command Line: D:\xilinx2\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -intstyle
ise -p xc6slx9tqg144-2 -dd _ngo -uc mojo_top_0.ucf mojo_top_0.edf

Executing edif2ngd -quiet "mojo_top_0.edf" "_ngo\mojo_top_0.ngo"
Release 14.7 - edif2ngd P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading NGO file
"C:/Users/Nkiogotonieobchodzi/Desktop/levi2.0/work/planAhead/levi2.0/levi2.0.run
s/impl_1/_ngo/mojo_top_0.ngo" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "mojo_top_0.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "mojo_top_0.ngd" ...
Total REAL time to NGDBUILD completion:  7 sec
Total CPU time to NGDBUILD completion:   2 sec

Writing NGDBUILD log file "mojo_top_0.bld"...

NGDBUILD done.

*** Running map
    with args -intstyle pa -w -pr b -mt on "mojo_top_0.ngd"

Using target part "6slx9tqg144-2".
INFO:Map:284 - Map is running with the multi-threading option on. Map currently
   supports the use of up to 2 processors. Based on the the user options and
   machine load, Map will use 2 processors during this run.
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 4 secs 
Total CPU  time at the beginning of Placer: 4 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:a9e45e04) REAL time: 4 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:a9e45e04) REAL time: 4 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:a9e45e04) REAL time: 4 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:f327108d) REAL time: 5 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:f327108d) REAL time: 5 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:f327108d) REAL time: 5 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:f327108d) REAL time: 5 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:f327108d) REAL time: 5 secs 

Phase 9.8  Global Placement
.......................................................................................................
.........................................................................................................
Phase 9.8  Global Placement (Checksum:3b3f4ab9) REAL time: 9 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:3b3f4ab9) REAL time: 9 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:13852311) REAL time: 11 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:13852311) REAL time: 11 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:13852311) REAL time: 11 secs 

Total REAL time to Placer completion: 11 secs 
Total CPU  time to Placer completion: 12 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    0
Slice Logic Utilization:
  Number of Slice Registers:                 1,832 out of  11,440   16%
    Number used as Flip Flops:               1,832
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      4,669 out of   5,720   81%
    Number used as logic:                    4,604 out of   5,720   80%
      Number using O6 output only:           3,170
      Number using O5 output only:             650
      Number using O5 and O6:                  784
      Number used as ROM:                        0
    Number used as Memory:                       0 out of   1,440    0%
    Number used exclusively as route-thrus:     65
      Number with same-slice register load:      0
      Number with same-slice carry load:        65
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,337 out of   1,430   93%
  Number of MUXCYs used:                     1,292 out of   2,860   45%
  Number of LUT Flip Flop pairs used:        4,702
    Number with an unused Flip Flop:         2,874 out of   4,702   61%
    Number with an unused LUT:                  33 out of   4,702    1%
    Number of fully used LUT-FF pairs:       1,795 out of   4,702   38%
    Number of unique control sets:             172
    Number of slice register sites lost
      to control set restrictions:             880 out of  11,440    7%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        14 out of     102   13%
    Number of LOCed IOBs:                       14 out of      14  100%
    IOB Flip Flops:                             10

Specific Feature Utilization:
  Number of RAMB16BWERs:                         0 out of      32    0%
  Number of RAMB8BWERs:                          0 out of      64    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 0 out of      32    0%
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       2 out of      16   12%
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                   1 out of     200    1%
    Number used as ILOGIC2s:                     1
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     200    0%
  Number of OLOGIC2/OSERDES2s:                   9 out of     200    4%
    Number used as OLOGIC2s:                     9
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of      16    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       2    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                4.41

Peak Memory Usage:  313 MB
Total REAL time to MAP completion:  13 secs 
Total CPU time to MAP completion (all processors):   13 secs 

Mapping completed.
See MAP report file "mojo_top_0.mrp" for details.

*** Running par
    with args -intstyle pa "mojo_top_0.ncd" -w "mojo_top_0_routed.ncd" -mt on




Constraints file: mojo_top_0.pcf.
Loading device for application Rf_Device from file '6slx9.nph' in environment D:\xilinx2\14.7\ISE_DS\ISE\.
   "mojo_top_0" is an NCD, version 3.2, device xc6slx9, package tqg144, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 1,832 out of  11,440   16%
    Number used as Flip Flops:               1,832
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      4,669 out of   5,720   81%
    Number used as logic:                    4,604 out of   5,720   80%
      Number using O6 output only:           3,170
      Number using O5 output only:             650
      Number using O5 and O6:                  784
      Number used as ROM:                        0
    Number used as Memory:                       0 out of   1,440    0%
    Number used exclusively as route-thrus:     65
      Number with same-slice register load:      0
      Number with same-slice carry load:        65
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,337 out of   1,430   93%
  Number of MUXCYs used:                     1,292 out of   2,860   45%
  Number of LUT Flip Flop pairs used:        4,702
    Number with an unused Flip Flop:         2,874 out of   4,702   61%
    Number with an unused LUT:                  33 out of   4,702    1%
    Number of fully used LUT-FF pairs:       1,795 out of   4,702   38%
    Number of slice register sites lost
      to control set restrictions:               0 out of  11,440    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        14 out of     102   13%
    Number of LOCed IOBs:                       14 out of      14  100%
    IOB Flip Flops:                             10

Specific Feature Utilization:
  Number of RAMB16BWERs:                         0 out of      32    0%
  Number of RAMB8BWERs:                          0 out of      64    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 0 out of      32    0%
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       2 out of      16   12%
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                   1 out of     200    1%
    Number used as ILOGIC2s:                     1
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     200    0%
  Number of OLOGIC2/OSERDES2s:                   9 out of     200    4%
    Number used as OLOGIC2s:                     9
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of      16    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       2    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%


Overall effort level (-ol):   Standard 
Router effort level (-rl):    High 

PAR will use up to 2 processors
Starting Multi-threaded Router


Phase  1  : 25355 unrouted;      REAL time: 2 secs 

Phase  2  : 23270 unrouted;      REAL time: 2 secs 

Phase  3  : 14175 unrouted;      REAL time: 4 secs 

Phase  4  : 14175 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 4 secs 

Updating file: mojo_top_0_routed.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 7 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 7 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 7 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 7 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 7 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 7 secs 
Total REAL time to Router completion: 7 secs 
Total CPU time to Router completion (all processors): 10 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|           clk_BUFGP | BUFGMUX_X2Y11| No   |  288 |  0.688     |  2.079      |
+---------------------+--------------+------+------+------------+-------------+
|          sClk_BUFGP | BUFGMUX_X2Y12| No   |  361 |  0.689     |  2.080      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH | SETUP       |     7.987ns|    12.013ns|       0|           0
   50%                                      | HOLD        |     0.416ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 8 secs 
Total CPU time to PAR completion (all processors): 11 secs 

Peak Memory Usage:  297 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 0

Writing design to file mojo_top_0_routed.ncd



PAR done!

*** Running trce
    with args -intstyle ise -o "mojo_top_0.twr" -v 30 -l 30 "mojo_top_0_routed.ncd" "mojo_top_0.pcf"

Loading device for application Rf_Device from file '6slx9.nph' in environment
D:\xilinx2\14.7\ISE_DS\ISE\.
   "mojo_top_0" is an NCD, version 3.2, device xc6slx9, package tqg144, speed -2

Analysis completed Sun Dec 10 12:49:37 2023
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 2 secs 

*** Running xdl
    with args -secure -ncd2xdl -nopips "mojo_top_0_routed.ncd" "mojo_top_0_routed.xdl"

Release 14.7 - xdl P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

WARNING:XDL:213 - The resulting xdl output will not have LUT equation strings or RAM INIT strings.
Loading device for application Rf_Device from file '6slx9.nph' in environment D:\xilinx2\14.7\ISE_DS\ISE\.
   "mojo_top_0" is an NCD, version 3.2, device xc6slx9, package tqg144, speed -2
Successfully converted design 'mojo_top_0_routed.ncd' to 'mojo_top_0_routed.xdl'.
[Sun Dec 10 12:49:43 2023] impl_1 finished
wait_on_run: Time (s): elapsed = 00:00:40 . Memory (MB): peak = 306.605 ; gain = 0.000
# launch_runs impl_1 -to_step Bitgen
[Sun Dec 10 12:49:43 2023] Launched impl_1...
Run output will be captured here: C:/Users/Nkiogotonieobchodzi/Desktop/levi2.0/work/planAhead/levi2.0/levi2.0.runs/impl_1/runme.log
# wait_on_run impl_1
[Sun Dec 10 12:49:43 2023] Waiting for impl_1 to finish...

*** Running ngdbuild
    with args -intstyle ise -p xc6slx9tqg144-2 -dd _ngo -uc "mojo_top_0.ucf" "mojo_top_0.edf"


Command Line: D:\xilinx2\14.7\ISE_DS\ISE\bin\nt\unwrapped\ngdbuild.exe -intstyle
ise -p xc6slx9tqg144-2 -dd _ngo -uc mojo_top_0.ucf mojo_top_0.edf

Executing edif2ngd -quiet "mojo_top_0.edf" "_ngo\mojo_top_0.ngo"
Release 14.7 - edif2ngd P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading NGO file
"C:/Users/Nkiogotonieobchodzi/Desktop/levi2.0/work/planAhead/levi2.0/levi2.0.run
s/impl_1/_ngo/mojo_top_0.ngo" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "mojo_top_0.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Checking expanded design ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "mojo_top_0.ngd" ...
Total REAL time to NGDBUILD completion:  7 sec
Total CPU time to NGDBUILD completion:   2 sec

Writing NGDBUILD log file "mojo_top_0.bld"...

NGDBUILD done.

*** Running map
    with args -intstyle pa -w -pr b -mt on "mojo_top_0.ngd"

Using target part "6slx9tqg144-2".
INFO:Map:284 - Map is running with the multi-threading option on. Map currently
   supports the use of up to 2 processors. Based on the the user options and
   machine load, Map will use 2 processors during this run.
Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 4 secs 
Total CPU  time at the beginning of Placer: 4 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:a9e45e04) REAL time: 4 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:a9e45e04) REAL time: 4 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:a9e45e04) REAL time: 4 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:f327108d) REAL time: 5 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:f327108d) REAL time: 5 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:f327108d) REAL time: 5 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:f327108d) REAL time: 5 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:f327108d) REAL time: 5 secs 

Phase 9.8  Global Placement
.......................................................................................................
.........................................................................................................
Phase 9.8  Global Placement (Checksum:3b3f4ab9) REAL time: 9 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:3b3f4ab9) REAL time: 9 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:13852311) REAL time: 11 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:13852311) REAL time: 11 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:13852311) REAL time: 11 secs 

Total REAL time to Placer completion: 11 secs 
Total CPU  time to Placer completion: 12 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:    0
Slice Logic Utilization:
  Number of Slice Registers:                 1,832 out of  11,440   16%
    Number used as Flip Flops:               1,832
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      4,669 out of   5,720   81%
    Number used as logic:                    4,604 out of   5,720   80%
      Number using O6 output only:           3,170
      Number using O5 output only:             650
      Number using O5 and O6:                  784
      Number used as ROM:                        0
    Number used as Memory:                       0 out of   1,440    0%
    Number used exclusively as route-thrus:     65
      Number with same-slice register load:      0
      Number with same-slice carry load:        65
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,337 out of   1,430   93%
  Number of MUXCYs used:                     1,292 out of   2,860   45%
  Number of LUT Flip Flop pairs used:        4,702
    Number with an unused Flip Flop:         2,874 out of   4,702   61%
    Number with an unused LUT:                  33 out of   4,702    1%
    Number of fully used LUT-FF pairs:       1,795 out of   4,702   38%
    Number of unique control sets:             172
    Number of slice register sites lost
      to control set restrictions:             880 out of  11,440    7%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        14 out of     102   13%
    Number of LOCed IOBs:                       14 out of      14  100%
    IOB Flip Flops:                             10

Specific Feature Utilization:
  Number of RAMB16BWERs:                         0 out of      32    0%
  Number of RAMB8BWERs:                          0 out of      64    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 0 out of      32    0%
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       2 out of      16   12%
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                   1 out of     200    1%
    Number used as ILOGIC2s:                     1
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     200    0%
  Number of OLOGIC2/OSERDES2s:                   9 out of     200    4%
    Number used as OLOGIC2s:                     9
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of      16    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       2    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                4.41

Peak Memory Usage:  313 MB
Total REAL time to MAP completion:  13 secs 
Total CPU time to MAP completion (all processors):   13 secs 

Mapping completed.
See MAP report file "mojo_top_0.mrp" for details.

*** Running par
    with args -intstyle pa "mojo_top_0.ncd" -w "mojo_top_0_routed.ncd" -mt on




Constraints file: mojo_top_0.pcf.
Loading device for application Rf_Device from file '6slx9.nph' in environment D:\xilinx2\14.7\ISE_DS\ISE\.
   "mojo_top_0" is an NCD, version 3.2, device xc6slx9, package tqg144, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.23 2013-10-13".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 1,832 out of  11,440   16%
    Number used as Flip Flops:               1,832
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      4,669 out of   5,720   81%
    Number used as logic:                    4,604 out of   5,720   80%
      Number using O6 output only:           3,170
      Number using O5 output only:             650
      Number using O5 and O6:                  784
      Number used as ROM:                        0
    Number used as Memory:                       0 out of   1,440    0%
    Number used exclusively as route-thrus:     65
      Number with same-slice register load:      0
      Number with same-slice carry load:        65
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 1,337 out of   1,430   93%
  Number of MUXCYs used:                     1,292 out of   2,860   45%
  Number of LUT Flip Flop pairs used:        4,702
    Number with an unused Flip Flop:         2,874 out of   4,702   61%
    Number with an unused LUT:                  33 out of   4,702    1%
    Number of fully used LUT-FF pairs:       1,795 out of   4,702   38%
    Number of slice register sites lost
      to control set restrictions:               0 out of  11,440    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        14 out of     102   13%
    Number of LOCed IOBs:                       14 out of      14  100%
    IOB Flip Flops:                             10

Specific Feature Utilization:
  Number of RAMB16BWERs:                         0 out of      32    0%
  Number of RAMB8BWERs:                          0 out of      64    0%
  Number of BUFIO2/BUFIO2_2CLKs:                 0 out of      32    0%
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             0 out of      32    0%
  Number of BUFG/BUFGMUXs:                       2 out of      16   12%
    Number used as BUFGs:                        2
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                   1 out of     200    1%
    Number used as ILOGIC2s:                     1
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     200    0%
  Number of OLOGIC2/OSERDES2s:                   9 out of     200    4%
    Number used as OLOGIC2s:                     9
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of      16    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       2    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%


Overall effort level (-ol):   Standard 
Router effort level (-rl):    High 

PAR will use up to 2 processors
Starting Multi-threaded Router


Phase  1  : 25355 unrouted;      REAL time: 2 secs 

Phase  2  : 23270 unrouted;      REAL time: 2 secs 

Phase  3  : 14175 unrouted;      REAL time: 4 secs 

Phase  4  : 14175 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 4 secs 

Updating file: mojo_top_0_routed.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 7 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 7 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 7 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 7 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 7 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 7 secs 
Total REAL time to Router completion: 7 secs 
Total CPU time to Router completion (all processors): 10 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|           clk_BUFGP | BUFGMUX_X2Y11| No   |  288 |  0.688     |  2.079      |
+---------------------+--------------+------+------+------------+-------------+
|          sClk_BUFGP | BUFGMUX_X2Y12| No   |  361 |  0.689     |  2.080      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH | SETUP       |     7.987ns|    12.013ns|       0|           0
   50%                                      | HOLD        |     0.416ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


All constraints were met.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 8 secs 
Total CPU time to PAR completion (all processors): 11 secs 

Peak Memory Usage:  297 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 0
Number of info messages: 0

Writing design to file mojo_top_0_routed.ncd



PAR done!

*** Running trce
    with args -intstyle ise -o "mojo_top_0.twr" -v 30 -l 30 "mojo_top_0_routed.ncd" "mojo_top_0.pcf"

Loading device for application Rf_Device from file '6slx9.nph' in environment
D:\xilinx2\14.7\ISE_DS\ISE\.
   "mojo_top_0" is an NCD, version 3.2, device xc6slx9, package tqg144, speed -2

Analysis completed Sun Dec 10 12:49:37 2023
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Total time: 2 secs 

*** Running xdl
    with args -secure -ncd2xdl -nopips "mojo_top_0_routed.ncd" "mojo_top_0_routed.xdl"

Release 14.7 - xdl P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

WARNING:XDL:213 - The resulting xdl output will not have LUT equation strings or RAM INIT strings.
Loading device for application Rf_Device from file '6slx9.nph' in environment D:\xilinx2\14.7\ISE_DS\ISE\.
   "mojo_top_0" is an NCD, version 3.2, device xc6slx9, package tqg144, speed -2
Successfully converted design 'mojo_top_0_routed.ncd' to 'mojo_top_0_routed.xdl'.

*** Running bitgen
    with args "mojo_top_0_routed.ncd" "mojo_top_0.bit" "mojo_top_0.pcf" -g Binary:Yes -g Compress -w -intstyle pa

[Sun Dec 10 12:49:58 2023] impl_1 finished
wait_on_run: Time (s): elapsed = 00:00:15 . Memory (MB): peak = 306.605 ; gain = 0.000
INFO: [Common 17-206] Exiting PlanAhead at Sun Dec 10 12:49:58 2023...
INFO: [Common 17-83] Releasing license: PlanAhead

Finished building project.
