Exploration report for main
Mon Oct 09 13:39:34 2023
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


+------------------+
; Table of Contents;
+------------------+
  1. Legal Notice
  2. Exploration Summary
  3. DSE Messages

+-------------+
; Legal Notice;
+-------------+
Copyright (C) 1991-2023 Altera Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Exploration Summary                                                                                                                                  ;
+-----------------+--------------+--------------+---------------+--------------+------------------+-----------------+-----------------+----------------+
;Exploration Point;Quality of Fit;f(MAX) Geomean;WC Slack: Setup;WC Slack: Hold;WC Slack: Recovery;WC Slack: Removal;Logic Utilization;Compilation Time;
+-----------------+--------------+--------------+---------------+--------------+------------------+-----------------+-----------------+----------------+
;dse1_base        ;       -11.610;165.647 MHz   ;         -5.432;         0.186;            -1.897;            0.498;              528;00:00:42        ;
+-----------------+--------------+--------------+---------------+--------------+------------------+-----------------+-----------------+----------------+

+-------------+
; DSE Messages;
+-------------+
Info: Archive command: ['quartus_sh', '--ipc_json', '--archive', '-output', 'C:\\Users\\thiag\\Documents\\GitHub\\PBL---Sistemas-Digitais---Interface-de-Entrada-e-Sa-da\\Verilog\\dse\\dse1\\main.qar', '-revision', 'main', 'C:/Users/thiag/Documents/GitHub/PBL---Sistemas-Digitais---Interface-de-Entrada-e-Sa-da/Verilog/PBL_interface_de_entrada_e_saida.qpf']
Info: Archiving C:/Users/thiag/Documents/GitHub/PBL---Sistemas-Digitais---Interface-de-Entrada-e-Sa-da/Verilog/PBL_interface_de_entrada_e_saida.qpf revision main ...
Info: Job 1 : quartus_sh --ipc_json --flow compile main.qsf
Info: Explorer server: http://localhost:49798 started.
Info: Starting compile design only exploration
Info: Revision: dse1_base will be compiled on compute node: Thiago_Neri
Info: Registering self with server http://localhost:49798/api/v1.0/broker/server/
Info: Successfully registered with server.
Info: Starting compilation quartus_sh --ipc_json --flow compile main.qsf
Info: Sent timestamps successfully
Info: Preparing to compile main ...
Info: Downloading main.qar.sha256 ...
Info: Finished download.
Info: Verified dse/dse1/dse1_base\main.qar.sha256 exists.
Info: Downloading main.qar ...
Info: Finished download.
Info: Verified dse/dse1/dse1_base\main.qar exists.
Info: Download successful. Checksum matched expected value.
Info: Unarchive command: ['quartus_sh', '--restore', '-output', 'dse/dse1/dse1_base', 'dse/dse1/dse1_base\\main.qar']
Info: Downloading dse1_base.qsf ...
Info: Finished download.
Info: Verified C:\Users\thiag\Documents\GitHub\PBL---Sistemas-Digitais---Interface-de-Entrada-e-Sa-da\Verilog\dse/dse1/dse1_base\main.qsf exists.
Info: Downloading dse1_base.qpf ...
Info: Finished download.
Info: Verified dse/dse1/dse1_base\main.qpf exists.
Info: Sent timestamps successfully
Info: Sent timestamps successfully
Info: *******************************************************************
Info: Running Quartus Prime Shell
Info: 	Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
Info: 	Processing started: Mon Oct  9 13:37:02 2023
Info: Command: quartus_sh --flow compile main.qsf
Info: Quartus(args): compile main.qsf
Info: Project Name = C:/Users/thiag/Documents/GitHub/PBL---Sistemas-Digitais---Interface-de-Entrada-e-Sa-da/Verilog/dse/dse1/dse1_base/main
Info: Revision Name = main
Info: *******************************************************************
Info: Running Quartus Prime Signal Tap
Info: 	Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
Info: 	Processing started: Mon Oct  9 13:37:03 2023
Info: Command: quartus_stp main -c main
Info: Quartus Prime Signal Tap was successful. 0 errors, 0 warnings
Info: 	Peak virtual memory: 4566 megabytes
Info: 	Processing ended: Mon Oct  9 13:37:03 2023
Info: 	Elapsed time: 00:00:00
Info: 	Total CPU time (on all processors): 00:00:00
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
Info: 	Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
Info: 	Processing started: Mon Oct  9 13:37:04 2023
Info: Command: quartus_map --read_settings_files=off --write_settings_files=off main -c main
Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info: Parallel compilation is enabled and will use 16 of the 16 processors detected
Warning: Verilog HDL information at controller_unit.v(93): always construct contains both blocking and non-blocking assignments
Info: Found 1 design units, including 1 entities, in source file modules/controller_unit.v
Info: 	Found entity 1: controller_unit
Info: Found 1 design units, including 1 entities, in source file modules/buffer_tx.v
Info: 	Found entity 1: BUFFER_TX
Info: Found 1 design units, including 1 entities, in source file modules/buffer_rx.v
Info: 	Found entity 1: BUFFER_RX
Info: Found 1 design units, including 1 entities, in source file modules/interface_sensor.v
Info: 	Found entity 1: interface_sensor
Info: Found 1 design units, including 1 entities, in source file modules/commands_table.v
Info: 	Found entity 1: commands_table
Warning: Verilog HDL information at UART_TX.v(39): always construct contains both blocking and non-blocking assignments
Info: Found 1 design units, including 1 entities, in source file modules/uart_tx.v
Info: 	Found entity 1: UART_TX
Info: Found 1 design units, including 1 entities, in source file modules/uart_rx.v
Info: 	Found entity 1: UART_RX
Info: Found 1 design units, including 1 entities, in source file modules/main.v
Info: 	Found entity 1: main
Info: Elaborating entity "main" for the top level hierarchy
Info: Elaborating entity "UART_RX" for hierarchy "UART_RX:rx"
Info: Elaborating entity "BUFFER_RX" for hierarchy "BUFFER_RX:reg_rx"
Info: Elaborating entity "controller_unit" for hierarchy "controller_unit:exe"
Info: Elaborating entity "commands_table" for hierarchy "controller_unit:exe|commands_table:responseCommand"
Info: Elaborating entity "interface_sensor" for hierarchy "interface_sensor:sensor"
Warning: Verilog HDL assignment warning at interface_sensor.v(296): truncated value with size 41 to match size of target (40)
Warning: Verilog HDL assignment warning at interface_sensor.v(302): truncated value with size 41 to match size of target (40)
Info: Elaborating entity "BUFFER_TX" for hierarchy "BUFFER_TX:reg_tx"
Info: Elaborating entity "UART_TX" for hierarchy "UART_TX:tx"
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info: Timing-Driven Synthesis is running
Info: 15 registers lost all their fanouts during netlist optimizations.
Info: Generated suppressed messages file C:/Users/thiag/Documents/GitHub/PBL---Sistemas-Digitais---Interface-de-Entrada-e-Sa-da/Verilog/dse/dse1/dse1_base/output_files/main.map.smsg
Info: Generated JSON formatted report files in C:/Users/thiag/Documents/GitHub/PBL---Sistemas-Digitais---Interface-de-Entrada-e-Sa-da/Verilog/dse/dse1/dse1_base/db/main.map.json_files/
Info: Generated JSON formatted report files in C:/Users/thiag/Documents/GitHub/PBL---Sistemas-Digitais---Interface-de-Entrada-e-Sa-da/Verilog/dse/dse1/dse1_base/db/main.flow.json_files/
Info: Generating hard_block partition "hard_block:auto_generated_inst"
Info: 	Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info: Implemented 568 device resources after synthesis - the final resource count might be different
Info: 	Implemented 2 input pins
Info: 	Implemented 1 output pins
Info: 	Implemented 1 bidirectional pins
Info: 	Implemented 564 logic cells
Info: Generated JSON formatted report files in C:/Users/thiag/Documents/GitHub/PBL---Sistemas-Digitais---Interface-de-Entrada-e-Sa-da/Verilog/dse/dse1/dse1_base/db/main.map.json_files/
Info: Generated JSON formatted report files in C:/Users/thiag/Documents/GitHub/PBL---Sistemas-Digitais---Interface-de-Entrada-e-Sa-da/Verilog/dse/dse1/dse1_base/db/main.flow.json_files/
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings
Info: 	Peak virtual memory: 4859 megabytes
Info: 	Processing ended: Mon Oct  9 13:37:30 2023
Info: 	Elapsed time: 00:00:26
Info: 	Total CPU time (on all processors): 00:00:18
Info: *******************************************************************
Info: Running Quartus Prime Fitter
Info: 	Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
Info: 	Processing started: Mon Oct  9 13:37:31 2023
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off main -c main
Info: qfit2_default_script.tcl version: #1
Info: Project  = main
Info: Revision = main
Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info: Parallel compilation is enabled and will use 16 of the 16 processors detected
Info: Selected device EP4CE6E22C8 for design "main"
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning: Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
Info: 	Device EP4CE10E22C8 is compatible
Info: 	Device EP4CE15E22C8 is compatible
Info: 	Device EP4CE22E22C8 is compatible
Info: Fitter converted 5 user pins into dedicated programming pins
Info: 	Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6
Info: 	Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8
Info: 	Pin ~ALTERA_DCLK~ is reserved at location 12
Info: 	Pin ~ALTERA_DATA0~ is reserved at location 13
Info: 	Pin ~ALTERA_nCEO~ is reserved at location 101
Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Warning: Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained base clocks found in the design
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info: Automatically promoted node clock_50Mhz~input (placed in PIN 23 (CLK1, DIFFCLK_0n))
Info: 	Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info: Automatically promoted node interface_sensor:sensor|clk_1MHz 
Info: 	Automatically promoted destinations to use location or clock signal Global Clock
Info: Starting register packing
Info: Finished register packing
Info: Fitter preparation operations ending: elapsed time is 00:00:01
Info: Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:00
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:02
Info: Fitter routing operations beginning
Info: Router estimated average interconnect usage is 0% of the available device resources
Info: 	Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
Info: 	Optimizations that may affect the design's routability were skipped
Info: Fitter routing operations ending: elapsed time is 00:00:02
Info: Total time spent on timing analysis during the Fitter is 0.82 seconds.
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Fitter post-fit operations ending: elapsed time is 00:00:01
Info: Generated suppressed messages file C:/Users/thiag/Documents/GitHub/PBL---Sistemas-Digitais---Interface-de-Entrada-e-Sa-da/Verilog/dse/dse1/dse1_base/output_files/main.fit.smsg
Info: Generated JSON formatted report files in C:/Users/thiag/Documents/GitHub/PBL---Sistemas-Digitais---Interface-de-Entrada-e-Sa-da/Verilog/dse/dse1/dse1_base/db/main.fit.json_files/
Info: Generated JSON formatted report files in C:/Users/thiag/Documents/GitHub/PBL---Sistemas-Digitais---Interface-de-Entrada-e-Sa-da/Verilog/dse/dse1/dse1_base/db/main.flow.json_files/
Info: Quartus Prime Fitter was successful. 0 errors, 4 warnings
Info: 	Peak virtual memory: 6508 megabytes
Info: 	Processing ended: Mon Oct  9 13:37:42 2023
Info: 	Elapsed time: 00:00:11
Info: 	Total CPU time (on all processors): 00:00:06
Info: *******************************************************************
Info: Running Quartus Prime Assembler
Info: 	Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
Info: 	Processing started: Mon Oct  9 13:37:44 2023
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off main -c main
Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info: Writing out detailed assembly data for power analysis
Info: Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 1 warning
Info: 	Peak virtual memory: 4699 megabytes
Info: 	Processing ended: Mon Oct  9 13:37:45 2023
Info: 	Elapsed time: 00:00:01
Info: 	Total CPU time (on all processors): 00:00:01
Info: Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
Info: 	Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
Info: 	Processing started: Mon Oct  9 13:37:46 2023
Info: Command: quartus_sta main -c main
Info: qsta_default_script.tcl version: #1
Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info: Parallel compilation is enabled and will use 16 of the 16 processors detected
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Warning: Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
Info: 	create_clock -period 1.000 -name clock_50Mhz clock_50Mhz
Info: 	create_clock -period 1.000 -name controller_unit:exe|send_data_tx controller_unit:exe|send_data_tx
Info: 	create_clock -period 1.000 -name interface_sensor:sensor|clk_1MHz interface_sensor:sensor|clk_1MHz
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Warning: Timing requirements not met
Info: 	For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info: Worst-case setup slack is -5.432
Info: 	    Slack       End Point TNS Clock 
Info: 	========= =================== =====================
Info: 	   -5.432            -692.795 clock_50Mhz 
Info: 	   -4.666            -303.053 interface_sensor:sensor|clk_1MHz 
Info: 	   -1.907              -1.907 controller_unit:exe|send_data_tx 
Info: Worst-case hold slack is 0.452
Info: 	    Slack       End Point TNS Clock 
Info: 	========= =================== =====================
Info: 	    0.452               0.000 clock_50Mhz 
Info: 	    0.453               0.000 interface_sensor:sensor|clk_1MHz 
Info: 	    1.903               0.000 controller_unit:exe|send_data_tx 
Info: Worst-case recovery slack is -1.897
Info: 	    Slack       End Point TNS Clock 
Info: 	========= =================== =====================
Info: 	   -1.897            -183.151 interface_sensor:sensor|clk_1MHz 
Info: 	   -0.844             -15.280 clock_50Mhz 
Info: Worst-case removal slack is 1.136
Info: 	    Slack       End Point TNS Clock 
Info: 	========= =================== =====================
Info: 	    1.136               0.000 clock_50Mhz 
Info: 	    1.344               0.000 interface_sensor:sensor|clk_1MHz 
Info: Worst-case minimum pulse width slack is -3.000
Info: 	    Slack       End Point TNS Clock 
Info: 	========= =================== =====================
Info: 	   -3.000            -331.627 clock_50Mhz 
Info: 	   -1.487            -175.466 interface_sensor:sensor|clk_1MHz 
Info: 	   -1.487              -1.487 controller_unit:exe|send_data_tx 
Info: Report Metastability: Found 9 synchronizer chains.
Info: 	Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Warning: Timing requirements not met
Info: 	For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info: Worst-case setup slack is -5.143
Info: 	    Slack       End Point TNS Clock 
Info: 	========= =================== =====================
Info: 	   -5.143            -635.985 clock_50Mhz 
Info: 	   -4.348            -280.526 interface_sensor:sensor|clk_1MHz 
Info: 	   -1.618              -1.618 controller_unit:exe|send_data_tx 
Info: Worst-case hold slack is 0.400
Info: 	    Slack       End Point TNS Clock 
Info: 	========= =================== =====================
Info: 	    0.400               0.000 clock_50Mhz 
Info: 	    0.402               0.000 interface_sensor:sensor|clk_1MHz 
Info: 	    1.710               0.000 controller_unit:exe|send_data_tx 
Info: Worst-case recovery slack is -1.732
Info: 	    Slack       End Point TNS Clock 
Info: 	========= =================== =====================
Info: 	   -1.732            -165.320 interface_sensor:sensor|clk_1MHz 
Info: 	   -0.672             -11.850 clock_50Mhz 
Info: Worst-case removal slack is 1.035
Info: 	    Slack       End Point TNS Clock 
Info: 	========= =================== =====================
Info: 	    1.035               0.000 clock_50Mhz 
Info: 	    1.259               0.000 interface_sensor:sensor|clk_1MHz 
Info: Worst-case minimum pulse width slack is -3.000
Info: 	    Slack       End Point TNS Clock 
Info: 	========= =================== =====================
Info: 	   -3.000            -331.627 clock_50Mhz 
Info: 	   -1.487            -175.466 interface_sensor:sensor|clk_1MHz 
Info: 	   -1.487              -1.487 controller_unit:exe|send_data_tx 
Info: Report Metastability: Found 9 synchronizer chains.
Info: 	Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info: Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Warning: Timing requirements not met
Info: 	For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info: Worst-case setup slack is -1.848
Info: 	    Slack       End Point TNS Clock 
Info: 	========= =================== =====================
Info: 	   -1.848            -180.922 clock_50Mhz 
Info: 	   -1.386             -65.924 interface_sensor:sensor|clk_1MHz 
Info: 	   -0.332              -0.332 controller_unit:exe|send_data_tx 
Info: Worst-case hold slack is 0.186
Info: 	    Slack       End Point TNS Clock 
Info: 	========= =================== =====================
Info: 	    0.186               0.000 clock_50Mhz 
Info: 	    0.186               0.000 interface_sensor:sensor|clk_1MHz 
Info: 	    0.883               0.000 controller_unit:exe|send_data_tx 
Info: Worst-case recovery slack is -0.350
Info: 	    Slack       End Point TNS Clock 
Info: 	========= =================== =====================
Info: 	   -0.350             -21.884 interface_sensor:sensor|clk_1MHz 
Info: 	    0.169               0.000 clock_50Mhz 
Info: Worst-case removal slack is 0.498
Info: 	    Slack       End Point TNS Clock 
Info: 	========= =================== =====================
Info: 	    0.498               0.000 clock_50Mhz 
Info: 	    0.567               0.000 interface_sensor:sensor|clk_1MHz 
Info: Worst-case minimum pulse width slack is -3.000
Info: 	    Slack       End Point TNS Clock 
Info: 	========= =================== =====================
Info: 	   -3.000            -238.396 clock_50Mhz 
Info: 	   -1.000            -118.000 interface_sensor:sensor|clk_1MHz 
Info: 	   -1.000              -1.000 controller_unit:exe|send_data_tx 
Info: Report Metastability: Found 9 synchronizer chains.
Info: 	Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Generated JSON formatted report files in C:/Users/thiag/Documents/GitHub/PBL---Sistemas-Digitais---Interface-de-Entrada-e-Sa-da/Verilog/dse/dse1/dse1_base/db/main.sta.json_files/
Info: Generated JSON formatted report files in C:/Users/thiag/Documents/GitHub/PBL---Sistemas-Digitais---Interface-de-Entrada-e-Sa-da/Verilog/dse/dse1/dse1_base/db/main.flow.json_files/
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
Info: 	Peak virtual memory: 4881 megabytes
Info: 	Processing ended: Mon Oct  9 13:37:50 2023
Info: 	Elapsed time: 00:00:04
Info: 	Total CPU time (on all processors): 00:00:02
Info: Generated JSON formatted report files in C:/Users/thiag/Documents/GitHub/PBL---Sistemas-Digitais---Interface-de-Entrada-e-Sa-da/Verilog/dse/dse1/dse1_base/db/main.sta.json_files/
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
Info: 	Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
Info: 	Processing started: Mon Oct  9 13:37:51 2023
Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off main -c main
Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info: Generated file main.vo in folder "C:/Users/thiag/Documents/GitHub/PBL---Sistemas-Digitais---Interface-de-Entrada-e-Sa-da/Verilog/dse/dse1/dse1_base/simulation/modelsim/" for EDA simulation tool
Info: Generated JSON formatted report files in C:/Users/thiag/Documents/GitHub/PBL---Sistemas-Digitais---Interface-de-Entrada-e-Sa-da/Verilog/dse/dse1/dse1_base/db/main.eda.json_files/
Info: Generated JSON formatted report files in C:/Users/thiag/Documents/GitHub/PBL---Sistemas-Digitais---Interface-de-Entrada-e-Sa-da/Verilog/dse/dse1/dse1_base/db/main.flow.json_files/
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
Info: 	Peak virtual memory: 4651 megabytes
Info: 	Processing ended: Mon Oct  9 13:37:52 2023
Info: 	Elapsed time: 00:00:01
Info: 	Total CPU time (on all processors): 00:00:01
Info: Quartus Prime Full Compilation was successful. 0 errors, 14 warnings
Info: Evaluation of Tcl script c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/qsh_flow.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 14 warnings
Info: 	Peak virtual memory: 4693 megabytes
Info: 	Processing ended: Mon Oct  9 13:37:53 2023
Info: 	Elapsed time: 00:00:51
Info: 	Total CPU time (on all processors): 00:00:01
Info: Compilation finished. 168 msgs
Info: Processing keep results option: all
Info: Completed exploration. Results: 1 passed; 0 failed.
Info: Processing ended: Mon Oct 09 13:39:20 2023
Info: Elapsed time: 0:02:29

