<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.069 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;/home/overman/dev/workspaces/vision/vision_kernels/src/canny/xf_edgetracing_accel.cpp&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-910]" key="HLS 207-910" tag="" content="&apos;INPUT_PTR_WIDTH&apos; macro redefined (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/xf_canny_config.h:44:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 207-71]" key="HLS 207-71" tag="" content="previous definition is here (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../xf_config_params.h:33:9)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-910]" key="HLS 207-910" tag="" content="&apos;OUTPUT_PTR_WIDTH&apos; macro redefined (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/xf_canny_config.h:45:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 207-71]" key="HLS 207-71" tag="" content="previous definition is here (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../xf_config_params.h:34:9)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5529]" key="HLS 207-5529" tag="" content="&apos;factor&apos; in &apos;#pragma HLS array_reshape&apos; is ignored (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_video_mem.hpp:760:47)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;src&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:518:30)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;_data&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:529:30)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;index&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:542:14)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;index&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:553:20)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;stride&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:1037:41)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;index&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:1225:102)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;index&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:1531:34)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;win_size&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_canny_sobel.hpp:23:33)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;win_size&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_canny_sobel.hpp:56:33)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;win_size&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_canny_sobel.hpp:90:30)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;win_size&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_canny_sobel.hpp:116:30)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;_border_type&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_canny_sobel.hpp:536:9)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;width&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:154:23)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;height&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:155:23)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;bramsetsval&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:156:18)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 6.62 seconds. CPU system time: 0.52 seconds. Elapsed time: 7.15 seconds; current allocated memory: 1.079 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vitis&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;xf::cv::Mat&lt;8, 1080, 1920, 32, 2&gt;::init(int, int, bool)&apos; into &apos;void xf::cv::Mat&lt;8, 1080, 1920, 32, 2&gt;::init&lt;2, (void*)0&gt;(int, int, void*)&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:560:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;xf::cv::Mat&lt;8, 1080, 1920, 32, 2&gt;::copyTo(void*)&apos; into &apos;void xf::cv::Mat&lt;8, 1080, 1920, 32, 2&gt;::init&lt;2, (void*)0&gt;(int, int, void*)&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:561:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;xf::cv::Mat&lt;0, 1080, 1920, 8, 2&gt;::init(int, int, bool)&apos; into &apos;void xf::cv::Mat&lt;0, 1080, 1920, 8, 2&gt;::init&lt;2, (void*)0&gt;(int, int, void*)&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:560:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;xf::cv::Mat&lt;0, 1080, 1920, 8, 2&gt;::copyTo(void*)&apos; into &apos;void xf::cv::Mat&lt;0, 1080, 1920, 8, 2&gt;::init&lt;2, (void*)0&gt;(int, int, void*)&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:561:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;xf::cv::applyEqn(ap_uint&lt;2&gt;&amp;, ap_uint&lt;2&gt;&amp;, ap_uint&lt;2&gt;&amp;, ap_uint&lt;2&gt;&amp;, ap_uint&lt;2&gt;&amp;, ap_uint&lt;2&gt;&amp;, ap_uint&lt;2&gt;&amp;, ap_uint&lt;2&gt;&amp;, ap_uint&lt;2&gt;&amp;)&apos; into &apos;void xf::cv::PixelProcessNew&lt;1&gt;(ap_uint&lt;68&gt;, ap_uint&lt;68&gt;, ap_uint&lt;68&gt;, ap_uint&lt;68&gt;&amp;, ap_uint&lt;68&gt;&amp;, ap_uint&lt;68&gt;&amp;)&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:142:2)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;xf::cv::applyEqn(ap_uint&lt;2&gt;&amp;, ap_uint&lt;2&gt;&amp;, ap_uint&lt;2&gt;&amp;, ap_uint&lt;2&gt;&amp;, ap_uint&lt;2&gt;&amp;, ap_uint&lt;2&gt;&amp;, ap_uint&lt;2&gt;&amp;, ap_uint&lt;2&gt;&amp;, ap_uint&lt;2&gt;&amp;)&apos; into &apos;void xf::cv::PixelProcessNew&lt;1&gt;(ap_uint&lt;68&gt;, ap_uint&lt;68&gt;, ap_uint&lt;68&gt;, ap_uint&lt;68&gt;&amp;, ap_uint&lt;68&gt;&amp;, ap_uint&lt;68&gt;&amp;)&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:125:2)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;xf::cv::applyEqn(ap_uint&lt;2&gt;&amp;, ap_uint&lt;2&gt;&amp;, ap_uint&lt;2&gt;&amp;, ap_uint&lt;2&gt;&amp;, ap_uint&lt;2&gt;&amp;, ap_uint&lt;2&gt;&amp;, ap_uint&lt;2&gt;&amp;, ap_uint&lt;2&gt;&amp;, ap_uint&lt;2&gt;&amp;)&apos; into &apos;void xf::cv::PixelProcessNew&lt;1&gt;(ap_uint&lt;68&gt;, ap_uint&lt;68&gt;, ap_uint&lt;68&gt;, ap_uint&lt;68&gt;&amp;, ap_uint&lt;68&gt;&amp;, ap_uint&lt;68&gt;&amp;)&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:108:2)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;void xf::cv::xfEdgeTracing&lt;8, 0, 32, 8, 1080, 1920, false, 2&gt;(xf::cv::Mat&lt;0, 1080, 1920, 8, 2&gt;&amp;, xf::cv::Mat&lt;8, 1080, 1920, 32, 2&gt;&amp;, unsigned short, unsigned short, unsigned short)&apos; into &apos;void xf::cv::EdgeTracing&lt;8, 0, 1080, 1920, 32, 8, false, 2&gt;(xf::cv::Mat&lt;8, 1080, 1920, 32, 2&gt;&amp;, xf::cv::Mat&lt;0, 1080, 1920, 8, 2&gt;&amp;)&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:463:2)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;xf::cv::Mat&lt;8, 1080, 1920, 32, 2&gt;::Mat(int, int, void*)&apos; into &apos;edgetracing_accel&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/xf_edgetracing_accel.cpp:49:49)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;xf::cv::Mat&lt;0, 1080, 1920, 8, 2&gt;::Mat(int, int, void*)&apos; into &apos;edgetracing_accel&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/xf_edgetracing_accel.cpp:50:48)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;void xf::cv::EdgeTracing&lt;8, 0, 1080, 1920, 32, 8, false, 2&gt;(xf::cv::Mat&lt;8, 1080, 1920, 32, 2&gt;&amp;, xf::cv::Mat&lt;0, 1080, 1920, 8, 2&gt;&amp;)&apos; into &apos;edgetracing_accel&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/xf_edgetracing_accel.cpp:52:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_443_2&apos; is marked as complete unroll implied by the pipeline pragma (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:443:31)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;RD&apos; is marked as complete unroll implied by the pipeline pragma (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:200:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;RD1&apos; is marked as complete unroll implied by the pipeline pragma (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:214:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;RD2&apos; is marked as complete unroll implied by the pipeline pragma (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:243:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_145_4&apos; is marked as complete unroll implied by the pipeline pragma (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:145:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;PL_3&apos; is marked as complete unroll implied by the pipeline pragma (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:138:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_128_3&apos; is marked as complete unroll implied by the pipeline pragma (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:128:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;PL_2&apos; is marked as complete unroll implied by the pipeline pragma (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:121:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_111_2&apos; is marked as complete unroll implied by the pipeline pragma (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:111:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;PL_1&apos; is marked as complete unroll implied by the pipeline pragma (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:104:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_94_1&apos; is marked as complete unroll implied by the pipeline pragma (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:94:22)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;anonymous&apos; is marked as complete unroll implied by the pipeline pragma (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:92:32)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;anonymous&apos; is marked as complete unroll implied by the pipeline pragma (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:92:24)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;anonymous&apos; is marked as complete unroll implied by the pipeline pragma (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:92:16)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;anonymous&apos; is marked as complete unroll implied by the pipeline pragma (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:91:32)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;anonymous&apos; is marked as complete unroll implied by the pipeline pragma (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:91:24)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;anonymous&apos; is marked as complete unroll implied by the pipeline pragma (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:91:16)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;anonymous&apos; is marked as complete unroll implied by the pipeline pragma (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:90:29)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;anonymous&apos; is marked as complete unroll implied by the pipeline pragma (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:90:21)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;anonymous&apos; is marked as complete unroll implied by the pipeline pragma (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:90:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_443_2&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:443:31) in function &apos;edgetracing_accel&apos; completely with a factor of 8 (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/xf_edgetracing_accel.cpp:20:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;RD_INIT&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:177:9) in function &apos;xf::cv::TopDown&lt;20, 6, 1024&gt;&apos; completely with a factor of 20 (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:159:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;RD&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:200:13) in function &apos;xf::cv::TopDown&lt;20, 6, 1024&gt;&apos; completely with a factor of 20 (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:159:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;RD1&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:214:13) in function &apos;xf::cv::TopDown&lt;20, 6, 1024&gt;&apos; completely with a factor of 6 (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:159:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;RD2&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:243:13) in function &apos;xf::cv::TopDown&lt;20, 6, 1024&gt;&apos; completely with a factor of 20 (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:159:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_145_4&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:145:23) in function &apos;xf::cv::PixelProcessNew&lt;1&gt;&apos; completely with a factor of 34 (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:85:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;PL_3&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:138:5) in function &apos;xf::cv::PixelProcessNew&lt;1&gt;&apos; completely with a factor of 10 (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:85:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_128_3&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:128:23) in function &apos;xf::cv::PixelProcessNew&lt;1&gt;&apos; completely with a factor of 34 (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:85:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;PL_2&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:121:5) in function &apos;xf::cv::PixelProcessNew&lt;1&gt;&apos; completely with a factor of 11 (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:85:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_111_2&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:111:23) in function &apos;xf::cv::PixelProcessNew&lt;1&gt;&apos; completely with a factor of 34 (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:85:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;PL_1&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:104:5) in function &apos;xf::cv::PixelProcessNew&lt;1&gt;&apos; completely with a factor of 11 (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:85:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_94_1&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:94:22) in function &apos;xf::cv::PixelProcessNew&lt;1&gt;&apos; completely with a factor of 34 (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:85:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;anonymous&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:92:32) in function &apos;xf::cv::PixelProcessNew&lt;1&gt;&apos; completely with a factor of 34 (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:85:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;anonymous&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:92:24) in function &apos;xf::cv::PixelProcessNew&lt;1&gt;&apos; completely with a factor of 34 (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:85:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;anonymous&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:92:16) in function &apos;xf::cv::PixelProcessNew&lt;1&gt;&apos; completely with a factor of 34 (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:85:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;anonymous&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:91:32) in function &apos;xf::cv::PixelProcessNew&lt;1&gt;&apos; completely with a factor of 34 (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:85:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;anonymous&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:91:24) in function &apos;xf::cv::PixelProcessNew&lt;1&gt;&apos; completely with a factor of 34 (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:85:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;anonymous&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:91:16) in function &apos;xf::cv::PixelProcessNew&lt;1&gt;&apos; completely with a factor of 34 (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:85:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;anonymous&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:90:29) in function &apos;xf::cv::PixelProcessNew&lt;1&gt;&apos; completely with a factor of 34 (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:85:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;anonymous&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:90:21) in function &apos;xf::cv::PixelProcessNew&lt;1&gt;&apos; completely with a factor of 34 (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:85:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;anonymous&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:90:13) in function &apos;xf::cv::PixelProcessNew&lt;1&gt;&apos; completely with a factor of 34 (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:85:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void xf::cv::Mat&lt;8, 1080, 1920, 32, 2&gt;::write&lt;2, (void*)0&gt;(int, ap_uint&lt;64&gt;)&apos; into &apos;void xf::cv::Mat&lt;8, 1080, 1920, 32, 2&gt;::init&lt;2, (void*)0&gt;(int, int, void*)&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:559:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void xf::cv::Mat&lt;0, 1080, 1920, 8, 2&gt;::write&lt;2, (void*)0&gt;(int, ap_uint&lt;64&gt;)&apos; into &apos;void xf::cv::Mat&lt;0, 1080, 1920, 8, 2&gt;::init&lt;2, (void*)0&gt;(int, int, void*)&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:559:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void xf::cv::Mat&lt;8, 1080, 1920, 32, 2&gt;::init&lt;2, (void*)0&gt;(int, int, void*)&apos; into &apos;edgetracing_accel&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/xf_edgetracing_accel.cpp:20:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void xf::cv::Mat&lt;0, 1080, 1920, 8, 2&gt;::init&lt;2, (void*)0&gt;(int, int, void*)&apos; into &apos;edgetracing_accel&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/xf_edgetracing_accel.cpp:20:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;ap_uint&lt;64&gt; xf::cv::Mat&lt;8, 1080, 1920, 32, 2&gt;::read&lt;2, (void*)0&gt;(int)&apos; into &apos;edgetracing_accel&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/xf_edgetracing_accel.cpp:20:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void xf::cv::Mat&lt;8, 1080, 1920, 32, 2&gt;::write&lt;2, (void*)0&gt;(int, ap_uint&lt;64&gt;)&apos; into &apos;edgetracing_accel&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/xf_edgetracing_accel.cpp:20:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;void xf::cv::Mat&lt;0, 1080, 1920, 8, 2&gt;::write&lt;2, (void*)0&gt;(int, ap_uint&lt;64&gt;)&apos; into &apos;edgetracing_accel&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/xf_edgetracing_accel.cpp:20:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;arr1&apos;: Complete partitioning on dimension 1. (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:160:17)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;arr2&apos;: Complete partitioning on dimension 1. (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:160:30)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;arr4&apos;: Complete partitioning on dimension 1. (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:160:43)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;arr3&apos;: Complete partitioning on dimension 1. (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:167:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;iBuff.i.i&apos;: Complete partitioning on dimension 1. (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:284:17)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of variable length and bit width 256 has been inferred on bundle &apos;gmem3&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:721:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of variable length and bit width 64 has been inferred on bundle &apos;gmem4&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:721:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 4.7 seconds. CPU system time: 0.39 seconds. Elapsed time: 5.09 seconds; current allocated memory: 1.080 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.080 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.096 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="WARNING" prefix="[SYNCHK 200-23]" key="SYNCHK_VAR_INDEX_RANGE_359" tag="" content="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:368: variable-indexed range selection may cause suboptimal QoR." resolution=""/>
	<Message severity="WARNING" prefix="[SYNCHK 200-77]" key="SYNCHK_RETURN_NULL_370" tag="" content="The top function &apos;xfEdgeTracing&lt;8, 0, 32, 8, 1080, 1920, false, 2&gt;&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:263) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops." resolution=""/>
	<Message severity="INFO" prefix="[SYNCHK 200-10]" key="SYNCHK_SYNCHK_SUMMARY_377" tag="" content="0 error(s), 2 warning(s)." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.113 GB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_721_2&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:721) in function &apos;edgetracing_accel&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_721_2&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:721) in function &apos;edgetracing_accel&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_246" tag="" content="Unrolling all sub-loops inside loop &apos;VITIS_LOOP_721_2&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:721) in function &apos;edgetracing_accel&apos; for pipelining." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_246" tag="" content="Unrolling all sub-loops inside loop &apos;VITIS_LOOP_721_2&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:721) in function &apos;edgetracing_accel&apos; for pipelining." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_722_3&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:724) in function &apos;edgetracing_accel&apos; completely with a factor of 32." resolution=""/>
	<Message severity="WARNING" prefix="[XFORM 203-731]" key="XFORM_HLS_STREAM_INVALID_630" tag="" content="Internal stream variable &apos;_dst2.data&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/xf_edgetracing_accel.cpp:50) is invalid: it has no data consumer." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:193:9) to (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:249:6) in function &apos;xf::cv::TopDown&lt;20, 6, 1024&gt;&apos;... converting 19 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:436:9) to (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:452:17) in function &apos;edgetracing_accel&apos;... converting 25 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;xf::cv::PixelProcessNew&lt;1&gt;&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:150:1)...277 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 1.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.06 seconds; current allocated memory: 1.157 GB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_720_1&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:720:32) in function &apos;edgetracing_accel&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_720_1&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:720:32) in function &apos;edgetracing_accel&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;SLICE_LOOP&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:318:18) in function &apos;edgetracing_accel&apos; more than one sub loop." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-960.html"/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;INTER_ITERATION_LOOP&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:314:22) in function &apos;edgetracing_accel&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;FIN_WR_LOOP&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:414:39) in function &apos;edgetracing_accel&apos; more than one sub loop." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-960.html"/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;iBuff.V&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:353:36)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;iBuff.V&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:359:41)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;iBuff.V.1&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:361:71)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;iBuff.V.1&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:365:55)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;iBuff.V&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:368:57)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;oBuff.V&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:427:11)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;iBuff_0&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:250:54)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;iBuff_0&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:252:39)" resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false inter dependency for variable &apos;iBuff.V.19&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:284)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false inter dependency for variable &apos;iBuff.V.18&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:284)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false inter dependency for variable &apos;iBuff.V.17&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:284)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false inter dependency for variable &apos;iBuff.V.16&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:284)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false inter dependency for variable &apos;iBuff.V.15&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:284)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false inter dependency for variable &apos;iBuff.V.14&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:284)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false inter dependency for variable &apos;iBuff.V.13&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:284)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false inter dependency for variable &apos;iBuff.V.12&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:284)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false inter dependency for variable &apos;iBuff.V.11&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:284)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false inter dependency for variable &apos;iBuff.V.10&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:284)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false inter dependency for variable &apos;iBuff.V.9&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:284)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false inter dependency for variable &apos;iBuff.V.8&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:284)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false inter dependency for variable &apos;iBuff.V.7&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:284)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false inter dependency for variable &apos;iBuff.V.6&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:284)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false inter dependency for variable &apos;iBuff.V.5&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:284)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false inter dependency for variable &apos;iBuff.V.4&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:284)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false inter dependency for variable &apos;iBuff.V.3&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:284)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false inter dependency for variable &apos;iBuff.V.2&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:284)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false inter dependency for variable &apos;iBuff.V.1&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:284)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false inter dependency for variable &apos;iBuff.V&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:284)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false intra dependency for variable &apos;iBuff.V.19&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:284)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false intra dependency for variable &apos;iBuff.V.18&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:284)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false intra dependency for variable &apos;iBuff.V.17&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:284)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false intra dependency for variable &apos;iBuff.V.16&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:284)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false intra dependency for variable &apos;iBuff.V.15&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:284)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false intra dependency for variable &apos;iBuff.V.14&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:284)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false intra dependency for variable &apos;iBuff.V.13&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:284)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false intra dependency for variable &apos;iBuff.V.12&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:284)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false intra dependency for variable &apos;iBuff.V.11&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:284)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false intra dependency for variable &apos;iBuff.V.10&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:284)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false intra dependency for variable &apos;iBuff.V.9&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:284)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false intra dependency for variable &apos;iBuff.V.8&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:284)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false intra dependency for variable &apos;iBuff.V.7&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:284)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false intra dependency for variable &apos;iBuff.V.6&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:284)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false intra dependency for variable &apos;iBuff.V.5&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:284)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false intra dependency for variable &apos;iBuff.V.4&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:284)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false intra dependency for variable &apos;iBuff.V.3&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:284)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false intra dependency for variable &apos;iBuff.V.2&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:284)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false intra dependency for variable &apos;iBuff.V.1&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:284)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false intra dependency for variable &apos;iBuff.V&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_edge_tracing.hpp:284)." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false inter dependency for variable &apos;iBuff_19&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false inter dependency for variable &apos;iBuff_18&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false inter dependency for variable &apos;iBuff_17&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false inter dependency for variable &apos;iBuff_16&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false inter dependency for variable &apos;iBuff_15&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false inter dependency for variable &apos;iBuff_14&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false inter dependency for variable &apos;iBuff_13&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false inter dependency for variable &apos;iBuff_12&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false inter dependency for variable &apos;iBuff_11&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false inter dependency for variable &apos;iBuff_10&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false inter dependency for variable &apos;iBuff_9&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false inter dependency for variable &apos;iBuff_8&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false inter dependency for variable &apos;iBuff_7&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false inter dependency for variable &apos;iBuff_6&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false inter dependency for variable &apos;iBuff_5&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false inter dependency for variable &apos;iBuff_4&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false inter dependency for variable &apos;iBuff_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false inter dependency for variable &apos;iBuff_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false inter dependency for variable &apos;iBuff_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[ANALYSIS 214-52]" key="ANALYSIS_USER_SET_DEP_242" tag="" content="Found false inter dependency for variable &apos;iBuff_0&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.249 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;edgetracing_accel&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;PixelProcessNew&lt;1&gt;&apos; to &apos;PixelProcessNew_1_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;TopDown&lt;20, 6, 1024&gt;_Pipeline_ELEMENTS_P_RAM&apos; to &apos;TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;TopDown&lt;20, 6, 1024&gt;&apos; to &apos;TopDown_20_6_1024_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;edgetracing_accel_Pipeline_VITIS_LOOP_721_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=mul_ln720) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_720_1_VITIS_LOOP_721_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;edgetracing_accel_Pipeline_VITIS_LOOP_721_2&apos; (loop &apos;VITIS_LOOP_720_1_VITIS_LOOP_721_2&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation (&apos;p_dst1_data_write_ln554&apos;, /home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:554) on port &apos;p_dst1_data&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:554) and fifo write operation (&apos;p_dst1_data_write_ln554&apos;, /home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:554) on port &apos;p_dst1_data&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:554)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;edgetracing_accel_Pipeline_VITIS_LOOP_721_2&apos; (loop &apos;VITIS_LOOP_720_1_VITIS_LOOP_721_2&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo write operation (&apos;p_dst1_data_write_ln554&apos;, /home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:554) on port &apos;p_dst1_data&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:554) and fifo write operation (&apos;p_dst1_data_write_ln554&apos;, /home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:554) on port &apos;p_dst1_data&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:554)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;edgetracing_accel_Pipeline_VITIS_LOOP_721_2&apos; (loop &apos;VITIS_LOOP_720_1_VITIS_LOOP_721_2&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo write operation (&apos;p_dst1_data_write_ln554&apos;, /home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:554) on port &apos;p_dst1_data&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:554) and fifo write operation (&apos;p_dst1_data_write_ln554&apos;, /home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:554) on port &apos;p_dst1_data&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:554)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;edgetracing_accel_Pipeline_VITIS_LOOP_721_2&apos; (loop &apos;VITIS_LOOP_720_1_VITIS_LOOP_721_2&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo write operation (&apos;p_dst1_data_write_ln554&apos;, /home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:554) on port &apos;p_dst1_data&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:554) and fifo write operation (&apos;p_dst1_data_write_ln554&apos;, /home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:554) on port &apos;p_dst1_data&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:554)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;edgetracing_accel_Pipeline_VITIS_LOOP_721_2&apos; (loop &apos;VITIS_LOOP_720_1_VITIS_LOOP_721_2&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between fifo write operation (&apos;p_dst1_data_write_ln554&apos;, /home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:554) on port &apos;p_dst1_data&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:554) and fifo write operation (&apos;p_dst1_data_write_ln554&apos;, /home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:554) on port &apos;p_dst1_data&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:554)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;edgetracing_accel_Pipeline_VITIS_LOOP_721_2&apos; (loop &apos;VITIS_LOOP_720_1_VITIS_LOOP_721_2&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between fifo write operation (&apos;p_dst1_data_write_ln554&apos;, /home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:554) on port &apos;p_dst1_data&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:554) and fifo write operation (&apos;p_dst1_data_write_ln554&apos;, /home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:554) on port &apos;p_dst1_data&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:554)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;edgetracing_accel_Pipeline_VITIS_LOOP_721_2&apos; (loop &apos;VITIS_LOOP_720_1_VITIS_LOOP_721_2&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between fifo write operation (&apos;p_dst1_data_write_ln554&apos;, /home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:554) on port &apos;p_dst1_data&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:554) and fifo write operation (&apos;p_dst1_data_write_ln554&apos;, /home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:554) on port &apos;p_dst1_data&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:554)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 32, Depth = 108, loop &apos;VITIS_LOOP_720_1_VITIS_LOOP_721_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.254 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.254 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;edgetracing_accel_Pipeline_VITIS_LOOP_721_21&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=mul_ln720) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_720_1_VITIS_LOOP_721_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;edgetracing_accel_Pipeline_VITIS_LOOP_721_21&apos; (loop &apos;VITIS_LOOP_720_1_VITIS_LOOP_721_2&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation (&apos;p_dst2_data_write_ln554&apos;, /home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:554) on port &apos;p_dst2_data&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:554) and fifo write operation (&apos;p_dst2_data_write_ln554&apos;, /home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:554) on port &apos;p_dst2_data&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:554)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;edgetracing_accel_Pipeline_VITIS_LOOP_721_21&apos; (loop &apos;VITIS_LOOP_720_1_VITIS_LOOP_721_2&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo write operation (&apos;p_dst2_data_write_ln554&apos;, /home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:554) on port &apos;p_dst2_data&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:554) and fifo write operation (&apos;p_dst2_data_write_ln554&apos;, /home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:554) on port &apos;p_dst2_data&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:554)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;edgetracing_accel_Pipeline_VITIS_LOOP_721_21&apos; (loop &apos;VITIS_LOOP_720_1_VITIS_LOOP_721_2&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo write operation (&apos;p_dst2_data_write_ln554&apos;, /home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:554) on port &apos;p_dst2_data&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:554) and fifo write operation (&apos;p_dst2_data_write_ln554&apos;, /home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:554) on port &apos;p_dst2_data&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:554)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;edgetracing_accel_Pipeline_VITIS_LOOP_721_21&apos; (loop &apos;VITIS_LOOP_720_1_VITIS_LOOP_721_2&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo write operation (&apos;p_dst2_data_write_ln554&apos;, /home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:554) on port &apos;p_dst2_data&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:554) and fifo write operation (&apos;p_dst2_data_write_ln554&apos;, /home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:554) on port &apos;p_dst2_data&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:554)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;edgetracing_accel_Pipeline_VITIS_LOOP_721_21&apos; (loop &apos;VITIS_LOOP_720_1_VITIS_LOOP_721_2&apos;): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo write operation (&apos;p_dst2_data_write_ln554&apos;, /home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:554) on port &apos;p_dst2_data&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:554) and fifo write operation (&apos;p_dst2_data_write_ln554&apos;, /home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:554) on port &apos;p_dst2_data&apos; (/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:554)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 8, Depth = 84, loop &apos;VITIS_LOOP_720_1_VITIS_LOOP_721_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.254 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.254 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;edgetracing_accel_Pipeline_Read_N_Arrange&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;Read_N_Arrange&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop &apos;Read_N_Arrange&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.256 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.256 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;PixelProcessNew_1_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;PixelProcessNew&lt;1&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 0, Final II = 1, Depth = 1, function &apos;PixelProcessNew&lt;1&gt;&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.265 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 1.02 seconds. CPU system time: 0 seconds. Elapsed time: 1.01 seconds; current allocated memory: 1.265 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;ELEMENTS_P_RAM&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop &apos;ELEMENTS_P_RAM&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 2.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.55 seconds; current allocated memory: 1.277 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 3.95 seconds. CPU system time: 0 seconds. Elapsed time: 3.95 seconds; current allocated memory: 1.277 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;TopDown_20_6_1024_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=mul172) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=mul_ln175) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 11.55 seconds. CPU system time: 0 seconds. Elapsed time: 11.55 seconds; current allocated memory: 1.277 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 3.83 seconds. CPU system time: 0 seconds. Elapsed time: 3.82 seconds; current allocated memory: 1.277 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;edgetracing_accel_Pipeline_Write&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;Write&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop &apos;Write&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 10.88 seconds. CPU system time: 0 seconds. Elapsed time: 10.88 seconds; current allocated memory: 1.277 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.277 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;edgetracing_accel_Pipeline_VITIS_LOOP_422_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_422_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop &apos;VITIS_LOOP_422_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.277 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.277 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;edgetracing_accel_Pipeline_WR_FIN_PIPE&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;WR_FIN_PIPE&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop &apos;WR_FIN_PIPE&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.277 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.277 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;edgetracing_accel&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=op2_assign) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=mul_ln306) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=add_ln305_2) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=mul_ln50) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=bound) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=lBound) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.277 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 4.05 seconds. CPU system time: 0 seconds. Elapsed time: 4.06 seconds; current allocated memory: 1.277 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;edgetracing_accel_Pipeline_VITIS_LOOP_721_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;edgetracing_accel_Pipeline_VITIS_LOOP_721_2&apos; pipeline &apos;VITIS_LOOP_720_1_VITIS_LOOP_721_2&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_mul_11ns_11ns_22_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;edgetracing_accel_Pipeline_VITIS_LOOP_721_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 11.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 11.28 seconds; current allocated memory: 1.277 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;edgetracing_accel_Pipeline_VITIS_LOOP_721_21&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;edgetracing_accel_Pipeline_VITIS_LOOP_721_21&apos; pipeline &apos;VITIS_LOOP_720_1_VITIS_LOOP_721_2&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_mul_11ns_11ns_22_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;edgetracing_accel_Pipeline_VITIS_LOOP_721_21&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.279 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;edgetracing_accel_Pipeline_Read_N_Arrange&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;edgetracing_accel_Pipeline_Read_N_Arrange&apos; pipeline &apos;Read_N_Arrange&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;edgetracing_accel_Pipeline_Read_N_Arrange&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.282 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;PixelProcessNew_1_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;PixelProcessNew_1_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.293 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM&apos; pipeline &apos;ELEMENTS_P_RAM&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mux_325_64_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mux_32_64_1_1&apos;: 36 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;TopDown_20_6_1024_Pipeline_ELEMENTS_P_RAM&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 5.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.4 seconds; current allocated memory: 1.318 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;TopDown_20_6_1024_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_mul_12s_6ns_18_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_mul_6ns_11ns_17_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;TopDown_20_6_1024_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 10.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.94 seconds; current allocated memory: 1.326 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;edgetracing_accel_Pipeline_Write&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;edgetracing_accel_Pipeline_Write&apos; pipeline &apos;Write&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mux_205_64_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;edgetracing_accel_Pipeline_Write&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 10.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.52 seconds; current allocated memory: 1.332 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;edgetracing_accel_Pipeline_VITIS_LOOP_422_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;edgetracing_accel_Pipeline_VITIS_LOOP_422_1&apos; pipeline &apos;VITIS_LOOP_422_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;edgetracing_accel_Pipeline_VITIS_LOOP_422_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.334 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;edgetracing_accel_Pipeline_WR_FIN_PIPE&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;edgetracing_accel_Pipeline_WR_FIN_PIPE&apos; pipeline &apos;WR_FIN_PIPE&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;edgetracing_accel_Pipeline_WR_FIN_PIPE&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.336 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;edgetracing_accel&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_918" tag="" content="Design contains AXI ports. Reset is fixed to synchronous and active low." resolution=""/>
	<Message severity="ERROR" prefix="[RTGEN 206-102]" key="RTGEN_102_865" tag="" content="Illegal connection is found on FIFO pin &apos;edgetracing_accel|p_dst2_data&apos; connecting to &apos;call_ln50&apos;(&apos;edgetracing_accel_Pipeline_VITIS_LOOP_721_21|p_dst2_data&apos;)." resolution=""/>
	<Message severity="ERROR" prefix="[RTGEN 206-102]" key="RTGEN_102_865" tag="" content="Illegal connection is found on FIFO pin &apos;edgetracing_accel|p_dst2_data&apos; connecting to &apos;call_ln35&apos;(&apos;edgetracing_accel_Pipeline_WR_FIN_PIPE|p_dst2_data&apos;)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;edgetracing_accel/gmem3&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;edgetracing_accel/gmem4&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;edgetracing_accel/img_inp&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;edgetracing_accel/img_out&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;edgetracing_accel/rows&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;edgetracing_accel/cols&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;edgetracing_accel&apos; to &apos;s_axilite &amp; ap_ctrl_chain&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_851" tag="" content="Bundling port &apos;img_inp&apos;, &apos;img_out&apos;, &apos;rows&apos;, &apos;cols&apos; and &apos;return&apos; to AXI-Lite port control." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;am_addmul_12ns_2ns_14ns_27_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_mul_11ns_6ns_17_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_mul_11ns_8ns_19_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_mul_12s_6ns_18_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_mul_15s_11ns_27_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_mul_26s_6ns_32_4_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;udiv_11s_6ns_11_15_seq_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;udiv_12ns_11ns_12_16_seq_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;edgetracing_accel&apos;." resolution=""/>
	<Message severity="ERROR" prefix="[HLS 200-103]" key="HLS_103_957" tag="" content="RTL generation terminated by exceptions!" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Command csynth_design CPU user time: 93.56 seconds. CPU system time: 1.15 seconds. Elapsed time: 94.74 seconds; current allocated memory: 275.301 MB." resolution=""/>
</Messages>
