# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Beat-The-Clock.srcs/sources_1/imports/new/measure_time.vhd" \
"../../../../Beat-The-Clock.srcs/sim_1/imports/new/tb_measure_time.vhd" \

# Do not sort compile order
nosort
