[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Join|Join>io_dout_v",
    "sources":[
      "~Join|Join>io_din_1_v",
      "~Join|Join>io_din_2_v"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Join|Join>io_din_1_r",
    "sources":[
      "~Join|Join>io_din_2_v",
      "~Join|Join>io_dout_r"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Join|Join>io_dout_2",
    "sources":[
      "~Join|Join>io_din_2"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Join|Join>io_din_2_r",
    "sources":[
      "~Join|Join>io_din_1_v",
      "~Join|Join>io_dout_r"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Join|Join>io_dout_1",
    "sources":[
      "~Join|Join>io_din_1"
    ]
  }
]