// Seed: 2554997135
module module_0 ();
  assign id_1 = id_1;
  assign id_1 = "" && 1;
  if (id_1) begin
    begin
      assign id_1 = id_1;
      assign id_1 = 1;
    end
    id_2 :
    assert property (@(posedge 1'b0 or posedge 1'b0) id_2) id_1 = 1;
  end
  id_3(
      1'b0
  );
endmodule
module module_1 (
    input supply1 id_0,
    input supply0 id_1,
    output supply0 id_2,
    input supply1 id_3,
    input wire id_4
);
  wire id_6;
  module_0();
endmodule
