# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_2.srcs/sources_1/ip/blk_mem_gen_2/sim/blk_mem_gen_2.v" \

sv xil_defaultlib  \
"../../../../../RAM_DDS/tb/IP_tb/dual_port_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
