// Seed: 1741632297
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  assign module_2.id_4 = 0;
  assign id_1 = id_1;
endmodule
module module_1 (
    output uwire id_0,
    input tri id_1,
    input supply0 id_2,
    output wire id_3,
    output wor id_4,
    inout supply1 id_5,
    output tri1 id_6
    , id_10,
    output tri1 id_7,
    input wor id_8
);
  assign id_7 = 1 - -1'd0;
  module_0 modCall_1 (
      id_10,
      id_10
  );
  assign id_0 = -1;
endmodule
module module_2 (
    input wor id_0,
    input wor id_1,
    input supply1 id_2,
    input uwire id_3,
    output logic id_4,
    input wor id_5,
    input tri1 id_6
);
  assign id_4 = id_2;
  task id_8;
    id_4 = id_5;
  endtask
  parameter id_9 = !1;
  module_0 modCall_1 (
      id_8,
      id_9
  );
endmodule
