0.6
2019.1
May 24 2019
14:51:52
/home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.srcs/sim_1/new/test_count.v,1661563553,verilog,,,,test_count,,,,,,,,
/home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.srcs/sources_1/new/counter.v,1661560101,verilog,,/home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.srcs/sim_1/new/test_count.v,,counter,,,,,,,,
