$date
	Tue Sep 13 13:02:34 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test $end
$scope module sopc $end
$scope module top0 $end
$scope module regfile1 $end
$var reg 32 ! \regs[1] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module test $end
$scope module sopc $end
$scope module top0 $end
$scope module regfile1 $end
$var reg 32 " \regs[2] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module test $end
$scope module sopc $end
$scope module top0 $end
$scope module regfile1 $end
$var reg 32 # \regs[3] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module test $end
$scope module sopc $end
$scope module top0 $end
$scope module regfile1 $end
$var reg 32 $ \regs[4] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module test $end
$scope module sopc $end
$scope module top0 $end
$scope module regfile1 $end
$var reg 32 % \regs[5] [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module test $end
$var reg 1 & clock $end
$var reg 1 ' reset $end
$scope module sopc $end
$var wire 1 & clk $end
$var wire 1 ' rst $end
$var wire 1 ( rom_ce $end
$var wire 1 ) mem_we_i $end
$var wire 4 * mem_sel_i [3:0] $end
$var wire 32 + mem_data_o [31:0] $end
$var wire 32 , mem_data_i [31:0] $end
$var wire 1 - mem_ce_i $end
$var wire 32 . mem_addr_i [31:0] $end
$var wire 32 / inst_addr [31:0] $end
$var wire 32 0 inst [31:0] $end
$scope module data_ram0 $end
$var wire 1 & clk $end
$var wire 1 ) we $end
$var wire 4 1 sel [3:0] $end
$var wire 32 2 data_i [31:0] $end
$var wire 1 - ce $end
$var wire 32 3 addr [31:0] $end
$var reg 32 4 data_o [31:0] $end
$upscope $end
$scope module inst_rom0 $end
$var wire 1 ( ce $end
$var wire 32 5 addr [31:0] $end
$var reg 32 6 inst [31:0] $end
$upscope $end
$scope module top0 $end
$var wire 1 & clk $end
$var wire 32 7 ram_data_i [31:0] $end
$var wire 32 8 rom_addr_o [31:0] $end
$var wire 32 9 rom_data_i [31:0] $end
$var wire 1 ' rst $end
$var wire 1 : wb_wreg_i $end
$var wire 1 ; wb_whilo_i $end
$var wire 32 < wb_wdata_i [31:0] $end
$var wire 5 = wb_wd_i [4:0] $end
$var wire 32 > wb_lo_i [31:0] $end
$var wire 32 ? wb_hi_i [31:0] $end
$var wire 1 @ stallreq_from_id $end
$var wire 1 A stallreq_from_ex $end
$var wire 6 B stall [5:0] $end
$var wire 1 ( rom_ce_o $end
$var wire 1 C reg2_read $end
$var wire 32 D reg2_data [31:0] $end
$var wire 5 E reg2_addr [4:0] $end
$var wire 1 F reg1_read $end
$var wire 32 G reg1_data [31:0] $end
$var wire 5 H reg1_addr [4:0] $end
$var wire 1 ) ram_we_o $end
$var wire 4 I ram_sel_o [3:0] $end
$var wire 32 J ram_data_o [31:0] $end
$var wire 1 - ram_ce_o $end
$var wire 32 K ram_addr_o [31:0] $end
$var wire 32 L pc [31:0] $end
$var wire 1 M next_inst_in_delayslot_o $end
$var wire 1 N mem_wreg_o $end
$var wire 1 O mem_wreg_i $end
$var wire 1 P mem_whilo_o $end
$var wire 1 Q mem_whilo_i $end
$var wire 32 R mem_wdata_o [31:0] $end
$var wire 32 S mem_wdata_i [31:0] $end
$var wire 5 T mem_wd_o [4:0] $end
$var wire 5 U mem_wd_i [4:0] $end
$var wire 32 V mem_reg2_i [31:0] $end
$var wire 32 W mem_mem_addr_i [31:0] $end
$var wire 32 X mem_lo_o [31:0] $end
$var wire 32 Y mem_lo_i [31:0] $end
$var wire 32 Z mem_hi_o [31:0] $end
$var wire 32 [ mem_hi_i [31:0] $end
$var wire 8 \ mem_aluop_i [7:0] $end
$var wire 32 ] lo [31:0] $end
$var wire 1 ^ is_in_delayslot_i $end
$var wire 1 _ id_wreg_o $end
$var wire 5 ` id_wd_o [4:0] $end
$var wire 32 a id_reg2_o [31:0] $end
$var wire 32 b id_reg1_o [31:0] $end
$var wire 32 c id_pc_i [31:0] $end
$var wire 32 d id_link_address_o [31:0] $end
$var wire 1 e id_is_in_delayslot_o $end
$var wire 32 f id_inst_o [31:0] $end
$var wire 32 g id_inst_i [31:0] $end
$var wire 1 h id_branch_flag_o $end
$var wire 3 i id_alusel_o [2:0] $end
$var wire 8 j id_aluop_o [7:0] $end
$var wire 64 k hilo_temp_o [63:0] $end
$var wire 64 l hilo_temp_i [63:0] $end
$var wire 32 m hi [31:0] $end
$var wire 1 n ex_wreg_o $end
$var wire 1 o ex_wreg_i $end
$var wire 1 p ex_whilo_o $end
$var wire 32 q ex_wdata_o [31:0] $end
$var wire 5 r ex_wd_o [4:0] $end
$var wire 5 s ex_wd_i [4:0] $end
$var wire 32 t ex_reg2_o [31:0] $end
$var wire 32 u ex_reg2_i [31:0] $end
$var wire 32 v ex_reg1_i [31:0] $end
$var wire 32 w ex_mem_addr_o [31:0] $end
$var wire 32 x ex_lo_o [31:0] $end
$var wire 32 y ex_link_address_i [31:0] $end
$var wire 1 z ex_is_in_delayslot_i $end
$var wire 32 { ex_inst_i [31:0] $end
$var wire 32 | ex_hi_o [31:0] $end
$var wire 3 } ex_alusel_i [2:0] $end
$var wire 8 ~ ex_aluop_o [7:0] $end
$var wire 8 !" ex_aluop_i [7:0] $end
$var wire 2 "" cnt_o [1:0] $end
$var wire 2 #" cnt_i [1:0] $end
$var wire 32 $" branch_target_address [31:0] $end
$scope module control0 $end
$var wire 1 ' rst $end
$var wire 1 @ stallreq_from_id $end
$var wire 1 A stallreq_from_ex $end
$var reg 6 %" stall [5:0] $end
$upscope $end
$scope module ex0 $end
$var wire 8 &" aluop_o [7:0] $end
$var wire 1 '" ov_sum $end
$var wire 32 (" reg1_i_not [31:0] $end
$var wire 32 )" reg2_o [31:0] $end
$var wire 1 ' rst $end
$var wire 1 o wreg_i $end
$var wire 5 *" wd_i [4:0] $end
$var wire 1 ; wb_whilo_i $end
$var wire 32 +" wb_lo_i [31:0] $end
$var wire 32 ," wb_hi_i [31:0] $end
$var wire 32 -" result_sum [31:0] $end
$var wire 32 ." reg2_i_mux [31:0] $end
$var wire 32 /" reg2_i [31:0] $end
$var wire 1 0" reg1_lt_reg2 $end
$var wire 32 1" reg1_i [31:0] $end
$var wire 32 2" opdata2_mult [31:0] $end
$var wire 32 3" opdata1_mult [31:0] $end
$var wire 1 P mem_whilo_i $end
$var wire 32 4" mem_lo_i [31:0] $end
$var wire 32 5" mem_hi_i [31:0] $end
$var wire 32 6" mem_addr_o [31:0] $end
$var wire 32 7" lo_i [31:0] $end
$var wire 32 8" link_address_i [31:0] $end
$var wire 1 z is_in_delayslot_i $end
$var wire 32 9" inst_i [31:0] $end
$var wire 64 :" hilo_temp_i [63:0] $end
$var wire 64 ;" hilo_temp [63:0] $end
$var wire 32 <" hi_i [31:0] $end
$var wire 2 =" cnt_i [1:0] $end
$var wire 3 >" alusel_i [2:0] $end
$var wire 8 ?" aluop_i [7:0] $end
$var reg 32 @" HI [31:0] $end
$var reg 32 A" LO [31:0] $end
$var reg 32 B" arithmetic_result [31:0] $end
$var reg 2 C" cnt_o [1:0] $end
$var reg 32 D" hi_o [31:0] $end
$var reg 64 E" hilo_temp1 [63:0] $end
$var reg 64 F" hilo_temp_o [63:0] $end
$var reg 32 G" lo_o [31:0] $end
$var reg 32 H" logic_result [31:0] $end
$var reg 32 I" move_result [31:0] $end
$var reg 64 J" mul_result [63:0] $end
$var reg 32 K" shift_result [31:0] $end
$var reg 1 A stallreq $end
$var reg 1 L" stallreq_for_madd_msub $end
$var reg 5 M" wd_o [4:0] $end
$var reg 32 N" wdata_o [31:0] $end
$var reg 1 p whilo_o $end
$var reg 1 n wreg_o $end
$upscope $end
$scope module ex_mem0 $end
$var wire 1 & clk $end
$var wire 2 O" cnt_i [1:0] $end
$var wire 8 P" ex_aluop [7:0] $end
$var wire 32 Q" ex_hi [31:0] $end
$var wire 32 R" ex_lo [31:0] $end
$var wire 32 S" ex_mem_addr [31:0] $end
$var wire 32 T" ex_reg2 [31:0] $end
$var wire 5 U" ex_wd [4:0] $end
$var wire 32 V" ex_wdata [31:0] $end
$var wire 1 p ex_whilo $end
$var wire 1 n ex_wreg $end
$var wire 64 W" hilo_i [63:0] $end
$var wire 1 ' rst $end
$var wire 6 X" stall [5:0] $end
$var reg 2 Y" cnt_o [1:0] $end
$var reg 64 Z" hilo_o [63:0] $end
$var reg 8 [" mem_aluop [7:0] $end
$var reg 32 \" mem_hi [31:0] $end
$var reg 32 ]" mem_lo [31:0] $end
$var reg 32 ^" mem_mem_addr [31:0] $end
$var reg 32 _" mem_reg2 [31:0] $end
$var reg 5 `" mem_wd [4:0] $end
$var reg 32 a" mem_wdata [31:0] $end
$var reg 1 Q mem_whilo $end
$var reg 1 O mem_wreg $end
$upscope $end
$scope module hilo_reg0 $end
$var wire 1 & clk $end
$var wire 1 ' rst $end
$var wire 1 ; we $end
$var wire 32 b" lo_i [31:0] $end
$var wire 32 c" hi_i [31:0] $end
$var reg 32 d" hi_o [31:0] $end
$var reg 32 e" lo_o [31:0] $end
$upscope $end
$scope module id0 $end
$var wire 8 f" ex_aluop_i [7:0] $end
$var wire 5 g" ex_wd_i [4:0] $end
$var wire 32 h" ex_wdata_i [31:0] $end
$var wire 1 n ex_wreg_i $end
$var wire 32 i" inst_o [31:0] $end
$var wire 1 ' rst $end
$var wire 1 @ stallreq $end
$var wire 32 j" reg2_data_i [31:0] $end
$var wire 32 k" reg1_data_i [31:0] $end
$var wire 1 l" pre_inst_is_load $end
$var wire 32 m" pc_plus_8 [31:0] $end
$var wire 32 n" pc_plus_4 [31:0] $end
$var wire 32 o" pc_i [31:0] $end
$var wire 5 p" op4 [4:0] $end
$var wire 6 q" op3 [5:0] $end
$var wire 5 r" op2 [4:0] $end
$var wire 6 s" op [5:0] $end
$var wire 1 N mem_wreg_i $end
$var wire 32 t" mem_wdata_i [31:0] $end
$var wire 5 u" mem_wd_i [4:0] $end
$var wire 1 ^ is_in_delayslot_i $end
$var wire 32 v" inst_i [31:0] $end
$var wire 32 w" imm_sll2_signedext [31:0] $end
$var reg 8 x" aluop_o [7:0] $end
$var reg 3 y" alusel_o [2:0] $end
$var reg 1 h branch_flag_o $end
$var reg 32 z" branch_target_address_o [31:0] $end
$var reg 32 {" imm [31:0] $end
$var reg 1 |" instvalid $end
$var reg 1 e is_in_delayslot_o $end
$var reg 32 }" link_addr_o [31:0] $end
$var reg 1 M next_inst_in_delayslot_o $end
$var reg 5 ~" reg1_addr_o [4:0] $end
$var reg 32 !# reg1_o [31:0] $end
$var reg 1 F reg1_read_o $end
$var reg 5 "# reg2_addr_o [4:0] $end
$var reg 32 ## reg2_o [31:0] $end
$var reg 1 C reg2_read_o $end
$var reg 1 $# stallreq_for_reg1_loadrelate $end
$var reg 1 %# stallreq_for_reg2_loadrelate $end
$var reg 5 &# wd_o [4:0] $end
$var reg 1 _ wreg_o $end
$upscope $end
$scope module id_ex0 $end
$var wire 1 & clk $end
$var wire 8 '# id_aluop [7:0] $end
$var wire 3 (# id_alusel [2:0] $end
$var wire 32 )# id_inst [31:0] $end
$var wire 1 e id_is_in_delayslot $end
$var wire 32 *# id_link_address [31:0] $end
$var wire 32 +# id_reg1 [31:0] $end
$var wire 32 ,# id_reg2 [31:0] $end
$var wire 5 -# id_wd [4:0] $end
$var wire 1 _ id_wreg $end
$var wire 1 M next_inst_in_delayslot_i $end
$var wire 1 ' rst $end
$var wire 6 .# stall [5:0] $end
$var reg 8 /# ex_aluop [7:0] $end
$var reg 3 0# ex_alusel [2:0] $end
$var reg 32 1# ex_inst [31:0] $end
$var reg 1 z ex_is_in_delayslot $end
$var reg 32 2# ex_link_address [31:0] $end
$var reg 32 3# ex_reg1 [31:0] $end
$var reg 32 4# ex_reg2 [31:0] $end
$var reg 5 5# ex_wd [4:0] $end
$var reg 1 o ex_wreg $end
$var reg 1 ^ is_in_delayslot_o $end
$upscope $end
$scope module if_id0 $end
$var wire 1 & clk $end
$var wire 32 6# if_inst [31:0] $end
$var wire 1 ' rst $end
$var wire 6 7# stall [5:0] $end
$var wire 32 8# if_pc [31:0] $end
$var reg 32 9# id_inst [31:0] $end
$var reg 32 :# id_pc [31:0] $end
$upscope $end
$scope module mem0 $end
$var wire 8 ;# aluop_i [7:0] $end
$var wire 32 <# hi_i [31:0] $end
$var wire 32 =# lo_i [31:0] $end
$var wire 32 ># mem_addr_i [31:0] $end
$var wire 32 ?# mem_data_i [31:0] $end
$var wire 1 ) mem_we_o $end
$var wire 32 @# reg2_i [31:0] $end
$var wire 1 ' rst $end
$var wire 5 A# wd_i [4:0] $end
$var wire 32 B# wdata_i [31:0] $end
$var wire 1 Q whilo_i $end
$var wire 1 O wreg_i $end
$var wire 32 C# zero32 [31:0] $end
$var reg 32 D# hi_o [31:0] $end
$var reg 32 E# lo_o [31:0] $end
$var reg 32 F# mem_addr_o [31:0] $end
$var reg 1 - mem_ce_o $end
$var reg 32 G# mem_data_o [31:0] $end
$var reg 4 H# mem_sel_o [3:0] $end
$var reg 1 I# mem_we $end
$var reg 5 J# wd_o [4:0] $end
$var reg 32 K# wdata_o [31:0] $end
$var reg 1 P whilo_o $end
$var reg 1 N wreg_o $end
$upscope $end
$scope module mem_wb0 $end
$var wire 1 & clk $end
$var wire 32 L# mem_hi [31:0] $end
$var wire 32 M# mem_lo [31:0] $end
$var wire 5 N# mem_wd [4:0] $end
$var wire 32 O# mem_wdata [31:0] $end
$var wire 1 P mem_whilo $end
$var wire 1 N mem_wreg $end
$var wire 1 ' rst $end
$var wire 6 P# stall [5:0] $end
$var reg 32 Q# wb_hi [31:0] $end
$var reg 32 R# wb_lo [31:0] $end
$var reg 5 S# wb_wd [4:0] $end
$var reg 32 T# wb_wdata [31:0] $end
$var reg 1 ; wb_whilo $end
$var reg 1 : wb_wreg $end
$upscope $end
$scope module pc_reg0 $end
$var wire 1 h branch_flag_i $end
$var wire 32 U# branch_target_address_i [31:0] $end
$var wire 1 & clk $end
$var wire 1 ' rst $end
$var wire 6 V# stall [5:0] $end
$var reg 1 ( ce $end
$var reg 32 W# pc [31:0] $end
$upscope $end
$scope module regfile1 $end
$var wire 1 & clk $end
$var wire 5 X# raddr1 [4:0] $end
$var wire 5 Y# raddr2 [4:0] $end
$var wire 1 F re1 $end
$var wire 1 C re2 $end
$var wire 1 ' rst $end
$var wire 5 Z# waddr [4:0] $end
$var wire 32 [# wdata [31:0] $end
$var wire 1 : we $end
$var reg 32 \# rdata1 [31:0] $end
$var reg 32 ]# rdata2 [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 ]#
b0 \#
bx [#
bx Z#
b0 Y#
b0 X#
bx W#
b0 V#
b0 U#
bx T#
bx S#
bx R#
bx Q#
b0 P#
b0 O#
b0 N#
b0 M#
b0 L#
b0 K#
b0 J#
0I#
b0 H#
b0 G#
b0 F#
b0 E#
b0 D#
b0 C#
bx B#
bx A#
bx @#
b0 ?#
bx >#
bx =#
bx <#
bx ;#
bx :#
bx 9#
bx 8#
b0 7#
bx 6#
bx 5#
bx 4#
bx 3#
bx 2#
bx 1#
bx 0#
bx /#
b0 .#
b0 -#
b0 ,#
b0 +#
b0 *#
bx )#
b0 (#
b0 '#
b0 &#
0%#
0$#
b0 ##
b0 "#
b0 !#
b0 ~"
b0 }"
1|"
b0 {"
b0 z"
b0 y"
b0 x"
bx00 w"
bx v"
b0 u"
b0 t"
bx s"
bx r"
bx q"
bx p"
bx o"
bx n"
bx m"
xl"
b0 k"
b0 j"
bx i"
b0 h"
bx g"
bx f"
bx e"
bx d"
bx c"
bx b"
bx a"
bx `"
bx _"
bx ^"
bx ]"
bx \"
bx ["
bx Z"
bx Y"
b0 X"
b0 W"
b0 V"
bx U"
bx T"
bx S"
b0 R"
b0 Q"
bx P"
b0 O"
b0 N"
bx M"
0L"
b0 K"
b0 J"
b0 I"
b0 H"
b0 G"
b0 F"
bx E"
b0 D"
b0 C"
b0 B"
b0 A"
b0 @"
bx ?"
bx >"
bx ="
bx <"
bx ;"
bx :"
bx 9"
bx 8"
bx 7"
bx 6"
b0 5"
b0 4"
bx 3"
bx 2"
bx 1"
x0"
bx /"
bx ."
bx -"
bx ,"
bx +"
bx *"
bx )"
bx ("
x'"
bx &"
b0 %"
b0 $"
bx #"
b0 ""
bx !"
bx ~
bx }
b0 |
bx {
xz
bx y
b0 x
bx w
bx v
bx u
bx t
bx s
bx r
b0 q
0p
xo
xn
bx m
bx l
b0 k
b0 j
b0 i
0h
bx g
bx f
xe
b0 d
bx c
b0 b
b0 a
b0 `
0_
x^
bx ]
bx \
bx [
b0 Z
bx Y
b0 X
bx W
bx V
bx U
b0 T
bx S
b0 R
xQ
0P
xO
0N
0M
bx L
b0 K
b0 J
b0 I
b0 H
b0 G
0F
b0 E
b0 D
0C
b0 B
0A
0@
bx ?
bx >
bx =
bx <
x;
x:
bx 9
bx 8
b0 7
bx 6
bx 5
b0 4
b0 3
b0 2
b0 1
bx 0
bx /
b0 .
0-
b0 ,
b0 +
b0 *
0)
x(
1'
0&
bx %
bx $
bx #
bx "
bx !
$end
#1000
b0 0
b0 6
b0 9
b0 6#
0n
b0 r
b0 M"
b0 U"
b0 g"
0l"
0'"
b0 w"
b0 p"
b0 q"
b0 r"
b0 s"
b0 w
b0 6"
b0 S"
b0 -"
b0 ."
b0 ;"
b0 2"
b0 3"
b11111111111111111111111111111111 ("
00"
0(
b0 f
b0 i"
b0 )#
b0 g
b0 v"
b0 9#
b100 n"
b1000 m"
b0 c
b0 o"
b0 :#
b0 {
b0 9"
b0 1#
0^
0z
b0 y
b0 8"
b0 2#
0o
b0 s
b0 *"
b0 5#
b0 t
b0 )"
b0 T"
b0 u
b0 /"
b0 4#
b0 v
b0 1"
b0 3#
b0 }
b0 >"
b0 0#
b0 ~
b0 &"
b0 P"
b0 f"
b0 !"
b0 ?"
b0 /#
b0 V
b0 _"
b0 @#
b0 W
b0 ^"
b0 >#
b0 \
b0 ["
b0 ;#
b0 #"
b0 ="
b0 Y"
b0 l
b0 :"
b0 Z"
b0 Y
b0 ]"
b0 =#
b0 [
b0 \"
b0 <#
0Q
b0 S
b0 a"
b0 B#
0O
b0 U
b0 `"
b0 A#
b0 >
b0 +"
b0 b"
b0 R#
b0 ?
b0 ,"
b0 c"
b0 Q#
0;
b0 <
b0 T#
b0 [#
0:
b0 =
b0 S#
b0 Z#
b0 ]
b0 7"
b0 e"
b0 m
b0 <"
b0 d"
1&
#2000
0&
#3000
b0 /
b0 5
b0 8
b0 L
b0 8#
b0 W#
1&
#4000
0&
#5000
1&
#6000
0&
#7000
1&
#8000
0&
#9000
1&
#10000
0&
#11000
1&
#12000
0&
#13000
1&
#14000
0&
#15000
1&
#16000
0&
#17000
1&
#18000
0&
#19000
1&
#20000
1C
b10 i
b10 y"
b10 (#
b1111100 j
b1111100 x"
b1111100 '#
1_
1|"
b1111 *
b1111 1
b1111 I
b1111 H#
0&
0'
#21000
b111100000000010000000100000001 0
b111100000000010000000100000001 6
b111100000000010000000100000001 9
b111100000000010000000100000001 6#
1n
1(
xz
1o
b10 }
b10 >"
b10 0#
b1111100 ~
b1111100 &"
b1111100 P"
b1111100 f"
b1111100 !"
b1111100 ?"
b1111100 /#
1&
#22000
0&
#23000
b1000000010000000000000000 a
b1000000010000000000000000 ##
b1000000010000000000000000 ,#
b1 `
b1 &#
b1 -#
b1000000010000000000000000 {"
1F
1N
b1 E
b1 "#
b1 Y#
0C
1|"
1_
b1 i
b1 y"
b1 (#
b100101 j
b100101 x"
b100101 '#
b110100001000010000000100000001 0
b110100001000010000000100000001 6
b110100001000010000000100000001 9
b110100001000010000000100000001 6#
b10000000100 w"
b1 p"
b1 q"
b100 r"
b1111 s"
b1111100 \
b1111100 ["
b1111100 ;#
1O
b111100000000010000000100000001 f
b111100000000010000000100000001 i"
b111100000000010000000100000001 )#
b111100000000010000000100000001 g
b111100000000010000000100000001 v"
b111100000000010000000100000001 9#
b100 /
b100 5
b100 8
b100 L
b100 8#
b100 W#
1&
#24000
0&
#25000
b1000000010000000000000000 b
b1000000010000000000000000 !#
b1000000010000000000000000 +#
bx G
bx k"
bx \#
b100000001 a
b100000001 ##
b100000001 ,#
b1000000010000000000000000 q
b1000000010000000000000000 N"
b1000000010000000000000000 V"
b1000000010000000000000000 h"
b110100001000100001000100000000 0
b110100001000100001000100000000 6
b110100001000100001000100000000 9
b110100001000100001000100000000 6#
b100000001 {"
b1 H
b1 ~"
b1 X#
1F
1|"
1_
b1 `
b1 &#
b1 -#
b1 i
b1 y"
b1 (#
b100101 j
b100101 x"
b100101 '#
b1 r
b1 M"
b1 U"
b1 g"
b1000000010000000000000000 H"
b1101 s"
b100000001 w
b100000001 6"
b100000001 S"
10"
b1000000010000000000000000 -"
b1000000010000000000000000 ."
b1000000010000000000000000 2"
b1000 /
b1000 5
b1000 8
b1000 L
b1000 8#
b1000 W#
b110100001000010000000100000001 f
b110100001000010000000100000001 i"
b110100001000010000000100000001 )#
b110100001000010000000100000001 g
b110100001000010000000100000001 v"
b110100001000010000000100000001 9#
b1000 n"
b1100 m"
b100 c
b100 o"
b100 :#
b111100000000010000000100000001 {
b111100000000010000000100000001 9"
b111100000000010000000100000001 1#
b1 s
b1 *"
b1 5#
b1000000010000000000000000 t
b1000000010000000000000000 )"
b1000000010000000000000000 T"
b1000000010000000000000000 u
b1000000010000000000000000 /"
b1000000010000000000000000 4#
b1 }
b1 >"
b1 0#
b100101 ~
b100101 &"
b100101 P"
b100101 f"
b100101 !"
b100101 ?"
b100101 /#
1:
1&
#26000
0&
#27000
b1000000010000000100000001 b
b1000000010000000100000001 !#
b1000000010000000100000001 +#
b1000000010000000100000001 q
b1000000010000000100000001 N"
b1000000010000000100000001 V"
b1000000010000000100000001 h"
b1000100000000 a
b1000100000000 ##
b1000100000000 ,#
b100000010000000010000000000000000 J"
b1000000010000000000000000 R
b1000000010000000000000000 t"
b1000000010000000000000000 K#
b1000000010000000000000000 O#
b1 T
b1 u"
b1 J#
b1 N#
b1000000010000000100000001 H"
b1000100000000 {"
b10 E
b10 "#
b10 Y#
1F
1|"
1_
b10 `
b10 &#
b10 -#
b1 i
b1 y"
b1 (#
b100101 j
b100101 x"
b100101 '#
b1000100000100000100101 0
b1000100000100000100101 6
b1000100000100000100101 9
b1000100000100000100101 6#
b100000001 ."
b100000001 2"
00"
b100000010000000010000000000000000 ;"
b1000000010000000000000000 3"
b11111110111111101111111111111111 ("
b100010000000000 w"
b10 p"
b0 q"
b1000000010000000000000000 V
b1000000010000000000000000 _"
b1000000010000000000000000 @#
b100000001 W
b100000001 ^"
b100000001 >#
b100101 \
b100101 ["
b100101 ;#
b1000000010000000000000000 S
b1000000010000000000000000 a"
b1000000010000000000000000 B#
b1 U
b1 `"
b1 A#
b110100001000010000000100000001 {
b110100001000010000000100000001 9"
b110100001000010000000100000001 1#
b100000001 t
b100000001 )"
b100000001 T"
b100000001 u
b100000001 /"
b100000001 4#
b1000000010000000100000001 -"
b1000000010000000100000001 w
b1000000010000000100000001 6"
b1000000010000000100000001 S"
b1000000010000000000000000 v
b1000000010000000000000000 1"
b1000000010000000000000000 3#
b110100001000100001000100000000 f
b110100001000100001000100000000 i"
b110100001000100001000100000000 )#
b110100001000100001000100000000 g
b110100001000100001000100000000 v"
b110100001000100001000100000000 9#
b1100 n"
b10000 m"
b1000 c
b1000 o"
b1000 :#
b1100 /
b1100 5
b1100 8
b1100 L
b1100 8#
b1100 W#
1&
#28000
0&
#29000
bx D
bx j"
bx ]#
b1000000010001000100000001 q
b1000000010001000100000001 N"
b1000000010001000100000001 V"
b1000000010001000100000001 h"
b1000000010001000100000001 a
b1000000010001000100000001 ##
b1000000010001000100000001 ,#
1C
b1000100010001000100010001000100000000 J"
b110000001000110000000011111110 0
b110000001000110000000011111110 6
b110000001000110000000011111110 9
b110000001000110000000011111110 6#
b0 {"
1F
1|"
1_
b1 `
b1 &#
b1 -#
b1 i
b1 y"
b1 (#
b100101 j
b100101 x"
b100101 '#
b10 r
b10 M"
b10 U"
b10 g"
b1000000010001000100000001 H"
b1000000010000000100000001 R
b1000000010000000100000001 t"
b1000000010000000100000001 K#
b1000000010000000100000001 O#
b1000000010000000000000000 G
b1000000010000000000000000 k"
b1000000010000000000000000 \#
b10000010010100 w"
b100101 q"
b0 r"
b0 s"
b1000100000000 ."
b1000100000000 2"
b1000100010001000100010001000100000000 ;"
b1000000010000000100000001 3"
b11111110111111101111111011111110 ("
b10000 /
b10000 5
b10000 8
b10000 L
b10000 8#
b10000 W#
b1000100000100000100101 f
b1000100000100000100101 i"
b1000100000100000100101 )#
b1000100000100000100101 g
b1000100000100000100101 v"
b1000100000100000100101 9#
b10000 n"
b10100 m"
b1100 c
b1100 o"
b1100 :#
b110100001000100001000100000000 {
b110100001000100001000100000000 9"
b110100001000100001000100000000 1#
b10 s
b10 *"
b10 5#
b1000100000000 t
b1000100000000 )"
b1000100000000 T"
b1000100000000 u
b1000100000000 /"
b1000100000000 4#
b1000000010001001000000001 -"
b1000000010001001000000001 w
b1000000010001001000000001 6"
b1000000010001001000000001 S"
b1000000010000000100000001 v
b1000000010000000100000001 1"
b1000000010000000100000001 3#
b100000001 V
b100000001 _"
b100000001 @#
b1000000010000000100000001 W
b1000000010000000100000001 ^"
b1000000010000000100000001 >#
b1000000010000000100000001 S
b1000000010000000100000001 a"
b1000000010000000100000001 B#
b1000000010000000000000000 <
b1000000010000000000000000 T#
b1000000010000000000000000 [#
b1 =
b1 S#
b1 Z#
1&
#30000
0&
#31000
b11111110 a
b11111110 ##
b11111110 ,#
b0 D
b0 j"
b0 ]#
b1000000010001000100000001 b
b1000000010001000100000001 !#
b1000000010001000100000001 +#
b1000000100001001100010100000100110001001000000001 J"
b11111110 {"
b1000000010001000100000001 R
b1000000010001000100000001 t"
b1000000010001000100000001 K#
b1000000010001000100000001 O#
b10 T
b10 u"
b10 J#
b10 N#
b1 r
b1 M"
b1 U"
b1 g"
b1000000010000000100000001 G
b1000000010000000100000001 k"
b1000000010000000100000001 \#
b11 E
b11 "#
b11 Y#
0C
1F
1|"
1_
b11 `
b11 &#
b11 -#
b1 i
b1 y"
b1 (#
b100100 j
b100100 x"
b100100 '#
b11000010000100000100100 0
b11000010000100000100100 6
b11000010000100000100100 9
b11000010000100000100100 6#
b1000000010000100100100110 w
b1000000010000100100100110 6"
b1000000010000100100100110 S"
10"
b10000000100001001000000010 -"
b1000000010001000100000001 ."
b1000000100001001100010100000100110001001000000001 ;"
b1000000010001000100000001 2"
b1111111000 w"
b11 p"
b111110 q"
b11 r"
b1100 s"
b1000000010000000100000001 <
b1000000010000000100000001 T#
b1000000010000000100000001 [#
b1000100000000 V
b1000100000000 _"
b1000100000000 @#
b1000000010001001000000001 W
b1000000010001001000000001 ^"
b1000000010001001000000001 >#
b1000000010001000100000001 S
b1000000010001000100000001 a"
b1000000010001000100000001 B#
b10 U
b10 `"
b10 A#
b1000100000100000100101 {
b1000100000100000100101 9"
b1000100000100000100101 1#
b1 s
b1 *"
b1 5#
b1000000010001000100000001 t
b1000000010001000100000001 )"
b1000000010001000100000001 T"
b1000000010001000100000001 u
b1000000010001000100000001 /"
b1000000010001000100000001 4#
b1000000010000000000000000 !
b110000001000110000000011111110 f
b110000001000110000000011111110 i"
b110000001000110000000011111110 )#
b110000001000110000000011111110 g
b110000001000110000000011111110 v"
b110000001000110000000011111110 9#
b10100 n"
b11000 m"
b10000 c
b10000 o"
b10000 :#
b10100 /
b10100 5
b10100 8
b10100 L
b10100 8#
b10100 W#
1&
#32000
0&
#33000
b0 b
b0 !#
b0 +#
b1000000010000000100000001 D
b1000000010000000100000001 j"
b1000000010000000100000001 ]#
bx G
bx k"
bx \#
b0 q
b0 N"
b0 V"
b0 h"
b1000000010001000100000001 a
b1000000010001000100000001 ##
b1000000010001000100000001 ,#
1C
b11111111000011101101111011111110 J"
b111000001001001111111100000000 0
b111000001001001111111100000000 6
b111000001001001111111100000000 9
b111000001001001111111100000000 6#
b0 {"
b1 E
b1 "#
b1 Y#
b11 H
b11 ~"
b11 X#
1F
1|"
1_
b1 `
b1 &#
b1 -#
b1 i
b1 y"
b1 (#
b100100 j
b100100 x"
b100100 '#
b11 r
b11 M"
b11 U"
b11 g"
b0 H"
b1 T
b1 u"
b1 J#
b1 N#
b10000010010000 w"
b1 p"
b100100 q"
b0 r"
b0 s"
b11111110 ."
b11111110 2"
00"
b11111111000011101101111011111110 ;"
b1000000010001000100000001 3"
b11111110111111101110111011111110 ("
b11000 /
b11000 5
b11000 8
b11000 L
b11000 8#
b11000 W#
b11000010000100000100100 f
b11000010000100000100100 i"
b11000010000100000100100 )#
b11000010000100000100100 g
b11000010000100000100100 v"
b11000010000100000100100 9#
b11000 n"
b11100 m"
b10100 c
b10100 o"
b10100 :#
b1000000010000000100000001 !
b110000001000110000000011111110 {
b110000001000110000000011111110 9"
b110000001000110000000011111110 1#
b11 s
b11 *"
b11 5#
b11111110 t
b11111110 )"
b11111110 T"
b11111110 u
b11111110 /"
b11111110 4#
b1000000010001000111111111 -"
b1000000010001000111111111 w
b1000000010001000111111111 6"
b1000000010001000111111111 S"
b1000000010001000100000001 v
b1000000010001000100000001 1"
b1000000010001000100000001 3#
b100100 ~
b100100 &"
b100100 P"
b100100 f"
b100100 !"
b100100 ?"
b100100 /#
b1000000010001000100000001 V
b1000000010001000100000001 _"
b1000000010001000100000001 @#
b1000000010000100100100110 W
b1000000010000100100100110 ^"
b1000000010000100100100110 >#
b1 U
b1 `"
b1 A#
b1000000010001000100000001 <
b1000000010001000100000001 T#
b1000000010001000100000001 [#
b10 =
b10 S#
b10 Z#
1&
#34000
0&
#35000
b1111111100000000 a
b1111111100000000 ##
b1111111100000000 ,#
b1000000010001000100000001 G
b1000000010001000100000001 k"
b1000000010001000100000001 \#
b0 J"
b1111111100000000 {"
b0 R
b0 t"
b0 K#
b0 O#
b11 T
b11 u"
b11 J#
b11 N#
b1 r
b1 M"
b1 U"
b1 g"
b0 D
b0 j"
b0 ]#
b100 E
b100 "#
b100 Y#
b1 H
b1 ~"
b1 X#
0C
1F
1|"
1_
b100 `
b100 &#
b100 -#
b1 i
b1 y"
b1 (#
b100110 j
b100110 x"
b100110 '#
b100000010000100000100110 0
b100000010000100000100110 6
b100000010000100000100110 9
b100000010000100000100110 6#
b1000000010001000100000001 ."
b1000000010001000100000001 2"
10"
b0 ;"
b0 3"
b11111111111111111111111111111111 ("
b11111111111111111111110000000000 w"
b100 p"
b0 q"
b11100 r"
b1110 s"
b1 =
b1 S#
b1 Z#
b11111110 V
b11111110 _"
b11111110 @#
b1000000010001000111111111 W
b1000000010001000111111111 ^"
b1000000010001000111111111 >#
b100100 \
b100100 ["
b100100 ;#
b0 S
b0 a"
b0 B#
b11 U
b11 `"
b11 A#
b11000010000100000100100 {
b11000010000100000100100 9"
b11000010000100000100100 1#
b1 s
b1 *"
b1 5#
b1000000010001000100000001 t
b1000000010001000100000001 )"
b1000000010001000100000001 T"
b1000000010001000100000001 u
b1000000010001000100000001 /"
b1000000010001000100000001 4#
b1000000010001000100000001 -"
b100000100100 w
b100000100100 6"
b100000100100 S"
b0 v
b0 1"
b0 3#
b1000000010001000100000001 "
b111000001001001111111100000000 f
b111000001001001111111100000000 i"
b111000001001001111111100000000 )#
b111000001001001111111100000000 g
b111000001001001111111100000000 v"
b111000001001001111111100000000 9#
b11100 n"
b100000 m"
b11000 c
b11000 o"
b11000 :#
b11100 /
b11100 5
b11100 8
b11100 L
b11100 8#
b11100 W#
1&
#36000
0&
#37000
b1111111100000000 b
b1111111100000000 !#
b1111111100000000 +#
b1000000010001000100000001 D
b1000000010001000100000001 j"
b1000000010001000100000001 ]#
bx G
bx k"
bx \#
b1111111100000000 q
b1111111100000000 N"
b1111111100000000 V"
b1111111100000000 h"
b0 a
b0 ##
b0 ,#
1C
b100000010000100000100111 0
b100000010000100000100111 6
b100000010000100000100111 9
b100000010000100000100111 6#
b0 {"
b1 E
b1 "#
b1 Y#
b100 H
b100 ~"
b100 X#
1F
1|"
1_
b1 `
b1 &#
b1 -#
b1 i
b1 y"
b1 (#
b100110 j
b100110 x"
b100110 '#
b100 r
b100 M"
b100 U"
b100 g"
b1111111100000000 H"
b1 T
b1 u"
b1 J#
b1 N#
b10000010011000 w"
b1 p"
b100110 q"
b0 r"
b0 s"
b11111111111111111111111100000000 w
b11111111111111111111111100000000 6"
b11111111111111111111111100000000 S"
b1111111100000000 -"
b1111111100000000 ."
b1111111100000000 2"
b100000 /
b100000 5
b100000 8
b100000 L
b100000 8#
b100000 W#
b100000010000100000100110 f
b100000010000100000100110 i"
b100000010000100000100110 )#
b100000010000100000100110 g
b100000010000100000100110 v"
b100000010000100000100110 9#
b100000 n"
b100100 m"
b11100 c
b11100 o"
b11100 :#
b1000000010001000100000001 !
b111000001001001111111100000000 {
b111000001001001111111100000000 9"
b111000001001001111111100000000 1#
b100 s
b100 *"
b100 5#
b1111111100000000 t
b1111111100000000 )"
b1111111100000000 T"
b1111111100000000 u
b1111111100000000 /"
b1111111100000000 4#
b100110 ~
b100110 &"
b100110 P"
b100110 f"
b100110 !"
b100110 ?"
b100110 /#
b1000000010001000100000001 V
b1000000010001000100000001 _"
b1000000010001000100000001 @#
b100000100100 W
b100000100100 ^"
b100000100100 >#
b1 U
b1 `"
b1 A#
b0 <
b0 T#
b0 [#
b11 =
b11 S#
b11 Z#
1&
#38000
0&
#39000
b1111111100000000 a
b1111111100000000 ##
b1111111100000000 ,#
b1111111100000000 R
b1111111100000000 t"
b1111111100000000 K#
b1111111100000000 O#
b100 T
b100 u"
b100 J#
b100 N#
b1 r
b1 M"
b1 U"
b1 g"
b0 D
b0 j"
b0 ]#
1C
1F
1|"
1_
b1 i
b1 y"
b1 (#
b100111 j
b100111 x"
b100111 '#
bx 0
bx 6
bx 9
bx 6#
b0 ."
b0 2"
00"
b0 ;"
b1111111100000000 3"
b11111111111111110000000011111111 ("
b10000010011100 w"
b100111 q"
b1 =
b1 S#
b1 Z#
b1111111100000000 V
b1111111100000000 _"
b1111111100000000 @#
b11111111111111111111111100000000 W
b11111111111111111111111100000000 ^"
b11111111111111111111111100000000 >#
b100110 \
b100110 ["
b100110 ;#
b1111111100000000 S
b1111111100000000 a"
b1111111100000000 B#
b100 U
b100 `"
b100 A#
b100000010000100000100110 {
b100000010000100000100110 9"
b100000010000100000100110 1#
b1 s
b1 *"
b1 5#
b0 t
b0 )"
b0 T"
b0 u
b0 /"
b0 4#
b1111111100000000 -"
b10000011100100110 w
b10000011100100110 6"
b10000011100100110 S"
b1111111100000000 v
b1111111100000000 1"
b1111111100000000 3#
b0 #
b100000010000100000100111 f
b100000010000100000100111 i"
b100000010000100000100111 )#
b100000010000100000100111 g
b100000010000100000100111 v"
b100000010000100000100111 9#
b100100 n"
b101000 m"
b100000 c
b100000 o"
b100000 :#
b100100 /
b100100 5
b100100 8
b100100 L
b100100 8#
b100100 W#
1&
#40000
0&
#41000
b11111111111111110000000011111111 q
b11111111111111110000000011111111 N"
b11111111111111110000000011111111 V"
b11111111111111110000000011111111 h"
b0 a
b0 ##
b0 ,#
b0 b
b0 !#
b0 +#
b11111110000000010000000000000000 J"
bx E
bx "#
bx Y#
bx H
bx ~"
bx X#
0C
0F
0|"
0_
bx `
bx &#
bx -#
b0 i
b0 y"
b0 (#
b0 j
b0 x"
b0 '#
b11111111111111110000000011111111 H"
b1 T
b1 u"
b1 J#
b1 N#
b0 G
b0 k"
b0 \#
bx00 w"
bx p"
bx q"
bx r"
bx s"
b10000011100100111 w
b10000011100100111 6"
b10000011100100111 S"
b11111111000000000 -"
b1111111100000000 ."
b11111110000000010000000000000000 ;"
b1111111100000000 2"
b101000 /
b101000 5
b101000 8
b101000 L
b101000 8#
b101000 W#
bx f
bx i"
bx )#
bx g
bx v"
bx 9#
b101000 n"
b101100 m"
b100100 c
b100100 o"
b100100 :#
b0 !
b100000010000100000100111 {
b100000010000100000100111 9"
b100000010000100000100111 1#
b1111111100000000 t
b1111111100000000 )"
b1111111100000000 T"
b1111111100000000 u
b1111111100000000 /"
b1111111100000000 4#
b100111 ~
b100111 &"
b100111 P"
b100111 f"
b100111 !"
b100111 ?"
b100111 /#
b0 V
b0 _"
b0 @#
b10000011100100110 W
b10000011100100110 ^"
b10000011100100110 >#
b1 U
b1 `"
b1 A#
b1111111100000000 <
b1111111100000000 T#
b1111111100000000 [#
b100 =
b100 S#
b100 Z#
1&
#42000
0&
#43000
b0 J"
b11111111111111110000000011111111 R
b11111111111111110000000011111111 t"
b11111111111111110000000011111111 K#
b11111111111111110000000011111111 O#
b0 q
b0 N"
b0 V"
b0 h"
0n
bx r
bx M"
bx U"
bx g"
b0 H"
b0 ."
b0 2"
b0 ;"
b0 3"
b11111111111111111111111111111111 ("
b1 =
b1 S#
b1 Z#
b1111111100000000 V
b1111111100000000 _"
b1111111100000000 @#
b10000011100100111 W
b10000011100100111 ^"
b10000011100100111 >#
b100111 \
b100111 ["
b100111 ;#
b11111111111111110000000011111111 S
b11111111111111110000000011111111 a"
b11111111111111110000000011111111 B#
bx {
bx 9"
bx 1#
0o
bx s
bx *"
bx 5#
b0 t
b0 )"
b0 T"
b0 u
b0 /"
b0 4#
b0 -"
bx w
bx 6"
bx S"
b0 v
b0 1"
b0 3#
b0 }
b0 >"
b0 0#
b0 ~
b0 &"
b0 P"
b0 f"
b0 !"
b0 ?"
b0 /#
b1111111100000000 $
b101100 n"
b110000 m"
b101000 c
b101000 o"
b101000 :#
b101100 /
b101100 5
b101100 8
b101100 L
b101100 8#
b101100 W#
1&
#44000
0&
#45000
b0 R
b0 t"
b0 K#
b0 O#
0N
bx T
bx u"
bx J#
bx N#
b110000 /
b110000 5
b110000 8
b110000 L
b110000 8#
b110000 W#
b110000 n"
b110100 m"
b101100 c
b101100 o"
b101100 :#
b1111111100000000 !
b0 V
b0 _"
b0 @#
bx W
bx ^"
bx >#
b0 \
b0 ["
b0 ;#
b0 S
b0 a"
b0 B#
0O
bx U
bx `"
bx A#
b11111111111111110000000011111111 <
b11111111111111110000000011111111 T#
b11111111111111110000000011111111 [#
1&
#46000
0&
#47000
b0 <
b0 T#
b0 [#
0:
bx =
bx S#
bx Z#
b11111111111111110000000011111111 !
b110100 n"
b111000 m"
b110000 c
b110000 o"
b110000 :#
b110100 /
b110100 5
b110100 8
b110100 L
b110100 8#
b110100 W#
1&
#48000
0&
#49000
b111000 /
b111000 5
b111000 8
b111000 L
b111000 8#
b111000 W#
b111000 n"
b111100 m"
b110100 c
b110100 o"
b110100 :#
1&
#50000
0&
