 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : fft_N_rad2
Version: T-2022.03-SP3
Date   : Wed Dec 11 15:19:25 2024
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: tt1p05v25c   Library: saed32rvt_tt1p05v25c
Wire Load Model Mode: enclosed

  Startpoint: enable (input port clocked by core_clk)
  Endpoint: interleaver_inst_delay_x1_delay_reg_reg_0__r__6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         70000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input external delay                                              0.36       0.46 r
  enable (in)                                             0.01      0.00       0.46 r
  enable (net)                                  2                   0.00       0.46 r
  U8261/Y (AND2X1_RVT)                                    0.03      0.17       0.64 r
  n3906 (net)                                   8                   0.00       0.64 r
  U6603/Y (INVX4_RVT)                                     0.08      1.02       1.65 f
  n3904 (net)                                  30                   0.00       1.65 f
  U8024/Y (INVX2_RVT)                                     0.03      7.67       9.32 r
  n8345 (net)                                  15                   0.00       9.32 r
  interleaver_inst_delay_x1_delay_reg_reg_0__r__6_/RSTB (DFFSSRX1_RVT)     0.03     0.44     9.76 r
  data arrival time                                                            9.76

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  interleaver_inst_delay_x1_delay_reg_reg_0__r__6_/CLK (DFFSSRX1_RVT)     0.00    17.65 r
  library setup time                                               -0.07      17.58
  data required time                                                          17.58
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.58
  data arrival time                                                           -9.76
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  7.82


  Startpoint: input_reorder_output_array_reg_0__i__0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: fft_out[0] (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         70000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  input_reorder_output_array_reg_0__i__0_/CLK (DFFX1_RVT)     0.08     0.00 #     0.10 r
  input_reorder_output_array_reg_0__i__0_/Q (DFFX1_RVT)     0.01     0.10      0.20 f
  fft_out[0] (net)                              1                   0.00       0.20 f
  fft_out[0] (out)                                        0.01      0.02       0.21 f
  data arrival time                                                            0.21

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  output external delay                                            -0.54      17.11
  data required time                                                          17.11
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.11
  data arrival time                                                           -0.21
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                 16.90


  Startpoint: engine_1__butterfly_inst_W_I_ff_reg_10_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: engine_1__butterfly_inst_Y_Wout_ri_ff_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: core_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fft_N_rad2         70000                 saed32rvt_tt1p05v25c

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.10       0.10
  engine_1__butterfly_inst_W_I_ff_reg_10_/CLK (DFFX2_RVT)     0.08     0.00 #     0.10 r
  engine_1__butterfly_inst_W_I_ff_reg_10_/QN (DFFX2_RVT)     0.02     0.10     0.20 r
  n8331 (net)                                   7                   0.00       0.20 r
  U4689/Y (IBUFFX8_RVT)                                   0.02      0.23       0.43 f
  n3271 (net)                                   8                   0.00       0.43 f
  U4759/Y (NBUFFX4_RVT)                                   0.03      0.31       0.74 f
  n4794 (net)                                  16                   0.00       0.74 f
  U6559/Y (AND3X1_RVT)                                    0.04      1.58       2.32 f
  n4593 (net)                                   4                   0.00       2.32 f
  U7828/Y (AO21X1_RVT)                                    0.02      0.68       2.99 f
  n4588 (net)                                   2                   0.00       2.99 f
  U7826/Y (NAND2X0_RVT)                                   0.02      0.54       3.54 r
  n4587 (net)                                   2                   0.00       3.54 r
  U4777/Y (OAI21X2_RVT)                                   0.02      0.17       3.70 f
  intadd_4_CI (net)                             1                   0.00       3.70 f
  intadd_4_U19/S (FADDX1_RVT)                             0.04      1.18       4.88 f    mo 
  intadd_4_SUM_0_ (net)                         2                   0.00       4.88 f
  U6945/Y (XNOR2X1_RVT)                                   0.03      1.29       6.18 f
  intadd_49_A_2_ (net)                          1                   0.00       6.18 f
  intadd_49_U3/CO (FADDX1_RVT)                            0.03      1.52       7.70 f    mo 
  intadd_49_n2 (net)                            1                   0.00       7.70 f
  intadd_49_U2/CO (FADDX1_RVT)                            0.02      1.15       8.85 f    mo 
  intadd_49_n1 (net)                            1                   0.00       8.85 f
  U5988/Y (INVX0_RVT)                                     0.01      0.52       9.37 r
  intadd_4_B_2_ (net)                           1                   0.00       9.37 r
  intadd_4_U17/CO (FADDX1_RVT)                            0.02      0.31       9.68 r    mo 
  intadd_4_n16 (net)                            2                   0.00       9.68 r
  U6885/Y (AOI21X1_RVT)                                   0.03      0.19       9.88 f
  n1887 (net)                                   3                   0.00       9.88 f
  U6884/Y (OR2X1_RVT)                                     0.01      0.80      10.68 f
  n3269 (net)                                   1                   0.00      10.68 f
  U6745/Y (AND3X1_RVT)                                    0.03      0.50      11.18 f
  n2612 (net)                                   2                   0.00      11.18 f
  U6742/Y (OAI22X1_RVT)                                   0.01      0.62      11.80 r
  intadd_4_n13 (net)                            1                   0.00      11.80 r
  intadd_4_U13/CO (FADDX1_RVT)                            0.02      0.31      12.11 r    mo 
  intadd_4_n12 (net)                            3                   0.00      12.11 r
  U6692/Y (INVX0_RVT)                                     0.02      0.15      12.27 f
  n915 (net)                                    1                   0.00      12.27 f
  U4359/Y (OAI21X1_RVT)                                   0.01      0.49      12.76 r
  intadd_4_n10 (net)                            1                   0.00      12.76 r
  intadd_4_U10/CO (FADDX1_RVT)                            0.01      0.31      13.07 r    mo 
  intadd_4_n9 (net)                             2                   0.00      13.07 r
  U5669/Y (IBUFFX8_RVT)                                   0.01      0.16      13.23 f
  n731 (net)                                    3                   0.00      13.23 f
  U8130/Y (AO22X1_RVT)                                    0.02      0.59      13.82 f
  n2397 (net)                                   2                   0.00      13.82 f
  U8122/Y (OA21X1_RVT)                                    0.05      0.60      14.42 f
  n2616 (net)                                   4                   0.00      14.42 f
  U8117/Y (OA21X1_RVT)                                    0.02      0.68      15.11 f
  n2614 (net)                                   2                   0.00      15.11 f
  U5864/Y (OAI21X1_RVT)                                   0.01      0.56      15.67 r
  n922 (net)                                    2                   0.00      15.67 r
  U4802/Y (AO21X1_RVT)                                    0.01      0.15      15.82 r
  intadd_4_n3 (net)                             2                   0.00      15.82 r
  U4239/Y (AOI22X1_RVT)                                   0.02      0.18      16.00 f
  n2009 (net)                                   1                   0.00      16.00 f
  U8495/Y (XNOR2X1_RVT)                                   0.02      0.89      16.89 f
  n3344 (net)                                   1                   0.00      16.89 f
  U4673/Y (NOR2X4_RVT)                                    0.01      0.63      17.53 r
  engine_1__butterfly_inst_N327 (net)           1                   0.00      17.53 r
  engine_1__butterfly_inst_Y_Wout_ri_ff_reg_31_/D (DFFX1_RVT)     0.01     0.10    17.62 r
  data arrival time                                                           17.62

  clock core_clk (rise edge)                                       18.00      18.00
  clock network delay (ideal)                                       0.10      18.10
  clock uncertainty                                                -0.45      17.65
  engine_1__butterfly_inst_Y_Wout_ri_ff_reg_31_/CLK (DFFX1_RVT)     0.00      17.65 r
  library setup time                                               -0.02      17.63
  data required time                                                          17.63
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          17.63
  data arrival time                                                          -17.62
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.00


1
