TimeQuest Timing Analyzer report for park_space
Mon Apr 12 18:40:00 2021
Quartus Prime Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'current_state.IDLE'
 13. Slow 1200mV 85C Model Setup: 'current_state.No_space'
 14. Slow 1200mV 85C Model Setup: 'Clk'
 15. Slow 1200mV 85C Model Setup: 'current_state.S_checker'
 16. Slow 1200mV 85C Model Hold: 'current_state.No_space'
 17. Slow 1200mV 85C Model Hold: 'Clk'
 18. Slow 1200mV 85C Model Hold: 'current_state.IDLE'
 19. Slow 1200mV 85C Model Hold: 'current_state.S_checker'
 20. Slow 1200mV 85C Model Metastability Summary
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'current_state.IDLE'
 28. Slow 1200mV 0C Model Setup: 'current_state.No_space'
 29. Slow 1200mV 0C Model Setup: 'Clk'
 30. Slow 1200mV 0C Model Setup: 'current_state.S_checker'
 31. Slow 1200mV 0C Model Hold: 'current_state.No_space'
 32. Slow 1200mV 0C Model Hold: 'Clk'
 33. Slow 1200mV 0C Model Hold: 'current_state.IDLE'
 34. Slow 1200mV 0C Model Hold: 'current_state.S_checker'
 35. Slow 1200mV 0C Model Metastability Summary
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'current_state.IDLE'
 42. Fast 1200mV 0C Model Setup: 'current_state.No_space'
 43. Fast 1200mV 0C Model Setup: 'Clk'
 44. Fast 1200mV 0C Model Setup: 'current_state.S_checker'
 45. Fast 1200mV 0C Model Hold: 'Clk'
 46. Fast 1200mV 0C Model Hold: 'current_state.No_space'
 47. Fast 1200mV 0C Model Hold: 'current_state.IDLE'
 48. Fast 1200mV 0C Model Hold: 'current_state.S_checker'
 49. Fast 1200mV 0C Model Metastability Summary
 50. Multicorner Timing Analysis Summary
 51. Board Trace Model Assignments
 52. Input Transition Times
 53. Signal Integrity Metrics (Slow 1200mv 0c Model)
 54. Signal Integrity Metrics (Slow 1200mv 85c Model)
 55. Signal Integrity Metrics (Fast 1200mv 0c Model)
 56. Setup Transfers
 57. Hold Transfers
 58. Report TCCS
 59. Report RSKM
 60. Unconstrained Paths Summary
 61. Clock Status Summary
 62. Unconstrained Input Ports
 63. Unconstrained Output Ports
 64. Unconstrained Input Ports
 65. Unconstrained Output Ports
 66. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; park_space                                          ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processors 3-4         ;   0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                           ;
+-------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------+
; Clock Name              ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                     ;
+-------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------+
; Clk                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clk }                     ;
; current_state.IDLE      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { current_state.IDLE }      ;
; current_state.No_space  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { current_state.No_space }  ;
; current_state.S_checker ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { current_state.S_checker } ;
+-------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                    ;
+------------+-----------------+------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name             ; Note                                                          ;
+------------+-----------------+------------------------+---------------------------------------------------------------+
; 223.36 MHz ; 223.36 MHz      ; current_state.IDLE     ;                                                               ;
; 223.36 MHz ; 223.36 MHz      ; current_state.No_space ;                                                               ;
; 471.7 MHz  ; 250.0 MHz       ; Clk                    ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary              ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; current_state.IDLE      ; -4.277 ; -18.803       ;
; current_state.No_space  ; -3.845 ; -17.254       ;
; Clk                     ; -3.452 ; -9.078        ;
; current_state.S_checker ; -3.148 ; -6.108        ;
+-------------------------+--------+---------------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary              ;
+-------------------------+-------+---------------+
; Clock                   ; Slack ; End Point TNS ;
+-------------------------+-------+---------------+
; current_state.No_space  ; 0.259 ; 0.000         ;
; Clk                     ; 0.626 ; 0.000         ;
; current_state.IDLE      ; 0.963 ; 0.000         ;
; current_state.S_checker ; 2.726 ; 0.000         ;
+-------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------------------------+--------+----------------+
; Clock                   ; Slack  ; End Point TNS  ;
+-------------------------+--------+----------------+
; Clk                     ; -3.000 ; -8.140         ;
; current_state.IDLE      ; 0.401  ; 0.000          ;
; current_state.S_checker ; 0.403  ; 0.000          ;
; current_state.No_space  ; 0.447  ; 0.000          ;
+-------------------------+--------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'current_state.IDLE'                                                                                  ;
+--------+-------------------------+---------+-------------------------+--------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node ; Launch Clock            ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+---------+-------------------------+--------------------+--------------+------------+------------+
; -4.277 ; Q[1]                    ; Q[2]    ; current_state.No_space  ; current_state.IDLE ; 0.500        ; -0.479     ; 3.454      ;
; -4.252 ; Q[2]                    ; Q[3]    ; current_state.No_space  ; current_state.IDLE ; 0.500        ; -0.246     ; 3.490      ;
; -4.215 ; Q[1]                    ; Q[3]    ; current_state.No_space  ; current_state.IDLE ; 0.500        ; -0.365     ; 3.334      ;
; -4.207 ; Q[0]                    ; Q[3]    ; current_state.No_space  ; current_state.IDLE ; 0.500        ; -0.244     ; 3.447      ;
; -4.106 ; Q[3]                    ; Q[4]    ; current_state.No_space  ; current_state.IDLE ; 0.500        ; -0.483     ; 3.268      ;
; -4.093 ; Q[1]                    ; Q[4]    ; current_state.No_space  ; current_state.IDLE ; 0.500        ; -0.481     ; 3.257      ;
; -4.072 ; Q[0]                    ; Q[2]    ; current_state.No_space  ; current_state.IDLE ; 0.500        ; -0.358     ; 3.370      ;
; -4.042 ; Q[0]                    ; Q[1]    ; current_state.No_space  ; current_state.IDLE ; 0.500        ; -0.242     ; 3.291      ;
; -3.896 ; Q[2]                    ; Q[4]    ; current_state.No_space  ; current_state.IDLE ; 0.500        ; -0.362     ; 3.179      ;
; -3.888 ; Q[0]                    ; Q[4]    ; current_state.No_space  ; current_state.IDLE ; 0.500        ; -0.360     ; 3.173      ;
; -3.804 ; Q[3]                    ; Q[3]    ; current_state.No_space  ; current_state.IDLE ; 0.500        ; -0.367     ; 2.921      ;
; -3.646 ; Q[2]                    ; Q[2]    ; current_state.No_space  ; current_state.IDLE ; 0.500        ; -0.360     ; 2.942      ;
; -3.626 ; Q[1]                    ; Q[1]    ; current_state.No_space  ; current_state.IDLE ; 0.500        ; -0.363     ; 2.754      ;
; -3.477 ; Q[1]                    ; Q[2]    ; current_state.IDLE      ; current_state.IDLE ; 1.000        ; -0.179     ; 3.454      ;
; -3.452 ; Q[2]                    ; Q[3]    ; current_state.IDLE      ; current_state.IDLE ; 1.000        ; 0.054      ; 3.490      ;
; -3.415 ; Q[1]                    ; Q[3]    ; current_state.IDLE      ; current_state.IDLE ; 1.000        ; -0.065     ; 3.334      ;
; -3.407 ; Q[0]                    ; Q[3]    ; current_state.IDLE      ; current_state.IDLE ; 1.000        ; 0.056      ; 3.447      ;
; -3.306 ; Q[3]                    ; Q[4]    ; current_state.IDLE      ; current_state.IDLE ; 1.000        ; -0.183     ; 3.268      ;
; -3.293 ; Q[1]                    ; Q[4]    ; current_state.IDLE      ; current_state.IDLE ; 1.000        ; -0.181     ; 3.257      ;
; -3.272 ; Q[0]                    ; Q[2]    ; current_state.IDLE      ; current_state.IDLE ; 1.000        ; -0.058     ; 3.370      ;
; -3.242 ; Q[0]                    ; Q[1]    ; current_state.IDLE      ; current_state.IDLE ; 1.000        ; 0.058      ; 3.291      ;
; -3.236 ; Q[4]                    ; Q[4]    ; current_state.No_space  ; current_state.IDLE ; 0.500        ; -0.360     ; 2.521      ;
; -3.096 ; Q[2]                    ; Q[4]    ; current_state.IDLE      ; current_state.IDLE ; 1.000        ; -0.062     ; 3.179      ;
; -3.088 ; Q[0]                    ; Q[4]    ; current_state.IDLE      ; current_state.IDLE ; 1.000        ; -0.060     ; 3.173      ;
; -3.004 ; Q[3]                    ; Q[3]    ; current_state.IDLE      ; current_state.IDLE ; 1.000        ; -0.067     ; 2.921      ;
; -2.846 ; Q[2]                    ; Q[2]    ; current_state.IDLE      ; current_state.IDLE ; 1.000        ; -0.060     ; 2.942      ;
; -2.826 ; Q[1]                    ; Q[1]    ; current_state.IDLE      ; current_state.IDLE ; 1.000        ; -0.063     ; 2.754      ;
; -2.514 ; current_state.S_checker ; Q[2]    ; current_state.S_checker ; current_state.IDLE ; 0.500        ; 3.353      ; 5.765      ;
; -2.452 ; current_state.S_checker ; Q[3]    ; current_state.S_checker ; current_state.IDLE ; 0.500        ; 3.467      ; 5.645      ;
; -2.436 ; Q[4]                    ; Q[4]    ; current_state.IDLE      ; current_state.IDLE ; 1.000        ; -0.060     ; 2.521      ;
; -2.330 ; current_state.S_checker ; Q[4]    ; current_state.S_checker ; current_state.IDLE ; 0.500        ; 3.351      ; 5.568      ;
; -2.195 ; current_state.S_checker ; Q[3]    ; current_state.S_checker ; current_state.IDLE ; 1.000        ; 3.467      ; 5.888      ;
; -2.126 ; Q[0]                    ; Q[0]    ; current_state.No_space  ; current_state.IDLE ; 0.500        ; -0.360     ; 1.427      ;
; -1.883 ; current_state.S_checker ; Q[1]    ; current_state.S_checker ; current_state.IDLE ; 0.500        ; 3.469      ; 5.085      ;
; -1.838 ; current_state.S_checker ; Q[2]    ; current_state.S_checker ; current_state.IDLE ; 1.000        ; 3.353      ; 5.589      ;
; -1.809 ; current_state.S_checker ; Q[4]    ; current_state.S_checker ; current_state.IDLE ; 1.000        ; 3.351      ; 5.547      ;
; -1.430 ; current_state.S_checker ; Q[1]    ; current_state.S_checker ; current_state.IDLE ; 1.000        ; 3.469      ; 5.132      ;
; -1.326 ; Q[0]                    ; Q[0]    ; current_state.IDLE      ; current_state.IDLE ; 1.000        ; -0.060     ; 1.427      ;
+--------+-------------------------+---------+-------------------------+--------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'current_state.No_space'                                                                                      ;
+--------+-------------------------+-------------+-------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node     ; Launch Clock            ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------+-------------------------+------------------------+--------------+------------+------------+
; -3.845 ; Q[1]                    ; Q[2]        ; current_state.IDLE      ; current_state.No_space ; 0.500        ; -0.047     ; 3.454      ;
; -3.820 ; Q[2]                    ; Q[3]        ; current_state.IDLE      ; current_state.No_space ; 0.500        ; 0.186      ; 3.490      ;
; -3.783 ; Q[1]                    ; Q[3]        ; current_state.IDLE      ; current_state.No_space ; 0.500        ; 0.067      ; 3.334      ;
; -3.775 ; Q[0]                    ; Q[3]        ; current_state.IDLE      ; current_state.No_space ; 0.500        ; 0.188      ; 3.447      ;
; -3.674 ; Q[3]                    ; Q[4]        ; current_state.IDLE      ; current_state.No_space ; 0.500        ; -0.051     ; 3.268      ;
; -3.661 ; Q[1]                    ; Q[4]        ; current_state.IDLE      ; current_state.No_space ; 0.500        ; -0.049     ; 3.257      ;
; -3.640 ; Q[0]                    ; Q[2]        ; current_state.IDLE      ; current_state.No_space ; 0.500        ; 0.074      ; 3.370      ;
; -3.610 ; Q[0]                    ; Q[1]        ; current_state.IDLE      ; current_state.No_space ; 0.500        ; 0.190      ; 3.291      ;
; -3.477 ; Q[1]                    ; Q[2]        ; current_state.No_space  ; current_state.No_space ; 1.000        ; -0.179     ; 3.454      ;
; -3.464 ; Q[2]                    ; Q[4]        ; current_state.IDLE      ; current_state.No_space ; 0.500        ; 0.070      ; 3.179      ;
; -3.456 ; Q[0]                    ; Q[4]        ; current_state.IDLE      ; current_state.No_space ; 0.500        ; 0.072      ; 3.173      ;
; -3.452 ; Q[2]                    ; Q[3]        ; current_state.No_space  ; current_state.No_space ; 1.000        ; 0.054      ; 3.490      ;
; -3.415 ; Q[1]                    ; Q[3]        ; current_state.No_space  ; current_state.No_space ; 1.000        ; -0.065     ; 3.334      ;
; -3.407 ; Q[0]                    ; Q[3]        ; current_state.No_space  ; current_state.No_space ; 1.000        ; 0.056      ; 3.447      ;
; -3.372 ; Q[3]                    ; Q[3]        ; current_state.IDLE      ; current_state.No_space ; 0.500        ; 0.065      ; 2.921      ;
; -3.306 ; Q[3]                    ; Q[4]        ; current_state.No_space  ; current_state.No_space ; 1.000        ; -0.183     ; 3.268      ;
; -3.293 ; Q[1]                    ; Q[4]        ; current_state.No_space  ; current_state.No_space ; 1.000        ; -0.181     ; 3.257      ;
; -3.272 ; Q[0]                    ; Q[2]        ; current_state.No_space  ; current_state.No_space ; 1.000        ; -0.058     ; 3.370      ;
; -3.242 ; Q[0]                    ; Q[1]        ; current_state.No_space  ; current_state.No_space ; 1.000        ; 0.058      ; 3.291      ;
; -3.214 ; Q[2]                    ; Q[2]        ; current_state.IDLE      ; current_state.No_space ; 0.500        ; 0.072      ; 2.942      ;
; -3.194 ; Q[1]                    ; Q[1]        ; current_state.IDLE      ; current_state.No_space ; 0.500        ; 0.069      ; 2.754      ;
; -3.096 ; Q[2]                    ; Q[4]        ; current_state.No_space  ; current_state.No_space ; 1.000        ; -0.062     ; 3.179      ;
; -3.088 ; Q[0]                    ; Q[4]        ; current_state.No_space  ; current_state.No_space ; 1.000        ; -0.060     ; 3.173      ;
; -3.004 ; Q[3]                    ; Q[3]        ; current_state.No_space  ; current_state.No_space ; 1.000        ; -0.067     ; 2.921      ;
; -2.846 ; Q[2]                    ; Q[2]        ; current_state.No_space  ; current_state.No_space ; 1.000        ; -0.060     ; 2.942      ;
; -2.826 ; Q[1]                    ; Q[1]        ; current_state.No_space  ; current_state.No_space ; 1.000        ; -0.063     ; 2.754      ;
; -2.804 ; Q[4]                    ; Q[4]        ; current_state.IDLE      ; current_state.No_space ; 0.500        ; 0.072      ; 2.521      ;
; -2.484 ; current_state.S_checker ; Q[3]        ; current_state.S_checker ; current_state.No_space ; 0.500        ; 3.678      ; 5.888      ;
; -2.436 ; Q[4]                    ; Q[4]        ; current_state.No_space  ; current_state.No_space ; 1.000        ; -0.060     ; 2.521      ;
; -2.127 ; current_state.S_checker ; Q[2]        ; current_state.S_checker ; current_state.No_space ; 0.500        ; 3.564      ; 5.589      ;
; -2.098 ; current_state.S_checker ; Q[4]        ; current_state.S_checker ; current_state.No_space ; 0.500        ; 3.562      ; 5.547      ;
; -1.803 ; current_state.S_checker ; Q[2]        ; current_state.S_checker ; current_state.No_space ; 1.000        ; 3.564      ; 5.765      ;
; -1.741 ; current_state.S_checker ; Q[3]        ; current_state.S_checker ; current_state.No_space ; 1.000        ; 3.678      ; 5.645      ;
; -1.719 ; current_state.S_checker ; Q[1]        ; current_state.S_checker ; current_state.No_space ; 0.500        ; 3.680      ; 5.132      ;
; -1.694 ; Q[0]                    ; Q[0]        ; current_state.IDLE      ; current_state.No_space ; 0.500        ; 0.072      ; 1.427      ;
; -1.619 ; current_state.S_checker ; Q[4]        ; current_state.S_checker ; current_state.No_space ; 1.000        ; 3.562      ; 5.568      ;
; -1.326 ; Q[0]                    ; Q[0]        ; current_state.No_space  ; current_state.No_space ; 1.000        ; -0.060     ; 1.427      ;
; -1.172 ; current_state.S_checker ; Q[1]        ; current_state.S_checker ; current_state.No_space ; 1.000        ; 3.680      ; 5.085      ;
; -0.611 ; current_state.A_space   ; Gate2$latch ; Clk                     ; current_state.No_space ; 1.000        ; 0.126      ; 0.728      ;
+--------+-------------------------+-------------+-------------------------+------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Clk'                                                                                                          ;
+--------+-------------------------+-------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+-------------------------+-------------+--------------+------------+------------+
; -3.452 ; Q[1]                    ; current_state.No_space  ; current_state.IDLE      ; Clk         ; 0.500        ; -0.617     ; 3.323      ;
; -3.341 ; Q[0]                    ; current_state.No_space  ; current_state.IDLE      ; Clk         ; 0.500        ; -0.496     ; 3.333      ;
; -3.253 ; Q[2]                    ; current_state.No_space  ; current_state.IDLE      ; Clk         ; 0.500        ; -0.498     ; 3.243      ;
; -3.248 ; Q[3]                    ; current_state.No_space  ; current_state.IDLE      ; Clk         ; 0.500        ; -0.619     ; 3.117      ;
; -3.173 ; Q[1]                    ; current_state.No_space  ; current_state.No_space  ; Clk         ; 1.000        ; -0.838     ; 3.323      ;
; -3.062 ; Q[0]                    ; current_state.No_space  ; current_state.No_space  ; Clk         ; 1.000        ; -0.717     ; 3.333      ;
; -2.984 ; Q[4]                    ; current_state.No_space  ; current_state.IDLE      ; Clk         ; 0.500        ; -0.496     ; 2.976      ;
; -2.974 ; Q[2]                    ; current_state.No_space  ; current_state.No_space  ; Clk         ; 1.000        ; -0.719     ; 3.243      ;
; -2.969 ; Q[3]                    ; current_state.No_space  ; current_state.No_space  ; Clk         ; 1.000        ; -0.840     ; 3.117      ;
; -2.825 ; Q[1]                    ; current_state.IDLE      ; current_state.IDLE      ; Clk         ; 0.500        ; -0.617     ; 2.696      ;
; -2.718 ; Q[0]                    ; current_state.IDLE      ; current_state.IDLE      ; Clk         ; 0.500        ; -0.496     ; 2.710      ;
; -2.705 ; Q[4]                    ; current_state.No_space  ; current_state.No_space  ; Clk         ; 1.000        ; -0.717     ; 2.976      ;
; -2.609 ; Q[2]                    ; current_state.IDLE      ; current_state.IDLE      ; Clk         ; 0.500        ; -0.498     ; 2.599      ;
; -2.570 ; Q[3]                    ; current_state.IDLE      ; current_state.IDLE      ; Clk         ; 0.500        ; -0.619     ; 2.439      ;
; -2.546 ; Q[1]                    ; current_state.IDLE      ; current_state.No_space  ; Clk         ; 1.000        ; -0.838     ; 2.696      ;
; -2.439 ; Q[0]                    ; current_state.IDLE      ; current_state.No_space  ; Clk         ; 1.000        ; -0.717     ; 2.710      ;
; -2.333 ; Q[4]                    ; current_state.IDLE      ; current_state.IDLE      ; Clk         ; 0.500        ; -0.496     ; 2.325      ;
; -2.330 ; Q[2]                    ; current_state.IDLE      ; current_state.No_space  ; Clk         ; 1.000        ; -0.719     ; 2.599      ;
; -2.291 ; Q[3]                    ; current_state.IDLE      ; current_state.No_space  ; Clk         ; 1.000        ; -0.840     ; 2.439      ;
; -2.054 ; Q[4]                    ; current_state.IDLE      ; current_state.No_space  ; Clk         ; 1.000        ; -0.717     ; 2.325      ;
; -1.687 ; current_state.S_checker ; current_state.IDLE      ; current_state.S_checker ; Clk         ; 0.500        ; 2.994      ; 5.411      ;
; -1.676 ; current_state.IDLE      ; current_state.A_space   ; current_state.IDLE      ; Clk         ; 0.500        ; 2.995      ; 5.391      ;
; -1.620 ; current_state.S_checker ; current_state.No_space  ; current_state.S_checker ; Clk         ; 0.500        ; 2.994      ; 5.344      ;
; -1.217 ; current_state.IDLE      ; current_state.IDLE      ; current_state.IDLE      ; Clk         ; 0.500        ; 2.994      ; 4.931      ;
; -1.182 ; current_state.S_checker ; current_state.IDLE      ; current_state.S_checker ; Clk         ; 1.000        ; 2.994      ; 5.406      ;
; -1.181 ; current_state.No_space  ; current_state.A_space   ; current_state.No_space  ; Clk         ; 0.500        ; 2.995      ; 4.896      ;
; -1.125 ; current_state.IDLE      ; current_state.S_checker ; current_state.IDLE      ; Clk         ; 0.500        ; 2.995      ; 4.840      ;
; -1.120 ; current_state.A_space   ; current_state.A_space   ; Clk                     ; Clk         ; 1.000        ; -0.082     ; 2.036      ;
; -1.109 ; current_state.S_checker ; current_state.No_space  ; current_state.S_checker ; Clk         ; 1.000        ; 2.994      ; 5.333      ;
; -1.046 ; current_state.IDLE      ; current_state.A_space   ; current_state.IDLE      ; Clk         ; 1.000        ; 2.995      ; 5.261      ;
; -0.973 ; current_state.No_space  ; current_state.No_space  ; current_state.No_space  ; Clk         ; 0.500        ; 2.994      ; 4.687      ;
; -0.691 ; current_state.No_space  ; current_state.A_space   ; current_state.No_space  ; Clk         ; 1.000        ; 2.995      ; 4.906      ;
; -0.631 ; current_state.IDLE      ; current_state.IDLE      ; current_state.IDLE      ; Clk         ; 1.000        ; 2.994      ; 4.845      ;
; -0.631 ; current_state.IDLE      ; current_state.S_checker ; current_state.IDLE      ; Clk         ; 1.000        ; 2.995      ; 4.846      ;
; -0.533 ; current_state.No_space  ; current_state.No_space  ; current_state.No_space  ; Clk         ; 1.000        ; 2.994      ; 4.747      ;
; -0.068 ; current_state.A_space   ; current_state.IDLE      ; Clk                     ; Clk         ; 1.000        ; -0.083     ; 0.983      ;
+--------+-------------------------+-------------------------+-------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'current_state.S_checker'                                                                          ;
+--------+-----------------------+--------------+--------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node      ; Launch Clock ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------+--------------+-------------------------+--------------+------------+------------+
; -3.148 ; current_state.A_space ; Wt_led$latch ; Clk          ; current_state.S_checker ; 1.000        ; -2.455     ; 0.728      ;
; -2.960 ; current_state.A_space ; Gate2$latch  ; Clk          ; current_state.S_checker ; 1.000        ; -2.233     ; 0.728      ;
+--------+-----------------------+--------------+--------------+-------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'current_state.No_space'                                                                                      ;
+-------+-------------------------+-------------+-------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node     ; Launch Clock            ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------+-------------------------+------------------------+--------------+------------+------------+
; 0.259 ; current_state.A_space   ; Gate2$latch ; Clk                     ; current_state.No_space ; 0.000        ; 0.373      ; 0.662      ;
; 0.709 ; current_state.S_checker ; Q[1]        ; current_state.S_checker ; current_state.No_space ; 0.000        ; 3.832      ; 4.783      ;
; 0.736 ; current_state.S_checker ; Q[3]        ; current_state.S_checker ; current_state.No_space ; 0.000        ; 3.834      ; 4.812      ;
; 0.978 ; current_state.S_checker ; Q[4]        ; current_state.S_checker ; current_state.No_space ; 0.000        ; 3.711      ; 4.931      ;
; 1.010 ; current_state.S_checker ; Q[2]        ; current_state.S_checker ; current_state.No_space ; 0.000        ; 3.713      ; 4.965      ;
; 1.138 ; Q[0]                    ; Q[0]        ; current_state.No_space  ; current_state.No_space ; 0.000        ; 0.060      ; 1.198      ;
; 1.242 ; current_state.S_checker ; Q[1]        ; current_state.S_checker ; current_state.No_space ; -0.500       ; 3.832      ; 4.816      ;
; 1.261 ; current_state.S_checker ; Q[3]        ; current_state.S_checker ; current_state.No_space ; -0.500       ; 3.834      ; 4.837      ;
; 1.318 ; Q[0]                    ; Q[0]        ; current_state.IDLE      ; current_state.No_space ; -0.500       ; 0.360      ; 1.198      ;
; 1.527 ; current_state.S_checker ; Q[4]        ; current_state.S_checker ; current_state.No_space ; -0.500       ; 3.711      ; 4.980      ;
; 1.547 ; current_state.S_checker ; Q[2]        ; current_state.S_checker ; current_state.No_space ; -0.500       ; 3.713      ; 5.002      ;
; 2.209 ; Q[4]                    ; Q[4]        ; current_state.No_space  ; current_state.No_space ; 0.000        ; 0.060      ; 2.269      ;
; 2.389 ; Q[4]                    ; Q[4]        ; current_state.IDLE      ; current_state.No_space ; -0.500       ; 0.360      ; 2.269      ;
; 2.412 ; Q[1]                    ; Q[1]        ; current_state.No_space  ; current_state.No_space ; 0.000        ; 0.063      ; 2.475      ;
; 2.513 ; Q[3]                    ; Q[3]        ; current_state.No_space  ; current_state.No_space ; 0.000        ; 0.067      ; 2.580      ;
; 2.592 ; Q[1]                    ; Q[1]        ; current_state.IDLE      ; current_state.No_space ; -0.500       ; 0.363      ; 2.475      ;
; 2.592 ; Q[0]                    ; Q[1]        ; current_state.No_space  ; current_state.No_space ; 0.000        ; 0.181      ; 2.773      ;
; 2.655 ; Q[0]                    ; Q[4]        ; current_state.No_space  ; current_state.No_space ; 0.000        ; 0.060      ; 2.715      ;
; 2.672 ; Q[2]                    ; Q[2]        ; current_state.No_space  ; current_state.No_space ; 0.000        ; 0.060      ; 2.732      ;
; 2.680 ; Q[0]                    ; Q[3]        ; current_state.No_space  ; current_state.No_space ; 0.000        ; 0.183      ; 2.863      ;
; 2.693 ; Q[3]                    ; Q[3]        ; current_state.IDLE      ; current_state.No_space ; -0.500       ; 0.367      ; 2.580      ;
; 2.698 ; Q[2]                    ; Q[4]        ; current_state.No_space  ; current_state.No_space ; 0.000        ; 0.058      ; 2.756      ;
; 2.719 ; Q[2]                    ; Q[3]        ; current_state.No_space  ; current_state.No_space ; 0.000        ; 0.181      ; 2.900      ;
; 2.758 ; Q[1]                    ; Q[4]        ; current_state.No_space  ; current_state.No_space ; 0.000        ; -0.058     ; 2.700      ;
; 2.772 ; Q[0]                    ; Q[1]        ; current_state.IDLE      ; current_state.No_space ; -0.500       ; 0.481      ; 2.773      ;
; 2.783 ; Q[1]                    ; Q[3]        ; current_state.No_space  ; current_state.No_space ; 0.000        ; 0.065      ; 2.848      ;
; 2.802 ; Q[3]                    ; Q[4]        ; current_state.No_space  ; current_state.No_space ; 0.000        ; -0.056     ; 2.746      ;
; 2.835 ; Q[0]                    ; Q[4]        ; current_state.IDLE      ; current_state.No_space ; -0.500       ; 0.360      ; 2.715      ;
; 2.852 ; Q[2]                    ; Q[2]        ; current_state.IDLE      ; current_state.No_space ; -0.500       ; 0.360      ; 2.732      ;
; 2.853 ; Q[0]                    ; Q[2]        ; current_state.No_space  ; current_state.No_space ; 0.000        ; 0.062      ; 2.915      ;
; 2.860 ; Q[0]                    ; Q[3]        ; current_state.IDLE      ; current_state.No_space ; -0.500       ; 0.483      ; 2.863      ;
; 2.878 ; Q[2]                    ; Q[4]        ; current_state.IDLE      ; current_state.No_space ; -0.500       ; 0.358      ; 2.756      ;
; 2.899 ; Q[2]                    ; Q[3]        ; current_state.IDLE      ; current_state.No_space ; -0.500       ; 0.481      ; 2.900      ;
; 2.938 ; Q[1]                    ; Q[4]        ; current_state.IDLE      ; current_state.No_space ; -0.500       ; 0.242      ; 2.700      ;
; 2.956 ; Q[1]                    ; Q[2]        ; current_state.No_space  ; current_state.No_space ; 0.000        ; -0.056     ; 2.900      ;
; 2.963 ; Q[1]                    ; Q[3]        ; current_state.IDLE      ; current_state.No_space ; -0.500       ; 0.365      ; 2.848      ;
; 2.982 ; Q[3]                    ; Q[4]        ; current_state.IDLE      ; current_state.No_space ; -0.500       ; 0.244      ; 2.746      ;
; 3.033 ; Q[0]                    ; Q[2]        ; current_state.IDLE      ; current_state.No_space ; -0.500       ; 0.362      ; 2.915      ;
; 3.136 ; Q[1]                    ; Q[2]        ; current_state.IDLE      ; current_state.No_space ; -0.500       ; 0.244      ; 2.900      ;
+-------+-------------------------+-------------+-------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Clk'                                                                                                          ;
+-------+-------------------------+-------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+-------------------------+-------------+--------------+------------+------------+
; 0.626 ; current_state.A_space   ; current_state.IDLE      ; Clk                     ; Clk         ; 0.000        ; 0.081      ; 0.893      ;
; 1.000 ; current_state.IDLE      ; current_state.IDLE      ; current_state.IDLE      ; Clk         ; 0.000        ; 3.108      ; 4.556      ;
; 1.011 ; current_state.No_space  ; current_state.No_space  ; current_state.No_space  ; Clk         ; 0.000        ; 3.108      ; 4.567      ;
; 1.080 ; current_state.IDLE      ; current_state.S_checker ; current_state.IDLE      ; Clk         ; 0.000        ; 3.109      ; 4.637      ;
; 1.094 ; current_state.No_space  ; current_state.A_space   ; current_state.No_space  ; Clk         ; 0.000        ; 3.109      ; 4.651      ;
; 1.453 ; current_state.No_space  ; current_state.No_space  ; current_state.No_space  ; Clk         ; -0.500       ; 3.108      ; 4.509      ;
; 1.478 ; current_state.IDLE      ; current_state.A_space   ; current_state.IDLE      ; Clk         ; 0.000        ; 3.109      ; 5.035      ;
; 1.556 ; current_state.S_checker ; current_state.No_space  ; current_state.S_checker ; Clk         ; 0.000        ; 3.108      ; 5.102      ;
; 1.563 ; current_state.No_space  ; current_state.A_space   ; current_state.No_space  ; Clk         ; -0.500       ; 3.109      ; 4.620      ;
; 1.583 ; current_state.IDLE      ; current_state.S_checker ; current_state.IDLE      ; Clk         ; -0.500       ; 3.109      ; 4.640      ;
; 1.588 ; current_state.IDLE      ; current_state.IDLE      ; current_state.IDLE      ; Clk         ; -0.500       ; 3.108      ; 4.644      ;
; 1.625 ; current_state.S_checker ; current_state.IDLE      ; current_state.S_checker ; Clk         ; 0.000        ; 3.108      ; 5.171      ;
; 1.640 ; current_state.A_space   ; current_state.A_space   ; Clk                     ; Clk         ; 0.000        ; 0.082      ; 1.908      ;
; 2.063 ; current_state.S_checker ; current_state.No_space  ; current_state.S_checker ; Clk         ; -0.500       ; 3.108      ; 5.109      ;
; 2.114 ; current_state.IDLE      ; current_state.A_space   ; current_state.IDLE      ; Clk         ; -0.500       ; 3.109      ; 5.171      ;
; 2.142 ; current_state.S_checker ; current_state.IDLE      ; current_state.S_checker ; Clk         ; -0.500       ; 3.108      ; 5.188      ;
; 2.359 ; Q[4]                    ; current_state.IDLE      ; current_state.No_space  ; Clk         ; 0.000        ; -0.454     ; 2.121      ;
; 2.601 ; Q[3]                    ; current_state.IDLE      ; current_state.No_space  ; Clk         ; 0.000        ; -0.570     ; 2.247      ;
; 2.608 ; Q[2]                    ; current_state.IDLE      ; current_state.No_space  ; Clk         ; 0.000        ; -0.456     ; 2.368      ;
; 2.648 ; Q[4]                    ; current_state.IDLE      ; current_state.IDLE      ; Clk         ; -0.500       ; -0.243     ; 2.121      ;
; 2.680 ; Q[0]                    ; current_state.IDLE      ; current_state.No_space  ; Clk         ; 0.000        ; -0.454     ; 2.442      ;
; 2.800 ; Q[1]                    ; current_state.IDLE      ; current_state.No_space  ; Clk         ; 0.000        ; -0.572     ; 2.444      ;
; 2.890 ; Q[3]                    ; current_state.IDLE      ; current_state.IDLE      ; Clk         ; -0.500       ; -0.359     ; 2.247      ;
; 2.897 ; Q[2]                    ; current_state.IDLE      ; current_state.IDLE      ; Clk         ; -0.500       ; -0.245     ; 2.368      ;
; 2.969 ; Q[0]                    ; current_state.IDLE      ; current_state.IDLE      ; Clk         ; -0.500       ; -0.243     ; 2.442      ;
; 3.036 ; Q[4]                    ; current_state.No_space  ; current_state.No_space  ; Clk         ; 0.000        ; -0.454     ; 2.798      ;
; 3.089 ; Q[1]                    ; current_state.IDLE      ; current_state.IDLE      ; Clk         ; -0.500       ; -0.361     ; 2.444      ;
; 3.264 ; Q[3]                    ; current_state.No_space  ; current_state.No_space  ; Clk         ; 0.000        ; -0.570     ; 2.910      ;
; 3.303 ; Q[2]                    ; current_state.No_space  ; current_state.No_space  ; Clk         ; 0.000        ; -0.456     ; 3.063      ;
; 3.325 ; Q[4]                    ; current_state.No_space  ; current_state.IDLE      ; Clk         ; -0.500       ; -0.243     ; 2.798      ;
; 3.399 ; Q[0]                    ; current_state.No_space  ; current_state.No_space  ; Clk         ; 0.000        ; -0.454     ; 3.161      ;
; 3.512 ; Q[1]                    ; current_state.No_space  ; current_state.No_space  ; Clk         ; 0.000        ; -0.572     ; 3.156      ;
; 3.553 ; Q[3]                    ; current_state.No_space  ; current_state.IDLE      ; Clk         ; -0.500       ; -0.359     ; 2.910      ;
; 3.592 ; Q[2]                    ; current_state.No_space  ; current_state.IDLE      ; Clk         ; -0.500       ; -0.245     ; 3.063      ;
; 3.688 ; Q[0]                    ; current_state.No_space  ; current_state.IDLE      ; Clk         ; -0.500       ; -0.243     ; 3.161      ;
; 3.801 ; Q[1]                    ; current_state.No_space  ; current_state.IDLE      ; Clk         ; -0.500       ; -0.361     ; 3.156      ;
+-------+-------------------------+-------------------------+-------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'current_state.IDLE'                                                                                  ;
+-------+-------------------------+---------+-------------------------+--------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node ; Launch Clock            ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+---------+-------------------------+--------------------+--------------+------------+------------+
; 0.963 ; current_state.S_checker ; Q[1]    ; current_state.S_checker ; current_state.IDLE ; 0.000        ; 3.611      ; 4.816      ;
; 0.982 ; current_state.S_checker ; Q[3]    ; current_state.S_checker ; current_state.IDLE ; 0.000        ; 3.613      ; 4.837      ;
; 1.138 ; Q[0]                    ; Q[0]    ; current_state.IDLE      ; current_state.IDLE ; 0.000        ; 0.060      ; 1.198      ;
; 1.248 ; current_state.S_checker ; Q[4]    ; current_state.S_checker ; current_state.IDLE ; 0.000        ; 3.490      ; 4.980      ;
; 1.268 ; current_state.S_checker ; Q[2]    ; current_state.S_checker ; current_state.IDLE ; 0.000        ; 3.492      ; 5.002      ;
; 1.430 ; current_state.S_checker ; Q[1]    ; current_state.S_checker ; current_state.IDLE ; -0.500       ; 3.611      ; 4.783      ;
; 1.457 ; current_state.S_checker ; Q[3]    ; current_state.S_checker ; current_state.IDLE ; -0.500       ; 3.613      ; 4.812      ;
; 1.699 ; current_state.S_checker ; Q[4]    ; current_state.S_checker ; current_state.IDLE ; -0.500       ; 3.490      ; 4.931      ;
; 1.731 ; current_state.S_checker ; Q[2]    ; current_state.S_checker ; current_state.IDLE ; -0.500       ; 3.492      ; 4.965      ;
; 1.750 ; Q[0]                    ; Q[0]    ; current_state.No_space  ; current_state.IDLE ; -0.500       ; -0.072     ; 1.198      ;
; 2.209 ; Q[4]                    ; Q[4]    ; current_state.IDLE      ; current_state.IDLE ; 0.000        ; 0.060      ; 2.269      ;
; 2.412 ; Q[1]                    ; Q[1]    ; current_state.IDLE      ; current_state.IDLE ; 0.000        ; 0.063      ; 2.475      ;
; 2.513 ; Q[3]                    ; Q[3]    ; current_state.IDLE      ; current_state.IDLE ; 0.000        ; 0.067      ; 2.580      ;
; 2.592 ; Q[0]                    ; Q[1]    ; current_state.IDLE      ; current_state.IDLE ; 0.000        ; 0.181      ; 2.773      ;
; 2.655 ; Q[0]                    ; Q[4]    ; current_state.IDLE      ; current_state.IDLE ; 0.000        ; 0.060      ; 2.715      ;
; 2.672 ; Q[2]                    ; Q[2]    ; current_state.IDLE      ; current_state.IDLE ; 0.000        ; 0.060      ; 2.732      ;
; 2.680 ; Q[0]                    ; Q[3]    ; current_state.IDLE      ; current_state.IDLE ; 0.000        ; 0.183      ; 2.863      ;
; 2.698 ; Q[2]                    ; Q[4]    ; current_state.IDLE      ; current_state.IDLE ; 0.000        ; 0.058      ; 2.756      ;
; 2.719 ; Q[2]                    ; Q[3]    ; current_state.IDLE      ; current_state.IDLE ; 0.000        ; 0.181      ; 2.900      ;
; 2.758 ; Q[1]                    ; Q[4]    ; current_state.IDLE      ; current_state.IDLE ; 0.000        ; -0.058     ; 2.700      ;
; 2.783 ; Q[1]                    ; Q[3]    ; current_state.IDLE      ; current_state.IDLE ; 0.000        ; 0.065      ; 2.848      ;
; 2.802 ; Q[3]                    ; Q[4]    ; current_state.IDLE      ; current_state.IDLE ; 0.000        ; -0.056     ; 2.746      ;
; 2.821 ; Q[4]                    ; Q[4]    ; current_state.No_space  ; current_state.IDLE ; -0.500       ; -0.072     ; 2.269      ;
; 2.853 ; Q[0]                    ; Q[2]    ; current_state.IDLE      ; current_state.IDLE ; 0.000        ; 0.062      ; 2.915      ;
; 2.956 ; Q[1]                    ; Q[2]    ; current_state.IDLE      ; current_state.IDLE ; 0.000        ; -0.056     ; 2.900      ;
; 3.024 ; Q[1]                    ; Q[1]    ; current_state.No_space  ; current_state.IDLE ; -0.500       ; -0.069     ; 2.475      ;
; 3.125 ; Q[3]                    ; Q[3]    ; current_state.No_space  ; current_state.IDLE ; -0.500       ; -0.065     ; 2.580      ;
; 3.204 ; Q[0]                    ; Q[1]    ; current_state.No_space  ; current_state.IDLE ; -0.500       ; 0.049      ; 2.773      ;
; 3.267 ; Q[0]                    ; Q[4]    ; current_state.No_space  ; current_state.IDLE ; -0.500       ; -0.072     ; 2.715      ;
; 3.284 ; Q[2]                    ; Q[2]    ; current_state.No_space  ; current_state.IDLE ; -0.500       ; -0.072     ; 2.732      ;
; 3.292 ; Q[0]                    ; Q[3]    ; current_state.No_space  ; current_state.IDLE ; -0.500       ; 0.051      ; 2.863      ;
; 3.310 ; Q[2]                    ; Q[4]    ; current_state.No_space  ; current_state.IDLE ; -0.500       ; -0.074     ; 2.756      ;
; 3.331 ; Q[2]                    ; Q[3]    ; current_state.No_space  ; current_state.IDLE ; -0.500       ; 0.049      ; 2.900      ;
; 3.370 ; Q[1]                    ; Q[4]    ; current_state.No_space  ; current_state.IDLE ; -0.500       ; -0.190     ; 2.700      ;
; 3.395 ; Q[1]                    ; Q[3]    ; current_state.No_space  ; current_state.IDLE ; -0.500       ; -0.067     ; 2.848      ;
; 3.414 ; Q[3]                    ; Q[4]    ; current_state.No_space  ; current_state.IDLE ; -0.500       ; -0.188     ; 2.746      ;
; 3.465 ; Q[0]                    ; Q[2]    ; current_state.No_space  ; current_state.IDLE ; -0.500       ; -0.070     ; 2.915      ;
; 3.568 ; Q[1]                    ; Q[2]    ; current_state.No_space  ; current_state.IDLE ; -0.500       ; -0.188     ; 2.900      ;
+-------+-------------------------+---------+-------------------------+--------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'current_state.S_checker'                                                                          ;
+-------+-----------------------+--------------+--------------+-------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node      ; Launch Clock ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------+--------------+-------------------------+--------------+------------+------------+
; 2.726 ; current_state.A_space ; Gate2$latch  ; Clk          ; current_state.S_checker ; 0.000        ; -2.084     ; 0.662      ;
; 2.942 ; current_state.A_space ; Wt_led$latch ; Clk          ; current_state.S_checker ; 0.000        ; -2.300     ; 0.662      ;
+-------+-----------------------+--------------+--------------+-------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                     ;
+------------+-----------------+------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name             ; Note                                                          ;
+------------+-----------------+------------------------+---------------------------------------------------------------+
; 243.43 MHz ; 243.43 MHz      ; current_state.IDLE     ;                                                               ;
; 243.43 MHz ; 243.43 MHz      ; current_state.No_space ;                                                               ;
; 519.75 MHz ; 250.0 MHz       ; Clk                    ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary               ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; current_state.IDLE      ; -3.900 ; -17.121       ;
; current_state.No_space  ; -3.469 ; -15.363       ;
; Clk                     ; -3.127 ; -8.032        ;
; current_state.S_checker ; -2.773 ; -5.371        ;
+-------------------------+--------+---------------+


+-------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary               ;
+-------------------------+-------+---------------+
; Clock                   ; Slack ; End Point TNS ;
+-------------------------+-------+---------------+
; current_state.No_space  ; 0.164 ; 0.000         ;
; Clk                     ; 0.579 ; 0.000         ;
; current_state.IDLE      ; 0.864 ; 0.000         ;
; current_state.S_checker ; 2.479 ; 0.000         ;
+-------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; Clk                     ; -3.000 ; -8.140        ;
; current_state.IDLE      ; 0.380  ; 0.000         ;
; current_state.No_space  ; 0.387  ; 0.000         ;
; current_state.S_checker ; 0.424  ; 0.000         ;
+-------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'current_state.IDLE'                                                                                   ;
+--------+-------------------------+---------+-------------------------+--------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node ; Launch Clock            ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+---------+-------------------------+--------------------+--------------+------------+------------+
; -3.900 ; Q[1]                    ; Q[2]    ; current_state.No_space  ; current_state.IDLE ; 0.500        ; -0.454     ; 3.174      ;
; -3.895 ; Q[2]                    ; Q[3]    ; current_state.No_space  ; current_state.IDLE ; 0.500        ; -0.241     ; 3.223      ;
; -3.837 ; Q[0]                    ; Q[3]    ; current_state.No_space  ; current_state.IDLE ; 0.500        ; -0.240     ; 3.166      ;
; -3.834 ; Q[1]                    ; Q[3]    ; current_state.No_space  ; current_state.IDLE ; 0.500        ; -0.350     ; 3.053      ;
; -3.732 ; Q[3]                    ; Q[4]    ; current_state.No_space  ; current_state.IDLE ; 0.500        ; -0.457     ; 2.989      ;
; -3.722 ; Q[1]                    ; Q[4]    ; current_state.No_space  ; current_state.IDLE ; 0.500        ; -0.456     ; 2.980      ;
; -3.719 ; Q[0]                    ; Q[2]    ; current_state.No_space  ; current_state.IDLE ; 0.500        ; -0.344     ; 3.103      ;
; -3.701 ; Q[0]                    ; Q[1]    ; current_state.No_space  ; current_state.IDLE ; 0.500        ; -0.239     ; 3.038      ;
; -3.547 ; Q[2]                    ; Q[4]    ; current_state.No_space  ; current_state.IDLE ; 0.500        ; -0.347     ; 2.914      ;
; -3.541 ; Q[0]                    ; Q[4]    ; current_state.No_space  ; current_state.IDLE ; 0.500        ; -0.346     ; 2.909      ;
; -3.469 ; Q[3]                    ; Q[3]    ; current_state.No_space  ; current_state.IDLE ; 0.500        ; -0.351     ; 2.687      ;
; -3.369 ; Q[2]                    ; Q[2]    ; current_state.No_space  ; current_state.IDLE ; 0.500        ; -0.345     ; 2.752      ;
; -3.323 ; Q[1]                    ; Q[1]    ; current_state.No_space  ; current_state.IDLE ; 0.500        ; -0.349     ; 2.550      ;
; -3.108 ; Q[1]                    ; Q[2]    ; current_state.IDLE      ; current_state.IDLE ; 1.000        ; -0.162     ; 3.174      ;
; -3.103 ; Q[2]                    ; Q[3]    ; current_state.IDLE      ; current_state.IDLE ; 1.000        ; 0.051      ; 3.223      ;
; -3.045 ; Q[0]                    ; Q[3]    ; current_state.IDLE      ; current_state.IDLE ; 1.000        ; 0.052      ; 3.166      ;
; -3.042 ; Q[1]                    ; Q[3]    ; current_state.IDLE      ; current_state.IDLE ; 1.000        ; -0.058     ; 3.053      ;
; -2.966 ; Q[4]                    ; Q[4]    ; current_state.No_space  ; current_state.IDLE ; 0.500        ; -0.346     ; 2.334      ;
; -2.940 ; Q[3]                    ; Q[4]    ; current_state.IDLE      ; current_state.IDLE ; 1.000        ; -0.165     ; 2.989      ;
; -2.930 ; Q[1]                    ; Q[4]    ; current_state.IDLE      ; current_state.IDLE ; 1.000        ; -0.164     ; 2.980      ;
; -2.927 ; Q[0]                    ; Q[2]    ; current_state.IDLE      ; current_state.IDLE ; 1.000        ; -0.052     ; 3.103      ;
; -2.909 ; Q[0]                    ; Q[1]    ; current_state.IDLE      ; current_state.IDLE ; 1.000        ; 0.053      ; 3.038      ;
; -2.755 ; Q[2]                    ; Q[4]    ; current_state.IDLE      ; current_state.IDLE ; 1.000        ; -0.055     ; 2.914      ;
; -2.749 ; Q[0]                    ; Q[4]    ; current_state.IDLE      ; current_state.IDLE ; 1.000        ; -0.054     ; 2.909      ;
; -2.677 ; Q[3]                    ; Q[3]    ; current_state.IDLE      ; current_state.IDLE ; 1.000        ; -0.059     ; 2.687      ;
; -2.577 ; Q[2]                    ; Q[2]    ; current_state.IDLE      ; current_state.IDLE ; 1.000        ; -0.053     ; 2.752      ;
; -2.531 ; Q[1]                    ; Q[1]    ; current_state.IDLE      ; current_state.IDLE ; 1.000        ; -0.057     ; 2.550      ;
; -2.371 ; current_state.S_checker ; Q[2]    ; current_state.S_checker ; current_state.IDLE ; 0.500        ; 3.014      ; 5.336      ;
; -2.305 ; current_state.S_checker ; Q[3]    ; current_state.S_checker ; current_state.IDLE ; 0.500        ; 3.118      ; 5.215      ;
; -2.193 ; current_state.S_checker ; Q[4]    ; current_state.S_checker ; current_state.IDLE ; 0.500        ; 3.012      ; 5.142      ;
; -2.174 ; Q[4]                    ; Q[4]    ; current_state.IDLE      ; current_state.IDLE ; 1.000        ; -0.054     ; 2.334      ;
; -1.956 ; current_state.S_checker ; Q[3]    ; current_state.S_checker ; current_state.IDLE ; 1.000        ; 3.118      ; 5.366      ;
; -1.893 ; Q[0]                    ; Q[0]    ; current_state.No_space  ; current_state.IDLE ; 0.500        ; -0.345     ; 1.278      ;
; -1.817 ; current_state.S_checker ; Q[1]    ; current_state.S_checker ; current_state.IDLE ; 0.500        ; 3.119      ; 4.735      ;
; -1.648 ; current_state.S_checker ; Q[2]    ; current_state.S_checker ; current_state.IDLE ; 1.000        ; 3.014      ; 5.113      ;
; -1.608 ; current_state.S_checker ; Q[4]    ; current_state.S_checker ; current_state.IDLE ; 1.000        ; 3.012      ; 5.057      ;
; -1.284 ; current_state.S_checker ; Q[1]    ; current_state.S_checker ; current_state.IDLE ; 1.000        ; 3.119      ; 4.702      ;
; -1.101 ; Q[0]                    ; Q[0]    ; current_state.IDLE      ; current_state.IDLE ; 1.000        ; -0.053     ; 1.278      ;
+--------+-------------------------+---------+-------------------------+--------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'current_state.No_space'                                                                                       ;
+--------+-------------------------+-------------+-------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node     ; Launch Clock            ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------+-------------------------+------------------------+--------------+------------+------------+
; -3.469 ; Q[1]                    ; Q[2]        ; current_state.IDLE      ; current_state.No_space ; 0.500        ; -0.023     ; 3.174      ;
; -3.464 ; Q[2]                    ; Q[3]        ; current_state.IDLE      ; current_state.No_space ; 0.500        ; 0.190      ; 3.223      ;
; -3.406 ; Q[0]                    ; Q[3]        ; current_state.IDLE      ; current_state.No_space ; 0.500        ; 0.191      ; 3.166      ;
; -3.403 ; Q[1]                    ; Q[3]        ; current_state.IDLE      ; current_state.No_space ; 0.500        ; 0.081      ; 3.053      ;
; -3.301 ; Q[3]                    ; Q[4]        ; current_state.IDLE      ; current_state.No_space ; 0.500        ; -0.026     ; 2.989      ;
; -3.291 ; Q[1]                    ; Q[4]        ; current_state.IDLE      ; current_state.No_space ; 0.500        ; -0.025     ; 2.980      ;
; -3.288 ; Q[0]                    ; Q[2]        ; current_state.IDLE      ; current_state.No_space ; 0.500        ; 0.087      ; 3.103      ;
; -3.270 ; Q[0]                    ; Q[1]        ; current_state.IDLE      ; current_state.No_space ; 0.500        ; 0.192      ; 3.038      ;
; -3.116 ; Q[2]                    ; Q[4]        ; current_state.IDLE      ; current_state.No_space ; 0.500        ; 0.084      ; 2.914      ;
; -3.110 ; Q[0]                    ; Q[4]        ; current_state.IDLE      ; current_state.No_space ; 0.500        ; 0.085      ; 2.909      ;
; -3.108 ; Q[1]                    ; Q[2]        ; current_state.No_space  ; current_state.No_space ; 1.000        ; -0.162     ; 3.174      ;
; -3.103 ; Q[2]                    ; Q[3]        ; current_state.No_space  ; current_state.No_space ; 1.000        ; 0.051      ; 3.223      ;
; -3.045 ; Q[0]                    ; Q[3]        ; current_state.No_space  ; current_state.No_space ; 1.000        ; 0.052      ; 3.166      ;
; -3.042 ; Q[1]                    ; Q[3]        ; current_state.No_space  ; current_state.No_space ; 1.000        ; -0.058     ; 3.053      ;
; -3.038 ; Q[3]                    ; Q[3]        ; current_state.IDLE      ; current_state.No_space ; 0.500        ; 0.080      ; 2.687      ;
; -2.940 ; Q[3]                    ; Q[4]        ; current_state.No_space  ; current_state.No_space ; 1.000        ; -0.165     ; 2.989      ;
; -2.938 ; Q[2]                    ; Q[2]        ; current_state.IDLE      ; current_state.No_space ; 0.500        ; 0.086      ; 2.752      ;
; -2.930 ; Q[1]                    ; Q[4]        ; current_state.No_space  ; current_state.No_space ; 1.000        ; -0.164     ; 2.980      ;
; -2.927 ; Q[0]                    ; Q[2]        ; current_state.No_space  ; current_state.No_space ; 1.000        ; -0.052     ; 3.103      ;
; -2.909 ; Q[0]                    ; Q[1]        ; current_state.No_space  ; current_state.No_space ; 1.000        ; 0.053      ; 3.038      ;
; -2.892 ; Q[1]                    ; Q[1]        ; current_state.IDLE      ; current_state.No_space ; 0.500        ; 0.082      ; 2.550      ;
; -2.755 ; Q[2]                    ; Q[4]        ; current_state.No_space  ; current_state.No_space ; 1.000        ; -0.055     ; 2.914      ;
; -2.749 ; Q[0]                    ; Q[4]        ; current_state.No_space  ; current_state.No_space ; 1.000        ; -0.054     ; 2.909      ;
; -2.677 ; Q[3]                    ; Q[3]        ; current_state.No_space  ; current_state.No_space ; 1.000        ; -0.059     ; 2.687      ;
; -2.577 ; Q[2]                    ; Q[2]        ; current_state.No_space  ; current_state.No_space ; 1.000        ; -0.053     ; 2.752      ;
; -2.535 ; Q[4]                    ; Q[4]        ; current_state.IDLE      ; current_state.No_space ; 0.500        ; 0.085      ; 2.334      ;
; -2.531 ; Q[1]                    ; Q[1]        ; current_state.No_space  ; current_state.No_space ; 1.000        ; -0.057     ; 2.550      ;
; -2.245 ; current_state.S_checker ; Q[3]        ; current_state.S_checker ; current_state.No_space ; 0.500        ; 3.329      ; 5.366      ;
; -2.174 ; Q[4]                    ; Q[4]        ; current_state.No_space  ; current_state.No_space ; 1.000        ; -0.054     ; 2.334      ;
; -1.937 ; current_state.S_checker ; Q[2]        ; current_state.S_checker ; current_state.No_space ; 0.500        ; 3.225      ; 5.113      ;
; -1.897 ; current_state.S_checker ; Q[4]        ; current_state.S_checker ; current_state.No_space ; 0.500        ; 3.223      ; 5.057      ;
; -1.660 ; current_state.S_checker ; Q[2]        ; current_state.S_checker ; current_state.No_space ; 1.000        ; 3.225      ; 5.336      ;
; -1.594 ; current_state.S_checker ; Q[3]        ; current_state.S_checker ; current_state.No_space ; 1.000        ; 3.329      ; 5.215      ;
; -1.573 ; current_state.S_checker ; Q[1]        ; current_state.S_checker ; current_state.No_space ; 0.500        ; 3.330      ; 4.702      ;
; -1.482 ; current_state.S_checker ; Q[4]        ; current_state.S_checker ; current_state.No_space ; 1.000        ; 3.223      ; 5.142      ;
; -1.462 ; Q[0]                    ; Q[0]        ; current_state.IDLE      ; current_state.No_space ; 0.500        ; 0.086      ; 1.278      ;
; -1.106 ; current_state.S_checker ; Q[1]        ; current_state.S_checker ; current_state.No_space ; 1.000        ; 3.330      ; 4.735      ;
; -1.101 ; Q[0]                    ; Q[0]        ; current_state.No_space  ; current_state.No_space ; 1.000        ; -0.053     ; 1.278      ;
; -0.397 ; current_state.A_space   ; Gate2$latch ; Clk                     ; current_state.No_space ; 1.000        ; 0.189      ; 0.658      ;
+--------+-------------------------+-------------+-------------------------+------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Clk'                                                                                                           ;
+--------+-------------------------+-------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+-------------------------+-------------+--------------+------------+------------+
; -3.127 ; Q[1]                    ; current_state.No_space  ; current_state.IDLE      ; Clk         ; 0.500        ; -0.525     ; 3.091      ;
; -3.016 ; Q[0]                    ; current_state.No_space  ; current_state.IDLE      ; Clk         ; 0.500        ; -0.415     ; 3.090      ;
; -2.949 ; Q[2]                    ; current_state.No_space  ; current_state.IDLE      ; Clk         ; 0.500        ; -0.416     ; 3.022      ;
; -2.945 ; Q[3]                    ; current_state.No_space  ; current_state.IDLE      ; Clk         ; 0.500        ; -0.526     ; 2.908      ;
; -2.847 ; Q[1]                    ; current_state.No_space  ; current_state.No_space  ; Clk         ; 1.000        ; -0.745     ; 3.091      ;
; -2.736 ; Q[0]                    ; current_state.No_space  ; current_state.No_space  ; Clk         ; 1.000        ; -0.635     ; 3.090      ;
; -2.701 ; Q[4]                    ; current_state.No_space  ; current_state.IDLE      ; Clk         ; 0.500        ; -0.415     ; 2.775      ;
; -2.669 ; Q[2]                    ; current_state.No_space  ; current_state.No_space  ; Clk         ; 1.000        ; -0.636     ; 3.022      ;
; -2.665 ; Q[3]                    ; current_state.No_space  ; current_state.No_space  ; Clk         ; 1.000        ; -0.746     ; 2.908      ;
; -2.507 ; Q[1]                    ; current_state.IDLE      ; current_state.IDLE      ; Clk         ; 0.500        ; -0.525     ; 2.471      ;
; -2.421 ; Q[4]                    ; current_state.No_space  ; current_state.No_space  ; Clk         ; 1.000        ; -0.635     ; 2.775      ;
; -2.412 ; Q[0]                    ; current_state.IDLE      ; current_state.IDLE      ; Clk         ; 0.500        ; -0.415     ; 2.486      ;
; -2.320 ; Q[2]                    ; current_state.IDLE      ; current_state.IDLE      ; Clk         ; 0.500        ; -0.416     ; 2.393      ;
; -2.284 ; Q[3]                    ; current_state.IDLE      ; current_state.IDLE      ; Clk         ; 0.500        ; -0.526     ; 2.247      ;
; -2.227 ; Q[1]                    ; current_state.IDLE      ; current_state.No_space  ; Clk         ; 1.000        ; -0.745     ; 2.471      ;
; -2.132 ; Q[0]                    ; current_state.IDLE      ; current_state.No_space  ; Clk         ; 1.000        ; -0.635     ; 2.486      ;
; -2.068 ; Q[4]                    ; current_state.IDLE      ; current_state.IDLE      ; Clk         ; 0.500        ; -0.415     ; 2.142      ;
; -2.040 ; Q[2]                    ; current_state.IDLE      ; current_state.No_space  ; Clk         ; 1.000        ; -0.636     ; 2.393      ;
; -2.004 ; Q[3]                    ; current_state.IDLE      ; current_state.No_space  ; Clk         ; 1.000        ; -0.746     ; 2.247      ;
; -1.788 ; Q[4]                    ; current_state.IDLE      ; current_state.No_space  ; Clk         ; 1.000        ; -0.635     ; 2.142      ;
; -1.455 ; current_state.S_checker ; current_state.IDLE      ; current_state.S_checker ; Clk         ; 0.500        ; 2.723      ; 4.890      ;
; -1.409 ; current_state.IDLE      ; current_state.A_space   ; current_state.IDLE      ; Clk         ; 0.500        ; 2.724      ; 4.835      ;
; -1.377 ; current_state.S_checker ; current_state.No_space  ; current_state.S_checker ; Clk         ; 0.500        ; 2.723      ; 4.812      ;
; -1.108 ; current_state.IDLE      ; current_state.IDLE      ; current_state.IDLE      ; Clk         ; 0.500        ; 2.723      ; 4.533      ;
; -1.079 ; current_state.S_checker ; current_state.IDLE      ; current_state.S_checker ; Clk         ; 1.000        ; 2.723      ; 5.014      ;
; -1.034 ; current_state.S_checker ; current_state.No_space  ; current_state.S_checker ; Clk         ; 1.000        ; 2.723      ; 4.969      ;
; -0.989 ; current_state.IDLE      ; current_state.S_checker ; current_state.IDLE      ; Clk         ; 0.500        ; 2.724      ; 4.415      ;
; -0.967 ; current_state.No_space  ; current_state.A_space   ; current_state.No_space  ; Clk         ; 0.500        ; 2.724      ; 4.393      ;
; -0.966 ; current_state.IDLE      ; current_state.A_space   ; current_state.IDLE      ; Clk         ; 1.000        ; 2.724      ; 4.892      ;
; -0.924 ; current_state.A_space   ; current_state.A_space   ; Clk                     ; Clk         ; 1.000        ; -0.073     ; 1.850      ;
; -0.793 ; current_state.No_space  ; current_state.No_space  ; current_state.No_space  ; Clk         ; 0.500        ; 2.723      ; 4.218      ;
; -0.650 ; current_state.No_space  ; current_state.A_space   ; current_state.No_space  ; Clk         ; 1.000        ; 2.724      ; 4.576      ;
; -0.513 ; current_state.IDLE      ; current_state.S_checker ; current_state.IDLE      ; Clk         ; 1.000        ; 2.724      ; 4.439      ;
; -0.507 ; current_state.No_space  ; current_state.No_space  ; current_state.No_space  ; Clk         ; 1.000        ; 2.723      ; 4.432      ;
; -0.481 ; current_state.IDLE      ; current_state.IDLE      ; current_state.IDLE      ; Clk         ; 1.000        ; 2.723      ; 4.406      ;
; 0.037  ; current_state.A_space   ; current_state.IDLE      ; Clk                     ; Clk         ; 1.000        ; -0.074     ; 0.888      ;
+--------+-------------------------+-------------------------+-------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'current_state.S_checker'                                                                           ;
+--------+-----------------------+--------------+--------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node      ; Launch Clock ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------+--------------+-------------------------+--------------+------------+------------+
; -2.773 ; current_state.A_space ; Wt_led$latch ; Clk          ; current_state.S_checker ; 1.000        ; -2.227     ; 0.658      ;
; -2.598 ; current_state.A_space ; Gate2$latch  ; Clk          ; current_state.S_checker ; 1.000        ; -2.022     ; 0.658      ;
+--------+-----------------------+--------------+--------------+-------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'current_state.No_space'                                                                                       ;
+-------+-------------------------+-------------+-------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node     ; Launch Clock            ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------+-------------------------+------------------------+--------------+------------+------------+
; 0.164 ; current_state.A_space   ; Gate2$latch ; Clk                     ; current_state.No_space ; 0.000        ; 0.415      ; 0.609      ;
; 0.686 ; current_state.S_checker ; Q[1]        ; current_state.S_checker ; current_state.No_space ; 0.000        ; 3.468      ; 4.377      ;
; 0.709 ; current_state.S_checker ; Q[3]        ; current_state.S_checker ; current_state.No_space ; 0.000        ; 3.469      ; 4.401      ;
; 0.929 ; current_state.S_checker ; Q[4]        ; current_state.S_checker ; current_state.No_space ; 0.000        ; 3.358      ; 4.510      ;
; 0.966 ; current_state.S_checker ; Q[2]        ; current_state.S_checker ; current_state.No_space ; 0.000        ; 3.359      ; 4.548      ;
; 1.037 ; Q[0]                    ; Q[0]        ; current_state.No_space  ; current_state.No_space ; 0.000        ; 0.053      ; 1.090      ;
; 1.144 ; current_state.S_checker ; Q[1]        ; current_state.S_checker ; current_state.No_space ; -0.500       ; 3.468      ; 4.335      ;
; 1.155 ; current_state.S_checker ; Q[3]        ; current_state.S_checker ; current_state.No_space ; -0.500       ; 3.469      ; 4.347      ;
; 1.225 ; Q[0]                    ; Q[0]        ; current_state.IDLE      ; current_state.No_space ; -0.500       ; 0.345      ; 1.090      ;
; 1.400 ; current_state.S_checker ; Q[4]        ; current_state.S_checker ; current_state.No_space ; -0.500       ; 3.358      ; 4.481      ;
; 1.423 ; current_state.S_checker ; Q[2]        ; current_state.S_checker ; current_state.No_space ; -0.500       ; 3.359      ; 4.505      ;
; 1.993 ; Q[4]                    ; Q[4]        ; current_state.No_space  ; current_state.No_space ; 0.000        ; 0.054      ; 2.047      ;
; 2.163 ; Q[1]                    ; Q[1]        ; current_state.No_space  ; current_state.No_space ; 0.000        ; 0.057      ; 2.220      ;
; 2.181 ; Q[4]                    ; Q[4]        ; current_state.IDLE      ; current_state.No_space ; -0.500       ; 0.346      ; 2.047      ;
; 2.239 ; Q[3]                    ; Q[3]        ; current_state.No_space  ; current_state.No_space ; 0.000        ; 0.059      ; 2.298      ;
; 2.331 ; Q[0]                    ; Q[1]        ; current_state.No_space  ; current_state.No_space ; 0.000        ; 0.163      ; 2.494      ;
; 2.351 ; Q[1]                    ; Q[1]        ; current_state.IDLE      ; current_state.No_space ; -0.500       ; 0.349      ; 2.220      ;
; 2.382 ; Q[0]                    ; Q[4]        ; current_state.No_space  ; current_state.No_space ; 0.000        ; 0.053      ; 2.435      ;
; 2.394 ; Q[2]                    ; Q[2]        ; current_state.No_space  ; current_state.No_space ; 0.000        ; 0.053      ; 2.447      ;
; 2.397 ; Q[0]                    ; Q[3]        ; current_state.No_space  ; current_state.No_space ; 0.000        ; 0.164      ; 2.561      ;
; 2.418 ; Q[2]                    ; Q[3]        ; current_state.No_space  ; current_state.No_space ; 0.000        ; 0.163      ; 2.581      ;
; 2.427 ; Q[3]                    ; Q[3]        ; current_state.IDLE      ; current_state.No_space ; -0.500       ; 0.351      ; 2.298      ;
; 2.440 ; Q[2]                    ; Q[4]        ; current_state.No_space  ; current_state.No_space ; 0.000        ; 0.052      ; 2.492      ;
; 2.477 ; Q[1]                    ; Q[4]        ; current_state.No_space  ; current_state.No_space ; 0.000        ; -0.053     ; 2.424      ;
; 2.486 ; Q[1]                    ; Q[3]        ; current_state.No_space  ; current_state.No_space ; 0.000        ; 0.058      ; 2.544      ;
; 2.519 ; Q[0]                    ; Q[1]        ; current_state.IDLE      ; current_state.No_space ; -0.500       ; 0.455      ; 2.494      ;
; 2.535 ; Q[3]                    ; Q[4]        ; current_state.No_space  ; current_state.No_space ; 0.000        ; -0.052     ; 2.483      ;
; 2.567 ; Q[0]                    ; Q[2]        ; current_state.No_space  ; current_state.No_space ; 0.000        ; 0.054      ; 2.621      ;
; 2.570 ; Q[0]                    ; Q[4]        ; current_state.IDLE      ; current_state.No_space ; -0.500       ; 0.345      ; 2.435      ;
; 2.582 ; Q[2]                    ; Q[2]        ; current_state.IDLE      ; current_state.No_space ; -0.500       ; 0.345      ; 2.447      ;
; 2.585 ; Q[0]                    ; Q[3]        ; current_state.IDLE      ; current_state.No_space ; -0.500       ; 0.456      ; 2.561      ;
; 2.606 ; Q[2]                    ; Q[3]        ; current_state.IDLE      ; current_state.No_space ; -0.500       ; 0.455      ; 2.581      ;
; 2.628 ; Q[2]                    ; Q[4]        ; current_state.IDLE      ; current_state.No_space ; -0.500       ; 0.344      ; 2.492      ;
; 2.662 ; Q[1]                    ; Q[2]        ; current_state.No_space  ; current_state.No_space ; 0.000        ; -0.052     ; 2.610      ;
; 2.665 ; Q[1]                    ; Q[4]        ; current_state.IDLE      ; current_state.No_space ; -0.500       ; 0.239      ; 2.424      ;
; 2.674 ; Q[1]                    ; Q[3]        ; current_state.IDLE      ; current_state.No_space ; -0.500       ; 0.350      ; 2.544      ;
; 2.723 ; Q[3]                    ; Q[4]        ; current_state.IDLE      ; current_state.No_space ; -0.500       ; 0.240      ; 2.483      ;
; 2.755 ; Q[0]                    ; Q[2]        ; current_state.IDLE      ; current_state.No_space ; -0.500       ; 0.346      ; 2.621      ;
; 2.850 ; Q[1]                    ; Q[2]        ; current_state.IDLE      ; current_state.No_space ; -0.500       ; 0.240      ; 2.610      ;
+-------+-------------------------+-------------+-------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Clk'                                                                                                           ;
+-------+-------------------------+-------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+-------------------------+-------------+--------------+------------+------------+
; 0.579 ; current_state.A_space   ; current_state.IDLE      ; Clk                     ; Clk         ; 0.000        ; 0.072      ; 0.822      ;
; 0.904 ; current_state.IDLE      ; current_state.IDLE      ; current_state.IDLE      ; Clk         ; 0.000        ; 2.824      ; 4.142      ;
; 1.010 ; current_state.IDLE      ; current_state.S_checker ; current_state.IDLE      ; Clk         ; 0.000        ; 2.825      ; 4.249      ;
; 1.024 ; current_state.No_space  ; current_state.No_space  ; current_state.No_space  ; Clk         ; 0.000        ; 2.824      ; 4.262      ;
; 1.093 ; current_state.No_space  ; current_state.A_space   ; current_state.No_space  ; Clk         ; 0.000        ; 2.825      ; 4.332      ;
; 1.320 ; current_state.No_space  ; current_state.No_space  ; current_state.No_space  ; Clk         ; -0.500       ; 2.824      ; 4.058      ;
; 1.407 ; current_state.No_space  ; current_state.A_space   ; current_state.No_space  ; Clk         ; -0.500       ; 2.825      ; 4.146      ;
; 1.446 ; current_state.IDLE      ; current_state.A_space   ; current_state.IDLE      ; Clk         ; 0.000        ; 2.825      ; 4.685      ;
; 1.492 ; current_state.IDLE      ; current_state.S_checker ; current_state.IDLE      ; Clk         ; -0.500       ; 2.825      ; 4.231      ;
; 1.494 ; current_state.A_space   ; current_state.A_space   ; Clk                     ; Clk         ; 0.000        ; 0.073      ; 1.738      ;
; 1.521 ; current_state.S_checker ; current_state.No_space  ; current_state.S_checker ; Clk         ; 0.000        ; 2.824      ; 4.749      ;
; 1.533 ; current_state.IDLE      ; current_state.IDLE      ; current_state.IDLE      ; Clk         ; -0.500       ; 2.824      ; 4.271      ;
; 1.569 ; current_state.S_checker ; current_state.IDLE      ; current_state.S_checker ; Clk         ; 0.000        ; 2.824      ; 4.797      ;
; 1.874 ; current_state.S_checker ; current_state.No_space  ; current_state.S_checker ; Clk         ; -0.500       ; 2.824      ; 4.602      ;
; 1.897 ; current_state.IDLE      ; current_state.A_space   ; current_state.IDLE      ; Clk         ; -0.500       ; 2.825      ; 4.636      ;
; 1.959 ; current_state.S_checker ; current_state.IDLE      ; current_state.S_checker ; Clk         ; -0.500       ; 2.824      ; 4.687      ;
; 2.117 ; Q[4]                    ; current_state.IDLE      ; current_state.No_space  ; Clk         ; 0.000        ; -0.399     ; 1.919      ;
; 2.338 ; Q[3]                    ; current_state.IDLE      ; current_state.No_space  ; Clk         ; 0.000        ; -0.505     ; 2.034      ;
; 2.342 ; Q[2]                    ; current_state.IDLE      ; current_state.No_space  ; Clk         ; 0.000        ; -0.401     ; 2.142      ;
; 2.406 ; Q[4]                    ; current_state.IDLE      ; current_state.IDLE      ; Clk         ; -0.500       ; -0.188     ; 1.919      ;
; 2.407 ; Q[0]                    ; current_state.IDLE      ; current_state.No_space  ; Clk         ; 0.000        ; -0.400     ; 2.208      ;
; 2.514 ; Q[1]                    ; current_state.IDLE      ; current_state.No_space  ; Clk         ; 0.000        ; -0.506     ; 2.209      ;
; 2.627 ; Q[3]                    ; current_state.IDLE      ; current_state.IDLE      ; Clk         ; -0.500       ; -0.294     ; 2.034      ;
; 2.631 ; Q[2]                    ; current_state.IDLE      ; current_state.IDLE      ; Clk         ; -0.500       ; -0.190     ; 2.142      ;
; 2.696 ; Q[0]                    ; current_state.IDLE      ; current_state.IDLE      ; Clk         ; -0.500       ; -0.189     ; 2.208      ;
; 2.705 ; Q[4]                    ; current_state.No_space  ; current_state.No_space  ; Clk         ; 0.000        ; -0.399     ; 2.507      ;
; 2.803 ; Q[1]                    ; current_state.IDLE      ; current_state.IDLE      ; Clk         ; -0.500       ; -0.295     ; 2.209      ;
; 2.913 ; Q[3]                    ; current_state.No_space  ; current_state.No_space  ; Clk         ; 0.000        ; -0.505     ; 2.609      ;
; 2.950 ; Q[2]                    ; current_state.No_space  ; current_state.No_space  ; Clk         ; 0.000        ; -0.401     ; 2.750      ;
; 2.994 ; Q[4]                    ; current_state.No_space  ; current_state.IDLE      ; Clk         ; -0.500       ; -0.188     ; 2.507      ;
; 3.038 ; Q[0]                    ; current_state.No_space  ; current_state.No_space  ; Clk         ; 0.000        ; -0.400     ; 2.839      ;
; 3.129 ; Q[1]                    ; current_state.No_space  ; current_state.No_space  ; Clk         ; 0.000        ; -0.506     ; 2.824      ;
; 3.202 ; Q[3]                    ; current_state.No_space  ; current_state.IDLE      ; Clk         ; -0.500       ; -0.294     ; 2.609      ;
; 3.239 ; Q[2]                    ; current_state.No_space  ; current_state.IDLE      ; Clk         ; -0.500       ; -0.190     ; 2.750      ;
; 3.327 ; Q[0]                    ; current_state.No_space  ; current_state.IDLE      ; Clk         ; -0.500       ; -0.189     ; 2.839      ;
; 3.418 ; Q[1]                    ; current_state.No_space  ; current_state.IDLE      ; Clk         ; -0.500       ; -0.295     ; 2.824      ;
+-------+-------------------------+-------------------------+-------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'current_state.IDLE'                                                                                   ;
+-------+-------------------------+---------+-------------------------+--------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node ; Launch Clock            ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+---------+-------------------------+--------------------+--------------+------------+------------+
; 0.864 ; current_state.S_checker ; Q[1]    ; current_state.S_checker ; current_state.IDLE ; 0.000        ; 3.248      ; 4.335      ;
; 0.875 ; current_state.S_checker ; Q[3]    ; current_state.S_checker ; current_state.IDLE ; 0.000        ; 3.249      ; 4.347      ;
; 1.037 ; Q[0]                    ; Q[0]    ; current_state.IDLE      ; current_state.IDLE ; 0.000        ; 0.053      ; 1.090      ;
; 1.120 ; current_state.S_checker ; Q[4]    ; current_state.S_checker ; current_state.IDLE ; 0.000        ; 3.138      ; 4.481      ;
; 1.143 ; current_state.S_checker ; Q[2]    ; current_state.S_checker ; current_state.IDLE ; 0.000        ; 3.139      ; 4.505      ;
; 1.406 ; current_state.S_checker ; Q[1]    ; current_state.S_checker ; current_state.IDLE ; -0.500       ; 3.248      ; 4.377      ;
; 1.429 ; current_state.S_checker ; Q[3]    ; current_state.S_checker ; current_state.IDLE ; -0.500       ; 3.249      ; 4.401      ;
; 1.649 ; current_state.S_checker ; Q[4]    ; current_state.S_checker ; current_state.IDLE ; -0.500       ; 3.138      ; 4.510      ;
; 1.656 ; Q[0]                    ; Q[0]    ; current_state.No_space  ; current_state.IDLE ; -0.500       ; -0.086     ; 1.090      ;
; 1.686 ; current_state.S_checker ; Q[2]    ; current_state.S_checker ; current_state.IDLE ; -0.500       ; 3.139      ; 4.548      ;
; 1.993 ; Q[4]                    ; Q[4]    ; current_state.IDLE      ; current_state.IDLE ; 0.000        ; 0.054      ; 2.047      ;
; 2.163 ; Q[1]                    ; Q[1]    ; current_state.IDLE      ; current_state.IDLE ; 0.000        ; 0.057      ; 2.220      ;
; 2.239 ; Q[3]                    ; Q[3]    ; current_state.IDLE      ; current_state.IDLE ; 0.000        ; 0.059      ; 2.298      ;
; 2.331 ; Q[0]                    ; Q[1]    ; current_state.IDLE      ; current_state.IDLE ; 0.000        ; 0.163      ; 2.494      ;
; 2.382 ; Q[0]                    ; Q[4]    ; current_state.IDLE      ; current_state.IDLE ; 0.000        ; 0.053      ; 2.435      ;
; 2.394 ; Q[2]                    ; Q[2]    ; current_state.IDLE      ; current_state.IDLE ; 0.000        ; 0.053      ; 2.447      ;
; 2.397 ; Q[0]                    ; Q[3]    ; current_state.IDLE      ; current_state.IDLE ; 0.000        ; 0.164      ; 2.561      ;
; 2.418 ; Q[2]                    ; Q[3]    ; current_state.IDLE      ; current_state.IDLE ; 0.000        ; 0.163      ; 2.581      ;
; 2.440 ; Q[2]                    ; Q[4]    ; current_state.IDLE      ; current_state.IDLE ; 0.000        ; 0.052      ; 2.492      ;
; 2.477 ; Q[1]                    ; Q[4]    ; current_state.IDLE      ; current_state.IDLE ; 0.000        ; -0.053     ; 2.424      ;
; 2.486 ; Q[1]                    ; Q[3]    ; current_state.IDLE      ; current_state.IDLE ; 0.000        ; 0.058      ; 2.544      ;
; 2.535 ; Q[3]                    ; Q[4]    ; current_state.IDLE      ; current_state.IDLE ; 0.000        ; -0.052     ; 2.483      ;
; 2.567 ; Q[0]                    ; Q[2]    ; current_state.IDLE      ; current_state.IDLE ; 0.000        ; 0.054      ; 2.621      ;
; 2.612 ; Q[4]                    ; Q[4]    ; current_state.No_space  ; current_state.IDLE ; -0.500       ; -0.085     ; 2.047      ;
; 2.662 ; Q[1]                    ; Q[2]    ; current_state.IDLE      ; current_state.IDLE ; 0.000        ; -0.052     ; 2.610      ;
; 2.782 ; Q[1]                    ; Q[1]    ; current_state.No_space  ; current_state.IDLE ; -0.500       ; -0.082     ; 2.220      ;
; 2.858 ; Q[3]                    ; Q[3]    ; current_state.No_space  ; current_state.IDLE ; -0.500       ; -0.080     ; 2.298      ;
; 2.950 ; Q[0]                    ; Q[1]    ; current_state.No_space  ; current_state.IDLE ; -0.500       ; 0.024      ; 2.494      ;
; 3.001 ; Q[0]                    ; Q[4]    ; current_state.No_space  ; current_state.IDLE ; -0.500       ; -0.086     ; 2.435      ;
; 3.013 ; Q[2]                    ; Q[2]    ; current_state.No_space  ; current_state.IDLE ; -0.500       ; -0.086     ; 2.447      ;
; 3.016 ; Q[0]                    ; Q[3]    ; current_state.No_space  ; current_state.IDLE ; -0.500       ; 0.025      ; 2.561      ;
; 3.037 ; Q[2]                    ; Q[3]    ; current_state.No_space  ; current_state.IDLE ; -0.500       ; 0.024      ; 2.581      ;
; 3.059 ; Q[2]                    ; Q[4]    ; current_state.No_space  ; current_state.IDLE ; -0.500       ; -0.087     ; 2.492      ;
; 3.096 ; Q[1]                    ; Q[4]    ; current_state.No_space  ; current_state.IDLE ; -0.500       ; -0.192     ; 2.424      ;
; 3.105 ; Q[1]                    ; Q[3]    ; current_state.No_space  ; current_state.IDLE ; -0.500       ; -0.081     ; 2.544      ;
; 3.154 ; Q[3]                    ; Q[4]    ; current_state.No_space  ; current_state.IDLE ; -0.500       ; -0.191     ; 2.483      ;
; 3.186 ; Q[0]                    ; Q[2]    ; current_state.No_space  ; current_state.IDLE ; -0.500       ; -0.085     ; 2.621      ;
; 3.281 ; Q[1]                    ; Q[2]    ; current_state.No_space  ; current_state.IDLE ; -0.500       ; -0.191     ; 2.610      ;
+-------+-------------------------+---------+-------------------------+--------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'current_state.S_checker'                                                                           ;
+-------+-----------------------+--------------+--------------+-------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node      ; Launch Clock ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------+--------------+-------------------------+--------------+------------+------------+
; 2.479 ; current_state.A_space ; Gate2$latch  ; Clk          ; current_state.S_checker ; 0.000        ; -1.890     ; 0.609      ;
; 2.682 ; current_state.A_space ; Wt_led$latch ; Clk          ; current_state.S_checker ; 0.000        ; -2.093     ; 0.609      ;
+-------+-----------------------+--------------+--------------+-------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary               ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; current_state.IDLE      ; -1.889 ; -8.039        ;
; current_state.No_space  ; -1.723 ; -7.209        ;
; Clk                     ; -1.415 ; -3.513        ;
; current_state.S_checker ; -1.179 ; -2.282        ;
+-------------------------+--------+---------------+


+-------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary               ;
+-------------------------+-------+---------------+
; Clock                   ; Slack ; End Point TNS ;
+-------------------------+-------+---------------+
; Clk                     ; 0.253 ; 0.000         ;
; current_state.No_space  ; 0.271 ; 0.000         ;
; current_state.IDLE      ; 0.529 ; 0.000         ;
; current_state.S_checker ; 1.473 ; 0.000         ;
+-------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; Clk                     ; -3.000 ; -7.248        ;
; current_state.No_space  ; 0.289  ; 0.000         ;
; current_state.S_checker ; 0.435  ; 0.000         ;
; current_state.IDLE      ; 0.458  ; 0.000         ;
+-------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'current_state.IDLE'                                                                                   ;
+--------+-------------------------+---------+-------------------------+--------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node ; Launch Clock            ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+---------+-------------------------+--------------------+--------------+------------+------------+
; -1.889 ; Q[1]                    ; Q[2]    ; current_state.No_space  ; current_state.IDLE ; 0.500        ; -0.209     ; 1.763      ;
; -1.869 ; Q[1]                    ; Q[3]    ; current_state.No_space  ; current_state.IDLE ; 0.500        ; -0.158     ; 1.715      ;
; -1.820 ; Q[2]                    ; Q[3]    ; current_state.No_space  ; current_state.IDLE ; 0.500        ; -0.104     ; 1.720      ;
; -1.817 ; Q[0]                    ; Q[3]    ; current_state.No_space  ; current_state.IDLE ; 0.500        ; -0.103     ; 1.718      ;
; -1.788 ; Q[0]                    ; Q[2]    ; current_state.No_space  ; current_state.IDLE ; 0.500        ; -0.154     ; 1.717      ;
; -1.774 ; Q[3]                    ; Q[4]    ; current_state.No_space  ; current_state.IDLE ; 0.500        ; -0.212     ; 1.640      ;
; -1.765 ; Q[1]                    ; Q[4]    ; current_state.No_space  ; current_state.IDLE ; 0.500        ; -0.211     ; 1.632      ;
; -1.742 ; Q[0]                    ; Q[1]    ; current_state.No_space  ; current_state.IDLE ; 0.500        ; -0.103     ; 1.647      ;
; -1.672 ; Q[2]                    ; Q[4]    ; current_state.No_space  ; current_state.IDLE ; 0.500        ; -0.157     ; 1.593      ;
; -1.664 ; Q[0]                    ; Q[4]    ; current_state.No_space  ; current_state.IDLE ; 0.500        ; -0.156     ; 1.586      ;
; -1.628 ; Q[2]                    ; Q[2]    ; current_state.No_space  ; current_state.IDLE ; 0.500        ; -0.155     ; 1.556      ;
; -1.627 ; Q[3]                    ; Q[3]    ; current_state.No_space  ; current_state.IDLE ; 0.500        ; -0.159     ; 1.472      ;
; -1.543 ; Q[1]                    ; Q[1]    ; current_state.No_space  ; current_state.IDLE ; 0.500        ; -0.158     ; 1.393      ;
; -1.371 ; Q[4]                    ; Q[4]    ; current_state.No_space  ; current_state.IDLE ; 0.500        ; -0.156     ; 1.293      ;
; -1.264 ; Q[1]                    ; Q[2]    ; current_state.IDLE      ; current_state.IDLE ; 1.000        ; -0.084     ; 1.763      ;
; -1.244 ; Q[1]                    ; Q[3]    ; current_state.IDLE      ; current_state.IDLE ; 1.000        ; -0.033     ; 1.715      ;
; -1.195 ; Q[2]                    ; Q[3]    ; current_state.IDLE      ; current_state.IDLE ; 1.000        ; 0.021      ; 1.720      ;
; -1.192 ; Q[0]                    ; Q[3]    ; current_state.IDLE      ; current_state.IDLE ; 1.000        ; 0.022      ; 1.718      ;
; -1.163 ; Q[0]                    ; Q[2]    ; current_state.IDLE      ; current_state.IDLE ; 1.000        ; -0.029     ; 1.717      ;
; -1.149 ; Q[3]                    ; Q[4]    ; current_state.IDLE      ; current_state.IDLE ; 1.000        ; -0.087     ; 1.640      ;
; -1.140 ; Q[1]                    ; Q[4]    ; current_state.IDLE      ; current_state.IDLE ; 1.000        ; -0.086     ; 1.632      ;
; -1.117 ; Q[0]                    ; Q[1]    ; current_state.IDLE      ; current_state.IDLE ; 1.000        ; 0.022      ; 1.647      ;
; -1.047 ; Q[2]                    ; Q[4]    ; current_state.IDLE      ; current_state.IDLE ; 1.000        ; -0.032     ; 1.593      ;
; -1.039 ; Q[0]                    ; Q[4]    ; current_state.IDLE      ; current_state.IDLE ; 1.000        ; -0.031     ; 1.586      ;
; -1.003 ; Q[2]                    ; Q[2]    ; current_state.IDLE      ; current_state.IDLE ; 1.000        ; -0.030     ; 1.556      ;
; -1.002 ; Q[3]                    ; Q[3]    ; current_state.IDLE      ; current_state.IDLE ; 1.000        ; -0.034     ; 1.472      ;
; -0.973 ; current_state.S_checker ; Q[2]    ; current_state.S_checker ; current_state.IDLE ; 0.500        ; 1.728      ; 2.899      ;
; -0.953 ; current_state.S_checker ; Q[3]    ; current_state.S_checker ; current_state.IDLE ; 0.500        ; 1.779      ; 2.851      ;
; -0.918 ; Q[1]                    ; Q[1]    ; current_state.IDLE      ; current_state.IDLE ; 1.000        ; -0.033     ; 1.393      ;
; -0.849 ; current_state.S_checker ; Q[4]    ; current_state.S_checker ; current_state.IDLE ; 0.500        ; 1.726      ; 2.768      ;
; -0.765 ; Q[0]                    ; Q[0]    ; current_state.No_space  ; current_state.IDLE ; 0.500        ; -0.155     ; 0.695      ;
; -0.746 ; Q[4]                    ; Q[4]    ; current_state.IDLE      ; current_state.IDLE ; 1.000        ; -0.031     ; 1.293      ;
; -0.740 ; current_state.S_checker ; Q[3]    ; current_state.S_checker ; current_state.IDLE ; 1.000        ; 1.779      ; 3.138      ;
; -0.662 ; current_state.S_checker ; Q[1]    ; current_state.S_checker ; current_state.IDLE ; 0.500        ; 1.779      ; 2.564      ;
; -0.605 ; current_state.S_checker ; Q[2]    ; current_state.S_checker ; current_state.IDLE ; 1.000        ; 1.728      ; 3.031      ;
; -0.582 ; current_state.S_checker ; Q[4]    ; current_state.S_checker ; current_state.IDLE ; 1.000        ; 1.726      ; 3.001      ;
; -0.403 ; current_state.S_checker ; Q[1]    ; current_state.S_checker ; current_state.IDLE ; 1.000        ; 1.779      ; 2.805      ;
; -0.140 ; Q[0]                    ; Q[0]    ; current_state.IDLE      ; current_state.IDLE ; 1.000        ; -0.030     ; 0.695      ;
+--------+-------------------------+---------+-------------------------+--------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'current_state.No_space'                                                                                       ;
+--------+-------------------------+-------------+-------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node     ; Launch Clock            ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------+-------------------------+------------------------+--------------+------------+------------+
; -1.723 ; Q[1]                    ; Q[2]        ; current_state.IDLE      ; current_state.No_space ; 0.500        ; -0.043     ; 1.763      ;
; -1.703 ; Q[1]                    ; Q[3]        ; current_state.IDLE      ; current_state.No_space ; 0.500        ; 0.008      ; 1.715      ;
; -1.654 ; Q[2]                    ; Q[3]        ; current_state.IDLE      ; current_state.No_space ; 0.500        ; 0.062      ; 1.720      ;
; -1.651 ; Q[0]                    ; Q[3]        ; current_state.IDLE      ; current_state.No_space ; 0.500        ; 0.063      ; 1.718      ;
; -1.622 ; Q[0]                    ; Q[2]        ; current_state.IDLE      ; current_state.No_space ; 0.500        ; 0.012      ; 1.717      ;
; -1.608 ; Q[3]                    ; Q[4]        ; current_state.IDLE      ; current_state.No_space ; 0.500        ; -0.046     ; 1.640      ;
; -1.599 ; Q[1]                    ; Q[4]        ; current_state.IDLE      ; current_state.No_space ; 0.500        ; -0.045     ; 1.632      ;
; -1.576 ; Q[0]                    ; Q[1]        ; current_state.IDLE      ; current_state.No_space ; 0.500        ; 0.063      ; 1.647      ;
; -1.506 ; Q[2]                    ; Q[4]        ; current_state.IDLE      ; current_state.No_space ; 0.500        ; 0.009      ; 1.593      ;
; -1.498 ; Q[0]                    ; Q[4]        ; current_state.IDLE      ; current_state.No_space ; 0.500        ; 0.010      ; 1.586      ;
; -1.462 ; Q[2]                    ; Q[2]        ; current_state.IDLE      ; current_state.No_space ; 0.500        ; 0.011      ; 1.556      ;
; -1.461 ; Q[3]                    ; Q[3]        ; current_state.IDLE      ; current_state.No_space ; 0.500        ; 0.007      ; 1.472      ;
; -1.377 ; Q[1]                    ; Q[1]        ; current_state.IDLE      ; current_state.No_space ; 0.500        ; 0.008      ; 1.393      ;
; -1.264 ; Q[1]                    ; Q[2]        ; current_state.No_space  ; current_state.No_space ; 1.000        ; -0.084     ; 1.763      ;
; -1.244 ; Q[1]                    ; Q[3]        ; current_state.No_space  ; current_state.No_space ; 1.000        ; -0.033     ; 1.715      ;
; -1.205 ; Q[4]                    ; Q[4]        ; current_state.IDLE      ; current_state.No_space ; 0.500        ; 0.010      ; 1.293      ;
; -1.195 ; Q[2]                    ; Q[3]        ; current_state.No_space  ; current_state.No_space ; 1.000        ; 0.021      ; 1.720      ;
; -1.192 ; Q[0]                    ; Q[3]        ; current_state.No_space  ; current_state.No_space ; 1.000        ; 0.022      ; 1.718      ;
; -1.163 ; Q[0]                    ; Q[2]        ; current_state.No_space  ; current_state.No_space ; 1.000        ; -0.029     ; 1.717      ;
; -1.159 ; current_state.S_checker ; Q[3]        ; current_state.S_checker ; current_state.No_space ; 0.500        ; 1.860      ; 3.138      ;
; -1.149 ; Q[3]                    ; Q[4]        ; current_state.No_space  ; current_state.No_space ; 1.000        ; -0.087     ; 1.640      ;
; -1.140 ; Q[1]                    ; Q[4]        ; current_state.No_space  ; current_state.No_space ; 1.000        ; -0.086     ; 1.632      ;
; -1.117 ; Q[0]                    ; Q[1]        ; current_state.No_space  ; current_state.No_space ; 1.000        ; 0.022      ; 1.647      ;
; -1.047 ; Q[2]                    ; Q[4]        ; current_state.No_space  ; current_state.No_space ; 1.000        ; -0.032     ; 1.593      ;
; -1.039 ; Q[0]                    ; Q[4]        ; current_state.No_space  ; current_state.No_space ; 1.000        ; -0.031     ; 1.586      ;
; -1.024 ; current_state.S_checker ; Q[2]        ; current_state.S_checker ; current_state.No_space ; 0.500        ; 1.809      ; 3.031      ;
; -1.003 ; Q[2]                    ; Q[2]        ; current_state.No_space  ; current_state.No_space ; 1.000        ; -0.030     ; 1.556      ;
; -1.002 ; Q[3]                    ; Q[3]        ; current_state.No_space  ; current_state.No_space ; 1.000        ; -0.034     ; 1.472      ;
; -1.001 ; current_state.S_checker ; Q[4]        ; current_state.S_checker ; current_state.No_space ; 0.500        ; 1.807      ; 3.001      ;
; -0.918 ; Q[1]                    ; Q[1]        ; current_state.No_space  ; current_state.No_space ; 1.000        ; -0.033     ; 1.393      ;
; -0.822 ; current_state.S_checker ; Q[1]        ; current_state.S_checker ; current_state.No_space ; 0.500        ; 1.860      ; 2.805      ;
; -0.746 ; Q[4]                    ; Q[4]        ; current_state.No_space  ; current_state.No_space ; 1.000        ; -0.031     ; 1.293      ;
; -0.599 ; Q[0]                    ; Q[0]        ; current_state.IDLE      ; current_state.No_space ; 0.500        ; 0.011      ; 0.695      ;
; -0.392 ; current_state.S_checker ; Q[2]        ; current_state.S_checker ; current_state.No_space ; 1.000        ; 1.809      ; 2.899      ;
; -0.372 ; current_state.S_checker ; Q[3]        ; current_state.S_checker ; current_state.No_space ; 1.000        ; 1.860      ; 2.851      ;
; -0.268 ; current_state.S_checker ; Q[4]        ; current_state.S_checker ; current_state.No_space ; 1.000        ; 1.807      ; 2.768      ;
; -0.140 ; Q[0]                    ; Q[0]        ; current_state.No_space  ; current_state.No_space ; 1.000        ; -0.030     ; 0.695      ;
; -0.081 ; current_state.S_checker ; Q[1]        ; current_state.S_checker ; current_state.No_space ; 1.000        ; 1.860      ; 2.564      ;
; 0.032  ; current_state.A_space   ; Gate2$latch ; Clk                     ; current_state.No_space ; 1.000        ; -0.125     ; 0.345      ;
+--------+-------------------------+-------------+-------------------------+------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Clk'                                                                                                           ;
+--------+-------------------------+-------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+-------------------------+-------------+--------------+------------+------------+
; -1.415 ; Q[1]                    ; current_state.No_space  ; current_state.IDLE      ; Clk         ; 0.500        ; -0.245     ; 1.647      ;
; -1.366 ; Q[0]                    ; current_state.No_space  ; current_state.IDLE      ; Clk         ; 0.500        ; -0.190     ; 1.653      ;
; -1.303 ; Q[2]                    ; current_state.No_space  ; current_state.IDLE      ; Clk         ; 0.500        ; -0.191     ; 1.589      ;
; -1.287 ; Q[3]                    ; current_state.No_space  ; current_state.IDLE      ; Clk         ; 0.500        ; -0.246     ; 1.518      ;
; -1.188 ; Q[4]                    ; current_state.No_space  ; current_state.IDLE      ; Clk         ; 0.500        ; -0.190     ; 1.475      ;
; -1.052 ; Q[1]                    ; current_state.IDLE      ; current_state.IDLE      ; Clk         ; 0.500        ; -0.245     ; 1.284      ;
; -1.001 ; Q[0]                    ; current_state.IDLE      ; current_state.IDLE      ; Clk         ; 0.500        ; -0.190     ; 1.288      ;
; -1.000 ; Q[1]                    ; current_state.No_space  ; current_state.No_space  ; Clk         ; 1.000        ; -0.330     ; 1.647      ;
; -0.959 ; Q[2]                    ; current_state.IDLE      ; current_state.IDLE      ; Clk         ; 0.500        ; -0.191     ; 1.245      ;
; -0.955 ; Q[3]                    ; current_state.IDLE      ; current_state.IDLE      ; Clk         ; 0.500        ; -0.246     ; 1.186      ;
; -0.951 ; Q[0]                    ; current_state.No_space  ; current_state.No_space  ; Clk         ; 1.000        ; -0.275     ; 1.653      ;
; -0.888 ; Q[2]                    ; current_state.No_space  ; current_state.No_space  ; Clk         ; 1.000        ; -0.276     ; 1.589      ;
; -0.872 ; Q[3]                    ; current_state.No_space  ; current_state.No_space  ; Clk         ; 1.000        ; -0.331     ; 1.518      ;
; -0.842 ; Q[4]                    ; current_state.IDLE      ; current_state.IDLE      ; Clk         ; 0.500        ; -0.190     ; 1.129      ;
; -0.792 ; current_state.S_checker ; current_state.IDLE      ; current_state.S_checker ; Clk         ; 0.500        ; 1.607      ; 2.991      ;
; -0.773 ; Q[4]                    ; current_state.No_space  ; current_state.No_space  ; Clk         ; 1.000        ; -0.275     ; 1.475      ;
; -0.760 ; current_state.IDLE      ; current_state.A_space   ; current_state.IDLE      ; Clk         ; 0.500        ; 1.607      ; 2.949      ;
; -0.641 ; current_state.S_checker ; current_state.No_space  ; current_state.S_checker ; Clk         ; 0.500        ; 1.607      ; 2.840      ;
; -0.637 ; Q[1]                    ; current_state.IDLE      ; current_state.No_space  ; Clk         ; 1.000        ; -0.330     ; 1.284      ;
; -0.586 ; Q[0]                    ; current_state.IDLE      ; current_state.No_space  ; Clk         ; 1.000        ; -0.275     ; 1.288      ;
; -0.544 ; Q[2]                    ; current_state.IDLE      ; current_state.No_space  ; Clk         ; 1.000        ; -0.276     ; 1.245      ;
; -0.540 ; Q[3]                    ; current_state.IDLE      ; current_state.No_space  ; Clk         ; 1.000        ; -0.331     ; 1.186      ;
; -0.447 ; current_state.No_space  ; current_state.A_space   ; current_state.No_space  ; Clk         ; 0.500        ; 1.607      ; 2.636      ;
; -0.427 ; Q[4]                    ; current_state.IDLE      ; current_state.No_space  ; Clk         ; 1.000        ; -0.275     ; 1.129      ;
; -0.302 ; current_state.No_space  ; current_state.No_space  ; current_state.No_space  ; Clk         ; 0.500        ; 1.607      ; 2.491      ;
; -0.286 ; current_state.IDLE      ; current_state.S_checker ; current_state.IDLE      ; Clk         ; 0.500        ; 1.607      ; 2.475      ;
; -0.191 ; current_state.IDLE      ; current_state.IDLE      ; current_state.IDLE      ; Clk         ; 0.500        ; 1.607      ; 2.380      ;
; -0.085 ; current_state.A_space   ; current_state.A_space   ; Clk                     ; Clk         ; 1.000        ; -0.042     ; 1.030      ;
; 0.056  ; current_state.S_checker ; current_state.IDLE      ; current_state.S_checker ; Clk         ; 1.000        ; 1.607      ; 2.643      ;
; 0.096  ; current_state.IDLE      ; current_state.A_space   ; current_state.IDLE      ; Clk         ; 1.000        ; 1.607      ; 2.593      ;
; 0.183  ; current_state.S_checker ; current_state.No_space  ; current_state.S_checker ; Clk         ; 1.000        ; 1.607      ; 2.516      ;
; 0.226  ; current_state.IDLE      ; current_state.S_checker ; current_state.IDLE      ; Clk         ; 1.000        ; 1.607      ; 2.463      ;
; 0.259  ; current_state.IDLE      ; current_state.IDLE      ; current_state.IDLE      ; Clk         ; 1.000        ; 1.607      ; 2.430      ;
; 0.344  ; current_state.No_space  ; current_state.A_space   ; current_state.No_space  ; Clk         ; 1.000        ; 1.607      ; 2.345      ;
; 0.463  ; current_state.No_space  ; current_state.No_space  ; current_state.No_space  ; Clk         ; 1.000        ; 1.607      ; 2.226      ;
; 0.476  ; current_state.A_space   ; current_state.IDLE      ; Clk                     ; Clk         ; 1.000        ; -0.042     ; 0.469      ;
+--------+-------------------------+-------------------------+-------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'current_state.S_checker'                                                                           ;
+--------+-----------------------+--------------+--------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node      ; Launch Clock ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------+--------------+-------------------------+--------------+------------+------------+
; -1.179 ; current_state.A_space ; Wt_led$latch ; Clk          ; current_state.S_checker ; 1.000        ; -1.366     ; 0.345      ;
; -1.103 ; current_state.A_space ; Gate2$latch  ; Clk          ; current_state.S_checker ; 1.000        ; -1.270     ; 0.345      ;
+--------+-----------------------+--------------+--------------+-------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Clk'                                                                                                           ;
+-------+-------------------------+-------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+-------------------------+-------------+--------------+------------+------------+
; 0.253 ; current_state.No_space  ; current_state.No_space  ; current_state.No_space  ; Clk         ; 0.000        ; 1.669      ; 2.141      ;
; 0.279 ; current_state.A_space   ; current_state.IDLE      ; Clk                     ; Clk         ; 0.000        ; 0.042      ; 0.405      ;
; 0.338 ; current_state.No_space  ; current_state.A_space   ; current_state.No_space  ; Clk         ; 0.000        ; 1.669      ; 2.226      ;
; 0.396 ; current_state.IDLE      ; current_state.IDLE      ; current_state.IDLE      ; Clk         ; 0.000        ; 1.669      ; 2.284      ;
; 0.468 ; current_state.IDLE      ; current_state.S_checker ; current_state.IDLE      ; Clk         ; 0.000        ; 1.669      ; 2.356      ;
; 0.529 ; current_state.S_checker ; current_state.No_space  ; current_state.S_checker ; Clk         ; 0.000        ; 1.669      ; 2.407      ;
; 0.593 ; current_state.IDLE      ; current_state.A_space   ; current_state.IDLE      ; Clk         ; 0.000        ; 1.669      ; 2.481      ;
; 0.650 ; current_state.S_checker ; current_state.IDLE      ; current_state.S_checker ; Clk         ; 0.000        ; 1.669      ; 2.528      ;
; 0.758 ; current_state.A_space   ; current_state.A_space   ; Clk                     ; Clk         ; 0.000        ; 0.042      ; 0.884      ;
; 0.854 ; current_state.IDLE      ; current_state.IDLE      ; current_state.IDLE      ; Clk         ; -0.500       ; 1.669      ; 2.242      ;
; 0.989 ; current_state.IDLE      ; current_state.S_checker ; current_state.IDLE      ; Clk         ; -0.500       ; 1.669      ; 2.377      ;
; 1.008 ; current_state.No_space  ; current_state.No_space  ; current_state.No_space  ; Clk         ; -0.500       ; 1.669      ; 2.396      ;
; 1.067 ; Q[4]                    ; current_state.IDLE      ; current_state.No_space  ; Clk         ; 0.000        ; -0.138     ; 1.043      ;
; 1.100 ; current_state.No_space  ; current_state.A_space   ; current_state.No_space  ; Clk         ; -0.500       ; 1.669      ; 2.488      ;
; 1.171 ; Q[3]                    ; current_state.IDLE      ; current_state.No_space  ; Clk         ; 0.000        ; -0.191     ; 1.094      ;
; 1.188 ; Q[2]                    ; current_state.IDLE      ; current_state.No_space  ; Clk         ; 0.000        ; -0.140     ; 1.162      ;
; 1.248 ; Q[0]                    ; current_state.IDLE      ; current_state.No_space  ; Clk         ; 0.000        ; -0.139     ; 1.223      ;
; 1.277 ; Q[4]                    ; current_state.No_space  ; current_state.No_space  ; Clk         ; 0.000        ; -0.138     ; 1.253      ;
; 1.294 ; Q[1]                    ; current_state.IDLE      ; current_state.No_space  ; Clk         ; 0.000        ; -0.191     ; 1.217      ;
; 1.340 ; current_state.S_checker ; current_state.No_space  ; current_state.S_checker ; Clk         ; -0.500       ; 1.669      ; 2.718      ;
; 1.390 ; Q[3]                    ; current_state.No_space  ; current_state.No_space  ; Clk         ; 0.000        ; -0.191     ; 1.313      ;
; 1.396 ; Q[2]                    ; current_state.No_space  ; current_state.No_space  ; Clk         ; 0.000        ; -0.140     ; 1.370      ;
; 1.434 ; Q[0]                    ; current_state.No_space  ; current_state.No_space  ; Clk         ; 0.000        ; -0.139     ; 1.409      ;
; 1.442 ; current_state.IDLE      ; current_state.A_space   ; current_state.IDLE      ; Clk         ; -0.500       ; 1.669      ; 2.830      ;
; 1.485 ; Q[1]                    ; current_state.No_space  ; current_state.No_space  ; Clk         ; 0.000        ; -0.191     ; 1.408      ;
; 1.486 ; Q[4]                    ; current_state.IDLE      ; current_state.IDLE      ; Clk         ; -0.500       ; -0.057     ; 1.043      ;
; 1.492 ; current_state.S_checker ; current_state.IDLE      ; current_state.S_checker ; Clk         ; -0.500       ; 1.669      ; 2.870      ;
; 1.590 ; Q[3]                    ; current_state.IDLE      ; current_state.IDLE      ; Clk         ; -0.500       ; -0.110     ; 1.094      ;
; 1.607 ; Q[2]                    ; current_state.IDLE      ; current_state.IDLE      ; Clk         ; -0.500       ; -0.059     ; 1.162      ;
; 1.667 ; Q[0]                    ; current_state.IDLE      ; current_state.IDLE      ; Clk         ; -0.500       ; -0.058     ; 1.223      ;
; 1.696 ; Q[4]                    ; current_state.No_space  ; current_state.IDLE      ; Clk         ; -0.500       ; -0.057     ; 1.253      ;
; 1.713 ; Q[1]                    ; current_state.IDLE      ; current_state.IDLE      ; Clk         ; -0.500       ; -0.110     ; 1.217      ;
; 1.809 ; Q[3]                    ; current_state.No_space  ; current_state.IDLE      ; Clk         ; -0.500       ; -0.110     ; 1.313      ;
; 1.815 ; Q[2]                    ; current_state.No_space  ; current_state.IDLE      ; Clk         ; -0.500       ; -0.059     ; 1.370      ;
; 1.853 ; Q[0]                    ; current_state.No_space  ; current_state.IDLE      ; Clk         ; -0.500       ; -0.058     ; 1.409      ;
; 1.904 ; Q[1]                    ; current_state.No_space  ; current_state.IDLE      ; Clk         ; -0.500       ; -0.110     ; 1.408      ;
+-------+-------------------------+-------------------------+-------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'current_state.No_space'                                                                                       ;
+-------+-------------------------+-------------+-------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node     ; Launch Clock            ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------+-------------------------+------------------------+--------------+------------+------------+
; 0.271 ; current_state.A_space   ; Gate2$latch ; Clk                     ; current_state.No_space ; 0.000        ; 0.001      ; 0.302      ;
; 0.285 ; current_state.S_checker ; Q[1]        ; current_state.S_checker ; current_state.No_space ; 0.000        ; 1.937      ; 2.337      ;
; 0.292 ; current_state.S_checker ; Q[3]        ; current_state.S_checker ; current_state.No_space ; 0.000        ; 1.938      ; 2.345      ;
; 0.428 ; current_state.S_checker ; Q[4]        ; current_state.S_checker ; current_state.No_space ; 0.000        ; 1.882      ; 2.425      ;
; 0.437 ; current_state.S_checker ; Q[2]        ; current_state.S_checker ; current_state.No_space ; 0.000        ; 1.883      ; 2.435      ;
; 0.529 ; Q[0]                    ; Q[0]        ; current_state.No_space  ; current_state.No_space ; 0.000        ; 0.030      ; 0.559      ;
; 0.884 ; Q[0]                    ; Q[0]        ; current_state.IDLE      ; current_state.No_space ; -0.500       ; 0.155      ; 0.559      ;
; 1.004 ; current_state.S_checker ; Q[1]        ; current_state.S_checker ; current_state.No_space ; -0.500       ; 1.937      ; 2.556      ;
; 1.006 ; current_state.S_checker ; Q[3]        ; current_state.S_checker ; current_state.No_space ; -0.500       ; 1.938      ; 2.559      ;
; 1.039 ; Q[4]                    ; Q[4]        ; current_state.No_space  ; current_state.No_space ; 0.000        ; 0.031      ; 1.070      ;
; 1.114 ; current_state.S_checker ; Q[4]        ; current_state.S_checker ; current_state.No_space ; -0.500       ; 1.882      ; 2.611      ;
; 1.150 ; Q[1]                    ; Q[1]        ; current_state.No_space  ; current_state.No_space ; 0.000        ; 0.033      ; 1.183      ;
; 1.156 ; current_state.S_checker ; Q[2]        ; current_state.S_checker ; current_state.No_space ; -0.500       ; 1.883      ; 2.654      ;
; 1.178 ; Q[3]                    ; Q[3]        ; current_state.No_space  ; current_state.No_space ; 0.000        ; 0.034      ; 1.212      ;
; 1.258 ; Q[0]                    ; Q[1]        ; current_state.No_space  ; current_state.No_space ; 0.000        ; 0.085      ; 1.343      ;
; 1.260 ; Q[0]                    ; Q[4]        ; current_state.No_space  ; current_state.No_space ; 0.000        ; 0.030      ; 1.290      ;
; 1.263 ; Q[2]                    ; Q[4]        ; current_state.No_space  ; current_state.No_space ; 0.000        ; 0.029      ; 1.292      ;
; 1.271 ; Q[2]                    ; Q[2]        ; current_state.No_space  ; current_state.No_space ; 0.000        ; 0.030      ; 1.301      ;
; 1.280 ; Q[0]                    ; Q[3]        ; current_state.No_space  ; current_state.No_space ; 0.000        ; 0.086      ; 1.366      ;
; 1.283 ; Q[2]                    ; Q[3]        ; current_state.No_space  ; current_state.No_space ; 0.000        ; 0.085      ; 1.368      ;
; 1.298 ; Q[1]                    ; Q[4]        ; current_state.No_space  ; current_state.No_space ; 0.000        ; -0.022     ; 1.276      ;
; 1.304 ; Q[3]                    ; Q[4]        ; current_state.No_space  ; current_state.No_space ; 0.000        ; -0.022     ; 1.282      ;
; 1.318 ; Q[1]                    ; Q[3]        ; current_state.No_space  ; current_state.No_space ; 0.000        ; 0.034      ; 1.352      ;
; 1.363 ; Q[0]                    ; Q[2]        ; current_state.No_space  ; current_state.No_space ; 0.000        ; 0.031      ; 1.394      ;
; 1.394 ; Q[4]                    ; Q[4]        ; current_state.IDLE      ; current_state.No_space ; -0.500       ; 0.156      ; 1.070      ;
; 1.401 ; Q[1]                    ; Q[2]        ; current_state.No_space  ; current_state.No_space ; 0.000        ; -0.021     ; 1.380      ;
; 1.505 ; Q[1]                    ; Q[1]        ; current_state.IDLE      ; current_state.No_space ; -0.500       ; 0.158      ; 1.183      ;
; 1.533 ; Q[3]                    ; Q[3]        ; current_state.IDLE      ; current_state.No_space ; -0.500       ; 0.159      ; 1.212      ;
; 1.613 ; Q[0]                    ; Q[1]        ; current_state.IDLE      ; current_state.No_space ; -0.500       ; 0.210      ; 1.343      ;
; 1.615 ; Q[0]                    ; Q[4]        ; current_state.IDLE      ; current_state.No_space ; -0.500       ; 0.155      ; 1.290      ;
; 1.618 ; Q[2]                    ; Q[4]        ; current_state.IDLE      ; current_state.No_space ; -0.500       ; 0.154      ; 1.292      ;
; 1.626 ; Q[2]                    ; Q[2]        ; current_state.IDLE      ; current_state.No_space ; -0.500       ; 0.155      ; 1.301      ;
; 1.635 ; Q[0]                    ; Q[3]        ; current_state.IDLE      ; current_state.No_space ; -0.500       ; 0.211      ; 1.366      ;
; 1.638 ; Q[2]                    ; Q[3]        ; current_state.IDLE      ; current_state.No_space ; -0.500       ; 0.210      ; 1.368      ;
; 1.653 ; Q[1]                    ; Q[4]        ; current_state.IDLE      ; current_state.No_space ; -0.500       ; 0.103      ; 1.276      ;
; 1.659 ; Q[3]                    ; Q[4]        ; current_state.IDLE      ; current_state.No_space ; -0.500       ; 0.103      ; 1.282      ;
; 1.673 ; Q[1]                    ; Q[3]        ; current_state.IDLE      ; current_state.No_space ; -0.500       ; 0.159      ; 1.352      ;
; 1.718 ; Q[0]                    ; Q[2]        ; current_state.IDLE      ; current_state.No_space ; -0.500       ; 0.156      ; 1.394      ;
; 1.756 ; Q[1]                    ; Q[2]        ; current_state.IDLE      ; current_state.No_space ; -0.500       ; 0.104      ; 1.380      ;
+-------+-------------------------+-------------+-------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'current_state.IDLE'                                                                                   ;
+-------+-------------------------+---------+-------------------------+--------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node ; Launch Clock            ; Latch Clock        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+---------+-------------------------+--------------------+--------------+------------+------------+
; 0.529 ; Q[0]                    ; Q[0]    ; current_state.IDLE      ; current_state.IDLE ; 0.000        ; 0.030      ; 0.559      ;
; 0.589 ; current_state.S_checker ; Q[1]    ; current_state.S_checker ; current_state.IDLE ; 0.000        ; 1.852      ; 2.556      ;
; 0.591 ; current_state.S_checker ; Q[3]    ; current_state.S_checker ; current_state.IDLE ; 0.000        ; 1.853      ; 2.559      ;
; 0.699 ; current_state.S_checker ; Q[4]    ; current_state.S_checker ; current_state.IDLE ; 0.000        ; 1.797      ; 2.611      ;
; 0.741 ; current_state.S_checker ; Q[2]    ; current_state.S_checker ; current_state.IDLE ; 0.000        ; 1.798      ; 2.654      ;
; 0.870 ; current_state.S_checker ; Q[1]    ; current_state.S_checker ; current_state.IDLE ; -0.500       ; 1.852      ; 2.337      ;
; 0.877 ; current_state.S_checker ; Q[3]    ; current_state.S_checker ; current_state.IDLE ; -0.500       ; 1.853      ; 2.345      ;
; 1.013 ; current_state.S_checker ; Q[4]    ; current_state.S_checker ; current_state.IDLE ; -0.500       ; 1.797      ; 2.425      ;
; 1.022 ; current_state.S_checker ; Q[2]    ; current_state.S_checker ; current_state.IDLE ; -0.500       ; 1.798      ; 2.435      ;
; 1.039 ; Q[4]                    ; Q[4]    ; current_state.IDLE      ; current_state.IDLE ; 0.000        ; 0.031      ; 1.070      ;
; 1.050 ; Q[0]                    ; Q[0]    ; current_state.No_space  ; current_state.IDLE ; -0.500       ; -0.011     ; 0.559      ;
; 1.150 ; Q[1]                    ; Q[1]    ; current_state.IDLE      ; current_state.IDLE ; 0.000        ; 0.033      ; 1.183      ;
; 1.178 ; Q[3]                    ; Q[3]    ; current_state.IDLE      ; current_state.IDLE ; 0.000        ; 0.034      ; 1.212      ;
; 1.258 ; Q[0]                    ; Q[1]    ; current_state.IDLE      ; current_state.IDLE ; 0.000        ; 0.085      ; 1.343      ;
; 1.260 ; Q[0]                    ; Q[4]    ; current_state.IDLE      ; current_state.IDLE ; 0.000        ; 0.030      ; 1.290      ;
; 1.263 ; Q[2]                    ; Q[4]    ; current_state.IDLE      ; current_state.IDLE ; 0.000        ; 0.029      ; 1.292      ;
; 1.271 ; Q[2]                    ; Q[2]    ; current_state.IDLE      ; current_state.IDLE ; 0.000        ; 0.030      ; 1.301      ;
; 1.280 ; Q[0]                    ; Q[3]    ; current_state.IDLE      ; current_state.IDLE ; 0.000        ; 0.086      ; 1.366      ;
; 1.283 ; Q[2]                    ; Q[3]    ; current_state.IDLE      ; current_state.IDLE ; 0.000        ; 0.085      ; 1.368      ;
; 1.298 ; Q[1]                    ; Q[4]    ; current_state.IDLE      ; current_state.IDLE ; 0.000        ; -0.022     ; 1.276      ;
; 1.304 ; Q[3]                    ; Q[4]    ; current_state.IDLE      ; current_state.IDLE ; 0.000        ; -0.022     ; 1.282      ;
; 1.318 ; Q[1]                    ; Q[3]    ; current_state.IDLE      ; current_state.IDLE ; 0.000        ; 0.034      ; 1.352      ;
; 1.363 ; Q[0]                    ; Q[2]    ; current_state.IDLE      ; current_state.IDLE ; 0.000        ; 0.031      ; 1.394      ;
; 1.401 ; Q[1]                    ; Q[2]    ; current_state.IDLE      ; current_state.IDLE ; 0.000        ; -0.021     ; 1.380      ;
; 1.560 ; Q[4]                    ; Q[4]    ; current_state.No_space  ; current_state.IDLE ; -0.500       ; -0.010     ; 1.070      ;
; 1.671 ; Q[1]                    ; Q[1]    ; current_state.No_space  ; current_state.IDLE ; -0.500       ; -0.008     ; 1.183      ;
; 1.699 ; Q[3]                    ; Q[3]    ; current_state.No_space  ; current_state.IDLE ; -0.500       ; -0.007     ; 1.212      ;
; 1.779 ; Q[0]                    ; Q[1]    ; current_state.No_space  ; current_state.IDLE ; -0.500       ; 0.044      ; 1.343      ;
; 1.781 ; Q[0]                    ; Q[4]    ; current_state.No_space  ; current_state.IDLE ; -0.500       ; -0.011     ; 1.290      ;
; 1.784 ; Q[2]                    ; Q[4]    ; current_state.No_space  ; current_state.IDLE ; -0.500       ; -0.012     ; 1.292      ;
; 1.792 ; Q[2]                    ; Q[2]    ; current_state.No_space  ; current_state.IDLE ; -0.500       ; -0.011     ; 1.301      ;
; 1.801 ; Q[0]                    ; Q[3]    ; current_state.No_space  ; current_state.IDLE ; -0.500       ; 0.045      ; 1.366      ;
; 1.804 ; Q[2]                    ; Q[3]    ; current_state.No_space  ; current_state.IDLE ; -0.500       ; 0.044      ; 1.368      ;
; 1.819 ; Q[1]                    ; Q[4]    ; current_state.No_space  ; current_state.IDLE ; -0.500       ; -0.063     ; 1.276      ;
; 1.825 ; Q[3]                    ; Q[4]    ; current_state.No_space  ; current_state.IDLE ; -0.500       ; -0.063     ; 1.282      ;
; 1.839 ; Q[1]                    ; Q[3]    ; current_state.No_space  ; current_state.IDLE ; -0.500       ; -0.007     ; 1.352      ;
; 1.884 ; Q[0]                    ; Q[2]    ; current_state.No_space  ; current_state.IDLE ; -0.500       ; -0.010     ; 1.394      ;
; 1.922 ; Q[1]                    ; Q[2]    ; current_state.No_space  ; current_state.IDLE ; -0.500       ; -0.062     ; 1.380      ;
+-------+-------------------------+---------+-------------------------+--------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'current_state.S_checker'                                                                           ;
+-------+-----------------------+--------------+--------------+-------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node      ; Launch Clock ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------+--------------+-------------------------+--------------+------------+------------+
; 1.473 ; current_state.A_space ; Gate2$latch  ; Clk          ; current_state.S_checker ; 0.000        ; -1.191     ; 0.302      ;
; 1.564 ; current_state.A_space ; Wt_led$latch ; Clk          ; current_state.S_checker ; 0.000        ; -1.282     ; 0.302      ;
+-------+-----------------------+--------------+--------------+-------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                   ;
+--------------------------+---------+-------+----------+---------+---------------------+
; Clock                    ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack         ; -4.277  ; 0.164 ; N/A      ; N/A     ; -3.000              ;
;  Clk                     ; -3.452  ; 0.253 ; N/A      ; N/A     ; -3.000              ;
;  current_state.IDLE      ; -4.277  ; 0.529 ; N/A      ; N/A     ; 0.380               ;
;  current_state.No_space  ; -3.845  ; 0.164 ; N/A      ; N/A     ; 0.289               ;
;  current_state.S_checker ; -3.148  ; 1.473 ; N/A      ; N/A     ; 0.403               ;
; Design-wide TNS          ; -51.243 ; 0.0   ; 0.0      ; 0.0     ; -8.14               ;
;  Clk                     ; -9.078  ; 0.000 ; N/A      ; N/A     ; -8.140              ;
;  current_state.IDLE      ; -18.803 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  current_state.No_space  ; -17.254 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  current_state.S_checker ; -6.108  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+--------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Wt_led        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Gate2         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; exs2                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; exs1                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Rst                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Sens2                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Wt_led        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Gate2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Wt_led        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Gate2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Wt_led        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Gate2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Transfers                                                                               ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; From Clock              ; To Clock                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; Clk                     ; Clk                     ; 2        ; 0        ; 0        ; 0        ;
; current_state.IDLE      ; Clk                     ; 3        ; 13       ; 0        ; 0        ;
; current_state.No_space  ; Clk                     ; 12       ; 2        ; 0        ; 0        ;
; current_state.S_checker ; Clk                     ; 2        ; 2        ; 0        ; 0        ;
; current_state.IDLE      ; current_state.IDLE      ; 0        ; 0        ; 0        ; 15       ;
; current_state.No_space  ; current_state.IDLE      ; 0        ; 0        ; 15       ; 0        ;
; current_state.S_checker ; current_state.IDLE      ; 0        ; 0        ; 10       ; 10       ;
; Clk                     ; current_state.No_space  ; 1        ; 0        ; 0        ; 0        ;
; current_state.IDLE      ; current_state.No_space  ; 0        ; 15       ; 0        ; 0        ;
; current_state.No_space  ; current_state.No_space  ; 15       ; 0        ; 0        ; 0        ;
; current_state.S_checker ; current_state.No_space  ; 10       ; 10       ; 0        ; 0        ;
; Clk                     ; current_state.S_checker ; 2        ; 0        ; 0        ; 0        ;
+-------------------------+-------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; From Clock              ; To Clock                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; Clk                     ; Clk                     ; 2        ; 0        ; 0        ; 0        ;
; current_state.IDLE      ; Clk                     ; 3        ; 13       ; 0        ; 0        ;
; current_state.No_space  ; Clk                     ; 12       ; 2        ; 0        ; 0        ;
; current_state.S_checker ; Clk                     ; 2        ; 2        ; 0        ; 0        ;
; current_state.IDLE      ; current_state.IDLE      ; 0        ; 0        ; 0        ; 15       ;
; current_state.No_space  ; current_state.IDLE      ; 0        ; 0        ; 15       ; 0        ;
; current_state.S_checker ; current_state.IDLE      ; 0        ; 0        ; 10       ; 10       ;
; Clk                     ; current_state.No_space  ; 1        ; 0        ; 0        ; 0        ;
; current_state.IDLE      ; current_state.No_space  ; 0        ; 15       ; 0        ; 0        ;
; current_state.No_space  ; current_state.No_space  ; 15       ; 0        ; 0        ; 0        ;
; current_state.S_checker ; current_state.No_space  ; 10       ; 10       ; 0        ; 0        ;
; Clk                     ; current_state.S_checker ; 2        ; 0        ; 0        ; 0        ;
+-------------------------+-------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 12    ; 12   ;
; Unconstrained Output Ports      ; 2     ; 2    ;
; Unconstrained Output Port Paths ; 2     ; 2    ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------+
; Clock Status Summary                                                   ;
+-------------------------+-------------------------+------+-------------+
; Target                  ; Clock                   ; Type ; Status      ;
+-------------------------+-------------------------+------+-------------+
; Clk                     ; Clk                     ; Base ; Constrained ;
; current_state.IDLE      ; current_state.IDLE      ; Base ; Constrained ;
; current_state.No_space  ; current_state.No_space  ; Base ; Constrained ;
; current_state.S_checker ; current_state.S_checker ; Base ; Constrained ;
+-------------------------+-------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; Rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sens2      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; exs1       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; exs2       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; Gate2       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Wt_led      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; Rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Sens2      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; exs1       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; exs2       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; Gate2       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Wt_led      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition
    Info: Processing started: Mon Apr 12 18:39:56 2021
Info: Command: quartus_sta park_space -c park_space
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 7 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'park_space.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name current_state.IDLE current_state.IDLE
    Info (332105): create_clock -period 1.000 -name Clk Clk
    Info (332105): create_clock -period 1.000 -name current_state.No_space current_state.No_space
    Info (332105): create_clock -period 1.000 -name current_state.S_checker current_state.S_checker
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.277
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.277             -18.803 current_state.IDLE 
    Info (332119):    -3.845             -17.254 current_state.No_space 
    Info (332119):    -3.452              -9.078 Clk 
    Info (332119):    -3.148              -6.108 current_state.S_checker 
Info (332146): Worst-case hold slack is 0.259
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.259               0.000 current_state.No_space 
    Info (332119):     0.626               0.000 Clk 
    Info (332119):     0.963               0.000 current_state.IDLE 
    Info (332119):     2.726               0.000 current_state.S_checker 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -8.140 Clk 
    Info (332119):     0.401               0.000 current_state.IDLE 
    Info (332119):     0.403               0.000 current_state.S_checker 
    Info (332119):     0.447               0.000 current_state.No_space 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.900
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.900             -17.121 current_state.IDLE 
    Info (332119):    -3.469             -15.363 current_state.No_space 
    Info (332119):    -3.127              -8.032 Clk 
    Info (332119):    -2.773              -5.371 current_state.S_checker 
Info (332146): Worst-case hold slack is 0.164
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.164               0.000 current_state.No_space 
    Info (332119):     0.579               0.000 Clk 
    Info (332119):     0.864               0.000 current_state.IDLE 
    Info (332119):     2.479               0.000 current_state.S_checker 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -8.140 Clk 
    Info (332119):     0.380               0.000 current_state.IDLE 
    Info (332119):     0.387               0.000 current_state.No_space 
    Info (332119):     0.424               0.000 current_state.S_checker 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.889
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.889              -8.039 current_state.IDLE 
    Info (332119):    -1.723              -7.209 current_state.No_space 
    Info (332119):    -1.415              -3.513 Clk 
    Info (332119):    -1.179              -2.282 current_state.S_checker 
Info (332146): Worst-case hold slack is 0.253
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.253               0.000 Clk 
    Info (332119):     0.271               0.000 current_state.No_space 
    Info (332119):     0.529               0.000 current_state.IDLE 
    Info (332119):     1.473               0.000 current_state.S_checker 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -7.248 Clk 
    Info (332119):     0.289               0.000 current_state.No_space 
    Info (332119):     0.435               0.000 current_state.S_checker 
    Info (332119):     0.458               0.000 current_state.IDLE 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4832 megabytes
    Info: Processing ended: Mon Apr 12 18:40:00 2021
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


