Release 13.2 Map O.61xd (lin)
Xilinx Mapping Report File for Design 'dlx_toplevel'

Design Information
------------------
Command Line   : map -intstyle ise -p xc5vlx110t-ff1136-1 -w -logic_opt off -ol
high -t 1 -register_duplication off -global_opt off -mt off -cm area -ir off -pr
off -lc off -power off -o dlx_toplevel_map.ncd dlx_toplevel.ngd dlx_toplevel.pcf
 
Target Device  : xc5vlx110t
Target Package : ff1136
Target Speed   : -1
Mapper Version : virtex5 -- $Revision: 1.55 $
Mapped Date    : Mon Nov 13 21:20:36 2017

Design Summary
--------------
Number of errors:      0
Number of warnings:  282
Slice Logic Utilization:
  Number of Slice Registers:                 2,952 out of  69,120    4%
    Number used as Flip Flops:               2,917
    Number used as Latches:                     33
    Number used as Latch-thrus:                  2
  Number of Slice LUTs:                      5,850 out of  69,120    8%
    Number used as logic:                    5,558 out of  69,120    8%
      Number using O6 output only:           5,371
      Number using O5 output only:              92
      Number using O5 and O6:                   95
    Number used as Memory:                      90 out of  17,920    1%
      Number used as Shift Register:            90
        Number using O6 output only:            89
        Number using O5 and O6:                  1
    Number used as exclusive route-thru:       202
  Number of route-thrus:                       305
    Number using O6 output only:               294
    Number using O5 output only:                11

Slice Logic Distribution:
  Number of occupied Slices:                 2,338 out of  17,280   13%
  Number of LUT Flip Flop pairs used:        6,474
    Number with an unused Flip Flop:         3,522 out of   6,474   54%
    Number with an unused LUT:                 624 out of   6,474    9%
    Number of fully used LUT-FF pairs:       2,328 out of   6,474   35%
    Number of unique control sets:             164
    Number of slice register sites lost
      to control set restrictions:             251 out of  69,120    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        30 out of     640    4%
    Number of LOCed IOBs:                       30 out of      30  100%

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                     134 out of     148   90%
    Number using BlockRAM only:                134
    Total primitives used:
      Number of 36k BlockRAM used:             132
      Number of 18k BlockRAM used:               3
    Total Memory used (KB):                  4,806 out of   5,328   90%
  Number of BUFG/BUFGCTRLs:                      5 out of      32   15%
    Number used as BUFGs:                        5
  Number of BSCANs:                              1 out of       4   25%
  Number of DCM_ADVs:                            1 out of      12    8%
  Number of PLL_ADVs:                            1 out of       6   16%

  Number of RPM macros:            9
Average Fanout of Non-Clock Nets:                5.32

Peak Memory Usage:  510 MB
Total REAL time to MAP completion:  6 mins 9 secs 
Total CPU time to MAP completion:   6 mins 8 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - No license file was found.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[100].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[100].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[100].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[100].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[100].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[100].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[100].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[100].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[101].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[101].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[101].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[101].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[101].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[101].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[101].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[101].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[102].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[102].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[102].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[102].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[102].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[102].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[102].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[102].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[103].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[103].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[103].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[103].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[103].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[103].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[103].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[103].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[104].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[104].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[104].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[104].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[104].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[104].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[104].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[104].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[105].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[105].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[105].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[105].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[105].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[105].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[105].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[105].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[96].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[96].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[96].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[96].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[96].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[96].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[96].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[96].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[97].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[97].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[97].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[97].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[97].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[97].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[97].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[97].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[98].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[98].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[98].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[98].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[98].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[98].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[98].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[98].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[99].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[99].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[99].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[99].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[99].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[99].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[99].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[99].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_
   CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/
   U_RAMB36
   of frag REGCLKAU connected to power/ground net
   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_
   CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/
   U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_
   CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/
   U_RAMB36
   of frag REGCLKAL connected to power/ground net
   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_
   CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/
   U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_
   CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/
   U_RAMB36
   of frag REGCLKBU connected to power/ground net
   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_
   CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/
   U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_
   CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/
   U_RAMB36
   of frag REGCLKBL connected to power/ground net
   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_
   CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/
   U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_
   CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/
   U_RAMB36
   of frag REGCLKAU connected to power/ground net
   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_
   CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/
   U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_
   CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/
   U_RAMB36
   of frag REGCLKAL connected to power/ground net
   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_
   CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/
   U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_
   CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/
   U_RAMB36
   of frag REGCLKBU connected to power/ground net
   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_
   CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/
   U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_
   CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/
   U_RAMB36
   of frag REGCLKBL connected to power/ground net
   ila0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_
   CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/
   U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[10].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[10].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[10].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[10].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[11].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[11].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[11].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[11].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[12].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[12].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[12].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[12].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[13].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[13].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[13].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[13].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[14].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[14].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[14].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[14].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[15].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[15].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[15].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[15].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[16].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[16].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[16].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[16].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[17].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[17].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[17].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[17].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[18].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[18].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[18].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[18].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[19].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[19].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[19].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[19].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[20].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[20].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[20].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[20].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[21].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[21].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[21].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[21].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[22].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[22].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[22].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[22].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[23].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[23].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[23].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[23].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[24].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[24].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[24].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[24].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[25].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[25].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[25].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[25].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[26].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[26].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[26].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[26].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[27].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[27].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[27].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[27].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[28].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[28].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[28].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[28].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[29].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[29].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[29].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[29].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[2].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[30].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[30].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[30].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[30].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[31].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[31].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[31].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[31].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[32].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[32].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[32].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[32].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[33].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[33].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[33].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[33].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[34].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[34].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[34].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[34].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[35].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[35].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[35].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[35].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[36].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[36].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[36].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[36].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[37].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[37].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[37].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[37].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[38].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[38].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[38].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[38].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[39].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[39].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[39].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[39].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[40].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[40].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[40].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[40].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[41].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[41].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[41].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[41].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[42].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[42].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[42].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[42].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[43].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[43].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[43].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[43].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[44].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[44].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[44].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[44].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[45].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[45].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[45].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[45].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[46].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[46].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[46].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[46].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[47].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[47].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[47].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[47].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[48].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[48].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[48].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[48].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[49].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[49].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[49].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[49].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[4].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[4].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[4].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[4].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[50].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[50].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[50].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[50].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[51].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[51].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[51].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[51].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[52].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[52].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[52].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[52].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[53].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[53].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[53].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[53].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[54].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[54].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[54].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[54].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[55].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[55].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[55].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[55].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[56].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[56].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[56].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[56].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[57].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[57].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[57].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[57].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[58].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[58].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[58].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[58].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[59].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[59].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[59].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[59].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[5].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[5].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[5].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[5].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[60].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[60].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[60].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[60].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[61].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[61].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[61].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[61].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[62].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[62].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[62].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[62].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[63].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[63].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[63].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[63].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[64].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[64].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[64].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[64].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[65].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[65].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[65].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[65].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[66].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[66].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[66].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[66].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[67].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[67].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[67].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[67].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[68].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[68].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[68].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[68].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[69].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[69].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[69].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[69].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[6].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[6].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[6].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[6].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[70].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[70].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[70].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[70].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[71].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[71].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[71].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[71].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[72].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[72].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[72].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[72].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[73].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[73].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[73].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[73].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[74].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[74].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[74].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[74].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[75].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[75].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[75].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[75].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[76].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[76].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[76].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[76].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[77].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[77].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[77].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[77].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[78].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[78].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[78].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[78].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[79].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[79].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[79].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[79].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[7].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[7].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[7].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[7].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[80].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[80].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[80].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[80].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[81].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[81].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[81].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[81].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[82].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[82].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[82].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[82].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[83].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[83].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[83].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[83].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[84].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[84].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[84].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[84].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[85].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[85].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[85].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[85].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[86].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[86].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[86].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[86].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[87].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[87].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[87].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[87].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[88].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[88].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[88].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[88].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[89].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[89].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[89].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[89].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[8].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[8].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[8].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[8].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[90].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[90].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[90].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[90].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[91].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[91].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[91].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[91].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[92].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[92].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[92].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[92].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[93].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[93].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[93].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[93].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[94].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[94].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[94].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[94].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[95].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[95].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[95].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[95].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[9].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[9].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[9].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BRAM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[9].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[10].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[10].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[10].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[10].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[11].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[11].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[11].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[11].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[12].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[12].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[12].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[12].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[13].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[13].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[13].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[13].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[14].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[14].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[14].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[14].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[3].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[4].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[4].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[4].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[4].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[5].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[5].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[5].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[5].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[6].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[6].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[6].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[6].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[7].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[7].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[7].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[7].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[8].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[8].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[8].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[8].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[9].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAU connected to power/ground net
   BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[9].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[9].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
   of frag REGCLKAL connected to power/ground net
   BROM_instance/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[9].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP_REGCLKAL_tiesig
WARNING:PhysDesignRules:372 - Gated clock. Clock net control0<13> is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal <pca9564_int_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <pca9564_data<0>_IBUF> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <pca9564_data<1>_IBUF> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <pca9564_data<2>_IBUF> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <pca9564_data<3>_IBUF> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <pca9564_data<4>_IBUF> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <pca9564_data<5>_IBUF> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <pca9564_data<6>_IBUF> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <pca9564_data<7>_IBUF> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <vio0/U0/I_VIO/reset_f_edge/iDOUT<1>>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   ProtoComp319.PULL is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   ProtoComp319.PULL.1 is set but the tri state is not configured. 
WARNING:PhysDesignRules:781 - PULLUP on an active net. PULLUP of comp
   ProtoComp319.PULL.2 is set but the tri state is not configured. 

Section 3 - Informational
-------------------------
INFO:Security:67 - XILINXD_LICENSE_FILE is set to
'2100@i80pdc.irf.uni-karlsruhe.de' in /home/asip04/.flexlmrc.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@i80pdc.irf.uni-karlsruhe.de'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@scclic2.scc.kit.edu:'.
INFO:Security:56 - Part 'xc5vlx110t' is not a WebPack part.
INFO:LIT:243 - Logical network pca9564_data<0>_IBUF has no load.
INFO:LIT:395 - The above info message is repeated 41 more times for the
   following (max. 5 shown):
   pca9564_data<1>_IBUF,
   pca9564_data<2>_IBUF,
   pca9564_data<3>_IBUF,
   pca9564_data<4>_IBUF,
   pca9564_data<5>_IBUF
   To see the details of these info messages, please use the -detail switch.
INFO:MapLib:562 - No environment variables are currently set.
INFO:MapLib:856 - PLL_ADV Inst_DCM_100/PLL_ADV_INST CLKIN2 pin was disconnected
   because a constant 1 is driving the CLKINSEL pin.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 0.950 Volts. (default - Range: 0.950 to
   1.050 Volts)
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
 159 block(s) removed
  68 block(s) optimized away
 161 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block "Inst_DCM_100/CLKOUT1_BUFG_INST" (CKBUF) removed.
 The signal "Inst_DCM_100/CLKOUT1_BUF" is loadless and has been removed.
Loadless block "Inst_DCM_100/CLKOUT2_BUFG_INST" (CKBUF) removed.
 The signal "Inst_DCM_100/CLKOUT2_BUF" is loadless and has been removed.
Loadless block "Inst_DCM_100/CLKOUT3_BUFG_INST" (CKBUF) removed.
 The signal "Inst_DCM_100/CLKOUT3_BUF" is loadless and has been removed.
Loadless block "Inst_DCM_100/CLKOUT4_BUFG_INST" (CKBUF) removed.
 The signal "Inst_DCM_100/CLKOUT4_BUF" is loadless and has been removed.
Loadless block "Inst_DCM_100/CLKOUT5_BUFG_INST" (CKBUF) removed.
 The signal "Inst_DCM_100/CLKOUT5_BUF" is loadless and has been removed.
Loadless block "icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[10].U_LUT" (ROM)
removed.
Loadless block "icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[11].U_LUT" (ROM)
removed.
Loadless block "icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[12].U_LUT" (ROM)
removed.
Loadless block "icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[13].U_LUT" (ROM)
removed.
Loadless block "icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[14].U_LUT" (ROM)
removed.
Loadless block "icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT" (ROM)
removed.
Loadless block "icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[3].U_LUT" (ROM)
removed.
Loadless block "icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[4].U_LUT" (ROM)
removed.
Loadless block "icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[5].U_LUT" (ROM)
removed.
Loadless block "icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[6].U_LUT" (ROM)
removed.
Loadless block "icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[7].U_LUT" (ROM)
removed.
Loadless block "icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[8].U_LUT" (ROM)
removed.
Loadless block "icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[9].U_LUT" (ROM)
removed.
Loadless block "ila0/U0/I_YES_D.U_ILA/U_STAT/U_DSR" (ROM) removed.
Loadless block "ila0/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_B" (ROM)
removed.
Loadless block "vio0/U0/I_VIO/reset_f_edge/I_H2L.U_DOUT" (SFF) removed.
The signal "control0<10>" is sourceless and has been removed.
The signal "control0<11>" is sourceless and has been removed.
The signal "control0<15>" is sourceless and has been removed.
 Sourceless block "ila0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O272"
(ROM) removed.
  The signal "ila0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O272" is
sourceless and has been removed.
The signal "control0<16>" is sourceless and has been removed.
 Sourceless block "ila0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O83"
(ROM) removed.
  The signal "ila0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O83" is
sourceless and has been removed.
The signal "control0<17>" is sourceless and has been removed.
The signal "control0<18>" is sourceless and has been removed.
The signal "control0<19>" is sourceless and has been removed.
 Sourceless block
"ila0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O272_SW0" (ROM) removed.
  The signal "ila0/N49" is sourceless and has been removed.
The signal "control0<21>" is sourceless and has been removed.
The signal "control0<22>" is sourceless and has been removed.
The signal "control0<23>" is sourceless and has been removed.
The signal "control0<24>" is sourceless and has been removed.
 Sourceless block "ila0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O36"
(ROM) removed.
  The signal "ila0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O36" is
sourceless and has been removed.
The signal "control0<25>" is sourceless and has been removed.
The signal "control0<26>" is sourceless and has been removed.
The signal "control0<27>" is sourceless and has been removed.
The signal "control0<28>" is sourceless and has been removed.
 Sourceless block "ila0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O176"
(ROM) removed.
  The signal "ila0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O176" is
sourceless and has been removed.
The signal "control0<29>" is sourceless and has been removed.
The signal "control0<30>" is sourceless and has been removed.
The signal "control0<31>" is sourceless and has been removed.
The signal "control0<32>" is sourceless and has been removed.
The signal "control0<33>" is sourceless and has been removed.
The signal "control0<34>" is sourceless and has been removed.
The signal "control0<35>" is sourceless and has been removed.
The signal "control0<7>" is sourceless and has been removed.
The signal "control1<10>" is sourceless and has been removed.
The signal "control1<11>" is sourceless and has been removed.
The signal "control1<12>" is sourceless and has been removed.
 Sourceless block "vio0/U0/I_VIO/U_STATUS/iSTAT_CNT<7>71" (ROM) removed.
  The signal "vio0/U0/I_VIO/U_STATUS/iSTAT_CNT<7>71" is sourceless and has been
removed.
The signal "control1<13>" is sourceless and has been removed.
The signal "control1<14>" is sourceless and has been removed.
The signal "control1<15>" is sourceless and has been removed.
The signal "control1<16>" is sourceless and has been removed.
The signal "control1<17>" is sourceless and has been removed.
The signal "control1<18>" is sourceless and has been removed.
 Sourceless block "vio0/U0/I_VIO/U_STATUS/iSTAT_CNT<7>35" (ROM) removed.
  The signal "vio0/U0/I_VIO/U_STATUS/iSTAT_CNT<7>35" is sourceless and has been
removed.
The signal "control1<19>" is sourceless and has been removed.
The signal "control1<20>" is sourceless and has been removed.
The signal "control1<21>" is sourceless and has been removed.
The signal "control1<22>" is sourceless and has been removed.
The signal "control1<23>" is sourceless and has been removed.
The signal "control1<24>" is sourceless and has been removed.
 Sourceless block "vio0/U0/I_VIO/U_STATUS/iSTAT_CNT<7>164" (ROM) removed.
  The signal "vio0/U0/I_VIO/U_STATUS/iSTAT_CNT<7>164" is sourceless and has been
removed.
The signal "control1<25>" is sourceless and has been removed.
The signal "control1<26>" is sourceless and has been removed.
The signal "control1<27>" is sourceless and has been removed.
The signal "control1<28>" is sourceless and has been removed.
The signal "control1<29>" is sourceless and has been removed.
The signal "control1<30>" is sourceless and has been removed.
 Sourceless block "vio0/U0/I_VIO/U_STATUS/iSTAT_CNT<7>128" (ROM) removed.
  The signal "vio0/U0/I_VIO/U_STATUS/iSTAT_CNT<7>128" is sourceless and has been
removed.
The signal "control1<31>" is sourceless and has been removed.
The signal "control1<32>" is sourceless and has been removed.
The signal "control1<33>" is sourceless and has been removed.
The signal "control1<34>" is sourceless and has been removed.
The signal "control1<35>" is sourceless and has been removed.
The signal "control1<8>" is sourceless and has been removed.
 Sourceless block "vio0/U0/I_VIO/U_STATUS/iSTAT_CNT<7>260_SW0" (ROM) removed.
  The signal "vio0/N38" is sourceless and has been removed.
The signal "control1<9>" is sourceless and has been removed.
The signal "BRAM_instance/N1" is sourceless and has been removed.
The signal "icon0/U0/U_ICON/iCOMMAND_SEL<6>" is sourceless and has been removed.
 Sourceless block "icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_HCE" (ROM)
removed.
 Sourceless block "icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_LCE" (ROM)
removed.
 Sourceless block "icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[6].U_HCE" (ROM)
removed.
 Sourceless block "icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[6].U_LCE" (ROM)
removed.
The signal "icon0/U0/U_ICON/iCOMMAND_SEL<7>" is sourceless and has been removed.
 Sourceless block "icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[7].U_HCE" (ROM)
removed.
 Sourceless block "icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[7].U_LCE" (ROM)
removed.
 Sourceless block "icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[7].U_HCE" (ROM)
removed.
 Sourceless block "icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[7].U_LCE" (ROM)
removed.
The signal "icon0/U0/U_ICON/iCOMMAND_SEL<11>" is sourceless and has been
removed.
 Sourceless block "icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[11].U_HCE" (ROM)
removed.
 Sourceless block "icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[11].U_LCE" (ROM)
removed.
 Sourceless block "icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[11].U_HCE" (ROM)
removed.
 Sourceless block "icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[11].U_LCE" (ROM)
removed.
The signal "icon0/U0/U_ICON/iCOMMAND_SEL<12>" is sourceless and has been
removed.
 Sourceless block "icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[12].U_HCE" (ROM)
removed.
 Sourceless block "icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[12].U_LCE" (ROM)
removed.
 Sourceless block "icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[12].U_HCE" (ROM)
removed.
 Sourceless block "icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[12].U_LCE" (ROM)
removed.
The signal "icon0/U0/U_ICON/iCOMMAND_SEL<13>" is sourceless and has been
removed.
 Sourceless block "icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[13].U_HCE" (ROM)
removed.
 Sourceless block "icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[13].U_LCE" (ROM)
removed.
 Sourceless block "icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[13].U_HCE" (ROM)
removed.
 Sourceless block "icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[13].U_LCE" (ROM)
removed.
The signal "icon0/U0/U_ICON/iCOMMAND_SEL<14>" is sourceless and has been
removed.
 Sourceless block "icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[14].U_HCE" (ROM)
removed.
 Sourceless block "icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[14].U_LCE" (ROM)
removed.
 Sourceless block "icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[14].U_HCE" (ROM)
removed.
 Sourceless block "icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[14].U_LCE" (ROM)
removed.
The signal "icon0/U0/U_ICON/iCOMMAND_SEL<15>" is sourceless and has been
removed.
 Sourceless block "icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_HCE" (ROM)
removed.
 Sourceless block "icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_LCE" (ROM)
removed.
 Sourceless block "icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[15].U_HCE" (ROM)
removed.
 Sourceless block "icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[15].U_LCE" (ROM)
removed.
The signal
"ila0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAN
D.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/SRL_Q_O" is
sourceless and has been removed.
The signal
"AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<9>" is sourceless and has been
removed.
The signal
"AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<8>" is sourceless and has been
removed.
The signal
"AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<7>" is sourceless and has been
removed.
The signal
"AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<6>" is sourceless and has been
removed.
The signal
"AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<5>" is sourceless and has been
removed.
The signal
"AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<4>" is sourceless and has been
removed.
The signal
"AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<3>" is sourceless and has been
removed.
The signal
"AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<2>" is sourceless and has been
removed.
The signal "AudioR/AudioOutFIFO_Instance/dout<7>" is sourceless and has been
removed.
The signal "AudioR/AudioOutFIFO_Instance/dout<6>" is sourceless and has been
removed.
The signal "AudioR/AudioOutFIFO_Instance/dout<5>" is sourceless and has been
removed.
The signal "AudioR/AudioOutFIFO_Instance/dout<4>" is sourceless and has been
removed.
The signal "AudioR/AudioOutFIFO_Instance/dout<3>" is sourceless and has been
removed.
The signal "AudioR/AudioOutFIFO_Instance/dout<2>" is sourceless and has been
removed.
The signal "AudioR/AudioOutFIFO_Instance/dout<1>" is sourceless and has been
removed.
The signal "AudioR/AudioOutFIFO_Instance/dout<0>" is sourceless and has been
removed.
The signal
"AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_cy<8>" is
sourceless and has been removed.
 Sourceless block
"AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_xor<9>" (XOR)
removed.
  The signal
"AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_sub0000<9>" is sourceless and
has been removed.
   Sourceless block
"AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_9" (FF) removed.
The signal
"AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<9>" is
sourceless and has been removed.
The signal
"AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_cy<7>" is
sourceless and has been removed.
 Sourceless block
"AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_xor<8>" (XOR)
removed.
  The signal
"AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_sub0000<8>" is sourceless and
has been removed.
   Sourceless block
"AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_8" (FF) removed.
 Sourceless block
"AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_cy<8>" (MUX)
removed.
The signal
"AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<8>" is
sourceless and has been removed.
The signal
"AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_cy<6>" is
sourceless and has been removed.
 Sourceless block
"AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_xor<7>" (XOR)
removed.
  The signal
"AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_sub0000<7>" is sourceless and
has been removed.
   Sourceless block
"AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_7" (FF) removed.
 Sourceless block
"AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_cy<7>" (MUX)
removed.
The signal
"AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<7>" is
sourceless and has been removed.
The signal
"AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_cy<5>" is
sourceless and has been removed.
 Sourceless block
"AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_xor<6>" (XOR)
removed.
  The signal
"AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_sub0000<6>" is sourceless and
has been removed.
   Sourceless block
"AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_6" (FF) removed.
 Sourceless block
"AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_cy<6>" (MUX)
removed.
The signal
"AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<6>" is
sourceless and has been removed.
The signal
"AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_cy<4>" is
sourceless and has been removed.
 Sourceless block
"AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_xor<5>" (XOR)
removed.
  The signal
"AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_sub0000<5>" is sourceless and
has been removed.
   Sourceless block
"AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_5" (FF) removed.
 Sourceless block
"AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_cy<5>" (MUX)
removed.
The signal
"AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<5>" is
sourceless and has been removed.
The signal
"AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_cy<3>" is
sourceless and has been removed.
 Sourceless block
"AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_xor<4>" (XOR)
removed.
  The signal
"AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_sub0000<4>" is sourceless and
has been removed.
   Sourceless block
"AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_4" (FF) removed.
 Sourceless block
"AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_cy<4>" (MUX)
removed.
The signal
"AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<4>" is
sourceless and has been removed.
The signal
"AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_cy<2>" is
sourceless and has been removed.
 Sourceless block
"AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_xor<3>" (XOR)
removed.
  The signal
"AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_sub0000<3>" is sourceless and
has been removed.
   Sourceless block
"AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_3" (FF) removed.
 Sourceless block
"AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_cy<3>" (MUX)
removed.
The signal
"AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<3>" is
sourceless and has been removed.
The signal
"AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_cy<1>" is
sourceless and has been removed.
 Sourceless block
"AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_xor<2>" (XOR)
removed.
  The signal
"AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_sub0000<2>" is sourceless and
has been removed.
   Sourceless block
"AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_2" (FF) removed.
 Sourceless block
"AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_cy<2>" (MUX)
removed.
The signal
"AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<2>" is
sourceless and has been removed.
The signal
"AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_cy<0>" is
sourceless and has been removed.
 Sourceless block
"AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_cy<1>" (MUX)
removed.
The signal
"AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<1>" is
sourceless and has been removed.
The signal
"AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<0>" is
sourceless and has been removed.
 Sourceless block
"AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_cy<0>" (MUX)
removed.
The signal
"AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<9>" is sourceless and has been
removed.
The signal
"AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<8>" is sourceless and has been
removed.
The signal
"AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<7>" is sourceless and has been
removed.
The signal
"AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<6>" is sourceless and has been
removed.
The signal
"AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<5>" is sourceless and has been
removed.
The signal
"AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<4>" is sourceless and has been
removed.
The signal
"AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<3>" is sourceless and has been
removed.
The signal
"AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i<2>" is sourceless and has been
removed.
The signal "AudioL/AudioOutFIFO_Instance/dout<7>" is sourceless and has been
removed.
The signal "AudioL/AudioOutFIFO_Instance/dout<6>" is sourceless and has been
removed.
The signal "AudioL/AudioOutFIFO_Instance/dout<5>" is sourceless and has been
removed.
The signal "AudioL/AudioOutFIFO_Instance/dout<4>" is sourceless and has been
removed.
The signal "AudioL/AudioOutFIFO_Instance/dout<3>" is sourceless and has been
removed.
The signal "AudioL/AudioOutFIFO_Instance/dout<2>" is sourceless and has been
removed.
The signal "AudioL/AudioOutFIFO_Instance/dout<1>" is sourceless and has been
removed.
The signal "AudioL/AudioOutFIFO_Instance/dout<0>" is sourceless and has been
removed.
The signal
"AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_cy<8>" is
sourceless and has been removed.
 Sourceless block
"AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_xor<9>" (XOR)
removed.
  The signal
"AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_sub0000<9>" is sourceless and
has been removed.
   Sourceless block
"AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_9" (FF) removed.
The signal
"AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<9>" is
sourceless and has been removed.
The signal
"AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_cy<7>" is
sourceless and has been removed.
 Sourceless block
"AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_xor<8>" (XOR)
removed.
  The signal
"AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_sub0000<8>" is sourceless and
has been removed.
   Sourceless block
"AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_8" (FF) removed.
 Sourceless block
"AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_cy<8>" (MUX)
removed.
The signal
"AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<8>" is
sourceless and has been removed.
The signal
"AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_cy<6>" is
sourceless and has been removed.
 Sourceless block
"AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_xor<7>" (XOR)
removed.
  The signal
"AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_sub0000<7>" is sourceless and
has been removed.
   Sourceless block
"AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_7" (FF) removed.
 Sourceless block
"AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_cy<7>" (MUX)
removed.
The signal
"AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<7>" is
sourceless and has been removed.
The signal
"AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_cy<5>" is
sourceless and has been removed.
 Sourceless block
"AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_xor<6>" (XOR)
removed.
  The signal
"AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_sub0000<6>" is sourceless and
has been removed.
   Sourceless block
"AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_6" (FF) removed.
 Sourceless block
"AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_cy<6>" (MUX)
removed.
The signal
"AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<6>" is
sourceless and has been removed.
The signal
"AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_cy<4>" is
sourceless and has been removed.
 Sourceless block
"AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_xor<5>" (XOR)
removed.
  The signal
"AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_sub0000<5>" is sourceless and
has been removed.
   Sourceless block
"AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_5" (FF) removed.
 Sourceless block
"AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_cy<5>" (MUX)
removed.
The signal
"AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<5>" is
sourceless and has been removed.
The signal
"AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_cy<3>" is
sourceless and has been removed.
 Sourceless block
"AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_xor<4>" (XOR)
removed.
  The signal
"AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_sub0000<4>" is sourceless and
has been removed.
   Sourceless block
"AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_4" (FF) removed.
 Sourceless block
"AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_cy<4>" (MUX)
removed.
The signal
"AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<4>" is
sourceless and has been removed.
The signal
"AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_cy<2>" is
sourceless and has been removed.
 Sourceless block
"AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_xor<3>" (XOR)
removed.
  The signal
"AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_sub0000<3>" is sourceless and
has been removed.
   Sourceless block
"AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_3" (FF) removed.
 Sourceless block
"AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_cy<3>" (MUX)
removed.
The signal
"AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<3>" is
sourceless and has been removed.
The signal
"AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_cy<1>" is
sourceless and has been removed.
 Sourceless block
"AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_xor<2>" (XOR)
removed.
  The signal
"AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_sub0000<2>" is sourceless and
has been removed.
   Sourceless block
"AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_2" (FF) removed.
 Sourceless block
"AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_cy<2>" (MUX)
removed.
The signal
"AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<2>" is
sourceless and has been removed.
The signal
"AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_cy<0>" is
sourceless and has been removed.
 Sourceless block
"AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_cy<1>" (MUX)
removed.
The signal
"AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<1>" is
sourceless and has been removed.
The signal
"AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<0>" is
sourceless and has been removed.
 Sourceless block
"AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_cy<0>" (MUX)
removed.
Unused block
"AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<0>" (ROM)
removed.
Unused block
"AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<1>" (ROM)
removed.
Unused block
"AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<2>" (ROM)
removed.
Unused block
"AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<3>" (ROM)
removed.
Unused block
"AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<4>" (ROM)
removed.
Unused block
"AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<5>" (ROM)
removed.
Unused block
"AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<6>" (ROM)
removed.
Unused block
"AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<7>" (ROM)
removed.
Unused block
"AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<8>" (ROM)
removed.
Unused block
"AudioL/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<9>" (ROM)
removed.
Unused block
"AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<0>" (ROM)
removed.
Unused block
"AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<1>" (ROM)
removed.
Unused block
"AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<2>" (ROM)
removed.
Unused block
"AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<3>" (ROM)
removed.
Unused block
"AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<4>" (ROM)
removed.
Unused block
"AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<5>" (ROM)
removed.
Unused block
"AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<6>" (ROM)
removed.
Unused block
"AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<7>" (ROM)
removed.
Unused block
"AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<8>" (ROM)
removed.
Unused block
"AudioR/AudioOutFIFO_Instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_
sync_fifo.gl0.wr/gwas.gwdc0.wdc/Msub_wr_data_count_i_sub0000_lut<9>" (ROM)
removed.
Unused block "icon0/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[11].U_LUT" (ROM)
removed.
Unused block "icon0/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[12].U_LUT" (ROM)
removed.
Unused block "icon0/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[13].U_LUT" (ROM)
removed.
Unused block "icon0/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[14].U_LUT" (ROM)
removed.
Unused block "icon0/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[15].U_LUT" (ROM)
removed.
Unused block "icon0/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[6].U_LUT" (ROM) removed.
Unused block "icon0/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[7].U_LUT" (ROM) removed.
Unused block "icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_HCE" (ROM)
removed.
Unused block "icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE" (ROM) removed.
Unused block "icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_HCE" (ROM) removed.
Unused block "icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_HCE" (ROM) removed.
Unused block "icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE" (ROM) removed.
Unused block "icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[4].U_HCE" (ROM) removed.
Unused block "icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_HCE" (ROM) removed.
Unused block "icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_HCE" (ROM) removed.
Unused block "icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_HCE" (ROM) removed.
Unused block "icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[0].U_HCE" (ROM) removed.
Unused block "icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[10].U_HCE" (ROM)
removed.
Unused block "icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[10].U_LCE" (ROM)
removed.
Unused block "icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[1].U_HCE" (ROM) removed.
Unused block "icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[2].U_HCE" (ROM) removed.
Unused block "icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[3].U_HCE" (ROM) removed.
Unused block "icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[4].U_HCE" (ROM) removed.
Unused block "icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[4].U_LCE" (ROM) removed.
Unused block "icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[5].U_HCE" (ROM) removed.
Unused block "icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[5].U_LCE" (ROM) removed.
Unused block "icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[8].U_HCE" (ROM) removed.
Unused block "icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[8].U_LCE" (ROM) removed.
Unused block "icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_HCE" (ROM) removed.
Unused block "icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE" (ROM) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		AudioL/AudioOutFIFO_Instance/XST_GND
VCC 		AudioL/AudioOutFIFO_Instance/XST_VCC
GND 		AudioR/AudioOutFIFO_Instance/XST_GND
VCC 		AudioR/AudioOutFIFO_Instance/XST_VCC
GND 		BRAM_instance/XST_GND
VCC 		BRAM_instance/XST_VCC
GND 		BROM_instance/XST_GND
VCC 		BROM_instance/XST_VCC
VCC 		XST_VCC
GND 		icon0/XST_GND
VCC 		icon0/XST_VCC
GND
		ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_C
S_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_
GAND_SRL_SLICE/XST_GND
VCC
		ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_C
S_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_
GAND_SRL_SLICE/XST_VCC
VCC
		ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_C
S_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/XST_VCC
GND
		ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_
CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U
_GAND_SRL_SLICE/XST_GND
VCC
		ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_
CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U
_GAND_SRL_SLICE/XST_VCC
VCC
		ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_
CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/XST_VCC
GND
		ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_
CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U
_GAND_SRL_SLICE/XST_GND
VCC
		ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_
CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U
_GAND_SRL_SLICE/XST_VCC
VCC
		ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_
CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/XST_VCC
LUT4 		ila0/U0/I_YES_D.U_ILA/U_STAT/F_SSTAT[6].I_STAT.U_STAT
LUT6 		ila0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O140
LUT5 		ila0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O202
GND
		ila0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GA
ND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SL
ICE.U_GAND_SRL_SLICE/XST_GND
VCC
		ila0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GA
ND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SL
ICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		ila0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GA
ND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/XST_VCC
GND 		ila0/XST_GND
VCC 		ila0/XST_VCC
FDE 		vio0/U0/I_VIO/U_DATA_OUT
   optimized to 0
LUT4 		vio0/U0/I_VIO/U_STATUS/F_STAT[4].I_STAT.U_STAT
LUT4 		vio0/U0/I_VIO/U_STATUS/F_STAT[6].I_STAT.U_STAT
LUT4 		vio0/U0/I_VIO/U_STATUS/F_STAT[7].I_STAT.U_STAT
LUT4 		vio0/U0/I_VIO/U_STATUS/U_SMUX/U_CS_MUX/I4.U_MUX16/Mmux_O_5_f7_SW0
LUT6 		vio0/U0/I_VIO/U_STATUS/iSTAT_CNT<7>260
GND 		vio0/XST_GND
VCC 		vio0/XST_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| AudioL_Out                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| AudioR_Out                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
| clk_in                             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| clock_33                           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| knop<0>                            | IOB              | INPUT     | LVCMOS33             |       |          |      |              | PULLDOWN |          |
| knop<1>                            | IOB              | INPUT     | LVCMOS33             |       |          |      |              | PULLDOWN |          |
| knop<2>                            | IOB              | INPUT     | LVCMOS33             |       |          |      |              | PULLDOWN |          |
| knop<3>                            | IOB              | INPUT     | LVCMOS33             |       |          |      |              | PULLDOWN |          |
| led_buildin<0>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| led_buildin<1>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| led_buildin<2>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| led_buildin<3>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| pca9564_address<0>                 | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              | PULLUP   |          |
| pca9564_address<1>                 | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              | PULLUP   |          |
| pca9564_ce                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              | PULLUP   |          |
| pca9564_data<0>                    | IOB              | INPUT     | LVCMOS33             |       |          |      |              | PULLUP   |          |
| pca9564_data<1>                    | IOB              | INPUT     | LVCMOS33             |       |          |      |              | PULLUP   |          |
| pca9564_data<2>                    | IOB              | INPUT     | LVCMOS33             |       |          |      |              | PULLUP   |          |
| pca9564_data<3>                    | IOB              | INPUT     | LVCMOS33             |       |          |      |              | PULLUP   |          |
| pca9564_data<4>                    | IOB              | INPUT     | LVCMOS33             |       |          |      |              | PULLUP   |          |
| pca9564_data<5>                    | IOB              | INPUT     | LVCMOS33             |       |          |      |              | PULLUP   |          |
| pca9564_data<6>                    | IOB              | INPUT     | LVCMOS33             |       |          |      |              | PULLUP   |          |
| pca9564_data<7>                    | IOB              | INPUT     | LVCMOS33             |       |          |      |              | PULLUP   |          |
| pca9564_int                        | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| pca9564_rd                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| pca9564_reset                      | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| pca9564_wr                         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | FAST |              |          |          |
| reset                              | IOB              | INPUT     | LVCMOS33             |       |          |      |              | PULLDOWN |          |
| serial0_in                         | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| serial0_out                        | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------
ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_
GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/U_SCNT_CMP/I_CS_GAND
.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET_MSET
ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS
_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/U_WCNT_HCMP/I_CS_GA
ND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET_MSET
ila0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS
_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/U_WCNT_LCMP/I_CS_GA
ND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET_MSET
ila0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_CS_GAND
.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_USE_RPM_NE0.
U_GAND_SRL_SET_MSET
ila0/U0_I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_CDONE_MSET
ila0/U0_I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_CMPRESET_MSET
ila0/U0_I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_NS0_MSET
ila0/U0_I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_NS1_MSET
ila0/U0_I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_SCRST_MSET

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
