<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="MicroProcesador.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="MicroProcesador.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MicroProcesador.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MicroProcesador.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="MicroProcesador.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="MicroProcesador.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="MicroProcesador.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="MicroProcesador.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="MicroProcesador.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="MicroProcesador.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="MicroProcesador.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MicroProcesador.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="MicroProcesador.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="MicroProcesador.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MicroProcesador.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="MicroProcesador.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="MicroProcesador.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="MicroProcesador.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="MicroProcesador.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="MicroProcesador.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MicroProcesador.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="MicroProcesador_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="MicroProcesador_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="MicroProcesador_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="MicroProcesador_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="MicroProcesador_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MicroProcesador_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MicroProcesador_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="MicroProcesador_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="MicroProcesador_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MicroProcesador_par.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="MicroProcesador_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="MicroProcesador_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MicroProcesador_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MicroProcesador_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="micro_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="micro_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="micro_test_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="microprocesador.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="microprocesador.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="microprocesador.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1490307874" xil_pn:in_ck="8618871921325773893" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1490307874">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../../../ElectronicaDigital/Xilinx/divisor_frecuencia_10hz/divisor_frecuencia_10hz.vhd"/>
      <outfile xil_pn:name="../ALU/ALU.vhd"/>
      <outfile xil_pn:name="../ControlUnit/Control_Unit.vhd"/>
      <outfile xil_pn:name="../decoder_Ops_ALU/decoder_Ops_ALU.vhd"/>
      <outfile xil_pn:name="../demux2_1/demux2_1.vhd"/>
      <outfile xil_pn:name="../demux3_1/demux3_1.vhd"/>
      <outfile xil_pn:name="../demux3_1_8bits/demux3_18bits.vhd"/>
      <outfile xil_pn:name="../demux_ALU/demux_ALU.vhd"/>
      <outfile xil_pn:name="../modulo_Logico/modulo_Logico.vhd"/>
      <outfile xil_pn:name="../ram_16bits/ram_16bits.vhd"/>
      <outfile xil_pn:name="../register_output/register_output.vhd"/>
      <outfile xil_pn:name="../registro_16bits/registro_16bits.vhd"/>
      <outfile xil_pn:name="../registro_8bits/registro_8bits.vhd"/>
      <outfile xil_pn:name="../registros_Clk/registros_Clk.vhd"/>
      <outfile xil_pn:name="../registros_Control/registros_Control.vhd"/>
      <outfile xil_pn:name="../sumador/sumador.vhd"/>
      <outfile xil_pn:name="MicroProcesador.vhd"/>
      <outfile xil_pn:name="micro_test.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1490306345" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5659084951723823345" xil_pn:start_ts="1490306345">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490306345" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5225814784919411409" xil_pn:start_ts="1490306345">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490306345" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-8980020843879637801" xil_pn:start_ts="1490306345">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490307874" xil_pn:in_ck="8618871921325773893" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1490307874">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../../../ElectronicaDigital/Xilinx/divisor_frecuencia_10hz/divisor_frecuencia_10hz.vhd"/>
      <outfile xil_pn:name="../ALU/ALU.vhd"/>
      <outfile xil_pn:name="../ControlUnit/Control_Unit.vhd"/>
      <outfile xil_pn:name="../decoder_Ops_ALU/decoder_Ops_ALU.vhd"/>
      <outfile xil_pn:name="../demux2_1/demux2_1.vhd"/>
      <outfile xil_pn:name="../demux3_1/demux3_1.vhd"/>
      <outfile xil_pn:name="../demux3_1_8bits/demux3_18bits.vhd"/>
      <outfile xil_pn:name="../demux_ALU/demux_ALU.vhd"/>
      <outfile xil_pn:name="../modulo_Logico/modulo_Logico.vhd"/>
      <outfile xil_pn:name="../ram_16bits/ram_16bits.vhd"/>
      <outfile xil_pn:name="../register_output/register_output.vhd"/>
      <outfile xil_pn:name="../registro_16bits/registro_16bits.vhd"/>
      <outfile xil_pn:name="../registro_8bits/registro_8bits.vhd"/>
      <outfile xil_pn:name="../registros_Clk/registros_Clk.vhd"/>
      <outfile xil_pn:name="../registros_Control/registros_Control.vhd"/>
      <outfile xil_pn:name="../sumador/sumador.vhd"/>
      <outfile xil_pn:name="MicroProcesador.vhd"/>
      <outfile xil_pn:name="micro_test.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1490307878" xil_pn:in_ck="8618871921325773893" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-207681072203008608" xil_pn:start_ts="1490307874">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="micro_test_beh.prj"/>
      <outfile xil_pn:name="micro_test_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1490307878" xil_pn:in_ck="-6084150380116666200" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-1917852621250231795" xil_pn:start_ts="1490307878">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="micro_test_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1490306125" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8150570896762619503" xil_pn:start_ts="1490306125">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490306125" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-8980020843879637801" xil_pn:start_ts="1490306125">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490306125" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1490306125">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490306125" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3674256273930238705" xil_pn:start_ts="1490306125">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490306125" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1490306125">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490306125" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="5855263937681196065" xil_pn:start_ts="1490306125">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490307124" xil_pn:in_ck="-6440789687785075300" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="7143597177626259348" xil_pn:start_ts="1490306984">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="MicroProcesador.lso"/>
      <outfile xil_pn:name="MicroProcesador.ngc"/>
      <outfile xil_pn:name="MicroProcesador.ngr"/>
      <outfile xil_pn:name="MicroProcesador.prj"/>
      <outfile xil_pn:name="MicroProcesador.stx"/>
      <outfile xil_pn:name="MicroProcesador.syr"/>
      <outfile xil_pn:name="MicroProcesador.xst"/>
      <outfile xil_pn:name="MicroProcesador_vhdl.prj"/>
      <outfile xil_pn:name="MicroProcesador_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1490306296" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-7278977534847397276" xil_pn:start_ts="1490306296">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1490306302" xil_pn:in_ck="-3570804988852012110" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-863577391625852668" xil_pn:start_ts="1490306296">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="MicroProcesador.bld"/>
      <outfile xil_pn:name="MicroProcesador.ngd"/>
      <outfile xil_pn:name="MicroProcesador_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1490306306" xil_pn:in_ck="-3570804988852012109" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1490306302">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MicroProcesador.pcf"/>
      <outfile xil_pn:name="MicroProcesador_map.map"/>
      <outfile xil_pn:name="MicroProcesador_map.mrp"/>
      <outfile xil_pn:name="MicroProcesador_map.ncd"/>
      <outfile xil_pn:name="MicroProcesador_map.ngm"/>
      <outfile xil_pn:name="MicroProcesador_map.xrpt"/>
      <outfile xil_pn:name="MicroProcesador_summary.xml"/>
      <outfile xil_pn:name="MicroProcesador_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1490306318" xil_pn:in_ck="-2713389294461260724" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1490306306">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="MicroProcesador.ncd"/>
      <outfile xil_pn:name="MicroProcesador.pad"/>
      <outfile xil_pn:name="MicroProcesador.par"/>
      <outfile xil_pn:name="MicroProcesador.ptwx"/>
      <outfile xil_pn:name="MicroProcesador.unroutes"/>
      <outfile xil_pn:name="MicroProcesador.xpi"/>
      <outfile xil_pn:name="MicroProcesador_pad.csv"/>
      <outfile xil_pn:name="MicroProcesador_pad.txt"/>
      <outfile xil_pn:name="MicroProcesador_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1490306327" xil_pn:in_ck="-3570804988852012241" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1490306318">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MicroProcesador.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="microprocesador.bgn"/>
      <outfile xil_pn:name="microprocesador.bit"/>
      <outfile xil_pn:name="microprocesador.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1490306318" xil_pn:in_ck="-3570804988852012241" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1490306315">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="MicroProcesador.twr"/>
      <outfile xil_pn:name="MicroProcesador.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
