<?xml version="1.0" encoding="UTF-8"?><oai_dc:dc xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd" xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/">
    <dc:contributor>Nannarelli, Alberto</dc:contributor>
    <dc:contributor>Suárez Gracia, Darío</dc:contributor>
    <dc:creator>Edo Vivancos, Isak</dc:creator>
    <dc:date>2018</dc:date>
    <dc:description>Cryptography involves mathematical theory and encryption meth- ods. Cryptography algorithms are designed around computational hardness assumptions. This leads to heavy computational intensive algorithms. Sometimes a software approach could not be enough, but a hardware approach could be very complex. In this project, we present a halfway between software and hardware approach using an FPGA. The intended outcome of the project is the design and development of two hardware-based accelerators for cryptography that can be dynamically loaded into the FPGA. Mul- tiple approaches are presented during the project in order to design and test the accelerators.</dc:description>
    <dc:identifier>http://zaguan.unizar.es/record/77996</dc:identifier>
    <dc:language>eng</dc:language>
    <dc:publisher>Universidad de Zaragoza; Departamento de Informática e Ingeniería de Sistemas; Área de Arquitectura y Tecnología de Computadores</dc:publisher>
    <dc:relation>http://zaguan.unizar.es/record/77996/files/TAZ-TFG-2018-1429.pdf</dc:relation>
    <dc:rights>http://creativecommons.org/licenses/by-nc-sa/3.0/</dc:rights>
    <dc:subject>Graduado en Ingeniería Informática</dc:subject>
    <dc:title>FPGA-based Accelerators for cryptography</dc:title>
    <dc:type>TAZ-TFG</dc:type>
    <dc:title xml:lang="en">FPGA-based Accelerators for cryptography</dc:title>
</oai_dc:dc>
