Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1.2 (lin64) Build 3605665 Fri Aug  5 22:52:02 MDT 2022
| Date         : Sun Dec 10 14:06:41 2023
| Host         : brg-zhang-xcel.ece.cornell.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_accelerator_utilization -kernels { Bert_layer_dataflow_region_1:level0_i/ulp/Bert_layer_dataflow_region_1_1/inst:Bert_layer_dataflow_region_1_1 Bert_layer_dataflow_region_2:level0_i/ulp/Bert_layer_dataflow_region_2_1/inst:Bert_layer_dataflow_region_2_1 Bert_layer_dataflow_region_3:level0_i/ulp/Bert_layer_dataflow_region_3_1/inst:Bert_layer_dataflow_region_3_1} -file kernel_util_synthed.rpt -name kernel_util_synthed -json
| Design       : level0_wrapper
| Device       : xcu280
| Design State : Synthesized
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Accelerator Utilization Design Information

Table of Contents
-----------------
1. System Utilization

1. System Utilization
---------------------

+-----------------------------------+-------------------+------------------+-------------------+----------------+---------------+----------------+
| Name                              | LUT               | LUTAsMem         | REG               | BRAM           | URAM          | DSP            |
+-----------------------------------+-------------------+------------------+-------------------+----------------+---------------+----------------+
| Platform                          |  173879 [ 13.34%] |  28884 [  4.81%] |  316208 [ 12.13%] |  199 [  9.87%] |   0 [  0.00%] |    4 [  0.04%] |
| User Budget                       | 1129801 [100.00%] | 572076 [100.00%] | 2291152 [100.00%] | 1817 [100.00%] | 960 [100.00%] | 9020 [100.00%] |
|    Used Resources                 |  439379 [ 38.89%] |  43432 [  7.59%] |  475709 [ 20.76%] |  184 [ 10.13%] | 129 [ 13.44%] |  981 [ 10.88%] |
|    Unused Resources               |  690422 [ 61.11%] | 528644 [ 92.41%] | 1815443 [ 79.24%] | 1633 [ 89.87%] | 831 [ 86.56%] | 8039 [ 89.12%] |
| Bert_layer_dataflow_region_1      |  104776 [  9.27%] |  11166 [  1.95%] |  116924 [  5.10%] |   69 [  3.80%] |   0 [  0.00%] |  207 [  2.29%] |
|    Bert_layer_dataflow_region_1_1 |  104776 [  9.27%] |  11166 [  1.95%] |  116924 [  5.10%] |   69 [  3.80%] |   0 [  0.00%] |  207 [  2.29%] |
| Bert_layer_dataflow_region_2      |  190593 [ 16.87%] |  16930 [  2.96%] |  200404 [  8.75%] |   38 [  2.09%] | 128 [ 13.33%] |  462 [  5.12%] |
|    Bert_layer_dataflow_region_2_1 |  190593 [ 16.87%] |  16930 [  2.96%] |  200404 [  8.75%] |   38 [  2.09%] | 128 [ 13.33%] |  462 [  5.12%] |
| Bert_layer_dataflow_region_3      |  144010 [ 12.75%] |  15336 [  2.68%] |  158381 [  6.91%] |   77 [  4.24%] |   1 [  0.10%] |  312 [  3.46%] |
|    Bert_layer_dataflow_region_3_1 |  144010 [ 12.75%] |  15336 [  2.68%] |  158381 [  6.91%] |   77 [  4.24%] |   1 [  0.10%] |  312 [  3.46%] |
+-----------------------------------+-------------------+------------------+-------------------+----------------+---------------+----------------+


