
---------- Begin Simulation Statistics ----------
simSeconds                                   0.051484                       # Number of seconds simulated (Second)
simTicks                                  51484160000                       # Number of ticks simulated (Tick)
finalTick                                 51484160000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    187.57                       # Real time elapsed on the host (Second)
hostTickRate                                274474392                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9639676                       # Number of bytes of host memory used (Byte)
simInsts                                     46698355                       # Number of instructions simulated (Count)
simOps                                       83201955                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   248960                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     443569                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            4                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           39                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples           90312                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.048255                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.561345                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |       89636     99.25%     99.25% |         571      0.63%     99.88% |          92      0.10%     99.99% |           1      0.00%     99.99% |           9      0.01%    100.00% |           0      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total             90312                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples     27808245                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.347667                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.236680                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.711341                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |    20495808     73.70%     73.70% |     6816698     24.51%     98.22% |      452056      1.63%     99.84% |       15878      0.06%     99.90% |       10824      0.04%     99.94% |       11153      0.04%     99.98% |        2886      0.01%     99.99% |        1624      0.01%    100.00% |        1318      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total     27808245                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples     28097368                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.131146                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.014097                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       3.419039                       (Unspecified)
system.caches.m_latencyHistSeqr          |    28068646     99.90%     99.90% |       25101      0.09%     99.99% |        2764      0.01%    100.00% |         382      0.00%    100.00% |         281      0.00%    100.00% |         164      0.00%    100.00% |          11      0.00%    100.00% |          19      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total       28097368                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           16                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          159                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples     28051956                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.010654                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.007230                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.129908                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |    28051614    100.00%    100.00% |         328      0.00%    100.00% |           9      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total     28051956                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples        45412                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    75.561415                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    67.415178                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    40.908714                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |       16693     36.76%     36.76% |       25098     55.27%     92.03% |        2764      6.09%     98.11% |         382      0.84%     98.95% |         281      0.62%     99.57% |         164      0.36%     99.93% |          11      0.02%     99.96% |          19      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total        45412                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples        45412                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.007927                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.212218                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |       45335     99.83%     99.83% |           0      0.00%     99.83% |          22      0.05%     99.88% |           0      0.00%     99.88% |          22      0.05%     99.93% |           0      0.00%     99.93% |          18      0.04%     99.97% |           0      0.00%     99.97% |          15      0.03%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total         45412                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples        44900                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.089042                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.764825                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |       44279     98.62%     98.62% |         531      1.18%     99.80% |          77      0.17%     99.97% |           1      0.00%     99.97% |           9      0.02%     99.99% |           0      0.00%     99.99% |           3      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total         44900                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         8928882      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       8217130      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store       10951357      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data           45412      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement        44901      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack        44900      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load         19269      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         4846      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store        21298      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       8909613      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      8212284      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store     10930059      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement        44901      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack        44900      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data        24114      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data        21298      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX         45412      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX         44900      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data        45412      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack        44900      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX        45412      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX        44900      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data        45412      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack        44900      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples        45412                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    75.561415                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    67.415178                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    40.908714                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |       16693     36.76%     36.76% |       25098     55.27%     92.03% |        2764      6.09%     98.11% |         382      0.84%     98.95% |         281      0.62%     99.57% |         164      0.36%     99.93% |          11      0.02%     99.96% |          19      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total        45412                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr        45411                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      8928882                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     1.156294                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.009157                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev     3.854282                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     8918939     99.89%     99.89% |        8226      0.09%     99.98% |        1358      0.02%    100.00% |         183      0.00%    100.00% |         117      0.00%    100.00% |          48      0.00%    100.00% |           7      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      8928882                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      8909613                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.000588                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.000109                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     0.097559                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     8909261    100.00%    100.00% |          31      0.00%    100.00% |          24      0.00%    100.00% |         106      0.00%    100.00% |         120      0.00%    100.00% |          61      0.00%    100.00% |           8      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      8909613                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples        19269                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    73.151643                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    64.946602                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    41.047449                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |        9326     48.40%     48.40% |        8226     42.69%     91.09% |        1358      7.05%     98.14% |         183      0.95%     99.09% |         117      0.61%     99.69% |          48      0.25%     99.94% |           7      0.04%     99.98% |           4      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total        19269                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples     10484971                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.177955                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.019457                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     4.040928                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |    10467519     99.83%     99.83% |       15832      0.15%     99.98% |        1182      0.01%    100.00% |         182      0.00%    100.00% |         139      0.00%    100.00% |         102      0.00%    100.00% |           3      0.00%    100.00% |          12      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total     10484971                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples     10464136                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.015597                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.010743                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     0.146350                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |    10464054    100.00%    100.00% |          70      0.00%    100.00% |           7      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total     10464136                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples        20835                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    82.720518                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    76.002485                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    39.297770                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |        3386     16.25%     16.25% |       15829     75.97%     92.22% |        1182      5.67%     97.90% |         182      0.87%     98.77% |         139      0.67%     99.44% |         102      0.49%     99.93% |           3      0.01%     99.94% |          12      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total        20835                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      8217129                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     1.031771                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.002305                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev     1.604752                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     8216031     99.99%     99.99% |         845      0.01%    100.00% |         202      0.00%    100.00% |          15      0.00%    100.00% |          23      0.00%    100.00% |           9      0.00%    100.00% |           1      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      8217129                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      8212284                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.000193                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.000035                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.056816                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |     8212177    100.00%    100.00% |          12      0.00%    100.00% |          12      0.00%    100.00% |          21      0.00%    100.00% |          30      0.00%    100.00% |          29      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      8212284                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples         4845                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    54.557069                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    46.741343                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    38.675345                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |        3747     77.34%     77.34% |         845     17.44%     94.78% |         202      4.17%     98.95% |          15      0.31%     99.26% |          23      0.47%     99.73% |           9      0.19%     99.92% |           1      0.02%     99.94% |           3      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total         4845                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples       466386                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.348197                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.215358                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     2.663098                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |      466157     99.95%     99.95% |         198      0.04%     99.99% |          22      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total       466386                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples       465923                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.276509                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.210530                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.470138                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |      465888     99.99%     99.99% |          28      0.01%    100.00% |           0      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total       465923                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples          463                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    73.488121                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    66.724770                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    41.423211                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |         234     50.54%     50.54% |         198     42.76%     93.30% |          22      4.75%     98.06% |           2      0.43%     98.49% |           2      0.43%     98.92% |           5      1.08%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total          463                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples        19269                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    73.151643                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    64.946602                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    41.047449                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |        9326     48.40%     48.40% |        8226     42.69%     91.09% |        1358      7.05%     98.14% |         183      0.95%     99.09% |         117      0.61%     99.69% |          48      0.25%     99.94% |           7      0.04%     99.98% |           4      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total        19269                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples        20835                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    82.720518                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    76.002485                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    39.297770                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |        3386     16.25%     16.25% |       15829     75.97%     92.22% |        1182      5.67%     97.90% |         182      0.87%     98.77% |         139      0.67%     99.44% |         102      0.49%     99.93% |           3      0.01%     99.94% |          12      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total        20835                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         4845                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    54.557069                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    46.741343                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    38.675345                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        3747     77.34%     77.34% |         845     17.44%     94.78% |         202      4.17%     98.95% |          15      0.31%     99.26% |          23      0.47%     99.73% |           9      0.19%     99.92% |           1      0.02%     99.94% |           3      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         4845                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples          463                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    73.488121                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    66.724770                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    41.423211                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |         234     50.54%     50.54% |         198     42.76%     93.30% |          22      4.75%     98.06% |           2      0.43%     98.49% |           2      0.43%     98.92% |           5      1.08%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total          463                       (Unspecified)
system.caches.controllers0.delayHistogram::samples        90312                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.048255                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.561345                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-3        89636     99.25%     99.25% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-7          571      0.63%     99.88% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-11           92      0.10%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::12-15            1      0.00%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-19            9      0.01%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::24-27            3      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total        90312                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits     28051956                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses        45413                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     28097369                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.000872                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5009.934357                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.546038                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1002.365951                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  51484160000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.003508                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999883                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.000882                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5000.237355                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.000872                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.813865                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  51484160000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.001754                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9970.060403                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.001755                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.004642                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.000882                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.998660                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.002131                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.998679                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control         90824                       (Unspecified)
system.caches.network.msg_byte.Control         726592                       (Unspecified)
system.caches.network.msg_count.Data            89801                       (Unspecified)
system.caches.network.msg_byte.Data           6465672                       (Unspecified)
system.caches.network.msg_count.Response_Data        90824                       (Unspecified)
system.caches.network.msg_byte.Response_Data      6539328                       (Unspecified)
system.caches.network.msg_count.Writeback_Control        89800                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control       718400                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.001754                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7970.060986                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.000872                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3010.306898                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.000882                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time  3000.240307                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED  51484160000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     0.438544                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2        45412                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2       363296                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2        44901                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2      3232872                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4        45412                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4      3269664                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3        44900                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3       359200                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.000872                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4010.120647                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.000882                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4000.238850                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.005650                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6970.061219                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  51484160000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     0.440532                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4        45412                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4      3269664                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3        44900                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3       359200                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     0.436556                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2        45412                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2       363296                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2        44901                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2      3232872                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     0.438543                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2        45412                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2       363296                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2        44900                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2      3232800                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4        45412                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4      3269664                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3        44900                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3       359200                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.001754                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8970.060714                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.000911                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2010.493111                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.000886                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2000.241725                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  51484160000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     0.436554                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2        45412                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2       363296                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2        44900                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2      3232800                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     0.440532                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4        45412                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4      3269664                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3        44900                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3       359200                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  51484160000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  51484160000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  51484160000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         51484161                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        95190163                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                   917863                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       92158333                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   2121                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             12906051                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          15350396                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 223                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            51400018                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.792963                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.041607                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  21100464     41.05%     41.05% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   8379605     16.30%     57.35% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   5272889     10.26%     67.61% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   5690017     11.07%     78.68% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   3407277      6.63%     85.31% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   4001542      7.79%     93.10% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   2526474      4.92%     98.01% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    806763      1.57%     99.58% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    214987      0.42%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              51400018                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   61347     10.81%     10.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     10.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     10.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     10.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     10.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     10.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     10.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     10.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     10.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     10.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     10.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      2      0.00%     10.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     10.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     49      0.01%     10.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     10.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                    826      0.15%     10.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     4      0.00%     10.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     10.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     10.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   35      0.01%     10.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     10.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     10.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     10.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     10.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     10.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     10.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     10.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     10.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     10.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     10.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     10.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     10.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     10.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     10.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     10.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     10.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     10.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     10.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     10.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     10.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     10.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     10.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     10.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     10.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     10.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     10.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 498761     87.89%     98.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  6106      1.08%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               210      0.04%     99.97% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              164      0.03%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      1594064      1.73%      1.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      53673151     58.24%     59.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         1915      0.00%     59.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         37259      0.04%     60.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd      1842260      2.00%     62.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     62.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt       262384      0.28%     62.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult       262144      0.28%     62.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     62.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     62.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     62.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     62.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         7030      0.01%     62.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     62.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       275115      0.30%     62.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            8      0.00%     62.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        14675      0.02%     62.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       406515      0.44%     63.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     63.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     63.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         1072      0.00%     63.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     63.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     63.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     63.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd       524300      0.57%     63.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     63.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     63.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt       393263      0.43%     64.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv       131079      0.14%     64.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult       393221      0.43%     64.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     64.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     64.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     19042923     20.66%     85.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      9595019     10.41%     95.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      2377846      2.58%     98.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      1323090      1.44%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       92158333                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.790033                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              567504                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.006158                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                217752771                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                99715412                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        82234636                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  18533533                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  9301460                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses          9263366                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    81864445                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                      9267328                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                        149178                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                        2017847                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                        30224                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                   96108026                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                      771                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                     22237633                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                    11312442                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                    917859                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                         10377                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                        15011                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents               3293                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect              72576                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect           75411                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                   147987                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                          91692101                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      21300124                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    466227                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           32078245                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        6892045                       # Number of branches executed (Count)
system.cpu.numStoreInsts                     10778121                       # Number of stores executed (Count)
system.cpu.numRate                           1.780977                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                     91582099                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                    91498002                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                      66176298                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                     108668809                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            1.777207                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.608972                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                            2468                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           84143                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    46698355                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      83201955                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.102483                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.102483                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.907043                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.907043                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                  144634044                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  64319100                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                     9169508                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                    7409071                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                    19312256                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   19681962                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  47015064                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                  1835143                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads       22237633                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      11312442                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      7600857                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      2216953                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 7479031                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           2756398                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            146088                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              4254617                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 4252481                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999498                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                 1592176                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            5945                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               4037                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             1908                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          539                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts        12898287                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls          917640                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            145821                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     49720502                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.673393                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.454402                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        23027552     46.31%     46.31% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        11140709     22.41%     68.72% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         4320857      8.69%     77.41% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         3582663      7.21%     84.62% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          690327      1.39%     86.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         1141302      2.30%     88.30% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          602889      1.21%     89.51% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         1127233      2.27%     91.78% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         4086970      8.22%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     49720502                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             46698355                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               83201955                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    28946256                       # Number of memory references committed (Count)
system.cpu.commit.loads                      18461107                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    6243781                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                    9250214                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    76581597                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls               1585495                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      1587115      1.91%      1.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     48127630     57.84%     59.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         1898      0.00%     59.75% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        34952      0.04%     59.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd      1839841      2.21%     62.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     62.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt       262384      0.32%     62.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult       262144      0.32%     62.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     62.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         6468      0.01%     62.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       273245      0.33%     62.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     62.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        13122      0.02%     62.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       404683      0.49%     63.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     63.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     63.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift          419      0.00%     63.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     63.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     63.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     63.48% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd       524288      0.63%     64.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt       393216      0.47%     64.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv       131072      0.16%     64.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     64.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult       393216      0.47%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     16087725     19.34%     84.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      9163534     11.01%     95.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      2373382      2.85%     98.41% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      1321615      1.59%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     83201955                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       4086970                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                  6408389                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              30449589                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  13399579                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                993283                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 149178                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              4194870                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   654                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               98113303                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2968                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            8393394                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       58018635                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     7479031                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            5848694                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      42838925                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  299630                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  514                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2876                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles           34                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles        14460                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   8217920                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 42150                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           51400018                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.944056                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.127396                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 35034145     68.16%     68.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   799865      1.56%     69.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   907451      1.77%     71.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  1407907      2.74%     74.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1298007      2.53%     76.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1180554      2.30%     79.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  1483791      2.89%     81.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  1217883      2.37%     84.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  8070415     15.70%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             51400018                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.145269                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.126922                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                    10889938                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 3776521                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                12765                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                3293                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 827292                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   1017                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           18461107                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              2.675717                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             4.166865                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               18412452     99.74%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 1324      0.01%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 2343      0.01%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 4783      0.03%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 4255      0.02%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                12621      0.07%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 3073      0.02%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 6722      0.04%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 6150      0.03%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 1914      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                321      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                377      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                376      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                619      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                722      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                833      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                620      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                364      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                271      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                198      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 99      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 56      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 48      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 43      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 25      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 31      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 45      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 44      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 47      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 70      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              261      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              504                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             18461107                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                21297853                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                10778125                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      7611                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       761                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  51484160000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 8218327                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       626                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  51484160000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  51484160000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 149178                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  7092655                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 2156337                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles       26003393                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  13653264                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               2345191                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               97386889                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 10856                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 245536                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 592157                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  25283                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents              47                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands           102336769                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   238236734                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                156499965                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   9196634                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              84401427                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 17935324                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                  917981                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing              917957                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   7644394                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        141723023                       # The number of ROB reads (Count)
system.cpu.rob.writes                       193880325                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 46698355                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   83201955                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    66                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples     82598.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000532860500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          2725                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          2725                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               128054                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               41780                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        45412                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       44900                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      45412                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                     44900                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                    7283                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                    431                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.01                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.32                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  45412                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                 44900                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    32223                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     4508                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                     1082                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                      217                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                       61                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                       21                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                       10                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        7                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                     388                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                     401                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                    2158                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    2594                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    2751                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    2771                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    2785                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    2790                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    2768                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    2783                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    2796                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    2902                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    2822                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    2769                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    2738                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    2736                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    2730                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    2735                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                      24                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       7                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       4                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         2725                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       13.991927                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      13.689964                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       9.088685                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-15            2144     78.68%     78.68% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16-31            580     21.28%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::464-479            1      0.04%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           2725                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         2725                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.312661                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.296781                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.741475                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16              2300     84.40%     84.40% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                27      0.99%     85.39% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18               369     13.54%     98.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                29      1.06%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           2725                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                   466112                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  2906368                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys               2873600                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               56451693.10327681                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               55815225.49848342                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    51484014000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      570068.36                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1      2440256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1      2844928                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 47398190.045248866081                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 55258316.344289191067                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1        45412                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1        44900                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1   1744957000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1 1250713313500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     38425.02                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1  27855530.37                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1      2906368                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         2906368                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1      2873600                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total      2873600                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1        45412                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            45412                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1        44900                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total           44900                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1     56451693                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           56451693                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1     55815225                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          55815225                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1    112266919                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         112266919                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 38129                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                44452                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          2722                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          2162                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          2351                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          2743                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          2261                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          2365                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          2124                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          2171                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          2121                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          1964                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         2030                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11         3650                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         3087                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13         2836                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         1881                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         1661                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          2843                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          2281                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          2668                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          3791                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          2502                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          2604                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          2244                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          2298                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          2219                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          2081                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         2134                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11         5927                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         3959                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         3253                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         1898                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         1750                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               1030038250                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat              190645000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat          1744957000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 27014.56                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            45764.56                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                11298                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               30826                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             29.63                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            69.35                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        40454                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   130.635685                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    97.950957                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   137.709377                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        26201     64.77%     64.77% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         8590     21.23%     86.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         2999      7.41%     93.41% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         1290      3.19%     96.60% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          623      1.54%     98.14% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          320      0.79%     98.93% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895          169      0.42%     99.35% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           75      0.19%     99.54% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          187      0.46%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        40454                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                2440256                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten             2844928                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW                47.398190                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                55.258316                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.80                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.37                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.43                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                51.01                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  51484160000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        144734940                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         76920855                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       134938860                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy      110825820                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 4063999680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   9315512850                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  11925275040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    25772208045                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    500.585191                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  30849442250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   1719120000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  18915597750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        144128040                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy         76602075                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy       137302200                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy      121213620                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 4063999680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  10032261060                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy  11321697600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    25897204275                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    503.013049                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  29278577500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   1719120000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  20486462500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  51484160000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.001448                       # Number of seconds simulated (Second)
simTicks                                   1447847000                       # Number of ticks simulated (Tick)
finalTick                                 52932007000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      3.58                       # Real time elapsed on the host (Second)
hostTickRate                                404422912                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9639676                       # Number of bytes of host memory used (Byte)
simInsts                                     47746939                       # Number of instructions simulated (Count)
simOps                                       85102518                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                 13336650                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                   23770752                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            4                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           39                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples          213621                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.041719                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.521624                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |      212237     99.35%     99.35% |        1174      0.55%     99.90% |         184      0.09%     99.99% |           2      0.00%     99.99% |          18      0.01%    100.00% |           0      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total            213621                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples     28235090                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.361946                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.244504                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.739537                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |    20676043     73.23%     73.23% |     6981182     24.73%     97.95% |      509349      1.80%     99.76% |       40659      0.14%     99.90% |       10871      0.04%     99.94% |       11158      0.04%     99.98% |        2886      0.01%     99.99% |        1624      0.01%    100.00% |        1318      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total     28235090                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples     28524278                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.194895                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.016684                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       4.468067                       (Unspecified)
system.caches.m_latencyHistSeqr          |    28479439     99.84%     99.84% |       39351      0.14%     99.98% |        4083      0.01%    100.00% |         571      0.00%    100.00% |         548      0.00%    100.00% |         238      0.00%    100.00% |          24      0.00%    100.00% |          23      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total       28524278                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           16                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          159                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples     28462368                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.010678                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.007173                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.141545                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |    28461848    100.00%    100.00% |         488      0.00%    100.00% |          27      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total     28462368                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples        61910                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    85.885980                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    76.533004                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    44.728477                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |       17074     27.58%     27.58% |       39348     63.56%     91.14% |        4083      6.60%     97.73% |         571      0.92%     98.65% |         548      0.89%     99.54% |         238      0.38%     99.92% |          24      0.04%     99.96% |          23      0.04%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total        61910                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples       107322                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.006746                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.195435                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |      107166     99.85%     99.85% |           0      0.00%     99.85% |          46      0.04%     99.90% |           0      0.00%     99.90% |          44      0.04%     99.94% |           0      0.00%     99.94% |          36      0.03%     99.97% |           0      0.00%     99.97% |          30      0.03%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total        107322                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples       106299                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.077028                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.711168                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |      105025     98.80%     98.80% |        1094      1.03%     99.83% |         154      0.14%     99.98% |           2      0.00%     99.98% |          18      0.02%     99.99% |           0      0.00%     99.99% |           6      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total        106299                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         9093095      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       8348709      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store       11082475      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data           61910      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement        61399      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack        61399      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load         35671      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         4920      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store        21320      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       9057424      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      8343789      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store     11061155      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement        61399      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack        61399      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data        40590      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data        21320      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX         61911      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX         61399      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data        61911      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack        61399      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX        61911      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX        61399      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data        61911      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack        61399      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples        61910                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    85.885980                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    76.533004                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    44.728477                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |       17074     27.58%     27.58% |       39348     63.56%     91.14% |        4083      6.60%     97.73% |         571      0.92%     98.65% |         548      0.89%     99.54% |         238      0.38%     99.92% |          24      0.04%     99.96% |          23      0.04%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total        61910                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr       107320                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      9093095                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     1.358676                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.017584                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev     6.404637                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     9067039     99.71%     99.71% |       22473      0.25%     99.96% |        2676      0.03%     99.99% |         372      0.00%     99.99% |         384      0.00%    100.00% |         122      0.00%    100.00% |          20      0.00%    100.00% |           8      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      9093095                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      9057424                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.000688                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.000124                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     0.107215                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     9057021    100.00%    100.00% |          31      0.00%    100.00% |          24      0.00%    100.00% |         106      0.00%    100.00% |         135      0.00%    100.00% |          97      0.00%    100.00% |           8      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      9057424                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples        35671                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    92.257464                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    82.429593                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    46.459565                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |        9615     26.95%     26.95% |       22473     63.00%     89.96% |        2676      7.50%     97.46% |         372      1.04%     98.50% |         384      1.08%     99.58% |         122      0.34%     99.92% |          20      0.06%     99.97% |           8      0.02%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total        35671                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples     10616045                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.176160                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.019321                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     4.017231                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |    10598592     99.84%     99.84% |       15833      0.15%     99.98% |        1182      0.01%    100.00% |         182      0.00%    100.00% |         139      0.00%    100.00% |         102      0.00%    100.00% |           3      0.00%    100.00% |          12      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total     10616045                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples     10595188                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.015708                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.010707                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     0.164007                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |    10595018    100.00%    100.00% |         140      0.00%    100.00% |          25      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total     10595188                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples        20857                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    82.684135                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    75.965697                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    39.293328                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |        3407     16.34%     16.34% |       15830     75.90%     92.23% |        1182      5.67%     97.90% |         182      0.87%     98.77% |         139      0.67%     99.44% |         102      0.49%     99.93% |           3      0.01%     99.94% |          12      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total        20857                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      8348708                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     1.031767                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.002319                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev     1.598896                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     8347607     99.99%     99.99% |         847      0.01%    100.00% |         203      0.00%    100.00% |          15      0.00%    100.00% |          23      0.00%    100.00% |           9      0.00%    100.00% |           1      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      8348708                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      8343789                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.000290                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.000051                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.071898                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |     8343643    100.00%    100.00% |          12      0.00%    100.00% |          12      0.00%    100.00% |          21      0.00%    100.00% |          30      0.00%    100.00% |          68      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      8343789                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples         4919                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    54.425086                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    46.709184                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    38.443967                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |        3818     77.62%     77.62% |         847     17.22%     94.84% |         203      4.13%     98.96% |          15      0.30%     99.27% |          23      0.47%     99.74% |           9      0.18%     99.92% |           1      0.02%     99.94% |           3      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total         4919                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples       466430                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.348213                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.215377                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     2.662977                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |      466201     99.95%     99.95% |         198      0.04%     99.99% |          22      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total       466430                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size            8                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket           79                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples       465967                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.276532                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.210549                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.470147                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |      465932     99.99%     99.99% |          28      0.01%    100.00% |           0      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total       465967                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples          463                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    73.488121                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    66.724770                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    41.423211                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |         234     50.54%     50.54% |         198     42.76%     93.30% |          22      4.75%     98.06% |           2      0.43%     98.49% |           2      0.43%     98.92% |           5      1.08%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total          463                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples        35671                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    92.257464                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    82.429593                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    46.459565                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |        9615     26.95%     26.95% |       22473     63.00%     89.96% |        2676      7.50%     97.46% |         372      1.04%     98.50% |         384      1.08%     99.58% |         122      0.34%     99.92% |          20      0.06%     99.97% |           8      0.02%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total        35671                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples        20857                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    82.684135                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    75.965697                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    39.293328                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |        3407     16.34%     16.34% |       15830     75.90%     92.23% |        1182      5.67%     97.90% |         182      0.87%     98.77% |         139      0.67%     99.44% |         102      0.49%     99.93% |           3      0.01%     99.94% |          12      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total        20857                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         4919                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    54.425086                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    46.709184                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    38.443967                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        3818     77.62%     77.62% |         847     17.22%     94.84% |         203      4.13%     98.96% |          15      0.30%     99.27% |          23      0.47%     99.74% |           9      0.18%     99.92% |           1      0.02%     99.94% |           3      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         4919                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples          463                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    73.488121                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    66.724770                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    41.423211                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |         234     50.54%     50.54% |         198     42.76%     93.30% |          22      4.75%     98.06% |           2      0.43%     98.49% |           2      0.43%     98.92% |           5      1.08%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total          463                       (Unspecified)
system.caches.controllers0.delayHistogram::samples       123309                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.036932                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.490443                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-3       122601     99.43%     99.43% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-7          603      0.49%     99.91% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-11           92      0.07%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::12-15            1      0.00%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-19            9      0.01%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::24-27            3      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total       123309                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits     28462368                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses        61911                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     28524279                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.001160                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5009.933989                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.539321                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1002.552690                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  52932007000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.004659                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999887                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.001170                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5000.232147                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.001160                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.818956                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  52932007000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.002330                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9965.352532                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.002330                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.006631                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.001170                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.998696                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.002813                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.998715                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control        123822                       (Unspecified)
system.caches.network.msg_byte.Control         990576                       (Unspecified)
system.caches.network.msg_count.Data           122798                       (Unspecified)
system.caches.network.msg_byte.Data           8841456                       (Unspecified)
system.caches.network.msg_count.Response_Data       123821                       (Unspecified)
system.caches.network.msg_byte.Response_Data      8915112                       (Unspecified)
system.caches.network.msg_count.Writeback_Control       122798                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control       982384                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.022791                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7797.944811                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.011396                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3009.920938                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.011395                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time  3000.046966                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED   1447847000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     5.697581                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2        61911                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2       495288                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2        61399                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2      4420728                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4        61910                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4      4457520                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3        61399                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3       491192                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.001160                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4010.115184                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.001170                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4000.233602                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.007363                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6965.353326                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  52932007000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     5.697460                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4        61910                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4      4457520                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3        61399                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3       491192                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     5.697701                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2        61911                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2       495288                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2        61399                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2      4420728                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     5.697650                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2        61911                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2       495288                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2        61399                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2      4420728                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4        61911                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4      4457592                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3        61399                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3       491192                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.002330                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8965.352835                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.001200                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2010.477460                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.001173                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2000.236398                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  52932007000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     5.697771                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2        61911                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2       495288                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2        61399                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2      4420728                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     5.697529                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4        61911                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4      4457592                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3        61399                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3       491192                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  52932007000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  52932007000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  52932007000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          1447847                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         1905467                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        1904645                       # Number of instructions issued (Count)
system.cpu.squashedInstsExamined                 4903                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined              3154                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples             1447072                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.316206                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.233265                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    939267     64.91%     64.91% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    113477      7.84%     72.75% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                     82025      5.67%     78.42% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                     49203      3.40%     81.82% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                     81912      5.66%     87.48% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                     41636      2.88%     90.36% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                     73966      5.11%     95.47% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     24803      1.71%     97.18% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     40783      2.82%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               1447072                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   16338     33.07%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     33.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  33041     66.88%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0      0.00%     99.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                21      0.04%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass            0      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu        985343     51.73%     51.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            0      0.00%     51.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     51.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       131400      6.90%     58.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     58.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     58.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     58.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     58.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     58.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     58.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     58.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     58.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     58.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            2      0.00%     58.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     58.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     58.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     58.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     58.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     58.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     58.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     58.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     58.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     58.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd        65574      3.44%     62.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     62.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     62.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     62.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     62.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     62.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult        65555      3.44%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       328497     17.25%     82.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite        65709      3.45%     86.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       196991     10.34%     96.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        65574      3.44%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        1904645                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.315502                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               49400                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.025937                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  3993044                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 1251678                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         1248228                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   1312723                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   658700                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           656188                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     1297674                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       656371                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                            47                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                            587                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                          645                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    1905468                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                        0                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                       525635                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                      131418                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         1                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                             0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                          648                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                  7                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                  0                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect               1                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                        1                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           1904635                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        525485                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                        15                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                             656768                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         131394                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       131283                       # Number of stores executed (Count)
system.cpu.numRate                           1.315495                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      1904481                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     1904416                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                       1510179                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       1764348                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            1.315343                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.855942                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                              91                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                             775                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     1048584                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       1900563                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.380764                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.380764                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.724237                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.724237                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    2101853                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   1051184                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                      721470                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                     590616                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                      328385                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                     262772                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                    919582                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads         525635                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        131418                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       214032                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        65748                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  131550                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted             65767                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect                 3                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                65783                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                   65779                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999939                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       1                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts            4900                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts                 1                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      1446438                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.313961                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.705953                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         1085981     75.08%     75.08% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1           40831      2.82%     77.90% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           49201      3.40%     81.30% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           73771      5.10%     86.40% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4            8176      0.57%     86.97% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5             170      0.01%     86.98% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6               0      0.00%     86.98% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7               1      0.00%     86.98% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          188307     13.02%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      1446438                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              1048584                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                1900563                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      655364                       # Number of memory references committed (Count)
system.cpu.commit.loads                        524290                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     131075                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                     655360                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     1507346                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                     1                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu       983055     51.72%     51.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            0      0.00%     51.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     51.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       131072      6.90%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     58.62% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd        65536      3.45%     62.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     62.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     62.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     62.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     62.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     62.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult        65536      3.45%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       327682     17.24%     82.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite        65538      3.45%     86.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead       196608     10.34%     96.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        65536      3.45%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      1900563                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        188307                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                    68296                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               1124045                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    205576                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                 49108                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                     47                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                65737                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                     2                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                1905987                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                     6                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             134890                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        1052427                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      131550                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches              65780                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       1312133                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                      98                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.cacheLines                    131581                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                     5                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            1447072                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.318202                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.800224                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  1175681     81.25%     81.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                       36      0.00%     81.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                        9      0.00%     81.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    16437      1.14%     82.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                       40      0.00%     82.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                        3      0.00%     82.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    57623      3.98%     86.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    65689      4.54%     90.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   131554      9.09%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              1447072                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.090859                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.726891                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                      328405                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    1345                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    2                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                   7                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    343                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             524290                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             10.890318                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            29.446687                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 475267     90.65%     90.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   22      0.00%     90.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                   82      0.02%     90.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  222      0.04%     90.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  357      0.07%     90.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  584      0.11%     90.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 7340      1.40%     92.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                14545      2.77%     95.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                14548      2.77%     97.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                    8      0.00%     97.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  2      0.00%     97.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 82      0.02%     97.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               6809      1.30%     99.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                352      0.07%     99.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                598      0.11%     99.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                722      0.14%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                458      0.09%     99.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                377      0.07%     99.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                515      0.10%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                241      0.05%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 67      0.01%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 24      0.00%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 13      0.00%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                  8      0.00%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                  4      0.00%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                118      0.02%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                242      0.05%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                263      0.05%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 51      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 34      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              335      0.06%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              516                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               524290                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  525485                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  131283                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       256                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1447847000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  131581                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1447847000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1447847000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                     47                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                    92829                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    1232                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    230130                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               1122834                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                1905531                       # Number of instructions processed by rename (Count)
system.cpu.rename.LQFullEvents                1106477                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.renamedOperands             1905532                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     4073889                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  2102672                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    722769                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               1900559                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                     4972                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       0                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   0                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    261568                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          3163087                       # The number of ROB reads (Count)
system.cpu.rob.writes                         3811574                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  1048584                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    1900563                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples     32890.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000195459250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          1028                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          1028                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                40269                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               15462                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        16499                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       16499                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      16499                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                     16499                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                     108                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.96                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.25                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  16499                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                 16499                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     8197                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     8193                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                      16                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      16                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     521                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    1024                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    1029                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    1029                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    1029                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    1029                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    1029                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    1030                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    1063                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    1362                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    1085                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    1094                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    1045                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    1033                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    1028                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    1032                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       5                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         1028                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       15.929961                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      15.925200                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       0.385922                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14                 8      0.78%      0.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15                86      8.37%      9.14% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16               909     88.42%     97.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17                20      1.95%     99.51% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::18                 5      0.49%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           1028                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         1028                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.035992                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.033574                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.292170                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16              1012     98.44%     98.44% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                11      1.07%     99.51% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 5      0.49%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           1028                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     6912                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  1055936                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys               1055936                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               729314630.62050068                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               729314630.62050068                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     1447940000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       43879.63                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1      1049024                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1      1055040                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 724540645.524009108543                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 728695780.700585126877                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1        16499                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1        16499                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1   1250323500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1  36765029000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     75781.77                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   2228318.63                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1      1055936                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         1055936                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1      1055936                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total      1055936                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1        16499                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            16499                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1        16499                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total           16499                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    729314631                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          729314631                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    729314631                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         729314631                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1   1458629261                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1458629261                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 16391                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                16485                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          1030                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          906                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         1025                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13         1078                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         1088                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          1018                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          1019                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          1022                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          1120                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          1026                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         1024                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          969                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         1052                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         1035                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         1068                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         1012                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                942992250                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               81955000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat          1250323500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 57531.10                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            76281.10                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                  463                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               13021                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate              2.82                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            78.99                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        19391                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   108.477541                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    81.655116                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   133.501729                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        16093     82.99%     82.99% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         1435      7.40%     90.39% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          796      4.10%     94.50% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          416      2.15%     96.64% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          246      1.27%     97.91% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          161      0.83%     98.74% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895          117      0.60%     99.35% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           66      0.34%     99.69% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151           61      0.31%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        19391                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                1049024                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten             1055040                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               724.540646                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               728.695781                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    11.35                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 5.66                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                5.69                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                41.01                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1447847000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy         70143360                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         37285875                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        58533720                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       43205940                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 114323040.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    541185930                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    100237920                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      964915785                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    666.448724                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    229942500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     48360000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT   1169544500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy         68315520                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy         36302970                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        58498020                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       42845760                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 114323040.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    534573930                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    105805920                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      960665160                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    663.512899                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    241180500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     48360000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT   1158306500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1447847000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.000752                       # Number of seconds simulated (Second)
simTicks                                    752020000                       # Number of ticks simulated (Tick)
finalTick                                 53684027000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      2.37                       # Real time elapsed on the host (Second)
hostTickRate                                317846889                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9648892                       # Number of bytes of host memory used (Byte)
simInsts                                     48412043                       # Number of instructions simulated (Count)
simOps                                       86497559                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                 20460975                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                   36557440                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.caches.delayHistogram::bucket_size            4                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::max_bucket           39                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::samples          355235                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::mean           0.038645                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram::stdev          0.501498                       # delay histogram for all message (Unspecified)
system.caches.delayHistogram             |      353103     99.40%     99.40% |        1807      0.51%     99.91% |         286      0.08%     99.99% |           3      0.00%     99.99% |          27      0.01%    100.00% |           0      0.00%    100.00% |           9      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.caches.delayHistogram::total            355235                       # delay histogram for all message (Unspecified)
system.caches.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.caches.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.caches.m_outstandReqHistSeqr::samples     28521275                       (Unspecified)
system.caches.m_outstandReqHistSeqr::mean     1.381889                       (Unspecified)
system.caches.m_outstandReqHistSeqr::gmean     1.253830                       (Unspecified)
system.caches.m_outstandReqHistSeqr::stdev     0.793401                       (Unspecified)
system.caches.m_outstandReqHistSeqr      |    20761226     72.79%     72.79% |     7074565     24.80%     97.60% |      559232      1.96%     99.56% |       81922      0.29%     99.84% |       27259      0.10%     99.94% |       11211      0.04%     99.98% |        2911      0.01%     99.99% |        1630      0.01%    100.00% |        1319      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_outstandReqHistSeqr::total     28521275                       (Unspecified)
system.caches.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_latencyHistSeqr::samples     28810492                       (Unspecified)
system.caches.m_latencyHistSeqr::mean        1.214219                       (Unspecified)
system.caches.m_latencyHistSeqr::gmean       1.017864                       (Unspecified)
system.caches.m_latencyHistSeqr::stdev       4.647035                       (Unspecified)
system.caches.m_latencyHistSeqr          |    28764207     99.84%     99.84% |       40089      0.14%     99.98% |        4670      0.02%     99.99% |         589      0.00%    100.00% |         615      0.00%    100.00% |         266      0.00%    100.00% |          30      0.00%    100.00% |          25      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_latencyHistSeqr::total       28810492                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::bucket_size           32                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::max_bucket          319                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::samples     28739429                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::mean     1.010626                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::gmean     1.007110                       (Unspecified)
system.caches.m_hitLatencyHistSeqr::stdev     0.149080                       (Unspecified)
system.caches.m_hitLatencyHistSeqr       |    28739394    100.00%    100.00% |          29      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_hitLatencyHistSeqr::total     28739429                       (Unspecified)
system.caches.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.caches.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.caches.m_missLatencyHistSeqr::samples        71063                       (Unspecified)
system.caches.m_missLatencyHistSeqr::mean    83.551834                       (Unspecified)
system.caches.m_missLatencyHistSeqr::gmean    74.683883                       (Unspecified)
system.caches.m_missLatencyHistSeqr::stdev    44.157095                       (Unspecified)
system.caches.m_missLatencyHistSeqr      |       24784     34.88%     34.88% |       40084     56.41%     91.28% |        4669      6.57%     97.85% |         589      0.83%     98.68% |         615      0.87%     99.55% |         266      0.37%     99.92% |          30      0.04%     99.96% |          25      0.04%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.m_missLatencyHistSeqr::total        71063                       (Unspecified)
system.caches.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::samples       178385                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::mean       0.006144                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::stdev      0.186330                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1         |      178148     99.87%     99.87% |           0      0.00%     99.87% |          71      0.04%     99.91% |           0      0.00%     99.91% |          66      0.04%     99.94% |           0      0.00%     99.94% |          55      0.03%     99.97% |           0      0.00%     99.97% |          45      0.03%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_1::total        178385                       # delay histogram for vnet_1 (Unspecified)
system.caches.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::samples       176850                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::mean       0.071428                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::stdev      0.684123                       # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2         |      174884     98.89%     98.89% |        1686      0.95%     99.84% |         241      0.14%     99.98% |           3      0.00%     99.98% |          27      0.02%     99.99% |           0      0.00%     99.99% |           9      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.caches.delayVCHist.vnet_2::total        176850                       # delay histogram for vnet_2 (Unspecified)
system.caches.L1Cache_Controller.Load         9112731      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Ifetch       8482562      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Store       11215200      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Data           71063      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Replacement        70552      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.Writeback_Ack        70551      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Load         44168      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Ifetch         5484      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.I.Store        21412      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Load       9068563      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Ifetch      8477078      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Store     11193788      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.M.Replacement        70552      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.MI.Writeback_Ack        70551      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IS.Data        49651      0.00%      0.00% (Unspecified)
system.caches.L1Cache_Controller.IM.Data        21412      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.GETX         71063      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.PUTX         70552      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Data        71063      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.Memory_Ack        70551      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.I.GETX        71063      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.M.PUTX        70552      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.IM.Memory_Data        71063      0.00%      0.00% (Unspecified)
system.caches.Directory_Controller.MI.Memory_Ack        70551      0.00%      0.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::samples        71063                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::mean    83.551834                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::gmean    74.683883                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::stdev    44.157095                       (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr |       24784     34.88%     34.88% |       40084     56.41%     91.28% |        4669      6.57%     97.85% |         589      0.83%     98.68% |         615      0.87%     99.55% |         266      0.37%     99.92% |          30      0.04%     99.96% |          25      0.04%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_mach_latency_hist_seqr::total        71063                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.issue_to_initial_request::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.initial_to_forward::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket            9                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.forward_to_first_response::total            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size            8                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket           79                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::samples            1                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::mean           73                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean    73.000000                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev          nan                       (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% (Unspecified)
system.caches.MachineType.Directory.miss_latency_hist_seqr.first_response_to_completion::total            1                       (Unspecified)
system.caches.MachineType.Directory.incomplete_times_seqr       178382                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::samples      9112731                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::mean     1.419657                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::gmean     1.021485                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::stdev     6.794692                       (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr |     9085474     99.70%     99.70% |       23034      0.25%     99.95% |        3208      0.04%     99.99% |         385      0.00%     99.99% |         448      0.00%    100.00% |         145      0.00%    100.00% |          26      0.00%    100.00% |          10      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.latency_hist_seqr::total      9112731                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::samples      9068563                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::mean     1.000693                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::gmean     1.000125                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::stdev     0.107608                       (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr |     9068157    100.00%    100.00% |          31      0.00%    100.00% |          24      0.00%    100.00% |         107      0.00%    100.00% |         136      0.00%    100.00% |          98      0.00%    100.00% |           8      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.hit_latency_hist_seqr::total      9068563                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::samples        44168                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::mean    87.441270                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::gmean    78.263389                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::stdev    45.686403                       (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr |       16911     38.29%     38.29% |       23034     52.15%     90.44% |        3208      7.26%     97.70% |         385      0.87%     98.57% |         448      1.01%     99.59% |         145      0.33%     99.92% |          26      0.06%     99.98% |          10      0.02%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.LD.miss_latency_hist_seqr::total        44168                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::samples     10748633                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::mean     1.174642                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::gmean     1.019126                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::stdev     3.999734                       (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr |    10731139     99.84%     99.84% |       15865      0.15%     99.98% |        1190      0.01%    100.00% |         182      0.00%    100.00% |         139      0.00%    100.00% |         103      0.00%    100.00% |           3      0.00%    100.00% |          12      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.latency_hist_seqr::total     10748633                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::samples     10727690                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::mean     1.015582                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::gmean     1.010585                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::stdev     0.167100                       (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr |    10727486    100.00%    100.00% |         174      0.00%    100.00% |          25      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.hit_latency_hist_seqr::total     10727690                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::samples        20943                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::mean    82.650432                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::gmean    75.927666                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::stdev    39.308242                       (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr |        3452     16.48%     16.48% |       15862     75.74%     92.22% |        1190      5.68%     97.90% |         182      0.87%     98.77% |         139      0.66%     99.44% |         103      0.49%     99.93% |           3      0.01%     99.94% |          12      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.ST.miss_latency_hist_seqr::total        20943                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::samples      8482561                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::mean     1.036201                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::gmean     1.002569                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::stdev     1.730666                       (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr |     8481264     99.98%     99.98% |         986      0.01%    100.00% |         248      0.00%    100.00% |          20      0.00%    100.00% |          26      0.00%    100.00% |          13      0.00%    100.00% |           1      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.latency_hist_seqr::total      8482561                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            4                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket           39                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::samples      8477078                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.000320                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.000056                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.076130                       (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr |     8476917    100.00%    100.00% |          12      0.00%    100.00% |          12      0.00%    100.00% |          21      0.00%    100.00% |          30      0.00%    100.00% |          83      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.hit_latency_hist_seqr::total      8477078                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::samples         5483                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::mean    56.509940                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::gmean    48.543776                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::stdev    39.316298                       (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr |        4186     76.35%     76.35% |         986     17.98%     94.33% |         248      4.52%     98.85% |          20      0.36%     99.22% |          26      0.47%     99.69% |          13      0.24%     99.93% |           1      0.02%     99.95% |           3      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.IFETCH.miss_latency_hist_seqr::total         5483                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::samples       466567                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::mean     1.350027                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::gmean     1.215432                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::stdev     2.701258                       (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr |      466330     99.95%     99.95% |         204      0.04%     99.99% |          24      0.01%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.latency_hist_seqr::total       466567                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::samples       466098                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.277268                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.210540                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.567005                       (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr |      466093    100.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.hit_latency_hist_seqr::total       466098                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::samples          469                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::mean    73.658849                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    66.903513                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    41.342933                       (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr |         235     50.11%     50.11% |         202     43.07%     93.18% |          23      4.90%     98.08% |           2      0.43%     98.51% |           2      0.43%     98.93% |           5      1.07%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestType.RMW_Read.miss_latency_hist_seqr::total          469                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::samples        44168                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::mean    87.441270                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::gmean    78.263389                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    45.686403                       (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr |       16911     38.29%     38.29% |       23034     52.15%     90.44% |        3208      7.26%     97.70% |         385      0.87%     98.57% |         448      1.01%     99.59% |         145      0.33%     99.92% |          26      0.06%     99.98% |          10      0.02%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.LD.Directory.miss_type_mach_latency_hist_seqr::total        44168                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::samples        20943                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::mean    82.650432                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::gmean    75.927666                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    39.308242                       (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr |        3452     16.48%     16.48% |       15862     75.74%     92.22% |        1190      5.68%     97.90% |         182      0.87%     98.77% |         139      0.66%     99.44% |         103      0.49%     99.93% |           3      0.01%     99.94% |          12      0.06%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.ST.Directory.miss_type_mach_latency_hist_seqr::total        20943                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples         5483                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean    56.509940                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean    48.543776                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    39.316298                       (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        4186     76.35%     76.35% |         986     17.98%     94.33% |         248      4.52%     98.85% |          20      0.36%     99.22% |          26      0.47%     99.69% |          13      0.24%     99.93% |           1      0.02%     99.95% |           3      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total         5483                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples          469                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean    73.658849                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean    66.903513                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    41.342933                       (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |         235     50.11%     50.11% |         202     43.07%     93.18% |          23      4.90%     98.08% |           2      0.43%     98.51% |           2      0.43%     98.93% |           5      1.07%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.caches.RequestTypeMachineType.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total          469                       (Unspecified)
system.caches.controllers0.delayHistogram::samples       141614                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::mean     0.034008                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::stdev     0.469473                       # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::0-3       140866     99.47%     99.47% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::4-7          633      0.45%     99.92% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::8-11          102      0.07%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::12-15            1      0.00%     99.99% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::16-19            9      0.01%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::24-27            3      0.00%    100.00% # delay_histogram (Unspecified)
system.caches.controllers0.delayHistogram::total       141614                       # delay_histogram (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_hits     28739429                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses        71064                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     28810493                       # Number of cache demand accesses (Unspecified)
system.caches.controllers0.forwardToCache.m_buf_msgs     0.001314                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.forwardToCache.m_stall_time  5009.877165                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.mandatoryQueue.m_buf_msgs     0.537138                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.mandatoryQueue.m_stall_time  1002.592522                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.power_state.pwrStateResidencyTicks::UNDEFINED  53684027000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers0.requestFromCache.m_buf_msgs     0.005276                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.requestFromCache.m_stall_time  1999.999888                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers0.responseToCache.m_buf_msgs     0.001324                       # Average number of messages in buffer (Unspecified)
system.caches.controllers0.responseToCache.m_stall_time  5000.230981                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.forwardFromDir.m_buf_msgs     0.001314                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.forwardFromDir.m_stall_time   999.821493                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.power_state.pwrStateResidencyTicks::UNDEFINED  53684027000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.controllers1.requestToDir.m_buf_msgs     0.002638                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToDir.m_stall_time  9963.476287                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.requestToMemory.m_buf_msgs     0.002639                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.requestToMemory.m_stall_time  1000.006613                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromDir.m_buf_msgs     0.001324                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromDir.m_stall_time   999.998715                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.controllers1.responseFromMemory.m_buf_msgs     0.003161                       # Average number of messages in buffer (Unspecified)
system.caches.controllers1.responseFromMemory.m_stall_time   999.998733                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.msg_count.Control        142126                       (Unspecified)
system.caches.network.msg_byte.Control        1137008                       (Unspecified)
system.caches.network.msg_count.Data           141104                       (Unspecified)
system.caches.network.msg_byte.Data          10159488                       (Unspecified)
system.caches.network.msg_count.Response_Data       142126                       (Unspecified)
system.caches.network.msg_byte.Response_Data     10233072                       (Unspecified)
system.caches.network.msg_count.Writeback_Control       141102                       (Unspecified)
system.caches.network.msg_byte.Writeback_Control      1128816                       (Unspecified)
system.caches.network.int_link_buffers2.m_buf_msgs     0.024341                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers2.m_stall_time  7831.403415                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers8.m_buf_msgs     0.012170                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers8.m_stall_time  3005.877503                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.int_link_buffers9.m_buf_msgs     0.012171                       # Average number of messages in buffer (Unspecified)
system.caches.network.int_link_buffers9.m_stall_time  3000.148932                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.power_state.pwrStateResidencyTicks::UNDEFINED    752020000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.percent_links_utilized     6.085510                       (Unspecified)
system.caches.network.routers0.msg_count.Control::2        71063                       (Unspecified)
system.caches.network.routers0.msg_bytes.Control::2       568504                       (Unspecified)
system.caches.network.routers0.msg_count.Data::2        70552                       (Unspecified)
system.caches.network.routers0.msg_bytes.Data::2      5079744                       (Unspecified)
system.caches.network.routers0.msg_count.Response_Data::4        71063                       (Unspecified)
system.caches.network.routers0.msg_bytes.Response_Data::4      5116536                       (Unspecified)
system.caches.network.routers0.msg_count.Writeback_Control::3        70551                       (Unspecified)
system.caches.network.routers0.msg_bytes.Writeback_Control::3       564408                       (Unspecified)
system.caches.network.routers0.port_buffers3.m_buf_msgs     0.001314                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers3.m_stall_time  4010.055822                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers4.m_buf_msgs     0.001324                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers4.m_stall_time  4000.232416                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.port_buffers7.m_buf_msgs     0.008316                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers0.port_buffers7.m_stall_time  6963.476846                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  53684027000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers0.throttle00.link_utilization     6.085543                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Response_Data::4        71063                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Response_Data::4      5116536                       (Unspecified)
system.caches.network.routers0.throttle00.msg_count.Writeback_Control::3        70551                       (Unspecified)
system.caches.network.routers0.throttle00.msg_bytes.Writeback_Control::3       564408                       (Unspecified)
system.caches.network.routers0.throttle01.link_utilization     6.085476                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Control::2        71063                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Control::2       568504                       (Unspecified)
system.caches.network.routers0.throttle01.msg_count.Data::2        70552                       (Unspecified)
system.caches.network.routers0.throttle01.msg_bytes.Data::2      5079744                       (Unspecified)
system.caches.network.routers1.percent_links_utilized     6.085310                       (Unspecified)
system.caches.network.routers1.msg_count.Control::2        71063                       (Unspecified)
system.caches.network.routers1.msg_bytes.Control::2       568504                       (Unspecified)
system.caches.network.routers1.msg_count.Data::2        70552                       (Unspecified)
system.caches.network.routers1.msg_bytes.Data::2      5079744                       (Unspecified)
system.caches.network.routers1.msg_count.Response_Data::4        71063                       (Unspecified)
system.caches.network.routers1.msg_bytes.Response_Data::4      5116536                       (Unspecified)
system.caches.network.routers1.msg_count.Writeback_Control::3        70551                       (Unspecified)
system.caches.network.routers1.msg_bytes.Writeback_Control::3       564408                       (Unspecified)
system.caches.network.routers1.port_buffers2.m_buf_msgs     0.002638                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers2.m_stall_time  8963.476510                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers6.m_buf_msgs     0.001356                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers6.m_stall_time  2010.413023                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.port_buffers7.m_buf_msgs     0.001327                       # Average number of messages in buffer (Unspecified)
system.caches.network.routers1.port_buffers7.m_stall_time  2000.235172                       # Average number of cycles messages are stalled in this MB (Unspecified)
system.caches.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  53684027000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.network.routers1.throttle00.link_utilization     6.085210                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Control::2        71063                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Control::2       568504                       (Unspecified)
system.caches.network.routers1.throttle00.msg_count.Data::2        70552                       (Unspecified)
system.caches.network.routers1.throttle00.msg_bytes.Data::2      5079744                       (Unspecified)
system.caches.network.routers1.throttle01.link_utilization     6.085410                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Response_Data::4        71063                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Response_Data::4      5116536                       (Unspecified)
system.caches.network.routers1.throttle01.msg_count.Writeback_Control::3        70551                       (Unspecified)
system.caches.network.routers1.throttle01.msg_bytes.Writeback_Control::3       564408                       (Unspecified)
system.caches.power_state.pwrStateResidencyTicks::UNDEFINED  53684027000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sequencers.power_state.pwrStateResidencyTicks::UNDEFINED  53684027000                       # Cumulative time (in ticks) in various power states (Tick)
system.caches.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  53684027000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                           752020                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         1408862                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       31                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        1405763                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     58                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                13868                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             14246                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   4                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples              734963                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.912699                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.398801                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    374150     50.91%     50.91% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     67202      9.14%     60.05% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                     42484      5.78%     65.83% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                     34423      4.68%     70.51% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                     66903      9.10%     79.62% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                     50036      6.81%     86.43% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                     74260     10.10%     96.53% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     17068      2.32%     98.85% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                      8437      1.15%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                734963                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                     237     68.70%     68.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     68.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     68.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     68.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     68.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     68.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     68.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     68.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     68.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     68.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     68.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     68.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     68.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      2      0.58%     69.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     69.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     69.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     69.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     69.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     69.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     69.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     69.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     69.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     69.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     69.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     69.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     69.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     69.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     69.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     69.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     69.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     69.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     69.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     69.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     69.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     69.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     69.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     69.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     69.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     69.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     69.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     69.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     69.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     69.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     69.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     69.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     69.28% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                     66     19.13%     88.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                    16      4.64%     93.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                14      4.06%     97.10% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               10      2.90%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          958      0.07%      0.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu        741862     52.77%     52.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           19      0.00%     52.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv           150      0.01%     52.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       131367      9.34%     62.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     62.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt           48      0.00%     62.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     62.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     62.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     62.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     62.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     62.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd           16      0.00%     62.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     62.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu           75      0.01%     62.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     62.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt           48      0.00%     62.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc          127      0.01%     62.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     62.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     62.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift           18      0.00%     62.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     62.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     62.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     62.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd        65538      4.66%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            2      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     66.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead       200916     14.29%     81.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite        67464      4.80%     85.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       131410      9.35%     95.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        65745      4.68%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        1405763                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.869316                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                 345                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.000245                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  2758027                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 1027038                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         1010101                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                    788865                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   395762                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           394319                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     1010705                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       394445                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                           692                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                           3290                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                          358                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                    1408893                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                       68                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                       332643                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                      133520                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                        29                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                            34                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                          311                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                 45                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                 81                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect             622                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                      703                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                           1405179                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                        332191                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       584                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                             465331                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         134024                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       133140                       # Number of stores executed (Count)
system.cpu.numRate                           1.868539                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                      1404838                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                     1404420                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                        994194                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                       1136208                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            1.867530                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.875011                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                             359                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           17057                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                      665104                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       1395041                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.130680                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.130680                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.884423                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.884423                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    1612553                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                    808470                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                      263020                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                     328526                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                      340782                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                     270457                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                    734178                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                       27                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads         332643                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        133520                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       205136                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        73887                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  135526                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted             68633                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               546                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                67362                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                   66873                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.992741                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     228                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             439                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 13                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              426                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           73                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           13820                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts               605                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       732661                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.904074                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     3.067455                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          456802     62.35%     62.35% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1           75319     10.28%     72.63% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2             908      0.12%     72.75% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3            9314      1.27%     74.02% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           57788      7.89%     81.91% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5             311      0.04%     81.95% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6             158      0.02%     81.98% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7             179      0.02%     82.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          131882     18.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       732661                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted               665104                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                1395041                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                      462975                       # Number of memory references committed (Count)
system.cpu.commit.loads                        330386                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     133169                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                     393860                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     1197959                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   154                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          228      0.02%      0.02% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu       734773     52.67%     52.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           17      0.00%     52.69% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv          139      0.01%     52.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       131124      9.40%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt           48      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd           14      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu           45      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     62.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt           38      0.00%     62.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc           97      0.01%     62.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     62.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            5      0.00%     62.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     62.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     62.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd        65536      4.70%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            2      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     66.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       199157     14.28%     81.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite        66890      4.79%     85.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead       131229      9.41%     95.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        65699      4.71%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      1395041                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        131882                       # number cycles where commit BW limit reached (Cycle)
system.cpu.decode.idleCycles                    90862                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                449285                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    177425                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                 16699                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    692                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                66935                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   158                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                1411742                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                   741                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             147982                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                         675651                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      135526                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches              67114                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        584266                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1700                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  239                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          1625                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles            1                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.cacheLines                    133971                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   343                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             734963                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.925259                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.191024                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   524153     71.32%     71.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                      277      0.04%     71.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                     8447      1.15%     72.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                     8520      1.16%     73.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                      441      0.06%     73.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    57892      7.88%     81.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                      221      0.03%     81.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                      383      0.05%     81.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   134629     18.32%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               734963                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.180216                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.898448                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                      262646                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    2262                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    3                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  45                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    933                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    1                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                      5                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             330386                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             11.485853                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            25.534315                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 272954     82.62%     82.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                    5      0.00%     82.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                   35      0.01%     82.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                14350      4.34%     86.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                14758      4.47%     91.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                22357      6.77%     98.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 1124      0.34%     98.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  448      0.14%     98.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   90      0.03%     98.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   41      0.01%     98.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                 24      0.01%     98.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                262      0.08%     98.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                438      0.13%     98.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                975      0.30%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                857      0.26%     99.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                669      0.20%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                181      0.05%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                100      0.03%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 45      0.01%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 30      0.01%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                  5      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                  1      0.00%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 26      0.01%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 65      0.02%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 95      0.03%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 88      0.03%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 89      0.03%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              274      0.08%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              454                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               330386                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                  332149                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                  133140                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       203                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         4                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    752020000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  134221                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       286                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    752020000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON    752020000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    692                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                    99374                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                    4111                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles            421                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    185533                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                444832                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                1410649                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    25                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                    347                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 435671                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                    536                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             1414217                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     2967796                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  1621966                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    263718                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               1397598                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    16632                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      28                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  28                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    132147                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          2008964                       # The number of ROB reads (Count)
system.cpu.rob.writes                         2820015                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                   665104                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    1395041                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     4                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_caches.controllers1::samples     18212.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000046058500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           572                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           572                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                26609                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                8597                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         9152                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                        9152                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       9152                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                      9152                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      87                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      5                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.05                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.03                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                   9152                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                  9152                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     8643                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                      261                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                       96                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       42                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                       16                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        5                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       4                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       4                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     529                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     556                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     570                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     576                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     574                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     583                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     571                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     571                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     578                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     580                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     579                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     577                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     572                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     573                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     573                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     572                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       4                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          572                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       15.874126                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      15.865175                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev       0.514138                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12                 1      0.17%      0.17% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13                 5      0.87%      1.05% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14                 9      1.57%      2.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15                47      8.22%     10.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16               500     87.41%     98.25% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::17                 8      1.40%     99.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::18                 2      0.35%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            572                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          572                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.015734                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.014881                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.171826                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               567     99.13%     99.13% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 1      0.17%     99.30% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                 4      0.70%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            572                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     5568                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   585728                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                585728                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               778872902.31642771                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               778872902.31642771                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                      751877000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       41077.20                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::caches.controllers1       580160                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::caches.controllers1       586304                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::caches.controllers1 771468843.913725614548                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::caches.controllers1 779638839.392569303513                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::caches.controllers1         9152                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::caches.controllers1         9152                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::caches.controllers1    268934750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::caches.controllers1  18605319750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::caches.controllers1     29385.35                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::caches.controllers1   2032923.92                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::caches.controllers1       585728                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          585728                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::caches.controllers1       585728                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       585728                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::caches.controllers1         9152                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             9152                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::caches.controllers1         9152                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total            9152                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::caches.controllers1    778872902                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          778872902                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::caches.controllers1    778872902                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         778872902                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::caches.controllers1   1557745805                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1557745805                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                  9065                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 9161                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           518                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           547                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           589                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           594                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           577                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           550                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           544                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           616                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           520                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           576                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          557                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          464                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          588                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          656                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          641                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          528                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0           516                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           531                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2           545                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           604                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           556                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           531                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           534                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           570                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           513                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           561                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          532                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          535                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12          698                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13          709                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14          685                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15          541                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 98966000                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               45325000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           268934750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 10917.37                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            29667.37                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 8110                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                7517                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             89.46                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            82.05                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         2591                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   450.124276                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   276.680101                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   383.788143                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          619     23.89%     23.89% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255          515     19.88%     43.77% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          292     11.27%     55.04% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          182      7.02%     62.06% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          117      4.52%     66.58% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          105      4.05%     70.63% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           72      2.78%     73.41% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           74      2.86%     76.26% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          615     23.74%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         2591                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                 580160                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten              586304                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               771.468844                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               779.638839                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    12.12                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 6.03                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                6.09                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                85.74                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED    752020000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          8925000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          4724775                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        32379900                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       22900140                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 59005440.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy    300576390                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy     35658720                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      464170365                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    617.231410                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE     89943000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     24960000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    637117000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          9631860                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy          5108070                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        32344200                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       24920280                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 59005440.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy    297224220                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy     38481600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      466715670                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    620.616034                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE     97255750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     24960000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    629804250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED    752020000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
