0.7
2020.2
Apr 18 2022
15:53:03
/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_broadcasting/solution1/sim/verilog/AESL_axi_master_gmem0.v,1733336649,systemVerilog,,,,AESL_axi_master_gmem0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_broadcasting/solution1/sim/verilog/AESL_axi_master_gmem1.v,1733336649,systemVerilog,,,,AESL_axi_master_gmem1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_broadcasting/solution1/sim/verilog/AESL_axi_master_gmem2.v,1733336649,systemVerilog,,,,AESL_axi_master_gmem2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_broadcasting/solution1/sim/verilog/AESL_axi_slave_control.v,1733336649,systemVerilog,,,,AESL_axi_slave_control,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_broadcasting/solution1/sim/verilog/csv_file_dump.svh,1733336649,verilog,,,,,,,,,,,,
/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_broadcasting/solution1/sim/verilog/dataflow_monitor.sv,1733336649,systemVerilog,/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_broadcasting/solution1/sim/verilog/nodf_module_interface.svh;/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_broadcasting/solution1/sim/verilog/pp_loop_interface.svh;/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_broadcasting/solution1/sim/verilog/upc_loop_interface.svh,,/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_broadcasting/solution1/sim/verilog/dump_file_agent.svh;/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_broadcasting/solution1/sim/verilog/csv_file_dump.svh;/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_broadcasting/solution1/sim/verilog/sample_agent.svh;/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_broadcasting/solution1/sim/verilog/loop_sample_agent.svh;/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_broadcasting/solution1/sim/verilog/sample_manager.svh;/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_broadcasting/solution1/sim/verilog/nodf_module_interface.svh;/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_broadcasting/solution1/sim/verilog/nodf_module_monitor.svh;/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_broadcasting/solution1/sim/verilog/pp_loop_interface.svh;/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_broadcasting/solution1/sim/verilog/pp_loop_monitor.svh;/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_broadcasting/solution1/sim/verilog/upc_loop_interface.svh;/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_broadcasting/solution1/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_broadcasting/solution1/sim/verilog/dump_file_agent.svh,1733336649,verilog,,,,,,,,,,,,
/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_broadcasting/solution1/sim/verilog/fifo_para.vh,1733336649,verilog,,,,,,,,,,,,
/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_broadcasting/solution1/sim/verilog/loop_sample_agent.svh,1733336649,verilog,,,,,,,,,,,,
/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_broadcasting/solution1/sim/verilog/mmult.autotb.v,1733336649,systemVerilog,,,/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_broadcasting/solution1/sim/verilog/fifo_para.vh,apatb_mmult_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_broadcasting/solution1/sim/verilog/mmult.v,1733336620,systemVerilog,,,,mmult,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_broadcasting/solution1/sim/verilog/mmult_control_s_axi.v,1733336625,systemVerilog,,,,mmult_control_s_axi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_broadcasting/solution1/sim/verilog/mmult_flow_control_loop_pipe_sequential_init.v,1733336625,systemVerilog,,,,mmult_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_broadcasting/solution1/sim/verilog/mmult_gmem0_m_axi.v,1733336620,systemVerilog,,,,mmult_gmem0_m_axi;mmult_gmem0_m_axi_fifo;mmult_gmem0_m_axi_flushManager;mmult_gmem0_m_axi_load;mmult_gmem0_m_axi_mem;mmult_gmem0_m_axi_read;mmult_gmem0_m_axi_reg_slice;mmult_gmem0_m_axi_srl;mmult_gmem0_m_axi_store;mmult_gmem0_m_axi_throttle;mmult_gmem0_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_broadcasting/solution1/sim/verilog/mmult_gmem1_m_axi.v,1733336620,systemVerilog,,,,mmult_gmem1_m_axi;mmult_gmem1_m_axi_fifo;mmult_gmem1_m_axi_flushManager;mmult_gmem1_m_axi_load;mmult_gmem1_m_axi_mem;mmult_gmem1_m_axi_read;mmult_gmem1_m_axi_reg_slice;mmult_gmem1_m_axi_srl;mmult_gmem1_m_axi_store;mmult_gmem1_m_axi_throttle;mmult_gmem1_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_broadcasting/solution1/sim/verilog/mmult_gmem2_m_axi.v,1733336620,systemVerilog,,,,mmult_gmem2_m_axi;mmult_gmem2_m_axi_fifo;mmult_gmem2_m_axi_flushManager;mmult_gmem2_m_axi_load;mmult_gmem2_m_axi_mem;mmult_gmem2_m_axi_read;mmult_gmem2_m_axi_reg_slice;mmult_gmem2_m_axi_srl;mmult_gmem2_m_axi_store;mmult_gmem2_m_axi_throttle;mmult_gmem2_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_broadcasting/solution1/sim/verilog/mmult_localA_RAM_AUTO_1R1W.v,1733336625,systemVerilog,,,,mmult_localA_RAM_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_broadcasting/solution1/sim/verilog/mmult_mmult_Pipeline_init.v,1733336613,systemVerilog,,,,mmult_mmult_Pipeline_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_broadcasting/solution1/sim/verilog/mmult_mmult_Pipeline_readA.v,1733336613,systemVerilog,,,,mmult_mmult_Pipeline_readA,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_broadcasting/solution1/sim/verilog/mmult_mmult_Pipeline_readB.v,1733336613,systemVerilog,,,,mmult_mmult_Pipeline_readB,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_broadcasting/solution1/sim/verilog/mmult_mmult_Pipeline_systolic1.v,1733336614,systemVerilog,,,,mmult_mmult_Pipeline_systolic1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_broadcasting/solution1/sim/verilog/mmult_mmult_Pipeline_writeC.v,1733336619,systemVerilog,,,,mmult_mmult_Pipeline_writeC,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_broadcasting/solution1/sim/verilog/mmult_mul_32s_32s_32_1_1.v,1733336614,systemVerilog,,,,mmult_mul_32s_32s_32_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_broadcasting/solution1/sim/verilog/mmult_mux_1632_32_1_1.v,1733336625,systemVerilog,,,,mmult_mux_1632_32_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_broadcasting/solution1/sim/verilog/nodf_module_interface.svh,1733336649,verilog,,,,nodf_module_intf,,,,,,,,
/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_broadcasting/solution1/sim/verilog/nodf_module_monitor.svh,1733336649,verilog,,,,,,,,,,,,
/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_broadcasting/solution1/sim/verilog/pp_loop_interface.svh,1733336649,verilog,,,,pp_loop_intf,,,,,,,,
/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_broadcasting/solution1/sim/verilog/pp_loop_monitor.svh,1733336649,verilog,,,,,,,,,,,,
/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_broadcasting/solution1/sim/verilog/sample_agent.svh,1733336649,verilog,,,,,,,,,,,,
/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_broadcasting/solution1/sim/verilog/sample_manager.svh,1733336649,verilog,,,,,,,,,,,,
/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_broadcasting/solution1/sim/verilog/upc_loop_interface.svh,1733336649,verilog,,,,upc_loop_intf,,,,,,,,
/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_broadcasting/solution1/sim/verilog/upc_loop_monitor.svh,1733336649,verilog,,,,,,,,,,,,
