INFO-FLOW: Workspace /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1 opened at Mon Feb 23 22:34:00 UTC 2026
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command     open_solution done; 0.87 sec.
Execute     set_part xcvu9p-flga2577-2-e 
INFO: [HLS 200-1510] Running: set_part xcvu9p-flga2577-2-e 
Execute       create_platform xcvu9p-flga2577-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu9p-flga2577-2-e'
Command       create_platform done; 56.2 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Command           ap_source done; 0.11 sec.
Command         ap_source done; 0.16 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.48 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.16 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 1.46 sec.
Execute       ap_part_info -name xcvu9p-flga2577-2-e -data info 
Command       ap_part_info done; 0.12 sec.
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 57.86 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       ap_part_info -name xcvu9p-flga2577-2-e -data info 
Command       ap_part_info done; 0.25 sec.
Execute       source run_sim.tcl 
Command       ap_source done; 4.56 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 52.54 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 28.37 seconds. CPU system time: 7.72 seconds. Elapsed time: 52.54 seconds; current allocated memory: 4.000 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.24 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.453 GB.
Execute         set_directive_top conv1_lif_top -name=conv1_lif_top 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file '/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp as C++
Execute         ap_part_info -name xcvu9p-flga2577-2-e -data info 
Command         ap_part_info done; 0.13 sec.
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp -foptimization-record-file=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_top.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/all.directive.json -E -std=c++14 -I/home/coder/Desktop/s2n2/convSNN/finn_override -I/home/coder/Desktop/s2n2/finn-hlslib-lif -I/home/coder/Desktop/s2n2/convSNN -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_top.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu9p-flga2577-2-e > /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_top.cpp.clang.out.log 2> /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_top.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 3.6 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_top.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu9p-flga2577-2-e > /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/clang.out.log 2> /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/clang.err.log
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:75:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:97:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:119:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:141:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/coder/Desktop/s2n2/finn-hlslib-lif/maxpool.h:296:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/coder/Desktop/s2n2/finn-hlslib-lif/mac.hpp:116:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/coder/Desktop/s2n2/finn-hlslib-lif/mac.hpp:142:9)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_top.pp.0.cpp std=c++14 -target fpga  -directive=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/.systemc_flag -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_top.pp.0.cpp -- -std=c++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 3.35 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_top.pp.0.cpp std=c++14 -target fpga  -directive=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/all.directive.json -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_top.pp.0.cpp -- -std=c++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 4.03 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_top.pp.0.cpp std=c++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_top.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_top.pp.0.cpp -- -std=c++14 -target fpga -fhls -ferror-limit=0 > /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_top.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_top.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command           ap_source done; 0.13 sec.
Command         clang_tidy done; 12.17 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_top.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_top.pp.0.cpp -- -std=c++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_top.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_top.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:49:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:50:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:53:9)
Execute         send_msg_by_id WARNING @200-471@%s%s 3 /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file /home/coder/Desktop/s2n2/convSNN/conv1_top.cpp
Execute         ap_part_info -name xcvu9p-flga2577-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_top.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_top.pp.0.cpp -std=c++14 -I/home/coder/Desktop/s2n2/convSNN/finn_override -I/home/coder/Desktop/s2n2/finn-hlslib-lif -I/home/coder/Desktop/s2n2/convSNN -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_top.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu9p-flga2577-2-e > /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_top.pp.0.cpp.clang.out.log 2> /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_top.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'reps' (/home/coder/Desktop/s2n2/finn-hlslib-lif/streamtools.h:837:77)
WARNING: [HLS 207-5292] unused parameter 'reps' (/home/coder/Desktop/s2n2/finn-hlslib-lif/streamtools.h:869:78)
WARNING: [HLS 207-5292] unused parameter 'mmv' (/home/coder/Desktop/s2n2/finn-hlslib-lif/interpret.hpp:149:53)
WARNING: [HLS 207-5292] unused parameter 'mmv' (/home/coder/Desktop/s2n2/finn-hlslib-lif/interpret.hpp:166:58)
WARNING: [HLS 207-5292] unused parameter 'mmv' (/home/coder/Desktop/s2n2/finn-hlslib-lif/interpret.hpp:209:56)
WARNING: [HLS 207-5292] unused parameter 'flag' (/home/coder/Desktop/s2n2/finn-hlslib-lif/interpret.hpp:209:72)
WARNING: [HLS 207-5292] unused parameter 'mmv' (/home/coder/Desktop/s2n2/finn-hlslib-lif/interpret.hpp:213:53)
WARNING: [HLS 207-5292] unused parameter 'mmv' (/home/coder/Desktop/s2n2/finn-hlslib-lif/interpret.hpp:218:30)
WARNING: [HLS 207-5292] unused parameter 'mmv' (/home/coder/Desktop/s2n2/finn-hlslib-lif/interpret.hpp:240:53)
WARNING: [HLS 207-5292] unused parameter 'mmv' (/home/coder/Desktop/s2n2/finn-hlslib-lif/interpret.hpp:262:39)
WARNING: [HLS 207-5292] unused parameter 'flag' (/home/coder/Desktop/s2n2/finn-hlslib-lif/interpret.hpp:273:72)
WARNING: [HLS 207-5292] unused parameter 'mmv' (/home/coder/Desktop/s2n2/finn-hlslib-lif/interpret.hpp:300:52)
WARNING: [HLS 207-5292] unused parameter 'decay' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:115:16)
WARNING: [HLS 207-5292] unused parameter 'r' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:117:16)
WARNING: [HLS 207-5292] unused parameter 'nf' (/home/coder/Desktop/s2n2/finn-hlslib-lif/activations.hpp:68:26)
WARNING: [HLS 207-5292] unused parameter 'pe' (/home/coder/Desktop/s2n2/finn-hlslib-lif/activations.hpp:68:45)
WARNING: [HLS 207-5292] unused parameter 'nf' (/home/coder/Desktop/s2n2/finn-hlslib-lif/activations.hpp:86:29)
WARNING: [HLS 207-5292] unused parameter 'pe' (/home/coder/Desktop/s2n2/finn-hlslib-lif/activations.hpp:86:48)
WARNING: [HLS 207-5292] unused parameter 'nf' (/home/coder/Desktop/s2n2/finn-hlslib-lif/activations.hpp:108:32)
WARNING: [HLS 207-5292] unused parameter 'pe' (/home/coder/Desktop/s2n2/finn-hlslib-lif/activations.hpp:108:51)
WARNING: [HLS 207-5292] unused parameter 'nf' (/home/coder/Desktop/s2n2/finn-hlslib-lif/activations.hpp:131:26)
WARNING: [HLS 207-5292] unused parameter 'pe' (/home/coder/Desktop/s2n2/finn-hlslib-lif/activations.hpp:131:45)
WARNING: [HLS 207-5292] unused parameter 'nf' (/home/coder/Desktop/s2n2/finn-hlslib-lif/activations.hpp:170:26)
WARNING: [HLS 207-5292] unused parameter 'pe' (/home/coder/Desktop/s2n2/finn-hlslib-lif/activations.hpp:170:45)
WARNING: [HLS 207-5547] Invalid variable in '#pragma HLS reset': expect variable to be static or global (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:195:28)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 25.95 seconds. CPU system time: 4.33 seconds. Elapsed time: 36.65 seconds; current allocated memory: 1.456 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_top.g.bc"  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_top.g.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/a.g.ld.0.bc > /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 0.53 sec.
Execute         run_link_or_opt -opt -out /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 1.28 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 5.48 sec.
Execute         run_link_or_opt -opt -out /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=conv1_lif_top -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=conv1_lif_top -reflow-float-conversion -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 4.08 sec.
Execute         run_link_or_opt -out /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 0.55 sec.
Execute         run_link_or_opt -opt -out /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=conv1_lif_top 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=conv1_lif_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.43 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=conv1_lif_top -mllvm -hls-db-dir -mllvm /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4320.000000_DSP_6840.000000_FF_2364480.000000_LUT_1182240.000000_SLICE_147780.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcvu9p-flga2577-2-e 2> /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
Execute         send_msg_by_id INFO @200-1995@%s%s%s 4,186 Compile/Link /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 4,186 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 15,401 Unroll/Inline /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 15,401 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 820 Performance/Pipeline /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 820 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 751 Optimizations /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 751 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-273] In function 'void ConvLayer_Batch<1u, 3u, 10u, 32u, 10u, 3u, 3u, 32u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 3, 32, FixedPointWeightsSp<3u, ap_int<32>, 32u, 1u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>(hls::stream<ap_uint<3>, 0>&, hls::stream<ap_uint<32>, 0>&, FixedPointWeightsSp<3u, ap_int<32>, 32u, 1u> const&, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > const&, unsigned int, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_resource_dsp const&)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:112:0)
INFO: [HLS 214-131] Inlining function 'void memory_resource<ap_uint<3> (*) [10]>(ap_uint<3> (*) [10], ap_resource_dflt const&)' into 'void ConvolutionInputGenerator<1u, 3u, 1u, 10u, 10u, 3u, 1u, ap_resource_dflt>(hls::stream<ap_uint<(3u) * (1u)>, 0>&, hls::stream<ap_uint<(3u) * (1u)>, 0>&, unsigned int, ap_resource_dflt const&)' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:183:2)
INFO: [HLS 214-131] Inlining function 'FixedPointWeightsSp<3u, ap_int<32>, 32u, 1u>::TileIndex::TileIndex(FixedPointWeightsSp<3u, ap_int<32>, 32u, 1u> const&, unsigned int, ap_uint<3>)' into 'FixedPointWeightsSp<3u, ap_int<32>, 32u, 1u>::weights(unsigned int, ap_uint<3>) const' (/home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp:216:9)
INFO: [HLS 214-131] Inlining function 'Slice<ap_uint<1>, 1u>::Container<ap_uint<32> >::operator ap_uint<32> const&() const' into 'void Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 32u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 10u, ap_uint<3>, ap_uint<32>, FixedPointWeightsSp<3u, ap_int<32>, 32u, 1u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>(hls::stream<ap_uint<3>, 0>&, hls::stream<ap_uint<32>, 0>&, FixedPointWeightsSp<3u, ap_int<32>, 32u, 1u> const&, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > const&, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, int, ap_resource_dsp const&)' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:207:17)
INFO: [HLS 214-131] Inlining function 'Slice<ap_uint<1>, 1u>::Container<ap_uint<32> >::operator[](unsigned int) const' into 'void Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 32u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 10u, ap_uint<3>, ap_uint<32>, FixedPointWeightsSp<3u, ap_int<32>, 32u, 1u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>(hls::stream<ap_uint<3>, 0>&, hls::stream<ap_uint<32>, 0>&, FixedPointWeightsSp<3u, ap_int<32>, 32u, 1u> const&, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > const&, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, int, ap_resource_dsp const&)' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:203:8)
INFO: [HLS 214-131] Inlining function 'FixedPointWeightsSp<3u, ap_int<32>, 32u, 1u>::TileIndex::operator[](unsigned int) const' into 'void Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 32u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 10u, ap_uint<3>, ap_uint<32>, FixedPointWeightsSp<3u, ap_int<32>, 32u, 1u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>(hls::stream<ap_uint<3>, 0>&, hls::stream<ap_uint<32>, 0>&, FixedPointWeightsSp<3u, ap_int<32>, 32u, 1u> const&, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > const&, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, int, ap_resource_dsp const&)' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:189:21)
INFO: [HLS 214-131] Inlining function 'FixedPointWeightsSp<3u, ap_int<32>, 32u, 1u>::TileIndex::operator[](unsigned int) const' into 'void Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 32u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 10u, ap_uint<3>, ap_uint<32>, FixedPointWeightsSp<3u, ap_int<32>, 32u, 1u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>(hls::stream<ap_uint<3>, 0>&, hls::stream<ap_uint<32>, 0>&, FixedPointWeightsSp<3u, ap_int<32>, 32u, 1u> const&, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > const&, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, int, ap_resource_dsp const&)' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:186:57)
INFO: [HLS 214-131] Inlining function 'FixedPointWeightsSp<3u, ap_int<32>, 32u, 1u>::weights(unsigned int, ap_uint<3>) const' into 'void Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 32u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 10u, ap_uint<3>, ap_uint<32>, FixedPointWeightsSp<3u, ap_int<32>, 32u, 1u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>(hls::stream<ap_uint<3>, 0>&, hls::stream<ap_uint<32>, 0>&, FixedPointWeightsSp<3u, ap_int<32>, 32u, 1u> const&, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > const&, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, int, ap_resource_dsp const&)' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:178:29)
INFO: [HLS 214-131] Inlining function 'void ConvLayer_Batch<1u, 3u, 10u, 32u, 10u, 3u, 3u, 32u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 3, 32, FixedPointWeightsSp<3u, ap_int<32>, 32u, 1u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>(hls::stream<ap_uint<3>, 0>&, hls::stream<ap_uint<32>, 0>&, FixedPointWeightsSp<3u, ap_int<32>, 32u, 1u> const&, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > const&, unsigned int, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_resource_dsp const&)' into 'conv1_lif_top(hls::stream<ap_uint<3>, 0>&, hls::stream<ap_uint<32>, 0>&, unsigned int)' (/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:27:2)
WARNING: [HLS 214-199] Ignoring dependence pragma on local scalar variable 'current_block_write'. (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:260:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_166_2' is marked as complete unroll implied by the pipeline pragma (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:166:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_184_3' is marked as complete unroll implied by the pipeline pragma (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:184:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_200_1' is marked as complete unroll implied by the pipeline pragma (/home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp:200:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_200_4' is marked as complete unroll implied by the pipeline pragma (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:200:25)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_166_2' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:166:24) in function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 32u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 10u, ap_uint<3>, ap_uint<32>, FixedPointWeightsSp<3u, ap_int<32>, 32u, 1u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' completely with a factor of 32 (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:117:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_184_3' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:184:23) in function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 32u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 10u, ap_uint<3>, ap_uint<32>, FixedPointWeightsSp<3u, ap_int<32>, 32u, 1u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' completely with a factor of 32 (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:117:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_200_1' (/home/coder/Desktop/s2n2/finn-hlslib-lif/weights.hpp:200:25) in function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 32u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 10u, ap_uint<3>, ap_uint<32>, FixedPointWeightsSp<3u, ap_int<32>, 32u, 1u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' completely with a factor of 3 (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:117:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_200_4' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:200:25) in function 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 32u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 10u, ap_uint<3>, ap_uint<32>, FixedPointWeightsSp<3u, ap_int<32>, 32u, 1u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>' completely with a factor of 32 (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:117:0)
INFO: [HLS 214-178] Inlining function 'DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::DebugThresholdActivation(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'conv1_lif_top(hls::stream<ap_uint<3>, 0>&, hls::stream<ap_uint<32>, 0>&, unsigned int)' (/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedInputStream<3u, 3u, 100u>::WidthAdjustedInputStream(hls::stream<ap_uint<3>, 0>&, unsigned int)' into 'conv1_lif_top(hls::stream<ap_uint<3>, 0>&, hls::stream<ap_uint<32>, 0>&, unsigned int)' (/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedOutputStream<32u, 32u, 100u>::WidthAdjustedOutputStream(hls::stream<ap_uint<32>, 0>&, unsigned int)' into 'conv1_lif_top(hls::stream<ap_uint<3>, 0>&, hls::stream<ap_uint<32>, 0>&, unsigned int)' (/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedInputStream<3u, 3u, 100u>::operator hls::stream<ap_uint<3>, 0>&()' into 'conv1_lif_top(hls::stream<ap_uint<3>, 0>&, hls::stream<ap_uint<32>, 0>&, unsigned int)' (/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'WidthAdjustedOutputStream<32u, 32u, 100u>::operator hls::stream<ap_uint<32>, 0>&()' into 'conv1_lif_top(hls::stream<ap_uint<3>, 0>&, hls::stream<ap_uint<32>, 0>&, unsigned int)' (/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:22:0)
INFO: [HLS 214-248] Applying array_partition to 'inputBuf': Complete partitioning on dimension 1. (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:180:33)
INFO: [HLS 214-248] Applying array_partition to 'neust': Complete partitioning on dimension 2. (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132:22)
INFO: [HLS 214-248] Applying array_partition to 'accu': Complete partitioning on dimension 1. (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:136:21)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out' with compact=bit mode in 32-bits (/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:22:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in' with compact=bit mode in 3-bits (/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:22:0)
INFO: [HLS 214-364] Automatically inlining function 'DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>) const' to improve effectiveness of pipeline pragma in function 'void Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 32u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 10u, ap_uint<3>, ap_uint<32>, FixedPointWeightsSp<3u, ap_int<32>, 32u, 1u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>(hls::stream<ap_uint<3>, 0>&, hls::stream<ap_uint<32>, 0>&, FixedPointWeightsSp<3u, ap_int<32>, 32u, 1u> const&, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > const&, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, int, ap_resource_dsp const&)' (/home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:202:15)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 13.49 seconds. CPU system time: 4.71 seconds. Elapsed time: 24.1 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.458 GB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top conv1_lif_top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/a.g.0.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.459 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/a.g.1.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.461 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/a.g.1.bc to /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/a.o.1.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [HLS 200-805] An internal stream 'convInp' (/home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:119) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'conv1_lif_top' (/home/coder/Desktop/s2n2/convSNN/conv1_top.cpp:18:1), detected/extracted 3 process function(s): 
	 'ConvolutionInputGenerator<1u, 3u, 1u, 10u, 10u, 3u, 1u, ap_resource_dflt>'
	 'Block_entry13_proc'
	 'Matrix_Vector_Activate_Batch<3u, 32u, 3u, 3u, 32u, 1u, Slice<ap_uint<1>, 1u>, Slice<ap_uint<1>, 1u>, Identity, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u, 6u, 10u, ap_uint<3>, ap_uint<32>, FixedPointWeightsSp<3u, ap_int<32>, 32u, 1u>, DebugThresholdActivation<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_resource_dsp>'.
Command           transform done; 0.34 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command           transform done; 0.14 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.485 GB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/a.o.2.bc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_196_1' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:196:20) in function 'ConvolutionInputGenerator<1u, 3u, 1u, 10u, 10u, 3u, 1u, ap_resource_dflt>'.
WARNING: [HLS 200-1946] Dependence pragma (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:250:9) in loop 'VITIS_LOOP_197_2' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_196_1'.
WARNING: [HLS 200-1946] Dependence pragma (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:250:9) in loop 'VITIS_LOOP_197_2' may become invalid because the loop was flattened with the outer loop 'VITIS_LOOP_196_1'.
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf.1' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:180).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'inputBuf' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:180).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf.1' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:180).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'inputBuf' (/home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:180).
Execute             auto_get_db
Command           transform done; 1.05 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.35 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.05 seconds; current allocated memory: 1.516 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 1.97 sec.
Command       elaborate done; 63.56 sec.
Execute       ap_eval exec zip -j /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; 0.43 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'conv1_lif_top' ...
Execute         ap_set_top_model conv1_lif_top 
WARNING: [SYN 201-103] Legalizing function name 'ConvolutionInputGenerator<1u, 3u, 1u, 10u, 10u, 3u, 1u, ap_resource_dflt>' to 'ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_s'.
Execute         get_model_list conv1_lif_top -filter all-wo-channel -topdown 
Execute         preproc_iomode -model conv1_lif_top 
Execute         preproc_iomode -model Matrix_Vector_Activate_Batch 
Execute         preproc_iomode -model Block_entry13_proc 
Execute         preproc_iomode -model ConvolutionInputGenerator<1u, 3u, 1u, 10u, 10u, 3u, 1u, ap_resource_dflt> 
Execute         preproc_iomode -model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2 
Execute         get_model_list conv1_lif_top -filter all-wo-channel 
INFO-FLOW: Model list for configure: ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2 {ConvolutionInputGenerator<1u, 3u, 1u, 10u, 10u, 3u, 1u, ap_resource_dflt>} Block_entry13_proc Matrix_Vector_Activate_Batch conv1_lif_top
INFO-FLOW: Configuring Module : ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2 ...
Execute         set_default_model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2 
Execute         apply_spec_resource_limit ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2 
INFO-FLOW: Configuring Module : ConvolutionInputGenerator<1u, 3u, 1u, 10u, 10u, 3u, 1u, ap_resource_dflt> ...
Execute         set_default_model ConvolutionInputGenerator<1u, 3u, 1u, 10u, 10u, 3u, 1u, ap_resource_dflt> 
Execute         apply_spec_resource_limit ConvolutionInputGenerator<1u, 3u, 1u, 10u, 10u, 3u, 1u, ap_resource_dflt> 
INFO-FLOW: Configuring Module : Block_entry13_proc ...
Execute         set_default_model Block_entry13_proc 
Execute         apply_spec_resource_limit Block_entry13_proc 
INFO-FLOW: Configuring Module : Matrix_Vector_Activate_Batch ...
Execute         set_default_model Matrix_Vector_Activate_Batch 
Execute         apply_spec_resource_limit Matrix_Vector_Activate_Batch 
INFO-FLOW: Configuring Module : conv1_lif_top ...
Execute         set_default_model conv1_lif_top 
Execute         apply_spec_resource_limit conv1_lif_top 
INFO-FLOW: Model list for preprocess: ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2 {ConvolutionInputGenerator<1u, 3u, 1u, 10u, 10u, 3u, 1u, ap_resource_dflt>} Block_entry13_proc Matrix_Vector_Activate_Batch conv1_lif_top
INFO-FLOW: Preprocessing Module: ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2 ...
Execute         set_default_model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2 
Execute         cdfg_preprocess -model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2 
Execute         rtl_gen_preprocess ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2 
INFO-FLOW: Preprocessing Module: ConvolutionInputGenerator<1u, 3u, 1u, 10u, 10u, 3u, 1u, ap_resource_dflt> ...
Execute         set_default_model ConvolutionInputGenerator<1u, 3u, 1u, 10u, 10u, 3u, 1u, ap_resource_dflt> 
Execute         cdfg_preprocess -model ConvolutionInputGenerator<1u, 3u, 1u, 10u, 10u, 3u, 1u, ap_resource_dflt> 
Execute         rtl_gen_preprocess ConvolutionInputGenerator<1u, 3u, 1u, 10u, 10u, 3u, 1u, ap_resource_dflt> 
INFO-FLOW: Preprocessing Module: Block_entry13_proc ...
Execute         set_default_model Block_entry13_proc 
Execute         cdfg_preprocess -model Block_entry13_proc 
Execute         rtl_gen_preprocess Block_entry13_proc 
INFO-FLOW: Preprocessing Module: Matrix_Vector_Activate_Batch ...
Execute         set_default_model Matrix_Vector_Activate_Batch 
Execute         cdfg_preprocess -model Matrix_Vector_Activate_Batch 
Execute         rtl_gen_preprocess Matrix_Vector_Activate_Batch 
INFO-FLOW: Preprocessing Module: conv1_lif_top ...
Execute         set_default_model conv1_lif_top 
Execute         cdfg_preprocess -model conv1_lif_top 
Execute         rtl_gen_preprocess conv1_lif_top 
INFO-FLOW: Model list for synthesis: ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2 {ConvolutionInputGenerator<1u, 3u, 1u, 10u, 10u, 3u, 1u, ap_resource_dflt>} Block_entry13_proc Matrix_Vector_Activate_Batch conv1_lif_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2 
Execute         schedule -model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_196_1_VITIS_LOOP_197_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_196_1_VITIS_LOOP_197_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.41 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.47 seconds. CPU system time: 0.41 seconds. Elapsed time: 2.66 seconds; current allocated memory: 1.519 GB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2.verbose.sched.rpt 
Execute           list_part -family xcvu9p-flga2577-2-e 
Execute             ap_family_info -name xcvu9p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu9p-flga2577-2-e -data family 
Command         syn_report done; 0.18 sec.
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2.sched.adb -f 
INFO-FLOW: Finish scheduling ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2.
Execute         set_default_model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2 
Execute         bind -model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.33 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.519 GB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2.verbose.bind.rpt 
Execute           list_part -family xcvu9p-flga2577-2-e 
Execute             ap_family_info -name xcvu9p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu9p-flga2577-2-e -data family 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2.bind.adb -f 
INFO-FLOW: Finish binding ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model ConvolutionInputGenerator<1u, 3u, 1u, 10u, 10u, 3u, 1u, ap_resource_dflt> 
Execute         schedule -model ConvolutionInputGenerator<1u, 3u, 1u, 10u, 10u, 3u, 1u, ap_resource_dflt> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.42 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.99 seconds; current allocated memory: 1.519 GB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_s.verbose.sched.rpt 
Execute           list_part -family xcvu9p-flga2577-2-e 
Execute             ap_family_info -name xcvu9p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu9p-flga2577-2-e -data family 
Command         syn_report done; 0.17 sec.
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_s.sched.adb -f 
INFO-FLOW: Finish scheduling ConvolutionInputGenerator<1u, 3u, 1u, 10u, 10u, 3u, 1u, ap_resource_dflt>.
Execute         set_default_model ConvolutionInputGenerator<1u, 3u, 1u, 10u, 10u, 3u, 1u, ap_resource_dflt> 
Execute         bind -model ConvolutionInputGenerator<1u, 3u, 1u, 10u, 10u, 3u, 1u, ap_resource_dflt> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.83 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.22 seconds; current allocated memory: 1.519 GB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_s.verbose.bind.rpt 
Execute           list_part -family xcvu9p-flga2577-2-e 
Execute             ap_family_info -name xcvu9p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu9p-flga2577-2-e -data family 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_s.bind.adb -f 
INFO-FLOW: Finish binding ConvolutionInputGenerator<1u, 3u, 1u, 10u, 10u, 3u, 1u, ap_resource_dflt>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry13_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block_entry13_proc 
Execute         schedule -model Block_entry13_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.519 GB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/Block_entry13_proc.verbose.sched.rpt 
Execute           list_part -family xcvu9p-flga2577-2-e 
Execute             ap_family_info -name xcvu9p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu9p-flga2577-2-e -data family 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/Block_entry13_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block_entry13_proc.
Execute         set_default_model Block_entry13_proc 
Execute         bind -model Block_entry13_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.44 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.519 GB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/Block_entry13_proc.verbose.bind.rpt 
Execute           list_part -family xcvu9p-flga2577-2-e 
Execute             ap_family_info -name xcvu9p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu9p-flga2577-2-e -data family 
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/Block_entry13_proc.bind.adb -f 
INFO-FLOW: Finish binding Block_entry13_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Matrix_Vector_Activate_Batch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Matrix_Vector_Activate_Batch 
Execute         schedule -model Matrix_Vector_Activate_Batch 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_147_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_147_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 7.09 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 7.3 seconds; current allocated memory: 1.523 GB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/Matrix_Vector_Activate_Batch.verbose.sched.rpt 
Execute           list_part -family xcvu9p-flga2577-2-e 
Execute             ap_family_info -name xcvu9p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu9p-flga2577-2-e -data family 
Command         syn_report done; 0.18 sec.
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/Matrix_Vector_Activate_Batch.sched.adb -f 
Command         db_write done; 0.19 sec.
INFO-FLOW: Finish scheduling Matrix_Vector_Activate_Batch.
Execute         set_default_model Matrix_Vector_Activate_Batch 
Execute         bind -model Matrix_Vector_Activate_Batch 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.41 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.62 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.78 seconds; current allocated memory: 1.523 GB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/Matrix_Vector_Activate_Batch.verbose.bind.rpt 
Execute           list_part -family xcvu9p-flga2577-2-e 
Execute             ap_family_info -name xcvu9p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu9p-flga2577-2-e -data family 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/Matrix_Vector_Activate_Batch.bind.adb -f 
Command         db_write done; 0.23 sec.
INFO-FLOW: Finish binding Matrix_Vector_Activate_Batch.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1_lif_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv1_lif_top 
Execute         schedule -model conv1_lif_top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.29 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.81 seconds; current allocated memory: 1.524 GB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_lif_top.verbose.sched.rpt 
Execute           list_part -family xcvu9p-flga2577-2-e 
Execute             ap_family_info -name xcvu9p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu9p-flga2577-2-e -data family 
Command         syn_report done; 0.19 sec.
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_lif_top.sched.adb -f 
INFO-FLOW: Finish scheduling conv1_lif_top.
Execute         set_default_model conv1_lif_top 
Execute         bind -model conv1_lif_top 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.34 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.524 GB.
Execute         syn_report -verbosereport -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_lif_top.verbose.bind.rpt 
Execute           list_part -family xcvu9p-flga2577-2-e 
Execute             ap_family_info -name xcvu9p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu9p-flga2577-2-e -data family 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_lif_top.bind.adb -f 
INFO-FLOW: Finish binding conv1_lif_top.
Execute         get_model_list conv1_lif_top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2 
Execute         rtl_gen_preprocess ConvolutionInputGenerator<1u, 3u, 1u, 10u, 10u, 3u, 1u, ap_resource_dflt> 
Execute         rtl_gen_preprocess Block_entry13_proc 
Execute         rtl_gen_preprocess Matrix_Vector_Activate_Batch 
Execute         rtl_gen_preprocess conv1_lif_top 
INFO-FLOW: Model list for RTL generation: ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2 {ConvolutionInputGenerator<1u, 3u, 1u, 10u, 10u, 3u, 1u, ap_resource_dflt>} Block_entry13_proc Matrix_Vector_Activate_Batch conv1_lif_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2 -top_prefix conv1_lif_top_ -sub_prefix conv1_lif_top_ -mg_file /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_196_1_VITIS_LOOP_197_2' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2' pipeline 'VITIS_LOOP_196_1_VITIS_LOOP_197_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2'.
Command         create_rtl_model done; 0.47 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.01 seconds; current allocated memory: 1.524 GB.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2 -style xilinx -f -lang vhdl -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/syn/vhdl/conv1_lif_top_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2 
Execute         gen_rtl ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2 -style xilinx -f -lang vlog -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/syn/verilog/conv1_lif_top_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2 
Execute         syn_report -csynth -model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2 -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/syn/report/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2_csynth.rpt 
Execute           list_part -family xcvu9p-flga2577-2-e 
Execute             ap_family_info -name xcvu9p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu9p-flga2577-2-e -data family 
Command         syn_report done; 0.65 sec.
Execute         syn_report -rtlxml -model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2 -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/syn/report/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2_csynth.xml 
Execute           list_part -family xcvu9p-flga2577-2-e 
Execute             ap_family_info -name xcvu9p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu9p-flga2577-2-e -data family 
Command         syn_report done; 0.3 sec.
Execute         syn_report -verbosereport -model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2 -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2.verbose.rpt 
Execute           list_part -family xcvu9p-flga2577-2-e 
Execute             ap_family_info -name xcvu9p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu9p-flga2577-2-e -data family 
Command         syn_report done; 0.46 sec.
Execute         db_write -model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2 -f -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2.adb 
Command         db_write done; 0.43 sec.
Execute         db_write -model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2 -bindview -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2 -p /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model ConvolutionInputGenerator<1u, 3u, 1u, 10u, 10u, 3u, 1u, ap_resource_dflt> -top_prefix conv1_lif_top_ -sub_prefix conv1_lif_top_ -mg_file /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_s_inputBuf_RAM_2P_AUTO_1R1W' to 'ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_s_inputBuf_bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_s_inputBuf_1_RAM_2P_AUTO_1R1W' to 'ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_s_inputBuf_cud' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_8ns_39_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_s'.
INFO: [RTMG 210-278] Implementing memory 'conv1_lif_top_ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_s_inputBuf_bkb' using auto RAMs.
Command         create_rtl_model done; 0.72 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.06 seconds. CPU system time: 0.05 seconds. Elapsed time: 4.08 seconds; current allocated memory: 1.526 GB.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl ConvolutionInputGenerator<1u, 3u, 1u, 10u, 10u, 3u, 1u, ap_resource_dflt> -style xilinx -f -lang vhdl -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/syn/vhdl/conv1_lif_top_ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_s 
Execute         gen_rtl ConvolutionInputGenerator<1u, 3u, 1u, 10u, 10u, 3u, 1u, ap_resource_dflt> -style xilinx -f -lang vlog -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/syn/verilog/conv1_lif_top_ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_s 
Execute         syn_report -csynth -model ConvolutionInputGenerator<1u, 3u, 1u, 10u, 10u, 3u, 1u, ap_resource_dflt> -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/syn/report/ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_s_csynth.rpt 
Execute           list_part -family xcvu9p-flga2577-2-e 
Execute             ap_family_info -name xcvu9p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu9p-flga2577-2-e -data family 
Execute         syn_report -rtlxml -model ConvolutionInputGenerator<1u, 3u, 1u, 10u, 10u, 3u, 1u, ap_resource_dflt> -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/syn/report/ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_s_csynth.xml 
Execute           list_part -family xcvu9p-flga2577-2-e 
Execute             ap_family_info -name xcvu9p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu9p-flga2577-2-e -data family 
Execute         syn_report -verbosereport -model ConvolutionInputGenerator<1u, 3u, 1u, 10u, 10u, 3u, 1u, ap_resource_dflt> -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_s.verbose.rpt 
Execute           list_part -family xcvu9p-flga2577-2-e 
Execute             ap_family_info -name xcvu9p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu9p-flga2577-2-e -data family 
Command         syn_report done; 0.19 sec.
Execute         db_write -model ConvolutionInputGenerator<1u, 3u, 1u, 10u, 10u, 3u, 1u, ap_resource_dflt> -f -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_s.adb 
Execute         db_write -model ConvolutionInputGenerator<1u, 3u, 1u, 10u, 10u, 3u, 1u, ap_resource_dflt> -bindview -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info ConvolutionInputGenerator<1u, 3u, 1u, 10u, 10u, 3u, 1u, ap_resource_dflt> -p /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry13_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Block_entry13_proc -top_prefix conv1_lif_top_ -sub_prefix conv1_lif_top_ -mg_file /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/Block_entry13_proc.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry13_proc'.
Command         create_rtl_model done; 0.21 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1.527 GB.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block_entry13_proc -style xilinx -f -lang vhdl -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/syn/vhdl/conv1_lif_top_Block_entry13_proc 
Execute         gen_rtl Block_entry13_proc -style xilinx -f -lang vlog -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/syn/verilog/conv1_lif_top_Block_entry13_proc 
Execute         syn_report -csynth -model Block_entry13_proc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/syn/report/Block_entry13_proc_csynth.rpt 
Execute           list_part -family xcvu9p-flga2577-2-e 
Execute             ap_family_info -name xcvu9p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu9p-flga2577-2-e -data family 
Execute         syn_report -rtlxml -model Block_entry13_proc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/syn/report/Block_entry13_proc_csynth.xml 
Execute           list_part -family xcvu9p-flga2577-2-e 
Execute             ap_family_info -name xcvu9p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu9p-flga2577-2-e -data family 
Execute         syn_report -verbosereport -model Block_entry13_proc -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/Block_entry13_proc.verbose.rpt 
Execute           list_part -family xcvu9p-flga2577-2-e 
Execute             ap_family_info -name xcvu9p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu9p-flga2577-2-e -data family 
Execute         db_write -model Block_entry13_proc -f -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/Block_entry13_proc.adb 
Execute         db_write -model Block_entry13_proc -bindview -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Block_entry13_proc -p /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/Block_entry13_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Matrix_Vector_Activate_Batch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Matrix_Vector_Activate_Batch -top_prefix conv1_lif_top_ -sub_prefix conv1_lif_top_ -mg_file /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/Matrix_Vector_Activate_Batch.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Matrix_Vector_Activate_Batch' pipeline 'VITIS_LOOP_147_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Matrix_Vector_Activate_Batch'.
INFO: [RTMG 210-278] Implementing memory 'conv1_lif_top_Matrix_Vector_Activate_Batch_neust_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.78 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.16 seconds; current allocated memory: 1.531 GB.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl Matrix_Vector_Activate_Batch -style xilinx -f -lang vhdl -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/syn/vhdl/conv1_lif_top_Matrix_Vector_Activate_Batch 
Execute         gen_rtl Matrix_Vector_Activate_Batch -style xilinx -f -lang vlog -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/syn/verilog/conv1_lif_top_Matrix_Vector_Activate_Batch 
Execute         syn_report -csynth -model Matrix_Vector_Activate_Batch -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/syn/report/Matrix_Vector_Activate_Batch_csynth.rpt 
Execute           list_part -family xcvu9p-flga2577-2-e 
Execute             ap_family_info -name xcvu9p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu9p-flga2577-2-e -data family 
Command         syn_report done; 1.83 sec.
Execute         syn_report -rtlxml -model Matrix_Vector_Activate_Batch -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/syn/report/Matrix_Vector_Activate_Batch_csynth.xml 
Execute           list_part -family xcvu9p-flga2577-2-e 
Execute             ap_family_info -name xcvu9p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu9p-flga2577-2-e -data family 
Command         syn_report done; 0.13 sec.
Execute         syn_report -verbosereport -model Matrix_Vector_Activate_Batch -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/Matrix_Vector_Activate_Batch.verbose.rpt 
Execute           list_part -family xcvu9p-flga2577-2-e 
Execute             ap_family_info -name xcvu9p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu9p-flga2577-2-e -data family 
Command         syn_report done; 1.02 sec.
Execute         db_write -model Matrix_Vector_Activate_Batch -f -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/Matrix_Vector_Activate_Batch.adb 
Command         db_write done; 1.13 sec.
Execute         db_write -model Matrix_Vector_Activate_Batch -bindview -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Matrix_Vector_Activate_Batch -p /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/Matrix_Vector_Activate_Batch 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1_lif_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv1_lif_top -top_prefix  -sub_prefix conv1_lif_top_ -mg_file /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1_lif_top/in_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1_lif_top/out_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv1_lif_top/numReps' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv1_lif_top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1_lif_top'.
INFO: [RTMG 210-285] Implementing FIFO 'convInp_U(conv1_lif_top_fifo_w3_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mul_ln125_loc_channel_U(conv1_lif_top_fifo_w32_d2_S)' using Shift Registers.
Command         create_rtl_model done; 1.08 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.77 seconds. CPU system time: 0.12 seconds. Elapsed time: 6.33 seconds; current allocated memory: 1.545 GB.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv1_lif_top -istop -style xilinx -f -lang vhdl -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/syn/vhdl/conv1_lif_top 
Command         gen_rtl done; 0.19 sec.
Execute         gen_rtl conv1_lif_top -istop -style xilinx -f -lang vlog -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/syn/verilog/conv1_lif_top 
Execute         syn_report -csynth -model conv1_lif_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/syn/report/conv1_lif_top_csynth.rpt 
Execute           list_part -family xcvu9p-flga2577-2-e 
Execute             ap_family_info -name xcvu9p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu9p-flga2577-2-e -data family 
Command         syn_report done; 0.2 sec.
Execute         syn_report -rtlxml -model conv1_lif_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/syn/report/conv1_lif_top_csynth.xml 
Execute           list_part -family xcvu9p-flga2577-2-e 
Execute             ap_family_info -name xcvu9p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu9p-flga2577-2-e -data family 
Command         syn_report done; 0.11 sec.
Execute         syn_report -verbosereport -model conv1_lif_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_lif_top.verbose.rpt 
Execute           list_part -family xcvu9p-flga2577-2-e 
Execute             ap_family_info -name xcvu9p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu9p-flga2577-2-e -data family 
Command         syn_report done; 0.96 sec.
Execute         db_write -model conv1_lif_top -f -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_lif_top.adb 
Execute         db_write -model conv1_lif_top -bindview -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv1_lif_top -p /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_lif_top 
Execute         export_constraint_db -f -tool general -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_lif_top.constraint.tcl 
Execute         syn_report -designview -model conv1_lif_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_lif_top.design.xml 
Command         syn_report done; 1.91 sec.
Execute         syn_report -csynthDesign -model conv1_lif_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/syn/report/csynth.rpt -MHOut /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xcvu9p-flga2577-2-e 
Execute             ap_family_info -name xcvu9p-flga2577-2-e -data names 
Execute             ap_part_info -quiet -name xcvu9p-flga2577-2-e -data family 
Execute         syn_report -wcfg -model conv1_lif_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_lif_top_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model conv1_lif_top -o /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_lif_top.protoinst 
Execute         sc_get_clocks conv1_lif_top 
Execute         sc_get_portdomain conv1_lif_top 
INFO-FLOW: Model list for RTL component generation: ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2 {ConvolutionInputGenerator<1u, 3u, 1u, 10u, 10u, 3u, 1u, ap_resource_dflt>} Block_entry13_proc Matrix_Vector_Activate_Batch conv1_lif_top
INFO-FLOW: Handling components in module [ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2] ... 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2.compgen.tcl 
INFO-FLOW: Found component conv1_lif_top_mux_2_1_3_1_1.
INFO-FLOW: Append model conv1_lif_top_mux_2_1_3_1_1
INFO-FLOW: Found component conv1_lif_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model conv1_lif_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_s] ... 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_s.compgen.tcl 
INFO-FLOW: Found component conv1_lif_top_mul_32ns_8ns_39_1_1.
INFO-FLOW: Append model conv1_lif_top_mul_32ns_8ns_39_1_1
INFO-FLOW: Found component conv1_lif_top_ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_s_inputBuf_bkb.
INFO-FLOW: Append model conv1_lif_top_ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_s_inputBuf_bkb
INFO-FLOW: Handling components in module [Block_entry13_proc] ... 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/Block_entry13_proc.compgen.tcl 
INFO-FLOW: Found component conv1_lif_top_mul_32s_8ns_32_1_1.
INFO-FLOW: Append model conv1_lif_top_mul_32s_8ns_32_1_1
INFO-FLOW: Handling components in module [Matrix_Vector_Activate_Batch] ... 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/Matrix_Vector_Activate_Batch.compgen.tcl 
INFO-FLOW: Found component conv1_lif_top_Matrix_Vector_Activate_Batch_neust_RAM_AUTO_1R1W.
INFO-FLOW: Append model conv1_lif_top_Matrix_Vector_Activate_Batch_neust_RAM_AUTO_1R1W
INFO-FLOW: Found component conv1_lif_top_flow_control_loop_pipe.
INFO-FLOW: Append model conv1_lif_top_flow_control_loop_pipe
INFO-FLOW: Handling components in module [conv1_lif_top] ... 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
INFO-FLOW: Found component conv1_lif_top_fifo_w3_d2_S.
INFO-FLOW: Append model conv1_lif_top_fifo_w3_d2_S
INFO-FLOW: Found component conv1_lif_top_fifo_w32_d2_S.
INFO-FLOW: Append model conv1_lif_top_fifo_w32_d2_S
INFO-FLOW: Append model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2
INFO-FLOW: Append model ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_s
INFO-FLOW: Append model Block_entry13_proc
INFO-FLOW: Append model Matrix_Vector_Activate_Batch
INFO-FLOW: Append model conv1_lif_top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: conv1_lif_top_mux_2_1_3_1_1 conv1_lif_top_flow_control_loop_pipe_sequential_init conv1_lif_top_mul_32ns_8ns_39_1_1 conv1_lif_top_ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_s_inputBuf_bkb conv1_lif_top_mul_32s_8ns_32_1_1 conv1_lif_top_Matrix_Vector_Activate_Batch_neust_RAM_AUTO_1R1W conv1_lif_top_flow_control_loop_pipe conv1_lif_top_fifo_w3_d2_S conv1_lif_top_fifo_w32_d2_S ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2 ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_s Block_entry13_proc Matrix_Vector_Activate_Batch conv1_lif_top
INFO-FLOW: Generating /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model conv1_lif_top_mux_2_1_3_1_1
INFO-FLOW: To file: write model conv1_lif_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model conv1_lif_top_mul_32ns_8ns_39_1_1
INFO-FLOW: To file: write model conv1_lif_top_ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_s_inputBuf_bkb
INFO-FLOW: To file: write model conv1_lif_top_mul_32s_8ns_32_1_1
INFO-FLOW: To file: write model conv1_lif_top_Matrix_Vector_Activate_Batch_neust_RAM_AUTO_1R1W
INFO-FLOW: To file: write model conv1_lif_top_flow_control_loop_pipe
INFO-FLOW: To file: write model conv1_lif_top_fifo_w3_d2_S
INFO-FLOW: To file: write model conv1_lif_top_fifo_w32_d2_S
INFO-FLOW: To file: write model ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2
INFO-FLOW: To file: write model ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_s
INFO-FLOW: To file: write model Block_entry13_proc
INFO-FLOW: To file: write model Matrix_Vector_Activate_Batch
INFO-FLOW: To file: write model conv1_lif_top
INFO-FLOW: Generating /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Command         ap_source done; 0.13 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Command         ap_source done; 0.12 sec.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.35 sec.
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.47 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/vhdl' dstVlogDir='/home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/vlog' tclDir='/home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db' modelList='conv1_lif_top_mux_2_1_3_1_1
conv1_lif_top_flow_control_loop_pipe_sequential_init
conv1_lif_top_mul_32ns_8ns_39_1_1
conv1_lif_top_ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_s_inputBuf_bkb
conv1_lif_top_mul_32s_8ns_32_1_1
conv1_lif_top_Matrix_Vector_Activate_Batch_neust_RAM_AUTO_1R1W
conv1_lif_top_flow_control_loop_pipe
conv1_lif_top_fifo_w3_d2_S
conv1_lif_top_fifo_w32_d2_S
ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2
ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_s
Block_entry13_proc
Matrix_Vector_Activate_Batch
conv1_lif_top
' expOnly='0'
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu9p-flga2577-2-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flga2577-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2.compgen.tcl 
Execute           ap_part_info -name xcvu9p-flga2577-2-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flga2577-2-e -data info -quiet 
Command         ap_source done; 0.12 sec.
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_s.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/Block_entry13_proc.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/Matrix_Vector_Activate_Batch.compgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_lif_top.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4.08 seconds. CPU system time: 0.19 seconds. Elapsed time: 5.88 seconds; current allocated memory: 1.545 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='conv1_lif_top_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='conv1_lif_top_mux_2_1_3_1_1
conv1_lif_top_flow_control_loop_pipe_sequential_init
conv1_lif_top_mul_32ns_8ns_39_1_1
conv1_lif_top_ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_s_inputBuf_bkb
conv1_lif_top_mul_32s_8ns_32_1_1
conv1_lif_top_Matrix_Vector_Activate_Batch_neust_RAM_AUTO_1R1W
conv1_lif_top_flow_control_loop_pipe
conv1_lif_top_fifo_w3_d2_S
conv1_lif_top_fifo_w32_d2_S
ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2
ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_s
Block_entry13_proc
Matrix_Vector_Activate_Batch
conv1_lif_top
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_lif_top.compgen.dataonly.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_s.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/Block_entry13_proc.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/Matrix_Vector_Activate_Batch.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu9p-flga2577-2-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flga2577-2-e -data info -quiet 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_lif_top.constraint.tcl 
Execute         sc_get_clocks conv1_lif_top 
Execute         source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST conv1_lif_top MODULE2INSTS {conv1_lif_top conv1_lif_top ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_s ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0 ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2 grp_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2_fu_48 Block_entry13_proc Block_entry13_proc_U0 Matrix_Vector_Activate_Batch Matrix_Vector_Activate_Batch_U0} INST2MODULE {conv1_lif_top conv1_lif_top ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0 ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_s grp_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2_fu_48 ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2 Block_entry13_proc_U0 Block_entry13_proc Matrix_Vector_Activate_Batch_U0 Matrix_Vector_Activate_Batch} INSTDATA {conv1_lif_top {DEPTH 1 CHILDREN {ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0 Block_entry13_proc_U0 Matrix_Vector_Activate_Batch_U0}} ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_U0 {DEPTH 2 CHILDREN grp_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2_fu_48} grp_ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2_fu_48 {DEPTH 3 CHILDREN {}} Block_entry13_proc_U0 {DEPTH 2 CHILDREN {}} Matrix_Vector_Activate_Batch_U0 {DEPTH 2 CHILDREN {}}} MODULEDATA {ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_fu_301_p2 SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:196 VARIABLE add_ln196 LOOP VITIS_LOOP_196_1_VITIS_LOOP_197_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ofm_x_fu_350_p2 SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:232 VARIABLE ofm_x LOOP VITIS_LOOP_196_1_VITIS_LOOP_197_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ofm_y_1_fu_370_p2 SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:235 VARIABLE ofm_y_1 LOOP VITIS_LOOP_196_1_VITIS_LOOP_197_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_195_p2 SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:251 VARIABLE current_line_2 LOOP VITIS_LOOP_196_1_VITIS_LOOP_197_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_207_p2 SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:255 VARIABLE read_block_2 LOOP VITIS_LOOP_196_1_VITIS_LOOP_197_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_212_p2 SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:256 VARIABLE current_block_write_4 LOOP VITIS_LOOP_196_1_VITIS_LOOP_197_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME counter_internal_block_2_fu_455_p2 SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:263 VARIABLE counter_internal_block_2 LOOP VITIS_LOOP_196_1_VITIS_LOOP_197_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_195_p2 SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:203 VARIABLE current_line_1 LOOP VITIS_LOOP_196_1_VITIS_LOOP_197_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME inp_2_fu_480_p2 SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:204 VARIABLE inp_2 LOOP VITIS_LOOP_196_1_VITIS_LOOP_197_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_212_p2 SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:207 VARIABLE current_block_write_2 LOOP VITIS_LOOP_196_1_VITIS_LOOP_197_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_207_p2 SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:211 VARIABLE read_block_1 LOOP VITIS_LOOP_196_1_VITIS_LOOP_197_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln197_fu_521_p2 SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:197 VARIABLE add_ln197 LOOP VITIS_LOOP_196_1_VITIS_LOOP_197_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_s {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME inputBuf_U SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:180 VARIABLE inputBuf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME inputBuf_1_U SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/slidingwindow.h:180 VARIABLE inputBuf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_8ns_39_1_1_U8 SOURCE {} VARIABLE bound LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}}} AREA {DSP 2 BRAM 0 URAM 0}} Block_entry13_proc {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8ns_32_1_1_U14 SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:125 VARIABLE mul_ln125 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op mul}}} AREA {DSP 2 BRAM 0 URAM 0}} Matrix_Vector_Activate_Batch {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME neust_U SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132 VARIABLE neust LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME neust_1_U SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132 VARIABLE neust_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME neust_2_U SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132 VARIABLE neust_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME neust_3_U SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132 VARIABLE neust_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME neust_4_U SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132 VARIABLE neust_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME neust_5_U SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132 VARIABLE neust_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME neust_6_U SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132 VARIABLE neust_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME neust_7_U SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132 VARIABLE neust_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME neust_8_U SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132 VARIABLE neust_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME neust_9_U SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132 VARIABLE neust_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME neust_10_U SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132 VARIABLE neust_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME neust_11_U SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132 VARIABLE neust_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME neust_12_U SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132 VARIABLE neust_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME neust_13_U SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132 VARIABLE neust_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME neust_14_U SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132 VARIABLE neust_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME neust_15_U SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132 VARIABLE neust_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME neust_16_U SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132 VARIABLE neust_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME neust_17_U SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132 VARIABLE neust_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME neust_18_U SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132 VARIABLE neust_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME neust_19_U SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132 VARIABLE neust_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME neust_20_U SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132 VARIABLE neust_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME neust_21_U SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132 VARIABLE neust_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME neust_22_U SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132 VARIABLE neust_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME neust_23_U SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132 VARIABLE neust_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME neust_24_U SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132 VARIABLE neust_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME neust_25_U SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132 VARIABLE neust_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME neust_26_U SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132 VARIABLE neust_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME neust_27_U SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132 VARIABLE neust_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME neust_28_U SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132 VARIABLE neust_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME neust_29_U SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132 VARIABLE neust_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME neust_30_U SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132 VARIABLE neust_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME neust_31_U SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:132 VARIABLE neust_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_2_fu_1357_p2 SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:147 VARIABLE i_2 LOOP VITIS_LOOP_147_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME temp_4_fu_1910_p2 SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:171 VARIABLE temp_4 LOOP VITIS_LOOP_147_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln171_fu_1940_p2 SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:171 VARIABLE sub_ln171 LOOP VITIS_LOOP_147_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln171_1_fu_1970_p2 SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:171 VARIABLE sub_ln171_1 LOOP VITIS_LOOP_147_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln171_2_fu_2000_p2 SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:171 VARIABLE sub_ln171_2 LOOP VITIS_LOOP_147_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln171_3_fu_2030_p2 SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:171 VARIABLE sub_ln171_3 LOOP VITIS_LOOP_147_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln171_4_fu_2060_p2 SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:171 VARIABLE sub_ln171_4 LOOP VITIS_LOOP_147_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln171_5_fu_2090_p2 SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:171 VARIABLE sub_ln171_5 LOOP VITIS_LOOP_147_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln171_6_fu_2120_p2 SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:171 VARIABLE sub_ln171_6 LOOP VITIS_LOOP_147_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln171_7_fu_2150_p2 SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:171 VARIABLE sub_ln171_7 LOOP VITIS_LOOP_147_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln171_8_fu_2180_p2 SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:171 VARIABLE sub_ln171_8 LOOP VITIS_LOOP_147_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln171_9_fu_2210_p2 SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:171 VARIABLE sub_ln171_9 LOOP VITIS_LOOP_147_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln171_10_fu_2240_p2 SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:171 VARIABLE sub_ln171_10 LOOP VITIS_LOOP_147_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln171_11_fu_2270_p2 SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:171 VARIABLE sub_ln171_11 LOOP VITIS_LOOP_147_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln171_12_fu_2300_p2 SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:171 VARIABLE sub_ln171_12 LOOP VITIS_LOOP_147_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln171_13_fu_2330_p2 SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:171 VARIABLE sub_ln171_13 LOOP VITIS_LOOP_147_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln171_14_fu_2360_p2 SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:171 VARIABLE sub_ln171_14 LOOP VITIS_LOOP_147_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln171_15_fu_2390_p2 SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:171 VARIABLE sub_ln171_15 LOOP VITIS_LOOP_147_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln171_16_fu_2420_p2 SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:171 VARIABLE sub_ln171_16 LOOP VITIS_LOOP_147_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln171_17_fu_2450_p2 SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:171 VARIABLE sub_ln171_17 LOOP VITIS_LOOP_147_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln171_18_fu_2480_p2 SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:171 VARIABLE sub_ln171_18 LOOP VITIS_LOOP_147_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln171_19_fu_2510_p2 SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:171 VARIABLE sub_ln171_19 LOOP VITIS_LOOP_147_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln171_20_fu_2540_p2 SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:171 VARIABLE sub_ln171_20 LOOP VITIS_LOOP_147_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln171_21_fu_2570_p2 SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:171 VARIABLE sub_ln171_21 LOOP VITIS_LOOP_147_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln171_22_fu_2600_p2 SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:171 VARIABLE sub_ln171_22 LOOP VITIS_LOOP_147_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln171_23_fu_2630_p2 SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:171 VARIABLE sub_ln171_23 LOOP VITIS_LOOP_147_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln171_24_fu_2660_p2 SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:171 VARIABLE sub_ln171_24 LOOP VITIS_LOOP_147_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln171_25_fu_2690_p2 SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:171 VARIABLE sub_ln171_25 LOOP VITIS_LOOP_147_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln171_26_fu_2720_p2 SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:171 VARIABLE sub_ln171_26 LOOP VITIS_LOOP_147_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln171_27_fu_2750_p2 SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:171 VARIABLE sub_ln171_27 LOOP VITIS_LOOP_147_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln171_28_fu_2780_p2 SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:171 VARIABLE sub_ln171_28 LOOP VITIS_LOOP_147_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln171_29_fu_2810_p2 SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:171 VARIABLE sub_ln171_29 LOOP VITIS_LOOP_147_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME temp_5_fu_2840_p2 SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:171 VARIABLE temp_5 LOOP VITIS_LOOP_147_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cntr_1_fu_1850_p2 SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:208 VARIABLE cntr_1 LOOP VITIS_LOOP_147_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln209_fu_1862_p2 SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/mvau.hpp:209 VARIABLE add_ln209 LOOP VITIS_LOOP_147_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv1_lif_top {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME convInp_U SOURCE /home/coder/Desktop/s2n2/finn-hlslib-lif/convlayer.h:119 VARIABLE convInp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mul_ln125_loc_channel_U SOURCE {} VARIABLE mul_ln125_loc_channel LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 DISPNAME {bind_op fifo}}} AREA {DSP 4 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.3 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.4 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.56 seconds; current allocated memory: 1.554 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for conv1_lif_top.
INFO: [VLOG 209-307] Generating Verilog RTL for conv1_lif_top.
Execute         syn_report -model conv1_lif_top -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 315.46 MHz
Command         syn_report done; 0.17 sec.
Command       autosyn done; 39.48 sec.
Command     csynth_design done; 103.77 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 66.49 seconds. CPU system time: 10.31 seconds. Elapsed time: 103.77 seconds; current allocated memory: 103.316 MB.
Execute     export_design -format ip_catalog -version 2.0.1 
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -version 2.0.1 
Execute       config_export -format=ip_catalog -version=2.0.1 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog -version 2.0.1
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.31 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.38 sec.
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=conv1_lif_top xml_exists=0
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to conv1_lif_top
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=14 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='conv1_lif_top_mux_2_1_3_1_1
conv1_lif_top_flow_control_loop_pipe_sequential_init
conv1_lif_top_mul_32ns_8ns_39_1_1
conv1_lif_top_ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_s_inputBuf_bkb
conv1_lif_top_mul_32s_8ns_32_1_1
conv1_lif_top_Matrix_Vector_Activate_Batch_neust_RAM_AUTO_1R1W
conv1_lif_top_flow_control_loop_pipe
conv1_lif_top_fifo_w3_d2_S
conv1_lif_top_fifo_w32_d2_S
ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2
ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_s
Block_entry13_proc
Matrix_Vector_Activate_Batch
conv1_lif_top
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_lif_top.compgen.dataonly.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/ConvolutionInputGenerator_Pipeline_VITIS_LOOP_196_1_VITIS_LOOP_197_2.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/ConvolutionInputGenerator_1u_3u_1u_10u_10u_3u_1u_ap_resource_dflt_s.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/Block_entry13_proc.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/Matrix_Vector_Activate_Batch.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu9p-flga2577-2-e -data names -quiet 
Execute       ap_part_info -name xcvu9p-flga2577-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_lif_top.constraint.tcl 
Execute       sc_get_clocks conv1_lif_top 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to conv1_lif_top
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute       ap_part_info -name xcvu9p-flga2577-2-e -data names -quiet 
Execute       ap_part_info -name xcvu9p-flga2577-2-e -data info -quiet 
Execute       ap_part_info -name xcvu9p-flga2577-2-e -data names -quiet 
Execute       ap_part_info -name xcvu9p-flga2577-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=conv1_lif_top
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_lif_top.rtl_wrap.cfg.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       ap_part_info -name xcvu9p-flga2577-2-e -data names -quiet 
Execute       ap_part_info -name xcvu9p-flga2577-2-e -data info -quiet 
Execute       ap_part_info -name xcvu9p-flga2577-2-e -data names -quiet 
Execute       ap_part_info -name xcvu9p-flga2577-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_lif_top.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xcvu9p-flga2577-2-e -data names -quiet 
Execute       ap_part_info -name xcvu9p-flga2577-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xcvu9p-flga2577-2-e -data names -quiet 
Execute       ap_part_info -name xcvu9p-flga2577-2-e -data info -quiet 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_lif_top.constraint.tcl 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/conv1_lif_top.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xcvu9p-flga2577-2-e -data names -quiet 
Execute       ap_part_info -name xcvu9p-flga2577-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.3 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.38 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/coder/Desktop/s2n2/convSNN/convSNN_hls/convSNN_conv1/solution1/impl/ip/pack.sh
Execute       send_msg_by_id INFO @200-802@%s convSNN_conv1/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file convSNN_conv1/solution1/impl/export.zip
Command     export_design done; 157.59 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 73.11 seconds. CPU system time: 7.86 seconds. Elapsed time: 157.59 seconds; current allocated memory: 7.602 MB.
Command   ap_source done; 383.21 sec.
Execute   cleanup_all 
