# AES-128 Encryption on FPGA

[![FPGA](https://img.shields.io/badge/FPGA-Basys%203-blue)](https://digilent.com/reference/programmable-logic/basys-3/start)
[![Language](https://img.shields.io/badge/Language-VHDL-orange)](https://en.wikipedia.org/wiki/VHDL)
[![License](https://img.shields.io/badge/License-MIT-green.svg)](LICENSE)

FPGA implementation of the **AES-128 encryption algorithm** on the Basys 3 development board (Xilinx Artix-7).

---

## ðŸ“‹ Overview

This project implements a complete AES-128 encryption engine in VHDL, featuring:
- **State machine-based control** for efficient round management
- **Optimized datapath** achieving 1 clock cycle per transformation
- **NIST-validated** implementation using official test vectors
- **Hardware interface** with button controls and 7-segment display

---

## âœ¨ Features

- âœ… Complete 10-round AES-128 encryption
- âœ… Modular design with separate components for each transformation
- âœ… Comprehensive testbenches for all modules
- âœ… Button-controlled operation on Basys 3 board
- âœ… Multiple test vector support (4 plaintexts)
- âœ… 7-segment display feedback ("AES" on completion)

---

## âš¡ Performance Metrics

### Synthesis Results (Vivado 2023.2)

| Metric | Value |
|--------|-------|
| **Target Device** | Artix-7 XC7A35T-1CPG236C (Basys 3) |
| **Clock Frequency** | 100 MHz (max: 369.5 MHz) |
| **Throughput** | 320 Mbps @ 100 MHz |
| **Latency** | 40 clock cycles (400 ns @ 100 MHz) |
| **Timing Slack (WNS)** | +7.294 ns |

### Resource Utilization

| Resource | Used | Available | Utilization |
|----------|------|-----------|-------------|
| Slice LUTs | 54 | 20,800 | 0.26% |
| Slice Registers | 58 | 41,600 | 0.14% |
| Block RAM Tiles | 0 | 50 | 0% |
| DSPs | 0 | 90 | 0% |

**Key Highlights:**
- âœ… **Ultra-low resource usage** (< 0.3% of FPGA) - could fit 370+ parallel instances
- âœ… **Zero BRAM/DSP usage** - pure combinational logic implementation  
- âœ… **7.3ns positive timing slack** - design can run 3.7Ã— faster than target frequency
- âœ… **78mW total power** @ 100 MHz (92% static, 8% dynamic)

### Implementation Comparison

| Design Style | LUTs | Throughput | Latency | Best For |
|--------------|------|------------|---------|----------|
| **This Design (Sequential)** | 54 | 320 Mbps | 400 ns | Area-constrained applications |
| Pipelined (10 stages) | ~500 | 5 Gbps | 100 ns | High-throughput systems |
| Fully unrolled | ~2000 | 12.8 Gbps | 10 ns | Maximum speed, abundant resources |
| BRAM-based | ~40 | 250 Mbps | 500 ns | Memory-rich designs |

*This implementation prioritizes minimal resource usage, making it ideal for embedded systems and applications requiring multiple parallel encryption engines.*

---

## ðŸ—ï¸ Architecture

The encryption engine consists of **4 main transformations**:

| Module | Function | Implementation |
|--------|----------|----------------|
| **AddRoundKey** | XOR with round key | Bitwise XOR operation |
| **SubBytes** | Byte substitution | S-box lookup table (256 entries) |
| **ShiftRows** | Row shifting | Cyclic byte rotation |
| **MixColumns** | Column mixing | Galois field GF(2â¸) multiplication |

### Block Diagram

![AES Block Diagram](docs/diagrams/block_diagram.png)

*Complete AES-128 architecture showing datapath and control logic with feedback loop for 10 encryption rounds.*

### State Machine Flow
```
RESET â†’ AddRoundKey â†’ [SubBytes â†’ ShiftRows â†’ MixColumns â†’ AddRoundKey] Ã—9 
     â†’ SubBytes â†’ ShiftRows â†’ AddRoundKey â†’ DONE
```

---

## ðŸ“‚ Project Structure
```
AES-128-Encryption-FPGA/
â”œâ”€â”€ src/                      # VHDL source files
â”‚   â”œâ”€â”€ AddRoundKey.vhd      # Round key XOR
â”‚   â”œâ”€â”€ SubBytes.vhd         # S-box substitution
â”‚   â”œâ”€â”€ ShiftRows.vhd        # Row shifting
â”‚   â”œâ”€â”€ MixColumn.vhd        # Column mixing
â”‚   â”œâ”€â”€ StepsModules.vhd     # Integration module
â”‚   â”œâ”€â”€ AES_encryption.vhd   # Top-level entity
â”‚   â”œâ”€â”€ S_box.vhd            # S-box lookup table
â”‚   â”œâ”€â”€ LUT_mul2.vhd         # GF(2â¸) multiplication by 2
â”‚   â””â”€â”€ LUT_mul3.vhd         # GF(2â¸) multiplication by 3
â”‚
â”œâ”€â”€ testbench/               # VHDL testbenches
â”‚   â”œâ”€â”€ TB_AddRoundKey.vhd
â”‚   â”œâ”€â”€ TB_SubBytes.vhd
â”‚   â”œâ”€â”€ TB_ShiftRows.vhd
â”‚   â”œâ”€â”€ TB_MixColomns.vhd
â”‚   â”œâ”€â”€ TB_StepsModules.vhd
â”‚   â””â”€â”€ TB_AES_encryption.vhd
â”‚
â”œâ”€â”€ constraints/             # FPGA constraints
â”‚   â””â”€â”€ Basys-3-Master.xdc  # Basys 3 pin assignments
â”‚
â””â”€â”€ docs/                    # Documentation
    â”œâ”€â”€ AES_Project_Report.pdf
    â”œâ”€â”€ diagrams/            # Architecture diagrams
    â””â”€â”€ waveforms/           # Simulation results
```

---

## ðŸš€ Getting Started

### Prerequisites

- Xilinx Vivado (2020.x or later)
- Basys 3 FPGA board (optional, for hardware testing)

### Simulation

1. **Clone the repository**
```bash
   git clone https://github.com/GlodiSala/AES-128-Encryption-FPGA.git
   cd AES-128-Encryption-FPGA
```

2. **Open Vivado and create a new project**
   - Add all files from `src/` as design sources
   - Add files from `testbench/` as simulation sources

3. **Run simulation**
   - Select desired testbench (e.g., `TB_AES_encryption`)
   - Run behavioral simulation
   - Verify outputs against expected NIST values

### Hardware Implementation

1. Add constraint file (`constraints/Basys-3-Master.xdc`)
2. Run synthesis and implementation
3. Generate bitstream
4. Program the FPGA via USB

### Board Controls

| Button | Function |
|--------|----------|
| `btnC` | Encrypt test vector #1 |
| `btnU` | Encrypt test vector #2 |
| `btnL` | Encrypt test vector #3 |
| `btnD` | Encrypt test vector #4 |
| `btnR` | Reset system |

*Note: Uncomment button pins in constraint file to enable all buttons.*

---

## ðŸ§ª Validation

All modules validated using **NIST FIPS 197** test vectors:
- 128-bit plaintext inputs
- 128-bit cipher key
- Expected ciphertext outputs
- Intermediate round state verification

**Reference**: [NIST FIPS 197](https://csrc.nist.gov/publications/detail/fips/197/final)

### Simulation Results

![Complete Encryption Waveform](docs/waveforms/complete_encryption.png)
*Complete AES encryption cycle showing input plaintext, round progression, and final ciphertext output.*

![Button Control](docs/waveforms/button_control.png)
*Hardware control interface demonstration with button inputs and 7-segment display output.*

---

## ðŸ“Š Documentation

- **[Full Project Report](docs/AES_Project_Report.pdf)** - Complete technical documentation
- **[Block Diagrams](docs/diagrams/)** - System architecture
- **[Simulation Waveforms](docs/waveforms/)** - Testbench results

---

## ðŸ› ï¸ Technologies

- **HDL**: VHDL
- **Tools**: Xilinx Vivado 2023.x
- **Target**: Basys 3 (Artix-7 XC7A35T-1CPG236C)
- **Validation**: NIST FIPS 197 test vectors

---

## ðŸ‘¥ Authors

**Glodi Sala Mangituka**  
ðŸ“§ glodi.sala.mangituka@gmail.com  
ðŸ”— [LinkedIn](https://www.linkedin.com/in/glodi-sala-mangituka-762616280/)  
ðŸ™ [GitHub](https://github.com/GlodiSala)

**Jian Huo**  
ðŸ“§ jian.huo@ulb.be

---

## ðŸŽ“ Academic Context

**Course**: ELECH-409 - Digital Architectures and Design  
**Institution**: UniversitÃ© Libre de Bruxelles (ULB) / Vrije Universiteit Brussel (VUB)  
**Date**: December 2023

### Supervisors
- **Prof. Dragomir Milojevic** - Course Instructor
- **Oscar Van Slipje** - Teaching Assistant
- **Muhammad Ali** - Teaching Assistant

---

## ðŸ“œ License

This project is licensed under the MIT License - see the [LICENSE](LICENSE) file for details.

---

## ðŸ™ Acknowledgments

- ULB/VUB teaching staff for guidance and support
- NIST for AES specification and test vectors
- Digilent for Basys 3 documentation
- Xilinx for Vivado Design Suite

---

## ðŸ“š References

1. [NIST FIPS 197: Advanced Encryption Standard](https://csrc.nist.gov/publications/detail/fips/197/final)
2. Daemen, J., & Rijmen, V. (2002). *The Design of Rijndael: AES - The Advanced Encryption Standard*
3. [Basys 3 Reference Manual](https://digilent.com/reference/programmable-logic/basys-3/reference-manual)

---
