{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1347251337035 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1347251337035 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 10 00:28:56 2012 " "Processing started: Mon Sep 10 00:28:56 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1347251337035 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1347251337035 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off d_flip_flop -c d_flip_flop --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off d_flip_flop -c d_flip_flop --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1347251337036 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1347251337242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file d_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_latch " "Found entity 1: d_latch" {  } { { "d_latch.v" "" { Text "/home/user/school/emb_sys/lab_3/part_3/d_latch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1347251337349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1347251337349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "/home/user/school/emb_sys/lab_3/part_3/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1347251337350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1347251337350 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "qa d_latch.v(11) " "Verilog HDL Implicit Net warning at d_latch.v(11): created implicit net for \"qa\"" {  } { { "d_latch.v" "" { Text "/home/user/school/emb_sys/lab_3/part_3/d_latch.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1347251337350 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "qb d_latch.v(11) " "Verilog HDL Implicit Net warning at d_latch.v(11): created implicit net for \"qb\"" {  } { { "d_latch.v" "" { Text "/home/user/school/emb_sys/lab_3/part_3/d_latch.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1347251337350 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1347251337430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_latch d_latch:master " "Elaborating entity \"d_latch\" for hierarchy \"d_latch:master\"" {  } { { "top.v" "master" { Text "/home/user/school/emb_sys/lab_3/part_3/top.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1347251337433 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "336 " "Peak virtual memory: 336 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1347251337480 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 10 00:28:57 2012 " "Processing ended: Mon Sep 10 00:28:57 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1347251337480 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1347251337480 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1347251337480 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1347251337480 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 3 s " "Quartus II Flow was successful. 0 errors, 3 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1347251337553 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1347251337858 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus II 32-bit " "Running Quartus II 32-bit Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1347251337858 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 10 00:28:57 2012 " "Processing started: Mon Sep 10 00:28:57 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1347251337858 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1347251337858 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t /opt/altera/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim d_flip_flop d_flip_flop " "Command: quartus_sh -t /opt/altera/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim d_flip_flop d_flip_flop" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1347251337858 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim d_flip_flop d_flip_flop " "Quartus(args): --rtl_sim d_flip_flop d_flip_flop" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "" 0 -1 1347251337858 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "" 0 0 1347251337951 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "" 0 0 1347251338031 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "" 0 0 1347251338031 ""}
{ "Warning" "0" "" "Warning: File d_flip_flop_run_msim_rtl_verilog.do already exists - backing up current file as d_flip_flop_run_msim_rtl_verilog.do.bak2" {  } {  } 0 0 "Warning: File d_flip_flop_run_msim_rtl_verilog.do already exists - backing up current file as d_flip_flop_run_msim_rtl_verilog.do.bak2" 0 0 "" 0 0 1347251338043 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file /home/user/school/emb_sys/lab_3/part_3/simulation/modelsim/d_flip_flop_run_msim_rtl_verilog.do" {  } { { "/home/user/school/emb_sys/lab_3/part_3/simulation/modelsim/d_flip_flop_run_msim_rtl_verilog.do" "0" { Text "/home/user/school/emb_sys/lab_3/part_3/simulation/modelsim/d_flip_flop_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file /home/user/school/emb_sys/lab_3/part_3/simulation/modelsim/d_flip_flop_run_msim_rtl_verilog.do" 0 0 "" 0 0 1347251338050 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "" 0 0 1347251338050 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "" 0 0 1347251338051 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 4 s " "Quartus II Flow was successful. 0 errors, 4 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1347251352262 ""}
