# compile vhdl design source files
vhdl xil_defaultlib  \
"tb_clk_demical_counter_func_synth.vhd" \
"../../../../../three_digi decimal counter.srcs/sim_1/new/tb_clk_demical_counter.vhd" \

# Do not sort compile order
nosort
