Create a 4-stage pipelined 16-bit adder.