# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vsim work.circuito_exp4_tb_acerto
# vsim work.circuito_exp4_tb_acerto 
# Start time: 12:04:05 on Feb 04,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-13) Recompile work.fluxo_dados(estrutural) because work.ram_16x4 has changed.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.circuito_exp4_tb_acerto(tb)#1
# ** Warning: (vsim-8683) Uninitialized out port /circuito_exp4_tb_acerto/dut/errou has no driver.
# This port will contribute value (U) to the signal network.
vsim work.circuito_exp4_tb_erro -voptargs=+acc
# End time: 12:04:30 on Feb 04,2023, Elapsed time: 0:00:25
# Errors: 0, Warnings: 2
# vsim work.circuito_exp4_tb_erro -voptargs="+acc" 
# Start time: 12:04:30 on Feb 04,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-13) Recompile work.fluxo_dados(estrutural) because work.ram_16x4 has changed.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.circuito_exp4_tb_erro(tb)#1
# Loading work.circuito_exp4(estrutural)#1
# Loading ieee.numeric_std(body)
# Loading work.fluxo_dados(estrutural)#1
# Loading work.contador_163(comportamental)#1
# Loading work.comparador_85(dataflow)#1
# Loading work.ram_16x4(ram_modelsim)#1
# Loading work.registrador_n(comportamental)#1
# Loading work.edge_detector(rtl)#1
# Loading work.unidade_controle(fsm)#1
# Loading work.hexa7seg(comportamental)#1
# ** Warning: (vsim-8683) Uninitialized out port /circuito_exp4_tb_erro/dut/errou has no driver.
# This port will contribute value (U) to the signal network.
add wave -position insertpoint  \
sim:/circuito_exp4_tb_erro/clk_in \
sim:/circuito_exp4_tb_erro/rst_in \
sim:/circuito_exp4_tb_erro/iniciar_in \
sim:/circuito_exp4_tb_erro/chaves_in \
sim:/circuito_exp4_tb_erro/igual_out \
sim:/circuito_exp4_tb_erro/acertou_out \
sim:/circuito_exp4_tb_erro/errou_out \
sim:/circuito_exp4_tb_erro/pronto_out \
sim:/circuito_exp4_tb_erro/leds_out \
sim:/circuito_exp4_tb_erro/clock_out \
sim:/circuito_exp4_tb_erro/tem_jogada_out \
sim:/circuito_exp4_tb_erro/contagem_out \
sim:/circuito_exp4_tb_erro/memoria_out \
sim:/circuito_exp4_tb_erro/estado_out \
sim:/circuito_exp4_tb_erro/jogada_out \
sim:/circuito_exp4_tb_erro/caso
add wave -position insertpoint  \
sim:/circuito_exp4_tb_erro/dut/unidade_controleUC/Eatual \
sim:/circuito_exp4_tb_erro/dut/unidade_controleUC/Eprox
run -all
# ** Note: inicio da simulacao
#    Time: 0 ns  Iteration: 0  Instance: /circuito_exp4_tb_erro
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /circuito_exp4_tb_erro/dut/fluxo_dadosFD/memoria
# ** Note: fim da simulacao
#    Time: 1920 ns  Iteration: 0  Instance: /circuito_exp4_tb_erro
# End time: 12:05:15 on Feb 04,2023, Elapsed time: 0:00:45
# Errors: 0, Warnings: 3
