<HTML>
<HEAD>
<link type="text/css" rel="stylesheet" href="../../imc.css"></link>
<script type="text/javascript" src="../../sortable.js"></script>
<TITLE>IMC Report: ./cov_report_html</TITLE></HEAD>
<BODY>
<A NAME="_topcov"></A>
<P class="summary_title">Coverage   Summary Report, Instance-Based</P>

<P class="fs"><A STYLE="float: left" class="namet" HREF="../../index.html">Top Level Summary</A><A STYLE="float: right" class="namet" HREF="../../legend.html">Legend and Help</A></P>
<BR>
<TABLE class="detail_header"><TR class="detail"><TD>

<B>Instance name: </B><A HREF="../dir_1/summ_5_t1.html" class="namet">zmc_axi4_top</A><A HREF="../dir_1/summ_7_t1.html" class="namet">.mem_ctrl_inst</A><A HREF="../dir_1/summ_15_t1.html" class="namet">.CSR_registers_inst</A><A HREF="../dir_1/summ_142_t1.html" class="namet">.g_UE_FFE_REG</A><A HREF="../dir_1/summ_143_t1.html" class="namet">.u_register</A>.u_register_common<BR>

<B>Type name: </B>rggen_register_common<BR>

<B>File name: </B><A HREF="/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_register_common.v" TARGET="_blank">/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_register_common.v</A><BR>

</TD></TR></TABLE>

<BR>
<P class="subtitle">Coverage Summary Report, Instance-Based</P>
<TABLE class="sortable sml summary_table" id="totalTable">


<TR><TH class="wht">Overall</TH>
<TH class="wht">Overall Covered</TH>
<TH class="wht">Block</TH>
<TH class="wht">Expression</TH>
<TH class="wht">Toggle</TH>
<TH class="wht">FSM&nbsp;State</TH>
<TH class="wht">FSM&nbsp;Transition</TH>
<TH class="wht">Assertion</TH>
<TH class="wht">CoverGroup</TH>
<TH class="wht">CoverGroup Covered</TH>
<TH class="wht">name</TH>

</TR>

<TR><TD class="range45to49"><A HREF="">48.64%</A></TD>
<TD class="range10to14"><A HREF="">14.51%&nbsp;(55/379)</A></TD>
<TD class="range85to89"><A HREF="#_Blockcov">88.89%&nbsp;(24/27)</A></TD>
<TD class="range50to54"><A HREF="#_Expressioncov">52.94%&nbsp;(18/34)</A></TD>
<TD class="range01to04"><A HREF="#_Togglecov">4.09%&nbsp;(13/318)</A></TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="namecell">u_register_common</TD>

</TR>


</TABLE>
<A NAME="_Blockcov"></A>
<P class="detail_title">     Uncovered Block Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_UE_FFE_REG.u_register.u_register_common<BR>
<B>Type name: </B>rggen_register_common<BR>
<B>File name: </B><A HREF="/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_register_common.v" TARGET="_blank">/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_register_common.v</A><BR><B>Number of uncovered blocks: </B>3 of 27<BR>
<B>Number of unreachable blocks: </B>0<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------
0      2     59    code block           57     begin                          
0      3     68    code block           66     begin                          
0      15    103   true part of         103    if (accessible && (write_access == bus_access[0]) && match[i]) begin 

</PRE>
<A NAME="_Expressioncov"></A>
<P class="detail_title">     Uncovered Expression Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_UE_FFE_REG.u_register.u_register_common<BR>
<B>Type name: </B>rggen_register_common<BR>
<B>File name: </B><A HREF="/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_register_common.v" TARGET="_blank">/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_register_common.v</A><BR><B>Number of uncovered expressions: </B>16 of 34<BR>
<B>Number of unreachable expressions: </B>0<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
1.1    | 50.00% (1/2)  | 40     | | {1'b0,w_match}                                   
2.1    | 25.00% (1/4)  | 81     | (w_frontdoor_valid || w_backdoor_valid) || w_pending_valid 
3.1    | 25.00% (1/4)  | 82     | w_backdoor_valid ? w_read_mask[1] : w_read_mask[0] 
4.1    | 25.00% (1/4)  | 83     | w_backdoor_valid ? w_write_mask[1] : w_write_mask[0] 
5.1    | 50.00% (2/4)  | 84     | w_backdoor_valid ? w_write_data[1] : w_write_data[0] 
6.1    | 66.67% (2/3)  | 86     | i_register_valid && w_active                       
9.1    | 75.00% (3/4)  | 103    | (accessible && (write_access == bus_access[0])) && match[i] 
10.1   | 33.33% (1/3)  | 120    | (! w_backdoor_valid) && w_active                   

<B>index: </B><B>1.1</B><B> grade: </B><B>50.00% (1/2)</B><B> line: </B><B>40</B><B> source: </B><B>assign  w_active  = |{1'b0, w_match};</B>

| {1'b0,w_match}<BR>
<B><</B>------<B>1</B>-------<B>></B>

index     | hit   | &lt;1&gt; 
------------------------ '|'
1.1.1     | 0     | 1   

<B>index: </B><B>2.1</B><B> grade: </B><B>25.00% (1/4)</B><B> line: </B><B>81</B><B> source: </B><B>assign  o_bit_field_valid       = w_frontdoor_valid || w_backdoor_valid || w_pending_valid;</B>

(w_frontdoor_valid || w_backdoor_valid) || w_pending_valid<BR>
 <B><</B>-------<B>1</B>-------<B>></B>    <B><</B>------<B>2</B>-------<B>></B>     <B><</B>------<B>3</B>------<B>></B>

index     | hit   | &lt;1&gt; &lt;2&gt; &lt;3&gt; 
-------------------------------- '||'
2.1.1     | 0     | 1   -   -   
2.1.2     | 0     | -   1   -   
2.1.3     | 0     | -   -   1   

<B>index: </B><B>3.1</B><B> grade: </B><B>25.00% (1/4)</B><B> line: </B><B>82</B><B> source: </B><B>assign  o_bit_field_read_mask   = (w_backdoor_valid) ? w_read_mask[1]  : w_read_mask[0];</B>

w_backdoor_valid ? w_read_mask[1] : w_read_mask[0]<BR>
<B><</B>------<B>1</B>-------<B>></B>   <B><</B>-----<B>2</B>------<B>></B>   <B><</B>-----<B>3</B>------<B>></B>

index     | hit   | rval | &lt;1&gt; &lt;2&gt; &lt;3&gt; 
---------------------------------------
3.1.1     | 0     | 1    | 0   -   1   
3.1.2     | 0     | 1    | 1   1   -   
3.1.4     | 0     | 0    | 1   0   -   

<B>index: </B><B>4.1</B><B> grade: </B><B>25.00% (1/4)</B><B> line: </B><B>83</B><B> source: </B><B>assign  o_bit_field_write_mask  = (w_backdoor_valid) ? w_write_mask[1] : w_write_mask[0];</B>

w_backdoor_valid ? w_write_mask[1] : w_write_mask[0]<BR>
<B><</B>------<B>1</B>-------<B>></B>   <B><</B>------<B>2</B>------<B>></B>   <B><</B>------<B>3</B>------<B>></B>

index     | hit   | rval | &lt;1&gt; &lt;2&gt; &lt;3&gt; 
---------------------------------------
4.1.1     | 0     | 1    | 0   -   1   
4.1.2     | 0     | 1    | 1   1   -   
4.1.4     | 0     | 0    | 1   0   -   

<B>index: </B><B>5.1</B><B> grade: </B><B>50.00% (2/4)</B><B> line: </B><B>84</B><B> source: </B><B>assign  o_bit_field_write_data  = (w_backdoor_valid) ? w_write_data[1] : w_write_data[0];</B>

w_backdoor_valid ? w_write_data[1] : w_write_data[0]<BR>
<B><</B>------<B>1</B>-------<B>></B>   <B><</B>------<B>2</B>------<B>></B>   <B><</B>------<B>3</B>------<B>></B>

index     | hit   | rval | &lt;1&gt; &lt;2&gt; &lt;3&gt; 
---------------------------------------
5.1.2     | 0     | 1    | 1   1   -   
5.1.4     | 0     | 0    | 1   0   -   

<B>index: </B><B>6.1</B><B> grade: </B><B>66.67% (2/3)</B><B> line: </B><B>86</B><B> source: </B><B>assign  w_frontdoor_valid = i_register_valid && w_active;</B>

i_register_valid && w_active<BR>
<B><</B>------<B>1</B>-------<B>></B>    <B><</B>--<B>2</B>---<B>></B>

index     | hit   | &lt;1&gt; &lt;2&gt; 
---------------------------- '&&'
6.1.3     | 0     | 1   1   

<B>index: </B><B>9.1</B><B> grade: </B><B>75.00% (3/4)</B><B> line: </B><B>103</B><B> source: </B><B>if (accessible && (write_access == bus_access[0]) && match[i]) begin</B>

(accessible && (write_access == bus_access[0])) && match[i]<BR>
 <B><</B>---<B>1</B>----<B>></B>    <B><</B>--------------<B>2</B>--------------<B>></B>     <B><</B>--<B>3</B>---<B>></B>

index     | hit   | &lt;1&gt; &lt;2&gt; &lt;3&gt; 
-------------------------------- '&&'
9.1.4     | 0     | 1   1   1   

<B>index: </B><B>10.1</B><B> grade: </B><B>33.33% (1/3)</B><B> line: </B><B>120</B><B> source: </B><B>assign  o_register_ready      = (!w_backdoor_valid) && w_active;</B>

(! w_backdoor_valid) && w_active<BR>
   <B><</B>------<B>1</B>-------<B>></B>     <B><</B>--<B>2</B>---<B>></B>

index     | hit   | rval | &lt;1&gt; &lt;2&gt; 
-----------------------------------
10.1.1    | 0     | 1    | 0   1   
10.1.3    | 0     | 0    | 1   -   


</PRE>
<A NAME="_Togglecov"></A>
<P class="detail_title">     Uncovered Toggle Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_UE_FFE_REG.u_register.u_register_common<BR>
<B>Type name: </B>rggen_register_common<BR>
<B>File name: </B><A HREF="/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_register_common.v" TARGET="_blank">/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_register_common.v</A><BR><B>Number of uncovered signal bits: </B>305 of 318<BR>
<B>Number of unreachable signal bits: </B>0<BR>
<B>Number of signal bits partially toggled(rise): </B>1 of 318<BR>
<B>Number of signal bits partially toggled(fall): </B>0 of 318<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          1          0          i_rst_n                   
0          0          0          i_register_access[1]      
0          0          0          i_register_address[9]     
0          0          0          i_register_address[8]     
0          0          0          i_register_address[7]     
0          0          0          i_register_address[6]     
0          0          0          i_register_address[5]     
0          0          0          i_register_address[4]     
0          0          0          i_register_address[1]     
0          0          0          i_register_address[0]     
0          0          0          i_register_write_data[31] 
0          0          0          i_register_write_data[30] 
0          0          0          i_register_write_data[29] 
0          0          0          i_register_write_data[28] 
0          0          0          i_register_write_data[27] 
0          0          0          i_register_write_data[26] 
0          0          0          i_register_write_data[25] 
0          0          0          i_register_write_data[24] 
0          0          0          i_register_write_data[23] 
0          0          0          i_register_write_data[22] 
0          0          0          i_register_write_data[21] 
0          0          0          i_register_write_data[20] 
0          0          0          i_register_write_data[19] 
0          0          0          i_register_write_data[18] 
0          0          0          i_register_write_data[17] 
0          0          0          i_register_write_data[16] 
0          0          0          i_register_write_data[15] 
0          0          0          i_register_write_data[14] 
0          0          0          i_register_write_data[13] 
0          0          0          i_register_write_data[12] 
0          0          0          i_register_write_data[11] 
0          0          0          i_register_write_data[10] 
0          0          0          i_register_write_data[9]  
0          0          0          i_register_write_data[8]  
0          0          0          i_register_write_data[7]  
0          0          0          i_register_write_data[6]  
0          0          0          i_register_write_data[5]  
0          0          0          i_register_write_data[4]  
0          0          0          i_register_write_data[3]  
0          0          0          i_register_write_data[2]  
0          0          0          o_register_active         
0          0          0          o_register_ready          
0          0          0          o_register_status[1]      
0          0          0          o_register_status[0]      
0          0          0          o_register_read_data[31]  
0          0          0          o_register_read_data[30]  
0          0          0          o_register_read_data[29]  
0          0          0          o_register_read_data[28]  
0          0          0          o_register_read_data[27]  
0          0          0          o_register_read_data[26]  
0          0          0          o_register_read_data[25]  
0          0          0          o_register_read_data[24]  
0          0          0          o_register_read_data[23]  
0          0          0          o_register_read_data[22]  
0          0          0          o_register_read_data[21]  
0          0          0          o_register_read_data[20]  
0          0          0          o_register_read_data[19]  
0          0          0          o_register_read_data[18]  
0          0          0          o_register_read_data[17]  
0          0          0          o_register_read_data[16]  
0          0          0          o_register_read_data[15]  
0          0          0          o_register_read_data[14]  
0          0          0          o_register_read_data[13]  
0          0          0          o_register_read_data[12]  
0          0          0          o_register_read_data[11]  
0          0          0          o_register_read_data[10]  
0          0          0          o_register_read_data[9]   
0          0          0          o_register_read_data[8]   
0          0          0          o_register_read_data[7]   
0          0          0          o_register_read_data[6]   
0          0          0          o_register_read_data[5]   
0          0          0          o_register_read_data[4]   
0          0          0          o_register_read_data[3]   
0          0          0          o_register_read_data[2]   
0          0          0          o_register_read_data[1]   
0          0          0          o_register_read_data[0]   
0          0          0          o_register_value[31]      
0          0          0          o_register_value[30]      
0          0          0          o_register_value[29]      
0          0          0          o_register_value[28]      
0          0          0          o_register_value[27]      
0          0          0          o_register_value[26]      
0          0          0          o_register_value[25]      
0          0          0          o_register_value[24]      
0          0          0          o_register_value[23]      
0          0          0          o_register_value[22]      
0          0          0          o_register_value[21]      
0          0          0          o_register_value[20]      
0          0          0          o_register_value[19]      
0          0          0          o_register_value[18]      
0          0          0          o_register_value[17]      
0          0          0          o_register_value[16]      
0          0          0          o_register_value[15]      
0          0          0          o_register_value[14]      
0          0          0          o_register_value[13]      
0          0          0          o_register_value[12]      
0          0          0          o_register_value[11]      
0          0          0          o_register_value[10]      
0          0          0          o_register_value[9]       
0          0          0          o_register_value[8]       
0          0          0          o_register_value[7]       
0          0          0          o_register_value[6]       
0          0          0          o_register_value[5]       
0          0          0          o_register_value[4]       
0          0          0          o_register_value[3]       
0          0          0          o_register_value[2]       
0          0          0          o_register_value[1]       
0          0          0          o_register_value[0]       
0          0          0          i_additional_match        
0          0          0          o_bit_field_valid         
0          0          0          o_bit_field_read_mask[31] 
0          0          0          o_bit_field_read_mask[30] 
0          0          0          o_bit_field_read_mask[29] 
0          0          0          o_bit_field_read_mask[28] 
0          0          0          o_bit_field_read_mask[27] 
0          0          0          o_bit_field_read_mask[26] 
0          0          0          o_bit_field_read_mask[25] 
0          0          0          o_bit_field_read_mask[24] 
0          0          0          o_bit_field_read_mask[23] 
0          0          0          o_bit_field_read_mask[22] 
0          0          0          o_bit_field_read_mask[21] 
0          0          0          o_bit_field_read_mask[20] 
0          0          0          o_bit_field_read_mask[19] 
0          0          0          o_bit_field_read_mask[18] 
0          0          0          o_bit_field_read_mask[17] 
0          0          0          o_bit_field_read_mask[16] 
0          0          0          o_bit_field_read_mask[15] 
0          0          0          o_bit_field_read_mask[14] 
0          0          0          o_bit_field_read_mask[13] 
0          0          0          o_bit_field_read_mask[12] 
0          0          0          o_bit_field_read_mask[11] 
0          0          0          o_bit_field_read_mask[10] 
0          0          0          o_bit_field_read_mask[9]  
0          0          0          o_bit_field_read_mask[8]  
0          0          0          o_bit_field_read_mask[7]  
0          0          0          o_bit_field_read_mask[6]  
0          0          0          o_bit_field_read_mask[5]  
0          0          0          o_bit_field_read_mask[4]  
0          0          0          o_bit_field_read_mask[3]  
0          0          0          o_bit_field_read_mask[2]  
0          0          0          o_bit_field_read_mask[1]  
0          0          0          o_bit_field_read_mask[0]  
0          0          0          o_bit_field_write_mask[31] 
0          0          0          o_bit_field_write_mask[30] 
0          0          0          o_bit_field_write_mask[29] 
0          0          0          o_bit_field_write_mask[28] 
0          0          0          o_bit_field_write_mask[27] 
0          0          0          o_bit_field_write_mask[26] 
0          0          0          o_bit_field_write_mask[25] 
0          0          0          o_bit_field_write_mask[24] 
0          0          0          o_bit_field_write_mask[23] 
0          0          0          o_bit_field_write_mask[22] 
0          0          0          o_bit_field_write_mask[21] 
0          0          0          o_bit_field_write_mask[20] 
0          0          0          o_bit_field_write_mask[19] 
0          0          0          o_bit_field_write_mask[18] 
0          0          0          o_bit_field_write_mask[17] 
0          0          0          o_bit_field_write_mask[16] 
0          0          0          o_bit_field_write_mask[15] 
0          0          0          o_bit_field_write_mask[14] 
0          0          0          o_bit_field_write_mask[13] 
0          0          0          o_bit_field_write_mask[12] 
0          0          0          o_bit_field_write_mask[11] 
0          0          0          o_bit_field_write_mask[10] 
0          0          0          o_bit_field_write_mask[9] 
0          0          0          o_bit_field_write_mask[8] 
0          0          0          o_bit_field_write_mask[7] 
0          0          0          o_bit_field_write_mask[6] 
0          0          0          o_bit_field_write_mask[5] 
0          0          0          o_bit_field_write_mask[4] 
0          0          0          o_bit_field_write_mask[3] 
0          0          0          o_bit_field_write_mask[2] 
0          0          0          o_bit_field_write_mask[1] 
0          0          0          o_bit_field_write_mask[0] 
0          0          0          o_bit_field_write_data[31] 
0          0          0          o_bit_field_write_data[30] 
0          0          0          o_bit_field_write_data[29] 
0          0          0          o_bit_field_write_data[28] 
0          0          0          o_bit_field_write_data[27] 
0          0          0          o_bit_field_write_data[26] 
0          0          0          o_bit_field_write_data[25] 
0          0          0          o_bit_field_write_data[24] 
0          0          0          o_bit_field_write_data[23] 
0          0          0          o_bit_field_write_data[22] 
0          0          0          o_bit_field_write_data[21] 
0          0          0          o_bit_field_write_data[20] 
0          0          0          o_bit_field_write_data[19] 
0          0          0          o_bit_field_write_data[18] 
0          0          0          o_bit_field_write_data[17] 
0          0          0          o_bit_field_write_data[16] 
0          0          0          o_bit_field_write_data[15] 
0          0          0          o_bit_field_write_data[14] 
0          0          0          o_bit_field_write_data[13] 
0          0          0          o_bit_field_write_data[12] 
0          0          0          o_bit_field_write_data[11] 
0          0          0          o_bit_field_write_data[10] 
0          0          0          o_bit_field_write_data[9] 
0          0          0          o_bit_field_write_data[8] 
0          0          0          o_bit_field_write_data[7] 
0          0          0          o_bit_field_write_data[6] 
0          0          0          o_bit_field_write_data[5] 
0          0          0          o_bit_field_write_data[4] 
0          0          0          o_bit_field_write_data[3] 
0          0          0          o_bit_field_write_data[2] 
0          0          0          i_bit_field_read_data[31] 
0          0          0          i_bit_field_read_data[30] 
0          0          0          i_bit_field_read_data[29] 
0          0          0          i_bit_field_read_data[28] 
0          0          0          i_bit_field_read_data[27] 
0          0          0          i_bit_field_read_data[26] 
0          0          0          i_bit_field_read_data[25] 
0          0          0          i_bit_field_read_data[24] 
0          0          0          i_bit_field_read_data[23] 
0          0          0          i_bit_field_read_data[22] 
0          0          0          i_bit_field_read_data[21] 
0          0          0          i_bit_field_read_data[20] 
0          0          0          i_bit_field_read_data[19] 
0          0          0          i_bit_field_read_data[18] 
0          0          0          i_bit_field_read_data[17] 
0          0          0          i_bit_field_read_data[16] 
0          0          0          i_bit_field_read_data[15] 
0          0          0          i_bit_field_read_data[14] 
0          0          0          i_bit_field_read_data[13] 
0          0          0          i_bit_field_read_data[12] 
0          0          0          i_bit_field_read_data[11] 
0          0          0          i_bit_field_read_data[10] 
0          0          0          i_bit_field_read_data[9]  
0          0          0          i_bit_field_read_data[8]  
0          0          0          i_bit_field_read_data[7]  
0          0          0          i_bit_field_read_data[6]  
0          0          0          i_bit_field_read_data[5]  
0          0          0          i_bit_field_read_data[4]  
0          0          0          i_bit_field_read_data[3]  
0          0          0          i_bit_field_read_data[2]  
0          0          0          i_bit_field_read_data[1]  
0          0          0          i_bit_field_read_data[0]  
0          0          0          i_bit_field_value[31]     
0          0          0          i_bit_field_value[30]     
0          0          0          i_bit_field_value[29]     
0          0          0          i_bit_field_value[28]     
0          0          0          i_bit_field_value[27]     
0          0          0          i_bit_field_value[26]     
0          0          0          i_bit_field_value[25]     
0          0          0          i_bit_field_value[24]     
0          0          0          i_bit_field_value[23]     
0          0          0          i_bit_field_value[22]     
0          0          0          i_bit_field_value[21]     
0          0          0          i_bit_field_value[20]     
0          0          0          i_bit_field_value[19]     
0          0          0          i_bit_field_value[18]     
0          0          0          i_bit_field_value[17]     
0          0          0          i_bit_field_value[16]     
0          0          0          i_bit_field_value[15]     
0          0          0          i_bit_field_value[14]     
0          0          0          i_bit_field_value[13]     
0          0          0          i_bit_field_value[12]     
0          0          0          i_bit_field_value[11]     
0          0          0          i_bit_field_value[10]     
0          0          0          i_bit_field_value[9]      
0          0          0          i_bit_field_value[8]      
0          0          0          i_bit_field_value[7]      
0          0          0          i_bit_field_value[6]      
0          0          0          i_bit_field_value[5]      
0          0          0          i_bit_field_value[4]      
0          0          0          i_bit_field_value[3]      
0          0          0          i_bit_field_value[2]      
0          0          0          i_bit_field_value[1]      
0          0          0          i_bit_field_value[0]      
0          0          0          w_match                   
0          0          0          w_active                  
0          0          0          w_frontdoor_valid         
0          0          0          w_backdoor_valid          
0          0          0          w_pending_valid           
0          0          0          w_read_data[31]           
0          0          0          w_read_data[30]           
0          0          0          w_read_data[29]           
0          0          0          w_read_data[28]           
0          0          0          w_read_data[27]           
0          0          0          w_read_data[26]           
0          0          0          w_read_data[25]           
0          0          0          w_read_data[24]           
0          0          0          w_read_data[23]           
0          0          0          w_read_data[22]           
0          0          0          w_read_data[21]           
0          0          0          w_read_data[20]           
0          0          0          w_read_data[19]           
0          0          0          w_read_data[18]           
0          0          0          w_read_data[17]           
0          0          0          w_read_data[16]           
0          0          0          w_read_data[15]           
0          0          0          w_read_data[14]           
0          0          0          w_read_data[13]           
0          0          0          w_read_data[12]           
0          0          0          w_read_data[11]           
0          0          0          w_read_data[10]           
0          0          0          w_read_data[9]            
0          0          0          w_read_data[8]            
0          0          0          w_read_data[7]            
0          0          0          w_read_data[6]            
0          0          0          w_read_data[5]            
0          0          0          w_read_data[4]            
0          0          0          w_read_data[3]            
0          0          0          w_read_data[2]            
0          0          0          w_read_data[1]            
0          0          0          w_read_data[0]            

</PRE>
<A NAME="_Fsmcov"></A>
<P class="detail_title">     Uncovered Fsm Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_UE_FFE_REG.u_register.u_register_common<BR>
<B>Type name: </B>rggen_register_common<BR>
<B>File name: </B><A HREF="/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_register_common.v" TARGET="_blank">/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_register_common.v</A><BR>

</TD></TR></TABLE>

<PRE class="detail_report_text">

0 items found

</PRE>
<A NAME="_Assertioncov"></A>
<P class="detail_title">     Uncovered Assertion Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_UE_FFE_REG.u_register.u_register_common<BR>
<B>Type name: </B>rggen_register_common<BR>
<B>File name: </B><A HREF="/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_register_common.v" TARGET="_blank">/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_register_common.v</A><BR><B>Number of uncovered assertions: </B>0 of 0<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
Finished Failed Assertion                      Line  Source Code                    
------------------------------------------------------------------------------------

0 items found

</PRE>
<A NAME="_CoverGroupcov"></A>
<P class="detail_title">     Covered+Uncovered+Excluded+UNR CoverGroup Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>zmc_axi4_top.mem_ctrl_inst.CSR_registers_inst.g_UE_FFE_REG.u_register.u_register_common<BR>
<B>Type name: </B>rggen_register_common<BR>
<B>File name: </B><A HREF="/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_register_common.v" TARGET="_blank">/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/rggen_files/rggen_register_common.v</A><BR><B>Number of covered cover bins: </B>0 of 0<BR>
<B>Number of uncovered cover bins: </B>0 of 0<BR>
<B>Number of excluded cover bins: </B>0<BR>


</TD></TR></TABLE>

</TD></TR></TABLE>

<PRE class="detail_report_text">

0 items found

</PRE>
