Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot L9P2_Sim_behav xil_defaultlib.L9P2_Sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_L9P2_Sequencer_sv_35908704...
Compiling module xil_defaultlib.L9P2_Sequencer
Compiling module xil_defaultlib.L9P2_Sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot L9P2_Sim_behav
