

================================================================
== Vitis HLS Report for 'score_sink'
================================================================
* Date:           Mon Nov 24 10:00:31 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        score_sink
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.808 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    2|    2|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      4|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     37|    -|
|Register         |        -|    -|       4|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       4|     41|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |ap_block_state1         |       and|   0|  0|   2|           1|           1|
    |tmp_nbreadreq_fu_58_p6  |       and|   0|  0|   2|           1|           0|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|   4|           2|           1|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  14|          3|    1|          3|
    |done_pulse                |  14|          3|    1|          3|
    |s_axis_score_TDATA_blk_n  |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  37|          8|    3|          8|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------+---+----+-----+-----------+
    |      Name     | FF| LUT| Bits| Const Bits|
    +---------------+---+----+-----+-----------+
    |ap_CS_fsm      |  2|   0|    2|          0|
    |tmp_reg_89     |  1|   0|    1|          0|
    |w_last_reg_93  |  1|   0|    1|          0|
    +---------------+---+----+-----+-----------+
    |Total          |  4|   0|    4|          0|
    +---------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+--------------+-----------------------+--------------+
|      RTL Ports      | Dir | Bits|   Protocol   |     Source Object     |    C Type    |
+---------------------+-----+-----+--------------+-----------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_none|             score_sink|  return value|
|ap_rst_n             |   in|    1|  ap_ctrl_none|             score_sink|  return value|
|s_axis_score_TDATA   |   in|   32|          axis|  s_axis_score_V_data_V|       pointer|
|s_axis_score_TVALID  |   in|    1|          axis|  s_axis_score_V_last_V|       pointer|
|s_axis_score_TREADY  |  out|    1|          axis|  s_axis_score_V_last_V|       pointer|
|s_axis_score_TLAST   |   in|    1|          axis|  s_axis_score_V_last_V|       pointer|
|s_axis_score_TKEEP   |   in|    4|          axis|  s_axis_score_V_keep_V|       pointer|
|s_axis_score_TSTRB   |   in|    4|          axis|  s_axis_score_V_strb_V|       pointer|
|done_pulse           |  out|    1|       ap_none|             done_pulse|       pointer|
+---------------------+-----+-----+--------------+-----------------------+--------------+

