// Seed: 4041706900
module module_0 #(
    parameter id_6 = 32'd56
) (
    id_1#(
        .id_2 (id_3),
        .id_4 (1),
        .id_5 (1'b0),
        ._id_6(-1)
    ),
    id_7,
    id_8
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  parameter [id_6 : 1] id_9 = -1;
  wire id_10;
  wire id_11;
  wire id_12, id_13;
  logic [1 : 1] id_14;
  ;
  wire id_15;
  rnmos (
      .id_0(),
      .id_1(module_0 && 1'h0),
      .id_2(),
      .id_3(1 == id_3),
      .find(id_5),
      .id_4(1),
      .id_5(id_3),
      .id_6(-1'b0),
      .id_7(id_9),
      .id_8(-1'b0)
  );
  wire id_16;
  localparam id_17 = 1;
  assign id_14 = id_11 - id_10;
  supply0 id_18;
  assign id_18 = 1'b0;
endmodule
module module_1 #(
    parameter id_11 = 32'd87,
    parameter id_15 = 32'd8,
    parameter id_3  = 32'd76
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10[id_11 : id_3],
    _id_11,
    id_12,
    id_13,
    id_14,
    _id_15,
    id_16,
    id_17
);
  input wire id_17;
  input wire id_16;
  input wire _id_15;
  input logic [7:0] id_14;
  module_0 modCall_1 (
      id_6,
      id_12,
      id_5
  );
  inout wire id_13;
  inout wire id_12;
  output wire _id_11;
  output logic [7:0] id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire _id_3;
  output uwire id_2;
  output wire id_1;
  parameter id_18 = 1;
  assign id_2 = 1;
endmodule
