\hypertarget{structSCB__Type}{}\doxysection{SCB\+\_\+\+Type Struct Reference}
\label{structSCB__Type}\index{SCB\_Type@{SCB\_Type}}


Structure type to access the System Control Block (SCB).  




{\ttfamily \#include $<$core\+\_\+cm4.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gafa7a9ee34dfa1da0b60b4525da285032}{CPUID}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga3e66570ab689d28aebefa7e84e85dc4a}{ICSR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga0faf96f964931cadfb71cfa54e051f6f}{VTOR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga6ed3c9064013343ea9fd0a73a734f29d}{AIRCR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gabfad14e7b4534d73d329819625d77a16}{SCR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga6d273c6b90bad15c91dfbbad0f6e92d8}{CCR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaf6336103f8be0cab29de51daed5a65f4}{SHP}} \mbox{[}12\mbox{]}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gae9891a59abbe51b0b2067ca507ca212f}{SHCSR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga2f94bf549b16fdeb172352e22309e3c4}{CFSR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga7bed53391da4f66d8a2a236a839d4c3d}{HFSR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gad7d61d9525fa9162579c3da0b87bff8d}{DFSR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gac49b24b3f222508464f111772f2c44dd}{MMFAR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga31f79afe86c949c9862e7d5fce077c3a}{BFAR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaeb77053c84f49c261ab5b8374e8958ef}{AFSR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga3f51c43f952f3799951d0c54e76b0cb7}{PFR}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_ga586a5225467262b378c0f231ccc77f86}{DFR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaaedf846e435ed05c68784b40d3db2bf2}{ADR}}
\item 
\mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaec2f8283d2737c6897188568a4214976}{MMFR}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{group__CMSIS_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gacee8e458f054aac964268f4fe647ea4f}{ISAR}} \mbox{[}5\mbox{]}
\item 
uint32\+\_\+t {\bfseries RESERVED0} \mbox{[}5\mbox{]}
\item 
\mbox{\hyperlink{group__CMSIS_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group__CMSIS__core__DebugFunctions_gaf460b56ce524a8e3534173f0aee78e85}{CPACR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Structure type to access the System Control Block (SCB). 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
CMSIS/\+Inc/\mbox{\hyperlink{core__cm4_8h}{core\+\_\+cm4.\+h}}\end{DoxyCompactItemize}
