Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date              : Fri Aug  5 01:56:38 2022
| Host              : DESKTOP-1Q96SJ0 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.991        0.000                      0                10150        0.015        0.000                      0                10150        3.500        0.000                       0                  2922  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            3.991        0.000                      0                10150        0.015        0.000                      0                10150        3.500        0.000                       0                  2922  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        3.991ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.991ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.678ns  (logic 2.804ns (49.384%)  route 2.874ns (50.616%))
  Logic Levels:           11  (LUT2=1 LUT6=3 RAMB36E2=7)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.558ns = ( 11.558 - 10.000 ) 
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.646ns (routing 0.294ns, distribution 1.352ns)
  Clock Net Delay (Destination): 1.390ns (routing 0.264ns, distribution 1.126ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=2922, routed)        1.646     1.854    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/clk
    RAMB36_X1Y16         RAMB36E2                                     r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[7])
                                                      1.070     2.924 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_0/CASDOUTB[7]
                         net (fo=1, routed)           0.028     2.952    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_0_n_60
    RAMB36_X1Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.162 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_1/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.190    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_1_n_60
    RAMB36_X1Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.400 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_2/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.428    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_2_n_60
    RAMB36_X1Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.638 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_3/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.666    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_3_n_60
    RAMB36_X1Y20         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.876 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_4/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.904    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_4_n_60
    RAMB36_X1Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.114 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_5/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.142    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_5_n_60
    RAMB36_X1Y22         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.352 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_6/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.380    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_6_n_60
    RAMB36_X1Y23         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_DOUTBDOUT[7])
                                                      0.117     4.497 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_7/DOUTBDOUT[7]
                         net (fo=2, routed)           1.613     6.110    design_1_i/zcu104_1/inst/soc/cpu/ram_rdata[31]
    SLICE_X52Y292        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.068     6.178 r  design_1_i/zcu104_1/inst/soc/cpu/decoded_imm_j[25]_i_3/O
                         net (fo=2, routed)           0.338     6.516    design_1_i/zcu104_1/inst/soc/cpu/decoded_imm_j[25]_i_3_n_0
    SLICE_X54Y302        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     6.569 r  design_1_i/zcu104_1/inst/soc/cpu/decoded_imm_j[25]_i_2/O
                         net (fo=4, routed)           0.287     6.856    design_1_i/zcu104_1/inst/soc/cpu/mem_rdata[31]
    SLICE_X54Y313        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.090     6.946 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_3/O
                         net (fo=17, routed)          0.391     7.337    design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_3_n_0
    SLICE_X51Y317        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.146     7.483 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[23]_i_1/O
                         net (fo=1, routed)           0.049     7.532    design_1_i/zcu104_1/inst/soc/cpu/reg_out[23]_i_1_n_0
    SLICE_X51Y317        FDRE                                         r  design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=2922, routed)        1.390    11.558    design_1_i/zcu104_1/inst/soc/cpu/clk
    SLICE_X51Y317        FDRE                                         r  design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[23]/C
                         clock pessimism              0.070    11.628    
                         clock uncertainty           -0.130    11.498    
    SLICE_X51Y317        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.523    design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[23]
  -------------------------------------------------------------------
                         required time                         11.523    
                         arrival time                          -7.532    
  -------------------------------------------------------------------
                         slack                                  3.991    

Slack (MET) :             4.003ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.669ns  (logic 2.782ns (49.074%)  route 2.887ns (50.926%))
  Logic Levels:           11  (LUT2=1 LUT6=3 RAMB36E2=7)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 11.561 - 10.000 ) 
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.646ns (routing 0.294ns, distribution 1.352ns)
  Clock Net Delay (Destination): 1.393ns (routing 0.264ns, distribution 1.129ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=2922, routed)        1.646     1.854    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/clk
    RAMB36_X1Y16         RAMB36E2                                     r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[7])
                                                      1.070     2.924 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_0/CASDOUTB[7]
                         net (fo=1, routed)           0.028     2.952    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_0_n_60
    RAMB36_X1Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.162 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_1/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.190    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_1_n_60
    RAMB36_X1Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.400 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_2/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.428    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_2_n_60
    RAMB36_X1Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.638 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_3/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.666    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_3_n_60
    RAMB36_X1Y20         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.876 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_4/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.904    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_4_n_60
    RAMB36_X1Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.114 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_5/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.142    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_5_n_60
    RAMB36_X1Y22         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.352 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_6/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.380    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_6_n_60
    RAMB36_X1Y23         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_DOUTBDOUT[7])
                                                      0.117     4.497 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_7/DOUTBDOUT[7]
                         net (fo=2, routed)           1.613     6.110    design_1_i/zcu104_1/inst/soc/cpu/ram_rdata[31]
    SLICE_X52Y292        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.068     6.178 r  design_1_i/zcu104_1/inst/soc/cpu/decoded_imm_j[25]_i_3/O
                         net (fo=2, routed)           0.338     6.516    design_1_i/zcu104_1/inst/soc/cpu/decoded_imm_j[25]_i_3_n_0
    SLICE_X54Y302        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     6.569 r  design_1_i/zcu104_1/inst/soc/cpu/decoded_imm_j[25]_i_2/O
                         net (fo=4, routed)           0.287     6.856    design_1_i/zcu104_1/inst/soc/cpu/mem_rdata[31]
    SLICE_X54Y313        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.090     6.946 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_3/O
                         net (fo=17, routed)          0.402     7.348    design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_3_n_0
    SLICE_X52Y316        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     7.472 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[21]_i_1/O
                         net (fo=1, routed)           0.051     7.523    design_1_i/zcu104_1/inst/soc/cpu/reg_out[21]_i_1_n_0
    SLICE_X52Y316        FDRE                                         r  design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=2922, routed)        1.393    11.561    design_1_i/zcu104_1/inst/soc/cpu/clk
    SLICE_X52Y316        FDRE                                         r  design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[21]/C
                         clock pessimism              0.070    11.631    
                         clock uncertainty           -0.130    11.501    
    SLICE_X52Y316        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    11.526    design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[21]
  -------------------------------------------------------------------
                         required time                         11.526    
                         arrival time                          -7.523    
  -------------------------------------------------------------------
                         slack                                  4.003    

Slack (MET) :             4.063ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.608ns  (logic 2.717ns (48.449%)  route 2.891ns (51.551%))
  Logic Levels:           11  (LUT2=1 LUT6=3 RAMB36E2=7)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 11.560 - 10.000 ) 
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.646ns (routing 0.294ns, distribution 1.352ns)
  Clock Net Delay (Destination): 1.392ns (routing 0.264ns, distribution 1.128ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=2922, routed)        1.646     1.854    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/clk
    RAMB36_X1Y16         RAMB36E2                                     r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[7])
                                                      1.070     2.924 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_0/CASDOUTB[7]
                         net (fo=1, routed)           0.028     2.952    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_0_n_60
    RAMB36_X1Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.162 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_1/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.190    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_1_n_60
    RAMB36_X1Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.400 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_2/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.428    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_2_n_60
    RAMB36_X1Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.638 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_3/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.666    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_3_n_60
    RAMB36_X1Y20         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.876 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_4/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.904    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_4_n_60
    RAMB36_X1Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.114 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_5/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.142    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_5_n_60
    RAMB36_X1Y22         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.352 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_6/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.380    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_6_n_60
    RAMB36_X1Y23         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_DOUTBDOUT[7])
                                                      0.117     4.497 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_7/DOUTBDOUT[7]
                         net (fo=2, routed)           1.613     6.110    design_1_i/zcu104_1/inst/soc/cpu/ram_rdata[31]
    SLICE_X52Y292        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.068     6.178 r  design_1_i/zcu104_1/inst/soc/cpu/decoded_imm_j[25]_i_3/O
                         net (fo=2, routed)           0.334     6.512    design_1_i/zcu104_1/inst/soc/cpu/decoded_imm_j[25]_i_3_n_0
    SLICE_X54Y302        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.052     6.564 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_9/O
                         net (fo=3, routed)           0.102     6.666    design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_9_n_0
    SLICE_X54Y303        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     6.718 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_4/O
                         net (fo=17, routed)          0.597     7.315    design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_4_n_0
    SLICE_X51Y315        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.098     7.413 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[29]_i_1/O
                         net (fo=1, routed)           0.049     7.462    design_1_i/zcu104_1/inst/soc/cpu/reg_out[29]_i_1_n_0
    SLICE_X51Y315        FDRE                                         r  design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=2922, routed)        1.392    11.560    design_1_i/zcu104_1/inst/soc/cpu/clk
    SLICE_X51Y315        FDRE                                         r  design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[29]/C
                         clock pessimism              0.070    11.630    
                         clock uncertainty           -0.130    11.500    
    SLICE_X51Y315        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    11.525    design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[29]
  -------------------------------------------------------------------
                         required time                         11.525    
                         arrival time                          -7.462    
  -------------------------------------------------------------------
                         slack                                  4.063    

Slack (MET) :             4.068ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.602ns  (logic 2.741ns (48.929%)  route 2.861ns (51.071%))
  Logic Levels:           11  (LUT2=1 LUT6=3 RAMB36E2=7)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.559ns = ( 11.559 - 10.000 ) 
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.646ns (routing 0.294ns, distribution 1.352ns)
  Clock Net Delay (Destination): 1.391ns (routing 0.264ns, distribution 1.127ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=2922, routed)        1.646     1.854    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/clk
    RAMB36_X1Y16         RAMB36E2                                     r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[7])
                                                      1.070     2.924 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_0/CASDOUTB[7]
                         net (fo=1, routed)           0.028     2.952    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_0_n_60
    RAMB36_X1Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.162 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_1/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.190    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_1_n_60
    RAMB36_X1Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.400 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_2/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.428    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_2_n_60
    RAMB36_X1Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.638 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_3/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.666    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_3_n_60
    RAMB36_X1Y20         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.876 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_4/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.904    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_4_n_60
    RAMB36_X1Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.114 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_5/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.142    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_5_n_60
    RAMB36_X1Y22         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.352 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_6/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.380    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_6_n_60
    RAMB36_X1Y23         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_DOUTBDOUT[7])
                                                      0.117     4.497 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_7/DOUTBDOUT[7]
                         net (fo=2, routed)           1.613     6.110    design_1_i/zcu104_1/inst/soc/cpu/ram_rdata[31]
    SLICE_X52Y292        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.068     6.178 r  design_1_i/zcu104_1/inst/soc/cpu/decoded_imm_j[25]_i_3/O
                         net (fo=2, routed)           0.334     6.512    design_1_i/zcu104_1/inst/soc/cpu/decoded_imm_j[25]_i_3_n_0
    SLICE_X54Y302        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.052     6.564 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_9/O
                         net (fo=3, routed)           0.102     6.666    design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_9_n_0
    SLICE_X54Y303        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     6.718 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_4/O
                         net (fo=17, routed)          0.567     7.285    design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_4_n_0
    SLICE_X51Y316        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.122     7.407 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[18]_i_1/O
                         net (fo=1, routed)           0.049     7.456    design_1_i/zcu104_1/inst/soc/cpu/reg_out[18]_i_1_n_0
    SLICE_X51Y316        FDRE                                         r  design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=2922, routed)        1.391    11.559    design_1_i/zcu104_1/inst/soc/cpu/clk
    SLICE_X51Y316        FDRE                                         r  design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[18]/C
                         clock pessimism              0.070    11.629    
                         clock uncertainty           -0.130    11.499    
    SLICE_X51Y316        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.524    design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[18]
  -------------------------------------------------------------------
                         required time                         11.524    
                         arrival time                          -7.456    
  -------------------------------------------------------------------
                         slack                                  4.068    

Slack (MET) :             4.070ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.602ns  (logic 2.807ns (50.107%)  route 2.795ns (49.893%))
  Logic Levels:           11  (LUT2=1 LUT6=3 RAMB36E2=7)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 11.561 - 10.000 ) 
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.646ns (routing 0.294ns, distribution 1.352ns)
  Clock Net Delay (Destination): 1.393ns (routing 0.264ns, distribution 1.129ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=2922, routed)        1.646     1.854    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/clk
    RAMB36_X1Y16         RAMB36E2                                     r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[7])
                                                      1.070     2.924 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_0/CASDOUTB[7]
                         net (fo=1, routed)           0.028     2.952    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_0_n_60
    RAMB36_X1Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.162 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_1/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.190    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_1_n_60
    RAMB36_X1Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.400 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_2/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.428    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_2_n_60
    RAMB36_X1Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.638 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_3/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.666    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_3_n_60
    RAMB36_X1Y20         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.876 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_4/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.904    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_4_n_60
    RAMB36_X1Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.114 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_5/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.142    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_5_n_60
    RAMB36_X1Y22         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.352 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_6/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.380    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_6_n_60
    RAMB36_X1Y23         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_DOUTBDOUT[7])
                                                      0.117     4.497 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_7/DOUTBDOUT[7]
                         net (fo=2, routed)           1.613     6.110    design_1_i/zcu104_1/inst/soc/cpu/ram_rdata[31]
    SLICE_X52Y292        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.068     6.178 r  design_1_i/zcu104_1/inst/soc/cpu/decoded_imm_j[25]_i_3/O
                         net (fo=2, routed)           0.338     6.516    design_1_i/zcu104_1/inst/soc/cpu/decoded_imm_j[25]_i_3_n_0
    SLICE_X54Y302        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     6.569 r  design_1_i/zcu104_1/inst/soc/cpu/decoded_imm_j[25]_i_2/O
                         net (fo=4, routed)           0.287     6.856    design_1_i/zcu104_1/inst/soc/cpu/mem_rdata[31]
    SLICE_X54Y313        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.090     6.946 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_3/O
                         net (fo=17, routed)          0.313     7.259    design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_3_n_0
    SLICE_X52Y316        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     7.408 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[28]_i_1/O
                         net (fo=1, routed)           0.048     7.456    design_1_i/zcu104_1/inst/soc/cpu/reg_out[28]_i_1_n_0
    SLICE_X52Y316        FDRE                                         r  design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=2922, routed)        1.393    11.561    design_1_i/zcu104_1/inst/soc/cpu/clk
    SLICE_X52Y316        FDRE                                         r  design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[28]/C
                         clock pessimism              0.070    11.631    
                         clock uncertainty           -0.130    11.501    
    SLICE_X52Y316        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025    11.526    design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[28]
  -------------------------------------------------------------------
                         required time                         11.526    
                         arrival time                          -7.456    
  -------------------------------------------------------------------
                         slack                                  4.070    

Slack (MET) :             4.094ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.578ns  (logic 2.909ns (52.151%)  route 2.669ns (47.849%))
  Logic Levels:           11  (LUT2=1 LUT5=1 LUT6=2 RAMB36E2=7)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.561ns = ( 11.561 - 10.000 ) 
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.646ns (routing 0.294ns, distribution 1.352ns)
  Clock Net Delay (Destination): 1.393ns (routing 0.264ns, distribution 1.129ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=2922, routed)        1.646     1.854    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/clk
    RAMB36_X1Y16         RAMB36E2                                     r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[0])
                                                      1.145     2.999 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_0/CASDOUTB[0]
                         net (fo=1, routed)           0.028     3.027    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_0_n_67
    RAMB36_X1Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.210     3.237 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_1/CASDOUTB[0]
                         net (fo=1, routed)           0.028     3.265    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_1_n_67
    RAMB36_X1Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.210     3.475 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_2/CASDOUTB[0]
                         net (fo=1, routed)           0.028     3.503    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_2_n_67
    RAMB36_X1Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.210     3.713 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_3/CASDOUTB[0]
                         net (fo=1, routed)           0.028     3.741    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_3_n_67
    RAMB36_X1Y20         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.210     3.951 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_4/CASDOUTB[0]
                         net (fo=1, routed)           0.028     3.979    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_4_n_67
    RAMB36_X1Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.210     4.189 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_5/CASDOUTB[0]
                         net (fo=1, routed)           0.028     4.217    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_5_n_67
    RAMB36_X1Y22         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_CASDOUTB[0])
                                                      0.210     4.427 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_6/CASDOUTB[0]
                         net (fo=1, routed)           0.028     4.455    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_6_n_67
    RAMB36_X1Y23         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[0]_DOUTBDOUT[0])
                                                      0.117     4.572 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_7/DOUTBDOUT[0]
                         net (fo=2, routed)           1.564     6.136    design_1_i/zcu104_1/inst/soc/cpu/ram_rdata[24]
    SLICE_X54Y288        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     6.271 r  design_1_i/zcu104_1/inst/soc/cpu/decoded_rs2_rep[4]_i_3/O
                         net (fo=1, routed)           0.216     6.487    design_1_i/zcu104_1/inst/soc/cpu/decoded_rs2_rep[4]_i_3_n_0
    SLICE_X54Y288        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     6.577 r  design_1_i/zcu104_1/inst/soc/cpu/decoded_rs2_rep[4]_i_2/O
                         net (fo=4, routed)           0.380     6.957    design_1_i/zcu104_1/inst/soc/cpu/mem_rdata[24]
    SLICE_X54Y312        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     6.994 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[8]_i_2/O
                         net (fo=1, routed)           0.255     7.249    design_1_i/zcu104_1/inst/soc/cpu/reg_out[8]_i_2_n_0
    SLICE_X56Y309        LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.125     7.374 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[8]_i_1/O
                         net (fo=1, routed)           0.058     7.432    design_1_i/zcu104_1/inst/soc/cpu/reg_out[8]_i_1_n_0
    SLICE_X56Y309        FDRE                                         r  design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=2922, routed)        1.393    11.561    design_1_i/zcu104_1/inst/soc/cpu/clk
    SLICE_X56Y309        FDRE                                         r  design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[8]/C
                         clock pessimism              0.070    11.631    
                         clock uncertainty           -0.130    11.501    
    SLICE_X56Y309        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    11.526    design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[8]
  -------------------------------------------------------------------
                         required time                         11.526    
                         arrival time                          -7.432    
  -------------------------------------------------------------------
                         slack                                  4.094    

Slack (MET) :             4.102ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.568ns  (logic 2.747ns (49.335%)  route 2.821ns (50.665%))
  Logic Levels:           11  (LUT2=1 LUT6=3 RAMB36E2=7)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.559ns = ( 11.559 - 10.000 ) 
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.646ns (routing 0.294ns, distribution 1.352ns)
  Clock Net Delay (Destination): 1.391ns (routing 0.264ns, distribution 1.127ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=2922, routed)        1.646     1.854    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/clk
    RAMB36_X1Y16         RAMB36E2                                     r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[7])
                                                      1.070     2.924 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_0/CASDOUTB[7]
                         net (fo=1, routed)           0.028     2.952    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_0_n_60
    RAMB36_X1Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.162 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_1/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.190    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_1_n_60
    RAMB36_X1Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.400 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_2/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.428    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_2_n_60
    RAMB36_X1Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.638 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_3/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.666    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_3_n_60
    RAMB36_X1Y20         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.876 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_4/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.904    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_4_n_60
    RAMB36_X1Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.114 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_5/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.142    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_5_n_60
    RAMB36_X1Y22         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.352 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_6/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.380    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_6_n_60
    RAMB36_X1Y23         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_DOUTBDOUT[7])
                                                      0.117     4.497 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_7/DOUTBDOUT[7]
                         net (fo=2, routed)           1.613     6.110    design_1_i/zcu104_1/inst/soc/cpu/ram_rdata[31]
    SLICE_X52Y292        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.068     6.178 r  design_1_i/zcu104_1/inst/soc/cpu/decoded_imm_j[25]_i_3/O
                         net (fo=2, routed)           0.338     6.516    design_1_i/zcu104_1/inst/soc/cpu/decoded_imm_j[25]_i_3_n_0
    SLICE_X54Y302        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     6.569 r  design_1_i/zcu104_1/inst/soc/cpu/decoded_imm_j[25]_i_2/O
                         net (fo=4, routed)           0.287     6.856    design_1_i/zcu104_1/inst/soc/cpu/mem_rdata[31]
    SLICE_X54Y313        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.090     6.946 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_3/O
                         net (fo=17, routed)          0.338     7.284    design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_3_n_0
    SLICE_X52Y316        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.089     7.373 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[19]_i_1/O
                         net (fo=1, routed)           0.049     7.422    design_1_i/zcu104_1/inst/soc/cpu/reg_out[19]_i_1_n_0
    SLICE_X52Y316        FDRE                                         r  design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=2922, routed)        1.391    11.559    design_1_i/zcu104_1/inst/soc/cpu/clk
    SLICE_X52Y316        FDRE                                         r  design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[19]/C
                         clock pessimism              0.070    11.629    
                         clock uncertainty           -0.130    11.499    
    SLICE_X52Y316        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.524    design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[19]
  -------------------------------------------------------------------
                         required time                         11.524    
                         arrival time                          -7.422    
  -------------------------------------------------------------------
                         slack                                  4.102    

Slack (MET) :             4.110ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.561ns  (logic 2.742ns (49.308%)  route 2.819ns (50.692%))
  Logic Levels:           11  (LUT2=1 LUT6=3 RAMB36E2=7)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 11.560 - 10.000 ) 
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.646ns (routing 0.294ns, distribution 1.352ns)
  Clock Net Delay (Destination): 1.392ns (routing 0.264ns, distribution 1.128ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=2922, routed)        1.646     1.854    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/clk
    RAMB36_X1Y16         RAMB36E2                                     r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[7])
                                                      1.070     2.924 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_0/CASDOUTB[7]
                         net (fo=1, routed)           0.028     2.952    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_0_n_60
    RAMB36_X1Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.162 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_1/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.190    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_1_n_60
    RAMB36_X1Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.400 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_2/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.428    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_2_n_60
    RAMB36_X1Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.638 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_3/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.666    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_3_n_60
    RAMB36_X1Y20         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.876 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_4/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.904    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_4_n_60
    RAMB36_X1Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.114 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_5/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.142    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_5_n_60
    RAMB36_X1Y22         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.352 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_6/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.380    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_6_n_60
    RAMB36_X1Y23         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_DOUTBDOUT[7])
                                                      0.117     4.497 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_7/DOUTBDOUT[7]
                         net (fo=2, routed)           1.613     6.110    design_1_i/zcu104_1/inst/soc/cpu/ram_rdata[31]
    SLICE_X52Y292        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.068     6.178 r  design_1_i/zcu104_1/inst/soc/cpu/decoded_imm_j[25]_i_3/O
                         net (fo=2, routed)           0.334     6.512    design_1_i/zcu104_1/inst/soc/cpu/decoded_imm_j[25]_i_3_n_0
    SLICE_X54Y302        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.052     6.564 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_9/O
                         net (fo=3, routed)           0.102     6.666    design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_9_n_0
    SLICE_X54Y303        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     6.718 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_4/O
                         net (fo=17, routed)          0.524     7.242    design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_4_n_0
    SLICE_X51Y315        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.123     7.365 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[24]_i_1/O
                         net (fo=1, routed)           0.050     7.415    design_1_i/zcu104_1/inst/soc/cpu/reg_out[24]_i_1_n_0
    SLICE_X51Y315        FDRE                                         r  design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=2922, routed)        1.392    11.560    design_1_i/zcu104_1/inst/soc/cpu/clk
    SLICE_X51Y315        FDRE                                         r  design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[24]/C
                         clock pessimism              0.070    11.630    
                         clock uncertainty           -0.130    11.500    
    SLICE_X51Y315        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    11.525    design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[24]
  -------------------------------------------------------------------
                         required time                         11.525    
                         arrival time                          -7.415    
  -------------------------------------------------------------------
                         slack                                  4.110    

Slack (MET) :             4.114ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.557ns  (logic 2.741ns (49.325%)  route 2.816ns (50.675%))
  Logic Levels:           11  (LUT2=1 LUT6=3 RAMB36E2=7)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 11.560 - 10.000 ) 
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.646ns (routing 0.294ns, distribution 1.352ns)
  Clock Net Delay (Destination): 1.392ns (routing 0.264ns, distribution 1.128ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=2922, routed)        1.646     1.854    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/clk
    RAMB36_X1Y16         RAMB36E2                                     r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[7])
                                                      1.070     2.924 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_0/CASDOUTB[7]
                         net (fo=1, routed)           0.028     2.952    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_0_n_60
    RAMB36_X1Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.162 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_1/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.190    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_1_n_60
    RAMB36_X1Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.400 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_2/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.428    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_2_n_60
    RAMB36_X1Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.638 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_3/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.666    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_3_n_60
    RAMB36_X1Y20         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.876 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_4/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.904    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_4_n_60
    RAMB36_X1Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.114 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_5/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.142    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_5_n_60
    RAMB36_X1Y22         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.352 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_6/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.380    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_6_n_60
    RAMB36_X1Y23         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_DOUTBDOUT[7])
                                                      0.117     4.497 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_7/DOUTBDOUT[7]
                         net (fo=2, routed)           1.613     6.110    design_1_i/zcu104_1/inst/soc/cpu/ram_rdata[31]
    SLICE_X52Y292        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.068     6.178 r  design_1_i/zcu104_1/inst/soc/cpu/decoded_imm_j[25]_i_3/O
                         net (fo=2, routed)           0.334     6.512    design_1_i/zcu104_1/inst/soc/cpu/decoded_imm_j[25]_i_3_n_0
    SLICE_X54Y302        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.052     6.564 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_9/O
                         net (fo=3, routed)           0.102     6.666    design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_9_n_0
    SLICE_X54Y303        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     6.718 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_4/O
                         net (fo=17, routed)          0.522     7.240    design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_4_n_0
    SLICE_X51Y315        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.122     7.362 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[17]_i_1/O
                         net (fo=1, routed)           0.049     7.411    design_1_i/zcu104_1/inst/soc/cpu/reg_out[17]_i_1_n_0
    SLICE_X51Y315        FDSE                                         r  design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=2922, routed)        1.392    11.560    design_1_i/zcu104_1/inst/soc/cpu/clk
    SLICE_X51Y315        FDSE                                         r  design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[17]/C
                         clock pessimism              0.070    11.630    
                         clock uncertainty           -0.130    11.500    
    SLICE_X51Y315        FDSE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.525    design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[17]
  -------------------------------------------------------------------
                         required time                         11.525    
                         arrival time                          -7.411    
  -------------------------------------------------------------------
                         slack                                  4.114    

Slack (MET) :             4.121ns  (required time - arrival time)
  Source:                 design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.543ns  (logic 2.747ns (49.558%)  route 2.796ns (50.442%))
  Logic Levels:           11  (LUT2=1 LUT6=3 RAMB36E2=7)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.553ns = ( 11.553 - 10.000 ) 
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.646ns (routing 0.294ns, distribution 1.352ns)
  Clock Net Delay (Destination): 1.385ns (routing 0.264ns, distribution 1.121ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=2922, routed)        1.646     1.854    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/clk
    RAMB36_X1Y16         RAMB36E2                                     r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y16         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[7])
                                                      1.070     2.924 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_0/CASDOUTB[7]
                         net (fo=1, routed)           0.028     2.952    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_0_n_60
    RAMB36_X1Y17         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.162 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_1/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.190    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_1_n_60
    RAMB36_X1Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.400 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_2/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.428    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_2_n_60
    RAMB36_X1Y19         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.638 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_3/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.666    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_3_n_60
    RAMB36_X1Y20         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     3.876 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_4/CASDOUTB[7]
                         net (fo=1, routed)           0.028     3.904    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_4_n_60
    RAMB36_X1Y21         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.114 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_5/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.142    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_5_n_60
    RAMB36_X1Y22         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_CASDOUTB[7])
                                                      0.210     4.352 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_6/CASDOUTB[7]
                         net (fo=1, routed)           0.028     4.380    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_6_n_60
    RAMB36_X1Y23         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[7]_DOUTBDOUT[7])
                                                      0.117     4.497 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_7/DOUTBDOUT[7]
                         net (fo=2, routed)           1.613     6.110    design_1_i/zcu104_1/inst/soc/cpu/ram_rdata[31]
    SLICE_X52Y292        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.068     6.178 r  design_1_i/zcu104_1/inst/soc/cpu/decoded_imm_j[25]_i_3/O
                         net (fo=2, routed)           0.338     6.516    design_1_i/zcu104_1/inst/soc/cpu/decoded_imm_j[25]_i_3_n_0
    SLICE_X54Y302        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     6.569 r  design_1_i/zcu104_1/inst/soc/cpu/decoded_imm_j[25]_i_2/O
                         net (fo=4, routed)           0.287     6.856    design_1_i/zcu104_1/inst/soc/cpu/mem_rdata[31]
    SLICE_X54Y313        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.090     6.946 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_3/O
                         net (fo=17, routed)          0.313     7.259    design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_3_n_0
    SLICE_X52Y317        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.089     7.348 r  design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_1/O
                         net (fo=1, routed)           0.049     7.397    design_1_i/zcu104_1/inst/soc/cpu/reg_out[31]_i_1_n_0
    SLICE_X52Y317        FDRE                                         r  design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=2922, routed)        1.385    11.553    design_1_i/zcu104_1/inst/soc/cpu/clk
    SLICE_X52Y317        FDRE                                         r  design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[31]/C
                         clock pessimism              0.070    11.623    
                         clock uncertainty           -0.130    11.493    
    SLICE_X52Y317        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.518    design_1_i/zcu104_1/inst/soc/cpu/reg_out_reg[31]
  -------------------------------------------------------------------
                         required time                         11.518    
                         arrival time                          -7.397    
  -------------------------------------------------------------------
                         slack                                  4.121    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.060ns (13.015%)  route 0.401ns (86.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.919ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Net Delay (Source):      1.314ns (routing 0.264ns, distribution 1.050ns)
  Clock Net Delay (Destination): 1.711ns (routing 0.294ns, distribution 1.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=2922, routed)        1.314     1.482    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X49Y219        FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y219        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     1.542 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.401     1.943    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[10]
    SLICE_X37Y240        SRLC32E                                      r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=2922, routed)        1.711     1.919    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X37Y240        SRLC32E                                      r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.070     1.849    
    SLICE_X37Y240        SRLC32E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.079     1.928    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.054ns (42.857%)  route 0.072ns (57.143%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.118ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Net Delay (Source):      0.838ns (routing 0.159ns, distribution 0.679ns)
  Clock Net Delay (Destination): 0.946ns (routing 0.179ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=2922, routed)        0.838     0.977    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X53Y176        FDRE                                         r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y176        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     1.016 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3_reg[22]/Q
                         net (fo=1, routed)           0.055     1.071    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/slv_reg3[22]
    SLICE_X52Y176        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     1.086 r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/axi_rdata[22]_i_1/O
                         net (fo=1, routed)           0.017     1.103    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/reg_data_out[22]
    SLICE_X52Y176        FDRE                                         r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=2922, routed)        0.946     1.118    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/s00_axi_aclk
    SLICE_X52Y176        FDRE                                         r  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/axi_rdata_reg[22]/C
                         clock pessimism             -0.094     1.024    
    SLICE_X52Y176        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.070    design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/axi_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.041ns (33.607%)  route 0.081ns (66.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.152ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Net Delay (Source):      0.849ns (routing 0.159ns, distribution 0.690ns)
  Clock Net Delay (Destination): 0.980ns (routing 0.179ns, distribution 0.801ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=2922, routed)        0.849     0.988    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X53Y102        FDRE                                         r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.029 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.081     1.110    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X53Y101        SRLC32E                                      r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=2922, routed)        0.980     1.152    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X53Y101        SRLC32E                                      r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.125     1.027    
    SLICE_X53Y101        SRLC32E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.046     1.073    design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_0/inst/soc/cpu/latched_rd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_0/inst/soc/cpu/cpuregs_reg_r1_0_31_0_13/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.061ns (21.329%)  route 0.225ns (78.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Net Delay (Source):      1.451ns (routing 0.264ns, distribution 1.187ns)
  Clock Net Delay (Destination): 1.728ns (routing 0.294ns, distribution 1.434ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=2922, routed)        1.451     1.619    design_1_i/zcu104_0/inst/soc/cpu/clk
    SLICE_X88Y89         FDRE                                         r  design_1_i/zcu104_0/inst/soc/cpu/latched_rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.680 r  design_1_i/zcu104_0/inst/soc/cpu/latched_rd_reg[0]/Q
                         net (fo=97, routed)          0.225     1.905    design_1_i/zcu104_0/inst/soc/cpu/cpuregs_reg_r1_0_31_0_13/ADDRH0
    SLICE_X89Y94         RAMD32                                       r  design_1_i/zcu104_0/inst/soc/cpu/cpuregs_reg_r1_0_31_0_13/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=2922, routed)        1.728     1.936    design_1_i/zcu104_0/inst/soc/cpu/cpuregs_reg_r1_0_31_0_13/WCLK
    SLICE_X89Y94         RAMD32                                       r  design_1_i/zcu104_0/inst/soc/cpu/cpuregs_reg_r1_0_31_0_13/RAMA/CLK
                         clock pessimism             -0.154     1.782    
    SLICE_X89Y94         RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR0)
                                                      0.085     1.867    design_1_i/zcu104_0/inst/soc/cpu/cpuregs_reg_r1_0_31_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_0/inst/soc/cpu/latched_rd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_0/inst/soc/cpu/cpuregs_reg_r1_0_31_0_13/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.061ns (21.329%)  route 0.225ns (78.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Net Delay (Source):      1.451ns (routing 0.264ns, distribution 1.187ns)
  Clock Net Delay (Destination): 1.728ns (routing 0.294ns, distribution 1.434ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=2922, routed)        1.451     1.619    design_1_i/zcu104_0/inst/soc/cpu/clk
    SLICE_X88Y89         FDRE                                         r  design_1_i/zcu104_0/inst/soc/cpu/latched_rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.680 r  design_1_i/zcu104_0/inst/soc/cpu/latched_rd_reg[0]/Q
                         net (fo=97, routed)          0.225     1.905    design_1_i/zcu104_0/inst/soc/cpu/cpuregs_reg_r1_0_31_0_13/ADDRH0
    SLICE_X89Y94         RAMD32                                       r  design_1_i/zcu104_0/inst/soc/cpu/cpuregs_reg_r1_0_31_0_13/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=2922, routed)        1.728     1.936    design_1_i/zcu104_0/inst/soc/cpu/cpuregs_reg_r1_0_31_0_13/WCLK
    SLICE_X89Y94         RAMD32                                       r  design_1_i/zcu104_0/inst/soc/cpu/cpuregs_reg_r1_0_31_0_13/RAMA_D1/CLK
                         clock pessimism             -0.154     1.782    
    SLICE_X89Y94         RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR0)
                                                      0.085     1.867    design_1_i/zcu104_0/inst/soc/cpu/cpuregs_reg_r1_0_31_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_0/inst/soc/cpu/latched_rd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_0/inst/soc/cpu/cpuregs_reg_r1_0_31_0_13/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.061ns (21.329%)  route 0.225ns (78.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Net Delay (Source):      1.451ns (routing 0.264ns, distribution 1.187ns)
  Clock Net Delay (Destination): 1.728ns (routing 0.294ns, distribution 1.434ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=2922, routed)        1.451     1.619    design_1_i/zcu104_0/inst/soc/cpu/clk
    SLICE_X88Y89         FDRE                                         r  design_1_i/zcu104_0/inst/soc/cpu/latched_rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.680 r  design_1_i/zcu104_0/inst/soc/cpu/latched_rd_reg[0]/Q
                         net (fo=97, routed)          0.225     1.905    design_1_i/zcu104_0/inst/soc/cpu/cpuregs_reg_r1_0_31_0_13/ADDRH0
    SLICE_X89Y94         RAMD32                                       r  design_1_i/zcu104_0/inst/soc/cpu/cpuregs_reg_r1_0_31_0_13/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=2922, routed)        1.728     1.936    design_1_i/zcu104_0/inst/soc/cpu/cpuregs_reg_r1_0_31_0_13/WCLK
    SLICE_X89Y94         RAMD32                                       r  design_1_i/zcu104_0/inst/soc/cpu/cpuregs_reg_r1_0_31_0_13/RAMB/CLK
                         clock pessimism             -0.154     1.782    
    SLICE_X89Y94         RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR0)
                                                      0.085     1.867    design_1_i/zcu104_0/inst/soc/cpu/cpuregs_reg_r1_0_31_0_13/RAMB
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_0/inst/soc/cpu/latched_rd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_0/inst/soc/cpu/cpuregs_reg_r1_0_31_0_13/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.061ns (21.329%)  route 0.225ns (78.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Net Delay (Source):      1.451ns (routing 0.264ns, distribution 1.187ns)
  Clock Net Delay (Destination): 1.728ns (routing 0.294ns, distribution 1.434ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=2922, routed)        1.451     1.619    design_1_i/zcu104_0/inst/soc/cpu/clk
    SLICE_X88Y89         FDRE                                         r  design_1_i/zcu104_0/inst/soc/cpu/latched_rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.680 r  design_1_i/zcu104_0/inst/soc/cpu/latched_rd_reg[0]/Q
                         net (fo=97, routed)          0.225     1.905    design_1_i/zcu104_0/inst/soc/cpu/cpuregs_reg_r1_0_31_0_13/ADDRH0
    SLICE_X89Y94         RAMD32                                       r  design_1_i/zcu104_0/inst/soc/cpu/cpuregs_reg_r1_0_31_0_13/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=2922, routed)        1.728     1.936    design_1_i/zcu104_0/inst/soc/cpu/cpuregs_reg_r1_0_31_0_13/WCLK
    SLICE_X89Y94         RAMD32                                       r  design_1_i/zcu104_0/inst/soc/cpu/cpuregs_reg_r1_0_31_0_13/RAMB_D1/CLK
                         clock pessimism             -0.154     1.782    
    SLICE_X89Y94         RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR0)
                                                      0.085     1.867    design_1_i/zcu104_0/inst/soc/cpu/cpuregs_reg_r1_0_31_0_13/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_0/inst/soc/cpu/latched_rd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_0/inst/soc/cpu/cpuregs_reg_r1_0_31_0_13/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.061ns (21.329%)  route 0.225ns (78.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Net Delay (Source):      1.451ns (routing 0.264ns, distribution 1.187ns)
  Clock Net Delay (Destination): 1.728ns (routing 0.294ns, distribution 1.434ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=2922, routed)        1.451     1.619    design_1_i/zcu104_0/inst/soc/cpu/clk
    SLICE_X88Y89         FDRE                                         r  design_1_i/zcu104_0/inst/soc/cpu/latched_rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.680 r  design_1_i/zcu104_0/inst/soc/cpu/latched_rd_reg[0]/Q
                         net (fo=97, routed)          0.225     1.905    design_1_i/zcu104_0/inst/soc/cpu/cpuregs_reg_r1_0_31_0_13/ADDRH0
    SLICE_X89Y94         RAMD32                                       r  design_1_i/zcu104_0/inst/soc/cpu/cpuregs_reg_r1_0_31_0_13/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=2922, routed)        1.728     1.936    design_1_i/zcu104_0/inst/soc/cpu/cpuregs_reg_r1_0_31_0_13/WCLK
    SLICE_X89Y94         RAMD32                                       r  design_1_i/zcu104_0/inst/soc/cpu/cpuregs_reg_r1_0_31_0_13/RAMC/CLK
                         clock pessimism             -0.154     1.782    
    SLICE_X89Y94         RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR0)
                                                      0.085     1.867    design_1_i/zcu104_0/inst/soc/cpu/cpuregs_reg_r1_0_31_0_13/RAMC
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_0/inst/soc/cpu/latched_rd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_0/inst/soc/cpu/cpuregs_reg_r1_0_31_0_13/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.061ns (21.329%)  route 0.225ns (78.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Net Delay (Source):      1.451ns (routing 0.264ns, distribution 1.187ns)
  Clock Net Delay (Destination): 1.728ns (routing 0.294ns, distribution 1.434ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=2922, routed)        1.451     1.619    design_1_i/zcu104_0/inst/soc/cpu/clk
    SLICE_X88Y89         FDRE                                         r  design_1_i/zcu104_0/inst/soc/cpu/latched_rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.680 r  design_1_i/zcu104_0/inst/soc/cpu/latched_rd_reg[0]/Q
                         net (fo=97, routed)          0.225     1.905    design_1_i/zcu104_0/inst/soc/cpu/cpuregs_reg_r1_0_31_0_13/ADDRH0
    SLICE_X89Y94         RAMD32                                       r  design_1_i/zcu104_0/inst/soc/cpu/cpuregs_reg_r1_0_31_0_13/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=2922, routed)        1.728     1.936    design_1_i/zcu104_0/inst/soc/cpu/cpuregs_reg_r1_0_31_0_13/WCLK
    SLICE_X89Y94         RAMD32                                       r  design_1_i/zcu104_0/inst/soc/cpu/cpuregs_reg_r1_0_31_0_13/RAMC_D1/CLK
                         clock pessimism             -0.154     1.782    
    SLICE_X89Y94         RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR0)
                                                      0.085     1.867    design_1_i/zcu104_0/inst/soc/cpu/cpuregs_reg_r1_0_31_0_13/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/zcu104_0/inst/soc/cpu/latched_rd_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/zcu104_0/inst/soc/cpu/cpuregs_reg_r1_0_31_0_13/RAMD/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.061ns (21.329%)  route 0.225ns (78.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Net Delay (Source):      1.451ns (routing 0.264ns, distribution 1.187ns)
  Clock Net Delay (Destination): 1.728ns (routing 0.294ns, distribution 1.434ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=2922, routed)        1.451     1.619    design_1_i/zcu104_0/inst/soc/cpu/clk
    SLICE_X88Y89         FDRE                                         r  design_1_i/zcu104_0/inst/soc/cpu/latched_rd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     1.680 r  design_1_i/zcu104_0/inst/soc/cpu/latched_rd_reg[0]/Q
                         net (fo=97, routed)          0.225     1.905    design_1_i/zcu104_0/inst/soc/cpu/cpuregs_reg_r1_0_31_0_13/ADDRH0
    SLICE_X89Y94         RAMD32                                       r  design_1_i/zcu104_0/inst/soc/cpu/cpuregs_reg_r1_0_31_0_13/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y3 (CLOCK_ROOT)    net (fo=2922, routed)        1.728     1.936    design_1_i/zcu104_0/inst/soc/cpu/cpuregs_reg_r1_0_31_0_13/WCLK
    SLICE_X89Y94         RAMD32                                       r  design_1_i/zcu104_0/inst/soc/cpu/cpuregs_reg_r1_0_31_0_13/RAMD/CLK
                         clock pessimism             -0.154     1.782    
    SLICE_X89Y94         RAMD32 (Hold_D5LUT_SLICEM_CLK_WADR0)
                                                      0.085     1.867    design_1_i/zcu104_0/inst/soc/cpu/cpuregs_reg_r1_0_31_0_13/RAMD
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X3Y20  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_7/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X3Y20  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_7/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X2Y29  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_7/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X2Y29  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_7/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X2Y20  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_7/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X2Y20  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_7/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X2Y37  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_7/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         10.000      8.431      RAMB36_X2Y37  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_7/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.000      8.431      RAMB36_X1Y54  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_2/CLKARDCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y20  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_7/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y29  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_7/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y29  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_7/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y29  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_7/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y20  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_7/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y20  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_7/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y29  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_2/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y29  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_2/CLKBWRCLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y20  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_0_bram_7/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y29  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_7/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y20  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_7/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y37  design_1_i/zcu104_0/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_7/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y29  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_1_bram_2/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y46  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_2/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y46  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_2_bram_2/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y18  design_1_i/zcu104_1/inst/soc/bram/s_bramconfig_inst/tdraaa/ram_block_reg_3_bram_2/CLKARDCLK



