{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1698581857419 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ds1302_test EP4CE40F23C8 " "Selected device EP4CE40F23C8 for design \"ds1302_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1698581857446 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698581857482 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698581857482 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1698581857610 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C8 " "Device EP4CE15F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1698581857660 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C8 " "Device EP4CE30F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1698581857660 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Device EP4CE55F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1698581857660 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1698581857660 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1698581857660 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1698581857660 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/my_app/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/my_app/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/my_file/project_fpga/ds1302/prj/" { { 0 { 0 ""} 0 2246 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1698581857664 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/my_app/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/my_app/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/my_file/project_fpga/ds1302/prj/" { { 0 { 0 ""} 0 2248 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1698581857664 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/my_app/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/my_app/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/my_file/project_fpga/ds1302/prj/" { { 0 { 0 ""} 0 2250 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1698581857664 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/my_app/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/my_app/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/my_file/project_fpga/ds1302/prj/" { { 0 { 0 ""} 0 2252 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1698581857664 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "d:/my_app/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/my_app/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/my_file/project_fpga/ds1302/prj/" { { 0 { 0 ""} 0 2254 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1698581857664 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1698581857664 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1698581857665 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1698581857705 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ds1302_test.sdc " "Synopsys Design Constraints File file not found: 'ds1302_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1698581858223 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1698581858224 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1698581858237 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1698581858237 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1698581858237 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN T2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN T2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1698581858315 ""}  } { { "../src/top.v" "" { Text "D:/my_file/project_fpga/ds1302/src/top.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/my_file/project_fpga/ds1302/prj/" { { 0 { 0 ""} 0 2232 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698581858315 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN B12 (CLK9, DIFFCLK_5p)) " "Automatically promoted node rst_n~input (placed in PIN B12 (CLK9, DIFFCLK_5p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1698581858316 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "KeyValue:keyValue1\|rowIndex\[0\] " "Destination node KeyValue:keyValue1\|rowIndex\[0\]" {  } { { "../src/keyValue.v" "" { Text "D:/my_file/project_fpga/ds1302/src/keyValue.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/my_file/project_fpga/ds1302/prj/" { { 0 { 0 ""} 0 618 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698581858316 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "KeyValue:keyValue1\|rowIndex\[1\] " "Destination node KeyValue:keyValue1\|rowIndex\[1\]" {  } { { "../src/keyValue.v" "" { Text "D:/my_file/project_fpga/ds1302/src/keyValue.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/my_file/project_fpga/ds1302/prj/" { { 0 { 0 ""} 0 617 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698581858316 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "KeyValue:keyValue1\|KEY_Value\[0\]~0 " "Destination node KeyValue:keyValue1\|KEY_Value\[0\]~0" {  } { { "../src/keyValue.v" "" { Text "D:/my_file/project_fpga/ds1302/src/keyValue.v" 154 -1 0 } } { "temporary_test_loc" "" { Generic "D:/my_file/project_fpga/ds1302/prj/" { { 0 { 0 ""} 0 1640 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698581858316 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "beep:beep_ins1\|state2\[15\]~33 " "Destination node beep:beep_ins1\|state2\[15\]~33" {  } { { "../src/beep.v" "" { Text "D:/my_file/project_fpga/ds1302/src/beep.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "D:/my_file/project_fpga/ds1302/prj/" { { 0 { 0 ""} 0 1668 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698581858316 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ds1302_test:ds1302_test_m0\|adj_hour\[7\]~1 " "Destination node ds1302_test:ds1302_test_m0\|adj_hour\[7\]~1" {  } { { "../src/ds1302_test.v" "" { Text "D:/my_file/project_fpga/ds1302/src/ds1302_test.v" 165 -1 0 } } { "temporary_test_loc" "" { Generic "D:/my_file/project_fpga/ds1302/prj/" { { 0 { 0 ""} 0 2053 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698581858316 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1698581858316 ""}  } { { "../src/top.v" "" { Text "D:/my_file/project_fpga/ds1302/src/top.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/my_file/project_fpga/ds1302/prj/" { { 0 { 0 ""} 0 2233 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698581858316 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1698581858609 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1698581858610 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1698581858610 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698581858612 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698581858614 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1698581858615 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1698581858615 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1698581858616 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1698581858654 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1698581858656 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1698581858656 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Dot_C\[0\] " "Node \"Dot_C\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dot_C\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1698581858719 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Dot_C\[1\] " "Node \"Dot_C\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dot_C\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1698581858719 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Dot_C\[2\] " "Node \"Dot_C\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dot_C\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1698581858719 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Dot_C\[3\] " "Node \"Dot_C\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dot_C\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1698581858719 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Dot_R\[0\] " "Node \"Dot_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dot_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1698581858719 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Dot_R\[10\] " "Node \"Dot_R\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dot_R\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1698581858719 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Dot_R\[11\] " "Node \"Dot_R\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dot_R\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1698581858719 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Dot_R\[12\] " "Node \"Dot_R\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dot_R\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1698581858719 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Dot_R\[13\] " "Node \"Dot_R\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dot_R\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1698581858719 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Dot_R\[14\] " "Node \"Dot_R\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dot_R\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1698581858719 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Dot_R\[15\] " "Node \"Dot_R\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dot_R\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1698581858719 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Dot_R\[1\] " "Node \"Dot_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dot_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1698581858719 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Dot_R\[2\] " "Node \"Dot_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dot_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1698581858719 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Dot_R\[3\] " "Node \"Dot_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dot_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1698581858719 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Dot_R\[4\] " "Node \"Dot_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dot_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1698581858719 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Dot_R\[5\] " "Node \"Dot_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dot_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1698581858719 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Dot_R\[6\] " "Node \"Dot_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dot_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1698581858719 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Dot_R\[7\] " "Node \"Dot_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dot_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1698581858719 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Dot_R\[8\] " "Node \"Dot_R\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dot_R\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1698581858719 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Dot_R\[9\] " "Node \"Dot_R\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dot_R\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1698581858719 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "beep1 " "Node \"beep1\" is assigned to location or region, but does not exist in design" {  } { { "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "beep1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1698581858719 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "uart_rx " "Node \"uart_rx\" is assigned to location or region, but does not exist in design" {  } { { "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_rx" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1698581858719 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "uart_tx " "Node \"uart_tx\" is assigned to location or region, but does not exist in design" {  } { { "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_tx" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1698581858719 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1698581858719 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698581858719 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1698581858722 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1698581859441 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698581859574 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1698581859593 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1698581861826 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698581861827 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1698581862101 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X34_Y11 X44_Y21 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X34_Y11 to location X44_Y21" {  } { { "loc" "" { Generic "D:/my_file/project_fpga/ds1302/prj/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X34_Y11 to location X44_Y21"} { { 12 { 0 ""} 34 11 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1698581863153 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1698581863153 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698581863770 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1698581863771 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1698581863771 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.63 " "Total time spent on timing analysis during the Fitter is 0.63 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1698581863792 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698581863840 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698581863992 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698581864031 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698581864209 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698581864561 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1698581864854 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/my_file/project_fpga/ds1302/prj/output_files/ds1302_test.fit.smsg " "Generated suppressed messages file D:/my_file/project_fpga/ds1302/prj/output_files/ds1302_test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1698581864939 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 27 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6765 " "Peak virtual memory: 6765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698581865290 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 29 20:17:45 2023 " "Processing ended: Sun Oct 29 20:17:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698581865290 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698581865290 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698581865290 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1698581865290 ""}
