
State Machine - |EDAC_SDRAM_Controller_Demo_Top|EDAC_SDRAM_Controller_Demo:demosys_inst|EDAC_SDRAM_Controller_Demo_nios2_gen2_0:nios2_gen2_0|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu:cpu|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_nios2_oci|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_wrapper|EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck:the_EDAC_SDRAM_Controller_Demo_nios2_gen2_0_cpu_debug_slave_tck|DRsize
Name DRsize.101 DRsize.100 DRsize.011 DRsize.010 DRsize.001 DRsize.000 
DRsize.000 0 0 0 0 0 0 
DRsize.001 0 0 0 0 1 1 
DRsize.010 0 0 0 1 0 1 
DRsize.011 0 0 1 0 0 1 
DRsize.100 0 1 0 0 0 1 
DRsize.101 1 0 0 0 0 1 
