VPR FPGA Placement and Routing.
Version: 8.1.0-dev+dadca7ecf-dirty
Revision: v8.0.0-rc2-2909-gdadca7ecf-dirty
Compiled: 2025-09-17T14:53:14
Compiler: GNU 12.2.0 on Linux-6.2.1-PRoot-Distro aarch64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /root/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml inc_dec.eblif --device ql-eos-s3 --max_router_iterations 500 --routing_failure_predictor off --router_high_fanout_threshold -1 --constant_net_method route --route_chan_width 100 --clock_modeling route --place_delay_model delta_override --router_lookahead map --check_route quick --strict_checks off --allow_dangling_combinational_nodes on --disable_errors check_unbuffered_edges:check_route --congested_routing_iteration_threshold 0.8 --incremental_reroute_delay_ripup off --base_cost_type delay_normalized_length_bounded --bb_factor 10 --initial_pres_fac 4.0 --check_rr_graph off --suppress_warnings ,sum_pin_class:check_unbuffered_edges:load_rr_indexed_data_T_values:check_rr_node:trans_per_R:check_route:set_rr_graph_tool_comment:warn_model_missing_timing --read_rr_graph /root/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.rr_graph.real.bin --read_placement_delay_lookup /root/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.place_delay.bin --sdc_file /root/vaman-task/7474/build/inc_dec_dummy.sdc --fix_clusters inc_dec_constraints.place --place


Architecture file: /root/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml
Circuit name: inc_dec

# Loading Architecture Description
# Loading Architecture Description took 0.54 seconds (max_rss 26.8 MiB, delta_rss +23.4 MiB)
# Building complex block graph
# Building complex block graph took 0.19 seconds (max_rss 33.6 MiB, delta_rss +6.8 MiB)
# Load circuit
# Load circuit took 0.00 seconds (max_rss 33.6 MiB, delta_rss +0.0 MiB)
# Clean circuit
Absorbed 38 LUT buffers
Inferred    3 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    1 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 1
Swept block(s)      : 1
Constant Pins Marked: 4
# Clean circuit took 0.00 seconds (max_rss 33.6 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 33.6 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 33.6 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 31
    .input      :       3
    .output     :       8
    BIDIR_CELL  :       9
    F_FRAG      :       1
    GND         :       1
    Q_FRAG      :       2
    SDIOMUX_CELL:       2
    T_FRAG      :       4
    VCC         :       1
  Nets  : 23
    Avg Fanout:     3.7
    Max Fanout:    32.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
Warning 1: Inferred implicit clock source $auto$clkbufmap.cc:252:execute$1066.I_DAT[0] for netlist clock $auto$clkbufmap.cc:247:execute$1065 (possibly data used as clock)
Warning 2: Timing edge from $auto$clkbufmap.cc:252:execute$1066.I_EN[0] to $auto$clkbufmap.cc:252:execute$1066.I_DAT[0] will not be created since $auto$clkbufmap.cc:252:execute$1066.I_DAT[0] has been identified as a clock generator
Warning 3: Timing edge from $auto$clkbufmap.cc:252:execute$1066.I_PAD_$inp[0] to $auto$clkbufmap.cc:252:execute$1066.I_DAT[0] will not be created since $auto$clkbufmap.cc:252:execute$1066.I_DAT[0] has been identified as a clock generator
  Timing Graph Nodes: 109
  Timing Graph Edges: 147
  Timing Graph Levels: 8
# Build Timing Graph took 0.00 seconds (max_rss 33.6 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock '$auto$clkbufmap.cc:247:execute$1065' Fanout: 2 pins (1.8%), 2 blocks (6.5%)
# Load Timing Constraints

SDC file '/root/vaman-task/7474/build/inc_dec_dummy.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock '$auto$clkbufmap.cc:247:execute$1065'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock '$auto$clkbufmap.cc:247:execute$1065' Source: '$auto$clkbufmap.cc:252:execute$1066.I_DAT[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 33.6 MiB, delta_rss +0.0 MiB)
Timing analysis: ON
Circuit netlist file: inc_dec.net
Circuit placement file: inc_dec.place
Circuit routing file: inc_dec.route
Circuit SDC file: /root/vaman-task/7474/build/inc_dec_dummy.sdc

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: Using constraints file 'inc_dec_constraints.place'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA_OVERRIDE
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RoutingArch.directionality: BI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'inc_dec.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.009051 seconds).
# Load Packing took 0.01 seconds (max_rss 33.9 MiB, delta_rss +0.3 MiB)
Warning 4: Netlist contains 0 global net to non-global architecture pin connections
Warning 5: Logic block #13 ($false) has only 1 output pin '$false.GND0_GND[0]'. It may be a constant generator.
Warning 6: Logic block #14 ($true) has only 1 output pin '$true.VCC0_VCC[0]'. It may be a constant generator.

Netlist num_nets: 12
Netlist num_blocks: 15
Netlist EMPTY blocks: 0.
Netlist PB-GMUX blocks: 0.
Netlist PB-LOGIC blocks: 2.
Netlist PB-CLOCK blocks: 0.
Netlist PB-MULT blocks: 0.
Netlist PB-SDIOMUX blocks: 2.
Netlist PB-RAM blocks: 0.
Netlist PB-SYN_VCC blocks: 1.
Netlist PB-BIDIR blocks: 9.
Netlist PB-SYN_GND blocks: 1.
Netlist PB-ASSP blocks: 0.
Netlist inputs pins: 3
Netlist output pins: 30


Pb types usage...
  PB-LOGIC          : 2
   LOGIC            : 2
    FRAGS           : 2
     c_frag_modes   : 2
      SPLIT         : 2
       b_frag       : 2
       t_frag       : 2
     f_frag         : 1
     q_frag_modes   : 2
      EXT           : 2
       q_frag       : 2
  PB-SDIOMUX        : 2
   SDIOMUX          : 2
    INPUT           : 1
     inpad          : 1
     sdiomux        : 1
    OUTPUT          : 1
     outpad         : 1
     sdiomux        : 1
  PB-SYN_VCC        : 1
   VCC              : 1
  PB-BIDIR          : 9
   BIDIR            : 9
    INPUT           : 2
     bidir          : 2
     inpad          : 2
    OUTPUT          : 7
     bidir          : 7
     outpad         : 7
  PB-SYN_GND        : 1
   GND              : 1

# Create Device
## Build Device Grid
FPGA sized to 39 x 35: 1365 grid tiles (ql-eos-s3)

Resource usage...
	Netlist
		0	blocks of type: PB-GMUX
	Architecture
		5	blocks of type: TL-GMUX
	Netlist
		2	blocks of type: PB-LOGIC
	Architecture
		891	blocks of type: TL-LOGIC
	Netlist
		0	blocks of type: PB-CLOCK
	Architecture
		5	blocks of type: TL-CLOCK
	Netlist
		0	blocks of type: PB-MULT
	Architecture
		2	blocks of type: TL-MULT
	Netlist
		2	blocks of type: PB-SDIOMUX
	Architecture
		14	blocks of type: TL-SDIOMUX
	Netlist
		0	blocks of type: PB-RAM
	Architecture
		4	blocks of type: TL-RAM
	Netlist
		1	blocks of type: PB-SYN_VCC
	Architecture
		1	blocks of type: TL-SYN_VCC
	Netlist
		9	blocks of type: PB-BIDIR
	Architecture
		32	blocks of type: TL-BIDIR
	Netlist
		1	blocks of type: PB-SYN_GND
	Architecture
		1	blocks of type: TL-SYN_GND
	Netlist
		0	blocks of type: PB-ASSP
	Architecture
		1	blocks of type: TL-ASSP

Device Utilization: 0.01 (target 1.00)
	Physical Tile TL-LOGIC:
	Block Utilization: 0.00 Logical Block: PB-LOGIC
	Physical Tile TL-RAM:
	Block Utilization: 0.00 Logical Block: PB-RAM
	Physical Tile TL-MULT:
	Block Utilization: 0.00 Logical Block: PB-MULT
	Physical Tile TL-BIDIR:
	Block Utilization: 0.28 Logical Block: PB-BIDIR
	Physical Tile TL-CLOCK:
	Block Utilization: 0.00 Logical Block: PB-CLOCK
	Physical Tile TL-SDIOMUX:
	Block Utilization: 0.14 Logical Block: PB-SDIOMUX
	Physical Tile TL-GMUX:
	Block Utilization: 0.00 Logical Block: PB-GMUX
	Physical Tile TL-ASSP:
	Block Utilization: 0.00 Logical Block: PB-ASSP
	Physical Tile TL-SYN_VCC:
	Block Utilization: 1.00 Logical Block: PB-SYN_VCC
	Physical Tile TL-SYN_GND:
	Block Utilization: 1.00 Logical Block: PB-SYN_GND

## Build Device Grid took 0.01 seconds (max_rss 33.9 MiB, delta_rss +0.0 MiB)
## Loading routing resource graph



Warning 7: This architecture version is for VPR 8.1.0-dev+dadca7ecf-dirty while your current VPR version is 8.1.0-dev+dadca7ecf compatability issues may arise

## Loading routing resource graph took 0.59 seconds (max_rss 341.8 MiB, delta_rss +307.8 MiB)
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
# Create Device took 2.14 seconds (max_rss 389.3 MiB, delta_rss +355.4 MiB)

# Computing router lookahead map
## Computing wire lookahead
Warning 8: Unable to find any sample location for segment CHANX type 'generic' (length 1)
Warning 9: Unable to find any sample location for segment CHANY type 'generic' (length 1)
Warning 10: Unable to find any sample location for segment CHANX type 'pad' (length 1)
Warning 11: Unable to find any sample location for segment CHANY type 'pad' (length 1)
## Computing wire lookahead took 36.68 seconds (max_rss 389.3 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 389.3 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 36.68 seconds (max_rss 389.3 MiB, delta_rss +0.0 MiB)
# Placement
## Computing placement delta delay look-up
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
## Computing placement delta delay look-up took 1.42 seconds (max_rss 447.2 MiB, delta_rss +57.9 MiB)
Warning 12: CHANX place cost fac is 0 at 2 2
Warning 13: CHANX place cost fac is 0 at 34 34
Warning 14: CHANY place cost fac is 0 at 38 38
## Initial Placement
Reading inc_dec_constraints.place.

Successfully read inc_dec_constraints.place.

## Initial Placement took 0.00 seconds (max_rss 447.2 MiB, delta_rss +0.0 MiB)

There are 73 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 522

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 0.789634 td_cost: 9.38757e-08
Initial placement estimated Critical Path Delay (CPD): 40.4447 ns
Initial placement estimated setup Total Negative Slack (sTNS): -260.655 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -40.4447 ns

Initial placement estimated setup slack histogram:
[   -4e-08: -3.7e-08) 2 ( 22.2%) |*********************************
[ -3.7e-08: -3.4e-08) 1 ( 11.1%) |****************
[ -3.4e-08: -3.1e-08) 3 ( 33.3%) |*************************************************
[ -3.1e-08: -2.8e-08) 0 (  0.0%) |
[ -2.8e-08: -2.5e-08) 1 ( 11.1%) |****************
[ -2.5e-08: -2.2e-08) 0 (  0.0%) |
[ -2.2e-08: -1.9e-08) 0 (  0.0%) |
[ -1.9e-08: -1.5e-08) 0 (  0.0%) |
[ -1.5e-08: -1.2e-08) 1 ( 11.1%) |****************
[ -1.2e-08: -9.2e-09) 1 ( 11.1%) |****************
Placement contains 0 placement macros involving 0 blocks (average macro size nan)

Moves per temperature: 36
Warning 15: Starting t: 6 of 15 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 3.2e+00   1.062       0.83 9.4731e-08  41.889       -268  -41.889   0.528  0.1452   38.0     1.00        36  0.200
   2    0.0 3.0e+00   1.340       0.87 1.0062e-07  37.075       -236  -37.075   0.556  0.1743   38.0     1.00        72  0.950
   3    0.0 2.9e+00   0.883       0.87 9.9819e-08  47.116       -299  -47.116   0.444  0.1143   38.0     1.00       108  0.950
   4    0.0 2.7e+00   0.878       0.90 9.8828e-08  48.586       -306  -48.586   0.389  0.0794   38.0     1.00       144  0.950
   5    0.0 2.6e+00   0.913       0.81 9.1485e-08  43.442       -287  -43.442   0.444  0.0784   36.1     1.37       180  0.950
   6    0.0 2.5e+00   1.151       0.89 9.9493e-08  38.352       -259  -38.352   0.528  0.1479   36.2     1.34       216  0.950
   7    0.0 2.4e+00   0.960       0.87 9.4785e-08  49.305       -299  -49.305   0.583  0.0819   38.0     1.00       252  0.950
   8    0.0 2.2e+00   0.900       0.84 9.6768e-08  43.840       -291  -43.840   0.417  0.1115   38.0     1.00       288  0.950
   9    0.0 2.1e+00   1.194       0.79 8.514e-08   41.451       -253  -41.451   0.444  0.1918   37.1     1.17       324  0.950
  10    0.0 2.0e+00   0.954       0.86 9.4831e-08  46.856       -289  -46.856   0.500  0.0910   37.3     1.14       360  0.950
  11    0.0 1.9e+00   0.967       0.88 9.8839e-08  46.409       -291  -46.409   0.611  0.1357   38.0     1.00       396  0.950
  12    0.0 1.8e+00   1.052       0.88 1.0649e-07  38.670       -269  -38.670   0.361  0.1325   38.0     1.00       432  0.950
  13    0.0 1.7e+00   0.846       0.85 9.1493e-08  49.285       -316  -49.285   0.556  0.1182   35.0     1.57       468  0.950
  14    0.0 1.6e+00   1.301       0.84 9.5398e-08  39.531       -244  -39.531   0.528  0.1329   38.0     1.00       504  0.950
  15    0.0 1.6e+00   0.999       0.81 9.853e-08   34.538       -249  -34.538   0.528  0.1013   38.0     1.00       540  0.950
  16    0.0 1.5e+00   1.224       0.90 1.0344e-07  38.906       -253  -38.906   0.444  0.1077   38.0     1.00       576  0.950
  17    0.0 1.4e+00   0.923       0.83 9.749e-08   46.641       -301  -46.641   0.472  0.0794   38.0     1.00       612  0.950
  18    0.0 1.3e+00   1.184       0.88 1.0477e-07  39.011       -257  -39.011   0.556  0.1254   38.0     1.00       648  0.950
  19    0.0 1.3e+00   1.017       0.85 9.4097e-08  45.625       -275  -45.625   0.611  0.1163   38.0     1.00       684  0.950
  20    0.0 1.2e+00   0.879       0.92 1.0878e-07  42.282       -297  -42.282   0.472  0.0878   38.0     1.00       720  0.950
  21    0.0 1.1e+00   1.031       0.95 1.1283e-07  45.896       -296  -45.896   0.528  0.1476   38.0     1.00       756  0.950
  22    0.0 1.1e+00   1.204       0.95 1.1213e-07  43.035       -268  -43.035   0.306  0.1150   38.0     1.00       792  0.950
  23    0.0 1.0e+00   1.013       0.92 9.7644e-08  40.996       -281  -40.996   0.389  0.1142   32.9     1.97       828  0.950
  24    0.0 9.8e-01   1.232       0.85 7.4947e-08  43.501       -257  -43.501   0.556  0.1418   31.2     2.28       864  0.950
  25    0.0 9.3e-01   0.783       0.86 9.1639e-08  47.906       -310  -47.906   0.500  0.1132   34.8     1.60       900  0.950
  26    0.0 8.9e-01   0.907       0.76 7.9925e-08  46.612       -286  -46.612   0.389  0.1045   36.9     1.21       936  0.950
  27    0.0 8.4e-01   1.195       0.86 9.0911e-08  41.389       -264  -41.389   0.528  0.1471   35.0     1.56       972  0.950
  28    0.0 8.0e-01   0.986       0.86 1.0192e-07  45.528       -285  -45.528   0.444  0.1615   38.0     1.00      1008  0.950
  29    0.0 7.6e-01   1.615       0.93 1.0787e-07  39.029       -236  -39.029   0.417  0.1284   38.0     1.00      1044  0.950
  30    0.0 7.2e-01   0.973       0.88 9.6687e-08  47.848       -297  -47.848   0.472  0.0934   37.1     1.17      1080  0.950
  31    0.0 6.9e-01   1.137       0.89 1.027e-07   47.145       -283  -47.145   0.417  0.1335   38.0     1.00      1116  0.950
  32    0.0 6.5e-01   0.804       0.81 8.6328e-08  52.377       -303  -52.377   0.333  0.1036   37.1     1.17      1152  0.950
  33    0.0 6.2e-01   0.941       0.88 7.7883e-08  46.511       -279  -46.511   0.361  0.0958   33.2     1.92      1188  0.950
  34    0.0 5.9e-01   1.094       0.80 7.4406e-08  42.742       -267  -42.742   0.444  0.1146   30.5     2.41      1224  0.950
  35    0.0 5.6e-01   0.953       0.82 7.734e-08   46.008       -281  -46.008   0.417  0.0876   30.7     2.39      1260  0.950
  36    0.0 5.3e-01   0.935       0.86 7.73e-08    45.424       -280  -45.424   0.361  0.1000   30.0     2.52      1296  0.950
  37    0.0 5.0e-01   0.926       0.93 7.5087e-08  46.660       -299  -46.660   0.556  0.1237   27.6     2.97      1332  0.950
  38    0.0 4.8e-01   0.917       0.91 8.9103e-08  47.405       -306  -47.405   0.583  0.1310   30.8     2.37      1368  0.950
  39    0.0 4.6e-01   0.773       0.79 8.208e-08   51.474       -322  -51.474   0.417  0.1133   35.2     1.53      1404  0.950
  40    0.0 4.3e-01   1.070       0.77 7.6546e-08  42.961       -261  -42.961   0.472  0.1138   34.4     1.69      1440  0.950
  41    0.0 4.1e-01   1.069       0.78 8.9431e-08  37.868       -251  -37.868   0.417  0.1167   35.5     1.48      1476  0.950
  42    0.0 3.9e-01   1.089       0.80 8.7274e-08  38.170       -248  -38.170   0.333  0.0736   34.7     1.63      1512  0.950
  43    0.0 3.7e-01   1.032       0.84 8.3342e-08  42.083       -276  -42.083   0.194  0.1226   31.0     2.33      1548  0.950
  44    0.0 3.5e-01   0.933       0.91 7.3631e-08  44.217       -288  -44.217   0.500  0.0725   23.4     3.77      1584  0.950
  45    0.0 3.3e-01   0.891       0.88 8.3523e-08  43.024       -298  -43.024   0.472  0.0832   24.8     3.51      1620  0.950
  46    0.0 3.2e-01   0.987       0.85 6.8662e-08  46.669       -288  -46.669   0.333  0.0807   25.6     3.35      1656  0.950
  47    0.0 3.0e-01   0.931       0.81 6.583e-08   46.615       -284  -46.615   0.361  0.0922   22.8     3.87      1692  0.950
  48    0.0 2.9e-01   1.033       0.88 7.3099e-08  41.999       -276  -41.999   0.444  0.1358   21.0     4.21      1728  0.950
  49    0.0 2.7e-01   0.841       0.77 7.1773e-08  43.072       -287  -43.072   0.361  0.0891   21.1     4.19      1764  0.950
  50    0.0 2.6e-01   1.328       0.86 6.8598e-08  39.843       -253  -39.843   0.333  0.2513   19.5     4.51      1800  0.950
  51    0.0 2.5e-01   0.791       0.74 5.6522e-08  44.271       -293  -44.271   0.333  0.0597   17.4     4.90      1836  0.950
  52    0.0 2.3e-01   1.059       0.78 7.1727e-08  36.651       -253  -36.651   0.389  0.1108   15.5     5.25      1872  0.950
  53    0.0 2.2e-01   1.030       0.79 6.4264e-08  38.142       -256  -38.142   0.500  0.1028   14.7     5.40      1908  0.950
  54    0.0 2.1e-01   1.017       0.83 7.7304e-08  37.733       -265  -37.733   0.389  0.0608   15.6     5.23      1944  0.950
  55    0.0 2.0e-01   0.876       0.80 5.2592e-08  46.318       -296  -46.318   0.528  0.0732   14.8     5.39      1980  0.950
  56    0.0 1.9e-01   1.115       0.84 6.9769e-08  35.327       -248  -35.327   0.278  0.1080   16.1     5.14      2016  0.950
  57    0.0 1.8e-01   1.021       0.80 6.8644e-08  36.291       -255  -36.291   0.417  0.0977   13.5     5.63      2052  0.950
  58    0.0 1.7e-01   0.919       0.71 4.7309e-08  40.426       -255  -40.426   0.361  0.0509   13.2     5.69      2088  0.950
  59    0.0 1.6e-01   1.077       0.72 4.7582e-08  41.317       -257  -41.317   0.389  0.0918   12.1     5.89      2124  0.950
  60    0.0 1.6e-01   1.097       0.73 5.0548e-08  38.612       -248  -38.612   0.528  0.1023   11.5     6.01      2160  0.950
  61    0.0 1.5e-01   0.915       0.77 6.3279e-08  42.506       -281  -42.506   0.306  0.1083   12.5     5.82      2196  0.950
  62    0.0 1.4e-01   1.099       0.76 4.244e-08   41.935       -252  -41.935   0.361  0.1084   10.9     6.14      2232  0.950
  63    0.0 1.3e-01   1.032       0.88 7.7483e-08  37.964       -273  -37.964   0.389  0.0837   10.0     6.30      2268  0.950
  64    0.0 1.3e-01   0.812       0.79 5.3465e-08  43.572       -292  -43.572   0.444  0.0795    9.5     6.39      2304  0.950
  65    0.0 1.2e-01   0.845       0.83 4.3632e-08  51.923       -302  -51.923   0.472  0.0734    9.5     6.39      2340  0.950
  66    0.0 1.1e-01   0.908       0.74 5.0566e-08  39.030       -263  -39.030   0.361  0.0661    9.8     6.33      2376  0.950
  67    0.0 1.1e-01   1.117       0.85 5.5116e-08  40.401       -261  -40.401   0.361  0.0908    9.1     6.48      2412  0.950
  68    0.0 1.0e-01   0.918       0.79 4.4058e-08  44.295       -276  -44.295   0.417  0.0747    8.3     6.61      2448  0.950
  69    0.0 9.8e-02   0.819       0.79 4.9825e-08  45.400       -291  -45.400   0.306  0.1267    8.2     6.65      2484  0.950
  70    0.0 9.3e-02   1.066       0.71 4.3374e-08  39.980       -248  -39.980   0.306  0.0516    7.1     6.85      2520  0.950
  71    0.0 8.8e-02   0.989       0.75 5.1594e-08  41.898       -258  -41.898   0.528  0.0653    6.1     7.03      2556  0.950
  72    0.0 8.4e-02   1.012       0.72 4.458e-08   39.351       -256  -39.351   0.250  0.0399    6.6     6.93      2592  0.950
  73    0.0 8.0e-02   0.972       0.67 3.6609e-08  41.202       -256  -41.202   0.333  0.0393    5.4     7.17      2628  0.950
  74    0.0 7.6e-02   1.022       0.68 3.7059e-08  39.791       -246  -39.791   0.250  0.0458    4.8     7.28      2664  0.950
  75    0.0 7.2e-02   1.067       0.70 4.1214e-08  37.979       -244  -37.979   0.444  0.0271    3.9     7.45      2700  0.950
  76    0.0 6.8e-02   0.959       0.65 3.334e-08   40.905       -251  -40.905   0.333  0.0321    3.9     7.45      2736  0.950
  77    0.0 6.5e-02   1.091       0.73 4.2445e-08  39.740       -247  -39.740   0.361  0.0305    3.5     7.53      2772  0.950
  78    0.0 6.2e-02   0.931       0.72 3.3127e-08  45.200       -269  -45.200   0.444  0.0435    3.2     7.58      2808  0.950
  79    0.0 5.9e-02   1.069       0.72 3.6016e-08  40.310       -250  -40.310   0.278  0.0405    3.2     7.58      2844  0.950
  80    0.0 5.6e-02   1.002       0.75 4.9983e-08  38.970       -263  -38.970   0.444  0.0302    2.7     7.68      2880  0.950
  81    0.0 5.3e-02   0.959       0.70 3.8657e-08  38.371       -252  -38.371   0.333  0.0211    2.7     7.67      2916  0.950
  82    0.0 5.0e-02   1.053       0.72 4.4267e-08  37.062       -247  -37.062   0.361  0.0275    2.4     7.73      2952  0.950
  83    0.0 4.8e-02   1.068       0.77 6.1864e-08  37.076       -257  -37.076   0.306  0.0367    2.2     7.77      2988  0.950
  84    0.0 4.5e-02   0.994       0.73 6.0468e-08  35.661       -251  -35.661   0.444  0.0164    1.9     7.82      3024  0.950
  85    0.0 4.3e-02   1.038       0.72 5.682e-08   36.581       -249  -36.581   0.361  0.0292    1.9     7.82      3060  0.950
  86    0.0 4.1e-02   0.964       0.73 5.3231e-08  38.604       -259  -38.604   0.306  0.0214    1.8     7.85      3096  0.950
  87    0.0 3.9e-02   0.994       0.74 6.0565e-08  35.055       -252  -35.055   0.389  0.0327    1.6     7.90      3132  0.950
  88    0.0 3.7e-02   0.980       0.69 5.443e-08   33.508       -239  -33.508   0.639  0.0349    1.5     7.91      3168  0.950
  89    0.0 3.5e-02   1.002       0.69 4.6707e-08  36.133       -242  -36.133   0.306  0.0192    1.8     7.86      3204  0.950
  90    0.0 3.3e-02   0.958       0.69 4.1552e-08  36.917       -247  -36.917   0.194  0.0197    1.5     7.90      3240  0.950
  91    0.0 3.2e-02   1.020       0.68 4.3888e-08  34.403       -234  -34.403   0.306  0.0174    1.2     7.97      3276  0.950
  92    0.0 3.0e-02   0.969       0.67 4.3249e-08  36.110       -242  -36.110   0.333  0.0184    1.0     8.00      3312  0.950
  93    0.0 2.9e-02   1.032       0.68 3.4799e-08  37.639       -238  -37.639   0.444  0.0329    1.0     8.00      3348  0.950
  94    0.0 2.7e-02   0.965       0.68 3.7702e-08  38.733       -251  -38.733   0.222  0.0188    1.0     8.00      3384  0.950
  95    0.0 2.6e-02   1.020       0.67 3.4144e-08  36.761       -234  -36.761   0.306  0.0194    1.0     8.00      3420  0.950
  96    0.0 2.4e-02   1.017       0.67 4.3734e-08  35.386       -240  -35.386   0.333  0.0214    1.0     8.00      3456  0.950
  97    0.0 2.3e-02   0.941       0.67 3.8151e-08  38.629       -253  -38.629   0.222  0.0292    1.0     8.00      3492  0.950
  98    0.0 2.2e-02   1.024       0.67 3.3297e-08  38.022       -239  -38.022   0.250  0.0235    1.0     8.00      3528  0.950
  99    0.0 2.1e-02   0.962       0.66 3.4463e-08  38.459       -241  -38.459   0.278  0.0301    1.0     8.00      3564  0.950
 100    0.0 2.0e-02   1.034       0.65 3.5496e-08  37.400       -238  -37.400   0.278  0.0314    1.0     8.00      3600  0.950
 101    0.0 1.9e-02   1.008       0.63 3.0282e-08  39.520       -239  -39.520   0.361  0.0208    1.0     8.00      3636  0.950
 102    0.0 1.8e-02   1.003       0.62 2.8883e-08  38.043       -229  -38.043   0.361  0.0237    1.0     8.00      3672  0.950
 103    0.0 1.7e-02   0.994       0.62 3.032e-08   37.706       -231  -37.706   0.306  0.0079    1.0     8.00      3708  0.950
 104    0.0 1.6e-02   1.015       0.62 2.7807e-08  38.788       -230  -38.788   0.278  0.0118    1.0     8.00      3744  0.950
 105    0.0 1.5e-02   0.999       0.63 3.1008e-08  38.818       -237  -38.818   0.194  0.0132    1.0     8.00      3780  0.950
 106    0.0 1.5e-02   0.995       0.62 2.7966e-08  39.951       -238  -39.951   0.139  0.0061    1.0     8.00      3816  0.950
 107    0.0 1.2e-02   1.004       0.62 2.8238e-08  39.101       -233  -39.101   0.194  0.0051    1.0     8.00      3852  0.800
 108    0.0 1.1e-02   1.003       0.63 2.6804e-08  39.565       -232  -39.565   0.194  0.0063    1.0     8.00      3888  0.950
 109    0.0 1.1e-02   1.003       0.62 2.9708e-08  39.298       -237  -39.298   0.306  0.0124    1.0     8.00      3924  0.950
 110    0.0 1.0e-02   1.005       0.62 2.8642e-08  37.706       -227  -37.706   0.083  0.0083    1.0     8.00      3960  0.950
 111    0.0 8.0e-03   1.005       0.62 2.8993e-08  38.488       -233  -38.488   0.139  0.0077    1.0     8.00      3996  0.800
 112    0.0 6.4e-03   0.993       0.62 2.5529e-08  38.553       -226  -38.553   0.111  0.0134    1.0     8.00      4032  0.800
 113    0.0 5.1e-03   1.000       0.62 3.2047e-08  37.479       -232  -37.479   0.000  0.0000    1.0     8.00      4068  0.800
 114    0.0 4.1e-03   0.991       0.62 3.1626e-08  37.479       -232  -37.479   0.056  0.0029    1.0     8.00      4104  0.800
 115    0.0 3.3e-03   1.000       0.62 3.1422e-08  37.479       -232  -37.479   0.000  0.0000    1.0     8.00      4140  0.800
 116    0.0 2.6e-03   1.000       0.62 3.1422e-08  37.479       -232  -37.479   0.000  0.0000    1.0     8.00      4176  0.800
 117    0.0 2.1e-03   1.000       0.62 3.1422e-08  37.479       -232  -37.479   0.000  0.0000    1.0     8.00      4212  0.800
 118    0.0 1.7e-03   1.000       0.62 3.1422e-08  37.479       -232  -37.479   0.000  0.0000    1.0     8.00      4248  0.800
 119    0.0 1.3e-03   1.000       0.62 3.1422e-08  37.479       -232  -37.479   0.000  0.0000    1.0     8.00      4284  0.800
 120    0.0 1.1e-03   1.000       0.62 3.1422e-08  37.479       -232  -37.479   0.000  0.0000    1.0     8.00      4320  0.800
 121    0.0 8.6e-04   1.000       0.62 3.1422e-08  37.479       -232  -37.479   0.000  0.0000    1.0     8.00      4356  0.800
 122    0.0 6.9e-04   1.000       0.62 3.1422e-08  37.479       -232  -37.479   0.000  0.0000    1.0     8.00      4392  0.800
 123    0.0 5.5e-04   1.000       0.62 3.1422e-08  37.479       -232  -37.479   0.000  0.0000    1.0     8.00      4428  0.800
 124    0.0 4.4e-04   1.000       0.62 3.1422e-08  37.479       -232  -37.479   0.000  0.0000    1.0     8.00      4464  0.800
 125    0.0 0.0e+00   1.000       0.62 3.1422e-08  37.479       -232  -37.479   0.000  0.0000    1.0     8.00      4500  0.800
## Placement Quench took 0.00 seconds (max_rss 447.2 MiB)

BB estimate of min-dist (placement) wire length: 385

Completed placement consistency check successfully.

Swaps called: 4515

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 37.4792 ns, Fmax: 26.6815 MHz
Placement estimated setup Worst Negative Slack (sWNS): -37.4792 ns
Placement estimated setup Total Negative Slack (sTNS): -231.883 ns

Placement estimated setup slack histogram:
[ -3.7e-08: -3.4e-08) 1 ( 11.1%) |**********
[ -3.4e-08: -3.1e-08) 5 ( 55.6%) |*************************************************
[ -3.1e-08: -2.7e-08) 0 (  0.0%) |
[ -2.7e-08: -2.4e-08) 1 ( 11.1%) |**********
[ -2.4e-08: -2.1e-08) 0 (  0.0%) |
[ -2.1e-08: -1.7e-08) 0 (  0.0%) |
[ -1.7e-08: -1.4e-08) 0 (  0.0%) |
[ -1.4e-08: -1.1e-08) 0 (  0.0%) |
[ -1.1e-08: -7.1e-09) 0 (  0.0%) |
[ -7.1e-09: -3.8e-09) 2 ( 22.2%) |********************

Placement estimated geomean non-virtual intra-domain period: 37.4792 ns (26.6815 MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: 37.4792 ns (26.6815 MHz)

Placement cost: 1, bb_cost: 0.615047, td_cost: 3.14218e-08, 

Placement resource usage:
  PB-LOGIC   implemented as TL-LOGIC  : 2
  PB-SDIOMUX implemented as TL-SDIOMUX: 2
  PB-SYN_VCC implemented as TL-SYN_VCC: 1
  PB-BIDIR   implemented as TL-BIDIR  : 9
  PB-SYN_GND implemented as TL-SYN_GND: 1

Placement number of temperatures: 125
Placement total # of swap attempts: 4515
	Swaps accepted: 1570 (34.8 %)
	Swaps rejected:  696 (15.4 %)
	Swaps aborted : 2249 (49.8 %)
Placement Quench timing analysis took 2.1308e-05 seconds (1.5769e-05 STA, 5.539e-06 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.00314254 seconds (0.00228385 STA, 0.000858693 slack) (127 full updates: 127 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
Incr Slack updates 127 in 0.00021131 sec
Full Max Req/Worst Slack updates 84 in 0.000102308 sec
Incr Max Req/Worst Slack updates 43 in 4.8e-05 sec
Incr Criticality updates 13 in 2.4307e-05 sec
Full Criticality updates 114 in 0.000225386 sec
# Placement took 1.44 seconds (max_rss 447.2 MiB, delta_rss +57.9 MiB)

Flow timing analysis took 0.00314254 seconds (0.00228385 STA, 0.000858693 slack) (127 full updates: 127 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 41.06 seconds (max_rss 447.2 MiB)
