$date
	Tue Dec 14 17:49:29 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 2 ! out [1:0] $end
$var reg 1 " en $end
$var reg 1 # in $end
$scope module T1 $end
$var wire 1 " en $end
$var wire 1 # in $end
$var wire 2 $ out [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
1#
0"
b0 !
$end
#2
b10 !
b10 $
1"
#6
b1 !
b1 $
0#
#8
