# verilog-single-cycle-datapath
This project implements a single-cycle MIPS-style processor in Verilog and deploys it on the Cyclone V FPGA (DE1-SoC, 5CSEMA5).
