// Seed: 1879371796
module module_0 (
    output wor id_0,
    input uwire id_1,
    output wor id_2,
    input tri id_3,
    input tri id_4,
    input supply0 id_5,
    output uwire id_6,
    output wand id_7,
    input uwire id_8,
    output uwire id_9,
    input tri id_10
    , id_16,
    input supply1 id_11,
    input tri id_12,
    input tri1 id_13,
    output tri id_14
);
  assign id_6 = id_11 & id_1;
  assign module_1.id_12 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    input wire id_1,
    input wand id_2,
    input uwire id_3,
    input uwire id_4,
    input tri0 id_5,
    input wor id_6,
    output wire id_7,
    input tri0 id_8,
    input wand id_9,
    input wand id_10,
    input tri0 id_11,
    output tri0 id_12,
    input supply1 id_13,
    input tri0 id_14,
    output tri0 id_15,
    input wand id_16,
    input uwire id_17,
    input supply1 id_18,
    input supply0 id_19,
    output wand id_20
);
  wire id_22;
  integer id_23 (
      .id_0(1),
      .id_1(id_12),
      .id_2(1)
  );
  module_0 modCall_1 (
      id_20,
      id_11,
      id_20,
      id_10,
      id_11,
      id_2,
      id_0,
      id_7,
      id_19,
      id_20,
      id_14,
      id_8,
      id_18,
      id_14,
      id_7
  );
  assign id_12 = 1;
endmodule
