ARM GAS  /tmp/ccCXu24i.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"ecatappl.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.PDO_InputMapping,"ax",%progbits
  20              		.align	1
  21              		.global	PDO_InputMapping
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	PDO_InputMapping:
  27              	.LFB134:
  28              		.file 1 "Lib/ssc_app/src/ecatappl.c"
   1:Lib/ssc_app/src/ecatappl.c **** #include "ecatslv.h"
   2:Lib/ssc_app/src/ecatappl.c **** 
   3:Lib/ssc_app/src/ecatappl.c **** #define    _ECATAPPL_ 1
   4:Lib/ssc_app/src/ecatappl.c **** #include "ecatappl.h"
   5:Lib/ssc_app/src/ecatappl.c **** #undef _ECATAPPL_
   6:Lib/ssc_app/src/ecatappl.c **** 
   7:Lib/ssc_app/src/ecatappl.c **** #include "coeappl.h"
   8:Lib/ssc_app/src/ecatappl.c **** 
   9:Lib/ssc_app/src/ecatappl.c **** 
  10:Lib/ssc_app/src/ecatappl.c **** /* ECATCHANGE_START(V5.11) ECAT11*/
  11:Lib/ssc_app/src/ecatappl.c **** #define _APPL_INTERFACE_ 1
  12:Lib/ssc_app/src/ecatappl.c **** #include "applInterface.h"
  13:Lib/ssc_app/src/ecatappl.c **** #undef _APPL_INTERFACE_
  14:Lib/ssc_app/src/ecatappl.c **** /* ECATCHANGE_END(V5.11) ECAT11*/
  15:Lib/ssc_app/src/ecatappl.c **** 
  16:Lib/ssc_app/src/ecatappl.c **** #include "el9800appl.h"
  17:Lib/ssc_app/src/ecatappl.c **** 
  18:Lib/ssc_app/src/ecatappl.c **** 
  19:Lib/ssc_app/src/ecatappl.c **** 
  20:Lib/ssc_app/src/ecatappl.c **** /*--------------------------------------------------------------------------------------
  21:Lib/ssc_app/src/ecatappl.c **** ------
  22:Lib/ssc_app/src/ecatappl.c **** ------    local Types and Defines
  23:Lib/ssc_app/src/ecatappl.c **** ------
  24:Lib/ssc_app/src/ecatappl.c **** --------------------------------------------------------------------------------------*/
  25:Lib/ssc_app/src/ecatappl.c **** 
  26:Lib/ssc_app/src/ecatappl.c **** 
  27:Lib/ssc_app/src/ecatappl.c **** 
  28:Lib/ssc_app/src/ecatappl.c **** #ifndef ECAT_TIMER_INC_P_MS
  29:Lib/ssc_app/src/ecatappl.c **** /**
  30:Lib/ssc_app/src/ecatappl.c ****  * \todo Define the timer ticks per ms
ARM GAS  /tmp/ccCXu24i.s 			page 2


  31:Lib/ssc_app/src/ecatappl.c ****  */
  32:Lib/ssc_app/src/ecatappl.c **** #warning "Define the timer ticks per ms"
  33:Lib/ssc_app/src/ecatappl.c **** #endif /* #ifndef ECAT_TIMER_INC_P_MS */
  34:Lib/ssc_app/src/ecatappl.c **** 
  35:Lib/ssc_app/src/ecatappl.c **** 
  36:Lib/ssc_app/src/ecatappl.c **** /*-----------------------------------------------------------------------------------------
  37:Lib/ssc_app/src/ecatappl.c **** ------
  38:Lib/ssc_app/src/ecatappl.c **** ------    local variables and constants
  39:Lib/ssc_app/src/ecatappl.c **** ------
  40:Lib/ssc_app/src/ecatappl.c **** -----------------------------------------------------------------------------------------*/
  41:Lib/ssc_app/src/ecatappl.c **** /*variables only required to calculate values for SM Synchronisation objects (0x1C3x)*/
  42:Lib/ssc_app/src/ecatappl.c **** UINT16 u16BusCycleCntMs;        //used to calculate the bus cycle time in Ms
  43:Lib/ssc_app/src/ecatappl.c **** UINT32 StartTimerCnt;    //variable to store the timer register value when get cycle time was trigg
  44:Lib/ssc_app/src/ecatappl.c **** BOOL bCycleTimeMeasurementStarted; // indicates if the bus cycle measurement is started
  45:Lib/ssc_app/src/ecatappl.c **** 
  46:Lib/ssc_app/src/ecatappl.c **** UINT16             aPdOutputData[(MAX_PD_OUTPUT_SIZE>>1)];
  47:Lib/ssc_app/src/ecatappl.c **** UINT16           aPdInputData[(MAX_PD_INPUT_SIZE>>1)];
  48:Lib/ssc_app/src/ecatappl.c **** 
  49:Lib/ssc_app/src/ecatappl.c **** /*variables are declared in ecatslv.c*/
  50:Lib/ssc_app/src/ecatappl.c ****     extern VARVOLATILE UINT16    u16dummy;
  51:Lib/ssc_app/src/ecatappl.c **** BOOL bInitFinished = FALSE; /** < \brief indicates if the initialization is finished*/
  52:Lib/ssc_app/src/ecatappl.c **** /*-----------------------------------------------------------------------------------------
  53:Lib/ssc_app/src/ecatappl.c **** ------
  54:Lib/ssc_app/src/ecatappl.c **** ------    local functions
  55:Lib/ssc_app/src/ecatappl.c **** ------
  56:Lib/ssc_app/src/ecatappl.c **** -----------------------------------------------------------------------------------------*/
  57:Lib/ssc_app/src/ecatappl.c **** 
  58:Lib/ssc_app/src/ecatappl.c **** /*-----------------------------------------------------------------------------------------
  59:Lib/ssc_app/src/ecatappl.c **** ------
  60:Lib/ssc_app/src/ecatappl.c **** ------    Functions
  61:Lib/ssc_app/src/ecatappl.c **** ------
  62:Lib/ssc_app/src/ecatappl.c **** -----------------------------------------------------------------------------------------*/
  63:Lib/ssc_app/src/ecatappl.c **** /////////////////////////////////////////////////////////////////////////////////////////
  64:Lib/ssc_app/src/ecatappl.c **** /**
  65:Lib/ssc_app/src/ecatappl.c **** \brief      This function will copies the inputs from the local memory to the ESC memory
  66:Lib/ssc_app/src/ecatappl.c ****             to the hardware
  67:Lib/ssc_app/src/ecatappl.c **** *////////////////////////////////////////////////////////////////////////////////////////
  68:Lib/ssc_app/src/ecatappl.c **** void PDO_InputMapping(void)
  69:Lib/ssc_app/src/ecatappl.c **** {
  29              		.loc 1 69 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 10B5     		push	{r4, lr}
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 4, -8
  36              		.cfi_offset 14, -4
  70:Lib/ssc_app/src/ecatappl.c ****     APPL_InputMapping((UINT16*)aPdInputData);
  37              		.loc 1 70 5 view .LVU1
  38 0002 064C     		ldr	r4, .L3
  39 0004 2046     		mov	r0, r4
  40 0006 FFF7FEFF 		bl	APPL_InputMapping
  41              	.LVL0:
  71:Lib/ssc_app/src/ecatappl.c ****     HW_EscWriteIsr(((MEM_ADDR *) aPdInputData), nEscAddrInputData, nPdInputSize );
  42              		.loc 1 71 5 view .LVU2
  43 000a 054B     		ldr	r3, .L3+4
  44 000c 1A88     		ldrh	r2, [r3]
ARM GAS  /tmp/ccCXu24i.s 			page 3


  45 000e 054B     		ldr	r3, .L3+8
  46 0010 1988     		ldrh	r1, [r3]
  47 0012 2046     		mov	r0, r4
  48 0014 FFF7FEFF 		bl	HW_EscWriteIsr
  49              	.LVL1:
  72:Lib/ssc_app/src/ecatappl.c **** }
  50              		.loc 1 72 1 is_stmt 0 view .LVU3
  51 0018 10BD     		pop	{r4, pc}
  52              	.L4:
  53 001a 00BF     		.align	2
  54              	.L3:
  55 001c 00000000 		.word	.LANCHOR0
  56 0020 00000000 		.word	nPdInputSize
  57 0024 00000000 		.word	nEscAddrInputData
  58              		.cfi_endproc
  59              	.LFE134:
  61              		.section	.text.PDO_OutputMapping,"ax",%progbits
  62              		.align	1
  63              		.global	PDO_OutputMapping
  64              		.syntax unified
  65              		.thumb
  66              		.thumb_func
  68              	PDO_OutputMapping:
  69              	.LFB135:
  73:Lib/ssc_app/src/ecatappl.c **** /////////////////////////////////////////////////////////////////////////////////////////
  74:Lib/ssc_app/src/ecatappl.c **** /**
  75:Lib/ssc_app/src/ecatappl.c **** \brief    This function will copies the outputs from the ESC memory to the local memory
  76:Lib/ssc_app/src/ecatappl.c ****           to the hardware. This function is only called in case of an SM2 
  77:Lib/ssc_app/src/ecatappl.c ****           (output process data) event.
  78:Lib/ssc_app/src/ecatappl.c **** *////////////////////////////////////////////////////////////////////////////////////////
  79:Lib/ssc_app/src/ecatappl.c **** void PDO_OutputMapping(void)
  80:Lib/ssc_app/src/ecatappl.c **** {
  70              		.loc 1 80 1 is_stmt 1 view -0
  71              		.cfi_startproc
  72              		@ args = 0, pretend = 0, frame = 0
  73              		@ frame_needed = 0, uses_anonymous_args = 0
  74 0000 10B5     		push	{r4, lr}
  75              		.cfi_def_cfa_offset 8
  76              		.cfi_offset 4, -8
  77              		.cfi_offset 14, -4
  81:Lib/ssc_app/src/ecatappl.c **** 
  82:Lib/ssc_app/src/ecatappl.c ****     HW_EscReadIsr(((MEM_ADDR *)aPdOutputData), nEscAddrOutputData, nPdOutputSize );
  78              		.loc 1 82 5 view .LVU5
  79 0002 064C     		ldr	r4, .L7
  80 0004 064B     		ldr	r3, .L7+4
  81 0006 1A88     		ldrh	r2, [r3]
  82 0008 064B     		ldr	r3, .L7+8
  83 000a 1988     		ldrh	r1, [r3]
  84 000c 2046     		mov	r0, r4
  85 000e FFF7FEFF 		bl	HW_EscReadIsr
  86              	.LVL2:
  83:Lib/ssc_app/src/ecatappl.c **** 
  84:Lib/ssc_app/src/ecatappl.c ****     APPL_OutputMapping((UINT16*) aPdOutputData);
  87              		.loc 1 84 5 view .LVU6
  88 0012 2046     		mov	r0, r4
  89 0014 FFF7FEFF 		bl	APPL_OutputMapping
  90              	.LVL3:
ARM GAS  /tmp/ccCXu24i.s 			page 4


  85:Lib/ssc_app/src/ecatappl.c **** }
  91              		.loc 1 85 1 is_stmt 0 view .LVU7
  92 0018 10BD     		pop	{r4, pc}
  93              	.L8:
  94 001a 00BF     		.align	2
  95              	.L7:
  96 001c 00000000 		.word	.LANCHOR1
  97 0020 00000000 		.word	nPdOutputSize
  98 0024 00000000 		.word	nEscAddrOutputData
  99              		.cfi_endproc
 100              	.LFE135:
 102              		.section	.text.ECAT_CheckTimer,"ax",%progbits
 103              		.align	1
 104              		.global	ECAT_CheckTimer
 105              		.syntax unified
 106              		.thumb
 107              		.thumb_func
 109              	ECAT_CheckTimer:
 110              	.LFB136:
  86:Lib/ssc_app/src/ecatappl.c **** 
  87:Lib/ssc_app/src/ecatappl.c **** /////////////////////////////////////////////////////////////////////////////////////////
  88:Lib/ssc_app/src/ecatappl.c **** /**
  89:Lib/ssc_app/src/ecatappl.c ****  \brief    This function shall be called every 1ms.
  90:Lib/ssc_app/src/ecatappl.c ****  \brief If the switch ECAT_TIMER_INT is 0, the watchdog control is implemented without using
  91:Lib/ssc_app/src/ecatappl.c ****  \brief interrupts. In this case a local timer register is checked every ECAT_Main cycle
  92:Lib/ssc_app/src/ecatappl.c ****  \brief and the function is triggered if 1 ms is elapsed
  93:Lib/ssc_app/src/ecatappl.c ****  *////////////////////////////////////////////////////////////////////////////////////////
  94:Lib/ssc_app/src/ecatappl.c **** 
  95:Lib/ssc_app/src/ecatappl.c **** void ECAT_CheckTimer(void)
  96:Lib/ssc_app/src/ecatappl.c **** {
 111              		.loc 1 96 1 is_stmt 1 view -0
 112              		.cfi_startproc
 113              		@ args = 0, pretend = 0, frame = 0
 114              		@ frame_needed = 0, uses_anonymous_args = 0
 115 0000 08B5     		push	{r3, lr}
 116              		.cfi_def_cfa_offset 8
 117              		.cfi_offset 3, -8
 118              		.cfi_offset 14, -4
  97:Lib/ssc_app/src/ecatappl.c ****     if(sSyncManOutPar.u32CycleTime == 0)
 119              		.loc 1 97 5 view .LVU9
 120              		.loc 1 97 22 is_stmt 0 view .LVU10
 121 0002 0A4B     		ldr	r3, .L13
 122 0004 5B68     		ldr	r3, [r3, #4]
 123              		.loc 1 97 7 view .LVU11
 124 0006 1BB9     		cbnz	r3, .L10
  98:Lib/ssc_app/src/ecatappl.c ****     {
  99:Lib/ssc_app/src/ecatappl.c ****         u16BusCycleCntMs++;
 125              		.loc 1 99 9 is_stmt 1 view .LVU12
 126              		.loc 1 99 25 is_stmt 0 view .LVU13
 127 0008 094A     		ldr	r2, .L13+4
 128 000a 1388     		ldrh	r3, [r2]
 129 000c 0133     		adds	r3, r3, #1
 130 000e 1380     		strh	r3, [r2]	@ movhi
 131              	.L10:
 100:Lib/ssc_app/src/ecatappl.c ****     }
 101:Lib/ssc_app/src/ecatappl.c **** 
 102:Lib/ssc_app/src/ecatappl.c ****     /*decrement the state transition timeout counter*/
ARM GAS  /tmp/ccCXu24i.s 			page 5


 103:Lib/ssc_app/src/ecatappl.c ****     if(bEcatWaitForAlControlRes &&  (EsmTimeoutCounter > 0))
 132              		.loc 1 103 5 is_stmt 1 view .LVU14
 133              		.loc 1 103 8 is_stmt 0 view .LVU15
 134 0010 084B     		ldr	r3, .L13+8
 135 0012 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 136              		.loc 1 103 7 view .LVU16
 137 0014 3BB1     		cbz	r3, .L11
 138              		.loc 1 103 56 discriminator 1 view .LVU17
 139 0016 084B     		ldr	r3, .L13+12
 140 0018 B3F90030 		ldrsh	r3, [r3]
 141              		.loc 1 103 33 discriminator 1 view .LVU18
 142 001c 002B     		cmp	r3, #0
 143 001e 02DD     		ble	.L11
 104:Lib/ssc_app/src/ecatappl.c ****     {
 105:Lib/ssc_app/src/ecatappl.c ****         EsmTimeoutCounter--;
 144              		.loc 1 105 9 is_stmt 1 view .LVU19
 145              		.loc 1 105 26 is_stmt 0 view .LVU20
 146 0020 013B     		subs	r3, r3, #1
 147 0022 054A     		ldr	r2, .L13+12
 148 0024 1380     		strh	r3, [r2]	@ movhi
 149              	.L11:
 106:Lib/ssc_app/src/ecatappl.c ****     }
 107:Lib/ssc_app/src/ecatappl.c **** 
 108:Lib/ssc_app/src/ecatappl.c **** 
 109:Lib/ssc_app/src/ecatappl.c **** 
 110:Lib/ssc_app/src/ecatappl.c ****      DC_CheckWatchdog();
 150              		.loc 1 110 6 is_stmt 1 view .LVU21
 151 0026 FFF7FEFF 		bl	DC_CheckWatchdog
 152              	.LVL4:
 111:Lib/ssc_app/src/ecatappl.c **** }
 153              		.loc 1 111 1 is_stmt 0 view .LVU22
 154 002a 08BD     		pop	{r3, pc}
 155              	.L14:
 156              		.align	2
 157              	.L13:
 158 002c 00000000 		.word	sSyncManOutPar
 159 0030 00000000 		.word	.LANCHOR2
 160 0034 00000000 		.word	bEcatWaitForAlControlRes
 161 0038 00000000 		.word	EsmTimeoutCounter
 162              		.cfi_endproc
 163              	.LFE136:
 165              		.section	.text.HandleBusCycleCalculation,"ax",%progbits
 166              		.align	1
 167              		.global	HandleBusCycleCalculation
 168              		.syntax unified
 169              		.thumb
 170              		.thumb_func
 172              	HandleBusCycleCalculation:
 173              	.LFB137:
 112:Lib/ssc_app/src/ecatappl.c **** 
 113:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_START(V5.11) ECAT6*/
 114:Lib/ssc_app/src/ecatappl.c **** /////////////////////////////////////////////////////////////////////////////////////////
 115:Lib/ssc_app/src/ecatappl.c **** /**
 116:Lib/ssc_app/src/ecatappl.c ****  \brief    This function is called from the PDI_Isr and is used to calculate the bus cycle time 
 117:Lib/ssc_app/src/ecatappl.c ****   *////////////////////////////////////////////////////////////////////////////////////////
 118:Lib/ssc_app/src/ecatappl.c **** void HandleBusCycleCalculation(void)
 119:Lib/ssc_app/src/ecatappl.c **** {
ARM GAS  /tmp/ccCXu24i.s 			page 6


 174              		.loc 1 119 1 is_stmt 1 view -0
 175              		.cfi_startproc
 176              		@ args = 0, pretend = 0, frame = 0
 177              		@ frame_needed = 0, uses_anonymous_args = 0
 178              		@ link register save eliminated.
 120:Lib/ssc_app/src/ecatappl.c ****     /*calculate the cycle time if device is in SM Sync mode and Cycle time was not calculated yet*/
 121:Lib/ssc_app/src/ecatappl.c ****     if ( !bDcSyncActive && bEscIntEnabled)
 179              		.loc 1 121 5 view .LVU24
 180              		.loc 1 121 10 is_stmt 0 view .LVU25
 181 0000 1E4B     		ldr	r3, .L24
 182 0002 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 183              		.loc 1 121 8 view .LVU26
 184 0004 53B9     		cbnz	r3, .L20
 185              		.loc 1 121 25 discriminator 1 view .LVU27
 186 0006 1E4B     		ldr	r3, .L24+4
 187 0008 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 188 000a 3BB1     		cbz	r3, .L20
 189              	.LBB15:
 122:Lib/ssc_app/src/ecatappl.c ****     {
 123:Lib/ssc_app/src/ecatappl.c ****         BOOL bTiggerCalcCycleTime = FALSE;
 190              		.loc 1 123 9 is_stmt 1 view .LVU28
 191              	.LVL5:
 124:Lib/ssc_app/src/ecatappl.c **** 
 125:Lib/ssc_app/src/ecatappl.c ****         if(sSyncManOutPar.u16GetCycleTime == 1)
 192              		.loc 1 125 9 view .LVU29
 193              		.loc 1 125 26 is_stmt 0 view .LVU30
 194 000c 1D4B     		ldr	r3, .L24+8
 195 000e 9B8B     		ldrh	r3, [r3, #28]
 196              		.loc 1 125 11 view .LVU31
 197 0010 012B     		cmp	r3, #1
 198 0012 04D0     		beq	.L17
 126:Lib/ssc_app/src/ecatappl.c ****             bTiggerCalcCycleTime = TRUE;
 127:Lib/ssc_app/src/ecatappl.c ****         if(bTiggerCalcCycleTime)
 199              		.loc 1 127 9 is_stmt 1 view .LVU32
 128:Lib/ssc_app/src/ecatappl.c ****         {
 129:Lib/ssc_app/src/ecatappl.c ****             /*get bus cycle time triggered */
 130:Lib/ssc_app/src/ecatappl.c ****             sSyncManOutPar.u32CycleTime = 0;
 131:Lib/ssc_app/src/ecatappl.c ****             sSyncManOutPar.u16GetCycleTime = 0;
 132:Lib/ssc_app/src/ecatappl.c **** 
 133:Lib/ssc_app/src/ecatappl.c ****             sSyncManInPar.u32CycleTime  = 0;
 134:Lib/ssc_app/src/ecatappl.c ****             sSyncManInPar.u16GetCycleTime = 0;
 135:Lib/ssc_app/src/ecatappl.c ****             
 136:Lib/ssc_app/src/ecatappl.c ****             u16BusCycleCntMs = 0;
 137:Lib/ssc_app/src/ecatappl.c ****             bCycleTimeMeasurementStarted = TRUE;
 138:Lib/ssc_app/src/ecatappl.c ****             StartTimerCnt = (UINT32) HW_GetTimer();
 139:Lib/ssc_app/src/ecatappl.c ****         }
 140:Lib/ssc_app/src/ecatappl.c ****         else
 141:Lib/ssc_app/src/ecatappl.c ****         {
 142:Lib/ssc_app/src/ecatappl.c ****             if(bCycleTimeMeasurementStarted == TRUE)
 200              		.loc 1 142 13 view .LVU33
 201              		.loc 1 142 45 is_stmt 0 view .LVU34
 202 0014 1C4B     		ldr	r3, .L24+12
 203 0016 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 204              		.loc 1 142 15 view .LVU35
 205 0018 012B     		cmp	r3, #1
 206 001a 12D0     		beq	.L23
 207              	.LVL6:
ARM GAS  /tmp/ccCXu24i.s 			page 7


 208              	.L20:
 209              		.loc 1 142 15 view .LVU36
 210 001c 7047     		bx	lr
 211              	.LVL7:
 212              	.L17:
 126:Lib/ssc_app/src/ecatappl.c ****             bTiggerCalcCycleTime = TRUE;
 213              		.loc 1 126 13 is_stmt 1 view .LVU37
 127:Lib/ssc_app/src/ecatappl.c ****         {
 214              		.loc 1 127 9 view .LVU38
 130:Lib/ssc_app/src/ecatappl.c ****             sSyncManOutPar.u16GetCycleTime = 0;
 215              		.loc 1 130 13 view .LVU39
 130:Lib/ssc_app/src/ecatappl.c ****             sSyncManOutPar.u16GetCycleTime = 0;
 216              		.loc 1 130 41 is_stmt 0 view .LVU40
 217 001e 194A     		ldr	r2, .L24+8
 218 0020 0023     		movs	r3, #0
 219 0022 5360     		str	r3, [r2, #4]
 131:Lib/ssc_app/src/ecatappl.c **** 
 220              		.loc 1 131 13 is_stmt 1 view .LVU41
 131:Lib/ssc_app/src/ecatappl.c **** 
 221              		.loc 1 131 44 is_stmt 0 view .LVU42
 222 0024 9383     		strh	r3, [r2, #28]	@ movhi
 133:Lib/ssc_app/src/ecatappl.c ****             sSyncManInPar.u16GetCycleTime = 0;
 223              		.loc 1 133 13 is_stmt 1 view .LVU43
 133:Lib/ssc_app/src/ecatappl.c ****             sSyncManInPar.u16GetCycleTime = 0;
 224              		.loc 1 133 41 is_stmt 0 view .LVU44
 225 0026 194A     		ldr	r2, .L24+16
 226 0028 5360     		str	r3, [r2, #4]
 134:Lib/ssc_app/src/ecatappl.c ****             
 227              		.loc 1 134 13 is_stmt 1 view .LVU45
 134:Lib/ssc_app/src/ecatappl.c ****             
 228              		.loc 1 134 43 is_stmt 0 view .LVU46
 229 002a 9383     		strh	r3, [r2, #28]	@ movhi
 136:Lib/ssc_app/src/ecatappl.c ****             bCycleTimeMeasurementStarted = TRUE;
 230              		.loc 1 136 13 is_stmt 1 view .LVU47
 136:Lib/ssc_app/src/ecatappl.c ****             bCycleTimeMeasurementStarted = TRUE;
 231              		.loc 1 136 30 is_stmt 0 view .LVU48
 232 002c 184A     		ldr	r2, .L24+20
 233 002e 1380     		strh	r3, [r2]	@ movhi
 137:Lib/ssc_app/src/ecatappl.c ****             StartTimerCnt = (UINT32) HW_GetTimer();
 234              		.loc 1 137 13 is_stmt 1 view .LVU49
 137:Lib/ssc_app/src/ecatappl.c ****             StartTimerCnt = (UINT32) HW_GetTimer();
 235              		.loc 1 137 42 is_stmt 0 view .LVU50
 236 0030 154B     		ldr	r3, .L24+12
 237 0032 0122     		movs	r2, #1
 238 0034 1A70     		strb	r2, [r3]
 138:Lib/ssc_app/src/ecatappl.c ****         }
 239              		.loc 1 138 13 is_stmt 1 view .LVU51
 138:Lib/ssc_app/src/ecatappl.c ****         }
 240              		.loc 1 138 38 is_stmt 0 view .LVU52
 241 0036 4FF08043 		mov	r3, #1073741824
 242 003a 5A6A     		ldr	r2, [r3, #36]
 138:Lib/ssc_app/src/ecatappl.c ****         }
 243              		.loc 1 138 27 view .LVU53
 244 003c 154B     		ldr	r3, .L24+24
 245 003e 1A60     		str	r2, [r3]
 246 0040 7047     		bx	lr
 247              	.LVL8:
ARM GAS  /tmp/ccCXu24i.s 			page 8


 248              	.L23:
 138:Lib/ssc_app/src/ecatappl.c ****         }
 249              		.loc 1 138 27 view .LVU54
 250              	.LBE15:
 119:Lib/ssc_app/src/ecatappl.c ****     /*calculate the cycle time if device is in SM Sync mode and Cycle time was not calculated yet*/
 251              		.loc 1 119 1 view .LVU55
 252 0042 10B4     		push	{r4}
 253              		.cfi_def_cfa_offset 4
 254              		.cfi_offset 4, -4
 255              	.LBB17:
 256              	.LBB16:
 143:Lib/ssc_app/src/ecatappl.c ****             {
 144:Lib/ssc_app/src/ecatappl.c ****                 UINT32 CurTimerCnt = (UINT32)HW_GetTimer();
 257              		.loc 1 144 17 is_stmt 1 view .LVU56
 258              		.loc 1 144 24 is_stmt 0 view .LVU57
 259 0044 4FF08043 		mov	r3, #1073741824
 260 0048 5B6A     		ldr	r3, [r3, #36]
 261              	.LVL9:
 145:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_START(V5.11) ECAT3*/
 146:Lib/ssc_app/src/ecatappl.c ****                 UINT32 CalcCycleTime = 0;
 262              		.loc 1 146 17 is_stmt 1 view .LVU58
 147:Lib/ssc_app/src/ecatappl.c **** 
 148:Lib/ssc_app/src/ecatappl.c **** 
 149:Lib/ssc_app/src/ecatappl.c **** #if ECAT_TIMER_INC_P_MS
 150:Lib/ssc_app/src/ecatappl.c ****                 CalcCycleTime = (UINT32)u16BusCycleCntMs * 1000000 + (((INT32)(CurTimerCnt-StartTim
 263              		.loc 1 150 17 view .LVU59
 264              		.loc 1 150 33 is_stmt 0 view .LVU60
 265 004a 1149     		ldr	r1, .L24+20
 266 004c 0888     		ldrh	r0, [r1]
 267              		.loc 1 150 91 view .LVU61
 268 004e 114A     		ldr	r2, .L24+24
 269 0050 1468     		ldr	r4, [r2]
 270 0052 1B1B     		subs	r3, r3, r4
 271              	.LVL10:
 272              		.loc 1 150 115 view .LVU62
 273 0054 4FF4FA74 		mov	r4, #500
 274 0058 04FB03F3 		mul	r3, r4, r3
 275              		.loc 1 150 31 view .LVU63
 276 005c 0E4C     		ldr	r4, .L24+28
 277 005e 04FB0033 		mla	r3, r4, r0, r3
 278              	.LVL11:
 151:Lib/ssc_app/src/ecatappl.c **** #endif
 152:Lib/ssc_app/src/ecatappl.c **** 
 153:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_START(V5.11) ECAT4*/
 154:Lib/ssc_app/src/ecatappl.c ****                 sSyncManOutPar.u32CycleTime = CalcCycleTime;
 279              		.loc 1 154 17 is_stmt 1 view .LVU64
 280              		.loc 1 154 45 is_stmt 0 view .LVU65
 281 0062 0848     		ldr	r0, .L24+8
 282 0064 4360     		str	r3, [r0, #4]
 155:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_END(V5.11) ECAT4*/
 156:Lib/ssc_app/src/ecatappl.c ****                 sSyncManInPar.u32CycleTime  = CalcCycleTime;
 283              		.loc 1 156 17 is_stmt 1 view .LVU66
 284              		.loc 1 156 45 is_stmt 0 view .LVU67
 285 0066 0948     		ldr	r0, .L24+16
 286 0068 4360     		str	r3, [r0, #4]
 157:Lib/ssc_app/src/ecatappl.c ****                 u16BusCycleCntMs = 0;
 287              		.loc 1 157 17 is_stmt 1 view .LVU68
ARM GAS  /tmp/ccCXu24i.s 			page 9


 288              		.loc 1 157 34 is_stmt 0 view .LVU69
 289 006a 0023     		movs	r3, #0
 290              	.LVL12:
 291              		.loc 1 157 34 view .LVU70
 292 006c 0B80     		strh	r3, [r1]	@ movhi
 158:Lib/ssc_app/src/ecatappl.c ****                 StartTimerCnt = 0;
 293              		.loc 1 158 17 is_stmt 1 view .LVU71
 294              		.loc 1 158 31 is_stmt 0 view .LVU72
 295 006e 1360     		str	r3, [r2]
 159:Lib/ssc_app/src/ecatappl.c ****                 bCycleTimeMeasurementStarted = FALSE;
 296              		.loc 1 159 17 is_stmt 1 view .LVU73
 297              		.loc 1 159 46 is_stmt 0 view .LVU74
 298 0070 054A     		ldr	r2, .L24+12
 299 0072 1370     		strb	r3, [r2]
 300              	.LBE16:
 301              	.LBE17:
 160:Lib/ssc_app/src/ecatappl.c **** 
 161:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_END(V5.11) ECAT3*/
 162:Lib/ssc_app/src/ecatappl.c ****             /* CiA402 Motion controller cycle time is only set if DC Synchronisation is active*/
 163:Lib/ssc_app/src/ecatappl.c ****             }
 164:Lib/ssc_app/src/ecatappl.c ****         }
 165:Lib/ssc_app/src/ecatappl.c ****     }
 166:Lib/ssc_app/src/ecatappl.c **** }
 302              		.loc 1 166 1 view .LVU75
 303 0074 5DF8044B 		ldr	r4, [sp], #4
 304              		.cfi_restore 4
 305              		.cfi_def_cfa_offset 0
 306 0078 7047     		bx	lr
 307              	.L25:
 308 007a 00BF     		.align	2
 309              	.L24:
 310 007c 00000000 		.word	bDcSyncActive
 311 0080 00000000 		.word	bEscIntEnabled
 312 0084 00000000 		.word	sSyncManOutPar
 313 0088 00000000 		.word	.LANCHOR3
 314 008c 00000000 		.word	sSyncManInPar
 315 0090 00000000 		.word	.LANCHOR2
 316 0094 00000000 		.word	.LANCHOR4
 317 0098 40420F00 		.word	1000000
 318              		.cfi_endproc
 319              	.LFE137:
 321              		.section	.text.Sync1_Isr,"ax",%progbits
 322              		.align	1
 323              		.global	Sync1_Isr
 324              		.syntax unified
 325              		.thumb
 326              		.thumb_func
 328              	Sync1_Isr:
 329              	.LFB140:
 167:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_END(V5.11) ECAT6*/
 168:Lib/ssc_app/src/ecatappl.c **** 
 169:Lib/ssc_app/src/ecatappl.c **** void PDI_Isr(void)
 170:Lib/ssc_app/src/ecatappl.c **** {
 171:Lib/ssc_app/src/ecatappl.c ****     if(bEscIntEnabled)
 172:Lib/ssc_app/src/ecatappl.c ****     {
 173:Lib/ssc_app/src/ecatappl.c ****         /* get the AL event register */
 174:Lib/ssc_app/src/ecatappl.c ****         UINT16  ALEvent = HW_GetALEventRegister_Isr();
ARM GAS  /tmp/ccCXu24i.s 			page 10


 175:Lib/ssc_app/src/ecatappl.c ****         ALEvent = SWAPWORD(ALEvent);
 176:Lib/ssc_app/src/ecatappl.c **** 
 177:Lib/ssc_app/src/ecatappl.c ****         if ( ALEvent & PROCESS_OUTPUT_EVENT )
 178:Lib/ssc_app/src/ecatappl.c ****         {
 179:Lib/ssc_app/src/ecatappl.c ****             if(bDcRunning && bDcSyncActive)
 180:Lib/ssc_app/src/ecatappl.c ****             {
 181:Lib/ssc_app/src/ecatappl.c ****                 /* Reset SM/Sync0 counter. Will be incremented on every Sync0 event*/
 182:Lib/ssc_app/src/ecatappl.c ****                 u16SmSync0Counter = 0;
 183:Lib/ssc_app/src/ecatappl.c ****             }
 184:Lib/ssc_app/src/ecatappl.c ****             if(sSyncManOutPar.u16SmEventMissedCounter > 0)
 185:Lib/ssc_app/src/ecatappl.c ****                 sSyncManOutPar.u16SmEventMissedCounter--;
 186:Lib/ssc_app/src/ecatappl.c **** 
 187:Lib/ssc_app/src/ecatappl.c **** 
 188:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_START(V5.11) ECAT6*/
 189:Lib/ssc_app/src/ecatappl.c ****             //calculate the bus cycle time if required
 190:Lib/ssc_app/src/ecatappl.c ****             HandleBusCycleCalculation();
 191:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_END(V5.11) ECAT6*/
 192:Lib/ssc_app/src/ecatappl.c **** 
 193:Lib/ssc_app/src/ecatappl.c ****         /* Outputs were updated, set flag for watchdog monitoring */
 194:Lib/ssc_app/src/ecatappl.c ****         bEcatFirstOutputsReceived = TRUE;
 195:Lib/ssc_app/src/ecatappl.c **** 
 196:Lib/ssc_app/src/ecatappl.c **** 
 197:Lib/ssc_app/src/ecatappl.c ****         /*
 198:Lib/ssc_app/src/ecatappl.c ****             handle output process data event
 199:Lib/ssc_app/src/ecatappl.c ****         */
 200:Lib/ssc_app/src/ecatappl.c ****         if ( bEcatOutputUpdateRunning )
 201:Lib/ssc_app/src/ecatappl.c ****         {
 202:Lib/ssc_app/src/ecatappl.c ****             /* slave is in OP, update the outputs */
 203:Lib/ssc_app/src/ecatappl.c ****             PDO_OutputMapping();
 204:Lib/ssc_app/src/ecatappl.c ****         }
 205:Lib/ssc_app/src/ecatappl.c ****         else
 206:Lib/ssc_app/src/ecatappl.c ****         {
 207:Lib/ssc_app/src/ecatappl.c ****             /* Just acknowledge the process data event in the INIT,PreOP and SafeOP state */
 208:Lib/ssc_app/src/ecatappl.c ****             HW_EscReadWordIsr(u16dummy,nEscAddrOutputData);
 209:Lib/ssc_app/src/ecatappl.c ****             HW_EscReadWordIsr(u16dummy,(nEscAddrOutputData+nPdOutputSize-2));
 210:Lib/ssc_app/src/ecatappl.c ****         }
 211:Lib/ssc_app/src/ecatappl.c ****         }
 212:Lib/ssc_app/src/ecatappl.c **** 
 213:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_START(V5.11) ECAT4*/
 214:Lib/ssc_app/src/ecatappl.c ****         if (( ALEvent & PROCESS_INPUT_EVENT ) && (nPdOutputSize == 0))
 215:Lib/ssc_app/src/ecatappl.c ****         {
 216:Lib/ssc_app/src/ecatappl.c ****             //calculate the bus cycle time if required
 217:Lib/ssc_app/src/ecatappl.c ****             HandleBusCycleCalculation();
 218:Lib/ssc_app/src/ecatappl.c ****         }
 219:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_END(V5.11) ECAT4*/
 220:Lib/ssc_app/src/ecatappl.c **** 
 221:Lib/ssc_app/src/ecatappl.c ****         /*
 222:Lib/ssc_app/src/ecatappl.c ****             Call ECAT_Application() in SM Sync mode
 223:Lib/ssc_app/src/ecatappl.c ****         */
 224:Lib/ssc_app/src/ecatappl.c ****         if (sSyncManOutPar.u16SyncType == SYNCTYPE_SM_SYNCHRON)
 225:Lib/ssc_app/src/ecatappl.c ****         {
 226:Lib/ssc_app/src/ecatappl.c ****             /* The Application is synchronized to process data Sync Manager event*/
 227:Lib/ssc_app/src/ecatappl.c ****             ECAT_Application();
 228:Lib/ssc_app/src/ecatappl.c ****         }
 229:Lib/ssc_app/src/ecatappl.c **** 
 230:Lib/ssc_app/src/ecatappl.c ****     if ( bEcatInputUpdateRunning 
 231:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_START(V5.11) ESM7*/
ARM GAS  /tmp/ccCXu24i.s 			page 11


 232:Lib/ssc_app/src/ecatappl.c ****        && ((sSyncManInPar.u16SyncType == SYNCTYPE_SM_SYNCHRON) || (sSyncManInPar.u16SyncType == SYN
 233:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_END(V5.11) ESM7*/
 234:Lib/ssc_app/src/ecatappl.c ****         )
 235:Lib/ssc_app/src/ecatappl.c ****     {
 236:Lib/ssc_app/src/ecatappl.c ****         /* EtherCAT slave is at least in SAFE-OPERATIONAL, update inputs */
 237:Lib/ssc_app/src/ecatappl.c ****         PDO_InputMapping();
 238:Lib/ssc_app/src/ecatappl.c ****     }
 239:Lib/ssc_app/src/ecatappl.c **** 
 240:Lib/ssc_app/src/ecatappl.c ****     /*
 241:Lib/ssc_app/src/ecatappl.c ****       Check if cycle exceed
 242:Lib/ssc_app/src/ecatappl.c ****     */
 243:Lib/ssc_app/src/ecatappl.c ****     /*if next SM event was triggered during runtime increment cycle exceed counter*/
 244:Lib/ssc_app/src/ecatappl.c ****     ALEvent = HW_GetALEventRegister_Isr();
 245:Lib/ssc_app/src/ecatappl.c ****     ALEvent = SWAPWORD(ALEvent);
 246:Lib/ssc_app/src/ecatappl.c **** 
 247:Lib/ssc_app/src/ecatappl.c ****     if ( ALEvent & PROCESS_OUTPUT_EVENT )
 248:Lib/ssc_app/src/ecatappl.c ****     {
 249:Lib/ssc_app/src/ecatappl.c ****         sSyncManOutPar.u16CycleExceededCounter++;
 250:Lib/ssc_app/src/ecatappl.c ****         sSyncManInPar.u16CycleExceededCounter = sSyncManOutPar.u16CycleExceededCounter;
 251:Lib/ssc_app/src/ecatappl.c **** 
 252:Lib/ssc_app/src/ecatappl.c ****       /* Acknowledge the process data event*/
 253:Lib/ssc_app/src/ecatappl.c ****             HW_EscReadWordIsr(u16dummy,nEscAddrOutputData);
 254:Lib/ssc_app/src/ecatappl.c ****             HW_EscReadWordIsr(u16dummy,(nEscAddrOutputData+nPdOutputSize-2));
 255:Lib/ssc_app/src/ecatappl.c ****     }
 256:Lib/ssc_app/src/ecatappl.c ****     } //if(bEscIntEnabled)
 257:Lib/ssc_app/src/ecatappl.c **** }
 258:Lib/ssc_app/src/ecatappl.c **** 
 259:Lib/ssc_app/src/ecatappl.c **** void Sync0_Isr(void)
 260:Lib/ssc_app/src/ecatappl.c **** {
 261:Lib/ssc_app/src/ecatappl.c ****      Sync0WdCounter = 0;
 262:Lib/ssc_app/src/ecatappl.c **** 
 263:Lib/ssc_app/src/ecatappl.c ****     if(bDcSyncActive)
 264:Lib/ssc_app/src/ecatappl.c ****     {
 265:Lib/ssc_app/src/ecatappl.c **** 
 266:Lib/ssc_app/src/ecatappl.c ****         if ( bEcatInputUpdateRunning )
 267:Lib/ssc_app/src/ecatappl.c ****         {
 268:Lib/ssc_app/src/ecatappl.c ****             LatchInputSync0Counter++;
 269:Lib/ssc_app/src/ecatappl.c ****         }
 270:Lib/ssc_app/src/ecatappl.c **** 
 271:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_START(V5.11) ECAT4*/
 272:Lib/ssc_app/src/ecatappl.c ****         if(u16SmSync0Value > 0)
 273:Lib/ssc_app/src/ecatappl.c ****         {
 274:Lib/ssc_app/src/ecatappl.c ****            /* Check if Sm-Sync sequence is invalid */
 275:Lib/ssc_app/src/ecatappl.c ****            if (u16SmSync0Counter > u16SmSync0Value)
 276:Lib/ssc_app/src/ecatappl.c ****            {
 277:Lib/ssc_app/src/ecatappl.c ****               /*ECATCHANGE_START(V5.11) COE3*/
 278:Lib/ssc_app/src/ecatappl.c ****               if ((nPdOutputSize > 0) && (sSyncManOutPar.u16SmEventMissedCounter <= sErrorSettings.
 279:Lib/ssc_app/src/ecatappl.c ****               {
 280:Lib/ssc_app/src/ecatappl.c ****                  /*ECATCHANGE_END(V5.11) COE3*/
 281:Lib/ssc_app/src/ecatappl.c ****                  sSyncManOutPar.u16SmEventMissedCounter = sSyncManOutPar.u16SmEventMissedCounter + 
 282:Lib/ssc_app/src/ecatappl.c ****               }
 283:Lib/ssc_app/src/ecatappl.c **** 
 284:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_START(V5.11) COE3*/
 285:Lib/ssc_app/src/ecatappl.c ****            if ((nPdInputSize > 0) && (nPdOutputSize == 0) && (sSyncManInPar.u16SmEventMissedCounter
 286:Lib/ssc_app/src/ecatappl.c ****            {
 287:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_END(V5.11) COE3*/
 288:Lib/ssc_app/src/ecatappl.c ****                sSyncManInPar.u16SmEventMissedCounter = sSyncManInPar.u16SmEventMissedCounter + 3;
ARM GAS  /tmp/ccCXu24i.s 			page 12


 289:Lib/ssc_app/src/ecatappl.c ****            }
 290:Lib/ssc_app/src/ecatappl.c **** 
 291:Lib/ssc_app/src/ecatappl.c ****            } // if (u16SmSync0Counter > u16SmSync0Value)
 292:Lib/ssc_app/src/ecatappl.c **** 
 293:Lib/ssc_app/src/ecatappl.c ****            
 294:Lib/ssc_app/src/ecatappl.c ****            if ((nPdOutputSize == 0) && (nPdInputSize > 0))
 295:Lib/ssc_app/src/ecatappl.c ****            {
 296:Lib/ssc_app/src/ecatappl.c ****               /* Input only with DC, check if the last input data was read*/
 297:Lib/ssc_app/src/ecatappl.c ****               UINT16  ALEvent = HW_GetALEventRegister_Isr();
 298:Lib/ssc_app/src/ecatappl.c ****               ALEvent = SWAPWORD(ALEvent);
 299:Lib/ssc_app/src/ecatappl.c **** 
 300:Lib/ssc_app/src/ecatappl.c ****               if ((ALEvent & PROCESS_INPUT_EVENT) == 0)
 301:Lib/ssc_app/src/ecatappl.c ****               {
 302:Lib/ssc_app/src/ecatappl.c ****                  /* no input data was read by the master, increment the sm missed counter*/
 303:Lib/ssc_app/src/ecatappl.c ****                  u16SmSync0Counter++;
 304:Lib/ssc_app/src/ecatappl.c ****               }
 305:Lib/ssc_app/src/ecatappl.c ****               else
 306:Lib/ssc_app/src/ecatappl.c ****               {
 307:Lib/ssc_app/src/ecatappl.c ****                  /* Reset SM/Sync0 counter*/
 308:Lib/ssc_app/src/ecatappl.c ****                  u16SmSync0Counter = 0;
 309:Lib/ssc_app/src/ecatappl.c **** 
 310:Lib/ssc_app/src/ecatappl.c ****                  sSyncManInPar.u16SmEventMissedCounter = 0;
 311:Lib/ssc_app/src/ecatappl.c **** 
 312:Lib/ssc_app/src/ecatappl.c ****               }
 313:Lib/ssc_app/src/ecatappl.c ****            }
 314:Lib/ssc_app/src/ecatappl.c ****            else
 315:Lib/ssc_app/src/ecatappl.c ****            {
 316:Lib/ssc_app/src/ecatappl.c ****               u16SmSync0Counter++;
 317:Lib/ssc_app/src/ecatappl.c ****            }
 318:Lib/ssc_app/src/ecatappl.c ****         }//SM -Sync monitoring enabled
 319:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_END(V5.11) ECAT4*/
 320:Lib/ssc_app/src/ecatappl.c **** 
 321:Lib/ssc_app/src/ecatappl.c **** 
 322:Lib/ssc_app/src/ecatappl.c ****         if(!bEscIntEnabled && bEcatOutputUpdateRunning)
 323:Lib/ssc_app/src/ecatappl.c ****         {
 324:Lib/ssc_app/src/ecatappl.c ****             /* Output mapping was not done by the PDI ISR */
 325:Lib/ssc_app/src/ecatappl.c ****             PDO_OutputMapping();
 326:Lib/ssc_app/src/ecatappl.c ****         }
 327:Lib/ssc_app/src/ecatappl.c **** 
 328:Lib/ssc_app/src/ecatappl.c ****         /* Application is synchronized to SYNC0 event*/
 329:Lib/ssc_app/src/ecatappl.c ****         ECAT_Application();
 330:Lib/ssc_app/src/ecatappl.c **** 
 331:Lib/ssc_app/src/ecatappl.c ****         if ( bEcatInputUpdateRunning 
 332:Lib/ssc_app/src/ecatappl.c ****            && (LatchInputSync0Value > 0) && (LatchInputSync0Value == LatchInputSync0Counter) ) /* I
 333:Lib/ssc_app/src/ecatappl.c ****         {
 334:Lib/ssc_app/src/ecatappl.c ****             /* EtherCAT slave is at least in SAFE-OPERATIONAL, update inputs */
 335:Lib/ssc_app/src/ecatappl.c ****             PDO_InputMapping();
 336:Lib/ssc_app/src/ecatappl.c **** 
 337:Lib/ssc_app/src/ecatappl.c ****             if(LatchInputSync0Value == 1)
 338:Lib/ssc_app/src/ecatappl.c ****             {
 339:Lib/ssc_app/src/ecatappl.c ****                 /* if inputs are latched on every Sync0 event (otherwise the counter is reset on th
 340:Lib/ssc_app/src/ecatappl.c ****                 LatchInputSync0Counter = 0;
 341:Lib/ssc_app/src/ecatappl.c ****             }
 342:Lib/ssc_app/src/ecatappl.c ****         }
 343:Lib/ssc_app/src/ecatappl.c **** 
 344:Lib/ssc_app/src/ecatappl.c ****     }
 345:Lib/ssc_app/src/ecatappl.c **** }
ARM GAS  /tmp/ccCXu24i.s 			page 13


 346:Lib/ssc_app/src/ecatappl.c **** 
 347:Lib/ssc_app/src/ecatappl.c **** void Sync1_Isr(void)
 348:Lib/ssc_app/src/ecatappl.c **** {
 330              		.loc 1 348 1 is_stmt 1 view -0
 331              		.cfi_startproc
 332              		@ args = 0, pretend = 0, frame = 0
 333              		@ frame_needed = 0, uses_anonymous_args = 0
 334 0000 08B5     		push	{r3, lr}
 335              		.cfi_def_cfa_offset 8
 336              		.cfi_offset 3, -8
 337              		.cfi_offset 14, -4
 349:Lib/ssc_app/src/ecatappl.c ****     Sync1WdCounter = 0;
 338              		.loc 1 349 5 view .LVU77
 339              		.loc 1 349 20 is_stmt 0 view .LVU78
 340 0002 0A4B     		ldr	r3, .L30
 341 0004 0022     		movs	r2, #0
 342 0006 1A80     		strh	r2, [r3]	@ movhi
 350:Lib/ssc_app/src/ecatappl.c **** 
 351:Lib/ssc_app/src/ecatappl.c ****         if ( bEcatInputUpdateRunning 
 343              		.loc 1 351 9 is_stmt 1 view .LVU79
 344              		.loc 1 351 14 is_stmt 0 view .LVU80
 345 0008 094B     		ldr	r3, .L30+4
 346 000a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 347              		.loc 1 351 12 view .LVU81
 348 000c 1BB1     		cbz	r3, .L27
 352:Lib/ssc_app/src/ecatappl.c ****             && (sSyncManInPar.u16SyncType == SYNCTYPE_DCSYNC1)
 349              		.loc 1 352 30 view .LVU82
 350 000e 094B     		ldr	r3, .L30+8
 351 0010 5B88     		ldrh	r3, [r3, #2]
 352              		.loc 1 352 13 view .LVU83
 353 0012 032B     		cmp	r3, #3
 354 0014 03D0     		beq	.L29
 355              	.L27:
 353:Lib/ssc_app/src/ecatappl.c ****             && (LatchInputSync0Value == 0)) /* Inputs are latched on Sync1 (LatchInputSync0Value ==
 354:Lib/ssc_app/src/ecatappl.c ****         {
 355:Lib/ssc_app/src/ecatappl.c ****             /* EtherCAT slave is at least in SAFE-OPERATIONAL, update inputs */
 356:Lib/ssc_app/src/ecatappl.c ****             PDO_InputMapping();
 357:Lib/ssc_app/src/ecatappl.c ****         }
 358:Lib/ssc_app/src/ecatappl.c **** 
 359:Lib/ssc_app/src/ecatappl.c ****         /* Reset Sync0 latch counter (to start next Sync0 latch cycle) */
 360:Lib/ssc_app/src/ecatappl.c ****         LatchInputSync0Counter = 0;
 356              		.loc 1 360 9 is_stmt 1 view .LVU84
 357              		.loc 1 360 32 is_stmt 0 view .LVU85
 358 0016 084B     		ldr	r3, .L30+12
 359 0018 0022     		movs	r2, #0
 360 001a 1A80     		strh	r2, [r3]	@ movhi
 361:Lib/ssc_app/src/ecatappl.c **** }
 361              		.loc 1 361 1 view .LVU86
 362 001c 08BD     		pop	{r3, pc}
 363              	.L29:
 353:Lib/ssc_app/src/ecatappl.c ****             && (LatchInputSync0Value == 0)) /* Inputs are latched on Sync1 (LatchInputSync0Value ==
 364              		.loc 1 353 38 view .LVU87
 365 001e 074B     		ldr	r3, .L30+16
 366 0020 1B88     		ldrh	r3, [r3]
 353:Lib/ssc_app/src/ecatappl.c ****             && (LatchInputSync0Value == 0)) /* Inputs are latched on Sync1 (LatchInputSync0Value ==
 367              		.loc 1 353 13 view .LVU88
 368 0022 002B     		cmp	r3, #0
ARM GAS  /tmp/ccCXu24i.s 			page 14


 369 0024 F7D1     		bne	.L27
 356:Lib/ssc_app/src/ecatappl.c ****         }
 370              		.loc 1 356 13 is_stmt 1 view .LVU89
 371 0026 FFF7FEFF 		bl	PDO_InputMapping
 372              	.LVL13:
 373 002a F4E7     		b	.L27
 374              	.L31:
 375              		.align	2
 376              	.L30:
 377 002c 00000000 		.word	Sync1WdCounter
 378 0030 00000000 		.word	bEcatInputUpdateRunning
 379 0034 00000000 		.word	sSyncManInPar
 380 0038 00000000 		.word	LatchInputSync0Counter
 381 003c 00000000 		.word	LatchInputSync0Value
 382              		.cfi_endproc
 383              	.LFE140:
 385              		.section	.text.MainInit,"ax",%progbits
 386              		.align	1
 387              		.global	MainInit
 388              		.syntax unified
 389              		.thumb
 390              		.thumb_func
 392              	MainInit:
 393              	.LFB141:
 362:Lib/ssc_app/src/ecatappl.c **** /////////////////////////////////////////////////////////////////////////////////////////
 363:Lib/ssc_app/src/ecatappl.c **** /**
 364:Lib/ssc_app/src/ecatappl.c **** 
 365:Lib/ssc_app/src/ecatappl.c ****  \brief    This function shall called within a 1ms cycle.
 366:Lib/ssc_app/src/ecatappl.c ****         Set Run and Error Led depending on the Led state
 367:Lib/ssc_app/src/ecatappl.c **** 
 368:Lib/ssc_app/src/ecatappl.c **** *////////////////////////////////////////////////////////////////////////////////////////
 369:Lib/ssc_app/src/ecatappl.c **** /////////////////////////////////////////////////////////////////////////////////////////
 370:Lib/ssc_app/src/ecatappl.c **** /**
 371:Lib/ssc_app/src/ecatappl.c ****  \param     pObjectDictionary   Pointer to application specific object dictionary.
 372:Lib/ssc_app/src/ecatappl.c ****                                 NULL if no specific object are available.
 373:Lib/ssc_app/src/ecatappl.c **** \return     0 if initialization was successful
 374:Lib/ssc_app/src/ecatappl.c **** 
 375:Lib/ssc_app/src/ecatappl.c ****  \brief    This function initialize the EtherCAT Sample Code
 376:Lib/ssc_app/src/ecatappl.c **** 
 377:Lib/ssc_app/src/ecatappl.c **** *////////////////////////////////////////////////////////////////////////////////////////
 378:Lib/ssc_app/src/ecatappl.c **** 
 379:Lib/ssc_app/src/ecatappl.c **** UINT16 MainInit(void)
 380:Lib/ssc_app/src/ecatappl.c **** {
 394              		.loc 1 380 1 view -0
 395              		.cfi_startproc
 396              		@ args = 0, pretend = 0, frame = 0
 397              		@ frame_needed = 0, uses_anonymous_args = 0
 398 0000 08B5     		push	{r3, lr}
 399              		.cfi_def_cfa_offset 8
 400              		.cfi_offset 3, -8
 401              		.cfi_offset 14, -4
 381:Lib/ssc_app/src/ecatappl.c ****     UINT16 Error = 0;
 402              		.loc 1 381 5 view .LVU91
 403              	.LVL14:
 382:Lib/ssc_app/src/ecatappl.c **** /*Hardware init function need to be called from the application layer*/
 383:Lib/ssc_app/src/ecatappl.c **** 
 384:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_START(V5.11) EEPROM1*/
ARM GAS  /tmp/ccCXu24i.s 			page 15


 385:Lib/ssc_app/src/ecatappl.c **** #ifdef SET_EEPROM_PTR
 386:Lib/ssc_app/src/ecatappl.c ****     SET_EEPROM_PTR
 387:Lib/ssc_app/src/ecatappl.c **** #endif
 388:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_END(V5.11) EEPROM1*/
 389:Lib/ssc_app/src/ecatappl.c **** 
 390:Lib/ssc_app/src/ecatappl.c ****     /* initialize the EtherCAT Slave Interface */
 391:Lib/ssc_app/src/ecatappl.c ****     ECAT_Init();
 404              		.loc 1 391 5 view .LVU92
 405 0002 FFF7FEFF 		bl	ECAT_Init
 406              	.LVL15:
 392:Lib/ssc_app/src/ecatappl.c ****     /* initialize the objects */
 393:Lib/ssc_app/src/ecatappl.c ****     COE_ObjInit();
 407              		.loc 1 393 5 view .LVU93
 408 0006 FFF7FEFF 		bl	COE_ObjInit
 409              	.LVL16:
 394:Lib/ssc_app/src/ecatappl.c **** 
 395:Lib/ssc_app/src/ecatappl.c ****     /*Timer initialization*/
 396:Lib/ssc_app/src/ecatappl.c ****     u16BusCycleCntMs = 0;
 410              		.loc 1 396 5 view .LVU94
 411              		.loc 1 396 22 is_stmt 0 view .LVU95
 412 000a 0020     		movs	r0, #0
 413 000c 044B     		ldr	r3, .L34
 414 000e 1880     		strh	r0, [r3]	@ movhi
 397:Lib/ssc_app/src/ecatappl.c ****     StartTimerCnt = 0;
 415              		.loc 1 397 5 is_stmt 1 view .LVU96
 416              		.loc 1 397 19 is_stmt 0 view .LVU97
 417 0010 044B     		ldr	r3, .L34+4
 418 0012 1860     		str	r0, [r3]
 398:Lib/ssc_app/src/ecatappl.c ****     bCycleTimeMeasurementStarted = FALSE;
 419              		.loc 1 398 5 is_stmt 1 view .LVU98
 420              		.loc 1 398 34 is_stmt 0 view .LVU99
 421 0014 044B     		ldr	r3, .L34+8
 422 0016 1870     		strb	r0, [r3]
 399:Lib/ssc_app/src/ecatappl.c **** 
 400:Lib/ssc_app/src/ecatappl.c ****     /*indicate that the slave stack initialization finished*/
 401:Lib/ssc_app/src/ecatappl.c ****     bInitFinished = TRUE;
 423              		.loc 1 401 5 is_stmt 1 view .LVU100
 424              		.loc 1 401 19 is_stmt 0 view .LVU101
 425 0018 044B     		ldr	r3, .L34+12
 426 001a 0122     		movs	r2, #1
 427 001c 1A70     		strb	r2, [r3]
 402:Lib/ssc_app/src/ecatappl.c **** 
 403:Lib/ssc_app/src/ecatappl.c **** /*Application Init need to be called from the application layer*/
 404:Lib/ssc_app/src/ecatappl.c ****      return Error;
 428              		.loc 1 404 6 is_stmt 1 view .LVU102
 405:Lib/ssc_app/src/ecatappl.c **** }
 429              		.loc 1 405 1 is_stmt 0 view .LVU103
 430 001e 08BD     		pop	{r3, pc}
 431              	.L35:
 432              		.align	2
 433              	.L34:
 434 0020 00000000 		.word	.LANCHOR2
 435 0024 00000000 		.word	.LANCHOR4
 436 0028 00000000 		.word	.LANCHOR3
 437 002c 00000000 		.word	.LANCHOR5
 438              		.cfi_endproc
 439              	.LFE141:
ARM GAS  /tmp/ccCXu24i.s 			page 16


 441              		.section	.text.ECAT_Application,"ax",%progbits
 442              		.align	1
 443              		.global	ECAT_Application
 444              		.syntax unified
 445              		.thumb
 446              		.thumb_func
 448              	ECAT_Application:
 449              	.LFB143:
 406:Lib/ssc_app/src/ecatappl.c **** 
 407:Lib/ssc_app/src/ecatappl.c **** 
 408:Lib/ssc_app/src/ecatappl.c **** /////////////////////////////////////////////////////////////////////////////////////////
 409:Lib/ssc_app/src/ecatappl.c **** /**
 410:Lib/ssc_app/src/ecatappl.c **** 
 411:Lib/ssc_app/src/ecatappl.c ****  \brief    This function shall be called cyclically from main
 412:Lib/ssc_app/src/ecatappl.c **** 
 413:Lib/ssc_app/src/ecatappl.c **** *////////////////////////////////////////////////////////////////////////////////////////
 414:Lib/ssc_app/src/ecatappl.c **** 
 415:Lib/ssc_app/src/ecatappl.c **** void MainLoop(void)
 416:Lib/ssc_app/src/ecatappl.c **** {
 417:Lib/ssc_app/src/ecatappl.c ****     /*return if initialization not finished */
 418:Lib/ssc_app/src/ecatappl.c ****     if(bInitFinished == FALSE)
 419:Lib/ssc_app/src/ecatappl.c ****         return;
 420:Lib/ssc_app/src/ecatappl.c **** 
 421:Lib/ssc_app/src/ecatappl.c **** 
 422:Lib/ssc_app/src/ecatappl.c **** 
 423:Lib/ssc_app/src/ecatappl.c ****         /* FreeRun-Mode:  bEscIntEnabled = FALSE, bDcSyncActive = FALSE
 424:Lib/ssc_app/src/ecatappl.c ****            Synchron-Mode: bEscIntEnabled = TRUE, bDcSyncActive = FALSE
 425:Lib/ssc_app/src/ecatappl.c ****            DC-Mode:       bEscIntEnabled = TRUE, bDcSyncActive = TRUE */
 426:Lib/ssc_app/src/ecatappl.c ****         if (
 427:Lib/ssc_app/src/ecatappl.c ****             (!bEscIntEnabled || !bEcatFirstOutputsReceived)     /* SM-Synchronous, but not SM-event
 428:Lib/ssc_app/src/ecatappl.c ****           && !bDcSyncActive                                               /* DC-Synchronous */
 429:Lib/ssc_app/src/ecatappl.c ****             )
 430:Lib/ssc_app/src/ecatappl.c ****         {
 431:Lib/ssc_app/src/ecatappl.c ****             /* if the application is running in ECAT Synchron Mode the function ECAT_Application is
 432:Lib/ssc_app/src/ecatappl.c ****                from the ESC interrupt routine (in mcihw.c or spihw.c),
 433:Lib/ssc_app/src/ecatappl.c ****                in ECAT Synchron Mode it should be additionally checked, if the SM-event is received
 434:Lib/ssc_app/src/ecatappl.c ****                at least once (bEcatFirstOutputsReceived = 1), otherwise no interrupt is generated
 435:Lib/ssc_app/src/ecatappl.c ****                and the function ECAT_Application has to be called here (with interrupts disabled,
 436:Lib/ssc_app/src/ecatappl.c ****                because the SM-event could be generated while executing ECAT_Application) */
 437:Lib/ssc_app/src/ecatappl.c ****             if ( !bEscIntEnabled )
 438:Lib/ssc_app/src/ecatappl.c ****             {
 439:Lib/ssc_app/src/ecatappl.c ****                 /* application is running in ECAT FreeRun Mode,
 440:Lib/ssc_app/src/ecatappl.c ****                    first we have to check, if outputs were received */
 441:Lib/ssc_app/src/ecatappl.c ****                 UINT16 ALEvent = HW_GetALEventRegister();
 442:Lib/ssc_app/src/ecatappl.c ****                 ALEvent = SWAPWORD(ALEvent);
 443:Lib/ssc_app/src/ecatappl.c **** 
 444:Lib/ssc_app/src/ecatappl.c ****                 if ( ALEvent & PROCESS_OUTPUT_EVENT )
 445:Lib/ssc_app/src/ecatappl.c ****                 {
 446:Lib/ssc_app/src/ecatappl.c ****                     /* set the flag for the state machine behaviour */
 447:Lib/ssc_app/src/ecatappl.c ****                     bEcatFirstOutputsReceived = TRUE;
 448:Lib/ssc_app/src/ecatappl.c ****                     if ( bEcatOutputUpdateRunning )
 449:Lib/ssc_app/src/ecatappl.c ****                     {
 450:Lib/ssc_app/src/ecatappl.c ****                         /* update the outputs */
 451:Lib/ssc_app/src/ecatappl.c ****                         PDO_OutputMapping();
 452:Lib/ssc_app/src/ecatappl.c ****                     }
 453:Lib/ssc_app/src/ecatappl.c ****                 }
 454:Lib/ssc_app/src/ecatappl.c ****                 else if ( nPdOutputSize == 0 )
ARM GAS  /tmp/ccCXu24i.s 			page 17


 455:Lib/ssc_app/src/ecatappl.c ****                 {
 456:Lib/ssc_app/src/ecatappl.c ****                     /* if no outputs are transmitted, the watchdog must be reset, when the inputs w
 457:Lib/ssc_app/src/ecatappl.c ****                     if ( ALEvent & PROCESS_INPUT_EVENT )
 458:Lib/ssc_app/src/ecatappl.c ****                     {
 459:Lib/ssc_app/src/ecatappl.c ****                         /* Outputs were updated, set flag for watchdog monitoring */
 460:Lib/ssc_app/src/ecatappl.c ****                         bEcatFirstOutputsReceived = TRUE;
 461:Lib/ssc_app/src/ecatappl.c ****                     }
 462:Lib/ssc_app/src/ecatappl.c ****                 }
 463:Lib/ssc_app/src/ecatappl.c ****             }
 464:Lib/ssc_app/src/ecatappl.c **** 
 465:Lib/ssc_app/src/ecatappl.c ****             DISABLE_ESC_INT();
 466:Lib/ssc_app/src/ecatappl.c ****             ECAT_Application();
 467:Lib/ssc_app/src/ecatappl.c **** 
 468:Lib/ssc_app/src/ecatappl.c ****             if ( bEcatInputUpdateRunning )
 469:Lib/ssc_app/src/ecatappl.c ****             {
 470:Lib/ssc_app/src/ecatappl.c ****                 /* EtherCAT slave is at least in SAFE-OPERATIONAL, update inputs */
 471:Lib/ssc_app/src/ecatappl.c ****                 PDO_InputMapping();
 472:Lib/ssc_app/src/ecatappl.c ****             }
 473:Lib/ssc_app/src/ecatappl.c ****             ENABLE_ESC_INT();
 474:Lib/ssc_app/src/ecatappl.c ****         }
 475:Lib/ssc_app/src/ecatappl.c **** 	#if !ECAT_TIMER_INT
 476:Lib/ssc_app/src/ecatappl.c ****         /* there is no interrupt routine for the hardware timer so check the timer register if the 
 477:Lib/ssc_app/src/ecatappl.c ****         {
 478:Lib/ssc_app/src/ecatappl.c ****             UINT32 CurTimer = (UINT32)HW_GetTimer();
 479:Lib/ssc_app/src/ecatappl.c **** 
 480:Lib/ssc_app/src/ecatappl.c ****             if(CurTimer>= ECAT_TIMER_INC_P_MS)
 481:Lib/ssc_app/src/ecatappl.c ****             {
 482:Lib/ssc_app/src/ecatappl.c ****                 ECAT_CheckTimer();
 483:Lib/ssc_app/src/ecatappl.c **** 
 484:Lib/ssc_app/src/ecatappl.c ****                 HW_ClearTimer();
 485:Lib/ssc_app/src/ecatappl.c **** 
 486:Lib/ssc_app/src/ecatappl.c ****             }
 487:Lib/ssc_app/src/ecatappl.c ****         }
 488:Lib/ssc_app/src/ecatappl.c **** #endif
 489:Lib/ssc_app/src/ecatappl.c ****         /* call EtherCAT functions */
 490:Lib/ssc_app/src/ecatappl.c ****         ECAT_Main();
 491:Lib/ssc_app/src/ecatappl.c **** 
 492:Lib/ssc_app/src/ecatappl.c ****         /* call lower prior application part */
 493:Lib/ssc_app/src/ecatappl.c ****        COE_Main();
 494:Lib/ssc_app/src/ecatappl.c ****        CheckIfEcatError();
 495:Lib/ssc_app/src/ecatappl.c **** 
 496:Lib/ssc_app/src/ecatappl.c **** }
 497:Lib/ssc_app/src/ecatappl.c **** 
 498:Lib/ssc_app/src/ecatappl.c **** /*The main function was moved to the application files.*/
 499:Lib/ssc_app/src/ecatappl.c **** /////////////////////////////////////////////////////////////////////////////////////////
 500:Lib/ssc_app/src/ecatappl.c **** /**
 501:Lib/ssc_app/src/ecatappl.c ****  \brief    ECAT_Application (prev. SSC versions "COE_Application")
 502:Lib/ssc_app/src/ecatappl.c ****  this function calculates and the physical process signals and triggers the input mapping
 503:Lib/ssc_app/src/ecatappl.c **** *////////////////////////////////////////////////////////////////////////////////////////
 504:Lib/ssc_app/src/ecatappl.c **** void ECAT_Application(void)
 505:Lib/ssc_app/src/ecatappl.c **** {
 450              		.loc 1 505 1 is_stmt 1 view -0
 451              		.cfi_startproc
 452              		@ args = 0, pretend = 0, frame = 0
 453              		@ frame_needed = 0, uses_anonymous_args = 0
 454 0000 08B5     		push	{r3, lr}
 455              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/ccCXu24i.s 			page 18


 456              		.cfi_offset 3, -8
 457              		.cfi_offset 14, -4
 506:Lib/ssc_app/src/ecatappl.c ****     {
 507:Lib/ssc_app/src/ecatappl.c ****         APPL_Application();
 458              		.loc 1 507 9 view .LVU105
 459 0002 FFF7FEFF 		bl	APPL_Application
 460              	.LVL17:
 508:Lib/ssc_app/src/ecatappl.c ****     }
 509:Lib/ssc_app/src/ecatappl.c **** /* PDO Input mapping is called from the specific trigger ISR */
 510:Lib/ssc_app/src/ecatappl.c **** }
 461              		.loc 1 510 1 is_stmt 0 view .LVU106
 462 0006 08BD     		pop	{r3, pc}
 463              		.cfi_endproc
 464              	.LFE143:
 466              		.section	.text.PDI_Isr,"ax",%progbits
 467              		.align	1
 468              		.global	PDI_Isr
 469              		.syntax unified
 470              		.thumb
 471              		.thumb_func
 473              	PDI_Isr:
 474              	.LFB138:
 170:Lib/ssc_app/src/ecatappl.c ****     if(bEscIntEnabled)
 475              		.loc 1 170 1 is_stmt 1 view -0
 476              		.cfi_startproc
 477              		@ args = 0, pretend = 0, frame = 0
 478              		@ frame_needed = 0, uses_anonymous_args = 0
 171:Lib/ssc_app/src/ecatappl.c ****     {
 479              		.loc 1 171 5 view .LVU108
 171:Lib/ssc_app/src/ecatappl.c ****     {
 480              		.loc 1 171 8 is_stmt 0 view .LVU109
 481 0000 394B     		ldr	r3, .L56
 482 0002 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 171:Lib/ssc_app/src/ecatappl.c ****     {
 483              		.loc 1 171 7 view .LVU110
 484 0004 03B9     		cbnz	r3, .L52
 485 0006 7047     		bx	lr
 486              	.L52:
 170:Lib/ssc_app/src/ecatappl.c ****     if(bEscIntEnabled)
 487              		.loc 1 170 1 view .LVU111
 488 0008 70B5     		push	{r4, r5, r6, lr}
 489              		.cfi_def_cfa_offset 16
 490              		.cfi_offset 4, -16
 491              		.cfi_offset 5, -12
 492              		.cfi_offset 6, -8
 493              		.cfi_offset 14, -4
 494              	.LBB18:
 174:Lib/ssc_app/src/ecatappl.c ****         ALEvent = SWAPWORD(ALEvent);
 495              		.loc 1 174 9 is_stmt 1 view .LVU112
 174:Lib/ssc_app/src/ecatappl.c ****         ALEvent = SWAPWORD(ALEvent);
 496              		.loc 1 174 27 is_stmt 0 view .LVU113
 497 000a FFF7FEFF 		bl	HW_GetALEventRegister_Isr
 498              	.LVL18:
 499 000e 0446     		mov	r4, r0
 500              	.LVL19:
 175:Lib/ssc_app/src/ecatappl.c **** 
 501              		.loc 1 175 9 is_stmt 1 view .LVU114
ARM GAS  /tmp/ccCXu24i.s 			page 19


 177:Lib/ssc_app/src/ecatappl.c ****         {
 502              		.loc 1 177 9 view .LVU115
 177:Lib/ssc_app/src/ecatappl.c ****         {
 503              		.loc 1 177 12 is_stmt 0 view .LVU116
 504 0010 10F4806F 		tst	r0, #1024
 505 0014 18D0     		beq	.L40
 179:Lib/ssc_app/src/ecatappl.c ****             {
 506              		.loc 1 179 13 is_stmt 1 view .LVU117
 179:Lib/ssc_app/src/ecatappl.c ****             {
 507              		.loc 1 179 16 is_stmt 0 view .LVU118
 508 0016 354B     		ldr	r3, .L56+4
 509 0018 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 179:Lib/ssc_app/src/ecatappl.c ****             {
 510              		.loc 1 179 15 view .LVU119
 511 001a 2BB1     		cbz	r3, .L41
 179:Lib/ssc_app/src/ecatappl.c ****             {
 512              		.loc 1 179 27 discriminator 1 view .LVU120
 513 001c 344B     		ldr	r3, .L56+8
 514 001e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 515 0020 13B1     		cbz	r3, .L41
 182:Lib/ssc_app/src/ecatappl.c ****             }
 516              		.loc 1 182 17 is_stmt 1 view .LVU121
 182:Lib/ssc_app/src/ecatappl.c ****             }
 517              		.loc 1 182 35 is_stmt 0 view .LVU122
 518 0022 344B     		ldr	r3, .L56+12
 519 0024 0022     		movs	r2, #0
 520 0026 1A80     		strh	r2, [r3]	@ movhi
 521              	.L41:
 184:Lib/ssc_app/src/ecatappl.c ****                 sSyncManOutPar.u16SmEventMissedCounter--;
 522              		.loc 1 184 13 is_stmt 1 view .LVU123
 184:Lib/ssc_app/src/ecatappl.c ****                 sSyncManOutPar.u16SmEventMissedCounter--;
 523              		.loc 1 184 30 is_stmt 0 view .LVU124
 524 0028 334B     		ldr	r3, .L56+16
 525 002a 1B8D     		ldrh	r3, [r3, #40]
 184:Lib/ssc_app/src/ecatappl.c ****                 sSyncManOutPar.u16SmEventMissedCounter--;
 526              		.loc 1 184 15 view .LVU125
 527 002c 13B1     		cbz	r3, .L42
 185:Lib/ssc_app/src/ecatappl.c **** 
 528              		.loc 1 185 17 is_stmt 1 view .LVU126
 185:Lib/ssc_app/src/ecatappl.c **** 
 529              		.loc 1 185 55 is_stmt 0 view .LVU127
 530 002e 013B     		subs	r3, r3, #1
 531 0030 314A     		ldr	r2, .L56+16
 532 0032 1385     		strh	r3, [r2, #40]	@ movhi
 533              	.L42:
 190:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_END(V5.11) ECAT6*/
 534              		.loc 1 190 13 is_stmt 1 view .LVU128
 535 0034 FFF7FEFF 		bl	HandleBusCycleCalculation
 536              	.LVL20:
 194:Lib/ssc_app/src/ecatappl.c **** 
 537              		.loc 1 194 9 view .LVU129
 194:Lib/ssc_app/src/ecatappl.c **** 
 538              		.loc 1 194 35 is_stmt 0 view .LVU130
 539 0038 304B     		ldr	r3, .L56+20
 540 003a 0122     		movs	r2, #1
 541 003c 1A70     		strb	r2, [r3]
 200:Lib/ssc_app/src/ecatappl.c ****         {
ARM GAS  /tmp/ccCXu24i.s 			page 20


 542              		.loc 1 200 9 is_stmt 1 view .LVU131
 200:Lib/ssc_app/src/ecatappl.c ****         {
 543              		.loc 1 200 14 is_stmt 0 view .LVU132
 544 003e 304B     		ldr	r3, .L56+24
 545 0040 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 200:Lib/ssc_app/src/ecatappl.c ****         {
 546              		.loc 1 200 12 view .LVU133
 547 0042 D3B1     		cbz	r3, .L43
 203:Lib/ssc_app/src/ecatappl.c ****         }
 548              		.loc 1 203 13 is_stmt 1 view .LVU134
 549 0044 FFF7FEFF 		bl	PDO_OutputMapping
 550              	.LVL21:
 551              	.L40:
 214:Lib/ssc_app/src/ecatappl.c ****         {
 552              		.loc 1 214 9 view .LVU135
 214:Lib/ssc_app/src/ecatappl.c ****         {
 553              		.loc 1 214 12 is_stmt 0 view .LVU136
 554 0048 14F4006F 		tst	r4, #2048
 555 004c 02D0     		beq	.L44
 214:Lib/ssc_app/src/ecatappl.c ****         {
 556              		.loc 1 214 65 discriminator 1 view .LVU137
 557 004e 2D4B     		ldr	r3, .L56+28
 558 0050 1B88     		ldrh	r3, [r3]
 214:Lib/ssc_app/src/ecatappl.c ****         {
 559              		.loc 1 214 47 discriminator 1 view .LVU138
 560 0052 2BB3     		cbz	r3, .L53
 561              	.L44:
 224:Lib/ssc_app/src/ecatappl.c ****         {
 562              		.loc 1 224 9 is_stmt 1 view .LVU139
 224:Lib/ssc_app/src/ecatappl.c ****         {
 563              		.loc 1 224 27 is_stmt 0 view .LVU140
 564 0054 284B     		ldr	r3, .L56+16
 565 0056 5B88     		ldrh	r3, [r3, #2]
 224:Lib/ssc_app/src/ecatappl.c ****         {
 566              		.loc 1 224 12 view .LVU141
 567 0058 012B     		cmp	r3, #1
 568 005a 24D0     		beq	.L54
 569              	.L45:
 230:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_START(V5.11) ESM7*/
 570              		.loc 1 230 5 is_stmt 1 view .LVU142
 230:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_START(V5.11) ESM7*/
 571              		.loc 1 230 10 is_stmt 0 view .LVU143
 572 005c 2A4B     		ldr	r3, .L56+32
 573 005e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 230:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_START(V5.11) ESM7*/
 574              		.loc 1 230 8 view .LVU144
 575 0060 2BB1     		cbz	r3, .L46
 232:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_END(V5.11) ESM7*/
 576              		.loc 1 232 26 view .LVU145
 577 0062 2A4B     		ldr	r3, .L56+36
 578 0064 5B88     		ldrh	r3, [r3, #2]
 232:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_END(V5.11) ESM7*/
 579              		.loc 1 232 8 view .LVU146
 580 0066 012B     		cmp	r3, #1
 581 0068 20D0     		beq	.L47
 232:Lib/ssc_app/src/ecatappl.c **** /*ECATCHANGE_END(V5.11) ESM7*/
 582              		.loc 1 232 64 discriminator 1 view .LVU147
ARM GAS  /tmp/ccCXu24i.s 			page 21


 583 006a 222B     		cmp	r3, #34
 584 006c 1ED0     		beq	.L47
 585              	.L46:
 244:Lib/ssc_app/src/ecatappl.c ****     ALEvent = SWAPWORD(ALEvent);
 586              		.loc 1 244 5 is_stmt 1 view .LVU148
 244:Lib/ssc_app/src/ecatappl.c ****     ALEvent = SWAPWORD(ALEvent);
 587              		.loc 1 244 15 is_stmt 0 view .LVU149
 588 006e FFF7FEFF 		bl	HW_GetALEventRegister_Isr
 589              	.LVL22:
 245:Lib/ssc_app/src/ecatappl.c **** 
 590              		.loc 1 245 5 is_stmt 1 view .LVU150
 247:Lib/ssc_app/src/ecatappl.c ****     {
 591              		.loc 1 247 5 view .LVU151
 247:Lib/ssc_app/src/ecatappl.c ****     {
 592              		.loc 1 247 8 is_stmt 0 view .LVU152
 593 0072 10F4806F 		tst	r0, #1024
 594 0076 1CD1     		bne	.L55
 595              	.LVL23:
 596              	.L38:
 247:Lib/ssc_app/src/ecatappl.c ****     {
 597              		.loc 1 247 8 view .LVU153
 598              	.LBE18:
 257:Lib/ssc_app/src/ecatappl.c **** 
 599              		.loc 1 257 1 view .LVU154
 600 0078 70BD     		pop	{r4, r5, r6, pc}
 601              	.L43:
 602              	.LBB19:
 208:Lib/ssc_app/src/ecatappl.c ****             HW_EscReadWordIsr(u16dummy,(nEscAddrOutputData+nPdOutputSize-2));
 603              		.loc 1 208 13 is_stmt 1 view .LVU155
 604 007a 254E     		ldr	r6, .L56+40
 605 007c 254D     		ldr	r5, .L56+44
 606 007e 0222     		movs	r2, #2
 607 0080 3188     		ldrh	r1, [r6]
 608 0082 2846     		mov	r0, r5
 609 0084 FFF7FEFF 		bl	HW_EscReadIsr
 610              	.LVL24:
 209:Lib/ssc_app/src/ecatappl.c ****         }
 611              		.loc 1 209 13 view .LVU156
 612 0088 3188     		ldrh	r1, [r6]
 613 008a 1E4B     		ldr	r3, .L56+28
 614 008c 1B88     		ldrh	r3, [r3]
 615 008e 1944     		add	r1, r1, r3
 616 0090 89B2     		uxth	r1, r1
 617 0092 0239     		subs	r1, r1, #2
 618 0094 0222     		movs	r2, #2
 619 0096 89B2     		uxth	r1, r1
 620 0098 2846     		mov	r0, r5
 621 009a FFF7FEFF 		bl	HW_EscReadIsr
 622              	.LVL25:
 623 009e D3E7     		b	.L40
 624              	.L53:
 217:Lib/ssc_app/src/ecatappl.c ****         }
 625              		.loc 1 217 13 view .LVU157
 626 00a0 FFF7FEFF 		bl	HandleBusCycleCalculation
 627              	.LVL26:
 628 00a4 D6E7     		b	.L44
 629              	.L54:
ARM GAS  /tmp/ccCXu24i.s 			page 22


 227:Lib/ssc_app/src/ecatappl.c ****         }
 630              		.loc 1 227 13 view .LVU158
 631 00a6 FFF7FEFF 		bl	ECAT_Application
 632              	.LVL27:
 633 00aa D7E7     		b	.L45
 634              	.L47:
 237:Lib/ssc_app/src/ecatappl.c ****     }
 635              		.loc 1 237 9 view .LVU159
 636 00ac FFF7FEFF 		bl	PDO_InputMapping
 637              	.LVL28:
 638 00b0 DDE7     		b	.L46
 639              	.LVL29:
 640              	.L55:
 249:Lib/ssc_app/src/ecatappl.c ****         sSyncManInPar.u16CycleExceededCounter = sSyncManOutPar.u16CycleExceededCounter;
 641              		.loc 1 249 9 view .LVU160
 249:Lib/ssc_app/src/ecatappl.c ****         sSyncManInPar.u16CycleExceededCounter = sSyncManOutPar.u16CycleExceededCounter;
 642              		.loc 1 249 23 is_stmt 0 view .LVU161
 643 00b2 114A     		ldr	r2, .L56+16
 644 00b4 538D     		ldrh	r3, [r2, #42]
 249:Lib/ssc_app/src/ecatappl.c ****         sSyncManInPar.u16CycleExceededCounter = sSyncManOutPar.u16CycleExceededCounter;
 645              		.loc 1 249 47 view .LVU162
 646 00b6 0133     		adds	r3, r3, #1
 647 00b8 9BB2     		uxth	r3, r3
 648 00ba 5385     		strh	r3, [r2, #42]	@ movhi
 250:Lib/ssc_app/src/ecatappl.c **** 
 649              		.loc 1 250 9 is_stmt 1 view .LVU163
 250:Lib/ssc_app/src/ecatappl.c **** 
 650              		.loc 1 250 47 is_stmt 0 view .LVU164
 651 00bc 134A     		ldr	r2, .L56+36
 652 00be 5385     		strh	r3, [r2, #42]	@ movhi
 253:Lib/ssc_app/src/ecatappl.c ****             HW_EscReadWordIsr(u16dummy,(nEscAddrOutputData+nPdOutputSize-2));
 653              		.loc 1 253 13 is_stmt 1 view .LVU165
 654 00c0 134D     		ldr	r5, .L56+40
 655 00c2 144C     		ldr	r4, .L56+44
 656 00c4 0222     		movs	r2, #2
 657 00c6 2988     		ldrh	r1, [r5]
 658 00c8 2046     		mov	r0, r4
 659              	.LVL30:
 253:Lib/ssc_app/src/ecatappl.c ****             HW_EscReadWordIsr(u16dummy,(nEscAddrOutputData+nPdOutputSize-2));
 660              		.loc 1 253 13 is_stmt 0 view .LVU166
 661 00ca FFF7FEFF 		bl	HW_EscReadIsr
 662              	.LVL31:
 254:Lib/ssc_app/src/ecatappl.c ****     }
 663              		.loc 1 254 13 is_stmt 1 view .LVU167
 664 00ce 2988     		ldrh	r1, [r5]
 665 00d0 0C4B     		ldr	r3, .L56+28
 666 00d2 1B88     		ldrh	r3, [r3]
 667 00d4 1944     		add	r1, r1, r3
 668 00d6 89B2     		uxth	r1, r1
 669 00d8 0239     		subs	r1, r1, #2
 670 00da 0222     		movs	r2, #2
 671 00dc 89B2     		uxth	r1, r1
 672 00de 2046     		mov	r0, r4
 673 00e0 FFF7FEFF 		bl	HW_EscReadIsr
 674              	.LVL32:
 675              	.LBE19:
 257:Lib/ssc_app/src/ecatappl.c **** 
ARM GAS  /tmp/ccCXu24i.s 			page 23


 676              		.loc 1 257 1 is_stmt 0 view .LVU168
 677 00e4 C8E7     		b	.L38
 678              	.L57:
 679 00e6 00BF     		.align	2
 680              	.L56:
 681 00e8 00000000 		.word	bEscIntEnabled
 682 00ec 00000000 		.word	bDcRunning
 683 00f0 00000000 		.word	bDcSyncActive
 684 00f4 00000000 		.word	u16SmSync0Counter
 685 00f8 00000000 		.word	sSyncManOutPar
 686 00fc 00000000 		.word	bEcatFirstOutputsReceived
 687 0100 00000000 		.word	bEcatOutputUpdateRunning
 688 0104 00000000 		.word	nPdOutputSize
 689 0108 00000000 		.word	bEcatInputUpdateRunning
 690 010c 00000000 		.word	sSyncManInPar
 691 0110 00000000 		.word	nEscAddrOutputData
 692 0114 00000000 		.word	u16dummy
 693              		.cfi_endproc
 694              	.LFE138:
 696              		.section	.text.Sync0_Isr,"ax",%progbits
 697              		.align	1
 698              		.global	Sync0_Isr
 699              		.syntax unified
 700              		.thumb
 701              		.thumb_func
 703              	Sync0_Isr:
 704              	.LFB139:
 260:Lib/ssc_app/src/ecatappl.c ****      Sync0WdCounter = 0;
 705              		.loc 1 260 1 is_stmt 1 view -0
 706              		.cfi_startproc
 707              		@ args = 0, pretend = 0, frame = 0
 708              		@ frame_needed = 0, uses_anonymous_args = 0
 709 0000 08B5     		push	{r3, lr}
 710              		.cfi_def_cfa_offset 8
 711              		.cfi_offset 3, -8
 712              		.cfi_offset 14, -4
 261:Lib/ssc_app/src/ecatappl.c **** 
 713              		.loc 1 261 6 view .LVU170
 261:Lib/ssc_app/src/ecatappl.c **** 
 714              		.loc 1 261 21 is_stmt 0 view .LVU171
 715 0002 334B     		ldr	r3, .L71
 716 0004 0022     		movs	r2, #0
 717 0006 1A80     		strh	r2, [r3]	@ movhi
 263:Lib/ssc_app/src/ecatappl.c ****     {
 718              		.loc 1 263 5 is_stmt 1 view .LVU172
 263:Lib/ssc_app/src/ecatappl.c ****     {
 719              		.loc 1 263 8 is_stmt 0 view .LVU173
 720 0008 324B     		ldr	r3, .L71+4
 721 000a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 263:Lib/ssc_app/src/ecatappl.c ****     {
 722              		.loc 1 263 7 view .LVU174
 723 000c 002B     		cmp	r3, #0
 724 000e 41D0     		beq	.L58
 266:Lib/ssc_app/src/ecatappl.c ****         {
 725              		.loc 1 266 9 is_stmt 1 view .LVU175
 266:Lib/ssc_app/src/ecatappl.c ****         {
 726              		.loc 1 266 14 is_stmt 0 view .LVU176
ARM GAS  /tmp/ccCXu24i.s 			page 24


 727 0010 314B     		ldr	r3, .L71+8
 728 0012 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 266:Lib/ssc_app/src/ecatappl.c ****         {
 729              		.loc 1 266 12 view .LVU177
 730 0014 1BB1     		cbz	r3, .L60
 268:Lib/ssc_app/src/ecatappl.c ****         }
 731              		.loc 1 268 13 is_stmt 1 view .LVU178
 268:Lib/ssc_app/src/ecatappl.c ****         }
 732              		.loc 1 268 35 is_stmt 0 view .LVU179
 733 0016 314A     		ldr	r2, .L71+12
 734 0018 1388     		ldrh	r3, [r2]
 735 001a 0133     		adds	r3, r3, #1
 736 001c 1380     		strh	r3, [r2]	@ movhi
 737              	.L60:
 272:Lib/ssc_app/src/ecatappl.c ****         {
 738              		.loc 1 272 9 is_stmt 1 view .LVU180
 272:Lib/ssc_app/src/ecatappl.c ****         {
 739              		.loc 1 272 28 is_stmt 0 view .LVU181
 740 001e 304B     		ldr	r3, .L71+16
 741 0020 1B88     		ldrh	r3, [r3]
 272:Lib/ssc_app/src/ecatappl.c ****         {
 742              		.loc 1 272 11 view .LVU182
 743 0022 2BB3     		cbz	r3, .L61
 275:Lib/ssc_app/src/ecatappl.c ****            {
 744              		.loc 1 275 12 is_stmt 1 view .LVU183
 275:Lib/ssc_app/src/ecatappl.c ****            {
 745              		.loc 1 275 34 is_stmt 0 view .LVU184
 746 0024 2F4A     		ldr	r2, .L71+20
 747 0026 1288     		ldrh	r2, [r2]
 275:Lib/ssc_app/src/ecatappl.c ****            {
 748              		.loc 1 275 15 view .LVU185
 749 0028 9342     		cmp	r3, r2
 750 002a 18D2     		bcs	.L62
 278:Lib/ssc_app/src/ecatappl.c ****               {
 751              		.loc 1 278 15 is_stmt 1 view .LVU186
 278:Lib/ssc_app/src/ecatappl.c ****               {
 752              		.loc 1 278 34 is_stmt 0 view .LVU187
 753 002c 2E4B     		ldr	r3, .L71+24
 754 002e 1B88     		ldrh	r3, [r3]
 278:Lib/ssc_app/src/ecatappl.c ****               {
 755              		.loc 1 278 18 view .LVU188
 756 0030 43B1     		cbz	r3, .L63
 278:Lib/ssc_app/src/ecatappl.c ****               {
 757              		.loc 1 278 57 discriminator 1 view .LVU189
 758 0032 2E49     		ldr	r1, .L71+28
 759 0034 098D     		ldrh	r1, [r1, #40]
 278:Lib/ssc_app/src/ecatappl.c ****               {
 760              		.loc 1 278 99 discriminator 1 view .LVU190
 761 0036 2E48     		ldr	r0, .L71+32
 762 0038 0089     		ldrh	r0, [r0, #8]
 278:Lib/ssc_app/src/ecatappl.c ****               {
 763              		.loc 1 278 39 discriminator 1 view .LVU191
 764 003a 8142     		cmp	r1, r0
 765 003c 02D8     		bhi	.L63
 281:Lib/ssc_app/src/ecatappl.c ****               }
 766              		.loc 1 281 18 is_stmt 1 view .LVU192
 281:Lib/ssc_app/src/ecatappl.c ****               }
ARM GAS  /tmp/ccCXu24i.s 			page 25


 767              		.loc 1 281 98 is_stmt 0 view .LVU193
 768 003e 0331     		adds	r1, r1, #3
 281:Lib/ssc_app/src/ecatappl.c ****               }
 769              		.loc 1 281 57 view .LVU194
 770 0040 2A48     		ldr	r0, .L71+28
 771 0042 0185     		strh	r1, [r0, #40]	@ movhi
 772              	.L63:
 285:Lib/ssc_app/src/ecatappl.c ****            {
 773              		.loc 1 285 12 is_stmt 1 view .LVU195
 285:Lib/ssc_app/src/ecatappl.c ****            {
 774              		.loc 1 285 30 is_stmt 0 view .LVU196
 775 0044 2B49     		ldr	r1, .L71+36
 776 0046 0988     		ldrh	r1, [r1]
 285:Lib/ssc_app/src/ecatappl.c ****            {
 777              		.loc 1 285 15 view .LVU197
 778 0048 49B1     		cbz	r1, .L62
 285:Lib/ssc_app/src/ecatappl.c ****            {
 779              		.loc 1 285 35 discriminator 1 view .LVU198
 780 004a 43B9     		cbnz	r3, .L62
 285:Lib/ssc_app/src/ecatappl.c ****            {
 781              		.loc 1 285 76 discriminator 2 view .LVU199
 782 004c 2A4B     		ldr	r3, .L71+40
 783 004e 1B8D     		ldrh	r3, [r3, #40]
 285:Lib/ssc_app/src/ecatappl.c ****            {
 784              		.loc 1 285 118 discriminator 2 view .LVU200
 785 0050 2749     		ldr	r1, .L71+32
 786 0052 0989     		ldrh	r1, [r1, #8]
 285:Lib/ssc_app/src/ecatappl.c ****            {
 787              		.loc 1 285 59 discriminator 2 view .LVU201
 788 0054 8B42     		cmp	r3, r1
 789 0056 02D8     		bhi	.L62
 288:Lib/ssc_app/src/ecatappl.c ****            }
 790              		.loc 1 288 16 is_stmt 1 view .LVU202
 288:Lib/ssc_app/src/ecatappl.c ****            }
 791              		.loc 1 288 94 is_stmt 0 view .LVU203
 792 0058 0333     		adds	r3, r3, #3
 288:Lib/ssc_app/src/ecatappl.c ****            }
 793              		.loc 1 288 54 view .LVU204
 794 005a 2749     		ldr	r1, .L71+40
 795 005c 0B85     		strh	r3, [r1, #40]	@ movhi
 796              	.L62:
 294:Lib/ssc_app/src/ecatappl.c ****            {
 797              		.loc 1 294 12 is_stmt 1 view .LVU205
 294:Lib/ssc_app/src/ecatappl.c ****            {
 798              		.loc 1 294 31 is_stmt 0 view .LVU206
 799 005e 224B     		ldr	r3, .L71+24
 800 0060 1B88     		ldrh	r3, [r3]
 294:Lib/ssc_app/src/ecatappl.c ****            {
 801              		.loc 1 294 15 view .LVU207
 802 0062 13B9     		cbnz	r3, .L64
 294:Lib/ssc_app/src/ecatappl.c ****            {
 803              		.loc 1 294 54 discriminator 1 view .LVU208
 804 0064 234B     		ldr	r3, .L71+36
 805 0066 1B88     		ldrh	r3, [r3]
 294:Lib/ssc_app/src/ecatappl.c ****            {
 806              		.loc 1 294 37 discriminator 1 view .LVU209
 807 0068 ABB9     		cbnz	r3, .L68
ARM GAS  /tmp/ccCXu24i.s 			page 26


 808              	.L64:
 316:Lib/ssc_app/src/ecatappl.c ****            }
 809              		.loc 1 316 15 is_stmt 1 view .LVU210
 316:Lib/ssc_app/src/ecatappl.c ****            }
 810              		.loc 1 316 32 is_stmt 0 view .LVU211
 811 006a 0132     		adds	r2, r2, #1
 812 006c 1D4B     		ldr	r3, .L71+20
 813 006e 1A80     		strh	r2, [r3]	@ movhi
 814              	.L61:
 322:Lib/ssc_app/src/ecatappl.c ****         {
 815              		.loc 1 322 9 is_stmt 1 view .LVU212
 322:Lib/ssc_app/src/ecatappl.c ****         {
 816              		.loc 1 322 12 is_stmt 0 view .LVU213
 817 0070 224B     		ldr	r3, .L71+44
 818 0072 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 322:Lib/ssc_app/src/ecatappl.c ****         {
 819              		.loc 1 322 11 view .LVU214
 820 0074 13B9     		cbnz	r3, .L66
 322:Lib/ssc_app/src/ecatappl.c ****         {
 821              		.loc 1 322 28 discriminator 1 view .LVU215
 822 0076 224B     		ldr	r3, .L71+48
 823 0078 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 824 007a E3B9     		cbnz	r3, .L69
 825              	.L66:
 329:Lib/ssc_app/src/ecatappl.c **** 
 826              		.loc 1 329 9 is_stmt 1 view .LVU216
 827 007c FFF7FEFF 		bl	ECAT_Application
 828              	.LVL33:
 331:Lib/ssc_app/src/ecatappl.c ****            && (LatchInputSync0Value > 0) && (LatchInputSync0Value == LatchInputSync0Counter) ) /* I
 829              		.loc 1 331 9 view .LVU217
 331:Lib/ssc_app/src/ecatappl.c ****            && (LatchInputSync0Value > 0) && (LatchInputSync0Value == LatchInputSync0Counter) ) /* I
 830              		.loc 1 331 14 is_stmt 0 view .LVU218
 831 0080 154B     		ldr	r3, .L71+8
 832 0082 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 331:Lib/ssc_app/src/ecatappl.c ****            && (LatchInputSync0Value > 0) && (LatchInputSync0Value == LatchInputSync0Counter) ) /* I
 833              		.loc 1 331 12 view .LVU219
 834 0084 33B1     		cbz	r3, .L58
 332:Lib/ssc_app/src/ecatappl.c ****         {
 835              		.loc 1 332 37 view .LVU220
 836 0086 1F4B     		ldr	r3, .L71+52
 837 0088 1B88     		ldrh	r3, [r3]
 332:Lib/ssc_app/src/ecatappl.c ****         {
 838              		.loc 1 332 12 view .LVU221
 839 008a 1BB1     		cbz	r3, .L58
 332:Lib/ssc_app/src/ecatappl.c ****         {
 840              		.loc 1 332 67 discriminator 1 view .LVU222
 841 008c 134A     		ldr	r2, .L71+12
 842 008e 1288     		ldrh	r2, [r2]
 332:Lib/ssc_app/src/ecatappl.c ****         {
 843              		.loc 1 332 42 discriminator 1 view .LVU223
 844 0090 9342     		cmp	r3, r2
 845 0092 13D0     		beq	.L70
 846              	.L58:
 345:Lib/ssc_app/src/ecatappl.c **** 
 847              		.loc 1 345 1 view .LVU224
 848 0094 08BD     		pop	{r3, pc}
 849              	.L68:
ARM GAS  /tmp/ccCXu24i.s 			page 27


 850              	.LBB20:
 297:Lib/ssc_app/src/ecatappl.c ****               ALEvent = SWAPWORD(ALEvent);
 851              		.loc 1 297 15 is_stmt 1 view .LVU225
 297:Lib/ssc_app/src/ecatappl.c ****               ALEvent = SWAPWORD(ALEvent);
 852              		.loc 1 297 33 is_stmt 0 view .LVU226
 853 0096 FFF7FEFF 		bl	HW_GetALEventRegister_Isr
 854              	.LVL34:
 298:Lib/ssc_app/src/ecatappl.c **** 
 855              		.loc 1 298 15 is_stmt 1 view .LVU227
 300:Lib/ssc_app/src/ecatappl.c ****               {
 856              		.loc 1 300 15 view .LVU228
 300:Lib/ssc_app/src/ecatappl.c ****               {
 857              		.loc 1 300 18 is_stmt 0 view .LVU229
 858 009a 10F4006F 		tst	r0, #2048
 859 009e 04D1     		bne	.L65
 303:Lib/ssc_app/src/ecatappl.c ****               }
 860              		.loc 1 303 18 is_stmt 1 view .LVU230
 303:Lib/ssc_app/src/ecatappl.c ****               }
 861              		.loc 1 303 35 is_stmt 0 view .LVU231
 862 00a0 104A     		ldr	r2, .L71+20
 863 00a2 1388     		ldrh	r3, [r2]
 864 00a4 0133     		adds	r3, r3, #1
 865 00a6 1380     		strh	r3, [r2]	@ movhi
 866 00a8 E2E7     		b	.L61
 867              	.L65:
 308:Lib/ssc_app/src/ecatappl.c **** 
 868              		.loc 1 308 18 is_stmt 1 view .LVU232
 308:Lib/ssc_app/src/ecatappl.c **** 
 869              		.loc 1 308 36 is_stmt 0 view .LVU233
 870 00aa 0023     		movs	r3, #0
 871 00ac 0D4A     		ldr	r2, .L71+20
 872 00ae 1380     		strh	r3, [r2]	@ movhi
 310:Lib/ssc_app/src/ecatappl.c **** 
 873              		.loc 1 310 18 is_stmt 1 view .LVU234
 310:Lib/ssc_app/src/ecatappl.c **** 
 874              		.loc 1 310 56 is_stmt 0 view .LVU235
 875 00b0 114A     		ldr	r2, .L71+40
 876 00b2 1385     		strh	r3, [r2, #40]	@ movhi
 877 00b4 DCE7     		b	.L61
 878              	.LVL35:
 879              	.L69:
 310:Lib/ssc_app/src/ecatappl.c **** 
 880              		.loc 1 310 56 view .LVU236
 881              	.LBE20:
 325:Lib/ssc_app/src/ecatappl.c ****         }
 882              		.loc 1 325 13 is_stmt 1 view .LVU237
 883 00b6 FFF7FEFF 		bl	PDO_OutputMapping
 884              	.LVL36:
 885 00ba DFE7     		b	.L66
 886              	.L70:
 335:Lib/ssc_app/src/ecatappl.c **** 
 887              		.loc 1 335 13 view .LVU238
 888 00bc FFF7FEFF 		bl	PDO_InputMapping
 889              	.LVL37:
 337:Lib/ssc_app/src/ecatappl.c ****             {
 890              		.loc 1 337 13 view .LVU239
 337:Lib/ssc_app/src/ecatappl.c ****             {
ARM GAS  /tmp/ccCXu24i.s 			page 28


 891              		.loc 1 337 37 is_stmt 0 view .LVU240
 892 00c0 104B     		ldr	r3, .L71+52
 893 00c2 1B88     		ldrh	r3, [r3]
 337:Lib/ssc_app/src/ecatappl.c ****             {
 894              		.loc 1 337 15 view .LVU241
 895 00c4 012B     		cmp	r3, #1
 896 00c6 E5D1     		bne	.L58
 340:Lib/ssc_app/src/ecatappl.c ****             }
 897              		.loc 1 340 17 is_stmt 1 view .LVU242
 340:Lib/ssc_app/src/ecatappl.c ****             }
 898              		.loc 1 340 40 is_stmt 0 view .LVU243
 899 00c8 044B     		ldr	r3, .L71+12
 900 00ca 0022     		movs	r2, #0
 901 00cc 1A80     		strh	r2, [r3]	@ movhi
 345:Lib/ssc_app/src/ecatappl.c **** 
 902              		.loc 1 345 1 view .LVU244
 903 00ce E1E7     		b	.L58
 904              	.L72:
 905              		.align	2
 906              	.L71:
 907 00d0 00000000 		.word	Sync0WdCounter
 908 00d4 00000000 		.word	bDcSyncActive
 909 00d8 00000000 		.word	bEcatInputUpdateRunning
 910 00dc 00000000 		.word	LatchInputSync0Counter
 911 00e0 00000000 		.word	u16SmSync0Value
 912 00e4 00000000 		.word	u16SmSync0Counter
 913 00e8 00000000 		.word	nPdOutputSize
 914 00ec 00000000 		.word	sSyncManOutPar
 915 00f0 00000000 		.word	sErrorSettings
 916 00f4 00000000 		.word	nPdInputSize
 917 00f8 00000000 		.word	sSyncManInPar
 918 00fc 00000000 		.word	bEscIntEnabled
 919 0100 00000000 		.word	bEcatOutputUpdateRunning
 920 0104 00000000 		.word	LatchInputSync0Value
 921              		.cfi_endproc
 922              	.LFE139:
 924              		.section	.text.MainLoop,"ax",%progbits
 925              		.align	1
 926              		.global	MainLoop
 927              		.syntax unified
 928              		.thumb
 929              		.thumb_func
 931              	MainLoop:
 932              	.LFB142:
 416:Lib/ssc_app/src/ecatappl.c ****     /*return if initialization not finished */
 933              		.loc 1 416 1 is_stmt 1 view -0
 934              		.cfi_startproc
 935              		@ args = 0, pretend = 0, frame = 0
 936              		@ frame_needed = 0, uses_anonymous_args = 0
 937 0000 08B5     		push	{r3, lr}
 938              		.cfi_def_cfa_offset 8
 939              		.cfi_offset 3, -8
 940              		.cfi_offset 14, -4
 418:Lib/ssc_app/src/ecatappl.c ****         return;
 941              		.loc 1 418 5 view .LVU246
 418:Lib/ssc_app/src/ecatappl.c ****         return;
 942              		.loc 1 418 22 is_stmt 0 view .LVU247
ARM GAS  /tmp/ccCXu24i.s 			page 29


 943 0002 214B     		ldr	r3, .L83
 944 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 418:Lib/ssc_app/src/ecatappl.c ****         return;
 945              		.loc 1 418 7 view .LVU248
 946 0006 0BB3     		cbz	r3, .L73
 426:Lib/ssc_app/src/ecatappl.c ****             (!bEscIntEnabled || !bEcatFirstOutputsReceived)     /* SM-Synchronous, but not SM-event
 947              		.loc 1 426 9 is_stmt 1 view .LVU249
 427:Lib/ssc_app/src/ecatappl.c ****           && !bDcSyncActive                                               /* DC-Synchronous */
 948              		.loc 1 427 14 is_stmt 0 view .LVU250
 949 0008 204B     		ldr	r3, .L83+4
 950 000a 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 426:Lib/ssc_app/src/ecatappl.c ****             (!bEscIntEnabled || !bEcatFirstOutputsReceived)     /* SM-Synchronous, but not SM-event
 951              		.loc 1 426 12 view .LVU251
 952 000c 13B1     		cbz	r3, .L75
 427:Lib/ssc_app/src/ecatappl.c ****           && !bDcSyncActive                                               /* DC-Synchronous */
 953              		.loc 1 427 33 view .LVU252
 954 000e 204A     		ldr	r2, .L83+8
 955 0010 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 427:Lib/ssc_app/src/ecatappl.c ****           && !bDcSyncActive                                               /* DC-Synchronous */
 956              		.loc 1 427 30 view .LVU253
 957 0012 AAB9     		cbnz	r2, .L76
 958              	.L75:
 428:Lib/ssc_app/src/ecatappl.c ****             )
 959              		.loc 1 428 14 view .LVU254
 960 0014 1F4A     		ldr	r2, .L83+12
 961 0016 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 428:Lib/ssc_app/src/ecatappl.c ****             )
 962              		.loc 1 428 11 view .LVU255
 963 0018 92B9     		cbnz	r2, .L76
 437:Lib/ssc_app/src/ecatappl.c ****             {
 964              		.loc 1 437 13 is_stmt 1 view .LVU256
 437:Lib/ssc_app/src/ecatappl.c ****             {
 965              		.loc 1 437 16 is_stmt 0 view .LVU257
 966 001a C3B1     		cbz	r3, .L81
 967              	.L77:
 465:Lib/ssc_app/src/ecatappl.c ****             ECAT_Application();
 968              		.loc 1 465 13 is_stmt 1 view .LVU258
 969              	.LVL38:
 970              	.LBB21:
 971              	.LBI21:
 972              		.file 2 "Drivers/CMSIS/Include/core_cm4.h"
   1:Drivers/CMSIS/Include/core_cm4.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm4.h ****  * @file     core_cm4.h
   3:Drivers/CMSIS/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm4.h ****  * @version  V5.1.2
   5:Drivers/CMSIS/Include/core_cm4.h ****  * @date     04. June 2021
   6:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm4.h **** /*
   8:Drivers/CMSIS/Include/core_cm4.h ****  * Copyright (c) 2009-2020 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/core_cm4.h ****  *
  10:Drivers/CMSIS/Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/core_cm4.h ****  *
  12:Drivers/CMSIS/Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/core_cm4.h ****  *
  16:Drivers/CMSIS/Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
ARM GAS  /tmp/ccCXu24i.s 			page 30


  17:Drivers/CMSIS/Include/core_cm4.h ****  *
  18:Drivers/CMSIS/Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/core_cm4.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/core_cm4.h ****  */
  24:Drivers/CMSIS/Include/core_cm4.h **** 
  25:Drivers/CMSIS/Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Include/core_cm4.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/Include/core_cm4.h **** #endif
  30:Drivers/CMSIS/Include/core_cm4.h **** 
  31:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:Drivers/CMSIS/Include/core_cm4.h **** 
  34:Drivers/CMSIS/Include/core_cm4.h **** #include <stdint.h>
  35:Drivers/CMSIS/Include/core_cm4.h **** 
  36:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
  38:Drivers/CMSIS/Include/core_cm4.h **** #endif
  39:Drivers/CMSIS/Include/core_cm4.h **** 
  40:Drivers/CMSIS/Include/core_cm4.h **** /**
  41:Drivers/CMSIS/Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Include/core_cm4.h **** 
  44:Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Include/core_cm4.h **** 
  47:Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Include/core_cm4.h **** 
  50:Drivers/CMSIS/Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Include/core_cm4.h ****  */
  53:Drivers/CMSIS/Include/core_cm4.h **** 
  54:Drivers/CMSIS/Include/core_cm4.h **** 
  55:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
  56:Drivers/CMSIS/Include/core_cm4.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Include/core_cm4.h **** /**
  59:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup Cortex_M4
  60:Drivers/CMSIS/Include/core_cm4.h ****   @{
  61:Drivers/CMSIS/Include/core_cm4.h ****  */
  62:Drivers/CMSIS/Include/core_cm4.h **** 
  63:Drivers/CMSIS/Include/core_cm4.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Include/core_cm4.h **** 
  65:Drivers/CMSIS/Include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Drivers/CMSIS/Include/core_cm4.h **** 
  71:Drivers/CMSIS/Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:Drivers/CMSIS/Include/core_cm4.h **** 
  73:Drivers/CMSIS/Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
ARM GAS  /tmp/ccCXu24i.s 			page 31


  74:Drivers/CMSIS/Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:Drivers/CMSIS/Include/core_cm4.h **** */
  76:Drivers/CMSIS/Include/core_cm4.h **** #if defined ( __CC_ARM )
  77:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  80:Drivers/CMSIS/Include/core_cm4.h ****     #else
  81:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  83:Drivers/CMSIS/Include/core_cm4.h ****     #endif
  84:Drivers/CMSIS/Include/core_cm4.h ****   #else
  85:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  86:Drivers/CMSIS/Include/core_cm4.h ****   #endif
  87:Drivers/CMSIS/Include/core_cm4.h **** 
  88:Drivers/CMSIS/Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARM_FP
  90:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  92:Drivers/CMSIS/Include/core_cm4.h ****     #else
  93:Drivers/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  95:Drivers/CMSIS/Include/core_cm4.h ****     #endif
  96:Drivers/CMSIS/Include/core_cm4.h ****   #else
  97:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  98:Drivers/CMSIS/Include/core_cm4.h ****   #endif
  99:Drivers/CMSIS/Include/core_cm4.h **** 
 100:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:Drivers/CMSIS/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 104:Drivers/CMSIS/Include/core_cm4.h ****     #else
 105:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 107:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 108:Drivers/CMSIS/Include/core_cm4.h ****   #else
 109:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 110:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 111:Drivers/CMSIS/Include/core_cm4.h **** 
 112:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARMVFP__
 114:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 116:Drivers/CMSIS/Include/core_cm4.h ****     #else
 117:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 119:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 120:Drivers/CMSIS/Include/core_cm4.h ****   #else
 121:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 122:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 123:Drivers/CMSIS/Include/core_cm4.h **** 
 124:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 128:Drivers/CMSIS/Include/core_cm4.h ****     #else
 129:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
ARM GAS  /tmp/ccCXu24i.s 			page 32


 131:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 132:Drivers/CMSIS/Include/core_cm4.h ****   #else
 133:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 134:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 135:Drivers/CMSIS/Include/core_cm4.h **** 
 136:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __FPU_VFP__
 138:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 140:Drivers/CMSIS/Include/core_cm4.h ****     #else
 141:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 143:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 144:Drivers/CMSIS/Include/core_cm4.h ****   #else
 145:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 146:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 147:Drivers/CMSIS/Include/core_cm4.h **** 
 148:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:Drivers/CMSIS/Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 152:Drivers/CMSIS/Include/core_cm4.h ****     #else
 153:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 155:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 156:Drivers/CMSIS/Include/core_cm4.h ****   #else
 157:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 158:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 159:Drivers/CMSIS/Include/core_cm4.h **** 
 160:Drivers/CMSIS/Include/core_cm4.h **** #endif
 161:Drivers/CMSIS/Include/core_cm4.h **** 
 162:Drivers/CMSIS/Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:Drivers/CMSIS/Include/core_cm4.h **** 
 164:Drivers/CMSIS/Include/core_cm4.h **** 
 165:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 166:Drivers/CMSIS/Include/core_cm4.h **** }
 167:Drivers/CMSIS/Include/core_cm4.h **** #endif
 168:Drivers/CMSIS/Include/core_cm4.h **** 
 169:Drivers/CMSIS/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:Drivers/CMSIS/Include/core_cm4.h **** 
 171:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:Drivers/CMSIS/Include/core_cm4.h **** 
 173:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:Drivers/CMSIS/Include/core_cm4.h **** 
 176:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 177:Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
 178:Drivers/CMSIS/Include/core_cm4.h **** #endif
 179:Drivers/CMSIS/Include/core_cm4.h **** 
 180:Drivers/CMSIS/Include/core_cm4.h **** /* check device defines and use defaults */
 181:Drivers/CMSIS/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __CM4_REV
 183:Drivers/CMSIS/Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 186:Drivers/CMSIS/Include/core_cm4.h **** 
 187:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
ARM GAS  /tmp/ccCXu24i.s 			page 33


 188:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 191:Drivers/CMSIS/Include/core_cm4.h **** 
 192:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:Drivers/CMSIS/Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 196:Drivers/CMSIS/Include/core_cm4.h **** 
 197:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __VTOR_PRESENT
 198:Drivers/CMSIS/Include/core_cm4.h ****     #define __VTOR_PRESENT             1U
 199:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__VTOR_PRESENT not defined in device header file; using default!"
 200:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 201:Drivers/CMSIS/Include/core_cm4.h **** 
 202:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 203:Drivers/CMSIS/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 204:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 205:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 206:Drivers/CMSIS/Include/core_cm4.h **** 
 207:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 208:Drivers/CMSIS/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 209:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 210:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 211:Drivers/CMSIS/Include/core_cm4.h **** #endif
 212:Drivers/CMSIS/Include/core_cm4.h **** 
 213:Drivers/CMSIS/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 214:Drivers/CMSIS/Include/core_cm4.h **** /**
 215:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 216:Drivers/CMSIS/Include/core_cm4.h **** 
 217:Drivers/CMSIS/Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 218:Drivers/CMSIS/Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 219:Drivers/CMSIS/Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 220:Drivers/CMSIS/Include/core_cm4.h **** */
 221:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 222:Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 223:Drivers/CMSIS/Include/core_cm4.h **** #else
 224:Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 225:Drivers/CMSIS/Include/core_cm4.h **** #endif
 226:Drivers/CMSIS/Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 227:Drivers/CMSIS/Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 228:Drivers/CMSIS/Include/core_cm4.h **** 
 229:Drivers/CMSIS/Include/core_cm4.h **** /* following defines should be used for structure members */
 230:Drivers/CMSIS/Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 231:Drivers/CMSIS/Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 232:Drivers/CMSIS/Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 233:Drivers/CMSIS/Include/core_cm4.h **** 
 234:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 235:Drivers/CMSIS/Include/core_cm4.h **** 
 236:Drivers/CMSIS/Include/core_cm4.h **** 
 237:Drivers/CMSIS/Include/core_cm4.h **** 
 238:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
 239:Drivers/CMSIS/Include/core_cm4.h ****  *                 Register Abstraction
 240:Drivers/CMSIS/Include/core_cm4.h ****   Core Register contain:
 241:Drivers/CMSIS/Include/core_cm4.h ****   - Core Register
 242:Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Register
 243:Drivers/CMSIS/Include/core_cm4.h ****   - Core SCB Register
 244:Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Register
ARM GAS  /tmp/ccCXu24i.s 			page 34


 245:Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Register
 246:Drivers/CMSIS/Include/core_cm4.h ****   - Core MPU Register
 247:Drivers/CMSIS/Include/core_cm4.h ****   - Core FPU Register
 248:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
 249:Drivers/CMSIS/Include/core_cm4.h **** /**
 250:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 251:Drivers/CMSIS/Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 252:Drivers/CMSIS/Include/core_cm4.h **** */
 253:Drivers/CMSIS/Include/core_cm4.h **** 
 254:Drivers/CMSIS/Include/core_cm4.h **** /**
 255:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 256:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 257:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Core Register type definitions.
 258:Drivers/CMSIS/Include/core_cm4.h ****   @{
 259:Drivers/CMSIS/Include/core_cm4.h ****  */
 260:Drivers/CMSIS/Include/core_cm4.h **** 
 261:Drivers/CMSIS/Include/core_cm4.h **** /**
 262:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 263:Drivers/CMSIS/Include/core_cm4.h ****  */
 264:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 265:Drivers/CMSIS/Include/core_cm4.h **** {
 266:Drivers/CMSIS/Include/core_cm4.h ****   struct
 267:Drivers/CMSIS/Include/core_cm4.h ****   {
 268:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 269:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 270:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 271:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 272:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 273:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 274:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 275:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 276:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 277:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 278:Drivers/CMSIS/Include/core_cm4.h **** } APSR_Type;
 279:Drivers/CMSIS/Include/core_cm4.h **** 
 280:Drivers/CMSIS/Include/core_cm4.h **** /* APSR Register Definitions */
 281:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 282:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 283:Drivers/CMSIS/Include/core_cm4.h **** 
 284:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 285:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 286:Drivers/CMSIS/Include/core_cm4.h **** 
 287:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 288:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 289:Drivers/CMSIS/Include/core_cm4.h **** 
 290:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 291:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 292:Drivers/CMSIS/Include/core_cm4.h **** 
 293:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 294:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 295:Drivers/CMSIS/Include/core_cm4.h **** 
 296:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 297:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 298:Drivers/CMSIS/Include/core_cm4.h **** 
 299:Drivers/CMSIS/Include/core_cm4.h **** 
 300:Drivers/CMSIS/Include/core_cm4.h **** /**
 301:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
ARM GAS  /tmp/ccCXu24i.s 			page 35


 302:Drivers/CMSIS/Include/core_cm4.h ****  */
 303:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 304:Drivers/CMSIS/Include/core_cm4.h **** {
 305:Drivers/CMSIS/Include/core_cm4.h ****   struct
 306:Drivers/CMSIS/Include/core_cm4.h ****   {
 307:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 308:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 309:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 310:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 311:Drivers/CMSIS/Include/core_cm4.h **** } IPSR_Type;
 312:Drivers/CMSIS/Include/core_cm4.h **** 
 313:Drivers/CMSIS/Include/core_cm4.h **** /* IPSR Register Definitions */
 314:Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 315:Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 316:Drivers/CMSIS/Include/core_cm4.h **** 
 317:Drivers/CMSIS/Include/core_cm4.h **** 
 318:Drivers/CMSIS/Include/core_cm4.h **** /**
 319:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 320:Drivers/CMSIS/Include/core_cm4.h ****  */
 321:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 322:Drivers/CMSIS/Include/core_cm4.h **** {
 323:Drivers/CMSIS/Include/core_cm4.h ****   struct
 324:Drivers/CMSIS/Include/core_cm4.h ****   {
 325:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 326:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 327:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 328:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 329:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 330:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 331:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 332:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 333:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 334:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 335:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 336:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 337:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 338:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 339:Drivers/CMSIS/Include/core_cm4.h **** } xPSR_Type;
 340:Drivers/CMSIS/Include/core_cm4.h **** 
 341:Drivers/CMSIS/Include/core_cm4.h **** /* xPSR Register Definitions */
 342:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 343:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 344:Drivers/CMSIS/Include/core_cm4.h **** 
 345:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 346:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 347:Drivers/CMSIS/Include/core_cm4.h **** 
 348:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 349:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 350:Drivers/CMSIS/Include/core_cm4.h **** 
 351:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 352:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 353:Drivers/CMSIS/Include/core_cm4.h **** 
 354:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 355:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 356:Drivers/CMSIS/Include/core_cm4.h **** 
 357:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 358:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
ARM GAS  /tmp/ccCXu24i.s 			page 36


 359:Drivers/CMSIS/Include/core_cm4.h **** 
 360:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 361:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 362:Drivers/CMSIS/Include/core_cm4.h **** 
 363:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 364:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 365:Drivers/CMSIS/Include/core_cm4.h **** 
 366:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 367:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 368:Drivers/CMSIS/Include/core_cm4.h **** 
 369:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 370:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 371:Drivers/CMSIS/Include/core_cm4.h **** 
 372:Drivers/CMSIS/Include/core_cm4.h **** 
 373:Drivers/CMSIS/Include/core_cm4.h **** /**
 374:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 375:Drivers/CMSIS/Include/core_cm4.h ****  */
 376:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 377:Drivers/CMSIS/Include/core_cm4.h **** {
 378:Drivers/CMSIS/Include/core_cm4.h ****   struct
 379:Drivers/CMSIS/Include/core_cm4.h ****   {
 380:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 381:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 382:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 383:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 384:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 385:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 386:Drivers/CMSIS/Include/core_cm4.h **** } CONTROL_Type;
 387:Drivers/CMSIS/Include/core_cm4.h **** 
 388:Drivers/CMSIS/Include/core_cm4.h **** /* CONTROL Register Definitions */
 389:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 390:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 391:Drivers/CMSIS/Include/core_cm4.h **** 
 392:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 393:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 394:Drivers/CMSIS/Include/core_cm4.h **** 
 395:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 396:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 397:Drivers/CMSIS/Include/core_cm4.h **** 
 398:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 399:Drivers/CMSIS/Include/core_cm4.h **** 
 400:Drivers/CMSIS/Include/core_cm4.h **** 
 401:Drivers/CMSIS/Include/core_cm4.h **** /**
 402:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 403:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 404:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 405:Drivers/CMSIS/Include/core_cm4.h ****   @{
 406:Drivers/CMSIS/Include/core_cm4.h ****  */
 407:Drivers/CMSIS/Include/core_cm4.h **** 
 408:Drivers/CMSIS/Include/core_cm4.h **** /**
 409:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 410:Drivers/CMSIS/Include/core_cm4.h ****  */
 411:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 412:Drivers/CMSIS/Include/core_cm4.h **** {
 413:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 414:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 415:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
ARM GAS  /tmp/ccCXu24i.s 			page 37


 416:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[24U];
 417:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 418:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 419:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 420:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 421:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 422:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 423:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 424:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 425:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 426:Drivers/CMSIS/Include/core_cm4.h **** }  NVIC_Type;
 427:Drivers/CMSIS/Include/core_cm4.h **** 
 428:Drivers/CMSIS/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 429:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 430:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 431:Drivers/CMSIS/Include/core_cm4.h **** 
 432:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 433:Drivers/CMSIS/Include/core_cm4.h **** 
 434:Drivers/CMSIS/Include/core_cm4.h **** 
 435:Drivers/CMSIS/Include/core_cm4.h **** /**
 436:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 437:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 438:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 439:Drivers/CMSIS/Include/core_cm4.h ****   @{
 440:Drivers/CMSIS/Include/core_cm4.h ****  */
 441:Drivers/CMSIS/Include/core_cm4.h **** 
 442:Drivers/CMSIS/Include/core_cm4.h **** /**
 443:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 444:Drivers/CMSIS/Include/core_cm4.h ****  */
 445:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 446:Drivers/CMSIS/Include/core_cm4.h **** {
 447:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 448:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 449:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 450:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 451:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 452:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 453:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 454:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 455:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 456:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 457:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 458:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 459:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 460:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 461:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 462:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 463:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 464:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 465:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 466:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 467:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 468:Drivers/CMSIS/Include/core_cm4.h **** } SCB_Type;
 469:Drivers/CMSIS/Include/core_cm4.h **** 
 470:Drivers/CMSIS/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 471:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 472:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
ARM GAS  /tmp/ccCXu24i.s 			page 38


 473:Drivers/CMSIS/Include/core_cm4.h **** 
 474:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 475:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 476:Drivers/CMSIS/Include/core_cm4.h **** 
 477:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 478:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 479:Drivers/CMSIS/Include/core_cm4.h **** 
 480:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 481:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 482:Drivers/CMSIS/Include/core_cm4.h **** 
 483:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 484:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 485:Drivers/CMSIS/Include/core_cm4.h **** 
 486:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 487:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 488:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 489:Drivers/CMSIS/Include/core_cm4.h **** 
 490:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 491:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 492:Drivers/CMSIS/Include/core_cm4.h **** 
 493:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 494:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 495:Drivers/CMSIS/Include/core_cm4.h **** 
 496:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 497:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 498:Drivers/CMSIS/Include/core_cm4.h **** 
 499:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 500:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 501:Drivers/CMSIS/Include/core_cm4.h **** 
 502:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 503:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 504:Drivers/CMSIS/Include/core_cm4.h **** 
 505:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 506:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 507:Drivers/CMSIS/Include/core_cm4.h **** 
 508:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 509:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 510:Drivers/CMSIS/Include/core_cm4.h **** 
 511:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 512:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 513:Drivers/CMSIS/Include/core_cm4.h **** 
 514:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 515:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 516:Drivers/CMSIS/Include/core_cm4.h **** 
 517:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 518:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 519:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 520:Drivers/CMSIS/Include/core_cm4.h **** 
 521:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 522:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 523:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 524:Drivers/CMSIS/Include/core_cm4.h **** 
 525:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 526:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 527:Drivers/CMSIS/Include/core_cm4.h **** 
 528:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 529:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
ARM GAS  /tmp/ccCXu24i.s 			page 39


 530:Drivers/CMSIS/Include/core_cm4.h **** 
 531:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 532:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 533:Drivers/CMSIS/Include/core_cm4.h **** 
 534:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 535:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 536:Drivers/CMSIS/Include/core_cm4.h **** 
 537:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 538:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 539:Drivers/CMSIS/Include/core_cm4.h **** 
 540:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 541:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 542:Drivers/CMSIS/Include/core_cm4.h **** 
 543:Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 544:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 545:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 546:Drivers/CMSIS/Include/core_cm4.h **** 
 547:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 548:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 549:Drivers/CMSIS/Include/core_cm4.h **** 
 550:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 551:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 552:Drivers/CMSIS/Include/core_cm4.h **** 
 553:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 554:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 555:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 556:Drivers/CMSIS/Include/core_cm4.h **** 
 557:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 558:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 559:Drivers/CMSIS/Include/core_cm4.h **** 
 560:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 561:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 562:Drivers/CMSIS/Include/core_cm4.h **** 
 563:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 564:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 565:Drivers/CMSIS/Include/core_cm4.h **** 
 566:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 567:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 568:Drivers/CMSIS/Include/core_cm4.h **** 
 569:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 570:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 571:Drivers/CMSIS/Include/core_cm4.h **** 
 572:Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 573:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 574:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 575:Drivers/CMSIS/Include/core_cm4.h **** 
 576:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 577:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 578:Drivers/CMSIS/Include/core_cm4.h **** 
 579:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 580:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 581:Drivers/CMSIS/Include/core_cm4.h **** 
 582:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 583:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 584:Drivers/CMSIS/Include/core_cm4.h **** 
 585:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 586:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
ARM GAS  /tmp/ccCXu24i.s 			page 40


 587:Drivers/CMSIS/Include/core_cm4.h **** 
 588:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 589:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 590:Drivers/CMSIS/Include/core_cm4.h **** 
 591:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 592:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 593:Drivers/CMSIS/Include/core_cm4.h **** 
 594:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 595:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 596:Drivers/CMSIS/Include/core_cm4.h **** 
 597:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 598:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 599:Drivers/CMSIS/Include/core_cm4.h **** 
 600:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 601:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 602:Drivers/CMSIS/Include/core_cm4.h **** 
 603:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 604:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 605:Drivers/CMSIS/Include/core_cm4.h **** 
 606:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 607:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 608:Drivers/CMSIS/Include/core_cm4.h **** 
 609:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 610:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 611:Drivers/CMSIS/Include/core_cm4.h **** 
 612:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 613:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 614:Drivers/CMSIS/Include/core_cm4.h **** 
 615:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 616:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 617:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 618:Drivers/CMSIS/Include/core_cm4.h **** 
 619:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 620:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 621:Drivers/CMSIS/Include/core_cm4.h **** 
 622:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 623:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 624:Drivers/CMSIS/Include/core_cm4.h **** 
 625:Drivers/CMSIS/Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 626:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 7U)                 /*!< SCB 
 627:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 628:Drivers/CMSIS/Include/core_cm4.h **** 
 629:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 5U)                 /*!< SCB 
 630:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 631:Drivers/CMSIS/Include/core_cm4.h **** 
 632:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 4U)                 /*!< SCB 
 633:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 634:Drivers/CMSIS/Include/core_cm4.h **** 
 635:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 3U)                 /*!< SCB 
 636:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 637:Drivers/CMSIS/Include/core_cm4.h **** 
 638:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 1U)                 /*!< SCB 
 639:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 640:Drivers/CMSIS/Include/core_cm4.h **** 
 641:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 0U)                 /*!< SCB 
 642:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 643:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccCXu24i.s 			page 41


 644:Drivers/CMSIS/Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 645:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 646:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 647:Drivers/CMSIS/Include/core_cm4.h **** 
 648:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 649:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 650:Drivers/CMSIS/Include/core_cm4.h **** 
 651:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 652:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 653:Drivers/CMSIS/Include/core_cm4.h **** 
 654:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 655:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 656:Drivers/CMSIS/Include/core_cm4.h **** 
 657:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 658:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 659:Drivers/CMSIS/Include/core_cm4.h **** 
 660:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 661:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 662:Drivers/CMSIS/Include/core_cm4.h **** 
 663:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 664:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 665:Drivers/CMSIS/Include/core_cm4.h **** 
 666:Drivers/CMSIS/Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 667:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 668:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 669:Drivers/CMSIS/Include/core_cm4.h **** 
 670:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 671:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 672:Drivers/CMSIS/Include/core_cm4.h **** 
 673:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 674:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 675:Drivers/CMSIS/Include/core_cm4.h **** 
 676:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 677:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 678:Drivers/CMSIS/Include/core_cm4.h **** 
 679:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 680:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 681:Drivers/CMSIS/Include/core_cm4.h **** 
 682:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 683:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 684:Drivers/CMSIS/Include/core_cm4.h **** 
 685:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 686:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 687:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 688:Drivers/CMSIS/Include/core_cm4.h **** 
 689:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 690:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 691:Drivers/CMSIS/Include/core_cm4.h **** 
 692:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 693:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 694:Drivers/CMSIS/Include/core_cm4.h **** 
 695:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 696:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 697:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 698:Drivers/CMSIS/Include/core_cm4.h **** 
 699:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 700:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
ARM GAS  /tmp/ccCXu24i.s 			page 42


 701:Drivers/CMSIS/Include/core_cm4.h **** 
 702:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 703:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 704:Drivers/CMSIS/Include/core_cm4.h **** 
 705:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 706:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 707:Drivers/CMSIS/Include/core_cm4.h **** 
 708:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 709:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 710:Drivers/CMSIS/Include/core_cm4.h **** 
 711:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 712:Drivers/CMSIS/Include/core_cm4.h **** 
 713:Drivers/CMSIS/Include/core_cm4.h **** 
 714:Drivers/CMSIS/Include/core_cm4.h **** /**
 715:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 716:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 717:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 718:Drivers/CMSIS/Include/core_cm4.h ****   @{
 719:Drivers/CMSIS/Include/core_cm4.h ****  */
 720:Drivers/CMSIS/Include/core_cm4.h **** 
 721:Drivers/CMSIS/Include/core_cm4.h **** /**
 722:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 723:Drivers/CMSIS/Include/core_cm4.h ****  */
 724:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 725:Drivers/CMSIS/Include/core_cm4.h **** {
 726:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 727:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 728:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 729:Drivers/CMSIS/Include/core_cm4.h **** } SCnSCB_Type;
 730:Drivers/CMSIS/Include/core_cm4.h **** 
 731:Drivers/CMSIS/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 732:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 733:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 734:Drivers/CMSIS/Include/core_cm4.h **** 
 735:Drivers/CMSIS/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 736:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 737:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 738:Drivers/CMSIS/Include/core_cm4.h **** 
 739:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 740:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 741:Drivers/CMSIS/Include/core_cm4.h **** 
 742:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 743:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 744:Drivers/CMSIS/Include/core_cm4.h **** 
 745:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 746:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 747:Drivers/CMSIS/Include/core_cm4.h **** 
 748:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 749:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 750:Drivers/CMSIS/Include/core_cm4.h **** 
 751:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 752:Drivers/CMSIS/Include/core_cm4.h **** 
 753:Drivers/CMSIS/Include/core_cm4.h **** 
 754:Drivers/CMSIS/Include/core_cm4.h **** /**
 755:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 756:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 757:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
ARM GAS  /tmp/ccCXu24i.s 			page 43


 758:Drivers/CMSIS/Include/core_cm4.h ****   @{
 759:Drivers/CMSIS/Include/core_cm4.h ****  */
 760:Drivers/CMSIS/Include/core_cm4.h **** 
 761:Drivers/CMSIS/Include/core_cm4.h **** /**
 762:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 763:Drivers/CMSIS/Include/core_cm4.h ****  */
 764:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 765:Drivers/CMSIS/Include/core_cm4.h **** {
 766:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 767:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 768:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 769:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 770:Drivers/CMSIS/Include/core_cm4.h **** } SysTick_Type;
 771:Drivers/CMSIS/Include/core_cm4.h **** 
 772:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 773:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 774:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 775:Drivers/CMSIS/Include/core_cm4.h **** 
 776:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 777:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 778:Drivers/CMSIS/Include/core_cm4.h **** 
 779:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 780:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 781:Drivers/CMSIS/Include/core_cm4.h **** 
 782:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 783:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 784:Drivers/CMSIS/Include/core_cm4.h **** 
 785:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 786:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 787:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 788:Drivers/CMSIS/Include/core_cm4.h **** 
 789:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 790:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 791:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 792:Drivers/CMSIS/Include/core_cm4.h **** 
 793:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 794:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 795:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 796:Drivers/CMSIS/Include/core_cm4.h **** 
 797:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 798:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 799:Drivers/CMSIS/Include/core_cm4.h **** 
 800:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 801:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 802:Drivers/CMSIS/Include/core_cm4.h **** 
 803:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 804:Drivers/CMSIS/Include/core_cm4.h **** 
 805:Drivers/CMSIS/Include/core_cm4.h **** 
 806:Drivers/CMSIS/Include/core_cm4.h **** /**
 807:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 808:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 809:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 810:Drivers/CMSIS/Include/core_cm4.h ****   @{
 811:Drivers/CMSIS/Include/core_cm4.h ****  */
 812:Drivers/CMSIS/Include/core_cm4.h **** 
 813:Drivers/CMSIS/Include/core_cm4.h **** /**
 814:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
ARM GAS  /tmp/ccCXu24i.s 			page 44


 815:Drivers/CMSIS/Include/core_cm4.h ****  */
 816:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 817:Drivers/CMSIS/Include/core_cm4.h **** {
 818:Drivers/CMSIS/Include/core_cm4.h ****   __OM  union
 819:Drivers/CMSIS/Include/core_cm4.h ****   {
 820:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 821:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 822:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 823:Drivers/CMSIS/Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 824:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 825:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 826:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 827:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 828:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 829:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 830:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[32U];
 831:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 832:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 833:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 834:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 835:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 836:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 837:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 838:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 839:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 840:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 841:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 842:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 843:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 844:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 845:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 846:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 847:Drivers/CMSIS/Include/core_cm4.h **** } ITM_Type;
 848:Drivers/CMSIS/Include/core_cm4.h **** 
 849:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 850:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 851:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 852:Drivers/CMSIS/Include/core_cm4.h **** 
 853:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 854:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 855:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 856:Drivers/CMSIS/Include/core_cm4.h **** 
 857:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 858:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 859:Drivers/CMSIS/Include/core_cm4.h **** 
 860:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 861:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 862:Drivers/CMSIS/Include/core_cm4.h **** 
 863:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 864:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 865:Drivers/CMSIS/Include/core_cm4.h **** 
 866:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 867:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 868:Drivers/CMSIS/Include/core_cm4.h **** 
 869:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 870:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 871:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccCXu24i.s 			page 45


 872:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 873:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 874:Drivers/CMSIS/Include/core_cm4.h **** 
 875:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 876:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 877:Drivers/CMSIS/Include/core_cm4.h **** 
 878:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 879:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 880:Drivers/CMSIS/Include/core_cm4.h **** 
 881:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 882:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 883:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 884:Drivers/CMSIS/Include/core_cm4.h **** 
 885:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 886:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 887:Drivers/CMSIS/Include/core_cm4.h **** 
 888:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 889:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 890:Drivers/CMSIS/Include/core_cm4.h **** 
 891:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 892:Drivers/CMSIS/Include/core_cm4.h **** 
 893:Drivers/CMSIS/Include/core_cm4.h **** 
 894:Drivers/CMSIS/Include/core_cm4.h **** /**
 895:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 896:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 897:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 898:Drivers/CMSIS/Include/core_cm4.h ****   @{
 899:Drivers/CMSIS/Include/core_cm4.h ****  */
 900:Drivers/CMSIS/Include/core_cm4.h **** 
 901:Drivers/CMSIS/Include/core_cm4.h **** /**
 902:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 903:Drivers/CMSIS/Include/core_cm4.h ****  */
 904:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 905:Drivers/CMSIS/Include/core_cm4.h **** {
 906:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 907:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 908:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 909:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 910:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 911:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 912:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 913:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 914:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 915:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 916:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 917:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 918:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 919:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 920:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 921:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 922:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 923:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 924:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 925:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 926:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 927:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 928:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
ARM GAS  /tmp/ccCXu24i.s 			page 46


 929:Drivers/CMSIS/Include/core_cm4.h **** } DWT_Type;
 930:Drivers/CMSIS/Include/core_cm4.h **** 
 931:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Control Register Definitions */
 932:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 933:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 934:Drivers/CMSIS/Include/core_cm4.h **** 
 935:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 936:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 937:Drivers/CMSIS/Include/core_cm4.h **** 
 938:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 939:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 940:Drivers/CMSIS/Include/core_cm4.h **** 
 941:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 942:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 943:Drivers/CMSIS/Include/core_cm4.h **** 
 944:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 945:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 946:Drivers/CMSIS/Include/core_cm4.h **** 
 947:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 948:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 949:Drivers/CMSIS/Include/core_cm4.h **** 
 950:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 951:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 952:Drivers/CMSIS/Include/core_cm4.h **** 
 953:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 954:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 955:Drivers/CMSIS/Include/core_cm4.h **** 
 956:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 957:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 958:Drivers/CMSIS/Include/core_cm4.h **** 
 959:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 960:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 961:Drivers/CMSIS/Include/core_cm4.h **** 
 962:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 963:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 964:Drivers/CMSIS/Include/core_cm4.h **** 
 965:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 966:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 967:Drivers/CMSIS/Include/core_cm4.h **** 
 968:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 969:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 970:Drivers/CMSIS/Include/core_cm4.h **** 
 971:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 972:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 973:Drivers/CMSIS/Include/core_cm4.h **** 
 974:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 975:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 976:Drivers/CMSIS/Include/core_cm4.h **** 
 977:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 978:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 979:Drivers/CMSIS/Include/core_cm4.h **** 
 980:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 981:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 982:Drivers/CMSIS/Include/core_cm4.h **** 
 983:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 984:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 985:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccCXu24i.s 			page 47


 986:Drivers/CMSIS/Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 987:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 988:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 989:Drivers/CMSIS/Include/core_cm4.h **** 
 990:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 991:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 992:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 993:Drivers/CMSIS/Include/core_cm4.h **** 
 994:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
 995:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 996:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 997:Drivers/CMSIS/Include/core_cm4.h **** 
 998:Drivers/CMSIS/Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
 999:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1000:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1001:Drivers/CMSIS/Include/core_cm4.h **** 
1002:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1003:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1004:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1005:Drivers/CMSIS/Include/core_cm4.h **** 
1006:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1007:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1008:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1009:Drivers/CMSIS/Include/core_cm4.h **** 
1010:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1011:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1012:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1013:Drivers/CMSIS/Include/core_cm4.h **** 
1014:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1015:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1016:Drivers/CMSIS/Include/core_cm4.h **** 
1017:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1018:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1019:Drivers/CMSIS/Include/core_cm4.h **** 
1020:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1021:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1022:Drivers/CMSIS/Include/core_cm4.h **** 
1023:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1024:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1025:Drivers/CMSIS/Include/core_cm4.h **** 
1026:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1027:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1028:Drivers/CMSIS/Include/core_cm4.h **** 
1029:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1030:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1031:Drivers/CMSIS/Include/core_cm4.h **** 
1032:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1033:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1034:Drivers/CMSIS/Include/core_cm4.h **** 
1035:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1036:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1037:Drivers/CMSIS/Include/core_cm4.h **** 
1038:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1039:Drivers/CMSIS/Include/core_cm4.h **** 
1040:Drivers/CMSIS/Include/core_cm4.h **** 
1041:Drivers/CMSIS/Include/core_cm4.h **** /**
1042:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
ARM GAS  /tmp/ccCXu24i.s 			page 48


1043:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1044:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1045:Drivers/CMSIS/Include/core_cm4.h ****   @{
1046:Drivers/CMSIS/Include/core_cm4.h ****  */
1047:Drivers/CMSIS/Include/core_cm4.h **** 
1048:Drivers/CMSIS/Include/core_cm4.h **** /**
1049:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1050:Drivers/CMSIS/Include/core_cm4.h ****  */
1051:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1052:Drivers/CMSIS/Include/core_cm4.h **** {
1053:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1054:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1055:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1056:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1057:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1058:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1059:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1060:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1061:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1062:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1063:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1064:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1065:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1066:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1067:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1068:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1069:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1070:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1071:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1072:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1073:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1074:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1075:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1076:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1077:Drivers/CMSIS/Include/core_cm4.h **** } TPI_Type;
1078:Drivers/CMSIS/Include/core_cm4.h **** 
1079:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1080:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1081:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1082:Drivers/CMSIS/Include/core_cm4.h **** 
1083:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1084:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1085:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1086:Drivers/CMSIS/Include/core_cm4.h **** 
1087:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1088:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1089:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1090:Drivers/CMSIS/Include/core_cm4.h **** 
1091:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1092:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1093:Drivers/CMSIS/Include/core_cm4.h **** 
1094:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1095:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1096:Drivers/CMSIS/Include/core_cm4.h **** 
1097:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1098:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1099:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccCXu24i.s 			page 49


1100:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1101:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1102:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1103:Drivers/CMSIS/Include/core_cm4.h **** 
1104:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1105:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1106:Drivers/CMSIS/Include/core_cm4.h **** 
1107:Drivers/CMSIS/Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1108:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1109:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1110:Drivers/CMSIS/Include/core_cm4.h **** 
1111:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1112:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1113:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1114:Drivers/CMSIS/Include/core_cm4.h **** 
1115:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1116:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1117:Drivers/CMSIS/Include/core_cm4.h **** 
1118:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1119:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1120:Drivers/CMSIS/Include/core_cm4.h **** 
1121:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1122:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1123:Drivers/CMSIS/Include/core_cm4.h **** 
1124:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1125:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1126:Drivers/CMSIS/Include/core_cm4.h **** 
1127:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1128:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1129:Drivers/CMSIS/Include/core_cm4.h **** 
1130:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1131:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1132:Drivers/CMSIS/Include/core_cm4.h **** 
1133:Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1134:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1135:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1136:Drivers/CMSIS/Include/core_cm4.h **** 
1137:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1138:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1139:Drivers/CMSIS/Include/core_cm4.h **** 
1140:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1141:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1142:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1143:Drivers/CMSIS/Include/core_cm4.h **** 
1144:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1145:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1146:Drivers/CMSIS/Include/core_cm4.h **** 
1147:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1148:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1149:Drivers/CMSIS/Include/core_cm4.h **** 
1150:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1151:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1152:Drivers/CMSIS/Include/core_cm4.h **** 
1153:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1154:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1155:Drivers/CMSIS/Include/core_cm4.h **** 
1156:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
ARM GAS  /tmp/ccCXu24i.s 			page 50


1157:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1158:Drivers/CMSIS/Include/core_cm4.h **** 
1159:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1160:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1161:Drivers/CMSIS/Include/core_cm4.h **** 
1162:Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1163:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1164:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1165:Drivers/CMSIS/Include/core_cm4.h **** 
1166:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1167:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1168:Drivers/CMSIS/Include/core_cm4.h **** 
1169:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1170:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1171:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1172:Drivers/CMSIS/Include/core_cm4.h **** 
1173:Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1174:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1175:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1176:Drivers/CMSIS/Include/core_cm4.h **** 
1177:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1178:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1179:Drivers/CMSIS/Include/core_cm4.h **** 
1180:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1181:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1182:Drivers/CMSIS/Include/core_cm4.h **** 
1183:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1184:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1185:Drivers/CMSIS/Include/core_cm4.h **** 
1186:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1187:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1188:Drivers/CMSIS/Include/core_cm4.h **** 
1189:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1190:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1191:Drivers/CMSIS/Include/core_cm4.h **** 
1192:Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1193:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1194:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1195:Drivers/CMSIS/Include/core_cm4.h **** 
1196:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1197:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1198:Drivers/CMSIS/Include/core_cm4.h **** 
1199:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1200:Drivers/CMSIS/Include/core_cm4.h **** 
1201:Drivers/CMSIS/Include/core_cm4.h **** 
1202:Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1203:Drivers/CMSIS/Include/core_cm4.h **** /**
1204:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1205:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1206:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1207:Drivers/CMSIS/Include/core_cm4.h ****   @{
1208:Drivers/CMSIS/Include/core_cm4.h ****  */
1209:Drivers/CMSIS/Include/core_cm4.h **** 
1210:Drivers/CMSIS/Include/core_cm4.h **** /**
1211:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1212:Drivers/CMSIS/Include/core_cm4.h ****  */
1213:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
ARM GAS  /tmp/ccCXu24i.s 			page 51


1214:Drivers/CMSIS/Include/core_cm4.h **** {
1215:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1216:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1217:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1218:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1219:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1220:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1221:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1222:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1223:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1224:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1225:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1226:Drivers/CMSIS/Include/core_cm4.h **** } MPU_Type;
1227:Drivers/CMSIS/Include/core_cm4.h **** 
1228:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1229:Drivers/CMSIS/Include/core_cm4.h **** 
1230:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Type Register Definitions */
1231:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1232:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1233:Drivers/CMSIS/Include/core_cm4.h **** 
1234:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1235:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1236:Drivers/CMSIS/Include/core_cm4.h **** 
1237:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1238:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1239:Drivers/CMSIS/Include/core_cm4.h **** 
1240:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Control Register Definitions */
1241:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1242:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1243:Drivers/CMSIS/Include/core_cm4.h **** 
1244:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1245:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1246:Drivers/CMSIS/Include/core_cm4.h **** 
1247:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1248:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1249:Drivers/CMSIS/Include/core_cm4.h **** 
1250:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1251:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1252:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1253:Drivers/CMSIS/Include/core_cm4.h **** 
1254:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1255:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1256:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1257:Drivers/CMSIS/Include/core_cm4.h **** 
1258:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1259:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1260:Drivers/CMSIS/Include/core_cm4.h **** 
1261:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1262:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1263:Drivers/CMSIS/Include/core_cm4.h **** 
1264:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1265:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1266:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1267:Drivers/CMSIS/Include/core_cm4.h **** 
1268:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1269:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1270:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccCXu24i.s 			page 52


1271:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1272:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1273:Drivers/CMSIS/Include/core_cm4.h **** 
1274:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1275:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1276:Drivers/CMSIS/Include/core_cm4.h **** 
1277:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1278:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1279:Drivers/CMSIS/Include/core_cm4.h **** 
1280:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1281:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1282:Drivers/CMSIS/Include/core_cm4.h **** 
1283:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1284:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1285:Drivers/CMSIS/Include/core_cm4.h **** 
1286:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1287:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1288:Drivers/CMSIS/Include/core_cm4.h **** 
1289:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1290:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1291:Drivers/CMSIS/Include/core_cm4.h **** 
1292:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1293:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1294:Drivers/CMSIS/Include/core_cm4.h **** 
1295:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1296:Drivers/CMSIS/Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1297:Drivers/CMSIS/Include/core_cm4.h **** 
1298:Drivers/CMSIS/Include/core_cm4.h **** 
1299:Drivers/CMSIS/Include/core_cm4.h **** /**
1300:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1301:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1302:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1303:Drivers/CMSIS/Include/core_cm4.h ****   @{
1304:Drivers/CMSIS/Include/core_cm4.h ****  */
1305:Drivers/CMSIS/Include/core_cm4.h **** 
1306:Drivers/CMSIS/Include/core_cm4.h **** /**
1307:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1308:Drivers/CMSIS/Include/core_cm4.h ****  */
1309:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1310:Drivers/CMSIS/Include/core_cm4.h **** {
1311:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1312:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1313:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1314:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1315:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1316:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1317:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and FP Feature Register 2 
1318:Drivers/CMSIS/Include/core_cm4.h **** } FPU_Type;
1319:Drivers/CMSIS/Include/core_cm4.h **** 
1320:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1321:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1322:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1323:Drivers/CMSIS/Include/core_cm4.h **** 
1324:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1325:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1326:Drivers/CMSIS/Include/core_cm4.h **** 
1327:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
ARM GAS  /tmp/ccCXu24i.s 			page 53


1328:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1329:Drivers/CMSIS/Include/core_cm4.h **** 
1330:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1331:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1332:Drivers/CMSIS/Include/core_cm4.h **** 
1333:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1334:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1335:Drivers/CMSIS/Include/core_cm4.h **** 
1336:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1337:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1338:Drivers/CMSIS/Include/core_cm4.h **** 
1339:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1340:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1341:Drivers/CMSIS/Include/core_cm4.h **** 
1342:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1343:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1344:Drivers/CMSIS/Include/core_cm4.h **** 
1345:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1346:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1347:Drivers/CMSIS/Include/core_cm4.h **** 
1348:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1349:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1350:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1351:Drivers/CMSIS/Include/core_cm4.h **** 
1352:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1353:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1354:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1355:Drivers/CMSIS/Include/core_cm4.h **** 
1356:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1357:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1358:Drivers/CMSIS/Include/core_cm4.h **** 
1359:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1360:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1361:Drivers/CMSIS/Include/core_cm4.h **** 
1362:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1363:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1364:Drivers/CMSIS/Include/core_cm4.h **** 
1365:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1366:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1367:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1368:Drivers/CMSIS/Include/core_cm4.h **** 
1369:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1370:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1371:Drivers/CMSIS/Include/core_cm4.h **** 
1372:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1373:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1374:Drivers/CMSIS/Include/core_cm4.h **** 
1375:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1376:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1377:Drivers/CMSIS/Include/core_cm4.h **** 
1378:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1379:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1380:Drivers/CMSIS/Include/core_cm4.h **** 
1381:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1382:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1383:Drivers/CMSIS/Include/core_cm4.h **** 
1384:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
ARM GAS  /tmp/ccCXu24i.s 			page 54


1385:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1386:Drivers/CMSIS/Include/core_cm4.h **** 
1387:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1388:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1389:Drivers/CMSIS/Include/core_cm4.h **** 
1390:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1391:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1392:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1393:Drivers/CMSIS/Include/core_cm4.h **** 
1394:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1395:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1396:Drivers/CMSIS/Include/core_cm4.h **** 
1397:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1398:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1399:Drivers/CMSIS/Include/core_cm4.h **** 
1400:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1401:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1402:Drivers/CMSIS/Include/core_cm4.h **** 
1403:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 2 Definitions */
1404:Drivers/CMSIS/Include/core_cm4.h **** 
1405:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR2_VFP_Misc_Pos              4U                                            /*!< MVFR
1406:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR2_VFP_Misc_Msk             (0xFUL << FPU_MVFR2_VFP_Misc_Pos)              /*!< MVFR
1407:Drivers/CMSIS/Include/core_cm4.h **** 
1408:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1409:Drivers/CMSIS/Include/core_cm4.h **** 
1410:Drivers/CMSIS/Include/core_cm4.h **** 
1411:Drivers/CMSIS/Include/core_cm4.h **** /**
1412:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1413:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1414:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1415:Drivers/CMSIS/Include/core_cm4.h ****   @{
1416:Drivers/CMSIS/Include/core_cm4.h ****  */
1417:Drivers/CMSIS/Include/core_cm4.h **** 
1418:Drivers/CMSIS/Include/core_cm4.h **** /**
1419:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1420:Drivers/CMSIS/Include/core_cm4.h ****  */
1421:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1422:Drivers/CMSIS/Include/core_cm4.h **** {
1423:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1424:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1425:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1426:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1427:Drivers/CMSIS/Include/core_cm4.h **** } CoreDebug_Type;
1428:Drivers/CMSIS/Include/core_cm4.h **** 
1429:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1430:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1431:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1432:Drivers/CMSIS/Include/core_cm4.h **** 
1433:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1434:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1435:Drivers/CMSIS/Include/core_cm4.h **** 
1436:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1437:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1438:Drivers/CMSIS/Include/core_cm4.h **** 
1439:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1440:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1441:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccCXu24i.s 			page 55


1442:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1443:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1444:Drivers/CMSIS/Include/core_cm4.h **** 
1445:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1446:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1447:Drivers/CMSIS/Include/core_cm4.h **** 
1448:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1449:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1450:Drivers/CMSIS/Include/core_cm4.h **** 
1451:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1452:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1453:Drivers/CMSIS/Include/core_cm4.h **** 
1454:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1455:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1456:Drivers/CMSIS/Include/core_cm4.h **** 
1457:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1458:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1459:Drivers/CMSIS/Include/core_cm4.h **** 
1460:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1461:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1462:Drivers/CMSIS/Include/core_cm4.h **** 
1463:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1464:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1465:Drivers/CMSIS/Include/core_cm4.h **** 
1466:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1467:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1468:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1469:Drivers/CMSIS/Include/core_cm4.h **** 
1470:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1471:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1472:Drivers/CMSIS/Include/core_cm4.h **** 
1473:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1474:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1475:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1476:Drivers/CMSIS/Include/core_cm4.h **** 
1477:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1478:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1479:Drivers/CMSIS/Include/core_cm4.h **** 
1480:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1481:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1482:Drivers/CMSIS/Include/core_cm4.h **** 
1483:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1484:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1485:Drivers/CMSIS/Include/core_cm4.h **** 
1486:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1487:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1488:Drivers/CMSIS/Include/core_cm4.h **** 
1489:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1490:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1491:Drivers/CMSIS/Include/core_cm4.h **** 
1492:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1493:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1494:Drivers/CMSIS/Include/core_cm4.h **** 
1495:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1496:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1497:Drivers/CMSIS/Include/core_cm4.h **** 
1498:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
ARM GAS  /tmp/ccCXu24i.s 			page 56


1499:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1500:Drivers/CMSIS/Include/core_cm4.h **** 
1501:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1502:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1503:Drivers/CMSIS/Include/core_cm4.h **** 
1504:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1505:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1506:Drivers/CMSIS/Include/core_cm4.h **** 
1507:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1508:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1509:Drivers/CMSIS/Include/core_cm4.h **** 
1510:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1511:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1512:Drivers/CMSIS/Include/core_cm4.h **** 
1513:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1514:Drivers/CMSIS/Include/core_cm4.h **** 
1515:Drivers/CMSIS/Include/core_cm4.h **** 
1516:Drivers/CMSIS/Include/core_cm4.h **** /**
1517:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1518:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1519:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1520:Drivers/CMSIS/Include/core_cm4.h ****   @{
1521:Drivers/CMSIS/Include/core_cm4.h ****  */
1522:Drivers/CMSIS/Include/core_cm4.h **** 
1523:Drivers/CMSIS/Include/core_cm4.h **** /**
1524:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1525:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1526:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1527:Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted value.
1528:Drivers/CMSIS/Include/core_cm4.h **** */
1529:Drivers/CMSIS/Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1530:Drivers/CMSIS/Include/core_cm4.h **** 
1531:Drivers/CMSIS/Include/core_cm4.h **** /**
1532:Drivers/CMSIS/Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1533:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1534:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1535:Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1536:Drivers/CMSIS/Include/core_cm4.h **** */
1537:Drivers/CMSIS/Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1538:Drivers/CMSIS/Include/core_cm4.h **** 
1539:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1540:Drivers/CMSIS/Include/core_cm4.h **** 
1541:Drivers/CMSIS/Include/core_cm4.h **** 
1542:Drivers/CMSIS/Include/core_cm4.h **** /**
1543:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1544:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1545:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1546:Drivers/CMSIS/Include/core_cm4.h ****   @{
1547:Drivers/CMSIS/Include/core_cm4.h ****  */
1548:Drivers/CMSIS/Include/core_cm4.h **** 
1549:Drivers/CMSIS/Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1550:Drivers/CMSIS/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1551:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1552:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1553:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1554:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1555:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
ARM GAS  /tmp/ccCXu24i.s 			page 57


1556:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1557:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1558:Drivers/CMSIS/Include/core_cm4.h **** 
1559:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1560:Drivers/CMSIS/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1561:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1562:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1563:Drivers/CMSIS/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1564:Drivers/CMSIS/Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1565:Drivers/CMSIS/Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1566:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1567:Drivers/CMSIS/Include/core_cm4.h **** 
1568:Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1569:Drivers/CMSIS/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1570:Drivers/CMSIS/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1571:Drivers/CMSIS/Include/core_cm4.h **** #endif
1572:Drivers/CMSIS/Include/core_cm4.h **** 
1573:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1574:Drivers/CMSIS/Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1575:Drivers/CMSIS/Include/core_cm4.h **** 
1576:Drivers/CMSIS/Include/core_cm4.h **** /*@} */
1577:Drivers/CMSIS/Include/core_cm4.h **** 
1578:Drivers/CMSIS/Include/core_cm4.h **** 
1579:Drivers/CMSIS/Include/core_cm4.h **** 
1580:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
1581:Drivers/CMSIS/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1582:Drivers/CMSIS/Include/core_cm4.h ****   Core Function Interface contains:
1583:Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Functions
1584:Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Functions
1585:Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Functions
1586:Drivers/CMSIS/Include/core_cm4.h ****   - Core Register Access Functions
1587:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
1588:Drivers/CMSIS/Include/core_cm4.h **** /**
1589:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1590:Drivers/CMSIS/Include/core_cm4.h **** */
1591:Drivers/CMSIS/Include/core_cm4.h **** 
1592:Drivers/CMSIS/Include/core_cm4.h **** 
1593:Drivers/CMSIS/Include/core_cm4.h **** 
1594:Drivers/CMSIS/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1595:Drivers/CMSIS/Include/core_cm4.h **** /**
1596:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1597:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1598:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1599:Drivers/CMSIS/Include/core_cm4.h ****   @{
1600:Drivers/CMSIS/Include/core_cm4.h ****  */
1601:Drivers/CMSIS/Include/core_cm4.h **** 
1602:Drivers/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1603:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1604:Drivers/CMSIS/Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1605:Drivers/CMSIS/Include/core_cm4.h ****   #endif
1606:Drivers/CMSIS/Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1607:Drivers/CMSIS/Include/core_cm4.h **** #else
1608:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1609:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1610:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1611:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1612:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
ARM GAS  /tmp/ccCXu24i.s 			page 58


1613:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1614:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1615:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1616:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1617:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1618:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1619:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1620:Drivers/CMSIS/Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1621:Drivers/CMSIS/Include/core_cm4.h **** 
1622:Drivers/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1623:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1624:Drivers/CMSIS/Include/core_cm4.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1625:Drivers/CMSIS/Include/core_cm4.h ****   #endif
1626:Drivers/CMSIS/Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1627:Drivers/CMSIS/Include/core_cm4.h **** #else
1628:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1629:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1630:Drivers/CMSIS/Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1631:Drivers/CMSIS/Include/core_cm4.h **** 
1632:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1633:Drivers/CMSIS/Include/core_cm4.h **** 
1634:Drivers/CMSIS/Include/core_cm4.h **** 
1635:Drivers/CMSIS/Include/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1636:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1637:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1638:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1639:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1640:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1641:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1642:Drivers/CMSIS/Include/core_cm4.h **** 
1643:Drivers/CMSIS/Include/core_cm4.h **** 
1644:Drivers/CMSIS/Include/core_cm4.h **** /**
1645:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Priority Grouping
1646:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1647:Drivers/CMSIS/Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1648:Drivers/CMSIS/Include/core_cm4.h ****            Only values from 0..7 are used.
1649:Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1650:Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1651:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1652:Drivers/CMSIS/Include/core_cm4.h ****  */
1653:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1654:Drivers/CMSIS/Include/core_cm4.h **** {
1655:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t reg_value;
1656:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1657:Drivers/CMSIS/Include/core_cm4.h **** 
1658:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1659:Drivers/CMSIS/Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1660:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1661:Drivers/CMSIS/Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1662:Drivers/CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1663:Drivers/CMSIS/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1664:Drivers/CMSIS/Include/core_cm4.h **** }
1665:Drivers/CMSIS/Include/core_cm4.h **** 
1666:Drivers/CMSIS/Include/core_cm4.h **** 
1667:Drivers/CMSIS/Include/core_cm4.h **** /**
1668:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Priority Grouping
1669:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
ARM GAS  /tmp/ccCXu24i.s 			page 59


1670:Drivers/CMSIS/Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1671:Drivers/CMSIS/Include/core_cm4.h ****  */
1672:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1673:Drivers/CMSIS/Include/core_cm4.h **** {
1674:Drivers/CMSIS/Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1675:Drivers/CMSIS/Include/core_cm4.h **** }
1676:Drivers/CMSIS/Include/core_cm4.h **** 
1677:Drivers/CMSIS/Include/core_cm4.h **** 
1678:Drivers/CMSIS/Include/core_cm4.h **** /**
1679:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Enable Interrupt
1680:Drivers/CMSIS/Include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1681:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1682:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1683:Drivers/CMSIS/Include/core_cm4.h ****  */
1684:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1685:Drivers/CMSIS/Include/core_cm4.h **** {
1686:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1687:Drivers/CMSIS/Include/core_cm4.h ****   {
1688:Drivers/CMSIS/Include/core_cm4.h ****     __COMPILER_BARRIER();
1689:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1690:Drivers/CMSIS/Include/core_cm4.h ****     __COMPILER_BARRIER();
1691:Drivers/CMSIS/Include/core_cm4.h ****   }
1692:Drivers/CMSIS/Include/core_cm4.h **** }
1693:Drivers/CMSIS/Include/core_cm4.h **** 
1694:Drivers/CMSIS/Include/core_cm4.h **** 
1695:Drivers/CMSIS/Include/core_cm4.h **** /**
1696:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Enable status
1697:Drivers/CMSIS/Include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1698:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1699:Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1700:Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt is enabled.
1701:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1702:Drivers/CMSIS/Include/core_cm4.h ****  */
1703:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1704:Drivers/CMSIS/Include/core_cm4.h **** {
1705:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1706:Drivers/CMSIS/Include/core_cm4.h ****   {
1707:Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1708:Drivers/CMSIS/Include/core_cm4.h ****   }
1709:Drivers/CMSIS/Include/core_cm4.h ****   else
1710:Drivers/CMSIS/Include/core_cm4.h ****   {
1711:Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
1712:Drivers/CMSIS/Include/core_cm4.h ****   }
1713:Drivers/CMSIS/Include/core_cm4.h **** }
1714:Drivers/CMSIS/Include/core_cm4.h **** 
1715:Drivers/CMSIS/Include/core_cm4.h **** 
1716:Drivers/CMSIS/Include/core_cm4.h **** /**
1717:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Disable Interrupt
1718:Drivers/CMSIS/Include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1719:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1720:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1721:Drivers/CMSIS/Include/core_cm4.h ****  */
1722:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
 973              		.loc 2 1722 22 view .LVU259
 974              	.LBB22:
1723:Drivers/CMSIS/Include/core_cm4.h **** {
1724:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
ARM GAS  /tmp/ccCXu24i.s 			page 60


 975              		.loc 2 1724 3 view .LVU260
1725:Drivers/CMSIS/Include/core_cm4.h ****   {
1726:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 976              		.loc 2 1726 5 view .LVU261
 977              		.loc 2 1726 43 is_stmt 0 view .LVU262
 978 001c 1E4B     		ldr	r3, .L83+16
 979 001e 4FF40002 		mov	r2, #8388608
 980 0022 C3F88020 		str	r2, [r3, #128]
1727:Drivers/CMSIS/Include/core_cm4.h ****     __DSB();
 981              		.loc 2 1727 5 is_stmt 1 view .LVU263
 982              	.LBB23:
 983              	.LBI23:
 984              		.file 3 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.4.1
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. May 2021
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
ARM GAS  /tmp/ccCXu24i.s 			page 61


  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccCXu24i.s 			page 62


 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
ARM GAS  /tmp/ccCXu24i.s 			page 63


 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 189:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 192:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
 195:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 200:Drivers/CMSIS/Include/cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 203:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 204:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 208:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 209:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 210:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 212:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 215:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
ARM GAS  /tmp/ccCXu24i.s 			page 64


 216:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 223:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 224:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 225:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 226:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 227:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 229:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 230:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 235:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 239:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 241:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 244:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 245:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 253:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 255:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 256:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 257:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 258:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 259:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 261:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 264:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 265:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 985              		.loc 3 269 27 view .LVU264
 986              	.LBB24:
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/ccCXu24i.s 			page 65


 271:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 987              		.loc 3 271 3 view .LVU265
 988              		.syntax unified
 989              	@ 271 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 990 0026 BFF34F8F 		dsb 0xF
 991              	@ 0 "" 2
 992              		.thumb
 993              		.syntax unified
 994              	.LBE24:
 995              	.LBE23:
1728:Drivers/CMSIS/Include/core_cm4.h ****     __ISB();
 996              		.loc 2 1728 5 view .LVU266
 997              	.LBB25:
 998              	.LBI25:
 258:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 999              		.loc 3 258 27 view .LVU267
 1000              	.LBB26:
 260:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1001              		.loc 3 260 3 view .LVU268
 1002              		.syntax unified
 1003              	@ 260 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1004 002a BFF36F8F 		isb 0xF
 1005              	@ 0 "" 2
 1006              	.LVL39:
 260:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1007              		.loc 3 260 3 is_stmt 0 view .LVU269
 1008              		.thumb
 1009              		.syntax unified
 1010              	.LBE26:
 1011              	.LBE25:
 1012              	.LBE22:
 1013              	.LBE21:
 466:Lib/ssc_app/src/ecatappl.c **** 
 1014              		.loc 1 466 13 is_stmt 1 view .LVU270
 1015 002e FFF7FEFF 		bl	ECAT_Application
 1016              	.LVL40:
 468:Lib/ssc_app/src/ecatappl.c ****             {
 1017              		.loc 1 468 13 view .LVU271
 468:Lib/ssc_app/src/ecatappl.c ****             {
 1018              		.loc 1 468 18 is_stmt 0 view .LVU272
 1019 0032 1A4B     		ldr	r3, .L83+20
 1020 0034 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 468:Lib/ssc_app/src/ecatappl.c ****             {
 1021              		.loc 1 468 16 view .LVU273
 1022 0036 23BB     		cbnz	r3, .L82
 1023              	.L79:
 473:Lib/ssc_app/src/ecatappl.c ****         }
 1024              		.loc 1 473 13 is_stmt 1 view .LVU274
 1025              	.LVL41:
 1026              	.LBB27:
 1027              	.LBI27:
1684:Drivers/CMSIS/Include/core_cm4.h **** {
 1028              		.loc 2 1684 22 view .LVU275
 1029              	.LBB28:
1686:Drivers/CMSIS/Include/core_cm4.h ****   {
 1030              		.loc 2 1686 3 view .LVU276
1688:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
ARM GAS  /tmp/ccCXu24i.s 			page 66


 1031              		.loc 2 1688 5 view .LVU277
1689:Drivers/CMSIS/Include/core_cm4.h ****     __COMPILER_BARRIER();
 1032              		.loc 2 1689 5 view .LVU278
1689:Drivers/CMSIS/Include/core_cm4.h ****     __COMPILER_BARRIER();
 1033              		.loc 2 1689 43 is_stmt 0 view .LVU279
 1034 0038 174B     		ldr	r3, .L83+16
 1035 003a 4FF40002 		mov	r2, #8388608
 1036 003e 1A60     		str	r2, [r3]
1690:Drivers/CMSIS/Include/core_cm4.h ****   }
 1037              		.loc 2 1690 5 is_stmt 1 view .LVU280
 1038              	.LVL42:
 1039              	.L76:
1690:Drivers/CMSIS/Include/core_cm4.h ****   }
 1040              		.loc 2 1690 5 is_stmt 0 view .LVU281
 1041              	.LBE28:
 1042              	.LBE27:
 490:Lib/ssc_app/src/ecatappl.c **** 
 1043              		.loc 1 490 9 is_stmt 1 view .LVU282
 1044 0040 FFF7FEFF 		bl	ECAT_Main
 1045              	.LVL43:
 493:Lib/ssc_app/src/ecatappl.c ****        CheckIfEcatError();
 1046              		.loc 1 493 8 view .LVU283
 1047 0044 FFF7FEFF 		bl	COE_Main
 1048              	.LVL44:
 494:Lib/ssc_app/src/ecatappl.c **** 
 1049              		.loc 1 494 8 view .LVU284
 1050 0048 FFF7FEFF 		bl	CheckIfEcatError
 1051              	.LVL45:
 1052              	.L73:
 496:Lib/ssc_app/src/ecatappl.c **** 
 1053              		.loc 1 496 1 is_stmt 0 view .LVU285
 1054 004c 08BD     		pop	{r3, pc}
 1055              	.L81:
 1056              	.LBB29:
 441:Lib/ssc_app/src/ecatappl.c ****                 ALEvent = SWAPWORD(ALEvent);
 1057              		.loc 1 441 17 is_stmt 1 view .LVU286
 441:Lib/ssc_app/src/ecatappl.c ****                 ALEvent = SWAPWORD(ALEvent);
 1058              		.loc 1 441 34 is_stmt 0 view .LVU287
 1059 004e FFF7FEFF 		bl	HW_GetALEventRegister
 1060              	.LVL46:
 442:Lib/ssc_app/src/ecatappl.c **** 
 1061              		.loc 1 442 17 is_stmt 1 view .LVU288
 444:Lib/ssc_app/src/ecatappl.c ****                 {
 1062              		.loc 1 444 17 view .LVU289
 444:Lib/ssc_app/src/ecatappl.c ****                 {
 1063              		.loc 1 444 20 is_stmt 0 view .LVU290
 1064 0052 10F4806F 		tst	r0, #1024
 1065 0056 09D0     		beq	.L78
 447:Lib/ssc_app/src/ecatappl.c ****                     if ( bEcatOutputUpdateRunning )
 1066              		.loc 1 447 21 is_stmt 1 view .LVU291
 447:Lib/ssc_app/src/ecatappl.c ****                     if ( bEcatOutputUpdateRunning )
 1067              		.loc 1 447 47 is_stmt 0 view .LVU292
 1068 0058 0D4B     		ldr	r3, .L83+8
 1069 005a 0122     		movs	r2, #1
 1070 005c 1A70     		strb	r2, [r3]
 448:Lib/ssc_app/src/ecatappl.c ****                     {
 1071              		.loc 1 448 21 is_stmt 1 view .LVU293
ARM GAS  /tmp/ccCXu24i.s 			page 67


 448:Lib/ssc_app/src/ecatappl.c ****                     {
 1072              		.loc 1 448 26 is_stmt 0 view .LVU294
 1073 005e 104B     		ldr	r3, .L83+24
 1074 0060 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 448:Lib/ssc_app/src/ecatappl.c ****                     {
 1075              		.loc 1 448 24 view .LVU295
 1076 0062 002B     		cmp	r3, #0
 1077 0064 DAD0     		beq	.L77
 451:Lib/ssc_app/src/ecatappl.c ****                     }
 1078              		.loc 1 451 25 is_stmt 1 view .LVU296
 1079 0066 FFF7FEFF 		bl	PDO_OutputMapping
 1080              	.LVL47:
 451:Lib/ssc_app/src/ecatappl.c ****                     }
 1081              		.loc 1 451 25 is_stmt 0 view .LVU297
 1082 006a D7E7     		b	.L77
 1083              	.LVL48:
 1084              	.L78:
 454:Lib/ssc_app/src/ecatappl.c ****                 {
 1085              		.loc 1 454 22 is_stmt 1 view .LVU298
 454:Lib/ssc_app/src/ecatappl.c ****                 {
 1086              		.loc 1 454 41 is_stmt 0 view .LVU299
 1087 006c 0D4B     		ldr	r3, .L83+28
 1088 006e 1B88     		ldrh	r3, [r3]
 454:Lib/ssc_app/src/ecatappl.c ****                 {
 1089              		.loc 1 454 25 view .LVU300
 1090 0070 002B     		cmp	r3, #0
 1091 0072 D3D1     		bne	.L77
 457:Lib/ssc_app/src/ecatappl.c ****                     {
 1092              		.loc 1 457 21 is_stmt 1 view .LVU301
 457:Lib/ssc_app/src/ecatappl.c ****                     {
 1093              		.loc 1 457 24 is_stmt 0 view .LVU302
 1094 0074 10F4006F 		tst	r0, #2048
 1095 0078 D0D0     		beq	.L77
 460:Lib/ssc_app/src/ecatappl.c ****                     }
 1096              		.loc 1 460 25 is_stmt 1 view .LVU303
 460:Lib/ssc_app/src/ecatappl.c ****                     }
 1097              		.loc 1 460 51 is_stmt 0 view .LVU304
 1098 007a 054B     		ldr	r3, .L83+8
 1099 007c 0122     		movs	r2, #1
 1100 007e 1A70     		strb	r2, [r3]
 1101 0080 CCE7     		b	.L77
 1102              	.LVL49:
 1103              	.L82:
 460:Lib/ssc_app/src/ecatappl.c ****                     }
 1104              		.loc 1 460 51 view .LVU305
 1105              	.LBE29:
 471:Lib/ssc_app/src/ecatappl.c ****             }
 1106              		.loc 1 471 17 is_stmt 1 view .LVU306
 1107 0082 FFF7FEFF 		bl	PDO_InputMapping
 1108              	.LVL50:
 1109 0086 D7E7     		b	.L79
 1110              	.L84:
 1111              		.align	2
 1112              	.L83:
 1113 0088 00000000 		.word	.LANCHOR5
 1114 008c 00000000 		.word	bEscIntEnabled
 1115 0090 00000000 		.word	bEcatFirstOutputsReceived
ARM GAS  /tmp/ccCXu24i.s 			page 68


 1116 0094 00000000 		.word	bDcSyncActive
 1117 0098 00E100E0 		.word	-536813312
 1118 009c 00000000 		.word	bEcatInputUpdateRunning
 1119 00a0 00000000 		.word	bEcatOutputUpdateRunning
 1120 00a4 00000000 		.word	nPdOutputSize
 1121              		.cfi_endproc
 1122              	.LFE142:
 1124              		.global	bInitFinished
 1125              		.global	aPdInputData
 1126              		.global	aPdOutputData
 1127              		.global	bCycleTimeMeasurementStarted
 1128              		.global	StartTimerCnt
 1129              		.global	u16BusCycleCntMs
 1130              		.global	pAPPL_EEPROM_Reload
 1131              		.global	pAPPL_EEPROM_Write
 1132              		.global	pAPPL_EEPROM_Read
 1133              		.global	bRunApplication
 1134              		.global	bEtherCATErrorLed
 1135              		.global	bEtherCATRunLed
 1136              		.global	bEcatWaitForInputUpdate
 1137              		.section	.bss.StartTimerCnt,"aw",%nobits
 1138              		.align	2
 1139              		.set	.LANCHOR4,. + 0
 1142              	StartTimerCnt:
 1143 0000 00000000 		.space	4
 1144              		.section	.bss.aPdInputData,"aw",%nobits
 1145              		.align	2
 1146              		.set	.LANCHOR0,. + 0
 1149              	aPdInputData:
 1150 0000 00000000 		.space	68
 1150      00000000 
 1150      00000000 
 1150      00000000 
 1150      00000000 
 1151              		.section	.bss.aPdOutputData,"aw",%nobits
 1152              		.align	2
 1153              		.set	.LANCHOR1,. + 0
 1156              	aPdOutputData:
 1157 0000 00000000 		.space	68
 1157      00000000 
 1157      00000000 
 1157      00000000 
 1157      00000000 
 1158              		.section	.bss.bCycleTimeMeasurementStarted,"aw",%nobits
 1159              		.set	.LANCHOR3,. + 0
 1162              	bCycleTimeMeasurementStarted:
 1163 0000 00       		.space	1
 1164              		.section	.bss.bEcatWaitForInputUpdate,"aw",%nobits
 1167              	bEcatWaitForInputUpdate:
 1168 0000 00       		.space	1
 1169              		.section	.bss.bEtherCATErrorLed,"aw",%nobits
 1172              	bEtherCATErrorLed:
 1173 0000 00       		.space	1
 1174              		.section	.bss.bEtherCATRunLed,"aw",%nobits
 1177              	bEtherCATRunLed:
 1178 0000 00       		.space	1
 1179              		.section	.bss.bInitFinished,"aw",%nobits
ARM GAS  /tmp/ccCXu24i.s 			page 69


 1180              		.set	.LANCHOR5,. + 0
 1183              	bInitFinished:
 1184 0000 00       		.space	1
 1185              		.section	.bss.bRunApplication,"aw",%nobits
 1188              	bRunApplication:
 1189 0000 00       		.space	1
 1190              		.section	.bss.pAPPL_EEPROM_Read,"aw",%nobits
 1191              		.align	2
 1194              	pAPPL_EEPROM_Read:
 1195 0000 00000000 		.space	4
 1196              		.section	.bss.pAPPL_EEPROM_Reload,"aw",%nobits
 1197              		.align	2
 1200              	pAPPL_EEPROM_Reload:
 1201 0000 00000000 		.space	4
 1202              		.section	.bss.pAPPL_EEPROM_Write,"aw",%nobits
 1203              		.align	2
 1206              	pAPPL_EEPROM_Write:
 1207 0000 00000000 		.space	4
 1208              		.section	.bss.u16BusCycleCntMs,"aw",%nobits
 1209              		.align	1
 1210              		.set	.LANCHOR2,. + 0
 1213              	u16BusCycleCntMs:
 1214 0000 0000     		.space	2
 1215              		.text
 1216              	.Letext0:
 1217              		.file 4 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.h"
 1218              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f427xx.h"
 1219              		.file 6 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 1220              		.file 7 "Lib/ssc/include/ecatslv.h"
 1221              		.file 8 "Lib/ssc_app/include/ecatappl.h"
 1222              		.file 9 "Lib/ssc/include/objdef.h"
 1223              		.file 10 "Lib/ssc/include/applInterface.h"
 1224              		.file 11 "Lib/ssc_app/include/el9800appl.h"
 1225              		.file 12 "Lib/ssc/include/el9800hw.h"
 1226              		.file 13 "Lib/ssc_app/include/coeappl.h"
ARM GAS  /tmp/ccCXu24i.s 			page 70


DEFINED SYMBOLS
                            *ABS*:0000000000000000 ecatappl.c
     /tmp/ccCXu24i.s:20     .text.PDO_InputMapping:0000000000000000 $t
     /tmp/ccCXu24i.s:26     .text.PDO_InputMapping:0000000000000000 PDO_InputMapping
     /tmp/ccCXu24i.s:55     .text.PDO_InputMapping:000000000000001c $d
     /tmp/ccCXu24i.s:62     .text.PDO_OutputMapping:0000000000000000 $t
     /tmp/ccCXu24i.s:68     .text.PDO_OutputMapping:0000000000000000 PDO_OutputMapping
     /tmp/ccCXu24i.s:96     .text.PDO_OutputMapping:000000000000001c $d
     /tmp/ccCXu24i.s:103    .text.ECAT_CheckTimer:0000000000000000 $t
     /tmp/ccCXu24i.s:109    .text.ECAT_CheckTimer:0000000000000000 ECAT_CheckTimer
     /tmp/ccCXu24i.s:158    .text.ECAT_CheckTimer:000000000000002c $d
     /tmp/ccCXu24i.s:166    .text.HandleBusCycleCalculation:0000000000000000 $t
     /tmp/ccCXu24i.s:172    .text.HandleBusCycleCalculation:0000000000000000 HandleBusCycleCalculation
     /tmp/ccCXu24i.s:310    .text.HandleBusCycleCalculation:000000000000007c $d
     /tmp/ccCXu24i.s:322    .text.Sync1_Isr:0000000000000000 $t
     /tmp/ccCXu24i.s:328    .text.Sync1_Isr:0000000000000000 Sync1_Isr
     /tmp/ccCXu24i.s:377    .text.Sync1_Isr:000000000000002c $d
     /tmp/ccCXu24i.s:386    .text.MainInit:0000000000000000 $t
     /tmp/ccCXu24i.s:392    .text.MainInit:0000000000000000 MainInit
     /tmp/ccCXu24i.s:434    .text.MainInit:0000000000000020 $d
     /tmp/ccCXu24i.s:442    .text.ECAT_Application:0000000000000000 $t
     /tmp/ccCXu24i.s:448    .text.ECAT_Application:0000000000000000 ECAT_Application
     /tmp/ccCXu24i.s:467    .text.PDI_Isr:0000000000000000 $t
     /tmp/ccCXu24i.s:473    .text.PDI_Isr:0000000000000000 PDI_Isr
     /tmp/ccCXu24i.s:681    .text.PDI_Isr:00000000000000e8 $d
     /tmp/ccCXu24i.s:697    .text.Sync0_Isr:0000000000000000 $t
     /tmp/ccCXu24i.s:703    .text.Sync0_Isr:0000000000000000 Sync0_Isr
     /tmp/ccCXu24i.s:907    .text.Sync0_Isr:00000000000000d0 $d
     /tmp/ccCXu24i.s:925    .text.MainLoop:0000000000000000 $t
     /tmp/ccCXu24i.s:931    .text.MainLoop:0000000000000000 MainLoop
     /tmp/ccCXu24i.s:1113   .text.MainLoop:0000000000000088 $d
     /tmp/ccCXu24i.s:1183   .bss.bInitFinished:0000000000000000 bInitFinished
     /tmp/ccCXu24i.s:1149   .bss.aPdInputData:0000000000000000 aPdInputData
     /tmp/ccCXu24i.s:1156   .bss.aPdOutputData:0000000000000000 aPdOutputData
     /tmp/ccCXu24i.s:1162   .bss.bCycleTimeMeasurementStarted:0000000000000000 bCycleTimeMeasurementStarted
     /tmp/ccCXu24i.s:1142   .bss.StartTimerCnt:0000000000000000 StartTimerCnt
     /tmp/ccCXu24i.s:1213   .bss.u16BusCycleCntMs:0000000000000000 u16BusCycleCntMs
     /tmp/ccCXu24i.s:1200   .bss.pAPPL_EEPROM_Reload:0000000000000000 pAPPL_EEPROM_Reload
     /tmp/ccCXu24i.s:1206   .bss.pAPPL_EEPROM_Write:0000000000000000 pAPPL_EEPROM_Write
     /tmp/ccCXu24i.s:1194   .bss.pAPPL_EEPROM_Read:0000000000000000 pAPPL_EEPROM_Read
     /tmp/ccCXu24i.s:1188   .bss.bRunApplication:0000000000000000 bRunApplication
     /tmp/ccCXu24i.s:1172   .bss.bEtherCATErrorLed:0000000000000000 bEtherCATErrorLed
     /tmp/ccCXu24i.s:1177   .bss.bEtherCATRunLed:0000000000000000 bEtherCATRunLed
     /tmp/ccCXu24i.s:1167   .bss.bEcatWaitForInputUpdate:0000000000000000 bEcatWaitForInputUpdate
     /tmp/ccCXu24i.s:1138   .bss.StartTimerCnt:0000000000000000 $d
     /tmp/ccCXu24i.s:1145   .bss.aPdInputData:0000000000000000 $d
     /tmp/ccCXu24i.s:1152   .bss.aPdOutputData:0000000000000000 $d
     /tmp/ccCXu24i.s:1163   .bss.bCycleTimeMeasurementStarted:0000000000000000 $d
     /tmp/ccCXu24i.s:1168   .bss.bEcatWaitForInputUpdate:0000000000000000 $d
     /tmp/ccCXu24i.s:1173   .bss.bEtherCATErrorLed:0000000000000000 $d
     /tmp/ccCXu24i.s:1178   .bss.bEtherCATRunLed:0000000000000000 $d
     /tmp/ccCXu24i.s:1184   .bss.bInitFinished:0000000000000000 $d
     /tmp/ccCXu24i.s:1189   .bss.bRunApplication:0000000000000000 $d
     /tmp/ccCXu24i.s:1191   .bss.pAPPL_EEPROM_Read:0000000000000000 $d
     /tmp/ccCXu24i.s:1197   .bss.pAPPL_EEPROM_Reload:0000000000000000 $d
     /tmp/ccCXu24i.s:1203   .bss.pAPPL_EEPROM_Write:0000000000000000 $d
     /tmp/ccCXu24i.s:1209   .bss.u16BusCycleCntMs:0000000000000000 $d
ARM GAS  /tmp/ccCXu24i.s 			page 71



UNDEFINED SYMBOLS
APPL_InputMapping
HW_EscWriteIsr
nPdInputSize
nEscAddrInputData
HW_EscReadIsr
APPL_OutputMapping
nPdOutputSize
nEscAddrOutputData
DC_CheckWatchdog
sSyncManOutPar
bEcatWaitForAlControlRes
EsmTimeoutCounter
bDcSyncActive
bEscIntEnabled
sSyncManInPar
Sync1WdCounter
bEcatInputUpdateRunning
LatchInputSync0Counter
LatchInputSync0Value
ECAT_Init
COE_ObjInit
APPL_Application
HW_GetALEventRegister_Isr
bDcRunning
u16SmSync0Counter
bEcatFirstOutputsReceived
bEcatOutputUpdateRunning
u16dummy
Sync0WdCounter
u16SmSync0Value
sErrorSettings
ECAT_Main
COE_Main
CheckIfEcatError
HW_GetALEventRegister
