{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1736007652576 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736007652576 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 04 21:50:52 2025 " "Processing started: Sat Jan 04 21:50:52 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736007652576 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1736007652576 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpu_sp_top -c fpu_sp_top --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpu_sp_top -c fpu_sp_top --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1736007652576 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1736007652785 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1736007652785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_sp_top_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file fpu_sp_top_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpu_sp_top_tb " "Found entity 1: fpu_sp_top_tb" {  } { { "fpu_sp_top_tb.v" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_top_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736007659530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1736007659530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_sp_top.v 1 1 " "Found 1 design units, including 1 entities, in source file fpu_sp_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpu_sp_top " "Found entity 1: fpu_sp_top" {  } { { "fpu_sp_top.v" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736007659531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1736007659531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_sp_sub_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file fpu_sp_sub_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpu_sp_sub_tb " "Found entity 1: fpu_sp_sub_tb" {  } { { "fpu_sp_sub_tb.v" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_sub_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736007659532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1736007659532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_sp_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file fpu_sp_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpu_sp_sub " "Found entity 1: fpu_sp_sub" {  } { { "fpu_sp_sub.v" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736007659534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1736007659534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_sp_mul_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file fpu_sp_mul_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpu_sp_mul_tb " "Found entity 1: fpu_sp_mul_tb" {  } { { "fpu_sp_mul_tb.v" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_mul_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736007659535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1736007659535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_sp_mul.v 1 1 " "Found 1 design units, including 1 entities, in source file fpu_sp_mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpu_sp_mul " "Found entity 1: fpu_sp_mul" {  } { { "fpu_sp_mul.v" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_mul.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736007659537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1736007659537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_sp_div_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file fpu_sp_div_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpu_sp_div_tb " "Found entity 1: fpu_sp_div_tb" {  } { { "fpu_sp_div_tb.v" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_div_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736007659538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1736007659538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_sp_div.v 1 1 " "Found 1 design units, including 1 entities, in source file fpu_sp_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpu_sp_div " "Found entity 1: fpu_sp_div" {  } { { "fpu_sp_div.v" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736007659540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1736007659540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_sp_add_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file fpu_sp_add_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpu_sp_add_tb " "Found entity 1: fpu_sp_add_tb" {  } { { "fpu_sp_add_tb.v" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_add_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736007659541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1736007659541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_sp_add.v 1 1 " "Found 1 design units, including 1 entities, in source file fpu_sp_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpu_sp_add " "Found entity 1: fpu_sp_add" {  } { { "fpu_sp_add.v" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_add.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736007659542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1736007659542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "new/tb_top_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file new/tb_top_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_top_module " "Found entity 1: tb_top_module" {  } { { "new/tb_top_module.sv" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/new/tb_top_module.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736007659543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1736007659543 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpu_sp_top " "Elaborating entity \"fpu_sp_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1736007659570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_sp_add fpu_sp_add:u_sp_add " "Elaborating entity \"fpu_sp_add\" for hierarchy \"fpu_sp_add:u_sp_add\"" {  } { { "fpu_sp_top.v" "u_sp_add" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_top.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1736007659571 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_sp_add.v(62) " "Verilog HDL assignment warning at fpu_sp_add.v(62): truncated value with size 32 to match size of target (10)" {  } { { "fpu_sp_add.v" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_add.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1736007659576 "|fpu_sp_top|fpu_sp_add:u_sp_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_sp_add.v(63) " "Verilog HDL assignment warning at fpu_sp_add.v(63): truncated value with size 32 to match size of target (10)" {  } { { "fpu_sp_add.v" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_add.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1736007659576 "|fpu_sp_top|fpu_sp_add:u_sp_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fpu_sp_add.v(100) " "Verilog HDL assignment warning at fpu_sp_add.v(100): truncated value with size 32 to match size of target (8)" {  } { { "fpu_sp_add.v" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_add.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1736007659576 "|fpu_sp_top|fpu_sp_add:u_sp_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 fpu_sp_add.v(101) " "Verilog HDL assignment warning at fpu_sp_add.v(101): truncated value with size 24 to match size of target (23)" {  } { { "fpu_sp_add.v" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_add.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1736007659576 "|fpu_sp_top|fpu_sp_add:u_sp_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fpu_sp_add.v(106) " "Verilog HDL assignment warning at fpu_sp_add.v(106): truncated value with size 32 to match size of target (8)" {  } { { "fpu_sp_add.v" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_add.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1736007659576 "|fpu_sp_top|fpu_sp_add:u_sp_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 fpu_sp_add.v(107) " "Verilog HDL assignment warning at fpu_sp_add.v(107): truncated value with size 24 to match size of target (23)" {  } { { "fpu_sp_add.v" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_add.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1736007659576 "|fpu_sp_top|fpu_sp_add:u_sp_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fpu_sp_add.v(112) " "Verilog HDL assignment warning at fpu_sp_add.v(112): truncated value with size 32 to match size of target (8)" {  } { { "fpu_sp_add.v" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_add.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1736007659576 "|fpu_sp_top|fpu_sp_add:u_sp_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 fpu_sp_add.v(113) " "Verilog HDL assignment warning at fpu_sp_add.v(113): truncated value with size 24 to match size of target (23)" {  } { { "fpu_sp_add.v" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_add.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1736007659576 "|fpu_sp_top|fpu_sp_add:u_sp_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_sp_add.v(117) " "Verilog HDL assignment warning at fpu_sp_add.v(117): truncated value with size 32 to match size of target (10)" {  } { { "fpu_sp_add.v" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_add.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1736007659576 "|fpu_sp_top|fpu_sp_add:u_sp_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_sp_add.v(118) " "Verilog HDL assignment warning at fpu_sp_add.v(118): truncated value with size 32 to match size of target (10)" {  } { { "fpu_sp_add.v" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_add.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1736007659576 "|fpu_sp_top|fpu_sp_add:u_sp_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_sp_add.v(126) " "Verilog HDL assignment warning at fpu_sp_add.v(126): truncated value with size 32 to match size of target (10)" {  } { { "fpu_sp_add.v" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_add.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1736007659576 "|fpu_sp_top|fpu_sp_add:u_sp_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_sp_add.v(130) " "Verilog HDL assignment warning at fpu_sp_add.v(130): truncated value with size 32 to match size of target (10)" {  } { { "fpu_sp_add.v" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_add.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1736007659576 "|fpu_sp_top|fpu_sp_add:u_sp_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_sp_add.v(161) " "Verilog HDL assignment warning at fpu_sp_add.v(161): truncated value with size 32 to match size of target (10)" {  } { { "fpu_sp_add.v" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_add.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1736007659576 "|fpu_sp_top|fpu_sp_add:u_sp_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_sp_add.v(174) " "Verilog HDL assignment warning at fpu_sp_add.v(174): truncated value with size 32 to match size of target (10)" {  } { { "fpu_sp_add.v" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_add.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1736007659576 "|fpu_sp_top|fpu_sp_add:u_sp_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_sp_add.v(186) " "Verilog HDL assignment warning at fpu_sp_add.v(186): truncated value with size 32 to match size of target (10)" {  } { { "fpu_sp_add.v" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_add.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1736007659576 "|fpu_sp_top|fpu_sp_add:u_sp_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 fpu_sp_add.v(198) " "Verilog HDL assignment warning at fpu_sp_add.v(198): truncated value with size 32 to match size of target (24)" {  } { { "fpu_sp_add.v" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_add.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1736007659576 "|fpu_sp_top|fpu_sp_add:u_sp_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_sp_add.v(199) " "Verilog HDL assignment warning at fpu_sp_add.v(199): truncated value with size 32 to match size of target (10)" {  } { { "fpu_sp_add.v" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_add.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1736007659576 "|fpu_sp_top|fpu_sp_add:u_sp_add"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fpu_sp_add.v(206) " "Verilog HDL assignment warning at fpu_sp_add.v(206): truncated value with size 32 to match size of target (8)" {  } { { "fpu_sp_add.v" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_add.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1736007659576 "|fpu_sp_top|fpu_sp_add:u_sp_add"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_sp_sub fpu_sp_sub:u_sp_sub " "Elaborating entity \"fpu_sp_sub\" for hierarchy \"fpu_sp_sub:u_sp_sub\"" {  } { { "fpu_sp_top.v" "u_sp_sub" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_top.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1736007659576 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_sp_sub.v(62) " "Verilog HDL assignment warning at fpu_sp_sub.v(62): truncated value with size 32 to match size of target (10)" {  } { { "fpu_sp_sub.v" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_sub.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1736007659580 "|fpu_sp_top|fpu_sp_sub:u_sp_sub"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_sp_sub.v(63) " "Verilog HDL assignment warning at fpu_sp_sub.v(63): truncated value with size 32 to match size of target (10)" {  } { { "fpu_sp_sub.v" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_sub.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1736007659580 "|fpu_sp_top|fpu_sp_sub:u_sp_sub"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fpu_sp_sub.v(100) " "Verilog HDL assignment warning at fpu_sp_sub.v(100): truncated value with size 32 to match size of target (8)" {  } { { "fpu_sp_sub.v" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_sub.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1736007659580 "|fpu_sp_top|fpu_sp_sub:u_sp_sub"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 fpu_sp_sub.v(101) " "Verilog HDL assignment warning at fpu_sp_sub.v(101): truncated value with size 24 to match size of target (23)" {  } { { "fpu_sp_sub.v" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_sub.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1736007659580 "|fpu_sp_top|fpu_sp_sub:u_sp_sub"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fpu_sp_sub.v(106) " "Verilog HDL assignment warning at fpu_sp_sub.v(106): truncated value with size 32 to match size of target (8)" {  } { { "fpu_sp_sub.v" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_sub.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1736007659580 "|fpu_sp_top|fpu_sp_sub:u_sp_sub"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 fpu_sp_sub.v(107) " "Verilog HDL assignment warning at fpu_sp_sub.v(107): truncated value with size 24 to match size of target (23)" {  } { { "fpu_sp_sub.v" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_sub.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1736007659580 "|fpu_sp_top|fpu_sp_sub:u_sp_sub"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fpu_sp_sub.v(112) " "Verilog HDL assignment warning at fpu_sp_sub.v(112): truncated value with size 32 to match size of target (8)" {  } { { "fpu_sp_sub.v" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_sub.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1736007659580 "|fpu_sp_top|fpu_sp_sub:u_sp_sub"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 23 fpu_sp_sub.v(113) " "Verilog HDL assignment warning at fpu_sp_sub.v(113): truncated value with size 24 to match size of target (23)" {  } { { "fpu_sp_sub.v" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_sub.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1736007659580 "|fpu_sp_top|fpu_sp_sub:u_sp_sub"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_sp_sub.v(117) " "Verilog HDL assignment warning at fpu_sp_sub.v(117): truncated value with size 32 to match size of target (10)" {  } { { "fpu_sp_sub.v" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_sub.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1736007659580 "|fpu_sp_top|fpu_sp_sub:u_sp_sub"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_sp_sub.v(118) " "Verilog HDL assignment warning at fpu_sp_sub.v(118): truncated value with size 32 to match size of target (10)" {  } { { "fpu_sp_sub.v" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_sub.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1736007659580 "|fpu_sp_top|fpu_sp_sub:u_sp_sub"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_sp_sub.v(126) " "Verilog HDL assignment warning at fpu_sp_sub.v(126): truncated value with size 32 to match size of target (10)" {  } { { "fpu_sp_sub.v" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_sub.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1736007659580 "|fpu_sp_top|fpu_sp_sub:u_sp_sub"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_sp_sub.v(130) " "Verilog HDL assignment warning at fpu_sp_sub.v(130): truncated value with size 32 to match size of target (10)" {  } { { "fpu_sp_sub.v" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_sub.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1736007659580 "|fpu_sp_top|fpu_sp_sub:u_sp_sub"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_sp_sub.v(161) " "Verilog HDL assignment warning at fpu_sp_sub.v(161): truncated value with size 32 to match size of target (10)" {  } { { "fpu_sp_sub.v" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_sub.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1736007659580 "|fpu_sp_top|fpu_sp_sub:u_sp_sub"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_sp_sub.v(174) " "Verilog HDL assignment warning at fpu_sp_sub.v(174): truncated value with size 32 to match size of target (10)" {  } { { "fpu_sp_sub.v" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_sub.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1736007659580 "|fpu_sp_top|fpu_sp_sub:u_sp_sub"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_sp_sub.v(186) " "Verilog HDL assignment warning at fpu_sp_sub.v(186): truncated value with size 32 to match size of target (10)" {  } { { "fpu_sp_sub.v" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_sub.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1736007659580 "|fpu_sp_top|fpu_sp_sub:u_sp_sub"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 fpu_sp_sub.v(198) " "Verilog HDL assignment warning at fpu_sp_sub.v(198): truncated value with size 32 to match size of target (24)" {  } { { "fpu_sp_sub.v" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_sub.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1736007659580 "|fpu_sp_top|fpu_sp_sub:u_sp_sub"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_sp_sub.v(199) " "Verilog HDL assignment warning at fpu_sp_sub.v(199): truncated value with size 32 to match size of target (10)" {  } { { "fpu_sp_sub.v" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_sub.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1736007659580 "|fpu_sp_top|fpu_sp_sub:u_sp_sub"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fpu_sp_sub.v(206) " "Verilog HDL assignment warning at fpu_sp_sub.v(206): truncated value with size 32 to match size of target (8)" {  } { { "fpu_sp_sub.v" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_sub.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1736007659580 "|fpu_sp_top|fpu_sp_sub:u_sp_sub"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_sp_mul fpu_sp_mul:u_sp_mul " "Elaborating entity \"fpu_sp_mul\" for hierarchy \"fpu_sp_mul:u_sp_mul\"" {  } { { "fpu_sp_top.v" "u_sp_mul" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_top.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1736007659581 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_sp_mul.v(57) " "Verilog HDL assignment warning at fpu_sp_mul.v(57): truncated value with size 32 to match size of target (10)" {  } { { "fpu_sp_mul.v" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_mul.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1736007659583 "|fpu_sp_top|fpu_sp_mul:u_sp_mul"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_sp_mul.v(58) " "Verilog HDL assignment warning at fpu_sp_mul.v(58): truncated value with size 32 to match size of target (10)" {  } { { "fpu_sp_mul.v" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_mul.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1736007659583 "|fpu_sp_top|fpu_sp_mul:u_sp_mul"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_sp_mul.v(115) " "Verilog HDL assignment warning at fpu_sp_mul.v(115): truncated value with size 32 to match size of target (10)" {  } { { "fpu_sp_mul.v" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_mul.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1736007659583 "|fpu_sp_top|fpu_sp_mul:u_sp_mul"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_sp_mul.v(120) " "Verilog HDL assignment warning at fpu_sp_mul.v(120): truncated value with size 32 to match size of target (10)" {  } { { "fpu_sp_mul.v" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_mul.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1736007659583 "|fpu_sp_top|fpu_sp_mul:u_sp_mul"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_sp_mul.v(134) " "Verilog HDL assignment warning at fpu_sp_mul.v(134): truncated value with size 32 to match size of target (10)" {  } { { "fpu_sp_mul.v" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_mul.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1736007659583 "|fpu_sp_top|fpu_sp_mul:u_sp_mul"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_sp_mul.v(144) " "Verilog HDL assignment warning at fpu_sp_mul.v(144): truncated value with size 32 to match size of target (10)" {  } { { "fpu_sp_mul.v" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_mul.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1736007659584 "|fpu_sp_top|fpu_sp_mul:u_sp_mul"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_sp_mul.v(151) " "Verilog HDL assignment warning at fpu_sp_mul.v(151): truncated value with size 32 to match size of target (10)" {  } { { "fpu_sp_mul.v" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_mul.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1736007659584 "|fpu_sp_top|fpu_sp_mul:u_sp_mul"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_sp_mul.v(168) " "Verilog HDL assignment warning at fpu_sp_mul.v(168): truncated value with size 32 to match size of target (10)" {  } { { "fpu_sp_mul.v" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_mul.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1736007659584 "|fpu_sp_top|fpu_sp_mul:u_sp_mul"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_sp_mul.v(181) " "Verilog HDL assignment warning at fpu_sp_mul.v(181): truncated value with size 32 to match size of target (10)" {  } { { "fpu_sp_mul.v" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_mul.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1736007659584 "|fpu_sp_top|fpu_sp_mul:u_sp_mul"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 fpu_sp_mul.v(194) " "Verilog HDL assignment warning at fpu_sp_mul.v(194): truncated value with size 32 to match size of target (24)" {  } { { "fpu_sp_mul.v" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_mul.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1736007659584 "|fpu_sp_top|fpu_sp_mul:u_sp_mul"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_sp_mul.v(196) " "Verilog HDL assignment warning at fpu_sp_mul.v(196): truncated value with size 32 to match size of target (10)" {  } { { "fpu_sp_mul.v" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_mul.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1736007659584 "|fpu_sp_top|fpu_sp_mul:u_sp_mul"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fpu_sp_mul.v(205) " "Verilog HDL assignment warning at fpu_sp_mul.v(205): truncated value with size 32 to match size of target (8)" {  } { { "fpu_sp_mul.v" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_mul.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1736007659584 "|fpu_sp_top|fpu_sp_mul:u_sp_mul"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpu_sp_div fpu_sp_div:u_sp_div " "Elaborating entity \"fpu_sp_div\" for hierarchy \"fpu_sp_div:u_sp_div\"" {  } { { "fpu_sp_top.v" "u_sp_div" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_top.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1736007659584 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_sp_div.v(60) " "Verilog HDL assignment warning at fpu_sp_div.v(60): truncated value with size 32 to match size of target (10)" {  } { { "fpu_sp_div.v" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_div.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1736007659588 "|fpu_sp_top|fpu_sp_div:u_sp_div"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_sp_div.v(61) " "Verilog HDL assignment warning at fpu_sp_div.v(61): truncated value with size 32 to match size of target (10)" {  } { { "fpu_sp_div.v" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_div.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1736007659588 "|fpu_sp_top|fpu_sp_div:u_sp_div"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_sp_div.v(116) " "Verilog HDL assignment warning at fpu_sp_div.v(116): truncated value with size 32 to match size of target (10)" {  } { { "fpu_sp_div.v" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_div.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1736007659588 "|fpu_sp_top|fpu_sp_div:u_sp_div"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_sp_div.v(119) " "Verilog HDL assignment warning at fpu_sp_div.v(119): truncated value with size 32 to match size of target (10)" {  } { { "fpu_sp_div.v" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_div.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1736007659588 "|fpu_sp_top|fpu_sp_div:u_sp_div"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_sp_div.v(131) " "Verilog HDL assignment warning at fpu_sp_div.v(131): truncated value with size 32 to match size of target (10)" {  } { { "fpu_sp_div.v" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_div.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1736007659588 "|fpu_sp_top|fpu_sp_div:u_sp_div"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_sp_div.v(140) " "Verilog HDL assignment warning at fpu_sp_div.v(140): truncated value with size 32 to match size of target (10)" {  } { { "fpu_sp_div.v" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_div.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1736007659588 "|fpu_sp_top|fpu_sp_div:u_sp_div"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 fpu_sp_div.v(173) " "Verilog HDL assignment warning at fpu_sp_div.v(173): truncated value with size 32 to match size of target (6)" {  } { { "fpu_sp_div.v" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_div.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1736007659588 "|fpu_sp_top|fpu_sp_div:u_sp_div"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_sp_div.v(190) " "Verilog HDL assignment warning at fpu_sp_div.v(190): truncated value with size 32 to match size of target (10)" {  } { { "fpu_sp_div.v" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_div.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1736007659588 "|fpu_sp_top|fpu_sp_div:u_sp_div"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_sp_div.v(201) " "Verilog HDL assignment warning at fpu_sp_div.v(201): truncated value with size 32 to match size of target (10)" {  } { { "fpu_sp_div.v" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_div.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1736007659588 "|fpu_sp_top|fpu_sp_div:u_sp_div"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 fpu_sp_div.v(212) " "Verilog HDL assignment warning at fpu_sp_div.v(212): truncated value with size 32 to match size of target (24)" {  } { { "fpu_sp_div.v" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_div.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1736007659588 "|fpu_sp_top|fpu_sp_div:u_sp_div"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fpu_sp_div.v(213) " "Verilog HDL assignment warning at fpu_sp_div.v(213): truncated value with size 32 to match size of target (10)" {  } { { "fpu_sp_div.v" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_div.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1736007659588 "|fpu_sp_top|fpu_sp_div:u_sp_div"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fpu_sp_div.v(221) " "Verilog HDL assignment warning at fpu_sp_div.v(221): truncated value with size 32 to match size of target (8)" {  } { { "fpu_sp_div.v" "" { Text "C:/SJ/Sem 7/EN3021_Digital System Design/fp/fpu_sp_div.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1736007659588 "|fpu_sp_top|fpu_sp_div:u_sp_div"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 61 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4718 " "Peak virtual memory: 4718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736007659742 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 04 21:50:59 2025 " "Processing ended: Sat Jan 04 21:50:59 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736007659742 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736007659742 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736007659742 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1736007659742 ""}
