Analysis & Synthesis report for CPU_Project
Thu May 16 20:29:49 2019
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |loop32i|cpu:cpu_core|lcd:LCDmodule|LCD_Display:u1|next_command
 11. State Machine - |loop32i|cpu:cpu_core|lcd:LCDmodule|LCD_Display:u1|state
 12. Registers Protected by Synthesis
 13. Logic Cells Representing Combinational Loops
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Registers Added for RAM Pass-Through Logic
 19. Registers Packed Into Inferred Megafunctions
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component
 22. Source assignments for cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated
 23. Source assignments for cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p
 24. Source assignments for cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p
 25. Source assignments for cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram
 26. Source assignments for cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|dffpipe_gd9:rs_brp
 27. Source assignments for cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|dffpipe_gd9:rs_bwp
 28. Source assignments for cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp
 29. Source assignments for cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13
 30. Source assignments for cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp
 31. Source assignments for cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16
 32. Source assignments for cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component
 33. Source assignments for cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated
 34. Source assignments for cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p
 35. Source assignments for cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p
 36. Source assignments for cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram
 37. Source assignments for cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|dffpipe_gd9:rs_brp
 38. Source assignments for cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|dffpipe_gd9:rs_bwp
 39. Source assignments for cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp
 40. Source assignments for cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13
 41. Source assignments for cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp
 42. Source assignments for cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16
 43. Source assignments for cpu:cpu_core|ram_inst:ramInstrucoes|altsyncram:RAM_INST_rtl_0|altsyncram_66h1:auto_generated
 44. Source assignments for cpu:cpu_core|ram_data:ram|altsyncram:RAM_rtl_0|altsyncram_mcd1:auto_generated
 45. Source assignments for cpu:cpu_core|stack_data:stack|altsyncram:STACK_rtl_0|altsyncram_g9d1:auto_generated
 46. Source assignments for cpu:cpu_core|hard_disk:hd|altsyncram:HD_rtl_0|altsyncram_mli1:auto_generated
 47. Source assignments for cpu:cpu_core|bios:biosInstrucoes|altsyncram:Mux29_rtl_0|altsyncram_cvv:auto_generated
 48. Parameter Settings for User Entity Instance: DeBounce:debounce1
 49. Parameter Settings for User Entity Instance: DeBounce:debounce2
 50. Parameter Settings for User Entity Instance: temporizador:temp
 51. Parameter Settings for User Entity Instance: cpu:cpu_core|program_counter:PC
 52. Parameter Settings for User Entity Instance: cpu:cpu_core|ram_inst:ramInstrucoes
 53. Parameter Settings for User Entity Instance: cpu:cpu_core|bios:biosInstrucoes
 54. Parameter Settings for User Entity Instance: cpu:cpu_core|bios_control:biosControl
 55. Parameter Settings for User Entity Instance: cpu:cpu_core|registers:regs
 56. Parameter Settings for User Entity Instance: cpu:cpu_core|extensor:ext
 57. Parameter Settings for User Entity Instance: cpu:cpu_core|alu:Alu
 58. Parameter Settings for User Entity Instance: cpu:cpu_core|stack_data:stack
 59. Parameter Settings for User Entity Instance: cpu:cpu_core|ram_data:ram
 60. Parameter Settings for User Entity Instance: cpu:cpu_core|hd_timer:hdTimer
 61. Parameter Settings for User Entity Instance: cpu:cpu_core|hard_disk:hd
 62. Parameter Settings for User Entity Instance: cpu:cpu_core|in_module:moduleIN|extensor:ext1
 63. Parameter Settings for User Entity Instance: cpu:cpu_core|in_module:moduleIN|extensor:ext2
 64. Parameter Settings for User Entity Instance: cpu:cpu_core|out_module:moduleOut|display:H0
 65. Parameter Settings for User Entity Instance: cpu:cpu_core|out_module:moduleOut|display:H1
 66. Parameter Settings for User Entity Instance: cpu:cpu_core|out_module:moduleOut|display:H2
 67. Parameter Settings for User Entity Instance: cpu:cpu_core|out_module:moduleOut|display:H3
 68. Parameter Settings for User Entity Instance: cpu:cpu_core|out_module:moduleOut|display:H4
 69. Parameter Settings for User Entity Instance: cpu:cpu_core|out_module:moduleOut|display:H5
 70. Parameter Settings for User Entity Instance: cpu:cpu_core|out_module:moduleOut|display:H6
 71. Parameter Settings for User Entity Instance: cpu:cpu_core|out_module:moduleOut|display:H7
 72. Parameter Settings for User Entity Instance: cpu:cpu_core|lcd:LCDmodule|LCD_Display:u1
 73. Parameter Settings for User Entity Instance: cpu:cpu_core|lcd:LCDmodule|LCD_Display:u1|LCD_display_string:u1
 74. Parameter Settings for User Entity Instance: cpu:cpu_core|lcd_ram:LCDram
 75. Parameter Settings for User Entity Instance: cpu:cpu_core|interruptor:moduleIntr
 76. Parameter Settings for User Entity Instance: cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component
 77. Parameter Settings for User Entity Instance: cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|async_transmitter:tx
 78. Parameter Settings for User Entity Instance: cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component
 79. Parameter Settings for User Entity Instance: cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|async_receiver:rx
 80. Parameter Settings for User Entity Instance: cpu:cpu_core|send_control:sendControl
 81. Parameter Settings for User Entity Instance: cpu:cpu_core|recv_control:recvControl
 82. Parameter Settings for Inferred Entity Instance: cpu:cpu_core|ram_inst:ramInstrucoes|altsyncram:RAM_INST_rtl_0
 83. Parameter Settings for Inferred Entity Instance: cpu:cpu_core|ram_data:ram|altsyncram:RAM_rtl_0
 84. Parameter Settings for Inferred Entity Instance: cpu:cpu_core|stack_data:stack|altsyncram:STACK_rtl_0
 85. Parameter Settings for Inferred Entity Instance: cpu:cpu_core|hard_disk:hd|altsyncram:HD_rtl_0
 86. Parameter Settings for Inferred Entity Instance: cpu:cpu_core|bios:biosInstrucoes|altsyncram:Mux29_rtl_0
 87. Parameter Settings for Inferred Entity Instance: cpu:cpu_core|alu:Alu|lpm_mult:Mult0
 88. Parameter Settings for Inferred Entity Instance: cpu:cpu_core|alu:Alu|lpm_divide:Mod0
 89. Parameter Settings for Inferred Entity Instance: cpu:cpu_core|alu:Alu|lpm_divide:Div0
 90. dcfifo Parameter Settings by Entity Instance
 91. altsyncram Parameter Settings by Entity Instance
 92. lpm_mult Parameter Settings by Entity Instance
 93. Port Connectivity Checks: "cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|async_receiver:rx"
 94. Port Connectivity Checks: "cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx"
 95. Port Connectivity Checks: "cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx"
 96. Port Connectivity Checks: "cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0"
 97. Port Connectivity Checks: "cpu:cpu_core|serial_communication:SerialComm"
 98. Port Connectivity Checks: "cpu:cpu_core|interruptor:moduleIntr"
 99. Port Connectivity Checks: "cpu:cpu_core|control_unit:UC"
100. Port Connectivity Checks: "cpu:cpu_core|mux_9:muxRS"
101. Port Connectivity Checks: "cpu:cpu_core|out_module:moduleOut|display:H7"
102. Port Connectivity Checks: "cpu:cpu_core|out_module:moduleOut|bcd_conversor:BCDconcersor"
103. Port Connectivity Checks: "cpu:cpu_core|hd_timer:hdTimer"
104. Post-Synthesis Netlist Statistics for Top Partition
105. Elapsed Time Per Partition
106. Analysis & Synthesis Messages
107. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu May 16 20:29:48 2019       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; CPU_Project                                 ;
; Top-level Entity Name              ; loop32i                                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 8,990                                       ;
;     Total combinational functions  ; 8,679                                       ;
;     Dedicated logic registers      ; 1,696                                       ;
; Total registers                    ; 1696                                        ;
; Total pins                         ; 99                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,851,936                                   ;
; Embedded Multiplier 9-bit elements ; 6                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; loop32i            ; CPU_Project        ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                 ;
+------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path               ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                      ; Library ;
+------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------+
; modulos/UART/send_control.v                    ; yes             ; User Verilog HDL File                                 ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/UART/send_control.v                    ;         ;
; modulos/UART/recv_control.v                    ; yes             ; User Verilog HDL File                                 ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/UART/recv_control.v                    ;         ;
; modulos/MUX/mux_9.v                            ; yes             ; User Verilog HDL File                                 ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/MUX/mux_9.v                            ;         ;
; modulos/UART/uart_fifo.v                       ; yes             ; User Wizard-Generated File                            ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/UART/uart_fifo.v                       ;         ;
; modulos/UART/uart_control.v                    ; yes             ; User Verilog HDL File                                 ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/UART/uart_control.v                    ;         ;
; modulos/UART/serial_communication.v            ; yes             ; User Verilog HDL File                                 ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/UART/serial_communication.v            ;         ;
; modulos/UART/async_transmitter.v               ; yes             ; User Verilog HDL File                                 ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/UART/async_transmitter.v               ;         ;
; modulos/UART/async_receiver.v                  ; yes             ; User Verilog HDL File                                 ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/UART/async_receiver.v                  ;         ;
; modulos/LCD/lcd_ram.v                          ; yes             ; User Verilog HDL File                                 ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/LCD/lcd_ram.v                          ;         ;
; modulos/LCD/lcd_control.v                      ; yes             ; User Verilog HDL File                                 ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/LCD/lcd_control.v                      ;         ;
; modulos/LCD/LCD_display_string.v               ; yes             ; User Verilog HDL File                                 ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/LCD/LCD_display_string.v               ;         ;
; modulos/LCD/LCD_Display.v                      ; yes             ; User Verilog HDL File                                 ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/LCD/LCD_Display.v                      ;         ;
; modulos/LCD/lcd.v                              ; yes             ; User Verilog HDL File                                 ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/LCD/lcd.v                              ;         ;
; modulos/LCD/Reset_Delay.v                      ; yes             ; User Verilog HDL File                                 ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/LCD/Reset_Delay.v                      ;         ;
; modulos/Control/interruptor.v                  ; yes             ; User Verilog HDL File                                 ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/Control/interruptor.v                  ;         ;
; modulos/HD/hd_timer.v                          ; yes             ; User Verilog HDL File                                 ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/HD/hd_timer.v                          ;         ;
; modulos/PC/pc_reset.v                          ; yes             ; User Verilog HDL File                                 ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/PC/pc_reset.v                          ;         ;
; modulos/BIOS/bios_control.v                    ; yes             ; User Verilog HDL File                                 ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/BIOS/bios_control.v                    ;         ;
; modulos/BIOS/bios.v                            ; yes             ; User Verilog HDL File                                 ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/BIOS/bios.v                            ;         ;
; modulos/HD/hard_disk.v                         ; yes             ; User Verilog HDL File                                 ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/HD/hard_disk.v                         ;         ;
; modulos/STACK_data/stack_data.v                ; yes             ; User Verilog HDL File                                 ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/STACK_data/stack_data.v                ;         ;
; modulos/Others/temporizador.v                  ; yes             ; User Verilog HDL File                                 ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/Others/temporizador.v                  ;         ;
; modulos/Others/oneshot.v                       ; yes             ; User Verilog HDL File                                 ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/Others/oneshot.v                       ;         ;
; modulos/Others/DeBounce_v.v                    ; yes             ; User Verilog HDL File                                 ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/Others/DeBounce_v.v                    ;         ;
; cpu.v                                          ; yes             ; User Verilog HDL File                                 ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/cpu.v                                          ;         ;
; modulos/Others/display.v                       ; yes             ; User Verilog HDL File                                 ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/Others/display.v                       ;         ;
; modulos/Others/bcd_conversor.v                 ; yes             ; User Verilog HDL File                                 ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/Others/bcd_conversor.v                 ;         ;
; modulos/RAM_data/ram_data.v                    ; yes             ; User Verilog HDL File                                 ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/RAM_data/ram_data.v                    ;         ;
; modulos/Registers/registers.v                  ; yes             ; User Verilog HDL File                                 ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/Registers/registers.v                  ;         ;
; modulos/ALU/alu.v                              ; yes             ; User Verilog HDL File                                 ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/ALU/alu.v                              ;         ;
; modulos/Extensor/extensor.v                    ; yes             ; User Verilog HDL File                                 ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/Extensor/extensor.v                    ;         ;
; modulos/RAM_instruction/ram_inst.v             ; yes             ; User Verilog HDL File                                 ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/RAM_instruction/ram_inst.v             ;         ;
; modulos/MUX/mux_regs.v                         ; yes             ; User Verilog HDL File                                 ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/MUX/mux_regs.v                         ;         ;
; modulos/PC/program_counter.v                   ; yes             ; User Verilog HDL File                                 ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/PC/program_counter.v                   ;         ;
; modulos/MUX/mux_2.v                            ; yes             ; User Verilog HDL File                                 ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/MUX/mux_2.v                            ;         ;
; modulos/MUX/mux_4.v                            ; yes             ; User Verilog HDL File                                 ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/MUX/mux_4.v                            ;         ;
; modulos/ALU/alu_control.v                      ; yes             ; User Verilog HDL File                                 ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/ALU/alu_control.v                      ;         ;
; modulos/IN_OUT/in_module.v                     ; yes             ; User Verilog HDL File                                 ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/IN_OUT/in_module.v                     ;         ;
; modulos/IN_OUT/out_module.v                    ; yes             ; User Verilog HDL File                                 ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/IN_OUT/out_module.v                    ;         ;
; modulos/MUX/mux_jump.v                         ; yes             ; User Verilog HDL File                                 ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/MUX/mux_jump.v                         ;         ;
; modulos/Branch/branch_control.v                ; yes             ; User Verilog HDL File                                 ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/Branch/branch_control.v                ;         ;
; modulos/Others/two_complement_conversor.v      ; yes             ; User Verilog HDL File                                 ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/Others/two_complement_conversor.v      ;         ;
; modulos/IN_OUT/out_module_control.v            ; yes             ; User Verilog HDL File                                 ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/IN_OUT/out_module_control.v            ;         ;
; modulos/Control/control_unit.v                 ; yes             ; User Verilog HDL File                                 ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/Control/control_unit.v                 ;         ;
; loop32i.v                                      ; yes             ; User Verilog HDL File                                 ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/loop32i.v                                      ;         ;
; dcfifo.tdf                                     ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf                                                               ;         ;
; lpm_counter.inc                                ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_counter.inc                                                          ;         ;
; lpm_add_sub.inc                                ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                          ;         ;
; altdpram.inc                                   ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                                                             ;         ;
; a_graycounter.inc                              ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/17.1/quartus/libraries/megafunctions/a_graycounter.inc                                                        ;         ;
; a_fefifo.inc                                   ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/17.1/quartus/libraries/megafunctions/a_fefifo.inc                                                             ;         ;
; a_gray2bin.inc                                 ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/17.1/quartus/libraries/megafunctions/a_gray2bin.inc                                                           ;         ;
; dffpipe.inc                                    ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/17.1/quartus/libraries/megafunctions/dffpipe.inc                                                              ;         ;
; alt_sync_fifo.inc                              ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/17.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                        ;         ;
; lpm_compare.inc                                ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_compare.inc                                                          ;         ;
; altsyncram_fifo.inc                            ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                      ;         ;
; aglobal171.inc                                 ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                                                           ;         ;
; db/dcfifo_npi1.tdf                             ; yes             ; Auto-Generated Megafunction                           ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/dcfifo_npi1.tdf                             ;         ;
; db/a_gray2bin_ugb.tdf                          ; yes             ; Auto-Generated Megafunction                           ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/a_gray2bin_ugb.tdf                          ;         ;
; db/a_graycounter_t57.tdf                       ; yes             ; Auto-Generated Megafunction                           ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/a_graycounter_t57.tdf                       ;         ;
; db/a_graycounter_pjc.tdf                       ; yes             ; Auto-Generated Megafunction                           ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/a_graycounter_pjc.tdf                       ;         ;
; db/altsyncram_fl41.tdf                         ; yes             ; Auto-Generated Megafunction                           ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/altsyncram_fl41.tdf                         ;         ;
; db/dffpipe_gd9.tdf                             ; yes             ; Auto-Generated Megafunction                           ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/dffpipe_gd9.tdf                             ;         ;
; db/alt_synch_pipe_0ol.tdf                      ; yes             ; Auto-Generated Megafunction                           ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/alt_synch_pipe_0ol.tdf                      ;         ;
; db/dffpipe_hd9.tdf                             ; yes             ; Auto-Generated Megafunction                           ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/dffpipe_hd9.tdf                             ;         ;
; db/alt_synch_pipe_1ol.tdf                      ; yes             ; Auto-Generated Megafunction                           ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/alt_synch_pipe_1ol.tdf                      ;         ;
; db/dffpipe_id9.tdf                             ; yes             ; Auto-Generated Megafunction                           ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/dffpipe_id9.tdf                             ;         ;
; db/cmpr_f66.tdf                                ; yes             ; Auto-Generated Megafunction                           ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/cmpr_f66.tdf                                ;         ;
; altsyncram.tdf                                 ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                                           ;         ;
; stratix_ram_block.inc                          ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                    ;         ;
; lpm_mux.inc                                    ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                                              ;         ;
; lpm_decode.inc                                 ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                                           ;         ;
; a_rdenreg.inc                                  ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                            ;         ;
; altrom.inc                                     ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altrom.inc                                                               ;         ;
; altram.inc                                     ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altram.inc                                                               ;         ;
; db/altsyncram_66h1.tdf                         ; yes             ; Auto-Generated Megafunction                           ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/altsyncram_66h1.tdf                         ;         ;
; db/altsyncram_mcd1.tdf                         ; yes             ; Auto-Generated Megafunction                           ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/altsyncram_mcd1.tdf                         ;         ;
; db/decode_jsa.tdf                              ; yes             ; Auto-Generated Megafunction                           ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/decode_jsa.tdf                              ;         ;
; db/decode_c8a.tdf                              ; yes             ; Auto-Generated Megafunction                           ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/decode_c8a.tdf                              ;         ;
; db/mux_gob.tdf                                 ; yes             ; Auto-Generated Megafunction                           ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/mux_gob.tdf                                 ;         ;
; db/altsyncram_g9d1.tdf                         ; yes             ; Auto-Generated Megafunction                           ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/altsyncram_g9d1.tdf                         ;         ;
; db/altsyncram_mli1.tdf                         ; yes             ; Auto-Generated Megafunction                           ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/altsyncram_mli1.tdf                         ;         ;
; db/CPU_Project.ram0_hard_disk_417ebac3.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/CPU_Project.ram0_hard_disk_417ebac3.hdl.mif ;         ;
; db/decode_msa.tdf                              ; yes             ; Auto-Generated Megafunction                           ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/decode_msa.tdf                              ;         ;
; db/decode_f8a.tdf                              ; yes             ; Auto-Generated Megafunction                           ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/decode_f8a.tdf                              ;         ;
; db/mux_job.tdf                                 ; yes             ; Auto-Generated Megafunction                           ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/mux_job.tdf                                 ;         ;
; db/altsyncram_cvv.tdf                          ; yes             ; Auto-Generated Megafunction                           ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/altsyncram_cvv.tdf                          ;         ;
; lpm_mult.tdf                                   ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                             ;         ;
; multcore.inc                                   ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/17.1/quartus/libraries/megafunctions/multcore.inc                                                             ;         ;
; bypassff.inc                                   ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/17.1/quartus/libraries/megafunctions/bypassff.inc                                                             ;         ;
; altshift.inc                                   ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altshift.inc                                                             ;         ;
; db/mult_7dt.tdf                                ; yes             ; Auto-Generated Megafunction                           ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/mult_7dt.tdf                                ;         ;
; lpm_divide.tdf                                 ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                           ;         ;
; abs_divider.inc                                ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/17.1/quartus/libraries/megafunctions/abs_divider.inc                                                          ;         ;
; sign_div_unsign.inc                            ; yes             ; Megafunction                                          ; /opt/intelFPGA_lite/17.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                      ;         ;
; db/lpm_divide_kcm.tdf                          ; yes             ; Auto-Generated Megafunction                           ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/lpm_divide_kcm.tdf                          ;         ;
; db/sign_div_unsign_9nh.tdf                     ; yes             ; Auto-Generated Megafunction                           ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/sign_div_unsign_9nh.tdf                     ;         ;
; db/alt_u_div_6af.tdf                           ; yes             ; Auto-Generated Megafunction                           ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/alt_u_div_6af.tdf                           ;         ;
; db/add_sub_7pc.tdf                             ; yes             ; Auto-Generated Megafunction                           ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/add_sub_7pc.tdf                             ;         ;
; db/add_sub_8pc.tdf                             ; yes             ; Auto-Generated Megafunction                           ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/add_sub_8pc.tdf                             ;         ;
; db/lpm_divide_hkm.tdf                          ; yes             ; Auto-Generated Megafunction                           ; /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/lpm_divide_hkm.tdf                          ;         ;
+------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                             ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Estimated Total logic elements              ; 8,990                     ;
;                                             ;                           ;
; Total combinational functions               ; 8679                      ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 6226                      ;
;     -- 3 input functions                    ; 1854                      ;
;     -- <=2 input functions                  ; 599                       ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 7215                      ;
;     -- arithmetic mode                      ; 1464                      ;
;                                             ;                           ;
; Total registers                             ; 1696                      ;
;     -- Dedicated logic registers            ; 1696                      ;
;     -- I/O registers                        ; 0                         ;
;                                             ;                           ;
; I/O pins                                    ; 99                        ;
; Total memory bits                           ; 1851936                   ;
;                                             ;                           ;
; Embedded Multiplier 9-bit elements          ; 6                         ;
;                                             ;                           ;
; Maximum fan-out node                        ; temporizador:temp|clk_out ;
; Maximum fan-out                             ; 1648                      ;
; Total fan-out                               ; 42418                     ;
; Average fan-out                             ; 3.90                      ;
+---------------------------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
; Compilation Hierarchy Node                         ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                 ; Entity Name              ; Library Name ;
+----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
; |loop32i                                           ; 8679 (0)            ; 1696 (0)                  ; 1851936     ; 6            ; 0       ; 3         ; 99   ; 0            ; |loop32i                                                                                                                                                                                            ; loop32i                  ; work         ;
;    |DeBounce:debounce1|                            ; 26 (26)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|DeBounce:debounce1                                                                                                                                                                         ; DeBounce                 ; work         ;
;    |DeBounce:debounce2|                            ; 26 (26)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|DeBounce:debounce2                                                                                                                                                                         ; DeBounce                 ; work         ;
;    |cpu:cpu_core|                                  ; 8601 (0)            ; 1653 (0)                  ; 1851936     ; 6            ; 0       ; 3         ; 0    ; 0            ; |loop32i|cpu:cpu_core                                                                                                                                                                               ; cpu                      ; work         ;
;       |alu:Alu|                                    ; 2912 (702)          ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |loop32i|cpu:cpu_core|alu:Alu                                                                                                                                                                       ; alu                      ; work         ;
;          |lpm_divide:Div0|                         ; 1074 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|alu:Alu|lpm_divide:Div0                                                                                                                                                       ; lpm_divide               ; work         ;
;             |lpm_divide_hkm:auto_generated|        ; 1074 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|alu:Alu|lpm_divide:Div0|lpm_divide_hkm:auto_generated                                                                                                                         ; lpm_divide_hkm           ; work         ;
;                |sign_div_unsign_9nh:divider|       ; 1074 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|alu:Alu|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider                                                                                             ; sign_div_unsign_9nh      ; work         ;
;                   |alt_u_div_6af:divider|          ; 1074 (1074)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|alu:Alu|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider                                                                       ; alt_u_div_6af            ; work         ;
;          |lpm_divide:Mod0|                         ; 1108 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|alu:Alu|lpm_divide:Mod0                                                                                                                                                       ; lpm_divide               ; work         ;
;             |lpm_divide_kcm:auto_generated|        ; 1108 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|alu:Alu|lpm_divide:Mod0|lpm_divide_kcm:auto_generated                                                                                                                         ; lpm_divide_kcm           ; work         ;
;                |sign_div_unsign_9nh:divider|       ; 1108 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|alu:Alu|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider                                                                                             ; sign_div_unsign_9nh      ; work         ;
;                   |alt_u_div_6af:divider|          ; 1108 (1108)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|alu:Alu|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider                                                                       ; alt_u_div_6af            ; work         ;
;          |lpm_mult:Mult0|                          ; 28 (0)              ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |loop32i|cpu:cpu_core|alu:Alu|lpm_mult:Mult0                                                                                                                                                        ; lpm_mult                 ; work         ;
;             |mult_7dt:auto_generated|              ; 28 (28)             ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |loop32i|cpu:cpu_core|alu:Alu|lpm_mult:Mult0|mult_7dt:auto_generated                                                                                                                                ; mult_7dt                 ; work         ;
;       |alu_control:AluControl|                     ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|alu_control:AluControl                                                                                                                                                        ; alu_control              ; work         ;
;       |bios:biosInstrucoes|                        ; 0 (0)               ; 0 (0)                     ; 14848       ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|bios:biosInstrucoes                                                                                                                                                           ; bios                     ; work         ;
;          |altsyncram:Mux29_rtl_0|                  ; 0 (0)               ; 0 (0)                     ; 14848       ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|bios:biosInstrucoes|altsyncram:Mux29_rtl_0                                                                                                                                    ; altsyncram               ; work         ;
;             |altsyncram_cvv:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 14848       ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|bios:biosInstrucoes|altsyncram:Mux29_rtl_0|altsyncram_cvv:auto_generated                                                                                                      ; altsyncram_cvv           ; work         ;
;       |bios_control:biosControl|                   ; 40 (40)             ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|bios_control:biosControl                                                                                                                                                      ; bios_control             ; work         ;
;       |branch_control:branchControl|               ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|branch_control:branchControl                                                                                                                                                  ; branch_control           ; work         ;
;       |control_unit:UC|                            ; 75 (75)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|control_unit:UC                                                                                                                                                               ; control_unit             ; work         ;
;       |extensor:ext|                               ; 33 (33)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|extensor:ext                                                                                                                                                                  ; extensor                 ; work         ;
;       |hard_disk:hd|                               ; 111 (101)           ; 2 (0)                     ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|hard_disk:hd                                                                                                                                                                  ; hard_disk                ; work         ;
;          |altsyncram:HD_rtl_0|                     ; 10 (0)              ; 2 (0)                     ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|hard_disk:hd|altsyncram:HD_rtl_0                                                                                                                                              ; altsyncram               ; work         ;
;             |altsyncram_mli1:auto_generated|       ; 10 (0)              ; 2 (2)                     ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|hard_disk:hd|altsyncram:HD_rtl_0|altsyncram_mli1:auto_generated                                                                                                               ; altsyncram_mli1          ; work         ;
;                |decode_f8a:rden_decode_b|          ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|hard_disk:hd|altsyncram:HD_rtl_0|altsyncram_mli1:auto_generated|decode_f8a:rden_decode_b                                                                                      ; decode_f8a               ; work         ;
;                |decode_msa:decode2|                ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|hard_disk:hd|altsyncram:HD_rtl_0|altsyncram_mli1:auto_generated|decode_msa:decode2                                                                                            ; decode_msa               ; work         ;
;       |hd_timer:hdTimer|                           ; 4 (4)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|hd_timer:hdTimer                                                                                                                                                              ; hd_timer                 ; work         ;
;       |in_module:moduleIN|                         ; 21 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|in_module:moduleIN                                                                                                                                                            ; in_module                ; work         ;
;          |extensor:ext1|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|in_module:moduleIN|extensor:ext1                                                                                                                                              ; extensor                 ; work         ;
;          |extensor:ext2|                           ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|in_module:moduleIN|extensor:ext2                                                                                                                                              ; extensor                 ; work         ;
;       |interruptor:moduleIntr|                     ; 37 (37)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|interruptor:moduleIntr                                                                                                                                                        ; interruptor              ; work         ;
;       |lcd:LCDmodule|                              ; 123 (0)             ; 80 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|lcd:LCDmodule                                                                                                                                                                 ; lcd                      ; work         ;
;          |LCD_Display:u1|                          ; 96 (96)             ; 59 (59)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|lcd:LCDmodule|LCD_Display:u1                                                                                                                                                  ; LCD_Display              ; work         ;
;          |Reset_Delay:r0|                          ; 27 (27)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|lcd:LCDmodule|Reset_Delay:r0                                                                                                                                                  ; Reset_Delay              ; work         ;
;       |lcd_control:LCDcontrol|                     ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|lcd_control:LCDcontrol                                                                                                                                                        ; lcd_control              ; work         ;
;       |lcd_ram:LCDram|                             ; 284 (284)           ; 264 (264)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|lcd_ram:LCDram                                                                                                                                                                ; lcd_ram                  ; work         ;
;       |mux_2:muxAlu|                               ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|mux_2:muxAlu                                                                                                                                                                  ; mux_2                    ; work         ;
;       |mux_9:muxRS|                                ; 426 (426)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|mux_9:muxRS                                                                                                                                                                   ; mux_9                    ; work         ;
;       |mux_regs:muxRegs|                           ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|mux_regs:muxRegs                                                                                                                                                              ; mux_regs                 ; work         ;
;       |out_module:moduleOut|                       ; 676 (32)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|out_module:moduleOut                                                                                                                                                          ; out_module               ; work         ;
;          |bcd_conversor:BCDconcersor|              ; 533 (533)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|out_module:moduleOut|bcd_conversor:BCDconcersor                                                                                                                               ; bcd_conversor            ; work         ;
;          |display:H0|                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|out_module:moduleOut|display:H0                                                                                                                                               ; display                  ; work         ;
;          |display:H1|                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|out_module:moduleOut|display:H1                                                                                                                                               ; display                  ; work         ;
;          |display:H2|                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|out_module:moduleOut|display:H2                                                                                                                                               ; display                  ; work         ;
;          |display:H3|                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|out_module:moduleOut|display:H3                                                                                                                                               ; display                  ; work         ;
;          |display:H4|                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|out_module:moduleOut|display:H4                                                                                                                                               ; display                  ; work         ;
;          |display:H5|                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|out_module:moduleOut|display:H5                                                                                                                                               ; display                  ; work         ;
;          |display:H6|                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|out_module:moduleOut|display:H6                                                                                                                                               ; display                  ; work         ;
;          |two_complement_conversor:TCconversor|    ; 62 (62)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|out_module:moduleOut|two_complement_conversor:TCconversor                                                                                                                     ; two_complement_conversor ; work         ;
;       |out_module_control:outControl|              ; 65 (65)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|out_module_control:outControl                                                                                                                                                 ; out_module_control       ; work         ;
;       |pc_reset:PCReset|                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|pc_reset:PCReset                                                                                                                                                              ; pc_reset                 ; work         ;
;       |program_counter:PC|                         ; 193 (193)           ; 63 (63)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|program_counter:PC                                                                                                                                                            ; program_counter          ; work         ;
;       |ram_data:ram|                               ; 18 (3)              ; 1 (0)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|ram_data:ram                                                                                                                                                                  ; ram_data                 ; work         ;
;          |altsyncram:RAM_rtl_0|                    ; 15 (0)              ; 1 (0)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|ram_data:ram|altsyncram:RAM_rtl_0                                                                                                                                             ; altsyncram               ; work         ;
;             |altsyncram_mcd1:auto_generated|       ; 15 (0)              ; 1 (1)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|ram_data:ram|altsyncram:RAM_rtl_0|altsyncram_mcd1:auto_generated                                                                                                              ; altsyncram_mcd1          ; work         ;
;                |decode_jsa:decode2|                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|ram_data:ram|altsyncram:RAM_rtl_0|altsyncram_mcd1:auto_generated|decode_jsa:decode2                                                                                           ; decode_jsa               ; work         ;
;                |mux_gob:mux3|                      ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|ram_data:ram|altsyncram:RAM_rtl_0|altsyncram_mcd1:auto_generated|mux_gob:mux3                                                                                                 ; mux_gob                  ; work         ;
;       |ram_inst:ramInstrucoes|                     ; 40 (40)             ; 89 (89)                   ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|ram_inst:ramInstrucoes                                                                                                                                                        ; ram_inst                 ; work         ;
;          |altsyncram:RAM_INST_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|ram_inst:ramInstrucoes|altsyncram:RAM_INST_rtl_0                                                                                                                              ; altsyncram               ; work         ;
;             |altsyncram_66h1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|ram_inst:ramInstrucoes|altsyncram:RAM_INST_rtl_0|altsyncram_66h1:auto_generated                                                                                               ; altsyncram_66h1          ; work         ;
;       |recv_control:recvControl|                   ; 3 (2)               ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|recv_control:recvControl                                                                                                                                                      ; recv_control             ; work         ;
;          |oneshot:pulser|                          ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|recv_control:recvControl|oneshot:pulser                                                                                                                                       ; oneshot                  ; work         ;
;       |registers:regs|                             ; 3317 (3317)         ; 992 (992)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|registers:regs                                                                                                                                                                ; registers                ; work         ;
;       |send_control:sendControl|                   ; 3 (2)               ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|send_control:sendControl                                                                                                                                                      ; send_control             ; work         ;
;          |oneshot:pulser|                          ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|send_control:sendControl|oneshot:pulser                                                                                                                                       ; oneshot                  ; work         ;
;       |serial_communication:SerialComm|            ; 99 (9)              ; 143 (10)                  ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|serial_communication:SerialComm                                                                                                                                               ; serial_communication     ; work         ;
;          |uart_control:UART0|                      ; 90 (1)              ; 133 (1)                   ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0                                                                                                                            ; uart_control             ; work         ;
;             |async_receiver:rx|                    ; 37 (37)             ; 43 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|async_receiver:rx                                                                                                          ; async_receiver           ; work         ;
;             |uart_fifo:uart_fifo_rx|               ; 52 (0)              ; 89 (0)                    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx                                                                                                     ; uart_fifo                ; work         ;
;                |dcfifo:dcfifo_component|           ; 52 (0)              ; 89 (0)                    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component                                                                             ; dcfifo                   ; work         ;
;                   |dcfifo_npi1:auto_generated|     ; 52 (6)              ; 89 (27)                   ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated                                                  ; dcfifo_npi1              ; work         ;
;                      |a_graycounter_pjc:wrptr_g1p| ; 17 (17)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p                      ; a_graycounter_pjc        ; work         ;
;                      |a_graycounter_t57:rdptr_g1p| ; 18 (18)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p                      ; a_graycounter_t57        ; work         ;
;                      |alt_synch_pipe_0ol:rs_dgwp|  ; 0 (0)               ; 18 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp                       ; alt_synch_pipe_0ol       ; work         ;
;                         |dffpipe_hd9:dffpipe13|    ; 0 (0)               ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13 ; dffpipe_hd9              ; work         ;
;                      |alt_synch_pipe_1ol:ws_dgrp|  ; 0 (0)               ; 18 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp                       ; alt_synch_pipe_1ol       ; work         ;
;                         |dffpipe_id9:dffpipe16|    ; 0 (0)               ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16 ; dffpipe_id9              ; work         ;
;                      |altsyncram_fl41:fifo_ram|    ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram                         ; altsyncram_fl41          ; work         ;
;                      |cmpr_f66:rdempty_eq_comp|    ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|cmpr_f66:rdempty_eq_comp                         ; cmpr_f66                 ; work         ;
;                      |cmpr_f66:wrfull_eq_comp|     ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|cmpr_f66:wrfull_eq_comp                          ; cmpr_f66                 ; work         ;
;       |stack_data:stack|                           ; 28 (28)             ; 0 (0)                     ; 131104      ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|stack_data:stack                                                                                                                                                              ; stack_data               ; work         ;
;          |altsyncram:STACK_rtl_0|                  ; 0 (0)               ; 0 (0)                     ; 131104      ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|stack_data:stack|altsyncram:STACK_rtl_0                                                                                                                                       ; altsyncram               ; work         ;
;             |altsyncram_g9d1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 131104      ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|cpu:cpu_core|stack_data:stack|altsyncram:STACK_rtl_0|altsyncram_g9d1:auto_generated                                                                                                        ; altsyncram_g9d1          ; work         ;
;    |oneshot:pulser1|                               ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|oneshot:pulser1                                                                                                                                                                            ; oneshot                  ; work         ;
;    |oneshot:pulser2|                               ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|oneshot:pulser2                                                                                                                                                                            ; oneshot                  ; work         ;
;    |temporizador:temp|                             ; 22 (22)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |loop32i|temporizador:temp                                                                                                                                                                          ; temporizador             ; work         ;
+----------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------------------------------------------------+
; Name                                                                                                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------------------------------------------------+
; cpu:cpu_core|bios:biosInstrucoes|altsyncram:Mux29_rtl_0|altsyncram_cvv:auto_generated|ALTSYNCRAM                                                                              ; AUTO ; ROM              ; 512          ; 29           ; --           ; --           ; 14848   ; CPU_Project.loop32i0.rtl.mif                   ;
; cpu:cpu_core|hard_disk:hd|altsyncram:HD_rtl_0|altsyncram_mli1:auto_generated|ALTSYNCRAM                                                                                       ; AUTO ; Simple Dual Port ; 32768        ; 32           ; 32768        ; 32           ; 1048576 ; db/CPU_Project.ram0_hard_disk_417ebac3.hdl.mif ;
; cpu:cpu_core|ram_data:ram|altsyncram:RAM_rtl_0|altsyncram_mcd1:auto_generated|ALTSYNCRAM                                                                                      ; AUTO ; Simple Dual Port ; 16384        ; 32           ; 16384        ; 32           ; 524288  ; None                                           ;
; cpu:cpu_core|ram_inst:ramInstrucoes|altsyncram:RAM_INST_rtl_0|altsyncram_66h1:auto_generated|ALTSYNCRAM                                                                       ; AUTO ; Simple Dual Port ; 4096         ; 32           ; 4096         ; 32           ; 131072  ; None                                           ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048    ; None                                           ;
; cpu:cpu_core|stack_data:stack|altsyncram:STACK_rtl_0|altsyncram_g9d1:auto_generated|ALTSYNCRAM                                                                                ; AUTO ; Simple Dual Port ; 4097         ; 32           ; 4097         ; 32           ; 131104  ; None                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 3           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |loop32i|cpu:cpu_core|lcd:LCDmodule|LCD_Display:u1|next_command                                                                                                                                                                                                      ;
+----------------------------+----------------------------+--------------------------+---------------------+---------------------+--------------------------+--------------------+---------------------------+-----------------------+-------------------------+-----------------------+
; Name                       ; next_command.DISPLAY_CLEAR ; next_command.DISPLAY_OFF ; next_command.RESET3 ; next_command.RESET2 ; next_command.RETURN_HOME ; next_command.LINE2 ; next_command.Print_String ; next_command.MODE_SET ; next_command.DISPLAY_ON ; next_command.FUNC_SET ;
+----------------------------+----------------------------+--------------------------+---------------------+---------------------+--------------------------+--------------------+---------------------------+-----------------------+-------------------------+-----------------------+
; next_command.FUNC_SET      ; 0                          ; 0                        ; 0                   ; 0                   ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 0                     ;
; next_command.DISPLAY_ON    ; 0                          ; 0                        ; 0                   ; 0                   ; 0                        ; 0                  ; 0                         ; 0                     ; 1                       ; 1                     ;
; next_command.MODE_SET      ; 0                          ; 0                        ; 0                   ; 0                   ; 0                        ; 0                  ; 0                         ; 1                     ; 0                       ; 1                     ;
; next_command.Print_String  ; 0                          ; 0                        ; 0                   ; 0                   ; 0                        ; 0                  ; 1                         ; 0                     ; 0                       ; 1                     ;
; next_command.LINE2         ; 0                          ; 0                        ; 0                   ; 0                   ; 0                        ; 1                  ; 0                         ; 0                     ; 0                       ; 1                     ;
; next_command.RETURN_HOME   ; 0                          ; 0                        ; 0                   ; 0                   ; 1                        ; 0                  ; 0                         ; 0                     ; 0                       ; 1                     ;
; next_command.RESET2        ; 0                          ; 0                        ; 0                   ; 1                   ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 1                     ;
; next_command.RESET3        ; 0                          ; 0                        ; 1                   ; 0                   ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 1                     ;
; next_command.DISPLAY_OFF   ; 0                          ; 1                        ; 0                   ; 0                   ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 1                     ;
; next_command.DISPLAY_CLEAR ; 1                          ; 0                        ; 0                   ; 0                   ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 1                     ;
+----------------------------+----------------------------+--------------------------+---------------------+---------------------+--------------------------+--------------------+---------------------------+-----------------------+-------------------------+-----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |loop32i|cpu:cpu_core|lcd:LCDmodule|LCD_Display:u1|state                                                                                                                                                                               ;
+---------------------+---------------------+-------------------+--------------+--------------+------------+------------------+-------------------+-------------+--------------------+----------------+------------------+----------------+--------------+
; Name                ; state.DISPLAY_CLEAR ; state.DISPLAY_OFF ; state.RESET3 ; state.RESET2 ; state.HOLD ; state.DROP_LCD_E ; state.RETURN_HOME ; state.LINE2 ; state.Print_String ; state.MODE_SET ; state.DISPLAY_ON ; state.FUNC_SET ; state.RESET1 ;
+---------------------+---------------------+-------------------+--------------+--------------+------------+------------------+-------------------+-------------+--------------------+----------------+------------------+----------------+--------------+
; state.RESET1        ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 0            ;
; state.FUNC_SET      ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 1              ; 1            ;
; state.DISPLAY_ON    ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 1                ; 0              ; 1            ;
; state.MODE_SET      ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 1              ; 0                ; 0              ; 1            ;
; state.Print_String  ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 1                  ; 0              ; 0                ; 0              ; 1            ;
; state.LINE2         ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 1           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.RETURN_HOME   ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 1                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.DROP_LCD_E    ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 1                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.HOLD          ; 0                   ; 0                 ; 0            ; 0            ; 1          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.RESET2        ; 0                   ; 0                 ; 0            ; 1            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.RESET3        ; 0                   ; 0                 ; 1            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.DISPLAY_OFF   ; 0                   ; 1                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.DISPLAY_CLEAR ; 1                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
+---------------------+---------------------+-------------------+--------------+--------------+------------+------------------+-------------------+-------------+--------------------+----------------+------------------+----------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                         ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; yes                                                              ; yes                                        ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; yes                                                              ; yes                                        ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; yes                                                              ; yes                                        ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; yes                                                              ; yes                                        ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; yes                                                              ; yes                                        ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; yes                                                              ; yes                                        ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; yes                                                              ; yes                                        ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; yes                                                              ; yes                                        ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; yes                                                              ; yes                                        ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; yes                                                              ; yes                                        ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; yes                                                              ; yes                                        ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; yes                                                              ; yes                                        ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; yes                                                              ; yes                                        ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; yes                                                              ; yes                                        ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; yes                                                              ; yes                                        ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; yes                                                              ; yes                                        ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; yes                                                              ; yes                                        ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; yes                                                              ; yes                                        ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; yes                                                              ; yes                                        ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[6] ; yes                                                              ; yes                                        ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; yes                                                              ; yes                                        ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[4] ; yes                                                              ; yes                                        ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5] ; yes                                                              ; yes                                        ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[2] ; yes                                                              ; yes                                        ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ; yes                                                              ; yes                                        ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0] ; yes                                                              ; yes                                        ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ; yes                                                              ; yes                                        ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[8] ; yes                                                              ; yes                                        ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[6] ; yes                                                              ; yes                                        ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7] ; yes                                                              ; yes                                        ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[4] ; yes                                                              ; yes                                        ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5] ; yes                                                              ; yes                                        ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2] ; yes                                                              ; yes                                        ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ; yes                                                              ; yes                                        ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0] ; yes                                                              ; yes                                        ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 36                                                                                                                                                             ;                                                                  ;                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; cpu:cpu_core|send_control:sendControl|sig~0            ;   ;
; Number of logic cells representing combinational loops ; 1 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                            ; Reason for Removal                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
; cpu:cpu_core|registers:regs|registers[0][0]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                             ;
; cpu:cpu_core|registers:regs|registers[0][1]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                             ;
; cpu:cpu_core|registers:regs|registers[0][2]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                             ;
; cpu:cpu_core|registers:regs|registers[0][3]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                             ;
; cpu:cpu_core|registers:regs|registers[0][4]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                             ;
; cpu:cpu_core|registers:regs|registers[0][5]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                             ;
; cpu:cpu_core|registers:regs|registers[0][6]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                             ;
; cpu:cpu_core|registers:regs|registers[0][7]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                             ;
; cpu:cpu_core|registers:regs|registers[0][8]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                             ;
; cpu:cpu_core|registers:regs|registers[0][9]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                             ;
; cpu:cpu_core|registers:regs|registers[0][10]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                             ;
; cpu:cpu_core|registers:regs|registers[0][11]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                             ;
; cpu:cpu_core|registers:regs|registers[0][12]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                             ;
; cpu:cpu_core|registers:regs|registers[0][13]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                             ;
; cpu:cpu_core|registers:regs|registers[0][14]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                             ;
; cpu:cpu_core|registers:regs|registers[0][15]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                             ;
; cpu:cpu_core|registers:regs|registers[0][16]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                             ;
; cpu:cpu_core|registers:regs|registers[0][17]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                             ;
; cpu:cpu_core|registers:regs|registers[0][18]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                             ;
; cpu:cpu_core|registers:regs|registers[0][19]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                             ;
; cpu:cpu_core|registers:regs|registers[0][20]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                             ;
; cpu:cpu_core|registers:regs|registers[0][21]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                             ;
; cpu:cpu_core|registers:regs|registers[0][22]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                             ;
; cpu:cpu_core|registers:regs|registers[0][23]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                             ;
; cpu:cpu_core|registers:regs|registers[0][24]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                             ;
; cpu:cpu_core|registers:regs|registers[0][25]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                             ;
; cpu:cpu_core|registers:regs|registers[0][26]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                             ;
; cpu:cpu_core|registers:regs|registers[0][27]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                             ;
; cpu:cpu_core|registers:regs|registers[0][28]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                             ;
; cpu:cpu_core|registers:regs|registers[0][29]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                             ;
; cpu:cpu_core|registers:regs|registers[0][30]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                             ;
; cpu:cpu_core|registers:regs|registers[0][31]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                             ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|tx_start                                                                                                                                 ; Lost fanout                                                                                                        ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|async_transmitter:tx|BaudGeneratorAcc[0]                                                                                                 ; Lost fanout                                                                                                        ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|async_transmitter:tx|state[0..3]                                                                                                         ; Lost fanout                                                                                                        ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|async_transmitter:tx|BaudGeneratorAcc[1..16]                                                                                             ; Lost fanout                                                                                                        ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|delayed_wrptr_g[0..8]                                          ; Lost fanout                                                                                                        ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[0..8]                                                  ; Lost fanout                                                                                                        ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[0..8]                                                  ; Lost fanout                                                                                                        ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0..8] ; Lost fanout                                                                                                        ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0..8] ; Lost fanout                                                                                                        ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0..8] ; Lost fanout                                                                                                        ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0..8] ; Lost fanout                                                                                                        ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                         ; Lost fanout                                                                                                        ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                         ; Lost fanout                                                                                                        ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                         ; Lost fanout                                                                                                        ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                         ; Lost fanout                                                                                                        ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                         ; Lost fanout                                                                                                        ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                         ; Lost fanout                                                                                                        ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                         ; Lost fanout                                                                                                        ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                         ; Lost fanout                                                                                                        ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                         ; Lost fanout                                                                                                        ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                            ; Lost fanout                                                                                                        ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0..2]                ; Lost fanout                                                                                                        ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                         ; Lost fanout                                                                                                        ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                         ; Lost fanout                                                                                                        ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                         ; Lost fanout                                                                                                        ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                         ; Lost fanout                                                                                                        ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                         ; Lost fanout                                                                                                        ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                         ; Lost fanout                                                                                                        ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                         ; Lost fanout                                                                                                        ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                         ; Lost fanout                                                                                                        ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                         ; Lost fanout                                                                                                        ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                            ; Lost fanout                                                                                                        ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0..2]                 ; Lost fanout                                                                                                        ;
; cpu:cpu_core|lcd:LCDmodule|LCD_Display:u1|LCD_RW_INT                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                             ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|async_receiver:rx|Baud8GeneratorAcc[1..3]                                                                                                ; Merged with cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|async_receiver:rx|Baud8GeneratorAcc[0] ;
; cpu:cpu_core|bios:biosInstrucoes|out[15]                                                                                                                                                                 ; Merged with cpu:cpu_core|bios:biosInstrucoes|out[10]                                                               ;
; cpu:cpu_core|bios:biosInstrucoes|out[9]                                                                                                                                                                  ; Merged with cpu:cpu_core|bios:biosInstrucoes|out[11]                                                               ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|async_receiver:rx|Baud8GeneratorAcc[0]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                             ;
; cpu:cpu_core|bios:biosInstrucoes|out[30]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                             ;
; cpu:cpu_core|lcd:LCDmodule|LCD_Display:u1|next_command~2                                                                                                                                                 ; Lost fanout                                                                                                        ;
; cpu:cpu_core|lcd:LCDmodule|LCD_Display:u1|next_command~3                                                                                                                                                 ; Lost fanout                                                                                                        ;
; cpu:cpu_core|lcd:LCDmodule|LCD_Display:u1|next_command~4                                                                                                                                                 ; Lost fanout                                                                                                        ;
; cpu:cpu_core|lcd:LCDmodule|LCD_Display:u1|next_command~5                                                                                                                                                 ; Lost fanout                                                                                                        ;
; cpu:cpu_core|lcd:LCDmodule|LCD_Display:u1|state~14                                                                                                                                                       ; Lost fanout                                                                                                        ;
; cpu:cpu_core|lcd:LCDmodule|LCD_Display:u1|state~15                                                                                                                                                       ; Lost fanout                                                                                                        ;
; cpu:cpu_core|lcd:LCDmodule|LCD_Display:u1|state~16                                                                                                                                                       ; Lost fanout                                                                                                        ;
; cpu:cpu_core|lcd:LCDmodule|LCD_Display:u1|state~17                                                                                                                                                       ; Lost fanout                                                                                                        ;
; cpu:cpu_core|program_counter:PC|nextPC[0]                                                                                                                                                                ; Merged with cpu:cpu_core|program_counter:PC|PCout[0]                                                               ;
; Total Number of Removed Registers = 160                                                                                                                                                                  ;                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal ; Registers Removed due to This Register                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|delayed_wrptr_g[7] ; Lost Fanouts       ; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[7],                            ;
;                                                                                                                                                              ;                    ; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7 ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|delayed_wrptr_g[6] ; Lost Fanouts       ; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[6],                            ;
;                                                                                                                                                              ;                    ; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6 ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|delayed_wrptr_g[5] ; Lost Fanouts       ; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[5],                            ;
;                                                                                                                                                              ;                    ; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5 ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|delayed_wrptr_g[4] ; Lost Fanouts       ; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[4],                            ;
;                                                                                                                                                              ;                    ; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4 ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|delayed_wrptr_g[3] ; Lost Fanouts       ; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[3],                            ;
;                                                                                                                                                              ;                    ; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3 ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|delayed_wrptr_g[2] ; Lost Fanouts       ; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[2],                            ;
;                                                                                                                                                              ;                    ; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2 ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|delayed_wrptr_g[1] ; Lost Fanouts       ; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[1],                            ;
;                                                                                                                                                              ;                    ; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1 ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|delayed_wrptr_g[0] ; Lost Fanouts       ; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[0],                            ;
;                                                                                                                                                              ;                    ; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0 ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|delayed_wrptr_g[8] ; Lost Fanouts       ; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|wrptr_g[8],                            ;
;                                                                                                                                                              ;                    ; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8 ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[1]         ; Lost Fanouts       ; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1 ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[0]         ; Lost Fanouts       ; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0 ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[2]         ; Lost Fanouts       ; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2 ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[3]         ; Lost Fanouts       ; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3 ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[4]         ; Lost Fanouts       ; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4 ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[5]         ; Lost Fanouts       ; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5 ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[6]         ; Lost Fanouts       ; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6 ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[7]         ; Lost Fanouts       ; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7 ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|rdptr_g[8]         ; Lost Fanouts       ; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1696  ;
; Number of registers using Synchronous Clear  ; 51    ;
; Number of registers using Synchronous Load   ; 3     ;
; Number of registers using Asynchronous Clear ; 124   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1306  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0 ; 7       ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6    ; 4       ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0 ; 7       ;
; cpu:cpu_core|lcd_ram:LCDram|LCD_RAM[21][5]                                                                                                                                       ; 2       ;
; cpu:cpu_core|lcd_ram:LCDram|LCD_RAM[25][5]                                                                                                                                       ; 2       ;
; cpu:cpu_core|lcd_ram:LCDram|LCD_RAM[17][5]                                                                                                                                       ; 2       ;
; cpu:cpu_core|lcd_ram:LCDram|LCD_RAM[29][5]                                                                                                                                       ; 2       ;
; cpu:cpu_core|lcd_ram:LCDram|LCD_RAM[26][5]                                                                                                                                       ; 2       ;
; cpu:cpu_core|lcd_ram:LCDram|LCD_RAM[22][5]                                                                                                                                       ; 2       ;
; cpu:cpu_core|lcd_ram:LCDram|LCD_RAM[18][5]                                                                                                                                       ; 2       ;
; cpu:cpu_core|lcd_ram:LCDram|LCD_RAM[30][5]                                                                                                                                       ; 2       ;
; cpu:cpu_core|lcd_ram:LCDram|LCD_RAM[24][5]                                                                                                                                       ; 2       ;
; cpu:cpu_core|lcd_ram:LCDram|LCD_RAM[20][5]                                                                                                                                       ; 2       ;
; cpu:cpu_core|lcd_ram:LCDram|LCD_RAM[16][5]                                                                                                                                       ; 2       ;
; cpu:cpu_core|lcd_ram:LCDram|LCD_RAM[28][5]                                                                                                                                       ; 2       ;
; cpu:cpu_core|lcd_ram:LCDram|LCD_RAM[23][5]                                                                                                                                       ; 2       ;
; cpu:cpu_core|lcd_ram:LCDram|LCD_RAM[27][5]                                                                                                                                       ; 2       ;
; cpu:cpu_core|lcd_ram:LCDram|LCD_RAM[19][5]                                                                                                                                       ; 2       ;
; cpu:cpu_core|lcd_ram:LCDram|LCD_RAM[31][5]                                                                                                                                       ; 2       ;
; cpu:cpu_core|lcd_ram:LCDram|LCD_RAM[6][5]                                                                                                                                        ; 2       ;
; cpu:cpu_core|lcd_ram:LCDram|LCD_RAM[5][5]                                                                                                                                        ; 2       ;
; cpu:cpu_core|lcd_ram:LCDram|LCD_RAM[4][5]                                                                                                                                        ; 2       ;
; cpu:cpu_core|lcd_ram:LCDram|LCD_RAM[7][5]                                                                                                                                        ; 2       ;
; cpu:cpu_core|lcd_ram:LCDram|LCD_RAM[9][5]                                                                                                                                        ; 2       ;
; cpu:cpu_core|lcd_ram:LCDram|LCD_RAM[10][5]                                                                                                                                       ; 2       ;
; cpu:cpu_core|lcd_ram:LCDram|LCD_RAM[8][5]                                                                                                                                        ; 2       ;
; cpu:cpu_core|lcd_ram:LCDram|LCD_RAM[11][5]                                                                                                                                       ; 2       ;
; cpu:cpu_core|lcd_ram:LCDram|LCD_RAM[1][5]                                                                                                                                        ; 2       ;
; cpu:cpu_core|lcd_ram:LCDram|LCD_RAM[2][5]                                                                                                                                        ; 2       ;
; cpu:cpu_core|lcd_ram:LCDram|LCD_RAM[0][5]                                                                                                                                        ; 2       ;
; cpu:cpu_core|lcd_ram:LCDram|LCD_RAM[3][5]                                                                                                                                        ; 2       ;
; cpu:cpu_core|lcd_ram:LCDram|LCD_RAM[14][5]                                                                                                                                       ; 2       ;
; cpu:cpu_core|lcd_ram:LCDram|LCD_RAM[13][5]                                                                                                                                       ; 2       ;
; cpu:cpu_core|lcd_ram:LCDram|LCD_RAM[12][5]                                                                                                                                       ; 2       ;
; cpu:cpu_core|lcd_ram:LCDram|LCD_RAM[15][5]                                                                                                                                       ; 2       ;
; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9    ; 5       ;
; Total number of inverted registers = 36                                                                                                                                          ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                         ;
+---------------------------------------------------------------+----------------------------------------------------+
; Register Name                                                 ; RAM Name                                           ;
+---------------------------------------------------------------+----------------------------------------------------+
; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0_bypass[0]  ; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0 ;
; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0_bypass[1]  ; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0 ;
; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0_bypass[2]  ; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0 ;
; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0_bypass[3]  ; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0 ;
; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0_bypass[4]  ; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0 ;
; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0_bypass[5]  ; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0 ;
; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0_bypass[6]  ; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0 ;
; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0_bypass[7]  ; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0 ;
; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0_bypass[8]  ; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0 ;
; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0_bypass[9]  ; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0 ;
; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0_bypass[10] ; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0 ;
; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0_bypass[11] ; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0 ;
; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0_bypass[12] ; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0 ;
; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0_bypass[13] ; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0 ;
; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0_bypass[14] ; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0 ;
; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0_bypass[15] ; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0 ;
; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0_bypass[16] ; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0 ;
; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0_bypass[17] ; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0 ;
; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0_bypass[18] ; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0 ;
; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0_bypass[19] ; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0 ;
; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0_bypass[20] ; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0 ;
; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0_bypass[21] ; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0 ;
; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0_bypass[22] ; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0 ;
; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0_bypass[23] ; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0 ;
; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0_bypass[24] ; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0 ;
; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0_bypass[25] ; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0 ;
; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0_bypass[26] ; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0 ;
; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0_bypass[27] ; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0 ;
; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0_bypass[28] ; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0 ;
; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0_bypass[29] ; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0 ;
; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0_bypass[30] ; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0 ;
; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0_bypass[31] ; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0 ;
; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0_bypass[32] ; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0 ;
; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0_bypass[33] ; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0 ;
; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0_bypass[34] ; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0 ;
; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0_bypass[35] ; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0 ;
; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0_bypass[36] ; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0 ;
; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0_bypass[37] ; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0 ;
; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0_bypass[38] ; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0 ;
; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0_bypass[39] ; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0 ;
; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0_bypass[40] ; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0 ;
; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0_bypass[41] ; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0 ;
; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0_bypass[42] ; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0 ;
; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0_bypass[43] ; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0 ;
; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0_bypass[44] ; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0 ;
; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0_bypass[45] ; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0 ;
; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0_bypass[46] ; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0 ;
; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0_bypass[47] ; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0 ;
; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0_bypass[48] ; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0 ;
; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0_bypass[49] ; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0 ;
; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0_bypass[50] ; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0 ;
; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0_bypass[51] ; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0 ;
; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0_bypass[52] ; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0 ;
; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0_bypass[53] ; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0 ;
; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0_bypass[54] ; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0 ;
; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0_bypass[55] ; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0 ;
; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0_bypass[56] ; cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0 ;
+---------------------------------------------------------------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                      ;
+-------------------------------------------------------------+----------------------------------------------+------+
; Register Name                                               ; Megafunction                                 ; Type ;
+-------------------------------------------------------------+----------------------------------------------+------+
; cpu:cpu_core|ram_data:ram|dataRead[0..31]                   ; cpu:cpu_core|ram_data:ram|RAM_rtl_0          ; RAM  ;
; cpu:cpu_core|stack_data:stack|dataRead[0..31]               ; cpu:cpu_core|stack_data:stack|STACK_rtl_0    ; RAM  ;
; cpu:cpu_core|hard_disk:hd|dataRead[0..31]                   ; cpu:cpu_core|hard_disk:hd|HD_rtl_0           ; RAM  ;
; cpu:cpu_core|bios:biosInstrucoes|out[0..8,10..14,16..29,31] ; cpu:cpu_core|bios:biosInstrucoes|Mux29_rtl_0 ; ROM  ;
+-------------------------------------------------------------+----------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |loop32i|cpu:cpu_core|lcd_ram:LCDram|LCD_RAM[0][7]                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |loop32i|cpu:cpu_core|lcd_ram:LCDram|LCD_RAM[1][6]                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |loop32i|cpu:cpu_core|lcd_ram:LCDram|LCD_RAM[2][6]                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |loop32i|cpu:cpu_core|lcd_ram:LCDram|LCD_RAM[3][7]                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |loop32i|cpu:cpu_core|lcd_ram:LCDram|LCD_RAM[4][3]                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |loop32i|cpu:cpu_core|lcd_ram:LCDram|LCD_RAM[5][6]                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |loop32i|cpu:cpu_core|lcd_ram:LCDram|LCD_RAM[6][6]                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |loop32i|cpu:cpu_core|lcd_ram:LCDram|LCD_RAM[7][0]                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |loop32i|cpu:cpu_core|lcd_ram:LCDram|LCD_RAM[8][2]                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |loop32i|cpu:cpu_core|lcd_ram:LCDram|LCD_RAM[9][4]                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |loop32i|cpu:cpu_core|lcd_ram:LCDram|LCD_RAM[10][1]                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |loop32i|cpu:cpu_core|lcd_ram:LCDram|LCD_RAM[11][6]                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |loop32i|cpu:cpu_core|lcd_ram:LCDram|LCD_RAM[12][6]                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |loop32i|cpu:cpu_core|lcd_ram:LCDram|LCD_RAM[13][7]                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |loop32i|cpu:cpu_core|lcd_ram:LCDram|LCD_RAM[14][4]                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |loop32i|cpu:cpu_core|lcd_ram:LCDram|LCD_RAM[15][7]                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |loop32i|cpu:cpu_core|lcd_ram:LCDram|LCD_RAM[16][7]                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |loop32i|cpu:cpu_core|lcd_ram:LCDram|LCD_RAM[17][4]                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |loop32i|cpu:cpu_core|lcd_ram:LCDram|LCD_RAM[18][1]                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |loop32i|cpu:cpu_core|lcd_ram:LCDram|LCD_RAM[19][2]                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |loop32i|cpu:cpu_core|lcd_ram:LCDram|LCD_RAM[20][6]                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |loop32i|cpu:cpu_core|lcd_ram:LCDram|LCD_RAM[21][7]                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |loop32i|cpu:cpu_core|lcd_ram:LCDram|LCD_RAM[22][7]                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |loop32i|cpu:cpu_core|lcd_ram:LCDram|LCD_RAM[23][2]                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |loop32i|cpu:cpu_core|lcd_ram:LCDram|LCD_RAM[24][4]                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |loop32i|cpu:cpu_core|lcd_ram:LCDram|LCD_RAM[25][2]                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |loop32i|cpu:cpu_core|lcd_ram:LCDram|LCD_RAM[26][2]                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |loop32i|cpu:cpu_core|lcd_ram:LCDram|LCD_RAM[27][7]                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |loop32i|cpu:cpu_core|lcd_ram:LCDram|LCD_RAM[28][2]                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |loop32i|cpu:cpu_core|lcd_ram:LCDram|LCD_RAM[29][2]                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |loop32i|cpu:cpu_core|lcd_ram:LCDram|LCD_RAM[30][6]                                                       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |loop32i|cpu:cpu_core|lcd_ram:LCDram|LCD_RAM[31][6]                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |loop32i|cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|async_receiver:rx|bit_spacing[2] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |loop32i|cpu:cpu_core|bios_control:biosControl|resetPC                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |loop32i|cpu:cpu_core|interruptor:moduleIntr|count[3]                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |loop32i|cpu:cpu_core|registers:regs|registers[1][24]                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |loop32i|cpu:cpu_core|registers:regs|registers[2][15]                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |loop32i|cpu:cpu_core|registers:regs|registers[3][26]                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |loop32i|cpu:cpu_core|registers:regs|registers[4][13]                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |loop32i|cpu:cpu_core|registers:regs|registers[5][15]                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |loop32i|cpu:cpu_core|registers:regs|registers[6][18]                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |loop32i|cpu:cpu_core|registers:regs|registers[7][13]                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |loop32i|cpu:cpu_core|registers:regs|registers[8][11]                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |loop32i|cpu:cpu_core|registers:regs|registers[9][21]                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |loop32i|cpu:cpu_core|registers:regs|registers[10][8]                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |loop32i|cpu:cpu_core|registers:regs|registers[11][2]                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |loop32i|cpu:cpu_core|registers:regs|registers[12][6]                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |loop32i|cpu:cpu_core|registers:regs|registers[13][12]                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |loop32i|cpu:cpu_core|registers:regs|registers[14][17]                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |loop32i|cpu:cpu_core|registers:regs|registers[15][5]                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |loop32i|cpu:cpu_core|registers:regs|registers[16][8]                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |loop32i|cpu:cpu_core|registers:regs|registers[17][23]                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |loop32i|cpu:cpu_core|registers:regs|registers[18][14]                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |loop32i|cpu:cpu_core|registers:regs|registers[19][12]                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |loop32i|cpu:cpu_core|registers:regs|registers[20][18]                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |loop32i|cpu:cpu_core|registers:regs|registers[21][13]                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |loop32i|cpu:cpu_core|registers:regs|registers[22][31]                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |loop32i|cpu:cpu_core|registers:regs|registers[23][10]                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |loop32i|cpu:cpu_core|registers:regs|registers[24][22]                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |loop32i|cpu:cpu_core|registers:regs|registers[25][14]                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |loop32i|cpu:cpu_core|registers:regs|registers[26][19]                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |loop32i|cpu:cpu_core|registers:regs|registers[27][31]                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |loop32i|cpu:cpu_core|registers:regs|registers[28][31]                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |loop32i|cpu:cpu_core|registers:regs|registers[29][31]                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |loop32i|cpu:cpu_core|registers:regs|registers[30][11]                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |loop32i|cpu:cpu_core|registers:regs|registers[31][21]                                                    ;
; 32:1               ; 8 bits    ; 168 LEs       ; 168 LEs              ; 0 LEs                  ; Yes        ; |loop32i|cpu:cpu_core|lcd_ram:LCDram|dataRead[5]                                                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |loop32i|cpu:cpu_core|lcd:LCDmodule|LCD_Display:u1|DATA_BUS_VALUE[4]                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |loop32i|cpu:cpu_core|interruptor:moduleIntr|count                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |loop32i|cpu:cpu_core|registers:regs|registers                                                            ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; No         ; |loop32i|cpu:cpu_core|bios_control:biosControl|out[6]                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |loop32i|cpu:cpu_core|out_module:moduleOut|x0f[2]                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |loop32i|cpu:cpu_core|out_module:moduleOut|x1f[2]                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |loop32i|cpu:cpu_core|out_module:moduleOut|x2f[3]                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |loop32i|cpu:cpu_core|out_module:moduleOut|x3f[1]                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |loop32i|cpu:cpu_core|out_module:moduleOut|x4f[3]                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |loop32i|cpu:cpu_core|out_module:moduleOut|x5f[1]                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |loop32i|cpu:cpu_core|out_module:moduleOut|x6f[2]                                                         ;
; 8:1                ; 5 bits    ; 25 LEs        ; 20 LEs               ; 5 LEs                  ; No         ; |loop32i|cpu:cpu_core|mux_regs:muxRegs|Mux3                                                               ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |loop32i|cpu:cpu_core|registers:regs|Mux60                                                                ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |loop32i|cpu:cpu_core|registers:regs|Mux69                                                                ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |loop32i|cpu:cpu_core|registers:regs|Mux111                                                               ;
; 9:1                ; 6 bits    ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; No         ; |loop32i|cpu:cpu_core|program_counter:PC|PC                                                               ;
; 9:1                ; 6 bits    ; 36 LEs        ; 24 LEs               ; 12 LEs                 ; No         ; |loop32i|cpu:cpu_core|program_counter:PC|PC                                                               ;
; 9:1                ; 20 bits   ; 120 LEs       ; 80 LEs               ; 40 LEs                 ; No         ; |loop32i|cpu:cpu_core|program_counter:PC|PC                                                               ;
; 19:1               ; 6 bits    ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; No         ; |loop32i|cpu:cpu_core|mux_9:muxRS|Mux21                                                                   ;
; 19:1               ; 8 bits    ; 96 LEs        ; 56 LEs               ; 40 LEs                 ; No         ; |loop32i|cpu:cpu_core|mux_9:muxRS|Mux31                                                                   ;
; 65:1               ; 6 bits    ; 258 LEs       ; 54 LEs               ; 204 LEs                ; No         ; |loop32i|cpu:cpu_core|alu_control:AluControl|Selector4                                                    ;
; 44:1               ; 6 bits    ; 174 LEs       ; 78 LEs               ; 96 LEs                 ; No         ; |loop32i|cpu:cpu_core|alu:Alu|Mux23                                                                       ;
; 45:1               ; 4 bits    ; 120 LEs       ; 56 LEs               ; 64 LEs                 ; No         ; |loop32i|cpu:cpu_core|alu:Alu|Mux26                                                                       ;
; 46:1               ; 2 bits    ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; No         ; |loop32i|cpu:cpu_core|alu:Alu|Mux28                                                                       ;
; 62:1               ; 2 bits    ; 82 LEs        ; 38 LEs               ; 44 LEs                 ; No         ; |loop32i|cpu:cpu_core|mux_9:muxRS|Mux16                                                                   ;
; 63:1               ; 7 bits    ; 294 LEs       ; 133 LEs              ; 161 LEs                ; No         ; |loop32i|cpu:cpu_core|mux_9:muxRS|Mux10                                                                   ;
; 64:1               ; 4 bits    ; 168 LEs       ; 80 LEs               ; 88 LEs                 ; No         ; |loop32i|cpu:cpu_core|mux_9:muxRS|Mux4                                                                    ;
; 65:1               ; 2 bits    ; 86 LEs        ; 42 LEs               ; 44 LEs                 ; No         ; |loop32i|cpu:cpu_core|mux_9:muxRS|Mux3                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                    ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                        ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                         ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                         ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                         ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                                   ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                           ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                      ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                           ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                      ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|dffpipe_gd9:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|dffpipe_gd9:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                             ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                             ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                    ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                        ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                         ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                         ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                         ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                                   ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                           ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                      ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                           ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                      ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|dffpipe_gd9:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|dffpipe_gd9:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                  ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                             ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                             ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                               ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu_core|ram_inst:ramInstrucoes|altsyncram:RAM_INST_rtl_0|altsyncram_66h1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu_core|ram_data:ram|altsyncram:RAM_rtl_0|altsyncram_mcd1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu_core|stack_data:stack|altsyncram:STACK_rtl_0|altsyncram_g9d1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu_core|hard_disk:hd|altsyncram:HD_rtl_0|altsyncram_mli1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu_core|bios:biosInstrucoes|altsyncram:Mux29_rtl_0|altsyncram_cvv:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DeBounce:debounce1 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; N              ; 11    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DeBounce:debounce2 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; N              ; 11    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: temporizador:temp ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; DIVISOR        ; 1000  ; Signed Integer                        ;
; DIVISOR_BITS   ; 10    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu_core|program_counter:PC ;
+-------------------+-------+--------------------------------------------------+
; Parameter Name    ; Value ; Type                                             ;
+-------------------+-------+--------------------------------------------------+
; ADDRESS_SIZE      ; 32    ; Signed Integer                                   ;
; ADDRESS_INCREMENT ; 1     ; Unsigned Binary                                  ;
+-------------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu_core|ram_inst:ramInstrucoes ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                          ;
; RAM_BITS       ; 12    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu_core|bios:biosInstrucoes ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                       ;
; BIOS_BITS      ; 9     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu_core|bios_control:biosControl ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu_core|registers:regs ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; SP             ; 30    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu_core|extensor:ext ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; tamIn          ; 16    ; Signed Integer                                ;
; tamOp          ; 32    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu_core|alu:Alu ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; tamOp          ; 32    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu_core|stack_data:stack ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                    ;
; STACK_BITS     ; 12    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu_core|ram_data:ram ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                ;
; RAM_BITS       ; 14    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu_core|hd_timer:hdTimer ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; DIVISOR_BITS   ; 2     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu_core|hard_disk:hd ;
+-----------------+-------+----------------------------------------------+
; Parameter Name  ; Value ; Type                                         ;
+-----------------+-------+----------------------------------------------+
; DATA_WIDTH      ; 32    ; Signed Integer                               ;
; HD_SETORES_BITS ; 10    ; Signed Integer                               ;
+-----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu_core|in_module:moduleIN|extensor:ext1 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; tamIn          ; 16    ; Signed Integer                                                    ;
; tamOp          ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu_core|in_module:moduleIN|extensor:ext2 ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; tamIn          ; 16    ; Signed Integer                                                    ;
; tamOp          ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu_core|out_module:moduleOut|display:H0 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; TYPE           ; 0     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu_core|out_module:moduleOut|display:H1 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; TYPE           ; 0     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu_core|out_module:moduleOut|display:H2 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; TYPE           ; 0     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu_core|out_module:moduleOut|display:H3 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; TYPE           ; 0     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu_core|out_module:moduleOut|display:H4 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; TYPE           ; 0     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu_core|out_module:moduleOut|display:H5 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; TYPE           ; 0     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu_core|out_module:moduleOut|display:H6 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; TYPE           ; 0     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu_core|out_module:moduleOut|display:H7 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; TYPE           ; 0     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu_core|lcd:LCDmodule|LCD_Display:u1 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; HOLD           ; 0000  ; Unsigned Binary                                               ;
; FUNC_SET       ; 0001  ; Unsigned Binary                                               ;
; DISPLAY_ON     ; 0010  ; Unsigned Binary                                               ;
; MODE_SET       ; 0011  ; Unsigned Binary                                               ;
; Print_String   ; 0100  ; Unsigned Binary                                               ;
; LINE2          ; 0101  ; Unsigned Binary                                               ;
; RETURN_HOME    ; 0110  ; Unsigned Binary                                               ;
; DROP_LCD_E     ; 0111  ; Unsigned Binary                                               ;
; RESET1         ; 1000  ; Unsigned Binary                                               ;
; RESET2         ; 1001  ; Unsigned Binary                                               ;
; RESET3         ; 1010  ; Unsigned Binary                                               ;
; DISPLAY_OFF    ; 1011  ; Unsigned Binary                                               ;
; DISPLAY_CLEAR  ; 1100  ; Unsigned Binary                                               ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu_core|lcd:LCDmodule|LCD_Display:u1|LCD_display_string:u1 ;
+----------------+----------+----------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                             ;
+----------------+----------+----------------------------------------------------------------------------------+
; N0             ; 00110000 ; Unsigned Binary                                                                  ;
; N1             ; 00110001 ; Unsigned Binary                                                                  ;
; N2             ; 00110010 ; Unsigned Binary                                                                  ;
; N3             ; 00110011 ; Unsigned Binary                                                                  ;
; N4             ; 00110100 ; Unsigned Binary                                                                  ;
; N5             ; 00110101 ; Unsigned Binary                                                                  ;
; N6             ; 00110110 ; Unsigned Binary                                                                  ;
; N7             ; 00110111 ; Unsigned Binary                                                                  ;
; N8             ; 00111000 ; Unsigned Binary                                                                  ;
; N9             ; 00111001 ; Unsigned Binary                                                                  ;
; AA             ; 01000001 ; Unsigned Binary                                                                  ;
; BB             ; 01000010 ; Unsigned Binary                                                                  ;
; CC             ; 01000011 ; Unsigned Binary                                                                  ;
; DD             ; 01000100 ; Unsigned Binary                                                                  ;
; EE             ; 01000101 ; Unsigned Binary                                                                  ;
; FF             ; 01000110 ; Unsigned Binary                                                                  ;
; GG             ; 01000111 ; Unsigned Binary                                                                  ;
; HH             ; 01001000 ; Unsigned Binary                                                                  ;
; II             ; 01001001 ; Unsigned Binary                                                                  ;
; JJ             ; 01001010 ; Unsigned Binary                                                                  ;
; KK             ; 01001011 ; Unsigned Binary                                                                  ;
; LL             ; 01001100 ; Unsigned Binary                                                                  ;
; MM             ; 01001101 ; Unsigned Binary                                                                  ;
; NN             ; 01001110 ; Unsigned Binary                                                                  ;
; OO             ; 01001111 ; Unsigned Binary                                                                  ;
; PP             ; 01010000 ; Unsigned Binary                                                                  ;
; QQ             ; 01010001 ; Unsigned Binary                                                                  ;
; RR             ; 01010010 ; Unsigned Binary                                                                  ;
; SS             ; 01010011 ; Unsigned Binary                                                                  ;
; TT             ; 01010100 ; Unsigned Binary                                                                  ;
; UU             ; 01010101 ; Unsigned Binary                                                                  ;
; VV             ; 01010110 ; Unsigned Binary                                                                  ;
; WW             ; 01010111 ; Unsigned Binary                                                                  ;
; XX             ; 01011000 ; Unsigned Binary                                                                  ;
; YY             ; 01011001 ; Unsigned Binary                                                                  ;
; ZZ             ; 01011010 ; Unsigned Binary                                                                  ;
; A              ; 01100001 ; Unsigned Binary                                                                  ;
; B              ; 01100010 ; Unsigned Binary                                                                  ;
; C              ; 01100011 ; Unsigned Binary                                                                  ;
; D              ; 01100100 ; Unsigned Binary                                                                  ;
; E              ; 01100101 ; Unsigned Binary                                                                  ;
; F              ; 01100110 ; Unsigned Binary                                                                  ;
; G              ; 01100111 ; Unsigned Binary                                                                  ;
; H              ; 01101000 ; Unsigned Binary                                                                  ;
; I              ; 01101001 ; Unsigned Binary                                                                  ;
; J              ; 01101010 ; Unsigned Binary                                                                  ;
; K              ; 01101011 ; Unsigned Binary                                                                  ;
; L              ; 01101100 ; Unsigned Binary                                                                  ;
; M              ; 01101101 ; Unsigned Binary                                                                  ;
; N              ; 01101110 ; Unsigned Binary                                                                  ;
; O              ; 01101111 ; Unsigned Binary                                                                  ;
; P              ; 01110000 ; Unsigned Binary                                                                  ;
; Q              ; 01110001 ; Unsigned Binary                                                                  ;
; R              ; 01110010 ; Unsigned Binary                                                                  ;
; S              ; 01110011 ; Unsigned Binary                                                                  ;
; T              ; 01110100 ; Unsigned Binary                                                                  ;
; U              ; 01110101 ; Unsigned Binary                                                                  ;
; V              ; 01110110 ; Unsigned Binary                                                                  ;
; W              ; 01110111 ; Unsigned Binary                                                                  ;
; X              ; 01111000 ; Unsigned Binary                                                                  ;
; Y              ; 01111001 ; Unsigned Binary                                                                  ;
; Z              ; 01111010 ; Unsigned Binary                                                                  ;
; BLANK          ; 00100000 ; Unsigned Binary                                                                  ;
; PIPE           ; 01111100 ; Unsigned Binary                                                                  ;
; EQUAL          ; 00111101 ; Unsigned Binary                                                                  ;
; LTHAN          ; 00111100 ; Unsigned Binary                                                                  ;
; GTHAN          ; 00111110 ; Unsigned Binary                                                                  ;
; TIMES          ; 00101010 ; Unsigned Binary                                                                  ;
; PLUS           ; 00101011 ; Unsigned Binary                                                                  ;
; MINUS          ; 00101101 ; Unsigned Binary                                                                  ;
; DIV            ; 00101111 ; Unsigned Binary                                                                  ;
; QMARK          ; 00111111 ; Unsigned Binary                                                                  ;
+----------------+----------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu_core|lcd_ram:LCDram ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                  ;
; BITS_SIZE      ; 5     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu_core|interruptor:moduleIntr ;
+----------------+----------------------------------+------------------------------+
; Parameter Name ; Value                            ; Type                         ;
+----------------+----------------------------------+------------------------------+
; ADDRESS_SIZE   ; 32                               ; Signed Integer               ;
; QUANTUM_COUNT  ; 8                                ; Signed Integer               ;
; PREEMP_INST    ; 10100100000000000000000000010010 ; Unsigned Binary              ;
+----------------+----------------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                               ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                                            ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                     ;
; LPM_WIDTH               ; 8            ; Signed Integer                                                                                                     ;
; LPM_NUMWORDS            ; 256          ; Signed Integer                                                                                                     ;
; LPM_WIDTHU              ; 8            ; Signed Integer                                                                                                     ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                            ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                            ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                            ;
; USE_EAB                 ; ON           ; Untyped                                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                            ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                            ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                                            ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                                            ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                                     ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                                            ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                            ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                            ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                                            ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                                            ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                                            ;
; CBXI_PARAMETER          ; dcfifo_npi1  ; Untyped                                                                                                            ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|async_transmitter:tx ;
+-----------------------+----------+------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value    ; Type                                                                                           ;
+-----------------------+----------+------------------------------------------------------------------------------------------------+
; ClkFrequency          ; 25000000 ; Signed Integer                                                                                 ;
; Baud                  ; 115200   ; Signed Integer                                                                                 ;
; RegisterInputData     ; 1        ; Signed Integer                                                                                 ;
; BaudGeneratorAccWidth ; 16       ; Signed Integer                                                                                 ;
+-----------------------+----------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                               ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                                            ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                     ;
; LPM_WIDTH               ; 8            ; Signed Integer                                                                                                     ;
; LPM_NUMWORDS            ; 256          ; Signed Integer                                                                                                     ;
; LPM_WIDTHU              ; 8            ; Signed Integer                                                                                                     ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                            ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                            ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                            ;
; USE_EAB                 ; ON           ; Untyped                                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                            ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                            ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                                            ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                                            ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                                     ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                                                     ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                                            ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                            ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                            ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                                            ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                                            ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                                            ;
; CBXI_PARAMETER          ; dcfifo_npi1  ; Untyped                                                                                                            ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|async_receiver:rx ;
+------------------------+----------+--------------------------------------------------------------------------------------------+
; Parameter Name         ; Value    ; Type                                                                                       ;
+------------------------+----------+--------------------------------------------------------------------------------------------+
; ClkFrequency           ; 25000000 ; Signed Integer                                                                             ;
; Baud                   ; 115200   ; Signed Integer                                                                             ;
; Baud8                  ; 921600   ; Signed Integer                                                                             ;
; Baud8GeneratorAccWidth ; 16       ; Signed Integer                                                                             ;
+------------------------+----------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu_core|send_control:sendControl ;
+----------------+--------+----------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                     ;
+----------------+--------+----------------------------------------------------------+
; OPCODE_SND     ; 010001 ; Unsigned Binary                                          ;
+----------------+--------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu_core|recv_control:recvControl ;
+----------------+--------+----------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                     ;
+----------------+--------+----------------------------------------------------------+
; OPCODE_RCV     ; 010010 ; Unsigned Binary                                          ;
+----------------+--------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu:cpu_core|ram_inst:ramInstrucoes|altsyncram:RAM_INST_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                            ;
; WIDTH_A                            ; 32                   ; Untyped                                            ;
; WIDTHAD_A                          ; 12                   ; Untyped                                            ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 32                   ; Untyped                                            ;
; WIDTHAD_B                          ; 12                   ; Untyped                                            ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_66h1      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu:cpu_core|ram_data:ram|altsyncram:RAM_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                             ;
; WIDTH_A                            ; 32                   ; Untyped                             ;
; WIDTHAD_A                          ; 14                   ; Untyped                             ;
; NUMWORDS_A                         ; 16384                ; Untyped                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 32                   ; Untyped                             ;
; WIDTHAD_B                          ; 14                   ; Untyped                             ;
; NUMWORDS_B                         ; 16384                ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_mcd1      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu:cpu_core|stack_data:stack|altsyncram:STACK_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                   ;
; WIDTH_A                            ; 32                   ; Untyped                                   ;
; WIDTHAD_A                          ; 13                   ; Untyped                                   ;
; NUMWORDS_A                         ; 4097                 ; Untyped                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 32                   ; Untyped                                   ;
; WIDTHAD_B                          ; 13                   ; Untyped                                   ;
; NUMWORDS_B                         ; 4097                 ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_g9d1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu:cpu_core|hard_disk:hd|altsyncram:HD_rtl_0       ;
+------------------------------------+------------------------------------------------+----------------+
; Parameter Name                     ; Value                                          ; Type           ;
+------------------------------------+------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped        ;
; WIDTH_A                            ; 32                                             ; Untyped        ;
; WIDTHAD_A                          ; 15                                             ; Untyped        ;
; NUMWORDS_A                         ; 32768                                          ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped        ;
; WIDTH_B                            ; 32                                             ; Untyped        ;
; WIDTHAD_B                          ; 15                                             ; Untyped        ;
; NUMWORDS_B                         ; 32768                                          ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                         ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped        ;
; BYTE_SIZE                          ; 8                                              ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped        ;
; INIT_FILE                          ; db/CPU_Project.ram0_hard_disk_417ebac3.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                   ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_mli1                                ; Untyped        ;
+------------------------------------+------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu:cpu_core|bios:biosInstrucoes|altsyncram:Mux29_rtl_0 ;
+------------------------------------+------------------------------+--------------------------------------+
; Parameter Name                     ; Value                        ; Type                                 ;
+------------------------------------+------------------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                            ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                           ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                          ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                           ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                          ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                            ; Untyped                              ;
; OPERATION_MODE                     ; ROM                          ; Untyped                              ;
; WIDTH_A                            ; 29                           ; Untyped                              ;
; WIDTHAD_A                          ; 9                            ; Untyped                              ;
; NUMWORDS_A                         ; 512                          ; Untyped                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                 ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                         ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                         ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                         ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                         ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                         ; Untyped                              ;
; WIDTH_B                            ; 1                            ; Untyped                              ;
; WIDTHAD_B                          ; 1                            ; Untyped                              ;
; NUMWORDS_B                         ; 1                            ; Untyped                              ;
; INDATA_REG_B                       ; CLOCK1                       ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                       ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1                       ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK1                       ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                 ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1                       ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                         ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                         ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                         ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                         ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                         ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                         ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                            ; Untyped                              ;
; WIDTH_BYTEENA_B                    ; 1                            ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; AUTO                         ; Untyped                              ;
; BYTE_SIZE                          ; 8                            ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                    ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ         ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ         ; Untyped                              ;
; INIT_FILE                          ; CPU_Project.loop32i0.rtl.mif ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                       ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                            ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                       ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                       ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                       ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                       ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN              ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN              ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                        ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                        ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                            ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone IV E                 ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_cvv               ; Untyped                              ;
+------------------------------------+------------------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu:cpu_core|alu:Alu|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------+
; Parameter Name                                 ; Value        ; Type                 ;
+------------------------------------------------+--------------+----------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE       ;
; LPM_WIDTHA                                     ; 32           ; Untyped              ;
; LPM_WIDTHB                                     ; 32           ; Untyped              ;
; LPM_WIDTHP                                     ; 64           ; Untyped              ;
; LPM_WIDTHR                                     ; 64           ; Untyped              ;
; LPM_WIDTHS                                     ; 1            ; Untyped              ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped              ;
; LPM_PIPELINE                                   ; 0            ; Untyped              ;
; LATENCY                                        ; 0            ; Untyped              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped              ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped              ;
; USE_EAB                                        ; OFF          ; Untyped              ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped              ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped              ;
+------------------------------------------------+--------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu:cpu_core|alu:Alu|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                     ;
; LPM_WIDTHD             ; 32             ; Untyped                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_kcm ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu:cpu_core|alu:Alu|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                     ;
; LPM_WIDTHD             ; 32             ; Untyped                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_hkm ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                                ;
+----------------------------+----------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                          ;
+----------------------------+----------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                              ;
; Entity Instance            ; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                                     ;
;     -- LPM_WIDTH           ; 8                                                                                                              ;
;     -- LPM_NUMWORDS        ; 256                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                             ;
;     -- USE_EAB             ; ON                                                                                                             ;
; Entity Instance            ; cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                                     ;
;     -- LPM_WIDTH           ; 8                                                                                                              ;
;     -- LPM_NUMWORDS        ; 256                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                             ;
;     -- USE_EAB             ; ON                                                                                                             ;
+----------------------------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                          ;
+-------------------------------------------+---------------------------------------------------------------+
; Name                                      ; Value                                                         ;
+-------------------------------------------+---------------------------------------------------------------+
; Number of entity instances                ; 5                                                             ;
; Entity Instance                           ; cpu:cpu_core|ram_inst:ramInstrucoes|altsyncram:RAM_INST_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                     ;
;     -- WIDTH_A                            ; 32                                                            ;
;     -- NUMWORDS_A                         ; 4096                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 32                                                            ;
;     -- NUMWORDS_B                         ; 4096                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                      ;
; Entity Instance                           ; cpu:cpu_core|ram_data:ram|altsyncram:RAM_rtl_0                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                     ;
;     -- WIDTH_A                            ; 32                                                            ;
;     -- NUMWORDS_A                         ; 16384                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 32                                                            ;
;     -- NUMWORDS_B                         ; 16384                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; cpu:cpu_core|stack_data:stack|altsyncram:STACK_rtl_0          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                     ;
;     -- WIDTH_A                            ; 32                                                            ;
;     -- NUMWORDS_A                         ; 4097                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 32                                                            ;
;     -- NUMWORDS_B                         ; 4097                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; cpu:cpu_core|hard_disk:hd|altsyncram:HD_rtl_0                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                     ;
;     -- WIDTH_A                            ; 32                                                            ;
;     -- NUMWORDS_A                         ; 32768                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 32                                                            ;
;     -- NUMWORDS_B                         ; 32768                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; cpu:cpu_core|bios:biosInstrucoes|altsyncram:Mux29_rtl_0       ;
;     -- OPERATION_MODE                     ; ROM                                                           ;
;     -- WIDTH_A                            ; 29                                                            ;
;     -- NUMWORDS_A                         ; 512                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 1                                                             ;
;     -- NUMWORDS_B                         ; 1                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
+-------------------------------------------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                              ;
+---------------------------------------+-------------------------------------+
; Name                                  ; Value                               ;
+---------------------------------------+-------------------------------------+
; Number of entity instances            ; 1                                   ;
; Entity Instance                       ; cpu:cpu_core|alu:Alu|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                  ;
;     -- LPM_WIDTHB                     ; 32                                  ;
;     -- LPM_WIDTHP                     ; 64                                  ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                  ;
;     -- USE_EAB                        ; OFF                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                  ;
+---------------------------------------+-------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|async_receiver:rx" ;
+-----------------+--------+----------+-------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                 ;
+-----------------+--------+----------+-------------------------------------------------------------------------+
; RxD_endofpacket ; Output ; Info     ; Explicitly unconnected                                                  ;
; RxD_idle        ; Output ; Info     ; Explicitly unconnected                                                  ;
+-----------------+--------+----------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_rx"                     ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rdusedw ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx"                     ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rdusedw ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0"                                           ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; wrfull ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu_core|serial_communication:SerialComm"                                          ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; UART_TX ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu_core|interruptor:moduleIntr"                                                ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; intr ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu_core|control_unit:UC"                                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; owner ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu_core|mux_9:muxRS" ;
+-------------+-------+----------+---------------------+
; Port        ; Type  ; Severity ; Details             ;
+-------------+-------+----------+---------------------+
; in_9[31..8] ; Input ; Info     ; Stuck at GND        ;
+-------------+-------+----------+---------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu_core|out_module:moduleOut|display:H7" ;
+------+-------+----------+------------------------------------------------+
; Port ; Type  ; Severity ; Details                                        ;
+------+-------+----------+------------------------------------------------+
; d[3] ; Input ; Info     ; Stuck at VCC                                   ;
; d[1] ; Input ; Info     ; Stuck at VCC                                   ;
+------+-------+----------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu_core|out_module:moduleOut|bcd_conversor:BCDconcersor"                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; x7   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; x8   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; x9   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "cpu:cpu_core|hd_timer:hdTimer" ;
+-------+-------+----------+--------------------------------+
; Port  ; Type  ; Severity ; Details                        ;
+-------+-------+----------+--------------------------------+
; isAct ; Input ; Info     ; Stuck at VCC                   ;
+-------+-------+----------+--------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 99                          ;
; cycloneiii_ff         ; 1696                        ;
;     CLR               ; 76                          ;
;     CLR SCLR          ; 20                          ;
;     ENA               ; 1276                        ;
;     ENA CLR           ; 28                          ;
;     ENA SLD           ; 2                           ;
;     SCLR              ; 31                          ;
;     SLD               ; 1                           ;
;     plain             ; 262                         ;
; cycloneiii_io_obuf    ; 8                           ;
; cycloneiii_lcell_comb ; 8689                        ;
;     arith             ; 1464                        ;
;         2 data inputs ; 165                         ;
;         3 data inputs ; 1299                        ;
;     normal            ; 7225                        ;
;         0 data inputs ; 63                          ;
;         1 data inputs ; 29                          ;
;         2 data inputs ; 352                         ;
;         3 data inputs ; 555                         ;
;         4 data inputs ; 6226                        ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
; cycloneiii_ram_block  ; 293                         ;
;                       ;                             ;
; Max LUT depth         ; 135.50                      ;
; Average LUT depth     ; 77.45                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:52     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Thu May 16 20:26:00 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_Project -c CPU_Project
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file modulos/UART/send_control.v
    Info (12023): Found entity 1: send_control File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/UART/send_control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/UART/recv_control.v
    Info (12023): Found entity 1: recv_control File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/UART/recv_control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/MUX/mux_9.v
    Info (12023): Found entity 1: mux_9 File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/MUX/mux_9.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/UART/uart_fifo.v
    Info (12023): Found entity 1: uart_fifo File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/UART/uart_fifo.v Line: 39
Warning (10275): Verilog HDL Module Instantiation warning at uart_control.v(122): ignored dangling comma in List of Port Connections File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/UART/uart_control.v Line: 122
Info (12021): Found 1 design units, including 1 entities, in source file modulos/UART/uart_control.v
    Info (12023): Found entity 1: uart_control File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/UART/uart_control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/UART/serial_communication.v
    Info (12023): Found entity 1: serial_communication File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/UART/serial_communication.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/UART/async_transmitter.v
    Info (12023): Found entity 1: async_transmitter File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/UART/async_transmitter.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file modulos/UART/async_receiver.v
    Info (12023): Found entity 1: async_receiver File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/UART/async_receiver.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file modulos/LCD/lcd_ram.v
    Info (12023): Found entity 1: lcd_ram File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/LCD/lcd_ram.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/LCD/lcd_control.v
    Info (12023): Found entity 1: lcd_control File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/LCD/lcd_control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/LCD/LCD_display_string.v
    Info (12023): Found entity 1: LCD_display_string File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/LCD/LCD_display_string.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/LCD/LCD_Display.v
    Info (12023): Found entity 1: LCD_Display File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/LCD/LCD_Display.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file modulos/LCD/lcd.v
    Info (12023): Found entity 1: lcd File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/LCD/lcd.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/LCD/Reset_Delay.v
    Info (12023): Found entity 1: Reset_Delay File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/LCD/Reset_Delay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/Control/interruptor.v
    Info (12023): Found entity 1: interruptor File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/Control/interruptor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/HD/hd_timer.v
    Info (12023): Found entity 1: hd_timer File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/HD/hd_timer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/MUX/mux_7.v
    Info (12023): Found entity 1: mux_7 File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/MUX/mux_7.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/PC/pc_reset.v
    Info (12023): Found entity 1: pc_reset File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/PC/pc_reset.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/BIOS/bios_control.v
    Info (12023): Found entity 1: bios_control File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/BIOS/bios_control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/BIOS/bios.v
    Info (12023): Found entity 1: bios File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/BIOS/bios.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/HD/hard_disk.v
    Info (12023): Found entity 1: hard_disk File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/HD/hard_disk.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/STACK_data/stack_data.v
    Info (12023): Found entity 1: stack_data File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/STACK_data/stack_data.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/Others/temporizador.v
    Info (12023): Found entity 1: temporizador File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/Others/temporizador.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/Others/freq_div10.v
    Info (12023): Found entity 1: freq_div10 File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/Others/freq_div10.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/Others/oneshot.v
    Info (12023): Found entity 1: oneshot File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/Others/oneshot.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/Others/DeBounce_v.v
    Info (12023): Found entity 1: DeBounce File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/Others/DeBounce_v.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file cpu.v
    Info (12023): Found entity 1: cpu File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/cpu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/Others/display.v
    Info (12023): Found entity 1: display File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/Others/display.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/Others/bcd_conversor.v
    Info (12023): Found entity 1: bcd_conversor File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/Others/bcd_conversor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/RAM_data/ram_data.v
    Info (12023): Found entity 1: ram_data File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/RAM_data/ram_data.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/Registers/registers.v
    Info (12023): Found entity 1: registers File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/Registers/registers.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/ALU/alu.v
    Info (12023): Found entity 1: alu File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/ALU/alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/Extensor/extensor.v
    Info (12023): Found entity 1: extensor File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/Extensor/extensor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/RAM_instruction/ram_inst.v
    Info (12023): Found entity 1: ram_inst File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/RAM_instruction/ram_inst.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/MUX/mux_regs.v
    Info (12023): Found entity 1: mux_regs File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/MUX/mux_regs.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/PC/program_counter.v
    Info (12023): Found entity 1: program_counter File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/PC/program_counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/MUX/mux_3.v
    Info (12023): Found entity 1: mux_3 File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/MUX/mux_3.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/MUX/mux_2.v
    Info (12023): Found entity 1: mux_2 File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/MUX/mux_2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/MUX/mux_5.v
    Info (12023): Found entity 1: mux_5 File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/MUX/mux_5.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/MUX/mux_4.v
    Info (12023): Found entity 1: mux_4 File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/MUX/mux_4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/MUX/mux_6.v
    Info (12023): Found entity 1: mux_6 File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/MUX/mux_6.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/ALU/alu_control.v
    Info (12023): Found entity 1: alu_control File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/ALU/alu_control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/IN_OUT/in_module.v
    Info (12023): Found entity 1: in_module File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/IN_OUT/in_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/IN_OUT/out_module.v
    Info (12023): Found entity 1: out_module File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/IN_OUT/out_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/MUX/mux_jump.v
    Info (12023): Found entity 1: mux_jump File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/MUX/mux_jump.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/Branch/branch_control.v
    Info (12023): Found entity 1: branch_control File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/Branch/branch_control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/Others/two_complement_conversor.v
    Info (12023): Found entity 1: two_complement_conversor File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/Others/two_complement_conversor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/IN_OUT/out_module_control.v
    Info (12023): Found entity 1: out_module_control File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/IN_OUT/out_module_control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/Control/control_unit.v
    Info (12023): Found entity 1: control_unit File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/Control/control_unit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file loop32i.v
    Info (12023): Found entity 1: loop32i File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/loop32i.v Line: 1
Info (12127): Elaborating entity "loop32i" for the top level hierarchy
Info (12128): Elaborating entity "DeBounce" for hierarchy "DeBounce:debounce1" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/loop32i.v Line: 26
Warning (10230): Verilog HDL assignment warning at DeBounce_v.v(54): truncated value with size 32 to match size of target (11) File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/Others/DeBounce_v.v Line: 54
Info (12128): Elaborating entity "oneshot" for hierarchy "oneshot:pulser1" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/loop32i.v Line: 30
Info (12128): Elaborating entity "temporizador" for hierarchy "temporizador:temp" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/loop32i.v Line: 34
Warning (10230): Verilog HDL assignment warning at temporizador.v(12): truncated value with size 32 to match size of target (10) File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/Others/temporizador.v Line: 12
Info (12128): Elaborating entity "cpu" for hierarchy "cpu:cpu_core" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/loop32i.v Line: 37
Info (12128): Elaborating entity "pc_reset" for hierarchy "cpu:cpu_core|pc_reset:PCReset" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/cpu.v Line: 54
Info (12128): Elaborating entity "program_counter" for hierarchy "cpu:cpu_core|program_counter:PC" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/cpu.v Line: 56
Info (12128): Elaborating entity "ram_inst" for hierarchy "cpu:cpu_core|ram_inst:ramInstrucoes" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/cpu.v Line: 58
Info (12128): Elaborating entity "bios" for hierarchy "cpu:cpu_core|bios:biosInstrucoes" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/cpu.v Line: 60
Warning (10030): Net "BIOS[511..184]" at bios.v(12) has no driver or initial value, using a default initial value '0' File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/BIOS/bios.v Line: 12
Info (12128): Elaborating entity "bios_control" for hierarchy "cpu:cpu_core|bios_control:biosControl" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/cpu.v Line: 62
Info (12128): Elaborating entity "mux_regs" for hierarchy "cpu:cpu_core|mux_regs:muxRegs" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/cpu.v Line: 64
Info (12128): Elaborating entity "registers" for hierarchy "cpu:cpu_core|registers:regs" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/cpu.v Line: 66
Info (12128): Elaborating entity "extensor" for hierarchy "cpu:cpu_core|extensor:ext" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/cpu.v Line: 68
Info (12128): Elaborating entity "alu_control" for hierarchy "cpu:cpu_core|alu_control:AluControl" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/cpu.v Line: 70
Info (12128): Elaborating entity "mux_2" for hierarchy "cpu:cpu_core|mux_2:muxAlu" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/cpu.v Line: 72
Info (12128): Elaborating entity "alu" for hierarchy "cpu:cpu_core|alu:Alu" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/cpu.v Line: 74
Info (12128): Elaborating entity "stack_data" for hierarchy "cpu:cpu_core|stack_data:stack" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/cpu.v Line: 76
Info (12128): Elaborating entity "ram_data" for hierarchy "cpu:cpu_core|ram_data:ram" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/cpu.v Line: 78
Info (12128): Elaborating entity "hd_timer" for hierarchy "cpu:cpu_core|hd_timer:hdTimer" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/cpu.v Line: 80
Warning (10230): Verilog HDL assignment warning at hd_timer.v(26): truncated value with size 32 to match size of target (2) File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/HD/hd_timer.v Line: 26
Info (12128): Elaborating entity "hard_disk" for hierarchy "cpu:cpu_core|hard_disk:hd" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/cpu.v Line: 82
Info (12128): Elaborating entity "mux_jump" for hierarchy "cpu:cpu_core|mux_jump:muxJump" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/cpu.v Line: 84
Info (12128): Elaborating entity "branch_control" for hierarchy "cpu:cpu_core|branch_control:branchControl" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/cpu.v Line: 86
Info (12128): Elaborating entity "mux_4" for hierarchy "cpu:cpu_core|mux_4:muxPC" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/cpu.v Line: 88
Info (12128): Elaborating entity "in_module" for hierarchy "cpu:cpu_core|in_module:moduleIN" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/cpu.v Line: 90
Info (12128): Elaborating entity "out_module_control" for hierarchy "cpu:cpu_core|out_module_control:outControl" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/cpu.v Line: 92
Info (10264): Verilog HDL Case Statement information at out_module_control.v(9): all case item expressions in this case statement are onehot File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/IN_OUT/out_module_control.v Line: 9
Info (12128): Elaborating entity "out_module" for hierarchy "cpu:cpu_core|out_module:moduleOut" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/cpu.v Line: 94
Info (12128): Elaborating entity "two_complement_conversor" for hierarchy "cpu:cpu_core|out_module:moduleOut|two_complement_conversor:TCconversor" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/IN_OUT/out_module.v Line: 17
Info (12128): Elaborating entity "bcd_conversor" for hierarchy "cpu:cpu_core|out_module:moduleOut|bcd_conversor:BCDconcersor" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/IN_OUT/out_module.v Line: 21
Warning (10230): Verilog HDL assignment warning at bcd_conversor.v(43): truncated value with size 32 to match size of target (4) File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/Others/bcd_conversor.v Line: 43
Warning (10230): Verilog HDL assignment warning at bcd_conversor.v(41): truncated value with size 32 to match size of target (4) File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/Others/bcd_conversor.v Line: 41
Warning (10230): Verilog HDL assignment warning at bcd_conversor.v(39): truncated value with size 32 to match size of target (4) File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/Others/bcd_conversor.v Line: 39
Warning (10230): Verilog HDL assignment warning at bcd_conversor.v(37): truncated value with size 32 to match size of target (4) File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/Others/bcd_conversor.v Line: 37
Warning (10230): Verilog HDL assignment warning at bcd_conversor.v(35): truncated value with size 32 to match size of target (4) File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/Others/bcd_conversor.v Line: 35
Warning (10230): Verilog HDL assignment warning at bcd_conversor.v(33): truncated value with size 32 to match size of target (4) File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/Others/bcd_conversor.v Line: 33
Warning (10230): Verilog HDL assignment warning at bcd_conversor.v(31): truncated value with size 32 to match size of target (4) File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/Others/bcd_conversor.v Line: 31
Warning (10230): Verilog HDL assignment warning at bcd_conversor.v(29): truncated value with size 32 to match size of target (4) File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/Others/bcd_conversor.v Line: 29
Warning (10230): Verilog HDL assignment warning at bcd_conversor.v(27): truncated value with size 32 to match size of target (4) File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/Others/bcd_conversor.v Line: 27
Warning (10230): Verilog HDL assignment warning at bcd_conversor.v(25): truncated value with size 32 to match size of target (4) File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/Others/bcd_conversor.v Line: 25
Info (12128): Elaborating entity "display" for hierarchy "cpu:cpu_core|out_module:moduleOut|display:H0" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/IN_OUT/out_module.v Line: 32
Info (12128): Elaborating entity "mux_9" for hierarchy "cpu:cpu_core|mux_9:muxRS" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/cpu.v Line: 96
Info (12128): Elaborating entity "control_unit" for hierarchy "cpu:cpu_core|control_unit:UC" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/cpu.v Line: 98
Info (12128): Elaborating entity "lcd" for hierarchy "cpu:cpu_core|lcd:LCDmodule" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/cpu.v Line: 100
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "cpu:cpu_core|lcd:LCDmodule|Reset_Delay:r0" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/LCD/lcd.v Line: 28
Info (12128): Elaborating entity "LCD_Display" for hierarchy "cpu:cpu_core|lcd:LCDmodule|LCD_Display:u1" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/LCD/lcd.v Line: 53
Info (12128): Elaborating entity "LCD_display_string" for hierarchy "cpu:cpu_core|lcd:LCDmodule|LCD_Display:u1|LCD_display_string:u1" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/LCD/LCD_Display.v Line: 82
Info (12128): Elaborating entity "lcd_ram" for hierarchy "cpu:cpu_core|lcd_ram:LCDram" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/cpu.v Line: 102
Info (12128): Elaborating entity "interruptor" for hierarchy "cpu:cpu_core|interruptor:moduleIntr" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/cpu.v Line: 104
Info (12128): Elaborating entity "lcd_control" for hierarchy "cpu:cpu_core|lcd_control:LCDcontrol" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/cpu.v Line: 108
Info (12128): Elaborating entity "serial_communication" for hierarchy "cpu:cpu_core|serial_communication:SerialComm" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/cpu.v Line: 110
Warning (10230): Verilog HDL assignment warning at serial_communication.v(90): truncated value with size 32 to match size of target (1) File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/UART/serial_communication.v Line: 90
Info (12128): Elaborating entity "uart_control" for hierarchy "cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/UART/serial_communication.v Line: 62
Info (12128): Elaborating entity "uart_fifo" for hierarchy "cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/UART/uart_control.v Line: 63
Info (12128): Elaborating entity "dcfifo" for hierarchy "cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/UART/uart_fifo.v Line: 88
Info (12130): Elaborated megafunction instantiation "cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/UART/uart_fifo.v Line: 88
Info (12133): Instantiated megafunction "cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component" with the following parameter: File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/UART/uart_fifo.v Line: 88
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_npi1.tdf
    Info (12023): Found entity 1: dcfifo_npi1 File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/dcfifo_npi1.tdf Line: 40
Info (12128): Elaborating entity "dcfifo_npi1" for hierarchy "cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated" File: /opt/intelFPGA_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf
    Info (12023): Found entity 1: a_gray2bin_ugb File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/a_gray2bin_ugb.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_ugb" for hierarchy "cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/dcfifo_npi1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_t57.tdf
    Info (12023): Found entity 1: a_graycounter_t57 File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/a_graycounter_t57.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_t57" for hierarchy "cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_t57:rdptr_g1p" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/dcfifo_npi1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf
    Info (12023): Found entity 1: a_graycounter_pjc File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/a_graycounter_pjc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_pjc" for hierarchy "cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|a_graycounter_pjc:wrptr_g1p" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/dcfifo_npi1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fl41.tdf
    Info (12023): Found entity 1: altsyncram_fl41 File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/altsyncram_fl41.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_fl41" for hierarchy "cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/dcfifo_npi1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info (12023): Found entity 1: dffpipe_gd9 File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/dffpipe_gd9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_gd9" for hierarchy "cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|dffpipe_gd9:rs_brp" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/dcfifo_npi1.tdf Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_0ol File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/alt_synch_pipe_0ol.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_0ol" for hierarchy "cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/dcfifo_npi1.tdf Line: 67
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info (12023): Found entity 1: dffpipe_hd9 File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/dffpipe_hd9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_hd9" for hierarchy "cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/alt_synch_pipe_0ol.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_1ol File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/alt_synch_pipe_1ol.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_1ol" for hierarchy "cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/dcfifo_npi1.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf
    Info (12023): Found entity 1: dffpipe_id9 File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/dffpipe_id9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_id9" for hierarchy "cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/alt_synch_pipe_1ol.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf
    Info (12023): Found entity 1: cmpr_f66 File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/cmpr_f66.tdf Line: 22
Info (12128): Elaborating entity "cmpr_f66" for hierarchy "cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|cmpr_f66:rdempty_eq_comp" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/dcfifo_npi1.tdf Line: 72
Info (12128): Elaborating entity "async_transmitter" for hierarchy "cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|async_transmitter:tx" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/UART/uart_control.v Line: 89
Warning (10230): Verilog HDL assignment warning at async_transmitter.v(21): truncated value with size 32 to match size of target (17) File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/UART/async_transmitter.v Line: 21
Info (12128): Elaborating entity "async_receiver" for hierarchy "cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|async_receiver:rx" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/UART/uart_control.v Line: 152
Warning (10036): Verilog HDL or VHDL warning at async_receiver.v(85): object "RxD_data_error" assigned a value but never read File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/UART/async_receiver.v Line: 85
Warning (10230): Verilog HDL assignment warning at async_receiver.v(21): truncated value with size 32 to match size of target (17) File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/UART/async_receiver.v Line: 21
Info (12128): Elaborating entity "send_control" for hierarchy "cpu:cpu_core|send_control:sendControl" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/cpu.v Line: 112
Info (12128): Elaborating entity "recv_control" for hierarchy "cpu:cpu_core|recv_control:recvControl" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/cpu.v Line: 114
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|q_b[0]" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/altsyncram_fl41.tdf Line: 40
        Warning (14320): Synthesized away node "cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|q_b[1]" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/altsyncram_fl41.tdf Line: 70
        Warning (14320): Synthesized away node "cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|q_b[2]" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/altsyncram_fl41.tdf Line: 100
        Warning (14320): Synthesized away node "cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|q_b[3]" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/altsyncram_fl41.tdf Line: 130
        Warning (14320): Synthesized away node "cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|q_b[4]" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/altsyncram_fl41.tdf Line: 160
        Warning (14320): Synthesized away node "cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|q_b[5]" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/altsyncram_fl41.tdf Line: 190
        Warning (14320): Synthesized away node "cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|q_b[6]" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/altsyncram_fl41.tdf Line: 220
        Warning (14320): Synthesized away node "cpu:cpu_core|serial_communication:SerialComm|uart_control:UART0|uart_fifo:uart_fifo_tx|dcfifo:dcfifo_component|dcfifo_npi1:auto_generated|altsyncram_fl41:fifo_ram|q_b[7]" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/altsyncram_fl41.tdf Line: 250
Warning (276020): Inferred RAM node "cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "cpu:cpu_core|ram_data:ram|RAM_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "cpu:cpu_core|stack_data:stack|STACK_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "cpu:cpu_core|hard_disk:hd|HD_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 5 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "cpu:cpu_core|ram_inst:ramInstrucoes|RAM_INST_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "cpu:cpu_core|ram_data:ram|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 16384
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 16384
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "cpu:cpu_core|stack_data:stack|STACK_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 4097
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 4097
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "cpu:cpu_core|hard_disk:hd|HD_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 32768
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_B set to 32768
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/CPU_Project.ram0_hard_disk_417ebac3.hdl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "cpu:cpu_core|bios:biosInstrucoes|Mux29_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 29
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to CPU_Project.loop32i0.rtl.mif
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cpu:cpu_core|alu:Alu|Mult0" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/ALU/alu.v Line: 31
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "cpu:cpu_core|alu:Alu|Mod0" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/ALU/alu.v Line: 35
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "cpu:cpu_core|alu:Alu|Div0" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/ALU/alu.v Line: 32
Info (12130): Elaborated megafunction instantiation "cpu:cpu_core|ram_inst:ramInstrucoes|altsyncram:RAM_INST_rtl_0"
Info (12133): Instantiated megafunction "cpu:cpu_core|ram_inst:ramInstrucoes|altsyncram:RAM_INST_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_66h1.tdf
    Info (12023): Found entity 1: altsyncram_66h1 File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/altsyncram_66h1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "cpu:cpu_core|ram_data:ram|altsyncram:RAM_rtl_0"
Info (12133): Instantiated megafunction "cpu:cpu_core|ram_data:ram|altsyncram:RAM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "14"
    Info (12134): Parameter "NUMWORDS_A" = "16384"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "14"
    Info (12134): Parameter "NUMWORDS_B" = "16384"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mcd1.tdf
    Info (12023): Found entity 1: altsyncram_mcd1 File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/altsyncram_mcd1.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf
    Info (12023): Found entity 1: decode_jsa File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/decode_jsa.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf
    Info (12023): Found entity 1: decode_c8a File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/decode_c8a.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_gob.tdf
    Info (12023): Found entity 1: mux_gob File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/mux_gob.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "cpu:cpu_core|stack_data:stack|altsyncram:STACK_rtl_0"
Info (12133): Instantiated megafunction "cpu:cpu_core|stack_data:stack|altsyncram:STACK_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "4097"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "13"
    Info (12134): Parameter "NUMWORDS_B" = "4097"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g9d1.tdf
    Info (12023): Found entity 1: altsyncram_g9d1 File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/altsyncram_g9d1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "cpu:cpu_core|hard_disk:hd|altsyncram:HD_rtl_0"
Info (12133): Instantiated megafunction "cpu:cpu_core|hard_disk:hd|altsyncram:HD_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "32768"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "32768"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/CPU_Project.ram0_hard_disk_417ebac3.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mli1.tdf
    Info (12023): Found entity 1: altsyncram_mli1 File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/altsyncram_mli1.tdf Line: 33
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/CPU_Project.ram0_hard_disk_417ebac3.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /opt/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/CPU_Project.ram0_hard_disk_417ebac3.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /opt/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/CPU_Project.ram0_hard_disk_417ebac3.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /opt/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/CPU_Project.ram0_hard_disk_417ebac3.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /opt/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/CPU_Project.ram0_hard_disk_417ebac3.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /opt/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/CPU_Project.ram0_hard_disk_417ebac3.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /opt/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/CPU_Project.ram0_hard_disk_417ebac3.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /opt/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/CPU_Project.ram0_hard_disk_417ebac3.hdl.mif" contains "don't care" values -- overwriting them with 0s File: /opt/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_msa.tdf
    Info (12023): Found entity 1: decode_msa File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/decode_msa.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf
    Info (12023): Found entity 1: decode_f8a File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/decode_f8a.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_job.tdf
    Info (12023): Found entity 1: mux_job File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/mux_job.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "cpu:cpu_core|bios:biosInstrucoes|altsyncram:Mux29_rtl_0"
Info (12133): Instantiated megafunction "cpu:cpu_core|bios:biosInstrucoes|altsyncram:Mux29_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "29"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "CPU_Project.loop32i0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cvv.tdf
    Info (12023): Found entity 1: altsyncram_cvv File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/altsyncram_cvv.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "cpu:cpu_core|alu:Alu|lpm_mult:Mult0" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/ALU/alu.v Line: 31
Info (12133): Instantiated megafunction "cpu:cpu_core|alu:Alu|lpm_mult:Mult0" with the following parameter: File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/ALU/alu.v Line: 31
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/mult_7dt.tdf Line: 30
Info (12130): Elaborated megafunction instantiation "cpu:cpu_core|alu:Alu|lpm_divide:Mod0" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/ALU/alu.v Line: 35
Info (12133): Instantiated megafunction "cpu:cpu_core|alu:Alu|lpm_divide:Mod0" with the following parameter: File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/ALU/alu.v Line: 35
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf
    Info (12023): Found entity 1: lpm_divide_kcm File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/lpm_divide_kcm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/sign_div_unsign_9nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf
    Info (12023): Found entity 1: alt_u_div_6af File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/alt_u_div_6af.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/add_sub_7pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/add_sub_8pc.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "cpu:cpu_core|alu:Alu|lpm_divide:Div0" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/ALU/alu.v Line: 32
Info (12133): Instantiated megafunction "cpu:cpu_core|alu:Alu|lpm_divide:Div0" with the following parameter: File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/ALU/alu.v Line: 32
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf
    Info (12023): Found entity 1: lpm_divide_hkm File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/lpm_divide_hkm.tdf Line: 24
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "cpu:cpu_core|alu:Alu|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/mult_7dt.tdf Line: 66
        Warning (14320): Synthesized away node "cpu:cpu_core|alu:Alu|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/mult_7dt.tdf Line: 90
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 84 buffer(s)
    Info (13019): Ignored 84 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/db/a_graycounter_t57.tdf Line: 32
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "cpu:cpu_core|lcd:LCDmodule|LCD_Display:u1|DATA_BUS[0]~synth" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/LCD/LCD_Display.v Line: 43
    Warning (13010): Node "cpu:cpu_core|lcd:LCDmodule|LCD_Display:u1|DATA_BUS[1]~synth" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/LCD/LCD_Display.v Line: 43
    Warning (13010): Node "cpu:cpu_core|lcd:LCDmodule|LCD_Display:u1|DATA_BUS[2]~synth" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/LCD/LCD_Display.v Line: 43
    Warning (13010): Node "cpu:cpu_core|lcd:LCDmodule|LCD_Display:u1|DATA_BUS[3]~synth" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/LCD/LCD_Display.v Line: 43
    Warning (13010): Node "cpu:cpu_core|lcd:LCDmodule|LCD_Display:u1|DATA_BUS[4]~synth" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/LCD/LCD_Display.v Line: 43
    Warning (13010): Node "cpu:cpu_core|lcd:LCDmodule|LCD_Display:u1|DATA_BUS[5]~synth" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/LCD/LCD_Display.v Line: 43
    Warning (13010): Node "cpu:cpu_core|lcd:LCDmodule|LCD_Display:u1|DATA_BUS[6]~synth" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/LCD/LCD_Display.v Line: 43
    Warning (13010): Node "cpu:cpu_core|lcd:LCDmodule|LCD_Display:u1|DATA_BUS[7]~synth" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/modulos/LCD/LCD_Display.v Line: 43
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX7[0]" is stuck at VCC File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/loop32i.v Line: 5
    Warning (13410): Pin "HEX7[1]" is stuck at VCC File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/loop32i.v Line: 5
    Warning (13410): Pin "HEX7[2]" is stuck at VCC File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/loop32i.v Line: 5
    Warning (13410): Pin "HEX7[3]" is stuck at VCC File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/loop32i.v Line: 5
    Warning (13410): Pin "HEX7[4]" is stuck at VCC File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/loop32i.v Line: 5
    Warning (13410): Pin "HEX7[5]" is stuck at VCC File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/loop32i.v Line: 5
    Warning (13410): Pin "LCD_ON" is stuck at VCC File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/loop32i.v Line: 9
    Warning (13410): Pin "LCD_BLON" is stuck at VCC File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/loop32i.v Line: 9
    Warning (13410): Pin "LCD_RW" is stuck at GND File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/loop32i.v Line: 9
Info (286030): Timing-Driven Synthesis is running
Info (17049): 119 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/output_files/CPU_Project.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "UART_TX" File: /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/loop32i.v Line: 12
Info (21057): Implemented 9462 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 26 input pins
    Info (21059): Implemented 65 output pins
    Info (21060): Implemented 8 bidirectional pins
    Info (21061): Implemented 9064 logic cells
    Info (21064): Implemented 293 RAM segments
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 68 warnings
    Info: Peak virtual memory: 1135 megabytes
    Info: Processing ended: Thu May 16 20:29:49 2019
    Info: Elapsed time: 00:03:49
    Info: Total CPU time (on all processors): 00:04:15


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/igor/Dropbox/Documentos/UNIFESP/ECOMP/9o_semestre/Lab Redes/CPU/aoc_cpu_beta/output_files/CPU_Project.map.smsg.


