// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "01/17/2022 22:35:46"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Zeus_Processor (
	clock_FPGA,
	entrada,
	confirma_bt,
	PC,
	instrucao,
	ALu_out,
	escrever_dados,
	novo_escrever_dados,
	Rs,
	Rt,
	Rd,
	mem_dados_out,
	sys_clock,
	RegDst,
	RegWrite,
	ALUSrc,
	ALUOp,
	PCSrc,
	MemWrite,
	MemRead,
	MemToReg,
	print_out,
	ler_da_entrada,
	confirma_entrada,
	print_dados);
input 	clock_FPGA;
input 	[15:0] entrada;
input 	confirma_bt;
output 	[31:0] PC;
output 	[31:0] instrucao;
output 	[31:0] ALu_out;
output 	[31:0] escrever_dados;
output 	[31:0] novo_escrever_dados;
output 	[31:0] Rs;
output 	[31:0] Rt;
output 	[31:0] Rd;
output 	[31:0] mem_dados_out;
output 	sys_clock;
output 	RegDst;
output 	RegWrite;
output 	ALUSrc;
output 	ALUOp;
output 	PCSrc;
output 	MemWrite;
output 	MemRead;
output 	MemToReg;
output 	print_out;
output 	ler_da_entrada;
output 	confirma_entrada;
output 	[31:0] print_dados;

// Design Ports Information
// PC[0]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[1]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[2]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[3]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[4]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[5]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[6]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[7]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[8]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[9]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[10]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[11]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[12]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[13]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[14]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[15]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[16]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[17]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[18]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[19]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[20]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[21]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[22]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[23]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[24]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[25]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[26]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[27]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[28]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[29]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[30]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[31]	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucao[0]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucao[1]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucao[2]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucao[3]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucao[4]	=>  Location: PIN_AD8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucao[5]	=>  Location: PIN_AE2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucao[6]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucao[7]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucao[8]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucao[9]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucao[10]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucao[11]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucao[12]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucao[13]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucao[14]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucao[15]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucao[16]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucao[17]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucao[18]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucao[19]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucao[20]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucao[21]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucao[22]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucao[23]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucao[24]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucao[25]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucao[26]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucao[27]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucao[28]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucao[29]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucao[30]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instrucao[31]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALu_out[0]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALu_out[1]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALu_out[2]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALu_out[3]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALu_out[4]	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALu_out[5]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALu_out[6]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALu_out[7]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALu_out[8]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALu_out[9]	=>  Location: PIN_E26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALu_out[10]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALu_out[11]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALu_out[12]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALu_out[13]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALu_out[14]	=>  Location: PIN_V26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALu_out[15]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALu_out[16]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALu_out[17]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALu_out[18]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALu_out[19]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALu_out[20]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALu_out[21]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALu_out[22]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALu_out[23]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALu_out[24]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALu_out[25]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALu_out[26]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALu_out[27]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALu_out[28]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALu_out[29]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALu_out[30]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALu_out[31]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// escrever_dados[0]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// escrever_dados[1]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// escrever_dados[2]	=>  Location: PIN_D28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// escrever_dados[3]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// escrever_dados[4]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// escrever_dados[5]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// escrever_dados[6]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// escrever_dados[7]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// escrever_dados[8]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// escrever_dados[9]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// escrever_dados[10]	=>  Location: PIN_K3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// escrever_dados[11]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// escrever_dados[12]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// escrever_dados[13]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// escrever_dados[14]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// escrever_dados[15]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// escrever_dados[16]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// escrever_dados[17]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// escrever_dados[18]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// escrever_dados[19]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// escrever_dados[20]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// escrever_dados[21]	=>  Location: PIN_H25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// escrever_dados[22]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// escrever_dados[23]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// escrever_dados[24]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// escrever_dados[25]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// escrever_dados[26]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// escrever_dados[27]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// escrever_dados[28]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// escrever_dados[29]	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// escrever_dados[30]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// escrever_dados[31]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// novo_escrever_dados[0]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// novo_escrever_dados[1]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// novo_escrever_dados[2]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// novo_escrever_dados[3]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// novo_escrever_dados[4]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// novo_escrever_dados[5]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// novo_escrever_dados[6]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// novo_escrever_dados[7]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// novo_escrever_dados[8]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// novo_escrever_dados[9]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// novo_escrever_dados[10]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// novo_escrever_dados[11]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// novo_escrever_dados[12]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// novo_escrever_dados[13]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// novo_escrever_dados[14]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// novo_escrever_dados[15]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// novo_escrever_dados[16]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// novo_escrever_dados[17]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// novo_escrever_dados[18]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// novo_escrever_dados[19]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// novo_escrever_dados[20]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// novo_escrever_dados[21]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// novo_escrever_dados[22]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// novo_escrever_dados[23]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// novo_escrever_dados[24]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// novo_escrever_dados[25]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// novo_escrever_dados[26]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// novo_escrever_dados[27]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// novo_escrever_dados[28]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// novo_escrever_dados[29]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// novo_escrever_dados[30]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// novo_escrever_dados[31]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rs[0]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rs[1]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rs[2]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rs[3]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rs[4]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rs[5]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rs[6]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rs[7]	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rs[8]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rs[9]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rs[10]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rs[11]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rs[12]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rs[13]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rs[14]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rs[15]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rs[16]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rs[17]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rs[18]	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rs[19]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rs[20]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rs[21]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rs[22]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rs[23]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rs[24]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rs[25]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rs[26]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rs[27]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rs[28]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rs[29]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rs[30]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rs[31]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rt[0]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rt[1]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rt[2]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rt[3]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rt[4]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rt[5]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rt[6]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rt[7]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rt[8]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rt[9]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rt[10]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rt[11]	=>  Location: PIN_AC2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rt[12]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rt[13]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rt[14]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rt[15]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rt[16]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rt[17]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rt[18]	=>  Location: PIN_C27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rt[19]	=>  Location: PIN_H26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rt[20]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rt[21]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rt[22]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rt[23]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rt[24]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rt[25]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rt[26]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rt[27]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rt[28]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rt[29]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rt[30]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rt[31]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rd[0]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rd[1]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rd[2]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rd[3]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rd[4]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rd[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rd[6]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rd[7]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rd[8]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rd[9]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rd[10]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rd[11]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rd[12]	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rd[13]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rd[14]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rd[15]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rd[16]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rd[17]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rd[18]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rd[19]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rd[20]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rd[21]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rd[22]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rd[23]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rd[24]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rd[25]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rd[26]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rd[27]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rd[28]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rd[29]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rd[30]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rd[31]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dados_out[0]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dados_out[1]	=>  Location: PIN_D27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dados_out[2]	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dados_out[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dados_out[4]	=>  Location: PIN_E28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dados_out[5]	=>  Location: PIN_J24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dados_out[6]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dados_out[7]	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dados_out[8]	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dados_out[9]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dados_out[10]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dados_out[11]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dados_out[12]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dados_out[13]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dados_out[14]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dados_out[15]	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dados_out[16]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dados_out[17]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dados_out[18]	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dados_out[19]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dados_out[20]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dados_out[21]	=>  Location: PIN_K4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dados_out[22]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dados_out[23]	=>  Location: PIN_F26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dados_out[24]	=>  Location: PIN_U5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dados_out[25]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dados_out[26]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dados_out[27]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dados_out[28]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dados_out[29]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dados_out[30]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dados_out[31]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sys_clock	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RegDst	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RegWrite	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUSrc	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUOp	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCSrc	=>  Location: PIN_F28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemWrite	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemRead	=>  Location: PIN_D26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MemToReg	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// print_out	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ler_da_entrada	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// confirma_entrada	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// print_dados[0]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// print_dados[1]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// print_dados[2]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// print_dados[3]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// print_dados[4]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// print_dados[5]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// print_dados[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// print_dados[7]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// print_dados[8]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// print_dados[9]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// print_dados[10]	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// print_dados[11]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// print_dados[12]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// print_dados[13]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// print_dados[14]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// print_dados[15]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// print_dados[16]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// print_dados[17]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// print_dados[18]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// print_dados[19]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// print_dados[20]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// print_dados[21]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// print_dados[22]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// print_dados[23]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// print_dados[24]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// print_dados[25]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// print_dados[26]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// print_dados[27]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// print_dados[28]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// print_dados[29]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// print_dados[30]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// print_dados[31]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada[0]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada[1]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada[2]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada[3]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada[4]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada[5]	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada[6]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada[7]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada[8]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada[9]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada[10]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada[11]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada[12]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada[13]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada[14]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada[15]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock_FPGA	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// confirma_bt	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \PC[0]~output_o ;
wire \PC[1]~output_o ;
wire \PC[2]~output_o ;
wire \PC[3]~output_o ;
wire \PC[4]~output_o ;
wire \PC[5]~output_o ;
wire \PC[6]~output_o ;
wire \PC[7]~output_o ;
wire \PC[8]~output_o ;
wire \PC[9]~output_o ;
wire \PC[10]~output_o ;
wire \PC[11]~output_o ;
wire \PC[12]~output_o ;
wire \PC[13]~output_o ;
wire \PC[14]~output_o ;
wire \PC[15]~output_o ;
wire \PC[16]~output_o ;
wire \PC[17]~output_o ;
wire \PC[18]~output_o ;
wire \PC[19]~output_o ;
wire \PC[20]~output_o ;
wire \PC[21]~output_o ;
wire \PC[22]~output_o ;
wire \PC[23]~output_o ;
wire \PC[24]~output_o ;
wire \PC[25]~output_o ;
wire \PC[26]~output_o ;
wire \PC[27]~output_o ;
wire \PC[28]~output_o ;
wire \PC[29]~output_o ;
wire \PC[30]~output_o ;
wire \PC[31]~output_o ;
wire \instrucao[0]~output_o ;
wire \instrucao[1]~output_o ;
wire \instrucao[2]~output_o ;
wire \instrucao[3]~output_o ;
wire \instrucao[4]~output_o ;
wire \instrucao[5]~output_o ;
wire \instrucao[6]~output_o ;
wire \instrucao[7]~output_o ;
wire \instrucao[8]~output_o ;
wire \instrucao[9]~output_o ;
wire \instrucao[10]~output_o ;
wire \instrucao[11]~output_o ;
wire \instrucao[12]~output_o ;
wire \instrucao[13]~output_o ;
wire \instrucao[14]~output_o ;
wire \instrucao[15]~output_o ;
wire \instrucao[16]~output_o ;
wire \instrucao[17]~output_o ;
wire \instrucao[18]~output_o ;
wire \instrucao[19]~output_o ;
wire \instrucao[20]~output_o ;
wire \instrucao[21]~output_o ;
wire \instrucao[22]~output_o ;
wire \instrucao[23]~output_o ;
wire \instrucao[24]~output_o ;
wire \instrucao[25]~output_o ;
wire \instrucao[26]~output_o ;
wire \instrucao[27]~output_o ;
wire \instrucao[28]~output_o ;
wire \instrucao[29]~output_o ;
wire \instrucao[30]~output_o ;
wire \instrucao[31]~output_o ;
wire \ALu_out[0]~output_o ;
wire \ALu_out[1]~output_o ;
wire \ALu_out[2]~output_o ;
wire \ALu_out[3]~output_o ;
wire \ALu_out[4]~output_o ;
wire \ALu_out[5]~output_o ;
wire \ALu_out[6]~output_o ;
wire \ALu_out[7]~output_o ;
wire \ALu_out[8]~output_o ;
wire \ALu_out[9]~output_o ;
wire \ALu_out[10]~output_o ;
wire \ALu_out[11]~output_o ;
wire \ALu_out[12]~output_o ;
wire \ALu_out[13]~output_o ;
wire \ALu_out[14]~output_o ;
wire \ALu_out[15]~output_o ;
wire \ALu_out[16]~output_o ;
wire \ALu_out[17]~output_o ;
wire \ALu_out[18]~output_o ;
wire \ALu_out[19]~output_o ;
wire \ALu_out[20]~output_o ;
wire \ALu_out[21]~output_o ;
wire \ALu_out[22]~output_o ;
wire \ALu_out[23]~output_o ;
wire \ALu_out[24]~output_o ;
wire \ALu_out[25]~output_o ;
wire \ALu_out[26]~output_o ;
wire \ALu_out[27]~output_o ;
wire \ALu_out[28]~output_o ;
wire \ALu_out[29]~output_o ;
wire \ALu_out[30]~output_o ;
wire \ALu_out[31]~output_o ;
wire \escrever_dados[0]~output_o ;
wire \escrever_dados[1]~output_o ;
wire \escrever_dados[2]~output_o ;
wire \escrever_dados[3]~output_o ;
wire \escrever_dados[4]~output_o ;
wire \escrever_dados[5]~output_o ;
wire \escrever_dados[6]~output_o ;
wire \escrever_dados[7]~output_o ;
wire \escrever_dados[8]~output_o ;
wire \escrever_dados[9]~output_o ;
wire \escrever_dados[10]~output_o ;
wire \escrever_dados[11]~output_o ;
wire \escrever_dados[12]~output_o ;
wire \escrever_dados[13]~output_o ;
wire \escrever_dados[14]~output_o ;
wire \escrever_dados[15]~output_o ;
wire \escrever_dados[16]~output_o ;
wire \escrever_dados[17]~output_o ;
wire \escrever_dados[18]~output_o ;
wire \escrever_dados[19]~output_o ;
wire \escrever_dados[20]~output_o ;
wire \escrever_dados[21]~output_o ;
wire \escrever_dados[22]~output_o ;
wire \escrever_dados[23]~output_o ;
wire \escrever_dados[24]~output_o ;
wire \escrever_dados[25]~output_o ;
wire \escrever_dados[26]~output_o ;
wire \escrever_dados[27]~output_o ;
wire \escrever_dados[28]~output_o ;
wire \escrever_dados[29]~output_o ;
wire \escrever_dados[30]~output_o ;
wire \escrever_dados[31]~output_o ;
wire \novo_escrever_dados[0]~output_o ;
wire \novo_escrever_dados[1]~output_o ;
wire \novo_escrever_dados[2]~output_o ;
wire \novo_escrever_dados[3]~output_o ;
wire \novo_escrever_dados[4]~output_o ;
wire \novo_escrever_dados[5]~output_o ;
wire \novo_escrever_dados[6]~output_o ;
wire \novo_escrever_dados[7]~output_o ;
wire \novo_escrever_dados[8]~output_o ;
wire \novo_escrever_dados[9]~output_o ;
wire \novo_escrever_dados[10]~output_o ;
wire \novo_escrever_dados[11]~output_o ;
wire \novo_escrever_dados[12]~output_o ;
wire \novo_escrever_dados[13]~output_o ;
wire \novo_escrever_dados[14]~output_o ;
wire \novo_escrever_dados[15]~output_o ;
wire \novo_escrever_dados[16]~output_o ;
wire \novo_escrever_dados[17]~output_o ;
wire \novo_escrever_dados[18]~output_o ;
wire \novo_escrever_dados[19]~output_o ;
wire \novo_escrever_dados[20]~output_o ;
wire \novo_escrever_dados[21]~output_o ;
wire \novo_escrever_dados[22]~output_o ;
wire \novo_escrever_dados[23]~output_o ;
wire \novo_escrever_dados[24]~output_o ;
wire \novo_escrever_dados[25]~output_o ;
wire \novo_escrever_dados[26]~output_o ;
wire \novo_escrever_dados[27]~output_o ;
wire \novo_escrever_dados[28]~output_o ;
wire \novo_escrever_dados[29]~output_o ;
wire \novo_escrever_dados[30]~output_o ;
wire \novo_escrever_dados[31]~output_o ;
wire \Rs[0]~output_o ;
wire \Rs[1]~output_o ;
wire \Rs[2]~output_o ;
wire \Rs[3]~output_o ;
wire \Rs[4]~output_o ;
wire \Rs[5]~output_o ;
wire \Rs[6]~output_o ;
wire \Rs[7]~output_o ;
wire \Rs[8]~output_o ;
wire \Rs[9]~output_o ;
wire \Rs[10]~output_o ;
wire \Rs[11]~output_o ;
wire \Rs[12]~output_o ;
wire \Rs[13]~output_o ;
wire \Rs[14]~output_o ;
wire \Rs[15]~output_o ;
wire \Rs[16]~output_o ;
wire \Rs[17]~output_o ;
wire \Rs[18]~output_o ;
wire \Rs[19]~output_o ;
wire \Rs[20]~output_o ;
wire \Rs[21]~output_o ;
wire \Rs[22]~output_o ;
wire \Rs[23]~output_o ;
wire \Rs[24]~output_o ;
wire \Rs[25]~output_o ;
wire \Rs[26]~output_o ;
wire \Rs[27]~output_o ;
wire \Rs[28]~output_o ;
wire \Rs[29]~output_o ;
wire \Rs[30]~output_o ;
wire \Rs[31]~output_o ;
wire \Rt[0]~output_o ;
wire \Rt[1]~output_o ;
wire \Rt[2]~output_o ;
wire \Rt[3]~output_o ;
wire \Rt[4]~output_o ;
wire \Rt[5]~output_o ;
wire \Rt[6]~output_o ;
wire \Rt[7]~output_o ;
wire \Rt[8]~output_o ;
wire \Rt[9]~output_o ;
wire \Rt[10]~output_o ;
wire \Rt[11]~output_o ;
wire \Rt[12]~output_o ;
wire \Rt[13]~output_o ;
wire \Rt[14]~output_o ;
wire \Rt[15]~output_o ;
wire \Rt[16]~output_o ;
wire \Rt[17]~output_o ;
wire \Rt[18]~output_o ;
wire \Rt[19]~output_o ;
wire \Rt[20]~output_o ;
wire \Rt[21]~output_o ;
wire \Rt[22]~output_o ;
wire \Rt[23]~output_o ;
wire \Rt[24]~output_o ;
wire \Rt[25]~output_o ;
wire \Rt[26]~output_o ;
wire \Rt[27]~output_o ;
wire \Rt[28]~output_o ;
wire \Rt[29]~output_o ;
wire \Rt[30]~output_o ;
wire \Rt[31]~output_o ;
wire \Rd[0]~output_o ;
wire \Rd[1]~output_o ;
wire \Rd[2]~output_o ;
wire \Rd[3]~output_o ;
wire \Rd[4]~output_o ;
wire \Rd[5]~output_o ;
wire \Rd[6]~output_o ;
wire \Rd[7]~output_o ;
wire \Rd[8]~output_o ;
wire \Rd[9]~output_o ;
wire \Rd[10]~output_o ;
wire \Rd[11]~output_o ;
wire \Rd[12]~output_o ;
wire \Rd[13]~output_o ;
wire \Rd[14]~output_o ;
wire \Rd[15]~output_o ;
wire \Rd[16]~output_o ;
wire \Rd[17]~output_o ;
wire \Rd[18]~output_o ;
wire \Rd[19]~output_o ;
wire \Rd[20]~output_o ;
wire \Rd[21]~output_o ;
wire \Rd[22]~output_o ;
wire \Rd[23]~output_o ;
wire \Rd[24]~output_o ;
wire \Rd[25]~output_o ;
wire \Rd[26]~output_o ;
wire \Rd[27]~output_o ;
wire \Rd[28]~output_o ;
wire \Rd[29]~output_o ;
wire \Rd[30]~output_o ;
wire \Rd[31]~output_o ;
wire \mem_dados_out[0]~output_o ;
wire \mem_dados_out[1]~output_o ;
wire \mem_dados_out[2]~output_o ;
wire \mem_dados_out[3]~output_o ;
wire \mem_dados_out[4]~output_o ;
wire \mem_dados_out[5]~output_o ;
wire \mem_dados_out[6]~output_o ;
wire \mem_dados_out[7]~output_o ;
wire \mem_dados_out[8]~output_o ;
wire \mem_dados_out[9]~output_o ;
wire \mem_dados_out[10]~output_o ;
wire \mem_dados_out[11]~output_o ;
wire \mem_dados_out[12]~output_o ;
wire \mem_dados_out[13]~output_o ;
wire \mem_dados_out[14]~output_o ;
wire \mem_dados_out[15]~output_o ;
wire \mem_dados_out[16]~output_o ;
wire \mem_dados_out[17]~output_o ;
wire \mem_dados_out[18]~output_o ;
wire \mem_dados_out[19]~output_o ;
wire \mem_dados_out[20]~output_o ;
wire \mem_dados_out[21]~output_o ;
wire \mem_dados_out[22]~output_o ;
wire \mem_dados_out[23]~output_o ;
wire \mem_dados_out[24]~output_o ;
wire \mem_dados_out[25]~output_o ;
wire \mem_dados_out[26]~output_o ;
wire \mem_dados_out[27]~output_o ;
wire \mem_dados_out[28]~output_o ;
wire \mem_dados_out[29]~output_o ;
wire \mem_dados_out[30]~output_o ;
wire \mem_dados_out[31]~output_o ;
wire \sys_clock~output_o ;
wire \RegDst~output_o ;
wire \RegWrite~output_o ;
wire \ALUSrc~output_o ;
wire \ALUOp~output_o ;
wire \PCSrc~output_o ;
wire \MemWrite~output_o ;
wire \MemRead~output_o ;
wire \MemToReg~output_o ;
wire \print_out~output_o ;
wire \ler_da_entrada~output_o ;
wire \confirma_entrada~output_o ;
wire \print_dados[0]~output_o ;
wire \print_dados[1]~output_o ;
wire \print_dados[2]~output_o ;
wire \print_dados[3]~output_o ;
wire \print_dados[4]~output_o ;
wire \print_dados[5]~output_o ;
wire \print_dados[6]~output_o ;
wire \print_dados[7]~output_o ;
wire \print_dados[8]~output_o ;
wire \print_dados[9]~output_o ;
wire \print_dados[10]~output_o ;
wire \print_dados[11]~output_o ;
wire \print_dados[12]~output_o ;
wire \print_dados[13]~output_o ;
wire \print_dados[14]~output_o ;
wire \print_dados[15]~output_o ;
wire \print_dados[16]~output_o ;
wire \print_dados[17]~output_o ;
wire \print_dados[18]~output_o ;
wire \print_dados[19]~output_o ;
wire \print_dados[20]~output_o ;
wire \print_dados[21]~output_o ;
wire \print_dados[22]~output_o ;
wire \print_dados[23]~output_o ;
wire \print_dados[24]~output_o ;
wire \print_dados[25]~output_o ;
wire \print_dados[26]~output_o ;
wire \print_dados[27]~output_o ;
wire \print_dados[28]~output_o ;
wire \print_dados[29]~output_o ;
wire \print_dados[30]~output_o ;
wire \print_dados[31]~output_o ;
wire \confirma_bt~input_o ;
wire \Program_counter_0|PC_mais_1[3]~39 ;
wire \Program_counter_0|PC_mais_1[4]~40_combout ;
wire \mux_PC_ou_Desvio|out[4]~4_combout ;
wire \Program_counter_0|PC_mais_1[4]~41 ;
wire \Program_counter_0|PC_mais_1[5]~42_combout ;
wire \mux_PC_ou_Desvio|out[5]~5_combout ;
wire \Program_counter_0|PC_mais_1[5]~43 ;
wire \Program_counter_0|PC_mais_1[6]~44_combout ;
wire \mux_PC_ou_Desvio|out[6]~6_combout ;
wire \Program_counter_0|PC_mais_1[6]~45 ;
wire \Program_counter_0|PC_mais_1[7]~46_combout ;
wire \mem_instru|rom~8197_combout ;
wire \mem_instru|rom~8198_combout ;
wire \mux_PC_ou_Desvio|out[7]~7_combout ;
wire \mem_instru|rom~8193_combout ;
wire \mem_instru|rom~8192_combout ;
wire \mem_instru|rom~8194_combout ;
wire \mux_PC_ou_Desvio|out[0]~0_combout ;
wire \Program_counter_0|PC_mais_1[0]~33 ;
wire \Program_counter_0|PC_mais_1[1]~35 ;
wire \Program_counter_0|PC_mais_1[2]~37 ;
wire \Program_counter_0|PC_mais_1[3]~38_combout ;
wire \mux_PC_ou_Desvio|out[3]~3_combout ;
wire \mem_instru|rom~8217_combout ;
wire \mem_instru|rom~8218_combout ;
wire \mem_instru|rom~8213_combout ;
wire \mem_instru|rom~8214_combout ;
wire \mem_instru|rom~8215_combout ;
wire \mem_instru|rom~8216_combout ;
wire \control_unit|Decoder0~0_combout ;
wire \control_unit|WideOr4~0_combout ;
wire \alu_controle|Controle[2]~0_combout ;
wire \mem_instru|rom~8203_combout ;
wire \mem_instru|rom~8204_combout ;
wire \mux5|out[3]~0_combout ;
wire \mem_instru|rom~8209_combout ;
wire \mem_instru|rom~8210_combout ;
wire \control_unit|WideOr0~0_combout ;
wire \banco_registers|Mux0~2_combout ;
wire \mem_instru|rom~8199_combout ;
wire \mem_instru|rom~8200_combout ;
wire \mux5|out[0]~2_combout ;
wire \mem_instru|rom~8205_combout ;
wire \mem_instru|rom~8206_combout ;
wire \mem_instru|rom~8201_combout ;
wire \mem_instru|rom~8202_combout ;
wire \mux5|out[1]~1_combout ;
wire \mem_instru|rom~8207_combout ;
wire \mem_instru|rom~8208_combout ;
wire \banco_registers|Mux0~0_combout ;
wire \banco_registers|Mux0~1_combout ;
wire \banco_registers|Mux0~3_combout ;
wire \control_unit|Decoder0~3_combout ;
wire \clock_FPGA~input_o ;
wire \clock_FPGA~inputclkctrl_outclk ;
wire \control_unit|Decoder0~1_combout ;
wire \banco_registers|Mux32~1_combout ;
wire \banco_registers|Mux32~2_combout ;
wire \control_unit|Decoder0~2_combout ;
wire \entrada[1]~input_o ;
wire \banco_registers|Mux32~0_combout ;
wire \entrada[6]~input_o ;
wire \control_unit|WideOr1~0_combout ;
wire \banco_registers|Mux32~25_combout ;
wire \entrada[8]~input_o ;
wire \mux_ULA|out[11]~11_combout ;
wire \entrada[12]~input_o ;
wire \entrada[14]~input_o ;
wire \entrada[10]~input_o ;
wire \banco_registers|registers_rtl_0|auto_generated|ram_block1a14 ;
wire \banco_registers|Mux32~43_combout ;
wire \banco_registers|Mux32~44_combout ;
wire \banco_registers|registers_rtl_0|auto_generated|ram_block1a12 ;
wire \banco_registers|Mux32~45_combout ;
wire \banco_registers|registers_rtl_0|auto_generated|ram_block1a11 ;
wire \banco_registers|Mux32~46_combout ;
wire \banco_registers|registers_rtl_0|auto_generated|ram_block1a10 ;
wire \banco_registers|Mux32~47_combout ;
wire \banco_registers|registers_rtl_0|auto_generated|ram_block1a9 ;
wire \banco_registers|Mux32~48_combout ;
wire \banco_registers|registers_rtl_0|auto_generated|ram_block1a8 ;
wire \banco_registers|Mux32~49_combout ;
wire \banco_registers|Mux32~50_combout ;
wire \banco_registers|registers_rtl_0|auto_generated|ram_block1a6 ;
wire \banco_registers|Mux32~51_combout ;
wire \banco_registers|registers_rtl_0|auto_generated|ram_block1a5 ;
wire \banco_registers|Mux32~52_combout ;
wire \banco_registers|registers_rtl_0|auto_generated|ram_block1a4 ;
wire \banco_registers|Mux32~53_combout ;
wire \banco_registers|registers_rtl_0|auto_generated|ram_block1a3 ;
wire \banco_registers|Mux32~54_combout ;
wire \banco_registers|registers_rtl_0|auto_generated|ram_block1a2 ;
wire \banco_registers|Mux32~55_combout ;
wire \banco_registers|registers_rtl_0|auto_generated|ram_block1a1 ;
wire \banco_registers|Mux32~56_combout ;
wire \banco_registers|registers_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \banco_registers|Mux32~57_combout ;
wire \Mem_dados|ram_rtl_0|auto_generated|ram_block1a3 ;
wire \mux_mem_dados|out[3]~3_combout ;
wire \entrada[3]~input_o ;
wire \comb_7|out[3]~3_combout ;
wire \banco_registers|registers_rtl_0|auto_generated|ram_block1a15 ;
wire \banco_registers|Mux32~42_combout ;
wire \Mem_dados|ram_rtl_0|auto_generated|ram_block1a9 ;
wire \banco_registers|Mux32~21_combout ;
wire \mux_ULA|out[9]~9_combout ;
wire \banco_registers|registers_rtl_1|auto_generated|ram_block1a22 ;
wire \banco_registers|Mux0~13_combout ;
wire \banco_registers|registers_rtl_1|auto_generated|ram_block1a23 ;
wire \banco_registers|Mux0~12_combout ;
wire \banco_registers|registers_rtl_0|auto_generated|ram_block1a23 ;
wire \banco_registers|Mux32~20_combout ;
wire \mux_ULA|out[8]~8_combout ;
wire \banco_registers|registers_rtl_1|auto_generated|ram_block1a24 ;
wire \banco_registers|Mux0~11_combout ;
wire \banco_registers|registers_rtl_1|auto_generated|ram_block1a25 ;
wire \banco_registers|Mux0~10_combout ;
wire \banco_registers|registers_rtl_1|auto_generated|ram_block1a26 ;
wire \banco_registers|Mux0~9_combout ;
wire \banco_registers|registers_rtl_1|auto_generated|ram_block1a27 ;
wire \banco_registers|Mux0~8_combout ;
wire \banco_registers|Mux32~9_combout ;
wire \mux_ULA|out[3]~3_combout ;
wire \banco_registers|registers_rtl_1|auto_generated|ram_block1a29 ;
wire \banco_registers|Mux0~6_combout ;
wire \banco_registers|registers_rtl_1|auto_generated|ram_block1a30 ;
wire \banco_registers|Mux0~5_combout ;
wire \banco_registers|registers_rtl_0|auto_generated|ram_block1a31 ;
wire \banco_registers|Mux32~4_combout ;
wire \mux_ULA|out[0]~0_combout ;
wire \ALU_0|Add0~1 ;
wire \ALU_0|Add0~3 ;
wire \ALU_0|Add0~5 ;
wire \ALU_0|Add0~7 ;
wire \ALU_0|Add0~9 ;
wire \ALU_0|Add0~11 ;
wire \ALU_0|Add0~13 ;
wire \ALU_0|Add0~15 ;
wire \ALU_0|Add0~17 ;
wire \ALU_0|Add0~18_combout ;
wire \ALU_0|Add1~1 ;
wire \ALU_0|Add1~3 ;
wire \ALU_0|Add1~5 ;
wire \ALU_0|Add1~7 ;
wire \ALU_0|Add1~9 ;
wire \ALU_0|Add1~11 ;
wire \ALU_0|Add1~13 ;
wire \ALU_0|Add1~15 ;
wire \ALU_0|Add1~17 ;
wire \ALU_0|Add1~18_combout ;
wire \ALU_0|Selector22~0_combout ;
wire \mux_mem_dados|out[9]~9_combout ;
wire \entrada[9]~input_o ;
wire \comb_7|out[9]~9_combout ;
wire \banco_registers|registers_rtl_1|auto_generated|ram_block1a21 ;
wire \banco_registers|Mux0~14_combout ;
wire \banco_registers|Mux32~23_combout ;
wire \mux_ULA|out[10]~10_combout ;
wire \ALU_0|Add1~19 ;
wire \ALU_0|Add1~20_combout ;
wire \ALU_0|Add0~19 ;
wire \ALU_0|Add0~20_combout ;
wire \ALU_0|Selector21~0_combout ;
wire \Mem_dados|ram_rtl_0|auto_generated|ram_block1a10 ;
wire \mux_mem_dados|out[10]~10_combout ;
wire \comb_7|out[10]~10_combout ;
wire \banco_registers|registers_rtl_0|auto_generated|ram_block1a16 ;
wire \banco_registers|Mux32~30_combout ;
wire \Mem_dados|ram_rtl_0|auto_generated|ram_block1a13 ;
wire \banco_registers|registers_rtl_1|auto_generated|ram_block1a18 ;
wire \banco_registers|Mux0~17_combout ;
wire \mux_ULA|out[13]~13_combout ;
wire \mux_ULA|out[12]~12_combout ;
wire \banco_registers|registers_rtl_1|auto_generated|ram_block1a19 ;
wire \banco_registers|Mux0~16_combout ;
wire \ALU_0|Add1~21 ;
wire \ALU_0|Add1~23 ;
wire \ALU_0|Add1~25 ;
wire \ALU_0|Add1~26_combout ;
wire \ALU_0|Add0~21 ;
wire \ALU_0|Add0~23 ;
wire \ALU_0|Add0~25 ;
wire \ALU_0|Add0~26_combout ;
wire \ALU_0|Selector18~0_combout ;
wire \mux_mem_dados|out[13]~13_combout ;
wire \entrada[13]~input_o ;
wire \comb_7|out[13]~13_combout ;
wire \banco_registers|registers_rtl_0|auto_generated|ram_block1a17 ;
wire \banco_registers|Mux32~29_combout ;
wire \Mem_dados|ram_rtl_0|auto_generated|ram_block1a14 ;
wire \banco_registers|registers_rtl_1|auto_generated|ram_block1a17 ;
wire \banco_registers|Mux0~18_combout ;
wire \mux_ULA|out[14]~14_combout ;
wire \ALU_0|Add1~27 ;
wire \ALU_0|Add1~28_combout ;
wire \ALU_0|Add0~27 ;
wire \ALU_0|Add0~28_combout ;
wire \ALU_0|Selector17~0_combout ;
wire \mux_mem_dados|out[14]~14_combout ;
wire \comb_7|out[14]~14_combout ;
wire \banco_registers|registers_rtl_0|auto_generated|ram_block1a18 ;
wire \banco_registers|Mux32~28_combout ;
wire \Mem_dados|ram_rtl_0|auto_generated|ram_block1a12 ;
wire \ALU_0|Add0~24_combout ;
wire \ALU_0|Add1~24_combout ;
wire \ALU_0|Selector19~0_combout ;
wire \mux_mem_dados|out[12]~12_combout ;
wire \comb_7|out[12]~12_combout ;
wire \banco_registers|registers_rtl_0|auto_generated|ram_block1a19 ;
wire \banco_registers|Mux32~27_combout ;
wire \Mem_dados|ram_rtl_0|auto_generated|ram_block1a15 ;
wire \mux_ULA|out[15]~15_combout ;
wire \banco_registers|registers_rtl_1|auto_generated|ram_block1a16 ;
wire \banco_registers|Mux0~19_combout ;
wire \ALU_0|Add1~29 ;
wire \ALU_0|Add1~30_combout ;
wire \ALU_0|Add0~29 ;
wire \ALU_0|Add0~30_combout ;
wire \ALU_0|Selector16~0_combout ;
wire \mux_mem_dados|out[15]~15_combout ;
wire \entrada[15]~input_o ;
wire \comb_7|out[15]~15_combout ;
wire \banco_registers|registers_rtl_1|auto_generated|ram_block1a20 ;
wire \banco_registers|Mux0~15_combout ;
wire \ALU_0|Add0~22_combout ;
wire \ALU_0|Add1~22_combout ;
wire \ALU_0|Selector20~0_combout ;
wire \Mem_dados|ram_rtl_0|auto_generated|ram_block1a11 ;
wire \mux_mem_dados|out[11]~11_combout ;
wire \entrada[11]~input_o ;
wire \comb_7|out[11]~11_combout ;
wire \banco_registers|registers_rtl_0|auto_generated|ram_block1a20 ;
wire \banco_registers|Mux32~26_combout ;
wire \Mem_dados|ram_rtl_0|auto_generated|ram_block1a16 ;
wire \banco_registers|registers_rtl_1|auto_generated|ram_block1a15 ;
wire \banco_registers|Mux0~20_combout ;
wire \mux_ULA|out[16]~16_combout ;
wire \ALU_0|Add0~31 ;
wire \ALU_0|Add0~32_combout ;
wire \ALU_0|Add1~31 ;
wire \ALU_0|Add1~32_combout ;
wire \ALU_0|Selector15~0_combout ;
wire \comb_7|out[16]~16_combout ;
wire \banco_registers|registers_rtl_0|auto_generated|ram_block1a21 ;
wire \banco_registers|Mux32~24_combout ;
wire \banco_registers|Mux32~41_combout ;
wire \Mem_dados|ram_rtl_0|auto_generated|ram_block1a17 ;
wire \banco_registers|registers_rtl_1|auto_generated|ram_block1a14 ;
wire \banco_registers|Mux0~21_combout ;
wire \mux_ULA|out[17]~17_combout ;
wire \ALU_0|Add1~33 ;
wire \ALU_0|Add1~34_combout ;
wire \ALU_0|Add0~33 ;
wire \ALU_0|Add0~34_combout ;
wire \ALU_0|Selector14~0_combout ;
wire \comb_7|out[17]~17_combout ;
wire \banco_registers|registers_rtl_0|auto_generated|ram_block1a13 ;
wire \mux_ULA|out[18]~18_combout ;
wire \banco_registers|registers_rtl_1|auto_generated|ram_block1a13 ;
wire \banco_registers|Mux0~22_combout ;
wire \ALU_0|Add0~35 ;
wire \ALU_0|Add0~36_combout ;
wire \ALU_0|Add1~35 ;
wire \ALU_0|Add1~36_combout ;
wire \ALU_0|Selector13~0_combout ;
wire \Mem_dados|ram_rtl_0|auto_generated|ram_block1a18 ;
wire \comb_7|out[18]~18_combout ;
wire \banco_registers|registers_rtl_1|auto_generated|ram_block1a12 ;
wire \banco_registers|Mux0~23_combout ;
wire \mux_ULA|out[19]~19_combout ;
wire \ALU_0|Add0~37 ;
wire \ALU_0|Add0~38_combout ;
wire \ALU_0|Add1~37 ;
wire \ALU_0|Add1~38_combout ;
wire \ALU_0|Selector12~0_combout ;
wire \Mem_dados|ram_rtl_0|auto_generated|ram_block1a19 ;
wire \comb_7|out[19]~19_combout ;
wire \banco_registers|registers_rtl_0|auto_generated|ram_block1a22 ;
wire \banco_registers|Mux32~22_combout ;
wire \banco_registers|Mux32~40_combout ;
wire \Mem_dados|ram_rtl_0|auto_generated|ram_block1a8 ;
wire \ALU_0|Add1~16_combout ;
wire \ALU_0|Add0~16_combout ;
wire \ALU_0|Selector23~0_combout ;
wire \mux_mem_dados|out[8]~8_combout ;
wire \comb_7|out[8]~8_combout ;
wire \banco_registers|Mux32~19_combout ;
wire \banco_registers|Mux32~39_combout ;
wire \Mem_dados|ram_rtl_0|auto_generated|ram_block1a7 ;
wire \mux_mem_dados|out[7]~7_combout ;
wire \entrada[7]~input_o ;
wire \comb_7|out[7]~7_combout ;
wire \banco_registers|Mux32~17_combout ;
wire \banco_registers|Mux32~38_combout ;
wire \Mem_dados|ram_rtl_0|auto_generated|ram_block1a20 ;
wire \banco_registers|registers_rtl_1|auto_generated|ram_block1a11 ;
wire \banco_registers|Mux0~24_combout ;
wire \mux_ULA|out[20]~20_combout ;
wire \ALU_0|Add1~39 ;
wire \ALU_0|Add1~40_combout ;
wire \ALU_0|Add0~39 ;
wire \ALU_0|Add0~40_combout ;
wire \ALU_0|Selector11~0_combout ;
wire \comb_7|out[20]~20_combout ;
wire \banco_registers|registers_rtl_1|auto_generated|ram_block1a10 ;
wire \banco_registers|Mux0~25_combout ;
wire \mux_ULA|out[21]~21_combout ;
wire \ALU_0|Add1~41 ;
wire \ALU_0|Add1~42_combout ;
wire \ALU_0|Add0~41 ;
wire \ALU_0|Add0~42_combout ;
wire \ALU_0|Selector10~0_combout ;
wire \Mem_dados|ram_rtl_0|auto_generated|ram_block1a21 ;
wire \comb_7|out[21]~21_combout ;
wire \banco_registers|registers_rtl_0|auto_generated|ram_block1a25 ;
wire \banco_registers|Mux32~16_combout ;
wire \banco_registers|Mux32~37_combout ;
wire \Mem_dados|ram_rtl_0|auto_generated|ram_block1a5 ;
wire \mux_mem_dados|out[5]~5_combout ;
wire \entrada[5]~input_o ;
wire \comb_7|out[5]~5_combout ;
wire \banco_registers|Mux32~13_combout ;
wire \banco_registers|Mux32~36_combout ;
wire \Mem_dados|ram_rtl_0|auto_generated|ram_block1a22 ;
wire \banco_registers|registers_rtl_1|auto_generated|ram_block1a9 ;
wire \banco_registers|Mux0~26_combout ;
wire \mux_ULA|out[22]~22_combout ;
wire \ALU_0|Add0~43 ;
wire \ALU_0|Add0~44_combout ;
wire \ALU_0|Add1~43 ;
wire \ALU_0|Add1~44_combout ;
wire \ALU_0|Selector9~0_combout ;
wire \comb_7|out[22]~22_combout ;
wire \banco_registers|registers_rtl_0|auto_generated|ram_block1a27 ;
wire \banco_registers|Mux32~12_combout ;
wire \banco_registers|Mux32~35_combout ;
wire \Mem_dados|ram_rtl_0|auto_generated|ram_block1a23 ;
wire \banco_registers|registers_rtl_1|auto_generated|ram_block1a8 ;
wire \banco_registers|Mux0~27_combout ;
wire \mux_ULA|out[23]~23_combout ;
wire \ALU_0|Add0~45 ;
wire \ALU_0|Add0~46_combout ;
wire \ALU_0|Add1~45 ;
wire \ALU_0|Add1~46_combout ;
wire \ALU_0|Selector8~0_combout ;
wire \comb_7|out[23]~23_combout ;
wire \banco_registers|registers_rtl_0|auto_generated|ram_block1a7 ;
wire \mux_ULA|out[24]~24_combout ;
wire \banco_registers|registers_rtl_1|auto_generated|ram_block1a7 ;
wire \banco_registers|Mux0~28_combout ;
wire \ALU_0|Add1~47 ;
wire \ALU_0|Add1~48_combout ;
wire \ALU_0|Add0~47 ;
wire \ALU_0|Add0~48_combout ;
wire \ALU_0|Selector7~0_combout ;
wire \Mem_dados|ram_rtl_0|auto_generated|ram_block1a24 ;
wire \comb_7|out[24]~24_combout ;
wire \banco_registers|registers_rtl_0|auto_generated|ram_block1a28 ;
wire \banco_registers|Mux32~10_combout ;
wire \banco_registers|Mux32~34_combout ;
wire \Mem_dados|ram_rtl_0|auto_generated|ram_block1a25 ;
wire \mux_ULA|out[25]~25_combout ;
wire \banco_registers|registers_rtl_1|auto_generated|ram_block1a6 ;
wire \banco_registers|Mux0~29_combout ;
wire \ALU_0|Add1~49 ;
wire \ALU_0|Add1~50_combout ;
wire \ALU_0|Add0~49 ;
wire \ALU_0|Add0~50_combout ;
wire \ALU_0|Selector6~0_combout ;
wire \comb_7|out[25]~25_combout ;
wire \banco_registers|registers_rtl_0|auto_generated|ram_block1a29 ;
wire \banco_registers|Mux32~8_combout ;
wire \banco_registers|Mux32~33_combout ;
wire \Mem_dados|ram_rtl_0|auto_generated|ram_block1a26 ;
wire \banco_registers|registers_rtl_1|auto_generated|ram_block1a5 ;
wire \banco_registers|Mux0~30_combout ;
wire \mux_ULA|out[26]~26_combout ;
wire \ALU_0|Add1~51 ;
wire \ALU_0|Add1~52_combout ;
wire \ALU_0|Add0~51 ;
wire \ALU_0|Add0~52_combout ;
wire \ALU_0|Selector5~0_combout ;
wire \comb_7|out[26]~26_combout ;
wire \banco_registers|registers_rtl_0|auto_generated|ram_block1a30 ;
wire \banco_registers|Mux32~6_combout ;
wire \banco_registers|Mux32~32_combout ;
wire \Mem_dados|ram_rtl_0|auto_generated|ram_block1a28 ;
wire \mux_ULA|out[28]~28_combout ;
wire \banco_registers|registers_rtl_1|auto_generated|ram_block1a3 ;
wire \banco_registers|Mux0~32_combout ;
wire \mux_ULA|out[27]~27_combout ;
wire \ALU_0|Add1~53 ;
wire \ALU_0|Add1~55 ;
wire \ALU_0|Add1~56_combout ;
wire \ALU_0|Add0~53 ;
wire \ALU_0|Add0~55 ;
wire \ALU_0|Add0~56_combout ;
wire \ALU_0|Selector3~0_combout ;
wire \comb_7|out[28]~28_combout ;
wire \banco_registers|registers_rtl_0|auto_generated|ram_block1a24 ;
wire \banco_registers|Mux32~18_combout ;
wire \mux_ULA|out[7]~7_combout ;
wire \ALU_0|Add1~14_combout ;
wire \ALU_0|Add0~14_combout ;
wire \ALU_0|Selector24~0_combout ;
wire \Mem_dados|ram_rtl_0|auto_generated|ram_block1a6 ;
wire \mux_mem_dados|out[6]~6_combout ;
wire \comb_7|out[6]~6_combout ;
wire \banco_registers|Mux32~15_combout ;
wire \mux_ULA|out[6]~6_combout ;
wire \ALU_0|Add1~12_combout ;
wire \ALU_0|Add0~12_combout ;
wire \ALU_0|Selector25~0_combout ;
wire \Mem_dados|ram_rtl_0|auto_generated|ram_block1a29 ;
wire \mux_ULA|out[29]~29_combout ;
wire \banco_registers|registers_rtl_1|auto_generated|ram_block1a2 ;
wire \banco_registers|Mux0~33_combout ;
wire \ALU_0|Add1~57 ;
wire \ALU_0|Add1~58_combout ;
wire \ALU_0|Add0~57 ;
wire \ALU_0|Add0~58_combout ;
wire \ALU_0|Selector2~0_combout ;
wire \comb_7|out[29]~29_combout ;
wire \banco_registers|registers_rtl_0|auto_generated|ram_block1a26 ;
wire \banco_registers|Mux32~14_combout ;
wire \mux_ULA|out[5]~5_combout ;
wire \ALU_0|Add1~10_combout ;
wire \ALU_0|Add0~10_combout ;
wire \ALU_0|Selector26~0_combout ;
wire \Mem_dados|ram_rtl_0|auto_generated|ram_block1a4 ;
wire \mux_mem_dados|out[4]~4_combout ;
wire \entrada[4]~input_o ;
wire \comb_7|out[4]~4_combout ;
wire \banco_registers|Mux32~11_combout ;
wire \mux_ULA|out[4]~4_combout ;
wire \ALU_0|Add0~8_combout ;
wire \ALU_0|Add1~8_combout ;
wire \ALU_0|Selector27~0_combout ;
wire \Mem_dados|ram_rtl_0|auto_generated|ram_block1a30 ;
wire \mux_ULA|out[30]~30_combout ;
wire \banco_registers|registers_rtl_1|auto_generated|ram_block1a1 ;
wire \banco_registers|Mux0~34_combout ;
wire \ALU_0|Add1~59 ;
wire \ALU_0|Add1~60_combout ;
wire \ALU_0|Add0~59 ;
wire \ALU_0|Add0~60_combout ;
wire \ALU_0|Selector1~0_combout ;
wire \comb_7|out[30]~30_combout ;
wire \banco_registers|registers_rtl_1|auto_generated|ram_block1a28 ;
wire \banco_registers|Mux0~7_combout ;
wire \ALU_0|Add1~6_combout ;
wire \ALU_0|Add0~6_combout ;
wire \ALU_0|Selector28~0_combout ;
wire \Mem_dados|ram_rtl_0|auto_generated|ram_block1a2 ;
wire \mux_mem_dados|out[2]~2_combout ;
wire \entrada[2]~input_o ;
wire \comb_7|out[2]~2_combout ;
wire \banco_registers|Mux32~7_combout ;
wire \mux_ULA|out[2]~2_combout ;
wire \ALU_0|Add1~4_combout ;
wire \ALU_0|Add0~4_combout ;
wire \ALU_0|Selector29~0_combout ;
wire \Mem_dados|ram_rtl_0|auto_generated|ram_block1a1 ;
wire \mux_mem_dados|out[1]~1_combout ;
wire \comb_7|out[1]~1_combout ;
wire \banco_registers|Mux32~5_combout ;
wire \mux_ULA|out[1]~1_combout ;
wire \ALU_0|Add0~2_combout ;
wire \ALU_0|Add1~2_combout ;
wire \ALU_0|Selector30~0_combout ;
wire \Mem_dados|ram_rtl_0|auto_generated|ram_block1a31 ;
wire \banco_registers|registers_rtl_1|auto_generated|ram_block1a0~portbdataout ;
wire \banco_registers|Mux0~35_combout ;
wire \mux_ULA|out[31]~31_combout ;
wire \ALU_0|Add1~61 ;
wire \ALU_0|Add1~62_combout ;
wire \ALU_0|Add0~61 ;
wire \ALU_0|Add0~62_combout ;
wire \ALU_0|Selector0~0_combout ;
wire \comb_7|out[31]~31_combout ;
wire \banco_registers|registers_rtl_1|auto_generated|ram_block1a31 ;
wire \banco_registers|Mux0~4_combout ;
wire \ALU_0|Add1~0_combout ;
wire \ALU_0|Add0~0_combout ;
wire \ALU_0|Selector31~0_combout ;
wire \Mem_dados|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \mux_mem_dados|out[0]~0_combout ;
wire \entrada[0]~input_o ;
wire \comb_7|out[0]~0_combout ;
wire \banco_registers|Mux32~3_combout ;
wire \banco_registers|Mux32~31_combout ;
wire \Mem_dados|ram_rtl_0|auto_generated|ram_block1a27 ;
wire \comb_7|out[27]~27_combout ;
wire \banco_registers|registers_rtl_1|auto_generated|ram_block1a4 ;
wire \banco_registers|Mux0~31_combout ;
wire \ALU_0|Add1~54_combout ;
wire \ALU_0|Add0~54_combout ;
wire \ALU_0|Selector4~0_combout ;
wire \chave_do_desvio~8_combout ;
wire \chave_do_desvio~9_combout ;
wire \chave_do_desvio~10_combout ;
wire \control_unit|WideOr2~0_combout ;
wire \chave_do_desvio~2_combout ;
wire \chave_do_desvio~1_combout ;
wire \chave_do_desvio~3_combout ;
wire \chave_do_desvio~0_combout ;
wire \chave_do_desvio~4_combout ;
wire \chave_do_desvio~6_combout ;
wire \chave_do_desvio~5_combout ;
wire \chave_do_desvio~7_combout ;
wire \chave_do_desvio~11_combout ;
wire \Program_counter_0|PC_mais_1[1]~34_combout ;
wire \mux_PC_ou_Desvio|out[1]~1_combout ;
wire \mem_instru|rom~8195_combout ;
wire \mem_instru|rom~8196_combout ;
wire \Program_counter_0|PC_mais_1[2]~36_combout ;
wire \mux_PC_ou_Desvio|out[2]~2_combout ;
wire \mem_instru|rom~8211_combout ;
wire \mem_instru|rom~8212_combout ;
wire \control_unit|Decoder0~5_combout ;
wire \div_freq|counter[0]~28_combout ;
wire \div_freq|counter[0]~29 ;
wire \div_freq|counter[1]~30_combout ;
wire \div_freq|counter[1]~31 ;
wire \div_freq|counter[2]~32_combout ;
wire \div_freq|counter[2]~33 ;
wire \div_freq|counter[3]~34_combout ;
wire \div_freq|counter[3]~35 ;
wire \div_freq|counter[4]~36_combout ;
wire \div_freq|counter[4]~37 ;
wire \div_freq|counter[5]~38_combout ;
wire \div_freq|counter[5]~39 ;
wire \div_freq|counter[6]~40_combout ;
wire \div_freq|counter[6]~41 ;
wire \div_freq|counter[7]~42_combout ;
wire \div_freq|counter[7]~43 ;
wire \div_freq|counter[8]~44_combout ;
wire \div_freq|counter[8]~45 ;
wire \div_freq|counter[9]~46_combout ;
wire \div_freq|counter[9]~47 ;
wire \div_freq|counter[10]~48_combout ;
wire \div_freq|counter[10]~49 ;
wire \div_freq|counter[11]~50_combout ;
wire \div_freq|counter[11]~51 ;
wire \div_freq|counter[12]~52_combout ;
wire \div_freq|counter[12]~53 ;
wire \div_freq|counter[13]~54_combout ;
wire \div_freq|counter[13]~55 ;
wire \div_freq|counter[14]~56_combout ;
wire \div_freq|counter[14]~57 ;
wire \div_freq|counter[15]~58_combout ;
wire \div_freq|counter[15]~59 ;
wire \div_freq|counter[16]~60_combout ;
wire \div_freq|counter[16]~61 ;
wire \div_freq|counter[17]~62_combout ;
wire \div_freq|counter[17]~63 ;
wire \div_freq|counter[18]~64_combout ;
wire \div_freq|counter[18]~65 ;
wire \div_freq|counter[19]~66_combout ;
wire \div_freq|counter[19]~67 ;
wire \div_freq|counter[20]~68_combout ;
wire \div_freq|counter[20]~69 ;
wire \div_freq|counter[21]~70_combout ;
wire \div_freq|counter[21]~71 ;
wire \div_freq|counter[22]~72_combout ;
wire \div_freq|counter[22]~73 ;
wire \div_freq|counter[23]~74_combout ;
wire \div_freq|LessThan1~6_combout ;
wire \div_freq|LessThan1~5_combout ;
wire \div_freq|counter[23]~75 ;
wire \div_freq|counter[24]~76_combout ;
wire \div_freq|counter[24]~77 ;
wire \div_freq|counter[25]~78_combout ;
wire \div_freq|counter[25]~79 ;
wire \div_freq|counter[26]~80_combout ;
wire \div_freq|counter[26]~81 ;
wire \div_freq|counter[27]~82_combout ;
wire \div_freq|LessThan1~7_combout ;
wire \div_freq|LessThan1~3_combout ;
wire \div_freq|LessThan1~2_combout ;
wire \div_freq|LessThan1~1_combout ;
wire \div_freq|LessThan1~0_combout ;
wire \div_freq|LessThan1~4_combout ;
wire \div_freq|LessThan1~8_combout ;
wire \div_freq|clock_out~0_combout ;
wire \div_freq|clock_out~q ;
wire \sys_clock~0_combout ;
wire \sys_clock~0clkctrl_outclk ;
wire \Program_counter_0|PC_mais_1[0]~32_combout ;
wire \Program_counter_0|PC_mais_1[7]~47 ;
wire \Program_counter_0|PC_mais_1[8]~48_combout ;
wire \mux_PC_ou_Desvio|out[8]~8_combout ;
wire \Program_counter_0|PC_mais_1[8]~49 ;
wire \Program_counter_0|PC_mais_1[9]~50_combout ;
wire \mux_PC_ou_Desvio|out[9]~9_combout ;
wire \Program_counter_0|PC_mais_1[9]~51 ;
wire \Program_counter_0|PC_mais_1[10]~52_combout ;
wire \mux_PC_ou_Desvio|out[10]~10_combout ;
wire \Program_counter_0|PC_mais_1[10]~53 ;
wire \Program_counter_0|PC_mais_1[11]~54_combout ;
wire \mux_PC_ou_Desvio|out[11]~11_combout ;
wire \Program_counter_0|PC_mais_1[11]~55 ;
wire \Program_counter_0|PC_mais_1[12]~56_combout ;
wire \mux_PC_ou_Desvio|out[12]~12_combout ;
wire \Program_counter_0|PC_mais_1[12]~57 ;
wire \Program_counter_0|PC_mais_1[13]~58_combout ;
wire \mux_PC_ou_Desvio|out[13]~13_combout ;
wire \Program_counter_0|PC_mais_1[13]~59 ;
wire \Program_counter_0|PC_mais_1[14]~60_combout ;
wire \mux_PC_ou_Desvio|out[14]~14_combout ;
wire \Program_counter_0|PC_mais_1[14]~61 ;
wire \Program_counter_0|PC_mais_1[15]~62_combout ;
wire \mux_PC_ou_Desvio|out[15]~15_combout ;
wire \Program_counter_0|PC_mais_1[15]~63 ;
wire \Program_counter_0|PC_mais_1[16]~64_combout ;
wire \mux_PC_ou_Desvio|out[16]~16_combout ;
wire \Program_counter_0|PC_mais_1[16]~65 ;
wire \Program_counter_0|PC_mais_1[17]~66_combout ;
wire \mux_PC_ou_Desvio|out[17]~17_combout ;
wire \Program_counter_0|PC_mais_1[17]~67 ;
wire \Program_counter_0|PC_mais_1[18]~68_combout ;
wire \mux_PC_ou_Desvio|out[18]~18_combout ;
wire \Program_counter_0|PC_mais_1[18]~69 ;
wire \Program_counter_0|PC_mais_1[19]~70_combout ;
wire \mux_PC_ou_Desvio|out[19]~19_combout ;
wire \Program_counter_0|PC_mais_1[19]~71 ;
wire \Program_counter_0|PC_mais_1[20]~72_combout ;
wire \mux_PC_ou_Desvio|out[20]~20_combout ;
wire \Program_counter_0|PC_mais_1[20]~73 ;
wire \Program_counter_0|PC_mais_1[21]~74_combout ;
wire \mux_PC_ou_Desvio|out[21]~21_combout ;
wire \Program_counter_0|PC_mais_1[21]~75 ;
wire \Program_counter_0|PC_mais_1[22]~76_combout ;
wire \mux_PC_ou_Desvio|out[22]~22_combout ;
wire \Program_counter_0|PC_mais_1[22]~77 ;
wire \Program_counter_0|PC_mais_1[23]~78_combout ;
wire \mux_PC_ou_Desvio|out[23]~23_combout ;
wire \Program_counter_0|PC_mais_1[23]~79 ;
wire \Program_counter_0|PC_mais_1[24]~80_combout ;
wire \mux_PC_ou_Desvio|out[24]~24_combout ;
wire \Program_counter_0|PC_mais_1[24]~81 ;
wire \Program_counter_0|PC_mais_1[25]~82_combout ;
wire \mux_PC_ou_Desvio|out[25]~25_combout ;
wire \Program_counter_0|PC_mais_1[25]~83 ;
wire \Program_counter_0|PC_mais_1[26]~84_combout ;
wire \mux_PC_ou_Desvio|out[26]~26_combout ;
wire \Program_counter_0|PC_mais_1[26]~85 ;
wire \Program_counter_0|PC_mais_1[27]~86_combout ;
wire \mux_PC_ou_Desvio|out[27]~27_combout ;
wire \Program_counter_0|PC_mais_1[27]~87 ;
wire \Program_counter_0|PC_mais_1[28]~88_combout ;
wire \mux_PC_ou_Desvio|out[28]~28_combout ;
wire \Program_counter_0|PC_mais_1[28]~89 ;
wire \Program_counter_0|PC_mais_1[29]~90_combout ;
wire \mux_PC_ou_Desvio|out[29]~29_combout ;
wire \Program_counter_0|PC_mais_1[29]~91 ;
wire \Program_counter_0|PC_mais_1[30]~92_combout ;
wire \mux_PC_ou_Desvio|out[30]~30_combout ;
wire \Program_counter_0|PC_mais_1[30]~93 ;
wire \Program_counter_0|PC_mais_1[31]~94_combout ;
wire \mux_PC_ou_Desvio|out[31]~31_combout ;
wire \mux_mem_dados|out[16]~16_combout ;
wire \mux_mem_dados|out[17]~17_combout ;
wire \mux_mem_dados|out[18]~18_combout ;
wire \mux_mem_dados|out[19]~19_combout ;
wire \mux_mem_dados|out[20]~20_combout ;
wire \mux_mem_dados|out[21]~21_combout ;
wire \mux_mem_dados|out[22]~22_combout ;
wire \mux_mem_dados|out[23]~23_combout ;
wire \mux_mem_dados|out[24]~24_combout ;
wire \mux_mem_dados|out[25]~25_combout ;
wire \mux_mem_dados|out[26]~26_combout ;
wire \mux_mem_dados|out[27]~27_combout ;
wire \mux_mem_dados|out[28]~28_combout ;
wire \mux_mem_dados|out[29]~29_combout ;
wire \mux_mem_dados|out[30]~30_combout ;
wire \mux_mem_dados|out[31]~31_combout ;
wire \banco_registers|Decoder0~4_combout ;
wire \banco_registers|Decoder0~18_combout ;
wire \banco_registers|registers[0][0]~q ;
wire \banco_registers|registers[1][0]~feeder_combout ;
wire \banco_registers|Decoder0~12_combout ;
wire \banco_registers|Decoder0~17_combout ;
wire \banco_registers|registers[1][0]~q ;
wire \banco_registers|Mux95~6_combout ;
wire \banco_registers|Decoder0~2_combout ;
wire \banco_registers|Decoder0~16_combout ;
wire \banco_registers|registers[2][0]~q ;
wire \banco_registers|Decoder0~10_combout ;
wire \banco_registers|Decoder0~19_combout ;
wire \banco_registers|registers[3][0]~q ;
wire \banco_registers|Mux95~7_combout ;
wire \banco_registers|Mux95~8_combout ;
wire \banco_registers|Mux95~2_combout ;
wire \banco_registers|registers[27][0]~feeder_combout ;
wire \banco_registers|Decoder0~11_combout ;
wire \banco_registers|registers[27][0]~q ;
wire \banco_registers|Decoder0~13_combout ;
wire \banco_registers|registers[25][0]~q ;
wire \banco_registers|Mux95~3_combout ;
wire \banco_registers|Decoder0~14_combout ;
wire \banco_registers|Decoder0~15_combout ;
wire \banco_registers|registers[31][0]~q ;
wire \banco_registers|Decoder0~8_combout ;
wire \banco_registers|Decoder0~9_combout ;
wire \banco_registers|registers[29][0]~q ;
wire \banco_registers|Mux95~4_combout ;
wire \banco_registers|Decoder0~0_combout ;
wire \banco_registers|Decoder0~1_combout ;
wire \banco_registers|registers[28][0]~q ;
wire \banco_registers|Decoder0~6_combout ;
wire \banco_registers|Decoder0~7_combout ;
wire \banco_registers|registers[30][0]~q ;
wire \banco_registers|Decoder0~3_combout ;
wire \banco_registers|registers[26][0]~q ;
wire \banco_registers|Decoder0~5_combout ;
wire \banco_registers|registers[24][0]~q ;
wire \banco_registers|Mux95~0_combout ;
wire \banco_registers|Mux95~1_combout ;
wire \banco_registers|Mux95~5_combout ;
wire \banco_registers|Mux95~9_combout ;
wire \banco_registers|Decoder0~23_combout ;
wire \banco_registers|registers[5][1]~q ;
wire \banco_registers|registers[1][1]~q ;
wire \banco_registers|registers[4][1]~feeder_combout ;
wire \banco_registers|Decoder0~22_combout ;
wire \banco_registers|registers[4][1]~q ;
wire \banco_registers|registers[0][1]~q ;
wire \banco_registers|Mux94~8_combout ;
wire \banco_registers|Mux94~9_combout ;
wire \banco_registers|registers[3][1]~q ;
wire \banco_registers|Decoder0~21_combout ;
wire \banco_registers|registers[7][1]~q ;
wire \banco_registers|Decoder0~20_combout ;
wire \banco_registers|registers[6][1]~q ;
wire \banco_registers|registers[2][1]~q ;
wire \banco_registers|Mux94~6_combout ;
wire \banco_registers|Mux94~7_combout ;
wire \banco_registers|Mux94~10_combout ;
wire \banco_registers|Mux94~11_combout ;
wire \banco_registers|registers[26][1]~q ;
wire \banco_registers|registers[27][1]~q ;
wire \banco_registers|registers[24][1]~q ;
wire \banco_registers|registers[25][1]~feeder_combout ;
wire \banco_registers|registers[25][1]~q ;
wire \banco_registers|Mux94~0_combout ;
wire \banco_registers|Mux94~1_combout ;
wire \banco_registers|Mux94~2_combout ;
wire \banco_registers|registers[28][1]~q ;
wire \banco_registers|registers[29][1]~feeder_combout ;
wire \banco_registers|registers[29][1]~q ;
wire \banco_registers|Mux94~3_combout ;
wire \banco_registers|registers[31][1]~q ;
wire \banco_registers|registers[30][1]~feeder_combout ;
wire \banco_registers|registers[30][1]~q ;
wire \banco_registers|Mux94~4_combout ;
wire \banco_registers|Mux94~5_combout ;
wire \banco_registers|Mux94~12_combout ;
wire \banco_registers|registers[5][2]~feeder_combout ;
wire \banco_registers|registers[5][2]~q ;
wire \banco_registers|registers[3][2]~q ;
wire \banco_registers|registers[1][2]~q ;
wire \banco_registers|Mux93~6_combout ;
wire \banco_registers|registers[7][2]~q ;
wire \banco_registers|Mux93~7_combout ;
wire \banco_registers|registers[0][2]~q ;
wire \banco_registers|registers[2][2]~q ;
wire \banco_registers|Mux93~8_combout ;
wire \banco_registers|registers[4][2]~q ;
wire \banco_registers|registers[6][2]~q ;
wire \banco_registers|Mux93~9_combout ;
wire \banco_registers|Mux93~10_combout ;
wire \banco_registers|Mux93~2_combout ;
wire \banco_registers|registers[28][2]~feeder_combout ;
wire \banco_registers|registers[28][2]~q ;
wire \banco_registers|registers[24][2]~q ;
wire \banco_registers|Mux93~0_combout ;
wire \banco_registers|registers[29][2]~q ;
wire \banco_registers|registers[25][2]~q ;
wire \banco_registers|Mux93~1_combout ;
wire \banco_registers|registers[30][2]~feeder_combout ;
wire \banco_registers|registers[30][2]~q ;
wire \banco_registers|registers[26][2]~q ;
wire \banco_registers|Mux93~3_combout ;
wire \banco_registers|registers[31][2]~q ;
wire \banco_registers|registers[27][2]~feeder_combout ;
wire \banco_registers|registers[27][2]~q ;
wire \banco_registers|Mux93~4_combout ;
wire \banco_registers|Mux93~5_combout ;
wire \banco_registers|Mux93~11_combout ;
wire \banco_registers|registers[0][3]~q ;
wire \banco_registers|registers[1][3]~q ;
wire \banco_registers|Mux92~5_combout ;
wire \banco_registers|registers[3][3]~q ;
wire \banco_registers|registers[2][3]~q ;
wire \banco_registers|Mux92~6_combout ;
wire \banco_registers|registers[27][3]~q ;
wire \banco_registers|registers[25][3]~q ;
wire \banco_registers|Mux92~2_combout ;
wire \banco_registers|registers[29][3]~q ;
wire \banco_registers|registers[31][3]~q ;
wire \banco_registers|Mux92~3_combout ;
wire \banco_registers|registers[28][3]~q ;
wire \banco_registers|registers[30][3]~q ;
wire \banco_registers|registers[24][3]~q ;
wire \banco_registers|registers[26][3]~q ;
wire \banco_registers|Mux92~0_combout ;
wire \banco_registers|Mux92~1_combout ;
wire \banco_registers|Mux92~4_combout ;
wire \banco_registers|Mux92~7_combout ;
wire \banco_registers|registers[5][4]~q ;
wire \banco_registers|registers[4][4]~feeder_combout ;
wire \banco_registers|registers[4][4]~q ;
wire \banco_registers|registers[0][4]~q ;
wire \banco_registers|Mux91~7_combout ;
wire \banco_registers|registers[1][4]~q ;
wire \banco_registers|Mux91~8_combout ;
wire \banco_registers|registers[6][4]~q ;
wire \banco_registers|registers[2][4]~q ;
wire \banco_registers|Mux91~5_combout ;
wire \banco_registers|registers[3][4]~q ;
wire \banco_registers|registers[7][4]~q ;
wire \banco_registers|Mux91~6_combout ;
wire \banco_registers|Mux91~9_combout ;
wire \banco_registers|registers[24][4]~q ;
wire \banco_registers|registers[25][4]~feeder_combout ;
wire \banco_registers|registers[25][4]~q ;
wire \banco_registers|Mux91~0_combout ;
wire \banco_registers|registers[26][4]~q ;
wire \banco_registers|registers[27][4]~q ;
wire \banco_registers|Mux91~1_combout ;
wire \banco_registers|registers[29][4]~feeder_combout ;
wire \banco_registers|registers[29][4]~q ;
wire \banco_registers|registers[28][4]~q ;
wire \banco_registers|Mux91~2_combout ;
wire \banco_registers|registers[31][4]~q ;
wire \banco_registers|registers[30][4]~feeder_combout ;
wire \banco_registers|registers[30][4]~q ;
wire \banco_registers|Mux91~3_combout ;
wire \banco_registers|Mux91~4_combout ;
wire \banco_registers|Mux91~10_combout ;
wire \banco_registers|registers[27][5]~feeder_combout ;
wire \banco_registers|registers[27][5]~q ;
wire \banco_registers|registers[30][5]~feeder_combout ;
wire \banco_registers|registers[30][5]~q ;
wire \banco_registers|registers[26][5]~q ;
wire \banco_registers|Mux90~2_combout ;
wire \banco_registers|registers[31][5]~q ;
wire \banco_registers|Mux90~3_combout ;
wire \banco_registers|registers[25][5]~q ;
wire \banco_registers|registers[29][5]~q ;
wire \banco_registers|registers[28][5]~q ;
wire \banco_registers|registers[24][5]~q ;
wire \banco_registers|Mux90~0_combout ;
wire \banco_registers|Mux90~1_combout ;
wire \banco_registers|Mux90~4_combout ;
wire \banco_registers|registers[6][5]~q ;
wire \banco_registers|registers[4][5]~q ;
wire \banco_registers|registers[0][5]~q ;
wire \banco_registers|registers[2][5]~q ;
wire \banco_registers|Mux90~7_combout ;
wire \banco_registers|Mux90~8_combout ;
wire \banco_registers|registers[3][5]~q ;
wire \banco_registers|registers[1][5]~q ;
wire \banco_registers|Mux90~5_combout ;
wire \banco_registers|registers[7][5]~q ;
wire \banco_registers|registers[5][5]~feeder_combout ;
wire \banco_registers|registers[5][5]~q ;
wire \banco_registers|Mux90~6_combout ;
wire \banco_registers|Mux90~9_combout ;
wire \banco_registers|Mux90~10_combout ;
wire \banco_registers|registers[3][6]~q ;
wire \banco_registers|registers[1][6]~q ;
wire \banco_registers|registers[0][6]~q ;
wire \banco_registers|Mux89~6_combout ;
wire \banco_registers|registers[2][6]~q ;
wire \banco_registers|Mux89~7_combout ;
wire \banco_registers|registers[31][6]~q ;
wire \banco_registers|Mux89~4_combout ;
wire \banco_registers|registers[29][6]~q ;
wire \banco_registers|Mux89~0_combout ;
wire \banco_registers|registers[28][6]~q ;
wire \banco_registers|Mux89~2_combout ;
wire \banco_registers|registers[30][6]~q ;
wire \banco_registers|Mux89~1_combout ;
wire \banco_registers|Mux89~3_combout ;
wire \banco_registers|Mux89~5_combout ;
wire \banco_registers|Mux89~8_combout ;
wire \banco_registers|registers[3][7]~q ;
wire \banco_registers|registers[1][7]~q ;
wire \banco_registers|registers[0][7]~q ;
wire \banco_registers|Mux88~6_combout ;
wire \banco_registers|registers[2][7]~q ;
wire \banco_registers|Mux88~7_combout ;
wire \banco_registers|Mux88~8_combout ;
wire \banco_registers|registers[28][7]~q ;
wire \banco_registers|Mux88~2_combout ;
wire \banco_registers|registers[29][7]~q ;
wire \banco_registers|Mux88~1_combout ;
wire \banco_registers|Mux88~3_combout ;
wire \banco_registers|registers[31][7]~q ;
wire \banco_registers|Mux88~4_combout ;
wire \banco_registers|registers[30][7]~q ;
wire \banco_registers|Mux88~0_combout ;
wire \banco_registers|Mux88~5_combout ;
wire \banco_registers|Mux88~9_combout ;
wire \banco_registers|registers[3][8]~q ;
wire \banco_registers|registers[1][8]~q ;
wire \banco_registers|registers[2][8]~q ;
wire \banco_registers|registers[0][8]~q ;
wire \banco_registers|Mux87~6_combout ;
wire \banco_registers|Mux87~7_combout ;
wire \banco_registers|Mux87~8_combout ;
wire \banco_registers|registers[31][8]~q ;
wire \banco_registers|Mux87~4_combout ;
wire \banco_registers|registers[28][8]~q ;
wire \banco_registers|Mux87~2_combout ;
wire \banco_registers|registers[30][8]~q ;
wire \banco_registers|Mux87~1_combout ;
wire \banco_registers|Mux87~3_combout ;
wire \banco_registers|registers[29][8]~q ;
wire \banco_registers|Mux87~0_combout ;
wire \banco_registers|Mux87~5_combout ;
wire \banco_registers|Mux87~9_combout ;
wire \banco_registers|registers[30][9]~q ;
wire \banco_registers|Mux86~0_combout ;
wire \banco_registers|registers[31][9]~q ;
wire \banco_registers|Mux86~4_combout ;
wire \banco_registers|registers[29][9]~q ;
wire \banco_registers|Mux86~1_combout ;
wire \banco_registers|registers[28][9]~q ;
wire \banco_registers|Mux86~2_combout ;
wire \banco_registers|Mux86~3_combout ;
wire \banco_registers|Mux86~5_combout ;
wire \banco_registers|registers[3][9]~q ;
wire \banco_registers|registers[2][9]~q ;
wire \banco_registers|registers[1][9]~feeder_combout ;
wire \banco_registers|registers[1][9]~q ;
wire \banco_registers|registers[0][9]~q ;
wire \banco_registers|Mux86~6_combout ;
wire \banco_registers|Mux86~7_combout ;
wire \banco_registers|Mux86~8_combout ;
wire \banco_registers|Mux86~9_combout ;
wire \banco_registers|registers[2][10]~q ;
wire \banco_registers|registers[0][10]~q ;
wire \banco_registers|Mux85~6_combout ;
wire \banco_registers|registers[3][10]~q ;
wire \banco_registers|registers[1][10]~q ;
wire \banco_registers|Mux85~7_combout ;
wire \banco_registers|Mux85~8_combout ;
wire \banco_registers|registers[29][10]~q ;
wire \banco_registers|Mux85~0_combout ;
wire \banco_registers|registers[31][10]~q ;
wire \banco_registers|Mux85~4_combout ;
wire \banco_registers|registers[28][10]~q ;
wire \banco_registers|Mux85~2_combout ;
wire \banco_registers|registers[30][10]~q ;
wire \banco_registers|Mux85~1_combout ;
wire \banco_registers|Mux85~3_combout ;
wire \banco_registers|Mux85~5_combout ;
wire \banco_registers|Mux85~9_combout ;
wire \banco_registers|registers[31][11]~q ;
wire \banco_registers|Mux84~4_combout ;
wire \banco_registers|registers[30][11]~q ;
wire \banco_registers|Mux84~0_combout ;
wire \banco_registers|registers[29][11]~q ;
wire \banco_registers|Mux84~1_combout ;
wire \banco_registers|registers[28][11]~q ;
wire \banco_registers|Mux84~2_combout ;
wire \banco_registers|Mux84~3_combout ;
wire \banco_registers|Mux84~5_combout ;
wire \banco_registers|registers[1][11]~q ;
wire \banco_registers|registers[0][11]~q ;
wire \banco_registers|Mux84~6_combout ;
wire \banco_registers|registers[2][11]~q ;
wire \banco_registers|registers[3][11]~q ;
wire \banco_registers|Mux84~7_combout ;
wire \banco_registers|Mux84~8_combout ;
wire \banco_registers|Mux84~9_combout ;
wire \banco_registers|registers[2][12]~q ;
wire \banco_registers|registers[0][12]~q ;
wire \banco_registers|Mux83~6_combout ;
wire \banco_registers|registers[1][12]~q ;
wire \banco_registers|registers[3][12]~q ;
wire \banco_registers|Mux83~7_combout ;
wire \banco_registers|Mux83~8_combout ;
wire \banco_registers|registers[29][12]~q ;
wire \banco_registers|Mux83~0_combout ;
wire \banco_registers|registers[30][12]~q ;
wire \banco_registers|Mux83~1_combout ;
wire \banco_registers|registers[28][12]~q ;
wire \banco_registers|Mux83~2_combout ;
wire \banco_registers|Mux83~3_combout ;
wire \banco_registers|registers[31][12]~q ;
wire \banco_registers|Mux83~4_combout ;
wire \banco_registers|Mux83~5_combout ;
wire \banco_registers|Mux83~9_combout ;
wire \banco_registers|registers[30][13]~q ;
wire \banco_registers|Mux82~0_combout ;
wire \banco_registers|registers[31][13]~q ;
wire \banco_registers|Mux82~4_combout ;
wire \banco_registers|registers[28][13]~q ;
wire \banco_registers|Mux82~2_combout ;
wire \banco_registers|registers[29][13]~q ;
wire \banco_registers|Mux82~1_combout ;
wire \banco_registers|Mux82~3_combout ;
wire \banco_registers|Mux82~5_combout ;
wire \banco_registers|registers[0][13]~q ;
wire \banco_registers|registers[1][13]~q ;
wire \banco_registers|Mux82~6_combout ;
wire \banco_registers|registers[2][13]~q ;
wire \banco_registers|registers[3][13]~q ;
wire \banco_registers|Mux82~7_combout ;
wire \banco_registers|Mux82~8_combout ;
wire \banco_registers|Mux82~9_combout ;
wire \banco_registers|registers[2][14]~q ;
wire \banco_registers|registers[0][14]~q ;
wire \banco_registers|Mux81~6_combout ;
wire \banco_registers|registers[1][14]~q ;
wire \banco_registers|registers[3][14]~q ;
wire \banco_registers|Mux81~7_combout ;
wire \banco_registers|Mux81~8_combout ;
wire \banco_registers|registers[29][14]~q ;
wire \banco_registers|Mux81~0_combout ;
wire \banco_registers|registers[28][14]~q ;
wire \banco_registers|Mux81~2_combout ;
wire \banco_registers|registers[30][14]~q ;
wire \banco_registers|Mux81~1_combout ;
wire \banco_registers|Mux81~3_combout ;
wire \banco_registers|registers[31][14]~q ;
wire \banco_registers|Mux81~4_combout ;
wire \banco_registers|Mux81~5_combout ;
wire \banco_registers|Mux81~9_combout ;
wire \banco_registers|registers[0][15]~q ;
wire \banco_registers|registers[1][15]~feeder_combout ;
wire \banco_registers|registers[1][15]~q ;
wire \banco_registers|Mux80~6_combout ;
wire \banco_registers|registers[2][15]~q ;
wire \banco_registers|registers[3][15]~q ;
wire \banco_registers|Mux80~7_combout ;
wire \banco_registers|Mux80~8_combout ;
wire \banco_registers|registers[29][15]~q ;
wire \banco_registers|Mux80~1_combout ;
wire \banco_registers|registers[28][15]~q ;
wire \banco_registers|Mux80~2_combout ;
wire \banco_registers|Mux80~3_combout ;
wire \banco_registers|registers[31][15]~q ;
wire \banco_registers|Mux80~4_combout ;
wire \banco_registers|registers[30][15]~q ;
wire \banco_registers|Mux80~0_combout ;
wire \banco_registers|Mux80~5_combout ;
wire \banco_registers|Mux80~9_combout ;
wire \banco_registers|registers[2][16]~q ;
wire \banco_registers|registers[0][16]~q ;
wire \banco_registers|Mux79~6_combout ;
wire \banco_registers|registers[3][16]~q ;
wire \banco_registers|registers[1][16]~q ;
wire \banco_registers|Mux79~7_combout ;
wire \banco_registers|Mux79~8_combout ;
wire \banco_registers|registers[31][16]~q ;
wire \banco_registers|Mux79~4_combout ;
wire \banco_registers|registers[28][16]~q ;
wire \banco_registers|Mux79~2_combout ;
wire \banco_registers|registers[30][16]~q ;
wire \banco_registers|Mux79~1_combout ;
wire \banco_registers|Mux79~3_combout ;
wire \banco_registers|registers[29][16]~q ;
wire \banco_registers|Mux79~0_combout ;
wire \banco_registers|Mux79~5_combout ;
wire \banco_registers|Mux79~9_combout ;
wire \banco_registers|registers[3][17]~q ;
wire \banco_registers|registers[2][17]~q ;
wire \banco_registers|registers[0][17]~q ;
wire \banco_registers|registers[1][17]~q ;
wire \banco_registers|Mux78~6_combout ;
wire \banco_registers|Mux78~7_combout ;
wire \banco_registers|Mux78~8_combout ;
wire \banco_registers|registers[30][17]~q ;
wire \banco_registers|Mux78~0_combout ;
wire \banco_registers|registers[31][17]~q ;
wire \banco_registers|Mux78~4_combout ;
wire \banco_registers|registers[29][17]~q ;
wire \banco_registers|Mux78~1_combout ;
wire \banco_registers|registers[28][17]~q ;
wire \banco_registers|Mux78~2_combout ;
wire \banco_registers|Mux78~3_combout ;
wire \banco_registers|Mux78~5_combout ;
wire \banco_registers|Mux78~9_combout ;
wire \banco_registers|registers[29][18]~q ;
wire \banco_registers|Mux77~0_combout ;
wire \banco_registers|registers[28][18]~q ;
wire \banco_registers|Mux77~2_combout ;
wire \banco_registers|registers[30][18]~q ;
wire \banco_registers|Mux77~1_combout ;
wire \banco_registers|Mux77~3_combout ;
wire \banco_registers|registers[31][18]~q ;
wire \banco_registers|Mux77~4_combout ;
wire \banco_registers|Mux77~5_combout ;
wire \banco_registers|registers[0][18]~q ;
wire \banco_registers|registers[2][18]~q ;
wire \banco_registers|Mux77~6_combout ;
wire \banco_registers|registers[1][18]~q ;
wire \banco_registers|registers[3][18]~q ;
wire \banco_registers|Mux77~7_combout ;
wire \banco_registers|Mux77~8_combout ;
wire \banco_registers|Mux77~9_combout ;
wire \banco_registers|registers[3][19]~q ;
wire \banco_registers|registers[1][19]~q ;
wire \banco_registers|registers[0][19]~q ;
wire \banco_registers|Mux76~6_combout ;
wire \banco_registers|registers[2][19]~q ;
wire \banco_registers|Mux76~7_combout ;
wire \banco_registers|Mux76~8_combout ;
wire \banco_registers|registers[28][19]~q ;
wire \banco_registers|Mux76~2_combout ;
wire \banco_registers|registers[29][19]~q ;
wire \banco_registers|Mux76~1_combout ;
wire \banco_registers|Mux76~3_combout ;
wire \banco_registers|registers[30][19]~q ;
wire \banco_registers|Mux76~0_combout ;
wire \banco_registers|registers[31][19]~q ;
wire \banco_registers|Mux76~4_combout ;
wire \banco_registers|Mux76~5_combout ;
wire \banco_registers|Mux76~9_combout ;
wire \banco_registers|registers[3][20]~q ;
wire \banco_registers|registers[2][20]~q ;
wire \banco_registers|registers[0][20]~q ;
wire \banco_registers|Mux75~6_combout ;
wire \banco_registers|registers[1][20]~q ;
wire \banco_registers|Mux75~7_combout ;
wire \banco_registers|Mux75~8_combout ;
wire \banco_registers|registers[29][20]~q ;
wire \banco_registers|Mux75~0_combout ;
wire \banco_registers|registers[31][20]~q ;
wire \banco_registers|Mux75~4_combout ;
wire \banco_registers|registers[30][20]~q ;
wire \banco_registers|Mux75~1_combout ;
wire \banco_registers|registers[28][20]~q ;
wire \banco_registers|Mux75~2_combout ;
wire \banco_registers|Mux75~3_combout ;
wire \banco_registers|Mux75~5_combout ;
wire \banco_registers|Mux75~9_combout ;
wire \banco_registers|registers[0][21]~q ;
wire \banco_registers|registers[1][21]~feeder_combout ;
wire \banco_registers|registers[1][21]~q ;
wire \banco_registers|Mux74~6_combout ;
wire \banco_registers|registers[3][21]~q ;
wire \banco_registers|registers[2][21]~q ;
wire \banco_registers|Mux74~7_combout ;
wire \banco_registers|Mux74~8_combout ;
wire \banco_registers|registers[31][21]~q ;
wire \banco_registers|Mux74~4_combout ;
wire \banco_registers|registers[30][21]~q ;
wire \banco_registers|Mux74~0_combout ;
wire \banco_registers|registers[29][21]~q ;
wire \banco_registers|Mux74~1_combout ;
wire \banco_registers|registers[28][21]~q ;
wire \banco_registers|Mux74~2_combout ;
wire \banco_registers|Mux74~3_combout ;
wire \banco_registers|Mux74~5_combout ;
wire \banco_registers|Mux74~9_combout ;
wire \banco_registers|registers[2][22]~q ;
wire \banco_registers|registers[0][22]~q ;
wire \banco_registers|Mux73~6_combout ;
wire \banco_registers|registers[3][22]~q ;
wire \banco_registers|registers[1][22]~q ;
wire \banco_registers|Mux73~7_combout ;
wire \banco_registers|Mux73~8_combout ;
wire \banco_registers|registers[29][22]~q ;
wire \banco_registers|Mux73~0_combout ;
wire \banco_registers|registers[31][22]~q ;
wire \banco_registers|Mux73~4_combout ;
wire \banco_registers|registers[28][22]~q ;
wire \banco_registers|Mux73~2_combout ;
wire \banco_registers|registers[30][22]~q ;
wire \banco_registers|Mux73~1_combout ;
wire \banco_registers|Mux73~3_combout ;
wire \banco_registers|Mux73~5_combout ;
wire \banco_registers|Mux73~9_combout ;
wire \banco_registers|registers[1][23]~feeder_combout ;
wire \banco_registers|registers[1][23]~q ;
wire \banco_registers|registers[0][23]~q ;
wire \banco_registers|Mux72~6_combout ;
wire \banco_registers|registers[2][23]~q ;
wire \banco_registers|registers[3][23]~q ;
wire \banco_registers|Mux72~7_combout ;
wire \banco_registers|Mux72~8_combout ;
wire \banco_registers|registers[29][23]~q ;
wire \banco_registers|Mux72~1_combout ;
wire \banco_registers|registers[28][23]~q ;
wire \banco_registers|Mux72~2_combout ;
wire \banco_registers|Mux72~3_combout ;
wire \banco_registers|registers[31][23]~q ;
wire \banco_registers|Mux72~4_combout ;
wire \banco_registers|registers[30][23]~q ;
wire \banco_registers|Mux72~0_combout ;
wire \banco_registers|Mux72~5_combout ;
wire \banco_registers|Mux72~9_combout ;
wire \banco_registers|registers[31][24]~q ;
wire \banco_registers|Mux71~4_combout ;
wire \banco_registers|registers[28][24]~q ;
wire \banco_registers|Mux71~2_combout ;
wire \banco_registers|registers[30][24]~q ;
wire \banco_registers|Mux71~1_combout ;
wire \banco_registers|Mux71~3_combout ;
wire \banco_registers|registers[29][24]~q ;
wire \banco_registers|Mux71~0_combout ;
wire \banco_registers|Mux71~5_combout ;
wire \banco_registers|registers[2][24]~q ;
wire \banco_registers|registers[0][24]~q ;
wire \banco_registers|Mux71~6_combout ;
wire \banco_registers|registers[3][24]~q ;
wire \banco_registers|registers[1][24]~q ;
wire \banco_registers|Mux71~7_combout ;
wire \banco_registers|Mux71~8_combout ;
wire \banco_registers|Mux71~9_combout ;
wire \banco_registers|registers[1][25]~q ;
wire \banco_registers|registers[0][25]~q ;
wire \banco_registers|Mux70~6_combout ;
wire \banco_registers|registers[2][25]~q ;
wire \banco_registers|registers[3][25]~q ;
wire \banco_registers|Mux70~7_combout ;
wire \banco_registers|Mux70~8_combout ;
wire \banco_registers|registers[31][25]~q ;
wire \banco_registers|Mux70~4_combout ;
wire \banco_registers|registers[28][25]~q ;
wire \banco_registers|Mux70~2_combout ;
wire \banco_registers|registers[29][25]~q ;
wire \banco_registers|Mux70~1_combout ;
wire \banco_registers|Mux70~3_combout ;
wire \banco_registers|registers[30][25]~q ;
wire \banco_registers|Mux70~0_combout ;
wire \banco_registers|Mux70~5_combout ;
wire \banco_registers|Mux70~9_combout ;
wire \banco_registers|registers[3][26]~q ;
wire \banco_registers|registers[1][26]~q ;
wire \banco_registers|registers[2][26]~q ;
wire \banco_registers|registers[0][26]~q ;
wire \banco_registers|Mux69~6_combout ;
wire \banco_registers|Mux69~7_combout ;
wire \banco_registers|Mux69~8_combout ;
wire \banco_registers|registers[31][26]~q ;
wire \banco_registers|Mux69~4_combout ;
wire \banco_registers|registers[28][26]~q ;
wire \banco_registers|Mux69~2_combout ;
wire \banco_registers|registers[30][26]~q ;
wire \banco_registers|Mux69~1_combout ;
wire \banco_registers|Mux69~3_combout ;
wire \banco_registers|registers[29][26]~q ;
wire \banco_registers|Mux69~0_combout ;
wire \banco_registers|Mux69~5_combout ;
wire \banco_registers|Mux69~9_combout ;
wire \banco_registers|registers[31][27]~q ;
wire \banco_registers|Mux68~4_combout ;
wire \banco_registers|registers[30][27]~q ;
wire \banco_registers|Mux68~0_combout ;
wire \banco_registers|registers[29][27]~q ;
wire \banco_registers|Mux68~1_combout ;
wire \banco_registers|registers[28][27]~q ;
wire \banco_registers|Mux68~2_combout ;
wire \banco_registers|Mux68~3_combout ;
wire \banco_registers|Mux68~5_combout ;
wire \banco_registers|registers[1][27]~feeder_combout ;
wire \banco_registers|registers[1][27]~q ;
wire \banco_registers|registers[0][27]~q ;
wire \banco_registers|Mux68~6_combout ;
wire \banco_registers|registers[2][27]~q ;
wire \banco_registers|registers[3][27]~q ;
wire \banco_registers|Mux68~7_combout ;
wire \banco_registers|Mux68~8_combout ;
wire \banco_registers|Mux68~9_combout ;
wire \banco_registers|registers[3][28]~q ;
wire \banco_registers|registers[1][28]~q ;
wire \banco_registers|registers[0][28]~q ;
wire \banco_registers|registers[2][28]~q ;
wire \banco_registers|Mux67~6_combout ;
wire \banco_registers|Mux67~7_combout ;
wire \banco_registers|Mux67~8_combout ;
wire \banco_registers|registers[31][28]~q ;
wire \banco_registers|Mux67~4_combout ;
wire \banco_registers|registers[29][28]~q ;
wire \banco_registers|Mux67~0_combout ;
wire \banco_registers|registers[30][28]~q ;
wire \banco_registers|Mux67~1_combout ;
wire \banco_registers|registers[28][28]~q ;
wire \banco_registers|Mux67~2_combout ;
wire \banco_registers|Mux67~3_combout ;
wire \banco_registers|Mux67~5_combout ;
wire \banco_registers|Mux67~9_combout ;
wire \banco_registers|registers[1][29]~q ;
wire \banco_registers|registers[0][29]~q ;
wire \banco_registers|Mux66~6_combout ;
wire \banco_registers|registers[2][29]~q ;
wire \banco_registers|registers[3][29]~q ;
wire \banco_registers|Mux66~7_combout ;
wire \banco_registers|Mux66~8_combout ;
wire \banco_registers|registers[31][29]~q ;
wire \banco_registers|Mux66~4_combout ;
wire \banco_registers|registers[29][29]~q ;
wire \banco_registers|Mux66~1_combout ;
wire \banco_registers|registers[28][29]~q ;
wire \banco_registers|Mux66~2_combout ;
wire \banco_registers|Mux66~3_combout ;
wire \banco_registers|registers[30][29]~q ;
wire \banco_registers|Mux66~0_combout ;
wire \banco_registers|Mux66~5_combout ;
wire \banco_registers|Mux66~9_combout ;
wire \banco_registers|registers[31][30]~q ;
wire \banco_registers|Mux65~4_combout ;
wire \banco_registers|registers[29][30]~q ;
wire \banco_registers|Mux65~0_combout ;
wire \banco_registers|registers[28][30]~q ;
wire \banco_registers|Mux65~2_combout ;
wire \banco_registers|registers[30][30]~q ;
wire \banco_registers|Mux65~1_combout ;
wire \banco_registers|Mux65~3_combout ;
wire \banco_registers|Mux65~5_combout ;
wire \banco_registers|registers[2][30]~q ;
wire \banco_registers|registers[0][30]~q ;
wire \banco_registers|Mux65~6_combout ;
wire \banco_registers|registers[1][30]~q ;
wire \banco_registers|registers[3][30]~q ;
wire \banco_registers|Mux65~7_combout ;
wire \banco_registers|Mux65~8_combout ;
wire \banco_registers|Mux65~9_combout ;
wire \banco_registers|registers[1][31]~q ;
wire \banco_registers|registers[0][31]~q ;
wire \banco_registers|Mux64~6_combout ;
wire \banco_registers|registers[2][31]~q ;
wire \banco_registers|registers[3][31]~q ;
wire \banco_registers|Mux64~7_combout ;
wire \banco_registers|Mux64~8_combout ;
wire \banco_registers|registers[29][31]~q ;
wire \banco_registers|Mux64~1_combout ;
wire \banco_registers|registers[28][31]~q ;
wire \banco_registers|Mux64~2_combout ;
wire \banco_registers|Mux64~3_combout ;
wire \banco_registers|registers[30][31]~q ;
wire \banco_registers|Mux64~0_combout ;
wire \banco_registers|registers[31][31]~q ;
wire \banco_registers|Mux64~4_combout ;
wire \banco_registers|Mux64~5_combout ;
wire \banco_registers|Mux64~9_combout ;
wire \control_unit|Decoder0~4_combout ;
wire \control_unit|Decoder0~4clkctrl_outclk ;
wire [0:42] \banco_registers|registers_rtl_1_bypass ;
wire [27:0] \div_freq|counter ;
wire [31:0] \Program_counter_0|PC_mais_1 ;
wire [5:0] \control_unit|Sinal_da_Conta ;
wire [31:0] \Program_counter_0|PC ;
wire [31:0] \mem_instru|Instruction ;
wire [0:42] \banco_registers|registers_rtl_0_bypass ;
wire [31:0] \out|registrador_saida ;

wire [35:0] \banco_registers|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \banco_registers|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \Mem_dados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \banco_registers|registers_rtl_0|auto_generated|ram_block1a0~portbdataout  = \banco_registers|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \banco_registers|registers_rtl_0|auto_generated|ram_block1a1  = \banco_registers|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \banco_registers|registers_rtl_0|auto_generated|ram_block1a2  = \banco_registers|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \banco_registers|registers_rtl_0|auto_generated|ram_block1a3  = \banco_registers|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \banco_registers|registers_rtl_0|auto_generated|ram_block1a4  = \banco_registers|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \banco_registers|registers_rtl_0|auto_generated|ram_block1a5  = \banco_registers|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \banco_registers|registers_rtl_0|auto_generated|ram_block1a6  = \banco_registers|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \banco_registers|registers_rtl_0|auto_generated|ram_block1a7  = \banco_registers|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \banco_registers|registers_rtl_0|auto_generated|ram_block1a8  = \banco_registers|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \banco_registers|registers_rtl_0|auto_generated|ram_block1a9  = \banco_registers|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \banco_registers|registers_rtl_0|auto_generated|ram_block1a10  = \banco_registers|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \banco_registers|registers_rtl_0|auto_generated|ram_block1a11  = \banco_registers|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \banco_registers|registers_rtl_0|auto_generated|ram_block1a12  = \banco_registers|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \banco_registers|registers_rtl_0|auto_generated|ram_block1a13  = \banco_registers|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \banco_registers|registers_rtl_0|auto_generated|ram_block1a14  = \banco_registers|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \banco_registers|registers_rtl_0|auto_generated|ram_block1a15  = \banco_registers|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \banco_registers|registers_rtl_0|auto_generated|ram_block1a16  = \banco_registers|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \banco_registers|registers_rtl_0|auto_generated|ram_block1a17  = \banco_registers|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \banco_registers|registers_rtl_0|auto_generated|ram_block1a18  = \banco_registers|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \banco_registers|registers_rtl_0|auto_generated|ram_block1a19  = \banco_registers|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \banco_registers|registers_rtl_0|auto_generated|ram_block1a20  = \banco_registers|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \banco_registers|registers_rtl_0|auto_generated|ram_block1a21  = \banco_registers|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \banco_registers|registers_rtl_0|auto_generated|ram_block1a22  = \banco_registers|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \banco_registers|registers_rtl_0|auto_generated|ram_block1a23  = \banco_registers|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \banco_registers|registers_rtl_0|auto_generated|ram_block1a24  = \banco_registers|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \banco_registers|registers_rtl_0|auto_generated|ram_block1a25  = \banco_registers|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \banco_registers|registers_rtl_0|auto_generated|ram_block1a26  = \banco_registers|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \banco_registers|registers_rtl_0|auto_generated|ram_block1a27  = \banco_registers|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \banco_registers|registers_rtl_0|auto_generated|ram_block1a28  = \banco_registers|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \banco_registers|registers_rtl_0|auto_generated|ram_block1a29  = \banco_registers|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \banco_registers|registers_rtl_0|auto_generated|ram_block1a30  = \banco_registers|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \banco_registers|registers_rtl_0|auto_generated|ram_block1a31  = \banco_registers|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \banco_registers|registers_rtl_1|auto_generated|ram_block1a0~portbdataout  = \banco_registers|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \banco_registers|registers_rtl_1|auto_generated|ram_block1a1  = \banco_registers|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \banco_registers|registers_rtl_1|auto_generated|ram_block1a2  = \banco_registers|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \banco_registers|registers_rtl_1|auto_generated|ram_block1a3  = \banco_registers|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \banco_registers|registers_rtl_1|auto_generated|ram_block1a4  = \banco_registers|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \banco_registers|registers_rtl_1|auto_generated|ram_block1a5  = \banco_registers|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \banco_registers|registers_rtl_1|auto_generated|ram_block1a6  = \banco_registers|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \banco_registers|registers_rtl_1|auto_generated|ram_block1a7  = \banco_registers|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \banco_registers|registers_rtl_1|auto_generated|ram_block1a8  = \banco_registers|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \banco_registers|registers_rtl_1|auto_generated|ram_block1a9  = \banco_registers|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \banco_registers|registers_rtl_1|auto_generated|ram_block1a10  = \banco_registers|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \banco_registers|registers_rtl_1|auto_generated|ram_block1a11  = \banco_registers|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \banco_registers|registers_rtl_1|auto_generated|ram_block1a12  = \banco_registers|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \banco_registers|registers_rtl_1|auto_generated|ram_block1a13  = \banco_registers|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \banco_registers|registers_rtl_1|auto_generated|ram_block1a14  = \banco_registers|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \banco_registers|registers_rtl_1|auto_generated|ram_block1a15  = \banco_registers|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \banco_registers|registers_rtl_1|auto_generated|ram_block1a16  = \banco_registers|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \banco_registers|registers_rtl_1|auto_generated|ram_block1a17  = \banco_registers|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \banco_registers|registers_rtl_1|auto_generated|ram_block1a18  = \banco_registers|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \banco_registers|registers_rtl_1|auto_generated|ram_block1a19  = \banco_registers|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \banco_registers|registers_rtl_1|auto_generated|ram_block1a20  = \banco_registers|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \banco_registers|registers_rtl_1|auto_generated|ram_block1a21  = \banco_registers|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \banco_registers|registers_rtl_1|auto_generated|ram_block1a22  = \banco_registers|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \banco_registers|registers_rtl_1|auto_generated|ram_block1a23  = \banco_registers|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \banco_registers|registers_rtl_1|auto_generated|ram_block1a24  = \banco_registers|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \banco_registers|registers_rtl_1|auto_generated|ram_block1a25  = \banco_registers|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \banco_registers|registers_rtl_1|auto_generated|ram_block1a26  = \banco_registers|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \banco_registers|registers_rtl_1|auto_generated|ram_block1a27  = \banco_registers|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \banco_registers|registers_rtl_1|auto_generated|ram_block1a28  = \banco_registers|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \banco_registers|registers_rtl_1|auto_generated|ram_block1a29  = \banco_registers|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \banco_registers|registers_rtl_1|auto_generated|ram_block1a30  = \banco_registers|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \banco_registers|registers_rtl_1|auto_generated|ram_block1a31  = \banco_registers|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \Mem_dados|ram_rtl_0|auto_generated|ram_block1a0~portbdataout  = \Mem_dados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \Mem_dados|ram_rtl_0|auto_generated|ram_block1a1  = \Mem_dados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \Mem_dados|ram_rtl_0|auto_generated|ram_block1a2  = \Mem_dados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \Mem_dados|ram_rtl_0|auto_generated|ram_block1a3  = \Mem_dados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \Mem_dados|ram_rtl_0|auto_generated|ram_block1a4  = \Mem_dados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \Mem_dados|ram_rtl_0|auto_generated|ram_block1a5  = \Mem_dados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \Mem_dados|ram_rtl_0|auto_generated|ram_block1a6  = \Mem_dados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \Mem_dados|ram_rtl_0|auto_generated|ram_block1a7  = \Mem_dados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \Mem_dados|ram_rtl_0|auto_generated|ram_block1a8  = \Mem_dados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \Mem_dados|ram_rtl_0|auto_generated|ram_block1a9  = \Mem_dados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \Mem_dados|ram_rtl_0|auto_generated|ram_block1a10  = \Mem_dados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \Mem_dados|ram_rtl_0|auto_generated|ram_block1a11  = \Mem_dados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \Mem_dados|ram_rtl_0|auto_generated|ram_block1a12  = \Mem_dados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \Mem_dados|ram_rtl_0|auto_generated|ram_block1a13  = \Mem_dados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \Mem_dados|ram_rtl_0|auto_generated|ram_block1a14  = \Mem_dados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \Mem_dados|ram_rtl_0|auto_generated|ram_block1a15  = \Mem_dados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \Mem_dados|ram_rtl_0|auto_generated|ram_block1a16  = \Mem_dados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \Mem_dados|ram_rtl_0|auto_generated|ram_block1a17  = \Mem_dados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \Mem_dados|ram_rtl_0|auto_generated|ram_block1a18  = \Mem_dados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \Mem_dados|ram_rtl_0|auto_generated|ram_block1a19  = \Mem_dados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \Mem_dados|ram_rtl_0|auto_generated|ram_block1a20  = \Mem_dados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \Mem_dados|ram_rtl_0|auto_generated|ram_block1a21  = \Mem_dados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \Mem_dados|ram_rtl_0|auto_generated|ram_block1a22  = \Mem_dados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \Mem_dados|ram_rtl_0|auto_generated|ram_block1a23  = \Mem_dados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \Mem_dados|ram_rtl_0|auto_generated|ram_block1a24  = \Mem_dados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \Mem_dados|ram_rtl_0|auto_generated|ram_block1a25  = \Mem_dados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \Mem_dados|ram_rtl_0|auto_generated|ram_block1a26  = \Mem_dados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \Mem_dados|ram_rtl_0|auto_generated|ram_block1a27  = \Mem_dados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \Mem_dados|ram_rtl_0|auto_generated|ram_block1a28  = \Mem_dados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \Mem_dados|ram_rtl_0|auto_generated|ram_block1a29  = \Mem_dados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \Mem_dados|ram_rtl_0|auto_generated|ram_block1a30  = \Mem_dados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \Mem_dados|ram_rtl_0|auto_generated|ram_block1a31  = \Mem_dados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \PC[0]~output (
	.i(!\Program_counter_0|PC_mais_1 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[0]~output .bus_hold = "false";
defparam \PC[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \PC[1]~output (
	.i(\Program_counter_0|PC [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[1]~output .bus_hold = "false";
defparam \PC[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \PC[2]~output (
	.i(\Program_counter_0|PC [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[2]~output .bus_hold = "false";
defparam \PC[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N2
cycloneive_io_obuf \PC[3]~output (
	.i(\Program_counter_0|PC [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[3]~output .bus_hold = "false";
defparam \PC[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \PC[4]~output (
	.i(\Program_counter_0|PC [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[4]~output .bus_hold = "false";
defparam \PC[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \PC[5]~output (
	.i(\Program_counter_0|PC [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[5]~output .bus_hold = "false";
defparam \PC[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \PC[6]~output (
	.i(\Program_counter_0|PC [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[6]~output .bus_hold = "false";
defparam \PC[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \PC[7]~output (
	.i(\Program_counter_0|PC [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[7]~output .bus_hold = "false";
defparam \PC[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y51_N16
cycloneive_io_obuf \PC[8]~output (
	.i(\Program_counter_0|PC [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[8]~output .bus_hold = "false";
defparam \PC[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N2
cycloneive_io_obuf \PC[9]~output (
	.i(\Program_counter_0|PC [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[9]~output .bus_hold = "false";
defparam \PC[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N16
cycloneive_io_obuf \PC[10]~output (
	.i(\Program_counter_0|PC [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[10]~output .bus_hold = "false";
defparam \PC[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N16
cycloneive_io_obuf \PC[11]~output (
	.i(\Program_counter_0|PC [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[11]~output .bus_hold = "false";
defparam \PC[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \PC[12]~output (
	.i(\Program_counter_0|PC [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[12]~output .bus_hold = "false";
defparam \PC[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N9
cycloneive_io_obuf \PC[13]~output (
	.i(\Program_counter_0|PC [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[13]~output .bus_hold = "false";
defparam \PC[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N9
cycloneive_io_obuf \PC[14]~output (
	.i(\Program_counter_0|PC [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[14]~output .bus_hold = "false";
defparam \PC[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y54_N9
cycloneive_io_obuf \PC[15]~output (
	.i(\Program_counter_0|PC [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[15]~output .bus_hold = "false";
defparam \PC[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N16
cycloneive_io_obuf \PC[16]~output (
	.i(\Program_counter_0|PC [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[16]~output .bus_hold = "false";
defparam \PC[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \PC[17]~output (
	.i(\Program_counter_0|PC [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[17]~output .bus_hold = "false";
defparam \PC[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N23
cycloneive_io_obuf \PC[18]~output (
	.i(\Program_counter_0|PC [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[18]~output .bus_hold = "false";
defparam \PC[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N9
cycloneive_io_obuf \PC[19]~output (
	.i(\Program_counter_0|PC [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[19]~output .bus_hold = "false";
defparam \PC[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \PC[20]~output (
	.i(\Program_counter_0|PC [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[20]~output .bus_hold = "false";
defparam \PC[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \PC[21]~output (
	.i(\Program_counter_0|PC [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[21]~output .bus_hold = "false";
defparam \PC[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N23
cycloneive_io_obuf \PC[22]~output (
	.i(\Program_counter_0|PC [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[22]~output .bus_hold = "false";
defparam \PC[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N16
cycloneive_io_obuf \PC[23]~output (
	.i(\Program_counter_0|PC [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[23]~output .bus_hold = "false";
defparam \PC[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \PC[24]~output (
	.i(\Program_counter_0|PC [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[24]~output .bus_hold = "false";
defparam \PC[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \PC[25]~output (
	.i(\Program_counter_0|PC [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[25]~output .bus_hold = "false";
defparam \PC[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N16
cycloneive_io_obuf \PC[26]~output (
	.i(\Program_counter_0|PC [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[26]~output .bus_hold = "false";
defparam \PC[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \PC[27]~output (
	.i(\Program_counter_0|PC [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[27]~output .bus_hold = "false";
defparam \PC[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \PC[28]~output (
	.i(\Program_counter_0|PC [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[28]~output .bus_hold = "false";
defparam \PC[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \PC[29]~output (
	.i(\Program_counter_0|PC [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[29]~output .bus_hold = "false";
defparam \PC[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \PC[30]~output (
	.i(\Program_counter_0|PC [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[30]~output .bus_hold = "false";
defparam \PC[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N23
cycloneive_io_obuf \PC[31]~output (
	.i(\Program_counter_0|PC [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[31]~output .bus_hold = "false";
defparam \PC[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N23
cycloneive_io_obuf \instrucao[0]~output (
	.i(\mem_instru|Instruction [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucao[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucao[0]~output .bus_hold = "false";
defparam \instrucao[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \instrucao[1]~output (
	.i(\mem_instru|Instruction [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucao[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucao[1]~output .bus_hold = "false";
defparam \instrucao[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N9
cycloneive_io_obuf \instrucao[2]~output (
	.i(\mem_instru|Instruction [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucao[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucao[2]~output .bus_hold = "false";
defparam \instrucao[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \instrucao[3]~output (
	.i(\mem_instru|Instruction [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucao[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucao[3]~output .bus_hold = "false";
defparam \instrucao[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \instrucao[4]~output (
	.i(\mem_instru|Instruction [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucao[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucao[4]~output .bus_hold = "false";
defparam \instrucao[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N16
cycloneive_io_obuf \instrucao[5]~output (
	.i(\mem_instru|Instruction [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucao[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucao[5]~output .bus_hold = "false";
defparam \instrucao[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \instrucao[6]~output (
	.i(\mem_instru|Instruction [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucao[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucao[6]~output .bus_hold = "false";
defparam \instrucao[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \instrucao[7]~output (
	.i(\mem_instru|Instruction [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucao[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucao[7]~output .bus_hold = "false";
defparam \instrucao[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N2
cycloneive_io_obuf \instrucao[8]~output (
	.i(\mem_instru|Instruction [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucao[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucao[8]~output .bus_hold = "false";
defparam \instrucao[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \instrucao[9]~output (
	.i(\mem_instru|Instruction [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucao[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucao[9]~output .bus_hold = "false";
defparam \instrucao[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y73_N9
cycloneive_io_obuf \instrucao[10]~output (
	.i(\mem_instru|Instruction [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucao[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucao[10]~output .bus_hold = "false";
defparam \instrucao[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N23
cycloneive_io_obuf \instrucao[11]~output (
	.i(\mem_instru|Instruction [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucao[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucao[11]~output .bus_hold = "false";
defparam \instrucao[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
cycloneive_io_obuf \instrucao[12]~output (
	.i(\mem_instru|Instruction [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucao[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucao[12]~output .bus_hold = "false";
defparam \instrucao[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \instrucao[13]~output (
	.i(\mem_instru|Instruction [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucao[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucao[13]~output .bus_hold = "false";
defparam \instrucao[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N23
cycloneive_io_obuf \instrucao[14]~output (
	.i(\mem_instru|Instruction [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucao[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucao[14]~output .bus_hold = "false";
defparam \instrucao[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \instrucao[15]~output (
	.i(\mem_instru|Instruction [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucao[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucao[15]~output .bus_hold = "false";
defparam \instrucao[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N23
cycloneive_io_obuf \instrucao[16]~output (
	.i(\mem_instru|Instruction [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucao[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucao[16]~output .bus_hold = "false";
defparam \instrucao[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
cycloneive_io_obuf \instrucao[17]~output (
	.i(\mem_instru|Instruction [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucao[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucao[17]~output .bus_hold = "false";
defparam \instrucao[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \instrucao[18]~output (
	.i(\mem_instru|Instruction [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucao[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucao[18]~output .bus_hold = "false";
defparam \instrucao[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N23
cycloneive_io_obuf \instrucao[19]~output (
	.i(\mem_instru|Instruction [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucao[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucao[19]~output .bus_hold = "false";
defparam \instrucao[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N16
cycloneive_io_obuf \instrucao[20]~output (
	.i(\mem_instru|Instruction [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucao[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucao[20]~output .bus_hold = "false";
defparam \instrucao[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
cycloneive_io_obuf \instrucao[21]~output (
	.i(\mem_instru|Instruction [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucao[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucao[21]~output .bus_hold = "false";
defparam \instrucao[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N16
cycloneive_io_obuf \instrucao[22]~output (
	.i(\mem_instru|Instruction [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucao[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucao[22]~output .bus_hold = "false";
defparam \instrucao[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N2
cycloneive_io_obuf \instrucao[23]~output (
	.i(\mem_instru|Instruction [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucao[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucao[23]~output .bus_hold = "false";
defparam \instrucao[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N23
cycloneive_io_obuf \instrucao[24]~output (
	.i(\mem_instru|Instruction [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucao[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucao[24]~output .bus_hold = "false";
defparam \instrucao[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N16
cycloneive_io_obuf \instrucao[25]~output (
	.i(\mem_instru|Instruction [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucao[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucao[25]~output .bus_hold = "false";
defparam \instrucao[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
cycloneive_io_obuf \instrucao[26]~output (
	.i(\mem_instru|Instruction [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucao[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucao[26]~output .bus_hold = "false";
defparam \instrucao[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \instrucao[27]~output (
	.i(\mem_instru|Instruction [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucao[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucao[27]~output .bus_hold = "false";
defparam \instrucao[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N9
cycloneive_io_obuf \instrucao[28]~output (
	.i(\mem_instru|Instruction [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucao[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucao[28]~output .bus_hold = "false";
defparam \instrucao[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N16
cycloneive_io_obuf \instrucao[29]~output (
	.i(\mem_instru|Instruction [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucao[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucao[29]~output .bus_hold = "false";
defparam \instrucao[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N9
cycloneive_io_obuf \instrucao[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucao[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucao[30]~output .bus_hold = "false";
defparam \instrucao[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
cycloneive_io_obuf \instrucao[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucao[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucao[31]~output .bus_hold = "false";
defparam \instrucao[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N2
cycloneive_io_obuf \ALu_out[0]~output (
	.i(\ALU_0|Selector31~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALu_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALu_out[0]~output .bus_hold = "false";
defparam \ALu_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N9
cycloneive_io_obuf \ALu_out[1]~output (
	.i(\ALU_0|Selector30~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALu_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALu_out[1]~output .bus_hold = "false";
defparam \ALu_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y53_N16
cycloneive_io_obuf \ALu_out[2]~output (
	.i(\ALU_0|Selector29~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALu_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALu_out[2]~output .bus_hold = "false";
defparam \ALu_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \ALu_out[3]~output (
	.i(\ALU_0|Selector28~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALu_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALu_out[3]~output .bus_hold = "false";
defparam \ALu_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N9
cycloneive_io_obuf \ALu_out[4]~output (
	.i(\ALU_0|Selector27~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALu_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALu_out[4]~output .bus_hold = "false";
defparam \ALu_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \ALu_out[5]~output (
	.i(\ALU_0|Selector26~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALu_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALu_out[5]~output .bus_hold = "false";
defparam \ALu_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \ALu_out[6]~output (
	.i(\ALU_0|Selector25~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALu_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALu_out[6]~output .bus_hold = "false";
defparam \ALu_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \ALu_out[7]~output (
	.i(\ALU_0|Selector24~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALu_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALu_out[7]~output .bus_hold = "false";
defparam \ALu_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N16
cycloneive_io_obuf \ALu_out[8]~output (
	.i(\ALU_0|Selector23~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALu_out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALu_out[8]~output .bus_hold = "false";
defparam \ALu_out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y59_N23
cycloneive_io_obuf \ALu_out[9]~output (
	.i(\ALU_0|Selector22~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALu_out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALu_out[9]~output .bus_hold = "false";
defparam \ALu_out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N23
cycloneive_io_obuf \ALu_out[10]~output (
	.i(\ALU_0|Selector21~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALu_out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALu_out[10]~output .bus_hold = "false";
defparam \ALu_out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N16
cycloneive_io_obuf \ALu_out[11]~output (
	.i(\ALU_0|Selector20~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALu_out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALu_out[11]~output .bus_hold = "false";
defparam \ALu_out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N2
cycloneive_io_obuf \ALu_out[12]~output (
	.i(\ALU_0|Selector19~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALu_out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALu_out[12]~output .bus_hold = "false";
defparam \ALu_out[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N23
cycloneive_io_obuf \ALu_out[13]~output (
	.i(\ALU_0|Selector18~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALu_out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALu_out[13]~output .bus_hold = "false";
defparam \ALu_out[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y23_N9
cycloneive_io_obuf \ALu_out[14]~output (
	.i(\ALU_0|Selector17~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALu_out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALu_out[14]~output .bus_hold = "false";
defparam \ALu_out[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \ALu_out[15]~output (
	.i(\ALU_0|Selector16~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALu_out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALu_out[15]~output .bus_hold = "false";
defparam \ALu_out[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \ALu_out[16]~output (
	.i(\ALU_0|Selector15~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALu_out[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALu_out[16]~output .bus_hold = "false";
defparam \ALu_out[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \ALu_out[17]~output (
	.i(\ALU_0|Selector14~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALu_out[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALu_out[17]~output .bus_hold = "false";
defparam \ALu_out[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N2
cycloneive_io_obuf \ALu_out[18]~output (
	.i(\ALU_0|Selector13~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALu_out[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALu_out[18]~output .bus_hold = "false";
defparam \ALu_out[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N9
cycloneive_io_obuf \ALu_out[19]~output (
	.i(\ALU_0|Selector12~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALu_out[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALu_out[19]~output .bus_hold = "false";
defparam \ALu_out[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N2
cycloneive_io_obuf \ALu_out[20]~output (
	.i(\ALU_0|Selector11~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALu_out[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALu_out[20]~output .bus_hold = "false";
defparam \ALu_out[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \ALu_out[21]~output (
	.i(\ALU_0|Selector10~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALu_out[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALu_out[21]~output .bus_hold = "false";
defparam \ALu_out[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N23
cycloneive_io_obuf \ALu_out[22]~output (
	.i(\ALU_0|Selector9~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALu_out[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALu_out[22]~output .bus_hold = "false";
defparam \ALu_out[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \ALu_out[23]~output (
	.i(\ALU_0|Selector8~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALu_out[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALu_out[23]~output .bus_hold = "false";
defparam \ALu_out[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \ALu_out[24]~output (
	.i(\ALU_0|Selector7~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALu_out[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALu_out[24]~output .bus_hold = "false";
defparam \ALu_out[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N2
cycloneive_io_obuf \ALu_out[25]~output (
	.i(\ALU_0|Selector6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALu_out[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALu_out[25]~output .bus_hold = "false";
defparam \ALu_out[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \ALu_out[26]~output (
	.i(\ALU_0|Selector5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALu_out[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALu_out[26]~output .bus_hold = "false";
defparam \ALu_out[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N2
cycloneive_io_obuf \ALu_out[27]~output (
	.i(\ALU_0|Selector4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALu_out[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALu_out[27]~output .bus_hold = "false";
defparam \ALu_out[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N9
cycloneive_io_obuf \ALu_out[28]~output (
	.i(\ALU_0|Selector3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALu_out[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALu_out[28]~output .bus_hold = "false";
defparam \ALu_out[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \ALu_out[29]~output (
	.i(\ALU_0|Selector2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALu_out[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALu_out[29]~output .bus_hold = "false";
defparam \ALu_out[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N16
cycloneive_io_obuf \ALu_out[30]~output (
	.i(\ALU_0|Selector1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALu_out[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALu_out[30]~output .bus_hold = "false";
defparam \ALu_out[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \ALu_out[31]~output (
	.i(\ALU_0|Selector0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALu_out[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALu_out[31]~output .bus_hold = "false";
defparam \ALu_out[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N9
cycloneive_io_obuf \escrever_dados[0]~output (
	.i(\mux_mem_dados|out[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\escrever_dados[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \escrever_dados[0]~output .bus_hold = "false";
defparam \escrever_dados[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N16
cycloneive_io_obuf \escrever_dados[1]~output (
	.i(\mux_mem_dados|out[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\escrever_dados[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \escrever_dados[1]~output .bus_hold = "false";
defparam \escrever_dados[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y60_N16
cycloneive_io_obuf \escrever_dados[2]~output (
	.i(\mux_mem_dados|out[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\escrever_dados[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \escrever_dados[2]~output .bus_hold = "false";
defparam \escrever_dados[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N2
cycloneive_io_obuf \escrever_dados[3]~output (
	.i(\mux_mem_dados|out[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\escrever_dados[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \escrever_dados[3]~output .bus_hold = "false";
defparam \escrever_dados[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N16
cycloneive_io_obuf \escrever_dados[4]~output (
	.i(\mux_mem_dados|out[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\escrever_dados[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \escrever_dados[4]~output .bus_hold = "false";
defparam \escrever_dados[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \escrever_dados[5]~output (
	.i(\mux_mem_dados|out[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\escrever_dados[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \escrever_dados[5]~output .bus_hold = "false";
defparam \escrever_dados[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \escrever_dados[6]~output (
	.i(\mux_mem_dados|out[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\escrever_dados[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \escrever_dados[6]~output .bus_hold = "false";
defparam \escrever_dados[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N16
cycloneive_io_obuf \escrever_dados[7]~output (
	.i(\mux_mem_dados|out[7]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\escrever_dados[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \escrever_dados[7]~output .bus_hold = "false";
defparam \escrever_dados[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N16
cycloneive_io_obuf \escrever_dados[8]~output (
	.i(\mux_mem_dados|out[8]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\escrever_dados[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \escrever_dados[8]~output .bus_hold = "false";
defparam \escrever_dados[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \escrever_dados[9]~output (
	.i(\mux_mem_dados|out[9]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\escrever_dados[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \escrever_dados[9]~output .bus_hold = "false";
defparam \escrever_dados[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y53_N9
cycloneive_io_obuf \escrever_dados[10]~output (
	.i(\mux_mem_dados|out[10]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\escrever_dados[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \escrever_dados[10]~output .bus_hold = "false";
defparam \escrever_dados[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N23
cycloneive_io_obuf \escrever_dados[11]~output (
	.i(\mux_mem_dados|out[11]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\escrever_dados[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \escrever_dados[11]~output .bus_hold = "false";
defparam \escrever_dados[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N9
cycloneive_io_obuf \escrever_dados[12]~output (
	.i(\mux_mem_dados|out[12]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\escrever_dados[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \escrever_dados[12]~output .bus_hold = "false";
defparam \escrever_dados[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N9
cycloneive_io_obuf \escrever_dados[13]~output (
	.i(\mux_mem_dados|out[13]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\escrever_dados[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \escrever_dados[13]~output .bus_hold = "false";
defparam \escrever_dados[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N23
cycloneive_io_obuf \escrever_dados[14]~output (
	.i(\mux_mem_dados|out[14]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\escrever_dados[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \escrever_dados[14]~output .bus_hold = "false";
defparam \escrever_dados[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N23
cycloneive_io_obuf \escrever_dados[15]~output (
	.i(\mux_mem_dados|out[15]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\escrever_dados[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \escrever_dados[15]~output .bus_hold = "false";
defparam \escrever_dados[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \escrever_dados[16]~output (
	.i(\mux_mem_dados|out[16]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\escrever_dados[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \escrever_dados[16]~output .bus_hold = "false";
defparam \escrever_dados[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \escrever_dados[17]~output (
	.i(\mux_mem_dados|out[17]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\escrever_dados[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \escrever_dados[17]~output .bus_hold = "false";
defparam \escrever_dados[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \escrever_dados[18]~output (
	.i(\mux_mem_dados|out[18]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\escrever_dados[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \escrever_dados[18]~output .bus_hold = "false";
defparam \escrever_dados[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N16
cycloneive_io_obuf \escrever_dados[19]~output (
	.i(\mux_mem_dados|out[19]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\escrever_dados[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \escrever_dados[19]~output .bus_hold = "false";
defparam \escrever_dados[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N16
cycloneive_io_obuf \escrever_dados[20]~output (
	.i(\mux_mem_dados|out[20]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\escrever_dados[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \escrever_dados[20]~output .bus_hold = "false";
defparam \escrever_dados[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y58_N16
cycloneive_io_obuf \escrever_dados[21]~output (
	.i(\mux_mem_dados|out[21]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\escrever_dados[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \escrever_dados[21]~output .bus_hold = "false";
defparam \escrever_dados[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \escrever_dados[22]~output (
	.i(\mux_mem_dados|out[22]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\escrever_dados[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \escrever_dados[22]~output .bus_hold = "false";
defparam \escrever_dados[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \escrever_dados[23]~output (
	.i(\mux_mem_dados|out[23]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\escrever_dados[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \escrever_dados[23]~output .bus_hold = "false";
defparam \escrever_dados[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N16
cycloneive_io_obuf \escrever_dados[24]~output (
	.i(\mux_mem_dados|out[24]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\escrever_dados[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \escrever_dados[24]~output .bus_hold = "false";
defparam \escrever_dados[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N2
cycloneive_io_obuf \escrever_dados[25]~output (
	.i(\mux_mem_dados|out[25]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\escrever_dados[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \escrever_dados[25]~output .bus_hold = "false";
defparam \escrever_dados[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N2
cycloneive_io_obuf \escrever_dados[26]~output (
	.i(\mux_mem_dados|out[26]~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\escrever_dados[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \escrever_dados[26]~output .bus_hold = "false";
defparam \escrever_dados[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N23
cycloneive_io_obuf \escrever_dados[27]~output (
	.i(\mux_mem_dados|out[27]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\escrever_dados[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \escrever_dados[27]~output .bus_hold = "false";
defparam \escrever_dados[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N23
cycloneive_io_obuf \escrever_dados[28]~output (
	.i(\mux_mem_dados|out[28]~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\escrever_dados[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \escrever_dados[28]~output .bus_hold = "false";
defparam \escrever_dados[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N23
cycloneive_io_obuf \escrever_dados[29]~output (
	.i(\mux_mem_dados|out[29]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\escrever_dados[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \escrever_dados[29]~output .bus_hold = "false";
defparam \escrever_dados[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \escrever_dados[30]~output (
	.i(\mux_mem_dados|out[30]~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\escrever_dados[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \escrever_dados[30]~output .bus_hold = "false";
defparam \escrever_dados[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \escrever_dados[31]~output (
	.i(\mux_mem_dados|out[31]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\escrever_dados[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \escrever_dados[31]~output .bus_hold = "false";
defparam \escrever_dados[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \novo_escrever_dados[0]~output (
	.i(\comb_7|out[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\novo_escrever_dados[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \novo_escrever_dados[0]~output .bus_hold = "false";
defparam \novo_escrever_dados[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \novo_escrever_dados[1]~output (
	.i(\comb_7|out[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\novo_escrever_dados[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \novo_escrever_dados[1]~output .bus_hold = "false";
defparam \novo_escrever_dados[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \novo_escrever_dados[2]~output (
	.i(\comb_7|out[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\novo_escrever_dados[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \novo_escrever_dados[2]~output .bus_hold = "false";
defparam \novo_escrever_dados[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N2
cycloneive_io_obuf \novo_escrever_dados[3]~output (
	.i(\comb_7|out[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\novo_escrever_dados[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \novo_escrever_dados[3]~output .bus_hold = "false";
defparam \novo_escrever_dados[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N2
cycloneive_io_obuf \novo_escrever_dados[4]~output (
	.i(\comb_7|out[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\novo_escrever_dados[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \novo_escrever_dados[4]~output .bus_hold = "false";
defparam \novo_escrever_dados[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \novo_escrever_dados[5]~output (
	.i(\comb_7|out[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\novo_escrever_dados[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \novo_escrever_dados[5]~output .bus_hold = "false";
defparam \novo_escrever_dados[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \novo_escrever_dados[6]~output (
	.i(\comb_7|out[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\novo_escrever_dados[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \novo_escrever_dados[6]~output .bus_hold = "false";
defparam \novo_escrever_dados[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N2
cycloneive_io_obuf \novo_escrever_dados[7]~output (
	.i(\comb_7|out[7]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\novo_escrever_dados[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \novo_escrever_dados[7]~output .bus_hold = "false";
defparam \novo_escrever_dados[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N16
cycloneive_io_obuf \novo_escrever_dados[8]~output (
	.i(\comb_7|out[8]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\novo_escrever_dados[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \novo_escrever_dados[8]~output .bus_hold = "false";
defparam \novo_escrever_dados[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \novo_escrever_dados[9]~output (
	.i(\comb_7|out[9]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\novo_escrever_dados[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \novo_escrever_dados[9]~output .bus_hold = "false";
defparam \novo_escrever_dados[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N2
cycloneive_io_obuf \novo_escrever_dados[10]~output (
	.i(\comb_7|out[10]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\novo_escrever_dados[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \novo_escrever_dados[10]~output .bus_hold = "false";
defparam \novo_escrever_dados[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N16
cycloneive_io_obuf \novo_escrever_dados[11]~output (
	.i(\comb_7|out[11]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\novo_escrever_dados[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \novo_escrever_dados[11]~output .bus_hold = "false";
defparam \novo_escrever_dados[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \novo_escrever_dados[12]~output (
	.i(\comb_7|out[12]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\novo_escrever_dados[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \novo_escrever_dados[12]~output .bus_hold = "false";
defparam \novo_escrever_dados[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N9
cycloneive_io_obuf \novo_escrever_dados[13]~output (
	.i(\comb_7|out[13]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\novo_escrever_dados[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \novo_escrever_dados[13]~output .bus_hold = "false";
defparam \novo_escrever_dados[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
cycloneive_io_obuf \novo_escrever_dados[14]~output (
	.i(\comb_7|out[14]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\novo_escrever_dados[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \novo_escrever_dados[14]~output .bus_hold = "false";
defparam \novo_escrever_dados[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N23
cycloneive_io_obuf \novo_escrever_dados[15]~output (
	.i(\comb_7|out[15]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\novo_escrever_dados[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \novo_escrever_dados[15]~output .bus_hold = "false";
defparam \novo_escrever_dados[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \novo_escrever_dados[16]~output (
	.i(\comb_7|out[16]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\novo_escrever_dados[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \novo_escrever_dados[16]~output .bus_hold = "false";
defparam \novo_escrever_dados[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N2
cycloneive_io_obuf \novo_escrever_dados[17]~output (
	.i(\comb_7|out[17]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\novo_escrever_dados[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \novo_escrever_dados[17]~output .bus_hold = "false";
defparam \novo_escrever_dados[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \novo_escrever_dados[18]~output (
	.i(\comb_7|out[18]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\novo_escrever_dados[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \novo_escrever_dados[18]~output .bus_hold = "false";
defparam \novo_escrever_dados[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N9
cycloneive_io_obuf \novo_escrever_dados[19]~output (
	.i(\comb_7|out[19]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\novo_escrever_dados[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \novo_escrever_dados[19]~output .bus_hold = "false";
defparam \novo_escrever_dados[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \novo_escrever_dados[20]~output (
	.i(\comb_7|out[20]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\novo_escrever_dados[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \novo_escrever_dados[20]~output .bus_hold = "false";
defparam \novo_escrever_dados[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N9
cycloneive_io_obuf \novo_escrever_dados[21]~output (
	.i(\comb_7|out[21]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\novo_escrever_dados[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \novo_escrever_dados[21]~output .bus_hold = "false";
defparam \novo_escrever_dados[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \novo_escrever_dados[22]~output (
	.i(\comb_7|out[22]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\novo_escrever_dados[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \novo_escrever_dados[22]~output .bus_hold = "false";
defparam \novo_escrever_dados[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N23
cycloneive_io_obuf \novo_escrever_dados[23]~output (
	.i(\comb_7|out[23]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\novo_escrever_dados[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \novo_escrever_dados[23]~output .bus_hold = "false";
defparam \novo_escrever_dados[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \novo_escrever_dados[24]~output (
	.i(\comb_7|out[24]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\novo_escrever_dados[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \novo_escrever_dados[24]~output .bus_hold = "false";
defparam \novo_escrever_dados[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N16
cycloneive_io_obuf \novo_escrever_dados[25]~output (
	.i(\comb_7|out[25]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\novo_escrever_dados[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \novo_escrever_dados[25]~output .bus_hold = "false";
defparam \novo_escrever_dados[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N9
cycloneive_io_obuf \novo_escrever_dados[26]~output (
	.i(\comb_7|out[26]~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\novo_escrever_dados[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \novo_escrever_dados[26]~output .bus_hold = "false";
defparam \novo_escrever_dados[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N16
cycloneive_io_obuf \novo_escrever_dados[27]~output (
	.i(\comb_7|out[27]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\novo_escrever_dados[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \novo_escrever_dados[27]~output .bus_hold = "false";
defparam \novo_escrever_dados[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \novo_escrever_dados[28]~output (
	.i(\comb_7|out[28]~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\novo_escrever_dados[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \novo_escrever_dados[28]~output .bus_hold = "false";
defparam \novo_escrever_dados[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \novo_escrever_dados[29]~output (
	.i(\comb_7|out[29]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\novo_escrever_dados[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \novo_escrever_dados[29]~output .bus_hold = "false";
defparam \novo_escrever_dados[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \novo_escrever_dados[30]~output (
	.i(\comb_7|out[30]~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\novo_escrever_dados[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \novo_escrever_dados[30]~output .bus_hold = "false";
defparam \novo_escrever_dados[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N2
cycloneive_io_obuf \novo_escrever_dados[31]~output (
	.i(\comb_7|out[31]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\novo_escrever_dados[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \novo_escrever_dados[31]~output .bus_hold = "false";
defparam \novo_escrever_dados[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N2
cycloneive_io_obuf \Rs[0]~output (
	.i(\banco_registers|Mux0~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rs[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rs[0]~output .bus_hold = "false";
defparam \Rs[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N23
cycloneive_io_obuf \Rs[1]~output (
	.i(\banco_registers|Mux0~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rs[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rs[1]~output .bus_hold = "false";
defparam \Rs[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \Rs[2]~output (
	.i(\banco_registers|Mux0~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rs[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rs[2]~output .bus_hold = "false";
defparam \Rs[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N9
cycloneive_io_obuf \Rs[3]~output (
	.i(\banco_registers|Mux0~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rs[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rs[3]~output .bus_hold = "false";
defparam \Rs[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N23
cycloneive_io_obuf \Rs[4]~output (
	.i(\banco_registers|Mux0~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rs[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rs[4]~output .bus_hold = "false";
defparam \Rs[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N16
cycloneive_io_obuf \Rs[5]~output (
	.i(\banco_registers|Mux0~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rs[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rs[5]~output .bus_hold = "false";
defparam \Rs[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N9
cycloneive_io_obuf \Rs[6]~output (
	.i(\banco_registers|Mux0~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rs[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rs[6]~output .bus_hold = "false";
defparam \Rs[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N2
cycloneive_io_obuf \Rs[7]~output (
	.i(\banco_registers|Mux0~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rs[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rs[7]~output .bus_hold = "false";
defparam \Rs[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \Rs[8]~output (
	.i(\banco_registers|Mux0~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rs[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rs[8]~output .bus_hold = "false";
defparam \Rs[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N9
cycloneive_io_obuf \Rs[9]~output (
	.i(\banco_registers|Mux0~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rs[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rs[9]~output .bus_hold = "false";
defparam \Rs[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N2
cycloneive_io_obuf \Rs[10]~output (
	.i(\banco_registers|Mux0~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rs[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rs[10]~output .bus_hold = "false";
defparam \Rs[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y42_N16
cycloneive_io_obuf \Rs[11]~output (
	.i(\banco_registers|Mux0~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rs[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rs[11]~output .bus_hold = "false";
defparam \Rs[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N23
cycloneive_io_obuf \Rs[12]~output (
	.i(\banco_registers|Mux0~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rs[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rs[12]~output .bus_hold = "false";
defparam \Rs[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N16
cycloneive_io_obuf \Rs[13]~output (
	.i(\banco_registers|Mux0~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rs[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rs[13]~output .bus_hold = "false";
defparam \Rs[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N2
cycloneive_io_obuf \Rs[14]~output (
	.i(\banco_registers|Mux0~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rs[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rs[14]~output .bus_hold = "false";
defparam \Rs[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N16
cycloneive_io_obuf \Rs[15]~output (
	.i(\banco_registers|Mux0~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rs[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rs[15]~output .bus_hold = "false";
defparam \Rs[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N23
cycloneive_io_obuf \Rs[16]~output (
	.i(\banco_registers|Mux0~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rs[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rs[16]~output .bus_hold = "false";
defparam \Rs[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N2
cycloneive_io_obuf \Rs[17]~output (
	.i(\banco_registers|Mux0~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rs[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rs[17]~output .bus_hold = "false";
defparam \Rs[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N2
cycloneive_io_obuf \Rs[18]~output (
	.i(\banco_registers|Mux0~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rs[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rs[18]~output .bus_hold = "false";
defparam \Rs[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N16
cycloneive_io_obuf \Rs[19]~output (
	.i(\banco_registers|Mux0~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rs[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rs[19]~output .bus_hold = "false";
defparam \Rs[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \Rs[20]~output (
	.i(\banco_registers|Mux0~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rs[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rs[20]~output .bus_hold = "false";
defparam \Rs[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N2
cycloneive_io_obuf \Rs[21]~output (
	.i(\banco_registers|Mux0~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rs[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rs[21]~output .bus_hold = "false";
defparam \Rs[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y23_N2
cycloneive_io_obuf \Rs[22]~output (
	.i(\banco_registers|Mux0~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rs[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rs[22]~output .bus_hold = "false";
defparam \Rs[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N2
cycloneive_io_obuf \Rs[23]~output (
	.i(\banco_registers|Mux0~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rs[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rs[23]~output .bus_hold = "false";
defparam \Rs[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N2
cycloneive_io_obuf \Rs[24]~output (
	.i(\banco_registers|Mux0~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rs[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rs[24]~output .bus_hold = "false";
defparam \Rs[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \Rs[25]~output (
	.i(\banco_registers|Mux0~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rs[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rs[25]~output .bus_hold = "false";
defparam \Rs[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \Rs[26]~output (
	.i(\banco_registers|Mux0~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rs[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rs[26]~output .bus_hold = "false";
defparam \Rs[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N9
cycloneive_io_obuf \Rs[27]~output (
	.i(\banco_registers|Mux0~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rs[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rs[27]~output .bus_hold = "false";
defparam \Rs[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \Rs[28]~output (
	.i(\banco_registers|Mux0~32_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rs[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rs[28]~output .bus_hold = "false";
defparam \Rs[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N9
cycloneive_io_obuf \Rs[29]~output (
	.i(\banco_registers|Mux0~33_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rs[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rs[29]~output .bus_hold = "false";
defparam \Rs[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N23
cycloneive_io_obuf \Rs[30]~output (
	.i(\banco_registers|Mux0~34_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rs[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rs[30]~output .bus_hold = "false";
defparam \Rs[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N16
cycloneive_io_obuf \Rs[31]~output (
	.i(\banco_registers|Mux0~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rs[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rs[31]~output .bus_hold = "false";
defparam \Rs[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N23
cycloneive_io_obuf \Rt[0]~output (
	.i(\banco_registers|Mux32~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rt[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rt[0]~output .bus_hold = "false";
defparam \Rt[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y43_N16
cycloneive_io_obuf \Rt[1]~output (
	.i(\banco_registers|Mux32~32_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rt[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rt[1]~output .bus_hold = "false";
defparam \Rt[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \Rt[2]~output (
	.i(\banco_registers|Mux32~33_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rt[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rt[2]~output .bus_hold = "false";
defparam \Rt[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \Rt[3]~output (
	.i(\banco_registers|Mux32~34_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rt[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rt[3]~output .bus_hold = "false";
defparam \Rt[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \Rt[4]~output (
	.i(\banco_registers|Mux32~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rt[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rt[4]~output .bus_hold = "false";
defparam \Rt[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \Rt[5]~output (
	.i(\banco_registers|Mux32~36_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rt[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rt[5]~output .bus_hold = "false";
defparam \Rt[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N23
cycloneive_io_obuf \Rt[6]~output (
	.i(\banco_registers|Mux32~37_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rt[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rt[6]~output .bus_hold = "false";
defparam \Rt[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \Rt[7]~output (
	.i(\banco_registers|Mux32~38_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rt[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rt[7]~output .bus_hold = "false";
defparam \Rt[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N23
cycloneive_io_obuf \Rt[8]~output (
	.i(\banco_registers|Mux32~39_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rt[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rt[8]~output .bus_hold = "false";
defparam \Rt[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N23
cycloneive_io_obuf \Rt[9]~output (
	.i(\banco_registers|Mux32~40_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rt[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rt[9]~output .bus_hold = "false";
defparam \Rt[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \Rt[10]~output (
	.i(\banco_registers|Mux32~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rt[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rt[10]~output .bus_hold = "false";
defparam \Rt[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneive_io_obuf \Rt[11]~output (
	.i(\banco_registers|Mux32~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rt[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rt[11]~output .bus_hold = "false";
defparam \Rt[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \Rt[12]~output (
	.i(\banco_registers|Mux32~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rt[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rt[12]~output .bus_hold = "false";
defparam \Rt[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N2
cycloneive_io_obuf \Rt[13]~output (
	.i(\banco_registers|Mux32~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rt[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rt[13]~output .bus_hold = "false";
defparam \Rt[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N9
cycloneive_io_obuf \Rt[14]~output (
	.i(\banco_registers|Mux32~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rt[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rt[14]~output .bus_hold = "false";
defparam \Rt[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \Rt[15]~output (
	.i(\banco_registers|Mux32~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rt[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rt[15]~output .bus_hold = "false";
defparam \Rt[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N9
cycloneive_io_obuf \Rt[16]~output (
	.i(\banco_registers|Mux32~42_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rt[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rt[16]~output .bus_hold = "false";
defparam \Rt[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N2
cycloneive_io_obuf \Rt[17]~output (
	.i(\banco_registers|Mux32~43_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rt[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rt[17]~output .bus_hold = "false";
defparam \Rt[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y61_N16
cycloneive_io_obuf \Rt[18]~output (
	.i(\banco_registers|Mux32~44_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rt[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rt[18]~output .bus_hold = "false";
defparam \Rt[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y58_N23
cycloneive_io_obuf \Rt[19]~output (
	.i(\banco_registers|Mux32~45_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rt[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rt[19]~output .bus_hold = "false";
defparam \Rt[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N23
cycloneive_io_obuf \Rt[20]~output (
	.i(\banco_registers|Mux32~46_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rt[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rt[20]~output .bus_hold = "false";
defparam \Rt[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N16
cycloneive_io_obuf \Rt[21]~output (
	.i(\banco_registers|Mux32~47_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rt[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rt[21]~output .bus_hold = "false";
defparam \Rt[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \Rt[22]~output (
	.i(\banco_registers|Mux32~48_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rt[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rt[22]~output .bus_hold = "false";
defparam \Rt[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \Rt[23]~output (
	.i(\banco_registers|Mux32~49_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rt[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rt[23]~output .bus_hold = "false";
defparam \Rt[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N16
cycloneive_io_obuf \Rt[24]~output (
	.i(\banco_registers|Mux32~50_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rt[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rt[24]~output .bus_hold = "false";
defparam \Rt[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \Rt[25]~output (
	.i(\banco_registers|Mux32~51_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rt[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rt[25]~output .bus_hold = "false";
defparam \Rt[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N16
cycloneive_io_obuf \Rt[26]~output (
	.i(\banco_registers|Mux32~52_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rt[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rt[26]~output .bus_hold = "false";
defparam \Rt[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N23
cycloneive_io_obuf \Rt[27]~output (
	.i(\banco_registers|Mux32~53_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rt[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rt[27]~output .bus_hold = "false";
defparam \Rt[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \Rt[28]~output (
	.i(\banco_registers|Mux32~54_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rt[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rt[28]~output .bus_hold = "false";
defparam \Rt[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \Rt[29]~output (
	.i(\banco_registers|Mux32~55_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rt[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rt[29]~output .bus_hold = "false";
defparam \Rt[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N2
cycloneive_io_obuf \Rt[30]~output (
	.i(\banco_registers|Mux32~56_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rt[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rt[30]~output .bus_hold = "false";
defparam \Rt[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N23
cycloneive_io_obuf \Rt[31]~output (
	.i(\banco_registers|Mux32~57_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rt[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rt[31]~output .bus_hold = "false";
defparam \Rt[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \Rd[0]~output (
	.i(\banco_registers|Mux95~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rd[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rd[0]~output .bus_hold = "false";
defparam \Rd[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N23
cycloneive_io_obuf \Rd[1]~output (
	.i(\banco_registers|Mux94~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rd[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rd[1]~output .bus_hold = "false";
defparam \Rd[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y73_N16
cycloneive_io_obuf \Rd[2]~output (
	.i(\banco_registers|Mux93~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rd[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rd[2]~output .bus_hold = "false";
defparam \Rd[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \Rd[3]~output (
	.i(\banco_registers|Mux92~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rd[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rd[3]~output .bus_hold = "false";
defparam \Rd[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N2
cycloneive_io_obuf \Rd[4]~output (
	.i(\banco_registers|Mux91~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rd[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rd[4]~output .bus_hold = "false";
defparam \Rd[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \Rd[5]~output (
	.i(\banco_registers|Mux90~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rd[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rd[5]~output .bus_hold = "false";
defparam \Rd[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \Rd[6]~output (
	.i(\banco_registers|Mux89~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rd[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rd[6]~output .bus_hold = "false";
defparam \Rd[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N23
cycloneive_io_obuf \Rd[7]~output (
	.i(\banco_registers|Mux88~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rd[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rd[7]~output .bus_hold = "false";
defparam \Rd[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N16
cycloneive_io_obuf \Rd[8]~output (
	.i(\banco_registers|Mux87~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rd[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rd[8]~output .bus_hold = "false";
defparam \Rd[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \Rd[9]~output (
	.i(\banco_registers|Mux86~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rd[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rd[9]~output .bus_hold = "false";
defparam \Rd[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \Rd[10]~output (
	.i(\banco_registers|Mux85~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rd[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rd[10]~output .bus_hold = "false";
defparam \Rd[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \Rd[11]~output (
	.i(\banco_registers|Mux84~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rd[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rd[11]~output .bus_hold = "false";
defparam \Rd[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N9
cycloneive_io_obuf \Rd[12]~output (
	.i(\banco_registers|Mux83~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rd[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rd[12]~output .bus_hold = "false";
defparam \Rd[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N2
cycloneive_io_obuf \Rd[13]~output (
	.i(\banco_registers|Mux82~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rd[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rd[13]~output .bus_hold = "false";
defparam \Rd[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \Rd[14]~output (
	.i(\banco_registers|Mux81~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rd[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rd[14]~output .bus_hold = "false";
defparam \Rd[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \Rd[15]~output (
	.i(\banco_registers|Mux80~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rd[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rd[15]~output .bus_hold = "false";
defparam \Rd[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N23
cycloneive_io_obuf \Rd[16]~output (
	.i(\banco_registers|Mux79~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rd[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rd[16]~output .bus_hold = "false";
defparam \Rd[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \Rd[17]~output (
	.i(\banco_registers|Mux78~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rd[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rd[17]~output .bus_hold = "false";
defparam \Rd[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \Rd[18]~output (
	.i(\banco_registers|Mux77~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rd[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rd[18]~output .bus_hold = "false";
defparam \Rd[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \Rd[19]~output (
	.i(\banco_registers|Mux76~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rd[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rd[19]~output .bus_hold = "false";
defparam \Rd[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \Rd[20]~output (
	.i(\banco_registers|Mux75~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rd[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rd[20]~output .bus_hold = "false";
defparam \Rd[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \Rd[21]~output (
	.i(\banco_registers|Mux74~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rd[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rd[21]~output .bus_hold = "false";
defparam \Rd[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N9
cycloneive_io_obuf \Rd[22]~output (
	.i(\banco_registers|Mux73~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rd[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rd[22]~output .bus_hold = "false";
defparam \Rd[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \Rd[23]~output (
	.i(\banco_registers|Mux72~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rd[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rd[23]~output .bus_hold = "false";
defparam \Rd[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \Rd[24]~output (
	.i(\banco_registers|Mux71~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rd[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rd[24]~output .bus_hold = "false";
defparam \Rd[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \Rd[25]~output (
	.i(\banco_registers|Mux70~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rd[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rd[25]~output .bus_hold = "false";
defparam \Rd[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
cycloneive_io_obuf \Rd[26]~output (
	.i(\banco_registers|Mux69~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rd[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rd[26]~output .bus_hold = "false";
defparam \Rd[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \Rd[27]~output (
	.i(\banco_registers|Mux68~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rd[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rd[27]~output .bus_hold = "false";
defparam \Rd[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneive_io_obuf \Rd[28]~output (
	.i(\banco_registers|Mux67~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rd[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rd[28]~output .bus_hold = "false";
defparam \Rd[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \Rd[29]~output (
	.i(\banco_registers|Mux66~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rd[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rd[29]~output .bus_hold = "false";
defparam \Rd[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \Rd[30]~output (
	.i(\banco_registers|Mux65~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rd[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rd[30]~output .bus_hold = "false";
defparam \Rd[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \Rd[31]~output (
	.i(\banco_registers|Mux64~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Rd[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \Rd[31]~output .bus_hold = "false";
defparam \Rd[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \mem_dados_out[0]~output (
	.i(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_dados_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_dados_out[0]~output .bus_hold = "false";
defparam \mem_dados_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y61_N23
cycloneive_io_obuf \mem_dados_out[1]~output (
	.i(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a1 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_dados_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_dados_out[1]~output .bus_hold = "false";
defparam \mem_dados_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N16
cycloneive_io_obuf \mem_dados_out[2]~output (
	.i(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a2 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_dados_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_dados_out[2]~output .bus_hold = "false";
defparam \mem_dados_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \mem_dados_out[3]~output (
	.i(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a3 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_dados_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_dados_out[3]~output .bus_hold = "false";
defparam \mem_dados_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N23
cycloneive_io_obuf \mem_dados_out[4]~output (
	.i(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a4 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_dados_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_dados_out[4]~output .bus_hold = "false";
defparam \mem_dados_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y63_N9
cycloneive_io_obuf \mem_dados_out[5]~output (
	.i(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a5 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_dados_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_dados_out[5]~output .bus_hold = "false";
defparam \mem_dados_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N9
cycloneive_io_obuf \mem_dados_out[6]~output (
	.i(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a6 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_dados_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_dados_out[6]~output .bus_hold = "false";
defparam \mem_dados_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \mem_dados_out[7]~output (
	.i(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a7 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_dados_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_dados_out[7]~output .bus_hold = "false";
defparam \mem_dados_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N2
cycloneive_io_obuf \mem_dados_out[8]~output (
	.i(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a8 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_dados_out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_dados_out[8]~output .bus_hold = "false";
defparam \mem_dados_out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \mem_dados_out[9]~output (
	.i(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a9 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_dados_out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_dados_out[9]~output .bus_hold = "false";
defparam \mem_dados_out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N9
cycloneive_io_obuf \mem_dados_out[10]~output (
	.i(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a10 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_dados_out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_dados_out[10]~output .bus_hold = "false";
defparam \mem_dados_out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \mem_dados_out[11]~output (
	.i(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a11 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_dados_out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_dados_out[11]~output .bus_hold = "false";
defparam \mem_dados_out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \mem_dados_out[12]~output (
	.i(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a12 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_dados_out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_dados_out[12]~output .bus_hold = "false";
defparam \mem_dados_out[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \mem_dados_out[13]~output (
	.i(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a13 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_dados_out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_dados_out[13]~output .bus_hold = "false";
defparam \mem_dados_out[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \mem_dados_out[14]~output (
	.i(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a14 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_dados_out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_dados_out[14]~output .bus_hold = "false";
defparam \mem_dados_out[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N16
cycloneive_io_obuf \mem_dados_out[15]~output (
	.i(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a15 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_dados_out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_dados_out[15]~output .bus_hold = "false";
defparam \mem_dados_out[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \mem_dados_out[16]~output (
	.i(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a16 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_dados_out[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_dados_out[16]~output .bus_hold = "false";
defparam \mem_dados_out[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \mem_dados_out[17]~output (
	.i(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a17 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_dados_out[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_dados_out[17]~output .bus_hold = "false";
defparam \mem_dados_out[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N16
cycloneive_io_obuf \mem_dados_out[18]~output (
	.i(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a18 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_dados_out[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_dados_out[18]~output .bus_hold = "false";
defparam \mem_dados_out[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y73_N2
cycloneive_io_obuf \mem_dados_out[19]~output (
	.i(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a19 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_dados_out[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_dados_out[19]~output .bus_hold = "false";
defparam \mem_dados_out[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \mem_dados_out[20]~output (
	.i(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a20 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_dados_out[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_dados_out[20]~output .bus_hold = "false";
defparam \mem_dados_out[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y53_N2
cycloneive_io_obuf \mem_dados_out[21]~output (
	.i(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a21 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_dados_out[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_dados_out[21]~output .bus_hold = "false";
defparam \mem_dados_out[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \mem_dados_out[22]~output (
	.i(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a22 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_dados_out[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_dados_out[22]~output .bus_hold = "false";
defparam \mem_dados_out[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y59_N16
cycloneive_io_obuf \mem_dados_out[23]~output (
	.i(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a23 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_dados_out[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_dados_out[23]~output .bus_hold = "false";
defparam \mem_dados_out[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N2
cycloneive_io_obuf \mem_dados_out[24]~output (
	.i(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a24 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_dados_out[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_dados_out[24]~output .bus_hold = "false";
defparam \mem_dados_out[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \mem_dados_out[25]~output (
	.i(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a25 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_dados_out[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_dados_out[25]~output .bus_hold = "false";
defparam \mem_dados_out[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N23
cycloneive_io_obuf \mem_dados_out[26]~output (
	.i(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a26 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_dados_out[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_dados_out[26]~output .bus_hold = "false";
defparam \mem_dados_out[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \mem_dados_out[27]~output (
	.i(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a27 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_dados_out[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_dados_out[27]~output .bus_hold = "false";
defparam \mem_dados_out[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N23
cycloneive_io_obuf \mem_dados_out[28]~output (
	.i(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a28 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_dados_out[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_dados_out[28]~output .bus_hold = "false";
defparam \mem_dados_out[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N9
cycloneive_io_obuf \mem_dados_out[29]~output (
	.i(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a29 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_dados_out[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_dados_out[29]~output .bus_hold = "false";
defparam \mem_dados_out[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N23
cycloneive_io_obuf \mem_dados_out[30]~output (
	.i(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a30 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_dados_out[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_dados_out[30]~output .bus_hold = "false";
defparam \mem_dados_out[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N2
cycloneive_io_obuf \mem_dados_out[31]~output (
	.i(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a31 ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_dados_out[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_dados_out[31]~output .bus_hold = "false";
defparam \mem_dados_out[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N23
cycloneive_io_obuf \sys_clock~output (
	.i(\sys_clock~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sys_clock~output_o ),
	.obar());
// synopsys translate_off
defparam \sys_clock~output .bus_hold = "false";
defparam \sys_clock~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \RegDst~output (
	.i(\control_unit|Decoder0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RegDst~output_o ),
	.obar());
// synopsys translate_off
defparam \RegDst~output .bus_hold = "false";
defparam \RegDst~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \RegWrite~output (
	.i(\control_unit|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RegWrite~output_o ),
	.obar());
// synopsys translate_off
defparam \RegWrite~output .bus_hold = "false";
defparam \RegWrite~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \ALUSrc~output (
	.i(\control_unit|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUSrc~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUSrc~output .bus_hold = "false";
defparam \ALUSrc~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N23
cycloneive_io_obuf \ALUOp~output (
	.i(\control_unit|Decoder0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUOp~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUOp~output .bus_hold = "false";
defparam \ALUOp~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N23
cycloneive_io_obuf \PCSrc~output (
	.i(\control_unit|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PCSrc~output_o ),
	.obar());
// synopsys translate_off
defparam \PCSrc~output .bus_hold = "false";
defparam \PCSrc~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \MemWrite~output (
	.i(\control_unit|Decoder0~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemWrite~output_o ),
	.obar());
// synopsys translate_off
defparam \MemWrite~output .bus_hold = "false";
defparam \MemWrite~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N23
cycloneive_io_obuf \MemRead~output (
	.i(\control_unit|Decoder0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemRead~output_o ),
	.obar());
// synopsys translate_off
defparam \MemRead~output .bus_hold = "false";
defparam \MemRead~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N9
cycloneive_io_obuf \MemToReg~output (
	.i(\control_unit|Decoder0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MemToReg~output_o ),
	.obar());
// synopsys translate_off
defparam \MemToReg~output .bus_hold = "false";
defparam \MemToReg~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \print_out~output (
	.i(\control_unit|Decoder0~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\print_out~output_o ),
	.obar());
// synopsys translate_off
defparam \print_out~output .bus_hold = "false";
defparam \print_out~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
cycloneive_io_obuf \ler_da_entrada~output (
	.i(\control_unit|Decoder0~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ler_da_entrada~output_o ),
	.obar());
// synopsys translate_off
defparam \ler_da_entrada~output .bus_hold = "false";
defparam \ler_da_entrada~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N9
cycloneive_io_obuf \confirma_entrada~output (
	.i(\control_unit|Decoder0~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\confirma_entrada~output_o ),
	.obar());
// synopsys translate_off
defparam \confirma_entrada~output .bus_hold = "false";
defparam \confirma_entrada~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N16
cycloneive_io_obuf \print_dados[0]~output (
	.i(\out|registrador_saida [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\print_dados[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \print_dados[0]~output .bus_hold = "false";
defparam \print_dados[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N9
cycloneive_io_obuf \print_dados[1]~output (
	.i(\out|registrador_saida [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\print_dados[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \print_dados[1]~output .bus_hold = "false";
defparam \print_dados[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N16
cycloneive_io_obuf \print_dados[2]~output (
	.i(\out|registrador_saida [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\print_dados[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \print_dados[2]~output .bus_hold = "false";
defparam \print_dados[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N9
cycloneive_io_obuf \print_dados[3]~output (
	.i(\out|registrador_saida [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\print_dados[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \print_dados[3]~output .bus_hold = "false";
defparam \print_dados[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \print_dados[4]~output (
	.i(\out|registrador_saida [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\print_dados[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \print_dados[4]~output .bus_hold = "false";
defparam \print_dados[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N9
cycloneive_io_obuf \print_dados[5]~output (
	.i(\out|registrador_saida [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\print_dados[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \print_dados[5]~output .bus_hold = "false";
defparam \print_dados[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \print_dados[6]~output (
	.i(\out|registrador_saida [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\print_dados[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \print_dados[6]~output .bus_hold = "false";
defparam \print_dados[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \print_dados[7]~output (
	.i(\out|registrador_saida [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\print_dados[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \print_dados[7]~output .bus_hold = "false";
defparam \print_dados[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N9
cycloneive_io_obuf \print_dados[8]~output (
	.i(\out|registrador_saida [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\print_dados[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \print_dados[8]~output .bus_hold = "false";
defparam \print_dados[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N23
cycloneive_io_obuf \print_dados[9]~output (
	.i(\out|registrador_saida [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\print_dados[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \print_dados[9]~output .bus_hold = "false";
defparam \print_dados[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N9
cycloneive_io_obuf \print_dados[10]~output (
	.i(\out|registrador_saida [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\print_dados[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \print_dados[10]~output .bus_hold = "false";
defparam \print_dados[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N23
cycloneive_io_obuf \print_dados[11]~output (
	.i(\out|registrador_saida [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\print_dados[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \print_dados[11]~output .bus_hold = "false";
defparam \print_dados[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \print_dados[12]~output (
	.i(\out|registrador_saida [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\print_dados[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \print_dados[12]~output .bus_hold = "false";
defparam \print_dados[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N23
cycloneive_io_obuf \print_dados[13]~output (
	.i(\out|registrador_saida [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\print_dados[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \print_dados[13]~output .bus_hold = "false";
defparam \print_dados[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N23
cycloneive_io_obuf \print_dados[14]~output (
	.i(\out|registrador_saida [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\print_dados[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \print_dados[14]~output .bus_hold = "false";
defparam \print_dados[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
cycloneive_io_obuf \print_dados[15]~output (
	.i(\out|registrador_saida [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\print_dados[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \print_dados[15]~output .bus_hold = "false";
defparam \print_dados[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \print_dados[16]~output (
	.i(\out|registrador_saida [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\print_dados[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \print_dados[16]~output .bus_hold = "false";
defparam \print_dados[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N2
cycloneive_io_obuf \print_dados[17]~output (
	.i(\out|registrador_saida [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\print_dados[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \print_dados[17]~output .bus_hold = "false";
defparam \print_dados[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N16
cycloneive_io_obuf \print_dados[18]~output (
	.i(\out|registrador_saida [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\print_dados[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \print_dados[18]~output .bus_hold = "false";
defparam \print_dados[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \print_dados[19]~output (
	.i(\out|registrador_saida [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\print_dados[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \print_dados[19]~output .bus_hold = "false";
defparam \print_dados[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
cycloneive_io_obuf \print_dados[20]~output (
	.i(\out|registrador_saida [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\print_dados[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \print_dados[20]~output .bus_hold = "false";
defparam \print_dados[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \print_dados[21]~output (
	.i(\out|registrador_saida [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\print_dados[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \print_dados[21]~output .bus_hold = "false";
defparam \print_dados[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N16
cycloneive_io_obuf \print_dados[22]~output (
	.i(\out|registrador_saida [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\print_dados[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \print_dados[22]~output .bus_hold = "false";
defparam \print_dados[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \print_dados[23]~output (
	.i(\out|registrador_saida [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\print_dados[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \print_dados[23]~output .bus_hold = "false";
defparam \print_dados[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
cycloneive_io_obuf \print_dados[24]~output (
	.i(\out|registrador_saida [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\print_dados[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \print_dados[24]~output .bus_hold = "false";
defparam \print_dados[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N9
cycloneive_io_obuf \print_dados[25]~output (
	.i(\out|registrador_saida [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\print_dados[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \print_dados[25]~output .bus_hold = "false";
defparam \print_dados[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \print_dados[26]~output (
	.i(\out|registrador_saida [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\print_dados[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \print_dados[26]~output .bus_hold = "false";
defparam \print_dados[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N16
cycloneive_io_obuf \print_dados[27]~output (
	.i(\out|registrador_saida [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\print_dados[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \print_dados[27]~output .bus_hold = "false";
defparam \print_dados[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \print_dados[28]~output (
	.i(\out|registrador_saida [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\print_dados[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \print_dados[28]~output .bus_hold = "false";
defparam \print_dados[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N2
cycloneive_io_obuf \print_dados[29]~output (
	.i(\out|registrador_saida [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\print_dados[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \print_dados[29]~output .bus_hold = "false";
defparam \print_dados[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \print_dados[30]~output (
	.i(\out|registrador_saida [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\print_dados[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \print_dados[30]~output .bus_hold = "false";
defparam \print_dados[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \print_dados[31]~output (
	.i(\out|registrador_saida [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\print_dados[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \print_dados[31]~output .bus_hold = "false";
defparam \print_dados[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N1
cycloneive_io_ibuf \confirma_bt~input (
	.i(confirma_bt),
	.ibar(gnd),
	.o(\confirma_bt~input_o ));
// synopsys translate_off
defparam \confirma_bt~input .bus_hold = "false";
defparam \confirma_bt~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N6
cycloneive_lcell_comb \Program_counter_0|PC_mais_1[3]~38 (
// Equation(s):
// \Program_counter_0|PC_mais_1[3]~38_combout  = (\mux_PC_ou_Desvio|out[3]~3_combout  & (!\Program_counter_0|PC_mais_1[2]~37 )) # (!\mux_PC_ou_Desvio|out[3]~3_combout  & ((\Program_counter_0|PC_mais_1[2]~37 ) # (GND)))
// \Program_counter_0|PC_mais_1[3]~39  = CARRY((!\Program_counter_0|PC_mais_1[2]~37 ) # (!\mux_PC_ou_Desvio|out[3]~3_combout ))

	.dataa(gnd),
	.datab(\mux_PC_ou_Desvio|out[3]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Program_counter_0|PC_mais_1[2]~37 ),
	.combout(\Program_counter_0|PC_mais_1[3]~38_combout ),
	.cout(\Program_counter_0|PC_mais_1[3]~39 ));
// synopsys translate_off
defparam \Program_counter_0|PC_mais_1[3]~38 .lut_mask = 16'h3C3F;
defparam \Program_counter_0|PC_mais_1[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N8
cycloneive_lcell_comb \Program_counter_0|PC_mais_1[4]~40 (
// Equation(s):
// \Program_counter_0|PC_mais_1[4]~40_combout  = (\mux_PC_ou_Desvio|out[4]~4_combout  & (\Program_counter_0|PC_mais_1[3]~39  $ (GND))) # (!\mux_PC_ou_Desvio|out[4]~4_combout  & (!\Program_counter_0|PC_mais_1[3]~39  & VCC))
// \Program_counter_0|PC_mais_1[4]~41  = CARRY((\mux_PC_ou_Desvio|out[4]~4_combout  & !\Program_counter_0|PC_mais_1[3]~39 ))

	.dataa(gnd),
	.datab(\mux_PC_ou_Desvio|out[4]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Program_counter_0|PC_mais_1[3]~39 ),
	.combout(\Program_counter_0|PC_mais_1[4]~40_combout ),
	.cout(\Program_counter_0|PC_mais_1[4]~41 ));
// synopsys translate_off
defparam \Program_counter_0|PC_mais_1[4]~40 .lut_mask = 16'hC30C;
defparam \Program_counter_0|PC_mais_1[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y51_N9
dffeas \Program_counter_0|PC_mais_1[4] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\Program_counter_0|PC_mais_1[4]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_counter_0|PC_mais_1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_counter_0|PC_mais_1[4] .is_wysiwyg = "true";
defparam \Program_counter_0|PC_mais_1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N14
cycloneive_lcell_comb \mux_PC_ou_Desvio|out[4]~4 (
// Equation(s):
// \mux_PC_ou_Desvio|out[4]~4_combout  = (\chave_do_desvio~11_combout  & (\mem_instru|Instruction [1])) # (!\chave_do_desvio~11_combout  & ((\Program_counter_0|PC_mais_1 [4])))

	.dataa(\chave_do_desvio~11_combout ),
	.datab(gnd),
	.datac(\mem_instru|Instruction [1]),
	.datad(\Program_counter_0|PC_mais_1 [4]),
	.cin(gnd),
	.combout(\mux_PC_ou_Desvio|out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_PC_ou_Desvio|out[4]~4 .lut_mask = 16'hF5A0;
defparam \mux_PC_ou_Desvio|out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N10
cycloneive_lcell_comb \Program_counter_0|PC_mais_1[5]~42 (
// Equation(s):
// \Program_counter_0|PC_mais_1[5]~42_combout  = (\mux_PC_ou_Desvio|out[5]~5_combout  & (!\Program_counter_0|PC_mais_1[4]~41 )) # (!\mux_PC_ou_Desvio|out[5]~5_combout  & ((\Program_counter_0|PC_mais_1[4]~41 ) # (GND)))
// \Program_counter_0|PC_mais_1[5]~43  = CARRY((!\Program_counter_0|PC_mais_1[4]~41 ) # (!\mux_PC_ou_Desvio|out[5]~5_combout ))

	.dataa(\mux_PC_ou_Desvio|out[5]~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Program_counter_0|PC_mais_1[4]~41 ),
	.combout(\Program_counter_0|PC_mais_1[5]~42_combout ),
	.cout(\Program_counter_0|PC_mais_1[5]~43 ));
// synopsys translate_off
defparam \Program_counter_0|PC_mais_1[5]~42 .lut_mask = 16'h5A5F;
defparam \Program_counter_0|PC_mais_1[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y51_N11
dffeas \Program_counter_0|PC_mais_1[5] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\Program_counter_0|PC_mais_1[5]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_counter_0|PC_mais_1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_counter_0|PC_mais_1[5] .is_wysiwyg = "true";
defparam \Program_counter_0|PC_mais_1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N24
cycloneive_lcell_comb \mux_PC_ou_Desvio|out[5]~5 (
// Equation(s):
// \mux_PC_ou_Desvio|out[5]~5_combout  = (\chave_do_desvio~11_combout  & (\mem_instru|Instruction [1])) # (!\chave_do_desvio~11_combout  & ((\Program_counter_0|PC_mais_1 [5])))

	.dataa(\chave_do_desvio~11_combout ),
	.datab(gnd),
	.datac(\mem_instru|Instruction [1]),
	.datad(\Program_counter_0|PC_mais_1 [5]),
	.cin(gnd),
	.combout(\mux_PC_ou_Desvio|out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mux_PC_ou_Desvio|out[5]~5 .lut_mask = 16'hF5A0;
defparam \mux_PC_ou_Desvio|out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y51_N25
dffeas \Program_counter_0|PC[5] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\mux_PC_ou_Desvio|out[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_counter_0|PC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_counter_0|PC[5] .is_wysiwyg = "true";
defparam \Program_counter_0|PC[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y51_N15
dffeas \Program_counter_0|PC[4] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\mux_PC_ou_Desvio|out[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_counter_0|PC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_counter_0|PC[4] .is_wysiwyg = "true";
defparam \Program_counter_0|PC[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N12
cycloneive_lcell_comb \Program_counter_0|PC_mais_1[6]~44 (
// Equation(s):
// \Program_counter_0|PC_mais_1[6]~44_combout  = (\mux_PC_ou_Desvio|out[6]~6_combout  & (\Program_counter_0|PC_mais_1[5]~43  $ (GND))) # (!\mux_PC_ou_Desvio|out[6]~6_combout  & (!\Program_counter_0|PC_mais_1[5]~43  & VCC))
// \Program_counter_0|PC_mais_1[6]~45  = CARRY((\mux_PC_ou_Desvio|out[6]~6_combout  & !\Program_counter_0|PC_mais_1[5]~43 ))

	.dataa(\mux_PC_ou_Desvio|out[6]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Program_counter_0|PC_mais_1[5]~43 ),
	.combout(\Program_counter_0|PC_mais_1[6]~44_combout ),
	.cout(\Program_counter_0|PC_mais_1[6]~45 ));
// synopsys translate_off
defparam \Program_counter_0|PC_mais_1[6]~44 .lut_mask = 16'hA50A;
defparam \Program_counter_0|PC_mais_1[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y51_N13
dffeas \Program_counter_0|PC_mais_1[6] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\Program_counter_0|PC_mais_1[6]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_counter_0|PC_mais_1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_counter_0|PC_mais_1[6] .is_wysiwyg = "true";
defparam \Program_counter_0|PC_mais_1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N2
cycloneive_lcell_comb \mux_PC_ou_Desvio|out[6]~6 (
// Equation(s):
// \mux_PC_ou_Desvio|out[6]~6_combout  = (\chave_do_desvio~11_combout  & (\mem_instru|Instruction [1])) # (!\chave_do_desvio~11_combout  & ((\Program_counter_0|PC_mais_1 [6])))

	.dataa(\chave_do_desvio~11_combout ),
	.datab(gnd),
	.datac(\mem_instru|Instruction [1]),
	.datad(\Program_counter_0|PC_mais_1 [6]),
	.cin(gnd),
	.combout(\mux_PC_ou_Desvio|out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mux_PC_ou_Desvio|out[6]~6 .lut_mask = 16'hF5A0;
defparam \mux_PC_ou_Desvio|out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N14
cycloneive_lcell_comb \Program_counter_0|PC_mais_1[7]~46 (
// Equation(s):
// \Program_counter_0|PC_mais_1[7]~46_combout  = (\mux_PC_ou_Desvio|out[7]~7_combout  & (!\Program_counter_0|PC_mais_1[6]~45 )) # (!\mux_PC_ou_Desvio|out[7]~7_combout  & ((\Program_counter_0|PC_mais_1[6]~45 ) # (GND)))
// \Program_counter_0|PC_mais_1[7]~47  = CARRY((!\Program_counter_0|PC_mais_1[6]~45 ) # (!\mux_PC_ou_Desvio|out[7]~7_combout ))

	.dataa(\mux_PC_ou_Desvio|out[7]~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Program_counter_0|PC_mais_1[6]~45 ),
	.combout(\Program_counter_0|PC_mais_1[7]~46_combout ),
	.cout(\Program_counter_0|PC_mais_1[7]~47 ));
// synopsys translate_off
defparam \Program_counter_0|PC_mais_1[7]~46 .lut_mask = 16'h5A5F;
defparam \Program_counter_0|PC_mais_1[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y51_N15
dffeas \Program_counter_0|PC_mais_1[7] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\Program_counter_0|PC_mais_1[7]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_counter_0|PC_mais_1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_counter_0|PC_mais_1[7] .is_wysiwyg = "true";
defparam \Program_counter_0|PC_mais_1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N10
cycloneive_lcell_comb \mem_instru|rom~8197 (
// Equation(s):
// \mem_instru|rom~8197_combout  = (\Program_counter_0|PC_mais_1 [0] & ((\Program_counter_0|PC [2] $ (!\Program_counter_0|PC [3])) # (!\Program_counter_0|PC [1]))) # (!\Program_counter_0|PC_mais_1 [0] & ((\Program_counter_0|PC [2]) # (\Program_counter_0|PC 
// [1] $ (\Program_counter_0|PC [3]))))

	.dataa(\Program_counter_0|PC [2]),
	.datab(\Program_counter_0|PC_mais_1 [0]),
	.datac(\Program_counter_0|PC [1]),
	.datad(\Program_counter_0|PC [3]),
	.cin(gnd),
	.combout(\mem_instru|rom~8197_combout ),
	.cout());
// synopsys translate_off
defparam \mem_instru|rom~8197 .lut_mask = 16'hAF7E;
defparam \mem_instru|rom~8197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N26
cycloneive_lcell_comb \mem_instru|rom~8198 (
// Equation(s):
// \mem_instru|rom~8198_combout  = (\mem_instru|rom~8193_combout  & !\mem_instru|rom~8197_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem_instru|rom~8193_combout ),
	.datad(\mem_instru|rom~8197_combout ),
	.cin(gnd),
	.combout(\mem_instru|rom~8198_combout ),
	.cout());
// synopsys translate_off
defparam \mem_instru|rom~8198 .lut_mask = 16'h00F0;
defparam \mem_instru|rom~8198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N27
dffeas \mem_instru|Instruction[7] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\mem_instru|rom~8198_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_instru|Instruction [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_instru|Instruction[7] .is_wysiwyg = "true";
defparam \mem_instru|Instruction[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N16
cycloneive_lcell_comb \mux_PC_ou_Desvio|out[7]~7 (
// Equation(s):
// \mux_PC_ou_Desvio|out[7]~7_combout  = (\chave_do_desvio~11_combout  & ((\mem_instru|Instruction [7]))) # (!\chave_do_desvio~11_combout  & (\Program_counter_0|PC_mais_1 [7]))

	.dataa(\chave_do_desvio~11_combout ),
	.datab(gnd),
	.datac(\Program_counter_0|PC_mais_1 [7]),
	.datad(\mem_instru|Instruction [7]),
	.cin(gnd),
	.combout(\mux_PC_ou_Desvio|out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mux_PC_ou_Desvio|out[7]~7 .lut_mask = 16'hFA50;
defparam \mux_PC_ou_Desvio|out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y51_N17
dffeas \Program_counter_0|PC[7] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\mux_PC_ou_Desvio|out[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_counter_0|PC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_counter_0|PC[7] .is_wysiwyg = "true";
defparam \Program_counter_0|PC[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y51_N3
dffeas \Program_counter_0|PC[6] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\mux_PC_ou_Desvio|out[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_counter_0|PC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_counter_0|PC[6] .is_wysiwyg = "true";
defparam \Program_counter_0|PC[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N10
cycloneive_lcell_comb \mem_instru|rom~8193 (
// Equation(s):
// \mem_instru|rom~8193_combout  = (!\Program_counter_0|PC [5] & (!\Program_counter_0|PC [4] & (!\Program_counter_0|PC [7] & !\Program_counter_0|PC [6])))

	.dataa(\Program_counter_0|PC [5]),
	.datab(\Program_counter_0|PC [4]),
	.datac(\Program_counter_0|PC [7]),
	.datad(\Program_counter_0|PC [6]),
	.cin(gnd),
	.combout(\mem_instru|rom~8193_combout ),
	.cout());
// synopsys translate_off
defparam \mem_instru|rom~8193 .lut_mask = 16'h0001;
defparam \mem_instru|rom~8193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N14
cycloneive_lcell_comb \mem_instru|rom~8192 (
// Equation(s):
// \mem_instru|rom~8192_combout  = (\Program_counter_0|PC [2] & (\Program_counter_0|PC_mais_1 [0] & (\Program_counter_0|PC [1] & !\Program_counter_0|PC [3]))) # (!\Program_counter_0|PC [2] & (\Program_counter_0|PC [1] $ (((\Program_counter_0|PC_mais_1 [0] & 
// !\Program_counter_0|PC [3])))))

	.dataa(\Program_counter_0|PC [2]),
	.datab(\Program_counter_0|PC_mais_1 [0]),
	.datac(\Program_counter_0|PC [1]),
	.datad(\Program_counter_0|PC [3]),
	.cin(gnd),
	.combout(\mem_instru|rom~8192_combout ),
	.cout());
// synopsys translate_off
defparam \mem_instru|rom~8192 .lut_mask = 16'h5094;
defparam \mem_instru|rom~8192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N16
cycloneive_lcell_comb \mem_instru|rom~8194 (
// Equation(s):
// \mem_instru|rom~8194_combout  = (\mem_instru|rom~8193_combout  & \mem_instru|rom~8192_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem_instru|rom~8193_combout ),
	.datad(\mem_instru|rom~8192_combout ),
	.cin(gnd),
	.combout(\mem_instru|rom~8194_combout ),
	.cout());
// synopsys translate_off
defparam \mem_instru|rom~8194 .lut_mask = 16'hF000;
defparam \mem_instru|rom~8194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N17
dffeas \mem_instru|Instruction[0] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\mem_instru|rom~8194_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_instru|Instruction [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_instru|Instruction[0] .is_wysiwyg = "true";
defparam \mem_instru|Instruction[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N4
cycloneive_lcell_comb \mux_PC_ou_Desvio|out[0]~0 (
// Equation(s):
// \mux_PC_ou_Desvio|out[0]~0_combout  = (\chave_do_desvio~11_combout  & ((\mem_instru|Instruction [0]))) # (!\chave_do_desvio~11_combout  & (\Program_counter_0|PC_mais_1 [0]))

	.dataa(\Program_counter_0|PC_mais_1 [0]),
	.datab(gnd),
	.datac(\mem_instru|Instruction [0]),
	.datad(\chave_do_desvio~11_combout ),
	.cin(gnd),
	.combout(\mux_PC_ou_Desvio|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_PC_ou_Desvio|out[0]~0 .lut_mask = 16'hF0AA;
defparam \mux_PC_ou_Desvio|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N0
cycloneive_lcell_comb \Program_counter_0|PC_mais_1[0]~32 (
// Equation(s):
// \Program_counter_0|PC_mais_1[0]~32_combout  = \mux_PC_ou_Desvio|out[0]~0_combout  $ (VCC)
// \Program_counter_0|PC_mais_1[0]~33  = CARRY(\mux_PC_ou_Desvio|out[0]~0_combout )

	.dataa(\mux_PC_ou_Desvio|out[0]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Program_counter_0|PC_mais_1[0]~32_combout ),
	.cout(\Program_counter_0|PC_mais_1[0]~33 ));
// synopsys translate_off
defparam \Program_counter_0|PC_mais_1[0]~32 .lut_mask = 16'h55AA;
defparam \Program_counter_0|PC_mais_1[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N2
cycloneive_lcell_comb \Program_counter_0|PC_mais_1[1]~34 (
// Equation(s):
// \Program_counter_0|PC_mais_1[1]~34_combout  = (\mux_PC_ou_Desvio|out[1]~1_combout  & (!\Program_counter_0|PC_mais_1[0]~33 )) # (!\mux_PC_ou_Desvio|out[1]~1_combout  & ((\Program_counter_0|PC_mais_1[0]~33 ) # (GND)))
// \Program_counter_0|PC_mais_1[1]~35  = CARRY((!\Program_counter_0|PC_mais_1[0]~33 ) # (!\mux_PC_ou_Desvio|out[1]~1_combout ))

	.dataa(gnd),
	.datab(\mux_PC_ou_Desvio|out[1]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Program_counter_0|PC_mais_1[0]~33 ),
	.combout(\Program_counter_0|PC_mais_1[1]~34_combout ),
	.cout(\Program_counter_0|PC_mais_1[1]~35 ));
// synopsys translate_off
defparam \Program_counter_0|PC_mais_1[1]~34 .lut_mask = 16'h3C3F;
defparam \Program_counter_0|PC_mais_1[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N4
cycloneive_lcell_comb \Program_counter_0|PC_mais_1[2]~36 (
// Equation(s):
// \Program_counter_0|PC_mais_1[2]~36_combout  = (\mux_PC_ou_Desvio|out[2]~2_combout  & (\Program_counter_0|PC_mais_1[1]~35  $ (GND))) # (!\mux_PC_ou_Desvio|out[2]~2_combout  & (!\Program_counter_0|PC_mais_1[1]~35  & VCC))
// \Program_counter_0|PC_mais_1[2]~37  = CARRY((\mux_PC_ou_Desvio|out[2]~2_combout  & !\Program_counter_0|PC_mais_1[1]~35 ))

	.dataa(gnd),
	.datab(\mux_PC_ou_Desvio|out[2]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Program_counter_0|PC_mais_1[1]~35 ),
	.combout(\Program_counter_0|PC_mais_1[2]~36_combout ),
	.cout(\Program_counter_0|PC_mais_1[2]~37 ));
// synopsys translate_off
defparam \Program_counter_0|PC_mais_1[2]~36 .lut_mask = 16'hC30C;
defparam \Program_counter_0|PC_mais_1[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y51_N7
dffeas \Program_counter_0|PC_mais_1[3] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\Program_counter_0|PC_mais_1[3]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_counter_0|PC_mais_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_counter_0|PC_mais_1[3] .is_wysiwyg = "true";
defparam \Program_counter_0|PC_mais_1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N12
cycloneive_lcell_comb \mux_PC_ou_Desvio|out[3]~3 (
// Equation(s):
// \mux_PC_ou_Desvio|out[3]~3_combout  = (\chave_do_desvio~11_combout  & (\mem_instru|Instruction [1])) # (!\chave_do_desvio~11_combout  & ((\Program_counter_0|PC_mais_1 [3])))

	.dataa(\mem_instru|Instruction [1]),
	.datab(gnd),
	.datac(\Program_counter_0|PC_mais_1 [3]),
	.datad(\chave_do_desvio~11_combout ),
	.cin(gnd),
	.combout(\mux_PC_ou_Desvio|out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_PC_ou_Desvio|out[3]~3 .lut_mask = 16'hAAF0;
defparam \mux_PC_ou_Desvio|out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y51_N13
dffeas \Program_counter_0|PC[3] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\mux_PC_ou_Desvio|out[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_counter_0|PC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_counter_0|PC[3] .is_wysiwyg = "true";
defparam \Program_counter_0|PC[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N30
cycloneive_lcell_comb \mem_instru|rom~8217 (
// Equation(s):
// \mem_instru|rom~8217_combout  = (\Program_counter_0|PC [2] & (!\Program_counter_0|PC [3] & (\Program_counter_0|PC_mais_1 [0] $ (!\Program_counter_0|PC [1])))) # (!\Program_counter_0|PC [2] & ((\Program_counter_0|PC [1] & ((\Program_counter_0|PC [3]))) # 
// (!\Program_counter_0|PC [1] & (\Program_counter_0|PC_mais_1 [0] & !\Program_counter_0|PC [3]))))

	.dataa(\Program_counter_0|PC [2]),
	.datab(\Program_counter_0|PC_mais_1 [0]),
	.datac(\Program_counter_0|PC [1]),
	.datad(\Program_counter_0|PC [3]),
	.cin(gnd),
	.combout(\mem_instru|rom~8217_combout ),
	.cout());
// synopsys translate_off
defparam \mem_instru|rom~8217 .lut_mask = 16'h5086;
defparam \mem_instru|rom~8217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N26
cycloneive_lcell_comb \mem_instru|rom~8218 (
// Equation(s):
// \mem_instru|rom~8218_combout  = (\mem_instru|rom~8217_combout  & \mem_instru|rom~8193_combout )

	.dataa(\mem_instru|rom~8217_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem_instru|rom~8193_combout ),
	.cin(gnd),
	.combout(\mem_instru|rom~8218_combout ),
	.cout());
// synopsys translate_off
defparam \mem_instru|rom~8218 .lut_mask = 16'hAA00;
defparam \mem_instru|rom~8218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y42_N27
dffeas \mem_instru|Instruction[29] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\mem_instru|rom~8218_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_instru|Instruction [29]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_instru|Instruction[29] .is_wysiwyg = "true";
defparam \mem_instru|Instruction[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N18
cycloneive_lcell_comb \mem_instru|rom~8213 (
// Equation(s):
// \mem_instru|rom~8213_combout  = (\Program_counter_0|PC [2] & (\Program_counter_0|PC_mais_1 [0] & ((!\Program_counter_0|PC [3])))) # (!\Program_counter_0|PC [2] & (((!\Program_counter_0|PC [1] & \Program_counter_0|PC [3]))))

	.dataa(\Program_counter_0|PC [2]),
	.datab(\Program_counter_0|PC_mais_1 [0]),
	.datac(\Program_counter_0|PC [1]),
	.datad(\Program_counter_0|PC [3]),
	.cin(gnd),
	.combout(\mem_instru|rom~8213_combout ),
	.cout());
// synopsys translate_off
defparam \mem_instru|rom~8213 .lut_mask = 16'h0588;
defparam \mem_instru|rom~8213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N24
cycloneive_lcell_comb \mem_instru|rom~8214 (
// Equation(s):
// \mem_instru|rom~8214_combout  = (\mem_instru|rom~8213_combout  & \mem_instru|rom~8193_combout )

	.dataa(\mem_instru|rom~8213_combout ),
	.datab(gnd),
	.datac(\mem_instru|rom~8193_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem_instru|rom~8214_combout ),
	.cout());
// synopsys translate_off
defparam \mem_instru|rom~8214 .lut_mask = 16'hA0A0;
defparam \mem_instru|rom~8214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y42_N25
dffeas \mem_instru|Instruction[27] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\mem_instru|rom~8214_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_instru|Instruction [27]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_instru|Instruction[27] .is_wysiwyg = "true";
defparam \mem_instru|Instruction[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N20
cycloneive_lcell_comb \mem_instru|rom~8215 (
// Equation(s):
// \mem_instru|rom~8215_combout  = (!\Program_counter_0|PC [4] & ((\Program_counter_0|PC [2] & (!\Program_counter_0|PC [1] & !\Program_counter_0|PC [3])) # (!\Program_counter_0|PC [2] & ((\Program_counter_0|PC [3])))))

	.dataa(\Program_counter_0|PC [2]),
	.datab(\Program_counter_0|PC [4]),
	.datac(\Program_counter_0|PC [1]),
	.datad(\Program_counter_0|PC [3]),
	.cin(gnd),
	.combout(\mem_instru|rom~8215_combout ),
	.cout());
// synopsys translate_off
defparam \mem_instru|rom~8215 .lut_mask = 16'h1102;
defparam \mem_instru|rom~8215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N16
cycloneive_lcell_comb \mem_instru|rom~8216 (
// Equation(s):
// \mem_instru|rom~8216_combout  = (!\Program_counter_0|PC [5] & (\mem_instru|rom~8215_combout  & (!\Program_counter_0|PC [7] & !\Program_counter_0|PC [6])))

	.dataa(\Program_counter_0|PC [5]),
	.datab(\mem_instru|rom~8215_combout ),
	.datac(\Program_counter_0|PC [7]),
	.datad(\Program_counter_0|PC [6]),
	.cin(gnd),
	.combout(\mem_instru|rom~8216_combout ),
	.cout());
// synopsys translate_off
defparam \mem_instru|rom~8216 .lut_mask = 16'h0004;
defparam \mem_instru|rom~8216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y42_N17
dffeas \mem_instru|Instruction[28] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\mem_instru|rom~8216_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_instru|Instruction [28]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_instru|Instruction[28] .is_wysiwyg = "true";
defparam \mem_instru|Instruction[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N26
cycloneive_lcell_comb \control_unit|Decoder0~0 (
// Equation(s):
// \control_unit|Decoder0~0_combout  = (!\mem_instru|Instruction [26] & (!\mem_instru|Instruction [29] & (!\mem_instru|Instruction [27] & !\mem_instru|Instruction [28])))

	.dataa(\mem_instru|Instruction [26]),
	.datab(\mem_instru|Instruction [29]),
	.datac(\mem_instru|Instruction [27]),
	.datad(\mem_instru|Instruction [28]),
	.cin(gnd),
	.combout(\control_unit|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|Decoder0~0 .lut_mask = 16'h0001;
defparam \control_unit|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N12
cycloneive_lcell_comb \control_unit|WideOr4~0 (
// Equation(s):
// \control_unit|WideOr4~0_combout  = (!\mem_instru|Instruction [29] & ((\mem_instru|Instruction [27] & ((!\mem_instru|Instruction [28]))) # (!\mem_instru|Instruction [27] & (!\mem_instru|Instruction [26] & \mem_instru|Instruction [28]))))

	.dataa(\mem_instru|Instruction [26]),
	.datab(\mem_instru|Instruction [29]),
	.datac(\mem_instru|Instruction [27]),
	.datad(\mem_instru|Instruction [28]),
	.cin(gnd),
	.combout(\control_unit|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|WideOr4~0 .lut_mask = 16'h0130;
defparam \control_unit|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N6
cycloneive_lcell_comb \control_unit|Sinal_da_Conta[2] (
// Equation(s):
// \control_unit|Sinal_da_Conta [2] = (\control_unit|Decoder0~0_combout  & ((\control_unit|Sinal_da_Conta [2]))) # (!\control_unit|Decoder0~0_combout  & (\control_unit|WideOr4~0_combout ))

	.dataa(\control_unit|WideOr4~0_combout ),
	.datab(gnd),
	.datac(\control_unit|Decoder0~0_combout ),
	.datad(\control_unit|Sinal_da_Conta [2]),
	.cin(gnd),
	.combout(\control_unit|Sinal_da_Conta [2]),
	.cout());
// synopsys translate_off
defparam \control_unit|Sinal_da_Conta[2] .lut_mask = 16'hFA0A;
defparam \control_unit|Sinal_da_Conta[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N4
cycloneive_lcell_comb \alu_controle|Controle[2]~0 (
// Equation(s):
// \alu_controle|Controle[2]~0_combout  = (!\control_unit|Decoder0~0_combout  & \control_unit|Sinal_da_Conta [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\control_unit|Decoder0~0_combout ),
	.datad(\control_unit|Sinal_da_Conta [2]),
	.cin(gnd),
	.combout(\alu_controle|Controle[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_controle|Controle[2]~0 .lut_mask = 16'h0F00;
defparam \alu_controle|Controle[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N24
cycloneive_lcell_comb \mem_instru|rom~8203 (
// Equation(s):
// \mem_instru|rom~8203_combout  = (\Program_counter_0|PC [2]) # ((!\Program_counter_0|PC [1] & ((\Program_counter_0|PC_mais_1 [0]) # (\Program_counter_0|PC [3]))))

	.dataa(\Program_counter_0|PC [2]),
	.datab(\Program_counter_0|PC_mais_1 [0]),
	.datac(\Program_counter_0|PC [1]),
	.datad(\Program_counter_0|PC [3]),
	.cin(gnd),
	.combout(\mem_instru|rom~8203_combout ),
	.cout());
// synopsys translate_off
defparam \mem_instru|rom~8203 .lut_mask = 16'hAFAE;
defparam \mem_instru|rom~8203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N4
cycloneive_lcell_comb \mem_instru|rom~8204 (
// Equation(s):
// \mem_instru|rom~8204_combout  = (!\mem_instru|rom~8203_combout  & \mem_instru|rom~8193_combout )

	.dataa(\mem_instru|rom~8203_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem_instru|rom~8193_combout ),
	.cin(gnd),
	.combout(\mem_instru|rom~8204_combout ),
	.cout());
// synopsys translate_off
defparam \mem_instru|rom~8204 .lut_mask = 16'h5500;
defparam \mem_instru|rom~8204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N9
dffeas \mem_instru|Instruction[18] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_instru|rom~8204_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_instru|Instruction [18]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_instru|Instruction[18] .is_wysiwyg = "true";
defparam \mem_instru|Instruction[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N30
cycloneive_lcell_comb \mux5|out[3]~0 (
// Equation(s):
// \mux5|out[3]~0_combout  = (\control_unit|Decoder0~0_combout  & ((\mem_instru|Instruction [1]))) # (!\control_unit|Decoder0~0_combout  & (\mem_instru|Instruction [18]))

	.dataa(\mem_instru|Instruction [18]),
	.datab(\control_unit|Decoder0~0_combout ),
	.datac(gnd),
	.datad(\mem_instru|Instruction [1]),
	.cin(gnd),
	.combout(\mux5|out[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux5|out[3]~0 .lut_mask = 16'hEE22;
defparam \mux5|out[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y41_N31
dffeas \banco_registers|registers_rtl_1_bypass[9] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\mux5|out[3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_1_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_1_bypass[9] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_1_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N6
cycloneive_lcell_comb \mem_instru|rom~8209 (
// Equation(s):
// \mem_instru|rom~8209_combout  = (!\Program_counter_0|PC [4] & ((\Program_counter_0|PC [2] & (!\Program_counter_0|PC [1] & !\Program_counter_0|PC [3])) # (!\Program_counter_0|PC [2] & (\Program_counter_0|PC [1] $ (\Program_counter_0|PC [3])))))

	.dataa(\Program_counter_0|PC [2]),
	.datab(\Program_counter_0|PC [4]),
	.datac(\Program_counter_0|PC [1]),
	.datad(\Program_counter_0|PC [3]),
	.cin(gnd),
	.combout(\mem_instru|rom~8209_combout ),
	.cout());
// synopsys translate_off
defparam \mem_instru|rom~8209 .lut_mask = 16'h0112;
defparam \mem_instru|rom~8209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N22
cycloneive_lcell_comb \mem_instru|rom~8210 (
// Equation(s):
// \mem_instru|rom~8210_combout  = (!\Program_counter_0|PC [5] & (!\Program_counter_0|PC [7] & (\mem_instru|rom~8209_combout  & !\Program_counter_0|PC [6])))

	.dataa(\Program_counter_0|PC [5]),
	.datab(\Program_counter_0|PC [7]),
	.datac(\mem_instru|rom~8209_combout ),
	.datad(\Program_counter_0|PC [6]),
	.cin(gnd),
	.combout(\mem_instru|rom~8210_combout ),
	.cout());
// synopsys translate_off
defparam \mem_instru|rom~8210 .lut_mask = 16'h0010;
defparam \mem_instru|rom~8210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y42_N23
dffeas \banco_registers|registers_rtl_1_bypass[10] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\mem_instru|rom~8210_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_1_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_1_bypass[10] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_1_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N20
cycloneive_lcell_comb \control_unit|WideOr0~0 (
// Equation(s):
// \control_unit|WideOr0~0_combout  = (\mem_instru|Instruction [26] & (!\mem_instru|Instruction [28] & (\mem_instru|Instruction [29] $ (!\mem_instru|Instruction [27])))) # (!\mem_instru|Instruction [26] & (!\mem_instru|Instruction [29] & 
// (\mem_instru|Instruction [27] $ (!\mem_instru|Instruction [28]))))

	.dataa(\mem_instru|Instruction [29]),
	.datab(\mem_instru|Instruction [27]),
	.datac(\mem_instru|Instruction [26]),
	.datad(\mem_instru|Instruction [28]),
	.cin(gnd),
	.combout(\control_unit|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|WideOr0~0 .lut_mask = 16'h0491;
defparam \control_unit|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y42_N21
dffeas \banco_registers|registers_rtl_1_bypass[0] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\control_unit|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_1_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_1_bypass[0] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_1_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N0
cycloneive_lcell_comb \banco_registers|Mux0~2 (
// Equation(s):
// \banco_registers|Mux0~2_combout  = (\banco_registers|registers_rtl_1_bypass [0] & (\banco_registers|registers_rtl_1_bypass [9] $ (!\banco_registers|registers_rtl_1_bypass [10])))

	.dataa(\banco_registers|registers_rtl_1_bypass [9]),
	.datab(gnd),
	.datac(\banco_registers|registers_rtl_1_bypass [10]),
	.datad(\banco_registers|registers_rtl_1_bypass [0]),
	.cin(gnd),
	.combout(\banco_registers|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux0~2 .lut_mask = 16'hA500;
defparam \banco_registers|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N4
cycloneive_lcell_comb \mem_instru|rom~8199 (
// Equation(s):
// \mem_instru|rom~8199_combout  = (\Program_counter_0|PC [2] & ((\Program_counter_0|PC [3]) # (\Program_counter_0|PC_mais_1 [0] $ (!\Program_counter_0|PC [1])))) # (!\Program_counter_0|PC [2] & (!\Program_counter_0|PC [3] & ((\Program_counter_0|PC_mais_1 
// [0]) # (\Program_counter_0|PC [1]))))

	.dataa(\Program_counter_0|PC [2]),
	.datab(\Program_counter_0|PC_mais_1 [0]),
	.datac(\Program_counter_0|PC [1]),
	.datad(\Program_counter_0|PC [3]),
	.cin(gnd),
	.combout(\mem_instru|rom~8199_combout ),
	.cout());
// synopsys translate_off
defparam \mem_instru|rom~8199 .lut_mask = 16'hAAD6;
defparam \mem_instru|rom~8199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N28
cycloneive_lcell_comb \mem_instru|rom~8200 (
// Equation(s):
// \mem_instru|rom~8200_combout  = (!\mem_instru|rom~8199_combout  & \mem_instru|rom~8193_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem_instru|rom~8199_combout ),
	.datad(\mem_instru|rom~8193_combout ),
	.cin(gnd),
	.combout(\mem_instru|rom~8200_combout ),
	.cout());
// synopsys translate_off
defparam \mem_instru|rom~8200 .lut_mask = 16'h0F00;
defparam \mem_instru|rom~8200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N1
dffeas \mem_instru|Instruction[16] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_instru|rom~8200_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_instru|Instruction [16]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_instru|Instruction[16] .is_wysiwyg = "true";
defparam \mem_instru|Instruction[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N18
cycloneive_lcell_comb \mux5|out[0]~2 (
// Equation(s):
// \mux5|out[0]~2_combout  = (\control_unit|Decoder0~0_combout  & ((\mem_instru|Instruction [1]))) # (!\control_unit|Decoder0~0_combout  & (\mem_instru|Instruction [16]))

	.dataa(gnd),
	.datab(\mem_instru|Instruction [16]),
	.datac(\control_unit|Decoder0~0_combout ),
	.datad(\mem_instru|Instruction [1]),
	.cin(gnd),
	.combout(\mux5|out[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux5|out[0]~2 .lut_mask = 16'hFC0C;
defparam \mux5|out[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N19
dffeas \banco_registers|registers_rtl_1_bypass[1] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\mux5|out[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_1_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_1_bypass[1] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_1_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N2
cycloneive_lcell_comb \mem_instru|rom~8205 (
// Equation(s):
// \mem_instru|rom~8205_combout  = (\Program_counter_0|PC [2] & (((!\Program_counter_0|PC [1] & !\Program_counter_0|PC [3])))) # (!\Program_counter_0|PC [2] & ((\Program_counter_0|PC [3]) # ((\Program_counter_0|PC_mais_1 [0] & \Program_counter_0|PC [1]))))

	.dataa(\Program_counter_0|PC [2]),
	.datab(\Program_counter_0|PC_mais_1 [0]),
	.datac(\Program_counter_0|PC [1]),
	.datad(\Program_counter_0|PC [3]),
	.cin(gnd),
	.combout(\mem_instru|rom~8205_combout ),
	.cout());
// synopsys translate_off
defparam \mem_instru|rom~8205 .lut_mask = 16'h554A;
defparam \mem_instru|rom~8205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N18
cycloneive_lcell_comb \mem_instru|rom~8206 (
// Equation(s):
// \mem_instru|rom~8206_combout  = (\mem_instru|rom~8193_combout  & \mem_instru|rom~8205_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem_instru|rom~8193_combout ),
	.datad(\mem_instru|rom~8205_combout ),
	.cin(gnd),
	.combout(\mem_instru|rom~8206_combout ),
	.cout());
// synopsys translate_off
defparam \mem_instru|rom~8206 .lut_mask = 16'hF000;
defparam \mem_instru|rom~8206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N19
dffeas \banco_registers|registers_rtl_1_bypass[2] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\mem_instru|rom~8206_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_1_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_1_bypass[2] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_1_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N22
cycloneive_lcell_comb \mem_instru|rom~8201 (
// Equation(s):
// \mem_instru|rom~8201_combout  = (\Program_counter_0|PC [1] & (((\Program_counter_0|PC_mais_1 [0] & !\Program_counter_0|PC [3])) # (!\Program_counter_0|PC [2])))

	.dataa(\Program_counter_0|PC [2]),
	.datab(\Program_counter_0|PC_mais_1 [0]),
	.datac(\Program_counter_0|PC [1]),
	.datad(\Program_counter_0|PC [3]),
	.cin(gnd),
	.combout(\mem_instru|rom~8201_combout ),
	.cout());
// synopsys translate_off
defparam \mem_instru|rom~8201 .lut_mask = 16'h50D0;
defparam \mem_instru|rom~8201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N6
cycloneive_lcell_comb \mem_instru|rom~8202 (
// Equation(s):
// \mem_instru|rom~8202_combout  = (\mem_instru|rom~8201_combout  & \mem_instru|rom~8193_combout )

	.dataa(\mem_instru|rom~8201_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem_instru|rom~8193_combout ),
	.cin(gnd),
	.combout(\mem_instru|rom~8202_combout ),
	.cout());
// synopsys translate_off
defparam \mem_instru|rom~8202 .lut_mask = 16'hAA00;
defparam \mem_instru|rom~8202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y41_N17
dffeas \mem_instru|Instruction[17] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_instru|rom~8202_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_instru|Instruction [17]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_instru|Instruction[17] .is_wysiwyg = "true";
defparam \mem_instru|Instruction[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N18
cycloneive_lcell_comb \mux5|out[1]~1 (
// Equation(s):
// \mux5|out[1]~1_combout  = (\control_unit|Decoder0~0_combout  & (\mem_instru|Instruction [1])) # (!\control_unit|Decoder0~0_combout  & ((\mem_instru|Instruction [17])))

	.dataa(\mem_instru|Instruction [1]),
	.datab(\mem_instru|Instruction [17]),
	.datac(gnd),
	.datad(\control_unit|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\mux5|out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux5|out[1]~1 .lut_mask = 16'hAACC;
defparam \mux5|out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N19
dffeas \banco_registers|registers_rtl_1_bypass[3] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\mux5|out[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_1_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_1_bypass[3] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_1_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N12
cycloneive_lcell_comb \mem_instru|rom~8207 (
// Equation(s):
// \mem_instru|rom~8207_combout  = (!\Program_counter_0|PC_mais_1 [0] & (!\Program_counter_0|PC [3] & ((\Program_counter_0|PC [2]) # (\Program_counter_0|PC [1]))))

	.dataa(\Program_counter_0|PC [2]),
	.datab(\Program_counter_0|PC_mais_1 [0]),
	.datac(\Program_counter_0|PC [1]),
	.datad(\Program_counter_0|PC [3]),
	.cin(gnd),
	.combout(\mem_instru|rom~8207_combout ),
	.cout());
// synopsys translate_off
defparam \mem_instru|rom~8207 .lut_mask = 16'h0032;
defparam \mem_instru|rom~8207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N24
cycloneive_lcell_comb \mem_instru|rom~8208 (
// Equation(s):
// \mem_instru|rom~8208_combout  = (\mem_instru|rom~8193_combout  & \mem_instru|rom~8207_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem_instru|rom~8193_combout ),
	.datad(\mem_instru|rom~8207_combout ),
	.cin(gnd),
	.combout(\mem_instru|rom~8208_combout ),
	.cout());
// synopsys translate_off
defparam \mem_instru|rom~8208 .lut_mask = 16'hF000;
defparam \mem_instru|rom~8208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N25
dffeas \banco_registers|registers_rtl_1_bypass[4] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\mem_instru|rom~8208_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_1_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_1_bypass[4] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_1_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N28
cycloneive_lcell_comb \banco_registers|Mux0~0 (
// Equation(s):
// \banco_registers|Mux0~0_combout  = (\banco_registers|registers_rtl_1_bypass [1] & (\banco_registers|registers_rtl_1_bypass [2] & (\banco_registers|registers_rtl_1_bypass [3] $ (!\banco_registers|registers_rtl_1_bypass [4])))) # 
// (!\banco_registers|registers_rtl_1_bypass [1] & (!\banco_registers|registers_rtl_1_bypass [2] & (\banco_registers|registers_rtl_1_bypass [3] $ (!\banco_registers|registers_rtl_1_bypass [4]))))

	.dataa(\banco_registers|registers_rtl_1_bypass [1]),
	.datab(\banco_registers|registers_rtl_1_bypass [2]),
	.datac(\banco_registers|registers_rtl_1_bypass [3]),
	.datad(\banco_registers|registers_rtl_1_bypass [4]),
	.cin(gnd),
	.combout(\banco_registers|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux0~0 .lut_mask = 16'h9009;
defparam \banco_registers|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y42_N9
dffeas \banco_registers|registers_rtl_1_bypass[8] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_instru|rom~8210_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_1_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_1_bypass[8] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_1_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y42_N29
dffeas \banco_registers|registers_rtl_1_bypass[5] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux5|out[3]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_1_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_1_bypass[5] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_1_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y42_N3
dffeas \banco_registers|registers_rtl_1_bypass[6] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_instru|rom~8210_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_1_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_1_bypass[6] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_1_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y42_N31
dffeas \banco_registers|registers_rtl_1_bypass[7] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux5|out[3]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_1_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_1_bypass[7] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_1_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N2
cycloneive_lcell_comb \banco_registers|Mux0~1 (
// Equation(s):
// \banco_registers|Mux0~1_combout  = (\banco_registers|registers_rtl_1_bypass [8] & (\banco_registers|registers_rtl_1_bypass [7] & (\banco_registers|registers_rtl_1_bypass [5] $ (!\banco_registers|registers_rtl_1_bypass [6])))) # 
// (!\banco_registers|registers_rtl_1_bypass [8] & (!\banco_registers|registers_rtl_1_bypass [7] & (\banco_registers|registers_rtl_1_bypass [5] $ (!\banco_registers|registers_rtl_1_bypass [6]))))

	.dataa(\banco_registers|registers_rtl_1_bypass [8]),
	.datab(\banco_registers|registers_rtl_1_bypass [5]),
	.datac(\banco_registers|registers_rtl_1_bypass [6]),
	.datad(\banco_registers|registers_rtl_1_bypass [7]),
	.cin(gnd),
	.combout(\banco_registers|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux0~1 .lut_mask = 16'h8241;
defparam \banco_registers|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N18
cycloneive_lcell_comb \banco_registers|Mux0~3 (
// Equation(s):
// \banco_registers|Mux0~3_combout  = (\banco_registers|Mux0~2_combout  & (\banco_registers|Mux0~0_combout  & \banco_registers|Mux0~1_combout ))

	.dataa(gnd),
	.datab(\banco_registers|Mux0~2_combout ),
	.datac(\banco_registers|Mux0~0_combout ),
	.datad(\banco_registers|Mux0~1_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux0~3 .lut_mask = 16'hC000;
defparam \banco_registers|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N0
cycloneive_lcell_comb \control_unit|Decoder0~3 (
// Equation(s):
// \control_unit|Decoder0~3_combout  = (\mem_instru|Instruction [26] & (!\mem_instru|Instruction [29] & (\mem_instru|Instruction [27] & \mem_instru|Instruction [28])))

	.dataa(\mem_instru|Instruction [26]),
	.datab(\mem_instru|Instruction [29]),
	.datac(\mem_instru|Instruction [27]),
	.datad(\mem_instru|Instruction [28]),
	.cin(gnd),
	.combout(\control_unit|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|Decoder0~3 .lut_mask = 16'h2000;
defparam \control_unit|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clock_FPGA~input (
	.i(clock_FPGA),
	.ibar(gnd),
	.o(\clock_FPGA~input_o ));
// synopsys translate_off
defparam \clock_FPGA~input .bus_hold = "false";
defparam \clock_FPGA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clock_FPGA~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock_FPGA~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock_FPGA~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock_FPGA~inputclkctrl .clock_type = "global clock";
defparam \clock_FPGA~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N2
cycloneive_lcell_comb \control_unit|Decoder0~1 (
// Equation(s):
// \control_unit|Decoder0~1_combout  = (!\mem_instru|Instruction [26] & (!\mem_instru|Instruction [29] & (\mem_instru|Instruction [27] & \mem_instru|Instruction [28])))

	.dataa(\mem_instru|Instruction [26]),
	.datab(\mem_instru|Instruction [29]),
	.datac(\mem_instru|Instruction [27]),
	.datad(\mem_instru|Instruction [28]),
	.cin(gnd),
	.combout(\control_unit|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|Decoder0~1 .lut_mask = 16'h1000;
defparam \control_unit|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y41_N13
dffeas \banco_registers|registers_rtl_0_bypass[8] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_instru|rom~8204_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y41_N9
dffeas \banco_registers|registers_rtl_0_bypass[5] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux5|out[3]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y41_N23
dffeas \banco_registers|registers_rtl_0_bypass[6] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_instru|rom~8204_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y41_N19
dffeas \banco_registers|registers_rtl_0_bypass[7] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux5|out[3]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N22
cycloneive_lcell_comb \banco_registers|Mux32~1 (
// Equation(s):
// \banco_registers|Mux32~1_combout  = (\banco_registers|registers_rtl_0_bypass [8] & (\banco_registers|registers_rtl_0_bypass [7] & (\banco_registers|registers_rtl_0_bypass [5] $ (!\banco_registers|registers_rtl_0_bypass [6])))) # 
// (!\banco_registers|registers_rtl_0_bypass [8] & (!\banco_registers|registers_rtl_0_bypass [7] & (\banco_registers|registers_rtl_0_bypass [5] $ (!\banco_registers|registers_rtl_0_bypass [6]))))

	.dataa(\banco_registers|registers_rtl_0_bypass [8]),
	.datab(\banco_registers|registers_rtl_0_bypass [5]),
	.datac(\banco_registers|registers_rtl_0_bypass [6]),
	.datad(\banco_registers|registers_rtl_0_bypass [7]),
	.cin(gnd),
	.combout(\banco_registers|Mux32~1_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux32~1 .lut_mask = 16'h8241;
defparam \banco_registers|Mux32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y41_N5
dffeas \banco_registers|registers_rtl_0_bypass[10] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\mem_instru|rom~8204_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y41_N3
dffeas \banco_registers|registers_rtl_0_bypass[9] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux5|out[3]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y41_N1
dffeas \banco_registers|registers_rtl_0_bypass[0] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\control_unit|WideOr0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N2
cycloneive_lcell_comb \banco_registers|Mux32~2 (
// Equation(s):
// \banco_registers|Mux32~2_combout  = (\banco_registers|registers_rtl_0_bypass [0] & (\banco_registers|registers_rtl_0_bypass [10] $ (!\banco_registers|registers_rtl_0_bypass [9])))

	.dataa(gnd),
	.datab(\banco_registers|registers_rtl_0_bypass [10]),
	.datac(\banco_registers|registers_rtl_0_bypass [9]),
	.datad(\banco_registers|registers_rtl_0_bypass [0]),
	.cin(gnd),
	.combout(\banco_registers|Mux32~2_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux32~2 .lut_mask = 16'hC300;
defparam \banco_registers|Mux32~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N20
cycloneive_lcell_comb \control_unit|Decoder0~2 (
// Equation(s):
// \control_unit|Decoder0~2_combout  = (\mem_instru|Instruction [26] & (\mem_instru|Instruction [29] & (\mem_instru|Instruction [27] & !\mem_instru|Instruction [28])))

	.dataa(\mem_instru|Instruction [26]),
	.datab(\mem_instru|Instruction [29]),
	.datac(\mem_instru|Instruction [27]),
	.datad(\mem_instru|Instruction [28]),
	.cin(gnd),
	.combout(\control_unit|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|Decoder0~2 .lut_mask = 16'h0080;
defparam \control_unit|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X83_Y0_N1
cycloneive_io_ibuf \entrada[1]~input (
	.i(entrada[1]),
	.ibar(gnd),
	.o(\entrada[1]~input_o ));
// synopsys translate_off
defparam \entrada[1]~input .bus_hold = "false";
defparam \entrada[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X61_Y43_N29
dffeas \banco_registers|registers_rtl_0_bypass[2] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\mem_instru|rom~8200_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y41_N11
dffeas \banco_registers|registers_rtl_0_bypass[1] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux5|out[0]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y41_N21
dffeas \banco_registers|registers_rtl_0_bypass[3] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\mux5|out[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y41_N7
dffeas \banco_registers|registers_rtl_0_bypass[4] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\mem_instru|rom~8202_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N20
cycloneive_lcell_comb \banco_registers|Mux32~0 (
// Equation(s):
// \banco_registers|Mux32~0_combout  = (\banco_registers|registers_rtl_0_bypass [2] & (\banco_registers|registers_rtl_0_bypass [1] & (\banco_registers|registers_rtl_0_bypass [3] $ (!\banco_registers|registers_rtl_0_bypass [4])))) # 
// (!\banco_registers|registers_rtl_0_bypass [2] & (!\banco_registers|registers_rtl_0_bypass [1] & (\banco_registers|registers_rtl_0_bypass [3] $ (!\banco_registers|registers_rtl_0_bypass [4]))))

	.dataa(\banco_registers|registers_rtl_0_bypass [2]),
	.datab(\banco_registers|registers_rtl_0_bypass [1]),
	.datac(\banco_registers|registers_rtl_0_bypass [3]),
	.datad(\banco_registers|registers_rtl_0_bypass [4]),
	.cin(gnd),
	.combout(\banco_registers|Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux32~0 .lut_mask = 16'h9009;
defparam \banco_registers|Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N15
cycloneive_io_ibuf \entrada[6]~input (
	.i(entrada[6]),
	.ibar(gnd),
	.o(\entrada[6]~input_o ));
// synopsys translate_off
defparam \entrada[6]~input .bus_hold = "false";
defparam \entrada[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N8
cycloneive_lcell_comb \control_unit|WideOr1~0 (
// Equation(s):
// \control_unit|WideOr1~0_combout  = (!\mem_instru|Instruction [29] & ((\mem_instru|Instruction [27] & ((\mem_instru|Instruction [28]))) # (!\mem_instru|Instruction [27] & (\mem_instru|Instruction [26] & !\mem_instru|Instruction [28]))))

	.dataa(\mem_instru|Instruction [26]),
	.datab(\mem_instru|Instruction [29]),
	.datac(\mem_instru|Instruction [27]),
	.datad(\mem_instru|Instruction [28]),
	.cin(gnd),
	.combout(\control_unit|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|WideOr1~0 .lut_mask = 16'h3002;
defparam \control_unit|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N8
cycloneive_lcell_comb \banco_registers|Mux32~25 (
// Equation(s):
// \banco_registers|Mux32~25_combout  = (\banco_registers|Mux32~2_combout  & (\banco_registers|Mux32~1_combout  & \banco_registers|Mux32~0_combout ))

	.dataa(\banco_registers|Mux32~2_combout ),
	.datab(\banco_registers|Mux32~1_combout ),
	.datac(gnd),
	.datad(\banco_registers|Mux32~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux32~25_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux32~25 .lut_mask = 16'h8800;
defparam \banco_registers|Mux32~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N5
dffeas \banco_registers|registers_rtl_0_bypass[18] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[24]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y40_N13
dffeas \banco_registers|registers_rtl_1_bypass[21] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[21]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_1_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_1_bypass[21] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_1_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X85_Y0_N1
cycloneive_io_ibuf \entrada[8]~input (
	.i(entrada[8]),
	.ibar(gnd),
	.o(\entrada[8]~input_o ));
// synopsys translate_off
defparam \entrada[8]~input .bus_hold = "false";
defparam \entrada[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X68_Y39_N9
dffeas \banco_registers|registers_rtl_1_bypass[23] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_1_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_1_bypass[23] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_1_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N12
cycloneive_lcell_comb \mux_ULA|out[11]~11 (
// Equation(s):
// \mux_ULA|out[11]~11_combout  = (\control_unit|WideOr1~0_combout  & (\mem_instru|Instruction [1])) # (!\control_unit|WideOr1~0_combout  & ((\banco_registers|Mux32~26_combout )))

	.dataa(\mem_instru|Instruction [1]),
	.datab(\banco_registers|Mux32~26_combout ),
	.datac(gnd),
	.datad(\control_unit|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\mux_ULA|out[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|out[11]~11 .lut_mask = 16'hAACC;
defparam \mux_ULA|out[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y39_N7
dffeas \banco_registers|registers_rtl_1_bypass[31] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_1_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_1_bypass[31] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_1_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y44_N15
cycloneive_io_ibuf \entrada[12]~input (
	.i(entrada[12]),
	.ibar(gnd),
	.o(\entrada[12]~input_o ));
// synopsys translate_off
defparam \entrada[12]~input .bus_hold = "false";
defparam \entrada[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y31_N15
cycloneive_io_ibuf \entrada[14]~input (
	.i(entrada[14]),
	.ibar(gnd),
	.o(\entrada[14]~input_o ));
// synopsys translate_off
defparam \entrada[14]~input .bus_hold = "false";
defparam \entrada[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X63_Y40_N1
dffeas \banco_registers|registers_rtl_0_bypass[28] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N15
cycloneive_io_ibuf \entrada[10]~input (
	.i(entrada[10]),
	.ibar(gnd),
	.o(\entrada[10]~input_o ));
// synopsys translate_off
defparam \entrada[10]~input .bus_hold = "false";
defparam \entrada[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y40_N17
dffeas \banco_registers|registers_rtl_1_bypass[32] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_1_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_1_bypass[32] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_1_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y42_N0
cycloneive_ram_block \banco_registers|registers_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\control_unit|WideOr0~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clock~0clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\comb_7|out[0]~0_combout ,\comb_7|out[1]~1_combout ,\comb_7|out[2]~2_combout ,\comb_7|out[3]~3_combout ,\comb_7|out[4]~4_combout ,\comb_7|out[5]~5_combout ,\comb_7|out[6]~6_combout ,\comb_7|out[7]~7_combout ,\comb_7|out[8]~8_combout ,
\comb_7|out[9]~9_combout ,\comb_7|out[10]~10_combout ,\comb_7|out[11]~11_combout ,\comb_7|out[12]~12_combout ,\comb_7|out[13]~13_combout ,\comb_7|out[14]~14_combout ,\comb_7|out[15]~15_combout ,\comb_7|out[16]~16_combout ,\comb_7|out[17]~17_combout ,
\comb_7|out[18]~18_combout ,\comb_7|out[19]~19_combout ,\comb_7|out[20]~20_combout ,\comb_7|out[21]~21_combout ,\comb_7|out[22]~22_combout ,\comb_7|out[23]~23_combout ,\comb_7|out[24]~24_combout ,\comb_7|out[25]~25_combout ,\comb_7|out[26]~26_combout ,
\comb_7|out[27]~27_combout ,\comb_7|out[28]~28_combout ,\comb_7|out[29]~29_combout ,\comb_7|out[30]~30_combout ,\comb_7|out[31]~31_combout }),
	.portaaddr({\mux5|out[3]~0_combout ,\mux5|out[3]~0_combout ,\mux5|out[3]~0_combout ,\mux5|out[1]~1_combout ,\mux5|out[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\mem_instru|rom~8204_combout ,\mem_instru|rom~8204_combout ,\mem_instru|rom~8204_combout ,\mem_instru|rom~8202_combout ,\mem_instru|rom~8200_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\banco_registers|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \banco_registers|registers_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \banco_registers|registers_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \banco_registers|registers_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "Banco_Registradores:banco_registers|altsyncram:registers_rtl_0|altsyncram_esg1:auto_generated|ALTSYNCRAM";
defparam \banco_registers|registers_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \banco_registers|registers_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \banco_registers|registers_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \banco_registers|registers_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \banco_registers|registers_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \banco_registers|registers_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \banco_registers|registers_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \banco_registers|registers_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \banco_registers|registers_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \banco_registers|registers_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \banco_registers|registers_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \banco_registers|registers_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \banco_registers|registers_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \banco_registers|registers_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \banco_registers|registers_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \banco_registers|registers_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \banco_registers|registers_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \banco_registers|registers_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \banco_registers|registers_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \banco_registers|registers_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \banco_registers|registers_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \banco_registers|registers_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \banco_registers|registers_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \banco_registers|registers_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \banco_registers|registers_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \banco_registers|registers_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \banco_registers|registers_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \banco_registers|registers_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X65_Y42_N13
dffeas \banco_registers|registers_rtl_0_bypass[25] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N12
cycloneive_lcell_comb \banco_registers|Mux32~43 (
// Equation(s):
// \banco_registers|Mux32~43_combout  = (\banco_registers|Mux32~25_combout  & ((\banco_registers|registers_rtl_0_bypass [25]))) # (!\banco_registers|Mux32~25_combout  & (\banco_registers|registers_rtl_0|auto_generated|ram_block1a14 ))

	.dataa(\banco_registers|registers_rtl_0|auto_generated|ram_block1a14 ),
	.datab(gnd),
	.datac(\banco_registers|registers_rtl_0_bypass [25]),
	.datad(\banco_registers|Mux32~25_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux32~43_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux32~43 .lut_mask = 16'hF0AA;
defparam \banco_registers|Mux32~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y42_N17
dffeas \banco_registers|registers_rtl_0_bypass[24] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N16
cycloneive_lcell_comb \banco_registers|Mux32~44 (
// Equation(s):
// \banco_registers|Mux32~44_combout  = (\banco_registers|Mux32~25_combout  & ((\banco_registers|registers_rtl_0_bypass [24]))) # (!\banco_registers|Mux32~25_combout  & (\banco_registers|registers_rtl_0|auto_generated|ram_block1a13 ))

	.dataa(gnd),
	.datab(\banco_registers|registers_rtl_0|auto_generated|ram_block1a13 ),
	.datac(\banco_registers|registers_rtl_0_bypass [24]),
	.datad(\banco_registers|Mux32~25_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux32~44_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux32~44 .lut_mask = 16'hF0CC;
defparam \banco_registers|Mux32~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y42_N21
dffeas \banco_registers|registers_rtl_0_bypass[23] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N20
cycloneive_lcell_comb \banco_registers|Mux32~45 (
// Equation(s):
// \banco_registers|Mux32~45_combout  = (\banco_registers|Mux32~25_combout  & (\banco_registers|registers_rtl_0_bypass [23])) # (!\banco_registers|Mux32~25_combout  & ((\banco_registers|registers_rtl_0|auto_generated|ram_block1a12 )))

	.dataa(\banco_registers|Mux32~25_combout ),
	.datab(gnd),
	.datac(\banco_registers|registers_rtl_0_bypass [23]),
	.datad(\banco_registers|registers_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\banco_registers|Mux32~45_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux32~45 .lut_mask = 16'hF5A0;
defparam \banco_registers|Mux32~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y42_N1
dffeas \banco_registers|registers_rtl_0_bypass[22] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N0
cycloneive_lcell_comb \banco_registers|Mux32~46 (
// Equation(s):
// \banco_registers|Mux32~46_combout  = (\banco_registers|Mux32~25_combout  & ((\banco_registers|registers_rtl_0_bypass [22]))) # (!\banco_registers|Mux32~25_combout  & (\banco_registers|registers_rtl_0|auto_generated|ram_block1a11 ))

	.dataa(\banco_registers|registers_rtl_0|auto_generated|ram_block1a11 ),
	.datab(gnd),
	.datac(\banco_registers|registers_rtl_0_bypass [22]),
	.datad(\banco_registers|Mux32~25_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux32~46_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux32~46 .lut_mask = 16'hF0AA;
defparam \banco_registers|Mux32~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y42_N29
dffeas \banco_registers|registers_rtl_0_bypass[21] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[21]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N28
cycloneive_lcell_comb \banco_registers|Mux32~47 (
// Equation(s):
// \banco_registers|Mux32~47_combout  = (\banco_registers|Mux32~25_combout  & (\banco_registers|registers_rtl_0_bypass [21])) # (!\banco_registers|Mux32~25_combout  & ((\banco_registers|registers_rtl_0|auto_generated|ram_block1a10 )))

	.dataa(\banco_registers|Mux32~25_combout ),
	.datab(gnd),
	.datac(\banco_registers|registers_rtl_0_bypass [21]),
	.datad(\banco_registers|registers_rtl_0|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\banco_registers|Mux32~47_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux32~47 .lut_mask = 16'hF5A0;
defparam \banco_registers|Mux32~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y42_N9
dffeas \banco_registers|registers_rtl_0_bypass[20] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N8
cycloneive_lcell_comb \banco_registers|Mux32~48 (
// Equation(s):
// \banco_registers|Mux32~48_combout  = (\banco_registers|Mux32~25_combout  & (\banco_registers|registers_rtl_0_bypass [20])) # (!\banco_registers|Mux32~25_combout  & ((\banco_registers|registers_rtl_0|auto_generated|ram_block1a9 )))

	.dataa(\banco_registers|Mux32~25_combout ),
	.datab(gnd),
	.datac(\banco_registers|registers_rtl_0_bypass [20]),
	.datad(\banco_registers|registers_rtl_0|auto_generated|ram_block1a9 ),
	.cin(gnd),
	.combout(\banco_registers|Mux32~48_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux32~48 .lut_mask = 16'hF5A0;
defparam \banco_registers|Mux32~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N9
dffeas \banco_registers|registers_rtl_0_bypass[19] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N8
cycloneive_lcell_comb \banco_registers|Mux32~49 (
// Equation(s):
// \banco_registers|Mux32~49_combout  = (\banco_registers|Mux32~25_combout  & ((\banco_registers|registers_rtl_0_bypass [19]))) # (!\banco_registers|Mux32~25_combout  & (\banco_registers|registers_rtl_0|auto_generated|ram_block1a8 ))

	.dataa(gnd),
	.datab(\banco_registers|registers_rtl_0|auto_generated|ram_block1a8 ),
	.datac(\banco_registers|registers_rtl_0_bypass [19]),
	.datad(\banco_registers|Mux32~25_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux32~49_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux32~49 .lut_mask = 16'hF0CC;
defparam \banco_registers|Mux32~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N4
cycloneive_lcell_comb \banco_registers|Mux32~50 (
// Equation(s):
// \banco_registers|Mux32~50_combout  = (\banco_registers|Mux32~25_combout  & ((\banco_registers|registers_rtl_0_bypass [18]))) # (!\banco_registers|Mux32~25_combout  & (\banco_registers|registers_rtl_0|auto_generated|ram_block1a7 ))

	.dataa(\banco_registers|registers_rtl_0|auto_generated|ram_block1a7 ),
	.datab(gnd),
	.datac(\banco_registers|registers_rtl_0_bypass [18]),
	.datad(\banco_registers|Mux32~25_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux32~50_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux32~50 .lut_mask = 16'hF0AA;
defparam \banco_registers|Mux32~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y42_N5
dffeas \banco_registers|registers_rtl_0_bypass[17] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[25]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N4
cycloneive_lcell_comb \banco_registers|Mux32~51 (
// Equation(s):
// \banco_registers|Mux32~51_combout  = (\banco_registers|Mux32~25_combout  & (\banco_registers|registers_rtl_0_bypass [17])) # (!\banco_registers|Mux32~25_combout  & ((\banco_registers|registers_rtl_0|auto_generated|ram_block1a6 )))

	.dataa(\banco_registers|Mux32~25_combout ),
	.datab(gnd),
	.datac(\banco_registers|registers_rtl_0_bypass [17]),
	.datad(\banco_registers|registers_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\banco_registers|Mux32~51_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux32~51 .lut_mask = 16'hF5A0;
defparam \banco_registers|Mux32~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N25
dffeas \banco_registers|registers_rtl_0_bypass[16] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N24
cycloneive_lcell_comb \banco_registers|Mux32~52 (
// Equation(s):
// \banco_registers|Mux32~52_combout  = (\banco_registers|Mux32~25_combout  & ((\banco_registers|registers_rtl_0_bypass [16]))) # (!\banco_registers|Mux32~25_combout  & (\banco_registers|registers_rtl_0|auto_generated|ram_block1a5 ))

	.dataa(gnd),
	.datab(\banco_registers|registers_rtl_0|auto_generated|ram_block1a5 ),
	.datac(\banco_registers|registers_rtl_0_bypass [16]),
	.datad(\banco_registers|Mux32~25_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux32~52_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux32~52 .lut_mask = 16'hF0CC;
defparam \banco_registers|Mux32~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N21
dffeas \banco_registers|registers_rtl_0_bypass[15] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[27]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N20
cycloneive_lcell_comb \banco_registers|Mux32~53 (
// Equation(s):
// \banco_registers|Mux32~53_combout  = (\banco_registers|Mux32~25_combout  & ((\banco_registers|registers_rtl_0_bypass [15]))) # (!\banco_registers|Mux32~25_combout  & (\banco_registers|registers_rtl_0|auto_generated|ram_block1a4 ))

	.dataa(\banco_registers|registers_rtl_0|auto_generated|ram_block1a4 ),
	.datab(gnd),
	.datac(\banco_registers|registers_rtl_0_bypass [15]),
	.datad(\banco_registers|Mux32~25_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux32~53_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux32~53 .lut_mask = 16'hF0AA;
defparam \banco_registers|Mux32~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N17
dffeas \banco_registers|registers_rtl_0_bypass[14] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[28]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N16
cycloneive_lcell_comb \banco_registers|Mux32~54 (
// Equation(s):
// \banco_registers|Mux32~54_combout  = (\banco_registers|Mux32~25_combout  & ((\banco_registers|registers_rtl_0_bypass [14]))) # (!\banco_registers|Mux32~25_combout  & (\banco_registers|registers_rtl_0|auto_generated|ram_block1a3 ))

	.dataa(\banco_registers|registers_rtl_0|auto_generated|ram_block1a3 ),
	.datab(gnd),
	.datac(\banco_registers|registers_rtl_0_bypass [14]),
	.datad(\banco_registers|Mux32~25_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux32~54_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux32~54 .lut_mask = 16'hF0AA;
defparam \banco_registers|Mux32~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N13
dffeas \banco_registers|registers_rtl_0_bypass[13] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[29]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N12
cycloneive_lcell_comb \banco_registers|Mux32~55 (
// Equation(s):
// \banco_registers|Mux32~55_combout  = (\banco_registers|Mux32~25_combout  & ((\banco_registers|registers_rtl_0_bypass [13]))) # (!\banco_registers|Mux32~25_combout  & (\banco_registers|registers_rtl_0|auto_generated|ram_block1a2 ))

	.dataa(\banco_registers|registers_rtl_0|auto_generated|ram_block1a2 ),
	.datab(gnd),
	.datac(\banco_registers|registers_rtl_0_bypass [13]),
	.datad(\banco_registers|Mux32~25_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux32~55_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux32~55 .lut_mask = 16'hF0AA;
defparam \banco_registers|Mux32~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N1
dffeas \banco_registers|registers_rtl_0_bypass[12] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[30]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N0
cycloneive_lcell_comb \banco_registers|Mux32~56 (
// Equation(s):
// \banco_registers|Mux32~56_combout  = (\banco_registers|Mux32~25_combout  & ((\banco_registers|registers_rtl_0_bypass [12]))) # (!\banco_registers|Mux32~25_combout  & (\banco_registers|registers_rtl_0|auto_generated|ram_block1a1 ))

	.dataa(gnd),
	.datab(\banco_registers|registers_rtl_0|auto_generated|ram_block1a1 ),
	.datac(\banco_registers|registers_rtl_0_bypass [12]),
	.datad(\banco_registers|Mux32~25_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux32~56_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux32~56 .lut_mask = 16'hF0CC;
defparam \banco_registers|Mux32~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y42_N29
dffeas \banco_registers|registers_rtl_0_bypass[11] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[31]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N28
cycloneive_lcell_comb \banco_registers|Mux32~57 (
// Equation(s):
// \banco_registers|Mux32~57_combout  = (\banco_registers|Mux32~25_combout  & ((\banco_registers|registers_rtl_0_bypass [11]))) # (!\banco_registers|Mux32~25_combout  & (\banco_registers|registers_rtl_0|auto_generated|ram_block1a0~portbdataout ))

	.dataa(gnd),
	.datab(\banco_registers|registers_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(\banco_registers|registers_rtl_0_bypass [11]),
	.datad(\banco_registers|Mux32~25_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux32~57_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux32~57 .lut_mask = 16'hF0CC;
defparam \banco_registers|Mux32~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y43_N0
cycloneive_ram_block \Mem_dados|ram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\control_unit|Decoder0~3_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clock~0clkctrl_outclk ),
	.clk1(\clock_FPGA~inputclkctrl_outclk ),
	.ena0(\control_unit|Decoder0~3_combout ),
	.ena1(\control_unit|Decoder0~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\banco_registers|Mux32~57_combout ,\banco_registers|Mux32~56_combout ,\banco_registers|Mux32~55_combout ,\banco_registers|Mux32~54_combout ,\banco_registers|Mux32~53_combout ,\banco_registers|Mux32~52_combout ,\banco_registers|Mux32~51_combout ,
\banco_registers|Mux32~50_combout ,\banco_registers|Mux32~49_combout ,\banco_registers|Mux32~48_combout ,\banco_registers|Mux32~47_combout ,\banco_registers|Mux32~46_combout ,\banco_registers|Mux32~45_combout ,\banco_registers|Mux32~44_combout ,
\banco_registers|Mux32~43_combout ,\banco_registers|Mux32~42_combout ,\banco_registers|Mux32~30_combout ,\banco_registers|Mux32~29_combout ,\banco_registers|Mux32~28_combout ,\banco_registers|Mux32~27_combout ,\banco_registers|Mux32~26_combout ,
\banco_registers|Mux32~41_combout ,\banco_registers|Mux32~40_combout ,\banco_registers|Mux32~39_combout ,\banco_registers|Mux32~38_combout ,\banco_registers|Mux32~37_combout ,\banco_registers|Mux32~36_combout ,\banco_registers|Mux32~35_combout ,
\banco_registers|Mux32~34_combout ,\banco_registers|Mux32~33_combout ,\banco_registers|Mux32~32_combout ,\banco_registers|Mux32~31_combout }),
	.portaaddr({\ALU_0|Selector24~0_combout ,\ALU_0|Selector25~0_combout ,\ALU_0|Selector26~0_combout ,\ALU_0|Selector27~0_combout ,\ALU_0|Selector28~0_combout ,\ALU_0|Selector29~0_combout ,\ALU_0|Selector30~0_combout ,\ALU_0|Selector31~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\ALU_0|Selector24~0_combout ,\ALU_0|Selector25~0_combout ,\ALU_0|Selector26~0_combout ,\ALU_0|Selector27~0_combout ,\ALU_0|Selector28~0_combout ,\ALU_0|Selector29~0_combout ,\ALU_0|Selector30~0_combout ,\ALU_0|Selector31~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Mem_dados|ram_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \Mem_dados|ram_rtl_0|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \Mem_dados|ram_rtl_0|auto_generated|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \Mem_dados|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \Mem_dados|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \Mem_dados|ram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "Memoria_de_Dados:Mem_dados|altsyncram:ram_rtl_0|altsyncram_qsd1:auto_generated|ALTSYNCRAM";
defparam \Mem_dados|ram_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \Mem_dados|ram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \Mem_dados|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \Mem_dados|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \Mem_dados|ram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \Mem_dados|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \Mem_dados|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \Mem_dados|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \Mem_dados|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \Mem_dados|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \Mem_dados|ram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \Mem_dados|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \Mem_dados|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \Mem_dados|ram_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Mem_dados|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \Mem_dados|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \Mem_dados|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \Mem_dados|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \Mem_dados|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \Mem_dados|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \Mem_dados|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \Mem_dados|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \Mem_dados|ram_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \Mem_dados|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \Mem_dados|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \Mem_dados|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Mem_dados|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \Mem_dados|ram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N2
cycloneive_lcell_comb \mux_mem_dados|out[3]~3 (
// Equation(s):
// \mux_mem_dados|out[3]~3_combout  = (\control_unit|Decoder0~1_combout  & (\Mem_dados|ram_rtl_0|auto_generated|ram_block1a3 )) # (!\control_unit|Decoder0~1_combout  & ((\ALU_0|Selector28~0_combout )))

	.dataa(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a3 ),
	.datab(\control_unit|Decoder0~1_combout ),
	.datac(gnd),
	.datad(\ALU_0|Selector28~0_combout ),
	.cin(gnd),
	.combout(\mux_mem_dados|out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_mem_dados|out[3]~3 .lut_mask = 16'hBB88;
defparam \mux_mem_dados|out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y44_N8
cycloneive_io_ibuf \entrada[3]~input (
	.i(entrada[3]),
	.ibar(gnd),
	.o(\entrada[3]~input_o ));
// synopsys translate_off
defparam \entrada[3]~input .bus_hold = "false";
defparam \entrada[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N10
cycloneive_lcell_comb \comb_7|out[3]~3 (
// Equation(s):
// \comb_7|out[3]~3_combout  = (\control_unit|Decoder0~2_combout  & ((\entrada[3]~input_o ))) # (!\control_unit|Decoder0~2_combout  & (\mux_mem_dados|out[3]~3_combout ))

	.dataa(gnd),
	.datab(\mux_mem_dados|out[3]~3_combout ),
	.datac(\control_unit|Decoder0~2_combout ),
	.datad(\entrada[3]~input_o ),
	.cin(gnd),
	.combout(\comb_7|out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \comb_7|out[3]~3 .lut_mask = 16'hFC0C;
defparam \comb_7|out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y42_N25
dffeas \banco_registers|registers_rtl_0_bypass[26] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N24
cycloneive_lcell_comb \banco_registers|Mux32~42 (
// Equation(s):
// \banco_registers|Mux32~42_combout  = (\banco_registers|Mux32~25_combout  & ((\banco_registers|registers_rtl_0_bypass [26]))) # (!\banco_registers|Mux32~25_combout  & (\banco_registers|registers_rtl_0|auto_generated|ram_block1a15 ))

	.dataa(gnd),
	.datab(\banco_registers|registers_rtl_0|auto_generated|ram_block1a15 ),
	.datac(\banco_registers|registers_rtl_0_bypass [26]),
	.datad(\banco_registers|Mux32~25_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux32~42_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux32~42 .lut_mask = 16'hF0CC;
defparam \banco_registers|Mux32~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y41_N25
dffeas \banco_registers|registers_rtl_0_bypass[33] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_0_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N24
cycloneive_lcell_comb \banco_registers|Mux32~21 (
// Equation(s):
// \banco_registers|Mux32~21_combout  = (\banco_registers|Mux32~2_combout  & (\banco_registers|Mux32~1_combout  & (\banco_registers|registers_rtl_0_bypass [33] & \banco_registers|Mux32~0_combout )))

	.dataa(\banco_registers|Mux32~2_combout ),
	.datab(\banco_registers|Mux32~1_combout ),
	.datac(\banco_registers|registers_rtl_0_bypass [33]),
	.datad(\banco_registers|Mux32~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux32~21_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux32~21 .lut_mask = 16'h8000;
defparam \banco_registers|Mux32~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N4
cycloneive_lcell_comb \mux_ULA|out[9]~9 (
// Equation(s):
// \mux_ULA|out[9]~9_combout  = (\control_unit|WideOr1~0_combout  & (((\mem_instru|Instruction [1])))) # (!\control_unit|WideOr1~0_combout  & ((\banco_registers|Mux32~21_combout ) # ((\banco_registers|Mux32~22_combout ))))

	.dataa(\control_unit|WideOr1~0_combout ),
	.datab(\banco_registers|Mux32~21_combout ),
	.datac(\mem_instru|Instruction [1]),
	.datad(\banco_registers|Mux32~22_combout ),
	.cin(gnd),
	.combout(\mux_ULA|out[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|out[9]~9 .lut_mask = 16'hF5E4;
defparam \mux_ULA|out[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y41_N15
dffeas \banco_registers|registers_rtl_1_bypass[33] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_1_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_1_bypass[33] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_1_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y40_N0
cycloneive_ram_block \banco_registers|registers_rtl_1|auto_generated|ram_block1a0 (
	.portawe(\control_unit|WideOr0~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\sys_clock~0clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\comb_7|out[0]~0_combout ,\comb_7|out[1]~1_combout ,\comb_7|out[2]~2_combout ,\comb_7|out[3]~3_combout ,\comb_7|out[4]~4_combout ,\comb_7|out[5]~5_combout ,\comb_7|out[6]~6_combout ,\comb_7|out[7]~7_combout ,\comb_7|out[8]~8_combout ,
\comb_7|out[9]~9_combout ,\comb_7|out[10]~10_combout ,\comb_7|out[11]~11_combout ,\comb_7|out[12]~12_combout ,\comb_7|out[13]~13_combout ,\comb_7|out[14]~14_combout ,\comb_7|out[15]~15_combout ,\comb_7|out[16]~16_combout ,\comb_7|out[17]~17_combout ,
\comb_7|out[18]~18_combout ,\comb_7|out[19]~19_combout ,\comb_7|out[20]~20_combout ,\comb_7|out[21]~21_combout ,\comb_7|out[22]~22_combout ,\comb_7|out[23]~23_combout ,\comb_7|out[24]~24_combout ,\comb_7|out[25]~25_combout ,\comb_7|out[26]~26_combout ,
\comb_7|out[27]~27_combout ,\comb_7|out[28]~28_combout ,\comb_7|out[29]~29_combout ,\comb_7|out[30]~30_combout ,\comb_7|out[31]~31_combout }),
	.portaaddr({\mux5|out[3]~0_combout ,\mux5|out[3]~0_combout ,\mux5|out[3]~0_combout ,\mux5|out[1]~1_combout ,\mux5|out[0]~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\mem_instru|rom~8210_combout ,\mem_instru|rom~8210_combout ,\mem_instru|rom~8210_combout ,\mem_instru|rom~8208_combout ,\mem_instru|rom~8206_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\banco_registers|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \banco_registers|registers_rtl_1|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \banco_registers|registers_rtl_1|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \banco_registers|registers_rtl_1|auto_generated|ram_block1a0 .logical_ram_name = "Banco_Registradores:banco_registers|altsyncram:registers_rtl_1|altsyncram_esg1:auto_generated|ALTSYNCRAM";
defparam \banco_registers|registers_rtl_1|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \banco_registers|registers_rtl_1|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \banco_registers|registers_rtl_1|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \banco_registers|registers_rtl_1|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \banco_registers|registers_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \banco_registers|registers_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \banco_registers|registers_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \banco_registers|registers_rtl_1|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \banco_registers|registers_rtl_1|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \banco_registers|registers_rtl_1|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \banco_registers|registers_rtl_1|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \banco_registers|registers_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \banco_registers|registers_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \banco_registers|registers_rtl_1|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \banco_registers|registers_rtl_1|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \banco_registers|registers_rtl_1|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \banco_registers|registers_rtl_1|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \banco_registers|registers_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \banco_registers|registers_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \banco_registers|registers_rtl_1|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \banco_registers|registers_rtl_1|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \banco_registers|registers_rtl_1|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \banco_registers|registers_rtl_1|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \banco_registers|registers_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \banco_registers|registers_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \banco_registers|registers_rtl_1|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \banco_registers|registers_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \banco_registers|registers_rtl_1|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N14
cycloneive_lcell_comb \banco_registers|Mux0~13 (
// Equation(s):
// \banco_registers|Mux0~13_combout  = (\banco_registers|Mux0~3_combout  & (\banco_registers|registers_rtl_1_bypass [33])) # (!\banco_registers|Mux0~3_combout  & ((\banco_registers|registers_rtl_1|auto_generated|ram_block1a22 )))

	.dataa(\banco_registers|Mux0~3_combout ),
	.datab(gnd),
	.datac(\banco_registers|registers_rtl_1_bypass [33]),
	.datad(\banco_registers|registers_rtl_1|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\banco_registers|Mux0~13_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux0~13 .lut_mask = 16'hF5A0;
defparam \banco_registers|Mux0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y39_N1
dffeas \banco_registers|registers_rtl_1_bypass[34] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_1_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_1_bypass[34] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_1_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N0
cycloneive_lcell_comb \banco_registers|Mux0~12 (
// Equation(s):
// \banco_registers|Mux0~12_combout  = (\banco_registers|Mux0~3_combout  & ((\banco_registers|registers_rtl_1_bypass [34]))) # (!\banco_registers|Mux0~3_combout  & (\banco_registers|registers_rtl_1|auto_generated|ram_block1a23 ))

	.dataa(gnd),
	.datab(\banco_registers|registers_rtl_1|auto_generated|ram_block1a23 ),
	.datac(\banco_registers|registers_rtl_1_bypass [34]),
	.datad(\banco_registers|Mux0~3_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux0~12_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux0~12 .lut_mask = 16'hF0CC;
defparam \banco_registers|Mux0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N6
cycloneive_lcell_comb \banco_registers|Mux32~20 (
// Equation(s):
// \banco_registers|Mux32~20_combout  = (\banco_registers|registers_rtl_0|auto_generated|ram_block1a23  & (((!\banco_registers|Mux32~0_combout ) # (!\banco_registers|Mux32~2_combout )) # (!\banco_registers|Mux32~1_combout )))

	.dataa(\banco_registers|registers_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\banco_registers|Mux32~1_combout ),
	.datac(\banco_registers|Mux32~2_combout ),
	.datad(\banco_registers|Mux32~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux32~20_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux32~20 .lut_mask = 16'h2AAA;
defparam \banco_registers|Mux32~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N8
cycloneive_lcell_comb \mux_ULA|out[8]~8 (
// Equation(s):
// \mux_ULA|out[8]~8_combout  = (\control_unit|WideOr1~0_combout  & (((\mem_instru|Instruction [1])))) # (!\control_unit|WideOr1~0_combout  & ((\banco_registers|Mux32~20_combout ) # ((\banco_registers|Mux32~19_combout ))))

	.dataa(\banco_registers|Mux32~20_combout ),
	.datab(\banco_registers|Mux32~19_combout ),
	.datac(\control_unit|WideOr1~0_combout ),
	.datad(\mem_instru|Instruction [1]),
	.cin(gnd),
	.combout(\mux_ULA|out[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|out[8]~8 .lut_mask = 16'hFE0E;
defparam \mux_ULA|out[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y40_N21
dffeas \banco_registers|registers_rtl_1_bypass[35] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_1_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_1_bypass[35] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_1_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N20
cycloneive_lcell_comb \banco_registers|Mux0~11 (
// Equation(s):
// \banco_registers|Mux0~11_combout  = (\banco_registers|Mux0~3_combout  & (\banco_registers|registers_rtl_1_bypass [35])) # (!\banco_registers|Mux0~3_combout  & ((\banco_registers|registers_rtl_1|auto_generated|ram_block1a24 )))

	.dataa(gnd),
	.datab(\banco_registers|Mux0~3_combout ),
	.datac(\banco_registers|registers_rtl_1_bypass [35]),
	.datad(\banco_registers|registers_rtl_1|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\banco_registers|Mux0~11_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux0~11 .lut_mask = 16'hF3C0;
defparam \banco_registers|Mux0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y40_N27
dffeas \banco_registers|registers_rtl_1_bypass[36] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_1_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_1_bypass[36] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_1_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N26
cycloneive_lcell_comb \banco_registers|Mux0~10 (
// Equation(s):
// \banco_registers|Mux0~10_combout  = (\banco_registers|Mux0~3_combout  & ((\banco_registers|registers_rtl_1_bypass [36]))) # (!\banco_registers|Mux0~3_combout  & (\banco_registers|registers_rtl_1|auto_generated|ram_block1a25 ))

	.dataa(\banco_registers|registers_rtl_1|auto_generated|ram_block1a25 ),
	.datab(gnd),
	.datac(\banco_registers|registers_rtl_1_bypass [36]),
	.datad(\banco_registers|Mux0~3_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux0~10 .lut_mask = 16'hF0AA;
defparam \banco_registers|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N23
dffeas \banco_registers|registers_rtl_1_bypass[37] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_1_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_1_bypass[37] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_1_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N22
cycloneive_lcell_comb \banco_registers|Mux0~9 (
// Equation(s):
// \banco_registers|Mux0~9_combout  = (\banco_registers|Mux0~3_combout  & ((\banco_registers|registers_rtl_1_bypass [37]))) # (!\banco_registers|Mux0~3_combout  & (\banco_registers|registers_rtl_1|auto_generated|ram_block1a26 ))

	.dataa(\banco_registers|Mux0~3_combout ),
	.datab(\banco_registers|registers_rtl_1|auto_generated|ram_block1a26 ),
	.datac(\banco_registers|registers_rtl_1_bypass [37]),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco_registers|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux0~9 .lut_mask = 16'hE4E4;
defparam \banco_registers|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N29
dffeas \banco_registers|registers_rtl_1_bypass[38] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_1_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_1_bypass[38] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_1_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N28
cycloneive_lcell_comb \banco_registers|Mux0~8 (
// Equation(s):
// \banco_registers|Mux0~8_combout  = (\banco_registers|Mux0~3_combout  & ((\banco_registers|registers_rtl_1_bypass [38]))) # (!\banco_registers|Mux0~3_combout  & (\banco_registers|registers_rtl_1|auto_generated|ram_block1a27 ))

	.dataa(\banco_registers|registers_rtl_1|auto_generated|ram_block1a27 ),
	.datab(gnd),
	.datac(\banco_registers|registers_rtl_1_bypass [38]),
	.datad(\banco_registers|Mux0~3_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux0~8 .lut_mask = 16'hF0AA;
defparam \banco_registers|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y43_N25
dffeas \banco_registers|registers_rtl_0_bypass[39] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_0_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N24
cycloneive_lcell_comb \banco_registers|Mux32~9 (
// Equation(s):
// \banco_registers|Mux32~9_combout  = (\banco_registers|Mux32~0_combout  & (\banco_registers|Mux32~1_combout  & (\banco_registers|registers_rtl_0_bypass [39] & \banco_registers|Mux32~2_combout )))

	.dataa(\banco_registers|Mux32~0_combout ),
	.datab(\banco_registers|Mux32~1_combout ),
	.datac(\banco_registers|registers_rtl_0_bypass [39]),
	.datad(\banco_registers|Mux32~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux32~9_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux32~9 .lut_mask = 16'h8000;
defparam \banco_registers|Mux32~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N28
cycloneive_lcell_comb \mux_ULA|out[3]~3 (
// Equation(s):
// \mux_ULA|out[3]~3_combout  = (\control_unit|WideOr1~0_combout  & (((\mem_instru|Instruction [1])))) # (!\control_unit|WideOr1~0_combout  & ((\banco_registers|Mux32~10_combout ) # ((\banco_registers|Mux32~9_combout ))))

	.dataa(\banco_registers|Mux32~10_combout ),
	.datab(\control_unit|WideOr1~0_combout ),
	.datac(\mem_instru|Instruction [1]),
	.datad(\banco_registers|Mux32~9_combout ),
	.cin(gnd),
	.combout(\mux_ULA|out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|out[3]~3 .lut_mask = 16'hF3E2;
defparam \mux_ULA|out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N11
dffeas \banco_registers|registers_rtl_1_bypass[40] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_1_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_1_bypass[40] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_1_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N10
cycloneive_lcell_comb \banco_registers|Mux0~6 (
// Equation(s):
// \banco_registers|Mux0~6_combout  = (\banco_registers|Mux0~3_combout  & (\banco_registers|registers_rtl_1_bypass [40])) # (!\banco_registers|Mux0~3_combout  & ((\banco_registers|registers_rtl_1|auto_generated|ram_block1a29 )))

	.dataa(\banco_registers|Mux0~3_combout ),
	.datab(gnd),
	.datac(\banco_registers|registers_rtl_1_bypass [40]),
	.datad(\banco_registers|registers_rtl_1|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\banco_registers|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux0~6 .lut_mask = 16'hF5A0;
defparam \banco_registers|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N25
dffeas \banco_registers|registers_rtl_1_bypass[41] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_1_bypass [41]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_1_bypass[41] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_1_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N24
cycloneive_lcell_comb \banco_registers|Mux0~5 (
// Equation(s):
// \banco_registers|Mux0~5_combout  = (\banco_registers|Mux0~3_combout  & (\banco_registers|registers_rtl_1_bypass [41])) # (!\banco_registers|Mux0~3_combout  & ((\banco_registers|registers_rtl_1|auto_generated|ram_block1a30 )))

	.dataa(\banco_registers|Mux0~3_combout ),
	.datab(gnd),
	.datac(\banco_registers|registers_rtl_1_bypass [41]),
	.datad(\banco_registers|registers_rtl_1|auto_generated|ram_block1a30 ),
	.cin(gnd),
	.combout(\banco_registers|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux0~5 .lut_mask = 16'hF5A0;
defparam \banco_registers|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N0
cycloneive_lcell_comb \banco_registers|Mux32~4 (
// Equation(s):
// \banco_registers|Mux32~4_combout  = (\banco_registers|registers_rtl_0|auto_generated|ram_block1a31  & (((!\banco_registers|Mux32~2_combout ) # (!\banco_registers|Mux32~1_combout )) # (!\banco_registers|Mux32~0_combout )))

	.dataa(\banco_registers|Mux32~0_combout ),
	.datab(\banco_registers|Mux32~1_combout ),
	.datac(\banco_registers|Mux32~2_combout ),
	.datad(\banco_registers|registers_rtl_0|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\banco_registers|Mux32~4_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux32~4 .lut_mask = 16'h7F00;
defparam \banco_registers|Mux32~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N6
cycloneive_lcell_comb \mux_ULA|out[0]~0 (
// Equation(s):
// \mux_ULA|out[0]~0_combout  = (\control_unit|WideOr1~0_combout  & (\mem_instru|Instruction [0])) # (!\control_unit|WideOr1~0_combout  & (((\banco_registers|Mux32~4_combout ) # (\banco_registers|Mux32~3_combout ))))

	.dataa(\control_unit|WideOr1~0_combout ),
	.datab(\mem_instru|Instruction [0]),
	.datac(\banco_registers|Mux32~4_combout ),
	.datad(\banco_registers|Mux32~3_combout ),
	.cin(gnd),
	.combout(\mux_ULA|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|out[0]~0 .lut_mask = 16'hDDD8;
defparam \mux_ULA|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N0
cycloneive_lcell_comb \ALU_0|Add0~0 (
// Equation(s):
// \ALU_0|Add0~0_combout  = (\banco_registers|Mux0~4_combout  & (\mux_ULA|out[0]~0_combout  $ (VCC))) # (!\banco_registers|Mux0~4_combout  & (\mux_ULA|out[0]~0_combout  & VCC))
// \ALU_0|Add0~1  = CARRY((\banco_registers|Mux0~4_combout  & \mux_ULA|out[0]~0_combout ))

	.dataa(\banco_registers|Mux0~4_combout ),
	.datab(\mux_ULA|out[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU_0|Add0~0_combout ),
	.cout(\ALU_0|Add0~1 ));
// synopsys translate_off
defparam \ALU_0|Add0~0 .lut_mask = 16'h6688;
defparam \ALU_0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N2
cycloneive_lcell_comb \ALU_0|Add0~2 (
// Equation(s):
// \ALU_0|Add0~2_combout  = (\mux_ULA|out[1]~1_combout  & ((\banco_registers|Mux0~5_combout  & (\ALU_0|Add0~1  & VCC)) # (!\banco_registers|Mux0~5_combout  & (!\ALU_0|Add0~1 )))) # (!\mux_ULA|out[1]~1_combout  & ((\banco_registers|Mux0~5_combout  & 
// (!\ALU_0|Add0~1 )) # (!\banco_registers|Mux0~5_combout  & ((\ALU_0|Add0~1 ) # (GND)))))
// \ALU_0|Add0~3  = CARRY((\mux_ULA|out[1]~1_combout  & (!\banco_registers|Mux0~5_combout  & !\ALU_0|Add0~1 )) # (!\mux_ULA|out[1]~1_combout  & ((!\ALU_0|Add0~1 ) # (!\banco_registers|Mux0~5_combout ))))

	.dataa(\mux_ULA|out[1]~1_combout ),
	.datab(\banco_registers|Mux0~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_0|Add0~1 ),
	.combout(\ALU_0|Add0~2_combout ),
	.cout(\ALU_0|Add0~3 ));
// synopsys translate_off
defparam \ALU_0|Add0~2 .lut_mask = 16'h9617;
defparam \ALU_0|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N4
cycloneive_lcell_comb \ALU_0|Add0~4 (
// Equation(s):
// \ALU_0|Add0~4_combout  = ((\banco_registers|Mux0~6_combout  $ (\mux_ULA|out[2]~2_combout  $ (!\ALU_0|Add0~3 )))) # (GND)
// \ALU_0|Add0~5  = CARRY((\banco_registers|Mux0~6_combout  & ((\mux_ULA|out[2]~2_combout ) # (!\ALU_0|Add0~3 ))) # (!\banco_registers|Mux0~6_combout  & (\mux_ULA|out[2]~2_combout  & !\ALU_0|Add0~3 )))

	.dataa(\banco_registers|Mux0~6_combout ),
	.datab(\mux_ULA|out[2]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_0|Add0~3 ),
	.combout(\ALU_0|Add0~4_combout ),
	.cout(\ALU_0|Add0~5 ));
// synopsys translate_off
defparam \ALU_0|Add0~4 .lut_mask = 16'h698E;
defparam \ALU_0|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N6
cycloneive_lcell_comb \ALU_0|Add0~6 (
// Equation(s):
// \ALU_0|Add0~6_combout  = (\mux_ULA|out[3]~3_combout  & ((\banco_registers|Mux0~7_combout  & (\ALU_0|Add0~5  & VCC)) # (!\banco_registers|Mux0~7_combout  & (!\ALU_0|Add0~5 )))) # (!\mux_ULA|out[3]~3_combout  & ((\banco_registers|Mux0~7_combout  & 
// (!\ALU_0|Add0~5 )) # (!\banco_registers|Mux0~7_combout  & ((\ALU_0|Add0~5 ) # (GND)))))
// \ALU_0|Add0~7  = CARRY((\mux_ULA|out[3]~3_combout  & (!\banco_registers|Mux0~7_combout  & !\ALU_0|Add0~5 )) # (!\mux_ULA|out[3]~3_combout  & ((!\ALU_0|Add0~5 ) # (!\banco_registers|Mux0~7_combout ))))

	.dataa(\mux_ULA|out[3]~3_combout ),
	.datab(\banco_registers|Mux0~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_0|Add0~5 ),
	.combout(\ALU_0|Add0~6_combout ),
	.cout(\ALU_0|Add0~7 ));
// synopsys translate_off
defparam \ALU_0|Add0~6 .lut_mask = 16'h9617;
defparam \ALU_0|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N8
cycloneive_lcell_comb \ALU_0|Add0~8 (
// Equation(s):
// \ALU_0|Add0~8_combout  = ((\mux_ULA|out[4]~4_combout  $ (\banco_registers|Mux0~8_combout  $ (!\ALU_0|Add0~7 )))) # (GND)
// \ALU_0|Add0~9  = CARRY((\mux_ULA|out[4]~4_combout  & ((\banco_registers|Mux0~8_combout ) # (!\ALU_0|Add0~7 ))) # (!\mux_ULA|out[4]~4_combout  & (\banco_registers|Mux0~8_combout  & !\ALU_0|Add0~7 )))

	.dataa(\mux_ULA|out[4]~4_combout ),
	.datab(\banco_registers|Mux0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_0|Add0~7 ),
	.combout(\ALU_0|Add0~8_combout ),
	.cout(\ALU_0|Add0~9 ));
// synopsys translate_off
defparam \ALU_0|Add0~8 .lut_mask = 16'h698E;
defparam \ALU_0|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N10
cycloneive_lcell_comb \ALU_0|Add0~10 (
// Equation(s):
// \ALU_0|Add0~10_combout  = (\banco_registers|Mux0~9_combout  & ((\mux_ULA|out[5]~5_combout  & (\ALU_0|Add0~9  & VCC)) # (!\mux_ULA|out[5]~5_combout  & (!\ALU_0|Add0~9 )))) # (!\banco_registers|Mux0~9_combout  & ((\mux_ULA|out[5]~5_combout  & 
// (!\ALU_0|Add0~9 )) # (!\mux_ULA|out[5]~5_combout  & ((\ALU_0|Add0~9 ) # (GND)))))
// \ALU_0|Add0~11  = CARRY((\banco_registers|Mux0~9_combout  & (!\mux_ULA|out[5]~5_combout  & !\ALU_0|Add0~9 )) # (!\banco_registers|Mux0~9_combout  & ((!\ALU_0|Add0~9 ) # (!\mux_ULA|out[5]~5_combout ))))

	.dataa(\banco_registers|Mux0~9_combout ),
	.datab(\mux_ULA|out[5]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_0|Add0~9 ),
	.combout(\ALU_0|Add0~10_combout ),
	.cout(\ALU_0|Add0~11 ));
// synopsys translate_off
defparam \ALU_0|Add0~10 .lut_mask = 16'h9617;
defparam \ALU_0|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N12
cycloneive_lcell_comb \ALU_0|Add0~12 (
// Equation(s):
// \ALU_0|Add0~12_combout  = ((\banco_registers|Mux0~10_combout  $ (\mux_ULA|out[6]~6_combout  $ (!\ALU_0|Add0~11 )))) # (GND)
// \ALU_0|Add0~13  = CARRY((\banco_registers|Mux0~10_combout  & ((\mux_ULA|out[6]~6_combout ) # (!\ALU_0|Add0~11 ))) # (!\banco_registers|Mux0~10_combout  & (\mux_ULA|out[6]~6_combout  & !\ALU_0|Add0~11 )))

	.dataa(\banco_registers|Mux0~10_combout ),
	.datab(\mux_ULA|out[6]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_0|Add0~11 ),
	.combout(\ALU_0|Add0~12_combout ),
	.cout(\ALU_0|Add0~13 ));
// synopsys translate_off
defparam \ALU_0|Add0~12 .lut_mask = 16'h698E;
defparam \ALU_0|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N14
cycloneive_lcell_comb \ALU_0|Add0~14 (
// Equation(s):
// \ALU_0|Add0~14_combout  = (\mux_ULA|out[7]~7_combout  & ((\banco_registers|Mux0~11_combout  & (\ALU_0|Add0~13  & VCC)) # (!\banco_registers|Mux0~11_combout  & (!\ALU_0|Add0~13 )))) # (!\mux_ULA|out[7]~7_combout  & ((\banco_registers|Mux0~11_combout  & 
// (!\ALU_0|Add0~13 )) # (!\banco_registers|Mux0~11_combout  & ((\ALU_0|Add0~13 ) # (GND)))))
// \ALU_0|Add0~15  = CARRY((\mux_ULA|out[7]~7_combout  & (!\banco_registers|Mux0~11_combout  & !\ALU_0|Add0~13 )) # (!\mux_ULA|out[7]~7_combout  & ((!\ALU_0|Add0~13 ) # (!\banco_registers|Mux0~11_combout ))))

	.dataa(\mux_ULA|out[7]~7_combout ),
	.datab(\banco_registers|Mux0~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_0|Add0~13 ),
	.combout(\ALU_0|Add0~14_combout ),
	.cout(\ALU_0|Add0~15 ));
// synopsys translate_off
defparam \ALU_0|Add0~14 .lut_mask = 16'h9617;
defparam \ALU_0|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N16
cycloneive_lcell_comb \ALU_0|Add0~16 (
// Equation(s):
// \ALU_0|Add0~16_combout  = ((\banco_registers|Mux0~12_combout  $ (\mux_ULA|out[8]~8_combout  $ (!\ALU_0|Add0~15 )))) # (GND)
// \ALU_0|Add0~17  = CARRY((\banco_registers|Mux0~12_combout  & ((\mux_ULA|out[8]~8_combout ) # (!\ALU_0|Add0~15 ))) # (!\banco_registers|Mux0~12_combout  & (\mux_ULA|out[8]~8_combout  & !\ALU_0|Add0~15 )))

	.dataa(\banco_registers|Mux0~12_combout ),
	.datab(\mux_ULA|out[8]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_0|Add0~15 ),
	.combout(\ALU_0|Add0~16_combout ),
	.cout(\ALU_0|Add0~17 ));
// synopsys translate_off
defparam \ALU_0|Add0~16 .lut_mask = 16'h698E;
defparam \ALU_0|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N18
cycloneive_lcell_comb \ALU_0|Add0~18 (
// Equation(s):
// \ALU_0|Add0~18_combout  = (\mux_ULA|out[9]~9_combout  & ((\banco_registers|Mux0~13_combout  & (\ALU_0|Add0~17  & VCC)) # (!\banco_registers|Mux0~13_combout  & (!\ALU_0|Add0~17 )))) # (!\mux_ULA|out[9]~9_combout  & ((\banco_registers|Mux0~13_combout  & 
// (!\ALU_0|Add0~17 )) # (!\banco_registers|Mux0~13_combout  & ((\ALU_0|Add0~17 ) # (GND)))))
// \ALU_0|Add0~19  = CARRY((\mux_ULA|out[9]~9_combout  & (!\banco_registers|Mux0~13_combout  & !\ALU_0|Add0~17 )) # (!\mux_ULA|out[9]~9_combout  & ((!\ALU_0|Add0~17 ) # (!\banco_registers|Mux0~13_combout ))))

	.dataa(\mux_ULA|out[9]~9_combout ),
	.datab(\banco_registers|Mux0~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_0|Add0~17 ),
	.combout(\ALU_0|Add0~18_combout ),
	.cout(\ALU_0|Add0~19 ));
// synopsys translate_off
defparam \ALU_0|Add0~18 .lut_mask = 16'h9617;
defparam \ALU_0|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N0
cycloneive_lcell_comb \ALU_0|Add1~0 (
// Equation(s):
// \ALU_0|Add1~0_combout  = (\banco_registers|Mux0~4_combout  & ((GND) # (!\mux_ULA|out[0]~0_combout ))) # (!\banco_registers|Mux0~4_combout  & (\mux_ULA|out[0]~0_combout  $ (GND)))
// \ALU_0|Add1~1  = CARRY((\banco_registers|Mux0~4_combout ) # (!\mux_ULA|out[0]~0_combout ))

	.dataa(\banco_registers|Mux0~4_combout ),
	.datab(\mux_ULA|out[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU_0|Add1~0_combout ),
	.cout(\ALU_0|Add1~1 ));
// synopsys translate_off
defparam \ALU_0|Add1~0 .lut_mask = 16'h66BB;
defparam \ALU_0|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N2
cycloneive_lcell_comb \ALU_0|Add1~2 (
// Equation(s):
// \ALU_0|Add1~2_combout  = (\mux_ULA|out[1]~1_combout  & ((\banco_registers|Mux0~5_combout  & (!\ALU_0|Add1~1 )) # (!\banco_registers|Mux0~5_combout  & ((\ALU_0|Add1~1 ) # (GND))))) # (!\mux_ULA|out[1]~1_combout  & ((\banco_registers|Mux0~5_combout  & 
// (\ALU_0|Add1~1  & VCC)) # (!\banco_registers|Mux0~5_combout  & (!\ALU_0|Add1~1 ))))
// \ALU_0|Add1~3  = CARRY((\mux_ULA|out[1]~1_combout  & ((!\ALU_0|Add1~1 ) # (!\banco_registers|Mux0~5_combout ))) # (!\mux_ULA|out[1]~1_combout  & (!\banco_registers|Mux0~5_combout  & !\ALU_0|Add1~1 )))

	.dataa(\mux_ULA|out[1]~1_combout ),
	.datab(\banco_registers|Mux0~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_0|Add1~1 ),
	.combout(\ALU_0|Add1~2_combout ),
	.cout(\ALU_0|Add1~3 ));
// synopsys translate_off
defparam \ALU_0|Add1~2 .lut_mask = 16'h692B;
defparam \ALU_0|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N4
cycloneive_lcell_comb \ALU_0|Add1~4 (
// Equation(s):
// \ALU_0|Add1~4_combout  = ((\mux_ULA|out[2]~2_combout  $ (\banco_registers|Mux0~6_combout  $ (\ALU_0|Add1~3 )))) # (GND)
// \ALU_0|Add1~5  = CARRY((\mux_ULA|out[2]~2_combout  & (\banco_registers|Mux0~6_combout  & !\ALU_0|Add1~3 )) # (!\mux_ULA|out[2]~2_combout  & ((\banco_registers|Mux0~6_combout ) # (!\ALU_0|Add1~3 ))))

	.dataa(\mux_ULA|out[2]~2_combout ),
	.datab(\banco_registers|Mux0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_0|Add1~3 ),
	.combout(\ALU_0|Add1~4_combout ),
	.cout(\ALU_0|Add1~5 ));
// synopsys translate_off
defparam \ALU_0|Add1~4 .lut_mask = 16'h964D;
defparam \ALU_0|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N6
cycloneive_lcell_comb \ALU_0|Add1~6 (
// Equation(s):
// \ALU_0|Add1~6_combout  = (\banco_registers|Mux0~7_combout  & ((\mux_ULA|out[3]~3_combout  & (!\ALU_0|Add1~5 )) # (!\mux_ULA|out[3]~3_combout  & (\ALU_0|Add1~5  & VCC)))) # (!\banco_registers|Mux0~7_combout  & ((\mux_ULA|out[3]~3_combout  & ((\ALU_0|Add1~5 
// ) # (GND))) # (!\mux_ULA|out[3]~3_combout  & (!\ALU_0|Add1~5 ))))
// \ALU_0|Add1~7  = CARRY((\banco_registers|Mux0~7_combout  & (\mux_ULA|out[3]~3_combout  & !\ALU_0|Add1~5 )) # (!\banco_registers|Mux0~7_combout  & ((\mux_ULA|out[3]~3_combout ) # (!\ALU_0|Add1~5 ))))

	.dataa(\banco_registers|Mux0~7_combout ),
	.datab(\mux_ULA|out[3]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_0|Add1~5 ),
	.combout(\ALU_0|Add1~6_combout ),
	.cout(\ALU_0|Add1~7 ));
// synopsys translate_off
defparam \ALU_0|Add1~6 .lut_mask = 16'h694D;
defparam \ALU_0|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N8
cycloneive_lcell_comb \ALU_0|Add1~8 (
// Equation(s):
// \ALU_0|Add1~8_combout  = ((\banco_registers|Mux0~8_combout  $ (\mux_ULA|out[4]~4_combout  $ (\ALU_0|Add1~7 )))) # (GND)
// \ALU_0|Add1~9  = CARRY((\banco_registers|Mux0~8_combout  & ((!\ALU_0|Add1~7 ) # (!\mux_ULA|out[4]~4_combout ))) # (!\banco_registers|Mux0~8_combout  & (!\mux_ULA|out[4]~4_combout  & !\ALU_0|Add1~7 )))

	.dataa(\banco_registers|Mux0~8_combout ),
	.datab(\mux_ULA|out[4]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_0|Add1~7 ),
	.combout(\ALU_0|Add1~8_combout ),
	.cout(\ALU_0|Add1~9 ));
// synopsys translate_off
defparam \ALU_0|Add1~8 .lut_mask = 16'h962B;
defparam \ALU_0|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N10
cycloneive_lcell_comb \ALU_0|Add1~10 (
// Equation(s):
// \ALU_0|Add1~10_combout  = (\mux_ULA|out[5]~5_combout  & ((\banco_registers|Mux0~9_combout  & (!\ALU_0|Add1~9 )) # (!\banco_registers|Mux0~9_combout  & ((\ALU_0|Add1~9 ) # (GND))))) # (!\mux_ULA|out[5]~5_combout  & ((\banco_registers|Mux0~9_combout  & 
// (\ALU_0|Add1~9  & VCC)) # (!\banco_registers|Mux0~9_combout  & (!\ALU_0|Add1~9 ))))
// \ALU_0|Add1~11  = CARRY((\mux_ULA|out[5]~5_combout  & ((!\ALU_0|Add1~9 ) # (!\banco_registers|Mux0~9_combout ))) # (!\mux_ULA|out[5]~5_combout  & (!\banco_registers|Mux0~9_combout  & !\ALU_0|Add1~9 )))

	.dataa(\mux_ULA|out[5]~5_combout ),
	.datab(\banco_registers|Mux0~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_0|Add1~9 ),
	.combout(\ALU_0|Add1~10_combout ),
	.cout(\ALU_0|Add1~11 ));
// synopsys translate_off
defparam \ALU_0|Add1~10 .lut_mask = 16'h692B;
defparam \ALU_0|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N12
cycloneive_lcell_comb \ALU_0|Add1~12 (
// Equation(s):
// \ALU_0|Add1~12_combout  = ((\mux_ULA|out[6]~6_combout  $ (\banco_registers|Mux0~10_combout  $ (\ALU_0|Add1~11 )))) # (GND)
// \ALU_0|Add1~13  = CARRY((\mux_ULA|out[6]~6_combout  & (\banco_registers|Mux0~10_combout  & !\ALU_0|Add1~11 )) # (!\mux_ULA|out[6]~6_combout  & ((\banco_registers|Mux0~10_combout ) # (!\ALU_0|Add1~11 ))))

	.dataa(\mux_ULA|out[6]~6_combout ),
	.datab(\banco_registers|Mux0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_0|Add1~11 ),
	.combout(\ALU_0|Add1~12_combout ),
	.cout(\ALU_0|Add1~13 ));
// synopsys translate_off
defparam \ALU_0|Add1~12 .lut_mask = 16'h964D;
defparam \ALU_0|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N14
cycloneive_lcell_comb \ALU_0|Add1~14 (
// Equation(s):
// \ALU_0|Add1~14_combout  = (\mux_ULA|out[7]~7_combout  & ((\banco_registers|Mux0~11_combout  & (!\ALU_0|Add1~13 )) # (!\banco_registers|Mux0~11_combout  & ((\ALU_0|Add1~13 ) # (GND))))) # (!\mux_ULA|out[7]~7_combout  & ((\banco_registers|Mux0~11_combout  & 
// (\ALU_0|Add1~13  & VCC)) # (!\banco_registers|Mux0~11_combout  & (!\ALU_0|Add1~13 ))))
// \ALU_0|Add1~15  = CARRY((\mux_ULA|out[7]~7_combout  & ((!\ALU_0|Add1~13 ) # (!\banco_registers|Mux0~11_combout ))) # (!\mux_ULA|out[7]~7_combout  & (!\banco_registers|Mux0~11_combout  & !\ALU_0|Add1~13 )))

	.dataa(\mux_ULA|out[7]~7_combout ),
	.datab(\banco_registers|Mux0~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_0|Add1~13 ),
	.combout(\ALU_0|Add1~14_combout ),
	.cout(\ALU_0|Add1~15 ));
// synopsys translate_off
defparam \ALU_0|Add1~14 .lut_mask = 16'h692B;
defparam \ALU_0|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N16
cycloneive_lcell_comb \ALU_0|Add1~16 (
// Equation(s):
// \ALU_0|Add1~16_combout  = ((\mux_ULA|out[8]~8_combout  $ (\banco_registers|Mux0~12_combout  $ (\ALU_0|Add1~15 )))) # (GND)
// \ALU_0|Add1~17  = CARRY((\mux_ULA|out[8]~8_combout  & (\banco_registers|Mux0~12_combout  & !\ALU_0|Add1~15 )) # (!\mux_ULA|out[8]~8_combout  & ((\banco_registers|Mux0~12_combout ) # (!\ALU_0|Add1~15 ))))

	.dataa(\mux_ULA|out[8]~8_combout ),
	.datab(\banco_registers|Mux0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_0|Add1~15 ),
	.combout(\ALU_0|Add1~16_combout ),
	.cout(\ALU_0|Add1~17 ));
// synopsys translate_off
defparam \ALU_0|Add1~16 .lut_mask = 16'h964D;
defparam \ALU_0|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N18
cycloneive_lcell_comb \ALU_0|Add1~18 (
// Equation(s):
// \ALU_0|Add1~18_combout  = (\mux_ULA|out[9]~9_combout  & ((\banco_registers|Mux0~13_combout  & (!\ALU_0|Add1~17 )) # (!\banco_registers|Mux0~13_combout  & ((\ALU_0|Add1~17 ) # (GND))))) # (!\mux_ULA|out[9]~9_combout  & ((\banco_registers|Mux0~13_combout  & 
// (\ALU_0|Add1~17  & VCC)) # (!\banco_registers|Mux0~13_combout  & (!\ALU_0|Add1~17 ))))
// \ALU_0|Add1~19  = CARRY((\mux_ULA|out[9]~9_combout  & ((!\ALU_0|Add1~17 ) # (!\banco_registers|Mux0~13_combout ))) # (!\mux_ULA|out[9]~9_combout  & (!\banco_registers|Mux0~13_combout  & !\ALU_0|Add1~17 )))

	.dataa(\mux_ULA|out[9]~9_combout ),
	.datab(\banco_registers|Mux0~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_0|Add1~17 ),
	.combout(\ALU_0|Add1~18_combout ),
	.cout(\ALU_0|Add1~19 ));
// synopsys translate_off
defparam \ALU_0|Add1~18 .lut_mask = 16'h692B;
defparam \ALU_0|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N10
cycloneive_lcell_comb \ALU_0|Selector22~0 (
// Equation(s):
// \ALU_0|Selector22~0_combout  = (\alu_controle|Controle[2]~0_combout  & ((\ALU_0|Add1~18_combout ))) # (!\alu_controle|Controle[2]~0_combout  & (\ALU_0|Add0~18_combout ))

	.dataa(\alu_controle|Controle[2]~0_combout ),
	.datab(gnd),
	.datac(\ALU_0|Add0~18_combout ),
	.datad(\ALU_0|Add1~18_combout ),
	.cin(gnd),
	.combout(\ALU_0|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_0|Selector22~0 .lut_mask = 16'hFA50;
defparam \ALU_0|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N26
cycloneive_lcell_comb \mux_mem_dados|out[9]~9 (
// Equation(s):
// \mux_mem_dados|out[9]~9_combout  = (\control_unit|Decoder0~1_combout  & (\Mem_dados|ram_rtl_0|auto_generated|ram_block1a9 )) # (!\control_unit|Decoder0~1_combout  & ((\ALU_0|Selector22~0_combout )))

	.dataa(gnd),
	.datab(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a9 ),
	.datac(\control_unit|Decoder0~1_combout ),
	.datad(\ALU_0|Selector22~0_combout ),
	.cin(gnd),
	.combout(\mux_mem_dados|out[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mux_mem_dados|out[9]~9 .lut_mask = 16'hCFC0;
defparam \mux_mem_dados|out[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y28_N1
cycloneive_io_ibuf \entrada[9]~input (
	.i(entrada[9]),
	.ibar(gnd),
	.o(\entrada[9]~input_o ));
// synopsys translate_off
defparam \entrada[9]~input .bus_hold = "false";
defparam \entrada[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N26
cycloneive_lcell_comb \comb_7|out[9]~9 (
// Equation(s):
// \comb_7|out[9]~9_combout  = (\control_unit|Decoder0~2_combout  & ((\entrada[9]~input_o ))) # (!\control_unit|Decoder0~2_combout  & (\mux_mem_dados|out[9]~9_combout ))

	.dataa(gnd),
	.datab(\mux_mem_dados|out[9]~9_combout ),
	.datac(\control_unit|Decoder0~2_combout ),
	.datad(\entrada[9]~input_o ),
	.cin(gnd),
	.combout(\comb_7|out[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \comb_7|out[9]~9 .lut_mask = 16'hFC0C;
defparam \comb_7|out[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N16
cycloneive_lcell_comb \banco_registers|Mux0~14 (
// Equation(s):
// \banco_registers|Mux0~14_combout  = (\banco_registers|Mux0~3_combout  & (\banco_registers|registers_rtl_1_bypass [32])) # (!\banco_registers|Mux0~3_combout  & ((\banco_registers|registers_rtl_1|auto_generated|ram_block1a21 )))

	.dataa(\banco_registers|Mux0~3_combout ),
	.datab(gnd),
	.datac(\banco_registers|registers_rtl_1_bypass [32]),
	.datad(\banco_registers|registers_rtl_1|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\banco_registers|Mux0~14_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux0~14 .lut_mask = 16'hF5A0;
defparam \banco_registers|Mux0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y43_N31
dffeas \banco_registers|registers_rtl_0_bypass[32] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_0_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N30
cycloneive_lcell_comb \banco_registers|Mux32~23 (
// Equation(s):
// \banco_registers|Mux32~23_combout  = (\banco_registers|Mux32~0_combout  & (\banco_registers|Mux32~1_combout  & (\banco_registers|registers_rtl_0_bypass [32] & \banco_registers|Mux32~2_combout )))

	.dataa(\banco_registers|Mux32~0_combout ),
	.datab(\banco_registers|Mux32~1_combout ),
	.datac(\banco_registers|registers_rtl_0_bypass [32]),
	.datad(\banco_registers|Mux32~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux32~23_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux32~23 .lut_mask = 16'h8000;
defparam \banco_registers|Mux32~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N18
cycloneive_lcell_comb \mux_ULA|out[10]~10 (
// Equation(s):
// \mux_ULA|out[10]~10_combout  = (\control_unit|WideOr1~0_combout  & (((\mem_instru|Instruction [1])))) # (!\control_unit|WideOr1~0_combout  & ((\banco_registers|Mux32~23_combout ) # ((\banco_registers|Mux32~24_combout ))))

	.dataa(\banco_registers|Mux32~23_combout ),
	.datab(\control_unit|WideOr1~0_combout ),
	.datac(\banco_registers|Mux32~24_combout ),
	.datad(\mem_instru|Instruction [1]),
	.cin(gnd),
	.combout(\mux_ULA|out[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|out[10]~10 .lut_mask = 16'hFE32;
defparam \mux_ULA|out[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N20
cycloneive_lcell_comb \ALU_0|Add1~20 (
// Equation(s):
// \ALU_0|Add1~20_combout  = ((\banco_registers|Mux0~14_combout  $ (\mux_ULA|out[10]~10_combout  $ (\ALU_0|Add1~19 )))) # (GND)
// \ALU_0|Add1~21  = CARRY((\banco_registers|Mux0~14_combout  & ((!\ALU_0|Add1~19 ) # (!\mux_ULA|out[10]~10_combout ))) # (!\banco_registers|Mux0~14_combout  & (!\mux_ULA|out[10]~10_combout  & !\ALU_0|Add1~19 )))

	.dataa(\banco_registers|Mux0~14_combout ),
	.datab(\mux_ULA|out[10]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_0|Add1~19 ),
	.combout(\ALU_0|Add1~20_combout ),
	.cout(\ALU_0|Add1~21 ));
// synopsys translate_off
defparam \ALU_0|Add1~20 .lut_mask = 16'h962B;
defparam \ALU_0|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N20
cycloneive_lcell_comb \ALU_0|Add0~20 (
// Equation(s):
// \ALU_0|Add0~20_combout  = ((\banco_registers|Mux0~14_combout  $ (\mux_ULA|out[10]~10_combout  $ (!\ALU_0|Add0~19 )))) # (GND)
// \ALU_0|Add0~21  = CARRY((\banco_registers|Mux0~14_combout  & ((\mux_ULA|out[10]~10_combout ) # (!\ALU_0|Add0~19 ))) # (!\banco_registers|Mux0~14_combout  & (\mux_ULA|out[10]~10_combout  & !\ALU_0|Add0~19 )))

	.dataa(\banco_registers|Mux0~14_combout ),
	.datab(\mux_ULA|out[10]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_0|Add0~19 ),
	.combout(\ALU_0|Add0~20_combout ),
	.cout(\ALU_0|Add0~21 ));
// synopsys translate_off
defparam \ALU_0|Add0~20 .lut_mask = 16'h698E;
defparam \ALU_0|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N4
cycloneive_lcell_comb \ALU_0|Selector21~0 (
// Equation(s):
// \ALU_0|Selector21~0_combout  = (\alu_controle|Controle[2]~0_combout  & (\ALU_0|Add1~20_combout )) # (!\alu_controle|Controle[2]~0_combout  & ((\ALU_0|Add0~20_combout )))

	.dataa(\ALU_0|Add1~20_combout ),
	.datab(\ALU_0|Add0~20_combout ),
	.datac(gnd),
	.datad(\alu_controle|Controle[2]~0_combout ),
	.cin(gnd),
	.combout(\ALU_0|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_0|Selector21~0 .lut_mask = 16'hAACC;
defparam \ALU_0|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N20
cycloneive_lcell_comb \mux_mem_dados|out[10]~10 (
// Equation(s):
// \mux_mem_dados|out[10]~10_combout  = (\control_unit|Decoder0~1_combout  & ((\Mem_dados|ram_rtl_0|auto_generated|ram_block1a10 ))) # (!\control_unit|Decoder0~1_combout  & (\ALU_0|Selector21~0_combout ))

	.dataa(gnd),
	.datab(\control_unit|Decoder0~1_combout ),
	.datac(\ALU_0|Selector21~0_combout ),
	.datad(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\mux_mem_dados|out[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mux_mem_dados|out[10]~10 .lut_mask = 16'hFC30;
defparam \mux_mem_dados|out[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N4
cycloneive_lcell_comb \comb_7|out[10]~10 (
// Equation(s):
// \comb_7|out[10]~10_combout  = (\control_unit|Decoder0~2_combout  & (\entrada[10]~input_o )) # (!\control_unit|Decoder0~2_combout  & ((\mux_mem_dados|out[10]~10_combout )))

	.dataa(\control_unit|Decoder0~2_combout ),
	.datab(\entrada[10]~input_o ),
	.datac(gnd),
	.datad(\mux_mem_dados|out[10]~10_combout ),
	.cin(gnd),
	.combout(\comb_7|out[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \comb_7|out[10]~10 .lut_mask = 16'hDD88;
defparam \comb_7|out[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y40_N15
dffeas \banco_registers|registers_rtl_0_bypass[27] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N14
cycloneive_lcell_comb \banco_registers|Mux32~30 (
// Equation(s):
// \banco_registers|Mux32~30_combout  = (\banco_registers|Mux32~25_combout  & ((\banco_registers|registers_rtl_0_bypass [27]))) # (!\banco_registers|Mux32~25_combout  & (\banco_registers|registers_rtl_0|auto_generated|ram_block1a16 ))

	.dataa(\banco_registers|registers_rtl_0|auto_generated|ram_block1a16 ),
	.datab(gnd),
	.datac(\banco_registers|registers_rtl_0_bypass [27]),
	.datad(\banco_registers|Mux32~25_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux32~30_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux32~30 .lut_mask = 16'hF0AA;
defparam \banco_registers|Mux32~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y41_N23
dffeas \banco_registers|registers_rtl_1_bypass[29] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_1_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_1_bypass[29] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_1_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N22
cycloneive_lcell_comb \banco_registers|Mux0~17 (
// Equation(s):
// \banco_registers|Mux0~17_combout  = (\banco_registers|Mux0~3_combout  & ((\banco_registers|registers_rtl_1_bypass [29]))) # (!\banco_registers|Mux0~3_combout  & (\banco_registers|registers_rtl_1|auto_generated|ram_block1a18 ))

	.dataa(\banco_registers|Mux0~3_combout ),
	.datab(\banco_registers|registers_rtl_1|auto_generated|ram_block1a18 ),
	.datac(\banco_registers|registers_rtl_1_bypass [29]),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco_registers|Mux0~17_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux0~17 .lut_mask = 16'hE4E4;
defparam \banco_registers|Mux0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N12
cycloneive_lcell_comb \mux_ULA|out[13]~13 (
// Equation(s):
// \mux_ULA|out[13]~13_combout  = (\control_unit|WideOr1~0_combout  & (\mem_instru|Instruction [1])) # (!\control_unit|WideOr1~0_combout  & ((\banco_registers|Mux32~28_combout )))

	.dataa(gnd),
	.datab(\mem_instru|Instruction [1]),
	.datac(\banco_registers|Mux32~28_combout ),
	.datad(\control_unit|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\mux_ULA|out[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|out[13]~13 .lut_mask = 16'hCCF0;
defparam \mux_ULA|out[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N2
cycloneive_lcell_comb \mux_ULA|out[12]~12 (
// Equation(s):
// \mux_ULA|out[12]~12_combout  = (\control_unit|WideOr1~0_combout  & (\mem_instru|Instruction [1])) # (!\control_unit|WideOr1~0_combout  & ((\banco_registers|Mux32~27_combout )))

	.dataa(\control_unit|WideOr1~0_combout ),
	.datab(gnd),
	.datac(\mem_instru|Instruction [1]),
	.datad(\banco_registers|Mux32~27_combout ),
	.cin(gnd),
	.combout(\mux_ULA|out[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|out[12]~12 .lut_mask = 16'hF5A0;
defparam \mux_ULA|out[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y39_N21
dffeas \banco_registers|registers_rtl_1_bypass[30] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_1_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_1_bypass[30] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_1_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N20
cycloneive_lcell_comb \banco_registers|Mux0~16 (
// Equation(s):
// \banco_registers|Mux0~16_combout  = (\banco_registers|Mux0~3_combout  & (\banco_registers|registers_rtl_1_bypass [30])) # (!\banco_registers|Mux0~3_combout  & ((\banco_registers|registers_rtl_1|auto_generated|ram_block1a19 )))

	.dataa(gnd),
	.datab(\banco_registers|Mux0~3_combout ),
	.datac(\banco_registers|registers_rtl_1_bypass [30]),
	.datad(\banco_registers|registers_rtl_1|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\banco_registers|Mux0~16_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux0~16 .lut_mask = 16'hF3C0;
defparam \banco_registers|Mux0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N22
cycloneive_lcell_comb \ALU_0|Add1~22 (
// Equation(s):
// \ALU_0|Add1~22_combout  = (\banco_registers|Mux0~15_combout  & ((\mux_ULA|out[11]~11_combout  & (!\ALU_0|Add1~21 )) # (!\mux_ULA|out[11]~11_combout  & (\ALU_0|Add1~21  & VCC)))) # (!\banco_registers|Mux0~15_combout  & ((\mux_ULA|out[11]~11_combout  & 
// ((\ALU_0|Add1~21 ) # (GND))) # (!\mux_ULA|out[11]~11_combout  & (!\ALU_0|Add1~21 ))))
// \ALU_0|Add1~23  = CARRY((\banco_registers|Mux0~15_combout  & (\mux_ULA|out[11]~11_combout  & !\ALU_0|Add1~21 )) # (!\banco_registers|Mux0~15_combout  & ((\mux_ULA|out[11]~11_combout ) # (!\ALU_0|Add1~21 ))))

	.dataa(\banco_registers|Mux0~15_combout ),
	.datab(\mux_ULA|out[11]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_0|Add1~21 ),
	.combout(\ALU_0|Add1~22_combout ),
	.cout(\ALU_0|Add1~23 ));
// synopsys translate_off
defparam \ALU_0|Add1~22 .lut_mask = 16'h694D;
defparam \ALU_0|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N24
cycloneive_lcell_comb \ALU_0|Add1~24 (
// Equation(s):
// \ALU_0|Add1~24_combout  = ((\mux_ULA|out[12]~12_combout  $ (\banco_registers|Mux0~16_combout  $ (\ALU_0|Add1~23 )))) # (GND)
// \ALU_0|Add1~25  = CARRY((\mux_ULA|out[12]~12_combout  & (\banco_registers|Mux0~16_combout  & !\ALU_0|Add1~23 )) # (!\mux_ULA|out[12]~12_combout  & ((\banco_registers|Mux0~16_combout ) # (!\ALU_0|Add1~23 ))))

	.dataa(\mux_ULA|out[12]~12_combout ),
	.datab(\banco_registers|Mux0~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_0|Add1~23 ),
	.combout(\ALU_0|Add1~24_combout ),
	.cout(\ALU_0|Add1~25 ));
// synopsys translate_off
defparam \ALU_0|Add1~24 .lut_mask = 16'h964D;
defparam \ALU_0|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N26
cycloneive_lcell_comb \ALU_0|Add1~26 (
// Equation(s):
// \ALU_0|Add1~26_combout  = (\banco_registers|Mux0~17_combout  & ((\mux_ULA|out[13]~13_combout  & (!\ALU_0|Add1~25 )) # (!\mux_ULA|out[13]~13_combout  & (\ALU_0|Add1~25  & VCC)))) # (!\banco_registers|Mux0~17_combout  & ((\mux_ULA|out[13]~13_combout  & 
// ((\ALU_0|Add1~25 ) # (GND))) # (!\mux_ULA|out[13]~13_combout  & (!\ALU_0|Add1~25 ))))
// \ALU_0|Add1~27  = CARRY((\banco_registers|Mux0~17_combout  & (\mux_ULA|out[13]~13_combout  & !\ALU_0|Add1~25 )) # (!\banco_registers|Mux0~17_combout  & ((\mux_ULA|out[13]~13_combout ) # (!\ALU_0|Add1~25 ))))

	.dataa(\banco_registers|Mux0~17_combout ),
	.datab(\mux_ULA|out[13]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_0|Add1~25 ),
	.combout(\ALU_0|Add1~26_combout ),
	.cout(\ALU_0|Add1~27 ));
// synopsys translate_off
defparam \ALU_0|Add1~26 .lut_mask = 16'h694D;
defparam \ALU_0|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N22
cycloneive_lcell_comb \ALU_0|Add0~22 (
// Equation(s):
// \ALU_0|Add0~22_combout  = (\mux_ULA|out[11]~11_combout  & ((\banco_registers|Mux0~15_combout  & (\ALU_0|Add0~21  & VCC)) # (!\banco_registers|Mux0~15_combout  & (!\ALU_0|Add0~21 )))) # (!\mux_ULA|out[11]~11_combout  & ((\banco_registers|Mux0~15_combout  & 
// (!\ALU_0|Add0~21 )) # (!\banco_registers|Mux0~15_combout  & ((\ALU_0|Add0~21 ) # (GND)))))
// \ALU_0|Add0~23  = CARRY((\mux_ULA|out[11]~11_combout  & (!\banco_registers|Mux0~15_combout  & !\ALU_0|Add0~21 )) # (!\mux_ULA|out[11]~11_combout  & ((!\ALU_0|Add0~21 ) # (!\banco_registers|Mux0~15_combout ))))

	.dataa(\mux_ULA|out[11]~11_combout ),
	.datab(\banco_registers|Mux0~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_0|Add0~21 ),
	.combout(\ALU_0|Add0~22_combout ),
	.cout(\ALU_0|Add0~23 ));
// synopsys translate_off
defparam \ALU_0|Add0~22 .lut_mask = 16'h9617;
defparam \ALU_0|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N24
cycloneive_lcell_comb \ALU_0|Add0~24 (
// Equation(s):
// \ALU_0|Add0~24_combout  = ((\mux_ULA|out[12]~12_combout  $ (\banco_registers|Mux0~16_combout  $ (!\ALU_0|Add0~23 )))) # (GND)
// \ALU_0|Add0~25  = CARRY((\mux_ULA|out[12]~12_combout  & ((\banco_registers|Mux0~16_combout ) # (!\ALU_0|Add0~23 ))) # (!\mux_ULA|out[12]~12_combout  & (\banco_registers|Mux0~16_combout  & !\ALU_0|Add0~23 )))

	.dataa(\mux_ULA|out[12]~12_combout ),
	.datab(\banco_registers|Mux0~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_0|Add0~23 ),
	.combout(\ALU_0|Add0~24_combout ),
	.cout(\ALU_0|Add0~25 ));
// synopsys translate_off
defparam \ALU_0|Add0~24 .lut_mask = 16'h698E;
defparam \ALU_0|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N26
cycloneive_lcell_comb \ALU_0|Add0~26 (
// Equation(s):
// \ALU_0|Add0~26_combout  = (\mux_ULA|out[13]~13_combout  & ((\banco_registers|Mux0~17_combout  & (\ALU_0|Add0~25  & VCC)) # (!\banco_registers|Mux0~17_combout  & (!\ALU_0|Add0~25 )))) # (!\mux_ULA|out[13]~13_combout  & ((\banco_registers|Mux0~17_combout  & 
// (!\ALU_0|Add0~25 )) # (!\banco_registers|Mux0~17_combout  & ((\ALU_0|Add0~25 ) # (GND)))))
// \ALU_0|Add0~27  = CARRY((\mux_ULA|out[13]~13_combout  & (!\banco_registers|Mux0~17_combout  & !\ALU_0|Add0~25 )) # (!\mux_ULA|out[13]~13_combout  & ((!\ALU_0|Add0~25 ) # (!\banco_registers|Mux0~17_combout ))))

	.dataa(\mux_ULA|out[13]~13_combout ),
	.datab(\banco_registers|Mux0~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_0|Add0~25 ),
	.combout(\ALU_0|Add0~26_combout ),
	.cout(\ALU_0|Add0~27 ));
// synopsys translate_off
defparam \ALU_0|Add0~26 .lut_mask = 16'h9617;
defparam \ALU_0|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N10
cycloneive_lcell_comb \ALU_0|Selector18~0 (
// Equation(s):
// \ALU_0|Selector18~0_combout  = (\alu_controle|Controle[2]~0_combout  & (\ALU_0|Add1~26_combout )) # (!\alu_controle|Controle[2]~0_combout  & ((\ALU_0|Add0~26_combout )))

	.dataa(\alu_controle|Controle[2]~0_combout ),
	.datab(\ALU_0|Add1~26_combout ),
	.datac(gnd),
	.datad(\ALU_0|Add0~26_combout ),
	.cin(gnd),
	.combout(\ALU_0|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_0|Selector18~0 .lut_mask = 16'hDD88;
defparam \ALU_0|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N26
cycloneive_lcell_comb \mux_mem_dados|out[13]~13 (
// Equation(s):
// \mux_mem_dados|out[13]~13_combout  = (\control_unit|Decoder0~1_combout  & (\Mem_dados|ram_rtl_0|auto_generated|ram_block1a13 )) # (!\control_unit|Decoder0~1_combout  & ((\ALU_0|Selector18~0_combout )))

	.dataa(gnd),
	.datab(\control_unit|Decoder0~1_combout ),
	.datac(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a13 ),
	.datad(\ALU_0|Selector18~0_combout ),
	.cin(gnd),
	.combout(\mux_mem_dados|out[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mux_mem_dados|out[13]~13 .lut_mask = 16'hF3C0;
defparam \mux_mem_dados|out[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N15
cycloneive_io_ibuf \entrada[13]~input (
	.i(entrada[13]),
	.ibar(gnd),
	.o(\entrada[13]~input_o ));
// synopsys translate_off
defparam \entrada[13]~input .bus_hold = "false";
defparam \entrada[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N30
cycloneive_lcell_comb \comb_7|out[13]~13 (
// Equation(s):
// \comb_7|out[13]~13_combout  = (\control_unit|Decoder0~2_combout  & ((\entrada[13]~input_o ))) # (!\control_unit|Decoder0~2_combout  & (\mux_mem_dados|out[13]~13_combout ))

	.dataa(gnd),
	.datab(\mux_mem_dados|out[13]~13_combout ),
	.datac(\control_unit|Decoder0~2_combout ),
	.datad(\entrada[13]~input_o ),
	.cin(gnd),
	.combout(\comb_7|out[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \comb_7|out[13]~13 .lut_mask = 16'hFC0C;
defparam \comb_7|out[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N0
cycloneive_lcell_comb \banco_registers|Mux32~29 (
// Equation(s):
// \banco_registers|Mux32~29_combout  = (\banco_registers|Mux32~25_combout  & (\banco_registers|registers_rtl_0_bypass [28])) # (!\banco_registers|Mux32~25_combout  & ((\banco_registers|registers_rtl_0|auto_generated|ram_block1a17 )))

	.dataa(gnd),
	.datab(\banco_registers|Mux32~25_combout ),
	.datac(\banco_registers|registers_rtl_0_bypass [28]),
	.datad(\banco_registers|registers_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\banco_registers|Mux32~29_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux32~29 .lut_mask = 16'hF3C0;
defparam \banco_registers|Mux32~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y40_N21
dffeas \banco_registers|registers_rtl_1_bypass[28] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_1_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_1_bypass[28] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_1_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N20
cycloneive_lcell_comb \banco_registers|Mux0~18 (
// Equation(s):
// \banco_registers|Mux0~18_combout  = (\banco_registers|Mux0~3_combout  & (\banco_registers|registers_rtl_1_bypass [28])) # (!\banco_registers|Mux0~3_combout  & ((\banco_registers|registers_rtl_1|auto_generated|ram_block1a17 )))

	.dataa(gnd),
	.datab(\banco_registers|Mux0~3_combout ),
	.datac(\banco_registers|registers_rtl_1_bypass [28]),
	.datad(\banco_registers|registers_rtl_1|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\banco_registers|Mux0~18_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux0~18 .lut_mask = 16'hF3C0;
defparam \banco_registers|Mux0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N18
cycloneive_lcell_comb \mux_ULA|out[14]~14 (
// Equation(s):
// \mux_ULA|out[14]~14_combout  = (\control_unit|WideOr1~0_combout  & ((\mem_instru|Instruction [1]))) # (!\control_unit|WideOr1~0_combout  & (\banco_registers|Mux32~29_combout ))

	.dataa(\control_unit|WideOr1~0_combout ),
	.datab(\banco_registers|Mux32~29_combout ),
	.datac(gnd),
	.datad(\mem_instru|Instruction [1]),
	.cin(gnd),
	.combout(\mux_ULA|out[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|out[14]~14 .lut_mask = 16'hEE44;
defparam \mux_ULA|out[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N28
cycloneive_lcell_comb \ALU_0|Add1~28 (
// Equation(s):
// \ALU_0|Add1~28_combout  = ((\banco_registers|Mux0~18_combout  $ (\mux_ULA|out[14]~14_combout  $ (\ALU_0|Add1~27 )))) # (GND)
// \ALU_0|Add1~29  = CARRY((\banco_registers|Mux0~18_combout  & ((!\ALU_0|Add1~27 ) # (!\mux_ULA|out[14]~14_combout ))) # (!\banco_registers|Mux0~18_combout  & (!\mux_ULA|out[14]~14_combout  & !\ALU_0|Add1~27 )))

	.dataa(\banco_registers|Mux0~18_combout ),
	.datab(\mux_ULA|out[14]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_0|Add1~27 ),
	.combout(\ALU_0|Add1~28_combout ),
	.cout(\ALU_0|Add1~29 ));
// synopsys translate_off
defparam \ALU_0|Add1~28 .lut_mask = 16'h962B;
defparam \ALU_0|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N28
cycloneive_lcell_comb \ALU_0|Add0~28 (
// Equation(s):
// \ALU_0|Add0~28_combout  = ((\mux_ULA|out[14]~14_combout  $ (\banco_registers|Mux0~18_combout  $ (!\ALU_0|Add0~27 )))) # (GND)
// \ALU_0|Add0~29  = CARRY((\mux_ULA|out[14]~14_combout  & ((\banco_registers|Mux0~18_combout ) # (!\ALU_0|Add0~27 ))) # (!\mux_ULA|out[14]~14_combout  & (\banco_registers|Mux0~18_combout  & !\ALU_0|Add0~27 )))

	.dataa(\mux_ULA|out[14]~14_combout ),
	.datab(\banco_registers|Mux0~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_0|Add0~27 ),
	.combout(\ALU_0|Add0~28_combout ),
	.cout(\ALU_0|Add0~29 ));
// synopsys translate_off
defparam \ALU_0|Add0~28 .lut_mask = 16'h698E;
defparam \ALU_0|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N12
cycloneive_lcell_comb \ALU_0|Selector17~0 (
// Equation(s):
// \ALU_0|Selector17~0_combout  = (\alu_controle|Controle[2]~0_combout  & (\ALU_0|Add1~28_combout )) # (!\alu_controle|Controle[2]~0_combout  & ((\ALU_0|Add0~28_combout )))

	.dataa(\alu_controle|Controle[2]~0_combout ),
	.datab(\ALU_0|Add1~28_combout ),
	.datac(gnd),
	.datad(\ALU_0|Add0~28_combout ),
	.cin(gnd),
	.combout(\ALU_0|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_0|Selector17~0 .lut_mask = 16'hDD88;
defparam \ALU_0|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N20
cycloneive_lcell_comb \mux_mem_dados|out[14]~14 (
// Equation(s):
// \mux_mem_dados|out[14]~14_combout  = (\control_unit|Decoder0~1_combout  & (\Mem_dados|ram_rtl_0|auto_generated|ram_block1a14 )) # (!\control_unit|Decoder0~1_combout  & ((\ALU_0|Selector17~0_combout )))

	.dataa(gnd),
	.datab(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a14 ),
	.datac(\ALU_0|Selector17~0_combout ),
	.datad(\control_unit|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\mux_mem_dados|out[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mux_mem_dados|out[14]~14 .lut_mask = 16'hCCF0;
defparam \mux_mem_dados|out[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N24
cycloneive_lcell_comb \comb_7|out[14]~14 (
// Equation(s):
// \comb_7|out[14]~14_combout  = (\control_unit|Decoder0~2_combout  & (\entrada[14]~input_o )) # (!\control_unit|Decoder0~2_combout  & ((\mux_mem_dados|out[14]~14_combout )))

	.dataa(gnd),
	.datab(\entrada[14]~input_o ),
	.datac(\control_unit|Decoder0~2_combout ),
	.datad(\mux_mem_dados|out[14]~14_combout ),
	.cin(gnd),
	.combout(\comb_7|out[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \comb_7|out[14]~14 .lut_mask = 16'hCFC0;
defparam \comb_7|out[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y41_N27
dffeas \banco_registers|registers_rtl_0_bypass[29] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N26
cycloneive_lcell_comb \banco_registers|Mux32~28 (
// Equation(s):
// \banco_registers|Mux32~28_combout  = (\banco_registers|Mux32~25_combout  & ((\banco_registers|registers_rtl_0_bypass [29]))) # (!\banco_registers|Mux32~25_combout  & (\banco_registers|registers_rtl_0|auto_generated|ram_block1a18 ))

	.dataa(gnd),
	.datab(\banco_registers|registers_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\banco_registers|registers_rtl_0_bypass [29]),
	.datad(\banco_registers|Mux32~25_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux32~28_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux32~28 .lut_mask = 16'hF0CC;
defparam \banco_registers|Mux32~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N8
cycloneive_lcell_comb \ALU_0|Selector19~0 (
// Equation(s):
// \ALU_0|Selector19~0_combout  = (\alu_controle|Controle[2]~0_combout  & ((\ALU_0|Add1~24_combout ))) # (!\alu_controle|Controle[2]~0_combout  & (\ALU_0|Add0~24_combout ))

	.dataa(\alu_controle|Controle[2]~0_combout ),
	.datab(gnd),
	.datac(\ALU_0|Add0~24_combout ),
	.datad(\ALU_0|Add1~24_combout ),
	.cin(gnd),
	.combout(\ALU_0|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_0|Selector19~0 .lut_mask = 16'hFA50;
defparam \ALU_0|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N0
cycloneive_lcell_comb \mux_mem_dados|out[12]~12 (
// Equation(s):
// \mux_mem_dados|out[12]~12_combout  = (\control_unit|Decoder0~1_combout  & (\Mem_dados|ram_rtl_0|auto_generated|ram_block1a12 )) # (!\control_unit|Decoder0~1_combout  & ((\ALU_0|Selector19~0_combout )))

	.dataa(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a12 ),
	.datab(gnd),
	.datac(\ALU_0|Selector19~0_combout ),
	.datad(\control_unit|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\mux_mem_dados|out[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mux_mem_dados|out[12]~12 .lut_mask = 16'hAAF0;
defparam \mux_mem_dados|out[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N26
cycloneive_lcell_comb \comb_7|out[12]~12 (
// Equation(s):
// \comb_7|out[12]~12_combout  = (\control_unit|Decoder0~2_combout  & (\entrada[12]~input_o )) # (!\control_unit|Decoder0~2_combout  & ((\mux_mem_dados|out[12]~12_combout )))

	.dataa(\control_unit|Decoder0~2_combout ),
	.datab(gnd),
	.datac(\entrada[12]~input_o ),
	.datad(\mux_mem_dados|out[12]~12_combout ),
	.cin(gnd),
	.combout(\comb_7|out[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \comb_7|out[12]~12 .lut_mask = 16'hF5A0;
defparam \comb_7|out[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y39_N17
dffeas \banco_registers|registers_rtl_0_bypass[30] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N16
cycloneive_lcell_comb \banco_registers|Mux32~27 (
// Equation(s):
// \banco_registers|Mux32~27_combout  = (\banco_registers|Mux32~25_combout  & (\banco_registers|registers_rtl_0_bypass [30])) # (!\banco_registers|Mux32~25_combout  & ((\banco_registers|registers_rtl_0|auto_generated|ram_block1a19 )))

	.dataa(\banco_registers|Mux32~25_combout ),
	.datab(gnd),
	.datac(\banco_registers|registers_rtl_0_bypass [30]),
	.datad(\banco_registers|registers_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\banco_registers|Mux32~27_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux32~27 .lut_mask = 16'hF5A0;
defparam \banco_registers|Mux32~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N22
cycloneive_lcell_comb \mux_ULA|out[15]~15 (
// Equation(s):
// \mux_ULA|out[15]~15_combout  = (\control_unit|WideOr1~0_combout  & (\mem_instru|Instruction [1])) # (!\control_unit|WideOr1~0_combout  & ((\banco_registers|Mux32~30_combout )))

	.dataa(\control_unit|WideOr1~0_combout ),
	.datab(gnd),
	.datac(\mem_instru|Instruction [1]),
	.datad(\banco_registers|Mux32~30_combout ),
	.cin(gnd),
	.combout(\mux_ULA|out[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|out[15]~15 .lut_mask = 16'hF5A0;
defparam \mux_ULA|out[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y40_N17
dffeas \banco_registers|registers_rtl_1_bypass[27] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_1_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_1_bypass[27] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_1_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N16
cycloneive_lcell_comb \banco_registers|Mux0~19 (
// Equation(s):
// \banco_registers|Mux0~19_combout  = (\banco_registers|Mux0~3_combout  & (\banco_registers|registers_rtl_1_bypass [27])) # (!\banco_registers|Mux0~3_combout  & ((\banco_registers|registers_rtl_1|auto_generated|ram_block1a16 )))

	.dataa(gnd),
	.datab(\banco_registers|Mux0~3_combout ),
	.datac(\banco_registers|registers_rtl_1_bypass [27]),
	.datad(\banco_registers|registers_rtl_1|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\banco_registers|Mux0~19_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux0~19 .lut_mask = 16'hF3C0;
defparam \banco_registers|Mux0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y43_N30
cycloneive_lcell_comb \ALU_0|Add1~30 (
// Equation(s):
// \ALU_0|Add1~30_combout  = (\mux_ULA|out[15]~15_combout  & ((\banco_registers|Mux0~19_combout  & (!\ALU_0|Add1~29 )) # (!\banco_registers|Mux0~19_combout  & ((\ALU_0|Add1~29 ) # (GND))))) # (!\mux_ULA|out[15]~15_combout  & 
// ((\banco_registers|Mux0~19_combout  & (\ALU_0|Add1~29  & VCC)) # (!\banco_registers|Mux0~19_combout  & (!\ALU_0|Add1~29 ))))
// \ALU_0|Add1~31  = CARRY((\mux_ULA|out[15]~15_combout  & ((!\ALU_0|Add1~29 ) # (!\banco_registers|Mux0~19_combout ))) # (!\mux_ULA|out[15]~15_combout  & (!\banco_registers|Mux0~19_combout  & !\ALU_0|Add1~29 )))

	.dataa(\mux_ULA|out[15]~15_combout ),
	.datab(\banco_registers|Mux0~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_0|Add1~29 ),
	.combout(\ALU_0|Add1~30_combout ),
	.cout(\ALU_0|Add1~31 ));
// synopsys translate_off
defparam \ALU_0|Add1~30 .lut_mask = 16'h692B;
defparam \ALU_0|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y43_N30
cycloneive_lcell_comb \ALU_0|Add0~30 (
// Equation(s):
// \ALU_0|Add0~30_combout  = (\banco_registers|Mux0~19_combout  & ((\mux_ULA|out[15]~15_combout  & (\ALU_0|Add0~29  & VCC)) # (!\mux_ULA|out[15]~15_combout  & (!\ALU_0|Add0~29 )))) # (!\banco_registers|Mux0~19_combout  & ((\mux_ULA|out[15]~15_combout  & 
// (!\ALU_0|Add0~29 )) # (!\mux_ULA|out[15]~15_combout  & ((\ALU_0|Add0~29 ) # (GND)))))
// \ALU_0|Add0~31  = CARRY((\banco_registers|Mux0~19_combout  & (!\mux_ULA|out[15]~15_combout  & !\ALU_0|Add0~29 )) # (!\banco_registers|Mux0~19_combout  & ((!\ALU_0|Add0~29 ) # (!\mux_ULA|out[15]~15_combout ))))

	.dataa(\banco_registers|Mux0~19_combout ),
	.datab(\mux_ULA|out[15]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_0|Add0~29 ),
	.combout(\ALU_0|Add0~30_combout ),
	.cout(\ALU_0|Add0~31 ));
// synopsys translate_off
defparam \ALU_0|Add0~30 .lut_mask = 16'h9617;
defparam \ALU_0|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N22
cycloneive_lcell_comb \ALU_0|Selector16~0 (
// Equation(s):
// \ALU_0|Selector16~0_combout  = (\alu_controle|Controle[2]~0_combout  & (\ALU_0|Add1~30_combout )) # (!\alu_controle|Controle[2]~0_combout  & ((\ALU_0|Add0~30_combout )))

	.dataa(\alu_controle|Controle[2]~0_combout ),
	.datab(\ALU_0|Add1~30_combout ),
	.datac(gnd),
	.datad(\ALU_0|Add0~30_combout ),
	.cin(gnd),
	.combout(\ALU_0|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_0|Selector16~0 .lut_mask = 16'hDD88;
defparam \ALU_0|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N4
cycloneive_lcell_comb \mux_mem_dados|out[15]~15 (
// Equation(s):
// \mux_mem_dados|out[15]~15_combout  = (\control_unit|Decoder0~1_combout  & (\Mem_dados|ram_rtl_0|auto_generated|ram_block1a15 )) # (!\control_unit|Decoder0~1_combout  & ((\ALU_0|Selector16~0_combout )))

	.dataa(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a15 ),
	.datab(gnd),
	.datac(\ALU_0|Selector16~0_combout ),
	.datad(\control_unit|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\mux_mem_dados|out[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mux_mem_dados|out[15]~15 .lut_mask = 16'hAAF0;
defparam \mux_mem_dados|out[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N8
cycloneive_io_ibuf \entrada[15]~input (
	.i(entrada[15]),
	.ibar(gnd),
	.o(\entrada[15]~input_o ));
// synopsys translate_off
defparam \entrada[15]~input .bus_hold = "false";
defparam \entrada[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N24
cycloneive_lcell_comb \comb_7|out[15]~15 (
// Equation(s):
// \comb_7|out[15]~15_combout  = (\control_unit|Decoder0~2_combout  & ((\entrada[15]~input_o ))) # (!\control_unit|Decoder0~2_combout  & (\mux_mem_dados|out[15]~15_combout ))

	.dataa(\mux_mem_dados|out[15]~15_combout ),
	.datab(gnd),
	.datac(\control_unit|Decoder0~2_combout ),
	.datad(\entrada[15]~input_o ),
	.cin(gnd),
	.combout(\comb_7|out[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \comb_7|out[15]~15 .lut_mask = 16'hFA0A;
defparam \comb_7|out[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N6
cycloneive_lcell_comb \banco_registers|Mux0~15 (
// Equation(s):
// \banco_registers|Mux0~15_combout  = (\banco_registers|Mux0~3_combout  & (\banco_registers|registers_rtl_1_bypass [31])) # (!\banco_registers|Mux0~3_combout  & ((\banco_registers|registers_rtl_1|auto_generated|ram_block1a20 )))

	.dataa(gnd),
	.datab(\banco_registers|Mux0~3_combout ),
	.datac(\banco_registers|registers_rtl_1_bypass [31]),
	.datad(\banco_registers|registers_rtl_1|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\banco_registers|Mux0~15_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux0~15 .lut_mask = 16'hF3C0;
defparam \banco_registers|Mux0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N22
cycloneive_lcell_comb \ALU_0|Selector20~0 (
// Equation(s):
// \ALU_0|Selector20~0_combout  = (\alu_controle|Controle[2]~0_combout  & ((\ALU_0|Add1~22_combout ))) # (!\alu_controle|Controle[2]~0_combout  & (\ALU_0|Add0~22_combout ))

	.dataa(\alu_controle|Controle[2]~0_combout ),
	.datab(\ALU_0|Add0~22_combout ),
	.datac(gnd),
	.datad(\ALU_0|Add1~22_combout ),
	.cin(gnd),
	.combout(\ALU_0|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_0|Selector20~0 .lut_mask = 16'hEE44;
defparam \ALU_0|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N6
cycloneive_lcell_comb \mux_mem_dados|out[11]~11 (
// Equation(s):
// \mux_mem_dados|out[11]~11_combout  = (\control_unit|Decoder0~1_combout  & ((\Mem_dados|ram_rtl_0|auto_generated|ram_block1a11 ))) # (!\control_unit|Decoder0~1_combout  & (\ALU_0|Selector20~0_combout ))

	.dataa(\ALU_0|Selector20~0_combout ),
	.datab(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a11 ),
	.datac(\control_unit|Decoder0~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mux_mem_dados|out[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mux_mem_dados|out[11]~11 .lut_mask = 16'hCACA;
defparam \mux_mem_dados|out[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X72_Y73_N1
cycloneive_io_ibuf \entrada[11]~input (
	.i(entrada[11]),
	.ibar(gnd),
	.o(\entrada[11]~input_o ));
// synopsys translate_off
defparam \entrada[11]~input .bus_hold = "false";
defparam \entrada[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N24
cycloneive_lcell_comb \comb_7|out[11]~11 (
// Equation(s):
// \comb_7|out[11]~11_combout  = (\control_unit|Decoder0~2_combout  & ((\entrada[11]~input_o ))) # (!\control_unit|Decoder0~2_combout  & (\mux_mem_dados|out[11]~11_combout ))

	.dataa(\control_unit|Decoder0~2_combout ),
	.datab(\mux_mem_dados|out[11]~11_combout ),
	.datac(gnd),
	.datad(\entrada[11]~input_o ),
	.cin(gnd),
	.combout(\comb_7|out[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \comb_7|out[11]~11 .lut_mask = 16'hEE44;
defparam \comb_7|out[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y39_N19
dffeas \banco_registers|registers_rtl_0_bypass[31] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N18
cycloneive_lcell_comb \banco_registers|Mux32~26 (
// Equation(s):
// \banco_registers|Mux32~26_combout  = (\banco_registers|Mux32~25_combout  & (\banco_registers|registers_rtl_0_bypass [31])) # (!\banco_registers|Mux32~25_combout  & ((\banco_registers|registers_rtl_0|auto_generated|ram_block1a20 )))

	.dataa(\banco_registers|Mux32~25_combout ),
	.datab(gnd),
	.datac(\banco_registers|registers_rtl_0_bypass [31]),
	.datad(\banco_registers|registers_rtl_0|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\banco_registers|Mux32~26_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux32~26 .lut_mask = 16'hF5A0;
defparam \banco_registers|Mux32~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y40_N23
dffeas \banco_registers|registers_rtl_1_bypass[26] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_1_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_1_bypass[26] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_1_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N22
cycloneive_lcell_comb \banco_registers|Mux0~20 (
// Equation(s):
// \banco_registers|Mux0~20_combout  = (\banco_registers|Mux0~3_combout  & ((\banco_registers|registers_rtl_1_bypass [26]))) # (!\banco_registers|Mux0~3_combout  & (\banco_registers|registers_rtl_1|auto_generated|ram_block1a15 ))

	.dataa(\banco_registers|Mux0~3_combout ),
	.datab(\banco_registers|registers_rtl_1|auto_generated|ram_block1a15 ),
	.datac(\banco_registers|registers_rtl_1_bypass [26]),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco_registers|Mux0~20_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux0~20 .lut_mask = 16'hE4E4;
defparam \banco_registers|Mux0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N26
cycloneive_lcell_comb \mux_ULA|out[16]~16 (
// Equation(s):
// \mux_ULA|out[16]~16_combout  = (!\control_unit|WideOr1~0_combout  & ((\banco_registers|Mux32~25_combout  & ((\banco_registers|registers_rtl_0_bypass [26]))) # (!\banco_registers|Mux32~25_combout  & 
// (\banco_registers|registers_rtl_0|auto_generated|ram_block1a15 ))))

	.dataa(\banco_registers|Mux32~25_combout ),
	.datab(\banco_registers|registers_rtl_0|auto_generated|ram_block1a15 ),
	.datac(\control_unit|WideOr1~0_combout ),
	.datad(\banco_registers|registers_rtl_0_bypass [26]),
	.cin(gnd),
	.combout(\mux_ULA|out[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|out[16]~16 .lut_mask = 16'h0E04;
defparam \mux_ULA|out[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N0
cycloneive_lcell_comb \ALU_0|Add0~32 (
// Equation(s):
// \ALU_0|Add0~32_combout  = ((\banco_registers|Mux0~20_combout  $ (\mux_ULA|out[16]~16_combout  $ (!\ALU_0|Add0~31 )))) # (GND)
// \ALU_0|Add0~33  = CARRY((\banco_registers|Mux0~20_combout  & ((\mux_ULA|out[16]~16_combout ) # (!\ALU_0|Add0~31 ))) # (!\banco_registers|Mux0~20_combout  & (\mux_ULA|out[16]~16_combout  & !\ALU_0|Add0~31 )))

	.dataa(\banco_registers|Mux0~20_combout ),
	.datab(\mux_ULA|out[16]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_0|Add0~31 ),
	.combout(\ALU_0|Add0~32_combout ),
	.cout(\ALU_0|Add0~33 ));
// synopsys translate_off
defparam \ALU_0|Add0~32 .lut_mask = 16'h698E;
defparam \ALU_0|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N0
cycloneive_lcell_comb \ALU_0|Add1~32 (
// Equation(s):
// \ALU_0|Add1~32_combout  = ((\banco_registers|Mux0~20_combout  $ (\mux_ULA|out[16]~16_combout  $ (\ALU_0|Add1~31 )))) # (GND)
// \ALU_0|Add1~33  = CARRY((\banco_registers|Mux0~20_combout  & ((!\ALU_0|Add1~31 ) # (!\mux_ULA|out[16]~16_combout ))) # (!\banco_registers|Mux0~20_combout  & (!\mux_ULA|out[16]~16_combout  & !\ALU_0|Add1~31 )))

	.dataa(\banco_registers|Mux0~20_combout ),
	.datab(\mux_ULA|out[16]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_0|Add1~31 ),
	.combout(\ALU_0|Add1~32_combout ),
	.cout(\ALU_0|Add1~33 ));
// synopsys translate_off
defparam \ALU_0|Add1~32 .lut_mask = 16'h962B;
defparam \ALU_0|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N24
cycloneive_lcell_comb \ALU_0|Selector15~0 (
// Equation(s):
// \ALU_0|Selector15~0_combout  = (\alu_controle|Controle[2]~0_combout  & ((\ALU_0|Add1~32_combout ))) # (!\alu_controle|Controle[2]~0_combout  & (\ALU_0|Add0~32_combout ))

	.dataa(gnd),
	.datab(\alu_controle|Controle[2]~0_combout ),
	.datac(\ALU_0|Add0~32_combout ),
	.datad(\ALU_0|Add1~32_combout ),
	.cin(gnd),
	.combout(\ALU_0|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_0|Selector15~0 .lut_mask = 16'hFC30;
defparam \ALU_0|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N8
cycloneive_lcell_comb \comb_7|out[16]~16 (
// Equation(s):
// \comb_7|out[16]~16_combout  = (!\control_unit|Decoder0~2_combout  & ((\control_unit|Decoder0~1_combout  & (\Mem_dados|ram_rtl_0|auto_generated|ram_block1a16 )) # (!\control_unit|Decoder0~1_combout  & ((\ALU_0|Selector15~0_combout )))))

	.dataa(\control_unit|Decoder0~2_combout ),
	.datab(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\control_unit|Decoder0~1_combout ),
	.datad(\ALU_0|Selector15~0_combout ),
	.cin(gnd),
	.combout(\comb_7|out[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \comb_7|out[16]~16 .lut_mask = 16'h4540;
defparam \comb_7|out[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N8
cycloneive_lcell_comb \banco_registers|Mux32~24 (
// Equation(s):
// \banco_registers|Mux32~24_combout  = (\banco_registers|registers_rtl_0|auto_generated|ram_block1a21  & (((!\banco_registers|Mux32~2_combout ) # (!\banco_registers|Mux32~1_combout )) # (!\banco_registers|Mux32~0_combout )))

	.dataa(\banco_registers|Mux32~0_combout ),
	.datab(\banco_registers|Mux32~1_combout ),
	.datac(\banco_registers|Mux32~2_combout ),
	.datad(\banco_registers|registers_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\banco_registers|Mux32~24_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux32~24 .lut_mask = 16'h7F00;
defparam \banco_registers|Mux32~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N0
cycloneive_lcell_comb \banco_registers|Mux32~41 (
// Equation(s):
// \banco_registers|Mux32~41_combout  = (\banco_registers|Mux32~24_combout ) # (\banco_registers|Mux32~23_combout )

	.dataa(gnd),
	.datab(\banco_registers|Mux32~24_combout ),
	.datac(\banco_registers|Mux32~23_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco_registers|Mux32~41_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux32~41 .lut_mask = 16'hFCFC;
defparam \banco_registers|Mux32~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N27
dffeas \banco_registers|registers_rtl_1_bypass[25] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_1_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_1_bypass[25] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_1_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N26
cycloneive_lcell_comb \banco_registers|Mux0~21 (
// Equation(s):
// \banco_registers|Mux0~21_combout  = (\banco_registers|Mux0~3_combout  & (\banco_registers|registers_rtl_1_bypass [25])) # (!\banco_registers|Mux0~3_combout  & ((\banco_registers|registers_rtl_1|auto_generated|ram_block1a14 )))

	.dataa(\banco_registers|Mux0~3_combout ),
	.datab(gnd),
	.datac(\banco_registers|registers_rtl_1_bypass [25]),
	.datad(\banco_registers|registers_rtl_1|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\banco_registers|Mux0~21_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux0~21 .lut_mask = 16'hF5A0;
defparam \banco_registers|Mux0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N14
cycloneive_lcell_comb \mux_ULA|out[17]~17 (
// Equation(s):
// \mux_ULA|out[17]~17_combout  = (!\control_unit|WideOr1~0_combout  & ((\banco_registers|Mux32~25_combout  & ((\banco_registers|registers_rtl_0_bypass [25]))) # (!\banco_registers|Mux32~25_combout  & 
// (\banco_registers|registers_rtl_0|auto_generated|ram_block1a14 ))))

	.dataa(\banco_registers|Mux32~25_combout ),
	.datab(\control_unit|WideOr1~0_combout ),
	.datac(\banco_registers|registers_rtl_0|auto_generated|ram_block1a14 ),
	.datad(\banco_registers|registers_rtl_0_bypass [25]),
	.cin(gnd),
	.combout(\mux_ULA|out[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|out[17]~17 .lut_mask = 16'h3210;
defparam \mux_ULA|out[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N2
cycloneive_lcell_comb \ALU_0|Add1~34 (
// Equation(s):
// \ALU_0|Add1~34_combout  = (\banco_registers|Mux0~21_combout  & ((\mux_ULA|out[17]~17_combout  & (!\ALU_0|Add1~33 )) # (!\mux_ULA|out[17]~17_combout  & (\ALU_0|Add1~33  & VCC)))) # (!\banco_registers|Mux0~21_combout  & ((\mux_ULA|out[17]~17_combout  & 
// ((\ALU_0|Add1~33 ) # (GND))) # (!\mux_ULA|out[17]~17_combout  & (!\ALU_0|Add1~33 ))))
// \ALU_0|Add1~35  = CARRY((\banco_registers|Mux0~21_combout  & (\mux_ULA|out[17]~17_combout  & !\ALU_0|Add1~33 )) # (!\banco_registers|Mux0~21_combout  & ((\mux_ULA|out[17]~17_combout ) # (!\ALU_0|Add1~33 ))))

	.dataa(\banco_registers|Mux0~21_combout ),
	.datab(\mux_ULA|out[17]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_0|Add1~33 ),
	.combout(\ALU_0|Add1~34_combout ),
	.cout(\ALU_0|Add1~35 ));
// synopsys translate_off
defparam \ALU_0|Add1~34 .lut_mask = 16'h694D;
defparam \ALU_0|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N2
cycloneive_lcell_comb \ALU_0|Add0~34 (
// Equation(s):
// \ALU_0|Add0~34_combout  = (\mux_ULA|out[17]~17_combout  & ((\banco_registers|Mux0~21_combout  & (\ALU_0|Add0~33  & VCC)) # (!\banco_registers|Mux0~21_combout  & (!\ALU_0|Add0~33 )))) # (!\mux_ULA|out[17]~17_combout  & ((\banco_registers|Mux0~21_combout  & 
// (!\ALU_0|Add0~33 )) # (!\banco_registers|Mux0~21_combout  & ((\ALU_0|Add0~33 ) # (GND)))))
// \ALU_0|Add0~35  = CARRY((\mux_ULA|out[17]~17_combout  & (!\banco_registers|Mux0~21_combout  & !\ALU_0|Add0~33 )) # (!\mux_ULA|out[17]~17_combout  & ((!\ALU_0|Add0~33 ) # (!\banco_registers|Mux0~21_combout ))))

	.dataa(\mux_ULA|out[17]~17_combout ),
	.datab(\banco_registers|Mux0~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_0|Add0~33 ),
	.combout(\ALU_0|Add0~34_combout ),
	.cout(\ALU_0|Add0~35 ));
// synopsys translate_off
defparam \ALU_0|Add0~34 .lut_mask = 16'h9617;
defparam \ALU_0|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N10
cycloneive_lcell_comb \ALU_0|Selector14~0 (
// Equation(s):
// \ALU_0|Selector14~0_combout  = (\alu_controle|Controle[2]~0_combout  & (\ALU_0|Add1~34_combout )) # (!\alu_controle|Controle[2]~0_combout  & ((\ALU_0|Add0~34_combout )))

	.dataa(\ALU_0|Add1~34_combout ),
	.datab(gnd),
	.datac(\alu_controle|Controle[2]~0_combout ),
	.datad(\ALU_0|Add0~34_combout ),
	.cin(gnd),
	.combout(\ALU_0|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_0|Selector14~0 .lut_mask = 16'hAFA0;
defparam \ALU_0|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N26
cycloneive_lcell_comb \comb_7|out[17]~17 (
// Equation(s):
// \comb_7|out[17]~17_combout  = (!\control_unit|Decoder0~2_combout  & ((\control_unit|Decoder0~1_combout  & (\Mem_dados|ram_rtl_0|auto_generated|ram_block1a17 )) # (!\control_unit|Decoder0~1_combout  & ((\ALU_0|Selector14~0_combout )))))

	.dataa(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\control_unit|Decoder0~2_combout ),
	.datac(\control_unit|Decoder0~1_combout ),
	.datad(\ALU_0|Selector14~0_combout ),
	.cin(gnd),
	.combout(\comb_7|out[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \comb_7|out[17]~17 .lut_mask = 16'h2320;
defparam \comb_7|out[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N18
cycloneive_lcell_comb \mux_ULA|out[18]~18 (
// Equation(s):
// \mux_ULA|out[18]~18_combout  = (!\control_unit|WideOr1~0_combout  & ((\banco_registers|Mux32~25_combout  & ((\banco_registers|registers_rtl_0_bypass [24]))) # (!\banco_registers|Mux32~25_combout  & 
// (\banco_registers|registers_rtl_0|auto_generated|ram_block1a13 ))))

	.dataa(\banco_registers|Mux32~25_combout ),
	.datab(\banco_registers|registers_rtl_0|auto_generated|ram_block1a13 ),
	.datac(\control_unit|WideOr1~0_combout ),
	.datad(\banco_registers|registers_rtl_0_bypass [24]),
	.cin(gnd),
	.combout(\mux_ULA|out[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|out[18]~18 .lut_mask = 16'h0E04;
defparam \mux_ULA|out[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y41_N1
dffeas \banco_registers|registers_rtl_1_bypass[24] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_1_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_1_bypass[24] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_1_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N0
cycloneive_lcell_comb \banco_registers|Mux0~22 (
// Equation(s):
// \banco_registers|Mux0~22_combout  = (\banco_registers|Mux0~3_combout  & ((\banco_registers|registers_rtl_1_bypass [24]))) # (!\banco_registers|Mux0~3_combout  & (\banco_registers|registers_rtl_1|auto_generated|ram_block1a13 ))

	.dataa(\banco_registers|registers_rtl_1|auto_generated|ram_block1a13 ),
	.datab(gnd),
	.datac(\banco_registers|registers_rtl_1_bypass [24]),
	.datad(\banco_registers|Mux0~3_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux0~22_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux0~22 .lut_mask = 16'hF0AA;
defparam \banco_registers|Mux0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N4
cycloneive_lcell_comb \ALU_0|Add0~36 (
// Equation(s):
// \ALU_0|Add0~36_combout  = ((\mux_ULA|out[18]~18_combout  $ (\banco_registers|Mux0~22_combout  $ (!\ALU_0|Add0~35 )))) # (GND)
// \ALU_0|Add0~37  = CARRY((\mux_ULA|out[18]~18_combout  & ((\banco_registers|Mux0~22_combout ) # (!\ALU_0|Add0~35 ))) # (!\mux_ULA|out[18]~18_combout  & (\banco_registers|Mux0~22_combout  & !\ALU_0|Add0~35 )))

	.dataa(\mux_ULA|out[18]~18_combout ),
	.datab(\banco_registers|Mux0~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_0|Add0~35 ),
	.combout(\ALU_0|Add0~36_combout ),
	.cout(\ALU_0|Add0~37 ));
// synopsys translate_off
defparam \ALU_0|Add0~36 .lut_mask = 16'h698E;
defparam \ALU_0|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N4
cycloneive_lcell_comb \ALU_0|Add1~36 (
// Equation(s):
// \ALU_0|Add1~36_combout  = ((\mux_ULA|out[18]~18_combout  $ (\banco_registers|Mux0~22_combout  $ (\ALU_0|Add1~35 )))) # (GND)
// \ALU_0|Add1~37  = CARRY((\mux_ULA|out[18]~18_combout  & (\banco_registers|Mux0~22_combout  & !\ALU_0|Add1~35 )) # (!\mux_ULA|out[18]~18_combout  & ((\banco_registers|Mux0~22_combout ) # (!\ALU_0|Add1~35 ))))

	.dataa(\mux_ULA|out[18]~18_combout ),
	.datab(\banco_registers|Mux0~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_0|Add1~35 ),
	.combout(\ALU_0|Add1~36_combout ),
	.cout(\ALU_0|Add1~37 ));
// synopsys translate_off
defparam \ALU_0|Add1~36 .lut_mask = 16'h964D;
defparam \ALU_0|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N12
cycloneive_lcell_comb \ALU_0|Selector13~0 (
// Equation(s):
// \ALU_0|Selector13~0_combout  = (\alu_controle|Controle[2]~0_combout  & ((\ALU_0|Add1~36_combout ))) # (!\alu_controle|Controle[2]~0_combout  & (\ALU_0|Add0~36_combout ))

	.dataa(gnd),
	.datab(\alu_controle|Controle[2]~0_combout ),
	.datac(\ALU_0|Add0~36_combout ),
	.datad(\ALU_0|Add1~36_combout ),
	.cin(gnd),
	.combout(\ALU_0|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_0|Selector13~0 .lut_mask = 16'hFC30;
defparam \ALU_0|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N4
cycloneive_lcell_comb \comb_7|out[18]~18 (
// Equation(s):
// \comb_7|out[18]~18_combout  = (!\control_unit|Decoder0~2_combout  & ((\control_unit|Decoder0~1_combout  & ((\Mem_dados|ram_rtl_0|auto_generated|ram_block1a18 ))) # (!\control_unit|Decoder0~1_combout  & (\ALU_0|Selector13~0_combout ))))

	.dataa(\ALU_0|Selector13~0_combout ),
	.datab(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\control_unit|Decoder0~1_combout ),
	.datad(\control_unit|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\comb_7|out[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \comb_7|out[18]~18 .lut_mask = 16'h00CA;
defparam \comb_7|out[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N8
cycloneive_lcell_comb \banco_registers|Mux0~23 (
// Equation(s):
// \banco_registers|Mux0~23_combout  = (\banco_registers|Mux0~3_combout  & (\banco_registers|registers_rtl_1_bypass [23])) # (!\banco_registers|Mux0~3_combout  & ((\banco_registers|registers_rtl_1|auto_generated|ram_block1a12 )))

	.dataa(gnd),
	.datab(\banco_registers|Mux0~3_combout ),
	.datac(\banco_registers|registers_rtl_1_bypass [23]),
	.datad(\banco_registers|registers_rtl_1|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\banco_registers|Mux0~23_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux0~23 .lut_mask = 16'hF3C0;
defparam \banco_registers|Mux0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N22
cycloneive_lcell_comb \mux_ULA|out[19]~19 (
// Equation(s):
// \mux_ULA|out[19]~19_combout  = (!\control_unit|WideOr1~0_combout  & ((\banco_registers|Mux32~25_combout  & ((\banco_registers|registers_rtl_0_bypass [23]))) # (!\banco_registers|Mux32~25_combout  & 
// (\banco_registers|registers_rtl_0|auto_generated|ram_block1a12 ))))

	.dataa(\banco_registers|Mux32~25_combout ),
	.datab(\banco_registers|registers_rtl_0|auto_generated|ram_block1a12 ),
	.datac(\control_unit|WideOr1~0_combout ),
	.datad(\banco_registers|registers_rtl_0_bypass [23]),
	.cin(gnd),
	.combout(\mux_ULA|out[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|out[19]~19 .lut_mask = 16'h0E04;
defparam \mux_ULA|out[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N6
cycloneive_lcell_comb \ALU_0|Add0~38 (
// Equation(s):
// \ALU_0|Add0~38_combout  = (\banco_registers|Mux0~23_combout  & ((\mux_ULA|out[19]~19_combout  & (\ALU_0|Add0~37  & VCC)) # (!\mux_ULA|out[19]~19_combout  & (!\ALU_0|Add0~37 )))) # (!\banco_registers|Mux0~23_combout  & ((\mux_ULA|out[19]~19_combout  & 
// (!\ALU_0|Add0~37 )) # (!\mux_ULA|out[19]~19_combout  & ((\ALU_0|Add0~37 ) # (GND)))))
// \ALU_0|Add0~39  = CARRY((\banco_registers|Mux0~23_combout  & (!\mux_ULA|out[19]~19_combout  & !\ALU_0|Add0~37 )) # (!\banco_registers|Mux0~23_combout  & ((!\ALU_0|Add0~37 ) # (!\mux_ULA|out[19]~19_combout ))))

	.dataa(\banco_registers|Mux0~23_combout ),
	.datab(\mux_ULA|out[19]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_0|Add0~37 ),
	.combout(\ALU_0|Add0~38_combout ),
	.cout(\ALU_0|Add0~39 ));
// synopsys translate_off
defparam \ALU_0|Add0~38 .lut_mask = 16'h9617;
defparam \ALU_0|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N6
cycloneive_lcell_comb \ALU_0|Add1~38 (
// Equation(s):
// \ALU_0|Add1~38_combout  = (\banco_registers|Mux0~23_combout  & ((\mux_ULA|out[19]~19_combout  & (!\ALU_0|Add1~37 )) # (!\mux_ULA|out[19]~19_combout  & (\ALU_0|Add1~37  & VCC)))) # (!\banco_registers|Mux0~23_combout  & ((\mux_ULA|out[19]~19_combout  & 
// ((\ALU_0|Add1~37 ) # (GND))) # (!\mux_ULA|out[19]~19_combout  & (!\ALU_0|Add1~37 ))))
// \ALU_0|Add1~39  = CARRY((\banco_registers|Mux0~23_combout  & (\mux_ULA|out[19]~19_combout  & !\ALU_0|Add1~37 )) # (!\banco_registers|Mux0~23_combout  & ((\mux_ULA|out[19]~19_combout ) # (!\ALU_0|Add1~37 ))))

	.dataa(\banco_registers|Mux0~23_combout ),
	.datab(\mux_ULA|out[19]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_0|Add1~37 ),
	.combout(\ALU_0|Add1~38_combout ),
	.cout(\ALU_0|Add1~39 ));
// synopsys translate_off
defparam \ALU_0|Add1~38 .lut_mask = 16'h694D;
defparam \ALU_0|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N22
cycloneive_lcell_comb \ALU_0|Selector12~0 (
// Equation(s):
// \ALU_0|Selector12~0_combout  = (\alu_controle|Controle[2]~0_combout  & ((\ALU_0|Add1~38_combout ))) # (!\alu_controle|Controle[2]~0_combout  & (\ALU_0|Add0~38_combout ))

	.dataa(gnd),
	.datab(\alu_controle|Controle[2]~0_combout ),
	.datac(\ALU_0|Add0~38_combout ),
	.datad(\ALU_0|Add1~38_combout ),
	.cin(gnd),
	.combout(\ALU_0|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_0|Selector12~0 .lut_mask = 16'hFC30;
defparam \ALU_0|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N30
cycloneive_lcell_comb \comb_7|out[19]~19 (
// Equation(s):
// \comb_7|out[19]~19_combout  = (!\control_unit|Decoder0~2_combout  & ((\control_unit|Decoder0~1_combout  & ((\Mem_dados|ram_rtl_0|auto_generated|ram_block1a19 ))) # (!\control_unit|Decoder0~1_combout  & (\ALU_0|Selector12~0_combout ))))

	.dataa(\ALU_0|Selector12~0_combout ),
	.datab(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\control_unit|Decoder0~1_combout ),
	.datad(\control_unit|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\comb_7|out[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \comb_7|out[19]~19 .lut_mask = 16'h00CA;
defparam \comb_7|out[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N10
cycloneive_lcell_comb \banco_registers|Mux32~22 (
// Equation(s):
// \banco_registers|Mux32~22_combout  = (\banco_registers|registers_rtl_0|auto_generated|ram_block1a22  & (((!\banco_registers|Mux32~0_combout ) # (!\banco_registers|Mux32~1_combout )) # (!\banco_registers|Mux32~2_combout )))

	.dataa(\banco_registers|Mux32~2_combout ),
	.datab(\banco_registers|Mux32~1_combout ),
	.datac(\banco_registers|Mux32~0_combout ),
	.datad(\banco_registers|registers_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\banco_registers|Mux32~22_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux32~22 .lut_mask = 16'h7F00;
defparam \banco_registers|Mux32~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N2
cycloneive_lcell_comb \banco_registers|Mux32~40 (
// Equation(s):
// \banco_registers|Mux32~40_combout  = (\banco_registers|Mux32~22_combout ) # (\banco_registers|Mux32~21_combout )

	.dataa(\banco_registers|Mux32~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\banco_registers|Mux32~21_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux32~40_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux32~40 .lut_mask = 16'hFFAA;
defparam \banco_registers|Mux32~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N0
cycloneive_lcell_comb \ALU_0|Selector23~0 (
// Equation(s):
// \ALU_0|Selector23~0_combout  = (\alu_controle|Controle[2]~0_combout  & (\ALU_0|Add1~16_combout )) # (!\alu_controle|Controle[2]~0_combout  & ((\ALU_0|Add0~16_combout )))

	.dataa(\alu_controle|Controle[2]~0_combout ),
	.datab(\ALU_0|Add1~16_combout ),
	.datac(gnd),
	.datad(\ALU_0|Add0~16_combout ),
	.cin(gnd),
	.combout(\ALU_0|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_0|Selector23~0 .lut_mask = 16'hDD88;
defparam \ALU_0|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N8
cycloneive_lcell_comb \mux_mem_dados|out[8]~8 (
// Equation(s):
// \mux_mem_dados|out[8]~8_combout  = (\control_unit|Decoder0~1_combout  & (\Mem_dados|ram_rtl_0|auto_generated|ram_block1a8 )) # (!\control_unit|Decoder0~1_combout  & ((\ALU_0|Selector23~0_combout )))

	.dataa(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a8 ),
	.datab(gnd),
	.datac(\control_unit|Decoder0~1_combout ),
	.datad(\ALU_0|Selector23~0_combout ),
	.cin(gnd),
	.combout(\mux_mem_dados|out[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mux_mem_dados|out[8]~8 .lut_mask = 16'hAFA0;
defparam \mux_mem_dados|out[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N22
cycloneive_lcell_comb \comb_7|out[8]~8 (
// Equation(s):
// \comb_7|out[8]~8_combout  = (\control_unit|Decoder0~2_combout  & (\entrada[8]~input_o )) # (!\control_unit|Decoder0~2_combout  & ((\mux_mem_dados|out[8]~8_combout )))

	.dataa(gnd),
	.datab(\entrada[8]~input_o ),
	.datac(\control_unit|Decoder0~2_combout ),
	.datad(\mux_mem_dados|out[8]~8_combout ),
	.cin(gnd),
	.combout(\comb_7|out[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \comb_7|out[8]~8 .lut_mask = 16'hCFC0;
defparam \comb_7|out[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N31
dffeas \banco_registers|registers_rtl_0_bypass[34] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_0_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N30
cycloneive_lcell_comb \banco_registers|Mux32~19 (
// Equation(s):
// \banco_registers|Mux32~19_combout  = (\banco_registers|Mux32~1_combout  & (\banco_registers|Mux32~2_combout  & (\banco_registers|registers_rtl_0_bypass [34] & \banco_registers|Mux32~0_combout )))

	.dataa(\banco_registers|Mux32~1_combout ),
	.datab(\banco_registers|Mux32~2_combout ),
	.datac(\banco_registers|registers_rtl_0_bypass [34]),
	.datad(\banco_registers|Mux32~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux32~19_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux32~19 .lut_mask = 16'h8000;
defparam \banco_registers|Mux32~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N22
cycloneive_lcell_comb \banco_registers|Mux32~39 (
// Equation(s):
// \banco_registers|Mux32~39_combout  = (\banco_registers|Mux32~19_combout ) # (\banco_registers|Mux32~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\banco_registers|Mux32~19_combout ),
	.datad(\banco_registers|Mux32~20_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux32~39_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux32~39 .lut_mask = 16'hFFF0;
defparam \banco_registers|Mux32~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N18
cycloneive_lcell_comb \mux_mem_dados|out[7]~7 (
// Equation(s):
// \mux_mem_dados|out[7]~7_combout  = (\control_unit|Decoder0~1_combout  & (\Mem_dados|ram_rtl_0|auto_generated|ram_block1a7 )) # (!\control_unit|Decoder0~1_combout  & ((\ALU_0|Selector24~0_combout )))

	.dataa(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a7 ),
	.datab(\ALU_0|Selector24~0_combout ),
	.datac(gnd),
	.datad(\control_unit|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\mux_mem_dados|out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mux_mem_dados|out[7]~7 .lut_mask = 16'hAACC;
defparam \mux_mem_dados|out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N22
cycloneive_io_ibuf \entrada[7]~input (
	.i(entrada[7]),
	.ibar(gnd),
	.o(\entrada[7]~input_o ));
// synopsys translate_off
defparam \entrada[7]~input .bus_hold = "false";
defparam \entrada[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N0
cycloneive_lcell_comb \comb_7|out[7]~7 (
// Equation(s):
// \comb_7|out[7]~7_combout  = (\control_unit|Decoder0~2_combout  & ((\entrada[7]~input_o ))) # (!\control_unit|Decoder0~2_combout  & (\mux_mem_dados|out[7]~7_combout ))

	.dataa(gnd),
	.datab(\mux_mem_dados|out[7]~7_combout ),
	.datac(\control_unit|Decoder0~2_combout ),
	.datad(\entrada[7]~input_o ),
	.cin(gnd),
	.combout(\comb_7|out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \comb_7|out[7]~7 .lut_mask = 16'hFC0C;
defparam \comb_7|out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N11
dffeas \banco_registers|registers_rtl_0_bypass[35] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_0_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N10
cycloneive_lcell_comb \banco_registers|Mux32~17 (
// Equation(s):
// \banco_registers|Mux32~17_combout  = (\banco_registers|Mux32~1_combout  & (\banco_registers|Mux32~2_combout  & (\banco_registers|registers_rtl_0_bypass [35] & \banco_registers|Mux32~0_combout )))

	.dataa(\banco_registers|Mux32~1_combout ),
	.datab(\banco_registers|Mux32~2_combout ),
	.datac(\banco_registers|registers_rtl_0_bypass [35]),
	.datad(\banco_registers|Mux32~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux32~17_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux32~17 .lut_mask = 16'h8000;
defparam \banco_registers|Mux32~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N20
cycloneive_lcell_comb \banco_registers|Mux32~38 (
// Equation(s):
// \banco_registers|Mux32~38_combout  = (\banco_registers|Mux32~18_combout ) # (\banco_registers|Mux32~17_combout )

	.dataa(gnd),
	.datab(\banco_registers|Mux32~18_combout ),
	.datac(gnd),
	.datad(\banco_registers|Mux32~17_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux32~38_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux32~38 .lut_mask = 16'hFFCC;
defparam \banco_registers|Mux32~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N25
dffeas \banco_registers|registers_rtl_1_bypass[22] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_1_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_1_bypass[22] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_1_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N24
cycloneive_lcell_comb \banco_registers|Mux0~24 (
// Equation(s):
// \banco_registers|Mux0~24_combout  = (\banco_registers|Mux0~3_combout  & (\banco_registers|registers_rtl_1_bypass [22])) # (!\banco_registers|Mux0~3_combout  & ((\banco_registers|registers_rtl_1|auto_generated|ram_block1a11 )))

	.dataa(gnd),
	.datab(\banco_registers|Mux0~3_combout ),
	.datac(\banco_registers|registers_rtl_1_bypass [22]),
	.datad(\banco_registers|registers_rtl_1|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\banco_registers|Mux0~24_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux0~24 .lut_mask = 16'hF3C0;
defparam \banco_registers|Mux0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N10
cycloneive_lcell_comb \mux_ULA|out[20]~20 (
// Equation(s):
// \mux_ULA|out[20]~20_combout  = (!\control_unit|WideOr1~0_combout  & ((\banco_registers|Mux32~25_combout  & ((\banco_registers|registers_rtl_0_bypass [22]))) # (!\banco_registers|Mux32~25_combout  & 
// (\banco_registers|registers_rtl_0|auto_generated|ram_block1a11 ))))

	.dataa(\banco_registers|registers_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\banco_registers|registers_rtl_0_bypass [22]),
	.datac(\control_unit|WideOr1~0_combout ),
	.datad(\banco_registers|Mux32~25_combout ),
	.cin(gnd),
	.combout(\mux_ULA|out[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|out[20]~20 .lut_mask = 16'h0C0A;
defparam \mux_ULA|out[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N8
cycloneive_lcell_comb \ALU_0|Add1~40 (
// Equation(s):
// \ALU_0|Add1~40_combout  = ((\banco_registers|Mux0~24_combout  $ (\mux_ULA|out[20]~20_combout  $ (\ALU_0|Add1~39 )))) # (GND)
// \ALU_0|Add1~41  = CARRY((\banco_registers|Mux0~24_combout  & ((!\ALU_0|Add1~39 ) # (!\mux_ULA|out[20]~20_combout ))) # (!\banco_registers|Mux0~24_combout  & (!\mux_ULA|out[20]~20_combout  & !\ALU_0|Add1~39 )))

	.dataa(\banco_registers|Mux0~24_combout ),
	.datab(\mux_ULA|out[20]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_0|Add1~39 ),
	.combout(\ALU_0|Add1~40_combout ),
	.cout(\ALU_0|Add1~41 ));
// synopsys translate_off
defparam \ALU_0|Add1~40 .lut_mask = 16'h962B;
defparam \ALU_0|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N8
cycloneive_lcell_comb \ALU_0|Add0~40 (
// Equation(s):
// \ALU_0|Add0~40_combout  = ((\mux_ULA|out[20]~20_combout  $ (\banco_registers|Mux0~24_combout  $ (!\ALU_0|Add0~39 )))) # (GND)
// \ALU_0|Add0~41  = CARRY((\mux_ULA|out[20]~20_combout  & ((\banco_registers|Mux0~24_combout ) # (!\ALU_0|Add0~39 ))) # (!\mux_ULA|out[20]~20_combout  & (\banco_registers|Mux0~24_combout  & !\ALU_0|Add0~39 )))

	.dataa(\mux_ULA|out[20]~20_combout ),
	.datab(\banco_registers|Mux0~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_0|Add0~39 ),
	.combout(\ALU_0|Add0~40_combout ),
	.cout(\ALU_0|Add0~41 ));
// synopsys translate_off
defparam \ALU_0|Add0~40 .lut_mask = 16'h698E;
defparam \ALU_0|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N22
cycloneive_lcell_comb \ALU_0|Selector11~0 (
// Equation(s):
// \ALU_0|Selector11~0_combout  = (\alu_controle|Controle[2]~0_combout  & (\ALU_0|Add1~40_combout )) # (!\alu_controle|Controle[2]~0_combout  & ((\ALU_0|Add0~40_combout )))

	.dataa(gnd),
	.datab(\alu_controle|Controle[2]~0_combout ),
	.datac(\ALU_0|Add1~40_combout ),
	.datad(\ALU_0|Add0~40_combout ),
	.cin(gnd),
	.combout(\ALU_0|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_0|Selector11~0 .lut_mask = 16'hF3C0;
defparam \ALU_0|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N30
cycloneive_lcell_comb \comb_7|out[20]~20 (
// Equation(s):
// \comb_7|out[20]~20_combout  = (!\control_unit|Decoder0~2_combout  & ((\control_unit|Decoder0~1_combout  & (\Mem_dados|ram_rtl_0|auto_generated|ram_block1a20 )) # (!\control_unit|Decoder0~1_combout  & ((\ALU_0|Selector11~0_combout )))))

	.dataa(\control_unit|Decoder0~2_combout ),
	.datab(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a20 ),
	.datac(\control_unit|Decoder0~1_combout ),
	.datad(\ALU_0|Selector11~0_combout ),
	.cin(gnd),
	.combout(\comb_7|out[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \comb_7|out[20]~20 .lut_mask = 16'h4540;
defparam \comb_7|out[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N12
cycloneive_lcell_comb \banco_registers|Mux0~25 (
// Equation(s):
// \banco_registers|Mux0~25_combout  = (\banco_registers|Mux0~3_combout  & (\banco_registers|registers_rtl_1_bypass [21])) # (!\banco_registers|Mux0~3_combout  & ((\banco_registers|registers_rtl_1|auto_generated|ram_block1a10 )))

	.dataa(\banco_registers|Mux0~3_combout ),
	.datab(gnd),
	.datac(\banco_registers|registers_rtl_1_bypass [21]),
	.datad(\banco_registers|registers_rtl_1|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\banco_registers|Mux0~25_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux0~25 .lut_mask = 16'hF5A0;
defparam \banco_registers|Mux0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N30
cycloneive_lcell_comb \mux_ULA|out[21]~21 (
// Equation(s):
// \mux_ULA|out[21]~21_combout  = (!\control_unit|WideOr1~0_combout  & ((\banco_registers|Mux32~25_combout  & ((\banco_registers|registers_rtl_0_bypass [21]))) # (!\banco_registers|Mux32~25_combout  & 
// (\banco_registers|registers_rtl_0|auto_generated|ram_block1a10 ))))

	.dataa(\banco_registers|Mux32~25_combout ),
	.datab(\banco_registers|registers_rtl_0|auto_generated|ram_block1a10 ),
	.datac(\control_unit|WideOr1~0_combout ),
	.datad(\banco_registers|registers_rtl_0_bypass [21]),
	.cin(gnd),
	.combout(\mux_ULA|out[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|out[21]~21 .lut_mask = 16'h0E04;
defparam \mux_ULA|out[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N10
cycloneive_lcell_comb \ALU_0|Add1~42 (
// Equation(s):
// \ALU_0|Add1~42_combout  = (\banco_registers|Mux0~25_combout  & ((\mux_ULA|out[21]~21_combout  & (!\ALU_0|Add1~41 )) # (!\mux_ULA|out[21]~21_combout  & (\ALU_0|Add1~41  & VCC)))) # (!\banco_registers|Mux0~25_combout  & ((\mux_ULA|out[21]~21_combout  & 
// ((\ALU_0|Add1~41 ) # (GND))) # (!\mux_ULA|out[21]~21_combout  & (!\ALU_0|Add1~41 ))))
// \ALU_0|Add1~43  = CARRY((\banco_registers|Mux0~25_combout  & (\mux_ULA|out[21]~21_combout  & !\ALU_0|Add1~41 )) # (!\banco_registers|Mux0~25_combout  & ((\mux_ULA|out[21]~21_combout ) # (!\ALU_0|Add1~41 ))))

	.dataa(\banco_registers|Mux0~25_combout ),
	.datab(\mux_ULA|out[21]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_0|Add1~41 ),
	.combout(\ALU_0|Add1~42_combout ),
	.cout(\ALU_0|Add1~43 ));
// synopsys translate_off
defparam \ALU_0|Add1~42 .lut_mask = 16'h694D;
defparam \ALU_0|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N10
cycloneive_lcell_comb \ALU_0|Add0~42 (
// Equation(s):
// \ALU_0|Add0~42_combout  = (\banco_registers|Mux0~25_combout  & ((\mux_ULA|out[21]~21_combout  & (\ALU_0|Add0~41  & VCC)) # (!\mux_ULA|out[21]~21_combout  & (!\ALU_0|Add0~41 )))) # (!\banco_registers|Mux0~25_combout  & ((\mux_ULA|out[21]~21_combout  & 
// (!\ALU_0|Add0~41 )) # (!\mux_ULA|out[21]~21_combout  & ((\ALU_0|Add0~41 ) # (GND)))))
// \ALU_0|Add0~43  = CARRY((\banco_registers|Mux0~25_combout  & (!\mux_ULA|out[21]~21_combout  & !\ALU_0|Add0~41 )) # (!\banco_registers|Mux0~25_combout  & ((!\ALU_0|Add0~41 ) # (!\mux_ULA|out[21]~21_combout ))))

	.dataa(\banco_registers|Mux0~25_combout ),
	.datab(\mux_ULA|out[21]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_0|Add0~41 ),
	.combout(\ALU_0|Add0~42_combout ),
	.cout(\ALU_0|Add0~43 ));
// synopsys translate_off
defparam \ALU_0|Add0~42 .lut_mask = 16'h9617;
defparam \ALU_0|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N16
cycloneive_lcell_comb \ALU_0|Selector10~0 (
// Equation(s):
// \ALU_0|Selector10~0_combout  = (\alu_controle|Controle[2]~0_combout  & (\ALU_0|Add1~42_combout )) # (!\alu_controle|Controle[2]~0_combout  & ((\ALU_0|Add0~42_combout )))

	.dataa(gnd),
	.datab(\alu_controle|Controle[2]~0_combout ),
	.datac(\ALU_0|Add1~42_combout ),
	.datad(\ALU_0|Add0~42_combout ),
	.cin(gnd),
	.combout(\ALU_0|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_0|Selector10~0 .lut_mask = 16'hF3C0;
defparam \ALU_0|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N8
cycloneive_lcell_comb \comb_7|out[21]~21 (
// Equation(s):
// \comb_7|out[21]~21_combout  = (!\control_unit|Decoder0~2_combout  & ((\control_unit|Decoder0~1_combout  & ((\Mem_dados|ram_rtl_0|auto_generated|ram_block1a21 ))) # (!\control_unit|Decoder0~1_combout  & (\ALU_0|Selector10~0_combout ))))

	.dataa(\control_unit|Decoder0~2_combout ),
	.datab(\ALU_0|Selector10~0_combout ),
	.datac(\control_unit|Decoder0~1_combout ),
	.datad(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\comb_7|out[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \comb_7|out[21]~21 .lut_mask = 16'h5404;
defparam \comb_7|out[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N10
cycloneive_lcell_comb \banco_registers|Mux32~16 (
// Equation(s):
// \banco_registers|Mux32~16_combout  = (\banco_registers|registers_rtl_0|auto_generated|ram_block1a25  & (((!\banco_registers|Mux32~0_combout ) # (!\banco_registers|Mux32~2_combout )) # (!\banco_registers|Mux32~1_combout )))

	.dataa(\banco_registers|Mux32~1_combout ),
	.datab(\banco_registers|Mux32~2_combout ),
	.datac(\banco_registers|registers_rtl_0|auto_generated|ram_block1a25 ),
	.datad(\banco_registers|Mux32~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux32~16_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux32~16 .lut_mask = 16'h70F0;
defparam \banco_registers|Mux32~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N14
cycloneive_lcell_comb \banco_registers|Mux32~37 (
// Equation(s):
// \banco_registers|Mux32~37_combout  = (\banco_registers|Mux32~15_combout ) # (\banco_registers|Mux32~16_combout )

	.dataa(\banco_registers|Mux32~15_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\banco_registers|Mux32~16_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux32~37_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux32~37 .lut_mask = 16'hFFAA;
defparam \banco_registers|Mux32~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N30
cycloneive_lcell_comb \mux_mem_dados|out[5]~5 (
// Equation(s):
// \mux_mem_dados|out[5]~5_combout  = (\control_unit|Decoder0~1_combout  & (\Mem_dados|ram_rtl_0|auto_generated|ram_block1a5 )) # (!\control_unit|Decoder0~1_combout  & ((\ALU_0|Selector26~0_combout )))

	.dataa(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a5 ),
	.datab(\ALU_0|Selector26~0_combout ),
	.datac(gnd),
	.datad(\control_unit|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\mux_mem_dados|out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mux_mem_dados|out[5]~5 .lut_mask = 16'hAACC;
defparam \mux_mem_dados|out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y52_N8
cycloneive_io_ibuf \entrada[5]~input (
	.i(entrada[5]),
	.ibar(gnd),
	.o(\entrada[5]~input_o ));
// synopsys translate_off
defparam \entrada[5]~input .bus_hold = "false";
defparam \entrada[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N28
cycloneive_lcell_comb \comb_7|out[5]~5 (
// Equation(s):
// \comb_7|out[5]~5_combout  = (\control_unit|Decoder0~2_combout  & ((\entrada[5]~input_o ))) # (!\control_unit|Decoder0~2_combout  & (\mux_mem_dados|out[5]~5_combout ))

	.dataa(\mux_mem_dados|out[5]~5_combout ),
	.datab(gnd),
	.datac(\control_unit|Decoder0~2_combout ),
	.datad(\entrada[5]~input_o ),
	.cin(gnd),
	.combout(\comb_7|out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \comb_7|out[5]~5 .lut_mask = 16'hFA0A;
defparam \comb_7|out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N13
dffeas \banco_registers|registers_rtl_0_bypass[37] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_0_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N12
cycloneive_lcell_comb \banco_registers|Mux32~13 (
// Equation(s):
// \banco_registers|Mux32~13_combout  = (\banco_registers|Mux32~1_combout  & (\banco_registers|Mux32~2_combout  & (\banco_registers|registers_rtl_0_bypass [37] & \banco_registers|Mux32~0_combout )))

	.dataa(\banco_registers|Mux32~1_combout ),
	.datab(\banco_registers|Mux32~2_combout ),
	.datac(\banco_registers|registers_rtl_0_bypass [37]),
	.datad(\banco_registers|Mux32~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux32~13_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux32~13 .lut_mask = 16'h8000;
defparam \banco_registers|Mux32~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N4
cycloneive_lcell_comb \banco_registers|Mux32~36 (
// Equation(s):
// \banco_registers|Mux32~36_combout  = (\banco_registers|Mux32~13_combout ) # (\banco_registers|Mux32~14_combout )

	.dataa(\banco_registers|Mux32~13_combout ),
	.datab(gnd),
	.datac(\banco_registers|Mux32~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco_registers|Mux32~36_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux32~36 .lut_mask = 16'hFAFA;
defparam \banco_registers|Mux32~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y40_N9
dffeas \banco_registers|registers_rtl_1_bypass[20] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_1_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_1_bypass[20] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_1_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N8
cycloneive_lcell_comb \banco_registers|Mux0~26 (
// Equation(s):
// \banco_registers|Mux0~26_combout  = (\banco_registers|Mux0~3_combout  & ((\banco_registers|registers_rtl_1_bypass [20]))) # (!\banco_registers|Mux0~3_combout  & (\banco_registers|registers_rtl_1|auto_generated|ram_block1a9 ))

	.dataa(\banco_registers|Mux0~3_combout ),
	.datab(\banco_registers|registers_rtl_1|auto_generated|ram_block1a9 ),
	.datac(\banco_registers|registers_rtl_1_bypass [20]),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco_registers|Mux0~26_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux0~26 .lut_mask = 16'hE4E4;
defparam \banco_registers|Mux0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N2
cycloneive_lcell_comb \mux_ULA|out[22]~22 (
// Equation(s):
// \mux_ULA|out[22]~22_combout  = (!\control_unit|WideOr1~0_combout  & ((\banco_registers|Mux32~25_combout  & ((\banco_registers|registers_rtl_0_bypass [20]))) # (!\banco_registers|Mux32~25_combout  & 
// (\banco_registers|registers_rtl_0|auto_generated|ram_block1a9 ))))

	.dataa(\banco_registers|registers_rtl_0|auto_generated|ram_block1a9 ),
	.datab(\banco_registers|registers_rtl_0_bypass [20]),
	.datac(\control_unit|WideOr1~0_combout ),
	.datad(\banco_registers|Mux32~25_combout ),
	.cin(gnd),
	.combout(\mux_ULA|out[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|out[22]~22 .lut_mask = 16'h0C0A;
defparam \mux_ULA|out[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N12
cycloneive_lcell_comb \ALU_0|Add0~44 (
// Equation(s):
// \ALU_0|Add0~44_combout  = ((\banco_registers|Mux0~26_combout  $ (\mux_ULA|out[22]~22_combout  $ (!\ALU_0|Add0~43 )))) # (GND)
// \ALU_0|Add0~45  = CARRY((\banco_registers|Mux0~26_combout  & ((\mux_ULA|out[22]~22_combout ) # (!\ALU_0|Add0~43 ))) # (!\banco_registers|Mux0~26_combout  & (\mux_ULA|out[22]~22_combout  & !\ALU_0|Add0~43 )))

	.dataa(\banco_registers|Mux0~26_combout ),
	.datab(\mux_ULA|out[22]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_0|Add0~43 ),
	.combout(\ALU_0|Add0~44_combout ),
	.cout(\ALU_0|Add0~45 ));
// synopsys translate_off
defparam \ALU_0|Add0~44 .lut_mask = 16'h698E;
defparam \ALU_0|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N12
cycloneive_lcell_comb \ALU_0|Add1~44 (
// Equation(s):
// \ALU_0|Add1~44_combout  = ((\banco_registers|Mux0~26_combout  $ (\mux_ULA|out[22]~22_combout  $ (\ALU_0|Add1~43 )))) # (GND)
// \ALU_0|Add1~45  = CARRY((\banco_registers|Mux0~26_combout  & ((!\ALU_0|Add1~43 ) # (!\mux_ULA|out[22]~22_combout ))) # (!\banco_registers|Mux0~26_combout  & (!\mux_ULA|out[22]~22_combout  & !\ALU_0|Add1~43 )))

	.dataa(\banco_registers|Mux0~26_combout ),
	.datab(\mux_ULA|out[22]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_0|Add1~43 ),
	.combout(\ALU_0|Add1~44_combout ),
	.cout(\ALU_0|Add1~45 ));
// synopsys translate_off
defparam \ALU_0|Add1~44 .lut_mask = 16'h962B;
defparam \ALU_0|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N0
cycloneive_lcell_comb \ALU_0|Selector9~0 (
// Equation(s):
// \ALU_0|Selector9~0_combout  = (\alu_controle|Controle[2]~0_combout  & ((\ALU_0|Add1~44_combout ))) # (!\alu_controle|Controle[2]~0_combout  & (\ALU_0|Add0~44_combout ))

	.dataa(\alu_controle|Controle[2]~0_combout ),
	.datab(gnd),
	.datac(\ALU_0|Add0~44_combout ),
	.datad(\ALU_0|Add1~44_combout ),
	.cin(gnd),
	.combout(\ALU_0|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_0|Selector9~0 .lut_mask = 16'hFA50;
defparam \ALU_0|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N10
cycloneive_lcell_comb \comb_7|out[22]~22 (
// Equation(s):
// \comb_7|out[22]~22_combout  = (!\control_unit|Decoder0~2_combout  & ((\control_unit|Decoder0~1_combout  & (\Mem_dados|ram_rtl_0|auto_generated|ram_block1a22 )) # (!\control_unit|Decoder0~1_combout  & ((\ALU_0|Selector9~0_combout )))))

	.dataa(\control_unit|Decoder0~1_combout ),
	.datab(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\control_unit|Decoder0~2_combout ),
	.datad(\ALU_0|Selector9~0_combout ),
	.cin(gnd),
	.combout(\comb_7|out[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \comb_7|out[22]~22 .lut_mask = 16'h0D08;
defparam \comb_7|out[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N16
cycloneive_lcell_comb \banco_registers|Mux32~12 (
// Equation(s):
// \banco_registers|Mux32~12_combout  = (\banco_registers|registers_rtl_0|auto_generated|ram_block1a27  & (((!\banco_registers|Mux32~2_combout ) # (!\banco_registers|Mux32~1_combout )) # (!\banco_registers|Mux32~0_combout )))

	.dataa(\banco_registers|Mux32~0_combout ),
	.datab(\banco_registers|Mux32~1_combout ),
	.datac(\banco_registers|Mux32~2_combout ),
	.datad(\banco_registers|registers_rtl_0|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\banco_registers|Mux32~12_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux32~12 .lut_mask = 16'h7F00;
defparam \banco_registers|Mux32~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N22
cycloneive_lcell_comb \banco_registers|Mux32~35 (
// Equation(s):
// \banco_registers|Mux32~35_combout  = (\banco_registers|Mux32~12_combout ) # (\banco_registers|Mux32~11_combout )

	.dataa(gnd),
	.datab(\banco_registers|Mux32~12_combout ),
	.datac(gnd),
	.datad(\banco_registers|Mux32~11_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux32~35_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux32~35 .lut_mask = 16'hFFCC;
defparam \banco_registers|Mux32~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N9
dffeas \banco_registers|registers_rtl_1_bypass[19] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_1_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_1_bypass[19] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_1_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N8
cycloneive_lcell_comb \banco_registers|Mux0~27 (
// Equation(s):
// \banco_registers|Mux0~27_combout  = (\banco_registers|Mux0~3_combout  & (\banco_registers|registers_rtl_1_bypass [19])) # (!\banco_registers|Mux0~3_combout  & ((\banco_registers|registers_rtl_1|auto_generated|ram_block1a8 )))

	.dataa(gnd),
	.datab(\banco_registers|Mux0~3_combout ),
	.datac(\banco_registers|registers_rtl_1_bypass [19]),
	.datad(\banco_registers|registers_rtl_1|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\banco_registers|Mux0~27_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux0~27 .lut_mask = 16'hF3C0;
defparam \banco_registers|Mux0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N2
cycloneive_lcell_comb \mux_ULA|out[23]~23 (
// Equation(s):
// \mux_ULA|out[23]~23_combout  = (!\control_unit|WideOr1~0_combout  & ((\banco_registers|Mux32~25_combout  & ((\banco_registers|registers_rtl_0_bypass [19]))) # (!\banco_registers|Mux32~25_combout  & 
// (\banco_registers|registers_rtl_0|auto_generated|ram_block1a8 ))))

	.dataa(\banco_registers|Mux32~25_combout ),
	.datab(\banco_registers|registers_rtl_0|auto_generated|ram_block1a8 ),
	.datac(\banco_registers|registers_rtl_0_bypass [19]),
	.datad(\control_unit|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\mux_ULA|out[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|out[23]~23 .lut_mask = 16'h00E4;
defparam \mux_ULA|out[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N14
cycloneive_lcell_comb \ALU_0|Add0~46 (
// Equation(s):
// \ALU_0|Add0~46_combout  = (\banco_registers|Mux0~27_combout  & ((\mux_ULA|out[23]~23_combout  & (\ALU_0|Add0~45  & VCC)) # (!\mux_ULA|out[23]~23_combout  & (!\ALU_0|Add0~45 )))) # (!\banco_registers|Mux0~27_combout  & ((\mux_ULA|out[23]~23_combout  & 
// (!\ALU_0|Add0~45 )) # (!\mux_ULA|out[23]~23_combout  & ((\ALU_0|Add0~45 ) # (GND)))))
// \ALU_0|Add0~47  = CARRY((\banco_registers|Mux0~27_combout  & (!\mux_ULA|out[23]~23_combout  & !\ALU_0|Add0~45 )) # (!\banco_registers|Mux0~27_combout  & ((!\ALU_0|Add0~45 ) # (!\mux_ULA|out[23]~23_combout ))))

	.dataa(\banco_registers|Mux0~27_combout ),
	.datab(\mux_ULA|out[23]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_0|Add0~45 ),
	.combout(\ALU_0|Add0~46_combout ),
	.cout(\ALU_0|Add0~47 ));
// synopsys translate_off
defparam \ALU_0|Add0~46 .lut_mask = 16'h9617;
defparam \ALU_0|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N14
cycloneive_lcell_comb \ALU_0|Add1~46 (
// Equation(s):
// \ALU_0|Add1~46_combout  = (\banco_registers|Mux0~27_combout  & ((\mux_ULA|out[23]~23_combout  & (!\ALU_0|Add1~45 )) # (!\mux_ULA|out[23]~23_combout  & (\ALU_0|Add1~45  & VCC)))) # (!\banco_registers|Mux0~27_combout  & ((\mux_ULA|out[23]~23_combout  & 
// ((\ALU_0|Add1~45 ) # (GND))) # (!\mux_ULA|out[23]~23_combout  & (!\ALU_0|Add1~45 ))))
// \ALU_0|Add1~47  = CARRY((\banco_registers|Mux0~27_combout  & (\mux_ULA|out[23]~23_combout  & !\ALU_0|Add1~45 )) # (!\banco_registers|Mux0~27_combout  & ((\mux_ULA|out[23]~23_combout ) # (!\ALU_0|Add1~45 ))))

	.dataa(\banco_registers|Mux0~27_combout ),
	.datab(\mux_ULA|out[23]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_0|Add1~45 ),
	.combout(\ALU_0|Add1~46_combout ),
	.cout(\ALU_0|Add1~47 ));
// synopsys translate_off
defparam \ALU_0|Add1~46 .lut_mask = 16'h694D;
defparam \ALU_0|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N24
cycloneive_lcell_comb \ALU_0|Selector8~0 (
// Equation(s):
// \ALU_0|Selector8~0_combout  = (\alu_controle|Controle[2]~0_combout  & ((\ALU_0|Add1~46_combout ))) # (!\alu_controle|Controle[2]~0_combout  & (\ALU_0|Add0~46_combout ))

	.dataa(gnd),
	.datab(\alu_controle|Controle[2]~0_combout ),
	.datac(\ALU_0|Add0~46_combout ),
	.datad(\ALU_0|Add1~46_combout ),
	.cin(gnd),
	.combout(\ALU_0|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_0|Selector8~0 .lut_mask = 16'hFC30;
defparam \ALU_0|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N8
cycloneive_lcell_comb \comb_7|out[23]~23 (
// Equation(s):
// \comb_7|out[23]~23_combout  = (!\control_unit|Decoder0~2_combout  & ((\control_unit|Decoder0~1_combout  & (\Mem_dados|ram_rtl_0|auto_generated|ram_block1a23 )) # (!\control_unit|Decoder0~1_combout  & ((\ALU_0|Selector8~0_combout )))))

	.dataa(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\control_unit|Decoder0~2_combout ),
	.datac(\control_unit|Decoder0~1_combout ),
	.datad(\ALU_0|Selector8~0_combout ),
	.cin(gnd),
	.combout(\comb_7|out[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \comb_7|out[23]~23 .lut_mask = 16'h2320;
defparam \comb_7|out[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N14
cycloneive_lcell_comb \mux_ULA|out[24]~24 (
// Equation(s):
// \mux_ULA|out[24]~24_combout  = (!\control_unit|WideOr1~0_combout  & ((\banco_registers|Mux32~25_combout  & (\banco_registers|registers_rtl_0_bypass [18])) # (!\banco_registers|Mux32~25_combout  & 
// ((\banco_registers|registers_rtl_0|auto_generated|ram_block1a7 )))))

	.dataa(\banco_registers|Mux32~25_combout ),
	.datab(\control_unit|WideOr1~0_combout ),
	.datac(\banco_registers|registers_rtl_0_bypass [18]),
	.datad(\banco_registers|registers_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\mux_ULA|out[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|out[24]~24 .lut_mask = 16'h3120;
defparam \mux_ULA|out[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y40_N3
dffeas \banco_registers|registers_rtl_1_bypass[18] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[24]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_1_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_1_bypass[18] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_1_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N2
cycloneive_lcell_comb \banco_registers|Mux0~28 (
// Equation(s):
// \banco_registers|Mux0~28_combout  = (\banco_registers|Mux0~3_combout  & (\banco_registers|registers_rtl_1_bypass [18])) # (!\banco_registers|Mux0~3_combout  & ((\banco_registers|registers_rtl_1|auto_generated|ram_block1a7 )))

	.dataa(gnd),
	.datab(\banco_registers|Mux0~3_combout ),
	.datac(\banco_registers|registers_rtl_1_bypass [18]),
	.datad(\banco_registers|registers_rtl_1|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\banco_registers|Mux0~28_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux0~28 .lut_mask = 16'hF3C0;
defparam \banco_registers|Mux0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N16
cycloneive_lcell_comb \ALU_0|Add1~48 (
// Equation(s):
// \ALU_0|Add1~48_combout  = ((\mux_ULA|out[24]~24_combout  $ (\banco_registers|Mux0~28_combout  $ (\ALU_0|Add1~47 )))) # (GND)
// \ALU_0|Add1~49  = CARRY((\mux_ULA|out[24]~24_combout  & (\banco_registers|Mux0~28_combout  & !\ALU_0|Add1~47 )) # (!\mux_ULA|out[24]~24_combout  & ((\banco_registers|Mux0~28_combout ) # (!\ALU_0|Add1~47 ))))

	.dataa(\mux_ULA|out[24]~24_combout ),
	.datab(\banco_registers|Mux0~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_0|Add1~47 ),
	.combout(\ALU_0|Add1~48_combout ),
	.cout(\ALU_0|Add1~49 ));
// synopsys translate_off
defparam \ALU_0|Add1~48 .lut_mask = 16'h964D;
defparam \ALU_0|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N16
cycloneive_lcell_comb \ALU_0|Add0~48 (
// Equation(s):
// \ALU_0|Add0~48_combout  = ((\mux_ULA|out[24]~24_combout  $ (\banco_registers|Mux0~28_combout  $ (!\ALU_0|Add0~47 )))) # (GND)
// \ALU_0|Add0~49  = CARRY((\mux_ULA|out[24]~24_combout  & ((\banco_registers|Mux0~28_combout ) # (!\ALU_0|Add0~47 ))) # (!\mux_ULA|out[24]~24_combout  & (\banco_registers|Mux0~28_combout  & !\ALU_0|Add0~47 )))

	.dataa(\mux_ULA|out[24]~24_combout ),
	.datab(\banco_registers|Mux0~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_0|Add0~47 ),
	.combout(\ALU_0|Add0~48_combout ),
	.cout(\ALU_0|Add0~49 ));
// synopsys translate_off
defparam \ALU_0|Add0~48 .lut_mask = 16'h698E;
defparam \ALU_0|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N18
cycloneive_lcell_comb \ALU_0|Selector7~0 (
// Equation(s):
// \ALU_0|Selector7~0_combout  = (\alu_controle|Controle[2]~0_combout  & (\ALU_0|Add1~48_combout )) # (!\alu_controle|Controle[2]~0_combout  & ((\ALU_0|Add0~48_combout )))

	.dataa(gnd),
	.datab(\ALU_0|Add1~48_combout ),
	.datac(\alu_controle|Controle[2]~0_combout ),
	.datad(\ALU_0|Add0~48_combout ),
	.cin(gnd),
	.combout(\ALU_0|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_0|Selector7~0 .lut_mask = 16'hCFC0;
defparam \ALU_0|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N10
cycloneive_lcell_comb \comb_7|out[24]~24 (
// Equation(s):
// \comb_7|out[24]~24_combout  = (!\control_unit|Decoder0~2_combout  & ((\control_unit|Decoder0~1_combout  & ((\Mem_dados|ram_rtl_0|auto_generated|ram_block1a24 ))) # (!\control_unit|Decoder0~1_combout  & (\ALU_0|Selector7~0_combout ))))

	.dataa(\ALU_0|Selector7~0_combout ),
	.datab(\control_unit|Decoder0~2_combout ),
	.datac(\control_unit|Decoder0~1_combout ),
	.datad(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\comb_7|out[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \comb_7|out[24]~24 .lut_mask = 16'h3202;
defparam \comb_7|out[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N10
cycloneive_lcell_comb \banco_registers|Mux32~10 (
// Equation(s):
// \banco_registers|Mux32~10_combout  = (\banco_registers|registers_rtl_0|auto_generated|ram_block1a28  & (((!\banco_registers|Mux32~2_combout ) # (!\banco_registers|Mux32~1_combout )) # (!\banco_registers|Mux32~0_combout )))

	.dataa(\banco_registers|Mux32~0_combout ),
	.datab(\banco_registers|Mux32~1_combout ),
	.datac(\banco_registers|Mux32~2_combout ),
	.datad(\banco_registers|registers_rtl_0|auto_generated|ram_block1a28 ),
	.cin(gnd),
	.combout(\banco_registers|Mux32~10_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux32~10 .lut_mask = 16'h7F00;
defparam \banco_registers|Mux32~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N4
cycloneive_lcell_comb \banco_registers|Mux32~34 (
// Equation(s):
// \banco_registers|Mux32~34_combout  = (\banco_registers|Mux32~10_combout ) # (\banco_registers|Mux32~9_combout )

	.dataa(\banco_registers|Mux32~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\banco_registers|Mux32~9_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux32~34_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux32~34 .lut_mask = 16'hFFAA;
defparam \banco_registers|Mux32~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N6
cycloneive_lcell_comb \mux_ULA|out[25]~25 (
// Equation(s):
// \mux_ULA|out[25]~25_combout  = (!\control_unit|WideOr1~0_combout  & ((\banco_registers|Mux32~25_combout  & (\banco_registers|registers_rtl_0_bypass [17])) # (!\banco_registers|Mux32~25_combout  & 
// ((\banco_registers|registers_rtl_0|auto_generated|ram_block1a6 )))))

	.dataa(\banco_registers|Mux32~25_combout ),
	.datab(\control_unit|WideOr1~0_combout ),
	.datac(\banco_registers|registers_rtl_0_bypass [17]),
	.datad(\banco_registers|registers_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\mux_ULA|out[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|out[25]~25 .lut_mask = 16'h3120;
defparam \mux_ULA|out[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y40_N3
dffeas \banco_registers|registers_rtl_1_bypass[17] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[25]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_1_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_1_bypass[17] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_1_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N2
cycloneive_lcell_comb \banco_registers|Mux0~29 (
// Equation(s):
// \banco_registers|Mux0~29_combout  = (\banco_registers|Mux0~3_combout  & (\banco_registers|registers_rtl_1_bypass [17])) # (!\banco_registers|Mux0~3_combout  & ((\banco_registers|registers_rtl_1|auto_generated|ram_block1a6 )))

	.dataa(gnd),
	.datab(\banco_registers|Mux0~3_combout ),
	.datac(\banco_registers|registers_rtl_1_bypass [17]),
	.datad(\banco_registers|registers_rtl_1|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\banco_registers|Mux0~29_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux0~29 .lut_mask = 16'hF3C0;
defparam \banco_registers|Mux0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N18
cycloneive_lcell_comb \ALU_0|Add1~50 (
// Equation(s):
// \ALU_0|Add1~50_combout  = (\mux_ULA|out[25]~25_combout  & ((\banco_registers|Mux0~29_combout  & (!\ALU_0|Add1~49 )) # (!\banco_registers|Mux0~29_combout  & ((\ALU_0|Add1~49 ) # (GND))))) # (!\mux_ULA|out[25]~25_combout  & 
// ((\banco_registers|Mux0~29_combout  & (\ALU_0|Add1~49  & VCC)) # (!\banco_registers|Mux0~29_combout  & (!\ALU_0|Add1~49 ))))
// \ALU_0|Add1~51  = CARRY((\mux_ULA|out[25]~25_combout  & ((!\ALU_0|Add1~49 ) # (!\banco_registers|Mux0~29_combout ))) # (!\mux_ULA|out[25]~25_combout  & (!\banco_registers|Mux0~29_combout  & !\ALU_0|Add1~49 )))

	.dataa(\mux_ULA|out[25]~25_combout ),
	.datab(\banco_registers|Mux0~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_0|Add1~49 ),
	.combout(\ALU_0|Add1~50_combout ),
	.cout(\ALU_0|Add1~51 ));
// synopsys translate_off
defparam \ALU_0|Add1~50 .lut_mask = 16'h692B;
defparam \ALU_0|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N18
cycloneive_lcell_comb \ALU_0|Add0~50 (
// Equation(s):
// \ALU_0|Add0~50_combout  = (\banco_registers|Mux0~29_combout  & ((\mux_ULA|out[25]~25_combout  & (\ALU_0|Add0~49  & VCC)) # (!\mux_ULA|out[25]~25_combout  & (!\ALU_0|Add0~49 )))) # (!\banco_registers|Mux0~29_combout  & ((\mux_ULA|out[25]~25_combout  & 
// (!\ALU_0|Add0~49 )) # (!\mux_ULA|out[25]~25_combout  & ((\ALU_0|Add0~49 ) # (GND)))))
// \ALU_0|Add0~51  = CARRY((\banco_registers|Mux0~29_combout  & (!\mux_ULA|out[25]~25_combout  & !\ALU_0|Add0~49 )) # (!\banco_registers|Mux0~29_combout  & ((!\ALU_0|Add0~49 ) # (!\mux_ULA|out[25]~25_combout ))))

	.dataa(\banco_registers|Mux0~29_combout ),
	.datab(\mux_ULA|out[25]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_0|Add0~49 ),
	.combout(\ALU_0|Add0~50_combout ),
	.cout(\ALU_0|Add0~51 ));
// synopsys translate_off
defparam \ALU_0|Add0~50 .lut_mask = 16'h9617;
defparam \ALU_0|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N20
cycloneive_lcell_comb \ALU_0|Selector6~0 (
// Equation(s):
// \ALU_0|Selector6~0_combout  = (\alu_controle|Controle[2]~0_combout  & (\ALU_0|Add1~50_combout )) # (!\alu_controle|Controle[2]~0_combout  & ((\ALU_0|Add0~50_combout )))

	.dataa(\ALU_0|Add1~50_combout ),
	.datab(\alu_controle|Controle[2]~0_combout ),
	.datac(gnd),
	.datad(\ALU_0|Add0~50_combout ),
	.cin(gnd),
	.combout(\ALU_0|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_0|Selector6~0 .lut_mask = 16'hBB88;
defparam \ALU_0|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N28
cycloneive_lcell_comb \comb_7|out[25]~25 (
// Equation(s):
// \comb_7|out[25]~25_combout  = (!\control_unit|Decoder0~2_combout  & ((\control_unit|Decoder0~1_combout  & (\Mem_dados|ram_rtl_0|auto_generated|ram_block1a25 )) # (!\control_unit|Decoder0~1_combout  & ((\ALU_0|Selector6~0_combout )))))

	.dataa(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a25 ),
	.datab(\control_unit|Decoder0~2_combout ),
	.datac(\control_unit|Decoder0~1_combout ),
	.datad(\ALU_0|Selector6~0_combout ),
	.cin(gnd),
	.combout(\comb_7|out[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \comb_7|out[25]~25 .lut_mask = 16'h2320;
defparam \comb_7|out[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N24
cycloneive_lcell_comb \banco_registers|Mux32~8 (
// Equation(s):
// \banco_registers|Mux32~8_combout  = (\banco_registers|registers_rtl_0|auto_generated|ram_block1a29  & (((!\banco_registers|Mux32~0_combout ) # (!\banco_registers|Mux32~2_combout )) # (!\banco_registers|Mux32~1_combout )))

	.dataa(\banco_registers|registers_rtl_0|auto_generated|ram_block1a29 ),
	.datab(\banco_registers|Mux32~1_combout ),
	.datac(\banco_registers|Mux32~2_combout ),
	.datad(\banco_registers|Mux32~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux32~8_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux32~8 .lut_mask = 16'h2AAA;
defparam \banco_registers|Mux32~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N2
cycloneive_lcell_comb \banco_registers|Mux32~33 (
// Equation(s):
// \banco_registers|Mux32~33_combout  = (\banco_registers|Mux32~8_combout ) # (\banco_registers|Mux32~7_combout )

	.dataa(gnd),
	.datab(\banco_registers|Mux32~8_combout ),
	.datac(gnd),
	.datad(\banco_registers|Mux32~7_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux32~33_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux32~33 .lut_mask = 16'hFFCC;
defparam \banco_registers|Mux32~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y42_N13
dffeas \banco_registers|registers_rtl_1_bypass[16] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_1_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_1_bypass[16] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_1_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N12
cycloneive_lcell_comb \banco_registers|Mux0~30 (
// Equation(s):
// \banco_registers|Mux0~30_combout  = (\banco_registers|Mux0~3_combout  & ((\banco_registers|registers_rtl_1_bypass [16]))) # (!\banco_registers|Mux0~3_combout  & (\banco_registers|registers_rtl_1|auto_generated|ram_block1a5 ))

	.dataa(gnd),
	.datab(\banco_registers|registers_rtl_1|auto_generated|ram_block1a5 ),
	.datac(\banco_registers|registers_rtl_1_bypass [16]),
	.datad(\banco_registers|Mux0~3_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux0~30_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux0~30 .lut_mask = 16'hF0CC;
defparam \banco_registers|Mux0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N26
cycloneive_lcell_comb \mux_ULA|out[26]~26 (
// Equation(s):
// \mux_ULA|out[26]~26_combout  = (!\control_unit|WideOr1~0_combout  & ((\banco_registers|Mux32~25_combout  & ((\banco_registers|registers_rtl_0_bypass [16]))) # (!\banco_registers|Mux32~25_combout  & 
// (\banco_registers|registers_rtl_0|auto_generated|ram_block1a5 ))))

	.dataa(\banco_registers|Mux32~25_combout ),
	.datab(\control_unit|WideOr1~0_combout ),
	.datac(\banco_registers|registers_rtl_0|auto_generated|ram_block1a5 ),
	.datad(\banco_registers|registers_rtl_0_bypass [16]),
	.cin(gnd),
	.combout(\mux_ULA|out[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|out[26]~26 .lut_mask = 16'h3210;
defparam \mux_ULA|out[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N20
cycloneive_lcell_comb \ALU_0|Add1~52 (
// Equation(s):
// \ALU_0|Add1~52_combout  = ((\banco_registers|Mux0~30_combout  $ (\mux_ULA|out[26]~26_combout  $ (\ALU_0|Add1~51 )))) # (GND)
// \ALU_0|Add1~53  = CARRY((\banco_registers|Mux0~30_combout  & ((!\ALU_0|Add1~51 ) # (!\mux_ULA|out[26]~26_combout ))) # (!\banco_registers|Mux0~30_combout  & (!\mux_ULA|out[26]~26_combout  & !\ALU_0|Add1~51 )))

	.dataa(\banco_registers|Mux0~30_combout ),
	.datab(\mux_ULA|out[26]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_0|Add1~51 ),
	.combout(\ALU_0|Add1~52_combout ),
	.cout(\ALU_0|Add1~53 ));
// synopsys translate_off
defparam \ALU_0|Add1~52 .lut_mask = 16'h962B;
defparam \ALU_0|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N20
cycloneive_lcell_comb \ALU_0|Add0~52 (
// Equation(s):
// \ALU_0|Add0~52_combout  = ((\mux_ULA|out[26]~26_combout  $ (\banco_registers|Mux0~30_combout  $ (!\ALU_0|Add0~51 )))) # (GND)
// \ALU_0|Add0~53  = CARRY((\mux_ULA|out[26]~26_combout  & ((\banco_registers|Mux0~30_combout ) # (!\ALU_0|Add0~51 ))) # (!\mux_ULA|out[26]~26_combout  & (\banco_registers|Mux0~30_combout  & !\ALU_0|Add0~51 )))

	.dataa(\mux_ULA|out[26]~26_combout ),
	.datab(\banco_registers|Mux0~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_0|Add0~51 ),
	.combout(\ALU_0|Add0~52_combout ),
	.cout(\ALU_0|Add0~53 ));
// synopsys translate_off
defparam \ALU_0|Add0~52 .lut_mask = 16'h698E;
defparam \ALU_0|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N16
cycloneive_lcell_comb \ALU_0|Selector5~0 (
// Equation(s):
// \ALU_0|Selector5~0_combout  = (\alu_controle|Controle[2]~0_combout  & (\ALU_0|Add1~52_combout )) # (!\alu_controle|Controle[2]~0_combout  & ((\ALU_0|Add0~52_combout )))

	.dataa(gnd),
	.datab(\alu_controle|Controle[2]~0_combout ),
	.datac(\ALU_0|Add1~52_combout ),
	.datad(\ALU_0|Add0~52_combout ),
	.cin(gnd),
	.combout(\ALU_0|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_0|Selector5~0 .lut_mask = 16'hF3C0;
defparam \ALU_0|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N10
cycloneive_lcell_comb \comb_7|out[26]~26 (
// Equation(s):
// \comb_7|out[26]~26_combout  = (!\control_unit|Decoder0~2_combout  & ((\control_unit|Decoder0~1_combout  & (\Mem_dados|ram_rtl_0|auto_generated|ram_block1a26 )) # (!\control_unit|Decoder0~1_combout  & ((\ALU_0|Selector5~0_combout )))))

	.dataa(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a26 ),
	.datab(\control_unit|Decoder0~1_combout ),
	.datac(\control_unit|Decoder0~2_combout ),
	.datad(\ALU_0|Selector5~0_combout ),
	.cin(gnd),
	.combout(\comb_7|out[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \comb_7|out[26]~26 .lut_mask = 16'h0B08;
defparam \comb_7|out[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N2
cycloneive_lcell_comb \banco_registers|Mux32~6 (
// Equation(s):
// \banco_registers|Mux32~6_combout  = (\banco_registers|registers_rtl_0|auto_generated|ram_block1a30  & (((!\banco_registers|Mux32~0_combout ) # (!\banco_registers|Mux32~2_combout )) # (!\banco_registers|Mux32~1_combout )))

	.dataa(\banco_registers|registers_rtl_0|auto_generated|ram_block1a30 ),
	.datab(\banco_registers|Mux32~1_combout ),
	.datac(\banco_registers|Mux32~2_combout ),
	.datad(\banco_registers|Mux32~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux32~6_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux32~6 .lut_mask = 16'h2AAA;
defparam \banco_registers|Mux32~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N18
cycloneive_lcell_comb \banco_registers|Mux32~32 (
// Equation(s):
// \banco_registers|Mux32~32_combout  = (\banco_registers|Mux32~5_combout ) # (\banco_registers|Mux32~6_combout )

	.dataa(\banco_registers|Mux32~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\banco_registers|Mux32~6_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux32~32_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux32~32 .lut_mask = 16'hFFAA;
defparam \banco_registers|Mux32~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N10
cycloneive_lcell_comb \mux_ULA|out[28]~28 (
// Equation(s):
// \mux_ULA|out[28]~28_combout  = (!\control_unit|WideOr1~0_combout  & ((\banco_registers|Mux32~25_combout  & (\banco_registers|registers_rtl_0_bypass [14])) # (!\banco_registers|Mux32~25_combout  & 
// ((\banco_registers|registers_rtl_0|auto_generated|ram_block1a3 )))))

	.dataa(\banco_registers|registers_rtl_0_bypass [14]),
	.datab(\control_unit|WideOr1~0_combout ),
	.datac(\banco_registers|registers_rtl_0|auto_generated|ram_block1a3 ),
	.datad(\banco_registers|Mux32~25_combout ),
	.cin(gnd),
	.combout(\mux_ULA|out[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|out[28]~28 .lut_mask = 16'h2230;
defparam \mux_ULA|out[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N19
dffeas \banco_registers|registers_rtl_1_bypass[14] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[28]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_1_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_1_bypass[14] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_1_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N18
cycloneive_lcell_comb \banco_registers|Mux0~32 (
// Equation(s):
// \banco_registers|Mux0~32_combout  = (\banco_registers|Mux0~3_combout  & (\banco_registers|registers_rtl_1_bypass [14])) # (!\banco_registers|Mux0~3_combout  & ((\banco_registers|registers_rtl_1|auto_generated|ram_block1a3 )))

	.dataa(gnd),
	.datab(\banco_registers|Mux0~3_combout ),
	.datac(\banco_registers|registers_rtl_1_bypass [14]),
	.datad(\banco_registers|registers_rtl_1|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\banco_registers|Mux0~32_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux0~32 .lut_mask = 16'hF3C0;
defparam \banco_registers|Mux0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N30
cycloneive_lcell_comb \mux_ULA|out[27]~27 (
// Equation(s):
// \mux_ULA|out[27]~27_combout  = (!\control_unit|WideOr1~0_combout  & ((\banco_registers|Mux32~25_combout  & (\banco_registers|registers_rtl_0_bypass [15])) # (!\banco_registers|Mux32~25_combout  & 
// ((\banco_registers|registers_rtl_0|auto_generated|ram_block1a4 )))))

	.dataa(\banco_registers|Mux32~25_combout ),
	.datab(\banco_registers|registers_rtl_0_bypass [15]),
	.datac(\banco_registers|registers_rtl_0|auto_generated|ram_block1a4 ),
	.datad(\control_unit|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\mux_ULA|out[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|out[27]~27 .lut_mask = 16'h00D8;
defparam \mux_ULA|out[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N22
cycloneive_lcell_comb \ALU_0|Add1~54 (
// Equation(s):
// \ALU_0|Add1~54_combout  = (\banco_registers|Mux0~31_combout  & ((\mux_ULA|out[27]~27_combout  & (!\ALU_0|Add1~53 )) # (!\mux_ULA|out[27]~27_combout  & (\ALU_0|Add1~53  & VCC)))) # (!\banco_registers|Mux0~31_combout  & ((\mux_ULA|out[27]~27_combout  & 
// ((\ALU_0|Add1~53 ) # (GND))) # (!\mux_ULA|out[27]~27_combout  & (!\ALU_0|Add1~53 ))))
// \ALU_0|Add1~55  = CARRY((\banco_registers|Mux0~31_combout  & (\mux_ULA|out[27]~27_combout  & !\ALU_0|Add1~53 )) # (!\banco_registers|Mux0~31_combout  & ((\mux_ULA|out[27]~27_combout ) # (!\ALU_0|Add1~53 ))))

	.dataa(\banco_registers|Mux0~31_combout ),
	.datab(\mux_ULA|out[27]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_0|Add1~53 ),
	.combout(\ALU_0|Add1~54_combout ),
	.cout(\ALU_0|Add1~55 ));
// synopsys translate_off
defparam \ALU_0|Add1~54 .lut_mask = 16'h694D;
defparam \ALU_0|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N24
cycloneive_lcell_comb \ALU_0|Add1~56 (
// Equation(s):
// \ALU_0|Add1~56_combout  = ((\mux_ULA|out[28]~28_combout  $ (\banco_registers|Mux0~32_combout  $ (\ALU_0|Add1~55 )))) # (GND)
// \ALU_0|Add1~57  = CARRY((\mux_ULA|out[28]~28_combout  & (\banco_registers|Mux0~32_combout  & !\ALU_0|Add1~55 )) # (!\mux_ULA|out[28]~28_combout  & ((\banco_registers|Mux0~32_combout ) # (!\ALU_0|Add1~55 ))))

	.dataa(\mux_ULA|out[28]~28_combout ),
	.datab(\banco_registers|Mux0~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_0|Add1~55 ),
	.combout(\ALU_0|Add1~56_combout ),
	.cout(\ALU_0|Add1~57 ));
// synopsys translate_off
defparam \ALU_0|Add1~56 .lut_mask = 16'h964D;
defparam \ALU_0|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N22
cycloneive_lcell_comb \ALU_0|Add0~54 (
// Equation(s):
// \ALU_0|Add0~54_combout  = (\mux_ULA|out[27]~27_combout  & ((\banco_registers|Mux0~31_combout  & (\ALU_0|Add0~53  & VCC)) # (!\banco_registers|Mux0~31_combout  & (!\ALU_0|Add0~53 )))) # (!\mux_ULA|out[27]~27_combout  & ((\banco_registers|Mux0~31_combout  & 
// (!\ALU_0|Add0~53 )) # (!\banco_registers|Mux0~31_combout  & ((\ALU_0|Add0~53 ) # (GND)))))
// \ALU_0|Add0~55  = CARRY((\mux_ULA|out[27]~27_combout  & (!\banco_registers|Mux0~31_combout  & !\ALU_0|Add0~53 )) # (!\mux_ULA|out[27]~27_combout  & ((!\ALU_0|Add0~53 ) # (!\banco_registers|Mux0~31_combout ))))

	.dataa(\mux_ULA|out[27]~27_combout ),
	.datab(\banco_registers|Mux0~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_0|Add0~53 ),
	.combout(\ALU_0|Add0~54_combout ),
	.cout(\ALU_0|Add0~55 ));
// synopsys translate_off
defparam \ALU_0|Add0~54 .lut_mask = 16'h9617;
defparam \ALU_0|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N24
cycloneive_lcell_comb \ALU_0|Add0~56 (
// Equation(s):
// \ALU_0|Add0~56_combout  = ((\mux_ULA|out[28]~28_combout  $ (\banco_registers|Mux0~32_combout  $ (!\ALU_0|Add0~55 )))) # (GND)
// \ALU_0|Add0~57  = CARRY((\mux_ULA|out[28]~28_combout  & ((\banco_registers|Mux0~32_combout ) # (!\ALU_0|Add0~55 ))) # (!\mux_ULA|out[28]~28_combout  & (\banco_registers|Mux0~32_combout  & !\ALU_0|Add0~55 )))

	.dataa(\mux_ULA|out[28]~28_combout ),
	.datab(\banco_registers|Mux0~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_0|Add0~55 ),
	.combout(\ALU_0|Add0~56_combout ),
	.cout(\ALU_0|Add0~57 ));
// synopsys translate_off
defparam \ALU_0|Add0~56 .lut_mask = 16'h698E;
defparam \ALU_0|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N2
cycloneive_lcell_comb \ALU_0|Selector3~0 (
// Equation(s):
// \ALU_0|Selector3~0_combout  = (\alu_controle|Controle[2]~0_combout  & (\ALU_0|Add1~56_combout )) # (!\alu_controle|Controle[2]~0_combout  & ((\ALU_0|Add0~56_combout )))

	.dataa(\ALU_0|Add1~56_combout ),
	.datab(\alu_controle|Controle[2]~0_combout ),
	.datac(gnd),
	.datad(\ALU_0|Add0~56_combout ),
	.cin(gnd),
	.combout(\ALU_0|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_0|Selector3~0 .lut_mask = 16'hBB88;
defparam \ALU_0|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N12
cycloneive_lcell_comb \comb_7|out[28]~28 (
// Equation(s):
// \comb_7|out[28]~28_combout  = (!\control_unit|Decoder0~2_combout  & ((\control_unit|Decoder0~1_combout  & (\Mem_dados|ram_rtl_0|auto_generated|ram_block1a28 )) # (!\control_unit|Decoder0~1_combout  & ((\ALU_0|Selector3~0_combout )))))

	.dataa(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a28 ),
	.datab(\control_unit|Decoder0~1_combout ),
	.datac(\control_unit|Decoder0~2_combout ),
	.datad(\ALU_0|Selector3~0_combout ),
	.cin(gnd),
	.combout(\comb_7|out[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \comb_7|out[28]~28 .lut_mask = 16'h0B08;
defparam \comb_7|out[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N20
cycloneive_lcell_comb \banco_registers|Mux32~18 (
// Equation(s):
// \banco_registers|Mux32~18_combout  = (\banco_registers|registers_rtl_0|auto_generated|ram_block1a24  & (((!\banco_registers|Mux32~2_combout ) # (!\banco_registers|Mux32~1_combout )) # (!\banco_registers|Mux32~0_combout )))

	.dataa(\banco_registers|Mux32~0_combout ),
	.datab(\banco_registers|Mux32~1_combout ),
	.datac(\banco_registers|Mux32~2_combout ),
	.datad(\banco_registers|registers_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\banco_registers|Mux32~18_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux32~18 .lut_mask = 16'h7F00;
defparam \banco_registers|Mux32~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N4
cycloneive_lcell_comb \mux_ULA|out[7]~7 (
// Equation(s):
// \mux_ULA|out[7]~7_combout  = (\control_unit|WideOr1~0_combout  & (((\mem_instru|Instruction [7])))) # (!\control_unit|WideOr1~0_combout  & ((\banco_registers|Mux32~18_combout ) # ((\banco_registers|Mux32~17_combout ))))

	.dataa(\control_unit|WideOr1~0_combout ),
	.datab(\banco_registers|Mux32~18_combout ),
	.datac(\mem_instru|Instruction [7]),
	.datad(\banco_registers|Mux32~17_combout ),
	.cin(gnd),
	.combout(\mux_ULA|out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|out[7]~7 .lut_mask = 16'hF5E4;
defparam \mux_ULA|out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N14
cycloneive_lcell_comb \ALU_0|Selector24~0 (
// Equation(s):
// \ALU_0|Selector24~0_combout  = (\alu_controle|Controle[2]~0_combout  & (\ALU_0|Add1~14_combout )) # (!\alu_controle|Controle[2]~0_combout  & ((\ALU_0|Add0~14_combout )))

	.dataa(\alu_controle|Controle[2]~0_combout ),
	.datab(gnd),
	.datac(\ALU_0|Add1~14_combout ),
	.datad(\ALU_0|Add0~14_combout ),
	.cin(gnd),
	.combout(\ALU_0|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_0|Selector24~0 .lut_mask = 16'hF5A0;
defparam \ALU_0|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N8
cycloneive_lcell_comb \mux_mem_dados|out[6]~6 (
// Equation(s):
// \mux_mem_dados|out[6]~6_combout  = (\control_unit|Decoder0~1_combout  & ((\Mem_dados|ram_rtl_0|auto_generated|ram_block1a6 ))) # (!\control_unit|Decoder0~1_combout  & (\ALU_0|Selector25~0_combout ))

	.dataa(\ALU_0|Selector25~0_combout ),
	.datab(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a6 ),
	.datac(gnd),
	.datad(\control_unit|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\mux_mem_dados|out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mux_mem_dados|out[6]~6 .lut_mask = 16'hCCAA;
defparam \mux_mem_dados|out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N6
cycloneive_lcell_comb \comb_7|out[6]~6 (
// Equation(s):
// \comb_7|out[6]~6_combout  = (\control_unit|Decoder0~2_combout  & (\entrada[6]~input_o )) # (!\control_unit|Decoder0~2_combout  & ((\mux_mem_dados|out[6]~6_combout )))

	.dataa(\entrada[6]~input_o ),
	.datab(gnd),
	.datac(\control_unit|Decoder0~2_combout ),
	.datad(\mux_mem_dados|out[6]~6_combout ),
	.cin(gnd),
	.combout(\comb_7|out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \comb_7|out[6]~6 .lut_mask = 16'hAFA0;
defparam \comb_7|out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N9
dffeas \banco_registers|registers_rtl_0_bypass[36] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_0_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N8
cycloneive_lcell_comb \banco_registers|Mux32~15 (
// Equation(s):
// \banco_registers|Mux32~15_combout  = (\banco_registers|Mux32~1_combout  & (\banco_registers|Mux32~2_combout  & (\banco_registers|registers_rtl_0_bypass [36] & \banco_registers|Mux32~0_combout )))

	.dataa(\banco_registers|Mux32~1_combout ),
	.datab(\banco_registers|Mux32~2_combout ),
	.datac(\banco_registers|registers_rtl_0_bypass [36]),
	.datad(\banco_registers|Mux32~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux32~15_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux32~15 .lut_mask = 16'h8000;
defparam \banco_registers|Mux32~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N20
cycloneive_lcell_comb \mux_ULA|out[6]~6 (
// Equation(s):
// \mux_ULA|out[6]~6_combout  = (\control_unit|WideOr1~0_combout  & (((\mem_instru|Instruction [1])))) # (!\control_unit|WideOr1~0_combout  & ((\banco_registers|Mux32~15_combout ) # ((\banco_registers|Mux32~16_combout ))))

	.dataa(\banco_registers|Mux32~15_combout ),
	.datab(\mem_instru|Instruction [1]),
	.datac(\control_unit|WideOr1~0_combout ),
	.datad(\banco_registers|Mux32~16_combout ),
	.cin(gnd),
	.combout(\mux_ULA|out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|out[6]~6 .lut_mask = 16'hCFCA;
defparam \mux_ULA|out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N28
cycloneive_lcell_comb \ALU_0|Selector25~0 (
// Equation(s):
// \ALU_0|Selector25~0_combout  = (\alu_controle|Controle[2]~0_combout  & (\ALU_0|Add1~12_combout )) # (!\alu_controle|Controle[2]~0_combout  & ((\ALU_0|Add0~12_combout )))

	.dataa(\alu_controle|Controle[2]~0_combout ),
	.datab(gnd),
	.datac(\ALU_0|Add1~12_combout ),
	.datad(\ALU_0|Add0~12_combout ),
	.cin(gnd),
	.combout(\ALU_0|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_0|Selector25~0 .lut_mask = 16'hF5A0;
defparam \ALU_0|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N6
cycloneive_lcell_comb \mux_ULA|out[29]~29 (
// Equation(s):
// \mux_ULA|out[29]~29_combout  = (!\control_unit|WideOr1~0_combout  & ((\banco_registers|Mux32~25_combout  & (\banco_registers|registers_rtl_0_bypass [13])) # (!\banco_registers|Mux32~25_combout  & 
// ((\banco_registers|registers_rtl_0|auto_generated|ram_block1a2 )))))

	.dataa(\banco_registers|registers_rtl_0_bypass [13]),
	.datab(\control_unit|WideOr1~0_combout ),
	.datac(\banco_registers|registers_rtl_0|auto_generated|ram_block1a2 ),
	.datad(\banco_registers|Mux32~25_combout ),
	.cin(gnd),
	.combout(\mux_ULA|out[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|out[29]~29 .lut_mask = 16'h2230;
defparam \mux_ULA|out[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N19
dffeas \banco_registers|registers_rtl_1_bypass[13] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[29]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_1_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_1_bypass[13] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_1_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N18
cycloneive_lcell_comb \banco_registers|Mux0~33 (
// Equation(s):
// \banco_registers|Mux0~33_combout  = (\banco_registers|Mux0~3_combout  & ((\banco_registers|registers_rtl_1_bypass [13]))) # (!\banco_registers|Mux0~3_combout  & (\banco_registers|registers_rtl_1|auto_generated|ram_block1a2 ))

	.dataa(\banco_registers|registers_rtl_1|auto_generated|ram_block1a2 ),
	.datab(\banco_registers|Mux0~3_combout ),
	.datac(\banco_registers|registers_rtl_1_bypass [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco_registers|Mux0~33_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux0~33 .lut_mask = 16'hE2E2;
defparam \banco_registers|Mux0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N26
cycloneive_lcell_comb \ALU_0|Add1~58 (
// Equation(s):
// \ALU_0|Add1~58_combout  = (\mux_ULA|out[29]~29_combout  & ((\banco_registers|Mux0~33_combout  & (!\ALU_0|Add1~57 )) # (!\banco_registers|Mux0~33_combout  & ((\ALU_0|Add1~57 ) # (GND))))) # (!\mux_ULA|out[29]~29_combout  & 
// ((\banco_registers|Mux0~33_combout  & (\ALU_0|Add1~57  & VCC)) # (!\banco_registers|Mux0~33_combout  & (!\ALU_0|Add1~57 ))))
// \ALU_0|Add1~59  = CARRY((\mux_ULA|out[29]~29_combout  & ((!\ALU_0|Add1~57 ) # (!\banco_registers|Mux0~33_combout ))) # (!\mux_ULA|out[29]~29_combout  & (!\banco_registers|Mux0~33_combout  & !\ALU_0|Add1~57 )))

	.dataa(\mux_ULA|out[29]~29_combout ),
	.datab(\banco_registers|Mux0~33_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_0|Add1~57 ),
	.combout(\ALU_0|Add1~58_combout ),
	.cout(\ALU_0|Add1~59 ));
// synopsys translate_off
defparam \ALU_0|Add1~58 .lut_mask = 16'h692B;
defparam \ALU_0|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N26
cycloneive_lcell_comb \ALU_0|Add0~58 (
// Equation(s):
// \ALU_0|Add0~58_combout  = (\mux_ULA|out[29]~29_combout  & ((\banco_registers|Mux0~33_combout  & (\ALU_0|Add0~57  & VCC)) # (!\banco_registers|Mux0~33_combout  & (!\ALU_0|Add0~57 )))) # (!\mux_ULA|out[29]~29_combout  & ((\banco_registers|Mux0~33_combout  & 
// (!\ALU_0|Add0~57 )) # (!\banco_registers|Mux0~33_combout  & ((\ALU_0|Add0~57 ) # (GND)))))
// \ALU_0|Add0~59  = CARRY((\mux_ULA|out[29]~29_combout  & (!\banco_registers|Mux0~33_combout  & !\ALU_0|Add0~57 )) # (!\mux_ULA|out[29]~29_combout  & ((!\ALU_0|Add0~57 ) # (!\banco_registers|Mux0~33_combout ))))

	.dataa(\mux_ULA|out[29]~29_combout ),
	.datab(\banco_registers|Mux0~33_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_0|Add0~57 ),
	.combout(\ALU_0|Add0~58_combout ),
	.cout(\ALU_0|Add0~59 ));
// synopsys translate_off
defparam \ALU_0|Add0~58 .lut_mask = 16'h9617;
defparam \ALU_0|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N28
cycloneive_lcell_comb \ALU_0|Selector2~0 (
// Equation(s):
// \ALU_0|Selector2~0_combout  = (\alu_controle|Controle[2]~0_combout  & (\ALU_0|Add1~58_combout )) # (!\alu_controle|Controle[2]~0_combout  & ((\ALU_0|Add0~58_combout )))

	.dataa(\ALU_0|Add1~58_combout ),
	.datab(\alu_controle|Controle[2]~0_combout ),
	.datac(gnd),
	.datad(\ALU_0|Add0~58_combout ),
	.cin(gnd),
	.combout(\ALU_0|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_0|Selector2~0 .lut_mask = 16'hBB88;
defparam \ALU_0|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N6
cycloneive_lcell_comb \comb_7|out[29]~29 (
// Equation(s):
// \comb_7|out[29]~29_combout  = (!\control_unit|Decoder0~2_combout  & ((\control_unit|Decoder0~1_combout  & (\Mem_dados|ram_rtl_0|auto_generated|ram_block1a29 )) # (!\control_unit|Decoder0~1_combout  & ((\ALU_0|Selector2~0_combout )))))

	.dataa(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a29 ),
	.datab(\control_unit|Decoder0~1_combout ),
	.datac(\control_unit|Decoder0~2_combout ),
	.datad(\ALU_0|Selector2~0_combout ),
	.cin(gnd),
	.combout(\comb_7|out[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \comb_7|out[29]~29 .lut_mask = 16'h0B08;
defparam \comb_7|out[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N30
cycloneive_lcell_comb \banco_registers|Mux32~14 (
// Equation(s):
// \banco_registers|Mux32~14_combout  = (\banco_registers|registers_rtl_0|auto_generated|ram_block1a26  & (((!\banco_registers|Mux32~0_combout ) # (!\banco_registers|Mux32~2_combout )) # (!\banco_registers|Mux32~1_combout )))

	.dataa(\banco_registers|registers_rtl_0|auto_generated|ram_block1a26 ),
	.datab(\banco_registers|Mux32~1_combout ),
	.datac(\banco_registers|Mux32~2_combout ),
	.datad(\banco_registers|Mux32~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux32~14_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux32~14 .lut_mask = 16'h2AAA;
defparam \banco_registers|Mux32~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N16
cycloneive_lcell_comb \mux_ULA|out[5]~5 (
// Equation(s):
// \mux_ULA|out[5]~5_combout  = (\control_unit|WideOr1~0_combout  & (((\mem_instru|Instruction [1])))) # (!\control_unit|WideOr1~0_combout  & ((\banco_registers|Mux32~14_combout ) # ((\banco_registers|Mux32~13_combout ))))

	.dataa(\banco_registers|Mux32~14_combout ),
	.datab(\mem_instru|Instruction [1]),
	.datac(\control_unit|WideOr1~0_combout ),
	.datad(\banco_registers|Mux32~13_combout ),
	.cin(gnd),
	.combout(\mux_ULA|out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|out[5]~5 .lut_mask = 16'hCFCA;
defparam \mux_ULA|out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N14
cycloneive_lcell_comb \ALU_0|Selector26~0 (
// Equation(s):
// \ALU_0|Selector26~0_combout  = (\alu_controle|Controle[2]~0_combout  & (\ALU_0|Add1~10_combout )) # (!\alu_controle|Controle[2]~0_combout  & ((\ALU_0|Add0~10_combout )))

	.dataa(\alu_controle|Controle[2]~0_combout ),
	.datab(\ALU_0|Add1~10_combout ),
	.datac(gnd),
	.datad(\ALU_0|Add0~10_combout ),
	.cin(gnd),
	.combout(\ALU_0|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_0|Selector26~0 .lut_mask = 16'hDD88;
defparam \ALU_0|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N20
cycloneive_lcell_comb \mux_mem_dados|out[4]~4 (
// Equation(s):
// \mux_mem_dados|out[4]~4_combout  = (\control_unit|Decoder0~1_combout  & (\Mem_dados|ram_rtl_0|auto_generated|ram_block1a4 )) # (!\control_unit|Decoder0~1_combout  & ((\ALU_0|Selector27~0_combout )))

	.dataa(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a4 ),
	.datab(gnd),
	.datac(\ALU_0|Selector27~0_combout ),
	.datad(\control_unit|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\mux_mem_dados|out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_mem_dados|out[4]~4 .lut_mask = 16'hAAF0;
defparam \mux_mem_dados|out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y41_N8
cycloneive_io_ibuf \entrada[4]~input (
	.i(entrada[4]),
	.ibar(gnd),
	.o(\entrada[4]~input_o ));
// synopsys translate_off
defparam \entrada[4]~input .bus_hold = "false";
defparam \entrada[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N28
cycloneive_lcell_comb \comb_7|out[4]~4 (
// Equation(s):
// \comb_7|out[4]~4_combout  = (\control_unit|Decoder0~2_combout  & ((\entrada[4]~input_o ))) # (!\control_unit|Decoder0~2_combout  & (\mux_mem_dados|out[4]~4_combout ))

	.dataa(\mux_mem_dados|out[4]~4_combout ),
	.datab(\control_unit|Decoder0~2_combout ),
	.datac(\entrada[4]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\comb_7|out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \comb_7|out[4]~4 .lut_mask = 16'hE2E2;
defparam \comb_7|out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y43_N7
dffeas \banco_registers|registers_rtl_0_bypass[38] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_0_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N6
cycloneive_lcell_comb \banco_registers|Mux32~11 (
// Equation(s):
// \banco_registers|Mux32~11_combout  = (\banco_registers|Mux32~0_combout  & (\banco_registers|Mux32~1_combout  & (\banco_registers|registers_rtl_0_bypass [38] & \banco_registers|Mux32~2_combout )))

	.dataa(\banco_registers|Mux32~0_combout ),
	.datab(\banco_registers|Mux32~1_combout ),
	.datac(\banco_registers|registers_rtl_0_bypass [38]),
	.datad(\banco_registers|Mux32~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux32~11_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux32~11 .lut_mask = 16'h8000;
defparam \banco_registers|Mux32~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N2
cycloneive_lcell_comb \mux_ULA|out[4]~4 (
// Equation(s):
// \mux_ULA|out[4]~4_combout  = (\control_unit|WideOr1~0_combout  & (((\mem_instru|Instruction [1])))) # (!\control_unit|WideOr1~0_combout  & ((\banco_registers|Mux32~11_combout ) # ((\banco_registers|Mux32~12_combout ))))

	.dataa(\banco_registers|Mux32~11_combout ),
	.datab(\control_unit|WideOr1~0_combout ),
	.datac(\mem_instru|Instruction [1]),
	.datad(\banco_registers|Mux32~12_combout ),
	.cin(gnd),
	.combout(\mux_ULA|out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|out[4]~4 .lut_mask = 16'hF3E2;
defparam \mux_ULA|out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N12
cycloneive_lcell_comb \ALU_0|Selector27~0 (
// Equation(s):
// \ALU_0|Selector27~0_combout  = (\alu_controle|Controle[2]~0_combout  & ((\ALU_0|Add1~8_combout ))) # (!\alu_controle|Controle[2]~0_combout  & (\ALU_0|Add0~8_combout ))

	.dataa(\alu_controle|Controle[2]~0_combout ),
	.datab(gnd),
	.datac(\ALU_0|Add0~8_combout ),
	.datad(\ALU_0|Add1~8_combout ),
	.cin(gnd),
	.combout(\ALU_0|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_0|Selector27~0 .lut_mask = 16'hFA50;
defparam \ALU_0|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N18
cycloneive_lcell_comb \mux_ULA|out[30]~30 (
// Equation(s):
// \mux_ULA|out[30]~30_combout  = (!\control_unit|WideOr1~0_combout  & ((\banco_registers|Mux32~25_combout  & ((\banco_registers|registers_rtl_0_bypass [12]))) # (!\banco_registers|Mux32~25_combout  & 
// (\banco_registers|registers_rtl_0|auto_generated|ram_block1a1 ))))

	.dataa(\banco_registers|Mux32~25_combout ),
	.datab(\control_unit|WideOr1~0_combout ),
	.datac(\banco_registers|registers_rtl_0|auto_generated|ram_block1a1 ),
	.datad(\banco_registers|registers_rtl_0_bypass [12]),
	.cin(gnd),
	.combout(\mux_ULA|out[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|out[30]~30 .lut_mask = 16'h3210;
defparam \mux_ULA|out[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N9
dffeas \banco_registers|registers_rtl_1_bypass[12] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[30]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_1_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_1_bypass[12] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_1_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N8
cycloneive_lcell_comb \banco_registers|Mux0~34 (
// Equation(s):
// \banco_registers|Mux0~34_combout  = (\banco_registers|Mux0~3_combout  & (\banco_registers|registers_rtl_1_bypass [12])) # (!\banco_registers|Mux0~3_combout  & ((\banco_registers|registers_rtl_1|auto_generated|ram_block1a1 )))

	.dataa(\banco_registers|Mux0~3_combout ),
	.datab(gnd),
	.datac(\banco_registers|registers_rtl_1_bypass [12]),
	.datad(\banco_registers|registers_rtl_1|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\banco_registers|Mux0~34_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux0~34 .lut_mask = 16'hF5A0;
defparam \banco_registers|Mux0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N28
cycloneive_lcell_comb \ALU_0|Add1~60 (
// Equation(s):
// \ALU_0|Add1~60_combout  = ((\mux_ULA|out[30]~30_combout  $ (\banco_registers|Mux0~34_combout  $ (\ALU_0|Add1~59 )))) # (GND)
// \ALU_0|Add1~61  = CARRY((\mux_ULA|out[30]~30_combout  & (\banco_registers|Mux0~34_combout  & !\ALU_0|Add1~59 )) # (!\mux_ULA|out[30]~30_combout  & ((\banco_registers|Mux0~34_combout ) # (!\ALU_0|Add1~59 ))))

	.dataa(\mux_ULA|out[30]~30_combout ),
	.datab(\banco_registers|Mux0~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_0|Add1~59 ),
	.combout(\ALU_0|Add1~60_combout ),
	.cout(\ALU_0|Add1~61 ));
// synopsys translate_off
defparam \ALU_0|Add1~60 .lut_mask = 16'h964D;
defparam \ALU_0|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N28
cycloneive_lcell_comb \ALU_0|Add0~60 (
// Equation(s):
// \ALU_0|Add0~60_combout  = ((\banco_registers|Mux0~34_combout  $ (\mux_ULA|out[30]~30_combout  $ (!\ALU_0|Add0~59 )))) # (GND)
// \ALU_0|Add0~61  = CARRY((\banco_registers|Mux0~34_combout  & ((\mux_ULA|out[30]~30_combout ) # (!\ALU_0|Add0~59 ))) # (!\banco_registers|Mux0~34_combout  & (\mux_ULA|out[30]~30_combout  & !\ALU_0|Add0~59 )))

	.dataa(\banco_registers|Mux0~34_combout ),
	.datab(\mux_ULA|out[30]~30_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU_0|Add0~59 ),
	.combout(\ALU_0|Add0~60_combout ),
	.cout(\ALU_0|Add0~61 ));
// synopsys translate_off
defparam \ALU_0|Add0~60 .lut_mask = 16'h698E;
defparam \ALU_0|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N0
cycloneive_lcell_comb \ALU_0|Selector1~0 (
// Equation(s):
// \ALU_0|Selector1~0_combout  = (\alu_controle|Controle[2]~0_combout  & (\ALU_0|Add1~60_combout )) # (!\alu_controle|Controle[2]~0_combout  & ((\ALU_0|Add0~60_combout )))

	.dataa(\alu_controle|Controle[2]~0_combout ),
	.datab(\ALU_0|Add1~60_combout ),
	.datac(gnd),
	.datad(\ALU_0|Add0~60_combout ),
	.cin(gnd),
	.combout(\ALU_0|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_0|Selector1~0 .lut_mask = 16'hDD88;
defparam \ALU_0|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N20
cycloneive_lcell_comb \comb_7|out[30]~30 (
// Equation(s):
// \comb_7|out[30]~30_combout  = (!\control_unit|Decoder0~2_combout  & ((\control_unit|Decoder0~1_combout  & (\Mem_dados|ram_rtl_0|auto_generated|ram_block1a30 )) # (!\control_unit|Decoder0~1_combout  & ((\ALU_0|Selector1~0_combout )))))

	.dataa(\control_unit|Decoder0~1_combout ),
	.datab(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a30 ),
	.datac(\control_unit|Decoder0~2_combout ),
	.datad(\ALU_0|Selector1~0_combout ),
	.cin(gnd),
	.combout(\comb_7|out[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \comb_7|out[30]~30 .lut_mask = 16'h0D08;
defparam \comb_7|out[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y40_N1
dffeas \banco_registers|registers_rtl_1_bypass[39] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_1_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_1_bypass[39] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_1_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N0
cycloneive_lcell_comb \banco_registers|Mux0~7 (
// Equation(s):
// \banco_registers|Mux0~7_combout  = (\banco_registers|Mux0~3_combout  & ((\banco_registers|registers_rtl_1_bypass [39]))) # (!\banco_registers|Mux0~3_combout  & (\banco_registers|registers_rtl_1|auto_generated|ram_block1a28 ))

	.dataa(gnd),
	.datab(\banco_registers|registers_rtl_1|auto_generated|ram_block1a28 ),
	.datac(\banco_registers|registers_rtl_1_bypass [39]),
	.datad(\banco_registers|Mux0~3_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux0~7 .lut_mask = 16'hF0CC;
defparam \banco_registers|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N18
cycloneive_lcell_comb \ALU_0|Selector28~0 (
// Equation(s):
// \ALU_0|Selector28~0_combout  = (\alu_controle|Controle[2]~0_combout  & (\ALU_0|Add1~6_combout )) # (!\alu_controle|Controle[2]~0_combout  & ((\ALU_0|Add0~6_combout )))

	.dataa(gnd),
	.datab(\ALU_0|Add1~6_combout ),
	.datac(\alu_controle|Controle[2]~0_combout ),
	.datad(\ALU_0|Add0~6_combout ),
	.cin(gnd),
	.combout(\ALU_0|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_0|Selector28~0 .lut_mask = 16'hCFC0;
defparam \ALU_0|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N0
cycloneive_lcell_comb \mux_mem_dados|out[2]~2 (
// Equation(s):
// \mux_mem_dados|out[2]~2_combout  = (\control_unit|Decoder0~1_combout  & (\Mem_dados|ram_rtl_0|auto_generated|ram_block1a2 )) # (!\control_unit|Decoder0~1_combout  & ((\ALU_0|Selector29~0_combout )))

	.dataa(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\ALU_0|Selector29~0_combout ),
	.datac(gnd),
	.datad(\control_unit|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\mux_mem_dados|out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_mem_dados|out[2]~2 .lut_mask = 16'hAACC;
defparam \mux_mem_dados|out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X69_Y73_N1
cycloneive_io_ibuf \entrada[2]~input (
	.i(entrada[2]),
	.ibar(gnd),
	.o(\entrada[2]~input_o ));
// synopsys translate_off
defparam \entrada[2]~input .bus_hold = "false";
defparam \entrada[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N16
cycloneive_lcell_comb \comb_7|out[2]~2 (
// Equation(s):
// \comb_7|out[2]~2_combout  = (\control_unit|Decoder0~2_combout  & ((\entrada[2]~input_o ))) # (!\control_unit|Decoder0~2_combout  & (\mux_mem_dados|out[2]~2_combout ))

	.dataa(\control_unit|Decoder0~2_combout ),
	.datab(\mux_mem_dados|out[2]~2_combout ),
	.datac(gnd),
	.datad(\entrada[2]~input_o ),
	.cin(gnd),
	.combout(\comb_7|out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb_7|out[2]~2 .lut_mask = 16'hEE44;
defparam \comb_7|out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N23
dffeas \banco_registers|registers_rtl_0_bypass[40] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_0_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N22
cycloneive_lcell_comb \banco_registers|Mux32~7 (
// Equation(s):
// \banco_registers|Mux32~7_combout  = (\banco_registers|Mux32~1_combout  & (\banco_registers|Mux32~2_combout  & (\banco_registers|registers_rtl_0_bypass [40] & \banco_registers|Mux32~0_combout )))

	.dataa(\banco_registers|Mux32~1_combout ),
	.datab(\banco_registers|Mux32~2_combout ),
	.datac(\banco_registers|registers_rtl_0_bypass [40]),
	.datad(\banco_registers|Mux32~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux32~7_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux32~7 .lut_mask = 16'h8000;
defparam \banco_registers|Mux32~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N26
cycloneive_lcell_comb \mux_ULA|out[2]~2 (
// Equation(s):
// \mux_ULA|out[2]~2_combout  = (\control_unit|WideOr1~0_combout  & (((\mem_instru|Instruction [1])))) # (!\control_unit|WideOr1~0_combout  & ((\banco_registers|Mux32~7_combout ) # ((\banco_registers|Mux32~8_combout ))))

	.dataa(\banco_registers|Mux32~7_combout ),
	.datab(\mem_instru|Instruction [1]),
	.datac(\control_unit|WideOr1~0_combout ),
	.datad(\banco_registers|Mux32~8_combout ),
	.cin(gnd),
	.combout(\mux_ULA|out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|out[2]~2 .lut_mask = 16'hCFCA;
defparam \mux_ULA|out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y44_N8
cycloneive_lcell_comb \ALU_0|Selector29~0 (
// Equation(s):
// \ALU_0|Selector29~0_combout  = (\alu_controle|Controle[2]~0_combout  & (\ALU_0|Add1~4_combout )) # (!\alu_controle|Controle[2]~0_combout  & ((\ALU_0|Add0~4_combout )))

	.dataa(\alu_controle|Controle[2]~0_combout ),
	.datab(\ALU_0|Add1~4_combout ),
	.datac(gnd),
	.datad(\ALU_0|Add0~4_combout ),
	.cin(gnd),
	.combout(\ALU_0|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_0|Selector29~0 .lut_mask = 16'hDD88;
defparam \ALU_0|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N24
cycloneive_lcell_comb \mux_mem_dados|out[1]~1 (
// Equation(s):
// \mux_mem_dados|out[1]~1_combout  = (\control_unit|Decoder0~1_combout  & (\Mem_dados|ram_rtl_0|auto_generated|ram_block1a1 )) # (!\control_unit|Decoder0~1_combout  & ((\ALU_0|Selector30~0_combout )))

	.dataa(gnd),
	.datab(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a1 ),
	.datac(\control_unit|Decoder0~1_combout ),
	.datad(\ALU_0|Selector30~0_combout ),
	.cin(gnd),
	.combout(\mux_mem_dados|out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_mem_dados|out[1]~1 .lut_mask = 16'hCFC0;
defparam \mux_mem_dados|out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N18
cycloneive_lcell_comb \comb_7|out[1]~1 (
// Equation(s):
// \comb_7|out[1]~1_combout  = (\control_unit|Decoder0~2_combout  & (\entrada[1]~input_o )) # (!\control_unit|Decoder0~2_combout  & ((\mux_mem_dados|out[1]~1_combout )))

	.dataa(gnd),
	.datab(\entrada[1]~input_o ),
	.datac(\control_unit|Decoder0~2_combout ),
	.datad(\mux_mem_dados|out[1]~1_combout ),
	.cin(gnd),
	.combout(\comb_7|out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_7|out[1]~1 .lut_mask = 16'hCFC0;
defparam \comb_7|out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N15
dffeas \banco_registers|registers_rtl_0_bypass[41] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_0_bypass [41]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N14
cycloneive_lcell_comb \banco_registers|Mux32~5 (
// Equation(s):
// \banco_registers|Mux32~5_combout  = (\banco_registers|Mux32~1_combout  & (\banco_registers|Mux32~2_combout  & (\banco_registers|registers_rtl_0_bypass [41] & \banco_registers|Mux32~0_combout )))

	.dataa(\banco_registers|Mux32~1_combout ),
	.datab(\banco_registers|Mux32~2_combout ),
	.datac(\banco_registers|registers_rtl_0_bypass [41]),
	.datad(\banco_registers|Mux32~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux32~5_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux32~5 .lut_mask = 16'h8000;
defparam \banco_registers|Mux32~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N28
cycloneive_lcell_comb \mux_ULA|out[1]~1 (
// Equation(s):
// \mux_ULA|out[1]~1_combout  = (\control_unit|WideOr1~0_combout  & (((\mem_instru|Instruction [1])))) # (!\control_unit|WideOr1~0_combout  & ((\banco_registers|Mux32~5_combout ) # ((\banco_registers|Mux32~6_combout ))))

	.dataa(\banco_registers|Mux32~5_combout ),
	.datab(\mem_instru|Instruction [1]),
	.datac(\control_unit|WideOr1~0_combout ),
	.datad(\banco_registers|Mux32~6_combout ),
	.cin(gnd),
	.combout(\mux_ULA|out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|out[1]~1 .lut_mask = 16'hCFCA;
defparam \mux_ULA|out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N2
cycloneive_lcell_comb \ALU_0|Selector30~0 (
// Equation(s):
// \ALU_0|Selector30~0_combout  = (\alu_controle|Controle[2]~0_combout  & ((\ALU_0|Add1~2_combout ))) # (!\alu_controle|Controle[2]~0_combout  & (\ALU_0|Add0~2_combout ))

	.dataa(\alu_controle|Controle[2]~0_combout ),
	.datab(gnd),
	.datac(\ALU_0|Add0~2_combout ),
	.datad(\ALU_0|Add1~2_combout ),
	.cin(gnd),
	.combout(\ALU_0|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_0|Selector30~0 .lut_mask = 16'hFA50;
defparam \ALU_0|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y40_N7
dffeas \banco_registers|registers_rtl_1_bypass[11] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[31]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_1_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_1_bypass[11] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_1_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N6
cycloneive_lcell_comb \banco_registers|Mux0~35 (
// Equation(s):
// \banco_registers|Mux0~35_combout  = (\banco_registers|Mux0~3_combout  & (\banco_registers|registers_rtl_1_bypass [11])) # (!\banco_registers|Mux0~3_combout  & ((\banco_registers|registers_rtl_1|auto_generated|ram_block1a0~portbdataout )))

	.dataa(gnd),
	.datab(\banco_registers|Mux0~3_combout ),
	.datac(\banco_registers|registers_rtl_1_bypass [11]),
	.datad(\banco_registers|registers_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\banco_registers|Mux0~35_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux0~35 .lut_mask = 16'hF3C0;
defparam \banco_registers|Mux0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N22
cycloneive_lcell_comb \mux_ULA|out[31]~31 (
// Equation(s):
// \mux_ULA|out[31]~31_combout  = (!\control_unit|WideOr1~0_combout  & ((\banco_registers|Mux32~25_combout  & ((\banco_registers|registers_rtl_0_bypass [11]))) # (!\banco_registers|Mux32~25_combout  & 
// (\banco_registers|registers_rtl_0|auto_generated|ram_block1a0~portbdataout ))))

	.dataa(\banco_registers|Mux32~25_combout ),
	.datab(\banco_registers|registers_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(\banco_registers|registers_rtl_0_bypass [11]),
	.datad(\control_unit|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\mux_ULA|out[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|out[31]~31 .lut_mask = 16'h00E4;
defparam \mux_ULA|out[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N30
cycloneive_lcell_comb \ALU_0|Add1~62 (
// Equation(s):
// \ALU_0|Add1~62_combout  = \banco_registers|Mux0~35_combout  $ (\ALU_0|Add1~61  $ (!\mux_ULA|out[31]~31_combout ))

	.dataa(\banco_registers|Mux0~35_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux_ULA|out[31]~31_combout ),
	.cin(\ALU_0|Add1~61 ),
	.combout(\ALU_0|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_0|Add1~62 .lut_mask = 16'h5AA5;
defparam \ALU_0|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y42_N30
cycloneive_lcell_comb \ALU_0|Add0~62 (
// Equation(s):
// \ALU_0|Add0~62_combout  = \mux_ULA|out[31]~31_combout  $ (\ALU_0|Add0~61  $ (\banco_registers|Mux0~35_combout ))

	.dataa(\mux_ULA|out[31]~31_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\banco_registers|Mux0~35_combout ),
	.cin(\ALU_0|Add0~61 ),
	.combout(\ALU_0|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_0|Add0~62 .lut_mask = 16'hA55A;
defparam \ALU_0|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N2
cycloneive_lcell_comb \ALU_0|Selector0~0 (
// Equation(s):
// \ALU_0|Selector0~0_combout  = (\alu_controle|Controle[2]~0_combout  & (\ALU_0|Add1~62_combout )) # (!\alu_controle|Controle[2]~0_combout  & ((\ALU_0|Add0~62_combout )))

	.dataa(\alu_controle|Controle[2]~0_combout ),
	.datab(\ALU_0|Add1~62_combout ),
	.datac(gnd),
	.datad(\ALU_0|Add0~62_combout ),
	.cin(gnd),
	.combout(\ALU_0|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_0|Selector0~0 .lut_mask = 16'hDD88;
defparam \ALU_0|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N22
cycloneive_lcell_comb \comb_7|out[31]~31 (
// Equation(s):
// \comb_7|out[31]~31_combout  = (!\control_unit|Decoder0~2_combout  & ((\control_unit|Decoder0~1_combout  & (\Mem_dados|ram_rtl_0|auto_generated|ram_block1a31 )) # (!\control_unit|Decoder0~1_combout  & ((\ALU_0|Selector0~0_combout )))))

	.dataa(\control_unit|Decoder0~1_combout ),
	.datab(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a31 ),
	.datac(\control_unit|Decoder0~2_combout ),
	.datad(\ALU_0|Selector0~0_combout ),
	.cin(gnd),
	.combout(\comb_7|out[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \comb_7|out[31]~31 .lut_mask = 16'h0D08;
defparam \comb_7|out[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N9
dffeas \banco_registers|registers_rtl_1_bypass[42] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_1_bypass [42]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_1_bypass[42] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_1_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N8
cycloneive_lcell_comb \banco_registers|Mux0~4 (
// Equation(s):
// \banco_registers|Mux0~4_combout  = (\banco_registers|Mux0~3_combout  & ((\banco_registers|registers_rtl_1_bypass [42]))) # (!\banco_registers|Mux0~3_combout  & (\banco_registers|registers_rtl_1|auto_generated|ram_block1a31 ))

	.dataa(\banco_registers|registers_rtl_1|auto_generated|ram_block1a31 ),
	.datab(\banco_registers|Mux0~3_combout ),
	.datac(\banco_registers|registers_rtl_1_bypass [42]),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco_registers|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux0~4 .lut_mask = 16'hE2E2;
defparam \banco_registers|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N16
cycloneive_lcell_comb \ALU_0|Selector31~0 (
// Equation(s):
// \ALU_0|Selector31~0_combout  = (\alu_controle|Controle[2]~0_combout  & (\ALU_0|Add1~0_combout )) # (!\alu_controle|Controle[2]~0_combout  & ((\ALU_0|Add0~0_combout )))

	.dataa(\alu_controle|Controle[2]~0_combout ),
	.datab(gnd),
	.datac(\ALU_0|Add1~0_combout ),
	.datad(\ALU_0|Add0~0_combout ),
	.cin(gnd),
	.combout(\ALU_0|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_0|Selector31~0 .lut_mask = 16'hF5A0;
defparam \ALU_0|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N14
cycloneive_lcell_comb \mux_mem_dados|out[0]~0 (
// Equation(s):
// \mux_mem_dados|out[0]~0_combout  = (\control_unit|Decoder0~1_combout  & ((\Mem_dados|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (!\control_unit|Decoder0~1_combout  & (\ALU_0|Selector31~0_combout ))

	.dataa(\ALU_0|Selector31~0_combout ),
	.datab(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(gnd),
	.datad(\control_unit|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\mux_mem_dados|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_mem_dados|out[0]~0 .lut_mask = 16'hCCAA;
defparam \mux_mem_dados|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X79_Y0_N8
cycloneive_io_ibuf \entrada[0]~input (
	.i(entrada[0]),
	.ibar(gnd),
	.o(\entrada[0]~input_o ));
// synopsys translate_off
defparam \entrada[0]~input .bus_hold = "false";
defparam \entrada[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N22
cycloneive_lcell_comb \comb_7|out[0]~0 (
// Equation(s):
// \comb_7|out[0]~0_combout  = (\control_unit|Decoder0~2_combout  & ((\entrada[0]~input_o ))) # (!\control_unit|Decoder0~2_combout  & (\mux_mem_dados|out[0]~0_combout ))

	.dataa(gnd),
	.datab(\control_unit|Decoder0~2_combout ),
	.datac(\mux_mem_dados|out[0]~0_combout ),
	.datad(\entrada[0]~input_o ),
	.cin(gnd),
	.combout(\comb_7|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_7|out[0]~0 .lut_mask = 16'hFC30;
defparam \comb_7|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N13
dffeas \banco_registers|registers_rtl_0_bypass[42] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_0_bypass [42]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N12
cycloneive_lcell_comb \banco_registers|Mux32~3 (
// Equation(s):
// \banco_registers|Mux32~3_combout  = (\banco_registers|Mux32~1_combout  & (\banco_registers|Mux32~2_combout  & (\banco_registers|registers_rtl_0_bypass [42] & \banco_registers|Mux32~0_combout )))

	.dataa(\banco_registers|Mux32~1_combout ),
	.datab(\banco_registers|Mux32~2_combout ),
	.datac(\banco_registers|registers_rtl_0_bypass [42]),
	.datad(\banco_registers|Mux32~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux32~3_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux32~3 .lut_mask = 16'h8000;
defparam \banco_registers|Mux32~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N0
cycloneive_lcell_comb \banco_registers|Mux32~31 (
// Equation(s):
// \banco_registers|Mux32~31_combout  = (\banco_registers|Mux32~3_combout ) # (\banco_registers|Mux32~4_combout )

	.dataa(\banco_registers|Mux32~3_combout ),
	.datab(gnd),
	.datac(\banco_registers|Mux32~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco_registers|Mux32~31_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux32~31 .lut_mask = 16'hFAFA;
defparam \banco_registers|Mux32~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N14
cycloneive_lcell_comb \comb_7|out[27]~27 (
// Equation(s):
// \comb_7|out[27]~27_combout  = (!\control_unit|Decoder0~2_combout  & ((\control_unit|Decoder0~1_combout  & (\Mem_dados|ram_rtl_0|auto_generated|ram_block1a27 )) # (!\control_unit|Decoder0~1_combout  & ((\ALU_0|Selector4~0_combout )))))

	.dataa(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a27 ),
	.datab(\control_unit|Decoder0~1_combout ),
	.datac(\ALU_0|Selector4~0_combout ),
	.datad(\control_unit|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\comb_7|out[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \comb_7|out[27]~27 .lut_mask = 16'h00B8;
defparam \comb_7|out[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y40_N5
dffeas \banco_registers|registers_rtl_1_bypass[15] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[27]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers_rtl_1_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers_rtl_1_bypass[15] .is_wysiwyg = "true";
defparam \banco_registers|registers_rtl_1_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N4
cycloneive_lcell_comb \banco_registers|Mux0~31 (
// Equation(s):
// \banco_registers|Mux0~31_combout  = (\banco_registers|Mux0~3_combout  & (\banco_registers|registers_rtl_1_bypass [15])) # (!\banco_registers|Mux0~3_combout  & ((\banco_registers|registers_rtl_1|auto_generated|ram_block1a4 )))

	.dataa(gnd),
	.datab(\banco_registers|Mux0~3_combout ),
	.datac(\banco_registers|registers_rtl_1_bypass [15]),
	.datad(\banco_registers|registers_rtl_1|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\banco_registers|Mux0~31_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux0~31 .lut_mask = 16'hF3C0;
defparam \banco_registers|Mux0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N30
cycloneive_lcell_comb \ALU_0|Selector4~0 (
// Equation(s):
// \ALU_0|Selector4~0_combout  = (\alu_controle|Controle[2]~0_combout  & (\ALU_0|Add1~54_combout )) # (!\alu_controle|Controle[2]~0_combout  & ((\ALU_0|Add0~54_combout )))

	.dataa(gnd),
	.datab(\alu_controle|Controle[2]~0_combout ),
	.datac(\ALU_0|Add1~54_combout ),
	.datad(\ALU_0|Add0~54_combout ),
	.cin(gnd),
	.combout(\ALU_0|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_0|Selector4~0 .lut_mask = 16'hF3C0;
defparam \ALU_0|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N12
cycloneive_lcell_comb \chave_do_desvio~8 (
// Equation(s):
// \chave_do_desvio~8_combout  = (!\ALU_0|Selector4~0_combout  & (!\ALU_0|Selector6~0_combout  & (!\ALU_0|Selector5~0_combout  & !\ALU_0|Selector7~0_combout )))

	.dataa(\ALU_0|Selector4~0_combout ),
	.datab(\ALU_0|Selector6~0_combout ),
	.datac(\ALU_0|Selector5~0_combout ),
	.datad(\ALU_0|Selector7~0_combout ),
	.cin(gnd),
	.combout(\chave_do_desvio~8_combout ),
	.cout());
// synopsys translate_off
defparam \chave_do_desvio~8 .lut_mask = 16'h0001;
defparam \chave_do_desvio~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N30
cycloneive_lcell_comb \chave_do_desvio~9 (
// Equation(s):
// \chave_do_desvio~9_combout  = (!\ALU_0|Selector3~0_combout  & ((\alu_controle|Controle[2]~0_combout  & (!\ALU_0|Add1~58_combout )) # (!\alu_controle|Controle[2]~0_combout  & ((!\ALU_0|Add0~58_combout )))))

	.dataa(\ALU_0|Add1~58_combout ),
	.datab(\ALU_0|Selector3~0_combout ),
	.datac(\alu_controle|Controle[2]~0_combout ),
	.datad(\ALU_0|Add0~58_combout ),
	.cin(gnd),
	.combout(\chave_do_desvio~9_combout ),
	.cout());
// synopsys translate_off
defparam \chave_do_desvio~9 .lut_mask = 16'h1013;
defparam \chave_do_desvio~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N14
cycloneive_lcell_comb \chave_do_desvio~10 (
// Equation(s):
// \chave_do_desvio~10_combout  = (\chave_do_desvio~8_combout  & (\chave_do_desvio~9_combout  & (!\ALU_0|Selector0~0_combout  & !\ALU_0|Selector1~0_combout )))

	.dataa(\chave_do_desvio~8_combout ),
	.datab(\chave_do_desvio~9_combout ),
	.datac(\ALU_0|Selector0~0_combout ),
	.datad(\ALU_0|Selector1~0_combout ),
	.cin(gnd),
	.combout(\chave_do_desvio~10_combout ),
	.cout());
// synopsys translate_off
defparam \chave_do_desvio~10 .lut_mask = 16'h0008;
defparam \chave_do_desvio~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N14
cycloneive_lcell_comb \control_unit|WideOr2~0 (
// Equation(s):
// \control_unit|WideOr2~0_combout  = (!\mem_instru|Instruction [28] & ((\mem_instru|Instruction [29] & (!\mem_instru|Instruction [26] & !\mem_instru|Instruction [27])) # (!\mem_instru|Instruction [29] & ((\mem_instru|Instruction [27])))))

	.dataa(\mem_instru|Instruction [26]),
	.datab(\mem_instru|Instruction [29]),
	.datac(\mem_instru|Instruction [27]),
	.datad(\mem_instru|Instruction [28]),
	.cin(gnd),
	.combout(\control_unit|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|WideOr2~0 .lut_mask = 16'h0034;
defparam \control_unit|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N12
cycloneive_lcell_comb \chave_do_desvio~2 (
// Equation(s):
// \chave_do_desvio~2_combout  = (!\ALU_0|Selector20~0_combout  & (!\ALU_0|Selector23~0_combout  & (!\ALU_0|Selector21~0_combout  & !\ALU_0|Selector22~0_combout )))

	.dataa(\ALU_0|Selector20~0_combout ),
	.datab(\ALU_0|Selector23~0_combout ),
	.datac(\ALU_0|Selector21~0_combout ),
	.datad(\ALU_0|Selector22~0_combout ),
	.cin(gnd),
	.combout(\chave_do_desvio~2_combout ),
	.cout());
// synopsys translate_off
defparam \chave_do_desvio~2 .lut_mask = 16'h0001;
defparam \chave_do_desvio~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N18
cycloneive_lcell_comb \chave_do_desvio~1 (
// Equation(s):
// \chave_do_desvio~1_combout  = (!\ALU_0|Selector27~0_combout  & (!\ALU_0|Selector25~0_combout  & (!\ALU_0|Selector24~0_combout  & !\ALU_0|Selector26~0_combout )))

	.dataa(\ALU_0|Selector27~0_combout ),
	.datab(\ALU_0|Selector25~0_combout ),
	.datac(\ALU_0|Selector24~0_combout ),
	.datad(\ALU_0|Selector26~0_combout ),
	.cin(gnd),
	.combout(\chave_do_desvio~1_combout ),
	.cout());
// synopsys translate_off
defparam \chave_do_desvio~1 .lut_mask = 16'h0001;
defparam \chave_do_desvio~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N14
cycloneive_lcell_comb \chave_do_desvio~3 (
// Equation(s):
// \chave_do_desvio~3_combout  = (!\ALU_0|Selector17~0_combout  & (!\ALU_0|Selector19~0_combout  & (!\ALU_0|Selector16~0_combout  & !\ALU_0|Selector18~0_combout )))

	.dataa(\ALU_0|Selector17~0_combout ),
	.datab(\ALU_0|Selector19~0_combout ),
	.datac(\ALU_0|Selector16~0_combout ),
	.datad(\ALU_0|Selector18~0_combout ),
	.cin(gnd),
	.combout(\chave_do_desvio~3_combout ),
	.cout());
// synopsys translate_off
defparam \chave_do_desvio~3 .lut_mask = 16'h0001;
defparam \chave_do_desvio~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N24
cycloneive_lcell_comb \chave_do_desvio~0 (
// Equation(s):
// \chave_do_desvio~0_combout  = (!\ALU_0|Selector30~0_combout  & (!\ALU_0|Selector31~0_combout  & (!\ALU_0|Selector29~0_combout  & !\ALU_0|Selector28~0_combout )))

	.dataa(\ALU_0|Selector30~0_combout ),
	.datab(\ALU_0|Selector31~0_combout ),
	.datac(\ALU_0|Selector29~0_combout ),
	.datad(\ALU_0|Selector28~0_combout ),
	.cin(gnd),
	.combout(\chave_do_desvio~0_combout ),
	.cout());
// synopsys translate_off
defparam \chave_do_desvio~0 .lut_mask = 16'h0001;
defparam \chave_do_desvio~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y43_N30
cycloneive_lcell_comb \chave_do_desvio~4 (
// Equation(s):
// \chave_do_desvio~4_combout  = (\chave_do_desvio~2_combout  & (\chave_do_desvio~1_combout  & (\chave_do_desvio~3_combout  & \chave_do_desvio~0_combout )))

	.dataa(\chave_do_desvio~2_combout ),
	.datab(\chave_do_desvio~1_combout ),
	.datac(\chave_do_desvio~3_combout ),
	.datad(\chave_do_desvio~0_combout ),
	.cin(gnd),
	.combout(\chave_do_desvio~4_combout ),
	.cout());
// synopsys translate_off
defparam \chave_do_desvio~4 .lut_mask = 16'h8000;
defparam \chave_do_desvio~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N30
cycloneive_lcell_comb \chave_do_desvio~6 (
// Equation(s):
// \chave_do_desvio~6_combout  = (!\ALU_0|Selector11~0_combout  & ((\alu_controle|Controle[2]~0_combout  & (!\ALU_0|Add1~42_combout )) # (!\alu_controle|Controle[2]~0_combout  & ((!\ALU_0|Add0~42_combout )))))

	.dataa(\ALU_0|Selector11~0_combout ),
	.datab(\alu_controle|Controle[2]~0_combout ),
	.datac(\ALU_0|Add1~42_combout ),
	.datad(\ALU_0|Add0~42_combout ),
	.cin(gnd),
	.combout(\chave_do_desvio~6_combout ),
	.cout());
// synopsys translate_off
defparam \chave_do_desvio~6 .lut_mask = 16'h0415;
defparam \chave_do_desvio~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N6
cycloneive_lcell_comb \chave_do_desvio~5 (
// Equation(s):
// \chave_do_desvio~5_combout  = (!\ALU_0|Selector13~0_combout  & (!\ALU_0|Selector15~0_combout  & (!\ALU_0|Selector12~0_combout  & !\ALU_0|Selector14~0_combout )))

	.dataa(\ALU_0|Selector13~0_combout ),
	.datab(\ALU_0|Selector15~0_combout ),
	.datac(\ALU_0|Selector12~0_combout ),
	.datad(\ALU_0|Selector14~0_combout ),
	.cin(gnd),
	.combout(\chave_do_desvio~5_combout ),
	.cout());
// synopsys translate_off
defparam \chave_do_desvio~5 .lut_mask = 16'h0001;
defparam \chave_do_desvio~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N24
cycloneive_lcell_comb \chave_do_desvio~7 (
// Equation(s):
// \chave_do_desvio~7_combout  = (\chave_do_desvio~6_combout  & (!\ALU_0|Selector9~0_combout  & (!\ALU_0|Selector8~0_combout  & \chave_do_desvio~5_combout )))

	.dataa(\chave_do_desvio~6_combout ),
	.datab(\ALU_0|Selector9~0_combout ),
	.datac(\ALU_0|Selector8~0_combout ),
	.datad(\chave_do_desvio~5_combout ),
	.cin(gnd),
	.combout(\chave_do_desvio~7_combout ),
	.cout());
// synopsys translate_off
defparam \chave_do_desvio~7 .lut_mask = 16'h0200;
defparam \chave_do_desvio~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N18
cycloneive_lcell_comb \chave_do_desvio~11 (
// Equation(s):
// \chave_do_desvio~11_combout  = (\chave_do_desvio~10_combout  & (\control_unit|WideOr2~0_combout  & (\chave_do_desvio~4_combout  & \chave_do_desvio~7_combout )))

	.dataa(\chave_do_desvio~10_combout ),
	.datab(\control_unit|WideOr2~0_combout ),
	.datac(\chave_do_desvio~4_combout ),
	.datad(\chave_do_desvio~7_combout ),
	.cin(gnd),
	.combout(\chave_do_desvio~11_combout ),
	.cout());
// synopsys translate_off
defparam \chave_do_desvio~11 .lut_mask = 16'h8000;
defparam \chave_do_desvio~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y51_N3
dffeas \Program_counter_0|PC_mais_1[1] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\Program_counter_0|PC_mais_1[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_counter_0|PC_mais_1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_counter_0|PC_mais_1[1] .is_wysiwyg = "true";
defparam \Program_counter_0|PC_mais_1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N0
cycloneive_lcell_comb \mux_PC_ou_Desvio|out[1]~1 (
// Equation(s):
// \mux_PC_ou_Desvio|out[1]~1_combout  = (\chave_do_desvio~11_combout  & (\mem_instru|Instruction [1])) # (!\chave_do_desvio~11_combout  & ((\Program_counter_0|PC_mais_1 [1])))

	.dataa(\chave_do_desvio~11_combout ),
	.datab(gnd),
	.datac(\mem_instru|Instruction [1]),
	.datad(\Program_counter_0|PC_mais_1 [1]),
	.cin(gnd),
	.combout(\mux_PC_ou_Desvio|out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_PC_ou_Desvio|out[1]~1 .lut_mask = 16'hF5A0;
defparam \mux_PC_ou_Desvio|out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y51_N1
dffeas \Program_counter_0|PC[1] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\mux_PC_ou_Desvio|out[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_counter_0|PC [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_counter_0|PC[1] .is_wysiwyg = "true";
defparam \Program_counter_0|PC[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N0
cycloneive_lcell_comb \mem_instru|rom~8195 (
// Equation(s):
// \mem_instru|rom~8195_combout  = (\Program_counter_0|PC [1] & ((\Program_counter_0|PC [2] & (\Program_counter_0|PC_mais_1 [0] & !\Program_counter_0|PC [3])) # (!\Program_counter_0|PC [2] & ((\Program_counter_0|PC [3])))))

	.dataa(\Program_counter_0|PC [2]),
	.datab(\Program_counter_0|PC_mais_1 [0]),
	.datac(\Program_counter_0|PC [1]),
	.datad(\Program_counter_0|PC [3]),
	.cin(gnd),
	.combout(\mem_instru|rom~8195_combout ),
	.cout());
// synopsys translate_off
defparam \mem_instru|rom~8195 .lut_mask = 16'h5080;
defparam \mem_instru|rom~8195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N8
cycloneive_lcell_comb \mem_instru|rom~8196 (
// Equation(s):
// \mem_instru|rom~8196_combout  = (\mem_instru|rom~8195_combout  & \mem_instru|rom~8193_combout )

	.dataa(gnd),
	.datab(\mem_instru|rom~8195_combout ),
	.datac(gnd),
	.datad(\mem_instru|rom~8193_combout ),
	.cin(gnd),
	.combout(\mem_instru|rom~8196_combout ),
	.cout());
// synopsys translate_off
defparam \mem_instru|rom~8196 .lut_mask = 16'hCC00;
defparam \mem_instru|rom~8196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y43_N9
dffeas \mem_instru|Instruction[1] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\mem_instru|rom~8196_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_instru|Instruction [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_instru|Instruction[1] .is_wysiwyg = "true";
defparam \mem_instru|Instruction[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y51_N5
dffeas \Program_counter_0|PC_mais_1[2] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\Program_counter_0|PC_mais_1[2]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_counter_0|PC_mais_1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_counter_0|PC_mais_1[2] .is_wysiwyg = "true";
defparam \Program_counter_0|PC_mais_1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N26
cycloneive_lcell_comb \mux_PC_ou_Desvio|out[2]~2 (
// Equation(s):
// \mux_PC_ou_Desvio|out[2]~2_combout  = (\chave_do_desvio~11_combout  & (\mem_instru|Instruction [1])) # (!\chave_do_desvio~11_combout  & ((\Program_counter_0|PC_mais_1 [2])))

	.dataa(\mem_instru|Instruction [1]),
	.datab(gnd),
	.datac(\Program_counter_0|PC_mais_1 [2]),
	.datad(\chave_do_desvio~11_combout ),
	.cin(gnd),
	.combout(\mux_PC_ou_Desvio|out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_PC_ou_Desvio|out[2]~2 .lut_mask = 16'hAAF0;
defparam \mux_PC_ou_Desvio|out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y51_N27
dffeas \Program_counter_0|PC[2] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\mux_PC_ou_Desvio|out[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_counter_0|PC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_counter_0|PC[2] .is_wysiwyg = "true";
defparam \Program_counter_0|PC[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N16
cycloneive_lcell_comb \mem_instru|rom~8211 (
// Equation(s):
// \mem_instru|rom~8211_combout  = (\Program_counter_0|PC_mais_1 [0] & ((\Program_counter_0|PC [1] & ((\Program_counter_0|PC [3]))) # (!\Program_counter_0|PC [1] & ((\Program_counter_0|PC [2]) # (!\Program_counter_0|PC [3]))))) # 
// (!\Program_counter_0|PC_mais_1 [0] & (((\Program_counter_0|PC [3]))))

	.dataa(\Program_counter_0|PC [2]),
	.datab(\Program_counter_0|PC_mais_1 [0]),
	.datac(\Program_counter_0|PC [1]),
	.datad(\Program_counter_0|PC [3]),
	.cin(gnd),
	.combout(\mem_instru|rom~8211_combout ),
	.cout());
// synopsys translate_off
defparam \mem_instru|rom~8211 .lut_mask = 16'hFB0C;
defparam \mem_instru|rom~8211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N26
cycloneive_lcell_comb \mem_instru|rom~8212 (
// Equation(s):
// \mem_instru|rom~8212_combout  = (!\mem_instru|rom~8211_combout  & \mem_instru|rom~8193_combout )

	.dataa(gnd),
	.datab(\mem_instru|rom~8211_combout ),
	.datac(gnd),
	.datad(\mem_instru|rom~8193_combout ),
	.cin(gnd),
	.combout(\mem_instru|rom~8212_combout ),
	.cout());
// synopsys translate_off
defparam \mem_instru|rom~8212 .lut_mask = 16'h3300;
defparam \mem_instru|rom~8212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y43_N27
dffeas \mem_instru|Instruction[26] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\mem_instru|rom~8212_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_instru|Instruction [26]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_instru|Instruction[26] .is_wysiwyg = "true";
defparam \mem_instru|Instruction[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N28
cycloneive_lcell_comb \control_unit|Decoder0~5 (
// Equation(s):
// \control_unit|Decoder0~5_combout  = (\mem_instru|Instruction [26] & (\mem_instru|Instruction [29] & (!\mem_instru|Instruction [27] & \mem_instru|Instruction [28])))

	.dataa(\mem_instru|Instruction [26]),
	.datab(\mem_instru|Instruction [29]),
	.datac(\mem_instru|Instruction [27]),
	.datad(\mem_instru|Instruction [28]),
	.cin(gnd),
	.combout(\control_unit|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|Decoder0~5 .lut_mask = 16'h0800;
defparam \control_unit|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y54_N4
cycloneive_lcell_comb \div_freq|counter[0]~28 (
// Equation(s):
// \div_freq|counter[0]~28_combout  = \div_freq|counter [0] $ (VCC)
// \div_freq|counter[0]~29  = CARRY(\div_freq|counter [0])

	.dataa(gnd),
	.datab(\div_freq|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\div_freq|counter[0]~28_combout ),
	.cout(\div_freq|counter[0]~29 ));
// synopsys translate_off
defparam \div_freq|counter[0]~28 .lut_mask = 16'h33CC;
defparam \div_freq|counter[0]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y54_N5
dffeas \div_freq|counter[0] (
	.clk(\clock_FPGA~inputclkctrl_outclk ),
	.d(\div_freq|counter[0]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div_freq|LessThan1~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_freq|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \div_freq|counter[0] .is_wysiwyg = "true";
defparam \div_freq|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y54_N6
cycloneive_lcell_comb \div_freq|counter[1]~30 (
// Equation(s):
// \div_freq|counter[1]~30_combout  = (\div_freq|counter [1] & (!\div_freq|counter[0]~29 )) # (!\div_freq|counter [1] & ((\div_freq|counter[0]~29 ) # (GND)))
// \div_freq|counter[1]~31  = CARRY((!\div_freq|counter[0]~29 ) # (!\div_freq|counter [1]))

	.dataa(\div_freq|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_freq|counter[0]~29 ),
	.combout(\div_freq|counter[1]~30_combout ),
	.cout(\div_freq|counter[1]~31 ));
// synopsys translate_off
defparam \div_freq|counter[1]~30 .lut_mask = 16'h5A5F;
defparam \div_freq|counter[1]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y54_N7
dffeas \div_freq|counter[1] (
	.clk(\clock_FPGA~inputclkctrl_outclk ),
	.d(\div_freq|counter[1]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div_freq|LessThan1~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_freq|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \div_freq|counter[1] .is_wysiwyg = "true";
defparam \div_freq|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y54_N8
cycloneive_lcell_comb \div_freq|counter[2]~32 (
// Equation(s):
// \div_freq|counter[2]~32_combout  = (\div_freq|counter [2] & (\div_freq|counter[1]~31  $ (GND))) # (!\div_freq|counter [2] & (!\div_freq|counter[1]~31  & VCC))
// \div_freq|counter[2]~33  = CARRY((\div_freq|counter [2] & !\div_freq|counter[1]~31 ))

	.dataa(gnd),
	.datab(\div_freq|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_freq|counter[1]~31 ),
	.combout(\div_freq|counter[2]~32_combout ),
	.cout(\div_freq|counter[2]~33 ));
// synopsys translate_off
defparam \div_freq|counter[2]~32 .lut_mask = 16'hC30C;
defparam \div_freq|counter[2]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y54_N9
dffeas \div_freq|counter[2] (
	.clk(\clock_FPGA~inputclkctrl_outclk ),
	.d(\div_freq|counter[2]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div_freq|LessThan1~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_freq|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \div_freq|counter[2] .is_wysiwyg = "true";
defparam \div_freq|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y54_N10
cycloneive_lcell_comb \div_freq|counter[3]~34 (
// Equation(s):
// \div_freq|counter[3]~34_combout  = (\div_freq|counter [3] & (!\div_freq|counter[2]~33 )) # (!\div_freq|counter [3] & ((\div_freq|counter[2]~33 ) # (GND)))
// \div_freq|counter[3]~35  = CARRY((!\div_freq|counter[2]~33 ) # (!\div_freq|counter [3]))

	.dataa(\div_freq|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_freq|counter[2]~33 ),
	.combout(\div_freq|counter[3]~34_combout ),
	.cout(\div_freq|counter[3]~35 ));
// synopsys translate_off
defparam \div_freq|counter[3]~34 .lut_mask = 16'h5A5F;
defparam \div_freq|counter[3]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y54_N11
dffeas \div_freq|counter[3] (
	.clk(\clock_FPGA~inputclkctrl_outclk ),
	.d(\div_freq|counter[3]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div_freq|LessThan1~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_freq|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \div_freq|counter[3] .is_wysiwyg = "true";
defparam \div_freq|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y54_N12
cycloneive_lcell_comb \div_freq|counter[4]~36 (
// Equation(s):
// \div_freq|counter[4]~36_combout  = (\div_freq|counter [4] & (\div_freq|counter[3]~35  $ (GND))) # (!\div_freq|counter [4] & (!\div_freq|counter[3]~35  & VCC))
// \div_freq|counter[4]~37  = CARRY((\div_freq|counter [4] & !\div_freq|counter[3]~35 ))

	.dataa(\div_freq|counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_freq|counter[3]~35 ),
	.combout(\div_freq|counter[4]~36_combout ),
	.cout(\div_freq|counter[4]~37 ));
// synopsys translate_off
defparam \div_freq|counter[4]~36 .lut_mask = 16'hA50A;
defparam \div_freq|counter[4]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y54_N13
dffeas \div_freq|counter[4] (
	.clk(\clock_FPGA~inputclkctrl_outclk ),
	.d(\div_freq|counter[4]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div_freq|LessThan1~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_freq|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \div_freq|counter[4] .is_wysiwyg = "true";
defparam \div_freq|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y54_N14
cycloneive_lcell_comb \div_freq|counter[5]~38 (
// Equation(s):
// \div_freq|counter[5]~38_combout  = (\div_freq|counter [5] & (!\div_freq|counter[4]~37 )) # (!\div_freq|counter [5] & ((\div_freq|counter[4]~37 ) # (GND)))
// \div_freq|counter[5]~39  = CARRY((!\div_freq|counter[4]~37 ) # (!\div_freq|counter [5]))

	.dataa(gnd),
	.datab(\div_freq|counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_freq|counter[4]~37 ),
	.combout(\div_freq|counter[5]~38_combout ),
	.cout(\div_freq|counter[5]~39 ));
// synopsys translate_off
defparam \div_freq|counter[5]~38 .lut_mask = 16'h3C3F;
defparam \div_freq|counter[5]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y54_N15
dffeas \div_freq|counter[5] (
	.clk(\clock_FPGA~inputclkctrl_outclk ),
	.d(\div_freq|counter[5]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div_freq|LessThan1~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_freq|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \div_freq|counter[5] .is_wysiwyg = "true";
defparam \div_freq|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y54_N16
cycloneive_lcell_comb \div_freq|counter[6]~40 (
// Equation(s):
// \div_freq|counter[6]~40_combout  = (\div_freq|counter [6] & (\div_freq|counter[5]~39  $ (GND))) # (!\div_freq|counter [6] & (!\div_freq|counter[5]~39  & VCC))
// \div_freq|counter[6]~41  = CARRY((\div_freq|counter [6] & !\div_freq|counter[5]~39 ))

	.dataa(gnd),
	.datab(\div_freq|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_freq|counter[5]~39 ),
	.combout(\div_freq|counter[6]~40_combout ),
	.cout(\div_freq|counter[6]~41 ));
// synopsys translate_off
defparam \div_freq|counter[6]~40 .lut_mask = 16'hC30C;
defparam \div_freq|counter[6]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y54_N17
dffeas \div_freq|counter[6] (
	.clk(\clock_FPGA~inputclkctrl_outclk ),
	.d(\div_freq|counter[6]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div_freq|LessThan1~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_freq|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \div_freq|counter[6] .is_wysiwyg = "true";
defparam \div_freq|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y54_N18
cycloneive_lcell_comb \div_freq|counter[7]~42 (
// Equation(s):
// \div_freq|counter[7]~42_combout  = (\div_freq|counter [7] & (!\div_freq|counter[6]~41 )) # (!\div_freq|counter [7] & ((\div_freq|counter[6]~41 ) # (GND)))
// \div_freq|counter[7]~43  = CARRY((!\div_freq|counter[6]~41 ) # (!\div_freq|counter [7]))

	.dataa(gnd),
	.datab(\div_freq|counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_freq|counter[6]~41 ),
	.combout(\div_freq|counter[7]~42_combout ),
	.cout(\div_freq|counter[7]~43 ));
// synopsys translate_off
defparam \div_freq|counter[7]~42 .lut_mask = 16'h3C3F;
defparam \div_freq|counter[7]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y54_N19
dffeas \div_freq|counter[7] (
	.clk(\clock_FPGA~inputclkctrl_outclk ),
	.d(\div_freq|counter[7]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div_freq|LessThan1~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_freq|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \div_freq|counter[7] .is_wysiwyg = "true";
defparam \div_freq|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y54_N20
cycloneive_lcell_comb \div_freq|counter[8]~44 (
// Equation(s):
// \div_freq|counter[8]~44_combout  = (\div_freq|counter [8] & (\div_freq|counter[7]~43  $ (GND))) # (!\div_freq|counter [8] & (!\div_freq|counter[7]~43  & VCC))
// \div_freq|counter[8]~45  = CARRY((\div_freq|counter [8] & !\div_freq|counter[7]~43 ))

	.dataa(gnd),
	.datab(\div_freq|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_freq|counter[7]~43 ),
	.combout(\div_freq|counter[8]~44_combout ),
	.cout(\div_freq|counter[8]~45 ));
// synopsys translate_off
defparam \div_freq|counter[8]~44 .lut_mask = 16'hC30C;
defparam \div_freq|counter[8]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y54_N21
dffeas \div_freq|counter[8] (
	.clk(\clock_FPGA~inputclkctrl_outclk ),
	.d(\div_freq|counter[8]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div_freq|LessThan1~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_freq|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \div_freq|counter[8] .is_wysiwyg = "true";
defparam \div_freq|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y54_N22
cycloneive_lcell_comb \div_freq|counter[9]~46 (
// Equation(s):
// \div_freq|counter[9]~46_combout  = (\div_freq|counter [9] & (!\div_freq|counter[8]~45 )) # (!\div_freq|counter [9] & ((\div_freq|counter[8]~45 ) # (GND)))
// \div_freq|counter[9]~47  = CARRY((!\div_freq|counter[8]~45 ) # (!\div_freq|counter [9]))

	.dataa(\div_freq|counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_freq|counter[8]~45 ),
	.combout(\div_freq|counter[9]~46_combout ),
	.cout(\div_freq|counter[9]~47 ));
// synopsys translate_off
defparam \div_freq|counter[9]~46 .lut_mask = 16'h5A5F;
defparam \div_freq|counter[9]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y54_N23
dffeas \div_freq|counter[9] (
	.clk(\clock_FPGA~inputclkctrl_outclk ),
	.d(\div_freq|counter[9]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div_freq|LessThan1~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_freq|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \div_freq|counter[9] .is_wysiwyg = "true";
defparam \div_freq|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y54_N24
cycloneive_lcell_comb \div_freq|counter[10]~48 (
// Equation(s):
// \div_freq|counter[10]~48_combout  = (\div_freq|counter [10] & (\div_freq|counter[9]~47  $ (GND))) # (!\div_freq|counter [10] & (!\div_freq|counter[9]~47  & VCC))
// \div_freq|counter[10]~49  = CARRY((\div_freq|counter [10] & !\div_freq|counter[9]~47 ))

	.dataa(gnd),
	.datab(\div_freq|counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_freq|counter[9]~47 ),
	.combout(\div_freq|counter[10]~48_combout ),
	.cout(\div_freq|counter[10]~49 ));
// synopsys translate_off
defparam \div_freq|counter[10]~48 .lut_mask = 16'hC30C;
defparam \div_freq|counter[10]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y54_N25
dffeas \div_freq|counter[10] (
	.clk(\clock_FPGA~inputclkctrl_outclk ),
	.d(\div_freq|counter[10]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div_freq|LessThan1~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_freq|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \div_freq|counter[10] .is_wysiwyg = "true";
defparam \div_freq|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y54_N26
cycloneive_lcell_comb \div_freq|counter[11]~50 (
// Equation(s):
// \div_freq|counter[11]~50_combout  = (\div_freq|counter [11] & (!\div_freq|counter[10]~49 )) # (!\div_freq|counter [11] & ((\div_freq|counter[10]~49 ) # (GND)))
// \div_freq|counter[11]~51  = CARRY((!\div_freq|counter[10]~49 ) # (!\div_freq|counter [11]))

	.dataa(\div_freq|counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_freq|counter[10]~49 ),
	.combout(\div_freq|counter[11]~50_combout ),
	.cout(\div_freq|counter[11]~51 ));
// synopsys translate_off
defparam \div_freq|counter[11]~50 .lut_mask = 16'h5A5F;
defparam \div_freq|counter[11]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y54_N27
dffeas \div_freq|counter[11] (
	.clk(\clock_FPGA~inputclkctrl_outclk ),
	.d(\div_freq|counter[11]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div_freq|LessThan1~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_freq|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \div_freq|counter[11] .is_wysiwyg = "true";
defparam \div_freq|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y54_N28
cycloneive_lcell_comb \div_freq|counter[12]~52 (
// Equation(s):
// \div_freq|counter[12]~52_combout  = (\div_freq|counter [12] & (\div_freq|counter[11]~51  $ (GND))) # (!\div_freq|counter [12] & (!\div_freq|counter[11]~51  & VCC))
// \div_freq|counter[12]~53  = CARRY((\div_freq|counter [12] & !\div_freq|counter[11]~51 ))

	.dataa(gnd),
	.datab(\div_freq|counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_freq|counter[11]~51 ),
	.combout(\div_freq|counter[12]~52_combout ),
	.cout(\div_freq|counter[12]~53 ));
// synopsys translate_off
defparam \div_freq|counter[12]~52 .lut_mask = 16'hC30C;
defparam \div_freq|counter[12]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y54_N29
dffeas \div_freq|counter[12] (
	.clk(\clock_FPGA~inputclkctrl_outclk ),
	.d(\div_freq|counter[12]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div_freq|LessThan1~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_freq|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \div_freq|counter[12] .is_wysiwyg = "true";
defparam \div_freq|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y54_N30
cycloneive_lcell_comb \div_freq|counter[13]~54 (
// Equation(s):
// \div_freq|counter[13]~54_combout  = (\div_freq|counter [13] & (!\div_freq|counter[12]~53 )) # (!\div_freq|counter [13] & ((\div_freq|counter[12]~53 ) # (GND)))
// \div_freq|counter[13]~55  = CARRY((!\div_freq|counter[12]~53 ) # (!\div_freq|counter [13]))

	.dataa(\div_freq|counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_freq|counter[12]~53 ),
	.combout(\div_freq|counter[13]~54_combout ),
	.cout(\div_freq|counter[13]~55 ));
// synopsys translate_off
defparam \div_freq|counter[13]~54 .lut_mask = 16'h5A5F;
defparam \div_freq|counter[13]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y54_N31
dffeas \div_freq|counter[13] (
	.clk(\clock_FPGA~inputclkctrl_outclk ),
	.d(\div_freq|counter[13]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div_freq|LessThan1~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_freq|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \div_freq|counter[13] .is_wysiwyg = "true";
defparam \div_freq|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y53_N0
cycloneive_lcell_comb \div_freq|counter[14]~56 (
// Equation(s):
// \div_freq|counter[14]~56_combout  = (\div_freq|counter [14] & (\div_freq|counter[13]~55  $ (GND))) # (!\div_freq|counter [14] & (!\div_freq|counter[13]~55  & VCC))
// \div_freq|counter[14]~57  = CARRY((\div_freq|counter [14] & !\div_freq|counter[13]~55 ))

	.dataa(gnd),
	.datab(\div_freq|counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_freq|counter[13]~55 ),
	.combout(\div_freq|counter[14]~56_combout ),
	.cout(\div_freq|counter[14]~57 ));
// synopsys translate_off
defparam \div_freq|counter[14]~56 .lut_mask = 16'hC30C;
defparam \div_freq|counter[14]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y53_N1
dffeas \div_freq|counter[14] (
	.clk(\clock_FPGA~inputclkctrl_outclk ),
	.d(\div_freq|counter[14]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div_freq|LessThan1~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_freq|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \div_freq|counter[14] .is_wysiwyg = "true";
defparam \div_freq|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y53_N2
cycloneive_lcell_comb \div_freq|counter[15]~58 (
// Equation(s):
// \div_freq|counter[15]~58_combout  = (\div_freq|counter [15] & (!\div_freq|counter[14]~57 )) # (!\div_freq|counter [15] & ((\div_freq|counter[14]~57 ) # (GND)))
// \div_freq|counter[15]~59  = CARRY((!\div_freq|counter[14]~57 ) # (!\div_freq|counter [15]))

	.dataa(gnd),
	.datab(\div_freq|counter [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_freq|counter[14]~57 ),
	.combout(\div_freq|counter[15]~58_combout ),
	.cout(\div_freq|counter[15]~59 ));
// synopsys translate_off
defparam \div_freq|counter[15]~58 .lut_mask = 16'h3C3F;
defparam \div_freq|counter[15]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y53_N3
dffeas \div_freq|counter[15] (
	.clk(\clock_FPGA~inputclkctrl_outclk ),
	.d(\div_freq|counter[15]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div_freq|LessThan1~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_freq|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \div_freq|counter[15] .is_wysiwyg = "true";
defparam \div_freq|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y53_N4
cycloneive_lcell_comb \div_freq|counter[16]~60 (
// Equation(s):
// \div_freq|counter[16]~60_combout  = (\div_freq|counter [16] & (\div_freq|counter[15]~59  $ (GND))) # (!\div_freq|counter [16] & (!\div_freq|counter[15]~59  & VCC))
// \div_freq|counter[16]~61  = CARRY((\div_freq|counter [16] & !\div_freq|counter[15]~59 ))

	.dataa(gnd),
	.datab(\div_freq|counter [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_freq|counter[15]~59 ),
	.combout(\div_freq|counter[16]~60_combout ),
	.cout(\div_freq|counter[16]~61 ));
// synopsys translate_off
defparam \div_freq|counter[16]~60 .lut_mask = 16'hC30C;
defparam \div_freq|counter[16]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y53_N5
dffeas \div_freq|counter[16] (
	.clk(\clock_FPGA~inputclkctrl_outclk ),
	.d(\div_freq|counter[16]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div_freq|LessThan1~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_freq|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \div_freq|counter[16] .is_wysiwyg = "true";
defparam \div_freq|counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y53_N6
cycloneive_lcell_comb \div_freq|counter[17]~62 (
// Equation(s):
// \div_freq|counter[17]~62_combout  = (\div_freq|counter [17] & (!\div_freq|counter[16]~61 )) # (!\div_freq|counter [17] & ((\div_freq|counter[16]~61 ) # (GND)))
// \div_freq|counter[17]~63  = CARRY((!\div_freq|counter[16]~61 ) # (!\div_freq|counter [17]))

	.dataa(\div_freq|counter [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_freq|counter[16]~61 ),
	.combout(\div_freq|counter[17]~62_combout ),
	.cout(\div_freq|counter[17]~63 ));
// synopsys translate_off
defparam \div_freq|counter[17]~62 .lut_mask = 16'h5A5F;
defparam \div_freq|counter[17]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y53_N7
dffeas \div_freq|counter[17] (
	.clk(\clock_FPGA~inputclkctrl_outclk ),
	.d(\div_freq|counter[17]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div_freq|LessThan1~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_freq|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \div_freq|counter[17] .is_wysiwyg = "true";
defparam \div_freq|counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y53_N8
cycloneive_lcell_comb \div_freq|counter[18]~64 (
// Equation(s):
// \div_freq|counter[18]~64_combout  = (\div_freq|counter [18] & (\div_freq|counter[17]~63  $ (GND))) # (!\div_freq|counter [18] & (!\div_freq|counter[17]~63  & VCC))
// \div_freq|counter[18]~65  = CARRY((\div_freq|counter [18] & !\div_freq|counter[17]~63 ))

	.dataa(gnd),
	.datab(\div_freq|counter [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_freq|counter[17]~63 ),
	.combout(\div_freq|counter[18]~64_combout ),
	.cout(\div_freq|counter[18]~65 ));
// synopsys translate_off
defparam \div_freq|counter[18]~64 .lut_mask = 16'hC30C;
defparam \div_freq|counter[18]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y53_N9
dffeas \div_freq|counter[18] (
	.clk(\clock_FPGA~inputclkctrl_outclk ),
	.d(\div_freq|counter[18]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div_freq|LessThan1~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_freq|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \div_freq|counter[18] .is_wysiwyg = "true";
defparam \div_freq|counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y53_N10
cycloneive_lcell_comb \div_freq|counter[19]~66 (
// Equation(s):
// \div_freq|counter[19]~66_combout  = (\div_freq|counter [19] & (!\div_freq|counter[18]~65 )) # (!\div_freq|counter [19] & ((\div_freq|counter[18]~65 ) # (GND)))
// \div_freq|counter[19]~67  = CARRY((!\div_freq|counter[18]~65 ) # (!\div_freq|counter [19]))

	.dataa(\div_freq|counter [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_freq|counter[18]~65 ),
	.combout(\div_freq|counter[19]~66_combout ),
	.cout(\div_freq|counter[19]~67 ));
// synopsys translate_off
defparam \div_freq|counter[19]~66 .lut_mask = 16'h5A5F;
defparam \div_freq|counter[19]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y53_N11
dffeas \div_freq|counter[19] (
	.clk(\clock_FPGA~inputclkctrl_outclk ),
	.d(\div_freq|counter[19]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div_freq|LessThan1~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_freq|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \div_freq|counter[19] .is_wysiwyg = "true";
defparam \div_freq|counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y53_N12
cycloneive_lcell_comb \div_freq|counter[20]~68 (
// Equation(s):
// \div_freq|counter[20]~68_combout  = (\div_freq|counter [20] & (\div_freq|counter[19]~67  $ (GND))) # (!\div_freq|counter [20] & (!\div_freq|counter[19]~67  & VCC))
// \div_freq|counter[20]~69  = CARRY((\div_freq|counter [20] & !\div_freq|counter[19]~67 ))

	.dataa(\div_freq|counter [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_freq|counter[19]~67 ),
	.combout(\div_freq|counter[20]~68_combout ),
	.cout(\div_freq|counter[20]~69 ));
// synopsys translate_off
defparam \div_freq|counter[20]~68 .lut_mask = 16'hA50A;
defparam \div_freq|counter[20]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y53_N13
dffeas \div_freq|counter[20] (
	.clk(\clock_FPGA~inputclkctrl_outclk ),
	.d(\div_freq|counter[20]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div_freq|LessThan1~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_freq|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \div_freq|counter[20] .is_wysiwyg = "true";
defparam \div_freq|counter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y53_N14
cycloneive_lcell_comb \div_freq|counter[21]~70 (
// Equation(s):
// \div_freq|counter[21]~70_combout  = (\div_freq|counter [21] & (!\div_freq|counter[20]~69 )) # (!\div_freq|counter [21] & ((\div_freq|counter[20]~69 ) # (GND)))
// \div_freq|counter[21]~71  = CARRY((!\div_freq|counter[20]~69 ) # (!\div_freq|counter [21]))

	.dataa(gnd),
	.datab(\div_freq|counter [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_freq|counter[20]~69 ),
	.combout(\div_freq|counter[21]~70_combout ),
	.cout(\div_freq|counter[21]~71 ));
// synopsys translate_off
defparam \div_freq|counter[21]~70 .lut_mask = 16'h3C3F;
defparam \div_freq|counter[21]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y53_N15
dffeas \div_freq|counter[21] (
	.clk(\clock_FPGA~inputclkctrl_outclk ),
	.d(\div_freq|counter[21]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div_freq|LessThan1~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_freq|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \div_freq|counter[21] .is_wysiwyg = "true";
defparam \div_freq|counter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y53_N16
cycloneive_lcell_comb \div_freq|counter[22]~72 (
// Equation(s):
// \div_freq|counter[22]~72_combout  = (\div_freq|counter [22] & (\div_freq|counter[21]~71  $ (GND))) # (!\div_freq|counter [22] & (!\div_freq|counter[21]~71  & VCC))
// \div_freq|counter[22]~73  = CARRY((\div_freq|counter [22] & !\div_freq|counter[21]~71 ))

	.dataa(gnd),
	.datab(\div_freq|counter [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_freq|counter[21]~71 ),
	.combout(\div_freq|counter[22]~72_combout ),
	.cout(\div_freq|counter[22]~73 ));
// synopsys translate_off
defparam \div_freq|counter[22]~72 .lut_mask = 16'hC30C;
defparam \div_freq|counter[22]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y53_N17
dffeas \div_freq|counter[22] (
	.clk(\clock_FPGA~inputclkctrl_outclk ),
	.d(\div_freq|counter[22]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div_freq|LessThan1~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_freq|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \div_freq|counter[22] .is_wysiwyg = "true";
defparam \div_freq|counter[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y53_N18
cycloneive_lcell_comb \div_freq|counter[23]~74 (
// Equation(s):
// \div_freq|counter[23]~74_combout  = (\div_freq|counter [23] & (!\div_freq|counter[22]~73 )) # (!\div_freq|counter [23] & ((\div_freq|counter[22]~73 ) # (GND)))
// \div_freq|counter[23]~75  = CARRY((!\div_freq|counter[22]~73 ) # (!\div_freq|counter [23]))

	.dataa(gnd),
	.datab(\div_freq|counter [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_freq|counter[22]~73 ),
	.combout(\div_freq|counter[23]~74_combout ),
	.cout(\div_freq|counter[23]~75 ));
// synopsys translate_off
defparam \div_freq|counter[23]~74 .lut_mask = 16'h3C3F;
defparam \div_freq|counter[23]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y53_N19
dffeas \div_freq|counter[23] (
	.clk(\clock_FPGA~inputclkctrl_outclk ),
	.d(\div_freq|counter[23]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div_freq|LessThan1~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_freq|counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \div_freq|counter[23] .is_wysiwyg = "true";
defparam \div_freq|counter[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y54_N2
cycloneive_lcell_comb \div_freq|LessThan1~6 (
// Equation(s):
// \div_freq|LessThan1~6_combout  = (\div_freq|counter [22]) # ((\div_freq|counter [21]) # ((\div_freq|counter [23]) # (\div_freq|counter [20])))

	.dataa(\div_freq|counter [22]),
	.datab(\div_freq|counter [21]),
	.datac(\div_freq|counter [23]),
	.datad(\div_freq|counter [20]),
	.cin(gnd),
	.combout(\div_freq|LessThan1~6_combout ),
	.cout());
// synopsys translate_off
defparam \div_freq|LessThan1~6 .lut_mask = 16'hFFFE;
defparam \div_freq|LessThan1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y53_N28
cycloneive_lcell_comb \div_freq|LessThan1~5 (
// Equation(s):
// \div_freq|LessThan1~5_combout  = (\div_freq|counter [17]) # ((\div_freq|counter [16]) # ((\div_freq|counter [18]) # (\div_freq|counter [19])))

	.dataa(\div_freq|counter [17]),
	.datab(\div_freq|counter [16]),
	.datac(\div_freq|counter [18]),
	.datad(\div_freq|counter [19]),
	.cin(gnd),
	.combout(\div_freq|LessThan1~5_combout ),
	.cout());
// synopsys translate_off
defparam \div_freq|LessThan1~5 .lut_mask = 16'hFFFE;
defparam \div_freq|LessThan1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y53_N20
cycloneive_lcell_comb \div_freq|counter[24]~76 (
// Equation(s):
// \div_freq|counter[24]~76_combout  = (\div_freq|counter [24] & (\div_freq|counter[23]~75  $ (GND))) # (!\div_freq|counter [24] & (!\div_freq|counter[23]~75  & VCC))
// \div_freq|counter[24]~77  = CARRY((\div_freq|counter [24] & !\div_freq|counter[23]~75 ))

	.dataa(gnd),
	.datab(\div_freq|counter [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_freq|counter[23]~75 ),
	.combout(\div_freq|counter[24]~76_combout ),
	.cout(\div_freq|counter[24]~77 ));
// synopsys translate_off
defparam \div_freq|counter[24]~76 .lut_mask = 16'hC30C;
defparam \div_freq|counter[24]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y53_N21
dffeas \div_freq|counter[24] (
	.clk(\clock_FPGA~inputclkctrl_outclk ),
	.d(\div_freq|counter[24]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div_freq|LessThan1~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_freq|counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \div_freq|counter[24] .is_wysiwyg = "true";
defparam \div_freq|counter[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y53_N22
cycloneive_lcell_comb \div_freq|counter[25]~78 (
// Equation(s):
// \div_freq|counter[25]~78_combout  = (\div_freq|counter [25] & (!\div_freq|counter[24]~77 )) # (!\div_freq|counter [25] & ((\div_freq|counter[24]~77 ) # (GND)))
// \div_freq|counter[25]~79  = CARRY((!\div_freq|counter[24]~77 ) # (!\div_freq|counter [25]))

	.dataa(\div_freq|counter [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_freq|counter[24]~77 ),
	.combout(\div_freq|counter[25]~78_combout ),
	.cout(\div_freq|counter[25]~79 ));
// synopsys translate_off
defparam \div_freq|counter[25]~78 .lut_mask = 16'h5A5F;
defparam \div_freq|counter[25]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y53_N23
dffeas \div_freq|counter[25] (
	.clk(\clock_FPGA~inputclkctrl_outclk ),
	.d(\div_freq|counter[25]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div_freq|LessThan1~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_freq|counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \div_freq|counter[25] .is_wysiwyg = "true";
defparam \div_freq|counter[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y53_N24
cycloneive_lcell_comb \div_freq|counter[26]~80 (
// Equation(s):
// \div_freq|counter[26]~80_combout  = (\div_freq|counter [26] & (\div_freq|counter[25]~79  $ (GND))) # (!\div_freq|counter [26] & (!\div_freq|counter[25]~79  & VCC))
// \div_freq|counter[26]~81  = CARRY((\div_freq|counter [26] & !\div_freq|counter[25]~79 ))

	.dataa(gnd),
	.datab(\div_freq|counter [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\div_freq|counter[25]~79 ),
	.combout(\div_freq|counter[26]~80_combout ),
	.cout(\div_freq|counter[26]~81 ));
// synopsys translate_off
defparam \div_freq|counter[26]~80 .lut_mask = 16'hC30C;
defparam \div_freq|counter[26]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y53_N25
dffeas \div_freq|counter[26] (
	.clk(\clock_FPGA~inputclkctrl_outclk ),
	.d(\div_freq|counter[26]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div_freq|LessThan1~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_freq|counter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \div_freq|counter[26] .is_wysiwyg = "true";
defparam \div_freq|counter[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y53_N26
cycloneive_lcell_comb \div_freq|counter[27]~82 (
// Equation(s):
// \div_freq|counter[27]~82_combout  = \div_freq|counter [27] $ (\div_freq|counter[26]~81 )

	.dataa(\div_freq|counter [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\div_freq|counter[26]~81 ),
	.combout(\div_freq|counter[27]~82_combout ),
	.cout());
// synopsys translate_off
defparam \div_freq|counter[27]~82 .lut_mask = 16'h5A5A;
defparam \div_freq|counter[27]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y53_N27
dffeas \div_freq|counter[27] (
	.clk(\clock_FPGA~inputclkctrl_outclk ),
	.d(\div_freq|counter[27]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\div_freq|LessThan1~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_freq|counter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \div_freq|counter[27] .is_wysiwyg = "true";
defparam \div_freq|counter[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y53_N30
cycloneive_lcell_comb \div_freq|LessThan1~7 (
// Equation(s):
// \div_freq|LessThan1~7_combout  = (\div_freq|counter [25]) # ((\div_freq|counter [26]) # ((\div_freq|counter [27]) # (\div_freq|counter [24])))

	.dataa(\div_freq|counter [25]),
	.datab(\div_freq|counter [26]),
	.datac(\div_freq|counter [27]),
	.datad(\div_freq|counter [24]),
	.cin(gnd),
	.combout(\div_freq|LessThan1~7_combout ),
	.cout());
// synopsys translate_off
defparam \div_freq|LessThan1~7 .lut_mask = 16'hFFFE;
defparam \div_freq|LessThan1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y54_N6
cycloneive_lcell_comb \div_freq|LessThan1~3 (
// Equation(s):
// \div_freq|LessThan1~3_combout  = (\div_freq|counter [12]) # ((\div_freq|counter [13]) # ((\div_freq|counter [15]) # (\div_freq|counter [14])))

	.dataa(\div_freq|counter [12]),
	.datab(\div_freq|counter [13]),
	.datac(\div_freq|counter [15]),
	.datad(\div_freq|counter [14]),
	.cin(gnd),
	.combout(\div_freq|LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \div_freq|LessThan1~3 .lut_mask = 16'hFFFE;
defparam \div_freq|LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y54_N12
cycloneive_lcell_comb \div_freq|LessThan1~2 (
// Equation(s):
// \div_freq|LessThan1~2_combout  = (\div_freq|counter [10]) # ((\div_freq|counter [9]) # ((\div_freq|counter [11]) # (\div_freq|counter [8])))

	.dataa(\div_freq|counter [10]),
	.datab(\div_freq|counter [9]),
	.datac(\div_freq|counter [11]),
	.datad(\div_freq|counter [8]),
	.cin(gnd),
	.combout(\div_freq|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \div_freq|LessThan1~2 .lut_mask = 16'hFFFE;
defparam \div_freq|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y54_N0
cycloneive_lcell_comb \div_freq|LessThan1~1 (
// Equation(s):
// \div_freq|LessThan1~1_combout  = (\div_freq|counter [4]) # ((\div_freq|counter [6]) # ((\div_freq|counter [5]) # (\div_freq|counter [7])))

	.dataa(\div_freq|counter [4]),
	.datab(\div_freq|counter [6]),
	.datac(\div_freq|counter [5]),
	.datad(\div_freq|counter [7]),
	.cin(gnd),
	.combout(\div_freq|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \div_freq|LessThan1~1 .lut_mask = 16'hFFFE;
defparam \div_freq|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y54_N10
cycloneive_lcell_comb \div_freq|LessThan1~0 (
// Equation(s):
// \div_freq|LessThan1~0_combout  = (\div_freq|counter [3]) # ((\div_freq|counter [0]) # ((\div_freq|counter [1]) # (\div_freq|counter [2])))

	.dataa(\div_freq|counter [3]),
	.datab(\div_freq|counter [0]),
	.datac(\div_freq|counter [1]),
	.datad(\div_freq|counter [2]),
	.cin(gnd),
	.combout(\div_freq|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \div_freq|LessThan1~0 .lut_mask = 16'hFFFE;
defparam \div_freq|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y54_N24
cycloneive_lcell_comb \div_freq|LessThan1~4 (
// Equation(s):
// \div_freq|LessThan1~4_combout  = (\div_freq|LessThan1~3_combout ) # ((\div_freq|LessThan1~2_combout ) # ((\div_freq|LessThan1~1_combout ) # (\div_freq|LessThan1~0_combout )))

	.dataa(\div_freq|LessThan1~3_combout ),
	.datab(\div_freq|LessThan1~2_combout ),
	.datac(\div_freq|LessThan1~1_combout ),
	.datad(\div_freq|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\div_freq|LessThan1~4_combout ),
	.cout());
// synopsys translate_off
defparam \div_freq|LessThan1~4 .lut_mask = 16'hFFFE;
defparam \div_freq|LessThan1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y54_N18
cycloneive_lcell_comb \div_freq|LessThan1~8 (
// Equation(s):
// \div_freq|LessThan1~8_combout  = (\div_freq|LessThan1~6_combout ) # ((\div_freq|LessThan1~5_combout ) # ((\div_freq|LessThan1~7_combout ) # (\div_freq|LessThan1~4_combout )))

	.dataa(\div_freq|LessThan1~6_combout ),
	.datab(\div_freq|LessThan1~5_combout ),
	.datac(\div_freq|LessThan1~7_combout ),
	.datad(\div_freq|LessThan1~4_combout ),
	.cin(gnd),
	.combout(\div_freq|LessThan1~8_combout ),
	.cout());
// synopsys translate_off
defparam \div_freq|LessThan1~8 .lut_mask = 16'hFFFE;
defparam \div_freq|LessThan1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y54_N8
cycloneive_lcell_comb \div_freq|clock_out~0 (
// Equation(s):
// \div_freq|clock_out~0_combout  = !\div_freq|LessThan1~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\div_freq|LessThan1~8_combout ),
	.cin(gnd),
	.combout(\div_freq|clock_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \div_freq|clock_out~0 .lut_mask = 16'h00FF;
defparam \div_freq|clock_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y54_N9
dffeas \div_freq|clock_out (
	.clk(\clock_FPGA~inputclkctrl_outclk ),
	.d(\div_freq|clock_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div_freq|clock_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \div_freq|clock_out .is_wysiwyg = "true";
defparam \div_freq|clock_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y34_N16
cycloneive_lcell_comb \sys_clock~0 (
// Equation(s):
// \sys_clock~0_combout  = LCELL((\div_freq|clock_out~q  & ((\confirma_bt~input_o ) # (!\control_unit|Decoder0~5_combout ))))

	.dataa(\confirma_bt~input_o ),
	.datab(\control_unit|Decoder0~5_combout ),
	.datac(gnd),
	.datad(\div_freq|clock_out~q ),
	.cin(gnd),
	.combout(\sys_clock~0_combout ),
	.cout());
// synopsys translate_off
defparam \sys_clock~0 .lut_mask = 16'hBB00;
defparam \sys_clock~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \sys_clock~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\sys_clock~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\sys_clock~0clkctrl_outclk ));
// synopsys translate_off
defparam \sys_clock~0clkctrl .clock_type = "global clock";
defparam \sys_clock~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X57_Y51_N1
dffeas \Program_counter_0|PC_mais_1[0] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\Program_counter_0|PC_mais_1[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_counter_0|PC_mais_1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_counter_0|PC_mais_1[0] .is_wysiwyg = "true";
defparam \Program_counter_0|PC_mais_1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N16
cycloneive_lcell_comb \Program_counter_0|PC_mais_1[8]~48 (
// Equation(s):
// \Program_counter_0|PC_mais_1[8]~48_combout  = (\mux_PC_ou_Desvio|out[8]~8_combout  & (\Program_counter_0|PC_mais_1[7]~47  $ (GND))) # (!\mux_PC_ou_Desvio|out[8]~8_combout  & (!\Program_counter_0|PC_mais_1[7]~47  & VCC))
// \Program_counter_0|PC_mais_1[8]~49  = CARRY((\mux_PC_ou_Desvio|out[8]~8_combout  & !\Program_counter_0|PC_mais_1[7]~47 ))

	.dataa(gnd),
	.datab(\mux_PC_ou_Desvio|out[8]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Program_counter_0|PC_mais_1[7]~47 ),
	.combout(\Program_counter_0|PC_mais_1[8]~48_combout ),
	.cout(\Program_counter_0|PC_mais_1[8]~49 ));
// synopsys translate_off
defparam \Program_counter_0|PC_mais_1[8]~48 .lut_mask = 16'hC30C;
defparam \Program_counter_0|PC_mais_1[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y51_N17
dffeas \Program_counter_0|PC_mais_1[8] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\Program_counter_0|PC_mais_1[8]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_counter_0|PC_mais_1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_counter_0|PC_mais_1[8] .is_wysiwyg = "true";
defparam \Program_counter_0|PC_mais_1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N28
cycloneive_lcell_comb \mux_PC_ou_Desvio|out[8]~8 (
// Equation(s):
// \mux_PC_ou_Desvio|out[8]~8_combout  = (\chave_do_desvio~11_combout  & (\mem_instru|Instruction [1])) # (!\chave_do_desvio~11_combout  & ((\Program_counter_0|PC_mais_1 [8])))

	.dataa(\mem_instru|Instruction [1]),
	.datab(gnd),
	.datac(\Program_counter_0|PC_mais_1 [8]),
	.datad(\chave_do_desvio~11_combout ),
	.cin(gnd),
	.combout(\mux_PC_ou_Desvio|out[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mux_PC_ou_Desvio|out[8]~8 .lut_mask = 16'hAAF0;
defparam \mux_PC_ou_Desvio|out[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y51_N29
dffeas \Program_counter_0|PC[8] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\mux_PC_ou_Desvio|out[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_counter_0|PC [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_counter_0|PC[8] .is_wysiwyg = "true";
defparam \Program_counter_0|PC[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N18
cycloneive_lcell_comb \Program_counter_0|PC_mais_1[9]~50 (
// Equation(s):
// \Program_counter_0|PC_mais_1[9]~50_combout  = (\mux_PC_ou_Desvio|out[9]~9_combout  & (!\Program_counter_0|PC_mais_1[8]~49 )) # (!\mux_PC_ou_Desvio|out[9]~9_combout  & ((\Program_counter_0|PC_mais_1[8]~49 ) # (GND)))
// \Program_counter_0|PC_mais_1[9]~51  = CARRY((!\Program_counter_0|PC_mais_1[8]~49 ) # (!\mux_PC_ou_Desvio|out[9]~9_combout ))

	.dataa(\mux_PC_ou_Desvio|out[9]~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Program_counter_0|PC_mais_1[8]~49 ),
	.combout(\Program_counter_0|PC_mais_1[9]~50_combout ),
	.cout(\Program_counter_0|PC_mais_1[9]~51 ));
// synopsys translate_off
defparam \Program_counter_0|PC_mais_1[9]~50 .lut_mask = 16'h5A5F;
defparam \Program_counter_0|PC_mais_1[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y51_N19
dffeas \Program_counter_0|PC_mais_1[9] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\Program_counter_0|PC_mais_1[9]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_counter_0|PC_mais_1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_counter_0|PC_mais_1[9] .is_wysiwyg = "true";
defparam \Program_counter_0|PC_mais_1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N30
cycloneive_lcell_comb \mux_PC_ou_Desvio|out[9]~9 (
// Equation(s):
// \mux_PC_ou_Desvio|out[9]~9_combout  = (\chave_do_desvio~11_combout  & (\mem_instru|Instruction [1])) # (!\chave_do_desvio~11_combout  & ((\Program_counter_0|PC_mais_1 [9])))

	.dataa(\chave_do_desvio~11_combout ),
	.datab(gnd),
	.datac(\mem_instru|Instruction [1]),
	.datad(\Program_counter_0|PC_mais_1 [9]),
	.cin(gnd),
	.combout(\mux_PC_ou_Desvio|out[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mux_PC_ou_Desvio|out[9]~9 .lut_mask = 16'hF5A0;
defparam \mux_PC_ou_Desvio|out[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y51_N31
dffeas \Program_counter_0|PC[9] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\mux_PC_ou_Desvio|out[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_counter_0|PC [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_counter_0|PC[9] .is_wysiwyg = "true";
defparam \Program_counter_0|PC[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N20
cycloneive_lcell_comb \Program_counter_0|PC_mais_1[10]~52 (
// Equation(s):
// \Program_counter_0|PC_mais_1[10]~52_combout  = (\mux_PC_ou_Desvio|out[10]~10_combout  & (\Program_counter_0|PC_mais_1[9]~51  $ (GND))) # (!\mux_PC_ou_Desvio|out[10]~10_combout  & (!\Program_counter_0|PC_mais_1[9]~51  & VCC))
// \Program_counter_0|PC_mais_1[10]~53  = CARRY((\mux_PC_ou_Desvio|out[10]~10_combout  & !\Program_counter_0|PC_mais_1[9]~51 ))

	.dataa(gnd),
	.datab(\mux_PC_ou_Desvio|out[10]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Program_counter_0|PC_mais_1[9]~51 ),
	.combout(\Program_counter_0|PC_mais_1[10]~52_combout ),
	.cout(\Program_counter_0|PC_mais_1[10]~53 ));
// synopsys translate_off
defparam \Program_counter_0|PC_mais_1[10]~52 .lut_mask = 16'hC30C;
defparam \Program_counter_0|PC_mais_1[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y51_N21
dffeas \Program_counter_0|PC_mais_1[10] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\Program_counter_0|PC_mais_1[10]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_counter_0|PC_mais_1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_counter_0|PC_mais_1[10] .is_wysiwyg = "true";
defparam \Program_counter_0|PC_mais_1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N16
cycloneive_lcell_comb \mux_PC_ou_Desvio|out[10]~10 (
// Equation(s):
// \mux_PC_ou_Desvio|out[10]~10_combout  = (\chave_do_desvio~11_combout  & (\mem_instru|Instruction [1])) # (!\chave_do_desvio~11_combout  & ((\Program_counter_0|PC_mais_1 [10])))

	.dataa(\chave_do_desvio~11_combout ),
	.datab(gnd),
	.datac(\mem_instru|Instruction [1]),
	.datad(\Program_counter_0|PC_mais_1 [10]),
	.cin(gnd),
	.combout(\mux_PC_ou_Desvio|out[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mux_PC_ou_Desvio|out[10]~10 .lut_mask = 16'hF5A0;
defparam \mux_PC_ou_Desvio|out[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y51_N17
dffeas \Program_counter_0|PC[10] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\mux_PC_ou_Desvio|out[10]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_counter_0|PC [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_counter_0|PC[10] .is_wysiwyg = "true";
defparam \Program_counter_0|PC[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N22
cycloneive_lcell_comb \Program_counter_0|PC_mais_1[11]~54 (
// Equation(s):
// \Program_counter_0|PC_mais_1[11]~54_combout  = (\mux_PC_ou_Desvio|out[11]~11_combout  & (!\Program_counter_0|PC_mais_1[10]~53 )) # (!\mux_PC_ou_Desvio|out[11]~11_combout  & ((\Program_counter_0|PC_mais_1[10]~53 ) # (GND)))
// \Program_counter_0|PC_mais_1[11]~55  = CARRY((!\Program_counter_0|PC_mais_1[10]~53 ) # (!\mux_PC_ou_Desvio|out[11]~11_combout ))

	.dataa(gnd),
	.datab(\mux_PC_ou_Desvio|out[11]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Program_counter_0|PC_mais_1[10]~53 ),
	.combout(\Program_counter_0|PC_mais_1[11]~54_combout ),
	.cout(\Program_counter_0|PC_mais_1[11]~55 ));
// synopsys translate_off
defparam \Program_counter_0|PC_mais_1[11]~54 .lut_mask = 16'h3C3F;
defparam \Program_counter_0|PC_mais_1[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y51_N23
dffeas \Program_counter_0|PC_mais_1[11] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\Program_counter_0|PC_mais_1[11]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_counter_0|PC_mais_1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_counter_0|PC_mais_1[11] .is_wysiwyg = "true";
defparam \Program_counter_0|PC_mais_1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N18
cycloneive_lcell_comb \mux_PC_ou_Desvio|out[11]~11 (
// Equation(s):
// \mux_PC_ou_Desvio|out[11]~11_combout  = (\chave_do_desvio~11_combout  & (\mem_instru|Instruction [1])) # (!\chave_do_desvio~11_combout  & ((\Program_counter_0|PC_mais_1 [11])))

	.dataa(\chave_do_desvio~11_combout ),
	.datab(gnd),
	.datac(\mem_instru|Instruction [1]),
	.datad(\Program_counter_0|PC_mais_1 [11]),
	.cin(gnd),
	.combout(\mux_PC_ou_Desvio|out[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mux_PC_ou_Desvio|out[11]~11 .lut_mask = 16'hF5A0;
defparam \mux_PC_ou_Desvio|out[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y51_N19
dffeas \Program_counter_0|PC[11] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\mux_PC_ou_Desvio|out[11]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_counter_0|PC [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_counter_0|PC[11] .is_wysiwyg = "true";
defparam \Program_counter_0|PC[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N24
cycloneive_lcell_comb \Program_counter_0|PC_mais_1[12]~56 (
// Equation(s):
// \Program_counter_0|PC_mais_1[12]~56_combout  = (\mux_PC_ou_Desvio|out[12]~12_combout  & (\Program_counter_0|PC_mais_1[11]~55  $ (GND))) # (!\mux_PC_ou_Desvio|out[12]~12_combout  & (!\Program_counter_0|PC_mais_1[11]~55  & VCC))
// \Program_counter_0|PC_mais_1[12]~57  = CARRY((\mux_PC_ou_Desvio|out[12]~12_combout  & !\Program_counter_0|PC_mais_1[11]~55 ))

	.dataa(\mux_PC_ou_Desvio|out[12]~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Program_counter_0|PC_mais_1[11]~55 ),
	.combout(\Program_counter_0|PC_mais_1[12]~56_combout ),
	.cout(\Program_counter_0|PC_mais_1[12]~57 ));
// synopsys translate_off
defparam \Program_counter_0|PC_mais_1[12]~56 .lut_mask = 16'hA50A;
defparam \Program_counter_0|PC_mais_1[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y51_N25
dffeas \Program_counter_0|PC_mais_1[12] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\Program_counter_0|PC_mais_1[12]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_counter_0|PC_mais_1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_counter_0|PC_mais_1[12] .is_wysiwyg = "true";
defparam \Program_counter_0|PC_mais_1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N20
cycloneive_lcell_comb \mux_PC_ou_Desvio|out[12]~12 (
// Equation(s):
// \mux_PC_ou_Desvio|out[12]~12_combout  = (\chave_do_desvio~11_combout  & (\mem_instru|Instruction [1])) # (!\chave_do_desvio~11_combout  & ((\Program_counter_0|PC_mais_1 [12])))

	.dataa(\chave_do_desvio~11_combout ),
	.datab(gnd),
	.datac(\mem_instru|Instruction [1]),
	.datad(\Program_counter_0|PC_mais_1 [12]),
	.cin(gnd),
	.combout(\mux_PC_ou_Desvio|out[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mux_PC_ou_Desvio|out[12]~12 .lut_mask = 16'hF5A0;
defparam \mux_PC_ou_Desvio|out[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y51_N21
dffeas \Program_counter_0|PC[12] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\mux_PC_ou_Desvio|out[12]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_counter_0|PC [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_counter_0|PC[12] .is_wysiwyg = "true";
defparam \Program_counter_0|PC[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N26
cycloneive_lcell_comb \Program_counter_0|PC_mais_1[13]~58 (
// Equation(s):
// \Program_counter_0|PC_mais_1[13]~58_combout  = (\mux_PC_ou_Desvio|out[13]~13_combout  & (!\Program_counter_0|PC_mais_1[12]~57 )) # (!\mux_PC_ou_Desvio|out[13]~13_combout  & ((\Program_counter_0|PC_mais_1[12]~57 ) # (GND)))
// \Program_counter_0|PC_mais_1[13]~59  = CARRY((!\Program_counter_0|PC_mais_1[12]~57 ) # (!\mux_PC_ou_Desvio|out[13]~13_combout ))

	.dataa(\mux_PC_ou_Desvio|out[13]~13_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Program_counter_0|PC_mais_1[12]~57 ),
	.combout(\Program_counter_0|PC_mais_1[13]~58_combout ),
	.cout(\Program_counter_0|PC_mais_1[13]~59 ));
// synopsys translate_off
defparam \Program_counter_0|PC_mais_1[13]~58 .lut_mask = 16'h5A5F;
defparam \Program_counter_0|PC_mais_1[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y51_N27
dffeas \Program_counter_0|PC_mais_1[13] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\Program_counter_0|PC_mais_1[13]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_counter_0|PC_mais_1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_counter_0|PC_mais_1[13] .is_wysiwyg = "true";
defparam \Program_counter_0|PC_mais_1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N6
cycloneive_lcell_comb \mux_PC_ou_Desvio|out[13]~13 (
// Equation(s):
// \mux_PC_ou_Desvio|out[13]~13_combout  = (\chave_do_desvio~11_combout  & (\mem_instru|Instruction [1])) # (!\chave_do_desvio~11_combout  & ((\Program_counter_0|PC_mais_1 [13])))

	.dataa(\mem_instru|Instruction [1]),
	.datab(gnd),
	.datac(\Program_counter_0|PC_mais_1 [13]),
	.datad(\chave_do_desvio~11_combout ),
	.cin(gnd),
	.combout(\mux_PC_ou_Desvio|out[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mux_PC_ou_Desvio|out[13]~13 .lut_mask = 16'hAAF0;
defparam \mux_PC_ou_Desvio|out[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y51_N7
dffeas \Program_counter_0|PC[13] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\mux_PC_ou_Desvio|out[13]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_counter_0|PC [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_counter_0|PC[13] .is_wysiwyg = "true";
defparam \Program_counter_0|PC[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N28
cycloneive_lcell_comb \Program_counter_0|PC_mais_1[14]~60 (
// Equation(s):
// \Program_counter_0|PC_mais_1[14]~60_combout  = (\mux_PC_ou_Desvio|out[14]~14_combout  & (\Program_counter_0|PC_mais_1[13]~59  $ (GND))) # (!\mux_PC_ou_Desvio|out[14]~14_combout  & (!\Program_counter_0|PC_mais_1[13]~59  & VCC))
// \Program_counter_0|PC_mais_1[14]~61  = CARRY((\mux_PC_ou_Desvio|out[14]~14_combout  & !\Program_counter_0|PC_mais_1[13]~59 ))

	.dataa(gnd),
	.datab(\mux_PC_ou_Desvio|out[14]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Program_counter_0|PC_mais_1[13]~59 ),
	.combout(\Program_counter_0|PC_mais_1[14]~60_combout ),
	.cout(\Program_counter_0|PC_mais_1[14]~61 ));
// synopsys translate_off
defparam \Program_counter_0|PC_mais_1[14]~60 .lut_mask = 16'hC30C;
defparam \Program_counter_0|PC_mais_1[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y51_N29
dffeas \Program_counter_0|PC_mais_1[14] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\Program_counter_0|PC_mais_1[14]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_counter_0|PC_mais_1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_counter_0|PC_mais_1[14] .is_wysiwyg = "true";
defparam \Program_counter_0|PC_mais_1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N8
cycloneive_lcell_comb \mux_PC_ou_Desvio|out[14]~14 (
// Equation(s):
// \mux_PC_ou_Desvio|out[14]~14_combout  = (\chave_do_desvio~11_combout  & (\mem_instru|Instruction [1])) # (!\chave_do_desvio~11_combout  & ((\Program_counter_0|PC_mais_1 [14])))

	.dataa(\chave_do_desvio~11_combout ),
	.datab(gnd),
	.datac(\mem_instru|Instruction [1]),
	.datad(\Program_counter_0|PC_mais_1 [14]),
	.cin(gnd),
	.combout(\mux_PC_ou_Desvio|out[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mux_PC_ou_Desvio|out[14]~14 .lut_mask = 16'hF5A0;
defparam \mux_PC_ou_Desvio|out[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y51_N9
dffeas \Program_counter_0|PC[14] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\mux_PC_ou_Desvio|out[14]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_counter_0|PC [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_counter_0|PC[14] .is_wysiwyg = "true";
defparam \Program_counter_0|PC[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N30
cycloneive_lcell_comb \Program_counter_0|PC_mais_1[15]~62 (
// Equation(s):
// \Program_counter_0|PC_mais_1[15]~62_combout  = (\mux_PC_ou_Desvio|out[15]~15_combout  & (!\Program_counter_0|PC_mais_1[14]~61 )) # (!\mux_PC_ou_Desvio|out[15]~15_combout  & ((\Program_counter_0|PC_mais_1[14]~61 ) # (GND)))
// \Program_counter_0|PC_mais_1[15]~63  = CARRY((!\Program_counter_0|PC_mais_1[14]~61 ) # (!\mux_PC_ou_Desvio|out[15]~15_combout ))

	.dataa(gnd),
	.datab(\mux_PC_ou_Desvio|out[15]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Program_counter_0|PC_mais_1[14]~61 ),
	.combout(\Program_counter_0|PC_mais_1[15]~62_combout ),
	.cout(\Program_counter_0|PC_mais_1[15]~63 ));
// synopsys translate_off
defparam \Program_counter_0|PC_mais_1[15]~62 .lut_mask = 16'h3C3F;
defparam \Program_counter_0|PC_mais_1[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y51_N31
dffeas \Program_counter_0|PC_mais_1[15] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\Program_counter_0|PC_mais_1[15]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_counter_0|PC_mais_1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_counter_0|PC_mais_1[15] .is_wysiwyg = "true";
defparam \Program_counter_0|PC_mais_1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N10
cycloneive_lcell_comb \mux_PC_ou_Desvio|out[15]~15 (
// Equation(s):
// \mux_PC_ou_Desvio|out[15]~15_combout  = (\chave_do_desvio~11_combout  & (\mem_instru|Instruction [1])) # (!\chave_do_desvio~11_combout  & ((\Program_counter_0|PC_mais_1 [15])))

	.dataa(\chave_do_desvio~11_combout ),
	.datab(gnd),
	.datac(\mem_instru|Instruction [1]),
	.datad(\Program_counter_0|PC_mais_1 [15]),
	.cin(gnd),
	.combout(\mux_PC_ou_Desvio|out[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mux_PC_ou_Desvio|out[15]~15 .lut_mask = 16'hF5A0;
defparam \mux_PC_ou_Desvio|out[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y51_N11
dffeas \Program_counter_0|PC[15] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\mux_PC_ou_Desvio|out[15]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_counter_0|PC [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_counter_0|PC[15] .is_wysiwyg = "true";
defparam \Program_counter_0|PC[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N0
cycloneive_lcell_comb \Program_counter_0|PC_mais_1[16]~64 (
// Equation(s):
// \Program_counter_0|PC_mais_1[16]~64_combout  = (\Program_counter_0|PC_mais_1[15]~63  & (!\chave_do_desvio~11_combout  & (\Program_counter_0|PC_mais_1 [16] & VCC))) # (!\Program_counter_0|PC_mais_1[15]~63  & ((((!\chave_do_desvio~11_combout  & 
// \Program_counter_0|PC_mais_1 [16])))))
// \Program_counter_0|PC_mais_1[16]~65  = CARRY((!\chave_do_desvio~11_combout  & (\Program_counter_0|PC_mais_1 [16] & !\Program_counter_0|PC_mais_1[15]~63 )))

	.dataa(\chave_do_desvio~11_combout ),
	.datab(\Program_counter_0|PC_mais_1 [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Program_counter_0|PC_mais_1[15]~63 ),
	.combout(\Program_counter_0|PC_mais_1[16]~64_combout ),
	.cout(\Program_counter_0|PC_mais_1[16]~65 ));
// synopsys translate_off
defparam \Program_counter_0|PC_mais_1[16]~64 .lut_mask = 16'h4B04;
defparam \Program_counter_0|PC_mais_1[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y50_N1
dffeas \Program_counter_0|PC_mais_1[16] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\Program_counter_0|PC_mais_1[16]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_counter_0|PC_mais_1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_counter_0|PC_mais_1[16] .is_wysiwyg = "true";
defparam \Program_counter_0|PC_mais_1[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N0
cycloneive_lcell_comb \mux_PC_ou_Desvio|out[16]~16 (
// Equation(s):
// \mux_PC_ou_Desvio|out[16]~16_combout  = (\Program_counter_0|PC_mais_1 [16] & !\chave_do_desvio~11_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Program_counter_0|PC_mais_1 [16]),
	.datad(\chave_do_desvio~11_combout ),
	.cin(gnd),
	.combout(\mux_PC_ou_Desvio|out[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \mux_PC_ou_Desvio|out[16]~16 .lut_mask = 16'h00F0;
defparam \mux_PC_ou_Desvio|out[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y50_N1
dffeas \Program_counter_0|PC[16] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\mux_PC_ou_Desvio|out[16]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_counter_0|PC [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_counter_0|PC[16] .is_wysiwyg = "true";
defparam \Program_counter_0|PC[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N2
cycloneive_lcell_comb \Program_counter_0|PC_mais_1[17]~66 (
// Equation(s):
// \Program_counter_0|PC_mais_1[17]~66_combout  = (\Program_counter_0|PC_mais_1[16]~65  & (((\chave_do_desvio~11_combout )) # (!\Program_counter_0|PC_mais_1 [17]))) # (!\Program_counter_0|PC_mais_1[16]~65  & (((\Program_counter_0|PC_mais_1 [17] & 
// !\chave_do_desvio~11_combout )) # (GND)))
// \Program_counter_0|PC_mais_1[17]~67  = CARRY(((\chave_do_desvio~11_combout ) # (!\Program_counter_0|PC_mais_1[16]~65 )) # (!\Program_counter_0|PC_mais_1 [17]))

	.dataa(\Program_counter_0|PC_mais_1 [17]),
	.datab(\chave_do_desvio~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Program_counter_0|PC_mais_1[16]~65 ),
	.combout(\Program_counter_0|PC_mais_1[17]~66_combout ),
	.cout(\Program_counter_0|PC_mais_1[17]~67 ));
// synopsys translate_off
defparam \Program_counter_0|PC_mais_1[17]~66 .lut_mask = 16'hD2DF;
defparam \Program_counter_0|PC_mais_1[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y50_N3
dffeas \Program_counter_0|PC_mais_1[17] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\Program_counter_0|PC_mais_1[17]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_counter_0|PC_mais_1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_counter_0|PC_mais_1[17] .is_wysiwyg = "true";
defparam \Program_counter_0|PC_mais_1[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N26
cycloneive_lcell_comb \mux_PC_ou_Desvio|out[17]~17 (
// Equation(s):
// \mux_PC_ou_Desvio|out[17]~17_combout  = (!\chave_do_desvio~11_combout  & \Program_counter_0|PC_mais_1 [17])

	.dataa(gnd),
	.datab(\chave_do_desvio~11_combout ),
	.datac(gnd),
	.datad(\Program_counter_0|PC_mais_1 [17]),
	.cin(gnd),
	.combout(\mux_PC_ou_Desvio|out[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \mux_PC_ou_Desvio|out[17]~17 .lut_mask = 16'h3300;
defparam \mux_PC_ou_Desvio|out[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y50_N27
dffeas \Program_counter_0|PC[17] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\mux_PC_ou_Desvio|out[17]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_counter_0|PC [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_counter_0|PC[17] .is_wysiwyg = "true";
defparam \Program_counter_0|PC[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N4
cycloneive_lcell_comb \Program_counter_0|PC_mais_1[18]~68 (
// Equation(s):
// \Program_counter_0|PC_mais_1[18]~68_combout  = (\Program_counter_0|PC_mais_1[17]~67  & (!\chave_do_desvio~11_combout  & (\Program_counter_0|PC_mais_1 [18] & VCC))) # (!\Program_counter_0|PC_mais_1[17]~67  & ((((!\chave_do_desvio~11_combout  & 
// \Program_counter_0|PC_mais_1 [18])))))
// \Program_counter_0|PC_mais_1[18]~69  = CARRY((!\chave_do_desvio~11_combout  & (\Program_counter_0|PC_mais_1 [18] & !\Program_counter_0|PC_mais_1[17]~67 )))

	.dataa(\chave_do_desvio~11_combout ),
	.datab(\Program_counter_0|PC_mais_1 [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Program_counter_0|PC_mais_1[17]~67 ),
	.combout(\Program_counter_0|PC_mais_1[18]~68_combout ),
	.cout(\Program_counter_0|PC_mais_1[18]~69 ));
// synopsys translate_off
defparam \Program_counter_0|PC_mais_1[18]~68 .lut_mask = 16'h4B04;
defparam \Program_counter_0|PC_mais_1[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y50_N5
dffeas \Program_counter_0|PC_mais_1[18] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\Program_counter_0|PC_mais_1[18]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_counter_0|PC_mais_1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_counter_0|PC_mais_1[18] .is_wysiwyg = "true";
defparam \Program_counter_0|PC_mais_1[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N12
cycloneive_lcell_comb \mux_PC_ou_Desvio|out[18]~18 (
// Equation(s):
// \mux_PC_ou_Desvio|out[18]~18_combout  = (!\chave_do_desvio~11_combout  & \Program_counter_0|PC_mais_1 [18])

	.dataa(gnd),
	.datab(\chave_do_desvio~11_combout ),
	.datac(gnd),
	.datad(\Program_counter_0|PC_mais_1 [18]),
	.cin(gnd),
	.combout(\mux_PC_ou_Desvio|out[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \mux_PC_ou_Desvio|out[18]~18 .lut_mask = 16'h3300;
defparam \mux_PC_ou_Desvio|out[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y50_N13
dffeas \Program_counter_0|PC[18] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\mux_PC_ou_Desvio|out[18]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_counter_0|PC [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_counter_0|PC[18] .is_wysiwyg = "true";
defparam \Program_counter_0|PC[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N6
cycloneive_lcell_comb \Program_counter_0|PC_mais_1[19]~70 (
// Equation(s):
// \Program_counter_0|PC_mais_1[19]~70_combout  = (\Program_counter_0|PC_mais_1[18]~69  & (((\chave_do_desvio~11_combout )) # (!\Program_counter_0|PC_mais_1 [19]))) # (!\Program_counter_0|PC_mais_1[18]~69  & (((\Program_counter_0|PC_mais_1 [19] & 
// !\chave_do_desvio~11_combout )) # (GND)))
// \Program_counter_0|PC_mais_1[19]~71  = CARRY(((\chave_do_desvio~11_combout ) # (!\Program_counter_0|PC_mais_1[18]~69 )) # (!\Program_counter_0|PC_mais_1 [19]))

	.dataa(\Program_counter_0|PC_mais_1 [19]),
	.datab(\chave_do_desvio~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Program_counter_0|PC_mais_1[18]~69 ),
	.combout(\Program_counter_0|PC_mais_1[19]~70_combout ),
	.cout(\Program_counter_0|PC_mais_1[19]~71 ));
// synopsys translate_off
defparam \Program_counter_0|PC_mais_1[19]~70 .lut_mask = 16'hD2DF;
defparam \Program_counter_0|PC_mais_1[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y50_N7
dffeas \Program_counter_0|PC_mais_1[19] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\Program_counter_0|PC_mais_1[19]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_counter_0|PC_mais_1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_counter_0|PC_mais_1[19] .is_wysiwyg = "true";
defparam \Program_counter_0|PC_mais_1[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N30
cycloneive_lcell_comb \mux_PC_ou_Desvio|out[19]~19 (
// Equation(s):
// \mux_PC_ou_Desvio|out[19]~19_combout  = (!\chave_do_desvio~11_combout  & \Program_counter_0|PC_mais_1 [19])

	.dataa(gnd),
	.datab(\chave_do_desvio~11_combout ),
	.datac(gnd),
	.datad(\Program_counter_0|PC_mais_1 [19]),
	.cin(gnd),
	.combout(\mux_PC_ou_Desvio|out[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \mux_PC_ou_Desvio|out[19]~19 .lut_mask = 16'h3300;
defparam \mux_PC_ou_Desvio|out[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y50_N31
dffeas \Program_counter_0|PC[19] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\mux_PC_ou_Desvio|out[19]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_counter_0|PC [19]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_counter_0|PC[19] .is_wysiwyg = "true";
defparam \Program_counter_0|PC[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N8
cycloneive_lcell_comb \Program_counter_0|PC_mais_1[20]~72 (
// Equation(s):
// \Program_counter_0|PC_mais_1[20]~72_combout  = (\Program_counter_0|PC_mais_1[19]~71  & (\Program_counter_0|PC_mais_1 [20] & (!\chave_do_desvio~11_combout  & VCC))) # (!\Program_counter_0|PC_mais_1[19]~71  & ((((\Program_counter_0|PC_mais_1 [20] & 
// !\chave_do_desvio~11_combout )))))
// \Program_counter_0|PC_mais_1[20]~73  = CARRY((\Program_counter_0|PC_mais_1 [20] & (!\chave_do_desvio~11_combout  & !\Program_counter_0|PC_mais_1[19]~71 )))

	.dataa(\Program_counter_0|PC_mais_1 [20]),
	.datab(\chave_do_desvio~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Program_counter_0|PC_mais_1[19]~71 ),
	.combout(\Program_counter_0|PC_mais_1[20]~72_combout ),
	.cout(\Program_counter_0|PC_mais_1[20]~73 ));
// synopsys translate_off
defparam \Program_counter_0|PC_mais_1[20]~72 .lut_mask = 16'h2D02;
defparam \Program_counter_0|PC_mais_1[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y50_N9
dffeas \Program_counter_0|PC_mais_1[20] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\Program_counter_0|PC_mais_1[20]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_counter_0|PC_mais_1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_counter_0|PC_mais_1[20] .is_wysiwyg = "true";
defparam \Program_counter_0|PC_mais_1[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N16
cycloneive_lcell_comb \mux_PC_ou_Desvio|out[20]~20 (
// Equation(s):
// \mux_PC_ou_Desvio|out[20]~20_combout  = (\Program_counter_0|PC_mais_1 [20] & !\chave_do_desvio~11_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Program_counter_0|PC_mais_1 [20]),
	.datad(\chave_do_desvio~11_combout ),
	.cin(gnd),
	.combout(\mux_PC_ou_Desvio|out[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \mux_PC_ou_Desvio|out[20]~20 .lut_mask = 16'h00F0;
defparam \mux_PC_ou_Desvio|out[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y50_N17
dffeas \Program_counter_0|PC[20] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\mux_PC_ou_Desvio|out[20]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_counter_0|PC [20]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_counter_0|PC[20] .is_wysiwyg = "true";
defparam \Program_counter_0|PC[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N10
cycloneive_lcell_comb \Program_counter_0|PC_mais_1[21]~74 (
// Equation(s):
// \Program_counter_0|PC_mais_1[21]~74_combout  = (\Program_counter_0|PC_mais_1[20]~73  & ((\chave_do_desvio~11_combout ) # ((!\Program_counter_0|PC_mais_1 [21])))) # (!\Program_counter_0|PC_mais_1[20]~73  & (((!\chave_do_desvio~11_combout  & 
// \Program_counter_0|PC_mais_1 [21])) # (GND)))
// \Program_counter_0|PC_mais_1[21]~75  = CARRY((\chave_do_desvio~11_combout ) # ((!\Program_counter_0|PC_mais_1[20]~73 ) # (!\Program_counter_0|PC_mais_1 [21])))

	.dataa(\chave_do_desvio~11_combout ),
	.datab(\Program_counter_0|PC_mais_1 [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Program_counter_0|PC_mais_1[20]~73 ),
	.combout(\Program_counter_0|PC_mais_1[21]~74_combout ),
	.cout(\Program_counter_0|PC_mais_1[21]~75 ));
// synopsys translate_off
defparam \Program_counter_0|PC_mais_1[21]~74 .lut_mask = 16'hB4BF;
defparam \Program_counter_0|PC_mais_1[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y50_N11
dffeas \Program_counter_0|PC_mais_1[21] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\Program_counter_0|PC_mais_1[21]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_counter_0|PC_mais_1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_counter_0|PC_mais_1[21] .is_wysiwyg = "true";
defparam \Program_counter_0|PC_mais_1[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N18
cycloneive_lcell_comb \mux_PC_ou_Desvio|out[21]~21 (
// Equation(s):
// \mux_PC_ou_Desvio|out[21]~21_combout  = (\Program_counter_0|PC_mais_1 [21] & !\chave_do_desvio~11_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Program_counter_0|PC_mais_1 [21]),
	.datad(\chave_do_desvio~11_combout ),
	.cin(gnd),
	.combout(\mux_PC_ou_Desvio|out[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \mux_PC_ou_Desvio|out[21]~21 .lut_mask = 16'h00F0;
defparam \mux_PC_ou_Desvio|out[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y50_N19
dffeas \Program_counter_0|PC[21] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\mux_PC_ou_Desvio|out[21]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_counter_0|PC [21]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_counter_0|PC[21] .is_wysiwyg = "true";
defparam \Program_counter_0|PC[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N12
cycloneive_lcell_comb \Program_counter_0|PC_mais_1[22]~76 (
// Equation(s):
// \Program_counter_0|PC_mais_1[22]~76_combout  = (\Program_counter_0|PC_mais_1[21]~75  & (!\chave_do_desvio~11_combout  & (\Program_counter_0|PC_mais_1 [22] & VCC))) # (!\Program_counter_0|PC_mais_1[21]~75  & ((((!\chave_do_desvio~11_combout  & 
// \Program_counter_0|PC_mais_1 [22])))))
// \Program_counter_0|PC_mais_1[22]~77  = CARRY((!\chave_do_desvio~11_combout  & (\Program_counter_0|PC_mais_1 [22] & !\Program_counter_0|PC_mais_1[21]~75 )))

	.dataa(\chave_do_desvio~11_combout ),
	.datab(\Program_counter_0|PC_mais_1 [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Program_counter_0|PC_mais_1[21]~75 ),
	.combout(\Program_counter_0|PC_mais_1[22]~76_combout ),
	.cout(\Program_counter_0|PC_mais_1[22]~77 ));
// synopsys translate_off
defparam \Program_counter_0|PC_mais_1[22]~76 .lut_mask = 16'h4B04;
defparam \Program_counter_0|PC_mais_1[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y50_N13
dffeas \Program_counter_0|PC_mais_1[22] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\Program_counter_0|PC_mais_1[22]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_counter_0|PC_mais_1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_counter_0|PC_mais_1[22] .is_wysiwyg = "true";
defparam \Program_counter_0|PC_mais_1[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N20
cycloneive_lcell_comb \mux_PC_ou_Desvio|out[22]~22 (
// Equation(s):
// \mux_PC_ou_Desvio|out[22]~22_combout  = (\Program_counter_0|PC_mais_1 [22] & !\chave_do_desvio~11_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Program_counter_0|PC_mais_1 [22]),
	.datad(\chave_do_desvio~11_combout ),
	.cin(gnd),
	.combout(\mux_PC_ou_Desvio|out[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \mux_PC_ou_Desvio|out[22]~22 .lut_mask = 16'h00F0;
defparam \mux_PC_ou_Desvio|out[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y50_N21
dffeas \Program_counter_0|PC[22] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\mux_PC_ou_Desvio|out[22]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_counter_0|PC [22]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_counter_0|PC[22] .is_wysiwyg = "true";
defparam \Program_counter_0|PC[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N14
cycloneive_lcell_comb \Program_counter_0|PC_mais_1[23]~78 (
// Equation(s):
// \Program_counter_0|PC_mais_1[23]~78_combout  = (\Program_counter_0|PC_mais_1[22]~77  & (((\chave_do_desvio~11_combout )) # (!\Program_counter_0|PC_mais_1 [23]))) # (!\Program_counter_0|PC_mais_1[22]~77  & (((\Program_counter_0|PC_mais_1 [23] & 
// !\chave_do_desvio~11_combout )) # (GND)))
// \Program_counter_0|PC_mais_1[23]~79  = CARRY(((\chave_do_desvio~11_combout ) # (!\Program_counter_0|PC_mais_1[22]~77 )) # (!\Program_counter_0|PC_mais_1 [23]))

	.dataa(\Program_counter_0|PC_mais_1 [23]),
	.datab(\chave_do_desvio~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Program_counter_0|PC_mais_1[22]~77 ),
	.combout(\Program_counter_0|PC_mais_1[23]~78_combout ),
	.cout(\Program_counter_0|PC_mais_1[23]~79 ));
// synopsys translate_off
defparam \Program_counter_0|PC_mais_1[23]~78 .lut_mask = 16'hD2DF;
defparam \Program_counter_0|PC_mais_1[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y50_N15
dffeas \Program_counter_0|PC_mais_1[23] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\Program_counter_0|PC_mais_1[23]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_counter_0|PC_mais_1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_counter_0|PC_mais_1[23] .is_wysiwyg = "true";
defparam \Program_counter_0|PC_mais_1[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y50_N24
cycloneive_lcell_comb \mux_PC_ou_Desvio|out[23]~23 (
// Equation(s):
// \mux_PC_ou_Desvio|out[23]~23_combout  = (!\chave_do_desvio~11_combout  & \Program_counter_0|PC_mais_1 [23])

	.dataa(gnd),
	.datab(\chave_do_desvio~11_combout ),
	.datac(gnd),
	.datad(\Program_counter_0|PC_mais_1 [23]),
	.cin(gnd),
	.combout(\mux_PC_ou_Desvio|out[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \mux_PC_ou_Desvio|out[23]~23 .lut_mask = 16'h3300;
defparam \mux_PC_ou_Desvio|out[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y50_N25
dffeas \Program_counter_0|PC[23] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\mux_PC_ou_Desvio|out[23]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_counter_0|PC [23]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_counter_0|PC[23] .is_wysiwyg = "true";
defparam \Program_counter_0|PC[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N16
cycloneive_lcell_comb \Program_counter_0|PC_mais_1[24]~80 (
// Equation(s):
// \Program_counter_0|PC_mais_1[24]~80_combout  = (\Program_counter_0|PC_mais_1[23]~79  & (\Program_counter_0|PC_mais_1 [24] & (!\chave_do_desvio~11_combout  & VCC))) # (!\Program_counter_0|PC_mais_1[23]~79  & ((((\Program_counter_0|PC_mais_1 [24] & 
// !\chave_do_desvio~11_combout )))))
// \Program_counter_0|PC_mais_1[24]~81  = CARRY((\Program_counter_0|PC_mais_1 [24] & (!\chave_do_desvio~11_combout  & !\Program_counter_0|PC_mais_1[23]~79 )))

	.dataa(\Program_counter_0|PC_mais_1 [24]),
	.datab(\chave_do_desvio~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Program_counter_0|PC_mais_1[23]~79 ),
	.combout(\Program_counter_0|PC_mais_1[24]~80_combout ),
	.cout(\Program_counter_0|PC_mais_1[24]~81 ));
// synopsys translate_off
defparam \Program_counter_0|PC_mais_1[24]~80 .lut_mask = 16'h2D02;
defparam \Program_counter_0|PC_mais_1[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y50_N17
dffeas \Program_counter_0|PC_mais_1[24] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\Program_counter_0|PC_mais_1[24]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_counter_0|PC_mais_1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_counter_0|PC_mais_1[24] .is_wysiwyg = "true";
defparam \Program_counter_0|PC_mais_1[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N22
cycloneive_lcell_comb \mux_PC_ou_Desvio|out[24]~24 (
// Equation(s):
// \mux_PC_ou_Desvio|out[24]~24_combout  = (!\chave_do_desvio~11_combout  & \Program_counter_0|PC_mais_1 [24])

	.dataa(gnd),
	.datab(\chave_do_desvio~11_combout ),
	.datac(gnd),
	.datad(\Program_counter_0|PC_mais_1 [24]),
	.cin(gnd),
	.combout(\mux_PC_ou_Desvio|out[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \mux_PC_ou_Desvio|out[24]~24 .lut_mask = 16'h3300;
defparam \mux_PC_ou_Desvio|out[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y50_N23
dffeas \Program_counter_0|PC[24] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\mux_PC_ou_Desvio|out[24]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_counter_0|PC [24]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_counter_0|PC[24] .is_wysiwyg = "true";
defparam \Program_counter_0|PC[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N18
cycloneive_lcell_comb \Program_counter_0|PC_mais_1[25]~82 (
// Equation(s):
// \Program_counter_0|PC_mais_1[25]~82_combout  = (\Program_counter_0|PC_mais_1[24]~81  & (((\chave_do_desvio~11_combout )) # (!\Program_counter_0|PC_mais_1 [25]))) # (!\Program_counter_0|PC_mais_1[24]~81  & (((\Program_counter_0|PC_mais_1 [25] & 
// !\chave_do_desvio~11_combout )) # (GND)))
// \Program_counter_0|PC_mais_1[25]~83  = CARRY(((\chave_do_desvio~11_combout ) # (!\Program_counter_0|PC_mais_1[24]~81 )) # (!\Program_counter_0|PC_mais_1 [25]))

	.dataa(\Program_counter_0|PC_mais_1 [25]),
	.datab(\chave_do_desvio~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Program_counter_0|PC_mais_1[24]~81 ),
	.combout(\Program_counter_0|PC_mais_1[25]~82_combout ),
	.cout(\Program_counter_0|PC_mais_1[25]~83 ));
// synopsys translate_off
defparam \Program_counter_0|PC_mais_1[25]~82 .lut_mask = 16'hD2DF;
defparam \Program_counter_0|PC_mais_1[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y50_N19
dffeas \Program_counter_0|PC_mais_1[25] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\Program_counter_0|PC_mais_1[25]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_counter_0|PC_mais_1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_counter_0|PC_mais_1[25] .is_wysiwyg = "true";
defparam \Program_counter_0|PC_mais_1[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N24
cycloneive_lcell_comb \mux_PC_ou_Desvio|out[25]~25 (
// Equation(s):
// \mux_PC_ou_Desvio|out[25]~25_combout  = (!\chave_do_desvio~11_combout  & \Program_counter_0|PC_mais_1 [25])

	.dataa(gnd),
	.datab(\chave_do_desvio~11_combout ),
	.datac(gnd),
	.datad(\Program_counter_0|PC_mais_1 [25]),
	.cin(gnd),
	.combout(\mux_PC_ou_Desvio|out[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \mux_PC_ou_Desvio|out[25]~25 .lut_mask = 16'h3300;
defparam \mux_PC_ou_Desvio|out[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y50_N25
dffeas \Program_counter_0|PC[25] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\mux_PC_ou_Desvio|out[25]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_counter_0|PC [25]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_counter_0|PC[25] .is_wysiwyg = "true";
defparam \Program_counter_0|PC[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N20
cycloneive_lcell_comb \Program_counter_0|PC_mais_1[26]~84 (
// Equation(s):
// \Program_counter_0|PC_mais_1[26]~84_combout  = (\Program_counter_0|PC_mais_1[25]~83  & (\Program_counter_0|PC_mais_1 [26] & (!\chave_do_desvio~11_combout  & VCC))) # (!\Program_counter_0|PC_mais_1[25]~83  & ((((\Program_counter_0|PC_mais_1 [26] & 
// !\chave_do_desvio~11_combout )))))
// \Program_counter_0|PC_mais_1[26]~85  = CARRY((\Program_counter_0|PC_mais_1 [26] & (!\chave_do_desvio~11_combout  & !\Program_counter_0|PC_mais_1[25]~83 )))

	.dataa(\Program_counter_0|PC_mais_1 [26]),
	.datab(\chave_do_desvio~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Program_counter_0|PC_mais_1[25]~83 ),
	.combout(\Program_counter_0|PC_mais_1[26]~84_combout ),
	.cout(\Program_counter_0|PC_mais_1[26]~85 ));
// synopsys translate_off
defparam \Program_counter_0|PC_mais_1[26]~84 .lut_mask = 16'h2D02;
defparam \Program_counter_0|PC_mais_1[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y50_N21
dffeas \Program_counter_0|PC_mais_1[26] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\Program_counter_0|PC_mais_1[26]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_counter_0|PC_mais_1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_counter_0|PC_mais_1[26] .is_wysiwyg = "true";
defparam \Program_counter_0|PC_mais_1[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N2
cycloneive_lcell_comb \mux_PC_ou_Desvio|out[26]~26 (
// Equation(s):
// \mux_PC_ou_Desvio|out[26]~26_combout  = (\Program_counter_0|PC_mais_1 [26] & !\chave_do_desvio~11_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Program_counter_0|PC_mais_1 [26]),
	.datad(\chave_do_desvio~11_combout ),
	.cin(gnd),
	.combout(\mux_PC_ou_Desvio|out[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \mux_PC_ou_Desvio|out[26]~26 .lut_mask = 16'h00F0;
defparam \mux_PC_ou_Desvio|out[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y50_N3
dffeas \Program_counter_0|PC[26] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\mux_PC_ou_Desvio|out[26]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_counter_0|PC [26]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_counter_0|PC[26] .is_wysiwyg = "true";
defparam \Program_counter_0|PC[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N22
cycloneive_lcell_comb \Program_counter_0|PC_mais_1[27]~86 (
// Equation(s):
// \Program_counter_0|PC_mais_1[27]~86_combout  = (\Program_counter_0|PC_mais_1[26]~85  & ((\chave_do_desvio~11_combout ) # ((!\Program_counter_0|PC_mais_1 [27])))) # (!\Program_counter_0|PC_mais_1[26]~85  & (((!\chave_do_desvio~11_combout  & 
// \Program_counter_0|PC_mais_1 [27])) # (GND)))
// \Program_counter_0|PC_mais_1[27]~87  = CARRY((\chave_do_desvio~11_combout ) # ((!\Program_counter_0|PC_mais_1[26]~85 ) # (!\Program_counter_0|PC_mais_1 [27])))

	.dataa(\chave_do_desvio~11_combout ),
	.datab(\Program_counter_0|PC_mais_1 [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Program_counter_0|PC_mais_1[26]~85 ),
	.combout(\Program_counter_0|PC_mais_1[27]~86_combout ),
	.cout(\Program_counter_0|PC_mais_1[27]~87 ));
// synopsys translate_off
defparam \Program_counter_0|PC_mais_1[27]~86 .lut_mask = 16'hB4BF;
defparam \Program_counter_0|PC_mais_1[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y50_N23
dffeas \Program_counter_0|PC_mais_1[27] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\Program_counter_0|PC_mais_1[27]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_counter_0|PC_mais_1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_counter_0|PC_mais_1[27] .is_wysiwyg = "true";
defparam \Program_counter_0|PC_mais_1[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N28
cycloneive_lcell_comb \mux_PC_ou_Desvio|out[27]~27 (
// Equation(s):
// \mux_PC_ou_Desvio|out[27]~27_combout  = (!\chave_do_desvio~11_combout  & \Program_counter_0|PC_mais_1 [27])

	.dataa(gnd),
	.datab(\chave_do_desvio~11_combout ),
	.datac(gnd),
	.datad(\Program_counter_0|PC_mais_1 [27]),
	.cin(gnd),
	.combout(\mux_PC_ou_Desvio|out[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \mux_PC_ou_Desvio|out[27]~27 .lut_mask = 16'h3300;
defparam \mux_PC_ou_Desvio|out[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y50_N29
dffeas \Program_counter_0|PC[27] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\mux_PC_ou_Desvio|out[27]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_counter_0|PC [27]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_counter_0|PC[27] .is_wysiwyg = "true";
defparam \Program_counter_0|PC[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N24
cycloneive_lcell_comb \Program_counter_0|PC_mais_1[28]~88 (
// Equation(s):
// \Program_counter_0|PC_mais_1[28]~88_combout  = (\Program_counter_0|PC_mais_1[27]~87  & (!\chave_do_desvio~11_combout  & (\Program_counter_0|PC_mais_1 [28] & VCC))) # (!\Program_counter_0|PC_mais_1[27]~87  & ((((!\chave_do_desvio~11_combout  & 
// \Program_counter_0|PC_mais_1 [28])))))
// \Program_counter_0|PC_mais_1[28]~89  = CARRY((!\chave_do_desvio~11_combout  & (\Program_counter_0|PC_mais_1 [28] & !\Program_counter_0|PC_mais_1[27]~87 )))

	.dataa(\chave_do_desvio~11_combout ),
	.datab(\Program_counter_0|PC_mais_1 [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Program_counter_0|PC_mais_1[27]~87 ),
	.combout(\Program_counter_0|PC_mais_1[28]~88_combout ),
	.cout(\Program_counter_0|PC_mais_1[28]~89 ));
// synopsys translate_off
defparam \Program_counter_0|PC_mais_1[28]~88 .lut_mask = 16'h4B04;
defparam \Program_counter_0|PC_mais_1[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y50_N25
dffeas \Program_counter_0|PC_mais_1[28] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\Program_counter_0|PC_mais_1[28]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_counter_0|PC_mais_1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_counter_0|PC_mais_1[28] .is_wysiwyg = "true";
defparam \Program_counter_0|PC_mais_1[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N14
cycloneive_lcell_comb \mux_PC_ou_Desvio|out[28]~28 (
// Equation(s):
// \mux_PC_ou_Desvio|out[28]~28_combout  = (\Program_counter_0|PC_mais_1 [28] & !\chave_do_desvio~11_combout )

	.dataa(\Program_counter_0|PC_mais_1 [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(\chave_do_desvio~11_combout ),
	.cin(gnd),
	.combout(\mux_PC_ou_Desvio|out[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \mux_PC_ou_Desvio|out[28]~28 .lut_mask = 16'h00AA;
defparam \mux_PC_ou_Desvio|out[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y50_N15
dffeas \Program_counter_0|PC[28] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\mux_PC_ou_Desvio|out[28]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_counter_0|PC [28]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_counter_0|PC[28] .is_wysiwyg = "true";
defparam \Program_counter_0|PC[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N26
cycloneive_lcell_comb \Program_counter_0|PC_mais_1[29]~90 (
// Equation(s):
// \Program_counter_0|PC_mais_1[29]~90_combout  = (\Program_counter_0|PC_mais_1[28]~89  & ((\chave_do_desvio~11_combout ) # ((!\Program_counter_0|PC_mais_1 [29])))) # (!\Program_counter_0|PC_mais_1[28]~89  & (((!\chave_do_desvio~11_combout  & 
// \Program_counter_0|PC_mais_1 [29])) # (GND)))
// \Program_counter_0|PC_mais_1[29]~91  = CARRY((\chave_do_desvio~11_combout ) # ((!\Program_counter_0|PC_mais_1[28]~89 ) # (!\Program_counter_0|PC_mais_1 [29])))

	.dataa(\chave_do_desvio~11_combout ),
	.datab(\Program_counter_0|PC_mais_1 [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Program_counter_0|PC_mais_1[28]~89 ),
	.combout(\Program_counter_0|PC_mais_1[29]~90_combout ),
	.cout(\Program_counter_0|PC_mais_1[29]~91 ));
// synopsys translate_off
defparam \Program_counter_0|PC_mais_1[29]~90 .lut_mask = 16'hB4BF;
defparam \Program_counter_0|PC_mais_1[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y50_N27
dffeas \Program_counter_0|PC_mais_1[29] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\Program_counter_0|PC_mais_1[29]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_counter_0|PC_mais_1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_counter_0|PC_mais_1[29] .is_wysiwyg = "true";
defparam \Program_counter_0|PC_mais_1[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N8
cycloneive_lcell_comb \mux_PC_ou_Desvio|out[29]~29 (
// Equation(s):
// \mux_PC_ou_Desvio|out[29]~29_combout  = (!\chave_do_desvio~11_combout  & \Program_counter_0|PC_mais_1 [29])

	.dataa(gnd),
	.datab(\chave_do_desvio~11_combout ),
	.datac(gnd),
	.datad(\Program_counter_0|PC_mais_1 [29]),
	.cin(gnd),
	.combout(\mux_PC_ou_Desvio|out[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \mux_PC_ou_Desvio|out[29]~29 .lut_mask = 16'h3300;
defparam \mux_PC_ou_Desvio|out[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y50_N9
dffeas \Program_counter_0|PC[29] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\mux_PC_ou_Desvio|out[29]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_counter_0|PC [29]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_counter_0|PC[29] .is_wysiwyg = "true";
defparam \Program_counter_0|PC[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N28
cycloneive_lcell_comb \Program_counter_0|PC_mais_1[30]~92 (
// Equation(s):
// \Program_counter_0|PC_mais_1[30]~92_combout  = (\Program_counter_0|PC_mais_1[29]~91  & (!\chave_do_desvio~11_combout  & (\Program_counter_0|PC_mais_1 [30] & VCC))) # (!\Program_counter_0|PC_mais_1[29]~91  & ((((!\chave_do_desvio~11_combout  & 
// \Program_counter_0|PC_mais_1 [30])))))
// \Program_counter_0|PC_mais_1[30]~93  = CARRY((!\chave_do_desvio~11_combout  & (\Program_counter_0|PC_mais_1 [30] & !\Program_counter_0|PC_mais_1[29]~91 )))

	.dataa(\chave_do_desvio~11_combout ),
	.datab(\Program_counter_0|PC_mais_1 [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Program_counter_0|PC_mais_1[29]~91 ),
	.combout(\Program_counter_0|PC_mais_1[30]~92_combout ),
	.cout(\Program_counter_0|PC_mais_1[30]~93 ));
// synopsys translate_off
defparam \Program_counter_0|PC_mais_1[30]~92 .lut_mask = 16'h4B04;
defparam \Program_counter_0|PC_mais_1[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y50_N29
dffeas \Program_counter_0|PC_mais_1[30] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\Program_counter_0|PC_mais_1[30]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_counter_0|PC_mais_1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_counter_0|PC_mais_1[30] .is_wysiwyg = "true";
defparam \Program_counter_0|PC_mais_1[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N10
cycloneive_lcell_comb \mux_PC_ou_Desvio|out[30]~30 (
// Equation(s):
// \mux_PC_ou_Desvio|out[30]~30_combout  = (!\chave_do_desvio~11_combout  & \Program_counter_0|PC_mais_1 [30])

	.dataa(gnd),
	.datab(\chave_do_desvio~11_combout ),
	.datac(gnd),
	.datad(\Program_counter_0|PC_mais_1 [30]),
	.cin(gnd),
	.combout(\mux_PC_ou_Desvio|out[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \mux_PC_ou_Desvio|out[30]~30 .lut_mask = 16'h3300;
defparam \mux_PC_ou_Desvio|out[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y50_N11
dffeas \Program_counter_0|PC[30] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\mux_PC_ou_Desvio|out[30]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_counter_0|PC [30]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_counter_0|PC[30] .is_wysiwyg = "true";
defparam \Program_counter_0|PC[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y50_N30
cycloneive_lcell_comb \Program_counter_0|PC_mais_1[31]~94 (
// Equation(s):
// \Program_counter_0|PC_mais_1[31]~94_combout  = \Program_counter_0|PC_mais_1[30]~93  $ (((\Program_counter_0|PC_mais_1 [31] & !\chave_do_desvio~11_combout )))

	.dataa(\Program_counter_0|PC_mais_1 [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(\chave_do_desvio~11_combout ),
	.cin(\Program_counter_0|PC_mais_1[30]~93 ),
	.combout(\Program_counter_0|PC_mais_1[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \Program_counter_0|PC_mais_1[31]~94 .lut_mask = 16'hF05A;
defparam \Program_counter_0|PC_mais_1[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y50_N31
dffeas \Program_counter_0|PC_mais_1[31] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\Program_counter_0|PC_mais_1[31]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_counter_0|PC_mais_1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_counter_0|PC_mais_1[31] .is_wysiwyg = "true";
defparam \Program_counter_0|PC_mais_1[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y50_N4
cycloneive_lcell_comb \mux_PC_ou_Desvio|out[31]~31 (
// Equation(s):
// \mux_PC_ou_Desvio|out[31]~31_combout  = (\Program_counter_0|PC_mais_1 [31] & !\chave_do_desvio~11_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Program_counter_0|PC_mais_1 [31]),
	.datad(\chave_do_desvio~11_combout ),
	.cin(gnd),
	.combout(\mux_PC_ou_Desvio|out[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \mux_PC_ou_Desvio|out[31]~31 .lut_mask = 16'h00F0;
defparam \mux_PC_ou_Desvio|out[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y50_N5
dffeas \Program_counter_0|PC[31] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\mux_PC_ou_Desvio|out[31]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Program_counter_0|PC [31]),
	.prn(vcc));
// synopsys translate_off
defparam \Program_counter_0|PC[31] .is_wysiwyg = "true";
defparam \Program_counter_0|PC[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y24_N17
dffeas \mem_instru|Instruction[21] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_instru|rom~8206_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_instru|Instruction [21]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_instru|Instruction[21] .is_wysiwyg = "true";
defparam \mem_instru|Instruction[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y35_N9
dffeas \mem_instru|Instruction[22] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_instru|rom~8208_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_instru|Instruction [22]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_instru|Instruction[22] .is_wysiwyg = "true";
defparam \mem_instru|Instruction[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y47_N17
dffeas \mem_instru|Instruction[23] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_instru|rom~8210_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_instru|Instruction [23]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_instru|Instruction[23] .is_wysiwyg = "true";
defparam \mem_instru|Instruction[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y47_N19
dffeas \mem_instru|Instruction[24] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_instru|rom~8210_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_instru|Instruction [24]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_instru|Instruction[24] .is_wysiwyg = "true";
defparam \mem_instru|Instruction[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y47_N21
dffeas \mem_instru|Instruction[25] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\mem_instru|rom~8210_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mem_instru|Instruction [25]),
	.prn(vcc));
// synopsys translate_off
defparam \mem_instru|Instruction[25] .is_wysiwyg = "true";
defparam \mem_instru|Instruction[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N0
cycloneive_lcell_comb \mux_mem_dados|out[16]~16 (
// Equation(s):
// \mux_mem_dados|out[16]~16_combout  = (\control_unit|Decoder0~1_combout  & (\Mem_dados|ram_rtl_0|auto_generated|ram_block1a16 )) # (!\control_unit|Decoder0~1_combout  & ((\ALU_0|Selector15~0_combout )))

	.dataa(gnd),
	.datab(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\control_unit|Decoder0~1_combout ),
	.datad(\ALU_0|Selector15~0_combout ),
	.cin(gnd),
	.combout(\mux_mem_dados|out[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \mux_mem_dados|out[16]~16 .lut_mask = 16'hCFC0;
defparam \mux_mem_dados|out[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N18
cycloneive_lcell_comb \mux_mem_dados|out[17]~17 (
// Equation(s):
// \mux_mem_dados|out[17]~17_combout  = (\control_unit|Decoder0~1_combout  & (\Mem_dados|ram_rtl_0|auto_generated|ram_block1a17 )) # (!\control_unit|Decoder0~1_combout  & ((\ALU_0|Selector14~0_combout )))

	.dataa(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a17 ),
	.datab(gnd),
	.datac(\control_unit|Decoder0~1_combout ),
	.datad(\ALU_0|Selector14~0_combout ),
	.cin(gnd),
	.combout(\mux_mem_dados|out[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \mux_mem_dados|out[17]~17 .lut_mask = 16'hAFA0;
defparam \mux_mem_dados|out[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N28
cycloneive_lcell_comb \mux_mem_dados|out[18]~18 (
// Equation(s):
// \mux_mem_dados|out[18]~18_combout  = (\control_unit|Decoder0~1_combout  & (\Mem_dados|ram_rtl_0|auto_generated|ram_block1a18 )) # (!\control_unit|Decoder0~1_combout  & ((\ALU_0|Selector13~0_combout )))

	.dataa(gnd),
	.datab(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\control_unit|Decoder0~1_combout ),
	.datad(\ALU_0|Selector13~0_combout ),
	.cin(gnd),
	.combout(\mux_mem_dados|out[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \mux_mem_dados|out[18]~18 .lut_mask = 16'hCFC0;
defparam \mux_mem_dados|out[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N14
cycloneive_lcell_comb \mux_mem_dados|out[19]~19 (
// Equation(s):
// \mux_mem_dados|out[19]~19_combout  = (\control_unit|Decoder0~1_combout  & ((\Mem_dados|ram_rtl_0|auto_generated|ram_block1a19 ))) # (!\control_unit|Decoder0~1_combout  & (\ALU_0|Selector12~0_combout ))

	.dataa(gnd),
	.datab(\control_unit|Decoder0~1_combout ),
	.datac(\ALU_0|Selector12~0_combout ),
	.datad(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\mux_mem_dados|out[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \mux_mem_dados|out[19]~19 .lut_mask = 16'hFC30;
defparam \mux_mem_dados|out[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N12
cycloneive_lcell_comb \mux_mem_dados|out[20]~20 (
// Equation(s):
// \mux_mem_dados|out[20]~20_combout  = (\control_unit|Decoder0~1_combout  & (\Mem_dados|ram_rtl_0|auto_generated|ram_block1a20 )) # (!\control_unit|Decoder0~1_combout  & ((\ALU_0|Selector11~0_combout )))

	.dataa(\control_unit|Decoder0~1_combout ),
	.datab(gnd),
	.datac(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a20 ),
	.datad(\ALU_0|Selector11~0_combout ),
	.cin(gnd),
	.combout(\mux_mem_dados|out[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \mux_mem_dados|out[20]~20 .lut_mask = 16'hF5A0;
defparam \mux_mem_dados|out[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N6
cycloneive_lcell_comb \mux_mem_dados|out[21]~21 (
// Equation(s):
// \mux_mem_dados|out[21]~21_combout  = (\control_unit|Decoder0~1_combout  & (\Mem_dados|ram_rtl_0|auto_generated|ram_block1a21 )) # (!\control_unit|Decoder0~1_combout  & ((\ALU_0|Selector10~0_combout )))

	.dataa(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a21 ),
	.datab(gnd),
	.datac(\control_unit|Decoder0~1_combout ),
	.datad(\ALU_0|Selector10~0_combout ),
	.cin(gnd),
	.combout(\mux_mem_dados|out[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \mux_mem_dados|out[21]~21 .lut_mask = 16'hAFA0;
defparam \mux_mem_dados|out[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N16
cycloneive_lcell_comb \mux_mem_dados|out[22]~22 (
// Equation(s):
// \mux_mem_dados|out[22]~22_combout  = (\control_unit|Decoder0~1_combout  & (\Mem_dados|ram_rtl_0|auto_generated|ram_block1a22 )) # (!\control_unit|Decoder0~1_combout  & ((\ALU_0|Selector9~0_combout )))

	.dataa(gnd),
	.datab(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\control_unit|Decoder0~1_combout ),
	.datad(\ALU_0|Selector9~0_combout ),
	.cin(gnd),
	.combout(\mux_mem_dados|out[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \mux_mem_dados|out[22]~22 .lut_mask = 16'hCFC0;
defparam \mux_mem_dados|out[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N0
cycloneive_lcell_comb \mux_mem_dados|out[23]~23 (
// Equation(s):
// \mux_mem_dados|out[23]~23_combout  = (\control_unit|Decoder0~1_combout  & (\Mem_dados|ram_rtl_0|auto_generated|ram_block1a23 )) # (!\control_unit|Decoder0~1_combout  & ((\ALU_0|Selector8~0_combout )))

	.dataa(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a23 ),
	.datab(gnd),
	.datac(\control_unit|Decoder0~1_combout ),
	.datad(\ALU_0|Selector8~0_combout ),
	.cin(gnd),
	.combout(\mux_mem_dados|out[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \mux_mem_dados|out[23]~23 .lut_mask = 16'hAFA0;
defparam \mux_mem_dados|out[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N2
cycloneive_lcell_comb \mux_mem_dados|out[24]~24 (
// Equation(s):
// \mux_mem_dados|out[24]~24_combout  = (\control_unit|Decoder0~1_combout  & (\Mem_dados|ram_rtl_0|auto_generated|ram_block1a24 )) # (!\control_unit|Decoder0~1_combout  & ((\ALU_0|Selector7~0_combout )))

	.dataa(gnd),
	.datab(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\control_unit|Decoder0~1_combout ),
	.datad(\ALU_0|Selector7~0_combout ),
	.cin(gnd),
	.combout(\mux_mem_dados|out[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \mux_mem_dados|out[24]~24 .lut_mask = 16'hCFC0;
defparam \mux_mem_dados|out[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N4
cycloneive_lcell_comb \mux_mem_dados|out[25]~25 (
// Equation(s):
// \mux_mem_dados|out[25]~25_combout  = (\control_unit|Decoder0~1_combout  & (\Mem_dados|ram_rtl_0|auto_generated|ram_block1a25 )) # (!\control_unit|Decoder0~1_combout  & ((\ALU_0|Selector6~0_combout )))

	.dataa(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a25 ),
	.datab(gnd),
	.datac(\control_unit|Decoder0~1_combout ),
	.datad(\ALU_0|Selector6~0_combout ),
	.cin(gnd),
	.combout(\mux_mem_dados|out[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \mux_mem_dados|out[25]~25 .lut_mask = 16'hAFA0;
defparam \mux_mem_dados|out[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N0
cycloneive_lcell_comb \mux_mem_dados|out[26]~26 (
// Equation(s):
// \mux_mem_dados|out[26]~26_combout  = (\control_unit|Decoder0~1_combout  & (\Mem_dados|ram_rtl_0|auto_generated|ram_block1a26 )) # (!\control_unit|Decoder0~1_combout  & ((\ALU_0|Selector5~0_combout )))

	.dataa(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a26 ),
	.datab(\ALU_0|Selector5~0_combout ),
	.datac(gnd),
	.datad(\control_unit|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\mux_mem_dados|out[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \mux_mem_dados|out[26]~26 .lut_mask = 16'hAACC;
defparam \mux_mem_dados|out[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N22
cycloneive_lcell_comb \mux_mem_dados|out[27]~27 (
// Equation(s):
// \mux_mem_dados|out[27]~27_combout  = (\control_unit|Decoder0~1_combout  & (\Mem_dados|ram_rtl_0|auto_generated|ram_block1a27 )) # (!\control_unit|Decoder0~1_combout  & ((\ALU_0|Selector4~0_combout )))

	.dataa(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a27 ),
	.datab(\control_unit|Decoder0~1_combout ),
	.datac(\ALU_0|Selector4~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mux_mem_dados|out[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \mux_mem_dados|out[27]~27 .lut_mask = 16'hB8B8;
defparam \mux_mem_dados|out[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N26
cycloneive_lcell_comb \mux_mem_dados|out[28]~28 (
// Equation(s):
// \mux_mem_dados|out[28]~28_combout  = (\control_unit|Decoder0~1_combout  & (\Mem_dados|ram_rtl_0|auto_generated|ram_block1a28 )) # (!\control_unit|Decoder0~1_combout  & ((\ALU_0|Selector3~0_combout )))

	.dataa(gnd),
	.datab(\control_unit|Decoder0~1_combout ),
	.datac(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a28 ),
	.datad(\ALU_0|Selector3~0_combout ),
	.cin(gnd),
	.combout(\mux_mem_dados|out[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \mux_mem_dados|out[28]~28 .lut_mask = 16'hF3C0;
defparam \mux_mem_dados|out[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N4
cycloneive_lcell_comb \mux_mem_dados|out[29]~29 (
// Equation(s):
// \mux_mem_dados|out[29]~29_combout  = (\control_unit|Decoder0~1_combout  & (\Mem_dados|ram_rtl_0|auto_generated|ram_block1a29 )) # (!\control_unit|Decoder0~1_combout  & ((\ALU_0|Selector2~0_combout )))

	.dataa(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a29 ),
	.datab(\control_unit|Decoder0~1_combout ),
	.datac(gnd),
	.datad(\ALU_0|Selector2~0_combout ),
	.cin(gnd),
	.combout(\mux_mem_dados|out[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \mux_mem_dados|out[29]~29 .lut_mask = 16'hBB88;
defparam \mux_mem_dados|out[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N26
cycloneive_lcell_comb \mux_mem_dados|out[30]~30 (
// Equation(s):
// \mux_mem_dados|out[30]~30_combout  = (\control_unit|Decoder0~1_combout  & (\Mem_dados|ram_rtl_0|auto_generated|ram_block1a30 )) # (!\control_unit|Decoder0~1_combout  & ((\ALU_0|Selector1~0_combout )))

	.dataa(\control_unit|Decoder0~1_combout ),
	.datab(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a30 ),
	.datac(gnd),
	.datad(\ALU_0|Selector1~0_combout ),
	.cin(gnd),
	.combout(\mux_mem_dados|out[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \mux_mem_dados|out[30]~30 .lut_mask = 16'hDD88;
defparam \mux_mem_dados|out[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N28
cycloneive_lcell_comb \mux_mem_dados|out[31]~31 (
// Equation(s):
// \mux_mem_dados|out[31]~31_combout  = (\control_unit|Decoder0~1_combout  & (\Mem_dados|ram_rtl_0|auto_generated|ram_block1a31 )) # (!\control_unit|Decoder0~1_combout  & ((\ALU_0|Selector0~0_combout )))

	.dataa(\control_unit|Decoder0~1_combout ),
	.datab(gnd),
	.datac(\Mem_dados|ram_rtl_0|auto_generated|ram_block1a31 ),
	.datad(\ALU_0|Selector0~0_combout ),
	.cin(gnd),
	.combout(\mux_mem_dados|out[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \mux_mem_dados|out[31]~31 .lut_mask = 16'hF5A0;
defparam \mux_mem_dados|out[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N24
cycloneive_lcell_comb \banco_registers|Decoder0~4 (
// Equation(s):
// \banco_registers|Decoder0~4_combout  = (!\mux5|out[1]~1_combout  & (!\mux5|out[3]~0_combout  & (\control_unit|WideOr0~0_combout  & !\mux5|out[0]~2_combout )))

	.dataa(\mux5|out[1]~1_combout ),
	.datab(\mux5|out[3]~0_combout ),
	.datac(\control_unit|WideOr0~0_combout ),
	.datad(\mux5|out[0]~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Decoder0~4 .lut_mask = 16'h0010;
defparam \banco_registers|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N20
cycloneive_lcell_comb \banco_registers|Decoder0~18 (
// Equation(s):
// \banco_registers|Decoder0~18_combout  = (!\mux5|out[3]~0_combout  & \banco_registers|Decoder0~4_combout )

	.dataa(gnd),
	.datab(\mux5|out[3]~0_combout ),
	.datac(gnd),
	.datad(\banco_registers|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\banco_registers|Decoder0~18_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Decoder0~18 .lut_mask = 16'h3300;
defparam \banco_registers|Decoder0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y38_N29
dffeas \banco_registers|registers[0][0] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[0][0] .is_wysiwyg = "true";
defparam \banco_registers|registers[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N8
cycloneive_lcell_comb \banco_registers|registers[1][0]~feeder (
// Equation(s):
// \banco_registers|registers[1][0]~feeder_combout  = \comb_7|out[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_7|out[0]~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|registers[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|registers[1][0]~feeder .lut_mask = 16'hFF00;
defparam \banco_registers|registers[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N30
cycloneive_lcell_comb \banco_registers|Decoder0~12 (
// Equation(s):
// \banco_registers|Decoder0~12_combout  = (\mux5|out[0]~2_combout  & (\control_unit|WideOr0~0_combout  & (!\mux5|out[3]~0_combout  & !\mux5|out[1]~1_combout )))

	.dataa(\mux5|out[0]~2_combout ),
	.datab(\control_unit|WideOr0~0_combout ),
	.datac(\mux5|out[3]~0_combout ),
	.datad(\mux5|out[1]~1_combout ),
	.cin(gnd),
	.combout(\banco_registers|Decoder0~12_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Decoder0~12 .lut_mask = 16'h0008;
defparam \banco_registers|Decoder0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N22
cycloneive_lcell_comb \banco_registers|Decoder0~17 (
// Equation(s):
// \banco_registers|Decoder0~17_combout  = (!\mux5|out[3]~0_combout  & \banco_registers|Decoder0~12_combout )

	.dataa(gnd),
	.datab(\mux5|out[3]~0_combout ),
	.datac(\banco_registers|Decoder0~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco_registers|Decoder0~17_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Decoder0~17 .lut_mask = 16'h3030;
defparam \banco_registers|Decoder0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y40_N9
dffeas \banco_registers|registers[1][0] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\banco_registers|registers[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registers|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[1][0] .is_wysiwyg = "true";
defparam \banco_registers|registers[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N28
cycloneive_lcell_comb \banco_registers|Mux95~6 (
// Equation(s):
// \banco_registers|Mux95~6_combout  = (\mux5|out[1]~1_combout  & (\mux5|out[0]~2_combout )) # (!\mux5|out[1]~1_combout  & ((\mux5|out[0]~2_combout  & ((\banco_registers|registers[1][0]~q ))) # (!\mux5|out[0]~2_combout  & (\banco_registers|registers[0][0]~q 
// ))))

	.dataa(\mux5|out[1]~1_combout ),
	.datab(\mux5|out[0]~2_combout ),
	.datac(\banco_registers|registers[0][0]~q ),
	.datad(\banco_registers|registers[1][0]~q ),
	.cin(gnd),
	.combout(\banco_registers|Mux95~6_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux95~6 .lut_mask = 16'hDC98;
defparam \banco_registers|Mux95~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N14
cycloneive_lcell_comb \banco_registers|Decoder0~2 (
// Equation(s):
// \banco_registers|Decoder0~2_combout  = (\mux5|out[1]~1_combout  & (!\mux5|out[3]~0_combout  & (\control_unit|WideOr0~0_combout  & !\mux5|out[0]~2_combout )))

	.dataa(\mux5|out[1]~1_combout ),
	.datab(\mux5|out[3]~0_combout ),
	.datac(\control_unit|WideOr0~0_combout ),
	.datad(\mux5|out[0]~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Decoder0~2 .lut_mask = 16'h0020;
defparam \banco_registers|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N18
cycloneive_lcell_comb \banco_registers|Decoder0~16 (
// Equation(s):
// \banco_registers|Decoder0~16_combout  = (\banco_registers|Decoder0~2_combout  & !\mux5|out[3]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\banco_registers|Decoder0~2_combout ),
	.datad(\mux5|out[3]~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Decoder0~16_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Decoder0~16 .lut_mask = 16'h00F0;
defparam \banco_registers|Decoder0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y38_N11
dffeas \banco_registers|registers[2][0] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[2][0] .is_wysiwyg = "true";
defparam \banco_registers|registers[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N18
cycloneive_lcell_comb \banco_registers|Decoder0~10 (
// Equation(s):
// \banco_registers|Decoder0~10_combout  = (!\mux5|out[3]~0_combout  & (\control_unit|WideOr0~0_combout  & (\mux5|out[0]~2_combout  & \mux5|out[1]~1_combout )))

	.dataa(\mux5|out[3]~0_combout ),
	.datab(\control_unit|WideOr0~0_combout ),
	.datac(\mux5|out[0]~2_combout ),
	.datad(\mux5|out[1]~1_combout ),
	.cin(gnd),
	.combout(\banco_registers|Decoder0~10_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Decoder0~10 .lut_mask = 16'h4000;
defparam \banco_registers|Decoder0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N22
cycloneive_lcell_comb \banco_registers|Decoder0~19 (
// Equation(s):
// \banco_registers|Decoder0~19_combout  = (!\mux5|out[3]~0_combout  & \banco_registers|Decoder0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux5|out[3]~0_combout ),
	.datad(\banco_registers|Decoder0~10_combout ),
	.cin(gnd),
	.combout(\banco_registers|Decoder0~19_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Decoder0~19 .lut_mask = 16'h0F00;
defparam \banco_registers|Decoder0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y40_N23
dffeas \banco_registers|registers[3][0] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\comb_7|out[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registers|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[3][0] .is_wysiwyg = "true";
defparam \banco_registers|registers[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N10
cycloneive_lcell_comb \banco_registers|Mux95~7 (
// Equation(s):
// \banco_registers|Mux95~7_combout  = (\mux5|out[1]~1_combout  & ((\banco_registers|Mux95~6_combout  & ((\banco_registers|registers[3][0]~q ))) # (!\banco_registers|Mux95~6_combout  & (\banco_registers|registers[2][0]~q )))) # (!\mux5|out[1]~1_combout  & 
// (\banco_registers|Mux95~6_combout ))

	.dataa(\mux5|out[1]~1_combout ),
	.datab(\banco_registers|Mux95~6_combout ),
	.datac(\banco_registers|registers[2][0]~q ),
	.datad(\banco_registers|registers[3][0]~q ),
	.cin(gnd),
	.combout(\banco_registers|Mux95~7_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux95~7 .lut_mask = 16'hEC64;
defparam \banco_registers|Mux95~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N22
cycloneive_lcell_comb \banco_registers|Mux95~8 (
// Equation(s):
// \banco_registers|Mux95~8_combout  = (!\mux5|out[3]~0_combout  & \banco_registers|Mux95~7_combout )

	.dataa(gnd),
	.datab(\mux5|out[3]~0_combout ),
	.datac(gnd),
	.datad(\banco_registers|Mux95~7_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux95~8_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux95~8 .lut_mask = 16'h3300;
defparam \banco_registers|Mux95~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N0
cycloneive_lcell_comb \banco_registers|Mux95~2 (
// Equation(s):
// \banco_registers|Mux95~2_combout  = (\control_unit|Decoder0~0_combout  & (\mem_instru|Instruction [1])) # (!\control_unit|Decoder0~0_combout  & (((\mem_instru|Instruction [16] & \mem_instru|Instruction [18]))))

	.dataa(\mem_instru|Instruction [1]),
	.datab(\control_unit|Decoder0~0_combout ),
	.datac(\mem_instru|Instruction [16]),
	.datad(\mem_instru|Instruction [18]),
	.cin(gnd),
	.combout(\banco_registers|Mux95~2_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux95~2 .lut_mask = 16'hB888;
defparam \banco_registers|Mux95~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N22
cycloneive_lcell_comb \banco_registers|registers[27][0]~feeder (
// Equation(s):
// \banco_registers|registers[27][0]~feeder_combout  = \comb_7|out[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_7|out[0]~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|registers[27][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|registers[27][0]~feeder .lut_mask = 16'hFF00;
defparam \banco_registers|registers[27][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N4
cycloneive_lcell_comb \banco_registers|Decoder0~11 (
// Equation(s):
// \banco_registers|Decoder0~11_combout  = (\mux5|out[3]~0_combout  & \banco_registers|Decoder0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux5|out[3]~0_combout ),
	.datad(\banco_registers|Decoder0~10_combout ),
	.cin(gnd),
	.combout(\banco_registers|Decoder0~11_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Decoder0~11 .lut_mask = 16'hF000;
defparam \banco_registers|Decoder0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y41_N23
dffeas \banco_registers|registers[27][0] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\banco_registers|registers[27][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registers|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[27][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[27][0] .is_wysiwyg = "true";
defparam \banco_registers|registers[27][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N0
cycloneive_lcell_comb \banco_registers|Decoder0~13 (
// Equation(s):
// \banco_registers|Decoder0~13_combout  = (\banco_registers|Decoder0~12_combout  & \mux5|out[3]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\banco_registers|Decoder0~12_combout ),
	.datad(\mux5|out[3]~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Decoder0~13_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Decoder0~13 .lut_mask = 16'hF000;
defparam \banco_registers|Decoder0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y41_N27
dffeas \banco_registers|registers[25][0] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[25][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[25][0] .is_wysiwyg = "true";
defparam \banco_registers|registers[25][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N26
cycloneive_lcell_comb \banco_registers|Mux95~3 (
// Equation(s):
// \banco_registers|Mux95~3_combout  = (\mux5|out[3]~0_combout  & (((\mux5|out[1]~1_combout )))) # (!\mux5|out[3]~0_combout  & ((\mux5|out[1]~1_combout  & (\banco_registers|registers[27][0]~q )) # (!\mux5|out[1]~1_combout  & 
// ((\banco_registers|registers[25][0]~q )))))

	.dataa(\mux5|out[3]~0_combout ),
	.datab(\banco_registers|registers[27][0]~q ),
	.datac(\banco_registers|registers[25][0]~q ),
	.datad(\mux5|out[1]~1_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux95~3_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux95~3 .lut_mask = 16'hEE50;
defparam \banco_registers|Mux95~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N26
cycloneive_lcell_comb \banco_registers|Decoder0~14 (
// Equation(s):
// \banco_registers|Decoder0~14_combout  = (\mux5|out[0]~2_combout  & (\control_unit|WideOr0~0_combout  & (\mux5|out[3]~0_combout  & \mux5|out[1]~1_combout )))

	.dataa(\mux5|out[0]~2_combout ),
	.datab(\control_unit|WideOr0~0_combout ),
	.datac(\mux5|out[3]~0_combout ),
	.datad(\mux5|out[1]~1_combout ),
	.cin(gnd),
	.combout(\banco_registers|Decoder0~14_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Decoder0~14 .lut_mask = 16'h8000;
defparam \banco_registers|Decoder0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N20
cycloneive_lcell_comb \banco_registers|Decoder0~15 (
// Equation(s):
// \banco_registers|Decoder0~15_combout  = (\banco_registers|Decoder0~14_combout  & \mux5|out[3]~0_combout )

	.dataa(\banco_registers|Decoder0~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux5|out[3]~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Decoder0~15_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Decoder0~15 .lut_mask = 16'hAA00;
defparam \banco_registers|Decoder0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y41_N3
dffeas \banco_registers|registers[31][0] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[31][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[31][0] .is_wysiwyg = "true";
defparam \banco_registers|registers[31][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N6
cycloneive_lcell_comb \banco_registers|Decoder0~8 (
// Equation(s):
// \banco_registers|Decoder0~8_combout  = (\mux5|out[3]~0_combout  & (\control_unit|WideOr0~0_combout  & (\mux5|out[0]~2_combout  & !\mux5|out[1]~1_combout )))

	.dataa(\mux5|out[3]~0_combout ),
	.datab(\control_unit|WideOr0~0_combout ),
	.datac(\mux5|out[0]~2_combout ),
	.datad(\mux5|out[1]~1_combout ),
	.cin(gnd),
	.combout(\banco_registers|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Decoder0~8 .lut_mask = 16'h0080;
defparam \banco_registers|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N0
cycloneive_lcell_comb \banco_registers|Decoder0~9 (
// Equation(s):
// \banco_registers|Decoder0~9_combout  = (\mux5|out[3]~0_combout  & \banco_registers|Decoder0~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux5|out[3]~0_combout ),
	.datad(\banco_registers|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\banco_registers|Decoder0~9_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Decoder0~9 .lut_mask = 16'hF000;
defparam \banco_registers|Decoder0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y41_N17
dffeas \banco_registers|registers[29][0] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[29][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[29][0] .is_wysiwyg = "true";
defparam \banco_registers|registers[29][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N2
cycloneive_lcell_comb \banco_registers|Mux95~4 (
// Equation(s):
// \banco_registers|Mux95~4_combout  = (\banco_registers|Mux95~3_combout  & (((\banco_registers|registers[31][0]~q )) # (!\mux5|out[3]~0_combout ))) # (!\banco_registers|Mux95~3_combout  & (\mux5|out[3]~0_combout  & ((\banco_registers|registers[29][0]~q ))))

	.dataa(\banco_registers|Mux95~3_combout ),
	.datab(\mux5|out[3]~0_combout ),
	.datac(\banco_registers|registers[31][0]~q ),
	.datad(\banco_registers|registers[29][0]~q ),
	.cin(gnd),
	.combout(\banco_registers|Mux95~4_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux95~4 .lut_mask = 16'hE6A2;
defparam \banco_registers|Mux95~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N4
cycloneive_lcell_comb \banco_registers|Decoder0~0 (
// Equation(s):
// \banco_registers|Decoder0~0_combout  = (!\mux5|out[1]~1_combout  & (\mux5|out[3]~0_combout  & (\control_unit|WideOr0~0_combout  & !\mux5|out[0]~2_combout )))

	.dataa(\mux5|out[1]~1_combout ),
	.datab(\mux5|out[3]~0_combout ),
	.datac(\control_unit|WideOr0~0_combout ),
	.datad(\mux5|out[0]~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Decoder0~0 .lut_mask = 16'h0040;
defparam \banco_registers|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N4
cycloneive_lcell_comb \banco_registers|Decoder0~1 (
// Equation(s):
// \banco_registers|Decoder0~1_combout  = (\mux5|out[3]~0_combout  & \banco_registers|Decoder0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux5|out[3]~0_combout ),
	.datad(\banco_registers|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Decoder0~1 .lut_mask = 16'hF000;
defparam \banco_registers|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N9
dffeas \banco_registers|registers[28][0] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[28][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[28][0] .is_wysiwyg = "true";
defparam \banco_registers|registers[28][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N10
cycloneive_lcell_comb \banco_registers|Decoder0~6 (
// Equation(s):
// \banco_registers|Decoder0~6_combout  = (\mux5|out[3]~0_combout  & (\control_unit|WideOr0~0_combout  & (!\mux5|out[0]~2_combout  & \mux5|out[1]~1_combout )))

	.dataa(\mux5|out[3]~0_combout ),
	.datab(\control_unit|WideOr0~0_combout ),
	.datac(\mux5|out[0]~2_combout ),
	.datad(\mux5|out[1]~1_combout ),
	.cin(gnd),
	.combout(\banco_registers|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Decoder0~6 .lut_mask = 16'h0800;
defparam \banco_registers|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N28
cycloneive_lcell_comb \banco_registers|Decoder0~7 (
// Equation(s):
// \banco_registers|Decoder0~7_combout  = (\mux5|out[3]~0_combout  & \banco_registers|Decoder0~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux5|out[3]~0_combout ),
	.datad(\banco_registers|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\banco_registers|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Decoder0~7 .lut_mask = 16'hF000;
defparam \banco_registers|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N29
dffeas \banco_registers|registers[30][0] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[30][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[30][0] .is_wysiwyg = "true";
defparam \banco_registers|registers[30][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N18
cycloneive_lcell_comb \banco_registers|Decoder0~3 (
// Equation(s):
// \banco_registers|Decoder0~3_combout  = (\banco_registers|Decoder0~2_combout  & \mux5|out[3]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\banco_registers|Decoder0~2_combout ),
	.datad(\mux5|out[3]~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Decoder0~3 .lut_mask = 16'hF000;
defparam \banco_registers|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y41_N1
dffeas \banco_registers|registers[26][0] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[26][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[26][0] .is_wysiwyg = "true";
defparam \banco_registers|registers[26][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N0
cycloneive_lcell_comb \banco_registers|Decoder0~5 (
// Equation(s):
// \banco_registers|Decoder0~5_combout  = (\banco_registers|Decoder0~4_combout  & \mux5|out[3]~0_combout )

	.dataa(gnd),
	.datab(\banco_registers|Decoder0~4_combout ),
	.datac(gnd),
	.datad(\mux5|out[3]~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Decoder0~5 .lut_mask = 16'hCC00;
defparam \banco_registers|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y41_N11
dffeas \banco_registers|registers[24][0] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[24][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[24][0] .is_wysiwyg = "true";
defparam \banco_registers|registers[24][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N10
cycloneive_lcell_comb \banco_registers|Mux95~0 (
// Equation(s):
// \banco_registers|Mux95~0_combout  = (\mux5|out[1]~1_combout  & ((\banco_registers|registers[26][0]~q ) # ((\mux5|out[3]~0_combout )))) # (!\mux5|out[1]~1_combout  & (((\banco_registers|registers[24][0]~q  & !\mux5|out[3]~0_combout ))))

	.dataa(\mux5|out[1]~1_combout ),
	.datab(\banco_registers|registers[26][0]~q ),
	.datac(\banco_registers|registers[24][0]~q ),
	.datad(\mux5|out[3]~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux95~0_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux95~0 .lut_mask = 16'hAAD8;
defparam \banco_registers|Mux95~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N28
cycloneive_lcell_comb \banco_registers|Mux95~1 (
// Equation(s):
// \banco_registers|Mux95~1_combout  = (\mux5|out[3]~0_combout  & ((\banco_registers|Mux95~0_combout  & ((\banco_registers|registers[30][0]~q ))) # (!\banco_registers|Mux95~0_combout  & (\banco_registers|registers[28][0]~q )))) # (!\mux5|out[3]~0_combout  & 
// (((\banco_registers|Mux95~0_combout ))))

	.dataa(\banco_registers|registers[28][0]~q ),
	.datab(\mux5|out[3]~0_combout ),
	.datac(\banco_registers|registers[30][0]~q ),
	.datad(\banco_registers|Mux95~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux95~1_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux95~1 .lut_mask = 16'hF388;
defparam \banco_registers|Mux95~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N16
cycloneive_lcell_comb \banco_registers|Mux95~5 (
// Equation(s):
// \banco_registers|Mux95~5_combout  = (\banco_registers|Mux95~2_combout  & (((\banco_registers|Mux95~4_combout )) # (!\mux5|out[3]~0_combout ))) # (!\banco_registers|Mux95~2_combout  & (\mux5|out[3]~0_combout  & ((\banco_registers|Mux95~1_combout ))))

	.dataa(\banco_registers|Mux95~2_combout ),
	.datab(\mux5|out[3]~0_combout ),
	.datac(\banco_registers|Mux95~4_combout ),
	.datad(\banco_registers|Mux95~1_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux95~5_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux95~5 .lut_mask = 16'hE6A2;
defparam \banco_registers|Mux95~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N0
cycloneive_lcell_comb \banco_registers|Mux95~9 (
// Equation(s):
// \banco_registers|Mux95~9_combout  = (\mux5|out[3]~0_combout  & ((\banco_registers|Mux95~5_combout ))) # (!\mux5|out[3]~0_combout  & (\banco_registers|Mux95~8_combout ))

	.dataa(gnd),
	.datab(\mux5|out[3]~0_combout ),
	.datac(\banco_registers|Mux95~8_combout ),
	.datad(\banco_registers|Mux95~5_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux95~9_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux95~9 .lut_mask = 16'hFC30;
defparam \banco_registers|Mux95~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N2
cycloneive_lcell_comb \banco_registers|Decoder0~23 (
// Equation(s):
// \banco_registers|Decoder0~23_combout  = (!\mux5|out[3]~0_combout  & \banco_registers|Decoder0~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux5|out[3]~0_combout ),
	.datad(\banco_registers|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\banco_registers|Decoder0~23_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Decoder0~23 .lut_mask = 16'h0F00;
defparam \banco_registers|Decoder0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y41_N19
dffeas \banco_registers|registers[5][1] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\comb_7|out[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registers|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[5][1] .is_wysiwyg = "true";
defparam \banco_registers|registers[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y40_N25
dffeas \banco_registers|registers[1][1] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[1][1] .is_wysiwyg = "true";
defparam \banco_registers|registers[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N22
cycloneive_lcell_comb \banco_registers|registers[4][1]~feeder (
// Equation(s):
// \banco_registers|registers[4][1]~feeder_combout  = \comb_7|out[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_7|out[1]~1_combout ),
	.cin(gnd),
	.combout(\banco_registers|registers[4][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|registers[4][1]~feeder .lut_mask = 16'hFF00;
defparam \banco_registers|registers[4][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N0
cycloneive_lcell_comb \banco_registers|Decoder0~22 (
// Equation(s):
// \banco_registers|Decoder0~22_combout  = (!\mux5|out[3]~0_combout  & \banco_registers|Decoder0~0_combout )

	.dataa(gnd),
	.datab(\mux5|out[3]~0_combout ),
	.datac(gnd),
	.datad(\banco_registers|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Decoder0~22_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Decoder0~22 .lut_mask = 16'h3300;
defparam \banco_registers|Decoder0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y41_N23
dffeas \banco_registers|registers[4][1] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\banco_registers|registers[4][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registers|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[4][1] .is_wysiwyg = "true";
defparam \banco_registers|registers[4][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y40_N11
dffeas \banco_registers|registers[0][1] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[0][1] .is_wysiwyg = "true";
defparam \banco_registers|registers[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N10
cycloneive_lcell_comb \banco_registers|Mux94~8 (
// Equation(s):
// \banco_registers|Mux94~8_combout  = (\mux5|out[0]~2_combout  & (((\mux5|out[3]~0_combout )))) # (!\mux5|out[0]~2_combout  & ((\mux5|out[3]~0_combout  & (\banco_registers|registers[4][1]~q )) # (!\mux5|out[3]~0_combout  & 
// ((\banco_registers|registers[0][1]~q )))))

	.dataa(\mux5|out[0]~2_combout ),
	.datab(\banco_registers|registers[4][1]~q ),
	.datac(\banco_registers|registers[0][1]~q ),
	.datad(\mux5|out[3]~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux94~8_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux94~8 .lut_mask = 16'hEE50;
defparam \banco_registers|Mux94~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N24
cycloneive_lcell_comb \banco_registers|Mux94~9 (
// Equation(s):
// \banco_registers|Mux94~9_combout  = (\mux5|out[0]~2_combout  & ((\banco_registers|Mux94~8_combout  & (\banco_registers|registers[5][1]~q )) # (!\banco_registers|Mux94~8_combout  & ((\banco_registers|registers[1][1]~q ))))) # (!\mux5|out[0]~2_combout  & 
// (((\banco_registers|Mux94~8_combout ))))

	.dataa(\mux5|out[0]~2_combout ),
	.datab(\banco_registers|registers[5][1]~q ),
	.datac(\banco_registers|registers[1][1]~q ),
	.datad(\banco_registers|Mux94~8_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux94~9_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux94~9 .lut_mask = 16'hDDA0;
defparam \banco_registers|Mux94~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y40_N3
dffeas \banco_registers|registers[3][1] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[3][1] .is_wysiwyg = "true";
defparam \banco_registers|registers[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N0
cycloneive_lcell_comb \banco_registers|Decoder0~21 (
// Equation(s):
// \banco_registers|Decoder0~21_combout  = (!\mux5|out[3]~0_combout  & \banco_registers|Decoder0~14_combout )

	.dataa(\mux5|out[3]~0_combout ),
	.datab(gnd),
	.datac(\banco_registers|Decoder0~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco_registers|Decoder0~21_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Decoder0~21 .lut_mask = 16'h5050;
defparam \banco_registers|Decoder0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y40_N11
dffeas \banco_registers|registers[7][1] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[7][1] .is_wysiwyg = "true";
defparam \banco_registers|registers[7][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N16
cycloneive_lcell_comb \banco_registers|Decoder0~20 (
// Equation(s):
// \banco_registers|Decoder0~20_combout  = (!\mux5|out[3]~0_combout  & \banco_registers|Decoder0~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux5|out[3]~0_combout ),
	.datad(\banco_registers|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\banco_registers|Decoder0~20_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Decoder0~20 .lut_mask = 16'h0F00;
defparam \banco_registers|Decoder0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y44_N31
dffeas \banco_registers|registers[6][1] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[6][1] .is_wysiwyg = "true";
defparam \banco_registers|registers[6][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y40_N9
dffeas \banco_registers|registers[2][1] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[2][1] .is_wysiwyg = "true";
defparam \banco_registers|registers[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N8
cycloneive_lcell_comb \banco_registers|Mux94~6 (
// Equation(s):
// \banco_registers|Mux94~6_combout  = (\mux5|out[3]~0_combout  & ((\banco_registers|registers[6][1]~q ) # ((\mux5|out[0]~2_combout )))) # (!\mux5|out[3]~0_combout  & (((\banco_registers|registers[2][1]~q  & !\mux5|out[0]~2_combout ))))

	.dataa(\banco_registers|registers[6][1]~q ),
	.datab(\mux5|out[3]~0_combout ),
	.datac(\banco_registers|registers[2][1]~q ),
	.datad(\mux5|out[0]~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux94~6_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux94~6 .lut_mask = 16'hCCB8;
defparam \banco_registers|Mux94~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N10
cycloneive_lcell_comb \banco_registers|Mux94~7 (
// Equation(s):
// \banco_registers|Mux94~7_combout  = (\mux5|out[0]~2_combout  & ((\banco_registers|Mux94~6_combout  & ((\banco_registers|registers[7][1]~q ))) # (!\banco_registers|Mux94~6_combout  & (\banco_registers|registers[3][1]~q )))) # (!\mux5|out[0]~2_combout  & 
// (((\banco_registers|Mux94~6_combout ))))

	.dataa(\banco_registers|registers[3][1]~q ),
	.datab(\mux5|out[0]~2_combout ),
	.datac(\banco_registers|registers[7][1]~q ),
	.datad(\banco_registers|Mux94~6_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux94~7_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux94~7 .lut_mask = 16'hF388;
defparam \banco_registers|Mux94~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N12
cycloneive_lcell_comb \banco_registers|Mux94~10 (
// Equation(s):
// \banco_registers|Mux94~10_combout  = (\mux5|out[1]~1_combout  & (((\mux5|out[3]~0_combout ) # (\banco_registers|Mux94~7_combout )))) # (!\mux5|out[1]~1_combout  & (\banco_registers|Mux94~9_combout  & (!\mux5|out[3]~0_combout )))

	.dataa(\mux5|out[1]~1_combout ),
	.datab(\banco_registers|Mux94~9_combout ),
	.datac(\mux5|out[3]~0_combout ),
	.datad(\banco_registers|Mux94~7_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux94~10_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux94~10 .lut_mask = 16'hAEA4;
defparam \banco_registers|Mux94~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N22
cycloneive_lcell_comb \banco_registers|Mux94~11 (
// Equation(s):
// \banco_registers|Mux94~11_combout  = (!\mux5|out[3]~0_combout  & \banco_registers|Mux94~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux5|out[3]~0_combout ),
	.datad(\banco_registers|Mux94~10_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux94~11_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux94~11 .lut_mask = 16'h0F00;
defparam \banco_registers|Mux94~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y41_N13
dffeas \banco_registers|registers[26][1] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[26][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[26][1] .is_wysiwyg = "true";
defparam \banco_registers|registers[26][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y41_N9
dffeas \banco_registers|registers[27][1] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[27][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[27][1] .is_wysiwyg = "true";
defparam \banco_registers|registers[27][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y41_N15
dffeas \banco_registers|registers[24][1] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[24][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[24][1] .is_wysiwyg = "true";
defparam \banco_registers|registers[24][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N28
cycloneive_lcell_comb \banco_registers|registers[25][1]~feeder (
// Equation(s):
// \banco_registers|registers[25][1]~feeder_combout  = \comb_7|out[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_7|out[1]~1_combout ),
	.cin(gnd),
	.combout(\banco_registers|registers[25][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|registers[25][1]~feeder .lut_mask = 16'hFF00;
defparam \banco_registers|registers[25][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y41_N29
dffeas \banco_registers|registers[25][1] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\banco_registers|registers[25][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registers|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[25][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[25][1] .is_wysiwyg = "true";
defparam \banco_registers|registers[25][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N14
cycloneive_lcell_comb \banco_registers|Mux94~0 (
// Equation(s):
// \banco_registers|Mux94~0_combout  = (\mux5|out[1]~1_combout  & (\mux5|out[0]~2_combout )) # (!\mux5|out[1]~1_combout  & ((\mux5|out[0]~2_combout  & ((\banco_registers|registers[25][1]~q ))) # (!\mux5|out[0]~2_combout  & 
// (\banco_registers|registers[24][1]~q ))))

	.dataa(\mux5|out[1]~1_combout ),
	.datab(\mux5|out[0]~2_combout ),
	.datac(\banco_registers|registers[24][1]~q ),
	.datad(\banco_registers|registers[25][1]~q ),
	.cin(gnd),
	.combout(\banco_registers|Mux94~0_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux94~0 .lut_mask = 16'hDC98;
defparam \banco_registers|Mux94~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N8
cycloneive_lcell_comb \banco_registers|Mux94~1 (
// Equation(s):
// \banco_registers|Mux94~1_combout  = (\mux5|out[1]~1_combout  & ((\banco_registers|Mux94~0_combout  & ((\banco_registers|registers[27][1]~q ))) # (!\banco_registers|Mux94~0_combout  & (\banco_registers|registers[26][1]~q )))) # (!\mux5|out[1]~1_combout  & 
// (((\banco_registers|Mux94~0_combout ))))

	.dataa(\mux5|out[1]~1_combout ),
	.datab(\banco_registers|registers[26][1]~q ),
	.datac(\banco_registers|registers[27][1]~q ),
	.datad(\banco_registers|Mux94~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux94~1_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux94~1 .lut_mask = 16'hF588;
defparam \banco_registers|Mux94~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N16
cycloneive_lcell_comb \banco_registers|Mux94~2 (
// Equation(s):
// \banco_registers|Mux94~2_combout  = (\control_unit|Decoder0~0_combout  & (\mem_instru|Instruction [1])) # (!\control_unit|Decoder0~0_combout  & ((\mem_instru|Instruction [18])))

	.dataa(\mem_instru|Instruction [1]),
	.datab(gnd),
	.datac(\control_unit|Decoder0~0_combout ),
	.datad(\mem_instru|Instruction [18]),
	.cin(gnd),
	.combout(\banco_registers|Mux94~2_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux94~2 .lut_mask = 16'hAFA0;
defparam \banco_registers|Mux94~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y41_N25
dffeas \banco_registers|registers[28][1] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[28][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[28][1] .is_wysiwyg = "true";
defparam \banco_registers|registers[28][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N18
cycloneive_lcell_comb \banco_registers|registers[29][1]~feeder (
// Equation(s):
// \banco_registers|registers[29][1]~feeder_combout  = \comb_7|out[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_7|out[1]~1_combout ),
	.cin(gnd),
	.combout(\banco_registers|registers[29][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|registers[29][1]~feeder .lut_mask = 16'hFF00;
defparam \banco_registers|registers[29][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N19
dffeas \banco_registers|registers[29][1] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\banco_registers|registers[29][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[29][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[29][1] .is_wysiwyg = "true";
defparam \banco_registers|registers[29][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N24
cycloneive_lcell_comb \banco_registers|Mux94~3 (
// Equation(s):
// \banco_registers|Mux94~3_combout  = (\mux5|out[1]~1_combout  & (\mux5|out[0]~2_combout )) # (!\mux5|out[1]~1_combout  & ((\mux5|out[0]~2_combout  & ((\banco_registers|registers[29][1]~q ))) # (!\mux5|out[0]~2_combout  & 
// (\banco_registers|registers[28][1]~q ))))

	.dataa(\mux5|out[1]~1_combout ),
	.datab(\mux5|out[0]~2_combout ),
	.datac(\banco_registers|registers[28][1]~q ),
	.datad(\banco_registers|registers[29][1]~q ),
	.cin(gnd),
	.combout(\banco_registers|Mux94~3_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux94~3 .lut_mask = 16'hDC98;
defparam \banco_registers|Mux94~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N17
dffeas \banco_registers|registers[31][1] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[31][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[31][1] .is_wysiwyg = "true";
defparam \banco_registers|registers[31][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N16
cycloneive_lcell_comb \banco_registers|registers[30][1]~feeder (
// Equation(s):
// \banco_registers|registers[30][1]~feeder_combout  = \comb_7|out[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_7|out[1]~1_combout ),
	.cin(gnd),
	.combout(\banco_registers|registers[30][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|registers[30][1]~feeder .lut_mask = 16'hFF00;
defparam \banco_registers|registers[30][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N17
dffeas \banco_registers|registers[30][1] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\banco_registers|registers[30][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[30][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[30][1] .is_wysiwyg = "true";
defparam \banco_registers|registers[30][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N16
cycloneive_lcell_comb \banco_registers|Mux94~4 (
// Equation(s):
// \banco_registers|Mux94~4_combout  = (\banco_registers|Mux94~3_combout  & (((\banco_registers|registers[31][1]~q )) # (!\mux5|out[1]~1_combout ))) # (!\banco_registers|Mux94~3_combout  & (\mux5|out[1]~1_combout  & ((\banco_registers|registers[30][1]~q ))))

	.dataa(\banco_registers|Mux94~3_combout ),
	.datab(\mux5|out[1]~1_combout ),
	.datac(\banco_registers|registers[31][1]~q ),
	.datad(\banco_registers|registers[30][1]~q ),
	.cin(gnd),
	.combout(\banco_registers|Mux94~4_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux94~4 .lut_mask = 16'hE6A2;
defparam \banco_registers|Mux94~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N18
cycloneive_lcell_comb \banco_registers|Mux94~5 (
// Equation(s):
// \banco_registers|Mux94~5_combout  = (\mux5|out[3]~0_combout  & ((\banco_registers|Mux94~2_combout  & ((\banco_registers|Mux94~4_combout ))) # (!\banco_registers|Mux94~2_combout  & (\banco_registers|Mux94~1_combout )))) # (!\mux5|out[3]~0_combout  & 
// (((\banco_registers|Mux94~2_combout ))))

	.dataa(\mux5|out[3]~0_combout ),
	.datab(\banco_registers|Mux94~1_combout ),
	.datac(\banco_registers|Mux94~2_combout ),
	.datad(\banco_registers|Mux94~4_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux94~5_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux94~5 .lut_mask = 16'hF858;
defparam \banco_registers|Mux94~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N12
cycloneive_lcell_comb \banco_registers|Mux94~12 (
// Equation(s):
// \banco_registers|Mux94~12_combout  = (\mux5|out[3]~0_combout  & ((\banco_registers|Mux94~5_combout ))) # (!\mux5|out[3]~0_combout  & (\banco_registers|Mux94~11_combout ))

	.dataa(\mux5|out[3]~0_combout ),
	.datab(gnd),
	.datac(\banco_registers|Mux94~11_combout ),
	.datad(\banco_registers|Mux94~5_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux94~12_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux94~12 .lut_mask = 16'hFA50;
defparam \banco_registers|Mux94~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N12
cycloneive_lcell_comb \banco_registers|registers[5][2]~feeder (
// Equation(s):
// \banco_registers|registers[5][2]~feeder_combout  = \comb_7|out[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_7|out[2]~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|registers[5][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|registers[5][2]~feeder .lut_mask = 16'hFF00;
defparam \banco_registers|registers[5][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y41_N13
dffeas \banco_registers|registers[5][2] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\banco_registers|registers[5][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registers|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[5][2] .is_wysiwyg = "true";
defparam \banco_registers|registers[5][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y44_N1
dffeas \banco_registers|registers[3][2] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[3][2] .is_wysiwyg = "true";
defparam \banco_registers|registers[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y40_N25
dffeas \banco_registers|registers[1][2] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[1][2] .is_wysiwyg = "true";
defparam \banco_registers|registers[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N24
cycloneive_lcell_comb \banco_registers|Mux93~6 (
// Equation(s):
// \banco_registers|Mux93~6_combout  = (\mux5|out[1]~1_combout  & ((\banco_registers|registers[3][2]~q ) # ((\mux5|out[3]~0_combout )))) # (!\mux5|out[1]~1_combout  & (((\banco_registers|registers[1][2]~q  & !\mux5|out[3]~0_combout ))))

	.dataa(\mux5|out[1]~1_combout ),
	.datab(\banco_registers|registers[3][2]~q ),
	.datac(\banco_registers|registers[1][2]~q ),
	.datad(\mux5|out[3]~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux93~6_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux93~6 .lut_mask = 16'hAAD8;
defparam \banco_registers|Mux93~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y41_N9
dffeas \banco_registers|registers[7][2] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[7][2] .is_wysiwyg = "true";
defparam \banco_registers|registers[7][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N8
cycloneive_lcell_comb \banco_registers|Mux93~7 (
// Equation(s):
// \banco_registers|Mux93~7_combout  = (\banco_registers|Mux93~6_combout  & (((\banco_registers|registers[7][2]~q ) # (!\mux5|out[3]~0_combout )))) # (!\banco_registers|Mux93~6_combout  & (\banco_registers|registers[5][2]~q  & ((\mux5|out[3]~0_combout ))))

	.dataa(\banco_registers|registers[5][2]~q ),
	.datab(\banco_registers|Mux93~6_combout ),
	.datac(\banco_registers|registers[7][2]~q ),
	.datad(\mux5|out[3]~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux93~7_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux93~7 .lut_mask = 16'hE2CC;
defparam \banco_registers|Mux93~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y40_N5
dffeas \banco_registers|registers[0][2] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[0][2] .is_wysiwyg = "true";
defparam \banco_registers|registers[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y40_N15
dffeas \banco_registers|registers[2][2] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[2][2] .is_wysiwyg = "true";
defparam \banco_registers|registers[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N4
cycloneive_lcell_comb \banco_registers|Mux93~8 (
// Equation(s):
// \banco_registers|Mux93~8_combout  = (\mux5|out[1]~1_combout  & ((\mux5|out[3]~0_combout ) # ((\banco_registers|registers[2][2]~q )))) # (!\mux5|out[1]~1_combout  & (!\mux5|out[3]~0_combout  & (\banco_registers|registers[0][2]~q )))

	.dataa(\mux5|out[1]~1_combout ),
	.datab(\mux5|out[3]~0_combout ),
	.datac(\banco_registers|registers[0][2]~q ),
	.datad(\banco_registers|registers[2][2]~q ),
	.cin(gnd),
	.combout(\banco_registers|Mux93~8_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux93~8 .lut_mask = 16'hBA98;
defparam \banco_registers|Mux93~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y41_N11
dffeas \banco_registers|registers[4][2] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[4][2] .is_wysiwyg = "true";
defparam \banco_registers|registers[4][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y44_N17
dffeas \banco_registers|registers[6][2] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\comb_7|out[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registers|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[6][2] .is_wysiwyg = "true";
defparam \banco_registers|registers[6][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N10
cycloneive_lcell_comb \banco_registers|Mux93~9 (
// Equation(s):
// \banco_registers|Mux93~9_combout  = (\mux5|out[3]~0_combout  & ((\banco_registers|Mux93~8_combout  & ((\banco_registers|registers[6][2]~q ))) # (!\banco_registers|Mux93~8_combout  & (\banco_registers|registers[4][2]~q )))) # (!\mux5|out[3]~0_combout  & 
// (\banco_registers|Mux93~8_combout ))

	.dataa(\mux5|out[3]~0_combout ),
	.datab(\banco_registers|Mux93~8_combout ),
	.datac(\banco_registers|registers[4][2]~q ),
	.datad(\banco_registers|registers[6][2]~q ),
	.cin(gnd),
	.combout(\banco_registers|Mux93~9_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux93~9 .lut_mask = 16'hEC64;
defparam \banco_registers|Mux93~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N4
cycloneive_lcell_comb \banco_registers|Mux93~10 (
// Equation(s):
// \banco_registers|Mux93~10_combout  = (\mux5|out[3]~0_combout  & (\mux5|out[0]~2_combout )) # (!\mux5|out[3]~0_combout  & ((\mux5|out[0]~2_combout  & (\banco_registers|Mux93~7_combout )) # (!\mux5|out[0]~2_combout  & ((\banco_registers|Mux93~9_combout 
// )))))

	.dataa(\mux5|out[3]~0_combout ),
	.datab(\mux5|out[0]~2_combout ),
	.datac(\banco_registers|Mux93~7_combout ),
	.datad(\banco_registers|Mux93~9_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux93~10_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux93~10 .lut_mask = 16'hD9C8;
defparam \banco_registers|Mux93~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N8
cycloneive_lcell_comb \banco_registers|Mux93~2 (
// Equation(s):
// \banco_registers|Mux93~2_combout  = (\control_unit|Decoder0~0_combout  & (\mem_instru|Instruction [1])) # (!\control_unit|Decoder0~0_combout  & (((\mem_instru|Instruction [18] & \mem_instru|Instruction [17]))))

	.dataa(\mem_instru|Instruction [1]),
	.datab(\control_unit|Decoder0~0_combout ),
	.datac(\mem_instru|Instruction [18]),
	.datad(\mem_instru|Instruction [17]),
	.cin(gnd),
	.combout(\banco_registers|Mux93~2_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux93~2 .lut_mask = 16'hB888;
defparam \banco_registers|Mux93~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N26
cycloneive_lcell_comb \banco_registers|registers[28][2]~feeder (
// Equation(s):
// \banco_registers|registers[28][2]~feeder_combout  = \comb_7|out[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_7|out[2]~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|registers[28][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|registers[28][2]~feeder .lut_mask = 16'hFF00;
defparam \banco_registers|registers[28][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y41_N27
dffeas \banco_registers|registers[28][2] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\banco_registers|registers[28][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[28][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[28][2] .is_wysiwyg = "true";
defparam \banco_registers|registers[28][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y41_N17
dffeas \banco_registers|registers[24][2] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[24][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[24][2] .is_wysiwyg = "true";
defparam \banco_registers|registers[24][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N16
cycloneive_lcell_comb \banco_registers|Mux93~0 (
// Equation(s):
// \banco_registers|Mux93~0_combout  = (\mux5|out[0]~2_combout  & (((\mux5|out[3]~0_combout )))) # (!\mux5|out[0]~2_combout  & ((\mux5|out[3]~0_combout  & (\banco_registers|registers[28][2]~q )) # (!\mux5|out[3]~0_combout  & 
// ((\banco_registers|registers[24][2]~q )))))

	.dataa(\banco_registers|registers[28][2]~q ),
	.datab(\mux5|out[0]~2_combout ),
	.datac(\banco_registers|registers[24][2]~q ),
	.datad(\mux5|out[3]~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux93~0_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux93~0 .lut_mask = 16'hEE30;
defparam \banco_registers|Mux93~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y41_N5
dffeas \banco_registers|registers[29][2] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[29][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[29][2] .is_wysiwyg = "true";
defparam \banco_registers|registers[29][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y41_N9
dffeas \banco_registers|registers[25][2] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[25][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[25][2] .is_wysiwyg = "true";
defparam \banco_registers|registers[25][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N4
cycloneive_lcell_comb \banco_registers|Mux93~1 (
// Equation(s):
// \banco_registers|Mux93~1_combout  = (\mux5|out[0]~2_combout  & ((\banco_registers|Mux93~0_combout  & (\banco_registers|registers[29][2]~q )) # (!\banco_registers|Mux93~0_combout  & ((\banco_registers|registers[25][2]~q ))))) # (!\mux5|out[0]~2_combout  & 
// (\banco_registers|Mux93~0_combout ))

	.dataa(\mux5|out[0]~2_combout ),
	.datab(\banco_registers|Mux93~0_combout ),
	.datac(\banco_registers|registers[29][2]~q ),
	.datad(\banco_registers|registers[25][2]~q ),
	.cin(gnd),
	.combout(\banco_registers|Mux93~1_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux93~1 .lut_mask = 16'hE6C4;
defparam \banco_registers|Mux93~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N4
cycloneive_lcell_comb \banco_registers|registers[30][2]~feeder (
// Equation(s):
// \banco_registers|registers[30][2]~feeder_combout  = \comb_7|out[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_7|out[2]~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|registers[30][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|registers[30][2]~feeder .lut_mask = 16'hFF00;
defparam \banco_registers|registers[30][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N5
dffeas \banco_registers|registers[30][2] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\banco_registers|registers[30][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[30][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[30][2] .is_wysiwyg = "true";
defparam \banco_registers|registers[30][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y41_N19
dffeas \banco_registers|registers[26][2] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[26][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[26][2] .is_wysiwyg = "true";
defparam \banco_registers|registers[26][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N18
cycloneive_lcell_comb \banco_registers|Mux93~3 (
// Equation(s):
// \banco_registers|Mux93~3_combout  = (\mux5|out[0]~2_combout  & (((\mux5|out[3]~0_combout )))) # (!\mux5|out[0]~2_combout  & ((\mux5|out[3]~0_combout  & (\banco_registers|registers[30][2]~q )) # (!\mux5|out[3]~0_combout  & 
// ((\banco_registers|registers[26][2]~q )))))

	.dataa(\banco_registers|registers[30][2]~q ),
	.datab(\mux5|out[0]~2_combout ),
	.datac(\banco_registers|registers[26][2]~q ),
	.datad(\mux5|out[3]~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux93~3_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux93~3 .lut_mask = 16'hEE30;
defparam \banco_registers|Mux93~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y41_N31
dffeas \banco_registers|registers[31][2] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[31][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[31][2] .is_wysiwyg = "true";
defparam \banco_registers|registers[31][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N26
cycloneive_lcell_comb \banco_registers|registers[27][2]~feeder (
// Equation(s):
// \banco_registers|registers[27][2]~feeder_combout  = \comb_7|out[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_7|out[2]~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|registers[27][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|registers[27][2]~feeder .lut_mask = 16'hFF00;
defparam \banco_registers|registers[27][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y41_N27
dffeas \banco_registers|registers[27][2] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\banco_registers|registers[27][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registers|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[27][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[27][2] .is_wysiwyg = "true";
defparam \banco_registers|registers[27][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N30
cycloneive_lcell_comb \banco_registers|Mux93~4 (
// Equation(s):
// \banco_registers|Mux93~4_combout  = (\mux5|out[0]~2_combout  & ((\banco_registers|Mux93~3_combout  & (\banco_registers|registers[31][2]~q )) # (!\banco_registers|Mux93~3_combout  & ((\banco_registers|registers[27][2]~q ))))) # (!\mux5|out[0]~2_combout  & 
// (\banco_registers|Mux93~3_combout ))

	.dataa(\mux5|out[0]~2_combout ),
	.datab(\banco_registers|Mux93~3_combout ),
	.datac(\banco_registers|registers[31][2]~q ),
	.datad(\banco_registers|registers[27][2]~q ),
	.cin(gnd),
	.combout(\banco_registers|Mux93~4_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux93~4 .lut_mask = 16'hE6C4;
defparam \banco_registers|Mux93~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N28
cycloneive_lcell_comb \banco_registers|Mux93~5 (
// Equation(s):
// \banco_registers|Mux93~5_combout  = (\mux5|out[3]~0_combout  & ((\banco_registers|Mux93~2_combout  & ((\banco_registers|Mux93~4_combout ))) # (!\banco_registers|Mux93~2_combout  & (\banco_registers|Mux93~1_combout )))) # (!\mux5|out[3]~0_combout  & 
// (\banco_registers|Mux93~2_combout ))

	.dataa(\mux5|out[3]~0_combout ),
	.datab(\banco_registers|Mux93~2_combout ),
	.datac(\banco_registers|Mux93~1_combout ),
	.datad(\banco_registers|Mux93~4_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux93~5_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux93~5 .lut_mask = 16'hEC64;
defparam \banco_registers|Mux93~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N12
cycloneive_lcell_comb \banco_registers|Mux93~11 (
// Equation(s):
// \banco_registers|Mux93~11_combout  = (\mux5|out[3]~0_combout  & ((\banco_registers|Mux93~5_combout ))) # (!\mux5|out[3]~0_combout  & (\banco_registers|Mux93~10_combout ))

	.dataa(\banco_registers|Mux93~10_combout ),
	.datab(\mux5|out[3]~0_combout ),
	.datac(gnd),
	.datad(\banco_registers|Mux93~5_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux93~11_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux93~11 .lut_mask = 16'hEE22;
defparam \banco_registers|Mux93~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y38_N31
dffeas \banco_registers|registers[0][3] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[0][3] .is_wysiwyg = "true";
defparam \banco_registers|registers[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y40_N27
dffeas \banco_registers|registers[1][3] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[1][3] .is_wysiwyg = "true";
defparam \banco_registers|registers[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N30
cycloneive_lcell_comb \banco_registers|Mux92~5 (
// Equation(s):
// \banco_registers|Mux92~5_combout  = (\mux5|out[1]~1_combout  & (\mux5|out[0]~2_combout )) # (!\mux5|out[1]~1_combout  & ((\mux5|out[0]~2_combout  & ((\banco_registers|registers[1][3]~q ))) # (!\mux5|out[0]~2_combout  & (\banco_registers|registers[0][3]~q 
// ))))

	.dataa(\mux5|out[1]~1_combout ),
	.datab(\mux5|out[0]~2_combout ),
	.datac(\banco_registers|registers[0][3]~q ),
	.datad(\banco_registers|registers[1][3]~q ),
	.cin(gnd),
	.combout(\banco_registers|Mux92~5_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux92~5 .lut_mask = 16'hDC98;
defparam \banco_registers|Mux92~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y44_N11
dffeas \banco_registers|registers[3][3] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\comb_7|out[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registers|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[3][3] .is_wysiwyg = "true";
defparam \banco_registers|registers[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y38_N13
dffeas \banco_registers|registers[2][3] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[2][3] .is_wysiwyg = "true";
defparam \banco_registers|registers[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N12
cycloneive_lcell_comb \banco_registers|Mux92~6 (
// Equation(s):
// \banco_registers|Mux92~6_combout  = (\banco_registers|Mux92~5_combout  & ((\banco_registers|registers[3][3]~q ) # ((!\mux5|out[1]~1_combout )))) # (!\banco_registers|Mux92~5_combout  & (((\banco_registers|registers[2][3]~q  & \mux5|out[1]~1_combout ))))

	.dataa(\banco_registers|Mux92~5_combout ),
	.datab(\banco_registers|registers[3][3]~q ),
	.datac(\banco_registers|registers[2][3]~q ),
	.datad(\mux5|out[1]~1_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux92~6_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux92~6 .lut_mask = 16'hD8AA;
defparam \banco_registers|Mux92~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y41_N15
dffeas \banco_registers|registers[27][3] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[27][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[27][3] .is_wysiwyg = "true";
defparam \banco_registers|registers[27][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y41_N7
dffeas \banco_registers|registers[25][3] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[25][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[25][3] .is_wysiwyg = "true";
defparam \banco_registers|registers[25][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N6
cycloneive_lcell_comb \banco_registers|Mux92~2 (
// Equation(s):
// \banco_registers|Mux92~2_combout  = (\mux5|out[3]~0_combout  & (((\mux5|out[1]~1_combout )))) # (!\mux5|out[3]~0_combout  & ((\mux5|out[1]~1_combout  & (\banco_registers|registers[27][3]~q )) # (!\mux5|out[1]~1_combout  & 
// ((\banco_registers|registers[25][3]~q )))))

	.dataa(\mux5|out[3]~0_combout ),
	.datab(\banco_registers|registers[27][3]~q ),
	.datac(\banco_registers|registers[25][3]~q ),
	.datad(\mux5|out[1]~1_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux92~2_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux92~2 .lut_mask = 16'hEE50;
defparam \banco_registers|Mux92~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y41_N25
dffeas \banco_registers|registers[29][3] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[29][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[29][3] .is_wysiwyg = "true";
defparam \banco_registers|registers[29][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y41_N11
dffeas \banco_registers|registers[31][3] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[31][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[31][3] .is_wysiwyg = "true";
defparam \banco_registers|registers[31][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N10
cycloneive_lcell_comb \banco_registers|Mux92~3 (
// Equation(s):
// \banco_registers|Mux92~3_combout  = (\banco_registers|Mux92~2_combout  & (((\banco_registers|registers[31][3]~q ) # (!\mux5|out[3]~0_combout )))) # (!\banco_registers|Mux92~2_combout  & (\banco_registers|registers[29][3]~q  & ((\mux5|out[3]~0_combout ))))

	.dataa(\banco_registers|Mux92~2_combout ),
	.datab(\banco_registers|registers[29][3]~q ),
	.datac(\banco_registers|registers[31][3]~q ),
	.datad(\mux5|out[3]~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux92~3_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux92~3 .lut_mask = 16'hE4AA;
defparam \banco_registers|Mux92~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N11
dffeas \banco_registers|registers[28][3] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[28][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[28][3] .is_wysiwyg = "true";
defparam \banco_registers|registers[28][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y38_N25
dffeas \banco_registers|registers[30][3] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[30][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[30][3] .is_wysiwyg = "true";
defparam \banco_registers|registers[30][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y41_N9
dffeas \banco_registers|registers[24][3] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[24][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[24][3] .is_wysiwyg = "true";
defparam \banco_registers|registers[24][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y41_N7
dffeas \banco_registers|registers[26][3] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[26][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[26][3] .is_wysiwyg = "true";
defparam \banco_registers|registers[26][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N8
cycloneive_lcell_comb \banco_registers|Mux92~0 (
// Equation(s):
// \banco_registers|Mux92~0_combout  = (\mux5|out[1]~1_combout  & ((\mux5|out[3]~0_combout ) # ((\banco_registers|registers[26][3]~q )))) # (!\mux5|out[1]~1_combout  & (!\mux5|out[3]~0_combout  & (\banco_registers|registers[24][3]~q )))

	.dataa(\mux5|out[1]~1_combout ),
	.datab(\mux5|out[3]~0_combout ),
	.datac(\banco_registers|registers[24][3]~q ),
	.datad(\banco_registers|registers[26][3]~q ),
	.cin(gnd),
	.combout(\banco_registers|Mux92~0_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux92~0 .lut_mask = 16'hBA98;
defparam \banco_registers|Mux92~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N24
cycloneive_lcell_comb \banco_registers|Mux92~1 (
// Equation(s):
// \banco_registers|Mux92~1_combout  = (\mux5|out[3]~0_combout  & ((\banco_registers|Mux92~0_combout  & ((\banco_registers|registers[30][3]~q ))) # (!\banco_registers|Mux92~0_combout  & (\banco_registers|registers[28][3]~q )))) # (!\mux5|out[3]~0_combout  & 
// (((\banco_registers|Mux92~0_combout ))))

	.dataa(\mux5|out[3]~0_combout ),
	.datab(\banco_registers|registers[28][3]~q ),
	.datac(\banco_registers|registers[30][3]~q ),
	.datad(\banco_registers|Mux92~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux92~1_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux92~1 .lut_mask = 16'hF588;
defparam \banco_registers|Mux92~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N2
cycloneive_lcell_comb \banco_registers|Mux92~4 (
// Equation(s):
// \banco_registers|Mux92~4_combout  = (\mux5|out[3]~0_combout  & ((\banco_registers|Mux95~2_combout  & (\banco_registers|Mux92~3_combout )) # (!\banco_registers|Mux95~2_combout  & ((\banco_registers|Mux92~1_combout ))))) # (!\mux5|out[3]~0_combout  & 
// (((\banco_registers|Mux95~2_combout ))))

	.dataa(\banco_registers|Mux92~3_combout ),
	.datab(\mux5|out[3]~0_combout ),
	.datac(\banco_registers|Mux95~2_combout ),
	.datad(\banco_registers|Mux92~1_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux92~4_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux92~4 .lut_mask = 16'hBCB0;
defparam \banco_registers|Mux92~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N8
cycloneive_lcell_comb \banco_registers|Mux92~7 (
// Equation(s):
// \banco_registers|Mux92~7_combout  = (\mux5|out[3]~0_combout  & ((\banco_registers|Mux92~4_combout ))) # (!\mux5|out[3]~0_combout  & (\banco_registers|Mux92~6_combout ))

	.dataa(\banco_registers|Mux92~6_combout ),
	.datab(\mux5|out[3]~0_combout ),
	.datac(gnd),
	.datad(\banco_registers|Mux92~4_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux92~7_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux92~7 .lut_mask = 16'hEE22;
defparam \banco_registers|Mux92~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y41_N29
dffeas \banco_registers|registers[5][4] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\comb_7|out[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registers|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[5][4] .is_wysiwyg = "true";
defparam \banco_registers|registers[5][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N2
cycloneive_lcell_comb \banco_registers|registers[4][4]~feeder (
// Equation(s):
// \banco_registers|registers[4][4]~feeder_combout  = \comb_7|out[4]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_7|out[4]~4_combout ),
	.cin(gnd),
	.combout(\banco_registers|registers[4][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|registers[4][4]~feeder .lut_mask = 16'hFF00;
defparam \banco_registers|registers[4][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y41_N3
dffeas \banco_registers|registers[4][4] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\banco_registers|registers[4][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registers|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[4][4] .is_wysiwyg = "true";
defparam \banco_registers|registers[4][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y40_N9
dffeas \banco_registers|registers[0][4] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[0][4] .is_wysiwyg = "true";
defparam \banco_registers|registers[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N8
cycloneive_lcell_comb \banco_registers|Mux91~7 (
// Equation(s):
// \banco_registers|Mux91~7_combout  = (\mux5|out[0]~2_combout  & (((\mux5|out[3]~0_combout )))) # (!\mux5|out[0]~2_combout  & ((\mux5|out[3]~0_combout  & (\banco_registers|registers[4][4]~q )) # (!\mux5|out[3]~0_combout  & 
// ((\banco_registers|registers[0][4]~q )))))

	.dataa(\mux5|out[0]~2_combout ),
	.datab(\banco_registers|registers[4][4]~q ),
	.datac(\banco_registers|registers[0][4]~q ),
	.datad(\mux5|out[3]~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux91~7_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux91~7 .lut_mask = 16'hEE50;
defparam \banco_registers|Mux91~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y40_N7
dffeas \banco_registers|registers[1][4] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[1][4] .is_wysiwyg = "true";
defparam \banco_registers|registers[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N6
cycloneive_lcell_comb \banco_registers|Mux91~8 (
// Equation(s):
// \banco_registers|Mux91~8_combout  = (\banco_registers|Mux91~7_combout  & ((\banco_registers|registers[5][4]~q ) # ((!\mux5|out[0]~2_combout )))) # (!\banco_registers|Mux91~7_combout  & (((\banco_registers|registers[1][4]~q  & \mux5|out[0]~2_combout ))))

	.dataa(\banco_registers|registers[5][4]~q ),
	.datab(\banco_registers|Mux91~7_combout ),
	.datac(\banco_registers|registers[1][4]~q ),
	.datad(\mux5|out[0]~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux91~8_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux91~8 .lut_mask = 16'hB8CC;
defparam \banco_registers|Mux91~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y44_N3
dffeas \banco_registers|registers[6][4] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[6][4] .is_wysiwyg = "true";
defparam \banco_registers|registers[6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y41_N11
dffeas \banco_registers|registers[2][4] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[2][4] .is_wysiwyg = "true";
defparam \banco_registers|registers[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N10
cycloneive_lcell_comb \banco_registers|Mux91~5 (
// Equation(s):
// \banco_registers|Mux91~5_combout  = (\mux5|out[3]~0_combout  & ((\banco_registers|registers[6][4]~q ) # ((\mux5|out[0]~2_combout )))) # (!\mux5|out[3]~0_combout  & (((\banco_registers|registers[2][4]~q  & !\mux5|out[0]~2_combout ))))

	.dataa(\banco_registers|registers[6][4]~q ),
	.datab(\mux5|out[3]~0_combout ),
	.datac(\banco_registers|registers[2][4]~q ),
	.datad(\mux5|out[0]~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux91~5_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux91~5 .lut_mask = 16'hCCB8;
defparam \banco_registers|Mux91~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y44_N15
dffeas \banco_registers|registers[3][4] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[3][4] .is_wysiwyg = "true";
defparam \banco_registers|registers[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y41_N29
dffeas \banco_registers|registers[7][4] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[7][4] .is_wysiwyg = "true";
defparam \banco_registers|registers[7][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N28
cycloneive_lcell_comb \banco_registers|Mux91~6 (
// Equation(s):
// \banco_registers|Mux91~6_combout  = (\banco_registers|Mux91~5_combout  & (((\banco_registers|registers[7][4]~q ) # (!\mux5|out[0]~2_combout )))) # (!\banco_registers|Mux91~5_combout  & (\banco_registers|registers[3][4]~q  & ((\mux5|out[0]~2_combout ))))

	.dataa(\banco_registers|Mux91~5_combout ),
	.datab(\banco_registers|registers[3][4]~q ),
	.datac(\banco_registers|registers[7][4]~q ),
	.datad(\mux5|out[0]~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux91~6_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux91~6 .lut_mask = 16'hE4AA;
defparam \banco_registers|Mux91~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y40_N28
cycloneive_lcell_comb \banco_registers|Mux91~9 (
// Equation(s):
// \banco_registers|Mux91~9_combout  = (\mux5|out[1]~1_combout  & (((\mux5|out[3]~0_combout ) # (\banco_registers|Mux91~6_combout )))) # (!\mux5|out[1]~1_combout  & (\banco_registers|Mux91~8_combout  & (!\mux5|out[3]~0_combout )))

	.dataa(\mux5|out[1]~1_combout ),
	.datab(\banco_registers|Mux91~8_combout ),
	.datac(\mux5|out[3]~0_combout ),
	.datad(\banco_registers|Mux91~6_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux91~9_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux91~9 .lut_mask = 16'hAEA4;
defparam \banco_registers|Mux91~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y41_N21
dffeas \banco_registers|registers[24][4] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[24][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[24][4] .is_wysiwyg = "true";
defparam \banco_registers|registers[24][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N24
cycloneive_lcell_comb \banco_registers|registers[25][4]~feeder (
// Equation(s):
// \banco_registers|registers[25][4]~feeder_combout  = \comb_7|out[4]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_7|out[4]~4_combout ),
	.cin(gnd),
	.combout(\banco_registers|registers[25][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|registers[25][4]~feeder .lut_mask = 16'hFF00;
defparam \banco_registers|registers[25][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y41_N25
dffeas \banco_registers|registers[25][4] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\banco_registers|registers[25][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registers|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[25][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[25][4] .is_wysiwyg = "true";
defparam \banco_registers|registers[25][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N20
cycloneive_lcell_comb \banco_registers|Mux91~0 (
// Equation(s):
// \banco_registers|Mux91~0_combout  = (\mux5|out[1]~1_combout  & (\mux5|out[0]~2_combout )) # (!\mux5|out[1]~1_combout  & ((\mux5|out[0]~2_combout  & ((\banco_registers|registers[25][4]~q ))) # (!\mux5|out[0]~2_combout  & 
// (\banco_registers|registers[24][4]~q ))))

	.dataa(\mux5|out[1]~1_combout ),
	.datab(\mux5|out[0]~2_combout ),
	.datac(\banco_registers|registers[24][4]~q ),
	.datad(\banco_registers|registers[25][4]~q ),
	.cin(gnd),
	.combout(\banco_registers|Mux91~0_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux91~0 .lut_mask = 16'hDC98;
defparam \banco_registers|Mux91~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y41_N3
dffeas \banco_registers|registers[26][4] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[26][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[26][4] .is_wysiwyg = "true";
defparam \banco_registers|registers[26][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y41_N17
dffeas \banco_registers|registers[27][4] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[27][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[27][4] .is_wysiwyg = "true";
defparam \banco_registers|registers[27][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N16
cycloneive_lcell_comb \banco_registers|Mux91~1 (
// Equation(s):
// \banco_registers|Mux91~1_combout  = (\banco_registers|Mux91~0_combout  & (((\banco_registers|registers[27][4]~q ) # (!\mux5|out[1]~1_combout )))) # (!\banco_registers|Mux91~0_combout  & (\banco_registers|registers[26][4]~q  & ((\mux5|out[1]~1_combout ))))

	.dataa(\banco_registers|Mux91~0_combout ),
	.datab(\banco_registers|registers[26][4]~q ),
	.datac(\banco_registers|registers[27][4]~q ),
	.datad(\mux5|out[1]~1_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux91~1_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux91~1 .lut_mask = 16'hE4AA;
defparam \banco_registers|Mux91~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N0
cycloneive_lcell_comb \banco_registers|registers[29][4]~feeder (
// Equation(s):
// \banco_registers|registers[29][4]~feeder_combout  = \comb_7|out[4]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_7|out[4]~4_combout ),
	.cin(gnd),
	.combout(\banco_registers|registers[29][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|registers[29][4]~feeder .lut_mask = 16'hFF00;
defparam \banco_registers|registers[29][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N1
dffeas \banco_registers|registers[29][4] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\banco_registers|registers[29][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[29][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[29][4] .is_wysiwyg = "true";
defparam \banco_registers|registers[29][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y40_N17
dffeas \banco_registers|registers[28][4] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[28][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[28][4] .is_wysiwyg = "true";
defparam \banco_registers|registers[28][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N16
cycloneive_lcell_comb \banco_registers|Mux91~2 (
// Equation(s):
// \banco_registers|Mux91~2_combout  = (\mux5|out[1]~1_combout  & (((\mux5|out[0]~2_combout )))) # (!\mux5|out[1]~1_combout  & ((\mux5|out[0]~2_combout  & (\banco_registers|registers[29][4]~q )) # (!\mux5|out[0]~2_combout  & 
// ((\banco_registers|registers[28][4]~q )))))

	.dataa(\mux5|out[1]~1_combout ),
	.datab(\banco_registers|registers[29][4]~q ),
	.datac(\banco_registers|registers[28][4]~q ),
	.datad(\mux5|out[0]~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux91~2_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux91~2 .lut_mask = 16'hEE50;
defparam \banco_registers|Mux91~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y40_N11
dffeas \banco_registers|registers[31][4] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[31][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[31][4] .is_wysiwyg = "true";
defparam \banco_registers|registers[31][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N30
cycloneive_lcell_comb \banco_registers|registers[30][4]~feeder (
// Equation(s):
// \banco_registers|registers[30][4]~feeder_combout  = \comb_7|out[4]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_7|out[4]~4_combout ),
	.cin(gnd),
	.combout(\banco_registers|registers[30][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|registers[30][4]~feeder .lut_mask = 16'hFF00;
defparam \banco_registers|registers[30][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N31
dffeas \banco_registers|registers[30][4] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\banco_registers|registers[30][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[30][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[30][4] .is_wysiwyg = "true";
defparam \banco_registers|registers[30][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N10
cycloneive_lcell_comb \banco_registers|Mux91~3 (
// Equation(s):
// \banco_registers|Mux91~3_combout  = (\mux5|out[1]~1_combout  & ((\banco_registers|Mux91~2_combout  & (\banco_registers|registers[31][4]~q )) # (!\banco_registers|Mux91~2_combout  & ((\banco_registers|registers[30][4]~q ))))) # (!\mux5|out[1]~1_combout  & 
// (\banco_registers|Mux91~2_combout ))

	.dataa(\mux5|out[1]~1_combout ),
	.datab(\banco_registers|Mux91~2_combout ),
	.datac(\banco_registers|registers[31][4]~q ),
	.datad(\banco_registers|registers[30][4]~q ),
	.cin(gnd),
	.combout(\banco_registers|Mux91~3_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux91~3 .lut_mask = 16'hE6C4;
defparam \banco_registers|Mux91~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N12
cycloneive_lcell_comb \banco_registers|Mux91~4 (
// Equation(s):
// \banco_registers|Mux91~4_combout  = (\mux5|out[3]~0_combout  & ((\banco_registers|Mux94~2_combout  & ((\banco_registers|Mux91~3_combout ))) # (!\banco_registers|Mux94~2_combout  & (\banco_registers|Mux91~1_combout )))) # (!\mux5|out[3]~0_combout  & 
// (((\banco_registers|Mux94~2_combout ))))

	.dataa(\mux5|out[3]~0_combout ),
	.datab(\banco_registers|Mux91~1_combout ),
	.datac(\banco_registers|Mux94~2_combout ),
	.datad(\banco_registers|Mux91~3_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux91~4_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux91~4 .lut_mask = 16'hF858;
defparam \banco_registers|Mux91~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N6
cycloneive_lcell_comb \banco_registers|Mux91~10 (
// Equation(s):
// \banco_registers|Mux91~10_combout  = (\mux5|out[3]~0_combout  & ((\banco_registers|Mux91~4_combout ))) # (!\mux5|out[3]~0_combout  & (\banco_registers|Mux91~9_combout ))

	.dataa(\mux5|out[3]~0_combout ),
	.datab(gnd),
	.datac(\banco_registers|Mux91~9_combout ),
	.datad(\banco_registers|Mux91~4_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux91~10_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux91~10 .lut_mask = 16'hFA50;
defparam \banco_registers|Mux91~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N10
cycloneive_lcell_comb \banco_registers|registers[27][5]~feeder (
// Equation(s):
// \banco_registers|registers[27][5]~feeder_combout  = \comb_7|out[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_7|out[5]~5_combout ),
	.cin(gnd),
	.combout(\banco_registers|registers[27][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|registers[27][5]~feeder .lut_mask = 16'hFF00;
defparam \banco_registers|registers[27][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y41_N11
dffeas \banco_registers|registers[27][5] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\banco_registers|registers[27][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registers|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[27][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[27][5] .is_wysiwyg = "true";
defparam \banco_registers|registers[27][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N10
cycloneive_lcell_comb \banco_registers|registers[30][5]~feeder (
// Equation(s):
// \banco_registers|registers[30][5]~feeder_combout  = \comb_7|out[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_7|out[5]~5_combout ),
	.cin(gnd),
	.combout(\banco_registers|registers[30][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|registers[30][5]~feeder .lut_mask = 16'hFF00;
defparam \banco_registers|registers[30][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y41_N11
dffeas \banco_registers|registers[30][5] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\banco_registers|registers[30][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[30][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[30][5] .is_wysiwyg = "true";
defparam \banco_registers|registers[30][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y41_N25
dffeas \banco_registers|registers[26][5] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[26][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[26][5] .is_wysiwyg = "true";
defparam \banco_registers|registers[26][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N24
cycloneive_lcell_comb \banco_registers|Mux90~2 (
// Equation(s):
// \banco_registers|Mux90~2_combout  = (\mux5|out[0]~2_combout  & (((\mux5|out[3]~0_combout )))) # (!\mux5|out[0]~2_combout  & ((\mux5|out[3]~0_combout  & (\banco_registers|registers[30][5]~q )) # (!\mux5|out[3]~0_combout  & 
// ((\banco_registers|registers[26][5]~q )))))

	.dataa(\banco_registers|registers[30][5]~q ),
	.datab(\mux5|out[0]~2_combout ),
	.datac(\banco_registers|registers[26][5]~q ),
	.datad(\mux5|out[3]~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux90~2_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux90~2 .lut_mask = 16'hEE30;
defparam \banco_registers|Mux90~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y41_N15
dffeas \banco_registers|registers[31][5] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[31][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[31][5] .is_wysiwyg = "true";
defparam \banco_registers|registers[31][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N14
cycloneive_lcell_comb \banco_registers|Mux90~3 (
// Equation(s):
// \banco_registers|Mux90~3_combout  = (\banco_registers|Mux90~2_combout  & (((\banco_registers|registers[31][5]~q ) # (!\mux5|out[0]~2_combout )))) # (!\banco_registers|Mux90~2_combout  & (\banco_registers|registers[27][5]~q  & ((\mux5|out[0]~2_combout ))))

	.dataa(\banco_registers|registers[27][5]~q ),
	.datab(\banco_registers|Mux90~2_combout ),
	.datac(\banco_registers|registers[31][5]~q ),
	.datad(\mux5|out[0]~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux90~3_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux90~3 .lut_mask = 16'hE2CC;
defparam \banco_registers|Mux90~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y41_N13
dffeas \banco_registers|registers[25][5] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[25][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[25][5] .is_wysiwyg = "true";
defparam \banco_registers|registers[25][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y41_N13
dffeas \banco_registers|registers[29][5] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[29][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[29][5] .is_wysiwyg = "true";
defparam \banco_registers|registers[29][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y40_N25
dffeas \banco_registers|registers[28][5] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[28][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[28][5] .is_wysiwyg = "true";
defparam \banco_registers|registers[28][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y41_N23
dffeas \banco_registers|registers[24][5] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[24][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[24][5] .is_wysiwyg = "true";
defparam \banco_registers|registers[24][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N22
cycloneive_lcell_comb \banco_registers|Mux90~0 (
// Equation(s):
// \banco_registers|Mux90~0_combout  = (\mux5|out[0]~2_combout  & (((\mux5|out[3]~0_combout )))) # (!\mux5|out[0]~2_combout  & ((\mux5|out[3]~0_combout  & (\banco_registers|registers[28][5]~q )) # (!\mux5|out[3]~0_combout  & 
// ((\banco_registers|registers[24][5]~q )))))

	.dataa(\banco_registers|registers[28][5]~q ),
	.datab(\mux5|out[0]~2_combout ),
	.datac(\banco_registers|registers[24][5]~q ),
	.datad(\mux5|out[3]~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux90~0_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux90~0 .lut_mask = 16'hEE30;
defparam \banco_registers|Mux90~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N12
cycloneive_lcell_comb \banco_registers|Mux90~1 (
// Equation(s):
// \banco_registers|Mux90~1_combout  = (\mux5|out[0]~2_combout  & ((\banco_registers|Mux90~0_combout  & ((\banco_registers|registers[29][5]~q ))) # (!\banco_registers|Mux90~0_combout  & (\banco_registers|registers[25][5]~q )))) # (!\mux5|out[0]~2_combout  & 
// (((\banco_registers|Mux90~0_combout ))))

	.dataa(\mux5|out[0]~2_combout ),
	.datab(\banco_registers|registers[25][5]~q ),
	.datac(\banco_registers|registers[29][5]~q ),
	.datad(\banco_registers|Mux90~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux90~1_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux90~1 .lut_mask = 16'hF588;
defparam \banco_registers|Mux90~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y41_N26
cycloneive_lcell_comb \banco_registers|Mux90~4 (
// Equation(s):
// \banco_registers|Mux90~4_combout  = (\banco_registers|Mux93~2_combout  & ((\banco_registers|Mux90~3_combout ) # ((!\mux5|out[3]~0_combout )))) # (!\banco_registers|Mux93~2_combout  & (((\banco_registers|Mux90~1_combout  & \mux5|out[3]~0_combout ))))

	.dataa(\banco_registers|Mux90~3_combout ),
	.datab(\banco_registers|Mux93~2_combout ),
	.datac(\banco_registers|Mux90~1_combout ),
	.datad(\mux5|out[3]~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux90~4_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux90~4 .lut_mask = 16'hB8CC;
defparam \banco_registers|Mux90~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y44_N29
dffeas \banco_registers|registers[6][5] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\comb_7|out[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registers|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[6][5] .is_wysiwyg = "true";
defparam \banco_registers|registers[6][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y41_N31
dffeas \banco_registers|registers[4][5] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[4][5] .is_wysiwyg = "true";
defparam \banco_registers|registers[4][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y40_N13
dffeas \banco_registers|registers[0][5] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[0][5] .is_wysiwyg = "true";
defparam \banco_registers|registers[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y40_N9
dffeas \banco_registers|registers[2][5] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[2][5] .is_wysiwyg = "true";
defparam \banco_registers|registers[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N12
cycloneive_lcell_comb \banco_registers|Mux90~7 (
// Equation(s):
// \banco_registers|Mux90~7_combout  = (\mux5|out[1]~1_combout  & ((\mux5|out[3]~0_combout ) # ((\banco_registers|registers[2][5]~q )))) # (!\mux5|out[1]~1_combout  & (!\mux5|out[3]~0_combout  & (\banco_registers|registers[0][5]~q )))

	.dataa(\mux5|out[1]~1_combout ),
	.datab(\mux5|out[3]~0_combout ),
	.datac(\banco_registers|registers[0][5]~q ),
	.datad(\banco_registers|registers[2][5]~q ),
	.cin(gnd),
	.combout(\banco_registers|Mux90~7_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux90~7 .lut_mask = 16'hBA98;
defparam \banco_registers|Mux90~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N30
cycloneive_lcell_comb \banco_registers|Mux90~8 (
// Equation(s):
// \banco_registers|Mux90~8_combout  = (\mux5|out[3]~0_combout  & ((\banco_registers|Mux90~7_combout  & (\banco_registers|registers[6][5]~q )) # (!\banco_registers|Mux90~7_combout  & ((\banco_registers|registers[4][5]~q ))))) # (!\mux5|out[3]~0_combout  & 
// (((\banco_registers|Mux90~7_combout ))))

	.dataa(\mux5|out[3]~0_combout ),
	.datab(\banco_registers|registers[6][5]~q ),
	.datac(\banco_registers|registers[4][5]~q ),
	.datad(\banco_registers|Mux90~7_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux90~8_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux90~8 .lut_mask = 16'hDDA0;
defparam \banco_registers|Mux90~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y44_N9
dffeas \banco_registers|registers[3][5] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[3][5] .is_wysiwyg = "true";
defparam \banco_registers|registers[3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y40_N27
dffeas \banco_registers|registers[1][5] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[1][5] .is_wysiwyg = "true";
defparam \banco_registers|registers[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N26
cycloneive_lcell_comb \banco_registers|Mux90~5 (
// Equation(s):
// \banco_registers|Mux90~5_combout  = (\mux5|out[1]~1_combout  & ((\banco_registers|registers[3][5]~q ) # ((\mux5|out[3]~0_combout )))) # (!\mux5|out[1]~1_combout  & (((\banco_registers|registers[1][5]~q  & !\mux5|out[3]~0_combout ))))

	.dataa(\mux5|out[1]~1_combout ),
	.datab(\banco_registers|registers[3][5]~q ),
	.datac(\banco_registers|registers[1][5]~q ),
	.datad(\mux5|out[3]~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux90~5_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux90~5 .lut_mask = 16'hAAD8;
defparam \banco_registers|Mux90~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y41_N23
dffeas \banco_registers|registers[7][5] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[7][5] .is_wysiwyg = "true";
defparam \banco_registers|registers[7][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y41_N20
cycloneive_lcell_comb \banco_registers|registers[5][5]~feeder (
// Equation(s):
// \banco_registers|registers[5][5]~feeder_combout  = \comb_7|out[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_7|out[5]~5_combout ),
	.cin(gnd),
	.combout(\banco_registers|registers[5][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|registers[5][5]~feeder .lut_mask = 16'hFF00;
defparam \banco_registers|registers[5][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y41_N21
dffeas \banco_registers|registers[5][5] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\banco_registers|registers[5][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registers|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[5][5] .is_wysiwyg = "true";
defparam \banco_registers|registers[5][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y41_N22
cycloneive_lcell_comb \banco_registers|Mux90~6 (
// Equation(s):
// \banco_registers|Mux90~6_combout  = (\mux5|out[3]~0_combout  & ((\banco_registers|Mux90~5_combout  & (\banco_registers|registers[7][5]~q )) # (!\banco_registers|Mux90~5_combout  & ((\banco_registers|registers[5][5]~q ))))) # (!\mux5|out[3]~0_combout  & 
// (\banco_registers|Mux90~5_combout ))

	.dataa(\mux5|out[3]~0_combout ),
	.datab(\banco_registers|Mux90~5_combout ),
	.datac(\banco_registers|registers[7][5]~q ),
	.datad(\banco_registers|registers[5][5]~q ),
	.cin(gnd),
	.combout(\banco_registers|Mux90~6_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux90~6 .lut_mask = 16'hE6C4;
defparam \banco_registers|Mux90~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y41_N16
cycloneive_lcell_comb \banco_registers|Mux90~9 (
// Equation(s):
// \banco_registers|Mux90~9_combout  = (\mux5|out[0]~2_combout  & (((\banco_registers|Mux90~6_combout ) # (\mux5|out[3]~0_combout )))) # (!\mux5|out[0]~2_combout  & (\banco_registers|Mux90~8_combout  & ((!\mux5|out[3]~0_combout ))))

	.dataa(\banco_registers|Mux90~8_combout ),
	.datab(\mux5|out[0]~2_combout ),
	.datac(\banco_registers|Mux90~6_combout ),
	.datad(\mux5|out[3]~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux90~9_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux90~9 .lut_mask = 16'hCCE2;
defparam \banco_registers|Mux90~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N10
cycloneive_lcell_comb \banco_registers|Mux90~10 (
// Equation(s):
// \banco_registers|Mux90~10_combout  = (\mux5|out[3]~0_combout  & (\banco_registers|Mux90~4_combout )) # (!\mux5|out[3]~0_combout  & ((\banco_registers|Mux90~9_combout )))

	.dataa(\mux5|out[3]~0_combout ),
	.datab(\banco_registers|Mux90~4_combout ),
	.datac(gnd),
	.datad(\banco_registers|Mux90~9_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux90~10_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux90~10 .lut_mask = 16'hDD88;
defparam \banco_registers|Mux90~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N7
dffeas \banco_registers|registers[3][6] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\comb_7|out[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registers|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[3][6] .is_wysiwyg = "true";
defparam \banco_registers|registers[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y39_N9
dffeas \banco_registers|registers[1][6] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[1][6] .is_wysiwyg = "true";
defparam \banco_registers|registers[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N15
dffeas \banco_registers|registers[0][6] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[0][6] .is_wysiwyg = "true";
defparam \banco_registers|registers[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N14
cycloneive_lcell_comb \banco_registers|Mux89~6 (
// Equation(s):
// \banco_registers|Mux89~6_combout  = (\mux5|out[0]~2_combout  & ((\banco_registers|registers[1][6]~q ) # ((\mux5|out[1]~1_combout )))) # (!\mux5|out[0]~2_combout  & (((\banco_registers|registers[0][6]~q  & !\mux5|out[1]~1_combout ))))

	.dataa(\mux5|out[0]~2_combout ),
	.datab(\banco_registers|registers[1][6]~q ),
	.datac(\banco_registers|registers[0][6]~q ),
	.datad(\mux5|out[1]~1_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux89~6_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux89~6 .lut_mask = 16'hAAD8;
defparam \banco_registers|Mux89~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N5
dffeas \banco_registers|registers[2][6] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[2][6] .is_wysiwyg = "true";
defparam \banco_registers|registers[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N4
cycloneive_lcell_comb \banco_registers|Mux89~7 (
// Equation(s):
// \banco_registers|Mux89~7_combout  = (\banco_registers|Mux89~6_combout  & ((\banco_registers|registers[3][6]~q ) # ((!\mux5|out[1]~1_combout )))) # (!\banco_registers|Mux89~6_combout  & (((\banco_registers|registers[2][6]~q  & \mux5|out[1]~1_combout ))))

	.dataa(\banco_registers|registers[3][6]~q ),
	.datab(\banco_registers|Mux89~6_combout ),
	.datac(\banco_registers|registers[2][6]~q ),
	.datad(\mux5|out[1]~1_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux89~7_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux89~7 .lut_mask = 16'hB8CC;
defparam \banco_registers|Mux89~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N3
dffeas \banco_registers|registers[31][6] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[31][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[31][6] .is_wysiwyg = "true";
defparam \banco_registers|registers[31][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N2
cycloneive_lcell_comb \banco_registers|Mux89~4 (
// Equation(s):
// \banco_registers|Mux89~4_combout  = (\banco_registers|registers[31][6]~q  & ((\control_unit|Decoder0~0_combout  & (\mem_instru|Instruction [1])) # (!\control_unit|Decoder0~0_combout  & ((\mem_instru|Instruction [18])))))

	.dataa(\control_unit|Decoder0~0_combout ),
	.datab(\mem_instru|Instruction [1]),
	.datac(\banco_registers|registers[31][6]~q ),
	.datad(\mem_instru|Instruction [18]),
	.cin(gnd),
	.combout(\banco_registers|Mux89~4_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux89~4 .lut_mask = 16'hD080;
defparam \banco_registers|Mux89~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N13
dffeas \banco_registers|registers[29][6] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[29][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[29][6] .is_wysiwyg = "true";
defparam \banco_registers|registers[29][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N12
cycloneive_lcell_comb \banco_registers|Mux89~0 (
// Equation(s):
// \banco_registers|Mux89~0_combout  = (\banco_registers|registers[29][6]~q  & ((\control_unit|Decoder0~0_combout  & (\mem_instru|Instruction [1])) # (!\control_unit|Decoder0~0_combout  & ((\mem_instru|Instruction [18])))))

	.dataa(\mem_instru|Instruction [1]),
	.datab(\control_unit|Decoder0~0_combout ),
	.datac(\banco_registers|registers[29][6]~q ),
	.datad(\mem_instru|Instruction [18]),
	.cin(gnd),
	.combout(\banco_registers|Mux89~0_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux89~0 .lut_mask = 16'hB080;
defparam \banco_registers|Mux89~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N29
dffeas \banco_registers|registers[28][6] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[28][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[28][6] .is_wysiwyg = "true";
defparam \banco_registers|registers[28][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N28
cycloneive_lcell_comb \banco_registers|Mux89~2 (
// Equation(s):
// \banco_registers|Mux89~2_combout  = (\banco_registers|registers[28][6]~q  & ((\control_unit|Decoder0~0_combout  & (\mem_instru|Instruction [1])) # (!\control_unit|Decoder0~0_combout  & ((\mem_instru|Instruction [18])))))

	.dataa(\mem_instru|Instruction [1]),
	.datab(\mem_instru|Instruction [18]),
	.datac(\banco_registers|registers[28][6]~q ),
	.datad(\control_unit|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux89~2_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux89~2 .lut_mask = 16'hA0C0;
defparam \banco_registers|Mux89~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N5
dffeas \banco_registers|registers[30][6] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[30][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[30][6] .is_wysiwyg = "true";
defparam \banco_registers|registers[30][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N4
cycloneive_lcell_comb \banco_registers|Mux89~1 (
// Equation(s):
// \banco_registers|Mux89~1_combout  = (\banco_registers|registers[30][6]~q  & ((\control_unit|Decoder0~0_combout  & (\mem_instru|Instruction [1])) # (!\control_unit|Decoder0~0_combout  & ((\mem_instru|Instruction [18])))))

	.dataa(\mem_instru|Instruction [1]),
	.datab(\mem_instru|Instruction [18]),
	.datac(\banco_registers|registers[30][6]~q ),
	.datad(\control_unit|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux89~1_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux89~1 .lut_mask = 16'hA0C0;
defparam \banco_registers|Mux89~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N16
cycloneive_lcell_comb \banco_registers|Mux89~3 (
// Equation(s):
// \banco_registers|Mux89~3_combout  = (\mux5|out[0]~2_combout  & (((\mux5|out[1]~1_combout )))) # (!\mux5|out[0]~2_combout  & ((\mux5|out[1]~1_combout  & ((\banco_registers|Mux89~1_combout ))) # (!\mux5|out[1]~1_combout  & (\banco_registers|Mux89~2_combout 
// ))))

	.dataa(\mux5|out[0]~2_combout ),
	.datab(\banco_registers|Mux89~2_combout ),
	.datac(\banco_registers|Mux89~1_combout ),
	.datad(\mux5|out[1]~1_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux89~3_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux89~3 .lut_mask = 16'hFA44;
defparam \banco_registers|Mux89~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N2
cycloneive_lcell_comb \banco_registers|Mux89~5 (
// Equation(s):
// \banco_registers|Mux89~5_combout  = (\mux5|out[0]~2_combout  & ((\banco_registers|Mux89~3_combout  & (\banco_registers|Mux89~4_combout )) # (!\banco_registers|Mux89~3_combout  & ((\banco_registers|Mux89~0_combout ))))) # (!\mux5|out[0]~2_combout  & 
// (((\banco_registers|Mux89~3_combout ))))

	.dataa(\banco_registers|Mux89~4_combout ),
	.datab(\banco_registers|Mux89~0_combout ),
	.datac(\mux5|out[0]~2_combout ),
	.datad(\banco_registers|Mux89~3_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux89~5_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux89~5 .lut_mask = 16'hAFC0;
defparam \banco_registers|Mux89~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N0
cycloneive_lcell_comb \banco_registers|Mux89~8 (
// Equation(s):
// \banco_registers|Mux89~8_combout  = (\mux5|out[3]~0_combout  & ((\banco_registers|Mux89~5_combout ))) # (!\mux5|out[3]~0_combout  & (\banco_registers|Mux89~7_combout ))

	.dataa(gnd),
	.datab(\mux5|out[3]~0_combout ),
	.datac(\banco_registers|Mux89~7_combout ),
	.datad(\banco_registers|Mux89~5_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux89~8_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux89~8 .lut_mask = 16'hFC30;
defparam \banco_registers|Mux89~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N1
dffeas \banco_registers|registers[3][7] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\comb_7|out[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registers|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[3][7] .is_wysiwyg = "true";
defparam \banco_registers|registers[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y39_N19
dffeas \banco_registers|registers[1][7] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[1][7] .is_wysiwyg = "true";
defparam \banco_registers|registers[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N9
dffeas \banco_registers|registers[0][7] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[0][7] .is_wysiwyg = "true";
defparam \banco_registers|registers[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N8
cycloneive_lcell_comb \banco_registers|Mux88~6 (
// Equation(s):
// \banco_registers|Mux88~6_combout  = (\mux5|out[0]~2_combout  & ((\banco_registers|registers[1][7]~q ) # ((\mux5|out[1]~1_combout )))) # (!\mux5|out[0]~2_combout  & (((\banco_registers|registers[0][7]~q  & !\mux5|out[1]~1_combout ))))

	.dataa(\mux5|out[0]~2_combout ),
	.datab(\banco_registers|registers[1][7]~q ),
	.datac(\banco_registers|registers[0][7]~q ),
	.datad(\mux5|out[1]~1_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux88~6_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux88~6 .lut_mask = 16'hAAD8;
defparam \banco_registers|Mux88~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N23
dffeas \banco_registers|registers[2][7] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[2][7] .is_wysiwyg = "true";
defparam \banco_registers|registers[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N22
cycloneive_lcell_comb \banco_registers|Mux88~7 (
// Equation(s):
// \banco_registers|Mux88~7_combout  = (\banco_registers|Mux88~6_combout  & ((\banco_registers|registers[3][7]~q ) # ((!\mux5|out[1]~1_combout )))) # (!\banco_registers|Mux88~6_combout  & (((\banco_registers|registers[2][7]~q  & \mux5|out[1]~1_combout ))))

	.dataa(\banco_registers|registers[3][7]~q ),
	.datab(\banco_registers|Mux88~6_combout ),
	.datac(\banco_registers|registers[2][7]~q ),
	.datad(\mux5|out[1]~1_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux88~7_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux88~7 .lut_mask = 16'hB8CC;
defparam \banco_registers|Mux88~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N10
cycloneive_lcell_comb \banco_registers|Mux88~8 (
// Equation(s):
// \banco_registers|Mux88~8_combout  = (!\mux5|out[3]~0_combout  & \banco_registers|Mux88~7_combout )

	.dataa(gnd),
	.datab(\mux5|out[3]~0_combout ),
	.datac(\banco_registers|Mux88~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco_registers|Mux88~8_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux88~8 .lut_mask = 16'h3030;
defparam \banco_registers|Mux88~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N31
dffeas \banco_registers|registers[28][7] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[28][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[28][7] .is_wysiwyg = "true";
defparam \banco_registers|registers[28][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N30
cycloneive_lcell_comb \banco_registers|Mux88~2 (
// Equation(s):
// \banco_registers|Mux88~2_combout  = (\banco_registers|registers[28][7]~q  & ((\control_unit|Decoder0~0_combout  & (\mem_instru|Instruction [1])) # (!\control_unit|Decoder0~0_combout  & ((\mem_instru|Instruction [18])))))

	.dataa(\mem_instru|Instruction [1]),
	.datab(\mem_instru|Instruction [18]),
	.datac(\banco_registers|registers[28][7]~q ),
	.datad(\control_unit|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux88~2_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux88~2 .lut_mask = 16'hA0C0;
defparam \banco_registers|Mux88~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N23
dffeas \banco_registers|registers[29][7] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[29][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[29][7] .is_wysiwyg = "true";
defparam \banco_registers|registers[29][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N22
cycloneive_lcell_comb \banco_registers|Mux88~1 (
// Equation(s):
// \banco_registers|Mux88~1_combout  = (\banco_registers|registers[29][7]~q  & ((\control_unit|Decoder0~0_combout  & (\mem_instru|Instruction [1])) # (!\control_unit|Decoder0~0_combout  & ((\mem_instru|Instruction [18])))))

	.dataa(\mem_instru|Instruction [1]),
	.datab(\control_unit|Decoder0~0_combout ),
	.datac(\banco_registers|registers[29][7]~q ),
	.datad(\mem_instru|Instruction [18]),
	.cin(gnd),
	.combout(\banco_registers|Mux88~1_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux88~1 .lut_mask = 16'hB080;
defparam \banco_registers|Mux88~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N26
cycloneive_lcell_comb \banco_registers|Mux88~3 (
// Equation(s):
// \banco_registers|Mux88~3_combout  = (\mux5|out[0]~2_combout  & (((\banco_registers|Mux88~1_combout ) # (\mux5|out[1]~1_combout )))) # (!\mux5|out[0]~2_combout  & (\banco_registers|Mux88~2_combout  & ((!\mux5|out[1]~1_combout ))))

	.dataa(\mux5|out[0]~2_combout ),
	.datab(\banco_registers|Mux88~2_combout ),
	.datac(\banco_registers|Mux88~1_combout ),
	.datad(\mux5|out[1]~1_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux88~3_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux88~3 .lut_mask = 16'hAAE4;
defparam \banco_registers|Mux88~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N5
dffeas \banco_registers|registers[31][7] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[31][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[31][7] .is_wysiwyg = "true";
defparam \banco_registers|registers[31][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N4
cycloneive_lcell_comb \banco_registers|Mux88~4 (
// Equation(s):
// \banco_registers|Mux88~4_combout  = (\banco_registers|registers[31][7]~q  & ((\control_unit|Decoder0~0_combout  & (\mem_instru|Instruction [1])) # (!\control_unit|Decoder0~0_combout  & ((\mem_instru|Instruction [18])))))

	.dataa(\control_unit|Decoder0~0_combout ),
	.datab(\mem_instru|Instruction [1]),
	.datac(\banco_registers|registers[31][7]~q ),
	.datad(\mem_instru|Instruction [18]),
	.cin(gnd),
	.combout(\banco_registers|Mux88~4_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux88~4 .lut_mask = 16'hD080;
defparam \banco_registers|Mux88~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N7
dffeas \banco_registers|registers[30][7] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[30][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[30][7] .is_wysiwyg = "true";
defparam \banco_registers|registers[30][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N6
cycloneive_lcell_comb \banco_registers|Mux88~0 (
// Equation(s):
// \banco_registers|Mux88~0_combout  = (\banco_registers|registers[30][7]~q  & ((\control_unit|Decoder0~0_combout  & (\mem_instru|Instruction [1])) # (!\control_unit|Decoder0~0_combout  & ((\mem_instru|Instruction [18])))))

	.dataa(\mem_instru|Instruction [1]),
	.datab(\mem_instru|Instruction [18]),
	.datac(\banco_registers|registers[30][7]~q ),
	.datad(\control_unit|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux88~0_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux88~0 .lut_mask = 16'hA0C0;
defparam \banco_registers|Mux88~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N28
cycloneive_lcell_comb \banco_registers|Mux88~5 (
// Equation(s):
// \banco_registers|Mux88~5_combout  = (\banco_registers|Mux88~3_combout  & ((\banco_registers|Mux88~4_combout ) # ((!\mux5|out[1]~1_combout )))) # (!\banco_registers|Mux88~3_combout  & (((\banco_registers|Mux88~0_combout  & \mux5|out[1]~1_combout ))))

	.dataa(\banco_registers|Mux88~3_combout ),
	.datab(\banco_registers|Mux88~4_combout ),
	.datac(\banco_registers|Mux88~0_combout ),
	.datad(\mux5|out[1]~1_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux88~5_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux88~5 .lut_mask = 16'hD8AA;
defparam \banco_registers|Mux88~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N12
cycloneive_lcell_comb \banco_registers|Mux88~9 (
// Equation(s):
// \banco_registers|Mux88~9_combout  = (\mux5|out[3]~0_combout  & ((\banco_registers|Mux88~5_combout ))) # (!\mux5|out[3]~0_combout  & (\banco_registers|Mux88~8_combout ))

	.dataa(\banco_registers|Mux88~8_combout ),
	.datab(\mux5|out[3]~0_combout ),
	.datac(gnd),
	.datad(\banco_registers|Mux88~5_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux88~9_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux88~9 .lut_mask = 16'hEE22;
defparam \banco_registers|Mux88~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y44_N23
dffeas \banco_registers|registers[3][8] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\comb_7|out[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registers|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[3][8] .is_wysiwyg = "true";
defparam \banco_registers|registers[3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y39_N11
dffeas \banco_registers|registers[1][8] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[1][8] .is_wysiwyg = "true";
defparam \banco_registers|registers[1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y39_N1
dffeas \banco_registers|registers[2][8] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[2][8] .is_wysiwyg = "true";
defparam \banco_registers|registers[2][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y39_N3
dffeas \banco_registers|registers[0][8] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[0][8] .is_wysiwyg = "true";
defparam \banco_registers|registers[0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N2
cycloneive_lcell_comb \banco_registers|Mux87~6 (
// Equation(s):
// \banco_registers|Mux87~6_combout  = (\mux5|out[1]~1_combout  & ((\banco_registers|registers[2][8]~q ) # ((\mux5|out[0]~2_combout )))) # (!\mux5|out[1]~1_combout  & (((\banco_registers|registers[0][8]~q  & !\mux5|out[0]~2_combout ))))

	.dataa(\mux5|out[1]~1_combout ),
	.datab(\banco_registers|registers[2][8]~q ),
	.datac(\banco_registers|registers[0][8]~q ),
	.datad(\mux5|out[0]~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux87~6_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux87~6 .lut_mask = 16'hAAD8;
defparam \banco_registers|Mux87~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N10
cycloneive_lcell_comb \banco_registers|Mux87~7 (
// Equation(s):
// \banco_registers|Mux87~7_combout  = (\mux5|out[0]~2_combout  & ((\banco_registers|Mux87~6_combout  & (\banco_registers|registers[3][8]~q )) # (!\banco_registers|Mux87~6_combout  & ((\banco_registers|registers[1][8]~q ))))) # (!\mux5|out[0]~2_combout  & 
// (((\banco_registers|Mux87~6_combout ))))

	.dataa(\mux5|out[0]~2_combout ),
	.datab(\banco_registers|registers[3][8]~q ),
	.datac(\banco_registers|registers[1][8]~q ),
	.datad(\banco_registers|Mux87~6_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux87~7_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux87~7 .lut_mask = 16'hDDA0;
defparam \banco_registers|Mux87~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N28
cycloneive_lcell_comb \banco_registers|Mux87~8 (
// Equation(s):
// \banco_registers|Mux87~8_combout  = (\banco_registers|Mux87~7_combout  & !\mux5|out[3]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\banco_registers|Mux87~7_combout ),
	.datad(\mux5|out[3]~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux87~8_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux87~8 .lut_mask = 16'h00F0;
defparam \banco_registers|Mux87~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N23
dffeas \banco_registers|registers[31][8] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[31][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[31][8] .is_wysiwyg = "true";
defparam \banco_registers|registers[31][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N22
cycloneive_lcell_comb \banco_registers|Mux87~4 (
// Equation(s):
// \banco_registers|Mux87~4_combout  = (\banco_registers|registers[31][8]~q  & ((\control_unit|Decoder0~0_combout  & (\mem_instru|Instruction [1])) # (!\control_unit|Decoder0~0_combout  & ((\mem_instru|Instruction [18])))))

	.dataa(\control_unit|Decoder0~0_combout ),
	.datab(\mem_instru|Instruction [1]),
	.datac(\banco_registers|registers[31][8]~q ),
	.datad(\mem_instru|Instruction [18]),
	.cin(gnd),
	.combout(\banco_registers|Mux87~4_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux87~4 .lut_mask = 16'hD080;
defparam \banco_registers|Mux87~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N1
dffeas \banco_registers|registers[28][8] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[28][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[28][8] .is_wysiwyg = "true";
defparam \banco_registers|registers[28][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N0
cycloneive_lcell_comb \banco_registers|Mux87~2 (
// Equation(s):
// \banco_registers|Mux87~2_combout  = (\banco_registers|registers[28][8]~q  & ((\control_unit|Decoder0~0_combout  & (\mem_instru|Instruction [1])) # (!\control_unit|Decoder0~0_combout  & ((\mem_instru|Instruction [18])))))

	.dataa(\mem_instru|Instruction [1]),
	.datab(\mem_instru|Instruction [18]),
	.datac(\banco_registers|registers[28][8]~q ),
	.datad(\control_unit|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux87~2_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux87~2 .lut_mask = 16'hA0C0;
defparam \banco_registers|Mux87~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N17
dffeas \banco_registers|registers[30][8] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[30][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[30][8] .is_wysiwyg = "true";
defparam \banco_registers|registers[30][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N16
cycloneive_lcell_comb \banco_registers|Mux87~1 (
// Equation(s):
// \banco_registers|Mux87~1_combout  = (\banco_registers|registers[30][8]~q  & ((\control_unit|Decoder0~0_combout  & (\mem_instru|Instruction [1])) # (!\control_unit|Decoder0~0_combout  & ((\mem_instru|Instruction [18])))))

	.dataa(\mem_instru|Instruction [1]),
	.datab(\mem_instru|Instruction [18]),
	.datac(\banco_registers|registers[30][8]~q ),
	.datad(\control_unit|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux87~1_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux87~1 .lut_mask = 16'hA0C0;
defparam \banco_registers|Mux87~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N18
cycloneive_lcell_comb \banco_registers|Mux87~3 (
// Equation(s):
// \banco_registers|Mux87~3_combout  = (\mux5|out[0]~2_combout  & (((\mux5|out[1]~1_combout )))) # (!\mux5|out[0]~2_combout  & ((\mux5|out[1]~1_combout  & ((\banco_registers|Mux87~1_combout ))) # (!\mux5|out[1]~1_combout  & (\banco_registers|Mux87~2_combout 
// ))))

	.dataa(\banco_registers|Mux87~2_combout ),
	.datab(\mux5|out[0]~2_combout ),
	.datac(\banco_registers|Mux87~1_combout ),
	.datad(\mux5|out[1]~1_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux87~3_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux87~3 .lut_mask = 16'hFC22;
defparam \banco_registers|Mux87~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N25
dffeas \banco_registers|registers[29][8] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[8]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[29][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[29][8] .is_wysiwyg = "true";
defparam \banco_registers|registers[29][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N24
cycloneive_lcell_comb \banco_registers|Mux87~0 (
// Equation(s):
// \banco_registers|Mux87~0_combout  = (\banco_registers|registers[29][8]~q  & ((\control_unit|Decoder0~0_combout  & (\mem_instru|Instruction [1])) # (!\control_unit|Decoder0~0_combout  & ((\mem_instru|Instruction [18])))))

	.dataa(\mem_instru|Instruction [1]),
	.datab(\control_unit|Decoder0~0_combout ),
	.datac(\banco_registers|registers[29][8]~q ),
	.datad(\mem_instru|Instruction [18]),
	.cin(gnd),
	.combout(\banco_registers|Mux87~0_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux87~0 .lut_mask = 16'hB080;
defparam \banco_registers|Mux87~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N6
cycloneive_lcell_comb \banco_registers|Mux87~5 (
// Equation(s):
// \banco_registers|Mux87~5_combout  = (\mux5|out[0]~2_combout  & ((\banco_registers|Mux87~3_combout  & (\banco_registers|Mux87~4_combout )) # (!\banco_registers|Mux87~3_combout  & ((\banco_registers|Mux87~0_combout ))))) # (!\mux5|out[0]~2_combout  & 
// (((\banco_registers|Mux87~3_combout ))))

	.dataa(\mux5|out[0]~2_combout ),
	.datab(\banco_registers|Mux87~4_combout ),
	.datac(\banco_registers|Mux87~3_combout ),
	.datad(\banco_registers|Mux87~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux87~5_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux87~5 .lut_mask = 16'hDAD0;
defparam \banco_registers|Mux87~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N24
cycloneive_lcell_comb \banco_registers|Mux87~9 (
// Equation(s):
// \banco_registers|Mux87~9_combout  = (\mux5|out[3]~0_combout  & ((\banco_registers|Mux87~5_combout ))) # (!\mux5|out[3]~0_combout  & (\banco_registers|Mux87~8_combout ))

	.dataa(gnd),
	.datab(\mux5|out[3]~0_combout ),
	.datac(\banco_registers|Mux87~8_combout ),
	.datad(\banco_registers|Mux87~5_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux87~9_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux87~9 .lut_mask = 16'hFC30;
defparam \banco_registers|Mux87~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N11
dffeas \banco_registers|registers[30][9] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[30][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[30][9] .is_wysiwyg = "true";
defparam \banco_registers|registers[30][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N10
cycloneive_lcell_comb \banco_registers|Mux86~0 (
// Equation(s):
// \banco_registers|Mux86~0_combout  = (\banco_registers|registers[30][9]~q  & ((\control_unit|Decoder0~0_combout  & (\mem_instru|Instruction [1])) # (!\control_unit|Decoder0~0_combout  & ((\mem_instru|Instruction [18])))))

	.dataa(\mem_instru|Instruction [1]),
	.datab(\mem_instru|Instruction [18]),
	.datac(\banco_registers|registers[30][9]~q ),
	.datad(\control_unit|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux86~0_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux86~0 .lut_mask = 16'hA0C0;
defparam \banco_registers|Mux86~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y40_N3
dffeas \banco_registers|registers[31][9] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[31][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[31][9] .is_wysiwyg = "true";
defparam \banco_registers|registers[31][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N2
cycloneive_lcell_comb \banco_registers|Mux86~4 (
// Equation(s):
// \banco_registers|Mux86~4_combout  = (\banco_registers|registers[31][9]~q  & ((\control_unit|Decoder0~0_combout  & (\mem_instru|Instruction [1])) # (!\control_unit|Decoder0~0_combout  & ((\mem_instru|Instruction [18])))))

	.dataa(\control_unit|Decoder0~0_combout ),
	.datab(\mem_instru|Instruction [1]),
	.datac(\banco_registers|registers[31][9]~q ),
	.datad(\mem_instru|Instruction [18]),
	.cin(gnd),
	.combout(\banco_registers|Mux86~4_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux86~4 .lut_mask = 16'hD080;
defparam \banco_registers|Mux86~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N11
dffeas \banco_registers|registers[29][9] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[29][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[29][9] .is_wysiwyg = "true";
defparam \banco_registers|registers[29][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N10
cycloneive_lcell_comb \banco_registers|Mux86~1 (
// Equation(s):
// \banco_registers|Mux86~1_combout  = (\banco_registers|registers[29][9]~q  & ((\control_unit|Decoder0~0_combout  & (\mem_instru|Instruction [1])) # (!\control_unit|Decoder0~0_combout  & ((\mem_instru|Instruction [18])))))

	.dataa(\mem_instru|Instruction [1]),
	.datab(\control_unit|Decoder0~0_combout ),
	.datac(\banco_registers|registers[29][9]~q ),
	.datad(\mem_instru|Instruction [18]),
	.cin(gnd),
	.combout(\banco_registers|Mux86~1_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux86~1 .lut_mask = 16'hB080;
defparam \banco_registers|Mux86~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N11
dffeas \banco_registers|registers[28][9] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[28][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[28][9] .is_wysiwyg = "true";
defparam \banco_registers|registers[28][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N10
cycloneive_lcell_comb \banco_registers|Mux86~2 (
// Equation(s):
// \banco_registers|Mux86~2_combout  = (\banco_registers|registers[28][9]~q  & ((\control_unit|Decoder0~0_combout  & (\mem_instru|Instruction [1])) # (!\control_unit|Decoder0~0_combout  & ((\mem_instru|Instruction [18])))))

	.dataa(\mem_instru|Instruction [1]),
	.datab(\mem_instru|Instruction [18]),
	.datac(\banco_registers|registers[28][9]~q ),
	.datad(\control_unit|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux86~2_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux86~2 .lut_mask = 16'hA0C0;
defparam \banco_registers|Mux86~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N28
cycloneive_lcell_comb \banco_registers|Mux86~3 (
// Equation(s):
// \banco_registers|Mux86~3_combout  = (\mux5|out[1]~1_combout  & (((\mux5|out[0]~2_combout )))) # (!\mux5|out[1]~1_combout  & ((\mux5|out[0]~2_combout  & (\banco_registers|Mux86~1_combout )) # (!\mux5|out[0]~2_combout  & ((\banco_registers|Mux86~2_combout 
// )))))

	.dataa(\banco_registers|Mux86~1_combout ),
	.datab(\mux5|out[1]~1_combout ),
	.datac(\mux5|out[0]~2_combout ),
	.datad(\banco_registers|Mux86~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux86~3_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux86~3 .lut_mask = 16'hE3E0;
defparam \banco_registers|Mux86~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N14
cycloneive_lcell_comb \banco_registers|Mux86~5 (
// Equation(s):
// \banco_registers|Mux86~5_combout  = (\mux5|out[1]~1_combout  & ((\banco_registers|Mux86~3_combout  & ((\banco_registers|Mux86~4_combout ))) # (!\banco_registers|Mux86~3_combout  & (\banco_registers|Mux86~0_combout )))) # (!\mux5|out[1]~1_combout  & 
// (((\banco_registers|Mux86~3_combout ))))

	.dataa(\banco_registers|Mux86~0_combout ),
	.datab(\mux5|out[1]~1_combout ),
	.datac(\banco_registers|Mux86~4_combout ),
	.datad(\banco_registers|Mux86~3_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux86~5_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux86~5 .lut_mask = 16'hF388;
defparam \banco_registers|Mux86~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N27
dffeas \banco_registers|registers[3][9] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\comb_7|out[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registers|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[3][9] .is_wysiwyg = "true";
defparam \banco_registers|registers[3][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y39_N13
dffeas \banco_registers|registers[2][9] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[2][9] .is_wysiwyg = "true";
defparam \banco_registers|registers[2][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N10
cycloneive_lcell_comb \banco_registers|registers[1][9]~feeder (
// Equation(s):
// \banco_registers|registers[1][9]~feeder_combout  = \comb_7|out[9]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_7|out[9]~9_combout ),
	.cin(gnd),
	.combout(\banco_registers|registers[1][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|registers[1][9]~feeder .lut_mask = 16'hFF00;
defparam \banco_registers|registers[1][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N11
dffeas \banco_registers|registers[1][9] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\banco_registers|registers[1][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registers|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[1][9] .is_wysiwyg = "true";
defparam \banco_registers|registers[1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y39_N7
dffeas \banco_registers|registers[0][9] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[9]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[0][9] .is_wysiwyg = "true";
defparam \banco_registers|registers[0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N6
cycloneive_lcell_comb \banco_registers|Mux86~6 (
// Equation(s):
// \banco_registers|Mux86~6_combout  = (\mux5|out[1]~1_combout  & (((\mux5|out[0]~2_combout )))) # (!\mux5|out[1]~1_combout  & ((\mux5|out[0]~2_combout  & (\banco_registers|registers[1][9]~q )) # (!\mux5|out[0]~2_combout  & 
// ((\banco_registers|registers[0][9]~q )))))

	.dataa(\banco_registers|registers[1][9]~q ),
	.datab(\mux5|out[1]~1_combout ),
	.datac(\banco_registers|registers[0][9]~q ),
	.datad(\mux5|out[0]~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux86~6_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux86~6 .lut_mask = 16'hEE30;
defparam \banco_registers|Mux86~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N12
cycloneive_lcell_comb \banco_registers|Mux86~7 (
// Equation(s):
// \banco_registers|Mux86~7_combout  = (\mux5|out[1]~1_combout  & ((\banco_registers|Mux86~6_combout  & (\banco_registers|registers[3][9]~q )) # (!\banco_registers|Mux86~6_combout  & ((\banco_registers|registers[2][9]~q ))))) # (!\mux5|out[1]~1_combout  & 
// (((\banco_registers|Mux86~6_combout ))))

	.dataa(\mux5|out[1]~1_combout ),
	.datab(\banco_registers|registers[3][9]~q ),
	.datac(\banco_registers|registers[2][9]~q ),
	.datad(\banco_registers|Mux86~6_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux86~7_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux86~7 .lut_mask = 16'hDDA0;
defparam \banco_registers|Mux86~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N0
cycloneive_lcell_comb \banco_registers|Mux86~8 (
// Equation(s):
// \banco_registers|Mux86~8_combout  = (!\mux5|out[3]~0_combout  & \banco_registers|Mux86~7_combout )

	.dataa(\mux5|out[3]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\banco_registers|Mux86~7_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux86~8_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux86~8 .lut_mask = 16'h5500;
defparam \banco_registers|Mux86~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N16
cycloneive_lcell_comb \banco_registers|Mux86~9 (
// Equation(s):
// \banco_registers|Mux86~9_combout  = (\mux5|out[3]~0_combout  & (\banco_registers|Mux86~5_combout )) # (!\mux5|out[3]~0_combout  & ((\banco_registers|Mux86~8_combout )))

	.dataa(\mux5|out[3]~0_combout ),
	.datab(\banco_registers|Mux86~5_combout ),
	.datac(gnd),
	.datad(\banco_registers|Mux86~8_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux86~9_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux86~9 .lut_mask = 16'hDD88;
defparam \banco_registers|Mux86~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y40_N19
dffeas \banco_registers|registers[2][10] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[2][10] .is_wysiwyg = "true";
defparam \banco_registers|registers[2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y39_N27
dffeas \banco_registers|registers[0][10] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[0][10] .is_wysiwyg = "true";
defparam \banco_registers|registers[0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N26
cycloneive_lcell_comb \banco_registers|Mux85~6 (
// Equation(s):
// \banco_registers|Mux85~6_combout  = (\mux5|out[1]~1_combout  & ((\banco_registers|registers[2][10]~q ) # ((\mux5|out[0]~2_combout )))) # (!\mux5|out[1]~1_combout  & (((\banco_registers|registers[0][10]~q  & !\mux5|out[0]~2_combout ))))

	.dataa(\mux5|out[1]~1_combout ),
	.datab(\banco_registers|registers[2][10]~q ),
	.datac(\banco_registers|registers[0][10]~q ),
	.datad(\mux5|out[0]~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux85~6_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux85~6 .lut_mask = 16'hAAD8;
defparam \banco_registers|Mux85~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N5
dffeas \banco_registers|registers[3][10] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\comb_7|out[10]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registers|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[3][10] .is_wysiwyg = "true";
defparam \banco_registers|registers[3][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y39_N29
dffeas \banco_registers|registers[1][10] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[1][10] .is_wysiwyg = "true";
defparam \banco_registers|registers[1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N28
cycloneive_lcell_comb \banco_registers|Mux85~7 (
// Equation(s):
// \banco_registers|Mux85~7_combout  = (\banco_registers|Mux85~6_combout  & ((\banco_registers|registers[3][10]~q ) # ((!\mux5|out[0]~2_combout )))) # (!\banco_registers|Mux85~6_combout  & (((\banco_registers|registers[1][10]~q  & \mux5|out[0]~2_combout ))))

	.dataa(\banco_registers|Mux85~6_combout ),
	.datab(\banco_registers|registers[3][10]~q ),
	.datac(\banco_registers|registers[1][10]~q ),
	.datad(\mux5|out[0]~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux85~7_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux85~7 .lut_mask = 16'hD8AA;
defparam \banco_registers|Mux85~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N6
cycloneive_lcell_comb \banco_registers|Mux85~8 (
// Equation(s):
// \banco_registers|Mux85~8_combout  = (!\mux5|out[3]~0_combout  & \banco_registers|Mux85~7_combout )

	.dataa(gnd),
	.datab(\mux5|out[3]~0_combout ),
	.datac(gnd),
	.datad(\banco_registers|Mux85~7_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux85~8_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux85~8 .lut_mask = 16'h3300;
defparam \banco_registers|Mux85~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N5
dffeas \banco_registers|registers[29][10] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[29][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[29][10] .is_wysiwyg = "true";
defparam \banco_registers|registers[29][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N4
cycloneive_lcell_comb \banco_registers|Mux85~0 (
// Equation(s):
// \banco_registers|Mux85~0_combout  = (\banco_registers|registers[29][10]~q  & ((\control_unit|Decoder0~0_combout  & (\mem_instru|Instruction [1])) # (!\control_unit|Decoder0~0_combout  & ((\mem_instru|Instruction [18])))))

	.dataa(\mem_instru|Instruction [1]),
	.datab(\control_unit|Decoder0~0_combout ),
	.datac(\banco_registers|registers[29][10]~q ),
	.datad(\mem_instru|Instruction [18]),
	.cin(gnd),
	.combout(\banco_registers|Mux85~0_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux85~0 .lut_mask = 16'hB080;
defparam \banco_registers|Mux85~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N27
dffeas \banco_registers|registers[31][10] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[31][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[31][10] .is_wysiwyg = "true";
defparam \banco_registers|registers[31][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N26
cycloneive_lcell_comb \banco_registers|Mux85~4 (
// Equation(s):
// \banco_registers|Mux85~4_combout  = (\banco_registers|registers[31][10]~q  & ((\control_unit|Decoder0~0_combout  & (\mem_instru|Instruction [1])) # (!\control_unit|Decoder0~0_combout  & ((\mem_instru|Instruction [18])))))

	.dataa(\control_unit|Decoder0~0_combout ),
	.datab(\mem_instru|Instruction [1]),
	.datac(\banco_registers|registers[31][10]~q ),
	.datad(\mem_instru|Instruction [18]),
	.cin(gnd),
	.combout(\banco_registers|Mux85~4_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux85~4 .lut_mask = 16'hD080;
defparam \banco_registers|Mux85~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N17
dffeas \banco_registers|registers[28][10] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[28][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[28][10] .is_wysiwyg = "true";
defparam \banco_registers|registers[28][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N16
cycloneive_lcell_comb \banco_registers|Mux85~2 (
// Equation(s):
// \banco_registers|Mux85~2_combout  = (\banco_registers|registers[28][10]~q  & ((\control_unit|Decoder0~0_combout  & ((\mem_instru|Instruction [1]))) # (!\control_unit|Decoder0~0_combout  & (\mem_instru|Instruction [18]))))

	.dataa(\mem_instru|Instruction [18]),
	.datab(\mem_instru|Instruction [1]),
	.datac(\banco_registers|registers[28][10]~q ),
	.datad(\control_unit|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux85~2_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux85~2 .lut_mask = 16'hC0A0;
defparam \banco_registers|Mux85~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N1
dffeas \banco_registers|registers[30][10] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[10]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[30][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[30][10] .is_wysiwyg = "true";
defparam \banco_registers|registers[30][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N0
cycloneive_lcell_comb \banco_registers|Mux85~1 (
// Equation(s):
// \banco_registers|Mux85~1_combout  = (\banco_registers|registers[30][10]~q  & ((\control_unit|Decoder0~0_combout  & (\mem_instru|Instruction [1])) # (!\control_unit|Decoder0~0_combout  & ((\mem_instru|Instruction [18])))))

	.dataa(\mem_instru|Instruction [1]),
	.datab(\mem_instru|Instruction [18]),
	.datac(\banco_registers|registers[30][10]~q ),
	.datad(\control_unit|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux85~1_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux85~1 .lut_mask = 16'hA0C0;
defparam \banco_registers|Mux85~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N24
cycloneive_lcell_comb \banco_registers|Mux85~3 (
// Equation(s):
// \banco_registers|Mux85~3_combout  = (\mux5|out[1]~1_combout  & (((\banco_registers|Mux85~1_combout ) # (\mux5|out[0]~2_combout )))) # (!\mux5|out[1]~1_combout  & (\banco_registers|Mux85~2_combout  & ((!\mux5|out[0]~2_combout ))))

	.dataa(\banco_registers|Mux85~2_combout ),
	.datab(\mux5|out[1]~1_combout ),
	.datac(\banco_registers|Mux85~1_combout ),
	.datad(\mux5|out[0]~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux85~3_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux85~3 .lut_mask = 16'hCCE2;
defparam \banco_registers|Mux85~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N12
cycloneive_lcell_comb \banco_registers|Mux85~5 (
// Equation(s):
// \banco_registers|Mux85~5_combout  = (\mux5|out[0]~2_combout  & ((\banco_registers|Mux85~3_combout  & ((\banco_registers|Mux85~4_combout ))) # (!\banco_registers|Mux85~3_combout  & (\banco_registers|Mux85~0_combout )))) # (!\mux5|out[0]~2_combout  & 
// (((\banco_registers|Mux85~3_combout ))))

	.dataa(\banco_registers|Mux85~0_combout ),
	.datab(\mux5|out[0]~2_combout ),
	.datac(\banco_registers|Mux85~4_combout ),
	.datad(\banco_registers|Mux85~3_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux85~5_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux85~5 .lut_mask = 16'hF388;
defparam \banco_registers|Mux85~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N0
cycloneive_lcell_comb \banco_registers|Mux85~9 (
// Equation(s):
// \banco_registers|Mux85~9_combout  = (\mux5|out[3]~0_combout  & ((\banco_registers|Mux85~5_combout ))) # (!\mux5|out[3]~0_combout  & (\banco_registers|Mux85~8_combout ))

	.dataa(\banco_registers|Mux85~8_combout ),
	.datab(\mux5|out[3]~0_combout ),
	.datac(gnd),
	.datad(\banco_registers|Mux85~5_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux85~9_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux85~9 .lut_mask = 16'hEE22;
defparam \banco_registers|Mux85~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N11
dffeas \banco_registers|registers[31][11] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[31][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[31][11] .is_wysiwyg = "true";
defparam \banco_registers|registers[31][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N10
cycloneive_lcell_comb \banco_registers|Mux84~4 (
// Equation(s):
// \banco_registers|Mux84~4_combout  = (\banco_registers|registers[31][11]~q  & ((\control_unit|Decoder0~0_combout  & (\mem_instru|Instruction [1])) # (!\control_unit|Decoder0~0_combout  & ((\mem_instru|Instruction [18])))))

	.dataa(\control_unit|Decoder0~0_combout ),
	.datab(\mem_instru|Instruction [1]),
	.datac(\banco_registers|registers[31][11]~q ),
	.datad(\mem_instru|Instruction [18]),
	.cin(gnd),
	.combout(\banco_registers|Mux84~4_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux84~4 .lut_mask = 16'hD080;
defparam \banco_registers|Mux84~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N27
dffeas \banco_registers|registers[30][11] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[30][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[30][11] .is_wysiwyg = "true";
defparam \banco_registers|registers[30][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N26
cycloneive_lcell_comb \banco_registers|Mux84~0 (
// Equation(s):
// \banco_registers|Mux84~0_combout  = (\banco_registers|registers[30][11]~q  & ((\control_unit|Decoder0~0_combout  & (\mem_instru|Instruction [1])) # (!\control_unit|Decoder0~0_combout  & ((\mem_instru|Instruction [18])))))

	.dataa(\mem_instru|Instruction [1]),
	.datab(\mem_instru|Instruction [18]),
	.datac(\banco_registers|registers[30][11]~q ),
	.datad(\control_unit|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux84~0_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux84~0 .lut_mask = 16'hA0C0;
defparam \banco_registers|Mux84~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N31
dffeas \banco_registers|registers[29][11] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[29][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[29][11] .is_wysiwyg = "true";
defparam \banco_registers|registers[29][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N30
cycloneive_lcell_comb \banco_registers|Mux84~1 (
// Equation(s):
// \banco_registers|Mux84~1_combout  = (\banco_registers|registers[29][11]~q  & ((\control_unit|Decoder0~0_combout  & (\mem_instru|Instruction [1])) # (!\control_unit|Decoder0~0_combout  & ((\mem_instru|Instruction [18])))))

	.dataa(\mem_instru|Instruction [1]),
	.datab(\control_unit|Decoder0~0_combout ),
	.datac(\banco_registers|registers[29][11]~q ),
	.datad(\mem_instru|Instruction [18]),
	.cin(gnd),
	.combout(\banco_registers|Mux84~1_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux84~1 .lut_mask = 16'hB080;
defparam \banco_registers|Mux84~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N21
dffeas \banco_registers|registers[28][11] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[28][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[28][11] .is_wysiwyg = "true";
defparam \banco_registers|registers[28][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N20
cycloneive_lcell_comb \banco_registers|Mux84~2 (
// Equation(s):
// \banco_registers|Mux84~2_combout  = (\banco_registers|registers[28][11]~q  & ((\control_unit|Decoder0~0_combout  & (\mem_instru|Instruction [1])) # (!\control_unit|Decoder0~0_combout  & ((\mem_instru|Instruction [18])))))

	.dataa(\mem_instru|Instruction [1]),
	.datab(\mem_instru|Instruction [18]),
	.datac(\banco_registers|registers[28][11]~q ),
	.datad(\control_unit|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux84~2_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux84~2 .lut_mask = 16'hA0C0;
defparam \banco_registers|Mux84~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N20
cycloneive_lcell_comb \banco_registers|Mux84~3 (
// Equation(s):
// \banco_registers|Mux84~3_combout  = (\mux5|out[1]~1_combout  & (((\mux5|out[0]~2_combout )))) # (!\mux5|out[1]~1_combout  & ((\mux5|out[0]~2_combout  & (\banco_registers|Mux84~1_combout )) # (!\mux5|out[0]~2_combout  & ((\banco_registers|Mux84~2_combout 
// )))))

	.dataa(\banco_registers|Mux84~1_combout ),
	.datab(\mux5|out[1]~1_combout ),
	.datac(\mux5|out[0]~2_combout ),
	.datad(\banco_registers|Mux84~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux84~3_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux84~3 .lut_mask = 16'hE3E0;
defparam \banco_registers|Mux84~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N30
cycloneive_lcell_comb \banco_registers|Mux84~5 (
// Equation(s):
// \banco_registers|Mux84~5_combout  = (\mux5|out[1]~1_combout  & ((\banco_registers|Mux84~3_combout  & (\banco_registers|Mux84~4_combout )) # (!\banco_registers|Mux84~3_combout  & ((\banco_registers|Mux84~0_combout ))))) # (!\mux5|out[1]~1_combout  & 
// (((\banco_registers|Mux84~3_combout ))))

	.dataa(\banco_registers|Mux84~4_combout ),
	.datab(\mux5|out[1]~1_combout ),
	.datac(\banco_registers|Mux84~0_combout ),
	.datad(\banco_registers|Mux84~3_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux84~5_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux84~5 .lut_mask = 16'hBBC0;
defparam \banco_registers|Mux84~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y39_N5
dffeas \banco_registers|registers[1][11] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[1][11] .is_wysiwyg = "true";
defparam \banco_registers|registers[1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y39_N31
dffeas \banco_registers|registers[0][11] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[0][11] .is_wysiwyg = "true";
defparam \banco_registers|registers[0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N30
cycloneive_lcell_comb \banco_registers|Mux84~6 (
// Equation(s):
// \banco_registers|Mux84~6_combout  = (\mux5|out[1]~1_combout  & (((\mux5|out[0]~2_combout )))) # (!\mux5|out[1]~1_combout  & ((\mux5|out[0]~2_combout  & (\banco_registers|registers[1][11]~q )) # (!\mux5|out[0]~2_combout  & 
// ((\banco_registers|registers[0][11]~q )))))

	.dataa(\mux5|out[1]~1_combout ),
	.datab(\banco_registers|registers[1][11]~q ),
	.datac(\banco_registers|registers[0][11]~q ),
	.datad(\mux5|out[0]~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux84~6_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux84~6 .lut_mask = 16'hEE50;
defparam \banco_registers|Mux84~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y39_N21
dffeas \banco_registers|registers[2][11] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[2][11] .is_wysiwyg = "true";
defparam \banco_registers|registers[2][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y44_N25
dffeas \banco_registers|registers[3][11] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\comb_7|out[11]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registers|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[3][11] .is_wysiwyg = "true";
defparam \banco_registers|registers[3][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N20
cycloneive_lcell_comb \banco_registers|Mux84~7 (
// Equation(s):
// \banco_registers|Mux84~7_combout  = (\mux5|out[1]~1_combout  & ((\banco_registers|Mux84~6_combout  & ((\banco_registers|registers[3][11]~q ))) # (!\banco_registers|Mux84~6_combout  & (\banco_registers|registers[2][11]~q )))) # (!\mux5|out[1]~1_combout  & 
// (\banco_registers|Mux84~6_combout ))

	.dataa(\mux5|out[1]~1_combout ),
	.datab(\banco_registers|Mux84~6_combout ),
	.datac(\banco_registers|registers[2][11]~q ),
	.datad(\banco_registers|registers[3][11]~q ),
	.cin(gnd),
	.combout(\banco_registers|Mux84~7_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux84~7 .lut_mask = 16'hEC64;
defparam \banco_registers|Mux84~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N8
cycloneive_lcell_comb \banco_registers|Mux84~8 (
// Equation(s):
// \banco_registers|Mux84~8_combout  = (!\mux5|out[3]~0_combout  & \banco_registers|Mux84~7_combout )

	.dataa(\mux5|out[3]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\banco_registers|Mux84~7_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux84~8_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux84~8 .lut_mask = 16'h5500;
defparam \banco_registers|Mux84~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N10
cycloneive_lcell_comb \banco_registers|Mux84~9 (
// Equation(s):
// \banco_registers|Mux84~9_combout  = (\mux5|out[3]~0_combout  & (\banco_registers|Mux84~5_combout )) # (!\mux5|out[3]~0_combout  & ((\banco_registers|Mux84~8_combout )))

	.dataa(\mux5|out[3]~0_combout ),
	.datab(\banco_registers|Mux84~5_combout ),
	.datac(\banco_registers|Mux84~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco_registers|Mux84~9_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux84~9 .lut_mask = 16'hD8D8;
defparam \banco_registers|Mux84~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y39_N17
dffeas \banco_registers|registers[2][12] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[2][12] .is_wysiwyg = "true";
defparam \banco_registers|registers[2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y39_N5
dffeas \banco_registers|registers[0][12] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[0][12] .is_wysiwyg = "true";
defparam \banco_registers|registers[0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N4
cycloneive_lcell_comb \banco_registers|Mux83~6 (
// Equation(s):
// \banco_registers|Mux83~6_combout  = (\mux5|out[1]~1_combout  & ((\banco_registers|registers[2][12]~q ) # ((\mux5|out[0]~2_combout )))) # (!\mux5|out[1]~1_combout  & (((\banco_registers|registers[0][12]~q  & !\mux5|out[0]~2_combout ))))

	.dataa(\mux5|out[1]~1_combout ),
	.datab(\banco_registers|registers[2][12]~q ),
	.datac(\banco_registers|registers[0][12]~q ),
	.datad(\mux5|out[0]~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux83~6_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux83~6 .lut_mask = 16'hAAD8;
defparam \banco_registers|Mux83~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y39_N31
dffeas \banco_registers|registers[1][12] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[1][12] .is_wysiwyg = "true";
defparam \banco_registers|registers[1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y44_N27
dffeas \banco_registers|registers[3][12] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\comb_7|out[12]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registers|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[3][12] .is_wysiwyg = "true";
defparam \banco_registers|registers[3][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N30
cycloneive_lcell_comb \banco_registers|Mux83~7 (
// Equation(s):
// \banco_registers|Mux83~7_combout  = (\mux5|out[0]~2_combout  & ((\banco_registers|Mux83~6_combout  & ((\banco_registers|registers[3][12]~q ))) # (!\banco_registers|Mux83~6_combout  & (\banco_registers|registers[1][12]~q )))) # (!\mux5|out[0]~2_combout  & 
// (\banco_registers|Mux83~6_combout ))

	.dataa(\mux5|out[0]~2_combout ),
	.datab(\banco_registers|Mux83~6_combout ),
	.datac(\banco_registers|registers[1][12]~q ),
	.datad(\banco_registers|registers[3][12]~q ),
	.cin(gnd),
	.combout(\banco_registers|Mux83~7_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux83~7 .lut_mask = 16'hEC64;
defparam \banco_registers|Mux83~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N4
cycloneive_lcell_comb \banco_registers|Mux83~8 (
// Equation(s):
// \banco_registers|Mux83~8_combout  = (\banco_registers|Mux83~7_combout  & !\mux5|out[3]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\banco_registers|Mux83~7_combout ),
	.datad(\mux5|out[3]~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux83~8_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux83~8 .lut_mask = 16'h00F0;
defparam \banco_registers|Mux83~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y40_N9
dffeas \banco_registers|registers[29][12] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[29][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[29][12] .is_wysiwyg = "true";
defparam \banco_registers|registers[29][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N8
cycloneive_lcell_comb \banco_registers|Mux83~0 (
// Equation(s):
// \banco_registers|Mux83~0_combout  = (\banco_registers|Mux94~2_combout  & ((\banco_registers|registers[29][12]~q ) # (!\mux5|out[3]~0_combout )))

	.dataa(\mux5|out[3]~0_combout ),
	.datab(gnd),
	.datac(\banco_registers|registers[29][12]~q ),
	.datad(\banco_registers|Mux94~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux83~0_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux83~0 .lut_mask = 16'hF500;
defparam \banco_registers|Mux83~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y40_N5
dffeas \banco_registers|registers[30][12] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[30][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[30][12] .is_wysiwyg = "true";
defparam \banco_registers|registers[30][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N4
cycloneive_lcell_comb \banco_registers|Mux83~1 (
// Equation(s):
// \banco_registers|Mux83~1_combout  = (\banco_registers|registers[30][12]~q  & ((\control_unit|Decoder0~0_combout  & ((\mem_instru|Instruction [1]))) # (!\control_unit|Decoder0~0_combout  & (\mem_instru|Instruction [18]))))

	.dataa(\control_unit|Decoder0~0_combout ),
	.datab(\mem_instru|Instruction [18]),
	.datac(\banco_registers|registers[30][12]~q ),
	.datad(\mem_instru|Instruction [1]),
	.cin(gnd),
	.combout(\banco_registers|Mux83~1_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux83~1 .lut_mask = 16'hE040;
defparam \banco_registers|Mux83~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y40_N21
dffeas \banco_registers|registers[28][12] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[28][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[28][12] .is_wysiwyg = "true";
defparam \banco_registers|registers[28][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N20
cycloneive_lcell_comb \banco_registers|Mux83~2 (
// Equation(s):
// \banco_registers|Mux83~2_combout  = (\banco_registers|registers[28][12]~q  & ((\control_unit|Decoder0~0_combout  & (\mem_instru|Instruction [1])) # (!\control_unit|Decoder0~0_combout  & ((\mem_instru|Instruction [18])))))

	.dataa(\control_unit|Decoder0~0_combout ),
	.datab(\mem_instru|Instruction [1]),
	.datac(\banco_registers|registers[28][12]~q ),
	.datad(\mem_instru|Instruction [18]),
	.cin(gnd),
	.combout(\banco_registers|Mux83~2_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux83~2 .lut_mask = 16'hD080;
defparam \banco_registers|Mux83~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N30
cycloneive_lcell_comb \banco_registers|Mux83~3 (
// Equation(s):
// \banco_registers|Mux83~3_combout  = (\mux5|out[0]~2_combout  & (((\mux5|out[1]~1_combout )))) # (!\mux5|out[0]~2_combout  & ((\mux5|out[1]~1_combout  & (\banco_registers|Mux83~1_combout )) # (!\mux5|out[1]~1_combout  & ((\banco_registers|Mux83~2_combout 
// )))))

	.dataa(\banco_registers|Mux83~1_combout ),
	.datab(\mux5|out[0]~2_combout ),
	.datac(\mux5|out[1]~1_combout ),
	.datad(\banco_registers|Mux83~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux83~3_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux83~3 .lut_mask = 16'hE3E0;
defparam \banco_registers|Mux83~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y40_N9
dffeas \banco_registers|registers[31][12] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[12]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[31][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[31][12] .is_wysiwyg = "true";
defparam \banco_registers|registers[31][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N8
cycloneive_lcell_comb \banco_registers|Mux83~4 (
// Equation(s):
// \banco_registers|Mux83~4_combout  = (\banco_registers|Mux94~2_combout  & ((\banco_registers|registers[31][12]~q ) # (!\mux5|out[3]~0_combout )))

	.dataa(\banco_registers|Mux94~2_combout ),
	.datab(gnd),
	.datac(\banco_registers|registers[31][12]~q ),
	.datad(\mux5|out[3]~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux83~4_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux83~4 .lut_mask = 16'hA0AA;
defparam \banco_registers|Mux83~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N18
cycloneive_lcell_comb \banco_registers|Mux83~5 (
// Equation(s):
// \banco_registers|Mux83~5_combout  = (\mux5|out[0]~2_combout  & ((\banco_registers|Mux83~3_combout  & ((\banco_registers|Mux83~4_combout ))) # (!\banco_registers|Mux83~3_combout  & (\banco_registers|Mux83~0_combout )))) # (!\mux5|out[0]~2_combout  & 
// (((\banco_registers|Mux83~3_combout ))))

	.dataa(\banco_registers|Mux83~0_combout ),
	.datab(\mux5|out[0]~2_combout ),
	.datac(\banco_registers|Mux83~3_combout ),
	.datad(\banco_registers|Mux83~4_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux83~5_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux83~5 .lut_mask = 16'hF838;
defparam \banco_registers|Mux83~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N14
cycloneive_lcell_comb \banco_registers|Mux83~9 (
// Equation(s):
// \banco_registers|Mux83~9_combout  = (\mux5|out[3]~0_combout  & ((\banco_registers|Mux83~5_combout ))) # (!\mux5|out[3]~0_combout  & (\banco_registers|Mux83~8_combout ))

	.dataa(\mux5|out[3]~0_combout ),
	.datab(gnd),
	.datac(\banco_registers|Mux83~8_combout ),
	.datad(\banco_registers|Mux83~5_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux83~9_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux83~9 .lut_mask = 16'hFA50;
defparam \banco_registers|Mux83~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N11
dffeas \banco_registers|registers[30][13] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[30][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[30][13] .is_wysiwyg = "true";
defparam \banco_registers|registers[30][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N10
cycloneive_lcell_comb \banco_registers|Mux82~0 (
// Equation(s):
// \banco_registers|Mux82~0_combout  = (\banco_registers|Mux94~2_combout  & ((\banco_registers|registers[30][13]~q ) # (!\mux5|out[3]~0_combout )))

	.dataa(\mux5|out[3]~0_combout ),
	.datab(gnd),
	.datac(\banco_registers|registers[30][13]~q ),
	.datad(\banco_registers|Mux94~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux82~0_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux82~0 .lut_mask = 16'hF500;
defparam \banco_registers|Mux82~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N31
dffeas \banco_registers|registers[31][13] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[31][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[31][13] .is_wysiwyg = "true";
defparam \banco_registers|registers[31][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N30
cycloneive_lcell_comb \banco_registers|Mux82~4 (
// Equation(s):
// \banco_registers|Mux82~4_combout  = (\banco_registers|registers[31][13]~q  & ((\control_unit|Decoder0~0_combout  & (\mem_instru|Instruction [1])) # (!\control_unit|Decoder0~0_combout  & ((\mem_instru|Instruction [18])))))

	.dataa(\mem_instru|Instruction [1]),
	.datab(\control_unit|Decoder0~0_combout ),
	.datac(\banco_registers|registers[31][13]~q ),
	.datad(\mem_instru|Instruction [18]),
	.cin(gnd),
	.combout(\banco_registers|Mux82~4_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux82~4 .lut_mask = 16'hB080;
defparam \banco_registers|Mux82~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y40_N1
dffeas \banco_registers|registers[28][13] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[28][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[28][13] .is_wysiwyg = "true";
defparam \banco_registers|registers[28][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N0
cycloneive_lcell_comb \banco_registers|Mux82~2 (
// Equation(s):
// \banco_registers|Mux82~2_combout  = (\banco_registers|Mux94~2_combout  & ((\banco_registers|registers[28][13]~q ) # (!\mux5|out[3]~0_combout )))

	.dataa(\banco_registers|Mux94~2_combout ),
	.datab(gnd),
	.datac(\banco_registers|registers[28][13]~q ),
	.datad(\mux5|out[3]~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux82~2_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux82~2 .lut_mask = 16'hA0AA;
defparam \banco_registers|Mux82~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N9
dffeas \banco_registers|registers[29][13] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[29][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[29][13] .is_wysiwyg = "true";
defparam \banco_registers|registers[29][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N8
cycloneive_lcell_comb \banco_registers|Mux82~1 (
// Equation(s):
// \banco_registers|Mux82~1_combout  = (\banco_registers|registers[29][13]~q  & ((\control_unit|Decoder0~0_combout  & (\mem_instru|Instruction [1])) # (!\control_unit|Decoder0~0_combout  & ((\mem_instru|Instruction [18])))))

	.dataa(\mem_instru|Instruction [1]),
	.datab(\control_unit|Decoder0~0_combout ),
	.datac(\banco_registers|registers[29][13]~q ),
	.datad(\mem_instru|Instruction [18]),
	.cin(gnd),
	.combout(\banco_registers|Mux82~1_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux82~1 .lut_mask = 16'hB080;
defparam \banco_registers|Mux82~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N28
cycloneive_lcell_comb \banco_registers|Mux82~3 (
// Equation(s):
// \banco_registers|Mux82~3_combout  = (\mux5|out[0]~2_combout  & ((\mux5|out[1]~1_combout ) # ((\banco_registers|Mux82~1_combout )))) # (!\mux5|out[0]~2_combout  & (!\mux5|out[1]~1_combout  & (\banco_registers|Mux82~2_combout )))

	.dataa(\mux5|out[0]~2_combout ),
	.datab(\mux5|out[1]~1_combout ),
	.datac(\banco_registers|Mux82~2_combout ),
	.datad(\banco_registers|Mux82~1_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux82~3_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux82~3 .lut_mask = 16'hBA98;
defparam \banco_registers|Mux82~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N0
cycloneive_lcell_comb \banco_registers|Mux82~5 (
// Equation(s):
// \banco_registers|Mux82~5_combout  = (\mux5|out[1]~1_combout  & ((\banco_registers|Mux82~3_combout  & ((\banco_registers|Mux82~4_combout ))) # (!\banco_registers|Mux82~3_combout  & (\banco_registers|Mux82~0_combout )))) # (!\mux5|out[1]~1_combout  & 
// (((\banco_registers|Mux82~3_combout ))))

	.dataa(\banco_registers|Mux82~0_combout ),
	.datab(\mux5|out[1]~1_combout ),
	.datac(\banco_registers|Mux82~4_combout ),
	.datad(\banco_registers|Mux82~3_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux82~5_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux82~5 .lut_mask = 16'hF388;
defparam \banco_registers|Mux82~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y39_N25
dffeas \banco_registers|registers[0][13] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[0][13] .is_wysiwyg = "true";
defparam \banco_registers|registers[0][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y39_N15
dffeas \banco_registers|registers[1][13] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[1][13] .is_wysiwyg = "true";
defparam \banco_registers|registers[1][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N24
cycloneive_lcell_comb \banco_registers|Mux82~6 (
// Equation(s):
// \banco_registers|Mux82~6_combout  = (\mux5|out[1]~1_combout  & (\mux5|out[0]~2_combout )) # (!\mux5|out[1]~1_combout  & ((\mux5|out[0]~2_combout  & ((\banco_registers|registers[1][13]~q ))) # (!\mux5|out[0]~2_combout  & 
// (\banco_registers|registers[0][13]~q ))))

	.dataa(\mux5|out[1]~1_combout ),
	.datab(\mux5|out[0]~2_combout ),
	.datac(\banco_registers|registers[0][13]~q ),
	.datad(\banco_registers|registers[1][13]~q ),
	.cin(gnd),
	.combout(\banco_registers|Mux82~6_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux82~6 .lut_mask = 16'hDC98;
defparam \banco_registers|Mux82~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y41_N21
dffeas \banco_registers|registers[2][13] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[13]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[2][13] .is_wysiwyg = "true";
defparam \banco_registers|registers[2][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y39_N31
dffeas \banco_registers|registers[3][13] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\comb_7|out[13]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registers|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[3][13] .is_wysiwyg = "true";
defparam \banco_registers|registers[3][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N20
cycloneive_lcell_comb \banco_registers|Mux82~7 (
// Equation(s):
// \banco_registers|Mux82~7_combout  = (\mux5|out[1]~1_combout  & ((\banco_registers|Mux82~6_combout  & ((\banco_registers|registers[3][13]~q ))) # (!\banco_registers|Mux82~6_combout  & (\banco_registers|registers[2][13]~q )))) # (!\mux5|out[1]~1_combout  & 
// (\banco_registers|Mux82~6_combout ))

	.dataa(\mux5|out[1]~1_combout ),
	.datab(\banco_registers|Mux82~6_combout ),
	.datac(\banco_registers|registers[2][13]~q ),
	.datad(\banco_registers|registers[3][13]~q ),
	.cin(gnd),
	.combout(\banco_registers|Mux82~7_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux82~7 .lut_mask = 16'hEC64;
defparam \banco_registers|Mux82~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N6
cycloneive_lcell_comb \banco_registers|Mux82~8 (
// Equation(s):
// \banco_registers|Mux82~8_combout  = (!\mux5|out[3]~0_combout  & \banco_registers|Mux82~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux5|out[3]~0_combout ),
	.datad(\banco_registers|Mux82~7_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux82~8_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux82~8 .lut_mask = 16'h0F00;
defparam \banco_registers|Mux82~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N16
cycloneive_lcell_comb \banco_registers|Mux82~9 (
// Equation(s):
// \banco_registers|Mux82~9_combout  = (\mux5|out[3]~0_combout  & (\banco_registers|Mux82~5_combout )) # (!\mux5|out[3]~0_combout  & ((\banco_registers|Mux82~8_combout )))

	.dataa(\mux5|out[3]~0_combout ),
	.datab(gnd),
	.datac(\banco_registers|Mux82~5_combout ),
	.datad(\banco_registers|Mux82~8_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux82~9_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux82~9 .lut_mask = 16'hF5A0;
defparam \banco_registers|Mux82~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y39_N9
dffeas \banco_registers|registers[2][14] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[2][14] .is_wysiwyg = "true";
defparam \banco_registers|registers[2][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y39_N23
dffeas \banco_registers|registers[0][14] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[0][14] .is_wysiwyg = "true";
defparam \banco_registers|registers[0][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N22
cycloneive_lcell_comb \banco_registers|Mux81~6 (
// Equation(s):
// \banco_registers|Mux81~6_combout  = (\mux5|out[1]~1_combout  & ((\banco_registers|registers[2][14]~q ) # ((\mux5|out[0]~2_combout )))) # (!\mux5|out[1]~1_combout  & (((\banco_registers|registers[0][14]~q  & !\mux5|out[0]~2_combout ))))

	.dataa(\mux5|out[1]~1_combout ),
	.datab(\banco_registers|registers[2][14]~q ),
	.datac(\banco_registers|registers[0][14]~q ),
	.datad(\mux5|out[0]~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux81~6_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux81~6 .lut_mask = 16'hAAD8;
defparam \banco_registers|Mux81~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N17
dffeas \banco_registers|registers[1][14] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[1][14] .is_wysiwyg = "true";
defparam \banco_registers|registers[1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y39_N25
dffeas \banco_registers|registers[3][14] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\comb_7|out[14]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registers|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[3][14] .is_wysiwyg = "true";
defparam \banco_registers|registers[3][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N16
cycloneive_lcell_comb \banco_registers|Mux81~7 (
// Equation(s):
// \banco_registers|Mux81~7_combout  = (\banco_registers|Mux81~6_combout  & (((\banco_registers|registers[3][14]~q )) # (!\mux5|out[0]~2_combout ))) # (!\banco_registers|Mux81~6_combout  & (\mux5|out[0]~2_combout  & (\banco_registers|registers[1][14]~q )))

	.dataa(\banco_registers|Mux81~6_combout ),
	.datab(\mux5|out[0]~2_combout ),
	.datac(\banco_registers|registers[1][14]~q ),
	.datad(\banco_registers|registers[3][14]~q ),
	.cin(gnd),
	.combout(\banco_registers|Mux81~7_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux81~7 .lut_mask = 16'hEA62;
defparam \banco_registers|Mux81~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N4
cycloneive_lcell_comb \banco_registers|Mux81~8 (
// Equation(s):
// \banco_registers|Mux81~8_combout  = (!\mux5|out[3]~0_combout  & \banco_registers|Mux81~7_combout )

	.dataa(gnd),
	.datab(\mux5|out[3]~0_combout ),
	.datac(gnd),
	.datad(\banco_registers|Mux81~7_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux81~8_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux81~8 .lut_mask = 16'h3300;
defparam \banco_registers|Mux81~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N7
dffeas \banco_registers|registers[29][14] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[29][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[29][14] .is_wysiwyg = "true";
defparam \banco_registers|registers[29][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N6
cycloneive_lcell_comb \banco_registers|Mux81~0 (
// Equation(s):
// \banco_registers|Mux81~0_combout  = (\banco_registers|Mux94~2_combout  & ((\banco_registers|registers[29][14]~q ) # (!\mux5|out[3]~0_combout )))

	.dataa(\banco_registers|Mux94~2_combout ),
	.datab(gnd),
	.datac(\banco_registers|registers[29][14]~q ),
	.datad(\mux5|out[3]~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux81~0_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux81~0 .lut_mask = 16'hA0AA;
defparam \banco_registers|Mux81~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N23
dffeas \banco_registers|registers[28][14] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[28][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[28][14] .is_wysiwyg = "true";
defparam \banco_registers|registers[28][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N22
cycloneive_lcell_comb \banco_registers|Mux81~2 (
// Equation(s):
// \banco_registers|Mux81~2_combout  = (\banco_registers|registers[28][14]~q  & ((\control_unit|Decoder0~0_combout  & (\mem_instru|Instruction [1])) # (!\control_unit|Decoder0~0_combout  & ((\mem_instru|Instruction [18])))))

	.dataa(\mem_instru|Instruction [1]),
	.datab(\mem_instru|Instruction [18]),
	.datac(\banco_registers|registers[28][14]~q ),
	.datad(\control_unit|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux81~2_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux81~2 .lut_mask = 16'hA0C0;
defparam \banco_registers|Mux81~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y40_N31
dffeas \banco_registers|registers[30][14] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[30][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[30][14] .is_wysiwyg = "true";
defparam \banco_registers|registers[30][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N30
cycloneive_lcell_comb \banco_registers|Mux81~1 (
// Equation(s):
// \banco_registers|Mux81~1_combout  = (\banco_registers|registers[30][14]~q  & ((\control_unit|Decoder0~0_combout  & ((\mem_instru|Instruction [1]))) # (!\control_unit|Decoder0~0_combout  & (\mem_instru|Instruction [18]))))

	.dataa(\control_unit|Decoder0~0_combout ),
	.datab(\mem_instru|Instruction [18]),
	.datac(\banco_registers|registers[30][14]~q ),
	.datad(\mem_instru|Instruction [1]),
	.cin(gnd),
	.combout(\banco_registers|Mux81~1_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux81~1 .lut_mask = 16'hE040;
defparam \banco_registers|Mux81~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N24
cycloneive_lcell_comb \banco_registers|Mux81~3 (
// Equation(s):
// \banco_registers|Mux81~3_combout  = (\mux5|out[0]~2_combout  & (((\mux5|out[1]~1_combout )))) # (!\mux5|out[0]~2_combout  & ((\mux5|out[1]~1_combout  & ((\banco_registers|Mux81~1_combout ))) # (!\mux5|out[1]~1_combout  & (\banco_registers|Mux81~2_combout 
// ))))

	.dataa(\banco_registers|Mux81~2_combout ),
	.datab(\mux5|out[0]~2_combout ),
	.datac(\banco_registers|Mux81~1_combout ),
	.datad(\mux5|out[1]~1_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux81~3_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux81~3 .lut_mask = 16'hFC22;
defparam \banco_registers|Mux81~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N27
dffeas \banco_registers|registers[31][14] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[14]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[31][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[31][14] .is_wysiwyg = "true";
defparam \banco_registers|registers[31][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N26
cycloneive_lcell_comb \banco_registers|Mux81~4 (
// Equation(s):
// \banco_registers|Mux81~4_combout  = (\banco_registers|Mux94~2_combout  & ((\banco_registers|registers[31][14]~q ) # (!\mux5|out[3]~0_combout )))

	.dataa(\mux5|out[3]~0_combout ),
	.datab(gnd),
	.datac(\banco_registers|registers[31][14]~q ),
	.datad(\banco_registers|Mux94~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux81~4_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux81~4 .lut_mask = 16'hF500;
defparam \banco_registers|Mux81~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N10
cycloneive_lcell_comb \banco_registers|Mux81~5 (
// Equation(s):
// \banco_registers|Mux81~5_combout  = (\banco_registers|Mux81~3_combout  & (((\banco_registers|Mux81~4_combout ) # (!\mux5|out[0]~2_combout )))) # (!\banco_registers|Mux81~3_combout  & (\banco_registers|Mux81~0_combout  & ((\mux5|out[0]~2_combout ))))

	.dataa(\banco_registers|Mux81~0_combout ),
	.datab(\banco_registers|Mux81~3_combout ),
	.datac(\banco_registers|Mux81~4_combout ),
	.datad(\mux5|out[0]~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux81~5_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux81~5 .lut_mask = 16'hE2CC;
defparam \banco_registers|Mux81~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N30
cycloneive_lcell_comb \banco_registers|Mux81~9 (
// Equation(s):
// \banco_registers|Mux81~9_combout  = (\mux5|out[3]~0_combout  & ((\banco_registers|Mux81~5_combout ))) # (!\mux5|out[3]~0_combout  & (\banco_registers|Mux81~8_combout ))

	.dataa(gnd),
	.datab(\mux5|out[3]~0_combout ),
	.datac(\banco_registers|Mux81~8_combout ),
	.datad(\banco_registers|Mux81~5_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux81~9_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux81~9 .lut_mask = 16'hFC30;
defparam \banco_registers|Mux81~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y39_N27
dffeas \banco_registers|registers[0][15] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[0][15] .is_wysiwyg = "true";
defparam \banco_registers|registers[0][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N2
cycloneive_lcell_comb \banco_registers|registers[1][15]~feeder (
// Equation(s):
// \banco_registers|registers[1][15]~feeder_combout  = \comb_7|out[15]~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_7|out[15]~15_combout ),
	.cin(gnd),
	.combout(\banco_registers|registers[1][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|registers[1][15]~feeder .lut_mask = 16'hFF00;
defparam \banco_registers|registers[1][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N3
dffeas \banco_registers|registers[1][15] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\banco_registers|registers[1][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registers|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[1][15] .is_wysiwyg = "true";
defparam \banco_registers|registers[1][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N26
cycloneive_lcell_comb \banco_registers|Mux80~6 (
// Equation(s):
// \banco_registers|Mux80~6_combout  = (\mux5|out[1]~1_combout  & (\mux5|out[0]~2_combout )) # (!\mux5|out[1]~1_combout  & ((\mux5|out[0]~2_combout  & ((\banco_registers|registers[1][15]~q ))) # (!\mux5|out[0]~2_combout  & 
// (\banco_registers|registers[0][15]~q ))))

	.dataa(\mux5|out[1]~1_combout ),
	.datab(\mux5|out[0]~2_combout ),
	.datac(\banco_registers|registers[0][15]~q ),
	.datad(\banco_registers|registers[1][15]~q ),
	.cin(gnd),
	.combout(\banco_registers|Mux80~6_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux80~6 .lut_mask = 16'hDC98;
defparam \banco_registers|Mux80~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y40_N19
dffeas \banco_registers|registers[2][15] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[2][15] .is_wysiwyg = "true";
defparam \banco_registers|registers[2][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y40_N25
dffeas \banco_registers|registers[3][15] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\comb_7|out[15]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registers|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[3][15] .is_wysiwyg = "true";
defparam \banco_registers|registers[3][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N18
cycloneive_lcell_comb \banco_registers|Mux80~7 (
// Equation(s):
// \banco_registers|Mux80~7_combout  = (\banco_registers|Mux80~6_combout  & (((\banco_registers|registers[3][15]~q )) # (!\mux5|out[1]~1_combout ))) # (!\banco_registers|Mux80~6_combout  & (\mux5|out[1]~1_combout  & (\banco_registers|registers[2][15]~q )))

	.dataa(\banco_registers|Mux80~6_combout ),
	.datab(\mux5|out[1]~1_combout ),
	.datac(\banco_registers|registers[2][15]~q ),
	.datad(\banco_registers|registers[3][15]~q ),
	.cin(gnd),
	.combout(\banco_registers|Mux80~7_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux80~7 .lut_mask = 16'hEA62;
defparam \banco_registers|Mux80~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N30
cycloneive_lcell_comb \banco_registers|Mux80~8 (
// Equation(s):
// \banco_registers|Mux80~8_combout  = (!\mux5|out[3]~0_combout  & \banco_registers|Mux80~7_combout )

	.dataa(gnd),
	.datab(\mux5|out[3]~0_combout ),
	.datac(gnd),
	.datad(\banco_registers|Mux80~7_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux80~8_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux80~8 .lut_mask = 16'h3300;
defparam \banco_registers|Mux80~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N27
dffeas \banco_registers|registers[29][15] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[29][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[29][15] .is_wysiwyg = "true";
defparam \banco_registers|registers[29][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N26
cycloneive_lcell_comb \banco_registers|Mux80~1 (
// Equation(s):
// \banco_registers|Mux80~1_combout  = (\banco_registers|registers[29][15]~q  & ((\control_unit|Decoder0~0_combout  & (\mem_instru|Instruction [1])) # (!\control_unit|Decoder0~0_combout  & ((\mem_instru|Instruction [18])))))

	.dataa(\mem_instru|Instruction [1]),
	.datab(\control_unit|Decoder0~0_combout ),
	.datac(\banco_registers|registers[29][15]~q ),
	.datad(\mem_instru|Instruction [18]),
	.cin(gnd),
	.combout(\banco_registers|Mux80~1_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux80~1 .lut_mask = 16'hB080;
defparam \banco_registers|Mux80~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N25
dffeas \banco_registers|registers[28][15] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[28][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[28][15] .is_wysiwyg = "true";
defparam \banco_registers|registers[28][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N24
cycloneive_lcell_comb \banco_registers|Mux80~2 (
// Equation(s):
// \banco_registers|Mux80~2_combout  = (\banco_registers|Mux94~2_combout  & ((\banco_registers|registers[28][15]~q ) # (!\mux5|out[3]~0_combout )))

	.dataa(gnd),
	.datab(\banco_registers|Mux94~2_combout ),
	.datac(\banco_registers|registers[28][15]~q ),
	.datad(\mux5|out[3]~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux80~2_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux80~2 .lut_mask = 16'hC0CC;
defparam \banco_registers|Mux80~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N22
cycloneive_lcell_comb \banco_registers|Mux80~3 (
// Equation(s):
// \banco_registers|Mux80~3_combout  = (\mux5|out[0]~2_combout  & ((\mux5|out[1]~1_combout ) # ((\banco_registers|Mux80~1_combout )))) # (!\mux5|out[0]~2_combout  & (!\mux5|out[1]~1_combout  & ((\banco_registers|Mux80~2_combout ))))

	.dataa(\mux5|out[0]~2_combout ),
	.datab(\mux5|out[1]~1_combout ),
	.datac(\banco_registers|Mux80~1_combout ),
	.datad(\banco_registers|Mux80~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux80~3_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux80~3 .lut_mask = 16'hB9A8;
defparam \banco_registers|Mux80~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N9
dffeas \banco_registers|registers[31][15] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[31][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[31][15] .is_wysiwyg = "true";
defparam \banco_registers|registers[31][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N8
cycloneive_lcell_comb \banco_registers|Mux80~4 (
// Equation(s):
// \banco_registers|Mux80~4_combout  = (\banco_registers|registers[31][15]~q  & ((\control_unit|Decoder0~0_combout  & (\mem_instru|Instruction [1])) # (!\control_unit|Decoder0~0_combout  & ((\mem_instru|Instruction [18])))))

	.dataa(\mem_instru|Instruction [1]),
	.datab(\control_unit|Decoder0~0_combout ),
	.datac(\banco_registers|registers[31][15]~q ),
	.datad(\mem_instru|Instruction [18]),
	.cin(gnd),
	.combout(\banco_registers|Mux80~4_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux80~4 .lut_mask = 16'hB080;
defparam \banco_registers|Mux80~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N5
dffeas \banco_registers|registers[30][15] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[15]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[30][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[30][15] .is_wysiwyg = "true";
defparam \banco_registers|registers[30][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N4
cycloneive_lcell_comb \banco_registers|Mux80~0 (
// Equation(s):
// \banco_registers|Mux80~0_combout  = (\banco_registers|Mux94~2_combout  & ((\banco_registers|registers[30][15]~q ) # (!\mux5|out[3]~0_combout )))

	.dataa(\mux5|out[3]~0_combout ),
	.datab(gnd),
	.datac(\banco_registers|registers[30][15]~q ),
	.datad(\banco_registers|Mux94~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux80~0_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux80~0 .lut_mask = 16'hF500;
defparam \banco_registers|Mux80~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N2
cycloneive_lcell_comb \banco_registers|Mux80~5 (
// Equation(s):
// \banco_registers|Mux80~5_combout  = (\banco_registers|Mux80~3_combout  & ((\banco_registers|Mux80~4_combout ) # ((!\mux5|out[1]~1_combout )))) # (!\banco_registers|Mux80~3_combout  & (((\banco_registers|Mux80~0_combout  & \mux5|out[1]~1_combout ))))

	.dataa(\banco_registers|Mux80~3_combout ),
	.datab(\banco_registers|Mux80~4_combout ),
	.datac(\banco_registers|Mux80~0_combout ),
	.datad(\mux5|out[1]~1_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux80~5_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux80~5 .lut_mask = 16'hD8AA;
defparam \banco_registers|Mux80~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N26
cycloneive_lcell_comb \banco_registers|Mux80~9 (
// Equation(s):
// \banco_registers|Mux80~9_combout  = (\mux5|out[3]~0_combout  & ((\banco_registers|Mux80~5_combout ))) # (!\mux5|out[3]~0_combout  & (\banco_registers|Mux80~8_combout ))

	.dataa(gnd),
	.datab(\mux5|out[3]~0_combout ),
	.datac(\banco_registers|Mux80~8_combout ),
	.datad(\banco_registers|Mux80~5_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux80~9_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux80~9 .lut_mask = 16'hFC30;
defparam \banco_registers|Mux80~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y39_N21
dffeas \banco_registers|registers[2][16] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[2][16] .is_wysiwyg = "true";
defparam \banco_registers|registers[2][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y39_N7
dffeas \banco_registers|registers[0][16] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[0][16] .is_wysiwyg = "true";
defparam \banco_registers|registers[0][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N6
cycloneive_lcell_comb \banco_registers|Mux79~6 (
// Equation(s):
// \banco_registers|Mux79~6_combout  = (\mux5|out[1]~1_combout  & ((\banco_registers|registers[2][16]~q ) # ((\mux5|out[0]~2_combout )))) # (!\mux5|out[1]~1_combout  & (((\banco_registers|registers[0][16]~q  & !\mux5|out[0]~2_combout ))))

	.dataa(\mux5|out[1]~1_combout ),
	.datab(\banco_registers|registers[2][16]~q ),
	.datac(\banco_registers|registers[0][16]~q ),
	.datad(\mux5|out[0]~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux79~6_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux79~6 .lut_mask = 16'hAAD8;
defparam \banco_registers|Mux79~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y42_N9
dffeas \banco_registers|registers[3][16] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\comb_7|out[16]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registers|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[3][16] .is_wysiwyg = "true";
defparam \banco_registers|registers[3][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y42_N17
dffeas \banco_registers|registers[1][16] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[1][16] .is_wysiwyg = "true";
defparam \banco_registers|registers[1][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N16
cycloneive_lcell_comb \banco_registers|Mux79~7 (
// Equation(s):
// \banco_registers|Mux79~7_combout  = (\banco_registers|Mux79~6_combout  & ((\banco_registers|registers[3][16]~q ) # ((!\mux5|out[0]~2_combout )))) # (!\banco_registers|Mux79~6_combout  & (((\banco_registers|registers[1][16]~q  & \mux5|out[0]~2_combout ))))

	.dataa(\banco_registers|Mux79~6_combout ),
	.datab(\banco_registers|registers[3][16]~q ),
	.datac(\banco_registers|registers[1][16]~q ),
	.datad(\mux5|out[0]~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux79~7_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux79~7 .lut_mask = 16'hD8AA;
defparam \banco_registers|Mux79~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N6
cycloneive_lcell_comb \banco_registers|Mux79~8 (
// Equation(s):
// \banco_registers|Mux79~8_combout  = (\banco_registers|Mux79~7_combout  & !\mux5|out[3]~0_combout )

	.dataa(\banco_registers|Mux79~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mux5|out[3]~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux79~8_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux79~8 .lut_mask = 16'h00AA;
defparam \banco_registers|Mux79~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y41_N19
dffeas \banco_registers|registers[31][16] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[31][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[31][16] .is_wysiwyg = "true";
defparam \banco_registers|registers[31][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N18
cycloneive_lcell_comb \banco_registers|Mux79~4 (
// Equation(s):
// \banco_registers|Mux79~4_combout  = (\banco_registers|Mux94~2_combout  & ((\banco_registers|registers[31][16]~q ) # (!\mux5|out[3]~0_combout )))

	.dataa(gnd),
	.datab(\mux5|out[3]~0_combout ),
	.datac(\banco_registers|registers[31][16]~q ),
	.datad(\banco_registers|Mux94~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux79~4_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux79~4 .lut_mask = 16'hF300;
defparam \banco_registers|Mux79~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N9
dffeas \banco_registers|registers[28][16] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[28][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[28][16] .is_wysiwyg = "true";
defparam \banco_registers|registers[28][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N8
cycloneive_lcell_comb \banco_registers|Mux79~2 (
// Equation(s):
// \banco_registers|Mux79~2_combout  = (\banco_registers|registers[28][16]~q  & ((\control_unit|Decoder0~0_combout  & (\mem_instru|Instruction [1])) # (!\control_unit|Decoder0~0_combout  & ((\mem_instru|Instruction [18])))))

	.dataa(\mem_instru|Instruction [1]),
	.datab(\mem_instru|Instruction [18]),
	.datac(\banco_registers|registers[28][16]~q ),
	.datad(\control_unit|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux79~2_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux79~2 .lut_mask = 16'hA0C0;
defparam \banco_registers|Mux79~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N25
dffeas \banco_registers|registers[30][16] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[30][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[30][16] .is_wysiwyg = "true";
defparam \banco_registers|registers[30][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N24
cycloneive_lcell_comb \banco_registers|Mux79~1 (
// Equation(s):
// \banco_registers|Mux79~1_combout  = (\banco_registers|registers[30][16]~q  & ((\control_unit|Decoder0~0_combout  & (\mem_instru|Instruction [1])) # (!\control_unit|Decoder0~0_combout  & ((\mem_instru|Instruction [18])))))

	.dataa(\mem_instru|Instruction [1]),
	.datab(\mem_instru|Instruction [18]),
	.datac(\banco_registers|registers[30][16]~q ),
	.datad(\control_unit|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux79~1_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux79~1 .lut_mask = 16'hA0C0;
defparam \banco_registers|Mux79~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N16
cycloneive_lcell_comb \banco_registers|Mux79~3 (
// Equation(s):
// \banco_registers|Mux79~3_combout  = (\mux5|out[0]~2_combout  & (((\mux5|out[1]~1_combout )))) # (!\mux5|out[0]~2_combout  & ((\mux5|out[1]~1_combout  & ((\banco_registers|Mux79~1_combout ))) # (!\mux5|out[1]~1_combout  & (\banco_registers|Mux79~2_combout 
// ))))

	.dataa(\banco_registers|Mux79~2_combout ),
	.datab(\mux5|out[0]~2_combout ),
	.datac(\mux5|out[1]~1_combout ),
	.datad(\banco_registers|Mux79~1_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux79~3_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux79~3 .lut_mask = 16'hF2C2;
defparam \banco_registers|Mux79~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y41_N1
dffeas \banco_registers|registers[29][16] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[16]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[29][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[29][16] .is_wysiwyg = "true";
defparam \banco_registers|registers[29][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N0
cycloneive_lcell_comb \banco_registers|Mux79~0 (
// Equation(s):
// \banco_registers|Mux79~0_combout  = (\banco_registers|Mux94~2_combout  & ((\banco_registers|registers[29][16]~q ) # (!\mux5|out[3]~0_combout )))

	.dataa(gnd),
	.datab(\mux5|out[3]~0_combout ),
	.datac(\banco_registers|registers[29][16]~q ),
	.datad(\banco_registers|Mux94~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux79~0_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux79~0 .lut_mask = 16'hF300;
defparam \banco_registers|Mux79~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N28
cycloneive_lcell_comb \banco_registers|Mux79~5 (
// Equation(s):
// \banco_registers|Mux79~5_combout  = (\mux5|out[0]~2_combout  & ((\banco_registers|Mux79~3_combout  & (\banco_registers|Mux79~4_combout )) # (!\banco_registers|Mux79~3_combout  & ((\banco_registers|Mux79~0_combout ))))) # (!\mux5|out[0]~2_combout  & 
// (((\banco_registers|Mux79~3_combout ))))

	.dataa(\mux5|out[0]~2_combout ),
	.datab(\banco_registers|Mux79~4_combout ),
	.datac(\banco_registers|Mux79~3_combout ),
	.datad(\banco_registers|Mux79~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux79~5_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux79~5 .lut_mask = 16'hDAD0;
defparam \banco_registers|Mux79~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N8
cycloneive_lcell_comb \banco_registers|Mux79~9 (
// Equation(s):
// \banco_registers|Mux79~9_combout  = (\mux5|out[3]~0_combout  & ((\banco_registers|Mux79~5_combout ))) # (!\mux5|out[3]~0_combout  & (\banco_registers|Mux79~8_combout ))

	.dataa(\banco_registers|Mux79~8_combout ),
	.datab(\mux5|out[3]~0_combout ),
	.datac(gnd),
	.datad(\banco_registers|Mux79~5_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux79~9_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux79~9 .lut_mask = 16'hEE22;
defparam \banco_registers|Mux79~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y42_N27
dffeas \banco_registers|registers[3][17] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\comb_7|out[17]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registers|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[3][17] .is_wysiwyg = "true";
defparam \banco_registers|registers[3][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y37_N11
dffeas \banco_registers|registers[2][17] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[2][17] .is_wysiwyg = "true";
defparam \banco_registers|registers[2][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y39_N9
dffeas \banco_registers|registers[0][17] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[0][17] .is_wysiwyg = "true";
defparam \banco_registers|registers[0][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y42_N3
dffeas \banco_registers|registers[1][17] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[1][17] .is_wysiwyg = "true";
defparam \banco_registers|registers[1][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N8
cycloneive_lcell_comb \banco_registers|Mux78~6 (
// Equation(s):
// \banco_registers|Mux78~6_combout  = (\mux5|out[1]~1_combout  & (\mux5|out[0]~2_combout )) # (!\mux5|out[1]~1_combout  & ((\mux5|out[0]~2_combout  & ((\banco_registers|registers[1][17]~q ))) # (!\mux5|out[0]~2_combout  & 
// (\banco_registers|registers[0][17]~q ))))

	.dataa(\mux5|out[1]~1_combout ),
	.datab(\mux5|out[0]~2_combout ),
	.datac(\banco_registers|registers[0][17]~q ),
	.datad(\banco_registers|registers[1][17]~q ),
	.cin(gnd),
	.combout(\banco_registers|Mux78~6_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux78~6 .lut_mask = 16'hDC98;
defparam \banco_registers|Mux78~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N10
cycloneive_lcell_comb \banco_registers|Mux78~7 (
// Equation(s):
// \banco_registers|Mux78~7_combout  = (\mux5|out[1]~1_combout  & ((\banco_registers|Mux78~6_combout  & (\banco_registers|registers[3][17]~q )) # (!\banco_registers|Mux78~6_combout  & ((\banco_registers|registers[2][17]~q ))))) # (!\mux5|out[1]~1_combout  & 
// (((\banco_registers|Mux78~6_combout ))))

	.dataa(\banco_registers|registers[3][17]~q ),
	.datab(\mux5|out[1]~1_combout ),
	.datac(\banco_registers|registers[2][17]~q ),
	.datad(\banco_registers|Mux78~6_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux78~7_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux78~7 .lut_mask = 16'hBBC0;
defparam \banco_registers|Mux78~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N4
cycloneive_lcell_comb \banco_registers|Mux78~8 (
// Equation(s):
// \banco_registers|Mux78~8_combout  = (!\mux5|out[3]~0_combout  & \banco_registers|Mux78~7_combout )

	.dataa(gnd),
	.datab(\mux5|out[3]~0_combout ),
	.datac(gnd),
	.datad(\banco_registers|Mux78~7_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux78~8_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux78~8 .lut_mask = 16'h3300;
defparam \banco_registers|Mux78~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N13
dffeas \banco_registers|registers[30][17] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[30][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[30][17] .is_wysiwyg = "true";
defparam \banco_registers|registers[30][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N12
cycloneive_lcell_comb \banco_registers|Mux78~0 (
// Equation(s):
// \banco_registers|Mux78~0_combout  = (\banco_registers|Mux94~2_combout  & ((\banco_registers|registers[30][17]~q ) # (!\mux5|out[3]~0_combout )))

	.dataa(\mux5|out[3]~0_combout ),
	.datab(gnd),
	.datac(\banco_registers|registers[30][17]~q ),
	.datad(\banco_registers|Mux94~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux78~0_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux78~0 .lut_mask = 16'hF500;
defparam \banco_registers|Mux78~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N29
dffeas \banco_registers|registers[31][17] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[31][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[31][17] .is_wysiwyg = "true";
defparam \banco_registers|registers[31][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N28
cycloneive_lcell_comb \banco_registers|Mux78~4 (
// Equation(s):
// \banco_registers|Mux78~4_combout  = (\banco_registers|registers[31][17]~q  & ((\control_unit|Decoder0~0_combout  & (\mem_instru|Instruction [1])) # (!\control_unit|Decoder0~0_combout  & ((\mem_instru|Instruction [18])))))

	.dataa(\control_unit|Decoder0~0_combout ),
	.datab(\mem_instru|Instruction [1]),
	.datac(\banco_registers|registers[31][17]~q ),
	.datad(\mem_instru|Instruction [18]),
	.cin(gnd),
	.combout(\banco_registers|Mux78~4_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux78~4 .lut_mask = 16'hD080;
defparam \banco_registers|Mux78~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N29
dffeas \banco_registers|registers[29][17] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[29][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[29][17] .is_wysiwyg = "true";
defparam \banco_registers|registers[29][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N28
cycloneive_lcell_comb \banco_registers|Mux78~1 (
// Equation(s):
// \banco_registers|Mux78~1_combout  = (\banco_registers|registers[29][17]~q  & ((\control_unit|Decoder0~0_combout  & (\mem_instru|Instruction [1])) # (!\control_unit|Decoder0~0_combout  & ((\mem_instru|Instruction [18])))))

	.dataa(\mem_instru|Instruction [1]),
	.datab(\control_unit|Decoder0~0_combout ),
	.datac(\banco_registers|registers[29][17]~q ),
	.datad(\mem_instru|Instruction [18]),
	.cin(gnd),
	.combout(\banco_registers|Mux78~1_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux78~1 .lut_mask = 16'hB080;
defparam \banco_registers|Mux78~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N21
dffeas \banco_registers|registers[28][17] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[17]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[28][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[28][17] .is_wysiwyg = "true";
defparam \banco_registers|registers[28][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N20
cycloneive_lcell_comb \banco_registers|Mux78~2 (
// Equation(s):
// \banco_registers|Mux78~2_combout  = (\banco_registers|Mux94~2_combout  & ((\banco_registers|registers[28][17]~q ) # (!\mux5|out[3]~0_combout )))

	.dataa(gnd),
	.datab(\banco_registers|Mux94~2_combout ),
	.datac(\banco_registers|registers[28][17]~q ),
	.datad(\mux5|out[3]~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux78~2_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux78~2 .lut_mask = 16'hC0CC;
defparam \banco_registers|Mux78~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N30
cycloneive_lcell_comb \banco_registers|Mux78~3 (
// Equation(s):
// \banco_registers|Mux78~3_combout  = (\mux5|out[1]~1_combout  & (\mux5|out[0]~2_combout )) # (!\mux5|out[1]~1_combout  & ((\mux5|out[0]~2_combout  & (\banco_registers|Mux78~1_combout )) # (!\mux5|out[0]~2_combout  & ((\banco_registers|Mux78~2_combout )))))

	.dataa(\mux5|out[1]~1_combout ),
	.datab(\mux5|out[0]~2_combout ),
	.datac(\banco_registers|Mux78~1_combout ),
	.datad(\banco_registers|Mux78~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux78~3_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux78~3 .lut_mask = 16'hD9C8;
defparam \banco_registers|Mux78~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N16
cycloneive_lcell_comb \banco_registers|Mux78~5 (
// Equation(s):
// \banco_registers|Mux78~5_combout  = (\banco_registers|Mux78~3_combout  & (((\banco_registers|Mux78~4_combout ) # (!\mux5|out[1]~1_combout )))) # (!\banco_registers|Mux78~3_combout  & (\banco_registers|Mux78~0_combout  & ((\mux5|out[1]~1_combout ))))

	.dataa(\banco_registers|Mux78~0_combout ),
	.datab(\banco_registers|Mux78~4_combout ),
	.datac(\banco_registers|Mux78~3_combout ),
	.datad(\mux5|out[1]~1_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux78~5_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux78~5 .lut_mask = 16'hCAF0;
defparam \banco_registers|Mux78~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N22
cycloneive_lcell_comb \banco_registers|Mux78~9 (
// Equation(s):
// \banco_registers|Mux78~9_combout  = (\mux5|out[3]~0_combout  & ((\banco_registers|Mux78~5_combout ))) # (!\mux5|out[3]~0_combout  & (\banco_registers|Mux78~8_combout ))

	.dataa(gnd),
	.datab(\mux5|out[3]~0_combout ),
	.datac(\banco_registers|Mux78~8_combout ),
	.datad(\banco_registers|Mux78~5_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux78~9_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux78~9 .lut_mask = 16'hFC30;
defparam \banco_registers|Mux78~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N15
dffeas \banco_registers|registers[29][18] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[29][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[29][18] .is_wysiwyg = "true";
defparam \banco_registers|registers[29][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N14
cycloneive_lcell_comb \banco_registers|Mux77~0 (
// Equation(s):
// \banco_registers|Mux77~0_combout  = (\banco_registers|Mux94~2_combout  & ((\banco_registers|registers[29][18]~q ) # (!\mux5|out[3]~0_combout )))

	.dataa(gnd),
	.datab(\banco_registers|Mux94~2_combout ),
	.datac(\banco_registers|registers[29][18]~q ),
	.datad(\mux5|out[3]~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux77~0_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux77~0 .lut_mask = 16'hC0CC;
defparam \banco_registers|Mux77~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N3
dffeas \banco_registers|registers[28][18] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[28][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[28][18] .is_wysiwyg = "true";
defparam \banco_registers|registers[28][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N2
cycloneive_lcell_comb \banco_registers|Mux77~2 (
// Equation(s):
// \banco_registers|Mux77~2_combout  = (\banco_registers|registers[28][18]~q  & ((\control_unit|Decoder0~0_combout  & (\mem_instru|Instruction [1])) # (!\control_unit|Decoder0~0_combout  & ((\mem_instru|Instruction [18])))))

	.dataa(\mem_instru|Instruction [1]),
	.datab(\mem_instru|Instruction [18]),
	.datac(\banco_registers|registers[28][18]~q ),
	.datad(\control_unit|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux77~2_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux77~2 .lut_mask = 16'hA0C0;
defparam \banco_registers|Mux77~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y40_N25
dffeas \banco_registers|registers[30][18] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[30][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[30][18] .is_wysiwyg = "true";
defparam \banco_registers|registers[30][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N24
cycloneive_lcell_comb \banco_registers|Mux77~1 (
// Equation(s):
// \banco_registers|Mux77~1_combout  = (\banco_registers|registers[30][18]~q  & ((\control_unit|Decoder0~0_combout  & ((\mem_instru|Instruction [1]))) # (!\control_unit|Decoder0~0_combout  & (\mem_instru|Instruction [18]))))

	.dataa(\control_unit|Decoder0~0_combout ),
	.datab(\mem_instru|Instruction [18]),
	.datac(\banco_registers|registers[30][18]~q ),
	.datad(\mem_instru|Instruction [1]),
	.cin(gnd),
	.combout(\banco_registers|Mux77~1_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux77~1 .lut_mask = 16'hE040;
defparam \banco_registers|Mux77~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N8
cycloneive_lcell_comb \banco_registers|Mux77~3 (
// Equation(s):
// \banco_registers|Mux77~3_combout  = (\mux5|out[0]~2_combout  & (\mux5|out[1]~1_combout )) # (!\mux5|out[0]~2_combout  & ((\mux5|out[1]~1_combout  & ((\banco_registers|Mux77~1_combout ))) # (!\mux5|out[1]~1_combout  & (\banco_registers|Mux77~2_combout ))))

	.dataa(\mux5|out[0]~2_combout ),
	.datab(\mux5|out[1]~1_combout ),
	.datac(\banco_registers|Mux77~2_combout ),
	.datad(\banco_registers|Mux77~1_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux77~3_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux77~3 .lut_mask = 16'hDC98;
defparam \banco_registers|Mux77~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N11
dffeas \banco_registers|registers[31][18] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[31][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[31][18] .is_wysiwyg = "true";
defparam \banco_registers|registers[31][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N10
cycloneive_lcell_comb \banco_registers|Mux77~4 (
// Equation(s):
// \banco_registers|Mux77~4_combout  = (\banco_registers|Mux94~2_combout  & ((\banco_registers|registers[31][18]~q ) # (!\mux5|out[3]~0_combout )))

	.dataa(gnd),
	.datab(\banco_registers|Mux94~2_combout ),
	.datac(\banco_registers|registers[31][18]~q ),
	.datad(\mux5|out[3]~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux77~4_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux77~4 .lut_mask = 16'hC0CC;
defparam \banco_registers|Mux77~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N28
cycloneive_lcell_comb \banco_registers|Mux77~5 (
// Equation(s):
// \banco_registers|Mux77~5_combout  = (\mux5|out[0]~2_combout  & ((\banco_registers|Mux77~3_combout  & ((\banco_registers|Mux77~4_combout ))) # (!\banco_registers|Mux77~3_combout  & (\banco_registers|Mux77~0_combout )))) # (!\mux5|out[0]~2_combout  & 
// (((\banco_registers|Mux77~3_combout ))))

	.dataa(\mux5|out[0]~2_combout ),
	.datab(\banco_registers|Mux77~0_combout ),
	.datac(\banco_registers|Mux77~3_combout ),
	.datad(\banco_registers|Mux77~4_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux77~5_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux77~5 .lut_mask = 16'hF858;
defparam \banco_registers|Mux77~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y38_N27
dffeas \banco_registers|registers[0][18] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[0][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[0][18] .is_wysiwyg = "true";
defparam \banco_registers|registers[0][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y38_N23
dffeas \banco_registers|registers[2][18] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[2][18] .is_wysiwyg = "true";
defparam \banco_registers|registers[2][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y38_N26
cycloneive_lcell_comb \banco_registers|Mux77~6 (
// Equation(s):
// \banco_registers|Mux77~6_combout  = (\mux5|out[1]~1_combout  & ((\mux5|out[0]~2_combout ) # ((\banco_registers|registers[2][18]~q )))) # (!\mux5|out[1]~1_combout  & (!\mux5|out[0]~2_combout  & (\banco_registers|registers[0][18]~q )))

	.dataa(\mux5|out[1]~1_combout ),
	.datab(\mux5|out[0]~2_combout ),
	.datac(\banco_registers|registers[0][18]~q ),
	.datad(\banco_registers|registers[2][18]~q ),
	.cin(gnd),
	.combout(\banco_registers|Mux77~6_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux77~6 .lut_mask = 16'hBA98;
defparam \banco_registers|Mux77~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y42_N21
dffeas \banco_registers|registers[1][18] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[18]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[1][18] .is_wysiwyg = "true";
defparam \banco_registers|registers[1][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y42_N5
dffeas \banco_registers|registers[3][18] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\comb_7|out[18]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registers|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[3][18] .is_wysiwyg = "true";
defparam \banco_registers|registers[3][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y42_N20
cycloneive_lcell_comb \banco_registers|Mux77~7 (
// Equation(s):
// \banco_registers|Mux77~7_combout  = (\banco_registers|Mux77~6_combout  & (((\banco_registers|registers[3][18]~q )) # (!\mux5|out[0]~2_combout ))) # (!\banco_registers|Mux77~6_combout  & (\mux5|out[0]~2_combout  & (\banco_registers|registers[1][18]~q )))

	.dataa(\banco_registers|Mux77~6_combout ),
	.datab(\mux5|out[0]~2_combout ),
	.datac(\banco_registers|registers[1][18]~q ),
	.datad(\banco_registers|registers[3][18]~q ),
	.cin(gnd),
	.combout(\banco_registers|Mux77~7_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux77~7 .lut_mask = 16'hEA62;
defparam \banco_registers|Mux77~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N6
cycloneive_lcell_comb \banco_registers|Mux77~8 (
// Equation(s):
// \banco_registers|Mux77~8_combout  = (!\mux5|out[3]~0_combout  & \banco_registers|Mux77~7_combout )

	.dataa(\mux5|out[3]~0_combout ),
	.datab(gnd),
	.datac(\banco_registers|Mux77~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco_registers|Mux77~8_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux77~8 .lut_mask = 16'h5050;
defparam \banco_registers|Mux77~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N24
cycloneive_lcell_comb \banco_registers|Mux77~9 (
// Equation(s):
// \banco_registers|Mux77~9_combout  = (\mux5|out[3]~0_combout  & (\banco_registers|Mux77~5_combout )) # (!\mux5|out[3]~0_combout  & ((\banco_registers|Mux77~8_combout )))

	.dataa(\mux5|out[3]~0_combout ),
	.datab(\banco_registers|Mux77~5_combout ),
	.datac(gnd),
	.datad(\banco_registers|Mux77~8_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux77~9_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux77~9 .lut_mask = 16'hDD88;
defparam \banco_registers|Mux77~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y42_N31
dffeas \banco_registers|registers[3][19] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\comb_7|out[19]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registers|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[3][19] .is_wysiwyg = "true";
defparam \banco_registers|registers[3][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y39_N25
dffeas \banco_registers|registers[1][19] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[1][19] .is_wysiwyg = "true";
defparam \banco_registers|registers[1][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N21
dffeas \banco_registers|registers[0][19] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[0][19] .is_wysiwyg = "true";
defparam \banco_registers|registers[0][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N20
cycloneive_lcell_comb \banco_registers|Mux76~6 (
// Equation(s):
// \banco_registers|Mux76~6_combout  = (\mux5|out[0]~2_combout  & ((\banco_registers|registers[1][19]~q ) # ((\mux5|out[1]~1_combout )))) # (!\mux5|out[0]~2_combout  & (((\banco_registers|registers[0][19]~q  & !\mux5|out[1]~1_combout ))))

	.dataa(\mux5|out[0]~2_combout ),
	.datab(\banco_registers|registers[1][19]~q ),
	.datac(\banco_registers|registers[0][19]~q ),
	.datad(\mux5|out[1]~1_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux76~6_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux76~6 .lut_mask = 16'hAAD8;
defparam \banco_registers|Mux76~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N19
dffeas \banco_registers|registers[2][19] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[2][19] .is_wysiwyg = "true";
defparam \banco_registers|registers[2][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N18
cycloneive_lcell_comb \banco_registers|Mux76~7 (
// Equation(s):
// \banco_registers|Mux76~7_combout  = (\banco_registers|Mux76~6_combout  & ((\banco_registers|registers[3][19]~q ) # ((!\mux5|out[1]~1_combout )))) # (!\banco_registers|Mux76~6_combout  & (((\banco_registers|registers[2][19]~q  & \mux5|out[1]~1_combout ))))

	.dataa(\banco_registers|registers[3][19]~q ),
	.datab(\banco_registers|Mux76~6_combout ),
	.datac(\banco_registers|registers[2][19]~q ),
	.datad(\mux5|out[1]~1_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux76~7_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux76~7 .lut_mask = 16'hB8CC;
defparam \banco_registers|Mux76~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N30
cycloneive_lcell_comb \banco_registers|Mux76~8 (
// Equation(s):
// \banco_registers|Mux76~8_combout  = (!\mux5|out[3]~0_combout  & \banco_registers|Mux76~7_combout )

	.dataa(gnd),
	.datab(\mux5|out[3]~0_combout ),
	.datac(gnd),
	.datad(\banco_registers|Mux76~7_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux76~8_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux76~8 .lut_mask = 16'h3300;
defparam \banco_registers|Mux76~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N13
dffeas \banco_registers|registers[28][19] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[28][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[28][19] .is_wysiwyg = "true";
defparam \banco_registers|registers[28][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N12
cycloneive_lcell_comb \banco_registers|Mux76~2 (
// Equation(s):
// \banco_registers|Mux76~2_combout  = (\banco_registers|Mux94~2_combout  & ((\banco_registers|registers[28][19]~q ) # (!\mux5|out[3]~0_combout )))

	.dataa(\mux5|out[3]~0_combout ),
	.datab(gnd),
	.datac(\banco_registers|registers[28][19]~q ),
	.datad(\banco_registers|Mux94~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux76~2_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux76~2 .lut_mask = 16'hF500;
defparam \banco_registers|Mux76~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N15
dffeas \banco_registers|registers[29][19] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[29][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[29][19] .is_wysiwyg = "true";
defparam \banco_registers|registers[29][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N14
cycloneive_lcell_comb \banco_registers|Mux76~1 (
// Equation(s):
// \banco_registers|Mux76~1_combout  = (\banco_registers|registers[29][19]~q  & ((\control_unit|Decoder0~0_combout  & (\mem_instru|Instruction [1])) # (!\control_unit|Decoder0~0_combout  & ((\mem_instru|Instruction [18])))))

	.dataa(\mem_instru|Instruction [1]),
	.datab(\control_unit|Decoder0~0_combout ),
	.datac(\banco_registers|registers[29][19]~q ),
	.datad(\mem_instru|Instruction [18]),
	.cin(gnd),
	.combout(\banco_registers|Mux76~1_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux76~1 .lut_mask = 16'hB080;
defparam \banco_registers|Mux76~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N24
cycloneive_lcell_comb \banco_registers|Mux76~3 (
// Equation(s):
// \banco_registers|Mux76~3_combout  = (\mux5|out[0]~2_combout  & ((\mux5|out[1]~1_combout ) # ((\banco_registers|Mux76~1_combout )))) # (!\mux5|out[0]~2_combout  & (!\mux5|out[1]~1_combout  & (\banco_registers|Mux76~2_combout )))

	.dataa(\mux5|out[0]~2_combout ),
	.datab(\mux5|out[1]~1_combout ),
	.datac(\banco_registers|Mux76~2_combout ),
	.datad(\banco_registers|Mux76~1_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux76~3_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux76~3 .lut_mask = 16'hBA98;
defparam \banco_registers|Mux76~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N15
dffeas \banco_registers|registers[30][19] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[30][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[30][19] .is_wysiwyg = "true";
defparam \banco_registers|registers[30][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N14
cycloneive_lcell_comb \banco_registers|Mux76~0 (
// Equation(s):
// \banco_registers|Mux76~0_combout  = (\banco_registers|Mux94~2_combout  & ((\banco_registers|registers[30][19]~q ) # (!\mux5|out[3]~0_combout )))

	.dataa(\mux5|out[3]~0_combout ),
	.datab(gnd),
	.datac(\banco_registers|registers[30][19]~q ),
	.datad(\banco_registers|Mux94~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux76~0_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux76~0 .lut_mask = 16'hF500;
defparam \banco_registers|Mux76~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N19
dffeas \banco_registers|registers[31][19] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[19]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[31][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[31][19] .is_wysiwyg = "true";
defparam \banco_registers|registers[31][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N18
cycloneive_lcell_comb \banco_registers|Mux76~4 (
// Equation(s):
// \banco_registers|Mux76~4_combout  = (\banco_registers|registers[31][19]~q  & ((\control_unit|Decoder0~0_combout  & (\mem_instru|Instruction [1])) # (!\control_unit|Decoder0~0_combout  & ((\mem_instru|Instruction [18])))))

	.dataa(\mem_instru|Instruction [1]),
	.datab(\control_unit|Decoder0~0_combout ),
	.datac(\banco_registers|registers[31][19]~q ),
	.datad(\mem_instru|Instruction [18]),
	.cin(gnd),
	.combout(\banco_registers|Mux76~4_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux76~4 .lut_mask = 16'hB080;
defparam \banco_registers|Mux76~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N20
cycloneive_lcell_comb \banco_registers|Mux76~5 (
// Equation(s):
// \banco_registers|Mux76~5_combout  = (\mux5|out[1]~1_combout  & ((\banco_registers|Mux76~3_combout  & ((\banco_registers|Mux76~4_combout ))) # (!\banco_registers|Mux76~3_combout  & (\banco_registers|Mux76~0_combout )))) # (!\mux5|out[1]~1_combout  & 
// (\banco_registers|Mux76~3_combout ))

	.dataa(\mux5|out[1]~1_combout ),
	.datab(\banco_registers|Mux76~3_combout ),
	.datac(\banco_registers|Mux76~0_combout ),
	.datad(\banco_registers|Mux76~4_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux76~5_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux76~5 .lut_mask = 16'hEC64;
defparam \banco_registers|Mux76~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N6
cycloneive_lcell_comb \banco_registers|Mux76~9 (
// Equation(s):
// \banco_registers|Mux76~9_combout  = (\mux5|out[3]~0_combout  & ((\banco_registers|Mux76~5_combout ))) # (!\mux5|out[3]~0_combout  & (\banco_registers|Mux76~8_combout ))

	.dataa(\banco_registers|Mux76~8_combout ),
	.datab(gnd),
	.datac(\mux5|out[3]~0_combout ),
	.datad(\banco_registers|Mux76~5_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux76~9_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux76~9 .lut_mask = 16'hFA0A;
defparam \banco_registers|Mux76~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y42_N31
dffeas \banco_registers|registers[3][20] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\comb_7|out[20]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registers|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[3][20] .is_wysiwyg = "true";
defparam \banco_registers|registers[3][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y39_N3
dffeas \banco_registers|registers[2][20] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[2][20] .is_wysiwyg = "true";
defparam \banco_registers|registers[2][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y39_N13
dffeas \banco_registers|registers[0][20] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[0][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[0][20] .is_wysiwyg = "true";
defparam \banco_registers|registers[0][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N12
cycloneive_lcell_comb \banco_registers|Mux75~6 (
// Equation(s):
// \banco_registers|Mux75~6_combout  = (\mux5|out[1]~1_combout  & ((\banco_registers|registers[2][20]~q ) # ((\mux5|out[0]~2_combout )))) # (!\mux5|out[1]~1_combout  & (((\banco_registers|registers[0][20]~q  & !\mux5|out[0]~2_combout ))))

	.dataa(\mux5|out[1]~1_combout ),
	.datab(\banco_registers|registers[2][20]~q ),
	.datac(\banco_registers|registers[0][20]~q ),
	.datad(\mux5|out[0]~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux75~6_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux75~6 .lut_mask = 16'hAAD8;
defparam \banco_registers|Mux75~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y42_N25
dffeas \banco_registers|registers[1][20] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[1][20] .is_wysiwyg = "true";
defparam \banco_registers|registers[1][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N24
cycloneive_lcell_comb \banco_registers|Mux75~7 (
// Equation(s):
// \banco_registers|Mux75~7_combout  = (\banco_registers|Mux75~6_combout  & ((\banco_registers|registers[3][20]~q ) # ((!\mux5|out[0]~2_combout )))) # (!\banco_registers|Mux75~6_combout  & (((\banco_registers|registers[1][20]~q  & \mux5|out[0]~2_combout ))))

	.dataa(\banco_registers|registers[3][20]~q ),
	.datab(\banco_registers|Mux75~6_combout ),
	.datac(\banco_registers|registers[1][20]~q ),
	.datad(\mux5|out[0]~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux75~7_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux75~7 .lut_mask = 16'hB8CC;
defparam \banco_registers|Mux75~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N16
cycloneive_lcell_comb \banco_registers|Mux75~8 (
// Equation(s):
// \banco_registers|Mux75~8_combout  = (!\mux5|out[3]~0_combout  & \banco_registers|Mux75~7_combout )

	.dataa(\mux5|out[3]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\banco_registers|Mux75~7_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux75~8_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux75~8 .lut_mask = 16'h5500;
defparam \banco_registers|Mux75~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y41_N27
dffeas \banco_registers|registers[29][20] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[29][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[29][20] .is_wysiwyg = "true";
defparam \banco_registers|registers[29][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N26
cycloneive_lcell_comb \banco_registers|Mux75~0 (
// Equation(s):
// \banco_registers|Mux75~0_combout  = (\banco_registers|Mux94~2_combout  & ((\banco_registers|registers[29][20]~q ) # (!\mux5|out[3]~0_combout )))

	.dataa(gnd),
	.datab(\mux5|out[3]~0_combout ),
	.datac(\banco_registers|registers[29][20]~q ),
	.datad(\banco_registers|Mux94~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux75~0_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux75~0 .lut_mask = 16'hF300;
defparam \banco_registers|Mux75~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y41_N21
dffeas \banco_registers|registers[31][20] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[31][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[31][20] .is_wysiwyg = "true";
defparam \banco_registers|registers[31][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N20
cycloneive_lcell_comb \banco_registers|Mux75~4 (
// Equation(s):
// \banco_registers|Mux75~4_combout  = (\banco_registers|Mux94~2_combout  & ((\banco_registers|registers[31][20]~q ) # (!\mux5|out[3]~0_combout )))

	.dataa(gnd),
	.datab(\mux5|out[3]~0_combout ),
	.datac(\banco_registers|registers[31][20]~q ),
	.datad(\banco_registers|Mux94~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux75~4_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux75~4 .lut_mask = 16'hF300;
defparam \banco_registers|Mux75~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y40_N11
dffeas \banco_registers|registers[30][20] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[30][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[30][20] .is_wysiwyg = "true";
defparam \banco_registers|registers[30][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N10
cycloneive_lcell_comb \banco_registers|Mux75~1 (
// Equation(s):
// \banco_registers|Mux75~1_combout  = (\banco_registers|registers[30][20]~q  & ((\control_unit|Decoder0~0_combout  & ((\mem_instru|Instruction [1]))) # (!\control_unit|Decoder0~0_combout  & (\mem_instru|Instruction [18]))))

	.dataa(\control_unit|Decoder0~0_combout ),
	.datab(\mem_instru|Instruction [18]),
	.datac(\banco_registers|registers[30][20]~q ),
	.datad(\mem_instru|Instruction [1]),
	.cin(gnd),
	.combout(\banco_registers|Mux75~1_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux75~1 .lut_mask = 16'hE040;
defparam \banco_registers|Mux75~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N5
dffeas \banco_registers|registers[28][20] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[20]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[28][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[28][20] .is_wysiwyg = "true";
defparam \banco_registers|registers[28][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N4
cycloneive_lcell_comb \banco_registers|Mux75~2 (
// Equation(s):
// \banco_registers|Mux75~2_combout  = (\banco_registers|registers[28][20]~q  & ((\control_unit|Decoder0~0_combout  & (\mem_instru|Instruction [1])) # (!\control_unit|Decoder0~0_combout  & ((\mem_instru|Instruction [18])))))

	.dataa(\mem_instru|Instruction [1]),
	.datab(\mem_instru|Instruction [18]),
	.datac(\banco_registers|registers[28][20]~q ),
	.datad(\control_unit|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux75~2_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux75~2 .lut_mask = 16'hA0C0;
defparam \banco_registers|Mux75~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N28
cycloneive_lcell_comb \banco_registers|Mux75~3 (
// Equation(s):
// \banco_registers|Mux75~3_combout  = (\mux5|out[1]~1_combout  & ((\banco_registers|Mux75~1_combout ) # ((\mux5|out[0]~2_combout )))) # (!\mux5|out[1]~1_combout  & (((!\mux5|out[0]~2_combout  & \banco_registers|Mux75~2_combout ))))

	.dataa(\mux5|out[1]~1_combout ),
	.datab(\banco_registers|Mux75~1_combout ),
	.datac(\mux5|out[0]~2_combout ),
	.datad(\banco_registers|Mux75~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux75~3_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux75~3 .lut_mask = 16'hADA8;
defparam \banco_registers|Mux75~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N10
cycloneive_lcell_comb \banco_registers|Mux75~5 (
// Equation(s):
// \banco_registers|Mux75~5_combout  = (\mux5|out[0]~2_combout  & ((\banco_registers|Mux75~3_combout  & ((\banco_registers|Mux75~4_combout ))) # (!\banco_registers|Mux75~3_combout  & (\banco_registers|Mux75~0_combout )))) # (!\mux5|out[0]~2_combout  & 
// (((\banco_registers|Mux75~3_combout ))))

	.dataa(\banco_registers|Mux75~0_combout ),
	.datab(\banco_registers|Mux75~4_combout ),
	.datac(\mux5|out[0]~2_combout ),
	.datad(\banco_registers|Mux75~3_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux75~5_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux75~5 .lut_mask = 16'hCFA0;
defparam \banco_registers|Mux75~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N0
cycloneive_lcell_comb \banco_registers|Mux75~9 (
// Equation(s):
// \banco_registers|Mux75~9_combout  = (\mux5|out[3]~0_combout  & ((\banco_registers|Mux75~5_combout ))) # (!\mux5|out[3]~0_combout  & (\banco_registers|Mux75~8_combout ))

	.dataa(\mux5|out[3]~0_combout ),
	.datab(\banco_registers|Mux75~8_combout ),
	.datac(gnd),
	.datad(\banco_registers|Mux75~5_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux75~9_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux75~9 .lut_mask = 16'hEE44;
defparam \banco_registers|Mux75~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y39_N31
dffeas \banco_registers|registers[0][21] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[21]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[0][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[0][21] .is_wysiwyg = "true";
defparam \banco_registers|registers[0][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N12
cycloneive_lcell_comb \banco_registers|registers[1][21]~feeder (
// Equation(s):
// \banco_registers|registers[1][21]~feeder_combout  = \comb_7|out[21]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_7|out[21]~21_combout ),
	.cin(gnd),
	.combout(\banco_registers|registers[1][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|registers[1][21]~feeder .lut_mask = 16'hFF00;
defparam \banco_registers|registers[1][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N13
dffeas \banco_registers|registers[1][21] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\banco_registers|registers[1][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registers|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[1][21] .is_wysiwyg = "true";
defparam \banco_registers|registers[1][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N30
cycloneive_lcell_comb \banco_registers|Mux74~6 (
// Equation(s):
// \banco_registers|Mux74~6_combout  = (\mux5|out[1]~1_combout  & (\mux5|out[0]~2_combout )) # (!\mux5|out[1]~1_combout  & ((\mux5|out[0]~2_combout  & ((\banco_registers|registers[1][21]~q ))) # (!\mux5|out[0]~2_combout  & 
// (\banco_registers|registers[0][21]~q ))))

	.dataa(\mux5|out[1]~1_combout ),
	.datab(\mux5|out[0]~2_combout ),
	.datac(\banco_registers|registers[0][21]~q ),
	.datad(\banco_registers|registers[1][21]~q ),
	.cin(gnd),
	.combout(\banco_registers|Mux74~6_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux74~6 .lut_mask = 16'hDC98;
defparam \banco_registers|Mux74~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y42_N9
dffeas \banco_registers|registers[3][21] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\comb_7|out[21]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registers|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[3][21] .is_wysiwyg = "true";
defparam \banco_registers|registers[3][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y38_N17
dffeas \banco_registers|registers[2][21] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[21]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[2][21] .is_wysiwyg = "true";
defparam \banco_registers|registers[2][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N16
cycloneive_lcell_comb \banco_registers|Mux74~7 (
// Equation(s):
// \banco_registers|Mux74~7_combout  = (\banco_registers|Mux74~6_combout  & ((\banco_registers|registers[3][21]~q ) # ((!\mux5|out[1]~1_combout )))) # (!\banco_registers|Mux74~6_combout  & (((\banco_registers|registers[2][21]~q  & \mux5|out[1]~1_combout ))))

	.dataa(\banco_registers|Mux74~6_combout ),
	.datab(\banco_registers|registers[3][21]~q ),
	.datac(\banco_registers|registers[2][21]~q ),
	.datad(\mux5|out[1]~1_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux74~7_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux74~7 .lut_mask = 16'hD8AA;
defparam \banco_registers|Mux74~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N18
cycloneive_lcell_comb \banco_registers|Mux74~8 (
// Equation(s):
// \banco_registers|Mux74~8_combout  = (!\mux5|out[3]~0_combout  & \banco_registers|Mux74~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux5|out[3]~0_combout ),
	.datad(\banco_registers|Mux74~7_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux74~8_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux74~8 .lut_mask = 16'h0F00;
defparam \banco_registers|Mux74~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N15
dffeas \banco_registers|registers[31][21] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[21]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[31][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[31][21] .is_wysiwyg = "true";
defparam \banco_registers|registers[31][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N14
cycloneive_lcell_comb \banco_registers|Mux74~4 (
// Equation(s):
// \banco_registers|Mux74~4_combout  = (\banco_registers|registers[31][21]~q  & ((\control_unit|Decoder0~0_combout  & (\mem_instru|Instruction [1])) # (!\control_unit|Decoder0~0_combout  & ((\mem_instru|Instruction [18])))))

	.dataa(\control_unit|Decoder0~0_combout ),
	.datab(\mem_instru|Instruction [1]),
	.datac(\banco_registers|registers[31][21]~q ),
	.datad(\mem_instru|Instruction [18]),
	.cin(gnd),
	.combout(\banco_registers|Mux74~4_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux74~4 .lut_mask = 16'hD080;
defparam \banco_registers|Mux74~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N27
dffeas \banco_registers|registers[30][21] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[21]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[30][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[30][21] .is_wysiwyg = "true";
defparam \banco_registers|registers[30][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N26
cycloneive_lcell_comb \banco_registers|Mux74~0 (
// Equation(s):
// \banco_registers|Mux74~0_combout  = (\banco_registers|Mux94~2_combout  & ((\banco_registers|registers[30][21]~q ) # (!\mux5|out[3]~0_combout )))

	.dataa(\mux5|out[3]~0_combout ),
	.datab(gnd),
	.datac(\banco_registers|registers[30][21]~q ),
	.datad(\banco_registers|Mux94~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux74~0_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux74~0 .lut_mask = 16'hF500;
defparam \banco_registers|Mux74~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N17
dffeas \banco_registers|registers[29][21] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[21]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[29][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[29][21] .is_wysiwyg = "true";
defparam \banco_registers|registers[29][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N16
cycloneive_lcell_comb \banco_registers|Mux74~1 (
// Equation(s):
// \banco_registers|Mux74~1_combout  = (\banco_registers|registers[29][21]~q  & ((\control_unit|Decoder0~0_combout  & (\mem_instru|Instruction [1])) # (!\control_unit|Decoder0~0_combout  & ((\mem_instru|Instruction [18])))))

	.dataa(\mem_instru|Instruction [1]),
	.datab(\control_unit|Decoder0~0_combout ),
	.datac(\banco_registers|registers[29][21]~q ),
	.datad(\mem_instru|Instruction [18]),
	.cin(gnd),
	.combout(\banco_registers|Mux74~1_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux74~1 .lut_mask = 16'hB080;
defparam \banco_registers|Mux74~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N23
dffeas \banco_registers|registers[28][21] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[21]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[28][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[28][21] .is_wysiwyg = "true";
defparam \banco_registers|registers[28][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N22
cycloneive_lcell_comb \banco_registers|Mux74~2 (
// Equation(s):
// \banco_registers|Mux74~2_combout  = (\banco_registers|Mux94~2_combout  & ((\banco_registers|registers[28][21]~q ) # (!\mux5|out[3]~0_combout )))

	.dataa(\mux5|out[3]~0_combout ),
	.datab(gnd),
	.datac(\banco_registers|registers[28][21]~q ),
	.datad(\banco_registers|Mux94~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux74~2_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux74~2 .lut_mask = 16'hF500;
defparam \banco_registers|Mux74~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N12
cycloneive_lcell_comb \banco_registers|Mux74~3 (
// Equation(s):
// \banco_registers|Mux74~3_combout  = (\mux5|out[1]~1_combout  & (((\mux5|out[0]~2_combout )))) # (!\mux5|out[1]~1_combout  & ((\mux5|out[0]~2_combout  & (\banco_registers|Mux74~1_combout )) # (!\mux5|out[0]~2_combout  & ((\banco_registers|Mux74~2_combout 
// )))))

	.dataa(\mux5|out[1]~1_combout ),
	.datab(\banco_registers|Mux74~1_combout ),
	.datac(\mux5|out[0]~2_combout ),
	.datad(\banco_registers|Mux74~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux74~3_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux74~3 .lut_mask = 16'hE5E0;
defparam \banco_registers|Mux74~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N14
cycloneive_lcell_comb \banco_registers|Mux74~5 (
// Equation(s):
// \banco_registers|Mux74~5_combout  = (\mux5|out[1]~1_combout  & ((\banco_registers|Mux74~3_combout  & (\banco_registers|Mux74~4_combout )) # (!\banco_registers|Mux74~3_combout  & ((\banco_registers|Mux74~0_combout ))))) # (!\mux5|out[1]~1_combout  & 
// (((\banco_registers|Mux74~3_combout ))))

	.dataa(\mux5|out[1]~1_combout ),
	.datab(\banco_registers|Mux74~4_combout ),
	.datac(\banco_registers|Mux74~0_combout ),
	.datad(\banco_registers|Mux74~3_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux74~5_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux74~5 .lut_mask = 16'hDDA0;
defparam \banco_registers|Mux74~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N28
cycloneive_lcell_comb \banco_registers|Mux74~9 (
// Equation(s):
// \banco_registers|Mux74~9_combout  = (\mux5|out[3]~0_combout  & ((\banco_registers|Mux74~5_combout ))) # (!\mux5|out[3]~0_combout  & (\banco_registers|Mux74~8_combout ))

	.dataa(\mux5|out[3]~0_combout ),
	.datab(\banco_registers|Mux74~8_combout ),
	.datac(\banco_registers|Mux74~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco_registers|Mux74~9_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux74~9 .lut_mask = 16'hE4E4;
defparam \banco_registers|Mux74~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y39_N1
dffeas \banco_registers|registers[2][22] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[2][22] .is_wysiwyg = "true";
defparam \banco_registers|registers[2][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y39_N11
dffeas \banco_registers|registers[0][22] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[0][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[0][22] .is_wysiwyg = "true";
defparam \banco_registers|registers[0][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N10
cycloneive_lcell_comb \banco_registers|Mux73~6 (
// Equation(s):
// \banco_registers|Mux73~6_combout  = (\mux5|out[1]~1_combout  & ((\banco_registers|registers[2][22]~q ) # ((\mux5|out[0]~2_combout )))) # (!\mux5|out[1]~1_combout  & (((\banco_registers|registers[0][22]~q  & !\mux5|out[0]~2_combout ))))

	.dataa(\mux5|out[1]~1_combout ),
	.datab(\banco_registers|registers[2][22]~q ),
	.datac(\banco_registers|registers[0][22]~q ),
	.datad(\mux5|out[0]~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux73~6_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux73~6 .lut_mask = 16'hAAD8;
defparam \banco_registers|Mux73~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y42_N11
dffeas \banco_registers|registers[3][22] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\comb_7|out[22]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registers|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[3][22] .is_wysiwyg = "true";
defparam \banco_registers|registers[3][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y42_N19
dffeas \banco_registers|registers[1][22] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[1][22] .is_wysiwyg = "true";
defparam \banco_registers|registers[1][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N18
cycloneive_lcell_comb \banco_registers|Mux73~7 (
// Equation(s):
// \banco_registers|Mux73~7_combout  = (\banco_registers|Mux73~6_combout  & ((\banco_registers|registers[3][22]~q ) # ((!\mux5|out[0]~2_combout )))) # (!\banco_registers|Mux73~6_combout  & (((\banco_registers|registers[1][22]~q  & \mux5|out[0]~2_combout ))))

	.dataa(\banco_registers|Mux73~6_combout ),
	.datab(\banco_registers|registers[3][22]~q ),
	.datac(\banco_registers|registers[1][22]~q ),
	.datad(\mux5|out[0]~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux73~7_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux73~7 .lut_mask = 16'hD8AA;
defparam \banco_registers|Mux73~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N6
cycloneive_lcell_comb \banco_registers|Mux73~8 (
// Equation(s):
// \banco_registers|Mux73~8_combout  = (!\mux5|out[3]~0_combout  & \banco_registers|Mux73~7_combout )

	.dataa(gnd),
	.datab(\mux5|out[3]~0_combout ),
	.datac(\banco_registers|Mux73~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco_registers|Mux73~8_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux73~8 .lut_mask = 16'h3030;
defparam \banco_registers|Mux73~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N27
dffeas \banco_registers|registers[29][22] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[29][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[29][22] .is_wysiwyg = "true";
defparam \banco_registers|registers[29][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N26
cycloneive_lcell_comb \banco_registers|Mux73~0 (
// Equation(s):
// \banco_registers|Mux73~0_combout  = (\banco_registers|Mux94~2_combout  & ((\banco_registers|registers[29][22]~q ) # (!\mux5|out[3]~0_combout )))

	.dataa(\mux5|out[3]~0_combout ),
	.datab(gnd),
	.datac(\banco_registers|registers[29][22]~q ),
	.datad(\banco_registers|Mux94~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux73~0_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux73~0 .lut_mask = 16'hF500;
defparam \banco_registers|Mux73~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y41_N23
dffeas \banco_registers|registers[31][22] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[31][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[31][22] .is_wysiwyg = "true";
defparam \banco_registers|registers[31][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N22
cycloneive_lcell_comb \banco_registers|Mux73~4 (
// Equation(s):
// \banco_registers|Mux73~4_combout  = (\banco_registers|Mux94~2_combout  & ((\banco_registers|registers[31][22]~q ) # (!\mux5|out[3]~0_combout )))

	.dataa(gnd),
	.datab(\mux5|out[3]~0_combout ),
	.datac(\banco_registers|registers[31][22]~q ),
	.datad(\banco_registers|Mux94~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux73~4_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux73~4 .lut_mask = 16'hF300;
defparam \banco_registers|Mux73~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N21
dffeas \banco_registers|registers[28][22] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[28][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[28][22] .is_wysiwyg = "true";
defparam \banco_registers|registers[28][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N20
cycloneive_lcell_comb \banco_registers|Mux73~2 (
// Equation(s):
// \banco_registers|Mux73~2_combout  = (\banco_registers|registers[28][22]~q  & ((\control_unit|Decoder0~0_combout  & ((\mem_instru|Instruction [1]))) # (!\control_unit|Decoder0~0_combout  & (\mem_instru|Instruction [18]))))

	.dataa(\mem_instru|Instruction [18]),
	.datab(\mem_instru|Instruction [1]),
	.datac(\banco_registers|registers[28][22]~q ),
	.datad(\control_unit|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux73~2_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux73~2 .lut_mask = 16'hC0A0;
defparam \banco_registers|Mux73~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y40_N13
dffeas \banco_registers|registers[30][22] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[22]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[30][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[30][22] .is_wysiwyg = "true";
defparam \banco_registers|registers[30][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N12
cycloneive_lcell_comb \banco_registers|Mux73~1 (
// Equation(s):
// \banco_registers|Mux73~1_combout  = (\banco_registers|registers[30][22]~q  & ((\control_unit|Decoder0~0_combout  & ((\mem_instru|Instruction [1]))) # (!\control_unit|Decoder0~0_combout  & (\mem_instru|Instruction [18]))))

	.dataa(\control_unit|Decoder0~0_combout ),
	.datab(\mem_instru|Instruction [18]),
	.datac(\banco_registers|registers[30][22]~q ),
	.datad(\mem_instru|Instruction [1]),
	.cin(gnd),
	.combout(\banco_registers|Mux73~1_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux73~1 .lut_mask = 16'hE040;
defparam \banco_registers|Mux73~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N6
cycloneive_lcell_comb \banco_registers|Mux73~3 (
// Equation(s):
// \banco_registers|Mux73~3_combout  = (\mux5|out[0]~2_combout  & (((\mux5|out[1]~1_combout )))) # (!\mux5|out[0]~2_combout  & ((\mux5|out[1]~1_combout  & ((\banco_registers|Mux73~1_combout ))) # (!\mux5|out[1]~1_combout  & (\banco_registers|Mux73~2_combout 
// ))))

	.dataa(\mux5|out[0]~2_combout ),
	.datab(\banco_registers|Mux73~2_combout ),
	.datac(\mux5|out[1]~1_combout ),
	.datad(\banco_registers|Mux73~1_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux73~3_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux73~3 .lut_mask = 16'hF4A4;
defparam \banco_registers|Mux73~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N24
cycloneive_lcell_comb \banco_registers|Mux73~5 (
// Equation(s):
// \banco_registers|Mux73~5_combout  = (\mux5|out[0]~2_combout  & ((\banco_registers|Mux73~3_combout  & ((\banco_registers|Mux73~4_combout ))) # (!\banco_registers|Mux73~3_combout  & (\banco_registers|Mux73~0_combout )))) # (!\mux5|out[0]~2_combout  & 
// (((\banco_registers|Mux73~3_combout ))))

	.dataa(\mux5|out[0]~2_combout ),
	.datab(\banco_registers|Mux73~0_combout ),
	.datac(\banco_registers|Mux73~4_combout ),
	.datad(\banco_registers|Mux73~3_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux73~5_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux73~5 .lut_mask = 16'hF588;
defparam \banco_registers|Mux73~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N16
cycloneive_lcell_comb \banco_registers|Mux73~9 (
// Equation(s):
// \banco_registers|Mux73~9_combout  = (\mux5|out[3]~0_combout  & ((\banco_registers|Mux73~5_combout ))) # (!\mux5|out[3]~0_combout  & (\banco_registers|Mux73~8_combout ))

	.dataa(\banco_registers|Mux73~8_combout ),
	.datab(\mux5|out[3]~0_combout ),
	.datac(gnd),
	.datad(\banco_registers|Mux73~5_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux73~9_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux73~9 .lut_mask = 16'hEE22;
defparam \banco_registers|Mux73~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N0
cycloneive_lcell_comb \banco_registers|registers[1][23]~feeder (
// Equation(s):
// \banco_registers|registers[1][23]~feeder_combout  = \comb_7|out[23]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_7|out[23]~23_combout ),
	.cin(gnd),
	.combout(\banco_registers|registers[1][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|registers[1][23]~feeder .lut_mask = 16'hFF00;
defparam \banco_registers|registers[1][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y40_N1
dffeas \banco_registers|registers[1][23] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\banco_registers|registers[1][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registers|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[1][23] .is_wysiwyg = "true";
defparam \banco_registers|registers[1][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y39_N19
dffeas \banco_registers|registers[0][23] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[0][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[0][23] .is_wysiwyg = "true";
defparam \banco_registers|registers[0][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N18
cycloneive_lcell_comb \banco_registers|Mux72~6 (
// Equation(s):
// \banco_registers|Mux72~6_combout  = (\mux5|out[1]~1_combout  & (((\mux5|out[0]~2_combout )))) # (!\mux5|out[1]~1_combout  & ((\mux5|out[0]~2_combout  & (\banco_registers|registers[1][23]~q )) # (!\mux5|out[0]~2_combout  & 
// ((\banco_registers|registers[0][23]~q )))))

	.dataa(\mux5|out[1]~1_combout ),
	.datab(\banco_registers|registers[1][23]~q ),
	.datac(\banco_registers|registers[0][23]~q ),
	.datad(\mux5|out[0]~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux72~6_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux72~6 .lut_mask = 16'hEE50;
defparam \banco_registers|Mux72~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y39_N25
dffeas \banco_registers|registers[2][23] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[2][23] .is_wysiwyg = "true";
defparam \banco_registers|registers[2][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y39_N9
dffeas \banco_registers|registers[3][23] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\comb_7|out[23]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registers|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[3][23] .is_wysiwyg = "true";
defparam \banco_registers|registers[3][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N24
cycloneive_lcell_comb \banco_registers|Mux72~7 (
// Equation(s):
// \banco_registers|Mux72~7_combout  = (\mux5|out[1]~1_combout  & ((\banco_registers|Mux72~6_combout  & ((\banco_registers|registers[3][23]~q ))) # (!\banco_registers|Mux72~6_combout  & (\banco_registers|registers[2][23]~q )))) # (!\mux5|out[1]~1_combout  & 
// (\banco_registers|Mux72~6_combout ))

	.dataa(\mux5|out[1]~1_combout ),
	.datab(\banco_registers|Mux72~6_combout ),
	.datac(\banco_registers|registers[2][23]~q ),
	.datad(\banco_registers|registers[3][23]~q ),
	.cin(gnd),
	.combout(\banco_registers|Mux72~7_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux72~7 .lut_mask = 16'hEC64;
defparam \banco_registers|Mux72~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N28
cycloneive_lcell_comb \banco_registers|Mux72~8 (
// Equation(s):
// \banco_registers|Mux72~8_combout  = (!\mux5|out[3]~0_combout  & \banco_registers|Mux72~7_combout )

	.dataa(\mux5|out[3]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\banco_registers|Mux72~7_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux72~8_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux72~8 .lut_mask = 16'h5500;
defparam \banco_registers|Mux72~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N3
dffeas \banco_registers|registers[29][23] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[29][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[29][23] .is_wysiwyg = "true";
defparam \banco_registers|registers[29][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N2
cycloneive_lcell_comb \banco_registers|Mux72~1 (
// Equation(s):
// \banco_registers|Mux72~1_combout  = (\banco_registers|registers[29][23]~q  & ((\control_unit|Decoder0~0_combout  & (\mem_instru|Instruction [1])) # (!\control_unit|Decoder0~0_combout  & ((\mem_instru|Instruction [18])))))

	.dataa(\mem_instru|Instruction [1]),
	.datab(\control_unit|Decoder0~0_combout ),
	.datac(\banco_registers|registers[29][23]~q ),
	.datad(\mem_instru|Instruction [18]),
	.cin(gnd),
	.combout(\banco_registers|Mux72~1_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux72~1 .lut_mask = 16'hB080;
defparam \banco_registers|Mux72~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N25
dffeas \banco_registers|registers[28][23] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[28][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[28][23] .is_wysiwyg = "true";
defparam \banco_registers|registers[28][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N24
cycloneive_lcell_comb \banco_registers|Mux72~2 (
// Equation(s):
// \banco_registers|Mux72~2_combout  = (\banco_registers|Mux94~2_combout  & ((\banco_registers|registers[28][23]~q ) # (!\mux5|out[3]~0_combout )))

	.dataa(\mux5|out[3]~0_combout ),
	.datab(gnd),
	.datac(\banco_registers|registers[28][23]~q ),
	.datad(\banco_registers|Mux94~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux72~2_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux72~2 .lut_mask = 16'hF500;
defparam \banco_registers|Mux72~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N8
cycloneive_lcell_comb \banco_registers|Mux72~3 (
// Equation(s):
// \banco_registers|Mux72~3_combout  = (\mux5|out[0]~2_combout  & ((\banco_registers|Mux72~1_combout ) # ((\mux5|out[1]~1_combout )))) # (!\mux5|out[0]~2_combout  & (((\banco_registers|Mux72~2_combout  & !\mux5|out[1]~1_combout ))))

	.dataa(\banco_registers|Mux72~1_combout ),
	.datab(\banco_registers|Mux72~2_combout ),
	.datac(\mux5|out[0]~2_combout ),
	.datad(\mux5|out[1]~1_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux72~3_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux72~3 .lut_mask = 16'hF0AC;
defparam \banco_registers|Mux72~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N17
dffeas \banco_registers|registers[31][23] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[31][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[31][23] .is_wysiwyg = "true";
defparam \banco_registers|registers[31][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N16
cycloneive_lcell_comb \banco_registers|Mux72~4 (
// Equation(s):
// \banco_registers|Mux72~4_combout  = (\banco_registers|registers[31][23]~q  & ((\control_unit|Decoder0~0_combout  & (\mem_instru|Instruction [1])) # (!\control_unit|Decoder0~0_combout  & ((\mem_instru|Instruction [18])))))

	.dataa(\control_unit|Decoder0~0_combout ),
	.datab(\mem_instru|Instruction [1]),
	.datac(\banco_registers|registers[31][23]~q ),
	.datad(\mem_instru|Instruction [18]),
	.cin(gnd),
	.combout(\banco_registers|Mux72~4_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux72~4 .lut_mask = 16'hD080;
defparam \banco_registers|Mux72~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N7
dffeas \banco_registers|registers[30][23] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[23]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[30][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[30][23] .is_wysiwyg = "true";
defparam \banco_registers|registers[30][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N6
cycloneive_lcell_comb \banco_registers|Mux72~0 (
// Equation(s):
// \banco_registers|Mux72~0_combout  = (\banco_registers|Mux94~2_combout  & ((\banco_registers|registers[30][23]~q ) # (!\mux5|out[3]~0_combout )))

	.dataa(\mux5|out[3]~0_combout ),
	.datab(gnd),
	.datac(\banco_registers|registers[30][23]~q ),
	.datad(\banco_registers|Mux94~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux72~0_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux72~0 .lut_mask = 16'hF500;
defparam \banco_registers|Mux72~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N2
cycloneive_lcell_comb \banco_registers|Mux72~5 (
// Equation(s):
// \banco_registers|Mux72~5_combout  = (\mux5|out[1]~1_combout  & ((\banco_registers|Mux72~3_combout  & (\banco_registers|Mux72~4_combout )) # (!\banco_registers|Mux72~3_combout  & ((\banco_registers|Mux72~0_combout ))))) # (!\mux5|out[1]~1_combout  & 
// (\banco_registers|Mux72~3_combout ))

	.dataa(\mux5|out[1]~1_combout ),
	.datab(\banco_registers|Mux72~3_combout ),
	.datac(\banco_registers|Mux72~4_combout ),
	.datad(\banco_registers|Mux72~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux72~5_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux72~5 .lut_mask = 16'hE6C4;
defparam \banco_registers|Mux72~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N20
cycloneive_lcell_comb \banco_registers|Mux72~9 (
// Equation(s):
// \banco_registers|Mux72~9_combout  = (\mux5|out[3]~0_combout  & ((\banco_registers|Mux72~5_combout ))) # (!\mux5|out[3]~0_combout  & (\banco_registers|Mux72~8_combout ))

	.dataa(\mux5|out[3]~0_combout ),
	.datab(\banco_registers|Mux72~8_combout ),
	.datac(gnd),
	.datad(\banco_registers|Mux72~5_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux72~9_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux72~9 .lut_mask = 16'hEE44;
defparam \banco_registers|Mux72~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N27
dffeas \banco_registers|registers[31][24] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[24]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[31][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[31][24] .is_wysiwyg = "true";
defparam \banco_registers|registers[31][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N26
cycloneive_lcell_comb \banco_registers|Mux71~4 (
// Equation(s):
// \banco_registers|Mux71~4_combout  = (\banco_registers|Mux94~2_combout  & ((\banco_registers|registers[31][24]~q ) # (!\mux5|out[3]~0_combout )))

	.dataa(\mux5|out[3]~0_combout ),
	.datab(gnd),
	.datac(\banco_registers|registers[31][24]~q ),
	.datad(\banco_registers|Mux94~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux71~4_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux71~4 .lut_mask = 16'hF500;
defparam \banco_registers|Mux71~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N29
dffeas \banco_registers|registers[28][24] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[24]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[28][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[28][24] .is_wysiwyg = "true";
defparam \banco_registers|registers[28][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N28
cycloneive_lcell_comb \banco_registers|Mux71~2 (
// Equation(s):
// \banco_registers|Mux71~2_combout  = (\banco_registers|registers[28][24]~q  & ((\control_unit|Decoder0~0_combout  & ((\mem_instru|Instruction [1]))) # (!\control_unit|Decoder0~0_combout  & (\mem_instru|Instruction [18]))))

	.dataa(\mem_instru|Instruction [18]),
	.datab(\mem_instru|Instruction [1]),
	.datac(\banco_registers|registers[28][24]~q ),
	.datad(\control_unit|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux71~2_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux71~2 .lut_mask = 16'hC0A0;
defparam \banco_registers|Mux71~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y40_N15
dffeas \banco_registers|registers[30][24] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[24]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[30][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[30][24] .is_wysiwyg = "true";
defparam \banco_registers|registers[30][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N14
cycloneive_lcell_comb \banco_registers|Mux71~1 (
// Equation(s):
// \banco_registers|Mux71~1_combout  = (\banco_registers|registers[30][24]~q  & ((\control_unit|Decoder0~0_combout  & ((\mem_instru|Instruction [1]))) # (!\control_unit|Decoder0~0_combout  & (\mem_instru|Instruction [18]))))

	.dataa(\control_unit|Decoder0~0_combout ),
	.datab(\mem_instru|Instruction [18]),
	.datac(\banco_registers|registers[30][24]~q ),
	.datad(\mem_instru|Instruction [1]),
	.cin(gnd),
	.combout(\banco_registers|Mux71~1_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux71~1 .lut_mask = 16'hE040;
defparam \banco_registers|Mux71~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N30
cycloneive_lcell_comb \banco_registers|Mux71~3 (
// Equation(s):
// \banco_registers|Mux71~3_combout  = (\mux5|out[0]~2_combout  & (((\mux5|out[1]~1_combout )))) # (!\mux5|out[0]~2_combout  & ((\mux5|out[1]~1_combout  & ((\banco_registers|Mux71~1_combout ))) # (!\mux5|out[1]~1_combout  & (\banco_registers|Mux71~2_combout 
// ))))

	.dataa(\mux5|out[0]~2_combout ),
	.datab(\banco_registers|Mux71~2_combout ),
	.datac(\mux5|out[1]~1_combout ),
	.datad(\banco_registers|Mux71~1_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux71~3_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux71~3 .lut_mask = 16'hF4A4;
defparam \banco_registers|Mux71~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N19
dffeas \banco_registers|registers[29][24] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[24]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[29][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[29][24] .is_wysiwyg = "true";
defparam \banco_registers|registers[29][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N18
cycloneive_lcell_comb \banco_registers|Mux71~0 (
// Equation(s):
// \banco_registers|Mux71~0_combout  = (\banco_registers|Mux94~2_combout  & ((\banco_registers|registers[29][24]~q ) # (!\mux5|out[3]~0_combout )))

	.dataa(\mux5|out[3]~0_combout ),
	.datab(gnd),
	.datac(\banco_registers|registers[29][24]~q ),
	.datad(\banco_registers|Mux94~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux71~0_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux71~0 .lut_mask = 16'hF500;
defparam \banco_registers|Mux71~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N8
cycloneive_lcell_comb \banco_registers|Mux71~5 (
// Equation(s):
// \banco_registers|Mux71~5_combout  = (\mux5|out[0]~2_combout  & ((\banco_registers|Mux71~3_combout  & (\banco_registers|Mux71~4_combout )) # (!\banco_registers|Mux71~3_combout  & ((\banco_registers|Mux71~0_combout ))))) # (!\mux5|out[0]~2_combout  & 
// (((\banco_registers|Mux71~3_combout ))))

	.dataa(\mux5|out[0]~2_combout ),
	.datab(\banco_registers|Mux71~4_combout ),
	.datac(\banco_registers|Mux71~3_combout ),
	.datad(\banco_registers|Mux71~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux71~5_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux71~5 .lut_mask = 16'hDAD0;
defparam \banco_registers|Mux71~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y39_N5
dffeas \banco_registers|registers[2][24] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[24]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[2][24] .is_wysiwyg = "true";
defparam \banco_registers|registers[2][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y39_N23
dffeas \banco_registers|registers[0][24] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[24]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[0][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[0][24] .is_wysiwyg = "true";
defparam \banco_registers|registers[0][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N22
cycloneive_lcell_comb \banco_registers|Mux71~6 (
// Equation(s):
// \banco_registers|Mux71~6_combout  = (\mux5|out[1]~1_combout  & ((\banco_registers|registers[2][24]~q ) # ((\mux5|out[0]~2_combout )))) # (!\mux5|out[1]~1_combout  & (((\banco_registers|registers[0][24]~q  & !\mux5|out[0]~2_combout ))))

	.dataa(\mux5|out[1]~1_combout ),
	.datab(\banco_registers|registers[2][24]~q ),
	.datac(\banco_registers|registers[0][24]~q ),
	.datad(\mux5|out[0]~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux71~6_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux71~6 .lut_mask = 16'hAAD8;
defparam \banco_registers|Mux71~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N11
dffeas \banco_registers|registers[3][24] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\comb_7|out[24]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registers|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[3][24] .is_wysiwyg = "true";
defparam \banco_registers|registers[3][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y40_N19
dffeas \banco_registers|registers[1][24] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[24]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[1][24] .is_wysiwyg = "true";
defparam \banco_registers|registers[1][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N18
cycloneive_lcell_comb \banco_registers|Mux71~7 (
// Equation(s):
// \banco_registers|Mux71~7_combout  = (\banco_registers|Mux71~6_combout  & ((\banco_registers|registers[3][24]~q ) # ((!\mux5|out[0]~2_combout )))) # (!\banco_registers|Mux71~6_combout  & (((\banco_registers|registers[1][24]~q  & \mux5|out[0]~2_combout ))))

	.dataa(\banco_registers|Mux71~6_combout ),
	.datab(\banco_registers|registers[3][24]~q ),
	.datac(\banco_registers|registers[1][24]~q ),
	.datad(\mux5|out[0]~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux71~7_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux71~7 .lut_mask = 16'hD8AA;
defparam \banco_registers|Mux71~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N24
cycloneive_lcell_comb \banco_registers|Mux71~8 (
// Equation(s):
// \banco_registers|Mux71~8_combout  = (!\mux5|out[3]~0_combout  & \banco_registers|Mux71~7_combout )

	.dataa(\mux5|out[3]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\banco_registers|Mux71~7_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux71~8_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux71~8 .lut_mask = 16'h5500;
defparam \banco_registers|Mux71~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N10
cycloneive_lcell_comb \banco_registers|Mux71~9 (
// Equation(s):
// \banco_registers|Mux71~9_combout  = (\mux5|out[3]~0_combout  & (\banco_registers|Mux71~5_combout )) # (!\mux5|out[3]~0_combout  & ((\banco_registers|Mux71~8_combout )))

	.dataa(gnd),
	.datab(\banco_registers|Mux71~5_combout ),
	.datac(\mux5|out[3]~0_combout ),
	.datad(\banco_registers|Mux71~8_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux71~9_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux71~9 .lut_mask = 16'hCFC0;
defparam \banco_registers|Mux71~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y40_N31
dffeas \banco_registers|registers[1][25] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[25]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[1][25] .is_wysiwyg = "true";
defparam \banco_registers|registers[1][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y39_N17
dffeas \banco_registers|registers[0][25] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[25]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[0][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[0][25] .is_wysiwyg = "true";
defparam \banco_registers|registers[0][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N16
cycloneive_lcell_comb \banco_registers|Mux70~6 (
// Equation(s):
// \banco_registers|Mux70~6_combout  = (\mux5|out[1]~1_combout  & (((\mux5|out[0]~2_combout )))) # (!\mux5|out[1]~1_combout  & ((\mux5|out[0]~2_combout  & (\banco_registers|registers[1][25]~q )) # (!\mux5|out[0]~2_combout  & 
// ((\banco_registers|registers[0][25]~q )))))

	.dataa(\mux5|out[1]~1_combout ),
	.datab(\banco_registers|registers[1][25]~q ),
	.datac(\banco_registers|registers[0][25]~q ),
	.datad(\mux5|out[0]~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux70~6_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux70~6 .lut_mask = 16'hEE50;
defparam \banco_registers|Mux70~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N17
dffeas \banco_registers|registers[2][25] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[25]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[2][25] .is_wysiwyg = "true";
defparam \banco_registers|registers[2][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y39_N29
dffeas \banco_registers|registers[3][25] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\comb_7|out[25]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registers|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[3][25] .is_wysiwyg = "true";
defparam \banco_registers|registers[3][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N16
cycloneive_lcell_comb \banco_registers|Mux70~7 (
// Equation(s):
// \banco_registers|Mux70~7_combout  = (\mux5|out[1]~1_combout  & ((\banco_registers|Mux70~6_combout  & ((\banco_registers|registers[3][25]~q ))) # (!\banco_registers|Mux70~6_combout  & (\banco_registers|registers[2][25]~q )))) # (!\mux5|out[1]~1_combout  & 
// (\banco_registers|Mux70~6_combout ))

	.dataa(\mux5|out[1]~1_combout ),
	.datab(\banco_registers|Mux70~6_combout ),
	.datac(\banco_registers|registers[2][25]~q ),
	.datad(\banco_registers|registers[3][25]~q ),
	.cin(gnd),
	.combout(\banco_registers|Mux70~7_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux70~7 .lut_mask = 16'hEC64;
defparam \banco_registers|Mux70~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N30
cycloneive_lcell_comb \banco_registers|Mux70~8 (
// Equation(s):
// \banco_registers|Mux70~8_combout  = (!\mux5|out[3]~0_combout  & \banco_registers|Mux70~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mux5|out[3]~0_combout ),
	.datad(\banco_registers|Mux70~7_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux70~8_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux70~8 .lut_mask = 16'h0F00;
defparam \banco_registers|Mux70~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N19
dffeas \banco_registers|registers[31][25] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[25]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[31][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[31][25] .is_wysiwyg = "true";
defparam \banco_registers|registers[31][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N18
cycloneive_lcell_comb \banco_registers|Mux70~4 (
// Equation(s):
// \banco_registers|Mux70~4_combout  = (\banco_registers|registers[31][25]~q  & ((\control_unit|Decoder0~0_combout  & (\mem_instru|Instruction [1])) # (!\control_unit|Decoder0~0_combout  & ((\mem_instru|Instruction [18])))))

	.dataa(\control_unit|Decoder0~0_combout ),
	.datab(\mem_instru|Instruction [1]),
	.datac(\banco_registers|registers[31][25]~q ),
	.datad(\mem_instru|Instruction [18]),
	.cin(gnd),
	.combout(\banco_registers|Mux70~4_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux70~4 .lut_mask = 16'hD080;
defparam \banco_registers|Mux70~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N9
dffeas \banco_registers|registers[28][25] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[25]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[28][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[28][25] .is_wysiwyg = "true";
defparam \banco_registers|registers[28][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N8
cycloneive_lcell_comb \banco_registers|Mux70~2 (
// Equation(s):
// \banco_registers|Mux70~2_combout  = (\banco_registers|Mux94~2_combout  & ((\banco_registers|registers[28][25]~q ) # (!\mux5|out[3]~0_combout )))

	.dataa(gnd),
	.datab(\banco_registers|Mux94~2_combout ),
	.datac(\banco_registers|registers[28][25]~q ),
	.datad(\mux5|out[3]~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux70~2_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux70~2 .lut_mask = 16'hC0CC;
defparam \banco_registers|Mux70~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N21
dffeas \banco_registers|registers[29][25] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[25]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[29][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[29][25] .is_wysiwyg = "true";
defparam \banco_registers|registers[29][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N20
cycloneive_lcell_comb \banco_registers|Mux70~1 (
// Equation(s):
// \banco_registers|Mux70~1_combout  = (\banco_registers|registers[29][25]~q  & ((\control_unit|Decoder0~0_combout  & (\mem_instru|Instruction [1])) # (!\control_unit|Decoder0~0_combout  & ((\mem_instru|Instruction [18])))))

	.dataa(\mem_instru|Instruction [1]),
	.datab(\control_unit|Decoder0~0_combout ),
	.datac(\banco_registers|registers[29][25]~q ),
	.datad(\mem_instru|Instruction [18]),
	.cin(gnd),
	.combout(\banco_registers|Mux70~1_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux70~1 .lut_mask = 16'hB080;
defparam \banco_registers|Mux70~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N26
cycloneive_lcell_comb \banco_registers|Mux70~3 (
// Equation(s):
// \banco_registers|Mux70~3_combout  = (\mux5|out[0]~2_combout  & (((\banco_registers|Mux70~1_combout ) # (\mux5|out[1]~1_combout )))) # (!\mux5|out[0]~2_combout  & (\banco_registers|Mux70~2_combout  & ((!\mux5|out[1]~1_combout ))))

	.dataa(\banco_registers|Mux70~2_combout ),
	.datab(\banco_registers|Mux70~1_combout ),
	.datac(\mux5|out[0]~2_combout ),
	.datad(\mux5|out[1]~1_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux70~3_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux70~3 .lut_mask = 16'hF0CA;
defparam \banco_registers|Mux70~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y37_N25
dffeas \banco_registers|registers[30][25] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[25]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[30][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[30][25] .is_wysiwyg = "true";
defparam \banco_registers|registers[30][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N24
cycloneive_lcell_comb \banco_registers|Mux70~0 (
// Equation(s):
// \banco_registers|Mux70~0_combout  = (\banco_registers|Mux94~2_combout  & ((\banco_registers|registers[30][25]~q ) # (!\mux5|out[3]~0_combout )))

	.dataa(\mux5|out[3]~0_combout ),
	.datab(gnd),
	.datac(\banco_registers|registers[30][25]~q ),
	.datad(\banco_registers|Mux94~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux70~0_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux70~0 .lut_mask = 16'hF500;
defparam \banco_registers|Mux70~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N20
cycloneive_lcell_comb \banco_registers|Mux70~5 (
// Equation(s):
// \banco_registers|Mux70~5_combout  = (\mux5|out[1]~1_combout  & ((\banco_registers|Mux70~3_combout  & (\banco_registers|Mux70~4_combout )) # (!\banco_registers|Mux70~3_combout  & ((\banco_registers|Mux70~0_combout ))))) # (!\mux5|out[1]~1_combout  & 
// (((\banco_registers|Mux70~3_combout ))))

	.dataa(\mux5|out[1]~1_combout ),
	.datab(\banco_registers|Mux70~4_combout ),
	.datac(\banco_registers|Mux70~3_combout ),
	.datad(\banco_registers|Mux70~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux70~5_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux70~5 .lut_mask = 16'hDAD0;
defparam \banco_registers|Mux70~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y37_N8
cycloneive_lcell_comb \banco_registers|Mux70~9 (
// Equation(s):
// \banco_registers|Mux70~9_combout  = (\mux5|out[3]~0_combout  & ((\banco_registers|Mux70~5_combout ))) # (!\mux5|out[3]~0_combout  & (\banco_registers|Mux70~8_combout ))

	.dataa(\mux5|out[3]~0_combout ),
	.datab(gnd),
	.datac(\banco_registers|Mux70~8_combout ),
	.datad(\banco_registers|Mux70~5_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux70~9_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux70~9 .lut_mask = 16'hFA50;
defparam \banco_registers|Mux70~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y40_N11
dffeas \banco_registers|registers[3][26] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\comb_7|out[26]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registers|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[3][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[3][26] .is_wysiwyg = "true";
defparam \banco_registers|registers[3][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y39_N23
dffeas \banco_registers|registers[1][26] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[1][26] .is_wysiwyg = "true";
defparam \banco_registers|registers[1][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y40_N29
dffeas \banco_registers|registers[2][26] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[2][26] .is_wysiwyg = "true";
defparam \banco_registers|registers[2][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y39_N19
dffeas \banco_registers|registers[0][26] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[0][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[0][26] .is_wysiwyg = "true";
defparam \banco_registers|registers[0][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N18
cycloneive_lcell_comb \banco_registers|Mux69~6 (
// Equation(s):
// \banco_registers|Mux69~6_combout  = (\mux5|out[1]~1_combout  & ((\banco_registers|registers[2][26]~q ) # ((\mux5|out[0]~2_combout )))) # (!\mux5|out[1]~1_combout  & (((\banco_registers|registers[0][26]~q  & !\mux5|out[0]~2_combout ))))

	.dataa(\mux5|out[1]~1_combout ),
	.datab(\banco_registers|registers[2][26]~q ),
	.datac(\banco_registers|registers[0][26]~q ),
	.datad(\mux5|out[0]~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux69~6_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux69~6 .lut_mask = 16'hAAD8;
defparam \banco_registers|Mux69~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N22
cycloneive_lcell_comb \banco_registers|Mux69~7 (
// Equation(s):
// \banco_registers|Mux69~7_combout  = (\mux5|out[0]~2_combout  & ((\banco_registers|Mux69~6_combout  & (\banco_registers|registers[3][26]~q )) # (!\banco_registers|Mux69~6_combout  & ((\banco_registers|registers[1][26]~q ))))) # (!\mux5|out[0]~2_combout  & 
// (((\banco_registers|Mux69~6_combout ))))

	.dataa(\banco_registers|registers[3][26]~q ),
	.datab(\mux5|out[0]~2_combout ),
	.datac(\banco_registers|registers[1][26]~q ),
	.datad(\banco_registers|Mux69~6_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux69~7_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux69~7 .lut_mask = 16'hBBC0;
defparam \banco_registers|Mux69~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N8
cycloneive_lcell_comb \banco_registers|Mux69~8 (
// Equation(s):
// \banco_registers|Mux69~8_combout  = (!\mux5|out[3]~0_combout  & \banco_registers|Mux69~7_combout )

	.dataa(\mux5|out[3]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\banco_registers|Mux69~7_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux69~8_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux69~8 .lut_mask = 16'h5500;
defparam \banco_registers|Mux69~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N5
dffeas \banco_registers|registers[31][26] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[31][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[31][26] .is_wysiwyg = "true";
defparam \banco_registers|registers[31][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N4
cycloneive_lcell_comb \banco_registers|Mux69~4 (
// Equation(s):
// \banco_registers|Mux69~4_combout  = (\banco_registers|Mux94~2_combout  & ((\banco_registers|registers[31][26]~q ) # (!\mux5|out[3]~0_combout )))

	.dataa(gnd),
	.datab(\banco_registers|Mux94~2_combout ),
	.datac(\banco_registers|registers[31][26]~q ),
	.datad(\mux5|out[3]~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux69~4_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux69~4 .lut_mask = 16'hC0CC;
defparam \banco_registers|Mux69~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y41_N15
dffeas \banco_registers|registers[28][26] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[28][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[28][26] .is_wysiwyg = "true";
defparam \banco_registers|registers[28][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N14
cycloneive_lcell_comb \banco_registers|Mux69~2 (
// Equation(s):
// \banco_registers|Mux69~2_combout  = (\banco_registers|registers[28][26]~q  & ((\control_unit|Decoder0~0_combout  & ((\mem_instru|Instruction [1]))) # (!\control_unit|Decoder0~0_combout  & (\mem_instru|Instruction [18]))))

	.dataa(\mem_instru|Instruction [18]),
	.datab(\control_unit|Decoder0~0_combout ),
	.datac(\banco_registers|registers[28][26]~q ),
	.datad(\mem_instru|Instruction [1]),
	.cin(gnd),
	.combout(\banco_registers|Mux69~2_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux69~2 .lut_mask = 16'hE020;
defparam \banco_registers|Mux69~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N3
dffeas \banco_registers|registers[30][26] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[30][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[30][26] .is_wysiwyg = "true";
defparam \banco_registers|registers[30][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N2
cycloneive_lcell_comb \banco_registers|Mux69~1 (
// Equation(s):
// \banco_registers|Mux69~1_combout  = (\banco_registers|registers[30][26]~q  & ((\control_unit|Decoder0~0_combout  & (\mem_instru|Instruction [1])) # (!\control_unit|Decoder0~0_combout  & ((\mem_instru|Instruction [18])))))

	.dataa(\mem_instru|Instruction [1]),
	.datab(\mem_instru|Instruction [18]),
	.datac(\banco_registers|registers[30][26]~q ),
	.datad(\control_unit|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux69~1_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux69~1 .lut_mask = 16'hA0C0;
defparam \banco_registers|Mux69~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N14
cycloneive_lcell_comb \banco_registers|Mux69~3 (
// Equation(s):
// \banco_registers|Mux69~3_combout  = (\mux5|out[1]~1_combout  & ((\mux5|out[0]~2_combout ) # ((\banco_registers|Mux69~1_combout )))) # (!\mux5|out[1]~1_combout  & (!\mux5|out[0]~2_combout  & (\banco_registers|Mux69~2_combout )))

	.dataa(\mux5|out[1]~1_combout ),
	.datab(\mux5|out[0]~2_combout ),
	.datac(\banco_registers|Mux69~2_combout ),
	.datad(\banco_registers|Mux69~1_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux69~3_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux69~3 .lut_mask = 16'hBA98;
defparam \banco_registers|Mux69~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N3
dffeas \banco_registers|registers[29][26] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[26]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[29][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[29][26] .is_wysiwyg = "true";
defparam \banco_registers|registers[29][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N2
cycloneive_lcell_comb \banco_registers|Mux69~0 (
// Equation(s):
// \banco_registers|Mux69~0_combout  = (\banco_registers|Mux94~2_combout  & ((\banco_registers|registers[29][26]~q ) # (!\mux5|out[3]~0_combout )))

	.dataa(gnd),
	.datab(\banco_registers|Mux94~2_combout ),
	.datac(\banco_registers|registers[29][26]~q ),
	.datad(\mux5|out[3]~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux69~0_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux69~0 .lut_mask = 16'hC0CC;
defparam \banco_registers|Mux69~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N24
cycloneive_lcell_comb \banco_registers|Mux69~5 (
// Equation(s):
// \banco_registers|Mux69~5_combout  = (\mux5|out[0]~2_combout  & ((\banco_registers|Mux69~3_combout  & (\banco_registers|Mux69~4_combout )) # (!\banco_registers|Mux69~3_combout  & ((\banco_registers|Mux69~0_combout ))))) # (!\mux5|out[0]~2_combout  & 
// (((\banco_registers|Mux69~3_combout ))))

	.dataa(\banco_registers|Mux69~4_combout ),
	.datab(\mux5|out[0]~2_combout ),
	.datac(\banco_registers|Mux69~3_combout ),
	.datad(\banco_registers|Mux69~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux69~5_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux69~5 .lut_mask = 16'hBCB0;
defparam \banco_registers|Mux69~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N28
cycloneive_lcell_comb \banco_registers|Mux69~9 (
// Equation(s):
// \banco_registers|Mux69~9_combout  = (\mux5|out[3]~0_combout  & ((\banco_registers|Mux69~5_combout ))) # (!\mux5|out[3]~0_combout  & (\banco_registers|Mux69~8_combout ))

	.dataa(gnd),
	.datab(\banco_registers|Mux69~8_combout ),
	.datac(\mux5|out[3]~0_combout ),
	.datad(\banco_registers|Mux69~5_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux69~9_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux69~9 .lut_mask = 16'hFC0C;
defparam \banco_registers|Mux69~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N21
dffeas \banco_registers|registers[31][27] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[27]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[31][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[31][27] .is_wysiwyg = "true";
defparam \banco_registers|registers[31][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N20
cycloneive_lcell_comb \banco_registers|Mux68~4 (
// Equation(s):
// \banco_registers|Mux68~4_combout  = (\banco_registers|registers[31][27]~q  & ((\control_unit|Decoder0~0_combout  & (\mem_instru|Instruction [1])) # (!\control_unit|Decoder0~0_combout  & ((\mem_instru|Instruction [18])))))

	.dataa(\control_unit|Decoder0~0_combout ),
	.datab(\mem_instru|Instruction [1]),
	.datac(\banco_registers|registers[31][27]~q ),
	.datad(\mem_instru|Instruction [18]),
	.cin(gnd),
	.combout(\banco_registers|Mux68~4_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux68~4 .lut_mask = 16'hD080;
defparam \banco_registers|Mux68~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N31
dffeas \banco_registers|registers[30][27] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[27]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[30][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[30][27] .is_wysiwyg = "true";
defparam \banco_registers|registers[30][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N30
cycloneive_lcell_comb \banco_registers|Mux68~0 (
// Equation(s):
// \banco_registers|Mux68~0_combout  = (\banco_registers|Mux94~2_combout  & ((\banco_registers|registers[30][27]~q ) # (!\mux5|out[3]~0_combout )))

	.dataa(gnd),
	.datab(\mux5|out[3]~0_combout ),
	.datac(\banco_registers|registers[30][27]~q ),
	.datad(\banco_registers|Mux94~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux68~0_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux68~0 .lut_mask = 16'hF300;
defparam \banco_registers|Mux68~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N7
dffeas \banco_registers|registers[29][27] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[27]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[29][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[29][27] .is_wysiwyg = "true";
defparam \banco_registers|registers[29][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N6
cycloneive_lcell_comb \banco_registers|Mux68~1 (
// Equation(s):
// \banco_registers|Mux68~1_combout  = (\banco_registers|registers[29][27]~q  & ((\control_unit|Decoder0~0_combout  & (\mem_instru|Instruction [1])) # (!\control_unit|Decoder0~0_combout  & ((\mem_instru|Instruction [18])))))

	.dataa(\mem_instru|Instruction [1]),
	.datab(\control_unit|Decoder0~0_combout ),
	.datac(\banco_registers|registers[29][27]~q ),
	.datad(\mem_instru|Instruction [18]),
	.cin(gnd),
	.combout(\banco_registers|Mux68~1_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux68~1 .lut_mask = 16'hB080;
defparam \banco_registers|Mux68~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y37_N3
dffeas \banco_registers|registers[28][27] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[27]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[28][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[28][27] .is_wysiwyg = "true";
defparam \banco_registers|registers[28][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y37_N2
cycloneive_lcell_comb \banco_registers|Mux68~2 (
// Equation(s):
// \banco_registers|Mux68~2_combout  = (\banco_registers|Mux94~2_combout  & ((\banco_registers|registers[28][27]~q ) # (!\mux5|out[3]~0_combout )))

	.dataa(gnd),
	.datab(\banco_registers|Mux94~2_combout ),
	.datac(\banco_registers|registers[28][27]~q ),
	.datad(\mux5|out[3]~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux68~2_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux68~2 .lut_mask = 16'hC0CC;
defparam \banco_registers|Mux68~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N16
cycloneive_lcell_comb \banco_registers|Mux68~3 (
// Equation(s):
// \banco_registers|Mux68~3_combout  = (\mux5|out[0]~2_combout  & ((\banco_registers|Mux68~1_combout ) # ((\mux5|out[1]~1_combout )))) # (!\mux5|out[0]~2_combout  & (((!\mux5|out[1]~1_combout  & \banco_registers|Mux68~2_combout ))))

	.dataa(\banco_registers|Mux68~1_combout ),
	.datab(\mux5|out[0]~2_combout ),
	.datac(\mux5|out[1]~1_combout ),
	.datad(\banco_registers|Mux68~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux68~3_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux68~3 .lut_mask = 16'hCBC8;
defparam \banco_registers|Mux68~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N10
cycloneive_lcell_comb \banco_registers|Mux68~5 (
// Equation(s):
// \banco_registers|Mux68~5_combout  = (\mux5|out[1]~1_combout  & ((\banco_registers|Mux68~3_combout  & (\banco_registers|Mux68~4_combout )) # (!\banco_registers|Mux68~3_combout  & ((\banco_registers|Mux68~0_combout ))))) # (!\mux5|out[1]~1_combout  & 
// (((\banco_registers|Mux68~3_combout ))))

	.dataa(\banco_registers|Mux68~4_combout ),
	.datab(\mux5|out[1]~1_combout ),
	.datac(\banco_registers|Mux68~0_combout ),
	.datad(\banco_registers|Mux68~3_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux68~5_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux68~5 .lut_mask = 16'hBBC0;
defparam \banco_registers|Mux68~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N20
cycloneive_lcell_comb \banco_registers|registers[1][27]~feeder (
// Equation(s):
// \banco_registers|registers[1][27]~feeder_combout  = \comb_7|out[27]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\comb_7|out[27]~27_combout ),
	.cin(gnd),
	.combout(\banco_registers|registers[1][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|registers[1][27]~feeder .lut_mask = 16'hFF00;
defparam \banco_registers|registers[1][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y40_N21
dffeas \banco_registers|registers[1][27] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\banco_registers|registers[1][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registers|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[1][27] .is_wysiwyg = "true";
defparam \banco_registers|registers[1][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y40_N23
dffeas \banco_registers|registers[0][27] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[27]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[0][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[0][27] .is_wysiwyg = "true";
defparam \banco_registers|registers[0][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N22
cycloneive_lcell_comb \banco_registers|Mux68~6 (
// Equation(s):
// \banco_registers|Mux68~6_combout  = (\mux5|out[1]~1_combout  & (((\mux5|out[0]~2_combout )))) # (!\mux5|out[1]~1_combout  & ((\mux5|out[0]~2_combout  & (\banco_registers|registers[1][27]~q )) # (!\mux5|out[0]~2_combout  & 
// ((\banco_registers|registers[0][27]~q )))))

	.dataa(\mux5|out[1]~1_combout ),
	.datab(\banco_registers|registers[1][27]~q ),
	.datac(\banco_registers|registers[0][27]~q ),
	.datad(\mux5|out[0]~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux68~6_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux68~6 .lut_mask = 16'hEE50;
defparam \banco_registers|Mux68~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y39_N27
dffeas \banco_registers|registers[2][27] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[27]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[2][27] .is_wysiwyg = "true";
defparam \banco_registers|registers[2][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y39_N15
dffeas \banco_registers|registers[3][27] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\comb_7|out[27]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registers|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[3][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[3][27] .is_wysiwyg = "true";
defparam \banco_registers|registers[3][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y39_N26
cycloneive_lcell_comb \banco_registers|Mux68~7 (
// Equation(s):
// \banco_registers|Mux68~7_combout  = (\mux5|out[1]~1_combout  & ((\banco_registers|Mux68~6_combout  & ((\banco_registers|registers[3][27]~q ))) # (!\banco_registers|Mux68~6_combout  & (\banco_registers|registers[2][27]~q )))) # (!\mux5|out[1]~1_combout  & 
// (\banco_registers|Mux68~6_combout ))

	.dataa(\mux5|out[1]~1_combout ),
	.datab(\banco_registers|Mux68~6_combout ),
	.datac(\banco_registers|registers[2][27]~q ),
	.datad(\banco_registers|registers[3][27]~q ),
	.cin(gnd),
	.combout(\banco_registers|Mux68~7_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux68~7 .lut_mask = 16'hEC64;
defparam \banco_registers|Mux68~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N20
cycloneive_lcell_comb \banco_registers|Mux68~8 (
// Equation(s):
// \banco_registers|Mux68~8_combout  = (!\mux5|out[3]~0_combout  & \banco_registers|Mux68~7_combout )

	.dataa(gnd),
	.datab(\mux5|out[3]~0_combout ),
	.datac(\banco_registers|Mux68~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco_registers|Mux68~8_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux68~8 .lut_mask = 16'h3030;
defparam \banco_registers|Mux68~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N6
cycloneive_lcell_comb \banco_registers|Mux68~9 (
// Equation(s):
// \banco_registers|Mux68~9_combout  = (\mux5|out[3]~0_combout  & (\banco_registers|Mux68~5_combout )) # (!\mux5|out[3]~0_combout  & ((\banco_registers|Mux68~8_combout )))

	.dataa(\banco_registers|Mux68~5_combout ),
	.datab(\mux5|out[3]~0_combout ),
	.datac(gnd),
	.datad(\banco_registers|Mux68~8_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux68~9_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux68~9 .lut_mask = 16'hBB88;
defparam \banco_registers|Mux68~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y40_N13
dffeas \banco_registers|registers[3][28] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\comb_7|out[28]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registers|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[3][28] .is_wysiwyg = "true";
defparam \banco_registers|registers[3][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y40_N17
dffeas \banco_registers|registers[1][28] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[28]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[1][28] .is_wysiwyg = "true";
defparam \banco_registers|registers[1][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y40_N3
dffeas \banco_registers|registers[0][28] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[28]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[0][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[0][28] .is_wysiwyg = "true";
defparam \banco_registers|registers[0][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y40_N5
dffeas \banco_registers|registers[2][28] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[28]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[2][28] .is_wysiwyg = "true";
defparam \banco_registers|registers[2][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N2
cycloneive_lcell_comb \banco_registers|Mux67~6 (
// Equation(s):
// \banco_registers|Mux67~6_combout  = (\mux5|out[0]~2_combout  & (\mux5|out[1]~1_combout )) # (!\mux5|out[0]~2_combout  & ((\mux5|out[1]~1_combout  & ((\banco_registers|registers[2][28]~q ))) # (!\mux5|out[1]~1_combout  & 
// (\banco_registers|registers[0][28]~q ))))

	.dataa(\mux5|out[0]~2_combout ),
	.datab(\mux5|out[1]~1_combout ),
	.datac(\banco_registers|registers[0][28]~q ),
	.datad(\banco_registers|registers[2][28]~q ),
	.cin(gnd),
	.combout(\banco_registers|Mux67~6_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux67~6 .lut_mask = 16'hDC98;
defparam \banco_registers|Mux67~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N16
cycloneive_lcell_comb \banco_registers|Mux67~7 (
// Equation(s):
// \banco_registers|Mux67~7_combout  = (\mux5|out[0]~2_combout  & ((\banco_registers|Mux67~6_combout  & (\banco_registers|registers[3][28]~q )) # (!\banco_registers|Mux67~6_combout  & ((\banco_registers|registers[1][28]~q ))))) # (!\mux5|out[0]~2_combout  & 
// (((\banco_registers|Mux67~6_combout ))))

	.dataa(\mux5|out[0]~2_combout ),
	.datab(\banco_registers|registers[3][28]~q ),
	.datac(\banco_registers|registers[1][28]~q ),
	.datad(\banco_registers|Mux67~6_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux67~7_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux67~7 .lut_mask = 16'hDDA0;
defparam \banco_registers|Mux67~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N2
cycloneive_lcell_comb \banco_registers|Mux67~8 (
// Equation(s):
// \banco_registers|Mux67~8_combout  = (\banco_registers|Mux67~7_combout  & !\mux5|out[3]~0_combout )

	.dataa(gnd),
	.datab(\banco_registers|Mux67~7_combout ),
	.datac(\mux5|out[3]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco_registers|Mux67~8_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux67~8 .lut_mask = 16'h0C0C;
defparam \banco_registers|Mux67~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N29
dffeas \banco_registers|registers[31][28] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[28]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[31][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[31][28] .is_wysiwyg = "true";
defparam \banco_registers|registers[31][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N28
cycloneive_lcell_comb \banco_registers|Mux67~4 (
// Equation(s):
// \banco_registers|Mux67~4_combout  = (\banco_registers|Mux94~2_combout  & ((\banco_registers|registers[31][28]~q ) # (!\mux5|out[3]~0_combout )))

	.dataa(\mux5|out[3]~0_combout ),
	.datab(gnd),
	.datac(\banco_registers|registers[31][28]~q ),
	.datad(\banco_registers|Mux94~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux67~4_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux67~4 .lut_mask = 16'hF500;
defparam \banco_registers|Mux67~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N5
dffeas \banco_registers|registers[29][28] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[28]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[29][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[29][28] .is_wysiwyg = "true";
defparam \banco_registers|registers[29][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N4
cycloneive_lcell_comb \banco_registers|Mux67~0 (
// Equation(s):
// \banco_registers|Mux67~0_combout  = (\banco_registers|Mux94~2_combout  & ((\banco_registers|registers[29][28]~q ) # (!\mux5|out[3]~0_combout )))

	.dataa(\mux5|out[3]~0_combout ),
	.datab(gnd),
	.datac(\banco_registers|registers[29][28]~q ),
	.datad(\banco_registers|Mux94~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux67~0_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux67~0 .lut_mask = 16'hF500;
defparam \banco_registers|Mux67~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N13
dffeas \banco_registers|registers[30][28] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[28]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[30][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[30][28] .is_wysiwyg = "true";
defparam \banco_registers|registers[30][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N12
cycloneive_lcell_comb \banco_registers|Mux67~1 (
// Equation(s):
// \banco_registers|Mux67~1_combout  = (\banco_registers|registers[30][28]~q  & ((\control_unit|Decoder0~0_combout  & (\mem_instru|Instruction [1])) # (!\control_unit|Decoder0~0_combout  & ((\mem_instru|Instruction [18])))))

	.dataa(\mem_instru|Instruction [1]),
	.datab(\mem_instru|Instruction [18]),
	.datac(\banco_registers|registers[30][28]~q ),
	.datad(\control_unit|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux67~1_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux67~1 .lut_mask = 16'hA0C0;
defparam \banco_registers|Mux67~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N27
dffeas \banco_registers|registers[28][28] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[28]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[28][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[28][28] .is_wysiwyg = "true";
defparam \banco_registers|registers[28][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N26
cycloneive_lcell_comb \banco_registers|Mux67~2 (
// Equation(s):
// \banco_registers|Mux67~2_combout  = (\banco_registers|registers[28][28]~q  & ((\control_unit|Decoder0~0_combout  & (\mem_instru|Instruction [1])) # (!\control_unit|Decoder0~0_combout  & ((\mem_instru|Instruction [18])))))

	.dataa(\mem_instru|Instruction [1]),
	.datab(\mem_instru|Instruction [18]),
	.datac(\banco_registers|registers[28][28]~q ),
	.datad(\control_unit|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux67~2_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux67~2 .lut_mask = 16'hA0C0;
defparam \banco_registers|Mux67~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N14
cycloneive_lcell_comb \banco_registers|Mux67~3 (
// Equation(s):
// \banco_registers|Mux67~3_combout  = (\mux5|out[0]~2_combout  & (((\mux5|out[1]~1_combout )))) # (!\mux5|out[0]~2_combout  & ((\mux5|out[1]~1_combout  & (\banco_registers|Mux67~1_combout )) # (!\mux5|out[1]~1_combout  & ((\banco_registers|Mux67~2_combout 
// )))))

	.dataa(\mux5|out[0]~2_combout ),
	.datab(\banco_registers|Mux67~1_combout ),
	.datac(\banco_registers|Mux67~2_combout ),
	.datad(\mux5|out[1]~1_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux67~3_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux67~3 .lut_mask = 16'hEE50;
defparam \banco_registers|Mux67~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N0
cycloneive_lcell_comb \banco_registers|Mux67~5 (
// Equation(s):
// \banco_registers|Mux67~5_combout  = (\mux5|out[0]~2_combout  & ((\banco_registers|Mux67~3_combout  & (\banco_registers|Mux67~4_combout )) # (!\banco_registers|Mux67~3_combout  & ((\banco_registers|Mux67~0_combout ))))) # (!\mux5|out[0]~2_combout  & 
// (((\banco_registers|Mux67~3_combout ))))

	.dataa(\mux5|out[0]~2_combout ),
	.datab(\banco_registers|Mux67~4_combout ),
	.datac(\banco_registers|Mux67~0_combout ),
	.datad(\banco_registers|Mux67~3_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux67~5_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux67~5 .lut_mask = 16'hDDA0;
defparam \banco_registers|Mux67~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N12
cycloneive_lcell_comb \banco_registers|Mux67~9 (
// Equation(s):
// \banco_registers|Mux67~9_combout  = (\mux5|out[3]~0_combout  & ((\banco_registers|Mux67~5_combout ))) # (!\mux5|out[3]~0_combout  & (\banco_registers|Mux67~8_combout ))

	.dataa(gnd),
	.datab(\banco_registers|Mux67~8_combout ),
	.datac(\mux5|out[3]~0_combout ),
	.datad(\banco_registers|Mux67~5_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux67~9_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux67~9 .lut_mask = 16'hFC0C;
defparam \banco_registers|Mux67~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y40_N29
dffeas \banco_registers|registers[1][29] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[29]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[1][29] .is_wysiwyg = "true";
defparam \banco_registers|registers[1][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y40_N15
dffeas \banco_registers|registers[0][29] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[29]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[0][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[0][29] .is_wysiwyg = "true";
defparam \banco_registers|registers[0][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y40_N14
cycloneive_lcell_comb \banco_registers|Mux66~6 (
// Equation(s):
// \banco_registers|Mux66~6_combout  = (\mux5|out[1]~1_combout  & (((\mux5|out[0]~2_combout )))) # (!\mux5|out[1]~1_combout  & ((\mux5|out[0]~2_combout  & (\banco_registers|registers[1][29]~q )) # (!\mux5|out[0]~2_combout  & 
// ((\banco_registers|registers[0][29]~q )))))

	.dataa(\mux5|out[1]~1_combout ),
	.datab(\banco_registers|registers[1][29]~q ),
	.datac(\banco_registers|registers[0][29]~q ),
	.datad(\mux5|out[0]~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux66~6_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux66~6 .lut_mask = 16'hEE50;
defparam \banco_registers|Mux66~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y40_N21
dffeas \banco_registers|registers[2][29] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[29]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[2][29] .is_wysiwyg = "true";
defparam \banco_registers|registers[2][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X69_Y40_N7
dffeas \banco_registers|registers[3][29] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\comb_7|out[29]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registers|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[3][29] .is_wysiwyg = "true";
defparam \banco_registers|registers[3][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y40_N20
cycloneive_lcell_comb \banco_registers|Mux66~7 (
// Equation(s):
// \banco_registers|Mux66~7_combout  = (\banco_registers|Mux66~6_combout  & (((\banco_registers|registers[3][29]~q )) # (!\mux5|out[1]~1_combout ))) # (!\banco_registers|Mux66~6_combout  & (\mux5|out[1]~1_combout  & (\banco_registers|registers[2][29]~q )))

	.dataa(\banco_registers|Mux66~6_combout ),
	.datab(\mux5|out[1]~1_combout ),
	.datac(\banco_registers|registers[2][29]~q ),
	.datad(\banco_registers|registers[3][29]~q ),
	.cin(gnd),
	.combout(\banco_registers|Mux66~7_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux66~7 .lut_mask = 16'hEA62;
defparam \banco_registers|Mux66~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N4
cycloneive_lcell_comb \banco_registers|Mux66~8 (
// Equation(s):
// \banco_registers|Mux66~8_combout  = (\banco_registers|Mux66~7_combout  & !\mux5|out[3]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\banco_registers|Mux66~7_combout ),
	.datad(\mux5|out[3]~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux66~8_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux66~8 .lut_mask = 16'h00F0;
defparam \banco_registers|Mux66~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y43_N25
dffeas \banco_registers|registers[31][29] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[29]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[31][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[31][29] .is_wysiwyg = "true";
defparam \banco_registers|registers[31][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N24
cycloneive_lcell_comb \banco_registers|Mux66~4 (
// Equation(s):
// \banco_registers|Mux66~4_combout  = (\banco_registers|registers[31][29]~q  & ((\control_unit|Decoder0~0_combout  & (\mem_instru|Instruction [1])) # (!\control_unit|Decoder0~0_combout  & ((\mem_instru|Instruction [18])))))

	.dataa(\mem_instru|Instruction [1]),
	.datab(\mem_instru|Instruction [18]),
	.datac(\banco_registers|registers[31][29]~q ),
	.datad(\control_unit|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux66~4_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux66~4 .lut_mask = 16'hA0C0;
defparam \banco_registers|Mux66~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y43_N31
dffeas \banco_registers|registers[29][29] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[29]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[29][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[29][29] .is_wysiwyg = "true";
defparam \banco_registers|registers[29][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N30
cycloneive_lcell_comb \banco_registers|Mux66~1 (
// Equation(s):
// \banco_registers|Mux66~1_combout  = (\banco_registers|registers[29][29]~q  & ((\control_unit|Decoder0~0_combout  & (\mem_instru|Instruction [1])) # (!\control_unit|Decoder0~0_combout  & ((\mem_instru|Instruction [18])))))

	.dataa(\mem_instru|Instruction [1]),
	.datab(\mem_instru|Instruction [18]),
	.datac(\banco_registers|registers[29][29]~q ),
	.datad(\control_unit|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux66~1_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux66~1 .lut_mask = 16'hA0C0;
defparam \banco_registers|Mux66~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N7
dffeas \banco_registers|registers[28][29] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[29]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[28][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[28][29] .is_wysiwyg = "true";
defparam \banco_registers|registers[28][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N6
cycloneive_lcell_comb \banco_registers|Mux66~2 (
// Equation(s):
// \banco_registers|Mux66~2_combout  = (\banco_registers|Mux94~2_combout  & ((\banco_registers|registers[28][29]~q ) # (!\mux5|out[3]~0_combout )))

	.dataa(\mux5|out[3]~0_combout ),
	.datab(gnd),
	.datac(\banco_registers|registers[28][29]~q ),
	.datad(\banco_registers|Mux94~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux66~2_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux66~2 .lut_mask = 16'hF500;
defparam \banco_registers|Mux66~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N0
cycloneive_lcell_comb \banco_registers|Mux66~3 (
// Equation(s):
// \banco_registers|Mux66~3_combout  = (\mux5|out[1]~1_combout  & (\mux5|out[0]~2_combout )) # (!\mux5|out[1]~1_combout  & ((\mux5|out[0]~2_combout  & (\banco_registers|Mux66~1_combout )) # (!\mux5|out[0]~2_combout  & ((\banco_registers|Mux66~2_combout )))))

	.dataa(\mux5|out[1]~1_combout ),
	.datab(\mux5|out[0]~2_combout ),
	.datac(\banco_registers|Mux66~1_combout ),
	.datad(\banco_registers|Mux66~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux66~3_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux66~3 .lut_mask = 16'hD9C8;
defparam \banco_registers|Mux66~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y38_N25
dffeas \banco_registers|registers[30][29] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[29]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[30][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[30][29] .is_wysiwyg = "true";
defparam \banco_registers|registers[30][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N24
cycloneive_lcell_comb \banco_registers|Mux66~0 (
// Equation(s):
// \banco_registers|Mux66~0_combout  = (\banco_registers|Mux94~2_combout  & ((\banco_registers|registers[30][29]~q ) # (!\mux5|out[3]~0_combout )))

	.dataa(gnd),
	.datab(\mux5|out[3]~0_combout ),
	.datac(\banco_registers|registers[30][29]~q ),
	.datad(\banco_registers|Mux94~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux66~0_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux66~0 .lut_mask = 16'hF300;
defparam \banco_registers|Mux66~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N2
cycloneive_lcell_comb \banco_registers|Mux66~5 (
// Equation(s):
// \banco_registers|Mux66~5_combout  = (\mux5|out[1]~1_combout  & ((\banco_registers|Mux66~3_combout  & (\banco_registers|Mux66~4_combout )) # (!\banco_registers|Mux66~3_combout  & ((\banco_registers|Mux66~0_combout ))))) # (!\mux5|out[1]~1_combout  & 
// (((\banco_registers|Mux66~3_combout ))))

	.dataa(\banco_registers|Mux66~4_combout ),
	.datab(\mux5|out[1]~1_combout ),
	.datac(\banco_registers|Mux66~3_combout ),
	.datad(\banco_registers|Mux66~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux66~5_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux66~5 .lut_mask = 16'hBCB0;
defparam \banco_registers|Mux66~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N22
cycloneive_lcell_comb \banco_registers|Mux66~9 (
// Equation(s):
// \banco_registers|Mux66~9_combout  = (\mux5|out[3]~0_combout  & ((\banco_registers|Mux66~5_combout ))) # (!\mux5|out[3]~0_combout  & (\banco_registers|Mux66~8_combout ))

	.dataa(gnd),
	.datab(\mux5|out[3]~0_combout ),
	.datac(\banco_registers|Mux66~8_combout ),
	.datad(\banco_registers|Mux66~5_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux66~9_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux66~9 .lut_mask = 16'hFC30;
defparam \banco_registers|Mux66~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y40_N29
dffeas \banco_registers|registers[31][30] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[30]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[31][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[31][30] .is_wysiwyg = "true";
defparam \banco_registers|registers[31][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N28
cycloneive_lcell_comb \banco_registers|Mux65~4 (
// Equation(s):
// \banco_registers|Mux65~4_combout  = (\banco_registers|Mux94~2_combout  & ((\banco_registers|registers[31][30]~q ) # (!\mux5|out[3]~0_combout )))

	.dataa(\banco_registers|Mux94~2_combout ),
	.datab(gnd),
	.datac(\banco_registers|registers[31][30]~q ),
	.datad(\mux5|out[3]~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux65~4_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux65~4 .lut_mask = 16'hA0AA;
defparam \banco_registers|Mux65~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N27
dffeas \banco_registers|registers[29][30] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[30]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[29][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[29][30] .is_wysiwyg = "true";
defparam \banco_registers|registers[29][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N26
cycloneive_lcell_comb \banco_registers|Mux65~0 (
// Equation(s):
// \banco_registers|Mux65~0_combout  = (\banco_registers|Mux94~2_combout  & ((\banco_registers|registers[29][30]~q ) # (!\mux5|out[3]~0_combout )))

	.dataa(\banco_registers|Mux94~2_combout ),
	.datab(gnd),
	.datac(\banco_registers|registers[29][30]~q ),
	.datad(\mux5|out[3]~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux65~0_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux65~0 .lut_mask = 16'hA0AA;
defparam \banco_registers|Mux65~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y40_N27
dffeas \banco_registers|registers[28][30] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[30]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[28][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[28][30] .is_wysiwyg = "true";
defparam \banco_registers|registers[28][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N26
cycloneive_lcell_comb \banco_registers|Mux65~2 (
// Equation(s):
// \banco_registers|Mux65~2_combout  = (\banco_registers|registers[28][30]~q  & ((\control_unit|Decoder0~0_combout  & (\mem_instru|Instruction [1])) # (!\control_unit|Decoder0~0_combout  & ((\mem_instru|Instruction [18])))))

	.dataa(\control_unit|Decoder0~0_combout ),
	.datab(\mem_instru|Instruction [1]),
	.datac(\banco_registers|registers[28][30]~q ),
	.datad(\mem_instru|Instruction [18]),
	.cin(gnd),
	.combout(\banco_registers|Mux65~2_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux65~2 .lut_mask = 16'hD080;
defparam \banco_registers|Mux65~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N23
dffeas \banco_registers|registers[30][30] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[30]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[30][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[30][30] .is_wysiwyg = "true";
defparam \banco_registers|registers[30][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N22
cycloneive_lcell_comb \banco_registers|Mux65~1 (
// Equation(s):
// \banco_registers|Mux65~1_combout  = (\banco_registers|registers[30][30]~q  & ((\control_unit|Decoder0~0_combout  & (\mem_instru|Instruction [1])) # (!\control_unit|Decoder0~0_combout  & ((\mem_instru|Instruction [18])))))

	.dataa(\mem_instru|Instruction [1]),
	.datab(\mem_instru|Instruction [18]),
	.datac(\banco_registers|registers[30][30]~q ),
	.datad(\control_unit|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux65~1_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux65~1 .lut_mask = 16'hA0C0;
defparam \banco_registers|Mux65~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N20
cycloneive_lcell_comb \banco_registers|Mux65~3 (
// Equation(s):
// \banco_registers|Mux65~3_combout  = (\mux5|out[0]~2_combout  & (((\mux5|out[1]~1_combout )))) # (!\mux5|out[0]~2_combout  & ((\mux5|out[1]~1_combout  & ((\banco_registers|Mux65~1_combout ))) # (!\mux5|out[1]~1_combout  & (\banco_registers|Mux65~2_combout 
// ))))

	.dataa(\banco_registers|Mux65~2_combout ),
	.datab(\mux5|out[0]~2_combout ),
	.datac(\mux5|out[1]~1_combout ),
	.datad(\banco_registers|Mux65~1_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux65~3_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux65~3 .lut_mask = 16'hF2C2;
defparam \banco_registers|Mux65~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N22
cycloneive_lcell_comb \banco_registers|Mux65~5 (
// Equation(s):
// \banco_registers|Mux65~5_combout  = (\mux5|out[0]~2_combout  & ((\banco_registers|Mux65~3_combout  & (\banco_registers|Mux65~4_combout )) # (!\banco_registers|Mux65~3_combout  & ((\banco_registers|Mux65~0_combout ))))) # (!\mux5|out[0]~2_combout  & 
// (((\banco_registers|Mux65~3_combout ))))

	.dataa(\banco_registers|Mux65~4_combout ),
	.datab(\mux5|out[0]~2_combout ),
	.datac(\banco_registers|Mux65~0_combout ),
	.datad(\banco_registers|Mux65~3_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux65~5_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux65~5 .lut_mask = 16'hBBC0;
defparam \banco_registers|Mux65~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y39_N29
dffeas \banco_registers|registers[2][30] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[30]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[2][30] .is_wysiwyg = "true";
defparam \banco_registers|registers[2][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y39_N15
dffeas \banco_registers|registers[0][30] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[30]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[0][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[0][30] .is_wysiwyg = "true";
defparam \banco_registers|registers[0][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y39_N14
cycloneive_lcell_comb \banco_registers|Mux65~6 (
// Equation(s):
// \banco_registers|Mux65~6_combout  = (\mux5|out[1]~1_combout  & ((\banco_registers|registers[2][30]~q ) # ((\mux5|out[0]~2_combout )))) # (!\mux5|out[1]~1_combout  & (((\banco_registers|registers[0][30]~q  & !\mux5|out[0]~2_combout ))))

	.dataa(\mux5|out[1]~1_combout ),
	.datab(\banco_registers|registers[2][30]~q ),
	.datac(\banco_registers|registers[0][30]~q ),
	.datad(\mux5|out[0]~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux65~6_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux65~6 .lut_mask = 16'hAAD8;
defparam \banco_registers|Mux65~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y42_N5
dffeas \banco_registers|registers[1][30] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[30]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[1][30] .is_wysiwyg = "true";
defparam \banco_registers|registers[1][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y42_N21
dffeas \banco_registers|registers[3][30] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\comb_7|out[30]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registers|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[3][30] .is_wysiwyg = "true";
defparam \banco_registers|registers[3][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N4
cycloneive_lcell_comb \banco_registers|Mux65~7 (
// Equation(s):
// \banco_registers|Mux65~7_combout  = (\mux5|out[0]~2_combout  & ((\banco_registers|Mux65~6_combout  & ((\banco_registers|registers[3][30]~q ))) # (!\banco_registers|Mux65~6_combout  & (\banco_registers|registers[1][30]~q )))) # (!\mux5|out[0]~2_combout  & 
// (\banco_registers|Mux65~6_combout ))

	.dataa(\mux5|out[0]~2_combout ),
	.datab(\banco_registers|Mux65~6_combout ),
	.datac(\banco_registers|registers[1][30]~q ),
	.datad(\banco_registers|registers[3][30]~q ),
	.cin(gnd),
	.combout(\banco_registers|Mux65~7_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux65~7 .lut_mask = 16'hEC64;
defparam \banco_registers|Mux65~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N0
cycloneive_lcell_comb \banco_registers|Mux65~8 (
// Equation(s):
// \banco_registers|Mux65~8_combout  = (!\mux5|out[3]~0_combout  & \banco_registers|Mux65~7_combout )

	.dataa(gnd),
	.datab(\mux5|out[3]~0_combout ),
	.datac(\banco_registers|Mux65~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco_registers|Mux65~8_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux65~8 .lut_mask = 16'h3030;
defparam \banco_registers|Mux65~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N2
cycloneive_lcell_comb \banco_registers|Mux65~9 (
// Equation(s):
// \banco_registers|Mux65~9_combout  = (\mux5|out[3]~0_combout  & (\banco_registers|Mux65~5_combout )) # (!\mux5|out[3]~0_combout  & ((\banco_registers|Mux65~8_combout )))

	.dataa(gnd),
	.datab(\mux5|out[3]~0_combout ),
	.datac(\banco_registers|Mux65~5_combout ),
	.datad(\banco_registers|Mux65~8_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux65~9_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux65~9 .lut_mask = 16'hF3C0;
defparam \banco_registers|Mux65~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y42_N27
dffeas \banco_registers|registers[1][31] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[31]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[1][31] .is_wysiwyg = "true";
defparam \banco_registers|registers[1][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y39_N15
dffeas \banco_registers|registers[0][31] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[31]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[0][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[0][31] .is_wysiwyg = "true";
defparam \banco_registers|registers[0][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N14
cycloneive_lcell_comb \banco_registers|Mux64~6 (
// Equation(s):
// \banco_registers|Mux64~6_combout  = (\mux5|out[1]~1_combout  & (((\mux5|out[0]~2_combout )))) # (!\mux5|out[1]~1_combout  & ((\mux5|out[0]~2_combout  & (\banco_registers|registers[1][31]~q )) # (!\mux5|out[0]~2_combout  & 
// ((\banco_registers|registers[0][31]~q )))))

	.dataa(\mux5|out[1]~1_combout ),
	.datab(\banco_registers|registers[1][31]~q ),
	.datac(\banco_registers|registers[0][31]~q ),
	.datad(\mux5|out[0]~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux64~6_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux64~6 .lut_mask = 16'hEE50;
defparam \banco_registers|Mux64~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y39_N29
dffeas \banco_registers|registers[2][31] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[31]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[2][31] .is_wysiwyg = "true";
defparam \banco_registers|registers[2][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y42_N23
dffeas \banco_registers|registers[3][31] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(\comb_7|out[31]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\banco_registers|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[3][31] .is_wysiwyg = "true";
defparam \banco_registers|registers[3][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N28
cycloneive_lcell_comb \banco_registers|Mux64~7 (
// Equation(s):
// \banco_registers|Mux64~7_combout  = (\mux5|out[1]~1_combout  & ((\banco_registers|Mux64~6_combout  & ((\banco_registers|registers[3][31]~q ))) # (!\banco_registers|Mux64~6_combout  & (\banco_registers|registers[2][31]~q )))) # (!\mux5|out[1]~1_combout  & 
// (\banco_registers|Mux64~6_combout ))

	.dataa(\mux5|out[1]~1_combout ),
	.datab(\banco_registers|Mux64~6_combout ),
	.datac(\banco_registers|registers[2][31]~q ),
	.datad(\banco_registers|registers[3][31]~q ),
	.cin(gnd),
	.combout(\banco_registers|Mux64~7_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux64~7 .lut_mask = 16'hEC64;
defparam \banco_registers|Mux64~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N4
cycloneive_lcell_comb \banco_registers|Mux64~8 (
// Equation(s):
// \banco_registers|Mux64~8_combout  = (!\mux5|out[3]~0_combout  & \banco_registers|Mux64~7_combout )

	.dataa(\mux5|out[3]~0_combout ),
	.datab(gnd),
	.datac(\banco_registers|Mux64~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\banco_registers|Mux64~8_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux64~8 .lut_mask = 16'h5050;
defparam \banco_registers|Mux64~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y43_N19
dffeas \banco_registers|registers[29][31] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[31]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[29][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[29][31] .is_wysiwyg = "true";
defparam \banco_registers|registers[29][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N18
cycloneive_lcell_comb \banco_registers|Mux64~1 (
// Equation(s):
// \banco_registers|Mux64~1_combout  = (\banco_registers|registers[29][31]~q  & ((\control_unit|Decoder0~0_combout  & (\mem_instru|Instruction [1])) # (!\control_unit|Decoder0~0_combout  & ((\mem_instru|Instruction [18])))))

	.dataa(\mem_instru|Instruction [1]),
	.datab(\mem_instru|Instruction [18]),
	.datac(\banco_registers|registers[29][31]~q ),
	.datad(\control_unit|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux64~1_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux64~1 .lut_mask = 16'hA0C0;
defparam \banco_registers|Mux64~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N19
dffeas \banco_registers|registers[28][31] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[31]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[28][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[28][31] .is_wysiwyg = "true";
defparam \banco_registers|registers[28][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N18
cycloneive_lcell_comb \banco_registers|Mux64~2 (
// Equation(s):
// \banco_registers|Mux64~2_combout  = (\banco_registers|Mux94~2_combout  & ((\banco_registers|registers[28][31]~q ) # (!\mux5|out[3]~0_combout )))

	.dataa(\mux5|out[3]~0_combout ),
	.datab(gnd),
	.datac(\banco_registers|registers[28][31]~q ),
	.datad(\banco_registers|Mux94~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux64~2_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux64~2 .lut_mask = 16'hF500;
defparam \banco_registers|Mux64~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N0
cycloneive_lcell_comb \banco_registers|Mux64~3 (
// Equation(s):
// \banco_registers|Mux64~3_combout  = (\mux5|out[1]~1_combout  & (\mux5|out[0]~2_combout )) # (!\mux5|out[1]~1_combout  & ((\mux5|out[0]~2_combout  & (\banco_registers|Mux64~1_combout )) # (!\mux5|out[0]~2_combout  & ((\banco_registers|Mux64~2_combout )))))

	.dataa(\mux5|out[1]~1_combout ),
	.datab(\mux5|out[0]~2_combout ),
	.datac(\banco_registers|Mux64~1_combout ),
	.datad(\banco_registers|Mux64~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux64~3_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux64~3 .lut_mask = 16'hD9C8;
defparam \banco_registers|Mux64~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y38_N23
dffeas \banco_registers|registers[30][31] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[31]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[30][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[30][31] .is_wysiwyg = "true";
defparam \banco_registers|registers[30][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N22
cycloneive_lcell_comb \banco_registers|Mux64~0 (
// Equation(s):
// \banco_registers|Mux64~0_combout  = (\banco_registers|Mux94~2_combout  & ((\banco_registers|registers[30][31]~q ) # (!\mux5|out[3]~0_combout )))

	.dataa(\mux5|out[3]~0_combout ),
	.datab(gnd),
	.datac(\banco_registers|registers[30][31]~q ),
	.datad(\banco_registers|Mux94~2_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux64~0_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux64~0 .lut_mask = 16'hF500;
defparam \banco_registers|Mux64~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y43_N21
dffeas \banco_registers|registers[31][31] (
	.clk(\sys_clock~0clkctrl_outclk ),
	.d(gnd),
	.asdata(\comb_7|out[31]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\banco_registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\banco_registers|registers[31][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \banco_registers|registers[31][31] .is_wysiwyg = "true";
defparam \banco_registers|registers[31][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N20
cycloneive_lcell_comb \banco_registers|Mux64~4 (
// Equation(s):
// \banco_registers|Mux64~4_combout  = (\banco_registers|registers[31][31]~q  & ((\control_unit|Decoder0~0_combout  & (\mem_instru|Instruction [1])) # (!\control_unit|Decoder0~0_combout  & ((\mem_instru|Instruction [18])))))

	.dataa(\mem_instru|Instruction [1]),
	.datab(\mem_instru|Instruction [18]),
	.datac(\banco_registers|registers[31][31]~q ),
	.datad(\control_unit|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux64~4_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux64~4 .lut_mask = 16'hA0C0;
defparam \banco_registers|Mux64~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N10
cycloneive_lcell_comb \banco_registers|Mux64~5 (
// Equation(s):
// \banco_registers|Mux64~5_combout  = (\mux5|out[1]~1_combout  & ((\banco_registers|Mux64~3_combout  & ((\banco_registers|Mux64~4_combout ))) # (!\banco_registers|Mux64~3_combout  & (\banco_registers|Mux64~0_combout )))) # (!\mux5|out[1]~1_combout  & 
// (\banco_registers|Mux64~3_combout ))

	.dataa(\mux5|out[1]~1_combout ),
	.datab(\banco_registers|Mux64~3_combout ),
	.datac(\banco_registers|Mux64~0_combout ),
	.datad(\banco_registers|Mux64~4_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux64~5_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux64~5 .lut_mask = 16'hEC64;
defparam \banco_registers|Mux64~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y38_N30
cycloneive_lcell_comb \banco_registers|Mux64~9 (
// Equation(s):
// \banco_registers|Mux64~9_combout  = (\mux5|out[3]~0_combout  & ((\banco_registers|Mux64~5_combout ))) # (!\mux5|out[3]~0_combout  & (\banco_registers|Mux64~8_combout ))

	.dataa(gnd),
	.datab(\banco_registers|Mux64~8_combout ),
	.datac(\mux5|out[3]~0_combout ),
	.datad(\banco_registers|Mux64~5_combout ),
	.cin(gnd),
	.combout(\banco_registers|Mux64~9_combout ),
	.cout());
// synopsys translate_off
defparam \banco_registers|Mux64~9 .lut_mask = 16'hFC0C;
defparam \banco_registers|Mux64~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N10
cycloneive_lcell_comb \control_unit|Decoder0~4 (
// Equation(s):
// \control_unit|Decoder0~4_combout  = (!\mem_instru|Instruction [26] & (\mem_instru|Instruction [29] & (!\mem_instru|Instruction [27] & \mem_instru|Instruction [28])))

	.dataa(\mem_instru|Instruction [26]),
	.datab(\mem_instru|Instruction [29]),
	.datac(\mem_instru|Instruction [27]),
	.datad(\mem_instru|Instruction [28]),
	.cin(gnd),
	.combout(\control_unit|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|Decoder0~4 .lut_mask = 16'h0400;
defparam \control_unit|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G16
cycloneive_clkctrl \control_unit|Decoder0~4clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\control_unit|Decoder0~4_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\control_unit|Decoder0~4clkctrl_outclk ));
// synopsys translate_off
defparam \control_unit|Decoder0~4clkctrl .clock_type = "global clock";
defparam \control_unit|Decoder0~4clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X68_Y38_N26
cycloneive_lcell_comb \out|registrador_saida[0] (
// Equation(s):
// \out|registrador_saida [0] = (GLOBAL(\control_unit|Decoder0~4clkctrl_outclk ) & ((\banco_registers|Mux0~4_combout ))) # (!GLOBAL(\control_unit|Decoder0~4clkctrl_outclk ) & (\out|registrador_saida [0]))

	.dataa(gnd),
	.datab(\control_unit|Decoder0~4clkctrl_outclk ),
	.datac(\out|registrador_saida [0]),
	.datad(\banco_registers|Mux0~4_combout ),
	.cin(gnd),
	.combout(\out|registrador_saida [0]),
	.cout());
// synopsys translate_off
defparam \out|registrador_saida[0] .lut_mask = 16'hFC30;
defparam \out|registrador_saida[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N20
cycloneive_lcell_comb \out|registrador_saida[1] (
// Equation(s):
// \out|registrador_saida [1] = (GLOBAL(\control_unit|Decoder0~4clkctrl_outclk ) & ((\banco_registers|Mux0~5_combout ))) # (!GLOBAL(\control_unit|Decoder0~4clkctrl_outclk ) & (\out|registrador_saida [1]))

	.dataa(\control_unit|Decoder0~4clkctrl_outclk ),
	.datab(\out|registrador_saida [1]),
	.datac(gnd),
	.datad(\banco_registers|Mux0~5_combout ),
	.cin(gnd),
	.combout(\out|registrador_saida [1]),
	.cout());
// synopsys translate_off
defparam \out|registrador_saida[1] .lut_mask = 16'hEE44;
defparam \out|registrador_saida[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N8
cycloneive_lcell_comb \out|registrador_saida[2] (
// Equation(s):
// \out|registrador_saida [2] = (GLOBAL(\control_unit|Decoder0~4clkctrl_outclk ) & ((\banco_registers|Mux0~6_combout ))) # (!GLOBAL(\control_unit|Decoder0~4clkctrl_outclk ) & (\out|registrador_saida [2]))

	.dataa(\control_unit|Decoder0~4clkctrl_outclk ),
	.datab(\out|registrador_saida [2]),
	.datac(gnd),
	.datad(\banco_registers|Mux0~6_combout ),
	.cin(gnd),
	.combout(\out|registrador_saida [2]),
	.cout());
// synopsys translate_off
defparam \out|registrador_saida[2] .lut_mask = 16'hEE44;
defparam \out|registrador_saida[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N10
cycloneive_lcell_comb \out|registrador_saida[3] (
// Equation(s):
// \out|registrador_saida [3] = (GLOBAL(\control_unit|Decoder0~4clkctrl_outclk ) & ((\banco_registers|Mux0~7_combout ))) # (!GLOBAL(\control_unit|Decoder0~4clkctrl_outclk ) & (\out|registrador_saida [3]))

	.dataa(\out|registrador_saida [3]),
	.datab(gnd),
	.datac(\control_unit|Decoder0~4clkctrl_outclk ),
	.datad(\banco_registers|Mux0~7_combout ),
	.cin(gnd),
	.combout(\out|registrador_saida [3]),
	.cout());
// synopsys translate_off
defparam \out|registrador_saida[3] .lut_mask = 16'hFA0A;
defparam \out|registrador_saida[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N30
cycloneive_lcell_comb \out|registrador_saida[4] (
// Equation(s):
// \out|registrador_saida [4] = (GLOBAL(\control_unit|Decoder0~4clkctrl_outclk ) & ((\banco_registers|Mux0~8_combout ))) # (!GLOBAL(\control_unit|Decoder0~4clkctrl_outclk ) & (\out|registrador_saida [4]))

	.dataa(gnd),
	.datab(\control_unit|Decoder0~4clkctrl_outclk ),
	.datac(\out|registrador_saida [4]),
	.datad(\banco_registers|Mux0~8_combout ),
	.cin(gnd),
	.combout(\out|registrador_saida [4]),
	.cout());
// synopsys translate_off
defparam \out|registrador_saida[4] .lut_mask = 16'hFC30;
defparam \out|registrador_saida[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N0
cycloneive_lcell_comb \out|registrador_saida[5] (
// Equation(s):
// \out|registrador_saida [5] = (GLOBAL(\control_unit|Decoder0~4clkctrl_outclk ) & ((\banco_registers|Mux0~9_combout ))) # (!GLOBAL(\control_unit|Decoder0~4clkctrl_outclk ) & (\out|registrador_saida [5]))

	.dataa(gnd),
	.datab(\out|registrador_saida [5]),
	.datac(\banco_registers|Mux0~9_combout ),
	.datad(\control_unit|Decoder0~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\out|registrador_saida [5]),
	.cout());
// synopsys translate_off
defparam \out|registrador_saida[5] .lut_mask = 16'hF0CC;
defparam \out|registrador_saida[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N28
cycloneive_lcell_comb \out|registrador_saida[6] (
// Equation(s):
// \out|registrador_saida [6] = (GLOBAL(\control_unit|Decoder0~4clkctrl_outclk ) & (\banco_registers|Mux0~10_combout )) # (!GLOBAL(\control_unit|Decoder0~4clkctrl_outclk ) & ((\out|registrador_saida [6])))

	.dataa(\banco_registers|Mux0~10_combout ),
	.datab(gnd),
	.datac(\control_unit|Decoder0~4clkctrl_outclk ),
	.datad(\out|registrador_saida [6]),
	.cin(gnd),
	.combout(\out|registrador_saida [6]),
	.cout());
// synopsys translate_off
defparam \out|registrador_saida[6] .lut_mask = 16'hAFA0;
defparam \out|registrador_saida[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N22
cycloneive_lcell_comb \out|registrador_saida[7] (
// Equation(s):
// \out|registrador_saida [7] = (GLOBAL(\control_unit|Decoder0~4clkctrl_outclk ) & ((\banco_registers|Mux0~11_combout ))) # (!GLOBAL(\control_unit|Decoder0~4clkctrl_outclk ) & (\out|registrador_saida [7]))

	.dataa(\out|registrador_saida [7]),
	.datab(\banco_registers|Mux0~11_combout ),
	.datac(\control_unit|Decoder0~4clkctrl_outclk ),
	.datad(gnd),
	.cin(gnd),
	.combout(\out|registrador_saida [7]),
	.cout());
// synopsys translate_off
defparam \out|registrador_saida[7] .lut_mask = 16'hCACA;
defparam \out|registrador_saida[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N26
cycloneive_lcell_comb \out|registrador_saida[8] (
// Equation(s):
// \out|registrador_saida [8] = (GLOBAL(\control_unit|Decoder0~4clkctrl_outclk ) & (\banco_registers|Mux0~12_combout )) # (!GLOBAL(\control_unit|Decoder0~4clkctrl_outclk ) & ((\out|registrador_saida [8])))

	.dataa(\control_unit|Decoder0~4clkctrl_outclk ),
	.datab(\banco_registers|Mux0~12_combout ),
	.datac(gnd),
	.datad(\out|registrador_saida [8]),
	.cin(gnd),
	.combout(\out|registrador_saida [8]),
	.cout());
// synopsys translate_off
defparam \out|registrador_saida[8] .lut_mask = 16'hDD88;
defparam \out|registrador_saida[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N18
cycloneive_lcell_comb \out|registrador_saida[9] (
// Equation(s):
// \out|registrador_saida [9] = (GLOBAL(\control_unit|Decoder0~4clkctrl_outclk ) & (\banco_registers|Mux0~13_combout )) # (!GLOBAL(\control_unit|Decoder0~4clkctrl_outclk ) & ((\out|registrador_saida [9])))

	.dataa(\control_unit|Decoder0~4clkctrl_outclk ),
	.datab(gnd),
	.datac(\banco_registers|Mux0~13_combout ),
	.datad(\out|registrador_saida [9]),
	.cin(gnd),
	.combout(\out|registrador_saida [9]),
	.cout());
// synopsys translate_off
defparam \out|registrador_saida[9] .lut_mask = 16'hF5A0;
defparam \out|registrador_saida[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N2
cycloneive_lcell_comb \out|registrador_saida[10] (
// Equation(s):
// \out|registrador_saida [10] = (GLOBAL(\control_unit|Decoder0~4clkctrl_outclk ) & ((\banco_registers|Mux0~14_combout ))) # (!GLOBAL(\control_unit|Decoder0~4clkctrl_outclk ) & (\out|registrador_saida [10]))

	.dataa(gnd),
	.datab(\out|registrador_saida [10]),
	.datac(\control_unit|Decoder0~4clkctrl_outclk ),
	.datad(\banco_registers|Mux0~14_combout ),
	.cin(gnd),
	.combout(\out|registrador_saida [10]),
	.cout());
// synopsys translate_off
defparam \out|registrador_saida[10] .lut_mask = 16'hFC0C;
defparam \out|registrador_saida[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N28
cycloneive_lcell_comb \out|registrador_saida[11] (
// Equation(s):
// \out|registrador_saida [11] = (GLOBAL(\control_unit|Decoder0~4clkctrl_outclk ) & ((\banco_registers|Mux0~15_combout ))) # (!GLOBAL(\control_unit|Decoder0~4clkctrl_outclk ) & (\out|registrador_saida [11]))

	.dataa(\control_unit|Decoder0~4clkctrl_outclk ),
	.datab(\out|registrador_saida [11]),
	.datac(gnd),
	.datad(\banco_registers|Mux0~15_combout ),
	.cin(gnd),
	.combout(\out|registrador_saida [11]),
	.cout());
// synopsys translate_off
defparam \out|registrador_saida[11] .lut_mask = 16'hEE44;
defparam \out|registrador_saida[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N4
cycloneive_lcell_comb \out|registrador_saida[12] (
// Equation(s):
// \out|registrador_saida [12] = (GLOBAL(\control_unit|Decoder0~4clkctrl_outclk ) & ((\banco_registers|Mux0~16_combout ))) # (!GLOBAL(\control_unit|Decoder0~4clkctrl_outclk ) & (\out|registrador_saida [12]))

	.dataa(\control_unit|Decoder0~4clkctrl_outclk ),
	.datab(\out|registrador_saida [12]),
	.datac(gnd),
	.datad(\banco_registers|Mux0~16_combout ),
	.cin(gnd),
	.combout(\out|registrador_saida [12]),
	.cout());
// synopsys translate_off
defparam \out|registrador_saida[12] .lut_mask = 16'hEE44;
defparam \out|registrador_saida[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N28
cycloneive_lcell_comb \out|registrador_saida[13] (
// Equation(s):
// \out|registrador_saida [13] = (GLOBAL(\control_unit|Decoder0~4clkctrl_outclk ) & (\banco_registers|Mux0~17_combout )) # (!GLOBAL(\control_unit|Decoder0~4clkctrl_outclk ) & ((\out|registrador_saida [13])))

	.dataa(\control_unit|Decoder0~4clkctrl_outclk ),
	.datab(gnd),
	.datac(\banco_registers|Mux0~17_combout ),
	.datad(\out|registrador_saida [13]),
	.cin(gnd),
	.combout(\out|registrador_saida [13]),
	.cout());
// synopsys translate_off
defparam \out|registrador_saida[13] .lut_mask = 16'hF5A0;
defparam \out|registrador_saida[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N16
cycloneive_lcell_comb \out|registrador_saida[14] (
// Equation(s):
// \out|registrador_saida [14] = (GLOBAL(\control_unit|Decoder0~4clkctrl_outclk ) & (\banco_registers|Mux0~18_combout )) # (!GLOBAL(\control_unit|Decoder0~4clkctrl_outclk ) & ((\out|registrador_saida [14])))

	.dataa(gnd),
	.datab(\banco_registers|Mux0~18_combout ),
	.datac(\control_unit|Decoder0~4clkctrl_outclk ),
	.datad(\out|registrador_saida [14]),
	.cin(gnd),
	.combout(\out|registrador_saida [14]),
	.cout());
// synopsys translate_off
defparam \out|registrador_saida[14] .lut_mask = 16'hCFC0;
defparam \out|registrador_saida[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N24
cycloneive_lcell_comb \out|registrador_saida[15] (
// Equation(s):
// \out|registrador_saida [15] = (GLOBAL(\control_unit|Decoder0~4clkctrl_outclk ) & (\banco_registers|Mux0~19_combout )) # (!GLOBAL(\control_unit|Decoder0~4clkctrl_outclk ) & ((\out|registrador_saida [15])))

	.dataa(gnd),
	.datab(\banco_registers|Mux0~19_combout ),
	.datac(\control_unit|Decoder0~4clkctrl_outclk ),
	.datad(\out|registrador_saida [15]),
	.cin(gnd),
	.combout(\out|registrador_saida [15]),
	.cout());
// synopsys translate_off
defparam \out|registrador_saida[15] .lut_mask = 16'hCFC0;
defparam \out|registrador_saida[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y72_N8
cycloneive_lcell_comb \out|registrador_saida[16] (
// Equation(s):
// \out|registrador_saida [16] = (GLOBAL(\control_unit|Decoder0~4clkctrl_outclk ) & (\banco_registers|Mux0~20_combout )) # (!GLOBAL(\control_unit|Decoder0~4clkctrl_outclk ) & ((\out|registrador_saida [16])))

	.dataa(gnd),
	.datab(\banco_registers|Mux0~20_combout ),
	.datac(\out|registrador_saida [16]),
	.datad(\control_unit|Decoder0~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\out|registrador_saida [16]),
	.cout());
// synopsys translate_off
defparam \out|registrador_saida[16] .lut_mask = 16'hCCF0;
defparam \out|registrador_saida[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N18
cycloneive_lcell_comb \out|registrador_saida[17] (
// Equation(s):
// \out|registrador_saida [17] = (GLOBAL(\control_unit|Decoder0~4clkctrl_outclk ) & (\banco_registers|Mux0~21_combout )) # (!GLOBAL(\control_unit|Decoder0~4clkctrl_outclk ) & ((\out|registrador_saida [17])))

	.dataa(\banco_registers|Mux0~21_combout ),
	.datab(\control_unit|Decoder0~4clkctrl_outclk ),
	.datac(gnd),
	.datad(\out|registrador_saida [17]),
	.cin(gnd),
	.combout(\out|registrador_saida [17]),
	.cout());
// synopsys translate_off
defparam \out|registrador_saida[17] .lut_mask = 16'hBB88;
defparam \out|registrador_saida[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N30
cycloneive_lcell_comb \out|registrador_saida[18] (
// Equation(s):
// \out|registrador_saida [18] = (GLOBAL(\control_unit|Decoder0~4clkctrl_outclk ) & ((\banco_registers|Mux0~22_combout ))) # (!GLOBAL(\control_unit|Decoder0~4clkctrl_outclk ) & (\out|registrador_saida [18]))

	.dataa(\control_unit|Decoder0~4clkctrl_outclk ),
	.datab(gnd),
	.datac(\out|registrador_saida [18]),
	.datad(\banco_registers|Mux0~22_combout ),
	.cin(gnd),
	.combout(\out|registrador_saida [18]),
	.cout());
// synopsys translate_off
defparam \out|registrador_saida[18] .lut_mask = 16'hFA50;
defparam \out|registrador_saida[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y39_N24
cycloneive_lcell_comb \out|registrador_saida[19] (
// Equation(s):
// \out|registrador_saida [19] = (GLOBAL(\control_unit|Decoder0~4clkctrl_outclk ) & ((\banco_registers|Mux0~23_combout ))) # (!GLOBAL(\control_unit|Decoder0~4clkctrl_outclk ) & (\out|registrador_saida [19]))

	.dataa(\control_unit|Decoder0~4clkctrl_outclk ),
	.datab(\out|registrador_saida [19]),
	.datac(gnd),
	.datad(\banco_registers|Mux0~23_combout ),
	.cin(gnd),
	.combout(\out|registrador_saida [19]),
	.cout());
// synopsys translate_off
defparam \out|registrador_saida[19] .lut_mask = 16'hEE44;
defparam \out|registrador_saida[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N16
cycloneive_lcell_comb \out|registrador_saida[20] (
// Equation(s):
// \out|registrador_saida [20] = (GLOBAL(\control_unit|Decoder0~4clkctrl_outclk ) & (\banco_registers|Mux0~24_combout )) # (!GLOBAL(\control_unit|Decoder0~4clkctrl_outclk ) & ((\out|registrador_saida [20])))

	.dataa(gnd),
	.datab(\control_unit|Decoder0~4clkctrl_outclk ),
	.datac(\banco_registers|Mux0~24_combout ),
	.datad(\out|registrador_saida [20]),
	.cin(gnd),
	.combout(\out|registrador_saida [20]),
	.cout());
// synopsys translate_off
defparam \out|registrador_saida[20] .lut_mask = 16'hF3C0;
defparam \out|registrador_saida[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y40_N14
cycloneive_lcell_comb \out|registrador_saida[21] (
// Equation(s):
// \out|registrador_saida [21] = (GLOBAL(\control_unit|Decoder0~4clkctrl_outclk ) & ((\banco_registers|Mux0~25_combout ))) # (!GLOBAL(\control_unit|Decoder0~4clkctrl_outclk ) & (\out|registrador_saida [21]))

	.dataa(\control_unit|Decoder0~4clkctrl_outclk ),
	.datab(\out|registrador_saida [21]),
	.datac(gnd),
	.datad(\banco_registers|Mux0~25_combout ),
	.cin(gnd),
	.combout(\out|registrador_saida [21]),
	.cout());
// synopsys translate_off
defparam \out|registrador_saida[21] .lut_mask = 16'hEE44;
defparam \out|registrador_saida[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N26
cycloneive_lcell_comb \out|registrador_saida[22] (
// Equation(s):
// \out|registrador_saida [22] = (GLOBAL(\control_unit|Decoder0~4clkctrl_outclk ) & (\banco_registers|Mux0~26_combout )) # (!GLOBAL(\control_unit|Decoder0~4clkctrl_outclk ) & ((\out|registrador_saida [22])))

	.dataa(\control_unit|Decoder0~4clkctrl_outclk ),
	.datab(\banco_registers|Mux0~26_combout ),
	.datac(\out|registrador_saida [22]),
	.datad(gnd),
	.cin(gnd),
	.combout(\out|registrador_saida [22]),
	.cout());
// synopsys translate_off
defparam \out|registrador_saida[22] .lut_mask = 16'hD8D8;
defparam \out|registrador_saida[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N30
cycloneive_lcell_comb \out|registrador_saida[23] (
// Equation(s):
// \out|registrador_saida [23] = (GLOBAL(\control_unit|Decoder0~4clkctrl_outclk ) & ((\banco_registers|Mux0~27_combout ))) # (!GLOBAL(\control_unit|Decoder0~4clkctrl_outclk ) & (\out|registrador_saida [23]))

	.dataa(gnd),
	.datab(\control_unit|Decoder0~4clkctrl_outclk ),
	.datac(\out|registrador_saida [23]),
	.datad(\banco_registers|Mux0~27_combout ),
	.cin(gnd),
	.combout(\out|registrador_saida [23]),
	.cout());
// synopsys translate_off
defparam \out|registrador_saida[23] .lut_mask = 16'hFC30;
defparam \out|registrador_saida[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N28
cycloneive_lcell_comb \out|registrador_saida[24] (
// Equation(s):
// \out|registrador_saida [24] = (GLOBAL(\control_unit|Decoder0~4clkctrl_outclk ) & (\banco_registers|Mux0~28_combout )) # (!GLOBAL(\control_unit|Decoder0~4clkctrl_outclk ) & ((\out|registrador_saida [24])))

	.dataa(gnd),
	.datab(\banco_registers|Mux0~28_combout ),
	.datac(\control_unit|Decoder0~4clkctrl_outclk ),
	.datad(\out|registrador_saida [24]),
	.cin(gnd),
	.combout(\out|registrador_saida [24]),
	.cout());
// synopsys translate_off
defparam \out|registrador_saida[24] .lut_mask = 16'hCFC0;
defparam \out|registrador_saida[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y29_N8
cycloneive_lcell_comb \out|registrador_saida[25] (
// Equation(s):
// \out|registrador_saida [25] = (GLOBAL(\control_unit|Decoder0~4clkctrl_outclk ) & (\banco_registers|Mux0~29_combout )) # (!GLOBAL(\control_unit|Decoder0~4clkctrl_outclk ) & ((\out|registrador_saida [25])))

	.dataa(gnd),
	.datab(\banco_registers|Mux0~29_combout ),
	.datac(\out|registrador_saida [25]),
	.datad(\control_unit|Decoder0~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\out|registrador_saida [25]),
	.cout());
// synopsys translate_off
defparam \out|registrador_saida[25] .lut_mask = 16'hCCF0;
defparam \out|registrador_saida[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N30
cycloneive_lcell_comb \out|registrador_saida[26] (
// Equation(s):
// \out|registrador_saida [26] = (GLOBAL(\control_unit|Decoder0~4clkctrl_outclk ) & ((\banco_registers|Mux0~30_combout ))) # (!GLOBAL(\control_unit|Decoder0~4clkctrl_outclk ) & (\out|registrador_saida [26]))

	.dataa(\out|registrador_saida [26]),
	.datab(\banco_registers|Mux0~30_combout ),
	.datac(gnd),
	.datad(\control_unit|Decoder0~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\out|registrador_saida [26]),
	.cout());
// synopsys translate_off
defparam \out|registrador_saida[26] .lut_mask = 16'hCCAA;
defparam \out|registrador_saida[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y22_N8
cycloneive_lcell_comb \out|registrador_saida[27] (
// Equation(s):
// \out|registrador_saida [27] = (GLOBAL(\control_unit|Decoder0~4clkctrl_outclk ) & ((\banco_registers|Mux0~31_combout ))) # (!GLOBAL(\control_unit|Decoder0~4clkctrl_outclk ) & (\out|registrador_saida [27]))

	.dataa(gnd),
	.datab(\control_unit|Decoder0~4clkctrl_outclk ),
	.datac(\out|registrador_saida [27]),
	.datad(\banco_registers|Mux0~31_combout ),
	.cin(gnd),
	.combout(\out|registrador_saida [27]),
	.cout());
// synopsys translate_off
defparam \out|registrador_saida[27] .lut_mask = 16'hFC30;
defparam \out|registrador_saida[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y1_N16
cycloneive_lcell_comb \out|registrador_saida[28] (
// Equation(s):
// \out|registrador_saida [28] = (GLOBAL(\control_unit|Decoder0~4clkctrl_outclk ) & (\banco_registers|Mux0~32_combout )) # (!GLOBAL(\control_unit|Decoder0~4clkctrl_outclk ) & ((\out|registrador_saida [28])))

	.dataa(gnd),
	.datab(\control_unit|Decoder0~4clkctrl_outclk ),
	.datac(\banco_registers|Mux0~32_combout ),
	.datad(\out|registrador_saida [28]),
	.cin(gnd),
	.combout(\out|registrador_saida [28]),
	.cout());
// synopsys translate_off
defparam \out|registrador_saida[28] .lut_mask = 16'hF3C0;
defparam \out|registrador_saida[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y27_N8
cycloneive_lcell_comb \out|registrador_saida[29] (
// Equation(s):
// \out|registrador_saida [29] = (GLOBAL(\control_unit|Decoder0~4clkctrl_outclk ) & (\banco_registers|Mux0~33_combout )) # (!GLOBAL(\control_unit|Decoder0~4clkctrl_outclk ) & ((\out|registrador_saida [29])))

	.dataa(gnd),
	.datab(\banco_registers|Mux0~33_combout ),
	.datac(\out|registrador_saida [29]),
	.datad(\control_unit|Decoder0~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\out|registrador_saida [29]),
	.cout());
// synopsys translate_off
defparam \out|registrador_saida[29] .lut_mask = 16'hCCF0;
defparam \out|registrador_saida[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N12
cycloneive_lcell_comb \out|registrador_saida[30] (
// Equation(s):
// \out|registrador_saida [30] = (GLOBAL(\control_unit|Decoder0~4clkctrl_outclk ) & (\banco_registers|Mux0~34_combout )) # (!GLOBAL(\control_unit|Decoder0~4clkctrl_outclk ) & ((\out|registrador_saida [30])))

	.dataa(gnd),
	.datab(\control_unit|Decoder0~4clkctrl_outclk ),
	.datac(\banco_registers|Mux0~34_combout ),
	.datad(\out|registrador_saida [30]),
	.cin(gnd),
	.combout(\out|registrador_saida [30]),
	.cout());
// synopsys translate_off
defparam \out|registrador_saida[30] .lut_mask = 16'hF3C0;
defparam \out|registrador_saida[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N24
cycloneive_lcell_comb \out|registrador_saida[31] (
// Equation(s):
// \out|registrador_saida [31] = (GLOBAL(\control_unit|Decoder0~4clkctrl_outclk ) & (\banco_registers|Mux0~35_combout )) # (!GLOBAL(\control_unit|Decoder0~4clkctrl_outclk ) & ((\out|registrador_saida [31])))

	.dataa(gnd),
	.datab(\control_unit|Decoder0~4clkctrl_outclk ),
	.datac(\banco_registers|Mux0~35_combout ),
	.datad(\out|registrador_saida [31]),
	.cin(gnd),
	.combout(\out|registrador_saida [31]),
	.cout());
// synopsys translate_off
defparam \out|registrador_saida[31] .lut_mask = 16'hF3C0;
defparam \out|registrador_saida[31] .sum_lutc_input = "datac";
// synopsys translate_on

assign PC[0] = \PC[0]~output_o ;

assign PC[1] = \PC[1]~output_o ;

assign PC[2] = \PC[2]~output_o ;

assign PC[3] = \PC[3]~output_o ;

assign PC[4] = \PC[4]~output_o ;

assign PC[5] = \PC[5]~output_o ;

assign PC[6] = \PC[6]~output_o ;

assign PC[7] = \PC[7]~output_o ;

assign PC[8] = \PC[8]~output_o ;

assign PC[9] = \PC[9]~output_o ;

assign PC[10] = \PC[10]~output_o ;

assign PC[11] = \PC[11]~output_o ;

assign PC[12] = \PC[12]~output_o ;

assign PC[13] = \PC[13]~output_o ;

assign PC[14] = \PC[14]~output_o ;

assign PC[15] = \PC[15]~output_o ;

assign PC[16] = \PC[16]~output_o ;

assign PC[17] = \PC[17]~output_o ;

assign PC[18] = \PC[18]~output_o ;

assign PC[19] = \PC[19]~output_o ;

assign PC[20] = \PC[20]~output_o ;

assign PC[21] = \PC[21]~output_o ;

assign PC[22] = \PC[22]~output_o ;

assign PC[23] = \PC[23]~output_o ;

assign PC[24] = \PC[24]~output_o ;

assign PC[25] = \PC[25]~output_o ;

assign PC[26] = \PC[26]~output_o ;

assign PC[27] = \PC[27]~output_o ;

assign PC[28] = \PC[28]~output_o ;

assign PC[29] = \PC[29]~output_o ;

assign PC[30] = \PC[30]~output_o ;

assign PC[31] = \PC[31]~output_o ;

assign instrucao[0] = \instrucao[0]~output_o ;

assign instrucao[1] = \instrucao[1]~output_o ;

assign instrucao[2] = \instrucao[2]~output_o ;

assign instrucao[3] = \instrucao[3]~output_o ;

assign instrucao[4] = \instrucao[4]~output_o ;

assign instrucao[5] = \instrucao[5]~output_o ;

assign instrucao[6] = \instrucao[6]~output_o ;

assign instrucao[7] = \instrucao[7]~output_o ;

assign instrucao[8] = \instrucao[8]~output_o ;

assign instrucao[9] = \instrucao[9]~output_o ;

assign instrucao[10] = \instrucao[10]~output_o ;

assign instrucao[11] = \instrucao[11]~output_o ;

assign instrucao[12] = \instrucao[12]~output_o ;

assign instrucao[13] = \instrucao[13]~output_o ;

assign instrucao[14] = \instrucao[14]~output_o ;

assign instrucao[15] = \instrucao[15]~output_o ;

assign instrucao[16] = \instrucao[16]~output_o ;

assign instrucao[17] = \instrucao[17]~output_o ;

assign instrucao[18] = \instrucao[18]~output_o ;

assign instrucao[19] = \instrucao[19]~output_o ;

assign instrucao[20] = \instrucao[20]~output_o ;

assign instrucao[21] = \instrucao[21]~output_o ;

assign instrucao[22] = \instrucao[22]~output_o ;

assign instrucao[23] = \instrucao[23]~output_o ;

assign instrucao[24] = \instrucao[24]~output_o ;

assign instrucao[25] = \instrucao[25]~output_o ;

assign instrucao[26] = \instrucao[26]~output_o ;

assign instrucao[27] = \instrucao[27]~output_o ;

assign instrucao[28] = \instrucao[28]~output_o ;

assign instrucao[29] = \instrucao[29]~output_o ;

assign instrucao[30] = \instrucao[30]~output_o ;

assign instrucao[31] = \instrucao[31]~output_o ;

assign ALu_out[0] = \ALu_out[0]~output_o ;

assign ALu_out[1] = \ALu_out[1]~output_o ;

assign ALu_out[2] = \ALu_out[2]~output_o ;

assign ALu_out[3] = \ALu_out[3]~output_o ;

assign ALu_out[4] = \ALu_out[4]~output_o ;

assign ALu_out[5] = \ALu_out[5]~output_o ;

assign ALu_out[6] = \ALu_out[6]~output_o ;

assign ALu_out[7] = \ALu_out[7]~output_o ;

assign ALu_out[8] = \ALu_out[8]~output_o ;

assign ALu_out[9] = \ALu_out[9]~output_o ;

assign ALu_out[10] = \ALu_out[10]~output_o ;

assign ALu_out[11] = \ALu_out[11]~output_o ;

assign ALu_out[12] = \ALu_out[12]~output_o ;

assign ALu_out[13] = \ALu_out[13]~output_o ;

assign ALu_out[14] = \ALu_out[14]~output_o ;

assign ALu_out[15] = \ALu_out[15]~output_o ;

assign ALu_out[16] = \ALu_out[16]~output_o ;

assign ALu_out[17] = \ALu_out[17]~output_o ;

assign ALu_out[18] = \ALu_out[18]~output_o ;

assign ALu_out[19] = \ALu_out[19]~output_o ;

assign ALu_out[20] = \ALu_out[20]~output_o ;

assign ALu_out[21] = \ALu_out[21]~output_o ;

assign ALu_out[22] = \ALu_out[22]~output_o ;

assign ALu_out[23] = \ALu_out[23]~output_o ;

assign ALu_out[24] = \ALu_out[24]~output_o ;

assign ALu_out[25] = \ALu_out[25]~output_o ;

assign ALu_out[26] = \ALu_out[26]~output_o ;

assign ALu_out[27] = \ALu_out[27]~output_o ;

assign ALu_out[28] = \ALu_out[28]~output_o ;

assign ALu_out[29] = \ALu_out[29]~output_o ;

assign ALu_out[30] = \ALu_out[30]~output_o ;

assign ALu_out[31] = \ALu_out[31]~output_o ;

assign escrever_dados[0] = \escrever_dados[0]~output_o ;

assign escrever_dados[1] = \escrever_dados[1]~output_o ;

assign escrever_dados[2] = \escrever_dados[2]~output_o ;

assign escrever_dados[3] = \escrever_dados[3]~output_o ;

assign escrever_dados[4] = \escrever_dados[4]~output_o ;

assign escrever_dados[5] = \escrever_dados[5]~output_o ;

assign escrever_dados[6] = \escrever_dados[6]~output_o ;

assign escrever_dados[7] = \escrever_dados[7]~output_o ;

assign escrever_dados[8] = \escrever_dados[8]~output_o ;

assign escrever_dados[9] = \escrever_dados[9]~output_o ;

assign escrever_dados[10] = \escrever_dados[10]~output_o ;

assign escrever_dados[11] = \escrever_dados[11]~output_o ;

assign escrever_dados[12] = \escrever_dados[12]~output_o ;

assign escrever_dados[13] = \escrever_dados[13]~output_o ;

assign escrever_dados[14] = \escrever_dados[14]~output_o ;

assign escrever_dados[15] = \escrever_dados[15]~output_o ;

assign escrever_dados[16] = \escrever_dados[16]~output_o ;

assign escrever_dados[17] = \escrever_dados[17]~output_o ;

assign escrever_dados[18] = \escrever_dados[18]~output_o ;

assign escrever_dados[19] = \escrever_dados[19]~output_o ;

assign escrever_dados[20] = \escrever_dados[20]~output_o ;

assign escrever_dados[21] = \escrever_dados[21]~output_o ;

assign escrever_dados[22] = \escrever_dados[22]~output_o ;

assign escrever_dados[23] = \escrever_dados[23]~output_o ;

assign escrever_dados[24] = \escrever_dados[24]~output_o ;

assign escrever_dados[25] = \escrever_dados[25]~output_o ;

assign escrever_dados[26] = \escrever_dados[26]~output_o ;

assign escrever_dados[27] = \escrever_dados[27]~output_o ;

assign escrever_dados[28] = \escrever_dados[28]~output_o ;

assign escrever_dados[29] = \escrever_dados[29]~output_o ;

assign escrever_dados[30] = \escrever_dados[30]~output_o ;

assign escrever_dados[31] = \escrever_dados[31]~output_o ;

assign novo_escrever_dados[0] = \novo_escrever_dados[0]~output_o ;

assign novo_escrever_dados[1] = \novo_escrever_dados[1]~output_o ;

assign novo_escrever_dados[2] = \novo_escrever_dados[2]~output_o ;

assign novo_escrever_dados[3] = \novo_escrever_dados[3]~output_o ;

assign novo_escrever_dados[4] = \novo_escrever_dados[4]~output_o ;

assign novo_escrever_dados[5] = \novo_escrever_dados[5]~output_o ;

assign novo_escrever_dados[6] = \novo_escrever_dados[6]~output_o ;

assign novo_escrever_dados[7] = \novo_escrever_dados[7]~output_o ;

assign novo_escrever_dados[8] = \novo_escrever_dados[8]~output_o ;

assign novo_escrever_dados[9] = \novo_escrever_dados[9]~output_o ;

assign novo_escrever_dados[10] = \novo_escrever_dados[10]~output_o ;

assign novo_escrever_dados[11] = \novo_escrever_dados[11]~output_o ;

assign novo_escrever_dados[12] = \novo_escrever_dados[12]~output_o ;

assign novo_escrever_dados[13] = \novo_escrever_dados[13]~output_o ;

assign novo_escrever_dados[14] = \novo_escrever_dados[14]~output_o ;

assign novo_escrever_dados[15] = \novo_escrever_dados[15]~output_o ;

assign novo_escrever_dados[16] = \novo_escrever_dados[16]~output_o ;

assign novo_escrever_dados[17] = \novo_escrever_dados[17]~output_o ;

assign novo_escrever_dados[18] = \novo_escrever_dados[18]~output_o ;

assign novo_escrever_dados[19] = \novo_escrever_dados[19]~output_o ;

assign novo_escrever_dados[20] = \novo_escrever_dados[20]~output_o ;

assign novo_escrever_dados[21] = \novo_escrever_dados[21]~output_o ;

assign novo_escrever_dados[22] = \novo_escrever_dados[22]~output_o ;

assign novo_escrever_dados[23] = \novo_escrever_dados[23]~output_o ;

assign novo_escrever_dados[24] = \novo_escrever_dados[24]~output_o ;

assign novo_escrever_dados[25] = \novo_escrever_dados[25]~output_o ;

assign novo_escrever_dados[26] = \novo_escrever_dados[26]~output_o ;

assign novo_escrever_dados[27] = \novo_escrever_dados[27]~output_o ;

assign novo_escrever_dados[28] = \novo_escrever_dados[28]~output_o ;

assign novo_escrever_dados[29] = \novo_escrever_dados[29]~output_o ;

assign novo_escrever_dados[30] = \novo_escrever_dados[30]~output_o ;

assign novo_escrever_dados[31] = \novo_escrever_dados[31]~output_o ;

assign Rs[0] = \Rs[0]~output_o ;

assign Rs[1] = \Rs[1]~output_o ;

assign Rs[2] = \Rs[2]~output_o ;

assign Rs[3] = \Rs[3]~output_o ;

assign Rs[4] = \Rs[4]~output_o ;

assign Rs[5] = \Rs[5]~output_o ;

assign Rs[6] = \Rs[6]~output_o ;

assign Rs[7] = \Rs[7]~output_o ;

assign Rs[8] = \Rs[8]~output_o ;

assign Rs[9] = \Rs[9]~output_o ;

assign Rs[10] = \Rs[10]~output_o ;

assign Rs[11] = \Rs[11]~output_o ;

assign Rs[12] = \Rs[12]~output_o ;

assign Rs[13] = \Rs[13]~output_o ;

assign Rs[14] = \Rs[14]~output_o ;

assign Rs[15] = \Rs[15]~output_o ;

assign Rs[16] = \Rs[16]~output_o ;

assign Rs[17] = \Rs[17]~output_o ;

assign Rs[18] = \Rs[18]~output_o ;

assign Rs[19] = \Rs[19]~output_o ;

assign Rs[20] = \Rs[20]~output_o ;

assign Rs[21] = \Rs[21]~output_o ;

assign Rs[22] = \Rs[22]~output_o ;

assign Rs[23] = \Rs[23]~output_o ;

assign Rs[24] = \Rs[24]~output_o ;

assign Rs[25] = \Rs[25]~output_o ;

assign Rs[26] = \Rs[26]~output_o ;

assign Rs[27] = \Rs[27]~output_o ;

assign Rs[28] = \Rs[28]~output_o ;

assign Rs[29] = \Rs[29]~output_o ;

assign Rs[30] = \Rs[30]~output_o ;

assign Rs[31] = \Rs[31]~output_o ;

assign Rt[0] = \Rt[0]~output_o ;

assign Rt[1] = \Rt[1]~output_o ;

assign Rt[2] = \Rt[2]~output_o ;

assign Rt[3] = \Rt[3]~output_o ;

assign Rt[4] = \Rt[4]~output_o ;

assign Rt[5] = \Rt[5]~output_o ;

assign Rt[6] = \Rt[6]~output_o ;

assign Rt[7] = \Rt[7]~output_o ;

assign Rt[8] = \Rt[8]~output_o ;

assign Rt[9] = \Rt[9]~output_o ;

assign Rt[10] = \Rt[10]~output_o ;

assign Rt[11] = \Rt[11]~output_o ;

assign Rt[12] = \Rt[12]~output_o ;

assign Rt[13] = \Rt[13]~output_o ;

assign Rt[14] = \Rt[14]~output_o ;

assign Rt[15] = \Rt[15]~output_o ;

assign Rt[16] = \Rt[16]~output_o ;

assign Rt[17] = \Rt[17]~output_o ;

assign Rt[18] = \Rt[18]~output_o ;

assign Rt[19] = \Rt[19]~output_o ;

assign Rt[20] = \Rt[20]~output_o ;

assign Rt[21] = \Rt[21]~output_o ;

assign Rt[22] = \Rt[22]~output_o ;

assign Rt[23] = \Rt[23]~output_o ;

assign Rt[24] = \Rt[24]~output_o ;

assign Rt[25] = \Rt[25]~output_o ;

assign Rt[26] = \Rt[26]~output_o ;

assign Rt[27] = \Rt[27]~output_o ;

assign Rt[28] = \Rt[28]~output_o ;

assign Rt[29] = \Rt[29]~output_o ;

assign Rt[30] = \Rt[30]~output_o ;

assign Rt[31] = \Rt[31]~output_o ;

assign Rd[0] = \Rd[0]~output_o ;

assign Rd[1] = \Rd[1]~output_o ;

assign Rd[2] = \Rd[2]~output_o ;

assign Rd[3] = \Rd[3]~output_o ;

assign Rd[4] = \Rd[4]~output_o ;

assign Rd[5] = \Rd[5]~output_o ;

assign Rd[6] = \Rd[6]~output_o ;

assign Rd[7] = \Rd[7]~output_o ;

assign Rd[8] = \Rd[8]~output_o ;

assign Rd[9] = \Rd[9]~output_o ;

assign Rd[10] = \Rd[10]~output_o ;

assign Rd[11] = \Rd[11]~output_o ;

assign Rd[12] = \Rd[12]~output_o ;

assign Rd[13] = \Rd[13]~output_o ;

assign Rd[14] = \Rd[14]~output_o ;

assign Rd[15] = \Rd[15]~output_o ;

assign Rd[16] = \Rd[16]~output_o ;

assign Rd[17] = \Rd[17]~output_o ;

assign Rd[18] = \Rd[18]~output_o ;

assign Rd[19] = \Rd[19]~output_o ;

assign Rd[20] = \Rd[20]~output_o ;

assign Rd[21] = \Rd[21]~output_o ;

assign Rd[22] = \Rd[22]~output_o ;

assign Rd[23] = \Rd[23]~output_o ;

assign Rd[24] = \Rd[24]~output_o ;

assign Rd[25] = \Rd[25]~output_o ;

assign Rd[26] = \Rd[26]~output_o ;

assign Rd[27] = \Rd[27]~output_o ;

assign Rd[28] = \Rd[28]~output_o ;

assign Rd[29] = \Rd[29]~output_o ;

assign Rd[30] = \Rd[30]~output_o ;

assign Rd[31] = \Rd[31]~output_o ;

assign mem_dados_out[0] = \mem_dados_out[0]~output_o ;

assign mem_dados_out[1] = \mem_dados_out[1]~output_o ;

assign mem_dados_out[2] = \mem_dados_out[2]~output_o ;

assign mem_dados_out[3] = \mem_dados_out[3]~output_o ;

assign mem_dados_out[4] = \mem_dados_out[4]~output_o ;

assign mem_dados_out[5] = \mem_dados_out[5]~output_o ;

assign mem_dados_out[6] = \mem_dados_out[6]~output_o ;

assign mem_dados_out[7] = \mem_dados_out[7]~output_o ;

assign mem_dados_out[8] = \mem_dados_out[8]~output_o ;

assign mem_dados_out[9] = \mem_dados_out[9]~output_o ;

assign mem_dados_out[10] = \mem_dados_out[10]~output_o ;

assign mem_dados_out[11] = \mem_dados_out[11]~output_o ;

assign mem_dados_out[12] = \mem_dados_out[12]~output_o ;

assign mem_dados_out[13] = \mem_dados_out[13]~output_o ;

assign mem_dados_out[14] = \mem_dados_out[14]~output_o ;

assign mem_dados_out[15] = \mem_dados_out[15]~output_o ;

assign mem_dados_out[16] = \mem_dados_out[16]~output_o ;

assign mem_dados_out[17] = \mem_dados_out[17]~output_o ;

assign mem_dados_out[18] = \mem_dados_out[18]~output_o ;

assign mem_dados_out[19] = \mem_dados_out[19]~output_o ;

assign mem_dados_out[20] = \mem_dados_out[20]~output_o ;

assign mem_dados_out[21] = \mem_dados_out[21]~output_o ;

assign mem_dados_out[22] = \mem_dados_out[22]~output_o ;

assign mem_dados_out[23] = \mem_dados_out[23]~output_o ;

assign mem_dados_out[24] = \mem_dados_out[24]~output_o ;

assign mem_dados_out[25] = \mem_dados_out[25]~output_o ;

assign mem_dados_out[26] = \mem_dados_out[26]~output_o ;

assign mem_dados_out[27] = \mem_dados_out[27]~output_o ;

assign mem_dados_out[28] = \mem_dados_out[28]~output_o ;

assign mem_dados_out[29] = \mem_dados_out[29]~output_o ;

assign mem_dados_out[30] = \mem_dados_out[30]~output_o ;

assign mem_dados_out[31] = \mem_dados_out[31]~output_o ;

assign sys_clock = \sys_clock~output_o ;

assign RegDst = \RegDst~output_o ;

assign RegWrite = \RegWrite~output_o ;

assign ALUSrc = \ALUSrc~output_o ;

assign ALUOp = \ALUOp~output_o ;

assign PCSrc = \PCSrc~output_o ;

assign MemWrite = \MemWrite~output_o ;

assign MemRead = \MemRead~output_o ;

assign MemToReg = \MemToReg~output_o ;

assign print_out = \print_out~output_o ;

assign ler_da_entrada = \ler_da_entrada~output_o ;

assign confirma_entrada = \confirma_entrada~output_o ;

assign print_dados[0] = \print_dados[0]~output_o ;

assign print_dados[1] = \print_dados[1]~output_o ;

assign print_dados[2] = \print_dados[2]~output_o ;

assign print_dados[3] = \print_dados[3]~output_o ;

assign print_dados[4] = \print_dados[4]~output_o ;

assign print_dados[5] = \print_dados[5]~output_o ;

assign print_dados[6] = \print_dados[6]~output_o ;

assign print_dados[7] = \print_dados[7]~output_o ;

assign print_dados[8] = \print_dados[8]~output_o ;

assign print_dados[9] = \print_dados[9]~output_o ;

assign print_dados[10] = \print_dados[10]~output_o ;

assign print_dados[11] = \print_dados[11]~output_o ;

assign print_dados[12] = \print_dados[12]~output_o ;

assign print_dados[13] = \print_dados[13]~output_o ;

assign print_dados[14] = \print_dados[14]~output_o ;

assign print_dados[15] = \print_dados[15]~output_o ;

assign print_dados[16] = \print_dados[16]~output_o ;

assign print_dados[17] = \print_dados[17]~output_o ;

assign print_dados[18] = \print_dados[18]~output_o ;

assign print_dados[19] = \print_dados[19]~output_o ;

assign print_dados[20] = \print_dados[20]~output_o ;

assign print_dados[21] = \print_dados[21]~output_o ;

assign print_dados[22] = \print_dados[22]~output_o ;

assign print_dados[23] = \print_dados[23]~output_o ;

assign print_dados[24] = \print_dados[24]~output_o ;

assign print_dados[25] = \print_dados[25]~output_o ;

assign print_dados[26] = \print_dados[26]~output_o ;

assign print_dados[27] = \print_dados[27]~output_o ;

assign print_dados[28] = \print_dados[28]~output_o ;

assign print_dados[29] = \print_dados[29]~output_o ;

assign print_dados[30] = \print_dados[30]~output_o ;

assign print_dados[31] = \print_dados[31]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
