# Top-level name can also be selected from command line: just type the desired top-level name while
# invoking make as follows:
#    $> make TOP=ootbtb_dual
TOP = ddr_ring_buffer_uvm_tb

# Test selection
UVM_TESTNAME = ddr_ring_buffer_random_test

# Additional libraries (other than  unisims_ver, unimacro_ver, secureip  )
USER_LIBS = uvm

# Include folders for Verilog and SystemVerilog
USER_INCLUDES = 

# Import rules
include ${ROOT}/scripts/Makefile
