{
  "module_name": "ufs-renesas.c",
  "hash_id": "bf679537977d1a5d9cc8d20798bfe460c2e069d78153836bb810a81b3b9ba4e3",
  "original_prompt": "Ingested from linux-6.6.14/drivers/ufs/host/ufs-renesas.c",
  "human_readable_source": "\n \n\n#include <linux/clk.h>\n#include <linux/delay.h>\n#include <linux/err.h>\n#include <linux/iopoll.h>\n#include <linux/kernel.h>\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n#include <linux/pm_runtime.h>\n#include <ufs/ufshcd.h>\n\n#include \"ufshcd-pltfrm.h\"\n\nstruct ufs_renesas_priv {\n\tbool initialized;\t \n};\n\nenum {\n\tSET_PHY_INDEX_LO = 0,\n\tSET_PHY_INDEX_HI,\n\tTIMER_INDEX,\n\tMAX_INDEX\n};\n\nenum ufs_renesas_init_param_mode {\n\tMODE_RESTORE,\n\tMODE_SET,\n\tMODE_SAVE,\n\tMODE_POLL,\n\tMODE_WAIT,\n\tMODE_WRITE,\n};\n\n#define PARAM_RESTORE(_reg, _index) \\\n\t\t{ .mode = MODE_RESTORE, .reg = _reg, .index = _index }\n#define PARAM_SET(_index, _set) \\\n\t\t{ .mode = MODE_SET, .index = _index, .u.set = _set }\n#define PARAM_SAVE(_reg, _mask, _index) \\\n\t\t{ .mode = MODE_SAVE, .reg = _reg, .mask = (u32)(_mask), \\\n\t\t  .index = _index }\n#define PARAM_POLL(_reg, _expected, _mask) \\\n\t\t{ .mode = MODE_POLL, .reg = _reg, .u.expected = _expected, \\\n\t\t  .mask = (u32)(_mask) }\n#define PARAM_WAIT(_delay_us) \\\n\t\t{ .mode = MODE_WAIT, .u.delay_us = _delay_us }\n\n#define PARAM_WRITE(_reg, _val) \\\n\t\t{ .mode = MODE_WRITE, .reg = _reg, .u.val = _val }\n\n#define PARAM_WRITE_D0_D4(_d0, _d4) \\\n\t\tPARAM_WRITE(0xd0, _d0),\tPARAM_WRITE(0xd4, _d4)\n\n#define PARAM_WRITE_800_80C_POLL(_addr, _data_800)\t\t\\\n\t\tPARAM_WRITE_D0_D4(0x0000080c, 0x00000100),\t\\\n\t\tPARAM_WRITE_D0_D4(0x00000800, ((_data_800) << 16) | BIT(8) | (_addr)), \\\n\t\tPARAM_WRITE(0xd0, 0x0000080c),\t\t\t\\\n\t\tPARAM_POLL(0xd4, BIT(8), BIT(8))\n\n#define PARAM_RESTORE_800_80C_POLL(_index)\t\t\t\\\n\t\tPARAM_WRITE_D0_D4(0x0000080c, 0x00000100),\t\\\n\t\tPARAM_WRITE(0xd0, 0x00000800),\t\t\t\\\n\t\tPARAM_RESTORE(0xd4, _index),\t\t\t\\\n\t\tPARAM_WRITE(0xd0, 0x0000080c),\t\t\t\\\n\t\tPARAM_POLL(0xd4, BIT(8), BIT(8))\n\n#define PARAM_WRITE_804_80C_POLL(_addr, _data_804)\t\t\\\n\t\tPARAM_WRITE_D0_D4(0x0000080c, 0x00000100),\t\\\n\t\tPARAM_WRITE_D0_D4(0x00000804, ((_data_804) << 16) | BIT(8) | (_addr)), \\\n\t\tPARAM_WRITE(0xd0, 0x0000080c),\t\t\t\\\n\t\tPARAM_POLL(0xd4, BIT(8), BIT(8))\n\n#define PARAM_WRITE_828_82C_POLL(_data_828)\t\t\t\\\n\t\tPARAM_WRITE_D0_D4(0x0000082c, 0x0f000000),\t\\\n\t\tPARAM_WRITE_D0_D4(0x00000828, _data_828),\t\\\n\t\tPARAM_WRITE(0xd0, 0x0000082c),\t\t\t\\\n\t\tPARAM_POLL(0xd4, _data_828, _data_828)\n\n#define PARAM_WRITE_PHY(_addr16, _data16)\t\t\t\\\n\t\tPARAM_WRITE(0xf0, 1),\t\t\t\t\\\n\t\tPARAM_WRITE_800_80C_POLL(0x16, (_addr16) & 0xff), \\\n\t\tPARAM_WRITE_800_80C_POLL(0x17, ((_addr16) >> 8) & 0xff), \\\n\t\tPARAM_WRITE_800_80C_POLL(0x18, (_data16) & 0xff), \\\n\t\tPARAM_WRITE_800_80C_POLL(0x19, ((_data16) >> 8) & 0xff), \\\n\t\tPARAM_WRITE_800_80C_POLL(0x1c, 0x01),\t\t\\\n\t\tPARAM_WRITE_828_82C_POLL(0x0f000000),\t\t\\\n\t\tPARAM_WRITE(0xf0, 0)\n\n#define PARAM_SET_PHY(_addr16, _data16)\t\t\t\t\\\n\t\tPARAM_WRITE(0xf0, 1),\t\t\t\t\\\n\t\tPARAM_WRITE_800_80C_POLL(0x16, (_addr16) & 0xff), \\\n\t\tPARAM_WRITE_800_80C_POLL(0x17, ((_addr16) >> 8) & 0xff), \\\n\t\tPARAM_WRITE_800_80C_POLL(0x1c, 0x01),\t\t\\\n\t\tPARAM_WRITE_828_82C_POLL(0x0f000000),\t\t\\\n\t\tPARAM_WRITE_804_80C_POLL(0x1a, 0),\t\t\\\n\t\tPARAM_WRITE(0xd0, 0x00000808),\t\t\t\\\n\t\tPARAM_SAVE(0xd4, 0xff, SET_PHY_INDEX_LO),\t\\\n\t\tPARAM_WRITE_804_80C_POLL(0x1b, 0),\t\t\\\n\t\tPARAM_WRITE(0xd0, 0x00000808),\t\t\t\\\n\t\tPARAM_SAVE(0xd4, 0xff, SET_PHY_INDEX_HI),\t\\\n\t\tPARAM_WRITE_828_82C_POLL(0x0f000000),\t\t\\\n\t\tPARAM_WRITE(0xf0, 0),\t\t\t\t\\\n\t\tPARAM_WRITE(0xf0, 1),\t\t\t\t\\\n\t\tPARAM_WRITE_800_80C_POLL(0x16, (_addr16) & 0xff), \\\n\t\tPARAM_WRITE_800_80C_POLL(0x17, ((_addr16) >> 8) & 0xff), \\\n\t\tPARAM_SET(SET_PHY_INDEX_LO, ((_data16 & 0xff) << 16) | BIT(8) | 0x18), \\\n\t\tPARAM_RESTORE_800_80C_POLL(SET_PHY_INDEX_LO),\t\\\n\t\tPARAM_SET(SET_PHY_INDEX_HI, (((_data16 >> 8) & 0xff) << 16) | BIT(8) | 0x19), \\\n\t\tPARAM_RESTORE_800_80C_POLL(SET_PHY_INDEX_HI),\t\\\n\t\tPARAM_WRITE_800_80C_POLL(0x1c, 0x01),\t\t\\\n\t\tPARAM_WRITE_828_82C_POLL(0x0f000000),\t\t\\\n\t\tPARAM_WRITE(0xf0, 0)\n\n#define PARAM_INDIRECT_WRITE(_gpio, _addr, _data_800)\t\t\\\n\t\tPARAM_WRITE(0xf0, _gpio),\t\t\t\\\n\t\tPARAM_WRITE_800_80C_POLL(_addr, _data_800),\t\\\n\t\tPARAM_WRITE_828_82C_POLL(0x0f000000),\t\t\\\n\t\tPARAM_WRITE(0xf0, 0)\n\n#define PARAM_INDIRECT_POLL(_gpio, _addr, _expected, _mask)\t\\\n\t\tPARAM_WRITE(0xf0, _gpio),\t\t\t\\\n\t\tPARAM_WRITE_800_80C_POLL(_addr, 0),\t\t\\\n\t\tPARAM_WRITE(0xd0, 0x00000808),\t\t\t\\\n\t\tPARAM_POLL(0xd4, _expected, _mask),\t\t\\\n\t\tPARAM_WRITE(0xf0, 0)\n\nstruct ufs_renesas_init_param {\n\tenum ufs_renesas_init_param_mode mode;\n\tu32 reg;\n\tunion {\n\t\tu32 expected;\n\t\tu32 delay_us;\n\t\tu32 set;\n\t\tu32 val;\n\t} u;\n\tu32 mask;\n\tu32 index;\n};\n\n \nstatic const struct ufs_renesas_init_param ufs_param[] = {\n\tPARAM_WRITE(0xc0, 0x49425308),\n\tPARAM_WRITE_D0_D4(0x00000104, 0x00000002),\n\tPARAM_WAIT(1),\n\tPARAM_WRITE_D0_D4(0x00000828, 0x00000200),\n\tPARAM_WAIT(1),\n\tPARAM_WRITE_D0_D4(0x00000828, 0x00000000),\n\tPARAM_WRITE_D0_D4(0x00000104, 0x00000001),\n\tPARAM_WRITE_D0_D4(0x00000940, 0x00000001),\n\tPARAM_WAIT(1),\n\tPARAM_WRITE_D0_D4(0x00000940, 0x00000000),\n\n\tPARAM_WRITE(0xc0, 0x49425308),\n\tPARAM_WRITE(0xc0, 0x41584901),\n\n\tPARAM_WRITE_D0_D4(0x0000080c, 0x00000100),\n\tPARAM_WRITE_D0_D4(0x00000804, 0x00000000),\n\tPARAM_WRITE(0xd0, 0x0000080c),\n\tPARAM_POLL(0xd4, BIT(8), BIT(8)),\n\n\tPARAM_WRITE(REG_CONTROLLER_ENABLE, 0x00000001),\n\n\tPARAM_WRITE(0xd0, 0x00000804),\n\tPARAM_POLL(0xd4, BIT(8) | BIT(6) | BIT(0), BIT(8) | BIT(6) | BIT(0)),\n\n\tPARAM_WRITE(0xd0, 0x00000d00),\n\tPARAM_SAVE(0xd4, 0x0000ffff, TIMER_INDEX),\n\tPARAM_WRITE(0xd4, 0x00000000),\n\tPARAM_WRITE_D0_D4(0x0000082c, 0x0f000000),\n\tPARAM_WRITE_D0_D4(0x00000828, 0x08000000),\n\tPARAM_WRITE(0xd0, 0x0000082c),\n\tPARAM_POLL(0xd4, BIT(27), BIT(27)),\n\tPARAM_WRITE(0xd0, 0x00000d2c),\n\tPARAM_POLL(0xd4, BIT(0), BIT(0)),\n\n\t \n\tPARAM_INDIRECT_WRITE(1, 0x01, 0x001f),\n\tPARAM_INDIRECT_WRITE(7, 0x5d, 0x0014),\n\tPARAM_INDIRECT_WRITE(7, 0x5e, 0x0014),\n\tPARAM_INDIRECT_WRITE(7, 0x0d, 0x0003),\n\tPARAM_INDIRECT_WRITE(7, 0x0e, 0x0007),\n\tPARAM_INDIRECT_WRITE(7, 0x5f, 0x0003),\n\tPARAM_INDIRECT_WRITE(7, 0x60, 0x0003),\n\tPARAM_INDIRECT_WRITE(7, 0x5b, 0x00a6),\n\tPARAM_INDIRECT_WRITE(7, 0x5c, 0x0003),\n\n\tPARAM_INDIRECT_POLL(7, 0x3c, 0, BIT(7)),\n\tPARAM_INDIRECT_POLL(7, 0x4c, 0, BIT(4)),\n\n\tPARAM_INDIRECT_WRITE(1, 0x32, 0x0080),\n\tPARAM_INDIRECT_WRITE(1, 0x1f, 0x0001),\n\tPARAM_INDIRECT_WRITE(0, 0x2c, 0x0001),\n\tPARAM_INDIRECT_WRITE(0, 0x32, 0x0087),\n\n\tPARAM_INDIRECT_WRITE(1, 0x4d, 0x0061),\n\tPARAM_INDIRECT_WRITE(4, 0x9b, 0x0009),\n\tPARAM_INDIRECT_WRITE(4, 0xa6, 0x0005),\n\tPARAM_INDIRECT_WRITE(4, 0xa5, 0x0058),\n\tPARAM_INDIRECT_WRITE(1, 0x39, 0x0027),\n\tPARAM_INDIRECT_WRITE(1, 0x47, 0x004c),\n\n\tPARAM_INDIRECT_WRITE(7, 0x0d, 0x0002),\n\tPARAM_INDIRECT_WRITE(7, 0x0e, 0x0007),\n\n\tPARAM_WRITE_PHY(0x0028, 0x0061),\n\tPARAM_WRITE_PHY(0x4014, 0x0061),\n\tPARAM_SET_PHY(0x401c, BIT(2)),\n\tPARAM_WRITE_PHY(0x4000, 0x0000),\n\tPARAM_WRITE_PHY(0x4001, 0x0000),\n\n\tPARAM_WRITE_PHY(0x10ae, 0x0001),\n\tPARAM_WRITE_PHY(0x10ad, 0x0000),\n\tPARAM_WRITE_PHY(0x10af, 0x0001),\n\tPARAM_WRITE_PHY(0x10b6, 0x0001),\n\tPARAM_WRITE_PHY(0x10ae, 0x0000),\n\n\tPARAM_WRITE_PHY(0x10ae, 0x0001),\n\tPARAM_WRITE_PHY(0x10ad, 0x0000),\n\tPARAM_WRITE_PHY(0x10af, 0x0002),\n\tPARAM_WRITE_PHY(0x10b6, 0x0001),\n\tPARAM_WRITE_PHY(0x10ae, 0x0000),\n\n\tPARAM_WRITE_PHY(0x10ae, 0x0001),\n\tPARAM_WRITE_PHY(0x10ad, 0x0080),\n\tPARAM_WRITE_PHY(0x10af, 0x0000),\n\tPARAM_WRITE_PHY(0x10b6, 0x0001),\n\tPARAM_WRITE_PHY(0x10ae, 0x0000),\n\n\tPARAM_WRITE_PHY(0x10ae, 0x0001),\n\tPARAM_WRITE_PHY(0x10ad, 0x0080),\n\tPARAM_WRITE_PHY(0x10af, 0x001a),\n\tPARAM_WRITE_PHY(0x10b6, 0x0001),\n\tPARAM_WRITE_PHY(0x10ae, 0x0000),\n\n\tPARAM_INDIRECT_WRITE(7, 0x70, 0x0016),\n\tPARAM_INDIRECT_WRITE(7, 0x71, 0x0016),\n\tPARAM_INDIRECT_WRITE(7, 0x72, 0x0014),\n\tPARAM_INDIRECT_WRITE(7, 0x73, 0x0014),\n\tPARAM_INDIRECT_WRITE(7, 0x74, 0x0000),\n\tPARAM_INDIRECT_WRITE(7, 0x75, 0x0000),\n\tPARAM_INDIRECT_WRITE(7, 0x76, 0x0010),\n\tPARAM_INDIRECT_WRITE(7, 0x77, 0x0010),\n\tPARAM_INDIRECT_WRITE(7, 0x78, 0x00ff),\n\tPARAM_INDIRECT_WRITE(7, 0x79, 0x0000),\n\n\tPARAM_INDIRECT_WRITE(7, 0x19, 0x0007),\n\n\tPARAM_INDIRECT_WRITE(7, 0x1a, 0x0007),\n\n\tPARAM_INDIRECT_WRITE(7, 0x24, 0x000c),\n\n\tPARAM_INDIRECT_WRITE(7, 0x25, 0x000c),\n\n\tPARAM_INDIRECT_WRITE(7, 0x62, 0x0000),\n\tPARAM_INDIRECT_WRITE(7, 0x63, 0x0000),\n\tPARAM_INDIRECT_WRITE(7, 0x5d, 0x0014),\n\tPARAM_INDIRECT_WRITE(7, 0x5e, 0x0017),\n\tPARAM_INDIRECT_WRITE(7, 0x5d, 0x0004),\n\tPARAM_INDIRECT_WRITE(7, 0x5e, 0x0017),\n\tPARAM_INDIRECT_POLL(7, 0x55, 0, BIT(6)),\n\tPARAM_INDIRECT_POLL(7, 0x41, 0, BIT(7)),\n\t \n\n\tPARAM_WRITE(0xf0, 0),\n\tPARAM_WRITE(0xd0, 0x00000d00),\n\tPARAM_RESTORE(0xd4, TIMER_INDEX),\n};\n\nstatic void ufs_renesas_dbg_register_dump(struct ufs_hba *hba)\n{\n\tufshcd_dump_regs(hba, 0xc0, 0x40, \"regs: 0xc0 + \");\n}\n\nstatic void ufs_renesas_reg_control(struct ufs_hba *hba,\n\t\t\t\t    const struct ufs_renesas_init_param *p)\n{\n\tstatic u32 save[MAX_INDEX];\n\tint ret;\n\tu32 val;\n\n\tWARN_ON(p->index >= MAX_INDEX);\n\n\tswitch (p->mode) {\n\tcase MODE_RESTORE:\n\t\tufshcd_writel(hba, save[p->index], p->reg);\n\t\tbreak;\n\tcase MODE_SET:\n\t\tsave[p->index] |= p->u.set;\n\t\tbreak;\n\tcase MODE_SAVE:\n\t\tsave[p->index] = ufshcd_readl(hba, p->reg) & p->mask;\n\t\tbreak;\n\tcase MODE_POLL:\n\t\tret = readl_poll_timeout_atomic(hba->mmio_base + p->reg,\n\t\t\t\t\t\tval,\n\t\t\t\t\t\t(val & p->mask) == p->u.expected,\n\t\t\t\t\t\t10, 1000);\n\t\tif (ret)\n\t\t\tdev_err(hba->dev, \"%s: poll failed %d (%08x, %08x, %08x)\\n\",\n\t\t\t\t__func__, ret, val, p->mask, p->u.expected);\n\t\tbreak;\n\tcase MODE_WAIT:\n\t\tif (p->u.delay_us > 1000)\n\t\t\tmdelay(DIV_ROUND_UP(p->u.delay_us, 1000));\n\t\telse\n\t\t\tudelay(p->u.delay_us);\n\t\tbreak;\n\tcase MODE_WRITE:\n\t\tufshcd_writel(hba, p->u.val, p->reg);\n\t\tbreak;\n\tdefault:\n\t\tbreak;\n\t}\n}\n\nstatic void ufs_renesas_pre_init(struct ufs_hba *hba)\n{\n\tconst struct ufs_renesas_init_param *p = ufs_param;\n\tunsigned int i;\n\n\tfor (i = 0; i < ARRAY_SIZE(ufs_param); i++)\n\t\tufs_renesas_reg_control(hba, &p[i]);\n}\n\nstatic int ufs_renesas_hce_enable_notify(struct ufs_hba *hba,\n\t\t\t\t\t enum ufs_notify_change_status status)\n{\n\tstruct ufs_renesas_priv *priv = ufshcd_get_variant(hba);\n\n\tif (priv->initialized)\n\t\treturn 0;\n\n\tif (status == PRE_CHANGE)\n\t\tufs_renesas_pre_init(hba);\n\n\tpriv->initialized = true;\n\n\treturn 0;\n}\n\nstatic int ufs_renesas_setup_clocks(struct ufs_hba *hba, bool on,\n\t\t\t\t    enum ufs_notify_change_status status)\n{\n\tif (on && status == PRE_CHANGE)\n\t\tpm_runtime_get_sync(hba->dev);\n\telse if (!on && status == POST_CHANGE)\n\t\tpm_runtime_put(hba->dev);\n\n\treturn 0;\n}\n\nstatic int ufs_renesas_init(struct ufs_hba *hba)\n{\n\tstruct ufs_renesas_priv *priv;\n\n\tpriv = devm_kzalloc(hba->dev, sizeof(*priv), GFP_KERNEL);\n\tif (!priv)\n\t\treturn -ENOMEM;\n\tufshcd_set_variant(hba, priv);\n\n\thba->quirks |= UFSHCD_QUIRK_BROKEN_64BIT_ADDRESS | UFSHCD_QUIRK_HIBERN_FASTAUTO;\n\n\treturn 0;\n}\n\nstatic const struct ufs_hba_variant_ops ufs_renesas_vops = {\n\t.name\t\t= \"renesas\",\n\t.init\t\t= ufs_renesas_init,\n\t.setup_clocks\t= ufs_renesas_setup_clocks,\n\t.hce_enable_notify = ufs_renesas_hce_enable_notify,\n\t.dbg_register_dump = ufs_renesas_dbg_register_dump,\n};\n\nstatic const struct of_device_id __maybe_unused ufs_renesas_of_match[] = {\n\t{ .compatible = \"renesas,r8a779f0-ufs\" },\n\t{   }\n};\nMODULE_DEVICE_TABLE(of, ufs_renesas_of_match);\n\nstatic int ufs_renesas_probe(struct platform_device *pdev)\n{\n\treturn ufshcd_pltfrm_init(pdev, &ufs_renesas_vops);\n}\n\nstatic int ufs_renesas_remove(struct platform_device *pdev)\n{\n\tstruct ufs_hba *hba = platform_get_drvdata(pdev);\n\n\tufshcd_remove(hba);\n\n\treturn 0;\n}\n\nstatic struct platform_driver ufs_renesas_platform = {\n\t.probe\t= ufs_renesas_probe,\n\t.remove\t= ufs_renesas_remove,\n\t.driver\t= {\n\t\t.name\t= \"ufshcd-renesas\",\n\t\t.of_match_table\t= of_match_ptr(ufs_renesas_of_match),\n\t},\n};\nmodule_platform_driver(ufs_renesas_platform);\n\nMODULE_AUTHOR(\"Yoshihiro Shimoda <yoshihiro.shimoda.uh@renesas.com>\");\nMODULE_DESCRIPTION(\"Renesas UFS host controller driver\");\nMODULE_LICENSE(\"Dual MIT/GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}