<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4920" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4920{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4920{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4920{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4920{left:85px;bottom:998px;letter-spacing:-0.16px;}
#t5_4920{left:146px;bottom:998px;letter-spacing:-0.12px;}
#t6_4920{left:189px;bottom:998px;letter-spacing:-0.15px;}
#t7_4920{left:395px;bottom:998px;letter-spacing:-0.15px;}
#t8_4920{left:482px;bottom:998px;letter-spacing:-0.12px;}
#t9_4920{left:482px;bottom:976px;letter-spacing:-0.11px;}
#ta_4920{left:482px;bottom:959px;letter-spacing:-0.11px;}
#tb_4920{left:189px;bottom:935px;}
#tc_4920{left:482px;bottom:935px;letter-spacing:-0.14px;}
#td_4920{left:189px;bottom:910px;}
#te_4920{left:482px;bottom:910px;letter-spacing:-0.12px;}
#tf_4920{left:482px;bottom:889px;letter-spacing:-0.12px;}
#tg_4920{left:482px;bottom:869px;letter-spacing:-0.12px;}
#th_4920{left:189px;bottom:845px;}
#ti_4920{left:482px;bottom:845px;letter-spacing:-0.12px;}
#tj_4920{left:482px;bottom:823px;letter-spacing:-0.12px;}
#tk_4920{left:482px;bottom:804px;letter-spacing:-0.12px;}
#tl_4920{left:189px;bottom:779px;}
#tm_4920{left:482px;bottom:779px;letter-spacing:-0.12px;}
#tn_4920{left:482px;bottom:758px;letter-spacing:-0.12px;}
#to_4920{left:482px;bottom:738px;letter-spacing:-0.12px;}
#tp_4920{left:189px;bottom:713px;}
#tq_4920{left:482px;bottom:713px;letter-spacing:-0.12px;}
#tr_4920{left:482px;bottom:692px;letter-spacing:-0.12px;}
#ts_4920{left:482px;bottom:672px;letter-spacing:-0.12px;}
#tt_4920{left:189px;bottom:648px;letter-spacing:-0.08px;word-spacing:-0.03px;}
#tu_4920{left:482px;bottom:648px;letter-spacing:-0.14px;}
#tv_4920{left:189px;bottom:623px;}
#tw_4920{left:482px;bottom:623px;letter-spacing:-0.12px;}
#tx_4920{left:482px;bottom:602px;letter-spacing:-0.12px;}
#ty_4920{left:482px;bottom:582px;letter-spacing:-0.12px;}
#tz_4920{left:189px;bottom:558px;}
#t10_4920{left:482px;bottom:558px;letter-spacing:-0.12px;}
#t11_4920{left:482px;bottom:536px;letter-spacing:-0.11px;}
#t12_4920{left:189px;bottom:512px;}
#t13_4920{left:482px;bottom:512px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t14_4920{left:482px;bottom:490px;letter-spacing:-0.11px;}
#t15_4920{left:189px;bottom:466px;letter-spacing:-0.14px;}
#t16_4920{left:482px;bottom:466px;letter-spacing:-0.13px;}
#t17_4920{left:482px;bottom:444px;letter-spacing:-0.12px;}
#t18_4920{left:189px;bottom:420px;letter-spacing:-0.14px;}
#t19_4920{left:482px;bottom:420px;letter-spacing:-0.13px;}
#t1a_4920{left:189px;bottom:396px;letter-spacing:-0.14px;}
#t1b_4920{left:482px;bottom:396px;letter-spacing:-0.12px;}
#t1c_4920{left:482px;bottom:374px;letter-spacing:-0.11px;}
#t1d_4920{left:189px;bottom:350px;letter-spacing:-0.14px;}
#t1e_4920{left:482px;bottom:350px;letter-spacing:-0.13px;}
#t1f_4920{left:189px;bottom:325px;letter-spacing:-0.14px;}
#t1g_4920{left:482px;bottom:325px;letter-spacing:-0.12px;}
#t1h_4920{left:482px;bottom:304px;letter-spacing:-0.12px;}
#t1i_4920{left:189px;bottom:279px;letter-spacing:-0.14px;}
#t1j_4920{left:482px;bottom:279px;letter-spacing:-0.13px;}
#t1k_4920{left:189px;bottom:255px;letter-spacing:-0.14px;}
#t1l_4920{left:482px;bottom:255px;letter-spacing:-0.11px;}
#t1m_4920{left:189px;bottom:231px;letter-spacing:-0.12px;}
#t1n_4920{left:482px;bottom:231px;letter-spacing:-0.12px;}
#t1o_4920{left:482px;bottom:209px;letter-spacing:-0.13px;}
#t1p_4920{left:482px;bottom:189px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1q_4920{left:189px;bottom:165px;letter-spacing:-0.14px;}
#t1r_4920{left:482px;bottom:165px;letter-spacing:-0.13px;}
#t1s_4920{left:189px;bottom:140px;letter-spacing:-0.13px;}
#t1t_4920{left:482px;bottom:140px;letter-spacing:-0.11px;}
#t1u_4920{left:189px;bottom:116px;letter-spacing:-0.14px;}
#t1v_4920{left:482px;bottom:116px;letter-spacing:-0.12px;}
#t1w_4920{left:91px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.03px;}
#t1x_4920{left:177px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.01px;}
#t1y_4920{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t1z_4920{left:101px;bottom:1046px;letter-spacing:-0.12px;}
#t20_4920{left:240px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-0.05px;}
#t21_4920{left:408px;bottom:1063px;letter-spacing:-0.13px;}
#t22_4920{left:410px;bottom:1046px;letter-spacing:-0.13px;}
#t23_4920{left:617px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t24_4920{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t25_4920{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_4920{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4920{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4920{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4920{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4920{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4920" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4920Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4920" style="-webkit-user-select: none;"><object width="935" height="1210" data="4920/4920.svg" type="image/svg+xml" id="pdf4920" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4920" class="t s1_4920">2-398 </span><span id="t2_4920" class="t s1_4920">Vol. 4 </span>
<span id="t3_4920" class="t s2_4920">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4920" class="t s3_4920">2AH </span><span id="t5_4920" class="t s3_4920">42 </span><span id="t6_4920" class="t s3_4920">MSR_EBL_CR_POWERON </span><span id="t7_4920" class="t s3_4920">Shared </span><span id="t8_4920" class="t s3_4920">Processor Hard Power-On Configuration (R/W) </span>
<span id="t9_4920" class="t s3_4920">Enables and disables processor features; (R) indicates current </span>
<span id="ta_4920" class="t s3_4920">processor configuration. </span>
<span id="tb_4920" class="t s3_4920">0 </span><span id="tc_4920" class="t s3_4920">Reserved </span>
<span id="td_4920" class="t s3_4920">1 </span><span id="te_4920" class="t s3_4920">Data Error Checking Enable (R/W) </span>
<span id="tf_4920" class="t s3_4920">1 = Enabled; 0 = Disabled </span>
<span id="tg_4920" class="t s3_4920">Note: Not all processor implements R/W. </span>
<span id="th_4920" class="t s3_4920">2 </span><span id="ti_4920" class="t s3_4920">Response Error Checking Enable (R/W) </span>
<span id="tj_4920" class="t s3_4920">1 = Enabled; 0 = Disabled </span>
<span id="tk_4920" class="t s3_4920">Note: Not all processor implements R/W. </span>
<span id="tl_4920" class="t s3_4920">3 </span><span id="tm_4920" class="t s3_4920">MCERR# Drive Enable (R/W) </span>
<span id="tn_4920" class="t s3_4920">1 = Enabled; 0 = Disabled </span>
<span id="to_4920" class="t s3_4920">Note: Not all processor implements R/W. </span>
<span id="tp_4920" class="t s3_4920">4 </span><span id="tq_4920" class="t s3_4920">Address Parity Enable (R/W) </span>
<span id="tr_4920" class="t s3_4920">1 = Enabled; 0 = Disabled </span>
<span id="ts_4920" class="t s3_4920">Note: Not all processor implements R/W. </span>
<span id="tt_4920" class="t s3_4920">6: 5 </span><span id="tu_4920" class="t s3_4920">Reserved </span>
<span id="tv_4920" class="t s3_4920">7 </span><span id="tw_4920" class="t s3_4920">BINIT# Driver Enable (R/W) </span>
<span id="tx_4920" class="t s3_4920">1 = Enabled; 0 = Disabled </span>
<span id="ty_4920" class="t s3_4920">Note: Not all processor implements R/W. </span>
<span id="tz_4920" class="t s3_4920">8 </span><span id="t10_4920" class="t s3_4920">Output Tri-state Enabled (R/O) </span>
<span id="t11_4920" class="t s3_4920">1 = Enabled; 0 = Disabled </span>
<span id="t12_4920" class="t s3_4920">9 </span><span id="t13_4920" class="t s3_4920">Execute BIST (R/O) </span>
<span id="t14_4920" class="t s3_4920">1 = Enabled; 0 = Disabled </span>
<span id="t15_4920" class="t s3_4920">10 </span><span id="t16_4920" class="t s3_4920">MCERR# Observation Enabled (R/O) </span>
<span id="t17_4920" class="t s3_4920">1 = Enabled; 0 = Disabled </span>
<span id="t18_4920" class="t s3_4920">11 </span><span id="t19_4920" class="t s3_4920">Reserved </span>
<span id="t1a_4920" class="t s3_4920">12 </span><span id="t1b_4920" class="t s3_4920">BINIT# Observation Enabled (R/O) </span>
<span id="t1c_4920" class="t s3_4920">1 = Enabled; 0 = Disabled </span>
<span id="t1d_4920" class="t s3_4920">13 </span><span id="t1e_4920" class="t s3_4920">Reserved </span>
<span id="t1f_4920" class="t s3_4920">14 </span><span id="t1g_4920" class="t s3_4920">1 MByte Power on Reset Vector (R/O) </span>
<span id="t1h_4920" class="t s3_4920">1 = 1 MByte; 0 = 4 GBytes </span>
<span id="t1i_4920" class="t s3_4920">15 </span><span id="t1j_4920" class="t s3_4920">Reserved </span>
<span id="t1k_4920" class="t s3_4920">17:16 </span><span id="t1l_4920" class="t s3_4920">APIC Cluster ID (R/O) </span>
<span id="t1m_4920" class="t s3_4920">18 </span><span id="t1n_4920" class="t s3_4920">System Bus Frequency (R/O) </span>
<span id="t1o_4920" class="t s3_4920">0 = 100 MHz </span>
<span id="t1p_4920" class="t s3_4920">1 = Reserved </span>
<span id="t1q_4920" class="t s3_4920">19 </span><span id="t1r_4920" class="t s3_4920">Reserved </span>
<span id="t1s_4920" class="t s3_4920">21: 20 </span><span id="t1t_4920" class="t s3_4920">Symmetric Arbitration ID (R/O) </span>
<span id="t1u_4920" class="t s3_4920">26:22 </span><span id="t1v_4920" class="t s3_4920">Clock Frequency Ratio (R/O) </span>
<span id="t1w_4920" class="t s4_4920">Table 2-58. </span><span id="t1x_4920" class="t s4_4920">MSRs in Intel® Core™ Solo, Intel® Core™ Duo Processors, and Dual-Core Intel® Xeon® Processor LV </span>
<span id="t1y_4920" class="t s5_4920">Register </span>
<span id="t1z_4920" class="t s5_4920">Address </span><span id="t20_4920" class="t s5_4920">Register Name </span>
<span id="t21_4920" class="t s5_4920">Shared/ </span>
<span id="t22_4920" class="t s5_4920">Unique </span><span id="t23_4920" class="t s5_4920">Bit Description </span>
<span id="t24_4920" class="t s5_4920">Hex </span><span id="t25_4920" class="t s5_4920">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
