// Testbench files
tb_lab1.sv


// STD CELL LIB Models : FF and Integrated Clock Gating Cell - Std Lib Gates verilog behav model for sims
/cadence_pdk/xfab/XKIT/xh018/diglibs/D_CELLS_JIHD/v5_0/cadence_IC61/v5_0_0/D_CELLS_JIHD/LSGCPJIHDX0/functional/verilog.v
/cadence_pdk/xfab/XKIT/xh018/diglibs/D_CELLS_JIHD/v5_0/cadence_IC61/v5_0_0/D_CELLS_JIHD/SDFRRQJIHDX1/functional/verilog.v
/cadence_pdk/xfab/XKIT/x_all/diglibs/VLG_PRIMITIVES/v1_2/cadence_IC61/v1_2_0/VLG_PRIMITIVES/*/functional/verilog.v

// RTL files
-f rtl_lab1.f



