{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1676326896868 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676326896880 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 13 23:21:36 2023 " "Processing started: Mon Feb 13 23:21:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676326896880 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676326896880 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sha1_Implimentation -c sha1_Implimentation " "Command: quartus_map --read_settings_files=on --write_settings_files=off sha1_Implimentation -c sha1_Implimentation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676326896880 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1676326897243 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1676326897243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_implimentation_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file sha1_implimentation_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha1_Implimentation_tb " "Found entity 1: sha1_Implimentation_tb" {  } { { "sha1_Implimentation_tb.sv" "" { Text "C:/intelFPGA_lite/18.1/sha1_Implimentation/sha1_Implimentation_tb.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676326904042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676326904042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha1_implimentation.sv 2 1 " "Found 2 design units, including 1 entities, in source file sha1_implimentation.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_machine_definitions (SystemVerilog) " "Found design unit 1: state_machine_definitions (SystemVerilog)" {  } { { "sha1_Implimentation.sv" "" { Text "C:/intelFPGA_lite/18.1/sha1_Implimentation/sha1_Implimentation.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676326904042 ""} { "Info" "ISGN_ENTITY_NAME" "1 sha1_Implimentation " "Found entity 1: sha1_Implimentation" {  } { { "sha1_Implimentation.sv" "" { Text "C:/intelFPGA_lite/18.1/sha1_Implimentation/sha1_Implimentation.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676326904042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676326904042 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sha1_Implimentation " "Elaborating entity \"sha1_Implimentation\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1676326904092 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "512 32 sha1_Implimentation.sv(80) " "Verilog HDL assignment warning at sha1_Implimentation.sv(80): truncated value with size 512 to match size of target (32)" {  } { { "sha1_Implimentation.sv" "" { Text "C:/intelFPGA_lite/18.1/sha1_Implimentation/sha1_Implimentation.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676326904102 "|sha1_Implimentation"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "512 32 sha1_Implimentation.sv(83) " "Verilog HDL assignment warning at sha1_Implimentation.sv(83): truncated value with size 512 to match size of target (32)" {  } { { "sha1_Implimentation.sv" "" { Text "C:/intelFPGA_lite/18.1/sha1_Implimentation/sha1_Implimentation.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676326904102 "|sha1_Implimentation"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 sha1_Implimentation.sv(84) " "Verilog HDL assignment warning at sha1_Implimentation.sv(84): truncated value with size 32 to match size of target (7)" {  } { { "sha1_Implimentation.sv" "" { Text "C:/intelFPGA_lite/18.1/sha1_Implimentation/sha1_Implimentation.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676326904102 "|sha1_Implimentation"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sha1_Implimentation.sv(85) " "Verilog HDL assignment warning at sha1_Implimentation.sv(85): truncated value with size 32 to match size of target (8)" {  } { { "sha1_Implimentation.sv" "" { Text "C:/intelFPGA_lite/18.1/sha1_Implimentation/sha1_Implimentation.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676326904102 "|sha1_Implimentation"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sha1_Implimentation.sv(91) " "Verilog HDL assignment warning at sha1_Implimentation.sv(91): truncated value with size 32 to match size of target (8)" {  } { { "sha1_Implimentation.sv" "" { Text "C:/intelFPGA_lite/18.1/sha1_Implimentation/sha1_Implimentation.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676326904115 "|sha1_Implimentation"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 sha1_Implimentation.sv(210) " "Verilog HDL assignment warning at sha1_Implimentation.sv(210): truncated value with size 32 to match size of target (7)" {  } { { "sha1_Implimentation.sv" "" { Text "C:/intelFPGA_lite/18.1/sha1_Implimentation/sha1_Implimentation.sv" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1676326904122 "|sha1_Implimentation"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1676326910821 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1676326917558 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676326917558 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11239 " "Implemented 11239 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "515 " "Implemented 515 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1676326918025 ""} { "Info" "ICUT_CUT_TM_OPINS" "161 " "Implemented 161 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1676326918025 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10563 " "Implemented 10563 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1676326918025 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1676326918025 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676326918045 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 13 23:21:58 2023 " "Processing ended: Mon Feb 13 23:21:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676326918045 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676326918045 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676326918045 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1676326918045 ""}
