## HRPWM implementation on Altera/Intel Cyclone 10LP FPGA

### Architecture

* 24-bit CORDIC (1.24 fixed point)
* 200MHz base clock frequency
* 19-bit synchronous PWM comparator 
* 5-bit asynchronous PWM delayline, total delay = 5ns
* Equivalent PWM Frequency: 6.4GHz 

### Measurements

