{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1396022606549 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1396022606549 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 28 17:03:26 2014 " "Processing started: Fri Mar 28 17:03:26 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1396022606549 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1396022606549 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FIR_filters -c FIR_filters " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FIR_filters -c FIR_filters" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1396022606549 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1396022606637 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FIR_filters EP4CE115F23C7 " "Selected device EP4CE115F23C7 for design \"FIR_filters\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1396022606673 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1396022606763 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1396022606763 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1396022606973 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1396022606985 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23A7 " "Device EP4CE15F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1396022607641 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C7 " "Device EP4CE15F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1396022607641 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23I7 " "Device EP4CE15F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1396022607641 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23A7 " "Device EP4CE40F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1396022607641 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C7 " "Device EP4CE40F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1396022607641 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23I7 " "Device EP4CE40F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1396022607641 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23A7 " "Device EP4CE30F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1396022607641 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C7 " "Device EP4CE30F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1396022607641 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23I7 " "Device EP4CE30F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1396022607641 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C7 " "Device EP4CE55F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1396022607641 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23I7 " "Device EP4CE55F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1396022607641 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C7 " "Device EP4CE75F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1396022607641 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23I7 " "Device EP4CE75F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1396022607641 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23I7 " "Device EP4CE115F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1396022607641 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1396022607641 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/" { { 0 { 0 ""} 0 4371 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1396022607646 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/" { { 0 { 0 ""} 0 4373 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1396022607646 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/" { { 0 { 0 ""} 0 4375 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1396022607646 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/" { { 0 { 0 ""} 0 4377 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1396022607646 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/" { { 0 { 0 ""} 0 4379 6720 7625 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1396022607646 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1396022607646 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1396022607648 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "56 56 " "No exact pin location assignment(s) for 56 pins of 56 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "filter_out\[37\] " "Pin filter_out\[37\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { filter_out[37] } } } { "FIR_filters.bdf" "" { Schematic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/FIR_filters.bdf" { { 128 1456 1646 144 "filter_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { filter_out[37] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/" { { 0 { 0 ""} 0 26 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396022609137 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "filter_out\[36\] " "Pin filter_out\[36\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { filter_out[36] } } } { "FIR_filters.bdf" "" { Schematic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/FIR_filters.bdf" { { 128 1456 1646 144 "filter_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { filter_out[36] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/" { { 0 { 0 ""} 0 27 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396022609137 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "filter_out\[35\] " "Pin filter_out\[35\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { filter_out[35] } } } { "FIR_filters.bdf" "" { Schematic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/FIR_filters.bdf" { { 128 1456 1646 144 "filter_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { filter_out[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/" { { 0 { 0 ""} 0 28 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396022609137 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "filter_out\[34\] " "Pin filter_out\[34\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { filter_out[34] } } } { "FIR_filters.bdf" "" { Schematic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/FIR_filters.bdf" { { 128 1456 1646 144 "filter_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { filter_out[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/" { { 0 { 0 ""} 0 29 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396022609137 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "filter_out\[33\] " "Pin filter_out\[33\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { filter_out[33] } } } { "FIR_filters.bdf" "" { Schematic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/FIR_filters.bdf" { { 128 1456 1646 144 "filter_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { filter_out[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/" { { 0 { 0 ""} 0 30 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396022609137 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "filter_out\[32\] " "Pin filter_out\[32\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { filter_out[32] } } } { "FIR_filters.bdf" "" { Schematic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/FIR_filters.bdf" { { 128 1456 1646 144 "filter_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { filter_out[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/" { { 0 { 0 ""} 0 31 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396022609137 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "filter_out\[31\] " "Pin filter_out\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { filter_out[31] } } } { "FIR_filters.bdf" "" { Schematic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/FIR_filters.bdf" { { 128 1456 1646 144 "filter_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { filter_out[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/" { { 0 { 0 ""} 0 32 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396022609137 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "filter_out\[30\] " "Pin filter_out\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { filter_out[30] } } } { "FIR_filters.bdf" "" { Schematic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/FIR_filters.bdf" { { 128 1456 1646 144 "filter_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { filter_out[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/" { { 0 { 0 ""} 0 33 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396022609137 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "filter_out\[29\] " "Pin filter_out\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { filter_out[29] } } } { "FIR_filters.bdf" "" { Schematic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/FIR_filters.bdf" { { 128 1456 1646 144 "filter_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { filter_out[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/" { { 0 { 0 ""} 0 34 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396022609137 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "filter_out\[28\] " "Pin filter_out\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { filter_out[28] } } } { "FIR_filters.bdf" "" { Schematic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/FIR_filters.bdf" { { 128 1456 1646 144 "filter_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { filter_out[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/" { { 0 { 0 ""} 0 35 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396022609137 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "filter_out\[27\] " "Pin filter_out\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { filter_out[27] } } } { "FIR_filters.bdf" "" { Schematic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/FIR_filters.bdf" { { 128 1456 1646 144 "filter_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { filter_out[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/" { { 0 { 0 ""} 0 36 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396022609137 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "filter_out\[26\] " "Pin filter_out\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { filter_out[26] } } } { "FIR_filters.bdf" "" { Schematic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/FIR_filters.bdf" { { 128 1456 1646 144 "filter_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { filter_out[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/" { { 0 { 0 ""} 0 37 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396022609137 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "filter_out\[25\] " "Pin filter_out\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { filter_out[25] } } } { "FIR_filters.bdf" "" { Schematic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/FIR_filters.bdf" { { 128 1456 1646 144 "filter_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { filter_out[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/" { { 0 { 0 ""} 0 38 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396022609137 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "filter_out\[24\] " "Pin filter_out\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { filter_out[24] } } } { "FIR_filters.bdf" "" { Schematic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/FIR_filters.bdf" { { 128 1456 1646 144 "filter_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { filter_out[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/" { { 0 { 0 ""} 0 39 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396022609137 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "filter_out\[23\] " "Pin filter_out\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { filter_out[23] } } } { "FIR_filters.bdf" "" { Schematic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/FIR_filters.bdf" { { 128 1456 1646 144 "filter_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { filter_out[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/" { { 0 { 0 ""} 0 40 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396022609137 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "filter_out\[22\] " "Pin filter_out\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { filter_out[22] } } } { "FIR_filters.bdf" "" { Schematic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/FIR_filters.bdf" { { 128 1456 1646 144 "filter_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { filter_out[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/" { { 0 { 0 ""} 0 41 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396022609137 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "filter_out\[21\] " "Pin filter_out\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { filter_out[21] } } } { "FIR_filters.bdf" "" { Schematic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/FIR_filters.bdf" { { 128 1456 1646 144 "filter_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { filter_out[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/" { { 0 { 0 ""} 0 42 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396022609137 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "filter_out\[20\] " "Pin filter_out\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { filter_out[20] } } } { "FIR_filters.bdf" "" { Schematic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/FIR_filters.bdf" { { 128 1456 1646 144 "filter_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { filter_out[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/" { { 0 { 0 ""} 0 43 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396022609137 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "filter_out\[19\] " "Pin filter_out\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { filter_out[19] } } } { "FIR_filters.bdf" "" { Schematic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/FIR_filters.bdf" { { 128 1456 1646 144 "filter_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { filter_out[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/" { { 0 { 0 ""} 0 44 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396022609137 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "filter_out\[18\] " "Pin filter_out\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { filter_out[18] } } } { "FIR_filters.bdf" "" { Schematic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/FIR_filters.bdf" { { 128 1456 1646 144 "filter_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { filter_out[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/" { { 0 { 0 ""} 0 45 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396022609137 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "filter_out\[17\] " "Pin filter_out\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { filter_out[17] } } } { "FIR_filters.bdf" "" { Schematic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/FIR_filters.bdf" { { 128 1456 1646 144 "filter_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { filter_out[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/" { { 0 { 0 ""} 0 46 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396022609137 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "filter_out\[16\] " "Pin filter_out\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { filter_out[16] } } } { "FIR_filters.bdf" "" { Schematic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/FIR_filters.bdf" { { 128 1456 1646 144 "filter_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { filter_out[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/" { { 0 { 0 ""} 0 47 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396022609137 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "filter_out\[15\] " "Pin filter_out\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { filter_out[15] } } } { "FIR_filters.bdf" "" { Schematic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/FIR_filters.bdf" { { 128 1456 1646 144 "filter_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { filter_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/" { { 0 { 0 ""} 0 48 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396022609137 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "filter_out\[14\] " "Pin filter_out\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { filter_out[14] } } } { "FIR_filters.bdf" "" { Schematic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/FIR_filters.bdf" { { 128 1456 1646 144 "filter_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { filter_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/" { { 0 { 0 ""} 0 49 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396022609137 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "filter_out\[13\] " "Pin filter_out\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { filter_out[13] } } } { "FIR_filters.bdf" "" { Schematic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/FIR_filters.bdf" { { 128 1456 1646 144 "filter_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { filter_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/" { { 0 { 0 ""} 0 50 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396022609137 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "filter_out\[12\] " "Pin filter_out\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { filter_out[12] } } } { "FIR_filters.bdf" "" { Schematic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/FIR_filters.bdf" { { 128 1456 1646 144 "filter_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { filter_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/" { { 0 { 0 ""} 0 51 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396022609137 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "filter_out\[11\] " "Pin filter_out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { filter_out[11] } } } { "FIR_filters.bdf" "" { Schematic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/FIR_filters.bdf" { { 128 1456 1646 144 "filter_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { filter_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/" { { 0 { 0 ""} 0 52 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396022609137 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "filter_out\[10\] " "Pin filter_out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { filter_out[10] } } } { "FIR_filters.bdf" "" { Schematic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/FIR_filters.bdf" { { 128 1456 1646 144 "filter_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { filter_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/" { { 0 { 0 ""} 0 53 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396022609137 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "filter_out\[9\] " "Pin filter_out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { filter_out[9] } } } { "FIR_filters.bdf" "" { Schematic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/FIR_filters.bdf" { { 128 1456 1646 144 "filter_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { filter_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/" { { 0 { 0 ""} 0 54 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396022609137 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "filter_out\[8\] " "Pin filter_out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { filter_out[8] } } } { "FIR_filters.bdf" "" { Schematic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/FIR_filters.bdf" { { 128 1456 1646 144 "filter_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { filter_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/" { { 0 { 0 ""} 0 55 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396022609137 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "filter_out\[7\] " "Pin filter_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { filter_out[7] } } } { "FIR_filters.bdf" "" { Schematic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/FIR_filters.bdf" { { 128 1456 1646 144 "filter_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { filter_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/" { { 0 { 0 ""} 0 56 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396022609137 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "filter_out\[6\] " "Pin filter_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { filter_out[6] } } } { "FIR_filters.bdf" "" { Schematic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/FIR_filters.bdf" { { 128 1456 1646 144 "filter_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { filter_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/" { { 0 { 0 ""} 0 57 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396022609137 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "filter_out\[5\] " "Pin filter_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { filter_out[5] } } } { "FIR_filters.bdf" "" { Schematic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/FIR_filters.bdf" { { 128 1456 1646 144 "filter_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { filter_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/" { { 0 { 0 ""} 0 58 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396022609137 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "filter_out\[4\] " "Pin filter_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { filter_out[4] } } } { "FIR_filters.bdf" "" { Schematic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/FIR_filters.bdf" { { 128 1456 1646 144 "filter_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { filter_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/" { { 0 { 0 ""} 0 59 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396022609137 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "filter_out\[3\] " "Pin filter_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { filter_out[3] } } } { "FIR_filters.bdf" "" { Schematic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/FIR_filters.bdf" { { 128 1456 1646 144 "filter_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { filter_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/" { { 0 { 0 ""} 0 60 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396022609137 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "filter_out\[2\] " "Pin filter_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { filter_out[2] } } } { "FIR_filters.bdf" "" { Schematic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/FIR_filters.bdf" { { 128 1456 1646 144 "filter_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { filter_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/" { { 0 { 0 ""} 0 61 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396022609137 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "filter_out\[1\] " "Pin filter_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { filter_out[1] } } } { "FIR_filters.bdf" "" { Schematic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/FIR_filters.bdf" { { 128 1456 1646 144 "filter_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { filter_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/" { { 0 { 0 ""} 0 62 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396022609137 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "filter_out\[0\] " "Pin filter_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { filter_out[0] } } } { "FIR_filters.bdf" "" { Schematic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/FIR_filters.bdf" { { 128 1456 1646 144 "filter_out" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { filter_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/" { { 0 { 0 ""} 0 63 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396022609137 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "filter_clock " "Pin filter_clock not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { filter_clock } } } { "FIR_filters.bdf" "" { Schematic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/FIR_filters.bdf" { { 128 920 1096 144 "filter_clock" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { filter_clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/" { { 0 { 0 ""} 0 80 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396022609137 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "select_coef_bank " "Pin select_coef_bank not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { select_coef_bank } } } { "FIR_filters.bdf" "" { Schematic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/FIR_filters.bdf" { { 160 344 552 176 "select_coef_bank" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { select_coef_bank } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/" { { 0 { 0 ""} 0 81 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396022609137 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "filter_in\[0\] " "Pin filter_in\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { filter_in[0] } } } { "FIR_filters.bdf" "" { Schematic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/FIR_filters.bdf" { { 144 912 1096 160 "filter_in" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { filter_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/" { { 0 { 0 ""} 0 79 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396022609137 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "filter_in\[1\] " "Pin filter_in\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { filter_in[1] } } } { "FIR_filters.bdf" "" { Schematic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/FIR_filters.bdf" { { 144 912 1096 160 "filter_in" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { filter_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/" { { 0 { 0 ""} 0 78 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396022609137 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "filter_in\[2\] " "Pin filter_in\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { filter_in[2] } } } { "FIR_filters.bdf" "" { Schematic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/FIR_filters.bdf" { { 144 912 1096 160 "filter_in" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { filter_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/" { { 0 { 0 ""} 0 77 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396022609137 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "filter_in\[3\] " "Pin filter_in\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { filter_in[3] } } } { "FIR_filters.bdf" "" { Schematic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/FIR_filters.bdf" { { 144 912 1096 160 "filter_in" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { filter_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/" { { 0 { 0 ""} 0 76 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396022609137 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "filter_in\[4\] " "Pin filter_in\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { filter_in[4] } } } { "FIR_filters.bdf" "" { Schematic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/FIR_filters.bdf" { { 144 912 1096 160 "filter_in" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { filter_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/" { { 0 { 0 ""} 0 75 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396022609137 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "filter_in\[5\] " "Pin filter_in\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { filter_in[5] } } } { "FIR_filters.bdf" "" { Schematic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/FIR_filters.bdf" { { 144 912 1096 160 "filter_in" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { filter_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/" { { 0 { 0 ""} 0 74 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396022609137 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "filter_in\[6\] " "Pin filter_in\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { filter_in[6] } } } { "FIR_filters.bdf" "" { Schematic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/FIR_filters.bdf" { { 144 912 1096 160 "filter_in" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { filter_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/" { { 0 { 0 ""} 0 73 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396022609137 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "filter_in\[7\] " "Pin filter_in\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { filter_in[7] } } } { "FIR_filters.bdf" "" { Schematic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/FIR_filters.bdf" { { 144 912 1096 160 "filter_in" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { filter_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/" { { 0 { 0 ""} 0 72 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396022609137 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "filter_in\[8\] " "Pin filter_in\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { filter_in[8] } } } { "FIR_filters.bdf" "" { Schematic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/FIR_filters.bdf" { { 144 912 1096 160 "filter_in" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { filter_in[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/" { { 0 { 0 ""} 0 71 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396022609137 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "filter_in\[9\] " "Pin filter_in\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { filter_in[9] } } } { "FIR_filters.bdf" "" { Schematic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/FIR_filters.bdf" { { 144 912 1096 160 "filter_in" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { filter_in[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/" { { 0 { 0 ""} 0 70 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396022609137 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "filter_in\[10\] " "Pin filter_in\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { filter_in[10] } } } { "FIR_filters.bdf" "" { Schematic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/FIR_filters.bdf" { { 144 912 1096 160 "filter_in" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { filter_in[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/" { { 0 { 0 ""} 0 69 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396022609137 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "filter_in\[11\] " "Pin filter_in\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { filter_in[11] } } } { "FIR_filters.bdf" "" { Schematic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/FIR_filters.bdf" { { 144 912 1096 160 "filter_in" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { filter_in[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/" { { 0 { 0 ""} 0 68 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396022609137 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "filter_in\[12\] " "Pin filter_in\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { filter_in[12] } } } { "FIR_filters.bdf" "" { Schematic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/FIR_filters.bdf" { { 144 912 1096 160 "filter_in" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { filter_in[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/" { { 0 { 0 ""} 0 67 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396022609137 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "filter_in\[13\] " "Pin filter_in\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { filter_in[13] } } } { "FIR_filters.bdf" "" { Schematic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/FIR_filters.bdf" { { 144 912 1096 160 "filter_in" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { filter_in[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/" { { 0 { 0 ""} 0 66 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396022609137 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "filter_in\[14\] " "Pin filter_in\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { filter_in[14] } } } { "FIR_filters.bdf" "" { Schematic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/FIR_filters.bdf" { { 144 912 1096 160 "filter_in" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { filter_in[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/" { { 0 { 0 ""} 0 65 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396022609137 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "filter_in\[15\] " "Pin filter_in\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/12.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.0/quartus/bin/pin_planner.ppl" { filter_in[15] } } } { "FIR_filters.bdf" "" { Schematic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/FIR_filters.bdf" { { 144 912 1096 160 "filter_in" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { filter_in[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/" { { 0 { 0 ""} 0 64 6720 7625 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1396022609137 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1396022609137 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FIR_filters.sdc " "Synopsys Design Constraints File file not found: 'FIR_filters.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1396022609770 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1396022609770 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1396022609788 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1396022609788 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1396022609788 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "filter_clock~input (placed in PIN G1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node filter_clock~input (placed in PIN G1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1396022609886 ""}  } { { "FIR_filters.bdf" "" { Schematic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/FIR_filters.bdf" { { 128 920 1096 144 "filter_clock" "" } } } } { "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { filter_clock~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/" { { 0 { 0 ""} 0 4348 6720 7625 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1396022609886 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1396022610505 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1 1396022610507 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1 1396022610508 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1 1396022610512 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1 1396022610515 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1 1396022610518 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1 1396022610547 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1396022610550 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1396022610550 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "55 unused 2.5V 17 38 0 " "Number of I/O pins in group: 55 (unused VREF, 2.5V VCCIO, 17 input, 38 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1396022610555 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1396022610555 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1396022610555 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 24 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1396022610556 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 37 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1396022610556 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 36 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1396022610556 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 36 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1396022610556 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 35 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1396022610556 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 32 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1396022610556 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 38 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1396022610556 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 37 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1396022610556 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1396022610556 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1396022610556 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1396022610637 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1396022617698 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1396022618131 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1396022618145 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1396022624660 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1396022624660 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1396022625930 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X34_Y12 X45_Y23 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X34_Y12 to location X45_Y23" {  } { { "loc" "" { Generic "E:/I_MOCCA/Training_VHDL_3_avril_2014/FIR_filters/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X34_Y12 to location X45_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X34_Y12 to location X45_Y23"} 34 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1396022630810 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1396022630810 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1396022632656 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1396022632659 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1396022632659 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1396022632834 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1396022633675 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1396022633752 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1396022634575 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "548 " "Peak virtual memory: 548 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1396022637431 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 28 17:03:57 2014 " "Processing ended: Fri Mar 28 17:03:57 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1396022637431 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1396022637431 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1396022637431 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1396022637431 ""}
