#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xfa8660 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xfa87f0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0xfa0c80 .functor NOT 1, L_0xfd8df0, C4<0>, C4<0>, C4<0>;
L_0xfd8b50 .functor XOR 1, L_0xfd89f0, L_0xfd8ab0, C4<0>, C4<0>;
L_0xfd8ce0 .functor XOR 1, L_0xfd8b50, L_0xfd8c10, C4<0>, C4<0>;
v0xfd5eb0_0 .net *"_ivl_10", 0 0, L_0xfd8c10;  1 drivers
v0xfd5fb0_0 .net *"_ivl_12", 0 0, L_0xfd8ce0;  1 drivers
v0xfd6090_0 .net *"_ivl_2", 0 0, L_0xfd8950;  1 drivers
v0xfd6150_0 .net *"_ivl_4", 0 0, L_0xfd89f0;  1 drivers
v0xfd6230_0 .net *"_ivl_6", 0 0, L_0xfd8ab0;  1 drivers
v0xfd6360_0 .net *"_ivl_8", 0 0, L_0xfd8b50;  1 drivers
v0xfd6440_0 .var "clk", 0 0;
v0xfd64e0_0 .net "f_dut", 0 0, L_0xfd85f0;  1 drivers
v0xfd6580_0 .net "f_ref", 0 0, L_0xfd7660;  1 drivers
v0xfd6620_0 .var/2u "stats1", 159 0;
v0xfd66c0_0 .var/2u "strobe", 0 0;
v0xfd6760_0 .net "tb_match", 0 0, L_0xfd8df0;  1 drivers
v0xfd6820_0 .net "tb_mismatch", 0 0, L_0xfa0c80;  1 drivers
v0xfd68e0_0 .net "wavedrom_enable", 0 0, v0xfd4470_0;  1 drivers
v0xfd6980_0 .net "wavedrom_title", 511 0, v0xfd4530_0;  1 drivers
v0xfd6a50_0 .net "x1", 0 0, v0xfd45f0_0;  1 drivers
v0xfd6af0_0 .net "x2", 0 0, v0xfd4690_0;  1 drivers
v0xfd6ca0_0 .net "x3", 0 0, v0xfd4780_0;  1 drivers
L_0xfd8950 .concat [ 1 0 0 0], L_0xfd7660;
L_0xfd89f0 .concat [ 1 0 0 0], L_0xfd7660;
L_0xfd8ab0 .concat [ 1 0 0 0], L_0xfd85f0;
L_0xfd8c10 .concat [ 1 0 0 0], L_0xfd7660;
L_0xfd8df0 .cmp/eeq 1, L_0xfd8950, L_0xfd8ce0;
S_0xfa8980 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0xfa87f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0xf94e70 .functor NOT 1, v0xfd4780_0, C4<0>, C4<0>, C4<0>;
L_0xfa90a0 .functor AND 1, L_0xf94e70, v0xfd4690_0, C4<1>, C4<1>;
L_0xfa0cf0 .functor NOT 1, v0xfd45f0_0, C4<0>, C4<0>, C4<0>;
L_0xfd6f40 .functor AND 1, L_0xfa90a0, L_0xfa0cf0, C4<1>, C4<1>;
L_0xfd7010 .functor NOT 1, v0xfd4780_0, C4<0>, C4<0>, C4<0>;
L_0xfd7080 .functor AND 1, L_0xfd7010, v0xfd4690_0, C4<1>, C4<1>;
L_0xfd7130 .functor AND 1, L_0xfd7080, v0xfd45f0_0, C4<1>, C4<1>;
L_0xfd71f0 .functor OR 1, L_0xfd6f40, L_0xfd7130, C4<0>, C4<0>;
L_0xfd7350 .functor NOT 1, v0xfd4690_0, C4<0>, C4<0>, C4<0>;
L_0xfd73c0 .functor AND 1, v0xfd4780_0, L_0xfd7350, C4<1>, C4<1>;
L_0xfd74e0 .functor AND 1, L_0xfd73c0, v0xfd45f0_0, C4<1>, C4<1>;
L_0xfd7550 .functor OR 1, L_0xfd71f0, L_0xfd74e0, C4<0>, C4<0>;
L_0xfd76d0 .functor AND 1, v0xfd4780_0, v0xfd4690_0, C4<1>, C4<1>;
L_0xfd7740 .functor AND 1, L_0xfd76d0, v0xfd45f0_0, C4<1>, C4<1>;
L_0xfd7660 .functor OR 1, L_0xfd7550, L_0xfd7740, C4<0>, C4<0>;
v0xfa0ef0_0 .net *"_ivl_0", 0 0, L_0xf94e70;  1 drivers
v0xfa0f90_0 .net *"_ivl_10", 0 0, L_0xfd7080;  1 drivers
v0xf94ee0_0 .net *"_ivl_12", 0 0, L_0xfd7130;  1 drivers
v0xfd2dd0_0 .net *"_ivl_14", 0 0, L_0xfd71f0;  1 drivers
v0xfd2eb0_0 .net *"_ivl_16", 0 0, L_0xfd7350;  1 drivers
v0xfd2fe0_0 .net *"_ivl_18", 0 0, L_0xfd73c0;  1 drivers
v0xfd30c0_0 .net *"_ivl_2", 0 0, L_0xfa90a0;  1 drivers
v0xfd31a0_0 .net *"_ivl_20", 0 0, L_0xfd74e0;  1 drivers
v0xfd3280_0 .net *"_ivl_22", 0 0, L_0xfd7550;  1 drivers
v0xfd33f0_0 .net *"_ivl_24", 0 0, L_0xfd76d0;  1 drivers
v0xfd34d0_0 .net *"_ivl_26", 0 0, L_0xfd7740;  1 drivers
v0xfd35b0_0 .net *"_ivl_4", 0 0, L_0xfa0cf0;  1 drivers
v0xfd3690_0 .net *"_ivl_6", 0 0, L_0xfd6f40;  1 drivers
v0xfd3770_0 .net *"_ivl_8", 0 0, L_0xfd7010;  1 drivers
v0xfd3850_0 .net "f", 0 0, L_0xfd7660;  alias, 1 drivers
v0xfd3910_0 .net "x1", 0 0, v0xfd45f0_0;  alias, 1 drivers
v0xfd39d0_0 .net "x2", 0 0, v0xfd4690_0;  alias, 1 drivers
v0xfd3a90_0 .net "x3", 0 0, v0xfd4780_0;  alias, 1 drivers
S_0xfd3bd0 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0xfa87f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0xfd43b0_0 .net "clk", 0 0, v0xfd6440_0;  1 drivers
v0xfd4470_0 .var "wavedrom_enable", 0 0;
v0xfd4530_0 .var "wavedrom_title", 511 0;
v0xfd45f0_0 .var "x1", 0 0;
v0xfd4690_0 .var "x2", 0 0;
v0xfd4780_0 .var "x3", 0 0;
E_0xfa34b0/0 .event negedge, v0xfd43b0_0;
E_0xfa34b0/1 .event posedge, v0xfd43b0_0;
E_0xfa34b0 .event/or E_0xfa34b0/0, E_0xfa34b0/1;
E_0xfa3270 .event negedge, v0xfd43b0_0;
E_0xf8e9f0 .event posedge, v0xfd43b0_0;
S_0xfd3eb0 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0xfd3bd0;
 .timescale -12 -12;
v0xfd40b0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xfd41b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0xfd3bd0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xfd4880 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0xfa87f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0xfd7970 .functor AND 1, v0xfd4780_0, v0xfd4690_0, C4<1>, C4<1>;
L_0xfd7c00 .functor AND 1, L_0xfd7970, v0xfd45f0_0, C4<1>, C4<1>;
L_0xfd7df0 .functor NOT 1, v0xfd4780_0, C4<0>, C4<0>, C4<0>;
L_0xfd7e60 .functor AND 1, L_0xfd7df0, v0xfd4690_0, C4<1>, C4<1>;
L_0xfd7f50 .functor NOT 1, v0xfd45f0_0, C4<0>, C4<0>, C4<0>;
L_0xfd7fc0 .functor AND 1, L_0xfd7e60, L_0xfd7f50, C4<1>, C4<1>;
L_0xfd8110 .functor OR 1, L_0xfd7c00, L_0xfd7fc0, C4<0>, C4<0>;
L_0xfd8220 .functor NOT 1, v0xfd4780_0, C4<0>, C4<0>, C4<0>;
L_0xfd82e0 .functor AND 1, L_0xfd8220, v0xfd4690_0, C4<1>, C4<1>;
L_0xfd83a0 .functor AND 1, L_0xfd82e0, v0xfd45f0_0, C4<1>, C4<1>;
L_0xfd84c0 .functor OR 1, L_0xfd8110, L_0xfd83a0, C4<0>, C4<0>;
L_0xfd8580 .functor NOT 1, v0xfd4690_0, C4<0>, C4<0>, C4<0>;
L_0xfd8660 .functor AND 1, v0xfd4780_0, L_0xfd8580, C4<1>, C4<1>;
L_0xfd8720 .functor AND 1, L_0xfd8660, v0xfd45f0_0, C4<1>, C4<1>;
L_0xfd85f0 .functor OR 1, L_0xfd84c0, L_0xfd8720, C4<0>, C4<0>;
v0xfd4a90_0 .net *"_ivl_0", 0 0, L_0xfd7970;  1 drivers
v0xfd4b70_0 .net *"_ivl_10", 0 0, L_0xfd7fc0;  1 drivers
v0xfd4c50_0 .net *"_ivl_12", 0 0, L_0xfd8110;  1 drivers
v0xfd4d40_0 .net *"_ivl_14", 0 0, L_0xfd8220;  1 drivers
v0xfd4e20_0 .net *"_ivl_16", 0 0, L_0xfd82e0;  1 drivers
v0xfd4f50_0 .net *"_ivl_18", 0 0, L_0xfd83a0;  1 drivers
v0xfd5030_0 .net *"_ivl_2", 0 0, L_0xfd7c00;  1 drivers
v0xfd5110_0 .net *"_ivl_20", 0 0, L_0xfd84c0;  1 drivers
v0xfd51f0_0 .net *"_ivl_22", 0 0, L_0xfd8580;  1 drivers
v0xfd5360_0 .net *"_ivl_24", 0 0, L_0xfd8660;  1 drivers
v0xfd5440_0 .net *"_ivl_26", 0 0, L_0xfd8720;  1 drivers
v0xfd5520_0 .net *"_ivl_4", 0 0, L_0xfd7df0;  1 drivers
v0xfd5600_0 .net *"_ivl_6", 0 0, L_0xfd7e60;  1 drivers
v0xfd56e0_0 .net *"_ivl_8", 0 0, L_0xfd7f50;  1 drivers
v0xfd57c0_0 .net "f", 0 0, L_0xfd85f0;  alias, 1 drivers
v0xfd5880_0 .net "x1", 0 0, v0xfd45f0_0;  alias, 1 drivers
v0xfd5920_0 .net "x2", 0 0, v0xfd4690_0;  alias, 1 drivers
v0xfd5b20_0 .net "x3", 0 0, v0xfd4780_0;  alias, 1 drivers
S_0xfd5c90 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0xfa87f0;
 .timescale -12 -12;
E_0xfa3700 .event anyedge, v0xfd66c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xfd66c0_0;
    %nor/r;
    %assign/vec4 v0xfd66c0_0, 0;
    %wait E_0xfa3700;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xfd3bd0;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xfd45f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd4690_0, 0;
    %assign/vec4 v0xfd4780_0, 0;
    %wait E_0xfa3270;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xf8e9f0;
    %load/vec4 v0xfd4780_0;
    %load/vec4 v0xfd4690_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xfd45f0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xfd45f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd4690_0, 0;
    %assign/vec4 v0xfd4780_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0xfa3270;
    %fork TD_tb.stim1.wavedrom_stop, S_0xfd41b0;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xfa34b0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0xfd45f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfd4690_0, 0;
    %assign/vec4 v0xfd4780_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xfa87f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfd6440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfd66c0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xfa87f0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xfd6440_0;
    %inv;
    %store/vec4 v0xfd6440_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xfa87f0;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0xfd43b0_0, v0xfd6820_0, v0xfd6ca0_0, v0xfd6af0_0, v0xfd6a50_0, v0xfd6580_0, v0xfd64e0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xfa87f0;
T_7 ;
    %load/vec4 v0xfd6620_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xfd6620_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xfd6620_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0xfd6620_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xfd6620_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xfd6620_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xfd6620_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xfa87f0;
T_8 ;
    %wait E_0xfa34b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xfd6620_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfd6620_0, 4, 32;
    %load/vec4 v0xfd6760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xfd6620_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfd6620_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xfd6620_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfd6620_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xfd6580_0;
    %load/vec4 v0xfd6580_0;
    %load/vec4 v0xfd64e0_0;
    %xor;
    %load/vec4 v0xfd6580_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xfd6620_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfd6620_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xfd6620_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfd6620_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth1/machine/truthtable1/iter0/response1/top_module.sv";
