

================================================================
== Vitis HLS Report for 'array_io'
================================================================
* Date:           Sat Mar 18 17:17:25 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        array_io_prj
* Solution:       RollDualPort (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.602 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       35|       35|  0.140 us|  0.140 us|   36|   36|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- For_Loop  |       33|       33|         3|          1|          1|    32|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       91|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        0|     -|       64|        4|    0|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|       30|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       94|      140|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory|       Module      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    |acc_U  |acc_RAM_AUTO_1R1W  |        0|  64|   4|    0|     8|   32|     1|          256|
    +-------+-------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total  |                   |        0|  64|   4|    0|     8|   32|     1|          256|
    +-------+-------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |acc_d0                     |         +|   0|  0|  39|          32|          32|
    |add_ln65_fu_103_p2         |         +|   0|  0|  13|           6|           1|
    |add_ln69_fu_143_p2         |         +|   0|  0|  23|          16|          16|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |ap_condition_106           |       and|   0|  0|   2|           1|           1|
    |icmp_ln65_fu_97_p2         |      icmp|   0|  0|  10|           6|           7|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  91|          63|          60|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    6|         12|
    |d_o_blk_n                |   9|          2|    1|          2|
    |i_fu_48                  |   9|          2|    6|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   15|         30|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |acc_addr_reg_160                  |   3|   0|    3|          0|
    |add_ln69_reg_171                  |  16|   0|   16|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_48                           |   6|   0|    6|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  30|   0|   30|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|      array_io|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|      array_io|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|      array_io|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|      array_io|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|      array_io|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|      array_io|  return value|
|d_o_din       |  out|   16|     ap_fifo|           d_o|       pointer|
|d_o_full_n    |   in|    1|     ap_fifo|           d_o|       pointer|
|d_o_write     |  out|    1|     ap_fifo|           d_o|       pointer|
|d_i_address0  |  out|    5|   ap_memory|           d_i|         array|
|d_i_ce0       |  out|    1|   ap_memory|           d_i|         array|
|d_i_q0        |   in|   16|   ap_memory|           d_i|         array|
+--------------+-----+-----+------------+--------------+--------------+

