
Release 14.7 - Simulation Model Generator Xilinx EDK 14.7 Build EDK_P.20131013
 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line: simgen -p xc4vsx55ff1148-10 -lang verilog -intstyle ise -pe
microblaze_0 ../workspace/br0101/Debug/br0101.elf -msg __xps/ise/xmsgprops.lst
-s isim -tb -X F:/Programs/Verilog/FPGA_Group/test_br0101/microblaze/ -m
behavioral microblaze.mhs 

MHS file              : \...\Verilog\FPGA_Group\test_br0101\microblaze.mhs
Language (-lang)      : Verilog 
Flow (-flow)      : ISE 
Simulation Model (-m) : Behavioral
Simulator (-s)        : ISE Simulator (ISIM)
Part (-p) [ family ]  : xc4vsx55ff1148-10 [ virtex4 ]
External memory simulation (-external_mem_sim) : FALSE 

Output directory (-od): F:\Programs\Verilog\FPGA_Group\test_br0101\


Simulation Model Generator started ...

Reading MHS file ...
INFO:EDK - File "\Programs\Verilog\FPGA_Group\test_br0101\microblaze.mhs" could
   not be opened for reading
ERROR:EDK - Error parsing MHS file
