*******************************************************************

  Operator    [gopIOGDDR]

  Abstract  []

  Revision History:

********************************************************************************/
gate
operator gopIOGDDR
{
    parameter
    (
        string MIPI_MODE        = "FALSE",
        string DOMODE           = "DD",
        string MODE             = "DDR0",
        bit    GRS_EN           = 1'b0,
        bit    IDDR_LRS_EN      = 1'b0,
        bit    ODDR_LRS_EN      = 1'b0,
        bit    CP_TSDDR_SR      = 1'b0,
        bit    WL_EXTEND        = 1'b0,
        bit    CLK_I_INV        = 1'b0,
        bit    CLK_O_INV        = 1'b0,
        bit    LRS_INV          = 1'b0
    );
    port
    (
        input   D[7:0],
        input   T[3:0],        

        output  Q[7:0],
        output  OUT,

        input   SERCLK /*pragma PAP_ARC_GOP_CTRL_PIN="IOCLK"*/,
        input   SYSCLK /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK|COLCLK"*/,
        input   RESET /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,

        input   PADI,
        output  PADO,
        output  PADT,
        output  INCK,
        output  DO_OUT,
        output  TO_OUT,
        
        input  MI,
        output MO
    );
};

implementation impl of gopIOGDDR
{
    string iddr_mode = "IGDDR";
    string oddr_mode = "OGDDR";
    bit    iclk[1:0] = 2'b00;
    bit    oclk[1:0] = 2'b00;
    bit    serclk    = 1'b0;
    
    if (MODE == "DDR0")
    {
        iddr_mode = "IGDDR";
        oddr_mode = "OGDDR";
        iclk = 2'b10;
        serclk = 1'b0;
        oclk   = 2'b00;
    }
    else if (MODE == "DDR4")
    {
        iddr_mode = "IGDES4";
        oddr_mode = "OGSER4";
        iclk = 2'b10;
        serclk = 1'b0;
        oclk   = 2'b11;
    }
    else if (MODE == "DDR7")
    {
        iddr_mode = "IGDES7";
        oddr_mode = "OGSER7";
        iclk = 2'b10;
        serclk = 1'b0;
        oclk   = 2'b11;
    }
    else if (MODE == "DDR8")
    {
        iddr_mode = "IGDES8";
        oddr_mode = "OGSER8";
        iclk = 2'b10;
        serclk = 1'b0;
        oclk   = 2'b11;
    }
        
    device devIOGSD8IOLA gate_iogddriol
        parameter map
        (
            CP_IDDR_MODE  =>   iddr_mode,
            CP_DOMODE     =>   MIPI_MODE == "FALSE" ? DOMODE : "DD",
            CP_ICLK_SEL   =>   iclk,
            CP_OCLK_SEL   =>   oclk,
            CP_ODDR_MODE  =>   oddr_mode,
            CP_SERCLK_SEL =>   serclk,
            
            CP_GRS_DIS    =>   GRS_EN == 1'b0 ? "FALSE" : "TRUE",
            CP_INLRS_EN   =>   IDDR_LRS_EN == 1'b0 ? "DISABLE" : "ENABLE",
            CP_OUTLRS_EN  =>   ODDR_LRS_EN == 1'b0 ? "DISABLE" : "ENABLE",
            CP_TSDDR_SR   =>   CP_TSDDR_SR == 1'b0 ? "RESET" : "SET",
            CP_INCLK_POL  =>   CLK_I_INV   == 1'b0 ? "FALSE" : "TRUE",
            CP_OUTCLK_POL =>   CLK_O_INV   == 1'b0 ? "FALSE" : "TRUE",
            CP_LRS_POL    =>   LRS_INV     == 1'b0 ? "FALSE" : "TRUE",
            CP_WL_EXT     =>   WL_EXTEND   == 1'b0 ? "FALSE" : "TRUE",
            CP_MIPI_EN    =>   MIPI_MODE == "FALSE" ? "DISABLE" : "ENABLE"
        )
        
        port map 
        (
            RX_DATA      =>   Q,
            RX_DATA_DD   =>   OUT,
        
            TX_DATA      =>   D,
            TS_CTRL      =>   T,
        
            CLK_IO       =>   SERCLK,
            CLK_SYS      =>   SYSCLK,
            LRS          =>   RESET,
            
            DI           =>   PADI,
            DO           =>   PADO, 
            TO           =>   PADT,
            INCK         =>   INCK,
            DO_OUT       =>   DO_OUT,
            TO_OUT       =>   TO_OUT,
           
            MIPI_SW_DYN_O =>  MO,
            MIPI_SW_DYN_I =>  MI
        );   
};
