/* Copyright 2011-2016 Tyler Gilbert; 
 * This file is part of Stratify OS.
 *
 * Stratify OS is free software: you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation, either version 3 of the License, or
 * (at your option) any later version.
 *
 * Stratify OS is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with Stratify OS.  If not, see <http://www.gnu.org/licenses/>.
 * 
 * 
 */

#include "mcu/mcu.h"
#include "mcu/core.h"

#if MCU_DMA_CHANNELS > 0

typedef struct {
	mcu_event_handler_t handler;
} dma_local_t;

static dma_local_t dma_local[MCU_DMA_CHANNELS] MCU_SYS_MEM;
static LPC_GPDMACH_Type * dma_regs[MCU_DMA_CHANNELS] = MCU_DMA_CHANNEL_REGS;

void _mcu_dma_init(int mode){
	//Power up the DMA
	_mcu_lpc_core_enable_pwr(PCGPDMA);
	//Enable the controller
	LPC_GPDMA->CONFIG = (1<<0);
	//Enable the interrupts
	_mcu_cortexm_priv_enable_irq((void*)DMA_IRQn);
}

void _mcu_dma_exit(){
	//disable the DMA
	LPC_GPDMA->CONFIG = 0;
	//Power down the DMA
	_mcu_lpc_core_disable_pwr(PCGPDMA);
}

int _mcu_dma_halttransfer(int chan){
	LPC_GPDMACH_Type * channel_regs;
	//Get the channel registers
	if ( chan < 0 ){
		return -1;
	}

	if ( chan > MCU_DMA_CHANNELS ){
		return -1;
	}

	channel_regs = dma_regs[chan];
	channel_regs->CConfig = 0;
	return chan;
}


void _mcu_core_dma_isr(){
	int i;
	//Execute the channel callbacks if they are available
	for(i=0; i < MCU_DMA_CHANNELS; i++){
		if ( LPC_GPDMA->INTTCSTAT & (1<<i) ){ //If there is an interrupt on the channel, check for the callback
			LPC_GPDMA->INTTCCLEAR = (1<<i);
			mcu_execute_event_handler(&(dma_local[i].handler), 0);
		}

		if ( LPC_GPDMA->INTERRSTAT & (1<<i) ){
			LPC_GPDMA->INTERRCLR = (1<<i);
			mcu_execute_event_handler(&(dma_local[i].handler), (mcu_event_t)1);
		}
	}
}

int _mcu_dma_transferlist(int operation,
		int chan,
		dma_lli_t * linked_list,
		mcu_callback_t callback,
		void * context,
		u32 dest_periph,
		u32 src_periph
		){
	LPC_GPDMACH_Type * channel_regs;

	//Get the channel registers
	channel_regs = dma_regs[chan];
	if (channel_regs == NULL ){
		//This is not a valid channel
		return -1;
	}

	if ( (LPC_GPDMA->ENBLDCHNS & (1<<chan)) ){
		//Channel is busy
		return -1;
	}

	//Clear pending interrupts
	LPC_GPDMA->INTTCCLEAR |= (1<<chan);
	LPC_GPDMA->INTERRCLR |= (1<<chan);

	//Set up the transfer
	channel_regs->CSrcAddr = (u32)linked_list->src;
	channel_regs->CDestAddr = (u32)linked_list->dest;
	channel_regs->CControl = linked_list->ctrl;
	channel_regs->CLLI = (u32)linked_list->next;

	//Set the callback value
	if( _mcu_cortexm_priv_validate_callback(callback) < 0 ){
		return -1;
	}

	dma_local[chan].handler.callback = callback;
	dma_local[chan].handler.context = context;

#if MCU_DMA_API == 1
	//dest_periph and src_periph need to set DMA MUX registers


#endif

	//Start the transfer
	channel_regs->CConfig = DMA_CFG_SRC_PERIPH(src_periph)|
			DMA_CFG_DEST_PERIPH(dest_periph)|
			DMA_CFG_TRANSFER_TYPE(operation)|
			DMA_CFG_ENABLE_IE|
			DMA_CFG_ENABLE_ITC|
			DMA_CFG_ENABLE_CHAN;

	return chan;
}

int _mcu_dma_transfer(int operation,
		int chan,
		void * dest,
		const void * src,
		int ctrl,
		mcu_callback_t cb,
		void * context,
		u32 dest_periph,
		u32 src_periph){
	dma_lli_t list;
	list.src = src;
	list.dest = dest;
	list.ctrl = ctrl;
	list.next = NULL;


	//If there is a callback, enable the interrupt
	if ( cb != 0 ){
		list.ctrl |= DMA_CTRL_ENABLE_TERMINAL_COUNT_INT;
	}

	return _mcu_dma_transferlist(operation, chan, &list, cb, context, dest_periph, src_periph);
}

#endif

