Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.1 (lin64) Build 881834 Fri Apr  4 14:00:25 MDT 2014
| Date         : Mon May  2 20:28:25 2016
| Host         : bdbm11 running 64-bit Ubuntu 14.04.3 LTS
| Command      : report_control_sets -verbose -file mkBridge_control_sets_placed.rpt
| Design       : mkBridge
| Device       : xc7vx485t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   313 |
| Minimum Number of register sites lost to control set restrictions |   636 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2027 |          765 |
| No           | No                    | Yes                    |             367 |          125 |
| No           | Yes                   | No                     |            5319 |         1932 |
| Yes          | No                    | No                     |            2649 |          736 |
| Yes          | No                    | Yes                    |             114 |           24 |
| Yes          | Yes                   | No                     |            3432 |         1016 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                    Clock Signal                    |                                                       Enable Signal                                                       |                                                Set/Reset Signal                                               | Slice Load Count | Bel Load Count |
+----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  scemi_uclkgen/p_0_in                              | scemi_settabledut_softrst_resp_res_fifo/dGDeqPtr0                                                                         |                                                                                                               |                1 |              1 |
|  scemi_pcie_ep/ext_clk.pipe_clock_i/O1             |                                                                                                                           | scemi_epReset250/O1                                                                                           |                1 |              1 |
|  scemi_pcie_ep/ext_clk.pipe_clock_i/CLK            |                                                                                                                           |                                                                                                               |                1 |              1 |
|  scemi_pcie_ep/ext_clk.pipe_clock_i/CLK            |                                                                                                                           | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/n_0_dclk_rst_reg1_i_1           |                1 |              1 |
|  scemi_clkgen_clkout0buffer$O                      |                                                                                                                           | scemi_epReset250/O1                                                                                           |                1 |              1 |
|  scemi_clk_port_scemi_clkgen/p_0_in                |                                                                                                                           | scemi_rstgen_inv_rstgen/rstSync/O2                                                                            |                1 |              2 |
| ~scemi_scemi_clkgen_clkout0buf$O                   |                                                                                                                           | scemi_network_status/rstSync/O1                                                                               |                1 |              2 |
|  scemi_pcie_ep/ext_clk.pipe_clock_i/O1             |                                                                                                                           | scemi_pcie_ep/pcie_7x_v1_10_i/n_0_user_reset_out_i_1                                                          |                1 |              2 |
|  scemi_uclkgen/p_0_in                              |                                                                                                                           | scemi_rstgen_inv_rstgen/rstSync/O2                                                                            |                1 |              2 |
|  scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_OOBCLK_IN |                                                                                                                           | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/O15                                                     |                1 |              2 |
|  scemi_clk_port_scemi_clkgen/p_0_in                | scemi_settabledut_dut_dutIfc_didreset/sENQ                                                                                |                                                                                                               |                1 |              2 |
|  scemi_clkgen_clkout0buffer$O                      |                                                                                                                           | scemi_bridge/pbb_arbiter/tlp_out_dma_fifo/n_0_data0_reg[135]_i_1__0                                           |                1 |              4 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_csr_rd_addr_queue/pbb_csr_completion_tlp_valids_2$D_IN                                                   | scemi_bridge/pbb_csr_rd_addr_queue/O75                                                                        |                2 |              4 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_csr_rd_addr_queue/pbb_csr_completion_tlp_valids_3$D_IN                                                   | scemi_bridge/pbb_csr_rd_addr_queue/O43                                                                        |                2 |              4 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_csr_rd_addr_queue/pbb_csr_completion_tlp_valids_3$D_IN                                                   | scemi_bridge/pbb_csr_rd_addr_queue/O80                                                                        |                2 |              4 |
|  scemi_clkgen_clkout0buffer$O                      |                                                                                                                           | scemi_bridge/pbb_arbiter/tlp_out_cfg_fifo/n_0_data0_reg[139]_i_1                                              |                1 |              4 |
|  scemi_clkgen_clkout0buffer$O                      |                                                                                                                           | scemi_bridge/pbb_arbiter/tlp_out_cfg_fifo/n_0_data0_reg[135]_i_1                                              |                1 |              4 |
|  scemi_clkgen_clkout0buffer$O                      |                                                                                                                           | scemi_bridge/pbb_arbiter/tlp_out_dma_fifo/n_0_data0_reg[139]_i_1__0                                           |                1 |              4 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_csr_rd_addr_queue/pbb_csr_completion_tlp_valids_0$D_IN                                                   | scemi_bridge/pbb_csr_rd_addr_queue/O41                                                                        |                1 |              4 |
|  scemi_clkgen_clkout0buffer$O                      |                                                                                                                           | scemi_bridge/pbb_arbiter/tlp_out_dma_fifo/n_0_data0_reg[131]_i_1                                              |                1 |              4 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_csr_rd_addr_queue/pbb_csr_completion_tlp_valids_2$D_IN                                                   | scemi_bridge/pbb_csr_rd_addr_queue/O74                                                                        |                2 |              4 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_csr_rd_addr_queue/pbb_csr_completion_tlp_valids_1$D_IN                                                   | scemi_bridge/pbb_csr_rd_addr_queue/O79                                                                        |                1 |              4 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_csr_rd_addr_queue/pbb_csr_completion_tlp_valids_1$D_IN                                                   | scemi_bridge/pbb_csr_rd_addr_queue/O42                                                                        |                2 |              4 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_csr_rd_addr_queue/pbb_csr_completion_tlp_valids_0$D_IN                                                   | scemi_bridge/pbb_csr_rd_addr_queue/O78                                                                        |                1 |              4 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_dispatcher/tlp_in_cfg_fifo/E[0]                                                                          | scemi_bridge/pbb_dispatcher/tlp_in_cfg_fifo/SR[0]                                                             |                1 |              4 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_dispatcher/tlp_in_cfg_fifo/O54[0]                                                                        | scemi_epReset125/O1                                                                                           |                4 |              4 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_dispatcher/tlp_in_cfg_fifo/O26[0]                                                                        | scemi_bridge/pbb_dispatcher/tlp_in_cfg_fifo/O25                                                               |                2 |              4 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_dispatcher/tlp_in_dma_fifo/O28[0]                                                                        |                                                                                                               |                2 |              4 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/O84                                                                                                          | scemi_epReset125/O1                                                                                           |                2 |              4 |
|  scemi_clk_port_scemi_clkgen/p_0_in                |                                                                                                                           |                                                                                                               |                1 |              4 |
|  scemi_pcie_ep/ext_clk.pipe_clock_i/CLK            | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp.pipe_drp_i/n_0_index[4]_i_1__4                | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                   |                1 |              5 |
|  scemi_pcie_ep/ext_clk.pipe_clock_i/CLK            | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/n_0_index[4]_i_1__3                | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                   |                1 |              5 |
|  scemi_pcie_ep/ext_clk.pipe_clock_i/O1             |                                                                                                                           | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/O15                                                     |                3 |              5 |
|  scemi_pcie_ep/ext_clk.pipe_clock_i/CLK            | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/n_0_index[4]_i_1__2                | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                   |                2 |              5 |
|  scemi_pcie_ep/ext_clk.pipe_clock_i/CLK            | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp.pipe_drp_i/n_0_index[4]_i_1__1                | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                   |                1 |              5 |
|  scemi_pcie_ep/ext_clk.pipe_clock_i/CLK            | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/n_0_index[4]_i_1__0                | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                   |                1 |              5 |
|  scemi_pcie_ep/ext_clk.pipe_clock_i/CLK            | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/n_0_index[4]_i_1                   | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                   |                1 |              5 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_scemi_clkgen_rCount$EN                                                                                              | scemi_user_reset_half/O1                                                                                      |                3 |              5 |
|  scemi_pcie_ep/ext_clk.pipe_clock_i/CLK            | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp.pipe_drp_i/n_0_index[4]_i_1__5                | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                   |                1 |              5 |
|  scemi_pcie_ep/ext_clk.pipe_clock_i/CLK            | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/n_0_index[4]_i_1__6                | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                   |                2 |              5 |
|  scemi_uclkgen/p_0_in                              | scemi_settabledut_softrst_req_res_fifo/CAN_FIRE_RL_scemi_settabledut_softrst_req_connect_res_mkConnectionGetPut           | scemi_rstgen_inv_rstgen/rstSync/O1                                                                            |                1 |              5 |
|  usrClk_mmcm_clkout0buffer$O                       |                                                                                                                           | scemi_settabledut_dut_dutIfc_m_dut/rst_usr/SR[0]                                                              |                1 |              5 |
|  scemi_scemi_clkgen_clkout0buf$O                   |                                                                                                                           | scemi_network_status/rstSync/n_0_reset_hold[4]_i_1                                                            |                1 |              5 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_dispatcher/tlp_in_dma_fifo/O33[0]                                                                        | scemi_bridge/n_0_pbb_dma_wr_buffer_queue_rRdPtr[5]_i_1                                                        |                2 |              5 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_dma_last_tag_queue/n_0_tail[4]_i_1                                                                       | scemi_epReset125/O1                                                                                           |                2 |              5 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_dma_last_tag_queue/n_0_head[4]_i_1                                                                       | scemi_epReset125/O1                                                                                           |                2 |              5 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_dma_last_tag_queue/n_0_D_OUT[4]_i_1                                                                      |                                                                                                               |                2 |              5 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_dma_last_tag_queue/O9[0]                                                                                 | scemi_bridge/n_0_pbb_dma_write_buffers_level[4]_i_1                                                           |                2 |              5 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_dma_last_tag_queue/O7[0]                                                                                 | scemi_bridge/pbb_dma_last_tag_queue/O11[0]                                                                    |                1 |              5 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_dma_last_completion_tag$EN                                                                               | scemi_bridge/n_0_pbb_dma_last_completion_tag[4]_i_1                                                           |                2 |              5 |
|  scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_OOBCLK_IN | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst/n_0_reg_state_eios_det[4]_i_1__6  | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/phy_rdy_n_int                                                          |                3 |              5 |
|  scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_OOBCLK_IN | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst/n_0_reg_state_eios_det[4]_i_1__3  | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/phy_rdy_n_int                                                          |                1 |              5 |
|  scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_OOBCLK_IN | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/gt_rx_valid_filter[5].GT_RX_VALID_FILTER_7x_inst/n_0_reg_state_eios_det[4]_i_1__4  | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/phy_rdy_n_int                                                          |                1 |              5 |
|  scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_OOBCLK_IN | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst/n_0_reg_state_eios_det[4]_i_1__1  | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/phy_rdy_n_int                                                          |                1 |              5 |
|  scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_OOBCLK_IN | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/gt_rx_valid_filter[6].GT_RX_VALID_FILTER_7x_inst/n_0_reg_state_eios_det[4]_i_1__5  | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/phy_rdy_n_int                                                          |                1 |              5 |
|  scemi_clk_port_scemi_clkgen/p_0_in                | scemi_settabledut_softrst_req_res_fifo/dGDeqPtr0                                                                          | scemi_rstgen_inv_rstgen/rstSync/O1                                                                            |                1 |              5 |
|  scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_OOBCLK_IN | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/n_0_reg_state_eios_det[4]_i_1__0  | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/phy_rdy_n_int                                                          |                1 |              5 |
|  scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_OOBCLK_IN | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst/n_0_reg_state_eios_det[4]_i_1     | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/phy_rdy_n_int                                                          |                1 |              5 |
|  scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_OOBCLK_IN | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst/n_0_reg_state_eios_det[4]_i_1__2  | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/phy_rdy_n_int                                                          |                1 |              5 |
|  scemi_clk_port_scemi_clkgen/p_0_in                |                                                                                                                           | scemi_settabledut_dut_dutIfc_m_dut/rst_usr/SR[0]                                                              |                1 |              5 |
|  scemi_pcie_ep/ext_clk.pipe_clock_i/CLK            | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/n_0_crscode[5]_i_1__0 | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                   |                3 |              6 |
|  scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_OOBCLK_IN | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/n_0_txeq_preset[17]_i_1              |                                                                                                               |                2 |              6 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_dispatcher/tlp_in_dma_fifo/O31[0]                                                                        | scemi_bridge/n_0_pbb_dma_wr_buffer_queue_rRdPtr[5]_i_1                                                        |                1 |              6 |
|  scemi_clk_port_scemi_clkgen/p_0_in                | scemi_processor_req_res_fifo/dGDeqPtr0                                                                                    | scemi_rstgen_inv_rstgen/rstSync/O1                                                                            |                1 |              6 |
|  scemi_uclkgen/p_0_in                              | scemi_processor_req_res_fifo/CAN_FIRE_RL_scemi_processor_req_connect_res_mkConnectionGetPut                               | scemi_rstgen_inv_rstgen/rstSync/O1                                                                            |                1 |              6 |
|  scemi_uclkgen/p_0_in                              | scemi_processor_resp_res_fifo/dGDeqPtr0                                                                                   | scemi_processor_resp_res_fifo/O1                                                                              |                1 |              6 |
|  scemi_uclkgen/p_0_in                              | scemi_setkey_res_fifo/CAN_FIRE_RL_scemi_setkey_connect_res_mkConnectionGetPut                                             | scemi_rstgen_inv_rstgen/rstSync/O1                                                                            |                2 |              6 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_dispatcher/tlp_in_dma_fifo/O27[0]                                                                        | scemi_bridge/n_0_pbb_dma_wr_buffer_queue_rRdPtr[5]_i_1                                                        |                1 |              6 |
|  scemi_clk_port_scemi_clkgen/p_0_in                | scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/dGDeqPtr0                                                                    | scemi_settabledut_dut_dutIfc_m_dut/rst_usr/SR[0]                                                              |                1 |              6 |
|  scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_OOBCLK_IN | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/n_0_txeq_preset[17]_i_1__0           |                                                                                                               |                3 |              6 |
|  scemi_uclkgen/p_0_in                              | scemi_settabledut_softrst_resp_res_fifo/dGDeqPtr0                                                                         | scemi_processor_resp_res_fifo/O1                                                                              |                1 |              6 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_dma_last_tag_queue/E[0]                                                                                  | scemi_bridge/n_0_pbb_dma_wr_buffer_queue_rRdPtr[5]_i_1                                                        |                2 |              6 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_dispatcher/tlp_in_cfg_fifo/O26[0]                                                                        | scemi_epReset125/O1                                                                                           |                5 |              6 |
|  usrClk_mmcm_clkout0buffer$O                       | scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/CAN_FIRE_RL_getResponse                                                      | scemi_settabledut_dut_dutIfc_m_dut/rst_usr/SR[0]                                                              |                1 |              6 |
|  scemi_clk_port_scemi_clkgen/p_0_in                | scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/CAN_FIRE_RL_scemi_processor_resp_connect_get_mkConnectionGetPut              | scemi_processor_resp_res_fifo/O1                                                                              |                1 |              6 |
|  scemi_clk_port_scemi_clkgen/p_0_in                | scemi_settabledut_dut_dutIfc_didreset/sENQ                                                                                | scemi_processor_resp_res_fifo/O1                                                                              |                1 |              6 |
|  scemi_clk_port_scemi_clkgen/p_0_in                | scemi_setkey_res_fifo/dGDeqPtr0                                                                                           | scemi_rstgen_inv_rstgen/rstSync/O1                                                                            |                2 |              6 |
|  scemi_clk_port_scemi_clkgen/p_0_in                | scemi_settabledut_dut_dutIfc_m_dut/toKeySyncQ/CAN_FIRE_RL_scemi_setkey_connect_put_mkConnectionGetPut                     | scemi_settabledut_dut_dutIfc_myrst/rstSync/O2                                                                 |                1 |              6 |
|  scemi_clk_port_scemi_clkgen/p_0_in                | scemi_settabledut_dut_dutIfc_m_dut/toSyncQ/CAN_FIRE_RL_scemi_processor_req_connect_put_mkConnectionGetPut                 | scemi_settabledut_dut_dutIfc_myrst/rstSync/O2                                                                 |                2 |              6 |
|  scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_OOBCLK_IN | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/n_0_txeq_preset[17]_i_1__2           |                                                                                                               |                2 |              6 |
|  usrClk_mmcm_clkout0buffer$O                       | scemi_settabledut_dut_dutIfc_m_dut/toSyncQ/dGDeqPtr0                                                                      | scemi_settabledut_dut_dutIfc_myrst/rstSync/O2                                                                 |                1 |              6 |
|  usrClk_mmcm_clkout0buffer$O                       | scemi_settabledut_dut_dutIfc_m_dut/toKeySyncQ/dGDeqPtr0                                                                   | scemi_settabledut_dut_dutIfc_myrst/rstSync/O2                                                                 |                1 |              6 |
|  scemi_pcie_ep/ext_clk.pipe_clock_i/CLK            | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i/n_0_crscode[5]_i_1    | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                   |                2 |              6 |
|  scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_OOBCLK_IN | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/n_0_txeq_preset[17]_i_1__4           |                                                                                                               |                2 |              6 |
|  scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_OOBCLK_IN | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/n_0_txeq_preset[17]_i_1__5           |                                                                                                               |                3 |              6 |
|  scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_OOBCLK_IN | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/n_0_txeq_preset[17]_i_1__1           |                                                                                                               |                1 |              6 |
|  scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_OOBCLK_IN | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/n_0_txeq_preset[17]_i_1__6           |                                                                                                               |                1 |              6 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_dma_rd_buffer_queue_rRdPtr$EN                                                                            | scemi_bridge/n_0_pbb_dma_wr_buffer_queue_rRdPtr[5]_i_1                                                        |                2 |              6 |
|  scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_OOBCLK_IN | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/n_0_txeq_preset[17]_i_1__3           |                                                                                                               |                5 |              6 |
|  scemi_clkgen_clkout0buffer$O                      | MUX_scemi_scemi_clkgen_rReset$write_1__SEL_2                                                                              | scemi_user_reset_half/SR[0]                                                                                   |                3 |              7 |
|  scemi_clkgen_clkout0buffer$O                      |                                                                                                                           | scemi_bridge/n_0_pbb_dma_rIdleCount[6]_i_1                                                                    |                3 |              7 |
|  scemi_clkgen_clkout0buffer$O                      |                                                                                                                           | scemi_pcie_ep/pcie_7x_v1_10_i/SR[0]                                                                           |                3 |              7 |
|  scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_OOBCLK_IN |                                                                                                                           | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/n_0_reg_clock_locked_i_1                                               |                2 |              7 |
|  scemi_clk_port_scemi_clkgen/p_0_in                |                                                                                                                           | scemi_settabledut_dut_dutIfc_myrst/rstSync/ASSERT_OUT                                                         |                1 |              7 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_csr_rd_addr_queue/E[0]                                                                                   |                                                                                                               |                5 |              8 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/p_344_in                                                                                                     | scemi_bridge/n_0_pbb_dma_dma_write_req_tlp_values_3[7]_i_1                                                    |                3 |              8 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/p_344_in                                                                                                     | scemi_bridge/n_0_pbb_dma_dma_write_req_tlp_values_13[7]_i_1                                                   |                2 |              8 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/p_344_in                                                                                                     | scemi_bridge/n_0_pbb_dma_dma_write_req_tlp_values_10[7]_i_1                                                   |                3 |              8 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/p_344_in                                                                                                     | scemi_bridge/n_0_pbb_dma_dma_write_req_tlp_values_12[7]_i_1                                                   |                4 |              8 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_dma_msg_len_out/O74                                                                                      | scemi_bridge/pbb_dma_msg_len_out/O85                                                                          |                2 |              8 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_dispatcher/tlp_in_cfg_fifo/O58[0]                                                                        | scemi_epReset125/O1                                                                                           |                6 |              8 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_csr_rd_addr_queue/O77[0]                                                                                 |                                                                                                               |                4 |              8 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_csr_rd_addr_queue/O8[0]                                                                                  |                                                                                                               |                4 |              8 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/p_344_in                                                                                                     | scemi_bridge/n_0_pbb_dma_dma_write_req_tlp_values_9[7]_i_1                                                    |                3 |              8 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/p_344_in                                                                                                     | scemi_bridge/n_0_pbb_dma_dma_write_req_tlp_values_14[7]_i_1                                                   |                3 |              8 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/O54[0]                                                                                                       |                                                                                                               |                4 |              8 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_csr_rd_addr_queue/O11[0]                                                                                 |                                                                                                               |                3 |              8 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_csr_rd_addr_queue/O12[0]                                                                                 |                                                                                                               |                2 |              8 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_csr_rd_addr_queue/O25[0]                                                                                 |                                                                                                               |                3 |              8 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_csr_rd_addr_queue/O26[0]                                                                                 |                                                                                                               |                3 |              8 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_csr_rd_addr_queue/O27[0]                                                                                 |                                                                                                               |                4 |              8 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_csr_rd_addr_queue/O28[0]                                                                                 |                                                                                                               |                3 |              8 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_csr_rd_addr_queue/O29[0]                                                                                 |                                                                                                               |                5 |              8 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_csr_rd_addr_queue/O30[0]                                                                                 |                                                                                                               |                3 |              8 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_csr_rd_addr_queue/O31[0]                                                                                 |                                                                                                               |                3 |              8 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/p_344_in                                                                                                     | scemi_bridge/n_0_pbb_dma_dma_write_req_tlp_values_4[7]_i_1                                                    |                2 |              8 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_dma_msg_len_out/E[0]                                                                                     | scemi_epReset125/O1                                                                                           |                3 |              8 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/p_344_in                                                                                                     | scemi_bridge/n_0_pbb_dma_dma_write_req_tlp_values_7[7]_i_1                                                    |                1 |              8 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_dma_last_tag_queue/p_0_in8_out                                                                           |                                                                                                               |                1 |              8 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/p_344_in                                                                                                     | scemi_bridge/n_0_pbb_dma_dma_write_req_tlp_values_6[7]_i_1                                                    |                1 |              8 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/O71[0]                                                                                                       | scemi_epReset125/O1                                                                                           |                3 |              8 |
|  scemi_pcie_ep/ext_clk.pipe_clock_i/O1             | scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/n_0_m_axis_rx_tdata[63]_i_1               | scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/n_0_m_axis_rx_tuser[14]_i_1   |                3 |              8 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/p_344_in                                                                                                     | scemi_bridge/n_0_pbb_dma_dma_write_req_tlp_values_5[7]_i_1                                                    |                2 |              8 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/p_344_in                                                                                                     | scemi_bridge/n_0_pbb_dma_dma_write_req_tlp_values_2[7]_i_1                                                    |                3 |              8 |
|  scemi_uclkgen/p_0_in                              | scemi_settabledut_dut_prb_control_enff/O4[0]                                                                              | scemi_rstgen_inv_rstgen/rstSync/O1                                                                            |                4 |              8 |
|  scemi_uclkgen/p_0_in                              | scemi_settabledut_dut_prb_control_enff/O2[0]                                                                              | scemi_rstgen_inv_rstgen/rstSync/O1                                                                            |                3 |              8 |
|  scemi_uclkgen/p_0_in                              | scemi_settabledut_dut_prb_control_enff/E[0]                                                                               | scemi_rstgen_inv_rstgen/rstSync/O1                                                                            |                3 |              8 |
|  scemi_uclkgen/p_0_in                              | scemi_settabledut_dut_prb_control_enff/O3[0]                                                                              | scemi_rstgen_inv_rstgen/rstSync/O1                                                                            |                3 |              8 |
|  scemi_uclkgen/p_0_in                              | scemi_settabledut_dut_prb_control_data_out_next/scemi_settabledut_dut_prb_control_data_out_beats$EN                       |                                                                                                               |                2 |              8 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/p_344_in                                                                                                     | scemi_bridge/n_0_pbb_dma_dma_write_req_tlp_values_1[7]_i_1                                                    |                4 |              8 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_dispatcher/tlp_in_dma_fifo/O29[0]                                                                        |                                                                                                               |                2 |              8 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/p_344_in                                                                                                     | scemi_bridge/n_0_pbb_dma_dma_write_req_tlp_values_11[7]_i_1                                                   |                2 |              8 |
|  scemi_clkgen_clkout0buffer$O                      |                                                                                                                           | scemi_user_reset_half/O1                                                                                      |                4 |              9 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_dma_bytes_left_in_tlp$EN                                                                                 | scemi_epReset125/O1                                                                                           |                4 |              9 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_dma_msg_len_out/d1di                                                                                     |                                                                                                               |                3 |              9 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_dma_msg_len_out/O80[0]                                                                                   | scemi_epReset125/O1                                                                                           |                3 |              9 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_dma_last_tag_queue/p_508_in                                                                              | scemi_bridge/pbb_dma_last_tag_queue/O15                                                                       |                2 |              9 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/O51[0]                                                                                                       |                                                                                                               |                3 |             10 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_init_state_msgFIFO/dGDeqPtr0                                                                                        | scemi_rstgen_inv_rstgen/rstSync/O1                                                                            |                2 |             10 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/O84                                                                                                          | scemi_bridge/SR[0]                                                                                            |                2 |             10 |
|  scemi_uclkgen/p_0_in                              |                                                                                                                           | scemi_processor_resp_res_fifo/O1                                                                              |                2 |             10 |
|  scemi_clk_port_scemi_clkgen/p_0_in                |                                                                                                                           | scemi_settabledut_dut_dutIfc_myrst/rstSync/O2                                                                 |                2 |             10 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_dispatcher/tlp_in_dma_fifo/O46[0]                                                                        |                                                                                                               |                5 |             10 |
|  scemi_uclkgen/p_0_in                              | scemi_settabledut_softrst_resp_res_fifo/scemi_init_state_msgFIFO$sENQ                                                     | scemi_rstgen_inv_rstgen/rstSync/O1                                                                            |                3 |             10 |
|  scemi_uclkgen/p_0_in                              | scemi_settabledut_dut_prb_control_data_out_next/scemi_settabledut_dut_prb_control_data_out_beats$EN                       | scemi_settabledut_dut_prb_control_data_out_next/O1                                                            |                3 |             10 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_arbiter/tlp_out_dma_fifo/E[0]                                                                            | scemi_bridge/pbb_arbiter/tlp_out_dma_fifo/SR[0]                                                               |                4 |             11 |
|  scemi_clk_port_scemi_clkgen/p_0_in                |                                                                                                                           | scemi_processor_resp_res_fifo/O1                                                                              |                4 |             11 |
|  scemi_pcie_ep/ext_clk.pipe_clock_i/O1             | scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/O1                                        | scemi_pcie_ep/pcie_7x_v1_10_i/SR[0]                                                                           |                2 |             11 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_dma_intr_info/pbb_dma_intr_tlp_valids_4$D_IN                                                             |                                                                                                               |                4 |             12 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/p_342_in                                                                                                     | scemi_bridge/n_0_pbb_dma_dma_fd_bytes_to_end_of_page[12]_i_1                                                  |                3 |             13 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_csr_rd_addr_queue/d1di                                                                                   |                                                                                                               |                5 |             13 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_dma_last_tag_queue/pbb_dma_dma_td_block_offset$EN                                                        |                                                                                                               |                4 |             13 |
|  scemi_clk_port_scemi_clkgen/p_0_in                |                                                                                                                           | scemi_rstgen_inv_rstgen/rstSync/O1                                                                            |                6 |             15 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_scemi_clkgen_fRequest/O23[0]                                                                                        | scemi_user_reset_half/O1                                                                                      |                7 |             16 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/scemi_rS1BitsRem$EN                                                                                          |                                                                                                               |                5 |             16 |
|  scemi_uclkgen/p_0_in                              | scemi_settabledut_dut_prb_control_ackFifo/d1di                                                                            |                                                                                                               |                5 |             16 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_csr_clock_status/d1di                                                                                    |                                                                                                               |                6 |             16 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_scemi_clkgen_fRequest/E[0]                                                                                          | scemi_user_reset_half/O1                                                                                      |                7 |             16 |
|  usrClk_mmcm_clkout0buffer$O                       |                                                                                                                           | scemi_settabledut_dut_dutIfc_myrst/rstSync/O2                                                                 |                3 |             16 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_scemi_clkgen_fRequest/O9[0]                                                                                         | scemi_user_reset_half/O1                                                                                      |                8 |             16 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_scemi_clkgen_fRequest/O8[0]                                                                                         | scemi_user_reset_half/O1                                                                                      |                7 |             16 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_scemi_clkgen_fRequest/O7[0]                                                                                         | scemi_user_reset_half/O1                                                                                      |                6 |             16 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_scemi_clkgen_fRequest/O6[0]                                                                                         | scemi_user_reset_half/O1                                                                                      |                7 |             16 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_scemi_clkgen_fRequest/O5[0]                                                                                         | scemi_user_reset_half/O1                                                                                      |                9 |             16 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_scemi_clkgen_fRequest/O4[0]                                                                                         | scemi_user_reset_half/O1                                                                                      |               10 |             16 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_scemi_clkgen_fRequest/O3[0]                                                                                         | scemi_user_reset_half/O1                                                                                      |                9 |             16 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_scemi_clkgen_fRequest/O24[0]                                                                                        | scemi_user_reset_half/O1                                                                                      |               12 |             16 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_scemi_clkgen_fRequest/O22[0]                                                                                        | scemi_user_reset_half/O1                                                                                      |               10 |             16 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_scemi_clkgen_fRequest/O21[0]                                                                                        | scemi_user_reset_half/O1                                                                                      |               10 |             16 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_scemi_clkgen_rWrData$EN                                                                                             | scemi_user_reset_half/SR[0]                                                                                   |                5 |             16 |
|  scemi_pcie_ep/ext_clk.pipe_clock_i/O1             | scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/E[0]                                                                   | scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/n_0_cfg_bus_number_d[7]_i_1                                          |                2 |             16 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_scemi_clkgen_fResponse/d1di                                                                                         |                                                                                                               |                9 |             16 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_scemi_clkgen_fRequest/O1[0]                                                                                         | scemi_user_reset_half/O1                                                                                      |                9 |             16 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_scemi_clkgen_fRequest/O10[0]                                                                                        | scemi_user_reset_half/O1                                                                                      |                8 |             16 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_scemi_clkgen_fRequest/O11[0]                                                                                        | scemi_user_reset_half/O1                                                                                      |                8 |             16 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_scemi_clkgen_fRequest/O12[0]                                                                                        | scemi_user_reset_half/O1                                                                                      |                7 |             16 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_scemi_clkgen_fRequest/O13[0]                                                                                        | scemi_user_reset_half/O1                                                                                      |               10 |             16 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_scemi_clkgen_fRequest/O14[0]                                                                                        | scemi_user_reset_half/O1                                                                                      |                7 |             16 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_scemi_clkgen_fRequest/O15[0]                                                                                        | scemi_user_reset_half/O1                                                                                      |                7 |             16 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_scemi_clkgen_fRequest/O17[0]                                                                                        | scemi_user_reset_half/O1                                                                                      |                8 |             16 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_scemi_clkgen_fRequest/O2[0]                                                                                         | scemi_user_reset_half/O1                                                                                      |                8 |             16 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_scemi_clkgen_fRequest/O20[0]                                                                                        | scemi_user_reset_half/O1                                                                                      |                9 |             16 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/scemi_settabledut_dut_prb_control_control_in_scemiInportBeats$EN                                             | scemi_epReset125/O1                                                                                           |                5 |             17 |
|  scemi_uclkgen/p_0_in                              |                                                                                                                           | scemi_settabledut_dut_prb_control_ackFifo/SS[0]                                                               |                4 |             18 |
|  scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_OOBCLK_IN | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/n_0_txeq_txcoeff[18]_i_1__2          | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rst_cpllreset                   |                6 |             19 |
|  scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_OOBCLK_IN | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/n_0_txeq_txcoeff[18]_i_1__1          | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rst_cpllreset                   |                7 |             19 |
|  scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_OOBCLK_IN | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/n_0_txeq_txcoeff[18]_i_1             | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rst_cpllreset                   |                6 |             19 |
|  scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_OOBCLK_IN | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/n_0_txeq_txcoeff[18]_i_1__0          | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rst_cpllreset                   |                6 |             19 |
|  scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_OOBCLK_IN | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/n_0_txeq_txcoeff[18]_i_1__6          | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rst_cpllreset                   |                9 |             19 |
|  scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_OOBCLK_IN | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/n_0_txeq_txcoeff[18]_i_1__5          | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rst_cpllreset                   |                5 |             19 |
|  scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_OOBCLK_IN | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/n_0_txeq_txcoeff[18]_i_1__4          | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rst_cpllreset                   |                7 |             19 |
|  scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_OOBCLK_IN | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/n_0_txeq_txcoeff[18]_i_1__3          | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rst_cpllreset                   |               12 |             19 |
|  scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_OOBCLK_IN | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/sel                                        | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/n_0_converge_cnt[0]_i_1        |                6 |             22 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_dispatcher/tlp_in_cfg_fifo/O95[0]                                                                        |                                                                                                               |               17 |             22 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_scemi_clkgen_fRequest/d1di                                                                                          |                                                                                                               |                5 |             22 |
|  scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_OOBCLK_IN | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/sel                                        | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/n_0_converge_cnt[0]_i_1__0     |                6 |             22 |
|  scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_OOBCLK_IN | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/sel                                        | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/n_0_converge_cnt[0]_i_1__1     |                6 |             22 |
|  scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_OOBCLK_IN | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/sel                                        | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/n_0_converge_cnt[0]_i_1__2     |                6 |             22 |
|  scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_OOBCLK_IN | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/sel                                        | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/n_0_converge_cnt[0]_i_1__6     |                6 |             22 |
|  scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_OOBCLK_IN | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/sel                                        | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/n_0_converge_cnt[0]_i_1__5     |                6 |             22 |
|  scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_OOBCLK_IN | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/sel                                        | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/n_0_converge_cnt[0]_i_1__4     |                6 |             22 |
|  scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_OOBCLK_IN | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/sel                                        | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/n_0_converge_cnt[0]_i_1__3     |                6 |             22 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_dispatcher/tlp_in_cfg_fifo/O43[0]                                                                        |                                                                                                               |                9 |             23 |
|  usrClk_mmcm_clkout0buffer$O                       | scemi_settabledut_dut_dutIfc_m_dut/ofb/ofb_enc_plaintextFIFO/O32[0]                                                       | scemi_settabledut_dut_dutIfc_m_dut/rst_usr/SR[0]                                                              |                7 |             24 |
|  usrClk_mmcm_clkout0buffer$O                       | scemi_settabledut_dut_dutIfc_m_dut/ofb/ofb_enc_plaintextFIFO/O35[0]                                                       | scemi_settabledut_dut_dutIfc_m_dut/rst_usr/SR[0]                                                              |                7 |             24 |
|  usrClk_mmcm_clkout0buffer$O                       | scemi_settabledut_dut_dutIfc_m_dut/ofb/ofb_enc_plaintextFIFO/E[0]                                                         | scemi_settabledut_dut_dutIfc_m_dut/rst_usr/SR[0]                                                              |               13 |             24 |
|  usrClk_mmcm_clkout0buffer$O                       | scemi_settabledut_dut_dutIfc_m_dut/ofb/ofb_enc_plaintextFIFO/WILL_FIRE_RL_ofb_enc_pipeline                                | scemi_settabledut_dut_dutIfc_m_dut/rst_usr/SR[0]                                                              |                3 |             24 |
|  usrClk_mmcm_clkout0buffer$O                       | scemi_settabledut_dut_dutIfc_m_dut/ofb/ofb_enc_plaintextFIFO/O12[0]                                                       | scemi_settabledut_dut_dutIfc_m_dut/rst_usr/SR[0]                                                              |                5 |             24 |
|  usrClk_mmcm_clkout0buffer$O                       | scemi_settabledut_dut_dutIfc_m_dut/ofb/ofb_enc_plaintextFIFO/O22[0]                                                       | scemi_settabledut_dut_dutIfc_m_dut/rst_usr/SR[0]                                                              |                9 |             24 |
|  usrClk_mmcm_clkout0buffer$O                       | scemi_settabledut_dut_dutIfc_m_dut/ofb/ofb_enc_plaintextFIFO/O21[0]                                                       | scemi_settabledut_dut_dutIfc_m_dut/rst_usr/SR[0]                                                              |                8 |             24 |
|  usrClk_mmcm_clkout0buffer$O                       | scemi_settabledut_dut_dutIfc_m_dut/ofb/ofb_enc_plaintextFIFO/O20[0]                                                       | scemi_settabledut_dut_dutIfc_m_dut/rst_usr/SR[0]                                                              |                5 |             24 |
|  usrClk_mmcm_clkout0buffer$O                       | scemi_settabledut_dut_dutIfc_m_dut/ofb/ofb_enc_plaintextFIFO/O19[0]                                                       | scemi_settabledut_dut_dutIfc_m_dut/rst_usr/SR[0]                                                              |                6 |             24 |
|  usrClk_mmcm_clkout0buffer$O                       | scemi_settabledut_dut_dutIfc_m_dut/ofb/ofb_enc_plaintextFIFO/O18[0]                                                       | scemi_settabledut_dut_dutIfc_m_dut/rst_usr/SR[0]                                                              |                9 |             24 |
|  usrClk_mmcm_clkout0buffer$O                       | scemi_settabledut_dut_dutIfc_m_dut/ofb/ofb_enc_plaintextFIFO/O17[0]                                                       | scemi_settabledut_dut_dutIfc_m_dut/rst_usr/SR[0]                                                              |                5 |             24 |
|  usrClk_mmcm_clkout0buffer$O                       | scemi_settabledut_dut_dutIfc_m_dut/ofb/ofb_enc_plaintextFIFO/O16[0]                                                       | scemi_settabledut_dut_dutIfc_m_dut/rst_usr/SR[0]                                                              |                6 |             24 |
|  usrClk_mmcm_clkout0buffer$O                       | scemi_settabledut_dut_dutIfc_m_dut/ofb/ofb_enc_plaintextFIFO/O15[0]                                                       | scemi_settabledut_dut_dutIfc_m_dut/rst_usr/SR[0]                                                              |                7 |             24 |
|  usrClk_mmcm_clkout0buffer$O                       | scemi_settabledut_dut_dutIfc_m_dut/ofb/ofb_enc_plaintextFIFO/O14[0]                                                       | scemi_settabledut_dut_dutIfc_m_dut/rst_usr/SR[0]                                                              |                8 |             24 |
|  usrClk_mmcm_clkout0buffer$O                       | scemi_settabledut_dut_dutIfc_m_dut/ofb/ofb_enc_plaintextFIFO/O13[0]                                                       | scemi_settabledut_dut_dutIfc_m_dut/rst_usr/SR[0]                                                              |                6 |             24 |
|  usrClk_mmcm_clkout0buffer$O                       | scemi_settabledut_dut_dutIfc_m_dut/ofb/ofb_enc_plaintextFIFO/O31[0]                                                       | scemi_settabledut_dut_dutIfc_m_dut/rst_usr/SR[0]                                                              |                7 |             24 |
|  usrClk_mmcm_clkout0buffer$O                       | scemi_settabledut_dut_dutIfc_m_dut/ofb/ofb_enc_plaintextFIFO/O11[0]                                                       | scemi_settabledut_dut_dutIfc_m_dut/rst_usr/SR[0]                                                              |                7 |             24 |
|  usrClk_mmcm_clkout0buffer$O                       | scemi_settabledut_dut_dutIfc_m_dut/ofb/ofb_enc_plaintextFIFO/O10[0]                                                       | scemi_settabledut_dut_dutIfc_m_dut/rst_usr/SR[0]                                                              |                4 |             24 |
|  usrClk_mmcm_clkout0buffer$O                       | scemi_settabledut_dut_dutIfc_m_dut/ofb/ofb_enc_plaintextFIFO/O9[0]                                                        | scemi_settabledut_dut_dutIfc_m_dut/rst_usr/SR[0]                                                              |                7 |             24 |
|  usrClk_mmcm_clkout0buffer$O                       | scemi_settabledut_dut_dutIfc_m_dut/ofb/ofb_enc_plaintextFIFO/O8[0]                                                        | scemi_settabledut_dut_dutIfc_m_dut/rst_usr/SR[0]                                                              |                5 |             24 |
|  usrClk_mmcm_clkout0buffer$O                       | scemi_settabledut_dut_dutIfc_m_dut/ofb/ofb_enc_plaintextFIFO/O7[0]                                                        | scemi_settabledut_dut_dutIfc_m_dut/rst_usr/SR[0]                                                              |                5 |             24 |
|  usrClk_mmcm_clkout0buffer$O                       | scemi_settabledut_dut_dutIfc_m_dut/ofb/ofb_enc_plaintextFIFO/O6[0]                                                        | scemi_settabledut_dut_dutIfc_m_dut/rst_usr/SR[0]                                                              |                4 |             24 |
|  usrClk_mmcm_clkout0buffer$O                       | scemi_settabledut_dut_dutIfc_m_dut/ofb/ofb_enc_plaintextFIFO/O5[0]                                                        | scemi_settabledut_dut_dutIfc_m_dut/rst_usr/SR[0]                                                              |                4 |             24 |
|  usrClk_mmcm_clkout0buffer$O                       | scemi_settabledut_dut_dutIfc_m_dut/ofb/ofb_enc_plaintextFIFO/O4[0]                                                        | scemi_settabledut_dut_dutIfc_m_dut/rst_usr/SR[0]                                                              |                5 |             24 |
|  usrClk_mmcm_clkout0buffer$O                       | scemi_settabledut_dut_dutIfc_m_dut/ofb/ofb_enc_plaintextFIFO/O36[0]                                                       | scemi_settabledut_dut_dutIfc_m_dut/rst_usr/SR[0]                                                              |               11 |             24 |
|  usrClk_mmcm_clkout0buffer$O                       | scemi_settabledut_dut_dutIfc_m_dut/ofb/ofb_enc_plaintextFIFO/O27[0]                                                       | scemi_settabledut_dut_dutIfc_m_dut/rst_usr/SR[0]                                                              |                6 |             24 |
|  usrClk_mmcm_clkout0buffer$O                       | scemi_settabledut_dut_dutIfc_m_dut/ofb/ofb_enc_plaintextFIFO/O3[0]                                                        | scemi_settabledut_dut_dutIfc_m_dut/rst_usr/SR[0]                                                              |                6 |             24 |
|  usrClk_mmcm_clkout0buffer$O                       | scemi_settabledut_dut_dutIfc_m_dut/ofb/ofb_enc_plaintextFIFO/O28[0]                                                       | scemi_settabledut_dut_dutIfc_m_dut/rst_usr/SR[0]                                                              |                7 |             24 |
|  usrClk_mmcm_clkout0buffer$O                       | scemi_settabledut_dut_dutIfc_m_dut/ofb/ofb_enc_plaintextFIFO/O29[0]                                                       | scemi_settabledut_dut_dutIfc_m_dut/rst_usr/SR[0]                                                              |                3 |             24 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/p_342_in                                                                                                     |                                                                                                               |                5 |             25 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_arbiter/tlp_out_dma_fifo/d1di                                                                            | scemi_bridge/pbb_arbiter/tlp_out_dma_fifo/n_0_data1_reg[127]_i_1__1                                           |                8 |             25 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_dma_last_tag_queue/pbb_dma_dma_td_block_offset$EN                                                        | scemi_bridge/pbb_dma_last_tag_queue/SR[0]                                                                     |                8 |             25 |
|  scemi_uclkgen/p_0_in                              |                                                                                                                           |                                                                                                               |               13 |             27 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_dma_intr_info/pbb_dma_intr_tlp_valids_4$D_IN                                                             | scemi_bridge/pbb_dma_intr_info/O13                                                                            |                7 |             28 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_dispatcher/tlp_in_cfg_fifo/pbb_csr_bytes_to_send$EN                                                      |                                                                                                               |                6 |             28 |
|  scemi_clkgen_clkout0buffer$O                      |                                                                                                                           | scemi_bridge/pbb_dispatcher/tlp_in_cfg_fifo/clear                                                             |                8 |             32 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/n_0_pbb_dma_dma_fd_block_bytes_remaining[31]_i_1                                                             | scemi_epReset125/O1                                                                                           |               10 |             32 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_dispatcher/tlp_in_dma_fifo/O30[0]                                                                        |                                                                                                               |               11 |             32 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_dma_msg_len_out/MUX_scemi_fToBridgeBeat$enq_1__SEL_2                                                     |                                                                                                               |                5 |             32 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_dma_last_tag_queue/O6[0]                                                                                 | scemi_epReset125/O1                                                                                           |               11 |             32 |
|  scemi_clkgen_clkout0buffer$O                      |                                                                                                                           | scemi_bridge/pbb_dispatcher/tlp_in_cfg_fifo/O98                                                               |                8 |             32 |
|  scemi_scemi_clkgen_clkout0buf$O                   | scemi_clockGenerators_free_stamp                                                                                          | scemi_network_status/rstSync/O1                                                                               |                7 |             32 |
|  scemi_scemi_clkgen_clkout0buf$O                   | scemi_bridge/scemi_clockGenerators_clock_gens_reset_counter_ETC___d1390                                                   | scemi_network_status/rstSync/O1                                                                               |                8 |             32 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_dma_intr_info/E[0]                                                                                       |                                                                                                               |                9 |             32 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_dispatcher/tlp_in_cfg_fifo/O6                                                                            |                                                                                                               |               13 |             36 |
|  scemi_scemi_clkgen_clkout0buf$O                   |                                                                                                                           | scemi_network_status/rstSync/O1                                                                               |               15 |             39 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_dma_intr_info/pbb_dma_intr_tlp_valids_4$D_IN                                                             | scemi_bridge/pbb_dma_intr_info/O1                                                                             |                9 |             40 |
|  usrClk_mmcm_clkout0buffer$O                       | scemi_settabledut_dut_dutIfc_m_dut/ofb/ofb_enc_ciphertextFIFO/d1di                                                        |                                                                                                               |                9 |             48 |
|  scemi_clkgen_clkout0buffer$O                      |                                                                                                                           | scemi_rstgen_inv_rstgen/rstSync/O1                                                                            |               18 |             48 |
|  usrClk_mmcm_clkout0buffer$O                       | scemi_settabledut_dut_dutIfc_m_dut/ofb/ofb_enc_plaintextFIFO/d1di                                                         |                                                                                                               |               14 |             48 |
|  usrClk_mmcm_clkout0buffer$O                       | scemi_settabledut_dut_dutIfc_m_dut/ofb/ofb_enc_plaintextFIFO/O38[0]                                                       | scemi_settabledut_dut_dutIfc_m_dut/rst_usr/SR[0]                                                              |                8 |             48 |
|  usrClk_mmcm_clkout0buffer$O                       | scemi_settabledut_dut_dutIfc_m_dut/toSyncQ/dGDeqPtr0                                                                      |                                                                                                               |                8 |             48 |
|  usrClk_mmcm_clkout0buffer$O                       | scemi_settabledut_dut_dutIfc_m_dut/ofb/ofb_outputFIFO/d1di                                                                |                                                                                                               |               14 |             48 |
|  usrClk_mmcm_clkout0buffer$O                       | scemi_settabledut_dut_dutIfc_m_dut/ofb/ofb_inputFIFO/d1di                                                                 |                                                                                                               |                8 |             48 |
|  scemi_uclkgen/p_0_in                              | scemi_processor_resp_res_fifo/CAN_FIRE_RL_scemi_processor_resp_connect_res_mkConnectionGetPut                             |                                                                                                               |               12 |             48 |
|  scemi_uclkgen/p_0_in                              | scemi_processor_resp_res_fifo/dGDeqPtr0                                                                                   |                                                                                                               |                9 |             48 |
|  scemi_clk_port_scemi_clkgen/p_0_in                | scemi_processor_req_res_fifo/dGDeqPtr0                                                                                    |                                                                                                               |                7 |             48 |
|  scemi_uclkgen/p_0_in                              | scemi_processor_req_res_fifo/O1                                                                                           | scemi_processor_req_res_fifo/O2                                                                               |               14 |             48 |
|  scemi_clk_port_scemi_clkgen/p_0_in                | scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/dGDeqPtr0                                                                    |                                                                                                               |                8 |             48 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_dma_last_tag_queue/pbb_dma_dma_td_block_page$EN                                                          |                                                                                                               |               13 |             52 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_dma_dma_fd_block_page$EN                                                                                 |                                                                                                               |               13 |             52 |
|  scemi_uclkgen/p_0_in                              |                                                                                                                           | scemi_epReset125/O1                                                                                           |               25 |             54 |
|  scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_OOBCLK_IN |                                                                                                                           |                                                                                                               |               34 |             59 |
|  scemi_uclkgen/p_0_in                              | scemi_processor_req_res_fifo/CAN_FIRE_RL_scemi_processor_req_connect_res_mkConnectionGetPut                               |                                                                                                               |                8 |             64 |
|  scemi_uclkgen/p_0_in                              | scemi_settabledut_dut_prb_control_ackFifo/scemi_settabledut_dut_prb_control_nextSample$EN                                 | scemi_rstgen_inv_rstgen/rstSync/O1                                                                            |               18 |             64 |
|  scemi_clk_port_scemi_clkgen/p_0_in                | scemi_settabledut_dut_dutIfc_m_dut/toSyncQ/CAN_FIRE_RL_scemi_processor_req_connect_put_mkConnectionGetPut                 |                                                                                                               |                8 |             64 |
|  usrClk_mmcm_clkout0buffer$O                       | scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/CAN_FIRE_RL_getResponse                                                      |                                                                                                               |                8 |             64 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/O45[0]                                                                                                       | scemi_epReset125/O1                                                                                           |               13 |             64 |
|  scemi_scemi_clkgen_clkout0buf$O                   | CAN_FIRE_RL_scemi_clockGenerators_incr_cycle_stamp                                                                        | scemi_network_status/rstSync/O1                                                                               |               16 |             64 |
|  scemi_pcie_ep/ext_clk.pipe_clock_i/O1             | scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/n_0_trn_rd_prev[63]_i_1                   | scemi_pcie_ep/pcie_7x_v1_10_i/SR[0]                                                                           |               14 |             64 |
|  scemi_pcie_ep/ext_clk.pipe_clock_i/O1             | scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/n_0_m_axis_rx_tdata[63]_i_1               | scemi_pcie_ep/pcie_7x_v1_10_i/SR[0]                                                                           |               18 |             64 |
|  scemi_clk_port_scemi_clkgen/p_0_in                | scemi_settabledut_dut_dutIfc_m_dut/fromSyncQ/CAN_FIRE_RL_scemi_processor_resp_connect_get_mkConnectionGetPut              |                                                                                                               |                8 |             64 |
|  scemi_pcie_ep/ext_clk.pipe_clock_i/O1             | scemi_1_outFifo/O1                                                                                                        | scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/O1          |               12 |             66 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_dispatcher/tlp_in_dma_fifo/O145[0]                                                                       | scemi_epReset125/O1                                                                                           |               17 |             72 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_dispatcher/tlp_in_dma_fifo/O144[0]                                                                       | scemi_epReset125/O1                                                                                           |               19 |             72 |
|  scemi_pcie_ep/ext_clk.pipe_clock_i/O1             | scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/CAN_FIRE_RL_scemi_sink_axi_rx             | scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/CAN_FIRE_RL_scemi_accept_data |               12 |             73 |
|  scemi_pcie_ep/ext_clk.pipe_clock_i/O1             | scemi_1_outFifo/d1di                                                                                                      |                                                                                                               |               21 |             73 |
|  scemi_pcie_ep/ext_clk.pipe_clock_i/O1             | scemi_inFifo/d1di                                                                                                         |                                                                                                               |               20 |             73 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/WILL_FIRE_RL_scemi_msg_source_noc_active_outports_start_data_message                                         |                                                                                                               |               29 |             74 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_init_state_msgFIFO/dGDeqPtr0                                                                                        |                                                                                                               |               23 |             74 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_dma_last_tag_queue/p_508_in                                                                              |                                                                                                               |               25 |             88 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_dma_last_tag_queue/O20[0]                                                                                |                                                                                                               |               20 |             94 |
|  scemi_uclkgen/p_0_in                              |                                                                                                                           | scemi_rstgen_inv_rstgen/rstSync/O1                                                                            |               33 |             96 |
|  scemi_uclkgen/p_0_in                              | scemi_settabledut_softrst_resp_res_fifo/scemi_init_state_msgFIFO$sENQ                                                     |                                                                                                               |               13 |            104 |
|  scemi_pcie_ep/ext_clk.pipe_clock_i/O1             |                                                                                                                           | scemi_pcie_ep/pcie_7x_v1_10_i/SR[0]                                                                           |               30 |            107 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_arbiter/tlp_out_dma_fifo/d1di                                                                            |                                                                                                               |               33 |            108 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_dispatcher/tlp_in_dma_fifo/d1di                                                                          |                                                                                                               |               36 |            130 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_arbiter/tlp_out_cfg_fifo/d1di                                                                            |                                                                                                               |               28 |            136 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_dispatcher/tlp_in_cfg_fifo/d1di                                                                          |                                                                                                               |               48 |            136 |
|  scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_OOBCLK_IN |                                                                                                                           | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rxusrclk_rst_reg2               |               38 |            137 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_dispatcher/tlp_in_fifo/d1di                                                                              |                                                                                                               |               40 |            137 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_arbiter/tlp_out_fifo/d1di                                                                                |                                                                                                               |               39 |            141 |
|  usrClk_mmcm_clkout0buffer$O                       | scemi_settabledut_dut_dutIfc_m_dut/toKeySyncQ/dGDeqPtr0                                                                   |                                                                                                               |               30 |            144 |
|  scemi_uclkgen/p_0_in                              | scemi_setkey_res_fifo/O1                                                                                                  | scemi_setkey_res_fifo/O2                                                                                      |               50 |            144 |
|  scemi_clk_port_scemi_clkgen/p_0_in                | scemi_setkey_res_fifo/dGDeqPtr0                                                                                           |                                                                                                               |               26 |            144 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_arbiter/tlp_out_fifo/O86                                                                                 | scemi_epReset125/O1                                                                                           |               22 |            144 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/pbb_arbiter/tlp_out_fifo/O87                                                                                 | scemi_epReset125/O1                                                                                           |               21 |            144 |
|  scemi_clkgen_clkout0buffer$O                      | scemi_bridge/scemi_setkey_inport_scemiInportBeats$EN                                                                      | scemi_epReset125/O1                                                                                           |               47 |            160 |
|  scemi_pcie_ep/ext_clk.pipe_clock_i/O1             |                                                                                                                           |                                                                                                               |               48 |            167 |
|  scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_OOBCLK_IN |                                                                                                                           | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/p_0_in__0                       |               54 |            183 |
|  scemi_clk_port_scemi_clkgen/p_0_in                | scemi_settabledut_dut_dutIfc_m_dut/toKeySyncQ/CAN_FIRE_RL_scemi_setkey_connect_put_mkConnectionGetPut                     |                                                                                                               |               24 |            192 |
|  scemi_uclkgen/p_0_in                              | scemi_setkey_res_fifo/CAN_FIRE_RL_scemi_setkey_connect_res_mkConnectionGetPut                                             |                                                                                                               |               24 |            192 |
|  usrClk_mmcm_clkout0buffer$O                       |                                                                                                                           |                                                                                                               |               58 |            203 |
|  scemi_pcie_ep/ext_clk.pipe_clock_i/O1             |                                                                                                                           | scemi_epReset250/SR[0]                                                                                        |               84 |            303 |
|  scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_OOBCLK_IN |                                                                                                                           | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/phy_rdy_n_int                                                          |              178 |            605 |
|  scemi_clkgen_clkout0buffer$O                      |                                                                                                                           | scemi_epReset125/O1                                                                                           |              452 |            625 |
|  scemi_pcie_ep/ext_clk.pipe_clock_i/CLK            |                                                                                                                           | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2                   |              195 |            695 |
|  scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_OOBCLK_IN |                                                                                                                           | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rst_cpllreset                   |              419 |           1182 |
|  scemi_clkgen_clkout0buffer$O                      |                                                                                                                           | scemi_epReset125/SR[0]                                                                                        |              447 |           1378 |
|  scemi_clkgen_clkout0buffer$O                      |                                                                                                                           |                                                                                                               |              611 |           1567 |
+----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------+----------------+


