#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Jan 13 22:19:06 2025
# Process ID: 18996
# Current directory: D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15016 D:\Programs\Workspace\SmartZYNQ_SP2\PS_PL_SOLIDIFICATION\prj\xilinx\template.xpr
# Log file: D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/vivado.log
# Journal file: D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx\vivado.jou
# Running On: LAPTOP-DUUNQKAE, OS: Windows, CPU Frequency: 2918 MHz, CPU Physical cores: 14, Host memory: 16890 MB
#-----------------------------------------------------------
start_gui
open_project D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'd:/Programs/Workspace/SmartZYNQ_SP2/PS_TIMER/prj/xilinx' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 2997.582 ; gain = 432.879
update_compile_order -fileset sources_1
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
open_bd_design {D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd}
Reading block design file <D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:module_ref:LED:1.0 - LED_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Successfully read diagram <ZYNQ_CORE> from block design file <D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd>
delete_bd_objs [get_bd_nets xlslice_2_Dout] [get_bd_ports KEY]
delete_bd_objs [get_bd_nets Net] [get_bd_cells xlslice_2]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_2
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_2'
INFO: [Common 17-17] undo 'startgroup'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets Net] [get_bd_cells xlslice_2]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets xlslice_2_Dout] [get_bd_ports KEY]'
generate_target all [get_files D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd]
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/processing_system7_0/M_AXI_GP0'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects /processing_system7_0/Data'
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/processing_system7_0/GPIO_I
/xlslice_2/Din

WARNING: [BD 41-597] NET <Net> has no source
Wrote  : <D:\Programs\Workspace\SmartZYNQ_SP2\PS_PL_SOLIDIFICATION\prj\xilinx\template.srcs\sources_1\bd\ZYNQ_CORE\ZYNQ_CORE.bd> 
Wrote  : <D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ui/bd_ea28465c.ui> 
WARNING: [BD 41-166] Source port for the net:Net is NULL! Connection will be grounded!
Verilog Output written to : d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v
WARNING: [BD 41-166] Source port for the net:Net is NULL! Connection will be grounded!
Verilog Output written to : d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v
Verilog Output written to : d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v
Exporting to file d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/hw_handoff/ZYNQ_CORE.hwh
Generated Hardware Definition File d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.hwdef
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd]
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: ZYNQ_CORE_wrapper
INFO: [Device 21-403] Loading part xc7z020clg484-1
WARNING: [Synth 8-11065] parameter 'T1MS' becomes localparam in 'LED' with formal parameter declaration list [D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.srcs/sources_1/new/LED.v:38]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 3833.863 ; gain = 389.301
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ZYNQ_CORE_wrapper' [D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'ZYNQ_CORE' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:13]
INFO: [Synth 8-6157] synthesizing module 'ZYNQ_CORE_LED_0_0' [D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/.Xil/Vivado-18996-LAPTOP-DUUNQKAE/realtime/ZYNQ_CORE_LED_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ZYNQ_CORE_LED_0_0' (0#1) [D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/.Xil/Vivado-18996-LAPTOP-DUUNQKAE/realtime/ZYNQ_CORE_LED_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ZYNQ_CORE_processing_system7_0_0' [D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/.Xil/Vivado-18996-LAPTOP-DUUNQKAE/realtime/ZYNQ_CORE_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ZYNQ_CORE_processing_system7_0_0' (0#1) [D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/.Xil/Vivado-18996-LAPTOP-DUUNQKAE/realtime/ZYNQ_CORE_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'GPIO_I' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:100]
WARNING: [Synth 8-7071] port 'GPIO_T' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:100]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARVALID' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:100]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWVALID' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:100]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_BREADY' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:100]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_RREADY' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:100]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WLAST' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:100]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WVALID' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:100]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARID' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:100]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWID' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:100]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WID' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:100]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARBURST' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:100]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARLOCK' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:100]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARSIZE' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:100]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWBURST' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:100]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWLOCK' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:100]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWSIZE' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:100]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARPROT' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:100]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWPROT' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:100]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARADDR' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:100]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWADDR' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:100]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WDATA' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:100]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARCACHE' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:100]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARLEN' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:100]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARQOS' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:100]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWCACHE' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:100]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWLEN' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:100]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWQOS' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:100]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WSTRB' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:100]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'ZYNQ_CORE_processing_system7_0_0' has 65 connections declared, but only 36 given [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:100]
INFO: [Synth 8-6157] synthesizing module 'ZYNQ_CORE_rst_ps7_0_50M_0' [D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/.Xil/Vivado-18996-LAPTOP-DUUNQKAE/realtime/ZYNQ_CORE_rst_ps7_0_50M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ZYNQ_CORE_rst_ps7_0_50M_0' (0#1) [D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/.Xil/Vivado-18996-LAPTOP-DUUNQKAE/realtime/ZYNQ_CORE_rst_ps7_0_50M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ZYNQ_CORE_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:137]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ZYNQ_CORE_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:137]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'ZYNQ_CORE_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:137]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'ZYNQ_CORE_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:137]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_50M' of module 'ZYNQ_CORE_rst_ps7_0_50M_0' has 10 connections declared, but only 6 given [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:137]
INFO: [Synth 8-6157] synthesizing module 'ZYNQ_CORE_xlslice_0_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_xlslice_0_0/synth/ZYNQ_CORE_xlslice_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice' (0#1) [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ZYNQ_CORE_xlslice_0_0' (0#1) [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_xlslice_0_0/synth/ZYNQ_CORE_xlslice_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ZYNQ_CORE_xlslice_1_1' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_xlslice_1_1/synth/ZYNQ_CORE_xlslice_1_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' (0#1) [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ZYNQ_CORE_xlslice_1_1' (0#1) [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_xlslice_1_1/synth/ZYNQ_CORE_xlslice_1_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'ZYNQ_CORE_xlslice_2_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_xlslice_2_0/synth/ZYNQ_CORE_xlslice_2_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' (0#1) [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ZYNQ_CORE_xlslice_2_0' (0#1) [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_xlslice_2_0/synth/ZYNQ_CORE_xlslice_2_0.v:53]
WARNING: [Synth 8-7071] port 'Din' of module 'ZYNQ_CORE_xlslice_2_0' is unconnected for instance 'xlslice_2' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:150]
WARNING: [Synth 8-7023] instance 'xlslice_2' of module 'ZYNQ_CORE_xlslice_2_0' has 2 connections declared, but only 1 given [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:150]
INFO: [Synth 8-6155] done synthesizing module 'ZYNQ_CORE' (0#1) [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ZYNQ_CORE_wrapper' (0#1) [D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v:13]
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_2_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_2_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_2_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 3925.008 ; gain = 480.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 3942.980 ; gain = 498.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 3942.980 ; gain = 498.418
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_LED_0_0/ZYNQ_CORE_LED_0_0.dcp' for cell 'ZYNQ_CORE_i/LED_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_processing_system7_0_0/ZYNQ_CORE_processing_system7_0_0.dcp' for cell 'ZYNQ_CORE_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_rst_ps7_0_50M_0/ZYNQ_CORE_rst_ps7_0_50M_0.dcp' for cell 'ZYNQ_CORE_i/rst_ps7_0_50M'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 3964.516 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_processing_system7_0_0/ZYNQ_CORE_processing_system7_0_0.xdc] for cell 'ZYNQ_CORE_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_processing_system7_0_0/ZYNQ_CORE_processing_system7_0_0.xdc] for cell 'ZYNQ_CORE_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_processing_system7_0_0/ZYNQ_CORE_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ZYNQ_CORE_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ZYNQ_CORE_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_rst_ps7_0_50M_0/ZYNQ_CORE_rst_ps7_0_50M_0_board.xdc] for cell 'ZYNQ_CORE_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_rst_ps7_0_50M_0/ZYNQ_CORE_rst_ps7_0_50M_0_board.xdc] for cell 'ZYNQ_CORE_i/rst_ps7_0_50M/U0'
Parsing XDC File [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_rst_ps7_0_50M_0/ZYNQ_CORE_rst_ps7_0_50M_0.xdc] for cell 'ZYNQ_CORE_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_rst_ps7_0_50M_0/ZYNQ_CORE_rst_ps7_0_50M_0.xdc] for cell 'ZYNQ_CORE_i/rst_ps7_0_50M/U0'
Parsing XDC File [D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.srcs/constrs_1/new/PL_PS_SOLI.xdc]
WARNING: [Vivado 12-584] No ports matched 'GPIO_0_0_tri_i[3]'. [D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.srcs/constrs_1/new/PL_PS_SOLI.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'GPIO_0_0_tri_i[2]'. [D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.srcs/constrs_1/new/PL_PS_SOLI.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'GPIO_0_0_tri_i[3]'. [D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.srcs/constrs_1/new/PL_PS_SOLI.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'GPIO_0_0_tri_i[2]'. [D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.srcs/constrs_1/new/PL_PS_SOLI.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'GPIO_I_0[3]'. [D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.srcs/constrs_1/new/PL_PS_SOLI.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'GPIO_I_0[2]'. [D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.srcs/constrs_1/new/PL_PS_SOLI.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'GPIO_I_0[3]'. [D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.srcs/constrs_1/new/PL_PS_SOLI.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'GPIO_I_0[2]'. [D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.srcs/constrs_1/new/PL_PS_SOLI.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'GPIO_I_0[1]'. [D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.srcs/constrs_1/new/PL_PS_SOLI.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'GPIO_I_0[0]'. [D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.srcs/constrs_1/new/PL_PS_SOLI.xdc:15]
Finished Parsing XDC File [D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.srcs/constrs_1/new/PL_PS_SOLI.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.srcs/constrs_1/new/PL_PS_SOLI.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ZYNQ_CORE_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4005.691 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 4058.965 ; gain = 614.402
32 Infos, 57 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 4058.965 ; gain = 789.949
open_bd_design {D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_3
endgroup
delete_bd_objs [get_bd_cells xlslice_3]
delete_bd_objs [get_bd_nets Net]
connect_bd_net [get_bd_pins xlslice_2/Din] [get_bd_pins processing_system7_0/GPIO_T]
WARNING: [BD 41-1306] The connection to interface pin </processing_system7_0/GPIO_T> is being overridden by the user with net <processing_system7_0_GPIO_T>. This pin will not be connected as a part of interface connection <GPIO_0>.
save_bd_design
Wrote  : <D:\Programs\Workspace\SmartZYNQ_SP2\PS_PL_SOLIDIFICATION\prj\xilinx\template.srcs\sources_1\bd\ZYNQ_CORE\ZYNQ_CORE.bd> 
Wrote  : <D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ui/bd_ea28465c.ui> 
make_wrapper -files [get_files D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd] -top
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/processing_system7_0/M_AXI_GP0'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects /processing_system7_0/Data'
Wrote  : <D:\Programs\Workspace\SmartZYNQ_SP2\PS_PL_SOLIDIFICATION\prj\xilinx\template.srcs\sources_1\bd\ZYNQ_CORE\ZYNQ_CORE.bd> 
Wrote  : <D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ui/bd_ea28465c.ui> 
Verilog Output written to : d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v
Verilog Output written to : d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v
Verilog Output written to : d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v
generate_target all [get_files D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd]
INFO: [BD 41-1662] The design 'ZYNQ_CORE.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v
Verilog Output written to : d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v
Verilog Output written to : d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v
Exporting to file d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/hw_handoff/ZYNQ_CORE.hwh
Generated Hardware Definition File d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.hwdef
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd]
refresh_design
WARNING: [Synth 8-11065] parameter 'T1MS' becomes localparam in 'LED' with formal parameter declaration list [D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.srcs/sources_1/new/LED.v:38]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 4226.074 ; gain = 29.301
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ZYNQ_CORE_wrapper' [D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'ZYNQ_CORE' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:13]
INFO: [Synth 8-6157] synthesizing module 'ZYNQ_CORE_LED_0_0' [D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/.Xil/Vivado-18996-LAPTOP-DUUNQKAE/realtime/ZYNQ_CORE_LED_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ZYNQ_CORE_LED_0_0' (0#1) [D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/.Xil/Vivado-18996-LAPTOP-DUUNQKAE/realtime/ZYNQ_CORE_LED_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ZYNQ_CORE_processing_system7_0_0' [D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/.Xil/Vivado-18996-LAPTOP-DUUNQKAE/realtime/ZYNQ_CORE_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ZYNQ_CORE_processing_system7_0_0' (0#1) [D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/.Xil/Vivado-18996-LAPTOP-DUUNQKAE/realtime/ZYNQ_CORE_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARVALID' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:101]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWVALID' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:101]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_BREADY' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:101]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_RREADY' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:101]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WLAST' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:101]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WVALID' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:101]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARID' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:101]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWID' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:101]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WID' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:101]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARBURST' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:101]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARLOCK' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:101]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARSIZE' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:101]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWBURST' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:101]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWLOCK' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:101]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWSIZE' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:101]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARPROT' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:101]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWPROT' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:101]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARADDR' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:101]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWADDR' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:101]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WDATA' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:101]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARCACHE' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:101]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARLEN' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:101]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARQOS' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:101]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWCACHE' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:101]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWLEN' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:101]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWQOS' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:101]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WSTRB' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:101]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'ZYNQ_CORE_processing_system7_0_0' has 65 connections declared, but only 38 given [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:101]
INFO: [Synth 8-6157] synthesizing module 'ZYNQ_CORE_rst_ps7_0_50M_0' [D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/.Xil/Vivado-18996-LAPTOP-DUUNQKAE/realtime/ZYNQ_CORE_rst_ps7_0_50M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ZYNQ_CORE_rst_ps7_0_50M_0' (0#1) [D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/.Xil/Vivado-18996-LAPTOP-DUUNQKAE/realtime/ZYNQ_CORE_rst_ps7_0_50M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ZYNQ_CORE_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:140]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ZYNQ_CORE_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:140]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'ZYNQ_CORE_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:140]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'ZYNQ_CORE_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:140]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_50M' of module 'ZYNQ_CORE_rst_ps7_0_50M_0' has 10 connections declared, but only 6 given [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:140]
INFO: [Synth 8-6157] synthesizing module 'ZYNQ_CORE_xlslice_0_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_xlslice_0_0/synth/ZYNQ_CORE_xlslice_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice' (0#1) [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ZYNQ_CORE_xlslice_0_0' (0#1) [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_xlslice_0_0/synth/ZYNQ_CORE_xlslice_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ZYNQ_CORE_xlslice_1_1' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_xlslice_1_1/synth/ZYNQ_CORE_xlslice_1_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' (0#1) [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ZYNQ_CORE_xlslice_1_1' (0#1) [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_xlslice_1_1/synth/ZYNQ_CORE_xlslice_1_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'ZYNQ_CORE_xlslice_2_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_xlslice_2_0/synth/ZYNQ_CORE_xlslice_2_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' (0#1) [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ZYNQ_CORE_xlslice_2_0' (0#1) [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_xlslice_2_0/synth/ZYNQ_CORE_xlslice_2_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'ZYNQ_CORE' (0#1) [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ZYNQ_CORE_wrapper' (0#1) [D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v:13]
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_2_xlslice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_2_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_2_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_2_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 4324.078 ; gain = 127.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 4342.008 ; gain = 145.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 4342.008 ; gain = 145.234
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_LED_0_0/ZYNQ_CORE_LED_0_0.dcp' for cell 'ZYNQ_CORE_i/LED_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_processing_system7_0_0/ZYNQ_CORE_processing_system7_0_0.dcp' for cell 'ZYNQ_CORE_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_rst_ps7_0_50M_0/ZYNQ_CORE_rst_ps7_0_50M_0.dcp' for cell 'ZYNQ_CORE_i/rst_ps7_0_50M'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 4374.863 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_processing_system7_0_0/ZYNQ_CORE_processing_system7_0_0.xdc] for cell 'ZYNQ_CORE_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_processing_system7_0_0/ZYNQ_CORE_processing_system7_0_0.xdc] for cell 'ZYNQ_CORE_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_processing_system7_0_0/ZYNQ_CORE_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ZYNQ_CORE_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ZYNQ_CORE_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_rst_ps7_0_50M_0/ZYNQ_CORE_rst_ps7_0_50M_0_board.xdc] for cell 'ZYNQ_CORE_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_rst_ps7_0_50M_0/ZYNQ_CORE_rst_ps7_0_50M_0_board.xdc] for cell 'ZYNQ_CORE_i/rst_ps7_0_50M/U0'
Parsing XDC File [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_rst_ps7_0_50M_0/ZYNQ_CORE_rst_ps7_0_50M_0.xdc] for cell 'ZYNQ_CORE_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_rst_ps7_0_50M_0/ZYNQ_CORE_rst_ps7_0_50M_0.xdc] for cell 'ZYNQ_CORE_i/rst_ps7_0_50M/U0'
Parsing XDC File [D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.srcs/constrs_1/new/PL_PS_SOLI.xdc]
WARNING: [Vivado 12-584] No ports matched 'GPIO_0_0_tri_i[3]'. [D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.srcs/constrs_1/new/PL_PS_SOLI.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'GPIO_0_0_tri_i[2]'. [D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.srcs/constrs_1/new/PL_PS_SOLI.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'GPIO_0_0_tri_i[3]'. [D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.srcs/constrs_1/new/PL_PS_SOLI.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'GPIO_0_0_tri_i[2]'. [D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.srcs/constrs_1/new/PL_PS_SOLI.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'GPIO_I_0[3]'. [D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.srcs/constrs_1/new/PL_PS_SOLI.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'GPIO_I_0[2]'. [D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.srcs/constrs_1/new/PL_PS_SOLI.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'GPIO_I_0[3]'. [D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.srcs/constrs_1/new/PL_PS_SOLI.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'GPIO_I_0[2]'. [D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.srcs/constrs_1/new/PL_PS_SOLI.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'GPIO_I_0[1]'. [D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.srcs/constrs_1/new/PL_PS_SOLI.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'GPIO_I_0[0]'. [D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.srcs/constrs_1/new/PL_PS_SOLI.xdc:15]
Finished Parsing XDC File [D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.srcs/constrs_1/new/PL_PS_SOLI.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.srcs/constrs_1/new/PL_PS_SOLI.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ZYNQ_CORE_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 4767.562 ; gain = 574.988
open_bd_design {D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd}
startgroup
make_bd_pins_external  [get_bd_pins processing_system7_0/GPIO_I]
WARNING: [BD 41-1306] The connection to interface pin </processing_system7_0/GPIO_I> is being overridden by the user with net <GPIO_I_0_1>. This pin will not be connected as a part of interface connection <GPIO_0>.
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'make_bd_pins_external  [get_bd_pins processing_system7_0/GPIO_I]'
INFO: [Common 17-17] undo 'startgroup'
delete_bd_objs [get_bd_nets xlslice_2_Dout] [get_bd_nets processing_system7_0_GPIO_T] [get_bd_cells xlslice_2]
startgroup
make_bd_pins_external  [get_bd_pins processing_system7_0/GPIO_I]
WARNING: [BD 41-1306] The connection to interface pin </processing_system7_0/GPIO_I> is being overridden by the user with net <GPIO_I_0_1>. This pin will not be connected as a part of interface connection <GPIO_0>.
endgroup
delete_bd_objs [get_bd_ports KEY]
save_bd_design
Wrote  : <D:\Programs\Workspace\SmartZYNQ_SP2\PS_PL_SOLIDIFICATION\prj\xilinx\template.srcs\sources_1\bd\ZYNQ_CORE\ZYNQ_CORE.bd> 
Wrote  : <D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ui/bd_ea28465c.ui> 
make_wrapper -files [get_files D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd] -top
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/processing_system7_0/M_AXI_GP0'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -of_objects /processing_system7_0/Data'
Wrote  : <D:\Programs\Workspace\SmartZYNQ_SP2\PS_PL_SOLIDIFICATION\prj\xilinx\template.srcs\sources_1\bd\ZYNQ_CORE\ZYNQ_CORE.bd> 
Verilog Output written to : d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v
Verilog Output written to : d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v
Verilog Output written to : d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v
generate_target all [get_files D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd]
INFO: [BD 41-1662] The design 'ZYNQ_CORE.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ui/bd_ea28465c.ui> 
Verilog Output written to : d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v
Verilog Output written to : d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/sim/ZYNQ_CORE.v
Verilog Output written to : d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v
Exporting to file d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/hw_handoff/ZYNQ_CORE.hwh
Generated Hardware Definition File d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.hwdef
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.srcs/sources_1/bd/ZYNQ_CORE/ZYNQ_CORE.bd]
refresh_design
WARNING: [Synth 8-11065] parameter 'T1MS' becomes localparam in 'LED' with formal parameter declaration list [D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.srcs/sources_1/new/LED.v:38]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 4773.387 ; gain = 5.824
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ZYNQ_CORE_wrapper' [D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'ZYNQ_CORE' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:13]
INFO: [Synth 8-6157] synthesizing module 'ZYNQ_CORE_LED_0_0' [D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/.Xil/Vivado-18996-LAPTOP-DUUNQKAE/realtime/ZYNQ_CORE_LED_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ZYNQ_CORE_LED_0_0' (0#1) [D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/.Xil/Vivado-18996-LAPTOP-DUUNQKAE/realtime/ZYNQ_CORE_LED_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ZYNQ_CORE_processing_system7_0_0' [D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/.Xil/Vivado-18996-LAPTOP-DUUNQKAE/realtime/ZYNQ_CORE_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ZYNQ_CORE_processing_system7_0_0' (0#1) [D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/.Xil/Vivado-18996-LAPTOP-DUUNQKAE/realtime/ZYNQ_CORE_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'GPIO_T' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:100]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARVALID' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:100]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWVALID' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:100]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_BREADY' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:100]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_RREADY' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:100]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WLAST' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:100]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WVALID' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:100]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARID' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:100]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWID' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:100]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WID' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:100]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARBURST' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:100]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARLOCK' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:100]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARSIZE' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:100]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWBURST' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:100]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWLOCK' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:100]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWSIZE' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:100]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARPROT' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:100]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWPROT' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:100]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARADDR' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:100]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWADDR' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:100]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WDATA' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:100]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARCACHE' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:100]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARLEN' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:100]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARQOS' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:100]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWCACHE' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:100]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWLEN' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:100]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_AWQOS' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:100]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_WSTRB' of module 'ZYNQ_CORE_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:100]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'ZYNQ_CORE_processing_system7_0_0' has 65 connections declared, but only 37 given [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:100]
INFO: [Synth 8-6157] synthesizing module 'ZYNQ_CORE_rst_ps7_0_50M_0' [D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/.Xil/Vivado-18996-LAPTOP-DUUNQKAE/realtime/ZYNQ_CORE_rst_ps7_0_50M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ZYNQ_CORE_rst_ps7_0_50M_0' (0#1) [D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/.Xil/Vivado-18996-LAPTOP-DUUNQKAE/realtime/ZYNQ_CORE_rst_ps7_0_50M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'ZYNQ_CORE_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:138]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'ZYNQ_CORE_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:138]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'ZYNQ_CORE_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:138]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'ZYNQ_CORE_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:138]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_50M' of module 'ZYNQ_CORE_rst_ps7_0_50M_0' has 10 connections declared, but only 6 given [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:138]
INFO: [Synth 8-6157] synthesizing module 'ZYNQ_CORE_xlslice_0_0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_xlslice_0_0/synth/ZYNQ_CORE_xlslice_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice' (0#1) [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ZYNQ_CORE_xlslice_0_0' (0#1) [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_xlslice_0_0/synth/ZYNQ_CORE_xlslice_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ZYNQ_CORE_xlslice_1_1' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_xlslice_1_1/synth/ZYNQ_CORE_xlslice_1_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' (0#1) [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ZYNQ_CORE_xlslice_1_1' (0#1) [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_xlslice_1_1/synth/ZYNQ_CORE_xlslice_1_1.v:53]
INFO: [Synth 8-6155] done synthesizing module 'ZYNQ_CORE' (0#1) [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/synth/ZYNQ_CORE.v:13]
INFO: [Synth 8-6155] done synthesizing module 'ZYNQ_CORE_wrapper' (0#1) [D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/hdl/ZYNQ_CORE_wrapper.v:13]
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_2_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_2_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[0] in module xlslice_v1_0_2_xlslice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[3] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[2] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
WARNING: [Synth 8-7129] Port Din[1] in module xlslice_v1_0_2_xlslice is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 4776.465 ; gain = 8.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 4799.332 ; gain = 31.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 4799.332 ; gain = 31.770
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_LED_0_0/ZYNQ_CORE_LED_0_0.dcp' for cell 'ZYNQ_CORE_i/LED_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_processing_system7_0_0/ZYNQ_CORE_processing_system7_0_0.dcp' for cell 'ZYNQ_CORE_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_rst_ps7_0_50M_0/ZYNQ_CORE_rst_ps7_0_50M_0.dcp' for cell 'ZYNQ_CORE_i/rst_ps7_0_50M'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 4834.965 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_processing_system7_0_0/ZYNQ_CORE_processing_system7_0_0.xdc] for cell 'ZYNQ_CORE_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_processing_system7_0_0/ZYNQ_CORE_processing_system7_0_0.xdc] for cell 'ZYNQ_CORE_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_processing_system7_0_0/ZYNQ_CORE_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ZYNQ_CORE_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ZYNQ_CORE_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_rst_ps7_0_50M_0/ZYNQ_CORE_rst_ps7_0_50M_0_board.xdc] for cell 'ZYNQ_CORE_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_rst_ps7_0_50M_0/ZYNQ_CORE_rst_ps7_0_50M_0_board.xdc] for cell 'ZYNQ_CORE_i/rst_ps7_0_50M/U0'
Parsing XDC File [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_rst_ps7_0_50M_0/ZYNQ_CORE_rst_ps7_0_50M_0.xdc] for cell 'ZYNQ_CORE_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [d:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.gen/sources_1/bd/ZYNQ_CORE/ip/ZYNQ_CORE_rst_ps7_0_50M_0/ZYNQ_CORE_rst_ps7_0_50M_0.xdc] for cell 'ZYNQ_CORE_i/rst_ps7_0_50M/U0'
Parsing XDC File [D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.srcs/constrs_1/new/PL_PS_SOLI.xdc]
WARNING: [Vivado 12-584] No ports matched 'GPIO_0_0_tri_i[3]'. [D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.srcs/constrs_1/new/PL_PS_SOLI.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'GPIO_0_0_tri_i[2]'. [D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.srcs/constrs_1/new/PL_PS_SOLI.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'GPIO_0_0_tri_i[3]'. [D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.srcs/constrs_1/new/PL_PS_SOLI.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'GPIO_0_0_tri_i[2]'. [D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.srcs/constrs_1/new/PL_PS_SOLI.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'KEY[1]'. [D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.srcs/constrs_1/new/PL_PS_SOLI.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'KEY[1]'. [D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.srcs/constrs_1/new/PL_PS_SOLI.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'KEY[0]'. [D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.srcs/constrs_1/new/PL_PS_SOLI.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'KEY[0]'. [D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.srcs/constrs_1/new/PL_PS_SOLI.xdc:20]
Finished Parsing XDC File [D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.srcs/constrs_1/new/PL_PS_SOLI.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.srcs/constrs_1/new/PL_PS_SOLI.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ZYNQ_CORE_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 4834.965 ; gain = 67.402
set_property package_pin "" [get_ports [list  {GPIO_I_0[1]}]]
place_ports {GPIO_I_0[1]} A16
place_ports {GPIO_I_0[0]} A17
save_constraints
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.srcs/utils_1/imports/synth_1/ZYNQ_CORE_wrapper.dcp with file D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.runs/synth_1/ZYNQ_CORE_wrapper.dcp
launch_runs synth_1 -jobs 20
[Mon Jan 13 22:58:35 2025] Launched synth_1...
Run output will be captured here: D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.runs/synth_1/runme.log
launch_runs impl_1 -jobs 20
[Mon Jan 13 23:00:38 2025] Launched impl_1...
Run output will be captured here: D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Mon Jan 13 23:02:31 2025] Launched impl_1...
Run output will be captured here: D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/template.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/ZYNQ_CORE_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/ZYNQ_CORE_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/Programs/Workspace/SmartZYNQ_SP2/PS_PL_SOLIDIFICATION/prj/xilinx/ZYNQ_CORE_wrapper.xsa
INFO: [Hsi 55-2053] elapsed time for repository (D:/Xilinx/Vivado/2023.1/data/embeddedsw) loading 0 seconds
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan 13 23:29:39 2025...
