{"vcs1":{"timestamp_begin":1682459757.908911114, "rt":0.43, "ut":0.21, "st":0.12}}
{"vcselab":{"timestamp_begin":1682459758.371956048, "rt":0.37, "ut":0.22, "st":0.09}}
{"link":{"timestamp_begin":1682459758.761622843, "rt":0.22, "ut":0.06, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682459757.553479716}
{"VCS_COMP_START_TIME": 1682459757.553479716}
{"VCS_COMP_END_TIME": 1682459759.017741797}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -nc ./alu.sv ./constants.sv ./controlpath.sv ./datapath.sv ./library.sv ./memory.sv ./regfile.sv ./RISC240.sv ./tb.sv"}
{"vcs1": {"peak_mem": 338780}}
{"stitch_vcselab": {"peak_mem": 239052}}
