

================================================================
== Vitis HLS Report for 'cnn_Pipeline_clone_for_rows_clone_for_cols'
================================================================
* Date:           Mon Dec 16 12:42:39 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.460 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1166|     1166|  11.660 us|  11.660 us|  1166|  1166|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- clone_for_rows_clone_for_cols  |     1164|     1164|        10|          1|          1|  1156|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.46>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [CNN/src/cnn.cpp:88]   --->   Operation 13 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [CNN/src/cnn.cpp:86]   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.14ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten6"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 17 [1/1] (1.14ns)   --->   "%store_ln86 = store i6 0, i6 %i" [CNN/src/cnn.cpp:86]   --->   Operation 17 'store' 'store_ln86' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 18 [1/1] (1.14ns)   --->   "%store_ln88 = store i6 0, i6 %j" [CNN/src/cnn.cpp:88]   --->   Operation 18 'store' 'store_ln88' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i11 %indvar_flatten6" [CNN/src/cnn.cpp:86]   --->   Operation 20 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.63ns)   --->   "%icmp_ln86 = icmp_eq  i11 %indvar_flatten6_load, i11 1156" [CNN/src/cnn.cpp:86]   --->   Operation 21 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.63ns)   --->   "%add_ln86_1 = add i11 %indvar_flatten6_load, i11 1" [CNN/src/cnn.cpp:86]   --->   Operation 22 'add' 'add_ln86_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %icmp_ln86, void %for.inc27, void %for.end29.exitStub" [CNN/src/cnn.cpp:86]   --->   Operation 23 'br' 'br_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%j_load = load i6 %j" [CNN/src/cnn.cpp:88]   --->   Operation 24 'load' 'j_load' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i_load = load i6 %i" [CNN/src/cnn.cpp:86]   --->   Operation 25 'load' 'i_load' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.51ns)   --->   "%add_ln86 = add i6 %i_load, i6 1" [CNN/src/cnn.cpp:86]   --->   Operation 26 'add' 'add_ln86' <Predicate = (!icmp_ln86)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.51ns)   --->   "%icmp_ln88 = icmp_eq  i6 %j_load, i6 34" [CNN/src/cnn.cpp:88]   --->   Operation 27 'icmp' 'icmp_ln88' <Predicate = (!icmp_ln86)> <Delay = 1.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.86ns)   --->   "%select_ln86 = select i1 %icmp_ln88, i6 0, i6 %j_load" [CNN/src/cnn.cpp:86]   --->   Operation 28 'select' 'select_ln86' <Predicate = (!icmp_ln86)> <Delay = 0.86> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.86ns)   --->   "%select_ln86_1 = select i1 %icmp_ln88, i6 %add_ln86, i6 %i_load" [CNN/src/cnn.cpp:86]   --->   Operation 29 'select' 'select_ln86_1' <Predicate = (!icmp_ln86)> <Delay = 0.86> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [10/10] (2.93ns)   --->   "%urem_ln86 = urem i6 %select_ln86_1, i6 7" [CNN/src/cnn.cpp:86]   --->   Operation 30 'urem' 'urem_ln86' <Predicate = (!icmp_ln86)> <Delay = 2.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [10/10] (2.93ns)   --->   "%urem_ln88 = urem i6 %select_ln86, i6 7" [CNN/src/cnn.cpp:88]   --->   Operation 31 'urem' 'urem_ln88' <Predicate = (!icmp_ln86)> <Delay = 2.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.51ns)   --->   "%add_ln88 = add i6 %select_ln86, i6 1" [CNN/src/cnn.cpp:88]   --->   Operation 32 'add' 'add_ln88' <Predicate = (!icmp_ln86)> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.14ns)   --->   "%store_ln86 = store i11 %add_ln86_1, i11 %indvar_flatten6" [CNN/src/cnn.cpp:86]   --->   Operation 33 'store' 'store_ln86' <Predicate = (!icmp_ln86)> <Delay = 1.14>
ST_1 : Operation 34 [1/1] (1.14ns)   --->   "%store_ln86 = store i6 %select_ln86_1, i6 %i" [CNN/src/cnn.cpp:86]   --->   Operation 34 'store' 'store_ln86' <Predicate = (!icmp_ln86)> <Delay = 1.14>
ST_1 : Operation 35 [1/1] (1.14ns)   --->   "%store_ln88 = store i6 %add_ln88, i6 %j" [CNN/src/cnn.cpp:88]   --->   Operation 35 'store' 'store_ln88' <Predicate = (!icmp_ln86)> <Delay = 1.14>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc" [CNN/src/cnn.cpp:88]   --->   Operation 36 'br' 'br_ln88' <Predicate = (!icmp_ln86)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.01>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %select_ln86_1, i5 0" [CNN/src/cnn.cpp:90]   --->   Operation 37 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_374 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %select_ln86_1, i1 0" [CNN/src/cnn.cpp:90]   --->   Operation 38 'bitconcatenate' 'tmp_374' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i7 %tmp_374" [CNN/src/cnn.cpp:90]   --->   Operation 39 'zext' 'zext_ln90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln90 = add i11 %tmp_s, i11 %zext_ln90" [CNN/src/cnn.cpp:90]   --->   Operation 40 'add' 'add_ln90' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.25> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i6 %select_ln86_1" [CNN/src/cnn.cpp:86]   --->   Operation 41 'zext' 'zext_ln86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (3.51ns)   --->   "%mul_ln86 = mul i13 %zext_ln86, i13 74" [CNN/src/cnn.cpp:86]   --->   Operation 42 'mul' 'mul_ln86' <Predicate = true> <Delay = 3.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%udiv_ln_cast = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %mul_ln86, i32 9, i32 11" [CNN/src/cnn.cpp:86]   --->   Operation 43 'partselect' 'udiv_ln_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%udiv_ln_cast1 = partselect i4 @_ssdm_op_PartSelect.i4.i13.i32.i32, i13 %mul_ln86, i32 9, i32 12" [CNN/src/cnn.cpp:92]   --->   Operation 44 'partselect' 'udiv_ln_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i4 %udiv_ln_cast1" [CNN/src/cnn.cpp:92]   --->   Operation 45 'zext' 'zext_ln92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_375 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %udiv_ln_cast, i2 0" [CNN/src/cnn.cpp:92]   --->   Operation 46 'bitconcatenate' 'tmp_375' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln92 = add i5 %tmp_375, i5 %zext_ln92" [CNN/src/cnn.cpp:92]   --->   Operation 47 'add' 'add_ln92' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.25> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 48 [9/10] (2.93ns)   --->   "%urem_ln86 = urem i6 %select_ln86_1, i6 7" [CNN/src/cnn.cpp:86]   --->   Operation 48 'urem' 'urem_ln86' <Predicate = true> <Delay = 2.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln90_1 = zext i6 %select_ln86" [CNN/src/cnn.cpp:90]   --->   Operation 49 'zext' 'zext_ln90_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (2.71ns) (root node of TernaryAdder)   --->   "%add_ln90_1 = add i11 %add_ln90, i11 %zext_ln90_1" [CNN/src/cnn.cpp:90]   --->   Operation 50 'add' 'add_ln90_1' <Predicate = true> <Delay = 2.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.25> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln90_2 = zext i11 %add_ln90_1" [CNN/src/cnn.cpp:90]   --->   Operation 51 'zext' 'zext_ln90_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%pad_img0_addr = getelementptr i32 %pad_img0, i64 0, i64 %zext_ln90_2" [CNN/src/cnn.cpp:90]   --->   Operation 52 'getelementptr' 'pad_img0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i6 %select_ln86" [CNN/src/cnn.cpp:88]   --->   Operation 53 'zext' 'zext_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (3.51ns)   --->   "%mul_ln88 = mul i13 %zext_ln88, i13 74" [CNN/src/cnn.cpp:88]   --->   Operation 54 'mul' 'mul_ln88' <Predicate = true> <Delay = 3.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%udiv_ln3_cast = partselect i4 @_ssdm_op_PartSelect.i4.i13.i32.i32, i13 %mul_ln88, i32 9, i32 12" [CNN/src/cnn.cpp:92]   --->   Operation 55 'partselect' 'udiv_ln3_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln92_1 = zext i4 %udiv_ln3_cast" [CNN/src/cnn.cpp:92]   --->   Operation 56 'zext' 'zext_ln92_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (2.50ns) (root node of TernaryAdder)   --->   "%add_ln92_1 = add i5 %add_ln92, i5 %zext_ln92_1" [CNN/src/cnn.cpp:92]   --->   Operation 57 'add' 'add_ln92_1' <Predicate = true> <Delay = 2.50> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.25> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 58 [9/10] (2.93ns)   --->   "%urem_ln88 = urem i6 %select_ln86, i6 7" [CNN/src/cnn.cpp:88]   --->   Operation 58 'urem' 'urem_ln88' <Predicate = true> <Delay = 2.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [2/2] (2.41ns)   --->   "%pad_img0_load = load i11 %pad_img0_addr" [CNN/src/cnn.cpp:90]   --->   Operation 59 'load' 'pad_img0_load' <Predicate = true> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>

State 3 <SV = 2> <Delay = 4.83>
ST_3 : Operation 60 [8/10] (2.93ns)   --->   "%urem_ln86 = urem i6 %select_ln86_1, i6 7" [CNN/src/cnn.cpp:86]   --->   Operation 60 'urem' 'urem_ln86' <Predicate = true> <Delay = 2.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%pad_img1_addr = getelementptr i32 %pad_img1, i64 0, i64 %zext_ln90_2" [CNN/src/cnn.cpp:90]   --->   Operation 61 'getelementptr' 'pad_img1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%pad_img2_addr = getelementptr i32 %pad_img2, i64 0, i64 %zext_ln90_2" [CNN/src/cnn.cpp:91]   --->   Operation 62 'getelementptr' 'pad_img2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [8/10] (2.93ns)   --->   "%urem_ln88 = urem i6 %select_ln86, i6 7" [CNN/src/cnn.cpp:88]   --->   Operation 63 'urem' 'urem_ln88' <Predicate = true> <Delay = 2.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/2] (2.41ns)   --->   "%pad_img0_load = load i11 %pad_img0_addr" [CNN/src/cnn.cpp:90]   --->   Operation 64 'load' 'pad_img0_load' <Predicate = true> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_3 : Operation 65 [1/1] (2.41ns)   --->   "%store_ln90 = store i32 %pad_img0_load, i11 %pad_img1_addr" [CNN/src/cnn.cpp:90]   --->   Operation 65 'store' 'store_ln90' <Predicate = true> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>
ST_3 : Operation 66 [1/1] (2.41ns)   --->   "%store_ln91 = store i32 %pad_img0_load, i11 %pad_img2_addr" [CNN/src/cnn.cpp:91]   --->   Operation 66 'store' 'store_ln91' <Predicate = true> <Delay = 2.41> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1156> <RAM>

State 4 <SV = 3> <Delay = 2.93>
ST_4 : Operation 67 [7/10] (2.93ns)   --->   "%urem_ln86 = urem i6 %select_ln86_1, i6 7" [CNN/src/cnn.cpp:86]   --->   Operation 67 'urem' 'urem_ln86' <Predicate = true> <Delay = 2.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [7/10] (2.93ns)   --->   "%urem_ln88 = urem i6 %select_ln86, i6 7" [CNN/src/cnn.cpp:88]   --->   Operation 68 'urem' 'urem_ln88' <Predicate = true> <Delay = 2.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.93>
ST_5 : Operation 69 [6/10] (2.93ns)   --->   "%urem_ln86 = urem i6 %select_ln86_1, i6 7" [CNN/src/cnn.cpp:86]   --->   Operation 69 'urem' 'urem_ln86' <Predicate = true> <Delay = 2.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [6/10] (2.93ns)   --->   "%urem_ln88 = urem i6 %select_ln86, i6 7" [CNN/src/cnn.cpp:88]   --->   Operation 70 'urem' 'urem_ln88' <Predicate = true> <Delay = 2.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.93>
ST_6 : Operation 71 [5/10] (2.93ns)   --->   "%urem_ln86 = urem i6 %select_ln86_1, i6 7" [CNN/src/cnn.cpp:86]   --->   Operation 71 'urem' 'urem_ln86' <Predicate = true> <Delay = 2.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [5/10] (2.93ns)   --->   "%urem_ln88 = urem i6 %select_ln86, i6 7" [CNN/src/cnn.cpp:88]   --->   Operation 72 'urem' 'urem_ln88' <Predicate = true> <Delay = 2.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.93>
ST_7 : Operation 73 [4/10] (2.93ns)   --->   "%urem_ln86 = urem i6 %select_ln86_1, i6 7" [CNN/src/cnn.cpp:86]   --->   Operation 73 'urem' 'urem_ln86' <Predicate = true> <Delay = 2.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [4/10] (2.93ns)   --->   "%urem_ln88 = urem i6 %select_ln86, i6 7" [CNN/src/cnn.cpp:88]   --->   Operation 74 'urem' 'urem_ln88' <Predicate = true> <Delay = 2.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.93>
ST_8 : Operation 75 [3/10] (2.93ns)   --->   "%urem_ln86 = urem i6 %select_ln86_1, i6 7" [CNN/src/cnn.cpp:86]   --->   Operation 75 'urem' 'urem_ln86' <Predicate = true> <Delay = 2.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 76 [3/10] (2.93ns)   --->   "%urem_ln88 = urem i6 %select_ln86, i6 7" [CNN/src/cnn.cpp:88]   --->   Operation 76 'urem' 'urem_ln88' <Predicate = true> <Delay = 2.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.93>
ST_9 : Operation 77 [2/10] (2.93ns)   --->   "%urem_ln86 = urem i6 %select_ln86_1, i6 7" [CNN/src/cnn.cpp:86]   --->   Operation 77 'urem' 'urem_ln86' <Predicate = true> <Delay = 2.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 78 [2/10] (2.93ns)   --->   "%urem_ln88 = urem i6 %select_ln86, i6 7" [CNN/src/cnn.cpp:88]   --->   Operation 78 'urem' 'urem_ln88' <Predicate = true> <Delay = 2.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 249 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 249 'ret' 'ret_ln0' <Predicate = (icmp_ln86)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 5.58>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @clone_for_rows_clone_for_cols_str"   --->   Operation 79 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1156, i64 1156, i64 1156"   --->   Operation 80 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/10] (2.93ns)   --->   "%urem_ln86 = urem i6 %select_ln86_1, i6 7" [CNN/src/cnn.cpp:86]   --->   Operation 81 'urem' 'urem_ln86' <Predicate = true> <Delay = 2.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln86 = trunc i3 %urem_ln86" [CNN/src/cnn.cpp:86]   --->   Operation 82 'trunc' 'trunc_ln86' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%specpipeline_ln88 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [CNN/src/cnn.cpp:88]   --->   Operation 83 'specpipeline' 'specpipeline_ln88' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln92_2 = zext i5 %add_ln92_1" [CNN/src/cnn.cpp:92]   --->   Operation 84 'zext' 'zext_ln92_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%pad_img3_addr = getelementptr i32 %pad_img3, i64 0, i64 %zext_ln92_2" [CNN/src/cnn.cpp:92]   --->   Operation 85 'getelementptr' 'pad_img3_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%pad_img3_1_addr = getelementptr i32 %pad_img3_1, i64 0, i64 %zext_ln92_2" [CNN/src/cnn.cpp:92]   --->   Operation 86 'getelementptr' 'pad_img3_1_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%pad_img3_2_addr = getelementptr i32 %pad_img3_2, i64 0, i64 %zext_ln92_2" [CNN/src/cnn.cpp:92]   --->   Operation 87 'getelementptr' 'pad_img3_2_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%pad_img3_3_addr = getelementptr i32 %pad_img3_3, i64 0, i64 %zext_ln92_2" [CNN/src/cnn.cpp:92]   --->   Operation 88 'getelementptr' 'pad_img3_3_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%pad_img3_4_addr = getelementptr i32 %pad_img3_4, i64 0, i64 %zext_ln92_2" [CNN/src/cnn.cpp:92]   --->   Operation 89 'getelementptr' 'pad_img3_4_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%pad_img3_5_addr = getelementptr i32 %pad_img3_5, i64 0, i64 %zext_ln92_2" [CNN/src/cnn.cpp:92]   --->   Operation 90 'getelementptr' 'pad_img3_5_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%pad_img3_6_addr = getelementptr i32 %pad_img3_6, i64 0, i64 %zext_ln92_2" [CNN/src/cnn.cpp:92]   --->   Operation 91 'getelementptr' 'pad_img3_6_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%pad_img3_7_addr = getelementptr i32 %pad_img3_7, i64 0, i64 %zext_ln92_2" [CNN/src/cnn.cpp:92]   --->   Operation 92 'getelementptr' 'pad_img3_7_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%pad_img3_8_addr = getelementptr i32 %pad_img3_8, i64 0, i64 %zext_ln92_2" [CNN/src/cnn.cpp:92]   --->   Operation 93 'getelementptr' 'pad_img3_8_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%pad_img3_9_addr = getelementptr i32 %pad_img3_9, i64 0, i64 %zext_ln92_2" [CNN/src/cnn.cpp:92]   --->   Operation 94 'getelementptr' 'pad_img3_9_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%pad_img3_10_addr = getelementptr i32 %pad_img3_10, i64 0, i64 %zext_ln92_2" [CNN/src/cnn.cpp:92]   --->   Operation 95 'getelementptr' 'pad_img3_10_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%pad_img3_11_addr = getelementptr i32 %pad_img3_11, i64 0, i64 %zext_ln92_2" [CNN/src/cnn.cpp:92]   --->   Operation 96 'getelementptr' 'pad_img3_11_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%pad_img3_12_addr = getelementptr i32 %pad_img3_12, i64 0, i64 %zext_ln92_2" [CNN/src/cnn.cpp:92]   --->   Operation 97 'getelementptr' 'pad_img3_12_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%pad_img3_13_addr = getelementptr i32 %pad_img3_13, i64 0, i64 %zext_ln92_2" [CNN/src/cnn.cpp:92]   --->   Operation 98 'getelementptr' 'pad_img3_13_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%pad_img3_14_addr = getelementptr i32 %pad_img3_14, i64 0, i64 %zext_ln92_2" [CNN/src/cnn.cpp:92]   --->   Operation 99 'getelementptr' 'pad_img3_14_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%pad_img3_15_addr = getelementptr i32 %pad_img3_15, i64 0, i64 %zext_ln92_2" [CNN/src/cnn.cpp:92]   --->   Operation 100 'getelementptr' 'pad_img3_15_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%pad_img3_16_addr = getelementptr i32 %pad_img3_16, i64 0, i64 %zext_ln92_2" [CNN/src/cnn.cpp:92]   --->   Operation 101 'getelementptr' 'pad_img3_16_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%pad_img3_17_addr = getelementptr i32 %pad_img3_17, i64 0, i64 %zext_ln92_2" [CNN/src/cnn.cpp:92]   --->   Operation 102 'getelementptr' 'pad_img3_17_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%pad_img3_18_addr = getelementptr i32 %pad_img3_18, i64 0, i64 %zext_ln92_2" [CNN/src/cnn.cpp:92]   --->   Operation 103 'getelementptr' 'pad_img3_18_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%pad_img3_19_addr = getelementptr i32 %pad_img3_19, i64 0, i64 %zext_ln92_2" [CNN/src/cnn.cpp:92]   --->   Operation 104 'getelementptr' 'pad_img3_19_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%pad_img3_20_addr = getelementptr i32 %pad_img3_20, i64 0, i64 %zext_ln92_2" [CNN/src/cnn.cpp:92]   --->   Operation 105 'getelementptr' 'pad_img3_20_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%pad_img3_21_addr = getelementptr i32 %pad_img3_21, i64 0, i64 %zext_ln92_2" [CNN/src/cnn.cpp:92]   --->   Operation 106 'getelementptr' 'pad_img3_21_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%pad_img3_22_addr = getelementptr i32 %pad_img3_22, i64 0, i64 %zext_ln92_2" [CNN/src/cnn.cpp:92]   --->   Operation 107 'getelementptr' 'pad_img3_22_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%pad_img3_23_addr = getelementptr i32 %pad_img3_23, i64 0, i64 %zext_ln92_2" [CNN/src/cnn.cpp:92]   --->   Operation 108 'getelementptr' 'pad_img3_23_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%pad_img3_24_addr = getelementptr i32 %pad_img3_24, i64 0, i64 %zext_ln92_2" [CNN/src/cnn.cpp:92]   --->   Operation 109 'getelementptr' 'pad_img3_24_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%pad_img3_25_addr = getelementptr i32 %pad_img3_25, i64 0, i64 %zext_ln92_2" [CNN/src/cnn.cpp:92]   --->   Operation 110 'getelementptr' 'pad_img3_25_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%pad_img3_26_addr = getelementptr i32 %pad_img3_26, i64 0, i64 %zext_ln92_2" [CNN/src/cnn.cpp:92]   --->   Operation 111 'getelementptr' 'pad_img3_26_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%pad_img3_27_addr = getelementptr i32 %pad_img3_27, i64 0, i64 %zext_ln92_2" [CNN/src/cnn.cpp:92]   --->   Operation 112 'getelementptr' 'pad_img3_27_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%pad_img3_28_addr = getelementptr i32 %pad_img3_28, i64 0, i64 %zext_ln92_2" [CNN/src/cnn.cpp:92]   --->   Operation 113 'getelementptr' 'pad_img3_28_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%pad_img3_29_addr = getelementptr i32 %pad_img3_29, i64 0, i64 %zext_ln92_2" [CNN/src/cnn.cpp:92]   --->   Operation 114 'getelementptr' 'pad_img3_29_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%pad_img3_30_addr = getelementptr i32 %pad_img3_30, i64 0, i64 %zext_ln92_2" [CNN/src/cnn.cpp:92]   --->   Operation 115 'getelementptr' 'pad_img3_30_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%pad_img3_31_addr = getelementptr i32 %pad_img3_31, i64 0, i64 %zext_ln92_2" [CNN/src/cnn.cpp:92]   --->   Operation 116 'getelementptr' 'pad_img3_31_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%pad_img3_32_addr = getelementptr i32 %pad_img3_32, i64 0, i64 %zext_ln92_2" [CNN/src/cnn.cpp:92]   --->   Operation 117 'getelementptr' 'pad_img3_32_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%pad_img3_33_addr = getelementptr i32 %pad_img3_33, i64 0, i64 %zext_ln92_2" [CNN/src/cnn.cpp:92]   --->   Operation 118 'getelementptr' 'pad_img3_33_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%pad_img3_34_addr = getelementptr i32 %pad_img3_34, i64 0, i64 %zext_ln92_2" [CNN/src/cnn.cpp:92]   --->   Operation 119 'getelementptr' 'pad_img3_34_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%pad_img3_35_addr = getelementptr i32 %pad_img3_35, i64 0, i64 %zext_ln92_2" [CNN/src/cnn.cpp:92]   --->   Operation 120 'getelementptr' 'pad_img3_35_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%pad_img3_36_addr = getelementptr i32 %pad_img3_36, i64 0, i64 %zext_ln92_2" [CNN/src/cnn.cpp:92]   --->   Operation 121 'getelementptr' 'pad_img3_36_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%pad_img3_37_addr = getelementptr i32 %pad_img3_37, i64 0, i64 %zext_ln92_2" [CNN/src/cnn.cpp:92]   --->   Operation 122 'getelementptr' 'pad_img3_37_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%pad_img3_38_addr = getelementptr i32 %pad_img3_38, i64 0, i64 %zext_ln92_2" [CNN/src/cnn.cpp:92]   --->   Operation 123 'getelementptr' 'pad_img3_38_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%pad_img3_39_addr = getelementptr i32 %pad_img3_39, i64 0, i64 %zext_ln92_2" [CNN/src/cnn.cpp:92]   --->   Operation 124 'getelementptr' 'pad_img3_39_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%pad_img3_40_addr = getelementptr i32 %pad_img3_40, i64 0, i64 %zext_ln92_2" [CNN/src/cnn.cpp:92]   --->   Operation 125 'getelementptr' 'pad_img3_40_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%pad_img3_41_addr = getelementptr i32 %pad_img3_41, i64 0, i64 %zext_ln92_2" [CNN/src/cnn.cpp:92]   --->   Operation 126 'getelementptr' 'pad_img3_41_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%pad_img3_42_addr = getelementptr i32 %pad_img3_42, i64 0, i64 %zext_ln92_2" [CNN/src/cnn.cpp:92]   --->   Operation 127 'getelementptr' 'pad_img3_42_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%pad_img3_43_addr = getelementptr i32 %pad_img3_43, i64 0, i64 %zext_ln92_2" [CNN/src/cnn.cpp:92]   --->   Operation 128 'getelementptr' 'pad_img3_43_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%pad_img3_44_addr = getelementptr i32 %pad_img3_44, i64 0, i64 %zext_ln92_2" [CNN/src/cnn.cpp:92]   --->   Operation 129 'getelementptr' 'pad_img3_44_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%pad_img3_45_addr = getelementptr i32 %pad_img3_45, i64 0, i64 %zext_ln92_2" [CNN/src/cnn.cpp:92]   --->   Operation 130 'getelementptr' 'pad_img3_45_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%pad_img3_46_addr = getelementptr i32 %pad_img3_46, i64 0, i64 %zext_ln92_2" [CNN/src/cnn.cpp:92]   --->   Operation 131 'getelementptr' 'pad_img3_46_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%pad_img3_47_addr = getelementptr i32 %pad_img3_47, i64 0, i64 %zext_ln92_2" [CNN/src/cnn.cpp:92]   --->   Operation 132 'getelementptr' 'pad_img3_47_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%pad_img3_48_addr = getelementptr i32 %pad_img3_48, i64 0, i64 %zext_ln92_2" [CNN/src/cnn.cpp:92]   --->   Operation 133 'getelementptr' 'pad_img3_48_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 134 [1/10] (2.93ns)   --->   "%urem_ln88 = urem i6 %select_ln86, i6 7" [CNN/src/cnn.cpp:88]   --->   Operation 134 'urem' 'urem_ln88' <Predicate = true> <Delay = 2.93> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 9> <II = 1> <Delay = 2.93> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln88 = trunc i3 %urem_ln88" [CNN/src/cnn.cpp:88]   --->   Operation 135 'trunc' 'trunc_ln88' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (1.09ns)   --->   "%switch_ln92 = switch i3 %trunc_ln86, void %arrayidx266.case.6, i3 0, void %arrayidx266.case.0, i3 1, void %arrayidx266.case.1, i3 2, void %arrayidx266.case.2, i3 3, void %arrayidx266.case.3, i3 4, void %arrayidx266.case.4, i3 5, void %arrayidx266.case.5" [CNN/src/cnn.cpp:92]   --->   Operation 136 'switch' 'switch_ln92' <Predicate = true> <Delay = 1.09>
ST_10 : Operation 137 [1/1] (1.09ns)   --->   "%switch_ln92 = switch i3 %trunc_ln88, void %arrayidx266.case.656, i3 0, void %arrayidx266.case.050, i3 1, void %arrayidx266.case.151, i3 2, void %arrayidx266.case.252, i3 3, void %arrayidx266.case.353, i3 4, void %arrayidx266.case.454, i3 5, void %arrayidx266.case.555" [CNN/src/cnn.cpp:92]   --->   Operation 137 'switch' 'switch_ln92' <Predicate = (trunc_ln86 == 5)> <Delay = 1.09>
ST_10 : Operation 138 [1/1] (1.56ns)   --->   "%store_ln92 = store i32 %pad_img0_load, i5 %pad_img3_40_addr" [CNN/src/cnn.cpp:92]   --->   Operation 138 'store' 'store_ln92' <Predicate = (trunc_ln86 == 5 & trunc_ln88 == 5)> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln92 = br void %arrayidx266.exit49" [CNN/src/cnn.cpp:92]   --->   Operation 139 'br' 'br_ln92' <Predicate = (trunc_ln86 == 5 & trunc_ln88 == 5)> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (1.56ns)   --->   "%store_ln92 = store i32 %pad_img0_load, i5 %pad_img3_39_addr" [CNN/src/cnn.cpp:92]   --->   Operation 140 'store' 'store_ln92' <Predicate = (trunc_ln86 == 5 & trunc_ln88 == 4)> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln92 = br void %arrayidx266.exit49" [CNN/src/cnn.cpp:92]   --->   Operation 141 'br' 'br_ln92' <Predicate = (trunc_ln86 == 5 & trunc_ln88 == 4)> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (1.56ns)   --->   "%store_ln92 = store i32 %pad_img0_load, i5 %pad_img3_38_addr" [CNN/src/cnn.cpp:92]   --->   Operation 142 'store' 'store_ln92' <Predicate = (trunc_ln86 == 5 & trunc_ln88 == 3)> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln92 = br void %arrayidx266.exit49" [CNN/src/cnn.cpp:92]   --->   Operation 143 'br' 'br_ln92' <Predicate = (trunc_ln86 == 5 & trunc_ln88 == 3)> <Delay = 0.00>
ST_10 : Operation 144 [1/1] (1.56ns)   --->   "%store_ln92 = store i32 %pad_img0_load, i5 %pad_img3_37_addr" [CNN/src/cnn.cpp:92]   --->   Operation 144 'store' 'store_ln92' <Predicate = (trunc_ln86 == 5 & trunc_ln88 == 2)> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln92 = br void %arrayidx266.exit49" [CNN/src/cnn.cpp:92]   --->   Operation 145 'br' 'br_ln92' <Predicate = (trunc_ln86 == 5 & trunc_ln88 == 2)> <Delay = 0.00>
ST_10 : Operation 146 [1/1] (1.56ns)   --->   "%store_ln92 = store i32 %pad_img0_load, i5 %pad_img3_36_addr" [CNN/src/cnn.cpp:92]   --->   Operation 146 'store' 'store_ln92' <Predicate = (trunc_ln86 == 5 & trunc_ln88 == 1)> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln92 = br void %arrayidx266.exit49" [CNN/src/cnn.cpp:92]   --->   Operation 147 'br' 'br_ln92' <Predicate = (trunc_ln86 == 5 & trunc_ln88 == 1)> <Delay = 0.00>
ST_10 : Operation 148 [1/1] (1.56ns)   --->   "%store_ln92 = store i32 %pad_img0_load, i5 %pad_img3_35_addr" [CNN/src/cnn.cpp:92]   --->   Operation 148 'store' 'store_ln92' <Predicate = (trunc_ln86 == 5 & trunc_ln88 == 0)> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln92 = br void %arrayidx266.exit49" [CNN/src/cnn.cpp:92]   --->   Operation 149 'br' 'br_ln92' <Predicate = (trunc_ln86 == 5 & trunc_ln88 == 0)> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (1.56ns)   --->   "%store_ln92 = store i32 %pad_img0_load, i5 %pad_img3_41_addr" [CNN/src/cnn.cpp:92]   --->   Operation 150 'store' 'store_ln92' <Predicate = (trunc_ln86 == 5 & trunc_ln88 == 7) | (trunc_ln86 == 5 & trunc_ln88 == 6)> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln92 = br void %arrayidx266.exit49" [CNN/src/cnn.cpp:92]   --->   Operation 151 'br' 'br_ln92' <Predicate = (trunc_ln86 == 5 & trunc_ln88 == 7) | (trunc_ln86 == 5 & trunc_ln88 == 6)> <Delay = 0.00>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln92 = br void %arrayidx266.exit" [CNN/src/cnn.cpp:92]   --->   Operation 152 'br' 'br_ln92' <Predicate = (trunc_ln86 == 5)> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (1.09ns)   --->   "%switch_ln92 = switch i3 %trunc_ln88, void %arrayidx266.case.647, i3 0, void %arrayidx266.case.041, i3 1, void %arrayidx266.case.142, i3 2, void %arrayidx266.case.243, i3 3, void %arrayidx266.case.344, i3 4, void %arrayidx266.case.445, i3 5, void %arrayidx266.case.546" [CNN/src/cnn.cpp:92]   --->   Operation 153 'switch' 'switch_ln92' <Predicate = (trunc_ln86 == 4)> <Delay = 1.09>
ST_10 : Operation 154 [1/1] (1.56ns)   --->   "%store_ln92 = store i32 %pad_img0_load, i5 %pad_img3_33_addr" [CNN/src/cnn.cpp:92]   --->   Operation 154 'store' 'store_ln92' <Predicate = (trunc_ln86 == 4 & trunc_ln88 == 5)> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln92 = br void %arrayidx266.exit40" [CNN/src/cnn.cpp:92]   --->   Operation 155 'br' 'br_ln92' <Predicate = (trunc_ln86 == 4 & trunc_ln88 == 5)> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (1.56ns)   --->   "%store_ln92 = store i32 %pad_img0_load, i5 %pad_img3_32_addr" [CNN/src/cnn.cpp:92]   --->   Operation 156 'store' 'store_ln92' <Predicate = (trunc_ln86 == 4 & trunc_ln88 == 4)> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln92 = br void %arrayidx266.exit40" [CNN/src/cnn.cpp:92]   --->   Operation 157 'br' 'br_ln92' <Predicate = (trunc_ln86 == 4 & trunc_ln88 == 4)> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (1.56ns)   --->   "%store_ln92 = store i32 %pad_img0_load, i5 %pad_img3_31_addr" [CNN/src/cnn.cpp:92]   --->   Operation 158 'store' 'store_ln92' <Predicate = (trunc_ln86 == 4 & trunc_ln88 == 3)> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln92 = br void %arrayidx266.exit40" [CNN/src/cnn.cpp:92]   --->   Operation 159 'br' 'br_ln92' <Predicate = (trunc_ln86 == 4 & trunc_ln88 == 3)> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (1.56ns)   --->   "%store_ln92 = store i32 %pad_img0_load, i5 %pad_img3_30_addr" [CNN/src/cnn.cpp:92]   --->   Operation 160 'store' 'store_ln92' <Predicate = (trunc_ln86 == 4 & trunc_ln88 == 2)> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_10 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln92 = br void %arrayidx266.exit40" [CNN/src/cnn.cpp:92]   --->   Operation 161 'br' 'br_ln92' <Predicate = (trunc_ln86 == 4 & trunc_ln88 == 2)> <Delay = 0.00>
ST_10 : Operation 162 [1/1] (1.56ns)   --->   "%store_ln92 = store i32 %pad_img0_load, i5 %pad_img3_29_addr" [CNN/src/cnn.cpp:92]   --->   Operation 162 'store' 'store_ln92' <Predicate = (trunc_ln86 == 4 & trunc_ln88 == 1)> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_10 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln92 = br void %arrayidx266.exit40" [CNN/src/cnn.cpp:92]   --->   Operation 163 'br' 'br_ln92' <Predicate = (trunc_ln86 == 4 & trunc_ln88 == 1)> <Delay = 0.00>
ST_10 : Operation 164 [1/1] (1.56ns)   --->   "%store_ln92 = store i32 %pad_img0_load, i5 %pad_img3_28_addr" [CNN/src/cnn.cpp:92]   --->   Operation 164 'store' 'store_ln92' <Predicate = (trunc_ln86 == 4 & trunc_ln88 == 0)> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln92 = br void %arrayidx266.exit40" [CNN/src/cnn.cpp:92]   --->   Operation 165 'br' 'br_ln92' <Predicate = (trunc_ln86 == 4 & trunc_ln88 == 0)> <Delay = 0.00>
ST_10 : Operation 166 [1/1] (1.56ns)   --->   "%store_ln92 = store i32 %pad_img0_load, i5 %pad_img3_34_addr" [CNN/src/cnn.cpp:92]   --->   Operation 166 'store' 'store_ln92' <Predicate = (trunc_ln86 == 4 & trunc_ln88 == 7) | (trunc_ln86 == 4 & trunc_ln88 == 6)> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln92 = br void %arrayidx266.exit40" [CNN/src/cnn.cpp:92]   --->   Operation 167 'br' 'br_ln92' <Predicate = (trunc_ln86 == 4 & trunc_ln88 == 7) | (trunc_ln86 == 4 & trunc_ln88 == 6)> <Delay = 0.00>
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln92 = br void %arrayidx266.exit" [CNN/src/cnn.cpp:92]   --->   Operation 168 'br' 'br_ln92' <Predicate = (trunc_ln86 == 4)> <Delay = 0.00>
ST_10 : Operation 169 [1/1] (1.09ns)   --->   "%switch_ln92 = switch i3 %trunc_ln88, void %arrayidx266.case.638, i3 0, void %arrayidx266.case.032, i3 1, void %arrayidx266.case.133, i3 2, void %arrayidx266.case.234, i3 3, void %arrayidx266.case.335, i3 4, void %arrayidx266.case.436, i3 5, void %arrayidx266.case.537" [CNN/src/cnn.cpp:92]   --->   Operation 169 'switch' 'switch_ln92' <Predicate = (trunc_ln86 == 3)> <Delay = 1.09>
ST_10 : Operation 170 [1/1] (1.56ns)   --->   "%store_ln92 = store i32 %pad_img0_load, i5 %pad_img3_26_addr" [CNN/src/cnn.cpp:92]   --->   Operation 170 'store' 'store_ln92' <Predicate = (trunc_ln86 == 3 & trunc_ln88 == 5)> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln92 = br void %arrayidx266.exit31" [CNN/src/cnn.cpp:92]   --->   Operation 171 'br' 'br_ln92' <Predicate = (trunc_ln86 == 3 & trunc_ln88 == 5)> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (1.56ns)   --->   "%store_ln92 = store i32 %pad_img0_load, i5 %pad_img3_25_addr" [CNN/src/cnn.cpp:92]   --->   Operation 172 'store' 'store_ln92' <Predicate = (trunc_ln86 == 3 & trunc_ln88 == 4)> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln92 = br void %arrayidx266.exit31" [CNN/src/cnn.cpp:92]   --->   Operation 173 'br' 'br_ln92' <Predicate = (trunc_ln86 == 3 & trunc_ln88 == 4)> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (1.56ns)   --->   "%store_ln92 = store i32 %pad_img0_load, i5 %pad_img3_24_addr" [CNN/src/cnn.cpp:92]   --->   Operation 174 'store' 'store_ln92' <Predicate = (trunc_ln86 == 3 & trunc_ln88 == 3)> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_10 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln92 = br void %arrayidx266.exit31" [CNN/src/cnn.cpp:92]   --->   Operation 175 'br' 'br_ln92' <Predicate = (trunc_ln86 == 3 & trunc_ln88 == 3)> <Delay = 0.00>
ST_10 : Operation 176 [1/1] (1.56ns)   --->   "%store_ln92 = store i32 %pad_img0_load, i5 %pad_img3_23_addr" [CNN/src/cnn.cpp:92]   --->   Operation 176 'store' 'store_ln92' <Predicate = (trunc_ln86 == 3 & trunc_ln88 == 2)> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_10 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln92 = br void %arrayidx266.exit31" [CNN/src/cnn.cpp:92]   --->   Operation 177 'br' 'br_ln92' <Predicate = (trunc_ln86 == 3 & trunc_ln88 == 2)> <Delay = 0.00>
ST_10 : Operation 178 [1/1] (1.56ns)   --->   "%store_ln92 = store i32 %pad_img0_load, i5 %pad_img3_22_addr" [CNN/src/cnn.cpp:92]   --->   Operation 178 'store' 'store_ln92' <Predicate = (trunc_ln86 == 3 & trunc_ln88 == 1)> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_10 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln92 = br void %arrayidx266.exit31" [CNN/src/cnn.cpp:92]   --->   Operation 179 'br' 'br_ln92' <Predicate = (trunc_ln86 == 3 & trunc_ln88 == 1)> <Delay = 0.00>
ST_10 : Operation 180 [1/1] (1.56ns)   --->   "%store_ln92 = store i32 %pad_img0_load, i5 %pad_img3_21_addr" [CNN/src/cnn.cpp:92]   --->   Operation 180 'store' 'store_ln92' <Predicate = (trunc_ln86 == 3 & trunc_ln88 == 0)> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_10 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln92 = br void %arrayidx266.exit31" [CNN/src/cnn.cpp:92]   --->   Operation 181 'br' 'br_ln92' <Predicate = (trunc_ln86 == 3 & trunc_ln88 == 0)> <Delay = 0.00>
ST_10 : Operation 182 [1/1] (1.56ns)   --->   "%store_ln92 = store i32 %pad_img0_load, i5 %pad_img3_27_addr" [CNN/src/cnn.cpp:92]   --->   Operation 182 'store' 'store_ln92' <Predicate = (trunc_ln86 == 3 & trunc_ln88 == 7) | (trunc_ln86 == 3 & trunc_ln88 == 6)> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_10 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln92 = br void %arrayidx266.exit31" [CNN/src/cnn.cpp:92]   --->   Operation 183 'br' 'br_ln92' <Predicate = (trunc_ln86 == 3 & trunc_ln88 == 7) | (trunc_ln86 == 3 & trunc_ln88 == 6)> <Delay = 0.00>
ST_10 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln92 = br void %arrayidx266.exit" [CNN/src/cnn.cpp:92]   --->   Operation 184 'br' 'br_ln92' <Predicate = (trunc_ln86 == 3)> <Delay = 0.00>
ST_10 : Operation 185 [1/1] (1.09ns)   --->   "%switch_ln92 = switch i3 %trunc_ln88, void %arrayidx266.case.629, i3 0, void %arrayidx266.case.023, i3 1, void %arrayidx266.case.124, i3 2, void %arrayidx266.case.225, i3 3, void %arrayidx266.case.326, i3 4, void %arrayidx266.case.427, i3 5, void %arrayidx266.case.528" [CNN/src/cnn.cpp:92]   --->   Operation 185 'switch' 'switch_ln92' <Predicate = (trunc_ln86 == 2)> <Delay = 1.09>
ST_10 : Operation 186 [1/1] (1.56ns)   --->   "%store_ln92 = store i32 %pad_img0_load, i5 %pad_img3_19_addr" [CNN/src/cnn.cpp:92]   --->   Operation 186 'store' 'store_ln92' <Predicate = (trunc_ln86 == 2 & trunc_ln88 == 5)> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_10 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln92 = br void %arrayidx266.exit22" [CNN/src/cnn.cpp:92]   --->   Operation 187 'br' 'br_ln92' <Predicate = (trunc_ln86 == 2 & trunc_ln88 == 5)> <Delay = 0.00>
ST_10 : Operation 188 [1/1] (1.56ns)   --->   "%store_ln92 = store i32 %pad_img0_load, i5 %pad_img3_18_addr" [CNN/src/cnn.cpp:92]   --->   Operation 188 'store' 'store_ln92' <Predicate = (trunc_ln86 == 2 & trunc_ln88 == 4)> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_10 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln92 = br void %arrayidx266.exit22" [CNN/src/cnn.cpp:92]   --->   Operation 189 'br' 'br_ln92' <Predicate = (trunc_ln86 == 2 & trunc_ln88 == 4)> <Delay = 0.00>
ST_10 : Operation 190 [1/1] (1.56ns)   --->   "%store_ln92 = store i32 %pad_img0_load, i5 %pad_img3_17_addr" [CNN/src/cnn.cpp:92]   --->   Operation 190 'store' 'store_ln92' <Predicate = (trunc_ln86 == 2 & trunc_ln88 == 3)> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_10 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln92 = br void %arrayidx266.exit22" [CNN/src/cnn.cpp:92]   --->   Operation 191 'br' 'br_ln92' <Predicate = (trunc_ln86 == 2 & trunc_ln88 == 3)> <Delay = 0.00>
ST_10 : Operation 192 [1/1] (1.56ns)   --->   "%store_ln92 = store i32 %pad_img0_load, i5 %pad_img3_16_addr" [CNN/src/cnn.cpp:92]   --->   Operation 192 'store' 'store_ln92' <Predicate = (trunc_ln86 == 2 & trunc_ln88 == 2)> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_10 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln92 = br void %arrayidx266.exit22" [CNN/src/cnn.cpp:92]   --->   Operation 193 'br' 'br_ln92' <Predicate = (trunc_ln86 == 2 & trunc_ln88 == 2)> <Delay = 0.00>
ST_10 : Operation 194 [1/1] (1.56ns)   --->   "%store_ln92 = store i32 %pad_img0_load, i5 %pad_img3_15_addr" [CNN/src/cnn.cpp:92]   --->   Operation 194 'store' 'store_ln92' <Predicate = (trunc_ln86 == 2 & trunc_ln88 == 1)> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_10 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln92 = br void %arrayidx266.exit22" [CNN/src/cnn.cpp:92]   --->   Operation 195 'br' 'br_ln92' <Predicate = (trunc_ln86 == 2 & trunc_ln88 == 1)> <Delay = 0.00>
ST_10 : Operation 196 [1/1] (1.56ns)   --->   "%store_ln92 = store i32 %pad_img0_load, i5 %pad_img3_14_addr" [CNN/src/cnn.cpp:92]   --->   Operation 196 'store' 'store_ln92' <Predicate = (trunc_ln86 == 2 & trunc_ln88 == 0)> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_10 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln92 = br void %arrayidx266.exit22" [CNN/src/cnn.cpp:92]   --->   Operation 197 'br' 'br_ln92' <Predicate = (trunc_ln86 == 2 & trunc_ln88 == 0)> <Delay = 0.00>
ST_10 : Operation 198 [1/1] (1.56ns)   --->   "%store_ln92 = store i32 %pad_img0_load, i5 %pad_img3_20_addr" [CNN/src/cnn.cpp:92]   --->   Operation 198 'store' 'store_ln92' <Predicate = (trunc_ln86 == 2 & trunc_ln88 == 7) | (trunc_ln86 == 2 & trunc_ln88 == 6)> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_10 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln92 = br void %arrayidx266.exit22" [CNN/src/cnn.cpp:92]   --->   Operation 199 'br' 'br_ln92' <Predicate = (trunc_ln86 == 2 & trunc_ln88 == 7) | (trunc_ln86 == 2 & trunc_ln88 == 6)> <Delay = 0.00>
ST_10 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln92 = br void %arrayidx266.exit" [CNN/src/cnn.cpp:92]   --->   Operation 200 'br' 'br_ln92' <Predicate = (trunc_ln86 == 2)> <Delay = 0.00>
ST_10 : Operation 201 [1/1] (1.09ns)   --->   "%switch_ln92 = switch i3 %trunc_ln88, void %arrayidx266.case.620, i3 0, void %arrayidx266.case.014, i3 1, void %arrayidx266.case.115, i3 2, void %arrayidx266.case.216, i3 3, void %arrayidx266.case.317, i3 4, void %arrayidx266.case.418, i3 5, void %arrayidx266.case.519" [CNN/src/cnn.cpp:92]   --->   Operation 201 'switch' 'switch_ln92' <Predicate = (trunc_ln86 == 1)> <Delay = 1.09>
ST_10 : Operation 202 [1/1] (1.56ns)   --->   "%store_ln92 = store i32 %pad_img0_load, i5 %pad_img3_12_addr" [CNN/src/cnn.cpp:92]   --->   Operation 202 'store' 'store_ln92' <Predicate = (trunc_ln86 == 1 & trunc_ln88 == 5)> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_10 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln92 = br void %arrayidx266.exit13" [CNN/src/cnn.cpp:92]   --->   Operation 203 'br' 'br_ln92' <Predicate = (trunc_ln86 == 1 & trunc_ln88 == 5)> <Delay = 0.00>
ST_10 : Operation 204 [1/1] (1.56ns)   --->   "%store_ln92 = store i32 %pad_img0_load, i5 %pad_img3_11_addr" [CNN/src/cnn.cpp:92]   --->   Operation 204 'store' 'store_ln92' <Predicate = (trunc_ln86 == 1 & trunc_ln88 == 4)> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_10 : Operation 205 [1/1] (0.00ns)   --->   "%br_ln92 = br void %arrayidx266.exit13" [CNN/src/cnn.cpp:92]   --->   Operation 205 'br' 'br_ln92' <Predicate = (trunc_ln86 == 1 & trunc_ln88 == 4)> <Delay = 0.00>
ST_10 : Operation 206 [1/1] (1.56ns)   --->   "%store_ln92 = store i32 %pad_img0_load, i5 %pad_img3_10_addr" [CNN/src/cnn.cpp:92]   --->   Operation 206 'store' 'store_ln92' <Predicate = (trunc_ln86 == 1 & trunc_ln88 == 3)> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_10 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln92 = br void %arrayidx266.exit13" [CNN/src/cnn.cpp:92]   --->   Operation 207 'br' 'br_ln92' <Predicate = (trunc_ln86 == 1 & trunc_ln88 == 3)> <Delay = 0.00>
ST_10 : Operation 208 [1/1] (1.56ns)   --->   "%store_ln92 = store i32 %pad_img0_load, i5 %pad_img3_9_addr" [CNN/src/cnn.cpp:92]   --->   Operation 208 'store' 'store_ln92' <Predicate = (trunc_ln86 == 1 & trunc_ln88 == 2)> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_10 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln92 = br void %arrayidx266.exit13" [CNN/src/cnn.cpp:92]   --->   Operation 209 'br' 'br_ln92' <Predicate = (trunc_ln86 == 1 & trunc_ln88 == 2)> <Delay = 0.00>
ST_10 : Operation 210 [1/1] (1.56ns)   --->   "%store_ln92 = store i32 %pad_img0_load, i5 %pad_img3_8_addr" [CNN/src/cnn.cpp:92]   --->   Operation 210 'store' 'store_ln92' <Predicate = (trunc_ln86 == 1 & trunc_ln88 == 1)> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_10 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln92 = br void %arrayidx266.exit13" [CNN/src/cnn.cpp:92]   --->   Operation 211 'br' 'br_ln92' <Predicate = (trunc_ln86 == 1 & trunc_ln88 == 1)> <Delay = 0.00>
ST_10 : Operation 212 [1/1] (1.56ns)   --->   "%store_ln92 = store i32 %pad_img0_load, i5 %pad_img3_7_addr" [CNN/src/cnn.cpp:92]   --->   Operation 212 'store' 'store_ln92' <Predicate = (trunc_ln86 == 1 & trunc_ln88 == 0)> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_10 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln92 = br void %arrayidx266.exit13" [CNN/src/cnn.cpp:92]   --->   Operation 213 'br' 'br_ln92' <Predicate = (trunc_ln86 == 1 & trunc_ln88 == 0)> <Delay = 0.00>
ST_10 : Operation 214 [1/1] (1.56ns)   --->   "%store_ln92 = store i32 %pad_img0_load, i5 %pad_img3_13_addr" [CNN/src/cnn.cpp:92]   --->   Operation 214 'store' 'store_ln92' <Predicate = (trunc_ln86 == 1 & trunc_ln88 == 7) | (trunc_ln86 == 1 & trunc_ln88 == 6)> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_10 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln92 = br void %arrayidx266.exit13" [CNN/src/cnn.cpp:92]   --->   Operation 215 'br' 'br_ln92' <Predicate = (trunc_ln86 == 1 & trunc_ln88 == 7) | (trunc_ln86 == 1 & trunc_ln88 == 6)> <Delay = 0.00>
ST_10 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln92 = br void %arrayidx266.exit" [CNN/src/cnn.cpp:92]   --->   Operation 216 'br' 'br_ln92' <Predicate = (trunc_ln86 == 1)> <Delay = 0.00>
ST_10 : Operation 217 [1/1] (1.09ns)   --->   "%switch_ln92 = switch i3 %trunc_ln88, void %arrayidx266.case.611, i3 0, void %arrayidx266.case.05, i3 1, void %arrayidx266.case.16, i3 2, void %arrayidx266.case.27, i3 3, void %arrayidx266.case.38, i3 4, void %arrayidx266.case.49, i3 5, void %arrayidx266.case.510" [CNN/src/cnn.cpp:92]   --->   Operation 217 'switch' 'switch_ln92' <Predicate = (trunc_ln86 == 0)> <Delay = 1.09>
ST_10 : Operation 218 [1/1] (1.56ns)   --->   "%store_ln92 = store i32 %pad_img0_load, i5 %pad_img3_5_addr" [CNN/src/cnn.cpp:92]   --->   Operation 218 'store' 'store_ln92' <Predicate = (trunc_ln86 == 0 & trunc_ln88 == 5)> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_10 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln92 = br void %arrayidx266.exit4" [CNN/src/cnn.cpp:92]   --->   Operation 219 'br' 'br_ln92' <Predicate = (trunc_ln86 == 0 & trunc_ln88 == 5)> <Delay = 0.00>
ST_10 : Operation 220 [1/1] (1.56ns)   --->   "%store_ln92 = store i32 %pad_img0_load, i5 %pad_img3_4_addr" [CNN/src/cnn.cpp:92]   --->   Operation 220 'store' 'store_ln92' <Predicate = (trunc_ln86 == 0 & trunc_ln88 == 4)> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_10 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln92 = br void %arrayidx266.exit4" [CNN/src/cnn.cpp:92]   --->   Operation 221 'br' 'br_ln92' <Predicate = (trunc_ln86 == 0 & trunc_ln88 == 4)> <Delay = 0.00>
ST_10 : Operation 222 [1/1] (1.56ns)   --->   "%store_ln92 = store i32 %pad_img0_load, i5 %pad_img3_3_addr" [CNN/src/cnn.cpp:92]   --->   Operation 222 'store' 'store_ln92' <Predicate = (trunc_ln86 == 0 & trunc_ln88 == 3)> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_10 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln92 = br void %arrayidx266.exit4" [CNN/src/cnn.cpp:92]   --->   Operation 223 'br' 'br_ln92' <Predicate = (trunc_ln86 == 0 & trunc_ln88 == 3)> <Delay = 0.00>
ST_10 : Operation 224 [1/1] (1.56ns)   --->   "%store_ln92 = store i32 %pad_img0_load, i5 %pad_img3_2_addr" [CNN/src/cnn.cpp:92]   --->   Operation 224 'store' 'store_ln92' <Predicate = (trunc_ln86 == 0 & trunc_ln88 == 2)> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_10 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln92 = br void %arrayidx266.exit4" [CNN/src/cnn.cpp:92]   --->   Operation 225 'br' 'br_ln92' <Predicate = (trunc_ln86 == 0 & trunc_ln88 == 2)> <Delay = 0.00>
ST_10 : Operation 226 [1/1] (1.56ns)   --->   "%store_ln92 = store i32 %pad_img0_load, i5 %pad_img3_1_addr" [CNN/src/cnn.cpp:92]   --->   Operation 226 'store' 'store_ln92' <Predicate = (trunc_ln86 == 0 & trunc_ln88 == 1)> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_10 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln92 = br void %arrayidx266.exit4" [CNN/src/cnn.cpp:92]   --->   Operation 227 'br' 'br_ln92' <Predicate = (trunc_ln86 == 0 & trunc_ln88 == 1)> <Delay = 0.00>
ST_10 : Operation 228 [1/1] (1.56ns)   --->   "%store_ln92 = store i32 %pad_img0_load, i5 %pad_img3_addr" [CNN/src/cnn.cpp:92]   --->   Operation 228 'store' 'store_ln92' <Predicate = (trunc_ln86 == 0 & trunc_ln88 == 0)> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_10 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln92 = br void %arrayidx266.exit4" [CNN/src/cnn.cpp:92]   --->   Operation 229 'br' 'br_ln92' <Predicate = (trunc_ln86 == 0 & trunc_ln88 == 0)> <Delay = 0.00>
ST_10 : Operation 230 [1/1] (1.56ns)   --->   "%store_ln92 = store i32 %pad_img0_load, i5 %pad_img3_6_addr" [CNN/src/cnn.cpp:92]   --->   Operation 230 'store' 'store_ln92' <Predicate = (trunc_ln86 == 0 & trunc_ln88 == 7) | (trunc_ln86 == 0 & trunc_ln88 == 6)> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_10 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln92 = br void %arrayidx266.exit4" [CNN/src/cnn.cpp:92]   --->   Operation 231 'br' 'br_ln92' <Predicate = (trunc_ln86 == 0 & trunc_ln88 == 7) | (trunc_ln86 == 0 & trunc_ln88 == 6)> <Delay = 0.00>
ST_10 : Operation 232 [1/1] (0.00ns)   --->   "%br_ln92 = br void %arrayidx266.exit" [CNN/src/cnn.cpp:92]   --->   Operation 232 'br' 'br_ln92' <Predicate = (trunc_ln86 == 0)> <Delay = 0.00>
ST_10 : Operation 233 [1/1] (1.09ns)   --->   "%switch_ln92 = switch i3 %trunc_ln88, void %arrayidx266.case.665, i3 0, void %arrayidx266.case.059, i3 1, void %arrayidx266.case.160, i3 2, void %arrayidx266.case.261, i3 3, void %arrayidx266.case.362, i3 4, void %arrayidx266.case.463, i3 5, void %arrayidx266.case.564" [CNN/src/cnn.cpp:92]   --->   Operation 233 'switch' 'switch_ln92' <Predicate = (trunc_ln86 == 7) | (trunc_ln86 == 6)> <Delay = 1.09>
ST_10 : Operation 234 [1/1] (1.56ns)   --->   "%store_ln92 = store i32 %pad_img0_load, i5 %pad_img3_47_addr" [CNN/src/cnn.cpp:92]   --->   Operation 234 'store' 'store_ln92' <Predicate = (trunc_ln86 == 7 & trunc_ln88 == 5) | (trunc_ln86 == 6 & trunc_ln88 == 5)> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_10 : Operation 235 [1/1] (0.00ns)   --->   "%br_ln92 = br void %arrayidx266.exit58" [CNN/src/cnn.cpp:92]   --->   Operation 235 'br' 'br_ln92' <Predicate = (trunc_ln86 == 7 & trunc_ln88 == 5) | (trunc_ln86 == 6 & trunc_ln88 == 5)> <Delay = 0.00>
ST_10 : Operation 236 [1/1] (1.56ns)   --->   "%store_ln92 = store i32 %pad_img0_load, i5 %pad_img3_46_addr" [CNN/src/cnn.cpp:92]   --->   Operation 236 'store' 'store_ln92' <Predicate = (trunc_ln86 == 7 & trunc_ln88 == 4) | (trunc_ln86 == 6 & trunc_ln88 == 4)> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_10 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln92 = br void %arrayidx266.exit58" [CNN/src/cnn.cpp:92]   --->   Operation 237 'br' 'br_ln92' <Predicate = (trunc_ln86 == 7 & trunc_ln88 == 4) | (trunc_ln86 == 6 & trunc_ln88 == 4)> <Delay = 0.00>
ST_10 : Operation 238 [1/1] (1.56ns)   --->   "%store_ln92 = store i32 %pad_img0_load, i5 %pad_img3_45_addr" [CNN/src/cnn.cpp:92]   --->   Operation 238 'store' 'store_ln92' <Predicate = (trunc_ln86 == 7 & trunc_ln88 == 3) | (trunc_ln86 == 6 & trunc_ln88 == 3)> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_10 : Operation 239 [1/1] (0.00ns)   --->   "%br_ln92 = br void %arrayidx266.exit58" [CNN/src/cnn.cpp:92]   --->   Operation 239 'br' 'br_ln92' <Predicate = (trunc_ln86 == 7 & trunc_ln88 == 3) | (trunc_ln86 == 6 & trunc_ln88 == 3)> <Delay = 0.00>
ST_10 : Operation 240 [1/1] (1.56ns)   --->   "%store_ln92 = store i32 %pad_img0_load, i5 %pad_img3_44_addr" [CNN/src/cnn.cpp:92]   --->   Operation 240 'store' 'store_ln92' <Predicate = (trunc_ln86 == 7 & trunc_ln88 == 2) | (trunc_ln86 == 6 & trunc_ln88 == 2)> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_10 : Operation 241 [1/1] (0.00ns)   --->   "%br_ln92 = br void %arrayidx266.exit58" [CNN/src/cnn.cpp:92]   --->   Operation 241 'br' 'br_ln92' <Predicate = (trunc_ln86 == 7 & trunc_ln88 == 2) | (trunc_ln86 == 6 & trunc_ln88 == 2)> <Delay = 0.00>
ST_10 : Operation 242 [1/1] (1.56ns)   --->   "%store_ln92 = store i32 %pad_img0_load, i5 %pad_img3_43_addr" [CNN/src/cnn.cpp:92]   --->   Operation 242 'store' 'store_ln92' <Predicate = (trunc_ln86 == 7 & trunc_ln88 == 1) | (trunc_ln86 == 6 & trunc_ln88 == 1)> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_10 : Operation 243 [1/1] (0.00ns)   --->   "%br_ln92 = br void %arrayidx266.exit58" [CNN/src/cnn.cpp:92]   --->   Operation 243 'br' 'br_ln92' <Predicate = (trunc_ln86 == 7 & trunc_ln88 == 1) | (trunc_ln86 == 6 & trunc_ln88 == 1)> <Delay = 0.00>
ST_10 : Operation 244 [1/1] (1.56ns)   --->   "%store_ln92 = store i32 %pad_img0_load, i5 %pad_img3_42_addr" [CNN/src/cnn.cpp:92]   --->   Operation 244 'store' 'store_ln92' <Predicate = (trunc_ln86 == 7 & trunc_ln88 == 0) | (trunc_ln86 == 6 & trunc_ln88 == 0)> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_10 : Operation 245 [1/1] (0.00ns)   --->   "%br_ln92 = br void %arrayidx266.exit58" [CNN/src/cnn.cpp:92]   --->   Operation 245 'br' 'br_ln92' <Predicate = (trunc_ln86 == 7 & trunc_ln88 == 0) | (trunc_ln86 == 6 & trunc_ln88 == 0)> <Delay = 0.00>
ST_10 : Operation 246 [1/1] (1.56ns)   --->   "%store_ln92 = store i32 %pad_img0_load, i5 %pad_img3_48_addr" [CNN/src/cnn.cpp:92]   --->   Operation 246 'store' 'store_ln92' <Predicate = (trunc_ln86 == 7 & trunc_ln88 == 7) | (trunc_ln86 == 7 & trunc_ln88 == 6) | (trunc_ln86 == 6 & trunc_ln88 == 7) | (trunc_ln86 == 6 & trunc_ln88 == 6)> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_10 : Operation 247 [1/1] (0.00ns)   --->   "%br_ln92 = br void %arrayidx266.exit58" [CNN/src/cnn.cpp:92]   --->   Operation 247 'br' 'br_ln92' <Predicate = (trunc_ln86 == 7 & trunc_ln88 == 7) | (trunc_ln86 == 7 & trunc_ln88 == 6) | (trunc_ln86 == 6 & trunc_ln88 == 7) | (trunc_ln86 == 6 & trunc_ln88 == 6)> <Delay = 0.00>
ST_10 : Operation 248 [1/1] (0.00ns)   --->   "%br_ln92 = br void %arrayidx266.exit" [CNN/src/cnn.cpp:92]   --->   Operation 248 'br' 'br_ln92' <Predicate = (trunc_ln86 == 7) | (trunc_ln86 == 6)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.460ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln86', CNN/src/cnn.cpp:86) of constant 0 on local variable 'i', CNN/src/cnn.cpp:86 [57]  (1.146 ns)
	'load' operation 6 bit ('i_load', CNN/src/cnn.cpp:86) on local variable 'i', CNN/src/cnn.cpp:86 [67]  (0.000 ns)
	'add' operation 6 bit ('add_ln86', CNN/src/cnn.cpp:86) [68]  (1.516 ns)
	'select' operation 6 bit ('select_ln86_1', CNN/src/cnn.cpp:86) [73]  (0.868 ns)
	'urem' operation 3 bit ('urem_ln86', CNN/src/cnn.cpp:86) [85]  (2.930 ns)

 <State 2>: 6.010ns
The critical path consists of the following:
	'mul' operation 13 bit ('mul_ln86', CNN/src/cnn.cpp:86) [79]  (3.510 ns)
	'add' operation 5 bit ('add_ln92', CNN/src/cnn.cpp:92) [84]  (0.000 ns)
	'add' operation 5 bit ('add_ln92_1', CNN/src/cnn.cpp:92) [98]  (2.500 ns)

 <State 3>: 4.834ns
The critical path consists of the following:
	'load' operation 32 bit ('pad_img0_load', CNN/src/cnn.cpp:90) on array 'pad_img0' [151]  (2.417 ns)
	'store' operation 0 bit ('store_ln90', CNN/src/cnn.cpp:90) of variable 'pad_img0_load', CNN/src/cnn.cpp:90 on array 'pad_img1' [152]  (2.417 ns)

 <State 4>: 2.930ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln86', CNN/src/cnn.cpp:86) [85]  (2.930 ns)

 <State 5>: 2.930ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln86', CNN/src/cnn.cpp:86) [85]  (2.930 ns)

 <State 6>: 2.930ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln86', CNN/src/cnn.cpp:86) [85]  (2.930 ns)

 <State 7>: 2.930ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln86', CNN/src/cnn.cpp:86) [85]  (2.930 ns)

 <State 8>: 2.930ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln86', CNN/src/cnn.cpp:86) [85]  (2.930 ns)

 <State 9>: 2.930ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln86', CNN/src/cnn.cpp:86) [85]  (2.930 ns)

 <State 10>: 5.588ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln88', CNN/src/cnn.cpp:88) [149]  (2.930 ns)
	'store' operation 0 bit ('store_ln92', CNN/src/cnn.cpp:92) of variable 'pad_img0_load', CNN/src/cnn.cpp:90 on array 'pad_img3_40' [158]  (1.566 ns)
	blocking operation 1.09209 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
