$version Generated by VerilatedVcd $end
$date Fri Dec  2 16:15:11 2022 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 % AddrsCtrl_i $end
  $var wire 32 & a_i [31:0] $end
  $var wire  1 # clk_i $end
  $var wire 32 ( rd_o [31:0] $end
  $var wire 32 ' wd_i [31:0] $end
  $var wire  1 $ write_en_i $end
  $scope module ram $end
   $var wire  1 % AddrsCtrl_i $end
   $var wire 32 * DATA_W [31:0] $end
   $var wire 32 ) WIDTH [31:0] $end
   $var wire 32 & a_i [31:0] $end
   $var wire  1 # clk_i $end
   $var wire 32 ( rd_o [31:0] $end
   $var wire 32 ' wd_i [31:0] $end
   $var wire  1 $ write_en_i $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
1%
b00000000000000000000000000000000 &
b00010001000100010001000100010001 '
b00000000000000000000000000000000 (
b00000000000000000000000000100000 )
b00000000000000000000000000001000 *
#1
1#
b10101010101110111100110011011101 (
#2
0#
#3
1#
#4
0#
0%
b00000000000000000000000000000100 &
#5
1#
b00000000000000000000000001000100 (
#6
0#
1$
b00000000000000000000000000001000 &
#7
1#
#8
0#
1%
b00000000000000000000000000001100 &
#9
1#
#10
0#
#11
1#
#12
0#
#13
1#
#14
0#
#15
1#
#16
0#
#17
1#
#18
0#
#19
1#
