datasheet,question,ground_truth,baseline model_output,few shot model_output,ft model output,ft few_shot model output,baseline cosine_similarity,ft cosine_similarity,few_shot cosine_similarity,ft few_shot cosine_similarity
lpc18xx,What is the bit_offset of PBYTE field from B[143] register from GPIO_PORT peripheral for LPC18xx microcontroller?,0,0x143,24,0x143,24,0.5584001,0.5584001,0.43377078,0.43377078
lpc18xx,What is the address_offset of CRSR_IMG[213] register from LCD peripheral for LPC18xx microcontroller?,0xb54,0x40050070,0x100000213,0x40050070,0x100000213,0.61013436,0.61013436,0.58799565,0.58799565
lpc18xx,What is the description of ENDPTNAKEN register from USB0 peripheral for LPC18xx microcontroller?,Endpoint NAK Enable (device mode),ENDPTPRIME0,ENDPOINT NAK Enable Register,ENDPTPRIME0,ENDPOINT NAK Enable Register,0.2484503,0.2484503,0.7286519,0.7286519
lpc18xx,What is the bit_width of EHS field from SFSP5_0 register from SCU peripheral for LPC18xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc18xx,What is the address_offset of ADR2 register from I2C1 peripheral for LPC18xx microcontroller?,0x24,0x1000,0x1004,0x1000,0x1004,0.59694266,0.59694266,0.662381,0.662381
lpc18xx,What is the bit_offset of MSK15_0 field from IF1_MSK1 register from C_CAN1 peripheral for LPC18xx microcontroller?,0,15:0,16,15:0,16,0.5474297,0.5474297,0.3899445,0.3899445
lpc18xx,What is the bit_offset of PBYTE field from B[137] register from GPIO_PORT peripheral for LPC18xx microcontroller?,0,137,137,137,137,0.32546186,0.32546186,0.32546186,0.32546186
lpc18xx,What is the bit_width of SET9 field from OUT0_SET register from SCT peripheral for LPC18xx microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
lpc18xx,What is the description of FERB2 field from ENDPTFLUSH register from USB0 peripheral for LPC18xx microcontroller?,Flush endpoint receive buffer for physical OUT endpoints 5 to 0. Writing a one to a bit(s) will clear any primed buffers. FERB0 = endpoint 0 ... FERB5 = endpoint 5,FERB2 = endpoint 2,FERB2 Endpoint Flush Bit,FERB2 = endpoint 2,FERB2 Endpoint Flush Bit,0.53345084,0.53345084,0.7578417,0.7578417
lpc18xx,What is the description of NOTP29 field from NOT1 register from GPIO_PORT peripheral for LPC18xx microcontroller?,Toggle output bits: 0 = no operation. 1 = Toggle output bit.,"NOTP29 Toggle output bit (bit 0 = GPIOn[0], bit 1 = GPIOn[1], ..., bit NA WO 31 = GPIOn[31]): 0 = no operation. 1 = Toggle output bit.","NOTP29 Toggle output bit (bit 0 = GPIOn[0], bit 1 = GPIOn[1], ..., bit NA WO 31 = GPIOn[31]): 0 = no operation. 1 = Toggle output bit.","NOTP29 Toggle output bit (bit 0 = GPIOn[0], bit 1 = GPIOn[1], ..., bit NA WO 31 = GPIOn[31]): 0 = no operation. 1 = Toggle output bit.","NOTP29 Toggle output bit (bit 0 = GPIOn[0], bit 1 = GPIOn[1], ..., bit NA WO 31 = GPIOn[31]): 0 = no operation. 1 = Toggle output bit.",0.7931216,0.7931216,0.7931216,0.7931216
lpc18xx,What is the bit_width of PERB2 field from ENDPTPRIME register from USB0 peripheral for LPC18xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc18xx,What is the description of RDET4 field from RISE register from GPIO_PIN_INT peripheral for LPC18xx microcontroller?,Rising edge detect. Bit n detects the rising edge of the pin selected in PINTSELn. Read 0: No rising edge has been detected on this pin since Reset or the last time a one was written to this bit. Write 0: no operation. Read 1: a rising edge has been detected since Reset or the last time a one was written to this bit. Write 1: clear rising edge detection for this pin.,RDET4 Pin Interrupt Enable Register 4,Port 4 rising edge detect enable bit 4.,RDET4 Pin Interrupt Enable Register 4,Port 4 rising edge detect enable bit 4.,0.28087267,0.28087267,0.55054075,0.55054075
lpc18xx,What is the description of WAKEUP field from CLK_APB0_SSP0_STAT register from CCU2 peripheral for LPC18xx microcontroller?,Wake-up mechanism enable status 0 = Wake-up is disabled. 1 = Wake-up is enabled.,Wake-up request signal. Not active in power-down and deep power-down mode. Use for wake-up from sleep and deep-sleep mode.,Wake-up request signal. Not active in power-down and deep power-down mode. Use for wake-up from sleep and deep-sleep mode.,Wake-up request signal. Not active in power-down and deep power-down mode. Use for wake-up from sleep and deep-sleep mode.,Wake-up request signal. Not active in power-down and deep power-down mode. Use for wake-up from sleep and deep-sleep mode.,0.6615645,0.6615645,0.6615645,0.6615645
lpc18xx,What is the bit_width of PORT26 field from PIN4 register from GPIO_PORT peripheral for LPC18xx microcontroller?,1,4,1,4,1,0.768664,0.768664,1.0,1.0
lpc18xx,What is the bit_width of STATEMSK19 field from EV2_STATE register from SCT peripheral for LPC18xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc18xx,What is the bit_offset of VBPS field from USBMODE_H register from USB0 peripheral for LPC18xx microcontroller?,5,17,12,17,12,0.5529259,0.5529259,0.6980264,0.6980264
lpc18xx,What is the description of TIM14_EN field from ENABLE register from EVENTROUTER peripheral for LPC18xx microcontroller?,A 1 in this bit shows that the TIM14 event has been enabled. This event wakes up the chip and contributes to the event router interrupt when bit 0 = 1 in the STATUS register.,Level detect.,Level detect.,Level detect.,Level detect.,0.18468955,0.18468955,0.18468955,0.18468955
lpc18xx,What is the address_offset of REGFILE[6] register from REGFILE peripheral for LPC18xx microcontroller?,0x18,0x400F 4000,0x400f4000,0x400F 4000,0x400f4000,0.5683955,0.5683955,0.57358825,0.57358825
lpc18xx,What is the description of B[51] register from GPIO_PORT peripheral for LPC18xx microcontroller?,Byte pin registers port 0 to 5; pins PIOn_0 to PIOn_31,PIN_51 Masked Interrupt Status and Control Register,PORT0 I/O Interrupt 51 Status Register,PIN_51 Masked Interrupt Status and Control Register,PORT0 I/O Interrupt 51 Status Register,0.42873824,0.42873824,0.5136987,0.5136987
lpc18xx,What is the description of ENA_4 field from PORT_ENA3 register from GPIO_GROUP_INT1 peripheral for LPC18xx microcontroller?,Enable port m pin for group interrupt. Bit n corresponds to pin GPIOm[n] of port m. 0 = the port m pin is disabled and does not contribute to the grouped interrupt. 1 = the port m pin is enabled and contributes to the grouped interrupt.,ENA4,Port 4 enable register,ENA4,Port 4 enable register,0.057508655,0.057508655,0.41517258,0.41517258
lpc18xx,What is the description of INV field from CAP1_2_IN register from GIMA peripheral for LPC18xx microcontroller?,Invert input,Invert input enable for CAP1_2 input.,Invert input value.,Invert input enable for CAP1_2 input.,Invert input value.,0.60767996,0.60767996,0.93811756,0.93811756
lpc18xx,What is the bit_offset of SOFTLSREQ8 field from SOFTLSREQ register from GPDMA peripheral for LPC18xx microcontroller?,8,8,24,8,24,1.0,1.0,0.7101001,0.7101001
lpc18xx,List all the fields of W[178] register from GPIO_PORT peripheral for LPC18xx microcontroller.,PWORD,"PIN0, PIN1, PIN2, PIN3, PIN4, PIN5, PIN6, PIN7, MPIN0, MPIN1, MPIN2, MPIN3, MPIN4, MPIN5, MPIN6, MPIN7, SET0, SET1, SET2, SET3, SET4, SET5, SET6, SET7, CLR0, CLR1, CLR2, CLR3, CLR4, CLR5, CLR6, CLR7, DIR0, DIR1, DIR2, DIR3, DIR4, DIR5, DIR6, DIR7, MASK0, MASK1, MASK2, MASK3, MASK4, MASK5, MASK6, MASK7, PIN0, PIN1, PIN2, PIN3, PIN4, PIN5, PIN6, PIN7, MPIN0, MPIN1, MPIN2, MPIN3, MPIN4, MPIN5, MPIN6, MPIN7, SET0, SET1, SET2, SET3, SET4, SET5, SET6, SET7, CLR0, CLR1, CLR2, CLR3, CLR4, CLR5, CLR6, CLR7, DIR0, DIR1, DIR2, DIR3, DIR4, DIR5, DIR6, DIR7, MASK0, MASK1, MASK2, MASK3, MASK4, MASK5, MASK6, MASK7, PIN0, PIN1, PIN2, PIN3, PIN4, PIN5, PIN6, PIN7, MPIN0, MPIN1, MPIN2, MPIN3, MPIN4, MPIN5, MPIN6, MPIN7, SET0, SET1, SET2, SET3, SET4, SET5, SET6, SET7, CLR0, CLR1, CLR2, CLR3, CLR4, CLR5, CLR6, CLR7, DIR0, DIR1, DIR2, DIR3, DIR4, DIR5, DIR6, DIR7, MASK0, MASK1, MASK2, MASK3, MASK4, MASK5, MASK6, MASK7, PIN0, PIN1, PIN2, PIN3, PIN4, PIN5, PIN6, PIN7, MPIN0, MPIN1, MPIN2, MPIN3, MPIN4, MPIN5, MPIN6, MPIN7, SET0, SET1, SET2, SET3, SET4, SET5, SET6, SET7, CLR0, CLR1, CLR2, CLR3, CLR4, CLR5, CLR6, CLR7, DIR0, DIR1, DIR2, DIR3, DIR4, DIR5, DIR6, DIR7, MASK0, MASK1, MASK2, MASK3, MASK4, MASK5, MASK6, MASK7,","DIR0, DIR1, DIR2, DIR3, DIR4, DIR5, DIR6, DIR7, MASK0, MASK1, MASK2, MASK3, MASK4, MASK5, MASK6, MASK7, PIN0, PIN1, PIN2, PIN3, PIN4, PIN5, PIN6, PIN7, MPIN0, MPIN1, MPIN2, MPIN3, MPIN4, MPIN5, MPIN6, MPIN7, SET0, SET1, SET2, SET3, SET4, SET5, SET6, SET7, CLR0, CLR1, CLR2, CLR3, CLR4, CLR5, CLR6, CLR7, WO0, WO1, WO2, WO3, WO4, WO5, WO6, WO7, DIRSET0, DIRSET1, DIRSET2, DIRSET3, DIRSET4, DIRSET5, DIRSET6, DIRSET7, MASKSET0, MASKSET1, MASKSET2, MASKSET3, MASKSET4, MASKSET5, MASKSET6, MASKSET7, PINSET0, PINSET1, PINSET2, PINSET3, PINSET4, PINSET5, PINSET6, PINSET7, MPINSET0, MPINSET1, MPINSET2, MPINSET3, MPINSET4, MPINSET5, MPINSET6, MPINSET7, SETSET0, SETSET1, SETSET2, SETSET3, SETSET4, SETSET5, SETSET6, SETSET7, CLRSET0, CLRSET1, CLRSET2, CLRSET3, CLRSET4, CLRSET5, CLRSET6, CLRSET7, WOSET0, WOSET1, WOSET2, WOSET3, WOSET4, WOSET5, WOSET6, WOSET7, DIRCLR0, DIRCLR1, DIRCLR2, DIRCLR3, DIRCLR4, DIRCLR5, DIRCLR6, DIRCLR7, MASKCLR0, MASKCLR1, MASKCLR2, MASKCLR3, MASKCLR4, MASKCLR5, MASKCLR6, MASKCLR7, PINCLR0, PINCLR1, PINCLR2, PINCLR3, PINCLR4, PINCLR5, PINCLR6, PINCLR7, MPINCLR0, MPINCLR1, MPINCLR2, MPINCLR3, MPINCLR4, MPINCLR5, MPINCLR6, MPINCLR7, SETCLR0, SETCLR1, SETCLR2, SETCLR3, SETCLR4, SETCLR5, SETCLR6, SETCLR7, CLRCLR0, CLRCLR1, CLRCLR2, CLRCLR3,","PIN0, PIN1, PIN2, PIN3, PIN4, PIN5, PIN6, PIN7, MPIN0, MPIN1, MPIN2, MPIN3, MPIN4, MPIN5, MPIN6, MPIN7, SET0, SET1, SET2, SET3, SET4, SET5, SET6, SET7, CLR0, CLR1, CLR2, CLR3, CLR4, CLR5, CLR6, CLR7, DIR0, DIR1, DIR2, DIR3, DIR4, DIR5, DIR6, DIR7, MASK0, MASK1, MASK2, MASK3, MASK4, MASK5, MASK6, MASK7, PIN0, PIN1, PIN2, PIN3, PIN4, PIN5, PIN6, PIN7, MPIN0, MPIN1, MPIN2, MPIN3, MPIN4, MPIN5, MPIN6, MPIN7, SET0, SET1, SET2, SET3, SET4, SET5, SET6, SET7, CLR0, CLR1, CLR2, CLR3, CLR4, CLR5, CLR6, CLR7, DIR0, DIR1, DIR2, DIR3, DIR4, DIR5, DIR6, DIR7, MASK0, MASK1, MASK2, MASK3, MASK4, MASK5, MASK6, MASK7, PIN0, PIN1, PIN2, PIN3, PIN4, PIN5, PIN6, PIN7, MPIN0, MPIN1, MPIN2, MPIN3, MPIN4, MPIN5, MPIN6, MPIN7, SET0, SET1, SET2, SET3, SET4, SET5, SET6, SET7, CLR0, CLR1, CLR2, CLR3, CLR4, CLR5, CLR6, CLR7, DIR0, DIR1, DIR2, DIR3, DIR4, DIR5, DIR6, DIR7, MASK0, MASK1, MASK2, MASK3, MASK4, MASK5, MASK6, MASK7, PIN0, PIN1, PIN2, PIN3, PIN4, PIN5, PIN6, PIN7, MPIN0, MPIN1, MPIN2, MPIN3, MPIN4, MPIN5, MPIN6, MPIN7, SET0, SET1, SET2, SET3, SET4, SET5, SET6, SET7, CLR0, CLR1, CLR2, CLR3, CLR4, CLR5, CLR6, CLR7, DIR0, DIR1, DIR2, DIR3, DIR4, DIR5, DIR6, DIR7, MASK0, MASK1, MASK2, MASK3, MASK4, MASK5, MASK6, MASK7,","DIR0, DIR1, DIR2, DIR3, DIR4, DIR5, DIR6, DIR7, MASK0, MASK1, MASK2, MASK3, MASK4, MASK5, MASK6, MASK7, PIN0, PIN1, PIN2, PIN3, PIN4, PIN5, PIN6, PIN7, MPIN0, MPIN1, MPIN2, MPIN3, MPIN4, MPIN5, MPIN6, MPIN7, SET0, SET1, SET2, SET3, SET4, SET5, SET6, SET7, CLR0, CLR1, CLR2, CLR3, CLR4, CLR5, CLR6, CLR7, WO0, WO1, WO2, WO3, WO4, WO5, WO6, WO7, DIRSET0, DIRSET1, DIRSET2, DIRSET3, DIRSET4, DIRSET5, DIRSET6, DIRSET7, MASKSET0, MASKSET1, MASKSET2, MASKSET3, MASKSET4, MASKSET5, MASKSET6, MASKSET7, PINSET0, PINSET1, PINSET2, PINSET3, PINSET4, PINSET5, PINSET6, PINSET7, MPINSET0, MPINSET1, MPINSET2, MPINSET3, MPINSET4, MPINSET5, MPINSET6, MPINSET7, SETSET0, SETSET1, SETSET2, SETSET3, SETSET4, SETSET5, SETSET6, SETSET7, CLRSET0, CLRSET1, CLRSET2, CLRSET3, CLRSET4, CLRSET5, CLRSET6, CLRSET7, WOSET0, WOSET1, WOSET2, WOSET3, WOSET4, WOSET5, WOSET6, WOSET7, DIRCLR0, DIRCLR1, DIRCLR2, DIRCLR3, DIRCLR4, DIRCLR5, DIRCLR6, DIRCLR7, MASKCLR0, MASKCLR1, MASKCLR2, MASKCLR3, MASKCLR4, MASKCLR5, MASKCLR6, MASKCLR7, PINCLR0, PINCLR1, PINCLR2, PINCLR3, PINCLR4, PINCLR5, PINCLR6, PINCLR7, MPINCLR0, MPINCLR1, MPINCLR2, MPINCLR3, MPINCLR4, MPINCLR5, MPINCLR6, MPINCLR7, SETCLR0, SETCLR1, SETCLR2, SETCLR3, SETCLR4, SETCLR5, SETCLR6, SETCLR7, CLRCLR0, CLRCLR1, CLRCLR2, CLRCLR3,",0.24893177,0.24893177,0.22454718,0.22454718
lpc18xx,What is the bit_offset of EPUN field from SFSP9_5 register from SCU peripheral for LPC18xx microcontroller?,4,12,1,12,1,0.6974304,0.6974304,0.768664,0.768664
lpc18xx,What is the bit_width of SET0 field from OUT4_SET register from SCT peripheral for LPC18xx microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
lpc18xx,What is the description of R14_0 field from PAL[77] register from LCD peripheral for LPC18xx microcontroller?,"Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields.","IOE Invert output enable. 0x0 This bit selects the active polarity of the output enable signal in TFT mode. In this mode, the LCDENAB pin is used as an enable that indicates to the LCD panel when valid display data is available. In active display mode, data is driven onto the LCD data lines at the programmed edge of LCDDCLK when LCDENAB is in its active state. 0 = LCDENAB output pin is active HIGH in TFT mode. 1 = LCDENAB output pin is active LOW in TFT mode.","IOE Invert output enable. 0x0 This bit selects the active polarity of the output enable signal in TFT mode. In this mode, the LCDENAB pin is used as an enable that indicates to the LCD panel when valid display data is available. In active display mode, data is driven onto the LCD data lines at the programmed edge of LCDDCLK when LCDENAB is in its active state. 0 = LCDENAB output pin is active HIGH in TFT mode. 1 = LCDENAB output pin is active LOW in TFT mode.","IOE Invert output enable. 0x0 This bit selects the active polarity of the output enable signal in TFT mode. In this mode, the LCDENAB pin is used as an enable that indicates to the LCD panel when valid display data is available. In active display mode, data is driven onto the LCD data lines at the programmed edge of LCDDCLK when LCDENAB is in its active state. 0 = LCDENAB output pin is active HIGH in TFT mode. 1 = LCDENAB output pin is active LOW in TFT mode.","IOE Invert output enable. 0x0 This bit selects the active polarity of the output enable signal in TFT mode. In this mode, the LCDENAB pin is used as an enable that indicates to the LCD panel when valid display data is available. In active display mode, data is driven onto the LCD data lines at the programmed edge of LCDDCLK when LCDENAB is in its active state. 0 = LCDENAB output pin is active HIGH in TFT mode. 1 = LCDENAB output pin is active LOW in TFT mode.",0.33108643,0.33108643,0.33108643,0.33108643
lpc18xx,What is the bit_width of PWORD field from W[226] register from GPIO_PORT peripheral for LPC18xx microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
lpc18xx,What is the bit_offset of MASKP26 field from MASK0 register from GPIO_PORT peripheral for LPC18xx microcontroller?,26,26,26,26,26,1.0,1.0,1.0,1.0
lpc18xx,What is the address_offset of REGFILE[16] register from REGFILE peripheral for LPC18xx microcontroller?,0x40,0x006C,0x0010,0x006C,0x0010,0.6446953,0.6446953,0.73289627,0.73289627
lpc18xx,What is the size of W[199] register from GPIO_PORT peripheral for LPC18xx microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
lpc18xx,What is the description of C3DESTADDR register from GPDMA peripheral for LPC18xx microcontroller?,DMA Channel  Destination Address Register,0x4000 2114 (C3DESTADDR0) to 0x4000 21F4 (C3DESTADDR7),DMA Channel Destination Address Register,0x4000 2114 (C3DESTADDR0) to 0x4000 21F4 (C3DESTADDR7),DMA Channel Destination Address Register,0.19911072,0.19911072,1.0,1.0
lpc18xx,What is the description of CRSR_IMG field from CRSR_IMG[90] register from LCD peripheral for LPC18xx microcontroller?,Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor or 4 32x32 cursors.,"Cursor Image registers (CRSR_IMG, address 0x4000 8800 (CRSR_IMG0) to 0x4000 8BFC (CRSR_IMG255)) bit description . . . . . . . . . .817 Table 608. Cursor Image registers (CRSR_IMG, address 0x4000 8800 (CRSR_IMG0) to 0x4000 8BFC (CRSR_IMG255)) bit description . . . . . . . . . .817 Table 617. Cursor Raw Interrupt Status register (CRSR_INTRAW, address 0x4000 8C28) bit description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .",Cursor Image 90,"Cursor Image registers (CRSR_IMG, address 0x4000 8800 (CRSR_IMG0) to 0x4000 8BFC (CRSR_IMG255)) bit description . . . . . . . . . .817 Table 608. Cursor Image registers (CRSR_IMG, address 0x4000 8800 (CRSR_IMG0) to 0x4000 8BFC (CRSR_IMG255)) bit description . . . . . . . . . .817 Table 617. Cursor Raw Interrupt Status register (CRSR_INTRAW, address 0x4000 8C28) bit description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .",Cursor Image 90,0.52962315,0.52962315,0.63907456,0.63907456
lpc18xx,What is the description of SETP2 field from SET3 register from GPIO_PORT peripheral for LPC18xx microcontroller?,Read or set output bits. 0 = Read: output bit: write: no operation. 1 = Read: output bit; write: set output bit.,Set port 2,Set port 2,Set port 2,Set port 2,0.25747672,0.25747672,0.25747672,0.25747672
lpc18xx,What is the bit_width of DATA4 field from IF2_DB1 register from C_CAN0 peripheral for LPC18xx microcontroller?,8,10,8,10,8,0.70526737,0.70526737,1.0,1.0
lpc18xx,What is the bit_offset of POL_12 field from PORT_POL5 register from GPIO_GROUP_INT1 peripheral for LPC18xx microcontroller?,12,12,12,12,12,1.0000001,1.0000001,1.0000001,1.0000001
lpc18xx,What is the description of STATEMSK7 field from EV7_STATE register from SCT peripheral for LPC18xx microcontroller?,"If bit m is one, event n (n= 0 to 15) happens in state m of the counter selected by the HEVENT bit (m = state number; state 0 = bit 0, state 1= bit 1,..., state 31 = bit 31).",State Mask 7,State Mask 7,State Mask 7,State Mask 7,0.20845973,0.20845973,0.20845973,0.20845973
lpc18xx,What is the description of B[16] register from GPIO_PORT peripheral for LPC18xx microcontroller?,Byte pin registers port 0 to 5; pins PIOn_0 to PIOn_31,PORT_POL0,PORT0 Pin 16 Interrupt Status Register,PORT_POL0,PORT0 Pin 16 Interrupt Status Register,0.44052154,0.44052154,0.5329597,0.5329597
lpc18xx,What is the description of SET6 field from OUT15_SET register from SCT peripheral for LPC18xx microcontroller?,"A 1 in bit m selects event m to set output n (or clear it if SETCLRn = 0x1 or 0x2) event 0 = bit 0, event 1 = bit 1,..., event 15 = bit 15.",0x2A0,Set output 15.,0x2A0,Set output 15.,0.22539376,0.22539376,0.49455222,0.49455222
lpc18xx,What is the bit_offset of STOP field from DAI register from I2S1 peripheral for LPC18xx microcontroller?,3,10,12,10,12,0.64728796,0.64728796,0.65279293,0.65279293
lpc18xx,What is the bit_offset of TXRIS field from RIS register from SSP1 peripheral for LPC18xx microcontroller?,3,0x2,12,0x2,12,0.36474663,0.36474663,0.65279293,0.65279293
lpc18xx,What is the bit_offset of SRCPERIPHERAL field from C7CONFIG register from GPDMA peripheral for LPC18xx microcontroller?,1,0xE,0,0xE,0,0.41852012,0.41852012,0.6215927,0.6215927
lpc18xx,What is the size of CRSR_IMG[191] register from LCD peripheral for LPC18xx microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
lpc18xx,What is the description of ES field from USBMODE_D register from USB1 peripheral for LPC18xx microcontroller?,"Endian select This bit can change the byte ordering of the transfer buffers to match the host microprocessor bus architecture. The bit fields in the microprocessor interface and the DMA data structures (including the setup buffer within the device QH) are unaffected by the value of this bit, because they are based upon 32-bit words.",Endpoint stall enable,Endpoint Stall Enable,Endpoint stall enable,Endpoint Stall Enable,0.35272846,0.35272846,0.35272846,0.35272846
lpc18xx,What is the bit_offset of EHS field from SFSCLK_3 register from SCU peripheral for LPC18xx microcontroller?,5,12,12,12,12,0.6980264,0.6980264,0.6980264,0.6980264
lpc18xx,What is the bit_offset of POS2_Int field from SET register from QEI peripheral for LPC18xx microcontroller?,8,28,16,28,16,0.6536318,0.6536318,0.70901346,0.70901346
lpc18xx,List all the registers of ADC0 peripheral for LPC18xx microcontroller.,"CR, GDR, INTEN, STAT, DR[0], DR[1], DR[2], DR[3], DR[4], DR[5], DR[6], DR[7]","CR, GDR, INTEN, DR0, DR1, DR2, DR3, DR4, DR5, DR6, DR7, STAT, CTRL, DIN0, DIN1, DIN2, DIN3, DIN4, DIN5, DIN6, DIN7, DIN8, DIN9, DIN10, DIN11, DIN12, DIN13, DIN14, DIN15, DIN16, DIN17, DIN18, DIN19, DIN20, DIN21, DIN22, DIN23, DIN24, DIN25, DIN26, DIN27, DIN28, DIN29, DIN30, DIN31, DIN32, DIN33, DIN34, DIN35, DIN36, DIN37, DIN38, DIN39, DIN40, DIN41, DIN42, DIN43, DIN44, DIN45, DIN46, DIN47, DIN48, DIN49, DIN50, DIN51, DIN52, DIN53, DIN54, DIN55, DIN56, DIN57, DIN58, DIN59, DIN60, DIN61, DIN62, DIN63, DIN64, DIN65, DIN66, DIN67, DIN68, DIN69, DIN70, DIN71, DIN72, DIN73, DIN74, DIN75, DIN76, DIN77, DIN78, DIN79, DIN80, DIN81, DIN82, DIN83, DIN84, DIN85, DIN86, DIN87, DIN88, DIN89, DIN90, DIN91, DIN92, DIN93, DIN94, DIN95, DIN96, DIN97, DIN98, DIN99, DIN100, DIN101, DIN102, DIN103, DIN104, DIN105, DIN106, DIN107, DIN108, DIN109, DIN110, DIN111, DIN112, DIN113, DIN114, DIN115, DIN116, DIN117, DIN118, DIN119, DIN120, DIN121, DIN122, DIN123, DIN124, DIN125, DIN126, DIN127, DIN128, DIN129, DIN130, DIN131, DIN132, DIN133, DIN134, DIN135, DIN136, DIN137, DIN138, DIN139,",ADC0_CTRL,"CR, GDR, INTEN, DR0, DR1, DR2, DR3, DR4, DR5, DR6, DR7, STAT, CTRL, DIN0, DIN1, DIN2, DIN3, DIN4, DIN5, DIN6, DIN7, DIN8, DIN9, DIN10, DIN11, DIN12, DIN13, DIN14, DIN15, DIN16, DIN17, DIN18, DIN19, DIN20, DIN21, DIN22, DIN23, DIN24, DIN25, DIN26, DIN27, DIN28, DIN29, DIN30, DIN31, DIN32, DIN33, DIN34, DIN35, DIN36, DIN37, DIN38, DIN39, DIN40, DIN41, DIN42, DIN43, DIN44, DIN45, DIN46, DIN47, DIN48, DIN49, DIN50, DIN51, DIN52, DIN53, DIN54, DIN55, DIN56, DIN57, DIN58, DIN59, DIN60, DIN61, DIN62, DIN63, DIN64, DIN65, DIN66, DIN67, DIN68, DIN69, DIN70, DIN71, DIN72, DIN73, DIN74, DIN75, DIN76, DIN77, DIN78, DIN79, DIN80, DIN81, DIN82, DIN83, DIN84, DIN85, DIN86, DIN87, DIN88, DIN89, DIN90, DIN91, DIN92, DIN93, DIN94, DIN95, DIN96, DIN97, DIN98, DIN99, DIN100, DIN101, DIN102, DIN103, DIN104, DIN105, DIN106, DIN107, DIN108, DIN109, DIN110, DIN111, DIN112, DIN113, DIN114, DIN115, DIN116, DIN117, DIN118, DIN119, DIN120, DIN121, DIN122, DIN123, DIN124, DIN125, DIN126, DIN127, DIN128, DIN129, DIN130, DIN131, DIN132, DIN133, DIN134, DIN135, DIN136, DIN137, DIN138, DIN139,",ADC0_CTRL,0.6069467,0.6069467,0.17236018,0.17236018
lpc18xx,What is the bit_offset of SET7 field from OUT9_SET register from SCT peripheral for LPC18xx microcontroller?,7,27,27,27,27,0.6517033,0.6517033,0.6517033,0.6517033
lpc18xx,What is the bit_width of PBYTE field from B[120] register from GPIO_PORT peripheral for LPC18xx microcontroller?,1,1,16,1,16,1.0,1.0,0.4854614,0.4854614
lpc18xx,What is the bit_width of G04_0 field from PAL[30] register from LCD peripheral for LPC18xx microcontroller?,5,16,1,16,1,0.5548755,0.5548755,0.6379259,0.6379259
lpc18xx,What is the description of TXMODE register from I2S1 peripheral for LPC18xx microcontroller?,I2S Transmit mode control.,TXMODE[15:0],TXMODE[3],TXMODE[15:0],TXMODE[3],0.23321114,0.23321114,0.24738371,0.24738371
lpc18xx,What is the size of NOT6 register from GPIO_PORT peripheral for LPC18xx microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
lpc18xx,What is the description of EHS field from SFSP8_0 register from SCU peripheral for LPC18xx microcontroller?,Select Slew rate.,0 EHS 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,16.3.2 Digital pin mode,0 EHS 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0,16.3.2 Digital pin mode,0.10550583,0.10550583,0.039752506,0.039752506
lpc18xx,What is the description of SET8 field from OUT3_SET register from SCT peripheral for LPC18xx microcontroller?,"A 1 in bit m selects event m to set output n (or clear it if SETCLRn = 0x1 or 0x2) event 0 = bit 0, event 1 = bit 1,..., event 15 = bit 15.",Set bit 8 of Output 3 register.,Set bit 8 of Output 3 register.,Set bit 8 of Output 3 register.,Set bit 8 of Output 3 register.,0.5346832,0.5346832,0.5346832,0.5346832
lpc18xx,What is the description of CRSR_IMG[243] register from LCD peripheral for LPC18xx microcontroller?,Cursor Image registers,Cursor Image Format Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,Cursor Image Data Register 243,Cursor Image Format Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,Cursor Image Data Register 243,0.5860955,0.5860955,0.8288163,0.8288163
lpc18xx,What is the description of EHS field from SFSP2_9 register from SCU peripheral for LPC18xx microcontroller?,Select Slew rate.,EHS pin select for EMC_DQM_CMD0 pin.,EHS Pin Select,EHS pin select for EMC_DQM_CMD0 pin.,EHS Pin Select,0.15862751,0.15862751,0.22919083,0.22919083
lpc18xx,What is the description of TRANSFERSIZE field from C2CONTROL register from GPDMA peripheral for LPC18xx microcontroller?,"Transfer size in byte. A write to this field sets the size of the transfer when the DMA Controller is the flow controller. The transfer size value must be set before the channel is enabled. Transfer size is updated as data transfers are completed. A read from this field indicates the number of transfers completed on the destination bus. Reading the register when the channel is active does not give useful information because by the time that the software has processed the value read, the channel might have progressed. It is intended to be used only when a channel is enabled and then disabled. The transfer size value is not used if the DMA Controller is not the flow controller.",128-bit DMA transfer size. The DMA transfer size can be programmed to more efficiently transfer data.,TRANSFERSIZE,128-bit DMA transfer size. The DMA transfer size can be programmed to more efficiently transfer data.,TRANSFERSIZE,0.6035123,0.6035123,0.3953727,0.3953727
lpc18xx,What is the bit_width of MASTER_RESET field from RESET_EXT_STAT19 register from RGU peripheral for LPC18xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc18xx,What is the bit_offset of EPUN field from SFSPF_5 register from SCU peripheral for LPC18xx microcontroller?,4,10,10,10,10,0.6570035,0.6570035,0.6570035,0.6570035
lpc18xx,What is the bit_width of MSK28_16 field from IF1_MSK2 register from C_CAN0 peripheral for LPC18xx microcontroller?,13,16,16,16,16,0.8041519,0.8041519,0.8041519,0.8041519
lpc18xx,What is the bit_offset of PBYTE field from B[202] register from GPIO_PORT peripheral for LPC18xx microcontroller?,0,202,202,202,202,0.38449514,0.38449514,0.38449514,0.38449514
lpc18xx,What is the bit_width of PORT1 field from PIN7 register from GPIO_PORT peripheral for LPC18xx microcontroller?,1,32,16,32,16,0.49268645,0.49268645,0.4854614,0.4854614
lpc18xx,What is the address_offset of SFSP4_7 register from SCU peripheral for LPC18xx microcontroller?,0x21c,0x320,0x304,0x320,0x304,0.7127373,0.7127373,0.73433137,0.73433137
lpc18xx,What is the bit_width of PROT2 field from C0CONTROL register from GPDMA peripheral for LPC18xx microcontroller?,1,3,1,3,1,0.790561,0.790561,1.0,1.0
lpc18xx,What is the bit_width of I1 field from PAL[92] register from LCD peripheral for LPC18xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc18xx,What is the bit_offset of MASKP6 field from MASK4 register from GPIO_PORT peripheral for LPC18xx microcontroller?,6,6,26,6,26,1.0000001,1.0000001,0.6453868,0.6453868
lpc18xx,What is the description of PWORD field from W[185] register from GPIO_PORT peripheral for LPC18xx microcontroller?,Read 0: pin is LOW.  Write 0: clear output bit. Read 0xFFFF FFFF: pin is HIGH.  Write any value 0x0000 0001 to 0xFFFF FFFF: set output bit. Only 0 or 0xFFFF FFFF can be read. Writing any value other than 0 will set the output bit.,PIN_WORD0 PIN_WORD1 PIN_WORD2 PIN_WORD3 PIN_WORD4 PIN_WORD5 PIN_WORD6 PIN_WORD7 PIN_WORD8 PIN_WORD9 PIN_WORD10 PIN_WORD11 PIN_WORD12 PIN_WORD13 PIN_WORD14 PIN_WORD15 PIN_WORD16 PIN_WORD17 PIN_WORD18 PIN_WORD19 PIN_WORD20 PIN_WORD21 PIN_WORD22 PIN_WORD23 PIN_WORD24 PIN_WORD25 PIN_WORD26 PIN_WORD27 PIN_WORD28 PIN_WORD29 PIN_WORD30 PIN_WORD31 PIN_WORD32 PIN_WORD33 PIN_WORD34 PIN_WORD35 PIN_WORD36 PIN_WORD37 PIN_WORD38 PIN_WORD39 PIN_WORD40 PIN_WORD41 PIN_WORD42 PIN_WORD43 PIN_WORD44 PIN_WORD45 PIN_WORD46 PIN_WORD47 PIN_WORD48 PIN_WORD49 PIN_WORD50 PIN_WORD51 PIN_WORD52 PIN_WORD53 PIN_WORD54 PIN_WORD55 PIN_WORD56 PIN_WORD57 PIN_WORD58 PIN_WORD59 PIN_WORD60 PIN_WORD61 PIN_WORD62 PIN_WORD63 PIN_WORD64 PIN_WORD65 PIN_WORD66 PIN_WORD67 PIN_WORD68 PIN_WORD69 PIN_WORD70 PIN_WORD71 PIN_WORD72 PIN_WORD73 PIN_WORD74 PIN_WORD75 PIN_WORD76 PIN_WORD77 PIN_WORD78 PIN_WORD79 PIN_WORD80 PIN_WORD81 PIN_WORD82 PIN_WORD83 PIN_WORD84 PIN_WORD85 PIN_WORD86 PIN_WORD87 PIN_WORD88 PIN_WORD89 PIN_WORD90 PIN_WORD91 PIN_WORD92 PIN_WORD93 PIN_WORD94 PIN_WORD95 PIN_WORD96 PIN_WORD97 PIN_WORD98 PIN_WORD99 PIN_WORD100 PIN_WORD101 PIN_WORD102 PIN_WORD103 PIN_WORD104 PIN_WORD105 PIN_WORD106 PIN_WORD107 PIN_WORD108 PIN_WORD109 PIN_WORD110 PIN_WORD111 PIN_WORD112 PIN_WORD113 PIN_WORD114 PIN_WORD115 PIN_WORD116 PIN_WORD117 PIN_WORD118 PIN_WORD119 PIN_WORD120 PIN_WORD121 PIN_WORD122 PIN_WORD123 PIN_WORD124 PIN_,Port Pin Data Access Word Register (PDATA),PIN_WORD0 PIN_WORD1 PIN_WORD2 PIN_WORD3 PIN_WORD4 PIN_WORD5 PIN_WORD6 PIN_WORD7 PIN_WORD8 PIN_WORD9 PIN_WORD10 PIN_WORD11 PIN_WORD12 PIN_WORD13 PIN_WORD14 PIN_WORD15 PIN_WORD16 PIN_WORD17 PIN_WORD18 PIN_WORD19 PIN_WORD20 PIN_WORD21 PIN_WORD22 PIN_WORD23 PIN_WORD24 PIN_WORD25 PIN_WORD26 PIN_WORD27 PIN_WORD28 PIN_WORD29 PIN_WORD30 PIN_WORD31 PIN_WORD32 PIN_WORD33 PIN_WORD34 PIN_WORD35 PIN_WORD36 PIN_WORD37 PIN_WORD38 PIN_WORD39 PIN_WORD40 PIN_WORD41 PIN_WORD42 PIN_WORD43 PIN_WORD44 PIN_WORD45 PIN_WORD46 PIN_WORD47 PIN_WORD48 PIN_WORD49 PIN_WORD50 PIN_WORD51 PIN_WORD52 PIN_WORD53 PIN_WORD54 PIN_WORD55 PIN_WORD56 PIN_WORD57 PIN_WORD58 PIN_WORD59 PIN_WORD60 PIN_WORD61 PIN_WORD62 PIN_WORD63 PIN_WORD64 PIN_WORD65 PIN_WORD66 PIN_WORD67 PIN_WORD68 PIN_WORD69 PIN_WORD70 PIN_WORD71 PIN_WORD72 PIN_WORD73 PIN_WORD74 PIN_WORD75 PIN_WORD76 PIN_WORD77 PIN_WORD78 PIN_WORD79 PIN_WORD80 PIN_WORD81 PIN_WORD82 PIN_WORD83 PIN_WORD84 PIN_WORD85 PIN_WORD86 PIN_WORD87 PIN_WORD88 PIN_WORD89 PIN_WORD90 PIN_WORD91 PIN_WORD92 PIN_WORD93 PIN_WORD94 PIN_WORD95 PIN_WORD96 PIN_WORD97 PIN_WORD98 PIN_WORD99 PIN_WORD100 PIN_WORD101 PIN_WORD102 PIN_WORD103 PIN_WORD104 PIN_WORD105 PIN_WORD106 PIN_WORD107 PIN_WORD108 PIN_WORD109 PIN_WORD110 PIN_WORD111 PIN_WORD112 PIN_WORD113 PIN_WORD114 PIN_WORD115 PIN_WORD116 PIN_WORD117 PIN_WORD118 PIN_WORD119 PIN_WORD120 PIN_WORD121 PIN_WORD122 PIN_WORD123 PIN_WORD124 PIN_,Port Pin Data Access Word Register (PDATA),0.12026936,0.12026936,0.3088938,0.3088938
lpc18xx,What is the bit_offset of PWORD field from W[58] register from GPIO_PORT peripheral for LPC18xx microcontroller?,0,0x058,0,0x058,0,0.6118696,0.6118696,1.0000001,1.0000001
lpc18xx,What is the bit_offset of SELECT field from CAP3_0_IN register from GIMA peripheral for LPC18xx microcontroller?,4,0x38,0,0x38,0,0.39944002,0.39944002,0.5480499,0.5480499
lpc18xx,What is the bit_offset of B04_0 field from PAL[122] register from LCD peripheral for LPC18xx microcontroller?,10,24,0,24,0,0.5860137,0.5860137,0.5376147,0.5376147
lpc18xx,What is the bit_offset of PORT7 field from PIN7 register from GPIO_PORT peripheral for LPC18xx microcontroller?,7,0x00,24,0x00,24,0.2724377,0.2724377,0.66127783,0.66127783
lpc18xx,What is the description of DISUP2 field from CON register from MCPWM peripheral for LPC18xx microcontroller?,Enable/disable updates of functional registers for channel 2 (see Section 24.8.2).,Disable Update of PWM2,Disable Update of PWM2,Disable Update of PWM2,Disable Update of PWM2,0.38394618,0.38394618,0.38394618,0.38394618
lpc18xx,What is the bit_width of STAT field from STATUS register from ATIMER peripheral for LPC18xx microcontroller?,1,32,16,32,16,0.49268645,0.49268645,0.4854614,0.4854614
lpc18xx,What is the bit_offset of POL_16 field from PORT_POL3 register from GPIO_GROUP_INT1 peripheral for LPC18xx microcontroller?,16,16,16,16,16,1.0,1.0,1.0,1.0
lpc18xx,What is the bit_width of CPOL field from CR0 register from SSP0 peripheral for LPC18xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc18xx,What is the address_offset of CRSR_CLIP register from LCD peripheral for LPC18xx microcontroller?,0xc14,0x204,0x104,0x204,0x104,0.6888402,0.6888402,0.69637954,0.69637954
lpc18xx,What is the bit_width of SET6 field from OUT10_SET register from SCT peripheral for LPC18xx microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
lpc18xx,What is the bit_width of MASKP31 field from MASK0 register from GPIO_PORT peripheral for LPC18xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc18xx,What is the description of CRSR_IMG field from CRSR_IMG[4] register from LCD peripheral for LPC18xx microcontroller?,Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor or 4 32x32 cursors.,"Cursor Image registers (CRSR_IMG, address 0x4000 8800 (CRSR_IMG0) to 0x4000 8BFC (CRSR_IMG255)) bit description . . . . . . . . . .817 Table 608. Cursor Image registers (CRSR_IMG, address 0x4000 8800 (CRSR_IMG0) to 0x4000 8BFC (CRSR_IMG255)) bit description . . . . . . . . . .817 Table 617. Cursor Raw Interrupt Status register (CRSR_INTRAW, address 0x4000 8C28) bit description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .",Cursor Image register 4,"Cursor Image registers (CRSR_IMG, address 0x4000 8800 (CRSR_IMG0) to 0x4000 8BFC (CRSR_IMG255)) bit description . . . . . . . . . .817 Table 608. Cursor Image registers (CRSR_IMG, address 0x4000 8800 (CRSR_IMG0) to 0x4000 8BFC (CRSR_IMG255)) bit description . . . . . . . . . .817 Table 617. Cursor Raw Interrupt Status register (CRSR_INTRAW, address 0x4000 8C28) bit description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .",Cursor Image register 4,0.52962315,0.52962315,0.7104665,0.7104665
lpc18xx,What is the description of DTE0_SET field from CON_SET register from MCPWM peripheral for LPC18xx microcontroller?,Writing a one sets the corresponding bit in the CON register.,DTE0 Mode Set,DTE0 Mode Set,DTE0 Mode Set,DTE0 Mode Set,0.26139367,0.26139367,0.26139367,0.26139367
lpc18xx,What is the bit_width of SET6 field from OUT1_SET register from SCT peripheral for LPC18xx microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
lpc18xx,What is the bit_offset of AIN6 field from INPUT register from SCT peripheral for LPC18xx microcontroller?,6,6,24,6,24,1.0000001,1.0000001,0.7281065,0.7281065
lpc18xx,What is the bit_width of GC field from ADR2 register from I2C1 peripheral for LPC18xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc18xx,What is the bit_offset of CE field from DYNAMICCONTROL register from EMC peripheral for LPC18xx microcontroller?,0,0,0,0,0,1.0000001,1.0000001,1.0000001,1.0000001
lpc18xx,What is the bit_width of DT1 field from DT register from MCPWM peripheral for LPC18xx microcontroller?,10,10,10,10,10,1.0,1.0,1.0,1.0
lpc18xx,What is the bit_width of WAKEUP field from CLK_M3_EMCDIV_CFG register from CCU1 peripheral for LPC18xx microcontroller?,1,32,1,32,1,0.49268645,0.49268645,1.0,1.0
lpc18xx,What is the description of MR3S field from MCR register from TIMER2 peripheral for LPC18xx microcontroller?,Stop on MR3,MR3S,MR3S,MR3S,MR3S,0.7279,0.7279,0.7279,0.7279
lpc18xx,What is the bit_offset of G14_0 field from PAL[188] register from LCD peripheral for LPC18xx microcontroller?,21,14,14,14,14,0.7991169,0.7991169,0.7991169,0.7991169
lpc18xx,What is the bit_offset of RUN1 field from CON register from MCPWM peripheral for LPC18xx microcontroller?,8,0,12,0,12,0.5250482,0.5250482,0.75970125,0.75970125
lpc18xx,What is the bit_width of CTRL field from IF1_CMDMSK_R register from C_CAN0 peripheral for LPC18xx microcontroller?,1,1192,16,1192,16,0.346136,0.346136,0.4854614,0.4854614
lpc18xx,What is the description of R04_0 field from PAL[10] register from LCD peripheral for LPC18xx microcontroller?,"Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields.",Palette entry 0.,R04_0 Red 0-4 palette entry.,Palette entry 0.,R04_0 Red 0-4 palette entry.,0.38746032,0.38746032,0.49699876,0.49699876
lpc18xx,What is the bit_offset of ENA_26 field from PORT_ENA7 register from GPIO_GROUP_INT1 peripheral for LPC18xx microcontroller?,26,26,26,26,26,1.0,1.0,1.0,1.0
lpc18xx,What is the bit_offset of POL_26 field from PORT_POL0 register from GPIO_GROUP_INT0 peripheral for LPC18xx microcontroller?,26,26,26,26,26,1.0,1.0,1.0,1.0
lpc18xx,What is the bit_offset of FDET6 field from FALL register from GPIO_PIN_INT peripheral for LPC18xx microcontroller?,6,25,24,25,24,0.57388943,0.57388943,0.7281065,0.7281065
lpc18xx,What is the bit_offset of BC field from LCR register from USART2 peripheral for LPC18xx microcontroller?,6,6,6,6,6,1.0000001,1.0000001,1.0000001,1.0000001
lpc18xx,What is the bit_offset of G14_0 field from PAL[66] register from LCD peripheral for LPC18xx microcontroller?,21,14,0,14,0,0.7991169,0.7991169,0.3924784,0.3924784
lpc18xx,What is the description of RAS field from DYNAMICRASCAS2 register from EMC peripheral for LPC18xx microcontroller?,RAS latency (active to read/write delay).,RAS RAS latency (active to read/write delay).,RAS RAS latency (active to read/write delay).,RAS RAS latency (active to read/write delay).,RAS RAS latency (active to read/write delay).,0.98785657,0.98785657,0.98785657,0.98785657
lpc18xx,What is the description of CAPCON_H field from CAPCTRL5 register from SCT peripheral for LPC18xx microcontroller?,"If bit m is one, event m causes the CAPn_H (UNIFY = 0) register to be loaded (event 0 = bit 16, event 1 = bit 17,..., event 15 = bit 31).",SCT capture control register 5; high counter 16-bit; REGMOD0_H = 1 to REGMODE5_H = 1,SCT capture control register 5; high counter 16-bit; REGMOD0_H = 1 to REGMODE5_H = 1,SCT capture control register 5; high counter 16-bit; REGMOD0_H = 1 to REGMODE5_H = 1,SCT capture control register 5; high counter 16-bit; REGMOD0_H = 1 to REGMODE5_H = 1,0.44436783,0.44436783,0.44436783,0.44436783
lpc18xx,What is the bit_offset of EZI field from SFSP9_4 register from SCU peripheral for LPC18xx microcontroller?,6,12,220,12,220,0.76992726,0.76992726,0.41158134,0.41158134
lpc18xx,What is the description of DIRP28 field from DIR0 register from GPIO_PORT peripheral for LPC18xx microcontroller?,"Selects pin direction for pin GPIOm[n] (bit 0 = GPIOm[0], bit 1 = GPIOm[1], ..., bit 31 = GPIOm[31]). 0 = input. 1 = output.",Port 28 Direction Control Register (DIRP28),Port 28 Direction Control Register (DIRP28),Port 28 Direction Control Register (DIRP28),Port 28 Direction Control Register (DIRP28),0.34822503,0.34822503,0.34822503,0.34822503
lpc18xx,What is the size of PIN6 register from GPIO_PORT peripheral for LPC18xx microcontroller?,None,0x10,1,0x10,1,0.3279391,0.3279391,0.56461823,0.56461823
lpc18xx,What is the address_offset of CRSR_IMG[148] register from LCD peripheral for LPC18xx microcontroller?,0xa50,0x4005 0070,0x148,0x4005 0070,0x148,0.6557822,0.6557822,0.59584254,0.59584254
lpc18xx,What is the description of STATEMSK18 field from EV8_STATE register from SCT peripheral for LPC18xx microcontroller?,"If bit m is one, event n (n= 0 to 15) happens in state m of the counter selected by the HEVENT bit (m = state number; state 0 = bit 0, state 1= bit 1,..., state 31 = bit 31).",State Mask 18,State Mask 18,State Mask 18,State Mask 18,0.19162558,0.19162558,0.19162558,0.19162558
lpc18xx,What is the bit_offset of PROT1 field from C0CONTROL register from GPDMA peripheral for LPC18xx microcontroller?,28,30,1,30,1,0.79696196,0.79696196,0.47213537,0.47213537
lpc18xx,What is the bit_width of STATEMSK30 field from EV10_STATE register from SCT peripheral for LPC18xx microcontroller?,1,10,1,10,1,0.61559385,0.61559385,1.0,1.0
lpc18xx,What is the description of ENA_0 field from PORT_ENA5 register from GPIO_GROUP_INT0 peripheral for LPC18xx microcontroller?,Enable port m pin for group interrupt. Bit n corresponds to pin GPIOm[n] of port m. 0 = the port m pin is disabled and does not contribute to the grouped interrupt. 1 = the port m pin is enabled and contributes to the grouped interrupt.,0 Port 0 Enable,Port 0 Enable,0 Port 0 Enable,Port 0 Enable,0.38217342,0.38217342,0.40837315,0.40837315
lpc18xx,What is the bit_width of DIRP30 field from DIR4 register from GPIO_PORT peripheral for LPC18xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc18xx,What is the bit_width of OUTSEL field from EV11_CTRL register from SCT peripheral for LPC18xx microcontroller?,1,3,1,3,1,0.790561,0.790561,1.0,1.0
lpc18xx,What is the bit_width of SET0 field from OUT11_SET register from SCT peripheral for LPC18xx microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
lpc18xx,What is the description of STATEMSK18 field from EV10_STATE register from SCT peripheral for LPC18xx microcontroller?,"If bit m is one, event n (n= 0 to 15) happens in state m of the counter selected by the HEVENT bit (m = state number; state 0 = bit 0, state 1= bit 1,..., state 31 = bit 31).",0x00000000,State Mask 18,0x00000000,State Mask 18,0.23781271,0.23781271,0.19162558,0.19162558
lpc18xx,What is the size of DR[6] register from ADC1 peripheral for LPC18xx microcontroller?,None,16,16,16,16,0.4124743,0.4124743,0.4124743,0.4124743
lpc18xx,What is the description of CAP2MCI1_FE_CLR field from CAPCON_CLR register from MCPWM peripheral for LPC18xx microcontroller?,Writing a one clears the corresponding bits in the CAPCON register.,MCI1 Capture Event Flag Clear Enable for MCI2 of Channel 2.,MCI1 Feedback Edge Capture Enable Clear,MCI1 Capture Event Flag Clear Enable for MCI2 of Channel 2.,MCI1 Feedback Edge Capture Enable Clear,0.31877986,0.31877986,0.24317421,0.24317421
lpc18xx,What is the bit_width of PORT22 field from PIN6 register from GPIO_PORT peripheral for LPC18xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc18xx,What is the description of ENA_14 field from PORT_ENA0 register from GPIO_GROUP_INT1 peripheral for LPC18xx microcontroller?,Enable port m pin for group interrupt. Bit n corresponds to pin GPIOm[n] of port m. 0 = the port m pin is disabled and does not contribute to the grouped interrupt. 1 = the port m pin is enabled and contributes to the grouped interrupt.,Enable for GPIO Port 0 Pin 14.,Port 14 Enable Register 0,Enable for GPIO Port 0 Pin 14.,Port 14 Enable Register 0,0.4454528,0.4454528,0.3947211,0.3947211
lpc18xx,What is the bit_offset of B04_0 field from PAL[242] register from LCD peripheral for LPC18xx microcontroller?,10,242,4,242,4,0.35630885,0.35630885,0.6570035,0.6570035
lpc18xx,What is the bit_offset of INV field from CAP1_2_IN register from GIMA peripheral for LPC18xx microcontroller?,0,15,1,15,1,0.36881483,0.36881483,0.6215927,0.6215927
lpc18xx,What is the description of RELOAD_H field from MATCHREL10 register from SCT peripheral for LPC18xx microcontroller?,"When UNIFY = 0, read or write the 16-bit to be loaded into the MATCHn_H register. When UNIFY = 1, read or write the upper 16 bits of the 32-bit value to be loaded into the MATCHn register.",31:16 RELOADn_H,31:16 RELOADn_H,31:16 RELOADn_H,31:16 RELOADn_H,0.29107273,0.29107273,0.29107273,0.29107273
lpc18xx,What is the bit_offset of I1 field from PAL[58] register from LCD peripheral for LPC18xx microcontroller?,31,58,1,58,1,0.5799662,0.5799662,0.5051651,0.5051651
lpc18xx,What is the description of STATEV field from EV7_CTRL register from SCT peripheral for LPC18xx microcontroller?,"This value is loaded into or added to the state selected by  HEVENT, depending on STATELD, when this event is the  highest-numbered event occurring for that state. If STATELD and  STATEV are both zero, there is no change to the STATE value.","STATEV This value is loaded into or added to the state selected by HEVENT, depending on 0 STATELD, when this event is the highest-numbered event occurring for that state. If","STATEV This value is loaded into or added to the state selected by HEVENT, depending on 0 STATELD, when this event is the highest-numbered event occurring for that state. If","STATEV This value is loaded into or added to the state selected by HEVENT, depending on 0 STATELD, when this event is the highest-numbered event occurring for that state. If","STATEV This value is loaded into or added to the state selected by HEVENT, depending on 0 STATELD, when this event is the highest-numbered event occurring for that state. If",0.91898924,0.91898924,0.91898924,0.91898924
lpc18xx,What is the size of MAC_ADDR0_HIGH register from ETHERNET peripheral for LPC18xx microcontroller?,32,16,32,16,32,0.69824684,0.69824684,0.9999999,0.9999999
lpc18xx,What is the description of PERIPHERAL_RESET field from RESET_EXT_STAT52 register from RGU peripheral for LPC18xx microcontroller?,Reset activated by PERIPHERAL_RST output. Write 0 to clear. 0 = Reset not activated  1 = Reset activated,PERIPH_RST,PERIPH_RST,PERIPH_RST,PERIPH_RST,0.3706247,0.3706247,0.3706247,0.3706247
lpc18xx,What is the bit_width of MPORTP23 field from MPIN0 register from GPIO_PORT peripheral for LPC18xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc18xx,What is the bit_offset of CLRP03 field from CLR7 register from GPIO_PORT peripheral for LPC18xx microcontroller?,3,30,24,30,24,0.57566285,0.57566285,0.60801494,0.60801494
lpc18xx,What is the bit_width of POL_22 field from PORT_POL6 register from GPIO_GROUP_INT1 peripheral for LPC18xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc18xx,What is the description of B14_0 field from PAL[4] register from LCD peripheral for LPC18xx microcontroller?,Blue palette data.,"PCD_LO Lower five bits of panel clock divisor. The ten-bit PCD field, comprising PCD_HI (bits 31:27 of this register) and PCD_LO, is used to derive the LCD panel clock frequency LCDDCLK from the input clock, LCDDCLK = LCDCLK/(PCD+2). For monochrome STN displays with a 4 or 8-bit interface, the panel clock is a factor of four and eight down from the actual individual pixel clock rate. For color STN displays, 22/3 pixels are output per LCDDCLK cycle, so the panel clock is 0.375 times the pixel rate. For TFT displays, the pixel clock divider can be bypassed by setting the BCD bit in this register. Note: data path latency forces some restrictions on the usable minimum values for the panel clock divider in STN modes: Single panel color mode, PCD = 1 (LCDDCLK = LCDCLK/3). Dual panel color mode, PCD = 4 (LCDDCLK = LCDCLK/6). Single panel monochrome 4-bit interface mode, PCD = 2(LCDDCLK = LCDCLK/4). Dual panel monochrome 4-bit interface mode and single panel monochrome 8-bit interface mode, PCD = 6(LCDDCLK = LCDCLK/8). Dual panel monochrome 8-bit interface mode, PCD = 14(LCDDCLK = LCDCLK/16). 5 CLKSEL Clock Select. This bit controls the selection of the source for LCDCLK. 0 = the clock source for the LCD block is CCLK. 1 = the clock source for the LCD block is LCDCLKIN (external clock input for the LVD). 10:6 ACB AC bias pin frequency. The AC bias pin frequency is only applicable to STN displays. These require the pixel voltage polarity to periodically reverse to prevent damage caused by DC charge accumulation. Program this field with the required value minus one to apply the number of line clocks between each toggle of the AC bias pin, LCDENAB. This field has no effect if the LCD is operating in TFT mode, when the LCDENAB pin is used as a data enable signal. 11 LCDPWR LCD power enable. 0x0 0 = power not gated through to LCD panel and LCDV[23:0] signals disabled, (held LOW). 1 = power gated through to LCD panel and LCDV[23:0] signals enabled, (active). See LCD power-up and power-down sequence for details on LCD power sequencing. 13:12 LCDVCOMP LCD Vertical Compare Interrupt. 0x0 Generate VComp interrupt at: 00 = start of vertical synchronization. 01 = start of back porch. 10 = start of active video. 11 = start of front porch. 15:14 - Reserved, user software should not write ones to reserved bits. - The value read from a reserved bit is not defined. 16 WATERMARK LCD DMA FIFO watermark level. 0x0 Controls when DMA requests are generated:","PCD_LO Lower five bits of panel clock divisor. The ten-bit PCD field, comprising PCD_HI (bits 31:27 of this register) and PCD_LO, is used to derive the LCD panel clock frequency LCDDCLK from the input clock, LCDDCLK = LCDCLK/(PCD+2). For monochrome STN displays with a 4 or 8-bit interface, the panel clock is a factor of four and eight down from the actual individual pixel clock rate. For color STN displays, 22/3 pixels are output per LCDDCLK cycle, so the panel clock is 0.375 times the pixel rate. For TFT displays, the pixel clock divider can be bypassed by setting the BCD bit in this register. Note: data path latency forces some restrictions on the usable minimum values for the panel clock divider in STN modes: Single panel color mode, PCD = 1 (LCDDCLK = LCDCLK/3). Dual panel color mode, PCD = 4 (LCDDCLK = LCDCLK/6). Single panel monochrome 4-bit interface mode, PCD = 2(LCDDCLK = LCDCLK/4). Dual panel monochrome 4-bit interface mode and single panel monochrome 8-bit interface mode, PCD = 6(LCDDCLK = LCDCLK/8). Dual panel monochrome 8-bit interface mode, PCD = 14(LCDDCLK = LCDCLK/16). 5 CLKSEL Clock Select. This bit controls the selection of the source for LCDCLK. 0 = the clock source for the LCD block is CCLK. 1 = the clock source for the LCD block is LCDCLKIN (external clock input for the LVD). 10:6 ACB AC bias pin frequency. The AC bias pin frequency is only applicable to STN displays. These require the pixel voltage polarity to periodically reverse to prevent damage caused by DC charge accumulation. Program this field with the required value minus one to apply the number of line clocks between each toggle of the AC bias pin, LCDENAB. This field has no effect if the LCD is operating in TFT mode, when the LCDENAB pin is used as a data enable signal. 11 LCDPWR LCD power enable. 0x0 0 = power not gated through to LCD panel and LCDV[23:0] signals disabled, (held LOW). 1 = power gated through to LCD panel and LCDV[23:0] signals enabled, (active). See LCD power-up and power-down sequence for details on LCD power sequencing. 13:12 LCDVCOMP LCD Vertical Compare Interrupt. 0x0 Generate VComp interrupt at: 00 = start of vertical synchronization. 01 = start of back porch. 10 = start of active video. 11 = start of front porch. 15:14 - Reserved, user software should not write ones to reserved bits. - The value read from a reserved bit is not defined. 16 WATERMARK LCD DMA FIFO watermark level. 0x0 Controls when DMA requests are generated:","PCD_LO Lower five bits of panel clock divisor. The ten-bit PCD field, comprising PCD_HI (bits 31:27 of this register) and PCD_LO, is used to derive the LCD panel clock frequency LCDDCLK from the input clock, LCDDCLK = LCDCLK/(PCD+2). For monochrome STN displays with a 4 or 8-bit interface, the panel clock is a factor of four and eight down from the actual individual pixel clock rate. For color STN displays, 22/3 pixels are output per LCDDCLK cycle, so the panel clock is 0.375 times the pixel rate. For TFT displays, the pixel clock divider can be bypassed by setting the BCD bit in this register. Note: data path latency forces some restrictions on the usable minimum values for the panel clock divider in STN modes: Single panel color mode, PCD = 1 (LCDDCLK = LCDCLK/3). Dual panel color mode, PCD = 4 (LCDDCLK = LCDCLK/6). Single panel monochrome 4-bit interface mode, PCD = 2(LCDDCLK = LCDCLK/4). Dual panel monochrome 4-bit interface mode and single panel monochrome 8-bit interface mode, PCD = 6(LCDDCLK = LCDCLK/8). Dual panel monochrome 8-bit interface mode, PCD = 14(LCDDCLK = LCDCLK/16). 5 CLKSEL Clock Select. This bit controls the selection of the source for LCDCLK. 0 = the clock source for the LCD block is CCLK. 1 = the clock source for the LCD block is LCDCLKIN (external clock input for the LVD). 10:6 ACB AC bias pin frequency. The AC bias pin frequency is only applicable to STN displays. These require the pixel voltage polarity to periodically reverse to prevent damage caused by DC charge accumulation. Program this field with the required value minus one to apply the number of line clocks between each toggle of the AC bias pin, LCDENAB. This field has no effect if the LCD is operating in TFT mode, when the LCDENAB pin is used as a data enable signal. 11 LCDPWR LCD power enable. 0x0 0 = power not gated through to LCD panel and LCDV[23:0] signals disabled, (held LOW). 1 = power gated through to LCD panel and LCDV[23:0] signals enabled, (active). See LCD power-up and power-down sequence for details on LCD power sequencing. 13:12 LCDVCOMP LCD Vertical Compare Interrupt. 0x0 Generate VComp interrupt at: 00 = start of vertical synchronization. 01 = start of back porch. 10 = start of active video. 11 = start of front porch. 15:14 - Reserved, user software should not write ones to reserved bits. - The value read from a reserved bit is not defined. 16 WATERMARK LCD DMA FIFO watermark level. 0x0 Controls when DMA requests are generated:","PCD_LO Lower five bits of panel clock divisor. The ten-bit PCD field, comprising PCD_HI (bits 31:27 of this register) and PCD_LO, is used to derive the LCD panel clock frequency LCDDCLK from the input clock, LCDDCLK = LCDCLK/(PCD+2). For monochrome STN displays with a 4 or 8-bit interface, the panel clock is a factor of four and eight down from the actual individual pixel clock rate. For color STN displays, 22/3 pixels are output per LCDDCLK cycle, so the panel clock is 0.375 times the pixel rate. For TFT displays, the pixel clock divider can be bypassed by setting the BCD bit in this register. Note: data path latency forces some restrictions on the usable minimum values for the panel clock divider in STN modes: Single panel color mode, PCD = 1 (LCDDCLK = LCDCLK/3). Dual panel color mode, PCD = 4 (LCDDCLK = LCDCLK/6). Single panel monochrome 4-bit interface mode, PCD = 2(LCDDCLK = LCDCLK/4). Dual panel monochrome 4-bit interface mode and single panel monochrome 8-bit interface mode, PCD = 6(LCDDCLK = LCDCLK/8). Dual panel monochrome 8-bit interface mode, PCD = 14(LCDDCLK = LCDCLK/16). 5 CLKSEL Clock Select. This bit controls the selection of the source for LCDCLK. 0 = the clock source for the LCD block is CCLK. 1 = the clock source for the LCD block is LCDCLKIN (external clock input for the LVD). 10:6 ACB AC bias pin frequency. The AC bias pin frequency is only applicable to STN displays. These require the pixel voltage polarity to periodically reverse to prevent damage caused by DC charge accumulation. Program this field with the required value minus one to apply the number of line clocks between each toggle of the AC bias pin, LCDENAB. This field has no effect if the LCD is operating in TFT mode, when the LCDENAB pin is used as a data enable signal. 11 LCDPWR LCD power enable. 0x0 0 = power not gated through to LCD panel and LCDV[23:0] signals disabled, (held LOW). 1 = power gated through to LCD panel and LCDV[23:0] signals enabled, (active). See LCD power-up and power-down sequence for details on LCD power sequencing. 13:12 LCDVCOMP LCD Vertical Compare Interrupt. 0x0 Generate VComp interrupt at: 00 = start of vertical synchronization. 01 = start of back porch. 10 = start of active video. 11 = start of front porch. 15:14 - Reserved, user software should not write ones to reserved bits. - The value read from a reserved bit is not defined. 16 WATERMARK LCD DMA FIFO watermark level. 0x0 Controls when DMA requests are generated:",0.17708059,0.17708059,0.17708059,0.17708059
lpc18xx,What is the bit_width of STATEMSK13 field from EV7_STATE register from SCT peripheral for LPC18xx microcontroller?,1,15,1,15,1,0.48225844,0.48225844,1.0,1.0
lpc18xx,What is the bit_width of ENA_4 field from PORT_ENA1 register from GPIO_GROUP_INT0 peripheral for LPC18xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc18xx,List all the fields of B[66] register from GPIO_PORT peripheral for LPC18xx microcontroller.,PBYTE,"DIR66, MASK66, PIN66, MPIN66, SET66, CLR66, PMUX66, SLEW66, DRIVESTRENGTH66, DRIVESTRENGTHALT66, SENSE66, DIR67, MASK67, PIN67, MPIN67, SET67, CLR67, PMUX67, SLEW67, DRIVESTRENGTH67, DRIVESTRENGTHALT67, SENSE67, DIR68, MASK68, PIN68, MPIN68, SET68, CLR68, PMUX68, SLEW68, DRIVESTRENGTH68, DRIVESTRENGTHALT68, SENSE68, DIR69, MASK69, PIN69, MPIN69, SET69, CLR69, PMUX69, SLEW69, DRIVESTRENGTH69, DRIVESTRENGTHALT69, SENSE69, DIR70, MASK70, PIN70, MPIN70, SET70, CLR70, PMUX70, SLEW70, DRIVESTRENGTH70, DRIVESTRENGTHALT70, SENSE70, DIR71, MASK71, PIN71, MPIN71, SET71, CLR71, PMUX71, SLEW71, DRIVESTRENGTH71, DRIVESTRENGTHALT71, SENSE71, DIR72, MASK72, PIN72, MPIN72, SET72, CLR72, PMUX72, SLEW72, DRIVESTRENGTH72, DRIVESTRENGTHALT72, SENSE72, DIR73, MASK73, PIN73, MPIN73, SET73, CLR73, PMUX73, SLEW73, DRIVESTRENGTH73, DRIVESTRENGTHALT73, SENSE73, DIR74, MASK74, PIN74, MPIN74, SET74, CLR74, PMUX74, SLEW74, DRIVESTRENGTH74, DRIVESTRENGTHALT74, SENSE74, DIR75, MASK75, PIN75, MPIN75, SET75, CLR75, PMUX75, SLEW75, DRIVESTRENGTH75, DRIVESTRENGTHALT75, SENSE75, DIR76, MASK76, PIN76, MPIN76, SET76, CLR76, PMUX76, SLEW76, DRIVESTRENGTH76, DRIVESTRENGTHALT76, SENSE7","DIR6, POL6, MASK6, PIN6, MPIN6, SET6, CLR6, DATA6, DATAO6, ID6, WAKE6, EDGE6, TH6, DF6, DT6, RESERVED6, B66, B67, B68, B69, B610, B611, B612, B613, B614, B615, B616, B617, B618, B619, B620, B621, B622, B623, B624, B625, B626, B627, B628, B629, B630, B631, B632, B633, B634, B635, B636, B637, B638, B639, B640, B641, B642, B643, B644, B645, B646, B647, B648, B649, B650, B651, B652, B653, B654, B655, B656, B657, B658, B659, B660, B661, B662, B663, B664, B665, B666, B667, B668, B669, B670, B671, B672, B673, B674, B675, B676, B677, B678, B679, B680, B681, B682, B683, B684, B685, B686, B687, B688, B689, B690, B691, B692, B693, B694, B695, B696, B697, B698, B699, B700, B701, B702, B703, B704, B705, B706, B707, B708, B709, B710, B711, B712, B713, B714, B715, B716, B717, B718, B719, B720, B721, B722, B723, B724, B725, B726, B727, B728, B729, B730, B731, B732, B733, B734, B735, B736, B737, B738, B739, B740, B741, B742, B743, B744, B745, B746,","DIR66, MASK66, PIN66, MPIN66, SET66, CLR66, PMUX66, SLEW66, DRIVESTRENGTH66, DRIVESTRENGTHALT66, SENSE66, DIR67, MASK67, PIN67, MPIN67, SET67, CLR67, PMUX67, SLEW67, DRIVESTRENGTH67, DRIVESTRENGTHALT67, SENSE67, DIR68, MASK68, PIN68, MPIN68, SET68, CLR68, PMUX68, SLEW68, DRIVESTRENGTH68, DRIVESTRENGTHALT68, SENSE68, DIR69, MASK69, PIN69, MPIN69, SET69, CLR69, PMUX69, SLEW69, DRIVESTRENGTH69, DRIVESTRENGTHALT69, SENSE69, DIR70, MASK70, PIN70, MPIN70, SET70, CLR70, PMUX70, SLEW70, DRIVESTRENGTH70, DRIVESTRENGTHALT70, SENSE70, DIR71, MASK71, PIN71, MPIN71, SET71, CLR71, PMUX71, SLEW71, DRIVESTRENGTH71, DRIVESTRENGTHALT71, SENSE71, DIR72, MASK72, PIN72, MPIN72, SET72, CLR72, PMUX72, SLEW72, DRIVESTRENGTH72, DRIVESTRENGTHALT72, SENSE72, DIR73, MASK73, PIN73, MPIN73, SET73, CLR73, PMUX73, SLEW73, DRIVESTRENGTH73, DRIVESTRENGTHALT73, SENSE73, DIR74, MASK74, PIN74, MPIN74, SET74, CLR74, PMUX74, SLEW74, DRIVESTRENGTH74, DRIVESTRENGTHALT74, SENSE74, DIR75, MASK75, PIN75, MPIN75, SET75, CLR75, PMUX75, SLEW75, DRIVESTRENGTH75, DRIVESTRENGTHALT75, SENSE75, DIR76, MASK76, PIN76, MPIN76, SET76, CLR76, PMUX76, SLEW76, DRIVESTRENGTH76, DRIVESTRENGTHALT76, SENSE7","DIR6, POL6, MASK6, PIN6, MPIN6, SET6, CLR6, DATA6, DATAO6, ID6, WAKE6, EDGE6, TH6, DF6, DT6, RESERVED6, B66, B67, B68, B69, B610, B611, B612, B613, B614, B615, B616, B617, B618, B619, B620, B621, B622, B623, B624, B625, B626, B627, B628, B629, B630, B631, B632, B633, B634, B635, B636, B637, B638, B639, B640, B641, B642, B643, B644, B645, B646, B647, B648, B649, B650, B651, B652, B653, B654, B655, B656, B657, B658, B659, B660, B661, B662, B663, B664, B665, B666, B667, B668, B669, B670, B671, B672, B673, B674, B675, B676, B677, B678, B679, B680, B681, B682, B683, B684, B685, B686, B687, B688, B689, B690, B691, B692, B693, B694, B695, B696, B697, B698, B699, B700, B701, B702, B703, B704, B705, B706, B707, B708, B709, B710, B711, B712, B713, B714, B715, B716, B717, B718, B719, B720, B721, B722, B723, B724, B725, B726, B727, B728, B729, B730, B731, B732, B733, B734, B735, B736, B737, B738, B739, B740, B741, B742, B743, B744, B745, B746,",0.18545139,0.18545139,0.1956132,0.1956132
lpc18xx,What is the description of OUT11_SET register from SCT peripheral for LPC18xx microcontroller?,SCT output 0 set register,OUT11_SET,Output 11 Set Register,OUT11_SET,Output 11 Set Register,0.29262853,0.29262853,0.6539222,0.6539222
lpc18xx,What is the bit_offset of POW field from FLASHCFGB register from CREG peripheral for LPC18xx microcontroller?,31,22,2,22,2,0.65674996,0.65674996,0.54487383,0.54487383
lpc18xx,What is the bit_width of RAWINTERRSTAT3 field from RAWINTERRSTAT register from GPDMA peripheral for LPC18xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc18xx,What is the bit_width of PORT30 field from PIN1 register from GPIO_PORT peripheral for LPC18xx microcontroller?,1,4,1,4,1,0.768664,0.768664,1.0,1.0
lpc18xx,What is the bit_width of ENA_30 field from PORT_ENA0 register from GPIO_GROUP_INT1 peripheral for LPC18xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc18xx,What is the description of SET6 field from OUT10_SET register from SCT peripheral for LPC18xx microcontroller?,"A 1 in bit m selects event m to set output n (or clear it if SETCLRn = 0x1 or 0x2) event 0 = bit 0, event 1 = bit 1,..., event 15 = bit 15.",0x300,Set output 6. Set output 6.,0x300,Set output 6. Set output 6.,0.2781836,0.2781836,0.3986957,0.3986957
lpc18xx,What is the description of R14_0 field from PAL[83] register from LCD peripheral for LPC18xx microcontroller?,"Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields.",R14_0 Invert panel clock. 0x0 The IPC bit selects the edge of the panel clock on which pixel data is driven out onto the LCD data lines. 0 = Data is driven on the LCD data lines on the rising edge of LCDDCLK. 1 = Data is driven on the LCD data lines on the falling edge of LCDDCLK.,"14:0 PCD_LO Lower five bits of panel clock divisor. The AC bias pin frequency is only applicable to STN displays. These require the pixel voltage polarity to periodically reverse to prevent damage caused by DC charge accumulation. Program this field with the required value minus one to apply the number of line clocks between each toggle of the AC bias pin, LCDENAB. This field has no effect if the LCD is operating in TFT mode, when the LCDENAB pin is used as a data enable signal.",R14_0 Invert panel clock. 0x0 The IPC bit selects the edge of the panel clock on which pixel data is driven out onto the LCD data lines. 0 = Data is driven on the LCD data lines on the rising edge of LCDDCLK. 1 = Data is driven on the LCD data lines on the falling edge of LCDDCLK.,"14:0 PCD_LO Lower five bits of panel clock divisor. The AC bias pin frequency is only applicable to STN displays. These require the pixel voltage polarity to periodically reverse to prevent damage caused by DC charge accumulation. Program this field with the required value minus one to apply the number of line clocks between each toggle of the AC bias pin, LCDENAB. This field has no effect if the LCD is operating in TFT mode, when the LCDENAB pin is used as a data enable signal.",0.4312516,0.4312516,0.37112433,0.37112433
lpc18xx,What is the address_offset of CR0 register from SSP1 peripheral for LPC18xx microcontroller?,0x0,0x4008 1000,0x4008 1000,0x4008 1000,0x4008 1000,0.7634697,0.7634697,0.7634697,0.7634697
lpc18xx,What is the bit_width of PWORD field from W[179] register from GPIO_PORT peripheral for LPC18xx microcontroller?,32,32,16,32,16,0.9999999,0.9999999,0.69824684,0.69824684
lpc18xx,What is the description of SETP12 field from SET2 register from GPIO_PORT peripheral for LPC18xx microcontroller?,Read or set output bits. 0 = Read: output bit: write: no operation. 1 = Read: output bit; write: set output bit.,Set port 12,Set port 12,Set port 12,Set port 12,0.23273173,0.23273173,0.23273173,0.23273173
lpc18xx,What is the description of ENA_8 field from PORT_ENA7 register from GPIO_GROUP_INT0 peripheral for LPC18xx microcontroller?,Enable port m pin for group interrupt. Bit n corresponds to pin GPIOm[n] of port m. 0 = the port m pin is disabled and does not contribute to the grouped interrupt. 1 = the port m pin is enabled and contributes to the grouped interrupt.,ENA8 — Interrupt enable for GPIO group 8.,ENA_8 Pin Enable/Disable.,ENA8 — Interrupt enable for GPIO group 8.,ENA_8 Pin Enable/Disable.,0.5190122,0.5190122,0.31290925,0.31290925
lpc18xx,What is the description of EOB field from IF1_MCTRL register from C_CAN0 peripheral for LPC18xx microcontroller?,End of buffer,End of buffer,End of buffer,End of buffer,End of buffer,1.0000001,1.0000001,1.0000001,1.0000001
lpc18xx,What is the bit_width of EPD field from SFSP4_0 register from SCU peripheral for LPC18xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc18xx,What is the description of G04_0 field from PAL[211] register from LCD peripheral for LPC18xx microcontroller?,Green palette data.,Palette entry 0.,Palette entry 0x00.,Palette entry 0.,Palette entry 0x00.,0.48149884,0.48149884,0.5137399,0.5137399
lpc18xx,What is the description of POL_2 field from PORT_POL7 register from GPIO_GROUP_INT1 peripheral for LPC18xx microcontroller?,"Configure pin polarity of port m pins for group interrupt. Bit n corresponds to pin GPIOm[n] of port m. 0 = the pin is active LOW. If the level on this pin is LOW, the pin contributes to the group interrupt. 1 = the pin is active HIGH. If the level on this pin is HIGH, the pin contributes to the group interrupt.","GPIO Port 7 Polarity Select for Interrupt 2. Selects the polarity of the second-lowest priority level for Port 7. 0 = Active-high, 1 = Active-low.', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x00",Polarity of Pin 2 of GPIO Port 7.,"GPIO Port 7 Polarity Select for Interrupt 2. Selects the polarity of the second-lowest priority level for Port 7. 0 = Active-high, 1 = Active-low.', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x00",Polarity of Pin 2 of GPIO Port 7.,0.5782577,0.5782577,0.52557003,0.52557003
lpc18xx,What is the bit_offset of POL_12 field from PORT_POL6 register from GPIO_GROUP_INT0 peripheral for LPC18xx microcontroller?,12,12,12,12,12,1.0000001,1.0000001,1.0000001,1.0000001
lpc18xx,What is the size of MR0 register from TIMER0 peripheral for LPC18xx microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
lpc18xx,What is the description of B14_0 field from PAL[103] register from LCD peripheral for LPC18xx microcontroller?,Blue palette data.,"LCDVCOMP LCD Vertical Compare Interrupt. 0x0 Generate VComp interrupt at: 00 = start of vertical synchronization. 01 = start of back porch. 10 = start of active video. 11 = start of front porch. 15:14 - Reserved, user software should not write ones to reserved bits. - The value read from a reserved bit is not defined. 16 WATERMARK LCD DMA FIFO watermark level. 0x0 Controls when DMA requests are generated: 0 = An LCD DMA request is generated when either of the DMA","PCD_LO Lower five bits of panel clock divisor. The ten-bit PCD field, comprising PCD_HI (bits 31:27 of this register) and PCD_LO, is used to derive the LCD panel clock frequency LCDDCLK from the input clock, LCDDCLK = LCDCLK/(PCD+2). For monochrome STN displays with a 4 or 8-bit interface, the panel clock is a factor of four and eight down from the actual individual pixel clock rate. For color STN displays, 22/3 pixels are output per LCDDCLK cycle, so the panel clock is 0.375 times the pixel rate. For TFT displays, the pixel clock divider can be bypassed by setting the BCD bit in this register. Note: data path latency forces some restrictions on the usable minimum values for the panel clock divider in STN modes: Single panel color mode, PCD = 1 (LCDDCLK = LCDCLK/3). Dual panel color mode, PCD = 4 (LCDDCLK = LCDCLK/6). Single panel monochrome 4-bit interface mode, PCD = 2(LCDDCLK = LCDCLK/4). Dual panel monochrome 4-bit interface mode and single panel monochrome 8-bit interface mode, PCD = 6(LCDDCLK = LCDCLK/8). Dual panel monochrome 8-bit interface mode, PCD = 14(LCDDCLK = LCDCLK/16). 5 CLKSEL Clock Select. This bit controls the selection of the source for LCDCLK. 0 = the clock source for the LCD block is CCLK. 1 = the clock source for the LCD block is LCDCLKIN (external clock input for the LVD). 10:6 ACB AC bias pin frequency. The AC bias pin frequency is only applicable to STN displays. These require the pixel voltage polarity to periodically reverse to prevent damage caused by DC charge accumulation. Program this field with the required value minus one to apply the number of line clocks between each toggle of the AC bias pin, LCDENAB. This field has no effect if the LCD is operating in TFT mode, when the LCDENAB pin is used as a data enable signal. 11 IVS Invert vertical synchronization. The IVS bit inverts the polarity of the LCDFP signal. 0 = LCDFP pin is active HIGH and inactive LOW.","LCDVCOMP LCD Vertical Compare Interrupt. 0x0 Generate VComp interrupt at: 00 = start of vertical synchronization. 01 = start of back porch. 10 = start of active video. 11 = start of front porch. 15:14 - Reserved, user software should not write ones to reserved bits. - The value read from a reserved bit is not defined. 16 WATERMARK LCD DMA FIFO watermark level. 0x0 Controls when DMA requests are generated: 0 = An LCD DMA request is generated when either of the DMA","PCD_LO Lower five bits of panel clock divisor. The ten-bit PCD field, comprising PCD_HI (bits 31:27 of this register) and PCD_LO, is used to derive the LCD panel clock frequency LCDDCLK from the input clock, LCDDCLK = LCDCLK/(PCD+2). For monochrome STN displays with a 4 or 8-bit interface, the panel clock is a factor of four and eight down from the actual individual pixel clock rate. For color STN displays, 22/3 pixels are output per LCDDCLK cycle, so the panel clock is 0.375 times the pixel rate. For TFT displays, the pixel clock divider can be bypassed by setting the BCD bit in this register. Note: data path latency forces some restrictions on the usable minimum values for the panel clock divider in STN modes: Single panel color mode, PCD = 1 (LCDDCLK = LCDCLK/3). Dual panel color mode, PCD = 4 (LCDDCLK = LCDCLK/6). Single panel monochrome 4-bit interface mode, PCD = 2(LCDDCLK = LCDCLK/4). Dual panel monochrome 4-bit interface mode and single panel monochrome 8-bit interface mode, PCD = 6(LCDDCLK = LCDCLK/8). Dual panel monochrome 8-bit interface mode, PCD = 14(LCDDCLK = LCDCLK/16). 5 CLKSEL Clock Select. This bit controls the selection of the source for LCDCLK. 0 = the clock source for the LCD block is CCLK. 1 = the clock source for the LCD block is LCDCLKIN (external clock input for the LVD). 10:6 ACB AC bias pin frequency. The AC bias pin frequency is only applicable to STN displays. These require the pixel voltage polarity to periodically reverse to prevent damage caused by DC charge accumulation. Program this field with the required value minus one to apply the number of line clocks between each toggle of the AC bias pin, LCDENAB. This field has no effect if the LCD is operating in TFT mode, when the LCDENAB pin is used as a data enable signal. 11 IVS Invert vertical synchronization. The IVS bit inverts the polarity of the LCDFP signal. 0 = LCDFP pin is active HIGH and inactive LOW.",0.15660632,0.15660632,0.17708059,0.17708059
lpc18xx,What is the bit_width of PSPD field from PORTSC1_D register from USB1 peripheral for LPC18xx microcontroller?,2,2,2,2,2,1.0000002,1.0000002,1.0000002,1.0000002
lpc18xx,What is the bit_offset of MASKP16 field from MASK7 register from GPIO_PORT peripheral for LPC18xx microcontroller?,16,16,16,16,16,1.0,1.0,1.0,1.0
lpc18xx,What is the description of CNTR1_CLR field from CNTCON_CLR register from MCPWM peripheral for LPC18xx microcontroller?,Writing a one clears the corresponding bit in the CNTCON register.,Counter 1 Clear Control Bit,Counter 1 Clear Register Address,Counter 1 Clear Control Bit,Counter 1 Clear Register Address,0.5966548,0.5966548,0.54237556,0.54237556
lpc18xx,What is the bit_offset of PD field from BASE_USB1_CLK register from CGU peripheral for LPC18xx microcontroller?,0,12,12,12,12,0.43830746,0.43830746,0.43830746,0.43830746
lpc18xx,What is the description of MPORTP3 field from MPIN4 register from GPIO_PORT peripheral for LPC18xx microcontroller?,"Masked port register (bit 0 = GPIOm[0], bit 1 = GPIOm[1], ..., bit 31 = GPIOm[31]). 0 = Read: pin is LOW and/or the corresponding bit in the MASK register is 1; write: clear output bit if the corresponding bit in the MASK register is 0. 1 = Read: pin is HIGH and the corresponding bit in the MASK register is 0; write: set output bit if the corresponding bit in the MASK register is 0.","GPIO port toggle register (NOT, addresses 0x400F 6300 (NOT0) to 0x400F 632C (NOT7)) bit description",Port 3 Masked Output Pin Register,"GPIO port toggle register (NOT, addresses 0x400F 6300 (NOT0) to 0x400F 632C (NOT7)) bit description",Port 3 Masked Output Pin Register,0.622145,0.622145,0.68118906,0.68118906
lpc18xx,List all the fields of OUT9_SET register from SCT peripheral for LPC18xx microcontroller.,"SET0, SET1, SET2, SET3, SET4, SET5, SET6, SET7, SET8, SET9, SET10, SET11, SET12, SET13, SET14, SET15",SFSPF_9,"ERCE9, ERCE10, ERCE11, ERCE12, ERCE13, ERCE14, ERCE15, ERCE16, ERCE17, ERCE18, ERCE19, ERCE20, ERCE21, ERCE22, ERCE23, ERCE24, ERCE25, ERCE26, ERCE27, ERCE28, ERCE29, ERCE30, ERCE31, ERCE32, ERCE33, ERCE34, ERCE35, ERCE36, ERCE37, ERCE38, ERCE39, ERCE40, ERCE41, ERCE42, ERCE43, ERCE44, ERCE45, ERCE46, ERCE47, ERCE48, ERCE49, ERCE50, ERCE51, ERCE52, ERCE53, ERCE54, ERCE55, ERCE56, ERCE57, ERCE58, ERCE59, ERCE60, ERCE61, ERCE62, ERCE63, ERCE64, ERCE65, ERCE66, ERCE67, ERCE68, ERCE69, ERCE70, ERCE71, ERCE72, ERCE73, ERCE74, ERCE75, ERCE76, ERCE77, ERCE78, ERCE79, ERCE80, ERCE81, ERCE82, ERCE83, ERCE84, ERCE85, ERCE86, ERCE87, ERCE88, ERCE89, ERCE90, ERCE91, ERCE92, ERCE93, ERCE94, ERCE95, ERCE96, ERCE97, ERCE98, ERCE99, ERCE100, ERCE101, ERCE102, ERCE103, ERCE104, ERCE105, ERCE106, ERCE107, ERCE108, ERCE109, ERCE110, ERCE111, ERCE112, ERCE113, ERCE114, ERCE115, ERCE116, ERCE117, ERCE118, ERCE119, ERCE120, ERCE121, ERCE122, ERCE123, ERCE124, ERCE125, ERCE126, ERCE127, ERCE128, ERCE129, ERCE130, ERCE131, ERCE132, ERCE133, ERCE134, ERCE135, ERCE136, ERCE137, ERCE138, ERCE139, ERCE140, ERCE141, ERCE142, ERCE143, ERCE144, ERCE145, ERCE146, ERCE147, ERCE148, ERCE149, ERCE150, ERCE151, ERCE",SFSPF_9,"ERCE9, ERCE10, ERCE11, ERCE12, ERCE13, ERCE14, ERCE15, ERCE16, ERCE17, ERCE18, ERCE19, ERCE20, ERCE21, ERCE22, ERCE23, ERCE24, ERCE25, ERCE26, ERCE27, ERCE28, ERCE29, ERCE30, ERCE31, ERCE32, ERCE33, ERCE34, ERCE35, ERCE36, ERCE37, ERCE38, ERCE39, ERCE40, ERCE41, ERCE42, ERCE43, ERCE44, ERCE45, ERCE46, ERCE47, ERCE48, ERCE49, ERCE50, ERCE51, ERCE52, ERCE53, ERCE54, ERCE55, ERCE56, ERCE57, ERCE58, ERCE59, ERCE60, ERCE61, ERCE62, ERCE63, ERCE64, ERCE65, ERCE66, ERCE67, ERCE68, ERCE69, ERCE70, ERCE71, ERCE72, ERCE73, ERCE74, ERCE75, ERCE76, ERCE77, ERCE78, ERCE79, ERCE80, ERCE81, ERCE82, ERCE83, ERCE84, ERCE85, ERCE86, ERCE87, ERCE88, ERCE89, ERCE90, ERCE91, ERCE92, ERCE93, ERCE94, ERCE95, ERCE96, ERCE97, ERCE98, ERCE99, ERCE100, ERCE101, ERCE102, ERCE103, ERCE104, ERCE105, ERCE106, ERCE107, ERCE108, ERCE109, ERCE110, ERCE111, ERCE112, ERCE113, ERCE114, ERCE115, ERCE116, ERCE117, ERCE118, ERCE119, ERCE120, ERCE121, ERCE122, ERCE123, ERCE124, ERCE125, ERCE126, ERCE127, ERCE128, ERCE129, ERCE130, ERCE131, ERCE132, ERCE133, ERCE134, ERCE135, ERCE136, ERCE137, ERCE138, ERCE139, ERCE140, ERCE141, ERCE142, ERCE143, ERCE144, ERCE145, ERCE146, ERCE147, ERCE148, ERCE149, ERCE150, ERCE151, ERCE",0.15581587,0.15581587,0.4896856,0.4896856
lpc18xx,What is the bit_offset of SYNCH field from CTIN_6_IN register from GIMA peripheral for LPC18xx microcontroller?,2,0x10,20,0x10,20,0.30776903,0.30776903,0.541844,0.541844
lpc18xx,What is the bit_offset of I0 field from PAL[211] register from LCD peripheral for LPC18xx microcontroller?,15,211,211,211,211,0.45635808,0.45635808,0.45635808,0.45635808
lpc18xx,What is the description of EZI field from SFSP1_18 register from SCU peripheral for LPC18xx microcontroller?,Input buffer enable. The input buffer is disabled by default at reset and must be enabled for receiving.,EZI input to core 0x00,EZI pin input to core 0x00,EZI input to core 0x00,EZI pin input to core 0x00,0.26743346,0.26743346,0.28130746,0.28130746
lpc18xx,What is the description of SDIO_INTERRUPT field from MINTSTS register from SDMMC peripheral for LPC18xx microcontroller?,"Interrupt from SDIO card. SDIO interrupt for card enabled only if corresponding sdio_int_mask bit is set in Interrupt mask register (mask bit 1 enables interrupt; 0 masks interrupt).  0 - No SDIO interrupt from card  1 - SDIO interrupt from card  In MMC-Ver3.3-only mode, this bit is always 0.",SDIO interrupts in 1-bit and 4-bit modes.,SDIO Interrupt Control Switches,SDIO interrupts in 1-bit and 4-bit modes.,SDIO Interrupt Control Switches,0.6113762,0.6113762,0.5262234,0.5262234
lpc18xx,What is the bit_width of WAKEUP field from CLK_SDIO_STAT register from CCU2 peripheral for LPC18xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc18xx,What is the bit_width of MSK28_16 field from IF1_MSK2 register from C_CAN1 peripheral for LPC18xx microcontroller?,13,16,16,16,16,0.8041519,0.8041519,0.8041519,0.8041519
lpc18xx,What is the description of PIN2 register from GPIO_PORT peripheral for LPC18xx microcontroller?,Port pin register port m,PIN2 Register Description,PIN2 register access description,PIN2 Register Description,PIN2 register access description,0.54201865,0.54201865,0.51514626,0.51514626
lpc18xx,What is the bit_width of MPORTP8 field from MPIN0 register from GPIO_PORT peripheral for LPC18xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc18xx,What is the bit_width of B04_0 field from PAL[160] register from LCD peripheral for LPC18xx microcontroller?,5,4,1,4,1,0.804348,0.804348,0.6379259,0.6379259
lpc18xx,What is the bit_width of MASKP23 field from MASK5 register from GPIO_PORT peripheral for LPC18xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc18xx,What is the description of G14_0 field from PAL[219] register from LCD peripheral for LPC18xx microcontroller?,Green palette data.,"G14_0 Invert output enable. This bit selects the active polarity of the output enable signal in TFT mode. In this mode, the LCDENAB pin is used as an enable that indicates to the LCD panel when valid display data is available. In active display mode, data is driven onto the LCD data lines at the programmed edge of LCDDCLK when LCDENAB is in its active state. 0 = LCDENAB output pin is active HIGH in TFT mode. 1 = LCDENAB output pin is active LOW in TFT mode. 22:0 G14_0 Pixel data. This field is used to drive the LCD data lines with pixel data. 23:12 G14_0 Pixel data. This field is used to drive the LCD data lines with pixel data. 24:11 G14_0 Pixel data. This field is used to drive the LCD data lines with pixel data. 25:10 G14_0 Pixel data. This field is used to drive the LCD data lines with pixel data. 26:0 G14_0 Pixel data. This field is used to drive the LCD data lines with pixel data. 27:10 G14_0 Pixel data. This field is used to drive the LCD data lines with pixel data. 28:11 G14_0 Pixel data. This field is used to drive the LCD data lines with pixel data. 29:12 G14_0 Pixel data. This field is used to drive the LCD data lines with pixel data. 30:13 G14_0 Pixel data. This field is used to drive the LCD data lines with pixel data. 31:14 G14_0 Pixel data. This field is used to drive the LCD data lines with pixel data. 32:15 G14_0 Pixel data. This field is used to drive the LCD data lines with pixel data. 33:16 G14_0 Pixel data. This field is used to drive the LCD data lines with pixel data. 34:17 G14_0 Pixel data. This field is used to drive the LCD data lines with pixel data. 35:18 G14_0 Pixel data. This field is used to drive the LCD data lines with pixel data. 36:19 G14_0 Pixel data. This field is used to drive the LCD data lines with pixel data. 37:20 G14_0 Pixel data. This field is used to drive the LCD data lines with pixel data. 38:21 G14_0 Pixel data. This field is used to drive the LCD data lines with pixel data. 39:22 G14_0 Pixel data. This field is used to drive the LCD data lines with pixel data. 40:23 G14_0 Pixel data. This field is used to drive the LCD data lines with pixel data. 41:24 G14_0 Pixel data. This field is used to drive the LCD data lines with pixel data. 42:25 G14_0 Pixel data. This field is used to drive the LCD data lines with pixel data. 43:26 G14_0",G14_0 Palette Entry 0.,"G14_0 Invert output enable. This bit selects the active polarity of the output enable signal in TFT mode. In this mode, the LCDENAB pin is used as an enable that indicates to the LCD panel when valid display data is available. In active display mode, data is driven onto the LCD data lines at the programmed edge of LCDDCLK when LCDENAB is in its active state. 0 = LCDENAB output pin is active HIGH in TFT mode. 1 = LCDENAB output pin is active LOW in TFT mode. 22:0 G14_0 Pixel data. This field is used to drive the LCD data lines with pixel data. 23:12 G14_0 Pixel data. This field is used to drive the LCD data lines with pixel data. 24:11 G14_0 Pixel data. This field is used to drive the LCD data lines with pixel data. 25:10 G14_0 Pixel data. This field is used to drive the LCD data lines with pixel data. 26:0 G14_0 Pixel data. This field is used to drive the LCD data lines with pixel data. 27:10 G14_0 Pixel data. This field is used to drive the LCD data lines with pixel data. 28:11 G14_0 Pixel data. This field is used to drive the LCD data lines with pixel data. 29:12 G14_0 Pixel data. This field is used to drive the LCD data lines with pixel data. 30:13 G14_0 Pixel data. This field is used to drive the LCD data lines with pixel data. 31:14 G14_0 Pixel data. This field is used to drive the LCD data lines with pixel data. 32:15 G14_0 Pixel data. This field is used to drive the LCD data lines with pixel data. 33:16 G14_0 Pixel data. This field is used to drive the LCD data lines with pixel data. 34:17 G14_0 Pixel data. This field is used to drive the LCD data lines with pixel data. 35:18 G14_0 Pixel data. This field is used to drive the LCD data lines with pixel data. 36:19 G14_0 Pixel data. This field is used to drive the LCD data lines with pixel data. 37:20 G14_0 Pixel data. This field is used to drive the LCD data lines with pixel data. 38:21 G14_0 Pixel data. This field is used to drive the LCD data lines with pixel data. 39:22 G14_0 Pixel data. This field is used to drive the LCD data lines with pixel data. 40:23 G14_0 Pixel data. This field is used to drive the LCD data lines with pixel data. 41:24 G14_0 Pixel data. This field is used to drive the LCD data lines with pixel data. 42:25 G14_0 Pixel data. This field is used to drive the LCD data lines with pixel data. 43:26 G14_0",G14_0 Palette Entry 0.,0.22184356,0.22184356,0.47854313,0.47854313
lpc18xx,What is the description of ADR1 register from I2C1 peripheral for LPC18xx microcontroller?,"I2C Slave Address Register. Contains the 7-bit slave address for operation of the I2C interface in slave mode, and is not used in master mode. The least significant bit determines whether a slave responds to the General Call address.",0x400E 4000,Slave Address Register 1,0x400E 4000,Slave Address Register 1,0.086827844,0.086827844,0.617357,0.617357
lpc18xx,What is the description of I0 field from PAL[108] register from LCD peripheral for LPC18xx microcontroller?,"Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities.",0x0 The I0 bit selects the active polarity of the pixel clock for the cursor. 0 = Pixel clock is active HIGH. 1 = Pixel clock is active LOW.,0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0,0x0 The I0 bit selects the active polarity of the pixel clock for the cursor. 0 = Pixel clock is active HIGH. 1 = Pixel clock is active LOW.,0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0,0.38663846,0.38663846,0.23982346,0.23982346
lpc18xx,What is the size of CLK_M3_EMCDIV_CFG register from CCU1 peripheral for LPC18xx microcontroller?,32,0x04,0x04,0x04,0x04,0.33042502,0.33042502,0.33042502,0.33042502
lpc18xx,What is the description of POL_21 field from PORT_POL4 register from GPIO_GROUP_INT1 peripheral for LPC18xx microcontroller?,"Configure pin polarity of port m pins for group interrupt. Bit n corresponds to pin GPIOm[n] of port m. 0 = the pin is active LOW. If the level on this pin is LOW, the pin contributes to the group interrupt. 1 = the pin is active HIGH. If the level on this pin is HIGH, the pin contributes to the group interrupt.",GPIO_21 Pin Polarity Select for Group 1 Interrupt 1 Register.,"Polarity of Pin 21 of GPIO Port 4. 0 = Low Level Active, 1 = High Level Active.",GPIO_21 Pin Polarity Select for Group 1 Interrupt 1 Register.,"Polarity of Pin 21 of GPIO Port 4. 0 = Low Level Active, 1 = High Level Active.",0.72370476,0.72370476,0.5066222,0.5066222
lpc18xx,What is the description of POL_14 field from PORT_POL0 register from GPIO_GROUP_INT0 peripheral for LPC18xx microcontroller?,"Configure pin polarity of port m pins for group interrupt. Bit n corresponds to pin GPIOm[n] of port m. 0 = the pin is active LOW. If the level on this pin is LOW, the pin contributes to the group interrupt. 1 = the pin is active HIGH. If the level on this pin is HIGH, the pin contributes to the group interrupt.",GPIO Port 14 Polarity Select for Interrupt 1 Access Only.,"Polarity of Pin 14 of GPIO Port 0. 0 = Low Level Detect, 1 = High Level Detect.",GPIO Port 14 Polarity Select for Interrupt 1 Access Only.,"Polarity of Pin 14 of GPIO Port 0. 0 = Low Level Detect, 1 = High Level Detect.",0.6272734,0.6272734,0.49103448,0.49103448
lpc18xx,What is the bit_offset of B04_0 field from PAL[99] register from LCD peripheral for LPC18xx microcontroller?,10,24,0,24,0,0.5860137,0.5860137,0.5376147,0.5376147
lpc18xx,What is the bit_width of ENA_27 field from PORT_ENA4 register from GPIO_GROUP_INT1 peripheral for LPC18xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc18xx,What is the description of PROTSEL field from SCICTRL register from USART2 peripheral for LPC18xx microcontroller?,Protocol selection as defined in the ISO7816-3 standard.,T=0/T=1,Protocol Select,T=0/T=1,Protocol Select,-0.053192653,-0.053192653,0.6848124,0.6848124
lpc18xx,What is the bit_offset of ZIF field from SFSPE_4 register from SCU peripheral for LPC18xx microcontroller?,7,28,28,28,28,0.6345928,0.6345928,0.6345928,0.6345928
lpc18xx,What is the bit_width of G04_0 field from PAL[241] register from LCD peripheral for LPC18xx microcontroller?,5,1,1,1,1,0.6379259,0.6379259,0.6379259,0.6379259
lpc18xx,What is the bit_width of MODE field from SFSPC_13 register from SCU peripheral for LPC18xx microcontroller?,3,3,2,3,2,1.0000001,1.0000001,0.86652684,0.86652684
lpc18xx,What is the bit_width of ENA_16 field from PORT_ENA3 register from GPIO_GROUP_INT0 peripheral for LPC18xx microcontroller?,1,1,16,1,16,1.0,1.0,0.4854614,0.4854614
lpc18xx,What is the description of ENA_4 field from PORT_ENA4 register from GPIO_GROUP_INT1 peripheral for LPC18xx microcontroller?,Enable port m pin for group interrupt. Bit n corresponds to pin GPIOm[n] of port m. 0 = the port m pin is disabled and does not contribute to the grouped interrupt. 1 = the port m pin is enabled and contributes to the grouped interrupt.,ENA4 Pin 4 Enable.,ENA4 Pin Enable Register 4,ENA4 Pin 4 Enable.,ENA4 Pin Enable Register 4,0.31406707,0.31406707,0.32307196,0.32307196
lpc18xx,What is the description of SEC field from ERLASTSTAMP0 register from RTC peripheral for LPC18xx microcontroller?,Seconds value in the range of 0 to 59.,0x4005 3104) bit description . . . . 210,0x4005 3104) bit description . . . . 210,0x4005 3104) bit description . . . . 210,0x4005 3104) bit description . . . . 210,0.27039206,0.27039206,0.27039206,0.27039206
lpc18xx,What is the bit_offset of DMAMUXPER5 field from DMAMUX register from CREG peripheral for LPC18xx microcontroller?,10,0x1040,20,0x1040,20,0.46296853,0.46296853,0.67962354,0.67962354
lpc18xx,What is the description of MASKP17 field from MASK0 register from GPIO_PORT peripheral for LPC18xx microcontroller?,"Controls which bits corresponding to GPIOm[n] are active in the  PIN register (bit 0 = GPIOm[0], bit 1 = GPIOm[1], ..., bit 31 = GPIOm[31]). 0 = Read MPORT: pin state; write MPORT: load output bit. 1 = Read MPORT: 0; write MPORT: output bit not affected.",MASKP17,MASKP17 Masked I/O Pin 17 Access,MASKP17,MASKP17 Masked I/O Pin 17 Access,0.11794725,0.11794725,0.30785984,0.30785984
lpc18xx,What is the bit_width of MPORTP3 field from MPIN6 register from GPIO_PORT peripheral for LPC18xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc18xx,What is the bit_width of SETP24 field from SET5 register from GPIO_PORT peripheral for LPC18xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc18xx,What is the bit_offset of G14_0 field from PAL[120] register from LCD peripheral for LPC18xx microcontroller?,21,120,120,120,120,0.42823833,0.42823833,0.42823833,0.42823833
lpc18xx,What is the bit_offset of CRSR_IMG field from CRSR_IMG[159] register from LCD peripheral for LPC18xx microcontroller?,0,159,159,159,159,0.3264779,0.3264779,0.3264779,0.3264779
lpc18xx,What is the description of CAP_L field from CAP0 register from SCT peripheral for LPC18xx microcontroller?,"When UNIFY = 0, read the 16-bit counter value at which this register was last captured. When UNIFY = 1, read the lower 16 bits of the 32-bit value at which this register was last captured.",CAP_L,CAP_L,CAP_L,CAP_L,0.17476948,0.17476948,0.17476948,0.17476948
lpc18xx,What is the bit_offset of MR0INT field from IR register from TIMER2 peripheral for LPC18xx microcontroller?,0,0,2,0,2,1.0000001,1.0000001,0.529222,0.529222
lpc18xx,What is the description of CRSR_IMG field from CRSR_IMG[126] register from LCD peripheral for LPC18xx microcontroller?,Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor or 4 32x32 cursors.,"Cursor Image registers (CRSR_IMG, address 0x4000 8800 (CRSR_IMG0) to 0x4000 8BFC (CRSR_IMG255)) bit description . . . . . . . . . .817 Table 608. Cursor Image registers (CRSR_IMG, address 0x4000 8800 (CRSR_IMG0) to 0x4000 8BFC (CRSR_IMG255)) bit description . . . . . . . . . .817 Table 617. Cursor Raw Interrupt Status register (CRSR_INTRAW, address 0x4000 8C28) bit description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .",Cursor Image register 126,"Cursor Image registers (CRSR_IMG, address 0x4000 8800 (CRSR_IMG0) to 0x4000 8BFC (CRSR_IMG255)) bit description . . . . . . . . . .817 Table 608. Cursor Image registers (CRSR_IMG, address 0x4000 8800 (CRSR_IMG0) to 0x4000 8BFC (CRSR_IMG255)) bit description . . . . . . . . . .817 Table 617. Cursor Raw Interrupt Status register (CRSR_INTRAW, address 0x4000 8C28) bit description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .",Cursor Image register 126,0.52962315,0.52962315,0.7153712,0.7153712
lpc18xx,What is the base address of ADC0 peripheral for LPC18xx microcontroller?,0x400e3000,43.7.0.0,0x400E 3000,43.7.0.0,0x400E 3000,0.18041816,0.18041816,0.93934995,0.93934995
lpc18xx,What is the bit_width of NOTP1 field from NOT2 register from GPIO_PORT peripheral for LPC18xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc18xx,What is the address_offset of FILTERPHA register from QEI peripheral for LPC18xx microcontroller?,0x3c,0x400e 2088,0x400e 2088,0x400e 2088,0x400e 2088,0.57120144,0.57120144,0.57120144,0.57120144
lpc18xx,What is the description of OUT12_CLR register from SCT peripheral for LPC18xx microcontroller?,SCT output 0 clear register,OUT12_CLR,OUT12_CLR,OUT12_CLR,OUT12_CLR,0.17929806,0.17929806,0.17929806,0.17929806
lpc18xx,What is the description of CLK_APB1_CAN1_CFG register from CCU1 peripheral for LPC18xx microcontroller?,CLK_APB1_CAN1 clock configuration register,CLK_APB1_CAN1 configuration register,CLK_APB1_CAN1 configuration register,CLK_APB1_CAN1 configuration register,CLK_APB1_CAN1 configuration register,0.8916867,0.8916867,0.8916867,0.8916867
lpc18xx,What is the bit_width of DIRP5 field from DIR4 register from GPIO_PORT peripheral for LPC18xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc18xx,What is the size of B[148] register from GPIO_PORT peripheral for LPC18xx microcontroller?,8,1,1,1,1,0.605199,0.605199,0.605199,0.605199
lpc18xx,What is the bit_offset of SETP27 field from SET3 register from GPIO_PORT peripheral for LPC18xx microcontroller?,27,27,27,27,27,1.0000001,1.0000001,1.0000001,1.0000001
lpc18xx,What is the description of DMAMUXPER2 field from DMAMUX register from CREG peripheral for LPC18xx microcontroller?,Select DMA to peripheral connection for DMA peripheral 2.,DMAMUXPER2,DMAMUXPER2,DMAMUXPER2,DMAMUXPER2,0.53804237,0.53804237,0.53804237,0.53804237
lpc18xx,What is the bit_offset of I0 field from PAL[154] register from LCD peripheral for LPC18xx microcontroller?,15,154,10,154,10,0.5419282,0.5419282,0.59165835,0.59165835
lpc18xx,What is the size of PAL[94] register from LCD peripheral for LPC18xx microcontroller?,None,16,16,16,16,0.4124743,0.4124743,0.4124743,0.4124743
lpc18xx,What is the bit_offset of CLR2 field from OUT9_CLR register from SCT peripheral for LPC18xx microcontroller?,2,28,20,28,20,0.55663043,0.55663043,0.541844,0.541844
lpc18xx,What is the bit_offset of CLRP026 field from CLR7 register from GPIO_PORT peripheral for LPC18xx microcontroller?,26,26,26,26,26,1.0,1.0,1.0,1.0
lpc18xx,What is the description of DATA_B field from IF2_CMDMSK_R register from C_CAN1 peripheral for LPC18xx microcontroller?,Access data bytes 4-7,DATA_B field from IF2_CMDMSK register from C_CAN1 peripheral.,Data bitfield masking for IF2_CMDMSK register.,DATA_B field from IF2_CMDMSK register from C_CAN1 peripheral.,Data bitfield masking for IF2_CMDMSK register.,0.4113891,0.4113891,0.38764834,0.38764834
lpc18xx,What is the description of ITC field from USBCMD_D register from USB0 peripheral for LPC18xx microcontroller?,Interrupt threshold control. The system software uses this field to set the maximum rate at which the host/device controller will issue interrupts. ITC contains the maximum interrupt interval measured in micro-frames. Valid values are shown below. All other values are reserved. 0x0 = Immediate (no threshold) 0x1 = 1 micro frame. 0x2 = 2 micro frames. 0x8 = 8 micro frames. 0x10 = 16 micro frames. 0x20 = 32 micro frames. 0x40 = 64 micro frames.,Reset USB Transceiver Without Accessing It.,ITC Interrupt Threshold Control,Reset USB Transceiver Without Accessing It.,ITC Interrupt Threshold Control,0.07175676,0.07175676,0.7959847,0.7959847
lpc18xx,What is the size of W[212] register from GPIO_PORT peripheral for LPC18xx microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
lpc18xx,What is the description of CRSR_IMG[8] register from LCD peripheral for LPC18xx microcontroller?,Cursor Image registers,24-bit color value for cursor image.,Cursor Image 0 register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,24-bit color value for cursor image.,Cursor Image 0 register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,0.61272585,0.61272585,0.5805347,0.5805347
lpc18xx,What is the bit_width of SRCPERIPHERAL field from C7CONFIG register from GPDMA peripheral for LPC18xx microcontroller?,5,10,16,10,16,0.719052,0.719052,0.5548755,0.5548755
lpc18xx,What is the size of CRSR_IMG[243] register from LCD peripheral for LPC18xx microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
lpc18xx,What is the description of I0 field from PAL[86] register from LCD peripheral for LPC18xx microcontroller?,"Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities.",Invert vertical synchronization. The IVS bit inverts the polarity of the LCDFP signal. 0 = LCDFP pin is active HIGH and inactive LOW.,Invert vertical synchronization. The IVS bit inverts the polarity of the LCDFP signal. 0 = LCDFP pin is active HIGH and inactive LOW.,Invert vertical synchronization. The IVS bit inverts the polarity of the LCDFP signal. 0 = LCDFP pin is active HIGH and inactive LOW.,Invert vertical synchronization. The IVS bit inverts the polarity of the LCDFP signal. 0 = LCDFP pin is active HIGH and inactive LOW.,0.31667602,0.31667602,0.31667602,0.31667602
lpc18xx,What is the description of MPORTP2 field from MPIN1 register from GPIO_PORT peripheral for LPC18xx microcontroller?,"Masked port register (bit 0 = GPIOm[0], bit 1 = GPIOm[1], ..., bit 31 = GPIOm[31]). 0 = Read: pin is LOW and/or the corresponding bit in the MASK register is 1; write: clear output bit if the corresponding bit in the MASK register is 0. 1 = Read: pin is HIGH and the corresponding bit in the MASK register is 0; write: set output bit if the corresponding bit in the MASK register is 0.",Port 2 Masked Output Pin Register Access,PORT2 Masked Pin Output Register 1,Port 2 Masked Output Pin Register Access,PORT2 Masked Pin Output Register 1,0.6858983,0.6858983,0.7020011,0.7020011
lpc18xx,What is the bit_width of PBYTE field from B[174] register from GPIO_PORT peripheral for LPC18xx microcontroller?,1,8,16,8,16,0.605199,0.605199,0.4854614,0.4854614
lpc18xx,What is the description of N_CC field from HCSPARAMS register from USB0 peripheral for LPC18xx microcontroller?,Number of Companion Controller. This field indicates the number of companion controllers associated with this USB2.0 host controller.,N_CC,Number of Companion Controllers. This field specifies,N_CC,Number of Companion Controllers. This field specifies,0.13062817,0.13062817,0.8098501,0.8098501
lpc18xx,What is the bit_width of RXI field from ENDPTCTRL1 register from USB1 peripheral for LPC18xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc18xx,What is the description of I0 field from PAL[145] register from LCD peripheral for LPC18xx microcontroller?,"Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities.",Invert vertical synchronization. The IVS bit inverts the polarity of the LCDFP signal. 0 = LCDFP pin is active HIGH and inactive LOW.,Invert vertical synchronization. The IVS bit inverts the polarity of the LCDFP signal. 0 = LCDFP pin is active HIGH and inactive LOW.,Invert vertical synchronization. The IVS bit inverts the polarity of the LCDFP signal. 0 = LCDFP pin is active HIGH and inactive LOW.,Invert vertical synchronization. The IVS bit inverts the polarity of the LCDFP signal. 0 = LCDFP pin is active HIGH and inactive LOW.,0.31667602,0.31667602,0.31667602,0.31667602
lpc18xx,What is the bit_offset of DOY field from ERFIRSTSTAMP2 register from RTC peripheral for LPC18xx microcontroller?,17,12,16,12,16,0.7351409,0.7351409,0.87299657,0.87299657
lpc18xx,What is the address_offset of REGFILE[37] register from REGFILE peripheral for LPC18xx microcontroller?,0x94,0x400F 4000,0x400F 4037,0x400F 4000,0x400F 4037,0.66565466,0.66565466,0.6022011,0.6022011
lpc18xx,What is the description of AUTO field from CLK_APB3_DAC_STAT register from CCU1 peripheral for LPC18xx microcontroller?,Auto (AHB disable mechanism) enable status 0 = Auto is disabled. 1 = Auto is enabled.,Automatic Clock Gating Enable,Automatic Clock Gating Enable for DAC peripheral.,Automatic Clock Gating Enable,Automatic Clock Gating Enable for DAC peripheral.,0.42977175,0.42977175,0.35627526,0.35627526
lpc18xx,What is the bit_width of I0 field from PAL[217] register from LCD peripheral for LPC18xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc18xx,What is the bit_offset of CRSR_IMG field from CRSR_IMG[243] register from LCD peripheral for LPC18xx microcontroller?,0,243,0x0,243,0x0,0.40742624,0.40742624,0.7222648,0.7222648
lpc18xx,What is the bit_offset of ETCE2 field from ENDPTCOMPLETE register from USB1 peripheral for LPC18xx microcontroller?,18,22,18,22,18,0.7479584,0.7479584,1.0,1.0
lpc18xx,What is the bit_width of SETP9 field from SET5 register from GPIO_PORT peripheral for LPC18xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc18xx,What is the bit_width of ICMP1 field from INXCMP1 register from QEI peripheral for LPC18xx microcontroller?,32,16,16,16,16,0.69824684,0.69824684,0.69824684,0.69824684
lpc18xx,What is the description of CRSR_IMG[59] register from LCD peripheral for LPC18xx microcontroller?,Cursor Image registers,"Cursor Image register 59 (CRSR_IMG59, address 0x4000 889C) bit description. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .",Cursor Image register 59 (0x4000 889C) bit description. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,"Cursor Image register 59 (CRSR_IMG59, address 0x4000 889C) bit description. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .",Cursor Image register 59 (0x4000 889C) bit description. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,0.6459552,0.6459552,0.6817996,0.6817996
lpc18xx,What is the bit_offset of V_VREF field from GDR register from ADC1 peripheral for LPC18xx microcontroller?,6,23:16,23,23:16,23,0.19427139,0.19427139,0.55698246,0.55698246
lpc18xx,What is the bit_offset of ZIF field from SFSP8_7 register from SCU peripheral for LPC18xx microcontroller?,7,0x324,28,0x324,28,0.31176186,0.31176186,0.6345928,0.6345928
lpc18xx,What is the bit_width of I0 field from PAL[161] register from LCD peripheral for LPC18xx microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
lpc18xx,What is the bit_width of M0 field from CONFIG register from GPDMA peripheral for LPC18xx microcontroller?,1,32,1,32,1,0.49268645,0.49268645,1.0,1.0
lpc18xx,What is the size of PORT_ENA0 register from GPIO_GROUP_INT1 peripheral for LPC18xx microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
lpc18xx,What is the description of DMAMODE field from FCR register from UART1 peripheral for LPC18xx microcontroller?,"DMA Mode Select. When the FIFO enable bit (bit 0 of this register) is set, this bit selects the DMA mode. See Section 39.6.6.1.","DMA Mode Select. When the FIFO enable bit (bit 0 of this register) is set, this 0 bit selects the DMA mode. See Section 39.6.6.1. 5:4 - Reserved, user software should not write ones to reserved bits. The value read NA from a reserved bit is not defined. 31:8 - Reserved, user software should not write ones to reserved bits. NA","DMA Mode Select. When the FIFO enable bit (bit 0 of this register) is set, this 0 bit selects the DMA mode. See Section 39.6.6.1.","DMA Mode Select. When the FIFO enable bit (bit 0 of this register) is set, this 0 bit selects the DMA mode. See Section 39.6.6.1. 5:4 - Reserved, user software should not write ones to reserved bits. The value read NA from a reserved bit is not defined. 31:8 - Reserved, user software should not write ones to reserved bits. NA","DMA Mode Select. When the FIFO enable bit (bit 0 of this register) is set, this 0 bit selects the DMA mode. See Section 39.6.6.1.",0.84641004,0.84641004,0.9946426,0.9946426
lpc18xx,What is the bit_offset of B14_0 field from PAL[152] register from LCD peripheral for LPC18xx microcontroller?,26,152,14,152,14,0.3981397,0.3981397,0.7225256,0.7225256
lpc18xx,What is the bit_width of I0 field from PAL[140] register from LCD peripheral for LPC18xx microcontroller?,1,13,1,13,1,0.46641022,0.46641022,1.0,1.0
lpc18xx,What is the bit_offset of ENA_5 field from PORT_ENA0 register from GPIO_GROUP_INT1 peripheral for LPC18xx microcontroller?,5,5,5,5,5,1.0000001,1.0000001,1.0000001,1.0000001
lpc18xx,What is the address_offset of B[178] register from GPIO_PORT peripheral for LPC18xx microcontroller?,0xb2,0x00000002,0x8000,0x00000002,0x8000,0.7549752,0.7549752,0.59350204,0.59350204
lpc18xx,What is the bit_width of B14_0 field from PAL[46] register from LCD peripheral for LPC18xx microcontroller?,5,12,12,12,12,0.6980264,0.6980264,0.6980264,0.6980264
lpc18xx,What is the bit_width of CTRL field from IF2_CMDMSK_R register from C_CAN1 peripheral for LPC18xx microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
lpc18xx,What is the bit_offset of EZI field from SFSPD_5 register from SCU peripheral for LPC18xx microcontroller?,6,12,12,12,12,0.76992726,0.76992726,0.76992726,0.76992726
lpc18xx,What is the description of SET13 field from OUT10_SET register from SCT peripheral for LPC18xx microcontroller?,"A 1 in bit m selects event m to set output n (or clear it if SETCLRn = 0x1 or 0x2) event 0 = bit 0, event 1 = bit 1,..., event 15 = bit 15.",13 8 R7 H5 51 71 Q N; I/O GPI01[1] — General purpose digital input/output pin.,Set Output 13 Value,13 8 R7 H5 51 71 Q N; I/O GPI01[1] — General purpose digital input/output pin.,Set Output 13 Value,0.3120508,0.3120508,0.4077717,0.4077717
lpc18xx,What is the bit_offset of ZIF field from SFSPC_13 register from SCU peripheral for LPC18xx microcontroller?,7,13,12,13,12,0.65564257,0.65564257,0.7221885,0.7221885
lpc18xx,What is the description of REGVAL field from REGFILE[0] register from REGFILE peripheral for LPC18xx microcontroller?,General purpose storage.,0x400E 209C (C_CAN0) and 0x400A 409C (C_CAN1),0x4000 0000,0x400E 209C (C_CAN0) and 0x400A 409C (C_CAN1),0x4000 0000,0.14554867,0.14554867,0.2107391,0.2107391
lpc18xx,What is the bit_width of ETCE0 field from ENDPTCOMPLETE register from USB0 peripheral for LPC18xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc18xx,What is the bit_width of POL_30 field from PORT_POL6 register from GPIO_GROUP_INT1 peripheral for LPC18xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc18xx,List all the fields of REGFILE[54] register from REGFILE peripheral for LPC18xx microcontroller.,REGVAL,0x000,"0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,",0x000,"0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,",0.27133086,0.27133086,0.15308046,0.15308046
lpc18xx,What is the bit_width of ATIMER_CLREN field from CLR_EN register from EVENTROUTER peripheral for LPC18xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc18xx,What is the bit_width of ENA_22 field from PORT_ENA4 register from GPIO_GROUP_INT1 peripheral for LPC18xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc18xx,What is the description of OVERRUN field from DR[6] register from ADC1 peripheral for LPC18xx microcontroller?,This bit is 1 in burst mode if the results of one or more conversions was (were) lost and overwritten before the conversion that produced the result in the V_VREF bits in this register.This bit is cleared by reading this register.,OVERRUN This bit is 1 in burst mode if the results of one or more conversions 0 was (were) lost and overwritten before the conversion that produced the result in the V_VREF bits in this register.This bit is cleared by reading this register.,OVERRUN This bit is 1 in burst mode if the results of one or more conversions 0 was (were) lost and overwritten before the conversion that produced the result in the V_VREF bits in this register.This bit is cleared by reading this register.,OVERRUN This bit is 1 in burst mode if the results of one or more conversions 0 was (were) lost and overwritten before the conversion that produced the result in the V_VREF bits in this register.This bit is cleared by reading this register.,OVERRUN This bit is 1 in burst mode if the results of one or more conversions 0 was (were) lost and overwritten before the conversion that produced the result in the V_VREF bits in this register.This bit is cleared by reading this register.,0.90514016,0.90514016,0.90514016,0.90514016
lpc18xx,What is the bit_width of ENABLEDCHANNELS1 field from ENBLDCHNS register from GPDMA peripheral for LPC18xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc18xx,What is the description of AUTO field from CLK_APB2_USART3_CFG register from CCU2 peripheral for LPC18xx microcontroller?,Auto (AHB disable mechanism) enable,Automatic Clock Gating Control,Smart Card Interface Control. Contains controls to configure various aspects of RS-485/EIA-485 modes.,Automatic Clock Gating Control,Smart Card Interface Control. Contains controls to configure various aspects of RS-485/EIA-485 modes.,0.23883402,0.23883402,0.28133014,0.28133014
lpc18xx,What is the bit_width of MODE field from SFSPE_2 register from SCU peripheral for LPC18xx microcontroller?,3,2,2,2,2,0.86652684,0.86652684,0.86652684,0.86652684
lpc18xx,What is the description of CRSR_IMG field from CRSR_IMG[101] register from LCD peripheral for LPC18xx microcontroller?,Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor or 4 32x32 cursors.,"Cursor Image registers (CRSR_IMG, address 0x4000 8800 (CRSR_IMG0) to 0x4000 8BFC (CRSR_IMG255)) bit description . . . . . . . . . .817 Table 608. Cursor Image registers (CRSR_IMG, address 0x4000 8800 (CRSR_IMG0) to 0x4000 8BFC (CRSR_IMG255)) bit description . . . . . . . . . .817 Table 617. Cursor Raw Interrupt Status register (CRSR_INTRAW, address 0x4000 8C28) bit description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .",Cursor Image register 1,"Cursor Image registers (CRSR_IMG, address 0x4000 8800 (CRSR_IMG0) to 0x4000 8BFC (CRSR_IMG255)) bit description . . . . . . . . . .817 Table 608. Cursor Image registers (CRSR_IMG, address 0x4000 8800 (CRSR_IMG0) to 0x4000 8BFC (CRSR_IMG255)) bit description . . . . . . . . . .817 Table 617. Cursor Raw Interrupt Status register (CRSR_INTRAW, address 0x4000 8C28) bit description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .",Cursor Image register 1,0.52962315,0.52962315,0.693045,0.693045
lpc18xx,What is the bit_offset of SET0 field from OUT9_SET register from SCT peripheral for LPC18xx microcontroller?,0,0x00000002,0,0x00000002,0,0.55011487,0.55011487,1.0000001,1.0000001
lpc18xx,What is the bit_width of UART3_RST field from RESET_CTRL1 register from RGU peripheral for LPC18xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc18xx,What is the description of POL_17 field from PORT_POL3 register from GPIO_GROUP_INT1 peripheral for LPC18xx microcontroller?,"Configure pin polarity of port m pins for group interrupt. Bit n corresponds to pin GPIOm[n] of port m. 0 = the pin is active LOW. If the level on this pin is LOW, the pin contributes to the group interrupt. 1 = the pin is active HIGH. If the level on this pin is HIGH, the pin contributes to the group interrupt.","Polarity of Pin 17 of Port 3. 0 = Low Level Detect, 1 = High Level Detect.","Polarity of Pin 17 of Port 3. 0 = Low Level Detect, 1 = High Level Detect.","Polarity of Pin 17 of Port 3. 0 = Low Level Detect, 1 = High Level Detect.","Polarity of Pin 17 of Port 3. 0 = Low Level Detect, 1 = High Level Detect.",0.4773511,0.4773511,0.4773511,0.4773511
lpc18xx,What is the size of B[189] register from GPIO_PORT peripheral for LPC18xx microcontroller?,8,1,1,1,1,0.605199,0.605199,0.605199,0.605199
lpc18xx,What is the description of PERIPHERAL_RESET field from RESET_EXT_STAT33 register from RGU peripheral for LPC18xx microcontroller?,Reset activated by PERIPHERAL_RST output. Write 0 to clear. 0 = Reset not activated  1 = Reset activated,Reset external status register 33 for,PERIPHERAL_RESET,Reset external status register 33 for,PERIPHERAL_RESET,0.45187414,0.45187414,0.7420469,0.7420469
lpc18xx,What is the bit_offset of B04_0 field from PAL[224] register from LCD peripheral for LPC18xx microcontroller?,10,224,"224:224 PAL[224] Pixel data. 23:0 PCD_LO Lower five bits of panel clock divisor. The ten-bit PCD field, comprising PCD_HI (bits 31:27 of this register) and PCD_LO, is used to derive the LCD panel clock frequency LCDDCLK from the input clock, LCDDCLK = LCDCLK/(PCD+2). For monochrome STN displays with a 4 or 8-bit interface, the panel clock is a factor of four and eight down from the actual individual pixel clock rate. For color STN displays, 22/3 pixels are output per LCDDCLK cycle, so the panel clock is 0.375 times the pixel rate. For TFT displays, the pixel clock divider can be bypassed by setting the BCD bit in this register. Note: data path latency forces some restrictions on the usable minimum values for the panel clock divider in STN modes: Single panel color mode, PCD = 1 (LCDDCLK = LCDCLK/3). Dual panel color mode, PCD = 4 (LCDDCLK = LCDCLK/6). Single panel monochrome 4-bit interface mode, PCD = 2(LCDDCLK = LCDCLK/4). Dual panel monochrome 4-bit interface mode and single panel monochrome 8-bit interface mode, PCD = 6(LCDDCLK = LCDCLK/8). Dual panel monochrome 8-bit interface mode, PCD = 14(LCDDCLK = LCDCLK/16). 5 CLKSEL Clock Select. This bit controls the selection of the source for LCDCLK. 0 = the clock source for the LCD block is CCLK. 1 = the clock source for the LCD block is LCDCLKIN (external clock input for the LVD). 10:6 ACB AC bias pin frequency. The AC bias pin frequency is only applicable to STN displays. These require the pixel voltage polarity to periodically reverse to prevent damage caused by DC charge accumulation. Program this field with the required value minus one to apply the number of line clocks between each toggle of the AC bias pin, LCDENAB. This field has no effect if the LCD is operating in TFT mode, when the LCDENAB pin is used as a data enable signal. 11:7 IVS Invert vertical synchronization. The IVS bit inverts the polarity of the LCDFP signal. 0 = LCDFP pin is active HIGH and inactive LOW. 12:2 ACB AC bias pin frequency. The AC bias pin frequency is only applicable to STN displays. These require the pixel voltage polarity to periodically reverse to prevent damage caused by DC charge accumulation. Program this field with the required value minus one to apply the number of line clocks between each toggle of the AC bias pin, LCDENAB. This field has no effect if the LCD is operating in TFT mode, when the LCDENAB pin is used as a data enable signal. 13:3 PCD_HI Upper five bits of panel clock divisor. The ten-bit PCD field, comprising PCD_HI (bits 31:27 of this register) and PCD",224,"224:224 PAL[224] Pixel data. 23:0 PCD_LO Lower five bits of panel clock divisor. The ten-bit PCD field, comprising PCD_HI (bits 31:27 of this register) and PCD_LO, is used to derive the LCD panel clock frequency LCDDCLK from the input clock, LCDDCLK = LCDCLK/(PCD+2). For monochrome STN displays with a 4 or 8-bit interface, the panel clock is a factor of four and eight down from the actual individual pixel clock rate. For color STN displays, 22/3 pixels are output per LCDDCLK cycle, so the panel clock is 0.375 times the pixel rate. For TFT displays, the pixel clock divider can be bypassed by setting the BCD bit in this register. Note: data path latency forces some restrictions on the usable minimum values for the panel clock divider in STN modes: Single panel color mode, PCD = 1 (LCDDCLK = LCDCLK/3). Dual panel color mode, PCD = 4 (LCDDCLK = LCDCLK/6). Single panel monochrome 4-bit interface mode, PCD = 2(LCDDCLK = LCDCLK/4). Dual panel monochrome 4-bit interface mode and single panel monochrome 8-bit interface mode, PCD = 6(LCDDCLK = LCDCLK/8). Dual panel monochrome 8-bit interface mode, PCD = 14(LCDDCLK = LCDCLK/16). 5 CLKSEL Clock Select. This bit controls the selection of the source for LCDCLK. 0 = the clock source for the LCD block is CCLK. 1 = the clock source for the LCD block is LCDCLKIN (external clock input for the LVD). 10:6 ACB AC bias pin frequency. The AC bias pin frequency is only applicable to STN displays. These require the pixel voltage polarity to periodically reverse to prevent damage caused by DC charge accumulation. Program this field with the required value minus one to apply the number of line clocks between each toggle of the AC bias pin, LCDENAB. This field has no effect if the LCD is operating in TFT mode, when the LCDENAB pin is used as a data enable signal. 11:7 IVS Invert vertical synchronization. The IVS bit inverts the polarity of the LCDFP signal. 0 = LCDFP pin is active HIGH and inactive LOW. 12:2 ACB AC bias pin frequency. The AC bias pin frequency is only applicable to STN displays. These require the pixel voltage polarity to periodically reverse to prevent damage caused by DC charge accumulation. Program this field with the required value minus one to apply the number of line clocks between each toggle of the AC bias pin, LCDENAB. This field has no effect if the LCD is operating in TFT mode, when the LCDENAB pin is used as a data enable signal. 13:3 PCD_HI Upper five bits of panel clock divisor. The ten-bit PCD field, comprising PCD_HI (bits 31:27 of this register) and PCD",0.31448442,0.31448442,0.13860779,0.13860779
lpc18xx,What is the description of CREG peripheral for LPC18xx microcontroller?,Configuration Registers (CREG),LPC18xx Configuration Registers (CREG),LPC18xx Configuration Registers (CREG),LPC18xx Configuration Registers (CREG),LPC18xx Configuration Registers (CREG),0.8198661,0.8198661,0.8198661,0.8198661
lpc18xx,What is the address_offset of CCR register from RTC peripheral for LPC18xx microcontroller?,0x8,0x4004 6008,0x4004 6008,0x4004 6008,0x4004 6008,0.67569125,0.67569125,0.67569125,0.67569125
lpc18xx,What is the description of NEWDAT field from IF1_CMDMSK_R register from C_CAN0 peripheral for LPC18xx microcontroller?,Access new data bit,"New data 1 register (ND1, address 0x400E 2120 (C_CAN0) and 0x400A 4120 (C_CAN1)) bit description. . . . . . . . . . . . . . . 1191",New Data,"New data 1 register (ND1, address 0x400E 2120 (C_CAN0) and 0x400A 4120 (C_CAN1)) bit description. . . . . . . . . . . . . . . 1191",New Data,0.57432675,0.57432675,0.570935,0.570935
lpc18xx,What is the bit_width of SR field from DYNAMICCONTROL register from EMC peripheral for LPC18xx microcontroller?,1,32,16,32,16,0.49268645,0.49268645,0.4854614,0.4854614
lpc18xx,What is the bit_width of POL_28 field from PORT_POL3 register from GPIO_GROUP_INT1 peripheral for LPC18xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc18xx,List all the fields of CRSR_IMG[227] register from LCD peripheral for LPC18xx microcontroller.,CRSR_IMG,"0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 17",-,"0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 17",-,0.14596704,0.14596704,0.20582783,0.20582783
lpc18xx,What is the bit_offset of V_VREF field from DR[3] register from ADC1 peripheral for LPC18xx microcontroller?,6,23,12,23,12,0.55698246,0.55698246,0.76992726,0.76992726
lpc18xx,What is the bit_width of POL_13 field from PORT_POL0 register from GPIO_GROUP_INT1 peripheral for LPC18xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc18xx,List all the fields of SFSP8_8 register from SCU peripheral for LPC18xx microcontroller.,"MODE, EPD, EPUN, EHS, EZI, ZIF","PINSEL, SLEWCTRL, DRIVESTRENGTH, INPUTEN, INPUTFILTER, LOCK, WRITELOCK, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY","ENAIO0, ENAIO1, ENAIO2, ENAIO3, ENAIO4, ENAIO5, ENAIO6, ENAIO7, ENAIO8, ENAIO9, ENAIO10, ENAIO11, ENAIO12, ENAIO13, ENAIO14, ENAIO15, ENAIO16, ENAIO17, ENAIO18, ENAIO19, ENAIO20, ENAIO21, ENAIO22, ENAIO23, ENAIO24, ENAIO25, ENAIO26, ENAIO27, ENAIO28, ENAIO29, ENAIO30, ENAIO31, ENAIO32, ENAIO33, ENAIO34, ENAIO35, ENAIO36, ENAIO37, ENAIO38, ENAIO39, ENAIO40, ENAIO41, ENAIO42, ENAIO43, ENAIO44, ENAIO45, ENAIO46, ENAIO47, ENAIO48, ENAIO49, ENAIO50, ENAIO51, ENAIO52, ENAIO53, ENAIO54, ENAIO55, ENAIO56, ENAIO57, ENAIO58, ENAIO59, ENAIO60, ENAIO61, ENAIO62, ENAIO63, ENAIO64, ENAIO65, ENAIO66, ENAIO67, ENAIO68, ENAIO69, ENAIO70, ENAIO71, ENAIO72, ENAIO73, ENAIO74, ENAIO75, ENAIO76, ENAIO77, ENAIO78, ENAIO79, ENAIO80, ENAIO81, ENAIO82, ENAIO83, ENAIO84, ENAIO85, ENAIO86, ENAIO87, ENAIO88, ENAIO89, ENAIO90, ENAIO91, ENAIO92, ENAIO93, ENAIO94, ENAIO95, ENAIO96, ENAIO97, ENAIO98, ENAIO99, ENAIO100, ENAIO101, ENAIO102, ENAIO103, ENAIO104, ENAIO105, ENAIO106, ENAIO107, ENAIO108, ENAIO109, ENAIO110, ENAIO111, ENAIO112, ENAIO113, ENAIO114, ENAIO115, ENAIO116, ENAIO117, ENAIO118, ENAIO119, ENAIO120, ENAIO121, ENAIO122, ENAIO123, ENAIO124, ENAIO","PINSEL, SLEWCTRL, DRIVESTRENGTH, INPUTEN, INPUTFILTER, LOCK, WRITELOCK, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY, WRITELOCKKEY","ENAIO0, ENAIO1, ENAIO2, ENAIO3, ENAIO4, ENAIO5, ENAIO6, ENAIO7, ENAIO8, ENAIO9, ENAIO10, ENAIO11, ENAIO12, ENAIO13, ENAIO14, ENAIO15, ENAIO16, ENAIO17, ENAIO18, ENAIO19, ENAIO20, ENAIO21, ENAIO22, ENAIO23, ENAIO24, ENAIO25, ENAIO26, ENAIO27, ENAIO28, ENAIO29, ENAIO30, ENAIO31, ENAIO32, ENAIO33, ENAIO34, ENAIO35, ENAIO36, ENAIO37, ENAIO38, ENAIO39, ENAIO40, ENAIO41, ENAIO42, ENAIO43, ENAIO44, ENAIO45, ENAIO46, ENAIO47, ENAIO48, ENAIO49, ENAIO50, ENAIO51, ENAIO52, ENAIO53, ENAIO54, ENAIO55, ENAIO56, ENAIO57, ENAIO58, ENAIO59, ENAIO60, ENAIO61, ENAIO62, ENAIO63, ENAIO64, ENAIO65, ENAIO66, ENAIO67, ENAIO68, ENAIO69, ENAIO70, ENAIO71, ENAIO72, ENAIO73, ENAIO74, ENAIO75, ENAIO76, ENAIO77, ENAIO78, ENAIO79, ENAIO80, ENAIO81, ENAIO82, ENAIO83, ENAIO84, ENAIO85, ENAIO86, ENAIO87, ENAIO88, ENAIO89, ENAIO90, ENAIO91, ENAIO92, ENAIO93, ENAIO94, ENAIO95, ENAIO96, ENAIO97, ENAIO98, ENAIO99, ENAIO100, ENAIO101, ENAIO102, ENAIO103, ENAIO104, ENAIO105, ENAIO106, ENAIO107, ENAIO108, ENAIO109, ENAIO110, ENAIO111, ENAIO112, ENAIO113, ENAIO114, ENAIO115, ENAIO116, ENAIO117, ENAIO118, ENAIO119, ENAIO120, ENAIO121, ENAIO122, ENAIO123, ENAIO124, ENAIO",0.2129969,0.2129969,0.3455868,0.3455868
lpc18xx,List all the fields of CRSR_IMG[188] register from LCD peripheral for LPC18xx microcontroller.,CRSR_IMG,"CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_","CURSOR_IMG, CURSOR_PAL, CURSOR_XY, CURSOR_CLIP, CURSOR_EN, CURSOR_MODE, CURSOR_PAL_EN, CURSOR_PAL_MODE, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL","CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_DATA, CURSOR_","CURSOR_IMG, CURSOR_PAL, CURSOR_XY, CURSOR_CLIP, CURSOR_EN, CURSOR_MODE, CURSOR_PAL_EN, CURSOR_PAL_MODE, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL_MODE_EN, CURSOR_PAL",0.10881456,0.10881456,0.22672437,0.22672437
lpc18xx,List all the fields of DR[5] register from ADC1 peripheral for LPC18xx microcontroller.,"V_VREF, OVERRUN, DONE",DR5,DR5,DR5,DR5,0.15296133,0.15296133,0.15296133,0.15296133
lpc18xx,What is the bit_width of DEV_17 field from DMAREQ1 register from SCT peripheral for LPC18xx microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
lpc18xx,What is the size of FCR register from UART1 peripheral for LPC18xx microcontroller?,32,1022,1020,1022,1020,0.47937542,0.47937542,0.3945918,0.3945918
lpc18xx,What is the bit_offset of STATEMSK23 field from EV0_STATE register from SCT peripheral for LPC18xx microcontroller?,23,23,24,23,24,1.0,1.0,0.81219137,0.81219137
lpc18xx,What is the description of CAP1RE field from CCR register from TIMER1 peripheral for LPC18xx microcontroller?,Capture on CAPn.1 rising edge,Capture 1 Event Mode Select,Capture 1 Enable.,Capture 1 Event Mode Select,Capture 1 Enable.,0.31418693,0.31418693,0.49491805,0.49491805
lpc18xx,What is the description of AUTO field from CLK_M3_USART2_STAT register from CCU1 peripheral for LPC18xx microcontroller?,Auto (AHB disable mechanism) enable status 0 = Auto is disabled. 1 = Auto is enabled.,AUTO,AUTOLIMIT_L,AUTO,AUTOLIMIT_L,0.36909539,0.36909539,0.31172675,0.31172675
lpc18xx,What is the bit_width of WAKEUP field from CLK_M3_TIMER1_CFG register from CCU1 peripheral for LPC18xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc18xx,What is the size of SFSPE_0 register from SCU peripheral for LPC18xx microcontroller?,None,32,0x4,32,0x4,0.43902802,0.43902802,0.37645102,0.37645102
lpc18xx,What is the bit_offset of EZI field from SFSPC_7 register from SCU peripheral for LPC18xx microcontroller?,6,12,2,12,2,0.76992726,0.76992726,0.6696948,0.6696948
lpc18xx,What is the description of STATEMSK13 field from EV5_STATE register from SCT peripheral for LPC18xx microcontroller?,"If bit m is one, event n (n= 0 to 15) happens in state m of the counter selected by the HEVENT bit (m = state number; state 0 = bit 0, state 1= bit 1,..., state 31 = bit 31).",State Mask 13,STATEMSK13 Mask for State 13.,State Mask 13,STATEMSK13 Mask for State 13.,0.19997403,0.19997403,0.24896865,0.24896865
lpc18xx,What is the description of MASKP4 field from MASK2 register from GPIO_PORT peripheral for LPC18xx microcontroller?,"Controls which bits corresponding to GPIOm[n] are active in the P0/1PIN register (bit 0 = GPIOm[0], bit 1 = GPIOm[1], ..., bit 31 = GPIOm[31]). 0 = Read MPORT: pin state; write MPORT: load output bit. 1 = Read MPORT: 0; write MPORT: output bit not affected.",MASKP4,MASKP4 Mask Pin 4 Register Access Bit Description,MASKP4,MASKP4 Mask Pin 4 Register Access Bit Description,0.09245413,0.09245413,0.4377948,0.4377948
lpc18xx,What is the bit_offset of ENA_10 field from PORT_ENA4 register from GPIO_GROUP_INT0 peripheral for LPC18xx microcontroller?,10,10,20,10,20,1.0,1.0,0.67962354,0.67962354
lpc18xx,What is the description of POL_2 field from PORT_POL7 register from GPIO_GROUP_INT0 peripheral for LPC18xx microcontroller?,"Configure pin polarity of port m pins for group interrupt. Bit n corresponds to pin GPIOm[n] of port m. 0 = the pin is active LOW. If the level on this pin is LOW, the pin contributes to the group interrupt. 1 = the pin is active HIGH. If the level on this pin is HIGH, the pin contributes to the group interrupt.","GPIO Port 7 Polarity Select for Interrupt 2. Selects the polarity of the second-lowest priority level for Port 7. 0 = Active-high, 1 = Active-low.', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x00",Polarity of Pin 2 of GPIO Port 7.,"GPIO Port 7 Polarity Select for Interrupt 2. Selects the polarity of the second-lowest priority level for Port 7. 0 = Active-high, 1 = Active-low.', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x004', '0x00",Polarity of Pin 2 of GPIO Port 7.,0.5782577,0.5782577,0.52557003,0.52557003
lpc18xx,What is the bit_width of ENA_20 field from PORT_ENA7 register from GPIO_GROUP_INT1 peripheral for LPC18xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc18xx,What is the bit_offset of CLRP031 field from CLR6 register from GPIO_PORT peripheral for LPC18xx microcontroller?,31,31,255,31,255,1.0,1.0,0.45624948,0.45624948
lpc18xx,What is the description of CRSR_IMG[221] register from LCD peripheral for LPC18xx microcontroller?,Cursor Image registers,Cursor Image register 221.,Cursor Image register 221.,Cursor Image register 221.,Cursor Image register 221.,0.8311449,0.8311449,0.8311449,0.8311449
lpc18xx,List all the fields of RESET_EXT_STAT25 register from RGU peripheral for LPC18xx microcontroller.,MASTER_RESET,"RST_EXT_STAT25, RST_EXT_STAT26, RST_EXT_STAT27, RST_EXT_STAT28, RST_EXT_STAT29, RST_EXT_STAT30, RST_EXT_STAT31, RST_EXT_STAT32, RST_EXT_STAT33, RST_EXT_STAT34, RST_EXT_STAT35, RST_EXT_STAT36, RST_EXT_STAT37, RST_EXT_STAT38, RST_EXT_STAT39, RST_EXT_STAT40, RST_EXT_STAT41, RST_EXT_STAT42, RST_EXT_STAT43, RST_EXT_STAT44, RST_EXT_STAT45, RST_EXT_STAT46, RST_EXT_STAT47, RST_EXT_STAT48, RST_EXT_STAT49, RST_EXT_STAT50, RST_EXT_STAT51, RST_EXT_STAT52, RST_EXT_STAT53, RST_EXT_STAT54, RST_EXT_STAT55, RST_EXT_STAT56, RST_EXT_STAT57, RST_EXT_STAT58, RST_EXT_STAT59, RST_EXT_STAT60, RST_EXT_STAT61, RST_EXT_STAT62, RST_EXT_STAT63, RST_EXT_STAT64, RST_EXT_STAT65, RST_EXT_STAT66, RST_EXT_STAT67, RST_EXT_STAT68, RST_EXT_STAT69, RST_EXT_STAT70, RST_EXT_STAT71, RST_EXT_STAT72, RST_EXT_STAT73, RST_EXT_STAT74, RST_EXT_STAT75, RST_EXT_STAT76, RST_EXT_STAT77, RST_EXT_STAT78, RST_EXT_STAT79, RST_EXT_STAT80, RST_EXT_STAT81, RST_EXT_STAT82, RST_EXT_STAT83, RST_EXT_STAT84, RST_EXT_STAT85, RST_EXT_STAT86, RST_EXT_STAT87, RST_EXT_STAT88, RST_EXT_STAT89, RST_EXT_STAT90, RST_EXT_STAT91, RST_EXT_STAT92, RST_EXT_STAT93, RST_EXT_STAT94, RST_EXT_STAT95, RST_EXT_STAT96, RST_EXT_STAT97, RST_EXT_STAT98, RST_EXT_STAT99, RST_EXT_STAT100, RST_EXT_STAT101, RST_EXT_STAT102, RST_EXT_STAT103, RST_EXT_STAT104, RST_EXT_STAT105, RST_EXT_STAT106, RST_EXT_STAT107, RST_EXT_STAT108, RST_","ERCE25, ERCE26, ERCE27, ERCE28, ERCE29, ERCE30, ERCE31, ERCE32, ERCE33, ERCE34, ERCE35, ERCE36, ERCE37, ERCE38, ERCE39, ERCE40, ERCE41, ERCE42, ERCE43, ERCE44, ERCE45, ERCE46, ERCE47, ERCE48, ERCE49, ERCE50, ERCE51, ERCE52, ERCE53, ERCE54, ERCE55, ERCE56, ERCE57, ERCE58, ERCE59, ERCE60, ERCE61, ERCE62, ERCE63, ERCE64, ERCE65, ERCE66, ERCE67, ERCE68, ERCE69, ERCE70, ERCE71, ERCE72, ERCE73, ERCE74, ERCE75, ERCE76, ERCE77, ERCE78, ERCE79, ERCE80, ERCE81, ERCE82, ERCE83, ERCE84, ERCE85, ERCE86, ERCE87, ERCE88, ERCE89, ERCE90, ERCE91, ERCE92, ERCE93, ERCE94, ERCE95, ERCE96, ERCE97, ERCE98, ERCE99, ERCE100, ERCE101, ERCE102, ERCE103, ERCE104, ERCE105, ERCE106, ERCE107, ERCE108, ERCE109, ERCE110, ERCE111, ERCE112, ERCE113, ERCE114, ERCE115, ERCE116, ERCE117, ERCE118, ERCE119, ERCE120, ERCE121, ERCE122, ERCE123, ERCE124, ERCE125, ERCE126, ERCE127, ERCE128, ERCE129, ERCE130, ERCE131, ERCE132, ERCE133, ERCE134, ERCE135, ERCE136, ERCE137, ERCE138, ERCE139, ERCE140, ERCE141, ERCE142, ERCE143, ERCE144, ERCE145, ERCE146, ERCE147, ERCE148, ERCE149, ERCE150, ERCE151, ERCE152, ERCE153, ERCE154, ERCE155, ERCE156, ERCE157, ERCE158, ERCE159, ERCE160, ERCE161, ERCE162, ERCE163, ERCE164, ERCE1","RST_EXT_STAT25, RST_EXT_STAT26, RST_EXT_STAT27, RST_EXT_STAT28, RST_EXT_STAT29, RST_EXT_STAT30, RST_EXT_STAT31, RST_EXT_STAT32, RST_EXT_STAT33, RST_EXT_STAT34, RST_EXT_STAT35, RST_EXT_STAT36, RST_EXT_STAT37, RST_EXT_STAT38, RST_EXT_STAT39, RST_EXT_STAT40, RST_EXT_STAT41, RST_EXT_STAT42, RST_EXT_STAT43, RST_EXT_STAT44, RST_EXT_STAT45, RST_EXT_STAT46, RST_EXT_STAT47, RST_EXT_STAT48, RST_EXT_STAT49, RST_EXT_STAT50, RST_EXT_STAT51, RST_EXT_STAT52, RST_EXT_STAT53, RST_EXT_STAT54, RST_EXT_STAT55, RST_EXT_STAT56, RST_EXT_STAT57, RST_EXT_STAT58, RST_EXT_STAT59, RST_EXT_STAT60, RST_EXT_STAT61, RST_EXT_STAT62, RST_EXT_STAT63, RST_EXT_STAT64, RST_EXT_STAT65, RST_EXT_STAT66, RST_EXT_STAT67, RST_EXT_STAT68, RST_EXT_STAT69, RST_EXT_STAT70, RST_EXT_STAT71, RST_EXT_STAT72, RST_EXT_STAT73, RST_EXT_STAT74, RST_EXT_STAT75, RST_EXT_STAT76, RST_EXT_STAT77, RST_EXT_STAT78, RST_EXT_STAT79, RST_EXT_STAT80, RST_EXT_STAT81, RST_EXT_STAT82, RST_EXT_STAT83, RST_EXT_STAT84, RST_EXT_STAT85, RST_EXT_STAT86, RST_EXT_STAT87, RST_EXT_STAT88, RST_EXT_STAT89, RST_EXT_STAT90, RST_EXT_STAT91, RST_EXT_STAT92, RST_EXT_STAT93, RST_EXT_STAT94, RST_EXT_STAT95, RST_EXT_STAT96, RST_EXT_STAT97, RST_EXT_STAT98, RST_EXT_STAT99, RST_EXT_STAT100, RST_EXT_STAT101, RST_EXT_STAT102, RST_EXT_STAT103, RST_EXT_STAT104, RST_EXT_STAT105, RST_EXT_STAT106, RST_EXT_STAT107, RST_EXT_STAT108, RST_","ERCE25, ERCE26, ERCE27, ERCE28, ERCE29, ERCE30, ERCE31, ERCE32, ERCE33, ERCE34, ERCE35, ERCE36, ERCE37, ERCE38, ERCE39, ERCE40, ERCE41, ERCE42, ERCE43, ERCE44, ERCE45, ERCE46, ERCE47, ERCE48, ERCE49, ERCE50, ERCE51, ERCE52, ERCE53, ERCE54, ERCE55, ERCE56, ERCE57, ERCE58, ERCE59, ERCE60, ERCE61, ERCE62, ERCE63, ERCE64, ERCE65, ERCE66, ERCE67, ERCE68, ERCE69, ERCE70, ERCE71, ERCE72, ERCE73, ERCE74, ERCE75, ERCE76, ERCE77, ERCE78, ERCE79, ERCE80, ERCE81, ERCE82, ERCE83, ERCE84, ERCE85, ERCE86, ERCE87, ERCE88, ERCE89, ERCE90, ERCE91, ERCE92, ERCE93, ERCE94, ERCE95, ERCE96, ERCE97, ERCE98, ERCE99, ERCE100, ERCE101, ERCE102, ERCE103, ERCE104, ERCE105, ERCE106, ERCE107, ERCE108, ERCE109, ERCE110, ERCE111, ERCE112, ERCE113, ERCE114, ERCE115, ERCE116, ERCE117, ERCE118, ERCE119, ERCE120, ERCE121, ERCE122, ERCE123, ERCE124, ERCE125, ERCE126, ERCE127, ERCE128, ERCE129, ERCE130, ERCE131, ERCE132, ERCE133, ERCE134, ERCE135, ERCE136, ERCE137, ERCE138, ERCE139, ERCE140, ERCE141, ERCE142, ERCE143, ERCE144, ERCE145, ERCE146, ERCE147, ERCE148, ERCE149, ERCE150, ERCE151, ERCE152, ERCE153, ERCE154, ERCE155, ERCE156, ERCE157, ERCE158, ERCE159, ERCE160, ERCE161, ERCE162, ERCE163, ERCE164, ERCE1",0.13601056,0.13601056,0.116469316,0.116469316
lpc18xx,What is the description of ENA_7 field from PORT_ENA2 register from GPIO_GROUP_INT1 peripheral for LPC18xx microcontroller?,Enable port m pin for group interrupt. Bit n corresponds to pin GPIOm[n] of port m. 0 = the port m pin is disabled and does not contribute to the grouped interrupt. 1 = the port m pin is enabled and contributes to the grouped interrupt.,ENA7 Pin Enable/Disable.,ENA_7 bit field description.,ENA7 Pin Enable/Disable.,ENA_7 bit field description.,0.31077027,0.31077027,0.2849744,0.2849744
lpc18xx,What is the bit_offset of CRSR_IMG field from CRSR_IMG[179] register from LCD peripheral for LPC18xx microcontroller?,0,0x0,0x0,0x0,0x0,0.7222648,0.7222648,0.7222648,0.7222648
lpc18xx,What is the size of B[232] register from GPIO_PORT peripheral for LPC18xx microcontroller?,8,1,1,1,1,0.605199,0.605199,0.605199,0.605199
lpc18xx,What is the description of INV field from EVENTROUTER_13_IN register from GIMA peripheral for LPC18xx microcontroller?,Invert input,"Invert input. If bit 13 in the HILO register is 0, input is inverted. If bit 13 in the HILO register is 1, input is not inverted.","Invert input. If bit 13 in the HILO register is 0, input is inverted. If bit 13 in the HILO register is 1, input is not inverted.","Invert input. If bit 13 in the HILO register is 0, input is inverted. If bit 13 in the HILO register is 1, input is not inverted.","Invert input. If bit 13 in the HILO register is 0, input is inverted. If bit 13 in the HILO register is 1, input is not inverted.",0.61374736,0.61374736,0.61374736,0.61374736
lpc18xx,What is the bit_width of SET0 field from OUT7_SET register from SCT peripheral for LPC18xx microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
lpc18xx,What is the bit_offset of IOSEL field from EV5_CTRL register from SCT peripheral for LPC18xx microcontroller?,6,24,0,24,0,0.7281065,0.7281065,0.5109592,0.5109592
lpc18xx,What is the size of CR3 register from TIMER0 peripheral for LPC18xx microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
lpc18xx,What is the bit_offset of MR1I field from MCR register from TIMER2 peripheral for LPC18xx microcontroller?,3,12,16,12,16,0.65279293,0.65279293,0.54234654,0.54234654
lpc18xx,What is the description of MR2 register from TIMER2 peripheral for LPC18xx microcontroller?,"Match Register 0. MR0 can be enabled through the MCR to reset the TC, stop both the TC and PC, and/or generate an interrupt every time MR0 matches the TC.",MR2 register description,MR2 Register Description,MR2 register description,MR2 Register Description,0.446984,0.446984,0.446984,0.446984
lpc18xx,List all the fields of REGFILE[22] register from REGFILE peripheral for LPC18xx microcontroller.,REGVAL,"0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,","0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,","0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,","0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,",0.15308046,0.15308046,0.15308046,0.15308046
lpc18xx,What is the bit_width of DIRECTION field from EV13_CTRL register from SCT peripheral for LPC18xx microcontroller?,2,16,12,16,12,0.5123863,0.5123863,0.6423191,0.6423191
lpc18xx,What is the bit_offset of SET6 field from OUT13_SET register from SCT peripheral for LPC18xx microcontroller?,6,26,16,26,16,0.6453868,0.6453868,0.59995115,0.59995115
lpc18xx,What is the size of B[91] register from GPIO_PORT peripheral for LPC18xx microcontroller?,8,1,1,1,1,0.605199,0.605199,0.605199,0.605199
lpc18xx,What is the description of DIRP2 field from DIR5 register from GPIO_PORT peripheral for LPC18xx microcontroller?,"Selects pin direction for  GPIOm[n] pin (bit 0 = GPIOm[0], bit 1 = GPIOm[1], ..., bit 31 = GPIOm[31]). 0 = input. 1 = output.","DIRP2 Toggle output bit (bit 2 = GPIOn[2], bit 3 = GPIOn[3], bit 4 = GPIOn[4], bit 5 = GPIOn[5], bit 6 = GPIOn[6], bit 7 = GPIOn[7]): 0 = no operation. 1 = Toggle output bit.",DIRP2 Pin 2 Register Access,"DIRP2 Toggle output bit (bit 2 = GPIOn[2], bit 3 = GPIOn[3], bit 4 = GPIOn[4], bit 5 = GPIOn[5], bit 6 = GPIOn[6], bit 7 = GPIOn[7]): 0 = no operation. 1 = Toggle output bit.",DIRP2 Pin 2 Register Access,0.43639618,0.43639618,0.26889044,0.26889044
lpc18xx,What is the bit_width of EDGE field from CAP2_0_IN register from GIMA peripheral for LPC18xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc18xx,What is the bit_width of POL_7 field from PORT_POL6 register from GPIO_GROUP_INT0 peripheral for LPC18xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc18xx,What is the description of EHS field from SFSPF_6 register from SCU peripheral for LPC18xx microcontroller?,Select Slew rate.,EHS input buffer enable bit,ESD data output from core,EHS input buffer enable bit,ESD data output from core,0.10286333,0.10286333,0.11824923,0.11824923
lpc18xx,What is the description of EN32KHZ field from CREG0 register from CREG peripheral for LPC18xx microcontroller?,Enable 32 kHz output,Enable 32kHz output from CREG block.,Enable 32 kHz output from CREG0.,Enable 32kHz output from CREG block.,Enable 32 kHz output from CREG0.,0.63452184,0.63452184,0.7756863,0.7756863
lpc18xx,What is the bit_width of POL_17 field from PORT_POL3 register from GPIO_GROUP_INT1 peripheral for LPC18xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc18xx,What is the bit_width of CAPCON_L field from CAPCTRL9 register from SCT peripheral for LPC18xx microcontroller?,16,16,16,16,16,1.0,1.0,1.0,1.0
lpc18xx,List all the fields of PAL[93] register from LCD peripheral for LPC18xx microcontroller.,"R04_0, G04_0, B04_0, I0, R14_0, G14_0, B14_0, I1","0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,","0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 17","0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,","0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 17",0.42070135,0.42070135,0.335266,0.335266
lpc18xx,What is the description of DATA1 field from IF2_DA1 register from C_CAN0 peripheral for LPC18xx microcontroller?,Data byte 1,DATA1,"DATA1 of CAN message interface data A1 register (IF2_DA1, address 0x400E 209C (C_CAN0) and 0x400A 409C (C_CAN1)) bit description.",DATA1,"DATA1 of CAN message interface data A1 register (IF2_DA1, address 0x400E 209C (C_CAN0) and 0x400A 409C (C_CAN1)) bit description.",0.6321279,0.6321279,0.5120557,0.5120557
lpc18xx,What is the bit_offset of CRSRIM field from CRSR_INTMSK register from LCD peripheral for LPC18xx microcontroller?,0,16,2,16,2,0.3899445,0.3899445,0.529222,0.529222
lpc18xx,List all the fields of IE register from QEI peripheral for LPC18xx microcontroller.,"INX_Int, TIM_Int, VELC_Int, DIR_Int, ERR_Int, ENCLK_Int, POS0_Int, POS1_Int, POS2_Int, REV_Int, POS0REV_Int, POS1REV_Int, POS2REV_Int, REV1_Int, REV2_Int, MAXPOS_Int","QEI0, QEI1, QEI2, QEI3, QEI4, QEI5, QEI6, QEI7, QEI8, QEI9, QEI10, QEI11, QEI12, QEI13, QEI14, QEI15, QEI16, QEI17, QEI18, QEI19, QEI20, QEI21, QEI22, QEI23, QEI24, QEI25, QEI26, QEI27, QEI28, QEI29, QEI30, QEI31, QEI32, QEI33, QEI34, QEI35, QEI36, QEI37, QEI38, QEI39, QEI40, QEI41, QEI42, QEI43, QEI44, QEI45, QEI46, QEI47, QEI48, QEI49, QEI50, QEI51, QEI52, QEI53, QEI54, QEI55, QEI56, QEI57, QEI58, QEI59, QEI60, QEI61, QEI62, QEI63, QEI64, QEI65, QEI66, QEI67, QEI68, QEI69, QEI70, QEI71, QEI72, QEI73, QEI74, QEI75, QEI76, QEI77, QEI78, QEI79, QEI80, QEI81, QEI82, QEI83, QEI84, QEI85, QEI86, QEI87, QEI88, QEI89, QEI90, QEI91, QEI92, QEI93, QEI94, QEI95, QEI96, QEI97, QEI98, QEI99, QEI100, QEI101, QEI102, QEI103, QEI104, QEI105, QEI106, QEI107, QEI108, QEI109, QEI110, QEI111, QEI112, QEI113, QEI114, QEI115, QEI116, QEI117, QEI118, QEI119, QEI120, QEI121, QEI122, QEI123, QEI124, QEI","QEI0, QEI1, QEI2, QEI3, QEI4, QEI5, QEI6, QEI7, QEI8, QEI9, QEI10, QEI11, QEI12, QEI13, QEI14, QEI15, QEI16, QEI17, QEI18, QEI19, QEI20, QEI21, QEI22, QEI23, QEI24, QEI25, QEI26, QEI27, QEI28, QEI29, QEI30, QEI31, QEI32, QEI33, QEI34, QEI35, QEI36, QEI37, QEI38, QEI39, QEI40, QEI41, QEI42, QEI43, QEI44, QEI45, QEI46, QEI47, QEI48, QEI49, QEI50, QEI51, QEI52, QEI53, QEI54, QEI55, QEI56, QEI57, QEI58, QEI59, QEI60, QEI61, QEI62, QEI63, QEI64, QEI65, QEI66, QEI67, QEI68, QEI69, QEI70, QEI71, QEI72, QEI73, QEI74, QEI75, QEI76, QEI77, QEI78, QEI79, QEI80, QEI81, QEI82, QEI83, QEI84, QEI85, QEI86, QEI87, QEI88, QEI89, QEI90, QEI91, QEI92, QEI93, QEI94, QEI95, QEI96, QEI97, QEI98, QEI99, QEI100, QEI101, QEI102, QEI103, QEI104, QEI105, QEI106, QEI107, QEI108, QEI109, QEI110, QEI111, QEI112, QEI113, QEI114, QEI115, QEI116, QEI117, QEI118, QEI119, QEI120, QEI121, QEI122, QEI123, QEI124, QEI","QEI0, QEI1, QEI2, QEI3, QEI4, QEI5, QEI6, QEI7, QEI8, QEI9, QEI10, QEI11, QEI12, QEI13, QEI14, QEI15, QEI16, QEI17, QEI18, QEI19, QEI20, QEI21, QEI22, QEI23, QEI24, QEI25, QEI26, QEI27, QEI28, QEI29, QEI30, QEI31, QEI32, QEI33, QEI34, QEI35, QEI36, QEI37, QEI38, QEI39, QEI40, QEI41, QEI42, QEI43, QEI44, QEI45, QEI46, QEI47, QEI48, QEI49, QEI50, QEI51, QEI52, QEI53, QEI54, QEI55, QEI56, QEI57, QEI58, QEI59, QEI60, QEI61, QEI62, QEI63, QEI64, QEI65, QEI66, QEI67, QEI68, QEI69, QEI70, QEI71, QEI72, QEI73, QEI74, QEI75, QEI76, QEI77, QEI78, QEI79, QEI80, QEI81, QEI82, QEI83, QEI84, QEI85, QEI86, QEI87, QEI88, QEI89, QEI90, QEI91, QEI92, QEI93, QEI94, QEI95, QEI96, QEI97, QEI98, QEI99, QEI100, QEI101, QEI102, QEI103, QEI104, QEI105, QEI106, QEI107, QEI108, QEI109, QEI110, QEI111, QEI112, QEI113, QEI114, QEI115, QEI116, QEI117, QEI118, QEI119, QEI120, QEI121, QEI122, QEI123, QEI124, QEI","QEI0, QEI1, QEI2, QEI3, QEI4, QEI5, QEI6, QEI7, QEI8, QEI9, QEI10, QEI11, QEI12, QEI13, QEI14, QEI15, QEI16, QEI17, QEI18, QEI19, QEI20, QEI21, QEI22, QEI23, QEI24, QEI25, QEI26, QEI27, QEI28, QEI29, QEI30, QEI31, QEI32, QEI33, QEI34, QEI35, QEI36, QEI37, QEI38, QEI39, QEI40, QEI41, QEI42, QEI43, QEI44, QEI45, QEI46, QEI47, QEI48, QEI49, QEI50, QEI51, QEI52, QEI53, QEI54, QEI55, QEI56, QEI57, QEI58, QEI59, QEI60, QEI61, QEI62, QEI63, QEI64, QEI65, QEI66, QEI67, QEI68, QEI69, QEI70, QEI71, QEI72, QEI73, QEI74, QEI75, QEI76, QEI77, QEI78, QEI79, QEI80, QEI81, QEI82, QEI83, QEI84, QEI85, QEI86, QEI87, QEI88, QEI89, QEI90, QEI91, QEI92, QEI93, QEI94, QEI95, QEI96, QEI97, QEI98, QEI99, QEI100, QEI101, QEI102, QEI103, QEI104, QEI105, QEI106, QEI107, QEI108, QEI109, QEI110, QEI111, QEI112, QEI113, QEI114, QEI115, QEI116, QEI117, QEI118, QEI119, QEI120, QEI121, QEI122, QEI123, QEI124, QEI",0.22073749,0.22073749,0.22073749,0.22073749
lpc18xx,What is the bit_offset of ZIF field from SFSPD_1 register from SCU peripheral for LPC18xx microcontroller?,7,12,28,12,28,0.7221885,0.7221885,0.6345928,0.6345928
lpc18xx,What is the bit_width of SYNCH field from CTIN_0_IN register from GIMA peripheral for LPC18xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc18xx,What is the description of VELC_Int field from INTSTAT register from QEI peripheral for LPC18xx microcontroller?,Indicates that captured velocity is less than compare velocity.,Velocity capture interrupt status,Velocity Compare Interrupt Status,Velocity capture interrupt status,Velocity Compare Interrupt Status,0.44583347,0.44583347,0.5485903,0.5485903
lpc18xx,What is the bit_width of SSE field from CR1 register from SSP0 peripheral for LPC18xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc18xx,What is the bit_width of MODE field from SFSP6_4 register from SCU peripheral for LPC18xx microcontroller?,3,3,2,3,2,1.0000001,1.0000001,0.86652684,0.86652684
lpc18xx,What is the bit_offset of ENA_SCL field from MMCTRL register from I2C0 peripheral for LPC18xx microcontroller?,1,0x400E 001C (I2C0),2,0x400E 001C (I2C0),2,0.16126508,0.16126508,0.80541563,0.80541563
lpc18xx,What is the bit_width of CRSR_IMG field from CRSR_IMG[31] register from LCD peripheral for LPC18xx microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
lpc18xx,What is the bit_width of STATEMSK25 field from EV14_STATE register from SCT peripheral for LPC18xx microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
lpc18xx,What is the bit_width of CLK_SEL field from BASE_APB1_CLK register from CGU peripheral for LPC18xx microcontroller?,5,2,2,2,2,0.67584187,0.67584187,0.67584187,0.67584187
lpc18xx,What is the bit_offset of RED field from CRSR_PAL1 register from LCD peripheral for LPC18xx microcontroller?,0,20,0,20,0,0.5008252,0.5008252,1.0000001,1.0000001
lpc18xx,What is the description of PWORD field from W[205] register from GPIO_PORT peripheral for LPC18xx microcontroller?,Read 0: pin is LOW.  Write 0: clear output bit. Read 0xFFFF FFFF: pin is HIGH.  Write any value 0x0000 0001 to 0xFFFF FFFF: set output bit. Only 0 or 0xFFFF FFFF can be read. Writing any value other than 0 will set the output bit.,PORT_WORD0,PORT_WORD0,PORT_WORD0,PORT_WORD0,0.20155892,0.20155892,0.20155892,0.20155892
lpc18xx,What is the description of MPORTP15 field from MPIN1 register from GPIO_PORT peripheral for LPC18xx microcontroller?,"Masked port register (bit 0 = GPIOm[0], bit 1 = GPIOm[1], ..., bit 31 = GPIOm[31]). 0 = Read: pin is LOW and/or the corresponding bit in the MASK register is 1; write: clear output bit if the corresponding bit in the MASK register is 0. 1 = Read: pin is HIGH and the corresponding bit in the MASK register is 0; write: set output bit if the corresponding bit in the MASK register is 0.",PORT_POL15 Masked Port 15 Register,Port 15 Masked Output Pin Register,PORT_POL15 Masked Port 15 Register,Port 15 Masked Output Pin Register,0.5899397,0.5899397,0.67241347,0.67241347
lpc18xx,What is the bit_offset of G14_0 field from PAL[212] register from LCD peripheral for LPC18xx microcontroller?,21,120,0,120,0,0.42823833,0.42823833,0.3924784,0.3924784
lpc18xx,What is the bit_offset of ZIF field from SFSP4_0 register from SCU peripheral for LPC18xx microcontroller?,7,0,2,0,2,0.4887003,0.4887003,0.65366215,0.65366215
lpc18xx,What is the address_offset of CLK_APB3_BUS_STAT register from CCU1 peripheral for LPC18xx microcontroller?,0x104,0x404,0x404,0x404,0x404,0.83342195,0.83342195,0.83342195,0.83342195
lpc18xx,What is the description of SET1 field from OUT2_SET register from SCT peripheral for LPC18xx microcontroller?,"A 1 in bit m selects event m to set output n (or clear it if SETCLRn = 0x1 or 0x2) event 0 = bit 0, event 1 = bit 1,..., event 15 = bit 15.",Sets Output 2 Value,Sets Output 2 Value,Sets Output 2 Value,Sets Output 2 Value,0.39414462,0.39414462,0.39414462,0.39414462
lpc18xx,What is the bit_offset of MPORTP29 field from MPIN4 register from GPIO_PORT peripheral for LPC18xx microcontroller?,29,29,29,29,29,1.0,1.0,1.0,1.0
lpc18xx,What is the size of RESET_EXT_STAT25 register from RGU peripheral for LPC18xx microcontroller?,32,0x440,32,0x440,32,0.44936216,0.44936216,0.9999999,0.9999999
lpc18xx,What is the bit_offset of EPUN field from SFSPE_8 register from SCU peripheral for LPC18xx microcontroller?,4,10,20,10,20,0.6570035,0.6570035,0.5678148,0.5678148
lpc18xx,What is the bit_width of CRSR_IMG field from CRSR_IMG[223] register from LCD peripheral for LPC18xx microcontroller?,32,16,1,16,1,0.69824684,0.69824684,0.49268645,0.49268645
lpc18xx,What is the bit_offset of IDIV field from IDIVD_CTRL register from CGU peripheral for LPC18xx microcontroller?,2,29,24,29,24,0.4521106,0.4521106,0.60712874,0.60712874
lpc18xx,What is the bit_width of PORT11 field from PIN5 register from GPIO_PORT peripheral for LPC18xx microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
lpc18xx,What is the description of EZI field from SFSP7_4 register from SCU peripheral for LPC18xx microcontroller?,Input buffer enable. The input buffer is disabled by default at reset and must be enabled for receiving.,EZI input buffer enable bit,EZI input buffer enable bit,EZI input buffer enable bit,EZI input buffer enable bit,0.5039061,0.5039061,0.5039061,0.5039061
lpc18xx,What is the description of EPD field from SFSPC_4 register from SCU peripheral for LPC18xx microcontroller?,Enable pull-down resistor at pad.,0x00,0x00,0x00,0x00,0.044402644,0.044402644,0.044402644,0.044402644
lpc18xx,What is the bit_offset of DIRP2 field from DIR0 register from GPIO_PORT peripheral for LPC18xx microcontroller?,2,2,2,2,2,1.0000002,1.0000002,1.0000002,1.0000002
lpc18xx,What is the description of ABEOIE field from IER register from UART1 peripheral for LPC18xx microcontroller?,Enables the end of auto-baud interrupt.,Enable end of auto-baud Interrupt.,Enable end of auto-baud Interrupt.,Enable end of auto-baud Interrupt.,Enable end of auto-baud Interrupt.,0.8217445,0.8217445,0.8217445,0.8217445
lpc18xx,What is the bit_width of SET6 field from OUT14_SET register from SCT peripheral for LPC18xx microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
lpc18xx,What is the description of IEN9 field from EVEN register from SCT peripheral for LPC18xx microcontroller?,"The SCT requests interrupt when bit n of this register and the event flag register are both one (event 0 = bit 0, event 1 = bit 1,..., event 15 = bit 15).",I/O EMC_D9 — External memory data line 9.,I/O EMC_D9 — External memory data line 9.,I/O EMC_D9 — External memory data line 9.,I/O EMC_D9 — External memory data line 9.,0.16614997,0.16614997,0.16614997,0.16614997
lpc18xx,What is the description of WAKEUP field from CLK_M3_WWDT_STAT register from CCU1 peripheral for LPC18xx microcontroller?,Wake-up mechanism enable status 0 = Wake-up is disabled. 1 = Wake-up is enabled.,Wake-up request signal. Not active in power-down and deep power-down mode. Use for wake-up from sleep and deep-sleep mode.,Wake-up request signal. Not active in power-down and deep power-down mode. Use for wake-up from sleep and deep-sleep mode.,Wake-up request signal. Not active in power-down and deep power-down mode. Use for wake-up from sleep and deep-sleep mode.,Wake-up request signal. Not active in power-down and deep power-down mode. Use for wake-up from sleep and deep-sleep mode.,0.6615645,0.6615645,0.6615645,0.6615645
lpc18xx,What is the bit_width of CLRINTPND field from IF2_CMDMSK_W register from C_CAN0 peripheral for LPC18xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc18xx,What is the description of IMAT0_F_CLR field from INTF_CLR register from MCPWM peripheral for LPC18xx microcontroller?,"Writing a one clears the corresponding bit in INTEN, thus disabling the interrupt.",Interrupt flag for Match 0. Set by the CPU and cleared by the Message Handler.,Interrupt flag clear register for MAT0. Writing 1 to any bit in this register clears the corresponding bit in IF register.,Interrupt flag for Match 0. Set by the CPU and cleared by the Message Handler.,Interrupt flag clear register for MAT0. Writing 1 to any bit in this register clears the corresponding bit in IF register.,0.51008445,0.51008445,0.61550456,0.61550456
lpc18xx,What is the bit_width of B04_0 field from PAL[132] register from LCD peripheral for LPC18xx microcontroller?,5,10,1,10,1,0.719052,0.719052,0.6379259,0.6379259
lpc18xx,What is the bit_width of G04_0 field from PAL[108] register from LCD peripheral for LPC18xx microcontroller?,5,4,1,4,1,0.804348,0.804348,0.6379259,0.6379259
lpc18xx,What is the description of EPRNE1 field from ENDPTNAKEN register from USB0 peripheral for LPC18xx microcontroller?,"Rx endpoint NAK enable Each bit enables the corresponding RX NAK bit. If this bit is set and the corresponding RX endpoint NAK bit is set, the NAK interrupt bit is set. Bit 5 corresponds to endpoint 5. ... Bit 1 corresponds to endpoint 1. Bit 0 corresponds to endpoint 0.",Rx endpoint NAK enable,Rx endpoint NAK enable,Rx endpoint NAK enable,Rx endpoint NAK enable,0.64915097,0.64915097,0.64915097,0.64915097
lpc18xx,What is the bit_width of CLK_SEL field from BASE_UART0_CLK register from CGU peripheral for LPC18xx microcontroller?,5,28,2,28,2,0.5650222,0.5650222,0.67584187,0.67584187
lpc18xx,What is the bit_width of TC field from TC register from TIMER2 peripheral for LPC18xx microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
lpc18xx,What is the description of OUTSEL field from EV1_CTRL register from SCT peripheral for LPC18xx microcontroller?,Input/output select,0x4000 0304,0x4008 6004 (OUTSEL1),0x4000 0304,0x4008 6004 (OUTSEL1),0.08417327,0.08417327,0.12384692,0.12384692
lpc18xx,What is the bit_offset of ENRL2 field from IENR register from GPIO_PIN_INT peripheral for LPC18xx microcontroller?,2,24,20,24,20,0.60712874,0.60712874,0.541844,0.541844
lpc18xx,What is the bit_width of PSTAT1 field from IST register from GPIO_PIN_INT peripheral for LPC18xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc18xx,What is the address_offset of PAL[109] register from LCD peripheral for LPC18xx microcontroller?,0x3b4,0x4000 8040,0x40008040,0x4000 8040,0x40008040,0.56418175,0.56418175,0.6347755,0.6347755
lpc18xx,What is the bit_width of CAP1MCI0_FE field from CAPCON register from MCPWM peripheral for LPC18xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc18xx,What is the bit_offset of WAKEUP field from CLK_SPIFI_STAT register from CCU1 peripheral for LPC18xx microcontroller?,2,0x10,12,0x10,12,0.30776903,0.30776903,0.6423191,0.6423191
lpc18xx,What is the bit_width of ABEOINT field from IIR register from USART3 peripheral for LPC18xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc18xx,List all the fields of EV14_STATE register from SCT peripheral for LPC18xx microcontroller.,"STATEMSK0, STATEMSK1, STATEMSK2, STATEMSK3, STATEMSK4, STATEMSK5, STATEMSK6, STATEMSK7, STATEMSK8, STATEMSK9, STATEMSK10, STATEMSK11, STATEMSK12, STATEMSK13, STATEMSK14, STATEMSK15, STATEMSK16, STATEMSK17, STATEMSK18, STATEMSK19, STATEMSK20, STATEMSK21, STATEMSK22, STATEMSK23, STATEMSK24, STATEMSK25, STATEMSK26, STATEMSK27, STATEMSK28, STATEMSK29, STATEMSK30, STATEMSK31",0x00,"EV14_STATE, EV15_STATE, EV16_STATE, EV17_STATE, EV18_STATE, EV19_STATE, EV20_STATE, EV21_STATE, EV22_STATE, EV23_STATE, EV24_STATE, EV25_STATE, EV26_STATE, EV27_STATE, EV28_STATE, EV29_STATE, EV30_STATE, EV31_STATE, EV32_STATE, EV33_STATE, EV34_STATE, EV35_STATE, EV36_STATE, EV37_STATE, EV38_STATE, EV39_STATE, EV40_STATE, EV41_STATE, EV42_STATE, EV43_STATE, EV44_STATE, EV45_STATE, EV46_STATE, EV47_STATE, EV48_STATE, EV49_STATE, EV50_STATE, EV51_STATE, EV52_STATE, EV53_STATE, EV54_STATE, EV55_STATE, EV56_STATE, EV57_STATE, EV58_STATE, EV59_STATE, EV60_STATE, EV61_STATE, EV62_STATE, EV63_STATE, EV64_STATE, EV65_STATE, EV66_STATE, EV67_STATE, EV68_STATE, EV69_STATE, EV70_STATE, EV71_STATE, EV72_STATE, EV73_STATE, EV74_STATE, EV75_STATE, EV76_STATE, EV77_STATE, EV78_STATE, EV79_STATE, EV80_STATE, EV81_STATE, EV82_STATE, EV83_STATE, EV84_STATE, EV85_STATE, EV86_STATE, EV87_STATE, EV88_STATE, EV89_STATE, EV90_STATE, EV91_STATE, EV92_STATE, EV93_STATE, EV94_STATE, EV95_STATE, EV96_STATE, EV97_STATE, EV98_STATE, EV99_STATE, EV100_STATE, EV101_STATE, EV102_STATE, EV103_STATE, EV104_STATE, EV105_STATE, EV106_STATE, EV107_STATE, EV108_STATE, EV109_STATE, EV110_STATE, EV111_STATE, EV112_STATE, EV113_STATE, EV114_STATE, EV115_STATE, EV116_STATE, EV117_STATE, EV118_STATE, EV119_STATE, EV120_",0x00,"EV14_STATE, EV15_STATE, EV16_STATE, EV17_STATE, EV18_STATE, EV19_STATE, EV20_STATE, EV21_STATE, EV22_STATE, EV23_STATE, EV24_STATE, EV25_STATE, EV26_STATE, EV27_STATE, EV28_STATE, EV29_STATE, EV30_STATE, EV31_STATE, EV32_STATE, EV33_STATE, EV34_STATE, EV35_STATE, EV36_STATE, EV37_STATE, EV38_STATE, EV39_STATE, EV40_STATE, EV41_STATE, EV42_STATE, EV43_STATE, EV44_STATE, EV45_STATE, EV46_STATE, EV47_STATE, EV48_STATE, EV49_STATE, EV50_STATE, EV51_STATE, EV52_STATE, EV53_STATE, EV54_STATE, EV55_STATE, EV56_STATE, EV57_STATE, EV58_STATE, EV59_STATE, EV60_STATE, EV61_STATE, EV62_STATE, EV63_STATE, EV64_STATE, EV65_STATE, EV66_STATE, EV67_STATE, EV68_STATE, EV69_STATE, EV70_STATE, EV71_STATE, EV72_STATE, EV73_STATE, EV74_STATE, EV75_STATE, EV76_STATE, EV77_STATE, EV78_STATE, EV79_STATE, EV80_STATE, EV81_STATE, EV82_STATE, EV83_STATE, EV84_STATE, EV85_STATE, EV86_STATE, EV87_STATE, EV88_STATE, EV89_STATE, EV90_STATE, EV91_STATE, EV92_STATE, EV93_STATE, EV94_STATE, EV95_STATE, EV96_STATE, EV97_STATE, EV98_STATE, EV99_STATE, EV100_STATE, EV101_STATE, EV102_STATE, EV103_STATE, EV104_STATE, EV105_STATE, EV106_STATE, EV107_STATE, EV108_STATE, EV109_STATE, EV110_STATE, EV111_STATE, EV112_STATE, EV113_STATE, EV114_STATE, EV115_STATE, EV116_STATE, EV117_STATE, EV118_STATE, EV119_STATE, EV120_",0.21332952,0.21332952,0.66994303,0.66994303
lpc18xx,What is the description of INT register from C_CAN0 peripheral for LPC18xx microcontroller?,Interrupt register,"IFS, MIR, WRDS, CCE, TXHP, SUP, EW, SWR, RIE, TXF, RIE, RXF, ARBL, ID, DIR, DLC, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA",Interrupt register,"IFS, MIR, WRDS, CCE, TXHP, SUP, EW, SWR, RIE, TXF, RIE, RXF, ARBL, ID, DIR, DLC, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA_A, DATA_B, DATA",Interrupt register,0.1227401,0.1227401,1.0000001,1.0000001
lpc18xx,What is the description of ADC1_0 field from ENAIO1 register from SCU peripheral for LPC18xx microcontroller?,Select ADC1_0,ADC1_0 0 PC_0 ADC1_1 1 PF_9 ADC1_2 2 PF_6 ADC1_3 3 PF_5 ADC1_4 4 PF_11 ADC1_5 5 P7_7 ADC1_6 6 PF_7 ADC1_7 7,ADC1_0 0 PC_0 ADC1_1 1 PF_9 ADC1_2 2 PF_6 ADC1_3 3 PF_5 ADC1_4 4 PF_11 ADC1_5 5 P7_7 ADC1_6 6 PF_7 ADC1_7 7,ADC1_0 0 PC_0 ADC1_1 1 PF_9 ADC1_2 2 PF_6 ADC1_3 3 PF_5 ADC1_4 4 PF_11 ADC1_5 5 P7_7 ADC1_6 6 PF_7 ADC1_7 7,ADC1_0 0 PC_0 ADC1_1 1 PF_9 ADC1_2 2 PF_6 ADC1_3 3 PF_5 ADC1_4 4 PF_11 ADC1_5 5 P7_7 ADC1_6 6 PF_7 ADC1_7 7,0.5797552,0.5797552,0.5797552,0.5797552
lpc18xx,What is the bit_width of G14_0 field from PAL[48] register from LCD peripheral for LPC18xx microcontroller?,5,10,1,10,1,0.719052,0.719052,0.6379259,0.6379259
lpc18xx,What is the bit_offset of PORT30 field from PIN0 register from GPIO_PORT peripheral for LPC18xx microcontroller?,30,30,20,30,20,1.0,1.0,0.7067647,0.7067647
lpc18xx,What is the bit_width of INTPIN5 field from PINTSEL1 register from SCU peripheral for LPC18xx microcontroller?,5,16,1,16,1,0.5548755,0.5548755,0.6379259,0.6379259
lpc18xx,What is the bit_offset of ETBR1 field from ENDPTSTAT register from USB0 peripheral for LPC18xx microcontroller?,17,1,1,1,1,0.460397,0.460397,0.460397,0.460397
lpc18xx,What is the description of SETP8 field from SET7 register from GPIO_PORT peripheral for LPC18xx microcontroller?,Read or set output bits. 0 = Read: output bit: write: no operation. 1 = Read: output bit; write: set output bit.,Set port 8,Set port 8,Set port 8,Set port 8,0.22867961,0.22867961,0.22867961,0.22867961
lpc18xx,What is the bit_width of MPORTP0 field from MPIN3 register from GPIO_PORT peripheral for LPC18xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc18xx,What is the description of CRSR_IMG field from CRSR_IMG[24] register from LCD peripheral for LPC18xx microcontroller?,Cursor Image data. The 256 words of the cursor image registers define the appearance of either one 64x64 cursor or 4 32x32 cursors.,"Cursor Image registers (CRSR_IMG, address 0x4000 8800 (CRSR_IMG0) to 0x4000 8BFC (CRSR_IMG255)) bit description . . . . . . . . . .817 Table 608. Cursor Image registers (CRSR_IMG, address 0x4000 8800 (CRSR_IMG0) to 0x4000 8BFC (CRSR_IMG255)) bit description . . . . . . . . . .817 Table 617. Cursor Raw Interrupt Status register (CRSR_INTRAW, address 0x4000 8C28) bit description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .",Cursor Image register 24,"Cursor Image registers (CRSR_IMG, address 0x4000 8800 (CRSR_IMG0) to 0x4000 8BFC (CRSR_IMG255)) bit description . . . . . . . . . .817 Table 608. Cursor Image registers (CRSR_IMG, address 0x4000 8800 (CRSR_IMG0) to 0x4000 8BFC (CRSR_IMG255)) bit description . . . . . . . . . .817 Table 617. Cursor Raw Interrupt Status register (CRSR_INTRAW, address 0x4000 8C28) bit description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .",Cursor Image register 24,0.52962315,0.52962315,0.7119695,0.7119695
lpc18xx,What is the bit_width of Status field from STAT register from I2C0 peripheral for LPC18xx microcontroller?,5,8,8,8,8,0.7427665,0.7427665,0.7427665,0.7427665
lpc18xx,What is the bit_offset of CRSR_IMG field from CRSR_IMG[184] register from LCD peripheral for LPC18xx microcontroller?,0,0x0,0x0,0x0,0x0,0.7222648,0.7222648,0.7222648,0.7222648
lpc18xx,List all the fields of B[94] register from GPIO_PORT peripheral for LPC18xx microcontroller.,PBYTE,POL94,"DIR, MASK, PIN, MPIN, SET, CLR, WO, BOD, DRIVESTRENGTH, SLEWRATE, DRIVESTRENGTHVAL, SLEWRATEVAL, BODLEVEL, BODLEVELVAL, DRIVESTRENGTHVAL, SLEWRATEVAL, BODLEVELVAL, DRIVESTRENGTHVAL, SLEWRATEVAL, BODLEVELVAL, DRIVESTRENGTHVAL, SLEWRATEVAL, BODLEVELVAL, DRIVESTRENGTHVAL, SLEWRATEVAL, BODLEVELVAL, DRIVESTRENGTHVAL, SLEWRATEVAL, BODLEVELVAL, DRIVESTRENGTHVAL, SLEWRATEVAL, BODLEVELVAL, DRIVESTRENGTHVAL, SLEWRATEVAL, BODLEVELVAL, DRIVESTRENGTHVAL, SLEWRATEVAL, BODLEVELVAL, DRIVESTRENGTHVAL, SLEWRATEVAL, BODLEVELVAL, DRIVESTRENGTHVAL, SLEWRATEVAL, BODLEVELVAL, DRIVESTRENGTHVAL, SLEWRATEVAL, BODLEVELVAL, DRIVESTRENGTHVAL, SLEWRATEVAL, BODLEVELVAL, DRIVESTRENGTHVAL, SLEWRATEVAL, BODLEVELVAL, DRIVESTRENGTHVAL, SLEWRATEVAL, BODLEVELVAL, DRIVESTRENGTHVAL, SLEWRATEVAL, BODLEVELVAL, DRIVESTRENGTHVAL, SLEWRATEVAL, BODLEVELVAL, DRIVESTRENGTHVAL, SLEWRATEVAL, BODLEVELVAL, DRIVESTRENGTHVAL, SLEWRATEVAL, BODLEVELVAL, DRIVESTRENGTHVAL, SLEWRATEVAL, BODLEVELVAL, DRIVESTRENGTHVAL, SLEWRATEVAL, BODLEVELVAL, DRIVESTRENGTHVAL, SLEWRATEVAL, BODLEVELVAL, DRIVESTRENGTHVAL, SLEWRATEVAL, BODLEVELVAL, DRIVESTRENGTHVAL, SLEWRATEVAL, BODLEVELVAL, DRIVESTRENGTHVAL, SLEWRATEVAL, BODLEVELVAL, DRIVESTRENGTHVAL, SLEWRATEVAL, BODLEVELVAL, DRIVESTRENGTHVAL, SLEWRATEVAL, BODLEVELVAL, DRIVESTRENGTHVAL, SLEWRATEVAL, BODLEVELVAL, DRIVESTRENGTHVAL, SLEWRATEVAL, BODLEVELVAL, DRIVESTRENGTHVAL, SLEWRATEVAL, BODLEVELVAL, DRIVESTRENGTHVAL, SLEWRATEVAL, BODLEVELVAL, DRIVESTRENGTHVAL, SLEWRATEVAL, BODLEVELVAL, DRIVESTRENGTHVAL, SLEWRATEVAL, BODLEVELVAL",POL94,"DIR, MASK, PIN, MPIN, SET, CLR, WO, BOD, DRIVESTRENGTH, SLEWRATE, DRIVESTRENGTHVAL, SLEWRATEVAL, BODLEVEL, BODLEVELVAL, DRIVESTRENGTHVAL, SLEWRATEVAL, BODLEVELVAL, DRIVESTRENGTHVAL, SLEWRATEVAL, BODLEVELVAL, DRIVESTRENGTHVAL, SLEWRATEVAL, BODLEVELVAL, DRIVESTRENGTHVAL, SLEWRATEVAL, BODLEVELVAL, DRIVESTRENGTHVAL, SLEWRATEVAL, BODLEVELVAL, DRIVESTRENGTHVAL, SLEWRATEVAL, BODLEVELVAL, DRIVESTRENGTHVAL, SLEWRATEVAL, BODLEVELVAL, DRIVESTRENGTHVAL, SLEWRATEVAL, BODLEVELVAL, DRIVESTRENGTHVAL, SLEWRATEVAL, BODLEVELVAL, DRIVESTRENGTHVAL, SLEWRATEVAL, BODLEVELVAL, DRIVESTRENGTHVAL, SLEWRATEVAL, BODLEVELVAL, DRIVESTRENGTHVAL, SLEWRATEVAL, BODLEVELVAL, DRIVESTRENGTHVAL, SLEWRATEVAL, BODLEVELVAL, DRIVESTRENGTHVAL, SLEWRATEVAL, BODLEVELVAL, DRIVESTRENGTHVAL, SLEWRATEVAL, BODLEVELVAL, DRIVESTRENGTHVAL, SLEWRATEVAL, BODLEVELVAL, DRIVESTRENGTHVAL, SLEWRATEVAL, BODLEVELVAL, DRIVESTRENGTHVAL, SLEWRATEVAL, BODLEVELVAL, DRIVESTRENGTHVAL, SLEWRATEVAL, BODLEVELVAL, DRIVESTRENGTHVAL, SLEWRATEVAL, BODLEVELVAL, DRIVESTRENGTHVAL, SLEWRATEVAL, BODLEVELVAL, DRIVESTRENGTHVAL, SLEWRATEVAL, BODLEVELVAL, DRIVESTRENGTHVAL, SLEWRATEVAL, BODLEVELVAL, DRIVESTRENGTHVAL, SLEWRATEVAL, BODLEVELVAL, DRIVESTRENGTHVAL, SLEWRATEVAL, BODLEVELVAL, DRIVESTRENGTHVAL, SLEWRATEVAL, BODLEVELVAL, DRIVESTRENGTHVAL, SLEWRATEVAL, BODLEVELVAL, DRIVESTRENGTHVAL, SLEWRATEVAL, BODLEVELVAL, DRIVESTRENGTHVAL, SLEWRATEVAL, BODLEVELVAL, DRIVESTRENGTHVAL, SLEWRATEVAL, BODLEVELVAL, DRIVESTRENGTHVAL, SLEWRATEVAL, BODLEVELVAL, DRIVESTRENGTHVAL, SLEWRATEVAL, BODLEVELVAL",0.31066605,0.31066605,0.058152016,0.058152016
lpc18xx,What is the description of G04_0 field from PAL[97] register from LCD peripheral for LPC18xx microcontroller?,Green palette data.,G04_0 Pixel 0 Data.,G04_0 Pixel 0,G04_0 Pixel 0 Data.,G04_0 Pixel 0,0.4101999,0.4101999,0.2160573,0.2160573
lpc18xx,What is the description of POL_15 field from PORT_POL5 register from GPIO_GROUP_INT1 peripheral for LPC18xx microcontroller?,"Configure pin polarity of port m pins for group interrupt. Bit n corresponds to pin GPIOm[n] of port m. 0 = the pin is active LOW. If the level on this pin is LOW, the pin contributes to the group interrupt. 1 = the pin is active HIGH. If the level on this pin is HIGH, the pin contributes to the group interrupt.",GPIO port 5 polarity select register,Polarity of Pin 15 of Port 5 (Pin 15 Polarity),GPIO port 5 polarity select register,Polarity of Pin 15 of Port 5 (Pin 15 Polarity),0.48028776,0.48028776,0.50142694,0.50142694
lpc18xx,What is the bit_offset of CAP field from CR2 register from TIMER1 peripheral for LPC18xx microcontroller?,0,0,12,0,12,1.0000001,1.0000001,0.43830746,0.43830746
lpc18xx,What is the description of CTIN_7_IN register from GIMA peripheral for LPC18xx microcontroller?,SCT CTIN_7 capture input multiplexer (GIMA output 23),"SCT CTIN_7 capture input multiplexer (CTIN_7_IN, address 0x400C 705C) bit description",SCT CTIN_7 capture input multiplexer (CTIN_7_IN),"SCT CTIN_7 capture input multiplexer (CTIN_7_IN, address 0x400C 705C) bit description",SCT CTIN_7 capture input multiplexer (CTIN_7_IN),0.8102373,0.8102373,0.88650423,0.88650423
lpc18xx,What is the bit_width of G14_0 field from PAL[136] register from LCD peripheral for LPC18xx microcontroller?,5,10,16,10,16,0.719052,0.719052,0.5548755,0.5548755
lpc18xx,List all the fields of CRSR_IMG[54] register from LCD peripheral for LPC18xx microcontroller.,CRSR_IMG,"0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 17","0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 17","0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 17","0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 17",0.14596704,0.14596704,0.14596704,0.14596704
lpc18xx,What is the description of DLMSB field from DLM register from USART0 peripheral for LPC18xx microcontroller?,"Divisor latch MSB.  The USART Divisor Latch MSB Register, along with the DLL register, determines the baud rate of the USART.",DMA Length MSB,DMA Length MSB,DMA Length MSB,DMA Length MSB,0.41516984,0.41516984,0.41516984,0.41516984
lpc18xx,What is the bit_width of SET2 field from OUT12_SET register from SCT peripheral for LPC18xx microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
lpc18xx,What is the description of CLR10 field from OUT13_CLR register from SCT peripheral for LPC18xx microcontroller?,"A 1 in bit m selects event m to clear output n (or set it if SETCLRn = 0x1 or 0x2) event 0 = bit 0, event 1 = bit 1,..., event 15 = bit 15.",CLR10,CLR10,CLR10,CLR10,0.173627,0.173627,0.173627,0.173627
lpc18xx,What is the size of B[205] register from GPIO_PORT peripheral for LPC18xx microcontroller?,8,1,1,1,1,0.605199,0.605199,0.605199,0.605199
lpc18xx,What is the description of R04_0 field from PAL[96] register from LCD peripheral for LPC18xx microcontroller?,"Red palette data. For STN displays, only the four MSBs, bits [4:1], are used. For monochrome displays only the red palette data is used. All of the palette registers have the same bit fields.",R04_0 Red 0-4 palette entry.,R04_0 Red 0-4 palette entry.,R04_0 Red 0-4 palette entry.,R04_0 Red 0-4 palette entry.,0.49699876,0.49699876,0.49699876,0.49699876
lpc18xx,What is the bit_width of POL_13 field from PORT_POL3 register from GPIO_GROUP_INT1 peripheral for LPC18xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc18xx,What is the description of MODE field from SFSPE_13 register from SCU peripheral for LPC18xx microcontroller?,Select pin function.,Digital pin mode,Pin mode select register,Digital pin mode,Pin mode select register,0.6068692,0.6068692,0.76175296,0.76175296
lpc18xx,What is the bit_width of STOPMSK_L field from STOP register from SCT peripheral for LPC18xx microcontroller?,16,16,16,16,16,1.0,1.0,1.0,1.0
lpc18xx,What is the bit_width of LNBURIS field from INTRAW register from LCD peripheral for LPC18xx microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
lpc18xx,What is the bit_width of STATEMSK1 field from EV4_STATE register from SCT peripheral for LPC18xx microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
lpc18xx,What is the bit_width of G04_0 field from PAL[149] register from LCD peripheral for LPC18xx microcontroller?,5,6,1,6,1,0.82664615,0.82664615,0.6379259,0.6379259
lpc18xx,List all the fields of CRSR_IMG[110] register from LCD peripheral for LPC18xx microcontroller.,CRSR_IMG,-,"ERCE0, ERCE1, ERCE2, ERCE3, ERCE4, ERCE5, DIRECTI, AUTOLIMIT_L, AUTOLIMIT_U, AUTOLIMIT_P, AUTOLIMIT_H, AUTOLIMIT_B, AUTOLIMIT_G, AUTOLIMIT_F, AUTOLIMIT_E, AUTOLIMIT_D, AUTOLIMIT_C, AUTOLIMIT_B, AUTOLIMIT_A, AUTOLIMIT_9, AUTOLIMIT_8, AUTOLIMIT_7, AUTOLIMIT_6, AUTOLIMIT_5, AUTOLIMIT_4, AUTOLIMIT_3, AUTOLIMIT_2, AUTOLIMIT_1, AUTOLIMIT_0, AUTOLIMIT_S, AUTOLIMIT_P, AUTOLIMIT_L, AUTOLIMIT_K, AUTOLIMIT_J, AUTOLIMIT_I, AUTOLIMIT_H, AUTOLIMIT_G, AUTOLIMIT_F, AUTOLIMIT_E, AUTOLIMIT_D, AUTOLIMIT_C, AUTOLIMIT_B, AUTOLIMIT_A, AUTOLIMIT_9, AUTOLIMIT_8, AUTOLIMIT_7, AUTOLIMIT_6, AUTOLIMIT_5, AUTOLIMIT_4, AUTOLIMIT_3, AUTOLIMIT_2, AUTOLIMIT_1, AUTOLIMIT_0, AUTOLIMIT_S, AUTOLIMIT_P, AUTOLIMIT_L, AUTOLIMIT_K, AUTOLIMIT_J, AUTOLIMIT_I, AUTOLIMIT_H, AUTOLIMIT_G, AUTOLIMIT_F, AUTOLIMIT_E, AUTOLIMIT_D, AUTOLIMIT_C, AUTOLIMIT_B, AUTOLIMIT_A, AUTOLIMIT_9, AUTOLIMIT_8, AUTOLIMIT_7, AUTOLIMIT_6, AUTOLIMIT_5, AUTOLIMIT_4, AUTOLIMIT_3, AUTOLIMIT_2, AUTOLIMIT_1, AUTOLIMIT_0, AUTOLIMIT_S, AUTOLIMIT_P, AUTOLIMIT_L, AUTOLIMIT_K, AUTOLIMIT_J, AUTOLIMIT_I, AUTOLIMIT_H, AUTOLIMIT_G, AUTOLIMIT_F, AUTOLIMIT_E, AUTOLIMIT_D, AUTOLIMIT_C, AUTOLIMIT_B, AUTOLIMIT_A, AUTOLIMIT_9, AUTOLIMIT_8, AUTOLIMIT_7, AUTOLIMIT_6, AUTOLIMIT_5, AUTOLIMIT_4, AUTOLIMIT_3, AUTOLIMIT_2, AUTOLIMIT_1, AUTOLIMIT_0, AUTOLIMIT_S, AUTOLIMIT_P, AUTOLIMIT_L, AUTOLIMIT_K, AUTOLIMIT_J, AUTOLIMIT_I, AUTOLIMIT_H, AUTOLIMIT_G, AUTOLIMIT_F, AUTOLIMIT_E, AUTOLIMIT_D, AUTOLIMIT_",-,"ERCE0, ERCE1, ERCE2, ERCE3, ERCE4, ERCE5, DIRECTI, AUTOLIMIT_L, AUTOLIMIT_U, AUTOLIMIT_P, AUTOLIMIT_H, AUTOLIMIT_B, AUTOLIMIT_G, AUTOLIMIT_F, AUTOLIMIT_E, AUTOLIMIT_D, AUTOLIMIT_C, AUTOLIMIT_B, AUTOLIMIT_A, AUTOLIMIT_9, AUTOLIMIT_8, AUTOLIMIT_7, AUTOLIMIT_6, AUTOLIMIT_5, AUTOLIMIT_4, AUTOLIMIT_3, AUTOLIMIT_2, AUTOLIMIT_1, AUTOLIMIT_0, AUTOLIMIT_S, AUTOLIMIT_P, AUTOLIMIT_L, AUTOLIMIT_K, AUTOLIMIT_J, AUTOLIMIT_I, AUTOLIMIT_H, AUTOLIMIT_G, AUTOLIMIT_F, AUTOLIMIT_E, AUTOLIMIT_D, AUTOLIMIT_C, AUTOLIMIT_B, AUTOLIMIT_A, AUTOLIMIT_9, AUTOLIMIT_8, AUTOLIMIT_7, AUTOLIMIT_6, AUTOLIMIT_5, AUTOLIMIT_4, AUTOLIMIT_3, AUTOLIMIT_2, AUTOLIMIT_1, AUTOLIMIT_0, AUTOLIMIT_S, AUTOLIMIT_P, AUTOLIMIT_L, AUTOLIMIT_K, AUTOLIMIT_J, AUTOLIMIT_I, AUTOLIMIT_H, AUTOLIMIT_G, AUTOLIMIT_F, AUTOLIMIT_E, AUTOLIMIT_D, AUTOLIMIT_C, AUTOLIMIT_B, AUTOLIMIT_A, AUTOLIMIT_9, AUTOLIMIT_8, AUTOLIMIT_7, AUTOLIMIT_6, AUTOLIMIT_5, AUTOLIMIT_4, AUTOLIMIT_3, AUTOLIMIT_2, AUTOLIMIT_1, AUTOLIMIT_0, AUTOLIMIT_S, AUTOLIMIT_P, AUTOLIMIT_L, AUTOLIMIT_K, AUTOLIMIT_J, AUTOLIMIT_I, AUTOLIMIT_H, AUTOLIMIT_G, AUTOLIMIT_F, AUTOLIMIT_E, AUTOLIMIT_D, AUTOLIMIT_C, AUTOLIMIT_B, AUTOLIMIT_A, AUTOLIMIT_9, AUTOLIMIT_8, AUTOLIMIT_7, AUTOLIMIT_6, AUTOLIMIT_5, AUTOLIMIT_4, AUTOLIMIT_3, AUTOLIMIT_2, AUTOLIMIT_1, AUTOLIMIT_0, AUTOLIMIT_S, AUTOLIMIT_P, AUTOLIMIT_L, AUTOLIMIT_K, AUTOLIMIT_J, AUTOLIMIT_I, AUTOLIMIT_H, AUTOLIMIT_G, AUTOLIMIT_F, AUTOLIMIT_E, AUTOLIMIT_D, AUTOLIMIT_",0.20582783,0.20582783,0.18448567,0.18448567
lpc18xx,What is the bit_offset of TIM14_CLREN field from CLR_EN register from EVENTROUTER peripheral for LPC18xx microcontroller?,16,24,24,24,24,0.7363719,0.7363719,0.7363719,0.7363719
lpc18xx,What is the size of EV14_STATE register from SCT peripheral for LPC18xx microcontroller?,None,16,16/32,16,16/32,0.4124743,0.4124743,0.2520092,0.2520092
lpc18xx,What is the description of STATEMSK16 field from EV0_STATE register from SCT peripheral for LPC18xx microcontroller?,"If bit m is one, event n (n= 0 to 15) happens in state m of the counter selected by the HEVENT bit (m = state number; state 0 = bit 0, state 1= bit 1,..., state 31 = bit 31).",STATEMSK16,STATEMSK16,STATEMSK16,STATEMSK16,0.22829941,0.22829941,0.22829941,0.22829941
lpc18xx,What is the size of W[158] register from GPIO_PORT peripheral for LPC18xx microcontroller?,None,16,16,16,16,0.4124743,0.4124743,0.4124743,0.4124743
lpc18xx,What is the bit_width of PROT1 field from C4CONTROL register from GPDMA peripheral for LPC18xx microcontroller?,1,3,3,3,3,0.790561,0.790561,0.790561,0.790561
lpc18xx,What is the bit_width of B04_0 field from PAL[72] register from LCD peripheral for LPC18xx microcontroller?,5,16,1,16,1,0.5548755,0.5548755,0.6379259,0.6379259
lpc18xx,What is the bit_width of DEV_15 field from DMAREQ1 register from SCT peripheral for LPC18xx microcontroller?,1,15,15,15,15,0.48225844,0.48225844,0.48225844,0.48225844
lpc18xx,List all the fields of ENDPTCTRL0 register from USB1 peripheral for LPC18xx microcontroller.,"RXS, RXT, RXE, TXS, TXT, TXE","RXI, RXR, RXE, TXS, TXT, TXR, TXE, RES, RES1, RES2, RES3, RES4, RES5, RES6, RES7, RES8, RES9, RES10, RES11, RES12, RES13, RES14, RES15, RES16, RES17, RES18, RES19, RES20, RES21, RES22, RES23, RES24, RES25, RES26, RES27, RES28, RES29, RES30, RES31, RES32, RES33, RES34, RES35, RES36, RES37, RES38, RES39, RES40, RES41, RES42, RES43, RES44, RES45, RES46, RES47, RES48, RES49, RES50, RES51, RES52, RES53, RES54, RES55, RES56, RES57, RES58, RES59, RES60, RES61, RES62, RES63, RES64, RES65, RES66, RES67, RES68, RES69, RES70, RES71, RES72, RES73, RES74, RES75, RES76, RES77, RES78, RES79, RES80, RES81, RES82, RES83, RES84, RES85, RES86, RES87, RES88, RES89, RES90, RES91, RES92, RES93, RES94, RES95, RES96, RES97, RES98, RES99, RES100, RES101, RES102, RES103, RES104, RES105, RES106, RES107, RES108, RES109, RES110, RES111, RES112, RES113, RES114, RES115, RES116, RES117, RES118, RES119, RES120, RES121, RES122, RES123, RES124, RES125, RES126, RES127, RES128, RES129, RES130, RES131, RES132, RES133, RES134, RES135, RES136, RES137, RES138, RES139, RES140, RES141,","ERCE0, ERCE1, ERCE2, ERCE3, ERCE4, ERCE5, RXR, TXR, RXI, TXI, RXD, TXD, RXB, TXB, RXB1, TXB1, RXB2, TXB2, RXB3, TXB3, RXB4, TXB4, RXB5, TXB5, RXB6, TXB6, RXB7, TXB7, RXB8, TXB8, RXB9, TXB9, RXBA, TXBA, RXBB, TXBB, RXBC, TXBC, RXBD, TXBD, RXBE, TXBE, RXBF, TXBF, RXBG, TXBG, RXBH, TXBH, RXBI, TXBI, RXBJ, TXBJ, RXBK, TXBK, RXBL, TXBL, RXBM, TXBM, RXBN, TXBN, RXBO, TXBO, RXBP, TXBP, RXBQ, TXBQ, RXBR, TXBR, RXBS, TXBS, RXBT, TXBT, RXBU, TXBU, RXBV, TXBV, RXBW, TXBW, RXBX, TXBX, RXBY, TXBY, RXBZ, TXBZ, RXBA0, TXBA0, RXBA1, TXBA1, RXBA2, TXBA2, RXBA3, TXBA3, RXBA4, TXBA4, RXBA5, TXBA5, RXBA6, TXBA6, RXBA7, TXBA7, RXBA8, TXBA8, RXBA9, TXBA9, RXBA10, TXBA10, RXBA11, TXBA11, RXBA12, TXBA12, RXBA13, TXBA13, RXBA14, TXBA14, RXBA15, TXBA15, RXBB0, TXBB0, RXBB1, TXBB1, RXBB2, TXBB2, RXBB3, TXBB3, RXBB4, TXBB4, RXBB5, TXBB5, RXBB6, TXBB6, RXBB7, TXBB7, RXBB8, TXBB8, RXBB9, TXBB9, RXBB10, TXBB10, RXBB11, TXBB11, RXBB12, TXBB12, RXBB13, TXBB13, RXBB14, TXBB14, RXBB15, TXBB15, RXBC0, TXBC0, RXBC1, TXBC1, RXBC2, TXBC2, RXBC3, TXBC3, RXBC4","RXI, RXR, RXE, TXS, TXT, TXR, TXE, RES, RES1, RES2, RES3, RES4, RES5, RES6, RES7, RES8, RES9, RES10, RES11, RES12, RES13, RES14, RES15, RES16, RES17, RES18, RES19, RES20, RES21, RES22, RES23, RES24, RES25, RES26, RES27, RES28, RES29, RES30, RES31, RES32, RES33, RES34, RES35, RES36, RES37, RES38, RES39, RES40, RES41, RES42, RES43, RES44, RES45, RES46, RES47, RES48, RES49, RES50, RES51, RES52, RES53, RES54, RES55, RES56, RES57, RES58, RES59, RES60, RES61, RES62, RES63, RES64, RES65, RES66, RES67, RES68, RES69, RES70, RES71, RES72, RES73, RES74, RES75, RES76, RES77, RES78, RES79, RES80, RES81, RES82, RES83, RES84, RES85, RES86, RES87, RES88, RES89, RES90, RES91, RES92, RES93, RES94, RES95, RES96, RES97, RES98, RES99, RES100, RES101, RES102, RES103, RES104, RES105, RES106, RES107, RES108, RES109, RES110, RES111, RES112, RES113, RES114, RES115, RES116, RES117, RES118, RES119, RES120, RES121, RES122, RES123, RES124, RES125, RES126, RES127, RES128, RES129, RES130, RES131, RES132, RES133, RES134, RES135, RES136, RES137, RES138, RES139, RES140, RES141,","ERCE0, ERCE1, ERCE2, ERCE3, ERCE4, ERCE5, RXR, TXR, RXI, TXI, RXD, TXD, RXB, TXB, RXB1, TXB1, RXB2, TXB2, RXB3, TXB3, RXB4, TXB4, RXB5, TXB5, RXB6, TXB6, RXB7, TXB7, RXB8, TXB8, RXB9, TXB9, RXBA, TXBA, RXBB, TXBB, RXBC, TXBC, RXBD, TXBD, RXBE, TXBE, RXBF, TXBF, RXBG, TXBG, RXBH, TXBH, RXBI, TXBI, RXBJ, TXBJ, RXBK, TXBK, RXBL, TXBL, RXBM, TXBM, RXBN, TXBN, RXBO, TXBO, RXBP, TXBP, RXBQ, TXBQ, RXBR, TXBR, RXBS, TXBS, RXBT, TXBT, RXBU, TXBU, RXBV, TXBV, RXBW, TXBW, RXBX, TXBX, RXBY, TXBY, RXBZ, TXBZ, RXBA0, TXBA0, RXBA1, TXBA1, RXBA2, TXBA2, RXBA3, TXBA3, RXBA4, TXBA4, RXBA5, TXBA5, RXBA6, TXBA6, RXBA7, TXBA7, RXBA8, TXBA8, RXBA9, TXBA9, RXBA10, TXBA10, RXBA11, TXBA11, RXBA12, TXBA12, RXBA13, TXBA13, RXBA14, TXBA14, RXBA15, TXBA15, RXBB0, TXBB0, RXBB1, TXBB1, RXBB2, TXBB2, RXBB3, TXBB3, RXBB4, TXBB4, RXBB5, TXBB5, RXBB6, TXBB6, RXBB7, TXBB7, RXBB8, TXBB8, RXBB9, TXBB9, RXBB10, TXBB10, RXBB11, TXBB11, RXBB12, TXBB12, RXBB13, TXBB13, RXBB14, TXBB14, RXBB15, TXBB15, RXBC0, TXBC0, RXBC1, TXBC1, RXBC2, TXBC2, RXBC3, TXBC3, RXBC4",0.50050867,0.50050867,0.51812243,0.51812243
lpc18xx,List all the fields of C1LLI register from GPDMA peripheral for LPC18xx microcontroller.,"LM, R, LLI","CURRLLI, NEXTLLI, CURRLLIPTR, NEXTLLIPTR, CURRLLIADDR, NEXTLLIADDR, CURRLLILEN, NEXTLLILEN, CURRLLICTRL, NEXTLLICTRL, CURRLLISTAT, NEXTLLISTAT, CURRLLIBUF, NEXTLLIBUF, CURRLLIBUFADDR, NEXTLLIBUFADDR, CURRLLIBUFLEN, NEXTLLIBUFLEN, CURRLLIBUFCTRL, NEXTLLIBUFCTRL, CURRLLIBUFSTAT, NEXTLLIBUFSTAT, CURRLLIBUFADDR, NEXTLLIBUFADDR, CURRLLIBUFLEN, NEXTLLIBUFLEN, CURRLLIBUFCTRL, NEXTLLIBUFCTRL, CURRLLIBUFSTAT, NEXTLLIBUFSTAT, CURRLLIBUFADDR, NEXTLLIBUFADDR, CURRLLIBUFLEN, NEXTLLIBUFLEN, CURRLLIBUFCTRL, NEXTLLIBUFCTRL, CURRLLIBUFSTAT, NEXTLLIBUFSTAT, CURRLLIBUFADDR, NEXTLLIBUFADDR, CURRLLIBUFLEN, NEXTLLIBUFLEN, CURRLLIBUFCTRL, NEXTLLIBUFCTRL, CURRLLIBUFSTAT, NEXTLLIBUFSTAT, CURRLLIBUFADDR, NEXTLLIBUFADDR, CURRLLIBUFLEN, NEXTLLIBUFLEN, CURRLLIBUFCTRL, NEXTLLIBUFCTRL, CURRLLIBUFSTAT, NEXTLLIBUFSTAT, CURRLLIBUFADDR, NEXTLLIBUFADDR, CURRLLIBUFLEN, NEXTLLIBUFLEN, CURRLLIBUFCTRL, NEXTLLIBUFCTRL, CURRLLIBUFSTAT, NEXTLLIBUFSTAT, CURRLLIBUFADDR, NEXTLLIBUFADDR, CURRLLIBUFLEN, NEXTLLIBUFLEN, CURRLLIBUFCTRL, NEXTLLIBUFCTRL, CURRLLIBUFSTAT, NEXTLLIBUFSTAT, CURRLLIBUFADDR, NEXTLLIBUFADDR, CURRLLIBUFLEN, NEXTLLIBUFLEN, CURRLLIBUFCTRL, NEXTLLIBUFCTRL, CURRLLIBUFSTAT, NEXTLLIBUFSTAT, CURRLLIBUFADDR, NEXTLLIBUFADDR, CURRLLIBUFLEN, NEXTLLIBUFLEN, CURRLLIBUFCTRL, NEXTLLIBUFCTRL, CURRLLIBUFSTAT, NEXTLLIBUFSTAT, CURRLLI","CURRLLI, NEXTLLI, LLIFULL, LLIHALF, LLIQUARTER, LLIEIGHTH, LLIFOURTH, LLIEIGHTH, LLIQUARTER, LLIHALF, LLIFULL, LLIEIGHTH, LLIQUARTER, LLIFOURTH, LLIEIGHTH, LLIQUARTER, LLIHALF, LLIFULL, LLIEIGHTH, LLIQUARTER, LLIFOURTH, LLIEIGHTH, LLIQUARTER, LLIHALF, LLIFULL, LLIEIGHTH, LLIQUARTER, LLIFOURTH, LLIEIGHTH, LLIQUARTER, LLIHALF, LLIFULL, LLIEIGHTH, LLIQUARTER, LLIFOURTH, LLIEIGHTH, LLIQUARTER, LLIHALF, LLIFULL, LLIEIGHTH, LLIQUARTER, LLIFOURTH, LLIEIGHTH, LLIQUARTER, LLIHALF, LLIFULL, LLIEIGHTH, LLIQUARTER, LLIFOURTH, LLIEIGHTH, LLIQUARTER, LLIHALF, LLIFULL, LLIEIGHTH, LLIQUARTER, LLIFOURTH, LLIEIGHTH, LLIQUARTER, LLIHALF, LLIFULL, LLIEIGHTH, LLIQUARTER, LLIFOURTH, LLIEIGHTH, LLIQUARTER, LLIHALF, LLIFULL, LLIEIGHTH, LLIQUARTER, LLIFOURTH, LLIEIGHTH, LLIQUARTER, LLIHALF, LLIFULL, LLIEIGHTH, LLIQUARTER, LLIFOURTH, LLIEIGHTH, LLIQUARTER, LLIHALF, LLIFULL, LLIEIGHTH, LLIQUARTER, LLIFOURTH, LLIEIGHTH, LLIQUARTER, LLIHALF, LLIFULL, LLIEIGHTH, LLIQUARTER, LLIFOURTH, LLIEIGHTH, LLIQUARTER, LLIHALF, LLIFULL, LLIEIGHTH, LLIQUARTER, LLIFOURTH, LLIEIGHTH, LLIQUARTER, LLIHALF, LLIFULL, LLIEIGHTH, LLIQUARTER, LLIFOURTH, LLIEIGHTH, LLIQUARTER, LLIHALF, LLIFULL, LLIEIGHTH, LLIQUARTER, LLIFOURTH, LLIEIGHTH, LLIQUARTER, LLIHALF, LLIFULL, LLIEIGHTH, LLIQUARTER, LLIFOURTH, LLIEIGHTH, LLIQUARTER, LLIHALF, LLIFULL, LLIEIGHTH, LLIQUARTER, LLIFOURTH, LLIEIGHTH, LLIQUARTER, LLIHALF, LLIFULL, LLIEIGHTH, LLI","CURRLLI, NEXTLLI, CURRLLIPTR, NEXTLLIPTR, CURRLLIADDR, NEXTLLIADDR, CURRLLILEN, NEXTLLILEN, CURRLLICTRL, NEXTLLICTRL, CURRLLISTAT, NEXTLLISTAT, CURRLLIBUF, NEXTLLIBUF, CURRLLIBUFADDR, NEXTLLIBUFADDR, CURRLLIBUFLEN, NEXTLLIBUFLEN, CURRLLIBUFCTRL, NEXTLLIBUFCTRL, CURRLLIBUFSTAT, NEXTLLIBUFSTAT, CURRLLIBUFADDR, NEXTLLIBUFADDR, CURRLLIBUFLEN, NEXTLLIBUFLEN, CURRLLIBUFCTRL, NEXTLLIBUFCTRL, CURRLLIBUFSTAT, NEXTLLIBUFSTAT, CURRLLIBUFADDR, NEXTLLIBUFADDR, CURRLLIBUFLEN, NEXTLLIBUFLEN, CURRLLIBUFCTRL, NEXTLLIBUFCTRL, CURRLLIBUFSTAT, NEXTLLIBUFSTAT, CURRLLIBUFADDR, NEXTLLIBUFADDR, CURRLLIBUFLEN, NEXTLLIBUFLEN, CURRLLIBUFCTRL, NEXTLLIBUFCTRL, CURRLLIBUFSTAT, NEXTLLIBUFSTAT, CURRLLIBUFADDR, NEXTLLIBUFADDR, CURRLLIBUFLEN, NEXTLLIBUFLEN, CURRLLIBUFCTRL, NEXTLLIBUFCTRL, CURRLLIBUFSTAT, NEXTLLIBUFSTAT, CURRLLIBUFADDR, NEXTLLIBUFADDR, CURRLLIBUFLEN, NEXTLLIBUFLEN, CURRLLIBUFCTRL, NEXTLLIBUFCTRL, CURRLLIBUFSTAT, NEXTLLIBUFSTAT, CURRLLIBUFADDR, NEXTLLIBUFADDR, CURRLLIBUFLEN, NEXTLLIBUFLEN, CURRLLIBUFCTRL, NEXTLLIBUFCTRL, CURRLLIBUFSTAT, NEXTLLIBUFSTAT, CURRLLIBUFADDR, NEXTLLIBUFADDR, CURRLLIBUFLEN, NEXTLLIBUFLEN, CURRLLIBUFCTRL, NEXTLLIBUFCTRL, CURRLLIBUFSTAT, NEXTLLIBUFSTAT, CURRLLIBUFADDR, NEXTLLIBUFADDR, CURRLLIBUFLEN, NEXTLLIBUFLEN, CURRLLIBUFCTRL, NEXTLLIBUFCTRL, CURRLLIBUFSTAT, NEXTLLIBUFSTAT, CURRLLI","CURRLLI, NEXTLLI, LLIFULL, LLIHALF, LLIQUARTER, LLIEIGHTH, LLIFOURTH, LLIEIGHTH, LLIQUARTER, LLIHALF, LLIFULL, LLIEIGHTH, LLIQUARTER, LLIFOURTH, LLIEIGHTH, LLIQUARTER, LLIHALF, LLIFULL, LLIEIGHTH, LLIQUARTER, LLIFOURTH, LLIEIGHTH, LLIQUARTER, LLIHALF, LLIFULL, LLIEIGHTH, LLIQUARTER, LLIFOURTH, LLIEIGHTH, LLIQUARTER, LLIHALF, LLIFULL, LLIEIGHTH, LLIQUARTER, LLIFOURTH, LLIEIGHTH, LLIQUARTER, LLIHALF, LLIFULL, LLIEIGHTH, LLIQUARTER, LLIFOURTH, LLIEIGHTH, LLIQUARTER, LLIHALF, LLIFULL, LLIEIGHTH, LLIQUARTER, LLIFOURTH, LLIEIGHTH, LLIQUARTER, LLIHALF, LLIFULL, LLIEIGHTH, LLIQUARTER, LLIFOURTH, LLIEIGHTH, LLIQUARTER, LLIHALF, LLIFULL, LLIEIGHTH, LLIQUARTER, LLIFOURTH, LLIEIGHTH, LLIQUARTER, LLIHALF, LLIFULL, LLIEIGHTH, LLIQUARTER, LLIFOURTH, LLIEIGHTH, LLIQUARTER, LLIHALF, LLIFULL, LLIEIGHTH, LLIQUARTER, LLIFOURTH, LLIEIGHTH, LLIQUARTER, LLIHALF, LLIFULL, LLIEIGHTH, LLIQUARTER, LLIFOURTH, LLIEIGHTH, LLIQUARTER, LLIHALF, LLIFULL, LLIEIGHTH, LLIQUARTER, LLIFOURTH, LLIEIGHTH, LLIQUARTER, LLIHALF, LLIFULL, LLIEIGHTH, LLIQUARTER, LLIFOURTH, LLIEIGHTH, LLIQUARTER, LLIHALF, LLIFULL, LLIEIGHTH, LLIQUARTER, LLIFOURTH, LLIEIGHTH, LLIQUARTER, LLIHALF, LLIFULL, LLIEIGHTH, LLIQUARTER, LLIFOURTH, LLIEIGHTH, LLIQUARTER, LLIHALF, LLIFULL, LLIEIGHTH, LLIQUARTER, LLIFOURTH, LLIEIGHTH, LLIQUARTER, LLIHALF, LLIFULL, LLIEIGHTH, LLIQUARTER, LLIFOURTH, LLIEIGHTH, LLIQUARTER, LLIHALF, LLIFULL, LLIEIGHTH, LLI",0.16237867,0.16237867,0.2527656,0.2527656
lpc18xx,What is the bit_width of FRUN field from MINTSTS register from SDMMC peripheral for LPC18xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc18xx,What is the bit_offset of ENA_6 field from PORT_ENA2 register from GPIO_GROUP_INT1 peripheral for LPC18xx microcontroller?,6,6,248,6,248,1.0000001,1.0000001,0.4060453,0.4060453
lpc18xx,List all the fields of W[9] register from GPIO_PORT peripheral for LPC18xx microcontroller.,PWORD,PIN0,"PIN0, PIN1, PIN2, PIN3, PIN4, PIN5, PIN6, PIN7, MPIN0, MPIN1, MPIN2, MPIN3, MPIN4, MPIN5, MPIN6, MPIN7, NOT0, NOT1, NOT2, NOT3, NOT4, NOT5, NOT6, NOT7, SET0, SET1, SET2, SET3, SET4, SET5, SET6, SET7, CLR0, CLR1, CLR2, CLR3, CLR4, CLR5, CLR6, CLR7, TGL0, TGL1, TGL2, TGL3, TGL4, TGL5, TGL6, TGL7, DIR0, DIR1, DIR2, DIR3, DIR4, DIR5, DIR6, DIR7, MASK0, MASK1, MASK2, MASK3, MASK4, MASK5, MASK6, MASK7, PIN0, PIN1, PIN2, PIN3, PIN4, PIN5, PIN6, PIN7, MPIN0, MPIN1, MPIN2, MPIN3, MPIN4, MPIN5, MPIN6, MPIN7, NOT0, NOT1, NOT2, NOT3, NOT4, NOT5, NOT6, NOT7, SET0, SET1, SET2, SET3, SET4, SET5, SET6, SET7, CLR0, CLR1, CLR2, CLR3, CLR4, CLR5, CLR6, CLR7, TGL0, TGL1, TGL2, TGL3, TGL4, TGL5, TGL6, TGL7, DIR0, DIR1, DIR2, DIR3, DIR4, DIR5, DIR6, DIR7, MASK0, MASK1, MASK2, MASK3, MASK4, MASK5, MASK6, MASK7, PIN0, PIN1, PIN2, PIN3, PIN4, PIN5, PIN6, PIN7, MPIN0, MPIN1, MPIN2, MPIN3, MPIN4, MPIN5, MPIN6, MPIN7, NOT0, NOT1, NOT2, NOT3, NOT4, NOT5, NOT6, NOT7, SET0, SET1, SET2, SET3, SET4, SET5, SET6, SET7, CLR0, CLR1, CLR2, CLR3, CLR4, CLR5, CLR6, CLR7, TGL0, TGL1, TGL2, TGL3, TGL4, TGL5, TGL6, TGL7, DIR0, DIR1, DIR2, DIR3, DIR4, DIR5, DIR6, DIR7, MASK0, MASK1, MASK2, MASK3, MASK4, MASK5, MASK6, MASK7, PIN0, PIN1, PIN2, PIN3, PIN4, PIN5,",PIN0,"PIN0, PIN1, PIN2, PIN3, PIN4, PIN5, PIN6, PIN7, MPIN0, MPIN1, MPIN2, MPIN3, MPIN4, MPIN5, MPIN6, MPIN7, NOT0, NOT1, NOT2, NOT3, NOT4, NOT5, NOT6, NOT7, SET0, SET1, SET2, SET3, SET4, SET5, SET6, SET7, CLR0, CLR1, CLR2, CLR3, CLR4, CLR5, CLR6, CLR7, TGL0, TGL1, TGL2, TGL3, TGL4, TGL5, TGL6, TGL7, DIR0, DIR1, DIR2, DIR3, DIR4, DIR5, DIR6, DIR7, MASK0, MASK1, MASK2, MASK3, MASK4, MASK5, MASK6, MASK7, PIN0, PIN1, PIN2, PIN3, PIN4, PIN5, PIN6, PIN7, MPIN0, MPIN1, MPIN2, MPIN3, MPIN4, MPIN5, MPIN6, MPIN7, NOT0, NOT1, NOT2, NOT3, NOT4, NOT5, NOT6, NOT7, SET0, SET1, SET2, SET3, SET4, SET5, SET6, SET7, CLR0, CLR1, CLR2, CLR3, CLR4, CLR5, CLR6, CLR7, TGL0, TGL1, TGL2, TGL3, TGL4, TGL5, TGL6, TGL7, DIR0, DIR1, DIR2, DIR3, DIR4, DIR5, DIR6, DIR7, MASK0, MASK1, MASK2, MASK3, MASK4, MASK5, MASK6, MASK7, PIN0, PIN1, PIN2, PIN3, PIN4, PIN5, PIN6, PIN7, MPIN0, MPIN1, MPIN2, MPIN3, MPIN4, MPIN5, MPIN6, MPIN7, NOT0, NOT1, NOT2, NOT3, NOT4, NOT5, NOT6, NOT7, SET0, SET1, SET2, SET3, SET4, SET5, SET6, SET7, CLR0, CLR1, CLR2, CLR3, CLR4, CLR5, CLR6, CLR7, TGL0, TGL1, TGL2, TGL3, TGL4, TGL5, TGL6, TGL7, DIR0, DIR1, DIR2, DIR3, DIR4, DIR5, DIR6, DIR7, MASK0, MASK1, MASK2, MASK3, MASK4, MASK5, MASK6, MASK7, PIN0, PIN1, PIN2, PIN3, PIN4, PIN5,",0.27781734,0.27781734,0.25421923,0.25421923
lpc18xx,What is the bit_offset of AIN3 field from INPUT register from SCT peripheral for LPC18xx microcontroller?,3,28:24,28,28:24,28,0.2692288,0.2692288,0.5558185,0.5558185
lpc18xx,What is the bit_offset of STATEMSK16 field from EV11_STATE register from SCT peripheral for LPC18xx microcontroller?,16,16,16,16,16,1.0,1.0,1.0,1.0
lpc18xx,What is the bit_width of RCL field from USBSTS_H register from USB0 peripheral for LPC18xx microcontroller?,1,4,1,4,1,0.768664,0.768664,1.0,1.0
lpc18xx,What is the description of POL_12 field from PORT_POL1 register from GPIO_GROUP_INT1 peripheral for LPC18xx microcontroller?,"Configure pin polarity of port m pins for group interrupt. Bit n corresponds to pin GPIOm[n] of port m. 0 = the pin is active LOW. If the level on this pin is LOW, the pin contributes to the group interrupt. 1 = the pin is active HIGH. If the level on this pin is HIGH, the pin contributes to the group interrupt.",Polarity of Pin 12 of Port 1. 0 = Low level active. 1 = High level active.,Polarity of Pin 12 (Pin 12 Polarity),Polarity of Pin 12 of Port 1. 0 = Low level active. 1 = High level active.,Polarity of Pin 12 (Pin 12 Polarity),0.53065467,0.53065467,0.46570587,0.46570587
lpc18xx,What is the bit_width of I2SRXFIFO field from RXFIFO register from I2S1 peripheral for LPC18xx microcontroller?,32,32,8,32,8,0.9999999,0.9999999,0.67385197,0.67385197
lpc18xx,What is the bit_offset of R14_0 field from PAL[107] register from LCD peripheral for LPC18xx microcontroller?,16,14,10,14,10,0.8578646,0.8578646,0.5112148,0.5112148
lpc18xx,What is the address_offset of BASE_UART2_CLK register from CGU peripheral for LPC18xx microcontroller?,0xa4,0x4005006C,0x4005006C,0x4005006C,0x4005006C,0.6165057,0.6165057,0.6165057,0.6165057
lpc18xx,What is the bit_width of R14_0 field from PAL[82] register from LCD peripheral for LPC18xx microcontroller?,5,16,16,16,16,0.5548755,0.5548755,0.5548755,0.5548755
lpc18xx,What is the description of FLAG1 field from EVFLAG register from SCT peripheral for LPC18xx microcontroller?,"Bit n is one if event n has occurred since reset or a 1 was last written to this bit (event 0 = bit 0, event 1 = bit 1,..., event 15 = bit 15).","FLAG1 If this bit is one and the COMBMODE field specifies a match component to the triggering of this event, then a match is considered to be active whenever the counter value is GREATER THAN OR EQUAL TO the value specified in the match register when counting up, LESS THEN OR EQUAL TO the match value when counting down.",FLAG1,"FLAG1 If this bit is one and the COMBMODE field specifies a match component to the triggering of this event, then a match is considered to be active whenever the counter value is GREATER THAN OR EQUAL TO the value specified in the match register when counting up, LESS THEN OR EQUAL TO the match value when counting down.",FLAG1,0.43936992,0.43936992,0.19585148,0.19585148
lpc18xx,List all the fields of CRSR_IMG[251] register from LCD peripheral for LPC18xx microcontroller.,CRSR_IMG,"0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 17","0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 17","0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 17","0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 17",0.14596704,0.14596704,0.14596704,0.14596704
lpc18xx,What is the bit_width of NCEN14 field from CONEN register from SCT peripheral for LPC18xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc18xx,What is the bit_offset of CRSR_IMG field from CRSR_IMG[239] register from LCD peripheral for LPC18xx microcontroller?,0,0x0,0x0,0x0,0x0,0.7222648,0.7222648,0.7222648,0.7222648
lpc18xx,What is the description of W[62] register from GPIO_PORT peripheral for LPC18xx microcontroller?,Word pin registers port 0 to 5,PORT_W0 register for GPIO port 0.,GPIO Port 0 Interrupt Enable Register,PORT_W0 register for GPIO port 0.,GPIO Port 0 Interrupt Enable Register,0.5076693,0.5076693,0.44110572,0.44110572
lpc18xx,What is the bit_offset of EZI field from SFSPB_2 register from SCU peripheral for LPC18xx microcontroller?,6,12,28,12,28,0.76992726,0.76992726,0.62673545,0.62673545
lpc18xx,What is the bit_offset of SOFTBREQ4 field from SOFTBREQ register from GPDMA peripheral for LPC18xx microcontroller?,4,4,24,4,24,1.0,1.0,0.67227113,0.67227113
lpc18xx,What is the bit_width of CLR12 field from OUT3_CLR register from SCT peripheral for LPC18xx microcontroller?,1,0x3,1,0x3,1,0.47849366,0.47849366,1.0,1.0
lpc18xx,What is the description of WWDT_SETST field from SET_STAT register from EVENTROUTER peripheral for LPC18xx microcontroller?,Writing a 1 to this bit sets the STATUS event bit 7 in the STATUS register.,WWDT Set Status,Set Status,WWDT Set Status,Set Status,0.44625115,0.44625115,0.58173144,0.58173144
lpc18xx,What is the bit_offset of UNE field from DMA_INT_EN register from ETHERNET peripheral for LPC18xx microcontroller?,5,0x0000 0002,2,0x0000 0002,2,0.22279352,0.22279352,0.67584187,0.67584187
lpc18xx,What is the description of DCMODE_SET field from CON_SET register from MCPWM peripheral for LPC18xx microcontroller?,Writing a one sets the corresponding bit in the CON register.,3-phase DC mode select (see Section 31.8.6).,3-phase DC mode select (see Section 31.8.6).,3-phase DC mode select (see Section 31.8.6).,3-phase DC mode select (see Section 31.8.6).,0.16363716,0.16363716,0.16363716,0.16363716
lpc18xx,What is the bit_width of PBYTE field from B[33] register from GPIO_PORT peripheral for LPC18xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc18xx,What is the description of G14_0 field from PAL[51] register from LCD peripheral for LPC18xx microcontroller?,Green palette data.,"IOE Invert output enable. 0x0 This bit selects the active polarity of the output enable signal in TFT mode. In this mode, the LCDENAB pin is used as an enable that indicates to the LCD panel when valid display data is available. In active display mode, data is driven onto the LCD data lines at the programmed edge of LCDDCLK when LCDENAB is in its active state. 0 = LCDENAB output pin is active HIGH in TFT mode. 1 = LCDENAB output pin is active LOW in TFT mode.",G14 Red Palette Entry 0-15 Color Value.,"IOE Invert output enable. 0x0 This bit selects the active polarity of the output enable signal in TFT mode. In this mode, the LCDENAB pin is used as an enable that indicates to the LCD panel when valid display data is available. In active display mode, data is driven onto the LCD data lines at the programmed edge of LCDDCLK when LCDENAB is in its active state. 0 = LCDENAB output pin is active HIGH in TFT mode. 1 = LCDENAB output pin is active LOW in TFT mode.",G14 Red Palette Entry 0-15 Color Value.,0.07715529,0.07715529,0.5527592,0.5527592
lpc18xx,What is the description of MODE field from SFSP0_1 register from SCU peripheral for LPC18xx microcontroller?,Select pin function.,Digital pin function,Digital pin mode,Digital pin function,Digital pin mode,0.7294345,0.7294345,0.6068692,0.6068692
lpc18xx,What is the description of ZIF field from SFSP6_8 register from SCU peripheral for LPC18xx microcontroller?,Input glitch filter. Disable the input glitch filter for clocking signals higher than 30 MHz.,ZIF pull-up enable bit,ZIF input buffer enable bit,ZIF pull-up enable bit,ZIF input buffer enable bit,0.09021608,0.09021608,0.20907336,0.20907336
lpc18xx,What is the size of RESET_EXT_STAT16 register from RGU peripheral for LPC18xx microcontroller?,32,0x40,32,0x40,32,0.46943313,0.46943313,0.9999999,0.9999999
lpc18xx,What is the size of SFSPE_6 register from SCU peripheral for LPC18xx microcontroller?,None,0x324,0x320,0x324,0x320,0.3090476,0.3090476,0.25201172,0.25201172
lpc18xx,What is the bit_offset of RAWINTTCSTAT1 field from RAWINTTCSTAT register from GPDMA peripheral for LPC18xx microcontroller?,1,12,0,12,0,0.58160675,0.58160675,0.6215927,0.6215927
lpc18xx,What is the description of CLR9 field from OUT13_CLR register from SCT peripheral for LPC18xx microcontroller?,"A 1 in bit m selects event m to clear output n (or set it if SETCLRn = 0x1 or 0x2) event 0 = bit 0, event 1 = bit 1,..., event 15 = bit 15.",CLR9,CLR9,CLR9,CLR9,0.112139165,0.112139165,0.112139165,0.112139165
lpc18xx,What is the bit_offset of POL_3 field from PORT_POL4 register from GPIO_GROUP_INT1 peripheral for LPC18xx microcontroller?,3,12,12,12,12,0.65279293,0.65279293,0.65279293,0.65279293
lpc18xx,What is the bit_width of TIM2_E field from EDGE register from EVENTROUTER peripheral for LPC18xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc18xx,What is the bit_offset of B14_0 field from PAL[3] register from LCD peripheral for LPC18xx microcontroller?,26,14,14,14,14,0.7225256,0.7225256,0.7225256,0.7225256
lpc18xx,What is the bit_width of CLRP023 field from CLR5 register from GPIO_PORT peripheral for LPC18xx microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
lpc18xx,What is the bit_width of IOCOND field from EV15_CTRL register from SCT peripheral for LPC18xx microcontroller?,2,16,1,16,1,0.5123863,0.5123863,0.80541563,0.80541563
lpc18xx,What is the description of ENA_16 field from PORT_ENA3 register from GPIO_GROUP_INT1 peripheral for LPC18xx microcontroller?,Enable port m pin for group interrupt. Bit n corresponds to pin GPIOm[n] of port m. 0 = the port m pin is disabled and does not contribute to the grouped interrupt. 1 = the port m pin is enabled and contributes to the grouped interrupt.,Enable for GPIO_16 Pin Interrupt 16/32 Mask for GPIO Port 3.,Enable Pin 16 of GPIO Group 3 Interrupt.,Enable for GPIO_16 Pin Interrupt 16/32 Mask for GPIO Port 3.,Enable Pin 16 of GPIO Group 3 Interrupt.,0.5283419,0.5283419,0.6419647,0.6419647
lpc18xx,What is the description of TXE field from ENDPTCTRL4 register from USB0 peripheral for LPC18xx microcontroller?,Tx endpoint enable An endpoint should be enabled only after it has been configured,Tx endpoint enable,Tx endpoint enable,Tx endpoint enable,Tx endpoint enable,0.84685487,0.84685487,0.84685487,0.84685487
lpc18xx,What is the bit_offset of SOFTSREQ0 field from SOFTSREQ register from GPDMA peripheral for LPC18xx microcontroller?,0,0x000,0,0x000,0,0.6484395,0.6484395,1.0000001,1.0000001
lpc18xx,What is the size of CLK_M3_USB1_CFG register from CCU1 peripheral for LPC18xx microcontroller?,32,0x808,0x4005 006C,0x808,0x4005 006C,0.33299994,0.33299994,0.30944088,0.30944088
lpc18xx,List all the fields of W[18] register from GPIO_PORT peripheral for LPC18xx microcontroller.,PWORD,PIN0,"DIR0, DIR1, DIR2, DIR3, DIR4, DIR5, DIR6, DIR7, MASK0, MASK1, MASK2, MASK3, MASK4, MASK5, MASK6, MASK7, PIN0, PIN1, PIN2, PIN3, PIN4, PIN5, PIN6, PIN7, MPIN0, MPIN1, MPIN2, MPIN3, MPIN4, MPIN5, MPIN6, MPIN7, SET0, SET1, SET2, SET3, SET4, SET5, SET6, SET7, CLR0, CLR1, CLR2, CLR3, CLR4, CLR5, CLR6, CLR7, WO0, WO1, WO2, WO3, WO4, WO5, WO6, WO7, DIRSET0, DIRSET1, DIRSET2, DIRSET3, DIRSET4, DIRSET5, DIRSET6, DIRSET7, MASKSET0, MASKSET1, MASKSET2, MASKSET3, MASKSET4, MASKSET5, MASKSET6, MASKSET7, PINSET0, PINSET1, PINSET2, PINSET3, PINSET4, PINSET5, PINSET6, PINSET7, MPINSET0, MPINSET1, MPINSET2, MPINSET3, MPINSET4, MPINSET5, MPINSET6, MPINSET7, SETSET0, SETSET1, SETSET2, SETSET3, SETSET4, SETSET5, SETSET6, SETSET7, CLRSET0, CLRSET1, CLRSET2, CLRSET3, CLRSET4, CLRSET5, CLRSET6, CLRSET7, WOSET0, WOSET1, WOSET2, WOSET3, WOSET4, WOSET5, WOSET6, WOSET7, DIRCLR0, DIRCLR1, DIRCLR2, DIRCLR3, DIRCLR4, DIRCLR5, DIRCLR6, DIRCLR7, MASKCLR0, MASKCLR1, MASKCLR2, MASKCLR3, MASKCLR4, MASKCLR5, MASKCLR6, MASKCLR7, PINCLR0, PINCLR1, PINCLR2, PINCLR3, PINCLR4, PINCLR5, PINCLR6, PINCLR7, MPINCLR0, MPINCLR1, MPINCLR2, MPINCLR3, MPINCLR4, MPINCLR5, MPINCLR6, MPINCLR7, SETCLR0, SETCLR1, SETCLR2, SETCLR3, SETCLR4, SETCLR5, SETCLR6, SETCLR7, CLRCLR0, CLRCLR1, CLRCLR2, CLRCLR3,",PIN0,"DIR0, DIR1, DIR2, DIR3, DIR4, DIR5, DIR6, DIR7, MASK0, MASK1, MASK2, MASK3, MASK4, MASK5, MASK6, MASK7, PIN0, PIN1, PIN2, PIN3, PIN4, PIN5, PIN6, PIN7, MPIN0, MPIN1, MPIN2, MPIN3, MPIN4, MPIN5, MPIN6, MPIN7, SET0, SET1, SET2, SET3, SET4, SET5, SET6, SET7, CLR0, CLR1, CLR2, CLR3, CLR4, CLR5, CLR6, CLR7, WO0, WO1, WO2, WO3, WO4, WO5, WO6, WO7, DIRSET0, DIRSET1, DIRSET2, DIRSET3, DIRSET4, DIRSET5, DIRSET6, DIRSET7, MASKSET0, MASKSET1, MASKSET2, MASKSET3, MASKSET4, MASKSET5, MASKSET6, MASKSET7, PINSET0, PINSET1, PINSET2, PINSET3, PINSET4, PINSET5, PINSET6, PINSET7, MPINSET0, MPINSET1, MPINSET2, MPINSET3, MPINSET4, MPINSET5, MPINSET6, MPINSET7, SETSET0, SETSET1, SETSET2, SETSET3, SETSET4, SETSET5, SETSET6, SETSET7, CLRSET0, CLRSET1, CLRSET2, CLRSET3, CLRSET4, CLRSET5, CLRSET6, CLRSET7, WOSET0, WOSET1, WOSET2, WOSET3, WOSET4, WOSET5, WOSET6, WOSET7, DIRCLR0, DIRCLR1, DIRCLR2, DIRCLR3, DIRCLR4, DIRCLR5, DIRCLR6, DIRCLR7, MASKCLR0, MASKCLR1, MASKCLR2, MASKCLR3, MASKCLR4, MASKCLR5, MASKCLR6, MASKCLR7, PINCLR0, PINCLR1, PINCLR2, PINCLR3, PINCLR4, PINCLR5, PINCLR6, PINCLR7, MPINCLR0, MPINCLR1, MPINCLR2, MPINCLR3, MPINCLR4, MPINCLR5, MPINCLR6, MPINCLR7, SETCLR0, SETCLR1, SETCLR2, SETCLR3, SETCLR4, SETCLR5, SETCLR6, SETCLR7, CLRCLR0, CLRCLR1, CLRCLR2, CLRCLR3,",0.27781734,0.27781734,0.22454718,0.22454718
lpc18xx,List all the fields of CLK_APB0_SSP0_STAT register from CCU2 peripheral for LPC18xx microcontroller.,"RUN, AUTO, WAKEUP","CLK_APB0_SSP0_RX_EN, CLK_APB0_SSP0_TX_EN, CLK_APB0_SSP0_RX_BUSY, CLK_APB0_SSP0_TX_BUSY, CLK_APB0_SSP0_RX_OVERRUN, CLK_APB0_SSP0_TX_UNDERRUN, CLK_APB0_SSP0_RX_FULL, CLK_APB0_SSP0_RX_EMPTY, CLK_APB0_SSP0_TX_FULL, CLK_APB0_SSP0_TX_EMPTY, CLK_APB0_SSP0_RX_DATA, CLK_APB0_SSP0_TX_DATA, CLK_APB0_SSP0_RX_DATA_LSB, CLK_APB0_SSP0_RX_DATA_MSB, CLK_APB0_SSP0_TX_DATA_LSB, CLK_APB0_SSP0_TX_DATA_MSB, CLK_APB0_SSP0_RX_DATA_BYTE, CLK_APB0_SSP0_TX_DATA_BYTE, CLK_APB0_SSP0_RX_DATA_BIT, CLK_APB0_SSP0_TX_DATA_BIT, CLK_APB0_SSP0_RX_DATA_BIT_LSB, CLK_APB0_SSP0_RX_DATA_BIT_MSB, CLK_APB0_SSP0_TX_DATA_BIT_LSB, CLK_APB0_SSP0_TX_DATA_BIT_MSB, CLK_APB0_SSP0_RX_DATA_BIT_BYTE, CLK_APB0_SSP0_TX_DATA_BIT_BYTE, CLK_APB0_SSP0_RX_DATA_BIT_BIT, CLK_APB0_SSP0_TX_DATA_BIT_BIT, CLK_APB0_SSP0_RX_DATA_BIT_BIT_LSB, CLK_APB0_SSP0_RX_DATA_BIT_BIT_MSB, CLK_APB0_SSP0_TX_DATA_BIT_BIT_LSB, CLK_APB0_SSP0_TX_DATA_BIT_BIT_MSB, CLK_APB0_SSP0_RX_DATA_BIT_BIT_BYTE, CLK_APB0_SSP0_TX_DATA_BIT_BIT_BYTE, CLK_APB0_SSP0_RX_DATA_BIT_BIT_BIT, CLK_APB0_SSP0_TX_DATA_BIT_BIT_BIT_LSB, CLK_APB0_SSP0_TX_DATA_BIT_BIT_BIT_MSB, CLK_APB0_SSP0_RX_DATA_BIT_BIT_BIT_BYTE, CLK_APB0_SSP0_TX_DATA_BIT_BIT_BIT_BYTE, CLK_APB","CLK_APB0_SSP0_STAT, TXFULL, RXFULL, TXEMPTY, RXEMPTY, TXBLOCK, RXBLOCK, TXERR, RXERR, TXABRT, RXABRT, TXBRK, RXBRK, TXIDLE, RXIDLE, TXACT, RXACT, TXFIN, RXFIN, TXDONE, RXDONE, TXUR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, T","CLK_APB0_SSP0_RX_EN, CLK_APB0_SSP0_TX_EN, CLK_APB0_SSP0_RX_BUSY, CLK_APB0_SSP0_TX_BUSY, CLK_APB0_SSP0_RX_OVERRUN, CLK_APB0_SSP0_TX_UNDERRUN, CLK_APB0_SSP0_RX_FULL, CLK_APB0_SSP0_RX_EMPTY, CLK_APB0_SSP0_TX_FULL, CLK_APB0_SSP0_TX_EMPTY, CLK_APB0_SSP0_RX_DATA, CLK_APB0_SSP0_TX_DATA, CLK_APB0_SSP0_RX_DATA_LSB, CLK_APB0_SSP0_RX_DATA_MSB, CLK_APB0_SSP0_TX_DATA_LSB, CLK_APB0_SSP0_TX_DATA_MSB, CLK_APB0_SSP0_RX_DATA_BYTE, CLK_APB0_SSP0_TX_DATA_BYTE, CLK_APB0_SSP0_RX_DATA_BIT, CLK_APB0_SSP0_TX_DATA_BIT, CLK_APB0_SSP0_RX_DATA_BIT_LSB, CLK_APB0_SSP0_RX_DATA_BIT_MSB, CLK_APB0_SSP0_TX_DATA_BIT_LSB, CLK_APB0_SSP0_TX_DATA_BIT_MSB, CLK_APB0_SSP0_RX_DATA_BIT_BYTE, CLK_APB0_SSP0_TX_DATA_BIT_BYTE, CLK_APB0_SSP0_RX_DATA_BIT_BIT, CLK_APB0_SSP0_TX_DATA_BIT_BIT, CLK_APB0_SSP0_RX_DATA_BIT_BIT_LSB, CLK_APB0_SSP0_RX_DATA_BIT_BIT_MSB, CLK_APB0_SSP0_TX_DATA_BIT_BIT_LSB, CLK_APB0_SSP0_TX_DATA_BIT_BIT_MSB, CLK_APB0_SSP0_RX_DATA_BIT_BIT_BYTE, CLK_APB0_SSP0_TX_DATA_BIT_BIT_BYTE, CLK_APB0_SSP0_RX_DATA_BIT_BIT_BIT, CLK_APB0_SSP0_TX_DATA_BIT_BIT_BIT_LSB, CLK_APB0_SSP0_TX_DATA_BIT_BIT_BIT_MSB, CLK_APB0_SSP0_RX_DATA_BIT_BIT_BIT_BYTE, CLK_APB0_SSP0_TX_DATA_BIT_BIT_BIT_BYTE, CLK_APB","CLK_APB0_SSP0_STAT, TXFULL, RXFULL, TXEMPTY, RXEMPTY, TXBLOCK, RXBLOCK, TXERR, RXERR, TXABRT, RXABRT, TXBRK, RXBRK, TXIDLE, RXIDLE, TXACT, RXACT, TXFIN, RXFIN, TXDONE, RXDONE, TXUR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, TXOR, RXOR, T",0.1720642,0.1720642,0.045922518,0.045922518
lpc18xx,What is the bit_width of STATEMSK20 field from EV1_STATE register from SCT peripheral for LPC18xx microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
lpc18xx,What is the bit_offset of PWORD field from W[42] register from GPIO_PORT peripheral for LPC18xx microcontroller?,0,0x10,42,0x10,42,0.6226061,0.6226061,0.4446735,0.4446735
lpc18xx,What is the address_offset of PIN4 register from GPIO_PORT peripheral for LPC18xx microcontroller?,0x2110,0x2008,0x2008,0x2008,0x2008,0.6621794,0.6621794,0.6621794,0.6621794
lpc18xx,What is the bit_width of POL_27 field from PORT_POL1 register from GPIO_GROUP_INT1 peripheral for LPC18xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc18xx,What is the description of POL_17 field from PORT_POL1 register from GPIO_GROUP_INT0 peripheral for LPC18xx microcontroller?,"Configure pin polarity of port m pins for group interrupt. Bit n corresponds to pin GPIOm[n] of port m. 0 = the pin is active LOW. If the level on this pin is LOW, the pin contributes to the group interrupt. 1 = the pin is active HIGH. If the level on this pin is HIGH, the pin contributes to the group interrupt.",Polarity of Pin 17 of Port 1 for Group 0 Interrupt Configuration.,"Polarity of Pin 17 of Port 1. 0 = Low Level Detect, 1 = High Level Detect.",Polarity of Pin 17 of Port 1 for Group 0 Interrupt Configuration.,"Polarity of Pin 17 of Port 1. 0 = Low Level Detect, 1 = High Level Detect.",0.80679625,0.80679625,0.48397446,0.48397446
lpc18xx,What is the address_offset of W[135] register from GPIO_PORT peripheral for LPC18xx microcontroller?,0x121c,0x135,0x8000,0x135,0x8000,0.7830237,0.7830237,0.583285,0.583285
lpc18xx,What is the bit_offset of SET15 field from OUT12_SET register from SCT peripheral for LPC18xx microcontroller?,15,28,28,28,28,0.6895826,0.6895826,0.6895826,0.6895826
lpc18xx,What is the address_offset of CRSR_IMG[184] register from LCD peripheral for LPC18xx microcontroller?,0xae0,0x40050070,0x40050000,0x40050070,0x40050000,0.6388179,0.6388179,0.6333238,0.6333238
lpc18xx,What is the bit_offset of CRSR_IMG field from CRSR_IMG[200] register from LCD peripheral for LPC18xx microcontroller?,0,0x100,0x100,0x100,0x100,0.63574564,0.63574564,0.63574564,0.63574564
lpc18xx,What is the description of ENA_21 field from PORT_ENA1 register from GPIO_GROUP_INT1 peripheral for LPC18xx microcontroller?,Enable port m pin for group interrupt. Bit n corresponds to pin GPIOm[n] of port m. 0 = the port m pin is disabled and does not contribute to the grouped interrupt. 1 = the port m pin is enabled and contributes to the grouped interrupt.,ENA21 — GPIO Port 21 Enable/Disable.,GPIO Port 21 Enable.,ENA21 — GPIO Port 21 Enable/Disable.,GPIO Port 21 Enable.,0.37148356,0.37148356,0.41592556,0.41592556
lpc18xx,What is the size of STATICWAITWR0 register from EMC peripheral for LPC18xx microcontroller?,None,0x4,0x4,0x4,0x4,0.37645102,0.37645102,0.37645102,0.37645102
lpc18xx,What is the bit_width of EPTNE3 field from ENDPTNAKEN register from USB0 peripheral for LPC18xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc18xx,What is the bit_width of AS field from USBSTS_H register from USB0 peripheral for LPC18xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc18xx,What is the description of I1 field from PAL[155] register from LCD peripheral for LPC18xx microcontroller?,"Intensity / unused bit. Can be used as the LSB of the R, G, and B inputs to a 6:6:6 TFT display, doubling the number of colors to 64K, where each color has two different intensities.","Invert output enable. 0x0 This bit selects the active polarity of the output enable signal in TFT mode. In this mode, the LCDENAB pin is used as an enable that indicates to the LCD panel when valid display data is available. In active display mode, data is driven onto the LCD data lines at the programmed edge of LCDDCLK when LCDENAB is in its active state. 0 = LCDENAB output pin is active HIGH in TFT mode. 1 = LCDENAB output pin is active LOW in TFT mode.",Invert Pixel Clock. 0x0 The I1 bit selects the polarity of the pixel clock on which the palette data is driven out onto the LCD data lines. 0 = Pixel clock is active HIGH. 1 = Pixel clock is active LOW.,"Invert output enable. 0x0 This bit selects the active polarity of the output enable signal in TFT mode. In this mode, the LCDENAB pin is used as an enable that indicates to the LCD panel when valid display data is available. In active display mode, data is driven onto the LCD data lines at the programmed edge of LCDDCLK when LCDENAB is in its active state. 0 = LCDENAB output pin is active HIGH in TFT mode. 1 = LCDENAB output pin is active LOW in TFT mode.",Invert Pixel Clock. 0x0 The I1 bit selects the polarity of the pixel clock on which the palette data is driven out onto the LCD data lines. 0 = Pixel clock is active HIGH. 1 = Pixel clock is active LOW.,0.42675912,0.42675912,0.45924684,0.45924684
lpc18xx,What is the bit_width of POL_2 field from PORT_POL2 register from GPIO_GROUP_INT1 peripheral for LPC18xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc18xx,What is the description of CLR7 field from OUT3_CLR register from SCT peripheral for LPC18xx microcontroller?,"A 1 in bit m selects event m to clear output n (or set it if SETCLRn = 0x1 or 0x2) event 0 = bit 0, event 1 = bit 1,..., event 15 = bit 15.",CLR7,CLR7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7,CLR7,CLR7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7 Output Clear Register 7,0.15070292,0.15070292,0.19282866,0.19282866
lpc18xx,What is the bit_offset of BI field from LSR register from USART0 peripheral for LPC18xx microcontroller?,4,15,1,15,1,0.58196014,0.58196014,0.768664,0.768664
lpc18xx,What is the bit_offset of PBYTE field from B[159] register from GPIO_PORT peripheral for LPC18xx microcontroller?,0,159,159,159,159,0.3264779,0.3264779,0.3264779,0.3264779
lpc18xx,What is the address_offset of PAL[85] register from LCD peripheral for LPC18xx microcontroller?,0x354,0x4000 8500,0x4000 8500,0x4000 8500,0x4000 8500,0.51444757,0.51444757,0.51444757,0.51444757
lpc18xx,What is the bit_offset of RNE field from SR register from SSP1 peripheral for LPC18xx microcontroller?,2,12,12,12,12,0.6423191,0.6423191,0.6423191,0.6423191
lpc18xx,What is the address_offset of CLK_M3_ETHERNET_STAT register from CCU1 peripheral for LPC18xx microcontroller?,0x424,0x4005 006C,0x804,0x4005 006C,0x804,0.70389783,0.70389783,0.8063526,0.8063526
lpc18xx,What is the description of ENA_29 field from PORT_ENA3 register from GPIO_GROUP_INT1 peripheral for LPC18xx microcontroller?,Enable port m pin for group interrupt. Bit n corresponds to pin GPIOm[n] of port m. 0 = the port m pin is disabled and does not contribute to the grouped interrupt. 1 = the port m pin is enabled and contributes to the grouped interrupt.,Port 3 pin 29 enable.,Ethernet interrupt enable for port 3.,Port 3 pin 29 enable.,Ethernet interrupt enable for port 3.,0.37275687,0.37275687,0.5353167,0.5353167
lpc18xx,What is the bit_offset of CLRP05 field from CLR7 register from GPIO_PORT peripheral for LPC18xx microcontroller?,5,5,20,5,20,1.0000001,1.0000001,0.64838886,0.64838886
lpc18xx,What is the description of RS485DLY register from USART3 peripheral for LPC18xx microcontroller?,RS-485/EIA-485 direction control delay.,RS485 Delay value register. . . . . . 1034,RS485 Delay value register. . . . . . 1033 38.6.18 USART RS485 Address Match register . . . 1033 38.6.19 USART RS485 Delay value register. . . . . . 1034 Chapter 39: LPC18xx UART1,RS485 Delay value register. . . . . . 1034,RS485 Delay value register. . . . . . 1033 38.6.18 USART RS485 Address Match register . . . 1033 38.6.19 USART RS485 Delay value register. . . . . . 1034 Chapter 39: LPC18xx UART1,0.7005148,0.7005148,0.56495386,0.56495386
lpc18xx,What is the bit_offset of POL_6 field from PORT_POL6 register from GPIO_GROUP_INT1 peripheral for LPC18xx microcontroller?,6,0,24,0,24,0.5109592,0.5109592,0.7281065,0.7281065
lpc18xx,What is the bit_width of ADC field from HCCPARAMS register from USB0 peripheral for LPC18xx microcontroller?,1,10,10,10,10,0.61559385,0.61559385,0.61559385,0.61559385
lpc18xx,What is the address_offset of CLK_SPIFI_CFG register from CCU1 peripheral for LPC18xx microcontroller?,0x300,0x3FC,0x408,0x3FC,0x408,0.64294446,0.64294446,0.7421887,0.7421887
lpc18xx,What is the bit_width of CLRP09 field from CLR2 register from GPIO_PORT peripheral for LPC18xx microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
lpc18xx,What is the bit_offset of MPORTP30 field from MPIN3 register from GPIO_PORT peripheral for LPC18xx microcontroller?,30,0x1e,20,0x1e,20,0.3291238,0.3291238,0.7067647,0.7067647
lpc18xx,What is the bit_offset of MODE field from SFSPF_4 register from SCU peripheral for LPC18xx microcontroller?,0,0x10,0,0x10,0,0.6226061,0.6226061,1.0000001,1.0000001
lpc18xx,What is the description of PORT6 field from PIN5 register from GPIO_PORT peripheral for LPC18xx microcontroller?,"Reads pin states or loads output bits (bit 0 = GPIOm[0], bit 1 = GPIOm[1], ..., bit 31 = GPIOm[31]). 0 = Read: pin is low; write: clear output bit. 1 = Read: pin is high; write: set output bit.",PORT6,Port 6 Pin Value Access Register,PORT6,Port 6 Pin Value Access Register,0.10058972,0.10058972,0.32890144,0.32890144
lpc18xx,What is the bit_width of ENA_18 field from PORT_ENA6 register from GPIO_GROUP_INT0 peripheral for LPC18xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc18xx,What is the description of IMAT2 field from INTEN register from MCPWM peripheral for LPC18xx microcontroller?,Match interrupt for channel 2.,Interrupt Mask for Capture Interrupt Flag for Channel 2.,ICE2_F,Interrupt Mask for Capture Interrupt Flag for Channel 2.,ICE2_F,0.7368213,0.7368213,0.12101008,0.12101008
lpc18xx,What is the address_offset of CRSR_IMG[128] register from LCD peripheral for LPC18xx microcontroller?,0xa00,0x1000,0x1000,0x1000,0x1000,0.7778549,0.7778549,0.7778549,0.7778549
lpc18xx,What is the bit_width of FIFOENABLE field from IIR register from USART2 peripheral for LPC18xx microcontroller?,2,1,1,1,1,0.80541563,0.80541563,0.80541563,0.80541563
lpc18xx,What is the description of BERMIS field from INTSTAT register from LCD peripheral for LPC18xx microcontroller?,AHB master bus error masked interrupt status. Set when the both the BERRAW bit in the INTRAW register and the BERIM bit in the INTMSK register are set.,BERMIS Bit Error Missing Interrupt Status.,BERMIS Bit Error Masked Interrupt Status.,BERMIS Bit Error Missing Interrupt Status.,BERMIS Bit Error Masked Interrupt Status.,0.6064917,0.6064917,0.64429533,0.64429533
lpc18xx,What is the size of CLK_M3_TIMER2_CFG register from CCU1 peripheral for LPC18xx microcontroller?,32,0x20,32,0x20,32,0.40289915,0.40289915,0.9999999,0.9999999
lpc18xx,What is the size of RESET_EXT_STAT55 register from RGU peripheral for LPC18xx microcontroller?,32,0x4E4,32,0x4E4,32,0.3216651,0.3216651,0.9999999,0.9999999
lpc18xx,What is the description of B[156] register from GPIO_PORT peripheral for LPC18xx microcontroller?,Byte pin registers port 0 to 5; pins PIOn_0 to PIOn_31,PORT_POL0,PORT_POL0 register access bit.,PORT_POL0,PORT_POL0 register access bit.,0.44052154,0.44052154,0.5887962,0.5887962
lpc18xx,What is the description of FES field from SYNCCTRL register from USART3 peripheral for LPC18xx microcontroller?,Edge sampling.,FES,FES,FES,FES,0.110611126,0.110611126,0.110611126,0.110611126
lpc18xx,What is the size of CRSR_IMG[190] register from LCD peripheral for LPC18xx microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
lpc18xx,What is the size of W[79] register from GPIO_PORT peripheral for LPC18xx microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
lpc18xx,What is the bit_width of PORT10 field from PIN7 register from GPIO_PORT peripheral for LPC18xx microcontroller?,1,32,10,32,10,0.49268645,0.49268645,0.61559385,0.61559385
lpc18xx,What is the description of TXE field from ENDPTCTRL2 register from USB0 peripheral for LPC18xx microcontroller?,Tx endpoint enable An endpoint should be enabled only after it has been configured,Tx endpoint enable,Tx endpoint enable,Tx endpoint enable,Tx endpoint enable,0.84685487,0.84685487,0.84685487,0.84685487
lpc18xx,What is the bit_offset of SET11 field from OUT14_SET register from SCT peripheral for LPC18xx microcontroller?,11,28,11,28,11,0.5530411,0.5530411,0.9999999,0.9999999
lpc18xx,What is the description of PAL[53] register from LCD peripheral for LPC18xx microcontroller?,256x16-bit Color Palette registers,27.6.53 Palette RAM 53 register.,256x16 bit wide palette RAM gray or color value.,27.6.53 Palette RAM 53 register.,256x16 bit wide palette RAM gray or color value.,0.51948285,0.51948285,0.72927463,0.72927463
lpc18xx,What is the description of DIRP29 field from DIR5 register from GPIO_PORT peripheral for LPC18xx microcontroller?,"Selects pin direction for pin GPIOm[n] (bit 0 = GPIOm[0], bit 1 = GPIOm[1], ..., bit 31 = GPIOm[31]). 0 = input. 1 = output.",DIRP29,Port 29 Pin 0-31 Mask Register Access Enable,DIRP29,Port 29 Pin 0-31 Mask Register Access Enable,0.056105763,0.056105763,0.32069975,0.32069975
lpc18xx,What is the size of CAPCTRL3 register from SCT peripheral for LPC18xx microcontroller?,None,32,16,32,16,0.43902802,0.43902802,0.4124743,0.4124743
lpc18xx,What is the description of AUTO field from CLK_USB0_CFG register from CCU1 peripheral for LPC18xx microcontroller?,Auto (AHB disable mechanism) enable,Automatic Clock Gating Enable,Automatic start of signature generation,Automatic Clock Gating Enable,Automatic start of signature generation,0.46254689,0.46254689,0.16917393,0.16917393
lpc18xx,What is the bit_width of STATEMSK17 field from EV4_STATE register from SCT peripheral for LPC18xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc18xx,What is the bit_width of NOTP25 field from NOT7 register from GPIO_PORT peripheral for LPC18xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc18xx,What is the size of CAPCTRL2 register from SCT peripheral for LPC18xx microcontroller?,None,16,16,16,16,0.4124743,0.4124743,0.4124743,0.4124743
lpc18xx,What is the bit_width of EZI field from SFSP6_4 register from SCU peripheral for LPC18xx microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
lpc18xx,What is the bit_width of INTERRSTAT4 field from INTERRSTAT register from GPDMA peripheral for LPC18xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc18xx,What is the bit_width of B14_0 field from PAL[148] register from LCD peripheral for LPC18xx microcontroller?,5,16,1,16,1,0.5548755,0.5548755,0.6379259,0.6379259
lpc18xx,What is the size of CRSR_IMG[239] register from LCD peripheral for LPC18xx microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
lpc18xx,What is the description of EPUN field from SFSP8_7 register from SCU peripheral for LPC18xx microcontroller?,"Disable pull-up resistor at pad. By default, the pull-up resistor is enabled at reset.",0x324,0x324,0x324,0x324,0.08493694,0.08493694,0.08493694,0.08493694
lpc18xx,What is the address_offset of W[192] register from GPIO_PORT peripheral for LPC18xx microcontroller?,0x1300,0x2000,0x2000,0x2000,0x2000,0.68830943,0.68830943,0.68830943,0.68830943
lpc18xx,List all the fields of W[124] register from GPIO_PORT peripheral for LPC18xx microcontroller.,PWORD,PIN0,"DIR0, DIR1, DIR2, DIR3, DIR4, DIR5, DIR6, DIR7, MASK0, MASK1, MASK2, MASK3, MASK4, MASK5, MASK6, MASK7, PIN0, PIN1, PIN2, PIN3, PIN4, PIN5, PIN6, PIN7, MPIN0, MPIN1, MPIN2, MPIN3, MPIN4, MPIN5, MPIN6, MPIN7, SET0, SET1, SET2, SET3, SET4, SET5, SET6, SET7, CLR0, CLR1, CLR2, CLR3, CLR4, CLR5, CLR6, CLR7, WO0, WO1, WO2, WO3, WO4, WO5, WO6, WO7, DIRSET0, DIRSET1, DIRSET2, DIRSET3, DIRSET4, DIRSET5, DIRSET6, DIRSET7, MASKSET0, MASKSET1, MASKSET2, MASKSET3, MASKSET4, MASKSET5, MASKSET6, MASKSET7, PINSET0, PINSET1, PINSET2, PINSET3, PINSET4, PINSET5, PINSET6, PINSET7, MPINSET0, MPINSET1, MPINSET2, MPINSET3, MPINSET4, MPINSET5, MPINSET6, MPINSET7, SETSET0, SETSET1, SETSET2, SETSET3, SETSET4, SETSET5, SETSET6, SETSET7, CLRSET0, CLRSET1, CLRSET2, CLRSET3, CLRSET4, CLRSET5, CLRSET6, CLRSET7, WOSET0, WOSET1, WOSET2, WOSET3, WOSET4, WOSET5, WOSET6, WOSET7, DIRCLR0, DIRCLR1, DIRCLR2, DIRCLR3, DIRCLR4, DIRCLR5, DIRCLR6, DIRCLR7, MASKCLR0, MASKCLR1, MASKCLR2, MASKCLR3, MASKCLR4, MASKCLR5, MASKCLR6, MASKCLR7, PINCLR0, PINCLR1, PINCLR2, PINCLR3, PINCLR4, PINCLR5, PINCLR6, PINCLR7, MPINCLR0, MPINCLR1, MPINCLR2, MPINCLR3, MPINCLR4, MPINCLR5, MPINCLR6, MPINCLR7, SETCLR0, SETCLR1, SETCLR2, SETCLR3, SETCLR4, SETCLR5, SETCLR6, SETCLR7, CLRCLR0, CLRCLR1, CLRCLR2, CLRCLR3,",PIN0,"DIR0, DIR1, DIR2, DIR3, DIR4, DIR5, DIR6, DIR7, MASK0, MASK1, MASK2, MASK3, MASK4, MASK5, MASK6, MASK7, PIN0, PIN1, PIN2, PIN3, PIN4, PIN5, PIN6, PIN7, MPIN0, MPIN1, MPIN2, MPIN3, MPIN4, MPIN5, MPIN6, MPIN7, SET0, SET1, SET2, SET3, SET4, SET5, SET6, SET7, CLR0, CLR1, CLR2, CLR3, CLR4, CLR5, CLR6, CLR7, WO0, WO1, WO2, WO3, WO4, WO5, WO6, WO7, DIRSET0, DIRSET1, DIRSET2, DIRSET3, DIRSET4, DIRSET5, DIRSET6, DIRSET7, MASKSET0, MASKSET1, MASKSET2, MASKSET3, MASKSET4, MASKSET5, MASKSET6, MASKSET7, PINSET0, PINSET1, PINSET2, PINSET3, PINSET4, PINSET5, PINSET6, PINSET7, MPINSET0, MPINSET1, MPINSET2, MPINSET3, MPINSET4, MPINSET5, MPINSET6, MPINSET7, SETSET0, SETSET1, SETSET2, SETSET3, SETSET4, SETSET5, SETSET6, SETSET7, CLRSET0, CLRSET1, CLRSET2, CLRSET3, CLRSET4, CLRSET5, CLRSET6, CLRSET7, WOSET0, WOSET1, WOSET2, WOSET3, WOSET4, WOSET5, WOSET6, WOSET7, DIRCLR0, DIRCLR1, DIRCLR2, DIRCLR3, DIRCLR4, DIRCLR5, DIRCLR6, DIRCLR7, MASKCLR0, MASKCLR1, MASKCLR2, MASKCLR3, MASKCLR4, MASKCLR5, MASKCLR6, MASKCLR7, PINCLR0, PINCLR1, PINCLR2, PINCLR3, PINCLR4, PINCLR5, PINCLR6, PINCLR7, MPINCLR0, MPINCLR1, MPINCLR2, MPINCLR3, MPINCLR4, MPINCLR5, MPINCLR6, MPINCLR7, SETCLR0, SETCLR1, SETCLR2, SETCLR3, SETCLR4, SETCLR5, SETCLR6, SETCLR7, CLRCLR0, CLRCLR1, CLRCLR2, CLRCLR3,",0.27781734,0.27781734,0.22454718,0.22454718
lpc18xx,What is the bit_offset of TSEG1 field from BT register from C_CAN0 peripheral for LPC18xx microcontroller?,8,10,0,10,0,0.70526737,0.70526737,0.5250482,0.5250482
lpc18xx,What is the description of SFSPE_10 register from SCU peripheral for LPC18xx microcontroller?,Pin configuration register for pins PE,Pin configuration register for pin PE_10,Pin configuration register for pin PE_10,Pin configuration register for pin PE_10,Pin configuration register for pin PE_10,0.9157448,0.9157448,0.9157448,0.9157448
lpc18xx,What is the description of G14_0 field from PAL[250] register from LCD peripheral for LPC18xx microcontroller?,Green palette data.,"IOE Invert output enable. 0x0 This bit selects the active polarity of the output enable signal in TFT mode. In this mode, the LCDENAB pin is used as an enable that indicates to the LCD panel when valid display data is available. In active display mode, data is driven onto the LCD data lines at the programmed edge of LCDDCLK when LCDENAB is in its active state. 0 = LCDENAB output pin is active HIGH in TFT mode. 1 = LCDENAB output pin is active LOW in TFT mode.",G14 Gamma 14th coefficient.,"IOE Invert output enable. 0x0 This bit selects the active polarity of the output enable signal in TFT mode. In this mode, the LCDENAB pin is used as an enable that indicates to the LCD panel when valid display data is available. In active display mode, data is driven onto the LCD data lines at the programmed edge of LCDDCLK when LCDENAB is in its active state. 0 = LCDENAB output pin is active HIGH in TFT mode. 1 = LCDENAB output pin is active LOW in TFT mode.",G14 Gamma 14th coefficient.,0.07715529,0.07715529,0.17606664,0.17606664
lpc18xx,List all the fields of PAL[36] register from LCD peripheral for LPC18xx microcontroller.,"R04_0, G04_0, B04_0, I0, R14_0, G14_0, B14_0, I1","0-31, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 2","0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 17","0-31, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 256, 2","0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 17",0.275819,0.275819,0.335266,0.335266
lpc18xx,What is the description of CLRP00 field from CLR2 register from GPIO_PORT peripheral for LPC18xx microcontroller?,Clear output bits: 0 = No operation. 1 = Clear output bit.,CLRP00,CLRP00,CLRP00,CLRP00,0.14285854,0.14285854,0.14285854,0.14285854
lpc18xx,What is the bit_width of CAP1FE field from CCR register from TIMER1 peripheral for LPC18xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc18xx,What is the description of STATEMSK7 field from EV9_STATE register from SCT peripheral for LPC18xx microcontroller?,"If bit m is one, event n (n= 0 to 15) happens in state m of the counter selected by the HEVENT bit (m = state number; state 0 = bit 0, state 1= bit 1,..., state 31 = bit 31).",State Mask 7,State Mask 7,State Mask 7,State Mask 7,0.20845973,0.20845973,0.20845973,0.20845973
lpc18xx,What is the size of ADOM register from RTC peripheral for LPC18xx microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
lpc18xx,What is the bit_width of MASKP21 field from MASK3 register from GPIO_PORT peripheral for LPC18xx microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc18xx,What is the size of PAL[98] register from LCD peripheral for LPC18xx microcontroller?,None,16,16,16,16,0.4124743,0.4124743,0.4124743,0.4124743
lpc18xx,What is the description of POL_25 field from PORT_POL2 register from GPIO_GROUP_INT0 peripheral for LPC18xx microcontroller?,"Configure pin polarity of port m pins for group interrupt. Bit n corresponds to pin GPIOm[n] of port m. 0 = the pin is active LOW. If the level on this pin is LOW, the pin contributes to the group interrupt. 1 = the pin is active HIGH. If the level on this pin is HIGH, the pin contributes to the group interrupt.",GPIO Port 25 Polarity Select for Group 0 Interrupt Generation.,"Polarity of Pin 25 of GPIO Port 2. 0 = Low Level Active, 1 = High Level Active.",GPIO Port 25 Polarity Select for Group 0 Interrupt Generation.,"Polarity of Pin 25 of GPIO Port 2. 0 = Low Level Active, 1 = High Level Active.",0.6939589,0.6939589,0.49089885,0.49089885
lpc18xx,What is the description of EZI field from SFSPC_1 register from SCU peripheral for LPC18xx microcontroller?,Input buffer enable. The input buffer is disabled by default at reset and must be enabled for receiving.,EZI  data input to core,EZI input to core 0-bit,EZI  data input to core,EZI input to core 0-bit,0.22372815,0.22372815,0.24527381,0.24527381
lpc18xx,What is the bit_offset of B04_0 field from PAL[87] register from LCD peripheral for LPC18xx microcontroller?,10,24,0,24,0,0.5860137,0.5860137,0.5376147,0.5376147
lpc18xx,What is the bit_width of B04_0 field from PAL[192] register from LCD peripheral for LPC18xx microcontroller?,5,4,1,4,1,0.804348,0.804348,0.6379259,0.6379259
lpc18xx,What is the description of AUTO field from CLK_APB2_USART2_CFG register from CCU2 peripheral for LPC18xx microcontroller?,Auto (AHB disable mechanism) enable,AUTO,AUTOLIMIT_L,AUTO,AUTOLIMIT_L,0.33861125,0.33861125,0.33217955,0.33217955
