Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Feb 13 20:53:01 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                                                                 WorstPath to Src                                                                                                                |                                                                                                                     Path #1                                                                                                                     |                                                                                                                WorstPath from Dst                                                                                                               |
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                                                                                                                                                                          12.500 |                                                                                                                                                                                                                                          12.500 |                                                                                                                                                                                                                                          12.500 |
| Path Delay                |                                                                                                                                                                                                                                          19.783 |                                                                                                                                                                                                                                          19.821 |                                                                                                                                                                                                                                          19.786 |
| Logic Delay               | 5.460(28%)                                                                                                                                                                                                                                      | 5.591(29%)                                                                                                                                                                                                                                      | 5.535(28%)                                                                                                                                                                                                                                      |
| Net Delay                 | 14.323(72%)                                                                                                                                                                                                                                     | 14.230(71%)                                                                                                                                                                                                                                     | 14.251(72%)                                                                                                                                                                                                                                     |
| Clock Skew                |                                                                                                                                                                                                                                          -0.120 |                                                                                                                                                                                                                                          -0.094 |                                                                                                                                                                                                                                          -0.104 |
| Slack                     |                                                                                                                                                                                                                                          -7.412 |                                                                                                                                                                                                                                          -7.424 |                                                                                                                                                                                                                                          -7.399 |
| Timing Exception          |                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                 |
| Bounding Box Size         | 9% x 3%                                                                                                                                                                                                                                         | 9% x 3%                                                                                                                                                                                                                                         | 9% x 3%                                                                                                                                                                                                                                         |
| Clock Region Distance     | (0, 0)                                                                                                                                                                                                                                          | (0, 0)                                                                                                                                                                                                                                          | (0, 0)                                                                                                                                                                                                                                          |
| Cumulative Fanout         |                                                                                                                                                                                                                                             430 |                                                                                                                                                                                                                                             441 |                                                                                                                                                                                                                                             423 |
| Fixed Loc                 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                               0 |
| Fixed Route               |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                               0 |
| Hold Fix Detour           |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                               0 |
| Combined LUT Pairs        |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                               0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                                                                                    | Safely Timed                                                                                                                                                                                                                                    | Safely Timed                                                                                                                                                                                                                                    |
| Logic Levels              |                                                                                                                                                                                                                                              46 |                                                                                                                                                                                                                                              46 |                                                                                                                                                                                                                                              46 |
| Routes                    |                                                                                                                                                                                                                                              46 |                                                                                                                                                                                                                                              46 |                                                                                                                                                                                                                                              46 |
| Logical Path              | FDSE LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT4 LUT3 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 FDSE | FDSE LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT4 LUT3 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 FDSE | FDSE LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT4 LUT3 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 FDSE |
| Start Point Clock         | clk                                                                                                                                                                                                                                             | clk                                                                                                                                                                                                                                             | clk                                                                                                                                                                                                                                             |
| End Point Clock           | clk                                                                                                                                                                                                                                             | clk                                                                                                                                                                                                                                             | clk                                                                                                                                                                                                                                             |
| DSP Block                 | None                                                                                                                                                                                                                                            | None                                                                                                                                                                                                                                            | None                                                                                                                                                                                                                                            |
| BRAM                      | None                                                                                                                                                                                                                                            | None                                                                                                                                                                                                                                            | None                                                                                                                                                                                                                                            |
| IO Crossings              |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                               0 |
| SLR Crossings             |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                               0 |
| PBlocks                   |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                               0 |
| High Fanout               |                                                                                                                                                                                                                                              56 |                                                                                                                                                                                                                                              65 |                                                                                                                                                                                                                                              49 |
| Dont Touch                |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                               0 |
| Mark Debug                |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                               0 |
| Start Point Pin Primitive | FDSE/C                                                                                                                                                                                                                                          | FDSE/C                                                                                                                                                                                                                                          | FDSE/C                                                                                                                                                                                                                                          |
| End Point Pin Primitive   | FDSE/D                                                                                                                                                                                                                                          | FDSE/D                                                                                                                                                                                                                                          | FDSE/D                                                                                                                                                                                                                                          |
| Start Point Pin           | sr_p.sr_1_15.pt[2]/C                                                                                                                                                                                                                            | sr_p.sr_1_15.pt[3]/C                                                                                                                                                                                                                            | sr_p.sr_1_15.pt[0]/C                                                                                                                                                                                                                            |
| End Point Pin             | sr_p.sr_1_15.pt[3]/D                                                                                                                                                                                                                            | sr_p.sr_1_15.pt[0]/D                                                                                                                                                                                                                            | sr_p.sr_1_15.pt[3]/D                                                                                                                                                                                                                            |
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                                                                        WorstPath to Src                                                                                                                        |                                                                                                                     Path #2                                                                                                                     |                                                                                                                WorstPath from Dst                                                                                                               |
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                                                                                                                                                                                         12.500 |                                                                                                                                                                                                                                          12.500 |                                                                                                                                                                                                                                          12.500 |
| Path Delay                |                                                                                                                                                                                                                                                         19.768 |                                                                                                                                                                                                                                          19.783 |                                                                                                                                                                                                                                          19.821 |
| Logic Delay               | 5.339(28%)                                                                                                                                                                                                                                                     | 5.460(28%)                                                                                                                                                                                                                                      | 5.591(29%)                                                                                                                                                                                                                                      |
| Net Delay                 | 14.429(72%)                                                                                                                                                                                                                                                    | 14.323(72%)                                                                                                                                                                                                                                     | 14.230(71%)                                                                                                                                                                                                                                     |
| Clock Skew                |                                                                                                                                                                                                                                                         -0.097 |                                                                                                                                                                                                                                          -0.120 |                                                                                                                                                                                                                                          -0.094 |
| Slack                     |                                                                                                                                                                                                                                                         -7.374 |                                                                                                                                                                                                                                          -7.412 |                                                                                                                                                                                                                                          -7.424 |
| Timing Exception          |                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                 |
| Bounding Box Size         | 10% x 3%                                                                                                                                                                                                                                                       | 9% x 3%                                                                                                                                                                                                                                         | 9% x 3%                                                                                                                                                                                                                                         |
| Clock Region Distance     | (0, 0)                                                                                                                                                                                                                                                         | (0, 0)                                                                                                                                                                                                                                          | (0, 0)                                                                                                                                                                                                                                          |
| Cumulative Fanout         |                                                                                                                                                                                                                                                            400 |                                                                                                                                                                                                                                             430 |                                                                                                                                                                                                                                             441 |
| Fixed Loc                 |                                                                                                                                                                                                                                                              0 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                               0 |
| Fixed Route               |                                                                                                                                                                                                                                                              0 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                               0 |
| Hold Fix Detour           |                                                                                                                                                                                                                                                              0 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                               0 |
| Combined LUT Pairs        |                                                                                                                                                                                                                                                              0 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                               0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                                                                                                   | Safely Timed                                                                                                                                                                                                                                    | Safely Timed                                                                                                                                                                                                                                    |
| Logic Levels              |                                                                                                                                                                                                                                                             49 |                                                                                                                                                                                                                                              46 |                                                                                                                                                                                                                                              46 |
| Routes                    |                                                                                                                                                                                                                                                             49 |                                                                                                                                                                                                                                              46 |                                                                                                                                                                                                                                              46 |
| Logical Path              | FDRE LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT4 LUT4 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT4 LUT4 LUT4 LUT6 LUT6 FDSE | FDSE LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT4 LUT3 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 FDSE | FDSE LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT4 LUT3 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 FDSE |
| Start Point Clock         | clk                                                                                                                                                                                                                                                            | clk                                                                                                                                                                                                                                             | clk                                                                                                                                                                                                                                             |
| End Point Clock           | clk                                                                                                                                                                                                                                                            | clk                                                                                                                                                                                                                                             | clk                                                                                                                                                                                                                                             |
| DSP Block                 | None                                                                                                                                                                                                                                                           | None                                                                                                                                                                                                                                            | None                                                                                                                                                                                                                                            |
| BRAM                      | None                                                                                                                                                                                                                                                           | None                                                                                                                                                                                                                                            | None                                                                                                                                                                                                                                            |
| IO Crossings              |                                                                                                                                                                                                                                                              0 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                               0 |
| SLR Crossings             |                                                                                                                                                                                                                                                              0 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                               0 |
| PBlocks                   |                                                                                                                                                                                                                                                              0 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                               0 |
| High Fanout               |                                                                                                                                                                                                                                                             45 |                                                                                                                                                                                                                                              56 |                                                                                                                                                                                                                                              65 |
| Dont Touch                |                                                                                                                                                                                                                                                              0 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                               0 |
| Mark Debug                |                                                                                                                                                                                                                                                              0 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                               0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                                                                                                         | FDSE/C                                                                                                                                                                                                                                          | FDSE/C                                                                                                                                                                                                                                          |
| End Point Pin Primitive   | FDSE/D                                                                                                                                                                                                                                                         | FDSE/D                                                                                                                                                                                                                                          | FDSE/D                                                                                                                                                                                                                                          |
| Start Point Pin           | sr_p.sr_1_11.pt_ret_15/C                                                                                                                                                                                                                                       | sr_p.sr_1_15.pt[2]/C                                                                                                                                                                                                                            | sr_p.sr_1_15.pt[3]/C                                                                                                                                                                                                                            |
| End Point Pin             | sr_p.sr_1_15.pt[2]/D                                                                                                                                                                                                                                           | sr_p.sr_1_15.pt[3]/D                                                                                                                                                                                                                            | sr_p.sr_1_15.pt[0]/D                                                                                                                                                                                                                            |
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                                                    WorstPath to Src                                                                                                    |                                                                                                                             Path #3                                                                                                                            |                                                                                                                WorstPath from Dst                                                                                                               |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                                                                                                                                                 12.500 |                                                                                                                                                                                                                                                         12.500 |                                                                                                                                                                                                                                          12.500 |
| Path Delay                |                                                                                                                                                                                                                 18.643 |                                                                                                                                                                                                                                                         19.768 |                                                                                                                                                                                                                                          19.783 |
| Logic Delay               | 4.966(27%)                                                                                                                                                                                                             | 5.339(28%)                                                                                                                                                                                                                                                     | 5.460(28%)                                                                                                                                                                                                                                      |
| Net Delay                 | 13.677(73%)                                                                                                                                                                                                            | 14.429(72%)                                                                                                                                                                                                                                                    | 14.323(72%)                                                                                                                                                                                                                                     |
| Clock Skew                |                                                                                                                                                                                                                 -0.117 |                                                                                                                                                                                                                                                         -0.097 |                                                                                                                                                                                                                                          -0.120 |
| Slack                     |                                                                                                                                                                                                                 -6.269 |                                                                                                                                                                                                                                                         -7.374 |                                                                                                                                                                                                                                          -7.412 |
| Timing Exception          |                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                 |
| Bounding Box Size         | 9% x 3%                                                                                                                                                                                                                | 10% x 3%                                                                                                                                                                                                                                                       | 9% x 3%                                                                                                                                                                                                                                         |
| Clock Region Distance     | (0, 0)                                                                                                                                                                                                                 | (0, 0)                                                                                                                                                                                                                                                         | (0, 0)                                                                                                                                                                                                                                          |
| Cumulative Fanout         |                                                                                                                                                                                                                    421 |                                                                                                                                                                                                                                                            400 |                                                                                                                                                                                                                                             430 |
| Fixed Loc                 |                                                                                                                                                                                                                      0 |                                                                                                                                                                                                                                                              0 |                                                                                                                                                                                                                                               0 |
| Fixed Route               |                                                                                                                                                                                                                      0 |                                                                                                                                                                                                                                                              0 |                                                                                                                                                                                                                                               0 |
| Hold Fix Detour           |                                                                                                                                                                                                                      0 |                                                                                                                                                                                                                                                              0 |                                                                                                                                                                                                                                               0 |
| Combined LUT Pairs        |                                                                                                                                                                                                                      0 |                                                                                                                                                                                                                                                              0 |                                                                                                                                                                                                                                               0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                                                           | Safely Timed                                                                                                                                                                                                                                                   | Safely Timed                                                                                                                                                                                                                                    |
| Logic Levels              |                                                                                                                                                                                                                     41 |                                                                                                                                                                                                                                                             49 |                                                                                                                                                                                                                                              46 |
| Routes                    |                                                                                                                                                                                                                     41 |                                                                                                                                                                                                                                                             49 |                                                                                                                                                                                                                                              46 |
| Logical Path              | FDSE LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT4 LUT3 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 FDRE | FDRE LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT4 LUT4 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT4 LUT4 LUT4 LUT6 LUT6 FDSE | FDSE LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT4 LUT3 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 FDSE |
| Start Point Clock         | clk                                                                                                                                                                                                                    | clk                                                                                                                                                                                                                                                            | clk                                                                                                                                                                                                                                             |
| End Point Clock           | clk                                                                                                                                                                                                                    | clk                                                                                                                                                                                                                                                            | clk                                                                                                                                                                                                                                             |
| DSP Block                 | None                                                                                                                                                                                                                   | None                                                                                                                                                                                                                                                           | None                                                                                                                                                                                                                                            |
| BRAM                      | None                                                                                                                                                                                                                   | None                                                                                                                                                                                                                                                           | None                                                                                                                                                                                                                                            |
| IO Crossings              |                                                                                                                                                                                                                      0 |                                                                                                                                                                                                                                                              0 |                                                                                                                                                                                                                                               0 |
| SLR Crossings             |                                                                                                                                                                                                                      0 |                                                                                                                                                                                                                                                              0 |                                                                                                                                                                                                                                               0 |
| PBlocks                   |                                                                                                                                                                                                                      0 |                                                                                                                                                                                                                                                              0 |                                                                                                                                                                                                                                               0 |
| High Fanout               |                                                                                                                                                                                                                     56 |                                                                                                                                                                                                                                                             45 |                                                                                                                                                                                                                                              56 |
| Dont Touch                |                                                                                                                                                                                                                      0 |                                                                                                                                                                                                                                                              0 |                                                                                                                                                                                                                                               0 |
| Mark Debug                |                                                                                                                                                                                                                      0 |                                                                                                                                                                                                                                                              0 |                                                                                                                                                                                                                                               0 |
| Start Point Pin Primitive | FDSE/C                                                                                                                                                                                                                 | FDRE/C                                                                                                                                                                                                                                                         | FDSE/C                                                                                                                                                                                                                                          |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                                                                 | FDSE/D                                                                                                                                                                                                                                                         | FDSE/D                                                                                                                                                                                                                                          |
| Start Point Pin           | sr_p.sr_1_15.pt[2]/C                                                                                                                                                                                                   | sr_p.sr_1_11.pt_ret_15/C                                                                                                                                                                                                                                       | sr_p.sr_1_15.pt[2]/C                                                                                                                                                                                                                            |
| End Point Pin             | sr_p.sr_1_11.pt_ret_15/D                                                                                                                                                                                               | sr_p.sr_1_15.pt[2]/D                                                                                                                                                                                                                                           | sr_p.sr_1_15.pt[3]/D                                                                                                                                                                                                                            |
+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                                                                 WorstPath to Src                                                                                                                |                                                                                                                   Path #4                                                                                                                  |                                                                                                                WorstPath from Dst                                                                                                               |
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                                                                                                                                                                          12.500 |                                                                                                                                                                                                                                     12.500 |                                                                                                                                                                                                                                          12.500 |
| Path Delay                |                                                                                                                                                                                                                                          19.783 |                                                                                                                                                                                                                                     19.759 |                                                                                                                                                                                                                                          19.752 |
| Logic Delay               | 5.460(28%)                                                                                                                                                                                                                                      | 5.431(28%)                                                                                                                                                                                                                                 | 5.520(28%)                                                                                                                                                                                                                                      |
| Net Delay                 | 14.323(72%)                                                                                                                                                                                                                                     | 14.328(72%)                                                                                                                                                                                                                                | 14.232(72%)                                                                                                                                                                                                                                     |
| Clock Skew                |                                                                                                                                                                                                                                          -0.120 |                                                                                                                                                                                                                                     -0.089 |                                                                                                                                                                                                                                          -0.120 |
| Slack                     |                                                                                                                                                                                                                                          -7.412 |                                                                                                                                                                                                                                     -7.357 |                                                                                                                                                                                                                                          -7.381 |
| Timing Exception          |                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                 |
| Bounding Box Size         | 9% x 3%                                                                                                                                                                                                                                         | 9% x 3%                                                                                                                                                                                                                                    | 9% x 3%                                                                                                                                                                                                                                         |
| Clock Region Distance     | (0, 0)                                                                                                                                                                                                                                          | (0, 0)                                                                                                                                                                                                                                     | (0, 0)                                                                                                                                                                                                                                          |
| Cumulative Fanout         |                                                                                                                                                                                                                                             430 |                                                                                                                                                                                                                                        438 |                                                                                                                                                                                                                                             424 |
| Fixed Loc                 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                               0 |
| Fixed Route               |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                               0 |
| Hold Fix Detour           |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                               0 |
| Combined LUT Pairs        |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                               0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                                                                                    | Safely Timed                                                                                                                                                                                                                               | Safely Timed                                                                                                                                                                                                                                    |
| Logic Levels              |                                                                                                                                                                                                                                              46 |                                                                                                                                                                                                                                         45 |                                                                                                                                                                                                                                              46 |
| Routes                    |                                                                                                                                                                                                                                              46 |                                                                                                                                                                                                                                         45 |                                                                                                                                                                                                                                              46 |
| Logical Path              | FDSE LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT4 LUT3 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 FDSE | FDSE LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT4 LUT3 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT5 LUT6 LUT6 LUT2 LUT6 FDSE | FDSE LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT4 LUT3 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 FDSE |
| Start Point Clock         | clk                                                                                                                                                                                                                                             | clk                                                                                                                                                                                                                                        | clk                                                                                                                                                                                                                                             |
| End Point Clock           | clk                                                                                                                                                                                                                                             | clk                                                                                                                                                                                                                                        | clk                                                                                                                                                                                                                                             |
| DSP Block                 | None                                                                                                                                                                                                                                            | None                                                                                                                                                                                                                                       | None                                                                                                                                                                                                                                            |
| BRAM                      | None                                                                                                                                                                                                                                            | None                                                                                                                                                                                                                                       | None                                                                                                                                                                                                                                            |
| IO Crossings              |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                               0 |
| SLR Crossings             |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                               0 |
| PBlocks                   |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                               0 |
| High Fanout               |                                                                                                                                                                                                                                              56 |                                                                                                                                                                                                                                         65 |                                                                                                                                                                                                                                              50 |
| Dont Touch                |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                               0 |
| Mark Debug                |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                          0 |                                                                                                                                                                                                                                               0 |
| Start Point Pin Primitive | FDSE/C                                                                                                                                                                                                                                          | FDSE/C                                                                                                                                                                                                                                     | FDSE/C                                                                                                                                                                                                                                          |
| End Point Pin Primitive   | FDSE/D                                                                                                                                                                                                                                          | FDSE/D                                                                                                                                                                                                                                     | FDSE/D                                                                                                                                                                                                                                          |
| Start Point Pin           | sr_p.sr_1_15.pt[2]/C                                                                                                                                                                                                                            | sr_p.sr_1_15.pt[3]/C                                                                                                                                                                                                                       | sr_p.sr_1_15.pt[1]/C                                                                                                                                                                                                                            |
| End Point Pin             | sr_p.sr_1_15.pt[3]/D                                                                                                                                                                                                                            | sr_p.sr_1_15.pt[1]/D                                                                                                                                                                                                                       | sr_p.sr_1_15.pt[3]/D                                                                                                                                                                                                                            |
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                                                                 WorstPath to Src                                                                                                                |                                                                                                                Path #5                                                                                                                |                                                                                                                WorstPath from Dst                                                                                                               |
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                                                                                                                                                                          12.500 |                                                                                                                                                                                                                                12.500 |                                                                                                                                                                                                                                          12.500 |
| Path Delay                |                                                                                                                                                                                                                                          19.783 |                                                                                                                                                                                                                                19.395 |                                                                                                                                                                                                                                          19.752 |
| Logic Delay               | 5.460(28%)                                                                                                                                                                                                                                      | 5.399(28%)                                                                                                                                                                                                                            | 5.520(28%)                                                                                                                                                                                                                                      |
| Net Delay                 | 14.323(72%)                                                                                                                                                                                                                                     | 13.996(72%)                                                                                                                                                                                                                           | 14.232(72%)                                                                                                                                                                                                                                     |
| Clock Skew                |                                                                                                                                                                                                                                          -0.120 |                                                                                                                                                                                                                                -0.089 |                                                                                                                                                                                                                                          -0.120 |
| Slack                     |                                                                                                                                                                                                                                          -7.412 |                                                                                                                                                                                                                                -7.092 |                                                                                                                                                                                                                                          -7.381 |
| Timing Exception          |                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                 |
| Bounding Box Size         | 9% x 3%                                                                                                                                                                                                                                         | 10% x 3%                                                                                                                                                                                                                              | 9% x 3%                                                                                                                                                                                                                                         |
| Clock Region Distance     | (0, 0)                                                                                                                                                                                                                                          | (0, 0)                                                                                                                                                                                                                                | (0, 0)                                                                                                                                                                                                                                          |
| Cumulative Fanout         |                                                                                                                                                                                                                                             430 |                                                                                                                                                                                                                                   433 |                                                                                                                                                                                                                                             424 |
| Fixed Loc                 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                     0 |                                                                                                                                                                                                                                               0 |
| Fixed Route               |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                     0 |                                                                                                                                                                                                                                               0 |
| Hold Fix Detour           |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                     0 |                                                                                                                                                                                                                                               0 |
| Combined LUT Pairs        |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                     0 |                                                                                                                                                                                                                                               0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                                                                                    | Safely Timed                                                                                                                                                                                                                          | Safely Timed                                                                                                                                                                                                                                    |
| Logic Levels              |                                                                                                                                                                                                                                              46 |                                                                                                                                                                                                                                    44 |                                                                                                                                                                                                                                              46 |
| Routes                    |                                                                                                                                                                                                                                              46 |                                                                                                                                                                                                                                    45 |                                                                                                                                                                                                                                              46 |
| Logical Path              | FDSE LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT4 LUT3 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 FDSE | FDSE LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT4 LUT3 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT2 LUT6 LUT5 FDSE | FDSE LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT4 LUT3 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 FDSE |
| Start Point Clock         | clk                                                                                                                                                                                                                                             | clk                                                                                                                                                                                                                                   | clk                                                                                                                                                                                                                                             |
| End Point Clock           | clk                                                                                                                                                                                                                                             | clk                                                                                                                                                                                                                                   | clk                                                                                                                                                                                                                                             |
| DSP Block                 | None                                                                                                                                                                                                                                            | None                                                                                                                                                                                                                                  | None                                                                                                                                                                                                                                            |
| BRAM                      | None                                                                                                                                                                                                                                            | None                                                                                                                                                                                                                                  | None                                                                                                                                                                                                                                            |
| IO Crossings              |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                     0 |                                                                                                                                                                                                                                               0 |
| SLR Crossings             |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                     0 |                                                                                                                                                                                                                                               0 |
| PBlocks                   |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                     0 |                                                                                                                                                                                                                                               0 |
| High Fanout               |                                                                                                                                                                                                                                              56 |                                                                                                                                                                                                                                    65 |                                                                                                                                                                                                                                              50 |
| Dont Touch                |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                     0 |                                                                                                                                                                                                                                               0 |
| Mark Debug                |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                     0 |                                                                                                                                                                                                                                               0 |
| Start Point Pin Primitive | FDSE/C                                                                                                                                                                                                                                          | FDSE/C                                                                                                                                                                                                                                | FDSE/C                                                                                                                                                                                                                                          |
| End Point Pin Primitive   | FDSE/D                                                                                                                                                                                                                                          | FDSE/S                                                                                                                                                                                                                                | FDSE/D                                                                                                                                                                                                                                          |
| Start Point Pin           | sr_p.sr_1_15.pt[2]/C                                                                                                                                                                                                                            | sr_p.sr_1_15.pt[3]/C                                                                                                                                                                                                                  | sr_p.sr_1_15.pt[1]/C                                                                                                                                                                                                                            |
| End Point Pin             | sr_p.sr_1_15.pt[3]/D                                                                                                                                                                                                                            | sr_p.sr_1_15.pt[1]/S                                                                                                                                                                                                                  | sr_p.sr_1_15.pt[3]/D                                                                                                                                                                                                                            |
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path (Sequential Loop) #6
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                                                                 WorstPath to Src                                                                                                                |                                                                                                       Path (Sequential Loop) #6                                                                                                       |                                                                                                                WorstPath from Dst                                                                                                               |
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                                                                                                                                                                          12.500 |                                                                                                                                                                                                                                12.500 |                                                                                                                                                                                                                                          12.500 |
| Path Delay                |                                                                                                                                                                                                                                          19.783 |                                                                                                                                                                                                                                19.395 |                                                                                                                                                                                                                                          19.783 |
| Logic Delay               | 5.460(28%)                                                                                                                                                                                                                                      | 5.399(28%)                                                                                                                                                                                                                            | 5.460(28%)                                                                                                                                                                                                                                      |
| Net Delay                 | 14.323(72%)                                                                                                                                                                                                                                     | 13.996(72%)                                                                                                                                                                                                                           | 14.323(72%)                                                                                                                                                                                                                                     |
| Clock Skew                |                                                                                                                                                                                                                                          -0.120 |                                                                                                                                                                                                                                -0.089 |                                                                                                                                                                                                                                          -0.120 |
| Slack                     |                                                                                                                                                                                                                                          -7.412 |                                                                                                                                                                                                                                -7.092 |                                                                                                                                                                                                                                          -7.412 |
| Timing Exception          |                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                 |
| Bounding Box Size         | 9% x 3%                                                                                                                                                                                                                                         | 10% x 3%                                                                                                                                                                                                                              | 9% x 3%                                                                                                                                                                                                                                         |
| Clock Region Distance     | (0, 0)                                                                                                                                                                                                                                          | (0, 0)                                                                                                                                                                                                                                | (0, 0)                                                                                                                                                                                                                                          |
| Cumulative Fanout         |                                                                                                                                                                                                                                             430 |                                                                                                                                                                                                                                   433 |                                                                                                                                                                                                                                             430 |
| Fixed Loc                 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                     0 |                                                                                                                                                                                                                                               0 |
| Fixed Route               |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                     0 |                                                                                                                                                                                                                                               0 |
| Hold Fix Detour           |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                     0 |                                                                                                                                                                                                                                               0 |
| Combined LUT Pairs        |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                     0 |                                                                                                                                                                                                                                               0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                                                                                    | Safely Timed                                                                                                                                                                                                                          | Safely Timed                                                                                                                                                                                                                                    |
| Logic Levels              |                                                                                                                                                                                                                                              46 |                                                                                                                                                                                                                                    44 |                                                                                                                                                                                                                                              46 |
| Routes                    |                                                                                                                                                                                                                                              46 |                                                                                                                                                                                                                                    45 |                                                                                                                                                                                                                                              46 |
| Logical Path              | FDSE LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT4 LUT3 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 FDSE | FDSE LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT4 LUT3 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT2 LUT6 LUT5 FDSE | FDSE LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT4 LUT3 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 FDSE |
| Start Point Clock         | clk                                                                                                                                                                                                                                             | clk                                                                                                                                                                                                                                   | clk                                                                                                                                                                                                                                             |
| End Point Clock           | clk                                                                                                                                                                                                                                             | clk                                                                                                                                                                                                                                   | clk                                                                                                                                                                                                                                             |
| DSP Block                 | None                                                                                                                                                                                                                                            | None                                                                                                                                                                                                                                  | None                                                                                                                                                                                                                                            |
| BRAM                      | None                                                                                                                                                                                                                                            | None                                                                                                                                                                                                                                  | None                                                                                                                                                                                                                                            |
| IO Crossings              |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                     0 |                                                                                                                                                                                                                                               0 |
| SLR Crossings             |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                     0 |                                                                                                                                                                                                                                               0 |
| PBlocks                   |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                     0 |                                                                                                                                                                                                                                               0 |
| High Fanout               |                                                                                                                                                                                                                                              56 |                                                                                                                                                                                                                                    65 |                                                                                                                                                                                                                                              56 |
| Dont Touch                |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                     0 |                                                                                                                                                                                                                                               0 |
| Mark Debug                |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                     0 |                                                                                                                                                                                                                                               0 |
| Start Point Pin Primitive | FDSE/C                                                                                                                                                                                                                                          | FDSE/C                                                                                                                                                                                                                                | FDSE/C                                                                                                                                                                                                                                          |
| End Point Pin Primitive   | FDSE/D                                                                                                                                                                                                                                          | FDSE/S                                                                                                                                                                                                                                | FDSE/D                                                                                                                                                                                                                                          |
| Start Point Pin           | sr_p.sr_1_15.pt[2]/C                                                                                                                                                                                                                            | sr_p.sr_1_15.pt[3]/C                                                                                                                                                                                                                  | sr_p.sr_1_15.pt[2]/C                                                                                                                                                                                                                            |
| End Point Pin             | sr_p.sr_1_15.pt[3]/D                                                                                                                                                                                                                            | sr_p.sr_1_15.pt[2]/S                                                                                                                                                                                                                  | sr_p.sr_1_15.pt[3]/D                                                                                                                                                                                                                            |
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                                                                 WorstPath to Src                                                                                                                |                                                                                                                Path #7                                                                                                                |                                                                                                                WorstPath from Dst                                                                                                               |
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                                                                                                                                                                          12.500 |                                                                                                                                                                                                                                12.500 |                                                                                                                                                                                                                                          12.500 |
| Path Delay                |                                                                                                                                                                                                                                          19.783 |                                                                                                                                                                                                                                19.384 |                                                                                                                                                                                                                                          19.786 |
| Logic Delay               | 5.460(28%)                                                                                                                                                                                                                                      | 5.399(28%)                                                                                                                                                                                                                            | 5.535(28%)                                                                                                                                                                                                                                      |
| Net Delay                 | 14.323(72%)                                                                                                                                                                                                                                     | 13.985(72%)                                                                                                                                                                                                                           | 14.251(72%)                                                                                                                                                                                                                                     |
| Clock Skew                |                                                                                                                                                                                                                                          -0.120 |                                                                                                                                                                                                                                -0.094 |                                                                                                                                                                                                                                          -0.104 |
| Slack                     |                                                                                                                                                                                                                                          -7.412 |                                                                                                                                                                                                                                -7.086 |                                                                                                                                                                                                                                          -7.399 |
| Timing Exception          |                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                 |
| Bounding Box Size         | 9% x 3%                                                                                                                                                                                                                                         | 10% x 3%                                                                                                                                                                                                                              | 9% x 3%                                                                                                                                                                                                                                         |
| Clock Region Distance     | (0, 0)                                                                                                                                                                                                                                          | (0, 0)                                                                                                                                                                                                                                | (0, 0)                                                                                                                                                                                                                                          |
| Cumulative Fanout         |                                                                                                                                                                                                                                             430 |                                                                                                                                                                                                                                   433 |                                                                                                                                                                                                                                             423 |
| Fixed Loc                 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                     0 |                                                                                                                                                                                                                                               0 |
| Fixed Route               |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                     0 |                                                                                                                                                                                                                                               0 |
| Hold Fix Detour           |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                     0 |                                                                                                                                                                                                                                               0 |
| Combined LUT Pairs        |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                     0 |                                                                                                                                                                                                                                               0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                                                                                    | Safely Timed                                                                                                                                                                                                                          | Safely Timed                                                                                                                                                                                                                                    |
| Logic Levels              |                                                                                                                                                                                                                                              46 |                                                                                                                                                                                                                                    44 |                                                                                                                                                                                                                                              46 |
| Routes                    |                                                                                                                                                                                                                                              46 |                                                                                                                                                                                                                                    45 |                                                                                                                                                                                                                                              46 |
| Logical Path              | FDSE LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT4 LUT3 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 FDSE | FDSE LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT4 LUT3 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT2 LUT6 LUT5 FDSE | FDSE LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT4 LUT3 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 FDSE |
| Start Point Clock         | clk                                                                                                                                                                                                                                             | clk                                                                                                                                                                                                                                   | clk                                                                                                                                                                                                                                             |
| End Point Clock           | clk                                                                                                                                                                                                                                             | clk                                                                                                                                                                                                                                   | clk                                                                                                                                                                                                                                             |
| DSP Block                 | None                                                                                                                                                                                                                                            | None                                                                                                                                                                                                                                  | None                                                                                                                                                                                                                                            |
| BRAM                      | None                                                                                                                                                                                                                                            | None                                                                                                                                                                                                                                  | None                                                                                                                                                                                                                                            |
| IO Crossings              |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                     0 |                                                                                                                                                                                                                                               0 |
| SLR Crossings             |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                     0 |                                                                                                                                                                                                                                               0 |
| PBlocks                   |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                     0 |                                                                                                                                                                                                                                               0 |
| High Fanout               |                                                                                                                                                                                                                                              56 |                                                                                                                                                                                                                                    65 |                                                                                                                                                                                                                                              49 |
| Dont Touch                |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                     0 |                                                                                                                                                                                                                                               0 |
| Mark Debug                |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                                     0 |                                                                                                                                                                                                                                               0 |
| Start Point Pin Primitive | FDSE/C                                                                                                                                                                                                                                          | FDSE/C                                                                                                                                                                                                                                | FDSE/C                                                                                                                                                                                                                                          |
| End Point Pin Primitive   | FDSE/D                                                                                                                                                                                                                                          | FDSE/S                                                                                                                                                                                                                                | FDSE/D                                                                                                                                                                                                                                          |
| Start Point Pin           | sr_p.sr_1_15.pt[2]/C                                                                                                                                                                                                                            | sr_p.sr_1_15.pt[3]/C                                                                                                                                                                                                                  | sr_p.sr_1_15.pt[0]/C                                                                                                                                                                                                                            |
| End Point Pin             | sr_p.sr_1_15.pt[3]/D                                                                                                                                                                                                                            | sr_p.sr_1_15.pt[0]/S                                                                                                                                                                                                                  | sr_p.sr_1_15.pt[3]/D                                                                                                                                                                                                                            |
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                                                                        WorstPath to Src                                                                                                                        |                                                                                                                Path #8                                                                                                                |                                                                                                                WorstPath from Dst                                                                                                               |
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                                                                                                                                                                                         12.500 |                                                                                                                                                                                                                                12.500 |                                                                                                                                                                                                                                          12.500 |
| Path Delay                |                                                                                                                                                                                                                                                         19.768 |                                                                                                                                                                                                                                19.250 |                                                                                                                                                                                                                                          19.821 |
| Logic Delay               | 5.339(28%)                                                                                                                                                                                                                                                     | 5.375(28%)                                                                                                                                                                                                                            | 5.591(29%)                                                                                                                                                                                                                                      |
| Net Delay                 | 14.429(72%)                                                                                                                                                                                                                                                    | 13.875(72%)                                                                                                                                                                                                                           | 14.230(71%)                                                                                                                                                                                                                                     |
| Clock Skew                |                                                                                                                                                                                                                                                         -0.097 |                                                                                                                                                                                                                                -0.120 |                                                                                                                                                                                                                                          -0.094 |
| Slack                     |                                                                                                                                                                                                                                                         -7.374 |                                                                                                                                                                                                                                -6.978 |                                                                                                                                                                                                                                          -7.424 |
| Timing Exception          |                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                 |
| Bounding Box Size         | 10% x 3%                                                                                                                                                                                                                                                       | 10% x 3%                                                                                                                                                                                                                              | 9% x 3%                                                                                                                                                                                                                                         |
| Clock Region Distance     | (0, 0)                                                                                                                                                                                                                                                         | (0, 0)                                                                                                                                                                                                                                | (0, 0)                                                                                                                                                                                                                                          |
| Cumulative Fanout         |                                                                                                                                                                                                                                                            400 |                                                                                                                                                                                                                                   424 |                                                                                                                                                                                                                                             441 |
| Fixed Loc                 |                                                                                                                                                                                                                                                              0 |                                                                                                                                                                                                                                     0 |                                                                                                                                                                                                                                               0 |
| Fixed Route               |                                                                                                                                                                                                                                                              0 |                                                                                                                                                                                                                                     0 |                                                                                                                                                                                                                                               0 |
| Hold Fix Detour           |                                                                                                                                                                                                                                                              0 |                                                                                                                                                                                                                                     0 |                                                                                                                                                                                                                                               0 |
| Combined LUT Pairs        |                                                                                                                                                                                                                                                              0 |                                                                                                                                                                                                                                     0 |                                                                                                                                                                                                                                               0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                                                                                                   | Safely Timed                                                                                                                                                                                                                          | Safely Timed                                                                                                                                                                                                                                    |
| Logic Levels              |                                                                                                                                                                                                                                                             49 |                                                                                                                                                                                                                                    44 |                                                                                                                                                                                                                                              46 |
| Routes                    |                                                                                                                                                                                                                                                             49 |                                                                                                                                                                                                                                    45 |                                                                                                                                                                                                                                              46 |
| Logical Path              | FDRE LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT4 LUT6 LUT4 LUT4 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT4 LUT4 LUT4 LUT6 LUT6 FDSE | FDSE LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT4 LUT3 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT2 LUT6 LUT5 FDSE | FDSE LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT4 LUT3 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 FDSE |
| Start Point Clock         | clk                                                                                                                                                                                                                                                            | clk                                                                                                                                                                                                                                   | clk                                                                                                                                                                                                                                             |
| End Point Clock           | clk                                                                                                                                                                                                                                                            | clk                                                                                                                                                                                                                                   | clk                                                                                                                                                                                                                                             |
| DSP Block                 | None                                                                                                                                                                                                                                                           | None                                                                                                                                                                                                                                  | None                                                                                                                                                                                                                                            |
| BRAM                      | None                                                                                                                                                                                                                                                           | None                                                                                                                                                                                                                                  | None                                                                                                                                                                                                                                            |
| IO Crossings              |                                                                                                                                                                                                                                                              0 |                                                                                                                                                                                                                                     0 |                                                                                                                                                                                                                                               0 |
| SLR Crossings             |                                                                                                                                                                                                                                                              0 |                                                                                                                                                                                                                                     0 |                                                                                                                                                                                                                                               0 |
| PBlocks                   |                                                                                                                                                                                                                                                              0 |                                                                                                                                                                                                                                     0 |                                                                                                                                                                                                                                               0 |
| High Fanout               |                                                                                                                                                                                                                                                             45 |                                                                                                                                                                                                                                    56 |                                                                                                                                                                                                                                              65 |
| Dont Touch                |                                                                                                                                                                                                                                                              0 |                                                                                                                                                                                                                                     0 |                                                                                                                                                                                                                                               0 |
| Mark Debug                |                                                                                                                                                                                                                                                              0 |                                                                                                                                                                                                                                     0 |                                                                                                                                                                                                                                               0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                                                                                                         | FDSE/C                                                                                                                                                                                                                                | FDSE/C                                                                                                                                                                                                                                          |
| End Point Pin Primitive   | FDSE/D                                                                                                                                                                                                                                                         | FDSE/S                                                                                                                                                                                                                                | FDSE/D                                                                                                                                                                                                                                          |
| Start Point Pin           | sr_p.sr_1_11.pt_ret_15/C                                                                                                                                                                                                                                       | sr_p.sr_1_15.pt[2]/C                                                                                                                                                                                                                  | sr_p.sr_1_15.pt[3]/C                                                                                                                                                                                                                            |
| End Point Pin             | sr_p.sr_1_15.pt[2]/D                                                                                                                                                                                                                                           | sr_p.sr_1_15.pt[3]/S                                                                                                                                                                                                                  | sr_p.sr_1_15.pt[0]/D                                                                                                                                                                                                                            |
+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
|      Characteristics      |                                                                                                                 WorstPath to Src                                                                                                                |                                                                                                         Path #9                                                                                                        |     WorstPath from Dst    |
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
| Requirement               |                                                                                                                                                                                                                                          12.500 |                                                                                                                                                                                                                 12.500 |                    12.500 |
| Path Delay                |                                                                                                                                                                                                                                          19.783 |                                                                                                                                                                                                                 19.292 |                     1.689 |
| Logic Delay               | 5.460(28%)                                                                                                                                                                                                                                      | 4.992(26%)                                                                                                                                                                                                             | 0.359(22%)                |
| Net Delay                 | 14.323(72%)                                                                                                                                                                                                                                     | 14.300(74%)                                                                                                                                                                                                            | 1.330(78%)                |
| Clock Skew                |                                                                                                                                                                                                                                          -0.120 |                                                                                                                                                                                                                 -0.176 |                    -0.071 |
| Slack                     |                                                                                                                                                                                                                                          -7.412 |                                                                                                                                                                                                                 -6.976 |                    10.731 |
| Timing Exception          |                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                        |                           |
| Bounding Box Size         | 9% x 3%                                                                                                                                                                                                                                         | 9% x 10%                                                                                                                                                                                                               | 4% x 1%                   |
| Clock Region Distance     | (0, 0)                                                                                                                                                                                                                                          | (0, 1)                                                                                                                                                                                                                 | (0, 0)                    |
| Cumulative Fanout         |                                                                                                                                                                                                                                             430 |                                                                                                                                                                                                                    430 |                        18 |
| Fixed Loc                 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                      0 |                         0 |
| Fixed Route               |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                      0 |                         0 |
| Hold Fix Detour           |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                      0 |                         0 |
| Combined LUT Pairs        |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                      0 |                         0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                                                                                    | Safely Timed                                                                                                                                                                                                           | Safely Timed              |
| Logic Levels              |                                                                                                                                                                                                                                              46 |                                                                                                                                                                                                                     41 |                         3 |
| Routes                    |                                                                                                                                                                                                                                              46 |                                                                                                                                                                                                                     41 |                         3 |
| Logical Path              | FDSE LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT4 LUT3 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 FDSE | FDSE LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT4 LUT3 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 FDRE  |
| Start Point Clock         | clk                                                                                                                                                                                                                                             | clk                                                                                                                                                                                                                    | clk                       |
| End Point Clock           | clk                                                                                                                                                                                                                                             | clk                                                                                                                                                                                                                    | clk                       |
| DSP Block                 | None                                                                                                                                                                                                                                            | None                                                                                                                                                                                                                   | None                      |
| BRAM                      | None                                                                                                                                                                                                                                            | None                                                                                                                                                                                                                   | None                      |
| IO Crossings              |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                      0 |                         0 |
| SLR Crossings             |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                      0 |                         0 |
| PBlocks                   |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                      0 |                         0 |
| High Fanout               |                                                                                                                                                                                                                                              56 |                                                                                                                                                                                                                     65 |                        14 |
| Dont Touch                |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                      0 |                         0 |
| Mark Debug                |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                      0 |                         0 |
| Start Point Pin Primitive | FDSE/C                                                                                                                                                                                                                                          | FDSE/C                                                                                                                                                                                                                 | FDRE/C                    |
| End Point Pin Primitive   | FDSE/D                                                                                                                                                                                                                                          | FDRE/D                                                                                                                                                                                                                 | FDRE/D                    |
| Start Point Pin           | sr_p.sr_1_15.pt[2]/C                                                                                                                                                                                                                            | sr_p.sr_1_15.pt[3]/C                                                                                                                                                                                                   | sr_p.sr_1_14.roi_ret_46/C |
| End Point Pin             | sr_p.sr_1_15.pt[3]/D                                                                                                                                                                                                                            | sr_p.sr_1_14.roi_ret_46/D                                                                                                                                                                                              | sr_p.sr_1_7.roi[1]/D      |
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
|      Characteristics      |                                                                                                                 WorstPath to Src                                                                                                                |                                                                                                        Path #10                                                                                                        |       WorstPath from Dst      |
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
| Requirement               |                                                                                                                                                                                                                                          12.500 |                                                                                                                                                                                                                 12.500 |                        12.500 |
| Path Delay                |                                                                                                                                                                                                                                          19.783 |                                                                                                                                                                                                                 19.268 |                         2.593 |
| Logic Delay               | 5.460(28%)                                                                                                                                                                                                                                      | 4.931(26%)                                                                                                                                                                                                             | 0.598(24%)                    |
| Net Delay                 | 14.323(72%)                                                                                                                                                                                                                                     | 14.337(74%)                                                                                                                                                                                                            | 1.995(76%)                    |
| Clock Skew                |                                                                                                                                                                                                                                          -0.120 |                                                                                                                                                                                                                 -0.174 |                        -0.114 |
| Slack                     |                                                                                                                                                                                                                                          -7.412 |                                                                                                                                                                                                                 -6.950 |                         9.785 |
| Timing Exception          |                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                        |                               |
| Bounding Box Size         | 9% x 3%                                                                                                                                                                                                                                         | 9% x 10%                                                                                                                                                                                                               | 6% x 2%                       |
| Clock Region Distance     | (0, 0)                                                                                                                                                                                                                                          | (0, 1)                                                                                                                                                                                                                 | (0, 0)                        |
| Cumulative Fanout         |                                                                                                                                                                                                                                             430 |                                                                                                                                                                                                                    430 |                            19 |
| Fixed Loc                 |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                      0 |                             0 |
| Fixed Route               |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                      0 |                             0 |
| Hold Fix Detour           |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                      0 |                             0 |
| Combined LUT Pairs        |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                      0 |                             0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                                                                                    | Safely Timed                                                                                                                                                                                                           | Safely Timed                  |
| Logic Levels              |                                                                                                                                                                                                                                              46 |                                                                                                                                                                                                                     41 |                             4 |
| Routes                    |                                                                                                                                                                                                                                              46 |                                                                                                                                                                                                                     41 |                             4 |
| Logical Path              | FDSE LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT4 LUT3 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 FDSE | FDSE LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT4 LUT3 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT2 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                                                                                                                                                                                                                                             | clk                                                                                                                                                                                                                    | clk                           |
| End Point Clock           | clk                                                                                                                                                                                                                                             | clk                                                                                                                                                                                                                    | clk                           |
| DSP Block                 | None                                                                                                                                                                                                                                            | None                                                                                                                                                                                                                   | None                          |
| BRAM                      | None                                                                                                                                                                                                                                            | None                                                                                                                                                                                                                   | None                          |
| IO Crossings              |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                      0 |                             0 |
| SLR Crossings             |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                      0 |                             0 |
| PBlocks                   |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                      0 |                             0 |
| High Fanout               |                                                                                                                                                                                                                                              56 |                                                                                                                                                                                                                     65 |                            14 |
| Dont Touch                |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                      0 |                             0 |
| Mark Debug                |                                                                                                                                                                                                                                               0 |                                                                                                                                                                                                                      0 |                             0 |
| Start Point Pin Primitive | FDSE/C                                                                                                                                                                                                                                          | FDSE/C                                                                                                                                                                                                                 | FDRE/C                        |
| End Point Pin Primitive   | FDSE/D                                                                                                                                                                                                                                          | FDRE/D                                                                                                                                                                                                                 | FDRE/D                        |
| Start Point Pin           | sr_p.sr_1_15.pt[2]/C                                                                                                                                                                                                                            | sr_p.sr_1_15.pt[3]/C                                                                                                                                                                                                   | sr_p.sr_1_14.roi_ret_40/C     |
| End Point Pin             | sr_p.sr_1_15.pt[3]/D                                                                                                                                                                                                                            | sr_p.sr_1_14.roi_ret_40/D                                                                                                                                                                                              | sr_p.sr_1_3.roi[2]/D          |
+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+----+----+-----+----+----+-----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  1 |  2 |  3 |  4 |  6  |  7 |  8 |  9  | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 49 |
+-----------------+-------------+----+----+----+----+-----+----+----+-----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 12.500ns    | 15 | 15 | 40 | 78 | 115 | 35 | 89 | 104 |  2 |  8 |  7 | 15 |  5 |  1 |  6 | 21 | 14 | 12 |  2 |  4 |  5 | 21 |  8 | 27 | 10 |  5 | 23 |  3 | 22 | 16 | 12 |  8 | 13 | 24 | 17 | 11 | 12 | 12 | 13 | 27 | 16 | 20 | 66 | 15 |  4 |  1 |  1 |
+-----------------+-------------+----+----+----+----+-----+----+----+-----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+----------------------------------------------------------+------+----------------+-----------------+---------+------------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
|     Instance     |                          Module                          | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2    |    LUT3   |    LUT4    |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+----------------------------------------------------------+------+----------------+-----------------+---------+------------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
| (top)            |                                                  wrapper | 0.61 |           3.44 |           11683 | 0(0.0%) |  216(3.3%) | 232(3.6%) | 869(13.3%) | 1331(20.4%) | 3887(59.5%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I016_O016_D001_IORET-freq80retfan10000_rev_1 | 0.86 |           4.74 |            7616 | 0(0.0%) |  188(2.9%) | 231(3.6%) | 786(12.2%) | 1331(20.7%) | 3887(60.5%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                                    shift_reg_tap_256_4_0 | 0.00 |           1.00 |            3644 | 0(0.0%) | 28(100.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+----------------------------------------------------------+------+----------------+-----------------+---------+------------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                3 |       123% | (CLEL_R_X80Y327,CLEM_X84Y334) | wrapper(100%) |            0% |       5.29883 | 99%          | 0%         |   2% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                3 |       113% | (CLEL_R_X81Y305,CLEM_X85Y312) | wrapper(100%) |            0% |       5.20313 | 99%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                3 |       102% | (CLEL_R_X79Y322,CLEM_X83Y329) | wrapper(100%) |            0% |       5.30664 | 99%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                3 |       106% | (CLEL_R_X79Y327,CLEM_X83Y334) | wrapper(100%) |            0% |       5.32813 | 99%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |      Congestion Window      |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                2 |           0.061% | (CLEM_X80Y324,CLEM_X83Y327) | wrapper(100%) |            0% |       5.29911 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Global |                4 |           0.128% | (CLEM_X81Y308,CLEM_X88Y331) | wrapper(100%) |            0% |       5.13582 | 97%          | 0%         |   6% |   0% | NA   | NA   | 0%  |    0% |  0% |
| East      | Global |                4 |           0.149% | (CLEM_X76Y303,CLEM_X87Y330) | wrapper(100%) |            0% |       4.79981 | 90%          | 0%         |   2% |   0% | NA   | 0%   | NA  |    0% |  0% |
| West      | Global |                4 |           0.133% | (CLEM_X80Y322,CLEM_X87Y337) | wrapper(100%) |            0% |       4.71987 | 88%          | 0%         |  10% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Long   |                0 |           0.001% | (CLEM_X80Y392,CLEM_X80Y392) |               |            0% |             0 | 0%           | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Long   |                2 |           0.114% | (CLEM_X80Y380,CLEM_X83Y383) | wrapper(100%) |            0% |      0.169643 | 3%           | 0%         |   7% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Long   |                1 |           0.006% | (CLEM_X76Y323,CLEM_X76Y324) | wrapper(100%) |            0% |        5.1875 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      | Long   |                1 |           0.003% | (CLEM_X81Y309,CLEM_X81Y311) | wrapper(100%) |            0% |       5.41667 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Short  |                4 |           0.234% | (CLEM_X73Y319,CLEM_X88Y334) | wrapper(100%) |            0% |       4.26855 | 80%          | 0%         |   6% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                4 |           0.185% | (CLEM_X80Y305,CLEM_X87Y336) | wrapper(100%) |            0% |       5.06278 | 95%          | 0%         |   5% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Short  |                5 |           0.278% | (CLEM_X70Y301,CLEM_X85Y332) | wrapper(100%) |            0% |       2.89687 | 54%          | 0%         |   1% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                5 |           0.315% | (CLEM_X75Y306,CLEM_X90Y337) | wrapper(100%) |            0% |       4.28532 | 80%          | 0%         |   5% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion | Congestion Window | Cell Names | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* No router congested regions found.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X83Y331   | 510             | 588          | 59%                  | wrapper(100%) | Y                   |
| CLEM_X83Y330   | 510             | 589          | 59%                  | wrapper(100%) | Y                   |
| CLEM_X83Y329   | 510             | 591          | 58%                  | wrapper(100%) | Y                   |
| CLEM_X83Y332   | 510             | 587          | 56%                  | wrapper(100%) | Y                   |
| CLEM_X83Y328   | 510             | 592          | 56%                  | wrapper(100%) | Y                   |
| CLEM_X83Y333   | 510             | 586          | 55%                  | wrapper(100%) | Y                   |
| CLEM_X83Y327   | 510             | 593          | 54%                  | wrapper(100%) | Y                   |
| CLEL_R_X82Y331 | 507             | 588          | 54%                  | wrapper(100%) | Y                   |
| CLEL_R_X82Y330 | 507             | 589          | 53%                  | wrapper(100%) | Y                   |
| CLEL_R_X82Y332 | 507             | 587          | 53%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEL_R_X86Y318 | 524             | 602          | 33%                  | wrapper(100%) | Y                   |
| CLEL_R_X85Y318 | 520             | 602          | 33%                  | wrapper(100%) | Y                   |
| CLEL_R_X80Y331 | 501             | 588          | 33%                  | wrapper(100%) | Y                   |
| CLEL_R_X86Y319 | 524             | 601          | 33%                  | wrapper(100%) | Y                   |
| CLEM_X85Y317   | 518             | 603          | 32%                  | wrapper(100%) | Y                   |
| CLEM_X80Y331   | 499             | 588          | 32%                  | wrapper(100%) | Y                   |
| CLEM_X85Y318   | 518             | 602          | 32%                  | wrapper(100%) | Y                   |
| CLEL_R_X84Y317 | 515             | 603          | 32%                  | wrapper(100%) | Y                   |
| CLEM_X81Y331   | 502             | 588          | 32%                  | wrapper(100%) | Y                   |
| CLEM_X80Y332   | 499             | 587          | 32%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


