{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734059420495 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734059420495 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 12 21:10:20 2024 " "Processing started: Thu Dec 12 21:10:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734059420495 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734059420495 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SAP_U -c SAP_U " "Command: quartus_map --read_settings_files=on --write_settings_files=off SAP_U -c SAP_U" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734059420495 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1734059420694 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1734059420694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/common/sr_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file hdl/common/sr_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 sr_latch " "Found entity 1: sr_latch" {  } { { "hdl/common/sr_latch.v" "" { Text "/home/swami/Documents/SAP-U/Sim/hdl/common/sr_latch.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734059425734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734059425734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/common/full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file hdl/common/full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "hdl/common/full_adder.v" "" { Text "/home/swami/Documents/SAP-U/Sim/hdl/common/full_adder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734059425734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734059425734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/common/dm74ls283_quad_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file hdl/common/dm74ls283_quad_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 dm74ls283_quad_adder " "Found entity 1: dm74ls283_quad_adder" {  } { { "hdl/common/dm74ls283_quad_adder.v" "" { Text "/home/swami/Documents/SAP-U/Sim/hdl/common/dm74ls283_quad_adder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734059425735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734059425735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/common/d_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file hdl/common/d_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_latch " "Found entity 1: d_latch" {  } { { "hdl/common/d_latch.v" "" { Text "/home/swami/Documents/SAP-U/Sim/hdl/common/d_latch.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734059425735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734059425735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/common/sn54173_quad_flip_flop.v 1 1 " "Found 1 design units, including 1 entities, in source file hdl/common/sn54173_quad_flip_flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 sn54173_quad_flip_flop " "Found entity 1: sn54173_quad_flip_flop" {  } { { "hdl/common/sn54173_quad_flip_flop.v" "" { Text "/home/swami/Documents/SAP-U/Sim/hdl/common/sn54173_quad_flip_flop.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734059425736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734059425736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/Modules/SAP_U.v 1 1 " "Found 1 design units, including 1 entities, in source file hdl/Modules/SAP_U.v" { { "Info" "ISGN_ENTITY_NAME" "1 SAP_U " "Found entity 1: SAP_U" {  } { { "hdl/Modules/SAP_U.v" "" { Text "/home/swami/Documents/SAP-U/Sim/hdl/Modules/SAP_U.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734059425736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734059425736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/Modules/register.v 1 1 " "Found 1 design units, including 1 entities, in source file hdl/Modules/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "hdl/Modules/register.v" "" { Text "/home/swami/Documents/SAP-U/Sim/hdl/Modules/register.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734059425737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734059425737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/Modules/instruction_register.v 1 1 " "Found 1 design units, including 1 entities, in source file hdl/Modules/instruction_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_register " "Found entity 1: instruction_register" {  } { { "hdl/Modules/instruction_register.v" "" { Text "/home/swami/Documents/SAP-U/Sim/hdl/Modules/instruction_register.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734059425737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734059425737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/Modules/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file hdl/Modules/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "hdl/Modules/alu.v" "" { Text "/home/swami/Documents/SAP-U/Sim/hdl/Modules/alu.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734059425738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734059425738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/common/d_flip_flop.v 1 1 " "Found 1 design units, including 1 entities, in source file hdl/common/d_flip_flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_flip_flop " "Found entity 1: d_flip_flop" {  } { { "hdl/common/d_flip_flop.v" "" { Text "/home/swami/Documents/SAP-U/Sim/hdl/common/d_flip_flop.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734059425738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734059425738 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SAP_U " "Elaborating entity \"SAP_U\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1734059425762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:register_a " "Elaborating entity \"register\" for hierarchy \"register:register_a\"" {  } { { "hdl/Modules/SAP_U.v" "register_a" { Text "/home/swami/Documents/SAP-U/Sim/hdl/Modules/SAP_U.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734059425771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sn54173_quad_flip_flop register:register_a\|sn54173_quad_flip_flop:sn54173_1 " "Elaborating entity \"sn54173_quad_flip_flop\" for hierarchy \"register:register_a\|sn54173_quad_flip_flop:sn54173_1\"" {  } { { "hdl/Modules/register.v" "sn54173_1" { Text "/home/swami/Documents/SAP-U/Sim/hdl/Modules/register.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734059425772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flip_flop register:register_a\|sn54173_quad_flip_flop:sn54173_1\|d_flip_flop:g_d_flip_flops\[0\].dff " "Elaborating entity \"d_flip_flop\" for hierarchy \"register:register_a\|sn54173_quad_flip_flop:sn54173_1\|d_flip_flop:g_d_flip_flops\[0\].dff\"" {  } { { "hdl/common/sn54173_quad_flip_flop.v" "g_d_flip_flops\[0\].dff" { Text "/home/swami/Documents/SAP-U/Sim/hdl/common/sn54173_quad_flip_flop.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734059425775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:m_alu " "Elaborating entity \"alu\" for hierarchy \"alu:m_alu\"" {  } { { "hdl/Modules/SAP_U.v" "m_alu" { Text "/home/swami/Documents/SAP-U/Sim/hdl/Modules/SAP_U.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734059425782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dm74ls283_quad_adder alu:m_alu\|dm74ls283_quad_adder:adder1 " "Elaborating entity \"dm74ls283_quad_adder\" for hierarchy \"alu:m_alu\|dm74ls283_quad_adder:adder1\"" {  } { { "hdl/Modules/alu.v" "adder1" { Text "/home/swami/Documents/SAP-U/Sim/hdl/Modules/alu.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734059425784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder alu:m_alu\|dm74ls283_quad_adder:adder1\|full_adder:adder_chain\[1\].full_adder_inst " "Elaborating entity \"full_adder\" for hierarchy \"alu:m_alu\|dm74ls283_quad_adder:adder1\|full_adder:adder_chain\[1\].full_adder_inst\"" {  } { { "hdl/common/dm74ls283_quad_adder.v" "adder_chain\[1\].full_adder_inst" { Text "/home/swami/Documents/SAP-U/Sim/hdl/common/dm74ls283_quad_adder.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734059425786 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1734059426022 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1734059426073 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1734059426268 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734059426268 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_a_idata\[1\] " "No output dependent on input pin \"reg_a_idata\[1\]\"" {  } { { "hdl/Modules/SAP_U.v" "" { Text "/home/swami/Documents/SAP-U/Sim/hdl/Modules/SAP_U.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734059426305 "|SAP_U|reg_a_idata[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_a_idata\[2\] " "No output dependent on input pin \"reg_a_idata\[2\]\"" {  } { { "hdl/Modules/SAP_U.v" "" { Text "/home/swami/Documents/SAP-U/Sim/hdl/Modules/SAP_U.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734059426305 "|SAP_U|reg_a_idata[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_a_idata\[3\] " "No output dependent on input pin \"reg_a_idata\[3\]\"" {  } { { "hdl/Modules/SAP_U.v" "" { Text "/home/swami/Documents/SAP-U/Sim/hdl/Modules/SAP_U.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734059426305 "|SAP_U|reg_a_idata[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_a_idata\[4\] " "No output dependent on input pin \"reg_a_idata\[4\]\"" {  } { { "hdl/Modules/SAP_U.v" "" { Text "/home/swami/Documents/SAP-U/Sim/hdl/Modules/SAP_U.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734059426305 "|SAP_U|reg_a_idata[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_a_idata\[5\] " "No output dependent on input pin \"reg_a_idata\[5\]\"" {  } { { "hdl/Modules/SAP_U.v" "" { Text "/home/swami/Documents/SAP-U/Sim/hdl/Modules/SAP_U.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734059426305 "|SAP_U|reg_a_idata[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_a_idata\[6\] " "No output dependent on input pin \"reg_a_idata\[6\]\"" {  } { { "hdl/Modules/SAP_U.v" "" { Text "/home/swami/Documents/SAP-U/Sim/hdl/Modules/SAP_U.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734059426305 "|SAP_U|reg_a_idata[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_a_idata\[7\] " "No output dependent on input pin \"reg_a_idata\[7\]\"" {  } { { "hdl/Modules/SAP_U.v" "" { Text "/home/swami/Documents/SAP-U/Sim/hdl/Modules/SAP_U.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734059426305 "|SAP_U|reg_a_idata[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_b_idata\[1\] " "No output dependent on input pin \"reg_b_idata\[1\]\"" {  } { { "hdl/Modules/SAP_U.v" "" { Text "/home/swami/Documents/SAP-U/Sim/hdl/Modules/SAP_U.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734059426305 "|SAP_U|reg_b_idata[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_b_idata\[2\] " "No output dependent on input pin \"reg_b_idata\[2\]\"" {  } { { "hdl/Modules/SAP_U.v" "" { Text "/home/swami/Documents/SAP-U/Sim/hdl/Modules/SAP_U.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734059426305 "|SAP_U|reg_b_idata[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_b_idata\[3\] " "No output dependent on input pin \"reg_b_idata\[3\]\"" {  } { { "hdl/Modules/SAP_U.v" "" { Text "/home/swami/Documents/SAP-U/Sim/hdl/Modules/SAP_U.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734059426305 "|SAP_U|reg_b_idata[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_b_idata\[4\] " "No output dependent on input pin \"reg_b_idata\[4\]\"" {  } { { "hdl/Modules/SAP_U.v" "" { Text "/home/swami/Documents/SAP-U/Sim/hdl/Modules/SAP_U.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734059426305 "|SAP_U|reg_b_idata[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_b_idata\[5\] " "No output dependent on input pin \"reg_b_idata\[5\]\"" {  } { { "hdl/Modules/SAP_U.v" "" { Text "/home/swami/Documents/SAP-U/Sim/hdl/Modules/SAP_U.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734059426305 "|SAP_U|reg_b_idata[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_b_idata\[6\] " "No output dependent on input pin \"reg_b_idata\[6\]\"" {  } { { "hdl/Modules/SAP_U.v" "" { Text "/home/swami/Documents/SAP-U/Sim/hdl/Modules/SAP_U.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734059426305 "|SAP_U|reg_b_idata[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_b_idata\[7\] " "No output dependent on input pin \"reg_b_idata\[7\]\"" {  } { { "hdl/Modules/SAP_U.v" "" { Text "/home/swami/Documents/SAP-U/Sim/hdl/Modules/SAP_U.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1734059426305 "|SAP_U|reg_b_idata[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1734059426305 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "37 " "Implemented 37 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1734059426306 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1734059426306 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1734059426306 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1734059426306 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "500 " "Peak virtual memory: 500 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734059426311 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 12 21:10:26 2024 " "Processing ended: Thu Dec 12 21:10:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734059426311 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734059426311 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734059426311 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734059426311 ""}
