#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Nov 26 13:48:45 2023
# Process ID: 4732
# Current directory: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent44380 C:\Users\Satish\FPGA\Project_2_Working_Int\Project_2\gpio\gpio.xpr
# Log file: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/vivado.log
# Journal file: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio\vivado.jou
# Running On: LAPTOP-B754JH12, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 4, Host memory: 8334 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/gpio_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
system_wavegen_0_2

open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1221.129 ; gain = 422.691
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 04 2022-18:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1226.312 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887100000189A
open_hw_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 3380.117 ; gain = 2153.805
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
set_property PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
current_hw_device [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system/system_i/ila_0' at location 'uuid_5843B8D8654258A4B8CB8CBF22472A33' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-2302] Device xc7z007s (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"system/system_i/ila_0"}]]
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/887100000189A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887100000189A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system/system_i/ila_0' at location 'uuid_5843B8D8654258A4B8CB8CBF22472A33' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-2302] Device xc7z007s (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"system/system_i/ila_0"}]]
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/887100000189A
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 04 2022-18:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Analog Discovery 2-210321AF1C31jsn1" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 04 2022-18:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887100000189A
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
set_property PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
current_hw_device [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'system/system_i/ila_0' at location 'uuid_5843B8D8654258A4B8CB8CBF22472A33' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-2302] Device xc7z007s (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"system/system_i/ila_0"}]]
close_hw_manager
open_bd_design {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd}
Reading block design file <C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- user.org:user:gpio:1.0 - gpio_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding component instance block -- xilinx.com:user:wavegen:1.0 - wavegen_0
Successfully read diagram <system> from block design file <C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3493.359 ; gain = 0.160
close_bd_design [get_bd_designs system]
Wrote  : <C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
open_bd_design {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd}
Reading block design file <C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- user.org:user:gpio:1.0 - gpio_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
Adding component instance block -- xilinx.com:user:wavegen:1.0 - wavegen_0
Successfully read diagram <system> from block design file <C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd>
delete_bd_objs [get_bd_nets gpio_data_in_0_1] [get_bd_nets gpio_0_gpio_data_oe] [get_bd_nets gpio_0_gpio_data_out] [get_bd_cells gpio_0]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property CONFIG.PCW_USE_FABRIC_INTERRUPT {0} [get_bd_cells processing_system7_0]
WARNING: [BD 41-1684] Pin /processing_system7_0/IRQ_F2P is now disabled. All connections to this pin have been removed. 
delete_bd_objs [get_bd_nets xlconcat_0_dout]
endgroup
delete_bd_objs [get_bd_nets gpio_0_intr] [get_bd_cells xlconcat_0]
delete_bd_objs [get_bd_ports gpio_data_in]
delete_bd_objs [get_bd_ports gpio_data_oe] [get_bd_ports gpio_data_out] [get_bd_ports intr]
delete_bd_objs [get_bd_nets gpio_0_axi_rvalid] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_cells ila_0]
validate_bd_design
ERROR: [BD 5-336] This command cannot be run, as the BD-design is locked. Locked reason(s):
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
system_wavegen_0_2

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
update_ip_catalog -delete_ip user.org:user:gpio:1.0 -repo_path c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/gpio_1_0
INFO: [IP_Flow 19-1659] Deleted IP 'user.org:user:gpio:1.0' from repository 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/gpio_1_0' at c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/gpio_1_0.
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/gpio_1_0'
validate_bd_design
ERROR: [BD 5-336] This command cannot be run, as the BD-design is locked. Locked reason(s):
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
system_wavegen_0_2

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
save_bd_design
WARNING: [BD 41-597] NET <gpio_0_axi_arready> has no source
WARNING: [BD 41-597] NET <gpio_0_axi_rdata> has no source
Wrote  : <C:\Users\Satish\FPGA\Project_2_Working_Int\Project_2\gpio\gpio.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
close_bd_design [get_bd_designs system]
open_bd_design {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd}
Reading block design file <C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:user:wavegen:1.0 - wavegen_0
Successfully read diagram <system> from block design file <C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd>
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:wavegen:1.0 [get_ips  system_wavegen_0_2] -log ip_upgrade.log
Upgrading 'C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/system_wavegen_0_2_synth_1

INFO: [IP_Flow 19-3422] Upgraded system_wavegen_0_2 (wavegen_v1.0 1.0) from revision 21 to revision 22
WARNING: [BD 41-597] NET <gpio_0_axi_arready> has no source
WARNING: [BD 41-597] NET <gpio_0_axi_rdata> has no source
Wrote  : <C:\Users\Satish\FPGA\Project_2_Working_Int\Project_2\gpio\gpio.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_wavegen_0_2] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/ps7_0_axi_periph/M00_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/ps7_0_axi_periph/M02_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /ps7_0_axi_periph/xbar/M00_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /ps7_0_axi_periph/xbar/M02_AXI'
WARNING: [BD 41-597] NET <gpio_0_axi_arready> has no source
WARNING: [BD 41-597] NET <gpio_0_axi_rdata> has no source
Wrote  : <C:\Users\Satish\FPGA\Project_2_Working_Int\Project_2\gpio\gpio.srcs\sources_1\bd\system\system.bd> 
WARNING: [BD 41-166] Source port for the net:gpio_0_axi_arready is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:gpio_0_axi_rdata is NULL! Connection will be grounded!
Verilog Output written to : c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-166] Source port for the net:gpio_0_axi_arready is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:gpio_0_axi_rdata is NULL! Connection will be grounded!
Verilog Output written to : c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block wavegen_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:26 ; elapsed = 00:01:02 . Memory (MB): peak = 4066.320 ; gain = 315.324
catch { config_ip_cache -export [get_ips -all system_xbar_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_xbar_0
catch { config_ip_cache -export [get_ips -all system_wavegen_0_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_wavegen_0_2
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry b31f30a97a247188 to dir: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0.dcp to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_sim_netlist.v to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_sim_netlist.vhdl to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_stub.v to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/b/3/b31f30a97a247188/system_auto_pc_0_stub.vhdl to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = b31f30a97a247188; cache size = 115.885 MB.
export_ip_user_files -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
launch_runs system_processing_system7_0_0_synth_1 system_xbar_0_synth_1 system_wavegen_0_2_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_xbar_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_wavegen_0_2
[Sun Nov 26 14:12:36 2023] Launched system_processing_system7_0_0_synth_1, system_xbar_0_synth_1, system_wavegen_0_2_synth_1...
Run output will be captured here:
system_processing_system7_0_0_synth_1: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/system_processing_system7_0_0_synth_1/runme.log
system_xbar_0_synth_1: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/system_xbar_0_synth_1/runme.log
system_wavegen_0_2_synth_1: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/system_wavegen_0_2_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files -ipstatic_source_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/modelsim} {questa=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/questa} {riviera=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/riviera} {activehdl=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
startgroup
set_property CONFIG.NUM_MI {1} [get_bd_cells ps7_0_axi_periph]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI]'
INFO: [Common 17-17] undo 'set_property CONFIG.NUM_MI {1} [get_bd_cells ps7_0_axi_periph]'
INFO: [Common 17-17] undo 'startgroup'
assign_bd_address
Slave segment '/wavegen_0/AXI/AXI_reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C0_0000 [ 64K ]>.
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/ps7_0_axi_periph/M00_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/ps7_0_axi_periph/M02_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /ps7_0_axi_periph/xbar/M00_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /ps7_0_axi_periph/xbar/M02_AXI'
report_ip_status -name ip_status 
generate_target all [get_files  C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-597] NET <gpio_0_axi_arready> has no source
WARNING: [BD 41-597] NET <gpio_0_axi_rdata> has no source
Wrote  : <C:\Users\Satish\FPGA\Project_2_Working_Int\Project_2\gpio\gpio.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
WARNING: [BD 41-166] Source port for the net:gpio_0_axi_arready is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:gpio_0_axi_rdata is NULL! Connection will be grounded!
Verilog Output written to : c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-166] Source port for the net:gpio_0_axi_arready is NULL! Connection will be grounded!
WARNING: [BD 41-166] Source port for the net:gpio_0_axi_rdata is NULL! Connection will be grounded!
Verilog Output written to : c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_pc .
Exporting to file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/synth/system.hwdef
catch { config_ip_cache -export [get_ips -all system_wavegen_0_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_wavegen_0_2
catch { config_ip_cache -export [get_ips -all system_xbar_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_xbar_0
catch { config_ip_cache -export [get_ips -all system_auto_pc_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_1
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
export_ip_user_files -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
launch_runs system_wavegen_0_2_synth_1 system_xbar_0_synth_1 system_auto_pc_1_synth_1 system_auto_pc_0_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_wavegen_0_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_xbar_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
[Sun Nov 26 14:16:25 2023] Launched system_wavegen_0_2_synth_1, system_xbar_0_synth_1, system_auto_pc_1_synth_1, system_auto_pc_0_synth_1...
Run output will be captured here:
system_wavegen_0_2_synth_1: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/system_wavegen_0_2_synth_1/runme.log
system_xbar_0_synth_1: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/system_xbar_0_synth_1/runme.log
system_auto_pc_1_synth_1: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/system_auto_pc_1_synth_1/runme.log
system_auto_pc_0_synth_1: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/system_auto_pc_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files -ipstatic_source_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/modelsim} {questa=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/questa} {riviera=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/riviera} {activehdl=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property offset 0x43C00000 [get_bd_addr_segs {processing_system7_0/Data/SEG_wavegen_0_AXI_reg}]
undo
INFO: [Common 17-17] undo 'set_property offset 0x43C00000 [get_bd_addr_segs {processing_system7_0/Data/SEG_wavegen_0_AXI_reg}]'
set_property offset 0x43C20000 [get_bd_addr_segs {processing_system7_0/Data/SEG_wavegen_0_AXI_reg}]
delete_bd_objs [get_bd_addr_segs] [get_bd_addr_segs -excluded]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_addr_segs] [get_bd_addr_segs -excluded]'
open_bd_design {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd}
save_bd_design
WARNING: [BD 41-597] NET <gpio_0_axi_arready> has no source
WARNING: [BD 41-597] NET <gpio_0_axi_rdata> has no source
Wrote  : <C:\Users\Satish\FPGA\Project_2_Working_Int\Project_2\gpio\gpio.srcs\sources_1\bd\system\system.bd> 
close_bd_design [get_bd_designs system]
open_bd_design {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd}
Reading block design file <C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:user:wavegen:1.0 - wavegen_0
Successfully read diagram <system> from block design file <C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 4066.320 ; gain = 0.000
delete_bd_objs [get_bd_nets gpio_0_axi_arready]
delete_bd_objs [get_bd_nets ps7_0_axi_periph_M00_AXI_arvalid]
delete_bd_objs [get_bd_nets ps7_0_axi_periph_M00_AXI_araddr]
delete_bd_objs [get_bd_nets gpio_0_axi_rdata]
delete_bd_objs [get_bd_ports M00_AXI_arvalid_0] [get_bd_ports axi_rdata_0] [get_bd_ports M00_AXI_araddr_0] [get_bd_ports axi_arready_0]
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/ps7_0_axi_periph/M00_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/ps7_0_axi_periph/M02_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /ps7_0_axi_periph/xbar/M00_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /ps7_0_axi_periph/xbar/M02_AXI'
generate_target all [get_files  C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\Satish\FPGA\Project_2_Working_Int\Project_2\gpio\gpio.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Verilog Output written to : c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/synth/system.v
Verilog Output written to : c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_pc .
Exporting to file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/synth/system.hwdef
catch { config_ip_cache -export [get_ips -all system_wavegen_0_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_wavegen_0_2
catch { config_ip_cache -export [get_ips -all system_xbar_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_xbar_0
catch { config_ip_cache -export [get_ips -all system_auto_pc_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry ec020adcfed81885 to dir: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/e/c/ec020adcfed81885/system_auto_pc_1.dcp to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/e/c/ec020adcfed81885/system_auto_pc_1_sim_netlist.v to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/e/c/ec020adcfed81885/system_auto_pc_1_sim_netlist.vhdl to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/e/c/ec020adcfed81885/system_auto_pc_1_stub.v to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/e/c/ec020adcfed81885/system_auto_pc_1_stub.vhdl to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = ec020adcfed81885; cache size = 119.597 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 7db4b1f92b3e19a6 to dir: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/7/d/7db4b1f92b3e19a6/system_auto_pc_0.dcp to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/7/d/7db4b1f92b3e19a6/system_auto_pc_0_sim_netlist.v to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/7/d/7db4b1f92b3e19a6/system_auto_pc_0_sim_netlist.vhdl to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/7/d/7db4b1f92b3e19a6/system_auto_pc_0_stub.v to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/7/d/7db4b1f92b3e19a6/system_auto_pc_0_stub.vhdl to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 7db4b1f92b3e19a6; cache size = 119.597 MB.
export_ip_user_files -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
launch_runs system_wavegen_0_2_synth_1 system_xbar_0_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_wavegen_0_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_xbar_0
[Sun Nov 26 14:20:16 2023] Launched system_wavegen_0_2_synth_1, system_xbar_0_synth_1...
Run output will be captured here:
system_wavegen_0_2_synth_1: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/system_wavegen_0_2_synth_1/runme.log
system_xbar_0_synth_1: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/system_xbar_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files -ipstatic_source_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/modelsim} {questa=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/questa} {riviera=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/riviera} {activehdl=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -top
set_property location {2625 -391} [get_bd_ports CS]
set_property location {2634 -465} [get_bd_ports LDAC]
set_property location {2620 -491} [get_bd_ports SDI]
set_property location {2614 -561} [get_bd_ports SCK]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/wavegen_0/AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins wavegen_0/AXI]
set_property offset 0x43C20000 [get_bd_addr_segs {processing_system7_0/Data/SEG_wavegen_0_AXI_reg}]
delete_bd_objs [get_bd_addr_segs] [get_bd_addr_segs -excluded]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_addr_segs] [get_bd_addr_segs -excluded]'
make_wrapper -files [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -top
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/ps7_0_axi_periph/M02_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/processing_system7_0/Data' to master interface '/ps7_0_axi_periph/M01_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /ps7_0_axi_periph/xbar/M01_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /ps7_0_axi_periph/xbar/M02_AXI'
Wrote  : <C:\Users\Satish\FPGA\Project_2_Working_Int\Project_2\gpio\gpio.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Verilog Output written to : c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/synth/system.v
Verilog Output written to : c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/hdl/system_wrapper.v
make_wrapper: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 4103.023 ; gain = 8.914
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/utils_1/imports/synth_1/gpio_system_top.dcp with file C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/synth_1/gpio_system_top.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/synth_1

reset_run system_xbar_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/system_xbar_0_synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/synth/system.v
Verilog Output written to : c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
Exporting to file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_xbar_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 7db4b1f92b3e19a6 to dir: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/7/d/7db4b1f92b3e19a6/system_auto_pc_0.dcp to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/7/d/7db4b1f92b3e19a6/system_auto_pc_0_sim_netlist.v to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/7/d/7db4b1f92b3e19a6/system_auto_pc_0_sim_netlist.vhdl to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/7/d/7db4b1f92b3e19a6/system_auto_pc_0_stub.v to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/7/d/7db4b1f92b3e19a6/system_auto_pc_0_stub.vhdl to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 7db4b1f92b3e19a6; cache size = 121.478 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry ec020adcfed81885 to dir: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/e/c/ec020adcfed81885/system_auto_pc_1.dcp to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/e/c/ec020adcfed81885/system_auto_pc_1_sim_netlist.v to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/e/c/ec020adcfed81885/system_auto_pc_1_sim_netlist.vhdl to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/e/c/ec020adcfed81885/system_auto_pc_1_stub.v to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/ip/2022.2/e/c/ec020adcfed81885/system_auto_pc_1_stub.vhdl to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = ec020adcfed81885; cache size = 121.478 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_xbar_0
[Sun Nov 26 14:26:39 2023] Launched system_xbar_0_synth_1, synth_1...
Run output will be captured here:
system_xbar_0_synth_1: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/system_xbar_0_synth_1/runme.log
synth_1: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/synth_1/runme.log
[Sun Nov 26 14:26:39 2023] Launched impl_1...
Run output will be captured here: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 4119.973 ; gain = 15.453
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 04 2022-18:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 4119.973 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887100000189A
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 04 2022-18:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2023 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4127.633 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887100000189A
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
current_hw_device [get_hw_devices xc7z007s_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov 26 14:41:44 2023...
