[{"sid":"/abstract","title":"Abstract","level":2,"children":[]},{"sid":"/1-motivation-and-goals","title":"1. Motivation and Goals","level":2,"children":[]},{"sid":"/2-system-architecture-and-responsibilities","title":"2. System architecture and responsibilities","level":2,"children":[]},{"sid":"/3-ethernet-on-zc702-and-the-mac-to-phy-relationship","title":"3. Ethernet on ZC702 and the MAC to PHY relationship","level":2,"children":[]},{"sid":"/4-digital-pin-routing-modes-in-zynq-mio-and-emio","title":"4. Digital pin routing modes in Zynq: MIO and EMIO","level":2,"children":[{"sid":"/41-what-mio-is","title":"4.1. What MIO is","level":3,"parent":"/4-digital-pin-routing-modes-in-zynq-mio-and-emio","children":[]},{"sid":"/","title":"","level":3,"parent":"/4-digital-pin-routing-modes-in-zynq-mio-and-emio","children":[]},{"sid":"/-1","title":"","level":3,"parent":"/4-digital-pin-routing-modes-in-zynq-mio-and-emio","children":[]},{"sid":"/42-what-emio-is","title":"4.2. What EMIO is","level":3,"parent":"/4-digital-pin-routing-modes-in-zynq-mio-and-emio","children":[]},{"sid":"/43-why-ethernet-uses-mio-on-zc702-in-this-project","title":"4.3. Why Ethernet uses MIO on ZC702 in this project","level":3,"parent":"/4-digital-pin-routing-modes-in-zynq-mio-and-emio","children":[]}]},{"sid":"/5-how-the-ps-communicates-with-the-pl-axi-gp-smartconnect-and-axi-lite","title":"5. How the PS communicates with the PL: AXI GP, SmartConnect, and AXI-Lite","level":2,"children":[{"sid":"/51-axi-lite-as-register-access","title":"5.1. AXI Lite as register access","level":3,"parent":"/5-how-the-ps-communicates-with-the-pl-axi-gp-smartconnect-and-axi-lite","children":[]},{"sid":"/52-why-smartconnect-exists","title":"5.2. Why SmartConnect exists","level":3,"parent":"/5-how-the-ps-communicates-with-the-pl-axi-gp-smartconnect-and-axi-lite","children":[]},{"sid":"/53-clocks-and-resets-for-reliable-ps-to-pl-access","title":"5.3. Clocks and resets for reliable PS to PL access","level":3,"parent":"/5-how-the-ps-communicates-with-the-pl-axi-gp-smartconnect-and-axi-lite","children":[]}]},{"sid":"/6-the-pl-datapath-axi-gpio-out-to-inverter-to-axi-gpio-in","title":"6. The PL datapath: AXI GPIO out to inverter to AXI GPIO in","level":2,"children":[{"sid":"/61-the-register-interface-exposed-by-axi-gpio","title":"6.1. The register interface exposed by AXI GPIO","level":3,"parent":"/6-the-pl-datapath-axi-gpio-out-to-inverter-to-axi-gpio-in","children":[]}]},{"sid":"/7-end-to-end-network-validation-strategy","title":"7. End to end network validation strategy","level":2,"children":[]},{"sid":"/8-tcp-and-udp-in-this-project-why-both-exist-and-what-each-proves","title":"8. TCP and UDP in this project: why both exist and what each proves","level":2,"children":[]},{"sid":"/9-simulationonly-validation-of-the-axi-gpio-loopback","title":"9. Simulationâ€‘Only Validation of the AXI GPIO Loopback","level":2,"children":[]},{"sid":"/10-summary-and-transition-to-implementation-details","title":"10. Summary and transition to implementation details","level":2,"children":[]}]