<html>
<head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
	<title>
		libLCS - A Logic Circuit Simulation Library in C++
	</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head>

<body>
<br>
<center>
<table>
	<tr>
		<td>
			<img src = "logo.jpg">
		</td>
		<td>
			<h1> - A Logic Circuit Simulation Library in C++</h1>
		</td>
	</tr>
</table>
</center>

<br><br>

<div class = "tabs">
<ul>
	<li><a class = "el" href = "index.html"><span>Home</span></a></li>
	<li><a class = "el" href = "news.html"><span>News</span></a></li>
	<li><a class = "el" href = "examples.html"><span>Examples</span></a></li>
	<li><a class = "el" href = "userguide.html"><span>Userguide</span></a></li>
	<li><a class = "el" href = "devguide.html"><span>Developer Guide</span></a></li>
	<li><a class = "el" href = "download.html"><span>Download</span></a></li>
	<li><a class = "el" href = "install.html"><span>Install</span></a></li>
	<li><a class = "el" href = "links.html"><span>Links</span></a></li>
	<li><a class = "el" href = "archives.html"><span>Archives</span></a></li>
</ul>
</div>

<br><br>

<!-- Generated by Doxygen 1.4.7 -->
<div class="nav">
<a class="el" href="namespacelcs.html">lcs</a>::<a class="el" href="classlcs_1_1_shift_reg.html">ShiftReg</a></div>
<h1>lcs::ShiftReg&lt; bits, edgeType, shift, delay &gt; Class Template Reference</h1><!-- doxytag: class="lcs::ShiftReg" --><!-- doxytag: inherits="lcs::Module" --><code>#include &lt;shiftreg.h&gt;</code>
<p>
<p>Inheritance diagram for lcs::ShiftReg&lt; bits, edgeType, shift, delay &gt;:
<p><center><img src="classlcs_1_1_shift_reg.png" usemap="#lcs::ShiftReg< bits, edgeType, shift, delay >_map" border="0" alt=""></center>
<map name="lcs::ShiftReg< bits, edgeType, shift, delay >_map">
<area href="classlcs_1_1_module.html" alt="lcs::Module" shape="rect" coords="0,0,261,24">
</map>
<a href="classlcs_1_1_shift_reg-members.html">List of all members.</a><hr><a name="_details"></a><h2>Detailed Description</h2>
<h3>template&lt;unsigned int bits = 1, PulseEdge edgeType = POS_EDGE, Shift shift = LEFT_SHIFT, unsigned int delay = 0&gt;<br>
 class lcs::ShiftReg&lt; bits, edgeType, shift, delay &gt;</h3>

This class encapsulates a real hardware-like shift register element. It is a template class which takes four template arguments. The shift register module requries an input bit-stream, and a clock input.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>bits</em>&nbsp;</td><td>The number of bits in the register. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>edgeType</em>&nbsp;</td><td>The edge type at which triggers a shift. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>shift</em>&nbsp;</td><td>This template argument denotes whether a left shift, or a right shift has to be performed. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>delay</em>&nbsp;</td><td>The delay with which the shift should be performed after the triggering edge occurs at the clock input. This can considered as a propogation delay. </td></tr>
  </table>
</dl>

<p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classlcs_1_1_shift_reg.html#a155549e80a4657ad5114afb8a185a06">ShiftReg</a> (const <a class="el" href="classlcs_1_1_bus.html">Bus</a>&lt; bits &gt; &amp;out, const <a class="el" href="classlcs_1_1_input_bus.html">InputBus</a>&lt; 1 &gt; &amp;in, const <a class="el" href="classlcs_1_1_input_bus.html">InputBus</a>&lt; 1 &gt; &amp;clk)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">virtual&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classlcs_1_1_shift_reg.html#ef4e044a38d76087f0ed8111360aa4ce">~ShiftReg</a> ()</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classlcs_1_1_shift_reg.html#befb5f7c264ec83bca4f3017c3e7c8c0">onPosEdge</a> (int portId)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classlcs_1_1_shift_reg.html#5a91b4fe316dffef3e79da34bd8fb515">onNegEdge</a> (int portId)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">const <a class="el" href="namespacelcs.html#af080f8d6de4f68ce9ab50d3b9293b5d">LineState</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classlcs_1_1_shift_reg.html#b32317ae6ccae7963c4dc1acd1f4c70c">operator[]</a> (const int &amp;i)</td></tr>

</table>
<hr><h2>Constructor &amp; Destructor Documentation</h2>
<a class="anchor" name="a155549e80a4657ad5114afb8a185a06"></a><!-- doxytag: member="lcs::ShiftReg::ShiftReg" ref="a155549e80a4657ad5114afb8a185a06" args="(const Bus&lt; bits &gt; &amp;out, const InputBus&lt; 1 &gt; &amp;in, const InputBus&lt; 1 &gt; &amp;clk)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned int bits, PulseEdge edgeType, Shift shift, unsigned int delay&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classlcs_1_1_shift_reg.html">lcs::ShiftReg</a>&lt; bits, edgeType, shift, delay &gt;::<a class="el" href="classlcs_1_1_shift_reg.html">ShiftReg</a>           </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classlcs_1_1_bus.html">Bus</a>&lt; bits &gt; &amp;&nbsp;</td>
          <td class="paramname"> <em>out</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classlcs_1_1_input_bus.html">InputBus</a>&lt; 1 &gt; &amp;&nbsp;</td>
          <td class="paramname"> <em>in</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classlcs_1_1_input_bus.html">InputBus</a>&lt; 1 &gt; &amp;&nbsp;</td>
          <td class="paramname"> <em>clk</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Constructor. The only usefull constructor.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>out</em>&nbsp;</td><td>The output bus, or the read bus, of the register. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>in</em>&nbsp;</td><td>The input stream to the shift register. </td></tr>
  </table>
</dl>

</div>
</div><p>
<a class="anchor" name="ef4e044a38d76087f0ed8111360aa4ce"></a><!-- doxytag: member="lcs::ShiftReg::~ShiftReg" ref="ef4e044a38d76087f0ed8111360aa4ce" args="()" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned int bits, PulseEdge edgeType, Shift shift, unsigned int delay&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classlcs_1_1_shift_reg.html">lcs::ShiftReg</a>&lt; bits, edgeType, shift, delay &gt;::~<a class="el" href="classlcs_1_1_shift_reg.html">ShiftReg</a>           </td>
          <td>(</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Destructor. 
</div>
</div><p>
<hr><h2>Member Function Documentation</h2>
<a class="anchor" name="5a91b4fe316dffef3e79da34bd8fb515"></a><!-- doxytag: member="lcs::ShiftReg::onNegEdge" ref="5a91b4fe316dffef3e79da34bd8fb515" args="(int portId)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned int bits = 1, PulseEdge edgeType = POS_EDGE, Shift shift = LEFT_SHIFT, unsigned int delay = 0&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">virtual void <a class="el" href="classlcs_1_1_shift_reg.html">lcs::ShiftReg</a>&lt; bits, edgeType, shift, delay &gt;::onNegEdge           </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>portId</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Internal function which will never be used by a user of libLCS. 
<p>
Reimplemented from <a class="el" href="classlcs_1_1_module.html#34f9d177a907cd720b7426afba6e4dfd">lcs::Module</a>.
</div>
</div><p>
<a class="anchor" name="befb5f7c264ec83bca4f3017c3e7c8c0"></a><!-- doxytag: member="lcs::ShiftReg::onPosEdge" ref="befb5f7c264ec83bca4f3017c3e7c8c0" args="(int portId)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned int bits = 1, PulseEdge edgeType = POS_EDGE, Shift shift = LEFT_SHIFT, unsigned int delay = 0&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">virtual void <a class="el" href="classlcs_1_1_shift_reg.html">lcs::ShiftReg</a>&lt; bits, edgeType, shift, delay &gt;::onPosEdge           </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>portId</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [inline, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Internal function which will never be used by a user of libLCS. 
<p>
Reimplemented from <a class="el" href="classlcs_1_1_module.html#0d85c2fcb6991b21b01a7a6294d69935">lcs::Module</a>.
</div>
</div><p>
<a class="anchor" name="b32317ae6ccae7963c4dc1acd1f4c70c"></a><!-- doxytag: member="lcs::ShiftReg::operator[]" ref="b32317ae6ccae7963c4dc1acd1f4c70c" args="(const int &amp;i)" -->
<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;unsigned int bits = 1, PulseEdge edgeType = POS_EDGE, Shift shift = LEFT_SHIFT, unsigned int delay = 0&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="namespacelcs.html#af080f8d6de4f68ce9ab50d3b9293b5d">LineState</a> <a class="el" href="classlcs_1_1_shift_reg.html">lcs::ShiftReg</a>&lt; bits, edgeType, shift, delay &gt;::operator[]           </td>
          <td>(</td>
          <td class="paramtype">const int &amp;&nbsp;</td>
          <td class="paramname"> <em>i</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
An overloaded read only <code>operator[]</code> which can be used to read the line state of the i-th bit of the register. 
</div>
</div><p>
<hr>
<center>
	Copyright &copy 2006, 2007 Siva Chandra <br>
	<img src = "logo_small.jpg">
</center>
</body>
</html>

