Classic Timing Analyzer report for DDS_top
Wed Mar 25 20:42:20 2015
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                            ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                                                            ; To                                           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 6.109 ns                         ; reset                                                                                                           ; key_coding:key_coding_1|a_control_temp[2]    ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 56.618 ns                        ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a3~porta_address_reg9 ; sin_data[0]                                  ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -1.411 ns                        ; reset                                                                                                           ; key_coding:key_coding_1|set_waveform_temp[1] ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 10.22 MHz ( period = 97.848 ns ) ; key_coding:key_coding_1|a_control_temp[3]                                                                       ; TLC5615:TLC5615_1|DIN_REG[0]                 ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; key:key_2|key_out                                                                                               ; key_coding:key_coding_1|f_control_temp[20]   ; clk        ; clk      ; 23           ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                                                                                 ;                                              ;            ;          ; 23           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                            ; To                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 10.22 MHz ( period = 97.848 ns )                    ; key_coding:key_coding_1|a_control_temp[3]                                                                       ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 44.716 ns               ;
; N/A                                     ; 10.26 MHz ( period = 97.492 ns )                    ; key_coding:key_coding_1|set_waveform_temp[0]                                                                    ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 44.604 ns               ;
; N/A                                     ; 10.27 MHz ( period = 97.390 ns )                    ; key_coding:key_coding_1|a_control_temp[1]                                                                       ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 44.487 ns               ;
; N/A                                     ; 10.30 MHz ( period = 97.130 ns )                    ; key_coding:key_coding_1|set_waveform_temp[1]                                                                    ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 44.423 ns               ;
; N/A                                     ; 10.31 MHz ( period = 97.034 ns )                    ; key_coding:key_coding_1|a_control_temp[2]                                                                       ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 44.309 ns               ;
; N/A                                     ; 10.58 MHz ( period = 94.518 ns )                    ; key_coding:key_coding_1|a_control_temp[0]                                                                       ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 43.052 ns               ;
; N/A                                     ; 11.09 MHz ( period = 90.170 ns )                    ; key_coding:key_coding_1|a_control_temp[3]                                                                       ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 40.879 ns               ;
; N/A                                     ; 11.13 MHz ( period = 89.814 ns )                    ; key_coding:key_coding_1|set_waveform_temp[0]                                                                    ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 40.767 ns               ;
; N/A                                     ; 11.15 MHz ( period = 89.712 ns )                    ; key_coding:key_coding_1|a_control_temp[1]                                                                       ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 40.650 ns               ;
; N/A                                     ; 11.18 MHz ( period = 89.452 ns )                    ; key_coding:key_coding_1|set_waveform_temp[1]                                                                    ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 40.586 ns               ;
; N/A                                     ; 11.19 MHz ( period = 89.356 ns )                    ; key_coding:key_coding_1|a_control_temp[2]                                                                       ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 40.472 ns               ;
; N/A                                     ; 11.52 MHz ( period = 86.840 ns )                    ; key_coding:key_coding_1|a_control_temp[0]                                                                       ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 39.215 ns               ;
; N/A                                     ; 11.99 MHz ( period = 83.392 ns )                    ; key_coding:key_coding_1|a_control_temp[3]                                                                       ; TLC5615:TLC5615_1|DIN_REG[2] ; clk        ; clk      ; None                        ; None                      ; 37.490 ns               ;
; N/A                                     ; 12.04 MHz ( period = 83.036 ns )                    ; key_coding:key_coding_1|set_waveform_temp[0]                                                                    ; TLC5615:TLC5615_1|DIN_REG[2] ; clk        ; clk      ; None                        ; None                      ; 37.378 ns               ;
; N/A                                     ; 12.06 MHz ( period = 82.934 ns )                    ; key_coding:key_coding_1|a_control_temp[1]                                                                       ; TLC5615:TLC5615_1|DIN_REG[2] ; clk        ; clk      ; None                        ; None                      ; 37.261 ns               ;
; N/A                                     ; 12.10 MHz ( period = 82.674 ns )                    ; key_coding:key_coding_1|set_waveform_temp[1]                                                                    ; TLC5615:TLC5615_1|DIN_REG[2] ; clk        ; clk      ; None                        ; None                      ; 37.197 ns               ;
; N/A                                     ; 12.11 MHz ( period = 82.578 ns )                    ; key_coding:key_coding_1|a_control_temp[2]                                                                       ; TLC5615:TLC5615_1|DIN_REG[2] ; clk        ; clk      ; None                        ; None                      ; 37.083 ns               ;
; N/A                                     ; 12.49 MHz ( period = 80.062 ns )                    ; key_coding:key_coding_1|a_control_temp[0]                                                                       ; TLC5615:TLC5615_1|DIN_REG[2] ; clk        ; clk      ; None                        ; None                      ; 35.826 ns               ;
; N/A                                     ; 13.03 MHz ( period = 76.742 ns )                    ; key_coding:key_coding_1|a_control_temp[3]                                                                       ; TLC5615:TLC5615_1|DIN_REG[3] ; clk        ; clk      ; None                        ; None                      ; 34.169 ns               ;
; N/A                                     ; 13.09 MHz ( period = 76.386 ns )                    ; key_coding:key_coding_1|set_waveform_temp[0]                                                                    ; TLC5615:TLC5615_1|DIN_REG[3] ; clk        ; clk      ; None                        ; None                      ; 34.057 ns               ;
; N/A                                     ; 13.11 MHz ( period = 76.284 ns )                    ; key_coding:key_coding_1|a_control_temp[1]                                                                       ; TLC5615:TLC5615_1|DIN_REG[3] ; clk        ; clk      ; None                        ; None                      ; 33.940 ns               ;
; N/A                                     ; 13.15 MHz ( period = 76.024 ns )                    ; key_coding:key_coding_1|set_waveform_temp[1]                                                                    ; TLC5615:TLC5615_1|DIN_REG[3] ; clk        ; clk      ; None                        ; None                      ; 33.876 ns               ;
; N/A                                     ; 13.17 MHz ( period = 75.928 ns )                    ; key_coding:key_coding_1|a_control_temp[2]                                                                       ; TLC5615:TLC5615_1|DIN_REG[3] ; clk        ; clk      ; None                        ; None                      ; 33.762 ns               ;
; N/A                                     ; 13.62 MHz ( period = 73.412 ns )                    ; key_coding:key_coding_1|a_control_temp[0]                                                                       ; TLC5615:TLC5615_1|DIN_REG[3] ; clk        ; clk      ; None                        ; None                      ; 32.505 ns               ;
; N/A                                     ; 14.31 MHz ( period = 69.898 ns )                    ; key_coding:key_coding_1|a_control_temp[3]                                                                       ; TLC5615:TLC5615_1|DIN_REG[4] ; clk        ; clk      ; None                        ; None                      ; 30.747 ns               ;
; N/A                                     ; 14.38 MHz ( period = 69.542 ns )                    ; key_coding:key_coding_1|set_waveform_temp[0]                                                                    ; TLC5615:TLC5615_1|DIN_REG[4] ; clk        ; clk      ; None                        ; None                      ; 30.635 ns               ;
; N/A                                     ; 14.40 MHz ( period = 69.440 ns )                    ; key_coding:key_coding_1|a_control_temp[1]                                                                       ; TLC5615:TLC5615_1|DIN_REG[4] ; clk        ; clk      ; None                        ; None                      ; 30.518 ns               ;
; N/A                                     ; 14.46 MHz ( period = 69.180 ns )                    ; key_coding:key_coding_1|set_waveform_temp[1]                                                                    ; TLC5615:TLC5615_1|DIN_REG[4] ; clk        ; clk      ; None                        ; None                      ; 30.454 ns               ;
; N/A                                     ; 14.48 MHz ( period = 69.084 ns )                    ; key_coding:key_coding_1|a_control_temp[2]                                                                       ; TLC5615:TLC5615_1|DIN_REG[4] ; clk        ; clk      ; None                        ; None                      ; 30.340 ns               ;
; N/A                                     ; 15.02 MHz ( period = 66.568 ns )                    ; key_coding:key_coding_1|a_control_temp[0]                                                                       ; TLC5615:TLC5615_1|DIN_REG[4] ; clk        ; clk      ; None                        ; None                      ; 29.083 ns               ;
; N/A                                     ; 15.75 MHz ( period = 63.494 ns )                    ; key_coding:key_coding_1|a_control_temp[3]                                                                       ; TLC5615:TLC5615_1|DIN_REG[5] ; clk        ; clk      ; None                        ; None                      ; 27.559 ns               ;
; N/A                                     ; 15.84 MHz ( period = 63.138 ns )                    ; key_coding:key_coding_1|set_waveform_temp[0]                                                                    ; TLC5615:TLC5615_1|DIN_REG[5] ; clk        ; clk      ; None                        ; None                      ; 27.447 ns               ;
; N/A                                     ; 15.86 MHz ( period = 63.036 ns )                    ; key_coding:key_coding_1|a_control_temp[1]                                                                       ; TLC5615:TLC5615_1|DIN_REG[5] ; clk        ; clk      ; None                        ; None                      ; 27.330 ns               ;
; N/A                                     ; 15.93 MHz ( period = 62.776 ns )                    ; key_coding:key_coding_1|set_waveform_temp[1]                                                                    ; TLC5615:TLC5615_1|DIN_REG[5] ; clk        ; clk      ; None                        ; None                      ; 27.266 ns               ;
; N/A                                     ; 15.95 MHz ( period = 62.680 ns )                    ; key_coding:key_coding_1|a_control_temp[2]                                                                       ; TLC5615:TLC5615_1|DIN_REG[5] ; clk        ; clk      ; None                        ; None                      ; 27.152 ns               ;
; N/A                                     ; 16.62 MHz ( period = 60.164 ns )                    ; key_coding:key_coding_1|a_control_temp[0]                                                                       ; TLC5615:TLC5615_1|DIN_REG[5] ; clk        ; clk      ; None                        ; None                      ; 25.895 ns               ;
; N/A                                     ; 17.38 MHz ( period = 57.538 ns )                    ; key_coding:key_coding_1|a_control_temp[3]                                                                       ; TLC5615:TLC5615_1|DIN_REG[6] ; clk        ; clk      ; None                        ; None                      ; 24.574 ns               ;
; N/A                                     ; 17.49 MHz ( period = 57.182 ns )                    ; key_coding:key_coding_1|set_waveform_temp[0]                                                                    ; TLC5615:TLC5615_1|DIN_REG[6] ; clk        ; clk      ; None                        ; None                      ; 24.462 ns               ;
; N/A                                     ; 17.52 MHz ( period = 57.080 ns )                    ; key_coding:key_coding_1|a_control_temp[1]                                                                       ; TLC5615:TLC5615_1|DIN_REG[6] ; clk        ; clk      ; None                        ; None                      ; 24.345 ns               ;
; N/A                                     ; 17.60 MHz ( period = 56.820 ns )                    ; key_coding:key_coding_1|set_waveform_temp[1]                                                                    ; TLC5615:TLC5615_1|DIN_REG[6] ; clk        ; clk      ; None                        ; None                      ; 24.281 ns               ;
; N/A                                     ; 17.63 MHz ( period = 56.724 ns )                    ; key_coding:key_coding_1|a_control_temp[2]                                                                       ; TLC5615:TLC5615_1|DIN_REG[6] ; clk        ; clk      ; None                        ; None                      ; 24.167 ns               ;
; N/A                                     ; 18.45 MHz ( period = 54.208 ns )                    ; key_coding:key_coding_1|a_control_temp[0]                                                                       ; TLC5615:TLC5615_1|DIN_REG[6] ; clk        ; clk      ; None                        ; None                      ; 22.910 ns               ;
; N/A                                     ; 19.68 MHz ( period = 50.824 ns )                    ; key_coding:key_coding_1|a_control_temp[3]                                                                       ; TLC5615:TLC5615_1|DIN_REG[7] ; clk        ; clk      ; None                        ; None                      ; 21.206 ns               ;
; N/A                                     ; 19.81 MHz ( period = 50.468 ns )                    ; key_coding:key_coding_1|set_waveform_temp[0]                                                                    ; TLC5615:TLC5615_1|DIN_REG[7] ; clk        ; clk      ; None                        ; None                      ; 21.094 ns               ;
; N/A                                     ; 19.85 MHz ( period = 50.366 ns )                    ; key_coding:key_coding_1|a_control_temp[1]                                                                       ; TLC5615:TLC5615_1|DIN_REG[7] ; clk        ; clk      ; None                        ; None                      ; 20.977 ns               ;
; N/A                                     ; 19.96 MHz ( period = 50.106 ns )                    ; key_coding:key_coding_1|set_waveform_temp[1]                                                                    ; TLC5615:TLC5615_1|DIN_REG[7] ; clk        ; clk      ; None                        ; None                      ; 20.913 ns               ;
; N/A                                     ; 20.00 MHz ( period = 50.010 ns )                    ; key_coding:key_coding_1|a_control_temp[2]                                                                       ; TLC5615:TLC5615_1|DIN_REG[7] ; clk        ; clk      ; None                        ; None                      ; 20.799 ns               ;
; N/A                                     ; 20.02 MHz ( period = 49.960 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a3~porta_address_reg0 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 49.636 ns               ;
; N/A                                     ; 20.02 MHz ( period = 49.960 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a3~porta_address_reg1 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 49.636 ns               ;
; N/A                                     ; 20.02 MHz ( period = 49.960 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a3~porta_address_reg2 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 49.636 ns               ;
; N/A                                     ; 20.02 MHz ( period = 49.960 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a3~porta_address_reg3 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 49.636 ns               ;
; N/A                                     ; 20.02 MHz ( period = 49.960 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a3~porta_address_reg4 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 49.636 ns               ;
; N/A                                     ; 20.02 MHz ( period = 49.960 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a3~porta_address_reg5 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 49.636 ns               ;
; N/A                                     ; 20.02 MHz ( period = 49.960 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a3~porta_address_reg6 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 49.636 ns               ;
; N/A                                     ; 20.02 MHz ( period = 49.960 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a3~porta_address_reg7 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 49.636 ns               ;
; N/A                                     ; 20.02 MHz ( period = 49.960 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a3~porta_address_reg8 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 49.636 ns               ;
; N/A                                     ; 20.02 MHz ( period = 49.960 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a3~porta_address_reg9 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 49.636 ns               ;
; N/A                                     ; 20.06 MHz ( period = 49.845 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a2~porta_address_reg0 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 49.501 ns               ;
; N/A                                     ; 20.06 MHz ( period = 49.845 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a2~porta_address_reg1 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 49.501 ns               ;
; N/A                                     ; 20.06 MHz ( period = 49.845 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a2~porta_address_reg2 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 49.501 ns               ;
; N/A                                     ; 20.06 MHz ( period = 49.845 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a2~porta_address_reg3 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 49.501 ns               ;
; N/A                                     ; 20.06 MHz ( period = 49.845 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a2~porta_address_reg4 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 49.501 ns               ;
; N/A                                     ; 20.06 MHz ( period = 49.845 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a2~porta_address_reg5 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 49.501 ns               ;
; N/A                                     ; 20.06 MHz ( period = 49.845 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a2~porta_address_reg6 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 49.501 ns               ;
; N/A                                     ; 20.06 MHz ( period = 49.845 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a2~porta_address_reg7 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 49.501 ns               ;
; N/A                                     ; 20.06 MHz ( period = 49.845 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a2~porta_address_reg8 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 49.501 ns               ;
; N/A                                     ; 20.06 MHz ( period = 49.845 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a2~porta_address_reg9 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 49.501 ns               ;
; N/A                                     ; 20.08 MHz ( period = 49.798 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a4~porta_address_reg0 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 49.460 ns               ;
; N/A                                     ; 20.08 MHz ( period = 49.798 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a4~porta_address_reg1 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 49.460 ns               ;
; N/A                                     ; 20.08 MHz ( period = 49.798 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a4~porta_address_reg2 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 49.460 ns               ;
; N/A                                     ; 20.08 MHz ( period = 49.798 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a4~porta_address_reg3 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 49.460 ns               ;
; N/A                                     ; 20.08 MHz ( period = 49.798 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a4~porta_address_reg4 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 49.460 ns               ;
; N/A                                     ; 20.08 MHz ( period = 49.798 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a4~porta_address_reg5 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 49.460 ns               ;
; N/A                                     ; 20.08 MHz ( period = 49.798 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a4~porta_address_reg6 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 49.460 ns               ;
; N/A                                     ; 20.08 MHz ( period = 49.798 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a4~porta_address_reg7 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 49.460 ns               ;
; N/A                                     ; 20.08 MHz ( period = 49.798 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a4~porta_address_reg8 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 49.460 ns               ;
; N/A                                     ; 20.08 MHz ( period = 49.798 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a4~porta_address_reg9 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 49.460 ns               ;
; N/A                                     ; 20.11 MHz ( period = 49.736 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a0~porta_address_reg0 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 49.380 ns               ;
; N/A                                     ; 20.11 MHz ( period = 49.736 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a0~porta_address_reg1 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 49.380 ns               ;
; N/A                                     ; 20.11 MHz ( period = 49.736 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a0~porta_address_reg2 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 49.380 ns               ;
; N/A                                     ; 20.11 MHz ( period = 49.736 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a0~porta_address_reg3 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 49.380 ns               ;
; N/A                                     ; 20.11 MHz ( period = 49.736 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a0~porta_address_reg4 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 49.380 ns               ;
; N/A                                     ; 20.11 MHz ( period = 49.736 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a0~porta_address_reg5 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 49.380 ns               ;
; N/A                                     ; 20.11 MHz ( period = 49.736 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a0~porta_address_reg6 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 49.380 ns               ;
; N/A                                     ; 20.11 MHz ( period = 49.736 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a0~porta_address_reg7 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 49.380 ns               ;
; N/A                                     ; 20.11 MHz ( period = 49.736 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a0~porta_address_reg8 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 49.380 ns               ;
; N/A                                     ; 20.11 MHz ( period = 49.736 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a0~porta_address_reg9 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 49.380 ns               ;
; N/A                                     ; 20.12 MHz ( period = 49.702 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a6~porta_address_reg0 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 49.368 ns               ;
; N/A                                     ; 20.12 MHz ( period = 49.702 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a6~porta_address_reg1 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 49.368 ns               ;
; N/A                                     ; 20.12 MHz ( period = 49.702 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a6~porta_address_reg2 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 49.368 ns               ;
; N/A                                     ; 20.12 MHz ( period = 49.702 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a6~porta_address_reg3 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 49.368 ns               ;
; N/A                                     ; 20.12 MHz ( period = 49.702 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a6~porta_address_reg4 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 49.368 ns               ;
; N/A                                     ; 20.12 MHz ( period = 49.702 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a6~porta_address_reg5 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 49.368 ns               ;
; N/A                                     ; 20.12 MHz ( period = 49.702 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a6~porta_address_reg6 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 49.368 ns               ;
; N/A                                     ; 20.12 MHz ( period = 49.702 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a6~porta_address_reg7 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 49.368 ns               ;
; N/A                                     ; 20.12 MHz ( period = 49.702 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a6~porta_address_reg8 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 49.368 ns               ;
; N/A                                     ; 20.12 MHz ( period = 49.702 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a6~porta_address_reg9 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 49.368 ns               ;
; N/A                                     ; 20.16 MHz ( period = 49.600 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a7~porta_address_reg0 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 49.264 ns               ;
; N/A                                     ; 20.16 MHz ( period = 49.600 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a7~porta_address_reg1 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 49.264 ns               ;
; N/A                                     ; 20.16 MHz ( period = 49.600 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a7~porta_address_reg2 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 49.264 ns               ;
; N/A                                     ; 20.16 MHz ( period = 49.600 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a7~porta_address_reg3 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 49.264 ns               ;
; N/A                                     ; 20.16 MHz ( period = 49.600 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a7~porta_address_reg4 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 49.264 ns               ;
; N/A                                     ; 20.16 MHz ( period = 49.600 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a7~porta_address_reg5 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 49.264 ns               ;
; N/A                                     ; 20.16 MHz ( period = 49.600 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a7~porta_address_reg6 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 49.264 ns               ;
; N/A                                     ; 20.16 MHz ( period = 49.600 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a7~porta_address_reg7 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 49.264 ns               ;
; N/A                                     ; 20.16 MHz ( period = 49.600 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a7~porta_address_reg8 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 49.264 ns               ;
; N/A                                     ; 20.16 MHz ( period = 49.600 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a7~porta_address_reg9 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 49.264 ns               ;
; N/A                                     ; 20.23 MHz ( period = 49.421 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a8~porta_address_reg0 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 49.071 ns               ;
; N/A                                     ; 20.23 MHz ( period = 49.421 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a8~porta_address_reg1 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 49.071 ns               ;
; N/A                                     ; 20.23 MHz ( period = 49.421 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a8~porta_address_reg2 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 49.071 ns               ;
; N/A                                     ; 20.23 MHz ( period = 49.421 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a8~porta_address_reg3 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 49.071 ns               ;
; N/A                                     ; 20.23 MHz ( period = 49.421 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a8~porta_address_reg4 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 49.071 ns               ;
; N/A                                     ; 20.23 MHz ( period = 49.421 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a8~porta_address_reg5 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 49.071 ns               ;
; N/A                                     ; 20.23 MHz ( period = 49.421 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a8~porta_address_reg6 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 49.071 ns               ;
; N/A                                     ; 20.23 MHz ( period = 49.421 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a8~porta_address_reg7 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 49.071 ns               ;
; N/A                                     ; 20.23 MHz ( period = 49.421 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a8~porta_address_reg8 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 49.071 ns               ;
; N/A                                     ; 20.23 MHz ( period = 49.421 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a8~porta_address_reg9 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 49.071 ns               ;
; N/A                                     ; 20.45 MHz ( period = 48.903 ns )                    ; DDS:DDS_1|squ:u7|altsyncram:altsyncram_component|altsyncram_d281:auto_generated|ram_block1a0~porta_address_reg0 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 48.542 ns               ;
; N/A                                     ; 20.45 MHz ( period = 48.903 ns )                    ; DDS:DDS_1|squ:u7|altsyncram:altsyncram_component|altsyncram_d281:auto_generated|ram_block1a0~porta_address_reg1 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 48.542 ns               ;
; N/A                                     ; 20.45 MHz ( period = 48.903 ns )                    ; DDS:DDS_1|squ:u7|altsyncram:altsyncram_component|altsyncram_d281:auto_generated|ram_block1a0~porta_address_reg2 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 48.542 ns               ;
; N/A                                     ; 20.45 MHz ( period = 48.903 ns )                    ; DDS:DDS_1|squ:u7|altsyncram:altsyncram_component|altsyncram_d281:auto_generated|ram_block1a0~porta_address_reg3 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 48.542 ns               ;
; N/A                                     ; 20.45 MHz ( period = 48.903 ns )                    ; DDS:DDS_1|squ:u7|altsyncram:altsyncram_component|altsyncram_d281:auto_generated|ram_block1a0~porta_address_reg4 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 48.542 ns               ;
; N/A                                     ; 20.45 MHz ( period = 48.903 ns )                    ; DDS:DDS_1|squ:u7|altsyncram:altsyncram_component|altsyncram_d281:auto_generated|ram_block1a0~porta_address_reg5 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 48.542 ns               ;
; N/A                                     ; 20.45 MHz ( period = 48.903 ns )                    ; DDS:DDS_1|squ:u7|altsyncram:altsyncram_component|altsyncram_d281:auto_generated|ram_block1a0~porta_address_reg6 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 48.542 ns               ;
; N/A                                     ; 20.45 MHz ( period = 48.903 ns )                    ; DDS:DDS_1|squ:u7|altsyncram:altsyncram_component|altsyncram_d281:auto_generated|ram_block1a0~porta_address_reg7 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 48.542 ns               ;
; N/A                                     ; 20.45 MHz ( period = 48.903 ns )                    ; DDS:DDS_1|squ:u7|altsyncram:altsyncram_component|altsyncram_d281:auto_generated|ram_block1a0~porta_address_reg8 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 48.542 ns               ;
; N/A                                     ; 20.45 MHz ( period = 48.903 ns )                    ; DDS:DDS_1|squ:u7|altsyncram:altsyncram_component|altsyncram_d281:auto_generated|ram_block1a0~porta_address_reg9 ; TLC5615:TLC5615_1|DIN_REG[0] ; clk        ; clk      ; None                        ; None                      ; 48.542 ns               ;
; N/A                                     ; 21.06 MHz ( period = 47.494 ns )                    ; key_coding:key_coding_1|a_control_temp[0]                                                                       ; TLC5615:TLC5615_1|DIN_REG[7] ; clk        ; clk      ; None                        ; None                      ; 19.542 ns               ;
; N/A                                     ; 21.68 MHz ( period = 46.121 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a3~porta_address_reg0 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 45.799 ns               ;
; N/A                                     ; 21.68 MHz ( period = 46.121 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a3~porta_address_reg1 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 45.799 ns               ;
; N/A                                     ; 21.68 MHz ( period = 46.121 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a3~porta_address_reg2 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 45.799 ns               ;
; N/A                                     ; 21.68 MHz ( period = 46.121 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a3~porta_address_reg3 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 45.799 ns               ;
; N/A                                     ; 21.68 MHz ( period = 46.121 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a3~porta_address_reg4 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 45.799 ns               ;
; N/A                                     ; 21.68 MHz ( period = 46.121 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a3~porta_address_reg5 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 45.799 ns               ;
; N/A                                     ; 21.68 MHz ( period = 46.121 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a3~porta_address_reg6 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 45.799 ns               ;
; N/A                                     ; 21.68 MHz ( period = 46.121 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a3~porta_address_reg7 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 45.799 ns               ;
; N/A                                     ; 21.68 MHz ( period = 46.121 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a3~porta_address_reg8 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 45.799 ns               ;
; N/A                                     ; 21.68 MHz ( period = 46.121 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a3~porta_address_reg9 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 45.799 ns               ;
; N/A                                     ; 21.74 MHz ( period = 46.006 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a2~porta_address_reg0 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 45.664 ns               ;
; N/A                                     ; 21.74 MHz ( period = 46.006 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a2~porta_address_reg1 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 45.664 ns               ;
; N/A                                     ; 21.74 MHz ( period = 46.006 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a2~porta_address_reg2 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 45.664 ns               ;
; N/A                                     ; 21.74 MHz ( period = 46.006 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a2~porta_address_reg3 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 45.664 ns               ;
; N/A                                     ; 21.74 MHz ( period = 46.006 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a2~porta_address_reg4 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 45.664 ns               ;
; N/A                                     ; 21.74 MHz ( period = 46.006 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a2~porta_address_reg5 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 45.664 ns               ;
; N/A                                     ; 21.74 MHz ( period = 46.006 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a2~porta_address_reg6 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 45.664 ns               ;
; N/A                                     ; 21.74 MHz ( period = 46.006 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a2~porta_address_reg7 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 45.664 ns               ;
; N/A                                     ; 21.74 MHz ( period = 46.006 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a2~porta_address_reg8 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 45.664 ns               ;
; N/A                                     ; 21.74 MHz ( period = 46.006 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a2~porta_address_reg9 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 45.664 ns               ;
; N/A                                     ; 21.76 MHz ( period = 45.959 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a4~porta_address_reg0 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 45.623 ns               ;
; N/A                                     ; 21.76 MHz ( period = 45.959 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a4~porta_address_reg1 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 45.623 ns               ;
; N/A                                     ; 21.76 MHz ( period = 45.959 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a4~porta_address_reg2 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 45.623 ns               ;
; N/A                                     ; 21.76 MHz ( period = 45.959 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a4~porta_address_reg3 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 45.623 ns               ;
; N/A                                     ; 21.76 MHz ( period = 45.959 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a4~porta_address_reg4 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 45.623 ns               ;
; N/A                                     ; 21.76 MHz ( period = 45.959 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a4~porta_address_reg5 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 45.623 ns               ;
; N/A                                     ; 21.76 MHz ( period = 45.959 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a4~porta_address_reg6 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 45.623 ns               ;
; N/A                                     ; 21.76 MHz ( period = 45.959 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a4~porta_address_reg7 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 45.623 ns               ;
; N/A                                     ; 21.76 MHz ( period = 45.959 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a4~porta_address_reg8 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 45.623 ns               ;
; N/A                                     ; 21.76 MHz ( period = 45.959 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a4~porta_address_reg9 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 45.623 ns               ;
; N/A                                     ; 21.79 MHz ( period = 45.897 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a0~porta_address_reg0 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 45.543 ns               ;
; N/A                                     ; 21.79 MHz ( period = 45.897 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a0~porta_address_reg1 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 45.543 ns               ;
; N/A                                     ; 21.79 MHz ( period = 45.897 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a0~porta_address_reg2 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 45.543 ns               ;
; N/A                                     ; 21.79 MHz ( period = 45.897 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a0~porta_address_reg3 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 45.543 ns               ;
; N/A                                     ; 21.79 MHz ( period = 45.897 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a0~porta_address_reg4 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 45.543 ns               ;
; N/A                                     ; 21.79 MHz ( period = 45.897 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a0~porta_address_reg5 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 45.543 ns               ;
; N/A                                     ; 21.79 MHz ( period = 45.897 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a0~porta_address_reg6 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 45.543 ns               ;
; N/A                                     ; 21.79 MHz ( period = 45.897 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a0~porta_address_reg7 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 45.543 ns               ;
; N/A                                     ; 21.79 MHz ( period = 45.897 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a0~porta_address_reg8 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 45.543 ns               ;
; N/A                                     ; 21.79 MHz ( period = 45.897 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a0~porta_address_reg9 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 45.543 ns               ;
; N/A                                     ; 21.80 MHz ( period = 45.863 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a6~porta_address_reg0 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 45.531 ns               ;
; N/A                                     ; 21.80 MHz ( period = 45.863 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a6~porta_address_reg1 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 45.531 ns               ;
; N/A                                     ; 21.80 MHz ( period = 45.863 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a6~porta_address_reg2 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 45.531 ns               ;
; N/A                                     ; 21.80 MHz ( period = 45.863 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a6~porta_address_reg3 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 45.531 ns               ;
; N/A                                     ; 21.80 MHz ( period = 45.863 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a6~porta_address_reg4 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 45.531 ns               ;
; N/A                                     ; 21.80 MHz ( period = 45.863 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a6~porta_address_reg5 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 45.531 ns               ;
; N/A                                     ; 21.80 MHz ( period = 45.863 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a6~porta_address_reg6 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 45.531 ns               ;
; N/A                                     ; 21.80 MHz ( period = 45.863 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a6~porta_address_reg7 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 45.531 ns               ;
; N/A                                     ; 21.80 MHz ( period = 45.863 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a6~porta_address_reg8 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 45.531 ns               ;
; N/A                                     ; 21.80 MHz ( period = 45.863 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a6~porta_address_reg9 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 45.531 ns               ;
; N/A                                     ; 21.85 MHz ( period = 45.761 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a7~porta_address_reg0 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 45.427 ns               ;
; N/A                                     ; 21.85 MHz ( period = 45.761 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a7~porta_address_reg1 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 45.427 ns               ;
; N/A                                     ; 21.85 MHz ( period = 45.761 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a7~porta_address_reg2 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 45.427 ns               ;
; N/A                                     ; 21.85 MHz ( period = 45.761 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a7~porta_address_reg3 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 45.427 ns               ;
; N/A                                     ; 21.85 MHz ( period = 45.761 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a7~porta_address_reg4 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 45.427 ns               ;
; N/A                                     ; 21.85 MHz ( period = 45.761 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a7~porta_address_reg5 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 45.427 ns               ;
; N/A                                     ; 21.85 MHz ( period = 45.761 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a7~porta_address_reg6 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 45.427 ns               ;
; N/A                                     ; 21.85 MHz ( period = 45.761 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a7~porta_address_reg7 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 45.427 ns               ;
; N/A                                     ; 21.85 MHz ( period = 45.761 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a7~porta_address_reg8 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 45.427 ns               ;
; N/A                                     ; 21.85 MHz ( period = 45.761 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a7~porta_address_reg9 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 45.427 ns               ;
; N/A                                     ; 21.94 MHz ( period = 45.582 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a8~porta_address_reg0 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 45.234 ns               ;
; N/A                                     ; 21.94 MHz ( period = 45.582 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a8~porta_address_reg1 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 45.234 ns               ;
; N/A                                     ; 21.94 MHz ( period = 45.582 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a8~porta_address_reg2 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 45.234 ns               ;
; N/A                                     ; 21.94 MHz ( period = 45.582 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a8~porta_address_reg3 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 45.234 ns               ;
; N/A                                     ; 21.94 MHz ( period = 45.582 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a8~porta_address_reg4 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 45.234 ns               ;
; N/A                                     ; 21.94 MHz ( period = 45.582 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a8~porta_address_reg5 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 45.234 ns               ;
; N/A                                     ; 21.94 MHz ( period = 45.582 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a8~porta_address_reg6 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 45.234 ns               ;
; N/A                                     ; 21.94 MHz ( period = 45.582 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a8~porta_address_reg7 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 45.234 ns               ;
; N/A                                     ; 21.94 MHz ( period = 45.582 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a8~porta_address_reg8 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 45.234 ns               ;
; N/A                                     ; 21.94 MHz ( period = 45.582 ns )                    ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a8~porta_address_reg9 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 45.234 ns               ;
; N/A                                     ; 22.19 MHz ( period = 45.064 ns )                    ; DDS:DDS_1|squ:u7|altsyncram:altsyncram_component|altsyncram_d281:auto_generated|ram_block1a0~porta_address_reg7 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 44.705 ns               ;
; N/A                                     ; 22.19 MHz ( period = 45.064 ns )                    ; DDS:DDS_1|squ:u7|altsyncram:altsyncram_component|altsyncram_d281:auto_generated|ram_block1a0~porta_address_reg8 ; TLC5615:TLC5615_1|DIN_REG[1] ; clk        ; clk      ; None                        ; None                      ; 44.705 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                 ;                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                        ;
+------------------------------------------+-------------------+----------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From              ; To                                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-------------------+----------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; key:key_2|key_out ; key_coding:key_coding_1|f_control_temp[20]   ; clk        ; clk      ; None                       ; None                       ; 3.316 ns                 ;
; Not operational: Clock Skew > Data Delay ; key:key_2|key_out ; key_coding:key_coding_1|f_control_temp[19]   ; clk        ; clk      ; None                       ; None                       ; 3.316 ns                 ;
; Not operational: Clock Skew > Data Delay ; key:key_2|key_out ; key_coding:key_coding_1|f_control_temp[18]   ; clk        ; clk      ; None                       ; None                       ; 3.316 ns                 ;
; Not operational: Clock Skew > Data Delay ; key:key_2|key_out ; key_coding:key_coding_1|f_control_temp[17]   ; clk        ; clk      ; None                       ; None                       ; 3.316 ns                 ;
; Not operational: Clock Skew > Data Delay ; key:key_2|key_out ; key_coding:key_coding_1|f_control_temp[15]   ; clk        ; clk      ; None                       ; None                       ; 3.316 ns                 ;
; Not operational: Clock Skew > Data Delay ; key:key_2|key_out ; key_coding:key_coding_1|f_control_temp[13]   ; clk        ; clk      ; None                       ; None                       ; 3.316 ns                 ;
; Not operational: Clock Skew > Data Delay ; key:key_2|key_out ; key_coding:key_coding_1|f_control_temp[14]   ; clk        ; clk      ; None                       ; None                       ; 3.316 ns                 ;
; Not operational: Clock Skew > Data Delay ; key:key_2|key_out ; key_coding:key_coding_1|f_control_temp[16]   ; clk        ; clk      ; None                       ; None                       ; 3.316 ns                 ;
; Not operational: Clock Skew > Data Delay ; key:key_2|key_out ; key_coding:key_coding_1|f_control_temp[12]   ; clk        ; clk      ; None                       ; None                       ; 3.316 ns                 ;
; Not operational: Clock Skew > Data Delay ; key:key_2|key_out ; key_coding:key_coding_1|f_control_temp[11]   ; clk        ; clk      ; None                       ; None                       ; 3.316 ns                 ;
; Not operational: Clock Skew > Data Delay ; key:key_2|key_out ; key_coding:key_coding_1|f_control_temp[10]   ; clk        ; clk      ; None                       ; None                       ; 3.316 ns                 ;
; Not operational: Clock Skew > Data Delay ; key:key_2|key_out ; key_coding:key_coding_1|f_control_temp[0]    ; clk        ; clk      ; None                       ; None                       ; 4.042 ns                 ;
; Not operational: Clock Skew > Data Delay ; key:key_2|key_out ; key_coding:key_coding_1|f_control_temp[4]    ; clk        ; clk      ; None                       ; None                       ; 4.042 ns                 ;
; Not operational: Clock Skew > Data Delay ; key:key_2|key_out ; key_coding:key_coding_1|f_control_temp[1]    ; clk        ; clk      ; None                       ; None                       ; 4.042 ns                 ;
; Not operational: Clock Skew > Data Delay ; key:key_2|key_out ; key_coding:key_coding_1|f_control_temp[2]    ; clk        ; clk      ; None                       ; None                       ; 4.042 ns                 ;
; Not operational: Clock Skew > Data Delay ; key:key_2|key_out ; key_coding:key_coding_1|f_control_temp[3]    ; clk        ; clk      ; None                       ; None                       ; 4.042 ns                 ;
; Not operational: Clock Skew > Data Delay ; key:key_2|key_out ; key_coding:key_coding_1|f_control_temp[9]    ; clk        ; clk      ; None                       ; None                       ; 4.042 ns                 ;
; Not operational: Clock Skew > Data Delay ; key:key_2|key_out ; key_coding:key_coding_1|f_control_temp[5]    ; clk        ; clk      ; None                       ; None                       ; 4.042 ns                 ;
; Not operational: Clock Skew > Data Delay ; key:key_2|key_out ; key_coding:key_coding_1|f_control_temp[8]    ; clk        ; clk      ; None                       ; None                       ; 4.042 ns                 ;
; Not operational: Clock Skew > Data Delay ; key:key_2|key_out ; key_coding:key_coding_1|f_control_temp[6]    ; clk        ; clk      ; None                       ; None                       ; 4.042 ns                 ;
; Not operational: Clock Skew > Data Delay ; key:key_2|key_out ; key_coding:key_coding_1|f_control_temp[7]    ; clk        ; clk      ; None                       ; None                       ; 4.042 ns                 ;
; Not operational: Clock Skew > Data Delay ; key:key_1|key_out ; key_coding:key_coding_1|set_waveform_temp[1] ; clk        ; clk      ; None                       ; None                       ; 2.876 ns                 ;
; Not operational: Clock Skew > Data Delay ; key:key_1|key_out ; key_coding:key_coding_1|set_waveform_temp[0] ; clk        ; clk      ; None                       ; None                       ; 2.897 ns                 ;
+------------------------------------------+-------------------+----------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                               ;
+-------+--------------+------------+---------------------+----------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From                ; To                                           ; To Clock ;
+-------+--------------+------------+---------------------+----------------------------------------------+----------+
; N/A   ; None         ; 6.109 ns   ; reset               ; key_coding:key_coding_1|a_control_temp[2]    ; clk      ;
; N/A   ; None         ; 5.986 ns   ; set_a_key_in        ; key:key_3|key_out                            ; clk      ;
; N/A   ; None         ; 5.871 ns   ; set_f_key_in        ; key:key_2|key_out                            ; clk      ;
; N/A   ; None         ; 5.871 ns   ; set_p_key_in        ; key:key_4|key_out                            ; clk      ;
; N/A   ; None         ; 5.800 ns   ; set_p_key_in        ; key:key_4|state.s3                           ; clk      ;
; N/A   ; None         ; 5.618 ns   ; set_a_key_in        ; key:key_3|state.s0                           ; clk      ;
; N/A   ; None         ; 5.617 ns   ; set_a_key_in        ; key:key_3|state.s1                           ; clk      ;
; N/A   ; None         ; 5.616 ns   ; set_a_key_in        ; key:key_3|state.s3                           ; clk      ;
; N/A   ; None         ; 5.611 ns   ; set_a_key_in        ; key:key_3|state.s2                           ; clk      ;
; N/A   ; None         ; 5.545 ns   ; set_f_key_in        ; key:key_2|state.s3                           ; clk      ;
; N/A   ; None         ; 5.543 ns   ; set_f_key_in        ; key:key_2|state.s1                           ; clk      ;
; N/A   ; None         ; 5.542 ns   ; set_f_key_in        ; key:key_2|state.s0                           ; clk      ;
; N/A   ; None         ; 5.541 ns   ; set_f_key_in        ; key:key_2|state.s2                           ; clk      ;
; N/A   ; None         ; 5.435 ns   ; set_p_key_in        ; key:key_4|state.s2                           ; clk      ;
; N/A   ; None         ; 5.433 ns   ; set_p_key_in        ; key:key_4|state.s1                           ; clk      ;
; N/A   ; None         ; 5.433 ns   ; set_p_key_in        ; key:key_4|state.s0                           ; clk      ;
; N/A   ; None         ; 5.423 ns   ; set_waveform_key_in ; key:key_1|state.s1                           ; clk      ;
; N/A   ; None         ; 5.382 ns   ; set_waveform_key_in ; key:key_1|state.s2                           ; clk      ;
; N/A   ; None         ; 5.381 ns   ; set_waveform_key_in ; key:key_1|state.s3                           ; clk      ;
; N/A   ; None         ; 5.318 ns   ; reset               ; key_coding:key_coding_1|a_control_temp[3]    ; clk      ;
; N/A   ; None         ; 5.053 ns   ; set_waveform_key_in ; key:key_1|state.s0                           ; clk      ;
; N/A   ; None         ; 4.580 ns   ; set_waveform_key_in ; key:key_1|key_out                            ; clk      ;
; N/A   ; None         ; 4.267 ns   ; reset               ; key_coding:key_coding_1|a_control_temp[1]    ; clk      ;
; N/A   ; None         ; 3.542 ns   ; reset               ; key_coding:key_coding_1|p_control_temp[2]    ; clk      ;
; N/A   ; None         ; 3.542 ns   ; reset               ; key_coding:key_coding_1|p_control_temp[3]    ; clk      ;
; N/A   ; None         ; 3.542 ns   ; reset               ; key_coding:key_coding_1|p_control_temp[4]    ; clk      ;
; N/A   ; None         ; 3.542 ns   ; reset               ; key_coding:key_coding_1|p_control_temp[5]    ; clk      ;
; N/A   ; None         ; 3.542 ns   ; reset               ; key_coding:key_coding_1|p_control_temp[6]    ; clk      ;
; N/A   ; None         ; 3.542 ns   ; reset               ; key_coding:key_coding_1|p_control_temp[7]    ; clk      ;
; N/A   ; None         ; 3.542 ns   ; reset               ; key_coding:key_coding_1|p_control_temp[8]    ; clk      ;
; N/A   ; None         ; 3.542 ns   ; reset               ; key_coding:key_coding_1|p_control_temp[9]    ; clk      ;
; N/A   ; None         ; 3.312 ns   ; reset               ; key_coding:key_coding_1|a_control_temp[0]    ; clk      ;
; N/A   ; None         ; 3.001 ns   ; reset               ; key_coding:key_coding_1|f_control_temp[0]    ; clk      ;
; N/A   ; None         ; 3.001 ns   ; reset               ; key_coding:key_coding_1|f_control_temp[4]    ; clk      ;
; N/A   ; None         ; 3.001 ns   ; reset               ; key_coding:key_coding_1|f_control_temp[1]    ; clk      ;
; N/A   ; None         ; 3.001 ns   ; reset               ; key_coding:key_coding_1|f_control_temp[2]    ; clk      ;
; N/A   ; None         ; 3.001 ns   ; reset               ; key_coding:key_coding_1|f_control_temp[3]    ; clk      ;
; N/A   ; None         ; 3.001 ns   ; reset               ; key_coding:key_coding_1|f_control_temp[9]    ; clk      ;
; N/A   ; None         ; 3.001 ns   ; reset               ; key_coding:key_coding_1|f_control_temp[5]    ; clk      ;
; N/A   ; None         ; 3.001 ns   ; reset               ; key_coding:key_coding_1|f_control_temp[8]    ; clk      ;
; N/A   ; None         ; 3.001 ns   ; reset               ; key_coding:key_coding_1|f_control_temp[6]    ; clk      ;
; N/A   ; None         ; 3.001 ns   ; reset               ; key_coding:key_coding_1|f_control_temp[7]    ; clk      ;
; N/A   ; None         ; 2.947 ns   ; reset               ; key_coding:key_coding_1|f_control_temp[20]   ; clk      ;
; N/A   ; None         ; 2.947 ns   ; reset               ; key_coding:key_coding_1|f_control_temp[19]   ; clk      ;
; N/A   ; None         ; 2.947 ns   ; reset               ; key_coding:key_coding_1|f_control_temp[18]   ; clk      ;
; N/A   ; None         ; 2.947 ns   ; reset               ; key_coding:key_coding_1|f_control_temp[17]   ; clk      ;
; N/A   ; None         ; 2.947 ns   ; reset               ; key_coding:key_coding_1|f_control_temp[15]   ; clk      ;
; N/A   ; None         ; 2.947 ns   ; reset               ; key_coding:key_coding_1|f_control_temp[13]   ; clk      ;
; N/A   ; None         ; 2.947 ns   ; reset               ; key_coding:key_coding_1|f_control_temp[14]   ; clk      ;
; N/A   ; None         ; 2.947 ns   ; reset               ; key_coding:key_coding_1|f_control_temp[16]   ; clk      ;
; N/A   ; None         ; 2.947 ns   ; reset               ; key_coding:key_coding_1|f_control_temp[12]   ; clk      ;
; N/A   ; None         ; 2.947 ns   ; reset               ; key_coding:key_coding_1|f_control_temp[11]   ; clk      ;
; N/A   ; None         ; 2.947 ns   ; reset               ; key_coding:key_coding_1|f_control_temp[10]   ; clk      ;
; N/A   ; None         ; 1.677 ns   ; reset               ; key_coding:key_coding_1|set_waveform_temp[0] ; clk      ;
; N/A   ; None         ; 1.677 ns   ; reset               ; key_coding:key_coding_1|set_waveform_temp[1] ; clk      ;
+-------+--------------+------------+---------------------+----------------------------------------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------+-------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                            ; To          ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------+-------------+------------+
; N/A                                     ; None                                                ; 56.618 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a3~porta_address_reg0 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.618 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a3~porta_address_reg1 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.618 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a3~porta_address_reg2 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.618 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a3~porta_address_reg3 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.618 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a3~porta_address_reg4 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.618 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a3~porta_address_reg5 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.618 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a3~porta_address_reg6 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.618 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a3~porta_address_reg7 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.618 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a3~porta_address_reg8 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.618 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a3~porta_address_reg9 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.503 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a2~porta_address_reg0 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.503 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a2~porta_address_reg1 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.503 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a2~porta_address_reg2 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.503 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a2~porta_address_reg3 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.503 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a2~porta_address_reg4 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.503 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a2~porta_address_reg5 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.503 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a2~porta_address_reg6 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.503 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a2~porta_address_reg7 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.503 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a2~porta_address_reg8 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.503 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a2~porta_address_reg9 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.456 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a4~porta_address_reg0 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.456 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a4~porta_address_reg1 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.456 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a4~porta_address_reg2 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.456 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a4~porta_address_reg3 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.456 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a4~porta_address_reg4 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.456 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a4~porta_address_reg5 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.456 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a4~porta_address_reg6 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.456 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a4~porta_address_reg7 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.456 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a4~porta_address_reg8 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.456 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a4~porta_address_reg9 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.394 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a0~porta_address_reg0 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.394 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a0~porta_address_reg1 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.394 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a0~porta_address_reg2 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.394 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a0~porta_address_reg3 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.394 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a0~porta_address_reg4 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.394 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a0~porta_address_reg5 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.394 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a0~porta_address_reg6 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.394 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a0~porta_address_reg7 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.394 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a0~porta_address_reg8 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.394 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a0~porta_address_reg9 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.360 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a6~porta_address_reg0 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.360 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a6~porta_address_reg1 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.360 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a6~porta_address_reg2 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.360 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a6~porta_address_reg3 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.360 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a6~porta_address_reg4 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.360 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a6~porta_address_reg5 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.360 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a6~porta_address_reg6 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.360 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a6~porta_address_reg7 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.360 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a6~porta_address_reg8 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.360 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a6~porta_address_reg9 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.258 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a7~porta_address_reg0 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.258 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a7~porta_address_reg1 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.258 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a7~porta_address_reg2 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.258 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a7~porta_address_reg3 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.258 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a7~porta_address_reg4 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.258 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a7~porta_address_reg5 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.258 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a7~porta_address_reg6 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.258 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a7~porta_address_reg7 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.258 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a7~porta_address_reg8 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.258 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a7~porta_address_reg9 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.079 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a8~porta_address_reg0 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.079 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a8~porta_address_reg1 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.079 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a8~porta_address_reg2 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.079 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a8~porta_address_reg3 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.079 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a8~porta_address_reg4 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.079 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a8~porta_address_reg5 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.079 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a8~porta_address_reg6 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.079 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a8~porta_address_reg7 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.079 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a8~porta_address_reg8 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 56.079 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a8~porta_address_reg9 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 55.582 ns  ; key_coding:key_coding_1|a_control_temp[3]                                                                       ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 55.561 ns  ; DDS:DDS_1|squ:u7|altsyncram:altsyncram_component|altsyncram_d281:auto_generated|ram_block1a0~porta_address_reg0 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 55.561 ns  ; DDS:DDS_1|squ:u7|altsyncram:altsyncram_component|altsyncram_d281:auto_generated|ram_block1a0~porta_address_reg1 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 55.561 ns  ; DDS:DDS_1|squ:u7|altsyncram:altsyncram_component|altsyncram_d281:auto_generated|ram_block1a0~porta_address_reg2 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 55.561 ns  ; DDS:DDS_1|squ:u7|altsyncram:altsyncram_component|altsyncram_d281:auto_generated|ram_block1a0~porta_address_reg3 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 55.561 ns  ; DDS:DDS_1|squ:u7|altsyncram:altsyncram_component|altsyncram_d281:auto_generated|ram_block1a0~porta_address_reg4 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 55.561 ns  ; DDS:DDS_1|squ:u7|altsyncram:altsyncram_component|altsyncram_d281:auto_generated|ram_block1a0~porta_address_reg5 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 55.561 ns  ; DDS:DDS_1|squ:u7|altsyncram:altsyncram_component|altsyncram_d281:auto_generated|ram_block1a0~porta_address_reg6 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 55.561 ns  ; DDS:DDS_1|squ:u7|altsyncram:altsyncram_component|altsyncram_d281:auto_generated|ram_block1a0~porta_address_reg7 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 55.561 ns  ; DDS:DDS_1|squ:u7|altsyncram:altsyncram_component|altsyncram_d281:auto_generated|ram_block1a0~porta_address_reg8 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 55.561 ns  ; DDS:DDS_1|squ:u7|altsyncram:altsyncram_component|altsyncram_d281:auto_generated|ram_block1a0~porta_address_reg9 ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 55.404 ns  ; key_coding:key_coding_1|set_waveform_temp[0]                                                                    ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 55.353 ns  ; key_coding:key_coding_1|a_control_temp[1]                                                                       ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 55.223 ns  ; key_coding:key_coding_1|set_waveform_temp[1]                                                                    ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 55.175 ns  ; key_coding:key_coding_1|a_control_temp[2]                                                                       ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 53.917 ns  ; key_coding:key_coding_1|a_control_temp[0]                                                                       ; sin_data[0] ; clk        ;
; N/A                                     ; None                                                ; 52.887 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a3~porta_address_reg0 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.887 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a3~porta_address_reg1 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.887 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a3~porta_address_reg2 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.887 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a3~porta_address_reg3 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.887 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a3~porta_address_reg4 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.887 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a3~porta_address_reg5 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.887 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a3~porta_address_reg6 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.887 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a3~porta_address_reg7 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.887 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a3~porta_address_reg8 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.887 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a3~porta_address_reg9 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.772 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a2~porta_address_reg0 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.772 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a2~porta_address_reg1 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.772 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a2~porta_address_reg2 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.772 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a2~porta_address_reg3 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.772 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a2~porta_address_reg4 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.772 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a2~porta_address_reg5 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.772 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a2~porta_address_reg6 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.772 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a2~porta_address_reg7 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.772 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a2~porta_address_reg8 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.772 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a2~porta_address_reg9 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.725 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a4~porta_address_reg0 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.725 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a4~porta_address_reg1 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.725 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a4~porta_address_reg2 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.725 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a4~porta_address_reg3 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.725 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a4~porta_address_reg4 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.725 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a4~porta_address_reg5 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.725 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a4~porta_address_reg6 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.725 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a4~porta_address_reg7 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.725 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a4~porta_address_reg8 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.725 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a4~porta_address_reg9 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.663 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a0~porta_address_reg0 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.663 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a0~porta_address_reg1 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.663 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a0~porta_address_reg2 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.663 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a0~porta_address_reg3 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.663 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a0~porta_address_reg4 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.663 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a0~porta_address_reg5 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.663 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a0~porta_address_reg6 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.663 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a0~porta_address_reg7 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.663 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a0~porta_address_reg8 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.663 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a0~porta_address_reg9 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.629 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a6~porta_address_reg0 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.629 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a6~porta_address_reg1 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.629 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a6~porta_address_reg2 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.629 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a6~porta_address_reg3 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.629 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a6~porta_address_reg4 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.629 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a6~porta_address_reg5 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.629 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a6~porta_address_reg6 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.629 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a6~porta_address_reg7 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.629 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a6~porta_address_reg8 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.629 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a6~porta_address_reg9 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.527 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a7~porta_address_reg0 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.527 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a7~porta_address_reg1 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.527 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a7~porta_address_reg2 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.527 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a7~porta_address_reg3 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.527 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a7~porta_address_reg4 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.527 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a7~porta_address_reg5 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.527 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a7~porta_address_reg6 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.527 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a7~porta_address_reg7 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.527 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a7~porta_address_reg8 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.527 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a7~porta_address_reg9 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.348 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a8~porta_address_reg0 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.348 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a8~porta_address_reg1 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.348 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a8~porta_address_reg2 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.348 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a8~porta_address_reg3 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.348 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a8~porta_address_reg4 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.348 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a8~porta_address_reg5 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.348 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a8~porta_address_reg6 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.348 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a8~porta_address_reg7 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.348 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a8~porta_address_reg8 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 52.348 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a8~porta_address_reg9 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 51.851 ns  ; key_coding:key_coding_1|a_control_temp[3]                                                                       ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 51.830 ns  ; DDS:DDS_1|squ:u7|altsyncram:altsyncram_component|altsyncram_d281:auto_generated|ram_block1a0~porta_address_reg0 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 51.830 ns  ; DDS:DDS_1|squ:u7|altsyncram:altsyncram_component|altsyncram_d281:auto_generated|ram_block1a0~porta_address_reg1 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 51.830 ns  ; DDS:DDS_1|squ:u7|altsyncram:altsyncram_component|altsyncram_d281:auto_generated|ram_block1a0~porta_address_reg2 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 51.830 ns  ; DDS:DDS_1|squ:u7|altsyncram:altsyncram_component|altsyncram_d281:auto_generated|ram_block1a0~porta_address_reg3 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 51.830 ns  ; DDS:DDS_1|squ:u7|altsyncram:altsyncram_component|altsyncram_d281:auto_generated|ram_block1a0~porta_address_reg4 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 51.830 ns  ; DDS:DDS_1|squ:u7|altsyncram:altsyncram_component|altsyncram_d281:auto_generated|ram_block1a0~porta_address_reg5 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 51.830 ns  ; DDS:DDS_1|squ:u7|altsyncram:altsyncram_component|altsyncram_d281:auto_generated|ram_block1a0~porta_address_reg6 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 51.830 ns  ; DDS:DDS_1|squ:u7|altsyncram:altsyncram_component|altsyncram_d281:auto_generated|ram_block1a0~porta_address_reg7 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 51.830 ns  ; DDS:DDS_1|squ:u7|altsyncram:altsyncram_component|altsyncram_d281:auto_generated|ram_block1a0~porta_address_reg8 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 51.830 ns  ; DDS:DDS_1|squ:u7|altsyncram:altsyncram_component|altsyncram_d281:auto_generated|ram_block1a0~porta_address_reg9 ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 51.673 ns  ; key_coding:key_coding_1|set_waveform_temp[0]                                                                    ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 51.622 ns  ; key_coding:key_coding_1|a_control_temp[1]                                                                       ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 51.492 ns  ; key_coding:key_coding_1|set_waveform_temp[1]                                                                    ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 51.444 ns  ; key_coding:key_coding_1|a_control_temp[2]                                                                       ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 50.186 ns  ; key_coding:key_coding_1|a_control_temp[0]                                                                       ; sin_data[1] ; clk        ;
; N/A                                     ; None                                                ; 49.135 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a3~porta_address_reg0 ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 49.135 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a3~porta_address_reg1 ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 49.135 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a3~porta_address_reg2 ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 49.135 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a3~porta_address_reg3 ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 49.135 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a3~porta_address_reg4 ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 49.135 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a3~porta_address_reg5 ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 49.135 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a3~porta_address_reg6 ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 49.135 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a3~porta_address_reg7 ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 49.135 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a3~porta_address_reg8 ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 49.135 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a3~porta_address_reg9 ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 49.020 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a2~porta_address_reg0 ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 49.020 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a2~porta_address_reg1 ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 49.020 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a2~porta_address_reg2 ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 49.020 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a2~porta_address_reg3 ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 49.020 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a2~porta_address_reg4 ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 49.020 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a2~porta_address_reg5 ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 49.020 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a2~porta_address_reg6 ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 49.020 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a2~porta_address_reg7 ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 49.020 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a2~porta_address_reg8 ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 49.020 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a2~porta_address_reg9 ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 48.973 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a4~porta_address_reg0 ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 48.973 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a4~porta_address_reg1 ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 48.973 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a4~porta_address_reg2 ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 48.973 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a4~porta_address_reg3 ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 48.973 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a4~porta_address_reg4 ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 48.973 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a4~porta_address_reg5 ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 48.973 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a4~porta_address_reg6 ; sin_data[2] ; clk        ;
; N/A                                     ; None                                                ; 48.973 ns  ; DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a4~porta_address_reg7 ; sin_data[2] ; clk        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                 ;             ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------+-------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                      ;
+---------------+-------------+-----------+---------------------+----------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From                ; To                                           ; To Clock ;
+---------------+-------------+-----------+---------------------+----------------------------------------------+----------+
; N/A           ; None        ; -1.411 ns ; reset               ; key_coding:key_coding_1|set_waveform_temp[0] ; clk      ;
; N/A           ; None        ; -1.411 ns ; reset               ; key_coding:key_coding_1|set_waveform_temp[1] ; clk      ;
; N/A           ; None        ; -1.572 ns ; reset               ; key_coding:key_coding_1|p_control_temp[2]    ; clk      ;
; N/A           ; None        ; -1.572 ns ; reset               ; key_coding:key_coding_1|p_control_temp[3]    ; clk      ;
; N/A           ; None        ; -1.572 ns ; reset               ; key_coding:key_coding_1|p_control_temp[4]    ; clk      ;
; N/A           ; None        ; -1.572 ns ; reset               ; key_coding:key_coding_1|p_control_temp[5]    ; clk      ;
; N/A           ; None        ; -1.572 ns ; reset               ; key_coding:key_coding_1|p_control_temp[6]    ; clk      ;
; N/A           ; None        ; -1.572 ns ; reset               ; key_coding:key_coding_1|p_control_temp[7]    ; clk      ;
; N/A           ; None        ; -1.572 ns ; reset               ; key_coding:key_coding_1|p_control_temp[8]    ; clk      ;
; N/A           ; None        ; -1.572 ns ; reset               ; key_coding:key_coding_1|p_control_temp[9]    ; clk      ;
; N/A           ; None        ; -1.974 ns ; reset               ; key_coding:key_coding_1|f_control_temp[0]    ; clk      ;
; N/A           ; None        ; -1.974 ns ; reset               ; key_coding:key_coding_1|f_control_temp[4]    ; clk      ;
; N/A           ; None        ; -1.974 ns ; reset               ; key_coding:key_coding_1|f_control_temp[1]    ; clk      ;
; N/A           ; None        ; -1.974 ns ; reset               ; key_coding:key_coding_1|f_control_temp[2]    ; clk      ;
; N/A           ; None        ; -1.974 ns ; reset               ; key_coding:key_coding_1|f_control_temp[3]    ; clk      ;
; N/A           ; None        ; -1.974 ns ; reset               ; key_coding:key_coding_1|f_control_temp[9]    ; clk      ;
; N/A           ; None        ; -1.974 ns ; reset               ; key_coding:key_coding_1|f_control_temp[5]    ; clk      ;
; N/A           ; None        ; -1.974 ns ; reset               ; key_coding:key_coding_1|f_control_temp[8]    ; clk      ;
; N/A           ; None        ; -1.974 ns ; reset               ; key_coding:key_coding_1|f_control_temp[6]    ; clk      ;
; N/A           ; None        ; -1.974 ns ; reset               ; key_coding:key_coding_1|f_control_temp[7]    ; clk      ;
; N/A           ; None        ; -2.023 ns ; reset               ; key_coding:key_coding_1|f_control_temp[20]   ; clk      ;
; N/A           ; None        ; -2.023 ns ; reset               ; key_coding:key_coding_1|f_control_temp[19]   ; clk      ;
; N/A           ; None        ; -2.023 ns ; reset               ; key_coding:key_coding_1|f_control_temp[18]   ; clk      ;
; N/A           ; None        ; -2.023 ns ; reset               ; key_coding:key_coding_1|f_control_temp[17]   ; clk      ;
; N/A           ; None        ; -2.023 ns ; reset               ; key_coding:key_coding_1|f_control_temp[15]   ; clk      ;
; N/A           ; None        ; -2.023 ns ; reset               ; key_coding:key_coding_1|f_control_temp[13]   ; clk      ;
; N/A           ; None        ; -2.023 ns ; reset               ; key_coding:key_coding_1|f_control_temp[14]   ; clk      ;
; N/A           ; None        ; -2.023 ns ; reset               ; key_coding:key_coding_1|f_control_temp[16]   ; clk      ;
; N/A           ; None        ; -2.023 ns ; reset               ; key_coding:key_coding_1|f_control_temp[12]   ; clk      ;
; N/A           ; None        ; -2.023 ns ; reset               ; key_coding:key_coding_1|f_control_temp[11]   ; clk      ;
; N/A           ; None        ; -2.023 ns ; reset               ; key_coding:key_coding_1|f_control_temp[10]   ; clk      ;
; N/A           ; None        ; -2.676 ns ; reset               ; key_coding:key_coding_1|a_control_temp[0]    ; clk      ;
; N/A           ; None        ; -3.372 ns ; reset               ; key_coding:key_coding_1|a_control_temp[1]    ; clk      ;
; N/A           ; None        ; -3.372 ns ; reset               ; key_coding:key_coding_1|a_control_temp[3]    ; clk      ;
; N/A           ; None        ; -3.372 ns ; reset               ; key_coding:key_coding_1|a_control_temp[2]    ; clk      ;
; N/A           ; None        ; -4.314 ns ; set_waveform_key_in ; key:key_1|key_out                            ; clk      ;
; N/A           ; None        ; -4.787 ns ; set_waveform_key_in ; key:key_1|state.s0                           ; clk      ;
; N/A           ; None        ; -5.115 ns ; set_waveform_key_in ; key:key_1|state.s3                           ; clk      ;
; N/A           ; None        ; -5.116 ns ; set_waveform_key_in ; key:key_1|state.s2                           ; clk      ;
; N/A           ; None        ; -5.157 ns ; set_waveform_key_in ; key:key_1|state.s1                           ; clk      ;
; N/A           ; None        ; -5.167 ns ; set_p_key_in        ; key:key_4|state.s1                           ; clk      ;
; N/A           ; None        ; -5.167 ns ; set_p_key_in        ; key:key_4|state.s0                           ; clk      ;
; N/A           ; None        ; -5.169 ns ; set_p_key_in        ; key:key_4|state.s2                           ; clk      ;
; N/A           ; None        ; -5.275 ns ; set_f_key_in        ; key:key_2|state.s2                           ; clk      ;
; N/A           ; None        ; -5.276 ns ; set_f_key_in        ; key:key_2|state.s0                           ; clk      ;
; N/A           ; None        ; -5.277 ns ; set_f_key_in        ; key:key_2|state.s1                           ; clk      ;
; N/A           ; None        ; -5.279 ns ; set_f_key_in        ; key:key_2|state.s3                           ; clk      ;
; N/A           ; None        ; -5.345 ns ; set_a_key_in        ; key:key_3|state.s2                           ; clk      ;
; N/A           ; None        ; -5.350 ns ; set_a_key_in        ; key:key_3|state.s3                           ; clk      ;
; N/A           ; None        ; -5.351 ns ; set_a_key_in        ; key:key_3|state.s1                           ; clk      ;
; N/A           ; None        ; -5.352 ns ; set_a_key_in        ; key:key_3|state.s0                           ; clk      ;
; N/A           ; None        ; -5.534 ns ; set_p_key_in        ; key:key_4|state.s3                           ; clk      ;
; N/A           ; None        ; -5.605 ns ; set_f_key_in        ; key:key_2|key_out                            ; clk      ;
; N/A           ; None        ; -5.605 ns ; set_p_key_in        ; key:key_4|key_out                            ; clk      ;
; N/A           ; None        ; -5.720 ns ; set_a_key_in        ; key:key_3|key_out                            ; clk      ;
+---------------+-------------+-----------+---------------------+----------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Mar 25 20:42:17 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DDS_top -c DDS_top --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "TLC5615:TLC5615_1|SCLK_REG" as buffer
    Info: Detected ripple clock "key:key_2|key_out" as buffer
    Info: Detected ripple clock "key:key_4|key_out" as buffer
    Info: Detected ripple clock "key:key_1|key_out" as buffer
    Info: Detected ripple clock "key:key_3|key_out" as buffer
Info: Clock "clk" has Internal fmax of 10.22 MHz between source register "key_coding:key_coding_1|a_control_temp[3]" and destination register "TLC5615:TLC5615_1|DIN_REG[0]" (period= 97.848 ns)
    Info: + Longest register to register delay is 44.716 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y8_N9; Fanout = 15; REG Node = 'key_coding:key_coding_1|a_control_temp[3]'
        Info: 2: + IC(0.439 ns) + CELL(0.624 ns) = 1.063 ns; Loc. = LCCOMB_X19_Y8_N20; Fanout = 12; COMB Node = 'DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|le4a[11]'
        Info: 3: + IC(1.927 ns) + CELL(0.651 ns) = 3.641 ns; Loc. = LCCOMB_X21_Y8_N28; Fanout = 2; COMB Node = 'DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|le4a[7]'
        Info: 4: + IC(1.012 ns) + CELL(0.706 ns) = 5.359 ns; Loc. = LCCOMB_X18_Y8_N14; Fanout = 2; COMB Node = 'DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~15'
        Info: 5: + IC(0.000 ns) + CELL(0.506 ns) = 5.865 ns; Loc. = LCCOMB_X18_Y8_N16; Fanout = 2; COMB Node = 'DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~16'
        Info: 6: + IC(0.701 ns) + CELL(0.621 ns) = 7.187 ns; Loc. = LCCOMB_X17_Y8_N24; Fanout = 2; COMB Node = 'DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~21'
        Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 7.273 ns; Loc. = LCCOMB_X17_Y8_N26; Fanout = 2; COMB Node = 'DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~23'
        Info: 8: + IC(0.000 ns) + CELL(0.506 ns) = 7.779 ns; Loc. = LCCOMB_X17_Y8_N28; Fanout = 4; COMB Node = 'DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~24'
        Info: 9: + IC(1.089 ns) + CELL(0.596 ns) = 9.464 ns; Loc. = LCCOMB_X17_Y9_N12; Fanout = 2; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_3_result_int[2]~3'
        Info: 10: + IC(0.000 ns) + CELL(0.190 ns) = 9.654 ns; Loc. = LCCOMB_X17_Y9_N14; Fanout = 1; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_3_result_int[3]~5'
        Info: 11: + IC(0.000 ns) + CELL(0.506 ns) = 10.160 ns; Loc. = LCCOMB_X17_Y9_N16; Fanout = 10; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_3_result_int[4]~6'
        Info: 12: + IC(0.695 ns) + CELL(0.366 ns) = 11.221 ns; Loc. = LCCOMB_X17_Y8_N0; Fanout = 1; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[18]~101'
        Info: 13: + IC(0.665 ns) + CELL(0.596 ns) = 12.482 ns; Loc. = LCCOMB_X17_Y9_N26; Fanout = 1; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_4_result_int[4]~7'
        Info: 14: + IC(0.000 ns) + CELL(0.506 ns) = 12.988 ns; Loc. = LCCOMB_X17_Y9_N28; Fanout = 12; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_4_result_int[5]~8'
        Info: 15: + IC(1.089 ns) + CELL(0.370 ns) = 14.447 ns; Loc. = LCCOMB_X18_Y7_N4; Fanout = 1; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[23]~244'
        Info: 16: + IC(0.691 ns) + CELL(0.621 ns) = 15.759 ns; Loc. = LCCOMB_X17_Y7_N22; Fanout = 1; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_5_result_int[4]~7'
        Info: 17: + IC(0.000 ns) + CELL(0.506 ns) = 16.265 ns; Loc. = LCCOMB_X17_Y7_N24; Fanout = 12; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_5_result_int[5]~8'
        Info: 18: + IC(0.407 ns) + CELL(0.366 ns) = 17.038 ns; Loc. = LCCOMB_X17_Y7_N28; Fanout = 2; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[25]~84'
        Info: 19: + IC(1.030 ns) + CELL(0.621 ns) = 18.689 ns; Loc. = LCCOMB_X19_Y7_N20; Fanout = 2; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[1]~1'
        Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 18.775 ns; Loc. = LCCOMB_X19_Y7_N22; Fanout = 2; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[2]~3'
        Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 18.861 ns; Loc. = LCCOMB_X19_Y7_N24; Fanout = 1; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[3]~5'
        Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 18.947 ns; Loc. = LCCOMB_X19_Y7_N26; Fanout = 1; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[4]~7'
        Info: 23: + IC(0.000 ns) + CELL(0.506 ns) = 19.453 ns; Loc. = LCCOMB_X19_Y7_N28; Fanout = 12; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[5]~8'
        Info: 24: + IC(0.724 ns) + CELL(0.206 ns) = 20.383 ns; Loc. = LCCOMB_X18_Y7_N10; Fanout = 3; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[32]~247'
        Info: 25: + IC(0.702 ns) + CELL(0.735 ns) = 21.820 ns; Loc. = LCCOMB_X19_Y7_N14; Fanout = 1; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[3]~5'
        Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 21.906 ns; Loc. = LCCOMB_X19_Y7_N16; Fanout = 1; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[4]~7'
        Info: 27: + IC(0.000 ns) + CELL(0.506 ns) = 22.412 ns; Loc. = LCCOMB_X19_Y7_N18; Fanout = 12; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[5]~8'
        Info: 28: + IC(0.741 ns) + CELL(0.206 ns) = 23.359 ns; Loc. = LCCOMB_X18_Y7_N2; Fanout = 2; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[36]~63'
        Info: 29: + IC(1.028 ns) + CELL(0.596 ns) = 24.983 ns; Loc. = LCCOMB_X15_Y7_N22; Fanout = 2; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[2]~3'
        Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 25.069 ns; Loc. = LCCOMB_X15_Y7_N24; Fanout = 1; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[3]~5'
        Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 25.155 ns; Loc. = LCCOMB_X15_Y7_N26; Fanout = 1; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[4]~7'
        Info: 32: + IC(0.000 ns) + CELL(0.506 ns) = 25.661 ns; Loc. = LCCOMB_X15_Y7_N28; Fanout = 12; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[5]~8'
        Info: 33: + IC(1.050 ns) + CELL(0.206 ns) = 26.917 ns; Loc. = LCCOMB_X18_Y7_N6; Fanout = 3; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[42]~249'
        Info: 34: + IC(1.038 ns) + CELL(0.596 ns) = 28.551 ns; Loc. = LCCOMB_X14_Y7_N8; Fanout = 1; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[3]~5'
        Info: 35: + IC(0.000 ns) + CELL(0.086 ns) = 28.637 ns; Loc. = LCCOMB_X14_Y7_N10; Fanout = 1; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[4]~7'
        Info: 36: + IC(0.000 ns) + CELL(0.506 ns) = 29.143 ns; Loc. = LCCOMB_X14_Y7_N12; Fanout = 12; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[5]~8'
        Info: 37: + IC(1.023 ns) + CELL(0.206 ns) = 30.372 ns; Loc. = LCCOMB_X18_Y7_N26; Fanout = 1; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[48]~240'
        Info: 38: + IC(1.041 ns) + CELL(0.621 ns) = 32.034 ns; Loc. = LCCOMB_X14_Y7_N26; Fanout = 1; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[4]~7'
        Info: 39: + IC(0.000 ns) + CELL(0.506 ns) = 32.540 ns; Loc. = LCCOMB_X14_Y7_N28; Fanout = 12; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[5]~8'
        Info: 40: + IC(0.775 ns) + CELL(0.206 ns) = 33.521 ns; Loc. = LCCOMB_X13_Y7_N8; Fanout = 2; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[51]~33'
        Info: 41: + IC(1.139 ns) + CELL(0.621 ns) = 35.281 ns; Loc. = LCCOMB_X13_Y6_N20; Fanout = 2; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[2]~3'
        Info: 42: + IC(0.000 ns) + CELL(0.086 ns) = 35.367 ns; Loc. = LCCOMB_X13_Y6_N22; Fanout = 1; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[3]~5'
        Info: 43: + IC(0.000 ns) + CELL(0.086 ns) = 35.453 ns; Loc. = LCCOMB_X13_Y6_N24; Fanout = 1; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[4]~7'
        Info: 44: + IC(0.000 ns) + CELL(0.506 ns) = 35.959 ns; Loc. = LCCOMB_X13_Y6_N26; Fanout = 12; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[5]~8'
        Info: 45: + IC(1.173 ns) + CELL(0.206 ns) = 37.338 ns; Loc. = LCCOMB_X13_Y7_N20; Fanout = 3; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[57]~252'
        Info: 46: + IC(1.316 ns) + CELL(0.596 ns) = 39.250 ns; Loc. = LCCOMB_X14_Y6_N24; Fanout = 1; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_12_result_int[3]~5'
        Info: 47: + IC(0.000 ns) + CELL(0.086 ns) = 39.336 ns; Loc. = LCCOMB_X14_Y6_N26; Fanout = 1; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_12_result_int[4]~7'
        Info: 48: + IC(0.000 ns) + CELL(0.506 ns) = 39.842 ns; Loc. = LCCOMB_X14_Y6_N28; Fanout = 10; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_12_result_int[5]~8'
        Info: 49: + IC(1.339 ns) + CELL(0.370 ns) = 41.551 ns; Loc. = LCCOMB_X13_Y7_N6; Fanout = 1; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[62]~253'
        Info: 50: + IC(1.299 ns) + CELL(0.596 ns) = 43.446 ns; Loc. = LCCOMB_X14_Y6_N6; Fanout = 1; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_13_result_int[3]~5'
        Info: 51: + IC(0.000 ns) + CELL(0.086 ns) = 43.532 ns; Loc. = LCCOMB_X14_Y6_N8; Fanout = 1; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_13_result_int[4]~7'
        Info: 52: + IC(0.000 ns) + CELL(0.506 ns) = 44.038 ns; Loc. = LCCOMB_X14_Y6_N10; Fanout = 2; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_13_result_int[5]~8'
        Info: 53: + IC(0.368 ns) + CELL(0.202 ns) = 44.608 ns; Loc. = LCCOMB_X14_Y6_N30; Fanout = 1; COMB Node = 'TLC5615:TLC5615_1|DIN_REG[0]~4'
        Info: 54: + IC(0.000 ns) + CELL(0.108 ns) = 44.716 ns; Loc. = LCFF_X14_Y6_N31; Fanout = 1; REG Node = 'TLC5615:TLC5615_1|DIN_REG[0]'
        Info: Total cell delay = 20.215 ns ( 45.21 % )
        Info: Total interconnect delay = 24.501 ns ( 54.79 % )
    Info: - Smallest clock skew is -3.944 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.718 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 6; CLK Node = 'clk'
            Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 152; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.809 ns) + CELL(0.666 ns) = 2.718 ns; Loc. = LCFF_X14_Y6_N31; Fanout = 1; REG Node = 'TLC5615:TLC5615_1|DIN_REG[0]'
            Info: Total cell delay = 1.766 ns ( 64.97 % )
            Info: Total interconnect delay = 0.952 ns ( 35.03 % )
        Info: - Longest clock path from clock "clk" to source register is 6.662 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 6; CLK Node = 'clk'
            Info: 2: + IC(0.882 ns) + CELL(0.970 ns) = 2.952 ns; Loc. = LCFF_X3_Y6_N21; Fanout = 3; REG Node = 'key:key_3|key_out'
            Info: 3: + IC(2.208 ns) + CELL(0.000 ns) = 5.160 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'key:key_3|key_out~clkctrl'
            Info: 4: + IC(0.836 ns) + CELL(0.666 ns) = 6.662 ns; Loc. = LCFF_X19_Y8_N9; Fanout = 15; REG Node = 'key_coding:key_coding_1|a_control_temp[3]'
            Info: Total cell delay = 2.736 ns ( 41.07 % )
            Info: Total interconnect delay = 3.926 ns ( 58.93 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 23 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "key:key_2|key_out" and destination pin or register "key_coding:key_coding_1|f_control_temp[20]" for clock "clk" (Hold time is 828 ps)
    Info: + Largest clock skew is 4.142 ns
        Info: + Longest clock path from clock "clk" to destination register is 6.789 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 6; CLK Node = 'clk'
            Info: 2: + IC(0.881 ns) + CELL(0.970 ns) = 2.951 ns; Loc. = LCFF_X2_Y6_N17; Fanout = 3; REG Node = 'key:key_2|key_out'
            Info: 3: + IC(2.361 ns) + CELL(0.000 ns) = 5.312 ns; Loc. = CLKCTRL_G0; Fanout = 21; COMB Node = 'key:key_2|key_out~clkctrl'
            Info: 4: + IC(0.811 ns) + CELL(0.666 ns) = 6.789 ns; Loc. = LCFF_X10_Y7_N21; Fanout = 4; REG Node = 'key_coding:key_coding_1|f_control_temp[20]'
            Info: Total cell delay = 2.736 ns ( 40.30 % )
            Info: Total interconnect delay = 4.053 ns ( 59.70 % )
        Info: - Shortest clock path from clock "clk" to source register is 2.647 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 6; CLK Node = 'clk'
            Info: 2: + IC(0.881 ns) + CELL(0.666 ns) = 2.647 ns; Loc. = LCFF_X2_Y6_N17; Fanout = 3; REG Node = 'key:key_2|key_out'
            Info: Total cell delay = 1.766 ns ( 66.72 % )
            Info: Total interconnect delay = 0.881 ns ( 33.28 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 3.316 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y6_N17; Fanout = 3; REG Node = 'key:key_2|key_out'
        Info: 2: + IC(1.767 ns) + CELL(0.370 ns) = 2.137 ns; Loc. = LCCOMB_X10_Y7_N26; Fanout = 21; COMB Node = 'key_coding:key_coding_1|f_control_temp[2]~127'
        Info: 3: + IC(0.324 ns) + CELL(0.855 ns) = 3.316 ns; Loc. = LCFF_X10_Y7_N21; Fanout = 4; REG Node = 'key_coding:key_coding_1|f_control_temp[20]'
        Info: Total cell delay = 1.225 ns ( 36.94 % )
        Info: Total interconnect delay = 2.091 ns ( 63.06 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "key_coding:key_coding_1|a_control_temp[2]" (data pin = "reset", clock pin = "clk") is 6.109 ns
    Info: + Longest pin to register delay is 12.811 ns
        Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_74; Fanout = 18; PIN Node = 'reset'
        Info: 2: + IC(6.803 ns) + CELL(0.651 ns) = 8.419 ns; Loc. = LCCOMB_X10_Y7_N22; Fanout = 2; COMB Node = 'key_coding:key_coding_1|a_control_temp[3]~14'
        Info: 3: + IC(1.481 ns) + CELL(0.206 ns) = 10.106 ns; Loc. = LCCOMB_X14_Y8_N20; Fanout = 1; COMB Node = 'key_coding:key_coding_1|a_control_temp~19'
        Info: 4: + IC(2.245 ns) + CELL(0.460 ns) = 12.811 ns; Loc. = LCFF_X19_Y8_N3; Fanout = 17; REG Node = 'key_coding:key_coding_1|a_control_temp[2]'
        Info: Total cell delay = 2.282 ns ( 17.81 % )
        Info: Total interconnect delay = 10.529 ns ( 82.19 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "clk" to destination register is 6.662 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 6; CLK Node = 'clk'
        Info: 2: + IC(0.882 ns) + CELL(0.970 ns) = 2.952 ns; Loc. = LCFF_X3_Y6_N21; Fanout = 3; REG Node = 'key:key_3|key_out'
        Info: 3: + IC(2.208 ns) + CELL(0.000 ns) = 5.160 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'key:key_3|key_out~clkctrl'
        Info: 4: + IC(0.836 ns) + CELL(0.666 ns) = 6.662 ns; Loc. = LCFF_X19_Y8_N3; Fanout = 17; REG Node = 'key_coding:key_coding_1|a_control_temp[2]'
        Info: Total cell delay = 2.736 ns ( 41.07 % )
        Info: Total interconnect delay = 3.926 ns ( 58.93 % )
Info: tco from clock "clk" to destination pin "sin_data[0]" through memory "DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a3~porta_address_reg0" is 56.618 ns
    Info: + Longest clock path from clock "clk" to source memory is 2.822 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 6; CLK Node = 'clk'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 152; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.744 ns) + CELL(0.835 ns) = 2.822 ns; Loc. = M4K_X11_Y7; Fanout = 4; MEM Node = 'DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a3~porta_address_reg0'
        Info: Total cell delay = 1.935 ns ( 68.57 % )
        Info: Total interconnect delay = 0.887 ns ( 31.43 % )
    Info: + Micro clock to output delay of source is 0.260 ns
    Info: + Longest memory to pin delay is 53.536 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y7; Fanout = 4; MEM Node = 'DDS:DDS_1|sin:u5|altsyncram:altsyncram_component|altsyncram_hk71:auto_generated|ram_block1a3~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X11_Y7; Fanout = 1; MEM Node = 'DDS:DDS_1|tri_rom:u6|altsyncram:altsyncram_component|altsyncram_3281:auto_generated|q_a[3]'
        Info: 3: + IC(2.224 ns) + CELL(0.624 ns) = 6.609 ns; Loc. = LCCOMB_X19_Y8_N10; Fanout = 1; COMB Node = 'DDS:DDS_1|Mux6~0'
        Info: 4: + IC(0.382 ns) + CELL(0.206 ns) = 7.197 ns; Loc. = LCCOMB_X19_Y8_N28; Fanout = 5; COMB Node = 'DDS:DDS_1|Mux6~1'
        Info: 5: + IC(0.691 ns) + CELL(0.623 ns) = 8.511 ns; Loc. = LCCOMB_X18_Y8_N26; Fanout = 2; COMB Node = 'DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|le4a[3]'
        Info: 6: + IC(0.699 ns) + CELL(0.621 ns) = 9.831 ns; Loc. = LCCOMB_X18_Y8_N6; Fanout = 2; COMB Node = 'DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~7'
        Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 9.917 ns; Loc. = LCCOMB_X18_Y8_N8; Fanout = 2; COMB Node = 'DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~9'
        Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 10.003 ns; Loc. = LCCOMB_X18_Y8_N10; Fanout = 2; COMB Node = 'DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~11'
        Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 10.089 ns; Loc. = LCCOMB_X18_Y8_N12; Fanout = 2; COMB Node = 'DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~13'
        Info: 10: + IC(0.000 ns) + CELL(0.190 ns) = 10.279 ns; Loc. = LCCOMB_X18_Y8_N14; Fanout = 2; COMB Node = 'DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~15'
        Info: 11: + IC(0.000 ns) + CELL(0.506 ns) = 10.785 ns; Loc. = LCCOMB_X18_Y8_N16; Fanout = 2; COMB Node = 'DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_1~16'
        Info: 12: + IC(0.701 ns) + CELL(0.621 ns) = 12.107 ns; Loc. = LCCOMB_X17_Y8_N24; Fanout = 2; COMB Node = 'DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~21'
        Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 12.193 ns; Loc. = LCCOMB_X17_Y8_N26; Fanout = 2; COMB Node = 'DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~23'
        Info: 14: + IC(0.000 ns) + CELL(0.506 ns) = 12.699 ns; Loc. = LCCOMB_X17_Y8_N28; Fanout = 4; COMB Node = 'DDS:DDS_1|lpm_mult:Mult0|mult_gt01:auto_generated|op_3~24'
        Info: 15: + IC(1.089 ns) + CELL(0.596 ns) = 14.384 ns; Loc. = LCCOMB_X17_Y9_N12; Fanout = 2; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_3_result_int[2]~3'
        Info: 16: + IC(0.000 ns) + CELL(0.190 ns) = 14.574 ns; Loc. = LCCOMB_X17_Y9_N14; Fanout = 1; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_3_result_int[3]~5'
        Info: 17: + IC(0.000 ns) + CELL(0.506 ns) = 15.080 ns; Loc. = LCCOMB_X17_Y9_N16; Fanout = 10; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_3_result_int[4]~6'
        Info: 18: + IC(0.695 ns) + CELL(0.366 ns) = 16.141 ns; Loc. = LCCOMB_X17_Y8_N0; Fanout = 1; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[18]~101'
        Info: 19: + IC(0.665 ns) + CELL(0.596 ns) = 17.402 ns; Loc. = LCCOMB_X17_Y9_N26; Fanout = 1; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_4_result_int[4]~7'
        Info: 20: + IC(0.000 ns) + CELL(0.506 ns) = 17.908 ns; Loc. = LCCOMB_X17_Y9_N28; Fanout = 12; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_4_result_int[5]~8'
        Info: 21: + IC(1.089 ns) + CELL(0.370 ns) = 19.367 ns; Loc. = LCCOMB_X18_Y7_N4; Fanout = 1; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[23]~244'
        Info: 22: + IC(0.691 ns) + CELL(0.621 ns) = 20.679 ns; Loc. = LCCOMB_X17_Y7_N22; Fanout = 1; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_5_result_int[4]~7'
        Info: 23: + IC(0.000 ns) + CELL(0.506 ns) = 21.185 ns; Loc. = LCCOMB_X17_Y7_N24; Fanout = 12; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_5_result_int[5]~8'
        Info: 24: + IC(0.407 ns) + CELL(0.366 ns) = 21.958 ns; Loc. = LCCOMB_X17_Y7_N28; Fanout = 2; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[25]~84'
        Info: 25: + IC(1.030 ns) + CELL(0.621 ns) = 23.609 ns; Loc. = LCCOMB_X19_Y7_N20; Fanout = 2; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[1]~1'
        Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 23.695 ns; Loc. = LCCOMB_X19_Y7_N22; Fanout = 2; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[2]~3'
        Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 23.781 ns; Loc. = LCCOMB_X19_Y7_N24; Fanout = 1; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[3]~5'
        Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 23.867 ns; Loc. = LCCOMB_X19_Y7_N26; Fanout = 1; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[4]~7'
        Info: 29: + IC(0.000 ns) + CELL(0.506 ns) = 24.373 ns; Loc. = LCCOMB_X19_Y7_N28; Fanout = 12; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_6_result_int[5]~8'
        Info: 30: + IC(0.724 ns) + CELL(0.206 ns) = 25.303 ns; Loc. = LCCOMB_X18_Y7_N10; Fanout = 3; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[32]~247'
        Info: 31: + IC(0.702 ns) + CELL(0.735 ns) = 26.740 ns; Loc. = LCCOMB_X19_Y7_N14; Fanout = 1; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[3]~5'
        Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 26.826 ns; Loc. = LCCOMB_X19_Y7_N16; Fanout = 1; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[4]~7'
        Info: 33: + IC(0.000 ns) + CELL(0.506 ns) = 27.332 ns; Loc. = LCCOMB_X19_Y7_N18; Fanout = 12; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[5]~8'
        Info: 34: + IC(0.741 ns) + CELL(0.206 ns) = 28.279 ns; Loc. = LCCOMB_X18_Y7_N2; Fanout = 2; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[36]~63'
        Info: 35: + IC(1.028 ns) + CELL(0.596 ns) = 29.903 ns; Loc. = LCCOMB_X15_Y7_N22; Fanout = 2; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[2]~3'
        Info: 36: + IC(0.000 ns) + CELL(0.086 ns) = 29.989 ns; Loc. = LCCOMB_X15_Y7_N24; Fanout = 1; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[3]~5'
        Info: 37: + IC(0.000 ns) + CELL(0.086 ns) = 30.075 ns; Loc. = LCCOMB_X15_Y7_N26; Fanout = 1; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[4]~7'
        Info: 38: + IC(0.000 ns) + CELL(0.506 ns) = 30.581 ns; Loc. = LCCOMB_X15_Y7_N28; Fanout = 12; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[5]~8'
        Info: 39: + IC(1.050 ns) + CELL(0.206 ns) = 31.837 ns; Loc. = LCCOMB_X18_Y7_N6; Fanout = 3; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[42]~249'
        Info: 40: + IC(1.038 ns) + CELL(0.596 ns) = 33.471 ns; Loc. = LCCOMB_X14_Y7_N8; Fanout = 1; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[3]~5'
        Info: 41: + IC(0.000 ns) + CELL(0.086 ns) = 33.557 ns; Loc. = LCCOMB_X14_Y7_N10; Fanout = 1; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[4]~7'
        Info: 42: + IC(0.000 ns) + CELL(0.506 ns) = 34.063 ns; Loc. = LCCOMB_X14_Y7_N12; Fanout = 12; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[5]~8'
        Info: 43: + IC(1.023 ns) + CELL(0.206 ns) = 35.292 ns; Loc. = LCCOMB_X18_Y7_N26; Fanout = 1; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[48]~240'
        Info: 44: + IC(1.041 ns) + CELL(0.621 ns) = 36.954 ns; Loc. = LCCOMB_X14_Y7_N26; Fanout = 1; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[4]~7'
        Info: 45: + IC(0.000 ns) + CELL(0.506 ns) = 37.460 ns; Loc. = LCCOMB_X14_Y7_N28; Fanout = 12; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[5]~8'
        Info: 46: + IC(0.775 ns) + CELL(0.206 ns) = 38.441 ns; Loc. = LCCOMB_X13_Y7_N8; Fanout = 2; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[51]~33'
        Info: 47: + IC(1.139 ns) + CELL(0.621 ns) = 40.201 ns; Loc. = LCCOMB_X13_Y6_N20; Fanout = 2; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[2]~3'
        Info: 48: + IC(0.000 ns) + CELL(0.086 ns) = 40.287 ns; Loc. = LCCOMB_X13_Y6_N22; Fanout = 1; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[3]~5'
        Info: 49: + IC(0.000 ns) + CELL(0.086 ns) = 40.373 ns; Loc. = LCCOMB_X13_Y6_N24; Fanout = 1; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[4]~7'
        Info: 50: + IC(0.000 ns) + CELL(0.506 ns) = 40.879 ns; Loc. = LCCOMB_X13_Y6_N26; Fanout = 12; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_11_result_int[5]~8'
        Info: 51: + IC(1.173 ns) + CELL(0.206 ns) = 42.258 ns; Loc. = LCCOMB_X13_Y7_N20; Fanout = 3; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[57]~252'
        Info: 52: + IC(1.316 ns) + CELL(0.596 ns) = 44.170 ns; Loc. = LCCOMB_X14_Y6_N24; Fanout = 1; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_12_result_int[3]~5'
        Info: 53: + IC(0.000 ns) + CELL(0.086 ns) = 44.256 ns; Loc. = LCCOMB_X14_Y6_N26; Fanout = 1; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_12_result_int[4]~7'
        Info: 54: + IC(0.000 ns) + CELL(0.506 ns) = 44.762 ns; Loc. = LCCOMB_X14_Y6_N28; Fanout = 10; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_12_result_int[5]~8'
        Info: 55: + IC(1.339 ns) + CELL(0.370 ns) = 46.471 ns; Loc. = LCCOMB_X13_Y7_N6; Fanout = 1; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[62]~253'
        Info: 56: + IC(1.299 ns) + CELL(0.596 ns) = 48.366 ns; Loc. = LCCOMB_X14_Y6_N6; Fanout = 1; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_13_result_int[3]~5'
        Info: 57: + IC(0.000 ns) + CELL(0.086 ns) = 48.452 ns; Loc. = LCCOMB_X14_Y6_N8; Fanout = 1; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_13_result_int[4]~7'
        Info: 58: + IC(0.000 ns) + CELL(0.506 ns) = 48.958 ns; Loc. = LCCOMB_X14_Y6_N10; Fanout = 2; COMB Node = 'DDS:DDS_1|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_13_result_int[5]~8'
        Info: 59: + IC(1.342 ns) + CELL(3.236 ns) = 53.536 ns; Loc. = PIN_60; Fanout = 0; PIN Node = 'sin_data[0]'
        Info: Total cell delay = 27.443 ns ( 51.26 % )
        Info: Total interconnect delay = 26.093 ns ( 48.74 % )
Info: th for register "key_coding:key_coding_1|set_waveform_temp[0]" (data pin = "reset", clock pin = "clk") is -1.411 ns
    Info: + Longest clock path from clock "clk" to destination register is 6.596 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 6; CLK Node = 'clk'
        Info: 2: + IC(1.928 ns) + CELL(0.970 ns) = 3.998 ns; Loc. = LCFF_X25_Y7_N27; Fanout = 4; REG Node = 'key:key_1|key_out'
        Info: 3: + IC(1.088 ns) + CELL(0.000 ns) = 5.086 ns; Loc. = CLKCTRL_G4; Fanout = 2; COMB Node = 'key:key_1|key_out~clkctrl'
        Info: 4: + IC(0.844 ns) + CELL(0.666 ns) = 6.596 ns; Loc. = LCFF_X21_Y8_N1; Fanout = 22; REG Node = 'key_coding:key_coding_1|set_waveform_temp[0]'
        Info: Total cell delay = 2.736 ns ( 41.48 % )
        Info: Total interconnect delay = 3.860 ns ( 58.52 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 8.313 ns
        Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_74; Fanout = 18; PIN Node = 'reset'
        Info: 2: + IC(6.688 ns) + CELL(0.660 ns) = 8.313 ns; Loc. = LCFF_X21_Y8_N1; Fanout = 22; REG Node = 'key_coding:key_coding_1|set_waveform_temp[0]'
        Info: Total cell delay = 1.625 ns ( 19.55 % )
        Info: Total interconnect delay = 6.688 ns ( 80.45 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 139 megabytes
    Info: Processing ended: Wed Mar 25 20:42:20 2015
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


