Analysis & Synthesis report for top_tb
Wed Jul 10 21:12:54 2024
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |top_tb|io:io_i|button:button_i_1|current_state
 11. State Machine - |top_tb|cpu:cpu_i|ex_mem_pipeline_reg:ex_mem_pipeline_reg_i|mem_mode_mem.data_width
 12. State Machine - |top_tb|cpu:cpu_i|ex_mem_pipeline_reg:ex_mem_pipeline_reg_i|mem_mode_mem.memory_access
 13. State Machine - |top_tb|cpu:cpu_i|divider:divider_i|radix4_srt_divider:divider_i|state
 14. State Machine - |top_tb|cpu:cpu_i|dc_ex_pipeline_reg:dc_ex_pipeline_reg_i|dbpu_mode_ex
 15. State Machine - |top_tb|cpu:cpu_i|dc_ex_pipeline_reg:dc_ex_pipeline_reg_i|fwd_rs2_ex
 16. State Machine - |top_tb|cpu:cpu_i|dc_ex_pipeline_reg:dc_ex_pipeline_reg_i|fwd_rs1_ex
 17. State Machine - |top_tb|cpu:cpu_i|dc_ex_pipeline_reg:dc_ex_pipeline_reg_i|mem_mode_ex.data_width
 18. State Machine - |top_tb|cpu:cpu_i|dc_ex_pipeline_reg:dc_ex_pipeline_reg_i|mem_mode_ex.memory_access
 19. State Machine - |top_tb|cpu:cpu_i|dc_ex_pipeline_reg:dc_ex_pipeline_reg_i|alu_mode_ex
 20. Registers Removed During Synthesis
 21. General Register Statistics
 22. Inverted Register Statistics
 23. Registers Added for RAM Pass-Through Logic
 24. Registers Packed Into Inferred Megafunctions
 25. Multiplexer Restructuring Statistics (Restructuring Performed)
 26. Source assignments for cpu:cpu_i|gen_ram_be:gen_ram_be_i|altsyncram:ram[0][0][7]__1|altsyncram_09n1:auto_generated
 27. Source assignments for cpu:cpu_i|gen_ram_be:gen_ram_be_i|altsyncram:ram[0][1][7]__2|altsyncram_09n1:auto_generated
 28. Source assignments for cpu:cpu_i|gen_ram_be:gen_ram_be_i|altsyncram:ram[0][2][7]__3|altsyncram_09n1:auto_generated
 29. Source assignments for cpu:cpu_i|gen_ram_be:gen_ram_be_i|altsyncram:ram[0][3][7]__4|altsyncram_09n1:auto_generated
 30. Source assignments for cpu:cpu_i|gen_rom:gen_rom_i|altsyncram:altsyncram_component|altsyncram_f544:auto_generated
 31. Source assignments for cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|altsyncram:ram_rtl_0|altsyncram_4fn1:auto_generated
 32. Source assignments for cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|altsyncram:ram_rtl_0|altsyncram_9fn1:auto_generated
 33. Source assignments for cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|altsyncram:ram_rtl_0|altsyncram_idn1:auto_generated
 34. Source assignments for cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits|altsyncram:ram_rtl_0|altsyncram_dgn1:auto_generated
 35. Parameter Settings for User Entity Instance: cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits
 36. Parameter Settings for User Entity Instance: cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags
 37. Parameter Settings for User Entity Instance: cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses
 38. Parameter Settings for User Entity Instance: cpu:cpu_i|bpu:bpu_i|gen_ram:bpb
 39. Parameter Settings for User Entity Instance: cpu:cpu_i|divider:divider_i|radix4_srt_divider:divider_i
 40. Parameter Settings for User Entity Instance: cpu:cpu_i|gen_ram_be:gen_ram_be_i
 41. Parameter Settings for User Entity Instance: cpu:cpu_i|gen_ram_be:gen_ram_be_i|altsyncram:ram[0][0][7]__1
 42. Parameter Settings for User Entity Instance: cpu:cpu_i|gen_ram_be:gen_ram_be_i|altsyncram:ram[0][1][7]__2
 43. Parameter Settings for User Entity Instance: cpu:cpu_i|gen_ram_be:gen_ram_be_i|altsyncram:ram[0][2][7]__3
 44. Parameter Settings for User Entity Instance: cpu:cpu_i|gen_ram_be:gen_ram_be_i|altsyncram:ram[0][3][7]__4
 45. Parameter Settings for User Entity Instance: cpu:cpu_i|gen_rom:gen_rom_i
 46. Parameter Settings for User Entity Instance: cpu:cpu_i|gen_rom:gen_rom_i|altsyncram:altsyncram_component
 47. Parameter Settings for Inferred Entity Instance: cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|altsyncram:ram_rtl_0
 48. Parameter Settings for Inferred Entity Instance: cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|altsyncram:ram_rtl_0
 49. Parameter Settings for Inferred Entity Instance: cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|altsyncram:ram_rtl_0
 50. Parameter Settings for Inferred Entity Instance: cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits|altsyncram:ram_rtl_0
 51. altsyncram Parameter Settings by Entity Instance
 52. Post-Synthesis Netlist Statistics for Top Partition
 53. Elapsed Time Per Partition
 54. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Jul 10 21:12:53 2024           ;
; Quartus Prime Version           ; 21.1.1 Build 850 06/23/2022 SJ Standard Edition ;
; Revision Name                   ; top_tb                                          ;
; Top-level Entity Name           ; top_tb                                          ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 2462                                            ;
; Total pins                      ; 43                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 121,856                                         ;
; Total DSP Blocks                ; 6                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5cgxfc5c6f27c7     ;                    ;
; Top-level entity name                                                           ; top_tb             ; top_tb             ;
; Family name                                                                     ; cyclone v          ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                                  ; Off                ;                    ;
; VHDL Version                                                                    ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processor 9            ;   0.0%      ;
;     Processor 10           ;   0.0%      ;
;     Processor 11           ;   0.0%      ;
;     Processor 12           ;   0.0%      ;
;     Processor 13           ;   0.0%      ;
;     Processor 14           ;   0.0%      ;
;     Processors 15-16       ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                               ;
+--------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path           ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                        ; Library ;
+--------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------+
; ../../hdl/top_tb_entity.vhd                ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_tb_entity.vhd                                     ;         ;
; ../../hdl/types_pkg.vhd                    ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/types_pkg.vhd                                         ;         ;
; ../../hdl/cpu_entity.vhd                   ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_entity.vhd                                        ;         ;
; ../../hdl/isa_defines_pkg.vhd              ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/isa_defines_pkg.vhd                                   ;         ;
; ../../hdl/isa_defines_pkg_body.vhd         ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/isa_defines_pkg_body.vhd                              ;         ;
; ../../hdl/addr_calc_entity.vhd             ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/addr_calc_entity.vhd                                  ;         ;
; ../../hdl/addr_calc_behav.vhd              ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/addr_calc_behav.vhd                                   ;         ;
; ../../hdl/addr_width_reducer_entity.vhd    ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/addr_width_reducer_entity.vhd                         ;         ;
; ../../hdl/addr_width_reducer_behav.vhd     ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/addr_width_reducer_behav.vhd                          ;         ;
; ../../hdl/alu_entity.vhd                   ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/alu_entity.vhd                                        ;         ;
; ../../hdl/alu_behav.vhd                    ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/alu_behav.vhd                                         ;         ;
; ../../hdl/bpu_entity.vhd                   ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/bpu_entity.vhd                                        ;         ;
; ../../hdl/gen_ram_entity.vhd               ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/gen_ram_entity.vhd                                    ;         ;
; ../../hdl/gen_ram_behav.vhd                ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/gen_ram_behav.vhd                                     ;         ;
; ../../hdl/bpu_mixed.vhd                    ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/bpu_mixed.vhd                                         ;         ;
; ../../hdl/bta_adder_entity.vhd             ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/bta_adder_entity.vhd                                  ;         ;
; ../../hdl/bta_adder_behav.vhd              ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/bta_adder_behav.vhd                                   ;         ;
; ../../hdl/data_memory_extractor_entity.vhd ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/data_memory_extractor_entity.vhd                      ;         ;
; ../../hdl/data_memory_extractor_behav.vhd  ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/data_memory_extractor_behav.vhd                       ;         ;
; ../../hdl/dbpu_entity.vhd                  ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/dbpu_entity.vhd                                       ;         ;
; ../../hdl/dbpu_behav.vhd                   ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/dbpu_behav.vhd                                        ;         ;
; ../../hdl/dc_ex_pipeline_reg_entity.vhd    ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/dc_ex_pipeline_reg_entity.vhd                         ;         ;
; ../../hdl/dec_exe_pipeline_reg_behav.vhd   ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/dec_exe_pipeline_reg_behav.vhd                        ;         ;
; ../../hdl/decoder_entity.vhd               ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/decoder_entity.vhd                                    ;         ;
; ../../hdl/decoder_behav.vhd                ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/decoder_behav.vhd                                     ;         ;
; ../../hdl/divider_entity.vhd               ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/divider_entity.vhd                                    ;         ;
; ../../hdl/radix4_srt_divider.vhd           ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/radix4_srt_divider.vhd                                ;         ;
; ../../hdl/divider_behav.vhd                ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/divider_behav.vhd                                     ;         ;
; ../../hdl/ex_mem_pipeline_reg_entity.vhd   ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/ex_mem_pipeline_reg_entity.vhd                        ;         ;
; ../../hdl/ex_mem_pipeline_reg_behav.vhd    ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/ex_mem_pipeline_reg_behav.vhd                         ;         ;
; ../../hdl/ex_out_mux_entity.vhd            ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/ex_out_mux_entity.vhd                                 ;         ;
; ../../hdl/ex_out_mux_behav.vhd             ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/ex_out_mux_behav.vhd                                  ;         ;
; ../../hdl/gen_ram_be_entity.vhd            ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/gen_ram_be_entity.vhd                                 ;         ;
; ../../hdl/gen_ram_be_behav.vhd             ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/gen_ram_be_behav.vhd                                  ;         ;
; ../../hdl/gen_rom.vhd                      ; yes             ; User Wizard-Generated File                            ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/gen_rom.vhd                                           ;         ;
; ../../hdl/if_dc_pipeline_reg_entity.vhd    ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/if_dc_pipeline_reg_entity.vhd                         ;         ;
; ../../hdl/if_dc_pipeline_reg_behav.vhd     ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/if_dc_pipeline_reg_behav.vhd                          ;         ;
; ../../hdl/imm_bta_mux_entity.vhd           ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/imm_bta_mux_entity.vhd                                ;         ;
; ../../hdl/imm_bta_mux_behav.vhd            ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/imm_bta_mux_behav.vhd                                 ;         ;
; ../../hdl/instruction_word_mux_entity.vhd  ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/instruction_word_mux_entity.vhd                       ;         ;
; ../../hdl/instruction_word_mux_behav.vhd   ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/instruction_word_mux_behav.vhd                        ;         ;
; ../../hdl/io_ram_mux_entity.vhd            ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_ram_mux_entity.vhd                                 ;         ;
; ../../hdl/io_ram_mux_behav.vhd             ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_ram_mux_behav.vhd                                  ;         ;
; ../../hdl/mem_mode_mux_entity.vhd          ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_mode_mux_entity.vhd                               ;         ;
; ../../hdl/mem_mode_multiplexer_behav.vhd   ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_mode_multiplexer_behav.vhd                        ;         ;
; ../../hdl/mem_wb_pipeline_reg_entity.vhd   ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_wb_pipeline_reg_entity.vhd                        ;         ;
; ../../hdl/mem_wb_pipeline_reg_behav.vhd    ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_wb_pipeline_reg_behav.vhd                         ;         ;
; ../../hdl/pc_ex_inc_entity.vhd             ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_ex_inc_entity.vhd                                  ;         ;
; ../../hdl/pc_ex_inc_behav.vhd              ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_ex_inc_behav.vhd                                   ;         ;
; ../../hdl/pc_inc_entity.vhd                ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_inc_entity.vhd                                     ;         ;
; ../../hdl/pc_inc_behav.vhd                 ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_inc_behav.vhd                                      ;         ;
; ../../hdl/pc_mux_entity.vhd                ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_mux_entity.vhd                                     ;         ;
; ../../hdl/pc_mux_behav.vhd                 ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_mux_behav.vhd                                      ;         ;
; ../../hdl/pf_if_pipeline_reg_entity.vhd    ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pf_if_pipeline_reg_entity.vhd                         ;         ;
; ../../hdl/pc_if_pipeline_reg_behav.vhd     ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_if_pipeline_reg_behav.vhd                          ;         ;
; ../../hdl/register_file_entity.vhd         ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/register_file_entity.vhd                              ;         ;
; ../../hdl/register_file_behav.vhd          ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/register_file_behav.vhd                               ;         ;
; ../../hdl/rs1_fwd_mux_entity.vhd           ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs1_fwd_mux_entity.vhd                                ;         ;
; ../../hdl/rs1_fwd_mux_behav.vhd            ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs1_fwd_mux_behav.vhd                                 ;         ;
; ../../hdl/rs2_fwd_mux_entity.vhd           ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_fwd_mux_entity.vhd                                ;         ;
; ../../hdl/rs2_fwd_mux_behav.vhd            ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_fwd_mux_behav.vhd                                 ;         ;
; ../../hdl/rs2_mux_entity.vhd               ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_mux_entity.vhd                                    ;         ;
; ../../hdl/rs2_multiplexer_behav.vhd        ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_multiplexer_behav.vhd                             ;         ;
; ../../hdl/sbpu_entity.vhd                  ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/sbpu_entity.vhd                                       ;         ;
; ../../hdl/sbpu_behav.vhd                   ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/sbpu_behav.vhd                                        ;         ;
; ../../hdl/store_data_fwd_mux_entity.vhd    ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/store_data_fwd_mux_entity.vhd                         ;         ;
; ../../hdl/store_data_fwd_mux_behav.vhd     ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/store_data_fwd_mux_behav.vhd                          ;         ;
; ../../hdl/umnudler_entity.vhd              ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/umnudler_entity.vhd                                   ;         ;
; ../../hdl/umnudler_behav.vhd               ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/umnudler_behav.vhd                                    ;         ;
; ../../hdl/cpu_struct.vhd                   ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd                                        ;         ;
; ../../hdl/io_entity.vhd                    ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_entity.vhd                                         ;         ;
; ../../hdl/button_entity.vhd                ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/button_entity.vhd                                     ;         ;
; ../../hdl/button_behav.vhd                 ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/button_behav.vhd                                      ;         ;
; ../../hdl/io_memory_entity.vhd             ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_memory_entity.vhd                                  ;         ;
; ../../hdl/io_memory_behav.vhd              ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_memory_behav.vhd                                   ;         ;
; ../../hdl/io_struct.vhd                    ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_struct.vhd                                         ;         ;
; ../../hdl/top_tb_struct.vhd                ; yes             ; User VHDL File                                        ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_tb_struct.vhd                                     ;         ;
; altsyncram.tdf                             ; yes             ; Megafunction                                          ; /ext/eda/quartus/21_1_1/quartus/libraries/megafunctions/altsyncram.tdf                                                              ;         ;
; stratix_ram_block.inc                      ; yes             ; Megafunction                                          ; /ext/eda/quartus/21_1_1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                       ;         ;
; lpm_mux.inc                                ; yes             ; Megafunction                                          ; /ext/eda/quartus/21_1_1/quartus/libraries/megafunctions/lpm_mux.inc                                                                 ;         ;
; lpm_decode.inc                             ; yes             ; Megafunction                                          ; /ext/eda/quartus/21_1_1/quartus/libraries/megafunctions/lpm_decode.inc                                                              ;         ;
; aglobal211.inc                             ; yes             ; Megafunction                                          ; /ext/eda/quartus/21_1_1/quartus/libraries/megafunctions/aglobal211.inc                                                              ;         ;
; a_rdenreg.inc                              ; yes             ; Megafunction                                          ; /ext/eda/quartus/21_1_1/quartus/libraries/megafunctions/a_rdenreg.inc                                                               ;         ;
; altrom.inc                                 ; yes             ; Megafunction                                          ; /ext/eda/quartus/21_1_1/quartus/libraries/megafunctions/altrom.inc                                                                  ;         ;
; altram.inc                                 ; yes             ; Megafunction                                          ; /ext/eda/quartus/21_1_1/quartus/libraries/megafunctions/altram.inc                                                                  ;         ;
; altdpram.inc                               ; yes             ; Megafunction                                          ; /ext/eda/quartus/21_1_1/quartus/libraries/megafunctions/altdpram.inc                                                                ;         ;
; db/altsyncram_09n1.tdf                     ; yes             ; Auto-Generated Megafunction                           ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/qis/top_tb_struct/db/altsyncram_09n1.tdf                  ;         ;
; db/altsyncram_f544.tdf                     ; yes             ; Auto-Generated Megafunction                           ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/qis/top_tb_struct/db/altsyncram_f544.tdf                  ;         ;
; /u/home/clab/st161569/Downloads/main.mif   ; yes             ; Auto-Found Memory Initialization File                 ; /u/home/clab/st161569/Downloads/main.mif                                                                                            ;         ;
; db/altsyncram_4fn1.tdf                     ; yes             ; Auto-Generated Megafunction                           ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/qis/top_tb_struct/db/altsyncram_4fn1.tdf                  ;         ;
; db/top_tb.ram0_gen_ram_aedbff4f.hdl.mif    ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/qis/top_tb_struct/db/top_tb.ram0_gen_ram_aedbff4f.hdl.mif ;         ;
; db/altsyncram_9fn1.tdf                     ; yes             ; Auto-Generated Megafunction                           ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/qis/top_tb_struct/db/altsyncram_9fn1.tdf                  ;         ;
; db/top_tb.ram0_gen_ram_a9ed1bf5.hdl.mif    ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/qis/top_tb_struct/db/top_tb.ram0_gen_ram_a9ed1bf5.hdl.mif ;         ;
; db/altsyncram_idn1.tdf                     ; yes             ; Auto-Generated Megafunction                           ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/qis/top_tb_struct/db/altsyncram_idn1.tdf                  ;         ;
; db/top_tb.ram0_gen_ram_a9ed17b3.hdl.mif    ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/qis/top_tb_struct/db/top_tb.ram0_gen_ram_a9ed17b3.hdl.mif ;         ;
; db/altsyncram_dgn1.tdf                     ; yes             ; Auto-Generated Megafunction                           ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/qis/top_tb_struct/db/altsyncram_dgn1.tdf                  ;         ;
; db/top_tb.ram0_gen_ram_aedbfcec.hdl.mif    ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/qis/top_tb_struct/db/top_tb.ram0_gen_ram_aedbfcec.hdl.mif ;         ;
+--------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 3133      ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 4394      ;
;     -- 7 input functions                    ; 35        ;
;     -- 6 input functions                    ; 1633      ;
;     -- 5 input functions                    ; 951       ;
;     -- 4 input functions                    ; 466       ;
;     -- <=3 input functions                  ; 1309      ;
;                                             ;           ;
; Dedicated logic registers                   ; 2462      ;
;                                             ;           ;
; I/O pins                                    ; 43        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 121856    ;
;                                             ;           ;
; Total DSP Blocks                            ; 6         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 2581      ;
; Total fan-out                               ; 33329     ;
; Average fan-out                             ; 4.72      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                            ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                          ; Entity Name           ; Library Name ;
+-------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; |top_tb                                               ; 4394 (1)            ; 2462 (0)                  ; 121856            ; 6          ; 43   ; 0            ; |top_tb                                                                                                      ; top_tb                ; work         ;
;    |cpu:cpu_i|                                        ; 4369 (0)            ; 1946 (0)                  ; 121856            ; 6          ; 0    ; 0            ; |top_tb|cpu:cpu_i                                                                                            ; cpu                   ; work         ;
;       |addr_calc:addr_calc_i|                         ; 91 (91)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_tb|cpu:cpu_i|addr_calc:addr_calc_i                                                                      ; addr_calc             ; work         ;
;       |addr_width_reducer:addr_width_reducer_i|       ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_tb|cpu:cpu_i|addr_width_reducer:addr_width_reducer_i                                                    ; addr_width_reducer    ; work         ;
;       |alu:alu_i|                                     ; 300 (300)           ; 0 (0)                     ; 0                 ; 6          ; 0    ; 0            ; |top_tb|cpu:cpu_i|alu:alu_i                                                                                  ; alu                   ; work         ;
;       |bpu:bpu_i|                                     ; 205 (143)           ; 194 (0)                   ; 56320             ; 0          ; 0    ; 0            ; |top_tb|cpu:cpu_i|bpu:bpu_i                                                                                  ; bpu                   ; work         ;
;          |gen_ram:bpb|                                ; 8 (8)               ; 25 (25)                   ; 2048              ; 0          ; 0    ; 0            ; |top_tb|cpu:cpu_i|bpu:bpu_i|gen_ram:bpb                                                                      ; gen_ram               ; work         ;
;             |altsyncram:ram_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |top_tb|cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|altsyncram:ram_rtl_0                                                 ; altsyncram            ; work         ;
;                |altsyncram_4fn1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |top_tb|cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|altsyncram:ram_rtl_0|altsyncram_4fn1:auto_generated                  ; altsyncram_4fn1       ; work         ;
;          |gen_ram:btc_tags|                           ; 9 (9)               ; 61 (61)                   ; 20480             ; 0          ; 0    ; 0            ; |top_tb|cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags                                                                 ; gen_ram               ; work         ;
;             |altsyncram:ram_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 20480             ; 0          ; 0    ; 0            ; |top_tb|cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|altsyncram:ram_rtl_0                                            ; altsyncram            ; work         ;
;                |altsyncram_idn1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 20480             ; 0          ; 0    ; 0            ; |top_tb|cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|altsyncram:ram_rtl_0|altsyncram_idn1:auto_generated             ; altsyncram_idn1       ; work         ;
;          |gen_ram:btc_target_addresses|               ; 38 (38)             ; 85 (85)                   ; 32768             ; 0          ; 0    ; 0            ; |top_tb|cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses                                                     ; gen_ram               ; work         ;
;             |altsyncram:ram_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top_tb|cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|altsyncram:ram_rtl_0                                ; altsyncram            ; work         ;
;                |altsyncram_9fn1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top_tb|cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|altsyncram:ram_rtl_0|altsyncram_9fn1:auto_generated ; altsyncram_9fn1       ; work         ;
;          |gen_ram:btc_valid_bits|                     ; 7 (7)               ; 23 (23)                   ; 1024              ; 0          ; 0    ; 0            ; |top_tb|cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits                                                           ; gen_ram               ; work         ;
;             |altsyncram:ram_rtl_0|                    ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_tb|cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits|altsyncram:ram_rtl_0                                      ; altsyncram            ; work         ;
;                |altsyncram_dgn1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_tb|cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits|altsyncram:ram_rtl_0|altsyncram_dgn1:auto_generated       ; altsyncram_dgn1       ; work         ;
;       |bta_adder:bta_adder_i|                         ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_tb|cpu:cpu_i|bta_adder:bta_adder_i                                                                      ; bta_adder             ; work         ;
;       |data_memory_extractor:data_memory_extractor_i| ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_tb|cpu:cpu_i|data_memory_extractor:data_memory_extractor_i                                              ; data_memory_extractor ; work         ;
;       |dbpu:dbpu_i|                                   ; 240 (240)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_tb|cpu:cpu_i|dbpu:dbpu_i                                                                                ; dbpu                  ; work         ;
;       |dc_ex_pipeline_reg:dc_ex_pipeline_reg_i|       ; 46 (46)             ; 206 (206)                 ; 0                 ; 0          ; 0    ; 0            ; |top_tb|cpu:cpu_i|dc_ex_pipeline_reg:dc_ex_pipeline_reg_i                                                    ; dc_ex_pipeline_reg    ; work         ;
;       |decoder:decoder_i|                             ; 140 (140)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_tb|cpu:cpu_i|decoder:decoder_i                                                                          ; decoder               ; work         ;
;       |divider:divider_i|                             ; 1768 (1)            ; 254 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |top_tb|cpu:cpu_i|divider:divider_i                                                                          ; divider               ; work         ;
;          |radix4_srt_divider:divider_i|               ; 1767 (1767)         ; 253 (253)                 ; 0                 ; 0          ; 0    ; 0            ; |top_tb|cpu:cpu_i|divider:divider_i|radix4_srt_divider:divider_i                                             ; radix4_srt_divider    ; work         ;
;       |ex_mem_pipeline_reg:ex_mem_pipeline_reg_i|     ; 5 (5)               ; 76 (76)                   ; 0                 ; 0          ; 0    ; 0            ; |top_tb|cpu:cpu_i|ex_mem_pipeline_reg:ex_mem_pipeline_reg_i                                                  ; ex_mem_pipeline_reg   ; work         ;
;       |ex_out_mux:ex_out_mux_i|                       ; 240 (240)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_tb|cpu:cpu_i|ex_out_mux:ex_out_mux_i                                                                    ; ex_out_mux            ; work         ;
;       |gen_ram_be:gen_ram_be_i|                       ; 34 (34)             ; 56 (56)                   ; 32768             ; 0          ; 0    ; 0            ; |top_tb|cpu:cpu_i|gen_ram_be:gen_ram_be_i                                                                    ; gen_ram_be            ; work         ;
;          |altsyncram:ram[0][0][7]__1|                 ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top_tb|cpu:cpu_i|gen_ram_be:gen_ram_be_i|altsyncram:ram[0][0][7]__1                                         ; altsyncram            ; work         ;
;             |altsyncram_09n1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top_tb|cpu:cpu_i|gen_ram_be:gen_ram_be_i|altsyncram:ram[0][0][7]__1|altsyncram_09n1:auto_generated          ; altsyncram_09n1       ; work         ;
;          |altsyncram:ram[0][1][7]__2|                 ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top_tb|cpu:cpu_i|gen_ram_be:gen_ram_be_i|altsyncram:ram[0][1][7]__2                                         ; altsyncram            ; work         ;
;             |altsyncram_09n1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top_tb|cpu:cpu_i|gen_ram_be:gen_ram_be_i|altsyncram:ram[0][1][7]__2|altsyncram_09n1:auto_generated          ; altsyncram_09n1       ; work         ;
;          |altsyncram:ram[0][2][7]__3|                 ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top_tb|cpu:cpu_i|gen_ram_be:gen_ram_be_i|altsyncram:ram[0][2][7]__3                                         ; altsyncram            ; work         ;
;             |altsyncram_09n1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top_tb|cpu:cpu_i|gen_ram_be:gen_ram_be_i|altsyncram:ram[0][2][7]__3|altsyncram_09n1:auto_generated          ; altsyncram_09n1       ; work         ;
;          |altsyncram:ram[0][3][7]__4|                 ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top_tb|cpu:cpu_i|gen_ram_be:gen_ram_be_i|altsyncram:ram[0][3][7]__4                                         ; altsyncram            ; work         ;
;             |altsyncram_09n1:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top_tb|cpu:cpu_i|gen_ram_be:gen_ram_be_i|altsyncram:ram[0][3][7]__4|altsyncram_09n1:auto_generated          ; altsyncram_09n1       ; work         ;
;       |gen_rom:gen_rom_i|                             ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top_tb|cpu:cpu_i|gen_rom:gen_rom_i                                                                          ; gen_rom               ; work         ;
;          |altsyncram:altsyncram_component|            ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top_tb|cpu:cpu_i|gen_rom:gen_rom_i|altsyncram:altsyncram_component                                          ; altsyncram            ; work         ;
;             |altsyncram_f544:auto_generated|          ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |top_tb|cpu:cpu_i|gen_rom:gen_rom_i|altsyncram:altsyncram_component|altsyncram_f544:auto_generated           ; altsyncram_f544       ; work         ;
;       |if_dc_pipeline_reg:if_dc_pipeline_reg_i|       ; 0 (0)               ; 99 (99)                   ; 0                 ; 0          ; 0    ; 0            ; |top_tb|cpu:cpu_i|if_dc_pipeline_reg:if_dc_pipeline_reg_i                                                    ; if_dc_pipeline_reg    ; work         ;
;       |imm_bta_mux:imm_bta_mux_i|                     ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_tb|cpu:cpu_i|imm_bta_mux:imm_bta_mux_i                                                                  ; imm_bta_mux           ; work         ;
;       |instruction_word_mux:instruction_word_mux_i|   ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_tb|cpu:cpu_i|instruction_word_mux:instruction_word_mux_i                                                ; instruction_word_mux  ; work         ;
;       |mem_mode_mux:mem_mode_mux_i|                   ; 209 (209)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_tb|cpu:cpu_i|mem_mode_mux:mem_mode_mux_i                                                                ; mem_mode_mux          ; work         ;
;       |mem_wb_pipeline_reg:mem_wb_pipeline_reg_i|     ; 15 (15)             ; 37 (37)                   ; 0                 ; 0          ; 0    ; 0            ; |top_tb|cpu:cpu_i|mem_wb_pipeline_reg:mem_wb_pipeline_reg_i                                                  ; mem_wb_pipeline_reg   ; work         ;
;       |pc_ex_inc:pc_ex_inc_i|                         ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_tb|cpu:cpu_i|pc_ex_inc:pc_ex_inc_i                                                                      ; pc_ex_inc             ; work         ;
;       |pc_inc:pc_inc_i|                               ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_tb|cpu:cpu_i|pc_inc:pc_inc_i                                                                            ; pc_inc                ; work         ;
;       |pc_mux:pc_mux_i|                               ; 123 (123)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_tb|cpu:cpu_i|pc_mux:pc_mux_i                                                                            ; pc_mux                ; work         ;
;       |pf_if_pipeline_reg:pf_if_pipeline_reg_i|       ; 3 (3)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |top_tb|cpu:cpu_i|pf_if_pipeline_reg:pf_if_pipeline_reg_i                                                    ; pf_if_pipeline_reg    ; work         ;
;       |register_file:register_file_i|                 ; 681 (681)           ; 992 (992)                 ; 0                 ; 0          ; 0    ; 0            ; |top_tb|cpu:cpu_i|register_file:register_file_i                                                              ; register_file         ; work         ;
;       |rs1_fwd_mux:rs1_fwd_mux_i|                     ; 64 (64)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_tb|cpu:cpu_i|rs1_fwd_mux:rs1_fwd_mux_i                                                                  ; rs1_fwd_mux           ; work         ;
;       |rs2_fwd_mux:rs2_fwd_mux_i|                     ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_tb|cpu:cpu_i|rs2_fwd_mux:rs2_fwd_mux_i                                                                  ; rs2_fwd_mux           ; work         ;
;       |rs2_mux:rs2_mux_i|                             ; 36 (36)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_tb|cpu:cpu_i|rs2_mux:rs2_mux_i                                                                          ; rs2_mux               ; work         ;
;       |sbpu:sbpu_i|                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_tb|cpu:cpu_i|sbpu:sbpu_i                                                                                ; sbpu                  ; work         ;
;       |store_data_fwd_mux:store_data_fwd_mux_i|       ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_tb|cpu:cpu_i|store_data_fwd_mux:store_data_fwd_mux_i                                                    ; store_data_fwd_mux    ; work         ;
;    |io:io_i|                                          ; 24 (0)              ; 516 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top_tb|io:io_i                                                                                              ; io                    ; work         ;
;       |button:button_i_1|                             ; 2 (2)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_tb|io:io_i|button:button_i_1                                                                            ; button                ; work         ;
;       |io_memory:io_memory_i|                         ; 22 (22)             ; 512 (512)                 ; 0                 ; 0          ; 0    ; 0            ; |top_tb|io:io_i|io_memory:io_memory_i                                                                        ; io_memory             ; work         ;
+-------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------+
; Name                                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                      ;
+-----------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------+
; cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|altsyncram:ram_rtl_0|altsyncram_4fn1:auto_generated|ALTSYNCRAM                  ; AUTO ; Simple Dual Port ; 1024         ; 2            ; 1024         ; 2            ; 2048  ; db/top_tb.ram0_gen_ram_aedbff4f.hdl.mif  ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|altsyncram:ram_rtl_0|altsyncram_idn1:auto_generated|ALTSYNCRAM             ; AUTO ; Simple Dual Port ; 1024         ; 20           ; 1024         ; 20           ; 20480 ; db/top_tb.ram0_gen_ram_a9ed17b3.hdl.mif  ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|altsyncram:ram_rtl_0|altsyncram_9fn1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; db/top_tb.ram0_gen_ram_a9ed1bf5.hdl.mif  ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits|altsyncram:ram_rtl_0|altsyncram_dgn1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; 1024         ; 1            ; 1024         ; 1            ; 1024  ; db/top_tb.ram0_gen_ram_aedbfcec.hdl.mif  ;
; cpu:cpu_i|gen_ram_be:gen_ram_be_i|altsyncram:ram[0][0][7]__1|altsyncram_09n1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None                                     ;
; cpu:cpu_i|gen_ram_be:gen_ram_be_i|altsyncram:ram[0][1][7]__2|altsyncram_09n1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None                                     ;
; cpu:cpu_i|gen_ram_be:gen_ram_be_i|altsyncram:ram[0][2][7]__3|altsyncram_09n1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None                                     ;
; cpu:cpu_i|gen_ram_be:gen_ram_be_i|altsyncram:ram[0][3][7]__4|altsyncram_09n1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None                                     ;
; cpu:cpu_i|gen_rom:gen_rom_i|altsyncram:altsyncram_component|altsyncram_f544:auto_generated|ALTSYNCRAM           ; AUTO ; Single Port      ; 1024         ; 32           ; --           ; --           ; 32768 ; /u/home/clab/st161569/Downloads/main.mif ;
+-----------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------------+


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 4           ;
; Sum of two 18x18                  ; 2           ;
; Total number of DSP blocks        ; 6           ;
;                                   ;             ;
; Fixed Point Signed Multiplier     ; 1           ;
; Fixed Point Unsigned Multiplier   ; 5           ;
; Fixed Point Mixed Sign Multiplier ; 2           ;
+-----------------------------------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------+
; State Machine - |top_tb|io:io_i|button:button_i_1|current_state                                        ;
+---------------------------+---------------------------+------------------------+-----------------------+
; Name                      ; current_state.HOLD_OFF_ST ; current_state.PULSE_ST ; current_state.IDLE_ST ;
+---------------------------+---------------------------+------------------------+-----------------------+
; current_state.IDLE_ST     ; 0                         ; 0                      ; 0                     ;
; current_state.PULSE_ST    ; 0                         ; 1                      ; 1                     ;
; current_state.HOLD_OFF_ST ; 1                         ; 0                      ; 1                     ;
+---------------------------+---------------------------+------------------------+-----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_tb|cpu:cpu_i|ex_mem_pipeline_reg:ex_mem_pipeline_reg_i|mem_mode_mem.data_width                                                   ;
+---------------------------------------+-----------------------------------+---------------------------------------+-----------------------------------+
; Name                                  ; mem_mode_mem.data_width.BYTE~reg0 ; mem_mode_mem.data_width.HALFWORD~reg0 ; mem_mode_mem.data_width.WORD~reg0 ;
+---------------------------------------+-----------------------------------+---------------------------------------+-----------------------------------+
; mem_mode_mem.data_width.WORD~reg0     ; 0                                 ; 0                                     ; 0                                 ;
; mem_mode_mem.data_width.HALFWORD~reg0 ; 0                                 ; 1                                     ; 1                                 ;
; mem_mode_mem.data_width.BYTE~reg0     ; 1                                 ; 0                                     ; 1                                 ;
+---------------------------------------+-----------------------------------+---------------------------------------+-----------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_tb|cpu:cpu_i|ex_mem_pipeline_reg:ex_mem_pipeline_reg_i|mem_mode_mem.memory_access                                                      ;
+---------------------------------------+--------------------------------------+---------------------------------------+--------------------------------------+
; Name                                  ; mem_mode_mem.memory_access.LOAD~reg0 ; mem_mode_mem.memory_access.STORE~reg0 ; mem_mode_mem.memory_access.IDLE~reg0 ;
+---------------------------------------+--------------------------------------+---------------------------------------+--------------------------------------+
; mem_mode_mem.memory_access.IDLE~reg0  ; 0                                    ; 0                                     ; 0                                    ;
; mem_mode_mem.memory_access.STORE~reg0 ; 0                                    ; 1                                     ; 1                                    ;
; mem_mode_mem.memory_access.LOAD~reg0  ; 1                                    ; 0                                     ; 1                                    ;
+---------------------------------------+--------------------------------------+---------------------------------------+--------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_tb|cpu:cpu_i|divider:divider_i|radix4_srt_divider:divider_i|state                                                                ;
+------------------------+------------------------+----------------------+-----------------------+--------------+-------------+------------+------------+
; Name                   ; state.result_available ; state.finished_error ; state.finished_normal ; state.divide ; state.norm2 ; state.norm ; state.init ;
+------------------------+------------------------+----------------------+-----------------------+--------------+-------------+------------+------------+
; state.init             ; 0                      ; 0                    ; 0                     ; 0            ; 0           ; 0          ; 0          ;
; state.norm             ; 0                      ; 0                    ; 0                     ; 0            ; 0           ; 1          ; 1          ;
; state.norm2            ; 0                      ; 0                    ; 0                     ; 0            ; 1           ; 0          ; 1          ;
; state.divide           ; 0                      ; 0                    ; 0                     ; 1            ; 0           ; 0          ; 1          ;
; state.finished_normal  ; 0                      ; 0                    ; 1                     ; 0            ; 0           ; 0          ; 1          ;
; state.finished_error   ; 0                      ; 1                    ; 0                     ; 0            ; 0           ; 0          ; 1          ;
; state.result_available ; 1                      ; 0                    ; 0                     ; 0            ; 0           ; 0          ; 1          ;
+------------------------+------------------------+----------------------+-----------------------+--------------+-------------+------------+------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_tb|cpu:cpu_i|dc_ex_pipeline_reg:dc_ex_pipeline_reg_i|dbpu_mode_ex                                                                                                                                                                                                                                                     ;
+---------------------------------------------+---------------------------------------------+--------------------------------------+------------------------------------+-----------------------------+-----------------------------+-------------------------+------------------------+-----------------------+-----------------------------+
; Name                                        ; dbpu_mode_ex.GREATER_OR_EQUAL_UNSIGNED~reg0 ; dbpu_mode_ex.LESS_THAN_UNSIGNED~reg0 ; dbpu_mode_ex.GREATER_OR_EQUAL~reg0 ; dbpu_mode_ex.LESS_THAN~reg0 ; dbpu_mode_ex.NOT_EQUAL~reg0 ; dbpu_mode_ex.EQUAL~reg0 ; dbpu_mode_ex.JALR~reg0 ; dbpu_mode_ex.JAL~reg0 ; dbpu_mode_ex.NO_BRANCH~reg0 ;
+---------------------------------------------+---------------------------------------------+--------------------------------------+------------------------------------+-----------------------------+-----------------------------+-------------------------+------------------------+-----------------------+-----------------------------+
; dbpu_mode_ex.NO_BRANCH~reg0                 ; 0                                           ; 0                                    ; 0                                  ; 0                           ; 0                           ; 0                       ; 0                      ; 0                     ; 0                           ;
; dbpu_mode_ex.JAL~reg0                       ; 0                                           ; 0                                    ; 0                                  ; 0                           ; 0                           ; 0                       ; 0                      ; 1                     ; 1                           ;
; dbpu_mode_ex.JALR~reg0                      ; 0                                           ; 0                                    ; 0                                  ; 0                           ; 0                           ; 0                       ; 1                      ; 0                     ; 1                           ;
; dbpu_mode_ex.EQUAL~reg0                     ; 0                                           ; 0                                    ; 0                                  ; 0                           ; 0                           ; 1                       ; 0                      ; 0                     ; 1                           ;
; dbpu_mode_ex.NOT_EQUAL~reg0                 ; 0                                           ; 0                                    ; 0                                  ; 0                           ; 1                           ; 0                       ; 0                      ; 0                     ; 1                           ;
; dbpu_mode_ex.LESS_THAN~reg0                 ; 0                                           ; 0                                    ; 0                                  ; 1                           ; 0                           ; 0                       ; 0                      ; 0                     ; 1                           ;
; dbpu_mode_ex.GREATER_OR_EQUAL~reg0          ; 0                                           ; 0                                    ; 1                                  ; 0                           ; 0                           ; 0                       ; 0                      ; 0                     ; 1                           ;
; dbpu_mode_ex.LESS_THAN_UNSIGNED~reg0        ; 0                                           ; 1                                    ; 0                                  ; 0                           ; 0                           ; 0                       ; 0                      ; 0                     ; 1                           ;
; dbpu_mode_ex.GREATER_OR_EQUAL_UNSIGNED~reg0 ; 1                                           ; 0                                    ; 0                                  ; 0                           ; 0                           ; 0                       ; 0                      ; 0                     ; 1                           ;
+---------------------------------------------+---------------------------------------------+--------------------------------------+------------------------------------+-----------------------------+-----------------------------+-------------------------+------------------------+-----------------------+-----------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_tb|cpu:cpu_i|dc_ex_pipeline_reg:dc_ex_pipeline_reg_i|fwd_rs2_ex                               ;
+-------------------------------+-------------------------+--------------------------+-------------------------------+
; Name                          ; fwd_rs2_ex.FROM_WB~reg0 ; fwd_rs2_ex.FROM_MEM~reg0 ; fwd_rs2_ex.NO_FORWARDING~reg0 ;
+-------------------------------+-------------------------+--------------------------+-------------------------------+
; fwd_rs2_ex.NO_FORWARDING~reg0 ; 0                       ; 0                        ; 0                             ;
; fwd_rs2_ex.FROM_MEM~reg0      ; 0                       ; 1                        ; 1                             ;
; fwd_rs2_ex.FROM_WB~reg0       ; 1                       ; 0                        ; 1                             ;
+-------------------------------+-------------------------+--------------------------+-------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_tb|cpu:cpu_i|dc_ex_pipeline_reg:dc_ex_pipeline_reg_i|fwd_rs1_ex                               ;
+-------------------------------+-------------------------+--------------------------+-------------------------------+
; Name                          ; fwd_rs1_ex.FROM_WB~reg0 ; fwd_rs1_ex.FROM_MEM~reg0 ; fwd_rs1_ex.NO_FORWARDING~reg0 ;
+-------------------------------+-------------------------+--------------------------+-------------------------------+
; fwd_rs1_ex.NO_FORWARDING~reg0 ; 0                       ; 0                        ; 0                             ;
; fwd_rs1_ex.FROM_MEM~reg0      ; 0                       ; 1                        ; 1                             ;
; fwd_rs1_ex.FROM_WB~reg0       ; 1                       ; 0                        ; 1                             ;
+-------------------------------+-------------------------+--------------------------+-------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_tb|cpu:cpu_i|dc_ex_pipeline_reg:dc_ex_pipeline_reg_i|mem_mode_ex.data_width                                                  ;
+--------------------------------------+----------------------------------+--------------------------------------+----------------------------------+
; Name                                 ; mem_mode_ex.data_width.BYTE~reg0 ; mem_mode_ex.data_width.HALFWORD~reg0 ; mem_mode_ex.data_width.WORD~reg0 ;
+--------------------------------------+----------------------------------+--------------------------------------+----------------------------------+
; mem_mode_ex.data_width.WORD~reg0     ; 0                                ; 0                                    ; 0                                ;
; mem_mode_ex.data_width.HALFWORD~reg0 ; 0                                ; 1                                    ; 1                                ;
; mem_mode_ex.data_width.BYTE~reg0     ; 1                                ; 0                                    ; 1                                ;
+--------------------------------------+----------------------------------+--------------------------------------+----------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_tb|cpu:cpu_i|dc_ex_pipeline_reg:dc_ex_pipeline_reg_i|mem_mode_ex.memory_access                                                     ;
+--------------------------------------+-------------------------------------+--------------------------------------+-------------------------------------+
; Name                                 ; mem_mode_ex.memory_access.LOAD~reg0 ; mem_mode_ex.memory_access.STORE~reg0 ; mem_mode_ex.memory_access.IDLE~reg0 ;
+--------------------------------------+-------------------------------------+--------------------------------------+-------------------------------------+
; mem_mode_ex.memory_access.IDLE~reg0  ; 0                                   ; 0                                    ; 0                                   ;
; mem_mode_ex.memory_access.STORE~reg0 ; 0                                   ; 1                                    ; 1                                   ;
; mem_mode_ex.memory_access.LOAD~reg0  ; 1                                   ; 0                                    ; 1                                   ;
+--------------------------------------+-------------------------------------+--------------------------------------+-------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_tb|cpu:cpu_i|dc_ex_pipeline_reg:dc_ex_pipeline_reg_i|alu_mode_ex                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------+----------------------------+---------------------------+----------------------------+---------------------------+-----------------------------+------------------------------+----------------------------+---------------------------+---------------------------+--------------------------+---------------------------+---------------------------+---------------------------+----------------------------+---------------------------+---------------------------+---------------------------+---------------------------+
; Name                         ; alu_mode_ex.REMU_MODE~reg0 ; alu_mode_ex.REM_MODE~reg0 ; alu_mode_ex.DIVU_MODE~reg0 ; alu_mode_ex.DIV_MODE~reg0 ; alu_mode_ex.MULHU_MODE~reg0 ; alu_mode_ex.MULHSU_MODE~reg0 ; alu_mode_ex.MULH_MODE~reg0 ; alu_mode_ex.MUL_MODE~reg0 ; alu_mode_ex.AND_MODE~reg0 ; alu_mode_ex.OR_MODE~reg0 ; alu_mode_ex.SRA_MODE~reg0 ; alu_mode_ex.SRL_MODE~reg0 ; alu_mode_ex.XOR_MODE~reg0 ; alu_mode_ex.SLTU_MODE~reg0 ; alu_mode_ex.SLT_MODE~reg0 ; alu_mode_ex.SLL_MODE~reg0 ; alu_mode_ex.SUB_MODE~reg0 ; alu_mode_ex.ADD_MODE~reg0 ;
+------------------------------+----------------------------+---------------------------+----------------------------+---------------------------+-----------------------------+------------------------------+----------------------------+---------------------------+---------------------------+--------------------------+---------------------------+---------------------------+---------------------------+----------------------------+---------------------------+---------------------------+---------------------------+---------------------------+
; alu_mode_ex.ADD_MODE~reg0    ; 0                          ; 0                         ; 0                          ; 0                         ; 0                           ; 0                            ; 0                          ; 0                         ; 0                         ; 0                        ; 0                         ; 0                         ; 0                         ; 0                          ; 0                         ; 0                         ; 0                         ; 0                         ;
; alu_mode_ex.SUB_MODE~reg0    ; 0                          ; 0                         ; 0                          ; 0                         ; 0                           ; 0                            ; 0                          ; 0                         ; 0                         ; 0                        ; 0                         ; 0                         ; 0                         ; 0                          ; 0                         ; 0                         ; 1                         ; 1                         ;
; alu_mode_ex.SLL_MODE~reg0    ; 0                          ; 0                         ; 0                          ; 0                         ; 0                           ; 0                            ; 0                          ; 0                         ; 0                         ; 0                        ; 0                         ; 0                         ; 0                         ; 0                          ; 0                         ; 1                         ; 0                         ; 1                         ;
; alu_mode_ex.SLT_MODE~reg0    ; 0                          ; 0                         ; 0                          ; 0                         ; 0                           ; 0                            ; 0                          ; 0                         ; 0                         ; 0                        ; 0                         ; 0                         ; 0                         ; 0                          ; 1                         ; 0                         ; 0                         ; 1                         ;
; alu_mode_ex.SLTU_MODE~reg0   ; 0                          ; 0                         ; 0                          ; 0                         ; 0                           ; 0                            ; 0                          ; 0                         ; 0                         ; 0                        ; 0                         ; 0                         ; 0                         ; 1                          ; 0                         ; 0                         ; 0                         ; 1                         ;
; alu_mode_ex.XOR_MODE~reg0    ; 0                          ; 0                         ; 0                          ; 0                         ; 0                           ; 0                            ; 0                          ; 0                         ; 0                         ; 0                        ; 0                         ; 0                         ; 1                         ; 0                          ; 0                         ; 0                         ; 0                         ; 1                         ;
; alu_mode_ex.SRL_MODE~reg0    ; 0                          ; 0                         ; 0                          ; 0                         ; 0                           ; 0                            ; 0                          ; 0                         ; 0                         ; 0                        ; 0                         ; 1                         ; 0                         ; 0                          ; 0                         ; 0                         ; 0                         ; 1                         ;
; alu_mode_ex.SRA_MODE~reg0    ; 0                          ; 0                         ; 0                          ; 0                         ; 0                           ; 0                            ; 0                          ; 0                         ; 0                         ; 0                        ; 1                         ; 0                         ; 0                         ; 0                          ; 0                         ; 0                         ; 0                         ; 1                         ;
; alu_mode_ex.OR_MODE~reg0     ; 0                          ; 0                         ; 0                          ; 0                         ; 0                           ; 0                            ; 0                          ; 0                         ; 0                         ; 1                        ; 0                         ; 0                         ; 0                         ; 0                          ; 0                         ; 0                         ; 0                         ; 1                         ;
; alu_mode_ex.AND_MODE~reg0    ; 0                          ; 0                         ; 0                          ; 0                         ; 0                           ; 0                            ; 0                          ; 0                         ; 1                         ; 0                        ; 0                         ; 0                         ; 0                         ; 0                          ; 0                         ; 0                         ; 0                         ; 1                         ;
; alu_mode_ex.MUL_MODE~reg0    ; 0                          ; 0                         ; 0                          ; 0                         ; 0                           ; 0                            ; 0                          ; 1                         ; 0                         ; 0                        ; 0                         ; 0                         ; 0                         ; 0                          ; 0                         ; 0                         ; 0                         ; 1                         ;
; alu_mode_ex.MULH_MODE~reg0   ; 0                          ; 0                         ; 0                          ; 0                         ; 0                           ; 0                            ; 1                          ; 0                         ; 0                         ; 0                        ; 0                         ; 0                         ; 0                         ; 0                          ; 0                         ; 0                         ; 0                         ; 1                         ;
; alu_mode_ex.MULHSU_MODE~reg0 ; 0                          ; 0                         ; 0                          ; 0                         ; 0                           ; 1                            ; 0                          ; 0                         ; 0                         ; 0                        ; 0                         ; 0                         ; 0                         ; 0                          ; 0                         ; 0                         ; 0                         ; 1                         ;
; alu_mode_ex.MULHU_MODE~reg0  ; 0                          ; 0                         ; 0                          ; 0                         ; 1                           ; 0                            ; 0                          ; 0                         ; 0                         ; 0                        ; 0                         ; 0                         ; 0                         ; 0                          ; 0                         ; 0                         ; 0                         ; 1                         ;
; alu_mode_ex.DIV_MODE~reg0    ; 0                          ; 0                         ; 0                          ; 1                         ; 0                           ; 0                            ; 0                          ; 0                         ; 0                         ; 0                        ; 0                         ; 0                         ; 0                         ; 0                          ; 0                         ; 0                         ; 0                         ; 1                         ;
; alu_mode_ex.DIVU_MODE~reg0   ; 0                          ; 0                         ; 1                          ; 0                         ; 0                           ; 0                            ; 0                          ; 0                         ; 0                         ; 0                        ; 0                         ; 0                         ; 0                         ; 0                          ; 0                         ; 0                         ; 0                         ; 1                         ;
; alu_mode_ex.REM_MODE~reg0    ; 0                          ; 1                         ; 0                          ; 0                         ; 0                           ; 0                            ; 0                          ; 0                         ; 0                         ; 0                        ; 0                         ; 0                         ; 0                         ; 0                          ; 0                         ; 0                         ; 0                         ; 1                         ;
; alu_mode_ex.REMU_MODE~reg0   ; 1                          ; 0                         ; 0                          ; 0                         ; 0                           ; 0                            ; 0                          ; 0                         ; 0                         ; 0                        ; 0                         ; 0                         ; 0                         ; 0                          ; 0                         ; 0                         ; 0                         ; 1                         ;
+------------------------------+----------------------------+---------------------------+----------------------------+---------------------------+-----------------------------+------------------------------+----------------------------+---------------------------+---------------------------+--------------------------+---------------------------+---------------------------+---------------------------+----------------------------+---------------------------+---------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                               ;
+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+
; Register name                                                                            ; Reason for Removal                                                    ;
+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+
; cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__1__7__bypass[1]                                 ; Merged with cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__0__7__bypass[1]  ;
; cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__2__7__bypass[1]                                 ; Merged with cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__0__7__bypass[1]  ;
; cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__3__7__bypass[1]                                 ; Merged with cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__0__7__bypass[1]  ;
; cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__1__7__bypass[2]                                 ; Merged with cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__0__7__bypass[2]  ;
; cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__2__7__bypass[2]                                 ; Merged with cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__0__7__bypass[2]  ;
; cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__3__7__bypass[2]                                 ; Merged with cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__0__7__bypass[2]  ;
; cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__1__7__bypass[3]                                 ; Merged with cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__0__7__bypass[3]  ;
; cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__2__7__bypass[3]                                 ; Merged with cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__0__7__bypass[3]  ;
; cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__3__7__bypass[3]                                 ; Merged with cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__0__7__bypass[3]  ;
; cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__1__7__bypass[4]                                 ; Merged with cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__0__7__bypass[4]  ;
; cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__2__7__bypass[4]                                 ; Merged with cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__0__7__bypass[4]  ;
; cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__3__7__bypass[4]                                 ; Merged with cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__0__7__bypass[4]  ;
; cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__1__7__bypass[5]                                 ; Merged with cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__0__7__bypass[5]  ;
; cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__2__7__bypass[5]                                 ; Merged with cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__0__7__bypass[5]  ;
; cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__3__7__bypass[5]                                 ; Merged with cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__0__7__bypass[5]  ;
; cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__1__7__bypass[6]                                 ; Merged with cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__0__7__bypass[6]  ;
; cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__2__7__bypass[6]                                 ; Merged with cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__0__7__bypass[6]  ;
; cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__3__7__bypass[6]                                 ; Merged with cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__0__7__bypass[6]  ;
; cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__1__7__bypass[7]                                 ; Merged with cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__0__7__bypass[7]  ;
; cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__2__7__bypass[7]                                 ; Merged with cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__0__7__bypass[7]  ;
; cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__3__7__bypass[7]                                 ; Merged with cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__0__7__bypass[7]  ;
; cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__1__7__bypass[8]                                 ; Merged with cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__0__7__bypass[8]  ;
; cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__2__7__bypass[8]                                 ; Merged with cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__0__7__bypass[8]  ;
; cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__3__7__bypass[8]                                 ; Merged with cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__0__7__bypass[8]  ;
; cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__1__7__bypass[9]                                 ; Merged with cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__0__7__bypass[9]  ;
; cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__2__7__bypass[9]                                 ; Merged with cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__0__7__bypass[9]  ;
; cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__3__7__bypass[9]                                 ; Merged with cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__0__7__bypass[9]  ;
; cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__1__7__bypass[10]                                ; Merged with cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__0__7__bypass[10] ;
; cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__2__7__bypass[10]                                ; Merged with cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__0__7__bypass[10] ;
; cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__3__7__bypass[10]                                ; Merged with cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__0__7__bypass[10] ;
; cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__1__7__bypass[11]                                ; Merged with cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__0__7__bypass[11] ;
; cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__2__7__bypass[11]                                ; Merged with cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__0__7__bypass[11] ;
; cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__3__7__bypass[11]                                ; Merged with cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__0__7__bypass[11] ;
; cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__1__7__bypass[12]                                ; Merged with cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__0__7__bypass[12] ;
; cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__2__7__bypass[12]                                ; Merged with cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__0__7__bypass[12] ;
; cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__3__7__bypass[12]                                ; Merged with cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__0__7__bypass[12] ;
; cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__1__7__bypass[13]                                ; Merged with cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__0__7__bypass[13] ;
; cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__2__7__bypass[13]                                ; Merged with cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__0__7__bypass[13] ;
; cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__3__7__bypass[13]                                ; Merged with cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__0__7__bypass[13] ;
; cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__1__7__bypass[14]                                ; Merged with cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__0__7__bypass[14] ;
; cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__2__7__bypass[14]                                ; Merged with cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__0__7__bypass[14] ;
; cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__3__7__bypass[14]                                ; Merged with cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__0__7__bypass[14] ;
; cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__1__7__bypass[15]                                ; Merged with cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__0__7__bypass[15] ;
; cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__2__7__bypass[15]                                ; Merged with cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__0__7__bypass[15] ;
; cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__3__7__bypass[15]                                ; Merged with cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__0__7__bypass[15] ;
; cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__1__7__bypass[16]                                ; Merged with cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__0__7__bypass[16] ;
; cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__2__7__bypass[16]                                ; Merged with cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__0__7__bypass[16] ;
; cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__3__7__bypass[16]                                ; Merged with cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__0__7__bypass[16] ;
; cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__1__7__bypass[17]                                ; Merged with cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__0__7__bypass[17] ;
; cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__2__7__bypass[17]                                ; Merged with cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__0__7__bypass[17] ;
; cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__3__7__bypass[17]                                ; Merged with cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__0__7__bypass[17] ;
; cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__1__7__bypass[18]                                ; Merged with cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__0__7__bypass[18] ;
; cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__2__7__bypass[18]                                ; Merged with cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__0__7__bypass[18] ;
; cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__3__7__bypass[18]                                ; Merged with cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__0__7__bypass[18] ;
; cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__1__7__bypass[19]                                ; Merged with cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__0__7__bypass[19] ;
; cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__2__7__bypass[19]                                ; Merged with cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__0__7__bypass[19] ;
; cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__3__7__bypass[19]                                ; Merged with cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__0__7__bypass[19] ;
; cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__1__7__bypass[20]                                ; Merged with cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__0__7__bypass[20] ;
; cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__2__7__bypass[20]                                ; Merged with cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__0__7__bypass[20] ;
; cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__3__7__bypass[20]                                ; Merged with cpu:cpu_i|gen_ram_be:gen_ram_be_i|ram_0__0__7__bypass[20] ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|raddr_reg[0]                                        ; Merged with cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|raddr_reg[0]              ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|raddr_reg[0]                            ; Merged with cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|raddr_reg[0]              ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits|raddr_reg[0]                                  ; Merged with cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|raddr_reg[0]              ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|raddr_reg[1]                                        ; Merged with cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|raddr_reg[1]              ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|raddr_reg[1]                            ; Merged with cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|raddr_reg[1]              ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits|raddr_reg[1]                                  ; Merged with cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|raddr_reg[1]              ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|raddr_reg[2]                                        ; Merged with cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|raddr_reg[2]              ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|raddr_reg[2]                            ; Merged with cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|raddr_reg[2]              ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits|raddr_reg[2]                                  ; Merged with cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|raddr_reg[2]              ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|raddr_reg[3]                                        ; Merged with cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|raddr_reg[3]              ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|raddr_reg[3]                            ; Merged with cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|raddr_reg[3]              ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits|raddr_reg[3]                                  ; Merged with cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|raddr_reg[3]              ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|raddr_reg[4]                                        ; Merged with cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|raddr_reg[4]              ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|raddr_reg[4]                            ; Merged with cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|raddr_reg[4]              ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits|raddr_reg[4]                                  ; Merged with cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|raddr_reg[4]              ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|raddr_reg[5]                                        ; Merged with cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|raddr_reg[5]              ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|raddr_reg[5]                            ; Merged with cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|raddr_reg[5]              ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits|raddr_reg[5]                                  ; Merged with cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|raddr_reg[5]              ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|raddr_reg[6]                                        ; Merged with cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|raddr_reg[6]              ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|raddr_reg[6]                            ; Merged with cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|raddr_reg[6]              ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits|raddr_reg[6]                                  ; Merged with cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|raddr_reg[6]              ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|raddr_reg[7]                                        ; Merged with cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|raddr_reg[7]              ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|raddr_reg[7]                            ; Merged with cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|raddr_reg[7]              ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits|raddr_reg[7]                                  ; Merged with cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|raddr_reg[7]              ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|raddr_reg[8]                                        ; Merged with cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|raddr_reg[8]              ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|raddr_reg[8]                            ; Merged with cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|raddr_reg[8]              ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits|raddr_reg[8]                                  ; Merged with cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|raddr_reg[8]              ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|raddr_reg[9]                                        ; Merged with cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|raddr_reg[9]              ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|raddr_reg[9]                            ; Merged with cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|raddr_reg[9]              ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits|raddr_reg[9]                                  ; Merged with cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|raddr_reg[9]              ;
; cpu:cpu_i|divider:divider_i|radix4_srt_divider:divider_i|remainder_r[0]                  ; Stuck at GND due to stuck port data_in                                ;
; io:io_i|button:button_i_1|current_state.HOLD_OFF_ST                                      ; Lost fanout                                                           ;
; cpu:cpu_i|ex_mem_pipeline_reg:ex_mem_pipeline_reg_i|mem_mode_mem.memory_access.IDLE~reg0 ; Lost fanout                                                           ;
; cpu:cpu_i|dc_ex_pipeline_reg:dc_ex_pipeline_reg_i|fwd_rs2_ex.NO_FORWARDING~reg0          ; Lost fanout                                                           ;
; cpu:cpu_i|dc_ex_pipeline_reg:dc_ex_pipeline_reg_i|fwd_rs1_ex.NO_FORWARDING~reg0          ; Lost fanout                                                           ;
; cpu:cpu_i|dc_ex_pipeline_reg:dc_ex_pipeline_reg_i|mem_mode_ex.memory_access.IDLE~reg0    ; Lost fanout                                                           ;
; cpu:cpu_i|dc_ex_pipeline_reg:dc_ex_pipeline_reg_i|alu_mode_ex.DIV_MODE~reg0              ; Lost fanout                                                           ;
; cpu:cpu_i|dc_ex_pipeline_reg:dc_ex_pipeline_reg_i|alu_mode_ex.DIVU_MODE~reg0             ; Lost fanout                                                           ;
; cpu:cpu_i|dc_ex_pipeline_reg:dc_ex_pipeline_reg_i|alu_mode_ex.REM_MODE~reg0              ; Lost fanout                                                           ;
; cpu:cpu_i|dc_ex_pipeline_reg:dc_ex_pipeline_reg_i|alu_mode_ex.REMU_MODE~reg0             ; Lost fanout                                                           ;
; Total Number of Removed Registers = 100                                                  ;                                                                       ;
+------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2462  ;
; Number of registers using Synchronous Clear  ; 530   ;
; Number of registers using Synchronous Load   ; 233   ;
; Number of registers using Asynchronous Clear ; 2210  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2043  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------+
; Inverted Register Statistics                                                    ;
+-----------------------------------------------------------------------+---------+
; Inverted Register                                                     ; Fan out ;
+-----------------------------------------------------------------------+---------+
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[26] ; 1       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[60]             ; 1       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[40]             ; 1       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[42]             ; 1       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[32]             ; 1       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[34]             ; 1       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[36]             ; 1       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[38]             ; 1       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[22]             ; 1       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[24]             ; 1       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[26]             ; 1       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[28]             ; 1       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[30]             ; 1       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits|ram_rtl_0_bypass[22]       ; 1       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[52]             ; 1       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[54]             ; 1       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[56]             ; 1       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[58]             ; 1       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[44]             ; 1       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[46]             ; 1       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[48]             ; 1       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[50]             ; 1       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[28] ; 1       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[30] ; 1       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[32] ; 1       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[34] ; 1       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[36] ; 1       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[38] ; 1       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[40] ; 1       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[42] ; 1       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[44] ; 1       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[46] ; 1       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[48] ; 1       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[50] ; 1       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[52] ; 1       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[54] ; 1       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[80] ; 1       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[82] ; 1       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[84] ; 1       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[68] ; 1       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[70] ; 1       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[72] ; 1       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[74] ; 1       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[76] ; 1       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[78] ; 1       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[22] ; 1       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[24] ; 1       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[56] ; 1       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[58] ; 1       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[60] ; 1       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[62] ; 1       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[64] ; 1       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[66] ; 1       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|ram_rtl_0_bypass[24]                  ; 1       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|ram_rtl_0_bypass[22]                  ; 1       ;
; Total number of inverted registers = 55                               ;         ;
+-----------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                         ;
+-----------------------------------------------------------------------+------------------------------------------------------------+
; Register Name                                                         ; RAM Name                                                   ;
+-----------------------------------------------------------------------+------------------------------------------------------------+
; cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|ram_rtl_0_bypass[0]                   ; cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|ram_rtl_0                  ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|ram_rtl_0_bypass[1]                   ; cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|ram_rtl_0                  ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|ram_rtl_0_bypass[2]                   ; cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|ram_rtl_0                  ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|ram_rtl_0_bypass[3]                   ; cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|ram_rtl_0                  ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|ram_rtl_0_bypass[4]                   ; cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|ram_rtl_0                  ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|ram_rtl_0_bypass[5]                   ; cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|ram_rtl_0                  ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|ram_rtl_0_bypass[6]                   ; cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|ram_rtl_0                  ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|ram_rtl_0_bypass[7]                   ; cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|ram_rtl_0                  ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|ram_rtl_0_bypass[8]                   ; cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|ram_rtl_0                  ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|ram_rtl_0_bypass[9]                   ; cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|ram_rtl_0                  ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|ram_rtl_0_bypass[10]                  ; cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|ram_rtl_0                  ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|ram_rtl_0_bypass[11]                  ; cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|ram_rtl_0                  ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|ram_rtl_0_bypass[12]                  ; cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|ram_rtl_0                  ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|ram_rtl_0_bypass[13]                  ; cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|ram_rtl_0                  ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|ram_rtl_0_bypass[14]                  ; cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|ram_rtl_0                  ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|ram_rtl_0_bypass[15]                  ; cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|ram_rtl_0                  ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|ram_rtl_0_bypass[16]                  ; cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|ram_rtl_0                  ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|ram_rtl_0_bypass[17]                  ; cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|ram_rtl_0                  ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|ram_rtl_0_bypass[18]                  ; cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|ram_rtl_0                  ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|ram_rtl_0_bypass[19]                  ; cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|ram_rtl_0                  ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|ram_rtl_0_bypass[20]                  ; cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|ram_rtl_0                  ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|ram_rtl_0_bypass[21]                  ; cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|ram_rtl_0                  ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|ram_rtl_0_bypass[22]                  ; cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|ram_rtl_0                  ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|ram_rtl_0_bypass[23]                  ; cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|ram_rtl_0                  ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|ram_rtl_0_bypass[24]                  ; cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|ram_rtl_0                  ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[0]  ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[1]  ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[2]  ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[3]  ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[4]  ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[5]  ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[6]  ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[7]  ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[8]  ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[9]  ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[10] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[11] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[12] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[13] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[14] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[15] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[16] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[17] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[18] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[19] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[20] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[21] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[22] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[23] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[24] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[25] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[26] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[27] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[28] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[29] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[30] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[31] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[32] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[33] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[34] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[35] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[36] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[37] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[38] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[39] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[40] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[41] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[42] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[43] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[44] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[45] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[46] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[47] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[48] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[49] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[50] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[51] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[52] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[53] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[54] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[55] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[56] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[57] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[58] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[59] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[60] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[61] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[62] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[63] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[64] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[65] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[66] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[67] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[68] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[69] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[70] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[71] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[72] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[73] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[74] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[75] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[76] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[77] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[78] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[79] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[80] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[81] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[82] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[83] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0_bypass[84] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0 ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[0]              ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0             ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[1]              ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0             ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[2]              ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0             ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[3]              ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0             ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[4]              ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0             ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[5]              ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0             ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[6]              ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0             ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[7]              ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0             ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[8]              ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0             ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[9]              ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0             ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[10]             ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0             ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[11]             ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0             ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[12]             ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0             ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[13]             ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0             ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[14]             ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0             ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[15]             ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0             ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[16]             ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0             ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[17]             ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0             ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[18]             ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0             ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[19]             ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0             ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[20]             ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0             ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[21]             ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0             ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[22]             ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0             ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[23]             ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0             ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[24]             ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0             ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[25]             ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0             ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[26]             ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0             ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[27]             ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0             ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[28]             ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0             ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[29]             ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0             ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[30]             ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0             ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[31]             ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0             ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[32]             ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0             ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[33]             ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0             ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[34]             ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0             ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[35]             ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0             ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[36]             ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0             ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[37]             ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0             ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[38]             ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0             ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[39]             ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0             ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[40]             ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0             ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[41]             ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0             ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[42]             ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0             ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[43]             ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0             ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[44]             ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0             ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[45]             ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0             ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[46]             ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0             ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[47]             ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0             ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[48]             ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0             ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[49]             ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0             ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[50]             ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0             ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[51]             ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0             ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[52]             ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0             ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[53]             ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0             ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[54]             ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0             ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[55]             ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0             ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[56]             ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0             ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[57]             ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0             ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[58]             ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0             ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[59]             ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0             ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0_bypass[60]             ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0             ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits|ram_rtl_0_bypass[0]        ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits|ram_rtl_0       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits|ram_rtl_0_bypass[1]        ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits|ram_rtl_0       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits|ram_rtl_0_bypass[2]        ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits|ram_rtl_0       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits|ram_rtl_0_bypass[3]        ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits|ram_rtl_0       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits|ram_rtl_0_bypass[4]        ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits|ram_rtl_0       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits|ram_rtl_0_bypass[5]        ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits|ram_rtl_0       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits|ram_rtl_0_bypass[6]        ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits|ram_rtl_0       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits|ram_rtl_0_bypass[7]        ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits|ram_rtl_0       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits|ram_rtl_0_bypass[8]        ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits|ram_rtl_0       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits|ram_rtl_0_bypass[9]        ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits|ram_rtl_0       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits|ram_rtl_0_bypass[10]       ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits|ram_rtl_0       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits|ram_rtl_0_bypass[11]       ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits|ram_rtl_0       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits|ram_rtl_0_bypass[12]       ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits|ram_rtl_0       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits|ram_rtl_0_bypass[13]       ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits|ram_rtl_0       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits|ram_rtl_0_bypass[14]       ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits|ram_rtl_0       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits|ram_rtl_0_bypass[15]       ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits|ram_rtl_0       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits|ram_rtl_0_bypass[16]       ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits|ram_rtl_0       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits|ram_rtl_0_bypass[17]       ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits|ram_rtl_0       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits|ram_rtl_0_bypass[18]       ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits|ram_rtl_0       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits|ram_rtl_0_bypass[19]       ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits|ram_rtl_0       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits|ram_rtl_0_bypass[20]       ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits|ram_rtl_0       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits|ram_rtl_0_bypass[21]       ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits|ram_rtl_0       ;
; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits|ram_rtl_0_bypass[22]       ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits|ram_rtl_0       ;
+-----------------------------------------------------------------------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                  ;
+-------------------------------------------------+------------------------------------------------------+------+
; Register Name                                   ; Megafunction                                         ; Type ;
+-------------------------------------------------+------------------------------------------------------+------+
; cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|raddr_reg[0..9] ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits|ram_rtl_0 ; RAM  ;
+-------------------------------------------------+------------------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top_tb|cpu:cpu_i|dc_ex_pipeline_reg:dc_ex_pipeline_reg_i|divider_control_ex.is_signed ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |top_tb|io:io_i|io_memory:io_memory_i|io_memory[3][14]                                 ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |top_tb|io:io_i|io_memory:io_memory_i|io_memory[2][13]                                 ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |top_tb|io:io_i|io_memory:io_memory_i|io_memory[1][4]                                  ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |top_tb|io:io_i|io_memory:io_memory_i|io_memory[0][30]                                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top_tb|cpu:cpu_i|divider:divider_i|radix4_srt_divider:divider_i|iteration[2]          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |top_tb|cpu:cpu_i|pf_if_pipeline_reg:pf_if_pipeline_reg_i|pc_pre_if[1]                 ;
; 6:1                ; 20 bits   ; 80 LEs        ; 60 LEs               ; 20 LEs                 ; Yes        ; |top_tb|cpu:cpu_i|pf_if_pipeline_reg:pf_if_pipeline_reg_i|pc_pre_if[20]                ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_tb|cpu:cpu_i|dc_ex_pipeline_reg:dc_ex_pipeline_reg_i|rd_addr_ex[3]                ;
; 33:1               ; 32 bits   ; 704 LEs       ; 640 LEs              ; 64 LEs                 ; Yes        ; |top_tb|cpu:cpu_i|dc_ex_pipeline_reg:dc_ex_pipeline_reg_i|rs2_ex[23]                   ;
; 6:1                ; 31 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; Yes        ; |top_tb|cpu:cpu_i|divider:divider_i|radix4_srt_divider:divider_i|remainder_r[25]       ;
; 33:1               ; 32 bits   ; 704 LEs       ; 640 LEs              ; 64 LEs                 ; Yes        ; |top_tb|cpu:cpu_i|dc_ex_pipeline_reg:dc_ex_pipeline_reg_i|rs1_ex[17]                   ;
; 9:1                ; 32 bits   ; 192 LEs       ; 64 LEs               ; 128 LEs                ; Yes        ; |top_tb|cpu:cpu_i|divider:divider_i|radix4_srt_divider:divider_i|remainder[8]          ;
; 12:1               ; 31 bits   ; 248 LEs       ; 124 LEs              ; 124 LEs                ; Yes        ; |top_tb|cpu:cpu_i|divider:divider_i|radix4_srt_divider:divider_i|remainder_r[64]       ;
; 10:1               ; 31 bits   ; 186 LEs       ; 124 LEs              ; 62 LEs                 ; Yes        ; |top_tb|cpu:cpu_i|divider:divider_i|radix4_srt_divider:divider_i|quotient[10]          ;
; 13:1               ; 12 bits   ; 96 LEs        ; 60 LEs               ; 36 LEs                 ; Yes        ; |top_tb|cpu:cpu_i|divider:divider_i|radix4_srt_divider:divider_i|divisor_r[28]         ;
; 22:1               ; 16 bits   ; 224 LEs       ; 192 LEs              ; 32 LEs                 ; Yes        ; |top_tb|cpu:cpu_i|mem_wb_pipeline_reg:mem_wb_pipeline_reg_i|mem_result_wb[31]          ;
; 13:1               ; 12 bits   ; 96 LEs        ; 60 LEs               ; 36 LEs                 ; Yes        ; |top_tb|cpu:cpu_i|divider:divider_i|radix4_srt_divider:divider_i|divisor_r[4]          ;
; 23:1               ; 2 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |top_tb|cpu:cpu_i|mem_wb_pipeline_reg:mem_wb_pipeline_reg_i|mem_result_wb[7]           ;
; 16:1               ; 3 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |top_tb|cpu:cpu_i|divider:divider_i|radix4_srt_divider:divider_i|divisor_r[29]         ;
; 24:1               ; 7 bits    ; 112 LEs       ; 105 LEs              ; 7 LEs                  ; Yes        ; |top_tb|cpu:cpu_i|mem_wb_pipeline_reg:mem_wb_pipeline_reg_i|mem_result_wb[14]          ;
; 16:1               ; 3 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |top_tb|cpu:cpu_i|divider:divider_i|radix4_srt_divider:divider_i|divisor_r[1]          ;
; 26:1               ; 7 bits    ; 119 LEs       ; 112 LEs              ; 7 LEs                  ; Yes        ; |top_tb|cpu:cpu_i|mem_wb_pipeline_reg:mem_wb_pipeline_reg_i|mem_result_wb[1]           ;
; 24:1               ; 8 bits    ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |top_tb|cpu:cpu_i|ex_mem_pipeline_reg:ex_mem_pipeline_reg_i|ex_out_mem[23]             ;
; 23:1               ; 2 bits    ; 30 LEs        ; 28 LEs               ; 2 LEs                  ; Yes        ; |top_tb|cpu:cpu_i|ex_mem_pipeline_reg:ex_mem_pipeline_reg_i|ex_out_mem[14]             ;
; 27:1               ; 3 bits    ; 54 LEs        ; 48 LEs               ; 6 LEs                  ; Yes        ; |top_tb|cpu:cpu_i|ex_mem_pipeline_reg:ex_mem_pipeline_reg_i|ex_out_mem[30]             ;
; 26:1               ; 2 bits    ; 34 LEs        ; 30 LEs               ; 4 LEs                  ; Yes        ; |top_tb|cpu:cpu_i|ex_mem_pipeline_reg:ex_mem_pipeline_reg_i|ex_out_mem[26]             ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |top_tb|cpu:cpu_i|decoder:decoder_i|Mux68                                              ;
; 3:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; No         ; |top_tb|cpu:cpu_i|decoder:decoder_i|Mux106                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top_tb|cpu:cpu_i|dc_ex_pipeline_reg:dc_ex_pipeline_reg_i|dbpu_mode_ex                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top_tb|cpu:cpu_i|alu:alu_i|ShiftLeft0                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top_tb|cpu:cpu_i|alu:alu_i|ShiftLeft0                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top_tb|cpu:cpu_i|alu:alu_i|ShiftLeft0                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top_tb|cpu:cpu_i|alu:alu_i|ShiftRight0                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top_tb|cpu:cpu_i|alu:alu_i|ShiftRight1                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_tb|cpu:cpu_i|alu:alu_i|ShiftLeft0                                                 ;
; 4:1                ; 49 bits   ; 98 LEs        ; 98 LEs               ; 0 LEs                  ; No         ; |top_tb|cpu:cpu_i|alu:alu_i|ShiftLeft0                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_tb|cpu:cpu_i|addr_calc:addr_calc_i|io_wdata_cpu[3]                                ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; No         ; |top_tb|cpu:cpu_i|divider:divider_i|radix4_srt_divider:divider_i|ShiftRight0           ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; No         ; |top_tb|cpu:cpu_i|divider:divider_i|radix4_srt_divider:divider_i|ShiftLeft0            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top_tb|cpu:cpu_i|divider:divider_i|radix4_srt_divider:divider_i|ShiftLeft0            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top_tb|cpu:cpu_i|divider:divider_i|radix4_srt_divider:divider_i|ShiftLeft0            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top_tb|cpu:cpu_i|divider:divider_i|radix4_srt_divider:divider_i|ShiftLeft0            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top_tb|cpu:cpu_i|divider:divider_i|radix4_srt_divider:divider_i|ShiftRight0           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top_tb|cpu:cpu_i|divider:divider_i|radix4_srt_divider:divider_i|ShiftRight0           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top_tb|cpu:cpu_i|divider:divider_i|radix4_srt_divider:divider_i|ShiftRight0           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top_tb|cpu:cpu_i|divider:divider_i|radix4_srt_divider:divider_i|ShiftRight5           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top_tb|cpu:cpu_i|divider:divider_i|radix4_srt_divider:divider_i|ShiftRight5           ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |top_tb|cpu:cpu_i|divider:divider_i|radix4_srt_divider:divider_i|ShiftRight5           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_tb|cpu:cpu_i|divider:divider_i|radix4_srt_divider:divider_i|ShiftRight6           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_tb|cpu:cpu_i|divider:divider_i|radix4_srt_divider:divider_i|ShiftRight6           ;
; 4:1                ; 53 bits   ; 106 LEs       ; 106 LEs              ; 0 LEs                  ; No         ; |top_tb|cpu:cpu_i|divider:divider_i|radix4_srt_divider:divider_i|ShiftRight6           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_tb|cpu:cpu_i|divider:divider_i|radix4_srt_divider:divider_i|ShiftLeft3            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_tb|cpu:cpu_i|divider:divider_i|radix4_srt_divider:divider_i|ShiftLeft3            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top_tb|cpu:cpu_i|divider:divider_i|radix4_srt_divider:divider_i|ShiftLeft2            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top_tb|cpu:cpu_i|divider:divider_i|radix4_srt_divider:divider_i|ShiftLeft2            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_tb|cpu:cpu_i|divider:divider_i|radix4_srt_divider:divider_i|ShiftLeft3            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_tb|cpu:cpu_i|divider:divider_i|radix4_srt_divider:divider_i|ShiftLeft3            ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |top_tb|cpu:cpu_i|divider:divider_i|radix4_srt_divider:divider_i|ShiftLeft4            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_tb|cpu:cpu_i|divider:divider_i|radix4_srt_divider:divider_i|ShiftLeft4            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_tb|cpu:cpu_i|divider:divider_i|radix4_srt_divider:divider_i|ShiftLeft4            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_tb|cpu:cpu_i|divider:divider_i|radix4_srt_divider:divider_i|ShiftRight6           ;
; 3:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |top_tb|cpu:cpu_i|divider:divider_i|radix4_srt_divider:divider_i|ShiftLeft4            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_tb|cpu:cpu_i|rs2_fwd_mux:rs2_fwd_mux_i|Selector16                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_tb|cpu:cpu_i|rs1_fwd_mux:rs1_fwd_mux_i|Selector26                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top_tb|cpu:cpu_i|dc_ex_pipeline_reg:dc_ex_pipeline_reg_i|alu_mode_ex                  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |top_tb|cpu:cpu_i|divider:divider_i|radix4_srt_divider:divider_i|ShiftRight6           ;
; 8:1                ; 63 bits   ; 315 LEs       ; 189 LEs              ; 126 LEs                ; No         ; |top_tb|cpu:cpu_i|divider:divider_i|radix4_srt_divider:divider_i|Mux84                 ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top_tb|cpu:cpu_i|divider:divider_i|radix4_srt_divider:divider_i|ShiftLeft2            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top_tb|cpu:cpu_i|divider:divider_i|radix4_srt_divider:divider_i|ShiftLeft2            ;
; 6:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; No         ; |top_tb|cpu:cpu_i|decoder:decoder_i|Mux109                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top_tb|cpu:cpu_i|addr_calc:addr_calc_i|be[3]                                          ;
; 7:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; No         ; |top_tb|cpu:cpu_i|decoder:decoder_i|Mux101                                             ;
; 6:1                ; 5 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top_tb|cpu:cpu_i|decoder:decoder_i|Mux73                                              ;
; 8:1                ; 24 bits   ; 120 LEs       ; 96 LEs               ; 24 LEs                 ; No         ; |top_tb|cpu:cpu_i|divider:divider_i|radix4_srt_divider:divider_i|ShiftRight6           ;
; 6:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top_tb|cpu:cpu_i|pc_mux:pc_mux_i|pc[6]                                                ;
; 8:1                ; 5 bits    ; 25 LEs        ; 20 LEs               ; 5 LEs                  ; No         ; |top_tb|cpu:cpu_i|decoder:decoder_i|Mux88                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top_tb|cpu:cpu_i|dc_ex_pipeline_reg:dc_ex_pipeline_reg_i|fwd_rs2_ex                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top_tb|cpu:cpu_i|dc_ex_pipeline_reg:dc_ex_pipeline_reg_i|fwd_rs1_ex                   ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |top_tb|cpu:cpu_i|addr_calc:addr_calc_i|wdata[27]                                      ;
; 6:1                ; 24 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |top_tb|cpu:cpu_i|addr_calc:addr_calc_i|wdata[13]                                      ;
; 8:1                ; 52 bits   ; 260 LEs       ; 208 LEs              ; 52 LEs                 ; No         ; |top_tb|cpu:cpu_i|bpu:bpu_i|btc_controls.wdata_target_addr[17]                         ;
; 11:1               ; 3 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |top_tb|cpu:cpu_i|divider:divider_i|radix4_srt_divider:divider_i|ShiftRight5           ;
; 11:1               ; 5 bits    ; 35 LEs        ; 30 LEs               ; 5 LEs                  ; No         ; |top_tb|cpu:cpu_i|divider:divider_i|radix4_srt_divider:divider_i|ShiftRight6           ;
; 9:1                ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |top_tb|cpu:cpu_i|decoder:decoder_i|Mux76                                              ;
; 130:1              ; 5 bits    ; 430 LEs       ; 40 LEs               ; 390 LEs                ; No         ; |top_tb|cpu:cpu_i|dc_ex_pipeline_reg:dc_ex_pipeline_reg_i|alu_mode_ex                  ;
; 130:1              ; 2 bits    ; 172 LEs       ; 16 LEs               ; 156 LEs                ; No         ; |top_tb|cpu:cpu_i|dc_ex_pipeline_reg:dc_ex_pipeline_reg_i|alu_mode_ex                  ;
; 13:1               ; 6 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |top_tb|cpu:cpu_i|decoder:decoder_i|Mux83                                              ;
; 14:1               ; 32 bits   ; 288 LEs       ; 64 LEs               ; 224 LEs                ; No         ; |top_tb|cpu:cpu_i|dbpu:dbpu_i|Selector25                                               ;
; 23:1               ; 5 bits    ; 75 LEs        ; 70 LEs               ; 5 LEs                  ; No         ; |top_tb|cpu:cpu_i|ex_out_mux:ex_out_mux_i|ex_out_ex[7]                                 ;
; 25:1               ; 2 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; No         ; |top_tb|cpu:cpu_i|ex_out_mux:ex_out_mux_i|ex_out_ex[9]                                 ;
; 26:1               ; 2 bits    ; 34 LEs        ; 32 LEs               ; 2 LEs                  ; No         ; |top_tb|cpu:cpu_i|ex_out_mux:ex_out_mux_i|ex_out_ex[3]                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu_i|gen_ram_be:gen_ram_be_i|altsyncram:ram[0][0][7]__1|altsyncram_09n1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu_i|gen_ram_be:gen_ram_be_i|altsyncram:ram[0][1][7]__2|altsyncram_09n1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu_i|gen_ram_be:gen_ram_be_i|altsyncram:ram[0][2][7]__3|altsyncram_09n1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu_i|gen_ram_be:gen_ram_be_i|altsyncram:ram[0][3][7]__4|altsyncram_09n1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu_i|gen_rom:gen_rom_i|altsyncram:altsyncram_component|altsyncram_f544:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|altsyncram:ram_rtl_0|altsyncram_4fn1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|altsyncram:ram_rtl_0|altsyncram_9fn1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|altsyncram:ram_rtl_0|altsyncram_idn1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits|altsyncram:ram_rtl_0|altsyncram_dgn1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; addr_width     ; 10    ; Signed Integer                                                 ;
; data_width     ; 1     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; addr_width     ; 10    ; Signed Integer                                           ;
; data_width     ; 20    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; addr_width     ; 10    ; Signed Integer                                                       ;
; data_width     ; 32    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu_i|bpu:bpu_i|gen_ram:bpb ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; addr_width     ; 10    ; Signed Integer                                      ;
; data_width     ; 2     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu_i|divider:divider_i|radix4_srt_divider:divider_i ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; divisor_width  ; 64    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu_i|gen_ram_be:gen_ram_be_i ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; addr_width     ; 10    ; Signed Integer                                        ;
; num_bytes      ; 4     ; Signed Integer                                        ;
; byte_width     ; 8     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu_i|gen_ram_be:gen_ram_be_i|altsyncram:ram[0][0][7]__1 ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                       ;
; WIDTH_A                            ; 8                    ; Untyped                                       ;
; WIDTHAD_A                          ; 10                   ; Untyped                                       ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 8                    ; Untyped                                       ;
; WIDTHAD_B                          ; 10                   ; Untyped                                       ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_09n1      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu_i|gen_ram_be:gen_ram_be_i|altsyncram:ram[0][1][7]__2 ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                       ;
; WIDTH_A                            ; 8                    ; Untyped                                       ;
; WIDTHAD_A                          ; 10                   ; Untyped                                       ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 8                    ; Untyped                                       ;
; WIDTHAD_B                          ; 10                   ; Untyped                                       ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_09n1      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu_i|gen_ram_be:gen_ram_be_i|altsyncram:ram[0][2][7]__3 ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                       ;
; WIDTH_A                            ; 8                    ; Untyped                                       ;
; WIDTHAD_A                          ; 10                   ; Untyped                                       ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 8                    ; Untyped                                       ;
; WIDTHAD_B                          ; 10                   ; Untyped                                       ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_09n1      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu_i|gen_ram_be:gen_ram_be_i|altsyncram:ram[0][3][7]__4 ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                       ;
; WIDTH_A                            ; 8                    ; Untyped                                       ;
; WIDTHAD_A                          ; 10                   ; Untyped                                       ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 8                    ; Untyped                                       ;
; WIDTHAD_B                          ; 10                   ; Untyped                                       ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_09n1      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu_i|gen_rom:gen_rom_i   ;
+----------------+------------------------------------------+----------------+
; Parameter Name ; Value                                    ; Type           ;
+----------------+------------------------------------------+----------------+
; addr_width     ; 10                                       ; Signed Integer ;
; data_width     ; 32                                       ; Signed Integer ;
; init_file      ; /u/home/clab/st161569/Downloads/main.mif ; String         ;
+----------------+------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:cpu_i|gen_rom:gen_rom_i|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------------------+--------------------------+
; Parameter Name                     ; Value                                    ; Type                     ;
+------------------------------------+------------------------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped                  ;
; OPERATION_MODE                     ; SINGLE_PORT                              ; Untyped                  ;
; WIDTH_A                            ; 32                                       ; Signed Integer           ;
; WIDTHAD_A                          ; 10                                       ; Signed Integer           ;
; NUMWORDS_A                         ; 1024                                     ; Signed Integer           ;
; OUTDATA_REG_A                      ; UNREGISTERED                             ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped                  ;
; WIDTH_B                            ; 1                                        ; Signed Integer           ;
; WIDTHAD_B                          ; 1                                        ; Signed Integer           ;
; NUMWORDS_B                         ; 0                                        ; Signed Integer           ;
; INDATA_REG_B                       ; CLOCK1                                   ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                   ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                   ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK1                                   ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                             ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                                   ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                                     ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                                        ; Signed Integer           ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Signed Integer           ;
; RAM_BLOCK_TYPE                     ; AUTO                                     ; Untyped                  ;
; BYTE_SIZE                          ; 8                                        ; Signed Integer           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                     ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped                  ;
; INIT_FILE                          ; /u/home/clab/st161569/Downloads/main.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                   ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                                        ; Signed Integer           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                   ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                   ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Signed Integer           ;
; DEVICE_FAMILY                      ; Cyclone V                                ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_f544                          ; Untyped                  ;
+------------------------------------+------------------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|altsyncram:ram_rtl_0 ;
+------------------------------------+-----------------------------------------+------------------------+
; Parameter Name                     ; Value                                   ; Type                   ;
+------------------------------------+-----------------------------------------+------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE         ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                ;
; OPERATION_MODE                     ; DUAL_PORT                               ; Untyped                ;
; WIDTH_A                            ; 2                                       ; Untyped                ;
; WIDTHAD_A                          ; 10                                      ; Untyped                ;
; NUMWORDS_A                         ; 1024                                    ; Untyped                ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped                ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                ;
; WIDTH_B                            ; 2                                       ; Untyped                ;
; WIDTHAD_B                          ; 10                                      ; Untyped                ;
; NUMWORDS_B                         ; 1024                                    ; Untyped                ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped                ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped                ;
; ADDRESS_REG_B                      ; CLOCK0                                  ; Untyped                ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped                ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Untyped                ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped                ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped                ;
; BYTE_SIZE                          ; 8                                       ; Untyped                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                ;
; INIT_FILE                          ; db/top_tb.ram0_gen_ram_aedbff4f.hdl.mif ; Untyped                ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped                ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                ;
; DEVICE_FAMILY                      ; Cyclone V                               ; Untyped                ;
; CBXI_PARAMETER                     ; altsyncram_4fn1                         ; Untyped                ;
+------------------------------------+-----------------------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|altsyncram:ram_rtl_0 ;
+------------------------------------+-----------------------------------------+-----------------------------------------+
; Parameter Name                     ; Value                                   ; Type                                    ;
+------------------------------------+-----------------------------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                                 ;
; OPERATION_MODE                     ; DUAL_PORT                               ; Untyped                                 ;
; WIDTH_A                            ; 32                                      ; Untyped                                 ;
; WIDTHAD_A                          ; 10                                      ; Untyped                                 ;
; NUMWORDS_A                         ; 1024                                    ; Untyped                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                                 ;
; WIDTH_B                            ; 32                                      ; Untyped                                 ;
; WIDTHAD_B                          ; 10                                      ; Untyped                                 ;
; NUMWORDS_B                         ; 1024                                    ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK0                                  ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped                                 ;
; BYTE_SIZE                          ; 8                                       ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                 ;
; INIT_FILE                          ; db/top_tb.ram0_gen_ram_a9ed1bf5.hdl.mif ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone V                               ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_9fn1                         ; Untyped                                 ;
+------------------------------------+-----------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|altsyncram:ram_rtl_0 ;
+------------------------------------+-----------------------------------------+-----------------------------+
; Parameter Name                     ; Value                                   ; Type                        ;
+------------------------------------+-----------------------------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                     ;
; OPERATION_MODE                     ; DUAL_PORT                               ; Untyped                     ;
; WIDTH_A                            ; 20                                      ; Untyped                     ;
; WIDTHAD_A                          ; 10                                      ; Untyped                     ;
; NUMWORDS_A                         ; 1024                                    ; Untyped                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                     ;
; WIDTH_B                            ; 20                                      ; Untyped                     ;
; WIDTHAD_B                          ; 10                                      ; Untyped                     ;
; NUMWORDS_B                         ; 1024                                    ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK0                                  ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Untyped                     ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped                     ;
; BYTE_SIZE                          ; 8                                       ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                     ;
; INIT_FILE                          ; db/top_tb.ram0_gen_ram_a9ed17b3.hdl.mif ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone V                               ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_idn1                         ; Untyped                     ;
+------------------------------------+-----------------------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits|altsyncram:ram_rtl_0 ;
+------------------------------------+-----------------------------------------+-----------------------------------+
; Parameter Name                     ; Value                                   ; Type                              ;
+------------------------------------+-----------------------------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                           ;
; OPERATION_MODE                     ; DUAL_PORT                               ; Untyped                           ;
; WIDTH_A                            ; 1                                       ; Untyped                           ;
; WIDTHAD_A                          ; 10                                      ; Untyped                           ;
; NUMWORDS_A                         ; 1024                                    ; Untyped                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                           ;
; WIDTH_B                            ; 1                                       ; Untyped                           ;
; WIDTHAD_B                          ; 10                                      ; Untyped                           ;
; NUMWORDS_B                         ; 1024                                    ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK0                                  ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                                       ; Untyped                           ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped                           ;
; BYTE_SIZE                          ; 8                                       ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                           ;
; INIT_FILE                          ; db/top_tb.ram0_gen_ram_aedbfcec.hdl.mif ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                                       ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone V                               ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_dgn1                         ; Untyped                           ;
+------------------------------------+-----------------------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                  ;
+-------------------------------------------+-----------------------------------------------------------------------+
; Name                                      ; Value                                                                 ;
+-------------------------------------------+-----------------------------------------------------------------------+
; Number of entity instances                ; 9                                                                     ;
; Entity Instance                           ; cpu:cpu_i|gen_ram_be:gen_ram_be_i|altsyncram:ram[0][0][7]__1          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                             ;
;     -- WIDTH_A                            ; 8                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 8                                                                     ;
;     -- NUMWORDS_B                         ; 1024                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                              ;
; Entity Instance                           ; cpu:cpu_i|gen_ram_be:gen_ram_be_i|altsyncram:ram[0][1][7]__2          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                             ;
;     -- WIDTH_A                            ; 8                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 8                                                                     ;
;     -- NUMWORDS_B                         ; 1024                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                              ;
; Entity Instance                           ; cpu:cpu_i|gen_ram_be:gen_ram_be_i|altsyncram:ram[0][2][7]__3          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                             ;
;     -- WIDTH_A                            ; 8                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 8                                                                     ;
;     -- NUMWORDS_B                         ; 1024                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                              ;
; Entity Instance                           ; cpu:cpu_i|gen_ram_be:gen_ram_be_i|altsyncram:ram[0][3][7]__4          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                             ;
;     -- WIDTH_A                            ; 8                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 8                                                                     ;
;     -- NUMWORDS_B                         ; 1024                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                              ;
; Entity Instance                           ; cpu:cpu_i|gen_rom:gen_rom_i|altsyncram:altsyncram_component           ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                           ;
;     -- WIDTH_A                            ; 32                                                                    ;
;     -- NUMWORDS_A                         ; 1024                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 1                                                                     ;
;     -- NUMWORDS_B                         ; 0                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|altsyncram:ram_rtl_0                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                             ;
;     -- WIDTH_A                            ; 2                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 2                                                                     ;
;     -- NUMWORDS_B                         ; 1024                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                             ;
;     -- WIDTH_A                            ; 32                                                                    ;
;     -- NUMWORDS_A                         ; 1024                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 32                                                                    ;
;     -- NUMWORDS_B                         ; 1024                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|altsyncram:ram_rtl_0             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                             ;
;     -- WIDTH_A                            ; 20                                                                    ;
;     -- NUMWORDS_A                         ; 1024                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 20                                                                    ;
;     -- NUMWORDS_B                         ; 1024                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits|altsyncram:ram_rtl_0       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                             ;
;     -- WIDTH_A                            ; 1                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 1                                                                     ;
;     -- NUMWORDS_B                         ; 1024                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
+-------------------------------------------+-----------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 2462                        ;
;     CLR               ; 43                          ;
;     CLR SCLR          ; 116                         ;
;     CLR SLD           ; 10                          ;
;     ENA               ; 2                           ;
;     ENA CLR           ; 1631                        ;
;     ENA CLR SCLR      ; 187                         ;
;     ENA CLR SCLR SLD  ; 175                         ;
;     ENA CLR SLD       ; 48                          ;
;     SCLR              ; 52                          ;
;     plain             ; 198                         ;
; arriav_lcell_comb     ; 4422                        ;
;     arith             ; 1158                        ;
;         0 data inputs ; 6                           ;
;         1 data inputs ; 354                         ;
;         2 data inputs ; 264                         ;
;         3 data inputs ; 65                          ;
;         4 data inputs ; 119                         ;
;         5 data inputs ; 350                         ;
;     extend            ; 35                          ;
;         7 data inputs ; 35                          ;
;     normal            ; 3229                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 29                          ;
;         2 data inputs ; 221                         ;
;         3 data inputs ; 397                         ;
;         4 data inputs ; 347                         ;
;         5 data inputs ; 601                         ;
;         6 data inputs ; 1633                        ;
; arriav_mac            ; 6                           ;
; boundary_port         ; 43                          ;
; stratixv_ram_block    ; 119                         ;
;                       ;                             ;
; Max LUT depth         ; 12.60                       ;
; Average LUT depth     ; 6.57                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition
    Info: Processing started: Wed Jul 10 21:12:37 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top_tb -c top_tb
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_tb_entity.vhd
    Info (12023): Found entity 1: top_tb File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_tb_entity.vhd Line: 13
Info (12021): Found 1 design units, including 0 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/types_pkg.vhd
    Info (12022): Found design unit 1: types File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/types_pkg.vhd Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_entity.vhd
    Info (12023): Found entity 1: cpu File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_entity.vhd Line: 15
Info (12021): Found 1 design units, including 0 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/isa_defines_pkg.vhd
    Info (12022): Found design unit 1: isa_defines File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/isa_defines_pkg.vhd Line: 15
Info (12021): Found 1 design units, including 0 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/isa_defines_pkg_body.vhd
    Info (12022): Found design unit 1: isa_defines-body File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/isa_defines_pkg_body.vhd Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/addr_calc_entity.vhd
    Info (12023): Found entity 1: addr_calc File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/addr_calc_entity.vhd Line: 18
Info (12021): Found 1 design units, including 0 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/addr_calc_behav.vhd
    Info (12022): Found design unit 1: addr_calc-behav File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/addr_calc_behav.vhd Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/addr_width_reducer_entity.vhd
    Info (12023): Found entity 1: addr_width_reducer File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/addr_width_reducer_entity.vhd Line: 18
Info (12021): Found 1 design units, including 0 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/addr_width_reducer_behav.vhd
    Info (12022): Found design unit 1: addr_width_reducer-behav File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/addr_width_reducer_behav.vhd Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/alu_entity.vhd
    Info (12023): Found entity 1: alu File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/alu_entity.vhd Line: 18
Info (12021): Found 1 design units, including 0 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/alu_behav.vhd
    Info (12022): Found design unit 1: alu-behav File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/alu_behav.vhd Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/bpu_entity.vhd
    Info (12023): Found entity 1: bpu File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/bpu_entity.vhd Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/gen_ram_entity.vhd
    Info (12023): Found entity 1: gen_ram File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/gen_ram_entity.vhd Line: 14
Info (12021): Found 1 design units, including 0 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/gen_ram_behav.vhd
    Info (12022): Found design unit 1: gen_ram-behav File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/gen_ram_behav.vhd Line: 13
Info (12021): Found 1 design units, including 0 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/bpu_mixed.vhd
    Info (12022): Found design unit 1: bpu-mixed File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/bpu_mixed.vhd Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/bta_adder_entity.vhd
    Info (12023): Found entity 1: bta_adder File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/bta_adder_entity.vhd Line: 18
Info (12021): Found 1 design units, including 0 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/bta_adder_behav.vhd
    Info (12022): Found design unit 1: bta_adder-behav File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/bta_adder_behav.vhd Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/data_memory_extractor_entity.vhd
    Info (12023): Found entity 1: data_memory_extractor File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/data_memory_extractor_entity.vhd Line: 18
Info (12021): Found 1 design units, including 0 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/data_memory_extractor_behav.vhd
    Info (12022): Found design unit 1: data_memory_extractor-behav File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/data_memory_extractor_behav.vhd Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/dbpu_entity.vhd
    Info (12023): Found entity 1: dbpu File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/dbpu_entity.vhd Line: 18
Info (12021): Found 1 design units, including 0 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/dbpu_behav.vhd
    Info (12022): Found design unit 1: dbpu-behav File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/dbpu_behav.vhd Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/dc_ex_pipeline_reg_entity.vhd
    Info (12023): Found entity 1: dc_ex_pipeline_reg File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/dc_ex_pipeline_reg_entity.vhd Line: 18
Info (12021): Found 1 design units, including 0 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/dec_exe_pipeline_reg_behav.vhd
    Info (12022): Found design unit 1: dc_ex_pipeline_reg-behav File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/dec_exe_pipeline_reg_behav.vhd Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/decoder_entity.vhd
    Info (12023): Found entity 1: decoder File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/decoder_entity.vhd Line: 18
Info (12021): Found 1 design units, including 0 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/decoder_behav.vhd
    Info (12022): Found design unit 1: decoder-behav File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/decoder_behav.vhd Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/divider_entity.vhd
    Info (12023): Found entity 1: divider File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/divider_entity.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/radix4_srt_divider.vhd
    Info (12022): Found design unit 1: radix4_srt_divider-behav File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/radix4_srt_divider.vhd Line: 30
    Info (12023): Found entity 1: radix4_srt_divider File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/radix4_srt_divider.vhd Line: 13
Info (12021): Found 1 design units, including 0 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/divider_behav.vhd
    Info (12022): Found design unit 1: divider-behav File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/divider_behav.vhd Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/ex_mem_pipeline_reg_entity.vhd
    Info (12023): Found entity 1: ex_mem_pipeline_reg File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/ex_mem_pipeline_reg_entity.vhd Line: 18
Info (12021): Found 1 design units, including 0 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/ex_mem_pipeline_reg_behav.vhd
    Info (12022): Found design unit 1: ex_mem_pipeline_reg-behav File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/ex_mem_pipeline_reg_behav.vhd Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/ex_out_mux_entity.vhd
    Info (12023): Found entity 1: ex_out_mux File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/ex_out_mux_entity.vhd Line: 18
Info (12021): Found 1 design units, including 0 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/ex_out_mux_behav.vhd
    Info (12022): Found design unit 1: ex_out_mux-behav File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/ex_out_mux_behav.vhd Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/gen_ram_be_entity.vhd
    Info (12023): Found entity 1: gen_ram_be File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/gen_ram_be_entity.vhd Line: 5
Info (12021): Found 1 design units, including 0 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/gen_ram_be_behav.vhd
    Info (12022): Found design unit 1: gen_ram_be-behav File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/gen_ram_be_behav.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/gen_rom.vhd
    Info (12022): Found design unit 1: gen_rom-SYN File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/gen_rom.vhd Line: 58
    Info (12023): Found entity 1: gen_rom File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/gen_rom.vhd Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/if_dc_pipeline_reg_entity.vhd
    Info (12023): Found entity 1: if_dc_pipeline_reg File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/if_dc_pipeline_reg_entity.vhd Line: 18
Info (12021): Found 1 design units, including 0 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/if_dc_pipeline_reg_behav.vhd
    Info (12022): Found design unit 1: if_dc_pipeline_reg-behav File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/if_dc_pipeline_reg_behav.vhd Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/imm_bta_mux_entity.vhd
    Info (12023): Found entity 1: imm_bta_mux File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/imm_bta_mux_entity.vhd Line: 18
Info (12021): Found 1 design units, including 0 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/imm_bta_mux_behav.vhd
    Info (12022): Found design unit 1: imm_bta_mux-behav File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/imm_bta_mux_behav.vhd Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/instruction_word_mux_entity.vhd
    Info (12023): Found entity 1: instruction_word_mux File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/instruction_word_mux_entity.vhd Line: 18
Info (12021): Found 1 design units, including 0 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/instruction_word_mux_behav.vhd
    Info (12022): Found design unit 1: instruction_word_mux-behav File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/instruction_word_mux_behav.vhd Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_ram_mux_entity.vhd
    Info (12023): Found entity 1: io_ram_mux File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_ram_mux_entity.vhd Line: 18
Info (12021): Found 1 design units, including 0 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_ram_mux_behav.vhd
    Info (12022): Found design unit 1: io_ram_mux-behav File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_ram_mux_behav.vhd Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_mode_mux_entity.vhd
    Info (12023): Found entity 1: mem_mode_mux File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_mode_mux_entity.vhd Line: 18
Info (12021): Found 1 design units, including 0 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_mode_multiplexer_behav.vhd
    Info (12022): Found design unit 1: mem_mode_mux-behav File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_mode_multiplexer_behav.vhd Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_wb_pipeline_reg_entity.vhd
    Info (12023): Found entity 1: mem_wb_pipeline_reg File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_wb_pipeline_reg_entity.vhd Line: 18
Info (12021): Found 1 design units, including 0 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_wb_pipeline_reg_behav.vhd
    Info (12022): Found design unit 1: mem_wb_pipeline_reg-behav File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_wb_pipeline_reg_behav.vhd Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_ex_inc_entity.vhd
    Info (12023): Found entity 1: pc_ex_inc File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_ex_inc_entity.vhd Line: 18
Info (12021): Found 1 design units, including 0 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_ex_inc_behav.vhd
    Info (12022): Found design unit 1: pc_ex_inc-behav File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_ex_inc_behav.vhd Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_inc_entity.vhd
    Info (12023): Found entity 1: pc_inc File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_inc_entity.vhd Line: 18
Info (12021): Found 1 design units, including 0 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_inc_behav.vhd
    Info (12022): Found design unit 1: pc_inc-behav File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_inc_behav.vhd Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_mux_entity.vhd
    Info (12023): Found entity 1: pc_mux File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_mux_entity.vhd Line: 18
Info (12021): Found 1 design units, including 0 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_mux_behav.vhd
    Info (12022): Found design unit 1: pc_mux-behav File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_mux_behav.vhd Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pf_if_pipeline_reg_entity.vhd
    Info (12023): Found entity 1: pf_if_pipeline_reg File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pf_if_pipeline_reg_entity.vhd Line: 18
Info (12021): Found 1 design units, including 0 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_if_pipeline_reg_behav.vhd
    Info (12022): Found design unit 1: pf_if_pipeline_reg-behav File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_if_pipeline_reg_behav.vhd Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/register_file_entity.vhd
    Info (12023): Found entity 1: register_file File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/register_file_entity.vhd Line: 18
Info (12021): Found 1 design units, including 0 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/register_file_behav.vhd
    Info (12022): Found design unit 1: register_file-behav File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/register_file_behav.vhd Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs1_fwd_mux_entity.vhd
    Info (12023): Found entity 1: rs1_fwd_mux File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs1_fwd_mux_entity.vhd Line: 18
Info (12021): Found 1 design units, including 0 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs1_fwd_mux_behav.vhd
    Info (12022): Found design unit 1: rs1_fwd_mux-behav File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs1_fwd_mux_behav.vhd Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_fwd_mux_entity.vhd
    Info (12023): Found entity 1: rs2_fwd_mux File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_fwd_mux_entity.vhd Line: 18
Info (12021): Found 1 design units, including 0 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_fwd_mux_behav.vhd
    Info (12022): Found design unit 1: rs2_fwd_mux-behav File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_fwd_mux_behav.vhd Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_mux_entity.vhd
    Info (12023): Found entity 1: rs2_mux File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_mux_entity.vhd Line: 18
Info (12021): Found 1 design units, including 0 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_multiplexer_behav.vhd
    Info (12022): Found design unit 1: rs2_mux-behav File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_multiplexer_behav.vhd Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/sbpu_entity.vhd
    Info (12023): Found entity 1: sbpu File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/sbpu_entity.vhd Line: 18
Info (12021): Found 1 design units, including 0 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/sbpu_behav.vhd
    Info (12022): Found design unit 1: sbpu-behav File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/sbpu_behav.vhd Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/store_data_fwd_mux_entity.vhd
    Info (12023): Found entity 1: store_data_fwd_mux File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/store_data_fwd_mux_entity.vhd Line: 18
Info (12021): Found 1 design units, including 0 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/store_data_fwd_mux_behav.vhd
    Info (12022): Found design unit 1: store_data_fwd_mux-behav File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/store_data_fwd_mux_behav.vhd Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/umnudler_entity.vhd
    Info (12023): Found entity 1: umnudler File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/umnudler_entity.vhd Line: 18
Info (12021): Found 1 design units, including 0 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/umnudler_behav.vhd
    Info (12022): Found design unit 1: umnudler-behav File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/umnudler_behav.vhd Line: 10
Info (12021): Found 1 design units, including 0 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd
    Info (12022): Found design unit 1: cpu-struct File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_entity.vhd
    Info (12023): Found entity 1: io File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_entity.vhd Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/button_entity.vhd
    Info (12023): Found entity 1: button File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/button_entity.vhd Line: 13
Info (12021): Found 1 design units, including 0 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/button_behav.vhd
    Info (12022): Found design unit 1: button-behav File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/button_behav.vhd Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_memory_entity.vhd
    Info (12023): Found entity 1: io_memory File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_memory_entity.vhd Line: 15
Info (12021): Found 1 design units, including 0 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_memory_behav.vhd
    Info (12022): Found design unit 1: io_memory-behav File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_memory_behav.vhd Line: 13
Info (12021): Found 1 design units, including 0 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_struct.vhd
    Info (12022): Found design unit 1: io-struct File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_struct.vhd Line: 17
Info (12021): Found 1 design units, including 0 entities, in source file /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_tb_struct.vhd
    Info (12022): Found design unit 1: top_tb-struct File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_tb_struct.vhd Line: 17
Info (12127): Elaborating entity "top_tb" for the top level hierarchy
Info (12128): Elaborating entity "cpu" for hierarchy "cpu:cpu_i" File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_tb_struct.vhd Line: 65
Info (12128): Elaborating entity "addr_calc" for hierarchy "cpu:cpu_i|addr_calc:addr_calc_i" File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd Line: 526
Info (12128): Elaborating entity "addr_width_reducer" for hierarchy "cpu:cpu_i|addr_width_reducer:addr_width_reducer_i" File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd Line: 540
Info (12128): Elaborating entity "alu" for hierarchy "cpu:cpu_i|alu:alu_i" File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd Line: 547
Info (12128): Elaborating entity "bpu" for hierarchy "cpu:cpu_i|bpu:bpu_i" File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd Line: 554
Info (12128): Elaborating entity "gen_ram" for hierarchy "cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits" File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/bpu_mixed.vhd Line: 24
Info (12128): Elaborating entity "gen_ram" for hierarchy "cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags" File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/bpu_mixed.vhd Line: 28
Info (12128): Elaborating entity "gen_ram" for hierarchy "cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses" File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/bpu_mixed.vhd Line: 32
Info (12128): Elaborating entity "gen_ram" for hierarchy "cpu:cpu_i|bpu:bpu_i|gen_ram:bpb" File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/bpu_mixed.vhd Line: 36
Info (12128): Elaborating entity "bta_adder" for hierarchy "cpu:cpu_i|bta_adder:bta_adder_i" File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd Line: 569
Info (12128): Elaborating entity "data_memory_extractor" for hierarchy "cpu:cpu_i|data_memory_extractor:data_memory_extractor_i" File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd Line: 575
Info (12128): Elaborating entity "dbpu" for hierarchy "cpu:cpu_i|dbpu:dbpu_i" File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd Line: 582
Info (12128): Elaborating entity "dc_ex_pipeline_reg" for hierarchy "cpu:cpu_i|dc_ex_pipeline_reg:dc_ex_pipeline_reg_i" File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd Line: 599
Info (12128): Elaborating entity "decoder" for hierarchy "cpu:cpu_i|decoder:decoder_i" File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd Line: 637
Info (12128): Elaborating entity "divider" for hierarchy "cpu:cpu_i|divider:divider_i" File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd Line: 666
Info (12128): Elaborating entity "radix4_srt_divider" for hierarchy "cpu:cpu_i|divider:divider_i|radix4_srt_divider:divider_i" File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/divider_behav.vhd Line: 24
Warning (10639): VHDL warning at radix4_srt_divider.vhd(47): constant value overflow File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/radix4_srt_divider.vhd Line: 47
Info (12128): Elaborating entity "ex_mem_pipeline_reg" for hierarchy "cpu:cpu_i|ex_mem_pipeline_reg:ex_mem_pipeline_reg_i" File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd Line: 676
Info (12128): Elaborating entity "ex_out_mux" for hierarchy "cpu:cpu_i|ex_out_mux:ex_out_mux_i" File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd Line: 692
Info (12128): Elaborating entity "gen_ram_be" for hierarchy "cpu:cpu_i|gen_ram_be:gen_ram_be_i" File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd Line: 701
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "ram" into its bus
Info (12128): Elaborating entity "altsyncram" for hierarchy "cpu:cpu_i|gen_ram_be:gen_ram_be_i|altsyncram:ram[0][0][7]__1"
Info (12130): Elaborated megafunction instantiation "cpu:cpu_i|gen_ram_be:gen_ram_be_i|altsyncram:ram[0][0][7]__1"
Info (12133): Instantiated megafunction "cpu:cpu_i|gen_ram_be:gen_ram_be_i|altsyncram:ram[0][0][7]__1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_09n1.tdf
    Info (12023): Found entity 1: altsyncram_09n1 File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/qis/top_tb_struct/db/altsyncram_09n1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_09n1" for hierarchy "cpu:cpu_i|gen_ram_be:gen_ram_be_i|altsyncram:ram[0][0][7]__1|altsyncram_09n1:auto_generated" File: /ext/eda/quartus/21_1_1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "gen_rom" for hierarchy "cpu:cpu_i|gen_rom:gen_rom_i" File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd Line: 715
Info (12128): Elaborating entity "altsyncram" for hierarchy "cpu:cpu_i|gen_rom:gen_rom_i|altsyncram:altsyncram_component" File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/gen_rom.vhd Line: 69
Info (12130): Elaborated megafunction instantiation "cpu:cpu_i|gen_rom:gen_rom_i|altsyncram:altsyncram_component" File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/gen_rom.vhd Line: 69
Info (12133): Instantiated megafunction "cpu:cpu_i|gen_rom:gen_rom_i|altsyncram:altsyncram_component" with the following parameter: File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/gen_rom.vhd Line: 69
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "/u/home/clab/st161569/Downloads/main.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_f544.tdf
    Info (12023): Found entity 1: altsyncram_f544 File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/qis/top_tb_struct/db/altsyncram_f544.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_f544" for hierarchy "cpu:cpu_i|gen_rom:gen_rom_i|altsyncram:altsyncram_component|altsyncram_f544:auto_generated" File: /ext/eda/quartus/21_1_1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "if_dc_pipeline_reg" for hierarchy "cpu:cpu_i|if_dc_pipeline_reg:if_dc_pipeline_reg_i" File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd Line: 726
Info (12128): Elaborating entity "imm_bta_mux" for hierarchy "cpu:cpu_i|imm_bta_mux:imm_bta_mux_i" File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd Line: 742
Info (12128): Elaborating entity "instruction_word_mux" for hierarchy "cpu:cpu_i|instruction_word_mux:instruction_word_mux_i" File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd Line: 749
Info (12128): Elaborating entity "io_ram_mux" for hierarchy "cpu:cpu_i|io_ram_mux:io_ram_mux_i" File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd Line: 756
Info (12128): Elaborating entity "mem_mode_mux" for hierarchy "cpu:cpu_i|mem_mode_mux:mem_mode_mux_i" File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd Line: 763
Info (12128): Elaborating entity "mem_wb_pipeline_reg" for hierarchy "cpu:cpu_i|mem_wb_pipeline_reg:mem_wb_pipeline_reg_i" File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd Line: 770
Info (12128): Elaborating entity "pc_ex_inc" for hierarchy "cpu:cpu_i|pc_ex_inc:pc_ex_inc_i" File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd Line: 780
Info (12128): Elaborating entity "pc_inc" for hierarchy "cpu:cpu_i|pc_inc:pc_inc_i" File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd Line: 785
Info (12128): Elaborating entity "pc_mux" for hierarchy "cpu:cpu_i|pc_mux:pc_mux_i" File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd Line: 791
Info (12128): Elaborating entity "pf_if_pipeline_reg" for hierarchy "cpu:cpu_i|pf_if_pipeline_reg:pf_if_pipeline_reg_i" File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd Line: 805
Info (12128): Elaborating entity "register_file" for hierarchy "cpu:cpu_i|register_file:register_file_i" File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd Line: 813
Info (12128): Elaborating entity "rs1_fwd_mux" for hierarchy "cpu:cpu_i|rs1_fwd_mux:rs1_fwd_mux_i" File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd Line: 824
Info (12128): Elaborating entity "rs2_fwd_mux" for hierarchy "cpu:cpu_i|rs2_fwd_mux:rs2_fwd_mux_i" File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd Line: 832
Info (12128): Elaborating entity "rs2_mux" for hierarchy "cpu:cpu_i|rs2_mux:rs2_mux_i" File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd Line: 840
Info (12128): Elaborating entity "sbpu" for hierarchy "cpu:cpu_i|sbpu:sbpu_i" File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd Line: 847
Info (12128): Elaborating entity "store_data_fwd_mux" for hierarchy "cpu:cpu_i|store_data_fwd_mux:store_data_fwd_mux_i" File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd Line: 856
Info (12128): Elaborating entity "umnudler" for hierarchy "cpu:cpu_i|umnudler:umnudler_i" File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd Line: 863
Info (12128): Elaborating entity "io" for hierarchy "io:io_i" File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_tb_struct.vhd Line: 73
Info (12128): Elaborating entity "button" for hierarchy "io:io_i|button:button_i_1" File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_struct.vhd Line: 62
Info (12128): Elaborating entity "io_memory" for hierarchy "io:io_i|io_memory:io_memory_i" File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_struct.vhd Line: 69
Warning (276020): Inferred RAM node "cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 4 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 2
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top_tb.ram0_gen_ram_aedbff4f.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top_tb.ram0_gen_ram_a9ed1bf5.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 20
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 20
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top_tb.ram0_gen_ram_a9ed17b3.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 1
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/top_tb.ram0_gen_ram_aedbfcec.hdl.mif
Info (12130): Elaborated megafunction instantiation "cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "cpu:cpu_i|bpu:bpu_i|gen_ram:bpb|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "2"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "2"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/top_tb.ram0_gen_ram_aedbff4f.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4fn1.tdf
    Info (12023): Found entity 1: altsyncram_4fn1 File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/qis/top_tb_struct/db/altsyncram_4fn1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "cpu:cpu_i|bpu:bpu_i|gen_ram:btc_target_addresses|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/top_tb.ram0_gen_ram_a9ed1bf5.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9fn1.tdf
    Info (12023): Found entity 1: altsyncram_9fn1 File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/qis/top_tb_struct/db/altsyncram_9fn1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "cpu:cpu_i|bpu:bpu_i|gen_ram:btc_tags|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "20"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "20"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/top_tb.ram0_gen_ram_a9ed17b3.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_idn1.tdf
    Info (12023): Found entity 1: altsyncram_idn1 File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/qis/top_tb_struct/db/altsyncram_idn1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "cpu:cpu_i|bpu:bpu_i|gen_ram:btc_valid_bits|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "1"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/top_tb.ram0_gen_ram_aedbfcec.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dgn1.tdf
    Info (12023): Found entity 1: altsyncram_dgn1 File: /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/qis/top_tb_struct/db/altsyncram_dgn1.tdf Line: 28
Info (286030): Timing-Driven Synthesis is running
Info (17049): 9 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 6585 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 28 output pins
    Info (21061): Implemented 6417 logic cells
    Info (21064): Implemented 119 RAM segments
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 667 megabytes
    Info: Processing ended: Wed Jul 10 21:12:54 2024
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:26


