# CPU

CPU accomplished in verilog

Two versions: Single cycle & Pipeline
