// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module canny_accel_xfExtractPixels_8_24_0_s (
        ap_ready,
        p_read8,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7
);


output   ap_ready;
input  [63:0] p_read8;
output  [7:0] ap_return_0;
output  [7:0] ap_return_1;
output  [7:0] ap_return_2;
output  [7:0] ap_return_3;
output  [7:0] ap_return_4;
output  [7:0] ap_return_5;
output  [7:0] ap_return_6;
output  [7:0] ap_return_7;

wire   [7:0] trunc_ln674_fu_42_p1;

assign ap_ready = 1'b1;

assign ap_return_0 = trunc_ln674_fu_42_p1;

assign ap_return_1 = {{p_read8[15:8]}};

assign ap_return_2 = {{p_read8[23:16]}};

assign ap_return_3 = {{p_read8[31:24]}};

assign ap_return_4 = {{p_read8[39:32]}};

assign ap_return_5 = {{p_read8[47:40]}};

assign ap_return_6 = {{p_read8[55:48]}};

assign ap_return_7 = {{p_read8[63:56]}};

assign trunc_ln674_fu_42_p1 = p_read8[7:0];

endmodule //canny_accel_xfExtractPixels_8_24_0_s
