\hypertarget{group__UART__BASIC}{}\section{U\+A\+RT Basic}
\label{group__UART__BASIC}\index{UART Basic@{UART Basic}}
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structALT__16550__HANDLE__s}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+s}}
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef enum \mbox{\hyperlink{group__UART__BASIC_gaaba218dfc8c12ed9a1204aede9a02ee7}{A\+L\+T\+\_\+16550\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+e}} \mbox{\hyperlink{group__UART__BASIC_ga292038e1b11e0a1f05df98abd20c819b}{A\+L\+T\+\_\+16550\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+t}}
\item 
typedef struct \mbox{\hyperlink{structALT__16550__HANDLE__s}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+s}} \mbox{\hyperlink{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t}}
\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{group__UART__BASIC_gaaba218dfc8c12ed9a1204aede9a02ee7}{A\+L\+T\+\_\+16550\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+e}} \{ \mbox{\hyperlink{group__UART__BASIC_ggaaba218dfc8c12ed9a1204aede9a02ee7a7436eecedc67b129c1e89f764a67fe59}{A\+L\+T\+\_\+16550\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+S\+O\+C\+F\+P\+G\+A\+\_\+\+U\+A\+R\+T0}} = 0, 
\mbox{\hyperlink{group__UART__BASIC_ggaaba218dfc8c12ed9a1204aede9a02ee7a318b1dfcd2b5a71bed69289443b26167}{A\+L\+T\+\_\+16550\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+S\+O\+C\+F\+P\+G\+A\+\_\+\+U\+A\+R\+T1}} = 1, 
\mbox{\hyperlink{group__UART__BASIC_ggaaba218dfc8c12ed9a1204aede9a02ee7ad8f6514887982ca58cec90ebee879abe}{A\+L\+T\+\_\+16550\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+A\+L\+T\+E\+R\+A\+\_\+16550\+\_\+\+U\+A\+RT}} = 0x100
 \}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__UART__BASIC_gaabd5c547f257e38f90ee210febd4348b}{alt\+\_\+16550\+\_\+init}} (\mbox{\hyperlink{group__UART__BASIC_ga292038e1b11e0a1f05df98abd20c819b}{A\+L\+T\+\_\+16550\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+t}} \mbox{\hyperlink{structdevice}{device}}, void $\ast$location, \mbox{\hyperlink{group__CLK__MGR_gaa32fe6dfaa6def16098e0039eb336383}{alt\+\_\+freq\+\_\+t}} clock\+\_\+freq, \mbox{\hyperlink{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t}} $\ast$handle)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__UART__BASIC_ga58b1878dbb4dbf38bba4da52ab4d9480}{alt\+\_\+16550\+\_\+uninit}} (\mbox{\hyperlink{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t}} $\ast$handle)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__UART__BASIC_gad94c73d9f525761b4fcc3129fe08680b}{alt\+\_\+16550\+\_\+reset}} (\mbox{\hyperlink{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t}} $\ast$handle)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__UART__BASIC_gab7d4f69d1a4d5862955a77a4032013f7}{alt\+\_\+16550\+\_\+enable}} (\mbox{\hyperlink{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t}} $\ast$handle)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__UART__BASIC_ga35a81e69ac72ace9a1dd61901774b904}{alt\+\_\+16550\+\_\+disable}} (\mbox{\hyperlink{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t}} $\ast$handle)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__UART__BASIC_ga0124c84775e913daec8eec21ffcef4df}{alt\+\_\+16550\+\_\+read}} (\mbox{\hyperlink{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t}} $\ast$handle, char $\ast$item)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__UART__BASIC_gac16e07d06c432803c734854ab9789dcd}{alt\+\_\+16550\+\_\+write}} (\mbox{\hyperlink{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t}} $\ast$handle, char item)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
This group of A\+P\+Is provides basic access to the U\+A\+RT to initialize, uninitialize, read, write, and reset the U\+A\+RT. 

\subsection{Typedef Documentation}
\mbox{\Hypertarget{group__UART__BASIC_ga292038e1b11e0a1f05df98abd20c819b}\label{group__UART__BASIC_ga292038e1b11e0a1f05df98abd20c819b}} 
\index{UART Basic@{UART Basic}!ALT\_16550\_DEVICE\_t@{ALT\_16550\_DEVICE\_t}}
\index{ALT\_16550\_DEVICE\_t@{ALT\_16550\_DEVICE\_t}!UART Basic@{UART Basic}}
\subsubsection{\texorpdfstring{ALT\_16550\_DEVICE\_t}{ALT\_16550\_DEVICE\_t}}
{\footnotesize\ttfamily typedef enum \mbox{\hyperlink{group__UART__BASIC_gaaba218dfc8c12ed9a1204aede9a02ee7}{A\+L\+T\+\_\+16550\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+e}}
 \mbox{\hyperlink{group__UART__BASIC_ga292038e1b11e0a1f05df98abd20c819b}{A\+L\+T\+\_\+16550\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+t}}}

This type definition enumerates the list of U\+A\+R\+Ts available on the system. \mbox{\Hypertarget{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}\label{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}} 
\index{UART Basic@{UART Basic}!ALT\_16550\_HANDLE\_t@{ALT\_16550\_HANDLE\_t}}
\index{ALT\_16550\_HANDLE\_t@{ALT\_16550\_HANDLE\_t}!UART Basic@{UART Basic}}
\subsubsection{\texorpdfstring{ALT\_16550\_HANDLE\_t}{ALT\_16550\_HANDLE\_t}}
{\footnotesize\ttfamily typedef struct \mbox{\hyperlink{structALT__16550__HANDLE__s}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+s}}
 \mbox{\hyperlink{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t}}}

This structure is used to represent a handle to a specific U\+A\+RT on the system. The internal members are undocumented and should be not altered outside of this A\+PI. 

\subsection{Enumeration Type Documentation}
\mbox{\Hypertarget{group__UART__BASIC_gaaba218dfc8c12ed9a1204aede9a02ee7}\label{group__UART__BASIC_gaaba218dfc8c12ed9a1204aede9a02ee7}} 
\index{UART Basic@{UART Basic}!ALT\_16550\_DEVICE\_e@{ALT\_16550\_DEVICE\_e}}
\index{ALT\_16550\_DEVICE\_e@{ALT\_16550\_DEVICE\_e}!UART Basic@{UART Basic}}
\subsubsection{\texorpdfstring{ALT\_16550\_DEVICE\_e}{ALT\_16550\_DEVICE\_e}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__UART__BASIC_gaaba218dfc8c12ed9a1204aede9a02ee7}{A\+L\+T\+\_\+16550\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+e}}}

This type definition enumerates the list of U\+A\+R\+Ts available on the system. \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_16550\_DEVICE\_SOCFPGA\_UART0@{ALT\_16550\_DEVICE\_SOCFPGA\_UART0}!UART Basic@{UART Basic}}\index{UART Basic@{UART Basic}!ALT\_16550\_DEVICE\_SOCFPGA\_UART0@{ALT\_16550\_DEVICE\_SOCFPGA\_UART0}}}\mbox{\Hypertarget{group__UART__BASIC_ggaaba218dfc8c12ed9a1204aede9a02ee7a7436eecedc67b129c1e89f764a67fe59}\label{group__UART__BASIC_ggaaba218dfc8c12ed9a1204aede9a02ee7a7436eecedc67b129c1e89f764a67fe59}} 
A\+L\+T\+\_\+16550\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+S\+O\+C\+F\+P\+G\+A\+\_\+\+U\+A\+R\+T0&This option selects U\+A\+R\+T0 in the SoC F\+P\+GA. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_16550\_DEVICE\_SOCFPGA\_UART1@{ALT\_16550\_DEVICE\_SOCFPGA\_UART1}!UART Basic@{UART Basic}}\index{UART Basic@{UART Basic}!ALT\_16550\_DEVICE\_SOCFPGA\_UART1@{ALT\_16550\_DEVICE\_SOCFPGA\_UART1}}}\mbox{\Hypertarget{group__UART__BASIC_ggaaba218dfc8c12ed9a1204aede9a02ee7a318b1dfcd2b5a71bed69289443b26167}\label{group__UART__BASIC_ggaaba218dfc8c12ed9a1204aede9a02ee7a318b1dfcd2b5a71bed69289443b26167}} 
A\+L\+T\+\_\+16550\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+S\+O\+C\+F\+P\+G\+A\+\_\+\+U\+A\+R\+T1&This option selects U\+A\+R\+T1 in the SoC F\+P\+GA. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_16550\_DEVICE\_ALTERA\_16550\_UART@{ALT\_16550\_DEVICE\_ALTERA\_16550\_UART}!UART Basic@{UART Basic}}\index{UART Basic@{UART Basic}!ALT\_16550\_DEVICE\_ALTERA\_16550\_UART@{ALT\_16550\_DEVICE\_ALTERA\_16550\_UART}}}\mbox{\Hypertarget{group__UART__BASIC_ggaaba218dfc8c12ed9a1204aede9a02ee7ad8f6514887982ca58cec90ebee879abe}\label{group__UART__BASIC_ggaaba218dfc8c12ed9a1204aede9a02ee7ad8f6514887982ca58cec90ebee879abe}} 
A\+L\+T\+\_\+16550\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+\+A\+L\+T\+E\+R\+A\+\_\+16550\+\_\+\+U\+A\+RT&This option selects an Altera 16550 Compatible soft IP U\+A\+RT. The memory location of the device must be provided as part of the initialization. \\
\hline

\end{DoxyEnumFields}


\subsection{Function Documentation}
\mbox{\Hypertarget{group__UART__BASIC_ga35a81e69ac72ace9a1dd61901774b904}\label{group__UART__BASIC_ga35a81e69ac72ace9a1dd61901774b904}} 
\index{UART Basic@{UART Basic}!alt\_16550\_disable@{alt\_16550\_disable}}
\index{alt\_16550\_disable@{alt\_16550\_disable}!UART Basic@{UART Basic}}
\subsubsection{\texorpdfstring{alt\_16550\_disable()}{alt\_16550\_disable()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+16550\+\_\+disable (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t}} $\ast$}]{handle }\end{DoxyParamCaption})}

Stops the U\+A\+RT. While U\+A\+RT configuration can be done while enabled, it is not recommended.


\begin{DoxyParams}{Parameters}
{\em handle} & The U\+A\+RT device handle.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & The given U\+A\+RT device handle is invalid. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__UART__BASIC_gab7d4f69d1a4d5862955a77a4032013f7}\label{group__UART__BASIC_gab7d4f69d1a4d5862955a77a4032013f7}} 
\index{UART Basic@{UART Basic}!alt\_16550\_enable@{alt\_16550\_enable}}
\index{alt\_16550\_enable@{alt\_16550\_enable}!UART Basic@{UART Basic}}
\subsubsection{\texorpdfstring{alt\_16550\_enable()}{alt\_16550\_enable()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+16550\+\_\+enable (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t}} $\ast$}]{handle }\end{DoxyParamCaption})}

Starts the U\+A\+RT after all configuration has been completed.


\begin{DoxyParams}{Parameters}
{\em handle} & The U\+A\+RT device handle.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & The given U\+A\+RT device handle is invalid. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__UART__BASIC_gaabd5c547f257e38f90ee210febd4348b}\label{group__UART__BASIC_gaabd5c547f257e38f90ee210febd4348b}} 
\index{UART Basic@{UART Basic}!alt\_16550\_init@{alt\_16550\_init}}
\index{alt\_16550\_init@{alt\_16550\_init}!UART Basic@{UART Basic}}
\subsubsection{\texorpdfstring{alt\_16550\_init()}{alt\_16550\_init()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+16550\+\_\+init (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__UART__BASIC_ga292038e1b11e0a1f05df98abd20c819b}{A\+L\+T\+\_\+16550\+\_\+\+D\+E\+V\+I\+C\+E\+\_\+t}}}]{device,  }\item[{void $\ast$}]{location,  }\item[{\mbox{\hyperlink{group__CLK__MGR_gaa32fe6dfaa6def16098e0039eb336383}{alt\+\_\+freq\+\_\+t}}}]{clock\+\_\+freq,  }\item[{\mbox{\hyperlink{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t}} $\ast$}]{handle }\end{DoxyParamCaption})}

Performs the initialization steps needed by the U\+A\+RT. This should be the first A\+PI call made when accessing a particular U\+A\+RT

The default U\+A\+RT setting is 8 databits, no parity, 1 stopbit, and 57600 baud.

For the So\+C\+F\+P\+GA U\+A\+R\+Ts, The A\+L\+T\+\_\+\+C\+L\+K\+\_\+\+L4\+\_\+\+SP clock needs to be setup before initialization.


\begin{DoxyParams}{Parameters}
{\em device} & The U\+A\+RT device identifier.\\
\hline
{\em location} & The memory of the location for the given U\+A\+RT. For So\+C\+F\+P\+GA U\+A\+R\+Ts, this parameter is ignored.\\
\hline
{\em clock\+\_\+freq} & The clock frequency of the serial clock for the given U\+A\+RT. For So\+C\+F\+P\+GA U\+A\+R\+Ts, this paramter is ignored.\\
\hline
{\em handle} & \mbox{[}out\mbox{]} A pointer to a handle that will represent the U\+A\+RT. This handle should subsequently be used when calling other U\+A\+RT A\+P\+Is.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & The given U\+A\+RT device identifier is invalid. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+C\+LK} & The required clock is not yet setup. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__UART__BASIC_ga0124c84775e913daec8eec21ffcef4df}\label{group__UART__BASIC_ga0124c84775e913daec8eec21ffcef4df}} 
\index{UART Basic@{UART Basic}!alt\_16550\_read@{alt\_16550\_read}}
\index{alt\_16550\_read@{alt\_16550\_read}!UART Basic@{UART Basic}}
\subsubsection{\texorpdfstring{alt\_16550\_read()}{alt\_16550\_read()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+16550\+\_\+read (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t}} $\ast$}]{handle,  }\item[{char $\ast$}]{item }\end{DoxyParamCaption})}

Reads a single character from the U\+A\+RT receiver buffer. This A\+PI should only be used when F\+I\+F\+Os are disabled.


\begin{DoxyParams}{Parameters}
{\em handle} & The U\+A\+RT device handle.\\
\hline
{\em item} & \mbox{[}out\mbox{]} Pointer to an output parameter that contains the in receiver buffer of the U\+A\+RT.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & The given U\+A\+RT device handle is invalid. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__UART__BASIC_gad94c73d9f525761b4fcc3129fe08680b}\label{group__UART__BASIC_gad94c73d9f525761b4fcc3129fe08680b}} 
\index{UART Basic@{UART Basic}!alt\_16550\_reset@{alt\_16550\_reset}}
\index{alt\_16550\_reset@{alt\_16550\_reset}!UART Basic@{UART Basic}}
\subsubsection{\texorpdfstring{alt\_16550\_reset()}{alt\_16550\_reset()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+16550\+\_\+reset (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t}} $\ast$}]{handle }\end{DoxyParamCaption})}

Resets the U\+A\+RT to the default configuration. The U\+A\+RT will be reset and reinitialized.


\begin{DoxyParams}{Parameters}
{\em handle} & The U\+A\+RT device handle.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & The given U\+A\+RT device handle is invalid. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__UART__BASIC_ga58b1878dbb4dbf38bba4da52ab4d9480}\label{group__UART__BASIC_ga58b1878dbb4dbf38bba4da52ab4d9480}} 
\index{UART Basic@{UART Basic}!alt\_16550\_uninit@{alt\_16550\_uninit}}
\index{alt\_16550\_uninit@{alt\_16550\_uninit}!UART Basic@{UART Basic}}
\subsubsection{\texorpdfstring{alt\_16550\_uninit()}{alt\_16550\_uninit()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+16550\+\_\+uninit (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t}} $\ast$}]{handle }\end{DoxyParamCaption})}

Performs the uninitialization steps for the U\+A\+RT. This should be the last A\+PI call made to cleanup the U\+A\+RT.

After calling this function, the handle will need to be initialized again before being used by calling \mbox{\hyperlink{group__UART__BASIC_gaabd5c547f257e38f90ee210febd4348b}{alt\+\_\+16550\+\_\+init()}}.


\begin{DoxyParams}{Parameters}
{\em handle} & The U\+A\+RT device handle.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & The given U\+A\+RT device handle is invalid. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__UART__BASIC_gac16e07d06c432803c734854ab9789dcd}\label{group__UART__BASIC_gac16e07d06c432803c734854ab9789dcd}} 
\index{UART Basic@{UART Basic}!alt\_16550\_write@{alt\_16550\_write}}
\index{alt\_16550\_write@{alt\_16550\_write}!UART Basic@{UART Basic}}
\subsubsection{\texorpdfstring{alt\_16550\_write()}{alt\_16550\_write()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+16550\+\_\+write (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__UART__BASIC_ga4173f362f19fc04032c3859b78d78119}{A\+L\+T\+\_\+16550\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+t}} $\ast$}]{handle,  }\item[{char}]{item }\end{DoxyParamCaption})}

Writes a single character to the U\+A\+RT transmitter buffer. This A\+PI should only be used when F\+I\+F\+Os are disabled.


\begin{DoxyParams}{Parameters}
{\em handle} & The U\+A\+RT device handle.\\
\hline
{\em item} & The character to write to the transmitter buffer of the U\+A\+RT.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & The operation was successful. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & The operation failed. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+B\+A\+D\+\_\+\+A\+RG} & The given U\+A\+RT device handle is invalid. \\
\hline
\end{DoxyRetVals}
