#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xdb8d70 .scope module, "ICESTORM_LC" "ICESTORM_LC" 2 668;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "I0"
    .port_info 1 /INPUT 1 "I1"
    .port_info 2 /INPUT 1 "I2"
    .port_info 3 /INPUT 1 "I3"
    .port_info 4 /INPUT 1 "CIN"
    .port_info 5 /INPUT 1 "CLK"
    .port_info 6 /INPUT 1 "CEN"
    .port_info 7 /INPUT 1 "SR"
    .port_info 8 /OUTPUT 1 "LO"
    .port_info 9 /OUTPUT 1 "O"
    .port_info 10 /OUTPUT 1 "COUT"
P_0xd78c80 .param/l "ASYNC_SR" 0 2 678, C4<0>;
P_0xd78cc0 .param/l "CARRY_ENABLE" 0 2 675, C4<0>;
P_0xd78d00 .param/l "DFF_ENABLE" 0 2 676, C4<0>;
P_0xd78d40 .param/l "LUT_INIT" 0 2 672, C4<0000000000000000>;
P_0xd78d80 .param/l "NEG_CLK" 0 2 674, C4<0>;
P_0xd78dc0 .param/l "SET_NORESET" 0 2 677, C4<0>;
L_0xcb8ff0 .functor BUFZ 1, L_0xdeeb90, C4<0>, C4<0>, C4<0>;
o0x7f2a47e2f078 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7f2a47de60f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0xdeed60 .functor XOR 1, o0x7f2a47e2f078, L_0x7f2a47de60f0, C4<0>, C4<0>;
L_0xdeee50 .functor BUFZ 1, L_0xdeeb90, C4<0>, C4<0>, C4<0>;
o0x7f2a47e2f018 .functor BUFZ 1, C4<z>; HiZ drive
v0xd79d20_0 .net "CEN", 0 0, o0x7f2a47e2f018;  0 drivers
o0x7f2a47e2f048 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd2ee0_0 .net "CIN", 0 0, o0x7f2a47e2f048;  0 drivers
v0xdd2fa0_0 .net "CLK", 0 0, o0x7f2a47e2f078;  0 drivers
L_0x7f2a47de6018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xdd3040_0 .net "COUT", 0 0, L_0x7f2a47de6018;  1 drivers
o0x7f2a47e2f0d8 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd3100_0 .net "I0", 0 0, o0x7f2a47e2f0d8;  0 drivers
o0x7f2a47e2f108 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd31c0_0 .net "I1", 0 0, o0x7f2a47e2f108;  0 drivers
o0x7f2a47e2f138 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd3280_0 .net "I2", 0 0, o0x7f2a47e2f138;  0 drivers
o0x7f2a47e2f168 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd3340_0 .net "I3", 0 0, o0x7f2a47e2f168;  0 drivers
v0xdd3400_0 .net "LO", 0 0, L_0xcb8ff0;  1 drivers
v0xdd34c0_0 .net "O", 0 0, L_0xdeee50;  1 drivers
o0x7f2a47e2f1f8 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd3580_0 .net "SR", 0 0, o0x7f2a47e2f1f8;  0 drivers
v0xdd3640_0 .net *"_s11", 3 0, L_0xdee460;  1 drivers
v0xdd3720_0 .net *"_s15", 1 0, L_0xdee6a0;  1 drivers
v0xdd3800_0 .net *"_s17", 1 0, L_0xdee790;  1 drivers
L_0x7f2a47de6060 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0xdd38e0_0 .net/2u *"_s2", 7 0, L_0x7f2a47de6060;  1 drivers
v0xdd39c0_0 .net *"_s21", 0 0, L_0xdee9b0;  1 drivers
v0xdd3aa0_0 .net *"_s23", 0 0, L_0xdeeaf0;  1 drivers
v0xdd3b80_0 .net/2u *"_s28", 0 0, L_0x7f2a47de60f0;  1 drivers
L_0x7f2a47de60a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0xdd3c60_0 .net/2u *"_s4", 7 0, L_0x7f2a47de60a8;  1 drivers
v0xdd3d40_0 .net *"_s9", 3 0, L_0xdee370;  1 drivers
v0xdd3e20_0 .net "lut_o", 0 0, L_0xdeeb90;  1 drivers
v0xdd3ee0_0 .net "lut_s1", 1 0, L_0xdee870;  1 drivers
v0xdd3fc0_0 .net "lut_s2", 3 0, L_0xdee500;  1 drivers
v0xdd40a0_0 .net "lut_s3", 7 0, L_0xdee220;  1 drivers
v0xdd4180_0 .var "o_reg", 0 0;
v0xdd4240_0 .net "polarized_clk", 0 0, L_0xdeed60;  1 drivers
E_0xd132c0 .event posedge, v0xdd3580_0, v0xdd4240_0;
E_0xd15250 .event posedge, v0xdd4240_0;
L_0xdee220 .functor MUXZ 8, L_0x7f2a47de60a8, L_0x7f2a47de6060, o0x7f2a47e2f168, C4<>;
L_0xdee370 .part L_0xdee220, 4, 4;
L_0xdee460 .part L_0xdee220, 0, 4;
L_0xdee500 .functor MUXZ 4, L_0xdee460, L_0xdee370, o0x7f2a47e2f138, C4<>;
L_0xdee6a0 .part L_0xdee500, 2, 2;
L_0xdee790 .part L_0xdee500, 0, 2;
L_0xdee870 .functor MUXZ 2, L_0xdee790, L_0xdee6a0, o0x7f2a47e2f108, C4<>;
L_0xdee9b0 .part L_0xdee870, 1, 1;
L_0xdeeaf0 .part L_0xdee870, 0, 1;
L_0xdeeb90 .functor MUXZ 1, L_0xdeeaf0, L_0xdee9b0, o0x7f2a47e2f0d8, C4<>;
S_0xd6aeb0 .scope module, "SB_CARRY" "SB_CARRY" 2 129;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "CO"
    .port_info 1 /INPUT 1 "I0"
    .port_info 2 /INPUT 1 "I1"
    .port_info 3 /INPUT 1 "CI"
o0x7f2a47e2f768 .functor BUFZ 1, C4<z>; HiZ drive
o0x7f2a47e2f798 .functor BUFZ 1, C4<z>; HiZ drive
L_0xdeeec0 .functor AND 1, o0x7f2a47e2f768, o0x7f2a47e2f798, C4<1>, C4<1>;
L_0xdeefc0 .functor OR 1, o0x7f2a47e2f768, o0x7f2a47e2f798, C4<0>, C4<0>;
o0x7f2a47e2f708 .functor BUFZ 1, C4<z>; HiZ drive
L_0xdef100 .functor AND 1, L_0xdeefc0, o0x7f2a47e2f708, C4<1>, C4<1>;
L_0xdef1c0 .functor OR 1, L_0xdeeec0, L_0xdef100, C4<0>, C4<0>;
v0xdd4460_0 .net "CI", 0 0, o0x7f2a47e2f708;  0 drivers
v0xdd4540_0 .net "CO", 0 0, L_0xdef1c0;  1 drivers
v0xdd4600_0 .net "I0", 0 0, o0x7f2a47e2f768;  0 drivers
v0xdd46a0_0 .net "I1", 0 0, o0x7f2a47e2f798;  0 drivers
v0xdd4760_0 .net *"_s0", 0 0, L_0xdeeec0;  1 drivers
v0xdd4820_0 .net *"_s2", 0 0, L_0xdeefc0;  1 drivers
v0xdd48e0_0 .net *"_s4", 0 0, L_0xdef100;  1 drivers
S_0xda64b0 .scope module, "SB_DFF" "SB_DFF" 2 135;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "D"
o0x7f2a47e2f918 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd4a60_0 .net "C", 0 0, o0x7f2a47e2f918;  0 drivers
o0x7f2a47e2f948 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd4b40_0 .net "D", 0 0, o0x7f2a47e2f948;  0 drivers
v0xdd4c00_0 .var "Q", 0 0;
E_0xd15920 .event posedge, v0xdd4a60_0;
S_0xda5e00 .scope module, "SB_DFFE" "SB_DFFE" 2 141;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "D"
o0x7f2a47e2fa38 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd4d40_0 .net "C", 0 0, o0x7f2a47e2fa38;  0 drivers
o0x7f2a47e2fa68 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd4e20_0 .net "D", 0 0, o0x7f2a47e2fa68;  0 drivers
o0x7f2a47e2fa98 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd4ee0_0 .net "E", 0 0, o0x7f2a47e2fa98;  0 drivers
v0xdd4fb0_0 .var "Q", 0 0;
E_0xd14dd0 .event posedge, v0xdd4d40_0;
S_0xd93220 .scope module, "SB_DFFER" "SB_DFFER" 2 195;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "R"
    .port_info 4 /INPUT 1 "D"
o0x7f2a47e2fbb8 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd51a0_0 .net "C", 0 0, o0x7f2a47e2fbb8;  0 drivers
o0x7f2a47e2fbe8 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd5280_0 .net "D", 0 0, o0x7f2a47e2fbe8;  0 drivers
o0x7f2a47e2fc18 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd5340_0 .net "E", 0 0, o0x7f2a47e2fc18;  0 drivers
v0xdd53e0_0 .var "Q", 0 0;
o0x7f2a47e2fc78 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd54a0_0 .net "R", 0 0, o0x7f2a47e2fc78;  0 drivers
E_0xdd5120 .event posedge, v0xdd54a0_0, v0xdd51a0_0;
S_0xd80210 .scope module, "SB_DFFES" "SB_DFFES" 2 215;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "D"
o0x7f2a47e2fd98 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd5680_0 .net "C", 0 0, o0x7f2a47e2fd98;  0 drivers
o0x7f2a47e2fdc8 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd5760_0 .net "D", 0 0, o0x7f2a47e2fdc8;  0 drivers
o0x7f2a47e2fdf8 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd5820_0 .net "E", 0 0, o0x7f2a47e2fdf8;  0 drivers
v0xdd58c0_0 .var "Q", 0 0;
o0x7f2a47e2fe58 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd5980_0 .net "S", 0 0, o0x7f2a47e2fe58;  0 drivers
E_0xdd5600 .event posedge, v0xdd5980_0, v0xdd5680_0;
S_0xd6ff60 .scope module, "SB_DFFESR" "SB_DFFESR" 2 184;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "R"
    .port_info 4 /INPUT 1 "D"
o0x7f2a47e2ff78 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd5b60_0 .net "C", 0 0, o0x7f2a47e2ff78;  0 drivers
o0x7f2a47e2ffa8 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd5c40_0 .net "D", 0 0, o0x7f2a47e2ffa8;  0 drivers
o0x7f2a47e2ffd8 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd5d00_0 .net "E", 0 0, o0x7f2a47e2ffd8;  0 drivers
v0xdd5da0_0 .var "Q", 0 0;
o0x7f2a47e30038 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd5e60_0 .net "R", 0 0, o0x7f2a47e30038;  0 drivers
E_0xdd5ae0 .event posedge, v0xdd5b60_0;
S_0xda6c50 .scope module, "SB_DFFESS" "SB_DFFESS" 2 204;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "D"
o0x7f2a47e30158 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd6040_0 .net "C", 0 0, o0x7f2a47e30158;  0 drivers
o0x7f2a47e30188 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd6120_0 .net "D", 0 0, o0x7f2a47e30188;  0 drivers
o0x7f2a47e301b8 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd61e0_0 .net "E", 0 0, o0x7f2a47e301b8;  0 drivers
v0xdd6280_0 .var "Q", 0 0;
o0x7f2a47e30218 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd6340_0 .net "S", 0 0, o0x7f2a47e30218;  0 drivers
E_0xdd5fc0 .event posedge, v0xdd6040_0;
S_0xda6870 .scope module, "SB_DFFN" "SB_DFFN" 2 226;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "D"
o0x7f2a47e30338 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd6520_0 .net "C", 0 0, o0x7f2a47e30338;  0 drivers
o0x7f2a47e30368 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd6600_0 .net "D", 0 0, o0x7f2a47e30368;  0 drivers
v0xdd66c0_0 .var "Q", 0 0;
E_0xdd64a0 .event negedge, v0xdd6520_0;
S_0xd939c0 .scope module, "SB_DFFNE" "SB_DFFNE" 2 232;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "D"
o0x7f2a47e30458 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd6840_0 .net "C", 0 0, o0x7f2a47e30458;  0 drivers
o0x7f2a47e30488 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd6920_0 .net "D", 0 0, o0x7f2a47e30488;  0 drivers
o0x7f2a47e304b8 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd69e0_0 .net "E", 0 0, o0x7f2a47e304b8;  0 drivers
v0xdd6ab0_0 .var "Q", 0 0;
E_0xdd67e0 .event negedge, v0xdd6840_0;
S_0xd935e0 .scope module, "SB_DFFNER" "SB_DFFNER" 2 286;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "R"
    .port_info 4 /INPUT 1 "D"
o0x7f2a47e305d8 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd6ca0_0 .net "C", 0 0, o0x7f2a47e305d8;  0 drivers
o0x7f2a47e30608 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd6d80_0 .net "D", 0 0, o0x7f2a47e30608;  0 drivers
o0x7f2a47e30638 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd6e40_0 .net "E", 0 0, o0x7f2a47e30638;  0 drivers
v0xdd6ee0_0 .var "Q", 0 0;
o0x7f2a47e30698 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd6fa0_0 .net "R", 0 0, o0x7f2a47e30698;  0 drivers
E_0xdd6c20/0 .event negedge, v0xdd6ca0_0;
E_0xdd6c20/1 .event posedge, v0xdd6fa0_0;
E_0xdd6c20 .event/or E_0xdd6c20/0, E_0xdd6c20/1;
S_0xd80a40 .scope module, "SB_DFFNES" "SB_DFFNES" 2 306;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "D"
o0x7f2a47e307b8 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd7180_0 .net "C", 0 0, o0x7f2a47e307b8;  0 drivers
o0x7f2a47e307e8 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd7260_0 .net "D", 0 0, o0x7f2a47e307e8;  0 drivers
o0x7f2a47e30818 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd7320_0 .net "E", 0 0, o0x7f2a47e30818;  0 drivers
v0xdd73c0_0 .var "Q", 0 0;
o0x7f2a47e30878 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd7480_0 .net "S", 0 0, o0x7f2a47e30878;  0 drivers
E_0xdd7100/0 .event negedge, v0xdd7180_0;
E_0xdd7100/1 .event posedge, v0xdd7480_0;
E_0xdd7100 .event/or E_0xdd7100/0, E_0xdd7100/1;
S_0xd80660 .scope module, "SB_DFFNESR" "SB_DFFNESR" 2 275;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "R"
    .port_info 4 /INPUT 1 "D"
o0x7f2a47e30998 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd76b0_0 .net "C", 0 0, o0x7f2a47e30998;  0 drivers
o0x7f2a47e309c8 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd7790_0 .net "D", 0 0, o0x7f2a47e309c8;  0 drivers
o0x7f2a47e309f8 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd7850_0 .net "E", 0 0, o0x7f2a47e309f8;  0 drivers
v0xdd78f0_0 .var "Q", 0 0;
o0x7f2a47e30a58 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd79b0_0 .net "R", 0 0, o0x7f2a47e30a58;  0 drivers
E_0xdd7630 .event negedge, v0xdd76b0_0;
S_0xd7feb0 .scope module, "SB_DFFNESS" "SB_DFFNESS" 2 295;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "E"
    .port_info 3 /INPUT 1 "S"
    .port_info 4 /INPUT 1 "D"
o0x7f2a47e30b78 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd7be0_0 .net "C", 0 0, o0x7f2a47e30b78;  0 drivers
o0x7f2a47e30ba8 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd7cc0_0 .net "D", 0 0, o0x7f2a47e30ba8;  0 drivers
o0x7f2a47e30bd8 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd7d80_0 .net "E", 0 0, o0x7f2a47e30bd8;  0 drivers
v0xdd7e20_0 .var "Q", 0 0;
o0x7f2a47e30c38 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd7ee0_0 .net "S", 0 0, o0x7f2a47e30c38;  0 drivers
E_0xdd7b60 .event negedge, v0xdd7be0_0;
S_0xd7d320 .scope module, "SB_DFFNR" "SB_DFFNR" 2 248;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "R"
    .port_info 3 /INPUT 1 "D"
o0x7f2a47e30d58 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd8110_0 .net "C", 0 0, o0x7f2a47e30d58;  0 drivers
o0x7f2a47e30d88 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd81f0_0 .net "D", 0 0, o0x7f2a47e30d88;  0 drivers
v0xdd82b0_0 .var "Q", 0 0;
o0x7f2a47e30de8 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd8350_0 .net "R", 0 0, o0x7f2a47e30de8;  0 drivers
E_0xdd8090/0 .event negedge, v0xdd8110_0;
E_0xdd8090/1 .event posedge, v0xdd8350_0;
E_0xdd8090 .event/or E_0xdd8090/0, E_0xdd8090/1;
S_0xd7fa10 .scope module, "SB_DFFNS" "SB_DFFNS" 2 266;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 1 "D"
o0x7f2a47e30ed8 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd8540_0 .net "C", 0 0, o0x7f2a47e30ed8;  0 drivers
o0x7f2a47e30f08 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd8620_0 .net "D", 0 0, o0x7f2a47e30f08;  0 drivers
v0xdd86e0_0 .var "Q", 0 0;
o0x7f2a47e30f68 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd8780_0 .net "S", 0 0, o0x7f2a47e30f68;  0 drivers
E_0xdd84c0/0 .event negedge, v0xdd8540_0;
E_0xdd84c0/1 .event posedge, v0xdd8780_0;
E_0xdd84c0 .event/or E_0xdd84c0/0, E_0xdd84c0/1;
S_0xd7ecc0 .scope module, "SB_DFFNSR" "SB_DFFNSR" 2 239;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "R"
    .port_info 3 /INPUT 1 "D"
o0x7f2a47e31058 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd8970_0 .net "C", 0 0, o0x7f2a47e31058;  0 drivers
o0x7f2a47e31088 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd8a50_0 .net "D", 0 0, o0x7f2a47e31088;  0 drivers
v0xdd8b10_0 .var "Q", 0 0;
o0x7f2a47e310e8 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd8bb0_0 .net "R", 0 0, o0x7f2a47e310e8;  0 drivers
E_0xdd88f0 .event negedge, v0xdd8970_0;
S_0xd7dff0 .scope module, "SB_DFFNSS" "SB_DFFNSS" 2 257;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 1 "D"
o0x7f2a47e311d8 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd8da0_0 .net "C", 0 0, o0x7f2a47e311d8;  0 drivers
o0x7f2a47e31208 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd8e80_0 .net "D", 0 0, o0x7f2a47e31208;  0 drivers
v0xdd8f40_0 .var "Q", 0 0;
o0x7f2a47e31268 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd8fe0_0 .net "S", 0 0, o0x7f2a47e31268;  0 drivers
E_0xdd8d20 .event negedge, v0xdd8da0_0;
S_0xd78ff0 .scope module, "SB_DFFR" "SB_DFFR" 2 157;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "R"
    .port_info 3 /INPUT 1 "D"
o0x7f2a47e31358 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd91d0_0 .net "C", 0 0, o0x7f2a47e31358;  0 drivers
o0x7f2a47e31388 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd92b0_0 .net "D", 0 0, o0x7f2a47e31388;  0 drivers
v0xdd9370_0 .var "Q", 0 0;
o0x7f2a47e313e8 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd9410_0 .net "R", 0 0, o0x7f2a47e313e8;  0 drivers
E_0xdd9150 .event posedge, v0xdd9410_0, v0xdd91d0_0;
S_0xd7ab50 .scope module, "SB_DFFS" "SB_DFFS" 2 175;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 1 "D"
o0x7f2a47e314d8 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd9600_0 .net "C", 0 0, o0x7f2a47e314d8;  0 drivers
o0x7f2a47e31508 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd96e0_0 .net "D", 0 0, o0x7f2a47e31508;  0 drivers
v0xdd97a0_0 .var "Q", 0 0;
o0x7f2a47e31568 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd9840_0 .net "S", 0 0, o0x7f2a47e31568;  0 drivers
E_0xdd9580 .event posedge, v0xdd9840_0, v0xdd9600_0;
S_0xd7a770 .scope module, "SB_DFFSR" "SB_DFFSR" 2 148;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "R"
    .port_info 3 /INPUT 1 "D"
o0x7f2a47e31658 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd9a30_0 .net "C", 0 0, o0x7f2a47e31658;  0 drivers
o0x7f2a47e31688 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd9b10_0 .net "D", 0 0, o0x7f2a47e31688;  0 drivers
v0xdd9bd0_0 .var "Q", 0 0;
o0x7f2a47e316e8 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd9c70_0 .net "R", 0 0, o0x7f2a47e316e8;  0 drivers
E_0xdd99b0 .event posedge, v0xdd9a30_0;
S_0xda5a20 .scope module, "SB_DFFSS" "SB_DFFSS" 2 166;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /INPUT 1 "C"
    .port_info 2 /INPUT 1 "S"
    .port_info 3 /INPUT 1 "D"
o0x7f2a47e317d8 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd9e60_0 .net "C", 0 0, o0x7f2a47e317d8;  0 drivers
o0x7f2a47e31808 .functor BUFZ 1, C4<z>; HiZ drive
v0xdd9f40_0 .net "D", 0 0, o0x7f2a47e31808;  0 drivers
v0xdda000_0 .var "Q", 0 0;
o0x7f2a47e31868 .functor BUFZ 1, C4<z>; HiZ drive
v0xdda0a0_0 .net "S", 0 0, o0x7f2a47e31868;  0 drivers
E_0xdd9de0 .event posedge, v0xdd9e60_0;
S_0xc6cdf0 .scope module, "SB_GB" "SB_GB" 2 112;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "USER_SIGNAL_TO_GLOBAL_BUFFER"
    .port_info 1 /OUTPUT 1 "GLOBAL_BUFFER_OUTPUT"
o0x7f2a47e31988 .functor BUFZ 1, C4<z>; HiZ drive
L_0xdef300 .functor BUFZ 1, o0x7f2a47e31988, C4<0>, C4<0>, C4<0>;
v0xdda210_0 .net "GLOBAL_BUFFER_OUTPUT", 0 0, L_0xdef300;  1 drivers
v0xdda2f0_0 .net "USER_SIGNAL_TO_GLOBAL_BUFFER", 0 0, o0x7f2a47e31988;  0 drivers
S_0xd92ab0 .scope module, "SB_GB_IO" "SB_GB_IO" 2 73;
 .timescale 0 0;
    .port_info 0 /INOUT 1 "PACKAGE_PIN"
    .port_info 1 /OUTPUT 1 "GLOBAL_BUFFER_OUTPUT"
    .port_info 2 /INPUT 1 "LATCH_INPUT_VALUE"
    .port_info 3 /INPUT 1 "CLOCK_ENABLE"
    .port_info 4 /INPUT 1 "INPUT_CLK"
    .port_info 5 /INPUT 1 "OUTPUT_CLK"
    .port_info 6 /INPUT 1 "OUTPUT_ENABLE"
    .port_info 7 /INPUT 1 "D_OUT_0"
    .port_info 8 /INPUT 1 "D_OUT_1"
    .port_info 9 /OUTPUT 1 "D_IN_0"
    .port_info 10 /OUTPUT 1 "D_IN_1"
P_0xda7da0 .param/str "IO_STANDARD" 0 2 89, "SB_LVCMOS";
P_0xda7de0 .param/l "NEG_TRIGGER" 0 2 88, C4<0>;
P_0xda7e20 .param/l "PIN_TYPE" 0 2 86, C4<000000>;
P_0xda7e60 .param/l "PULLUP" 0 2 87, C4<0>;
o0x7f2a47e31bc8 .functor BUFZ 1, C4<z>; HiZ drive
L_0xdef370 .functor BUFZ 1, o0x7f2a47e31bc8, C4<0>, C4<0>, C4<0>;
o0x7f2a47e31a18 .functor BUFZ 1, C4<z>; HiZ drive
v0xddc0d0_0 .net "CLOCK_ENABLE", 0 0, o0x7f2a47e31a18;  0 drivers
v0xddc190_0 .net "D_IN_0", 0 0, L_0xdef460;  1 drivers
v0xddc230_0 .net "D_IN_1", 0 0, L_0xdef520;  1 drivers
o0x7f2a47e31aa8 .functor BUFZ 1, C4<z>; HiZ drive
v0xddc330_0 .net "D_OUT_0", 0 0, o0x7f2a47e31aa8;  0 drivers
o0x7f2a47e31ad8 .functor BUFZ 1, C4<z>; HiZ drive
v0xddc400_0 .net "D_OUT_1", 0 0, o0x7f2a47e31ad8;  0 drivers
v0xddc4a0_0 .net "GLOBAL_BUFFER_OUTPUT", 0 0, L_0xdef370;  1 drivers
o0x7f2a47e31b08 .functor BUFZ 1, C4<z>; HiZ drive
v0xddc540_0 .net "INPUT_CLK", 0 0, o0x7f2a47e31b08;  0 drivers
o0x7f2a47e31b38 .functor BUFZ 1, C4<z>; HiZ drive
v0xddc610_0 .net "LATCH_INPUT_VALUE", 0 0, o0x7f2a47e31b38;  0 drivers
o0x7f2a47e31b68 .functor BUFZ 1, C4<z>; HiZ drive
v0xddc6e0_0 .net "OUTPUT_CLK", 0 0, o0x7f2a47e31b68;  0 drivers
o0x7f2a47e31b98 .functor BUFZ 1, C4<z>; HiZ drive
v0xddc7b0_0 .net "OUTPUT_ENABLE", 0 0, o0x7f2a47e31b98;  0 drivers
v0xddc880_0 .net "PACKAGE_PIN", 0 0, o0x7f2a47e31bc8;  0 drivers
S_0xdda410 .scope module, "IO" "SB_IO" 2 98, 2 7 0, S_0xd92ab0;
 .timescale 0 0;
    .port_info 0 /INOUT 1 "PACKAGE_PIN"
    .port_info 1 /INPUT 1 "LATCH_INPUT_VALUE"
    .port_info 2 /INPUT 1 "CLOCK_ENABLE"
    .port_info 3 /INPUT 1 "INPUT_CLK"
    .port_info 4 /INPUT 1 "OUTPUT_CLK"
    .port_info 5 /INPUT 1 "OUTPUT_ENABLE"
    .port_info 6 /INPUT 1 "D_OUT_0"
    .port_info 7 /INPUT 1 "D_OUT_1"
    .port_info 8 /OUTPUT 1 "D_IN_0"
    .port_info 9 /OUTPUT 1 "D_IN_1"
P_0xdda5e0 .param/str "IO_STANDARD" 0 2 22, "SB_LVCMOS";
P_0xdda620 .param/l "NEG_TRIGGER" 0 2 21, C4<0>;
P_0xdda660 .param/l "PIN_TYPE" 0 2 19, C4<000000>;
P_0xdda6a0 .param/l "PULLUP" 0 2 20, C4<0>;
L_0xdef460 .functor BUFZ 1, v0xddb700_0, C4<0>, C4<0>, C4<0>;
L_0xdef520 .functor BUFZ 1, v0xddb7c0_0, C4<0>, C4<0>, C4<0>;
v0xddaf50_0 .net "CLOCK_ENABLE", 0 0, o0x7f2a47e31a18;  alias, 0 drivers
v0xddb010_0 .net "D_IN_0", 0 0, L_0xdef460;  alias, 1 drivers
v0xddb0d0_0 .net "D_IN_1", 0 0, L_0xdef520;  alias, 1 drivers
v0xddb170_0 .net "D_OUT_0", 0 0, o0x7f2a47e31aa8;  alias, 0 drivers
v0xddb230_0 .net "D_OUT_1", 0 0, o0x7f2a47e31ad8;  alias, 0 drivers
v0xddb340_0 .net "INPUT_CLK", 0 0, o0x7f2a47e31b08;  alias, 0 drivers
v0xddb400_0 .net "LATCH_INPUT_VALUE", 0 0, o0x7f2a47e31b38;  alias, 0 drivers
v0xddb4c0_0 .net "OUTPUT_CLK", 0 0, o0x7f2a47e31b68;  alias, 0 drivers
v0xddb580_0 .net "OUTPUT_ENABLE", 0 0, o0x7f2a47e31b98;  alias, 0 drivers
v0xddb640_0 .net "PACKAGE_PIN", 0 0, o0x7f2a47e31bc8;  alias, 0 drivers
v0xddb700_0 .var "din_0", 0 0;
v0xddb7c0_0 .var "din_1", 0 0;
v0xddb880_0 .var "din_q_0", 0 0;
v0xddb940_0 .var "din_q_1", 0 0;
v0xddba00_0 .var "dout", 0 0;
v0xddbac0_0 .var "dout_q_0", 0 0;
v0xddbb80_0 .var "dout_q_1", 0 0;
v0xddbd50_0 .var "outclk_delayed_1", 0 0;
v0xddbe10_0 .var "outclk_delayed_2", 0 0;
v0xddbed0_0 .var "outena_q", 0 0;
E_0xdda770 .event edge, v0xddbe10_0, v0xddbac0_0, v0xddbb80_0;
E_0xddaa60 .event edge, v0xddbd50_0;
E_0xddaac0 .event edge, v0xddb4c0_0;
E_0xddab20 .event edge, v0xddb400_0, v0xddb880_0, v0xddb940_0;
S_0xddabb0 .scope generate, "genblk1" "genblk1" 2 30, 2 30 0, S_0xdda410;
 .timescale 0 0;
E_0xddad80 .event posedge, v0xddb4c0_0;
E_0xddae00 .event negedge, v0xddb4c0_0;
E_0xddae60 .event negedge, v0xddb340_0;
E_0xddaec0 .event posedge, v0xddb340_0;
S_0xcbc930 .scope module, "SB_LUT4" "SB_LUT4" 2 121;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "O"
    .port_info 1 /INPUT 1 "I0"
    .port_info 2 /INPUT 1 "I1"
    .port_info 3 /INPUT 1 "I2"
    .port_info 4 /INPUT 1 "I3"
P_0xd7fb90 .param/l "LUT_INIT" 0 2 122, C4<0000000000000000>;
o0x7f2a47e321f8 .functor BUFZ 1, C4<z>; HiZ drive
v0xddc970_0 .net "I0", 0 0, o0x7f2a47e321f8;  0 drivers
o0x7f2a47e32228 .functor BUFZ 1, C4<z>; HiZ drive
v0xddca50_0 .net "I1", 0 0, o0x7f2a47e32228;  0 drivers
o0x7f2a47e32258 .functor BUFZ 1, C4<z>; HiZ drive
v0xddcb10_0 .net "I2", 0 0, o0x7f2a47e32258;  0 drivers
o0x7f2a47e32288 .functor BUFZ 1, C4<z>; HiZ drive
v0xddcbe0_0 .net "I3", 0 0, o0x7f2a47e32288;  0 drivers
v0xddcca0_0 .net "O", 0 0, L_0xdefff0;  1 drivers
L_0x7f2a47de6138 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0xddcd60_0 .net/2u *"_s0", 7 0, L_0x7f2a47de6138;  1 drivers
v0xddce40_0 .net *"_s13", 1 0, L_0xdefb00;  1 drivers
v0xddcf20_0 .net *"_s15", 1 0, L_0xdefbf0;  1 drivers
v0xddd000_0 .net *"_s19", 0 0, L_0xdefe10;  1 drivers
L_0x7f2a47de6180 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0xddd170_0 .net/2u *"_s2", 7 0, L_0x7f2a47de6180;  1 drivers
v0xddd250_0 .net *"_s21", 0 0, L_0xdeff50;  1 drivers
v0xddd330_0 .net *"_s7", 3 0, L_0xdef7d0;  1 drivers
v0xddd410_0 .net *"_s9", 3 0, L_0xdef8c0;  1 drivers
v0xddd4f0_0 .net "s1", 1 0, L_0xdefcd0;  1 drivers
v0xddd5d0_0 .net "s2", 3 0, L_0xdef960;  1 drivers
v0xddd6b0_0 .net "s3", 7 0, L_0xdef630;  1 drivers
L_0xdef630 .functor MUXZ 8, L_0x7f2a47de6180, L_0x7f2a47de6138, o0x7f2a47e32288, C4<>;
L_0xdef7d0 .part L_0xdef630, 4, 4;
L_0xdef8c0 .part L_0xdef630, 0, 4;
L_0xdef960 .functor MUXZ 4, L_0xdef8c0, L_0xdef7d0, o0x7f2a47e32258, C4<>;
L_0xdefb00 .part L_0xdef960, 2, 2;
L_0xdefbf0 .part L_0xdef960, 0, 2;
L_0xdefcd0 .functor MUXZ 2, L_0xdefbf0, L_0xdefb00, o0x7f2a47e32228, C4<>;
L_0xdefe10 .part L_0xdefcd0, 1, 1;
L_0xdeff50 .part L_0xdefcd0, 0, 1;
L_0xdefff0 .functor MUXZ 1, L_0xdeff50, L_0xdefe10, o0x7f2a47e321f8, C4<>;
S_0xcbcab0 .scope module, "SB_PLL40_2F_CORE" "SB_PLL40_2F_CORE" 2 806;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "REFERENCECLK"
    .port_info 1 /OUTPUT 1 "PLLOUTCOREA"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBALA"
    .port_info 3 /OUTPUT 1 "PLLOUTCOREB"
    .port_info 4 /OUTPUT 1 "PLLOUTGLOBALB"
    .port_info 5 /INPUT 1 "EXTFEEDBACK"
    .port_info 6 /INPUT 8 "DYNAMICDELAY"
    .port_info 7 /OUTPUT 1 "LOCK"
    .port_info 8 /INPUT 1 "BYPASS"
    .port_info 9 /INPUT 1 "RESETB"
    .port_info 10 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 11 /OUTPUT 1 "SDO"
    .port_info 12 /INPUT 1 "SDI"
    .port_info 13 /INPUT 1 "SCLK"
P_0xd24bc0 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 823, "FIXED";
P_0xd24c00 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 824, "FIXED";
P_0xd24c40 .param/l "DIVF" 0 2 831, C4<0000000>;
P_0xd24c80 .param/l "DIVQ" 0 2 832, C4<000>;
P_0xd24cc0 .param/l "DIVR" 0 2 830, C4<0000>;
P_0xd24d00 .param/l "ENABLE_ICEGATE_PORTA" 0 2 834, C4<0>;
P_0xd24d40 .param/l "ENABLE_ICEGATE_PORTB" 0 2 835, C4<0>;
P_0xd24d80 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 837, +C4<00000000000000000000000000000001>;
P_0xd24dc0 .param/l "FDA_FEEDBACK" 0 2 826, C4<0000>;
P_0xd24e00 .param/l "FDA_RELATIVE" 0 2 827, C4<0000>;
P_0xd24e40 .param/str "FEEDBACK_PATH" 0 2 822, "SIMPLE";
P_0xd24e80 .param/l "FILTER_RANGE" 0 2 833, C4<000>;
P_0xd24ec0 .param/str "PLLOUT_SELECT_PORTA" 0 2 828, "GENCLK";
P_0xd24f00 .param/str "PLLOUT_SELECT_PORTB" 0 2 829, "GENCLK";
P_0xd24f40 .param/l "SHIFTREG_DIV_MODE" 0 2 825, C4<0>;
P_0xd24f80 .param/l "TEST_MODE" 0 2 836, C4<0>;
o0x7f2a47e325e8 .functor BUFZ 1, C4<z>; HiZ drive
v0xddd830_0 .net "BYPASS", 0 0, o0x7f2a47e325e8;  0 drivers
o0x7f2a47e32618 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0xddd910_0 .net "DYNAMICDELAY", 7 0, o0x7f2a47e32618;  0 drivers
o0x7f2a47e32648 .functor BUFZ 1, C4<z>; HiZ drive
v0xddd9f0_0 .net "EXTFEEDBACK", 0 0, o0x7f2a47e32648;  0 drivers
o0x7f2a47e32678 .functor BUFZ 1, C4<z>; HiZ drive
v0xddda90_0 .net "LATCHINPUTVALUE", 0 0, o0x7f2a47e32678;  0 drivers
o0x7f2a47e326a8 .functor BUFZ 1, C4<z>; HiZ drive
v0xdddb50_0 .net "LOCK", 0 0, o0x7f2a47e326a8;  0 drivers
o0x7f2a47e326d8 .functor BUFZ 1, C4<z>; HiZ drive
v0xdddc10_0 .net "PLLOUTCOREA", 0 0, o0x7f2a47e326d8;  0 drivers
o0x7f2a47e32708 .functor BUFZ 1, C4<z>; HiZ drive
v0xdddcd0_0 .net "PLLOUTCOREB", 0 0, o0x7f2a47e32708;  0 drivers
o0x7f2a47e32738 .functor BUFZ 1, C4<z>; HiZ drive
v0xdddd90_0 .net "PLLOUTGLOBALA", 0 0, o0x7f2a47e32738;  0 drivers
o0x7f2a47e32768 .functor BUFZ 1, C4<z>; HiZ drive
v0xddde50_0 .net "PLLOUTGLOBALB", 0 0, o0x7f2a47e32768;  0 drivers
o0x7f2a47e32798 .functor BUFZ 1, C4<z>; HiZ drive
v0xdddfa0_0 .net "REFERENCECLK", 0 0, o0x7f2a47e32798;  0 drivers
o0x7f2a47e327c8 .functor BUFZ 1, C4<z>; HiZ drive
v0xdde060_0 .net "RESETB", 0 0, o0x7f2a47e327c8;  0 drivers
o0x7f2a47e327f8 .functor BUFZ 1, C4<z>; HiZ drive
v0xdde120_0 .net "SCLK", 0 0, o0x7f2a47e327f8;  0 drivers
o0x7f2a47e32828 .functor BUFZ 1, C4<z>; HiZ drive
v0xdde1e0_0 .net "SDI", 0 0, o0x7f2a47e32828;  0 drivers
o0x7f2a47e32858 .functor BUFZ 1, C4<z>; HiZ drive
v0xdde2a0_0 .net "SDO", 0 0, o0x7f2a47e32858;  0 drivers
S_0xcbf8e0 .scope module, "SB_PLL40_2F_PAD" "SB_PLL40_2F_PAD" 2 841;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PACKAGEPIN"
    .port_info 1 /OUTPUT 1 "PLLOUTCOREA"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBALA"
    .port_info 3 /OUTPUT 1 "PLLOUTCOREB"
    .port_info 4 /OUTPUT 1 "PLLOUTGLOBALB"
    .port_info 5 /INPUT 1 "EXTFEEDBACK"
    .port_info 6 /INPUT 8 "DYNAMICDELAY"
    .port_info 7 /OUTPUT 1 "LOCK"
    .port_info 8 /INPUT 1 "BYPASS"
    .port_info 9 /INPUT 1 "RESETB"
    .port_info 10 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 11 /OUTPUT 1 "SDO"
    .port_info 12 /INPUT 1 "SDI"
    .port_info 13 /INPUT 1 "SCLK"
P_0xdb9c50 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 858, "FIXED";
P_0xdb9c90 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 859, "FIXED";
P_0xdb9cd0 .param/l "DIVF" 0 2 866, C4<0000000>;
P_0xdb9d10 .param/l "DIVQ" 0 2 867, C4<000>;
P_0xdb9d50 .param/l "DIVR" 0 2 865, C4<0000>;
P_0xdb9d90 .param/l "ENABLE_ICEGATE_PORTA" 0 2 869, C4<0>;
P_0xdb9dd0 .param/l "ENABLE_ICEGATE_PORTB" 0 2 870, C4<0>;
P_0xdb9e10 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 872, +C4<00000000000000000000000000000001>;
P_0xdb9e50 .param/l "FDA_FEEDBACK" 0 2 861, C4<0000>;
P_0xdb9e90 .param/l "FDA_RELATIVE" 0 2 862, C4<0000>;
P_0xdb9ed0 .param/str "FEEDBACK_PATH" 0 2 857, "SIMPLE";
P_0xdb9f10 .param/l "FILTER_RANGE" 0 2 868, C4<000>;
P_0xdb9f50 .param/str "PLLOUT_SELECT_PORTA" 0 2 863, "GENCLK";
P_0xdb9f90 .param/str "PLLOUT_SELECT_PORTB" 0 2 864, "GENCLK";
P_0xdb9fd0 .param/l "SHIFTREG_DIV_MODE" 0 2 860, C4<00>;
P_0xdba010 .param/l "TEST_MODE" 0 2 871, C4<0>;
o0x7f2a47e32b28 .functor BUFZ 1, C4<z>; HiZ drive
v0xdde5a0_0 .net "BYPASS", 0 0, o0x7f2a47e32b28;  0 drivers
o0x7f2a47e32b58 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0xdde680_0 .net "DYNAMICDELAY", 7 0, o0x7f2a47e32b58;  0 drivers
o0x7f2a47e32b88 .functor BUFZ 1, C4<z>; HiZ drive
v0xdde760_0 .net "EXTFEEDBACK", 0 0, o0x7f2a47e32b88;  0 drivers
o0x7f2a47e32bb8 .functor BUFZ 1, C4<z>; HiZ drive
v0xdde800_0 .net "LATCHINPUTVALUE", 0 0, o0x7f2a47e32bb8;  0 drivers
o0x7f2a47e32be8 .functor BUFZ 1, C4<z>; HiZ drive
v0xdde8c0_0 .net "LOCK", 0 0, o0x7f2a47e32be8;  0 drivers
o0x7f2a47e32c18 .functor BUFZ 1, C4<z>; HiZ drive
v0xdde980_0 .net "PACKAGEPIN", 0 0, o0x7f2a47e32c18;  0 drivers
o0x7f2a47e32c48 .functor BUFZ 1, C4<z>; HiZ drive
v0xddea40_0 .net "PLLOUTCOREA", 0 0, o0x7f2a47e32c48;  0 drivers
o0x7f2a47e32c78 .functor BUFZ 1, C4<z>; HiZ drive
v0xddeb00_0 .net "PLLOUTCOREB", 0 0, o0x7f2a47e32c78;  0 drivers
o0x7f2a47e32ca8 .functor BUFZ 1, C4<z>; HiZ drive
v0xddebc0_0 .net "PLLOUTGLOBALA", 0 0, o0x7f2a47e32ca8;  0 drivers
o0x7f2a47e32cd8 .functor BUFZ 1, C4<z>; HiZ drive
v0xdded10_0 .net "PLLOUTGLOBALB", 0 0, o0x7f2a47e32cd8;  0 drivers
o0x7f2a47e32d08 .functor BUFZ 1, C4<z>; HiZ drive
v0xddedd0_0 .net "RESETB", 0 0, o0x7f2a47e32d08;  0 drivers
o0x7f2a47e32d38 .functor BUFZ 1, C4<z>; HiZ drive
v0xddee90_0 .net "SCLK", 0 0, o0x7f2a47e32d38;  0 drivers
o0x7f2a47e32d68 .functor BUFZ 1, C4<z>; HiZ drive
v0xddef50_0 .net "SDI", 0 0, o0x7f2a47e32d68;  0 drivers
o0x7f2a47e32d98 .functor BUFZ 1, C4<z>; HiZ drive
v0xddf010_0 .net "SDO", 0 0, o0x7f2a47e32d98;  0 drivers
S_0xcbfa60 .scope module, "SB_PLL40_2_PAD" "SB_PLL40_2_PAD" 2 772;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PACKAGEPIN"
    .port_info 1 /OUTPUT 1 "PLLOUTCOREA"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBALA"
    .port_info 3 /OUTPUT 1 "PLLOUTCOREB"
    .port_info 4 /OUTPUT 1 "PLLOUTGLOBALB"
    .port_info 5 /INPUT 1 "EXTFEEDBACK"
    .port_info 6 /INPUT 8 "DYNAMICDELAY"
    .port_info 7 /OUTPUT 1 "LOCK"
    .port_info 8 /INPUT 1 "BYPASS"
    .port_info 9 /INPUT 1 "RESETB"
    .port_info 10 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 11 /OUTPUT 1 "SDO"
    .port_info 12 /INPUT 1 "SDI"
    .port_info 13 /INPUT 1 "SCLK"
P_0xd165d0 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 789, "FIXED";
P_0xd16610 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 790, "FIXED";
P_0xd16650 .param/l "DIVF" 0 2 796, C4<0000000>;
P_0xd16690 .param/l "DIVQ" 0 2 797, C4<000>;
P_0xd166d0 .param/l "DIVR" 0 2 795, C4<0000>;
P_0xd16710 .param/l "ENABLE_ICEGATE_PORTA" 0 2 799, C4<0>;
P_0xd16750 .param/l "ENABLE_ICEGATE_PORTB" 0 2 800, C4<0>;
P_0xd16790 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 802, +C4<00000000000000000000000000000001>;
P_0xd167d0 .param/l "FDA_FEEDBACK" 0 2 792, C4<0000>;
P_0xd16810 .param/l "FDA_RELATIVE" 0 2 793, C4<0000>;
P_0xd16850 .param/str "FEEDBACK_PATH" 0 2 788, "SIMPLE";
P_0xd16890 .param/l "FILTER_RANGE" 0 2 798, C4<000>;
P_0xd168d0 .param/str "PLLOUT_SELECT_PORTB" 0 2 794, "GENCLK";
P_0xd16910 .param/l "SHIFTREG_DIV_MODE" 0 2 791, C4<0>;
P_0xd16950 .param/l "TEST_MODE" 0 2 801, C4<0>;
o0x7f2a47e33068 .functor BUFZ 1, C4<z>; HiZ drive
v0xddf290_0 .net "BYPASS", 0 0, o0x7f2a47e33068;  0 drivers
o0x7f2a47e33098 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0xddf370_0 .net "DYNAMICDELAY", 7 0, o0x7f2a47e33098;  0 drivers
o0x7f2a47e330c8 .functor BUFZ 1, C4<z>; HiZ drive
v0xddf450_0 .net "EXTFEEDBACK", 0 0, o0x7f2a47e330c8;  0 drivers
o0x7f2a47e330f8 .functor BUFZ 1, C4<z>; HiZ drive
v0xddf4f0_0 .net "LATCHINPUTVALUE", 0 0, o0x7f2a47e330f8;  0 drivers
o0x7f2a47e33128 .functor BUFZ 1, C4<z>; HiZ drive
v0xddf5b0_0 .net "LOCK", 0 0, o0x7f2a47e33128;  0 drivers
o0x7f2a47e33158 .functor BUFZ 1, C4<z>; HiZ drive
v0xddf670_0 .net "PACKAGEPIN", 0 0, o0x7f2a47e33158;  0 drivers
o0x7f2a47e33188 .functor BUFZ 1, C4<z>; HiZ drive
v0xddf730_0 .net "PLLOUTCOREA", 0 0, o0x7f2a47e33188;  0 drivers
o0x7f2a47e331b8 .functor BUFZ 1, C4<z>; HiZ drive
v0xddf7f0_0 .net "PLLOUTCOREB", 0 0, o0x7f2a47e331b8;  0 drivers
o0x7f2a47e331e8 .functor BUFZ 1, C4<z>; HiZ drive
v0xddf8b0_0 .net "PLLOUTGLOBALA", 0 0, o0x7f2a47e331e8;  0 drivers
o0x7f2a47e33218 .functor BUFZ 1, C4<z>; HiZ drive
v0xddf970_0 .net "PLLOUTGLOBALB", 0 0, o0x7f2a47e33218;  0 drivers
o0x7f2a47e33248 .functor BUFZ 1, C4<z>; HiZ drive
v0xddfa30_0 .net "RESETB", 0 0, o0x7f2a47e33248;  0 drivers
o0x7f2a47e33278 .functor BUFZ 1, C4<z>; HiZ drive
v0xddfaf0_0 .net "SCLK", 0 0, o0x7f2a47e33278;  0 drivers
o0x7f2a47e332a8 .functor BUFZ 1, C4<z>; HiZ drive
v0xddfbb0_0 .net "SDI", 0 0, o0x7f2a47e332a8;  0 drivers
o0x7f2a47e332d8 .functor BUFZ 1, C4<z>; HiZ drive
v0xddfc70_0 .net "SDO", 0 0, o0x7f2a47e332d8;  0 drivers
S_0xcc0800 .scope module, "SB_PLL40_CORE" "SB_PLL40_CORE" 2 710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "REFERENCECLK"
    .port_info 1 /OUTPUT 1 "PLLOUTCORE"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBAL"
    .port_info 3 /INPUT 1 "EXTFEEDBACK"
    .port_info 4 /INPUT 8 "DYNAMICDELAY"
    .port_info 5 /OUTPUT 1 "LOCK"
    .port_info 6 /INPUT 1 "BYPASS"
    .port_info 7 /INPUT 1 "RESETB"
    .port_info 8 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 9 /OUTPUT 1 "SDO"
    .port_info 10 /INPUT 1 "SDI"
    .port_info 11 /INPUT 1 "SCLK"
P_0xcc8270 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 725, "FIXED";
P_0xcc82b0 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 726, "FIXED";
P_0xcc82f0 .param/l "DIVF" 0 2 732, C4<0000000>;
P_0xcc8330 .param/l "DIVQ" 0 2 733, C4<000>;
P_0xcc8370 .param/l "DIVR" 0 2 731, C4<0000>;
P_0xcc83b0 .param/l "ENABLE_ICEGATE" 0 2 735, C4<0>;
P_0xcc83f0 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 737, +C4<00000000000000000000000000000001>;
P_0xcc8430 .param/l "FDA_FEEDBACK" 0 2 728, C4<0000>;
P_0xcc8470 .param/l "FDA_RELATIVE" 0 2 729, C4<0000>;
P_0xcc84b0 .param/str "FEEDBACK_PATH" 0 2 724, "SIMPLE";
P_0xcc84f0 .param/l "FILTER_RANGE" 0 2 734, C4<000>;
P_0xcc8530 .param/str "PLLOUT_SELECT" 0 2 730, "GENCLK";
P_0xcc8570 .param/l "SHIFTREG_DIV_MODE" 0 2 727, C4<0>;
P_0xcc85b0 .param/l "TEST_MODE" 0 2 736, C4<0>;
o0x7f2a47e335a8 .functor BUFZ 1, C4<z>; HiZ drive
v0xddff70_0 .net "BYPASS", 0 0, o0x7f2a47e335a8;  0 drivers
o0x7f2a47e335d8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0xde0050_0 .net "DYNAMICDELAY", 7 0, o0x7f2a47e335d8;  0 drivers
o0x7f2a47e33608 .functor BUFZ 1, C4<z>; HiZ drive
v0xde0130_0 .net "EXTFEEDBACK", 0 0, o0x7f2a47e33608;  0 drivers
o0x7f2a47e33638 .functor BUFZ 1, C4<z>; HiZ drive
v0xde01d0_0 .net "LATCHINPUTVALUE", 0 0, o0x7f2a47e33638;  0 drivers
o0x7f2a47e33668 .functor BUFZ 1, C4<z>; HiZ drive
v0xde0290_0 .net "LOCK", 0 0, o0x7f2a47e33668;  0 drivers
o0x7f2a47e33698 .functor BUFZ 1, C4<z>; HiZ drive
v0xde0350_0 .net "PLLOUTCORE", 0 0, o0x7f2a47e33698;  0 drivers
o0x7f2a47e336c8 .functor BUFZ 1, C4<z>; HiZ drive
v0xde0410_0 .net "PLLOUTGLOBAL", 0 0, o0x7f2a47e336c8;  0 drivers
o0x7f2a47e336f8 .functor BUFZ 1, C4<z>; HiZ drive
v0xde04d0_0 .net "REFERENCECLK", 0 0, o0x7f2a47e336f8;  0 drivers
o0x7f2a47e33728 .functor BUFZ 1, C4<z>; HiZ drive
v0xde0590_0 .net "RESETB", 0 0, o0x7f2a47e33728;  0 drivers
o0x7f2a47e33758 .functor BUFZ 1, C4<z>; HiZ drive
v0xde0650_0 .net "SCLK", 0 0, o0x7f2a47e33758;  0 drivers
o0x7f2a47e33788 .functor BUFZ 1, C4<z>; HiZ drive
v0xde0710_0 .net "SDI", 0 0, o0x7f2a47e33788;  0 drivers
o0x7f2a47e337b8 .functor BUFZ 1, C4<z>; HiZ drive
v0xde07d0_0 .net "SDO", 0 0, o0x7f2a47e337b8;  0 drivers
S_0xcc0980 .scope module, "SB_PLL40_PAD" "SB_PLL40_PAD" 2 741;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PACKAGEPIN"
    .port_info 1 /OUTPUT 1 "PLLOUTCORE"
    .port_info 2 /OUTPUT 1 "PLLOUTGLOBAL"
    .port_info 3 /INPUT 1 "EXTFEEDBACK"
    .port_info 4 /INPUT 8 "DYNAMICDELAY"
    .port_info 5 /OUTPUT 1 "LOCK"
    .port_info 6 /INPUT 1 "BYPASS"
    .port_info 7 /INPUT 1 "RESETB"
    .port_info 8 /INPUT 1 "LATCHINPUTVALUE"
    .port_info 9 /OUTPUT 1 "SDO"
    .port_info 10 /INPUT 1 "SDI"
    .port_info 11 /INPUT 1 "SCLK"
P_0xccb220 .param/str "DELAY_ADJUSTMENT_MODE_FEEDBACK" 0 2 756, "FIXED";
P_0xccb260 .param/str "DELAY_ADJUSTMENT_MODE_RELATIVE" 0 2 757, "FIXED";
P_0xccb2a0 .param/l "DIVF" 0 2 763, C4<0000000>;
P_0xccb2e0 .param/l "DIVQ" 0 2 764, C4<000>;
P_0xccb320 .param/l "DIVR" 0 2 762, C4<0000>;
P_0xccb360 .param/l "ENABLE_ICEGATE" 0 2 766, C4<0>;
P_0xccb3a0 .param/l "EXTERNAL_DIVIDE_FACTOR" 0 2 768, +C4<00000000000000000000000000000001>;
P_0xccb3e0 .param/l "FDA_FEEDBACK" 0 2 759, C4<0000>;
P_0xccb420 .param/l "FDA_RELATIVE" 0 2 760, C4<0000>;
P_0xccb460 .param/str "FEEDBACK_PATH" 0 2 755, "SIMPLE";
P_0xccb4a0 .param/l "FILTER_RANGE" 0 2 765, C4<000>;
P_0xccb4e0 .param/str "PLLOUT_SELECT" 0 2 761, "GENCLK";
P_0xccb520 .param/l "SHIFTREG_DIV_MODE" 0 2 758, C4<0>;
P_0xccb560 .param/l "TEST_MODE" 0 2 767, C4<0>;
o0x7f2a47e33a28 .functor BUFZ 1, C4<z>; HiZ drive
v0xde0a10_0 .net "BYPASS", 0 0, o0x7f2a47e33a28;  0 drivers
o0x7f2a47e33a58 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0xde0af0_0 .net "DYNAMICDELAY", 7 0, o0x7f2a47e33a58;  0 drivers
o0x7f2a47e33a88 .functor BUFZ 1, C4<z>; HiZ drive
v0xde0bd0_0 .net "EXTFEEDBACK", 0 0, o0x7f2a47e33a88;  0 drivers
o0x7f2a47e33ab8 .functor BUFZ 1, C4<z>; HiZ drive
v0xde0c70_0 .net "LATCHINPUTVALUE", 0 0, o0x7f2a47e33ab8;  0 drivers
o0x7f2a47e33ae8 .functor BUFZ 1, C4<z>; HiZ drive
v0xde0d30_0 .net "LOCK", 0 0, o0x7f2a47e33ae8;  0 drivers
o0x7f2a47e33b18 .functor BUFZ 1, C4<z>; HiZ drive
v0xde0df0_0 .net "PACKAGEPIN", 0 0, o0x7f2a47e33b18;  0 drivers
o0x7f2a47e33b48 .functor BUFZ 1, C4<z>; HiZ drive
v0xde0eb0_0 .net "PLLOUTCORE", 0 0, o0x7f2a47e33b48;  0 drivers
o0x7f2a47e33b78 .functor BUFZ 1, C4<z>; HiZ drive
v0xde0f70_0 .net "PLLOUTGLOBAL", 0 0, o0x7f2a47e33b78;  0 drivers
o0x7f2a47e33ba8 .functor BUFZ 1, C4<z>; HiZ drive
v0xde1030_0 .net "RESETB", 0 0, o0x7f2a47e33ba8;  0 drivers
o0x7f2a47e33bd8 .functor BUFZ 1, C4<z>; HiZ drive
v0xde1180_0 .net "SCLK", 0 0, o0x7f2a47e33bd8;  0 drivers
o0x7f2a47e33c08 .functor BUFZ 1, C4<z>; HiZ drive
v0xde1240_0 .net "SDI", 0 0, o0x7f2a47e33c08;  0 drivers
o0x7f2a47e33c38 .functor BUFZ 1, C4<z>; HiZ drive
v0xde1300_0 .net "SDO", 0 0, o0x7f2a47e33c38;  0 drivers
S_0xcc6b20 .scope module, "SB_RAM40_4KNR" "SB_RAM40_4KNR" 2 480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLKN"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLK"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0xdba060 .param/l "INIT_0" 0 2 491, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xdba0a0 .param/l "INIT_1" 0 2 492, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xdba0e0 .param/l "INIT_2" 0 2 493, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xdba120 .param/l "INIT_3" 0 2 494, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xdba160 .param/l "INIT_4" 0 2 495, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xdba1a0 .param/l "INIT_5" 0 2 496, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xdba1e0 .param/l "INIT_6" 0 2 497, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xdba220 .param/l "INIT_7" 0 2 498, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xdba260 .param/l "INIT_8" 0 2 499, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xdba2a0 .param/l "INIT_9" 0 2 500, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xdba2e0 .param/l "INIT_A" 0 2 501, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xdba320 .param/l "INIT_B" 0 2 502, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xdba360 .param/l "INIT_C" 0 2 503, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xdba3a0 .param/l "INIT_D" 0 2 504, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xdba3e0 .param/l "INIT_E" 0 2 505, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xdba420 .param/l "INIT_F" 0 2 506, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xdba460 .param/l "READ_MODE" 0 2 489, +C4<00000000000000000000000000000000>;
P_0xdba4a0 .param/l "WRITE_MODE" 0 2 488, +C4<00000000000000000000000000000000>;
o0x7f2a47e343b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0xe003c0 .functor NOT 1, o0x7f2a47e343b8, C4<0>, C4<0>, C4<0>;
o0x7f2a47e33ea8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0xde4d20_0 .net "MASK", 15 0, o0x7f2a47e33ea8;  0 drivers
o0x7f2a47e33ed8 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0xde4e00_0 .net "RADDR", 10 0, o0x7f2a47e33ed8;  0 drivers
o0x7f2a47e33f38 .functor BUFZ 1, C4<z>; HiZ drive
v0xde4ed0_0 .net "RCLKE", 0 0, o0x7f2a47e33f38;  0 drivers
v0xde4fd0_0 .net "RCLKN", 0 0, o0x7f2a47e343b8;  0 drivers
v0xde5070_0 .net "RDATA", 15 0, L_0xe00300;  1 drivers
o0x7f2a47e33fc8 .functor BUFZ 1, C4<z>; HiZ drive
v0xde5110_0 .net "RE", 0 0, o0x7f2a47e33fc8;  0 drivers
o0x7f2a47e34028 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0xde51e0_0 .net "WADDR", 10 0, o0x7f2a47e34028;  0 drivers
o0x7f2a47e34058 .functor BUFZ 1, C4<z>; HiZ drive
v0xde52b0_0 .net "WCLK", 0 0, o0x7f2a47e34058;  0 drivers
o0x7f2a47e34088 .functor BUFZ 1, C4<z>; HiZ drive
v0xde5380_0 .net "WCLKE", 0 0, o0x7f2a47e34088;  0 drivers
o0x7f2a47e340b8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0xde5450_0 .net "WDATA", 15 0, o0x7f2a47e340b8;  0 drivers
o0x7f2a47e34118 .functor BUFZ 1, C4<z>; HiZ drive
v0xde5520_0 .net "WE", 0 0, o0x7f2a47e34118;  0 drivers
S_0xde1540 .scope module, "RAM" "SB_RAM40_4K" 2 527, 2 317 0, S_0xcc6b20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLK"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLK"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0xde16e0 .param/l "INIT_0" 0 2 332, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xde1720 .param/l "INIT_1" 0 2 333, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xde1760 .param/l "INIT_2" 0 2 334, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xde17a0 .param/l "INIT_3" 0 2 335, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xde17e0 .param/l "INIT_4" 0 2 336, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xde1820 .param/l "INIT_5" 0 2 337, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xde1860 .param/l "INIT_6" 0 2 338, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xde18a0 .param/l "INIT_7" 0 2 339, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xde18e0 .param/l "INIT_8" 0 2 340, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xde1920 .param/l "INIT_9" 0 2 341, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xde1960 .param/l "INIT_A" 0 2 342, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xde19a0 .param/l "INIT_B" 0 2 343, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xde19e0 .param/l "INIT_C" 0 2 344, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xde1a20 .param/l "INIT_D" 0 2 345, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xde1a60 .param/l "INIT_E" 0 2 346, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xde1aa0 .param/l "INIT_F" 0 2 347, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xde1ae0 .param/l "READ_MODE" 0 2 330, +C4<00000000000000000000000000000000>;
P_0xde1b20 .param/l "WRITE_MODE" 0 2 329, +C4<00000000000000000000000000000000>;
v0xde3c70_0 .net "MASK", 15 0, o0x7f2a47e33ea8;  alias, 0 drivers
v0xde3d30_0 .net "RADDR", 10 0, o0x7f2a47e33ed8;  alias, 0 drivers
v0xde3e10_0 .net "RCLK", 0 0, L_0xe003c0;  1 drivers
v0xde3ee0_0 .net "RCLKE", 0 0, o0x7f2a47e33f38;  alias, 0 drivers
v0xde3fa0_0 .net "RDATA", 15 0, L_0xe00300;  alias, 1 drivers
v0xde40d0_0 .var "RDATA_I", 15 0;
v0xde41b0_0 .net "RE", 0 0, o0x7f2a47e33fc8;  alias, 0 drivers
L_0x7f2a47de61c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0xde4270_0 .net "RMASK_I", 15 0, L_0x7f2a47de61c8;  1 drivers
v0xde4350_0 .net "WADDR", 10 0, o0x7f2a47e34028;  alias, 0 drivers
v0xde4430_0 .net "WCLK", 0 0, o0x7f2a47e34058;  alias, 0 drivers
v0xde44f0_0 .net "WCLKE", 0 0, o0x7f2a47e34088;  alias, 0 drivers
v0xde45b0_0 .net "WDATA", 15 0, o0x7f2a47e340b8;  alias, 0 drivers
v0xde4690_0 .net "WDATA_I", 15 0, L_0xe00240;  1 drivers
v0xde4770_0 .net "WE", 0 0, o0x7f2a47e34118;  alias, 0 drivers
v0xde4830_0 .net "WMASK_I", 15 0, L_0xdf0170;  1 drivers
v0xde4910_0 .var/i "i", 31 0;
v0xde49f0 .array "memory", 255 0, 15 0;
E_0xde33e0 .event posedge, v0xde3e10_0;
E_0xde3460 .event posedge, v0xde4430_0;
S_0xde34c0 .scope generate, "genblk1" "genblk1" 2 357, 2 357 0, S_0xde1540;
 .timescale 0 0;
L_0xdf0170 .functor BUFZ 16, o0x7f2a47e33ea8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0xde36b0 .scope generate, "genblk2" "genblk2" 2 378, 2 378 0, S_0xde1540;
 .timescale 0 0;
S_0xde38a0 .scope generate, "genblk3" "genblk3" 2 399, 2 399 0, S_0xde1540;
 .timescale 0 0;
L_0xe00240 .functor BUFZ 16, o0x7f2a47e340b8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0xde3aa0 .scope generate, "genblk4" "genblk4" 2 418, 2 418 0, S_0xde1540;
 .timescale 0 0;
L_0xe00300 .functor BUFZ 16, v0xde40d0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0xcb71a0 .scope module, "SB_RAM40_4KNRNW" "SB_RAM40_4KNRNW" 2 604;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLKN"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLKN"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0xdba900 .param/l "INIT_0" 0 2 615, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xdba940 .param/l "INIT_1" 0 2 616, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xdba980 .param/l "INIT_2" 0 2 617, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xdba9c0 .param/l "INIT_3" 0 2 618, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xdbaa00 .param/l "INIT_4" 0 2 619, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xdbaa40 .param/l "INIT_5" 0 2 620, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xdbaa80 .param/l "INIT_6" 0 2 621, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xdbaac0 .param/l "INIT_7" 0 2 622, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xdbab00 .param/l "INIT_8" 0 2 623, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xdbab40 .param/l "INIT_9" 0 2 624, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xdbab80 .param/l "INIT_A" 0 2 625, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xdbabc0 .param/l "INIT_B" 0 2 626, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xdbac00 .param/l "INIT_C" 0 2 627, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xdbac40 .param/l "INIT_D" 0 2 628, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xdbac80 .param/l "INIT_E" 0 2 629, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xdbacc0 .param/l "INIT_F" 0 2 630, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xdbad00 .param/l "READ_MODE" 0 2 613, +C4<00000000000000000000000000000000>;
P_0xdbad40 .param/l "WRITE_MODE" 0 2 612, +C4<00000000000000000000000000000000>;
o0x7f2a47e34b08 .functor BUFZ 1, C4<z>; HiZ drive
L_0xe006d0 .functor NOT 1, o0x7f2a47e34b08, C4<0>, C4<0>, C4<0>;
o0x7f2a47e34b38 .functor BUFZ 1, C4<z>; HiZ drive
L_0xe00770 .functor NOT 1, o0x7f2a47e34b38, C4<0>, C4<0>, C4<0>;
o0x7f2a47e345f8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0xde8f00_0 .net "MASK", 15 0, o0x7f2a47e345f8;  0 drivers
o0x7f2a47e34628 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0xde8fe0_0 .net "RADDR", 10 0, o0x7f2a47e34628;  0 drivers
o0x7f2a47e34688 .functor BUFZ 1, C4<z>; HiZ drive
v0xde90b0_0 .net "RCLKE", 0 0, o0x7f2a47e34688;  0 drivers
v0xde91b0_0 .net "RCLKN", 0 0, o0x7f2a47e34b08;  0 drivers
v0xde9250_0 .net "RDATA", 15 0, L_0xe00610;  1 drivers
o0x7f2a47e34718 .functor BUFZ 1, C4<z>; HiZ drive
v0xde92f0_0 .net "RE", 0 0, o0x7f2a47e34718;  0 drivers
o0x7f2a47e34778 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0xde93c0_0 .net "WADDR", 10 0, o0x7f2a47e34778;  0 drivers
o0x7f2a47e347d8 .functor BUFZ 1, C4<z>; HiZ drive
v0xde9490_0 .net "WCLKE", 0 0, o0x7f2a47e347d8;  0 drivers
v0xde9560_0 .net "WCLKN", 0 0, o0x7f2a47e34b38;  0 drivers
o0x7f2a47e34808 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0xde9600_0 .net "WDATA", 15 0, o0x7f2a47e34808;  0 drivers
o0x7f2a47e34868 .functor BUFZ 1, C4<z>; HiZ drive
v0xde96d0_0 .net "WE", 0 0, o0x7f2a47e34868;  0 drivers
S_0xde5690 .scope module, "RAM" "SB_RAM40_4K" 2 651, 2 317 0, S_0xcb71a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLK"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLK"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0xde5830 .param/l "INIT_0" 0 2 332, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xde5870 .param/l "INIT_1" 0 2 333, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xde58b0 .param/l "INIT_2" 0 2 334, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xde58f0 .param/l "INIT_3" 0 2 335, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xde5930 .param/l "INIT_4" 0 2 336, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xde5970 .param/l "INIT_5" 0 2 337, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xde59b0 .param/l "INIT_6" 0 2 338, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xde59f0 .param/l "INIT_7" 0 2 339, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xde5a30 .param/l "INIT_8" 0 2 340, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xde5a70 .param/l "INIT_9" 0 2 341, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xde5ab0 .param/l "INIT_A" 0 2 342, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xde5af0 .param/l "INIT_B" 0 2 343, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xde5b30 .param/l "INIT_C" 0 2 344, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xde5b70 .param/l "INIT_D" 0 2 345, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xde5bb0 .param/l "INIT_E" 0 2 346, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xde5bf0 .param/l "INIT_F" 0 2 347, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xde5c30 .param/l "READ_MODE" 0 2 330, +C4<00000000000000000000000000000000>;
P_0xde5c70 .param/l "WRITE_MODE" 0 2 329, +C4<00000000000000000000000000000000>;
v0xde7df0_0 .net "MASK", 15 0, o0x7f2a47e345f8;  alias, 0 drivers
v0xde7eb0_0 .net "RADDR", 10 0, o0x7f2a47e34628;  alias, 0 drivers
v0xde7f90_0 .net "RCLK", 0 0, L_0xe006d0;  1 drivers
v0xde8060_0 .net "RCLKE", 0 0, o0x7f2a47e34688;  alias, 0 drivers
v0xde8120_0 .net "RDATA", 15 0, L_0xe00610;  alias, 1 drivers
v0xde8250_0 .var "RDATA_I", 15 0;
v0xde8330_0 .net "RE", 0 0, o0x7f2a47e34718;  alias, 0 drivers
L_0x7f2a47de6210 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0xde83f0_0 .net "RMASK_I", 15 0, L_0x7f2a47de6210;  1 drivers
v0xde84d0_0 .net "WADDR", 10 0, o0x7f2a47e34778;  alias, 0 drivers
v0xde85b0_0 .net "WCLK", 0 0, L_0xe00770;  1 drivers
v0xde8670_0 .net "WCLKE", 0 0, o0x7f2a47e347d8;  alias, 0 drivers
v0xde8730_0 .net "WDATA", 15 0, o0x7f2a47e34808;  alias, 0 drivers
v0xde8810_0 .net "WDATA_I", 15 0, L_0xe00520;  1 drivers
v0xde88f0_0 .net "WE", 0 0, o0x7f2a47e34868;  alias, 0 drivers
v0xde89b0_0 .net "WMASK_I", 15 0, L_0xe00430;  1 drivers
v0xde8a90_0 .var/i "i", 31 0;
v0xde8b70 .array "memory", 255 0, 15 0;
E_0xde7560 .event posedge, v0xde7f90_0;
E_0xde75e0 .event posedge, v0xde85b0_0;
S_0xde7640 .scope generate, "genblk1" "genblk1" 2 357, 2 357 0, S_0xde5690;
 .timescale 0 0;
L_0xe00430 .functor BUFZ 16, o0x7f2a47e345f8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0xde7830 .scope generate, "genblk2" "genblk2" 2 378, 2 378 0, S_0xde5690;
 .timescale 0 0;
S_0xde7a20 .scope generate, "genblk3" "genblk3" 2 399, 2 399 0, S_0xde5690;
 .timescale 0 0;
L_0xe00520 .functor BUFZ 16, o0x7f2a47e34808, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0xde7c20 .scope generate, "genblk4" "genblk4" 2 418, 2 418 0, S_0xde5690;
 .timescale 0 0;
L_0xe00610 .functor BUFZ 16, v0xde8250_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0xd25600 .scope module, "SB_RAM40_4KNW" "SB_RAM40_4KNW" 2 542;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLK"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLKN"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0xdbad90 .param/l "INIT_0" 0 2 553, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xdbadd0 .param/l "INIT_1" 0 2 554, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xdbae10 .param/l "INIT_2" 0 2 555, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xdbae50 .param/l "INIT_3" 0 2 556, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xdbae90 .param/l "INIT_4" 0 2 557, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xdbaed0 .param/l "INIT_5" 0 2 558, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xdbaf10 .param/l "INIT_6" 0 2 559, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xdbaf50 .param/l "INIT_7" 0 2 560, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xdbaf90 .param/l "INIT_8" 0 2 561, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xdbafd0 .param/l "INIT_9" 0 2 562, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xdbb010 .param/l "INIT_A" 0 2 563, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xdbb050 .param/l "INIT_B" 0 2 564, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xdbb090 .param/l "INIT_C" 0 2 565, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xdbb0d0 .param/l "INIT_D" 0 2 566, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xdbb110 .param/l "INIT_E" 0 2 567, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xdbb150 .param/l "INIT_F" 0 2 568, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xdbb190 .param/l "READ_MODE" 0 2 551, +C4<00000000000000000000000000000000>;
P_0xdbb1d0 .param/l "WRITE_MODE" 0 2 550, +C4<00000000000000000000000000000000>;
o0x7f2a47e35288 .functor BUFZ 1, C4<z>; HiZ drive
L_0xe00b20 .functor NOT 1, o0x7f2a47e35288, C4<0>, C4<0>, C4<0>;
o0x7f2a47e34d78 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0xded0f0_0 .net "MASK", 15 0, o0x7f2a47e34d78;  0 drivers
o0x7f2a47e34da8 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0xded1d0_0 .net "RADDR", 10 0, o0x7f2a47e34da8;  0 drivers
o0x7f2a47e34dd8 .functor BUFZ 1, C4<z>; HiZ drive
v0xded2a0_0 .net "RCLK", 0 0, o0x7f2a47e34dd8;  0 drivers
o0x7f2a47e34e08 .functor BUFZ 1, C4<z>; HiZ drive
v0xded3a0_0 .net "RCLKE", 0 0, o0x7f2a47e34e08;  0 drivers
v0xded470_0 .net "RDATA", 15 0, L_0xe00a60;  1 drivers
o0x7f2a47e34e98 .functor BUFZ 1, C4<z>; HiZ drive
v0xded510_0 .net "RE", 0 0, o0x7f2a47e34e98;  0 drivers
o0x7f2a47e34ef8 .functor BUFZ 11, C4<zzzzzzzzzzz>; HiZ drive
v0xded5e0_0 .net "WADDR", 10 0, o0x7f2a47e34ef8;  0 drivers
o0x7f2a47e34f58 .functor BUFZ 1, C4<z>; HiZ drive
v0xded6b0_0 .net "WCLKE", 0 0, o0x7f2a47e34f58;  0 drivers
v0xded780_0 .net "WCLKN", 0 0, o0x7f2a47e35288;  0 drivers
o0x7f2a47e34f88 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0xded820_0 .net "WDATA", 15 0, o0x7f2a47e34f88;  0 drivers
o0x7f2a47e34fe8 .functor BUFZ 1, C4<z>; HiZ drive
v0xded8f0_0 .net "WE", 0 0, o0x7f2a47e34fe8;  0 drivers
S_0xde9880 .scope module, "RAM" "SB_RAM40_4K" 2 589, 2 317 0, S_0xd25600;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "RDATA"
    .port_info 1 /INPUT 1 "RCLK"
    .port_info 2 /INPUT 1 "RCLKE"
    .port_info 3 /INPUT 1 "RE"
    .port_info 4 /INPUT 11 "RADDR"
    .port_info 5 /INPUT 1 "WCLK"
    .port_info 6 /INPUT 1 "WCLKE"
    .port_info 7 /INPUT 1 "WE"
    .port_info 8 /INPUT 11 "WADDR"
    .port_info 9 /INPUT 16 "MASK"
    .port_info 10 /INPUT 16 "WDATA"
P_0xde9a20 .param/l "INIT_0" 0 2 332, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xde9a60 .param/l "INIT_1" 0 2 333, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xde9aa0 .param/l "INIT_2" 0 2 334, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xde9ae0 .param/l "INIT_3" 0 2 335, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xde9b20 .param/l "INIT_4" 0 2 336, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xde9b60 .param/l "INIT_5" 0 2 337, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xde9ba0 .param/l "INIT_6" 0 2 338, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xde9be0 .param/l "INIT_7" 0 2 339, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xde9c20 .param/l "INIT_8" 0 2 340, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xde9c60 .param/l "INIT_9" 0 2 341, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xde9ca0 .param/l "INIT_A" 0 2 342, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xde9ce0 .param/l "INIT_B" 0 2 343, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xde9d20 .param/l "INIT_C" 0 2 344, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xde9d60 .param/l "INIT_D" 0 2 345, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xde9da0 .param/l "INIT_E" 0 2 346, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xde9de0 .param/l "INIT_F" 0 2 347, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
P_0xde9e20 .param/l "READ_MODE" 0 2 330, +C4<00000000000000000000000000000000>;
P_0xde9e60 .param/l "WRITE_MODE" 0 2 329, +C4<00000000000000000000000000000000>;
v0xdebfe0_0 .net "MASK", 15 0, o0x7f2a47e34d78;  alias, 0 drivers
v0xdec0a0_0 .net "RADDR", 10 0, o0x7f2a47e34da8;  alias, 0 drivers
v0xdec180_0 .net "RCLK", 0 0, o0x7f2a47e34dd8;  alias, 0 drivers
v0xdec250_0 .net "RCLKE", 0 0, o0x7f2a47e34e08;  alias, 0 drivers
v0xdec310_0 .net "RDATA", 15 0, L_0xe00a60;  alias, 1 drivers
v0xdec440_0 .var "RDATA_I", 15 0;
v0xdec520_0 .net "RE", 0 0, o0x7f2a47e34e98;  alias, 0 drivers
L_0x7f2a47de6258 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0xdec5e0_0 .net "RMASK_I", 15 0, L_0x7f2a47de6258;  1 drivers
v0xdec6c0_0 .net "WADDR", 10 0, o0x7f2a47e34ef8;  alias, 0 drivers
v0xdec7a0_0 .net "WCLK", 0 0, L_0xe00b20;  1 drivers
v0xdec860_0 .net "WCLKE", 0 0, o0x7f2a47e34f58;  alias, 0 drivers
v0xdec920_0 .net "WDATA", 15 0, o0x7f2a47e34f88;  alias, 0 drivers
v0xdeca00_0 .net "WDATA_I", 15 0, L_0xe009c0;  1 drivers
v0xdecae0_0 .net "WE", 0 0, o0x7f2a47e34fe8;  alias, 0 drivers
v0xdecba0_0 .net "WMASK_I", 15 0, L_0xe00840;  1 drivers
v0xdecc80_0 .var/i "i", 31 0;
v0xdecd60 .array "memory", 255 0, 15 0;
E_0xdeb750 .event posedge, v0xdec180_0;
E_0xdeb7d0 .event posedge, v0xdec7a0_0;
S_0xdeb830 .scope generate, "genblk1" "genblk1" 2 357, 2 357 0, S_0xde9880;
 .timescale 0 0;
L_0xe00840 .functor BUFZ 16, o0x7f2a47e34d78, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0xdeba20 .scope generate, "genblk2" "genblk2" 2 378, 2 378 0, S_0xde9880;
 .timescale 0 0;
S_0xdebc10 .scope generate, "genblk3" "genblk3" 2 399, 2 399 0, S_0xde9880;
 .timescale 0 0;
L_0xe009c0 .functor BUFZ 16, o0x7f2a47e34f88, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0xdebe10 .scope generate, "genblk4" "genblk4" 2 418, 2 418 0, S_0xde9880;
 .timescale 0 0;
L_0xe00a60 .functor BUFZ 16, v0xdec440_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_0xdbb660 .scope module, "SB_WARMBOOT" "SB_WARMBOOT" 2 878;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "BOOT"
    .port_info 1 /INPUT 1 "S1"
    .port_info 2 /INPUT 1 "S0"
o0x7f2a47e354c8 .functor BUFZ 1, C4<z>; HiZ drive
v0xdeda60_0 .net "BOOT", 0 0, o0x7f2a47e354c8;  0 drivers
o0x7f2a47e354f8 .functor BUFZ 1, C4<z>; HiZ drive
v0xdedb40_0 .net "S0", 0 0, o0x7f2a47e354f8;  0 drivers
o0x7f2a47e35528 .functor BUFZ 1, C4<z>; HiZ drive
v0xdedc00_0 .net "S1", 0 0, o0x7f2a47e35528;  0 drivers
S_0xdbb7e0 .scope module, "flip_flop" "flip_flop" 3 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "q"
o0x7f2a47e355e8 .functor BUFZ 1, C4<z>; HiZ drive
v0xdeddb0_0 .net "clk", 0 0, o0x7f2a47e355e8;  0 drivers
o0x7f2a47e35618 .functor BUFZ 1, C4<z>; HiZ drive
v0xdede90_0 .net "d", 0 0, o0x7f2a47e35618;  0 drivers
v0xdedf50_0 .var "q", 0 0;
o0x7f2a47e35678 .functor BUFZ 1, C4<z>; HiZ drive
v0xdee020_0 .net "reset", 0 0, o0x7f2a47e35678;  0 drivers
E_0xdedd50 .event posedge, v0xdeddb0_0;
    .scope S_0xdb8d70;
T_0 ;
    %wait E_0xd15250;
    %load/vec4 v0xd79d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0xdd3580_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.2, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %load/vec4 v0xdd3e20_0;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %assign/vec4 v0xdd4180_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0xdb8d70;
T_1 ;
    %wait E_0xd132c0;
    %load/vec4 v0xdd3580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdd4180_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0xd79d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0xdd3e20_0;
    %assign/vec4 v0xdd4180_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0xda64b0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdd4c00_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0xda64b0;
T_3 ;
    %wait E_0xd15920;
    %load/vec4 v0xdd4b40_0;
    %assign/vec4 v0xdd4c00_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0xda5e00;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdd4fb0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0xda5e00;
T_5 ;
    %wait E_0xd14dd0;
    %load/vec4 v0xdd4ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0xdd4e20_0;
    %assign/vec4 v0xdd4fb0_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xd93220;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdd53e0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0xd93220;
T_7 ;
    %wait E_0xdd5120;
    %load/vec4 v0xdd54a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdd53e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0xdd5340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0xdd5280_0;
    %assign/vec4 v0xdd53e0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0xd80210;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdd58c0_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0xd80210;
T_9 ;
    %wait E_0xdd5600;
    %load/vec4 v0xdd5980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xdd58c0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0xdd5820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0xdd5760_0;
    %assign/vec4 v0xdd58c0_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0xd6ff60;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdd5da0_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0xd6ff60;
T_11 ;
    %wait E_0xdd5ae0;
    %load/vec4 v0xdd5d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0xdd5e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdd5da0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0xdd5c40_0;
    %assign/vec4 v0xdd5da0_0, 0;
T_11.3 ;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0xda6c50;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdd6280_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0xda6c50;
T_13 ;
    %wait E_0xdd5fc0;
    %load/vec4 v0xdd61e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0xdd6340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xdd6280_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0xdd6120_0;
    %assign/vec4 v0xdd6280_0, 0;
T_13.3 ;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0xda6870;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdd66c0_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0xda6870;
T_15 ;
    %wait E_0xdd64a0;
    %load/vec4 v0xdd6600_0;
    %assign/vec4 v0xdd66c0_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0xd939c0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdd6ab0_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0xd939c0;
T_17 ;
    %wait E_0xdd67e0;
    %load/vec4 v0xdd69e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0xdd6920_0;
    %assign/vec4 v0xdd6ab0_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0xd935e0;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdd6ee0_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0xd935e0;
T_19 ;
    %wait E_0xdd6c20;
    %load/vec4 v0xdd6fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdd6ee0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0xdd6e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0xdd6d80_0;
    %assign/vec4 v0xdd6ee0_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0xd80a40;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdd73c0_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0xd80a40;
T_21 ;
    %wait E_0xdd7100;
    %load/vec4 v0xdd7480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xdd73c0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0xdd7320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0xdd7260_0;
    %assign/vec4 v0xdd73c0_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0xd80660;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdd78f0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0xd80660;
T_23 ;
    %wait E_0xdd7630;
    %load/vec4 v0xdd7850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0xdd79b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdd78f0_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0xdd7790_0;
    %assign/vec4 v0xdd78f0_0, 0;
T_23.3 ;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0xd7feb0;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdd7e20_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_0xd7feb0;
T_25 ;
    %wait E_0xdd7b60;
    %load/vec4 v0xdd7d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0xdd7ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xdd7e20_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0xdd7cc0_0;
    %assign/vec4 v0xdd7e20_0, 0;
T_25.3 ;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0xd7d320;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdd82b0_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_0xd7d320;
T_27 ;
    %wait E_0xdd8090;
    %load/vec4 v0xdd8350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdd82b0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0xdd81f0_0;
    %assign/vec4 v0xdd82b0_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0xd7fa10;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdd86e0_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_0xd7fa10;
T_29 ;
    %wait E_0xdd84c0;
    %load/vec4 v0xdd8780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xdd86e0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0xdd8620_0;
    %assign/vec4 v0xdd86e0_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0xd7ecc0;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdd8b10_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_0xd7ecc0;
T_31 ;
    %wait E_0xdd88f0;
    %load/vec4 v0xdd8bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdd8b10_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0xdd8a50_0;
    %assign/vec4 v0xdd8b10_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0xd7dff0;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdd8f40_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_0xd7dff0;
T_33 ;
    %wait E_0xdd8d20;
    %load/vec4 v0xdd8fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xdd8f40_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0xdd8e80_0;
    %assign/vec4 v0xdd8f40_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0xd78ff0;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdd9370_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_0xd78ff0;
T_35 ;
    %wait E_0xdd9150;
    %load/vec4 v0xdd9410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdd9370_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0xdd92b0_0;
    %assign/vec4 v0xdd9370_0, 0;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0xd7ab50;
T_36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdd97a0_0, 0, 1;
    %end;
    .thread T_36;
    .scope S_0xd7ab50;
T_37 ;
    %wait E_0xdd9580;
    %load/vec4 v0xdd9840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xdd97a0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0xdd96e0_0;
    %assign/vec4 v0xdd97a0_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0xd7a770;
T_38 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdd9bd0_0, 0, 1;
    %end;
    .thread T_38;
    .scope S_0xd7a770;
T_39 ;
    %wait E_0xdd99b0;
    %load/vec4 v0xdd9c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdd9bd0_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0xdd9b10_0;
    %assign/vec4 v0xdd9bd0_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0xda5a20;
T_40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdda000_0, 0, 1;
    %end;
    .thread T_40;
    .scope S_0xda5a20;
T_41 ;
    %wait E_0xdd9de0;
    %load/vec4 v0xdda0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xdda000_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0xdd9f40_0;
    %assign/vec4 v0xdda000_0, 0;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0xddabb0;
T_42 ;
    %wait E_0xddaec0;
    %load/vec4 v0xddaf50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0xddb640_0;
    %assign/vec4 v0xddb880_0, 0;
T_42.0 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0xddabb0;
T_43 ;
    %wait E_0xddae60;
    %load/vec4 v0xddaf50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0xddb640_0;
    %assign/vec4 v0xddb940_0, 0;
T_43.0 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0xddabb0;
T_44 ;
    %wait E_0xddad80;
    %load/vec4 v0xddaf50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v0xddb170_0;
    %assign/vec4 v0xddbac0_0, 0;
T_44.0 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0xddabb0;
T_45 ;
    %wait E_0xddae00;
    %load/vec4 v0xddaf50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %load/vec4 v0xddb230_0;
    %assign/vec4 v0xddbb80_0, 0;
T_45.0 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0xddabb0;
T_46 ;
    %wait E_0xddad80;
    %load/vec4 v0xddaf50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %load/vec4 v0xddb580_0;
    %assign/vec4 v0xddbed0_0, 0;
T_46.0 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0xdda410;
T_47 ;
    %wait E_0xddab20;
    %pushi/vec4 1, 0, 1;
    %flag_set/vec4 8;
    %load/vec4 v0xddb400_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_47.0, 9;
    %load/vec4 v0xddb880_0;
    %store/vec4 v0xddb700_0, 0, 1;
T_47.0 ;
    %load/vec4 v0xddb940_0;
    %store/vec4 v0xddb7c0_0, 0, 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0xdda410;
T_48 ;
    %wait E_0xddaac0;
    %load/vec4 v0xddb4c0_0;
    %assign/vec4 v0xddbd50_0, 0;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0xdda410;
T_49 ;
    %wait E_0xddaa60;
    %load/vec4 v0xddbd50_0;
    %assign/vec4 v0xddbe10_0, 0;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0xdda410;
T_50 ;
    %wait E_0xdda770;
    %load/vec4 v0xddbe10_0;
    %pushi/vec4 0, 0, 1;
    %xor;
    %flag_set/vec4 8;
    %pushi/vec4 0, 0, 1;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_50.0, 9;
    %load/vec4 v0xddbac0_0;
    %jmp/1 T_50.1, 9;
T_50.0 ; End of true expr.
    %load/vec4 v0xddbb80_0;
    %jmp/0 T_50.1, 9;
 ; End of false expr.
    %blend;
T_50.1;
    %store/vec4 v0xddba00_0, 0, 1;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0xde1540;
T_51 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xde4910_0, 0, 32;
T_51.0 ;
    %load/vec4 v0xde4910_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_51.1, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xde4910_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0xde4910_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xde49f0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xde4910_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 16, 0, 65;
    %load/vec4 v0xde4910_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xde49f0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xde4910_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 32, 0, 65;
    %load/vec4 v0xde4910_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xde49f0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xde4910_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 48, 0, 65;
    %load/vec4 v0xde4910_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xde49f0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xde4910_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 64, 0, 65;
    %load/vec4 v0xde4910_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xde49f0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xde4910_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 80, 0, 65;
    %load/vec4 v0xde4910_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xde49f0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xde4910_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 96, 0, 65;
    %load/vec4 v0xde4910_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xde49f0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xde4910_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 112, 0, 65;
    %load/vec4 v0xde4910_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xde49f0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xde4910_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 128, 0, 65;
    %load/vec4 v0xde4910_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xde49f0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xde4910_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 144, 0, 65;
    %load/vec4 v0xde4910_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xde49f0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xde4910_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 160, 0, 65;
    %load/vec4 v0xde4910_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xde49f0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xde4910_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 176, 0, 65;
    %load/vec4 v0xde4910_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xde49f0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xde4910_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 192, 0, 65;
    %load/vec4 v0xde4910_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xde49f0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xde4910_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 208, 0, 65;
    %load/vec4 v0xde4910_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xde49f0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xde4910_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 224, 0, 65;
    %load/vec4 v0xde4910_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xde49f0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xde4910_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 240, 0, 65;
    %load/vec4 v0xde4910_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xde49f0, 0, 4;
    %load/vec4 v0xde4910_0;
    %addi 1, 0, 32;
    %store/vec4 v0xde4910_0, 0, 32;
    %jmp T_51.0;
T_51.1 ;
    %end;
    .thread T_51;
    .scope S_0xde1540;
T_52 ;
    %wait E_0xde3460;
    %load/vec4 v0xde4770_0;
    %load/vec4 v0xde44f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %load/vec4 v0xde4830_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %load/vec4 v0xde4690_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0xde4350_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xde49f0, 0, 4;
T_52.2 ;
    %load/vec4 v0xde4830_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.4, 8;
    %load/vec4 v0xde4690_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0xde4350_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xde49f0, 4, 5;
T_52.4 ;
    %load/vec4 v0xde4830_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.6, 8;
    %load/vec4 v0xde4690_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0xde4350_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xde49f0, 4, 5;
T_52.6 ;
    %load/vec4 v0xde4830_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.8, 8;
    %load/vec4 v0xde4690_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0xde4350_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 3, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xde49f0, 4, 5;
T_52.8 ;
    %load/vec4 v0xde4830_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.10, 8;
    %load/vec4 v0xde4690_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0xde4350_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 4, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xde49f0, 4, 5;
T_52.10 ;
    %load/vec4 v0xde4830_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.12, 8;
    %load/vec4 v0xde4690_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0xde4350_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 5, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xde49f0, 4, 5;
T_52.12 ;
    %load/vec4 v0xde4830_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.14, 8;
    %load/vec4 v0xde4690_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0xde4350_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 6, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xde49f0, 4, 5;
T_52.14 ;
    %load/vec4 v0xde4830_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.16, 8;
    %load/vec4 v0xde4690_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0xde4350_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 7, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xde49f0, 4, 5;
T_52.16 ;
    %load/vec4 v0xde4830_0;
    %parti/s 1, 8, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.18, 8;
    %load/vec4 v0xde4690_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0xde4350_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xde49f0, 4, 5;
T_52.18 ;
    %load/vec4 v0xde4830_0;
    %parti/s 1, 9, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.20, 8;
    %load/vec4 v0xde4690_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0xde4350_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 9, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xde49f0, 4, 5;
T_52.20 ;
    %load/vec4 v0xde4830_0;
    %parti/s 1, 10, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.22, 8;
    %load/vec4 v0xde4690_0;
    %parti/s 1, 10, 5;
    %load/vec4 v0xde4350_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 10, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xde49f0, 4, 5;
T_52.22 ;
    %load/vec4 v0xde4830_0;
    %parti/s 1, 11, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.24, 8;
    %load/vec4 v0xde4690_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0xde4350_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 11, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xde49f0, 4, 5;
T_52.24 ;
    %load/vec4 v0xde4830_0;
    %parti/s 1, 12, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.26, 8;
    %load/vec4 v0xde4690_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0xde4350_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 12, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xde49f0, 4, 5;
T_52.26 ;
    %load/vec4 v0xde4830_0;
    %parti/s 1, 13, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.28, 8;
    %load/vec4 v0xde4690_0;
    %parti/s 1, 13, 5;
    %load/vec4 v0xde4350_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 13, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xde49f0, 4, 5;
T_52.28 ;
    %load/vec4 v0xde4830_0;
    %parti/s 1, 14, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.30, 8;
    %load/vec4 v0xde4690_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0xde4350_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 14, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xde49f0, 4, 5;
T_52.30 ;
    %load/vec4 v0xde4830_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.32, 8;
    %load/vec4 v0xde4690_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0xde4350_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 15, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xde49f0, 4, 5;
T_52.32 ;
T_52.0 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0xde1540;
T_53 ;
    %wait E_0xde33e0;
    %load/vec4 v0xde41b0_0;
    %load/vec4 v0xde3ee0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %load/vec4 v0xde3d30_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0xde49f0, 4;
    %load/vec4 v0xde4270_0;
    %inv;
    %and;
    %assign/vec4 v0xde40d0_0, 0;
T_53.0 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0xde5690;
T_54 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xde8a90_0, 0, 32;
T_54.0 ;
    %load/vec4 v0xde8a90_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_54.1, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xde8a90_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0xde8a90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xde8b70, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xde8a90_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 16, 0, 65;
    %load/vec4 v0xde8a90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xde8b70, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xde8a90_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 32, 0, 65;
    %load/vec4 v0xde8a90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xde8b70, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xde8a90_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 48, 0, 65;
    %load/vec4 v0xde8a90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xde8b70, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xde8a90_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 64, 0, 65;
    %load/vec4 v0xde8a90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xde8b70, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xde8a90_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 80, 0, 65;
    %load/vec4 v0xde8a90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xde8b70, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xde8a90_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 96, 0, 65;
    %load/vec4 v0xde8a90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xde8b70, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xde8a90_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 112, 0, 65;
    %load/vec4 v0xde8a90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xde8b70, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xde8a90_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 128, 0, 65;
    %load/vec4 v0xde8a90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xde8b70, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xde8a90_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 144, 0, 65;
    %load/vec4 v0xde8a90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xde8b70, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xde8a90_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 160, 0, 65;
    %load/vec4 v0xde8a90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xde8b70, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xde8a90_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 176, 0, 65;
    %load/vec4 v0xde8a90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xde8b70, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xde8a90_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 192, 0, 65;
    %load/vec4 v0xde8a90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xde8b70, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xde8a90_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 208, 0, 65;
    %load/vec4 v0xde8a90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xde8b70, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xde8a90_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 224, 0, 65;
    %load/vec4 v0xde8a90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xde8b70, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xde8a90_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 240, 0, 65;
    %load/vec4 v0xde8a90_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xde8b70, 0, 4;
    %load/vec4 v0xde8a90_0;
    %addi 1, 0, 32;
    %store/vec4 v0xde8a90_0, 0, 32;
    %jmp T_54.0;
T_54.1 ;
    %end;
    .thread T_54;
    .scope S_0xde5690;
T_55 ;
    %wait E_0xde75e0;
    %load/vec4 v0xde88f0_0;
    %load/vec4 v0xde8670_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %load/vec4 v0xde89b0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %load/vec4 v0xde8810_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0xde84d0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xde8b70, 0, 4;
T_55.2 ;
    %load/vec4 v0xde89b0_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.4, 8;
    %load/vec4 v0xde8810_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0xde84d0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xde8b70, 4, 5;
T_55.4 ;
    %load/vec4 v0xde89b0_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.6, 8;
    %load/vec4 v0xde8810_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0xde84d0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xde8b70, 4, 5;
T_55.6 ;
    %load/vec4 v0xde89b0_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.8, 8;
    %load/vec4 v0xde8810_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0xde84d0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 3, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xde8b70, 4, 5;
T_55.8 ;
    %load/vec4 v0xde89b0_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.10, 8;
    %load/vec4 v0xde8810_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0xde84d0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 4, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xde8b70, 4, 5;
T_55.10 ;
    %load/vec4 v0xde89b0_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.12, 8;
    %load/vec4 v0xde8810_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0xde84d0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 5, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xde8b70, 4, 5;
T_55.12 ;
    %load/vec4 v0xde89b0_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.14, 8;
    %load/vec4 v0xde8810_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0xde84d0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 6, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xde8b70, 4, 5;
T_55.14 ;
    %load/vec4 v0xde89b0_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.16, 8;
    %load/vec4 v0xde8810_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0xde84d0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 7, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xde8b70, 4, 5;
T_55.16 ;
    %load/vec4 v0xde89b0_0;
    %parti/s 1, 8, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.18, 8;
    %load/vec4 v0xde8810_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0xde84d0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xde8b70, 4, 5;
T_55.18 ;
    %load/vec4 v0xde89b0_0;
    %parti/s 1, 9, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.20, 8;
    %load/vec4 v0xde8810_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0xde84d0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 9, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xde8b70, 4, 5;
T_55.20 ;
    %load/vec4 v0xde89b0_0;
    %parti/s 1, 10, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.22, 8;
    %load/vec4 v0xde8810_0;
    %parti/s 1, 10, 5;
    %load/vec4 v0xde84d0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 10, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xde8b70, 4, 5;
T_55.22 ;
    %load/vec4 v0xde89b0_0;
    %parti/s 1, 11, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.24, 8;
    %load/vec4 v0xde8810_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0xde84d0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 11, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xde8b70, 4, 5;
T_55.24 ;
    %load/vec4 v0xde89b0_0;
    %parti/s 1, 12, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.26, 8;
    %load/vec4 v0xde8810_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0xde84d0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 12, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xde8b70, 4, 5;
T_55.26 ;
    %load/vec4 v0xde89b0_0;
    %parti/s 1, 13, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.28, 8;
    %load/vec4 v0xde8810_0;
    %parti/s 1, 13, 5;
    %load/vec4 v0xde84d0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 13, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xde8b70, 4, 5;
T_55.28 ;
    %load/vec4 v0xde89b0_0;
    %parti/s 1, 14, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.30, 8;
    %load/vec4 v0xde8810_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0xde84d0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 14, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xde8b70, 4, 5;
T_55.30 ;
    %load/vec4 v0xde89b0_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.32, 8;
    %load/vec4 v0xde8810_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0xde84d0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 15, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xde8b70, 4, 5;
T_55.32 ;
T_55.0 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0xde5690;
T_56 ;
    %wait E_0xde7560;
    %load/vec4 v0xde8330_0;
    %load/vec4 v0xde8060_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %load/vec4 v0xde7eb0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0xde8b70, 4;
    %load/vec4 v0xde83f0_0;
    %inv;
    %and;
    %assign/vec4 v0xde8250_0, 0;
T_56.0 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0xde9880;
T_57 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xdecc80_0, 0, 32;
T_57.0 ;
    %load/vec4 v0xdecc80_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_57.1, 5;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xdecc80_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 0, 0, 65;
    %load/vec4 v0xdecc80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xdecd60, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xdecc80_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 16, 0, 65;
    %load/vec4 v0xdecc80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xdecd60, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xdecc80_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 32, 0, 65;
    %load/vec4 v0xdecc80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xdecd60, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xdecc80_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 48, 0, 65;
    %load/vec4 v0xdecc80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xdecd60, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xdecc80_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 64, 0, 65;
    %load/vec4 v0xdecc80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xdecd60, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xdecc80_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 80, 0, 65;
    %load/vec4 v0xdecc80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xdecd60, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xdecc80_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 96, 0, 65;
    %load/vec4 v0xdecc80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xdecd60, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xdecc80_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 112, 0, 65;
    %load/vec4 v0xdecc80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xdecd60, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xdecc80_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 128, 0, 65;
    %load/vec4 v0xdecc80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xdecd60, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xdecc80_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 144, 0, 65;
    %load/vec4 v0xdecc80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xdecd60, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xdecc80_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 160, 0, 65;
    %load/vec4 v0xdecc80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xdecd60, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xdecc80_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 176, 0, 65;
    %load/vec4 v0xdecc80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xdecd60, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xdecc80_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 192, 0, 65;
    %load/vec4 v0xdecc80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xdecd60, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xdecc80_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 208, 0, 65;
    %load/vec4 v0xdecc80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xdecd60, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xdecc80_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 224, 0, 65;
    %load/vec4 v0xdecc80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xdecd60, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0xdecc80_0;
    %muli 16, 0, 32;
    %part/s 16;
    %pushi/vec4 240, 0, 65;
    %load/vec4 v0xdecc80_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xdecd60, 0, 4;
    %load/vec4 v0xdecc80_0;
    %addi 1, 0, 32;
    %store/vec4 v0xdecc80_0, 0, 32;
    %jmp T_57.0;
T_57.1 ;
    %end;
    .thread T_57;
    .scope S_0xde9880;
T_58 ;
    %wait E_0xdeb7d0;
    %load/vec4 v0xdecae0_0;
    %load/vec4 v0xdec860_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %load/vec4 v0xdecba0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %load/vec4 v0xdeca00_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0xdec6c0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xdecd60, 0, 4;
T_58.2 ;
    %load/vec4 v0xdecba0_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.4, 8;
    %load/vec4 v0xdeca00_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0xdec6c0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xdecd60, 4, 5;
T_58.4 ;
    %load/vec4 v0xdecba0_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.6, 8;
    %load/vec4 v0xdeca00_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0xdec6c0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xdecd60, 4, 5;
T_58.6 ;
    %load/vec4 v0xdecba0_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.8, 8;
    %load/vec4 v0xdeca00_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0xdec6c0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 3, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xdecd60, 4, 5;
T_58.8 ;
    %load/vec4 v0xdecba0_0;
    %parti/s 1, 4, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.10, 8;
    %load/vec4 v0xdeca00_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0xdec6c0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 4, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xdecd60, 4, 5;
T_58.10 ;
    %load/vec4 v0xdecba0_0;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.12, 8;
    %load/vec4 v0xdeca00_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0xdec6c0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 5, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xdecd60, 4, 5;
T_58.12 ;
    %load/vec4 v0xdecba0_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.14, 8;
    %load/vec4 v0xdeca00_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0xdec6c0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 6, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xdecd60, 4, 5;
T_58.14 ;
    %load/vec4 v0xdecba0_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.16, 8;
    %load/vec4 v0xdeca00_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0xdec6c0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 7, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xdecd60, 4, 5;
T_58.16 ;
    %load/vec4 v0xdecba0_0;
    %parti/s 1, 8, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.18, 8;
    %load/vec4 v0xdeca00_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0xdec6c0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xdecd60, 4, 5;
T_58.18 ;
    %load/vec4 v0xdecba0_0;
    %parti/s 1, 9, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.20, 8;
    %load/vec4 v0xdeca00_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0xdec6c0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 9, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xdecd60, 4, 5;
T_58.20 ;
    %load/vec4 v0xdecba0_0;
    %parti/s 1, 10, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.22, 8;
    %load/vec4 v0xdeca00_0;
    %parti/s 1, 10, 5;
    %load/vec4 v0xdec6c0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 10, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xdecd60, 4, 5;
T_58.22 ;
    %load/vec4 v0xdecba0_0;
    %parti/s 1, 11, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.24, 8;
    %load/vec4 v0xdeca00_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0xdec6c0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 11, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xdecd60, 4, 5;
T_58.24 ;
    %load/vec4 v0xdecba0_0;
    %parti/s 1, 12, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.26, 8;
    %load/vec4 v0xdeca00_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0xdec6c0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 12, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xdecd60, 4, 5;
T_58.26 ;
    %load/vec4 v0xdecba0_0;
    %parti/s 1, 13, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.28, 8;
    %load/vec4 v0xdeca00_0;
    %parti/s 1, 13, 5;
    %load/vec4 v0xdec6c0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 13, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xdecd60, 4, 5;
T_58.28 ;
    %load/vec4 v0xdecba0_0;
    %parti/s 1, 14, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.30, 8;
    %load/vec4 v0xdeca00_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0xdec6c0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 14, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xdecd60, 4, 5;
T_58.30 ;
    %load/vec4 v0xdecba0_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.32, 8;
    %load/vec4 v0xdeca00_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0xdec6c0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 15, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0xdecd60, 4, 5;
T_58.32 ;
T_58.0 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0xde9880;
T_59 ;
    %wait E_0xdeb750;
    %load/vec4 v0xdec520_0;
    %load/vec4 v0xdec250_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %load/vec4 v0xdec0a0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0xdecd60, 4;
    %load/vec4 v0xdec5e0_0;
    %inv;
    %and;
    %assign/vec4 v0xdec440_0, 0;
T_59.0 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0xdbb7e0;
T_60 ;
    %wait E_0xdedd50;
    %load/vec4 v0xdee020_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_60.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xdedf50_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0xdede90_0;
    %assign/vec4 v0xdedf50_0, 0;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "/home/jcarolinares/.apio/packages/toolchain-iverilog/vlib/cells_sim.v";
    "flip-flop-b.v";
