<stg><name>A_IO_L2_in_inter_trans_Pipeline_VITIS_LOOP_112_3</name>


<trans_list>

<trans id="32" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %c4_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="c4_4"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_1, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_0, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_1, void @empty_46, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_0, void @empty_46, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i4 0, i4 %c4_4

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.inc18

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc18:0 %c4 = load i4 %c4_4

]]></Node>
<StgValue><ssdm name="c4"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc18:1 %icmp_ln112 = icmp_eq  i4 %c4, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln112"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc18:2 %c4_6 = add i4 %c4, i4 1

]]></Node>
<StgValue><ssdm name="c4_6"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc18:3 %br_ln112 = br i1 %icmp_ln112, void %for.inc18.split, void %for.inc22.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc18.split:5 %store_ln112 = store i4 %c4_6, i4 %c4_4

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0">
<![CDATA[
for.inc22.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc18.split:0 %specpipeline_ln113 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6

]]></Node>
<StgValue><ssdm name="specpipeline_ln113"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc18.split:1 %speclooptripcount_ln112 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln112"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc18.split:2 %specloopname_ln112 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln112"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.inc18.split:3 %fifo_A_A_IO_L2_in_0_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_0

]]></Node>
<StgValue><ssdm name="fifo_A_A_IO_L2_in_0_read"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
for.inc18.split:4 %write_ln120 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_1, i512 %fifo_A_A_IO_L2_in_0_read

]]></Node>
<StgValue><ssdm name="write_ln120"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
for.inc18.split:6 %br_ln112 = br void %for.inc18

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="33" name="fifo_A_A_IO_L2_in_0" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="fifo_A_A_IO_L2_in_0"/></StgValue>
</port>
<port id="34" name="fifo_A_A_IO_L2_in_1" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="fifo_A_A_IO_L2_in_1"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="36" from="StgValue_35" to="c4_4" fromId="35" toId="5">
</dataflow>
<dataflow id="38" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="37" toId="6">
</dataflow>
<dataflow id="39" from="fifo_A_A_IO_L2_in_1" to="specmemcore_ln0" fromId="34" toId="6">
</dataflow>
<dataflow id="41" from="StgValue_40" to="specmemcore_ln0" fromId="40" toId="6">
</dataflow>
<dataflow id="43" from="StgValue_42" to="specmemcore_ln0" fromId="42" toId="6">
</dataflow>
<dataflow id="45" from="StgValue_44" to="specmemcore_ln0" fromId="44" toId="6">
</dataflow>
<dataflow id="46" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="37" toId="7">
</dataflow>
<dataflow id="47" from="fifo_A_A_IO_L2_in_0" to="specmemcore_ln0" fromId="33" toId="7">
</dataflow>
<dataflow id="48" from="StgValue_40" to="specmemcore_ln0" fromId="40" toId="7">
</dataflow>
<dataflow id="49" from="StgValue_42" to="specmemcore_ln0" fromId="42" toId="7">
</dataflow>
<dataflow id="50" from="StgValue_44" to="specmemcore_ln0" fromId="44" toId="7">
</dataflow>
<dataflow id="52" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="51" toId="8">
</dataflow>
<dataflow id="53" from="fifo_A_A_IO_L2_in_1" to="specinterface_ln0" fromId="34" toId="8">
</dataflow>
<dataflow id="55" from="empty_46" to="specinterface_ln0" fromId="54" toId="8">
</dataflow>
<dataflow id="57" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="8">
</dataflow>
<dataflow id="58" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="8">
</dataflow>
<dataflow id="60" from="empty_6" to="specinterface_ln0" fromId="59" toId="8">
</dataflow>
<dataflow id="61" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="8">
</dataflow>
<dataflow id="62" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="8">
</dataflow>
<dataflow id="63" from="empty_6" to="specinterface_ln0" fromId="59" toId="8">
</dataflow>
<dataflow id="64" from="empty_6" to="specinterface_ln0" fromId="59" toId="8">
</dataflow>
<dataflow id="65" from="empty_6" to="specinterface_ln0" fromId="59" toId="8">
</dataflow>
<dataflow id="66" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="8">
</dataflow>
<dataflow id="67" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="8">
</dataflow>
<dataflow id="68" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="8">
</dataflow>
<dataflow id="69" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="8">
</dataflow>
<dataflow id="70" from="empty_6" to="specinterface_ln0" fromId="59" toId="8">
</dataflow>
<dataflow id="71" from="empty_6" to="specinterface_ln0" fromId="59" toId="8">
</dataflow>
<dataflow id="73" from="StgValue_72" to="specinterface_ln0" fromId="72" toId="8">
</dataflow>
<dataflow id="74" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="8">
</dataflow>
<dataflow id="75" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="51" toId="9">
</dataflow>
<dataflow id="76" from="fifo_A_A_IO_L2_in_0" to="specinterface_ln0" fromId="33" toId="9">
</dataflow>
<dataflow id="77" from="empty_46" to="specinterface_ln0" fromId="54" toId="9">
</dataflow>
<dataflow id="78" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="9">
</dataflow>
<dataflow id="79" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="9">
</dataflow>
<dataflow id="80" from="empty_6" to="specinterface_ln0" fromId="59" toId="9">
</dataflow>
<dataflow id="81" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="9">
</dataflow>
<dataflow id="82" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="9">
</dataflow>
<dataflow id="83" from="empty_6" to="specinterface_ln0" fromId="59" toId="9">
</dataflow>
<dataflow id="84" from="empty_6" to="specinterface_ln0" fromId="59" toId="9">
</dataflow>
<dataflow id="85" from="empty_6" to="specinterface_ln0" fromId="59" toId="9">
</dataflow>
<dataflow id="86" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="9">
</dataflow>
<dataflow id="87" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="9">
</dataflow>
<dataflow id="88" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="9">
</dataflow>
<dataflow id="89" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="9">
</dataflow>
<dataflow id="90" from="empty_6" to="specinterface_ln0" fromId="59" toId="9">
</dataflow>
<dataflow id="91" from="empty_6" to="specinterface_ln0" fromId="59" toId="9">
</dataflow>
<dataflow id="92" from="StgValue_72" to="specinterface_ln0" fromId="72" toId="9">
</dataflow>
<dataflow id="93" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="9">
</dataflow>
<dataflow id="95" from="StgValue_94" to="store_ln0" fromId="94" toId="10">
</dataflow>
<dataflow id="96" from="c4_4" to="store_ln0" fromId="5" toId="10">
</dataflow>
<dataflow id="97" from="c4_4" to="c4" fromId="5" toId="12">
</dataflow>
<dataflow id="98" from="c4" to="icmp_ln112" fromId="12" toId="13">
</dataflow>
<dataflow id="100" from="StgValue_99" to="icmp_ln112" fromId="99" toId="13">
</dataflow>
<dataflow id="101" from="c4" to="c4_6" fromId="12" toId="14">
</dataflow>
<dataflow id="103" from="StgValue_102" to="c4_6" fromId="102" toId="14">
</dataflow>
<dataflow id="104" from="icmp_ln112" to="br_ln112" fromId="13" toId="15">
</dataflow>
<dataflow id="105" from="c4_6" to="store_ln112" fromId="14" toId="16">
</dataflow>
<dataflow id="106" from="c4_4" to="store_ln112" fromId="5" toId="16">
</dataflow>
<dataflow id="108" from="_ssdm_op_SpecPipeline" to="specpipeline_ln113" fromId="107" toId="17">
</dataflow>
<dataflow id="109" from="StgValue_35" to="specpipeline_ln113" fromId="35" toId="17">
</dataflow>
<dataflow id="110" from="StgValue_56" to="specpipeline_ln113" fromId="56" toId="17">
</dataflow>
<dataflow id="111" from="StgValue_56" to="specpipeline_ln113" fromId="56" toId="17">
</dataflow>
<dataflow id="112" from="StgValue_56" to="specpipeline_ln113" fromId="56" toId="17">
</dataflow>
<dataflow id="113" from="empty_6" to="specpipeline_ln113" fromId="59" toId="17">
</dataflow>
<dataflow id="115" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln112" fromId="114" toId="18">
</dataflow>
<dataflow id="117" from="StgValue_116" to="speclooptripcount_ln112" fromId="116" toId="18">
</dataflow>
<dataflow id="118" from="StgValue_116" to="speclooptripcount_ln112" fromId="116" toId="18">
</dataflow>
<dataflow id="119" from="StgValue_116" to="speclooptripcount_ln112" fromId="116" toId="18">
</dataflow>
<dataflow id="121" from="_ssdm_op_SpecLoopName" to="specloopname_ln112" fromId="120" toId="19">
</dataflow>
<dataflow id="123" from="empty_18" to="specloopname_ln112" fromId="122" toId="19">
</dataflow>
<dataflow id="125" from="_ssdm_op_Read.ap_fifo.volatile.i512P0A" to="fifo_A_A_IO_L2_in_0_read" fromId="124" toId="20">
</dataflow>
<dataflow id="126" from="fifo_A_A_IO_L2_in_0" to="fifo_A_A_IO_L2_in_0_read" fromId="33" toId="20">
</dataflow>
<dataflow id="128" from="_ssdm_op_Write.ap_fifo.volatile.i512P0A" to="write_ln120" fromId="127" toId="21">
</dataflow>
<dataflow id="129" from="fifo_A_A_IO_L2_in_1" to="write_ln120" fromId="34" toId="21">
</dataflow>
<dataflow id="130" from="fifo_A_A_IO_L2_in_0_read" to="write_ln120" fromId="20" toId="21">
</dataflow>
<dataflow id="131" from="icmp_ln112" to="StgValue_2" fromId="13" toId="2">
</dataflow>
</dataflows>


</stg>
