--------------------------------------------------------------------------------
Release 14.6 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml IF_analysis.twx IF_analysis.ncd -o IF_analysis.twr
IF_analysis.pcf -ucf IF_analysis.ucf

Design file:              IF_analysis.ncd
Physical constraint file: IF_analysis.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLOCK_50 = PERIOD TIMEGRP "CLOCK_50" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLOCK_50 = PERIOD TIMEGRP "CLOCK_50" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.930ns (period - min period limit)
  Period: 9.600ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: your_instance_name/dcm_sp_inst/CLKFX
  Logical resource: your_instance_name/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: your_instance_name/clkfx
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: your_instance_name/dcm_sp_inst/CLKIN
  Logical resource: your_instance_name/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: your_instance_name/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: your_instance_name/dcm_sp_inst/CLKIN
  Logical resource: your_instance_name/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: your_instance_name/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLOCK_100 = PERIOD TIMEGRP "CLOCK_100" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLOCK_100 = PERIOD TIMEGRP "CLOCK_100" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: ADC_input/new_clk/CLK
  Logical resource: ADC_input/Mshreg_new_clk/CLK
  Location pin: SLICE_X8Y17.CLK
  Clock network: clk_100
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: SPI_interface/data_synced_0/CLK
  Logical resource: SPI_interface/data_synced_0/CK
  Location pin: SLICE_X14Y29.CLK
  Clock network: clk_100
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: LED3_OBUF/CLK
  Logical resource: LED3/CK
  Location pin: SLICE_X14Y38.CLK
  Clock network: clk_100
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_your_instance_name_clkfx = PERIOD TIMEGRP 
"your_instance_name_clkfx"         TS_CLOCK_50 / 2.08333333 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.495ns.
--------------------------------------------------------------------------------

Paths for end point LED3 (SLICE_X14Y38.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_input/NEW_SAMPLE (FF)
  Destination:          LED3 (FF)
  Requirement:          9.600ns
  Data Path Delay:      2.208ns (Levels of Logic = 1)
  Clock Path Skew:      -0.052ns (0.595 - 0.647)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 9.600ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.399ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_input/NEW_SAMPLE to LED3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.DQ      Tcko                  0.391   ADC_input/NEW_SAMPLE
                                                       ADC_input/NEW_SAMPLE
    SLICE_X14Y38.A3      net (fanout=1)        1.476   ADC_input/NEW_SAMPLE
    SLICE_X14Y38.CLK     Tas                   0.341   LED3_OBUF
                                                       LED3_rstpot
                                                       LED3
    -------------------------------------------------  ---------------------------
    Total                                      2.208ns (0.732ns logic, 1.476ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

Paths for end point ADC_input/NEW_SAMPLE (SLICE_X11Y25.D3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_input/new_clk (FF)
  Destination:          ADC_input/NEW_SAMPLE (FF)
  Requirement:          9.600ns
  Data Path Delay:      2.074ns (Levels of Logic = 1)
  Clock Path Skew:      -0.024ns (0.260 - 0.284)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 9.600ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.399ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_input/new_clk to ADC_input/NEW_SAMPLE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y17.CQ       Tcko                  0.447   ADC_input/new_clk
                                                       ADC_input/new_clk
    SLICE_X11Y25.D3      net (fanout=2)        1.305   ADC_input/new_clk
    SLICE_X11Y25.CLK     Tas                   0.322   ADC_input/NEW_SAMPLE
                                                       ADC_input/new_clk_GND_14_o_MUX_18_o1
                                                       ADC_input/NEW_SAMPLE
    -------------------------------------------------  ---------------------------
    Total                                      2.074ns (0.769ns logic, 1.305ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Paths for end point SPI_interface/data_synced_0 (SLICE_X14Y29.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SPI_interface/data_valid_1 (FF)
  Destination:          SPI_interface/data_synced_0 (FF)
  Requirement:          9.600ns
  Data Path Delay:      1.954ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.241 - 0.254)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 9.600ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.399ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SPI_interface/data_valid_1 to SPI_interface/data_synced_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.AQ      Tcko                  0.447   SPI_interface/data_valid_1
                                                       SPI_interface/data_valid_1
    SLICE_X13Y29.D3      net (fanout=1)        0.317   SPI_interface/data_valid_1
    SLICE_X13Y29.D       Tilo                  0.259   SPI_interface/data_valid<1>_inv
                                                       SPI_interface/data_valid<1>_inv1_INV_0
    SLICE_X14Y29.SR      net (fanout=2)        0.487   SPI_interface/data_valid<1>_inv
    SLICE_X14Y29.CLK     Tsrck                 0.444   SPI_interface/data_synced_0
                                                       SPI_interface/data_synced_0
    -------------------------------------------------  ---------------------------
    Total                                      1.954ns (1.150ns logic, 0.804ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_your_instance_name_clkfx = PERIOD TIMEGRP "your_instance_name_clkfx"
        TS_CLOCK_50 / 2.08333333 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point LED3 (SLICE_X14Y38.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LED3 (FF)
  Destination:          LED3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 9.600ns
  Destination Clock:    clk_100 rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: LED3 to LED3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y38.AQ      Tcko                  0.200   LED3_OBUF
                                                       LED3
    SLICE_X14Y38.A6      net (fanout=2)        0.025   LED3_OBUF
    SLICE_X14Y38.CLK     Tah         (-Th)    -0.190   LED3_OBUF
                                                       LED3_rstpot
                                                       LED3
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Paths for end point first (SLICE_X21Y34.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.618ns (requirement - (clock path skew + uncertainty - data path))
  Source:               first (FF)
  Destination:          first (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.618ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 9.600ns
  Destination Clock:    clk_100 rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: first to first
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y34.AQ      Tcko                  0.198   first
                                                       first
    SLICE_X21Y34.A5      net (fanout=2)        0.205   first
    SLICE_X21Y34.CLK     Tah         (-Th)    -0.215   first
                                                       first_rstpot
                                                       first
    -------------------------------------------------  ---------------------------
    Total                                      0.618ns (0.413ns logic, 0.205ns route)
                                                       (66.8% logic, 33.2% route)

--------------------------------------------------------------------------------

Paths for end point SPI_interface/COMPLETE (SLICE_X15Y29.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.689ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SPI_interface/data_valid_1 (FF)
  Destination:          SPI_interface/COMPLETE (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.694ns (Levels of Logic = 1)
  Clock Path Skew:      0.005ns (0.075 - 0.070)
  Source Clock:         clk_100 rising at 9.600ns
  Destination Clock:    clk_100 rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SPI_interface/data_valid_1 to SPI_interface/COMPLETE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.AQ      Tcko                  0.234   SPI_interface/data_valid_1
                                                       SPI_interface/data_valid_1
    SLICE_X13Y29.D3      net (fanout=1)        0.172   SPI_interface/data_valid_1
    SLICE_X13Y29.D       Tilo                  0.156   SPI_interface/data_valid<1>_inv
                                                       SPI_interface/data_valid<1>_inv1_INV_0
    SLICE_X15Y29.SR      net (fanout=2)        0.263   SPI_interface/data_valid<1>_inv
    SLICE_X15Y29.CLK     Tcksr       (-Th)     0.131   SPI_interface/COMPLETE
                                                       SPI_interface/COMPLETE
    -------------------------------------------------  ---------------------------
    Total                                      0.694ns (0.259ns logic, 0.435ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_your_instance_name_clkfx = PERIOD TIMEGRP "your_instance_name_clkfx"
        TS_CLOCK_50 / 2.08333333 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.870ns (period - min period limit)
  Period: 9.600ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: your_instance_name/clkout1_buf/I0
  Logical resource: your_instance_name/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: your_instance_name/clkfx
--------------------------------------------------------------------------------
Slack: 8.600ns (period - min period limit)
  Period: 9.600ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: ADC_input/new_clk/CLK
  Logical resource: ADC_input/Mshreg_new_clk/CLK
  Location pin: SLICE_X8Y17.CLK
  Clock network: clk_100
--------------------------------------------------------------------------------
Slack: 9.170ns (period - min period limit)
  Period: 9.600ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: SPI_interface/data_synced_0/CLK
  Logical resource: SPI_interface/data_synced_0/CK
  Location pin: SLICE_X14Y29.CLK
  Clock network: clk_100
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLOCK_50
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLOCK_50                    |     20.000ns|      8.000ns|      5.198ns|            0|            0|            0|           10|
| TS_your_instance_name_clkfx   |      9.600ns|      2.495ns|          N/A|            0|            0|           10|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    2.495|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10 paths, 0 nets, and 24 connections

Design statistics:
   Minimum period:   8.000ns{1}   (Maximum frequency: 125.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Mar 16 15:30:42 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 402 MB



