# Quantizer-design(2)
In the previous project, if we nonlinearize the 15-bit Mid-Rise quantifier S / H circuit, the simulation of the circuit in question is equal to two amplitude input sinusoidal signals of 1V and 0.1V:
___________________________________________________________________________________________________________
Output results of sinusoidal signal input of 0.1V:
![11](https://user-images.githubusercontent.com/72104345/164676938-efd09d80-5414-4aea-b2d8-88c5ec1e0904.JPG)
___________________________________________________________________________________________________________
Output results:
___________________________________________________________________________________________________________
![12](https://user-images.githubusercontent.com/72104345/164677940-2874f752-0ece-4e6b-91d2-aebd53ca116f.JPG)
![13](https://user-images.githubusercontent.com/72104345/164677949-fd1e164a-dfb2-4883-8a7c-9af35dde172b.JPG)
![44](https://user-images.githubusercontent.com/72104345/164677960-b51c9ff3-8ba7-40e2-99e1-d06ec9dcc0ed.JPG)
![55](https://user-images.githubusercontent.com/72104345/164677968-956264c3-476f-46e0-ab59-b4724a0aa2be.JPG)
