{"version":"1.1.0","info":[["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/FinalProj/proj/alu_decoder.v",[[[[[["alu_decoder",[[0,0],[5,2]],[[0,7],[0,18]],[],["module"]],[138,0]],[[["i_opcode",[[7,8],[7,22]],[[7,14],[7,22]],["alu_decoder"],["port"]],["i_funct",[[2,4],[2,11]],[[2,4],[2,11]],["alu_decoder"],["port","i_opcode"]],["o_shift",[[3,4],[3,11]],[[3,4],[3,11]],["alu_decoder"],["port","i_funct"]],["o_alu_control",[[4,4],[4,17]],[[4,4],[4,17]],["alu_decoder"],["port","o_shift"]],["i_funct",[[8,8],[8,21]],[[8,14],[8,21]],["alu_decoder"],["port"]],["o_shift",[[9,9],[9,20]],[[9,13],[9,20]],["alu_decoder"],["port","reg"]],["o_alu_control",[[10,9],[10,32]],[[10,19],[10,32]],["alu_decoder"],["port","reg"]]]]]]],null,0]],["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/FinalProj/proj/ALU.v",[[[[[["alu",[[0,0],[6,2]],[[0,7],[0,10]],[],["module"]],[122,0]],[[["i_data_A",[[8,8],[8,23]],[[8,15],[8,23]],["alu"],["port"]],["i_data_B",[[2,4],[2,12]],[[2,4],[2,12]],["alu"],["port","i_data_A"]],["i_alu_control",[[3,4],[3,17]],[[3,4],[3,17]],["alu"],["port","i_data_B"]],["o_zero_flag",[[4,4],[4,15]],[[4,4],[4,15]],["alu"],["port","i_alu_control"]],["o_result",[[5,4],[5,12]],[[5,4],[5,12]],["alu"],["port","o_zero_flag"]],["i_data_B",[[9,8],[9,23]],[[9,15],[9,23]],["alu"],["port"]],["o_result",[[10,9],[10,28]],[[10,20],[10,28]],["alu"],["port","reg"]],["i_alu_control",[[11,8],[11,27]],[[11,14],[11,27]],["alu"],["port"]],["o_zero_flag",[[13,9],[13,25]],[[13,14],[13,25]],["alu"],["port","wire"]],["i_shifter_data",[[19,2],[19,28]],[[19,14],[19,28]],["alu"],["variable","reg"]],["i_shift_mode",[[20,2],[20,26]],[[20,14],[20,26]],["alu"],["variable","reg"]],["i_shift_cnt",[[21,2],[21,25]],[[21,14],[21,25]],["alu"],["variable","reg"]],["o_shifted_data",[[22,2],[22,28]],[[22,14],[22,28]],["alu"],["variable","wire"]],["bs_inst",[[24,2],[29,3]],[[24,17],[24,24]],["alu"],["instance","barrel_shifter"]]]]]]],null,0]],["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/FinalProj/proj/barrel_shifter.v",[[[[[["barrel_shifter",[[1,0],[6,2]],[[1,7],[1,21]],[],["module"]],[39,0]],[[["i_data",[[8,8],[8,21]],[[8,15],[8,21]],["barrel_shifter"],["port"]],["i_mode",[[3,4],[3,10]],[[3,4],[3,10]],["barrel_shifter"],["port","i_data"]],["i_shift_count",[[4,4],[4,17]],[[4,4],[4,17]],["barrel_shifter"],["port","i_mode"]],["o_data",[[5,4],[5,10]],[[5,4],[5,10]],["barrel_shifter"],["port","i_shift_count"]],["i_mode",[[9,8],[9,20]],[[9,14],[9,20]],["barrel_shifter"],["port"]],["i_shift_count",[[10,8],[10,27]],[[10,14],[10,27]],["barrel_shifter"],["port"]],["o_data",[[11,9],[11,26]],[[11,20],[11,26]],["barrel_shifter"],["port","reg"]],["l_shifted",[[13,2],[13,59]],[[13,14],[13,23]],["barrel_shifter"],["variable","wire"]],["r_shifted",[[14,2],[14,59]],[[14,14],[14,23]],["barrel_shifter"],["variable","wire"]]]]]]],null,0]],["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/FinalProj/proj/data_memory.v",[[[[[["data_memory",[[1,0],[8,2]],[[1,7],[1,18]],[],["module"]],[55,0]],[[["i_clk",[[14,8],[14,13]],[[14,8],[14,13]],["data_memory"],["port"]],["i_we",[[3,4],[3,8]],[[3,4],[3,8]],["data_memory"],["port","i_clk"]],["i_arst",[[4,4],[4,10]],[[4,4],[4,10]],["data_memory"],["port","i_we"]],["i_address",[[5,4],[5,13]],[[5,4],[5,13]],["data_memory"],["port","i_arst"]],["i_write_data",[[6,4],[6,16]],[[6,4],[6,16]],["data_memory"],["port","i_address"]],["o_read_data",[[7,4],[7,15]],[[7,4],[7,15]],["data_memory"],["port","i_write_data"]],["DATA_WIDTH",[[10,2],[10,28]],[[10,12],[10,22]],["data_memory"],["parameter"]],["ADDR_WIDTH",[[11,2],[11,28]],[[11,12],[11,22]],["data_memory"],["parameter"]],["CELLS_NUMBER",[[12,2],[12,31]],[[12,12],[12,24]],["data_memory"],["parameter"]],["i_we",[[15,8],[15,12]],[[15,8],[15,12]],["data_memory"],["port"]],["i_arst",[[16,8],[16,14]],[[16,8],[16,14]],["data_memory"],["port"]],["i_address",[[17,8],[17,34]],[[17,25],[17,34]],["data_memory"],["port"]],["i_write_data",[[18,8],[18,37]],[[18,25],[18,37]],["data_memory"],["port"]],["o_read_data",[[19,9],[19,42]],[[19,31],[19,42]],["data_memory"],["port","wire"]],["data_mem",[[21,2],[21,49]],[[21,23],[21,31]],["data_memory"],["variable","reg"]],["DEFAULT_DATA",[[23,2],[23,63]],[[23,29],[23,41]],["data_memory"],["parameter"]],["i",[[25,2],[25,11]],[[25,10],[25,11]],["data_memory"],["variable","integer"]]]]]]],null,0]],["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/FinalProj/proj/frequency_divider.v",[[[[[["frequency_divider",[[1,0],[6,2]],[[1,7],[1,24]],[],["module"]],[37,9]],[[["clk",[[2,4],[2,13]],[[2,10],[2,13]],["frequency_divider"],["port","input"]],["reset",[[3,4],[3,15]],[[3,10],[3,15]],["frequency_divider"],["port","input"]],["select",[[4,4],[4,22]],[[4,16],[4,22]],["frequency_divider"],["port","input"]],["selected_clk",[[5,4],[5,27]],[[5,15],[5,27]],["frequency_divider"],["port","reg"]],["counter",[[8,4],[8,22]],[[8,15],[8,22]],["frequency_divider"],["variable","reg"]],["divided_clk",[[9,4],[9,27]],[[9,16],[9,27]],["frequency_divider"],["variable","wire"]],["i",[[12,4],[12,12]],[[12,11],[12,12]],["frequency_divider"],["variable","genvar"]]]]]]],null,0]],["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/FinalProj/proj/main_decoder.v",[[[[[["main_decoder",[[0,0],[10,2]],[[0,7],[0,19]],[],["module"]],[177,0]],[[["i_opcode",[[12,8],[12,22]],[[12,14],[12,22]],["main_decoder"],["port"]],["o_memto_reg",[[2,4],[2,15]],[[2,4],[2,15]],["main_decoder"],["port","i_opcode"]],["o_mem_write",[[3,4],[3,15]],[[3,4],[3,15]],["main_decoder"],["port","o_memto_reg"]],["o_branch_beq",[[4,4],[4,16]],[[4,4],[4,16]],["main_decoder"],["port","o_mem_write"]],["o_branch_bne",[[5,4],[5,16]],[[5,4],[5,16]],["main_decoder"],["port","o_branch_beq"]],["o_jump",[[6,4],[6,10]],[[6,4],[6,10]],["main_decoder"],["port","o_branch_bne"]],["o_alu_src",[[7,4],[7,13]],[[7,4],[7,13]],["main_decoder"],["port","o_jump"]],["o_reg_dst",[[8,4],[8,13]],[[8,4],[8,13]],["main_decoder"],["port","o_alu_src"]],["o_reg_write",[[9,4],[9,15]],[[9,4],[9,15]],["main_decoder"],["port","o_reg_dst"]],["o_memto_reg",[[13,9],[13,24]],[[13,13],[13,24]],["main_decoder"],["port","reg"]],["o_mem_write",[[14,9],[14,24]],[[14,13],[14,24]],["main_decoder"],["port","reg"]],["o_branch_beq",[[15,9],[15,25]],[[15,13],[15,25]],["main_decoder"],["port","reg"]],["o_branch_bne",[[16,9],[16,25]],[[16,13],[16,25]],["main_decoder"],["port","reg"]],["o_jump",[[17,9],[17,19]],[[17,13],[17,19]],["main_decoder"],["port","reg"]],["o_alu_src",[[18,9],[18,22]],[[18,13],[18,22]],["main_decoder"],["port","reg"]],["o_reg_dst",[[19,9],[19,22]],[[19,13],[19,22]],["main_decoder"],["port","reg"]],["o_reg_write",[[20,9],[20,24]],[[20,13],[20,24]],["main_decoder"],["port","reg"]]]]]]],null,0]],["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/FinalProj/proj/MIPS.v",[[[[[["MIPS",[[0,0],[6,2]],[[0,7],[0,11]],[],["module"]],[206,0]],[[["i_clk",[[8,8],[8,13]],[[8,8],[8,13]],["MIPS"],["port"]],["i_arst",[[2,4],[2,10]],[[2,4],[2,10]],["MIPS"],["port","i_clk"]],["o_instruction",[[3,4],[3,17]],[[3,4],[3,17]],["MIPS"],["port","i_arst"]],["o_pc_cur",[[4,4],[4,12]],[[4,4],[4,12]],["MIPS"],["port","o_instruction"]],["o_pc_next",[[5,4],[5,13]],[[5,4],[5,13]],["MIPS"],["port","o_pc_cur"]],["i_arst",[[9,8],[9,14]],[[9,8],[9,14]],["MIPS"],["port"]],["o_instruction",[[10,9],[10,34]],[[10,21],[10,34]],["MIPS"],["port","wire"]],["o_pc_cur",[[11,9],[11,29]],[[11,21],[11,29]],["MIPS"],["port","wire"]],["o_pc_next",[[12,9],[12,30]],[[12,21],[12,30]],["MIPS"],["port","wire"]],["MemtoReg",[[16,2],[16,21]],[[16,13],[16,21]],["MIPS"],["variable","wire"]],["MemWrite",[[17,2],[17,21]],[[17,13],[17,21]],["MIPS"],["variable","wire"]],["Branch_beq",[[18,2],[18,23]],[[18,13],[18,23]],["MIPS"],["variable","wire"]],["Branch_bne",[[19,2],[19,23]],[[19,13],[19,23]],["MIPS"],["variable","wire"]],["ALUControl",[[20,2],[20,23]],[[20,13],[20,23]],["MIPS"],["variable","wire"]],["ALUSrc",[[21,2],[21,19]],[[21,13],[21,19]],["MIPS"],["variable","wire"]],["RegDst",[[22,2],[22,19]],[[22,13],[22,19]],["MIPS"],["variable","wire"]],["RegWrite",[[23,2],[23,21]],[[23,13],[23,21]],["MIPS"],["variable","wire"]],["Shift",[[24,2],[24,18]],[[24,13],[24,18]],["MIPS"],["variable","wire"]],["Jump",[[25,2],[25,17]],[[25,13],[25,17]],["MIPS"],["variable","wire"]],["Zero",[[26,2],[26,17]],[[26,13],[26,17]],["MIPS"],["variable","wire"]],["PCSrc",[[27,2],[27,18]],[[27,13],[27,18]],["MIPS"],["variable","wire"]],["pc_next",[[32,2],[32,21]],[[32,14],[32,21]],["MIPS"],["variable","reg"]],["pc_current",[[33,2],[33,24]],[[33,14],[33,24]],["MIPS"],["variable","wire"]],["pc_plus4",[[34,2],[34,22]],[[34,14],[34,22]],["MIPS"],["variable","wire"]],["pc_branch",[[35,2],[35,23]],[[35,14],[35,23]],["MIPS"],["variable","wire"]],["pc_jump",[[36,2],[36,21]],[[36,14],[36,21]],["MIPS"],["variable","wire"]],["ROM_A",[[38,2],[38,19]],[[38,14],[38,19]],["MIPS"],["variable","wire"]],["Instr",[[39,2],[39,19]],[[39,14],[39,19]],["MIPS"],["variable","wire"]],["rom_inst",[[46,2],[49,3]],[[46,6],[46,14]],["MIPS"],["instance","rom"]],["sign_imm",[[51,2],[51,22]],[[51,14],[51,22]],["MIPS"],["variable","wire"]],["shifted_sign_imm",[[52,2],[52,30]],[[52,14],[52,30]],["MIPS"],["variable","wire"]],["pc_inst",[[78,2],[83,3]],[[78,18],[78,25]],["MIPS"],["instance","program_counter"]],["sign_ext_inst",[[85,2],[88,3]],[[85,16],[85,29]],["MIPS"],["instance","sign_extender"]],["main_control_inst",[[90,2],[100,3]],[[90,15],[90,32]],["MIPS"],["instance","main_decoder"]],["alu_control_inst",[[102,2],[107,3]],[[102,14],[102,30]],["MIPS"],["instance","alu_decoder"]],["REGF_A1",[[109,2],[109,20]],[[109,13],[109,20]],["MIPS"],["variable","wire"]],["REGF_A2",[[110,2],[110,20]],[[110,13],[110,20]],["MIPS"],["variable","wire"]],["REGF_A3",[[111,2],[111,19]],[[111,12],[111,19]],["MIPS"],["variable","reg"]],["REGF_WD3",[[112,2],[112,22]],[[112,14],[112,22]],["MIPS"],["variable","wire"]],["REGF_RD1",[[113,2],[113,22]],[[113,14],[113,22]],["MIPS"],["variable","wire"]],["REGF_RD2",[[114,2],[114,22]],[[114,14],[114,22]],["MIPS"],["variable","wire"]],["result",[[116,2],[116,19]],[[116,13],[116,19]],["MIPS"],["variable","reg"]],["reg_file_inst",[[133,2],[143,3]],[[133,16],[133,29]],["MIPS"],["instance","register_file"]],["srcA",[[145,2],[145,18]],[[145,14],[145,18]],["MIPS"],["variable","reg"]],["srcB",[[146,2],[146,18]],[[146,14],[146,18]],["MIPS"],["variable","reg"]],["alu_result",[[147,2],[147,24]],[[147,14],[147,24]],["MIPS"],["variable","wire"]],["alu_inst",[[171,2],[177,3]],[[171,6],[171,14]],["MIPS"],["instance","ALU"]],["RAM_A",[[179,2],[179,19]],[[179,14],[179,19]],["MIPS"],["variable","wire"]],["RAM_WD",[[180,2],[180,20]],[[180,14],[180,20]],["MIPS"],["variable","wire"]],["RAM_RD",[[181,2],[181,20]],[[181,14],[181,20]],["MIPS"],["variable","wire"]],["data_memory_inst",[[186,2],[193,3]],[[186,14],[186,30]],["MIPS"],["instance","data_memory"]]]]]]],null,0]],["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/FinalProj/proj/program_counter.v",[[[[[["program_counter",[[0,0],[5,2]],[[0,7],[0,22]],[],["module"]],[19,0]],[[["i_clk",[[7,8],[7,13]],[[7,8],[7,13]],["program_counter"],["port"]],["i_arst",[[2,4],[2,10]],[[2,4],[2,10]],["program_counter"],["port","i_clk"]],["i_next_addr",[[3,4],[3,15]],[[3,4],[3,15]],["program_counter"],["port","i_arst"]],["o_curr_addr",[[4,4],[4,15]],[[4,4],[4,15]],["program_counter"],["port","i_next_addr"]],["i_arst",[[8,8],[8,14]],[[8,8],[8,14]],["program_counter"],["port"]],["i_next_addr",[[9,8],[9,26]],[[9,15],[9,26]],["program_counter"],["port"]],["o_curr_addr",[[10,9],[10,31]],[[10,20],[10,31]],["program_counter"],["port","reg"]]]]]]],null,0]],["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/FinalProj/proj/register_file.v",[[[[[["register_file",[[1,0],[11,2]],[[1,7],[1,20]],[],["module"]],[42,0]],[[["i_clk",[[13,8],[13,13]],[[13,8],[13,13]],["register_file"],["port"]],["i_we",[[3,4],[3,8]],[[3,4],[3,8]],["register_file"],["port","i_clk"]],["i_arst",[[4,4],[4,10]],[[4,4],[4,10]],["register_file"],["port","i_we"]],["i_addr_1",[[5,4],[5,12]],[[5,4],[5,12]],["register_file"],["port","i_arst"]],["i_addr_2",[[6,4],[6,12]],[[6,4],[6,12]],["register_file"],["port","i_addr_1"]],["i_addr_3",[[7,4],[7,12]],[[7,4],[7,12]],["register_file"],["port","i_addr_2"]],["i_wdata",[[8,4],[8,11]],[[8,4],[8,11]],["register_file"],["port","i_addr_3"]],["o_rdata_1",[[9,4],[9,13]],[[9,4],[9,13]],["register_file"],["port","i_wdata"]],["o_rdata_2",[[10,4],[10,13]],[[10,4],[10,13]],["register_file"],["port","o_rdata_1"]],["i_we",[[14,8],[14,12]],[[14,8],[14,12]],["register_file"],["port"]],["i_arst",[[15,8],[15,14]],[[15,8],[15,14]],["register_file"],["port"]],["i",[[16,2],[16,11]],[[16,10],[16,11]],["register_file"],["variable","integer"]],["i_addr_1",[[18,8],[18,22]],[[18,14],[18,22]],["register_file"],["port"]],["i_addr_2",[[19,8],[19,22]],[[19,14],[19,22]],["register_file"],["port"]],["i_addr_3",[[21,8],[21,22]],[[21,14],[21,22]],["register_file"],["port"]],["i_wdata",[[22,8],[22,22]],[[22,15],[22,22]],["register_file"],["port"]],["o_rdata_1",[[24,9],[24,25]],[[24,16],[24,25]],["register_file"],["port"]],["o_rdata_2",[[25,9],[25,25]],[[25,16],[25,25]],["register_file"],["port"]],["registers",[[27,2],[27,28]],[[27,13],[27,22]],["register_file"],["variable","reg"]]]]]]],null,0]],["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/FinalProj/proj/rom.v",[[[[[["rom",[[5,0],[8,2]],[[5,7],[5,10]],[],["module"]],[36,0]],[[["i_addr",[[14,8],[14,31]],[[14,25],[14,31]],["rom"],["port"]],["o_data",[[7,4],[7,10]],[[7,4],[7,10]],["rom"],["port","i_addr"]],["DATA_WIDTH",[[9,2],[9,45]],[[9,12],[9,22]],["rom"],["parameter"]],["ROM_BLOCKS_NUM",[[10,2],[10,37]],[[10,12],[10,26]],["rom"],["parameter"]],["ROM_DEFLT_DATA",[[11,2],[11,65]],[[11,29],[11,43]],["rom"],["parameter"]],["ROM_END_ADDR",[[12,2],[12,59]],[[12,29],[12,41]],["rom"],["parameter"]],["o_data",[[15,9],[15,36]],[[15,30],[15,36]],["rom"],["port","reg"]],["rom_mem",[[17,2],[17,50]],[[17,23],[17,30]],["rom"],["variable","reg"]]]]]],null,null,null,[["ROM_FILE",[[1,0],[3,0]],[[1,8],[1,16]],["source.systemverilog"],["macro"]],["__ROM__",[[4,0],[5,0]],[[4,8],[4,15]],["source.systemverilog"],["macro"]]]],null,0]],["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/FinalProj/proj/sign_extender.v",[[[[[["sign_extender",[[0,0],[3,2]],[[0,7],[0,20]],[],["module"]],[16,0]],[[["i_input16",[[1,4],[1,13]],[[1,4],[1,13]],["sign_extender"],["port"]],["o_output32",[[2,4],[2,14]],[[2,4],[2,14]],["sign_extender"],["port","i_input16"]],["i_input16",[[5,8],[5,29]],[[5,20],[5,29]],["sign_extender"],["port","wire"]],["o_output32",[[6,9],[6,30]],[[6,20],[6,30]],["sign_extender"],["port","reg"]]]]]]],null,0]],["/run/media/conner/source/000Vaults/SecondBrain/academia/CPRE281/Lab/FinalProj/proj/testbench.v",[[[[[["testbench",[[2,0],[2,17]],[[2,7],[2,16]],[],["module"]],[35,0]],[[["PERIOD",[[4,2],[4,24]],[[4,12],[4,18]],["testbench"],["parameter"]],["clock",[[6,2],[6,11]],[[6,6],[6,11]],["testbench"],["variable","reg"]],["reset",[[7,2],[7,11]],[[7,6],[7,11]],["testbench"],["variable","reg"]],["instr",[[8,2],[8,19]],[[8,14],[8,19]],["testbench"],["variable","wire"]],["cur_pc",[[9,2],[9,20]],[[9,14],[9,20]],["testbench"],["variable","wire"]],["next_pc",[[10,2],[10,21]],[[10,14],[10,21]],["testbench"],["variable","wire"]],["MIPS_inst",[[14,2],[20,3]],[[14,7],[14,16]],["testbench"],["instance","MIPS"]]]]]]],null,0]]]}