<!DOCTYPE html>
<html class="client-nojs" lang="en" dir="ltr">

<!-- Mirrored from processors.wiki.ti.com/index.php/C6000_AET_Logic by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 01 Dec 2020 03:38:08 GMT -->
<!-- Added by HTTrack --><meta http-equiv="content-type" content="text/html;charset=UTF-8" /><!-- /Added by HTTrack -->
<head>
<meta charset="UTF-8"/>
<title>C6000 AET Logic - Texas Instruments Wiki</title>
<script>document.documentElement.className = document.documentElement.className.replace( /(^|\s)client-nojs(\s|$)/, "$1client-js$2" );</script>
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"C6000_AET_Logic","wgTitle":"C6000 AET Logic","wgCurRevisionId":78173,"wgRevisionId":78173,"wgArticleId":4273,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["Emulation"],"wgBreakFrames":false,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"C6000_AET_Logic","wgRelevantArticleId":4273,"wgRequestId":"e97bcf54dc9779065e1994d2","wgIsProbablyEditable":false,"wgRelevantPageIsProbablyEditable":false,"wgRestrictionEdit":[],"wgRestrictionMove":[]});mw.loader.state({"site.styles":"ready","noscript":"ready","user.styles":"ready","user":"ready","user.options":"ready","user.tokens":"loading","mediawiki.legacy.shared":"ready","mediawiki.legacy.commonPrint":"ready","mediawiki.sectionAnchor":"ready","mediawiki.skinning.interface":"ready","skins.vector.styles":"ready"});mw.loader.implement("user.tokens@19o3a1s",function($,jQuery,require,module){/*@nomin*/mw.user.tokens.set({"editToken":"+\\","patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});
});mw.loader.load(["site","mediawiki.page.startup","mediawiki.user","mediawiki.hidpi","mediawiki.page.ready","mediawiki.toc","mediawiki.searchSuggest","skins.vector.js"]);});</script>
<link rel="stylesheet" href="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=mediawiki.legacy.commonPrint%2Cshared%7Cmediawiki.sectionAnchor%7Cmediawiki.skinning.interface%7Cskins.vector.styles&amp;only=styles&amp;skin=vector"/>
<script async="" src="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=startup&amp;only=scripts&amp;skin=vector"></script>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=vector"/>
<meta name="generator" content="MediaWiki 1.31.6"/>
<link rel="shortcut icon" href="https://processors.wiki.ti.com/favicon.ico"/>
<link rel="search" type="application/opensearchdescription+xml" href="https://processors.wiki.ti.com/opensearch_desc.php" title="Texas Instruments Wiki (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="https://processors.wiki.ti.com/api.php?action=rsd"/>
<link rel="license" href="http://creativecommons.org/licenses/by-sa/3.0/"/>
<link rel="alternate" type="application/atom+xml" title="Texas Instruments Wiki Atom feed" href="https://processors.wiki.ti.com/index.php?title=Special:RecentChanges&amp;feed=atom"/>
<!--[if lt IE 9]><script src="/load.php?debug=false&amp;lang=en&amp;modules=html5shiv&amp;only=scripts&amp;skin=Vector&amp;sync=1"></script><![endif]-->
</head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject page-C6000_AET_Logic rootpage-C6000_AET_Logic skin-vector action-view">		<div id="mw-page-base" class="noprint"></div>
		<div id="mw-head-base" class="noprint"></div>
		<div id="content" class="mw-body" role="main">
			<a id="top"></a>
			<div id="siteNotice" class="mw-body-content"><div id="localNotice" lang="en" dir="ltr"><div class="mw-parser-output"><p><br />
<span style="color:#ff0000"><b>NOTICE: The Processors Wiki will End-of-Life on January 15, 2021. It is recommended to download any files or other content you may need that are hosted on processors.wiki.ti.com. The site is now set to read only.</b></span>
</p></div></div></div><div class="mw-indicators mw-body-content">
</div>
<h1 id="firstHeading" class="firstHeading" lang="en">C6000 AET Logic</h1>			<div id="bodyContent" class="mw-body-content">
				<div id="siteSub" class="noprint">From Texas Instruments Wiki</div>				<div id="contentSub"></div>
								<div id="jump-to-nav" class="mw-jump">
					Jump to:					<a href="#mw-head">navigation</a>, 					<a href="#p-search">search</a>
				</div>
				<div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><div class="mw-parser-output"><div id="toc" class="toc"><div class="toctitle" lang="en" dir="ltr"><h2>Contents</h2></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#Advanced_Event_Triggering_.28AET.29_Logic"><span class="tocnumber">1</span> <span class="toctext">Advanced Event Triggering (AET) Logic</span></a>
<ul>
<li class="toclevel-2 tocsection-2"><a href="#Overview"><span class="tocnumber">1.1</span> <span class="toctext">Overview</span></a></li>
<li class="toclevel-2 tocsection-3"><a href="#Trigger_Builders"><span class="tocnumber">1.2</span> <span class="toctext">Trigger Builders</span></a>
<ul>
<li class="toclevel-3 tocsection-4"><a href="#1-Wide_Trigger_Builder"><span class="tocnumber">1.2.1</span> <span class="toctext">1-Wide Trigger Builder</span></a></li>
<li class="toclevel-3 tocsection-5"><a href="#3-Wide_Trigger_Builder"><span class="tocnumber">1.2.2</span> <span class="toctext">3-Wide Trigger Builder</span></a></li>
<li class="toclevel-3 tocsection-6"><a href="#7-Wide_Trigger_Builder"><span class="tocnumber">1.2.3</span> <span class="toctext">7-Wide Trigger Builder</span></a></li>
<li class="toclevel-3 tocsection-7"><a href="#Trigger_Behavior"><span class="tocnumber">1.2.4</span> <span class="toctext">Trigger Behavior</span></a></li>
<li class="toclevel-3 tocsection-8"><a href="#Trigger_Action_Descriptions"><span class="tocnumber">1.2.5</span> <span class="toctext">Trigger Action Descriptions</span></a></li>
<li class="toclevel-3 tocsection-9"><a href="#Trigger_Builder_Terms"><span class="tocnumber">1.2.6</span> <span class="toctext">Trigger Builder Terms</span></a>
<ul>
<li class="toclevel-4 tocsection-10"><a href="#Terms_A_.26_B"><span class="tocnumber">1.2.6.1</span> <span class="toctext">Terms A &amp; B</span></a></li>
<li class="toclevel-4 tocsection-11"><a href="#Term_C"><span class="tocnumber">1.2.6.2</span> <span class="toctext">Term C</span></a></li>
<li class="toclevel-4 tocsection-12"><a href="#Term_D"><span class="tocnumber">1.2.6.3</span> <span class="toctext">Term D</span></a></li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
</ul>
</div>

<p><span class="center pagebreak" id="" style="clear: both; display: block; font-size: smaller; border-bottom:1px dashed; border-color:#999999"> </span>
</p>
<h2><span id="Advanced_Event_Triggering_(AET)_Logic"></span><span class="mw-headline" id="Advanced_Event_Triggering_.28AET.29_Logic">Advanced Event Triggering (AET) Logic</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=C6000_AET_Logic&amp;action=edit&amp;section=1" title="Edit section: Advanced Event Triggering (AET) Logic">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="Overview">Overview</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=C6000_AET_Logic&amp;action=edit&amp;section=2" title="Edit section: Overview">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Advanced Event Trigger is logic that is included on the CPU core to generate triggers.  These triggers can be used for various tasks.  They can halt the CPU, increment a counter, turn trace capture on/off, or generate an interrupt among other things.  The AET unit consists of counters, address comparators, event signals, and a state machine that can all be configured to generate triggers based on some preset logic.
</p>
<table cellspacing="0" cellpadding="0" border="0" style="background: transparent;"><tbody><tr><td nowrap="nowrap" valign="top"><span style="position: relative; top: -2px;"><img alt="Warning" src="https://processors.wiki.ti.com/images/c/cb/Warning.png" title="Warning" width="18" height="15" /></span> <b>Warning</b>: </td><td valign="top" style="padding-left:0.5em;">This description is for the C6000 family of cores.</td></tr></tbody></table>
<h3><span class="mw-headline" id="Trigger_Builders">Trigger Builders</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=C6000_AET_Logic&amp;action=edit&amp;section=3" title="Edit section: Trigger Builders">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Trigger Builders perform the job of implementing the logic table that defines the state relationship between a set of 4 input signals and output trigger.  The 64x and 64x+ devices implemented with AET have a total of 14 trigger builders.  Each trigger builder is a member of one of three families, the 7-Wide, 3-Wide, and 1-Wide.  Of the 14 trigger builders, 2 are 7-Wide and there are 6 each of the 3-Wide and 1-Wide.
</p><p>Each trigger builder is hard wired to a specific set of events.  So, in order to generate a Halt CPU trigger, a Trigger Builder that can generate a Halt CPU trigger must be selected.  The user doesn't need to be aware of which trigger builders are connected to which events, as UBM or AETLIB will take care of that for them.  However, it's convenient to understand that trigger builders are limited resources and there can potentially be conflicts if multiple jobs need to use the same trigger builder.
</p>
<div class="thumb tright"><div class="thumbinner" style="width:486px;"><a href="File_Aet_1_wide_trigger_builder.html" class="image"><img alt="" src="https://processors.wiki.ti.com/images/7/72/Aet_1_wide_trigger_builder.jpg" width="484" height="193" class="thumbimage" /></a>  <div class="thumbcaption">Diagram of a 1-Wide Trigger Builder</div></div></div>
<h4><span class="mw-headline" id="1-Wide_Trigger_Builder">1-Wide Trigger Builder</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=C6000_AET_Logic&amp;action=edit&amp;section=4" title="Edit section: 1-Wide Trigger Builder">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>A 1-wide trigger builder is used for generating a single trigger.  Examples include CPU Halt, Emulation Interrupt, Start/Advance Counter, Trace End, and Trace Marker.  In the diagram, you can see the simplified logic of the 1-Wide trigger builder.  Notice that there are a single set of four inputs.  The lookup table defines the output based on the combinational logic of the inputs.  The demultiplexer takes the output of the lookup table and directs it to the specified output trigger.
</p>
<div class="thumb tright"><div class="thumbinner" style="width:455px;"><a href="File_Aet_3_wide_trigger_builder.html" class="image"><img alt="" src="https://processors.wiki.ti.com/images/c/ce/Aet_3_wide_trigger_builder.jpg" width="453" height="674" class="thumbimage" /></a>  <div class="thumbcaption">Diagram of a 3-Wide Trigger Builder</div></div></div>
<table border="1" cellspacing="0" cellpadding="4" rules="all" style="margin:1em 1em 1em 0; border:solid 1px #aaa; border-collapse:collapse;empty-cells:show;">

<caption>1-Wide Trigger Allocation
</caption>
<tbody><tr style="background: #DDFFDD;" align="center">
<th>Trigger Builder #
</th>
<th>Output Control
</th>
<th>Trigger Output
</th></tr>
<tr>
<td rowspan="4" align="center">1 - Wide TB 0
</td>
<td align="center">0
</td>
<td align="center">Halt CPU
</td></tr>
<tr>
<td align="center">1
</td>
<td align="center">AINT
</td></tr>
<tr>
<td align="center">2
</td>
<td align="center">Trace Marker
</td></tr>
<tr>
<td align="center">3
</td>
<td align="center">Trace End
</td></tr>
<tr>
<td rowspan="4" align="center">1 - Wide TB 1
</td>
<td align="center">0
</td>
<td align="center">Start/Advance Counter 0
</td></tr>
<tr>
<td align="center">1
</td>
<td align="center">Reserved
</td></tr>
<tr>
<td align="center">2
</td>
<td align="center">HALT CPU
</td></tr>
<tr>
<td align="center">3
</td>
<td align="center">AINT
</td></tr>
<tr>
<td rowspan="4" align="center">1 - Wide TB 2
</td>
<td align="center">0
</td>
<td align="center">Stop/Reload Counter 0
</td></tr>
<tr>
<td align="center">1
</td>
<td align="center">Trace End
</td></tr>
<tr>
<td align="center">2
</td>
<td align="center">Halt CPU
</td></tr>
<tr>
<td align="center">3
</td>
<td align="center">AINT
</td></tr>
<tr>
<td rowspan="4" align="center">1 - Wide TB 3
</td>
<td align="center">0
</td>
<td align="center">Start/Advance Counter 1
</td></tr>
<tr>
<td align="center">1
</td>
<td align="center">Reserved
</td></tr>
<tr>
<td align="center">2
</td>
<td align="center">Halt CPU
</td></tr>
<tr>
<td align="center">3
</td>
<td align="center">AINT
</td></tr>
<tr>
<td rowspan="4" align="center">1 - Wide TB 4
</td>
<td align="center">0
</td>
<td align="center">Stop/Reload Counter 1
</td></tr>
<tr>
<td align="center">1
</td>
<td align="center">Trace End
</td></tr>
<tr>
<td align="center">2
</td>
<td align="center">Halt CPU
</td></tr>
<tr>
<td align="center">3
</td>
<td align="center">AINT
</td></tr>
<tr>
<td rowspan="4" align="center">1 - Wide TB 5
</td>
<td align="center">0
</td>
<td align="center">Trace Marker
</td></tr>
<tr>
<td align="center">1
</td>
<td align="center">Trace End
</td></tr>
<tr>
<td align="center">2
</td>
<td align="center">Reserved
</td></tr>
<tr>
<td align="center">3
</td>
<td align="center">Halt CPU
</td></tr>
</tbody></table>
<h4><span class="mw-headline" id="3-Wide_Trigger_Builder">3-Wide Trigger Builder</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=C6000_AET_Logic&amp;action=edit&amp;section=5" title="Edit section: 3-Wide Trigger Builder">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>A 3-wide trigger builder is used for potentially generating 3 different triggers based on the same set of input events.  A 3-wide trigger builder consists of 3 different lookup tables that allow generation of 3 different triggers based on combinations of the same set of event inputs.  One example of a potential use for 3-wide trigger builders would be the Suspend Trace triggers (Suspend PC/Suspend Timing/Suspend Data).  Another example is transition to one of the states in the state machine.  
</p><p>In the diagram of the 3-wide trigger builder, you can see that the architecture is basically just multiple copies of the single wide trigger builder, with one exception.  As you'll notice, the input events and the output control select are shared between all of the trigger builders in that group.  This is an important point.  If Output 0 is selected on a multiple wide trigger builder, it is selected for all of the triggers.  Also, the inputs are the same for each lookup table. The triggers can be generated by different combinations of those 4 events, but the input events are the same for all triggers.
</p>
<table border="1" cellspacing="0" cellpadding="4" rules="all" style="margin:1em 1em 1em 0; border:solid 1px #aaa; border-collapse:collapse;empty-cells:show;">

<caption>3-Wide Trigger Allocation
</caption>
<tbody><tr style="background: #DDFFDD;" align="center">
<th>Trigger Builder #
</th>
<th>Output Control
</th>
<th>Trigger Output
</th>
<th>Trigger Output 1
</th>
<th>Trigger Output 2
</th>
<th>Trigger Output 3
</th></tr>
<tr>
<td rowspan="4" align="center">3 - Wide TB 0
</td>
<td align="center">0
</td>
<td align="center">Stop Trace
</td>
<td align="center">Stop PC Trace
</td>
<td align="center">Stop Timing Trace
</td>
<td align="center">Stop Data trace
</td></tr>
<tr>
<td align="center">1
</td>
<td align="center">Suspend Trace
</td>
<td align="center">Suspend PC Trace
</td>
<td align="center">Suspend Timing Trace
</td>
<td align="center">Suspend Data trace
</td></tr>
<tr>
<td align="center">2
</td>
<td align="center">External
</td>
<td align="center">External Trigger 0
</td>
<td align="center">External Trigger 1
</td>
<td align="center">Reserved
</td></tr>
<tr>
<td align="center">3
</td>
<td align="center">Start Watermark
</td>
<td align="center">Start Watermark 0
</td>
<td align="center">Reserved
</td>
<td align="center">Start Watermark 1
</td></tr>
<tr>
<td rowspan="4" align="center">3 - Wide TB 1
</td>
<td align="center">0
</td>
<td align="center">Suspend Trace
</td>
<td align="center">Suspend PC Trace
</td>
<td align="center">Suspend Timing Trace
</td>
<td align="center">Suspend Data trace
</td></tr>
<tr>
<td align="center">1
</td>
<td align="center">Stop Trace
</td>
<td align="center">Stop PC Trace
</td>
<td align="center">Stop Timing Trace
</td>
<td align="center">Stop Data trace
</td></tr>
<tr>
<td align="center">2
</td>
<td align="center">End Watermark
</td>
<td align="center">End Watermark 0
</td>
<td align="center">End Watermark 1
</td>
<td align="center">Reserved
</td></tr>
<tr>
<td align="center">3
</td>
<td align="center">Reserved
</td>
<td align="center">Reserved
</td>
<td align="center">Reserved
</td>
<td align="center">Reserved
</td></tr>
<tr>
<td rowspan="4" align="center">3 - Wide TB 2
</td>
<td align="center">0
</td>
<td align="center">Transition From State 0
</td>
<td align="center">State 0-1
</td>
<td align="center">State 0-2
</td>
<td align="center">State 0-3
</td></tr>
<tr>
<td align="center">1
</td>
<td align="center">Reserved
</td>
<td align="center">Reserved
</td>
<td align="center">Reserved
</td>
<td align="center">Reserved
</td></tr>
<tr>
<td align="center">2
</td>
<td align="center">Reserved
</td>
<td align="center">Reserved
</td>
<td align="center">Reserved
</td>
<td align="center">Reserved
</td></tr>
<tr>
<td align="center">3
</td>
<td align="center">Stop Trace
</td>
<td align="center">Stop PC Trace
</td>
<td align="center">Stop Timing Trace
</td>
<td align="center">Stop Data Trace
</td></tr>
<tr>
<td rowspan="4" align="center">3 - Wide TB 3
</td>
<td align="center">0
</td>
<td align="center">Transition From State 1
</td>
<td align="center">State 1-0
</td>
<td align="center">State 1-2
</td>
<td align="center">State 1-3
</td></tr>
<tr>
<td align="center">1
</td>
<td align="center">Reserved
</td>
<td align="center">Reserved
</td>
<td align="center">Reserved
</td>
<td align="center">Reserved
</td></tr>
<tr>
<td align="center">2
</td>
<td align="center">Reserved
</td>
<td align="center">Reserved
</td>
<td align="center">Reserved
</td>
<td align="center">Reserved
</td></tr>
<tr>
<td align="center">3
</td>
<td align="center">Suspend Trace
</td>
<td align="center">Suspend PC Trace
</td>
<td align="center">Suspend Timing Trace
</td>
<td align="center">Suspend Data Trace
</td></tr>
<tr>
<td rowspan="4" align="center">3 - Wide TB 4
</td>
<td align="center">0
</td>
<td align="center">Transition From State 2
</td>
<td align="center">State 2-0
</td>
<td align="center">State 2-1
</td>
<td align="center">State 2-3
</td></tr>
<tr>
<td align="center">1
</td>
<td align="center">Reserved
</td>
<td align="center">Reserved
</td>
<td align="center">Reserved
</td>
<td align="center">Reserved
</td></tr>
<tr>
<td align="center">2
</td>
<td align="center">Halt CPU
</td>
<td align="center">Halt CPU
</td>
<td align="center">Reserved
</td>
<td align="center">Reserved
</td></tr>
<tr>
<td align="center">3
</td>
<td align="center">Stop Trace
</td>
<td align="center">Stop PC Trace
</td>
<td align="center">Stop Timing Trace
</td>
<td align="center">Stop Data Trace
</td></tr>
<tr>
<td rowspan="4" align="center">3 - Wide TB 5
</td>
<td align="center">0
</td>
<td align="center">Transition From State 3
</td>
<td align="center">State 3-0
</td>
<td align="center">State 3-1
</td>
<td align="center">State 3-2
</td></tr>
<tr>
<td align="center">1
</td>
<td align="center">Reserved
</td>
<td align="center">Reserved
</td>
<td align="center">Reserved
</td>
<td align="center">Reserved
</td></tr>
<tr>
<td align="center">2
</td>
<td align="center">Halt CPU
</td>
<td align="center">Halt CPU
</td>
<td align="center">Reserved
</td>
<td align="center">Reserved
</td></tr>
<tr>
<td align="center">3
</td>
<td align="center">Suspend Trace
</td>
<td align="center">Suspend PC Trace
</td>
<td align="center">Suspend Timing Trace
</td>
<td align="center">Suspend Data Trace
</td></tr>
</tbody></table>
<h4><span class="mw-headline" id="7-Wide_Trigger_Builder">7-Wide Trigger Builder</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=C6000_AET_Logic&amp;action=edit&amp;section=6" title="Edit section: 7-Wide Trigger Builder">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>A 7-wide trigger builder is used for potentially generating 7 different triggers based on the same set of input events.  A 7-wide trigger builder consists of 7 different lookup tables that allow generation of 7 different triggers based on combinations of the same set of event inputs.  The 7-wide trigger builder is designed to be used for trace capture triggers.  There are 7 different types of trace capture (PC/Timing/Read Address/Read Data/Write Address/Write Data/PC Tag), and the 7-wide trigger builder will allow configuration to generate these triggers based on different combinations of inputs.
</p><p>In order to save space, the 7-Wide trigger builder diagram is not included, but it can be extrapolated from the diagram of the 3-Wide trigger builder.  The 7-Wide trigger Builder provides a total of 7 different 16-bit lookup tables that all share the same inputs and Output select.
</p>
<table border="1" cellspacing="0" cellpadding="4" rules="all" style="margin:1em 1em 1em 0; border:solid 1px #aaa; border-collapse:collapse;empty-cells:show;">

<caption>7-Wide Trigger Allocation
</caption>
<tbody><tr style="background: #DDFFDD;" align="center">
<th>Trigger Builder #
</th>
<th>Output Control
</th>
<th>Function
</th>
<th>Trig. Output 1
</th>
<th>Trig. Output 2
</th>
<th>Trig. Output 3
</th>
<th>Trig. Output 4
</th>
<th>Trig. Output 5
</th>
<th>Trig. Output 6
</th>
<th>Trig. Output 7
</th></tr>
<tr>
<td rowspan="4" align="center">7 - Wide TB 0
</td>
<td align="center">0
</td>
<td align="center">Store Trace
</td>
<td align="center">Store Timing
</td>
<td align="center">Store PC
</td>
<td align="center">Store Read Address
</td>
<td align="center">Store Write Address
</td>
<td align="center">Store Read Data
</td>
<td align="center">Store Write Data
</td>
<td align="center">Store PC Tag
</td></tr>
<tr>
<td align="center">1
</td>
<td align="center">External
</td>
<td align="center">External Trigger 0
</td>
<td align="center">External Trigger 1
</td>
<td align="center">Reserved
</td>
<td align="center">Reserved
</td>
<td align="center">Reserved
</td>
<td align="center">Reserved
</td>
<td align="center">Reserved
</td></tr>
<tr>
<td align="center">2
</td>
<td align="center">Reserved
</td>
<td align="center">Reserved
</td>
<td align="center">Reserved
</td>
<td align="center">Reserved
</td>
<td align="center">Reserved
</td>
<td align="center">Reserved
</td>
<td align="center">Reserved
</td>
<td align="center">Reserved
</td></tr>
<tr>
<td align="center">3
</td>
<td align="center">Reserved
</td>
<td align="center">Reserved
</td>
<td align="center">Reserved
</td>
<td align="center">Reserved
</td>
<td align="center">Reserved
</td>
<td align="center">Reserved
</td>
<td align="center">Reserved
</td>
<td align="center">Reserved
</td></tr>
<tr>
<td rowspan="4" align="center">7 - Wide TB 1
</td>
<td align="center">0
</td>
<td align="center">Start Trace
</td>
<td align="center">Start Timing
</td>
<td align="center">Start PC
</td>
<td align="center">Start Read Address
</td>
<td align="center">Start Write Address
</td>
<td align="center">Start Read Data
</td>
<td align="center">Start Write Data
</td>
<td align="center">Start PC Tag
</td></tr>
<tr>
<td align="center">1
</td>
<td align="center">Store Trace
</td>
<td align="center">Reserved
</td>
<td align="center">Store Timing
</td>
<td align="center">Store Read Address
</td>
<td align="center">Store Write Address
</td>
<td align="center">Store Read Data
</td>
<td align="center">Store Write Data
</td>
<td align="center">Store PC Tag
</td></tr>
<tr>
<td align="center">2
</td>
<td align="center">Reserved
</td>
<td align="center">Reserved
</td>
<td align="center">Reserved
</td>
<td align="center">Reserved
</td>
<td align="center">Reserved
</td>
<td align="center">Reserved
</td>
<td align="center">Reserved
</td>
<td align="center">Reserved
</td></tr>
<tr>
<td align="center">3
</td>
<td align="center">Reserved
</td>
<td align="center">Reserved
</td>
<td align="center">Reserved
</td>
<td align="center">Reserved
</td>
<td align="center">Reserved
</td>
<td align="center">Reserved
</td>
<td align="center">Reserved
</td>
<td align="center">Reserved
</td></tr>
</tbody></table>
<h4><span class="mw-headline" id="Trigger_Behavior">Trigger Behavior</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=C6000_AET_Logic&amp;action=edit&amp;section=7" title="Edit section: Trigger Behavior">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<ul><li>Start/Stop Triggers</li></ul>
<p>The start and stop triggers are level triggers, not edge triggers.  A new window is opened in the same cycle that the trigger is high.  The window remains open up to and inclusive of the cycle in which the stop trigger is high.  
</p><p>In the case of Start and Stop trace triggers, this means that Trace will capture data on the cycle where the start trigger is generated, and will continue to capture up to and including the cycle where the stop trigger is generated.  If another start trigger is generated on the cycle <b>after</b> the stop trigger is generated, the trace output will appear as if the end trigger never occurred (i.e. there will be no gap in the data between the end trigger and the next start trigger)
</p>
<table border="1">
<tbody><tr>
<td>
<p><b><a href="https://processors.wiki.ti.com/index.php?title=Corner_Case&amp;action=edit&amp;redlink=1" class="new" title="Corner Case (page does not exist)">Corner Case</a></b> 
</p>
<div class="floatleft"><a href="File_Corner.html" class="image"><img alt="Corner.jpg" src="https://processors.wiki.ti.com/images/8/8c/Corner.jpg" width="75" height="75" /></a></div> If the window is closed, and the start and stop trigger are both high simultaneously for one cycle, a one cycle window is created.  In the case of trace start/stop triggers, one cycle of trace data will be collected.
</td></tr></tbody></table>
<h4><span class="mw-headline" id="Trigger_Action_Descriptions">Trigger Action Descriptions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=C6000_AET_Logic&amp;action=edit&amp;section=8" title="Edit section: Trigger Action Descriptions">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<ul><li>Halt CPU - Halts execution of the CPU.  CPU Halt can only be asserted if a debugger is connected to the target.  If this trigger is generated in a target that is not connected to the debugger, no action is taken.</li></ul>
<ul><li>AINT - Auxiliary Interrupt - Generates an interrupt to the CPU.  This interrupt is sometimes referred to as the Emulation Interrupt, or RTOS interrupt.</li></ul>
<ul><li>Counters
<ul><li>Start/Advance Counter (Depends on mode of the counter)
<ul><li>Start/Stop Mode - High level starts the counter on the same cycle.  Counter will decrement on each cycle until the Stop/Reload trigger occurs.</li>
<li>Counter Mode - For each CPU clock cycle that the trigger is active, the counter will decrement by 1.</li></ul></li>
<li>Stop/reload Counter
<ul><li>Start/Stop Mode - High level will stop the counter on the next cycle.</li>
<li>Counter Mode - The counter is reloaded with the value that is in the Counter Reload register.</li></ul></li></ul></li></ul>
<ul><li>Watermark Window
<ul><li>Start Watermark Window - High level opens the watermark window on the same cycle.  The start of the watermark window causes the counter to be reloaded with 0xFFFFFFF.  Any activity on this trigger is ignored if the watermark window has already been started.</li>
<li>Stop Watermark Window - High level will stop the watermark window on the next cycle.  On the closing of the watermark window, the MAX or MIN value is updated.</li></ul></li></ul>
<ul><li>State Transitions
<ul><li>State 0-x&#160;: High level causes the state machine that is currently in State 0 to transition to state x (1,2,3)</li>
<li>State 1-x&#160;: High level causes the state machine that is currently in State 1 to transition to state x (0,2,3)</li>
<li>State 2-x&#160;: High level causes the state machine that is currently in State 2 to transition to state x (0,1,3)</li>
<li>State 3-x&#160;: High level causes the state machine that is currently in State 3 to transition to state x (0,1,2)</li></ul></li></ul>
<h4><span class="mw-headline" id="Trigger_Builder_Terms">Trigger Builder Terms</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=C6000_AET_Logic&amp;action=edit&amp;section=9" title="Edit section: Trigger Builder Terms">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<div class="thumb tright"><div class="thumbinner" style="width:148px;"><a href="File_Aet_trigger_builder_terms.html" class="image"><img alt="" src="https://processors.wiki.ti.com/images/8/8f/Aet_trigger_builder_terms.jpg" width="146" height="195" class="thumbimage" /></a>  <div class="thumbcaption">Trigger Builder Input Terms</div></div></div>
<p>Each trigger builder has a set of 4 input terms.  These terms are referred by the letters A-D, as shown in the image.  The inputs to each of these term values will be discussed in this section.  
</p>
<h5><span id="Terms_A_&amp;_B"></span><span class="mw-headline" id="Terms_A_.26_B">Terms A &amp; B</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=C6000_AET_Logic&amp;action=edit&amp;section=10" title="Edit section: Terms A &amp; B">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<p>Terms A and B have identical logic connected at the input.  The logic effectively consists of a 16-input OR gate with individual enables on each of its input signals.  The inputs to the OR gate are events routed from the PC/Data Comparators and the Auxilliary Event Generators.  These terms are typically used to to generate triggers based on the execution state of the CPU.  Examples include triggering when the program counter is within a specific range of values, triggering when a data value is read or written to a specific range of locations, or triggering when a certain event or subset of events occur.  
</p>
<div class="thumb tright"><div class="thumbinner" style="width:392px;"><a href="File_Aet_trigger_builder_ab_terms.html" class="image"><img alt="" src="https://processors.wiki.ti.com/images/9/96/Aet_trigger_builder_ab_terms.jpg" width="390" height="318" class="thumbimage" /></a>  <div class="thumbcaption">A and B Terms</div></div></div>
<p>The duplication of the A and B logic allows triggers to be generated on a more flexible combination of events.  It allows the implementation of a boolean product of sums for the inputs to the 16-input OR gates, using the two OR gates to implement the sum term, and the lookup table to implement the product term.  Without the duplication, we would only be able to implement a boolean OR of the events.
</p><p>See the diagram of the A and B term inputs for a clearer idea of the logic view.  The signals at the input of the OR gates are listed below.  
</p><p><br />
</p>
<table border="1" cellspacing="0" cellpadding="4" rules="all" style="margin:1em 1em 1em 0; border:solid 1px #aaa; border-collapse:collapse;empty-cells:show;">
  
<caption>A/B Terms OR Inputs
</caption>
<tbody><tr style="background: #DDFFDD;">
<th>Input #
</th>
<th>Description
</th></tr>
<tr>
<td>0
</td>
<td>PC/Data Comparator 0
</td></tr>
<tr>
<td>1
</td>
<td>PC/Data Comparator 1
</td></tr>
<tr>
<td>2
</td>
<td>PC/Data Comparator 2
</td></tr>
<tr>
<td>3
</td>
<td>PC/Data Comparator 3
</td></tr>
<tr>
<td>4
</td>
<td>PC Comparator 4
</td></tr>
<tr>
<td>5
</td>
<td>PC Comparator 5
</td></tr>
<tr>
<td>6
</td>
<td>Not Implemented
</td></tr>
<tr>
<td>7
</td>
<td>Not Implemented
</td></tr>
<tr>
<td>8
</td>
<td>Not Implemented
</td></tr>
<tr>
<td>9
</td>
<td>Not Implemented
</td></tr>
<tr>
<td>10
</td>
<td>Selective AEG 0
</td></tr>
<tr>
<td>11
</td>
<td>ORed AEG 1
</td></tr>
<tr>
<td>12
</td>
<td>ORed AEG 2
</td></tr>
<tr>
<td>13
</td>
<td>ORed AEG 3
</td></tr>
<tr>
<td>14
</td>
<td>ORed AEG 4
</td></tr>
<tr>
<td>15
</td>
<td>Reserved
</td></tr></tbody></table>
<h5><span class="mw-headline" id="Term_C">Term C</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=C6000_AET_Logic&amp;action=edit&amp;section=11" title="Edit section: Term C">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<p>The C Trigger Builder Term handles the AET Counter Zero Signals.  There are two AET Counters  (CNT_0, CNT_1) that can be configured to count various events.  The counters work in a decrementing fashion.  When the counter gets to the value 0, the Counter 0 Signal goes high.  This allows the trigger builders to implement complex logic, such as halting when a PC is encountered for the Nth time, or storing trace samples every N cycles.  
</p><p>The logic at the input of term C is a multiplexer that allows selection of the CNT_0 or CNT 1 Zero signal.
</p>
<h5><span class="mw-headline" id="Term_D">Term D</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=C6000_AET_Logic&amp;action=edit&amp;section=12" title="Edit section: Term D">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<p>The D term of the trigger builder handles the finite state machine state qualification.  The Logic at the input of Term D is a multiplexer that can be configured to select between one of the four states. The finite state machine can be used to enable very complicated triggering logic.  The lookup table logic can be configured to only generate a trigger when the given state signal is high.
</p><p>{{
</p>
<ol><li>switchcategory:MultiCore=</li></ol>
<ul><li>For technical support on MultiCore devices, please post your questions in the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/c6000_multi-core_dsps/default.aspx">C6000 MultiCore Forum</a></li>
<li>For questions related to the BIOS MultiCore SDK (MCSDK), please use the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/embedded/f/355.aspx">BIOS Forum</a></li></ul>
<p>Please post only comments related to the article <b>C6000 AET Logic</b> here.<i></i>
|Keystone=
</p>
<ul><li>For technical support on MultiCore devices, please post your questions in the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/c6000_multi-core_dsps/default.aspx">C6000 MultiCore Forum</a></li>
<li>For questions related to the BIOS MultiCore SDK (MCSDK), please use the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/embedded/f/355.aspx">BIOS Forum</a></li></ul>
<p>Please post only comments related to the article <b>C6000 AET Logic</b> here.<i></i>
|C2000=<i>For technical support on the C2000 please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/microcontrollers/tms320c2000_32-bit_real-time_mcus/f/171.aspx">The C2000 Forum</a>. Please post only comments about the article <b>C6000 AET Logic</b> here.</i>
|DaVinci=<i>For technical support on DaVincoplease post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/davinci_digital_media_processors/default.aspx">The DaVinci Forum</a>. Please post only comments about the article <b>C6000 AET Logic</b> here.</i>
|MSP430=<i>For technical support on MSP430 please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/microcontrollers/msp43016-bit_ultra-low_power_mcus/default.aspx">The MSP430 Forum</a>. Please post only comments about the article <b>C6000 AET Logic</b> here.</i>
|OMAP35x=<i>For technical support on OMAP please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/omap_applications_processors/default.aspx">The OMAP Forum</a>. Please post only comments about the article <b>C6000 AET Logic</b> here.</i>
|OMAPL1=<i>For technical support on OMAP please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/omap_applications_processors/default.aspx">The OMAP Forum</a>. Please post only comments about the article <b>C6000 AET Logic</b> here.</i>
|MAVRK=<i>For technical support on MAVRK please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/development_tools/mavrk/default.aspx">The MAVRK Toolbox Forum</a>. Please post only comments about the article <b>C6000 AET Logic</b> here.</i>
|<i>For technical support please post your questions at <a rel="nofollow" class="external text" href="http://e2e.ti.com/">http://e2e.ti.com</a>. Please post only comments about the article <b>C6000 AET Logic</b> here.</i>
}}
</p>
<!-- 
NewPP limit report
Cached time: 20201201023804
Cache expiry: 86400
Dynamic content: false
CPU time usage: 0.109 seconds
Real time usage: 0.118 seconds
Preprocessor visited node count: 130/1000000
Preprocessor generated node count: 567/1000000
Post‐expand include size: 6646/2097152 bytes
Template argument size: 366/2097152 bytes
Highest expansion depth: 4/40
Expensive parser function count: 0/100
Unstrip recursion depth: 0/20
Unstrip post‐expand size: 0/5000000 bytes
-->
<!--
Transclusion expansion time report (%,ms,calls,template)
100.00%   19.519      1 -total
 61.96%   12.095      1 Template:CategoryFooter
 11.41%    2.228      1 Template:Page_break
  8.10%    1.582      1 Template:Warning
  7.18%    1.402      1 Template:CornerCase
  6.64%    1.296      4 Template:Prettytable
  6.58%    1.285      2 Template:TechnicalSupportLink/MultiCore
  6.35%    1.240      2 Template:TechnicalSupportLink/Omap
  6.32%    1.233      1 Template:TechnicalSupportLink/C2000
  6.23%    1.216      1 Template:TechnicalSupportLink/Mavrk
-->
</div>
<!-- Saved in parser cache with key procwiki:pcache:idhash:4273-0!canonical and timestamp 20201201023804 and revision id 78173
 -->
<div class='hf-nsfooter' id='hf-nsfooter-'><table style="text-align:center; background:white; width:100%; text-align:left; height: 65px border-top: 1px solid; border-bottom: 1px solid; border-left: 1px solid; border-right: 1px solid; border-width: 1px; border-style: solid;">
<tr>
<td width="305px"><a href="File_E2e.html" class="image"><img alt="E2e.jpg" src="https://processors.wiki.ti.com/images/8/82/E2e.jpg" width="305" height="63" /></a>
</td>
<td>{{
<ol><li>switchcategory:MultiCore=</li></ol>
<ul><li>For technical support on MultiCore devices, please post your questions in the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/c6000_multi-core_dsps/default.aspx">C6000 MultiCore Forum</a></li>
<li>For questions related to the BIOS MultiCore SDK (MCSDK), please use the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/embedded/f/355.aspx">BIOS Forum</a></li></ul>
<p>Please post only comments related to the article <b>C6000 AET Logic</b> here.<i></i>
</p>
</td>
<td>Keystone=
<ul><li>For technical support on MultiCore devices, please post your questions in the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/c6000_multi-core_dsps/default.aspx">C6000 MultiCore Forum</a></li>
<li>For questions related to the BIOS MultiCore SDK (MCSDK), please use the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/embedded/f/355.aspx">BIOS Forum</a></li></ul>
<p>Please post only comments related to the article <b>C6000 AET Logic</b> here.<i></i>
</p>
</td>
<td>C2000=<i>For technical support on the C2000 please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/microcontrollers/tms320c2000_32-bit_real-time_mcus/f/171.aspx">The C2000 Forum</a>. Please post only comments about the article <b>C6000 AET Logic</b> here.</i>
</td>
<td>DaVinci=<i>For technical support on DaVincoplease post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/davinci_digital_media_processors/default.aspx">The DaVinci Forum</a>. Please post only comments about the article <b>C6000 AET Logic</b> here.</i>
</td>
<td>MSP430=<i>For technical support on MSP430 please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/microcontrollers/msp43016-bit_ultra-low_power_mcus/default.aspx">The MSP430 Forum</a>. Please post only comments about the article <b>C6000 AET Logic</b> here.</i>
</td>
<td>OMAP35x=<i>For technical support on OMAP please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/omap_applications_processors/default.aspx">The OMAP Forum</a>. Please post only comments about the article <b>C6000 AET Logic</b> here.</i>
</td>
<td>OMAPL1=<i>For technical support on OMAP please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/omap_applications_processors/default.aspx">The OMAP Forum</a>. Please post only comments about the article <b>C6000 AET Logic</b> here.</i>
</td>
<td>MAVRK=<i>For technical support on MAVRK please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/development_tools/mavrk/default.aspx">The MAVRK Toolbox Forum</a>. Please post only comments about the article <b>C6000 AET Logic</b> here.</i>
</td>
<td><i>For technical support please post your questions at <a rel="nofollow" class="external text" href="http://e2e.ti.com/">http://e2e.ti.com</a>. Please post only comments about the article <b>C6000 AET Logic</b> here.</i>
<p>}}
</p>
</td></tr></table>
<table style="border-style:solid; border-width:1px; text-align:center; width:100%;">

<tr style="font-size:150%;">
<td rowspan="2"><a href="File_Hyperlink_blue.html" class="image"><img alt="Hyperlink blue.png" src="https://processors.wiki.ti.com/images/9/9f/Hyperlink_blue.png" width="96" height="96" /></a>
</td>
<td><b>Links</b>
</td></tr>
<tr>
<td>
<table style="text-align: left;">
<tr>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/amplifier_and_linear.page">Amplifiers &amp; Linear</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/audio/audio_overview.page">Audio</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/rfif.page">Broadband RF/IF &amp; Digital Radio</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/clocksandtimers/clocks_and_timers.page">Clocks &amp; Timers</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/dataconverters/data_converter.page">Data Converters</a>
</p>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/mems/mems.page">DLP &amp; MEMS</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/high_reliability.page">High-Reliability</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/interface/interface.page">Interface</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/logic/home_overview.page">Logic</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/powermanagement/power_portal.page">Power Management</a>
</p>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/embedded_processor.page">Processors</a>
</p>
<ul><li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/arm.page">ARM Processors</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/home.page">Digital Signal Processors (DSP)</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/microcontroller/home.page">Microcontrollers (MCU)</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/omap-applications-processors/the-omap-experience.page">OMAP Applications Processors</a></li></ul>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/switches_and_multiplexers.page">Switches &amp; Multiplexers</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/temperature_sensor.page">Temperature Sensors &amp; Control ICs</a><br/>
<a rel="nofollow" class="external text" href="http://focus.ti.com/wireless/docs/wirelessoverview.tsp?familyId=2003&amp;sectionId=646&amp;tabId=2735">Wireless Connectivity</a>
</p>
</td></tr></table>
</td></tr></table>
<div id="tiPrivacy"></div>
</div></div>					<div class="printfooter">
						Retrieved from "<a dir="ltr" href="https://processors.wiki.ti.com/index.php?title=C6000_AET_Logic&amp;oldid=78173">https://processors.wiki.ti.com/index.php?title=C6000_AET_Logic&amp;oldid=78173</a>"					</div>
				<div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="Special_Categories.html" title="Special:Categories">Category</a>: <ul><li><a href="Category_Emulation.html" title="Category:Emulation">Emulation</a></li></ul></div></div>				<div class="visualClear"></div>
							</div>
		</div>
		<div id="mw-navigation">
			<h2>Navigation menu</h2>
			<div id="mw-head">
									<div id="p-personal" role="navigation" class="" aria-labelledby="p-personal-label">
						<h3 id="p-personal-label">Personal tools</h3>
						<ul>
							<li id="pt-login"><a href="https://processors.wiki.ti.com/index.php?title=Special:UserLogin&amp;returnto=C6000+AET+Logic" title="You are encouraged to log in; however, it is not mandatory [o]" accesskey="o">Log in</a></li><li id="pt-createaccount"><a href="Special_RequestAccount.html" title="You are encouraged to create an account and log in; however, it is not mandatory">Request account</a></li>						</ul>
					</div>
									<div id="left-navigation">
										<div id="p-namespaces" role="navigation" class="vectorTabs" aria-labelledby="p-namespaces-label">
						<h3 id="p-namespaces-label">Namespaces</h3>
						<ul>
							<li id="ca-nstab-main" class="selected"><span><a href="C6000_AET_Logic.html" title="View the content page [c]" accesskey="c">Page</a></span></li><li id="ca-talk" class="new"><span><a href="https://processors.wiki.ti.com/index.php?title=Talk:C6000_AET_Logic&amp;action=edit&amp;redlink=1" rel="discussion" title="Discussion about the content page (page does not exist) [t]" accesskey="t">Discussion</a></span></li>						</ul>
					</div>
										<div id="p-variants" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-variants-label">
												<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-variants-label" />
						<h3 id="p-variants-label">
							<span>Variants</span>
						</h3>
						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
									</div>
				<div id="right-navigation">
										<div id="p-views" role="navigation" class="vectorTabs" aria-labelledby="p-views-label">
						<h3 id="p-views-label">Views</h3>
						<ul>
							<li id="ca-view" class="collapsible selected"><span><a href="C6000_AET_Logic.html">Read</a></span></li><li id="ca-viewsource" class="collapsible"><span><a href="https://processors.wiki.ti.com/index.php?title=C6000_AET_Logic&amp;action=edit" title="This page is protected.&#10;You can view its source [e]" accesskey="e">View source</a></span></li><li id="ca-history" class="collapsible"><span><a href="https://processors.wiki.ti.com/index.php?title=C6000_AET_Logic&amp;action=history" title="Past revisions of this page [h]" accesskey="h">View history</a></span></li>						</ul>
					</div>
										<div id="p-cactions" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-cactions-label">
						<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-cactions-label" />
						<h3 id="p-cactions-label"><span>More</span></h3>
						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
										<div id="p-search" role="search">
						<h3>
							<label for="searchInput">Search</label>
						</h3>
						<form action="https://processors.wiki.ti.com/index.php" id="searchform">
							<div id="simpleSearch">
								<input type="search" name="search" placeholder="Search Texas Instruments Wiki" title="Search Texas Instruments Wiki [f]" accesskey="f" id="searchInput"/><input type="hidden" value="Special:Search" name="title"/><input type="submit" name="fulltext" value="Search" title="Search the pages for this text" id="mw-searchButton" class="searchButton mw-fallbackSearchButton"/><input type="submit" name="go" value="Go" title="Go to a page with this exact name if it exists" id="searchButton" class="searchButton"/>							</div>
						</form>
					</div>
									</div>
			</div>
			<div id="mw-panel">
				<div id="p-logo" role="banner"><a class="mw-wiki-logo" href="Main_Page.html"  title="Visit the main page"></a></div>
						<div class="portal" role="navigation" id="p-navigation" aria-labelledby="p-navigation-label">
			<h3 id="p-navigation-label">Navigation</h3>
			<div class="body">
								<ul>
					<li id="n-mainpage"><a href="Main_Page.html" title="Visit the main page [z]" accesskey="z">Main Page</a></li><li id="n-All-pages"><a href="Special_AllPages.html">All pages</a></li><li id="n-All-categories"><a href="Special_Categories.html">All categories</a></li><li id="n-recentchanges"><a href="Special_RecentChanges.html" title="A list of recent changes in the wiki [r]" accesskey="r">Recent changes</a></li><li id="n-randompage"><a href="Package_Reflow_Profiles.html" title="Load a random page [x]" accesskey="x">Random page</a></li><li id="n-help"><a href="https://www.mediawiki.org/wiki/Special:MyLanguage/Help:Contents" title="The place to find out">Help</a></li>				</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id="p-tb" aria-labelledby="p-tb-label">
			<h3 id="p-tb-label">Toolbox</h3>
			<div class="body">
								<ul>
					<li id="t-whatlinkshere"><a href="Special_WhatLinksHere/C6000_AET_Logic.html" title="A list of all wiki pages that link here [j]" accesskey="j">What links here</a></li><li id="t-recentchangeslinked"><a href="Special_RecentChangesLinked/C6000_AET_Logic.html" rel="nofollow" title="Recent changes in pages linked from this page [k]" accesskey="k">Related changes</a></li><li id="t-specialpages"><a href="Special_SpecialPages.html" title="A list of all special pages [q]" accesskey="q">Special pages</a></li><li id="t-print"><a href="https://processors.wiki.ti.com/index.php?title=C6000_AET_Logic&amp;printable=yes" rel="alternate" title="Printable version of this page [p]" accesskey="p">Printable version</a></li><li id="t-permalink"><a href="https://processors.wiki.ti.com/index.php?title=C6000_AET_Logic&amp;oldid=78173" title="Permanent link to this revision of the page">Permanent link</a></li><li id="t-info"><a href="https://processors.wiki.ti.com/index.php?title=C6000_AET_Logic&amp;action=info" title="More information about this page">Page information</a></li>				</ul>
							</div>
		</div>
				</div>
		</div>
				<div id="footer" role="contentinfo">
						<ul id="footer-info">
								<li id="footer-info-lastmod"> This page was last edited on 19 September 2011, at 13:55.</li>
								<li id="footer-info-copyright">Content is available under <a class="external" rel="nofollow" href="http://creativecommons.org/licenses/by-sa/3.0/">Creative Commons Attribution-ShareAlike</a> unless otherwise noted.</li>
							</ul>
						<ul id="footer-places">
								<li id="footer-places-privacy"><a href="Project_Privacy_policy.html" title="Project:Privacy policy">Privacy policy</a></li>
								<li id="footer-places-about"><a href="Project_About.html" title="Project:About">About Texas Instruments Wiki</a></li>
								<li id="footer-places-disclaimer"><a href="Project_General_disclaimer.html" title="Project:General disclaimer">Disclaimers</a></li>
								<li id="footer-places-termsofservice"><a href="Project_Terms_of_Service.html" title="Project:Terms of Service">Terms of Use</a></li>
							</ul>
										<ul id="footer-icons" class="noprint">
										<li id="footer-copyrightico">
						<a href="http://creativecommons.org/licenses/by-sa/3.0/"><img src="https://processors.wiki.ti.com/resources/assets/licenses/cc-by-sa.png" alt="Creative Commons Attribution-ShareAlike" width="88" height="31"/></a>					</li>
										<li id="footer-poweredbyico">
						<a href="http://www.mediawiki.org/"><img src="https://processors.wiki.ti.com/resources/assets/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" srcset="/resources/assets/poweredby_mediawiki_132x47.png 1.5x, /resources/assets/poweredby_mediawiki_176x62.png 2x" width="88" height="31"/></a>					</li>
									</ul>
						<div style="clear: both;"></div>
		</div>
		<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgPageParseReport":{"limitreport":{"cputime":"0.109","walltime":"0.118","ppvisitednodes":{"value":130,"limit":1000000},"ppgeneratednodes":{"value":567,"limit":1000000},"postexpandincludesize":{"value":6646,"limit":2097152},"templateargumentsize":{"value":366,"limit":2097152},"expansiondepth":{"value":4,"limit":40},"expensivefunctioncount":{"value":0,"limit":100},"unstrip-depth":{"value":0,"limit":20},"unstrip-size":{"value":0,"limit":5000000},"timingprofile":["100.00%   19.519      1 -total"," 61.96%   12.095      1 Template:CategoryFooter"," 11.41%    2.228      1 Template:Page_break","  8.10%    1.582      1 Template:Warning","  7.18%    1.402      1 Template:CornerCase","  6.64%    1.296      4 Template:Prettytable","  6.58%    1.285      2 Template:TechnicalSupportLink/MultiCore","  6.35%    1.240      2 Template:TechnicalSupportLink/Omap","  6.32%    1.233      1 Template:TechnicalSupportLink/C2000","  6.23%    1.216      1 Template:TechnicalSupportLink/Mavrk"]},"cachereport":{"timestamp":"20201201023804","ttl":86400,"transientcontent":false}}});});</script><script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":338});});</script>
	</body>

<!-- Mirrored from processors.wiki.ti.com/index.php/C6000_AET_Logic by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 01 Dec 2020 03:38:16 GMT -->
</html>
