TO_Talk:
# SMT trace
# should not influence the property but now time will

# make program that can make verilog assertions
## translate smt function to verilog assertions
## translate a state into verilog assertions

TODO:
# there is possible way to adjust to K-induction prove

# mutate the verilog circut and check the assertion is violate ????

# make a parser to parse the sygus result back
## Easy to find open-source
## python


# automatic variables gernater
## constrainst the varibales
## huristic

# Make more test file
## use the open-source benchmark

# one-botton to run all