
RTOS_002.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006334  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d8  080064d4  080064d4  000164d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080065ac  080065ac  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  080065ac  080065ac  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  080065ac  080065ac  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080065ac  080065ac  000165ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080065b0  080065b0  000165b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  080065b4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001078  20000010  080065c4  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001088  080065c4  00021088  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013117  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000295a  00000000  00000000  00033157  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000fb0  00000000  00000000  00035ab8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000e78  00000000  00000000  00036a68  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00021120  00000000  00000000  000378e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000e000  00000000  00000000  00058a00  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000cce63  00000000  00000000  00066a00  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00133863  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000040a0  00000000  00000000  001338e0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000010 	.word	0x20000010
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080064bc 	.word	0x080064bc

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000014 	.word	0x20000014
 80001dc:	080064bc 	.word	0x080064bc

080001e0 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80001e0:	b480      	push	{r7}
 80001e2:	b085      	sub	sp, #20
 80001e4:	af00      	add	r7, sp, #0
 80001e6:	60f8      	str	r0, [r7, #12]
 80001e8:	60b9      	str	r1, [r7, #8]
 80001ea:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80001ec:	68fb      	ldr	r3, [r7, #12]
 80001ee:	4a07      	ldr	r2, [pc, #28]	; (800020c <vApplicationGetIdleTaskMemory+0x2c>)
 80001f0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80001f2:	68bb      	ldr	r3, [r7, #8]
 80001f4:	4a06      	ldr	r2, [pc, #24]	; (8000210 <vApplicationGetIdleTaskMemory+0x30>)
 80001f6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80001f8:	687b      	ldr	r3, [r7, #4]
 80001fa:	2280      	movs	r2, #128	; 0x80
 80001fc:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80001fe:	bf00      	nop
 8000200:	3714      	adds	r7, #20
 8000202:	46bd      	mov	sp, r7
 8000204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000208:	4770      	bx	lr
 800020a:	bf00      	nop
 800020c:	2000002c 	.word	0x2000002c
 8000210:	20000080 	.word	0x20000080

08000214 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000214:	b5b0      	push	{r4, r5, r7, lr}
 8000216:	b09e      	sub	sp, #120	; 0x78
 8000218:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800021a:	f000 fc4b 	bl	8000ab4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800021e:	f000 f871 	bl	8000304 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000222:	f000 f955 	bl	80004d0 <MX_GPIO_Init>
  MX_TIM3_Init();
 8000226:	f000 f8cd 	bl	80003c4 <MX_TIM3_Init>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of binSem1 */
  osSemaphoreDef(binSem1);
 800022a:	2300      	movs	r3, #0
 800022c:	673b      	str	r3, [r7, #112]	; 0x70
 800022e:	2300      	movs	r3, #0
 8000230:	677b      	str	r3, [r7, #116]	; 0x74
  binSem1Handle = osSemaphoreCreate(osSemaphore(binSem1), 1);
 8000232:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000236:	2101      	movs	r1, #1
 8000238:	4618      	mov	r0, r3
 800023a:	f003 fe24 	bl	8003e86 <osSemaphoreCreate>
 800023e:	4602      	mov	r2, r0
 8000240:	4b27      	ldr	r3, [pc, #156]	; (80002e0 <main+0xcc>)
 8000242:	601a      	str	r2, [r3, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of Task1 */
  osThreadDef(Task1, Task1_App, osPriorityNormal, 0, 128);
 8000244:	4b27      	ldr	r3, [pc, #156]	; (80002e4 <main+0xd0>)
 8000246:	f107 0454 	add.w	r4, r7, #84	; 0x54
 800024a:	461d      	mov	r5, r3
 800024c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800024e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000250:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000254:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task1Handle = osThreadCreate(osThread(Task1), NULL);
 8000258:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800025c:	2100      	movs	r1, #0
 800025e:	4618      	mov	r0, r3
 8000260:	f003 fdb1 	bl	8003dc6 <osThreadCreate>
 8000264:	4602      	mov	r2, r0
 8000266:	4b20      	ldr	r3, [pc, #128]	; (80002e8 <main+0xd4>)
 8000268:	601a      	str	r2, [r3, #0]

  /* definition and creation of Task2 */
  osThreadDef(Task2, Task2_App, osPriorityNormal, 0, 128);
 800026a:	4b20      	ldr	r3, [pc, #128]	; (80002ec <main+0xd8>)
 800026c:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8000270:	461d      	mov	r5, r3
 8000272:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000274:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000276:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800027a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task2Handle = osThreadCreate(osThread(Task2), NULL);
 800027e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000282:	2100      	movs	r1, #0
 8000284:	4618      	mov	r0, r3
 8000286:	f003 fd9e 	bl	8003dc6 <osThreadCreate>
 800028a:	4602      	mov	r2, r0
 800028c:	4b18      	ldr	r3, [pc, #96]	; (80002f0 <main+0xdc>)
 800028e:	601a      	str	r2, [r3, #0]

  /* definition and creation of TaskPWM */
  osThreadDef(TaskPWM, TaskPWM_App, osPriorityIdle, 0, 128);
 8000290:	4b18      	ldr	r3, [pc, #96]	; (80002f4 <main+0xe0>)
 8000292:	f107 041c 	add.w	r4, r7, #28
 8000296:	461d      	mov	r5, r3
 8000298:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800029a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800029c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80002a0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  TaskPWMHandle = osThreadCreate(osThread(TaskPWM), NULL);
 80002a4:	f107 031c 	add.w	r3, r7, #28
 80002a8:	2100      	movs	r1, #0
 80002aa:	4618      	mov	r0, r3
 80002ac:	f003 fd8b 	bl	8003dc6 <osThreadCreate>
 80002b0:	4602      	mov	r2, r0
 80002b2:	4b11      	ldr	r3, [pc, #68]	; (80002f8 <main+0xe4>)
 80002b4:	601a      	str	r2, [r3, #0]

  /* definition and creation of readMotorSpeed */
  osThreadDef(readMotorSpeed, readMotorSpeed_App, osPriorityNormal, 0, 128);
 80002b6:	4b11      	ldr	r3, [pc, #68]	; (80002fc <main+0xe8>)
 80002b8:	463c      	mov	r4, r7
 80002ba:	461d      	mov	r5, r3
 80002bc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80002be:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80002c0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80002c4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  readMotorSpeedHandle = osThreadCreate(osThread(readMotorSpeed), NULL);
 80002c8:	463b      	mov	r3, r7
 80002ca:	2100      	movs	r1, #0
 80002cc:	4618      	mov	r0, r3
 80002ce:	f003 fd7a 	bl	8003dc6 <osThreadCreate>
 80002d2:	4602      	mov	r2, r0
 80002d4:	4b0a      	ldr	r3, [pc, #40]	; (8000300 <main+0xec>)
 80002d6:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80002d8:	f003 fd6e 	bl	8003db8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80002dc:	e7fe      	b.n	80002dc <main+0xc8>
 80002de:	bf00      	nop
 80002e0:	20000fd8 	.word	0x20000fd8
 80002e4:	080064dc 	.word	0x080064dc
 80002e8:	2000102c 	.word	0x2000102c
 80002ec:	08006500 	.word	0x08006500
 80002f0:	20001034 	.word	0x20001034
 80002f4:	08006524 	.word	0x08006524
 80002f8:	20001030 	.word	0x20001030
 80002fc:	08006550 	.word	0x08006550
 8000300:	20001028 	.word	0x20001028

08000304 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000304:	b580      	push	{r7, lr}
 8000306:	b0a6      	sub	sp, #152	; 0x98
 8000308:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800030a:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800030e:	2228      	movs	r2, #40	; 0x28
 8000310:	2100      	movs	r1, #0
 8000312:	4618      	mov	r0, r3
 8000314:	f006 f8c9 	bl	80064aa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000318:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800031c:	2200      	movs	r2, #0
 800031e:	601a      	str	r2, [r3, #0]
 8000320:	605a      	str	r2, [r3, #4]
 8000322:	609a      	str	r2, [r3, #8]
 8000324:	60da      	str	r2, [r3, #12]
 8000326:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000328:	1d3b      	adds	r3, r7, #4
 800032a:	2258      	movs	r2, #88	; 0x58
 800032c:	2100      	movs	r1, #0
 800032e:	4618      	mov	r0, r3
 8000330:	f006 f8bb 	bl	80064aa <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000334:	2302      	movs	r3, #2
 8000336:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000338:	2301      	movs	r3, #1
 800033a:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800033c:	2310      	movs	r3, #16
 800033e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000342:	2302      	movs	r3, #2
 8000344:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000348:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800034c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000350:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000354:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000358:	2300      	movs	r3, #0
 800035a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800035e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000362:	4618      	mov	r0, r3
 8000364:	f000 fe92 	bl	800108c <HAL_RCC_OscConfig>
 8000368:	4603      	mov	r3, r0
 800036a:	2b00      	cmp	r3, #0
 800036c:	d001      	beq.n	8000372 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800036e:	f000 fa53 	bl	8000818 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000372:	230f      	movs	r3, #15
 8000374:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000376:	2302      	movs	r3, #2
 8000378:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800037a:	2300      	movs	r3, #0
 800037c:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800037e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000382:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000384:	2300      	movs	r3, #0
 8000386:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000388:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800038c:	2102      	movs	r1, #2
 800038e:	4618      	mov	r0, r3
 8000390:	f001 fd92 	bl	8001eb8 <HAL_RCC_ClockConfig>
 8000394:	4603      	mov	r3, r0
 8000396:	2b00      	cmp	r3, #0
 8000398:	d001      	beq.n	800039e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800039a:	f000 fa3d 	bl	8000818 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM34;
 800039e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80003a2:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Tim34ClockSelection = RCC_TIM34CLK_HCLK;
 80003a4:	2300      	movs	r3, #0
 80003a6:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80003a8:	1d3b      	adds	r3, r7, #4
 80003aa:	4618      	mov	r0, r3
 80003ac:	f001 ffca 	bl	8002344 <HAL_RCCEx_PeriphCLKConfig>
 80003b0:	4603      	mov	r3, r0
 80003b2:	2b00      	cmp	r3, #0
 80003b4:	d001      	beq.n	80003ba <SystemClock_Config+0xb6>
  {
    Error_Handler();
 80003b6:	f000 fa2f 	bl	8000818 <Error_Handler>
  }
}
 80003ba:	bf00      	nop
 80003bc:	3798      	adds	r7, #152	; 0x98
 80003be:	46bd      	mov	sp, r7
 80003c0:	bd80      	pop	{r7, pc}
	...

080003c4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80003c4:	b580      	push	{r7, lr}
 80003c6:	b08e      	sub	sp, #56	; 0x38
 80003c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80003ca:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80003ce:	2200      	movs	r2, #0
 80003d0:	601a      	str	r2, [r3, #0]
 80003d2:	605a      	str	r2, [r3, #4]
 80003d4:	609a      	str	r2, [r3, #8]
 80003d6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80003d8:	f107 031c 	add.w	r3, r7, #28
 80003dc:	2200      	movs	r2, #0
 80003de:	601a      	str	r2, [r3, #0]
 80003e0:	605a      	str	r2, [r3, #4]
 80003e2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80003e4:	463b      	mov	r3, r7
 80003e6:	2200      	movs	r2, #0
 80003e8:	601a      	str	r2, [r3, #0]
 80003ea:	605a      	str	r2, [r3, #4]
 80003ec:	609a      	str	r2, [r3, #8]
 80003ee:	60da      	str	r2, [r3, #12]
 80003f0:	611a      	str	r2, [r3, #16]
 80003f2:	615a      	str	r2, [r3, #20]
 80003f4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80003f6:	4b34      	ldr	r3, [pc, #208]	; (80004c8 <MX_TIM3_Init+0x104>)
 80003f8:	4a34      	ldr	r2, [pc, #208]	; (80004cc <MX_TIM3_Init+0x108>)
 80003fa:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80003fc:	4b32      	ldr	r3, [pc, #200]	; (80004c8 <MX_TIM3_Init+0x104>)
 80003fe:	2200      	movs	r2, #0
 8000400:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000402:	4b31      	ldr	r3, [pc, #196]	; (80004c8 <MX_TIM3_Init+0x104>)
 8000404:	2200      	movs	r2, #0
 8000406:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 3600;
 8000408:	4b2f      	ldr	r3, [pc, #188]	; (80004c8 <MX_TIM3_Init+0x104>)
 800040a:	f44f 6261 	mov.w	r2, #3600	; 0xe10
 800040e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000410:	4b2d      	ldr	r3, [pc, #180]	; (80004c8 <MX_TIM3_Init+0x104>)
 8000412:	2200      	movs	r2, #0
 8000414:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000416:	4b2c      	ldr	r3, [pc, #176]	; (80004c8 <MX_TIM3_Init+0x104>)
 8000418:	2200      	movs	r2, #0
 800041a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800041c:	482a      	ldr	r0, [pc, #168]	; (80004c8 <MX_TIM3_Init+0x104>)
 800041e:	f002 f9af 	bl	8002780 <HAL_TIM_Base_Init>
 8000422:	4603      	mov	r3, r0
 8000424:	2b00      	cmp	r3, #0
 8000426:	d001      	beq.n	800042c <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8000428:	f000 f9f6 	bl	8000818 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800042c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000430:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000432:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000436:	4619      	mov	r1, r3
 8000438:	4823      	ldr	r0, [pc, #140]	; (80004c8 <MX_TIM3_Init+0x104>)
 800043a:	f002 fea3 	bl	8003184 <HAL_TIM_ConfigClockSource>
 800043e:	4603      	mov	r3, r0
 8000440:	2b00      	cmp	r3, #0
 8000442:	d001      	beq.n	8000448 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8000444:	f000 f9e8 	bl	8000818 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000448:	481f      	ldr	r0, [pc, #124]	; (80004c8 <MX_TIM3_Init+0x104>)
 800044a:	f002 fa61 	bl	8002910 <HAL_TIM_PWM_Init>
 800044e:	4603      	mov	r3, r0
 8000450:	2b00      	cmp	r3, #0
 8000452:	d001      	beq.n	8000458 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8000454:	f000 f9e0 	bl	8000818 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000458:	2300      	movs	r3, #0
 800045a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800045c:	2300      	movs	r3, #0
 800045e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000460:	f107 031c 	add.w	r3, r7, #28
 8000464:	4619      	mov	r1, r3
 8000466:	4818      	ldr	r0, [pc, #96]	; (80004c8 <MX_TIM3_Init+0x104>)
 8000468:	f003 fbd2 	bl	8003c10 <HAL_TIMEx_MasterConfigSynchronization>
 800046c:	4603      	mov	r3, r0
 800046e:	2b00      	cmp	r3, #0
 8000470:	d001      	beq.n	8000476 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8000472:	f000 f9d1 	bl	8000818 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000476:	2360      	movs	r3, #96	; 0x60
 8000478:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 1200;
 800047a:	f44f 6396 	mov.w	r3, #1200	; 0x4b0
 800047e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000480:	2300      	movs	r3, #0
 8000482:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000484:	2300      	movs	r3, #0
 8000486:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000488:	463b      	mov	r3, r7
 800048a:	2200      	movs	r2, #0
 800048c:	4619      	mov	r1, r3
 800048e:	480e      	ldr	r0, [pc, #56]	; (80004c8 <MX_TIM3_Init+0x104>)
 8000490:	f002 fd68 	bl	8002f64 <HAL_TIM_PWM_ConfigChannel>
 8000494:	4603      	mov	r3, r0
 8000496:	2b00      	cmp	r3, #0
 8000498:	d001      	beq.n	800049e <MX_TIM3_Init+0xda>
  {
    Error_Handler();
 800049a:	f000 f9bd 	bl	8000818 <Error_Handler>
  }
  sConfigOC.Pulse = 2400;
 800049e:	f44f 6316 	mov.w	r3, #2400	; 0x960
 80004a2:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80004a4:	463b      	mov	r3, r7
 80004a6:	2204      	movs	r2, #4
 80004a8:	4619      	mov	r1, r3
 80004aa:	4807      	ldr	r0, [pc, #28]	; (80004c8 <MX_TIM3_Init+0x104>)
 80004ac:	f002 fd5a 	bl	8002f64 <HAL_TIM_PWM_ConfigChannel>
 80004b0:	4603      	mov	r3, r0
 80004b2:	2b00      	cmp	r3, #0
 80004b4:	d001      	beq.n	80004ba <MX_TIM3_Init+0xf6>
  {
    Error_Handler();
 80004b6:	f000 f9af 	bl	8000818 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80004ba:	4803      	ldr	r0, [pc, #12]	; (80004c8 <MX_TIM3_Init+0x104>)
 80004bc:	f000 f9f8 	bl	80008b0 <HAL_TIM_MspPostInit>

}
 80004c0:	bf00      	nop
 80004c2:	3738      	adds	r7, #56	; 0x38
 80004c4:	46bd      	mov	sp, r7
 80004c6:	bd80      	pop	{r7, pc}
 80004c8:	20000fdc 	.word	0x20000fdc
 80004cc:	40000400 	.word	0x40000400

080004d0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80004d0:	b580      	push	{r7, lr}
 80004d2:	b08a      	sub	sp, #40	; 0x28
 80004d4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004d6:	f107 0314 	add.w	r3, r7, #20
 80004da:	2200      	movs	r2, #0
 80004dc:	601a      	str	r2, [r3, #0]
 80004de:	605a      	str	r2, [r3, #4]
 80004e0:	609a      	str	r2, [r3, #8]
 80004e2:	60da      	str	r2, [r3, #12]
 80004e4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80004e6:	4b43      	ldr	r3, [pc, #268]	; (80005f4 <MX_GPIO_Init+0x124>)
 80004e8:	695b      	ldr	r3, [r3, #20]
 80004ea:	4a42      	ldr	r2, [pc, #264]	; (80005f4 <MX_GPIO_Init+0x124>)
 80004ec:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80004f0:	6153      	str	r3, [r2, #20]
 80004f2:	4b40      	ldr	r3, [pc, #256]	; (80005f4 <MX_GPIO_Init+0x124>)
 80004f4:	695b      	ldr	r3, [r3, #20]
 80004f6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80004fa:	613b      	str	r3, [r7, #16]
 80004fc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80004fe:	4b3d      	ldr	r3, [pc, #244]	; (80005f4 <MX_GPIO_Init+0x124>)
 8000500:	695b      	ldr	r3, [r3, #20]
 8000502:	4a3c      	ldr	r2, [pc, #240]	; (80005f4 <MX_GPIO_Init+0x124>)
 8000504:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000508:	6153      	str	r3, [r2, #20]
 800050a:	4b3a      	ldr	r3, [pc, #232]	; (80005f4 <MX_GPIO_Init+0x124>)
 800050c:	695b      	ldr	r3, [r3, #20]
 800050e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000512:	60fb      	str	r3, [r7, #12]
 8000514:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000516:	4b37      	ldr	r3, [pc, #220]	; (80005f4 <MX_GPIO_Init+0x124>)
 8000518:	695b      	ldr	r3, [r3, #20]
 800051a:	4a36      	ldr	r2, [pc, #216]	; (80005f4 <MX_GPIO_Init+0x124>)
 800051c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000520:	6153      	str	r3, [r2, #20]
 8000522:	4b34      	ldr	r3, [pc, #208]	; (80005f4 <MX_GPIO_Init+0x124>)
 8000524:	695b      	ldr	r3, [r3, #20]
 8000526:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800052a:	60bb      	str	r3, [r7, #8]
 800052c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800052e:	4b31      	ldr	r3, [pc, #196]	; (80005f4 <MX_GPIO_Init+0x124>)
 8000530:	695b      	ldr	r3, [r3, #20]
 8000532:	4a30      	ldr	r2, [pc, #192]	; (80005f4 <MX_GPIO_Init+0x124>)
 8000534:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000538:	6153      	str	r3, [r2, #20]
 800053a:	4b2e      	ldr	r3, [pc, #184]	; (80005f4 <MX_GPIO_Init+0x124>)
 800053c:	695b      	ldr	r3, [r3, #20]
 800053e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000542:	607b      	str	r3, [r7, #4]
 8000544:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|MotorA_INA_Pin|MotorA_INB_Pin, GPIO_PIN_RESET);
 8000546:	2200      	movs	r2, #0
 8000548:	f44f 51c1 	mov.w	r1, #6176	; 0x1820
 800054c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000550:	f000 fd52 	bl	8000ff8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000554:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000558:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800055a:	4b27      	ldr	r3, [pc, #156]	; (80005f8 <MX_GPIO_Init+0x128>)
 800055c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800055e:	2300      	movs	r3, #0
 8000560:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000562:	f107 0314 	add.w	r3, r7, #20
 8000566:	4619      	mov	r1, r3
 8000568:	4824      	ldr	r0, [pc, #144]	; (80005fc <MX_GPIO_Init+0x12c>)
 800056a:	f000 fbbb 	bl	8000ce4 <HAL_GPIO_Init>

  /*Configure GPIO pins : USART_TX_Pin USART_RX_Pin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800056e:	230c      	movs	r3, #12
 8000570:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000572:	2302      	movs	r3, #2
 8000574:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000576:	2300      	movs	r3, #0
 8000578:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800057a:	2300      	movs	r3, #0
 800057c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800057e:	2307      	movs	r3, #7
 8000580:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000582:	f107 0314 	add.w	r3, r7, #20
 8000586:	4619      	mov	r1, r3
 8000588:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800058c:	f000 fbaa 	bl	8000ce4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin MotorA_INA_Pin MotorA_INB_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|MotorA_INA_Pin|MotorA_INB_Pin;
 8000590:	f44f 53c1 	mov.w	r3, #6176	; 0x1820
 8000594:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000596:	2301      	movs	r3, #1
 8000598:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800059a:	2300      	movs	r3, #0
 800059c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800059e:	2300      	movs	r3, #0
 80005a0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005a2:	f107 0314 	add.w	r3, r7, #20
 80005a6:	4619      	mov	r1, r3
 80005a8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005ac:	f000 fb9a 	bl	8000ce4 <HAL_GPIO_Init>

  /*Configure GPIO pins : MotorA_EncB_Pin MotorA_EncA_Pin */
  GPIO_InitStruct.Pin = MotorA_EncB_Pin|MotorA_EncA_Pin;
 80005b0:	f44f 7340 	mov.w	r3, #768	; 0x300
 80005b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80005b6:	4b12      	ldr	r3, [pc, #72]	; (8000600 <MX_GPIO_Init+0x130>)
 80005b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005ba:	2300      	movs	r3, #0
 80005bc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005be:	f107 0314 	add.w	r3, r7, #20
 80005c2:	4619      	mov	r1, r3
 80005c4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80005c8:	f000 fb8c 	bl	8000ce4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 2, 0);
 80005cc:	2200      	movs	r2, #0
 80005ce:	2102      	movs	r1, #2
 80005d0:	2017      	movs	r0, #23
 80005d2:	f000 fb5d 	bl	8000c90 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80005d6:	2017      	movs	r0, #23
 80005d8:	f000 fb76 	bl	8000cc8 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 2, 0);
 80005dc:	2200      	movs	r2, #0
 80005de:	2102      	movs	r1, #2
 80005e0:	2028      	movs	r0, #40	; 0x28
 80005e2:	f000 fb55 	bl	8000c90 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80005e6:	2028      	movs	r0, #40	; 0x28
 80005e8:	f000 fb6e 	bl	8000cc8 <HAL_NVIC_EnableIRQ>

}
 80005ec:	bf00      	nop
 80005ee:	3728      	adds	r7, #40	; 0x28
 80005f0:	46bd      	mov	sp, r7
 80005f2:	bd80      	pop	{r7, pc}
 80005f4:	40021000 	.word	0x40021000
 80005f8:	10210000 	.word	0x10210000
 80005fc:	48000800 	.word	0x48000800
 8000600:	10310000 	.word	0x10310000

08000604 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b082      	sub	sp, #8
 8000608:	af00      	add	r7, sp, #0
 800060a:	4603      	mov	r3, r0
 800060c:	80fb      	strh	r3, [r7, #6]
	if(B1_Pin == GPIO_Pin)
 800060e:	88fb      	ldrh	r3, [r7, #6]
 8000610:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000614:	d104      	bne.n	8000620 <HAL_GPIO_EXTI_Callback+0x1c>
	{
		osSemaphoreRelease(binSem1Handle);
 8000616:	4b0d      	ldr	r3, [pc, #52]	; (800064c <HAL_GPIO_EXTI_Callback+0x48>)
 8000618:	681b      	ldr	r3, [r3, #0]
 800061a:	4618      	mov	r0, r3
 800061c:	f003 fcb4 	bl	8003f88 <osSemaphoreRelease>

	}
	if(MotorA_EncA_Pin == GPIO_Pin)
 8000620:	88fb      	ldrh	r3, [r7, #6]
 8000622:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000626:	d104      	bne.n	8000632 <HAL_GPIO_EXTI_Callback+0x2e>
	{
		contEncA++;
 8000628:	4b09      	ldr	r3, [pc, #36]	; (8000650 <HAL_GPIO_EXTI_Callback+0x4c>)
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	3301      	adds	r3, #1
 800062e:	4a08      	ldr	r2, [pc, #32]	; (8000650 <HAL_GPIO_EXTI_Callback+0x4c>)
 8000630:	6013      	str	r3, [r2, #0]
	}
	if(MotorA_EncB_Pin == GPIO_Pin)
 8000632:	88fb      	ldrh	r3, [r7, #6]
 8000634:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000638:	d104      	bne.n	8000644 <HAL_GPIO_EXTI_Callback+0x40>
	{
		contEncB++;
 800063a:	4b06      	ldr	r3, [pc, #24]	; (8000654 <HAL_GPIO_EXTI_Callback+0x50>)
 800063c:	681b      	ldr	r3, [r3, #0]
 800063e:	3301      	adds	r3, #1
 8000640:	4a04      	ldr	r2, [pc, #16]	; (8000654 <HAL_GPIO_EXTI_Callback+0x50>)
 8000642:	6013      	str	r3, [r2, #0]
	}
}
 8000644:	bf00      	nop
 8000646:	3708      	adds	r7, #8
 8000648:	46bd      	mov	sp, r7
 800064a:	bd80      	pop	{r7, pc}
 800064c:	20000fd8 	.word	0x20000fd8
 8000650:	20000280 	.word	0x20000280
 8000654:	20000284 	.word	0x20000284

08000658 <Task1_App>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_Task1_App */
void Task1_App(void const * argument)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b082      	sub	sp, #8
 800065c:	af00      	add	r7, sp, #0
 800065e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {

	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8000660:	2201      	movs	r2, #1
 8000662:	2120      	movs	r1, #32
 8000664:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000668:	f000 fcc6 	bl	8000ff8 <HAL_GPIO_WritePin>
	osSemaphoreWait(binSem1Handle, osWaitForever);
 800066c:	4b03      	ldr	r3, [pc, #12]	; (800067c <Task1_App+0x24>)
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	f04f 31ff 	mov.w	r1, #4294967295
 8000674:	4618      	mov	r0, r3
 8000676:	f003 fc39 	bl	8003eec <osSemaphoreWait>
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 800067a:	e7f1      	b.n	8000660 <Task1_App+0x8>
 800067c:	20000fd8 	.word	0x20000fd8

08000680 <Task2_App>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Task2_App */
void Task2_App(void const * argument)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b082      	sub	sp, #8
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Task2_App */
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000688:	2200      	movs	r2, #0
 800068a:	2120      	movs	r1, #32
 800068c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000690:	f000 fcb2 	bl	8000ff8 <HAL_GPIO_WritePin>
	  osDelay(1300);
 8000694:	f240 5014 	movw	r0, #1300	; 0x514
 8000698:	f003 fbe1 	bl	8003e5e <osDelay>
	  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800069c:	e7f4      	b.n	8000688 <Task2_App+0x8>
	...

080006a0 <TaskPWM_App>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_TaskPWM_App */
void TaskPWM_App(void const * argument)
{
 80006a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006a2:	b097      	sub	sp, #92	; 0x5c
 80006a4:	af12      	add	r7, sp, #72	; 0x48
 80006a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TaskPWM_App */
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80006a8:	2100      	movs	r1, #0
 80006aa:	4828      	ldr	r0, [pc, #160]	; (800074c <TaskPWM_App+0xac>)
 80006ac:	f002 f992 	bl	80029d4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80006b0:	2104      	movs	r1, #4
 80006b2:	4826      	ldr	r0, [pc, #152]	; (800074c <TaskPWM_App+0xac>)
 80006b4:	f002 f98e 	bl	80029d4 <HAL_TIM_PWM_Start>
	HAL_GPIO_WritePin(MotorA_INA_GPIO_Port, MotorA_INA_Pin, GPIO_PIN_SET);
 80006b8:	2201      	movs	r2, #1
 80006ba:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80006be:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006c2:	f000 fc99 	bl	8000ff8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MotorA_INB_GPIO_Port, MotorA_INB_Pin, GPIO_PIN_RESET);
 80006c6:	2200      	movs	r2, #0
 80006c8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80006cc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006d0:	f000 fc92 	bl	8000ff8 <HAL_GPIO_WritePin>
  /* Infinite loop */
  for(;;)
  {
	for(uint8_t cont = 1; cont <=4 ; cont++ ){
 80006d4:	2301      	movs	r3, #1
 80006d6:	73fb      	strb	r3, [r7, #15]
 80006d8:	e028      	b.n	800072c <TaskPWM_App+0x8c>

		set_PWM(htim3, TIM_CHANNEL_1, 3600, 900*cont);
 80006da:	7bfb      	ldrb	r3, [r7, #15]
 80006dc:	b29b      	uxth	r3, r3
 80006de:	461a      	mov	r2, r3
 80006e0:	0112      	lsls	r2, r2, #4
 80006e2:	1ad3      	subs	r3, r2, r3
 80006e4:	461a      	mov	r2, r3
 80006e6:	0112      	lsls	r2, r2, #4
 80006e8:	1ad3      	subs	r3, r2, r3
 80006ea:	009b      	lsls	r3, r3, #2
 80006ec:	b29b      	uxth	r3, r3
 80006ee:	4e17      	ldr	r6, [pc, #92]	; (800074c <TaskPWM_App+0xac>)
 80006f0:	9311      	str	r3, [sp, #68]	; 0x44
 80006f2:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 80006f6:	9310      	str	r3, [sp, #64]	; 0x40
 80006f8:	2300      	movs	r3, #0
 80006fa:	930f      	str	r3, [sp, #60]	; 0x3c
 80006fc:	466d      	mov	r5, sp
 80006fe:	f106 0410 	add.w	r4, r6, #16
 8000702:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000704:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000706:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000708:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800070a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800070c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800070e:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000712:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8000716:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800071a:	f000 f83b 	bl	8000794 <set_PWM>
		osDelay(2500);
 800071e:	f640 10c4 	movw	r0, #2500	; 0x9c4
 8000722:	f003 fb9c 	bl	8003e5e <osDelay>
	for(uint8_t cont = 1; cont <=4 ; cont++ ){
 8000726:	7bfb      	ldrb	r3, [r7, #15]
 8000728:	3301      	adds	r3, #1
 800072a:	73fb      	strb	r3, [r7, #15]
 800072c:	7bfb      	ldrb	r3, [r7, #15]
 800072e:	2b04      	cmp	r3, #4
 8000730:	d9d3      	bls.n	80006da <TaskPWM_App+0x3a>
	}
	HAL_GPIO_TogglePin(MotorA_INA_GPIO_Port, MotorA_INA_Pin);
 8000732:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000736:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800073a:	f000 fc75 	bl	8001028 <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(MotorA_INB_GPIO_Port, MotorA_INB_Pin);
 800073e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000742:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000746:	f000 fc6f 	bl	8001028 <HAL_GPIO_TogglePin>
	for(uint8_t cont = 1; cont <=4 ; cont++ ){
 800074a:	e7c3      	b.n	80006d4 <TaskPWM_App+0x34>
 800074c:	20000fdc 	.word	0x20000fdc

08000750 <readMotorSpeed_App>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_readMotorSpeed_App */
void readMotorSpeed_App(void const * argument)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b082      	sub	sp, #8
 8000754:	af00      	add	r7, sp, #0
 8000756:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN readMotorSpeed_App */
  /* Infinite loop */
  for(;;)
  {
	osDelay(1000);
 8000758:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800075c:	f003 fb7f 	bl	8003e5e <osDelay>
	MotorA_speed = (contEncA + contEncB)/64;
 8000760:	4b09      	ldr	r3, [pc, #36]	; (8000788 <readMotorSpeed_App+0x38>)
 8000762:	681a      	ldr	r2, [r3, #0]
 8000764:	4b09      	ldr	r3, [pc, #36]	; (800078c <readMotorSpeed_App+0x3c>)
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	4413      	add	r3, r2
 800076a:	099b      	lsrs	r3, r3, #6
 800076c:	ee07 3a90 	vmov	s15, r3
 8000770:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000774:	4b06      	ldr	r3, [pc, #24]	; (8000790 <readMotorSpeed_App+0x40>)
 8000776:	edc3 7a00 	vstr	s15, [r3]
	contEncA = 0;
 800077a:	4b03      	ldr	r3, [pc, #12]	; (8000788 <readMotorSpeed_App+0x38>)
 800077c:	2200      	movs	r2, #0
 800077e:	601a      	str	r2, [r3, #0]
	contEncB = 0;
 8000780:	4b02      	ldr	r3, [pc, #8]	; (800078c <readMotorSpeed_App+0x3c>)
 8000782:	2200      	movs	r2, #0
 8000784:	601a      	str	r2, [r3, #0]
	osDelay(1000);
 8000786:	e7e7      	b.n	8000758 <readMotorSpeed_App+0x8>
 8000788:	20000280 	.word	0x20000280
 800078c:	20000284 	.word	0x20000284
 8000790:	20000288 	.word	0x20000288

08000794 <set_PWM>:
  }
  /* USER CODE END readMotorSpeed_App */
}
void set_PWM(TIM_HandleTypeDef timer, uint32_t channel, uint16_t period, uint16_t pulse)
{
 8000794:	b084      	sub	sp, #16
 8000796:	b580      	push	{r7, lr}
 8000798:	b088      	sub	sp, #32
 800079a:	af00      	add	r7, sp, #0
 800079c:	f107 0c28 	add.w	ip, r7, #40	; 0x28
 80007a0:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    HAL_TIM_PWM_Stop(&timer,channel);
 80007a4:	6f79      	ldr	r1, [r7, #116]	; 0x74
 80007a6:	f107 0028 	add.w	r0, r7, #40	; 0x28
 80007aa:	f002 fa1f 	bl	8002bec <HAL_TIM_PWM_Stop>
    TIM_OC_InitTypeDef sConfigOC;
    timer.Init.Period = period;
 80007ae:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 80007b2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_TIM_PWM_Init(&timer);
 80007b4:	f107 0028 	add.w	r0, r7, #40	; 0x28
 80007b8:	f002 f8aa 	bl	8002910 <HAL_TIM_PWM_Init>
    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80007bc:	2360      	movs	r3, #96	; 0x60
 80007be:	607b      	str	r3, [r7, #4]
    sConfigOC.Pulse = pulse;
 80007c0:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 80007c4:	60bb      	str	r3, [r7, #8]
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80007c6:	2300      	movs	r3, #0
 80007c8:	60fb      	str	r3, [r7, #12]
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80007ca:	2300      	movs	r3, #0
 80007cc:	617b      	str	r3, [r7, #20]
    HAL_TIM_PWM_ConfigChannel(&timer,&sConfigOC,channel);
 80007ce:	1d3b      	adds	r3, r7, #4
 80007d0:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80007d2:	4619      	mov	r1, r3
 80007d4:	f107 0028 	add.w	r0, r7, #40	; 0x28
 80007d8:	f002 fbc4 	bl	8002f64 <HAL_TIM_PWM_ConfigChannel>

    HAL_TIM_PWM_Start(&timer,channel);
 80007dc:	6f79      	ldr	r1, [r7, #116]	; 0x74
 80007de:	f107 0028 	add.w	r0, r7, #40	; 0x28
 80007e2:	f002 f8f7 	bl	80029d4 <HAL_TIM_PWM_Start>
}
 80007e6:	bf00      	nop
 80007e8:	3720      	adds	r7, #32
 80007ea:	46bd      	mov	sp, r7
 80007ec:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80007f0:	b004      	add	sp, #16
 80007f2:	4770      	bx	lr

080007f4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b082      	sub	sp, #8
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	4a04      	ldr	r2, [pc, #16]	; (8000814 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000802:	4293      	cmp	r3, r2
 8000804:	d101      	bne.n	800080a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000806:	f000 f96b 	bl	8000ae0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800080a:	bf00      	nop
 800080c:	3708      	adds	r7, #8
 800080e:	46bd      	mov	sp, r7
 8000810:	bd80      	pop	{r7, pc}
 8000812:	bf00      	nop
 8000814:	40001000 	.word	0x40001000

08000818 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000818:	b480      	push	{r7}
 800081a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800081c:	bf00      	nop
 800081e:	46bd      	mov	sp, r7
 8000820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000824:	4770      	bx	lr
	...

08000828 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000828:	b480      	push	{r7}
 800082a:	b083      	sub	sp, #12
 800082c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800082e:	4b0f      	ldr	r3, [pc, #60]	; (800086c <HAL_MspInit+0x44>)
 8000830:	699b      	ldr	r3, [r3, #24]
 8000832:	4a0e      	ldr	r2, [pc, #56]	; (800086c <HAL_MspInit+0x44>)
 8000834:	f043 0301 	orr.w	r3, r3, #1
 8000838:	6193      	str	r3, [r2, #24]
 800083a:	4b0c      	ldr	r3, [pc, #48]	; (800086c <HAL_MspInit+0x44>)
 800083c:	699b      	ldr	r3, [r3, #24]
 800083e:	f003 0301 	and.w	r3, r3, #1
 8000842:	607b      	str	r3, [r7, #4]
 8000844:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000846:	4b09      	ldr	r3, [pc, #36]	; (800086c <HAL_MspInit+0x44>)
 8000848:	69db      	ldr	r3, [r3, #28]
 800084a:	4a08      	ldr	r2, [pc, #32]	; (800086c <HAL_MspInit+0x44>)
 800084c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000850:	61d3      	str	r3, [r2, #28]
 8000852:	4b06      	ldr	r3, [pc, #24]	; (800086c <HAL_MspInit+0x44>)
 8000854:	69db      	ldr	r3, [r3, #28]
 8000856:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800085a:	603b      	str	r3, [r7, #0]
 800085c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800085e:	bf00      	nop
 8000860:	370c      	adds	r7, #12
 8000862:	46bd      	mov	sp, r7
 8000864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000868:	4770      	bx	lr
 800086a:	bf00      	nop
 800086c:	40021000 	.word	0x40021000

08000870 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000870:	b480      	push	{r7}
 8000872:	b085      	sub	sp, #20
 8000874:	af00      	add	r7, sp, #0
 8000876:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	4a0a      	ldr	r2, [pc, #40]	; (80008a8 <HAL_TIM_Base_MspInit+0x38>)
 800087e:	4293      	cmp	r3, r2
 8000880:	d10b      	bne.n	800089a <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000882:	4b0a      	ldr	r3, [pc, #40]	; (80008ac <HAL_TIM_Base_MspInit+0x3c>)
 8000884:	69db      	ldr	r3, [r3, #28]
 8000886:	4a09      	ldr	r2, [pc, #36]	; (80008ac <HAL_TIM_Base_MspInit+0x3c>)
 8000888:	f043 0302 	orr.w	r3, r3, #2
 800088c:	61d3      	str	r3, [r2, #28]
 800088e:	4b07      	ldr	r3, [pc, #28]	; (80008ac <HAL_TIM_Base_MspInit+0x3c>)
 8000890:	69db      	ldr	r3, [r3, #28]
 8000892:	f003 0302 	and.w	r3, r3, #2
 8000896:	60fb      	str	r3, [r7, #12]
 8000898:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800089a:	bf00      	nop
 800089c:	3714      	adds	r7, #20
 800089e:	46bd      	mov	sp, r7
 80008a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a4:	4770      	bx	lr
 80008a6:	bf00      	nop
 80008a8:	40000400 	.word	0x40000400
 80008ac:	40021000 	.word	0x40021000

080008b0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b088      	sub	sp, #32
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008b8:	f107 030c 	add.w	r3, r7, #12
 80008bc:	2200      	movs	r2, #0
 80008be:	601a      	str	r2, [r3, #0]
 80008c0:	605a      	str	r2, [r3, #4]
 80008c2:	609a      	str	r2, [r3, #8]
 80008c4:	60da      	str	r2, [r3, #12]
 80008c6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	4a11      	ldr	r2, [pc, #68]	; (8000914 <HAL_TIM_MspPostInit+0x64>)
 80008ce:	4293      	cmp	r3, r2
 80008d0:	d11c      	bne.n	800090c <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008d2:	4b11      	ldr	r3, [pc, #68]	; (8000918 <HAL_TIM_MspPostInit+0x68>)
 80008d4:	695b      	ldr	r3, [r3, #20]
 80008d6:	4a10      	ldr	r2, [pc, #64]	; (8000918 <HAL_TIM_MspPostInit+0x68>)
 80008d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80008dc:	6153      	str	r3, [r2, #20]
 80008de:	4b0e      	ldr	r3, [pc, #56]	; (8000918 <HAL_TIM_MspPostInit+0x68>)
 80008e0:	695b      	ldr	r3, [r3, #20]
 80008e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80008e6:	60bb      	str	r3, [r7, #8]
 80008e8:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA4     ------> TIM3_CH2
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 80008ea:	2350      	movs	r3, #80	; 0x50
 80008ec:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008ee:	2302      	movs	r3, #2
 80008f0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f2:	2300      	movs	r3, #0
 80008f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008f6:	2300      	movs	r3, #0
 80008f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80008fa:	2302      	movs	r3, #2
 80008fc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008fe:	f107 030c 	add.w	r3, r7, #12
 8000902:	4619      	mov	r1, r3
 8000904:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000908:	f000 f9ec 	bl	8000ce4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800090c:	bf00      	nop
 800090e:	3720      	adds	r7, #32
 8000910:	46bd      	mov	sp, r7
 8000912:	bd80      	pop	{r7, pc}
 8000914:	40000400 	.word	0x40000400
 8000918:	40021000 	.word	0x40021000

0800091c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	b08c      	sub	sp, #48	; 0x30
 8000920:	af00      	add	r7, sp, #0
 8000922:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000924:	2300      	movs	r3, #0
 8000926:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000928:	2300      	movs	r3, #0
 800092a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 800092c:	2200      	movs	r2, #0
 800092e:	6879      	ldr	r1, [r7, #4]
 8000930:	2036      	movs	r0, #54	; 0x36
 8000932:	f000 f9ad 	bl	8000c90 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000936:	2036      	movs	r0, #54	; 0x36
 8000938:	f000 f9c6 	bl	8000cc8 <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800093c:	4b1f      	ldr	r3, [pc, #124]	; (80009bc <HAL_InitTick+0xa0>)
 800093e:	69db      	ldr	r3, [r3, #28]
 8000940:	4a1e      	ldr	r2, [pc, #120]	; (80009bc <HAL_InitTick+0xa0>)
 8000942:	f043 0310 	orr.w	r3, r3, #16
 8000946:	61d3      	str	r3, [r2, #28]
 8000948:	4b1c      	ldr	r3, [pc, #112]	; (80009bc <HAL_InitTick+0xa0>)
 800094a:	69db      	ldr	r3, [r3, #28]
 800094c:	f003 0310 	and.w	r3, r3, #16
 8000950:	60fb      	str	r3, [r7, #12]
 8000952:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000954:	f107 0210 	add.w	r2, r7, #16
 8000958:	f107 0314 	add.w	r3, r7, #20
 800095c:	4611      	mov	r1, r2
 800095e:	4618      	mov	r0, r3
 8000960:	f001 fcbe 	bl	80022e0 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8000964:	f001 fc9a 	bl	800229c <HAL_RCC_GetPCLK1Freq>
 8000968:	4603      	mov	r3, r0
 800096a:	005b      	lsls	r3, r3, #1
 800096c:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 800096e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000970:	4a13      	ldr	r2, [pc, #76]	; (80009c0 <HAL_InitTick+0xa4>)
 8000972:	fba2 2303 	umull	r2, r3, r2, r3
 8000976:	0c9b      	lsrs	r3, r3, #18
 8000978:	3b01      	subs	r3, #1
 800097a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800097c:	4b11      	ldr	r3, [pc, #68]	; (80009c4 <HAL_InitTick+0xa8>)
 800097e:	4a12      	ldr	r2, [pc, #72]	; (80009c8 <HAL_InitTick+0xac>)
 8000980:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000 / 1000) - 1;
 8000982:	4b10      	ldr	r3, [pc, #64]	; (80009c4 <HAL_InitTick+0xa8>)
 8000984:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000988:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800098a:	4a0e      	ldr	r2, [pc, #56]	; (80009c4 <HAL_InitTick+0xa8>)
 800098c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800098e:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000990:	4b0c      	ldr	r3, [pc, #48]	; (80009c4 <HAL_InitTick+0xa8>)
 8000992:	2200      	movs	r2, #0
 8000994:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000996:	4b0b      	ldr	r3, [pc, #44]	; (80009c4 <HAL_InitTick+0xa8>)
 8000998:	2200      	movs	r2, #0
 800099a:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 800099c:	4809      	ldr	r0, [pc, #36]	; (80009c4 <HAL_InitTick+0xa8>)
 800099e:	f001 feef 	bl	8002780 <HAL_TIM_Base_Init>
 80009a2:	4603      	mov	r3, r0
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d104      	bne.n	80009b2 <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 80009a8:	4806      	ldr	r0, [pc, #24]	; (80009c4 <HAL_InitTick+0xa8>)
 80009aa:	f001 ff41 	bl	8002830 <HAL_TIM_Base_Start_IT>
 80009ae:	4603      	mov	r3, r0
 80009b0:	e000      	b.n	80009b4 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 80009b2:	2301      	movs	r3, #1
}
 80009b4:	4618      	mov	r0, r3
 80009b6:	3730      	adds	r7, #48	; 0x30
 80009b8:	46bd      	mov	sp, r7
 80009ba:	bd80      	pop	{r7, pc}
 80009bc:	40021000 	.word	0x40021000
 80009c0:	431bde83 	.word	0x431bde83
 80009c4:	20001038 	.word	0x20001038
 80009c8:	40001000 	.word	0x40001000

080009cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009cc:	b480      	push	{r7}
 80009ce:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80009d0:	bf00      	nop
 80009d2:	46bd      	mov	sp, r7
 80009d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d8:	4770      	bx	lr

080009da <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009da:	b480      	push	{r7}
 80009dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009de:	e7fe      	b.n	80009de <HardFault_Handler+0x4>

080009e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80009e0:	b480      	push	{r7}
 80009e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80009e4:	e7fe      	b.n	80009e4 <MemManage_Handler+0x4>

080009e6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80009e6:	b480      	push	{r7}
 80009e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80009ea:	e7fe      	b.n	80009ea <BusFault_Handler+0x4>

080009ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80009ec:	b480      	push	{r7}
 80009ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80009f0:	e7fe      	b.n	80009f0 <UsageFault_Handler+0x4>

080009f2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009f2:	b480      	push	{r7}
 80009f4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009f6:	bf00      	nop
 80009f8:	46bd      	mov	sp, r7
 80009fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009fe:	4770      	bx	lr

08000a00 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8000a04:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000a08:	f000 fb28 	bl	800105c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8000a0c:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000a10:	f000 fb24 	bl	800105c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8000a14:	bf00      	nop
 8000a16:	bd80      	pop	{r7, pc}

08000a18 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8000a1c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000a20:	f000 fb1c 	bl	800105c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000a24:	bf00      	nop
 8000a26:	bd80      	pop	{r7, pc}

08000a28 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1 underrun interrupt.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000a2c:	4802      	ldr	r0, [pc, #8]	; (8000a38 <TIM6_DAC_IRQHandler+0x10>)
 8000a2e:	f002 f979 	bl	8002d24 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000a32:	bf00      	nop
 8000a34:	bd80      	pop	{r7, pc}
 8000a36:	bf00      	nop
 8000a38:	20001038 	.word	0x20001038

08000a3c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a40:	4b06      	ldr	r3, [pc, #24]	; (8000a5c <SystemInit+0x20>)
 8000a42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000a46:	4a05      	ldr	r2, [pc, #20]	; (8000a5c <SystemInit+0x20>)
 8000a48:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000a4c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a50:	bf00      	nop
 8000a52:	46bd      	mov	sp, r7
 8000a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a58:	4770      	bx	lr
 8000a5a:	bf00      	nop
 8000a5c:	e000ed00 	.word	0xe000ed00

08000a60 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000a60:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000a98 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a64:	480d      	ldr	r0, [pc, #52]	; (8000a9c <LoopForever+0x6>)
  ldr r1, =_edata
 8000a66:	490e      	ldr	r1, [pc, #56]	; (8000aa0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000a68:	4a0e      	ldr	r2, [pc, #56]	; (8000aa4 <LoopForever+0xe>)
  movs r3, #0
 8000a6a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a6c:	e002      	b.n	8000a74 <LoopCopyDataInit>

08000a6e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a6e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a70:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a72:	3304      	adds	r3, #4

08000a74 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a74:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a76:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a78:	d3f9      	bcc.n	8000a6e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a7a:	4a0b      	ldr	r2, [pc, #44]	; (8000aa8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000a7c:	4c0b      	ldr	r4, [pc, #44]	; (8000aac <LoopForever+0x16>)
  movs r3, #0
 8000a7e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a80:	e001      	b.n	8000a86 <LoopFillZerobss>

08000a82 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a82:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a84:	3204      	adds	r2, #4

08000a86 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a86:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a88:	d3fb      	bcc.n	8000a82 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000a8a:	f7ff ffd7 	bl	8000a3c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000a8e:	f005 fcdd 	bl	800644c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000a92:	f7ff fbbf 	bl	8000214 <main>

08000a96 <LoopForever>:

LoopForever:
    b LoopForever
 8000a96:	e7fe      	b.n	8000a96 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000a98:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000a9c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000aa0:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000aa4:	080065b4 	.word	0x080065b4
  ldr r2, =_sbss
 8000aa8:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000aac:	20001088 	.word	0x20001088

08000ab0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000ab0:	e7fe      	b.n	8000ab0 <ADC1_2_IRQHandler>
	...

08000ab4 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ab8:	4b08      	ldr	r3, [pc, #32]	; (8000adc <HAL_Init+0x28>)
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	4a07      	ldr	r2, [pc, #28]	; (8000adc <HAL_Init+0x28>)
 8000abe:	f043 0310 	orr.w	r3, r3, #16
 8000ac2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ac4:	2003      	movs	r0, #3
 8000ac6:	f000 f8d8 	bl	8000c7a <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000aca:	2000      	movs	r0, #0
 8000acc:	f7ff ff26 	bl	800091c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ad0:	f7ff feaa 	bl	8000828 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ad4:	2300      	movs	r3, #0
}
 8000ad6:	4618      	mov	r0, r3
 8000ad8:	bd80      	pop	{r7, pc}
 8000ada:	bf00      	nop
 8000adc:	40022000 	.word	0x40022000

08000ae0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ae0:	b480      	push	{r7}
 8000ae2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ae4:	4b06      	ldr	r3, [pc, #24]	; (8000b00 <HAL_IncTick+0x20>)
 8000ae6:	781b      	ldrb	r3, [r3, #0]
 8000ae8:	461a      	mov	r2, r3
 8000aea:	4b06      	ldr	r3, [pc, #24]	; (8000b04 <HAL_IncTick+0x24>)
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	4413      	add	r3, r2
 8000af0:	4a04      	ldr	r2, [pc, #16]	; (8000b04 <HAL_IncTick+0x24>)
 8000af2:	6013      	str	r3, [r2, #0]
}
 8000af4:	bf00      	nop
 8000af6:	46bd      	mov	sp, r7
 8000af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop
 8000b00:	20000008 	.word	0x20000008
 8000b04:	20001084 	.word	0x20001084

08000b08 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b08:	b480      	push	{r7}
 8000b0a:	af00      	add	r7, sp, #0
  return uwTick;  
 8000b0c:	4b03      	ldr	r3, [pc, #12]	; (8000b1c <HAL_GetTick+0x14>)
 8000b0e:	681b      	ldr	r3, [r3, #0]
}
 8000b10:	4618      	mov	r0, r3
 8000b12:	46bd      	mov	sp, r7
 8000b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b18:	4770      	bx	lr
 8000b1a:	bf00      	nop
 8000b1c:	20001084 	.word	0x20001084

08000b20 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b20:	b480      	push	{r7}
 8000b22:	b085      	sub	sp, #20
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	f003 0307 	and.w	r3, r3, #7
 8000b2e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b30:	4b0c      	ldr	r3, [pc, #48]	; (8000b64 <__NVIC_SetPriorityGrouping+0x44>)
 8000b32:	68db      	ldr	r3, [r3, #12]
 8000b34:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b36:	68ba      	ldr	r2, [r7, #8]
 8000b38:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000b3c:	4013      	ands	r3, r2
 8000b3e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000b40:	68fb      	ldr	r3, [r7, #12]
 8000b42:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b44:	68bb      	ldr	r3, [r7, #8]
 8000b46:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b48:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000b4c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b50:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b52:	4a04      	ldr	r2, [pc, #16]	; (8000b64 <__NVIC_SetPriorityGrouping+0x44>)
 8000b54:	68bb      	ldr	r3, [r7, #8]
 8000b56:	60d3      	str	r3, [r2, #12]
}
 8000b58:	bf00      	nop
 8000b5a:	3714      	adds	r7, #20
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b62:	4770      	bx	lr
 8000b64:	e000ed00 	.word	0xe000ed00

08000b68 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000b68:	b480      	push	{r7}
 8000b6a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b6c:	4b04      	ldr	r3, [pc, #16]	; (8000b80 <__NVIC_GetPriorityGrouping+0x18>)
 8000b6e:	68db      	ldr	r3, [r3, #12]
 8000b70:	0a1b      	lsrs	r3, r3, #8
 8000b72:	f003 0307 	and.w	r3, r3, #7
}
 8000b76:	4618      	mov	r0, r3
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7e:	4770      	bx	lr
 8000b80:	e000ed00 	.word	0xe000ed00

08000b84 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b84:	b480      	push	{r7}
 8000b86:	b083      	sub	sp, #12
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	db0b      	blt.n	8000bae <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b96:	79fb      	ldrb	r3, [r7, #7]
 8000b98:	f003 021f 	and.w	r2, r3, #31
 8000b9c:	4907      	ldr	r1, [pc, #28]	; (8000bbc <__NVIC_EnableIRQ+0x38>)
 8000b9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ba2:	095b      	lsrs	r3, r3, #5
 8000ba4:	2001      	movs	r0, #1
 8000ba6:	fa00 f202 	lsl.w	r2, r0, r2
 8000baa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000bae:	bf00      	nop
 8000bb0:	370c      	adds	r7, #12
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb8:	4770      	bx	lr
 8000bba:	bf00      	nop
 8000bbc:	e000e100 	.word	0xe000e100

08000bc0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	b083      	sub	sp, #12
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	6039      	str	r1, [r7, #0]
 8000bca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000bcc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	db0a      	blt.n	8000bea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bd4:	683b      	ldr	r3, [r7, #0]
 8000bd6:	b2da      	uxtb	r2, r3
 8000bd8:	490c      	ldr	r1, [pc, #48]	; (8000c0c <__NVIC_SetPriority+0x4c>)
 8000bda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bde:	0112      	lsls	r2, r2, #4
 8000be0:	b2d2      	uxtb	r2, r2
 8000be2:	440b      	add	r3, r1
 8000be4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000be8:	e00a      	b.n	8000c00 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bea:	683b      	ldr	r3, [r7, #0]
 8000bec:	b2da      	uxtb	r2, r3
 8000bee:	4908      	ldr	r1, [pc, #32]	; (8000c10 <__NVIC_SetPriority+0x50>)
 8000bf0:	79fb      	ldrb	r3, [r7, #7]
 8000bf2:	f003 030f 	and.w	r3, r3, #15
 8000bf6:	3b04      	subs	r3, #4
 8000bf8:	0112      	lsls	r2, r2, #4
 8000bfa:	b2d2      	uxtb	r2, r2
 8000bfc:	440b      	add	r3, r1
 8000bfe:	761a      	strb	r2, [r3, #24]
}
 8000c00:	bf00      	nop
 8000c02:	370c      	adds	r7, #12
 8000c04:	46bd      	mov	sp, r7
 8000c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0a:	4770      	bx	lr
 8000c0c:	e000e100 	.word	0xe000e100
 8000c10:	e000ed00 	.word	0xe000ed00

08000c14 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c14:	b480      	push	{r7}
 8000c16:	b089      	sub	sp, #36	; 0x24
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	60f8      	str	r0, [r7, #12]
 8000c1c:	60b9      	str	r1, [r7, #8]
 8000c1e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c20:	68fb      	ldr	r3, [r7, #12]
 8000c22:	f003 0307 	and.w	r3, r3, #7
 8000c26:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c28:	69fb      	ldr	r3, [r7, #28]
 8000c2a:	f1c3 0307 	rsb	r3, r3, #7
 8000c2e:	2b04      	cmp	r3, #4
 8000c30:	bf28      	it	cs
 8000c32:	2304      	movcs	r3, #4
 8000c34:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c36:	69fb      	ldr	r3, [r7, #28]
 8000c38:	3304      	adds	r3, #4
 8000c3a:	2b06      	cmp	r3, #6
 8000c3c:	d902      	bls.n	8000c44 <NVIC_EncodePriority+0x30>
 8000c3e:	69fb      	ldr	r3, [r7, #28]
 8000c40:	3b03      	subs	r3, #3
 8000c42:	e000      	b.n	8000c46 <NVIC_EncodePriority+0x32>
 8000c44:	2300      	movs	r3, #0
 8000c46:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c48:	f04f 32ff 	mov.w	r2, #4294967295
 8000c4c:	69bb      	ldr	r3, [r7, #24]
 8000c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c52:	43da      	mvns	r2, r3
 8000c54:	68bb      	ldr	r3, [r7, #8]
 8000c56:	401a      	ands	r2, r3
 8000c58:	697b      	ldr	r3, [r7, #20]
 8000c5a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c5c:	f04f 31ff 	mov.w	r1, #4294967295
 8000c60:	697b      	ldr	r3, [r7, #20]
 8000c62:	fa01 f303 	lsl.w	r3, r1, r3
 8000c66:	43d9      	mvns	r1, r3
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c6c:	4313      	orrs	r3, r2
         );
}
 8000c6e:	4618      	mov	r0, r3
 8000c70:	3724      	adds	r7, #36	; 0x24
 8000c72:	46bd      	mov	sp, r7
 8000c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c78:	4770      	bx	lr

08000c7a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c7a:	b580      	push	{r7, lr}
 8000c7c:	b082      	sub	sp, #8
 8000c7e:	af00      	add	r7, sp, #0
 8000c80:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c82:	6878      	ldr	r0, [r7, #4]
 8000c84:	f7ff ff4c 	bl	8000b20 <__NVIC_SetPriorityGrouping>
}
 8000c88:	bf00      	nop
 8000c8a:	3708      	adds	r7, #8
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	bd80      	pop	{r7, pc}

08000c90 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b086      	sub	sp, #24
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	4603      	mov	r3, r0
 8000c98:	60b9      	str	r1, [r7, #8]
 8000c9a:	607a      	str	r2, [r7, #4]
 8000c9c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ca2:	f7ff ff61 	bl	8000b68 <__NVIC_GetPriorityGrouping>
 8000ca6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ca8:	687a      	ldr	r2, [r7, #4]
 8000caa:	68b9      	ldr	r1, [r7, #8]
 8000cac:	6978      	ldr	r0, [r7, #20]
 8000cae:	f7ff ffb1 	bl	8000c14 <NVIC_EncodePriority>
 8000cb2:	4602      	mov	r2, r0
 8000cb4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000cb8:	4611      	mov	r1, r2
 8000cba:	4618      	mov	r0, r3
 8000cbc:	f7ff ff80 	bl	8000bc0 <__NVIC_SetPriority>
}
 8000cc0:	bf00      	nop
 8000cc2:	3718      	adds	r7, #24
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	bd80      	pop	{r7, pc}

08000cc8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b082      	sub	sp, #8
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	4603      	mov	r3, r0
 8000cd0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000cd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	f7ff ff54 	bl	8000b84 <__NVIC_EnableIRQ>
}
 8000cdc:	bf00      	nop
 8000cde:	3708      	adds	r7, #8
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	bd80      	pop	{r7, pc}

08000ce4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	b087      	sub	sp, #28
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	6078      	str	r0, [r7, #4]
 8000cec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000cf2:	e160      	b.n	8000fb6 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000cf4:	683b      	ldr	r3, [r7, #0]
 8000cf6:	681a      	ldr	r2, [r3, #0]
 8000cf8:	2101      	movs	r1, #1
 8000cfa:	697b      	ldr	r3, [r7, #20]
 8000cfc:	fa01 f303 	lsl.w	r3, r1, r3
 8000d00:	4013      	ands	r3, r2
 8000d02:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000d04:	68fb      	ldr	r3, [r7, #12]
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	f000 8152 	beq.w	8000fb0 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000d0c:	683b      	ldr	r3, [r7, #0]
 8000d0e:	685b      	ldr	r3, [r3, #4]
 8000d10:	2b01      	cmp	r3, #1
 8000d12:	d00b      	beq.n	8000d2c <HAL_GPIO_Init+0x48>
 8000d14:	683b      	ldr	r3, [r7, #0]
 8000d16:	685b      	ldr	r3, [r3, #4]
 8000d18:	2b02      	cmp	r3, #2
 8000d1a:	d007      	beq.n	8000d2c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000d1c:	683b      	ldr	r3, [r7, #0]
 8000d1e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000d20:	2b11      	cmp	r3, #17
 8000d22:	d003      	beq.n	8000d2c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000d24:	683b      	ldr	r3, [r7, #0]
 8000d26:	685b      	ldr	r3, [r3, #4]
 8000d28:	2b12      	cmp	r3, #18
 8000d2a:	d130      	bne.n	8000d8e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	689b      	ldr	r3, [r3, #8]
 8000d30:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000d32:	697b      	ldr	r3, [r7, #20]
 8000d34:	005b      	lsls	r3, r3, #1
 8000d36:	2203      	movs	r2, #3
 8000d38:	fa02 f303 	lsl.w	r3, r2, r3
 8000d3c:	43db      	mvns	r3, r3
 8000d3e:	693a      	ldr	r2, [r7, #16]
 8000d40:	4013      	ands	r3, r2
 8000d42:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000d44:	683b      	ldr	r3, [r7, #0]
 8000d46:	68da      	ldr	r2, [r3, #12]
 8000d48:	697b      	ldr	r3, [r7, #20]
 8000d4a:	005b      	lsls	r3, r3, #1
 8000d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d50:	693a      	ldr	r2, [r7, #16]
 8000d52:	4313      	orrs	r3, r2
 8000d54:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	693a      	ldr	r2, [r7, #16]
 8000d5a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	685b      	ldr	r3, [r3, #4]
 8000d60:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000d62:	2201      	movs	r2, #1
 8000d64:	697b      	ldr	r3, [r7, #20]
 8000d66:	fa02 f303 	lsl.w	r3, r2, r3
 8000d6a:	43db      	mvns	r3, r3
 8000d6c:	693a      	ldr	r2, [r7, #16]
 8000d6e:	4013      	ands	r3, r2
 8000d70:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000d72:	683b      	ldr	r3, [r7, #0]
 8000d74:	685b      	ldr	r3, [r3, #4]
 8000d76:	091b      	lsrs	r3, r3, #4
 8000d78:	f003 0201 	and.w	r2, r3, #1
 8000d7c:	697b      	ldr	r3, [r7, #20]
 8000d7e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d82:	693a      	ldr	r2, [r7, #16]
 8000d84:	4313      	orrs	r3, r2
 8000d86:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	693a      	ldr	r2, [r7, #16]
 8000d8c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	68db      	ldr	r3, [r3, #12]
 8000d92:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000d94:	697b      	ldr	r3, [r7, #20]
 8000d96:	005b      	lsls	r3, r3, #1
 8000d98:	2203      	movs	r2, #3
 8000d9a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d9e:	43db      	mvns	r3, r3
 8000da0:	693a      	ldr	r2, [r7, #16]
 8000da2:	4013      	ands	r3, r2
 8000da4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000da6:	683b      	ldr	r3, [r7, #0]
 8000da8:	689a      	ldr	r2, [r3, #8]
 8000daa:	697b      	ldr	r3, [r7, #20]
 8000dac:	005b      	lsls	r3, r3, #1
 8000dae:	fa02 f303 	lsl.w	r3, r2, r3
 8000db2:	693a      	ldr	r2, [r7, #16]
 8000db4:	4313      	orrs	r3, r2
 8000db6:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	693a      	ldr	r2, [r7, #16]
 8000dbc:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000dbe:	683b      	ldr	r3, [r7, #0]
 8000dc0:	685b      	ldr	r3, [r3, #4]
 8000dc2:	2b02      	cmp	r3, #2
 8000dc4:	d003      	beq.n	8000dce <HAL_GPIO_Init+0xea>
 8000dc6:	683b      	ldr	r3, [r7, #0]
 8000dc8:	685b      	ldr	r3, [r3, #4]
 8000dca:	2b12      	cmp	r3, #18
 8000dcc:	d123      	bne.n	8000e16 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000dce:	697b      	ldr	r3, [r7, #20]
 8000dd0:	08da      	lsrs	r2, r3, #3
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	3208      	adds	r2, #8
 8000dd6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000dda:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000ddc:	697b      	ldr	r3, [r7, #20]
 8000dde:	f003 0307 	and.w	r3, r3, #7
 8000de2:	009b      	lsls	r3, r3, #2
 8000de4:	220f      	movs	r2, #15
 8000de6:	fa02 f303 	lsl.w	r3, r2, r3
 8000dea:	43db      	mvns	r3, r3
 8000dec:	693a      	ldr	r2, [r7, #16]
 8000dee:	4013      	ands	r3, r2
 8000df0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000df2:	683b      	ldr	r3, [r7, #0]
 8000df4:	691a      	ldr	r2, [r3, #16]
 8000df6:	697b      	ldr	r3, [r7, #20]
 8000df8:	f003 0307 	and.w	r3, r3, #7
 8000dfc:	009b      	lsls	r3, r3, #2
 8000dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8000e02:	693a      	ldr	r2, [r7, #16]
 8000e04:	4313      	orrs	r3, r2
 8000e06:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000e08:	697b      	ldr	r3, [r7, #20]
 8000e0a:	08da      	lsrs	r2, r3, #3
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	3208      	adds	r2, #8
 8000e10:	6939      	ldr	r1, [r7, #16]
 8000e12:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000e1c:	697b      	ldr	r3, [r7, #20]
 8000e1e:	005b      	lsls	r3, r3, #1
 8000e20:	2203      	movs	r2, #3
 8000e22:	fa02 f303 	lsl.w	r3, r2, r3
 8000e26:	43db      	mvns	r3, r3
 8000e28:	693a      	ldr	r2, [r7, #16]
 8000e2a:	4013      	ands	r3, r2
 8000e2c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000e2e:	683b      	ldr	r3, [r7, #0]
 8000e30:	685b      	ldr	r3, [r3, #4]
 8000e32:	f003 0203 	and.w	r2, r3, #3
 8000e36:	697b      	ldr	r3, [r7, #20]
 8000e38:	005b      	lsls	r3, r3, #1
 8000e3a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e3e:	693a      	ldr	r2, [r7, #16]
 8000e40:	4313      	orrs	r3, r2
 8000e42:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	693a      	ldr	r2, [r7, #16]
 8000e48:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000e4a:	683b      	ldr	r3, [r7, #0]
 8000e4c:	685b      	ldr	r3, [r3, #4]
 8000e4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	f000 80ac 	beq.w	8000fb0 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e58:	4b5e      	ldr	r3, [pc, #376]	; (8000fd4 <HAL_GPIO_Init+0x2f0>)
 8000e5a:	699b      	ldr	r3, [r3, #24]
 8000e5c:	4a5d      	ldr	r2, [pc, #372]	; (8000fd4 <HAL_GPIO_Init+0x2f0>)
 8000e5e:	f043 0301 	orr.w	r3, r3, #1
 8000e62:	6193      	str	r3, [r2, #24]
 8000e64:	4b5b      	ldr	r3, [pc, #364]	; (8000fd4 <HAL_GPIO_Init+0x2f0>)
 8000e66:	699b      	ldr	r3, [r3, #24]
 8000e68:	f003 0301 	and.w	r3, r3, #1
 8000e6c:	60bb      	str	r3, [r7, #8]
 8000e6e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000e70:	4a59      	ldr	r2, [pc, #356]	; (8000fd8 <HAL_GPIO_Init+0x2f4>)
 8000e72:	697b      	ldr	r3, [r7, #20]
 8000e74:	089b      	lsrs	r3, r3, #2
 8000e76:	3302      	adds	r3, #2
 8000e78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e7c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000e7e:	697b      	ldr	r3, [r7, #20]
 8000e80:	f003 0303 	and.w	r3, r3, #3
 8000e84:	009b      	lsls	r3, r3, #2
 8000e86:	220f      	movs	r2, #15
 8000e88:	fa02 f303 	lsl.w	r3, r2, r3
 8000e8c:	43db      	mvns	r3, r3
 8000e8e:	693a      	ldr	r2, [r7, #16]
 8000e90:	4013      	ands	r3, r2
 8000e92:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000e9a:	d025      	beq.n	8000ee8 <HAL_GPIO_Init+0x204>
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	4a4f      	ldr	r2, [pc, #316]	; (8000fdc <HAL_GPIO_Init+0x2f8>)
 8000ea0:	4293      	cmp	r3, r2
 8000ea2:	d01f      	beq.n	8000ee4 <HAL_GPIO_Init+0x200>
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	4a4e      	ldr	r2, [pc, #312]	; (8000fe0 <HAL_GPIO_Init+0x2fc>)
 8000ea8:	4293      	cmp	r3, r2
 8000eaa:	d019      	beq.n	8000ee0 <HAL_GPIO_Init+0x1fc>
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	4a4d      	ldr	r2, [pc, #308]	; (8000fe4 <HAL_GPIO_Init+0x300>)
 8000eb0:	4293      	cmp	r3, r2
 8000eb2:	d013      	beq.n	8000edc <HAL_GPIO_Init+0x1f8>
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	4a4c      	ldr	r2, [pc, #304]	; (8000fe8 <HAL_GPIO_Init+0x304>)
 8000eb8:	4293      	cmp	r3, r2
 8000eba:	d00d      	beq.n	8000ed8 <HAL_GPIO_Init+0x1f4>
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	4a4b      	ldr	r2, [pc, #300]	; (8000fec <HAL_GPIO_Init+0x308>)
 8000ec0:	4293      	cmp	r3, r2
 8000ec2:	d007      	beq.n	8000ed4 <HAL_GPIO_Init+0x1f0>
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	4a4a      	ldr	r2, [pc, #296]	; (8000ff0 <HAL_GPIO_Init+0x30c>)
 8000ec8:	4293      	cmp	r3, r2
 8000eca:	d101      	bne.n	8000ed0 <HAL_GPIO_Init+0x1ec>
 8000ecc:	2306      	movs	r3, #6
 8000ece:	e00c      	b.n	8000eea <HAL_GPIO_Init+0x206>
 8000ed0:	2307      	movs	r3, #7
 8000ed2:	e00a      	b.n	8000eea <HAL_GPIO_Init+0x206>
 8000ed4:	2305      	movs	r3, #5
 8000ed6:	e008      	b.n	8000eea <HAL_GPIO_Init+0x206>
 8000ed8:	2304      	movs	r3, #4
 8000eda:	e006      	b.n	8000eea <HAL_GPIO_Init+0x206>
 8000edc:	2303      	movs	r3, #3
 8000ede:	e004      	b.n	8000eea <HAL_GPIO_Init+0x206>
 8000ee0:	2302      	movs	r3, #2
 8000ee2:	e002      	b.n	8000eea <HAL_GPIO_Init+0x206>
 8000ee4:	2301      	movs	r3, #1
 8000ee6:	e000      	b.n	8000eea <HAL_GPIO_Init+0x206>
 8000ee8:	2300      	movs	r3, #0
 8000eea:	697a      	ldr	r2, [r7, #20]
 8000eec:	f002 0203 	and.w	r2, r2, #3
 8000ef0:	0092      	lsls	r2, r2, #2
 8000ef2:	4093      	lsls	r3, r2
 8000ef4:	693a      	ldr	r2, [r7, #16]
 8000ef6:	4313      	orrs	r3, r2
 8000ef8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000efa:	4937      	ldr	r1, [pc, #220]	; (8000fd8 <HAL_GPIO_Init+0x2f4>)
 8000efc:	697b      	ldr	r3, [r7, #20]
 8000efe:	089b      	lsrs	r3, r3, #2
 8000f00:	3302      	adds	r3, #2
 8000f02:	693a      	ldr	r2, [r7, #16]
 8000f04:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000f08:	4b3a      	ldr	r3, [pc, #232]	; (8000ff4 <HAL_GPIO_Init+0x310>)
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f0e:	68fb      	ldr	r3, [r7, #12]
 8000f10:	43db      	mvns	r3, r3
 8000f12:	693a      	ldr	r2, [r7, #16]
 8000f14:	4013      	ands	r3, r2
 8000f16:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000f18:	683b      	ldr	r3, [r7, #0]
 8000f1a:	685b      	ldr	r3, [r3, #4]
 8000f1c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d003      	beq.n	8000f2c <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8000f24:	693a      	ldr	r2, [r7, #16]
 8000f26:	68fb      	ldr	r3, [r7, #12]
 8000f28:	4313      	orrs	r3, r2
 8000f2a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000f2c:	4a31      	ldr	r2, [pc, #196]	; (8000ff4 <HAL_GPIO_Init+0x310>)
 8000f2e:	693b      	ldr	r3, [r7, #16]
 8000f30:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000f32:	4b30      	ldr	r3, [pc, #192]	; (8000ff4 <HAL_GPIO_Init+0x310>)
 8000f34:	685b      	ldr	r3, [r3, #4]
 8000f36:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	43db      	mvns	r3, r3
 8000f3c:	693a      	ldr	r2, [r7, #16]
 8000f3e:	4013      	ands	r3, r2
 8000f40:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000f42:	683b      	ldr	r3, [r7, #0]
 8000f44:	685b      	ldr	r3, [r3, #4]
 8000f46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d003      	beq.n	8000f56 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8000f4e:	693a      	ldr	r2, [r7, #16]
 8000f50:	68fb      	ldr	r3, [r7, #12]
 8000f52:	4313      	orrs	r3, r2
 8000f54:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000f56:	4a27      	ldr	r2, [pc, #156]	; (8000ff4 <HAL_GPIO_Init+0x310>)
 8000f58:	693b      	ldr	r3, [r7, #16]
 8000f5a:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000f5c:	4b25      	ldr	r3, [pc, #148]	; (8000ff4 <HAL_GPIO_Init+0x310>)
 8000f5e:	689b      	ldr	r3, [r3, #8]
 8000f60:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f62:	68fb      	ldr	r3, [r7, #12]
 8000f64:	43db      	mvns	r3, r3
 8000f66:	693a      	ldr	r2, [r7, #16]
 8000f68:	4013      	ands	r3, r2
 8000f6a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000f6c:	683b      	ldr	r3, [r7, #0]
 8000f6e:	685b      	ldr	r3, [r3, #4]
 8000f70:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d003      	beq.n	8000f80 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8000f78:	693a      	ldr	r2, [r7, #16]
 8000f7a:	68fb      	ldr	r3, [r7, #12]
 8000f7c:	4313      	orrs	r3, r2
 8000f7e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000f80:	4a1c      	ldr	r2, [pc, #112]	; (8000ff4 <HAL_GPIO_Init+0x310>)
 8000f82:	693b      	ldr	r3, [r7, #16]
 8000f84:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000f86:	4b1b      	ldr	r3, [pc, #108]	; (8000ff4 <HAL_GPIO_Init+0x310>)
 8000f88:	68db      	ldr	r3, [r3, #12]
 8000f8a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f8c:	68fb      	ldr	r3, [r7, #12]
 8000f8e:	43db      	mvns	r3, r3
 8000f90:	693a      	ldr	r2, [r7, #16]
 8000f92:	4013      	ands	r3, r2
 8000f94:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000f96:	683b      	ldr	r3, [r7, #0]
 8000f98:	685b      	ldr	r3, [r3, #4]
 8000f9a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d003      	beq.n	8000faa <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8000fa2:	693a      	ldr	r2, [r7, #16]
 8000fa4:	68fb      	ldr	r3, [r7, #12]
 8000fa6:	4313      	orrs	r3, r2
 8000fa8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000faa:	4a12      	ldr	r2, [pc, #72]	; (8000ff4 <HAL_GPIO_Init+0x310>)
 8000fac:	693b      	ldr	r3, [r7, #16]
 8000fae:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8000fb0:	697b      	ldr	r3, [r7, #20]
 8000fb2:	3301      	adds	r3, #1
 8000fb4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000fb6:	683b      	ldr	r3, [r7, #0]
 8000fb8:	681a      	ldr	r2, [r3, #0]
 8000fba:	697b      	ldr	r3, [r7, #20]
 8000fbc:	fa22 f303 	lsr.w	r3, r2, r3
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	f47f ae97 	bne.w	8000cf4 <HAL_GPIO_Init+0x10>
  }
}
 8000fc6:	bf00      	nop
 8000fc8:	371c      	adds	r7, #28
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd0:	4770      	bx	lr
 8000fd2:	bf00      	nop
 8000fd4:	40021000 	.word	0x40021000
 8000fd8:	40010000 	.word	0x40010000
 8000fdc:	48000400 	.word	0x48000400
 8000fe0:	48000800 	.word	0x48000800
 8000fe4:	48000c00 	.word	0x48000c00
 8000fe8:	48001000 	.word	0x48001000
 8000fec:	48001400 	.word	0x48001400
 8000ff0:	48001800 	.word	0x48001800
 8000ff4:	40010400 	.word	0x40010400

08000ff8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000ff8:	b480      	push	{r7}
 8000ffa:	b083      	sub	sp, #12
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
 8001000:	460b      	mov	r3, r1
 8001002:	807b      	strh	r3, [r7, #2]
 8001004:	4613      	mov	r3, r2
 8001006:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001008:	787b      	ldrb	r3, [r7, #1]
 800100a:	2b00      	cmp	r3, #0
 800100c:	d003      	beq.n	8001016 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800100e:	887a      	ldrh	r2, [r7, #2]
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001014:	e002      	b.n	800101c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001016:	887a      	ldrh	r2, [r7, #2]
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800101c:	bf00      	nop
 800101e:	370c      	adds	r7, #12
 8001020:	46bd      	mov	sp, r7
 8001022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001026:	4770      	bx	lr

08001028 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001028:	b480      	push	{r7}
 800102a:	b085      	sub	sp, #20
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
 8001030:	460b      	mov	r3, r1
 8001032:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	695b      	ldr	r3, [r3, #20]
 8001038:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800103a:	887a      	ldrh	r2, [r7, #2]
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	4013      	ands	r3, r2
 8001040:	041a      	lsls	r2, r3, #16
 8001042:	68fb      	ldr	r3, [r7, #12]
 8001044:	43d9      	mvns	r1, r3
 8001046:	887b      	ldrh	r3, [r7, #2]
 8001048:	400b      	ands	r3, r1
 800104a:	431a      	orrs	r2, r3
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	619a      	str	r2, [r3, #24]
}
 8001050:	bf00      	nop
 8001052:	3714      	adds	r7, #20
 8001054:	46bd      	mov	sp, r7
 8001056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105a:	4770      	bx	lr

0800105c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b082      	sub	sp, #8
 8001060:	af00      	add	r7, sp, #0
 8001062:	4603      	mov	r3, r0
 8001064:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001066:	4b08      	ldr	r3, [pc, #32]	; (8001088 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001068:	695a      	ldr	r2, [r3, #20]
 800106a:	88fb      	ldrh	r3, [r7, #6]
 800106c:	4013      	ands	r3, r2
 800106e:	2b00      	cmp	r3, #0
 8001070:	d006      	beq.n	8001080 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001072:	4a05      	ldr	r2, [pc, #20]	; (8001088 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001074:	88fb      	ldrh	r3, [r7, #6]
 8001076:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001078:	88fb      	ldrh	r3, [r7, #6]
 800107a:	4618      	mov	r0, r3
 800107c:	f7ff fac2 	bl	8000604 <HAL_GPIO_EXTI_Callback>
  }
}
 8001080:	bf00      	nop
 8001082:	3708      	adds	r7, #8
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}
 8001088:	40010400 	.word	0x40010400

0800108c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8001092:	af00      	add	r7, sp, #0
 8001094:	1d3b      	adds	r3, r7, #4
 8001096:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001098:	1d3b      	adds	r3, r7, #4
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	2b00      	cmp	r3, #0
 800109e:	d102      	bne.n	80010a6 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 80010a0:	2301      	movs	r3, #1
 80010a2:	f000 bf01 	b.w	8001ea8 <HAL_RCC_OscConfig+0xe1c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80010a6:	1d3b      	adds	r3, r7, #4
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	f003 0301 	and.w	r3, r3, #1
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	f000 8160 	beq.w	8001376 <HAL_RCC_OscConfig+0x2ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80010b6:	4bae      	ldr	r3, [pc, #696]	; (8001370 <HAL_RCC_OscConfig+0x2e4>)
 80010b8:	685b      	ldr	r3, [r3, #4]
 80010ba:	f003 030c 	and.w	r3, r3, #12
 80010be:	2b04      	cmp	r3, #4
 80010c0:	d00c      	beq.n	80010dc <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80010c2:	4bab      	ldr	r3, [pc, #684]	; (8001370 <HAL_RCC_OscConfig+0x2e4>)
 80010c4:	685b      	ldr	r3, [r3, #4]
 80010c6:	f003 030c 	and.w	r3, r3, #12
 80010ca:	2b08      	cmp	r3, #8
 80010cc:	d159      	bne.n	8001182 <HAL_RCC_OscConfig+0xf6>
 80010ce:	4ba8      	ldr	r3, [pc, #672]	; (8001370 <HAL_RCC_OscConfig+0x2e4>)
 80010d0:	685b      	ldr	r3, [r3, #4]
 80010d2:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 80010d6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80010da:	d152      	bne.n	8001182 <HAL_RCC_OscConfig+0xf6>
 80010dc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80010e0:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010e4:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80010e8:	fa93 f3a3 	rbit	r3, r3
 80010ec:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80010f0:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010f4:	fab3 f383 	clz	r3, r3
 80010f8:	b2db      	uxtb	r3, r3
 80010fa:	095b      	lsrs	r3, r3, #5
 80010fc:	b2db      	uxtb	r3, r3
 80010fe:	f043 0301 	orr.w	r3, r3, #1
 8001102:	b2db      	uxtb	r3, r3
 8001104:	2b01      	cmp	r3, #1
 8001106:	d102      	bne.n	800110e <HAL_RCC_OscConfig+0x82>
 8001108:	4b99      	ldr	r3, [pc, #612]	; (8001370 <HAL_RCC_OscConfig+0x2e4>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	e015      	b.n	800113a <HAL_RCC_OscConfig+0xae>
 800110e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001112:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001116:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 800111a:	fa93 f3a3 	rbit	r3, r3
 800111e:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8001122:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001126:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 800112a:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 800112e:	fa93 f3a3 	rbit	r3, r3
 8001132:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8001136:	4b8e      	ldr	r3, [pc, #568]	; (8001370 <HAL_RCC_OscConfig+0x2e4>)
 8001138:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800113a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800113e:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8001142:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8001146:	fa92 f2a2 	rbit	r2, r2
 800114a:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 800114e:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8001152:	fab2 f282 	clz	r2, r2
 8001156:	b2d2      	uxtb	r2, r2
 8001158:	f042 0220 	orr.w	r2, r2, #32
 800115c:	b2d2      	uxtb	r2, r2
 800115e:	f002 021f 	and.w	r2, r2, #31
 8001162:	2101      	movs	r1, #1
 8001164:	fa01 f202 	lsl.w	r2, r1, r2
 8001168:	4013      	ands	r3, r2
 800116a:	2b00      	cmp	r3, #0
 800116c:	f000 8102 	beq.w	8001374 <HAL_RCC_OscConfig+0x2e8>
 8001170:	1d3b      	adds	r3, r7, #4
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	685b      	ldr	r3, [r3, #4]
 8001176:	2b00      	cmp	r3, #0
 8001178:	f040 80fc 	bne.w	8001374 <HAL_RCC_OscConfig+0x2e8>
      {
        return HAL_ERROR;
 800117c:	2301      	movs	r3, #1
 800117e:	f000 be93 	b.w	8001ea8 <HAL_RCC_OscConfig+0xe1c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001182:	1d3b      	adds	r3, r7, #4
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	685b      	ldr	r3, [r3, #4]
 8001188:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800118c:	d106      	bne.n	800119c <HAL_RCC_OscConfig+0x110>
 800118e:	4b78      	ldr	r3, [pc, #480]	; (8001370 <HAL_RCC_OscConfig+0x2e4>)
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	4a77      	ldr	r2, [pc, #476]	; (8001370 <HAL_RCC_OscConfig+0x2e4>)
 8001194:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001198:	6013      	str	r3, [r2, #0]
 800119a:	e030      	b.n	80011fe <HAL_RCC_OscConfig+0x172>
 800119c:	1d3b      	adds	r3, r7, #4
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	685b      	ldr	r3, [r3, #4]
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d10c      	bne.n	80011c0 <HAL_RCC_OscConfig+0x134>
 80011a6:	4b72      	ldr	r3, [pc, #456]	; (8001370 <HAL_RCC_OscConfig+0x2e4>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	4a71      	ldr	r2, [pc, #452]	; (8001370 <HAL_RCC_OscConfig+0x2e4>)
 80011ac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80011b0:	6013      	str	r3, [r2, #0]
 80011b2:	4b6f      	ldr	r3, [pc, #444]	; (8001370 <HAL_RCC_OscConfig+0x2e4>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	4a6e      	ldr	r2, [pc, #440]	; (8001370 <HAL_RCC_OscConfig+0x2e4>)
 80011b8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80011bc:	6013      	str	r3, [r2, #0]
 80011be:	e01e      	b.n	80011fe <HAL_RCC_OscConfig+0x172>
 80011c0:	1d3b      	adds	r3, r7, #4
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	685b      	ldr	r3, [r3, #4]
 80011c6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80011ca:	d10c      	bne.n	80011e6 <HAL_RCC_OscConfig+0x15a>
 80011cc:	4b68      	ldr	r3, [pc, #416]	; (8001370 <HAL_RCC_OscConfig+0x2e4>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	4a67      	ldr	r2, [pc, #412]	; (8001370 <HAL_RCC_OscConfig+0x2e4>)
 80011d2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80011d6:	6013      	str	r3, [r2, #0]
 80011d8:	4b65      	ldr	r3, [pc, #404]	; (8001370 <HAL_RCC_OscConfig+0x2e4>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	4a64      	ldr	r2, [pc, #400]	; (8001370 <HAL_RCC_OscConfig+0x2e4>)
 80011de:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011e2:	6013      	str	r3, [r2, #0]
 80011e4:	e00b      	b.n	80011fe <HAL_RCC_OscConfig+0x172>
 80011e6:	4b62      	ldr	r3, [pc, #392]	; (8001370 <HAL_RCC_OscConfig+0x2e4>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	4a61      	ldr	r2, [pc, #388]	; (8001370 <HAL_RCC_OscConfig+0x2e4>)
 80011ec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80011f0:	6013      	str	r3, [r2, #0]
 80011f2:	4b5f      	ldr	r3, [pc, #380]	; (8001370 <HAL_RCC_OscConfig+0x2e4>)
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	4a5e      	ldr	r2, [pc, #376]	; (8001370 <HAL_RCC_OscConfig+0x2e4>)
 80011f8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80011fc:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80011fe:	1d3b      	adds	r3, r7, #4
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	685b      	ldr	r3, [r3, #4]
 8001204:	2b00      	cmp	r3, #0
 8001206:	d059      	beq.n	80012bc <HAL_RCC_OscConfig+0x230>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001208:	f7ff fc7e 	bl	8000b08 <HAL_GetTick>
 800120c:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001210:	e00a      	b.n	8001228 <HAL_RCC_OscConfig+0x19c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001212:	f7ff fc79 	bl	8000b08 <HAL_GetTick>
 8001216:	4602      	mov	r2, r0
 8001218:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800121c:	1ad3      	subs	r3, r2, r3
 800121e:	2b64      	cmp	r3, #100	; 0x64
 8001220:	d902      	bls.n	8001228 <HAL_RCC_OscConfig+0x19c>
          {
            return HAL_TIMEOUT;
 8001222:	2303      	movs	r3, #3
 8001224:	f000 be40 	b.w	8001ea8 <HAL_RCC_OscConfig+0xe1c>
 8001228:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800122c:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001230:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8001234:	fa93 f3a3 	rbit	r3, r3
 8001238:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 800123c:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001240:	fab3 f383 	clz	r3, r3
 8001244:	b2db      	uxtb	r3, r3
 8001246:	095b      	lsrs	r3, r3, #5
 8001248:	b2db      	uxtb	r3, r3
 800124a:	f043 0301 	orr.w	r3, r3, #1
 800124e:	b2db      	uxtb	r3, r3
 8001250:	2b01      	cmp	r3, #1
 8001252:	d102      	bne.n	800125a <HAL_RCC_OscConfig+0x1ce>
 8001254:	4b46      	ldr	r3, [pc, #280]	; (8001370 <HAL_RCC_OscConfig+0x2e4>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	e015      	b.n	8001286 <HAL_RCC_OscConfig+0x1fa>
 800125a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800125e:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001262:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8001266:	fa93 f3a3 	rbit	r3, r3
 800126a:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 800126e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001272:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8001276:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 800127a:	fa93 f3a3 	rbit	r3, r3
 800127e:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8001282:	4b3b      	ldr	r3, [pc, #236]	; (8001370 <HAL_RCC_OscConfig+0x2e4>)
 8001284:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001286:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800128a:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 800128e:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8001292:	fa92 f2a2 	rbit	r2, r2
 8001296:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 800129a:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 800129e:	fab2 f282 	clz	r2, r2
 80012a2:	b2d2      	uxtb	r2, r2
 80012a4:	f042 0220 	orr.w	r2, r2, #32
 80012a8:	b2d2      	uxtb	r2, r2
 80012aa:	f002 021f 	and.w	r2, r2, #31
 80012ae:	2101      	movs	r1, #1
 80012b0:	fa01 f202 	lsl.w	r2, r1, r2
 80012b4:	4013      	ands	r3, r2
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d0ab      	beq.n	8001212 <HAL_RCC_OscConfig+0x186>
 80012ba:	e05c      	b.n	8001376 <HAL_RCC_OscConfig+0x2ea>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012bc:	f7ff fc24 	bl	8000b08 <HAL_GetTick>
 80012c0:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80012c4:	e00a      	b.n	80012dc <HAL_RCC_OscConfig+0x250>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80012c6:	f7ff fc1f 	bl	8000b08 <HAL_GetTick>
 80012ca:	4602      	mov	r2, r0
 80012cc:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80012d0:	1ad3      	subs	r3, r2, r3
 80012d2:	2b64      	cmp	r3, #100	; 0x64
 80012d4:	d902      	bls.n	80012dc <HAL_RCC_OscConfig+0x250>
          {
            return HAL_TIMEOUT;
 80012d6:	2303      	movs	r3, #3
 80012d8:	f000 bde6 	b.w	8001ea8 <HAL_RCC_OscConfig+0xe1c>
 80012dc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80012e0:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012e4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 80012e8:	fa93 f3a3 	rbit	r3, r3
 80012ec:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 80012f0:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80012f4:	fab3 f383 	clz	r3, r3
 80012f8:	b2db      	uxtb	r3, r3
 80012fa:	095b      	lsrs	r3, r3, #5
 80012fc:	b2db      	uxtb	r3, r3
 80012fe:	f043 0301 	orr.w	r3, r3, #1
 8001302:	b2db      	uxtb	r3, r3
 8001304:	2b01      	cmp	r3, #1
 8001306:	d102      	bne.n	800130e <HAL_RCC_OscConfig+0x282>
 8001308:	4b19      	ldr	r3, [pc, #100]	; (8001370 <HAL_RCC_OscConfig+0x2e4>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	e015      	b.n	800133a <HAL_RCC_OscConfig+0x2ae>
 800130e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001312:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001316:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 800131a:	fa93 f3a3 	rbit	r3, r3
 800131e:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8001322:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001326:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 800132a:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800132e:	fa93 f3a3 	rbit	r3, r3
 8001332:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8001336:	4b0e      	ldr	r3, [pc, #56]	; (8001370 <HAL_RCC_OscConfig+0x2e4>)
 8001338:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800133a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800133e:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8001342:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8001346:	fa92 f2a2 	rbit	r2, r2
 800134a:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 800134e:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8001352:	fab2 f282 	clz	r2, r2
 8001356:	b2d2      	uxtb	r2, r2
 8001358:	f042 0220 	orr.w	r2, r2, #32
 800135c:	b2d2      	uxtb	r2, r2
 800135e:	f002 021f 	and.w	r2, r2, #31
 8001362:	2101      	movs	r1, #1
 8001364:	fa01 f202 	lsl.w	r2, r1, r2
 8001368:	4013      	ands	r3, r2
 800136a:	2b00      	cmp	r3, #0
 800136c:	d1ab      	bne.n	80012c6 <HAL_RCC_OscConfig+0x23a>
 800136e:	e002      	b.n	8001376 <HAL_RCC_OscConfig+0x2ea>
 8001370:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001374:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001376:	1d3b      	adds	r3, r7, #4
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	f003 0302 	and.w	r3, r3, #2
 8001380:	2b00      	cmp	r3, #0
 8001382:	f000 8170 	beq.w	8001666 <HAL_RCC_OscConfig+0x5da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001386:	4bd0      	ldr	r3, [pc, #832]	; (80016c8 <HAL_RCC_OscConfig+0x63c>)
 8001388:	685b      	ldr	r3, [r3, #4]
 800138a:	f003 030c 	and.w	r3, r3, #12
 800138e:	2b00      	cmp	r3, #0
 8001390:	d00c      	beq.n	80013ac <HAL_RCC_OscConfig+0x320>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001392:	4bcd      	ldr	r3, [pc, #820]	; (80016c8 <HAL_RCC_OscConfig+0x63c>)
 8001394:	685b      	ldr	r3, [r3, #4]
 8001396:	f003 030c 	and.w	r3, r3, #12
 800139a:	2b08      	cmp	r3, #8
 800139c:	d16d      	bne.n	800147a <HAL_RCC_OscConfig+0x3ee>
 800139e:	4bca      	ldr	r3, [pc, #808]	; (80016c8 <HAL_RCC_OscConfig+0x63c>)
 80013a0:	685b      	ldr	r3, [r3, #4]
 80013a2:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 80013a6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80013aa:	d166      	bne.n	800147a <HAL_RCC_OscConfig+0x3ee>
 80013ac:	2302      	movs	r3, #2
 80013ae:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013b2:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 80013b6:	fa93 f3a3 	rbit	r3, r3
 80013ba:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 80013be:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013c2:	fab3 f383 	clz	r3, r3
 80013c6:	b2db      	uxtb	r3, r3
 80013c8:	095b      	lsrs	r3, r3, #5
 80013ca:	b2db      	uxtb	r3, r3
 80013cc:	f043 0301 	orr.w	r3, r3, #1
 80013d0:	b2db      	uxtb	r3, r3
 80013d2:	2b01      	cmp	r3, #1
 80013d4:	d102      	bne.n	80013dc <HAL_RCC_OscConfig+0x350>
 80013d6:	4bbc      	ldr	r3, [pc, #752]	; (80016c8 <HAL_RCC_OscConfig+0x63c>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	e013      	b.n	8001404 <HAL_RCC_OscConfig+0x378>
 80013dc:	2302      	movs	r3, #2
 80013de:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013e2:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 80013e6:	fa93 f3a3 	rbit	r3, r3
 80013ea:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 80013ee:	2302      	movs	r3, #2
 80013f0:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 80013f4:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 80013f8:	fa93 f3a3 	rbit	r3, r3
 80013fc:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8001400:	4bb1      	ldr	r3, [pc, #708]	; (80016c8 <HAL_RCC_OscConfig+0x63c>)
 8001402:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001404:	2202      	movs	r2, #2
 8001406:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 800140a:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 800140e:	fa92 f2a2 	rbit	r2, r2
 8001412:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 8001416:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 800141a:	fab2 f282 	clz	r2, r2
 800141e:	b2d2      	uxtb	r2, r2
 8001420:	f042 0220 	orr.w	r2, r2, #32
 8001424:	b2d2      	uxtb	r2, r2
 8001426:	f002 021f 	and.w	r2, r2, #31
 800142a:	2101      	movs	r1, #1
 800142c:	fa01 f202 	lsl.w	r2, r1, r2
 8001430:	4013      	ands	r3, r2
 8001432:	2b00      	cmp	r3, #0
 8001434:	d007      	beq.n	8001446 <HAL_RCC_OscConfig+0x3ba>
 8001436:	1d3b      	adds	r3, r7, #4
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	68db      	ldr	r3, [r3, #12]
 800143c:	2b01      	cmp	r3, #1
 800143e:	d002      	beq.n	8001446 <HAL_RCC_OscConfig+0x3ba>
      {
        return HAL_ERROR;
 8001440:	2301      	movs	r3, #1
 8001442:	f000 bd31 	b.w	8001ea8 <HAL_RCC_OscConfig+0xe1c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001446:	4ba0      	ldr	r3, [pc, #640]	; (80016c8 <HAL_RCC_OscConfig+0x63c>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800144e:	1d3b      	adds	r3, r7, #4
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	691b      	ldr	r3, [r3, #16]
 8001454:	21f8      	movs	r1, #248	; 0xf8
 8001456:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800145a:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 800145e:	fa91 f1a1 	rbit	r1, r1
 8001462:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 8001466:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 800146a:	fab1 f181 	clz	r1, r1
 800146e:	b2c9      	uxtb	r1, r1
 8001470:	408b      	lsls	r3, r1
 8001472:	4995      	ldr	r1, [pc, #596]	; (80016c8 <HAL_RCC_OscConfig+0x63c>)
 8001474:	4313      	orrs	r3, r2
 8001476:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001478:	e0f5      	b.n	8001666 <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800147a:	1d3b      	adds	r3, r7, #4
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	68db      	ldr	r3, [r3, #12]
 8001480:	2b00      	cmp	r3, #0
 8001482:	f000 8085 	beq.w	8001590 <HAL_RCC_OscConfig+0x504>
 8001486:	2301      	movs	r3, #1
 8001488:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800148c:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8001490:	fa93 f3a3 	rbit	r3, r3
 8001494:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 8001498:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800149c:	fab3 f383 	clz	r3, r3
 80014a0:	b2db      	uxtb	r3, r3
 80014a2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80014a6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80014aa:	009b      	lsls	r3, r3, #2
 80014ac:	461a      	mov	r2, r3
 80014ae:	2301      	movs	r3, #1
 80014b0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014b2:	f7ff fb29 	bl	8000b08 <HAL_GetTick>
 80014b6:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014ba:	e00a      	b.n	80014d2 <HAL_RCC_OscConfig+0x446>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80014bc:	f7ff fb24 	bl	8000b08 <HAL_GetTick>
 80014c0:	4602      	mov	r2, r0
 80014c2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80014c6:	1ad3      	subs	r3, r2, r3
 80014c8:	2b02      	cmp	r3, #2
 80014ca:	d902      	bls.n	80014d2 <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 80014cc:	2303      	movs	r3, #3
 80014ce:	f000 bceb 	b.w	8001ea8 <HAL_RCC_OscConfig+0xe1c>
 80014d2:	2302      	movs	r3, #2
 80014d4:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014d8:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 80014dc:	fa93 f3a3 	rbit	r3, r3
 80014e0:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 80014e4:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014e8:	fab3 f383 	clz	r3, r3
 80014ec:	b2db      	uxtb	r3, r3
 80014ee:	095b      	lsrs	r3, r3, #5
 80014f0:	b2db      	uxtb	r3, r3
 80014f2:	f043 0301 	orr.w	r3, r3, #1
 80014f6:	b2db      	uxtb	r3, r3
 80014f8:	2b01      	cmp	r3, #1
 80014fa:	d102      	bne.n	8001502 <HAL_RCC_OscConfig+0x476>
 80014fc:	4b72      	ldr	r3, [pc, #456]	; (80016c8 <HAL_RCC_OscConfig+0x63c>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	e013      	b.n	800152a <HAL_RCC_OscConfig+0x49e>
 8001502:	2302      	movs	r3, #2
 8001504:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001508:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 800150c:	fa93 f3a3 	rbit	r3, r3
 8001510:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8001514:	2302      	movs	r3, #2
 8001516:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 800151a:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 800151e:	fa93 f3a3 	rbit	r3, r3
 8001522:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8001526:	4b68      	ldr	r3, [pc, #416]	; (80016c8 <HAL_RCC_OscConfig+0x63c>)
 8001528:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800152a:	2202      	movs	r2, #2
 800152c:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8001530:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8001534:	fa92 f2a2 	rbit	r2, r2
 8001538:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 800153c:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8001540:	fab2 f282 	clz	r2, r2
 8001544:	b2d2      	uxtb	r2, r2
 8001546:	f042 0220 	orr.w	r2, r2, #32
 800154a:	b2d2      	uxtb	r2, r2
 800154c:	f002 021f 	and.w	r2, r2, #31
 8001550:	2101      	movs	r1, #1
 8001552:	fa01 f202 	lsl.w	r2, r1, r2
 8001556:	4013      	ands	r3, r2
 8001558:	2b00      	cmp	r3, #0
 800155a:	d0af      	beq.n	80014bc <HAL_RCC_OscConfig+0x430>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800155c:	4b5a      	ldr	r3, [pc, #360]	; (80016c8 <HAL_RCC_OscConfig+0x63c>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001564:	1d3b      	adds	r3, r7, #4
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	691b      	ldr	r3, [r3, #16]
 800156a:	21f8      	movs	r1, #248	; 0xf8
 800156c:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001570:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 8001574:	fa91 f1a1 	rbit	r1, r1
 8001578:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 800157c:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8001580:	fab1 f181 	clz	r1, r1
 8001584:	b2c9      	uxtb	r1, r1
 8001586:	408b      	lsls	r3, r1
 8001588:	494f      	ldr	r1, [pc, #316]	; (80016c8 <HAL_RCC_OscConfig+0x63c>)
 800158a:	4313      	orrs	r3, r2
 800158c:	600b      	str	r3, [r1, #0]
 800158e:	e06a      	b.n	8001666 <HAL_RCC_OscConfig+0x5da>
 8001590:	2301      	movs	r3, #1
 8001592:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001596:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 800159a:	fa93 f3a3 	rbit	r3, r3
 800159e:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 80015a2:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80015a6:	fab3 f383 	clz	r3, r3
 80015aa:	b2db      	uxtb	r3, r3
 80015ac:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80015b0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80015b4:	009b      	lsls	r3, r3, #2
 80015b6:	461a      	mov	r2, r3
 80015b8:	2300      	movs	r3, #0
 80015ba:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015bc:	f7ff faa4 	bl	8000b08 <HAL_GetTick>
 80015c0:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80015c4:	e00a      	b.n	80015dc <HAL_RCC_OscConfig+0x550>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80015c6:	f7ff fa9f 	bl	8000b08 <HAL_GetTick>
 80015ca:	4602      	mov	r2, r0
 80015cc:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80015d0:	1ad3      	subs	r3, r2, r3
 80015d2:	2b02      	cmp	r3, #2
 80015d4:	d902      	bls.n	80015dc <HAL_RCC_OscConfig+0x550>
          {
            return HAL_TIMEOUT;
 80015d6:	2303      	movs	r3, #3
 80015d8:	f000 bc66 	b.w	8001ea8 <HAL_RCC_OscConfig+0xe1c>
 80015dc:	2302      	movs	r3, #2
 80015de:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015e2:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80015e6:	fa93 f3a3 	rbit	r3, r3
 80015ea:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 80015ee:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80015f2:	fab3 f383 	clz	r3, r3
 80015f6:	b2db      	uxtb	r3, r3
 80015f8:	095b      	lsrs	r3, r3, #5
 80015fa:	b2db      	uxtb	r3, r3
 80015fc:	f043 0301 	orr.w	r3, r3, #1
 8001600:	b2db      	uxtb	r3, r3
 8001602:	2b01      	cmp	r3, #1
 8001604:	d102      	bne.n	800160c <HAL_RCC_OscConfig+0x580>
 8001606:	4b30      	ldr	r3, [pc, #192]	; (80016c8 <HAL_RCC_OscConfig+0x63c>)
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	e013      	b.n	8001634 <HAL_RCC_OscConfig+0x5a8>
 800160c:	2302      	movs	r3, #2
 800160e:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001612:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8001616:	fa93 f3a3 	rbit	r3, r3
 800161a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 800161e:	2302      	movs	r3, #2
 8001620:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8001624:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8001628:	fa93 f3a3 	rbit	r3, r3
 800162c:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8001630:	4b25      	ldr	r3, [pc, #148]	; (80016c8 <HAL_RCC_OscConfig+0x63c>)
 8001632:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001634:	2202      	movs	r2, #2
 8001636:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 800163a:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 800163e:	fa92 f2a2 	rbit	r2, r2
 8001642:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 8001646:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 800164a:	fab2 f282 	clz	r2, r2
 800164e:	b2d2      	uxtb	r2, r2
 8001650:	f042 0220 	orr.w	r2, r2, #32
 8001654:	b2d2      	uxtb	r2, r2
 8001656:	f002 021f 	and.w	r2, r2, #31
 800165a:	2101      	movs	r1, #1
 800165c:	fa01 f202 	lsl.w	r2, r1, r2
 8001660:	4013      	ands	r3, r2
 8001662:	2b00      	cmp	r3, #0
 8001664:	d1af      	bne.n	80015c6 <HAL_RCC_OscConfig+0x53a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001666:	1d3b      	adds	r3, r7, #4
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	f003 0308 	and.w	r3, r3, #8
 8001670:	2b00      	cmp	r3, #0
 8001672:	f000 80da 	beq.w	800182a <HAL_RCC_OscConfig+0x79e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001676:	1d3b      	adds	r3, r7, #4
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	695b      	ldr	r3, [r3, #20]
 800167c:	2b00      	cmp	r3, #0
 800167e:	d069      	beq.n	8001754 <HAL_RCC_OscConfig+0x6c8>
 8001680:	2301      	movs	r3, #1
 8001682:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001686:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800168a:	fa93 f3a3 	rbit	r3, r3
 800168e:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 8001692:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001696:	fab3 f383 	clz	r3, r3
 800169a:	b2db      	uxtb	r3, r3
 800169c:	461a      	mov	r2, r3
 800169e:	4b0b      	ldr	r3, [pc, #44]	; (80016cc <HAL_RCC_OscConfig+0x640>)
 80016a0:	4413      	add	r3, r2
 80016a2:	009b      	lsls	r3, r3, #2
 80016a4:	461a      	mov	r2, r3
 80016a6:	2301      	movs	r3, #1
 80016a8:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016aa:	f7ff fa2d 	bl	8000b08 <HAL_GetTick>
 80016ae:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80016b2:	e00d      	b.n	80016d0 <HAL_RCC_OscConfig+0x644>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80016b4:	f7ff fa28 	bl	8000b08 <HAL_GetTick>
 80016b8:	4602      	mov	r2, r0
 80016ba:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80016be:	1ad3      	subs	r3, r2, r3
 80016c0:	2b02      	cmp	r3, #2
 80016c2:	d905      	bls.n	80016d0 <HAL_RCC_OscConfig+0x644>
        {
          return HAL_TIMEOUT;
 80016c4:	2303      	movs	r3, #3
 80016c6:	e3ef      	b.n	8001ea8 <HAL_RCC_OscConfig+0xe1c>
 80016c8:	40021000 	.word	0x40021000
 80016cc:	10908120 	.word	0x10908120
 80016d0:	2302      	movs	r3, #2
 80016d2:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016d6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80016da:	fa93 f2a3 	rbit	r2, r3
 80016de:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80016e2:	601a      	str	r2, [r3, #0]
 80016e4:	f507 7382 	add.w	r3, r7, #260	; 0x104
 80016e8:	2202      	movs	r2, #2
 80016ea:	601a      	str	r2, [r3, #0]
 80016ec:	f507 7382 	add.w	r3, r7, #260	; 0x104
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	fa93 f2a3 	rbit	r2, r3
 80016f6:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80016fa:	601a      	str	r2, [r3, #0]
 80016fc:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8001700:	2202      	movs	r2, #2
 8001702:	601a      	str	r2, [r3, #0]
 8001704:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	fa93 f2a3 	rbit	r2, r3
 800170e:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8001712:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001714:	4ba4      	ldr	r3, [pc, #656]	; (80019a8 <HAL_RCC_OscConfig+0x91c>)
 8001716:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001718:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 800171c:	2102      	movs	r1, #2
 800171e:	6019      	str	r1, [r3, #0]
 8001720:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	fa93 f1a3 	rbit	r1, r3
 800172a:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 800172e:	6019      	str	r1, [r3, #0]
  return result;
 8001730:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	fab3 f383 	clz	r3, r3
 800173a:	b2db      	uxtb	r3, r3
 800173c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001740:	b2db      	uxtb	r3, r3
 8001742:	f003 031f 	and.w	r3, r3, #31
 8001746:	2101      	movs	r1, #1
 8001748:	fa01 f303 	lsl.w	r3, r1, r3
 800174c:	4013      	ands	r3, r2
 800174e:	2b00      	cmp	r3, #0
 8001750:	d0b0      	beq.n	80016b4 <HAL_RCC_OscConfig+0x628>
 8001752:	e06a      	b.n	800182a <HAL_RCC_OscConfig+0x79e>
 8001754:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001758:	2201      	movs	r2, #1
 800175a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800175c:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	fa93 f2a3 	rbit	r2, r3
 8001766:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 800176a:	601a      	str	r2, [r3, #0]
  return result;
 800176c:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8001770:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001772:	fab3 f383 	clz	r3, r3
 8001776:	b2db      	uxtb	r3, r3
 8001778:	461a      	mov	r2, r3
 800177a:	4b8c      	ldr	r3, [pc, #560]	; (80019ac <HAL_RCC_OscConfig+0x920>)
 800177c:	4413      	add	r3, r2
 800177e:	009b      	lsls	r3, r3, #2
 8001780:	461a      	mov	r2, r3
 8001782:	2300      	movs	r3, #0
 8001784:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001786:	f7ff f9bf 	bl	8000b08 <HAL_GetTick>
 800178a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800178e:	e009      	b.n	80017a4 <HAL_RCC_OscConfig+0x718>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001790:	f7ff f9ba 	bl	8000b08 <HAL_GetTick>
 8001794:	4602      	mov	r2, r0
 8001796:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800179a:	1ad3      	subs	r3, r2, r3
 800179c:	2b02      	cmp	r3, #2
 800179e:	d901      	bls.n	80017a4 <HAL_RCC_OscConfig+0x718>
        {
          return HAL_TIMEOUT;
 80017a0:	2303      	movs	r3, #3
 80017a2:	e381      	b.n	8001ea8 <HAL_RCC_OscConfig+0xe1c>
 80017a4:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80017a8:	2202      	movs	r2, #2
 80017aa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017ac:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	fa93 f2a3 	rbit	r2, r3
 80017b6:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 80017ba:	601a      	str	r2, [r3, #0]
 80017bc:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80017c0:	2202      	movs	r2, #2
 80017c2:	601a      	str	r2, [r3, #0]
 80017c4:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	fa93 f2a3 	rbit	r2, r3
 80017ce:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80017d2:	601a      	str	r2, [r3, #0]
 80017d4:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80017d8:	2202      	movs	r2, #2
 80017da:	601a      	str	r2, [r3, #0]
 80017dc:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	fa93 f2a3 	rbit	r2, r3
 80017e6:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80017ea:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80017ec:	4b6e      	ldr	r3, [pc, #440]	; (80019a8 <HAL_RCC_OscConfig+0x91c>)
 80017ee:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80017f0:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80017f4:	2102      	movs	r1, #2
 80017f6:	6019      	str	r1, [r3, #0]
 80017f8:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	fa93 f1a3 	rbit	r1, r3
 8001802:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001806:	6019      	str	r1, [r3, #0]
  return result;
 8001808:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	fab3 f383 	clz	r3, r3
 8001812:	b2db      	uxtb	r3, r3
 8001814:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001818:	b2db      	uxtb	r3, r3
 800181a:	f003 031f 	and.w	r3, r3, #31
 800181e:	2101      	movs	r1, #1
 8001820:	fa01 f303 	lsl.w	r3, r1, r3
 8001824:	4013      	ands	r3, r2
 8001826:	2b00      	cmp	r3, #0
 8001828:	d1b2      	bne.n	8001790 <HAL_RCC_OscConfig+0x704>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800182a:	1d3b      	adds	r3, r7, #4
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	f003 0304 	and.w	r3, r3, #4
 8001834:	2b00      	cmp	r3, #0
 8001836:	f000 8157 	beq.w	8001ae8 <HAL_RCC_OscConfig+0xa5c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800183a:	2300      	movs	r3, #0
 800183c:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001840:	4b59      	ldr	r3, [pc, #356]	; (80019a8 <HAL_RCC_OscConfig+0x91c>)
 8001842:	69db      	ldr	r3, [r3, #28]
 8001844:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001848:	2b00      	cmp	r3, #0
 800184a:	d112      	bne.n	8001872 <HAL_RCC_OscConfig+0x7e6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800184c:	4b56      	ldr	r3, [pc, #344]	; (80019a8 <HAL_RCC_OscConfig+0x91c>)
 800184e:	69db      	ldr	r3, [r3, #28]
 8001850:	4a55      	ldr	r2, [pc, #340]	; (80019a8 <HAL_RCC_OscConfig+0x91c>)
 8001852:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001856:	61d3      	str	r3, [r2, #28]
 8001858:	4b53      	ldr	r3, [pc, #332]	; (80019a8 <HAL_RCC_OscConfig+0x91c>)
 800185a:	69db      	ldr	r3, [r3, #28]
 800185c:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8001860:	f107 030c 	add.w	r3, r7, #12
 8001864:	601a      	str	r2, [r3, #0]
 8001866:	f107 030c 	add.w	r3, r7, #12
 800186a:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 800186c:	2301      	movs	r3, #1
 800186e:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001872:	4b4f      	ldr	r3, [pc, #316]	; (80019b0 <HAL_RCC_OscConfig+0x924>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800187a:	2b00      	cmp	r3, #0
 800187c:	d11a      	bne.n	80018b4 <HAL_RCC_OscConfig+0x828>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800187e:	4b4c      	ldr	r3, [pc, #304]	; (80019b0 <HAL_RCC_OscConfig+0x924>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	4a4b      	ldr	r2, [pc, #300]	; (80019b0 <HAL_RCC_OscConfig+0x924>)
 8001884:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001888:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800188a:	f7ff f93d 	bl	8000b08 <HAL_GetTick>
 800188e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001892:	e009      	b.n	80018a8 <HAL_RCC_OscConfig+0x81c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001894:	f7ff f938 	bl	8000b08 <HAL_GetTick>
 8001898:	4602      	mov	r2, r0
 800189a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800189e:	1ad3      	subs	r3, r2, r3
 80018a0:	2b64      	cmp	r3, #100	; 0x64
 80018a2:	d901      	bls.n	80018a8 <HAL_RCC_OscConfig+0x81c>
        {
          return HAL_TIMEOUT;
 80018a4:	2303      	movs	r3, #3
 80018a6:	e2ff      	b.n	8001ea8 <HAL_RCC_OscConfig+0xe1c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018a8:	4b41      	ldr	r3, [pc, #260]	; (80019b0 <HAL_RCC_OscConfig+0x924>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d0ef      	beq.n	8001894 <HAL_RCC_OscConfig+0x808>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80018b4:	1d3b      	adds	r3, r7, #4
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	689b      	ldr	r3, [r3, #8]
 80018ba:	2b01      	cmp	r3, #1
 80018bc:	d106      	bne.n	80018cc <HAL_RCC_OscConfig+0x840>
 80018be:	4b3a      	ldr	r3, [pc, #232]	; (80019a8 <HAL_RCC_OscConfig+0x91c>)
 80018c0:	6a1b      	ldr	r3, [r3, #32]
 80018c2:	4a39      	ldr	r2, [pc, #228]	; (80019a8 <HAL_RCC_OscConfig+0x91c>)
 80018c4:	f043 0301 	orr.w	r3, r3, #1
 80018c8:	6213      	str	r3, [r2, #32]
 80018ca:	e02f      	b.n	800192c <HAL_RCC_OscConfig+0x8a0>
 80018cc:	1d3b      	adds	r3, r7, #4
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	689b      	ldr	r3, [r3, #8]
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d10c      	bne.n	80018f0 <HAL_RCC_OscConfig+0x864>
 80018d6:	4b34      	ldr	r3, [pc, #208]	; (80019a8 <HAL_RCC_OscConfig+0x91c>)
 80018d8:	6a1b      	ldr	r3, [r3, #32]
 80018da:	4a33      	ldr	r2, [pc, #204]	; (80019a8 <HAL_RCC_OscConfig+0x91c>)
 80018dc:	f023 0301 	bic.w	r3, r3, #1
 80018e0:	6213      	str	r3, [r2, #32]
 80018e2:	4b31      	ldr	r3, [pc, #196]	; (80019a8 <HAL_RCC_OscConfig+0x91c>)
 80018e4:	6a1b      	ldr	r3, [r3, #32]
 80018e6:	4a30      	ldr	r2, [pc, #192]	; (80019a8 <HAL_RCC_OscConfig+0x91c>)
 80018e8:	f023 0304 	bic.w	r3, r3, #4
 80018ec:	6213      	str	r3, [r2, #32]
 80018ee:	e01d      	b.n	800192c <HAL_RCC_OscConfig+0x8a0>
 80018f0:	1d3b      	adds	r3, r7, #4
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	689b      	ldr	r3, [r3, #8]
 80018f6:	2b05      	cmp	r3, #5
 80018f8:	d10c      	bne.n	8001914 <HAL_RCC_OscConfig+0x888>
 80018fa:	4b2b      	ldr	r3, [pc, #172]	; (80019a8 <HAL_RCC_OscConfig+0x91c>)
 80018fc:	6a1b      	ldr	r3, [r3, #32]
 80018fe:	4a2a      	ldr	r2, [pc, #168]	; (80019a8 <HAL_RCC_OscConfig+0x91c>)
 8001900:	f043 0304 	orr.w	r3, r3, #4
 8001904:	6213      	str	r3, [r2, #32]
 8001906:	4b28      	ldr	r3, [pc, #160]	; (80019a8 <HAL_RCC_OscConfig+0x91c>)
 8001908:	6a1b      	ldr	r3, [r3, #32]
 800190a:	4a27      	ldr	r2, [pc, #156]	; (80019a8 <HAL_RCC_OscConfig+0x91c>)
 800190c:	f043 0301 	orr.w	r3, r3, #1
 8001910:	6213      	str	r3, [r2, #32]
 8001912:	e00b      	b.n	800192c <HAL_RCC_OscConfig+0x8a0>
 8001914:	4b24      	ldr	r3, [pc, #144]	; (80019a8 <HAL_RCC_OscConfig+0x91c>)
 8001916:	6a1b      	ldr	r3, [r3, #32]
 8001918:	4a23      	ldr	r2, [pc, #140]	; (80019a8 <HAL_RCC_OscConfig+0x91c>)
 800191a:	f023 0301 	bic.w	r3, r3, #1
 800191e:	6213      	str	r3, [r2, #32]
 8001920:	4b21      	ldr	r3, [pc, #132]	; (80019a8 <HAL_RCC_OscConfig+0x91c>)
 8001922:	6a1b      	ldr	r3, [r3, #32]
 8001924:	4a20      	ldr	r2, [pc, #128]	; (80019a8 <HAL_RCC_OscConfig+0x91c>)
 8001926:	f023 0304 	bic.w	r3, r3, #4
 800192a:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800192c:	1d3b      	adds	r3, r7, #4
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	689b      	ldr	r3, [r3, #8]
 8001932:	2b00      	cmp	r3, #0
 8001934:	d06a      	beq.n	8001a0c <HAL_RCC_OscConfig+0x980>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001936:	f7ff f8e7 	bl	8000b08 <HAL_GetTick>
 800193a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800193e:	e00b      	b.n	8001958 <HAL_RCC_OscConfig+0x8cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001940:	f7ff f8e2 	bl	8000b08 <HAL_GetTick>
 8001944:	4602      	mov	r2, r0
 8001946:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800194a:	1ad3      	subs	r3, r2, r3
 800194c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001950:	4293      	cmp	r3, r2
 8001952:	d901      	bls.n	8001958 <HAL_RCC_OscConfig+0x8cc>
        {
          return HAL_TIMEOUT;
 8001954:	2303      	movs	r3, #3
 8001956:	e2a7      	b.n	8001ea8 <HAL_RCC_OscConfig+0xe1c>
 8001958:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 800195c:	2202      	movs	r2, #2
 800195e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001960:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	fa93 f2a3 	rbit	r2, r3
 800196a:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 800196e:	601a      	str	r2, [r3, #0]
 8001970:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001974:	2202      	movs	r2, #2
 8001976:	601a      	str	r2, [r3, #0]
 8001978:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	fa93 f2a3 	rbit	r2, r3
 8001982:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001986:	601a      	str	r2, [r3, #0]
  return result;
 8001988:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 800198c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800198e:	fab3 f383 	clz	r3, r3
 8001992:	b2db      	uxtb	r3, r3
 8001994:	095b      	lsrs	r3, r3, #5
 8001996:	b2db      	uxtb	r3, r3
 8001998:	f043 0302 	orr.w	r3, r3, #2
 800199c:	b2db      	uxtb	r3, r3
 800199e:	2b02      	cmp	r3, #2
 80019a0:	d108      	bne.n	80019b4 <HAL_RCC_OscConfig+0x928>
 80019a2:	4b01      	ldr	r3, [pc, #4]	; (80019a8 <HAL_RCC_OscConfig+0x91c>)
 80019a4:	6a1b      	ldr	r3, [r3, #32]
 80019a6:	e013      	b.n	80019d0 <HAL_RCC_OscConfig+0x944>
 80019a8:	40021000 	.word	0x40021000
 80019ac:	10908120 	.word	0x10908120
 80019b0:	40007000 	.word	0x40007000
 80019b4:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80019b8:	2202      	movs	r2, #2
 80019ba:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019bc:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	fa93 f2a3 	rbit	r2, r3
 80019c6:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80019ca:	601a      	str	r2, [r3, #0]
 80019cc:	4bc0      	ldr	r3, [pc, #768]	; (8001cd0 <HAL_RCC_OscConfig+0xc44>)
 80019ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019d0:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 80019d4:	2102      	movs	r1, #2
 80019d6:	6011      	str	r1, [r2, #0]
 80019d8:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 80019dc:	6812      	ldr	r2, [r2, #0]
 80019de:	fa92 f1a2 	rbit	r1, r2
 80019e2:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80019e6:	6011      	str	r1, [r2, #0]
  return result;
 80019e8:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80019ec:	6812      	ldr	r2, [r2, #0]
 80019ee:	fab2 f282 	clz	r2, r2
 80019f2:	b2d2      	uxtb	r2, r2
 80019f4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80019f8:	b2d2      	uxtb	r2, r2
 80019fa:	f002 021f 	and.w	r2, r2, #31
 80019fe:	2101      	movs	r1, #1
 8001a00:	fa01 f202 	lsl.w	r2, r1, r2
 8001a04:	4013      	ands	r3, r2
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d09a      	beq.n	8001940 <HAL_RCC_OscConfig+0x8b4>
 8001a0a:	e063      	b.n	8001ad4 <HAL_RCC_OscConfig+0xa48>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a0c:	f7ff f87c 	bl	8000b08 <HAL_GetTick>
 8001a10:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a14:	e00b      	b.n	8001a2e <HAL_RCC_OscConfig+0x9a2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001a16:	f7ff f877 	bl	8000b08 <HAL_GetTick>
 8001a1a:	4602      	mov	r2, r0
 8001a1c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001a20:	1ad3      	subs	r3, r2, r3
 8001a22:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a26:	4293      	cmp	r3, r2
 8001a28:	d901      	bls.n	8001a2e <HAL_RCC_OscConfig+0x9a2>
        {
          return HAL_TIMEOUT;
 8001a2a:	2303      	movs	r3, #3
 8001a2c:	e23c      	b.n	8001ea8 <HAL_RCC_OscConfig+0xe1c>
 8001a2e:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001a32:	2202      	movs	r2, #2
 8001a34:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a36:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	fa93 f2a3 	rbit	r2, r3
 8001a40:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001a44:	601a      	str	r2, [r3, #0]
 8001a46:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001a4a:	2202      	movs	r2, #2
 8001a4c:	601a      	str	r2, [r3, #0]
 8001a4e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	fa93 f2a3 	rbit	r2, r3
 8001a58:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001a5c:	601a      	str	r2, [r3, #0]
  return result;
 8001a5e:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001a62:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a64:	fab3 f383 	clz	r3, r3
 8001a68:	b2db      	uxtb	r3, r3
 8001a6a:	095b      	lsrs	r3, r3, #5
 8001a6c:	b2db      	uxtb	r3, r3
 8001a6e:	f043 0302 	orr.w	r3, r3, #2
 8001a72:	b2db      	uxtb	r3, r3
 8001a74:	2b02      	cmp	r3, #2
 8001a76:	d102      	bne.n	8001a7e <HAL_RCC_OscConfig+0x9f2>
 8001a78:	4b95      	ldr	r3, [pc, #596]	; (8001cd0 <HAL_RCC_OscConfig+0xc44>)
 8001a7a:	6a1b      	ldr	r3, [r3, #32]
 8001a7c:	e00d      	b.n	8001a9a <HAL_RCC_OscConfig+0xa0e>
 8001a7e:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001a82:	2202      	movs	r2, #2
 8001a84:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a86:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	fa93 f2a3 	rbit	r2, r3
 8001a90:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8001a94:	601a      	str	r2, [r3, #0]
 8001a96:	4b8e      	ldr	r3, [pc, #568]	; (8001cd0 <HAL_RCC_OscConfig+0xc44>)
 8001a98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a9a:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8001a9e:	2102      	movs	r1, #2
 8001aa0:	6011      	str	r1, [r2, #0]
 8001aa2:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8001aa6:	6812      	ldr	r2, [r2, #0]
 8001aa8:	fa92 f1a2 	rbit	r1, r2
 8001aac:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001ab0:	6011      	str	r1, [r2, #0]
  return result;
 8001ab2:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001ab6:	6812      	ldr	r2, [r2, #0]
 8001ab8:	fab2 f282 	clz	r2, r2
 8001abc:	b2d2      	uxtb	r2, r2
 8001abe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001ac2:	b2d2      	uxtb	r2, r2
 8001ac4:	f002 021f 	and.w	r2, r2, #31
 8001ac8:	2101      	movs	r1, #1
 8001aca:	fa01 f202 	lsl.w	r2, r1, r2
 8001ace:	4013      	ands	r3, r2
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d1a0      	bne.n	8001a16 <HAL_RCC_OscConfig+0x98a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001ad4:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 8001ad8:	2b01      	cmp	r3, #1
 8001ada:	d105      	bne.n	8001ae8 <HAL_RCC_OscConfig+0xa5c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001adc:	4b7c      	ldr	r3, [pc, #496]	; (8001cd0 <HAL_RCC_OscConfig+0xc44>)
 8001ade:	69db      	ldr	r3, [r3, #28]
 8001ae0:	4a7b      	ldr	r2, [pc, #492]	; (8001cd0 <HAL_RCC_OscConfig+0xc44>)
 8001ae2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ae6:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ae8:	1d3b      	adds	r3, r7, #4
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	699b      	ldr	r3, [r3, #24]
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	f000 81d9 	beq.w	8001ea6 <HAL_RCC_OscConfig+0xe1a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001af4:	4b76      	ldr	r3, [pc, #472]	; (8001cd0 <HAL_RCC_OscConfig+0xc44>)
 8001af6:	685b      	ldr	r3, [r3, #4]
 8001af8:	f003 030c 	and.w	r3, r3, #12
 8001afc:	2b08      	cmp	r3, #8
 8001afe:	f000 81a6 	beq.w	8001e4e <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b02:	1d3b      	adds	r3, r7, #4
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	699b      	ldr	r3, [r3, #24]
 8001b08:	2b02      	cmp	r3, #2
 8001b0a:	f040 811e 	bne.w	8001d4a <HAL_RCC_OscConfig+0xcbe>
 8001b0e:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001b12:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001b16:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b18:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	fa93 f2a3 	rbit	r2, r3
 8001b22:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001b26:	601a      	str	r2, [r3, #0]
  return result;
 8001b28:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001b2c:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b2e:	fab3 f383 	clz	r3, r3
 8001b32:	b2db      	uxtb	r3, r3
 8001b34:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001b38:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001b3c:	009b      	lsls	r3, r3, #2
 8001b3e:	461a      	mov	r2, r3
 8001b40:	2300      	movs	r3, #0
 8001b42:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b44:	f7fe ffe0 	bl	8000b08 <HAL_GetTick>
 8001b48:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b4c:	e009      	b.n	8001b62 <HAL_RCC_OscConfig+0xad6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b4e:	f7fe ffdb 	bl	8000b08 <HAL_GetTick>
 8001b52:	4602      	mov	r2, r0
 8001b54:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001b58:	1ad3      	subs	r3, r2, r3
 8001b5a:	2b02      	cmp	r3, #2
 8001b5c:	d901      	bls.n	8001b62 <HAL_RCC_OscConfig+0xad6>
          {
            return HAL_TIMEOUT;
 8001b5e:	2303      	movs	r3, #3
 8001b60:	e1a2      	b.n	8001ea8 <HAL_RCC_OscConfig+0xe1c>
 8001b62:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001b66:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001b6a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b6c:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	fa93 f2a3 	rbit	r2, r3
 8001b76:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001b7a:	601a      	str	r2, [r3, #0]
  return result;
 8001b7c:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001b80:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b82:	fab3 f383 	clz	r3, r3
 8001b86:	b2db      	uxtb	r3, r3
 8001b88:	095b      	lsrs	r3, r3, #5
 8001b8a:	b2db      	uxtb	r3, r3
 8001b8c:	f043 0301 	orr.w	r3, r3, #1
 8001b90:	b2db      	uxtb	r3, r3
 8001b92:	2b01      	cmp	r3, #1
 8001b94:	d102      	bne.n	8001b9c <HAL_RCC_OscConfig+0xb10>
 8001b96:	4b4e      	ldr	r3, [pc, #312]	; (8001cd0 <HAL_RCC_OscConfig+0xc44>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	e01b      	b.n	8001bd4 <HAL_RCC_OscConfig+0xb48>
 8001b9c:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001ba0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001ba4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ba6:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	fa93 f2a3 	rbit	r2, r3
 8001bb0:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001bb4:	601a      	str	r2, [r3, #0]
 8001bb6:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001bba:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001bbe:	601a      	str	r2, [r3, #0]
 8001bc0:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	fa93 f2a3 	rbit	r2, r3
 8001bca:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001bce:	601a      	str	r2, [r3, #0]
 8001bd0:	4b3f      	ldr	r3, [pc, #252]	; (8001cd0 <HAL_RCC_OscConfig+0xc44>)
 8001bd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bd4:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8001bd8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001bdc:	6011      	str	r1, [r2, #0]
 8001bde:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8001be2:	6812      	ldr	r2, [r2, #0]
 8001be4:	fa92 f1a2 	rbit	r1, r2
 8001be8:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001bec:	6011      	str	r1, [r2, #0]
  return result;
 8001bee:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001bf2:	6812      	ldr	r2, [r2, #0]
 8001bf4:	fab2 f282 	clz	r2, r2
 8001bf8:	b2d2      	uxtb	r2, r2
 8001bfa:	f042 0220 	orr.w	r2, r2, #32
 8001bfe:	b2d2      	uxtb	r2, r2
 8001c00:	f002 021f 	and.w	r2, r2, #31
 8001c04:	2101      	movs	r1, #1
 8001c06:	fa01 f202 	lsl.w	r2, r1, r2
 8001c0a:	4013      	ands	r3, r2
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d19e      	bne.n	8001b4e <HAL_RCC_OscConfig+0xac2>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c10:	4b2f      	ldr	r3, [pc, #188]	; (8001cd0 <HAL_RCC_OscConfig+0xc44>)
 8001c12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c14:	f023 020f 	bic.w	r2, r3, #15
 8001c18:	1d3b      	adds	r3, r7, #4
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c1e:	492c      	ldr	r1, [pc, #176]	; (8001cd0 <HAL_RCC_OscConfig+0xc44>)
 8001c20:	4313      	orrs	r3, r2
 8001c22:	62cb      	str	r3, [r1, #44]	; 0x2c
 8001c24:	4b2a      	ldr	r3, [pc, #168]	; (8001cd0 <HAL_RCC_OscConfig+0xc44>)
 8001c26:	685b      	ldr	r3, [r3, #4]
 8001c28:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 8001c2c:	1d3b      	adds	r3, r7, #4
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	6a19      	ldr	r1, [r3, #32]
 8001c32:	1d3b      	adds	r3, r7, #4
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	69db      	ldr	r3, [r3, #28]
 8001c38:	430b      	orrs	r3, r1
 8001c3a:	4925      	ldr	r1, [pc, #148]	; (8001cd0 <HAL_RCC_OscConfig+0xc44>)
 8001c3c:	4313      	orrs	r3, r2
 8001c3e:	604b      	str	r3, [r1, #4]
 8001c40:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001c44:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001c48:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c4a:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	fa93 f2a3 	rbit	r2, r3
 8001c54:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001c58:	601a      	str	r2, [r3, #0]
  return result;
 8001c5a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001c5e:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c60:	fab3 f383 	clz	r3, r3
 8001c64:	b2db      	uxtb	r3, r3
 8001c66:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001c6a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001c6e:	009b      	lsls	r3, r3, #2
 8001c70:	461a      	mov	r2, r3
 8001c72:	2301      	movs	r3, #1
 8001c74:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c76:	f7fe ff47 	bl	8000b08 <HAL_GetTick>
 8001c7a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c7e:	e009      	b.n	8001c94 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c80:	f7fe ff42 	bl	8000b08 <HAL_GetTick>
 8001c84:	4602      	mov	r2, r0
 8001c86:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001c8a:	1ad3      	subs	r3, r2, r3
 8001c8c:	2b02      	cmp	r3, #2
 8001c8e:	d901      	bls.n	8001c94 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8001c90:	2303      	movs	r3, #3
 8001c92:	e109      	b.n	8001ea8 <HAL_RCC_OscConfig+0xe1c>
 8001c94:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001c98:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001c9c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c9e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	fa93 f2a3 	rbit	r2, r3
 8001ca8:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001cac:	601a      	str	r2, [r3, #0]
  return result;
 8001cae:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001cb2:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001cb4:	fab3 f383 	clz	r3, r3
 8001cb8:	b2db      	uxtb	r3, r3
 8001cba:	095b      	lsrs	r3, r3, #5
 8001cbc:	b2db      	uxtb	r3, r3
 8001cbe:	f043 0301 	orr.w	r3, r3, #1
 8001cc2:	b2db      	uxtb	r3, r3
 8001cc4:	2b01      	cmp	r3, #1
 8001cc6:	d105      	bne.n	8001cd4 <HAL_RCC_OscConfig+0xc48>
 8001cc8:	4b01      	ldr	r3, [pc, #4]	; (8001cd0 <HAL_RCC_OscConfig+0xc44>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	e01e      	b.n	8001d0c <HAL_RCC_OscConfig+0xc80>
 8001cce:	bf00      	nop
 8001cd0:	40021000 	.word	0x40021000
 8001cd4:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001cd8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001cdc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cde:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	fa93 f2a3 	rbit	r2, r3
 8001ce8:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001cec:	601a      	str	r2, [r3, #0]
 8001cee:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001cf2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001cf6:	601a      	str	r2, [r3, #0]
 8001cf8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	fa93 f2a3 	rbit	r2, r3
 8001d02:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001d06:	601a      	str	r2, [r3, #0]
 8001d08:	4b6a      	ldr	r3, [pc, #424]	; (8001eb4 <HAL_RCC_OscConfig+0xe28>)
 8001d0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d0c:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8001d10:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001d14:	6011      	str	r1, [r2, #0]
 8001d16:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8001d1a:	6812      	ldr	r2, [r2, #0]
 8001d1c:	fa92 f1a2 	rbit	r1, r2
 8001d20:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001d24:	6011      	str	r1, [r2, #0]
  return result;
 8001d26:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001d2a:	6812      	ldr	r2, [r2, #0]
 8001d2c:	fab2 f282 	clz	r2, r2
 8001d30:	b2d2      	uxtb	r2, r2
 8001d32:	f042 0220 	orr.w	r2, r2, #32
 8001d36:	b2d2      	uxtb	r2, r2
 8001d38:	f002 021f 	and.w	r2, r2, #31
 8001d3c:	2101      	movs	r1, #1
 8001d3e:	fa01 f202 	lsl.w	r2, r1, r2
 8001d42:	4013      	ands	r3, r2
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d09b      	beq.n	8001c80 <HAL_RCC_OscConfig+0xbf4>
 8001d48:	e0ad      	b.n	8001ea6 <HAL_RCC_OscConfig+0xe1a>
 8001d4a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001d4e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001d52:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d54:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	fa93 f2a3 	rbit	r2, r3
 8001d5e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001d62:	601a      	str	r2, [r3, #0]
  return result;
 8001d64:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001d68:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d6a:	fab3 f383 	clz	r3, r3
 8001d6e:	b2db      	uxtb	r3, r3
 8001d70:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001d74:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001d78:	009b      	lsls	r3, r3, #2
 8001d7a:	461a      	mov	r2, r3
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d80:	f7fe fec2 	bl	8000b08 <HAL_GetTick>
 8001d84:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d88:	e009      	b.n	8001d9e <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d8a:	f7fe febd 	bl	8000b08 <HAL_GetTick>
 8001d8e:	4602      	mov	r2, r0
 8001d90:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001d94:	1ad3      	subs	r3, r2, r3
 8001d96:	2b02      	cmp	r3, #2
 8001d98:	d901      	bls.n	8001d9e <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 8001d9a:	2303      	movs	r3, #3
 8001d9c:	e084      	b.n	8001ea8 <HAL_RCC_OscConfig+0xe1c>
 8001d9e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001da2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001da6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001da8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	fa93 f2a3 	rbit	r2, r3
 8001db2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001db6:	601a      	str	r2, [r3, #0]
  return result;
 8001db8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001dbc:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001dbe:	fab3 f383 	clz	r3, r3
 8001dc2:	b2db      	uxtb	r3, r3
 8001dc4:	095b      	lsrs	r3, r3, #5
 8001dc6:	b2db      	uxtb	r3, r3
 8001dc8:	f043 0301 	orr.w	r3, r3, #1
 8001dcc:	b2db      	uxtb	r3, r3
 8001dce:	2b01      	cmp	r3, #1
 8001dd0:	d102      	bne.n	8001dd8 <HAL_RCC_OscConfig+0xd4c>
 8001dd2:	4b38      	ldr	r3, [pc, #224]	; (8001eb4 <HAL_RCC_OscConfig+0xe28>)
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	e01b      	b.n	8001e10 <HAL_RCC_OscConfig+0xd84>
 8001dd8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ddc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001de0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001de2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	fa93 f2a3 	rbit	r2, r3
 8001dec:	f107 0320 	add.w	r3, r7, #32
 8001df0:	601a      	str	r2, [r3, #0]
 8001df2:	f107 031c 	add.w	r3, r7, #28
 8001df6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001dfa:	601a      	str	r2, [r3, #0]
 8001dfc:	f107 031c 	add.w	r3, r7, #28
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	fa93 f2a3 	rbit	r2, r3
 8001e06:	f107 0318 	add.w	r3, r7, #24
 8001e0a:	601a      	str	r2, [r3, #0]
 8001e0c:	4b29      	ldr	r3, [pc, #164]	; (8001eb4 <HAL_RCC_OscConfig+0xe28>)
 8001e0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e10:	f107 0214 	add.w	r2, r7, #20
 8001e14:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001e18:	6011      	str	r1, [r2, #0]
 8001e1a:	f107 0214 	add.w	r2, r7, #20
 8001e1e:	6812      	ldr	r2, [r2, #0]
 8001e20:	fa92 f1a2 	rbit	r1, r2
 8001e24:	f107 0210 	add.w	r2, r7, #16
 8001e28:	6011      	str	r1, [r2, #0]
  return result;
 8001e2a:	f107 0210 	add.w	r2, r7, #16
 8001e2e:	6812      	ldr	r2, [r2, #0]
 8001e30:	fab2 f282 	clz	r2, r2
 8001e34:	b2d2      	uxtb	r2, r2
 8001e36:	f042 0220 	orr.w	r2, r2, #32
 8001e3a:	b2d2      	uxtb	r2, r2
 8001e3c:	f002 021f 	and.w	r2, r2, #31
 8001e40:	2101      	movs	r1, #1
 8001e42:	fa01 f202 	lsl.w	r2, r1, r2
 8001e46:	4013      	ands	r3, r2
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d19e      	bne.n	8001d8a <HAL_RCC_OscConfig+0xcfe>
 8001e4c:	e02b      	b.n	8001ea6 <HAL_RCC_OscConfig+0xe1a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001e4e:	1d3b      	adds	r3, r7, #4
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	699b      	ldr	r3, [r3, #24]
 8001e54:	2b01      	cmp	r3, #1
 8001e56:	d101      	bne.n	8001e5c <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8001e58:	2301      	movs	r3, #1
 8001e5a:	e025      	b.n	8001ea8 <HAL_RCC_OscConfig+0xe1c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001e5c:	4b15      	ldr	r3, [pc, #84]	; (8001eb4 <HAL_RCC_OscConfig+0xe28>)
 8001e5e:	685b      	ldr	r3, [r3, #4]
 8001e60:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8001e64:	4b13      	ldr	r3, [pc, #76]	; (8001eb4 <HAL_RCC_OscConfig+0xe28>)
 8001e66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e68:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001e6c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001e70:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 8001e74:	1d3b      	adds	r3, r7, #4
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	69db      	ldr	r3, [r3, #28]
 8001e7a:	429a      	cmp	r2, r3
 8001e7c:	d111      	bne.n	8001ea2 <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8001e7e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001e82:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001e86:	1d3b      	adds	r3, r7, #4
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001e8c:	429a      	cmp	r2, r3
 8001e8e:	d108      	bne.n	8001ea2 <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8001e90:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001e94:	f003 020f 	and.w	r2, r3, #15
 8001e98:	1d3b      	adds	r3, r7, #4
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8001e9e:	429a      	cmp	r2, r3
 8001ea0:	d001      	beq.n	8001ea6 <HAL_RCC_OscConfig+0xe1a>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8001ea2:	2301      	movs	r3, #1
 8001ea4:	e000      	b.n	8001ea8 <HAL_RCC_OscConfig+0xe1c>
        }
      }
    }
  }

  return HAL_OK;
 8001ea6:	2300      	movs	r3, #0
}
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	bd80      	pop	{r7, pc}
 8001eb2:	bf00      	nop
 8001eb4:	40021000 	.word	0x40021000

08001eb8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b09e      	sub	sp, #120	; 0x78
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
 8001ec0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d101      	bne.n	8001ed0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001ecc:	2301      	movs	r3, #1
 8001ece:	e162      	b.n	8002196 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001ed0:	4b90      	ldr	r3, [pc, #576]	; (8002114 <HAL_RCC_ClockConfig+0x25c>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f003 0307 	and.w	r3, r3, #7
 8001ed8:	683a      	ldr	r2, [r7, #0]
 8001eda:	429a      	cmp	r2, r3
 8001edc:	d910      	bls.n	8001f00 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ede:	4b8d      	ldr	r3, [pc, #564]	; (8002114 <HAL_RCC_ClockConfig+0x25c>)
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f023 0207 	bic.w	r2, r3, #7
 8001ee6:	498b      	ldr	r1, [pc, #556]	; (8002114 <HAL_RCC_ClockConfig+0x25c>)
 8001ee8:	683b      	ldr	r3, [r7, #0]
 8001eea:	4313      	orrs	r3, r2
 8001eec:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001eee:	4b89      	ldr	r3, [pc, #548]	; (8002114 <HAL_RCC_ClockConfig+0x25c>)
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f003 0307 	and.w	r3, r3, #7
 8001ef6:	683a      	ldr	r2, [r7, #0]
 8001ef8:	429a      	cmp	r2, r3
 8001efa:	d001      	beq.n	8001f00 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001efc:	2301      	movs	r3, #1
 8001efe:	e14a      	b.n	8002196 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f003 0302 	and.w	r3, r3, #2
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d008      	beq.n	8001f1e <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f0c:	4b82      	ldr	r3, [pc, #520]	; (8002118 <HAL_RCC_ClockConfig+0x260>)
 8001f0e:	685b      	ldr	r3, [r3, #4]
 8001f10:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	689b      	ldr	r3, [r3, #8]
 8001f18:	497f      	ldr	r1, [pc, #508]	; (8002118 <HAL_RCC_ClockConfig+0x260>)
 8001f1a:	4313      	orrs	r3, r2
 8001f1c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f003 0301 	and.w	r3, r3, #1
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	f000 80dc 	beq.w	80020e4 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	685b      	ldr	r3, [r3, #4]
 8001f30:	2b01      	cmp	r3, #1
 8001f32:	d13c      	bne.n	8001fae <HAL_RCC_ClockConfig+0xf6>
 8001f34:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001f38:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f3a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001f3c:	fa93 f3a3 	rbit	r3, r3
 8001f40:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8001f42:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f44:	fab3 f383 	clz	r3, r3
 8001f48:	b2db      	uxtb	r3, r3
 8001f4a:	095b      	lsrs	r3, r3, #5
 8001f4c:	b2db      	uxtb	r3, r3
 8001f4e:	f043 0301 	orr.w	r3, r3, #1
 8001f52:	b2db      	uxtb	r3, r3
 8001f54:	2b01      	cmp	r3, #1
 8001f56:	d102      	bne.n	8001f5e <HAL_RCC_ClockConfig+0xa6>
 8001f58:	4b6f      	ldr	r3, [pc, #444]	; (8002118 <HAL_RCC_ClockConfig+0x260>)
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	e00f      	b.n	8001f7e <HAL_RCC_ClockConfig+0xc6>
 8001f5e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001f62:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f64:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001f66:	fa93 f3a3 	rbit	r3, r3
 8001f6a:	667b      	str	r3, [r7, #100]	; 0x64
 8001f6c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001f70:	663b      	str	r3, [r7, #96]	; 0x60
 8001f72:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001f74:	fa93 f3a3 	rbit	r3, r3
 8001f78:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001f7a:	4b67      	ldr	r3, [pc, #412]	; (8002118 <HAL_RCC_ClockConfig+0x260>)
 8001f7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f7e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001f82:	65ba      	str	r2, [r7, #88]	; 0x58
 8001f84:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001f86:	fa92 f2a2 	rbit	r2, r2
 8001f8a:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8001f8c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001f8e:	fab2 f282 	clz	r2, r2
 8001f92:	b2d2      	uxtb	r2, r2
 8001f94:	f042 0220 	orr.w	r2, r2, #32
 8001f98:	b2d2      	uxtb	r2, r2
 8001f9a:	f002 021f 	and.w	r2, r2, #31
 8001f9e:	2101      	movs	r1, #1
 8001fa0:	fa01 f202 	lsl.w	r2, r1, r2
 8001fa4:	4013      	ands	r3, r2
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d17b      	bne.n	80020a2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001faa:	2301      	movs	r3, #1
 8001fac:	e0f3      	b.n	8002196 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	685b      	ldr	r3, [r3, #4]
 8001fb2:	2b02      	cmp	r3, #2
 8001fb4:	d13c      	bne.n	8002030 <HAL_RCC_ClockConfig+0x178>
 8001fb6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001fba:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fbc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001fbe:	fa93 f3a3 	rbit	r3, r3
 8001fc2:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8001fc4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001fc6:	fab3 f383 	clz	r3, r3
 8001fca:	b2db      	uxtb	r3, r3
 8001fcc:	095b      	lsrs	r3, r3, #5
 8001fce:	b2db      	uxtb	r3, r3
 8001fd0:	f043 0301 	orr.w	r3, r3, #1
 8001fd4:	b2db      	uxtb	r3, r3
 8001fd6:	2b01      	cmp	r3, #1
 8001fd8:	d102      	bne.n	8001fe0 <HAL_RCC_ClockConfig+0x128>
 8001fda:	4b4f      	ldr	r3, [pc, #316]	; (8002118 <HAL_RCC_ClockConfig+0x260>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	e00f      	b.n	8002000 <HAL_RCC_ClockConfig+0x148>
 8001fe0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001fe4:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fe6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001fe8:	fa93 f3a3 	rbit	r3, r3
 8001fec:	647b      	str	r3, [r7, #68]	; 0x44
 8001fee:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001ff2:	643b      	str	r3, [r7, #64]	; 0x40
 8001ff4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001ff6:	fa93 f3a3 	rbit	r3, r3
 8001ffa:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001ffc:	4b46      	ldr	r3, [pc, #280]	; (8002118 <HAL_RCC_ClockConfig+0x260>)
 8001ffe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002000:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002004:	63ba      	str	r2, [r7, #56]	; 0x38
 8002006:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002008:	fa92 f2a2 	rbit	r2, r2
 800200c:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 800200e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002010:	fab2 f282 	clz	r2, r2
 8002014:	b2d2      	uxtb	r2, r2
 8002016:	f042 0220 	orr.w	r2, r2, #32
 800201a:	b2d2      	uxtb	r2, r2
 800201c:	f002 021f 	and.w	r2, r2, #31
 8002020:	2101      	movs	r1, #1
 8002022:	fa01 f202 	lsl.w	r2, r1, r2
 8002026:	4013      	ands	r3, r2
 8002028:	2b00      	cmp	r3, #0
 800202a:	d13a      	bne.n	80020a2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800202c:	2301      	movs	r3, #1
 800202e:	e0b2      	b.n	8002196 <HAL_RCC_ClockConfig+0x2de>
 8002030:	2302      	movs	r3, #2
 8002032:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002034:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002036:	fa93 f3a3 	rbit	r3, r3
 800203a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800203c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800203e:	fab3 f383 	clz	r3, r3
 8002042:	b2db      	uxtb	r3, r3
 8002044:	095b      	lsrs	r3, r3, #5
 8002046:	b2db      	uxtb	r3, r3
 8002048:	f043 0301 	orr.w	r3, r3, #1
 800204c:	b2db      	uxtb	r3, r3
 800204e:	2b01      	cmp	r3, #1
 8002050:	d102      	bne.n	8002058 <HAL_RCC_ClockConfig+0x1a0>
 8002052:	4b31      	ldr	r3, [pc, #196]	; (8002118 <HAL_RCC_ClockConfig+0x260>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	e00d      	b.n	8002074 <HAL_RCC_ClockConfig+0x1bc>
 8002058:	2302      	movs	r3, #2
 800205a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800205c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800205e:	fa93 f3a3 	rbit	r3, r3
 8002062:	627b      	str	r3, [r7, #36]	; 0x24
 8002064:	2302      	movs	r3, #2
 8002066:	623b      	str	r3, [r7, #32]
 8002068:	6a3b      	ldr	r3, [r7, #32]
 800206a:	fa93 f3a3 	rbit	r3, r3
 800206e:	61fb      	str	r3, [r7, #28]
 8002070:	4b29      	ldr	r3, [pc, #164]	; (8002118 <HAL_RCC_ClockConfig+0x260>)
 8002072:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002074:	2202      	movs	r2, #2
 8002076:	61ba      	str	r2, [r7, #24]
 8002078:	69ba      	ldr	r2, [r7, #24]
 800207a:	fa92 f2a2 	rbit	r2, r2
 800207e:	617a      	str	r2, [r7, #20]
  return result;
 8002080:	697a      	ldr	r2, [r7, #20]
 8002082:	fab2 f282 	clz	r2, r2
 8002086:	b2d2      	uxtb	r2, r2
 8002088:	f042 0220 	orr.w	r2, r2, #32
 800208c:	b2d2      	uxtb	r2, r2
 800208e:	f002 021f 	and.w	r2, r2, #31
 8002092:	2101      	movs	r1, #1
 8002094:	fa01 f202 	lsl.w	r2, r1, r2
 8002098:	4013      	ands	r3, r2
 800209a:	2b00      	cmp	r3, #0
 800209c:	d101      	bne.n	80020a2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800209e:	2301      	movs	r3, #1
 80020a0:	e079      	b.n	8002196 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80020a2:	4b1d      	ldr	r3, [pc, #116]	; (8002118 <HAL_RCC_ClockConfig+0x260>)
 80020a4:	685b      	ldr	r3, [r3, #4]
 80020a6:	f023 0203 	bic.w	r2, r3, #3
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	685b      	ldr	r3, [r3, #4]
 80020ae:	491a      	ldr	r1, [pc, #104]	; (8002118 <HAL_RCC_ClockConfig+0x260>)
 80020b0:	4313      	orrs	r3, r2
 80020b2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80020b4:	f7fe fd28 	bl	8000b08 <HAL_GetTick>
 80020b8:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020ba:	e00a      	b.n	80020d2 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020bc:	f7fe fd24 	bl	8000b08 <HAL_GetTick>
 80020c0:	4602      	mov	r2, r0
 80020c2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80020c4:	1ad3      	subs	r3, r2, r3
 80020c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80020ca:	4293      	cmp	r3, r2
 80020cc:	d901      	bls.n	80020d2 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80020ce:	2303      	movs	r3, #3
 80020d0:	e061      	b.n	8002196 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020d2:	4b11      	ldr	r3, [pc, #68]	; (8002118 <HAL_RCC_ClockConfig+0x260>)
 80020d4:	685b      	ldr	r3, [r3, #4]
 80020d6:	f003 020c 	and.w	r2, r3, #12
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	685b      	ldr	r3, [r3, #4]
 80020de:	009b      	lsls	r3, r3, #2
 80020e0:	429a      	cmp	r2, r3
 80020e2:	d1eb      	bne.n	80020bc <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80020e4:	4b0b      	ldr	r3, [pc, #44]	; (8002114 <HAL_RCC_ClockConfig+0x25c>)
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f003 0307 	and.w	r3, r3, #7
 80020ec:	683a      	ldr	r2, [r7, #0]
 80020ee:	429a      	cmp	r2, r3
 80020f0:	d214      	bcs.n	800211c <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020f2:	4b08      	ldr	r3, [pc, #32]	; (8002114 <HAL_RCC_ClockConfig+0x25c>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f023 0207 	bic.w	r2, r3, #7
 80020fa:	4906      	ldr	r1, [pc, #24]	; (8002114 <HAL_RCC_ClockConfig+0x25c>)
 80020fc:	683b      	ldr	r3, [r7, #0]
 80020fe:	4313      	orrs	r3, r2
 8002100:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002102:	4b04      	ldr	r3, [pc, #16]	; (8002114 <HAL_RCC_ClockConfig+0x25c>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f003 0307 	and.w	r3, r3, #7
 800210a:	683a      	ldr	r2, [r7, #0]
 800210c:	429a      	cmp	r2, r3
 800210e:	d005      	beq.n	800211c <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8002110:	2301      	movs	r3, #1
 8002112:	e040      	b.n	8002196 <HAL_RCC_ClockConfig+0x2de>
 8002114:	40022000 	.word	0x40022000
 8002118:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f003 0304 	and.w	r3, r3, #4
 8002124:	2b00      	cmp	r3, #0
 8002126:	d008      	beq.n	800213a <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002128:	4b1d      	ldr	r3, [pc, #116]	; (80021a0 <HAL_RCC_ClockConfig+0x2e8>)
 800212a:	685b      	ldr	r3, [r3, #4]
 800212c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	68db      	ldr	r3, [r3, #12]
 8002134:	491a      	ldr	r1, [pc, #104]	; (80021a0 <HAL_RCC_ClockConfig+0x2e8>)
 8002136:	4313      	orrs	r3, r2
 8002138:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f003 0308 	and.w	r3, r3, #8
 8002142:	2b00      	cmp	r3, #0
 8002144:	d009      	beq.n	800215a <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002146:	4b16      	ldr	r3, [pc, #88]	; (80021a0 <HAL_RCC_ClockConfig+0x2e8>)
 8002148:	685b      	ldr	r3, [r3, #4]
 800214a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	691b      	ldr	r3, [r3, #16]
 8002152:	00db      	lsls	r3, r3, #3
 8002154:	4912      	ldr	r1, [pc, #72]	; (80021a0 <HAL_RCC_ClockConfig+0x2e8>)
 8002156:	4313      	orrs	r3, r2
 8002158:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800215a:	f000 f829 	bl	80021b0 <HAL_RCC_GetSysClockFreq>
 800215e:	4601      	mov	r1, r0
 8002160:	4b0f      	ldr	r3, [pc, #60]	; (80021a0 <HAL_RCC_ClockConfig+0x2e8>)
 8002162:	685b      	ldr	r3, [r3, #4]
 8002164:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002168:	22f0      	movs	r2, #240	; 0xf0
 800216a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800216c:	693a      	ldr	r2, [r7, #16]
 800216e:	fa92 f2a2 	rbit	r2, r2
 8002172:	60fa      	str	r2, [r7, #12]
  return result;
 8002174:	68fa      	ldr	r2, [r7, #12]
 8002176:	fab2 f282 	clz	r2, r2
 800217a:	b2d2      	uxtb	r2, r2
 800217c:	40d3      	lsrs	r3, r2
 800217e:	4a09      	ldr	r2, [pc, #36]	; (80021a4 <HAL_RCC_ClockConfig+0x2ec>)
 8002180:	5cd3      	ldrb	r3, [r2, r3]
 8002182:	fa21 f303 	lsr.w	r3, r1, r3
 8002186:	4a08      	ldr	r2, [pc, #32]	; (80021a8 <HAL_RCC_ClockConfig+0x2f0>)
 8002188:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800218a:	4b08      	ldr	r3, [pc, #32]	; (80021ac <HAL_RCC_ClockConfig+0x2f4>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	4618      	mov	r0, r3
 8002190:	f7fe fbc4 	bl	800091c <HAL_InitTick>
  
  return HAL_OK;
 8002194:	2300      	movs	r3, #0
}
 8002196:	4618      	mov	r0, r3
 8002198:	3778      	adds	r7, #120	; 0x78
 800219a:	46bd      	mov	sp, r7
 800219c:	bd80      	pop	{r7, pc}
 800219e:	bf00      	nop
 80021a0:	40021000 	.word	0x40021000
 80021a4:	08006574 	.word	0x08006574
 80021a8:	20000000 	.word	0x20000000
 80021ac:	20000004 	.word	0x20000004

080021b0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80021b0:	b480      	push	{r7}
 80021b2:	b08b      	sub	sp, #44	; 0x2c
 80021b4:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80021b6:	2300      	movs	r3, #0
 80021b8:	61fb      	str	r3, [r7, #28]
 80021ba:	2300      	movs	r3, #0
 80021bc:	61bb      	str	r3, [r7, #24]
 80021be:	2300      	movs	r3, #0
 80021c0:	627b      	str	r3, [r7, #36]	; 0x24
 80021c2:	2300      	movs	r3, #0
 80021c4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80021c6:	2300      	movs	r3, #0
 80021c8:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80021ca:	4b2a      	ldr	r3, [pc, #168]	; (8002274 <HAL_RCC_GetSysClockFreq+0xc4>)
 80021cc:	685b      	ldr	r3, [r3, #4]
 80021ce:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80021d0:	69fb      	ldr	r3, [r7, #28]
 80021d2:	f003 030c 	and.w	r3, r3, #12
 80021d6:	2b04      	cmp	r3, #4
 80021d8:	d002      	beq.n	80021e0 <HAL_RCC_GetSysClockFreq+0x30>
 80021da:	2b08      	cmp	r3, #8
 80021dc:	d003      	beq.n	80021e6 <HAL_RCC_GetSysClockFreq+0x36>
 80021de:	e03f      	b.n	8002260 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80021e0:	4b25      	ldr	r3, [pc, #148]	; (8002278 <HAL_RCC_GetSysClockFreq+0xc8>)
 80021e2:	623b      	str	r3, [r7, #32]
      break;
 80021e4:	e03f      	b.n	8002266 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80021e6:	69fb      	ldr	r3, [r7, #28]
 80021e8:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80021ec:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80021f0:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021f2:	68ba      	ldr	r2, [r7, #8]
 80021f4:	fa92 f2a2 	rbit	r2, r2
 80021f8:	607a      	str	r2, [r7, #4]
  return result;
 80021fa:	687a      	ldr	r2, [r7, #4]
 80021fc:	fab2 f282 	clz	r2, r2
 8002200:	b2d2      	uxtb	r2, r2
 8002202:	40d3      	lsrs	r3, r2
 8002204:	4a1d      	ldr	r2, [pc, #116]	; (800227c <HAL_RCC_GetSysClockFreq+0xcc>)
 8002206:	5cd3      	ldrb	r3, [r2, r3]
 8002208:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800220a:	4b1a      	ldr	r3, [pc, #104]	; (8002274 <HAL_RCC_GetSysClockFreq+0xc4>)
 800220c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800220e:	f003 030f 	and.w	r3, r3, #15
 8002212:	220f      	movs	r2, #15
 8002214:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002216:	693a      	ldr	r2, [r7, #16]
 8002218:	fa92 f2a2 	rbit	r2, r2
 800221c:	60fa      	str	r2, [r7, #12]
  return result;
 800221e:	68fa      	ldr	r2, [r7, #12]
 8002220:	fab2 f282 	clz	r2, r2
 8002224:	b2d2      	uxtb	r2, r2
 8002226:	40d3      	lsrs	r3, r2
 8002228:	4a15      	ldr	r2, [pc, #84]	; (8002280 <HAL_RCC_GetSysClockFreq+0xd0>)
 800222a:	5cd3      	ldrb	r3, [r2, r3]
 800222c:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 800222e:	69fb      	ldr	r3, [r7, #28]
 8002230:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002234:	2b00      	cmp	r3, #0
 8002236:	d008      	beq.n	800224a <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002238:	4a0f      	ldr	r2, [pc, #60]	; (8002278 <HAL_RCC_GetSysClockFreq+0xc8>)
 800223a:	69bb      	ldr	r3, [r7, #24]
 800223c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002240:	697b      	ldr	r3, [r7, #20]
 8002242:	fb02 f303 	mul.w	r3, r2, r3
 8002246:	627b      	str	r3, [r7, #36]	; 0x24
 8002248:	e007      	b.n	800225a <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800224a:	4a0b      	ldr	r2, [pc, #44]	; (8002278 <HAL_RCC_GetSysClockFreq+0xc8>)
 800224c:	69bb      	ldr	r3, [r7, #24]
 800224e:	fbb2 f2f3 	udiv	r2, r2, r3
 8002252:	697b      	ldr	r3, [r7, #20]
 8002254:	fb02 f303 	mul.w	r3, r2, r3
 8002258:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800225a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800225c:	623b      	str	r3, [r7, #32]
      break;
 800225e:	e002      	b.n	8002266 <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002260:	4b05      	ldr	r3, [pc, #20]	; (8002278 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002262:	623b      	str	r3, [r7, #32]
      break;
 8002264:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002266:	6a3b      	ldr	r3, [r7, #32]
}
 8002268:	4618      	mov	r0, r3
 800226a:	372c      	adds	r7, #44	; 0x2c
 800226c:	46bd      	mov	sp, r7
 800226e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002272:	4770      	bx	lr
 8002274:	40021000 	.word	0x40021000
 8002278:	007a1200 	.word	0x007a1200
 800227c:	0800658c 	.word	0x0800658c
 8002280:	0800659c 	.word	0x0800659c

08002284 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002284:	b480      	push	{r7}
 8002286:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002288:	4b03      	ldr	r3, [pc, #12]	; (8002298 <HAL_RCC_GetHCLKFreq+0x14>)
 800228a:	681b      	ldr	r3, [r3, #0]
}
 800228c:	4618      	mov	r0, r3
 800228e:	46bd      	mov	sp, r7
 8002290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002294:	4770      	bx	lr
 8002296:	bf00      	nop
 8002298:	20000000 	.word	0x20000000

0800229c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b082      	sub	sp, #8
 80022a0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80022a2:	f7ff ffef 	bl	8002284 <HAL_RCC_GetHCLKFreq>
 80022a6:	4601      	mov	r1, r0
 80022a8:	4b0b      	ldr	r3, [pc, #44]	; (80022d8 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80022aa:	685b      	ldr	r3, [r3, #4]
 80022ac:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80022b0:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80022b4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022b6:	687a      	ldr	r2, [r7, #4]
 80022b8:	fa92 f2a2 	rbit	r2, r2
 80022bc:	603a      	str	r2, [r7, #0]
  return result;
 80022be:	683a      	ldr	r2, [r7, #0]
 80022c0:	fab2 f282 	clz	r2, r2
 80022c4:	b2d2      	uxtb	r2, r2
 80022c6:	40d3      	lsrs	r3, r2
 80022c8:	4a04      	ldr	r2, [pc, #16]	; (80022dc <HAL_RCC_GetPCLK1Freq+0x40>)
 80022ca:	5cd3      	ldrb	r3, [r2, r3]
 80022cc:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80022d0:	4618      	mov	r0, r3
 80022d2:	3708      	adds	r7, #8
 80022d4:	46bd      	mov	sp, r7
 80022d6:	bd80      	pop	{r7, pc}
 80022d8:	40021000 	.word	0x40021000
 80022dc:	08006584 	.word	0x08006584

080022e0 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80022e0:	b480      	push	{r7}
 80022e2:	b083      	sub	sp, #12
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
 80022e8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	220f      	movs	r2, #15
 80022ee:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80022f0:	4b12      	ldr	r3, [pc, #72]	; (800233c <HAL_RCC_GetClockConfig+0x5c>)
 80022f2:	685b      	ldr	r3, [r3, #4]
 80022f4:	f003 0203 	and.w	r2, r3, #3
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 80022fc:	4b0f      	ldr	r3, [pc, #60]	; (800233c <HAL_RCC_GetClockConfig+0x5c>)
 80022fe:	685b      	ldr	r3, [r3, #4]
 8002300:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 8002308:	4b0c      	ldr	r3, [pc, #48]	; (800233c <HAL_RCC_GetClockConfig+0x5c>)
 800230a:	685b      	ldr	r3, [r3, #4]
 800230c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	60da      	str	r2, [r3, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002314:	4b09      	ldr	r3, [pc, #36]	; (800233c <HAL_RCC_GetClockConfig+0x5c>)
 8002316:	685b      	ldr	r3, [r3, #4]
 8002318:	08db      	lsrs	r3, r3, #3
 800231a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	611a      	str	r2, [r3, #16]
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 8002322:	4b07      	ldr	r3, [pc, #28]	; (8002340 <HAL_RCC_GetClockConfig+0x60>)
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f003 0207 	and.w	r2, r3, #7
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	601a      	str	r2, [r3, #0]
}
 800232e:	bf00      	nop
 8002330:	370c      	adds	r7, #12
 8002332:	46bd      	mov	sp, r7
 8002334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002338:	4770      	bx	lr
 800233a:	bf00      	nop
 800233c:	40021000 	.word	0x40021000
 8002340:	40022000 	.word	0x40022000

08002344 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b092      	sub	sp, #72	; 0x48
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800234c:	2300      	movs	r3, #0
 800234e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8002350:	2300      	movs	r3, #0
 8002352:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8002354:	2300      	movs	r3, #0
 8002356:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002362:	2b00      	cmp	r3, #0
 8002364:	f000 80d4 	beq.w	8002510 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002368:	4b4e      	ldr	r3, [pc, #312]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800236a:	69db      	ldr	r3, [r3, #28]
 800236c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002370:	2b00      	cmp	r3, #0
 8002372:	d10e      	bne.n	8002392 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002374:	4b4b      	ldr	r3, [pc, #300]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002376:	69db      	ldr	r3, [r3, #28]
 8002378:	4a4a      	ldr	r2, [pc, #296]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800237a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800237e:	61d3      	str	r3, [r2, #28]
 8002380:	4b48      	ldr	r3, [pc, #288]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002382:	69db      	ldr	r3, [r3, #28]
 8002384:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002388:	60bb      	str	r3, [r7, #8]
 800238a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800238c:	2301      	movs	r3, #1
 800238e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002392:	4b45      	ldr	r3, [pc, #276]	; (80024a8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800239a:	2b00      	cmp	r3, #0
 800239c:	d118      	bne.n	80023d0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800239e:	4b42      	ldr	r3, [pc, #264]	; (80024a8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	4a41      	ldr	r2, [pc, #260]	; (80024a8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80023a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023a8:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80023aa:	f7fe fbad 	bl	8000b08 <HAL_GetTick>
 80023ae:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023b0:	e008      	b.n	80023c4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80023b2:	f7fe fba9 	bl	8000b08 <HAL_GetTick>
 80023b6:	4602      	mov	r2, r0
 80023b8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80023ba:	1ad3      	subs	r3, r2, r3
 80023bc:	2b64      	cmp	r3, #100	; 0x64
 80023be:	d901      	bls.n	80023c4 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80023c0:	2303      	movs	r3, #3
 80023c2:	e1d6      	b.n	8002772 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80023c4:	4b38      	ldr	r3, [pc, #224]	; (80024a8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d0f0      	beq.n	80023b2 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80023d0:	4b34      	ldr	r3, [pc, #208]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80023d2:	6a1b      	ldr	r3, [r3, #32]
 80023d4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80023d8:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80023da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80023dc:	2b00      	cmp	r3, #0
 80023de:	f000 8084 	beq.w	80024ea <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	685b      	ldr	r3, [r3, #4]
 80023e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80023ea:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80023ec:	429a      	cmp	r2, r3
 80023ee:	d07c      	beq.n	80024ea <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80023f0:	4b2c      	ldr	r3, [pc, #176]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80023f2:	6a1b      	ldr	r3, [r3, #32]
 80023f4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80023f8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80023fa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80023fe:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002400:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002402:	fa93 f3a3 	rbit	r3, r3
 8002406:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002408:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800240a:	fab3 f383 	clz	r3, r3
 800240e:	b2db      	uxtb	r3, r3
 8002410:	461a      	mov	r2, r3
 8002412:	4b26      	ldr	r3, [pc, #152]	; (80024ac <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002414:	4413      	add	r3, r2
 8002416:	009b      	lsls	r3, r3, #2
 8002418:	461a      	mov	r2, r3
 800241a:	2301      	movs	r3, #1
 800241c:	6013      	str	r3, [r2, #0]
 800241e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002422:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002424:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002426:	fa93 f3a3 	rbit	r3, r3
 800242a:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 800242c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 800242e:	fab3 f383 	clz	r3, r3
 8002432:	b2db      	uxtb	r3, r3
 8002434:	461a      	mov	r2, r3
 8002436:	4b1d      	ldr	r3, [pc, #116]	; (80024ac <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002438:	4413      	add	r3, r2
 800243a:	009b      	lsls	r3, r3, #2
 800243c:	461a      	mov	r2, r3
 800243e:	2300      	movs	r3, #0
 8002440:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002442:	4a18      	ldr	r2, [pc, #96]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002444:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002446:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002448:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800244a:	f003 0301 	and.w	r3, r3, #1
 800244e:	2b00      	cmp	r3, #0
 8002450:	d04b      	beq.n	80024ea <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002452:	f7fe fb59 	bl	8000b08 <HAL_GetTick>
 8002456:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002458:	e00a      	b.n	8002470 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800245a:	f7fe fb55 	bl	8000b08 <HAL_GetTick>
 800245e:	4602      	mov	r2, r0
 8002460:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002462:	1ad3      	subs	r3, r2, r3
 8002464:	f241 3288 	movw	r2, #5000	; 0x1388
 8002468:	4293      	cmp	r3, r2
 800246a:	d901      	bls.n	8002470 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 800246c:	2303      	movs	r3, #3
 800246e:	e180      	b.n	8002772 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8002470:	2302      	movs	r3, #2
 8002472:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002474:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002476:	fa93 f3a3 	rbit	r3, r3
 800247a:	627b      	str	r3, [r7, #36]	; 0x24
 800247c:	2302      	movs	r3, #2
 800247e:	623b      	str	r3, [r7, #32]
 8002480:	6a3b      	ldr	r3, [r7, #32]
 8002482:	fa93 f3a3 	rbit	r3, r3
 8002486:	61fb      	str	r3, [r7, #28]
  return result;
 8002488:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800248a:	fab3 f383 	clz	r3, r3
 800248e:	b2db      	uxtb	r3, r3
 8002490:	095b      	lsrs	r3, r3, #5
 8002492:	b2db      	uxtb	r3, r3
 8002494:	f043 0302 	orr.w	r3, r3, #2
 8002498:	b2db      	uxtb	r3, r3
 800249a:	2b02      	cmp	r3, #2
 800249c:	d108      	bne.n	80024b0 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800249e:	4b01      	ldr	r3, [pc, #4]	; (80024a4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80024a0:	6a1b      	ldr	r3, [r3, #32]
 80024a2:	e00d      	b.n	80024c0 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 80024a4:	40021000 	.word	0x40021000
 80024a8:	40007000 	.word	0x40007000
 80024ac:	10908100 	.word	0x10908100
 80024b0:	2302      	movs	r3, #2
 80024b2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024b4:	69bb      	ldr	r3, [r7, #24]
 80024b6:	fa93 f3a3 	rbit	r3, r3
 80024ba:	617b      	str	r3, [r7, #20]
 80024bc:	4ba0      	ldr	r3, [pc, #640]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80024be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024c0:	2202      	movs	r2, #2
 80024c2:	613a      	str	r2, [r7, #16]
 80024c4:	693a      	ldr	r2, [r7, #16]
 80024c6:	fa92 f2a2 	rbit	r2, r2
 80024ca:	60fa      	str	r2, [r7, #12]
  return result;
 80024cc:	68fa      	ldr	r2, [r7, #12]
 80024ce:	fab2 f282 	clz	r2, r2
 80024d2:	b2d2      	uxtb	r2, r2
 80024d4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80024d8:	b2d2      	uxtb	r2, r2
 80024da:	f002 021f 	and.w	r2, r2, #31
 80024de:	2101      	movs	r1, #1
 80024e0:	fa01 f202 	lsl.w	r2, r1, r2
 80024e4:	4013      	ands	r3, r2
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d0b7      	beq.n	800245a <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80024ea:	4b95      	ldr	r3, [pc, #596]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80024ec:	6a1b      	ldr	r3, [r3, #32]
 80024ee:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	685b      	ldr	r3, [r3, #4]
 80024f6:	4992      	ldr	r1, [pc, #584]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80024f8:	4313      	orrs	r3, r2
 80024fa:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80024fc:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002500:	2b01      	cmp	r3, #1
 8002502:	d105      	bne.n	8002510 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002504:	4b8e      	ldr	r3, [pc, #568]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002506:	69db      	ldr	r3, [r3, #28]
 8002508:	4a8d      	ldr	r2, [pc, #564]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800250a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800250e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f003 0301 	and.w	r3, r3, #1
 8002518:	2b00      	cmp	r3, #0
 800251a:	d008      	beq.n	800252e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800251c:	4b88      	ldr	r3, [pc, #544]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800251e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002520:	f023 0203 	bic.w	r2, r3, #3
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	689b      	ldr	r3, [r3, #8]
 8002528:	4985      	ldr	r1, [pc, #532]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800252a:	4313      	orrs	r3, r2
 800252c:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f003 0302 	and.w	r3, r3, #2
 8002536:	2b00      	cmp	r3, #0
 8002538:	d008      	beq.n	800254c <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800253a:	4b81      	ldr	r3, [pc, #516]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800253c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800253e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	68db      	ldr	r3, [r3, #12]
 8002546:	497e      	ldr	r1, [pc, #504]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002548:	4313      	orrs	r3, r2
 800254a:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f003 0304 	and.w	r3, r3, #4
 8002554:	2b00      	cmp	r3, #0
 8002556:	d008      	beq.n	800256a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002558:	4b79      	ldr	r3, [pc, #484]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800255a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800255c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	691b      	ldr	r3, [r3, #16]
 8002564:	4976      	ldr	r1, [pc, #472]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002566:	4313      	orrs	r3, r2
 8002568:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f003 0320 	and.w	r3, r3, #32
 8002572:	2b00      	cmp	r3, #0
 8002574:	d008      	beq.n	8002588 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002576:	4b72      	ldr	r3, [pc, #456]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800257a:	f023 0210 	bic.w	r2, r3, #16
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	69db      	ldr	r3, [r3, #28]
 8002582:	496f      	ldr	r1, [pc, #444]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002584:	4313      	orrs	r3, r2
 8002586:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002590:	2b00      	cmp	r3, #0
 8002592:	d008      	beq.n	80025a6 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8002594:	4b6a      	ldr	r3, [pc, #424]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002596:	685b      	ldr	r3, [r3, #4]
 8002598:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025a0:	4967      	ldr	r1, [pc, #412]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80025a2:	4313      	orrs	r3, r2
 80025a4:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d008      	beq.n	80025c4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80025b2:	4b63      	ldr	r3, [pc, #396]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80025b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025b6:	f023 0220 	bic.w	r2, r3, #32
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	6a1b      	ldr	r3, [r3, #32]
 80025be:	4960      	ldr	r1, [pc, #384]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80025c0:	4313      	orrs	r3, r2
 80025c2:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d008      	beq.n	80025e2 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80025d0:	4b5b      	ldr	r3, [pc, #364]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80025d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025d4:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025dc:	4958      	ldr	r1, [pc, #352]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80025de:	4313      	orrs	r3, r2
 80025e0:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f003 0308 	and.w	r3, r3, #8
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d008      	beq.n	8002600 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80025ee:	4b54      	ldr	r3, [pc, #336]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80025f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025f2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	695b      	ldr	r3, [r3, #20]
 80025fa:	4951      	ldr	r1, [pc, #324]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80025fc:	4313      	orrs	r3, r2
 80025fe:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f003 0310 	and.w	r3, r3, #16
 8002608:	2b00      	cmp	r3, #0
 800260a:	d008      	beq.n	800261e <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800260c:	4b4c      	ldr	r3, [pc, #304]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800260e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002610:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	699b      	ldr	r3, [r3, #24]
 8002618:	4949      	ldr	r1, [pc, #292]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800261a:	4313      	orrs	r3, r2
 800261c:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002626:	2b00      	cmp	r3, #0
 8002628:	d008      	beq.n	800263c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800262a:	4b45      	ldr	r3, [pc, #276]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800262c:	685b      	ldr	r3, [r3, #4]
 800262e:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002636:	4942      	ldr	r1, [pc, #264]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002638:	4313      	orrs	r3, r2
 800263a:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002644:	2b00      	cmp	r3, #0
 8002646:	d008      	beq.n	800265a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002648:	4b3d      	ldr	r3, [pc, #244]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800264a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800264c:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002654:	493a      	ldr	r1, [pc, #232]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002656:	4313      	orrs	r3, r2
 8002658:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002662:	2b00      	cmp	r3, #0
 8002664:	d008      	beq.n	8002678 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8002666:	4b36      	ldr	r3, [pc, #216]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002668:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800266a:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002672:	4933      	ldr	r1, [pc, #204]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002674:	4313      	orrs	r3, r2
 8002676:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002680:	2b00      	cmp	r3, #0
 8002682:	d008      	beq.n	8002696 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002684:	4b2e      	ldr	r3, [pc, #184]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002686:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002688:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002690:	492b      	ldr	r1, [pc, #172]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002692:	4313      	orrs	r3, r2
 8002694:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d008      	beq.n	80026b4 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 80026a2:	4b27      	ldr	r3, [pc, #156]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80026a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026a6:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ae:	4924      	ldr	r1, [pc, #144]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80026b0:	4313      	orrs	r3, r2
 80026b2:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d008      	beq.n	80026d2 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 80026c0:	4b1f      	ldr	r3, [pc, #124]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80026c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026c4:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026cc:	491c      	ldr	r1, [pc, #112]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80026ce:	4313      	orrs	r3, r2
 80026d0:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d008      	beq.n	80026f0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 80026de:	4b18      	ldr	r3, [pc, #96]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80026e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026e2:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026ea:	4915      	ldr	r1, [pc, #84]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80026ec:	4313      	orrs	r3, r2
 80026ee:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d008      	beq.n	800270e <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80026fc:	4b10      	ldr	r3, [pc, #64]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 80026fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002700:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002708:	490d      	ldr	r1, [pc, #52]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800270a:	4313      	orrs	r3, r2
 800270c:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002716:	2b00      	cmp	r3, #0
 8002718:	d008      	beq.n	800272c <HAL_RCCEx_PeriphCLKConfig+0x3e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 800271a:	4b09      	ldr	r3, [pc, #36]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800271c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800271e:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002726:	4906      	ldr	r1, [pc, #24]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8002728:	4313      	orrs	r3, r2
 800272a:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002734:	2b00      	cmp	r3, #0
 8002736:	d00c      	beq.n	8002752 <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8002738:	4b01      	ldr	r3, [pc, #4]	; (8002740 <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 800273a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800273c:	e002      	b.n	8002744 <HAL_RCCEx_PeriphCLKConfig+0x400>
 800273e:	bf00      	nop
 8002740:	40021000 	.word	0x40021000
 8002744:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800274c:	490b      	ldr	r1, [pc, #44]	; (800277c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800274e:	4313      	orrs	r3, r2
 8002750:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800275a:	2b00      	cmp	r3, #0
 800275c:	d008      	beq.n	8002770 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 800275e:	4b07      	ldr	r3, [pc, #28]	; (800277c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8002760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002762:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800276a:	4904      	ldr	r1, [pc, #16]	; (800277c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800276c:	4313      	orrs	r3, r2
 800276e:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8002770:	2300      	movs	r3, #0
}
 8002772:	4618      	mov	r0, r3
 8002774:	3748      	adds	r7, #72	; 0x48
 8002776:	46bd      	mov	sp, r7
 8002778:	bd80      	pop	{r7, pc}
 800277a:	bf00      	nop
 800277c:	40021000 	.word	0x40021000

08002780 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b082      	sub	sp, #8
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d101      	bne.n	8002792 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800278e:	2301      	movs	r3, #1
 8002790:	e049      	b.n	8002826 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002798:	b2db      	uxtb	r3, r3
 800279a:	2b00      	cmp	r3, #0
 800279c:	d106      	bne.n	80027ac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	2200      	movs	r2, #0
 80027a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80027a6:	6878      	ldr	r0, [r7, #4]
 80027a8:	f7fe f862 	bl	8000870 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	2202      	movs	r2, #2
 80027b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681a      	ldr	r2, [r3, #0]
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	3304      	adds	r3, #4
 80027bc:	4619      	mov	r1, r3
 80027be:	4610      	mov	r0, r2
 80027c0:	f000 fdc2 	bl	8003348 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	2201      	movs	r2, #1
 80027c8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	2201      	movs	r2, #1
 80027d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	2201      	movs	r2, #1
 80027d8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2201      	movs	r2, #1
 80027e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	2201      	movs	r2, #1
 80027e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2201      	movs	r2, #1
 80027f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	2201      	movs	r2, #1
 80027f8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	2201      	movs	r2, #1
 8002800:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	2201      	movs	r2, #1
 8002808:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2201      	movs	r2, #1
 8002810:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2201      	movs	r2, #1
 8002818:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	2201      	movs	r2, #1
 8002820:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002824:	2300      	movs	r3, #0
}
 8002826:	4618      	mov	r0, r3
 8002828:	3708      	adds	r7, #8
 800282a:	46bd      	mov	sp, r7
 800282c:	bd80      	pop	{r7, pc}
	...

08002830 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002830:	b480      	push	{r7}
 8002832:	b085      	sub	sp, #20
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800283e:	b2db      	uxtb	r3, r3
 8002840:	2b01      	cmp	r3, #1
 8002842:	d001      	beq.n	8002848 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002844:	2301      	movs	r3, #1
 8002846:	e04f      	b.n	80028e8 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	2202      	movs	r2, #2
 800284c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	68da      	ldr	r2, [r3, #12]
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f042 0201 	orr.w	r2, r2, #1
 800285e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	4a23      	ldr	r2, [pc, #140]	; (80028f4 <HAL_TIM_Base_Start_IT+0xc4>)
 8002866:	4293      	cmp	r3, r2
 8002868:	d01d      	beq.n	80028a6 <HAL_TIM_Base_Start_IT+0x76>
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002872:	d018      	beq.n	80028a6 <HAL_TIM_Base_Start_IT+0x76>
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	4a1f      	ldr	r2, [pc, #124]	; (80028f8 <HAL_TIM_Base_Start_IT+0xc8>)
 800287a:	4293      	cmp	r3, r2
 800287c:	d013      	beq.n	80028a6 <HAL_TIM_Base_Start_IT+0x76>
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	4a1e      	ldr	r2, [pc, #120]	; (80028fc <HAL_TIM_Base_Start_IT+0xcc>)
 8002884:	4293      	cmp	r3, r2
 8002886:	d00e      	beq.n	80028a6 <HAL_TIM_Base_Start_IT+0x76>
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	4a1c      	ldr	r2, [pc, #112]	; (8002900 <HAL_TIM_Base_Start_IT+0xd0>)
 800288e:	4293      	cmp	r3, r2
 8002890:	d009      	beq.n	80028a6 <HAL_TIM_Base_Start_IT+0x76>
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	4a1b      	ldr	r2, [pc, #108]	; (8002904 <HAL_TIM_Base_Start_IT+0xd4>)
 8002898:	4293      	cmp	r3, r2
 800289a:	d004      	beq.n	80028a6 <HAL_TIM_Base_Start_IT+0x76>
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	4a19      	ldr	r2, [pc, #100]	; (8002908 <HAL_TIM_Base_Start_IT+0xd8>)
 80028a2:	4293      	cmp	r3, r2
 80028a4:	d115      	bne.n	80028d2 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	689a      	ldr	r2, [r3, #8]
 80028ac:	4b17      	ldr	r3, [pc, #92]	; (800290c <HAL_TIM_Base_Start_IT+0xdc>)
 80028ae:	4013      	ands	r3, r2
 80028b0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	2b06      	cmp	r3, #6
 80028b6:	d015      	beq.n	80028e4 <HAL_TIM_Base_Start_IT+0xb4>
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80028be:	d011      	beq.n	80028e4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	681a      	ldr	r2, [r3, #0]
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f042 0201 	orr.w	r2, r2, #1
 80028ce:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80028d0:	e008      	b.n	80028e4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	681a      	ldr	r2, [r3, #0]
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f042 0201 	orr.w	r2, r2, #1
 80028e0:	601a      	str	r2, [r3, #0]
 80028e2:	e000      	b.n	80028e6 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80028e4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80028e6:	2300      	movs	r3, #0
}
 80028e8:	4618      	mov	r0, r3
 80028ea:	3714      	adds	r7, #20
 80028ec:	46bd      	mov	sp, r7
 80028ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f2:	4770      	bx	lr
 80028f4:	40012c00 	.word	0x40012c00
 80028f8:	40000400 	.word	0x40000400
 80028fc:	40000800 	.word	0x40000800
 8002900:	40013400 	.word	0x40013400
 8002904:	40014000 	.word	0x40014000
 8002908:	40015000 	.word	0x40015000
 800290c:	00010007 	.word	0x00010007

08002910 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b082      	sub	sp, #8
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	2b00      	cmp	r3, #0
 800291c:	d101      	bne.n	8002922 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800291e:	2301      	movs	r3, #1
 8002920:	e049      	b.n	80029b6 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002928:	b2db      	uxtb	r3, r3
 800292a:	2b00      	cmp	r3, #0
 800292c:	d106      	bne.n	800293c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	2200      	movs	r2, #0
 8002932:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002936:	6878      	ldr	r0, [r7, #4]
 8002938:	f000 f841 	bl	80029be <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2202      	movs	r2, #2
 8002940:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681a      	ldr	r2, [r3, #0]
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	3304      	adds	r3, #4
 800294c:	4619      	mov	r1, r3
 800294e:	4610      	mov	r0, r2
 8002950:	f000 fcfa 	bl	8003348 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	2201      	movs	r2, #1
 8002958:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	2201      	movs	r2, #1
 8002960:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2201      	movs	r2, #1
 8002968:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2201      	movs	r2, #1
 8002970:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	2201      	movs	r2, #1
 8002978:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2201      	movs	r2, #1
 8002980:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2201      	movs	r2, #1
 8002988:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	2201      	movs	r2, #1
 8002990:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	2201      	movs	r2, #1
 8002998:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	2201      	movs	r2, #1
 80029a0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	2201      	movs	r2, #1
 80029a8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2201      	movs	r2, #1
 80029b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80029b4:	2300      	movs	r3, #0
}
 80029b6:	4618      	mov	r0, r3
 80029b8:	3708      	adds	r7, #8
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bd80      	pop	{r7, pc}

080029be <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80029be:	b480      	push	{r7}
 80029c0:	b083      	sub	sp, #12
 80029c2:	af00      	add	r7, sp, #0
 80029c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80029c6:	bf00      	nop
 80029c8:	370c      	adds	r7, #12
 80029ca:	46bd      	mov	sp, r7
 80029cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d0:	4770      	bx	lr
	...

080029d4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b084      	sub	sp, #16
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
 80029dc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d109      	bne.n	80029f8 <HAL_TIM_PWM_Start+0x24>
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80029ea:	b2db      	uxtb	r3, r3
 80029ec:	2b01      	cmp	r3, #1
 80029ee:	bf14      	ite	ne
 80029f0:	2301      	movne	r3, #1
 80029f2:	2300      	moveq	r3, #0
 80029f4:	b2db      	uxtb	r3, r3
 80029f6:	e03c      	b.n	8002a72 <HAL_TIM_PWM_Start+0x9e>
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	2b04      	cmp	r3, #4
 80029fc:	d109      	bne.n	8002a12 <HAL_TIM_PWM_Start+0x3e>
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002a04:	b2db      	uxtb	r3, r3
 8002a06:	2b01      	cmp	r3, #1
 8002a08:	bf14      	ite	ne
 8002a0a:	2301      	movne	r3, #1
 8002a0c:	2300      	moveq	r3, #0
 8002a0e:	b2db      	uxtb	r3, r3
 8002a10:	e02f      	b.n	8002a72 <HAL_TIM_PWM_Start+0x9e>
 8002a12:	683b      	ldr	r3, [r7, #0]
 8002a14:	2b08      	cmp	r3, #8
 8002a16:	d109      	bne.n	8002a2c <HAL_TIM_PWM_Start+0x58>
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002a1e:	b2db      	uxtb	r3, r3
 8002a20:	2b01      	cmp	r3, #1
 8002a22:	bf14      	ite	ne
 8002a24:	2301      	movne	r3, #1
 8002a26:	2300      	moveq	r3, #0
 8002a28:	b2db      	uxtb	r3, r3
 8002a2a:	e022      	b.n	8002a72 <HAL_TIM_PWM_Start+0x9e>
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	2b0c      	cmp	r3, #12
 8002a30:	d109      	bne.n	8002a46 <HAL_TIM_PWM_Start+0x72>
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002a38:	b2db      	uxtb	r3, r3
 8002a3a:	2b01      	cmp	r3, #1
 8002a3c:	bf14      	ite	ne
 8002a3e:	2301      	movne	r3, #1
 8002a40:	2300      	moveq	r3, #0
 8002a42:	b2db      	uxtb	r3, r3
 8002a44:	e015      	b.n	8002a72 <HAL_TIM_PWM_Start+0x9e>
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	2b10      	cmp	r3, #16
 8002a4a:	d109      	bne.n	8002a60 <HAL_TIM_PWM_Start+0x8c>
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002a52:	b2db      	uxtb	r3, r3
 8002a54:	2b01      	cmp	r3, #1
 8002a56:	bf14      	ite	ne
 8002a58:	2301      	movne	r3, #1
 8002a5a:	2300      	moveq	r3, #0
 8002a5c:	b2db      	uxtb	r3, r3
 8002a5e:	e008      	b.n	8002a72 <HAL_TIM_PWM_Start+0x9e>
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8002a66:	b2db      	uxtb	r3, r3
 8002a68:	2b01      	cmp	r3, #1
 8002a6a:	bf14      	ite	ne
 8002a6c:	2301      	movne	r3, #1
 8002a6e:	2300      	moveq	r3, #0
 8002a70:	b2db      	uxtb	r3, r3
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d001      	beq.n	8002a7a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8002a76:	2301      	movs	r3, #1
 8002a78:	e0a1      	b.n	8002bbe <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002a7a:	683b      	ldr	r3, [r7, #0]
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d104      	bne.n	8002a8a <HAL_TIM_PWM_Start+0xb6>
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2202      	movs	r2, #2
 8002a84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002a88:	e023      	b.n	8002ad2 <HAL_TIM_PWM_Start+0xfe>
 8002a8a:	683b      	ldr	r3, [r7, #0]
 8002a8c:	2b04      	cmp	r3, #4
 8002a8e:	d104      	bne.n	8002a9a <HAL_TIM_PWM_Start+0xc6>
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2202      	movs	r2, #2
 8002a94:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002a98:	e01b      	b.n	8002ad2 <HAL_TIM_PWM_Start+0xfe>
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	2b08      	cmp	r3, #8
 8002a9e:	d104      	bne.n	8002aaa <HAL_TIM_PWM_Start+0xd6>
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2202      	movs	r2, #2
 8002aa4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002aa8:	e013      	b.n	8002ad2 <HAL_TIM_PWM_Start+0xfe>
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	2b0c      	cmp	r3, #12
 8002aae:	d104      	bne.n	8002aba <HAL_TIM_PWM_Start+0xe6>
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	2202      	movs	r2, #2
 8002ab4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002ab8:	e00b      	b.n	8002ad2 <HAL_TIM_PWM_Start+0xfe>
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	2b10      	cmp	r3, #16
 8002abe:	d104      	bne.n	8002aca <HAL_TIM_PWM_Start+0xf6>
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2202      	movs	r2, #2
 8002ac4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002ac8:	e003      	b.n	8002ad2 <HAL_TIM_PWM_Start+0xfe>
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	2202      	movs	r2, #2
 8002ace:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	2201      	movs	r2, #1
 8002ad8:	6839      	ldr	r1, [r7, #0]
 8002ada:	4618      	mov	r0, r3
 8002adc:	f001 f872 	bl	8003bc4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	4a38      	ldr	r2, [pc, #224]	; (8002bc8 <HAL_TIM_PWM_Start+0x1f4>)
 8002ae6:	4293      	cmp	r3, r2
 8002ae8:	d018      	beq.n	8002b1c <HAL_TIM_PWM_Start+0x148>
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	4a37      	ldr	r2, [pc, #220]	; (8002bcc <HAL_TIM_PWM_Start+0x1f8>)
 8002af0:	4293      	cmp	r3, r2
 8002af2:	d013      	beq.n	8002b1c <HAL_TIM_PWM_Start+0x148>
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	4a35      	ldr	r2, [pc, #212]	; (8002bd0 <HAL_TIM_PWM_Start+0x1fc>)
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d00e      	beq.n	8002b1c <HAL_TIM_PWM_Start+0x148>
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	4a34      	ldr	r2, [pc, #208]	; (8002bd4 <HAL_TIM_PWM_Start+0x200>)
 8002b04:	4293      	cmp	r3, r2
 8002b06:	d009      	beq.n	8002b1c <HAL_TIM_PWM_Start+0x148>
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	4a32      	ldr	r2, [pc, #200]	; (8002bd8 <HAL_TIM_PWM_Start+0x204>)
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d004      	beq.n	8002b1c <HAL_TIM_PWM_Start+0x148>
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	4a31      	ldr	r2, [pc, #196]	; (8002bdc <HAL_TIM_PWM_Start+0x208>)
 8002b18:	4293      	cmp	r3, r2
 8002b1a:	d101      	bne.n	8002b20 <HAL_TIM_PWM_Start+0x14c>
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	e000      	b.n	8002b22 <HAL_TIM_PWM_Start+0x14e>
 8002b20:	2300      	movs	r3, #0
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d007      	beq.n	8002b36 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002b34:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	4a23      	ldr	r2, [pc, #140]	; (8002bc8 <HAL_TIM_PWM_Start+0x1f4>)
 8002b3c:	4293      	cmp	r3, r2
 8002b3e:	d01d      	beq.n	8002b7c <HAL_TIM_PWM_Start+0x1a8>
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b48:	d018      	beq.n	8002b7c <HAL_TIM_PWM_Start+0x1a8>
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	4a24      	ldr	r2, [pc, #144]	; (8002be0 <HAL_TIM_PWM_Start+0x20c>)
 8002b50:	4293      	cmp	r3, r2
 8002b52:	d013      	beq.n	8002b7c <HAL_TIM_PWM_Start+0x1a8>
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	4a22      	ldr	r2, [pc, #136]	; (8002be4 <HAL_TIM_PWM_Start+0x210>)
 8002b5a:	4293      	cmp	r3, r2
 8002b5c:	d00e      	beq.n	8002b7c <HAL_TIM_PWM_Start+0x1a8>
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	4a1a      	ldr	r2, [pc, #104]	; (8002bcc <HAL_TIM_PWM_Start+0x1f8>)
 8002b64:	4293      	cmp	r3, r2
 8002b66:	d009      	beq.n	8002b7c <HAL_TIM_PWM_Start+0x1a8>
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	4a18      	ldr	r2, [pc, #96]	; (8002bd0 <HAL_TIM_PWM_Start+0x1fc>)
 8002b6e:	4293      	cmp	r3, r2
 8002b70:	d004      	beq.n	8002b7c <HAL_TIM_PWM_Start+0x1a8>
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	4a19      	ldr	r2, [pc, #100]	; (8002bdc <HAL_TIM_PWM_Start+0x208>)
 8002b78:	4293      	cmp	r3, r2
 8002b7a:	d115      	bne.n	8002ba8 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	689a      	ldr	r2, [r3, #8]
 8002b82:	4b19      	ldr	r3, [pc, #100]	; (8002be8 <HAL_TIM_PWM_Start+0x214>)
 8002b84:	4013      	ands	r3, r2
 8002b86:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	2b06      	cmp	r3, #6
 8002b8c:	d015      	beq.n	8002bba <HAL_TIM_PWM_Start+0x1e6>
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b94:	d011      	beq.n	8002bba <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	681a      	ldr	r2, [r3, #0]
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f042 0201 	orr.w	r2, r2, #1
 8002ba4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ba6:	e008      	b.n	8002bba <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	681a      	ldr	r2, [r3, #0]
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f042 0201 	orr.w	r2, r2, #1
 8002bb6:	601a      	str	r2, [r3, #0]
 8002bb8:	e000      	b.n	8002bbc <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002bba:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002bbc:	2300      	movs	r3, #0
}
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	3710      	adds	r7, #16
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	bd80      	pop	{r7, pc}
 8002bc6:	bf00      	nop
 8002bc8:	40012c00 	.word	0x40012c00
 8002bcc:	40013400 	.word	0x40013400
 8002bd0:	40014000 	.word	0x40014000
 8002bd4:	40014400 	.word	0x40014400
 8002bd8:	40014800 	.word	0x40014800
 8002bdc:	40015000 	.word	0x40015000
 8002be0:	40000400 	.word	0x40000400
 8002be4:	40000800 	.word	0x40000800
 8002be8:	00010007 	.word	0x00010007

08002bec <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	b082      	sub	sp, #8
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	6078      	str	r0, [r7, #4]
 8002bf4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	6839      	ldr	r1, [r7, #0]
 8002bfe:	4618      	mov	r0, r3
 8002c00:	f000 ffe0 	bl	8003bc4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	4a40      	ldr	r2, [pc, #256]	; (8002d0c <HAL_TIM_PWM_Stop+0x120>)
 8002c0a:	4293      	cmp	r3, r2
 8002c0c:	d018      	beq.n	8002c40 <HAL_TIM_PWM_Stop+0x54>
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	4a3f      	ldr	r2, [pc, #252]	; (8002d10 <HAL_TIM_PWM_Stop+0x124>)
 8002c14:	4293      	cmp	r3, r2
 8002c16:	d013      	beq.n	8002c40 <HAL_TIM_PWM_Stop+0x54>
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	4a3d      	ldr	r2, [pc, #244]	; (8002d14 <HAL_TIM_PWM_Stop+0x128>)
 8002c1e:	4293      	cmp	r3, r2
 8002c20:	d00e      	beq.n	8002c40 <HAL_TIM_PWM_Stop+0x54>
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	4a3c      	ldr	r2, [pc, #240]	; (8002d18 <HAL_TIM_PWM_Stop+0x12c>)
 8002c28:	4293      	cmp	r3, r2
 8002c2a:	d009      	beq.n	8002c40 <HAL_TIM_PWM_Stop+0x54>
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	4a3a      	ldr	r2, [pc, #232]	; (8002d1c <HAL_TIM_PWM_Stop+0x130>)
 8002c32:	4293      	cmp	r3, r2
 8002c34:	d004      	beq.n	8002c40 <HAL_TIM_PWM_Stop+0x54>
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	4a39      	ldr	r2, [pc, #228]	; (8002d20 <HAL_TIM_PWM_Stop+0x134>)
 8002c3c:	4293      	cmp	r3, r2
 8002c3e:	d101      	bne.n	8002c44 <HAL_TIM_PWM_Stop+0x58>
 8002c40:	2301      	movs	r3, #1
 8002c42:	e000      	b.n	8002c46 <HAL_TIM_PWM_Stop+0x5a>
 8002c44:	2300      	movs	r3, #0
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d017      	beq.n	8002c7a <HAL_TIM_PWM_Stop+0x8e>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	6a1a      	ldr	r2, [r3, #32]
 8002c50:	f241 1311 	movw	r3, #4369	; 0x1111
 8002c54:	4013      	ands	r3, r2
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d10f      	bne.n	8002c7a <HAL_TIM_PWM_Stop+0x8e>
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	6a1a      	ldr	r2, [r3, #32]
 8002c60:	f240 4344 	movw	r3, #1092	; 0x444
 8002c64:	4013      	ands	r3, r2
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d107      	bne.n	8002c7a <HAL_TIM_PWM_Stop+0x8e>
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002c78:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	6a1a      	ldr	r2, [r3, #32]
 8002c80:	f241 1311 	movw	r3, #4369	; 0x1111
 8002c84:	4013      	ands	r3, r2
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d10f      	bne.n	8002caa <HAL_TIM_PWM_Stop+0xbe>
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	6a1a      	ldr	r2, [r3, #32]
 8002c90:	f240 4344 	movw	r3, #1092	; 0x444
 8002c94:	4013      	ands	r3, r2
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d107      	bne.n	8002caa <HAL_TIM_PWM_Stop+0xbe>
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	681a      	ldr	r2, [r3, #0]
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f022 0201 	bic.w	r2, r2, #1
 8002ca8:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8002caa:	683b      	ldr	r3, [r7, #0]
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d104      	bne.n	8002cba <HAL_TIM_PWM_Stop+0xce>
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2201      	movs	r2, #1
 8002cb4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002cb8:	e023      	b.n	8002d02 <HAL_TIM_PWM_Stop+0x116>
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	2b04      	cmp	r3, #4
 8002cbe:	d104      	bne.n	8002cca <HAL_TIM_PWM_Stop+0xde>
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2201      	movs	r2, #1
 8002cc4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002cc8:	e01b      	b.n	8002d02 <HAL_TIM_PWM_Stop+0x116>
 8002cca:	683b      	ldr	r3, [r7, #0]
 8002ccc:	2b08      	cmp	r3, #8
 8002cce:	d104      	bne.n	8002cda <HAL_TIM_PWM_Stop+0xee>
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2201      	movs	r2, #1
 8002cd4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002cd8:	e013      	b.n	8002d02 <HAL_TIM_PWM_Stop+0x116>
 8002cda:	683b      	ldr	r3, [r7, #0]
 8002cdc:	2b0c      	cmp	r3, #12
 8002cde:	d104      	bne.n	8002cea <HAL_TIM_PWM_Stop+0xfe>
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	2201      	movs	r2, #1
 8002ce4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002ce8:	e00b      	b.n	8002d02 <HAL_TIM_PWM_Stop+0x116>
 8002cea:	683b      	ldr	r3, [r7, #0]
 8002cec:	2b10      	cmp	r3, #16
 8002cee:	d104      	bne.n	8002cfa <HAL_TIM_PWM_Stop+0x10e>
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	2201      	movs	r2, #1
 8002cf4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002cf8:	e003      	b.n	8002d02 <HAL_TIM_PWM_Stop+0x116>
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	2201      	movs	r2, #1
 8002cfe:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 8002d02:	2300      	movs	r3, #0
}
 8002d04:	4618      	mov	r0, r3
 8002d06:	3708      	adds	r7, #8
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	bd80      	pop	{r7, pc}
 8002d0c:	40012c00 	.word	0x40012c00
 8002d10:	40013400 	.word	0x40013400
 8002d14:	40014000 	.word	0x40014000
 8002d18:	40014400 	.word	0x40014400
 8002d1c:	40014800 	.word	0x40014800
 8002d20:	40015000 	.word	0x40015000

08002d24 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b082      	sub	sp, #8
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	691b      	ldr	r3, [r3, #16]
 8002d32:	f003 0302 	and.w	r3, r3, #2
 8002d36:	2b02      	cmp	r3, #2
 8002d38:	d122      	bne.n	8002d80 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	68db      	ldr	r3, [r3, #12]
 8002d40:	f003 0302 	and.w	r3, r3, #2
 8002d44:	2b02      	cmp	r3, #2
 8002d46:	d11b      	bne.n	8002d80 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f06f 0202 	mvn.w	r2, #2
 8002d50:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	2201      	movs	r2, #1
 8002d56:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	699b      	ldr	r3, [r3, #24]
 8002d5e:	f003 0303 	and.w	r3, r3, #3
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d003      	beq.n	8002d6e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002d66:	6878      	ldr	r0, [r7, #4]
 8002d68:	f000 facf 	bl	800330a <HAL_TIM_IC_CaptureCallback>
 8002d6c:	e005      	b.n	8002d7a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d6e:	6878      	ldr	r0, [r7, #4]
 8002d70:	f000 fac1 	bl	80032f6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d74:	6878      	ldr	r0, [r7, #4]
 8002d76:	f000 fad2 	bl	800331e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	691b      	ldr	r3, [r3, #16]
 8002d86:	f003 0304 	and.w	r3, r3, #4
 8002d8a:	2b04      	cmp	r3, #4
 8002d8c:	d122      	bne.n	8002dd4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	68db      	ldr	r3, [r3, #12]
 8002d94:	f003 0304 	and.w	r3, r3, #4
 8002d98:	2b04      	cmp	r3, #4
 8002d9a:	d11b      	bne.n	8002dd4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	f06f 0204 	mvn.w	r2, #4
 8002da4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	2202      	movs	r2, #2
 8002daa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	699b      	ldr	r3, [r3, #24]
 8002db2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d003      	beq.n	8002dc2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002dba:	6878      	ldr	r0, [r7, #4]
 8002dbc:	f000 faa5 	bl	800330a <HAL_TIM_IC_CaptureCallback>
 8002dc0:	e005      	b.n	8002dce <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002dc2:	6878      	ldr	r0, [r7, #4]
 8002dc4:	f000 fa97 	bl	80032f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002dc8:	6878      	ldr	r0, [r7, #4]
 8002dca:	f000 faa8 	bl	800331e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	691b      	ldr	r3, [r3, #16]
 8002dda:	f003 0308 	and.w	r3, r3, #8
 8002dde:	2b08      	cmp	r3, #8
 8002de0:	d122      	bne.n	8002e28 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	68db      	ldr	r3, [r3, #12]
 8002de8:	f003 0308 	and.w	r3, r3, #8
 8002dec:	2b08      	cmp	r3, #8
 8002dee:	d11b      	bne.n	8002e28 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f06f 0208 	mvn.w	r2, #8
 8002df8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	2204      	movs	r2, #4
 8002dfe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	69db      	ldr	r3, [r3, #28]
 8002e06:	f003 0303 	and.w	r3, r3, #3
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d003      	beq.n	8002e16 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e0e:	6878      	ldr	r0, [r7, #4]
 8002e10:	f000 fa7b 	bl	800330a <HAL_TIM_IC_CaptureCallback>
 8002e14:	e005      	b.n	8002e22 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e16:	6878      	ldr	r0, [r7, #4]
 8002e18:	f000 fa6d 	bl	80032f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e1c:	6878      	ldr	r0, [r7, #4]
 8002e1e:	f000 fa7e 	bl	800331e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	2200      	movs	r2, #0
 8002e26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	691b      	ldr	r3, [r3, #16]
 8002e2e:	f003 0310 	and.w	r3, r3, #16
 8002e32:	2b10      	cmp	r3, #16
 8002e34:	d122      	bne.n	8002e7c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	68db      	ldr	r3, [r3, #12]
 8002e3c:	f003 0310 	and.w	r3, r3, #16
 8002e40:	2b10      	cmp	r3, #16
 8002e42:	d11b      	bne.n	8002e7c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f06f 0210 	mvn.w	r2, #16
 8002e4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	2208      	movs	r2, #8
 8002e52:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	69db      	ldr	r3, [r3, #28]
 8002e5a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d003      	beq.n	8002e6a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e62:	6878      	ldr	r0, [r7, #4]
 8002e64:	f000 fa51 	bl	800330a <HAL_TIM_IC_CaptureCallback>
 8002e68:	e005      	b.n	8002e76 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e6a:	6878      	ldr	r0, [r7, #4]
 8002e6c:	f000 fa43 	bl	80032f6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e70:	6878      	ldr	r0, [r7, #4]
 8002e72:	f000 fa54 	bl	800331e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	2200      	movs	r2, #0
 8002e7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	691b      	ldr	r3, [r3, #16]
 8002e82:	f003 0301 	and.w	r3, r3, #1
 8002e86:	2b01      	cmp	r3, #1
 8002e88:	d10e      	bne.n	8002ea8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	68db      	ldr	r3, [r3, #12]
 8002e90:	f003 0301 	and.w	r3, r3, #1
 8002e94:	2b01      	cmp	r3, #1
 8002e96:	d107      	bne.n	8002ea8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f06f 0201 	mvn.w	r2, #1
 8002ea0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002ea2:	6878      	ldr	r0, [r7, #4]
 8002ea4:	f7fd fca6 	bl	80007f4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	691b      	ldr	r3, [r3, #16]
 8002eae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002eb2:	2b80      	cmp	r3, #128	; 0x80
 8002eb4:	d10e      	bne.n	8002ed4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	68db      	ldr	r3, [r3, #12]
 8002ebc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ec0:	2b80      	cmp	r3, #128	; 0x80
 8002ec2:	d107      	bne.n	8002ed4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002ecc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002ece:	6878      	ldr	r0, [r7, #4]
 8002ed0:	f000 ff34 	bl	8003d3c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	691b      	ldr	r3, [r3, #16]
 8002eda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ede:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002ee2:	d10e      	bne.n	8002f02 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	68db      	ldr	r3, [r3, #12]
 8002eea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002eee:	2b80      	cmp	r3, #128	; 0x80
 8002ef0:	d107      	bne.n	8002f02 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002efa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002efc:	6878      	ldr	r0, [r7, #4]
 8002efe:	f000 ff27 	bl	8003d50 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	691b      	ldr	r3, [r3, #16]
 8002f08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f0c:	2b40      	cmp	r3, #64	; 0x40
 8002f0e:	d10e      	bne.n	8002f2e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	68db      	ldr	r3, [r3, #12]
 8002f16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f1a:	2b40      	cmp	r3, #64	; 0x40
 8002f1c:	d107      	bne.n	8002f2e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002f26:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002f28:	6878      	ldr	r0, [r7, #4]
 8002f2a:	f000 fa02 	bl	8003332 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	691b      	ldr	r3, [r3, #16]
 8002f34:	f003 0320 	and.w	r3, r3, #32
 8002f38:	2b20      	cmp	r3, #32
 8002f3a:	d10e      	bne.n	8002f5a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	68db      	ldr	r3, [r3, #12]
 8002f42:	f003 0320 	and.w	r3, r3, #32
 8002f46:	2b20      	cmp	r3, #32
 8002f48:	d107      	bne.n	8002f5a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f06f 0220 	mvn.w	r2, #32
 8002f52:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002f54:	6878      	ldr	r0, [r7, #4]
 8002f56:	f000 fee7 	bl	8003d28 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002f5a:	bf00      	nop
 8002f5c:	3708      	adds	r7, #8
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bd80      	pop	{r7, pc}
	...

08002f64 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b084      	sub	sp, #16
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	60f8      	str	r0, [r7, #12]
 8002f6c:	60b9      	str	r1, [r7, #8]
 8002f6e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f76:	2b01      	cmp	r3, #1
 8002f78:	d101      	bne.n	8002f7e <HAL_TIM_PWM_ConfigChannel+0x1a>
 8002f7a:	2302      	movs	r3, #2
 8002f7c:	e0fd      	b.n	800317a <HAL_TIM_PWM_ConfigChannel+0x216>
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	2201      	movs	r2, #1
 8002f82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	2b14      	cmp	r3, #20
 8002f8a:	f200 80f0 	bhi.w	800316e <HAL_TIM_PWM_ConfigChannel+0x20a>
 8002f8e:	a201      	add	r2, pc, #4	; (adr r2, 8002f94 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8002f90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f94:	08002fe9 	.word	0x08002fe9
 8002f98:	0800316f 	.word	0x0800316f
 8002f9c:	0800316f 	.word	0x0800316f
 8002fa0:	0800316f 	.word	0x0800316f
 8002fa4:	08003029 	.word	0x08003029
 8002fa8:	0800316f 	.word	0x0800316f
 8002fac:	0800316f 	.word	0x0800316f
 8002fb0:	0800316f 	.word	0x0800316f
 8002fb4:	0800306b 	.word	0x0800306b
 8002fb8:	0800316f 	.word	0x0800316f
 8002fbc:	0800316f 	.word	0x0800316f
 8002fc0:	0800316f 	.word	0x0800316f
 8002fc4:	080030ab 	.word	0x080030ab
 8002fc8:	0800316f 	.word	0x0800316f
 8002fcc:	0800316f 	.word	0x0800316f
 8002fd0:	0800316f 	.word	0x0800316f
 8002fd4:	080030ed 	.word	0x080030ed
 8002fd8:	0800316f 	.word	0x0800316f
 8002fdc:	0800316f 	.word	0x0800316f
 8002fe0:	0800316f 	.word	0x0800316f
 8002fe4:	0800312d 	.word	0x0800312d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	68b9      	ldr	r1, [r7, #8]
 8002fee:	4618      	mov	r0, r3
 8002ff0:	f000 fa48 	bl	8003484 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	699a      	ldr	r2, [r3, #24]
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f042 0208 	orr.w	r2, r2, #8
 8003002:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	699a      	ldr	r2, [r3, #24]
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f022 0204 	bic.w	r2, r2, #4
 8003012:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	6999      	ldr	r1, [r3, #24]
 800301a:	68bb      	ldr	r3, [r7, #8]
 800301c:	691a      	ldr	r2, [r3, #16]
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	430a      	orrs	r2, r1
 8003024:	619a      	str	r2, [r3, #24]
      break;
 8003026:	e0a3      	b.n	8003170 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	68b9      	ldr	r1, [r7, #8]
 800302e:	4618      	mov	r0, r3
 8003030:	f000 fac2 	bl	80035b8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	699a      	ldr	r2, [r3, #24]
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003042:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	699a      	ldr	r2, [r3, #24]
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003052:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	6999      	ldr	r1, [r3, #24]
 800305a:	68bb      	ldr	r3, [r7, #8]
 800305c:	691b      	ldr	r3, [r3, #16]
 800305e:	021a      	lsls	r2, r3, #8
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	430a      	orrs	r2, r1
 8003066:	619a      	str	r2, [r3, #24]
      break;
 8003068:	e082      	b.n	8003170 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	68b9      	ldr	r1, [r7, #8]
 8003070:	4618      	mov	r0, r3
 8003072:	f000 fb35 	bl	80036e0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	69da      	ldr	r2, [r3, #28]
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f042 0208 	orr.w	r2, r2, #8
 8003084:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	69da      	ldr	r2, [r3, #28]
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f022 0204 	bic.w	r2, r2, #4
 8003094:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	69d9      	ldr	r1, [r3, #28]
 800309c:	68bb      	ldr	r3, [r7, #8]
 800309e:	691a      	ldr	r2, [r3, #16]
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	430a      	orrs	r2, r1
 80030a6:	61da      	str	r2, [r3, #28]
      break;
 80030a8:	e062      	b.n	8003170 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	68b9      	ldr	r1, [r7, #8]
 80030b0:	4618      	mov	r0, r3
 80030b2:	f000 fba7 	bl	8003804 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	69da      	ldr	r2, [r3, #28]
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80030c4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	69da      	ldr	r2, [r3, #28]
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80030d4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	69d9      	ldr	r1, [r3, #28]
 80030dc:	68bb      	ldr	r3, [r7, #8]
 80030de:	691b      	ldr	r3, [r3, #16]
 80030e0:	021a      	lsls	r2, r3, #8
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	430a      	orrs	r2, r1
 80030e8:	61da      	str	r2, [r3, #28]
      break;
 80030ea:	e041      	b.n	8003170 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	68b9      	ldr	r1, [r7, #8]
 80030f2:	4618      	mov	r0, r3
 80030f4:	f000 fbf6 	bl	80038e4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f042 0208 	orr.w	r2, r2, #8
 8003106:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f022 0204 	bic.w	r2, r2, #4
 8003116:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800311e:	68bb      	ldr	r3, [r7, #8]
 8003120:	691a      	ldr	r2, [r3, #16]
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	430a      	orrs	r2, r1
 8003128:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800312a:	e021      	b.n	8003170 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	68b9      	ldr	r1, [r7, #8]
 8003132:	4618      	mov	r0, r3
 8003134:	f000 fc40 	bl	80039b8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003146:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003156:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800315e:	68bb      	ldr	r3, [r7, #8]
 8003160:	691b      	ldr	r3, [r3, #16]
 8003162:	021a      	lsls	r2, r3, #8
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	430a      	orrs	r2, r1
 800316a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800316c:	e000      	b.n	8003170 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }
#endif /* TIM_CCER_CC6E */

    default:
      break;
 800316e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	2200      	movs	r2, #0
 8003174:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003178:	2300      	movs	r3, #0
}
 800317a:	4618      	mov	r0, r3
 800317c:	3710      	adds	r7, #16
 800317e:	46bd      	mov	sp, r7
 8003180:	bd80      	pop	{r7, pc}
 8003182:	bf00      	nop

08003184 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b084      	sub	sp, #16
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
 800318c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003194:	2b01      	cmp	r3, #1
 8003196:	d101      	bne.n	800319c <HAL_TIM_ConfigClockSource+0x18>
 8003198:	2302      	movs	r3, #2
 800319a:	e0a8      	b.n	80032ee <HAL_TIM_ConfigClockSource+0x16a>
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	2201      	movs	r2, #1
 80031a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	2202      	movs	r2, #2
 80031a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	689b      	ldr	r3, [r3, #8]
 80031b2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80031ba:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80031be:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80031c6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	68fa      	ldr	r2, [r7, #12]
 80031ce:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80031d0:	683b      	ldr	r3, [r7, #0]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	2b40      	cmp	r3, #64	; 0x40
 80031d6:	d067      	beq.n	80032a8 <HAL_TIM_ConfigClockSource+0x124>
 80031d8:	2b40      	cmp	r3, #64	; 0x40
 80031da:	d80b      	bhi.n	80031f4 <HAL_TIM_ConfigClockSource+0x70>
 80031dc:	2b10      	cmp	r3, #16
 80031de:	d073      	beq.n	80032c8 <HAL_TIM_ConfigClockSource+0x144>
 80031e0:	2b10      	cmp	r3, #16
 80031e2:	d802      	bhi.n	80031ea <HAL_TIM_ConfigClockSource+0x66>
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d06f      	beq.n	80032c8 <HAL_TIM_ConfigClockSource+0x144>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80031e8:	e078      	b.n	80032dc <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 80031ea:	2b20      	cmp	r3, #32
 80031ec:	d06c      	beq.n	80032c8 <HAL_TIM_ConfigClockSource+0x144>
 80031ee:	2b30      	cmp	r3, #48	; 0x30
 80031f0:	d06a      	beq.n	80032c8 <HAL_TIM_ConfigClockSource+0x144>
      break;
 80031f2:	e073      	b.n	80032dc <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 80031f4:	2b70      	cmp	r3, #112	; 0x70
 80031f6:	d00d      	beq.n	8003214 <HAL_TIM_ConfigClockSource+0x90>
 80031f8:	2b70      	cmp	r3, #112	; 0x70
 80031fa:	d804      	bhi.n	8003206 <HAL_TIM_ConfigClockSource+0x82>
 80031fc:	2b50      	cmp	r3, #80	; 0x50
 80031fe:	d033      	beq.n	8003268 <HAL_TIM_ConfigClockSource+0xe4>
 8003200:	2b60      	cmp	r3, #96	; 0x60
 8003202:	d041      	beq.n	8003288 <HAL_TIM_ConfigClockSource+0x104>
      break;
 8003204:	e06a      	b.n	80032dc <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8003206:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800320a:	d066      	beq.n	80032da <HAL_TIM_ConfigClockSource+0x156>
 800320c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003210:	d017      	beq.n	8003242 <HAL_TIM_ConfigClockSource+0xbe>
      break;
 8003212:	e063      	b.n	80032dc <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	6818      	ldr	r0, [r3, #0]
 8003218:	683b      	ldr	r3, [r7, #0]
 800321a:	6899      	ldr	r1, [r3, #8]
 800321c:	683b      	ldr	r3, [r7, #0]
 800321e:	685a      	ldr	r2, [r3, #4]
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	68db      	ldr	r3, [r3, #12]
 8003224:	f000 fcae 	bl	8003b84 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	689b      	ldr	r3, [r3, #8]
 800322e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003236:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	68fa      	ldr	r2, [r7, #12]
 800323e:	609a      	str	r2, [r3, #8]
      break;
 8003240:	e04c      	b.n	80032dc <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	6818      	ldr	r0, [r3, #0]
 8003246:	683b      	ldr	r3, [r7, #0]
 8003248:	6899      	ldr	r1, [r3, #8]
 800324a:	683b      	ldr	r3, [r7, #0]
 800324c:	685a      	ldr	r2, [r3, #4]
 800324e:	683b      	ldr	r3, [r7, #0]
 8003250:	68db      	ldr	r3, [r3, #12]
 8003252:	f000 fc97 	bl	8003b84 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	689a      	ldr	r2, [r3, #8]
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003264:	609a      	str	r2, [r3, #8]
      break;
 8003266:	e039      	b.n	80032dc <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6818      	ldr	r0, [r3, #0]
 800326c:	683b      	ldr	r3, [r7, #0]
 800326e:	6859      	ldr	r1, [r3, #4]
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	68db      	ldr	r3, [r3, #12]
 8003274:	461a      	mov	r2, r3
 8003276:	f000 fc0b 	bl	8003a90 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	2150      	movs	r1, #80	; 0x50
 8003280:	4618      	mov	r0, r3
 8003282:	f000 fc64 	bl	8003b4e <TIM_ITRx_SetConfig>
      break;
 8003286:	e029      	b.n	80032dc <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6818      	ldr	r0, [r3, #0]
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	6859      	ldr	r1, [r3, #4]
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	68db      	ldr	r3, [r3, #12]
 8003294:	461a      	mov	r2, r3
 8003296:	f000 fc2a 	bl	8003aee <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	2160      	movs	r1, #96	; 0x60
 80032a0:	4618      	mov	r0, r3
 80032a2:	f000 fc54 	bl	8003b4e <TIM_ITRx_SetConfig>
      break;
 80032a6:	e019      	b.n	80032dc <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	6818      	ldr	r0, [r3, #0]
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	6859      	ldr	r1, [r3, #4]
 80032b0:	683b      	ldr	r3, [r7, #0]
 80032b2:	68db      	ldr	r3, [r3, #12]
 80032b4:	461a      	mov	r2, r3
 80032b6:	f000 fbeb 	bl	8003a90 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	2140      	movs	r1, #64	; 0x40
 80032c0:	4618      	mov	r0, r3
 80032c2:	f000 fc44 	bl	8003b4e <TIM_ITRx_SetConfig>
      break;
 80032c6:	e009      	b.n	80032dc <HAL_TIM_ConfigClockSource+0x158>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681a      	ldr	r2, [r3, #0]
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	4619      	mov	r1, r3
 80032d2:	4610      	mov	r0, r2
 80032d4:	f000 fc3b 	bl	8003b4e <TIM_ITRx_SetConfig>
        break;
 80032d8:	e000      	b.n	80032dc <HAL_TIM_ConfigClockSource+0x158>
      break;
 80032da:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2201      	movs	r2, #1
 80032e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2200      	movs	r2, #0
 80032e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80032ec:	2300      	movs	r3, #0
}
 80032ee:	4618      	mov	r0, r3
 80032f0:	3710      	adds	r7, #16
 80032f2:	46bd      	mov	sp, r7
 80032f4:	bd80      	pop	{r7, pc}

080032f6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80032f6:	b480      	push	{r7}
 80032f8:	b083      	sub	sp, #12
 80032fa:	af00      	add	r7, sp, #0
 80032fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80032fe:	bf00      	nop
 8003300:	370c      	adds	r7, #12
 8003302:	46bd      	mov	sp, r7
 8003304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003308:	4770      	bx	lr

0800330a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800330a:	b480      	push	{r7}
 800330c:	b083      	sub	sp, #12
 800330e:	af00      	add	r7, sp, #0
 8003310:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003312:	bf00      	nop
 8003314:	370c      	adds	r7, #12
 8003316:	46bd      	mov	sp, r7
 8003318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331c:	4770      	bx	lr

0800331e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800331e:	b480      	push	{r7}
 8003320:	b083      	sub	sp, #12
 8003322:	af00      	add	r7, sp, #0
 8003324:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003326:	bf00      	nop
 8003328:	370c      	adds	r7, #12
 800332a:	46bd      	mov	sp, r7
 800332c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003330:	4770      	bx	lr

08003332 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003332:	b480      	push	{r7}
 8003334:	b083      	sub	sp, #12
 8003336:	af00      	add	r7, sp, #0
 8003338:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800333a:	bf00      	nop
 800333c:	370c      	adds	r7, #12
 800333e:	46bd      	mov	sp, r7
 8003340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003344:	4770      	bx	lr
	...

08003348 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003348:	b480      	push	{r7}
 800334a:	b085      	sub	sp, #20
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
 8003350:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	4a42      	ldr	r2, [pc, #264]	; (8003464 <TIM_Base_SetConfig+0x11c>)
 800335c:	4293      	cmp	r3, r2
 800335e:	d013      	beq.n	8003388 <TIM_Base_SetConfig+0x40>
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003366:	d00f      	beq.n	8003388 <TIM_Base_SetConfig+0x40>
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	4a3f      	ldr	r2, [pc, #252]	; (8003468 <TIM_Base_SetConfig+0x120>)
 800336c:	4293      	cmp	r3, r2
 800336e:	d00b      	beq.n	8003388 <TIM_Base_SetConfig+0x40>
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	4a3e      	ldr	r2, [pc, #248]	; (800346c <TIM_Base_SetConfig+0x124>)
 8003374:	4293      	cmp	r3, r2
 8003376:	d007      	beq.n	8003388 <TIM_Base_SetConfig+0x40>
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	4a3d      	ldr	r2, [pc, #244]	; (8003470 <TIM_Base_SetConfig+0x128>)
 800337c:	4293      	cmp	r3, r2
 800337e:	d003      	beq.n	8003388 <TIM_Base_SetConfig+0x40>
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	4a3c      	ldr	r2, [pc, #240]	; (8003474 <TIM_Base_SetConfig+0x12c>)
 8003384:	4293      	cmp	r3, r2
 8003386:	d108      	bne.n	800339a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800338e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	685b      	ldr	r3, [r3, #4]
 8003394:	68fa      	ldr	r2, [r7, #12]
 8003396:	4313      	orrs	r3, r2
 8003398:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	4a31      	ldr	r2, [pc, #196]	; (8003464 <TIM_Base_SetConfig+0x11c>)
 800339e:	4293      	cmp	r3, r2
 80033a0:	d01f      	beq.n	80033e2 <TIM_Base_SetConfig+0x9a>
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033a8:	d01b      	beq.n	80033e2 <TIM_Base_SetConfig+0x9a>
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	4a2e      	ldr	r2, [pc, #184]	; (8003468 <TIM_Base_SetConfig+0x120>)
 80033ae:	4293      	cmp	r3, r2
 80033b0:	d017      	beq.n	80033e2 <TIM_Base_SetConfig+0x9a>
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	4a2d      	ldr	r2, [pc, #180]	; (800346c <TIM_Base_SetConfig+0x124>)
 80033b6:	4293      	cmp	r3, r2
 80033b8:	d013      	beq.n	80033e2 <TIM_Base_SetConfig+0x9a>
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	4a2c      	ldr	r2, [pc, #176]	; (8003470 <TIM_Base_SetConfig+0x128>)
 80033be:	4293      	cmp	r3, r2
 80033c0:	d00f      	beq.n	80033e2 <TIM_Base_SetConfig+0x9a>
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	4a2c      	ldr	r2, [pc, #176]	; (8003478 <TIM_Base_SetConfig+0x130>)
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d00b      	beq.n	80033e2 <TIM_Base_SetConfig+0x9a>
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	4a2b      	ldr	r2, [pc, #172]	; (800347c <TIM_Base_SetConfig+0x134>)
 80033ce:	4293      	cmp	r3, r2
 80033d0:	d007      	beq.n	80033e2 <TIM_Base_SetConfig+0x9a>
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	4a2a      	ldr	r2, [pc, #168]	; (8003480 <TIM_Base_SetConfig+0x138>)
 80033d6:	4293      	cmp	r3, r2
 80033d8:	d003      	beq.n	80033e2 <TIM_Base_SetConfig+0x9a>
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	4a25      	ldr	r2, [pc, #148]	; (8003474 <TIM_Base_SetConfig+0x12c>)
 80033de:	4293      	cmp	r3, r2
 80033e0:	d108      	bne.n	80033f4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80033e8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	68db      	ldr	r3, [r3, #12]
 80033ee:	68fa      	ldr	r2, [r7, #12]
 80033f0:	4313      	orrs	r3, r2
 80033f2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	695b      	ldr	r3, [r3, #20]
 80033fe:	4313      	orrs	r3, r2
 8003400:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	68fa      	ldr	r2, [r7, #12]
 8003406:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	689a      	ldr	r2, [r3, #8]
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003410:	683b      	ldr	r3, [r7, #0]
 8003412:	681a      	ldr	r2, [r3, #0]
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	4a12      	ldr	r2, [pc, #72]	; (8003464 <TIM_Base_SetConfig+0x11c>)
 800341c:	4293      	cmp	r3, r2
 800341e:	d013      	beq.n	8003448 <TIM_Base_SetConfig+0x100>
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	4a13      	ldr	r2, [pc, #76]	; (8003470 <TIM_Base_SetConfig+0x128>)
 8003424:	4293      	cmp	r3, r2
 8003426:	d00f      	beq.n	8003448 <TIM_Base_SetConfig+0x100>
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	4a13      	ldr	r2, [pc, #76]	; (8003478 <TIM_Base_SetConfig+0x130>)
 800342c:	4293      	cmp	r3, r2
 800342e:	d00b      	beq.n	8003448 <TIM_Base_SetConfig+0x100>
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	4a12      	ldr	r2, [pc, #72]	; (800347c <TIM_Base_SetConfig+0x134>)
 8003434:	4293      	cmp	r3, r2
 8003436:	d007      	beq.n	8003448 <TIM_Base_SetConfig+0x100>
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	4a11      	ldr	r2, [pc, #68]	; (8003480 <TIM_Base_SetConfig+0x138>)
 800343c:	4293      	cmp	r3, r2
 800343e:	d003      	beq.n	8003448 <TIM_Base_SetConfig+0x100>
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	4a0c      	ldr	r2, [pc, #48]	; (8003474 <TIM_Base_SetConfig+0x12c>)
 8003444:	4293      	cmp	r3, r2
 8003446:	d103      	bne.n	8003450 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003448:	683b      	ldr	r3, [r7, #0]
 800344a:	691a      	ldr	r2, [r3, #16]
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2201      	movs	r2, #1
 8003454:	615a      	str	r2, [r3, #20]
}
 8003456:	bf00      	nop
 8003458:	3714      	adds	r7, #20
 800345a:	46bd      	mov	sp, r7
 800345c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003460:	4770      	bx	lr
 8003462:	bf00      	nop
 8003464:	40012c00 	.word	0x40012c00
 8003468:	40000400 	.word	0x40000400
 800346c:	40000800 	.word	0x40000800
 8003470:	40013400 	.word	0x40013400
 8003474:	40015000 	.word	0x40015000
 8003478:	40014000 	.word	0x40014000
 800347c:	40014400 	.word	0x40014400
 8003480:	40014800 	.word	0x40014800

08003484 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003484:	b480      	push	{r7}
 8003486:	b087      	sub	sp, #28
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
 800348c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	6a1b      	ldr	r3, [r3, #32]
 8003492:	f023 0201 	bic.w	r2, r3, #1
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6a1b      	ldr	r3, [r3, #32]
 800349e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	685b      	ldr	r3, [r3, #4]
 80034a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	699b      	ldr	r3, [r3, #24]
 80034aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80034b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80034b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	f023 0303 	bic.w	r3, r3, #3
 80034be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80034c0:	683b      	ldr	r3, [r7, #0]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	68fa      	ldr	r2, [r7, #12]
 80034c6:	4313      	orrs	r3, r2
 80034c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80034ca:	697b      	ldr	r3, [r7, #20]
 80034cc:	f023 0302 	bic.w	r3, r3, #2
 80034d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	689b      	ldr	r3, [r3, #8]
 80034d6:	697a      	ldr	r2, [r7, #20]
 80034d8:	4313      	orrs	r3, r2
 80034da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	4a30      	ldr	r2, [pc, #192]	; (80035a0 <TIM_OC1_SetConfig+0x11c>)
 80034e0:	4293      	cmp	r3, r2
 80034e2:	d013      	beq.n	800350c <TIM_OC1_SetConfig+0x88>
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	4a2f      	ldr	r2, [pc, #188]	; (80035a4 <TIM_OC1_SetConfig+0x120>)
 80034e8:	4293      	cmp	r3, r2
 80034ea:	d00f      	beq.n	800350c <TIM_OC1_SetConfig+0x88>
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	4a2e      	ldr	r2, [pc, #184]	; (80035a8 <TIM_OC1_SetConfig+0x124>)
 80034f0:	4293      	cmp	r3, r2
 80034f2:	d00b      	beq.n	800350c <TIM_OC1_SetConfig+0x88>
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	4a2d      	ldr	r2, [pc, #180]	; (80035ac <TIM_OC1_SetConfig+0x128>)
 80034f8:	4293      	cmp	r3, r2
 80034fa:	d007      	beq.n	800350c <TIM_OC1_SetConfig+0x88>
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	4a2c      	ldr	r2, [pc, #176]	; (80035b0 <TIM_OC1_SetConfig+0x12c>)
 8003500:	4293      	cmp	r3, r2
 8003502:	d003      	beq.n	800350c <TIM_OC1_SetConfig+0x88>
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	4a2b      	ldr	r2, [pc, #172]	; (80035b4 <TIM_OC1_SetConfig+0x130>)
 8003508:	4293      	cmp	r3, r2
 800350a:	d10c      	bne.n	8003526 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800350c:	697b      	ldr	r3, [r7, #20]
 800350e:	f023 0308 	bic.w	r3, r3, #8
 8003512:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	68db      	ldr	r3, [r3, #12]
 8003518:	697a      	ldr	r2, [r7, #20]
 800351a:	4313      	orrs	r3, r2
 800351c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800351e:	697b      	ldr	r3, [r7, #20]
 8003520:	f023 0304 	bic.w	r3, r3, #4
 8003524:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	4a1d      	ldr	r2, [pc, #116]	; (80035a0 <TIM_OC1_SetConfig+0x11c>)
 800352a:	4293      	cmp	r3, r2
 800352c:	d013      	beq.n	8003556 <TIM_OC1_SetConfig+0xd2>
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	4a1c      	ldr	r2, [pc, #112]	; (80035a4 <TIM_OC1_SetConfig+0x120>)
 8003532:	4293      	cmp	r3, r2
 8003534:	d00f      	beq.n	8003556 <TIM_OC1_SetConfig+0xd2>
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	4a1b      	ldr	r2, [pc, #108]	; (80035a8 <TIM_OC1_SetConfig+0x124>)
 800353a:	4293      	cmp	r3, r2
 800353c:	d00b      	beq.n	8003556 <TIM_OC1_SetConfig+0xd2>
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	4a1a      	ldr	r2, [pc, #104]	; (80035ac <TIM_OC1_SetConfig+0x128>)
 8003542:	4293      	cmp	r3, r2
 8003544:	d007      	beq.n	8003556 <TIM_OC1_SetConfig+0xd2>
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	4a19      	ldr	r2, [pc, #100]	; (80035b0 <TIM_OC1_SetConfig+0x12c>)
 800354a:	4293      	cmp	r3, r2
 800354c:	d003      	beq.n	8003556 <TIM_OC1_SetConfig+0xd2>
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	4a18      	ldr	r2, [pc, #96]	; (80035b4 <TIM_OC1_SetConfig+0x130>)
 8003552:	4293      	cmp	r3, r2
 8003554:	d111      	bne.n	800357a <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003556:	693b      	ldr	r3, [r7, #16]
 8003558:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800355c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800355e:	693b      	ldr	r3, [r7, #16]
 8003560:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003564:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	695b      	ldr	r3, [r3, #20]
 800356a:	693a      	ldr	r2, [r7, #16]
 800356c:	4313      	orrs	r3, r2
 800356e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	699b      	ldr	r3, [r3, #24]
 8003574:	693a      	ldr	r2, [r7, #16]
 8003576:	4313      	orrs	r3, r2
 8003578:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	693a      	ldr	r2, [r7, #16]
 800357e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	68fa      	ldr	r2, [r7, #12]
 8003584:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003586:	683b      	ldr	r3, [r7, #0]
 8003588:	685a      	ldr	r2, [r3, #4]
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	697a      	ldr	r2, [r7, #20]
 8003592:	621a      	str	r2, [r3, #32]
}
 8003594:	bf00      	nop
 8003596:	371c      	adds	r7, #28
 8003598:	46bd      	mov	sp, r7
 800359a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359e:	4770      	bx	lr
 80035a0:	40012c00 	.word	0x40012c00
 80035a4:	40013400 	.word	0x40013400
 80035a8:	40014000 	.word	0x40014000
 80035ac:	40014400 	.word	0x40014400
 80035b0:	40014800 	.word	0x40014800
 80035b4:	40015000 	.word	0x40015000

080035b8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80035b8:	b480      	push	{r7}
 80035ba:	b087      	sub	sp, #28
 80035bc:	af00      	add	r7, sp, #0
 80035be:	6078      	str	r0, [r7, #4]
 80035c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	6a1b      	ldr	r3, [r3, #32]
 80035c6:	f023 0210 	bic.w	r2, r3, #16
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6a1b      	ldr	r3, [r3, #32]
 80035d2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	685b      	ldr	r3, [r3, #4]
 80035d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	699b      	ldr	r3, [r3, #24]
 80035de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80035e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80035ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80035f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	021b      	lsls	r3, r3, #8
 80035fa:	68fa      	ldr	r2, [r7, #12]
 80035fc:	4313      	orrs	r3, r2
 80035fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003600:	697b      	ldr	r3, [r7, #20]
 8003602:	f023 0320 	bic.w	r3, r3, #32
 8003606:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	689b      	ldr	r3, [r3, #8]
 800360c:	011b      	lsls	r3, r3, #4
 800360e:	697a      	ldr	r2, [r7, #20]
 8003610:	4313      	orrs	r3, r2
 8003612:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	4a2c      	ldr	r2, [pc, #176]	; (80036c8 <TIM_OC2_SetConfig+0x110>)
 8003618:	4293      	cmp	r3, r2
 800361a:	d007      	beq.n	800362c <TIM_OC2_SetConfig+0x74>
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	4a2b      	ldr	r2, [pc, #172]	; (80036cc <TIM_OC2_SetConfig+0x114>)
 8003620:	4293      	cmp	r3, r2
 8003622:	d003      	beq.n	800362c <TIM_OC2_SetConfig+0x74>
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	4a2a      	ldr	r2, [pc, #168]	; (80036d0 <TIM_OC2_SetConfig+0x118>)
 8003628:	4293      	cmp	r3, r2
 800362a:	d10d      	bne.n	8003648 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800362c:	697b      	ldr	r3, [r7, #20]
 800362e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003632:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	68db      	ldr	r3, [r3, #12]
 8003638:	011b      	lsls	r3, r3, #4
 800363a:	697a      	ldr	r2, [r7, #20]
 800363c:	4313      	orrs	r3, r2
 800363e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003640:	697b      	ldr	r3, [r7, #20]
 8003642:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003646:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	4a1f      	ldr	r2, [pc, #124]	; (80036c8 <TIM_OC2_SetConfig+0x110>)
 800364c:	4293      	cmp	r3, r2
 800364e:	d013      	beq.n	8003678 <TIM_OC2_SetConfig+0xc0>
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	4a1e      	ldr	r2, [pc, #120]	; (80036cc <TIM_OC2_SetConfig+0x114>)
 8003654:	4293      	cmp	r3, r2
 8003656:	d00f      	beq.n	8003678 <TIM_OC2_SetConfig+0xc0>
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	4a1e      	ldr	r2, [pc, #120]	; (80036d4 <TIM_OC2_SetConfig+0x11c>)
 800365c:	4293      	cmp	r3, r2
 800365e:	d00b      	beq.n	8003678 <TIM_OC2_SetConfig+0xc0>
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	4a1d      	ldr	r2, [pc, #116]	; (80036d8 <TIM_OC2_SetConfig+0x120>)
 8003664:	4293      	cmp	r3, r2
 8003666:	d007      	beq.n	8003678 <TIM_OC2_SetConfig+0xc0>
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	4a1c      	ldr	r2, [pc, #112]	; (80036dc <TIM_OC2_SetConfig+0x124>)
 800366c:	4293      	cmp	r3, r2
 800366e:	d003      	beq.n	8003678 <TIM_OC2_SetConfig+0xc0>
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	4a17      	ldr	r2, [pc, #92]	; (80036d0 <TIM_OC2_SetConfig+0x118>)
 8003674:	4293      	cmp	r3, r2
 8003676:	d113      	bne.n	80036a0 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003678:	693b      	ldr	r3, [r7, #16]
 800367a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800367e:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003680:	693b      	ldr	r3, [r7, #16]
 8003682:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003686:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	695b      	ldr	r3, [r3, #20]
 800368c:	009b      	lsls	r3, r3, #2
 800368e:	693a      	ldr	r2, [r7, #16]
 8003690:	4313      	orrs	r3, r2
 8003692:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003694:	683b      	ldr	r3, [r7, #0]
 8003696:	699b      	ldr	r3, [r3, #24]
 8003698:	009b      	lsls	r3, r3, #2
 800369a:	693a      	ldr	r2, [r7, #16]
 800369c:	4313      	orrs	r3, r2
 800369e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	693a      	ldr	r2, [r7, #16]
 80036a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	68fa      	ldr	r2, [r7, #12]
 80036aa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80036ac:	683b      	ldr	r3, [r7, #0]
 80036ae:	685a      	ldr	r2, [r3, #4]
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	697a      	ldr	r2, [r7, #20]
 80036b8:	621a      	str	r2, [r3, #32]
}
 80036ba:	bf00      	nop
 80036bc:	371c      	adds	r7, #28
 80036be:	46bd      	mov	sp, r7
 80036c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c4:	4770      	bx	lr
 80036c6:	bf00      	nop
 80036c8:	40012c00 	.word	0x40012c00
 80036cc:	40013400 	.word	0x40013400
 80036d0:	40015000 	.word	0x40015000
 80036d4:	40014000 	.word	0x40014000
 80036d8:	40014400 	.word	0x40014400
 80036dc:	40014800 	.word	0x40014800

080036e0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80036e0:	b480      	push	{r7}
 80036e2:	b087      	sub	sp, #28
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]
 80036e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	6a1b      	ldr	r3, [r3, #32]
 80036ee:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6a1b      	ldr	r3, [r3, #32]
 80036fa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	685b      	ldr	r3, [r3, #4]
 8003700:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	69db      	ldr	r3, [r3, #28]
 8003706:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800370e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003712:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	f023 0303 	bic.w	r3, r3, #3
 800371a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	68fa      	ldr	r2, [r7, #12]
 8003722:	4313      	orrs	r3, r2
 8003724:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003726:	697b      	ldr	r3, [r7, #20]
 8003728:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800372c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	689b      	ldr	r3, [r3, #8]
 8003732:	021b      	lsls	r3, r3, #8
 8003734:	697a      	ldr	r2, [r7, #20]
 8003736:	4313      	orrs	r3, r2
 8003738:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	4a2b      	ldr	r2, [pc, #172]	; (80037ec <TIM_OC3_SetConfig+0x10c>)
 800373e:	4293      	cmp	r3, r2
 8003740:	d007      	beq.n	8003752 <TIM_OC3_SetConfig+0x72>
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	4a2a      	ldr	r2, [pc, #168]	; (80037f0 <TIM_OC3_SetConfig+0x110>)
 8003746:	4293      	cmp	r3, r2
 8003748:	d003      	beq.n	8003752 <TIM_OC3_SetConfig+0x72>
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	4a29      	ldr	r2, [pc, #164]	; (80037f4 <TIM_OC3_SetConfig+0x114>)
 800374e:	4293      	cmp	r3, r2
 8003750:	d10d      	bne.n	800376e <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003752:	697b      	ldr	r3, [r7, #20]
 8003754:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003758:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800375a:	683b      	ldr	r3, [r7, #0]
 800375c:	68db      	ldr	r3, [r3, #12]
 800375e:	021b      	lsls	r3, r3, #8
 8003760:	697a      	ldr	r2, [r7, #20]
 8003762:	4313      	orrs	r3, r2
 8003764:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003766:	697b      	ldr	r3, [r7, #20]
 8003768:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800376c:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	4a1e      	ldr	r2, [pc, #120]	; (80037ec <TIM_OC3_SetConfig+0x10c>)
 8003772:	4293      	cmp	r3, r2
 8003774:	d013      	beq.n	800379e <TIM_OC3_SetConfig+0xbe>
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	4a1d      	ldr	r2, [pc, #116]	; (80037f0 <TIM_OC3_SetConfig+0x110>)
 800377a:	4293      	cmp	r3, r2
 800377c:	d00f      	beq.n	800379e <TIM_OC3_SetConfig+0xbe>
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	4a1d      	ldr	r2, [pc, #116]	; (80037f8 <TIM_OC3_SetConfig+0x118>)
 8003782:	4293      	cmp	r3, r2
 8003784:	d00b      	beq.n	800379e <TIM_OC3_SetConfig+0xbe>
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	4a1c      	ldr	r2, [pc, #112]	; (80037fc <TIM_OC3_SetConfig+0x11c>)
 800378a:	4293      	cmp	r3, r2
 800378c:	d007      	beq.n	800379e <TIM_OC3_SetConfig+0xbe>
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	4a1b      	ldr	r2, [pc, #108]	; (8003800 <TIM_OC3_SetConfig+0x120>)
 8003792:	4293      	cmp	r3, r2
 8003794:	d003      	beq.n	800379e <TIM_OC3_SetConfig+0xbe>
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	4a16      	ldr	r2, [pc, #88]	; (80037f4 <TIM_OC3_SetConfig+0x114>)
 800379a:	4293      	cmp	r3, r2
 800379c:	d113      	bne.n	80037c6 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800379e:	693b      	ldr	r3, [r7, #16]
 80037a0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80037a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80037a6:	693b      	ldr	r3, [r7, #16]
 80037a8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80037ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	695b      	ldr	r3, [r3, #20]
 80037b2:	011b      	lsls	r3, r3, #4
 80037b4:	693a      	ldr	r2, [r7, #16]
 80037b6:	4313      	orrs	r3, r2
 80037b8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	699b      	ldr	r3, [r3, #24]
 80037be:	011b      	lsls	r3, r3, #4
 80037c0:	693a      	ldr	r2, [r7, #16]
 80037c2:	4313      	orrs	r3, r2
 80037c4:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	693a      	ldr	r2, [r7, #16]
 80037ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	68fa      	ldr	r2, [r7, #12]
 80037d0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80037d2:	683b      	ldr	r3, [r7, #0]
 80037d4:	685a      	ldr	r2, [r3, #4]
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	697a      	ldr	r2, [r7, #20]
 80037de:	621a      	str	r2, [r3, #32]
}
 80037e0:	bf00      	nop
 80037e2:	371c      	adds	r7, #28
 80037e4:	46bd      	mov	sp, r7
 80037e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ea:	4770      	bx	lr
 80037ec:	40012c00 	.word	0x40012c00
 80037f0:	40013400 	.word	0x40013400
 80037f4:	40015000 	.word	0x40015000
 80037f8:	40014000 	.word	0x40014000
 80037fc:	40014400 	.word	0x40014400
 8003800:	40014800 	.word	0x40014800

08003804 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003804:	b480      	push	{r7}
 8003806:	b087      	sub	sp, #28
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
 800380c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6a1b      	ldr	r3, [r3, #32]
 8003812:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6a1b      	ldr	r3, [r3, #32]
 800381e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	685b      	ldr	r3, [r3, #4]
 8003824:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	69db      	ldr	r3, [r3, #28]
 800382a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003832:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003836:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800383e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003840:	683b      	ldr	r3, [r7, #0]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	021b      	lsls	r3, r3, #8
 8003846:	68fa      	ldr	r2, [r7, #12]
 8003848:	4313      	orrs	r3, r2
 800384a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800384c:	693b      	ldr	r3, [r7, #16]
 800384e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003852:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003854:	683b      	ldr	r3, [r7, #0]
 8003856:	689b      	ldr	r3, [r3, #8]
 8003858:	031b      	lsls	r3, r3, #12
 800385a:	693a      	ldr	r2, [r7, #16]
 800385c:	4313      	orrs	r3, r2
 800385e:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	4a1a      	ldr	r2, [pc, #104]	; (80038cc <TIM_OC4_SetConfig+0xc8>)
 8003864:	4293      	cmp	r3, r2
 8003866:	d013      	beq.n	8003890 <TIM_OC4_SetConfig+0x8c>
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	4a19      	ldr	r2, [pc, #100]	; (80038d0 <TIM_OC4_SetConfig+0xcc>)
 800386c:	4293      	cmp	r3, r2
 800386e:	d00f      	beq.n	8003890 <TIM_OC4_SetConfig+0x8c>
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	4a18      	ldr	r2, [pc, #96]	; (80038d4 <TIM_OC4_SetConfig+0xd0>)
 8003874:	4293      	cmp	r3, r2
 8003876:	d00b      	beq.n	8003890 <TIM_OC4_SetConfig+0x8c>
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	4a17      	ldr	r2, [pc, #92]	; (80038d8 <TIM_OC4_SetConfig+0xd4>)
 800387c:	4293      	cmp	r3, r2
 800387e:	d007      	beq.n	8003890 <TIM_OC4_SetConfig+0x8c>
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	4a16      	ldr	r2, [pc, #88]	; (80038dc <TIM_OC4_SetConfig+0xd8>)
 8003884:	4293      	cmp	r3, r2
 8003886:	d003      	beq.n	8003890 <TIM_OC4_SetConfig+0x8c>
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	4a15      	ldr	r2, [pc, #84]	; (80038e0 <TIM_OC4_SetConfig+0xdc>)
 800388c:	4293      	cmp	r3, r2
 800388e:	d109      	bne.n	80038a4 <TIM_OC4_SetConfig+0xa0>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003890:	697b      	ldr	r3, [r7, #20]
 8003892:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003896:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003898:	683b      	ldr	r3, [r7, #0]
 800389a:	695b      	ldr	r3, [r3, #20]
 800389c:	019b      	lsls	r3, r3, #6
 800389e:	697a      	ldr	r2, [r7, #20]
 80038a0:	4313      	orrs	r3, r2
 80038a2:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	697a      	ldr	r2, [r7, #20]
 80038a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	68fa      	ldr	r2, [r7, #12]
 80038ae:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	685a      	ldr	r2, [r3, #4]
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	693a      	ldr	r2, [r7, #16]
 80038bc:	621a      	str	r2, [r3, #32]
}
 80038be:	bf00      	nop
 80038c0:	371c      	adds	r7, #28
 80038c2:	46bd      	mov	sp, r7
 80038c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c8:	4770      	bx	lr
 80038ca:	bf00      	nop
 80038cc:	40012c00 	.word	0x40012c00
 80038d0:	40013400 	.word	0x40013400
 80038d4:	40014000 	.word	0x40014000
 80038d8:	40014400 	.word	0x40014400
 80038dc:	40014800 	.word	0x40014800
 80038e0:	40015000 	.word	0x40015000

080038e4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80038e4:	b480      	push	{r7}
 80038e6:	b087      	sub	sp, #28
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	6078      	str	r0, [r7, #4]
 80038ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	6a1b      	ldr	r3, [r3, #32]
 80038f2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6a1b      	ldr	r3, [r3, #32]
 80038fe:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	685b      	ldr	r3, [r3, #4]
 8003904:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800390a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003912:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003916:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003918:	683b      	ldr	r3, [r7, #0]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	68fa      	ldr	r2, [r7, #12]
 800391e:	4313      	orrs	r3, r2
 8003920:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8003922:	693b      	ldr	r3, [r7, #16]
 8003924:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8003928:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	689b      	ldr	r3, [r3, #8]
 800392e:	041b      	lsls	r3, r3, #16
 8003930:	693a      	ldr	r2, [r7, #16]
 8003932:	4313      	orrs	r3, r2
 8003934:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	4a19      	ldr	r2, [pc, #100]	; (80039a0 <TIM_OC5_SetConfig+0xbc>)
 800393a:	4293      	cmp	r3, r2
 800393c:	d013      	beq.n	8003966 <TIM_OC5_SetConfig+0x82>
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	4a18      	ldr	r2, [pc, #96]	; (80039a4 <TIM_OC5_SetConfig+0xc0>)
 8003942:	4293      	cmp	r3, r2
 8003944:	d00f      	beq.n	8003966 <TIM_OC5_SetConfig+0x82>
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	4a17      	ldr	r2, [pc, #92]	; (80039a8 <TIM_OC5_SetConfig+0xc4>)
 800394a:	4293      	cmp	r3, r2
 800394c:	d00b      	beq.n	8003966 <TIM_OC5_SetConfig+0x82>
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	4a16      	ldr	r2, [pc, #88]	; (80039ac <TIM_OC5_SetConfig+0xc8>)
 8003952:	4293      	cmp	r3, r2
 8003954:	d007      	beq.n	8003966 <TIM_OC5_SetConfig+0x82>
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	4a15      	ldr	r2, [pc, #84]	; (80039b0 <TIM_OC5_SetConfig+0xcc>)
 800395a:	4293      	cmp	r3, r2
 800395c:	d003      	beq.n	8003966 <TIM_OC5_SetConfig+0x82>
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	4a14      	ldr	r2, [pc, #80]	; (80039b4 <TIM_OC5_SetConfig+0xd0>)
 8003962:	4293      	cmp	r3, r2
 8003964:	d109      	bne.n	800397a <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8003966:	697b      	ldr	r3, [r7, #20]
 8003968:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800396c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800396e:	683b      	ldr	r3, [r7, #0]
 8003970:	695b      	ldr	r3, [r3, #20]
 8003972:	021b      	lsls	r3, r3, #8
 8003974:	697a      	ldr	r2, [r7, #20]
 8003976:	4313      	orrs	r3, r2
 8003978:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	697a      	ldr	r2, [r7, #20]
 800397e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	68fa      	ldr	r2, [r7, #12]
 8003984:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8003986:	683b      	ldr	r3, [r7, #0]
 8003988:	685a      	ldr	r2, [r3, #4]
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	693a      	ldr	r2, [r7, #16]
 8003992:	621a      	str	r2, [r3, #32]
}
 8003994:	bf00      	nop
 8003996:	371c      	adds	r7, #28
 8003998:	46bd      	mov	sp, r7
 800399a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399e:	4770      	bx	lr
 80039a0:	40012c00 	.word	0x40012c00
 80039a4:	40013400 	.word	0x40013400
 80039a8:	40014000 	.word	0x40014000
 80039ac:	40014400 	.word	0x40014400
 80039b0:	40014800 	.word	0x40014800
 80039b4:	40015000 	.word	0x40015000

080039b8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80039b8:	b480      	push	{r7}
 80039ba:	b087      	sub	sp, #28
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
 80039c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	6a1b      	ldr	r3, [r3, #32]
 80039c6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6a1b      	ldr	r3, [r3, #32]
 80039d2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	685b      	ldr	r3, [r3, #4]
 80039d8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80039e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80039ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80039ec:	683b      	ldr	r3, [r7, #0]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	021b      	lsls	r3, r3, #8
 80039f2:	68fa      	ldr	r2, [r7, #12]
 80039f4:	4313      	orrs	r3, r2
 80039f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80039f8:	693b      	ldr	r3, [r7, #16]
 80039fa:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80039fe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8003a00:	683b      	ldr	r3, [r7, #0]
 8003a02:	689b      	ldr	r3, [r3, #8]
 8003a04:	051b      	lsls	r3, r3, #20
 8003a06:	693a      	ldr	r2, [r7, #16]
 8003a08:	4313      	orrs	r3, r2
 8003a0a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	4a1a      	ldr	r2, [pc, #104]	; (8003a78 <TIM_OC6_SetConfig+0xc0>)
 8003a10:	4293      	cmp	r3, r2
 8003a12:	d013      	beq.n	8003a3c <TIM_OC6_SetConfig+0x84>
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	4a19      	ldr	r2, [pc, #100]	; (8003a7c <TIM_OC6_SetConfig+0xc4>)
 8003a18:	4293      	cmp	r3, r2
 8003a1a:	d00f      	beq.n	8003a3c <TIM_OC6_SetConfig+0x84>
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	4a18      	ldr	r2, [pc, #96]	; (8003a80 <TIM_OC6_SetConfig+0xc8>)
 8003a20:	4293      	cmp	r3, r2
 8003a22:	d00b      	beq.n	8003a3c <TIM_OC6_SetConfig+0x84>
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	4a17      	ldr	r2, [pc, #92]	; (8003a84 <TIM_OC6_SetConfig+0xcc>)
 8003a28:	4293      	cmp	r3, r2
 8003a2a:	d007      	beq.n	8003a3c <TIM_OC6_SetConfig+0x84>
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	4a16      	ldr	r2, [pc, #88]	; (8003a88 <TIM_OC6_SetConfig+0xd0>)
 8003a30:	4293      	cmp	r3, r2
 8003a32:	d003      	beq.n	8003a3c <TIM_OC6_SetConfig+0x84>
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	4a15      	ldr	r2, [pc, #84]	; (8003a8c <TIM_OC6_SetConfig+0xd4>)
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	d109      	bne.n	8003a50 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003a3c:	697b      	ldr	r3, [r7, #20]
 8003a3e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003a42:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	695b      	ldr	r3, [r3, #20]
 8003a48:	029b      	lsls	r3, r3, #10
 8003a4a:	697a      	ldr	r2, [r7, #20]
 8003a4c:	4313      	orrs	r3, r2
 8003a4e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	697a      	ldr	r2, [r7, #20]
 8003a54:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	68fa      	ldr	r2, [r7, #12]
 8003a5a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	685a      	ldr	r2, [r3, #4]
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	693a      	ldr	r2, [r7, #16]
 8003a68:	621a      	str	r2, [r3, #32]
}
 8003a6a:	bf00      	nop
 8003a6c:	371c      	adds	r7, #28
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a74:	4770      	bx	lr
 8003a76:	bf00      	nop
 8003a78:	40012c00 	.word	0x40012c00
 8003a7c:	40013400 	.word	0x40013400
 8003a80:	40014000 	.word	0x40014000
 8003a84:	40014400 	.word	0x40014400
 8003a88:	40014800 	.word	0x40014800
 8003a8c:	40015000 	.word	0x40015000

08003a90 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003a90:	b480      	push	{r7}
 8003a92:	b087      	sub	sp, #28
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	60f8      	str	r0, [r7, #12]
 8003a98:	60b9      	str	r1, [r7, #8]
 8003a9a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	6a1b      	ldr	r3, [r3, #32]
 8003aa0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	6a1b      	ldr	r3, [r3, #32]
 8003aa6:	f023 0201 	bic.w	r2, r3, #1
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	699b      	ldr	r3, [r3, #24]
 8003ab2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003ab4:	693b      	ldr	r3, [r7, #16]
 8003ab6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003aba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	011b      	lsls	r3, r3, #4
 8003ac0:	693a      	ldr	r2, [r7, #16]
 8003ac2:	4313      	orrs	r3, r2
 8003ac4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003ac6:	697b      	ldr	r3, [r7, #20]
 8003ac8:	f023 030a 	bic.w	r3, r3, #10
 8003acc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003ace:	697a      	ldr	r2, [r7, #20]
 8003ad0:	68bb      	ldr	r3, [r7, #8]
 8003ad2:	4313      	orrs	r3, r2
 8003ad4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	693a      	ldr	r2, [r7, #16]
 8003ada:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	697a      	ldr	r2, [r7, #20]
 8003ae0:	621a      	str	r2, [r3, #32]
}
 8003ae2:	bf00      	nop
 8003ae4:	371c      	adds	r7, #28
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aec:	4770      	bx	lr

08003aee <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003aee:	b480      	push	{r7}
 8003af0:	b087      	sub	sp, #28
 8003af2:	af00      	add	r7, sp, #0
 8003af4:	60f8      	str	r0, [r7, #12]
 8003af6:	60b9      	str	r1, [r7, #8]
 8003af8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	6a1b      	ldr	r3, [r3, #32]
 8003afe:	f023 0210 	bic.w	r2, r3, #16
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	699b      	ldr	r3, [r3, #24]
 8003b0a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	6a1b      	ldr	r3, [r3, #32]
 8003b10:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003b12:	697b      	ldr	r3, [r7, #20]
 8003b14:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003b18:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	031b      	lsls	r3, r3, #12
 8003b1e:	697a      	ldr	r2, [r7, #20]
 8003b20:	4313      	orrs	r3, r2
 8003b22:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003b24:	693b      	ldr	r3, [r7, #16]
 8003b26:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003b2a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003b2c:	68bb      	ldr	r3, [r7, #8]
 8003b2e:	011b      	lsls	r3, r3, #4
 8003b30:	693a      	ldr	r2, [r7, #16]
 8003b32:	4313      	orrs	r3, r2
 8003b34:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	697a      	ldr	r2, [r7, #20]
 8003b3a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	693a      	ldr	r2, [r7, #16]
 8003b40:	621a      	str	r2, [r3, #32]
}
 8003b42:	bf00      	nop
 8003b44:	371c      	adds	r7, #28
 8003b46:	46bd      	mov	sp, r7
 8003b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4c:	4770      	bx	lr

08003b4e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003b4e:	b480      	push	{r7}
 8003b50:	b085      	sub	sp, #20
 8003b52:	af00      	add	r7, sp, #0
 8003b54:	6078      	str	r0, [r7, #4]
 8003b56:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	689b      	ldr	r3, [r3, #8]
 8003b5c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b64:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003b66:	683a      	ldr	r2, [r7, #0]
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	4313      	orrs	r3, r2
 8003b6c:	f043 0307 	orr.w	r3, r3, #7
 8003b70:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	68fa      	ldr	r2, [r7, #12]
 8003b76:	609a      	str	r2, [r3, #8]
}
 8003b78:	bf00      	nop
 8003b7a:	3714      	adds	r7, #20
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b82:	4770      	bx	lr

08003b84 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003b84:	b480      	push	{r7}
 8003b86:	b087      	sub	sp, #28
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	60f8      	str	r0, [r7, #12]
 8003b8c:	60b9      	str	r1, [r7, #8]
 8003b8e:	607a      	str	r2, [r7, #4]
 8003b90:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	689b      	ldr	r3, [r3, #8]
 8003b96:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003b98:	697b      	ldr	r3, [r7, #20]
 8003b9a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003b9e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003ba0:	683b      	ldr	r3, [r7, #0]
 8003ba2:	021a      	lsls	r2, r3, #8
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	431a      	orrs	r2, r3
 8003ba8:	68bb      	ldr	r3, [r7, #8]
 8003baa:	4313      	orrs	r3, r2
 8003bac:	697a      	ldr	r2, [r7, #20]
 8003bae:	4313      	orrs	r3, r2
 8003bb0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	697a      	ldr	r2, [r7, #20]
 8003bb6:	609a      	str	r2, [r3, #8]
}
 8003bb8:	bf00      	nop
 8003bba:	371c      	adds	r7, #28
 8003bbc:	46bd      	mov	sp, r7
 8003bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc2:	4770      	bx	lr

08003bc4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003bc4:	b480      	push	{r7}
 8003bc6:	b087      	sub	sp, #28
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	60f8      	str	r0, [r7, #12]
 8003bcc:	60b9      	str	r1, [r7, #8]
 8003bce:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003bd0:	68bb      	ldr	r3, [r7, #8]
 8003bd2:	f003 031f 	and.w	r3, r3, #31
 8003bd6:	2201      	movs	r2, #1
 8003bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8003bdc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	6a1a      	ldr	r2, [r3, #32]
 8003be2:	697b      	ldr	r3, [r7, #20]
 8003be4:	43db      	mvns	r3, r3
 8003be6:	401a      	ands	r2, r3
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	6a1a      	ldr	r2, [r3, #32]
 8003bf0:	68bb      	ldr	r3, [r7, #8]
 8003bf2:	f003 031f 	and.w	r3, r3, #31
 8003bf6:	6879      	ldr	r1, [r7, #4]
 8003bf8:	fa01 f303 	lsl.w	r3, r1, r3
 8003bfc:	431a      	orrs	r2, r3
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	621a      	str	r2, [r3, #32]
}
 8003c02:	bf00      	nop
 8003c04:	371c      	adds	r7, #28
 8003c06:	46bd      	mov	sp, r7
 8003c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0c:	4770      	bx	lr
	...

08003c10 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003c10:	b480      	push	{r7}
 8003c12:	b085      	sub	sp, #20
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
 8003c18:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003c20:	2b01      	cmp	r3, #1
 8003c22:	d101      	bne.n	8003c28 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003c24:	2302      	movs	r3, #2
 8003c26:	e06d      	b.n	8003d04 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	2201      	movs	r2, #1
 8003c2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	2202      	movs	r2, #2
 8003c34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	685b      	ldr	r3, [r3, #4]
 8003c3e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	689b      	ldr	r3, [r3, #8]
 8003c46:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	4a30      	ldr	r2, [pc, #192]	; (8003d10 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8003c4e:	4293      	cmp	r3, r2
 8003c50:	d009      	beq.n	8003c66 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	4a2f      	ldr	r2, [pc, #188]	; (8003d14 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8003c58:	4293      	cmp	r3, r2
 8003c5a:	d004      	beq.n	8003c66 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	4a2d      	ldr	r2, [pc, #180]	; (8003d18 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8003c62:	4293      	cmp	r3, r2
 8003c64:	d108      	bne.n	8003c78 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8003c6c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	685b      	ldr	r3, [r3, #4]
 8003c72:	68fa      	ldr	r2, [r7, #12]
 8003c74:	4313      	orrs	r3, r2
 8003c76:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c7e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	68fa      	ldr	r2, [r7, #12]
 8003c86:	4313      	orrs	r3, r2
 8003c88:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	68fa      	ldr	r2, [r7, #12]
 8003c90:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	4a1e      	ldr	r2, [pc, #120]	; (8003d10 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8003c98:	4293      	cmp	r3, r2
 8003c9a:	d01d      	beq.n	8003cd8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ca4:	d018      	beq.n	8003cd8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	4a1c      	ldr	r2, [pc, #112]	; (8003d1c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8003cac:	4293      	cmp	r3, r2
 8003cae:	d013      	beq.n	8003cd8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	4a1a      	ldr	r2, [pc, #104]	; (8003d20 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8003cb6:	4293      	cmp	r3, r2
 8003cb8:	d00e      	beq.n	8003cd8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	4a15      	ldr	r2, [pc, #84]	; (8003d14 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8003cc0:	4293      	cmp	r3, r2
 8003cc2:	d009      	beq.n	8003cd8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	4a16      	ldr	r2, [pc, #88]	; (8003d24 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8003cca:	4293      	cmp	r3, r2
 8003ccc:	d004      	beq.n	8003cd8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	4a11      	ldr	r2, [pc, #68]	; (8003d18 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8003cd4:	4293      	cmp	r3, r2
 8003cd6:	d10c      	bne.n	8003cf2 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003cd8:	68bb      	ldr	r3, [r7, #8]
 8003cda:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003cde:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	689b      	ldr	r3, [r3, #8]
 8003ce4:	68ba      	ldr	r2, [r7, #8]
 8003ce6:	4313      	orrs	r3, r2
 8003ce8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	68ba      	ldr	r2, [r7, #8]
 8003cf0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	2201      	movs	r2, #1
 8003cf6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003d02:	2300      	movs	r3, #0
}
 8003d04:	4618      	mov	r0, r3
 8003d06:	3714      	adds	r7, #20
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0e:	4770      	bx	lr
 8003d10:	40012c00 	.word	0x40012c00
 8003d14:	40013400 	.word	0x40013400
 8003d18:	40015000 	.word	0x40015000
 8003d1c:	40000400 	.word	0x40000400
 8003d20:	40000800 	.word	0x40000800
 8003d24:	40014000 	.word	0x40014000

08003d28 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003d28:	b480      	push	{r7}
 8003d2a:	b083      	sub	sp, #12
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003d30:	bf00      	nop
 8003d32:	370c      	adds	r7, #12
 8003d34:	46bd      	mov	sp, r7
 8003d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3a:	4770      	bx	lr

08003d3c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003d3c:	b480      	push	{r7}
 8003d3e:	b083      	sub	sp, #12
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003d44:	bf00      	nop
 8003d46:	370c      	adds	r7, #12
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4e:	4770      	bx	lr

08003d50 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003d50:	b480      	push	{r7}
 8003d52:	b083      	sub	sp, #12
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003d58:	bf00      	nop
 8003d5a:	370c      	adds	r7, #12
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d62:	4770      	bx	lr

08003d64 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8003d64:	b480      	push	{r7}
 8003d66:	b085      	sub	sp, #20
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	4603      	mov	r3, r0
 8003d6c:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8003d6e:	2300      	movs	r3, #0
 8003d70:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8003d72:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003d76:	2b84      	cmp	r3, #132	; 0x84
 8003d78:	d005      	beq.n	8003d86 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8003d7a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	4413      	add	r3, r2
 8003d82:	3303      	adds	r3, #3
 8003d84:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8003d86:	68fb      	ldr	r3, [r7, #12]
}
 8003d88:	4618      	mov	r0, r3
 8003d8a:	3714      	adds	r7, #20
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d92:	4770      	bx	lr

08003d94 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8003d94:	b480      	push	{r7}
 8003d96:	b083      	sub	sp, #12
 8003d98:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003d9a:	f3ef 8305 	mrs	r3, IPSR
 8003d9e:	607b      	str	r3, [r7, #4]
  return(result);
 8003da0:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	bf14      	ite	ne
 8003da6:	2301      	movne	r3, #1
 8003da8:	2300      	moveq	r3, #0
 8003daa:	b2db      	uxtb	r3, r3
}
 8003dac:	4618      	mov	r0, r3
 8003dae:	370c      	adds	r7, #12
 8003db0:	46bd      	mov	sp, r7
 8003db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db6:	4770      	bx	lr

08003db8 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8003db8:	b580      	push	{r7, lr}
 8003dba:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8003dbc:	f001 f8f0 	bl	8004fa0 <vTaskStartScheduler>
  
  return osOK;
 8003dc0:	2300      	movs	r3, #0
}
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	bd80      	pop	{r7, pc}

08003dc6 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8003dc6:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003dc8:	b089      	sub	sp, #36	; 0x24
 8003dca:	af04      	add	r7, sp, #16
 8003dcc:	6078      	str	r0, [r7, #4]
 8003dce:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	695b      	ldr	r3, [r3, #20]
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d020      	beq.n	8003e1a <osThreadCreate+0x54>
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	699b      	ldr	r3, [r3, #24]
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d01c      	beq.n	8003e1a <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	685c      	ldr	r4, [r3, #4]
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681d      	ldr	r5, [r3, #0]
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	691e      	ldr	r6, [r3, #16]
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8003df2:	4618      	mov	r0, r3
 8003df4:	f7ff ffb6 	bl	8003d64 <makeFreeRtosPriority>
 8003df8:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	695b      	ldr	r3, [r3, #20]
 8003dfe:	687a      	ldr	r2, [r7, #4]
 8003e00:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003e02:	9202      	str	r2, [sp, #8]
 8003e04:	9301      	str	r3, [sp, #4]
 8003e06:	9100      	str	r1, [sp, #0]
 8003e08:	683b      	ldr	r3, [r7, #0]
 8003e0a:	4632      	mov	r2, r6
 8003e0c:	4629      	mov	r1, r5
 8003e0e:	4620      	mov	r0, r4
 8003e10:	f000 ff0b 	bl	8004c2a <xTaskCreateStatic>
 8003e14:	4603      	mov	r3, r0
 8003e16:	60fb      	str	r3, [r7, #12]
 8003e18:	e01c      	b.n	8003e54 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	685c      	ldr	r4, [r3, #4]
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003e26:	b29e      	uxth	r6, r3
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8003e2e:	4618      	mov	r0, r3
 8003e30:	f7ff ff98 	bl	8003d64 <makeFreeRtosPriority>
 8003e34:	4602      	mov	r2, r0
 8003e36:	f107 030c 	add.w	r3, r7, #12
 8003e3a:	9301      	str	r3, [sp, #4]
 8003e3c:	9200      	str	r2, [sp, #0]
 8003e3e:	683b      	ldr	r3, [r7, #0]
 8003e40:	4632      	mov	r2, r6
 8003e42:	4629      	mov	r1, r5
 8003e44:	4620      	mov	r0, r4
 8003e46:	f000 ff49 	bl	8004cdc <xTaskCreate>
 8003e4a:	4603      	mov	r3, r0
 8003e4c:	2b01      	cmp	r3, #1
 8003e4e:	d001      	beq.n	8003e54 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8003e50:	2300      	movs	r3, #0
 8003e52:	e000      	b.n	8003e56 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8003e54:	68fb      	ldr	r3, [r7, #12]
}
 8003e56:	4618      	mov	r0, r3
 8003e58:	3714      	adds	r7, #20
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003e5e <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8003e5e:	b580      	push	{r7, lr}
 8003e60:	b084      	sub	sp, #16
 8003e62:	af00      	add	r7, sp, #0
 8003e64:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d001      	beq.n	8003e74 <osDelay+0x16>
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	e000      	b.n	8003e76 <osDelay+0x18>
 8003e74:	2301      	movs	r3, #1
 8003e76:	4618      	mov	r0, r3
 8003e78:	f001 f85e 	bl	8004f38 <vTaskDelay>
  
  return osOK;
 8003e7c:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8003e7e:	4618      	mov	r0, r3
 8003e80:	3710      	adds	r7, #16
 8003e82:	46bd      	mov	sp, r7
 8003e84:	bd80      	pop	{r7, pc}

08003e86 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8003e86:	b580      	push	{r7, lr}
 8003e88:	b086      	sub	sp, #24
 8003e8a:	af02      	add	r7, sp, #8
 8003e8c:	6078      	str	r0, [r7, #4]
 8003e8e:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	685b      	ldr	r3, [r3, #4]
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d010      	beq.n	8003eba <osSemaphoreCreate+0x34>
    if (count == 1) {
 8003e98:	683b      	ldr	r3, [r7, #0]
 8003e9a:	2b01      	cmp	r3, #1
 8003e9c:	d10b      	bne.n	8003eb6 <osSemaphoreCreate+0x30>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	685a      	ldr	r2, [r3, #4]
 8003ea2:	2303      	movs	r3, #3
 8003ea4:	9300      	str	r3, [sp, #0]
 8003ea6:	4613      	mov	r3, r2
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	2100      	movs	r1, #0
 8003eac:	2001      	movs	r0, #1
 8003eae:	f000 f9bd 	bl	800422c <xQueueGenericCreateStatic>
 8003eb2:	4603      	mov	r3, r0
 8003eb4:	e016      	b.n	8003ee4 <osSemaphoreCreate+0x5e>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	e014      	b.n	8003ee4 <osSemaphoreCreate+0x5e>
#endif
    }
  }
  else {
    if (count == 1) {
 8003eba:	683b      	ldr	r3, [r7, #0]
 8003ebc:	2b01      	cmp	r3, #1
 8003ebe:	d110      	bne.n	8003ee2 <osSemaphoreCreate+0x5c>
      vSemaphoreCreateBinary(sema);
 8003ec0:	2203      	movs	r2, #3
 8003ec2:	2100      	movs	r1, #0
 8003ec4:	2001      	movs	r0, #1
 8003ec6:	f000 fa23 	bl	8004310 <xQueueGenericCreate>
 8003eca:	60f8      	str	r0, [r7, #12]
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d005      	beq.n	8003ede <osSemaphoreCreate+0x58>
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	2100      	movs	r1, #0
 8003ed8:	68f8      	ldr	r0, [r7, #12]
 8003eda:	f000 fa75 	bl	80043c8 <xQueueGenericSend>
      return sema;
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	e000      	b.n	8003ee4 <osSemaphoreCreate+0x5e>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 8003ee2:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	3710      	adds	r7, #16
 8003ee8:	46bd      	mov	sp, r7
 8003eea:	bd80      	pop	{r7, pc}

08003eec <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8003eec:	b580      	push	{r7, lr}
 8003eee:	b084      	sub	sp, #16
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	6078      	str	r0, [r7, #4]
 8003ef4:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d101      	bne.n	8003f04 <osSemaphoreWait+0x18>
    return osErrorParameter;
 8003f00:	2380      	movs	r3, #128	; 0x80
 8003f02:	e03a      	b.n	8003f7a <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 8003f04:	2300      	movs	r3, #0
 8003f06:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f0e:	d103      	bne.n	8003f18 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 8003f10:	f04f 33ff 	mov.w	r3, #4294967295
 8003f14:	60fb      	str	r3, [r7, #12]
 8003f16:	e009      	b.n	8003f2c <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 8003f18:	683b      	ldr	r3, [r7, #0]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d006      	beq.n	8003f2c <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8003f1e:	683b      	ldr	r3, [r7, #0]
 8003f20:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d101      	bne.n	8003f2c <osSemaphoreWait+0x40>
      ticks = 1;
 8003f28:	2301      	movs	r3, #1
 8003f2a:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8003f2c:	f7ff ff32 	bl	8003d94 <inHandlerMode>
 8003f30:	4603      	mov	r3, r0
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d017      	beq.n	8003f66 <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8003f36:	f107 0308 	add.w	r3, r7, #8
 8003f3a:	461a      	mov	r2, r3
 8003f3c:	2100      	movs	r1, #0
 8003f3e:	6878      	ldr	r0, [r7, #4]
 8003f40:	f000 fcce 	bl	80048e0 <xQueueReceiveFromISR>
 8003f44:	4603      	mov	r3, r0
 8003f46:	2b01      	cmp	r3, #1
 8003f48:	d001      	beq.n	8003f4e <osSemaphoreWait+0x62>
      return osErrorOS;
 8003f4a:	23ff      	movs	r3, #255	; 0xff
 8003f4c:	e015      	b.n	8003f7a <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8003f4e:	68bb      	ldr	r3, [r7, #8]
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d011      	beq.n	8003f78 <osSemaphoreWait+0x8c>
 8003f54:	4b0b      	ldr	r3, [pc, #44]	; (8003f84 <osSemaphoreWait+0x98>)
 8003f56:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003f5a:	601a      	str	r2, [r3, #0]
 8003f5c:	f3bf 8f4f 	dsb	sy
 8003f60:	f3bf 8f6f 	isb	sy
 8003f64:	e008      	b.n	8003f78 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8003f66:	68f9      	ldr	r1, [r7, #12]
 8003f68:	6878      	ldr	r0, [r7, #4]
 8003f6a:	f000 fbb1 	bl	80046d0 <xQueueSemaphoreTake>
 8003f6e:	4603      	mov	r3, r0
 8003f70:	2b01      	cmp	r3, #1
 8003f72:	d001      	beq.n	8003f78 <osSemaphoreWait+0x8c>
    return osErrorOS;
 8003f74:	23ff      	movs	r3, #255	; 0xff
 8003f76:	e000      	b.n	8003f7a <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 8003f78:	2300      	movs	r3, #0
}
 8003f7a:	4618      	mov	r0, r3
 8003f7c:	3710      	adds	r7, #16
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	bd80      	pop	{r7, pc}
 8003f82:	bf00      	nop
 8003f84:	e000ed04 	.word	0xe000ed04

08003f88 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8003f88:	b580      	push	{r7, lr}
 8003f8a:	b084      	sub	sp, #16
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8003f90:	2300      	movs	r3, #0
 8003f92:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8003f94:	2300      	movs	r3, #0
 8003f96:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8003f98:	f7ff fefc 	bl	8003d94 <inHandlerMode>
 8003f9c:	4603      	mov	r3, r0
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d016      	beq.n	8003fd0 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8003fa2:	f107 0308 	add.w	r3, r7, #8
 8003fa6:	4619      	mov	r1, r3
 8003fa8:	6878      	ldr	r0, [r7, #4]
 8003faa:	f000 fb07 	bl	80045bc <xQueueGiveFromISR>
 8003fae:	4603      	mov	r3, r0
 8003fb0:	2b01      	cmp	r3, #1
 8003fb2:	d001      	beq.n	8003fb8 <osSemaphoreRelease+0x30>
      return osErrorOS;
 8003fb4:	23ff      	movs	r3, #255	; 0xff
 8003fb6:	e017      	b.n	8003fe8 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8003fb8:	68bb      	ldr	r3, [r7, #8]
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d013      	beq.n	8003fe6 <osSemaphoreRelease+0x5e>
 8003fbe:	4b0c      	ldr	r3, [pc, #48]	; (8003ff0 <osSemaphoreRelease+0x68>)
 8003fc0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003fc4:	601a      	str	r2, [r3, #0]
 8003fc6:	f3bf 8f4f 	dsb	sy
 8003fca:	f3bf 8f6f 	isb	sy
 8003fce:	e00a      	b.n	8003fe6 <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8003fd0:	2300      	movs	r3, #0
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	2100      	movs	r1, #0
 8003fd6:	6878      	ldr	r0, [r7, #4]
 8003fd8:	f000 f9f6 	bl	80043c8 <xQueueGenericSend>
 8003fdc:	4603      	mov	r3, r0
 8003fde:	2b01      	cmp	r3, #1
 8003fe0:	d001      	beq.n	8003fe6 <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 8003fe2:	23ff      	movs	r3, #255	; 0xff
 8003fe4:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 8003fe6:	68fb      	ldr	r3, [r7, #12]
}
 8003fe8:	4618      	mov	r0, r3
 8003fea:	3710      	adds	r7, #16
 8003fec:	46bd      	mov	sp, r7
 8003fee:	bd80      	pop	{r7, pc}
 8003ff0:	e000ed04 	.word	0xe000ed04

08003ff4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003ff4:	b480      	push	{r7}
 8003ff6:	b083      	sub	sp, #12
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	f103 0208 	add.w	r2, r3, #8
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	f04f 32ff 	mov.w	r2, #4294967295
 800400c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	f103 0208 	add.w	r2, r3, #8
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	f103 0208 	add.w	r2, r3, #8
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	2200      	movs	r2, #0
 8004026:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004028:	bf00      	nop
 800402a:	370c      	adds	r7, #12
 800402c:	46bd      	mov	sp, r7
 800402e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004032:	4770      	bx	lr

08004034 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004034:	b480      	push	{r7}
 8004036:	b083      	sub	sp, #12
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2200      	movs	r2, #0
 8004040:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004042:	bf00      	nop
 8004044:	370c      	adds	r7, #12
 8004046:	46bd      	mov	sp, r7
 8004048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404c:	4770      	bx	lr

0800404e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800404e:	b480      	push	{r7}
 8004050:	b085      	sub	sp, #20
 8004052:	af00      	add	r7, sp, #0
 8004054:	6078      	str	r0, [r7, #4]
 8004056:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	685b      	ldr	r3, [r3, #4]
 800405c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800405e:	683b      	ldr	r3, [r7, #0]
 8004060:	68fa      	ldr	r2, [r7, #12]
 8004062:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	689a      	ldr	r2, [r3, #8]
 8004068:	683b      	ldr	r3, [r7, #0]
 800406a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	689b      	ldr	r3, [r3, #8]
 8004070:	683a      	ldr	r2, [r7, #0]
 8004072:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	683a      	ldr	r2, [r7, #0]
 8004078:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800407a:	683b      	ldr	r3, [r7, #0]
 800407c:	687a      	ldr	r2, [r7, #4]
 800407e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	1c5a      	adds	r2, r3, #1
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	601a      	str	r2, [r3, #0]
}
 800408a:	bf00      	nop
 800408c:	3714      	adds	r7, #20
 800408e:	46bd      	mov	sp, r7
 8004090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004094:	4770      	bx	lr

08004096 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004096:	b480      	push	{r7}
 8004098:	b085      	sub	sp, #20
 800409a:	af00      	add	r7, sp, #0
 800409c:	6078      	str	r0, [r7, #4]
 800409e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80040a0:	683b      	ldr	r3, [r7, #0]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80040a6:	68bb      	ldr	r3, [r7, #8]
 80040a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040ac:	d103      	bne.n	80040b6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	691b      	ldr	r3, [r3, #16]
 80040b2:	60fb      	str	r3, [r7, #12]
 80040b4:	e00c      	b.n	80040d0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	3308      	adds	r3, #8
 80040ba:	60fb      	str	r3, [r7, #12]
 80040bc:	e002      	b.n	80040c4 <vListInsert+0x2e>
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	685b      	ldr	r3, [r3, #4]
 80040c2:	60fb      	str	r3, [r7, #12]
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	685b      	ldr	r3, [r3, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	68ba      	ldr	r2, [r7, #8]
 80040cc:	429a      	cmp	r2, r3
 80040ce:	d2f6      	bcs.n	80040be <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	685a      	ldr	r2, [r3, #4]
 80040d4:	683b      	ldr	r3, [r7, #0]
 80040d6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80040d8:	683b      	ldr	r3, [r7, #0]
 80040da:	685b      	ldr	r3, [r3, #4]
 80040dc:	683a      	ldr	r2, [r7, #0]
 80040de:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80040e0:	683b      	ldr	r3, [r7, #0]
 80040e2:	68fa      	ldr	r2, [r7, #12]
 80040e4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	683a      	ldr	r2, [r7, #0]
 80040ea:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80040ec:	683b      	ldr	r3, [r7, #0]
 80040ee:	687a      	ldr	r2, [r7, #4]
 80040f0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	1c5a      	adds	r2, r3, #1
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	601a      	str	r2, [r3, #0]
}
 80040fc:	bf00      	nop
 80040fe:	3714      	adds	r7, #20
 8004100:	46bd      	mov	sp, r7
 8004102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004106:	4770      	bx	lr

08004108 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004108:	b480      	push	{r7}
 800410a:	b085      	sub	sp, #20
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	691b      	ldr	r3, [r3, #16]
 8004114:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	685b      	ldr	r3, [r3, #4]
 800411a:	687a      	ldr	r2, [r7, #4]
 800411c:	6892      	ldr	r2, [r2, #8]
 800411e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	689b      	ldr	r3, [r3, #8]
 8004124:	687a      	ldr	r2, [r7, #4]
 8004126:	6852      	ldr	r2, [r2, #4]
 8004128:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	685b      	ldr	r3, [r3, #4]
 800412e:	687a      	ldr	r2, [r7, #4]
 8004130:	429a      	cmp	r2, r3
 8004132:	d103      	bne.n	800413c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	689a      	ldr	r2, [r3, #8]
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	2200      	movs	r2, #0
 8004140:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	1e5a      	subs	r2, r3, #1
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
}
 8004150:	4618      	mov	r0, r3
 8004152:	3714      	adds	r7, #20
 8004154:	46bd      	mov	sp, r7
 8004156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415a:	4770      	bx	lr

0800415c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800415c:	b580      	push	{r7, lr}
 800415e:	b084      	sub	sp, #16
 8004160:	af00      	add	r7, sp, #0
 8004162:	6078      	str	r0, [r7, #4]
 8004164:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	2b00      	cmp	r3, #0
 800416e:	d109      	bne.n	8004184 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004170:	f04f 0320 	mov.w	r3, #32
 8004174:	f383 8811 	msr	BASEPRI, r3
 8004178:	f3bf 8f6f 	isb	sy
 800417c:	f3bf 8f4f 	dsb	sy
 8004180:	60bb      	str	r3, [r7, #8]
 8004182:	e7fe      	b.n	8004182 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8004184:	f001 fe72 	bl	8005e6c <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	681a      	ldr	r2, [r3, #0]
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004190:	68f9      	ldr	r1, [r7, #12]
 8004192:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004194:	fb01 f303 	mul.w	r3, r1, r3
 8004198:	441a      	add	r2, r3
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	2200      	movs	r2, #0
 80041a2:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681a      	ldr	r2, [r3, #0]
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	681a      	ldr	r2, [r3, #0]
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041b4:	3b01      	subs	r3, #1
 80041b6:	68f9      	ldr	r1, [r7, #12]
 80041b8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80041ba:	fb01 f303 	mul.w	r3, r1, r3
 80041be:	441a      	add	r2, r3
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	22ff      	movs	r2, #255	; 0xff
 80041c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	22ff      	movs	r2, #255	; 0xff
 80041d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d114      	bne.n	8004204 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	691b      	ldr	r3, [r3, #16]
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d01a      	beq.n	8004218 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	3310      	adds	r3, #16
 80041e6:	4618      	mov	r0, r3
 80041e8:	f001 f91c 	bl	8005424 <xTaskRemoveFromEventList>
 80041ec:	4603      	mov	r3, r0
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d012      	beq.n	8004218 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80041f2:	4b0d      	ldr	r3, [pc, #52]	; (8004228 <xQueueGenericReset+0xcc>)
 80041f4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80041f8:	601a      	str	r2, [r3, #0]
 80041fa:	f3bf 8f4f 	dsb	sy
 80041fe:	f3bf 8f6f 	isb	sy
 8004202:	e009      	b.n	8004218 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	3310      	adds	r3, #16
 8004208:	4618      	mov	r0, r3
 800420a:	f7ff fef3 	bl	8003ff4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	3324      	adds	r3, #36	; 0x24
 8004212:	4618      	mov	r0, r3
 8004214:	f7ff feee 	bl	8003ff4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004218:	f001 fe56 	bl	8005ec8 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800421c:	2301      	movs	r3, #1
}
 800421e:	4618      	mov	r0, r3
 8004220:	3710      	adds	r7, #16
 8004222:	46bd      	mov	sp, r7
 8004224:	bd80      	pop	{r7, pc}
 8004226:	bf00      	nop
 8004228:	e000ed04 	.word	0xe000ed04

0800422c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800422c:	b580      	push	{r7, lr}
 800422e:	b08e      	sub	sp, #56	; 0x38
 8004230:	af02      	add	r7, sp, #8
 8004232:	60f8      	str	r0, [r7, #12]
 8004234:	60b9      	str	r1, [r7, #8]
 8004236:	607a      	str	r2, [r7, #4]
 8004238:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	2b00      	cmp	r3, #0
 800423e:	d109      	bne.n	8004254 <xQueueGenericCreateStatic+0x28>
 8004240:	f04f 0320 	mov.w	r3, #32
 8004244:	f383 8811 	msr	BASEPRI, r3
 8004248:	f3bf 8f6f 	isb	sy
 800424c:	f3bf 8f4f 	dsb	sy
 8004250:	62bb      	str	r3, [r7, #40]	; 0x28
 8004252:	e7fe      	b.n	8004252 <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004254:	683b      	ldr	r3, [r7, #0]
 8004256:	2b00      	cmp	r3, #0
 8004258:	d109      	bne.n	800426e <xQueueGenericCreateStatic+0x42>
 800425a:	f04f 0320 	mov.w	r3, #32
 800425e:	f383 8811 	msr	BASEPRI, r3
 8004262:	f3bf 8f6f 	isb	sy
 8004266:	f3bf 8f4f 	dsb	sy
 800426a:	627b      	str	r3, [r7, #36]	; 0x24
 800426c:	e7fe      	b.n	800426c <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	2b00      	cmp	r3, #0
 8004272:	d002      	beq.n	800427a <xQueueGenericCreateStatic+0x4e>
 8004274:	68bb      	ldr	r3, [r7, #8]
 8004276:	2b00      	cmp	r3, #0
 8004278:	d001      	beq.n	800427e <xQueueGenericCreateStatic+0x52>
 800427a:	2301      	movs	r3, #1
 800427c:	e000      	b.n	8004280 <xQueueGenericCreateStatic+0x54>
 800427e:	2300      	movs	r3, #0
 8004280:	2b00      	cmp	r3, #0
 8004282:	d109      	bne.n	8004298 <xQueueGenericCreateStatic+0x6c>
 8004284:	f04f 0320 	mov.w	r3, #32
 8004288:	f383 8811 	msr	BASEPRI, r3
 800428c:	f3bf 8f6f 	isb	sy
 8004290:	f3bf 8f4f 	dsb	sy
 8004294:	623b      	str	r3, [r7, #32]
 8004296:	e7fe      	b.n	8004296 <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2b00      	cmp	r3, #0
 800429c:	d102      	bne.n	80042a4 <xQueueGenericCreateStatic+0x78>
 800429e:	68bb      	ldr	r3, [r7, #8]
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d101      	bne.n	80042a8 <xQueueGenericCreateStatic+0x7c>
 80042a4:	2301      	movs	r3, #1
 80042a6:	e000      	b.n	80042aa <xQueueGenericCreateStatic+0x7e>
 80042a8:	2300      	movs	r3, #0
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d109      	bne.n	80042c2 <xQueueGenericCreateStatic+0x96>
 80042ae:	f04f 0320 	mov.w	r3, #32
 80042b2:	f383 8811 	msr	BASEPRI, r3
 80042b6:	f3bf 8f6f 	isb	sy
 80042ba:	f3bf 8f4f 	dsb	sy
 80042be:	61fb      	str	r3, [r7, #28]
 80042c0:	e7fe      	b.n	80042c0 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80042c2:	2348      	movs	r3, #72	; 0x48
 80042c4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80042c6:	697b      	ldr	r3, [r7, #20]
 80042c8:	2b48      	cmp	r3, #72	; 0x48
 80042ca:	d009      	beq.n	80042e0 <xQueueGenericCreateStatic+0xb4>
 80042cc:	f04f 0320 	mov.w	r3, #32
 80042d0:	f383 8811 	msr	BASEPRI, r3
 80042d4:	f3bf 8f6f 	isb	sy
 80042d8:	f3bf 8f4f 	dsb	sy
 80042dc:	61bb      	str	r3, [r7, #24]
 80042de:	e7fe      	b.n	80042de <xQueueGenericCreateStatic+0xb2>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80042e0:	683b      	ldr	r3, [r7, #0]
 80042e2:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 80042e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d00d      	beq.n	8004306 <xQueueGenericCreateStatic+0xda>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80042ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042ec:	2201      	movs	r2, #1
 80042ee:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80042f2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80042f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042f8:	9300      	str	r3, [sp, #0]
 80042fa:	4613      	mov	r3, r2
 80042fc:	687a      	ldr	r2, [r7, #4]
 80042fe:	68b9      	ldr	r1, [r7, #8]
 8004300:	68f8      	ldr	r0, [r7, #12]
 8004302:	f000 f842 	bl	800438a <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8004306:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8004308:	4618      	mov	r0, r3
 800430a:	3730      	adds	r7, #48	; 0x30
 800430c:	46bd      	mov	sp, r7
 800430e:	bd80      	pop	{r7, pc}

08004310 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004310:	b580      	push	{r7, lr}
 8004312:	b08a      	sub	sp, #40	; 0x28
 8004314:	af02      	add	r7, sp, #8
 8004316:	60f8      	str	r0, [r7, #12]
 8004318:	60b9      	str	r1, [r7, #8]
 800431a:	4613      	mov	r3, r2
 800431c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	2b00      	cmp	r3, #0
 8004322:	d109      	bne.n	8004338 <xQueueGenericCreate+0x28>
 8004324:	f04f 0320 	mov.w	r3, #32
 8004328:	f383 8811 	msr	BASEPRI, r3
 800432c:	f3bf 8f6f 	isb	sy
 8004330:	f3bf 8f4f 	dsb	sy
 8004334:	613b      	str	r3, [r7, #16]
 8004336:	e7fe      	b.n	8004336 <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8004338:	68bb      	ldr	r3, [r7, #8]
 800433a:	2b00      	cmp	r3, #0
 800433c:	d102      	bne.n	8004344 <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800433e:	2300      	movs	r3, #0
 8004340:	61fb      	str	r3, [r7, #28]
 8004342:	e004      	b.n	800434e <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	68ba      	ldr	r2, [r7, #8]
 8004348:	fb02 f303 	mul.w	r3, r2, r3
 800434c:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800434e:	69fb      	ldr	r3, [r7, #28]
 8004350:	3348      	adds	r3, #72	; 0x48
 8004352:	4618      	mov	r0, r3
 8004354:	f001 fea4 	bl	80060a0 <pvPortMalloc>
 8004358:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800435a:	69bb      	ldr	r3, [r7, #24]
 800435c:	2b00      	cmp	r3, #0
 800435e:	d00f      	beq.n	8004380 <xQueueGenericCreate+0x70>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8004360:	69bb      	ldr	r3, [r7, #24]
 8004362:	3348      	adds	r3, #72	; 0x48
 8004364:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004366:	69bb      	ldr	r3, [r7, #24]
 8004368:	2200      	movs	r2, #0
 800436a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800436e:	79fa      	ldrb	r2, [r7, #7]
 8004370:	69bb      	ldr	r3, [r7, #24]
 8004372:	9300      	str	r3, [sp, #0]
 8004374:	4613      	mov	r3, r2
 8004376:	697a      	ldr	r2, [r7, #20]
 8004378:	68b9      	ldr	r1, [r7, #8]
 800437a:	68f8      	ldr	r0, [r7, #12]
 800437c:	f000 f805 	bl	800438a <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8004380:	69bb      	ldr	r3, [r7, #24]
	}
 8004382:	4618      	mov	r0, r3
 8004384:	3720      	adds	r7, #32
 8004386:	46bd      	mov	sp, r7
 8004388:	bd80      	pop	{r7, pc}

0800438a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800438a:	b580      	push	{r7, lr}
 800438c:	b084      	sub	sp, #16
 800438e:	af00      	add	r7, sp, #0
 8004390:	60f8      	str	r0, [r7, #12]
 8004392:	60b9      	str	r1, [r7, #8]
 8004394:	607a      	str	r2, [r7, #4]
 8004396:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004398:	68bb      	ldr	r3, [r7, #8]
 800439a:	2b00      	cmp	r3, #0
 800439c:	d103      	bne.n	80043a6 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800439e:	69bb      	ldr	r3, [r7, #24]
 80043a0:	69ba      	ldr	r2, [r7, #24]
 80043a2:	601a      	str	r2, [r3, #0]
 80043a4:	e002      	b.n	80043ac <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80043a6:	69bb      	ldr	r3, [r7, #24]
 80043a8:	687a      	ldr	r2, [r7, #4]
 80043aa:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80043ac:	69bb      	ldr	r3, [r7, #24]
 80043ae:	68fa      	ldr	r2, [r7, #12]
 80043b0:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80043b2:	69bb      	ldr	r3, [r7, #24]
 80043b4:	68ba      	ldr	r2, [r7, #8]
 80043b6:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80043b8:	2101      	movs	r1, #1
 80043ba:	69b8      	ldr	r0, [r7, #24]
 80043bc:	f7ff fece 	bl	800415c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80043c0:	bf00      	nop
 80043c2:	3710      	adds	r7, #16
 80043c4:	46bd      	mov	sp, r7
 80043c6:	bd80      	pop	{r7, pc}

080043c8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	b08e      	sub	sp, #56	; 0x38
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	60f8      	str	r0, [r7, #12]
 80043d0:	60b9      	str	r1, [r7, #8]
 80043d2:	607a      	str	r2, [r7, #4]
 80043d4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80043d6:	2300      	movs	r3, #0
 80043d8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80043de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d109      	bne.n	80043f8 <xQueueGenericSend+0x30>
 80043e4:	f04f 0320 	mov.w	r3, #32
 80043e8:	f383 8811 	msr	BASEPRI, r3
 80043ec:	f3bf 8f6f 	isb	sy
 80043f0:	f3bf 8f4f 	dsb	sy
 80043f4:	62bb      	str	r3, [r7, #40]	; 0x28
 80043f6:	e7fe      	b.n	80043f6 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80043f8:	68bb      	ldr	r3, [r7, #8]
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d103      	bne.n	8004406 <xQueueGenericSend+0x3e>
 80043fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004400:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004402:	2b00      	cmp	r3, #0
 8004404:	d101      	bne.n	800440a <xQueueGenericSend+0x42>
 8004406:	2301      	movs	r3, #1
 8004408:	e000      	b.n	800440c <xQueueGenericSend+0x44>
 800440a:	2300      	movs	r3, #0
 800440c:	2b00      	cmp	r3, #0
 800440e:	d109      	bne.n	8004424 <xQueueGenericSend+0x5c>
 8004410:	f04f 0320 	mov.w	r3, #32
 8004414:	f383 8811 	msr	BASEPRI, r3
 8004418:	f3bf 8f6f 	isb	sy
 800441c:	f3bf 8f4f 	dsb	sy
 8004420:	627b      	str	r3, [r7, #36]	; 0x24
 8004422:	e7fe      	b.n	8004422 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004424:	683b      	ldr	r3, [r7, #0]
 8004426:	2b02      	cmp	r3, #2
 8004428:	d103      	bne.n	8004432 <xQueueGenericSend+0x6a>
 800442a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800442c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800442e:	2b01      	cmp	r3, #1
 8004430:	d101      	bne.n	8004436 <xQueueGenericSend+0x6e>
 8004432:	2301      	movs	r3, #1
 8004434:	e000      	b.n	8004438 <xQueueGenericSend+0x70>
 8004436:	2300      	movs	r3, #0
 8004438:	2b00      	cmp	r3, #0
 800443a:	d109      	bne.n	8004450 <xQueueGenericSend+0x88>
 800443c:	f04f 0320 	mov.w	r3, #32
 8004440:	f383 8811 	msr	BASEPRI, r3
 8004444:	f3bf 8f6f 	isb	sy
 8004448:	f3bf 8f4f 	dsb	sy
 800444c:	623b      	str	r3, [r7, #32]
 800444e:	e7fe      	b.n	800444e <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004450:	f001 f9a4 	bl	800579c <xTaskGetSchedulerState>
 8004454:	4603      	mov	r3, r0
 8004456:	2b00      	cmp	r3, #0
 8004458:	d102      	bne.n	8004460 <xQueueGenericSend+0x98>
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	2b00      	cmp	r3, #0
 800445e:	d101      	bne.n	8004464 <xQueueGenericSend+0x9c>
 8004460:	2301      	movs	r3, #1
 8004462:	e000      	b.n	8004466 <xQueueGenericSend+0x9e>
 8004464:	2300      	movs	r3, #0
 8004466:	2b00      	cmp	r3, #0
 8004468:	d109      	bne.n	800447e <xQueueGenericSend+0xb6>
 800446a:	f04f 0320 	mov.w	r3, #32
 800446e:	f383 8811 	msr	BASEPRI, r3
 8004472:	f3bf 8f6f 	isb	sy
 8004476:	f3bf 8f4f 	dsb	sy
 800447a:	61fb      	str	r3, [r7, #28]
 800447c:	e7fe      	b.n	800447c <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800447e:	f001 fcf5 	bl	8005e6c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004482:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004484:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004486:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004488:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800448a:	429a      	cmp	r2, r3
 800448c:	d302      	bcc.n	8004494 <xQueueGenericSend+0xcc>
 800448e:	683b      	ldr	r3, [r7, #0]
 8004490:	2b02      	cmp	r3, #2
 8004492:	d129      	bne.n	80044e8 <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004494:	683a      	ldr	r2, [r7, #0]
 8004496:	68b9      	ldr	r1, [r7, #8]
 8004498:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800449a:	f000 fab6 	bl	8004a0a <prvCopyDataToQueue>
 800449e:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80044a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d010      	beq.n	80044ca <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80044a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044aa:	3324      	adds	r3, #36	; 0x24
 80044ac:	4618      	mov	r0, r3
 80044ae:	f000 ffb9 	bl	8005424 <xTaskRemoveFromEventList>
 80044b2:	4603      	mov	r3, r0
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d013      	beq.n	80044e0 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80044b8:	4b3f      	ldr	r3, [pc, #252]	; (80045b8 <xQueueGenericSend+0x1f0>)
 80044ba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80044be:	601a      	str	r2, [r3, #0]
 80044c0:	f3bf 8f4f 	dsb	sy
 80044c4:	f3bf 8f6f 	isb	sy
 80044c8:	e00a      	b.n	80044e0 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80044ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d007      	beq.n	80044e0 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80044d0:	4b39      	ldr	r3, [pc, #228]	; (80045b8 <xQueueGenericSend+0x1f0>)
 80044d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80044d6:	601a      	str	r2, [r3, #0]
 80044d8:	f3bf 8f4f 	dsb	sy
 80044dc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80044e0:	f001 fcf2 	bl	8005ec8 <vPortExitCritical>
				return pdPASS;
 80044e4:	2301      	movs	r3, #1
 80044e6:	e063      	b.n	80045b0 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d103      	bne.n	80044f6 <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80044ee:	f001 fceb 	bl	8005ec8 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80044f2:	2300      	movs	r3, #0
 80044f4:	e05c      	b.n	80045b0 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80044f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d106      	bne.n	800450a <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80044fc:	f107 0314 	add.w	r3, r7, #20
 8004500:	4618      	mov	r0, r3
 8004502:	f000 fff1 	bl	80054e8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004506:	2301      	movs	r3, #1
 8004508:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800450a:	f001 fcdd 	bl	8005ec8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800450e:	f000 fda5 	bl	800505c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004512:	f001 fcab 	bl	8005e6c <vPortEnterCritical>
 8004516:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004518:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800451c:	b25b      	sxtb	r3, r3
 800451e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004522:	d103      	bne.n	800452c <xQueueGenericSend+0x164>
 8004524:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004526:	2200      	movs	r2, #0
 8004528:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800452c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800452e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004532:	b25b      	sxtb	r3, r3
 8004534:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004538:	d103      	bne.n	8004542 <xQueueGenericSend+0x17a>
 800453a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800453c:	2200      	movs	r2, #0
 800453e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004542:	f001 fcc1 	bl	8005ec8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004546:	1d3a      	adds	r2, r7, #4
 8004548:	f107 0314 	add.w	r3, r7, #20
 800454c:	4611      	mov	r1, r2
 800454e:	4618      	mov	r0, r3
 8004550:	f000 ffe0 	bl	8005514 <xTaskCheckForTimeOut>
 8004554:	4603      	mov	r3, r0
 8004556:	2b00      	cmp	r3, #0
 8004558:	d124      	bne.n	80045a4 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800455a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800455c:	f000 fb4d 	bl	8004bfa <prvIsQueueFull>
 8004560:	4603      	mov	r3, r0
 8004562:	2b00      	cmp	r3, #0
 8004564:	d018      	beq.n	8004598 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004566:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004568:	3310      	adds	r3, #16
 800456a:	687a      	ldr	r2, [r7, #4]
 800456c:	4611      	mov	r1, r2
 800456e:	4618      	mov	r0, r3
 8004570:	f000 ff34 	bl	80053dc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004574:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004576:	f000 fad8 	bl	8004b2a <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800457a:	f000 fd7d 	bl	8005078 <xTaskResumeAll>
 800457e:	4603      	mov	r3, r0
 8004580:	2b00      	cmp	r3, #0
 8004582:	f47f af7c 	bne.w	800447e <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8004586:	4b0c      	ldr	r3, [pc, #48]	; (80045b8 <xQueueGenericSend+0x1f0>)
 8004588:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800458c:	601a      	str	r2, [r3, #0]
 800458e:	f3bf 8f4f 	dsb	sy
 8004592:	f3bf 8f6f 	isb	sy
 8004596:	e772      	b.n	800447e <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004598:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800459a:	f000 fac6 	bl	8004b2a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800459e:	f000 fd6b 	bl	8005078 <xTaskResumeAll>
 80045a2:	e76c      	b.n	800447e <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80045a4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80045a6:	f000 fac0 	bl	8004b2a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80045aa:	f000 fd65 	bl	8005078 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80045ae:	2300      	movs	r3, #0
		}
	}
}
 80045b0:	4618      	mov	r0, r3
 80045b2:	3738      	adds	r7, #56	; 0x38
 80045b4:	46bd      	mov	sp, r7
 80045b6:	bd80      	pop	{r7, pc}
 80045b8:	e000ed04 	.word	0xe000ed04

080045bc <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	b08e      	sub	sp, #56	; 0x38
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	6078      	str	r0, [r7, #4]
 80045c4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80045ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d109      	bne.n	80045e4 <xQueueGiveFromISR+0x28>
 80045d0:	f04f 0320 	mov.w	r3, #32
 80045d4:	f383 8811 	msr	BASEPRI, r3
 80045d8:	f3bf 8f6f 	isb	sy
 80045dc:	f3bf 8f4f 	dsb	sy
 80045e0:	623b      	str	r3, [r7, #32]
 80045e2:	e7fe      	b.n	80045e2 <xQueueGiveFromISR+0x26>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80045e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d009      	beq.n	8004600 <xQueueGiveFromISR+0x44>
 80045ec:	f04f 0320 	mov.w	r3, #32
 80045f0:	f383 8811 	msr	BASEPRI, r3
 80045f4:	f3bf 8f6f 	isb	sy
 80045f8:	f3bf 8f4f 	dsb	sy
 80045fc:	61fb      	str	r3, [r7, #28]
 80045fe:	e7fe      	b.n	80045fe <xQueueGiveFromISR+0x42>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 8004600:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	2b00      	cmp	r3, #0
 8004606:	d103      	bne.n	8004610 <xQueueGiveFromISR+0x54>
 8004608:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800460a:	685b      	ldr	r3, [r3, #4]
 800460c:	2b00      	cmp	r3, #0
 800460e:	d101      	bne.n	8004614 <xQueueGiveFromISR+0x58>
 8004610:	2301      	movs	r3, #1
 8004612:	e000      	b.n	8004616 <xQueueGiveFromISR+0x5a>
 8004614:	2300      	movs	r3, #0
 8004616:	2b00      	cmp	r3, #0
 8004618:	d109      	bne.n	800462e <xQueueGiveFromISR+0x72>
 800461a:	f04f 0320 	mov.w	r3, #32
 800461e:	f383 8811 	msr	BASEPRI, r3
 8004622:	f3bf 8f6f 	isb	sy
 8004626:	f3bf 8f4f 	dsb	sy
 800462a:	61bb      	str	r3, [r7, #24]
 800462c:	e7fe      	b.n	800462c <xQueueGiveFromISR+0x70>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800462e:	f001 fcf9 	bl	8006024 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004632:	f3ef 8211 	mrs	r2, BASEPRI
 8004636:	f04f 0320 	mov.w	r3, #32
 800463a:	f383 8811 	msr	BASEPRI, r3
 800463e:	f3bf 8f6f 	isb	sy
 8004642:	f3bf 8f4f 	dsb	sy
 8004646:	617a      	str	r2, [r7, #20]
 8004648:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800464a:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800464c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800464e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004650:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004652:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8004654:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004656:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004658:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800465a:	429a      	cmp	r2, r3
 800465c:	d22b      	bcs.n	80046b6 <xQueueGiveFromISR+0xfa>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800465e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004660:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004664:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004668:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800466a:	1c5a      	adds	r2, r3, #1
 800466c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800466e:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004670:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8004674:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004678:	d112      	bne.n	80046a0 <xQueueGiveFromISR+0xe4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800467a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800467c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800467e:	2b00      	cmp	r3, #0
 8004680:	d016      	beq.n	80046b0 <xQueueGiveFromISR+0xf4>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004682:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004684:	3324      	adds	r3, #36	; 0x24
 8004686:	4618      	mov	r0, r3
 8004688:	f000 fecc 	bl	8005424 <xTaskRemoveFromEventList>
 800468c:	4603      	mov	r3, r0
 800468e:	2b00      	cmp	r3, #0
 8004690:	d00e      	beq.n	80046b0 <xQueueGiveFromISR+0xf4>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004692:	683b      	ldr	r3, [r7, #0]
 8004694:	2b00      	cmp	r3, #0
 8004696:	d00b      	beq.n	80046b0 <xQueueGiveFromISR+0xf4>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004698:	683b      	ldr	r3, [r7, #0]
 800469a:	2201      	movs	r2, #1
 800469c:	601a      	str	r2, [r3, #0]
 800469e:	e007      	b.n	80046b0 <xQueueGiveFromISR+0xf4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80046a0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80046a4:	3301      	adds	r3, #1
 80046a6:	b2db      	uxtb	r3, r3
 80046a8:	b25a      	sxtb	r2, r3
 80046aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046ac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80046b0:	2301      	movs	r3, #1
 80046b2:	637b      	str	r3, [r7, #52]	; 0x34
 80046b4:	e001      	b.n	80046ba <xQueueGiveFromISR+0xfe>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80046b6:	2300      	movs	r3, #0
 80046b8:	637b      	str	r3, [r7, #52]	; 0x34
 80046ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80046bc:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80046c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80046c6:	4618      	mov	r0, r3
 80046c8:	3738      	adds	r7, #56	; 0x38
 80046ca:	46bd      	mov	sp, r7
 80046cc:	bd80      	pop	{r7, pc}
	...

080046d0 <xQueueSemaphoreTake>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80046d0:	b580      	push	{r7, lr}
 80046d2:	b08e      	sub	sp, #56	; 0x38
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]
 80046d8:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80046da:	2300      	movs	r3, #0
 80046dc:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80046e2:	2300      	movs	r3, #0
 80046e4:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80046e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d109      	bne.n	8004700 <xQueueSemaphoreTake+0x30>
	__asm volatile
 80046ec:	f04f 0320 	mov.w	r3, #32
 80046f0:	f383 8811 	msr	BASEPRI, r3
 80046f4:	f3bf 8f6f 	isb	sy
 80046f8:	f3bf 8f4f 	dsb	sy
 80046fc:	623b      	str	r3, [r7, #32]
 80046fe:	e7fe      	b.n	80046fe <xQueueSemaphoreTake+0x2e>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8004700:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004702:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004704:	2b00      	cmp	r3, #0
 8004706:	d009      	beq.n	800471c <xQueueSemaphoreTake+0x4c>
 8004708:	f04f 0320 	mov.w	r3, #32
 800470c:	f383 8811 	msr	BASEPRI, r3
 8004710:	f3bf 8f6f 	isb	sy
 8004714:	f3bf 8f4f 	dsb	sy
 8004718:	61fb      	str	r3, [r7, #28]
 800471a:	e7fe      	b.n	800471a <xQueueSemaphoreTake+0x4a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800471c:	f001 f83e 	bl	800579c <xTaskGetSchedulerState>
 8004720:	4603      	mov	r3, r0
 8004722:	2b00      	cmp	r3, #0
 8004724:	d102      	bne.n	800472c <xQueueSemaphoreTake+0x5c>
 8004726:	683b      	ldr	r3, [r7, #0]
 8004728:	2b00      	cmp	r3, #0
 800472a:	d101      	bne.n	8004730 <xQueueSemaphoreTake+0x60>
 800472c:	2301      	movs	r3, #1
 800472e:	e000      	b.n	8004732 <xQueueSemaphoreTake+0x62>
 8004730:	2300      	movs	r3, #0
 8004732:	2b00      	cmp	r3, #0
 8004734:	d109      	bne.n	800474a <xQueueSemaphoreTake+0x7a>
 8004736:	f04f 0320 	mov.w	r3, #32
 800473a:	f383 8811 	msr	BASEPRI, r3
 800473e:	f3bf 8f6f 	isb	sy
 8004742:	f3bf 8f4f 	dsb	sy
 8004746:	61bb      	str	r3, [r7, #24]
 8004748:	e7fe      	b.n	8004748 <xQueueSemaphoreTake+0x78>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800474a:	f001 fb8f 	bl	8005e6c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800474e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004750:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004752:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8004754:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004756:	2b00      	cmp	r3, #0
 8004758:	d024      	beq.n	80047a4 <xQueueSemaphoreTake+0xd4>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800475a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800475c:	1e5a      	subs	r2, r3, #1
 800475e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004760:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004762:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	2b00      	cmp	r3, #0
 8004768:	d104      	bne.n	8004774 <xQueueSemaphoreTake+0xa4>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 800476a:	f001 f9dd 	bl	8005b28 <pvTaskIncrementMutexHeldCount>
 800476e:	4602      	mov	r2, r0
 8004770:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004772:	605a      	str	r2, [r3, #4]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004774:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004776:	691b      	ldr	r3, [r3, #16]
 8004778:	2b00      	cmp	r3, #0
 800477a:	d00f      	beq.n	800479c <xQueueSemaphoreTake+0xcc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800477c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800477e:	3310      	adds	r3, #16
 8004780:	4618      	mov	r0, r3
 8004782:	f000 fe4f 	bl	8005424 <xTaskRemoveFromEventList>
 8004786:	4603      	mov	r3, r0
 8004788:	2b00      	cmp	r3, #0
 800478a:	d007      	beq.n	800479c <xQueueSemaphoreTake+0xcc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800478c:	4b53      	ldr	r3, [pc, #332]	; (80048dc <xQueueSemaphoreTake+0x20c>)
 800478e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004792:	601a      	str	r2, [r3, #0]
 8004794:	f3bf 8f4f 	dsb	sy
 8004798:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800479c:	f001 fb94 	bl	8005ec8 <vPortExitCritical>
				return pdPASS;
 80047a0:	2301      	movs	r3, #1
 80047a2:	e096      	b.n	80048d2 <xQueueSemaphoreTake+0x202>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80047a4:	683b      	ldr	r3, [r7, #0]
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d110      	bne.n	80047cc <xQueueSemaphoreTake+0xfc>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80047aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d009      	beq.n	80047c4 <xQueueSemaphoreTake+0xf4>
 80047b0:	f04f 0320 	mov.w	r3, #32
 80047b4:	f383 8811 	msr	BASEPRI, r3
 80047b8:	f3bf 8f6f 	isb	sy
 80047bc:	f3bf 8f4f 	dsb	sy
 80047c0:	617b      	str	r3, [r7, #20]
 80047c2:	e7fe      	b.n	80047c2 <xQueueSemaphoreTake+0xf2>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80047c4:	f001 fb80 	bl	8005ec8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80047c8:	2300      	movs	r3, #0
 80047ca:	e082      	b.n	80048d2 <xQueueSemaphoreTake+0x202>
				}
				else if( xEntryTimeSet == pdFALSE )
 80047cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d106      	bne.n	80047e0 <xQueueSemaphoreTake+0x110>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80047d2:	f107 030c 	add.w	r3, r7, #12
 80047d6:	4618      	mov	r0, r3
 80047d8:	f000 fe86 	bl	80054e8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80047dc:	2301      	movs	r3, #1
 80047de:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80047e0:	f001 fb72 	bl	8005ec8 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80047e4:	f000 fc3a 	bl	800505c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80047e8:	f001 fb40 	bl	8005e6c <vPortEnterCritical>
 80047ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047ee:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80047f2:	b25b      	sxtb	r3, r3
 80047f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047f8:	d103      	bne.n	8004802 <xQueueSemaphoreTake+0x132>
 80047fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047fc:	2200      	movs	r2, #0
 80047fe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004802:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004804:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004808:	b25b      	sxtb	r3, r3
 800480a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800480e:	d103      	bne.n	8004818 <xQueueSemaphoreTake+0x148>
 8004810:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004812:	2200      	movs	r2, #0
 8004814:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004818:	f001 fb56 	bl	8005ec8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800481c:	463a      	mov	r2, r7
 800481e:	f107 030c 	add.w	r3, r7, #12
 8004822:	4611      	mov	r1, r2
 8004824:	4618      	mov	r0, r3
 8004826:	f000 fe75 	bl	8005514 <xTaskCheckForTimeOut>
 800482a:	4603      	mov	r3, r0
 800482c:	2b00      	cmp	r3, #0
 800482e:	d132      	bne.n	8004896 <xQueueSemaphoreTake+0x1c6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004830:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004832:	f000 f9cc 	bl	8004bce <prvIsQueueEmpty>
 8004836:	4603      	mov	r3, r0
 8004838:	2b00      	cmp	r3, #0
 800483a:	d026      	beq.n	800488a <xQueueSemaphoreTake+0x1ba>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800483c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	2b00      	cmp	r3, #0
 8004842:	d109      	bne.n	8004858 <xQueueSemaphoreTake+0x188>
					{
						taskENTER_CRITICAL();
 8004844:	f001 fb12 	bl	8005e6c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8004848:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800484a:	685b      	ldr	r3, [r3, #4]
 800484c:	4618      	mov	r0, r3
 800484e:	f000 ffc3 	bl	80057d8 <xTaskPriorityInherit>
 8004852:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8004854:	f001 fb38 	bl	8005ec8 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004858:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800485a:	3324      	adds	r3, #36	; 0x24
 800485c:	683a      	ldr	r2, [r7, #0]
 800485e:	4611      	mov	r1, r2
 8004860:	4618      	mov	r0, r3
 8004862:	f000 fdbb 	bl	80053dc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004866:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004868:	f000 f95f 	bl	8004b2a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800486c:	f000 fc04 	bl	8005078 <xTaskResumeAll>
 8004870:	4603      	mov	r3, r0
 8004872:	2b00      	cmp	r3, #0
 8004874:	f47f af69 	bne.w	800474a <xQueueSemaphoreTake+0x7a>
				{
					portYIELD_WITHIN_API();
 8004878:	4b18      	ldr	r3, [pc, #96]	; (80048dc <xQueueSemaphoreTake+0x20c>)
 800487a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800487e:	601a      	str	r2, [r3, #0]
 8004880:	f3bf 8f4f 	dsb	sy
 8004884:	f3bf 8f6f 	isb	sy
 8004888:	e75f      	b.n	800474a <xQueueSemaphoreTake+0x7a>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800488a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800488c:	f000 f94d 	bl	8004b2a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004890:	f000 fbf2 	bl	8005078 <xTaskResumeAll>
 8004894:	e759      	b.n	800474a <xQueueSemaphoreTake+0x7a>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8004896:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004898:	f000 f947 	bl	8004b2a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800489c:	f000 fbec 	bl	8005078 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80048a0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80048a2:	f000 f994 	bl	8004bce <prvIsQueueEmpty>
 80048a6:	4603      	mov	r3, r0
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	f43f af4e 	beq.w	800474a <xQueueSemaphoreTake+0x7a>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80048ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d00d      	beq.n	80048d0 <xQueueSemaphoreTake+0x200>
					{
						taskENTER_CRITICAL();
 80048b4:	f001 fada 	bl	8005e6c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80048b8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80048ba:	f000 f88e 	bl	80049da <prvGetDisinheritPriorityAfterTimeout>
 80048be:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
 80048c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048c2:	685b      	ldr	r3, [r3, #4]
 80048c4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80048c6:	4618      	mov	r0, r3
 80048c8:	f001 f890 	bl	80059ec <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80048cc:	f001 fafc 	bl	8005ec8 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80048d0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 80048d2:	4618      	mov	r0, r3
 80048d4:	3738      	adds	r7, #56	; 0x38
 80048d6:	46bd      	mov	sp, r7
 80048d8:	bd80      	pop	{r7, pc}
 80048da:	bf00      	nop
 80048dc:	e000ed04 	.word	0xe000ed04

080048e0 <xQueueReceiveFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80048e0:	b580      	push	{r7, lr}
 80048e2:	b08e      	sub	sp, #56	; 0x38
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	60f8      	str	r0, [r7, #12]
 80048e8:	60b9      	str	r1, [r7, #8]
 80048ea:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80048f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d109      	bne.n	800490a <xQueueReceiveFromISR+0x2a>
 80048f6:	f04f 0320 	mov.w	r3, #32
 80048fa:	f383 8811 	msr	BASEPRI, r3
 80048fe:	f3bf 8f6f 	isb	sy
 8004902:	f3bf 8f4f 	dsb	sy
 8004906:	623b      	str	r3, [r7, #32]
 8004908:	e7fe      	b.n	8004908 <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800490a:	68bb      	ldr	r3, [r7, #8]
 800490c:	2b00      	cmp	r3, #0
 800490e:	d103      	bne.n	8004918 <xQueueReceiveFromISR+0x38>
 8004910:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004912:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004914:	2b00      	cmp	r3, #0
 8004916:	d101      	bne.n	800491c <xQueueReceiveFromISR+0x3c>
 8004918:	2301      	movs	r3, #1
 800491a:	e000      	b.n	800491e <xQueueReceiveFromISR+0x3e>
 800491c:	2300      	movs	r3, #0
 800491e:	2b00      	cmp	r3, #0
 8004920:	d109      	bne.n	8004936 <xQueueReceiveFromISR+0x56>
 8004922:	f04f 0320 	mov.w	r3, #32
 8004926:	f383 8811 	msr	BASEPRI, r3
 800492a:	f3bf 8f6f 	isb	sy
 800492e:	f3bf 8f4f 	dsb	sy
 8004932:	61fb      	str	r3, [r7, #28]
 8004934:	e7fe      	b.n	8004934 <xQueueReceiveFromISR+0x54>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004936:	f001 fb75 	bl	8006024 <vPortValidateInterruptPriority>
	__asm volatile
 800493a:	f3ef 8211 	mrs	r2, BASEPRI
 800493e:	f04f 0320 	mov.w	r3, #32
 8004942:	f383 8811 	msr	BASEPRI, r3
 8004946:	f3bf 8f6f 	isb	sy
 800494a:	f3bf 8f4f 	dsb	sy
 800494e:	61ba      	str	r2, [r7, #24]
 8004950:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8004952:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004954:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004956:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004958:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800495a:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800495c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800495e:	2b00      	cmp	r3, #0
 8004960:	d02f      	beq.n	80049c2 <xQueueReceiveFromISR+0xe2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8004962:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004964:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004968:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800496c:	68b9      	ldr	r1, [r7, #8]
 800496e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004970:	f000 f8b5 	bl	8004ade <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004974:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004976:	1e5a      	subs	r2, r3, #1
 8004978:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800497a:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800497c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8004980:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004984:	d112      	bne.n	80049ac <xQueueReceiveFromISR+0xcc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004986:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004988:	691b      	ldr	r3, [r3, #16]
 800498a:	2b00      	cmp	r3, #0
 800498c:	d016      	beq.n	80049bc <xQueueReceiveFromISR+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800498e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004990:	3310      	adds	r3, #16
 8004992:	4618      	mov	r0, r3
 8004994:	f000 fd46 	bl	8005424 <xTaskRemoveFromEventList>
 8004998:	4603      	mov	r3, r0
 800499a:	2b00      	cmp	r3, #0
 800499c:	d00e      	beq.n	80049bc <xQueueReceiveFromISR+0xdc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d00b      	beq.n	80049bc <xQueueReceiveFromISR+0xdc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2201      	movs	r2, #1
 80049a8:	601a      	str	r2, [r3, #0]
 80049aa:	e007      	b.n	80049bc <xQueueReceiveFromISR+0xdc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80049ac:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80049b0:	3301      	adds	r3, #1
 80049b2:	b2db      	uxtb	r3, r3
 80049b4:	b25a      	sxtb	r2, r3
 80049b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049b8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 80049bc:	2301      	movs	r3, #1
 80049be:	637b      	str	r3, [r7, #52]	; 0x34
 80049c0:	e001      	b.n	80049c6 <xQueueReceiveFromISR+0xe6>
		}
		else
		{
			xReturn = pdFAIL;
 80049c2:	2300      	movs	r3, #0
 80049c4:	637b      	str	r3, [r7, #52]	; 0x34
 80049c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049c8:	613b      	str	r3, [r7, #16]
	__asm volatile
 80049ca:	693b      	ldr	r3, [r7, #16]
 80049cc:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80049d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80049d2:	4618      	mov	r0, r3
 80049d4:	3738      	adds	r7, #56	; 0x38
 80049d6:	46bd      	mov	sp, r7
 80049d8:	bd80      	pop	{r7, pc}

080049da <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80049da:	b480      	push	{r7}
 80049dc:	b085      	sub	sp, #20
 80049de:	af00      	add	r7, sp, #0
 80049e0:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d006      	beq.n	80049f8 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f1c3 0307 	rsb	r3, r3, #7
 80049f4:	60fb      	str	r3, [r7, #12]
 80049f6:	e001      	b.n	80049fc <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80049f8:	2300      	movs	r3, #0
 80049fa:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80049fc:	68fb      	ldr	r3, [r7, #12]
	}
 80049fe:	4618      	mov	r0, r3
 8004a00:	3714      	adds	r7, #20
 8004a02:	46bd      	mov	sp, r7
 8004a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a08:	4770      	bx	lr

08004a0a <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004a0a:	b580      	push	{r7, lr}
 8004a0c:	b086      	sub	sp, #24
 8004a0e:	af00      	add	r7, sp, #0
 8004a10:	60f8      	str	r0, [r7, #12]
 8004a12:	60b9      	str	r1, [r7, #8]
 8004a14:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004a16:	2300      	movs	r3, #0
 8004a18:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a1e:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d10d      	bne.n	8004a44 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d14d      	bne.n	8004acc <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	685b      	ldr	r3, [r3, #4]
 8004a34:	4618      	mov	r0, r3
 8004a36:	f000 ff55 	bl	80058e4 <xTaskPriorityDisinherit>
 8004a3a:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	2200      	movs	r2, #0
 8004a40:	605a      	str	r2, [r3, #4]
 8004a42:	e043      	b.n	8004acc <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d119      	bne.n	8004a7e <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	6898      	ldr	r0, [r3, #8]
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a52:	461a      	mov	r2, r3
 8004a54:	68b9      	ldr	r1, [r7, #8]
 8004a56:	f001 fd1d 	bl	8006494 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	689a      	ldr	r2, [r3, #8]
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a62:	441a      	add	r2, r3
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	689a      	ldr	r2, [r3, #8]
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	685b      	ldr	r3, [r3, #4]
 8004a70:	429a      	cmp	r2, r3
 8004a72:	d32b      	bcc.n	8004acc <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	681a      	ldr	r2, [r3, #0]
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	609a      	str	r2, [r3, #8]
 8004a7c:	e026      	b.n	8004acc <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	68d8      	ldr	r0, [r3, #12]
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a86:	461a      	mov	r2, r3
 8004a88:	68b9      	ldr	r1, [r7, #8]
 8004a8a:	f001 fd03 	bl	8006494 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	68da      	ldr	r2, [r3, #12]
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a96:	425b      	negs	r3, r3
 8004a98:	441a      	add	r2, r3
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	68da      	ldr	r2, [r3, #12]
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	429a      	cmp	r2, r3
 8004aa8:	d207      	bcs.n	8004aba <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	685a      	ldr	r2, [r3, #4]
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ab2:	425b      	negs	r3, r3
 8004ab4:	441a      	add	r2, r3
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	2b02      	cmp	r3, #2
 8004abe:	d105      	bne.n	8004acc <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004ac0:	693b      	ldr	r3, [r7, #16]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d002      	beq.n	8004acc <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004ac6:	693b      	ldr	r3, [r7, #16]
 8004ac8:	3b01      	subs	r3, #1
 8004aca:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004acc:	693b      	ldr	r3, [r7, #16]
 8004ace:	1c5a      	adds	r2, r3, #1
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8004ad4:	697b      	ldr	r3, [r7, #20]
}
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	3718      	adds	r7, #24
 8004ada:	46bd      	mov	sp, r7
 8004adc:	bd80      	pop	{r7, pc}

08004ade <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004ade:	b580      	push	{r7, lr}
 8004ae0:	b082      	sub	sp, #8
 8004ae2:	af00      	add	r7, sp, #0
 8004ae4:	6078      	str	r0, [r7, #4]
 8004ae6:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d018      	beq.n	8004b22 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	68da      	ldr	r2, [r3, #12]
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004af8:	441a      	add	r2, r3
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	68da      	ldr	r2, [r3, #12]
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	685b      	ldr	r3, [r3, #4]
 8004b06:	429a      	cmp	r2, r3
 8004b08:	d303      	bcc.n	8004b12 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681a      	ldr	r2, [r3, #0]
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	68d9      	ldr	r1, [r3, #12]
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b1a:	461a      	mov	r2, r3
 8004b1c:	6838      	ldr	r0, [r7, #0]
 8004b1e:	f001 fcb9 	bl	8006494 <memcpy>
	}
}
 8004b22:	bf00      	nop
 8004b24:	3708      	adds	r7, #8
 8004b26:	46bd      	mov	sp, r7
 8004b28:	bd80      	pop	{r7, pc}

08004b2a <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004b2a:	b580      	push	{r7, lr}
 8004b2c:	b084      	sub	sp, #16
 8004b2e:	af00      	add	r7, sp, #0
 8004b30:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004b32:	f001 f99b 	bl	8005e6c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004b3c:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004b3e:	e011      	b.n	8004b64 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d012      	beq.n	8004b6e <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	3324      	adds	r3, #36	; 0x24
 8004b4c:	4618      	mov	r0, r3
 8004b4e:	f000 fc69 	bl	8005424 <xTaskRemoveFromEventList>
 8004b52:	4603      	mov	r3, r0
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d001      	beq.n	8004b5c <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004b58:	f000 fd3c 	bl	80055d4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004b5c:	7bfb      	ldrb	r3, [r7, #15]
 8004b5e:	3b01      	subs	r3, #1
 8004b60:	b2db      	uxtb	r3, r3
 8004b62:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004b64:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	dce9      	bgt.n	8004b40 <prvUnlockQueue+0x16>
 8004b6c:	e000      	b.n	8004b70 <prvUnlockQueue+0x46>
					break;
 8004b6e:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	22ff      	movs	r2, #255	; 0xff
 8004b74:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8004b78:	f001 f9a6 	bl	8005ec8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004b7c:	f001 f976 	bl	8005e6c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004b86:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004b88:	e011      	b.n	8004bae <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	691b      	ldr	r3, [r3, #16]
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d012      	beq.n	8004bb8 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	3310      	adds	r3, #16
 8004b96:	4618      	mov	r0, r3
 8004b98:	f000 fc44 	bl	8005424 <xTaskRemoveFromEventList>
 8004b9c:	4603      	mov	r3, r0
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d001      	beq.n	8004ba6 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004ba2:	f000 fd17 	bl	80055d4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004ba6:	7bbb      	ldrb	r3, [r7, #14]
 8004ba8:	3b01      	subs	r3, #1
 8004baa:	b2db      	uxtb	r3, r3
 8004bac:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004bae:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	dce9      	bgt.n	8004b8a <prvUnlockQueue+0x60>
 8004bb6:	e000      	b.n	8004bba <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004bb8:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	22ff      	movs	r2, #255	; 0xff
 8004bbe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8004bc2:	f001 f981 	bl	8005ec8 <vPortExitCritical>
}
 8004bc6:	bf00      	nop
 8004bc8:	3710      	adds	r7, #16
 8004bca:	46bd      	mov	sp, r7
 8004bcc:	bd80      	pop	{r7, pc}

08004bce <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004bce:	b580      	push	{r7, lr}
 8004bd0:	b084      	sub	sp, #16
 8004bd2:	af00      	add	r7, sp, #0
 8004bd4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004bd6:	f001 f949 	bl	8005e6c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d102      	bne.n	8004be8 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004be2:	2301      	movs	r3, #1
 8004be4:	60fb      	str	r3, [r7, #12]
 8004be6:	e001      	b.n	8004bec <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004be8:	2300      	movs	r3, #0
 8004bea:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004bec:	f001 f96c 	bl	8005ec8 <vPortExitCritical>

	return xReturn;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
}
 8004bf2:	4618      	mov	r0, r3
 8004bf4:	3710      	adds	r7, #16
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	bd80      	pop	{r7, pc}

08004bfa <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004bfa:	b580      	push	{r7, lr}
 8004bfc:	b084      	sub	sp, #16
 8004bfe:	af00      	add	r7, sp, #0
 8004c00:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004c02:	f001 f933 	bl	8005e6c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c0e:	429a      	cmp	r2, r3
 8004c10:	d102      	bne.n	8004c18 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004c12:	2301      	movs	r3, #1
 8004c14:	60fb      	str	r3, [r7, #12]
 8004c16:	e001      	b.n	8004c1c <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004c18:	2300      	movs	r3, #0
 8004c1a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004c1c:	f001 f954 	bl	8005ec8 <vPortExitCritical>

	return xReturn;
 8004c20:	68fb      	ldr	r3, [r7, #12]
}
 8004c22:	4618      	mov	r0, r3
 8004c24:	3710      	adds	r7, #16
 8004c26:	46bd      	mov	sp, r7
 8004c28:	bd80      	pop	{r7, pc}

08004c2a <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004c2a:	b580      	push	{r7, lr}
 8004c2c:	b08e      	sub	sp, #56	; 0x38
 8004c2e:	af04      	add	r7, sp, #16
 8004c30:	60f8      	str	r0, [r7, #12]
 8004c32:	60b9      	str	r1, [r7, #8]
 8004c34:	607a      	str	r2, [r7, #4]
 8004c36:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004c38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d109      	bne.n	8004c52 <xTaskCreateStatic+0x28>
	__asm volatile
 8004c3e:	f04f 0320 	mov.w	r3, #32
 8004c42:	f383 8811 	msr	BASEPRI, r3
 8004c46:	f3bf 8f6f 	isb	sy
 8004c4a:	f3bf 8f4f 	dsb	sy
 8004c4e:	623b      	str	r3, [r7, #32]
 8004c50:	e7fe      	b.n	8004c50 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8004c52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d109      	bne.n	8004c6c <xTaskCreateStatic+0x42>
 8004c58:	f04f 0320 	mov.w	r3, #32
 8004c5c:	f383 8811 	msr	BASEPRI, r3
 8004c60:	f3bf 8f6f 	isb	sy
 8004c64:	f3bf 8f4f 	dsb	sy
 8004c68:	61fb      	str	r3, [r7, #28]
 8004c6a:	e7fe      	b.n	8004c6a <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004c6c:	2354      	movs	r3, #84	; 0x54
 8004c6e:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004c70:	693b      	ldr	r3, [r7, #16]
 8004c72:	2b54      	cmp	r3, #84	; 0x54
 8004c74:	d009      	beq.n	8004c8a <xTaskCreateStatic+0x60>
 8004c76:	f04f 0320 	mov.w	r3, #32
 8004c7a:	f383 8811 	msr	BASEPRI, r3
 8004c7e:	f3bf 8f6f 	isb	sy
 8004c82:	f3bf 8f4f 	dsb	sy
 8004c86:	61bb      	str	r3, [r7, #24]
 8004c88:	e7fe      	b.n	8004c88 <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004c8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d01e      	beq.n	8004cce <xTaskCreateStatic+0xa4>
 8004c90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d01b      	beq.n	8004cce <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004c96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c98:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004c9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c9c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004c9e:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004ca0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ca2:	2202      	movs	r2, #2
 8004ca4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004ca8:	2300      	movs	r3, #0
 8004caa:	9303      	str	r3, [sp, #12]
 8004cac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cae:	9302      	str	r3, [sp, #8]
 8004cb0:	f107 0314 	add.w	r3, r7, #20
 8004cb4:	9301      	str	r3, [sp, #4]
 8004cb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cb8:	9300      	str	r3, [sp, #0]
 8004cba:	683b      	ldr	r3, [r7, #0]
 8004cbc:	687a      	ldr	r2, [r7, #4]
 8004cbe:	68b9      	ldr	r1, [r7, #8]
 8004cc0:	68f8      	ldr	r0, [r7, #12]
 8004cc2:	f000 f850 	bl	8004d66 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004cc6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004cc8:	f000 f8cc 	bl	8004e64 <prvAddNewTaskToReadyList>
 8004ccc:	e001      	b.n	8004cd2 <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 8004cce:	2300      	movs	r3, #0
 8004cd0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004cd2:	697b      	ldr	r3, [r7, #20]
	}
 8004cd4:	4618      	mov	r0, r3
 8004cd6:	3728      	adds	r7, #40	; 0x28
 8004cd8:	46bd      	mov	sp, r7
 8004cda:	bd80      	pop	{r7, pc}

08004cdc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004cdc:	b580      	push	{r7, lr}
 8004cde:	b08c      	sub	sp, #48	; 0x30
 8004ce0:	af04      	add	r7, sp, #16
 8004ce2:	60f8      	str	r0, [r7, #12]
 8004ce4:	60b9      	str	r1, [r7, #8]
 8004ce6:	603b      	str	r3, [r7, #0]
 8004ce8:	4613      	mov	r3, r2
 8004cea:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004cec:	88fb      	ldrh	r3, [r7, #6]
 8004cee:	009b      	lsls	r3, r3, #2
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	f001 f9d5 	bl	80060a0 <pvPortMalloc>
 8004cf6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004cf8:	697b      	ldr	r3, [r7, #20]
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d00e      	beq.n	8004d1c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8004cfe:	2054      	movs	r0, #84	; 0x54
 8004d00:	f001 f9ce 	bl	80060a0 <pvPortMalloc>
 8004d04:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004d06:	69fb      	ldr	r3, [r7, #28]
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d003      	beq.n	8004d14 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004d0c:	69fb      	ldr	r3, [r7, #28]
 8004d0e:	697a      	ldr	r2, [r7, #20]
 8004d10:	631a      	str	r2, [r3, #48]	; 0x30
 8004d12:	e005      	b.n	8004d20 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004d14:	6978      	ldr	r0, [r7, #20]
 8004d16:	f001 fa85 	bl	8006224 <vPortFree>
 8004d1a:	e001      	b.n	8004d20 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004d1c:	2300      	movs	r3, #0
 8004d1e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004d20:	69fb      	ldr	r3, [r7, #28]
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d017      	beq.n	8004d56 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004d26:	69fb      	ldr	r3, [r7, #28]
 8004d28:	2200      	movs	r2, #0
 8004d2a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004d2e:	88fa      	ldrh	r2, [r7, #6]
 8004d30:	2300      	movs	r3, #0
 8004d32:	9303      	str	r3, [sp, #12]
 8004d34:	69fb      	ldr	r3, [r7, #28]
 8004d36:	9302      	str	r3, [sp, #8]
 8004d38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d3a:	9301      	str	r3, [sp, #4]
 8004d3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d3e:	9300      	str	r3, [sp, #0]
 8004d40:	683b      	ldr	r3, [r7, #0]
 8004d42:	68b9      	ldr	r1, [r7, #8]
 8004d44:	68f8      	ldr	r0, [r7, #12]
 8004d46:	f000 f80e 	bl	8004d66 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004d4a:	69f8      	ldr	r0, [r7, #28]
 8004d4c:	f000 f88a 	bl	8004e64 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004d50:	2301      	movs	r3, #1
 8004d52:	61bb      	str	r3, [r7, #24]
 8004d54:	e002      	b.n	8004d5c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004d56:	f04f 33ff 	mov.w	r3, #4294967295
 8004d5a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004d5c:	69bb      	ldr	r3, [r7, #24]
	}
 8004d5e:	4618      	mov	r0, r3
 8004d60:	3720      	adds	r7, #32
 8004d62:	46bd      	mov	sp, r7
 8004d64:	bd80      	pop	{r7, pc}

08004d66 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004d66:	b580      	push	{r7, lr}
 8004d68:	b088      	sub	sp, #32
 8004d6a:	af00      	add	r7, sp, #0
 8004d6c:	60f8      	str	r0, [r7, #12]
 8004d6e:	60b9      	str	r1, [r7, #8]
 8004d70:	607a      	str	r2, [r7, #4]
 8004d72:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8004d74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d76:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004d7e:	3b01      	subs	r3, #1
 8004d80:	009b      	lsls	r3, r3, #2
 8004d82:	4413      	add	r3, r2
 8004d84:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8004d86:	69bb      	ldr	r3, [r7, #24]
 8004d88:	f023 0307 	bic.w	r3, r3, #7
 8004d8c:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004d8e:	69bb      	ldr	r3, [r7, #24]
 8004d90:	f003 0307 	and.w	r3, r3, #7
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d009      	beq.n	8004dac <prvInitialiseNewTask+0x46>
 8004d98:	f04f 0320 	mov.w	r3, #32
 8004d9c:	f383 8811 	msr	BASEPRI, r3
 8004da0:	f3bf 8f6f 	isb	sy
 8004da4:	f3bf 8f4f 	dsb	sy
 8004da8:	617b      	str	r3, [r7, #20]
 8004daa:	e7fe      	b.n	8004daa <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004dac:	2300      	movs	r3, #0
 8004dae:	61fb      	str	r3, [r7, #28]
 8004db0:	e012      	b.n	8004dd8 <prvInitialiseNewTask+0x72>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004db2:	68ba      	ldr	r2, [r7, #8]
 8004db4:	69fb      	ldr	r3, [r7, #28]
 8004db6:	4413      	add	r3, r2
 8004db8:	7819      	ldrb	r1, [r3, #0]
 8004dba:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004dbc:	69fb      	ldr	r3, [r7, #28]
 8004dbe:	4413      	add	r3, r2
 8004dc0:	3334      	adds	r3, #52	; 0x34
 8004dc2:	460a      	mov	r2, r1
 8004dc4:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8004dc6:	68ba      	ldr	r2, [r7, #8]
 8004dc8:	69fb      	ldr	r3, [r7, #28]
 8004dca:	4413      	add	r3, r2
 8004dcc:	781b      	ldrb	r3, [r3, #0]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d006      	beq.n	8004de0 <prvInitialiseNewTask+0x7a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004dd2:	69fb      	ldr	r3, [r7, #28]
 8004dd4:	3301      	adds	r3, #1
 8004dd6:	61fb      	str	r3, [r7, #28]
 8004dd8:	69fb      	ldr	r3, [r7, #28]
 8004dda:	2b0f      	cmp	r3, #15
 8004ddc:	d9e9      	bls.n	8004db2 <prvInitialiseNewTask+0x4c>
 8004dde:	e000      	b.n	8004de2 <prvInitialiseNewTask+0x7c>
		{
			break;
 8004de0:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004de2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004de4:	2200      	movs	r2, #0
 8004de6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004dea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dec:	2b06      	cmp	r3, #6
 8004dee:	d901      	bls.n	8004df4 <prvInitialiseNewTask+0x8e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004df0:	2306      	movs	r3, #6
 8004df2:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004df4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004df6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004df8:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004dfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004dfc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004dfe:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8004e00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e02:	2200      	movs	r2, #0
 8004e04:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004e06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e08:	3304      	adds	r3, #4
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	f7ff f912 	bl	8004034 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004e10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e12:	3318      	adds	r3, #24
 8004e14:	4618      	mov	r0, r3
 8004e16:	f7ff f90d 	bl	8004034 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004e1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e1c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004e1e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004e20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e22:	f1c3 0207 	rsb	r2, r3, #7
 8004e26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e28:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004e2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e2c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004e2e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004e30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e32:	2200      	movs	r2, #0
 8004e34:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004e36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e38:	2200      	movs	r2, #0
 8004e3a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004e3e:	683a      	ldr	r2, [r7, #0]
 8004e40:	68f9      	ldr	r1, [r7, #12]
 8004e42:	69b8      	ldr	r0, [r7, #24]
 8004e44:	f000 feea 	bl	8005c1c <pxPortInitialiseStack>
 8004e48:	4602      	mov	r2, r0
 8004e4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e4c:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8004e4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d002      	beq.n	8004e5a <prvInitialiseNewTask+0xf4>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004e54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e56:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004e58:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004e5a:	bf00      	nop
 8004e5c:	3720      	adds	r7, #32
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	bd80      	pop	{r7, pc}
	...

08004e64 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004e64:	b580      	push	{r7, lr}
 8004e66:	b082      	sub	sp, #8
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004e6c:	f000 fffe 	bl	8005e6c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004e70:	4b2a      	ldr	r3, [pc, #168]	; (8004f1c <prvAddNewTaskToReadyList+0xb8>)
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	3301      	adds	r3, #1
 8004e76:	4a29      	ldr	r2, [pc, #164]	; (8004f1c <prvAddNewTaskToReadyList+0xb8>)
 8004e78:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004e7a:	4b29      	ldr	r3, [pc, #164]	; (8004f20 <prvAddNewTaskToReadyList+0xbc>)
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d109      	bne.n	8004e96 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004e82:	4a27      	ldr	r2, [pc, #156]	; (8004f20 <prvAddNewTaskToReadyList+0xbc>)
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004e88:	4b24      	ldr	r3, [pc, #144]	; (8004f1c <prvAddNewTaskToReadyList+0xb8>)
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	2b01      	cmp	r3, #1
 8004e8e:	d110      	bne.n	8004eb2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004e90:	f000 fbc4 	bl	800561c <prvInitialiseTaskLists>
 8004e94:	e00d      	b.n	8004eb2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004e96:	4b23      	ldr	r3, [pc, #140]	; (8004f24 <prvAddNewTaskToReadyList+0xc0>)
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d109      	bne.n	8004eb2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004e9e:	4b20      	ldr	r3, [pc, #128]	; (8004f20 <prvAddNewTaskToReadyList+0xbc>)
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ea8:	429a      	cmp	r2, r3
 8004eaa:	d802      	bhi.n	8004eb2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004eac:	4a1c      	ldr	r2, [pc, #112]	; (8004f20 <prvAddNewTaskToReadyList+0xbc>)
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004eb2:	4b1d      	ldr	r3, [pc, #116]	; (8004f28 <prvAddNewTaskToReadyList+0xc4>)
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	3301      	adds	r3, #1
 8004eb8:	4a1b      	ldr	r2, [pc, #108]	; (8004f28 <prvAddNewTaskToReadyList+0xc4>)
 8004eba:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ec0:	2201      	movs	r2, #1
 8004ec2:	409a      	lsls	r2, r3
 8004ec4:	4b19      	ldr	r3, [pc, #100]	; (8004f2c <prvAddNewTaskToReadyList+0xc8>)
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	4313      	orrs	r3, r2
 8004eca:	4a18      	ldr	r2, [pc, #96]	; (8004f2c <prvAddNewTaskToReadyList+0xc8>)
 8004ecc:	6013      	str	r3, [r2, #0]
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ed2:	4613      	mov	r3, r2
 8004ed4:	009b      	lsls	r3, r3, #2
 8004ed6:	4413      	add	r3, r2
 8004ed8:	009b      	lsls	r3, r3, #2
 8004eda:	4a15      	ldr	r2, [pc, #84]	; (8004f30 <prvAddNewTaskToReadyList+0xcc>)
 8004edc:	441a      	add	r2, r3
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	3304      	adds	r3, #4
 8004ee2:	4619      	mov	r1, r3
 8004ee4:	4610      	mov	r0, r2
 8004ee6:	f7ff f8b2 	bl	800404e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004eea:	f000 ffed 	bl	8005ec8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004eee:	4b0d      	ldr	r3, [pc, #52]	; (8004f24 <prvAddNewTaskToReadyList+0xc0>)
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d00e      	beq.n	8004f14 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004ef6:	4b0a      	ldr	r3, [pc, #40]	; (8004f20 <prvAddNewTaskToReadyList+0xbc>)
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f00:	429a      	cmp	r2, r3
 8004f02:	d207      	bcs.n	8004f14 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004f04:	4b0b      	ldr	r3, [pc, #44]	; (8004f34 <prvAddNewTaskToReadyList+0xd0>)
 8004f06:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004f0a:	601a      	str	r2, [r3, #0]
 8004f0c:	f3bf 8f4f 	dsb	sy
 8004f10:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004f14:	bf00      	nop
 8004f16:	3708      	adds	r7, #8
 8004f18:	46bd      	mov	sp, r7
 8004f1a:	bd80      	pop	{r7, pc}
 8004f1c:	2000038c 	.word	0x2000038c
 8004f20:	2000028c 	.word	0x2000028c
 8004f24:	20000398 	.word	0x20000398
 8004f28:	200003a8 	.word	0x200003a8
 8004f2c:	20000394 	.word	0x20000394
 8004f30:	20000290 	.word	0x20000290
 8004f34:	e000ed04 	.word	0xe000ed04

08004f38 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	b084      	sub	sp, #16
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004f40:	2300      	movs	r3, #0
 8004f42:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d016      	beq.n	8004f78 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004f4a:	4b13      	ldr	r3, [pc, #76]	; (8004f98 <vTaskDelay+0x60>)
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d009      	beq.n	8004f66 <vTaskDelay+0x2e>
 8004f52:	f04f 0320 	mov.w	r3, #32
 8004f56:	f383 8811 	msr	BASEPRI, r3
 8004f5a:	f3bf 8f6f 	isb	sy
 8004f5e:	f3bf 8f4f 	dsb	sy
 8004f62:	60bb      	str	r3, [r7, #8]
 8004f64:	e7fe      	b.n	8004f64 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8004f66:	f000 f879 	bl	800505c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004f6a:	2100      	movs	r1, #0
 8004f6c:	6878      	ldr	r0, [r7, #4]
 8004f6e:	f000 fdef 	bl	8005b50 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004f72:	f000 f881 	bl	8005078 <xTaskResumeAll>
 8004f76:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d107      	bne.n	8004f8e <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8004f7e:	4b07      	ldr	r3, [pc, #28]	; (8004f9c <vTaskDelay+0x64>)
 8004f80:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004f84:	601a      	str	r2, [r3, #0]
 8004f86:	f3bf 8f4f 	dsb	sy
 8004f8a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004f8e:	bf00      	nop
 8004f90:	3710      	adds	r7, #16
 8004f92:	46bd      	mov	sp, r7
 8004f94:	bd80      	pop	{r7, pc}
 8004f96:	bf00      	nop
 8004f98:	200003b4 	.word	0x200003b4
 8004f9c:	e000ed04 	.word	0xe000ed04

08004fa0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004fa0:	b580      	push	{r7, lr}
 8004fa2:	b08a      	sub	sp, #40	; 0x28
 8004fa4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004fa6:	2300      	movs	r3, #0
 8004fa8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004faa:	2300      	movs	r3, #0
 8004fac:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004fae:	463a      	mov	r2, r7
 8004fb0:	1d39      	adds	r1, r7, #4
 8004fb2:	f107 0308 	add.w	r3, r7, #8
 8004fb6:	4618      	mov	r0, r3
 8004fb8:	f7fb f912 	bl	80001e0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004fbc:	6839      	ldr	r1, [r7, #0]
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	68ba      	ldr	r2, [r7, #8]
 8004fc2:	9202      	str	r2, [sp, #8]
 8004fc4:	9301      	str	r3, [sp, #4]
 8004fc6:	2300      	movs	r3, #0
 8004fc8:	9300      	str	r3, [sp, #0]
 8004fca:	2300      	movs	r3, #0
 8004fcc:	460a      	mov	r2, r1
 8004fce:	491d      	ldr	r1, [pc, #116]	; (8005044 <vTaskStartScheduler+0xa4>)
 8004fd0:	481d      	ldr	r0, [pc, #116]	; (8005048 <vTaskStartScheduler+0xa8>)
 8004fd2:	f7ff fe2a 	bl	8004c2a <xTaskCreateStatic>
 8004fd6:	4602      	mov	r2, r0
 8004fd8:	4b1c      	ldr	r3, [pc, #112]	; (800504c <vTaskStartScheduler+0xac>)
 8004fda:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004fdc:	4b1b      	ldr	r3, [pc, #108]	; (800504c <vTaskStartScheduler+0xac>)
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d002      	beq.n	8004fea <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004fe4:	2301      	movs	r3, #1
 8004fe6:	617b      	str	r3, [r7, #20]
 8004fe8:	e001      	b.n	8004fee <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004fea:	2300      	movs	r3, #0
 8004fec:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004fee:	697b      	ldr	r3, [r7, #20]
 8004ff0:	2b01      	cmp	r3, #1
 8004ff2:	d115      	bne.n	8005020 <vTaskStartScheduler+0x80>
 8004ff4:	f04f 0320 	mov.w	r3, #32
 8004ff8:	f383 8811 	msr	BASEPRI, r3
 8004ffc:	f3bf 8f6f 	isb	sy
 8005000:	f3bf 8f4f 	dsb	sy
 8005004:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005006:	4b12      	ldr	r3, [pc, #72]	; (8005050 <vTaskStartScheduler+0xb0>)
 8005008:	f04f 32ff 	mov.w	r2, #4294967295
 800500c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800500e:	4b11      	ldr	r3, [pc, #68]	; (8005054 <vTaskStartScheduler+0xb4>)
 8005010:	2201      	movs	r2, #1
 8005012:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8005014:	4b10      	ldr	r3, [pc, #64]	; (8005058 <vTaskStartScheduler+0xb8>)
 8005016:	2200      	movs	r2, #0
 8005018:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800501a:	f000 fe89 	bl	8005d30 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800501e:	e00d      	b.n	800503c <vTaskStartScheduler+0x9c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005020:	697b      	ldr	r3, [r7, #20]
 8005022:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005026:	d109      	bne.n	800503c <vTaskStartScheduler+0x9c>
 8005028:	f04f 0320 	mov.w	r3, #32
 800502c:	f383 8811 	msr	BASEPRI, r3
 8005030:	f3bf 8f6f 	isb	sy
 8005034:	f3bf 8f4f 	dsb	sy
 8005038:	60fb      	str	r3, [r7, #12]
 800503a:	e7fe      	b.n	800503a <vTaskStartScheduler+0x9a>
}
 800503c:	bf00      	nop
 800503e:	3718      	adds	r7, #24
 8005040:	46bd      	mov	sp, r7
 8005042:	bd80      	pop	{r7, pc}
 8005044:	0800656c 	.word	0x0800656c
 8005048:	080055ed 	.word	0x080055ed
 800504c:	200003b0 	.word	0x200003b0
 8005050:	200003ac 	.word	0x200003ac
 8005054:	20000398 	.word	0x20000398
 8005058:	20000390 	.word	0x20000390

0800505c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800505c:	b480      	push	{r7}
 800505e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8005060:	4b04      	ldr	r3, [pc, #16]	; (8005074 <vTaskSuspendAll+0x18>)
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	3301      	adds	r3, #1
 8005066:	4a03      	ldr	r2, [pc, #12]	; (8005074 <vTaskSuspendAll+0x18>)
 8005068:	6013      	str	r3, [r2, #0]
}
 800506a:	bf00      	nop
 800506c:	46bd      	mov	sp, r7
 800506e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005072:	4770      	bx	lr
 8005074:	200003b4 	.word	0x200003b4

08005078 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005078:	b580      	push	{r7, lr}
 800507a:	b084      	sub	sp, #16
 800507c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800507e:	2300      	movs	r3, #0
 8005080:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005082:	2300      	movs	r3, #0
 8005084:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005086:	4b41      	ldr	r3, [pc, #260]	; (800518c <xTaskResumeAll+0x114>)
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	2b00      	cmp	r3, #0
 800508c:	d109      	bne.n	80050a2 <xTaskResumeAll+0x2a>
 800508e:	f04f 0320 	mov.w	r3, #32
 8005092:	f383 8811 	msr	BASEPRI, r3
 8005096:	f3bf 8f6f 	isb	sy
 800509a:	f3bf 8f4f 	dsb	sy
 800509e:	603b      	str	r3, [r7, #0]
 80050a0:	e7fe      	b.n	80050a0 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80050a2:	f000 fee3 	bl	8005e6c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80050a6:	4b39      	ldr	r3, [pc, #228]	; (800518c <xTaskResumeAll+0x114>)
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	3b01      	subs	r3, #1
 80050ac:	4a37      	ldr	r2, [pc, #220]	; (800518c <xTaskResumeAll+0x114>)
 80050ae:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80050b0:	4b36      	ldr	r3, [pc, #216]	; (800518c <xTaskResumeAll+0x114>)
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d161      	bne.n	800517c <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80050b8:	4b35      	ldr	r3, [pc, #212]	; (8005190 <xTaskResumeAll+0x118>)
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d05d      	beq.n	800517c <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80050c0:	e02e      	b.n	8005120 <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80050c2:	4b34      	ldr	r3, [pc, #208]	; (8005194 <xTaskResumeAll+0x11c>)
 80050c4:	68db      	ldr	r3, [r3, #12]
 80050c6:	68db      	ldr	r3, [r3, #12]
 80050c8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	3318      	adds	r3, #24
 80050ce:	4618      	mov	r0, r3
 80050d0:	f7ff f81a 	bl	8004108 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	3304      	adds	r3, #4
 80050d8:	4618      	mov	r0, r3
 80050da:	f7ff f815 	bl	8004108 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050e2:	2201      	movs	r2, #1
 80050e4:	409a      	lsls	r2, r3
 80050e6:	4b2c      	ldr	r3, [pc, #176]	; (8005198 <xTaskResumeAll+0x120>)
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	4313      	orrs	r3, r2
 80050ec:	4a2a      	ldr	r2, [pc, #168]	; (8005198 <xTaskResumeAll+0x120>)
 80050ee:	6013      	str	r3, [r2, #0]
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80050f4:	4613      	mov	r3, r2
 80050f6:	009b      	lsls	r3, r3, #2
 80050f8:	4413      	add	r3, r2
 80050fa:	009b      	lsls	r3, r3, #2
 80050fc:	4a27      	ldr	r2, [pc, #156]	; (800519c <xTaskResumeAll+0x124>)
 80050fe:	441a      	add	r2, r3
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	3304      	adds	r3, #4
 8005104:	4619      	mov	r1, r3
 8005106:	4610      	mov	r0, r2
 8005108:	f7fe ffa1 	bl	800404e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005110:	4b23      	ldr	r3, [pc, #140]	; (80051a0 <xTaskResumeAll+0x128>)
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005116:	429a      	cmp	r2, r3
 8005118:	d302      	bcc.n	8005120 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 800511a:	4b22      	ldr	r3, [pc, #136]	; (80051a4 <xTaskResumeAll+0x12c>)
 800511c:	2201      	movs	r2, #1
 800511e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005120:	4b1c      	ldr	r3, [pc, #112]	; (8005194 <xTaskResumeAll+0x11c>)
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	2b00      	cmp	r3, #0
 8005126:	d1cc      	bne.n	80050c2 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	2b00      	cmp	r3, #0
 800512c:	d001      	beq.n	8005132 <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800512e:	f000 fb0f 	bl	8005750 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8005132:	4b1d      	ldr	r3, [pc, #116]	; (80051a8 <xTaskResumeAll+0x130>)
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2b00      	cmp	r3, #0
 800513c:	d010      	beq.n	8005160 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800513e:	f000 f837 	bl	80051b0 <xTaskIncrementTick>
 8005142:	4603      	mov	r3, r0
 8005144:	2b00      	cmp	r3, #0
 8005146:	d002      	beq.n	800514e <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 8005148:	4b16      	ldr	r3, [pc, #88]	; (80051a4 <xTaskResumeAll+0x12c>)
 800514a:	2201      	movs	r2, #1
 800514c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	3b01      	subs	r3, #1
 8005152:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	2b00      	cmp	r3, #0
 8005158:	d1f1      	bne.n	800513e <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 800515a:	4b13      	ldr	r3, [pc, #76]	; (80051a8 <xTaskResumeAll+0x130>)
 800515c:	2200      	movs	r2, #0
 800515e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005160:	4b10      	ldr	r3, [pc, #64]	; (80051a4 <xTaskResumeAll+0x12c>)
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	2b00      	cmp	r3, #0
 8005166:	d009      	beq.n	800517c <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005168:	2301      	movs	r3, #1
 800516a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800516c:	4b0f      	ldr	r3, [pc, #60]	; (80051ac <xTaskResumeAll+0x134>)
 800516e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005172:	601a      	str	r2, [r3, #0]
 8005174:	f3bf 8f4f 	dsb	sy
 8005178:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800517c:	f000 fea4 	bl	8005ec8 <vPortExitCritical>

	return xAlreadyYielded;
 8005180:	68bb      	ldr	r3, [r7, #8]
}
 8005182:	4618      	mov	r0, r3
 8005184:	3710      	adds	r7, #16
 8005186:	46bd      	mov	sp, r7
 8005188:	bd80      	pop	{r7, pc}
 800518a:	bf00      	nop
 800518c:	200003b4 	.word	0x200003b4
 8005190:	2000038c 	.word	0x2000038c
 8005194:	2000034c 	.word	0x2000034c
 8005198:	20000394 	.word	0x20000394
 800519c:	20000290 	.word	0x20000290
 80051a0:	2000028c 	.word	0x2000028c
 80051a4:	200003a0 	.word	0x200003a0
 80051a8:	2000039c 	.word	0x2000039c
 80051ac:	e000ed04 	.word	0xe000ed04

080051b0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80051b0:	b580      	push	{r7, lr}
 80051b2:	b086      	sub	sp, #24
 80051b4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80051b6:	2300      	movs	r3, #0
 80051b8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80051ba:	4b50      	ldr	r3, [pc, #320]	; (80052fc <xTaskIncrementTick+0x14c>)
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	2b00      	cmp	r3, #0
 80051c0:	f040 808c 	bne.w	80052dc <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80051c4:	4b4e      	ldr	r3, [pc, #312]	; (8005300 <xTaskIncrementTick+0x150>)
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	3301      	adds	r3, #1
 80051ca:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80051cc:	4a4c      	ldr	r2, [pc, #304]	; (8005300 <xTaskIncrementTick+0x150>)
 80051ce:	693b      	ldr	r3, [r7, #16]
 80051d0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80051d2:	693b      	ldr	r3, [r7, #16]
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d11f      	bne.n	8005218 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 80051d8:	4b4a      	ldr	r3, [pc, #296]	; (8005304 <xTaskIncrementTick+0x154>)
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d009      	beq.n	80051f6 <xTaskIncrementTick+0x46>
 80051e2:	f04f 0320 	mov.w	r3, #32
 80051e6:	f383 8811 	msr	BASEPRI, r3
 80051ea:	f3bf 8f6f 	isb	sy
 80051ee:	f3bf 8f4f 	dsb	sy
 80051f2:	603b      	str	r3, [r7, #0]
 80051f4:	e7fe      	b.n	80051f4 <xTaskIncrementTick+0x44>
 80051f6:	4b43      	ldr	r3, [pc, #268]	; (8005304 <xTaskIncrementTick+0x154>)
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	60fb      	str	r3, [r7, #12]
 80051fc:	4b42      	ldr	r3, [pc, #264]	; (8005308 <xTaskIncrementTick+0x158>)
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	4a40      	ldr	r2, [pc, #256]	; (8005304 <xTaskIncrementTick+0x154>)
 8005202:	6013      	str	r3, [r2, #0]
 8005204:	4a40      	ldr	r2, [pc, #256]	; (8005308 <xTaskIncrementTick+0x158>)
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	6013      	str	r3, [r2, #0]
 800520a:	4b40      	ldr	r3, [pc, #256]	; (800530c <xTaskIncrementTick+0x15c>)
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	3301      	adds	r3, #1
 8005210:	4a3e      	ldr	r2, [pc, #248]	; (800530c <xTaskIncrementTick+0x15c>)
 8005212:	6013      	str	r3, [r2, #0]
 8005214:	f000 fa9c 	bl	8005750 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005218:	4b3d      	ldr	r3, [pc, #244]	; (8005310 <xTaskIncrementTick+0x160>)
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	693a      	ldr	r2, [r7, #16]
 800521e:	429a      	cmp	r2, r3
 8005220:	d34d      	bcc.n	80052be <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005222:	4b38      	ldr	r3, [pc, #224]	; (8005304 <xTaskIncrementTick+0x154>)
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	2b00      	cmp	r3, #0
 800522a:	d101      	bne.n	8005230 <xTaskIncrementTick+0x80>
 800522c:	2301      	movs	r3, #1
 800522e:	e000      	b.n	8005232 <xTaskIncrementTick+0x82>
 8005230:	2300      	movs	r3, #0
 8005232:	2b00      	cmp	r3, #0
 8005234:	d004      	beq.n	8005240 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005236:	4b36      	ldr	r3, [pc, #216]	; (8005310 <xTaskIncrementTick+0x160>)
 8005238:	f04f 32ff 	mov.w	r2, #4294967295
 800523c:	601a      	str	r2, [r3, #0]
					break;
 800523e:	e03e      	b.n	80052be <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005240:	4b30      	ldr	r3, [pc, #192]	; (8005304 <xTaskIncrementTick+0x154>)
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	68db      	ldr	r3, [r3, #12]
 8005246:	68db      	ldr	r3, [r3, #12]
 8005248:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800524a:	68bb      	ldr	r3, [r7, #8]
 800524c:	685b      	ldr	r3, [r3, #4]
 800524e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005250:	693a      	ldr	r2, [r7, #16]
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	429a      	cmp	r2, r3
 8005256:	d203      	bcs.n	8005260 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005258:	4a2d      	ldr	r2, [pc, #180]	; (8005310 <xTaskIncrementTick+0x160>)
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	6013      	str	r3, [r2, #0]
						break;
 800525e:	e02e      	b.n	80052be <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005260:	68bb      	ldr	r3, [r7, #8]
 8005262:	3304      	adds	r3, #4
 8005264:	4618      	mov	r0, r3
 8005266:	f7fe ff4f 	bl	8004108 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800526a:	68bb      	ldr	r3, [r7, #8]
 800526c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800526e:	2b00      	cmp	r3, #0
 8005270:	d004      	beq.n	800527c <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005272:	68bb      	ldr	r3, [r7, #8]
 8005274:	3318      	adds	r3, #24
 8005276:	4618      	mov	r0, r3
 8005278:	f7fe ff46 	bl	8004108 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800527c:	68bb      	ldr	r3, [r7, #8]
 800527e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005280:	2201      	movs	r2, #1
 8005282:	409a      	lsls	r2, r3
 8005284:	4b23      	ldr	r3, [pc, #140]	; (8005314 <xTaskIncrementTick+0x164>)
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	4313      	orrs	r3, r2
 800528a:	4a22      	ldr	r2, [pc, #136]	; (8005314 <xTaskIncrementTick+0x164>)
 800528c:	6013      	str	r3, [r2, #0]
 800528e:	68bb      	ldr	r3, [r7, #8]
 8005290:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005292:	4613      	mov	r3, r2
 8005294:	009b      	lsls	r3, r3, #2
 8005296:	4413      	add	r3, r2
 8005298:	009b      	lsls	r3, r3, #2
 800529a:	4a1f      	ldr	r2, [pc, #124]	; (8005318 <xTaskIncrementTick+0x168>)
 800529c:	441a      	add	r2, r3
 800529e:	68bb      	ldr	r3, [r7, #8]
 80052a0:	3304      	adds	r3, #4
 80052a2:	4619      	mov	r1, r3
 80052a4:	4610      	mov	r0, r2
 80052a6:	f7fe fed2 	bl	800404e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80052aa:	68bb      	ldr	r3, [r7, #8]
 80052ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80052ae:	4b1b      	ldr	r3, [pc, #108]	; (800531c <xTaskIncrementTick+0x16c>)
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052b4:	429a      	cmp	r2, r3
 80052b6:	d3b4      	bcc.n	8005222 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 80052b8:	2301      	movs	r3, #1
 80052ba:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80052bc:	e7b1      	b.n	8005222 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80052be:	4b17      	ldr	r3, [pc, #92]	; (800531c <xTaskIncrementTick+0x16c>)
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80052c4:	4914      	ldr	r1, [pc, #80]	; (8005318 <xTaskIncrementTick+0x168>)
 80052c6:	4613      	mov	r3, r2
 80052c8:	009b      	lsls	r3, r3, #2
 80052ca:	4413      	add	r3, r2
 80052cc:	009b      	lsls	r3, r3, #2
 80052ce:	440b      	add	r3, r1
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	2b01      	cmp	r3, #1
 80052d4:	d907      	bls.n	80052e6 <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 80052d6:	2301      	movs	r3, #1
 80052d8:	617b      	str	r3, [r7, #20]
 80052da:	e004      	b.n	80052e6 <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80052dc:	4b10      	ldr	r3, [pc, #64]	; (8005320 <xTaskIncrementTick+0x170>)
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	3301      	adds	r3, #1
 80052e2:	4a0f      	ldr	r2, [pc, #60]	; (8005320 <xTaskIncrementTick+0x170>)
 80052e4:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80052e6:	4b0f      	ldr	r3, [pc, #60]	; (8005324 <xTaskIncrementTick+0x174>)
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d001      	beq.n	80052f2 <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 80052ee:	2301      	movs	r3, #1
 80052f0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80052f2:	697b      	ldr	r3, [r7, #20]
}
 80052f4:	4618      	mov	r0, r3
 80052f6:	3718      	adds	r7, #24
 80052f8:	46bd      	mov	sp, r7
 80052fa:	bd80      	pop	{r7, pc}
 80052fc:	200003b4 	.word	0x200003b4
 8005300:	20000390 	.word	0x20000390
 8005304:	20000344 	.word	0x20000344
 8005308:	20000348 	.word	0x20000348
 800530c:	200003a4 	.word	0x200003a4
 8005310:	200003ac 	.word	0x200003ac
 8005314:	20000394 	.word	0x20000394
 8005318:	20000290 	.word	0x20000290
 800531c:	2000028c 	.word	0x2000028c
 8005320:	2000039c 	.word	0x2000039c
 8005324:	200003a0 	.word	0x200003a0

08005328 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005328:	b480      	push	{r7}
 800532a:	b087      	sub	sp, #28
 800532c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800532e:	4b26      	ldr	r3, [pc, #152]	; (80053c8 <vTaskSwitchContext+0xa0>)
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	2b00      	cmp	r3, #0
 8005334:	d003      	beq.n	800533e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005336:	4b25      	ldr	r3, [pc, #148]	; (80053cc <vTaskSwitchContext+0xa4>)
 8005338:	2201      	movs	r2, #1
 800533a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800533c:	e03e      	b.n	80053bc <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 800533e:	4b23      	ldr	r3, [pc, #140]	; (80053cc <vTaskSwitchContext+0xa4>)
 8005340:	2200      	movs	r2, #0
 8005342:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8005344:	4b22      	ldr	r3, [pc, #136]	; (80053d0 <vTaskSwitchContext+0xa8>)
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	fab3 f383 	clz	r3, r3
 8005350:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8005352:	7afb      	ldrb	r3, [r7, #11]
 8005354:	f1c3 031f 	rsb	r3, r3, #31
 8005358:	617b      	str	r3, [r7, #20]
 800535a:	491e      	ldr	r1, [pc, #120]	; (80053d4 <vTaskSwitchContext+0xac>)
 800535c:	697a      	ldr	r2, [r7, #20]
 800535e:	4613      	mov	r3, r2
 8005360:	009b      	lsls	r3, r3, #2
 8005362:	4413      	add	r3, r2
 8005364:	009b      	lsls	r3, r3, #2
 8005366:	440b      	add	r3, r1
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	2b00      	cmp	r3, #0
 800536c:	d109      	bne.n	8005382 <vTaskSwitchContext+0x5a>
	__asm volatile
 800536e:	f04f 0320 	mov.w	r3, #32
 8005372:	f383 8811 	msr	BASEPRI, r3
 8005376:	f3bf 8f6f 	isb	sy
 800537a:	f3bf 8f4f 	dsb	sy
 800537e:	607b      	str	r3, [r7, #4]
 8005380:	e7fe      	b.n	8005380 <vTaskSwitchContext+0x58>
 8005382:	697a      	ldr	r2, [r7, #20]
 8005384:	4613      	mov	r3, r2
 8005386:	009b      	lsls	r3, r3, #2
 8005388:	4413      	add	r3, r2
 800538a:	009b      	lsls	r3, r3, #2
 800538c:	4a11      	ldr	r2, [pc, #68]	; (80053d4 <vTaskSwitchContext+0xac>)
 800538e:	4413      	add	r3, r2
 8005390:	613b      	str	r3, [r7, #16]
 8005392:	693b      	ldr	r3, [r7, #16]
 8005394:	685b      	ldr	r3, [r3, #4]
 8005396:	685a      	ldr	r2, [r3, #4]
 8005398:	693b      	ldr	r3, [r7, #16]
 800539a:	605a      	str	r2, [r3, #4]
 800539c:	693b      	ldr	r3, [r7, #16]
 800539e:	685a      	ldr	r2, [r3, #4]
 80053a0:	693b      	ldr	r3, [r7, #16]
 80053a2:	3308      	adds	r3, #8
 80053a4:	429a      	cmp	r2, r3
 80053a6:	d104      	bne.n	80053b2 <vTaskSwitchContext+0x8a>
 80053a8:	693b      	ldr	r3, [r7, #16]
 80053aa:	685b      	ldr	r3, [r3, #4]
 80053ac:	685a      	ldr	r2, [r3, #4]
 80053ae:	693b      	ldr	r3, [r7, #16]
 80053b0:	605a      	str	r2, [r3, #4]
 80053b2:	693b      	ldr	r3, [r7, #16]
 80053b4:	685b      	ldr	r3, [r3, #4]
 80053b6:	68db      	ldr	r3, [r3, #12]
 80053b8:	4a07      	ldr	r2, [pc, #28]	; (80053d8 <vTaskSwitchContext+0xb0>)
 80053ba:	6013      	str	r3, [r2, #0]
}
 80053bc:	bf00      	nop
 80053be:	371c      	adds	r7, #28
 80053c0:	46bd      	mov	sp, r7
 80053c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c6:	4770      	bx	lr
 80053c8:	200003b4 	.word	0x200003b4
 80053cc:	200003a0 	.word	0x200003a0
 80053d0:	20000394 	.word	0x20000394
 80053d4:	20000290 	.word	0x20000290
 80053d8:	2000028c 	.word	0x2000028c

080053dc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80053dc:	b580      	push	{r7, lr}
 80053de:	b084      	sub	sp, #16
 80053e0:	af00      	add	r7, sp, #0
 80053e2:	6078      	str	r0, [r7, #4]
 80053e4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d109      	bne.n	8005400 <vTaskPlaceOnEventList+0x24>
 80053ec:	f04f 0320 	mov.w	r3, #32
 80053f0:	f383 8811 	msr	BASEPRI, r3
 80053f4:	f3bf 8f6f 	isb	sy
 80053f8:	f3bf 8f4f 	dsb	sy
 80053fc:	60fb      	str	r3, [r7, #12]
 80053fe:	e7fe      	b.n	80053fe <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005400:	4b07      	ldr	r3, [pc, #28]	; (8005420 <vTaskPlaceOnEventList+0x44>)
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	3318      	adds	r3, #24
 8005406:	4619      	mov	r1, r3
 8005408:	6878      	ldr	r0, [r7, #4]
 800540a:	f7fe fe44 	bl	8004096 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800540e:	2101      	movs	r1, #1
 8005410:	6838      	ldr	r0, [r7, #0]
 8005412:	f000 fb9d 	bl	8005b50 <prvAddCurrentTaskToDelayedList>
}
 8005416:	bf00      	nop
 8005418:	3710      	adds	r7, #16
 800541a:	46bd      	mov	sp, r7
 800541c:	bd80      	pop	{r7, pc}
 800541e:	bf00      	nop
 8005420:	2000028c 	.word	0x2000028c

08005424 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005424:	b580      	push	{r7, lr}
 8005426:	b086      	sub	sp, #24
 8005428:	af00      	add	r7, sp, #0
 800542a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	68db      	ldr	r3, [r3, #12]
 8005430:	68db      	ldr	r3, [r3, #12]
 8005432:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005434:	693b      	ldr	r3, [r7, #16]
 8005436:	2b00      	cmp	r3, #0
 8005438:	d109      	bne.n	800544e <xTaskRemoveFromEventList+0x2a>
 800543a:	f04f 0320 	mov.w	r3, #32
 800543e:	f383 8811 	msr	BASEPRI, r3
 8005442:	f3bf 8f6f 	isb	sy
 8005446:	f3bf 8f4f 	dsb	sy
 800544a:	60fb      	str	r3, [r7, #12]
 800544c:	e7fe      	b.n	800544c <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800544e:	693b      	ldr	r3, [r7, #16]
 8005450:	3318      	adds	r3, #24
 8005452:	4618      	mov	r0, r3
 8005454:	f7fe fe58 	bl	8004108 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005458:	4b1d      	ldr	r3, [pc, #116]	; (80054d0 <xTaskRemoveFromEventList+0xac>)
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	2b00      	cmp	r3, #0
 800545e:	d11c      	bne.n	800549a <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005460:	693b      	ldr	r3, [r7, #16]
 8005462:	3304      	adds	r3, #4
 8005464:	4618      	mov	r0, r3
 8005466:	f7fe fe4f 	bl	8004108 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800546a:	693b      	ldr	r3, [r7, #16]
 800546c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800546e:	2201      	movs	r2, #1
 8005470:	409a      	lsls	r2, r3
 8005472:	4b18      	ldr	r3, [pc, #96]	; (80054d4 <xTaskRemoveFromEventList+0xb0>)
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	4313      	orrs	r3, r2
 8005478:	4a16      	ldr	r2, [pc, #88]	; (80054d4 <xTaskRemoveFromEventList+0xb0>)
 800547a:	6013      	str	r3, [r2, #0]
 800547c:	693b      	ldr	r3, [r7, #16]
 800547e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005480:	4613      	mov	r3, r2
 8005482:	009b      	lsls	r3, r3, #2
 8005484:	4413      	add	r3, r2
 8005486:	009b      	lsls	r3, r3, #2
 8005488:	4a13      	ldr	r2, [pc, #76]	; (80054d8 <xTaskRemoveFromEventList+0xb4>)
 800548a:	441a      	add	r2, r3
 800548c:	693b      	ldr	r3, [r7, #16]
 800548e:	3304      	adds	r3, #4
 8005490:	4619      	mov	r1, r3
 8005492:	4610      	mov	r0, r2
 8005494:	f7fe fddb 	bl	800404e <vListInsertEnd>
 8005498:	e005      	b.n	80054a6 <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800549a:	693b      	ldr	r3, [r7, #16]
 800549c:	3318      	adds	r3, #24
 800549e:	4619      	mov	r1, r3
 80054a0:	480e      	ldr	r0, [pc, #56]	; (80054dc <xTaskRemoveFromEventList+0xb8>)
 80054a2:	f7fe fdd4 	bl	800404e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80054a6:	693b      	ldr	r3, [r7, #16]
 80054a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80054aa:	4b0d      	ldr	r3, [pc, #52]	; (80054e0 <xTaskRemoveFromEventList+0xbc>)
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054b0:	429a      	cmp	r2, r3
 80054b2:	d905      	bls.n	80054c0 <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80054b4:	2301      	movs	r3, #1
 80054b6:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80054b8:	4b0a      	ldr	r3, [pc, #40]	; (80054e4 <xTaskRemoveFromEventList+0xc0>)
 80054ba:	2201      	movs	r2, #1
 80054bc:	601a      	str	r2, [r3, #0]
 80054be:	e001      	b.n	80054c4 <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 80054c0:	2300      	movs	r3, #0
 80054c2:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 80054c4:	697b      	ldr	r3, [r7, #20]
}
 80054c6:	4618      	mov	r0, r3
 80054c8:	3718      	adds	r7, #24
 80054ca:	46bd      	mov	sp, r7
 80054cc:	bd80      	pop	{r7, pc}
 80054ce:	bf00      	nop
 80054d0:	200003b4 	.word	0x200003b4
 80054d4:	20000394 	.word	0x20000394
 80054d8:	20000290 	.word	0x20000290
 80054dc:	2000034c 	.word	0x2000034c
 80054e0:	2000028c 	.word	0x2000028c
 80054e4:	200003a0 	.word	0x200003a0

080054e8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80054e8:	b480      	push	{r7}
 80054ea:	b083      	sub	sp, #12
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80054f0:	4b06      	ldr	r3, [pc, #24]	; (800550c <vTaskInternalSetTimeOutState+0x24>)
 80054f2:	681a      	ldr	r2, [r3, #0]
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80054f8:	4b05      	ldr	r3, [pc, #20]	; (8005510 <vTaskInternalSetTimeOutState+0x28>)
 80054fa:	681a      	ldr	r2, [r3, #0]
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	605a      	str	r2, [r3, #4]
}
 8005500:	bf00      	nop
 8005502:	370c      	adds	r7, #12
 8005504:	46bd      	mov	sp, r7
 8005506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800550a:	4770      	bx	lr
 800550c:	200003a4 	.word	0x200003a4
 8005510:	20000390 	.word	0x20000390

08005514 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005514:	b580      	push	{r7, lr}
 8005516:	b088      	sub	sp, #32
 8005518:	af00      	add	r7, sp, #0
 800551a:	6078      	str	r0, [r7, #4]
 800551c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	2b00      	cmp	r3, #0
 8005522:	d109      	bne.n	8005538 <xTaskCheckForTimeOut+0x24>
 8005524:	f04f 0320 	mov.w	r3, #32
 8005528:	f383 8811 	msr	BASEPRI, r3
 800552c:	f3bf 8f6f 	isb	sy
 8005530:	f3bf 8f4f 	dsb	sy
 8005534:	613b      	str	r3, [r7, #16]
 8005536:	e7fe      	b.n	8005536 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8005538:	683b      	ldr	r3, [r7, #0]
 800553a:	2b00      	cmp	r3, #0
 800553c:	d109      	bne.n	8005552 <xTaskCheckForTimeOut+0x3e>
 800553e:	f04f 0320 	mov.w	r3, #32
 8005542:	f383 8811 	msr	BASEPRI, r3
 8005546:	f3bf 8f6f 	isb	sy
 800554a:	f3bf 8f4f 	dsb	sy
 800554e:	60fb      	str	r3, [r7, #12]
 8005550:	e7fe      	b.n	8005550 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 8005552:	f000 fc8b 	bl	8005e6c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005556:	4b1d      	ldr	r3, [pc, #116]	; (80055cc <xTaskCheckForTimeOut+0xb8>)
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	685b      	ldr	r3, [r3, #4]
 8005560:	69ba      	ldr	r2, [r7, #24]
 8005562:	1ad3      	subs	r3, r2, r3
 8005564:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005566:	683b      	ldr	r3, [r7, #0]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800556e:	d102      	bne.n	8005576 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005570:	2300      	movs	r3, #0
 8005572:	61fb      	str	r3, [r7, #28]
 8005574:	e023      	b.n	80055be <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681a      	ldr	r2, [r3, #0]
 800557a:	4b15      	ldr	r3, [pc, #84]	; (80055d0 <xTaskCheckForTimeOut+0xbc>)
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	429a      	cmp	r2, r3
 8005580:	d007      	beq.n	8005592 <xTaskCheckForTimeOut+0x7e>
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	685b      	ldr	r3, [r3, #4]
 8005586:	69ba      	ldr	r2, [r7, #24]
 8005588:	429a      	cmp	r2, r3
 800558a:	d302      	bcc.n	8005592 <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800558c:	2301      	movs	r3, #1
 800558e:	61fb      	str	r3, [r7, #28]
 8005590:	e015      	b.n	80055be <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005592:	683b      	ldr	r3, [r7, #0]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	697a      	ldr	r2, [r7, #20]
 8005598:	429a      	cmp	r2, r3
 800559a:	d20b      	bcs.n	80055b4 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800559c:	683b      	ldr	r3, [r7, #0]
 800559e:	681a      	ldr	r2, [r3, #0]
 80055a0:	697b      	ldr	r3, [r7, #20]
 80055a2:	1ad2      	subs	r2, r2, r3
 80055a4:	683b      	ldr	r3, [r7, #0]
 80055a6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80055a8:	6878      	ldr	r0, [r7, #4]
 80055aa:	f7ff ff9d 	bl	80054e8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80055ae:	2300      	movs	r3, #0
 80055b0:	61fb      	str	r3, [r7, #28]
 80055b2:	e004      	b.n	80055be <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 80055b4:	683b      	ldr	r3, [r7, #0]
 80055b6:	2200      	movs	r2, #0
 80055b8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80055ba:	2301      	movs	r3, #1
 80055bc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80055be:	f000 fc83 	bl	8005ec8 <vPortExitCritical>

	return xReturn;
 80055c2:	69fb      	ldr	r3, [r7, #28]
}
 80055c4:	4618      	mov	r0, r3
 80055c6:	3720      	adds	r7, #32
 80055c8:	46bd      	mov	sp, r7
 80055ca:	bd80      	pop	{r7, pc}
 80055cc:	20000390 	.word	0x20000390
 80055d0:	200003a4 	.word	0x200003a4

080055d4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80055d4:	b480      	push	{r7}
 80055d6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80055d8:	4b03      	ldr	r3, [pc, #12]	; (80055e8 <vTaskMissedYield+0x14>)
 80055da:	2201      	movs	r2, #1
 80055dc:	601a      	str	r2, [r3, #0]
}
 80055de:	bf00      	nop
 80055e0:	46bd      	mov	sp, r7
 80055e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e6:	4770      	bx	lr
 80055e8:	200003a0 	.word	0x200003a0

080055ec <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80055ec:	b580      	push	{r7, lr}
 80055ee:	b082      	sub	sp, #8
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80055f4:	f000 f852 	bl	800569c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80055f8:	4b06      	ldr	r3, [pc, #24]	; (8005614 <prvIdleTask+0x28>)
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	2b01      	cmp	r3, #1
 80055fe:	d9f9      	bls.n	80055f4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005600:	4b05      	ldr	r3, [pc, #20]	; (8005618 <prvIdleTask+0x2c>)
 8005602:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005606:	601a      	str	r2, [r3, #0]
 8005608:	f3bf 8f4f 	dsb	sy
 800560c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005610:	e7f0      	b.n	80055f4 <prvIdleTask+0x8>
 8005612:	bf00      	nop
 8005614:	20000290 	.word	0x20000290
 8005618:	e000ed04 	.word	0xe000ed04

0800561c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800561c:	b580      	push	{r7, lr}
 800561e:	b082      	sub	sp, #8
 8005620:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005622:	2300      	movs	r3, #0
 8005624:	607b      	str	r3, [r7, #4]
 8005626:	e00c      	b.n	8005642 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005628:	687a      	ldr	r2, [r7, #4]
 800562a:	4613      	mov	r3, r2
 800562c:	009b      	lsls	r3, r3, #2
 800562e:	4413      	add	r3, r2
 8005630:	009b      	lsls	r3, r3, #2
 8005632:	4a12      	ldr	r2, [pc, #72]	; (800567c <prvInitialiseTaskLists+0x60>)
 8005634:	4413      	add	r3, r2
 8005636:	4618      	mov	r0, r3
 8005638:	f7fe fcdc 	bl	8003ff4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	3301      	adds	r3, #1
 8005640:	607b      	str	r3, [r7, #4]
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	2b06      	cmp	r3, #6
 8005646:	d9ef      	bls.n	8005628 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005648:	480d      	ldr	r0, [pc, #52]	; (8005680 <prvInitialiseTaskLists+0x64>)
 800564a:	f7fe fcd3 	bl	8003ff4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800564e:	480d      	ldr	r0, [pc, #52]	; (8005684 <prvInitialiseTaskLists+0x68>)
 8005650:	f7fe fcd0 	bl	8003ff4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005654:	480c      	ldr	r0, [pc, #48]	; (8005688 <prvInitialiseTaskLists+0x6c>)
 8005656:	f7fe fccd 	bl	8003ff4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800565a:	480c      	ldr	r0, [pc, #48]	; (800568c <prvInitialiseTaskLists+0x70>)
 800565c:	f7fe fcca 	bl	8003ff4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005660:	480b      	ldr	r0, [pc, #44]	; (8005690 <prvInitialiseTaskLists+0x74>)
 8005662:	f7fe fcc7 	bl	8003ff4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005666:	4b0b      	ldr	r3, [pc, #44]	; (8005694 <prvInitialiseTaskLists+0x78>)
 8005668:	4a05      	ldr	r2, [pc, #20]	; (8005680 <prvInitialiseTaskLists+0x64>)
 800566a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800566c:	4b0a      	ldr	r3, [pc, #40]	; (8005698 <prvInitialiseTaskLists+0x7c>)
 800566e:	4a05      	ldr	r2, [pc, #20]	; (8005684 <prvInitialiseTaskLists+0x68>)
 8005670:	601a      	str	r2, [r3, #0]
}
 8005672:	bf00      	nop
 8005674:	3708      	adds	r7, #8
 8005676:	46bd      	mov	sp, r7
 8005678:	bd80      	pop	{r7, pc}
 800567a:	bf00      	nop
 800567c:	20000290 	.word	0x20000290
 8005680:	2000031c 	.word	0x2000031c
 8005684:	20000330 	.word	0x20000330
 8005688:	2000034c 	.word	0x2000034c
 800568c:	20000360 	.word	0x20000360
 8005690:	20000378 	.word	0x20000378
 8005694:	20000344 	.word	0x20000344
 8005698:	20000348 	.word	0x20000348

0800569c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800569c:	b580      	push	{r7, lr}
 800569e:	b082      	sub	sp, #8
 80056a0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80056a2:	e019      	b.n	80056d8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80056a4:	f000 fbe2 	bl	8005e6c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80056a8:	4b0f      	ldr	r3, [pc, #60]	; (80056e8 <prvCheckTasksWaitingTermination+0x4c>)
 80056aa:	68db      	ldr	r3, [r3, #12]
 80056ac:	68db      	ldr	r3, [r3, #12]
 80056ae:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	3304      	adds	r3, #4
 80056b4:	4618      	mov	r0, r3
 80056b6:	f7fe fd27 	bl	8004108 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80056ba:	4b0c      	ldr	r3, [pc, #48]	; (80056ec <prvCheckTasksWaitingTermination+0x50>)
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	3b01      	subs	r3, #1
 80056c0:	4a0a      	ldr	r2, [pc, #40]	; (80056ec <prvCheckTasksWaitingTermination+0x50>)
 80056c2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80056c4:	4b0a      	ldr	r3, [pc, #40]	; (80056f0 <prvCheckTasksWaitingTermination+0x54>)
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	3b01      	subs	r3, #1
 80056ca:	4a09      	ldr	r2, [pc, #36]	; (80056f0 <prvCheckTasksWaitingTermination+0x54>)
 80056cc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80056ce:	f000 fbfb 	bl	8005ec8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80056d2:	6878      	ldr	r0, [r7, #4]
 80056d4:	f000 f80e 	bl	80056f4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80056d8:	4b05      	ldr	r3, [pc, #20]	; (80056f0 <prvCheckTasksWaitingTermination+0x54>)
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d1e1      	bne.n	80056a4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80056e0:	bf00      	nop
 80056e2:	3708      	adds	r7, #8
 80056e4:	46bd      	mov	sp, r7
 80056e6:	bd80      	pop	{r7, pc}
 80056e8:	20000360 	.word	0x20000360
 80056ec:	2000038c 	.word	0x2000038c
 80056f0:	20000374 	.word	0x20000374

080056f4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80056f4:	b580      	push	{r7, lr}
 80056f6:	b084      	sub	sp, #16
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005702:	2b00      	cmp	r3, #0
 8005704:	d108      	bne.n	8005718 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800570a:	4618      	mov	r0, r3
 800570c:	f000 fd8a 	bl	8006224 <vPortFree>
				vPortFree( pxTCB );
 8005710:	6878      	ldr	r0, [r7, #4]
 8005712:	f000 fd87 	bl	8006224 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005716:	e017      	b.n	8005748 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800571e:	2b01      	cmp	r3, #1
 8005720:	d103      	bne.n	800572a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8005722:	6878      	ldr	r0, [r7, #4]
 8005724:	f000 fd7e 	bl	8006224 <vPortFree>
	}
 8005728:	e00e      	b.n	8005748 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005730:	2b02      	cmp	r3, #2
 8005732:	d009      	beq.n	8005748 <prvDeleteTCB+0x54>
 8005734:	f04f 0320 	mov.w	r3, #32
 8005738:	f383 8811 	msr	BASEPRI, r3
 800573c:	f3bf 8f6f 	isb	sy
 8005740:	f3bf 8f4f 	dsb	sy
 8005744:	60fb      	str	r3, [r7, #12]
 8005746:	e7fe      	b.n	8005746 <prvDeleteTCB+0x52>
	}
 8005748:	bf00      	nop
 800574a:	3710      	adds	r7, #16
 800574c:	46bd      	mov	sp, r7
 800574e:	bd80      	pop	{r7, pc}

08005750 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005750:	b480      	push	{r7}
 8005752:	b083      	sub	sp, #12
 8005754:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005756:	4b0f      	ldr	r3, [pc, #60]	; (8005794 <prvResetNextTaskUnblockTime+0x44>)
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	2b00      	cmp	r3, #0
 800575e:	d101      	bne.n	8005764 <prvResetNextTaskUnblockTime+0x14>
 8005760:	2301      	movs	r3, #1
 8005762:	e000      	b.n	8005766 <prvResetNextTaskUnblockTime+0x16>
 8005764:	2300      	movs	r3, #0
 8005766:	2b00      	cmp	r3, #0
 8005768:	d004      	beq.n	8005774 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800576a:	4b0b      	ldr	r3, [pc, #44]	; (8005798 <prvResetNextTaskUnblockTime+0x48>)
 800576c:	f04f 32ff 	mov.w	r2, #4294967295
 8005770:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005772:	e008      	b.n	8005786 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005774:	4b07      	ldr	r3, [pc, #28]	; (8005794 <prvResetNextTaskUnblockTime+0x44>)
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	68db      	ldr	r3, [r3, #12]
 800577a:	68db      	ldr	r3, [r3, #12]
 800577c:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	685b      	ldr	r3, [r3, #4]
 8005782:	4a05      	ldr	r2, [pc, #20]	; (8005798 <prvResetNextTaskUnblockTime+0x48>)
 8005784:	6013      	str	r3, [r2, #0]
}
 8005786:	bf00      	nop
 8005788:	370c      	adds	r7, #12
 800578a:	46bd      	mov	sp, r7
 800578c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005790:	4770      	bx	lr
 8005792:	bf00      	nop
 8005794:	20000344 	.word	0x20000344
 8005798:	200003ac 	.word	0x200003ac

0800579c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800579c:	b480      	push	{r7}
 800579e:	b083      	sub	sp, #12
 80057a0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80057a2:	4b0b      	ldr	r3, [pc, #44]	; (80057d0 <xTaskGetSchedulerState+0x34>)
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d102      	bne.n	80057b0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80057aa:	2301      	movs	r3, #1
 80057ac:	607b      	str	r3, [r7, #4]
 80057ae:	e008      	b.n	80057c2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80057b0:	4b08      	ldr	r3, [pc, #32]	; (80057d4 <xTaskGetSchedulerState+0x38>)
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d102      	bne.n	80057be <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80057b8:	2302      	movs	r3, #2
 80057ba:	607b      	str	r3, [r7, #4]
 80057bc:	e001      	b.n	80057c2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80057be:	2300      	movs	r3, #0
 80057c0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80057c2:	687b      	ldr	r3, [r7, #4]
	}
 80057c4:	4618      	mov	r0, r3
 80057c6:	370c      	adds	r7, #12
 80057c8:	46bd      	mov	sp, r7
 80057ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ce:	4770      	bx	lr
 80057d0:	20000398 	.word	0x20000398
 80057d4:	200003b4 	.word	0x200003b4

080057d8 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80057d8:	b580      	push	{r7, lr}
 80057da:	b084      	sub	sp, #16
 80057dc:	af00      	add	r7, sp, #0
 80057de:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = ( TCB_t * ) pxMutexHolder;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80057e4:	2300      	movs	r3, #0
 80057e6:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d06e      	beq.n	80058cc <xTaskPriorityInherit+0xf4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80057ee:	68bb      	ldr	r3, [r7, #8]
 80057f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80057f2:	4b39      	ldr	r3, [pc, #228]	; (80058d8 <xTaskPriorityInherit+0x100>)
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057f8:	429a      	cmp	r2, r3
 80057fa:	d25e      	bcs.n	80058ba <xTaskPriorityInherit+0xe2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80057fc:	68bb      	ldr	r3, [r7, #8]
 80057fe:	699b      	ldr	r3, [r3, #24]
 8005800:	2b00      	cmp	r3, #0
 8005802:	db06      	blt.n	8005812 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005804:	4b34      	ldr	r3, [pc, #208]	; (80058d8 <xTaskPriorityInherit+0x100>)
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800580a:	f1c3 0207 	rsb	r2, r3, #7
 800580e:	68bb      	ldr	r3, [r7, #8]
 8005810:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8005812:	68bb      	ldr	r3, [r7, #8]
 8005814:	6959      	ldr	r1, [r3, #20]
 8005816:	68bb      	ldr	r3, [r7, #8]
 8005818:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800581a:	4613      	mov	r3, r2
 800581c:	009b      	lsls	r3, r3, #2
 800581e:	4413      	add	r3, r2
 8005820:	009b      	lsls	r3, r3, #2
 8005822:	4a2e      	ldr	r2, [pc, #184]	; (80058dc <xTaskPriorityInherit+0x104>)
 8005824:	4413      	add	r3, r2
 8005826:	4299      	cmp	r1, r3
 8005828:	d101      	bne.n	800582e <xTaskPriorityInherit+0x56>
 800582a:	2301      	movs	r3, #1
 800582c:	e000      	b.n	8005830 <xTaskPriorityInherit+0x58>
 800582e:	2300      	movs	r3, #0
 8005830:	2b00      	cmp	r3, #0
 8005832:	d03a      	beq.n	80058aa <xTaskPriorityInherit+0xd2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005834:	68bb      	ldr	r3, [r7, #8]
 8005836:	3304      	adds	r3, #4
 8005838:	4618      	mov	r0, r3
 800583a:	f7fe fc65 	bl	8004108 <uxListRemove>
 800583e:	4603      	mov	r3, r0
 8005840:	2b00      	cmp	r3, #0
 8005842:	d115      	bne.n	8005870 <xTaskPriorityInherit+0x98>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 8005844:	68bb      	ldr	r3, [r7, #8]
 8005846:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005848:	4924      	ldr	r1, [pc, #144]	; (80058dc <xTaskPriorityInherit+0x104>)
 800584a:	4613      	mov	r3, r2
 800584c:	009b      	lsls	r3, r3, #2
 800584e:	4413      	add	r3, r2
 8005850:	009b      	lsls	r3, r3, #2
 8005852:	440b      	add	r3, r1
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	2b00      	cmp	r3, #0
 8005858:	d10a      	bne.n	8005870 <xTaskPriorityInherit+0x98>
 800585a:	68bb      	ldr	r3, [r7, #8]
 800585c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800585e:	2201      	movs	r2, #1
 8005860:	fa02 f303 	lsl.w	r3, r2, r3
 8005864:	43da      	mvns	r2, r3
 8005866:	4b1e      	ldr	r3, [pc, #120]	; (80058e0 <xTaskPriorityInherit+0x108>)
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	4013      	ands	r3, r2
 800586c:	4a1c      	ldr	r2, [pc, #112]	; (80058e0 <xTaskPriorityInherit+0x108>)
 800586e:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005870:	4b19      	ldr	r3, [pc, #100]	; (80058d8 <xTaskPriorityInherit+0x100>)
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005876:	68bb      	ldr	r3, [r7, #8]
 8005878:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800587a:	68bb      	ldr	r3, [r7, #8]
 800587c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800587e:	2201      	movs	r2, #1
 8005880:	409a      	lsls	r2, r3
 8005882:	4b17      	ldr	r3, [pc, #92]	; (80058e0 <xTaskPriorityInherit+0x108>)
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	4313      	orrs	r3, r2
 8005888:	4a15      	ldr	r2, [pc, #84]	; (80058e0 <xTaskPriorityInherit+0x108>)
 800588a:	6013      	str	r3, [r2, #0]
 800588c:	68bb      	ldr	r3, [r7, #8]
 800588e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005890:	4613      	mov	r3, r2
 8005892:	009b      	lsls	r3, r3, #2
 8005894:	4413      	add	r3, r2
 8005896:	009b      	lsls	r3, r3, #2
 8005898:	4a10      	ldr	r2, [pc, #64]	; (80058dc <xTaskPriorityInherit+0x104>)
 800589a:	441a      	add	r2, r3
 800589c:	68bb      	ldr	r3, [r7, #8]
 800589e:	3304      	adds	r3, #4
 80058a0:	4619      	mov	r1, r3
 80058a2:	4610      	mov	r0, r2
 80058a4:	f7fe fbd3 	bl	800404e <vListInsertEnd>
 80058a8:	e004      	b.n	80058b4 <xTaskPriorityInherit+0xdc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80058aa:	4b0b      	ldr	r3, [pc, #44]	; (80058d8 <xTaskPriorityInherit+0x100>)
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80058b0:	68bb      	ldr	r3, [r7, #8]
 80058b2:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80058b4:	2301      	movs	r3, #1
 80058b6:	60fb      	str	r3, [r7, #12]
 80058b8:	e008      	b.n	80058cc <xTaskPriorityInherit+0xf4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80058ba:	68bb      	ldr	r3, [r7, #8]
 80058bc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80058be:	4b06      	ldr	r3, [pc, #24]	; (80058d8 <xTaskPriorityInherit+0x100>)
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058c4:	429a      	cmp	r2, r3
 80058c6:	d201      	bcs.n	80058cc <xTaskPriorityInherit+0xf4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80058c8:	2301      	movs	r3, #1
 80058ca:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80058cc:	68fb      	ldr	r3, [r7, #12]
	}
 80058ce:	4618      	mov	r0, r3
 80058d0:	3710      	adds	r7, #16
 80058d2:	46bd      	mov	sp, r7
 80058d4:	bd80      	pop	{r7, pc}
 80058d6:	bf00      	nop
 80058d8:	2000028c 	.word	0x2000028c
 80058dc:	20000290 	.word	0x20000290
 80058e0:	20000394 	.word	0x20000394

080058e4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80058e4:	b580      	push	{r7, lr}
 80058e6:	b086      	sub	sp, #24
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80058f0:	2300      	movs	r3, #0
 80058f2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d06c      	beq.n	80059d4 <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80058fa:	4b39      	ldr	r3, [pc, #228]	; (80059e0 <xTaskPriorityDisinherit+0xfc>)
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	693a      	ldr	r2, [r7, #16]
 8005900:	429a      	cmp	r2, r3
 8005902:	d009      	beq.n	8005918 <xTaskPriorityDisinherit+0x34>
 8005904:	f04f 0320 	mov.w	r3, #32
 8005908:	f383 8811 	msr	BASEPRI, r3
 800590c:	f3bf 8f6f 	isb	sy
 8005910:	f3bf 8f4f 	dsb	sy
 8005914:	60fb      	str	r3, [r7, #12]
 8005916:	e7fe      	b.n	8005916 <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8005918:	693b      	ldr	r3, [r7, #16]
 800591a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800591c:	2b00      	cmp	r3, #0
 800591e:	d109      	bne.n	8005934 <xTaskPriorityDisinherit+0x50>
 8005920:	f04f 0320 	mov.w	r3, #32
 8005924:	f383 8811 	msr	BASEPRI, r3
 8005928:	f3bf 8f6f 	isb	sy
 800592c:	f3bf 8f4f 	dsb	sy
 8005930:	60bb      	str	r3, [r7, #8]
 8005932:	e7fe      	b.n	8005932 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8005934:	693b      	ldr	r3, [r7, #16]
 8005936:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005938:	1e5a      	subs	r2, r3, #1
 800593a:	693b      	ldr	r3, [r7, #16]
 800593c:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800593e:	693b      	ldr	r3, [r7, #16]
 8005940:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005942:	693b      	ldr	r3, [r7, #16]
 8005944:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005946:	429a      	cmp	r2, r3
 8005948:	d044      	beq.n	80059d4 <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800594a:	693b      	ldr	r3, [r7, #16]
 800594c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800594e:	2b00      	cmp	r3, #0
 8005950:	d140      	bne.n	80059d4 <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005952:	693b      	ldr	r3, [r7, #16]
 8005954:	3304      	adds	r3, #4
 8005956:	4618      	mov	r0, r3
 8005958:	f7fe fbd6 	bl	8004108 <uxListRemove>
 800595c:	4603      	mov	r3, r0
 800595e:	2b00      	cmp	r3, #0
 8005960:	d115      	bne.n	800598e <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8005962:	693b      	ldr	r3, [r7, #16]
 8005964:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005966:	491f      	ldr	r1, [pc, #124]	; (80059e4 <xTaskPriorityDisinherit+0x100>)
 8005968:	4613      	mov	r3, r2
 800596a:	009b      	lsls	r3, r3, #2
 800596c:	4413      	add	r3, r2
 800596e:	009b      	lsls	r3, r3, #2
 8005970:	440b      	add	r3, r1
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	2b00      	cmp	r3, #0
 8005976:	d10a      	bne.n	800598e <xTaskPriorityDisinherit+0xaa>
 8005978:	693b      	ldr	r3, [r7, #16]
 800597a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800597c:	2201      	movs	r2, #1
 800597e:	fa02 f303 	lsl.w	r3, r2, r3
 8005982:	43da      	mvns	r2, r3
 8005984:	4b18      	ldr	r3, [pc, #96]	; (80059e8 <xTaskPriorityDisinherit+0x104>)
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	4013      	ands	r3, r2
 800598a:	4a17      	ldr	r2, [pc, #92]	; (80059e8 <xTaskPriorityDisinherit+0x104>)
 800598c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800598e:	693b      	ldr	r3, [r7, #16]
 8005990:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005992:	693b      	ldr	r3, [r7, #16]
 8005994:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005996:	693b      	ldr	r3, [r7, #16]
 8005998:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800599a:	f1c3 0207 	rsb	r2, r3, #7
 800599e:	693b      	ldr	r3, [r7, #16]
 80059a0:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80059a2:	693b      	ldr	r3, [r7, #16]
 80059a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059a6:	2201      	movs	r2, #1
 80059a8:	409a      	lsls	r2, r3
 80059aa:	4b0f      	ldr	r3, [pc, #60]	; (80059e8 <xTaskPriorityDisinherit+0x104>)
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	4313      	orrs	r3, r2
 80059b0:	4a0d      	ldr	r2, [pc, #52]	; (80059e8 <xTaskPriorityDisinherit+0x104>)
 80059b2:	6013      	str	r3, [r2, #0]
 80059b4:	693b      	ldr	r3, [r7, #16]
 80059b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80059b8:	4613      	mov	r3, r2
 80059ba:	009b      	lsls	r3, r3, #2
 80059bc:	4413      	add	r3, r2
 80059be:	009b      	lsls	r3, r3, #2
 80059c0:	4a08      	ldr	r2, [pc, #32]	; (80059e4 <xTaskPriorityDisinherit+0x100>)
 80059c2:	441a      	add	r2, r3
 80059c4:	693b      	ldr	r3, [r7, #16]
 80059c6:	3304      	adds	r3, #4
 80059c8:	4619      	mov	r1, r3
 80059ca:	4610      	mov	r0, r2
 80059cc:	f7fe fb3f 	bl	800404e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80059d0:	2301      	movs	r3, #1
 80059d2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80059d4:	697b      	ldr	r3, [r7, #20]
	}
 80059d6:	4618      	mov	r0, r3
 80059d8:	3718      	adds	r7, #24
 80059da:	46bd      	mov	sp, r7
 80059dc:	bd80      	pop	{r7, pc}
 80059de:	bf00      	nop
 80059e0:	2000028c 	.word	0x2000028c
 80059e4:	20000290 	.word	0x20000290
 80059e8:	20000394 	.word	0x20000394

080059ec <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80059ec:	b580      	push	{r7, lr}
 80059ee:	b088      	sub	sp, #32
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	6078      	str	r0, [r7, #4]
 80059f4:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80059fa:	2301      	movs	r3, #1
 80059fc:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	f000 8086 	beq.w	8005b12 <vTaskPriorityDisinheritAfterTimeout+0x126>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8005a06:	69bb      	ldr	r3, [r7, #24]
 8005a08:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d109      	bne.n	8005a22 <vTaskPriorityDisinheritAfterTimeout+0x36>
 8005a0e:	f04f 0320 	mov.w	r3, #32
 8005a12:	f383 8811 	msr	BASEPRI, r3
 8005a16:	f3bf 8f6f 	isb	sy
 8005a1a:	f3bf 8f4f 	dsb	sy
 8005a1e:	60fb      	str	r3, [r7, #12]
 8005a20:	e7fe      	b.n	8005a20 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8005a22:	69bb      	ldr	r3, [r7, #24]
 8005a24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a26:	683a      	ldr	r2, [r7, #0]
 8005a28:	429a      	cmp	r2, r3
 8005a2a:	d902      	bls.n	8005a32 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8005a2c:	683b      	ldr	r3, [r7, #0]
 8005a2e:	61fb      	str	r3, [r7, #28]
 8005a30:	e002      	b.n	8005a38 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8005a32:	69bb      	ldr	r3, [r7, #24]
 8005a34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a36:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8005a38:	69bb      	ldr	r3, [r7, #24]
 8005a3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a3c:	69fa      	ldr	r2, [r7, #28]
 8005a3e:	429a      	cmp	r2, r3
 8005a40:	d067      	beq.n	8005b12 <vTaskPriorityDisinheritAfterTimeout+0x126>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8005a42:	69bb      	ldr	r3, [r7, #24]
 8005a44:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005a46:	697a      	ldr	r2, [r7, #20]
 8005a48:	429a      	cmp	r2, r3
 8005a4a:	d162      	bne.n	8005b12 <vTaskPriorityDisinheritAfterTimeout+0x126>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8005a4c:	4b33      	ldr	r3, [pc, #204]	; (8005b1c <vTaskPriorityDisinheritAfterTimeout+0x130>)
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	69ba      	ldr	r2, [r7, #24]
 8005a52:	429a      	cmp	r2, r3
 8005a54:	d109      	bne.n	8005a6a <vTaskPriorityDisinheritAfterTimeout+0x7e>
 8005a56:	f04f 0320 	mov.w	r3, #32
 8005a5a:	f383 8811 	msr	BASEPRI, r3
 8005a5e:	f3bf 8f6f 	isb	sy
 8005a62:	f3bf 8f4f 	dsb	sy
 8005a66:	60bb      	str	r3, [r7, #8]
 8005a68:	e7fe      	b.n	8005a68 <vTaskPriorityDisinheritAfterTimeout+0x7c>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8005a6a:	69bb      	ldr	r3, [r7, #24]
 8005a6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a6e:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8005a70:	69bb      	ldr	r3, [r7, #24]
 8005a72:	69fa      	ldr	r2, [r7, #28]
 8005a74:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005a76:	69bb      	ldr	r3, [r7, #24]
 8005a78:	699b      	ldr	r3, [r3, #24]
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	db04      	blt.n	8005a88 <vTaskPriorityDisinheritAfterTimeout+0x9c>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005a7e:	69fb      	ldr	r3, [r7, #28]
 8005a80:	f1c3 0207 	rsb	r2, r3, #7
 8005a84:	69bb      	ldr	r3, [r7, #24]
 8005a86:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8005a88:	69bb      	ldr	r3, [r7, #24]
 8005a8a:	6959      	ldr	r1, [r3, #20]
 8005a8c:	693a      	ldr	r2, [r7, #16]
 8005a8e:	4613      	mov	r3, r2
 8005a90:	009b      	lsls	r3, r3, #2
 8005a92:	4413      	add	r3, r2
 8005a94:	009b      	lsls	r3, r3, #2
 8005a96:	4a22      	ldr	r2, [pc, #136]	; (8005b20 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8005a98:	4413      	add	r3, r2
 8005a9a:	4299      	cmp	r1, r3
 8005a9c:	d101      	bne.n	8005aa2 <vTaskPriorityDisinheritAfterTimeout+0xb6>
 8005a9e:	2301      	movs	r3, #1
 8005aa0:	e000      	b.n	8005aa4 <vTaskPriorityDisinheritAfterTimeout+0xb8>
 8005aa2:	2300      	movs	r3, #0
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d034      	beq.n	8005b12 <vTaskPriorityDisinheritAfterTimeout+0x126>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005aa8:	69bb      	ldr	r3, [r7, #24]
 8005aaa:	3304      	adds	r3, #4
 8005aac:	4618      	mov	r0, r3
 8005aae:	f7fe fb2b 	bl	8004108 <uxListRemove>
 8005ab2:	4603      	mov	r3, r0
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d115      	bne.n	8005ae4 <vTaskPriorityDisinheritAfterTimeout+0xf8>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8005ab8:	69bb      	ldr	r3, [r7, #24]
 8005aba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005abc:	4918      	ldr	r1, [pc, #96]	; (8005b20 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8005abe:	4613      	mov	r3, r2
 8005ac0:	009b      	lsls	r3, r3, #2
 8005ac2:	4413      	add	r3, r2
 8005ac4:	009b      	lsls	r3, r3, #2
 8005ac6:	440b      	add	r3, r1
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d10a      	bne.n	8005ae4 <vTaskPriorityDisinheritAfterTimeout+0xf8>
 8005ace:	69bb      	ldr	r3, [r7, #24]
 8005ad0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ad2:	2201      	movs	r2, #1
 8005ad4:	fa02 f303 	lsl.w	r3, r2, r3
 8005ad8:	43da      	mvns	r2, r3
 8005ada:	4b12      	ldr	r3, [pc, #72]	; (8005b24 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	4013      	ands	r3, r2
 8005ae0:	4a10      	ldr	r2, [pc, #64]	; (8005b24 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8005ae2:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8005ae4:	69bb      	ldr	r3, [r7, #24]
 8005ae6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ae8:	2201      	movs	r2, #1
 8005aea:	409a      	lsls	r2, r3
 8005aec:	4b0d      	ldr	r3, [pc, #52]	; (8005b24 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	4313      	orrs	r3, r2
 8005af2:	4a0c      	ldr	r2, [pc, #48]	; (8005b24 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8005af4:	6013      	str	r3, [r2, #0]
 8005af6:	69bb      	ldr	r3, [r7, #24]
 8005af8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005afa:	4613      	mov	r3, r2
 8005afc:	009b      	lsls	r3, r3, #2
 8005afe:	4413      	add	r3, r2
 8005b00:	009b      	lsls	r3, r3, #2
 8005b02:	4a07      	ldr	r2, [pc, #28]	; (8005b20 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8005b04:	441a      	add	r2, r3
 8005b06:	69bb      	ldr	r3, [r7, #24]
 8005b08:	3304      	adds	r3, #4
 8005b0a:	4619      	mov	r1, r3
 8005b0c:	4610      	mov	r0, r2
 8005b0e:	f7fe fa9e 	bl	800404e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005b12:	bf00      	nop
 8005b14:	3720      	adds	r7, #32
 8005b16:	46bd      	mov	sp, r7
 8005b18:	bd80      	pop	{r7, pc}
 8005b1a:	bf00      	nop
 8005b1c:	2000028c 	.word	0x2000028c
 8005b20:	20000290 	.word	0x20000290
 8005b24:	20000394 	.word	0x20000394

08005b28 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 8005b28:	b480      	push	{r7}
 8005b2a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8005b2c:	4b07      	ldr	r3, [pc, #28]	; (8005b4c <pvTaskIncrementMutexHeldCount+0x24>)
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d004      	beq.n	8005b3e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8005b34:	4b05      	ldr	r3, [pc, #20]	; (8005b4c <pvTaskIncrementMutexHeldCount+0x24>)
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005b3a:	3201      	adds	r2, #1
 8005b3c:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 8005b3e:	4b03      	ldr	r3, [pc, #12]	; (8005b4c <pvTaskIncrementMutexHeldCount+0x24>)
 8005b40:	681b      	ldr	r3, [r3, #0]
	}
 8005b42:	4618      	mov	r0, r3
 8005b44:	46bd      	mov	sp, r7
 8005b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b4a:	4770      	bx	lr
 8005b4c:	2000028c 	.word	0x2000028c

08005b50 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005b50:	b580      	push	{r7, lr}
 8005b52:	b084      	sub	sp, #16
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	6078      	str	r0, [r7, #4]
 8005b58:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005b5a:	4b29      	ldr	r3, [pc, #164]	; (8005c00 <prvAddCurrentTaskToDelayedList+0xb0>)
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005b60:	4b28      	ldr	r3, [pc, #160]	; (8005c04 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	3304      	adds	r3, #4
 8005b66:	4618      	mov	r0, r3
 8005b68:	f7fe face 	bl	8004108 <uxListRemove>
 8005b6c:	4603      	mov	r3, r0
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d10b      	bne.n	8005b8a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8005b72:	4b24      	ldr	r3, [pc, #144]	; (8005c04 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b78:	2201      	movs	r2, #1
 8005b7a:	fa02 f303 	lsl.w	r3, r2, r3
 8005b7e:	43da      	mvns	r2, r3
 8005b80:	4b21      	ldr	r3, [pc, #132]	; (8005c08 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	4013      	ands	r3, r2
 8005b86:	4a20      	ldr	r2, [pc, #128]	; (8005c08 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005b88:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b90:	d10a      	bne.n	8005ba8 <prvAddCurrentTaskToDelayedList+0x58>
 8005b92:	683b      	ldr	r3, [r7, #0]
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d007      	beq.n	8005ba8 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005b98:	4b1a      	ldr	r3, [pc, #104]	; (8005c04 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	3304      	adds	r3, #4
 8005b9e:	4619      	mov	r1, r3
 8005ba0:	481a      	ldr	r0, [pc, #104]	; (8005c0c <prvAddCurrentTaskToDelayedList+0xbc>)
 8005ba2:	f7fe fa54 	bl	800404e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005ba6:	e026      	b.n	8005bf6 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005ba8:	68fa      	ldr	r2, [r7, #12]
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	4413      	add	r3, r2
 8005bae:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005bb0:	4b14      	ldr	r3, [pc, #80]	; (8005c04 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	68ba      	ldr	r2, [r7, #8]
 8005bb6:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005bb8:	68ba      	ldr	r2, [r7, #8]
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	429a      	cmp	r2, r3
 8005bbe:	d209      	bcs.n	8005bd4 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005bc0:	4b13      	ldr	r3, [pc, #76]	; (8005c10 <prvAddCurrentTaskToDelayedList+0xc0>)
 8005bc2:	681a      	ldr	r2, [r3, #0]
 8005bc4:	4b0f      	ldr	r3, [pc, #60]	; (8005c04 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	3304      	adds	r3, #4
 8005bca:	4619      	mov	r1, r3
 8005bcc:	4610      	mov	r0, r2
 8005bce:	f7fe fa62 	bl	8004096 <vListInsert>
}
 8005bd2:	e010      	b.n	8005bf6 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005bd4:	4b0f      	ldr	r3, [pc, #60]	; (8005c14 <prvAddCurrentTaskToDelayedList+0xc4>)
 8005bd6:	681a      	ldr	r2, [r3, #0]
 8005bd8:	4b0a      	ldr	r3, [pc, #40]	; (8005c04 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	3304      	adds	r3, #4
 8005bde:	4619      	mov	r1, r3
 8005be0:	4610      	mov	r0, r2
 8005be2:	f7fe fa58 	bl	8004096 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005be6:	4b0c      	ldr	r3, [pc, #48]	; (8005c18 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	68ba      	ldr	r2, [r7, #8]
 8005bec:	429a      	cmp	r2, r3
 8005bee:	d202      	bcs.n	8005bf6 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8005bf0:	4a09      	ldr	r2, [pc, #36]	; (8005c18 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005bf2:	68bb      	ldr	r3, [r7, #8]
 8005bf4:	6013      	str	r3, [r2, #0]
}
 8005bf6:	bf00      	nop
 8005bf8:	3710      	adds	r7, #16
 8005bfa:	46bd      	mov	sp, r7
 8005bfc:	bd80      	pop	{r7, pc}
 8005bfe:	bf00      	nop
 8005c00:	20000390 	.word	0x20000390
 8005c04:	2000028c 	.word	0x2000028c
 8005c08:	20000394 	.word	0x20000394
 8005c0c:	20000378 	.word	0x20000378
 8005c10:	20000348 	.word	0x20000348
 8005c14:	20000344 	.word	0x20000344
 8005c18:	200003ac 	.word	0x200003ac

08005c1c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005c1c:	b480      	push	{r7}
 8005c1e:	b085      	sub	sp, #20
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	60f8      	str	r0, [r7, #12]
 8005c24:	60b9      	str	r1, [r7, #8]
 8005c26:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	3b04      	subs	r3, #4
 8005c2c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005c34:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	3b04      	subs	r3, #4
 8005c3a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005c3c:	68bb      	ldr	r3, [r7, #8]
 8005c3e:	f023 0201 	bic.w	r2, r3, #1
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	3b04      	subs	r3, #4
 8005c4a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005c4c:	4a0c      	ldr	r2, [pc, #48]	; (8005c80 <pxPortInitialiseStack+0x64>)
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	3b14      	subs	r3, #20
 8005c56:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005c58:	687a      	ldr	r2, [r7, #4]
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	3b04      	subs	r3, #4
 8005c62:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	f06f 0202 	mvn.w	r2, #2
 8005c6a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	3b20      	subs	r3, #32
 8005c70:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005c72:	68fb      	ldr	r3, [r7, #12]
}
 8005c74:	4618      	mov	r0, r3
 8005c76:	3714      	adds	r7, #20
 8005c78:	46bd      	mov	sp, r7
 8005c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c7e:	4770      	bx	lr
 8005c80:	08005c85 	.word	0x08005c85

08005c84 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005c84:	b480      	push	{r7}
 8005c86:	b085      	sub	sp, #20
 8005c88:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8005c8a:	2300      	movs	r3, #0
 8005c8c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005c8e:	4b11      	ldr	r3, [pc, #68]	; (8005cd4 <prvTaskExitError+0x50>)
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c96:	d009      	beq.n	8005cac <prvTaskExitError+0x28>
 8005c98:	f04f 0320 	mov.w	r3, #32
 8005c9c:	f383 8811 	msr	BASEPRI, r3
 8005ca0:	f3bf 8f6f 	isb	sy
 8005ca4:	f3bf 8f4f 	dsb	sy
 8005ca8:	60fb      	str	r3, [r7, #12]
 8005caa:	e7fe      	b.n	8005caa <prvTaskExitError+0x26>
 8005cac:	f04f 0320 	mov.w	r3, #32
 8005cb0:	f383 8811 	msr	BASEPRI, r3
 8005cb4:	f3bf 8f6f 	isb	sy
 8005cb8:	f3bf 8f4f 	dsb	sy
 8005cbc:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005cbe:	bf00      	nop
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d0fc      	beq.n	8005cc0 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005cc6:	bf00      	nop
 8005cc8:	3714      	adds	r7, #20
 8005cca:	46bd      	mov	sp, r7
 8005ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd0:	4770      	bx	lr
 8005cd2:	bf00      	nop
 8005cd4:	2000000c 	.word	0x2000000c
	...

08005ce0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005ce0:	4b07      	ldr	r3, [pc, #28]	; (8005d00 <pxCurrentTCBConst2>)
 8005ce2:	6819      	ldr	r1, [r3, #0]
 8005ce4:	6808      	ldr	r0, [r1, #0]
 8005ce6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005cea:	f380 8809 	msr	PSP, r0
 8005cee:	f3bf 8f6f 	isb	sy
 8005cf2:	f04f 0000 	mov.w	r0, #0
 8005cf6:	f380 8811 	msr	BASEPRI, r0
 8005cfa:	4770      	bx	lr
 8005cfc:	f3af 8000 	nop.w

08005d00 <pxCurrentTCBConst2>:
 8005d00:	2000028c 	.word	0x2000028c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005d04:	bf00      	nop
 8005d06:	bf00      	nop

08005d08 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005d08:	4808      	ldr	r0, [pc, #32]	; (8005d2c <prvPortStartFirstTask+0x24>)
 8005d0a:	6800      	ldr	r0, [r0, #0]
 8005d0c:	6800      	ldr	r0, [r0, #0]
 8005d0e:	f380 8808 	msr	MSP, r0
 8005d12:	f04f 0000 	mov.w	r0, #0
 8005d16:	f380 8814 	msr	CONTROL, r0
 8005d1a:	b662      	cpsie	i
 8005d1c:	b661      	cpsie	f
 8005d1e:	f3bf 8f4f 	dsb	sy
 8005d22:	f3bf 8f6f 	isb	sy
 8005d26:	df00      	svc	0
 8005d28:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8005d2a:	bf00      	nop
 8005d2c:	e000ed08 	.word	0xe000ed08

08005d30 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005d30:	b580      	push	{r7, lr}
 8005d32:	b086      	sub	sp, #24
 8005d34:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005d36:	4b44      	ldr	r3, [pc, #272]	; (8005e48 <xPortStartScheduler+0x118>)
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	4a44      	ldr	r2, [pc, #272]	; (8005e4c <xPortStartScheduler+0x11c>)
 8005d3c:	4293      	cmp	r3, r2
 8005d3e:	d109      	bne.n	8005d54 <xPortStartScheduler+0x24>
 8005d40:	f04f 0320 	mov.w	r3, #32
 8005d44:	f383 8811 	msr	BASEPRI, r3
 8005d48:	f3bf 8f6f 	isb	sy
 8005d4c:	f3bf 8f4f 	dsb	sy
 8005d50:	613b      	str	r3, [r7, #16]
 8005d52:	e7fe      	b.n	8005d52 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005d54:	4b3c      	ldr	r3, [pc, #240]	; (8005e48 <xPortStartScheduler+0x118>)
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	4a3d      	ldr	r2, [pc, #244]	; (8005e50 <xPortStartScheduler+0x120>)
 8005d5a:	4293      	cmp	r3, r2
 8005d5c:	d109      	bne.n	8005d72 <xPortStartScheduler+0x42>
 8005d5e:	f04f 0320 	mov.w	r3, #32
 8005d62:	f383 8811 	msr	BASEPRI, r3
 8005d66:	f3bf 8f6f 	isb	sy
 8005d6a:	f3bf 8f4f 	dsb	sy
 8005d6e:	60fb      	str	r3, [r7, #12]
 8005d70:	e7fe      	b.n	8005d70 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005d72:	4b38      	ldr	r3, [pc, #224]	; (8005e54 <xPortStartScheduler+0x124>)
 8005d74:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005d76:	697b      	ldr	r3, [r7, #20]
 8005d78:	781b      	ldrb	r3, [r3, #0]
 8005d7a:	b2db      	uxtb	r3, r3
 8005d7c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005d7e:	697b      	ldr	r3, [r7, #20]
 8005d80:	22ff      	movs	r2, #255	; 0xff
 8005d82:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005d84:	697b      	ldr	r3, [r7, #20]
 8005d86:	781b      	ldrb	r3, [r3, #0]
 8005d88:	b2db      	uxtb	r3, r3
 8005d8a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005d8c:	78fb      	ldrb	r3, [r7, #3]
 8005d8e:	b2db      	uxtb	r3, r3
 8005d90:	f003 0320 	and.w	r3, r3, #32
 8005d94:	b2da      	uxtb	r2, r3
 8005d96:	4b30      	ldr	r3, [pc, #192]	; (8005e58 <xPortStartScheduler+0x128>)
 8005d98:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005d9a:	4b30      	ldr	r3, [pc, #192]	; (8005e5c <xPortStartScheduler+0x12c>)
 8005d9c:	2207      	movs	r2, #7
 8005d9e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005da0:	e009      	b.n	8005db6 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 8005da2:	4b2e      	ldr	r3, [pc, #184]	; (8005e5c <xPortStartScheduler+0x12c>)
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	3b01      	subs	r3, #1
 8005da8:	4a2c      	ldr	r2, [pc, #176]	; (8005e5c <xPortStartScheduler+0x12c>)
 8005daa:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005dac:	78fb      	ldrb	r3, [r7, #3]
 8005dae:	b2db      	uxtb	r3, r3
 8005db0:	005b      	lsls	r3, r3, #1
 8005db2:	b2db      	uxtb	r3, r3
 8005db4:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005db6:	78fb      	ldrb	r3, [r7, #3]
 8005db8:	b2db      	uxtb	r3, r3
 8005dba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005dbe:	2b80      	cmp	r3, #128	; 0x80
 8005dc0:	d0ef      	beq.n	8005da2 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005dc2:	4b26      	ldr	r3, [pc, #152]	; (8005e5c <xPortStartScheduler+0x12c>)
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f1c3 0307 	rsb	r3, r3, #7
 8005dca:	2b04      	cmp	r3, #4
 8005dcc:	d009      	beq.n	8005de2 <xPortStartScheduler+0xb2>
 8005dce:	f04f 0320 	mov.w	r3, #32
 8005dd2:	f383 8811 	msr	BASEPRI, r3
 8005dd6:	f3bf 8f6f 	isb	sy
 8005dda:	f3bf 8f4f 	dsb	sy
 8005dde:	60bb      	str	r3, [r7, #8]
 8005de0:	e7fe      	b.n	8005de0 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005de2:	4b1e      	ldr	r3, [pc, #120]	; (8005e5c <xPortStartScheduler+0x12c>)
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	021b      	lsls	r3, r3, #8
 8005de8:	4a1c      	ldr	r2, [pc, #112]	; (8005e5c <xPortStartScheduler+0x12c>)
 8005dea:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005dec:	4b1b      	ldr	r3, [pc, #108]	; (8005e5c <xPortStartScheduler+0x12c>)
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005df4:	4a19      	ldr	r2, [pc, #100]	; (8005e5c <xPortStartScheduler+0x12c>)
 8005df6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	b2da      	uxtb	r2, r3
 8005dfc:	697b      	ldr	r3, [r7, #20]
 8005dfe:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005e00:	4b17      	ldr	r3, [pc, #92]	; (8005e60 <xPortStartScheduler+0x130>)
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	4a16      	ldr	r2, [pc, #88]	; (8005e60 <xPortStartScheduler+0x130>)
 8005e06:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8005e0a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005e0c:	4b14      	ldr	r3, [pc, #80]	; (8005e60 <xPortStartScheduler+0x130>)
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	4a13      	ldr	r2, [pc, #76]	; (8005e60 <xPortStartScheduler+0x130>)
 8005e12:	f043 5340 	orr.w	r3, r3, #805306368	; 0x30000000
 8005e16:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005e18:	f000 f8d6 	bl	8005fc8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005e1c:	4b11      	ldr	r3, [pc, #68]	; (8005e64 <xPortStartScheduler+0x134>)
 8005e1e:	2200      	movs	r2, #0
 8005e20:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8005e22:	f000 f8f5 	bl	8006010 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005e26:	4b10      	ldr	r3, [pc, #64]	; (8005e68 <xPortStartScheduler+0x138>)
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	4a0f      	ldr	r2, [pc, #60]	; (8005e68 <xPortStartScheduler+0x138>)
 8005e2c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8005e30:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005e32:	f7ff ff69 	bl	8005d08 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005e36:	f7ff fa77 	bl	8005328 <vTaskSwitchContext>
	prvTaskExitError();
 8005e3a:	f7ff ff23 	bl	8005c84 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005e3e:	2300      	movs	r3, #0
}
 8005e40:	4618      	mov	r0, r3
 8005e42:	3718      	adds	r7, #24
 8005e44:	46bd      	mov	sp, r7
 8005e46:	bd80      	pop	{r7, pc}
 8005e48:	e000ed00 	.word	0xe000ed00
 8005e4c:	410fc271 	.word	0x410fc271
 8005e50:	410fc270 	.word	0x410fc270
 8005e54:	e000e400 	.word	0xe000e400
 8005e58:	200003b8 	.word	0x200003b8
 8005e5c:	200003bc 	.word	0x200003bc
 8005e60:	e000ed20 	.word	0xe000ed20
 8005e64:	2000000c 	.word	0x2000000c
 8005e68:	e000ef34 	.word	0xe000ef34

08005e6c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005e6c:	b480      	push	{r7}
 8005e6e:	b083      	sub	sp, #12
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	f04f 0320 	mov.w	r3, #32
 8005e76:	f383 8811 	msr	BASEPRI, r3
 8005e7a:	f3bf 8f6f 	isb	sy
 8005e7e:	f3bf 8f4f 	dsb	sy
 8005e82:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005e84:	4b0e      	ldr	r3, [pc, #56]	; (8005ec0 <vPortEnterCritical+0x54>)
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	3301      	adds	r3, #1
 8005e8a:	4a0d      	ldr	r2, [pc, #52]	; (8005ec0 <vPortEnterCritical+0x54>)
 8005e8c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005e8e:	4b0c      	ldr	r3, [pc, #48]	; (8005ec0 <vPortEnterCritical+0x54>)
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	2b01      	cmp	r3, #1
 8005e94:	d10e      	bne.n	8005eb4 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005e96:	4b0b      	ldr	r3, [pc, #44]	; (8005ec4 <vPortEnterCritical+0x58>)
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	b2db      	uxtb	r3, r3
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d009      	beq.n	8005eb4 <vPortEnterCritical+0x48>
 8005ea0:	f04f 0320 	mov.w	r3, #32
 8005ea4:	f383 8811 	msr	BASEPRI, r3
 8005ea8:	f3bf 8f6f 	isb	sy
 8005eac:	f3bf 8f4f 	dsb	sy
 8005eb0:	603b      	str	r3, [r7, #0]
 8005eb2:	e7fe      	b.n	8005eb2 <vPortEnterCritical+0x46>
	}
}
 8005eb4:	bf00      	nop
 8005eb6:	370c      	adds	r7, #12
 8005eb8:	46bd      	mov	sp, r7
 8005eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ebe:	4770      	bx	lr
 8005ec0:	2000000c 	.word	0x2000000c
 8005ec4:	e000ed04 	.word	0xe000ed04

08005ec8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005ec8:	b480      	push	{r7}
 8005eca:	b083      	sub	sp, #12
 8005ecc:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005ece:	4b11      	ldr	r3, [pc, #68]	; (8005f14 <vPortExitCritical+0x4c>)
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d109      	bne.n	8005eea <vPortExitCritical+0x22>
 8005ed6:	f04f 0320 	mov.w	r3, #32
 8005eda:	f383 8811 	msr	BASEPRI, r3
 8005ede:	f3bf 8f6f 	isb	sy
 8005ee2:	f3bf 8f4f 	dsb	sy
 8005ee6:	607b      	str	r3, [r7, #4]
 8005ee8:	e7fe      	b.n	8005ee8 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8005eea:	4b0a      	ldr	r3, [pc, #40]	; (8005f14 <vPortExitCritical+0x4c>)
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	3b01      	subs	r3, #1
 8005ef0:	4a08      	ldr	r2, [pc, #32]	; (8005f14 <vPortExitCritical+0x4c>)
 8005ef2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005ef4:	4b07      	ldr	r3, [pc, #28]	; (8005f14 <vPortExitCritical+0x4c>)
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d104      	bne.n	8005f06 <vPortExitCritical+0x3e>
 8005efc:	2300      	movs	r3, #0
 8005efe:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005f00:	683b      	ldr	r3, [r7, #0]
 8005f02:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8005f06:	bf00      	nop
 8005f08:	370c      	adds	r7, #12
 8005f0a:	46bd      	mov	sp, r7
 8005f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f10:	4770      	bx	lr
 8005f12:	bf00      	nop
 8005f14:	2000000c 	.word	0x2000000c
	...

08005f20 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005f20:	f3ef 8009 	mrs	r0, PSP
 8005f24:	f3bf 8f6f 	isb	sy
 8005f28:	4b15      	ldr	r3, [pc, #84]	; (8005f80 <pxCurrentTCBConst>)
 8005f2a:	681a      	ldr	r2, [r3, #0]
 8005f2c:	f01e 0f10 	tst.w	lr, #16
 8005f30:	bf08      	it	eq
 8005f32:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005f36:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f3a:	6010      	str	r0, [r2, #0]
 8005f3c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005f40:	f04f 0020 	mov.w	r0, #32
 8005f44:	f380 8811 	msr	BASEPRI, r0
 8005f48:	f3bf 8f4f 	dsb	sy
 8005f4c:	f3bf 8f6f 	isb	sy
 8005f50:	f7ff f9ea 	bl	8005328 <vTaskSwitchContext>
 8005f54:	f04f 0000 	mov.w	r0, #0
 8005f58:	f380 8811 	msr	BASEPRI, r0
 8005f5c:	bc09      	pop	{r0, r3}
 8005f5e:	6819      	ldr	r1, [r3, #0]
 8005f60:	6808      	ldr	r0, [r1, #0]
 8005f62:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f66:	f01e 0f10 	tst.w	lr, #16
 8005f6a:	bf08      	it	eq
 8005f6c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005f70:	f380 8809 	msr	PSP, r0
 8005f74:	f3bf 8f6f 	isb	sy
 8005f78:	4770      	bx	lr
 8005f7a:	bf00      	nop
 8005f7c:	f3af 8000 	nop.w

08005f80 <pxCurrentTCBConst>:
 8005f80:	2000028c 	.word	0x2000028c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005f84:	bf00      	nop
 8005f86:	bf00      	nop

08005f88 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005f88:	b580      	push	{r7, lr}
 8005f8a:	b082      	sub	sp, #8
 8005f8c:	af00      	add	r7, sp, #0
	__asm volatile
 8005f8e:	f04f 0320 	mov.w	r3, #32
 8005f92:	f383 8811 	msr	BASEPRI, r3
 8005f96:	f3bf 8f6f 	isb	sy
 8005f9a:	f3bf 8f4f 	dsb	sy
 8005f9e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005fa0:	f7ff f906 	bl	80051b0 <xTaskIncrementTick>
 8005fa4:	4603      	mov	r3, r0
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d003      	beq.n	8005fb2 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005faa:	4b06      	ldr	r3, [pc, #24]	; (8005fc4 <SysTick_Handler+0x3c>)
 8005fac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005fb0:	601a      	str	r2, [r3, #0]
 8005fb2:	2300      	movs	r3, #0
 8005fb4:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005fb6:	683b      	ldr	r3, [r7, #0]
 8005fb8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8005fbc:	bf00      	nop
 8005fbe:	3708      	adds	r7, #8
 8005fc0:	46bd      	mov	sp, r7
 8005fc2:	bd80      	pop	{r7, pc}
 8005fc4:	e000ed04 	.word	0xe000ed04

08005fc8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8005fc8:	b480      	push	{r7}
 8005fca:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005fcc:	4b0b      	ldr	r3, [pc, #44]	; (8005ffc <vPortSetupTimerInterrupt+0x34>)
 8005fce:	2200      	movs	r2, #0
 8005fd0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005fd2:	4b0b      	ldr	r3, [pc, #44]	; (8006000 <vPortSetupTimerInterrupt+0x38>)
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005fd8:	4b0a      	ldr	r3, [pc, #40]	; (8006004 <vPortSetupTimerInterrupt+0x3c>)
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	4a0a      	ldr	r2, [pc, #40]	; (8006008 <vPortSetupTimerInterrupt+0x40>)
 8005fde:	fba2 2303 	umull	r2, r3, r2, r3
 8005fe2:	099b      	lsrs	r3, r3, #6
 8005fe4:	4a09      	ldr	r2, [pc, #36]	; (800600c <vPortSetupTimerInterrupt+0x44>)
 8005fe6:	3b01      	subs	r3, #1
 8005fe8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8005fea:	4b04      	ldr	r3, [pc, #16]	; (8005ffc <vPortSetupTimerInterrupt+0x34>)
 8005fec:	2207      	movs	r2, #7
 8005fee:	601a      	str	r2, [r3, #0]
}
 8005ff0:	bf00      	nop
 8005ff2:	46bd      	mov	sp, r7
 8005ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff8:	4770      	bx	lr
 8005ffa:	bf00      	nop
 8005ffc:	e000e010 	.word	0xe000e010
 8006000:	e000e018 	.word	0xe000e018
 8006004:	20000000 	.word	0x20000000
 8006008:	10624dd3 	.word	0x10624dd3
 800600c:	e000e014 	.word	0xe000e014

08006010 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006010:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8006020 <vPortEnableVFP+0x10>
 8006014:	6801      	ldr	r1, [r0, #0]
 8006016:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800601a:	6001      	str	r1, [r0, #0]
 800601c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800601e:	bf00      	nop
 8006020:	e000ed88 	.word	0xe000ed88

08006024 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006024:	b480      	push	{r7}
 8006026:	b085      	sub	sp, #20
 8006028:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800602a:	f3ef 8305 	mrs	r3, IPSR
 800602e:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	2b0f      	cmp	r3, #15
 8006034:	d913      	bls.n	800605e <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8006036:	4a16      	ldr	r2, [pc, #88]	; (8006090 <vPortValidateInterruptPriority+0x6c>)
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	4413      	add	r3, r2
 800603c:	781b      	ldrb	r3, [r3, #0]
 800603e:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006040:	4b14      	ldr	r3, [pc, #80]	; (8006094 <vPortValidateInterruptPriority+0x70>)
 8006042:	781b      	ldrb	r3, [r3, #0]
 8006044:	7afa      	ldrb	r2, [r7, #11]
 8006046:	429a      	cmp	r2, r3
 8006048:	d209      	bcs.n	800605e <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 800604a:	f04f 0320 	mov.w	r3, #32
 800604e:	f383 8811 	msr	BASEPRI, r3
 8006052:	f3bf 8f6f 	isb	sy
 8006056:	f3bf 8f4f 	dsb	sy
 800605a:	607b      	str	r3, [r7, #4]
 800605c:	e7fe      	b.n	800605c <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800605e:	4b0e      	ldr	r3, [pc, #56]	; (8006098 <vPortValidateInterruptPriority+0x74>)
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8006066:	4b0d      	ldr	r3, [pc, #52]	; (800609c <vPortValidateInterruptPriority+0x78>)
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	429a      	cmp	r2, r3
 800606c:	d909      	bls.n	8006082 <vPortValidateInterruptPriority+0x5e>
 800606e:	f04f 0320 	mov.w	r3, #32
 8006072:	f383 8811 	msr	BASEPRI, r3
 8006076:	f3bf 8f6f 	isb	sy
 800607a:	f3bf 8f4f 	dsb	sy
 800607e:	603b      	str	r3, [r7, #0]
 8006080:	e7fe      	b.n	8006080 <vPortValidateInterruptPriority+0x5c>
	}
 8006082:	bf00      	nop
 8006084:	3714      	adds	r7, #20
 8006086:	46bd      	mov	sp, r7
 8006088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800608c:	4770      	bx	lr
 800608e:	bf00      	nop
 8006090:	e000e3f0 	.word	0xe000e3f0
 8006094:	200003b8 	.word	0x200003b8
 8006098:	e000ed0c 	.word	0xe000ed0c
 800609c:	200003bc 	.word	0x200003bc

080060a0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80060a0:	b580      	push	{r7, lr}
 80060a2:	b08a      	sub	sp, #40	; 0x28
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80060a8:	2300      	movs	r3, #0
 80060aa:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80060ac:	f7fe ffd6 	bl	800505c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80060b0:	4b57      	ldr	r3, [pc, #348]	; (8006210 <pvPortMalloc+0x170>)
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d101      	bne.n	80060bc <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80060b8:	f000 f90c 	bl	80062d4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80060bc:	4b55      	ldr	r3, [pc, #340]	; (8006214 <pvPortMalloc+0x174>)
 80060be:	681a      	ldr	r2, [r3, #0]
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	4013      	ands	r3, r2
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	f040 808c 	bne.w	80061e2 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d01c      	beq.n	800610a <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 80060d0:	2208      	movs	r2, #8
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	4413      	add	r3, r2
 80060d6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	f003 0307 	and.w	r3, r3, #7
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d013      	beq.n	800610a <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	f023 0307 	bic.w	r3, r3, #7
 80060e8:	3308      	adds	r3, #8
 80060ea:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	f003 0307 	and.w	r3, r3, #7
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d009      	beq.n	800610a <pvPortMalloc+0x6a>
 80060f6:	f04f 0320 	mov.w	r3, #32
 80060fa:	f383 8811 	msr	BASEPRI, r3
 80060fe:	f3bf 8f6f 	isb	sy
 8006102:	f3bf 8f4f 	dsb	sy
 8006106:	617b      	str	r3, [r7, #20]
 8006108:	e7fe      	b.n	8006108 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	2b00      	cmp	r3, #0
 800610e:	d068      	beq.n	80061e2 <pvPortMalloc+0x142>
 8006110:	4b41      	ldr	r3, [pc, #260]	; (8006218 <pvPortMalloc+0x178>)
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	687a      	ldr	r2, [r7, #4]
 8006116:	429a      	cmp	r2, r3
 8006118:	d863      	bhi.n	80061e2 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800611a:	4b40      	ldr	r3, [pc, #256]	; (800621c <pvPortMalloc+0x17c>)
 800611c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800611e:	4b3f      	ldr	r3, [pc, #252]	; (800621c <pvPortMalloc+0x17c>)
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006124:	e004      	b.n	8006130 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8006126:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006128:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800612a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006130:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006132:	685b      	ldr	r3, [r3, #4]
 8006134:	687a      	ldr	r2, [r7, #4]
 8006136:	429a      	cmp	r2, r3
 8006138:	d903      	bls.n	8006142 <pvPortMalloc+0xa2>
 800613a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	2b00      	cmp	r3, #0
 8006140:	d1f1      	bne.n	8006126 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006142:	4b33      	ldr	r3, [pc, #204]	; (8006210 <pvPortMalloc+0x170>)
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006148:	429a      	cmp	r2, r3
 800614a:	d04a      	beq.n	80061e2 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800614c:	6a3b      	ldr	r3, [r7, #32]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	2208      	movs	r2, #8
 8006152:	4413      	add	r3, r2
 8006154:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006156:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006158:	681a      	ldr	r2, [r3, #0]
 800615a:	6a3b      	ldr	r3, [r7, #32]
 800615c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800615e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006160:	685a      	ldr	r2, [r3, #4]
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	1ad2      	subs	r2, r2, r3
 8006166:	2308      	movs	r3, #8
 8006168:	005b      	lsls	r3, r3, #1
 800616a:	429a      	cmp	r2, r3
 800616c:	d91e      	bls.n	80061ac <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800616e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	4413      	add	r3, r2
 8006174:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006176:	69bb      	ldr	r3, [r7, #24]
 8006178:	f003 0307 	and.w	r3, r3, #7
 800617c:	2b00      	cmp	r3, #0
 800617e:	d009      	beq.n	8006194 <pvPortMalloc+0xf4>
 8006180:	f04f 0320 	mov.w	r3, #32
 8006184:	f383 8811 	msr	BASEPRI, r3
 8006188:	f3bf 8f6f 	isb	sy
 800618c:	f3bf 8f4f 	dsb	sy
 8006190:	613b      	str	r3, [r7, #16]
 8006192:	e7fe      	b.n	8006192 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006196:	685a      	ldr	r2, [r3, #4]
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	1ad2      	subs	r2, r2, r3
 800619c:	69bb      	ldr	r3, [r7, #24]
 800619e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80061a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061a2:	687a      	ldr	r2, [r7, #4]
 80061a4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80061a6:	69b8      	ldr	r0, [r7, #24]
 80061a8:	f000 f8f6 	bl	8006398 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80061ac:	4b1a      	ldr	r3, [pc, #104]	; (8006218 <pvPortMalloc+0x178>)
 80061ae:	681a      	ldr	r2, [r3, #0]
 80061b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061b2:	685b      	ldr	r3, [r3, #4]
 80061b4:	1ad3      	subs	r3, r2, r3
 80061b6:	4a18      	ldr	r2, [pc, #96]	; (8006218 <pvPortMalloc+0x178>)
 80061b8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80061ba:	4b17      	ldr	r3, [pc, #92]	; (8006218 <pvPortMalloc+0x178>)
 80061bc:	681a      	ldr	r2, [r3, #0]
 80061be:	4b18      	ldr	r3, [pc, #96]	; (8006220 <pvPortMalloc+0x180>)
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	429a      	cmp	r2, r3
 80061c4:	d203      	bcs.n	80061ce <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80061c6:	4b14      	ldr	r3, [pc, #80]	; (8006218 <pvPortMalloc+0x178>)
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	4a15      	ldr	r2, [pc, #84]	; (8006220 <pvPortMalloc+0x180>)
 80061cc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80061ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061d0:	685a      	ldr	r2, [r3, #4]
 80061d2:	4b10      	ldr	r3, [pc, #64]	; (8006214 <pvPortMalloc+0x174>)
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	431a      	orrs	r2, r3
 80061d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061da:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80061dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061de:	2200      	movs	r2, #0
 80061e0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80061e2:	f7fe ff49 	bl	8005078 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80061e6:	69fb      	ldr	r3, [r7, #28]
 80061e8:	f003 0307 	and.w	r3, r3, #7
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d009      	beq.n	8006204 <pvPortMalloc+0x164>
 80061f0:	f04f 0320 	mov.w	r3, #32
 80061f4:	f383 8811 	msr	BASEPRI, r3
 80061f8:	f3bf 8f6f 	isb	sy
 80061fc:	f3bf 8f4f 	dsb	sy
 8006200:	60fb      	str	r3, [r7, #12]
 8006202:	e7fe      	b.n	8006202 <pvPortMalloc+0x162>
	return pvReturn;
 8006204:	69fb      	ldr	r3, [r7, #28]
}
 8006206:	4618      	mov	r0, r3
 8006208:	3728      	adds	r7, #40	; 0x28
 800620a:	46bd      	mov	sp, r7
 800620c:	bd80      	pop	{r7, pc}
 800620e:	bf00      	nop
 8006210:	20000fc8 	.word	0x20000fc8
 8006214:	20000fd4 	.word	0x20000fd4
 8006218:	20000fcc 	.word	0x20000fcc
 800621c:	20000fc0 	.word	0x20000fc0
 8006220:	20000fd0 	.word	0x20000fd0

08006224 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006224:	b580      	push	{r7, lr}
 8006226:	b086      	sub	sp, #24
 8006228:	af00      	add	r7, sp, #0
 800622a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	2b00      	cmp	r3, #0
 8006234:	d046      	beq.n	80062c4 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006236:	2308      	movs	r3, #8
 8006238:	425b      	negs	r3, r3
 800623a:	697a      	ldr	r2, [r7, #20]
 800623c:	4413      	add	r3, r2
 800623e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006240:	697b      	ldr	r3, [r7, #20]
 8006242:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006244:	693b      	ldr	r3, [r7, #16]
 8006246:	685a      	ldr	r2, [r3, #4]
 8006248:	4b20      	ldr	r3, [pc, #128]	; (80062cc <vPortFree+0xa8>)
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	4013      	ands	r3, r2
 800624e:	2b00      	cmp	r3, #0
 8006250:	d109      	bne.n	8006266 <vPortFree+0x42>
 8006252:	f04f 0320 	mov.w	r3, #32
 8006256:	f383 8811 	msr	BASEPRI, r3
 800625a:	f3bf 8f6f 	isb	sy
 800625e:	f3bf 8f4f 	dsb	sy
 8006262:	60fb      	str	r3, [r7, #12]
 8006264:	e7fe      	b.n	8006264 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006266:	693b      	ldr	r3, [r7, #16]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	2b00      	cmp	r3, #0
 800626c:	d009      	beq.n	8006282 <vPortFree+0x5e>
 800626e:	f04f 0320 	mov.w	r3, #32
 8006272:	f383 8811 	msr	BASEPRI, r3
 8006276:	f3bf 8f6f 	isb	sy
 800627a:	f3bf 8f4f 	dsb	sy
 800627e:	60bb      	str	r3, [r7, #8]
 8006280:	e7fe      	b.n	8006280 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006282:	693b      	ldr	r3, [r7, #16]
 8006284:	685a      	ldr	r2, [r3, #4]
 8006286:	4b11      	ldr	r3, [pc, #68]	; (80062cc <vPortFree+0xa8>)
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	4013      	ands	r3, r2
 800628c:	2b00      	cmp	r3, #0
 800628e:	d019      	beq.n	80062c4 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006290:	693b      	ldr	r3, [r7, #16]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	2b00      	cmp	r3, #0
 8006296:	d115      	bne.n	80062c4 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006298:	693b      	ldr	r3, [r7, #16]
 800629a:	685a      	ldr	r2, [r3, #4]
 800629c:	4b0b      	ldr	r3, [pc, #44]	; (80062cc <vPortFree+0xa8>)
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	43db      	mvns	r3, r3
 80062a2:	401a      	ands	r2, r3
 80062a4:	693b      	ldr	r3, [r7, #16]
 80062a6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80062a8:	f7fe fed8 	bl	800505c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80062ac:	693b      	ldr	r3, [r7, #16]
 80062ae:	685a      	ldr	r2, [r3, #4]
 80062b0:	4b07      	ldr	r3, [pc, #28]	; (80062d0 <vPortFree+0xac>)
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	4413      	add	r3, r2
 80062b6:	4a06      	ldr	r2, [pc, #24]	; (80062d0 <vPortFree+0xac>)
 80062b8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80062ba:	6938      	ldr	r0, [r7, #16]
 80062bc:	f000 f86c 	bl	8006398 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80062c0:	f7fe feda 	bl	8005078 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80062c4:	bf00      	nop
 80062c6:	3718      	adds	r7, #24
 80062c8:	46bd      	mov	sp, r7
 80062ca:	bd80      	pop	{r7, pc}
 80062cc:	20000fd4 	.word	0x20000fd4
 80062d0:	20000fcc 	.word	0x20000fcc

080062d4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80062d4:	b480      	push	{r7}
 80062d6:	b085      	sub	sp, #20
 80062d8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80062da:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80062de:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80062e0:	4b27      	ldr	r3, [pc, #156]	; (8006380 <prvHeapInit+0xac>)
 80062e2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	f003 0307 	and.w	r3, r3, #7
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d00c      	beq.n	8006308 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	3307      	adds	r3, #7
 80062f2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	f023 0307 	bic.w	r3, r3, #7
 80062fa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80062fc:	68ba      	ldr	r2, [r7, #8]
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	1ad3      	subs	r3, r2, r3
 8006302:	4a1f      	ldr	r2, [pc, #124]	; (8006380 <prvHeapInit+0xac>)
 8006304:	4413      	add	r3, r2
 8006306:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800630c:	4a1d      	ldr	r2, [pc, #116]	; (8006384 <prvHeapInit+0xb0>)
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006312:	4b1c      	ldr	r3, [pc, #112]	; (8006384 <prvHeapInit+0xb0>)
 8006314:	2200      	movs	r2, #0
 8006316:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	68ba      	ldr	r2, [r7, #8]
 800631c:	4413      	add	r3, r2
 800631e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006320:	2208      	movs	r2, #8
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	1a9b      	subs	r3, r3, r2
 8006326:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	f023 0307 	bic.w	r3, r3, #7
 800632e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	4a15      	ldr	r2, [pc, #84]	; (8006388 <prvHeapInit+0xb4>)
 8006334:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006336:	4b14      	ldr	r3, [pc, #80]	; (8006388 <prvHeapInit+0xb4>)
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	2200      	movs	r2, #0
 800633c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800633e:	4b12      	ldr	r3, [pc, #72]	; (8006388 <prvHeapInit+0xb4>)
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	2200      	movs	r2, #0
 8006344:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800634a:	683b      	ldr	r3, [r7, #0]
 800634c:	68fa      	ldr	r2, [r7, #12]
 800634e:	1ad2      	subs	r2, r2, r3
 8006350:	683b      	ldr	r3, [r7, #0]
 8006352:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006354:	4b0c      	ldr	r3, [pc, #48]	; (8006388 <prvHeapInit+0xb4>)
 8006356:	681a      	ldr	r2, [r3, #0]
 8006358:	683b      	ldr	r3, [r7, #0]
 800635a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800635c:	683b      	ldr	r3, [r7, #0]
 800635e:	685b      	ldr	r3, [r3, #4]
 8006360:	4a0a      	ldr	r2, [pc, #40]	; (800638c <prvHeapInit+0xb8>)
 8006362:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006364:	683b      	ldr	r3, [r7, #0]
 8006366:	685b      	ldr	r3, [r3, #4]
 8006368:	4a09      	ldr	r2, [pc, #36]	; (8006390 <prvHeapInit+0xbc>)
 800636a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800636c:	4b09      	ldr	r3, [pc, #36]	; (8006394 <prvHeapInit+0xc0>)
 800636e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006372:	601a      	str	r2, [r3, #0]
}
 8006374:	bf00      	nop
 8006376:	3714      	adds	r7, #20
 8006378:	46bd      	mov	sp, r7
 800637a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800637e:	4770      	bx	lr
 8006380:	200003c0 	.word	0x200003c0
 8006384:	20000fc0 	.word	0x20000fc0
 8006388:	20000fc8 	.word	0x20000fc8
 800638c:	20000fd0 	.word	0x20000fd0
 8006390:	20000fcc 	.word	0x20000fcc
 8006394:	20000fd4 	.word	0x20000fd4

08006398 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006398:	b480      	push	{r7}
 800639a:	b085      	sub	sp, #20
 800639c:	af00      	add	r7, sp, #0
 800639e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80063a0:	4b28      	ldr	r3, [pc, #160]	; (8006444 <prvInsertBlockIntoFreeList+0xac>)
 80063a2:	60fb      	str	r3, [r7, #12]
 80063a4:	e002      	b.n	80063ac <prvInsertBlockIntoFreeList+0x14>
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	60fb      	str	r3, [r7, #12]
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	687a      	ldr	r2, [r7, #4]
 80063b2:	429a      	cmp	r2, r3
 80063b4:	d8f7      	bhi.n	80063a6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	685b      	ldr	r3, [r3, #4]
 80063be:	68ba      	ldr	r2, [r7, #8]
 80063c0:	4413      	add	r3, r2
 80063c2:	687a      	ldr	r2, [r7, #4]
 80063c4:	429a      	cmp	r2, r3
 80063c6:	d108      	bne.n	80063da <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	685a      	ldr	r2, [r3, #4]
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	685b      	ldr	r3, [r3, #4]
 80063d0:	441a      	add	r2, r3
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	685b      	ldr	r3, [r3, #4]
 80063e2:	68ba      	ldr	r2, [r7, #8]
 80063e4:	441a      	add	r2, r3
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	429a      	cmp	r2, r3
 80063ec:	d118      	bne.n	8006420 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	681a      	ldr	r2, [r3, #0]
 80063f2:	4b15      	ldr	r3, [pc, #84]	; (8006448 <prvInsertBlockIntoFreeList+0xb0>)
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	429a      	cmp	r2, r3
 80063f8:	d00d      	beq.n	8006416 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	685a      	ldr	r2, [r3, #4]
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	685b      	ldr	r3, [r3, #4]
 8006404:	441a      	add	r2, r3
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	681a      	ldr	r2, [r3, #0]
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	601a      	str	r2, [r3, #0]
 8006414:	e008      	b.n	8006428 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006416:	4b0c      	ldr	r3, [pc, #48]	; (8006448 <prvInsertBlockIntoFreeList+0xb0>)
 8006418:	681a      	ldr	r2, [r3, #0]
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	601a      	str	r2, [r3, #0]
 800641e:	e003      	b.n	8006428 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	681a      	ldr	r2, [r3, #0]
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006428:	68fa      	ldr	r2, [r7, #12]
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	429a      	cmp	r2, r3
 800642e:	d002      	beq.n	8006436 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	687a      	ldr	r2, [r7, #4]
 8006434:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006436:	bf00      	nop
 8006438:	3714      	adds	r7, #20
 800643a:	46bd      	mov	sp, r7
 800643c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006440:	4770      	bx	lr
 8006442:	bf00      	nop
 8006444:	20000fc0 	.word	0x20000fc0
 8006448:	20000fc8 	.word	0x20000fc8

0800644c <__libc_init_array>:
 800644c:	b570      	push	{r4, r5, r6, lr}
 800644e:	4e0d      	ldr	r6, [pc, #52]	; (8006484 <__libc_init_array+0x38>)
 8006450:	4c0d      	ldr	r4, [pc, #52]	; (8006488 <__libc_init_array+0x3c>)
 8006452:	1ba4      	subs	r4, r4, r6
 8006454:	10a4      	asrs	r4, r4, #2
 8006456:	2500      	movs	r5, #0
 8006458:	42a5      	cmp	r5, r4
 800645a:	d109      	bne.n	8006470 <__libc_init_array+0x24>
 800645c:	4e0b      	ldr	r6, [pc, #44]	; (800648c <__libc_init_array+0x40>)
 800645e:	4c0c      	ldr	r4, [pc, #48]	; (8006490 <__libc_init_array+0x44>)
 8006460:	f000 f82c 	bl	80064bc <_init>
 8006464:	1ba4      	subs	r4, r4, r6
 8006466:	10a4      	asrs	r4, r4, #2
 8006468:	2500      	movs	r5, #0
 800646a:	42a5      	cmp	r5, r4
 800646c:	d105      	bne.n	800647a <__libc_init_array+0x2e>
 800646e:	bd70      	pop	{r4, r5, r6, pc}
 8006470:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006474:	4798      	blx	r3
 8006476:	3501      	adds	r5, #1
 8006478:	e7ee      	b.n	8006458 <__libc_init_array+0xc>
 800647a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800647e:	4798      	blx	r3
 8006480:	3501      	adds	r5, #1
 8006482:	e7f2      	b.n	800646a <__libc_init_array+0x1e>
 8006484:	080065ac 	.word	0x080065ac
 8006488:	080065ac 	.word	0x080065ac
 800648c:	080065ac 	.word	0x080065ac
 8006490:	080065b0 	.word	0x080065b0

08006494 <memcpy>:
 8006494:	b510      	push	{r4, lr}
 8006496:	1e43      	subs	r3, r0, #1
 8006498:	440a      	add	r2, r1
 800649a:	4291      	cmp	r1, r2
 800649c:	d100      	bne.n	80064a0 <memcpy+0xc>
 800649e:	bd10      	pop	{r4, pc}
 80064a0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80064a4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80064a8:	e7f7      	b.n	800649a <memcpy+0x6>

080064aa <memset>:
 80064aa:	4402      	add	r2, r0
 80064ac:	4603      	mov	r3, r0
 80064ae:	4293      	cmp	r3, r2
 80064b0:	d100      	bne.n	80064b4 <memset+0xa>
 80064b2:	4770      	bx	lr
 80064b4:	f803 1b01 	strb.w	r1, [r3], #1
 80064b8:	e7f9      	b.n	80064ae <memset+0x4>
	...

080064bc <_init>:
 80064bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064be:	bf00      	nop
 80064c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80064c2:	bc08      	pop	{r3}
 80064c4:	469e      	mov	lr, r3
 80064c6:	4770      	bx	lr

080064c8 <_fini>:
 80064c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064ca:	bf00      	nop
 80064cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80064ce:	bc08      	pop	{r3}
 80064d0:	469e      	mov	lr, r3
 80064d2:	4770      	bx	lr
