# VLSI Projects

A collection of Verilog projects and exercises.

## Verilog Files

- `adder_4bit_behavioral.v`
- `adder_testbench.v`
- `adder8bit.v`
- `Assgmnet1.v`
- `Assignment_2_sumprod.v`
- `Bcd_conversion.v`
- `bitwise_ope.v`
- `Comp_mul_2bit.v`
- `d_ff_sync_rstn.v`
- `half_adder_structrual.v`
- `half_adder_Tb.v`
- `half_adder.v`
- `hello_world.v`
- `logical_operators_usage.v`
- `multiple_procedures_assign3.v`
- `mux_4x_nbit.v`
- `mux_4x_nbit1.v`
- `mux.v`
- `procedures_updated.v`
- `reduction_op.v`
- `relational_op.v`
- `ripple_adder_4bit_dataflow.v`
- `ROM_BIN_BCD.v`
- `ROM_Comp.v`
- `ROM_Multiplier.v`
- `tb_comp_mul_2bit.v`
- `tb_d_dff_rstn.v`
- `tb_mux_4x_nbit.v`
- `Vector_ex.v`
- `waveforms.v`
