ISim log file
Running: D:\VHDL-Assignment1-master\Test_Mult8_1_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/VHDL-Assignment1-master/Test_Mult8_1_isim_beh.wdb 
ISim P.20131013 (signature 0x8ef4fb42)
----------------------------------------------------------------------
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@flexlm3.eps.surrey.ac.uk'.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to '2100@flexlm3.eps.surrey.ac.uk'.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# restart
# run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 561021740 ns : File "D:/VHDL-Assignment1-master/DFFClr.vhd" Line 39
# restart
# run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 55451740 ns : File "D:/VHDL-Assignment1-master/ShiftN.vhd" Line 51
# restart
# run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 29069640 ns : File "D:/VHDL-Assignment1-master/DFFClr.vhd" Line 39
# run all
Stopped at time : 91582870 ns : File "D:/VHDL-Assignment1-master/ShiftN.vhd" Line 51
# restart
# run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 21053690 ns : File "D:/VHDL-Assignment1-master/DFFClr.vhd" Line 42
# restart
# run 1.00us
Simulator is doing circuit initialization process.
Finished circuit initialization process.
