--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Wed Nov 28 11:28:07 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     top
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets osc_clk]
            1552 items scored, 1552 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 8.744ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \uart_rx1/r_Clock_Count_240__i4  (from osc_clk +)
   Destination:    FD1P3AX    SP             \uart_rx1/r_Rx_Byte_i2  (to osc_clk +)

   Delay:                  13.459ns  (28.9% logic, 71.1% route), 8 logic levels.

 Constraint Details:

     13.459ns data_path \uart_rx1/r_Clock_Count_240__i4 to \uart_rx1/r_Rx_Byte_i2 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 8.744ns

 Path Details: \uart_rx1/r_Clock_Count_240__i4 to \uart_rx1/r_Rx_Byte_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \uart_rx1/r_Clock_Count_240__i4 (from osc_clk)
Route         2   e 1.198                                  \uart_rx1/r_Clock_Count[4]
LUT4        ---     0.493              B to Z              \uart_rx1/i1_2_lut_adj_2
Route         1   e 0.941                                  \uart_rx1/n6
LUT4        ---     0.493              D to Z              \uart_rx1/i4_4_lut
Route         2   e 1.141                                  \uart_rx1/n1503
LUT4        ---     0.493              C to Z              \uart_rx1/i1039_3_lut
Route         1   e 0.941                                  \uart_rx1/n1203
LUT4        ---     0.493              C to Z              \uart_rx1/i1052_4_lut
Route         5   e 1.405                                  \uart_rx1/n1216
LUT4        ---     0.493              A to Z              \uart_rx1/i1_2_lut_rep_13
Route         6   e 1.457                                  \uart_rx1/n1656
LUT4        ---     0.493              A to Z              \uart_rx1/i2_3_lut_rep_10_4_lut_4_lut
Route         8   e 1.540                                  \uart_rx1/n1653
LUT4        ---     0.493              B to Z              \uart_rx1/i1322_3_lut_4_lut
Route         1   e 0.941                                  \uart_rx1/osc_clk_enable_46
                  --------
                   13.459  (28.9% logic, 71.1% route), 8 logic levels.


Error:  The following path violates requirements by 8.744ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \uart_rx1/r_Clock_Count_240__i4  (from osc_clk +)
   Destination:    FD1P3AX    SP             \uart_rx1/r_Rx_Byte_i3  (to osc_clk +)

   Delay:                  13.459ns  (28.9% logic, 71.1% route), 8 logic levels.

 Constraint Details:

     13.459ns data_path \uart_rx1/r_Clock_Count_240__i4 to \uart_rx1/r_Rx_Byte_i3 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 8.744ns

 Path Details: \uart_rx1/r_Clock_Count_240__i4 to \uart_rx1/r_Rx_Byte_i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \uart_rx1/r_Clock_Count_240__i4 (from osc_clk)
Route         2   e 1.198                                  \uart_rx1/r_Clock_Count[4]
LUT4        ---     0.493              B to Z              \uart_rx1/i1_2_lut_adj_2
Route         1   e 0.941                                  \uart_rx1/n6
LUT4        ---     0.493              D to Z              \uart_rx1/i4_4_lut
Route         2   e 1.141                                  \uart_rx1/n1503
LUT4        ---     0.493              C to Z              \uart_rx1/i1039_3_lut
Route         1   e 0.941                                  \uart_rx1/n1203
LUT4        ---     0.493              C to Z              \uart_rx1/i1052_4_lut
Route         5   e 1.405                                  \uart_rx1/n1216
LUT4        ---     0.493              A to Z              \uart_rx1/i1_2_lut_rep_13
Route         6   e 1.457                                  \uart_rx1/n1656
LUT4        ---     0.493              A to Z              \uart_rx1/i2_3_lut_rep_10_4_lut_4_lut
Route         8   e 1.540                                  \uart_rx1/n1653
LUT4        ---     0.493              D to Z              \uart_rx1/i1319_2_lut_3_lut_3_lut_4_lut
Route         1   e 0.941                                  \uart_rx1/osc_clk_enable_49
                  --------
                   13.459  (28.9% logic, 71.1% route), 8 logic levels.


Error:  The following path violates requirements by 8.744ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \uart_rx1/r_Clock_Count_240__i4  (from osc_clk +)
   Destination:    FD1P3AX    SP             \uart_rx1/r_Rx_Byte_i4  (to osc_clk +)

   Delay:                  13.459ns  (28.9% logic, 71.1% route), 8 logic levels.

 Constraint Details:

     13.459ns data_path \uart_rx1/r_Clock_Count_240__i4 to \uart_rx1/r_Rx_Byte_i4 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 8.744ns

 Path Details: \uart_rx1/r_Clock_Count_240__i4 to \uart_rx1/r_Rx_Byte_i4

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \uart_rx1/r_Clock_Count_240__i4 (from osc_clk)
Route         2   e 1.198                                  \uart_rx1/r_Clock_Count[4]
LUT4        ---     0.493              B to Z              \uart_rx1/i1_2_lut_adj_2
Route         1   e 0.941                                  \uart_rx1/n6
LUT4        ---     0.493              D to Z              \uart_rx1/i4_4_lut
Route         2   e 1.141                                  \uart_rx1/n1503
LUT4        ---     0.493              C to Z              \uart_rx1/i1039_3_lut
Route         1   e 0.941                                  \uart_rx1/n1203
LUT4        ---     0.493              C to Z              \uart_rx1/i1052_4_lut
Route         5   e 1.405                                  \uart_rx1/n1216
LUT4        ---     0.493              A to Z              \uart_rx1/i1_2_lut_rep_13
Route         6   e 1.457                                  \uart_rx1/n1656
LUT4        ---     0.493              A to Z              \uart_rx1/i2_3_lut_rep_10_4_lut_4_lut
Route         8   e 1.540                                  \uart_rx1/n1653
LUT4        ---     0.493              C to Z              \uart_rx1/i1316_2_lut_2_lut_3_lut_4_lut
Route         1   e 0.941                                  \uart_rx1/osc_clk_enable_50
                  --------
                   13.459  (28.9% logic, 71.1% route), 8 logic levels.

Warning: 13.744 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets osc_clk]                 |     5.000 ns|    13.744 ns|     8 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\uart_rx1/r_SM_Main_2__N_617[0]         |       4|     541|     34.86%
                                        |        |        |
\uart_rx1/n927                          |      16|     496|     31.96%
                                        |        |        |
\uart_rx1/n1656                         |       6|     444|     28.61%
                                        |        |        |
\uart_rx1/n1503                         |       2|     340|     21.91%
                                        |        |        |
\uart_rx1/n1216                         |       5|     326|     21.01%
                                        |        |        |
\uart_rx1/n1473                         |       5|     321|     20.68%
                                        |        |        |
\uart_tx1/r_SM_Main_2__N_705[1]         |       7|     317|     20.43%
                                        |        |        |
\uart_tx1/n10                           |       1|     313|     20.17%
                                        |        |        |
\uart_rx1/n6_adj_747                    |       1|     256|     16.49%
                                        |        |        |
\uart_rx1/n1534                         |       1|     256|     16.49%
                                        |        |        |
\uart_rx1/osc_clk_enable_155            |      16|     256|     16.49%
                                        |        |        |
\uart_tx1/n1162                         |       1|     247|     15.91%
                                        |        |        |
\uart_rx1/n8                            |       1|     238|     15.34%
                                        |        |        |
\uart_rx1/n1203                         |       1|     236|     15.21%
                                        |        |        |
\uart_tx1/n928                          |      16|     208|     13.40%
                                        |        |        |
\uart_tx1/n43                           |       1|     175|     11.28%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 1552  Score: 6890296

Constraints cover  5541 paths, 733 nets, and 1624 connections (98.2% coverage)


Peak memory: 66670592 bytes, TRCE: 4710400 bytes, DLYMAN: 163840 bytes
CPU_TIME_REPORT: 0 secs 
