// Seed: 2597373511
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic [7:0] id_5;
  assign #id_6 id_4 = id_3;
  assign id_1 = id_1;
  wire id_7;
  localparam id_8 = (1);
  assign id_5[1'h0] = id_2;
  assign {id_6, 1}  = 1'b0;
  wire id_9;
endmodule
module module_1 (
    output tri1 id_0
);
  wire id_2;
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_2
  );
  logic id_4 = id_4;
endmodule
