// ASCII CPL TAB4 CRLF
// Docutitle: (Device) Universal (Synchronous) Asynchronous Receiver Transmitter
// Datecheck: 20240502 ~ <Last-check>
// Developer: @dosconio
// Attribute: Arn-Covenant Any-Architect Env-Freestanding Non-Dependence
// Reference: <Reference>
// Dependens: <Dependence>
// Copyright: UNISYM, under Apache License 2.0
/*
	Copyright 2023 ArinaMgk

	Licensed under the Apache License, Version 2.0 (the "License");
	you may not use this file except in compliance with the License.
	You may obtain a copy of the License at

	http://www.apache.org/licenses/LICENSE-2.0
	http://unisym.org/license.html

	Unless required by applicable law or agreed to in writing, software
	distributed under the License is distributed on an "AS IS" BASIS,
	WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
	See the License for the specific language governing permissions and
	limitations under the License.
*/

#if !defined(_INC_STANDARD_UART)
#define _INC_STANDARD_UART
#include "../stdinc.h"

#if defined(_MCU_STM32F1x) || defined(_MCU_STM32F4x)
#include "../../cpp/Device/GPIO"
#include "../../cpp/Device/RCC/RCC"
#include "../../cpp/interrupt"
#define _USART_CR2_POSI_CLKEN 11
#define _USART_CR2_POSI_LINEN 14
#define _USART_CR3_POSI_IREN  1
#define _USART_CR3_POSI_HDSEL 3
#define _USART_CR3_POSI_SCEN  5
namespace uni {
	namespace XARTReg {
		typedef enum {
			SR = 0, DR, BRR, CR1,
			CR2, CR3, GTPR
		} USARTReg;
	}

	class UART_t {
	protected:
		stduint baseaddr;
		byte XART_ID;
	public:
		UART_t(stduint _baseaddr, byte _XART_ID) : baseaddr(_baseaddr), XART_ID(_XART_ID) {}
		_TODO
	};

	class USART_t : public RuptTrait {
	protected:
		stduint baseaddr;
		byte XART_ID;
		stduint last_baudrate;
		void Delay_unit();
	public:
		Reference operator[](XARTReg::USARTReg idx) const {
			return baseaddr + _IMMx4(idx);
		}
		USART_t(stduint _baseaddr, byte _XART_ID) : baseaddr(_baseaddr), XART_ID(_XART_ID), last_baudrate(1){}
		void setMode(stduint band_rate = 115200);
		int operator>> (int& res);
		USART_t& operator<< (stduint dat);
		USART_t& operator<< (const char* p);
		bool enAble(bool ena = true);
		bool enClock(bool ena = true);
		_COM_DEF_Interrupt_Interface();
	};

	class XART_SOFT {
		_TODO byte todo;
	};

}

#elif defined(_MCU_STM32H7x)
#include "../../cpp/Device/GPIO"
#include "../../cpp/Device/RCC/RCC"
#include "../../cpp/string"
#include "../../cpp/interrupt"
#include "../../cpp/trait/XstreamTrait.hpp"

#ifdef _MCU_XART_TEMP
#include "../../cpp/Device/XART/XART-STM32H7.hpp"
#endif

#define ERR_UART_NONE    0x00
#define ERR_UART_Parity  0x01
#define ERR_UART_Noise   0x02
#define ERR_UART_Frame   0x04
#define ERR_UART_Overrun 0x08
#define ERR_UART_DMA     0x10

namespace uni {
	namespace XARTReg {
		typedef enum {
			CR1 = 0x00,
			CR2 = 0x04,
			CR3 = 0x08,
			BRR = 0x0C,
				// If oversampling is 16 or in LIN mode, = PCLKx / Baudrate
				// If oversampling is 8                , [15:4]=((2*PCLKx) / Baudrate)[15:4], [3]=0, [2:0]=(((2*PCLKx) / Baudrate)[3:0])>>1
			RTOR = 0x14,// Receiver Time Out
			ISR = 0x1C,// Interrupt and status
			ICR = 0x20,// Interrupt flag Clear
			PRESC = 0x2C,// Clock Prescaler
		} USARTReg;
		typedef enum {
			GTPR = 0x10,// Guard time and prescaler
			RQR = 0x18,//  Request
			RDR = 0x24,//  Receive Data
			TDR = 0x28,//  Transmit Data
		} USARTReg16;
	}
	enum class UART_CLKSRC //  D2PCLK1 D2PCLK2 D3PCLK1 PLL2 HSI CSI LSE PLL3 ...
	{
		DxPCLKx = 0,// D2PCLK2 for 1 and 6, D2PCLK1 for 2~5, 7~8
		PLL2, PLL3, HSI, CSI, LSE,
		UNDEFINED = 0x80U
	};// UART_ClockSourceTypeDef
	enum class WordLength_E {
		Bits7 = 0x10000000,
		Bits8 = 0x00000000,
		Bits9 = 0x00001000,
	};

	class UART_t final: public RuptTrait, public IstreamTrait, public OstreamTrait {
	protected:
		byte XART_ID;
	public:
		_COM_DEF_Interrupt_Interface();

		_Comment("[lock] [depend(temp_inn)]")
			virtual int inn() override;

		_Comment("[lock] [depend(temp_out)]")
			virtual int out(const char* str, stduint len) override;
	public:
		UART_t(byte _XART_ID) : XART_ID(_XART_ID) {}
		_TODO
	};

	class USART_t final : public RuptTrait, public IstreamTrait, public OstreamTrait {
	public:
		Slice rx_buffer = { 0, 0 };
		rostr error = NULL;
	protected:
		stduint rx_pointer = 0;// should < rx_buffer.length
		byte XART_ID;// 1..n+1
		void Delay_unit();
		bool lock_r = false;
		stduint status = ERR_UART_NONE;
		//
		stduint mask;
	public:
		_COM_DEF_Interrupt_Interface();

		_Comment("[lock]")
			virtual int inn() override;

		_Comment("")// "str" maybe point to uint32 and len may be ignored
			virtual int out(const char* str, stduint len) override;
	public:
		int operator>> (int& res) { return res = inn(); }
		USART_t& operator<< (stduint dat);
		USART_t& operator<< (const char* p) { out(p, StrLength(p)); return self; }

	protected:
		WordLength_E wordlen = WordLength_E::Bits8;
		bool parity_enable = false;

	public:
		Reference operator[](XARTReg::USARTReg idx) const;// 32b
		Reference_T<uint16> operator[](XARTReg::USARTReg16 idx) const;// 16b
		//
		USART_t(byte _XART_ID) : XART_ID(_XART_ID) {}
		//
		bool setMode(stduint band_rate = 115200);
		bool enAble(bool ena = true);
		bool enClock(bool ena = true);
		//
		UART_CLKSRC getClockSource();
		//
		// AKA HAL_UART_Receive_IT
		void innByInterrupt();

		bool isReady() {
			return !lock_r;
		}

		void ClearBuffer() { rx_pointer = nil; }
		stduint getBufferPointer() { return rx_pointer; }
	public:
		// AKA UART_Receive_IT
		void innHandlerByInterrupt();


	};
}

// 0:1b, 1:0.5b, 2:2b, 3:1.5b
#define USART_CR2_STOP(x) Stdfield(x[XARTReg::CR2], 12, 2)

#endif


#if defined(_MCU_Intel8051)

// We need to know the frequency like 9600bps@11.0592MHz

extern void (*RoutineINT4)(void);// Keil will consider this as a define but a declaration? Haruno RFR19.
void UART_Init(void);
void UART_Init11W(void);
void UART_Out(unsigned char Byte);

/* Example
	void RINT4(void)
	{
		//
	} void (*RoutineINT4)(void) = RINT0;
*/

#elif defined(_MCU_STM32F1x) && defined(_INC_CPP)
//{TODO} apply and check
//{TODO} Now only accept USART1
namespace uni {
	extern USART_t XART1, XART2, XART3;
	extern UART_t  XART4, XART5;
}

#elif defined(_MCU_STM32F4x) || defined(_MCU_STM32H7x)
// F4: Now only accept USART1

namespace uni {
	extern USART_t XART1, XART2, XART3, XART6;
	extern UART_t  XART4, XART5, XART7, XART8;
}

#elif defined(_WinNT) || defined(_Linux) || \
	defined(_MCCA) && (_MCCA == 0x1032 || _MCCA == 0x1064) // Any Hosted

#ifdef _WinNT
#define UNICODE
#include <WinSock2.h>
#include <windows.h>
#define _INC_USTDBOOL

#elif defined(_Linux)
#include <fcntl.h>
#include <unistd.h>
#include <termios.h>
#include <string.h>
#include <sys/select.h>

#endif
#include "../../cpp/string"
#include "../../cpp/trait/XstreamTrait.hpp"

#if defined(_WinNT) || defined(_Linux)
#define PORTNAME_TYPE String
#else
#define PORTNAME_TYPE stduint
#endif

namespace uni {
	enum class UARTCheck {
		None, Odd, Even, Mark
	};
	enum class UARTStopBit {
		One, OneHalf, Two
	};
	#if defined(_MCCA) && (_MCCA == 0x1032 || _MCCA == 0x1064)
	enum XARTReg {
		RHR = 0, // Receive Holding Register (read mode)
		THR = 0, // Transmit Holding Register (write mode)
		DLL = 0, // LSB of Divisor Latch (write mode)
		IER = 1, // Interrupt Enable Register (write mode)
		DLM = 1, // MSB of Divisor Latch (write mode)
		FCR = 2, // FIFO Control Register (write mode)
		ISR = 2, // Interrupt Status Register (read mode)
		LCR = 3, // Line Control Register
		MCR = 4, // Modem Control Register

		// LSR BIT 0:
		// 0 = no data in receive holding register or FIFO.
		// 1 = data has been receive and saved in the receive holding register or FIFO.
		//...
		// LSR BIT 5:
		// 0 = transmit holding register is full. 16550 will not accept any data for transmission.
		// 1 = transmitter hold register (or FIFO) is empty. CPU can load the next character.
		LSR = 5, // Line Status Register
		#define _BITPOS_LSR_RX_READY 0
		#define _BITPOS_LSR_TX_IDLE  5
		

		MSR = 6, // Modem Status Register
		SPR = 7, // ScratchPad Register
	};// refer: TECHNICAL DATA ON 16550, http://byterunner.com/16550.html
	/*** POWER UP DEFAULTS
	* IER   = 0: TX/RX holding register interrupts are both disabled
	* ISR   = 1: no interrupt penting
	* LCR   = 0
	* MCR   = 0
	* LSR   = 60 HEX
	* MSR   = BITS 0-3 = 0, BITS 4-7 = inputs
	* FCR   = 0
	* TX    = High
	* OP1   = High
	* OP2   = High
	* RTS   = High
	* DTR   = High
	* RXRDY = High
	* TXRDY = Low
	* INT   = Low
	*/
	#endif

	#if defined(_MCCA) && (_MCCA == 0x1032 || _MCCA == 0x1064)// for QEMUVIRT-RV UART0
	#define ADDR_UART0 0x10000000L
	#endif

	class UART_t : public IstreamTrait, public OstreamTrait
	{
		stduint baudrate;
		bool state;
		stduint databits;
		UARTCheck parity;
		UARTStopBit stopbits;

		PORTNAME_TYPE portname;// "\\\\.\\COM10" or "ttyUSB0"

		#ifdef _WinNT
		HANDLE pHandle;
		#elif defined(_Linux)
		int pHandle;
		#endif

	protected:
		virtual int inn() override;
		virtual int out(const char* str, stduint len) override;
	public:
		bool sync;

		UART_t(PORTNAME_TYPE portname, stduint baudrate = 115200) :
			baudrate(baudrate), state(false), databits(8), parity(UARTCheck::None), stopbits(UARTStopBit::One)
			, portname(portname)
			, sync(true)
		{
		}
		~UART_t();
		bool setMode(stduint _baudrate = 115200);
		bool operator>> (int& res);// return if new data received
		bool operator<< (stduint dat);
		inline UART_t& operator<< (const char* p) {
			while (*p) self << stduint(*p++);
			return self;
		}

		#if defined(_MCCA) && (_MCCA == 0x1032 || _MCCA == 0x1064)
		constexpr // constexpr & consteval(C++20?)
			byte& operator[](XARTReg reg) {
			return *((byte*)ADDR_UART0 + _IMM(reg));
		}
		#endif
	};

	#if defined(_MCCA) && (_MCCA == 0x1032 || _MCCA == 0x1064)// for QEMUVIRT-RV UART0
	extern UART_t UART0;
	#endif
}

#endif
#if defined(_MCU_STM32F1x) || defined(_MCU_STM32F4x) || defined(_MCU_STM32H7x)
namespace uni {
	static struct {
		pureptr_t operator[](byte id) {
			switch (id) {
			case 1: return (pureptr_t)&XART1;
			case 2: return (pureptr_t)&XART2;
			case 3: return (pureptr_t)&XART3;
			case 4: return (pureptr_t)&XART4;
			case 5: return (pureptr_t)&XART5;
			#if defined(_MCU_STM32F4x) || defined(_MCU_STM32H7x)
			case 6: return (pureptr_t)&XART6;
			case 7: return (pureptr_t)&XART7;
			case 8: return (pureptr_t)&XART8;
			#endif
			default: return 0;
			}
		}
		static bool isSync(byte id) {
			return id == 1 || id == 2 || id == 3
			#if defined(_MCU_STM32F4x)
				|| id == 6
			#endif
				;
		}
	} XART;
}
#endif

#endif
