A. Al-Yamani, S. Ramsundar, and D. K. Pradham. 2007. A defect tolerance scheme for nanotechnology circuits. IEEE Trans. Circ. Syst. I. Regular Papers. 54, 11, 2402--2409.
George Bourianoff , Joe E. Brewer , Ralph Cavin , James A. Hutchby , Victor Zhirnov, Boolean Logic and Alternative Information-Processing Devices, Computer, v.41 n.5, p.38-46, May 2008[doi>10.1109/MC.2008.145]
Ralph Cavin , James A. Hutchby , Victor Zhirnov , Joe E. Brewer , George Bourianoff, Emerging Research Architectures, Computer, v.41 n.5, p.33-37, May 2008[doi>10.1109/MC.2008.155]
Y. Chen, G.-Y. Jung, D. A. A. Ohlberg, X. M. Li, D. R. Stewart, J. O. Jeppesen, K. A. Nielsen, J. F. Stoddart, and R. S. Williams. 2003a. Nanoscale molecular-switch crossbar circuits. Nanotechnology 14, 4, 462--468.
Y. Chen, D. A. A. Ohlberg, X. M. Li, D. R. Stewart, R. S. Williams, J. O. Jeppesen, K. A. Nielsen, J. F. Stoddart, D. L. Olynick, and E. Erson. 2003b. Nanoscale molecular-switch devices fabricated by imprint lithography. Appl. Phys. Lett. 82, 1610--1612.
Yizong Cheng , George M. Church, Biclustering of Expression Data, Proceedings of the Eighth International Conference on Intelligent Systems for Molecular Biology, p.93-103, August 19-23, 2000
Scott Chilstedt , Chen Dong , Deming Chen, Design and evaluation of a carbon nanotube-based programmable architecture, International Journal of Parallel Programming, v.37 n.4, p.389-416, August 2009[doi>10.1007/s10766-009-0105-x]
Michael Crocker , X. Sharon Hu , Michael Niemier, Defects and faults in QCA-based PLAs, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.5 n.2, p.1-27, July 2009[doi>10.1145/1543438.1543441]
Jianwei Dai , Lei Wang , Faquir Jain, Analysis of defect tolerance in molecular crossbar electronics, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.17 n.4, p.529-540, April 2009[doi>10.1109/TVLSI.2008.2008392]
Milind Dawande , Pinar Keskinocak , Jayashankar M. Swaminathan , Sridhar Tayur, On bipartite and multipartite clique problems, Journal of Algorithms, v.41 n.2, p.388-403, November 2001[doi>10.1006/jagm.2001.1199]
André Dehon, Nanowire-based programmable architectures, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.1 n.2, p.109-162, July 2005[doi>10.1145/1084748.1084750]
Andre DeHon , Helia Naeimi, Seven Strategies for Tolerating Highly Defective Fabrication, IEEE Design & Test, v.22 n.4, p.306-315, July 2005[doi>10.1109/MDT.2005.94]
Michael R. Garey , David S. Johnson, Computers and Intractability: A Guide to the Theory of NP-Completeness, W. H. Freeman & Co., New York, NY, 1979
G. F. Gerofolini. 2007a. Realistic limits to computation I. Physical limits. Appl. Phys. A 86, 1, 23--29.
G. F. Gerofolini. 2007b. Realistic limits to computation II. The technological side. Appl. Phys. A. Sci. Process. 86, 1, 31--42.
Behnam Ghavami , Alireza Tajary , Mohsen Raji , Hossein Pedram, Defect and Variation Issues on Design Mapping of Reconfigurable Nanoscale Crossbars, Proceedings of the 2010 IEEE Annual Symposium on VLSI, p.173-178, July 05-07, 2010[doi>10.1109/ISVLSI.2010.43]
Seth Copen Goldstein , Mihai Budiu, NanoFabrics: spatial computing using molecular electronics, Proceedings of the 28th annual international symposium on Computer architecture, p.178-191, June 30-July 04, 2001, Göteborg, Sweden[doi>10.1145/379240.379262]
Sezer Gören , H. Fatih Ugurdag , Okan Palaz, Defect-Aware Nanocrossbar Logic Mapping through Matrix Canonization Using Two-Dimensional Radix Sort, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.7 n.3, p.1-16, August 2011[doi>10.1145/2000502.2000505]
M. Haselman and S. Hauck. 2010. The future of integrated circuits: A survey of nanoelectronics. Proc. IEEE 98, 1, 11--38.
T. Hogg , G. S. Snider, Defect-tolerant adder circuits with nanoscale crossbars, IEEE Transactions on Nanotechnology, v.5 n.2, p.97-100, March 2006[doi>10.1109/TNANO.2006.869684]
Tad Hogg , Greg Snider, Defect-tolerant Logic with Nanoscale Crossbar Circuits, Journal of Electronic Testing: Theory and Applications, v.23 n.2-3, p.117-129, June      2007[doi>10.1007/s10836-006-0547-7]
W. Lu and C. M. Lieber. 2007. Nanoelectronics from the bottom up. Nat. Mater. 6, 841--850.
Wenjing Rao , Alex Orailoglu , Ramesh Karri, Logic Mapping in Crossbar-Based Nanoarchitectures, IEEE Design & Test, v.26 n.1, p.68-77, January 2009[doi>10.1109/MDT.2009.14]
S. S. Ravi , Errol L. Lloyd, The complexity of near-optimal programmable logic array folding, SIAM Journal on Computing, v.17 n.4, p.696-710, August 1988[doi>10.1137/0217045]
T. Rueckes, K. Kim, E. Joselevich, G. Y. Tseng, C.-L. Cheung, and C. M. Lieber. 2000. Carbon nanotube-based nonvolatile random access memory for molecular computing. Science 289, 5476, 94--97.
G. Snider, P. Kuekes, T. Hogg, and R. S. Williams. 2005. Nanoelectronic architectures. Appl. Phys. A Mater. Sci. Process. 80, 6, 1183--1195.
D. B. Strukov and K. K. Likharev. 2005. CMOL FPGA: A reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices. Nanotechnology 16, 6, 888--900.
Mehdi B. Tahoori, Application-independent defect tolerance of reconfigurable nanoarchitectures, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.2 n.3, p.197-218, July 2006[doi>10.1145/1167943.1167945]
Mehdi B. Tahoori, Low-overhead defect tolerance in crossbar nanoarchitectures, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.5 n.2, p.1-24, July 2009[doi>10.1145/1543438.1543444]
Cihan Tunc , Mehdi B. Tahoori, Variation tolerant logic mapping for crossbar array nano architectures, Proceedings of the 2010 Asia and South Pacific Design Automation Conference, January 18-21, 2010, Taipei, Taiwan
H. Yan, H. S. Choe, S. W. Nam, Y. Hu, S. Das, J. F. Klemic, J. C. Ellenbogen, and C. M. Lieber. 2011. Programmable nanowire circuits for nanoprocessor. Nature 470, 7333, 240--244.
M. Yannakakis. 1981. Node-deletion problems on bipartite graphs. SIAM J. Comput. 10, 2, 310--327.
Yadunandana Yellambalase , Minsu Choi, Cost-driven repair optimization of reconfigurable nanowire crossbar systems with clustered defects, Journal of Systems Architecture: the EUROMICRO Journal, v.54 n.8, p.729-741, August, 2008[doi>10.1016/j.sysarc.2008.01.001]
B. Yuan and B. Li. 2011. A low time complexity defect-tolerance algorithm for nanoelectronic crossbar. In Proceedings of the International Conference on Information Science and Technology. 143--148.
