// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1884\sampleModel1884_2_sub\Mysubsystem_14.v
// Created: 2024-06-10 16:21:28
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_14
// Source Path: sampleModel1884_2_sub/Subsystem/Mysubsystem_14
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_14
          (In1,
           Out1);


  input   [15:0] In1;  // uint16
  output  [15:0] Out1;  // uint16


  wire [15:0] cfblk148_out1;  // uint16
  wire [15:0] dtc_out;  // ufix16
  wire [15:0] cfblk41_out1;  // uint16
  wire [15:0] cfblk100_out1;  // uint16


  assign cfblk148_out1 = 16'b0000000000000000;



  assign dtc_out = cfblk148_out1;



  assign cfblk41_out1 = dtc_out;



  assign cfblk100_out1 = cfblk41_out1 + In1;



  assign Out1 = cfblk100_out1;

endmodule  // Mysubsystem_14

