

================================================================
== Vitis HLS Report for 'kernel_3mm_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2'
================================================================
* Date:           Thu Apr 27 10:44:52 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        3mm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.354 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      512|      512|  2.560 us|  2.560 us|  512|  512|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_17_1_VITIS_LOOP_18_2  |      510|      510|        16|          5|          1|   100|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 5, D = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.35>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 19 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 20 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 21 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %E, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.02ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 26 [1/1] (1.02ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 27 [1/1] (1.02ns)   --->   "%store_ln0 = store i4 0, i4 %j"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_21_3"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i_2 = load i4 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:17]   --->   Operation 29 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:17]   --->   Operation 30 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %i_2, i3 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 31 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %i_2, i1 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 32 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i5 %tmp_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 33 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.37ns)   --->   "%add_ln22_9 = add i7 %tmp, i7 %zext_ln22" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 34 'add' 'add_ln22_9' <Predicate = true> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 35 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.18ns)   --->   "%icmp_ln17 = icmp_eq  i7 %indvar_flatten_load, i7 100" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:17]   --->   Operation 36 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 1.18> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.37ns)   --->   "%add_ln17_9 = add i7 %indvar_flatten_load, i7 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:17]   --->   Operation 37 'add' 'add_ln17_9' <Predicate = true> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %for.inc24, void %VITIS_LOOP_29_6.preheader.exitStub" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:17]   --->   Operation 38 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%j_load = load i4 %j" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:18]   --->   Operation 39 'load' 'j_load' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.32ns)   --->   "%add_ln17 = add i4 %i_2, i4 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:17]   --->   Operation 40 'add' 'add_ln17' <Predicate = (!icmp_ln17)> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.08ns)   --->   "%icmp_ln18 = icmp_eq  i4 %j_load, i4 10" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:18]   --->   Operation 41 'icmp' 'icmp_ln18' <Predicate = (!icmp_ln17)> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.66ns)   --->   "%select_ln17 = select i1 %icmp_ln18, i4 0, i4 %j_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:17]   --->   Operation 42 'select' 'select_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.66> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %add_ln17, i3 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 43 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %add_ln17, i1 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 44 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln22_1 = zext i5 %tmp_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 45 'zext' 'zext_ln22_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.37ns)   --->   "%add_ln22_10 = add i7 %tmp_2, i7 %zext_ln22_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 46 'add' 'add_ln22_10' <Predicate = (!icmp_ln17)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.66ns)   --->   "%select_ln17_2 = select i1 %icmp_ln18, i7 %add_ln22_10, i7 %add_ln22_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:17]   --->   Operation 47 'select' 'select_ln17_2' <Predicate = (!icmp_ln17)> <Delay = 0.66> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln22_12 = zext i4 %select_ln17" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 48 'zext' 'zext_ln22_12' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.37ns)   --->   "%add_ln22_17 = add i7 %zext_ln22_12, i7 70" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 49 'add' 'add_ln22_17' <Predicate = (!icmp_ln17)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (1.02ns)   --->   "%store_ln18 = store i7 %add_ln17_9, i7 %indvar_flatten" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:18]   --->   Operation 50 'store' 'store_ln18' <Predicate = (!icmp_ln17)> <Delay = 1.02>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 51 [1/1] (0.66ns)   --->   "%select_ln17_1 = select i1 %icmp_ln18, i4 %add_ln17, i4 %i_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:17]   --->   Operation 51 'select' 'select_ln17_1' <Predicate = (!icmp_ln17)> <Delay = 0.66> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln22_2 = zext i7 %select_ln17_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 52 'zext' 'zext_ln22_2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln22_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 53 'getelementptr' 'A_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 54 [2/2] (2.66ns)   --->   "%A_load = load i7 %A_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:17]   --->   Operation 54 'load' 'A_load' <Predicate = (!icmp_ln17)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%or_ln17 = or i7 %select_ln17_2, i7 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:17]   --->   Operation 55 'or' 'or_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln22_3 = zext i7 %or_ln17" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 56 'zext' 'zext_ln22_3' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i32 %A, i64 0, i64 %zext_ln22_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 57 'getelementptr' 'A_addr_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (2.66ns)   --->   "%A_load_1 = load i7 %A_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:17]   --->   Operation 58 'load' 'A_load_1' <Predicate = (!icmp_ln17)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 59 [1/1] (1.37ns)   --->   "%add_ln17_6 = add i7 %select_ln17_2, i7 7" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:17]   --->   Operation 59 'add' 'add_ln17_6' <Predicate = (!icmp_ln17)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.37ns)   --->   "%add_ln17_7 = add i7 %select_ln17_2, i7 8" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:17]   --->   Operation 60 'add' 'add_ln17_7' <Predicate = (!icmp_ln17)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln22_21 = zext i7 %add_ln22_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 61 'zext' 'zext_ln22_21' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%B_addr_7 = getelementptr i32 %B, i64 0, i64 %zext_ln22_21" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 62 'getelementptr' 'B_addr_7' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_6_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 5, i4 %select_ln17" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 63 'bitconcatenate' 'tmp_6_cast' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln22_22 = zext i7 %tmp_6_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 64 'zext' 'zext_ln22_22' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%B_addr_8 = getelementptr i32 %B, i64 0, i64 %zext_ln22_22" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 65 'getelementptr' 'B_addr_8' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.37ns)   --->   "%add_ln22_18 = add i7 %zext_ln22_12, i7 90" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 66 'add' 'add_ln22_18' <Predicate = (!icmp_ln17)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [2/2] (2.66ns)   --->   "%B_load_7 = load i7 %B_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 67 'load' 'B_load_7' <Predicate = (!icmp_ln17)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 68 [2/2] (2.66ns)   --->   "%B_load_8 = load i7 %B_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 68 'load' 'B_load_8' <Predicate = (!icmp_ln17)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 69 [1/1] (1.32ns)   --->   "%add_ln18 = add i4 %select_ln17, i4 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:18]   --->   Operation 69 'add' 'add_ln18' <Predicate = (!icmp_ln17)> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (1.02ns)   --->   "%store_ln18 = store i4 %select_ln17_1, i4 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:18]   --->   Operation 70 'store' 'store_ln18' <Predicate = (!icmp_ln17)> <Delay = 1.02>
ST_2 : Operation 71 [1/1] (1.02ns)   --->   "%store_ln18 = store i4 %add_ln18, i4 %j" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:18]   --->   Operation 71 'store' 'store_ln18' <Predicate = (!icmp_ln17)> <Delay = 1.02>

State 3 <SV = 2> <Delay = 2.66>
ST_3 : Operation 72 [1/2] (2.66ns)   --->   "%A_load = load i7 %A_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:17]   --->   Operation 72 'load' 'A_load' <Predicate = (!icmp_ln17)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 73 [1/2] (2.66ns)   --->   "%A_load_1 = load i7 %A_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:17]   --->   Operation 73 'load' 'A_load_1' <Predicate = (!icmp_ln17)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 74 [1/1] (1.37ns)   --->   "%add_ln17_1 = add i7 %select_ln17_2, i7 2" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:17]   --->   Operation 74 'add' 'add_ln17_1' <Predicate = (!icmp_ln17)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln22_9 = zext i7 %add_ln17_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 75 'zext' 'zext_ln22_9' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%A_addr_7 = getelementptr i32 %A, i64 0, i64 %zext_ln22_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 76 'getelementptr' 'A_addr_7' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 77 [2/2] (2.66ns)   --->   "%A_load_7 = load i7 %A_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:17]   --->   Operation 77 'load' 'A_load_7' <Predicate = (!icmp_ln17)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln22_10 = zext i7 %add_ln17_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 78 'zext' 'zext_ln22_10' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%A_addr_8 = getelementptr i32 %A, i64 0, i64 %zext_ln22_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 79 'getelementptr' 'A_addr_8' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 80 [2/2] (2.66ns)   --->   "%A_load_8 = load i7 %A_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:17]   --->   Operation 80 'load' 'A_load_8' <Predicate = (!icmp_ln17)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 81 [1/1] (1.37ns)   --->   "%add_ln17_8 = add i7 %select_ln17_2, i7 9" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:17]   --->   Operation 81 'add' 'add_ln17_8' <Predicate = (!icmp_ln17)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%j_cast = zext i4 %select_ln17" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:17]   --->   Operation 82 'zext' 'j_cast' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln22_13 = zext i4 %select_ln17" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 83 'zext' 'zext_ln22_13' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln22_14 = zext i4 %select_ln17" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 84 'zext' 'zext_ln22_14' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i32 %B, i64 0, i64 %j_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 85 'getelementptr' 'B_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (1.33ns)   --->   "%add_ln22_11 = add i5 %zext_ln22_14, i5 10" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 86 'add' 'add_ln22_11' <Predicate = (!icmp_ln17)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (1.35ns)   --->   "%add_ln22_12 = add i6 %zext_ln22_13, i6 20" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 87 'add' 'add_ln22_12' <Predicate = (!icmp_ln17)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln22_23 = zext i7 %add_ln22_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 88 'zext' 'zext_ln22_23' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%B_addr_9 = getelementptr i32 %B, i64 0, i64 %zext_ln22_23" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 89 'getelementptr' 'B_addr_9' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 90 [2/2] (2.66ns)   --->   "%B_load = load i7 %B_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 90 'load' 'B_load' <Predicate = (!icmp_ln17)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 91 [1/2] (2.66ns)   --->   "%B_load_7 = load i7 %B_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 91 'load' 'B_load_7' <Predicate = (!icmp_ln17)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 92 [1/2] (2.66ns)   --->   "%B_load_8 = load i7 %B_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 92 'load' 'B_load_8' <Predicate = (!icmp_ln17)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 93 [2/2] (2.66ns)   --->   "%B_load_9 = load i7 %B_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 93 'load' 'B_load_9' <Predicate = (!icmp_ln17)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 4 <SV = 3> <Delay = 2.66>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln22_4 = zext i7 %add_ln17_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 94 'zext' 'zext_ln22_4' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr i32 %A, i64 0, i64 %zext_ln22_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 95 'getelementptr' 'A_addr_2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 96 [2/2] (2.66ns)   --->   "%A_load_2 = load i7 %A_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:17]   --->   Operation 96 'load' 'A_load_2' <Predicate = (!icmp_ln17)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 97 [1/1] (1.37ns)   --->   "%add_ln17_2 = add i7 %select_ln17_2, i7 3" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:17]   --->   Operation 97 'add' 'add_ln17_2' <Predicate = (!icmp_ln17)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (1.37ns)   --->   "%add_ln17_3 = add i7 %select_ln17_2, i7 4" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:17]   --->   Operation 98 'add' 'add_ln17_3' <Predicate = (!icmp_ln17)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/2] (2.66ns)   --->   "%A_load_7 = load i7 %A_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:17]   --->   Operation 99 'load' 'A_load_7' <Predicate = (!icmp_ln17)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 100 [1/2] (2.66ns)   --->   "%A_load_8 = load i7 %A_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:17]   --->   Operation 100 'load' 'A_load_8' <Predicate = (!icmp_ln17)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln22_11 = zext i7 %add_ln17_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 101 'zext' 'zext_ln22_11' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%A_addr_9 = getelementptr i32 %A, i64 0, i64 %zext_ln22_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 102 'getelementptr' 'A_addr_9' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 103 [2/2] (2.66ns)   --->   "%A_load_9 = load i7 %A_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:17]   --->   Operation 103 'load' 'A_load_9' <Predicate = (!icmp_ln17)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln22_15 = zext i5 %add_ln22_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 104 'zext' 'zext_ln22_15' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%B_addr_1 = getelementptr i32 %B, i64 0, i64 %zext_ln22_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 105 'getelementptr' 'B_addr_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln22_16 = zext i6 %add_ln22_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 106 'zext' 'zext_ln22_16' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%B_addr_2 = getelementptr i32 %B, i64 0, i64 %zext_ln22_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 107 'getelementptr' 'B_addr_2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (1.35ns)   --->   "%add_ln22_13 = add i6 %zext_ln22_13, i6 30" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 108 'add' 'add_ln22_13' <Predicate = (!icmp_ln17)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (1.35ns)   --->   "%add_ln22_14 = add i6 %zext_ln22_13, i6 40" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 109 'add' 'add_ln22_14' <Predicate = (!icmp_ln17)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/2] (2.66ns)   --->   "%B_load = load i7 %B_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 110 'load' 'B_load' <Predicate = (!icmp_ln17)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 111 [2/2] (2.66ns)   --->   "%B_load_1 = load i7 %B_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 111 'load' 'B_load_1' <Predicate = (!icmp_ln17)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 112 [2/2] (2.66ns)   --->   "%B_load_2 = load i7 %B_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 112 'load' 'B_load_2' <Predicate = (!icmp_ln17)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 113 [1/2] (2.66ns)   --->   "%B_load_9 = load i7 %B_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 113 'load' 'B_load_9' <Predicate = (!icmp_ln17)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 5 <SV = 4> <Delay = 3.34>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %select_ln17_1, i3 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:20]   --->   Operation 114 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %select_ln17_1, i1 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:20]   --->   Operation 115 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i5 %tmp_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:20]   --->   Operation 116 'zext' 'zext_ln20' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln20 = add i7 %tmp_4, i7 %zext_ln20" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:20]   --->   Operation 117 'add' 'add_ln20' <Predicate = (!icmp_ln17)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 118 [1/2] (2.66ns)   --->   "%A_load_2 = load i7 %A_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:17]   --->   Operation 118 'load' 'A_load_2' <Predicate = (!icmp_ln17)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln22_5 = zext i7 %add_ln17_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 119 'zext' 'zext_ln22_5' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%A_addr_3 = getelementptr i32 %A, i64 0, i64 %zext_ln22_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 120 'getelementptr' 'A_addr_3' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 121 [2/2] (2.66ns)   --->   "%A_load_3 = load i7 %A_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:17]   --->   Operation 121 'load' 'A_load_3' <Predicate = (!icmp_ln17)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln22_6 = zext i7 %add_ln17_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 122 'zext' 'zext_ln22_6' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%A_addr_4 = getelementptr i32 %A, i64 0, i64 %zext_ln22_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 123 'getelementptr' 'A_addr_4' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 124 [2/2] (2.66ns)   --->   "%A_load_4 = load i7 %A_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:17]   --->   Operation 124 'load' 'A_load_4' <Predicate = (!icmp_ln17)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 125 [1/1] (1.37ns)   --->   "%add_ln17_4 = add i7 %select_ln17_2, i7 5" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:17]   --->   Operation 125 'add' 'add_ln17_4' <Predicate = (!icmp_ln17)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (1.37ns)   --->   "%add_ln17_5 = add i7 %select_ln17_2, i7 6" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:17]   --->   Operation 126 'add' 'add_ln17_5' <Predicate = (!icmp_ln17)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/2] (2.66ns)   --->   "%A_load_9 = load i7 %A_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:17]   --->   Operation 127 'load' 'A_load_9' <Predicate = (!icmp_ln17)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln22_17 = zext i6 %add_ln22_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 128 'zext' 'zext_ln22_17' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%B_addr_3 = getelementptr i32 %B, i64 0, i64 %zext_ln22_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 129 'getelementptr' 'B_addr_3' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln22_18 = zext i6 %add_ln22_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 130 'zext' 'zext_ln22_18' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%B_addr_4 = getelementptr i32 %B, i64 0, i64 %zext_ln22_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 131 'getelementptr' 'B_addr_4' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (1.37ns)   --->   "%add_ln22_15 = add i7 %zext_ln22_12, i7 50" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 132 'add' 'add_ln22_15' <Predicate = (!icmp_ln17)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (1.37ns)   --->   "%add_ln22_16 = add i7 %zext_ln22_12, i7 60" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 133 'add' 'add_ln22_16' <Predicate = (!icmp_ln17)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (2.35ns) (root node of TernaryAdder)   --->   "%add_ln20_1 = add i7 %add_ln20, i7 %zext_ln22_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:20]   --->   Operation 134 'add' 'add_ln20_1' <Predicate = (!icmp_ln17)> <Delay = 2.35> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 135 [1/2] (2.66ns)   --->   "%B_load_1 = load i7 %B_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 135 'load' 'B_load_1' <Predicate = (!icmp_ln17)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 136 [1/2] (2.66ns)   --->   "%B_load_2 = load i7 %B_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 136 'load' 'B_load_2' <Predicate = (!icmp_ln17)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 137 [2/2] (2.66ns)   --->   "%B_load_3 = load i7 %B_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 137 'load' 'B_load_3' <Predicate = (!icmp_ln17)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 138 [2/2] (2.66ns)   --->   "%B_load_4 = load i7 %B_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 138 'load' 'B_load_4' <Predicate = (!icmp_ln17)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 139 [5/5] (3.34ns)   --->   "%mul_ln22_7 = mul i32 %B_load_7, i32 %A_load_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 139 'mul' 'mul_ln22_7' <Predicate = (!icmp_ln17)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [5/5] (3.34ns)   --->   "%mul_ln22_8 = mul i32 %B_load_8, i32 %A_load_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 140 'mul' 'mul_ln22_8' <Predicate = (!icmp_ln17)> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.34>
ST_6 : Operation 141 [1/2] (2.66ns)   --->   "%A_load_3 = load i7 %A_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:17]   --->   Operation 141 'load' 'A_load_3' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 142 [1/2] (2.66ns)   --->   "%A_load_4 = load i7 %A_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:17]   --->   Operation 142 'load' 'A_load_4' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln22_7 = zext i7 %add_ln17_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 143 'zext' 'zext_ln22_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%A_addr_5 = getelementptr i32 %A, i64 0, i64 %zext_ln22_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 144 'getelementptr' 'A_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 145 [2/2] (2.66ns)   --->   "%A_load_5 = load i7 %A_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:17]   --->   Operation 145 'load' 'A_load_5' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln22_8 = zext i7 %add_ln17_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 146 'zext' 'zext_ln22_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%A_addr_6 = getelementptr i32 %A, i64 0, i64 %zext_ln22_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 147 'getelementptr' 'A_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 148 [2/2] (2.66ns)   --->   "%A_load_6 = load i7 %A_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:17]   --->   Operation 148 'load' 'A_load_6' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln22_19 = zext i7 %add_ln22_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 149 'zext' 'zext_ln22_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%B_addr_5 = getelementptr i32 %B, i64 0, i64 %zext_ln22_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 150 'getelementptr' 'B_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln22_20 = zext i7 %add_ln22_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 151 'zext' 'zext_ln22_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%B_addr_6 = getelementptr i32 %B, i64 0, i64 %zext_ln22_20" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 152 'getelementptr' 'B_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 153 [5/5] (3.34ns)   --->   "%mul_ln22 = mul i32 %B_load, i32 %A_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 153 'mul' 'mul_ln22' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 154 [1/2] (2.66ns)   --->   "%B_load_3 = load i7 %B_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 154 'load' 'B_load_3' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 155 [1/2] (2.66ns)   --->   "%B_load_4 = load i7 %B_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 155 'load' 'B_load_4' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 156 [2/2] (2.66ns)   --->   "%B_load_5 = load i7 %B_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 156 'load' 'B_load_5' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 157 [2/2] (2.66ns)   --->   "%B_load_6 = load i7 %B_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 157 'load' 'B_load_6' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 158 [4/5] (3.34ns)   --->   "%mul_ln22_7 = mul i32 %B_load_7, i32 %A_load_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 158 'mul' 'mul_ln22_7' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 159 [4/5] (3.34ns)   --->   "%mul_ln22_8 = mul i32 %B_load_8, i32 %A_load_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 159 'mul' 'mul_ln22_8' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 160 [5/5] (3.34ns)   --->   "%mul_ln22_9 = mul i32 %B_load_9, i32 %A_load_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 160 'mul' 'mul_ln22_9' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.34>
ST_7 : Operation 161 [1/2] (2.66ns)   --->   "%A_load_5 = load i7 %A_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:17]   --->   Operation 161 'load' 'A_load_5' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 162 [1/2] (2.66ns)   --->   "%A_load_6 = load i7 %A_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:17]   --->   Operation 162 'load' 'A_load_6' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 163 [4/5] (3.34ns)   --->   "%mul_ln22 = mul i32 %B_load, i32 %A_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 163 'mul' 'mul_ln22' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 164 [5/5] (3.34ns)   --->   "%mul_ln22_1 = mul i32 %B_load_1, i32 %A_load_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 164 'mul' 'mul_ln22_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 165 [5/5] (3.34ns)   --->   "%mul_ln22_2 = mul i32 %B_load_2, i32 %A_load_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 165 'mul' 'mul_ln22_2' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 166 [1/2] (2.66ns)   --->   "%B_load_5 = load i7 %B_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 166 'load' 'B_load_5' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 167 [1/2] (2.66ns)   --->   "%B_load_6 = load i7 %B_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 167 'load' 'B_load_6' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 168 [3/5] (3.34ns)   --->   "%mul_ln22_7 = mul i32 %B_load_7, i32 %A_load_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 168 'mul' 'mul_ln22_7' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 169 [3/5] (3.34ns)   --->   "%mul_ln22_8 = mul i32 %B_load_8, i32 %A_load_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 169 'mul' 'mul_ln22_8' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 170 [4/5] (3.34ns)   --->   "%mul_ln22_9 = mul i32 %B_load_9, i32 %A_load_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 170 'mul' 'mul_ln22_9' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.34>
ST_8 : Operation 171 [3/5] (3.34ns)   --->   "%mul_ln22 = mul i32 %B_load, i32 %A_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 171 'mul' 'mul_ln22' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 172 [4/5] (3.34ns)   --->   "%mul_ln22_1 = mul i32 %B_load_1, i32 %A_load_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 172 'mul' 'mul_ln22_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 173 [4/5] (3.34ns)   --->   "%mul_ln22_2 = mul i32 %B_load_2, i32 %A_load_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 173 'mul' 'mul_ln22_2' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 174 [5/5] (3.34ns)   --->   "%mul_ln22_3 = mul i32 %B_load_3, i32 %A_load_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 174 'mul' 'mul_ln22_3' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 175 [5/5] (3.34ns)   --->   "%mul_ln22_4 = mul i32 %B_load_4, i32 %A_load_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 175 'mul' 'mul_ln22_4' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 176 [2/5] (3.34ns)   --->   "%mul_ln22_7 = mul i32 %B_load_7, i32 %A_load_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 176 'mul' 'mul_ln22_7' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 177 [2/5] (3.34ns)   --->   "%mul_ln22_8 = mul i32 %B_load_8, i32 %A_load_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 177 'mul' 'mul_ln22_8' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 178 [3/5] (3.34ns)   --->   "%mul_ln22_9 = mul i32 %B_load_9, i32 %A_load_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 178 'mul' 'mul_ln22_9' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.34>
ST_9 : Operation 179 [2/5] (3.34ns)   --->   "%mul_ln22 = mul i32 %B_load, i32 %A_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 179 'mul' 'mul_ln22' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 180 [3/5] (3.34ns)   --->   "%mul_ln22_1 = mul i32 %B_load_1, i32 %A_load_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 180 'mul' 'mul_ln22_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 181 [3/5] (3.34ns)   --->   "%mul_ln22_2 = mul i32 %B_load_2, i32 %A_load_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 181 'mul' 'mul_ln22_2' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 182 [4/5] (3.34ns)   --->   "%mul_ln22_3 = mul i32 %B_load_3, i32 %A_load_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 182 'mul' 'mul_ln22_3' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 183 [4/5] (3.34ns)   --->   "%mul_ln22_4 = mul i32 %B_load_4, i32 %A_load_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 183 'mul' 'mul_ln22_4' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 184 [5/5] (3.34ns)   --->   "%mul_ln22_5 = mul i32 %B_load_5, i32 %A_load_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 184 'mul' 'mul_ln22_5' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 185 [5/5] (3.34ns)   --->   "%mul_ln22_6 = mul i32 %B_load_6, i32 %A_load_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 185 'mul' 'mul_ln22_6' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 186 [1/5] (3.34ns)   --->   "%mul_ln22_7 = mul i32 %B_load_7, i32 %A_load_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 186 'mul' 'mul_ln22_7' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 187 [1/5] (3.34ns)   --->   "%mul_ln22_8 = mul i32 %B_load_8, i32 %A_load_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 187 'mul' 'mul_ln22_8' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 188 [2/5] (3.34ns)   --->   "%mul_ln22_9 = mul i32 %B_load_9, i32 %A_load_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 188 'mul' 'mul_ln22_9' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.34>
ST_10 : Operation 189 [1/5] (3.34ns)   --->   "%mul_ln22 = mul i32 %B_load, i32 %A_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 189 'mul' 'mul_ln22' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 190 [2/5] (3.34ns)   --->   "%mul_ln22_1 = mul i32 %B_load_1, i32 %A_load_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 190 'mul' 'mul_ln22_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 191 [2/5] (3.34ns)   --->   "%mul_ln22_2 = mul i32 %B_load_2, i32 %A_load_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 191 'mul' 'mul_ln22_2' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 192 [3/5] (3.34ns)   --->   "%mul_ln22_3 = mul i32 %B_load_3, i32 %A_load_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 192 'mul' 'mul_ln22_3' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 193 [3/5] (3.34ns)   --->   "%mul_ln22_4 = mul i32 %B_load_4, i32 %A_load_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 193 'mul' 'mul_ln22_4' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 194 [4/5] (3.34ns)   --->   "%mul_ln22_5 = mul i32 %B_load_5, i32 %A_load_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 194 'mul' 'mul_ln22_5' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 195 [4/5] (3.34ns)   --->   "%mul_ln22_6 = mul i32 %B_load_6, i32 %A_load_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 195 'mul' 'mul_ln22_6' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 196 [1/5] (3.34ns)   --->   "%mul_ln22_9 = mul i32 %B_load_9, i32 %A_load_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 196 'mul' 'mul_ln22_9' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.34>
ST_11 : Operation 197 [1/5] (3.34ns)   --->   "%mul_ln22_1 = mul i32 %B_load_1, i32 %A_load_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 197 'mul' 'mul_ln22_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 198 [1/5] (3.34ns)   --->   "%mul_ln22_2 = mul i32 %B_load_2, i32 %A_load_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 198 'mul' 'mul_ln22_2' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 199 [2/5] (3.34ns)   --->   "%mul_ln22_3 = mul i32 %B_load_3, i32 %A_load_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 199 'mul' 'mul_ln22_3' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 200 [2/5] (3.34ns)   --->   "%mul_ln22_4 = mul i32 %B_load_4, i32 %A_load_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 200 'mul' 'mul_ln22_4' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 201 [3/5] (3.34ns)   --->   "%mul_ln22_5 = mul i32 %B_load_5, i32 %A_load_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 201 'mul' 'mul_ln22_5' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 202 [3/5] (3.34ns)   --->   "%mul_ln22_6 = mul i32 %B_load_6, i32 %A_load_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 202 'mul' 'mul_ln22_6' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 203 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_5 = add i32 %mul_ln22_8, i32 %mul_ln22_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 203 'add' 'add_ln22_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 204 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln22_6 = add i32 %add_ln22_5, i32 %mul_ln22_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 204 'add' 'add_ln22_6' <Predicate = true> <Delay = 2.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 226 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 226 'ret' 'ret_ln0' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 3.34>
ST_12 : Operation 205 [1/5] (3.34ns)   --->   "%mul_ln22_3 = mul i32 %B_load_3, i32 %A_load_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 205 'mul' 'mul_ln22_3' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 206 [1/5] (3.34ns)   --->   "%mul_ln22_4 = mul i32 %B_load_4, i32 %A_load_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 206 'mul' 'mul_ln22_4' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 207 [2/5] (3.34ns)   --->   "%mul_ln22_5 = mul i32 %B_load_5, i32 %A_load_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 207 'mul' 'mul_ln22_5' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 208 [2/5] (3.34ns)   --->   "%mul_ln22_6 = mul i32 %B_load_6, i32 %A_load_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 208 'mul' 'mul_ln22_6' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 209 [1/1] (1.78ns)   --->   "%add_ln22 = add i32 %mul_ln22_1, i32 %mul_ln22" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 209 'add' 'add_ln22' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.34>
ST_13 : Operation 210 [1/5] (3.34ns)   --->   "%mul_ln22_5 = mul i32 %B_load_5, i32 %A_load_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 210 'mul' 'mul_ln22_5' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 211 [1/5] (3.34ns)   --->   "%mul_ln22_6 = mul i32 %B_load_6, i32 %A_load_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 211 'mul' 'mul_ln22_6' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 212 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_1 = add i32 %mul_ln22_3, i32 %mul_ln22_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 212 'add' 'add_ln22_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 213 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln22_2 = add i32 %add_ln22_1, i32 %mul_ln22_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 213 'add' 'add_ln22_2' <Predicate = true> <Delay = 2.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 2.77>
ST_14 : Operation 214 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_4 = add i32 %mul_ln22_5, i32 %mul_ln22_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 214 'add' 'add_ln22_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 215 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln22_7 = add i32 %add_ln22_6, i32 %add_ln22_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 215 'add' 'add_ln22_7' <Predicate = true> <Delay = 2.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 2.77>
ST_15 : Operation 216 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_3 = add i32 %add_ln22_2, i32 %add_ln22" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 216 'add' 'add_ln22_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 217 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln22_8 = add i32 %add_ln22_7, i32 %add_ln22_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 217 'add' 'add_ln22_8' <Predicate = true> <Delay = 2.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 2.66>
ST_16 : Operation 218 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_17_1_VITIS_LOOP_18_2_str"   --->   Operation 218 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 219 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 219 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 220 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 220 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln20_1 = zext i7 %add_ln20_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:20]   --->   Operation 221 'zext' 'zext_ln20_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 222 [1/1] (0.00ns)   --->   "%E_addr = getelementptr i32 %E, i64 0, i64 %zext_ln20_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:20]   --->   Operation 222 'getelementptr' 'E_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 223 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:15]   --->   Operation 223 'specloopname' 'specloopname_ln15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 224 [1/1] (2.66ns)   --->   "%store_ln22 = store i32 %add_ln22_8, i7 %E_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22]   --->   Operation 224 'store' 'store_ln22' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_16 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln18 = br void %VITIS_LOOP_21_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:18]   --->   Operation 225 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 3.35ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'load' operation ('i', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:17) on local variable 'i' [15]  (0 ns)
	'add' operation ('add_ln17', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:17) [27]  (1.32 ns)
	'add' operation ('add_ln22_10', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22) [35]  (1.37 ns)
	'select' operation ('select_ln17_2', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:17) [41]  (0.66 ns)

 <State 2>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('A_addr', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22) [43]  (0 ns)
	'load' operation ('A_load', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:17) on array 'A' [44]  (2.66 ns)

 <State 3>: 2.66ns
The critical path consists of the following:
	'load' operation ('A_load', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:17) on array 'A' [44]  (2.66 ns)

 <State 4>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('A_addr_2', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22) [51]  (0 ns)
	'load' operation ('A_load_2', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:17) on array 'A' [52]  (2.66 ns)

 <State 5>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln22_7', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22) [133]  (3.35 ns)

 <State 6>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln22', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22) [119]  (3.35 ns)

 <State 7>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln22', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22) [119]  (3.35 ns)

 <State 8>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln22', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22) [119]  (3.35 ns)

 <State 9>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln22', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22) [119]  (3.35 ns)

 <State 10>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln22', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22) [119]  (3.35 ns)

 <State 11>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln22_1', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22) [121]  (3.35 ns)

 <State 12>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln22_3', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22) [125]  (3.35 ns)

 <State 13>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln22_5', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22) [129]  (3.35 ns)

 <State 14>: 2.78ns
The critical path consists of the following:
	'add' operation ('add_ln22_4', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22) [142]  (0 ns)
	'add' operation ('add_ln22_7', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22) [145]  (2.78 ns)

 <State 15>: 2.78ns
The critical path consists of the following:
	'add' operation ('add_ln22_3', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22) [141]  (0 ns)
	'add' operation ('add_ln22_8', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22) [146]  (2.78 ns)

 <State 16>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('E_addr', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:20) [116]  (0 ns)
	'store' operation ('store_ln22', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22) of variable 'add_ln22_8', ../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/src/kernel_3mm.cpp:22 on array 'E' [147]  (2.66 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
