
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.113281                       # Number of seconds simulated
sim_ticks                                113280836500                       # Number of ticks simulated
final_tick                               231618437500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 976795                       # Simulator instruction rate (inst/s)
host_op_rate                                  1784187                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1106521145                       # Simulator tick rate (ticks/s)
host_mem_usage                                2209240                       # Number of bytes of host memory used
host_seconds                                   102.38                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     182657300                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst           1348224                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data          46727744                       # Number of bytes read from this memory
system.physmem.bytes_read::total             48075968                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst      1348224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total         1348224                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      5972416                       # Number of bytes written to this memory
system.physmem.bytes_written::total           5972416                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst              21066                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data             730121                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                751187                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           93319                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                93319                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst             11901607                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data            412494694                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               424396301                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst        11901607                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           11901607                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          52722210                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               52722210                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          52722210                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst            11901607                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data           412494694                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              477118511                       # Total bandwidth to/from this memory (bytes/s)
system.cpu.workload.num_syscalls                   38                       # Number of system calls
system.cpu.numCycles                        226561673                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     182657300                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             125498793                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses               74085205                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     10150927                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    125498793                       # number of integer instructions
system.cpu.num_fp_insts                      74085205                       # number of float instructions
system.cpu.num_int_register_reads           308633161                       # number of times the integer registers were read
system.cpu.num_int_register_writes          131312476                       # number of times the integer registers were written
system.cpu.num_fp_register_reads            124965664                       # number of times the floating registers were read
system.cpu.num_fp_register_writes            69064427                       # number of times the floating registers were written
system.cpu.num_mem_refs                      30224835                       # number of memory refs
system.cpu.num_load_insts                    22210682                       # Number of load instructions
system.cpu.num_store_insts                    8014153                       # Number of store instructions
system.cpu.num_idle_cycles                  226561673                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        0                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            1                       # Percentage of idle cycles
system.cpu.icache.replacements                  20727                       # number of replacements
system.cpu.icache.tagsinuse                285.041971                       # Cycle average of tags in use
system.cpu.icache.total_refs                143883307                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                  21066                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                6830.119956                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     285.041971                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.556723                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.556723                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst    143883307                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       143883307                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     143883307                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        143883307                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    143883307                       # number of overall hits
system.cpu.icache.overall_hits::total       143883307                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        21066                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         21066                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        21066                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          21066                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        21066                       # number of overall misses
system.cpu.icache.overall_misses::total         21066                       # number of overall misses
system.cpu.icache.ReadReq_accesses::cpu.inst    143904373                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    143904373                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    143904373                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    143904373                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    143904373                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    143904373                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000146                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000146                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000146                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000146                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000146                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000146                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 729097                       # number of replacements
system.cpu.dcache.tagsinuse                962.365130                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 29494714                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 730121                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  40.397022                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           135870861000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     962.365130                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.939810                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.939810                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     21574007                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21574007                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      7920707                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7920707                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      29494714                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         29494714                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     29494714                       # number of overall hits
system.cpu.dcache.overall_hits::total        29494714                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       636675                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        636675                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        93446                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        93446                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       730121                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         730121                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       730121                       # number of overall misses
system.cpu.dcache.overall_misses::total        730121                       # number of overall misses
system.cpu.dcache.ReadReq_accesses::cpu.data     22210682                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     22210682                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      8014153                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8014153                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     30224835                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     30224835                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     30224835                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     30224835                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.028665                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.028665                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.011660                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011660                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.024156                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.024156                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.024156                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.024156                       # miss rate for overall accesses
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        93319                       # number of writebacks
system.cpu.dcache.writebacks::total             93319                       # number of writebacks
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
