# riscv-cpu-with-clock-gating
ğŸŸ¢ "ğŸš€ RISC-V CPU | 5-Stage Pipeline | Clock Gating | Low Power | SystemVerilog | FPGA Ready âš¡"

# RISC-V CPU (SystemVerilog)

This is a simple **RISC-V CPU** implemented in **SystemVerilog**.  
It includes a **5-stage pipeline** and **clock gating** for low-power operation.

## ğŸ“‚ Files
- **`src/`** â†’ Contains all SystemVerilog source files
- **`tb/`** â†’ Contains testbench files

## ğŸš€ How to Run
1. Use **Vivado, ModelSim, or Icarus Verilog** for simulation.  
2. Compile the design and testbench:
   ```sh
   iverilog -o riscv_tb src/*.sv tb/riscv_tb.sv
   vvp riscv_tb


---

### **ğŸ“ Next Steps**
âœ… **Go to GitHub and create `README.md`.**  
âœ… **Paste the content above and commit the file.**  
âœ… **Your repo is now clean and professional!**  

ğŸš€ **Let me know once it's live! I'd love to check it out!** ğŸ”¥
