#! /home/matt/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-321-gd22bb3d25)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home/matt/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/home/matt/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/matt/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/matt/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/home/matt/oss-cad-suite/lib/ivl/va_math.vpi";
:vpi_module "/home/matt/oss-cad-suite/lib/ivl/v2009.vpi";
S_0x555556b16e40 .scope package, "$unit" "$unit" 2 1;
 .timescale -9 -12;
S_0x555556b16fd0 .scope module, "r2r_dac_control" "r2r_dac_control" 3 2;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "n_rst";
    .port_info 2 /INPUT 1 "ext_data";
    .port_info 3 /INPUT 8 "data";
    .port_info 4 /INPUT 1 "load_divider";
    .port_info 5 /OUTPUT 8 "r2r_out";
o0x7f28ede50018 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b3d400_0 .net "clk", 0 0, o0x7f28ede50018;  0 drivers
v0x555556b64340_0 .var "counter", 15 0;
o0x7f28ede50078 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x555556b64420_0 .net "data", 7 0, o0x7f28ede50078;  0 drivers
v0x555556b644e0_0 .var "divider", 7 0;
o0x7f28ede500d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b645c0_0 .net "ext_data", 0 0, o0x7f28ede500d8;  0 drivers
o0x7f28ede50108 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b646d0_0 .net "load_divider", 0 0, o0x7f28ede50108;  0 drivers
o0x7f28ede50138 .functor BUFZ 1, C4<z>; HiZ drive
v0x555556b64790_0 .net "n_rst", 0 0, o0x7f28ede50138;  0 drivers
v0x555556b64850_0 .var "r2r_out", 7 0;
v0x555556b64930_0 .var "rst", 0 0;
E_0x555556b3ac50 .event posedge, v0x555556b3d400_0;
E_0x555556b3e3a0 .event posedge, v0x555556b64790_0, v0x555556b3d400_0;
    .scope S_0x555556b16fd0;
T_0 ;
    %vpi_call/w 3 16 "$dumpfile", "r2r_dac_control.vcd" {0 0 0};
    %vpi_call/w 3 17 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x555556b16fd0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x555556b16fd0;
T_1 ;
    %wait E_0x555556b3e3a0;
    %load/vec4 v0x555556b64790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556b64930_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555556b64930_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x555556b16fd0;
T_2 ;
    %wait E_0x555556b3ac50;
    %load/vec4 v0x555556b64930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555556b644e0_0, 0;
T_2.0 ;
    %load/vec4 v0x555556b646d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x555556b64420_0;
    %assign/vec4 v0x555556b644e0_0, 0;
T_2.2 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x555556b16fd0;
T_3 ;
    %wait E_0x555556b3ac50;
    %load/vec4 v0x555556b64930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555556b64340_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555556b64850_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x555556b645c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x555556b64420_0;
    %assign/vec4 v0x555556b64850_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x555556b644e0_0;
    %pad/u 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x555556b64340_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_3.4, 5;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x555556b64340_0, 0;
    %load/vec4 v0x555556b64850_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x555556b64850_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x555556b64340_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x555556b64340_0, 0;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "/home/matt/work/asic-workshop/shuttle-2404/tt06-analog-r2r-dac/verilog/test/../rtl/r2r_dac_control.v";
