<dec f='llvm/llvm/utils/TableGen/CodeGenIntrinsics.h' l='68' type='1'/>
<use f='llvm/llvm/utils/TableGen/CodeGenIntrinsics.h' l='76' u='r'/>
<use f='llvm/llvm/utils/TableGen/CodeGenIntrinsics.h' l='93' u='r'/>
<use f='llvm/llvm/utils/TableGen/CodeGenIntrinsics.h' l='94' u='r'/>
<use f='llvm/llvm/utils/TableGen/CodeGenIntrinsics.h' l='97' u='r'/>
<use f='llvm/llvm/utils/TableGen/CodeGenIntrinsics.h' l='98' u='r'/>
<use f='llvm/llvm/utils/TableGen/CodeGenIntrinsics.h' l='101' u='r'/>
<use f='llvm/llvm/utils/TableGen/CodeGenIntrinsics.h' l='103' u='r'/>
<doc f='llvm/llvm/utils/TableGen/CodeGenIntrinsics.h' l='66'>/// The intrinsic may access memory that is otherwise inaccessible via
    /// LLVM IR.</doc>
<use f='llvm/llvm/utils/TableGen/CodeGenTarget.cpp' l='709' u='r' c='_ZN4llvm16CodeGenIntrinsicC1EPNS_6RecordE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenTarget.cpp' l='712' u='r' c='_ZN4llvm16CodeGenIntrinsicC1EPNS_6RecordE'/>
