$date
	Sun Nov 15 13:26:40 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module BUF $end
$var wire 1 ! A $end
$var wire 1 " Y $end
$upscope $end
$scope module DFFSR $end
$var wire 1 # C $end
$var wire 1 $ D $end
$var wire 1 % R $end
$var wire 1 & S $end
$var reg 1 ' Q $end
$upscope $end
$scope module bancopruebas $end
$var wire 1 ( reset_L $end
$var wire 1 ) clk $end
$var wire 6 * arbitro_D1_out_synth [5:0] $end
$var wire 6 + arbitro_D1_out [5:0] $end
$var wire 6 , arbitro_D0_out_synth [5:0] $end
$var wire 6 - arbitro_D0_out [5:0] $end
$var wire 1 . VC1_pop_synth $end
$var wire 1 / VC1_pop $end
$var wire 1 0 VC1_empty $end
$var wire 6 1 VC1 [5:0] $end
$var wire 1 2 VC0_pop_synth $end
$var wire 1 3 VC0_pop $end
$var wire 1 4 VC0_empty $end
$var wire 6 5 VC0 [5:0] $end
$var wire 1 6 D1_push $end
$var wire 1 7 D1_pause $end
$var wire 1 8 D0_push $end
$var wire 1 9 D0_pause $end
$scope module u_arbitro_enrutamiento $end
$var wire 1 ( reset_L $end
$var wire 1 : pop_delay_VC1 $end
$var wire 1 ; pop_delay_VC0 $end
$var wire 1 ) clk $end
$var wire 6 < arbitro_D1_out [5:0] $end
$var wire 6 = arbitro_D0_out [5:0] $end
$var wire 1 / VC1_pop $end
$var wire 1 0 VC1_empty $end
$var wire 6 > VC1 [5:0] $end
$var wire 1 3 VC0_pop $end
$var wire 1 4 VC0_empty $end
$var wire 6 ? VC0 [5:0] $end
$var wire 1 6 D1_push $end
$var wire 1 7 D1_pause $end
$var wire 1 8 D0_push $end
$var wire 1 9 D0_pause $end
$scope module u_arbitro_muxes $end
$var wire 1 ( reset_L $end
$var wire 1 : pop_delay_VC1 $end
$var wire 1 ; pop_delay_VC0 $end
$var wire 1 ) clk $end
$var wire 1 0 VC1_empty $end
$var wire 6 @ VC1 [5:0] $end
$var wire 1 4 VC0_empty $end
$var wire 6 A VC0 [5:0] $end
$var reg 1 8 D0_push $end
$var reg 1 6 D1_push $end
$var reg 6 B arbitro_D0_out [5:0] $end
$var reg 6 C arbitro_D1_out [5:0] $end
$upscope $end
$scope module u_logica_pops $end
$var wire 1 ( reset_L $end
$var wire 1 ) clk $end
$var wire 1 0 VC1_empty $end
$var wire 1 4 VC0_empty $end
$var wire 1 7 D1_pause $end
$var wire 1 9 D0_pause $end
$var reg 1 3 VC0_pop $end
$var reg 1 / VC1_pop $end
$var reg 1 ; pop_delay_VC0 $end
$var reg 1 : pop_delay_VC1 $end
$upscope $end
$upscope $end
$scope module u_arbitro_enrutamiento_synth $end
$var wire 1 ( reset_L $end
$var wire 1 D pop_delay_VC1 $end
$var wire 1 E pop_delay_VC0 $end
$var wire 1 ) clk $end
$var wire 6 F arbitro_D1_out_synth [5:0] $end
$var wire 6 G arbitro_D0_out_synth [5:0] $end
$var wire 1 . VC1_pop_synth $end
$var wire 1 0 VC1_empty $end
$var wire 6 H VC1 [5:0] $end
$var wire 1 2 VC0_pop_synth $end
$var wire 1 4 VC0_empty $end
$var wire 6 I VC0 [5:0] $end
$var wire 1 J D1_push $end
$var wire 1 7 D1_pause $end
$var wire 1 K D0_push $end
$var wire 1 9 D0_pause $end
$scope module u_arbitro_mux_synthes $end
$var wire 1 ( reset_L $end
$var wire 1 D pop_delay_VC1 $end
$var wire 1 E pop_delay_VC0 $end
$var wire 1 ) clk $end
$var wire 6 L arbitro_D1_out_synth [5:0] $end
$var wire 6 M arbitro_D0_out_synth [5:0] $end
$var wire 1 N _058_ $end
$var wire 1 O _057_ $end
$var wire 1 P _056_ $end
$var wire 1 Q _055_ $end
$var wire 1 R _054_ $end
$var wire 1 S _053_ $end
$var wire 1 T _052_ $end
$var wire 1 U _051_ $end
$var wire 1 V _050_ $end
$var wire 1 W _049_ $end
$var wire 1 X _048_ $end
$var wire 1 Y _047_ $end
$var wire 1 Z _046_ $end
$var wire 1 [ _045_ $end
$var wire 1 \ _044_ $end
$var wire 1 ] _043_ $end
$var wire 1 ^ _042_ $end
$var wire 1 _ _041_ $end
$var wire 1 ` _040_ $end
$var wire 1 a _039_ $end
$var wire 1 b _038_ $end
$var wire 1 c _037_ $end
$var wire 1 d _036_ $end
$var wire 1 e _035_ $end
$var wire 1 f _034_ $end
$var wire 1 g _033_ $end
$var wire 1 h _032_ $end
$var wire 1 i _031_ $end
$var wire 1 j _030_ $end
$var wire 1 k _029_ $end
$var wire 1 l _028_ $end
$var wire 1 m _027_ $end
$var wire 1 n _026_ $end
$var wire 1 o _025_ $end
$var wire 1 p _024_ $end
$var wire 1 q _023_ $end
$var wire 1 r _022_ $end
$var wire 1 s _021_ $end
$var wire 1 t _020_ $end
$var wire 1 u _019_ $end
$var wire 1 v _018_ $end
$var wire 1 w _017_ $end
$var wire 1 x _016_ $end
$var wire 1 y _015_ $end
$var wire 1 z _014_ $end
$var wire 1 { _013_ $end
$var wire 1 | _012_ $end
$var wire 1 } _011_ $end
$var wire 1 ~ _010_ $end
$var wire 1 !" _009_ $end
$var wire 1 "" _008_ $end
$var wire 1 #" _007_ $end
$var wire 1 $" _006_ $end
$var wire 1 %" _005_ $end
$var wire 1 &" _004_ $end
$var wire 6 '" _003_ [5:0] $end
$var wire 6 (" _002_ [5:0] $end
$var wire 1 )" _001_ $end
$var wire 1 *" _000_ $end
$var wire 1 0 VC1_empty $end
$var wire 6 +" VC1 [5:0] $end
$var wire 1 4 VC0_empty $end
$var wire 6 ," VC0 [5:0] $end
$var wire 1 J D1_push $end
$var wire 1 K D0_push $end
$scope module _059_ $end
$var wire 1 -" A $end
$var wire 1 &" Y $end
$upscope $end
$scope module _060_ $end
$var wire 1 ." A $end
$var wire 1 %" Y $end
$upscope $end
$scope module _061_ $end
$var wire 1 $" Y $end
$var wire 1 ( A $end
$upscope $end
$scope module _062_ $end
$var wire 1 /" A $end
$var wire 1 #" Y $end
$upscope $end
$scope module _063_ $end
$var wire 1 0" A $end
$var wire 1 "" Y $end
$upscope $end
$scope module _064_ $end
$var wire 1 1" A $end
$var wire 1 !" Y $end
$upscope $end
$scope module _065_ $end
$var wire 1 2" A $end
$var wire 1 ~ Y $end
$upscope $end
$scope module _066_ $end
$var wire 1 3" A $end
$var wire 1 } Y $end
$upscope $end
$scope module _067_ $end
$var wire 1 4" A $end
$var wire 1 | Y $end
$upscope $end
$scope module _068_ $end
$var wire 1 5" A $end
$var wire 1 { Y $end
$upscope $end
$scope module _069_ $end
$var wire 1 6" A $end
$var wire 1 z Y $end
$upscope $end
$scope module _070_ $end
$var wire 1 7" A $end
$var wire 1 y Y $end
$upscope $end
$scope module _071_ $end
$var wire 1 8" A $end
$var wire 1 x Y $end
$upscope $end
$scope module _072_ $end
$var wire 1 9" B $end
$var wire 1 w Y $end
$var wire 1 4 A $end
$upscope $end
$scope module _073_ $end
$var wire 1 w B $end
$var wire 1 v Y $end
$var wire 1 E A $end
$upscope $end
$scope module _074_ $end
$var wire 1 u Y $end
$var wire 1 4 B $end
$var wire 1 D A $end
$upscope $end
$scope module _075_ $end
$var wire 1 u B $end
$var wire 1 t Y $end
$var wire 1 0 A $end
$upscope $end
$scope module _076_ $end
$var wire 1 &" A $end
$var wire 1 t B $end
$var wire 1 s Y $end
$upscope $end
$scope module _077_ $end
$var wire 1 v A $end
$var wire 1 s B $end
$var wire 1 r Y $end
$upscope $end
$scope module _078_ $end
$var wire 1 r B $end
$var wire 1 q Y $end
$var wire 1 ( A $end
$upscope $end
$scope module _079_ $end
$var wire 1 q A $end
$var wire 1 *" Y $end
$upscope $end
$scope module _080_ $end
$var wire 1 %" B $end
$var wire 1 p Y $end
$var wire 1 4 A $end
$upscope $end
$scope module _081_ $end
$var wire 1 p B $end
$var wire 1 o Y $end
$var wire 1 E A $end
$upscope $end
$scope module _082_ $end
$var wire 1 | A $end
$var wire 1 o B $end
$var wire 1 n Y $end
$upscope $end
$scope module _083_ $end
$var wire 1 :" A $end
$var wire 1 t B $end
$var wire 1 m Y $end
$upscope $end
$scope module _084_ $end
$var wire 1 #" A $end
$var wire 1 m B $end
$var wire 1 l Y $end
$upscope $end
$scope module _085_ $end
$var wire 1 n A $end
$var wire 1 l B $end
$var wire 1 k Y $end
$upscope $end
$scope module _086_ $end
$var wire 1 $" A $end
$var wire 1 k B $end
$var wire 1 ;" Y $end
$upscope $end
$scope module _087_ $end
$var wire 1 { A $end
$var wire 1 o B $end
$var wire 1 j Y $end
$upscope $end
$scope module _088_ $end
$var wire 1 "" A $end
$var wire 1 m B $end
$var wire 1 i Y $end
$upscope $end
$scope module _089_ $end
$var wire 1 j A $end
$var wire 1 i B $end
$var wire 1 h Y $end
$upscope $end
$scope module _090_ $end
$var wire 1 $" A $end
$var wire 1 h B $end
$var wire 1 <" Y $end
$upscope $end
$scope module _091_ $end
$var wire 1 z A $end
$var wire 1 o B $end
$var wire 1 g Y $end
$upscope $end
$scope module _092_ $end
$var wire 1 !" A $end
$var wire 1 m B $end
$var wire 1 f Y $end
$upscope $end
$scope module _093_ $end
$var wire 1 g A $end
$var wire 1 f B $end
$var wire 1 e Y $end
$upscope $end
$scope module _094_ $end
$var wire 1 $" A $end
$var wire 1 e B $end
$var wire 1 =" Y $end
$upscope $end
$scope module _095_ $end
$var wire 1 y A $end
$var wire 1 o B $end
$var wire 1 d Y $end
$upscope $end
$scope module _096_ $end
$var wire 1 ~ A $end
$var wire 1 m B $end
$var wire 1 c Y $end
$upscope $end
$scope module _097_ $end
$var wire 1 d A $end
$var wire 1 c B $end
$var wire 1 b Y $end
$upscope $end
$scope module _098_ $end
$var wire 1 $" A $end
$var wire 1 b B $end
$var wire 1 >" Y $end
$upscope $end
$scope module _099_ $end
$var wire 1 o A $end
$var wire 1 m B $end
$var wire 1 a Y $end
$upscope $end
$scope module _100_ $end
$var wire 1 a B $end
$var wire 1 ` Y $end
$var wire 1 ( A $end
$upscope $end
$scope module _101_ $end
$var wire 1 ` A $end
$var wire 1 )" Y $end
$upscope $end
$scope module _102_ $end
$var wire 1 x A $end
$var wire 1 o B $end
$var wire 1 _ Y $end
$upscope $end
$scope module _103_ $end
$var wire 1 } A $end
$var wire 1 m B $end
$var wire 1 ^ Y $end
$upscope $end
$scope module _104_ $end
$var wire 1 _ A $end
$var wire 1 ^ B $end
$var wire 1 ] Y $end
$upscope $end
$scope module _105_ $end
$var wire 1 $" A $end
$var wire 1 ] B $end
$var wire 1 ?" Y $end
$upscope $end
$scope module _106_ $end
$var wire 1 | A $end
$var wire 1 v B $end
$var wire 1 \ Y $end
$upscope $end
$scope module _107_ $end
$var wire 1 #" A $end
$var wire 1 s B $end
$var wire 1 [ Y $end
$upscope $end
$scope module _108_ $end
$var wire 1 \ A $end
$var wire 1 [ B $end
$var wire 1 Z Y $end
$upscope $end
$scope module _109_ $end
$var wire 1 $" A $end
$var wire 1 Z B $end
$var wire 1 @" Y $end
$upscope $end
$scope module _110_ $end
$var wire 1 { A $end
$var wire 1 v B $end
$var wire 1 Y Y $end
$upscope $end
$scope module _111_ $end
$var wire 1 "" A $end
$var wire 1 s B $end
$var wire 1 X Y $end
$upscope $end
$scope module _112_ $end
$var wire 1 Y A $end
$var wire 1 X B $end
$var wire 1 W Y $end
$upscope $end
$scope module _113_ $end
$var wire 1 $" A $end
$var wire 1 W B $end
$var wire 1 A" Y $end
$upscope $end
$scope module _114_ $end
$var wire 1 z A $end
$var wire 1 v B $end
$var wire 1 V Y $end
$upscope $end
$scope module _115_ $end
$var wire 1 !" A $end
$var wire 1 s B $end
$var wire 1 U Y $end
$upscope $end
$scope module _116_ $end
$var wire 1 V A $end
$var wire 1 U B $end
$var wire 1 T Y $end
$upscope $end
$scope module _117_ $end
$var wire 1 $" A $end
$var wire 1 T B $end
$var wire 1 B" Y $end
$upscope $end
$scope module _118_ $end
$var wire 1 y A $end
$var wire 1 v B $end
$var wire 1 S Y $end
$upscope $end
$scope module _119_ $end
$var wire 1 ~ A $end
$var wire 1 s B $end
$var wire 1 R Y $end
$upscope $end
$scope module _120_ $end
$var wire 1 S A $end
$var wire 1 R B $end
$var wire 1 Q Y $end
$upscope $end
$scope module _121_ $end
$var wire 1 $" A $end
$var wire 1 Q B $end
$var wire 1 C" Y $end
$upscope $end
$scope module _122_ $end
$var wire 1 x A $end
$var wire 1 v B $end
$var wire 1 P Y $end
$upscope $end
$scope module _123_ $end
$var wire 1 } A $end
$var wire 1 s B $end
$var wire 1 O Y $end
$upscope $end
$scope module _124_ $end
$var wire 1 P A $end
$var wire 1 O B $end
$var wire 1 N Y $end
$upscope $end
$scope module _125_ $end
$var wire 1 $" A $end
$var wire 1 N B $end
$var wire 1 D" Y $end
$upscope $end
$scope module _126_ $end
$var wire 1 E" D $end
$var wire 1 ) C $end
$var reg 1 F" Q $end
$upscope $end
$scope module _127_ $end
$var wire 1 G" D $end
$var wire 1 ) C $end
$var reg 1 H" Q $end
$upscope $end
$scope module _128_ $end
$var wire 1 I" D $end
$var wire 1 ) C $end
$var reg 1 J" Q $end
$upscope $end
$scope module _129_ $end
$var wire 1 K" D $end
$var wire 1 ) C $end
$var reg 1 L" Q $end
$upscope $end
$scope module _130_ $end
$var wire 1 M" D $end
$var wire 1 ) C $end
$var reg 1 N" Q $end
$upscope $end
$scope module _131_ $end
$var wire 1 O" D $end
$var wire 1 ) C $end
$var reg 1 P" Q $end
$upscope $end
$scope module _132_ $end
$var wire 1 Q" D $end
$var wire 1 ) C $end
$var reg 1 R" Q $end
$upscope $end
$scope module _133_ $end
$var wire 1 S" D $end
$var wire 1 ) C $end
$var reg 1 T" Q $end
$upscope $end
$scope module _134_ $end
$var wire 1 U" D $end
$var wire 1 ) C $end
$var reg 1 V" Q $end
$upscope $end
$scope module _135_ $end
$var wire 1 W" D $end
$var wire 1 ) C $end
$var reg 1 X" Q $end
$upscope $end
$scope module _136_ $end
$var wire 1 *" D $end
$var wire 1 ) C $end
$var reg 1 K Q $end
$upscope $end
$scope module _137_ $end
$var wire 1 )" D $end
$var wire 1 ) C $end
$var reg 1 J Q $end
$upscope $end
$upscope $end
$scope module u_logica_pops_synth $end
$var wire 1 ( reset_L $end
$var wire 1 D pop_delay_VC1 $end
$var wire 1 E pop_delay_VC0 $end
$var wire 1 ) clk $end
$var wire 1 Y" _07_ $end
$var wire 1 Z" _06_ $end
$var wire 1 [" _05_ $end
$var wire 1 \" _04_ $end
$var wire 1 ]" _03_ $end
$var wire 1 ^" _02_ $end
$var wire 1 _" _01_ $end
$var wire 1 `" _00_ $end
$var wire 1 . VC1_pop_synth $end
$var wire 1 0 VC1_empty $end
$var wire 1 2 VC0_pop_synth $end
$var wire 1 4 VC0_empty $end
$var wire 1 7 D1_pause $end
$var wire 1 9 D0_pause $end
$scope module _08_ $end
$var wire 1 ^" Y $end
$var wire 1 ( A $end
$upscope $end
$scope module _09_ $end
$var wire 1 ]" Y $end
$var wire 1 0 A $end
$upscope $end
$scope module _10_ $end
$var wire 1 \" Y $end
$var wire 1 7 A $end
$upscope $end
$scope module _11_ $end
$var wire 1 ^" A $end
$var wire 1 [" Y $end
$var wire 1 9 B $end
$upscope $end
$scope module _12_ $end
$var wire 1 \" A $end
$var wire 1 [" B $end
$var wire 1 Z" Y $end
$upscope $end
$scope module _13_ $end
$var wire 1 ]" B $end
$var wire 1 Y" Y $end
$var wire 1 4 A $end
$upscope $end
$scope module _14_ $end
$var wire 1 Z" A $end
$var wire 1 Y" B $end
$var wire 1 . Y $end
$upscope $end
$scope module _15_ $end
$var wire 1 Z" B $end
$var wire 1 2 Y $end
$var wire 1 4 A $end
$upscope $end
$scope module _16_ $end
$var wire 1 Z" A $end
$var wire 1 Y" B $end
$var wire 1 _" Y $end
$upscope $end
$scope module _17_ $end
$var wire 1 Z" B $end
$var wire 1 `" Y $end
$var wire 1 4 A $end
$upscope $end
$scope module _18_ $end
$var wire 1 `" D $end
$var wire 1 ) C $end
$var reg 1 E Q $end
$upscope $end
$scope module _19_ $end
$var wire 1 _" D $end
$var wire 1 ) C $end
$var reg 1 D Q $end
$upscope $end
$upscope $end
$upscope $end
$scope module u_probador_arbitro $end
$var wire 1 8 D0_push $end
$var wire 1 6 D1_push $end
$var wire 1 3 VC0_pop $end
$var wire 1 2 VC0_pop_synth $end
$var wire 1 / VC1_pop $end
$var wire 1 . VC1_pop_synth $end
$var wire 6 a" arbitro_D0_out [5:0] $end
$var wire 6 b" arbitro_D0_out_synth [5:0] $end
$var wire 6 c" arbitro_D1_out [5:0] $end
$var wire 6 d" arbitro_D1_out_synth [5:0] $end
$var reg 1 9 D0_pause $end
$var reg 1 7 D1_pause $end
$var reg 6 e" VC0 [5:0] $end
$var reg 1 4 VC0_empty $end
$var reg 6 f" VC1 [5:0] $end
$var reg 1 0 VC1_empty $end
$var reg 1 ) clk $end
$var reg 1 ( reset_L $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx f"
bx e"
bx d"
bz c"
bx0xxxx b"
bz a"
0`"
0_"
1^"
1]"
1\"
0["
1Z"
1Y"
xX"
0W"
xV"
0U"
xT"
0S"
xR"
0Q"
xP"
0O"
xN"
0M"
xL"
0K"
xJ"
0I"
xH"
0G"
xF"
0E"
0D"
0C"
0B"
0A"
0@"
0?"
0>"
0="
0<"
0;"
x:"
x9"
x8"
x7"
x6"
x5"
x4"
x3"
x2"
x1"
x0"
x/"
x."
x-"
bx ,"
bx +"
0*"
0)"
b0 ("
b0 '"
x&"
x%"
1$"
x#"
x""
x!"
x~
x}
x|
x{
xz
xy
xx
xw
xv
1u
0t
1s
xr
1q
xp
xo
xn
1m
0l
xk
xj
0i
xh
xg
0f
xe
xd
0c
xb
xa
1`
x_
0^
x]
x\
0[
xZ
xY
0X
xW
xV
0U
xT
xS
0R
xQ
xP
0O
xN
bx0xxxx M
bx L
xK
xJ
bx I
bx H
bx0xxxx G
bx F
xE
xD
b0 C
b0 B
bx A
bx @
bx ?
bx >
b0 =
b0 <
0;
0:
09
08
07
06
bx 5
04
03
02
bx 1
00
0/
0.
b0 -
bx0xxxx ,
b0 +
bx *
1)
0(
x'
z&
z%
z$
z#
z"
z!
$end
#1
0)
#2
12
1`"
1]
1N
1b
1Q
1e
1T
1h
1W
1k
1Z
0Z"
0a
0r
0_
0P
0d
0S
0g
0V
0j
0Y
0n
0\
1p
0O"
0Q"
0S"
0U"
0W"
0E"
0G"
0I"
0K"
0M"
0w
1["
0)"
0*"
0;"
0<"
0="
0>"
b0 '"
0?"
0@"
0A"
0B"
0C"
b0 ("
0D"
1o
1v
0}
1~
0!"
0""
1#"
0&"
0x
1y
0z
1{
1|
0%"
1`
1q
1:"
13"
02"
11"
10"
0/"
1-"
19"
18"
07"
16"
05"
04"
1."
0^"
0$"
13
0D
0E
0J
0K
0X"
0V"
0T"
0R"
b0 *
b0 F
b0 L
b0 d"
0P"
0N"
0L"
0J"
0H"
b0 ,
b0 G
b0 M
b0 b"
0F"
b110110 1
b110110 >
b110110 @
b110110 H
b110110 +"
b110110 f"
b110100 5
b110100 ?
b110100 A
b110100 I
b110100 ,"
b110100 e"
1(
1)
#3
0)
#4
1E"
1I"
1M"
1@"
1B"
b100101 ("
1D"
1*"
0q
0Z
0T
0N
0O"
0S"
0W"
0;"
0="
0?"
1r
1\
1V
1P
b0 '"
0)"
1k
1e
1`
1]
0v
0p
0n
0g
0a
0_
1w
0~
1""
1&"
0|
1%"
1o
0:"
12"
00"
0-"
09"
14"
0."
1;
b101100 1
b101100 >
b101100 @
b101100 H
b101100 +"
b101100 f"
b100101 5
b100101 ?
b100101 A
b100101 I
b100101 ,"
b100101 e"
1E
1)
#5
0)
#6
0I"
0M"
0B"
0D"
0E"
0*"
b0 ("
0@"
1q
1T
1N
1Z
0r
0V
0P
0\
1.
1_"
1v
1~
0&"
1|
0%"
0`"
02
0Y"
0w
1:"
02"
1-"
19"
04"
1."
03
1/
1K
1N"
1J"
b100101 ,
b100101 G
b100101 M
b100101 b"
1F"
b110100 1
b110100 >
b110100 @
b110100 H
b110100 +"
b110100 f"
b110100 5
b110100 ?
b110100 A
b110100 I
b110100 ,"
b110100 e"
14
18
b100101 -
b100101 =
b100101 B
1)
#7
0)
#8
1O"
1S"
1W"
1;"
1="
1?"
b110101 '"
1)"
0k
0e
0`
0]
1l
1f
1a
1^
0.
0_"
0m
1Z"
1t
0#"
0{
0["
0u
1/"
15"
0/
08
b0 -
b0 =
b0 B
1:
0;
b110101 1
b110101 >
b110101 @
b110101 H
b110101 +"
b110101 f"
b110110 5
b110110 ?
b110110 A
b110110 I
b110110 ,"
b110110 e"
19
0F"
0J"
b0 ,
b0 G
b0 M
b0 b"
0N"
0K
0E
1D
1)
#9
0)
#10
0S"
0W"
0="
0?"
0)"
1e
1`
1]
0O"
0f
0a
0^
b0 '"
0;"
1m
1k
1.
1_"
0t
0l
0Z"
1u
1#"
1["
0/"
1/
0D
1J
1X"
1T"
b110101 *
b110101 F
b110101 L
b110101 d"
1P"
b110100 1
b110100 >
b110100 @
b110100 H
b110100 +"
b110100 f"
09
0:
16
b110101 +
b110101 <
b110101 C
1)
#11
0)
#12
1Q"
1S"
1<"
1="
b10110 '"
1)"
0h
0e
0`
1i
1f
1a
0m
1t
1}
0""
0y
1{
0|
0u
03"
10"
17"
05"
14"
06
b0 +
b0 <
b0 C
1:
b10110 1
b10110 >
b10110 @
b10110 H
b10110 +"
b10110 f"
b111101 5
b111101 ?
b111101 A
b111101 I
b111101 ,"
b111101 e"
0P"
0T"
0X"
b0 *
b0 F
b0 L
b0 d"
0J
1D
1)
#13
0)
#14
1J
1T"
b10110 *
b10110 F
b10110 L
b10110 d"
1R"
16
b10110 +
b10110 <
b10110 C
1)
#15
0)
#16
1)
