Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d7268eb1bc1b4b7b8a7b0401f7d9cf8c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_IO_behav xil_defaultlib.TestBench_IO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.mux3_PCsrc_32
Compiling module xil_defaultlib.mux2_MemToReg_32
Compiling module xil_defaultlib.ze_expend
Compiling module xil_defaultlib.reg_Instr
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2_RegDst
Compiling module xil_defaultlib.reg_data
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.reg_AB
Compiling module xil_defaultlib.mux4_ALUsrb_32
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.reg_alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.IDmem
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.Hex7Seg
Compiling module xil_defaultlib.x7seg
Compiling module xil_defaultlib.DataMemoryDecoder
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.TestBench_IO
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_IO_behav
