<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\ed\GitHub\a2fpga_core\boards\a2n20v2-Enhanced\impl\gwsynthesis\a2n20v2_enhanced.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\ed\GitHub\a2fpga_core\boards\a2n20v2-Enhanced\hdl\a2n20v2_enhanced.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\ed\GitHub\a2fpga_core\boards\a2n20v2-Enhanced\hdl\a2n20v2_enhanced.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Sep 09 18:34:12 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>29671</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>14584</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>clk_logic</td>
<td>Generated</td>
<td>18.518</td>
<td>54.000
<td>0.000</td>
<td>9.259</td>
<td>clk </td>
<td>clk</td>
<td>clk_logic_w </td>
</tr>
<tr>
<td>clk_pixel</td>
<td>Generated</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td>clk_logic_w </td>
<td>clk_logic</td>
<td>clk_pixel_w </td>
</tr>
<tr>
<td>clk_hdmi</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>clk_pixel_w </td>
<td>clk_pixel</td>
<td>clk_hdmi_w </td>
</tr>
<tr>
<td>clk_logic_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>18.518</td>
<td>54.000
<td>9.259</td>
<td>0.000</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>clk_logic_inst/rpll_inst/CLKOUTP </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_logic</td>
<td>54.000(MHz)</td>
<td>60.114(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_pixel</td>
<td>27.000(MHz)</td>
<td>41.496(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h4>No timing paths to get frequency of clk_hdmi!</h4>
<h4>No timing paths to get frequency of clk_logic_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pixel</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pixel</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.883</td>
<td>picosoc/cpu/mem_addr_4_s0/Q</td>
<td>picosoc/cpu/cpuregs_10204_REDUCAREG_G_s/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>16.600</td>
</tr>
<tr>
<td>2</td>
<td>2.792</td>
<td>picosoc/cpu/mem_addr_4_s0/Q</td>
<td>picosoc/cpu/cpuregs_cpuregs_0_0_s/ADB[7]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>15.692</td>
</tr>
<tr>
<td>3</td>
<td>2.792</td>
<td>picosoc/cpu/mem_addr_4_s0/Q</td>
<td>picosoc/cpu/cpuregs_cpuregs_0_0_s/ADB[6]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>15.692</td>
</tr>
<tr>
<td>4</td>
<td>2.804</td>
<td>picosoc/cpu/mem_addr_4_s0/Q</td>
<td>picosoc/cpu/cpuregs_cpuregs_0_0_s/ADB[8]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>15.680</td>
</tr>
<tr>
<td>5</td>
<td>2.825</td>
<td>picosoc/cpu/mem_addr_4_s0/Q</td>
<td>picosoc/cpu/decoded_rs1_5_s0/SET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>15.659</td>
</tr>
<tr>
<td>6</td>
<td>2.857</td>
<td>picosoc/cpu/mem_addr_4_s0/Q</td>
<td>picosoc/cpu/cpuregs_cpuregs_0_0_s/ADB[9]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>15.626</td>
</tr>
<tr>
<td>7</td>
<td>2.860</td>
<td>picosoc/cpu/mem_addr_4_s0/Q</td>
<td>picosoc/cpu/decoded_rs1_2_s0/RESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>15.623</td>
</tr>
<tr>
<td>8</td>
<td>2.898</td>
<td>picosoc/cpu/mem_addr_4_s0/Q</td>
<td>picosoc/cpu/decoded_rs1_3_s0/RESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>15.586</td>
</tr>
<tr>
<td>9</td>
<td>2.958</td>
<td>picosoc/cpu/mem_addr_4_s0/Q</td>
<td>picosoc/cpu/cpuregs_cpuregs_0_0_s/ADB[5]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>15.525</td>
</tr>
<tr>
<td>10</td>
<td>3.044</td>
<td>picosoc/cpu/mem_addr_4_s0/Q</td>
<td>picosoc/cpu/decoded_rs1_0_s0/RESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>15.440</td>
</tr>
<tr>
<td>11</td>
<td>3.044</td>
<td>picosoc/cpu/mem_addr_4_s0/Q</td>
<td>picosoc/cpu/decoded_rs1_1_s0/RESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>15.440</td>
</tr>
<tr>
<td>12</td>
<td>3.072</td>
<td>picosoc/cpu/mem_addr_4_s0/Q</td>
<td>picosoc/cpu/decoded_rs1_4_s0/RESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>15.411</td>
</tr>
<tr>
<td>13</td>
<td>3.624</td>
<td>picosoc/cpu/mem_addr_4_s0/Q</td>
<td>picosoc/cpu/reg_op1_11_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>14.859</td>
</tr>
<tr>
<td>14</td>
<td>3.686</td>
<td>picosoc/cpu/mem_addr_4_s0/Q</td>
<td>picosoc/cpu/reg_op1_13_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>14.797</td>
</tr>
<tr>
<td>15</td>
<td>3.748</td>
<td>picosoc/cpu/mem_addr_4_s0/Q</td>
<td>picosoc/cpu/cpuregs_cpuregs_0_0_s/ADB[10]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>14.736</td>
</tr>
<tr>
<td>16</td>
<td>3.803</td>
<td>picosoc/cpu/mem_addr_4_s0/Q</td>
<td>picosoc/cpu/reg_op1_18_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>14.681</td>
</tr>
<tr>
<td>17</td>
<td>3.815</td>
<td>picosoc/cpu/mem_addr_4_s0/Q</td>
<td>picosoc/cpu/mem_wordsize_1_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>14.668</td>
</tr>
<tr>
<td>18</td>
<td>3.823</td>
<td>picosoc/cpu/mem_addr_4_s0/Q</td>
<td>picosoc/cpu/reg_op1_10_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>14.660</td>
</tr>
<tr>
<td>19</td>
<td>3.902</td>
<td>picosoc/cpu/mem_addr_4_s0/Q</td>
<td>picosoc/cpu/mem_wordsize_0_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>14.581</td>
</tr>
<tr>
<td>20</td>
<td>4.065</td>
<td>picosoc/cpu/mem_addr_4_s0/Q</td>
<td>picosoc/cpu/reg_op1_3_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>14.419</td>
</tr>
<tr>
<td>21</td>
<td>4.145</td>
<td>picosoc/cpu/mem_addr_4_s0/Q</td>
<td>picosoc/cpu/reg_op1_22_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>14.339</td>
</tr>
<tr>
<td>22</td>
<td>4.151</td>
<td>picosoc/cpu/mem_addr_4_s0/Q</td>
<td>picosoc/cpu/reg_op1_21_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>14.333</td>
</tr>
<tr>
<td>23</td>
<td>4.162</td>
<td>picosoc/cpu/mem_addr_4_s0/Q</td>
<td>picosoc/cpu/reg_op1_17_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>14.322</td>
</tr>
<tr>
<td>24</td>
<td>4.220</td>
<td>picosoc/cpu/mem_addr_4_s0/Q</td>
<td>picosoc/cpu/reg_op1_16_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>14.263</td>
</tr>
<tr>
<td>25</td>
<td>4.240</td>
<td>picosoc/cpu/mem_addr_4_s0/Q</td>
<td>picosoc/cpu/reg_op1_15_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.518</td>
<td>0.000</td>
<td>14.244</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.077</td>
<td>sdram_ports/sdram_inst/port_q[2]_31_s0/Q</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/DI[31]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.326</td>
</tr>
<tr>
<td>2</td>
<td>0.077</td>
<td>sdram_ports/sdram_inst/port_q[2]_30_s0/Q</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/DI[30]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.326</td>
</tr>
<tr>
<td>3</td>
<td>0.077</td>
<td>sdram_ports/sdram_inst/port_q[2]_15_s0/Q</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/DI[15]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.326</td>
</tr>
<tr>
<td>4</td>
<td>0.077</td>
<td>sdram_ports/sdram_inst/port_q[2]_7_s0/Q</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/DI[7]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.326</td>
</tr>
<tr>
<td>5</td>
<td>0.199</td>
<td>sdram_ports/sdram_inst/port_q[2]_12_s0/Q</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/DI[12]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.448</td>
</tr>
<tr>
<td>6</td>
<td>0.203</td>
<td>sdram_ports/sdram_inst/port_q[2]_28_s0/Q</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/DI[28]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.452</td>
</tr>
<tr>
<td>7</td>
<td>0.205</td>
<td>sdram_ports/sdram_inst/port_q[2]_27_s0/Q</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/DI[27]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.454</td>
</tr>
<tr>
<td>8</td>
<td>0.205</td>
<td>sdram_ports/sdram_inst/port_q[2]_25_s0/Q</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/DI[25]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.454</td>
</tr>
<tr>
<td>9</td>
<td>0.205</td>
<td>sdram_ports/sdram_inst/port_q[2]_2_s0/Q</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/DI[2]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.454</td>
</tr>
<tr>
<td>10</td>
<td>0.212</td>
<td>picosoc/cpu/mem_addr_10_s0/Q</td>
<td>picosoc/sram/mem_1_mem_1_0_0_s/AD[10]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.330</td>
</tr>
<tr>
<td>11</td>
<td>0.213</td>
<td>sdram_ports/sdram_inst/port_q[2]_18_s0/Q</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/DI[18]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>12</td>
<td>0.214</td>
<td>picosoc/cpu/mem_addr_9_s0/Q</td>
<td>picosoc/sram/mem_0_mem_0_0_0_s/AD[9]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.332</td>
</tr>
<tr>
<td>13</td>
<td>0.215</td>
<td>sdram_ports/sdram_inst/port_q[2]_14_s0/Q</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/DI[14]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.464</td>
</tr>
<tr>
<td>14</td>
<td>0.215</td>
<td>sdram_ports/sdram_inst/port_q[2]_29_s0/Q</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/DI[29]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.464</td>
</tr>
<tr>
<td>15</td>
<td>0.215</td>
<td>sdram_ports/sdram_inst/port_q[2]_26_s0/Q</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/DI[26]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.464</td>
</tr>
<tr>
<td>16</td>
<td>0.215</td>
<td>sdram_ports/sdram_inst/port_q[2]_23_s0/Q</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/DI[23]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.464</td>
</tr>
<tr>
<td>17</td>
<td>0.215</td>
<td>sdram_ports/sdram_inst/port_q[2]_20_s0/Q</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/DI[20]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.464</td>
</tr>
<tr>
<td>18</td>
<td>0.215</td>
<td>sdram_ports/sdram_inst/port_q[2]_13_s0/Q</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/DI[13]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.464</td>
</tr>
<tr>
<td>19</td>
<td>0.215</td>
<td>sdram_ports/sdram_inst/port_q[2]_8_s0/Q</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/DI[8]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.464</td>
</tr>
<tr>
<td>20</td>
<td>0.216</td>
<td>picosoc/cpu/mem_addr_13_s0/Q</td>
<td>picosoc/sram/mem_1_mem_1_0_0_s/AD[13]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.334</td>
</tr>
<tr>
<td>21</td>
<td>0.216</td>
<td>sdram_ports/sdram_inst/port_q[2]_19_s0/Q</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/DI[19]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.465</td>
</tr>
<tr>
<td>22</td>
<td>0.227</td>
<td>sdram_ports/sdram_inst/port_q[2]_21_s0/Q</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/DI[21]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.476</td>
</tr>
<tr>
<td>23</td>
<td>0.228</td>
<td>sdram_ports/sdram_inst/port_q[2]_11_s0/Q</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/DI[11]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.477</td>
</tr>
<tr>
<td>24</td>
<td>0.228</td>
<td>sdram_ports/sdram_inst/port_q[2]_10_s0/Q</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/DI[10]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.477</td>
</tr>
<tr>
<td>25</td>
<td>0.230</td>
<td>picosoc/cpu/mem_wdata_5_s0/Q</td>
<td>picosoc/sram/mem_0_mem_0_0_1_s/DI[1]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.479</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>8.182</td>
<td>9.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>led_3_s1</td>
</tr>
<tr>
<td>2</td>
<td>8.182</td>
<td>9.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>led_1_s1</td>
</tr>
<tr>
<td>3</td>
<td>8.182</td>
<td>9.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>cdc_phi1/fifo_0_s1</td>
</tr>
<tr>
<td>4</td>
<td>8.182</td>
<td>9.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>sdram_ports/sdram_inst/port_wr_prev_1_s0</td>
</tr>
<tr>
<td>5</td>
<td>8.182</td>
<td>9.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>sdram_ports/sdram_inst/port_addr_queue[2]_15_s0</td>
</tr>
<tr>
<td>6</td>
<td>8.182</td>
<td>9.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>sdram_ports/sdram_inst/port_addr_queue[0]_14_s0</td>
</tr>
<tr>
<td>7</td>
<td>8.182</td>
<td>9.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>sdram_ports/sdram_inst/port_q[2]_22_s0</td>
</tr>
<tr>
<td>8</td>
<td>8.182</td>
<td>9.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>sdram_ports/sdram_inst/delay_counter_29_s1</td>
</tr>
<tr>
<td>9</td>
<td>8.182</td>
<td>9.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>picosoc/uart/simpleuart/recv_buf_data_0_s0</td>
</tr>
<tr>
<td>10</td>
<td>8.182</td>
<td>9.182</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>picosoc/cpu/instr_ecall_ebreak_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.883</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.843</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/cpu/mem_addr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/cpuregs_10204_REDUCAREG_G_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>picosoc/cpu/mem_addr_4_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>48</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/mem_addr_4_s0/Q</td>
</tr>
<tr>
<td>4.621</td>
<td>4.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C19[3][A]</td>
<td>picosoc/sd/sd_0/n294_s2/I1</td>
</tr>
<tr>
<td>5.176</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R4C19[3][A]</td>
<td style=" background: #97FFFF;">picosoc/sd/sd_0/n294_s2/F</td>
</tr>
<tr>
<td>5.887</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[0][B]</td>
<td>picosoc/uart/simpleuart/send_dummy_s4/I3</td>
</tr>
<tr>
<td>6.258</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R7C23[0][B]</td>
<td style=" background: #97FFFF;">picosoc/uart/simpleuart/send_dummy_s4/F</td>
</tr>
<tr>
<td>7.207</td>
<td>0.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[3][B]</td>
<td>picosoc/cpu/mem_xfer_s3/I1</td>
</tr>
<tr>
<td>7.578</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C16[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s3/F</td>
</tr>
<tr>
<td>7.753</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td>picosoc/cpu/mem_xfer_s0/I2</td>
</tr>
<tr>
<td>8.308</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>75</td>
<td>R12C15[1][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s0/F</td>
</tr>
<tr>
<td>10.681</td>
<td>2.373</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[3][B]</td>
<td>picosoc/cpu/n3472_s1/I0</td>
</tr>
<tr>
<td>11.134</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R13C13[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3472_s1/F</td>
</tr>
<tr>
<td>11.808</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][B]</td>
<td>picosoc/cpu/n3472_s0/I1</td>
</tr>
<tr>
<td>12.179</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R13C8[0][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3472_s0/F</td>
</tr>
<tr>
<td>13.507</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[3][A]</td>
<td>picosoc/cpu/n3548_s2/I3</td>
</tr>
<tr>
<td>14.062</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R24C15[3][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3548_s2/F</td>
</tr>
<tr>
<td>15.000</td>
<td>0.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C9[1][B]</td>
<td>picosoc/cpu/decoded_rs1_c_2_s0/I2</td>
</tr>
<tr>
<td>15.549</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R27C9[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/decoded_rs1_c_2_s0/F</td>
</tr>
<tr>
<td>15.552</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C9[2][A]</td>
<td>picosoc/cpu/cpuregs_n5300_DOAL_G_0_s8/I3</td>
</tr>
<tr>
<td>16.122</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C9[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/cpuregs_n5300_DOAL_G_0_s8/F</td>
</tr>
<tr>
<td>16.294</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C9[2][B]</td>
<td>picosoc/cpu/cpuregs_n5300_DOAL_G_0_s6/I2</td>
</tr>
<tr>
<td>16.843</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C9[2][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/cpuregs_n5300_DOAL_G_0_s6/F</td>
</tr>
<tr>
<td>16.843</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C9[2][B]</td>
<td style=" font-weight:bold;">picosoc/cpu/cpuregs_10204_REDUCAREG_G_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C9[2][B]</td>
<td>picosoc/cpu/cpuregs_10204_REDUCAREG_G_s/CLK</td>
</tr>
<tr>
<td>18.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C9[2][B]</td>
<td>picosoc/cpu/cpuregs_10204_REDUCAREG_G_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.899, 29.512%; route: 11.469, 69.091%; tC2Q: 0.232, 1.398%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.792</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.935</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/cpu/mem_addr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/cpuregs_cpuregs_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>picosoc/cpu/mem_addr_4_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>48</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/mem_addr_4_s0/Q</td>
</tr>
<tr>
<td>4.621</td>
<td>4.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C19[3][A]</td>
<td>picosoc/sd/sd_0/n294_s2/I1</td>
</tr>
<tr>
<td>5.176</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R4C19[3][A]</td>
<td style=" background: #97FFFF;">picosoc/sd/sd_0/n294_s2/F</td>
</tr>
<tr>
<td>5.887</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[0][B]</td>
<td>picosoc/uart/simpleuart/send_dummy_s4/I3</td>
</tr>
<tr>
<td>6.258</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R7C23[0][B]</td>
<td style=" background: #97FFFF;">picosoc/uart/simpleuart/send_dummy_s4/F</td>
</tr>
<tr>
<td>7.207</td>
<td>0.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[3][B]</td>
<td>picosoc/cpu/mem_xfer_s3/I1</td>
</tr>
<tr>
<td>7.578</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C16[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s3/F</td>
</tr>
<tr>
<td>7.753</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td>picosoc/cpu/mem_xfer_s0/I2</td>
</tr>
<tr>
<td>8.308</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>75</td>
<td>R12C15[1][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s0/F</td>
</tr>
<tr>
<td>10.681</td>
<td>2.373</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[3][B]</td>
<td>picosoc/cpu/n3472_s1/I0</td>
</tr>
<tr>
<td>11.134</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R13C13[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3472_s1/F</td>
</tr>
<tr>
<td>11.808</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][B]</td>
<td>picosoc/cpu/n3472_s0/I1</td>
</tr>
<tr>
<td>12.179</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R13C8[0][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3472_s0/F</td>
</tr>
<tr>
<td>13.507</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[3][A]</td>
<td>picosoc/cpu/n3548_s2/I3</td>
</tr>
<tr>
<td>14.062</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R24C15[3][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3548_s2/F</td>
</tr>
<tr>
<td>15.000</td>
<td>0.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C9[1][B]</td>
<td>picosoc/cpu/decoded_rs1_c_2_s0/I2</td>
</tr>
<tr>
<td>15.517</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C9[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/decoded_rs1_c_2_s0/F</td>
</tr>
<tr>
<td>15.935</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td style=" font-weight:bold;">picosoc/cpu/cpuregs_cpuregs_0_0_s/ADB[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td>picosoc/cpu/cpuregs_cpuregs_0_0_s/CLKB</td>
</tr>
<tr>
<td>18.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td>picosoc/cpu/cpuregs_cpuregs_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.748, 23.886%; route: 11.712, 74.636%; tC2Q: 0.232, 1.479%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.792</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.935</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/cpu/mem_addr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/cpuregs_cpuregs_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>picosoc/cpu/mem_addr_4_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>48</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/mem_addr_4_s0/Q</td>
</tr>
<tr>
<td>4.621</td>
<td>4.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C19[3][A]</td>
<td>picosoc/sd/sd_0/n294_s2/I1</td>
</tr>
<tr>
<td>5.176</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R4C19[3][A]</td>
<td style=" background: #97FFFF;">picosoc/sd/sd_0/n294_s2/F</td>
</tr>
<tr>
<td>5.887</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[0][B]</td>
<td>picosoc/uart/simpleuart/send_dummy_s4/I3</td>
</tr>
<tr>
<td>6.258</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R7C23[0][B]</td>
<td style=" background: #97FFFF;">picosoc/uart/simpleuart/send_dummy_s4/F</td>
</tr>
<tr>
<td>7.207</td>
<td>0.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[3][B]</td>
<td>picosoc/cpu/mem_xfer_s3/I1</td>
</tr>
<tr>
<td>7.578</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C16[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s3/F</td>
</tr>
<tr>
<td>7.753</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td>picosoc/cpu/mem_xfer_s0/I2</td>
</tr>
<tr>
<td>8.308</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>75</td>
<td>R12C15[1][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s0/F</td>
</tr>
<tr>
<td>10.681</td>
<td>2.373</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[3][B]</td>
<td>picosoc/cpu/n3472_s1/I0</td>
</tr>
<tr>
<td>11.134</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R13C13[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3472_s1/F</td>
</tr>
<tr>
<td>11.808</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][B]</td>
<td>picosoc/cpu/n3472_s0/I1</td>
</tr>
<tr>
<td>12.179</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R13C8[0][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3472_s0/F</td>
</tr>
<tr>
<td>13.507</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[3][A]</td>
<td>picosoc/cpu/n3548_s2/I3</td>
</tr>
<tr>
<td>14.062</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R24C15[3][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3548_s2/F</td>
</tr>
<tr>
<td>15.000</td>
<td>0.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C9[3][A]</td>
<td>picosoc/cpu/decoded_rs1_c_1_s0/I2</td>
</tr>
<tr>
<td>15.517</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C9[3][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/decoded_rs1_c_1_s0/F</td>
</tr>
<tr>
<td>15.935</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td style=" font-weight:bold;">picosoc/cpu/cpuregs_cpuregs_0_0_s/ADB[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td>picosoc/cpu/cpuregs_cpuregs_0_0_s/CLKB</td>
</tr>
<tr>
<td>18.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td>picosoc/cpu/cpuregs_cpuregs_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.748, 23.886%; route: 11.712, 74.636%; tC2Q: 0.232, 1.479%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.804</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.923</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/cpu/mem_addr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/cpuregs_cpuregs_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>picosoc/cpu/mem_addr_4_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>48</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/mem_addr_4_s0/Q</td>
</tr>
<tr>
<td>4.621</td>
<td>4.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C19[3][A]</td>
<td>picosoc/sd/sd_0/n294_s2/I1</td>
</tr>
<tr>
<td>5.176</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R4C19[3][A]</td>
<td style=" background: #97FFFF;">picosoc/sd/sd_0/n294_s2/F</td>
</tr>
<tr>
<td>5.887</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[0][B]</td>
<td>picosoc/uart/simpleuart/send_dummy_s4/I3</td>
</tr>
<tr>
<td>6.258</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R7C23[0][B]</td>
<td style=" background: #97FFFF;">picosoc/uart/simpleuart/send_dummy_s4/F</td>
</tr>
<tr>
<td>7.207</td>
<td>0.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[3][B]</td>
<td>picosoc/cpu/mem_xfer_s3/I1</td>
</tr>
<tr>
<td>7.578</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C16[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s3/F</td>
</tr>
<tr>
<td>7.753</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td>picosoc/cpu/mem_xfer_s0/I2</td>
</tr>
<tr>
<td>8.308</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>75</td>
<td>R12C15[1][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s0/F</td>
</tr>
<tr>
<td>10.681</td>
<td>2.373</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[3][B]</td>
<td>picosoc/cpu/n3472_s1/I0</td>
</tr>
<tr>
<td>11.134</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R13C13[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3472_s1/F</td>
</tr>
<tr>
<td>11.808</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][B]</td>
<td>picosoc/cpu/n3472_s0/I1</td>
</tr>
<tr>
<td>12.179</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R13C8[0][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3472_s0/F</td>
</tr>
<tr>
<td>13.507</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[3][A]</td>
<td>picosoc/cpu/n3548_s2/I3</td>
</tr>
<tr>
<td>14.062</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R24C15[3][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3548_s2/F</td>
</tr>
<tr>
<td>14.989</td>
<td>0.927</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C10[0][B]</td>
<td>picosoc/cpu/decoded_rs1_c_3_s0/I2</td>
</tr>
<tr>
<td>15.506</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C10[0][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/decoded_rs1_c_3_s0/F</td>
</tr>
<tr>
<td>15.923</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td style=" font-weight:bold;">picosoc/cpu/cpuregs_cpuregs_0_0_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td>picosoc/cpu/cpuregs_cpuregs_0_0_s/CLKB</td>
</tr>
<tr>
<td>18.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td>picosoc/cpu/cpuregs_cpuregs_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.748, 23.903%; route: 11.700, 74.617%; tC2Q: 0.232, 1.480%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.825</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.902</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/cpu/mem_addr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/decoded_rs1_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>picosoc/cpu/mem_addr_4_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>48</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/mem_addr_4_s0/Q</td>
</tr>
<tr>
<td>4.621</td>
<td>4.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C19[3][A]</td>
<td>picosoc/sd/sd_0/n294_s2/I1</td>
</tr>
<tr>
<td>5.176</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R4C19[3][A]</td>
<td style=" background: #97FFFF;">picosoc/sd/sd_0/n294_s2/F</td>
</tr>
<tr>
<td>5.887</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[0][B]</td>
<td>picosoc/uart/simpleuart/send_dummy_s4/I3</td>
</tr>
<tr>
<td>6.258</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R7C23[0][B]</td>
<td style=" background: #97FFFF;">picosoc/uart/simpleuart/send_dummy_s4/F</td>
</tr>
<tr>
<td>7.207</td>
<td>0.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[3][B]</td>
<td>picosoc/cpu/mem_xfer_s3/I1</td>
</tr>
<tr>
<td>7.578</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C16[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s3/F</td>
</tr>
<tr>
<td>7.753</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td>picosoc/cpu/mem_xfer_s0/I2</td>
</tr>
<tr>
<td>8.308</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>75</td>
<td>R12C15[1][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s0/F</td>
</tr>
<tr>
<td>10.681</td>
<td>2.373</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[3][B]</td>
<td>picosoc/cpu/n3472_s1/I0</td>
</tr>
<tr>
<td>11.134</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R13C13[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3472_s1/F</td>
</tr>
<tr>
<td>11.808</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][B]</td>
<td>picosoc/cpu/n3472_s0/I1</td>
</tr>
<tr>
<td>12.179</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R13C8[0][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3472_s0/F</td>
</tr>
<tr>
<td>13.507</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[3][A]</td>
<td>picosoc/cpu/n3548_s2/I3</td>
</tr>
<tr>
<td>14.062</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R24C15[3][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3548_s2/F</td>
</tr>
<tr>
<td>14.995</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C9[3][A]</td>
<td>picosoc/cpu/n3548_s1/I2</td>
</tr>
<tr>
<td>15.322</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R24C9[3][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3548_s1/F</td>
</tr>
<tr>
<td>15.902</td>
<td>0.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[0][B]</td>
<td style=" font-weight:bold;">picosoc/cpu/decoded_rs1_5_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C14[0][B]</td>
<td>picosoc/cpu/decoded_rs1_5_s0/CLK</td>
</tr>
<tr>
<td>18.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C14[0][B]</td>
<td>picosoc/cpu/decoded_rs1_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.558, 22.722%; route: 11.869, 75.796%; tC2Q: 0.232, 1.482%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.857</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.870</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/cpu/mem_addr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/cpuregs_cpuregs_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>picosoc/cpu/mem_addr_4_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>48</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/mem_addr_4_s0/Q</td>
</tr>
<tr>
<td>4.621</td>
<td>4.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C19[3][A]</td>
<td>picosoc/sd/sd_0/n294_s2/I1</td>
</tr>
<tr>
<td>5.176</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R4C19[3][A]</td>
<td style=" background: #97FFFF;">picosoc/sd/sd_0/n294_s2/F</td>
</tr>
<tr>
<td>5.887</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[0][B]</td>
<td>picosoc/uart/simpleuart/send_dummy_s4/I3</td>
</tr>
<tr>
<td>6.258</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R7C23[0][B]</td>
<td style=" background: #97FFFF;">picosoc/uart/simpleuart/send_dummy_s4/F</td>
</tr>
<tr>
<td>7.207</td>
<td>0.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[3][B]</td>
<td>picosoc/cpu/mem_xfer_s3/I1</td>
</tr>
<tr>
<td>7.578</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C16[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s3/F</td>
</tr>
<tr>
<td>7.753</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td>picosoc/cpu/mem_xfer_s0/I2</td>
</tr>
<tr>
<td>8.308</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>75</td>
<td>R12C15[1][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s0/F</td>
</tr>
<tr>
<td>10.681</td>
<td>2.373</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[3][B]</td>
<td>picosoc/cpu/n3472_s1/I0</td>
</tr>
<tr>
<td>11.134</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R13C13[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3472_s1/F</td>
</tr>
<tr>
<td>11.808</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][B]</td>
<td>picosoc/cpu/n3472_s0/I1</td>
</tr>
<tr>
<td>12.179</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R13C8[0][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3472_s0/F</td>
</tr>
<tr>
<td>13.507</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[3][A]</td>
<td>picosoc/cpu/n3548_s2/I3</td>
</tr>
<tr>
<td>14.062</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R24C15[3][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3548_s2/F</td>
</tr>
<tr>
<td>14.752</td>
<td>0.690</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C9[1][A]</td>
<td>picosoc/cpu/decoded_rs1_c_4_s0/I2</td>
</tr>
<tr>
<td>15.205</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C9[1][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/decoded_rs1_c_4_s0/F</td>
</tr>
<tr>
<td>15.870</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td style=" font-weight:bold;">picosoc/cpu/cpuregs_cpuregs_0_0_s/ADB[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td>picosoc/cpu/cpuregs_cpuregs_0_0_s/CLKB</td>
</tr>
<tr>
<td>18.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td>picosoc/cpu/cpuregs_cpuregs_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.684, 23.575%; route: 11.710, 74.940%; tC2Q: 0.232, 1.485%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.860</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/cpu/mem_addr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/decoded_rs1_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>picosoc/cpu/mem_addr_4_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>48</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/mem_addr_4_s0/Q</td>
</tr>
<tr>
<td>4.621</td>
<td>4.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C19[3][A]</td>
<td>picosoc/sd/sd_0/n294_s2/I1</td>
</tr>
<tr>
<td>5.176</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R4C19[3][A]</td>
<td style=" background: #97FFFF;">picosoc/sd/sd_0/n294_s2/F</td>
</tr>
<tr>
<td>5.887</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[0][B]</td>
<td>picosoc/uart/simpleuart/send_dummy_s4/I3</td>
</tr>
<tr>
<td>6.258</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R7C23[0][B]</td>
<td style=" background: #97FFFF;">picosoc/uart/simpleuart/send_dummy_s4/F</td>
</tr>
<tr>
<td>7.207</td>
<td>0.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[3][B]</td>
<td>picosoc/cpu/mem_xfer_s3/I1</td>
</tr>
<tr>
<td>7.578</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C16[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s3/F</td>
</tr>
<tr>
<td>7.753</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td>picosoc/cpu/mem_xfer_s0/I2</td>
</tr>
<tr>
<td>8.308</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>75</td>
<td>R12C15[1][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s0/F</td>
</tr>
<tr>
<td>10.681</td>
<td>2.373</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[3][B]</td>
<td>picosoc/cpu/n3472_s1/I0</td>
</tr>
<tr>
<td>11.134</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R13C13[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3472_s1/F</td>
</tr>
<tr>
<td>11.808</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][B]</td>
<td>picosoc/cpu/n3472_s0/I1</td>
</tr>
<tr>
<td>12.179</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R13C8[0][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3472_s0/F</td>
</tr>
<tr>
<td>13.507</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[3][A]</td>
<td>picosoc/cpu/n3548_s2/I3</td>
</tr>
<tr>
<td>14.062</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R24C15[3][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3548_s2/F</td>
</tr>
<tr>
<td>14.995</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C9[3][A]</td>
<td>picosoc/cpu/n3548_s1/I2</td>
</tr>
<tr>
<td>15.322</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R24C9[3][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3548_s1/F</td>
</tr>
<tr>
<td>15.867</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C8[0][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/decoded_rs1_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C8[0][A]</td>
<td>picosoc/cpu/decoded_rs1_2_s0/CLK</td>
</tr>
<tr>
<td>18.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C8[0][A]</td>
<td>picosoc/cpu/decoded_rs1_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.558, 22.774%; route: 11.833, 75.742%; tC2Q: 0.232, 1.485%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.898</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.829</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/cpu/mem_addr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/decoded_rs1_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>picosoc/cpu/mem_addr_4_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>48</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/mem_addr_4_s0/Q</td>
</tr>
<tr>
<td>4.621</td>
<td>4.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C19[3][A]</td>
<td>picosoc/sd/sd_0/n294_s2/I1</td>
</tr>
<tr>
<td>5.176</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R4C19[3][A]</td>
<td style=" background: #97FFFF;">picosoc/sd/sd_0/n294_s2/F</td>
</tr>
<tr>
<td>5.887</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[0][B]</td>
<td>picosoc/uart/simpleuart/send_dummy_s4/I3</td>
</tr>
<tr>
<td>6.258</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R7C23[0][B]</td>
<td style=" background: #97FFFF;">picosoc/uart/simpleuart/send_dummy_s4/F</td>
</tr>
<tr>
<td>7.207</td>
<td>0.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[3][B]</td>
<td>picosoc/cpu/mem_xfer_s3/I1</td>
</tr>
<tr>
<td>7.578</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C16[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s3/F</td>
</tr>
<tr>
<td>7.753</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td>picosoc/cpu/mem_xfer_s0/I2</td>
</tr>
<tr>
<td>8.308</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>75</td>
<td>R12C15[1][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s0/F</td>
</tr>
<tr>
<td>10.681</td>
<td>2.373</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[3][B]</td>
<td>picosoc/cpu/n3472_s1/I0</td>
</tr>
<tr>
<td>11.134</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R13C13[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3472_s1/F</td>
</tr>
<tr>
<td>11.808</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][B]</td>
<td>picosoc/cpu/n3472_s0/I1</td>
</tr>
<tr>
<td>12.179</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R13C8[0][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3472_s0/F</td>
</tr>
<tr>
<td>13.507</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[3][A]</td>
<td>picosoc/cpu/n3548_s2/I3</td>
</tr>
<tr>
<td>14.062</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R24C15[3][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3548_s2/F</td>
</tr>
<tr>
<td>14.995</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C9[3][A]</td>
<td>picosoc/cpu/n3548_s1/I2</td>
</tr>
<tr>
<td>15.322</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R24C9[3][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3548_s1/F</td>
</tr>
<tr>
<td>15.829</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C10[1][B]</td>
<td style=" font-weight:bold;">picosoc/cpu/decoded_rs1_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C10[1][B]</td>
<td>picosoc/cpu/decoded_rs1_3_s0/CLK</td>
</tr>
<tr>
<td>18.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C10[1][B]</td>
<td>picosoc/cpu/decoded_rs1_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.558, 22.829%; route: 11.796, 75.683%; tC2Q: 0.232, 1.489%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.958</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.769</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/cpu/mem_addr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/cpuregs_cpuregs_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>picosoc/cpu/mem_addr_4_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>48</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/mem_addr_4_s0/Q</td>
</tr>
<tr>
<td>4.621</td>
<td>4.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C19[3][A]</td>
<td>picosoc/sd/sd_0/n294_s2/I1</td>
</tr>
<tr>
<td>5.176</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R4C19[3][A]</td>
<td style=" background: #97FFFF;">picosoc/sd/sd_0/n294_s2/F</td>
</tr>
<tr>
<td>5.887</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[0][B]</td>
<td>picosoc/uart/simpleuart/send_dummy_s4/I3</td>
</tr>
<tr>
<td>6.258</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R7C23[0][B]</td>
<td style=" background: #97FFFF;">picosoc/uart/simpleuart/send_dummy_s4/F</td>
</tr>
<tr>
<td>7.207</td>
<td>0.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[3][B]</td>
<td>picosoc/cpu/mem_xfer_s3/I1</td>
</tr>
<tr>
<td>7.578</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C16[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s3/F</td>
</tr>
<tr>
<td>7.753</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td>picosoc/cpu/mem_xfer_s0/I2</td>
</tr>
<tr>
<td>8.308</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>75</td>
<td>R12C15[1][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s0/F</td>
</tr>
<tr>
<td>10.681</td>
<td>2.373</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[3][B]</td>
<td>picosoc/cpu/n3472_s1/I0</td>
</tr>
<tr>
<td>11.134</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R13C13[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3472_s1/F</td>
</tr>
<tr>
<td>11.808</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][B]</td>
<td>picosoc/cpu/n3472_s0/I1</td>
</tr>
<tr>
<td>12.179</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R13C8[0][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3472_s0/F</td>
</tr>
<tr>
<td>13.507</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[3][A]</td>
<td>picosoc/cpu/n3548_s2/I3</td>
</tr>
<tr>
<td>14.062</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R24C15[3][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3548_s2/F</td>
</tr>
<tr>
<td>15.000</td>
<td>0.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C9[3][B]</td>
<td>picosoc/cpu/decoded_rs1_c_0_s0/I2</td>
</tr>
<tr>
<td>15.517</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C9[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/decoded_rs1_c_0_s0/F</td>
</tr>
<tr>
<td>15.769</td>
<td>0.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td style=" font-weight:bold;">picosoc/cpu/cpuregs_cpuregs_0_0_s/ADB[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td>picosoc/cpu/cpuregs_cpuregs_0_0_s/CLKB</td>
</tr>
<tr>
<td>18.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td>picosoc/cpu/cpuregs_cpuregs_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.748, 24.141%; route: 11.545, 74.365%; tC2Q: 0.232, 1.494%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.683</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/cpu/mem_addr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/decoded_rs1_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>picosoc/cpu/mem_addr_4_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>48</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/mem_addr_4_s0/Q</td>
</tr>
<tr>
<td>4.621</td>
<td>4.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C19[3][A]</td>
<td>picosoc/sd/sd_0/n294_s2/I1</td>
</tr>
<tr>
<td>5.176</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R4C19[3][A]</td>
<td style=" background: #97FFFF;">picosoc/sd/sd_0/n294_s2/F</td>
</tr>
<tr>
<td>5.887</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[0][B]</td>
<td>picosoc/uart/simpleuart/send_dummy_s4/I3</td>
</tr>
<tr>
<td>6.258</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R7C23[0][B]</td>
<td style=" background: #97FFFF;">picosoc/uart/simpleuart/send_dummy_s4/F</td>
</tr>
<tr>
<td>7.207</td>
<td>0.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[3][B]</td>
<td>picosoc/cpu/mem_xfer_s3/I1</td>
</tr>
<tr>
<td>7.578</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C16[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s3/F</td>
</tr>
<tr>
<td>7.753</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td>picosoc/cpu/mem_xfer_s0/I2</td>
</tr>
<tr>
<td>8.308</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>75</td>
<td>R12C15[1][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s0/F</td>
</tr>
<tr>
<td>10.681</td>
<td>2.373</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[3][B]</td>
<td>picosoc/cpu/n3472_s1/I0</td>
</tr>
<tr>
<td>11.134</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R13C13[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3472_s1/F</td>
</tr>
<tr>
<td>11.808</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][B]</td>
<td>picosoc/cpu/n3472_s0/I1</td>
</tr>
<tr>
<td>12.179</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R13C8[0][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3472_s0/F</td>
</tr>
<tr>
<td>13.507</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[3][A]</td>
<td>picosoc/cpu/n3548_s2/I3</td>
</tr>
<tr>
<td>14.062</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R24C15[3][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3548_s2/F</td>
</tr>
<tr>
<td>14.995</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C9[3][A]</td>
<td>picosoc/cpu/n3548_s1/I2</td>
</tr>
<tr>
<td>15.322</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R24C9[3][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3548_s1/F</td>
</tr>
<tr>
<td>15.683</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C9[0][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/decoded_rs1_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C9[0][A]</td>
<td>picosoc/cpu/decoded_rs1_0_s0/CLK</td>
</tr>
<tr>
<td>18.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C9[0][A]</td>
<td>picosoc/cpu/decoded_rs1_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.558, 23.044%; route: 11.650, 75.453%; tC2Q: 0.232, 1.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.683</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/cpu/mem_addr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/decoded_rs1_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>picosoc/cpu/mem_addr_4_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>48</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/mem_addr_4_s0/Q</td>
</tr>
<tr>
<td>4.621</td>
<td>4.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C19[3][A]</td>
<td>picosoc/sd/sd_0/n294_s2/I1</td>
</tr>
<tr>
<td>5.176</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R4C19[3][A]</td>
<td style=" background: #97FFFF;">picosoc/sd/sd_0/n294_s2/F</td>
</tr>
<tr>
<td>5.887</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[0][B]</td>
<td>picosoc/uart/simpleuart/send_dummy_s4/I3</td>
</tr>
<tr>
<td>6.258</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R7C23[0][B]</td>
<td style=" background: #97FFFF;">picosoc/uart/simpleuart/send_dummy_s4/F</td>
</tr>
<tr>
<td>7.207</td>
<td>0.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[3][B]</td>
<td>picosoc/cpu/mem_xfer_s3/I1</td>
</tr>
<tr>
<td>7.578</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C16[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s3/F</td>
</tr>
<tr>
<td>7.753</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td>picosoc/cpu/mem_xfer_s0/I2</td>
</tr>
<tr>
<td>8.308</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>75</td>
<td>R12C15[1][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s0/F</td>
</tr>
<tr>
<td>10.681</td>
<td>2.373</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[3][B]</td>
<td>picosoc/cpu/n3472_s1/I0</td>
</tr>
<tr>
<td>11.134</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R13C13[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3472_s1/F</td>
</tr>
<tr>
<td>11.808</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][B]</td>
<td>picosoc/cpu/n3472_s0/I1</td>
</tr>
<tr>
<td>12.179</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R13C8[0][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3472_s0/F</td>
</tr>
<tr>
<td>13.507</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[3][A]</td>
<td>picosoc/cpu/n3548_s2/I3</td>
</tr>
<tr>
<td>14.062</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R24C15[3][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3548_s2/F</td>
</tr>
<tr>
<td>14.995</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C9[3][A]</td>
<td>picosoc/cpu/n3548_s1/I2</td>
</tr>
<tr>
<td>15.322</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R24C9[3][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3548_s1/F</td>
</tr>
<tr>
<td>15.683</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C8[2][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/decoded_rs1_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C8[2][A]</td>
<td>picosoc/cpu/decoded_rs1_1_s0/CLK</td>
</tr>
<tr>
<td>18.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C8[2][A]</td>
<td>picosoc/cpu/decoded_rs1_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.558, 23.044%; route: 11.650, 75.453%; tC2Q: 0.232, 1.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.655</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/cpu/mem_addr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/decoded_rs1_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>picosoc/cpu/mem_addr_4_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>48</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/mem_addr_4_s0/Q</td>
</tr>
<tr>
<td>4.621</td>
<td>4.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C19[3][A]</td>
<td>picosoc/sd/sd_0/n294_s2/I1</td>
</tr>
<tr>
<td>5.176</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R4C19[3][A]</td>
<td style=" background: #97FFFF;">picosoc/sd/sd_0/n294_s2/F</td>
</tr>
<tr>
<td>5.887</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[0][B]</td>
<td>picosoc/uart/simpleuart/send_dummy_s4/I3</td>
</tr>
<tr>
<td>6.258</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R7C23[0][B]</td>
<td style=" background: #97FFFF;">picosoc/uart/simpleuart/send_dummy_s4/F</td>
</tr>
<tr>
<td>7.207</td>
<td>0.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[3][B]</td>
<td>picosoc/cpu/mem_xfer_s3/I1</td>
</tr>
<tr>
<td>7.578</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C16[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s3/F</td>
</tr>
<tr>
<td>7.753</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td>picosoc/cpu/mem_xfer_s0/I2</td>
</tr>
<tr>
<td>8.308</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>75</td>
<td>R12C15[1][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s0/F</td>
</tr>
<tr>
<td>10.681</td>
<td>2.373</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[3][B]</td>
<td>picosoc/cpu/n3472_s1/I0</td>
</tr>
<tr>
<td>11.134</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R13C13[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3472_s1/F</td>
</tr>
<tr>
<td>11.808</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][B]</td>
<td>picosoc/cpu/n3472_s0/I1</td>
</tr>
<tr>
<td>12.179</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R13C8[0][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3472_s0/F</td>
</tr>
<tr>
<td>13.507</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[3][A]</td>
<td>picosoc/cpu/n3548_s2/I3</td>
</tr>
<tr>
<td>14.062</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R24C15[3][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3548_s2/F</td>
</tr>
<tr>
<td>14.995</td>
<td>0.933</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C9[3][A]</td>
<td>picosoc/cpu/n3548_s1/I2</td>
</tr>
<tr>
<td>15.322</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R24C9[3][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3548_s1/F</td>
</tr>
<tr>
<td>15.655</td>
<td>0.333</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C9[2][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/decoded_rs1_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C9[2][A]</td>
<td>picosoc/cpu/decoded_rs1_4_s0/CLK</td>
</tr>
<tr>
<td>18.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C9[2][A]</td>
<td>picosoc/cpu/decoded_rs1_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.558, 23.087%; route: 11.621, 75.408%; tC2Q: 0.232, 1.505%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.624</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.102</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/cpu/mem_addr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/reg_op1_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>picosoc/cpu/mem_addr_4_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>48</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/mem_addr_4_s0/Q</td>
</tr>
<tr>
<td>4.621</td>
<td>4.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C19[3][A]</td>
<td>picosoc/sd/sd_0/n294_s2/I1</td>
</tr>
<tr>
<td>5.176</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R4C19[3][A]</td>
<td style=" background: #97FFFF;">picosoc/sd/sd_0/n294_s2/F</td>
</tr>
<tr>
<td>5.887</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[0][B]</td>
<td>picosoc/uart/simpleuart/send_dummy_s4/I3</td>
</tr>
<tr>
<td>6.258</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R7C23[0][B]</td>
<td style=" background: #97FFFF;">picosoc/uart/simpleuart/send_dummy_s4/F</td>
</tr>
<tr>
<td>7.207</td>
<td>0.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[3][B]</td>
<td>picosoc/cpu/mem_xfer_s3/I1</td>
</tr>
<tr>
<td>7.578</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C16[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s3/F</td>
</tr>
<tr>
<td>7.753</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td>picosoc/cpu/mem_xfer_s0/I2</td>
</tr>
<tr>
<td>8.308</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>75</td>
<td>R12C15[1][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s0/F</td>
</tr>
<tr>
<td>10.681</td>
<td>2.373</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[3][B]</td>
<td>picosoc/cpu/n3472_s1/I0</td>
</tr>
<tr>
<td>11.134</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R13C13[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3472_s1/F</td>
</tr>
<tr>
<td>11.399</td>
<td>0.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[2][B]</td>
<td>picosoc/cpu/n9091_s3/I0</td>
</tr>
<tr>
<td>11.954</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R15C13[2][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n9091_s3/F</td>
</tr>
<tr>
<td>14.007</td>
<td>2.053</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[2][A]</td>
<td>picosoc/cpu/n8339_s15/I2</td>
</tr>
<tr>
<td>14.378</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8339_s15/F</td>
</tr>
<tr>
<td>14.532</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>picosoc/cpu/n8339_s12/I2</td>
</tr>
<tr>
<td>15.102</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8339_s12/F</td>
</tr>
<tr>
<td>15.102</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/reg_op1_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>picosoc/cpu/reg_op1_11_s0/CLK</td>
</tr>
<tr>
<td>18.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>picosoc/cpu/reg_op1_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.801, 25.580%; route: 10.826, 72.858%; tC2Q: 0.232, 1.561%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.686</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.040</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/cpu/mem_addr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/reg_op1_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>picosoc/cpu/mem_addr_4_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>48</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/mem_addr_4_s0/Q</td>
</tr>
<tr>
<td>4.621</td>
<td>4.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C19[3][A]</td>
<td>picosoc/sd/sd_0/n294_s2/I1</td>
</tr>
<tr>
<td>5.176</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R4C19[3][A]</td>
<td style=" background: #97FFFF;">picosoc/sd/sd_0/n294_s2/F</td>
</tr>
<tr>
<td>5.887</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[0][B]</td>
<td>picosoc/uart/simpleuart/send_dummy_s4/I3</td>
</tr>
<tr>
<td>6.258</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R7C23[0][B]</td>
<td style=" background: #97FFFF;">picosoc/uart/simpleuart/send_dummy_s4/F</td>
</tr>
<tr>
<td>7.207</td>
<td>0.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[3][B]</td>
<td>picosoc/cpu/mem_xfer_s3/I1</td>
</tr>
<tr>
<td>7.578</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C16[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s3/F</td>
</tr>
<tr>
<td>7.753</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td>picosoc/cpu/mem_xfer_s0/I2</td>
</tr>
<tr>
<td>8.308</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>75</td>
<td>R12C15[1][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s0/F</td>
</tr>
<tr>
<td>10.681</td>
<td>2.373</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[3][B]</td>
<td>picosoc/cpu/n3472_s1/I0</td>
</tr>
<tr>
<td>11.134</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R13C13[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3472_s1/F</td>
</tr>
<tr>
<td>11.399</td>
<td>0.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[2][B]</td>
<td>picosoc/cpu/n9091_s3/I0</td>
</tr>
<tr>
<td>11.954</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R15C13[2][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n9091_s3/F</td>
</tr>
<tr>
<td>13.561</td>
<td>1.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C18[0][B]</td>
<td>picosoc/cpu/n8335_s15/I2</td>
</tr>
<tr>
<td>14.078</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C18[0][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8335_s15/F</td>
</tr>
<tr>
<td>14.491</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C19[0][B]</td>
<td>picosoc/cpu/n8335_s12/I2</td>
</tr>
<tr>
<td>15.040</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C19[0][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8335_s12/F</td>
</tr>
<tr>
<td>15.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[0][B]</td>
<td style=" font-weight:bold;">picosoc/cpu/reg_op1_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[0][B]</td>
<td>picosoc/cpu/reg_op1_13_s0/CLK</td>
</tr>
<tr>
<td>18.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C19[0][B]</td>
<td>picosoc/cpu/reg_op1_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.926, 26.532%; route: 10.639, 71.900%; tC2Q: 0.232, 1.568%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.748</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.979</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/cpu/mem_addr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/cpuregs_cpuregs_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>picosoc/cpu/mem_addr_4_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>48</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/mem_addr_4_s0/Q</td>
</tr>
<tr>
<td>4.621</td>
<td>4.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C19[3][A]</td>
<td>picosoc/sd/sd_0/n294_s2/I1</td>
</tr>
<tr>
<td>5.176</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R4C19[3][A]</td>
<td style=" background: #97FFFF;">picosoc/sd/sd_0/n294_s2/F</td>
</tr>
<tr>
<td>5.887</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[0][B]</td>
<td>picosoc/uart/simpleuart/send_dummy_s4/I3</td>
</tr>
<tr>
<td>6.258</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R7C23[0][B]</td>
<td style=" background: #97FFFF;">picosoc/uart/simpleuart/send_dummy_s4/F</td>
</tr>
<tr>
<td>7.207</td>
<td>0.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[3][B]</td>
<td>picosoc/cpu/mem_xfer_s3/I1</td>
</tr>
<tr>
<td>7.578</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C16[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s3/F</td>
</tr>
<tr>
<td>7.753</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td>picosoc/cpu/mem_xfer_s0/I2</td>
</tr>
<tr>
<td>8.308</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>75</td>
<td>R12C15[1][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s0/F</td>
</tr>
<tr>
<td>10.681</td>
<td>2.373</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[3][B]</td>
<td>picosoc/cpu/n3472_s1/I0</td>
</tr>
<tr>
<td>11.134</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R13C13[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3472_s1/F</td>
</tr>
<tr>
<td>11.808</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C8[0][B]</td>
<td>picosoc/cpu/n3472_s0/I1</td>
</tr>
<tr>
<td>12.179</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R13C8[0][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3472_s0/F</td>
</tr>
<tr>
<td>13.144</td>
<td>0.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[2][B]</td>
<td>picosoc/cpu/decoded_rs1_c_5_s1/I3</td>
</tr>
<tr>
<td>13.515</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C16[2][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/decoded_rs1_c_5_s1/F</td>
</tr>
<tr>
<td>13.519</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C16[3][B]</td>
<td>picosoc/cpu/decoded_rs1_c_5_s0/I2</td>
</tr>
<tr>
<td>14.036</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C16[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/decoded_rs1_c_5_s0/F</td>
</tr>
<tr>
<td>14.979</td>
<td>0.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td style=" font-weight:bold;">picosoc/cpu/cpuregs_cpuregs_0_0_s/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td>picosoc/cpu/cpuregs_cpuregs_0_0_s/CLKB</td>
</tr>
<tr>
<td>18.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td>picosoc/cpu/cpuregs_cpuregs_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.564, 24.186%; route: 10.940, 74.240%; tC2Q: 0.232, 1.574%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.803</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.924</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/cpu/mem_addr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/reg_op1_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>picosoc/cpu/mem_addr_4_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>48</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/mem_addr_4_s0/Q</td>
</tr>
<tr>
<td>4.621</td>
<td>4.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C19[3][A]</td>
<td>picosoc/sd/sd_0/n294_s2/I1</td>
</tr>
<tr>
<td>5.176</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R4C19[3][A]</td>
<td style=" background: #97FFFF;">picosoc/sd/sd_0/n294_s2/F</td>
</tr>
<tr>
<td>5.887</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[0][B]</td>
<td>picosoc/uart/simpleuart/send_dummy_s4/I3</td>
</tr>
<tr>
<td>6.258</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R7C23[0][B]</td>
<td style=" background: #97FFFF;">picosoc/uart/simpleuart/send_dummy_s4/F</td>
</tr>
<tr>
<td>7.207</td>
<td>0.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[3][B]</td>
<td>picosoc/cpu/mem_xfer_s3/I1</td>
</tr>
<tr>
<td>7.578</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C16[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s3/F</td>
</tr>
<tr>
<td>7.753</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td>picosoc/cpu/mem_xfer_s0/I2</td>
</tr>
<tr>
<td>8.308</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>75</td>
<td>R12C15[1][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s0/F</td>
</tr>
<tr>
<td>10.681</td>
<td>2.373</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[3][B]</td>
<td>picosoc/cpu/n3472_s1/I0</td>
</tr>
<tr>
<td>11.134</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R13C13[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3472_s1/F</td>
</tr>
<tr>
<td>11.583</td>
<td>0.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C14[0][B]</td>
<td>picosoc/cpu/n9089_s3/I0</td>
</tr>
<tr>
<td>12.138</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R15C14[0][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n9089_s3/F</td>
</tr>
<tr>
<td>13.386</td>
<td>1.248</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[3][B]</td>
<td>picosoc/cpu/n8325_s13/I2</td>
</tr>
<tr>
<td>13.941</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C27[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8325_s13/F</td>
</tr>
<tr>
<td>14.354</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>picosoc/cpu/n8325_s12/I0</td>
</tr>
<tr>
<td>14.924</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8325_s12/F</td>
</tr>
<tr>
<td>14.924</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/reg_op1_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>picosoc/cpu/reg_op1_18_s0/CLK</td>
</tr>
<tr>
<td>18.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C27[0][A]</td>
<td>picosoc/cpu/reg_op1_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.985, 27.145%; route: 10.464, 71.275%; tC2Q: 0.232, 1.580%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.815</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.912</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/cpu/mem_addr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/mem_wordsize_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>picosoc/cpu/mem_addr_4_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>48</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/mem_addr_4_s0/Q</td>
</tr>
<tr>
<td>4.621</td>
<td>4.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C19[3][A]</td>
<td>picosoc/sd/sd_0/n294_s2/I1</td>
</tr>
<tr>
<td>5.176</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R4C19[3][A]</td>
<td style=" background: #97FFFF;">picosoc/sd/sd_0/n294_s2/F</td>
</tr>
<tr>
<td>5.887</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[0][B]</td>
<td>picosoc/uart/simpleuart/send_dummy_s4/I3</td>
</tr>
<tr>
<td>6.258</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R7C23[0][B]</td>
<td style=" background: #97FFFF;">picosoc/uart/simpleuart/send_dummy_s4/F</td>
</tr>
<tr>
<td>7.207</td>
<td>0.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[3][B]</td>
<td>picosoc/cpu/mem_xfer_s3/I1</td>
</tr>
<tr>
<td>7.578</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C16[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s3/F</td>
</tr>
<tr>
<td>7.753</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td>picosoc/cpu/mem_xfer_s0/I2</td>
</tr>
<tr>
<td>8.308</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>75</td>
<td>R12C15[1][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s0/F</td>
</tr>
<tr>
<td>10.681</td>
<td>2.373</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[3][B]</td>
<td>picosoc/cpu/n3472_s1/I0</td>
</tr>
<tr>
<td>11.134</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R13C13[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3472_s1/F</td>
</tr>
<tr>
<td>11.399</td>
<td>0.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[2][B]</td>
<td>picosoc/cpu/n9091_s3/I0</td>
</tr>
<tr>
<td>11.954</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R15C13[2][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n9091_s3/F</td>
</tr>
<tr>
<td>13.791</td>
<td>1.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C17[3][B]</td>
<td>picosoc/cpu/n7965_s11/I3</td>
</tr>
<tr>
<td>14.361</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C17[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n7965_s11/F</td>
</tr>
<tr>
<td>14.363</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C17[2][A]</td>
<td>picosoc/cpu/n7965_s10/I1</td>
</tr>
<tr>
<td>14.912</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C17[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n7965_s10/F</td>
</tr>
<tr>
<td>14.912</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C17[2][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/mem_wordsize_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C17[2][A]</td>
<td>picosoc/cpu/mem_wordsize_1_s0/CLK</td>
</tr>
<tr>
<td>18.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C17[2][A]</td>
<td>picosoc/cpu/mem_wordsize_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.979, 27.127%; route: 10.457, 71.292%; tC2Q: 0.232, 1.582%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.823</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.903</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/cpu/mem_addr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/reg_op1_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>picosoc/cpu/mem_addr_4_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>48</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/mem_addr_4_s0/Q</td>
</tr>
<tr>
<td>4.621</td>
<td>4.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C19[3][A]</td>
<td>picosoc/sd/sd_0/n294_s2/I1</td>
</tr>
<tr>
<td>5.176</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R4C19[3][A]</td>
<td style=" background: #97FFFF;">picosoc/sd/sd_0/n294_s2/F</td>
</tr>
<tr>
<td>5.887</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[0][B]</td>
<td>picosoc/uart/simpleuart/send_dummy_s4/I3</td>
</tr>
<tr>
<td>6.258</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R7C23[0][B]</td>
<td style=" background: #97FFFF;">picosoc/uart/simpleuart/send_dummy_s4/F</td>
</tr>
<tr>
<td>7.207</td>
<td>0.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[3][B]</td>
<td>picosoc/cpu/mem_xfer_s3/I1</td>
</tr>
<tr>
<td>7.578</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C16[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s3/F</td>
</tr>
<tr>
<td>7.753</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td>picosoc/cpu/mem_xfer_s0/I2</td>
</tr>
<tr>
<td>8.308</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>75</td>
<td>R12C15[1][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s0/F</td>
</tr>
<tr>
<td>10.681</td>
<td>2.373</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[3][B]</td>
<td>picosoc/cpu/n3472_s1/I0</td>
</tr>
<tr>
<td>11.134</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R13C13[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3472_s1/F</td>
</tr>
<tr>
<td>11.399</td>
<td>0.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[2][B]</td>
<td>picosoc/cpu/n9091_s3/I0</td>
</tr>
<tr>
<td>11.954</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R15C13[2][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n9091_s3/F</td>
</tr>
<tr>
<td>14.007</td>
<td>2.053</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[2][B]</td>
<td>picosoc/cpu/n8341_s15/I2</td>
</tr>
<tr>
<td>14.378</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[2][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8341_s15/F</td>
</tr>
<tr>
<td>14.532</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][B]</td>
<td>picosoc/cpu/n8341_s12/I2</td>
</tr>
<tr>
<td>14.903</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8341_s12/F</td>
</tr>
<tr>
<td>14.903</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][B]</td>
<td style=" font-weight:bold;">picosoc/cpu/reg_op1_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[0][B]</td>
<td>picosoc/cpu/reg_op1_10_s0/CLK</td>
</tr>
<tr>
<td>18.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C18[0][B]</td>
<td>picosoc/cpu/reg_op1_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.602, 24.570%; route: 10.826, 73.847%; tC2Q: 0.232, 1.583%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.902</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/cpu/mem_addr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/mem_wordsize_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>picosoc/cpu/mem_addr_4_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>48</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/mem_addr_4_s0/Q</td>
</tr>
<tr>
<td>4.621</td>
<td>4.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C19[3][A]</td>
<td>picosoc/sd/sd_0/n294_s2/I1</td>
</tr>
<tr>
<td>5.176</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R4C19[3][A]</td>
<td style=" background: #97FFFF;">picosoc/sd/sd_0/n294_s2/F</td>
</tr>
<tr>
<td>5.887</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[0][B]</td>
<td>picosoc/uart/simpleuart/send_dummy_s4/I3</td>
</tr>
<tr>
<td>6.258</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R7C23[0][B]</td>
<td style=" background: #97FFFF;">picosoc/uart/simpleuart/send_dummy_s4/F</td>
</tr>
<tr>
<td>7.207</td>
<td>0.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[3][B]</td>
<td>picosoc/cpu/mem_xfer_s3/I1</td>
</tr>
<tr>
<td>7.578</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C16[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s3/F</td>
</tr>
<tr>
<td>7.753</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td>picosoc/cpu/mem_xfer_s0/I2</td>
</tr>
<tr>
<td>8.308</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>75</td>
<td>R12C15[1][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s0/F</td>
</tr>
<tr>
<td>10.681</td>
<td>2.373</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[3][B]</td>
<td>picosoc/cpu/n3472_s1/I0</td>
</tr>
<tr>
<td>11.134</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R13C13[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3472_s1/F</td>
</tr>
<tr>
<td>11.399</td>
<td>0.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[2][B]</td>
<td>picosoc/cpu/n9091_s3/I0</td>
</tr>
<tr>
<td>11.954</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R15C13[2][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n9091_s3/F</td>
</tr>
<tr>
<td>13.791</td>
<td>1.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C18[3][A]</td>
<td>picosoc/cpu/n7967_s11/I3</td>
</tr>
<tr>
<td>14.361</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C18[3][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n7967_s11/F</td>
</tr>
<tr>
<td>14.363</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C18[2][A]</td>
<td>picosoc/cpu/n7967_s10/I1</td>
</tr>
<tr>
<td>14.825</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C18[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n7967_s10/F</td>
</tr>
<tr>
<td>14.825</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C18[2][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/mem_wordsize_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C18[2][A]</td>
<td>picosoc/cpu/mem_wordsize_0_s0/CLK</td>
</tr>
<tr>
<td>18.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C18[2][A]</td>
<td>picosoc/cpu/mem_wordsize_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.892, 26.692%; route: 10.457, 71.717%; tC2Q: 0.232, 1.591%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.065</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.662</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/cpu/mem_addr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/reg_op1_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>picosoc/cpu/mem_addr_4_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>48</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/mem_addr_4_s0/Q</td>
</tr>
<tr>
<td>4.621</td>
<td>4.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C19[3][A]</td>
<td>picosoc/sd/sd_0/n294_s2/I1</td>
</tr>
<tr>
<td>5.176</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R4C19[3][A]</td>
<td style=" background: #97FFFF;">picosoc/sd/sd_0/n294_s2/F</td>
</tr>
<tr>
<td>5.887</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[0][B]</td>
<td>picosoc/uart/simpleuart/send_dummy_s4/I3</td>
</tr>
<tr>
<td>6.258</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R7C23[0][B]</td>
<td style=" background: #97FFFF;">picosoc/uart/simpleuart/send_dummy_s4/F</td>
</tr>
<tr>
<td>7.207</td>
<td>0.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[3][B]</td>
<td>picosoc/cpu/mem_xfer_s3/I1</td>
</tr>
<tr>
<td>7.578</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C16[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s3/F</td>
</tr>
<tr>
<td>7.753</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td>picosoc/cpu/mem_xfer_s0/I2</td>
</tr>
<tr>
<td>8.308</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>75</td>
<td>R12C15[1][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s0/F</td>
</tr>
<tr>
<td>10.681</td>
<td>2.373</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[3][B]</td>
<td>picosoc/cpu/n3472_s1/I0</td>
</tr>
<tr>
<td>11.134</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R13C13[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3472_s1/F</td>
</tr>
<tr>
<td>11.399</td>
<td>0.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[2][B]</td>
<td>picosoc/cpu/n9091_s3/I0</td>
</tr>
<tr>
<td>11.954</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R15C13[2][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n9091_s3/F</td>
</tr>
<tr>
<td>13.232</td>
<td>1.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C10[3][B]</td>
<td>picosoc/cpu/n8355_s15/I2</td>
</tr>
<tr>
<td>13.787</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C10[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8355_s15/F</td>
</tr>
<tr>
<td>14.200</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C11[1][B]</td>
<td>picosoc/cpu/n8355_s12/I2</td>
</tr>
<tr>
<td>14.662</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C11[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8355_s12/F</td>
</tr>
<tr>
<td>14.662</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C11[1][B]</td>
<td style=" font-weight:bold;">picosoc/cpu/reg_op1_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C11[1][B]</td>
<td>picosoc/cpu/reg_op1_3_s0/CLK</td>
</tr>
<tr>
<td>18.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C11[1][B]</td>
<td>picosoc/cpu/reg_op1_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.877, 26.888%; route: 10.310, 71.503%; tC2Q: 0.232, 1.609%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.145</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.582</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/cpu/mem_addr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/reg_op1_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>picosoc/cpu/mem_addr_4_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>48</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/mem_addr_4_s0/Q</td>
</tr>
<tr>
<td>4.621</td>
<td>4.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C19[3][A]</td>
<td>picosoc/sd/sd_0/n294_s2/I1</td>
</tr>
<tr>
<td>5.176</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R4C19[3][A]</td>
<td style=" background: #97FFFF;">picosoc/sd/sd_0/n294_s2/F</td>
</tr>
<tr>
<td>5.887</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[0][B]</td>
<td>picosoc/uart/simpleuart/send_dummy_s4/I3</td>
</tr>
<tr>
<td>6.258</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R7C23[0][B]</td>
<td style=" background: #97FFFF;">picosoc/uart/simpleuart/send_dummy_s4/F</td>
</tr>
<tr>
<td>7.207</td>
<td>0.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[3][B]</td>
<td>picosoc/cpu/mem_xfer_s3/I1</td>
</tr>
<tr>
<td>7.578</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C16[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s3/F</td>
</tr>
<tr>
<td>7.753</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td>picosoc/cpu/mem_xfer_s0/I2</td>
</tr>
<tr>
<td>8.308</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>75</td>
<td>R12C15[1][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s0/F</td>
</tr>
<tr>
<td>10.681</td>
<td>2.373</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[3][B]</td>
<td>picosoc/cpu/n3472_s1/I0</td>
</tr>
<tr>
<td>11.134</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R13C13[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3472_s1/F</td>
</tr>
<tr>
<td>11.399</td>
<td>0.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[2][B]</td>
<td>picosoc/cpu/n9091_s3/I0</td>
</tr>
<tr>
<td>11.954</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R15C13[2][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n9091_s3/F</td>
</tr>
<tr>
<td>13.549</td>
<td>1.594</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C19[3][A]</td>
<td>picosoc/cpu/n8317_s15/I2</td>
</tr>
<tr>
<td>14.119</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C19[3][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8317_s15/F</td>
</tr>
<tr>
<td>14.120</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C19[1][A]</td>
<td>picosoc/cpu/n8317_s12/I2</td>
</tr>
<tr>
<td>14.582</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C19[1][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8317_s12/F</td>
</tr>
<tr>
<td>14.582</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C19[1][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/reg_op1_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C19[1][A]</td>
<td>picosoc/cpu/reg_op1_22_s0/CLK</td>
</tr>
<tr>
<td>18.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C19[1][A]</td>
<td>picosoc/cpu/reg_op1_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.892, 27.144%; route: 10.215, 71.238%; tC2Q: 0.232, 1.618%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.151</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/cpu/mem_addr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/reg_op1_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>picosoc/cpu/mem_addr_4_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>48</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/mem_addr_4_s0/Q</td>
</tr>
<tr>
<td>4.621</td>
<td>4.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C19[3][A]</td>
<td>picosoc/sd/sd_0/n294_s2/I1</td>
</tr>
<tr>
<td>5.176</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R4C19[3][A]</td>
<td style=" background: #97FFFF;">picosoc/sd/sd_0/n294_s2/F</td>
</tr>
<tr>
<td>5.887</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[0][B]</td>
<td>picosoc/uart/simpleuart/send_dummy_s4/I3</td>
</tr>
<tr>
<td>6.258</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R7C23[0][B]</td>
<td style=" background: #97FFFF;">picosoc/uart/simpleuart/send_dummy_s4/F</td>
</tr>
<tr>
<td>7.207</td>
<td>0.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[3][B]</td>
<td>picosoc/cpu/mem_xfer_s3/I1</td>
</tr>
<tr>
<td>7.578</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C16[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s3/F</td>
</tr>
<tr>
<td>7.753</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td>picosoc/cpu/mem_xfer_s0/I2</td>
</tr>
<tr>
<td>8.308</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>75</td>
<td>R12C15[1][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s0/F</td>
</tr>
<tr>
<td>10.681</td>
<td>2.373</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[3][B]</td>
<td>picosoc/cpu/n3472_s1/I0</td>
</tr>
<tr>
<td>11.134</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R13C13[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3472_s1/F</td>
</tr>
<tr>
<td>11.399</td>
<td>0.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[2][B]</td>
<td>picosoc/cpu/n9091_s3/I0</td>
</tr>
<tr>
<td>11.954</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R15C13[2][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n9091_s3/F</td>
</tr>
<tr>
<td>13.543</td>
<td>1.589</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C20[3][A]</td>
<td>picosoc/cpu/n8319_s15/I2</td>
</tr>
<tr>
<td>14.113</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C20[3][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8319_s15/F</td>
</tr>
<tr>
<td>14.114</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C20[1][A]</td>
<td>picosoc/cpu/n8319_s12/I2</td>
</tr>
<tr>
<td>14.576</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C20[1][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8319_s12/F</td>
</tr>
<tr>
<td>14.576</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C20[1][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/reg_op1_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C20[1][A]</td>
<td>picosoc/cpu/reg_op1_21_s0/CLK</td>
</tr>
<tr>
<td>18.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C20[1][A]</td>
<td>picosoc/cpu/reg_op1_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.892, 27.154%; route: 10.209, 71.227%; tC2Q: 0.232, 1.619%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.162</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.565</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/cpu/mem_addr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/reg_op1_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>picosoc/cpu/mem_addr_4_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>48</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/mem_addr_4_s0/Q</td>
</tr>
<tr>
<td>4.621</td>
<td>4.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C19[3][A]</td>
<td>picosoc/sd/sd_0/n294_s2/I1</td>
</tr>
<tr>
<td>5.176</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R4C19[3][A]</td>
<td style=" background: #97FFFF;">picosoc/sd/sd_0/n294_s2/F</td>
</tr>
<tr>
<td>5.887</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[0][B]</td>
<td>picosoc/uart/simpleuart/send_dummy_s4/I3</td>
</tr>
<tr>
<td>6.258</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R7C23[0][B]</td>
<td style=" background: #97FFFF;">picosoc/uart/simpleuart/send_dummy_s4/F</td>
</tr>
<tr>
<td>7.207</td>
<td>0.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[3][B]</td>
<td>picosoc/cpu/mem_xfer_s3/I1</td>
</tr>
<tr>
<td>7.578</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C16[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s3/F</td>
</tr>
<tr>
<td>7.753</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td>picosoc/cpu/mem_xfer_s0/I2</td>
</tr>
<tr>
<td>8.308</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>75</td>
<td>R12C15[1][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s0/F</td>
</tr>
<tr>
<td>10.681</td>
<td>2.373</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[3][B]</td>
<td>picosoc/cpu/n3472_s1/I0</td>
</tr>
<tr>
<td>11.134</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R13C13[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3472_s1/F</td>
</tr>
<tr>
<td>11.399</td>
<td>0.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[2][B]</td>
<td>picosoc/cpu/n9091_s3/I0</td>
</tr>
<tr>
<td>11.954</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R15C13[2][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n9091_s3/F</td>
</tr>
<tr>
<td>13.669</td>
<td>1.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][B]</td>
<td>picosoc/cpu/n8327_s15/I2</td>
</tr>
<tr>
<td>14.040</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C27[1][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8327_s15/F</td>
</tr>
<tr>
<td>14.194</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[0][A]</td>
<td>picosoc/cpu/n8327_s12/I2</td>
</tr>
<tr>
<td>14.565</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C27[0][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8327_s12/F</td>
</tr>
<tr>
<td>14.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[0][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/reg_op1_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[0][A]</td>
<td>picosoc/cpu/reg_op1_17_s0/CLK</td>
</tr>
<tr>
<td>18.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C27[0][A]</td>
<td>picosoc/cpu/reg_op1_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.602, 25.150%; route: 10.488, 73.230%; tC2Q: 0.232, 1.620%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.220</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.506</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/cpu/mem_addr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/reg_op1_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>picosoc/cpu/mem_addr_4_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>48</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/mem_addr_4_s0/Q</td>
</tr>
<tr>
<td>4.621</td>
<td>4.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C19[3][A]</td>
<td>picosoc/sd/sd_0/n294_s2/I1</td>
</tr>
<tr>
<td>5.176</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R4C19[3][A]</td>
<td style=" background: #97FFFF;">picosoc/sd/sd_0/n294_s2/F</td>
</tr>
<tr>
<td>5.887</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[0][B]</td>
<td>picosoc/uart/simpleuart/send_dummy_s4/I3</td>
</tr>
<tr>
<td>6.258</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R7C23[0][B]</td>
<td style=" background: #97FFFF;">picosoc/uart/simpleuart/send_dummy_s4/F</td>
</tr>
<tr>
<td>7.207</td>
<td>0.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[3][B]</td>
<td>picosoc/cpu/mem_xfer_s3/I1</td>
</tr>
<tr>
<td>7.578</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C16[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s3/F</td>
</tr>
<tr>
<td>7.753</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td>picosoc/cpu/mem_xfer_s0/I2</td>
</tr>
<tr>
<td>8.308</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>75</td>
<td>R12C15[1][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s0/F</td>
</tr>
<tr>
<td>10.681</td>
<td>2.373</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[3][B]</td>
<td>picosoc/cpu/n3472_s1/I0</td>
</tr>
<tr>
<td>11.134</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R13C13[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3472_s1/F</td>
</tr>
<tr>
<td>11.399</td>
<td>0.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[2][B]</td>
<td>picosoc/cpu/n9091_s3/I0</td>
</tr>
<tr>
<td>11.954</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R15C13[2][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n9091_s3/F</td>
</tr>
<tr>
<td>13.669</td>
<td>1.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C26[3][A]</td>
<td>picosoc/cpu/n8329_s15/I2</td>
</tr>
<tr>
<td>14.040</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C26[3][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8329_s15/F</td>
</tr>
<tr>
<td>14.044</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C26[1][A]</td>
<td>picosoc/cpu/n8329_s12/I2</td>
</tr>
<tr>
<td>14.506</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C26[1][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8329_s12/F</td>
</tr>
<tr>
<td>14.506</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C26[1][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/reg_op1_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C26[1][A]</td>
<td>picosoc/cpu/reg_op1_16_s0/CLK</td>
</tr>
<tr>
<td>18.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C26[1][A]</td>
<td>picosoc/cpu/reg_op1_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.693, 25.892%; route: 10.338, 72.481%; tC2Q: 0.232, 1.627%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.240</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>18.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/cpu/mem_addr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/cpu/reg_op1_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.243</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C16[0][A]</td>
<td>picosoc/cpu/mem_addr_4_s0/CLK</td>
</tr>
<tr>
<td>0.475</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>48</td>
<td>R13C16[0][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/mem_addr_4_s0/Q</td>
</tr>
<tr>
<td>4.621</td>
<td>4.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C19[3][A]</td>
<td>picosoc/sd/sd_0/n294_s2/I1</td>
</tr>
<tr>
<td>5.176</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R4C19[3][A]</td>
<td style=" background: #97FFFF;">picosoc/sd/sd_0/n294_s2/F</td>
</tr>
<tr>
<td>5.887</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[0][B]</td>
<td>picosoc/uart/simpleuart/send_dummy_s4/I3</td>
</tr>
<tr>
<td>6.258</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>R7C23[0][B]</td>
<td style=" background: #97FFFF;">picosoc/uart/simpleuart/send_dummy_s4/F</td>
</tr>
<tr>
<td>7.207</td>
<td>0.950</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[3][B]</td>
<td>picosoc/cpu/mem_xfer_s3/I1</td>
</tr>
<tr>
<td>7.578</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C16[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s3/F</td>
</tr>
<tr>
<td>7.753</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td>picosoc/cpu/mem_xfer_s0/I2</td>
</tr>
<tr>
<td>8.308</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>75</td>
<td>R12C15[1][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/mem_xfer_s0/F</td>
</tr>
<tr>
<td>10.681</td>
<td>2.373</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[3][B]</td>
<td>picosoc/cpu/n3472_s1/I0</td>
</tr>
<tr>
<td>11.134</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R13C13[3][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n3472_s1/F</td>
</tr>
<tr>
<td>11.399</td>
<td>0.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C13[2][B]</td>
<td>picosoc/cpu/n9091_s3/I0</td>
</tr>
<tr>
<td>11.954</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R15C13[2][B]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n9091_s3/F</td>
</tr>
<tr>
<td>13.562</td>
<td>1.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C22[2][A]</td>
<td>picosoc/cpu/n8331_s15/I2</td>
</tr>
<tr>
<td>14.024</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C22[2][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8331_s15/F</td>
</tr>
<tr>
<td>14.025</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[1][A]</td>
<td>picosoc/cpu/n8331_s12/I2</td>
</tr>
<tr>
<td>14.487</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C22[1][A]</td>
<td style=" background: #97FFFF;">picosoc/cpu/n8331_s12/F</td>
</tr>
<tr>
<td>14.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[1][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/reg_op1_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.762</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C22[1][A]</td>
<td>picosoc/cpu/reg_op1_15_s0/CLK</td>
</tr>
<tr>
<td>18.727</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C22[1][A]</td>
<td>picosoc/cpu/reg_op1_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.784, 26.566%; route: 10.228, 71.806%; tC2Q: 0.232, 1.629%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.077</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.510</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_ports/sdram_inst/port_q[2]_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[1][B]</td>
<td>sdram_ports/sdram_inst/port_q[2]_31_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C7[1][B]</td>
<td style=" font-weight:bold;">sdram_ports/sdram_inst/port_q[2]_31_s0/Q</td>
</tr>
<tr>
<td>0.510</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/DI[31]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/CLK</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 38.377%; tC2Q: 0.201, 61.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.077</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.510</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_ports/sdram_inst/port_q[2]_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[2][A]</td>
<td>sdram_ports/sdram_inst/port_q[2]_30_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C7[2][A]</td>
<td style=" font-weight:bold;">sdram_ports/sdram_inst/port_q[2]_30_s0/Q</td>
</tr>
<tr>
<td>0.510</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/DI[30]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/CLK</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 38.377%; tC2Q: 0.201, 61.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.077</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.510</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_ports/sdram_inst/port_q[2]_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[1][A]</td>
<td>sdram_ports/sdram_inst/port_q[2]_15_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C6[1][A]</td>
<td style=" font-weight:bold;">sdram_ports/sdram_inst/port_q[2]_15_s0/Q</td>
</tr>
<tr>
<td>0.510</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/DI[15]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/CLK</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 38.377%; tC2Q: 0.201, 61.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.077</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.510</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_ports/sdram_inst/port_q[2]_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C5[2][A]</td>
<td>sdram_ports/sdram_inst/port_q[2]_7_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R11C5[2][A]</td>
<td style=" font-weight:bold;">sdram_ports/sdram_inst/port_q[2]_7_s0/Q</td>
</tr>
<tr>
<td>0.510</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/CLK</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 38.377%; tC2Q: 0.201, 61.623%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.199</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.633</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_ports/sdram_inst/port_q[2]_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C6[1][A]</td>
<td>sdram_ports/sdram_inst/port_q[2]_12_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R6C6[1][A]</td>
<td style=" font-weight:bold;">sdram_ports/sdram_inst/port_q[2]_12_s0/Q</td>
</tr>
<tr>
<td>0.633</td>
<td>0.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/DI[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/CLK</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.246, 54.955%; tC2Q: 0.202, 45.045%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.637</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_ports/sdram_inst/port_q[2]_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[0][B]</td>
<td>sdram_ports/sdram_inst/port_q[2]_28_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C7[0][B]</td>
<td style=" font-weight:bold;">sdram_ports/sdram_inst/port_q[2]_28_s0/Q</td>
</tr>
<tr>
<td>0.637</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/DI[28]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/CLK</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.250, 55.351%; tC2Q: 0.202, 44.649%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.638</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_ports/sdram_inst/port_q[2]_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[0][A]</td>
<td>sdram_ports/sdram_inst/port_q[2]_27_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C7[0][A]</td>
<td style=" font-weight:bold;">sdram_ports/sdram_inst/port_q[2]_27_s0/Q</td>
</tr>
<tr>
<td>0.638</td>
<td>0.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/DI[27]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/CLK</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.252, 55.471%; tC2Q: 0.202, 44.529%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.638</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_ports/sdram_inst/port_q[2]_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[2][B]</td>
<td>sdram_ports/sdram_inst/port_q[2]_25_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C7[2][B]</td>
<td style=" font-weight:bold;">sdram_ports/sdram_inst/port_q[2]_25_s0/Q</td>
</tr>
<tr>
<td>0.638</td>
<td>0.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/DI[25]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/CLK</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.252, 55.471%; tC2Q: 0.202, 44.529%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.638</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_ports/sdram_inst/port_q[2]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[1][B]</td>
<td>sdram_ports/sdram_inst/port_q[2]_2_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R8C5[1][B]</td>
<td style=" font-weight:bold;">sdram_ports/sdram_inst/port_q[2]_2_s0/Q</td>
</tr>
<tr>
<td>0.638</td>
<td>0.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/CLK</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.252, 55.471%; tC2Q: 0.202, 44.529%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.514</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/cpu/mem_addr_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/sram/mem_1_mem_1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[0][A]</td>
<td>picosoc/cpu/mem_addr_10_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R12C17[0][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/mem_addr_10_s0/Q</td>
</tr>
<tr>
<td>0.514</td>
<td>0.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">picosoc/sram/mem_1_mem_1_0_0_s/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>picosoc/sram/mem_1_mem_1_0_0_s/CLK</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>picosoc/sram/mem_1_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.808%; tC2Q: 0.202, 61.192%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_ports/sdram_inst/port_q[2]_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td>sdram_ports/sdram_inst/port_q[2]_18_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C7[1][A]</td>
<td style=" font-weight:bold;">sdram_ports/sdram_inst/port_q[2]_18_s0/Q</td>
</tr>
<tr>
<td>0.647</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/DI[18]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/CLK</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.214</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.516</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/cpu/mem_addr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/sram/mem_0_mem_0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[2][A]</td>
<td>picosoc/cpu/mem_addr_9_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R12C11[2][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/mem_addr_9_s0/Q</td>
</tr>
<tr>
<td>0.516</td>
<td>0.130</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td style=" font-weight:bold;">picosoc/sram/mem_0_mem_0_0_0_s/AD[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>picosoc/sram/mem_0_mem_0_0_0_s/CLK</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[2]</td>
<td>picosoc/sram/mem_0_mem_0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.130, 39.136%; tC2Q: 0.202, 60.864%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.648</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_ports/sdram_inst/port_q[2]_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[2][B]</td>
<td>sdram_ports/sdram_inst/port_q[2]_14_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C6[2][B]</td>
<td style=" font-weight:bold;">sdram_ports/sdram_inst/port_q[2]_14_s0/Q</td>
</tr>
<tr>
<td>0.648</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/DI[14]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/CLK</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.424%; tC2Q: 0.202, 43.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.648</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_ports/sdram_inst/port_q[2]_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[1][A]</td>
<td>sdram_ports/sdram_inst/port_q[2]_29_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C6[1][A]</td>
<td style=" font-weight:bold;">sdram_ports/sdram_inst/port_q[2]_29_s0/Q</td>
</tr>
<tr>
<td>0.648</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/DI[29]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/CLK</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.429%; tC2Q: 0.202, 43.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.648</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_ports/sdram_inst/port_q[2]_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C6[2][B]</td>
<td>sdram_ports/sdram_inst/port_q[2]_26_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C6[2][B]</td>
<td style=" font-weight:bold;">sdram_ports/sdram_inst/port_q[2]_26_s0/Q</td>
</tr>
<tr>
<td>0.648</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/DI[26]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/CLK</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.429%; tC2Q: 0.202, 43.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.648</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_ports/sdram_inst/port_q[2]_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[2][A]</td>
<td>sdram_ports/sdram_inst/port_q[2]_23_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C6[2][A]</td>
<td style=" font-weight:bold;">sdram_ports/sdram_inst/port_q[2]_23_s0/Q</td>
</tr>
<tr>
<td>0.648</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/DI[23]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/CLK</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.429%; tC2Q: 0.202, 43.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.648</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_ports/sdram_inst/port_q[2]_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[2][B]</td>
<td>sdram_ports/sdram_inst/port_q[2]_20_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C5[2][B]</td>
<td style=" font-weight:bold;">sdram_ports/sdram_inst/port_q[2]_20_s0/Q</td>
</tr>
<tr>
<td>0.648</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/DI[20]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/CLK</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.429%; tC2Q: 0.202, 43.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.648</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_ports/sdram_inst/port_q[2]_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[2][A]</td>
<td>sdram_ports/sdram_inst/port_q[2]_13_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C6[2][A]</td>
<td style=" font-weight:bold;">sdram_ports/sdram_inst/port_q[2]_13_s0/Q</td>
</tr>
<tr>
<td>0.648</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/DI[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/CLK</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.429%; tC2Q: 0.202, 43.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.648</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_ports/sdram_inst/port_q[2]_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C7[0][A]</td>
<td>sdram_ports/sdram_inst/port_q[2]_8_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C7[0][A]</td>
<td style=" font-weight:bold;">sdram_ports/sdram_inst/port_q[2]_8_s0/Q</td>
</tr>
<tr>
<td>0.648</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/DI[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/CLK</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.429%; tC2Q: 0.202, 43.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/cpu/mem_addr_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/sram/mem_1_mem_1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[2][A]</td>
<td>picosoc/cpu/mem_addr_13_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R12C18[2][A]</td>
<td style=" font-weight:bold;">picosoc/cpu/mem_addr_13_s0/Q</td>
</tr>
<tr>
<td>0.518</td>
<td>0.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">picosoc/sram/mem_1_mem_1_0_0_s/AD[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>picosoc/sram/mem_1_mem_1_0_0_s/CLK</td>
</tr>
<tr>
<td>0.302</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>picosoc/sram/mem_1_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.132, 39.481%; tC2Q: 0.202, 60.519%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_ports/sdram_inst/port_q[2]_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C5[2][B]</td>
<td>sdram_ports/sdram_inst/port_q[2]_19_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C5[2][B]</td>
<td style=" font-weight:bold;">sdram_ports/sdram_inst/port_q[2]_19_s0/Q</td>
</tr>
<tr>
<td>0.649</td>
<td>0.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/DI[19]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/CLK</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.263, 56.538%; tC2Q: 0.202, 43.462%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.227</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.660</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_ports/sdram_inst/port_q[2]_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C3[2][A]</td>
<td>sdram_ports/sdram_inst/port_q[2]_21_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C3[2][A]</td>
<td style=" font-weight:bold;">sdram_ports/sdram_inst/port_q[2]_21_s0/Q</td>
</tr>
<tr>
<td>0.660</td>
<td>0.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/DI[21]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/CLK</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.274, 57.536%; tC2Q: 0.202, 42.464%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.228</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.661</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_ports/sdram_inst/port_q[2]_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C5[0][A]</td>
<td>sdram_ports/sdram_inst/port_q[2]_11_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R6C5[0][A]</td>
<td style=" font-weight:bold;">sdram_ports/sdram_inst/port_q[2]_11_s0/Q</td>
</tr>
<tr>
<td>0.661</td>
<td>0.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/DI[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/CLK</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.275, 57.645%; tC2Q: 0.202, 42.355%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.228</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.661</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_ports/sdram_inst/port_q[2]_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C7[0][A]</td>
<td>sdram_ports/sdram_inst/port_q[2]_10_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R6C7[0][A]</td>
<td style=" font-weight:bold;">sdram_ports/sdram_inst/port_q[2]_10_s0/Q</td>
</tr>
<tr>
<td>0.661</td>
<td>0.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/DI[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s/CLK</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>picosoc/sdram/instr_cache/cache_data_cache_data_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.275, 57.645%; tC2Q: 0.202, 42.355%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.230</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.664</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>picosoc/cpu/mem_wdata_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>picosoc/sram/mem_0_mem_0_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C14[0][B]</td>
<td>picosoc/cpu/mem_wdata_5_s0/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R16C14[0][B]</td>
<td style=" font-weight:bold;">picosoc/cpu/mem_wdata_5_s0/Q</td>
</tr>
<tr>
<td>0.664</td>
<td>0.277</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td style=" font-weight:bold;">picosoc/sram/mem_0_mem_0_0_1_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3772</td>
<td>PLL_L[1]</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>picosoc/sram/mem_0_mem_0_0_1_s/CLK</td>
</tr>
<tr>
<td>0.433</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[3]</td>
<td>picosoc/sram/mem_0_mem_0_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.277, 57.861%; tC2Q: 0.202, 42.139%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>led_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.521</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>led_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>led_3_s1/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>led_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.521</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>led_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>led_1_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cdc_phi1/fifo_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.521</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>cdc_phi1/fifo_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>cdc_phi1/fifo_0_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sdram_ports/sdram_inst/port_wr_prev_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.521</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>sdram_ports/sdram_inst/port_wr_prev_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>sdram_ports/sdram_inst/port_wr_prev_1_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sdram_ports/sdram_inst/port_addr_queue[2]_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.521</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>sdram_ports/sdram_inst/port_addr_queue[2]_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>sdram_ports/sdram_inst/port_addr_queue[2]_15_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sdram_ports/sdram_inst/port_addr_queue[0]_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.521</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>sdram_ports/sdram_inst/port_addr_queue[0]_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>sdram_ports/sdram_inst/port_addr_queue[0]_14_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sdram_ports/sdram_inst/port_q[2]_22_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.521</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>sdram_ports/sdram_inst/port_q[2]_22_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>sdram_ports/sdram_inst/port_q[2]_22_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sdram_ports/sdram_inst/delay_counter_29_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.521</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>sdram_ports/sdram_inst/delay_counter_29_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>sdram_ports/sdram_inst/delay_counter_29_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>picosoc/uart/simpleuart/recv_buf_data_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.521</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>picosoc/uart/simpleuart/recv_buf_data_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>picosoc/uart/simpleuart/recv_buf_data_0_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.182</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.182</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>picosoc/cpu/instr_ecall_ebreak_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.521</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>picosoc/cpu/instr_ecall_ebreak_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_logic_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>picosoc/cpu/instr_ecall_ebreak_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>3772</td>
<td>clk_logic_w</td>
<td>1.883</td>
<td>0.261</td>
</tr>
<tr>
<td>1559</td>
<td>clk_pixel_w</td>
<td>10.668</td>
<td>0.427</td>
</tr>
<tr>
<td>265</td>
<td>sample_buffer_current_4</td>
<td>32.970</td>
<td>1.097</td>
</tr>
<tr>
<td>206</td>
<td>clk_audio_w</td>
<td>34.169</td>
<td>1.411</td>
</tr>
<tr>
<td>185</td>
<td>a2bus_if.addr[0]</td>
<td>12.472</td>
<td>2.891</td>
</tr>
<tr>
<td>164</td>
<td>out_l_15_7</td>
<td>32.293</td>
<td>1.293</td>
</tr>
<tr>
<td>164</td>
<td>n957_6</td>
<td>14.634</td>
<td>1.357</td>
</tr>
<tr>
<td>161</td>
<td>reset_n_r</td>
<td>12.308</td>
<td>4.575</td>
</tr>
<tr>
<td>153</td>
<td>gpu_pause</td>
<td>11.691</td>
<td>2.102</td>
</tr>
<tr>
<td>144</td>
<td>addr1[0]</td>
<td>11.200</td>
<td>1.117</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R21C19</td>
<td>95.83%</td>
</tr>
<tr>
<td>R22C18</td>
<td>94.44%</td>
</tr>
<tr>
<td>R18C22</td>
<td>93.06%</td>
</tr>
<tr>
<td>R24C19</td>
<td>93.06%</td>
</tr>
<tr>
<td>R18C18</td>
<td>93.06%</td>
</tr>
<tr>
<td>R45C48</td>
<td>93.06%</td>
</tr>
<tr>
<td>R24C18</td>
<td>91.67%</td>
</tr>
<tr>
<td>R24C20</td>
<td>91.67%</td>
</tr>
<tr>
<td>R20C24</td>
<td>91.67%</td>
</tr>
<tr>
<td>R43C49</td>
<td>91.67%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 37.037 -waveform {0 18.518} [get_ports {clk}] -add</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_logic -source [get_ports {clk}] -master_clock clk -divide_by 1 -multiply_by 2 -add [get_nets {clk_logic_w}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_pixel -source [get_nets {clk_logic_w}] -master_clock clk_logic -divide_by 2 -multiply_by 1 -add [get_nets {clk_pixel_w}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_hdmi -source [get_nets {clk_pixel_w}] -master_clock clk_pixel -divide_by 1 -multiply_by 5 -add [get_nets {clk_hdmi_w}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
