Release 4.1i - xst E.30
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.03 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : project2.prj

---- Target Parameters
Target Device                      : xcv50-pq240-6
Output File Name                   : project2
Output Format                      : NGC
Target Technology                  : virtex

---- Source Options
Entity Name                        : project2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 6

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No
Incremental Synthesis              : NO

=========================================================================

Compiling vhdl file E:/proj2/project2/pctosraminterface-sv06.vhd in Library work.
Architecture Pctosraminterface_arch of Entity Pctosraminterface is up to date.
Compiling vhdl file E:/proj2/project2/memorymultiplexor-sv01.vhd in Library work.
Architecture Memorymultiplexor_arch of Entity Memorymultiplexor is up to date.
Compiling vhdl file E:/proj2/project2/sram512kleft16bit50mhzreadreq-sv05.vhd in Library work.
Architecture Sraminterface_arch of Entity Sraminterface is up to date.
Compiling vhdl file E:/proj2/project2/negative_detect.vhd in Library work.
Architecture Behavioral of Entity Negative_detect is up to date.
Compiling vhdl file E:/proj2/project2/OF_detect.vhd in Library work.
Architecture Behavioral of Entity Of_detect is up to date.
Compiling vhdl file E:/proj2/project2/one_bus.vhd in Library work.
Architecture Behavioral of Entity One_bus is up to date.
Compiling vhdl file E:/proj2/project2/zeroBus.vhd in Library work.
Architecture Behavioral of Entity Zerobus is up to date.
Compiling vhdl file E:/proj2/project2/memoryread.vhd in Library work.
Architecture Behavioral of Entity Memoryread is up to date.
Compiling vhdl file E:/proj2/project2/memorywrite.vhd in Library work.
Architecture Behavioral of Entity Memorywrite is up to date.
Compiling vhdl file E:/proj2/project2/sraminterfacewithpport-sv01.vhd in Library work.
Architecture Sraminterfacewithpport_arch of Entity Sraminterfacewithpport is up to date.
Compiling vhdl file E:/proj2/project2/add.vhf in Library work.
Architecture Schematic of Entity Adsu16_mxilinx is up to date.
Architecture Schematic of Entity Inv16_mxilinx is up to date.
Architecture Schematic of Entity Add is up to date.
Compiling vhdl file E:/proj2/project2/control_module.vhd in Library work.
Architecture Behavioral of Entity Control_unit is up to date.
Compiling vhdl file E:/proj2/project2/logical.vhd in Library work.
Architecture Behavioral of Entity Logical is up to date.
Compiling vhdl file E:/proj2/project2/OF_enable.vhd in Library work.
Architecture Behavioral of Entity Of_enable is up to date.
Compiling vhdl file E:/proj2/project2/shift.vhd in Library work.
Architecture Behavioral of Entity Shift is up to date.
Compiling vhdl file E:/proj2/project2/zero_detect.vhd in Library work.
Architecture Behavioral of Entity Zero_detect is up to date.
Compiling vhdl file E:/proj2/project2/alu.vhf in Library work.
Architecture Schematic of Entity Alu is up to date.
Compiling vhdl file E:/proj2/project2/memaccess.vhd in Library work.
Architecture Behavioral of Entity Memorymodule is up to date.
Compiling vhdl file E:/proj2/project2/regfile.vhf in Library work.
Architecture Schematic of Entity D3_8e_mxilinx is up to date.
Architecture Schematic of Entity Fd16ce_mxilinx is up to date.
Architecture Schematic of Entity Regfile is up to date.
Compiling vhdl file E:/proj2/project2/SimModule.vhd in Library work.
Entity <Simmodule> (Architecture <Behavioral>) compiled.
Compiling vhdl file E:/proj2/project2/project2.vhf in Library work.
Entity <ibuf8_mxilinx> (Architecture <schematic>) compiled.
Entity <obuf16_mxilinx> (Architecture <schematic>) compiled.
Entity <obuf4_mxilinx> (Architecture <schematic>) compiled.
Entity <project2> (Architecture <schematic>) compiled.

Analyzing Entity <project2> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_28> in unit <project2>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_19> in unit <project2>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_18> in unit <project2>.
Entity <project2> analyzed. Unit <project2> generated.

Analyzing Entity <alu> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:766 - E:/proj2/project2/alu.vhf (Line 126). Generating a Black Box for component <mux_four>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <alu> analyzed. Unit <alu> generated.

Analyzing Entity <ibuf8_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <ibuf8_mxilinx> analyzed. Unit <ibuf8_mxilinx> generated.

Analyzing Entity <memorymodule> (Architecture <behavioral>).
Entity <memorymodule> analyzed. Unit <memorymodule> generated.

Analyzing Entity <obuf16_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <obuf16_mxilinx> analyzed. Unit <obuf16_mxilinx> generated.

Analyzing Entity <obuf4_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <obuf4_mxilinx> analyzed. Unit <obuf4_mxilinx> generated.

Analyzing Entity <regfile> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:766 - E:/proj2/project2/regfile.vhf (Line 362). Generating a Black Box for component <buxmux16>.
WARNING:Xst:766 - E:/proj2/project2/regfile.vhf (Line 401). Generating a Black Box for component <buxmux16>.
WARNING:Xst:753 - E:/proj2/project2/regfile.vhf (Line 440). Unconnected output port 'd0' of component 'd3_8e_mxilinx'.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_7> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_67> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_70> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_68> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_66> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_72> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_71> in unit <regfile>.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_69> in unit <regfile>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <regfile> analyzed. Unit <regfile> generated.

Analyzing Entity <simmodule> (Architecture <behavioral>).
WARNING:Xst:819 - E:/proj2/project2/SimModule.vhd (Line 72). The following signals are missing in the process sensitivity list:
   a, b, wrdone, dout.
Entity <simmodule> analyzed. Unit <simmodule> generated.

Analyzing Entity <add> (Architecture <schematic>).
WARNING:Xst:753 - E:/proj2/project2/add.vhf (Line 627). Unconnected output port 'co' of component 'adsu16_mxilinx'.
WARNING:Xst:753 - E:/proj2/project2/add.vhf (Line 627). Unconnected output port 'ofl' of component 'adsu16_mxilinx'.
    Set property "keep_hierarchy = TRUE" for instance <xlxi_23> in unit <add>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set property "keep_hierarchy = TRUE" for instance <xlxi_10> in unit <add>.
WARNING:Xst:766 - E:/proj2/project2/add.vhf (Line 671). Generating a Black Box for component <mux2_16bits>.
WARNING:Xst:766 - E:/proj2/project2/add.vhf (Line 686). Generating a Black Box for component <mux4_16bits_new>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <add> analyzed. Unit <add> generated.

Analyzing Entity <control_unit> (Architecture <behavioral>).
Entity <control_unit> analyzed. Unit <control_unit> generated.

Analyzing Entity <logical> (Architecture <behavioral>).
Entity <logical> analyzed. Unit <logical> generated.

Analyzing Entity <of_enable> (Architecture <behavioral>).
Entity <of_enable> analyzed. Unit <of_enable> generated.

Analyzing Entity <shift> (Architecture <behavioral>).
Entity <shift> analyzed. Unit <shift> generated.

Analyzing Entity <zero_detect> (Architecture <behavioral>).
Entity <zero_detect> analyzed. Unit <zero_detect> generated.

Analyzing Entity <memoryread> (Architecture <behavioral>).
Entity <memoryread> analyzed. Unit <memoryread> generated.

Analyzing Entity <memorywrite> (Architecture <behavioral>).
Entity <memorywrite> analyzed. Unit <memorywrite> generated.

Analyzing Entity <sraminterfacewithpport> (Architecture <sraminterfacewithpport_arch>).
WARNING:Xst:753 - E:/proj2/project2/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'portinslicenum' of component 'pctosraminterface'.
WARNING:Xst:753 - E:/proj2/project2/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'portoutslicenum' of component 'pctosraminterface'.
WARNING:Xst:753 - E:/proj2/project2/sraminterfacewithpport-sv01.vhd (Line 191). Unconnected output port 'stateoutput' of component 'pctosraminterface'.
Entity <sraminterfacewithpport> analyzed. Unit <sraminterfacewithpport> generated.

Analyzing Entity <d3_8e_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <d3_8e_mxilinx> analyzed. Unit <d3_8e_mxilinx> generated.

Analyzing Entity <fd16ce_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q0> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q5> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q1> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q2> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q3> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q4> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q6> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q7> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q8> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q9> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q10> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q11> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q12> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q13> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q14> in unit <fd16ce_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "INIT =  0" for instance <i_q15> in unit <fd16ce_mxilinx>.
Entity <fd16ce_mxilinx> analyzed. Unit <fd16ce_mxilinx> generated.

Analyzing Entity <adsu16_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_23> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_22> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_21> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_20> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R2C0.S1" for instance <i_36_19> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R2C0.S1" for instance <i_36_18> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R3C0.S1" for instance <i_36_17> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R3C0.S1" for instance <i_36_16> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R4C0.S1" for instance <i_36_299> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R4C0.S1" for instance <i_36_295> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R5C0.S1" for instance <i_36_291> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R5C0.S1" for instance <i_36_287> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R6C0.S1" for instance <i_36_283> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R6C0.S1" for instance <i_36_279> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R7C0.S1" for instance <i_36_272> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R7C0.S1" for instance <i_36_275> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_64> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R0C0.S1" for instance <i_36_107> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R7C0.S1" for instance <i_36_255> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_110> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R1C0.S1" for instance <i_36_63> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R2C0.S1" for instance <i_36_58> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R2C0.S1" for instance <i_36_62> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R3C0.S1" for instance <i_36_55> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R3C0.S1" for instance <i_36_111> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R4C0.S1" for instance <i_36_248> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R4C0.S1" for instance <i_36_249> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R5C0.S1" for instance <i_36_250> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R5C0.S1" for instance <i_36_251> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R6C0.S1" for instance <i_36_252> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R6C0.S1" for instance <i_36_253> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
    Set user-defined property "RLOC =  R7C0.S1" for instance <i_36_254> in unit <adsu16_mxilinx>.
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <adsu16_mxilinx> analyzed. Unit <adsu16_mxilinx> generated.

Analyzing Entity <inv16_mxilinx> (Architecture <schematic>).
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
WARNING:Xst:37 - Unknown property "fpga_dont_touch".
Entity <inv16_mxilinx> analyzed. Unit <inv16_mxilinx> generated.

Analyzing Entity <negative_detect> (Architecture <behavioral>).
WARNING:Xst:819 - E:/proj2/project2/negative_detect.vhd (Line 18). The following signals are missing in the process sensitivity list:
   a_msb, b_msb.
Entity <negative_detect> analyzed. Unit <negative_detect> generated.

Analyzing Entity <of_detect> (Architecture <behavioral>).
WARNING:Xst:819 - E:/proj2/project2/OF_detect.vhd (Line 18). The following signals are missing in the process sensitivity list:
   control.
Entity <of_detect> analyzed. Unit <of_detect> generated.

Analyzing Entity <one_bus> (Architecture <behavioral>).
Entity <one_bus> analyzed. Unit <one_bus> generated.

Analyzing Entity <zerobus> (Architecture <behavioral>).
Entity <zerobus> analyzed. Unit <zerobus> generated.

Analyzing Entity <pctosraminterface> (Architecture <pctosraminterface_arch>).
WARNING:Xst:819 - E:/proj2/project2/pctosraminterface-sv06.vhd (Line 193). The following signals are missing in the process sensitivity list:
   asyncinputs, syncinputs1, syncinputs2.
WARNING:Xst:819 - E:/proj2/project2/pctosraminterface-sv06.vhd (Line 211). The following signals are missing in the process sensitivity list:
   softreset.
Entity <pctosraminterface> analyzed. Unit <pctosraminterface> generated.

Analyzing Entity <memorymultiplexor> (Architecture <memorymultiplexor_arch>).
Entity <memorymultiplexor> analyzed. Unit <memorymultiplexor> generated.

Analyzing Entity <sraminterface> (Architecture <sraminterface_arch>).
Entity <sraminterface> analyzed. Unit <sraminterface> generated.


Synthesizing Unit <sraminterface>.
    Related source file is E:/proj2/project2/sram512kleft16bit50mhzreadreq-sv05.vhd.
    Found finite state machine <FSM_0> for signal <presstate>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 11                                             |
    | Inputs             | 2                                              |
    | Outputs            | 8                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 19-bit register for signal <addrreg>.
    Found 1-bit register for signal <cen>.
    Found 1-bit register for signal <doingwrite1>.
    Found 1-bit register for signal <doingwrite2>.
    Found 1-bit register for signal <oen>.
    Found 16-bit tristate buffer for signal <sramdata>.
    Found 16-bit register for signal <writedatareg>.
    Found 19 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  39 D-type flip-flop(s).
	inferred  19 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <sraminterface> synthesized.


Synthesizing Unit <memorymultiplexor>.
    Related source file is E:/proj2/project2/memorymultiplexor-sv01.vhd.
    Found 1-bit register for signal <presstate>.
    Found 57 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred  57 Multiplexer(s).
Unit <memorymultiplexor> synthesized.


Synthesizing Unit <pctosraminterface>.
    Related source file is E:/proj2/project2/pctosraminterface-sv06.vhd.
WARNING:Xst:646 - Signal <regdatain> is assigned but never used.
    Found finite state machine <FSM_1> for signal <presstate>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 45                                             |
    | Inputs             | 11                                             |
    | Outputs            | 12                                             |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 8-bit latch for signal <mysyncdata>.
    Found 4-bit 4-to-1 multiplexer for signal <dataout>.
    Found 19-bit adder for signal <$n0000> created at line 261.
    Found 8-bit comparator equal for signal <$n0098> created at line 200.
    Found 8-bit comparator equal for signal <$n0099> created at line 200.
    Found 8-bit comparator equal for signal <$n0100> created at line 250.
    Found 8-bit comparator equal for signal <$n0101> created at line 250.
    Found 19-bit register for signal <curaddrreg>.
    Found 5-bit register for signal <datainreg>.
    Found 2-bit up counter for signal <inslicenum>.
    Found 2-bit up counter for signal <outslicenum>.
    Found 1-bit register for signal <pccontrolenabled>.
    Found 16-bit register for signal <readdatareg>.
    Found 8-bit register for signal <syncinputs1>.
    Found 8-bit register for signal <syncinputs2>.
    Found 8-bit register for signal <syncinputs3>.
    Found 1-bit register for signal <syncnextslice>.
    Found 1-bit register for signal <syncread>.
    Found 1-bit register for signal <syncwrite>.
    Found 16-bit register for signal <writedatareg>.
    Found 19 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  84 D-type flip-flop(s).
	inferred   8 Latch(s).
	inferred   1 Adder/Subtracter(s).
	inferred   4 Comparator(s).
	inferred  23 Multiplexer(s).
Unit <pctosraminterface> synthesized.


Synthesizing Unit <zerobus>.
    Related source file is E:/proj2/project2/zeroBus.vhd.
Unit <zerobus> synthesized.


Synthesizing Unit <one_bus>.
    Related source file is E:/proj2/project2/one_bus.vhd.
Unit <one_bus> synthesized.


Synthesizing Unit <of_detect>.
    Related source file is E:/proj2/project2/OF_detect.vhd.
WARNING:Xst:647 - Input <b<14>> is never used.
WARNING:Xst:647 - Input <b<13>> is never used.
WARNING:Xst:647 - Input <b<12>> is never used.
WARNING:Xst:647 - Input <b<11>> is never used.
WARNING:Xst:647 - Input <b<10>> is never used.
WARNING:Xst:647 - Input <b<9>> is never used.
WARNING:Xst:647 - Input <b<8>> is never used.
WARNING:Xst:647 - Input <b<7>> is never used.
WARNING:Xst:647 - Input <b<6>> is never used.
WARNING:Xst:647 - Input <b<5>> is never used.
WARNING:Xst:647 - Input <b<4>> is never used.
WARNING:Xst:647 - Input <b<3>> is never used.
WARNING:Xst:647 - Input <b<2>> is never used.
WARNING:Xst:647 - Input <b<1>> is never used.
WARNING:Xst:647 - Input <b<0>> is never used.
WARNING:Xst:647 - Input <result<14>> is never used.
WARNING:Xst:647 - Input <result<13>> is never used.
WARNING:Xst:647 - Input <result<12>> is never used.
WARNING:Xst:647 - Input <result<11>> is never used.
WARNING:Xst:647 - Input <result<10>> is never used.
WARNING:Xst:647 - Input <result<9>> is never used.
WARNING:Xst:647 - Input <result<8>> is never used.
WARNING:Xst:647 - Input <result<7>> is never used.
WARNING:Xst:647 - Input <result<6>> is never used.
WARNING:Xst:647 - Input <result<5>> is never used.
WARNING:Xst:647 - Input <result<4>> is never used.
WARNING:Xst:647 - Input <result<3>> is never used.
WARNING:Xst:647 - Input <result<2>> is never used.
WARNING:Xst:647 - Input <result<1>> is never used.
WARNING:Xst:647 - Input <result<0>> is never used.
Unit <of_detect> synthesized.


Synthesizing Unit <negative_detect>.
    Related source file is E:/proj2/project2/negative_detect.vhd.
Unit <negative_detect> synthesized.


Synthesizing Unit <inv16_mxilinx>.
    Related source file is E:/proj2/project2/add.vhf.
Unit <inv16_mxilinx> synthesized.


Synthesizing Unit <adsu16_mxilinx>.
    Related source file is E:/proj2/project2/add.vhf.
WARNING:Xst:653 - Signal <dummy> is used but never assigned. Tied to value 0.
Unit <adsu16_mxilinx> synthesized.


Synthesizing Unit <fd16ce_mxilinx>.
    Related source file is E:/proj2/project2/regfile.vhf.
Unit <fd16ce_mxilinx> synthesized.


Synthesizing Unit <d3_8e_mxilinx>.
    Related source file is E:/proj2/project2/regfile.vhf.
Unit <d3_8e_mxilinx> synthesized.


Synthesizing Unit <sraminterfacewithpport>.
    Related source file is E:/proj2/project2/sraminterfacewithpport-sv01.vhd.
Unit <sraminterfacewithpport> synthesized.


Synthesizing Unit <memorywrite>.
    Related source file is E:/proj2/project2/memorywrite.vhd.
    Found finite state machine <FSM_2> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <memorywrite> synthesized.


Synthesizing Unit <memoryread>.
    Related source file is E:/proj2/project2/memoryread.vhd.
    Found finite state machine <FSM_3> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <memoryread> synthesized.


Synthesizing Unit <zero_detect>.
    Related source file is E:/proj2/project2/zero_detect.vhd.
Unit <zero_detect> synthesized.


Synthesizing Unit <shift>.
    Related source file is E:/proj2/project2/shift.vhd.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<15>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<14>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<13>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<12>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<11>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<10>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<9>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<8>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<7>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<6>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<5>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<4>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<3>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<2>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<1>>.
WARNING:Xst:737 - Found 1-bit latch for signal <shift_result<0>>.
    Found 1-bit 16-to-1 multiplexer for signal <$n0016>.
    Summary:
	inferred  16 Latch(s).
	inferred   1 Multiplexer(s).
Unit <shift> synthesized.


Synthesizing Unit <of_enable>.
    Related source file is E:/proj2/project2/OF_enable.vhd.
Unit <of_enable> synthesized.


Synthesizing Unit <logical>.
    Related source file is E:/proj2/project2/logical.vhd.
WARNING:Xst:737 - Found 16-bit latch for signal <logicalout>.
    Summary:
	inferred  16 Latch(s).
Unit <logical> synthesized.


Synthesizing Unit <control_unit>.
    Related source file is E:/proj2/project2/control_module.vhd.
WARNING:Xst:737 - Found 2-bit latch for signal <sel>.
    Summary:
	inferred   2 Latch(s).
Unit <control_unit> synthesized.


Synthesizing Unit <add>.
    Related source file is E:/proj2/project2/add.vhf.
WARNING:Xst:653 - Signal <xlxn_60<15>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<14>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<13>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<12>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<11>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<10>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<9>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<8>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_60<0>> is used but never assigned. Tied to value 0.
Unit <add> synthesized.


Synthesizing Unit <simmodule>.
    Related source file is E:/proj2/project2/SimModule.vhd.
    Found finite state machine <FSM_4> for signal <prestate>.
    -----------------------------------------------------------------------
    | States             | 20                                             |
    | Transitions        | 24                                             |
    | Inputs             | 1                                              |
    | Outputs            | 13                                             |
    | Reset type         | asynchronous                                   |
    | Encoding           | automatic                                      |
    | State register     | D  flip-flops                                  |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <resetl>.
WARNING:Xst:647 - Input <rddone> is never used.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 D-type flip-flop(s).
Unit <simmodule> synthesized.


Synthesizing Unit <regfile>.
    Related source file is E:/proj2/project2/regfile.vhf.
Unit <regfile> synthesized.


Synthesizing Unit <obuf4_mxilinx>.
    Related source file is E:/proj2/project2/project2.vhf.
Unit <obuf4_mxilinx> synthesized.


Synthesizing Unit <obuf16_mxilinx>.
    Related source file is E:/proj2/project2/project2.vhf.
Unit <obuf16_mxilinx> synthesized.


Synthesizing Unit <memorymodule>.
    Related source file is E:/proj2/project2/memaccess.vhd.
Unit <memorymodule> synthesized.


Synthesizing Unit <ibuf8_mxilinx>.
    Related source file is E:/proj2/project2/project2.vhf.
Unit <ibuf8_mxilinx> synthesized.


Synthesizing Unit <alu>.
    Related source file is E:/proj2/project2/alu.vhf.
WARNING:Xst:653 - Signal <xlxn_3<15>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<14>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<13>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<12>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<11>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<10>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<9>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<8>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<7>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<6>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<5>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<4>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<3>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<2>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<1>> is used but never assigned. Tied to value 0.
WARNING:Xst:653 - Signal <xlxn_3<0>> is used but never assigned. Tied to value 0.
Unit <alu> synthesized.


Synthesizing Unit <project2>.
    Related source file is E:/proj2/project2/project2.vhf.
Unit <project2> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 5
# Registers                        : 52
  19-bit register                  : 1
  8-bit register                   : 3
  1-bit register                   : 45
  5-bit register                   : 1
  16-bit register                  : 2
# Latches                          : 19
  8-bit latch                      : 1
  1-bit latch                      : 16
  16-bit latch                     : 1
  2-bit latch                      : 1
# Counters                         : 2
  2-bit up counter                 : 2
# Multiplexers                     : 28
  2-to-1 multiplexer               : 26
  4-bit 4-to-1 multiplexer         : 1
  1-bit 16-to-1 multiplexer        : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 1
  19-bit adder                     : 1
# Comparators                      : 4
  8-bit comparator equal           : 4

=========================================================================

Optimizing FSM <FSM_0> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_1> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_2> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_3> with One-Hot encoding and D flip-flops.
Optimizing FSM <FSM_4> with One-Hot encoding and D flip-flops.

Starting low level synthesis...
Optimizing unit <memoryread> ...

Optimizing unit <memorywrite> ...

Optimizing unit <pctosraminterface> ...

Optimizing unit <memorymultiplexor> ...

Optimizing unit <adsu16_mxilinx> ...

Optimizing unit <inv16_mxilinx> ...

Optimizing unit <negative_detect> ...

Optimizing unit <of_detect> ...

Optimizing unit <add> ...

Optimizing unit <control_unit> ...

Optimizing unit <logical> ...

Optimizing unit <of_enable> ...

Optimizing unit <shift> ...

Optimizing unit <zero_detect> ...

Optimizing unit <alu> ...

Optimizing unit <d3_8e_mxilinx> ...

Optimizing unit <fd16ce_mxilinx> ...

Optimizing unit <regfile> ...

Optimizing unit <simmodule> ...

Optimizing unit <obuf4_mxilinx> ...

Optimizing unit <obuf16_mxilinx> ...

Optimizing unit <ibuf8_mxilinx> ...

Optimizing unit <project2> ...

Building and optimizing final netlist ...

Register xlxi_30_pctofpgainterface_fpgatosraminterface_presstate_FFD2 equivalent to xlxi_30_pctofpgainterface_fpgatosraminterface_doingwrite1 has been removed
Register xlxi_30_pctofpgainterface_fpgatosraminterface_presstate_FFD3 equivalent to xlxi_30_pctofpgainterface_fpgatosraminterface_doingwrite2 has been removed
WARNING:Xst:387 - The KEEP property attached to the net <c0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c10> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c11> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c12> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c13> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c14> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c14o> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c6> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c7> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c8> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <c9> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <I0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <I1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i10> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i11> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i12> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i13> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i14> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i15> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <I2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <I3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <I4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i6> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i7> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i8> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <i9> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_10> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_11> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_12> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_13> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_14> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_15> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_6> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_7> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_8> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <s_9> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub0> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub1> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub10> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub11> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub12> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub13> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub14> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub15> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub2> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub3> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub4> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub5> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub6> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub7> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub8> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <sub9> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxi_15_xlxn_120> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxi_15_xlxn_101> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxi_15_xlxn_95> may hinder timing optimization.
   You may achieve better results by removing this property
WARNING:Xst:387 - The KEEP property attached to the net <xlxi_1_xlxi_15_xlxn_78> may hinder timing optimization.
   You may achieve better results by removing this property
=========================================================================
Final Results
Top Level Output File Name         : project2
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : virtex
Keep Hierarchy                     : No
Macro Generator                    : macro+

Macro Statistics
# FSMs                             : 5
# Registers                        : 54
  19-bit register                  : 1
  8-bit register                   : 3
  1-bit register                   : 45
  5-bit register                   : 1
  16-bit register                  : 2
  2-bit register                   : 2
# Multiplexers                     : 2
  4-bit 4-to-1 multiplexer         : 1
  1-bit 16-to-1 multiplexer        : 1
# Tristates                        : 1
  16-bit tristate buffer           : 1
# Adders/Subtractors               : 1
  19-bit adder                     : 1
# Comparators                      : 4
  8-bit comparator equal           : 4

Design Statistics
# IOs                              : 55

Cell Usage :
# BELS                             : 509
#      GND                         : 2
#      INV                         : 36
#      LUT1                        : 23
#      LUT2                        : 77
#      LUT3                        : 85
#      LUT3_D                      : 1
#      LUT4                        : 161
#      muxcy                       : 35
#      muxcy_d                     : 1
#      muxcy_l                     : 14
#      MUXF5                       : 39
#      VCC                         : 1
#      xorcy                       : 34
# FlipFlops/Latches                : 322
#      FDC                         : 63
#      FDCE                        : 211
#      FDP                         : 6
#      LD                          : 42
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 55
#      IBUF                        : 10
#      IOBUF                       : 16
#      OBUF                        : 29
# Logical                          : 37
#      AND2                        : 8
#      AND4                        : 2
#      AND4b1                      : 3
#      AND4b2                      : 3
#      AND4b3                      : 1
#      OR2                         : 2
#      XOR2                        : 2
#      XOR3                        : 16
# Others                           : 21
#      buxmux16                    : 2
#      fmap                        : 16
#      mux2_16bits                 : 1
#      mux4_16bits_new             : 1
#      mux_four                    : 1
=========================================================================


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
XST_VCC:P                          | NONE                   | 16    |
GND_I:G                            | NONE                   | 188   |
clock                              | IBUF                   | 1     |
xlxi_30_pctofpgainterface_pportinterface_I__n0037:O| NONE(*)(xlxi_30_pctofpgainterface_pportinterface_mysyncdata_1)| 8     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 13.993ns (Maximum Frequency: 71.464MHz)
   Minimum input arrival time before clock: 5.952ns
   Maximum output required time after clock: 26.676ns
   Maximum combinational path delay: 17.874ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'clock'
Delay:               13.993ns (Levels of Logic = 4)
  Source:            xlxi_5_prestate_FFD19
  Destination:       xlxi_3_xlxi_72/i_q10
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: xlxi_5_prestate_FFD19 to xlxi_3_xlxi_72/i_q10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDC:C->Q              20   1.065   2.880  xlxi_5_prestate_FFD19 (xlxi_5_prestate_FFD19)
    LUT3:I0->O             1   0.573   1.035  xlxi_5_I_21_LUT_72 (xlxi_5_N688)
    LUT4:I2->O            15   0.573   2.430  xlxi_5_I_regwren (N826)
     begin scope: 'xlxi_3_xlxi_7'
    AND4b2:I3->O           1   0.573   1.035  i_36_33 (d4)
     end scope: 'xlxi_3_xlxi_7'
    AND2:I0->O            16   0.573   2.520  xlxi_3_xlxi_82 (xlxi_3_wren4)
     begin scope: 'xlxi_3_xlxi_72'
    FDCE:CE                    0.736          i_q10
    ----------------------------------------
    Total                     13.993ns (4.093ns logic, 9.900ns route)
                                       (29.3% logic, 70.7% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
Offset:              5.952ns (Levels of Logic = 2)
  Source:            reset
  Destination:       xlxi_5_prestate_FFD19
  Destination Clock: clock rising

  Data Path: reset to xlxi_5_prestate_FFD19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O              1   0.768   1.035  xlxi_27 (xlxn_7)
    LUT1:I0->O            21   0.573   2.925  xlxi_5_I_INV_reset (xlxi_5_N221)
    FDC:CLR                    0.651          xlxi_5_prestate_FFD19
    ----------------------------------------
    Total                      5.952ns (1.992ns logic, 3.960ns route)
                                       (33.5% logic, 66.5% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
Offset:              26.676ns (Levels of Logic = 25)
  Source:            xlxi_30_pctofpgainterface_fpgatosraminterface_doingwrite2
  Destination:       overflow
  Source Clock:      clock rising

  Data Path: xlxi_30_pctofpgainterface_fpgatosraminterface_doingwrite2 to overflow
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDC:C->Q               9   1.065   1.908  xlxi_30_pctofpgainterface_fpgatosraminterface_doingwrite2 (xlxi_30_pctofpgainterface_fpgatosraminterface_doingwrite2)
    LUT4:I2->O            13   0.573   2.250  xlxi_30_aluwritesram_I_writedone (N760)
    LUT3_D:I2->O           6   0.573   1.665  xlxi_5_I_prestate_XX_FFD13 (N890)
    INV:I->O              16   0.573   2.520  xlxi_1_xlxi_15_xlxi_26 (xlxi_1_xlxi_15_xlxn_120)
     begin scope: 'xlxi_1_xlxi_15_xlxi_23'
    INV:I->O               1   0.573   1.035  i_36_355 (sub0)
    XOR3:I2->O             1   0.573   1.035  i_36_220 (I0)
    muxcy_l:S->LO          1   0.653   0.000  i_36_255 (c0)
    muxcy_l:CI->LO         1   0.044   0.000  i_36_254 (c1)
    muxcy_l:CI->LO         1   0.044   0.000  i_36_253 (c2)
    muxcy_l:CI->LO         1   0.044   0.000  i_36_252 (c3)
    muxcy_l:CI->LO         1   0.044   0.000  i_36_251 (c4)
    muxcy_l:CI->LO         1   0.044   0.000  i_36_250 (c5)
    muxcy_l:CI->LO         1   0.044   0.000  i_36_249 (c6)
    muxcy_l:CI->LO         1   0.044   0.000  i_36_248 (c7)
    muxcy_l:CI->LO         1   0.044   0.000  i_36_111 (c8)
    muxcy_l:CI->LO         1   0.044   0.000  i_36_55 (c9)
    muxcy_l:CI->LO         1   0.044   0.000  i_36_62 (c10)
    muxcy_l:CI->LO         1   0.044   0.000  i_36_58 (c11)
    muxcy_l:CI->LO         1   0.044   0.000  i_36_63 (c12)
    muxcy_l:CI->LO         1   0.044   0.000  i_36_110 (c13)
    muxcy_d:CI->LO         1   0.044   0.000  i_36_107 (c14)
    xorcy:CI->O            1   0.418   1.035  i_36_80 (s_15)
     end scope: 'xlxi_1_xlxi_15_xlxi_23'
    LUT4:I0->O             1   0.573   1.035  xlxi_1_xlxi_15_xlxi_24_I_1_LUT_16 (xlxi_1_xlxi_15_xlxi_24_N77)
    OR2:I1->O              1   0.573   1.035  xlxi_1_xlxi_7 (xlxi_1_xlxn_17)
    AND2:I1->O             1   0.573   1.035  xlxi_1_xlxi_14 (ovf)
    OBUF:I->O                  4.787          xlxi_9 (overflow)
    ----------------------------------------
    Total                     26.676ns (12.123ns logic, 14.553ns route)
                                       (45.4% logic, 54.6% route)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Delay:               17.874ns (Levels of Logic = 4)
  Source:            clock
  Destination:       ldata_9

  Data Path: clock to ldata_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O              1   0.768   1.035  xlxi_16 (xlxn_1)
    BUFG:I->O            282   0.679   7.380  xlxi_17 (clk)
    LUT3:I2->O            16   0.573   2.520  I_xlxi_30_pctofpgainterface_fpgatosraminterface_I7_EnableTr_INV (N623)
    IOBUF:T->IO                4.919          ldata_9_IOBUF (ldata_9)
    ----------------------------------------
    Total                     17.874ns (6.939ns logic, 10.935ns route)
                                       (38.8% logic, 61.2% route)

=========================================================================
CPU : 28.53 / 28.56 s | Elapsed : 29.00 / 29.00 s
 
--> 
