[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ElabCParam/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 561
LIB: work
FILE: ${SURELOG_DIR}/tests/ElabCParam/dut.sv
n<> u<560> t<Top_level_rule> c<1> l<2:1> el<68:1>
  n<> u<1> t<Null_rule> p<560> s<559> l<2:1> el<2:1>
  n<> u<559> t<Source_text> p<560> c<103> l<2:1> el<67:11>
    n<> u<103> t<Description> p<559> c<102> s<146> l<2:1> el<21:10>
      n<> u<102> t<Module_declaration> p<103> c<21> l<2:1> el<21:10>
        n<> u<21> t<Module_nonansi_header> p<102> c<2> s<100> l<2:1> el<5:3>
          n<module> u<2> t<Module_keyword> p<21> s<3> l<2:1> el<2:7>
          n<prim_fifo_sync> u<3> t<STRING_CONST> p<21> s<19> l<2:8> el<2:22>
          n<> u<19> t<Parameter_port_list> p<21> c<18> s<20> l<2:23> el<4:2>
            n<> u<18> t<Parameter_port_declaration> p<19> c<17> l<3:3> el<3:41>
              n<> u<17> t<Parameter_declaration> p<18> c<7> l<3:3> el<3:41>
                n<> u<7> t<Data_type_or_implicit> p<17> c<6> s<16> l<3:13> el<3:25>
                  n<> u<6> t<Data_type> p<7> c<4> l<3:13> el<3:25>
                    n<> u<4> t<IntegerAtomType_Int> p<6> s<5> l<3:13> el<3:16>
                    n<> u<5> t<Signing_Unsigned> p<6> l<3:17> el<3:25>
                n<> u<16> t<List_of_param_assignments> p<17> c<15> l<3:26> el<3:41>
                  n<> u<15> t<Param_assignment> p<16> c<8> l<3:26> el<3:41>
                    n<Depth> u<8> t<STRING_CONST> p<15> s<14> l<3:26> el<3:31>
                    n<> u<14> t<Constant_param_expression> p<15> c<13> l<3:40> el<3:41>
                      n<> u<13> t<Constant_mintypmax_expression> p<14> c<12> l<3:40> el<3:41>
                        n<> u<12> t<Constant_expression> p<13> c<11> l<3:40> el<3:41>
                          n<> u<11> t<Constant_primary> p<12> c<10> l<3:40> el<3:41>
                            n<> u<10> t<Primary_literal> p<11> c<9> l<3:40> el<3:41>
                              n<4> u<9> t<INT_CONST> p<10> l<3:40> el<3:41>
          n<> u<20> t<List_of_ports> p<21> l<4:3> el<5:2>
        n<> u<100> t<Module_item> p<102> c<99> s<101> l<8:3> el<20:6>
          n<> u<99> t<Non_port_module_item> p<100> c<98> l<8:3> el<20:6>
            n<> u<98> t<Module_or_generate_item> p<99> c<97> l<8:3> el<20:6>
              n<> u<97> t<Module_common_item> p<98> c<96> l<8:3> el<20:6>
                n<> u<96> t<Conditional_generate_construct> p<97> c<95> l<8:3> el<20:6>
                  n<> u<95> t<If_generate_construct> p<96> c<93> l<8:3> el<20:6>
                    n<> u<93> t<IF> p<95> s<31> l<8:3> el<8:5>
                    n<> u<31> t<Constant_expression> p<95> c<25> s<50> l<8:7> el<8:17>
                      n<> u<25> t<Constant_expression> p<31> c<24> s<30> l<8:7> el<8:12>
                        n<> u<24> t<Constant_primary> p<25> c<23> l<8:7> el<8:12>
                          n<> u<23> t<Primary_literal> p<24> c<22> l<8:7> el<8:12>
                            n<Depth> u<22> t<STRING_CONST> p<23> l<8:7> el<8:12>
                      n<> u<30> t<BinOp_Equiv> p<31> s<29> l<8:13> el<8:15>
                      n<> u<29> t<Constant_expression> p<31> c<28> l<8:16> el<8:17>
                        n<> u<28> t<Constant_primary> p<29> c<27> l<8:16> el<8:17>
                          n<> u<27> t<Primary_literal> p<28> c<26> l<8:16> el<8:17>
                            n<0> u<26> t<INT_CONST> p<27> l<8:16> el<8:17>
                    n<> u<50> t<Generate_item> p<95> c<49> s<94> l<8:19> el<15:6>
                      n<> u<49> t<Generate_begin_end_block> p<50> c<32> l<8:19> el<15:6>
                        n<gen_passthru> u<32> t<STRING_CONST> p<49> s<47> l<8:27> el<8:39>
                        n<> u<47> t<Generate_item> p<49> c<46> s<48> l<11:5> el<11:25>
                          n<> u<46> t<Module_or_generate_item> p<47> c<45> l<11:5> el<11:25>
                            n<> u<45> t<Module_common_item> p<46> c<44> l<11:5> el<11:25>
                              n<> u<44> t<Continuous_assign> p<45> c<43> l<11:5> el<11:25>
                                n<> u<43> t<List_of_net_assignments> p<44> c<42> l<11:12> el<11:24>
                                  n<> u<42> t<Net_assignment> p<43> c<37> l<11:12> el<11:24>
                                    n<> u<37> t<Net_lvalue> p<42> c<34> s<41> l<11:12> el<11:17>
                                      n<> u<34> t<Ps_or_hierarchical_identifier> p<37> c<33> s<36> l<11:12> el<11:17>
                                        n<depth> u<33> t<STRING_CONST> p<34> l<11:12> el<11:17>
                                      n<> u<36> t<Constant_select> p<37> c<35> l<11:18> el<11:18>
                                        n<> u<35> t<Constant_bit_select> p<36> l<11:18> el<11:18>
                                    n<> u<41> t<Expression> p<42> c<40> l<11:20> el<11:24>
                                      n<> u<40> t<Primary> p<41> c<39> l<11:20> el<11:24>
                                        n<> u<39> t<Primary_literal> p<40> c<38> l<11:20> el<11:24>
                                          n<> u<38> t<Number_1Tickb0> p<39> l<11:20> el<11:24>
                        n<> u<48> t<END> p<49> l<15:3> el<15:6>
                    n<> u<94> t<ELSE> p<95> s<92> l<15:7> el<15:11>
                    n<> u<92> t<Generate_item> p<95> c<91> l<15:12> el<20:6>
                      n<> u<91> t<Generate_begin_end_block> p<92> c<51> l<15:12> el<20:6>
                        n<gen_normal> u<51> t<STRING_CONST> p<91> s<89> l<15:20> el<15:30>
                        n<> u<89> t<Generate_item> p<91> c<88> s<90> l<18:5> el<18:73>
                          n<> u<88> t<Module_or_generate_item> p<89> c<87> l<18:5> el<18:73>
                            n<> u<87> t<Module_common_item> p<88> c<86> l<18:5> el<18:73>
                              n<> u<86> t<Module_or_generate_item_declaration> p<87> c<85> l<18:5> el<18:73>
                                n<> u<85> t<Package_or_generate_item_declaration> p<86> c<84> l<18:5> el<18:73>
                                  n<> u<84> t<Local_parameter_declaration> p<85> c<55> l<18:5> el<18:72>
                                    n<> u<55> t<Data_type_or_implicit> p<84> c<54> s<83> l<18:16> el<18:28>
                                      n<> u<54> t<Data_type> p<55> c<52> l<18:16> el<18:28>
                                        n<> u<52> t<IntegerAtomType_Int> p<54> s<53> l<18:16> el<18:19>
                                        n<> u<53> t<Signing_Unsigned> p<54> l<18:20> el<18:28>
                                    n<> u<83> t<List_of_param_assignments> p<84> c<82> l<18:29> el<18:72>
                                      n<> u<82> t<Param_assignment> p<83> c<56> l<18:29> el<18:72>
                                        n<PTRV_W> u<56> t<STRING_CONST> p<82> s<81> l<18:29> el<18:35>
                                        n<> u<81> t<Constant_param_expression> p<82> c<80> l<18:41> el<18:72>
                                          n<> u<80> t<Constant_mintypmax_expression> p<81> c<79> l<18:41> el<18:72>
                                            n<> u<79> t<Constant_expression> p<80> c<66> l<18:41> el<18:72>
                                              n<> u<66> t<Constant_expression> p<79> c<65> s<78> l<18:41> el<18:54>
                                                n<> u<65> t<Constant_primary> p<66> c<64> l<18:41> el<18:54>
                                                  n<> u<64> t<Subroutine_call> p<65> c<57> l<18:41> el<18:54>
                                                    n<> u<57> t<Dollar_keyword> p<64> s<58> l<18:41> el<18:42>
                                                    n<clog2> u<58> t<STRING_CONST> p<64> s<63> l<18:42> el<18:47>
                                                    n<> u<63> t<List_of_arguments> p<64> c<62> l<18:48> el<18:53>
                                                      n<> u<62> t<Expression> p<63> c<61> l<18:48> el<18:53>
                                                        n<> u<61> t<Primary> p<62> c<60> l<18:48> el<18:53>
                                                          n<> u<60> t<Primary_literal> p<61> c<59> l<18:48> el<18:53>
                                                            n<Depth> u<59> t<STRING_CONST> p<60> l<18:48> el<18:53>
                                              n<> u<78> t<BinOp_Plus> p<79> s<77> l<18:55> el<18:56>
                                              n<> u<77> t<Constant_expression> p<79> c<76> l<18:57> el<18:72>
                                                n<> u<76> t<Unary_ReductNor> p<77> s<75> l<18:57> el<18:59>
                                                n<> u<75> t<Constant_primary> p<77> c<74> l<18:59> el<18:72>
                                                  n<> u<74> t<Subroutine_call> p<75> c<67> l<18:59> el<18:72>
                                                    n<> u<67> t<Dollar_keyword> p<74> s<68> l<18:59> el<18:60>
                                                    n<clog2> u<68> t<STRING_CONST> p<74> s<73> l<18:60> el<18:65>
                                                    n<> u<73> t<List_of_arguments> p<74> c<72> l<18:66> el<18:71>
                                                      n<> u<72> t<Expression> p<73> c<71> l<18:66> el<18:71>
                                                        n<> u<71> t<Primary> p<72> c<70> l<18:66> el<18:71>
                                                          n<> u<70> t<Primary_literal> p<71> c<69> l<18:66> el<18:71>
                                                            n<Depth> u<69> t<STRING_CONST> p<70> l<18:66> el<18:71>
                        n<> u<90> t<END> p<91> l<20:3> el<20:6>
        n<> u<101> t<ENDMODULE> p<102> l<21:1> el<21:10>
    n<> u<146> t<Description> p<559> c<145> s<349> l<24:1> el<33:10>
      n<> u<145> t<Module_declaration> p<146> c<123> l<24:1> el<33:10>
        n<> u<123> t<Module_nonansi_header> p<145> c<104> s<143> l<24:1> el<27:3>
          n<module> u<104> t<Module_keyword> p<123> s<105> l<24:1> el<24:7>
          n<fifo_sync> u<105> t<STRING_CONST> p<123> s<121> l<24:8> el<24:17>
          n<> u<121> t<Parameter_port_list> p<123> c<120> s<122> l<24:18> el<26:2>
            n<> u<120> t<Parameter_port_declaration> p<121> c<119> l<25:3> el<25:38>
              n<> u<119> t<Parameter_declaration> p<120> c<109> l<25:3> el<25:38>
                n<> u<109> t<Data_type_or_implicit> p<119> c<108> s<118> l<25:13> el<25:25>
                  n<> u<108> t<Data_type> p<109> c<106> l<25:13> el<25:25>
                    n<> u<106> t<IntegerAtomType_Int> p<108> s<107> l<25:13> el<25:16>
                    n<> u<107> t<Signing_Unsigned> p<108> l<25:17> el<25:25>
                n<> u<118> t<List_of_param_assignments> p<119> c<117> l<25:26> el<25:38>
                  n<> u<117> t<Param_assignment> p<118> c<110> l<25:26> el<25:38>
                    n<ReqDepth> u<110> t<STRING_CONST> p<117> s<116> l<25:26> el<25:34>
                    n<> u<116> t<Constant_param_expression> p<117> c<115> l<25:37> el<25:38>
                      n<> u<115> t<Constant_mintypmax_expression> p<116> c<114> l<25:37> el<25:38>
                        n<> u<114> t<Constant_expression> p<115> c<113> l<25:37> el<25:38>
                          n<> u<113> t<Constant_primary> p<114> c<112> l<25:37> el<25:38>
                            n<> u<112> t<Primary_literal> p<113> c<111> l<25:37> el<25:38>
                              n<6> u<111> t<INT_CONST> p<112> l<25:37> el<25:38>
          n<> u<122> t<List_of_ports> p<123> l<26:3> el<27:2>
        n<> u<143> t<Module_item> p<145> c<142> s<144> l<30:3> el<30:49>
          n<> u<142> t<Non_port_module_item> p<143> c<141> l<30:3> el<30:49>
            n<> u<141> t<Module_or_generate_item> p<142> c<140> l<30:3> el<30:49>
              n<> u<140> t<Module_instantiation> p<141> c<124> l<30:3> el<30:49>
                n<prim_fifo_sync> u<124> t<STRING_CONST> p<140> s<134> l<30:3> el<30:17>
                n<> u<134> t<Parameter_value_assignment> p<140> c<133> s<139> l<30:18> el<30:37>
                  n<> u<133> t<List_of_parameter_assignments> p<134> c<132> l<30:20> el<30:36>
                    n<> u<132> t<Named_parameter_assignment> p<133> c<125> l<30:20> el<30:36>
                      n<Depth> u<125> t<STRING_CONST> p<132> s<131> l<30:21> el<30:26>
                      n<> u<131> t<Param_expression> p<132> c<130> l<30:27> el<30:35>
                        n<> u<130> t<Mintypmax_expression> p<131> c<129> l<30:27> el<30:35>
                          n<> u<129> t<Expression> p<130> c<128> l<30:27> el<30:35>
                            n<> u<128> t<Primary> p<129> c<127> l<30:27> el<30:35>
                              n<> u<127> t<Primary_literal> p<128> c<126> l<30:27> el<30:35>
                                n<ReqDepth> u<126> t<STRING_CONST> p<127> l<30:27> el<30:35>
                n<> u<139> t<Hierarchical_instance> p<140> c<136> l<30:38> el<30:48>
                  n<> u<136> t<Name_of_instance> p<139> c<135> s<138> l<30:38> el<30:45>
                    n<reqfifo> u<135> t<STRING_CONST> p<136> l<30:38> el<30:45>
                  n<> u<138> t<List_of_port_connections> p<139> c<137> l<30:47> el<30:47>
                    n<> u<137> t<Ordered_port_connection> p<138> l<30:47> el<30:47>
        n<> u<144> t<ENDMODULE> p<145> l<33:1> el<33:10>
    n<> u<349> t<Description> p<559> c<348> s<352> l<38:1> el<51:10>
      n<> u<348> t<Module_declaration> p<349> c<198> l<38:1> el<51:10>
        n<> u<198> t<Module_nonansi_header> p<348> c<147> s<233> l<38:1> el<40:49>
          n<module> u<147> t<Module_keyword> p<198> s<148> l<38:1> el<38:7>
          n<socket_1n> u<148> t<STRING_CONST> p<198> s<196> l<38:8> el<38:17>
          n<> u<196> t<Parameter_port_list> p<198> c<163> s<197> l<38:18> el<40:45>
            n<> u<163> t<Parameter_port_declaration> p<196> c<162> s<195> l<39:3> el<39:40>
              n<> u<162> t<Parameter_declaration> p<163> c<152> l<39:3> el<39:40>
                n<> u<152> t<Data_type_or_implicit> p<162> c<151> s<161> l<39:13> el<39:25>
                  n<> u<151> t<Data_type> p<152> c<149> l<39:13> el<39:25>
                    n<> u<149> t<IntegerAtomType_Int> p<151> s<150> l<39:13> el<39:16>
                    n<> u<150> t<Signing_Unsigned> p<151> l<39:17> el<39:25>
                n<> u<161> t<List_of_param_assignments> p<162> c<160> l<39:27> el<39:40>
                  n<> u<160> t<Param_assignment> p<161> c<153> l<39:27> el<39:40>
                    n<N> u<153> t<STRING_CONST> p<160> s<159> l<39:27> el<39:28>
                    n<> u<159> t<Constant_param_expression> p<160> c<158> l<39:39> el<39:40>
                      n<> u<158> t<Constant_mintypmax_expression> p<159> c<157> l<39:39> el<39:40>
                        n<> u<157> t<Constant_expression> p<158> c<156> l<39:39> el<39:40>
                          n<> u<156> t<Constant_primary> p<157> c<155> l<39:39> el<39:40>
                            n<> u<155> t<Primary_literal> p<156> c<154> l<39:39> el<39:40>
                              n<2> u<154> t<INT_CONST> p<155> l<39:39> el<39:40>
            n<> u<195> t<Parameter_port_declaration> p<196> c<194> l<40:3> el<40:44>
              n<> u<194> t<Parameter_declaration> p<195> c<176> l<40:3> el<40:44>
                n<> u<176> t<Data_type_or_implicit> p<194> c<175> s<193> l<40:13> el<40:22>
                  n<> u<175> t<Data_type> p<176> c<164> l<40:13> el<40:22>
                    n<> u<164> t<IntVec_TypeBit> p<175> s<174> l<40:13> el<40:16>
                    n<> u<174> t<Packed_dimension> p<175> c<173> l<40:17> el<40:22>
                      n<> u<173> t<Constant_range> p<174> c<168> l<40:18> el<40:21>
                        n<> u<168> t<Constant_expression> p<173> c<167> s<172> l<40:18> el<40:19>
                          n<> u<167> t<Constant_primary> p<168> c<166> l<40:18> el<40:19>
                            n<> u<166> t<Primary_literal> p<167> c<165> l<40:18> el<40:19>
                              n<7> u<165> t<INT_CONST> p<166> l<40:18> el<40:19>
                        n<> u<172> t<Constant_expression> p<173> c<171> l<40:20> el<40:21>
                          n<> u<171> t<Constant_primary> p<172> c<170> l<40:20> el<40:21>
                            n<> u<170> t<Primary_literal> p<171> c<169> l<40:20> el<40:21>
                              n<0> u<169> t<INT_CONST> p<170> l<40:20> el<40:21>
                n<> u<193> t<List_of_param_assignments> p<194> c<192> l<40:23> el<40:44>
                  n<> u<192> t<Param_assignment> p<193> c<177> l<40:23> el<40:44>
                    n<DReqDepth> u<177> t<STRING_CONST> p<192> s<191> l<40:23> el<40:32>
                    n<> u<191> t<Constant_param_expression> p<192> c<190> l<40:35> el<40:44>
                      n<> u<190> t<Constant_mintypmax_expression> p<191> c<189> l<40:35> el<40:44>
                        n<> u<189> t<Constant_expression> p<190> c<188> l<40:35> el<40:44>
                          n<> u<188> t<Constant_primary> p<189> c<187> l<40:35> el<40:44>
                            n<> u<187> t<Constant_multiple_concatenation> p<188> c<181> l<40:35> el<40:44>
                              n<> u<181> t<Constant_expression> p<187> c<180> s<186> l<40:36> el<40:37>
                                n<> u<180> t<Constant_primary> p<181> c<179> l<40:36> el<40:37>
                                  n<> u<179> t<Primary_literal> p<180> c<178> l<40:36> el<40:37>
                                    n<N> u<178> t<STRING_CONST> p<179> l<40:36> el<40:37>
                              n<> u<186> t<Constant_concatenation> p<187> c<185> l<40:37> el<40:43>
                                n<> u<185> t<Constant_expression> p<186> c<184> l<40:38> el<40:42>
                                  n<> u<184> t<Constant_primary> p<185> c<183> l<40:38> el<40:42>
                                    n<> u<183> t<Primary_literal> p<184> c<182> l<40:38> el<40:42>
                                      n<4'h2> u<182> t<INT_CONST> p<183> l<40:38> el<40:42>
          n<> u<197> t<List_of_ports> p<198> l<40:46> el<40:48>
        n<> u<233> t<Module_item> p<348> c<232> s<280> l<41:3> el<41:42>
          n<> u<232> t<Non_port_module_item> p<233> c<231> l<41:3> el<41:42>
            n<> u<231> t<Module_or_generate_item> p<232> c<230> l<41:3> el<41:42>
              n<> u<230> t<Module_common_item> p<231> c<229> l<41:3> el<41:42>
                n<> u<229> t<Module_or_generate_item_declaration> p<230> c<228> l<41:3> el<41:42>
                  n<> u<228> t<Package_or_generate_item_declaration> p<229> c<227> l<41:3> el<41:42>
                    n<> u<227> t<Parameter_declaration> p<228> c<211> l<41:3> el<41:41>
                      n<> u<211> t<Data_type_or_implicit> p<227> c<210> s<226> l<41:13> el<41:22>
                        n<> u<210> t<Data_type> p<211> c<199> l<41:13> el<41:22>
                          n<> u<199> t<IntVec_TypeBit> p<210> s<209> l<41:13> el<41:16>
                          n<> u<209> t<Packed_dimension> p<210> c<208> l<41:17> el<41:22>
                            n<> u<208> t<Constant_range> p<209> c<203> l<41:18> el<41:21>
                              n<> u<203> t<Constant_expression> p<208> c<202> s<207> l<41:18> el<41:19>
                                n<> u<202> t<Constant_primary> p<203> c<201> l<41:18> el<41:19>
                                  n<> u<201> t<Primary_literal> p<202> c<200> l<41:18> el<41:19>
                                    n<7> u<200> t<INT_CONST> p<201> l<41:18> el<41:19>
                              n<> u<207> t<Constant_expression> p<208> c<206> l<41:20> el<41:21>
                                n<> u<206> t<Constant_primary> p<207> c<205> l<41:20> el<41:21>
                                  n<> u<205> t<Primary_literal> p<206> c<204> l<41:20> el<41:21>
                                    n<0> u<204> t<INT_CONST> p<205> l<41:20> el<41:21>
                      n<> u<226> t<List_of_param_assignments> p<227> c<225> l<41:23> el<41:41>
                        n<> u<225> t<Param_assignment> p<226> c<212> l<41:23> el<41:41>
                          n<AA> u<212> t<STRING_CONST> p<225> s<224> l<41:23> el<41:25>
                          n<> u<224> t<Constant_param_expression> p<225> c<223> l<41:28> el<41:41>
                            n<> u<223> t<Constant_mintypmax_expression> p<224> c<222> l<41:28> el<41:41>
                              n<> u<222> t<Constant_expression> p<223> c<216> l<41:28> el<41:41>
                                n<> u<216> t<Constant_expression> p<222> c<215> s<221> l<41:28> el<41:37>
                                  n<> u<215> t<Constant_primary> p<216> c<214> l<41:28> el<41:37>
                                    n<> u<214> t<Primary_literal> p<215> c<213> l<41:28> el<41:37>
                                      n<DReqDepth> u<213> t<STRING_CONST> p<214> l<41:28> el<41:37>
                                n<> u<221> t<BinOp_Mult> p<222> s<220> l<41:38> el<41:39>
                                n<> u<220> t<Constant_expression> p<222> c<219> l<41:40> el<41:41>
                                  n<> u<219> t<Constant_primary> p<220> c<218> l<41:40> el<41:41>
                                    n<> u<218> t<Primary_literal> p<219> c<217> l<41:40> el<41:41>
                                      n<2> u<217> t<INT_CONST> p<218> l<41:40> el<41:41>
        n<> u<280> t<Module_item> p<348> c<279> s<346> l<42:3> el<42:46>
          n<> u<279> t<Non_port_module_item> p<280> c<278> l<42:3> el<42:46>
            n<> u<278> t<Module_or_generate_item> p<279> c<277> l<42:3> el<42:46>
              n<> u<277> t<Module_common_item> p<278> c<276> l<42:3> el<42:46>
                n<> u<276> t<Module_or_generate_item_declaration> p<277> c<275> l<42:3> el<42:46>
                  n<> u<275> t<Package_or_generate_item_declaration> p<276> c<274> l<42:3> el<42:46>
                    n<> u<274> t<Parameter_declaration> p<275> c<246> l<42:3> el<42:45>
                      n<> u<246> t<Data_type_or_implicit> p<274> c<245> s<273> l<42:13> el<42:22>
                        n<> u<245> t<Data_type> p<246> c<234> l<42:13> el<42:22>
                          n<> u<234> t<IntVec_TypeBit> p<245> s<244> l<42:13> el<42:16>
                          n<> u<244> t<Packed_dimension> p<245> c<243> l<42:17> el<42:22>
                            n<> u<243> t<Constant_range> p<244> c<238> l<42:18> el<42:21>
                              n<> u<238> t<Constant_expression> p<243> c<237> s<242> l<42:18> el<42:19>
                                n<> u<237> t<Constant_primary> p<238> c<236> l<42:18> el<42:19>
                                  n<> u<236> t<Primary_literal> p<237> c<235> l<42:18> el<42:19>
                                    n<7> u<235> t<INT_CONST> p<236> l<42:18> el<42:19>
                              n<> u<242> t<Constant_expression> p<243> c<241> l<42:20> el<42:21>
                                n<> u<241> t<Constant_primary> p<242> c<240> l<42:20> el<42:21>
                                  n<> u<240> t<Primary_literal> p<241> c<239> l<42:20> el<42:21>
                                    n<0> u<239> t<INT_CONST> p<240> l<42:20> el<42:21>
                      n<> u<273> t<List_of_param_assignments> p<274> c<272> l<42:23> el<42:45>
                        n<> u<272> t<Param_assignment> p<273> c<247> l<42:23> el<42:45>
                          n<BB> u<247> t<STRING_CONST> p<272> s<271> l<42:23> el<42:25>
                          n<> u<271> t<Constant_param_expression> p<272> c<270> l<42:28> el<42:45>
                            n<> u<270> t<Constant_mintypmax_expression> p<271> c<269> l<42:28> el<42:45>
                              n<> u<269> t<Constant_expression> p<270> c<268> l<42:28> el<42:45>
                                n<> u<268> t<Constant_primary> p<269> c<248> l<42:28> el<42:45>
                                  n<DReqDepth> u<248> t<STRING_CONST> p<268> s<267> l<42:28> el<42:37>
                                  n<> u<267> t<Constant_select> p<268> c<249> l<42:37> el<42:45>
                                    n<> u<249> t<Constant_bit_select> p<267> s<266> l<42:37> el<42:37>
                                    n<> u<266> t<Constant_part_select_range> p<267> c<265> l<42:38> el<42:44>
                                      n<> u<265> t<Constant_indexed_range> p<266> c<259> l<42:38> el<42:44>
                                        n<> u<259> t<Constant_expression> p<265> c<253> s<260> l<42:38> el<42:41>
                                          n<> u<253> t<Constant_expression> p<259> c<252> s<258> l<42:38> el<42:39>
                                            n<> u<252> t<Constant_primary> p<253> c<251> l<42:38> el<42:39>
                                              n<> u<251> t<Primary_literal> p<252> c<250> l<42:38> el<42:39>
                                                n<1> u<250> t<INT_CONST> p<251> l<42:38> el<42:39>
                                          n<> u<258> t<BinOp_Mult> p<259> s<257> l<42:39> el<42:40>
                                          n<> u<257> t<Constant_expression> p<259> c<256> l<42:40> el<42:41>
                                            n<> u<256> t<Constant_primary> p<257> c<255> l<42:40> el<42:41>
                                              n<> u<255> t<Primary_literal> p<256> c<254> l<42:40> el<42:41>
                                                n<4> u<254> t<INT_CONST> p<255> l<42:40> el<42:41>
                                        n<> u<260> t<IncPartSelectOp> p<265> s<264> l<42:41> el<42:43>
                                        n<> u<264> t<Constant_expression> p<265> c<263> l<42:43> el<42:44>
                                          n<> u<263> t<Constant_primary> p<264> c<262> l<42:43> el<42:44>
                                            n<> u<262> t<Primary_literal> p<263> c<261> l<42:43> el<42:44>
                                              n<4> u<261> t<INT_CONST> p<262> l<42:43> el<42:44>
        n<> u<346> t<Module_item> p<348> c<345> s<347> l<44:3> el<48:6>
          n<> u<345> t<Non_port_module_item> p<346> c<344> l<44:3> el<48:6>
            n<> u<344> t<Module_or_generate_item> p<345> c<343> l<44:3> el<48:6>
              n<> u<343> t<Module_common_item> p<344> c<342> l<44:3> el<48:6>
                n<> u<342> t<Loop_generate_construct> p<343> c<286> l<44:3> el<48:6>
                  n<> u<286> t<Genvar_initialization> p<342> c<281> s<296> l<44:8> el<44:20>
                    n<i> u<281> t<STRING_CONST> p<286> s<285> l<44:15> el<44:16>
                    n<> u<285> t<Constant_expression> p<286> c<284> l<44:19> el<44:20>
                      n<> u<284> t<Constant_primary> p<285> c<283> l<44:19> el<44:20>
                        n<> u<283> t<Primary_literal> p<284> c<282> l<44:19> el<44:20>
                          n<0> u<282> t<INT_CONST> p<283> l<44:19> el<44:20>
                  n<> u<296> t<Constant_expression> p<342> c<290> s<299> l<44:23> el<44:28>
                    n<> u<290> t<Constant_expression> p<296> c<289> s<295> l<44:23> el<44:24>
                      n<> u<289> t<Constant_primary> p<290> c<288> l<44:23> el<44:24>
                        n<> u<288> t<Primary_literal> p<289> c<287> l<44:23> el<44:24>
                          n<i> u<287> t<STRING_CONST> p<288> l<44:23> el<44:24>
                    n<> u<295> t<BinOp_Less> p<296> s<294> l<44:25> el<44:26>
                    n<> u<294> t<Constant_expression> p<296> c<293> l<44:27> el<44:28>
                      n<> u<293> t<Constant_primary> p<294> c<292> l<44:27> el<44:28>
                        n<> u<292> t<Primary_literal> p<293> c<291> l<44:27> el<44:28>
                          n<N> u<291> t<STRING_CONST> p<292> l<44:27> el<44:28>
                  n<> u<299> t<Genvar_iteration> p<342> c<297> s<341> l<44:31> el<44:34>
                    n<i> u<297> t<STRING_CONST> p<299> s<298> l<44:31> el<44:32>
                    n<> u<298> t<IncDec_PlusPlus> p<299> l<44:32> el<44:34>
                  n<> u<341> t<Generate_item> p<342> c<340> l<44:36> el<48:6>
                    n<> u<340> t<Generate_begin_end_block> p<341> c<300> l<44:36> el<48:6>
                      n<gen_dfifo> u<300> t<STRING_CONST> p<340> s<338> l<44:44> el<44:53>
                      n<> u<338> t<Generate_item> p<340> c<337> s<339> l<45:5> el<47:17>
                        n<> u<337> t<Module_or_generate_item> p<338> c<336> l<45:5> el<47:17>
                          n<> u<336> t<Module_instantiation> p<337> c<301> l<45:5> el<47:17>
                            n<fifo_sync> u<301> t<STRING_CONST> p<336> s<330> l<45:5> el<45:14>
                            n<> u<330> t<Parameter_value_assignment> p<336> c<329> s<335> l<45:15> el<47:6>
                              n<> u<329> t<List_of_parameter_assignments> p<330> c<328> l<46:7> el<46:35>
                                n<> u<328> t<Named_parameter_assignment> p<329> c<302> l<46:7> el<46:35>
                                  n<ReqDepth> u<302> t<STRING_CONST> p<328> s<327> l<46:8> el<46:16>
                                  n<> u<327> t<Param_expression> p<328> c<326> l<46:17> el<46:34>
                                    n<> u<326> t<Mintypmax_expression> p<327> c<325> l<46:17> el<46:34>
                                      n<> u<325> t<Expression> p<326> c<324> l<46:17> el<46:34>
                                        n<> u<324> t<Primary> p<325> c<323> l<46:17> el<46:34>
                                          n<> u<323> t<Complex_func_call> p<324> c<303> l<46:17> el<46:34>
                                            n<DReqDepth> u<303> t<STRING_CONST> p<323> s<322> l<46:17> el<46:26>
                                            n<> u<322> t<Select> p<323> c<304> l<46:26> el<46:34>
                                              n<> u<304> t<Bit_select> p<322> s<321> l<46:26> el<46:26>
                                              n<> u<321> t<Part_select_range> p<322> c<320> l<46:27> el<46:33>
                                                n<> u<320> t<Indexed_range> p<321> c<314> l<46:27> el<46:33>
                                                  n<> u<314> t<Expression> p<320> c<308> s<315> l<46:27> el<46:30>
                                                    n<> u<308> t<Expression> p<314> c<307> s<313> l<46:27> el<46:28>
                                                      n<> u<307> t<Primary> p<308> c<306> l<46:27> el<46:28>
                                                        n<> u<306> t<Primary_literal> p<307> c<305> l<46:27> el<46:28>
                                                          n<i> u<305> t<STRING_CONST> p<306> l<46:27> el<46:28>
                                                    n<> u<313> t<BinOp_Mult> p<314> s<312> l<46:28> el<46:29>
                                                    n<> u<312> t<Expression> p<314> c<311> l<46:29> el<46:30>
                                                      n<> u<311> t<Primary> p<312> c<310> l<46:29> el<46:30>
                                                        n<> u<310> t<Primary_literal> p<311> c<309> l<46:29> el<46:30>
                                                          n<4> u<309> t<INT_CONST> p<310> l<46:29> el<46:30>
                                                  n<> u<315> t<IncPartSelectOp> p<320> s<319> l<46:30> el<46:32>
                                                  n<> u<319> t<Constant_expression> p<320> c<318> l<46:32> el<46:33>
                                                    n<> u<318> t<Constant_primary> p<319> c<317> l<46:32> el<46:33>
                                                      n<> u<317> t<Primary_literal> p<318> c<316> l<46:32> el<46:33>
                                                        n<4> u<316> t<INT_CONST> p<317> l<46:32> el<46:33>
                            n<> u<335> t<Hierarchical_instance> p<336> c<332> l<47:7> el<47:16>
                              n<> u<332> t<Name_of_instance> p<335> c<331> s<334> l<47:7> el<47:13>
                                n<fifo_d> u<331> t<STRING_CONST> p<332> l<47:7> el<47:13>
                              n<> u<334> t<List_of_port_connections> p<335> c<333> l<47:15> el<47:15>
                                n<> u<333> t<Ordered_port_connection> p<334> l<47:15> el<47:15>
                      n<> u<339> t<END> p<340> l<48:3> el<48:6>
        n<> u<347> t<ENDMODULE> p<348> l<51:1> el<51:10>
    n<> u<352> t<Description> p<559> c<351> s<555> l<51:10> el<51:11>
      n<> u<351> t<Package_item> p<352> c<350> l<51:10> el<51:11>
        n<> u<350> t<Package_or_generate_item_declaration> p<351> l<51:10> el<51:11>
    n<> u<555> t<Description> p<559> c<554> s<558> l<54:1> el<67:10>
      n<> u<554> t<Module_declaration> p<555> c<404> l<54:1> el<67:10>
        n<> u<404> t<Module_nonansi_header> p<554> c<353> s<439> l<54:1> el<56:49>
          n<module> u<353> t<Module_keyword> p<404> s<354> l<54:1> el<54:7>
          n<all_zero> u<354> t<STRING_CONST> p<404> s<402> l<54:8> el<54:16>
          n<> u<402> t<Parameter_port_list> p<404> c<369> s<403> l<54:17> el<56:45>
            n<> u<369> t<Parameter_port_declaration> p<402> c<368> s<401> l<55:3> el<55:40>
              n<> u<368> t<Parameter_declaration> p<369> c<358> l<55:3> el<55:40>
                n<> u<358> t<Data_type_or_implicit> p<368> c<357> s<367> l<55:13> el<55:25>
                  n<> u<357> t<Data_type> p<358> c<355> l<55:13> el<55:25>
                    n<> u<355> t<IntegerAtomType_Int> p<357> s<356> l<55:13> el<55:16>
                    n<> u<356> t<Signing_Unsigned> p<357> l<55:17> el<55:25>
                n<> u<367> t<List_of_param_assignments> p<368> c<366> l<55:27> el<55:40>
                  n<> u<366> t<Param_assignment> p<367> c<359> l<55:27> el<55:40>
                    n<N> u<359> t<STRING_CONST> p<366> s<365> l<55:27> el<55:28>
                    n<> u<365> t<Constant_param_expression> p<366> c<364> l<55:39> el<55:40>
                      n<> u<364> t<Constant_mintypmax_expression> p<365> c<363> l<55:39> el<55:40>
                        n<> u<363> t<Constant_expression> p<364> c<362> l<55:39> el<55:40>
                          n<> u<362> t<Constant_primary> p<363> c<361> l<55:39> el<55:40>
                            n<> u<361> t<Primary_literal> p<362> c<360> l<55:39> el<55:40>
                              n<2> u<360> t<INT_CONST> p<361> l<55:39> el<55:40>
            n<> u<401> t<Parameter_port_declaration> p<402> c<400> l<56:3> el<56:44>
              n<> u<400> t<Parameter_declaration> p<401> c<382> l<56:3> el<56:44>
                n<> u<382> t<Data_type_or_implicit> p<400> c<381> s<399> l<56:13> el<56:22>
                  n<> u<381> t<Data_type> p<382> c<370> l<56:13> el<56:22>
                    n<> u<370> t<IntVec_TypeBit> p<381> s<380> l<56:13> el<56:16>
                    n<> u<380> t<Packed_dimension> p<381> c<379> l<56:17> el<56:22>
                      n<> u<379> t<Constant_range> p<380> c<374> l<56:18> el<56:21>
                        n<> u<374> t<Constant_expression> p<379> c<373> s<378> l<56:18> el<56:19>
                          n<> u<373> t<Constant_primary> p<374> c<372> l<56:18> el<56:19>
                            n<> u<372> t<Primary_literal> p<373> c<371> l<56:18> el<56:19>
                              n<7> u<371> t<INT_CONST> p<372> l<56:18> el<56:19>
                        n<> u<378> t<Constant_expression> p<379> c<377> l<56:20> el<56:21>
                          n<> u<377> t<Constant_primary> p<378> c<376> l<56:20> el<56:21>
                            n<> u<376> t<Primary_literal> p<377> c<375> l<56:20> el<56:21>
                              n<0> u<375> t<INT_CONST> p<376> l<56:20> el<56:21>
                n<> u<399> t<List_of_param_assignments> p<400> c<398> l<56:23> el<56:44>
                  n<> u<398> t<Param_assignment> p<399> c<383> l<56:23> el<56:44>
                    n<DReqDepth> u<383> t<STRING_CONST> p<398> s<397> l<56:23> el<56:32>
                    n<> u<397> t<Constant_param_expression> p<398> c<396> l<56:35> el<56:44>
                      n<> u<396> t<Constant_mintypmax_expression> p<397> c<395> l<56:35> el<56:44>
                        n<> u<395> t<Constant_expression> p<396> c<394> l<56:35> el<56:44>
                          n<> u<394> t<Constant_primary> p<395> c<393> l<56:35> el<56:44>
                            n<> u<393> t<Constant_multiple_concatenation> p<394> c<387> l<56:35> el<56:44>
                              n<> u<387> t<Constant_expression> p<393> c<386> s<392> l<56:36> el<56:37>
                                n<> u<386> t<Constant_primary> p<387> c<385> l<56:36> el<56:37>
                                  n<> u<385> t<Primary_literal> p<386> c<384> l<56:36> el<56:37>
                                    n<2> u<384> t<INT_CONST> p<385> l<56:36> el<56:37>
                              n<> u<392> t<Constant_concatenation> p<393> c<391> l<56:37> el<56:43>
                                n<> u<391> t<Constant_expression> p<392> c<390> l<56:38> el<56:42>
                                  n<> u<390> t<Constant_primary> p<391> c<389> l<56:38> el<56:42>
                                    n<> u<389> t<Primary_literal> p<390> c<388> l<56:38> el<56:42>
                                      n<4'h0> u<388> t<INT_CONST> p<389> l<56:38> el<56:42>
          n<> u<403> t<List_of_ports> p<404> l<56:46> el<56:48>
        n<> u<439> t<Module_item> p<554> c<438> s<486> l<57:3> el<57:42>
          n<> u<438> t<Non_port_module_item> p<439> c<437> l<57:3> el<57:42>
            n<> u<437> t<Module_or_generate_item> p<438> c<436> l<57:3> el<57:42>
              n<> u<436> t<Module_common_item> p<437> c<435> l<57:3> el<57:42>
                n<> u<435> t<Module_or_generate_item_declaration> p<436> c<434> l<57:3> el<57:42>
                  n<> u<434> t<Package_or_generate_item_declaration> p<435> c<433> l<57:3> el<57:42>
                    n<> u<433> t<Parameter_declaration> p<434> c<417> l<57:3> el<57:41>
                      n<> u<417> t<Data_type_or_implicit> p<433> c<416> s<432> l<57:13> el<57:22>
                        n<> u<416> t<Data_type> p<417> c<405> l<57:13> el<57:22>
                          n<> u<405> t<IntVec_TypeBit> p<416> s<415> l<57:13> el<57:16>
                          n<> u<415> t<Packed_dimension> p<416> c<414> l<57:17> el<57:22>
                            n<> u<414> t<Constant_range> p<415> c<409> l<57:18> el<57:21>
                              n<> u<409> t<Constant_expression> p<414> c<408> s<413> l<57:18> el<57:19>
                                n<> u<408> t<Constant_primary> p<409> c<407> l<57:18> el<57:19>
                                  n<> u<407> t<Primary_literal> p<408> c<406> l<57:18> el<57:19>
                                    n<7> u<406> t<INT_CONST> p<407> l<57:18> el<57:19>
                              n<> u<413> t<Constant_expression> p<414> c<412> l<57:20> el<57:21>
                                n<> u<412> t<Constant_primary> p<413> c<411> l<57:20> el<57:21>
                                  n<> u<411> t<Primary_literal> p<412> c<410> l<57:20> el<57:21>
                                    n<0> u<410> t<INT_CONST> p<411> l<57:20> el<57:21>
                      n<> u<432> t<List_of_param_assignments> p<433> c<431> l<57:23> el<57:41>
                        n<> u<431> t<Param_assignment> p<432> c<418> l<57:23> el<57:41>
                          n<AA> u<418> t<STRING_CONST> p<431> s<430> l<57:23> el<57:25>
                          n<> u<430> t<Constant_param_expression> p<431> c<429> l<57:28> el<57:41>
                            n<> u<429> t<Constant_mintypmax_expression> p<430> c<428> l<57:28> el<57:41>
                              n<> u<428> t<Constant_expression> p<429> c<422> l<57:28> el<57:41>
                                n<> u<422> t<Constant_expression> p<428> c<421> s<427> l<57:28> el<57:37>
                                  n<> u<421> t<Constant_primary> p<422> c<420> l<57:28> el<57:37>
                                    n<> u<420> t<Primary_literal> p<421> c<419> l<57:28> el<57:37>
                                      n<DReqDepth> u<419> t<STRING_CONST> p<420> l<57:28> el<57:37>
                                n<> u<427> t<BinOp_Mult> p<428> s<426> l<57:38> el<57:39>
                                n<> u<426> t<Constant_expression> p<428> c<425> l<57:40> el<57:41>
                                  n<> u<425> t<Constant_primary> p<426> c<424> l<57:40> el<57:41>
                                    n<> u<424> t<Primary_literal> p<425> c<423> l<57:40> el<57:41>
                                      n<2> u<423> t<INT_CONST> p<424> l<57:40> el<57:41>
        n<> u<486> t<Module_item> p<554> c<485> s<552> l<58:3> el<58:46>
          n<> u<485> t<Non_port_module_item> p<486> c<484> l<58:3> el<58:46>
            n<> u<484> t<Module_or_generate_item> p<485> c<483> l<58:3> el<58:46>
              n<> u<483> t<Module_common_item> p<484> c<482> l<58:3> el<58:46>
                n<> u<482> t<Module_or_generate_item_declaration> p<483> c<481> l<58:3> el<58:46>
                  n<> u<481> t<Package_or_generate_item_declaration> p<482> c<480> l<58:3> el<58:46>
                    n<> u<480> t<Parameter_declaration> p<481> c<452> l<58:3> el<58:45>
                      n<> u<452> t<Data_type_or_implicit> p<480> c<451> s<479> l<58:13> el<58:22>
                        n<> u<451> t<Data_type> p<452> c<440> l<58:13> el<58:22>
                          n<> u<440> t<IntVec_TypeBit> p<451> s<450> l<58:13> el<58:16>
                          n<> u<450> t<Packed_dimension> p<451> c<449> l<58:17> el<58:22>
                            n<> u<449> t<Constant_range> p<450> c<444> l<58:18> el<58:21>
                              n<> u<444> t<Constant_expression> p<449> c<443> s<448> l<58:18> el<58:19>
                                n<> u<443> t<Constant_primary> p<444> c<442> l<58:18> el<58:19>
                                  n<> u<442> t<Primary_literal> p<443> c<441> l<58:18> el<58:19>
                                    n<7> u<441> t<INT_CONST> p<442> l<58:18> el<58:19>
                              n<> u<448> t<Constant_expression> p<449> c<447> l<58:20> el<58:21>
                                n<> u<447> t<Constant_primary> p<448> c<446> l<58:20> el<58:21>
                                  n<> u<446> t<Primary_literal> p<447> c<445> l<58:20> el<58:21>
                                    n<0> u<445> t<INT_CONST> p<446> l<58:20> el<58:21>
                      n<> u<479> t<List_of_param_assignments> p<480> c<478> l<58:23> el<58:45>
                        n<> u<478> t<Param_assignment> p<479> c<453> l<58:23> el<58:45>
                          n<BB> u<453> t<STRING_CONST> p<478> s<477> l<58:23> el<58:25>
                          n<> u<477> t<Constant_param_expression> p<478> c<476> l<58:28> el<58:45>
                            n<> u<476> t<Constant_mintypmax_expression> p<477> c<475> l<58:28> el<58:45>
                              n<> u<475> t<Constant_expression> p<476> c<474> l<58:28> el<58:45>
                                n<> u<474> t<Constant_primary> p<475> c<454> l<58:28> el<58:45>
                                  n<DReqDepth> u<454> t<STRING_CONST> p<474> s<473> l<58:28> el<58:37>
                                  n<> u<473> t<Constant_select> p<474> c<455> l<58:37> el<58:45>
                                    n<> u<455> t<Constant_bit_select> p<473> s<472> l<58:37> el<58:37>
                                    n<> u<472> t<Constant_part_select_range> p<473> c<471> l<58:38> el<58:44>
                                      n<> u<471> t<Constant_indexed_range> p<472> c<465> l<58:38> el<58:44>
                                        n<> u<465> t<Constant_expression> p<471> c<459> s<466> l<58:38> el<58:41>
                                          n<> u<459> t<Constant_expression> p<465> c<458> s<464> l<58:38> el<58:39>
                                            n<> u<458> t<Constant_primary> p<459> c<457> l<58:38> el<58:39>
                                              n<> u<457> t<Primary_literal> p<458> c<456> l<58:38> el<58:39>
                                                n<1> u<456> t<INT_CONST> p<457> l<58:38> el<58:39>
                                          n<> u<464> t<BinOp_Mult> p<465> s<463> l<58:39> el<58:40>
                                          n<> u<463> t<Constant_expression> p<465> c<462> l<58:40> el<58:41>
                                            n<> u<462> t<Constant_primary> p<463> c<461> l<58:40> el<58:41>
                                              n<> u<461> t<Primary_literal> p<462> c<460> l<58:40> el<58:41>
                                                n<4> u<460> t<INT_CONST> p<461> l<58:40> el<58:41>
                                        n<> u<466> t<IncPartSelectOp> p<471> s<470> l<58:41> el<58:43>
                                        n<> u<470> t<Constant_expression> p<471> c<469> l<58:43> el<58:44>
                                          n<> u<469> t<Constant_primary> p<470> c<468> l<58:43> el<58:44>
                                            n<> u<468> t<Primary_literal> p<469> c<467> l<58:43> el<58:44>
                                              n<4> u<467> t<INT_CONST> p<468> l<58:43> el<58:44>
        n<> u<552> t<Module_item> p<554> c<551> s<553> l<60:3> el<64:6>
          n<> u<551> t<Non_port_module_item> p<552> c<550> l<60:3> el<64:6>
            n<> u<550> t<Module_or_generate_item> p<551> c<549> l<60:3> el<64:6>
              n<> u<549> t<Module_common_item> p<550> c<548> l<60:3> el<64:6>
                n<> u<548> t<Loop_generate_construct> p<549> c<492> l<60:3> el<64:6>
                  n<> u<492> t<Genvar_initialization> p<548> c<487> s<502> l<60:8> el<60:20>
                    n<i> u<487> t<STRING_CONST> p<492> s<491> l<60:15> el<60:16>
                    n<> u<491> t<Constant_expression> p<492> c<490> l<60:19> el<60:20>
                      n<> u<490> t<Constant_primary> p<491> c<489> l<60:19> el<60:20>
                        n<> u<489> t<Primary_literal> p<490> c<488> l<60:19> el<60:20>
                          n<0> u<488> t<INT_CONST> p<489> l<60:19> el<60:20>
                  n<> u<502> t<Constant_expression> p<548> c<496> s<505> l<60:23> el<60:28>
                    n<> u<496> t<Constant_expression> p<502> c<495> s<501> l<60:23> el<60:24>
                      n<> u<495> t<Constant_primary> p<496> c<494> l<60:23> el<60:24>
                        n<> u<494> t<Primary_literal> p<495> c<493> l<60:23> el<60:24>
                          n<i> u<493> t<STRING_CONST> p<494> l<60:23> el<60:24>
                    n<> u<501> t<BinOp_Less> p<502> s<500> l<60:25> el<60:26>
                    n<> u<500> t<Constant_expression> p<502> c<499> l<60:27> el<60:28>
                      n<> u<499> t<Constant_primary> p<500> c<498> l<60:27> el<60:28>
                        n<> u<498> t<Primary_literal> p<499> c<497> l<60:27> el<60:28>
                          n<N> u<497> t<STRING_CONST> p<498> l<60:27> el<60:28>
                  n<> u<505> t<Genvar_iteration> p<548> c<503> s<547> l<60:31> el<60:34>
                    n<i> u<503> t<STRING_CONST> p<505> s<504> l<60:31> el<60:32>
                    n<> u<504> t<IncDec_PlusPlus> p<505> l<60:32> el<60:34>
                  n<> u<547> t<Generate_item> p<548> c<546> l<60:36> el<64:6>
                    n<> u<546> t<Generate_begin_end_block> p<547> c<506> l<60:36> el<64:6>
                      n<gen_dfifo> u<506> t<STRING_CONST> p<546> s<544> l<60:44> el<60:53>
                      n<> u<544> t<Generate_item> p<546> c<543> s<545> l<61:5> el<63:17>
                        n<> u<543> t<Module_or_generate_item> p<544> c<542> l<61:5> el<63:17>
                          n<> u<542> t<Module_instantiation> p<543> c<507> l<61:5> el<63:17>
                            n<fifo_sync> u<507> t<STRING_CONST> p<542> s<536> l<61:5> el<61:14>
                            n<> u<536> t<Parameter_value_assignment> p<542> c<535> s<541> l<61:15> el<63:6>
                              n<> u<535> t<List_of_parameter_assignments> p<536> c<534> l<62:7> el<62:35>
                                n<> u<534> t<Named_parameter_assignment> p<535> c<508> l<62:7> el<62:35>
                                  n<ReqDepth> u<508> t<STRING_CONST> p<534> s<533> l<62:8> el<62:16>
                                  n<> u<533> t<Param_expression> p<534> c<532> l<62:17> el<62:34>
                                    n<> u<532> t<Mintypmax_expression> p<533> c<531> l<62:17> el<62:34>
                                      n<> u<531> t<Expression> p<532> c<530> l<62:17> el<62:34>
                                        n<> u<530> t<Primary> p<531> c<529> l<62:17> el<62:34>
                                          n<> u<529> t<Complex_func_call> p<530> c<509> l<62:17> el<62:34>
                                            n<DReqDepth> u<509> t<STRING_CONST> p<529> s<528> l<62:17> el<62:26>
                                            n<> u<528> t<Select> p<529> c<510> l<62:26> el<62:34>
                                              n<> u<510> t<Bit_select> p<528> s<527> l<62:26> el<62:26>
                                              n<> u<527> t<Part_select_range> p<528> c<526> l<62:27> el<62:33>
                                                n<> u<526> t<Indexed_range> p<527> c<520> l<62:27> el<62:33>
                                                  n<> u<520> t<Expression> p<526> c<514> s<521> l<62:27> el<62:30>
                                                    n<> u<514> t<Expression> p<520> c<513> s<519> l<62:27> el<62:28>
                                                      n<> u<513> t<Primary> p<514> c<512> l<62:27> el<62:28>
                                                        n<> u<512> t<Primary_literal> p<513> c<511> l<62:27> el<62:28>
                                                          n<i> u<511> t<STRING_CONST> p<512> l<62:27> el<62:28>
                                                    n<> u<519> t<BinOp_Mult> p<520> s<518> l<62:28> el<62:29>
                                                    n<> u<518> t<Expression> p<520> c<517> l<62:29> el<62:30>
                                                      n<> u<517> t<Primary> p<518> c<516> l<62:29> el<62:30>
                                                        n<> u<516> t<Primary_literal> p<517> c<515> l<62:29> el<62:30>
                                                          n<4> u<515> t<INT_CONST> p<516> l<62:29> el<62:30>
                                                  n<> u<521> t<IncPartSelectOp> p<526> s<525> l<62:30> el<62:32>
                                                  n<> u<525> t<Constant_expression> p<526> c<524> l<62:32> el<62:33>
                                                    n<> u<524> t<Constant_primary> p<525> c<523> l<62:32> el<62:33>
                                                      n<> u<523> t<Primary_literal> p<524> c<522> l<62:32> el<62:33>
                                                        n<4> u<522> t<INT_CONST> p<523> l<62:32> el<62:33>
                            n<> u<541> t<Hierarchical_instance> p<542> c<538> l<63:7> el<63:16>
                              n<> u<538> t<Name_of_instance> p<541> c<537> s<540> l<63:7> el<63:13>
                                n<fifo_d> u<537> t<STRING_CONST> p<538> l<63:7> el<63:13>
                              n<> u<540> t<List_of_port_connections> p<541> c<539> l<63:15> el<63:15>
                                n<> u<539> t<Ordered_port_connection> p<540> l<63:15> el<63:15>
                      n<> u<545> t<END> p<546> l<64:3> el<64:6>
        n<> u<553> t<ENDMODULE> p<554> l<67:1> el<67:10>
    n<> u<558> t<Description> p<559> c<557> l<67:10> el<67:11>
      n<> u<557> t<Package_item> p<558> c<556> l<67:10> el<67:11>
        n<> u<556> t<Package_or_generate_item_declaration> p<557> l<67:10> el<67:11>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ElabCParam/dut.sv:2:1: No timescale set for "prim_fifo_sync".
[WRN:PA0205] ${SURELOG_DIR}/tests/ElabCParam/dut.sv:24:1: No timescale set for "fifo_sync".
[WRN:PA0205] ${SURELOG_DIR}/tests/ElabCParam/dut.sv:38:1: No timescale set for "socket_1n".
[WRN:PA0205] ${SURELOG_DIR}/tests/ElabCParam/dut.sv:54:1: No timescale set for "all_zero".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/ElabCParam/dut.sv:54:1: Compile module "work@all_zero".
[INF:CP0303] ${SURELOG_DIR}/tests/ElabCParam/dut.sv:24:1: Compile module "work@fifo_sync".
[INF:CP0303] ${SURELOG_DIR}/tests/ElabCParam/dut.sv:2:1: Compile module "work@prim_fifo_sync".
[INF:CP0303] ${SURELOG_DIR}/tests/ElabCParam/dut.sv:38:1: Compile module "work@socket_1n".
[INF:CP0302] Compile class "builtin::mailbox".
[INF:CP0302] Compile class "builtin::process".
[INF:CP0302] Compile class "builtin::semaphore".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Assignment                                             2
Begin                                                  4
BitTypespec                                            6
ClassDefn                                              8
ClassTypespec                                          1
Constant                                              36
ContAssign                                             1
Design                                                 1
EnumConst                                              5
EnumTypespec                                           1
Function                                               9
GenFor                                                 2
GenIfElse                                              1
IODecl                                                11
IndexedPartSelect                                      2
IntTypespec                                           14
LogicTypespec                                          1
Module                                                 4
ModuleTypespec                                         3
Operation                                             15
Package                                                1
PackedArrayTypespec                                    6
ParamAssign                                           11
Parameter                                             11
Range                                                  6
RefModule                                              3
RefObj                                                13
RefTypespec                                           30
RefVar                                                 2
SysFuncCall                                            2
Task                                                   9
TypedefTypespec                                        1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ElabCParam/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllPackages:
\_Package: (builtin)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:builtin
  |vpiInternalScope:
  \_ClassDefn: (builtin::array)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiInternalScope:
  \_ClassDefn: (builtin::queue)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiInternalScope:
  \_ClassDefn: (builtin::string)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiInternalScope:
  \_ClassDefn: (builtin::system)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:system
    |vpiFullName:builtin::system
  |vpiInternalScope:
  \_ClassDefn: (builtin::any_sverilog_class)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiInternalScope:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/ElabCParam/builtin.sv, line:1:3, endln:27:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:mailbox
    |vpiFullName:builtin::mailbox
    |vpiInternalScope:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/ElabCParam/builtin.sv, line:1:3, endln:27:11
      |vpiName:num
      |vpiFullName:builtin::mailbox::num
      |vpiTypedef:
      \_IntTypespec: , line:6:14, endln:6:17
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:6:14, endln:6:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::num), line:6:14, endln:6:17
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiFullName:builtin::mailbox::num
        |vpiActual:
        \_IntTypespec: , line:6:14, endln:6:17
    |vpiInternalScope:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/ElabCParam/builtin.sv, line:1:3, endln:27:11
      |vpiName:put
      |vpiFullName:builtin::mailbox::put
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:9:15, endln:9:22
        |vpiParent:
        \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/ElabCParam/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_put
      |vpiFullName:builtin::mailbox::try_put
      |vpiTypedef:
      \_LogicTypespec: 
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
      |vpiImportTypespec:
      \_LogicTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_put)
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiFullName:builtin::mailbox::try_put
        |vpiActual:
        \_LogicTypespec: 
      |vpiIODecl:
      \_IODecl: (message), line:12:23, endln:12:30
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/ElabCParam/builtin.sv, line:1:3, endln:27:11
      |vpiName:get
      |vpiFullName:builtin::mailbox::get
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:15:19, endln:15:26
        |vpiParent:
        \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/ElabCParam/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_get
      |vpiFullName:builtin::mailbox::try_get
      |vpiTypedef:
      \_IntTypespec: , line:18:14, endln:18:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:18:14, endln:18:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_get), line:18:14, endln:18:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiFullName:builtin::mailbox::try_get
        |vpiActual:
        \_IntTypespec: , line:18:14, endln:18:17
      |vpiIODecl:
      \_IODecl: (message), line:18:31, endln:18:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/ElabCParam/builtin.sv, line:1:3, endln:27:11
      |vpiName:peek
      |vpiFullName:builtin::mailbox::peek
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:21:20, endln:21:27
        |vpiParent:
        \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/ElabCParam/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_peek
      |vpiFullName:builtin::mailbox::try_peek
      |vpiTypedef:
      \_IntTypespec: , line:24:14, endln:24:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:24:14, endln:24:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_peek), line:24:14, endln:24:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiFullName:builtin::mailbox::try_peek
        |vpiActual:
        \_IntTypespec: , line:24:14, endln:24:17
      |vpiIODecl:
      \_IODecl: (message), line:24:31, endln:24:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiDirection:6
        |vpiName:message
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
    |vpiMethod:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiMethod:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiMethod:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiMethod:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
  |vpiInternalScope:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/ElabCParam/builtin.sv, line:30:3, endln:52:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:process
    |vpiFullName:builtin::process
    |vpiInternalScope:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/ElabCParam/builtin.sv, line:30:3, endln:52:11
      |vpiName:self
      |vpiFullName:builtin::process::self
      |vpiTypedef:
      \_ClassTypespec: (process), line:34:21, endln:34:28
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiName:process
        |vpiClassDefn:
        \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/ElabCParam/builtin.sv, line:30:3, endln:52:11
      |vpiImportTypespec:
      \_ClassTypespec: (process), line:34:21, endln:34:28
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::process::self::process), line:34:21, endln:34:28
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiName:process
        |vpiFullName:builtin::process::self::process
        |vpiActual:
        \_ClassTypespec: (process), line:34:21, endln:34:28
    |vpiInternalScope:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/ElabCParam/builtin.sv, line:30:3, endln:52:11
      |vpiName:status
      |vpiFullName:builtin::process::status
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::process::status::state), line:37:14, endln:37:19
        |vpiParent:
        \_Function: (builtin::process::status), line:37:5, endln:38:16
        |vpiName:state
        |vpiFullName:builtin::process::status::state
        |vpiActual:
        \_TypedefTypespec: (state), line:32:68, endln:32:73
    |vpiInternalScope:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/ElabCParam/builtin.sv, line:30:3, endln:52:11
      |vpiName:kill
      |vpiFullName:builtin::process::kill
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/ElabCParam/builtin.sv, line:30:3, endln:52:11
      |vpiName:await
      |vpiFullName:builtin::process::await
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/ElabCParam/builtin.sv, line:30:3, endln:52:11
      |vpiName:suspend
      |vpiFullName:builtin::process::suspend
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/ElabCParam/builtin.sv, line:30:3, endln:52:11
      |vpiName:resume
      |vpiFullName:builtin::process::resume
      |vpiMethod:1
      |vpiVisibility:1
    |vpiTypedef:
    \_EnumTypespec: , line:32:13, endln:32:73
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/ElabCParam/builtin.sv, line:30:3, endln:52:11
      |vpiEnumConst:
      \_EnumConst: (FINISHED), line:32:20, endln:32:28
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:FINISHED
        |INT:0
        |vpiDecompile:0
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (RUNNING), line:32:30, endln:32:37
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:RUNNING
        |INT:1
        |vpiDecompile:1
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (WAITING), line:32:39, endln:32:46
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:WAITING
        |INT:2
        |vpiDecompile:2
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (SUSPENDED), line:32:48, endln:32:57
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:SUSPENDED
        |INT:3
        |vpiDecompile:3
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (KILLED), line:32:59, endln:32:65
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:KILLED
        |INT:4
        |vpiDecompile:4
        |vpiSize:64
    |vpiTypedef:
    \_TypedefTypespec: (state), line:32:68, endln:32:73
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/ElabCParam/builtin.sv, line:30:3, endln:52:11
      |vpiName:state
      |vpiTypedefAlias:
      \_RefTypespec: (builtin::process::state), line:32:13, endln:32:67
        |vpiParent:
        \_TypedefTypespec: (state), line:32:68, endln:32:73
        |vpiFullName:builtin::process::state
        |vpiActual:
        \_EnumTypespec: , line:32:13, endln:32:73
    |vpiImportTypespec:
    \_EnumTypespec: , line:32:13, endln:32:73
    |vpiImportTypespec:
    \_TypedefTypespec: (state), line:32:68, endln:32:73
    |vpiImportTypespec:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiImportTypespec:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiImportTypespec:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiImportTypespec:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiImportTypespec:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiImportTypespec:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
    |vpiMethod:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiMethod:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiMethod:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiMethod:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiMethod:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiMethod:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
  |vpiInternalScope:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/ElabCParam/builtin.sv, line:55:3, endln:69:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:semaphore
    |vpiFullName:builtin::semaphore
    |vpiInternalScope:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/ElabCParam/builtin.sv, line:55:3, endln:69:11
      |vpiName:put
      |vpiFullName:builtin::semaphore::put
      |vpiTypedef:
      \_IntTypespec: , line:60:14, endln:60:17
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:60:14, endln:60:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:60:18, endln:60:26
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:60:29, endln:60:30
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::put::keyCount), line:60:14, endln:60:17
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiFullName:builtin::semaphore::put::keyCount
          |vpiActual:
          \_IntTypespec: , line:60:14, endln:60:17
    |vpiInternalScope:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/ElabCParam/builtin.sv, line:55:3, endln:69:11
      |vpiName:get
      |vpiFullName:builtin::semaphore::get
      |vpiTypedef:
      \_IntTypespec: , line:63:14, endln:63:17
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:63:14, endln:63:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:63:18, endln:63:26
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:63:29, endln:63:30
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::get::keyCount), line:63:14, endln:63:17
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiFullName:builtin::semaphore::get::keyCount
          |vpiActual:
          \_IntTypespec: , line:63:14, endln:63:17
    |vpiInternalScope:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/ElabCParam/builtin.sv, line:55:3, endln:69:11
      |vpiName:try_get
      |vpiFullName:builtin::semaphore::try_get
      |vpiTypedef:
      \_IntTypespec: , line:66:14, endln:66:17
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiSigned:1
      |vpiTypedef:
      \_IntTypespec: , line:66:26, endln:66:29
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:66:14, endln:66:17
      |vpiImportTypespec:
      \_IntTypespec: , line:66:26, endln:66:29
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::semaphore::try_get), line:66:14, endln:66:17
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiFullName:builtin::semaphore::try_get
        |vpiActual:
        \_IntTypespec: , line:66:14, endln:66:17
      |vpiIODecl:
      \_IODecl: (keyCount), line:66:30, endln:66:38
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:66:41, endln:66:42
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::try_get::keyCount), line:66:26, endln:66:29
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiFullName:builtin::semaphore::try_get::keyCount
          |vpiActual:
          \_IntTypespec: , line:66:26, endln:66:29
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiImportTypespec:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
    |vpiMethod:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiMethod:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiMethod:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
  |vpiImportTypespec:
  \_ClassDefn: (builtin::array)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::queue)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::string)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::system)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/ElabCParam/builtin.sv, line:1:3, endln:27:11
  |vpiImportTypespec:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/ElabCParam/builtin.sv, line:30:3, endln:52:11
  |vpiImportTypespec:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/ElabCParam/builtin.sv, line:55:3, endln:69:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::array)
  |vpiClassDefn:
  \_ClassDefn: (builtin::queue)
  |vpiClassDefn:
  \_ClassDefn: (builtin::string)
  |vpiClassDefn:
  \_ClassDefn: (builtin::system)
  |vpiClassDefn:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiClassDefn:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/ElabCParam/builtin.sv, line:1:3, endln:27:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/ElabCParam/builtin.sv, line:30:3, endln:52:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/ElabCParam/builtin.sv, line:55:3, endln:69:11
|vpiAllModules:
\_Module: work@all_zero (work@all_zero), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:54:1, endln:67:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@all_zero
  |vpiParameter:
  \_Parameter: (work@all_zero.N), line:55:27, endln:55:40
    |vpiParent:
    \_Module: work@all_zero (work@all_zero), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:54:1, endln:67:10
    |UINT:2
    |vpiTypespec:
    \_RefTypespec: (work@all_zero.N), line:55:13, endln:55:25
      |vpiParent:
      \_Parameter: (work@all_zero.N), line:55:27, endln:55:40
      |vpiFullName:work@all_zero.N
      |vpiActual:
      \_IntTypespec: , line:55:13, endln:55:25
    |vpiName:N
    |vpiFullName:work@all_zero.N
  |vpiParameter:
  \_Parameter: (work@all_zero.DReqDepth), line:56:23, endln:56:44
    |vpiParent:
    \_Module: work@all_zero (work@all_zero), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:54:1, endln:67:10
    |vpiTypespec:
    \_RefTypespec: (work@all_zero.DReqDepth), line:56:13, endln:56:22
      |vpiParent:
      \_Parameter: (work@all_zero.DReqDepth), line:56:23, endln:56:44
      |vpiFullName:work@all_zero.DReqDepth
      |vpiActual:
      \_PackedArrayTypespec: , line:56:13, endln:56:22
    |vpiName:DReqDepth
    |vpiFullName:work@all_zero.DReqDepth
  |vpiParameter:
  \_Parameter: (work@all_zero.AA), line:57:23, endln:57:41
    |vpiParent:
    \_Module: work@all_zero (work@all_zero), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:54:1, endln:67:10
    |vpiTypespec:
    \_RefTypespec: (work@all_zero.AA), line:57:13, endln:57:22
      |vpiParent:
      \_Parameter: (work@all_zero.AA), line:57:23, endln:57:41
      |vpiFullName:work@all_zero.AA
      |vpiActual:
      \_PackedArrayTypespec: , line:57:13, endln:57:22
    |vpiName:AA
    |vpiFullName:work@all_zero.AA
  |vpiParameter:
  \_Parameter: (work@all_zero.BB), line:58:23, endln:58:45
    |vpiParent:
    \_Module: work@all_zero (work@all_zero), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:54:1, endln:67:10
    |vpiTypespec:
    \_RefTypespec: (work@all_zero.BB), line:58:13, endln:58:22
      |vpiParent:
      \_Parameter: (work@all_zero.BB), line:58:23, endln:58:45
      |vpiFullName:work@all_zero.BB
      |vpiActual:
      \_PackedArrayTypespec: , line:58:13, endln:58:22
    |vpiName:BB
    |vpiFullName:work@all_zero.BB
  |vpiParamAssign:
  \_ParamAssign: , line:55:27, endln:55:40
    |vpiParent:
    \_Module: work@all_zero (work@all_zero), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:54:1, endln:67:10
    |vpiRhs:
    \_Constant: , line:55:39, endln:55:40
      |vpiParent:
      \_ParamAssign: , line:55:27, endln:55:40
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@all_zero.N), line:55:27, endln:55:40
  |vpiParamAssign:
  \_ParamAssign: , line:56:23, endln:56:44
    |vpiParent:
    \_Module: work@all_zero (work@all_zero), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:54:1, endln:67:10
    |vpiRhs:
    \_Operation: , line:56:35, endln:56:44
      |vpiParent:
      \_ParamAssign: , line:56:23, endln:56:44
      |vpiOpType:34
      |vpiOperand:
      \_Constant: , line:56:36, endln:56:37
        |vpiParent:
        \_Operation: , line:56:35, endln:56:44
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiOperand:
      \_Operation: , line:56:37, endln:56:43
        |vpiParent:
        \_Operation: , line:56:35, endln:56:44
        |vpiOpType:33
        |vpiOperand:
        \_Constant: , line:56:38, endln:56:42
          |vpiParent:
          \_Operation: , line:56:37, endln:56:43
          |vpiDecompile:4'h0
          |vpiSize:4
          |HEX:0
          |vpiConstType:5
    |vpiLhs:
    \_Parameter: (work@all_zero.DReqDepth), line:56:23, endln:56:44
  |vpiParamAssign:
  \_ParamAssign: , line:57:23, endln:57:41
    |vpiParent:
    \_Module: work@all_zero (work@all_zero), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:54:1, endln:67:10
    |vpiRhs:
    \_Operation: , line:57:28, endln:57:41
      |vpiParent:
      \_ParamAssign: , line:57:23, endln:57:41
      |vpiOpType:25
      |vpiOperand:
      \_RefObj: (work@all_zero.DReqDepth), line:57:28, endln:57:37
        |vpiParent:
        \_Operation: , line:57:28, endln:57:41
        |vpiName:DReqDepth
        |vpiFullName:work@all_zero.DReqDepth
        |vpiActual:
        \_Parameter: (work@all_zero.DReqDepth), line:56:23, endln:56:44
      |vpiOperand:
      \_Constant: , line:57:40, endln:57:41
        |vpiParent:
        \_Operation: , line:57:28, endln:57:41
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@all_zero.AA), line:57:23, endln:57:41
  |vpiParamAssign:
  \_ParamAssign: , line:58:23, endln:58:45
    |vpiParent:
    \_Module: work@all_zero (work@all_zero), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:54:1, endln:67:10
    |vpiRhs:
    \_IndexedPartSelect: DReqDepth (work@all_zero.DReqDepth), line:58:38, endln:58:44
      |vpiParent:
      \_ParamAssign: , line:58:23, endln:58:45
      |vpiName:DReqDepth
      |vpiFullName:work@all_zero.DReqDepth
      |vpiDefName:DReqDepth
      |vpiActual:
      \_Parameter: (work@all_zero.DReqDepth), line:56:23, endln:56:44
      |vpiConstantSelect:1
      |vpiIndexedPartSelectType:1
      |vpiBaseExpr:
      \_Operation: , line:58:38, endln:58:41
        |vpiParent:
        \_IndexedPartSelect: DReqDepth (work@all_zero.DReqDepth), line:58:38, endln:58:44
        |vpiOpType:25
        |vpiOperand:
        \_Constant: , line:58:38, endln:58:39
          |vpiParent:
          \_Operation: , line:58:38, endln:58:41
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:58:40, endln:58:41
          |vpiParent:
          \_Operation: , line:58:38, endln:58:41
          |vpiDecompile:4
          |vpiSize:64
          |UINT:4
          |vpiConstType:9
      |vpiWidthExpr:
      \_Constant: , line:58:43, endln:58:44
        |vpiParent:
        \_IndexedPartSelect: DReqDepth (work@all_zero.DReqDepth), line:58:38, endln:58:44
        |vpiDecompile:4
        |vpiSize:64
        |UINT:4
        |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@all_zero.BB), line:58:23, endln:58:45
  |vpiInternalScope:
  \_GenFor: (work@all_zero), line:60:3, endln:64:6
    |vpiParent:
    \_Module: work@all_zero (work@all_zero), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:54:1, endln:67:10
    |vpiFullName:work@all_zero
    |vpiVariables:
    \_RefVar: (work@all_zero.i), line:60:15, endln:60:16
      |vpiParent:
      \_GenFor: (work@all_zero), line:60:3, endln:64:6
      |vpiName:i
      |vpiFullName:work@all_zero.i
    |vpiInternalScope:
    \_Begin: (work@all_zero.gen_dfifo), line:60:36, endln:64:6
      |vpiParent:
      \_GenFor: (work@all_zero), line:60:3, endln:64:6
      |vpiName:gen_dfifo
      |vpiFullName:work@all_zero.gen_dfifo
      |vpiTypedef:
      \_ModuleTypespec: (fifo_sync), line:61:5, endln:61:14
        |vpiParent:
        \_Begin: (work@all_zero.gen_dfifo), line:60:36, endln:64:6
        |vpiName:fifo_sync
      |vpiImportTypespec:
      \_ModuleTypespec: (fifo_sync), line:61:5, endln:61:14
      |vpiStmt:
      \_RefModule: work@fifo_sync (fifo_d), line:61:5, endln:61:14
        |vpiParent:
        \_Begin: (work@all_zero.gen_dfifo), line:60:36, endln:64:6
        |vpiName:fifo_d
        |vpiDefName:work@fifo_sync
        |vpiActual:
        \_Module: work@fifo_sync (work@fifo_sync), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:24:1, endln:33:10
    |vpiImportTypespec:
    \_RefVar: (work@all_zero.i), line:60:15, endln:60:16
    |vpiImportTypespec:
    \_LogicNet: (work@all_zero.i), line:60:23, endln:60:24
      |vpiParent:
      \_GenFor: (work@all_zero), line:60:3, endln:64:6
      |vpiName:i
      |vpiFullName:work@all_zero.i
      |vpiNetType:1
    |vpiImportTypespec:
    \_LogicNet: (work@all_zero.i), line:60:31, endln:60:32
      |vpiParent:
      \_GenFor: (work@all_zero), line:60:3, endln:64:6
      |vpiName:i
      |vpiFullName:work@all_zero.i
      |vpiNetType:1
    |vpiForInitStmt:
    \_Assignment: , line:60:8, endln:60:20
      |vpiParent:
      \_GenFor: (work@all_zero), line:60:3, endln:64:6
      |vpiRhs:
      \_Constant: , line:60:19, endln:60:20
        |vpiParent:
        \_Assignment: , line:60:8, endln:60:20
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_RefVar: (work@all_zero.i), line:60:15, endln:60:16
    |vpiCondition:
    \_Operation: , line:60:23, endln:60:28
      |vpiParent:
      \_GenFor: (work@all_zero), line:60:3, endln:64:6
      |vpiOpType:20
      |vpiOperand:
      \_RefObj: (work@all_zero.i), line:60:23, endln:60:24
        |vpiParent:
        \_Operation: , line:60:23, endln:60:28
        |vpiName:i
        |vpiFullName:work@all_zero.i
        |vpiActual:
        \_LogicNet: (work@all_zero.i), line:60:23, endln:60:24
      |vpiOperand:
      \_RefObj: (work@all_zero.N), line:60:27, endln:60:28
        |vpiParent:
        \_Operation: , line:60:23, endln:60:28
        |vpiName:N
        |vpiFullName:work@all_zero.N
        |vpiActual:
        \_Parameter: (work@all_zero.N), line:55:27, endln:55:40
    |vpiForIncStmt:
    \_Operation: , line:60:31, endln:60:34
      |vpiParent:
      \_GenFor: (work@all_zero), line:60:3, endln:64:6
      |vpiOpType:62
      |vpiOperand:
      \_RefObj: (work@all_zero.i), line:60:31, endln:60:32
        |vpiParent:
        \_Operation: , line:60:31, endln:60:34
        |vpiName:i
        |vpiFullName:work@all_zero.i
        |vpiActual:
        \_LogicNet: (work@all_zero.i), line:60:31, endln:60:32
    |vpiStmt:
    \_Begin: (work@all_zero.gen_dfifo), line:60:36, endln:64:6
  |vpiTypedef:
  \_IntTypespec: , line:55:13, endln:55:25
    |vpiParent:
    \_Module: work@all_zero (work@all_zero), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:54:1, endln:67:10
  |vpiTypedef:
  \_BitTypespec: , line:56:13, endln:56:16
    |vpiParent:
    \_Module: work@all_zero (work@all_zero), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:54:1, endln:67:10
  |vpiTypedef:
  \_PackedArrayTypespec: , line:56:13, endln:56:22
    |vpiParent:
    \_Module: work@all_zero (work@all_zero), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:54:1, endln:67:10
    |vpiRange:
    \_Range: , line:56:17, endln:56:22
      |vpiParent:
      \_PackedArrayTypespec: , line:56:13, endln:56:22
      |vpiLeftRange:
      \_Constant: , line:56:18, endln:56:19
        |vpiParent:
        \_Range: , line:56:17, endln:56:22
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:56:20, endln:56:21
        |vpiParent:
        \_Range: , line:56:17, endln:56:22
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@all_zero), line:56:13, endln:56:16
      |vpiParent:
      \_PackedArrayTypespec: , line:56:13, endln:56:22
      |vpiFullName:work@all_zero
      |vpiActual:
      \_BitTypespec: , line:56:13, endln:56:16
  |vpiTypedef:
  \_BitTypespec: , line:57:13, endln:57:16
    |vpiParent:
    \_Module: work@all_zero (work@all_zero), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:54:1, endln:67:10
  |vpiTypedef:
  \_PackedArrayTypespec: , line:57:13, endln:57:22
    |vpiParent:
    \_Module: work@all_zero (work@all_zero), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:54:1, endln:67:10
    |vpiRange:
    \_Range: , line:57:17, endln:57:22
      |vpiParent:
      \_PackedArrayTypespec: , line:57:13, endln:57:22
      |vpiLeftRange:
      \_Constant: , line:57:18, endln:57:19
        |vpiParent:
        \_Range: , line:57:17, endln:57:22
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:57:20, endln:57:21
        |vpiParent:
        \_Range: , line:57:17, endln:57:22
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@all_zero), line:57:13, endln:57:16
      |vpiParent:
      \_PackedArrayTypespec: , line:57:13, endln:57:22
      |vpiFullName:work@all_zero
      |vpiActual:
      \_BitTypespec: , line:57:13, endln:57:16
  |vpiTypedef:
  \_BitTypespec: , line:58:13, endln:58:16
    |vpiParent:
    \_Module: work@all_zero (work@all_zero), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:54:1, endln:67:10
  |vpiTypedef:
  \_PackedArrayTypespec: , line:58:13, endln:58:22
    |vpiParent:
    \_Module: work@all_zero (work@all_zero), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:54:1, endln:67:10
    |vpiRange:
    \_Range: , line:58:17, endln:58:22
      |vpiParent:
      \_PackedArrayTypespec: , line:58:13, endln:58:22
      |vpiLeftRange:
      \_Constant: , line:58:18, endln:58:19
        |vpiParent:
        \_Range: , line:58:17, endln:58:22
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:58:20, endln:58:21
        |vpiParent:
        \_Range: , line:58:17, endln:58:22
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@all_zero), line:58:13, endln:58:16
      |vpiParent:
      \_PackedArrayTypespec: , line:58:13, endln:58:22
      |vpiFullName:work@all_zero
      |vpiActual:
      \_BitTypespec: , line:58:13, endln:58:16
  |vpiImportTypespec:
  \_IntTypespec: , line:55:13, endln:55:25
  |vpiImportTypespec:
  \_BitTypespec: , line:56:13, endln:56:16
  |vpiImportTypespec:
  \_PackedArrayTypespec: , line:56:13, endln:56:22
  |vpiImportTypespec:
  \_BitTypespec: , line:57:13, endln:57:16
  |vpiImportTypespec:
  \_PackedArrayTypespec: , line:57:13, endln:57:22
  |vpiImportTypespec:
  \_BitTypespec: , line:58:13, endln:58:16
  |vpiImportTypespec:
  \_PackedArrayTypespec: , line:58:13, endln:58:22
  |vpiDefName:work@all_zero
|vpiAllModules:
\_Module: work@fifo_sync (work@fifo_sync), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:24:1, endln:33:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@fifo_sync
  |vpiParameter:
  \_Parameter: (work@fifo_sync.ReqDepth), line:25:26, endln:25:38
    |vpiParent:
    \_Module: work@fifo_sync (work@fifo_sync), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:24:1, endln:33:10
    |UINT:6
    |vpiTypespec:
    \_RefTypespec: (work@fifo_sync.ReqDepth), line:25:13, endln:25:25
      |vpiParent:
      \_Parameter: (work@fifo_sync.ReqDepth), line:25:26, endln:25:38
      |vpiFullName:work@fifo_sync.ReqDepth
      |vpiActual:
      \_IntTypespec: , line:25:13, endln:25:25
    |vpiName:ReqDepth
    |vpiFullName:work@fifo_sync.ReqDepth
  |vpiParamAssign:
  \_ParamAssign: , line:25:26, endln:25:38
    |vpiParent:
    \_Module: work@fifo_sync (work@fifo_sync), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:24:1, endln:33:10
    |vpiRhs:
    \_Constant: , line:25:37, endln:25:38
      |vpiParent:
      \_ParamAssign: , line:25:26, endln:25:38
      |vpiDecompile:6
      |vpiSize:64
      |UINT:6
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@fifo_sync.ReqDepth), line:25:26, endln:25:38
  |vpiTypedef:
  \_IntTypespec: , line:25:13, endln:25:25
    |vpiParent:
    \_Module: work@fifo_sync (work@fifo_sync), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:24:1, endln:33:10
  |vpiTypedef:
  \_ModuleTypespec: (prim_fifo_sync), line:30:3, endln:30:17
    |vpiParent:
    \_Module: work@fifo_sync (work@fifo_sync), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:24:1, endln:33:10
    |vpiName:prim_fifo_sync
  |vpiImportTypespec:
  \_IntTypespec: , line:25:13, endln:25:25
  |vpiImportTypespec:
  \_ModuleTypespec: (prim_fifo_sync), line:30:3, endln:30:17
  |vpiDefName:work@fifo_sync
  |vpiRefModule:
  \_RefModule: work@prim_fifo_sync (reqfifo), line:30:3, endln:30:17
    |vpiParent:
    \_Module: work@fifo_sync (work@fifo_sync), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:24:1, endln:33:10
    |vpiName:reqfifo
    |vpiDefName:work@prim_fifo_sync
    |vpiActual:
    \_Module: work@prim_fifo_sync (work@prim_fifo_sync), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:2:1, endln:21:10
|vpiAllModules:
\_Module: work@prim_fifo_sync (work@prim_fifo_sync), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:2:1, endln:21:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@prim_fifo_sync
  |vpiParameter:
  \_Parameter: (work@prim_fifo_sync.Depth), line:3:26, endln:3:41
    |vpiParent:
    \_Module: work@prim_fifo_sync (work@prim_fifo_sync), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:2:1, endln:21:10
    |UINT:4
    |vpiTypespec:
    \_RefTypespec: (work@prim_fifo_sync.Depth), line:3:13, endln:3:25
      |vpiParent:
      \_Parameter: (work@prim_fifo_sync.Depth), line:3:26, endln:3:41
      |vpiFullName:work@prim_fifo_sync.Depth
      |vpiActual:
      \_IntTypespec: , line:3:13, endln:3:25
    |vpiName:Depth
    |vpiFullName:work@prim_fifo_sync.Depth
  |vpiParamAssign:
  \_ParamAssign: , line:3:26, endln:3:41
    |vpiParent:
    \_Module: work@prim_fifo_sync (work@prim_fifo_sync), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:2:1, endln:21:10
    |vpiRhs:
    \_Constant: , line:3:40, endln:3:41
      |vpiParent:
      \_ParamAssign: , line:3:26, endln:3:41
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@prim_fifo_sync.Depth), line:3:26, endln:3:41
  |vpiInternalScope:
  \_Begin: (work@prim_fifo_sync.gen_passthru), line:8:19, endln:15:6
    |vpiParent:
    \_Module: work@prim_fifo_sync (work@prim_fifo_sync), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:2:1, endln:21:10
    |vpiName:gen_passthru
    |vpiFullName:work@prim_fifo_sync.gen_passthru
    |vpiImportTypespec:
    \_LogicNet: (work@prim_fifo_sync.gen_passthru.depth), line:11:12, endln:11:17
      |vpiParent:
      \_Begin: (work@prim_fifo_sync.gen_passthru), line:8:19, endln:15:6
      |vpiName:depth
      |vpiFullName:work@prim_fifo_sync.gen_passthru.depth
      |vpiNetType:1
    |vpiStmt:
    \_ContAssign: , line:11:12, endln:11:24
      |vpiParent:
      \_Begin: (work@prim_fifo_sync.gen_passthru), line:8:19, endln:15:6
      |vpiRhs:
      \_Constant: , line:11:20, endln:11:24
        |vpiParent:
        \_ContAssign: , line:11:12, endln:11:24
        |vpiDecompile:1'b0
        |vpiSize:1
        |BIN:0
        |vpiConstType:3
      |vpiLhs:
      \_RefObj: (work@prim_fifo_sync.gen_passthru.depth), line:11:12, endln:11:17
        |vpiParent:
        \_ContAssign: , line:11:12, endln:11:24
        |vpiName:depth
        |vpiFullName:work@prim_fifo_sync.gen_passthru.depth
        |vpiActual:
        \_LogicNet: (work@prim_fifo_sync.gen_passthru.depth), line:11:12, endln:11:17
  |vpiInternalScope:
  \_Begin: (work@prim_fifo_sync.gen_normal), line:15:12, endln:20:6
    |vpiParent:
    \_Module: work@prim_fifo_sync (work@prim_fifo_sync), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:2:1, endln:21:10
    |vpiName:gen_normal
    |vpiFullName:work@prim_fifo_sync.gen_normal
    |vpiParameter:
    \_Parameter: (work@prim_fifo_sync.gen_normal.PTRV_W), line:18:29, endln:18:35
      |vpiParent:
      \_Begin: (work@prim_fifo_sync.gen_normal), line:15:12, endln:20:6
      |vpiTypespec:
      \_RefTypespec: (work@prim_fifo_sync.gen_normal.PTRV_W), line:18:16, endln:18:28
        |vpiParent:
        \_Parameter: (work@prim_fifo_sync.gen_normal.PTRV_W), line:18:29, endln:18:35
        |vpiFullName:work@prim_fifo_sync.gen_normal.PTRV_W
        |vpiActual:
        \_IntTypespec: , line:18:16, endln:18:28
      |vpiLocalParam:1
      |vpiName:PTRV_W
      |vpiFullName:work@prim_fifo_sync.gen_normal.PTRV_W
    |vpiParamAssign:
    \_ParamAssign: , line:18:29, endln:18:72
      |vpiParent:
      \_Begin: (work@prim_fifo_sync.gen_normal), line:15:12, endln:20:6
      |vpiRhs:
      \_Operation: , line:18:41, endln:18:72
        |vpiParent:
        \_ParamAssign: , line:18:29, endln:18:72
        |vpiOpType:24
        |vpiOperand:
        \_SysFuncCall: ($clog2), line:18:41, endln:18:54
          |vpiParent:
          \_Operation: , line:18:41, endln:18:72
          |vpiArgument:
          \_RefObj: (work@prim_fifo_sync.gen_normal.Depth), line:18:48, endln:18:53
            |vpiParent:
            \_SysFuncCall: ($clog2), line:18:41, endln:18:54
            |vpiName:Depth
            |vpiFullName:work@prim_fifo_sync.gen_normal.Depth
            |vpiActual:
            \_Parameter: (work@prim_fifo_sync.Depth), line:3:26, endln:3:41
          |vpiName:$clog2
        |vpiOperand:
        \_Operation: , line:18:57, endln:18:72
          |vpiParent:
          \_Operation: , line:18:41, endln:18:72
          |vpiOpType:8
          |vpiOperand:
          \_SysFuncCall: ($clog2), line:18:59, endln:18:72
            |vpiParent:
            \_Operation: , line:18:57, endln:18:72
            |vpiArgument:
            \_RefObj: (work@prim_fifo_sync.gen_normal.Depth), line:18:66, endln:18:71
              |vpiParent:
              \_SysFuncCall: ($clog2), line:18:59, endln:18:72
              |vpiName:Depth
              |vpiFullName:work@prim_fifo_sync.gen_normal.Depth
              |vpiActual:
              \_Parameter: (work@prim_fifo_sync.Depth), line:3:26, endln:3:41
            |vpiName:$clog2
      |vpiLhs:
      \_Parameter: (work@prim_fifo_sync.gen_normal.PTRV_W), line:18:29, endln:18:35
    |vpiStmt:
    \_ParamAssign: , line:18:29, endln:18:72
  |vpiTypedef:
  \_IntTypespec: , line:3:13, endln:3:25
    |vpiParent:
    \_Module: work@prim_fifo_sync (work@prim_fifo_sync), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:2:1, endln:21:10
  |vpiTypedef:
  \_IntTypespec: , line:18:16, endln:18:28
    |vpiParent:
    \_Module: work@prim_fifo_sync (work@prim_fifo_sync), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:2:1, endln:21:10
  |vpiImportTypespec:
  \_IntTypespec: , line:3:13, endln:3:25
  |vpiImportTypespec:
  \_IntTypespec: , line:18:16, endln:18:28
  |vpiDefName:work@prim_fifo_sync
  |vpiGenStmt:
  \_GenIfElse: , line:8:3, endln:20:6
    |vpiParent:
    \_Module: work@prim_fifo_sync (work@prim_fifo_sync), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:2:1, endln:21:10
    |vpiCondition:
    \_Operation: , line:8:7, endln:8:17
      |vpiParent:
      \_GenIfElse: , line:8:3, endln:20:6
      |vpiOpType:14
      |vpiOperand:
      \_RefObj: (work@prim_fifo_sync.Depth), line:8:7, endln:8:12
        |vpiParent:
        \_Operation: , line:8:7, endln:8:17
        |vpiName:Depth
        |vpiFullName:work@prim_fifo_sync.Depth
        |vpiActual:
        \_Parameter: (work@prim_fifo_sync.Depth), line:3:26, endln:3:41
      |vpiOperand:
      \_Constant: , line:8:16, endln:8:17
        |vpiParent:
        \_Operation: , line:8:7, endln:8:17
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiStmt:
    \_Begin: (work@prim_fifo_sync.gen_passthru), line:8:19, endln:15:6
    |vpiElseStmt:
    \_Begin: (work@prim_fifo_sync.gen_normal), line:15:12, endln:20:6
|vpiAllModules:
\_Module: work@socket_1n (work@socket_1n), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:38:1, endln:51:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@socket_1n
  |vpiParameter:
  \_Parameter: (work@socket_1n.N), line:39:27, endln:39:40
    |vpiParent:
    \_Module: work@socket_1n (work@socket_1n), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:38:1, endln:51:10
    |UINT:2
    |vpiTypespec:
    \_RefTypespec: (work@socket_1n.N), line:39:13, endln:39:25
      |vpiParent:
      \_Parameter: (work@socket_1n.N), line:39:27, endln:39:40
      |vpiFullName:work@socket_1n.N
      |vpiActual:
      \_IntTypespec: , line:39:13, endln:39:25
    |vpiName:N
    |vpiFullName:work@socket_1n.N
  |vpiParameter:
  \_Parameter: (work@socket_1n.DReqDepth), line:40:23, endln:40:44
    |vpiParent:
    \_Module: work@socket_1n (work@socket_1n), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:38:1, endln:51:10
    |vpiTypespec:
    \_RefTypespec: (work@socket_1n.DReqDepth), line:40:13, endln:40:22
      |vpiParent:
      \_Parameter: (work@socket_1n.DReqDepth), line:40:23, endln:40:44
      |vpiFullName:work@socket_1n.DReqDepth
      |vpiActual:
      \_PackedArrayTypespec: , line:40:13, endln:40:22
    |vpiName:DReqDepth
    |vpiFullName:work@socket_1n.DReqDepth
  |vpiParameter:
  \_Parameter: (work@socket_1n.AA), line:41:23, endln:41:41
    |vpiParent:
    \_Module: work@socket_1n (work@socket_1n), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:38:1, endln:51:10
    |vpiTypespec:
    \_RefTypespec: (work@socket_1n.AA), line:41:13, endln:41:22
      |vpiParent:
      \_Parameter: (work@socket_1n.AA), line:41:23, endln:41:41
      |vpiFullName:work@socket_1n.AA
      |vpiActual:
      \_PackedArrayTypespec: , line:41:13, endln:41:22
    |vpiName:AA
    |vpiFullName:work@socket_1n.AA
  |vpiParameter:
  \_Parameter: (work@socket_1n.BB), line:42:23, endln:42:45
    |vpiParent:
    \_Module: work@socket_1n (work@socket_1n), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:38:1, endln:51:10
    |vpiTypespec:
    \_RefTypespec: (work@socket_1n.BB), line:42:13, endln:42:22
      |vpiParent:
      \_Parameter: (work@socket_1n.BB), line:42:23, endln:42:45
      |vpiFullName:work@socket_1n.BB
      |vpiActual:
      \_PackedArrayTypespec: , line:42:13, endln:42:22
    |vpiName:BB
    |vpiFullName:work@socket_1n.BB
  |vpiParamAssign:
  \_ParamAssign: , line:39:27, endln:39:40
    |vpiParent:
    \_Module: work@socket_1n (work@socket_1n), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:38:1, endln:51:10
    |vpiRhs:
    \_Constant: , line:39:39, endln:39:40
      |vpiParent:
      \_ParamAssign: , line:39:27, endln:39:40
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@socket_1n.N), line:39:27, endln:39:40
  |vpiParamAssign:
  \_ParamAssign: , line:40:23, endln:40:44
    |vpiParent:
    \_Module: work@socket_1n (work@socket_1n), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:38:1, endln:51:10
    |vpiRhs:
    \_Operation: , line:40:35, endln:40:44
      |vpiParent:
      \_ParamAssign: , line:40:23, endln:40:44
      |vpiOpType:34
      |vpiOperand:
      \_RefObj: (work@socket_1n.N), line:40:36, endln:40:37
        |vpiParent:
        \_Operation: , line:40:35, endln:40:44
        |vpiName:N
        |vpiFullName:work@socket_1n.N
        |vpiActual:
        \_Parameter: (work@socket_1n.N), line:39:27, endln:39:40
      |vpiOperand:
      \_Operation: , line:40:37, endln:40:43
        |vpiParent:
        \_Operation: , line:40:35, endln:40:44
        |vpiOpType:33
        |vpiOperand:
        \_Constant: , line:40:38, endln:40:42
          |vpiParent:
          \_Operation: , line:40:37, endln:40:43
          |vpiDecompile:4'h2
          |vpiSize:4
          |HEX:2
          |vpiConstType:5
    |vpiLhs:
    \_Parameter: (work@socket_1n.DReqDepth), line:40:23, endln:40:44
  |vpiParamAssign:
  \_ParamAssign: , line:41:23, endln:41:41
    |vpiParent:
    \_Module: work@socket_1n (work@socket_1n), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:38:1, endln:51:10
    |vpiRhs:
    \_Operation: , line:41:28, endln:41:41
      |vpiParent:
      \_ParamAssign: , line:41:23, endln:41:41
      |vpiOpType:25
      |vpiOperand:
      \_RefObj: (work@socket_1n.DReqDepth), line:41:28, endln:41:37
        |vpiParent:
        \_Operation: , line:41:28, endln:41:41
        |vpiName:DReqDepth
        |vpiFullName:work@socket_1n.DReqDepth
        |vpiActual:
        \_Parameter: (work@socket_1n.DReqDepth), line:40:23, endln:40:44
      |vpiOperand:
      \_Constant: , line:41:40, endln:41:41
        |vpiParent:
        \_Operation: , line:41:28, endln:41:41
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@socket_1n.AA), line:41:23, endln:41:41
  |vpiParamAssign:
  \_ParamAssign: , line:42:23, endln:42:45
    |vpiParent:
    \_Module: work@socket_1n (work@socket_1n), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:38:1, endln:51:10
    |vpiRhs:
    \_IndexedPartSelect: DReqDepth (work@socket_1n.DReqDepth), line:42:38, endln:42:44
      |vpiParent:
      \_ParamAssign: , line:42:23, endln:42:45
      |vpiName:DReqDepth
      |vpiFullName:work@socket_1n.DReqDepth
      |vpiDefName:DReqDepth
      |vpiActual:
      \_Parameter: (work@socket_1n.DReqDepth), line:40:23, endln:40:44
      |vpiConstantSelect:1
      |vpiIndexedPartSelectType:1
      |vpiBaseExpr:
      \_Operation: , line:42:38, endln:42:41
        |vpiParent:
        \_IndexedPartSelect: DReqDepth (work@socket_1n.DReqDepth), line:42:38, endln:42:44
        |vpiOpType:25
        |vpiOperand:
        \_Constant: , line:42:38, endln:42:39
          |vpiParent:
          \_Operation: , line:42:38, endln:42:41
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiOperand:
        \_Constant: , line:42:40, endln:42:41
          |vpiParent:
          \_Operation: , line:42:38, endln:42:41
          |vpiDecompile:4
          |vpiSize:64
          |UINT:4
          |vpiConstType:9
      |vpiWidthExpr:
      \_Constant: , line:42:43, endln:42:44
        |vpiParent:
        \_IndexedPartSelect: DReqDepth (work@socket_1n.DReqDepth), line:42:38, endln:42:44
        |vpiDecompile:4
        |vpiSize:64
        |UINT:4
        |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@socket_1n.BB), line:42:23, endln:42:45
  |vpiInternalScope:
  \_GenFor: (work@socket_1n), line:44:3, endln:48:6
    |vpiParent:
    \_Module: work@socket_1n (work@socket_1n), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:38:1, endln:51:10
    |vpiFullName:work@socket_1n
    |vpiVariables:
    \_RefVar: (work@socket_1n.i), line:44:15, endln:44:16
      |vpiParent:
      \_GenFor: (work@socket_1n), line:44:3, endln:48:6
      |vpiName:i
      |vpiFullName:work@socket_1n.i
    |vpiInternalScope:
    \_Begin: (work@socket_1n.gen_dfifo), line:44:36, endln:48:6
      |vpiParent:
      \_GenFor: (work@socket_1n), line:44:3, endln:48:6
      |vpiName:gen_dfifo
      |vpiFullName:work@socket_1n.gen_dfifo
      |vpiTypedef:
      \_ModuleTypespec: (fifo_sync), line:45:5, endln:45:14
        |vpiParent:
        \_Begin: (work@socket_1n.gen_dfifo), line:44:36, endln:48:6
        |vpiName:fifo_sync
      |vpiImportTypespec:
      \_ModuleTypespec: (fifo_sync), line:45:5, endln:45:14
      |vpiStmt:
      \_RefModule: work@fifo_sync (fifo_d), line:45:5, endln:45:14
        |vpiParent:
        \_Begin: (work@socket_1n.gen_dfifo), line:44:36, endln:48:6
        |vpiName:fifo_d
        |vpiDefName:work@fifo_sync
        |vpiActual:
        \_Module: work@fifo_sync (work@fifo_sync), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:24:1, endln:33:10
    |vpiImportTypespec:
    \_RefVar: (work@socket_1n.i), line:44:15, endln:44:16
    |vpiImportTypespec:
    \_LogicNet: (work@socket_1n.i), line:44:23, endln:44:24
      |vpiParent:
      \_GenFor: (work@socket_1n), line:44:3, endln:48:6
      |vpiName:i
      |vpiFullName:work@socket_1n.i
      |vpiNetType:1
    |vpiImportTypespec:
    \_LogicNet: (work@socket_1n.i), line:44:31, endln:44:32
      |vpiParent:
      \_GenFor: (work@socket_1n), line:44:3, endln:48:6
      |vpiName:i
      |vpiFullName:work@socket_1n.i
      |vpiNetType:1
    |vpiForInitStmt:
    \_Assignment: , line:44:8, endln:44:20
      |vpiParent:
      \_GenFor: (work@socket_1n), line:44:3, endln:48:6
      |vpiRhs:
      \_Constant: , line:44:19, endln:44:20
        |vpiParent:
        \_Assignment: , line:44:8, endln:44:20
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_RefVar: (work@socket_1n.i), line:44:15, endln:44:16
    |vpiCondition:
    \_Operation: , line:44:23, endln:44:28
      |vpiParent:
      \_GenFor: (work@socket_1n), line:44:3, endln:48:6
      |vpiOpType:20
      |vpiOperand:
      \_RefObj: (work@socket_1n.i), line:44:23, endln:44:24
        |vpiParent:
        \_Operation: , line:44:23, endln:44:28
        |vpiName:i
        |vpiFullName:work@socket_1n.i
        |vpiActual:
        \_LogicNet: (work@socket_1n.i), line:44:23, endln:44:24
      |vpiOperand:
      \_RefObj: (work@socket_1n.N), line:44:27, endln:44:28
        |vpiParent:
        \_Operation: , line:44:23, endln:44:28
        |vpiName:N
        |vpiFullName:work@socket_1n.N
        |vpiActual:
        \_Parameter: (work@socket_1n.N), line:39:27, endln:39:40
    |vpiForIncStmt:
    \_Operation: , line:44:31, endln:44:34
      |vpiParent:
      \_GenFor: (work@socket_1n), line:44:3, endln:48:6
      |vpiOpType:62
      |vpiOperand:
      \_RefObj: (work@socket_1n.i), line:44:31, endln:44:32
        |vpiParent:
        \_Operation: , line:44:31, endln:44:34
        |vpiName:i
        |vpiFullName:work@socket_1n.i
        |vpiActual:
        \_LogicNet: (work@socket_1n.i), line:44:31, endln:44:32
    |vpiStmt:
    \_Begin: (work@socket_1n.gen_dfifo), line:44:36, endln:48:6
  |vpiTypedef:
  \_IntTypespec: , line:39:13, endln:39:25
    |vpiParent:
    \_Module: work@socket_1n (work@socket_1n), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:38:1, endln:51:10
  |vpiTypedef:
  \_BitTypespec: , line:40:13, endln:40:16
    |vpiParent:
    \_Module: work@socket_1n (work@socket_1n), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:38:1, endln:51:10
  |vpiTypedef:
  \_PackedArrayTypespec: , line:40:13, endln:40:22
    |vpiParent:
    \_Module: work@socket_1n (work@socket_1n), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:38:1, endln:51:10
    |vpiRange:
    \_Range: , line:40:17, endln:40:22
      |vpiParent:
      \_PackedArrayTypespec: , line:40:13, endln:40:22
      |vpiLeftRange:
      \_Constant: , line:40:18, endln:40:19
        |vpiParent:
        \_Range: , line:40:17, endln:40:22
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:40:20, endln:40:21
        |vpiParent:
        \_Range: , line:40:17, endln:40:22
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@socket_1n), line:40:13, endln:40:16
      |vpiParent:
      \_PackedArrayTypespec: , line:40:13, endln:40:22
      |vpiFullName:work@socket_1n
      |vpiActual:
      \_BitTypespec: , line:40:13, endln:40:16
  |vpiTypedef:
  \_BitTypespec: , line:41:13, endln:41:16
    |vpiParent:
    \_Module: work@socket_1n (work@socket_1n), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:38:1, endln:51:10
  |vpiTypedef:
  \_PackedArrayTypespec: , line:41:13, endln:41:22
    |vpiParent:
    \_Module: work@socket_1n (work@socket_1n), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:38:1, endln:51:10
    |vpiRange:
    \_Range: , line:41:17, endln:41:22
      |vpiParent:
      \_PackedArrayTypespec: , line:41:13, endln:41:22
      |vpiLeftRange:
      \_Constant: , line:41:18, endln:41:19
        |vpiParent:
        \_Range: , line:41:17, endln:41:22
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:41:20, endln:41:21
        |vpiParent:
        \_Range: , line:41:17, endln:41:22
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@socket_1n), line:41:13, endln:41:16
      |vpiParent:
      \_PackedArrayTypespec: , line:41:13, endln:41:22
      |vpiFullName:work@socket_1n
      |vpiActual:
      \_BitTypespec: , line:41:13, endln:41:16
  |vpiTypedef:
  \_BitTypespec: , line:42:13, endln:42:16
    |vpiParent:
    \_Module: work@socket_1n (work@socket_1n), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:38:1, endln:51:10
  |vpiTypedef:
  \_PackedArrayTypespec: , line:42:13, endln:42:22
    |vpiParent:
    \_Module: work@socket_1n (work@socket_1n), file:${SURELOG_DIR}/tests/ElabCParam/dut.sv, line:38:1, endln:51:10
    |vpiRange:
    \_Range: , line:42:17, endln:42:22
      |vpiParent:
      \_PackedArrayTypespec: , line:42:13, endln:42:22
      |vpiLeftRange:
      \_Constant: , line:42:18, endln:42:19
        |vpiParent:
        \_Range: , line:42:17, endln:42:22
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:42:20, endln:42:21
        |vpiParent:
        \_Range: , line:42:17, endln:42:22
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@socket_1n), line:42:13, endln:42:16
      |vpiParent:
      \_PackedArrayTypespec: , line:42:13, endln:42:22
      |vpiFullName:work@socket_1n
      |vpiActual:
      \_BitTypespec: , line:42:13, endln:42:16
  |vpiImportTypespec:
  \_IntTypespec: , line:39:13, endln:39:25
  |vpiImportTypespec:
  \_BitTypespec: , line:40:13, endln:40:16
  |vpiImportTypespec:
  \_PackedArrayTypespec: , line:40:13, endln:40:22
  |vpiImportTypespec:
  \_BitTypespec: , line:41:13, endln:41:16
  |vpiImportTypespec:
  \_PackedArrayTypespec: , line:41:13, endln:41:22
  |vpiImportTypespec:
  \_BitTypespec: , line:42:13, endln:42:16
  |vpiImportTypespec:
  \_PackedArrayTypespec: , line:42:13, endln:42:22
  |vpiDefName:work@socket_1n
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 0
