Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jan  3 14:57:27 2020
| Host         : Dennis running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z007s-clg225
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.455        0.000                      0                 1688        0.056        0.000                      0                 1688        9.020        0.000                       0                   762  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          
clk_fpga_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.455        0.000                      0                 1677        0.056        0.000                      0                 1677        9.020        0.000                       0                   762  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              15.878        0.000                      0                   11        0.749        0.000                      0                   11  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.455ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.455ns  (required time - arrival time)
  Source:                 system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.157ns  (logic 9.804ns (53.997%)  route 8.353ns (46.003%))
  Logic Levels:           13  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.346ns = ( 23.346 - 20.000 ) 
    Source Clock Delay      (SCD):    3.858ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         1.726     3.858    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    RAMB18_X0Y16         RAMB18E1                                     r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     6.312 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg/DOADO[2]
                         net (fo=23, routed)          1.332     7.644    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/preconvert_reg[2]
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124     7.768 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__0_carry__0_i_4/O
                         net (fo=2, routed)           0.761     8.529    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__0_carry__0_i_4_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.124     8.653 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.653    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__0_carry__0_i_8_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     9.261 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__0_carry__0/O[3]
                         net (fo=2, routed)           0.774    10.035    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__0_carry__0_n_4
    SLICE_X10Y34         LUT3 (Prop_lut3_I1_O)        0.307    10.342 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__88_carry__0_i_3/O
                         net (fo=2, routed)           0.482    10.824    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__88_carry__0_i_3_n_0
    SLICE_X8Y35          LUT4 (Prop_lut4_I0_O)        0.124    10.948 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__88_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.948    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__88_carry__0_i_7_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.591 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__88_carry__0/O[3]
                         net (fo=13, routed)          1.007    12.597    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out3[2]
    SLICE_X10Y37         LUT6 (Prop_lut6_I2_O)        0.307    12.904 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_19/O
                         net (fo=6, routed)           0.516    13.420    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_19_n_0
    SLICE_X10Y37         LUT3 (Prop_lut3_I1_O)        0.124    13.544 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1/O
                         net (fo=6, routed)           1.039    14.584    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/B[7]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_B[7]_P[8])
                                                      3.656    18.240 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__3/P[8]
                         net (fo=2, routed)           0.909    19.148    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out112_in[0]
    SLICE_X13Y31         LUT2 (Prop_lut2_I0_O)        0.124    19.272 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000    19.272    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/i__carry_i_4__3_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    19.819 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out0_inferred__4/i__carry/O[2]
                         net (fo=1, routed)           0.918    20.737    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out013_out[2]
    SLICE_X14Y32         LUT3 (Prop_lut3_I2_O)        0.330    21.067 f  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[10]_i_4/O
                         net (fo=1, routed)           0.616    21.683    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[10]_i_4_n_0
    SLICE_X14Y32         LUT6 (Prop_lut6_I2_O)        0.332    22.015 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[10]_i_1/O
                         net (fo=1, routed)           0.000    22.015    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/D[6]
    SLICE_X14Y32         FDRE                                         r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         1.496    23.346    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X14Y32         FDRE                                         r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[10]/C
                         clock pessimism              0.397    23.743    
                         clock uncertainty           -0.302    23.441    
    SLICE_X14Y32         FDRE (Setup_fdre_C_D)        0.029    23.470    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[10]
  -------------------------------------------------------------------
                         required time                         23.470    
                         arrival time                         -22.015    
  -------------------------------------------------------------------
                         slack                                  1.455    

Slack (MET) :             1.638ns  (required time - arrival time)
  Source:                 system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.977ns  (logic 10.098ns (56.173%)  route 7.879ns (43.827%))
  Logic Levels:           14  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=2 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 23.347 - 20.000 ) 
    Source Clock Delay      (SCD):    3.858ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         1.726     3.858    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    RAMB18_X0Y16         RAMB18E1                                     r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     6.312 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg/DOADO[2]
                         net (fo=23, routed)          1.332     7.644    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/preconvert_reg[2]
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124     7.768 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__0_carry__0_i_4/O
                         net (fo=2, routed)           0.761     8.529    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__0_carry__0_i_4_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.124     8.653 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.653    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__0_carry__0_i_8_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     9.261 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__0_carry__0/O[3]
                         net (fo=2, routed)           0.774    10.035    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__0_carry__0_n_4
    SLICE_X10Y34         LUT3 (Prop_lut3_I1_O)        0.307    10.342 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__88_carry__0_i_3/O
                         net (fo=2, routed)           0.482    10.824    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__88_carry__0_i_3_n_0
    SLICE_X8Y35          LUT4 (Prop_lut4_I0_O)        0.124    10.948 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__88_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.948    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__88_carry__0_i_7_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.591 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__88_carry__0/O[3]
                         net (fo=13, routed)          1.007    12.597    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out3[2]
    SLICE_X10Y37         LUT6 (Prop_lut6_I2_O)        0.307    12.904 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_19/O
                         net (fo=6, routed)           0.516    13.420    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_19_n_0
    SLICE_X10Y37         LUT3 (Prop_lut3_I1_O)        0.124    13.544 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1/O
                         net (fo=6, routed)           1.039    14.584    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/B[7]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_B[7]_P[8])
                                                      3.656    18.240 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__3/P[8]
                         net (fo=2, routed)           0.909    19.148    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out112_in[0]
    SLICE_X13Y31         LUT2 (Prop_lut2_I0_O)        0.124    19.272 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000    19.272    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/i__carry_i_4__3_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.804 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out0_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.804    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out0_inferred__4/i__carry_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.117 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out0_inferred__4/i__carry__0/O[3]
                         net (fo=1, routed)           0.905    21.023    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out013_out[7]
    SLICE_X15Y33         LUT4 (Prop_lut4_I2_O)        0.332    21.355 f  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[15]_i_2/O
                         net (fo=1, routed)           0.154    21.509    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[15]_i_2_n_0
    SLICE_X15Y33         LUT6 (Prop_lut6_I1_O)        0.326    21.835 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[15]_i_1/O
                         net (fo=1, routed)           0.000    21.835    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[15]_0
    SLICE_X15Y33         FDRE                                         r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         1.497    23.347    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X15Y33         FDRE                                         r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[15]/C
                         clock pessimism              0.397    23.744    
                         clock uncertainty           -0.302    23.442    
    SLICE_X15Y33         FDRE (Setup_fdre_C_D)        0.031    23.473    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[15]
  -------------------------------------------------------------------
                         required time                         23.473    
                         arrival time                         -21.835    
  -------------------------------------------------------------------
                         slack                                  1.638    

Slack (MET) :             1.644ns  (required time - arrival time)
  Source:                 system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        18.017ns  (logic 10.022ns (55.624%)  route 7.995ns (44.376%))
  Logic Levels:           14  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=2 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.346ns = ( 23.346 - 20.000 ) 
    Source Clock Delay      (SCD):    3.858ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         1.726     3.858    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    RAMB18_X0Y16         RAMB18E1                                     r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     6.312 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg/DOADO[2]
                         net (fo=23, routed)          1.332     7.644    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/preconvert_reg[2]
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124     7.768 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__0_carry__0_i_4/O
                         net (fo=2, routed)           0.761     8.529    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__0_carry__0_i_4_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.124     8.653 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.653    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__0_carry__0_i_8_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     9.261 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__0_carry__0/O[3]
                         net (fo=2, routed)           0.774    10.035    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__0_carry__0_n_4
    SLICE_X10Y34         LUT3 (Prop_lut3_I1_O)        0.307    10.342 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__88_carry__0_i_3/O
                         net (fo=2, routed)           0.482    10.824    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__88_carry__0_i_3_n_0
    SLICE_X8Y35          LUT4 (Prop_lut4_I0_O)        0.124    10.948 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__88_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.948    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__88_carry__0_i_7_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.591 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__88_carry__0/O[3]
                         net (fo=13, routed)          1.007    12.597    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out3[2]
    SLICE_X10Y37         LUT6 (Prop_lut6_I2_O)        0.307    12.904 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_19/O
                         net (fo=6, routed)           0.516    13.420    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_19_n_0
    SLICE_X10Y37         LUT3 (Prop_lut3_I1_O)        0.124    13.544 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1/O
                         net (fo=6, routed)           1.039    14.584    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/B[7]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_B[7]_P[8])
                                                      3.656    18.240 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__3/P[8]
                         net (fo=2, routed)           0.909    19.148    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out112_in[0]
    SLICE_X13Y31         LUT2 (Prop_lut2_I0_O)        0.124    19.272 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000    19.272    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/i__carry_i_4__3_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.804 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out0_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.804    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out0_inferred__4/i__carry_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.026 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out0_inferred__4/i__carry__0/O[0]
                         net (fo=1, routed)           0.886    20.913    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out013_out[4]
    SLICE_X16Y33         LUT4 (Prop_lut4_I2_O)        0.325    21.238 f  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[12]_i_2/O
                         net (fo=1, routed)           0.290    21.528    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[12]_i_2_n_0
    SLICE_X16Y33         LUT6 (Prop_lut6_I1_O)        0.348    21.876 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[12]_i_1/O
                         net (fo=1, routed)           0.000    21.876    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[12]_0
    SLICE_X16Y33         FDRE                                         r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         1.496    23.346    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X16Y33         FDRE                                         r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[12]/C
                         clock pessimism              0.397    23.743    
                         clock uncertainty           -0.302    23.441    
    SLICE_X16Y33         FDRE (Setup_fdre_C_D)        0.079    23.520    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[12]
  -------------------------------------------------------------------
                         required time                         23.520    
                         arrival time                         -21.876    
  -------------------------------------------------------------------
                         slack                                  1.644    

Slack (MET) :             1.794ns  (required time - arrival time)
  Source:                 system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.866ns  (logic 9.888ns (55.347%)  route 7.978ns (44.653%))
  Logic Levels:           14  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=2 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.346ns = ( 23.346 - 20.000 ) 
    Source Clock Delay      (SCD):    3.858ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         1.726     3.858    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    RAMB18_X0Y16         RAMB18E1                                     r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     6.312 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg/DOADO[2]
                         net (fo=23, routed)          1.332     7.644    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/preconvert_reg[2]
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124     7.768 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__0_carry__0_i_4/O
                         net (fo=2, routed)           0.761     8.529    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__0_carry__0_i_4_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.124     8.653 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.653    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__0_carry__0_i_8_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     9.261 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__0_carry__0/O[3]
                         net (fo=2, routed)           0.774    10.035    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__0_carry__0_n_4
    SLICE_X10Y34         LUT3 (Prop_lut3_I1_O)        0.307    10.342 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__88_carry__0_i_3/O
                         net (fo=2, routed)           0.482    10.824    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__88_carry__0_i_3_n_0
    SLICE_X8Y35          LUT4 (Prop_lut4_I0_O)        0.124    10.948 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__88_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.948    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__88_carry__0_i_7_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.591 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__88_carry__0/O[3]
                         net (fo=13, routed)          1.007    12.597    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out3[2]
    SLICE_X10Y37         LUT6 (Prop_lut6_I2_O)        0.307    12.904 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_19/O
                         net (fo=6, routed)           0.516    13.420    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_19_n_0
    SLICE_X10Y37         LUT3 (Prop_lut3_I1_O)        0.124    13.544 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1/O
                         net (fo=6, routed)           1.039    14.584    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/B[7]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_B[7]_P[8])
                                                      3.656    18.240 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__3/P[8]
                         net (fo=2, routed)           0.909    19.148    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out112_in[0]
    SLICE_X13Y31         LUT2 (Prop_lut2_I0_O)        0.124    19.272 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000    19.272    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/i__carry_i_4__3_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.804 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out0_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.804    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out0_inferred__4/i__carry_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.138 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out0_inferred__4/i__carry__0/O[1]
                         net (fo=1, routed)           0.707    20.845    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out013_out[5]
    SLICE_X16Y33         LUT4 (Prop_lut4_I2_O)        0.303    21.148 f  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[13]_i_2/O
                         net (fo=1, routed)           0.452    21.600    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[13]_i_2_n_0
    SLICE_X16Y33         LUT6 (Prop_lut6_I1_O)        0.124    21.724 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[13]_i_1/O
                         net (fo=1, routed)           0.000    21.724    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[13]_0
    SLICE_X16Y33         FDRE                                         r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         1.496    23.346    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X16Y33         FDRE                                         r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[13]/C
                         clock pessimism              0.397    23.743    
                         clock uncertainty           -0.302    23.441    
    SLICE_X16Y33         FDRE (Setup_fdre_C_D)        0.077    23.518    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[13]
  -------------------------------------------------------------------
                         required time                         23.518    
                         arrival time                         -21.724    
  -------------------------------------------------------------------
                         slack                                  1.794    

Slack (MET) :             1.869ns  (required time - arrival time)
  Source:                 system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.746ns  (logic 9.766ns (55.034%)  route 7.980ns (44.966%))
  Logic Levels:           14  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.347ns = ( 23.347 - 20.000 ) 
    Source Clock Delay      (SCD):    3.858ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         1.726     3.858    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    RAMB18_X0Y16         RAMB18E1                                     r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     6.312 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg/DOADO[2]
                         net (fo=23, routed)          1.332     7.644    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/preconvert_reg[2]
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124     7.768 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__0_carry__0_i_4/O
                         net (fo=2, routed)           0.761     8.529    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__0_carry__0_i_4_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.124     8.653 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.653    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__0_carry__0_i_8_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     9.261 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__0_carry__0/O[3]
                         net (fo=2, routed)           0.774    10.035    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__0_carry__0_n_4
    SLICE_X10Y34         LUT3 (Prop_lut3_I1_O)        0.307    10.342 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__88_carry__0_i_3/O
                         net (fo=2, routed)           0.482    10.824    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__88_carry__0_i_3_n_0
    SLICE_X8Y35          LUT4 (Prop_lut4_I0_O)        0.124    10.948 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__88_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.948    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__88_carry__0_i_7_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.591 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__88_carry__0/O[3]
                         net (fo=13, routed)          1.007    12.597    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out3[2]
    SLICE_X10Y37         LUT6 (Prop_lut6_I2_O)        0.307    12.904 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_19/O
                         net (fo=6, routed)           0.516    13.420    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_19_n_0
    SLICE_X10Y37         LUT3 (Prop_lut3_I1_O)        0.124    13.544 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1/O
                         net (fo=6, routed)           1.039    14.584    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/B[7]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_B[7]_P[9])
                                                      3.656    18.240 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__1/P[9]
                         net (fo=2, routed)           0.808    19.047    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out16_in[1]
    SLICE_X10Y30         LUT2 (Prop_lut2_I0_O)        0.124    19.171 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    19.171    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/i__carry_i_3__1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.704 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out0_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.704    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out0_inferred__2/i__carry_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.923 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out0_inferred__2/i__carry__0/O[0]
                         net (fo=1, routed)           0.725    20.648    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out07_out[4]
    SLICE_X14Y33         LUT5 (Prop_lut5_I4_O)        0.295    20.943 f  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[20]_i_2/O
                         net (fo=1, routed)           0.537    21.480    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[20]_i_2_n_0
    SLICE_X14Y33         LUT6 (Prop_lut6_I0_O)        0.124    21.604 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[20]_i_1/O
                         net (fo=1, routed)           0.000    21.604    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[20]_0
    SLICE_X14Y33         FDRE                                         r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         1.497    23.347    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X14Y33         FDRE                                         r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[20]/C
                         clock pessimism              0.397    23.744    
                         clock uncertainty           -0.302    23.442    
    SLICE_X14Y33         FDRE (Setup_fdre_C_D)        0.031    23.473    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[20]
  -------------------------------------------------------------------
                         required time                         23.473    
                         arrival time                         -21.604    
  -------------------------------------------------------------------
                         slack                                  1.869    

Slack (MET) :             1.876ns  (required time - arrival time)
  Source:                 system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.737ns  (logic 9.631ns (54.299%)  route 8.106ns (45.701%))
  Logic Levels:           13  (CARRY4=3 DSP48E1=1 LUT2=1 LUT3=3 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.348ns = ( 23.348 - 20.000 ) 
    Source Clock Delay      (SCD):    3.858ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         1.726     3.858    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    RAMB18_X0Y16         RAMB18E1                                     r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     6.312 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg/DOADO[2]
                         net (fo=23, routed)          1.332     7.644    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/preconvert_reg[2]
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124     7.768 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__0_carry__0_i_4/O
                         net (fo=2, routed)           0.761     8.529    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__0_carry__0_i_4_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.124     8.653 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.653    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__0_carry__0_i_8_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     9.261 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__0_carry__0/O[3]
                         net (fo=2, routed)           0.774    10.035    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__0_carry__0_n_4
    SLICE_X10Y34         LUT3 (Prop_lut3_I1_O)        0.307    10.342 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__88_carry__0_i_3/O
                         net (fo=2, routed)           0.482    10.824    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__88_carry__0_i_3_n_0
    SLICE_X8Y35          LUT4 (Prop_lut4_I0_O)        0.124    10.948 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__88_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.948    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__88_carry__0_i_7_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.591 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__88_carry__0/O[3]
                         net (fo=13, routed)          1.007    12.597    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out3[2]
    SLICE_X10Y37         LUT6 (Prop_lut6_I2_O)        0.307    12.904 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_19/O
                         net (fo=6, routed)           0.516    13.420    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_19_n_0
    SLICE_X10Y37         LUT3 (Prop_lut3_I1_O)        0.124    13.544 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1/O
                         net (fo=6, routed)           1.039    14.584    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/B[7]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_B[7]_P[8])
                                                      3.656    18.240 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__3/P[8]
                         net (fo=2, routed)           0.909    19.148    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out112_in[0]
    SLICE_X13Y31         LUT2 (Prop_lut2_I0_O)        0.124    19.272 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000    19.272    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/i__carry_i_4__3_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    19.878 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out0_inferred__4/i__carry/O[3]
                         net (fo=1, routed)           0.701    20.579    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out013_out[3]
    SLICE_X14Y32         LUT3 (Prop_lut3_I0_O)        0.306    20.885 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[11]_i_3/O
                         net (fo=1, routed)           0.586    21.471    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[11]_i_3_n_0
    SLICE_X14Y34         LUT6 (Prop_lut6_I0_O)        0.124    21.595 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[11]_i_2/O
                         net (fo=1, routed)           0.000    21.595    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/D[7]
    SLICE_X14Y34         FDRE                                         r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         1.498    23.348    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X14Y34         FDRE                                         r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[11]/C
                         clock pessimism              0.397    23.745    
                         clock uncertainty           -0.302    23.443    
    SLICE_X14Y34         FDRE (Setup_fdre_C_D)        0.029    23.472    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[11]
  -------------------------------------------------------------------
                         required time                         23.472    
                         arrival time                         -21.595    
  -------------------------------------------------------------------
                         slack                                  1.876    

Slack (MET) :             1.891ns  (required time - arrival time)
  Source:                 system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.724ns  (logic 9.792ns (55.246%)  route 7.932ns (44.754%))
  Logic Levels:           14  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=2 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.348ns = ( 23.348 - 20.000 ) 
    Source Clock Delay      (SCD):    3.858ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         1.726     3.858    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    RAMB18_X0Y16         RAMB18E1                                     r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     6.312 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg/DOADO[2]
                         net (fo=23, routed)          1.332     7.644    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/preconvert_reg[2]
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124     7.768 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__0_carry__0_i_4/O
                         net (fo=2, routed)           0.761     8.529    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__0_carry__0_i_4_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.124     8.653 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.653    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__0_carry__0_i_8_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     9.261 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__0_carry__0/O[3]
                         net (fo=2, routed)           0.774    10.035    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__0_carry__0_n_4
    SLICE_X10Y34         LUT3 (Prop_lut3_I1_O)        0.307    10.342 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__88_carry__0_i_3/O
                         net (fo=2, routed)           0.482    10.824    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__88_carry__0_i_3_n_0
    SLICE_X8Y35          LUT4 (Prop_lut4_I0_O)        0.124    10.948 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__88_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.948    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__88_carry__0_i_7_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.591 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__88_carry__0/O[3]
                         net (fo=13, routed)          1.007    12.597    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out3[2]
    SLICE_X10Y37         LUT6 (Prop_lut6_I2_O)        0.307    12.904 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_19/O
                         net (fo=6, routed)           0.516    13.420    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_19_n_0
    SLICE_X10Y37         LUT3 (Prop_lut3_I1_O)        0.124    13.544 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1/O
                         net (fo=6, routed)           1.039    14.584    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/B[7]
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_B[7]_P[8])
                                                      3.656    18.240 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__3/P[8]
                         net (fo=2, routed)           0.909    19.148    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out112_in[0]
    SLICE_X13Y31         LUT2 (Prop_lut2_I0_O)        0.124    19.272 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000    19.272    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/i__carry_i_4__3_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.804 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out0_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.804    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out0_inferred__4/i__carry_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.043 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out0_inferred__4/i__carry__0/O[2]
                         net (fo=1, routed)           0.681    20.724    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out013_out[6]
    SLICE_X15Y33         LUT4 (Prop_lut4_I2_O)        0.302    21.026 f  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[14]_i_2/O
                         net (fo=1, routed)           0.432    21.459    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[14]_i_2_n_0
    SLICE_X15Y34         LUT6 (Prop_lut6_I1_O)        0.124    21.583 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[14]_i_1/O
                         net (fo=1, routed)           0.000    21.583    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[14]_0
    SLICE_X15Y34         FDRE                                         r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         1.498    23.348    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X15Y34         FDRE                                         r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[14]/C
                         clock pessimism              0.397    23.745    
                         clock uncertainty           -0.302    23.443    
    SLICE_X15Y34         FDRE (Setup_fdre_C_D)        0.031    23.474    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[14]
  -------------------------------------------------------------------
                         required time                         23.474    
                         arrival time                         -21.583    
  -------------------------------------------------------------------
                         slack                                  1.891    

Slack (MET) :             1.981ns  (required time - arrival time)
  Source:                 system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.630ns  (logic 9.792ns (55.541%)  route 7.838ns (44.459%))
  Logic Levels:           14  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.346ns = ( 23.346 - 20.000 ) 
    Source Clock Delay      (SCD):    3.858ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         1.726     3.858    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    RAMB18_X0Y16         RAMB18E1                                     r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     6.312 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg/DOADO[2]
                         net (fo=23, routed)          1.332     7.644    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/preconvert_reg[2]
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124     7.768 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__0_carry__0_i_4/O
                         net (fo=2, routed)           0.761     8.529    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__0_carry__0_i_4_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.124     8.653 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.653    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__0_carry__0_i_8_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     9.261 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__0_carry__0/O[3]
                         net (fo=2, routed)           0.774    10.035    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__0_carry__0_n_4
    SLICE_X10Y34         LUT3 (Prop_lut3_I1_O)        0.307    10.342 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__88_carry__0_i_3/O
                         net (fo=2, routed)           0.482    10.824    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__88_carry__0_i_3_n_0
    SLICE_X8Y35          LUT4 (Prop_lut4_I0_O)        0.124    10.948 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__88_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.948    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__88_carry__0_i_7_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.591 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__88_carry__0/O[3]
                         net (fo=13, routed)          1.007    12.597    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out3[2]
    SLICE_X10Y37         LUT6 (Prop_lut6_I2_O)        0.307    12.904 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_19/O
                         net (fo=6, routed)           0.516    13.420    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_19_n_0
    SLICE_X10Y37         LUT3 (Prop_lut3_I1_O)        0.124    13.544 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1/O
                         net (fo=6, routed)           1.039    14.584    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/B[7]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_B[7]_P[9])
                                                      3.656    18.240 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__1/P[9]
                         net (fo=2, routed)           0.808    19.047    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out16_in[1]
    SLICE_X10Y30         LUT2 (Prop_lut2_I0_O)        0.124    19.171 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    19.171    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/i__carry_i_3__1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.704 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out0_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.704    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out0_inferred__2/i__carry_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.943 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out0_inferred__2/i__carry__0/O[2]
                         net (fo=1, routed)           0.687    20.631    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out07_out[6]
    SLICE_X15Y32         LUT5 (Prop_lut5_I4_O)        0.301    20.932 f  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[22]_i_2/O
                         net (fo=1, routed)           0.433    21.364    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[22]_i_2_n_0
    SLICE_X15Y32         LUT6 (Prop_lut6_I0_O)        0.124    21.488 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[22]_i_1/O
                         net (fo=1, routed)           0.000    21.488    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[22]_0
    SLICE_X15Y32         FDRE                                         r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         1.496    23.346    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X15Y32         FDRE                                         r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[22]/C
                         clock pessimism              0.397    23.743    
                         clock uncertainty           -0.302    23.441    
    SLICE_X15Y32         FDRE (Setup_fdre_C_D)        0.029    23.470    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[22]
  -------------------------------------------------------------------
                         required time                         23.470    
                         arrival time                         -21.488    
  -------------------------------------------------------------------
                         slack                                  1.981    

Slack (MET) :             2.058ns  (required time - arrival time)
  Source:                 system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.562ns  (logic 9.881ns (56.262%)  route 7.681ns (43.738%))
  Logic Levels:           14  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.353ns = ( 23.353 - 20.000 ) 
    Source Clock Delay      (SCD):    3.858ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         1.726     3.858    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    RAMB18_X0Y16         RAMB18E1                                     r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     6.312 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg/DOADO[2]
                         net (fo=23, routed)          1.332     7.644    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/preconvert_reg[2]
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124     7.768 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__0_carry__0_i_4/O
                         net (fo=2, routed)           0.761     8.529    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__0_carry__0_i_4_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.124     8.653 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.653    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__0_carry__0_i_8_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     9.261 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__0_carry__0/O[3]
                         net (fo=2, routed)           0.774    10.035    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__0_carry__0_n_4
    SLICE_X10Y34         LUT3 (Prop_lut3_I1_O)        0.307    10.342 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__88_carry__0_i_3/O
                         net (fo=2, routed)           0.482    10.824    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__88_carry__0_i_3_n_0
    SLICE_X8Y35          LUT4 (Prop_lut4_I0_O)        0.124    10.948 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__88_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.948    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__88_carry__0_i_7_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.591 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__88_carry__0/O[3]
                         net (fo=13, routed)          1.007    12.597    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out3[2]
    SLICE_X10Y37         LUT6 (Prop_lut6_I2_O)        0.307    12.904 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_19/O
                         net (fo=6, routed)           0.516    13.420    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_19_n_0
    SLICE_X10Y37         LUT3 (Prop_lut3_I1_O)        0.124    13.544 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1/O
                         net (fo=6, routed)           1.039    14.584    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/B[7]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_B[7]_P[9])
                                                      3.656    18.240 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__1/P[9]
                         net (fo=2, routed)           0.808    19.047    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out16_in[1]
    SLICE_X10Y30         LUT2 (Prop_lut2_I0_O)        0.124    19.171 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    19.171    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/i__carry_i_3__1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.704 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out0_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.704    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out0_inferred__2/i__carry_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.027 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out0_inferred__2/i__carry__0/O[1]
                         net (fo=1, routed)           0.556    20.584    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out07_out[5]
    SLICE_X13Y33         LUT5 (Prop_lut5_I0_O)        0.306    20.890 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[21]_i_4/O
                         net (fo=1, routed)           0.407    21.297    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[21]_i_4_n_0
    SLICE_X13Y33         LUT6 (Prop_lut6_I5_O)        0.124    21.421 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[21]_i_2/O
                         net (fo=1, routed)           0.000    21.421    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[21]_1
    SLICE_X13Y33         FDRE                                         r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         1.503    23.353    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X13Y33         FDRE                                         r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[21]/C
                         clock pessimism              0.397    23.750    
                         clock uncertainty           -0.302    23.448    
    SLICE_X13Y33         FDRE (Setup_fdre_C_D)        0.031    23.479    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[21]
  -------------------------------------------------------------------
                         required time                         23.479    
                         arrival time                         -21.421    
  -------------------------------------------------------------------
                         slack                                  2.058    

Slack (MET) :             2.168ns  (required time - arrival time)
  Source:                 system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.453ns  (logic 9.874ns (56.575%)  route 7.579ns (43.425%))
  Logic Levels:           14  (CARRY4=4 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.353ns = ( 23.353 - 20.000 ) 
    Source Clock Delay      (SCD):    3.858ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         1.726     3.858    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    RAMB18_X0Y16         RAMB18E1                                     r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     6.312 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg/DOADO[2]
                         net (fo=23, routed)          1.332     7.644    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/preconvert_reg[2]
    SLICE_X6Y37          LUT6 (Prop_lut6_I0_O)        0.124     7.768 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__0_carry__0_i_4/O
                         net (fo=2, routed)           0.761     8.529    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__0_carry__0_i_4_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.124     8.653 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__0_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.653    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__0_carry__0_i_8_n_0
    SLICE_X6Y34          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     9.261 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__0_carry__0/O[3]
                         net (fo=2, routed)           0.774    10.035    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__0_carry__0_n_4
    SLICE_X10Y34         LUT3 (Prop_lut3_I1_O)        0.307    10.342 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__88_carry__0_i_3/O
                         net (fo=2, routed)           0.482    10.824    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__88_carry__0_i_3_n_0
    SLICE_X8Y35          LUT4 (Prop_lut4_I0_O)        0.124    10.948 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__88_carry__0_i_7/O
                         net (fo=1, routed)           0.000    10.948    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__88_carry__0_i_7_n_0
    SLICE_X8Y35          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.591 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out4__88_carry__0/O[3]
                         net (fo=13, routed)          1.007    12.597    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out3[2]
    SLICE_X10Y37         LUT6 (Prop_lut6_I2_O)        0.307    12.904 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_19/O
                         net (fo=6, routed)           0.516    13.420    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_19_n_0
    SLICE_X10Y37         LUT3 (Prop_lut3_I1_O)        0.124    13.544 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2_i_1/O
                         net (fo=6, routed)           1.039    14.584    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/B[7]
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_B[7]_P[9])
                                                      3.656    18.240 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out2__1/P[9]
                         net (fo=2, routed)           0.808    19.047    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out16_in[1]
    SLICE_X10Y30         LUT2 (Prop_lut2_I0_O)        0.124    19.171 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    19.171    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/i__carry_i_3__1_n_0
    SLICE_X10Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.704 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out0_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.704    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out0_inferred__2/i__carry_n_0
    SLICE_X10Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.019 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out0_inferred__2/i__carry__0/O[3]
                         net (fo=1, routed)           0.428    20.447    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/rgb_data_out07_out[7]
    SLICE_X13Y30         LUT5 (Prop_lut5_I4_O)        0.307    20.754 f  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[23]_i_2/O
                         net (fo=1, routed)           0.433    21.187    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[23]_i_2_n_0
    SLICE_X13Y33         LUT6 (Prop_lut6_I0_O)        0.124    21.311 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/HSV_convert/internal_color[23]_i_1/O
                         net (fo=1, routed)           0.000    21.311    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[23]_0
    SLICE_X13Y33         FDRE                                         r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         1.503    23.353    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X13Y33         FDRE                                         r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[23]/C
                         clock pessimism              0.397    23.750    
                         clock uncertainty           -0.302    23.448    
    SLICE_X13Y33         FDRE (Setup_fdre_C_D)        0.031    23.479    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[23]
  -------------------------------------------------------------------
                         required time                         23.479    
                         arrival time                         -21.311    
  -------------------------------------------------------------------
                         slack                                  2.168    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.201%)  route 0.225ns (54.799%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         0.569     1.488    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X13Y49         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[3]/Q
                         net (fo=6, routed)           0.225     1.855    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[3]
    SLICE_X13Y50         LUT6 (Prop_lut6_I4_O)        0.045     1.900 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.900    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[5]_i_1_n_0
    SLICE_X13Y50         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         0.832     1.870    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X13Y50         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/C
                         clock pessimism             -0.118     1.752    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.092     1.844    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.091%)  route 0.226ns (54.909%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         0.569     1.488    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X13Y49         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[3]/Q
                         net (fo=6, routed)           0.226     1.856    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[3]
    SLICE_X13Y50         LUT5 (Prop_lut5_I0_O)        0.045     1.901 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.901    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[4]_i_1__0_n_0
    SLICE_X13Y50         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         0.832     1.870    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X13Y50         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]/C
                         clock pessimism             -0.118     1.752    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.091     1.843    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.681%)  route 0.161ns (53.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.916ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         0.567     1.486    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X7Y40          FDCE                                         r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDCE (Prop_fdce_C_Q)         0.141     1.627 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[5]/Q
                         net (fo=2, routed)           0.161     1.788    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_index[5]
    RAMB18_X0Y16         RAMB18E1                                     r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         0.878     1.916    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    RAMB18_X0Y16         RAMB18E1                                     r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg/CLKARDCLK
                         clock pessimism             -0.370     1.546    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.729    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         0.587     1.506    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y45          FDRE                                         r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/axi_rdata_reg[20]/Q
                         net (fo=1, routed)           0.056     1.703    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[20]
    SLICE_X4Y45          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         0.855     1.893    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y45          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
                         clock pessimism             -0.373     1.519    
    SLICE_X4Y45          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.636    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.892ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         0.586     1.505    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X5Y40          FDRE                                         r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/axi_rdata_reg[2]/Q
                         net (fo=1, routed)           0.056     1.702    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[2]
    SLICE_X4Y40          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         0.854     1.892    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y40          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism             -0.373     1.518    
    SLICE_X4Y40          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.635    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.148ns (40.587%)  route 0.217ns (59.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.889ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         0.588     1.507    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X4Y47          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDRE (Prop_fdre_C_Q)         0.148     1.655 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[45]/Q
                         net (fo=9, routed)           0.217     1.872    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[17]
    SLICE_X5Y52          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         0.851     1.889    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y52          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
                         clock pessimism             -0.118     1.771    
    SLICE_X5Y52          FDRE (Hold_fdre_C_D)         0.018     1.789    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.309%)  route 0.177ns (55.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.889ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         0.588     1.507    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X5Y49          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=11, routed)          0.177     1.826    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X5Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         0.851     1.889    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X5Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/C
                         clock pessimism             -0.118     1.771    
    SLICE_X5Y50          FDRE (Hold_fdre_C_CE)       -0.039     1.732    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.436%)  route 0.119ns (44.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.873ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         0.567     1.486    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y41          FDRE                                         r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.148     1.634 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/axi_rdata_reg[9]/Q
                         net (fo=1, routed)           0.119     1.753    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X6Y40          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         0.835     1.873    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X6Y40          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.351     1.521    
    SLICE_X6Y40          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.651    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.530%)  route 0.280ns (66.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         0.580     1.499    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.640 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.280     1.920    system_i/processing_system7_0/inst/M_AXI_GP0_BID[0]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         0.895     1.933    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.118     1.815    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[0])
                                                      0.000     1.815    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.148ns (38.090%)  route 0.241ns (61.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.889ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         0.588     1.507    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X4Y49          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.148     1.655 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]/Q
                         net (fo=9, routed)           0.241     1.896    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[19]
    SLICE_X5Y52          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         0.851     1.889    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y52          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
                         clock pessimism             -0.118     1.771    
    SLICE_X5Y52          FDRE (Hold_fdre_C_D)         0.019     1.790    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y16    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y16    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X6Y38     system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X6Y38     system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X5Y39     system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X6Y38     system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/axi_araddr_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X5Y39     system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/axi_araddr_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X5Y39     system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/axi_araddr_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X5Y39     system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/axi_araddr_reg[8]/C
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X6Y40     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X6Y40     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X4Y41     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X6Y40     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X6Y40     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X6Y42     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X6Y42     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X6Y42     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X6Y42     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X4Y43     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X4Y43     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X4Y43     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X6Y43     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X6Y43     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X4Y45     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X4Y43     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X6Y45     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X6Y43     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X6Y43     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         10.000      9.020      SLICE_X6Y45     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       15.878ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.749ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.878ns  (required time - arrival time)
  Source:                 system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 0.580ns (17.292%)  route 2.774ns (82.708%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.357ns = ( 23.357 - 20.000 ) 
    Source Clock Delay      (SCD):    3.815ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         1.683     3.815    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y41          FDRE                                         r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.456     4.271 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.546     5.817    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[21]_0[0]
    SLICE_X19Y41         LUT2 (Prop_lut2_I1_O)        0.124     5.941 f  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_2/O
                         net (fo=12, routed)          1.228     7.169    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X7Y40          FDCE                                         f  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         1.507    23.357    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X7Y40          FDCE                                         r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[0]/C
                         clock pessimism              0.397    23.754    
                         clock uncertainty           -0.302    23.452    
    SLICE_X7Y40          FDCE (Recov_fdce_C_CLR)     -0.405    23.047    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         23.047    
                         arrival time                          -7.169    
  -------------------------------------------------------------------
                         slack                                 15.878    

Slack (MET) :             15.878ns  (required time - arrival time)
  Source:                 system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 0.580ns (17.292%)  route 2.774ns (82.708%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.357ns = ( 23.357 - 20.000 ) 
    Source Clock Delay      (SCD):    3.815ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         1.683     3.815    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y41          FDRE                                         r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.456     4.271 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.546     5.817    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[21]_0[0]
    SLICE_X19Y41         LUT2 (Prop_lut2_I1_O)        0.124     5.941 f  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_2/O
                         net (fo=12, routed)          1.228     7.169    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X7Y40          FDCE                                         f  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         1.507    23.357    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X7Y40          FDCE                                         r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[1]/C
                         clock pessimism              0.397    23.754    
                         clock uncertainty           -0.302    23.452    
    SLICE_X7Y40          FDCE (Recov_fdce_C_CLR)     -0.405    23.047    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         23.047    
                         arrival time                          -7.169    
  -------------------------------------------------------------------
                         slack                                 15.878    

Slack (MET) :             15.878ns  (required time - arrival time)
  Source:                 system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 0.580ns (17.292%)  route 2.774ns (82.708%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.357ns = ( 23.357 - 20.000 ) 
    Source Clock Delay      (SCD):    3.815ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         1.683     3.815    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y41          FDRE                                         r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.456     4.271 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.546     5.817    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[21]_0[0]
    SLICE_X19Y41         LUT2 (Prop_lut2_I1_O)        0.124     5.941 f  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_2/O
                         net (fo=12, routed)          1.228     7.169    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X7Y40          FDCE                                         f  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         1.507    23.357    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X7Y40          FDCE                                         r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[2]/C
                         clock pessimism              0.397    23.754    
                         clock uncertainty           -0.302    23.452    
    SLICE_X7Y40          FDCE (Recov_fdce_C_CLR)     -0.405    23.047    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         23.047    
                         arrival time                          -7.169    
  -------------------------------------------------------------------
                         slack                                 15.878    

Slack (MET) :             15.878ns  (required time - arrival time)
  Source:                 system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 0.580ns (17.292%)  route 2.774ns (82.708%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.357ns = ( 23.357 - 20.000 ) 
    Source Clock Delay      (SCD):    3.815ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         1.683     3.815    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y41          FDRE                                         r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.456     4.271 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.546     5.817    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[21]_0[0]
    SLICE_X19Y41         LUT2 (Prop_lut2_I1_O)        0.124     5.941 f  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_2/O
                         net (fo=12, routed)          1.228     7.169    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X7Y40          FDCE                                         f  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         1.507    23.357    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X7Y40          FDCE                                         r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[3]/C
                         clock pessimism              0.397    23.754    
                         clock uncertainty           -0.302    23.452    
    SLICE_X7Y40          FDCE (Recov_fdce_C_CLR)     -0.405    23.047    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         23.047    
                         arrival time                          -7.169    
  -------------------------------------------------------------------
                         slack                                 15.878    

Slack (MET) :             15.878ns  (required time - arrival time)
  Source:                 system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 0.580ns (17.292%)  route 2.774ns (82.708%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.357ns = ( 23.357 - 20.000 ) 
    Source Clock Delay      (SCD):    3.815ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         1.683     3.815    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y41          FDRE                                         r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.456     4.271 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.546     5.817    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[21]_0[0]
    SLICE_X19Y41         LUT2 (Prop_lut2_I1_O)        0.124     5.941 f  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_2/O
                         net (fo=12, routed)          1.228     7.169    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X7Y40          FDCE                                         f  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         1.507    23.357    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X7Y40          FDCE                                         r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[4]/C
                         clock pessimism              0.397    23.754    
                         clock uncertainty           -0.302    23.452    
    SLICE_X7Y40          FDCE (Recov_fdce_C_CLR)     -0.405    23.047    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         23.047    
                         arrival time                          -7.169    
  -------------------------------------------------------------------
                         slack                                 15.878    

Slack (MET) :             15.878ns  (required time - arrival time)
  Source:                 system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 0.580ns (17.292%)  route 2.774ns (82.708%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.357ns = ( 23.357 - 20.000 ) 
    Source Clock Delay      (SCD):    3.815ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         1.683     3.815    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y41          FDRE                                         r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.456     4.271 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.546     5.817    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[21]_0[0]
    SLICE_X19Y41         LUT2 (Prop_lut2_I1_O)        0.124     5.941 f  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_2/O
                         net (fo=12, routed)          1.228     7.169    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X7Y40          FDCE                                         f  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         1.507    23.357    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X7Y40          FDCE                                         r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[5]/C
                         clock pessimism              0.397    23.754    
                         clock uncertainty           -0.302    23.452    
    SLICE_X7Y40          FDCE (Recov_fdce_C_CLR)     -0.405    23.047    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         23.047    
                         arrival time                          -7.169    
  -------------------------------------------------------------------
                         slack                                 15.878    

Slack (MET) :             16.315ns  (required time - arrival time)
  Source:                 system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/FSM_onehot_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.580ns (19.877%)  route 2.338ns (80.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.358ns = ( 23.358 - 20.000 ) 
    Source Clock Delay      (SCD):    3.815ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         1.683     3.815    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y41          FDRE                                         r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.456     4.271 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.546     5.817    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[21]_0[0]
    SLICE_X19Y41         LUT2 (Prop_lut2_I1_O)        0.124     5.941 f  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_2/O
                         net (fo=12, routed)          0.792     6.733    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X11Y40         FDCE                                         f  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         1.508    23.358    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X11Y40         FDCE                                         r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.397    23.755    
                         clock uncertainty           -0.302    23.453    
    SLICE_X11Y40         FDCE (Recov_fdce_C_CLR)     -0.405    23.048    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         23.048    
                         arrival time                          -6.733    
  -------------------------------------------------------------------
                         slack                                 16.315    

Slack (MET) :             16.315ns  (required time - arrival time)
  Source:                 system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.580ns (19.877%)  route 2.338ns (80.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.358ns = ( 23.358 - 20.000 ) 
    Source Clock Delay      (SCD):    3.815ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         1.683     3.815    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y41          FDRE                                         r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.456     4.271 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.546     5.817    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[21]_0[0]
    SLICE_X19Y41         LUT2 (Prop_lut2_I1_O)        0.124     5.941 f  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_2/O
                         net (fo=12, routed)          0.792     6.733    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X11Y40         FDCE                                         f  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         1.508    23.358    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X11Y40         FDCE                                         r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[0]/C
                         clock pessimism              0.397    23.755    
                         clock uncertainty           -0.302    23.453    
    SLICE_X11Y40         FDCE (Recov_fdce_C_CLR)     -0.405    23.048    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[0]
  -------------------------------------------------------------------
                         required time                         23.048    
                         arrival time                          -6.733    
  -------------------------------------------------------------------
                         slack                                 16.315    

Slack (MET) :             16.315ns  (required time - arrival time)
  Source:                 system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.580ns (19.877%)  route 2.338ns (80.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.358ns = ( 23.358 - 20.000 ) 
    Source Clock Delay      (SCD):    3.815ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         1.683     3.815    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y41          FDRE                                         r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.456     4.271 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.546     5.817    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[21]_0[0]
    SLICE_X19Y41         LUT2 (Prop_lut2_I1_O)        0.124     5.941 f  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_2/O
                         net (fo=12, routed)          0.792     6.733    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X11Y40         FDCE                                         f  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         1.508    23.358    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X11Y40         FDCE                                         r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[1]/C
                         clock pessimism              0.397    23.755    
                         clock uncertainty           -0.302    23.453    
    SLICE_X11Y40         FDCE (Recov_fdce_C_CLR)     -0.405    23.048    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[1]
  -------------------------------------------------------------------
                         required time                         23.048    
                         arrival time                          -6.733    
  -------------------------------------------------------------------
                         slack                                 16.315    

Slack (MET) :             16.359ns  (required time - arrival time)
  Source:                 system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/FSM_onehot_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.918ns  (logic 0.580ns (19.877%)  route 2.338ns (80.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.358ns = ( 23.358 - 20.000 ) 
    Source Clock Delay      (SCD):    3.815ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         1.683     3.815    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X9Y41          FDRE                                         r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.456     4.271 r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=6, routed)           1.546     5.817    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_color_reg[21]_0[0]
    SLICE_X19Y41         LUT2 (Prop_lut2_I1_O)        0.124     5.941 f  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_2/O
                         net (fo=12, routed)          0.792     6.733    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X10Y40         FDPE                                         f  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/FSM_onehot_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         1.508    23.358    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X10Y40         FDPE                                         r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.397    23.755    
                         clock uncertainty           -0.302    23.453    
    SLICE_X10Y40         FDPE (Recov_fdpe_C_PRE)     -0.361    23.092    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         23.092    
                         arrival time                          -6.733    
  -------------------------------------------------------------------
                         slack                                 16.359    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/FSM_onehot_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.186ns (25.843%)  route 0.534ns (74.157%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.873ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         0.564     1.483    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X19Y41         FDRE                                         r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/Q
                         net (fo=5, routed)           0.171     1.795    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg_n_0
    SLICE_X19Y41         LUT2 (Prop_lut2_I0_O)        0.045     1.840 f  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_2/O
                         net (fo=12, routed)          0.363     2.203    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X10Y40         FDCE                                         f  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         0.835     1.873    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X10Y40         FDCE                                         r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.351     1.521    
    SLICE_X10Y40         FDCE (Remov_fdce_C_CLR)     -0.067     1.454    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.753ns  (arrival time - required time)
  Source:                 system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/FSM_onehot_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.186ns (25.843%)  route 0.534ns (74.157%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.873ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         0.564     1.483    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X19Y41         FDRE                                         r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/Q
                         net (fo=5, routed)           0.171     1.795    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg_n_0
    SLICE_X19Y41         LUT2 (Prop_lut2_I0_O)        0.045     1.840 f  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_2/O
                         net (fo=12, routed)          0.363     2.203    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X10Y40         FDPE                                         f  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/FSM_onehot_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         0.835     1.873    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X10Y40         FDPE                                         r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.351     1.521    
    SLICE_X10Y40         FDPE (Remov_fdpe_C_PRE)     -0.071     1.450    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/FSM_onehot_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.186ns (25.843%)  route 0.534ns (74.157%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.873ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         0.564     1.483    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X19Y41         FDRE                                         r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/Q
                         net (fo=5, routed)           0.171     1.795    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg_n_0
    SLICE_X19Y41         LUT2 (Prop_lut2_I0_O)        0.045     1.840 f  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_2/O
                         net (fo=12, routed)          0.363     2.203    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X11Y40         FDCE                                         f  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         0.835     1.873    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X11Y40         FDCE                                         r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.351     1.521    
    SLICE_X11Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.429    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.186ns (25.843%)  route 0.534ns (74.157%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.873ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         0.564     1.483    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X19Y41         FDRE                                         r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/Q
                         net (fo=5, routed)           0.171     1.795    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg_n_0
    SLICE_X19Y41         LUT2 (Prop_lut2_I0_O)        0.045     1.840 f  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_2/O
                         net (fo=12, routed)          0.363     2.203    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X11Y40         FDCE                                         f  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         0.835     1.873    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X11Y40         FDCE                                         r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[0]/C
                         clock pessimism             -0.351     1.521    
    SLICE_X11Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.429    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.186ns (25.843%)  route 0.534ns (74.157%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.873ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         0.564     1.483    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X19Y41         FDRE                                         r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/Q
                         net (fo=5, routed)           0.171     1.795    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg_n_0
    SLICE_X19Y41         LUT2 (Prop_lut2_I0_O)        0.045     1.840 f  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_2/O
                         net (fo=12, routed)          0.363     2.203    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X11Y40         FDCE                                         f  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         0.835     1.873    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X11Y40         FDCE                                         r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[1]/C
                         clock pessimism             -0.351     1.521    
    SLICE_X11Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.429    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.944ns  (arrival time - required time)
  Source:                 system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.186ns (20.898%)  route 0.704ns (79.102%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.873ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         0.564     1.483    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X19Y41         FDRE                                         r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/Q
                         net (fo=5, routed)           0.171     1.795    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg_n_0
    SLICE_X19Y41         LUT2 (Prop_lut2_I0_O)        0.045     1.840 f  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_2/O
                         net (fo=12, routed)          0.533     2.373    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X7Y40          FDCE                                         f  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         0.835     1.873    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X7Y40          FDCE                                         r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[0]/C
                         clock pessimism             -0.351     1.521    
    SLICE_X7Y40          FDCE (Remov_fdce_C_CLR)     -0.092     1.429    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.373    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.944ns  (arrival time - required time)
  Source:                 system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.186ns (20.898%)  route 0.704ns (79.102%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.873ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         0.564     1.483    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X19Y41         FDRE                                         r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/Q
                         net (fo=5, routed)           0.171     1.795    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg_n_0
    SLICE_X19Y41         LUT2 (Prop_lut2_I0_O)        0.045     1.840 f  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_2/O
                         net (fo=12, routed)          0.533     2.373    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X7Y40          FDCE                                         f  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         0.835     1.873    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X7Y40          FDCE                                         r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[1]/C
                         clock pessimism             -0.351     1.521    
    SLICE_X7Y40          FDCE (Remov_fdce_C_CLR)     -0.092     1.429    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.373    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.944ns  (arrival time - required time)
  Source:                 system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.186ns (20.898%)  route 0.704ns (79.102%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.873ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         0.564     1.483    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X19Y41         FDRE                                         r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/Q
                         net (fo=5, routed)           0.171     1.795    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg_n_0
    SLICE_X19Y41         LUT2 (Prop_lut2_I0_O)        0.045     1.840 f  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_2/O
                         net (fo=12, routed)          0.533     2.373    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X7Y40          FDCE                                         f  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         0.835     1.873    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X7Y40          FDCE                                         r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[2]/C
                         clock pessimism             -0.351     1.521    
    SLICE_X7Y40          FDCE (Remov_fdce_C_CLR)     -0.092     1.429    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.373    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.944ns  (arrival time - required time)
  Source:                 system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.186ns (20.898%)  route 0.704ns (79.102%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.873ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         0.564     1.483    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X19Y41         FDRE                                         r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/Q
                         net (fo=5, routed)           0.171     1.795    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg_n_0
    SLICE_X19Y41         LUT2 (Prop_lut2_I0_O)        0.045     1.840 f  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_2/O
                         net (fo=12, routed)          0.533     2.373    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X7Y40          FDCE                                         f  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         0.835     1.873    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X7Y40          FDCE                                         r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[3]/C
                         clock pessimism             -0.351     1.521    
    SLICE_X7Y40          FDCE (Remov_fdce_C_CLR)     -0.092     1.429    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.373    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.944ns  (arrival time - required time)
  Source:                 system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.186ns (20.898%)  route 0.704ns (79.102%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.873ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         0.564     1.483    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X19Y41         FDRE                                         r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y41         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg/Q
                         net (fo=5, routed)           0.171     1.795    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/delay_done_flag_reg_n_0
    SLICE_X19Y41         LUT2 (Prop_lut2_I0_O)        0.045     1.840 f  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_out_INST_0_i_2/O
                         net (fo=12, routed)          0.533     2.373    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/internal_reset
    SLICE_X7Y40          FDCE                                         f  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=762, routed)         0.835     1.873    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/s00_axi_aclk
    SLICE_X7Y40          FDCE                                         r  system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[4]/C
                         clock pessimism             -0.351     1.521    
    SLICE_X7Y40          FDCE (Remov_fdce_C_CLR)     -0.092     1.429    system_i/DigiLED_0/inst/DigiLED_v1_0_S00_AXI_inst/led_driver/led_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.373    
  -------------------------------------------------------------------
                         slack                                  0.944    





