#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\Program Files\PDS\PDS_2022.1\bin
#Application name: pds.exe
#OS: Windows 10 10.0.22631
#Hostname: HTYâ€˜sLaptop
Generated by Fabric Compiler (version 2022.1 build 99559) at Thu Sep 26 20:50:17 2024
Compiling architecture definition.
Analyzing project file 'F:/SME files/SME309/codes/SME209_codes/lab1/project/project.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {{F:/SME files/SME309/codes/SME209_codes/lab1/project}} {F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v}
I: Verilog-0001: Analyzing file F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v
I: Verilog-0002: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 3)] Analyzing module control (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{F:/SME files/SME309/codes/SME209_codes/lab1/project}} {F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v} successfully.
Executing : .rtl_analyze -work work -include_path {{F:/SME files/SME309/codes/SME209_codes/lab1/project}} {F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v}
I: Verilog-0001: Analyzing file F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v
I: Verilog-0002: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 3)] Analyzing module Seven_Seg (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{F:/SME files/SME309/codes/SME209_codes/lab1/project}} {F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v} successfully.
Executing : .rtl_analyze -work work -include_path {{F:/SME files/SME309/codes/SME209_codes/lab1/project}} {F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v}
I: Verilog-0001: Analyzing file F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v
I: Verilog-0002: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 3)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{F:/SME files/SME309/codes/SME209_codes/lab1/project}} {F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v} successfully.
Executing : .rtl_analyze -work work -include_path {{F:/SME files/SME309/codes/SME209_codes/lab1/project}} {F:/SME files/SME309/codes/SME209_codes/lab1/project/instr_mem.v}
I: Verilog-0001: Analyzing file F:/SME files/SME309/codes/SME209_codes/lab1/project/instr_mem.v
I: Verilog-0002: [F:/SME files/SME309/codes/SME209_codes/lab1/project/instr_mem.v(line number: 3)] Analyzing module instr_mem (library work)
W: Verilog-2010: [F:/SME files/SME309/codes/SME209_codes/lab1/project/instr_mem.v(line number: 27)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -work work -include_path {{F:/SME files/SME309/codes/SME209_codes/lab1/project}} {F:/SME files/SME309/codes/SME209_codes/lab1/project/instr_mem.v} successfully.
Executing : .rtl_analyze -work work -include_path {{F:/SME files/SME309/codes/SME209_codes/lab1/project}} {F:/SME files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v}
I: Verilog-0001: Analyzing file F:/SME files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v
I: Verilog-0002: [F:/SME files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 1)] Analyzing module data_mem (library work)
W: Verilog-2010: [F:/SME files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 24)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -work work -include_path {{F:/SME files/SME309/codes/SME209_codes/lab1/project}} {F:/SME files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v} successfully.
Executing : .rtl_analyze -work work -include_path {{F:/SME files/SME309/codes/SME209_codes/lab1/project}} {F:/SME files/SME309/codes/SME209_codes/lab1/project/source/seg_decoder.v}
I: Verilog-0001: Analyzing file F:/SME files/SME309/codes/SME209_codes/lab1/project/source/seg_decoder.v
I: Verilog-0002: [F:/SME files/SME309/codes/SME209_codes/lab1/project/source/seg_decoder.v(line number: 1)] Analyzing module seg_decoder (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {{F:/SME files/SME309/codes/SME209_codes/lab1/project}} {F:/SME files/SME309/codes/SME209_codes/lab1/project/source/seg_decoder.v} successfully.
I: Module "top" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.693s wall, 0.000s user + 0.062s system = 0.062s CPU (3.7%)

Start rtl-elaborate.
I: Verilog-0003: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 3)] Elaborating module top
I: Module instance {top} parameter value:
    CLK_FREQ = 32'b00000101111101011110000100000000
I: Verilog-0004: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 33)] Elaborating instance ctrl
I: Verilog-0003: [F:/SME files/SME309/codes/SME209_codes/lab1/project/control.v(line number: 3)] Elaborating module control
I: Verilog-0004: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 42)] Elaborating instance ss
I: Verilog-0003: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 3)] Elaborating module Seven_Seg
I: Module instance {top.ss} parameter value:
    CLK_FREQ = 28'b0101111101011110000100000000
I: Verilog-0004: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 23)] Elaborating instance uu_seg_decoder
I: Verilog-0003: [F:/SME files/SME309/codes/SME209_codes/lab1/project/source/seg_decoder.v(line number: 1)] Elaborating module seg_decoder
I: Verilog-0004: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 54)] Elaborating instance u_instr_mem
I: Verilog-0003: [F:/SME files/SME309/codes/SME209_codes/lab1/project/instr_mem.v(line number: 3)] Elaborating module instr_mem
I: Verilog-0004: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 62)] Elaborating instance u_data_mem
I: Verilog-0003: [F:/SME files/SME309/codes/SME209_codes/lab1/project/source/data_mem.v(line number: 1)] Elaborating module data_mem
W: Verilog-2023: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 42)] Give initial value 0 for the no drive pin states in module instance top.ss
W: Verilog-2036: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 54)] Net addr[6:0] connected to input port of module instance top.u_instr_mem has no driver, tie it to 0
W: Verilog-2036: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.v(line number: 54)] Net addr[7] connected to input port of module instance top.u_instr_mem has no driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.016s wall, 0.000s user + 0.016s system = 0.016s CPU (98.0%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2004: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 22)] Latch is generated for signal num, possible missing assignment in an if or case statement.
W: Sdm-2004: [F:/SME files/SME309/codes/SME209_codes/lab1/project/Seven_Seg.v(line number: 61)] Latch is generated for signal count_limit, possible missing assignment in an if or case statement.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.053s wall, 0.031s user + 0.016s system = 0.047s CPU (88.1%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N126 (bmsWIDEMUX).
I: Constant propagation done on N11 (bmsWIDEMUX).
I: Constant propagation done on N21 (bmsWIDEMUX).
I: Constant propagation done on N33 (bmsWIDEMUX).
I: Constant propagation done on N13 (bmsWIDEINV).
I: Constant propagation done on N7 (bmsWIDEMUX).
Executing : sdm2adm successfully. Time elapsed: 0.011s wall, 0.016s user + 0.000s system = 0.016s CPU (144.1%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Thu Sep 26 20:50:19 2024
Action compile: Peak memory pool usage is 132 MB
Compiling architecture definition.
Analyzing project file 'F:/SME files/SME309/codes/SME209_codes/lab1/project/project.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 149883

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.fdc(line number: 114)] | Port SevenSegCatHL[14] has been placed at location B2, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.fdc(line number: 122)] | Port SevenSegCatHL[13] has been placed at location B3, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.fdc(line number: 130)] | Port SevenSegCatHL[12] has been placed at location A1, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.fdc(line number: 138)] | Port SevenSegCatHL[11] has been placed at location B1, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.fdc(line number: 146)] | Port SevenSegCatHL[10] has been placed at location A3, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.fdc(line number: 154)] | Port SevenSegCatHL[9] has been placed at location A4, whose type is share pin.
C: ConstraintEditor-2002: [F:/SME files/SME309/codes/SME209_codes/lab1/project/top.fdc(line number: 162)] | Port SevenSegCatHL[8] has been placed at location B4, whose type is share pin.
W: ConstraintEditor-4019: Port 'rst_n' unspecified I/O constraint.
Constraint check end.
C: SDC-2025: Clock source 'n:ss/N136' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:ss/N132' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -name top|clk [get_ports clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name top|clk [get_ports clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group top|clk successfully.
Start pre-mapping.
W: Public-4008: Instance 'u_instr_mem/instr_out[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : pre-mapping successfully. Time elapsed: 0.028s wall, 0.000s user + 0.016s system = 0.016s CPU (56.4%)

Start mod-gen.
W: Public-4008: Instance 'ctrl/status[1:0]' of 'bmsWIDEDFFPATCE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ctrl/status_save[1:0]' of 'bmsWIDEDFFPATCE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ss/addr_counter[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ss/clk_counter[25:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ss/count_limit[3:0]' of 'bmsWIDEDLATCHCP' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ss/counter[3:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'ss/valid' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Constant propagation done on N6 (bmsWIDEMUX).
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
I: Constant propagation done on out_xor_6 (bmsREDXOR).
I: Constant propagation done on out_xor_7 (bmsREDXOR).
I: Constant propagation done on out_xor_8 (bmsREDXOR).
Executing : mod-gen successfully. Time elapsed: 0.021s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.253s wall, 0.094s user + 0.000s system = 0.094s CPU (37.0%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.042s wall, 0.000s user + 0.016s system = 0.016s CPU (37.4%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.012s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_DFF_C                    17 uses
GTP_DFF_CE                    1 use
GTP_DFF_PE                    7 uses
GTP_DLATCH                    4 uses
GTP_DRM18K_E1                 1 use
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT2                      1 use
GTP_LUT3                      4 uses
GTP_LUT4                      3 uses
GTP_LUT5                     12 uses
GTP_LUT6                      3 uses
GTP_LUT6CARRY                16 uses
GTP_LUT6D                    11 uses

I/O ports: 34
GTP_INBUF                   2 uses
GTP_OUTBUF                 32 uses

Mapping Summary:
Total LUTs: 50 of 35800 (0.14%)
	LUTs as dram: 0 of 9500 (0.00%)
	LUTs as logic: 50
Total Registers: 25 of 71600 (0.03%)
Total Latches: 4

DRM36K/FIFO:
Total DRM = 0.5 of 85 (0.59%)

APMs:
Total APMs = 0.00 of 120 (0.00%)

Total I/O ports = 34 of 209 (16.27%)


Overview of Control Sets:

Number of unique control sets : 3

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 1        | 0                 1
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 1        | 0                 1
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 0                 1
--------------------------------------------------------------
  The maximum fanout: 17
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                17
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                8
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              4
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to top_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: STA-3011: Clock pin 'ss/num[0]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ss/num[1]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ss/num[2]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: STA-3011: Clock pin 'ss/num[3]/G' (GTP_DLATCH.G) has no clock, timing propagation is disabled at the pin.
W: Timing-4087: Port 'SevenSegCatHL[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SevenSegCatHL[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'anode[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'anode[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'anode[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'anode[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'anode[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'anode[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'anode[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'anode[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'btn_p' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'btn_spddn' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'btn_spdup' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_n' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:10s
Action synthesize: CPU time elapsed is 0h:0m:4s
Action synthesize: Process CPU time elapsed is 0h:0m:4s
Current time: Thu Sep 26 20:50:29 2024
Action synthesize: Peak memory pool usage is 282 MB
Compiling architecture definition.
Analyzing project file 'F:/SME files/SME309/codes/SME209_codes/lab1/project/project.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 149883

Flattening design 'top'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_clk in design, driver pin O(instance clk_ibuf) -> load pin CLK(instance ss/anode_cnt[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: ss/N11_0_1/gateop, insts:16.
Device mapping done.
Total device mapping takes 0.00 sec.

Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 120           | 0                  
| FF                    | 29       | 71600         | 1                  
| LUT                   | 50       | 35800         | 1                  
| Distributed RAM       | 0        | 9500          | 0                  
| DRM                   | 0.5      | 85            | 1                  
| IO                    | 34       | 209           | 17                 
| RCKB                  | 0        | 20            | 0                  
| SCANCHAIN             | 0        | 1             | 0                  
| USCM                  | 1        | 32            | 4                  
| CCS                   | 1        | 1             | 100                
| ADC                   | 0        | 1             | 0                  
| DDR_PHY               | 0        | 20            | 0                  
| HSSTLP                | 0        | 1             | 0                  
| GPLL                  | 0        | 5             | 0                  
| PPLL                  | 0        | 5             | 0                  
| DDRPHY_CPD            | 0        | 10            | 0                  
| HCKB                  | 0        | 72            | 0                  
| IOCKB                 | 0        | 20            | 0                  
| MRCKB                 | 0        | 10            | 0                  
| PCIE                  | 0        | 1             | 0                  
| DDRPHY_IOCLK_DIV      | 0        | 5             | 0                  
| ANALOG                | 0        | 1             | 0                  
| TSERDES               | 0        | 40            | 0                  
| KEYRAM                | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Design 'top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
Action dev_map: Real time elapsed is 0h:0m:12s
Action dev_map: CPU time elapsed is 0h:0m:3s
Action dev_map: Process CPU time elapsed is 0h:0m:3s
Current time: Thu Sep 26 20:50:40 2024
Action dev_map: Peak memory pool usage is 300 MB
