Microchip MPLAB XC8 Compiler V1.44 ()

Linker command line:

-W-3 --edf=C:\Program Files (x86)\Microchip\xc8\v1.44\dat\en_msgs.txt -cs \
  -h+dist/default/production\Timer_counter.X.production.sym \
  --cmf=dist/default/production\Timer_counter.X.production.cmf -z -Q16F84A \
  -oC:\Users\DANTE_~1\AppData\Local\Temp\s5m8.2 \
  -Mdist/default/production/Timer_counter.X.production.map -E1 -ver=XC8 \
  -ASTACK=019h-04dh -pstack=STACK -ACODE=00h-03FFh -ASTRCODE=00h-03FFh \
  -ASTRING=00h-0FFhx4 -ACONST=00h-0FFhx4 -AENTRY=00h-0FFhx4 \
  -ABANK0=0Ch-04Dh -ARAM=0Ch-04Dh -AABS1=0Ch-04Fh -ACOMMON=04Eh-04Fh \
  -ASFR0=00h-0Bh -ASFR1=080h-0CDh \
  -preset_vec=00h,intentry=04h,init,end_init -ppowerup=CODE -pcinit=CODE \
  -pfunctab=ENTRY -ACONFIG=02007h-02007h -pconfig=CONFIG -DCONFIG=2 \
  -AIDLOC=02000h-02003h -pidloc=IDLOC -DIDLOC=2 -AEEDATA=00h-03Fh/02100h \
  -peeprom_data=EEDATA -DEEDATA=2 -DCODE=2 -DSTRCODE=2 -DSTRING=2 -DCONST=2 \
  -DENTRY=2 -k C:\Users\DANTE_~1\AppData\Local\Temp\s5m8.obj \
  dist/default/production\Timer_counter.X.production.obj 

Object code version is 3.11

Machine type is 16F84A



                Name                               Link     Load   Length Selector   Space Scale
C:\Users\DANTE_~1\AppData\Local\Temp\s5m8.obj
                end_init                              F        F        1        8       0
                reset_vec                             0        0        1        0       0
                config                             2007     2007        1     400E       0
dist/default/production\Timer_counter.X.production.obj
                cinit                                10       10        5        8       0
                intentry                              4        4        B        8       0
                text4                                69       69       33        8       0
                swtext1                              B0       B0        A      160       0
                text3                                15       15       54        8       0
                text2                                9C       9C       14        8       0
                text1                                BA       BA        8      174       0
                maintext                             C2       C2        3      174       0
                cstackBANK0                           C        C        B        C       1
                bssBANK0                             17       17        2        C       1

TOTAL           Name                               Link     Load   Length     Space
        CLASS   STACK          

        CLASS   CODE           
                end_init                              F        F        1         0
                cinit                                10       10        5         0
                intentry                              4        4        B         0
                reset_vec                             0        0        1         0
                text4                                69       69       33         0
                text3                                15       15       54         0
                text2                                9C       9C       14         0
                text1                                BA       BA        8         0
                maintext                             C2       C2        3         0

        CLASS   STRCODE        

        CLASS   STRING         

        CLASS   CONST          
                swtext1                              B0       B0        A         0

        CLASS   ENTRY          

        CLASS   BANK0          
                cstackBANK0                           C        C        B         1
                bssBANK0                             17       17        2         1

        CLASS   RAM            

        CLASS   ABS1           
                abs_s1                               4E       4E        2         1

        CLASS   COMMON         

        CLASS   SFR0           

        CLASS   SFR1           

        CLASS   CONFIG         
                config                             2007     2007        1         0

        CLASS   IDLOC          

        CLASS   EEDATA         

        CLASS   BANK1          



SEGMENTS        Name                           Load    Length   Top    Selector   Space  Class     Delta

                reset_vec                      000000  000001  000001         0       0  CODE        2
                intentry                       000004  0000AC  0000B0         8       0  CODE        2
                cstackBANK0                    00000C  00000D  000019         C       1  BANK0       1
                swtext1                        0000B0  00000A  0000BA       160       0  CONST       2
                text1                          0000BA  00000B  0000C5       174       0  CODE        2
                config                         002007  000001  002008      400E       0  CONFIG      2


UNUSED ADDRESS RANGES

        Name                Unused          Largest block    Delta
        BANK0            0019-004D             35           1
        CODE             0001-0003              3           2
                         00C5-03FF            33B
        CONST            0001-0003              3           2
                         00C5-03FF            100
        EEDATA           2100-213F             40           2
        ENTRY            0001-0003              3           2
                         00C5-03FF            100
        IDLOC            2000-2003              4           2
        RAM              0019-004D             35           1
        SFR0             0000-000B              C           1
        SFR1             0080-00CD             4E           1
        STACK            0019-004D             35           1
        STRCODE          0001-0003              3           2
                         00C5-03FF            33B
        STRING           0001-0003              3           2
                         00C5-03FF            100

                                  Symbol Table

?___lwmod                cstackBANK0  000C
_INTCON                  (abs)        000B
_OPTION_REG              (abs)        0081
_PORTAbits               (abs)        0005
_PORTBbits               (abs)        0006
_Port_Init               text2        009C
_RA2                     (abs)        002A
_T0IF                    (abs)        005A
_TIM0_count              bssBANK0     0017
_TMR0                    (abs)        0001
_TRISA                   (abs)        0085
_TRISB                   (abs)        0086
__CFG_CP$OFF             (abs)        0000
__CFG_FOSC$HS            (abs)        0000
__CFG_PWRTE$ON           (abs)        0000
__CFG_WDTE$OFF           (abs)        0000
__Habs1                  abs1         0000
__Hbank0                 bank0        0000
__Hbank1                 bank1        0000
__HbssBANK0              bssBANK0     0000
__Hcinit                 cinit        0015
__Hclrtext               clrtext      0000
__Hcode                  code         0000
__Hcommon                common       0000
__Hconfig                config       2008
__HcstackBANK0           cstackBANK0  0000
__HcstackCOMMON          cstackCOMMON 0000
__Heeprom_data           eeprom_data  0000
__Hend_init              end_init     0010
__Hfunctab               functab      0000
__Hidloc                 idloc        0000
__Hinit                  init         000F
__Hintentry              intentry     000F
__Hmaintext              maintext     0000
__Hpowerup               powerup      0000
__Hram                   ram          0000
__Hreset_vec             reset_vec    0001
__Hsfr0                  sfr0         0000
__Hsfr1                  sfr1         0000
__Hspace_0               (abs)        2008
__Hspace_1               (abs)        0019
__Hspace_2               (abs)        0000
__Hspace_3               (abs)        0000
__Hstack                 stack        0000
__Hstrings               strings      0000
__Htext                  text         0000
__Labs1                  abs1         0000
__Lbank0                 bank0        0000
__Lbank1                 bank1        0000
__LbssBANK0              bssBANK0     0000
__Lcinit                 cinit        0010
__Lclrtext               clrtext      0000
__Lcode                  code         0000
__Lcommon                common       0000
__Lconfig                config       2007
__LcstackBANK0           cstackBANK0  0000
__LcstackCOMMON          cstackCOMMON 0000
__Leeprom_data           eeprom_data  0000
__Lend_init              end_init     000F
__Lfunctab               functab      0000
__Lidloc                 idloc        0000
__Linit                  init         000F
__Lintentry              intentry     0004
__Lmaintext              maintext     0000
__Lpowerup               powerup      0000
__Lram                   ram          0000
__Lreset_vec             reset_vec    0000
__Lsfr0                  sfr0         0000
__Lsfr1                  sfr1         0000
__Lspace_0               (abs)        0000
__Lspace_1               (abs)        0000
__Lspace_2               (abs)        0000
__Lspace_3               (abs)        0000
__Lstack                 stack        0000
__Lstrings               strings      0000
__Ltext                  text         0000
__S0                     (abs)        2008
__S1                     (abs)        0019
__S2                     (abs)        0000
__S3                     (abs)        0000
___int_sp                stack        0000
___latbits               (abs)        0000
___lwmod                 text4        0069
___lwmod@counter         cstackBANK0  0011
___lwmod@dividend        cstackBANK0  000E
___lwmod@divisor         cstackBANK0  000C
___sp                    stack        0000
__end_of_Port_Init       text2        00B0
__end_of___lwmod         text4        009C
__end_of__initialization cinit        0013
__end_of_main            maintext     00C5
__end_of_timer0          text3        0069
__end_of_timer_init      text1        00C2
__initialization         cinit        0010
__pbssBANK0              bssBANK0     0017
__pcstackBANK0           cstackBANK0  000C
__pcstackCOMMON          cstackCOMMON 0000
__pintentry              intentry     0004
__pmaintext              maintext     00C2
__pswtext1               swtext1      00B0
__ptext1                 text1        00BA
__ptext2                 text2        009C
__ptext3                 text3        0015
__ptext4                 text4        0069
__size_of_Port_Init      (abs)        0000
__size_of___lwmod        (abs)        0000
__size_of_main           (abs)        0000
__size_of_timer0         (abs)        0000
__size_of_timer_init     (abs)        0000
_main                    maintext     00C2
_timer0                  text3        0015
_timer_init              text1        00BA
btemp                    (abs)        004E
end_of_initialization    cinit        0013
interrupt_function       intentry     0004
intlevel0                functab      0000
intlevel1                functab      0000
intlevel2                functab      0000
intlevel3                functab      0000
intlevel4                functab      0000
intlevel5                functab      0000
reset_vec                reset_vec    0000
saved_w                  (abs)        004E
stackhi                  (abs)        0000
stacklo                  (abs)        0000
start                    init         000F
start_initialization     cinit        0010
wtemp0                   (abs)        004E


FUNCTION INFORMATION:

 *************** function _main *****************
 Defined at:
		line 219 in file "main.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0
      Params:         0       0
      Locals:         0       0
      Temps:          0       0
      Totals:         0       0
Total ram usage:        0 bytes
 Hardware stack levels required when called:    3
 This function calls:
		_Port_Init
		_timer_init
 This function is called by:
		Startup code after reset
 This function uses a non-reentrant model


 *************** function _timer_init *****************
 Defined at:
		line 173 in file "main.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, status,2
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0
      Params:         0       0
      Locals:         0       0
      Temps:          0       0
      Totals:         0       0
Total ram usage:        0 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    2
 This function calls:
		Nothing
 This function is called by:
		_main
 This function uses a non-reentrant model


 *************** function _Port_Init *****************
 Defined at:
		line 151 in file "main.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, status,2, status,0
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0
      Params:         0       0
      Locals:         0       0
      Temps:          0       1
      Totals:         0       1
Total ram usage:        1 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    2
 This function calls:
		Nothing
 This function is called by:
		_main
 This function uses a non-reentrant model


 *************** function _timer0 *****************
 Defined at:
		line 48 in file "main.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, fsr0l, fsr0h, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0
      Params:         0       0
      Locals:         0       0
      Temps:          0       4
      Totals:         0       4
Total ram usage:        4 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    1
 This function calls:
		___lwmod
 This function is called by:
		Interrupt level 1
 This function uses a non-reentrant model


 *************** function ___lwmod *****************
 Defined at:
		line 6 in file "C:\Program Files (x86)\Microchip\xc8\v1.44\sources\common\lwmod.c"
 Parameters:    Size  Location     Type
  divisor         2    0[BANK0 ] unsigned int 
  dividend        2    2[BANK0 ] unsigned int 
 Auto vars:     Size  Location     Type
  counter         1    5[BANK0 ] unsigned char 
 Return value:  Size  Location     Type
                  2    0[BANK0 ] unsigned int 
 Registers used:
		wreg, status,2, status,0
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0
      Params:         0       4
      Locals:         0       1
      Temps:          0       1
      Totals:         0       6
Total ram usage:        6 bytes
 Hardware stack levels used:    1
 This function calls:
		Nothing
 This function is called by:
		_timer0
 This function uses a non-reentrant model



MODULE INFORMATION

Module		Function		Class		Link	Load	Size
C:\Program Files (x86)\Microchip\xc8\v1.44\sources\common\lwmod.c
		___lwmod       		CODE           	0069	0000	52

C:\Program Files (x86)\Microchip\xc8\v1.44\sources\common\lwmod.c estimated size: 52

shared
		__initialization		CODE           	0010	0000	4

shared estimated size: 4

main.c
		_timer0        		CODE           	0015	0000	85
		_main          		CODE           	00C2	0000	4
		_Port_Init     		CODE           	009C	0000	21
		_timer_init    		CODE           	00BA	0000	9

main.c estimated size: 119

