
# RISC-V32 Processor

![Core](docs/img/core.png)

## Dependancies
### Requirements

- [iverilog][1] or Modelsim

### Recommends

- c
- [riscv-gnu-toolchain][2]
- [elfbin][3]

## Building

```bash
$ git clone https://github.com/DonMaestro/risc-v.git
$ cd risc-v
$ make build
```
[1]: http://iverilog.icarus.com/
[2]: https://github.com/riscv-collab/riscv-gnu-toolchain
[3]: https://github.com/DonMaestro/elfbin.git

