$date
	Tue Jun 25 22:49:20 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! w_dot_out $end
$var wire 1 " w_out $end
$var reg 1 # clk $end
$var reg 1 $ out $end
$var reg 1 % reset $end
$var reg 1 & set $end
$scope module s1 $end
$var wire 1 " Q $end
$var wire 1 ! Q_dot $end
$var wire 1 % R $end
$var wire 1 & S $end
$var wire 1 # clk $end
$var wire 1 ' r_gated $end
$var wire 1 ( s_gated $end
$scope module a1 $end
$var wire 1 & input_1 $end
$var wire 1 # input_2 $end
$var wire 1 ) intermediary $end
$var wire 1 ( out $end
$upscope $end
$scope module a2 $end
$var wire 1 % input_1 $end
$var wire 1 # input_2 $end
$var wire 1 * intermediary $end
$var wire 1 ' out $end
$upscope $end
$scope module n1 $end
$var wire 1 ( input_1 $end
$var wire 1 ! input_2 $end
$var wire 1 + intermediary $end
$var wire 1 " out $end
$upscope $end
$scope module n2 $end
$var wire 1 ' input_1 $end
$var wire 1 " input_2 $end
$var wire 1 , intermediary $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x,
x+
z*
z)
1(
1'
0&
1%
0$
0#
x"
x!
$end
#1
0)
0+
z,
0"
1!
0*
0'
1#
#2
z)
z*
1'
0#
#3
0)
0*
0'
1#
#4
z)
z*
1'
0#
#5
1$
0,
z+
0!
1"
0(
1&
0)
0*
1#
0%
#6
z)
1(
z*
0#
#7
0)
0(
0*
1#
#8
z)
1(
z*
0#
#9
0)
0(
0*
1#
#10
z)
z*
0#
1(
0&
#11
0)
0*
1#
#12
z)
z*
0#
#13
0)
0*
1#
#14
z)
z*
0#
#15
0)
0*
0+
z,
0$
0"
1!
0'
1#
1%
#16
z)
z*
1'
0#
#17
0)
0*
0'
1#
#18
z)
z*
1'
0#
#19
0)
0*
0'
1#
#20
z)
z*
0#
1'
0%
#21
0)
0*
1#
#22
z)
z*
0#
#23
0)
0*
1#
#24
z)
z*
0#
#25
0,
z+
0!
1$
1"
0(
1&
0)
0*
1#
#26
z)
1(
z*
0#
#27
0)
0(
0*
1#
#28
z)
1(
z*
0#
#29
0)
0(
0*
1#
#30
z)
z*
0#
1(
0&
#31
0)
0*
1#
#32
z)
z*
0#
#33
0)
0*
1#
#34
z)
z*
0#
#35
0)
0*
0+
z,
0$
0"
1!
0'
1#
1%
#36
z)
z*
1'
0#
#37
0)
0*
0'
1#
#38
z)
z*
1'
0#
#39
0)
0*
0'
1#
#40
z)
z*
0#
1'
0%
#41
0)
0*
1#
#42
z)
z*
0#
#43
0)
0*
1#
#44
z)
z*
0#
#45
0,
z+
0!
1$
1"
0(
1&
0)
0*
1#
#46
z)
1(
z*
0#
#47
0)
0(
0*
1#
#48
z)
1(
z*
0#
#49
0)
0(
0*
1#
#50
z)
z*
0#
1(
0&
#51
0)
0*
1#
#52
z)
z*
0#
#53
0)
0*
1#
#54
z)
z*
0#
#55
0)
0*
0+
z,
0$
0"
1!
0'
1#
1%
#56
z)
z*
1'
0#
#57
0)
0*
0'
1#
#58
z)
z*
1'
0#
#59
0)
0*
0'
1#
#60
z)
z*
0#
1'
0%
#61
0)
0*
1#
#62
z)
z*
0#
#63
0)
0*
1#
#64
z)
z*
0#
#65
0,
z+
0!
1$
1"
0(
1&
0)
0*
1#
#66
z)
1(
z*
0#
#67
0)
0(
0*
1#
#68
z)
1(
z*
0#
#69
0)
0(
0*
1#
#70
z)
z*
0#
1(
0&
#71
0)
0*
1#
#72
z)
z*
0#
#73
0)
0*
1#
#74
z)
z*
0#
#75
0)
0*
0+
z,
0$
0"
1!
0'
1#
1%
#76
z)
z*
1'
0#
#77
0)
0*
0'
1#
#78
z)
z*
1'
0#
#79
0)
0*
0'
1#
#80
z)
z*
0#
1'
0%
#81
0)
0*
1#
#82
z)
z*
0#
#83
0)
0*
1#
#84
z)
z*
0#
#85
0,
z+
0!
1$
1"
0(
1&
0)
0*
1#
#86
z)
1(
z*
0#
#87
0)
0(
0*
1#
#88
z)
1(
z*
0#
#89
0)
0(
0*
1#
#90
z)
z*
0#
1(
0&
#91
0)
0*
1#
#92
z)
z*
0#
#93
0)
0*
1#
#94
z)
z*
0#
#95
0)
0*
0+
z,
0$
0"
1!
0'
1#
1%
#96
z)
z*
1'
0#
#97
0)
0*
0'
1#
#98
z)
z*
1'
0#
#99
0)
0*
0'
1#
#100
z)
z*
0#
1'
0%
