#ifndef __HALBOOTHWIO_H__
#define __HALBOOTHWIO_H__
/*
===========================================================================
*/
/**
  @file HALbootHWIO.h
  @brief Auto-generated HWIO interface include file.

  Reference chip release:
    SDM660 (Starlord) [starlord_v1.0.1_p3q3r100_MTO]
 
  This file contains HWIO register definitions for the following modules:
    APCS_WDT_TMR1_APSS_WDT
    SECURITY_CONTROL_CORE
    GCC_CLK_CTL_REG
    MPM2_SLP_CNTR
    MPM2_PSHOLD
    TCSR_TCSR_REGS
    TLMM_WEST
    MPM2_WDOG

  'Include' filters applied: 
  'Exclude' filters applied: 
*/
/*
  ===========================================================================

  Copyright (c) 2016 Qualcomm Technologies Incorporated.
  All Rights Reserved.
  Qualcomm Confidential and Proprietary

  Export of this technology or software is regulated by the U.S. Government.
  Diversion contrary to U.S. law prohibited.

  All ideas, data and information contained in or disclosed by
  this document are confidential and proprietary information of
  Qualcomm Technologies Incorporated and all rights therein are expressly reserved.
  By accepting this material the recipient agrees that this material
  and the information contained therein are held in confidence and in
  trust and will not be used, copied, reproduced in whole or in part,
  nor its contents revealed in any manner to others without the express
  written permission of Qualcomm Technologies Incorporated.

  ===========================================================================

  $Header: //components/rel/boot.xf/1.4/QcomPkg/Sdm660Pkg/Include/HALbootHWIO.h#3 $
  $DateTime: 2016/12/15 06:53:55 $
  $Author: pwbldsvc $

  ===========================================================================
*/

#include "msmhwiobase.h"

/*----------------------------------------------------------------------------
 * MODULE: APCS_WDT_TMR1_APSS_WDT
 *--------------------------------------------------------------------------*/

#define APCS_WDT_TMR1_APSS_WDT_REG_BASE                                    (A53SS_BASE      + 0x00017000)

#define HWIO_APCS_WDT_TMR1_WDOG_SECURE_ADDR                                (APCS_WDT_TMR1_APSS_WDT_REG_BASE      + 0x00000000)
#define HWIO_APCS_WDT_TMR1_WDOG_SECURE_RMSK                                       0x1
#define HWIO_APCS_WDT_TMR1_WDOG_SECURE_IN          \
        in_dword_masked(HWIO_APCS_WDT_TMR1_WDOG_SECURE_ADDR, HWIO_APCS_WDT_TMR1_WDOG_SECURE_RMSK)
#define HWIO_APCS_WDT_TMR1_WDOG_SECURE_INM(m)      \
        in_dword_masked(HWIO_APCS_WDT_TMR1_WDOG_SECURE_ADDR, m)
#define HWIO_APCS_WDT_TMR1_WDOG_SECURE_OUT(v)      \
        out_dword(HWIO_APCS_WDT_TMR1_WDOG_SECURE_ADDR,v)
#define HWIO_APCS_WDT_TMR1_WDOG_SECURE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_WDT_TMR1_WDOG_SECURE_ADDR,m,v,HWIO_APCS_WDT_TMR1_WDOG_SECURE_IN)
#define HWIO_APCS_WDT_TMR1_WDOG_SECURE_WDT_BMSK                                   0x1
#define HWIO_APCS_WDT_TMR1_WDOG_SECURE_WDT_SHFT                                   0x0

#define HWIO_APCS_WDT_TMR1_WDOG_RESET_ADDR                                 (APCS_WDT_TMR1_APSS_WDT_REG_BASE      + 0x00000004)
#define HWIO_APCS_WDT_TMR1_WDOG_RESET_RMSK                                        0x1
#define HWIO_APCS_WDT_TMR1_WDOG_RESET_OUT(v)      \
        out_dword(HWIO_APCS_WDT_TMR1_WDOG_RESET_ADDR,v)
#define HWIO_APCS_WDT_TMR1_WDOG_RESET_RESET_BMSK                                  0x1
#define HWIO_APCS_WDT_TMR1_WDOG_RESET_RESET_SHFT                                  0x0

#define HWIO_APCS_WDT_TMR1_WDOG_CTL_ADDR                                   (APCS_WDT_TMR1_APSS_WDT_REG_BASE      + 0x00000008)
#define HWIO_APCS_WDT_TMR1_WDOG_CTL_RMSK                                          0x3
#define HWIO_APCS_WDT_TMR1_WDOG_CTL_OUT(v)      \
        out_dword(HWIO_APCS_WDT_TMR1_WDOG_CTL_ADDR,v)
#define HWIO_APCS_WDT_TMR1_WDOG_CTL_UNMASKED_INT_ENABLE_BMSK                      0x2
#define HWIO_APCS_WDT_TMR1_WDOG_CTL_UNMASKED_INT_ENABLE_SHFT                      0x1
#define HWIO_APCS_WDT_TMR1_WDOG_CTL_ENABLE_BMSK                                   0x1
#define HWIO_APCS_WDT_TMR1_WDOG_CTL_ENABLE_SHFT                                   0x0

#define HWIO_APCS_WDT_TMR1_WDOG_STATUS_ADDR                                (APCS_WDT_TMR1_APSS_WDT_REG_BASE      + 0x0000000c)
#define HWIO_APCS_WDT_TMR1_WDOG_STATUS_RMSK                                0x801fffff
#define HWIO_APCS_WDT_TMR1_WDOG_STATUS_IN          \
        in_dword_masked(HWIO_APCS_WDT_TMR1_WDOG_STATUS_ADDR, HWIO_APCS_WDT_TMR1_WDOG_STATUS_RMSK)
#define HWIO_APCS_WDT_TMR1_WDOG_STATUS_INM(m)      \
        in_dword_masked(HWIO_APCS_WDT_TMR1_WDOG_STATUS_ADDR, m)
#define HWIO_APCS_WDT_TMR1_WDOG_STATUS_FROZEN_BMSK                         0x80000000
#define HWIO_APCS_WDT_TMR1_WDOG_STATUS_FROZEN_SHFT                               0x1f
#define HWIO_APCS_WDT_TMR1_WDOG_STATUS_COUNT_BMSK                            0x1ffffe
#define HWIO_APCS_WDT_TMR1_WDOG_STATUS_COUNT_SHFT                                 0x1
#define HWIO_APCS_WDT_TMR1_WDOG_STATUS_EXPIRED_STATUS_BMSK                        0x1
#define HWIO_APCS_WDT_TMR1_WDOG_STATUS_EXPIRED_STATUS_SHFT                        0x0

#define HWIO_APCS_WDT_TMR1_WDOG_BARK_TIME_ADDR                             (APCS_WDT_TMR1_APSS_WDT_REG_BASE      + 0x00000010)
#define HWIO_APCS_WDT_TMR1_WDOG_BARK_TIME_RMSK                                0xfffff
#define HWIO_APCS_WDT_TMR1_WDOG_BARK_TIME_IN          \
        in_dword_masked(HWIO_APCS_WDT_TMR1_WDOG_BARK_TIME_ADDR, HWIO_APCS_WDT_TMR1_WDOG_BARK_TIME_RMSK)
#define HWIO_APCS_WDT_TMR1_WDOG_BARK_TIME_INM(m)      \
        in_dword_masked(HWIO_APCS_WDT_TMR1_WDOG_BARK_TIME_ADDR, m)
#define HWIO_APCS_WDT_TMR1_WDOG_BARK_TIME_OUT(v)      \
        out_dword(HWIO_APCS_WDT_TMR1_WDOG_BARK_TIME_ADDR,v)
#define HWIO_APCS_WDT_TMR1_WDOG_BARK_TIME_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_WDT_TMR1_WDOG_BARK_TIME_ADDR,m,v,HWIO_APCS_WDT_TMR1_WDOG_BARK_TIME_IN)
#define HWIO_APCS_WDT_TMR1_WDOG_BARK_TIME_DATA_BMSK                           0xfffff
#define HWIO_APCS_WDT_TMR1_WDOG_BARK_TIME_DATA_SHFT                               0x0

#define HWIO_APCS_WDT_TMR1_WDOG_BITE_TIME_ADDR                             (APCS_WDT_TMR1_APSS_WDT_REG_BASE      + 0x00000014)
#define HWIO_APCS_WDT_TMR1_WDOG_BITE_TIME_RMSK                                0xfffff
#define HWIO_APCS_WDT_TMR1_WDOG_BITE_TIME_IN          \
        in_dword_masked(HWIO_APCS_WDT_TMR1_WDOG_BITE_TIME_ADDR, HWIO_APCS_WDT_TMR1_WDOG_BITE_TIME_RMSK)
#define HWIO_APCS_WDT_TMR1_WDOG_BITE_TIME_INM(m)      \
        in_dword_masked(HWIO_APCS_WDT_TMR1_WDOG_BITE_TIME_ADDR, m)
#define HWIO_APCS_WDT_TMR1_WDOG_BITE_TIME_OUT(v)      \
        out_dword(HWIO_APCS_WDT_TMR1_WDOG_BITE_TIME_ADDR,v)
#define HWIO_APCS_WDT_TMR1_WDOG_BITE_TIME_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_WDT_TMR1_WDOG_BITE_TIME_ADDR,m,v,HWIO_APCS_WDT_TMR1_WDOG_BITE_TIME_IN)
#define HWIO_APCS_WDT_TMR1_WDOG_BITE_TIME_DATA_BMSK                           0xfffff
#define HWIO_APCS_WDT_TMR1_WDOG_BITE_TIME_DATA_SHFT                               0x0

#define HWIO_APCS_WDT_TMR1_WDOG_TEST_LOAD_STATUS_ADDR                      (APCS_WDT_TMR1_APSS_WDT_REG_BASE      + 0x00000018)
#define HWIO_APCS_WDT_TMR1_WDOG_TEST_LOAD_STATUS_RMSK                             0x1
#define HWIO_APCS_WDT_TMR1_WDOG_TEST_LOAD_STATUS_IN          \
        in_dword_masked(HWIO_APCS_WDT_TMR1_WDOG_TEST_LOAD_STATUS_ADDR, HWIO_APCS_WDT_TMR1_WDOG_TEST_LOAD_STATUS_RMSK)
#define HWIO_APCS_WDT_TMR1_WDOG_TEST_LOAD_STATUS_INM(m)      \
        in_dword_masked(HWIO_APCS_WDT_TMR1_WDOG_TEST_LOAD_STATUS_ADDR, m)
#define HWIO_APCS_WDT_TMR1_WDOG_TEST_LOAD_STATUS_SYNC_STATUS_BMSK                 0x1
#define HWIO_APCS_WDT_TMR1_WDOG_TEST_LOAD_STATUS_SYNC_STATUS_SHFT                 0x0

#define HWIO_APCS_WDT_TMR1_WDOG_TEST_LOAD_ADDR                             (APCS_WDT_TMR1_APSS_WDT_REG_BASE      + 0x0000001c)
#define HWIO_APCS_WDT_TMR1_WDOG_TEST_LOAD_RMSK                                    0x1
#define HWIO_APCS_WDT_TMR1_WDOG_TEST_LOAD_OUT(v)      \
        out_dword(HWIO_APCS_WDT_TMR1_WDOG_TEST_LOAD_ADDR,v)
#define HWIO_APCS_WDT_TMR1_WDOG_TEST_LOAD_LOAD_BMSK                               0x1
#define HWIO_APCS_WDT_TMR1_WDOG_TEST_LOAD_LOAD_SHFT                               0x0

#define HWIO_APCS_WDT_TMR1_WDOG_TEST_ADDR                                  (APCS_WDT_TMR1_APSS_WDT_REG_BASE      + 0x00000020)
#define HWIO_APCS_WDT_TMR1_WDOG_TEST_RMSK                                     0xfffff
#define HWIO_APCS_WDT_TMR1_WDOG_TEST_IN          \
        in_dword_masked(HWIO_APCS_WDT_TMR1_WDOG_TEST_ADDR, HWIO_APCS_WDT_TMR1_WDOG_TEST_RMSK)
#define HWIO_APCS_WDT_TMR1_WDOG_TEST_INM(m)      \
        in_dword_masked(HWIO_APCS_WDT_TMR1_WDOG_TEST_ADDR, m)
#define HWIO_APCS_WDT_TMR1_WDOG_TEST_OUT(v)      \
        out_dword(HWIO_APCS_WDT_TMR1_WDOG_TEST_ADDR,v)
#define HWIO_APCS_WDT_TMR1_WDOG_TEST_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APCS_WDT_TMR1_WDOG_TEST_ADDR,m,v,HWIO_APCS_WDT_TMR1_WDOG_TEST_IN)
#define HWIO_APCS_WDT_TMR1_WDOG_TEST_LOAD_VALUE_BMSK                          0xfffff
#define HWIO_APCS_WDT_TMR1_WDOG_TEST_LOAD_VALUE_SHFT                              0x0

/*----------------------------------------------------------------------------
 * MODULE: SECURITY_CONTROL_CORE
 *--------------------------------------------------------------------------*/

#define SECURITY_CONTROL_CORE_REG_BASE                                                           (SECURITY_CONTROL_BASE      + 0x00000000)

#define HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_ADDR(n)                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000000 + 0x4 * (n))
#define HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_MAXn                                                             71
#define HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_ADDR(n), HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_RMSK)
#define HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_ADDR(n), mask)
#define HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_CRI_CM_PRIVATE_BMSK                                      0xffffffff
#define HWIO_QFPROM_RAW_CRI_CM_PRIVATEn_CRI_CM_PRIVATE_SHFT                                             0x0

#define HWIO_QFPROM_RAW_QC_SPARE_REGIONn_ADDR(n)                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000120 + 0x4 * (n))
#define HWIO_QFPROM_RAW_QC_SPARE_REGIONn_RMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_QC_SPARE_REGIONn_MAXn                                                             3
#define HWIO_QFPROM_RAW_QC_SPARE_REGIONn_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_QC_SPARE_REGIONn_ADDR(n), HWIO_QFPROM_RAW_QC_SPARE_REGIONn_RMSK)
#define HWIO_QFPROM_RAW_QC_SPARE_REGIONn_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_QC_SPARE_REGIONn_ADDR(n), mask)
#define HWIO_QFPROM_RAW_QC_SPARE_REGIONn_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_QC_SPARE_REGIONn_ADDR(n),val)
#define HWIO_QFPROM_RAW_QC_SPARE_REGIONn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_QC_SPARE_REGIONn_ADDR(n),mask,val,HWIO_QFPROM_RAW_QC_SPARE_REGIONn_INI(n))
#define HWIO_QFPROM_RAW_QC_SPARE_REGIONn_QC_SPARE_BMSK                                           0xffffffff
#define HWIO_QFPROM_RAW_QC_SPARE_REGIONn_QC_SPARE_SHFT                                                  0x0

#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_ADDR                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000130)
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_RMSK                                                        0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW0_LSB_ADDR, HWIO_QFPROM_RAW_PTE_ROW0_LSB_RMSK)
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW0_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW0_LSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW0_LSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_PTE_DATA0_BMSK                                              0xe0000000
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_PTE_DATA0_SHFT                                                    0x1d
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_MACCHIATO_EN_BMSK                                           0x10000000
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_MACCHIATO_EN_SHFT                                                 0x1c
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_FEATURE_ID_BMSK                                              0xff00000
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_FEATURE_ID_SHFT                                                   0x14
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_JTAG_ID_BMSK                                                   0xfffff
#define HWIO_QFPROM_RAW_PTE_ROW0_LSB_JTAG_ID_SHFT                                                       0x0

#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_ADDR                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000134)
#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_RMSK                                                        0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW0_MSB_ADDR, HWIO_QFPROM_RAW_PTE_ROW0_MSB_RMSK)
#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW0_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW0_MSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW0_MSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_PTE_DATA1_BMSK                                              0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW0_MSB_PTE_DATA1_SHFT                                                     0x0

#define HWIO_QFPROM_RAW_PTE_ROW1_LSB_ADDR                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000138)
#define HWIO_QFPROM_RAW_PTE_ROW1_LSB_RMSK                                                        0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW1_LSB_ADDR, HWIO_QFPROM_RAW_PTE_ROW1_LSB_RMSK)
#define HWIO_QFPROM_RAW_PTE_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW1_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW1_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW1_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW1_LSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW1_LSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW1_LSB_SERIAL_NUM_BMSK                                             0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW1_LSB_SERIAL_NUM_SHFT                                                    0x0

#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_ADDR                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000013c)
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_RMSK                                                        0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW1_MSB_ADDR, HWIO_QFPROM_RAW_PTE_ROW1_MSB_RMSK)
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW1_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW1_MSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW1_MSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_PTE_DATA1_BMSK                                              0xffff0000
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_PTE_DATA1_SHFT                                                    0x10
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_CHIP_ID_BMSK                                                    0xffff
#define HWIO_QFPROM_RAW_PTE_ROW1_MSB_CHIP_ID_SHFT                                                       0x0

#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_ADDR                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000140)
#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_RMSK                                                        0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW2_LSB_ADDR, HWIO_QFPROM_RAW_PTE_ROW2_LSB_RMSK)
#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW2_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW2_LSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW2_LSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_PTE_DATA0_BMSK                                              0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW2_LSB_PTE_DATA0_SHFT                                                     0x0

#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_ADDR                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000144)
#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_RMSK                                                        0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW2_MSB_ADDR, HWIO_QFPROM_RAW_PTE_ROW2_MSB_RMSK)
#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW2_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW2_MSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW2_MSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_PTE_DATA1_BMSK                                              0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW2_MSB_PTE_DATA1_SHFT                                                     0x0

#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_ADDR                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000148)
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_RMSK                                                        0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW3_LSB_ADDR, HWIO_QFPROM_RAW_PTE_ROW3_LSB_RMSK)
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW3_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW3_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW3_LSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW3_LSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_PTE_DATA0_BMSK                                              0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW3_LSB_PTE_DATA0_SHFT                                                     0x0

#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_ADDR                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000014c)
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_RMSK                                                        0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW3_MSB_ADDR, HWIO_QFPROM_RAW_PTE_ROW3_MSB_RMSK)
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PTE_ROW3_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PTE_ROW3_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PTE_ROW3_MSB_ADDR,m,v,HWIO_QFPROM_RAW_PTE_ROW3_MSB_IN)
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_PTE_DATA1_BMSK                                              0xffffffff
#define HWIO_QFPROM_RAW_PTE_ROW3_MSB_PTE_DATA1_SHFT                                                     0x0

#define HWIO_QFPROM_RAW_RD_PERM_LSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000150)
#define HWIO_QFPROM_RAW_RD_PERM_LSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_RAW_RD_PERM_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_RD_PERM_LSB_ADDR, HWIO_QFPROM_RAW_RD_PERM_LSB_RMSK)
#define HWIO_QFPROM_RAW_RD_PERM_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_RD_PERM_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_RD_PERM_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_RD_PERM_LSB_ADDR,m,v,HWIO_QFPROM_RAW_RD_PERM_LSB_IN)
#define HWIO_QFPROM_RAW_RD_PERM_LSB_RSVD0_BMSK                                                   0x80000000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_RSVD0_SHFT                                                         0x1f
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SPARE_REG30_BMSK                                         0x40000000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SPARE_REG30_SHFT                                               0x1e
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SPARE_REG29_BMSK                                         0x20000000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SPARE_REG29_SHFT                                               0x1d
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SPARE_REG28_BMSK                                         0x10000000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SPARE_REG28_SHFT                                               0x1c
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SPARE_REG27_BMSK                                          0x8000000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SPARE_REG27_SHFT                                               0x1b
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SPARE_REG26_BMSK                                          0x4000000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SPARE_REG26_SHFT                                               0x1a
#define HWIO_QFPROM_RAW_RD_PERM_LSB_PK_HASH1_BMSK                                                 0x2000000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_PK_HASH1_SHFT                                                      0x19
#define HWIO_QFPROM_RAW_RD_PERM_LSB_IMAGE_ENCR_KEY1_BMSK                                          0x1000000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_IMAGE_ENCR_KEY1_SHFT                                               0x18
#define HWIO_QFPROM_RAW_RD_PERM_LSB_BOOT_ROM_PATCH_BMSK                                            0x800000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_BOOT_ROM_PATCH_SHFT                                                0x17
#define HWIO_QFPROM_RAW_RD_PERM_LSB_SEC_KEY_DERIVATION_KEY_BMSK                                    0x400000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_SEC_KEY_DERIVATION_KEY_SHFT                                        0x16
#define HWIO_QFPROM_RAW_RD_PERM_LSB_PRI_KEY_DERIVATION_KEY_BMSK                                    0x200000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_PRI_KEY_DERIVATION_KEY_SHFT                                        0x15
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SEC_BOOT_BMSK                                              0x100000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_SEC_BOOT_SHFT                                                  0x14
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_IMAGE_ENCR_KEY_BMSK                                         0x80000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_IMAGE_ENCR_KEY_SHFT                                            0x13
#define HWIO_QFPROM_RAW_RD_PERM_LSB_QC_SPARE_REG18_BMSK                                             0x40000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_QC_SPARE_REG18_SHFT                                                0x12
#define HWIO_QFPROM_RAW_RD_PERM_LSB_QC_SPARE_REG17_BMSK                                             0x20000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_QC_SPARE_REG17_SHFT                                                0x11
#define HWIO_QFPROM_RAW_RD_PERM_LSB_QC_SPARE_REG16_BMSK                                             0x10000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_QC_SPARE_REG16_SHFT                                                0x10
#define HWIO_QFPROM_RAW_RD_PERM_LSB_CM_FEAT_CONFIG_BMSK                                              0x8000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_CM_FEAT_CONFIG_SHFT                                                 0xf
#define HWIO_QFPROM_RAW_RD_PERM_LSB_MEM_CONFIG_BMSK                                                  0x4000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_MEM_CONFIG_SHFT                                                     0xe
#define HWIO_QFPROM_RAW_RD_PERM_LSB_CALIB_BMSK                                                       0x2000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_CALIB_SHFT                                                          0xd
#define HWIO_QFPROM_RAW_RD_PERM_LSB_PK_HASH0_BMSK                                                    0x1000
#define HWIO_QFPROM_RAW_RD_PERM_LSB_PK_HASH0_SHFT                                                       0xc
#define HWIO_QFPROM_RAW_RD_PERM_LSB_FEAT_CONFIG_BMSK                                                  0x800
#define HWIO_QFPROM_RAW_RD_PERM_LSB_FEAT_CONFIG_SHFT                                                    0xb
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_CONFIG_BMSK                                                   0x400
#define HWIO_QFPROM_RAW_RD_PERM_LSB_OEM_CONFIG_SHFT                                                     0xa
#define HWIO_QFPROM_RAW_RD_PERM_LSB_ANTI_ROLLBACK_4_BMSK                                              0x200
#define HWIO_QFPROM_RAW_RD_PERM_LSB_ANTI_ROLLBACK_4_SHFT                                                0x9
#define HWIO_QFPROM_RAW_RD_PERM_LSB_ANTI_ROLLBACK_3_BMSK                                              0x100
#define HWIO_QFPROM_RAW_RD_PERM_LSB_ANTI_ROLLBACK_3_SHFT                                                0x8
#define HWIO_QFPROM_RAW_RD_PERM_LSB_ANTI_ROLLBACK_2_BMSK                                               0x80
#define HWIO_QFPROM_RAW_RD_PERM_LSB_ANTI_ROLLBACK_2_SHFT                                                0x7
#define HWIO_QFPROM_RAW_RD_PERM_LSB_ANTI_ROLLBACK_1_BMSK                                               0x40
#define HWIO_QFPROM_RAW_RD_PERM_LSB_ANTI_ROLLBACK_1_SHFT                                                0x6
#define HWIO_QFPROM_RAW_RD_PERM_LSB_FEC_EN_BMSK                                                        0x20
#define HWIO_QFPROM_RAW_RD_PERM_LSB_FEC_EN_SHFT                                                         0x5
#define HWIO_QFPROM_RAW_RD_PERM_LSB_WR_PERM_BMSK                                                       0x10
#define HWIO_QFPROM_RAW_RD_PERM_LSB_WR_PERM_SHFT                                                        0x4
#define HWIO_QFPROM_RAW_RD_PERM_LSB_RD_PERM_BMSK                                                        0x8
#define HWIO_QFPROM_RAW_RD_PERM_LSB_RD_PERM_SHFT                                                        0x3
#define HWIO_QFPROM_RAW_RD_PERM_LSB_PTE_BMSK                                                            0x4
#define HWIO_QFPROM_RAW_RD_PERM_LSB_PTE_SHFT                                                            0x2
#define HWIO_QFPROM_RAW_RD_PERM_LSB_QC_SPARE_REGION_BMSK                                                0x2
#define HWIO_QFPROM_RAW_RD_PERM_LSB_QC_SPARE_REGION_SHFT                                                0x1
#define HWIO_QFPROM_RAW_RD_PERM_LSB_CRI_CM_PRIVATE_BMSK                                                 0x1
#define HWIO_QFPROM_RAW_RD_PERM_LSB_CRI_CM_PRIVATE_SHFT                                                 0x0

#define HWIO_QFPROM_RAW_RD_PERM_MSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000154)
#define HWIO_QFPROM_RAW_RD_PERM_MSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_RAW_RD_PERM_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_RD_PERM_MSB_ADDR, HWIO_QFPROM_RAW_RD_PERM_MSB_RMSK)
#define HWIO_QFPROM_RAW_RD_PERM_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_RD_PERM_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_RD_PERM_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_RD_PERM_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_RD_PERM_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_RD_PERM_MSB_ADDR,m,v,HWIO_QFPROM_RAW_RD_PERM_MSB_IN)
#define HWIO_QFPROM_RAW_RD_PERM_MSB_RSVD0_BMSK                                                   0xffffffff
#define HWIO_QFPROM_RAW_RD_PERM_MSB_RSVD0_SHFT                                                          0x0

#define HWIO_QFPROM_RAW_WR_PERM_LSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000158)
#define HWIO_QFPROM_RAW_WR_PERM_LSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_RAW_WR_PERM_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_WR_PERM_LSB_ADDR, HWIO_QFPROM_RAW_WR_PERM_LSB_RMSK)
#define HWIO_QFPROM_RAW_WR_PERM_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_WR_PERM_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_WR_PERM_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_WR_PERM_LSB_ADDR,m,v,HWIO_QFPROM_RAW_WR_PERM_LSB_IN)
#define HWIO_QFPROM_RAW_WR_PERM_LSB_RSVD0_BMSK                                                   0x80000000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_RSVD0_SHFT                                                         0x1f
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SPARE_REG30_BMSK                                         0x40000000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SPARE_REG30_SHFT                                               0x1e
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SPARE_REG29_BMSK                                         0x20000000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SPARE_REG29_SHFT                                               0x1d
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SPARE_REG28_BMSK                                         0x10000000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SPARE_REG28_SHFT                                               0x1c
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SPARE_REG27_BMSK                                          0x8000000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SPARE_REG27_SHFT                                               0x1b
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SPARE_REG26_BMSK                                          0x4000000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SPARE_REG26_SHFT                                               0x1a
#define HWIO_QFPROM_RAW_WR_PERM_LSB_PK_HASH1_BMSK                                                 0x2000000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_PK_HASH1_SHFT                                                      0x19
#define HWIO_QFPROM_RAW_WR_PERM_LSB_IMAGE_ENCR_KEY1_BMSK                                          0x1000000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_IMAGE_ENCR_KEY1_SHFT                                               0x18
#define HWIO_QFPROM_RAW_WR_PERM_LSB_BOOT_ROM_PATCH_BMSK                                            0x800000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_BOOT_ROM_PATCH_SHFT                                                0x17
#define HWIO_QFPROM_RAW_WR_PERM_LSB_SEC_KEY_DERIVATION_KEY_BMSK                                    0x400000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_SEC_KEY_DERIVATION_KEY_SHFT                                        0x16
#define HWIO_QFPROM_RAW_WR_PERM_LSB_PRI_KEY_DERIVATION_KEY_BMSK                                    0x200000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_PRI_KEY_DERIVATION_KEY_SHFT                                        0x15
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SEC_BOOT_BMSK                                              0x100000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_SEC_BOOT_SHFT                                                  0x14
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_IMAGE_ENCR_KEY_BMSK                                         0x80000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_IMAGE_ENCR_KEY_SHFT                                            0x13
#define HWIO_QFPROM_RAW_WR_PERM_LSB_QC_SPARE_REG18_BMSK                                             0x40000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_QC_SPARE_REG18_SHFT                                                0x12
#define HWIO_QFPROM_RAW_WR_PERM_LSB_QC_SPARE_REG17_BMSK                                             0x20000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_QC_SPARE_REG17_SHFT                                                0x11
#define HWIO_QFPROM_RAW_WR_PERM_LSB_QC_SPARE_REG16_BMSK                                             0x10000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_QC_SPARE_REG16_SHFT                                                0x10
#define HWIO_QFPROM_RAW_WR_PERM_LSB_CM_FEAT_CONFIG_BMSK                                              0x8000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_CM_FEAT_CONFIG_SHFT                                                 0xf
#define HWIO_QFPROM_RAW_WR_PERM_LSB_MEM_CONFIG_BMSK                                                  0x4000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_MEM_CONFIG_SHFT                                                     0xe
#define HWIO_QFPROM_RAW_WR_PERM_LSB_CALIB_BMSK                                                       0x2000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_CALIB_SHFT                                                          0xd
#define HWIO_QFPROM_RAW_WR_PERM_LSB_PK_HASH0_BMSK                                                    0x1000
#define HWIO_QFPROM_RAW_WR_PERM_LSB_PK_HASH0_SHFT                                                       0xc
#define HWIO_QFPROM_RAW_WR_PERM_LSB_FEAT_CONFIG_BMSK                                                  0x800
#define HWIO_QFPROM_RAW_WR_PERM_LSB_FEAT_CONFIG_SHFT                                                    0xb
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_CONFIG_BMSK                                                   0x400
#define HWIO_QFPROM_RAW_WR_PERM_LSB_OEM_CONFIG_SHFT                                                     0xa
#define HWIO_QFPROM_RAW_WR_PERM_LSB_ANTI_ROLLBACK_4_BMSK                                              0x200
#define HWIO_QFPROM_RAW_WR_PERM_LSB_ANTI_ROLLBACK_4_SHFT                                                0x9
#define HWIO_QFPROM_RAW_WR_PERM_LSB_ANTI_ROLLBACK_3_BMSK                                              0x100
#define HWIO_QFPROM_RAW_WR_PERM_LSB_ANTI_ROLLBACK_3_SHFT                                                0x8
#define HWIO_QFPROM_RAW_WR_PERM_LSB_ANTI_ROLLBACK_2_BMSK                                               0x80
#define HWIO_QFPROM_RAW_WR_PERM_LSB_ANTI_ROLLBACK_2_SHFT                                                0x7
#define HWIO_QFPROM_RAW_WR_PERM_LSB_ANTI_ROLLBACK_1_BMSK                                               0x40
#define HWIO_QFPROM_RAW_WR_PERM_LSB_ANTI_ROLLBACK_1_SHFT                                                0x6
#define HWIO_QFPROM_RAW_WR_PERM_LSB_FEC_EN_BMSK                                                        0x20
#define HWIO_QFPROM_RAW_WR_PERM_LSB_FEC_EN_SHFT                                                         0x5
#define HWIO_QFPROM_RAW_WR_PERM_LSB_WR_PERM_BMSK                                                       0x10
#define HWIO_QFPROM_RAW_WR_PERM_LSB_WR_PERM_SHFT                                                        0x4
#define HWIO_QFPROM_RAW_WR_PERM_LSB_RD_PERM_BMSK                                                        0x8
#define HWIO_QFPROM_RAW_WR_PERM_LSB_RD_PERM_SHFT                                                        0x3
#define HWIO_QFPROM_RAW_WR_PERM_LSB_PTE_BMSK                                                            0x4
#define HWIO_QFPROM_RAW_WR_PERM_LSB_PTE_SHFT                                                            0x2
#define HWIO_QFPROM_RAW_WR_PERM_LSB_QC_SPARE_REGION_BMSK                                                0x2
#define HWIO_QFPROM_RAW_WR_PERM_LSB_QC_SPARE_REGION_SHFT                                                0x1
#define HWIO_QFPROM_RAW_WR_PERM_LSB_CRI_CM_PRIVATE_BMSK                                                 0x1
#define HWIO_QFPROM_RAW_WR_PERM_LSB_CRI_CM_PRIVATE_SHFT                                                 0x0

#define HWIO_QFPROM_RAW_WR_PERM_MSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000015c)
#define HWIO_QFPROM_RAW_WR_PERM_MSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_RAW_WR_PERM_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_WR_PERM_MSB_ADDR, HWIO_QFPROM_RAW_WR_PERM_MSB_RMSK)
#define HWIO_QFPROM_RAW_WR_PERM_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_WR_PERM_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_WR_PERM_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_WR_PERM_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_WR_PERM_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_WR_PERM_MSB_ADDR,m,v,HWIO_QFPROM_RAW_WR_PERM_MSB_IN)
#define HWIO_QFPROM_RAW_WR_PERM_MSB_RSVD0_BMSK                                                   0xffffffff
#define HWIO_QFPROM_RAW_WR_PERM_MSB_RSVD0_SHFT                                                          0x0

#define HWIO_QFPROM_RAW_FEC_EN_LSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000160)
#define HWIO_QFPROM_RAW_FEC_EN_LSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_FEC_EN_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_FEC_EN_LSB_ADDR, HWIO_QFPROM_RAW_FEC_EN_LSB_RMSK)
#define HWIO_QFPROM_RAW_FEC_EN_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEC_EN_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEC_EN_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEC_EN_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEC_EN_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEC_EN_LSB_ADDR,m,v,HWIO_QFPROM_RAW_FEC_EN_LSB_IN)
#define HWIO_QFPROM_RAW_FEC_EN_LSB_RSVD0_BMSK                                                    0x80000000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_RSVD0_SHFT                                                          0x1f
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION30_FEC_EN_BMSK                                          0x40000000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION30_FEC_EN_SHFT                                                0x1e
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION29_FEC_EN_BMSK                                          0x20000000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION29_FEC_EN_SHFT                                                0x1d
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION28_FEC_EN_BMSK                                          0x10000000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION28_FEC_EN_SHFT                                                0x1c
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION27_FEC_EN_BMSK                                           0x8000000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION27_FEC_EN_SHFT                                                0x1b
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION26_FEC_EN_BMSK                                           0x4000000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION26_FEC_EN_SHFT                                                0x1a
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION25_FEC_EN_BMSK                                           0x2000000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION25_FEC_EN_SHFT                                                0x19
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION24_FEC_EN_BMSK                                           0x1000000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION24_FEC_EN_SHFT                                                0x18
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION23_FEC_EN_BMSK                                            0x800000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION23_FEC_EN_SHFT                                                0x17
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION22_FEC_EN_BMSK                                            0x400000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION22_FEC_EN_SHFT                                                0x16
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION21_FEC_EN_BMSK                                            0x200000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION21_FEC_EN_SHFT                                                0x15
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION20_FEC_EN_BMSK                                            0x100000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION20_FEC_EN_SHFT                                                0x14
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION19_FEC_EN_BMSK                                             0x80000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION19_FEC_EN_SHFT                                                0x13
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION18_FEC_EN_BMSK                                             0x40000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION18_FEC_EN_SHFT                                                0x12
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION17_FEC_EN_BMSK                                             0x20000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION17_FEC_EN_SHFT                                                0x11
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION16_FEC_EN_BMSK                                             0x10000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION16_FEC_EN_SHFT                                                0x10
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION15_FEC_EN_BMSK                                              0x8000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION15_FEC_EN_SHFT                                                 0xf
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION14_FEC_EN_BMSK                                              0x4000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION14_FEC_EN_SHFT                                                 0xe
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION13_FEC_EN_BMSK                                              0x2000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION13_FEC_EN_SHFT                                                 0xd
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION12_FEC_EN_BMSK                                              0x1000
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION12_FEC_EN_SHFT                                                 0xc
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION11_FEC_EN_BMSK                                               0x800
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION11_FEC_EN_SHFT                                                 0xb
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION10_FEC_EN_BMSK                                               0x400
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION10_FEC_EN_SHFT                                                 0xa
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION9_FEC_EN_BMSK                                                0x200
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION9_FEC_EN_SHFT                                                  0x9
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION8_FEC_EN_BMSK                                                0x100
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION8_FEC_EN_SHFT                                                  0x8
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION7_FEC_EN_BMSK                                                 0x80
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION7_FEC_EN_SHFT                                                  0x7
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION6_FEC_EN_BMSK                                                 0x40
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION6_FEC_EN_SHFT                                                  0x6
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION5_FEC_EN_BMSK                                                 0x20
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION5_FEC_EN_SHFT                                                  0x5
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION4_FEC_EN_BMSK                                                 0x10
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION4_FEC_EN_SHFT                                                  0x4
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION3_FEC_EN_BMSK                                                  0x8
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION3_FEC_EN_SHFT                                                  0x3
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION2_FEC_EN_BMSK                                                  0x4
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION2_FEC_EN_SHFT                                                  0x2
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION1_FEC_EN_BMSK                                                  0x2
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION1_FEC_EN_SHFT                                                  0x1
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION0_FEC_EN_BMSK                                                  0x1
#define HWIO_QFPROM_RAW_FEC_EN_LSB_REGION0_FEC_EN_SHFT                                                  0x0

#define HWIO_QFPROM_RAW_FEC_EN_MSB_ADDR                                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000164)
#define HWIO_QFPROM_RAW_FEC_EN_MSB_RMSK                                                          0xffffffff
#define HWIO_QFPROM_RAW_FEC_EN_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_FEC_EN_MSB_ADDR, HWIO_QFPROM_RAW_FEC_EN_MSB_RMSK)
#define HWIO_QFPROM_RAW_FEC_EN_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEC_EN_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEC_EN_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEC_EN_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEC_EN_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEC_EN_MSB_ADDR,m,v,HWIO_QFPROM_RAW_FEC_EN_MSB_IN)
#define HWIO_QFPROM_RAW_FEC_EN_MSB_RSVD0_BMSK                                                    0xffffffff
#define HWIO_QFPROM_RAW_FEC_EN_MSB_RSVD0_SHFT                                                           0x0

#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000168)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_ADDR, HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_RMSK)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_ADDR,m,v,HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_IN)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_XBL0_BMSK                                            0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_LSB_XBL0_SHFT                                                   0x0

#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000016c)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_ADDR, HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_RMSK)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_ADDR,m,v,HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_IN)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_XBL1_BMSK                                            0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_1_MSB_XBL1_SHFT                                                   0x0

#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000170)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_ADDR, HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_RMSK)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_ADDR,m,v,HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_IN)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_PIL_SUBSYSTEM_31_0_BMSK                              0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_LSB_PIL_SUBSYSTEM_31_0_SHFT                                     0x0

#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000174)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_ADDR, HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_RMSK)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_ADDR,m,v,HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_IN)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_XBL_SEC_BMSK                                         0xfe000000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_XBL_SEC_SHFT                                               0x19
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_RPM_BMSK                                              0x1fe0000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_RPM_SHFT                                                   0x11
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_TZ_BMSK                                                 0x1ffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_2_MSB_TZ_SHFT                                                     0x0

#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000178)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_ADDR, HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_RMSK)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_ADDR,m,v,HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_IN)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_RSVD1_BMSK                                           0xc0000000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_RSVD1_SHFT                                                 0x1e
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_TQS_HASH_ACTIVE_BMSK                                 0x3e000000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_TQS_HASH_ACTIVE_SHFT                                       0x19
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_RPMB_KEY_PROVISIONED_BMSK                             0x1000000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_RPMB_KEY_PROVISIONED_SHFT                                  0x18
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_PIL_SUBSYSTEM_47_32_BMSK                               0xffff00
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_PIL_SUBSYSTEM_47_32_SHFT                                    0x8
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_SAFESWITCH_BMSK                                            0xff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_LSB_SAFESWITCH_SHFT                                             0x0

#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000017c)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_ADDR, HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_RMSK)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_ADDR,m,v,HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_IN)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_RSVD1_BMSK                                           0xf0000000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_RSVD1_SHFT                                                 0x1c
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_DEVICE_CFG_BMSK                                       0xffe0000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_DEVICE_CFG_SHFT                                            0x11
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_DEBUG_POLICY_BMSK                                       0x1f000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_DEBUG_POLICY_SHFT                                           0xc
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_HYPERVISOR_BMSK                                           0xfff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_3_MSB_HYPERVISOR_SHFT                                             0x0

#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000180)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_ADDR, HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_RMSK)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_ADDR,m,v,HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_IN)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_MSS_BMSK                                             0xffff0000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_MSS_SHFT                                                   0x10
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_MBA_BMSK                                                 0xffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_LSB_MBA_SHFT                                                    0x0

#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000184)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_ADDR, HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_RMSK)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_ADDR,m,v,HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_IN)
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_SIMLOCK_BMSK                                         0x80000000
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_SIMLOCK_SHFT                                               0x1f
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_RSVD0_BMSK                                           0x7fffffff
#define HWIO_QFPROM_RAW_ANTI_ROLLBACK_4_MSB_RSVD0_SHFT                                                  0x0

#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000188)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ADDR, HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_IN)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_DCC_DEBUG_DISABLE_BMSK                               0x80000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_DCC_DEBUG_DISABLE_SHFT                                     0x1f
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_APPS_APB_DFD_DISABLE_BMSK                            0x40000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_APPS_APB_DFD_DISABLE_SHFT                                  0x1e
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ALL_DEBUG_DISABLE_BMSK                               0x20000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ALL_DEBUG_DISABLE_SHFT                                     0x1d
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_DEBUG_POLICY_DISABLE_BMSK                            0x10000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_DEBUG_POLICY_DISABLE_SHFT                                  0x1c
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_RSVD2_BMSK                                            0xe000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_RSVD2_SHFT                                                 0x19
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_MSS_HASH_INTEGRITY_CHECK_DISABLE_BMSK                 0x1000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_MSS_HASH_INTEGRITY_CHECK_DISABLE_SHFT                      0x18
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_APPS_HASH_INTEGRITY_CHECK_DISABLE_BMSK                 0x800000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_APPS_HASH_INTEGRITY_CHECK_DISABLE_SHFT                     0x17
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_USB_SS_DISABLE_BMSK                                    0x400000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_USB_SS_DISABLE_SHFT                                        0x16
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SW_ROT_USE_SERIAL_NUM_BMSK                             0x200000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SW_ROT_USE_SERIAL_NUM_SHFT                                 0x15
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_DISABLE_ROT_TRANSFER_BMSK                              0x100000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_DISABLE_ROT_TRANSFER_SHFT                                  0x14
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_IMAGE_ENCRYPTION_ENABLE_BMSK                            0x80000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_IMAGE_ENCRYPTION_ENABLE_SHFT                               0x13
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_RSVD1_BMSK                                              0x60000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_RSVD1_SHFT                                                 0x11
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_PBL_USB_TYPE_C_DISABLE_BMSK                             0x10000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_PBL_USB_TYPE_C_DISABLE_SHFT                                0x10
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_PBL_LOG_DISABLE_BMSK                                     0x8000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_PBL_LOG_DISABLE_SHFT                                        0xf
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_WDOG_EN_BMSK                                             0x4000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_WDOG_EN_SHFT                                                0xe
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPDM_SECURE_MODE_BMSK                                    0x2000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SPDM_SECURE_MODE_SHFT                                       0xd
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SW_FUSE_PROG_DISABLE_BMSK                                0x1000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SW_FUSE_PROG_DISABLE_SHFT                                   0xc
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_RSVD0_BMSK                                                0xc00
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_RSVD0_SHFT                                                  0xa
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_FAST_BOOT_BMSK                                            0x3e0
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_FAST_BOOT_SHFT                                              0x5
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SDCC_MCLK_BOOT_FREQ_BMSK                                   0x10
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_SDCC_MCLK_BOOT_FREQ_SHFT                                    0x4
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_FORCE_USB_BOOT_DISABLE_BMSK                                 0x8
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_FORCE_USB_BOOT_DISABLE_SHFT                                 0x3
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_FORCE_DLOAD_DISABLE_BMSK                                    0x4
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_FORCE_DLOAD_DISABLE_SHFT                                    0x2
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ENUM_TIMEOUT_BMSK                                           0x2
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_ENUM_TIMEOUT_SHFT                                           0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_E_DLOAD_DISABLE_BMSK                                        0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_LSB_E_DLOAD_DISABLE_SHFT                                        0x0

#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000018c)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_ADDR, HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_IN)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_PIMEM_SPIDEN_DISABLE_BMSK                            0x80000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_PIMEM_SPIDEN_DISABLE_SHFT                                  0x1f
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_WCSS_SPIDEN_DISABLE_BMSK                             0x40000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_WCSS_SPIDEN_DISABLE_SHFT                                   0x1e
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DAP_SPIDEN_DISABLE_BMSK                              0x20000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DAP_SPIDEN_DISABLE_SHFT                                    0x1d
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_SPIDEN_DISABLE_BMSK                             0x10000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_SPIDEN_DISABLE_SHFT                                   0x1c
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_LPASS_SPNIDEN_DISABLE_BMSK                            0x8000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_LPASS_SPNIDEN_DISABLE_SHFT                                 0x1b
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_PIMEM_SPNIDEN_DISABLE_BMSK                            0x4000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_PIMEM_SPNIDEN_DISABLE_SHFT                                 0x1a
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_WCSS_SPNIDEN_DISABLE_BMSK                             0x2000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_WCSS_SPNIDEN_DISABLE_SHFT                                  0x19
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DAP_SPNIDEN_DISABLE_BMSK                              0x1000000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DAP_SPNIDEN_DISABLE_SHFT                                   0x18
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_SPNIDEN_DISABLE_BMSK                              0x800000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_SPNIDEN_DISABLE_SHFT                                  0x17
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_MSS_NIDEN_DISABLE_BMSK                                 0x400000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_MSS_NIDEN_DISABLE_SHFT                                     0x16
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_LPASS_SENSOR_NIDEN_DISABLE_BMSK                        0x200000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_LPASS_SENSOR_NIDEN_DISABLE_SHFT                            0x15
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_PIMEM_NIDEN_DISABLE_BMSK                               0x100000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_PIMEM_NIDEN_DISABLE_SHFT                                   0x14
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_RPM_NIDEN_DISABLE_BMSK                                  0x80000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_RPM_NIDEN_DISABLE_SHFT                                     0x13
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_WCSS_NIDEN_DISABLE_BMSK                                 0x40000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_WCSS_NIDEN_DISABLE_SHFT                                    0x12
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_LPASS_NIDEN_DISABLE_BMSK                                0x20000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_LPASS_NIDEN_DISABLE_SHFT                                   0x11
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DAP_NIDEN_DISABLE_BMSK                                  0x10000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DAP_NIDEN_DISABLE_SHFT                                     0x10
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_NIDEN_DISABLE_BMSK                                  0x8000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_NIDEN_DISABLE_SHFT                                     0xf
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_MSS_DBGEN_DISABLE_BMSK                                   0x4000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_MSS_DBGEN_DISABLE_SHFT                                      0xe
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_A5X_ISDB_DBGEN_DISABLE_BMSK                              0x2000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_A5X_ISDB_DBGEN_DISABLE_SHFT                                 0xd
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_VENUS_0_DBGEN_DISABLE_BMSK                               0x1000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_VENUS_0_DBGEN_DISABLE_SHFT                                  0xc
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_RSVD1_BMSK                                                0x800
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_RSVD1_SHFT                                                  0xb
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_LPASS_SENSOR_DBGEN_DISABLE_BMSK                           0x400
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_LPASS_SENSOR_DBGEN_DISABLE_SHFT                             0xa
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_PIMEM_DBGEN_DISABLE_BMSK                                  0x200
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_PIMEM_DBGEN_DISABLE_SHFT                                    0x9
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_RPM_DBGEN_DISABLE_BMSK                                    0x100
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_RPM_DBGEN_DISABLE_SHFT                                      0x8
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_WCSS_DBGEN_DISABLE_BMSK                                    0x80
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_WCSS_DBGEN_DISABLE_SHFT                                     0x7
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_LPASS_Q6_DBGEN_DISABLE_BMSK                                0x40
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_LPASS_Q6_DBGEN_DISABLE_SHFT                                 0x6
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DAP_DBGEN_DISABLE_BMSK                                     0x20
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DAP_DBGEN_DISABLE_SHFT                                      0x5
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_DBGEN_DISABLE_BMSK                                    0x10
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_APPS_DBGEN_DISABLE_SHFT                                     0x4
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DAP_DEVICEEN_DISABLE_BMSK                                   0x8
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DAP_DEVICEEN_DISABLE_SHFT                                   0x3
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_RPM_DAPEN_DISABLE_BMSK                                      0x4
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_RPM_DAPEN_DISABLE_SHFT                                      0x2
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_RSVD0_BMSK                                                  0x2
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_RSVD0_SHFT                                                  0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DEBUG_BUS_DISABLE_BMSK                                      0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW0_MSB_DEBUG_BUS_DISABLE_SHFT                                      0x0

#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000190)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_ADDR, HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_IN)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_RSVD1_BMSK                                           0xffff8000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_RSVD1_SHFT                                                  0xf
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG30_SECURE_BMSK                              0x4000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG30_SECURE_SHFT                                 0xe
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG29_SECURE_BMSK                              0x2000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG29_SECURE_SHFT                                 0xd
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG28_SECURE_BMSK                              0x1000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG28_SECURE_SHFT                                 0xc
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG27_SECURE_BMSK                               0x800
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG27_SECURE_SHFT                                 0xb
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG26_SECURE_BMSK                               0x400
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG26_SECURE_SHFT                                 0xa
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_RSVD0_BMSK                                                0x3fe
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_RSVD0_SHFT                                                  0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_LPASS_SPIDEN_DISABLE_BMSK                                   0x1
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_LSB_LPASS_SPIDEN_DISABLE_SHFT                                   0x0

#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000194)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_ADDR, HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_IN)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_OEM_PRODUCT_ID_BMSK                                  0xffff0000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_OEM_PRODUCT_ID_SHFT                                        0x10
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_OEM_HW_ID_BMSK                                           0xffff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW1_MSB_OEM_HW_ID_SHFT                                              0x0

#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000198)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_ADDR, HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_IN)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_PERIPH_VID_BMSK                                      0xffff0000
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_PERIPH_VID_SHFT                                            0x10
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_PERIPH_PID_BMSK                                          0xffff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_LSB_PERIPH_PID_SHFT                                             0x0

#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_ADDR                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000019c)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_ADDR, HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_IN)
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_RSVD0_BMSK                                           0xffffff00
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_RSVD0_SHFT                                                  0x8
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_ANTI_ROLLBACK_FEATURE_EN_BMSK                              0xff
#define HWIO_QFPROM_RAW_OEM_CONFIG_ROW2_MSB_ANTI_ROLLBACK_FEATURE_EN_SHFT                               0x0

#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001a0)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_ADDR, HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_RMSK)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_ADDR,m,v,HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_IN)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_UFS_SW_CONTROL_DISABLE_BMSK                         0x80000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_UFS_SW_CONTROL_DISABLE_SHFT                               0x1f
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_RSVD2_BMSK                                          0x40000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_RSVD2_SHFT                                                0x1e
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_RSVD1_BMSK                                          0x20000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_RSVD1_SHFT                                                0x1d
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_GFX3D_FREQ_LIMIT_VAL_BMSK                           0x1fe00000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_GFX3D_FREQ_LIMIT_VAL_SHFT                                 0x15
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MDSS_RESOLUTION_LIMIT_BMSK                            0x180000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MDSS_RESOLUTION_LIMIT_SHFT                                0x13
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_VENUS_HEVC_ENCODE_DISABLE_BMSK                         0x40000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_VENUS_HEVC_ENCODE_DISABLE_SHFT                            0x12
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_VENUS_HEVC_DECODE_DISABLE_BMSK                         0x20000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_VENUS_HEVC_DECODE_DISABLE_SHFT                            0x11
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_VENUS_4K_DISABLE_BMSK                                  0x10000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_VENUS_4K_DISABLE_SHFT                                     0x10
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_VP8_DECODER_DISABLE_BMSK                                0x8000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_VP8_DECODER_DISABLE_SHFT                                   0xf
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_VP8_ENCODER_DISABLE_BMSK                                0x4000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_VP8_ENCODER_DISABLE_SHFT                                   0xe
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_HDMI_DP_DISABLE_BMSK                                    0x2000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_HDMI_DP_DISABLE_SHFT                                       0xd
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_HDCP_DISABLE_BMSK                                       0x1000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_HDCP_DISABLE_SHFT                                          0xc
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MDP_APICAL_LTC_DISABLE_BMSK                              0x800
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_MDP_APICAL_LTC_DISABLE_SHFT                                0xb
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_HDCP_GLOBAL_KEY_SPLIT2_DISABLE_BMSK                      0x400
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_HDCP_GLOBAL_KEY_SPLIT2_DISABLE_SHFT                        0xa
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_DSI_1_DISABLE_BMSK                                       0x200
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_DSI_1_DISABLE_SHFT                                         0x9
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_USB2_DISABLE_BMSK                                        0x100
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_USB2_DISABLE_SHFT                                          0x8
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_RSVD0_BMSK                                                0x80
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_RSVD0_SHFT                                                 0x7
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_CSID_DPCM_14_DISABLE_BMSK                                 0x40
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_CSID_DPCM_14_DISABLE_SHFT                                  0x6
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_ISP_1_DISABLE_BMSK                                        0x20
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_ISP_1_DISABLE_SHFT                                         0x5
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_CSID_3_DISABLE_BMSK                                       0x10
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_CSID_3_DISABLE_SHFT                                        0x4
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_CSID_2_DISABLE_BMSK                                        0x8
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_CSID_2_DISABLE_SHFT                                        0x3
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_BOOT_ROM_PATCH_DISABLE_BMSK                                0x7
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_LSB_BOOT_ROM_PATCH_DISABLE_SHFT                                0x0

#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001a4)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_ADDR, HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_RMSK)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_ADDR,m,v,HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_IN)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_ICE_FORCE_HW_KEY1_BMSK                              0x80000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_ICE_FORCE_HW_KEY1_SHFT                                    0x1f
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_ICE_FORCE_HW_KEY0_BMSK                              0x40000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_ICE_FORCE_HW_KEY0_SHFT                                    0x1e
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_ICE_DISABLE_BMSK                                    0x20000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_ICE_DISABLE_SHFT                                          0x1d
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_RSVD2_BMSK                                          0x10000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_RSVD2_SHFT                                                0x1c
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_RSVD1_BMSK                                           0x8000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_RSVD1_SHFT                                                0x1b
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_LPASS_SENSOR_DISABLE_BMSK                            0x4000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_LPASS_SENSOR_DISABLE_SHFT                                 0x1a
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_LPASS_ISLAND_MODE_Q6_CLK_DISABLE_BMSK                0x2000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_LPASS_ISLAND_MODE_Q6_CLK_DISABLE_SHFT                     0x19
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_LPASS_SW_ISLAND_MODE_DISABLE_BMSK                    0x1000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_LPASS_SW_ISLAND_MODE_DISABLE_SHFT                         0x18
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_LPASS_EFUSE_TESTBUS_READ_DISABLE_BMSK                 0x800000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_LPASS_EFUSE_TESTBUS_READ_DISABLE_SHFT                     0x17
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APS_RESET_DISABLE_BMSK                                0x400000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APS_RESET_DISABLE_SHFT                                    0x16
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_HVX_DISABLE_BMSK                                      0x200000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_HVX_DISABLE_SHFT                                          0x15
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APB2JTAG_DISABLE_BMSK                                 0x100000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_APB2JTAG_DISABLE_SHFT                                     0x14
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_RSVD6_BMSK                                             0x80000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_RSVD6_SHFT                                                0x13
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_STACKED_MEMORY_ID_BMSK                                 0x7c000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_STACKED_MEMORY_ID_SHFT                                     0xe
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_PRNG_TESTMODE_DISABLE_BMSK                              0x2000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_PRNG_TESTMODE_DISABLE_SHFT                                 0xd
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_CDSP_DISABLE_BMSK                                       0x1000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_CDSP_DISABLE_SHFT                                          0xc
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_MOCHA_PART_BMSK                                          0x800
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_MOCHA_PART_SHFT                                            0xb
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_RSVD5_BMSK                                               0x400
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_RSVD5_SHFT                                                 0xa
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_RSVD4_BMSK                                               0x200
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_RSVD4_SHFT                                                 0x9
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_RSVD3_BMSK                                               0x1e0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_RSVD3_SHFT                                                 0x5
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_CM_FEAT_CONFIG_DISABLE_BMSK                               0x10
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_CM_FEAT_CONFIG_DISABLE_SHFT                                0x4
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_VFE_RESOLUTION_LIMIT_BMSK                                  0x8
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_VFE_RESOLUTION_LIMIT_SHFT                                  0x3
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_GLD_PDX_FIFO_NIU_BMSK                                      0x4
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_GLD_PDX_FIFO_NIU_SHFT                                      0x2
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_RSVD0_BMSK                                                 0x2
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_RSVD0_SHFT                                                 0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_VP9_DECODER_DISABLE_BMSK                                   0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW0_MSB_VP9_DECODER_DISABLE_SHFT                                   0x0

#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001a8)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_ADDR, HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_RMSK)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_ADDR,m,v,HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_IN)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_MDSP_FW_DISABLE_BMSK                                0xfff00000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_MDSP_FW_DISABLE_SHFT                                      0x14
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_RSVD0_BMSK                                             0x80000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_RSVD0_SHFT                                                0x13
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_NAV_DISABLE_BMSK                                       0x40000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_NAV_DISABLE_SHFT                                          0x12
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_SYS_APCCCFGNMFI_BMSK                                   0x20000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_SYS_APCCCFGNMFI_SHFT                                      0x11
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_GLD_PDX_FIFO_ACE1_BMSK                                 0x10000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_GLD_PDX_FIFO_ACE1_SHFT                                    0x10
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_GLD_PDX_FIFO_ACE0_BMSK                                  0x8000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_GLD_PDX_FIFO_ACE0_SHFT                                     0xf
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_MODEM_FEATURE_DISABLE_SPARE_BMSK                        0x7fe0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_MODEM_FEATURE_DISABLE_SPARE_SHFT                           0x5
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_MODEM_FEATURE_DISABLE_SLICE_BMSK                          0x1f
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_LSB_MODEM_FEATURE_DISABLE_SLICE_SHFT                           0x0

#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001ac)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_ADDR, HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_RMSK)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_ADDR,m,v,HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_IN)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_SYS_APCX_SYSBARDISABLE_BMSK                         0x80000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_SYS_APCX_SYSBARDISABLE_SHFT                               0x1f
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_SYS_APCSCFGAPMBOOTONMX_BMSK                         0x60000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_SYS_APCSCFGAPMBOOTONMX_SHFT                               0x1d
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_SYS_APCCCFGCPUPRESENT_N_BMSK                        0x1fe00000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_SYS_APCCCFGCPUPRESENT_N_SHFT                              0x15
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_APPS_ACG_DISABLE_BMSK                                 0x100000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_APPS_ACG_DISABLE_SHFT                                     0x14
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_RSVD1_BMSK                                             0xf0000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_RSVD1_SHFT                                                0x10
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_MODEM_VU_DISABLE_BMSK                                   0xffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW1_MSB_MODEM_VU_DISABLE_SHFT                                      0x0

#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001b0)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_ADDR, HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_RMSK)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_ADDR,m,v,HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_IN)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_APPS_SPNIDEN_DISABLE_BMSK                        0x80000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_APPS_SPNIDEN_DISABLE_SHFT                              0x1f
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_MSS_NIDEN_DISABLE_BMSK                           0x40000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_MSS_NIDEN_DISABLE_SHFT                                 0x1e
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_LPASS_SENSOR_NIDEN_DISABLE_BMSK                  0x20000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_LPASS_SENSOR_NIDEN_DISABLE_SHFT                        0x1d
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_PIMEM_NIDEN_DISABLE_BMSK                         0x10000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_PIMEM_NIDEN_DISABLE_SHFT                               0x1c
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_RPM_NIDEN_DISABLE_BMSK                            0x8000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_RPM_NIDEN_DISABLE_SHFT                                 0x1b
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_WCSS_NIDEN_DISABLE_BMSK                           0x4000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_WCSS_NIDEN_DISABLE_SHFT                                0x1a
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_LPASS_NIDEN_DISABLE_BMSK                          0x2000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_LPASS_NIDEN_DISABLE_SHFT                               0x19
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_DAP_NIDEN_DISABLE_BMSK                            0x1000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_DAP_NIDEN_DISABLE_SHFT                                 0x18
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_APPS_NIDEN_DISABLE_BMSK                            0x800000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_APPS_NIDEN_DISABLE_SHFT                                0x17
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_MSS_DBGEN_DISABLE_BMSK                             0x400000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_MSS_DBGEN_DISABLE_SHFT                                 0x16
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_A5X_ISDB_DBGEN_DISABLE_BMSK                        0x200000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_A5X_ISDB_DBGEN_DISABLE_SHFT                            0x15
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_VENUS_0_DBGEN_DISABLE_BMSK                         0x100000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_VENUS_0_DBGEN_DISABLE_SHFT                             0x14
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_TURING_EFUSE_TESTBUS_READ_DISABLE_BMSK                 0x80000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_TURING_EFUSE_TESTBUS_READ_DISABLE_SHFT                    0x13
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_LPASS_SENSOR_DBGEN_DISABLE_BMSK                     0x40000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_LPASS_SENSOR_DBGEN_DISABLE_SHFT                        0x12
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_PIMEM_DBGEN_DISABLE_BMSK                            0x20000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_PIMEM_DBGEN_DISABLE_SHFT                               0x11
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_RPM_DBGEN_DISABLE_BMSK                              0x10000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_RPM_DBGEN_DISABLE_SHFT                                 0x10
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_WCSS_DBGEN_DISABLE_BMSK                              0x8000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_WCSS_DBGEN_DISABLE_SHFT                                 0xf
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_LPASS_Q6_DBGEN_DISABLE_BMSK                          0x4000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_LPASS_Q6_DBGEN_DISABLE_SHFT                             0xe
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_DAP_DBGEN_DISABLE_BMSK                               0x2000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_DAP_DBGEN_DISABLE_SHFT                                  0xd
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_APPS_DBGEN_DISABLE_BMSK                              0x1000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_APPS_DBGEN_DISABLE_SHFT                                 0xc
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_DAP_DEVICEEN_DISABLE_BMSK                             0x800
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_DAP_DEVICEEN_DISABLE_SHFT                               0xb
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_RPM_DAPEN_DISABLE_BMSK                                0x400
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_RPM_DAPEN_DISABLE_SHFT                                  0xa
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_DSI_0_DISABLE_BMSK                                       0x200
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_DSI_0_DISABLE_SHFT                                         0x9
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_DEBUG_BUS_DISABLE_BMSK                                0x100
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_DEBUG_BUS_DISABLE_SHFT                                  0x8
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_DCC_DEBUG_DISABLE_BMSK                                 0x80
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_DCC_DEBUG_DISABLE_SHFT                                  0x7
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_APPS_APB_DFD_DISABLE_BMSK                              0x40
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_APPS_APB_DFD_DISABLE_SHFT                               0x6
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_GPMU_NIDEN_DISABLE_BMSK                                0x20
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_GPMU_NIDEN_DISABLE_SHFT                                 0x5
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_GPMU_DBGEN_DISABLE_BMSK                                0x10
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_GPMU_DBGEN_DISABLE_SHFT                                 0x4
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_GPMU_DAPEN_DISABLE_BMSK                                 0x8
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QC_GPMU_DAPEN_DISABLE_SHFT                                 0x3
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QDI_SPMI_DISABLE_BMSK                                      0x4
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_QDI_SPMI_DISABLE_SHFT                                      0x2
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_SM_BIST_DISABLE_BMSK                                       0x2
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_SM_BIST_DISABLE_SHFT                                       0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_TIC_DISABLE_BMSK                                           0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_LSB_TIC_DISABLE_SHFT                                           0x0

#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001b4)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_ADDR, HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_RMSK)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_ADDR,m,v,HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_IN)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_SYS_APCCCFGEND_BMSK                                 0x80000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_SYS_APCCCFGEND_SHFT                                       0x1f
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_SYS_APCCCP15SDISABLE_BMSK                           0x40000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_SYS_APCCCP15SDISABLE_SHFT                                 0x1e
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_SYS_APCCCFGTE_BMSK                                  0x20000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_SYS_APCCCFGTE_SHFT                                        0x1d
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_SILVER_PLL_MAX_FREQ_LVAL_BMSK                       0x1fe00000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_SILVER_PLL_MAX_FREQ_LVAL_SHFT                             0x15
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_APPS_BOOT_FSM_FUSE_BMSK                               0x1c0000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_APPS_BOOT_FSM_FUSE_SHFT                                   0x12
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_GOLD_PLL_MAX_FREQ_LVAL_BMSK                            0x3fc00
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_GOLD_PLL_MAX_FREQ_LVAL_SHFT                                0xa
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_QC_A5X_ISDB_SECURE_DBGEN_DISABLE_BMSK                    0x200
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_QC_A5X_ISDB_SECURE_DBGEN_DISABLE_SHFT                      0x9
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_QC_LPASS_SPIDEN_DISABLE_BMSK                             0x100
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_QC_LPASS_SPIDEN_DISABLE_SHFT                               0x8
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_QC_PIMEM_SPIDEN_DISABLE_BMSK                              0x80
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_QC_PIMEM_SPIDEN_DISABLE_SHFT                               0x7
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_QC_WCSS_SPIDEN_DISABLE_BMSK                               0x40
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_QC_WCSS_SPIDEN_DISABLE_SHFT                                0x6
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_QC_DAP_SPIDEN_DISABLE_BMSK                                0x20
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_QC_DAP_SPIDEN_DISABLE_SHFT                                 0x5
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_QC_APPS_SPIDEN_DISABLE_BMSK                               0x10
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_QC_APPS_SPIDEN_DISABLE_SHFT                                0x4
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_QC_LPASS_SPNIDEN_DISABLE_BMSK                              0x8
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_QC_LPASS_SPNIDEN_DISABLE_SHFT                              0x3
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_QC_PIMEM_SPNIDEN_DISABLE_BMSK                              0x4
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_QC_PIMEM_SPNIDEN_DISABLE_SHFT                              0x2
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_QC_WCSS_SPNIDEN_DISABLE_BMSK                               0x2
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_QC_WCSS_SPNIDEN_DISABLE_SHFT                               0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_QC_DAP_SPNIDEN_DISABLE_BMSK                                0x1
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW2_MSB_QC_DAP_SPNIDEN_DISABLE_SHFT                                0x0

#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001b8)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_ADDR, HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_RMSK)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_ADDR,m,v,HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_IN)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_TAP_GEN_SPARE_INSTR_DISABLE_13_0_BMSK               0xfffc0000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_TAP_GEN_SPARE_INSTR_DISABLE_13_0_SHFT                     0x12
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_TAP_INSTR_DISABLE_BMSK                                 0x3ffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_LSB_TAP_INSTR_DISABLE_SHFT                                     0x0

#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001bc)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_ADDR, HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_RMSK)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_ADDR,m,v,HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_IN)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_SEC_TAP_ACCESS_DISABLE_BMSK                         0xfffc0000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_SEC_TAP_ACCESS_DISABLE_SHFT                               0x12
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_TAP_GEN_SPARE_INSTR_DISABLE_31_14_BMSK                 0x3ffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW3_MSB_TAP_GEN_SPARE_INSTR_DISABLE_31_14_SHFT                     0x0

#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001c0)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_ADDR, HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_RMSK)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_ADDR,m,v,HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_IN)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_MODEM_PBL_PATCH_VERSION_BMSK                        0xfe000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_MODEM_PBL_PATCH_VERSION_SHFT                              0x19
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_APPS_PBL_PATCH_VERSION_BMSK                          0x1fc0000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_APPS_PBL_PATCH_VERSION_SHFT                               0x12
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_APPS_PBL_BOOT_SPEED_BMSK                               0x30000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_APPS_PBL_BOOT_SPEED_SHFT                                  0x10
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_MODEM_PBL_BOOT_BMSK                                     0x8000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_MODEM_PBL_BOOT_SHFT                                        0xf
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_RSVD1_BMSK                                              0x4000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_RSVD1_SHFT                                                 0xe
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_APPS_BOOT_FROM_ROM_BMSK                                 0x2000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_APPS_BOOT_FROM_ROM_SHFT                                    0xd
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_RSVD0_BMSK                                              0x1000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_RSVD0_SHFT                                                 0xc
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_MODEM_BOOT_FROM_ROM_BMSK                                 0x800
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_MODEM_BOOT_FROM_ROM_SHFT                                   0xb
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_MSA_ENA_BMSK                                             0x400
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_MSA_ENA_SHFT                                               0xa
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_FORCE_MSA_AUTH_EN_BMSK                                   0x200
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_FORCE_MSA_AUTH_EN_SHFT                                     0x9
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_ARM_CE_DISABLE_USAGE_BMSK                                0x100
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_ARM_CE_DISABLE_USAGE_SHFT                                  0x8
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_BOOT_ROM_CFG_BMSK                                         0xff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_LSB_BOOT_ROM_CFG_SHFT                                          0x0

#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001c4)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_ADDR, HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_RMSK)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_ADDR,m,v,HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_IN)
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_APPS_BOOT_TRIGGER_DISABLE_BMSK                      0x80000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_APPS_BOOT_TRIGGER_DISABLE_SHFT                            0x1f
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_PBL_QSEE_BOOT_FLOW_DISABLE_BMSK                     0x40000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_PBL_QSEE_BOOT_FLOW_DISABLE_SHFT                           0x1e
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_XBL_SEC_AUTH_DISABLE_BMSK                           0x20000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_XBL_SEC_AUTH_DISABLE_SHFT                                 0x1d
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_MSM_PKG_TYPE_BMSK                                   0x10000000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_MSM_PKG_TYPE_SHFT                                         0x1c
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_RSVD3_BMSK                                           0xffc0000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_RSVD3_SHFT                                                0x12
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_FOUNDRY_ID_BMSK                                        0x3c000
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_FOUNDRY_ID_SHFT                                            0xe
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_PLL_CFG_BMSK                                            0x3ff0
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_PLL_CFG_SHFT                                               0x4
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_APPS_PBL_PLL_CTRL_BMSK                                     0xf
#define HWIO_QFPROM_RAW_FEAT_CONFIG_ROW4_MSB_APPS_PBL_PLL_CTRL_SHFT                                     0x0

#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_ADDR(n)                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001c8 + 0x8 * (n))
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_MAXn                                                            3
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_HASH_DATA0_BMSK                                        0xffffffff
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_LSB_HASH_DATA0_SHFT                                               0x0

#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_ADDR(n)                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001cc + 0x8 * (n))
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_MAXn                                                            3
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_HASH_DATA1_BMSK                                        0xffffffff
#define HWIO_QFPROM_RAW_PK_HASH0_ROWn_MSB_HASH_DATA1_SHFT                                               0x0

#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001e8)
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_RMSK                                                      0xffff803e
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW0_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW0_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW0_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW0_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW0_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_LMH_CS_FUSES_SLOPE_16_0_BMSK                              0xffff8000
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_LMH_CS_FUSES_SLOPE_16_0_SHFT                                     0xf
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_MSS_Q6SS0_LDO_VREF_TRIM_BMSK                                    0x3e
#define HWIO_QFPROM_RAW_CALIB_ROW0_LSB_MSS_Q6SS0_LDO_VREF_TRIM_SHFT                                     0x1

#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001ec)
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW0_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW0_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW0_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW0_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW0_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_LMH_CS_FUSES_INTERCEPT_8_0_BMSK                           0xff800000
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_LMH_CS_FUSES_INTERCEPT_8_0_SHFT                                 0x17
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_LMH_CS_FUSES_SLOPE_39_17_BMSK                               0x7fffff
#define HWIO_QFPROM_RAW_CALIB_ROW0_MSB_LMH_CS_FUSES_SLOPE_39_17_SHFT                                    0x0

#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001f0)
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW1_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW1_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW1_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW1_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW1_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_LMH_FUSES_AMP_COMP_0_BMSK                                 0x80000000
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_LMH_FUSES_AMP_COMP_0_SHFT                                       0x1f
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_LMH_CS_FUSES_INTERCEPT_39_9_BMSK                          0x7fffffff
#define HWIO_QFPROM_RAW_CALIB_ROW1_LSB_LMH_CS_FUSES_INTERCEPT_39_9_SHFT                                 0x0

#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001f4)
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW1_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW1_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW1_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW1_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW1_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_SPARE0_BMSK                                               0x80000000
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_SPARE0_SHFT                                                     0x1f
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_REFGEN_WEST_BGV_TRIM_BMSK                                 0x7f800000
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_REFGEN_WEST_BGV_TRIM_SHFT                                       0x17
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_REFGEN_EAST_BGV_TRIM_BMSK                                   0x7f8000
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_REFGEN_EAST_BGV_TRIM_SHFT                                        0xf
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_BANDGAP_TRIM_BMSK                                             0x7f00
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_BANDGAP_TRIM_SHFT                                                0x8
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_GPU_LDOVREFTRIM_BMSK                                            0xf8
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_GPU_LDOVREFTRIM_SHFT                                             0x3
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_LMH_FUSES_AMP_COMP_3_1_BMSK                                      0x7
#define HWIO_QFPROM_RAW_CALIB_ROW1_MSB_LMH_FUSES_AMP_COMP_3_1_SHFT                                      0x0

#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001f8)
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW2_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW2_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW2_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW2_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW2_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_GPU_LMH_CS_FUSES_INTERCEPT_HM_1_0_BMSK                    0xc0000000
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_GPU_LMH_CS_FUSES_INTERCEPT_HM_1_0_SHFT                          0x1e
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_GPU_LMH_CS_FUSES_SLOPE_SPTP_BMSK                          0x3ff00000
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_GPU_LMH_CS_FUSES_SLOPE_SPTP_SHFT                                0x14
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_GPU_LMH_CS_FUSES_SLOPE_RAC_BMSK                              0xffc00
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_GPU_LMH_CS_FUSES_SLOPE_RAC_SHFT                                  0xa
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_GPU_LMH_CS_FUSES_SLOPE_HM_BMSK                                 0x3ff
#define HWIO_QFPROM_RAW_CALIB_ROW2_LSB_GPU_LMH_CS_FUSES_SLOPE_HM_SHFT                                   0x0

#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x000001fc)
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW2_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW2_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW2_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW2_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW2_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_GPU_LMH_CS_FUSES_AMP_COMP_BMSK                            0xf0000000
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_GPU_LMH_CS_FUSES_AMP_COMP_SHFT                                  0x1c
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_GPU_LMH_CS_FUSES_INTERCEPT_SPTP_BMSK                       0xffc0000
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_GPU_LMH_CS_FUSES_INTERCEPT_SPTP_SHFT                            0x12
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_GPU_LMH_CS_FUSES_INTERCEPT_RAC_BMSK                          0x3ff00
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_GPU_LMH_CS_FUSES_INTERCEPT_RAC_SHFT                              0x8
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_GPU_LMH_CS_FUSES_INTERCEPT_HM_9_2_BMSK                          0xff
#define HWIO_QFPROM_RAW_CALIB_ROW2_MSB_GPU_LMH_CS_FUSES_INTERCEPT_HM_9_2_SHFT                           0x0

#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000200)
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW3_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW3_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW3_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW3_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW3_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW3_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_CPR0_TARG_VOLT_OFFSET_NOM_BMSK                            0xf0000000
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_CPR0_TARG_VOLT_OFFSET_NOM_SHFT                                  0x1c
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_CPR0_TARG_VOLT_OFFSET_NOMPLUS_BMSK                         0xf000000
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_CPR0_TARG_VOLT_OFFSET_NOMPLUS_SHFT                              0x18
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_CPR0_TARG_VOLT_OFFSET_TUR_BMSK                              0xf00000
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_CPR0_TARG_VOLT_OFFSET_TUR_SHFT                                  0x14
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_CPR0_TARG_VOLT_SVS2_BMSK                                     0xf8000
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_CPR0_TARG_VOLT_SVS2_SHFT                                         0xf
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_CPR0_TARG_VOLT_SVS_BMSK                                       0x7c00
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_CPR0_TARG_VOLT_SVS_SHFT                                          0xa
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_CPR0_TARG_VOLT_NOM_BMSK                                        0x3e0
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_CPR0_TARG_VOLT_NOM_SHFT                                          0x5
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_CPR0_TARG_VOLT_TUR_BMSK                                         0x1f
#define HWIO_QFPROM_RAW_CALIB_ROW3_LSB_CPR0_TARG_VOLT_TUR_SHFT                                          0x0

#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000204)
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW3_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW3_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW3_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW3_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW3_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW3_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_CPR1_TARG_VOLT_SVS2_BMSK                                  0xf8000000
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_CPR1_TARG_VOLT_SVS2_SHFT                                        0x1b
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_CPR1_TARG_VOLT_SVS_BMSK                                    0x7c00000
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_CPR1_TARG_VOLT_SVS_SHFT                                         0x16
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_CPR1_TARG_VOLT_NOM_BMSK                                     0x3e0000
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_CPR1_TARG_VOLT_NOM_SHFT                                         0x11
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_CPR1_TARG_VOLT_TUR_BMSK                                      0x1f000
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_CPR1_TARG_VOLT_TUR_SHFT                                          0xc
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_CPR0_AGING_BMSK                                                0xff0
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_CPR0_AGING_SHFT                                                  0x4
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_CPR0_TARG_VOLT_OFFSET_SVSP_BMSK                                  0xf
#define HWIO_QFPROM_RAW_CALIB_ROW3_MSB_CPR0_TARG_VOLT_OFFSET_SVSP_SHFT                                  0x0

#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000208)
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW4_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW4_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW4_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW4_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW4_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_CPR2_TARG_VOLT_NOM_2_0_BMSK                               0xe0000000
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_CPR2_TARG_VOLT_NOM_2_0_SHFT                                     0x1d
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_CPR2_TARG_VOLT_NOMPLUS_BMSK                               0x1f000000
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_CPR2_TARG_VOLT_NOMPLUS_SHFT                                     0x18
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_CPR1_AGING_BMSK                                             0xff0000
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_CPR1_AGING_SHFT                                                 0x10
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_CPR1_TARG_VOLT_OFFSET_SVSPLUS_BMSK                            0xf000
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_CPR1_TARG_VOLT_OFFSET_SVSPLUS_SHFT                               0xc
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_CPR1_TARG_VOLT_OFFSET_NOM_BMSK                                 0xf00
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_CPR1_TARG_VOLT_OFFSET_NOM_SHFT                                   0x8
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_CPR1_TARG_VOLT_OFFSET_NOMPLUS_BMSK                              0xf0
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_CPR1_TARG_VOLT_OFFSET_NOMPLUS_SHFT                               0x4
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_CPR1_TARG_VOLT_OFFSET_TUR_BMSK                                   0xf
#define HWIO_QFPROM_RAW_CALIB_ROW4_LSB_CPR1_TARG_VOLT_OFFSET_TUR_SHFT                                   0x0

#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000020c)
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW4_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW4_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW4_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW4_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW4_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_CPR2_AGING_3_0_BMSK                                       0xf0000000
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_CPR2_AGING_3_0_SHFT                                             0x1c
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_CPR6_SVSPLUS_ROSEL_BMSK                                    0xf000000
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_CPR6_SVSPLUS_ROSEL_SHFT                                         0x18
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_CPR2_TARG_VOLT_OFFSET_SVSPLUS_BMSK                          0xf00000
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_CPR2_TARG_VOLT_OFFSET_SVSPLUS_SHFT                              0x14
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_CPR2_TARG_VOLT_OFFSET_NOM_BMSK                               0xf0000
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_CPR2_TARG_VOLT_OFFSET_NOM_SHFT                                  0x10
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_CPR2_TARG_VOLT_OFFSET_NOMPLUS_BMSK                            0xf000
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_CPR2_TARG_VOLT_OFFSET_NOMPLUS_SHFT                               0xc
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_CPR2_TARG_VOLT_SVS2_BMSK                                       0xf80
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_CPR2_TARG_VOLT_SVS2_SHFT                                         0x7
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_CPR2_TARG_VOLT_SVS_BMSK                                         0x7c
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_CPR2_TARG_VOLT_SVS_SHFT                                          0x2
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_CPR2_TARG_VOLT_NOM_4_3_BMSK                                      0x3
#define HWIO_QFPROM_RAW_CALIB_ROW4_MSB_CPR2_TARG_VOLT_NOM_4_3_SHFT                                      0x0

#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000210)
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW5_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW5_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW5_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW5_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW5_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW5_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_CPR4_TARG_VOLT_NOM_3_0_BMSK                               0xf0000000
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_CPR4_TARG_VOLT_NOM_3_0_SHFT                                     0x1c
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_CPR4_TARG_VOLT_TUR_BMSK                                    0xf800000
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_CPR4_TARG_VOLT_TUR_SHFT                                         0x17
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_CPR4_TARG_VOLT_SVS_BMSK                                     0x7c0000
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_CPR4_TARG_VOLT_SVS_SHFT                                         0x12
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_CPR7_TURBO_L2_ROSEL_BMSK                                     0x3c000
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_CPR7_TURBO_L2_ROSEL_SHFT                                         0xe
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_CPR3_TARG_VOLT_TUR_BMSK                                       0x3e00
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_CPR3_TARG_VOLT_TUR_SHFT                                          0x9
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_CPR3_TARG_VOLT_NOM_BMSK                                        0x1f0
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_CPR3_TARG_VOLT_NOM_SHFT                                          0x4
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_CPR2_AGING_7_4_BMSK                                              0xf
#define HWIO_QFPROM_RAW_CALIB_ROW5_LSB_CPR2_AGING_7_4_SHFT                                              0x0

#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000214)
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_RMSK                                                       0x1ffffff
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW5_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW5_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW5_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW5_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW5_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW5_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_CPR0_TARG_VOLT_OFFSET_SUTUR_BMSK                           0x1e00000
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_CPR0_TARG_VOLT_OFFSET_SUTUR_SHFT                                0x15
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_CPR0_TARG_VOLT_SUTUR_BMSK                                   0x1f0000
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_CPR0_TARG_VOLT_SUTUR_SHFT                                       0x10
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_CPR5_TARG_VOLT_TUR_BMSK                                       0xf800
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_CPR5_TARG_VOLT_TUR_SHFT                                          0xb
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_CPR5_TARG_VOLT_NOM_BMSK                                        0x7c0
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_CPR5_TARG_VOLT_NOM_SHFT                                          0x6
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_CPR4_TARG_VOLT_SVS2_BMSK                                        0x3e
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_CPR4_TARG_VOLT_SVS2_SHFT                                         0x1
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_CPR4_TARG_VOLT_NOM_4_BMSK                                        0x1
#define HWIO_QFPROM_RAW_CALIB_ROW5_MSB_CPR4_TARG_VOLT_NOM_4_SHFT                                        0x0

#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000218)
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW6_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW6_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW6_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW6_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW6_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW6_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_CPR6_TARG_VOLT_SVS_3_0_BMSK                               0xf0000000
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_CPR6_TARG_VOLT_SVS_3_0_SHFT                                     0x1c
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_CPR6_TARG_VOLT_NOM_BMSK                                    0xfc00000
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_CPR6_TARG_VOLT_NOM_SHFT                                         0x16
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_CPR6_TARG_VOLT_TUR_L1_BMSK                                  0x3f0000
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_CPR6_TARG_VOLT_TUR_L1_SHFT                                      0x10
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_CPR6_SVS2_ROSEL_BMSK                                          0xf000
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_CPR6_SVS2_ROSEL_SHFT                                             0xc
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_CPR6_SVS_ROSEL_BMSK                                            0xf00
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_CPR6_SVS_ROSEL_SHFT                                              0x8
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_CPR6_NOMINAL_ROSEL_BMSK                                         0xf0
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_CPR6_NOMINAL_ROSEL_SHFT                                          0x4
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_CPR6_TURBO_L1_ROSEL_BMSK                                         0xf
#define HWIO_QFPROM_RAW_CALIB_ROW6_LSB_CPR6_TURBO_L1_ROSEL_SHFT                                         0x0

#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000021c)
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW6_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW6_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW6_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW6_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW6_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW6_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_CPR6_NOMINAL_QUOT_VMIN_BMSK                               0xfff00000
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_CPR6_NOMINAL_QUOT_VMIN_SHFT                                     0x14
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_CPR6_TURBO_L1_QUOT_VMIN_BMSK                                 0xfff00
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_CPR6_TURBO_L1_QUOT_VMIN_SHFT                                     0x8
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_CPR6_TARG_VOLT_SVS2_BMSK                                        0xfc
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_CPR6_TARG_VOLT_SVS2_SHFT                                         0x2
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_CPR6_TARG_VOLT_SVS_5_4_BMSK                                      0x3
#define HWIO_QFPROM_RAW_CALIB_ROW6_MSB_CPR6_TARG_VOLT_SVS_5_4_SHFT                                      0x0

#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000220)
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW7_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW7_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW7_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW7_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW7_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW7_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_CPR6_QUOT_OFFSET_NOM_0_BMSK                               0x80000000
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_CPR6_QUOT_OFFSET_NOM_0_SHFT                                     0x1f
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_CPR6_QUOT_OFFSET_TUR_L1_BMSK                              0x7f000000
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_CPR6_QUOT_OFFSET_TUR_L1_SHFT                                    0x18
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_CPR6_SVS2_QUOT_VMIN_BMSK                                    0xfff000
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_CPR6_SVS2_QUOT_VMIN_SHFT                                         0xc
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_CPR6_SVS_QUOT_VMIN_BMSK                                        0xfff
#define HWIO_QFPROM_RAW_CALIB_ROW7_LSB_CPR6_SVS_QUOT_VMIN_SHFT                                          0x0

#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000224)
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW7_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW7_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW7_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW7_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW7_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW7_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_CPR7_SVS_ROSEL_2_0_BMSK                                   0xe0000000
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_CPR7_SVS_ROSEL_2_0_SHFT                                         0x1d
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_CPR7_NOMINAL_ROSEL_BMSK                                   0x1e000000
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_CPR7_NOMINAL_ROSEL_SHFT                                         0x19
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_CPR7_TURBO_ROSEL_BMSK                                      0x1e00000
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_CPR7_TURBO_ROSEL_SHFT                                           0x15
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_CPR6_AGING_BMSK                                             0x1fe000
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_CPR6_AGING_SHFT                                                  0xd
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_CPR6_QUOT_OFFSET_SVS_BMSK                                     0x1fc0
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_CPR6_QUOT_OFFSET_SVS_SHFT                                        0x6
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_CPR6_QUOT_OFFSET_NOM_6_1_BMSK                                   0x3f
#define HWIO_QFPROM_RAW_CALIB_ROW7_MSB_CPR6_QUOT_OFFSET_NOM_6_1_SHFT                                    0x0

#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000228)
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW8_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW8_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW8_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW8_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW8_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW8_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_CPR7_TURBO_QUOT_VMIN_2_0_BMSK                             0xe0000000
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_CPR7_TURBO_QUOT_VMIN_2_0_SHFT                                   0x1d
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_CPR7_TARG_VOLT_SVSPLUS_BMSK                               0x1f800000
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_CPR7_TARG_VOLT_SVSPLUS_SHFT                                     0x17
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_CPR7_TARG_VOLT_SVS_BMSK                                     0x7e0000
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_CPR7_TARG_VOLT_SVS_SHFT                                         0x11
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_CPR7_TARG_VOLT_NOM_BMSK                                      0x1f800
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_CPR7_TARG_VOLT_NOM_SHFT                                          0xb
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_CPR7_TARG_VOLT_TUR_BMSK                                        0x7e0
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_CPR7_TARG_VOLT_TUR_SHFT                                          0x5
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_CPR7_SVSPLUS_ROSEL_BMSK                                         0x1e
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_CPR7_SVSPLUS_ROSEL_SHFT                                          0x1
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_CPR7_SVS_ROSEL_3_BMSK                                            0x1
#define HWIO_QFPROM_RAW_CALIB_ROW8_LSB_CPR7_SVS_ROSEL_3_SHFT                                            0x0

#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000022c)
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW8_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW8_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW8_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW8_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW8_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW8_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_CPR7_SVS_QUOT_VMIN_10_0_BMSK                              0xffe00000
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_CPR7_SVS_QUOT_VMIN_10_0_SHFT                                    0x15
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_CPR7_NOM_QUOT_VMIN_BMSK                                     0x1ffe00
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_CPR7_NOM_QUOT_VMIN_SHFT                                          0x9
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_CPR7_TURBO_QUOT_VMIN_11_3_BMSK                                 0x1ff
#define HWIO_QFPROM_RAW_CALIB_ROW8_MSB_CPR7_TURBO_QUOT_VMIN_11_3_SHFT                                   0x0

#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000230)
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW9_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW9_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW9_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW9_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW9_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW9_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_CPR7_QOUT_OFFSET_SVSPLUS_4_0_BMSK                         0xf8000000
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_CPR7_QOUT_OFFSET_SVSPLUS_4_0_SHFT                               0x1b
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_CPR7_QOUT_OFFSET_NOM_BMSK                                  0x7f00000
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_CPR7_QOUT_OFFSET_NOM_SHFT                                       0x14
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_CPR7_QOUT_OFFSET_TUR_BMSK                                    0xfe000
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_CPR7_QOUT_OFFSET_TUR_SHFT                                        0xd
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_CPR7_SVSPLUS_QUOT_VMIN_BMSK                                   0x1ffe
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_CPR7_SVSPLUS_QUOT_VMIN_SHFT                                      0x1
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_CPR7_SVS_QUOT_VMIN_11_BMSK                                       0x1
#define HWIO_QFPROM_RAW_CALIB_ROW9_LSB_CPR7_SVS_QUOT_VMIN_11_SHFT                                       0x0

#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_ADDR                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000234)
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_RMSK                                                      0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW9_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW9_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW9_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW9_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW9_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW9_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_CPR7_QUOT_OFFSET_TURBO_L2_3_0_BMSK                        0xf0000000
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_CPR7_QUOT_OFFSET_TURBO_L2_3_0_SHFT                              0x1c
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_CPR7_TURBO_L2_QUOT_VMIN_BMSK                               0xfff0000
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_CPR7_TURBO_L2_QUOT_VMIN_SHFT                                    0x10
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_CPR7_TARG_VOLT_TURBO_L2_BMSK                                  0xfc00
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_CPR7_TARG_VOLT_TURBO_L2_SHFT                                     0xa
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_CPR7_AGING_BMSK                                                0x3fc
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_CPR7_AGING_SHFT                                                  0x2
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_CPR7_QOUT_OFFSET_SVSPLUS_6_5_BMSK                                0x3
#define HWIO_QFPROM_RAW_CALIB_ROW9_MSB_CPR7_QOUT_OFFSET_SVSPLUS_6_5_SHFT                                0x0

#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000238)
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW10_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW10_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW10_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW10_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW10_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW10_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_CPR_GLOBAL_RC_0_BMSK                                     0x80000000
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_CPR_GLOBAL_RC_0_SHFT                                           0x1f
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_CPR_LOCAL_RC_BMSK                                        0x70000000
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_CPR_LOCAL_RC_SHFT                                              0x1c
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_CPR9_QUOT_OFFSET_SVSPLUS_BMSK                             0xfe00000
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_CPR9_QUOT_OFFSET_SVSPLUS_SHFT                                  0x15
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_CPR6_SVSPLUS_QUOT_VMIN_BMSK                                0x1ffe00
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_CPR6_SVSPLUS_QUOT_VMIN_SHFT                                     0x9
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_CPR6_TARG_VOLT_SVSPLUS_BMSK                                   0x1f8
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_CPR6_TARG_VOLT_SVSPLUS_SHFT                                     0x3
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_CPR7_QUOT_OFFSET_TURBO_L2_6_4_BMSK                              0x7
#define HWIO_QFPROM_RAW_CALIB_ROW10_LSB_CPR7_QUOT_OFFSET_TURBO_L2_6_4_SHFT                              0x0

#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000023c)
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_RMSK                                                     0xffffc07f
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW10_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW10_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW10_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW10_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW10_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW10_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_SPARE_71_63_BMSK                                         0x80000000
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_SPARE_71_63_SHFT                                               0x1f
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_SPARE_71_62_BMSK                                         0x40000000
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_SPARE_71_62_SHFT                                               0x1e
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_SPARE_71_61_BMSK                                         0x20000000
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_SPARE_71_61_SHFT                                               0x1d
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_SW_CAL_REDUN_SEL_BMSK                                    0x1c000000
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_SW_CAL_REDUN_SEL_SHFT                                          0x1a
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_CPR_RESERVED_BMSK                                         0x3ffc000
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_CPR_RESERVED_SHFT                                               0xe
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_GFX_LOD_CPR_CL_ENABLE_BMSK                                     0x40
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_GFX_LOD_CPR_CL_ENABLE_SHFT                                      0x6
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_CPR7_BINNING_ENABLE_BMSK                                       0x20
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_CPR7_BINNING_ENABLE_SHFT                                        0x5
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_CPR_GFX_LDO_RC_BMSK                                            0x1c
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_CPR_GFX_LDO_RC_SHFT                                             0x2
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_CPR_GLOBAL_RC_2_1_BMSK                                          0x3
#define HWIO_QFPROM_RAW_CALIB_ROW10_MSB_CPR_GLOBAL_RC_2_1_SHFT                                          0x0

#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000240)
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW11_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW11_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW11_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW11_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW11_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW11_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_SPARE_72_31_BMSK                                         0x80000000
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_SPARE_72_31_SHFT                                               0x1f
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_SPARE_72_30_BMSK                                         0x40000000
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_SPARE_72_30_SHFT                                               0x1e
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_QUSB_REFCLK_SEL_BMSK                                     0x20000000
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_QUSB_REFCLK_SEL_SHFT                                           0x1d
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_QUSB_PORT0_HSTX_TRIM_LSB_BMSK                            0x1e000000
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_QUSB_PORT0_HSTX_TRIM_LSB_SHFT                                  0x19
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_SRAM_AGING_SENSOR_1_BMSK                                  0x1fe0000
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_SRAM_AGING_SENSOR_1_SHFT                                       0x11
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_SRAM_AGING_SENSOR_0_BMSK                                    0x1fe00
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_SRAM_AGING_SENSOR_0_SHFT                                        0x9
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_GNSS_ADC_RSB_BMSK                                             0x1c0
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_GNSS_ADC_RSB_SHFT                                               0x6
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_GNSS_ADC_LDO_BMSK                                              0x38
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_GNSS_ADC_LDO_SHFT                                               0x3
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_GNSS_ADC_VREF_BMSK                                              0x7
#define HWIO_QFPROM_RAW_CALIB_ROW11_LSB_GNSS_ADC_VREF_SHFT                                              0x0

#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000244)
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW11_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW11_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW11_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW11_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW11_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW11_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_TSENS2_OFFSET_BMSK                                       0xf0000000
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_TSENS2_OFFSET_SHFT                                             0x1c
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_TSENS1_OFFSET_BMSK                                        0xf000000
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_TSENS1_OFFSET_SHFT                                             0x18
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_TSENS0_OFFSET_BMSK                                         0xf00000
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_TSENS0_OFFSET_SHFT                                             0x14
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_TSENS1_BASE1_BMSK                                           0xffc00
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_TSENS1_BASE1_SHFT                                               0xa
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_TSENS1_BASE0_BMSK                                             0x3ff
#define HWIO_QFPROM_RAW_CALIB_ROW11_MSB_TSENS1_BASE0_SHFT                                               0x0

#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000248)
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW12_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW12_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW12_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW12_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW12_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW12_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_TSENS10_OFFSET_BMSK                                      0xf0000000
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_TSENS10_OFFSET_SHFT                                            0x1c
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_TSENS9_OFFSET_BMSK                                        0xf000000
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_TSENS9_OFFSET_SHFT                                             0x18
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_TSENS8_OFFSET_BMSK                                         0xf00000
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_TSENS8_OFFSET_SHFT                                             0x14
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_TSENS7_OFFSET_BMSK                                          0xf0000
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_TSENS7_OFFSET_SHFT                                             0x10
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_TSENS6_OFFSET_BMSK                                           0xf000
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_TSENS6_OFFSET_SHFT                                              0xc
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_TSENS5_OFFSET_BMSK                                            0xf00
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_TSENS5_OFFSET_SHFT                                              0x8
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_TSENS4_OFFSET_BMSK                                             0xf0
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_TSENS4_OFFSET_SHFT                                              0x4
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_TSENS3_OFFSET_BMSK                                              0xf
#define HWIO_QFPROM_RAW_CALIB_ROW12_LSB_TSENS3_OFFSET_SHFT                                              0x0

#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000024c)
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_RMSK                                                     0x7e0fffff
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW12_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW12_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW12_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW12_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW12_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW12_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_GFX_LDO_ENABLE_SVS3_BMSK                                 0x40000000
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_GFX_LDO_ENABLE_SVS3_SHFT                                       0x1e
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_GFX_LDO_ENABLE_SVS2_BMSK                                 0x20000000
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_GFX_LDO_ENABLE_SVS2_SHFT                                       0x1d
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_GFX_LDO_ENABLE_SVSP_BMSK                                 0x10000000
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_GFX_LDO_ENABLE_SVSP_SHFT                                       0x1c
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_GFX_LDO_ENABLE_SVS_BMSK                                   0x8000000
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_GFX_LDO_ENABLE_SVS_SHFT                                        0x1b
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_GFX_LDO_ENABLE_NOM_BMSK                                   0x4000000
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_GFX_LDO_ENABLE_NOM_SHFT                                        0x1a
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_GFX_LDO_ENABLE_NOMP_BMSK                                  0x2000000
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_GFX_LDO_ENABLE_NOMP_SHFT                                       0x19
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_MSS_Q6_LDO_ENABLE_SVS3_BMSK                                 0x80000
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_MSS_Q6_LDO_ENABLE_SVS3_SHFT                                    0x13
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_MSS_Q6_LDO_ENABLE_SVS2_BMSK                                 0x40000
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_MSS_Q6_LDO_ENABLE_SVS2_SHFT                                    0x12
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_MSS_Q6_LDO_ENABLE_SVS_BMSK                                  0x20000
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_MSS_Q6_LDO_ENABLE_SVS_SHFT                                     0x11
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_MSS_Q6_LDO_ENABLE_SVSP_BMSK                                 0x10000
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_MSS_Q6_LDO_ENABLE_SVSP_SHFT                                    0x10
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_MSS_Q6_LDO_ENABLE_NOM_BMSK                                   0x8000
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_MSS_Q6_LDO_ENABLE_NOM_SHFT                                      0xf
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_TSENS_CAL_SEL_BMSK                                           0x7000
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_TSENS_CAL_SEL_SHFT                                              0xc
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_TSENS13_OFFSET_BMSK                                           0xf00
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_TSENS13_OFFSET_SHFT                                             0x8
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_TSENS12_OFFSET_BMSK                                            0xf0
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_TSENS12_OFFSET_SHFT                                             0x4
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_TSENS11_OFFSET_BMSK                                             0xf
#define HWIO_QFPROM_RAW_CALIB_ROW12_MSB_TSENS11_OFFSET_SHFT                                             0x0

#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000250)
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_RMSK                                                            0xf
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW13_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW13_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW13_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW13_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW13_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW13_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_RSVD_HVX_LDO_ENABLE_SVS3_BMSK                                   0x8
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_RSVD_HVX_LDO_ENABLE_SVS3_SHFT                                   0x3
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_RSVD_HVX_LDO_ENABLE_SVS2_BMSK                                   0x4
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_RSVD_HVX_LDO_ENABLE_SVS2_SHFT                                   0x2
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_RSVD_HVX_LDO_ENABLE_SVS1_BMSK                                   0x2
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_RSVD_HVX_LDO_ENABLE_SVS1_SHFT                                   0x1
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_RSVD_HVX_LDO_ENABLE_SVSP_BMSK                                   0x1
#define HWIO_QFPROM_RAW_CALIB_ROW13_LSB_RSVD_HVX_LDO_ENABLE_SVSP_SHFT                                   0x0

#define HWIO_QFPROM_RAW_CALIB_ROW13_MSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000254)
#define HWIO_QFPROM_RAW_CALIB_ROW13_MSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW13_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW13_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW13_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW13_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW13_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW13_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW13_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW13_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW13_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW13_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW13_MSB_RSVD_BMSK                                                0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW13_MSB_RSVD_SHFT                                                       0x0

#define HWIO_QFPROM_RAW_CALIB_ROW14_LSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000258)
#define HWIO_QFPROM_RAW_CALIB_ROW14_LSB_RMSK                                                     0xffffffc0
#define HWIO_QFPROM_RAW_CALIB_ROW14_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW14_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW14_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW14_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW14_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW14_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW14_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW14_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW14_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW14_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW14_LSB_VSENSE_CALIB_25_0_BMSK                                   0xffffffc0
#define HWIO_QFPROM_RAW_CALIB_ROW14_LSB_VSENSE_CALIB_25_0_SHFT                                          0x6

#define HWIO_QFPROM_RAW_CALIB_ROW14_MSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000025c)
#define HWIO_QFPROM_RAW_CALIB_ROW14_MSB_RMSK                                                      0xfffffff
#define HWIO_QFPROM_RAW_CALIB_ROW14_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW14_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW14_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW14_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW14_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW14_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW14_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW14_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW14_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW14_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW14_MSB_VSENSE_CALIB_53_26_BMSK                                   0xfffffff
#define HWIO_QFPROM_RAW_CALIB_ROW14_MSB_VSENSE_CALIB_53_26_SHFT                                         0x0

#define HWIO_QFPROM_RAW_CALIB_ROW15_LSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000260)
#define HWIO_QFPROM_RAW_CALIB_ROW15_LSB_RMSK                                                     0xfffffffe
#define HWIO_QFPROM_RAW_CALIB_ROW15_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW15_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW15_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW15_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW15_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW15_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW15_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW15_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW15_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW15_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW15_LSB_SW_CAL_REDUNDANCY_30_0_BMSK                              0xfffffffe
#define HWIO_QFPROM_RAW_CALIB_ROW15_LSB_SW_CAL_REDUNDANCY_30_0_SHFT                                     0x1

#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000264)
#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW15_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW15_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW15_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW15_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW15_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW15_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_SW_CAL_REDUNDANCY_62_31_BMSK                             0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW15_MSB_SW_CAL_REDUNDANCY_62_31_SHFT                                    0x0

#define HWIO_QFPROM_RAW_CALIB_ROW16_LSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000268)
#define HWIO_QFPROM_RAW_CALIB_ROW16_LSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW16_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW16_LSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW16_LSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW16_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW16_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW16_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW16_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW16_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW16_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW16_LSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW16_LSB_SW_CAL_REDUNDANCY_94_63_BMSK                             0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW16_LSB_SW_CAL_REDUNDANCY_94_63_SHFT                                    0x0

#define HWIO_QFPROM_RAW_CALIB_ROW16_MSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000026c)
#define HWIO_QFPROM_RAW_CALIB_ROW16_MSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW16_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW16_MSB_ADDR, HWIO_QFPROM_RAW_CALIB_ROW16_MSB_RMSK)
#define HWIO_QFPROM_RAW_CALIB_ROW16_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CALIB_ROW16_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CALIB_ROW16_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CALIB_ROW16_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_CALIB_ROW16_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CALIB_ROW16_MSB_ADDR,m,v,HWIO_QFPROM_RAW_CALIB_ROW16_MSB_IN)
#define HWIO_QFPROM_RAW_CALIB_ROW16_MSB_SW_CAL_REDUNDANCY_126_95_BMSK                            0xffffffff
#define HWIO_QFPROM_RAW_CALIB_ROW16_MSB_SW_CAL_REDUNDANCY_126_95_SHFT                                   0x0

#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_ADDR(n)                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000270 + 0x8 * (n))
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_MAXn                                                         18
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_REDUN_DATA_BMSK                                      0xffffffff
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_LSB_REDUN_DATA_SHFT                                             0x0

#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_ADDR(n)                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000274 + 0x8 * (n))
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_MAXn                                                         18
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_REDUN_DATA_BMSK                                      0xffffffff
#define HWIO_QFPROM_RAW_MEM_CONFIG_ROWn_MSB_REDUN_DATA_SHFT                                             0x0

#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_ADDR                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000308)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_ADDR, HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_RMSK)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_UFS_SW_CONTROL_DISABLE_BMSK                      0x80000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_UFS_SW_CONTROL_DISABLE_SHFT                            0x1f
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_RSVD2_BMSK                                       0x40000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_RSVD2_SHFT                                             0x1e
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_RSVD1_BMSK                                       0x20000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_RSVD1_SHFT                                             0x1d
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_GFX3D_FREQ_LIMIT_VAL_BMSK                        0x1fe00000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_GFX3D_FREQ_LIMIT_VAL_SHFT                              0x15
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_MDSS_RESOLUTION_LIMIT_BMSK                         0x180000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_MDSS_RESOLUTION_LIMIT_SHFT                             0x13
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_VENUS_HEVC_ENCODE_DISABLE_BMSK                      0x40000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_VENUS_HEVC_ENCODE_DISABLE_SHFT                         0x12
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_VENUS_HEVC_DECODE_DISABLE_BMSK                      0x20000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_VENUS_HEVC_DECODE_DISABLE_SHFT                         0x11
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_VENUS_4K_DISABLE_BMSK                               0x10000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_VENUS_4K_DISABLE_SHFT                                  0x10
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_VP8_DECODER_DISABLE_BMSK                             0x8000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_VP8_DECODER_DISABLE_SHFT                                0xf
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_VP8_ENCODER_DISABLE_BMSK                             0x4000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_VP8_ENCODER_DISABLE_SHFT                                0xe
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_HDMI_DP_DISABLE_BMSK                                 0x2000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_HDMI_DP_DISABLE_SHFT                                    0xd
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_HDCP_DISABLE_BMSK                                    0x1000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_HDCP_DISABLE_SHFT                                       0xc
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_MDP_APICAL_LTC_DISABLE_BMSK                           0x800
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_MDP_APICAL_LTC_DISABLE_SHFT                             0xb
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_HDCP_GLOBAL_KEY_SPLIT2_DISABLE_BMSK                   0x400
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_HDCP_GLOBAL_KEY_SPLIT2_DISABLE_SHFT                     0xa
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_DSI_1_DISABLE_BMSK                                    0x200
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_DSI_1_DISABLE_SHFT                                      0x9
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_USB2_DISABLE_BMSK                                     0x100
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_USB2_DISABLE_SHFT                                       0x8
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_RSVD0_BMSK                                             0x80
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_RSVD0_SHFT                                              0x7
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_CSID_DPCM_14_DISABLE_BMSK                              0x40
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_CSID_DPCM_14_DISABLE_SHFT                               0x6
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_ISP_1_DISABLE_BMSK                                     0x20
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_ISP_1_DISABLE_SHFT                                      0x5
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_CSID_3_DISABLE_BMSK                                    0x10
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_CSID_3_DISABLE_SHFT                                     0x4
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_CSID_2_DISABLE_BMSK                                     0x8
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_CSID_2_DISABLE_SHFT                                     0x3
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_BOOT_ROM_PATCH_DISABLE_BMSK                             0x7
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_LSB_BOOT_ROM_PATCH_DISABLE_SHFT                             0x0

#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_ADDR                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000030c)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_ADDR, HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_RMSK)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_ICE_FORCE_HW_KEY1_BMSK                           0x80000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_ICE_FORCE_HW_KEY1_SHFT                                 0x1f
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_ICE_FORCE_HW_KEY0_BMSK                           0x40000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_ICE_FORCE_HW_KEY0_SHFT                                 0x1e
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_ICE_DISABLE_BMSK                                 0x20000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_ICE_DISABLE_SHFT                                       0x1d
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_RSVD2_BMSK                                       0x10000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_RSVD2_SHFT                                             0x1c
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_RSVD1_BMSK                                        0x8000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_RSVD1_SHFT                                             0x1b
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_LPASS_SENSOR_DISABLE_BMSK                         0x4000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_LPASS_SENSOR_DISABLE_SHFT                              0x1a
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_LPASS_ISLAND_MODE_Q6_CLK_DISABLE_BMSK             0x2000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_LPASS_ISLAND_MODE_Q6_CLK_DISABLE_SHFT                  0x19
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_LPASS_SW_ISLAND_MODE_DISABLE_BMSK                 0x1000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_LPASS_SW_ISLAND_MODE_DISABLE_SHFT                      0x18
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_LPASS_EFUSE_TESTBUS_READ_DISABLE_BMSK              0x800000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_LPASS_EFUSE_TESTBUS_READ_DISABLE_SHFT                  0x17
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_APS_RESET_DISABLE_BMSK                             0x400000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_APS_RESET_DISABLE_SHFT                                 0x16
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_HVX_DISABLE_BMSK                                   0x200000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_HVX_DISABLE_SHFT                                       0x15
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_APB2JTAG_DISABLE_BMSK                              0x100000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_APB2JTAG_DISABLE_SHFT                                  0x14
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_RSVD6_BMSK                                          0x80000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_RSVD6_SHFT                                             0x13
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_STACKED_MEMORY_ID_BMSK                              0x7c000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_STACKED_MEMORY_ID_SHFT                                  0xe
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_PRNG_TESTMODE_DISABLE_BMSK                           0x2000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_PRNG_TESTMODE_DISABLE_SHFT                              0xd
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_CDSP_DISABLE_BMSK                                    0x1000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_CDSP_DISABLE_SHFT                                       0xc
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_MOCHA_PART_BMSK                                       0x800
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_MOCHA_PART_SHFT                                         0xb
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_RSVD5_BMSK                                            0x400
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_RSVD5_SHFT                                              0xa
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_RSVD4_BMSK                                            0x200
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_RSVD4_SHFT                                              0x9
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_RSVD3_BMSK                                            0x1e0
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_RSVD3_SHFT                                              0x5
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_CM_FEAT_CONFIG_DISABLE_BMSK                            0x10
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_CM_FEAT_CONFIG_DISABLE_SHFT                             0x4
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_VFE_RESOLUTION_LIMIT_BMSK                               0x8
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_VFE_RESOLUTION_LIMIT_SHFT                               0x3
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_GLD_PDX_FIFO_NIU_BMSK                                   0x4
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_GLD_PDX_FIFO_NIU_SHFT                                   0x2
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_RSVD0_BMSK                                              0x2
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_RSVD0_SHFT                                              0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_VP9_DECODER_DISABLE_BMSK                                0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW0_MSB_VP9_DECODER_DISABLE_SHFT                                0x0

#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_ADDR                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000310)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_ADDR, HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_RMSK)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_MDSP_FW_DISABLE_BMSK                             0xfff00000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_MDSP_FW_DISABLE_SHFT                                   0x14
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_RSVD0_BMSK                                          0x80000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_RSVD0_SHFT                                             0x13
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_NAV_DISABLE_BMSK                                    0x40000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_NAV_DISABLE_SHFT                                       0x12
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_SYS_APCCCFGNMFI_BMSK                                0x20000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_SYS_APCCCFGNMFI_SHFT                                   0x11
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_GLD_PDX_FIFO_ACE1_BMSK                              0x10000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_GLD_PDX_FIFO_ACE1_SHFT                                 0x10
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_GLD_PDX_FIFO_ACE0_BMSK                               0x8000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_GLD_PDX_FIFO_ACE0_SHFT                                  0xf
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_MODEM_FEATURE_DISABLE_SPARE_BMSK                     0x7fe0
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_MODEM_FEATURE_DISABLE_SPARE_SHFT                        0x5
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_MODEM_FEATURE_DISABLE_SLICE_BMSK                       0x1f
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_LSB_MODEM_FEATURE_DISABLE_SLICE_SHFT                        0x0

#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_ADDR                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000314)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_ADDR, HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_RMSK)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_SYS_APCX_SYSBARDISABLE_BMSK                      0x80000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_SYS_APCX_SYSBARDISABLE_SHFT                            0x1f
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_SYS_APCSCFGAPMBOOTONMX_BMSK                      0x60000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_SYS_APCSCFGAPMBOOTONMX_SHFT                            0x1d
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_SYS_APCCCFGCPUPRESENT_N_BMSK                     0x1fe00000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_SYS_APCCCFGCPUPRESENT_N_SHFT                           0x15
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_APPS_ACG_DISABLE_BMSK                              0x100000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_APPS_ACG_DISABLE_SHFT                                  0x14
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_RSVD1_BMSK                                          0xf0000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_RSVD1_SHFT                                             0x10
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_MODEM_VU_DISABLE_BMSK                                0xffff
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW1_MSB_MODEM_VU_DISABLE_SHFT                                   0x0

#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_ADDR                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000318)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_ADDR, HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_RMSK)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_ADDR,m,v,HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_IN)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_APPS_SPNIDEN_DISABLE_BMSK                     0x80000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_APPS_SPNIDEN_DISABLE_SHFT                           0x1f
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_MSS_NIDEN_DISABLE_BMSK                        0x40000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_MSS_NIDEN_DISABLE_SHFT                              0x1e
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_LPASS_SENSOR_NIDEN_DISABLE_BMSK               0x20000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_LPASS_SENSOR_NIDEN_DISABLE_SHFT                     0x1d
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_PIMEM_NIDEN_DISABLE_BMSK                      0x10000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_PIMEM_NIDEN_DISABLE_SHFT                            0x1c
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_RPM_NIDEN_DISABLE_BMSK                         0x8000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_RPM_NIDEN_DISABLE_SHFT                              0x1b
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_WCSS_NIDEN_DISABLE_BMSK                        0x4000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_WCSS_NIDEN_DISABLE_SHFT                             0x1a
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_LPASS_NIDEN_DISABLE_BMSK                       0x2000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_LPASS_NIDEN_DISABLE_SHFT                            0x19
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_DAP_NIDEN_DISABLE_BMSK                         0x1000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_DAP_NIDEN_DISABLE_SHFT                              0x18
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_APPS_NIDEN_DISABLE_BMSK                         0x800000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_APPS_NIDEN_DISABLE_SHFT                             0x17
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_MSS_DBGEN_DISABLE_BMSK                          0x400000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_MSS_DBGEN_DISABLE_SHFT                              0x16
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_A5X_ISDB_DBGEN_DISABLE_BMSK                     0x200000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_A5X_ISDB_DBGEN_DISABLE_SHFT                         0x15
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_VENUS_0_DBGEN_DISABLE_BMSK                      0x100000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_VENUS_0_DBGEN_DISABLE_SHFT                          0x14
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_TURING_EFUSE_TESTBUS_READ_DISABLE_BMSK              0x80000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_TURING_EFUSE_TESTBUS_READ_DISABLE_SHFT                 0x13
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_LPASS_SENSOR_DBGEN_DISABLE_BMSK                  0x40000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_LPASS_SENSOR_DBGEN_DISABLE_SHFT                     0x12
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_PIMEM_DBGEN_DISABLE_BMSK                         0x20000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_PIMEM_DBGEN_DISABLE_SHFT                            0x11
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_RPM_DBGEN_DISABLE_BMSK                           0x10000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_RPM_DBGEN_DISABLE_SHFT                              0x10
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_WCSS_DBGEN_DISABLE_BMSK                           0x8000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_WCSS_DBGEN_DISABLE_SHFT                              0xf
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_LPASS_Q6_DBGEN_DISABLE_BMSK                       0x4000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_LPASS_Q6_DBGEN_DISABLE_SHFT                          0xe
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_DAP_DBGEN_DISABLE_BMSK                            0x2000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_DAP_DBGEN_DISABLE_SHFT                               0xd
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_APPS_DBGEN_DISABLE_BMSK                           0x1000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_APPS_DBGEN_DISABLE_SHFT                              0xc
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_DAP_DEVICEEN_DISABLE_BMSK                          0x800
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_DAP_DEVICEEN_DISABLE_SHFT                            0xb
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_RPM_DAPEN_DISABLE_BMSK                             0x400
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_RPM_DAPEN_DISABLE_SHFT                               0xa
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_DSI_0_DISABLE_BMSK                                    0x200
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_DSI_0_DISABLE_SHFT                                      0x9
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_DEBUG_BUS_DISABLE_BMSK                             0x100
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_DEBUG_BUS_DISABLE_SHFT                               0x8
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_DCC_DEBUG_DISABLE_BMSK                              0x80
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_DCC_DEBUG_DISABLE_SHFT                               0x7
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_APPS_APB_DFD_DISABLE_BMSK                           0x40
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_APPS_APB_DFD_DISABLE_SHFT                            0x6
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_GPMU_NIDEN_DISABLE_BMSK                             0x20
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_GPMU_NIDEN_DISABLE_SHFT                              0x5
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_GPMU_DBGEN_DISABLE_BMSK                             0x10
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_GPMU_DBGEN_DISABLE_SHFT                              0x4
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_GPMU_DAPEN_DISABLE_BMSK                              0x8
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QC_GPMU_DAPEN_DISABLE_SHFT                              0x3
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QDI_SPMI_DISABLE_BMSK                                   0x4
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_QDI_SPMI_DISABLE_SHFT                                   0x2
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_SM_BIST_DISABLE_BMSK                                    0x2
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_SM_BIST_DISABLE_SHFT                                    0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_TIC_DISABLE_BMSK                                        0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_LSB_TIC_DISABLE_SHFT                                        0x0

#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_ADDR                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000031c)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_ADDR, HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_RMSK)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_SYS_APCCCFGEND_BMSK                              0x80000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_SYS_APCCCFGEND_SHFT                                    0x1f
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_SYS_APCCCP15SDISABLE_BMSK                        0x40000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_SYS_APCCCP15SDISABLE_SHFT                              0x1e
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_SYS_APCCCFGTE_BMSK                               0x20000000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_SYS_APCCCFGTE_SHFT                                     0x1d
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_PLL_MAX_BOOST_LVAL_BMSK                          0x1fe00000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_PLL_MAX_BOOST_LVAL_SHFT                                0x15
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_APPS_BOOT_FSM_FUSE_BMSK                            0x1c0000
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_APPS_BOOT_FSM_FUSE_SHFT                                0x12
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_PLL_MAX_FREQ_LVAL_BMSK                              0x3fc00
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_PLL_MAX_FREQ_LVAL_SHFT                                  0xa
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_QC_A5X_ISDB_SECURE_DBGEN_DISABLE_BMSK                 0x200
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_QC_A5X_ISDB_SECURE_DBGEN_DISABLE_SHFT                   0x9
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_QC_LPASS_SPIDEN_DISABLE_BMSK                          0x100
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_QC_LPASS_SPIDEN_DISABLE_SHFT                            0x8
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_QC_PIMEM_SPIDEN_DISABLE_BMSK                           0x80
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_QC_PIMEM_SPIDEN_DISABLE_SHFT                            0x7
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_QC_WCSS_SPIDEN_DISABLE_BMSK                            0x40
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_QC_WCSS_SPIDEN_DISABLE_SHFT                             0x6
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_QC_DAP_SPIDEN_DISABLE_BMSK                             0x20
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_QC_DAP_SPIDEN_DISABLE_SHFT                              0x5
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_QC_APPS_SPIDEN_DISABLE_BMSK                            0x10
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_QC_APPS_SPIDEN_DISABLE_SHFT                             0x4
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_QC_LPASS_SPNIDEN_DISABLE_BMSK                           0x8
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_QC_LPASS_SPNIDEN_DISABLE_SHFT                           0x3
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_QC_PIMEM_SPNIDEN_DISABLE_BMSK                           0x4
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_QC_PIMEM_SPNIDEN_DISABLE_SHFT                           0x2
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_QC_WCSS_SPNIDEN_DISABLE_BMSK                            0x2
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_QC_WCSS_SPNIDEN_DISABLE_SHFT                            0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_QC_DAP_SPNIDEN_DISABLE_BMSK                             0x1
#define HWIO_QFPROM_RAW_CM_FEAT_CONFIG_ROW2_MSB_QC_DAP_SPNIDEN_DISABLE_SHFT                             0x0

#define HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_ADDR(n)                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x000002a0 + 0x8 * (n))
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_MAXn                                                           18
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_ADDR(n), HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_RMSK)
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_INI(n))
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_QC_SPARE_BMSK                                          0xffffffff
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_LSB_QC_SPARE_SHFT                                                 0x0

#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_ADDR(n)                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x000002a4 + 0x8 * (n))
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_MAXn                                                           18
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_ADDR(n), HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_RMSK)
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_INI(n))
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_RSVD0_BMSK                                             0x80000000
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_RSVD0_SHFT                                                   0x1f
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_FEC_VALUE_BMSK                                         0x7f000000
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_FEC_VALUE_SHFT                                               0x18
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_QC_SPARE_BMSK                                            0xffffff
#define HWIO_QFPROM_RAW_QC_SPARE_REGn_MSB_QC_SPARE_SHFT                                                 0x0

#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_ADDR(n)                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000338 + 0x8 * (n))
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_RMSK                                         0xffffffff
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_MAXn                                                  1
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_KEY_DATA0_BMSK                               0xffffffff
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_LSB_KEY_DATA0_SHFT                                      0x0

#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_ADDR(n)                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000033c + 0x8 * (n))
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_RMSK                                         0xffffffff
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_MAXn                                                  1
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_RSVD1_BMSK                                   0x80000000
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_RSVD1_SHFT                                         0x1f
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_FEC_VALUE_BMSK                               0x7f000000
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_FEC_VALUE_SHFT                                     0x18
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_KEY_DATA1_BMSK                                 0xffffff
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROWn_MSB_KEY_DATA1_SHFT                                      0x0

#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_ADDR                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000348)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_RMSK                                         0xffffffff
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_ADDR, HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_IN)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_RSVD0_BMSK                                   0xffff0000
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_RSVD0_SHFT                                         0x10
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_KEY_DATA0_BMSK                                   0xffff
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_LSB_KEY_DATA0_SHFT                                      0x0

#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_ADDR                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000034c)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_RMSK                                         0xffffffff
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_ADDR, HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_ADDR,m,v,HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_IN)
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_RSVD1_BMSK                                   0x80000000
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_RSVD1_SHFT                                         0x1f
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_FEC_VALUE_BMSK                               0x7f000000
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_FEC_VALUE_SHFT                                     0x18
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_RSVD0_BMSK                                     0xffffff
#define HWIO_QFPROM_RAW_OEM_IMAGE_ENCR_KEY_ROW2_MSB_RSVD0_SHFT                                          0x0

#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_ADDR(n)                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000350 + 0x8 * (n))
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_MAXn                                                        1
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT4_BMSK                                     0xff000000
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT4_SHFT                                           0x18
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT3_BMSK                                       0xff0000
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT3_SHFT                                           0x10
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT2_BMSK                                         0xff00
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT2_SHFT                                            0x8
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT1_BMSK                                           0xff
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT1_SHFT                                            0x0

#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_ADDR(n)                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000354 + 0x8 * (n))
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_MAXn                                                        1
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_RSVD1_BMSK                                         0x80000000
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_RSVD1_SHFT                                               0x1f
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_FEC_VALUE_BMSK                                     0x7f000000
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_FEC_VALUE_SHFT                                           0x18
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT7_BMSK                                       0xff0000
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT7_SHFT                                           0x10
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT6_BMSK                                         0xff00
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT6_SHFT                                            0x8
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT5_BMSK                                           0xff
#define HWIO_QFPROM_RAW_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT5_SHFT                                            0x0

#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n)                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000360 + 0x8 * (n))
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_RMSK                                     0xffffffff
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_MAXn                                              3
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_BMSK                           0xffffffff
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_SHFT                                  0x0

#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n)                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000364 + 0x8 * (n))
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_RMSK                                     0xffffffff
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_MAXn                                              3
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_RSVD1_BMSK                               0x80000000
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_RSVD1_SHFT                                     0x1f
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_FEC_VALUE_BMSK                           0x7f000000
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_FEC_VALUE_SHFT                                 0x18
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_BMSK                             0xffffff
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_SHFT                                  0x0

#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_ADDR                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000380)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_RMSK                                     0xffffffff
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_ADDR, HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_RMSK)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_ADDR,m,v,HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_IN)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_KEY_DATA0_BMSK                           0xffffffff
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_LSB_KEY_DATA0_SHFT                                  0x0

#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_ADDR                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000384)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_RMSK                                     0xffffffff
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_ADDR, HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_RMSK)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_ADDR,m,v,HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_IN)
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_RSVD1_BMSK                               0x80000000
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_RSVD1_SHFT                                     0x1f
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_FEC_VALUE_BMSK                           0x7f000000
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_FEC_VALUE_SHFT                                 0x18
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_RSVD0_BMSK                                 0xffffff
#define HWIO_QFPROM_RAW_PRI_KEY_DERIVATION_KEY_ROW4_MSB_RSVD0_SHFT                                      0x0

#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n)                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000388 + 0x8 * (n))
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_RMSK                                     0xffffffff
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_MAXn                                              3
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_BMSK                           0xffffffff
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_SHFT                                  0x0

#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n)                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000038c + 0x8 * (n))
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_RMSK                                     0xffffffff
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_MAXn                                              3
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_RSVD1_BMSK                               0x80000000
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_RSVD1_SHFT                                     0x1f
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_FEC_VALUE_BMSK                           0x7f000000
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_FEC_VALUE_SHFT                                 0x18
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_BMSK                             0xffffff
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_SHFT                                  0x0

#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_ADDR                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000003a8)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_RMSK                                     0xffffffff
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_ADDR, HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_RMSK)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_ADDR,m,v,HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_IN)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_KEY_DATA0_BMSK                           0xffffffff
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_LSB_KEY_DATA0_SHFT                                  0x0

#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_ADDR                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000003ac)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_RMSK                                     0xffffffff
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_ADDR, HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_RMSK)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_ADDR,m,v,HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_IN)
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_RSVD1_BMSK                               0x80000000
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_RSVD1_SHFT                                     0x1f
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_FEC_VALUE_BMSK                           0x7f000000
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_FEC_VALUE_SHFT                                 0x18
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_RSVD0_BMSK                                 0xffffff
#define HWIO_QFPROM_RAW_SEC_KEY_DERIVATION_KEY_ROW4_MSB_RSVD0_SHFT                                      0x0

#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_ADDR(n)                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x000003b0 + 0x8 * (n))
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_MAXn                                                          55
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_PATCH_DATA_BMSK                                       0xffffffff
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_LSB_PATCH_DATA_SHFT                                              0x0

#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_ADDR(n)                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x000003b4 + 0x8 * (n))
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_MAXn                                                          55
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_RSVD1_BMSK                                            0x80000000
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_RSVD1_SHFT                                                  0x1f
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_FEC_VALUE_BMSK                                        0x7f000000
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_FEC_VALUE_SHFT                                              0x18
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_RSVD0_BMSK                                              0xfe0000
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_RSVD0_SHFT                                                  0x11
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_PATCH_ADDR_BMSK                                          0x1fffe
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_PATCH_ADDR_SHFT                                              0x1
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_PATCH_EN_BMSK                                                0x1
#define HWIO_QFPROM_RAW_ROM_PATCH_ROWn_MSB_PATCH_EN_SHFT                                                0x0

#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_ADDR(n)                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000570 + 0x8 * (n))
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_RMSK                                            0xffffffff
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_MAXn                                                     1
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_KEY_DATA0_BMSK                                  0xffffffff
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_LSB_KEY_DATA0_SHFT                                         0x0

#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_ADDR(n)                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000574 + 0x8 * (n))
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_RMSK                                            0xffffffff
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_MAXn                                                     1
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_RSVD1_BMSK                                      0x80000000
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_RSVD1_SHFT                                            0x1f
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_FEC_VALUE_BMSK                                  0x7f000000
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_FEC_VALUE_SHFT                                        0x18
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_KEY_DATA1_BMSK                                    0xffffff
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROWn_MSB_KEY_DATA1_SHFT                                         0x0

#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_ADDR                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000580)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_RMSK                                            0xffffffff
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_ADDR, HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_RMSK)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_ADDR,m,v,HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_IN)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_RSVD0_BMSK                                      0xffff0000
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_RSVD0_SHFT                                            0x10
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_KEY_DATA0_BMSK                                      0xffff
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_LSB_KEY_DATA0_SHFT                                         0x0

#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_ADDR                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000584)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_RMSK                                            0xffffffff
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_ADDR, HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_RMSK)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_ADDR,m,v,HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_IN)
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_RSVD1_BMSK                                      0x80000000
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_RSVD1_SHFT                                            0x1f
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_FEC_VALUE_BMSK                                  0x7f000000
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_FEC_VALUE_SHFT                                        0x18
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_RSVD0_BMSK                                        0xffffff
#define HWIO_QFPROM_RAW_IMAGE_ENCR_KEY1_ROW2_MSB_RSVD0_SHFT                                             0x0

#define HWIO_QFPROM_RAW_PK_HASH1_ROWn_LSB_ADDR(n)                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000588 + 0x8 * (n))
#define HWIO_QFPROM_RAW_PK_HASH1_ROWn_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_RAW_PK_HASH1_ROWn_LSB_MAXn                                                            3
#define HWIO_QFPROM_RAW_PK_HASH1_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_PK_HASH1_ROWn_LSB_ADDR(n), HWIO_QFPROM_RAW_PK_HASH1_ROWn_LSB_RMSK)
#define HWIO_QFPROM_RAW_PK_HASH1_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_PK_HASH1_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_PK_HASH1_ROWn_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_PK_HASH1_ROWn_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_PK_HASH1_ROWn_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PK_HASH1_ROWn_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_PK_HASH1_ROWn_LSB_INI(n))
#define HWIO_QFPROM_RAW_PK_HASH1_ROWn_LSB_HASH_DATA0_BMSK                                        0xffffffff
#define HWIO_QFPROM_RAW_PK_HASH1_ROWn_LSB_HASH_DATA0_SHFT                                               0x0

#define HWIO_QFPROM_RAW_PK_HASH1_ROWn_MSB_ADDR(n)                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000058c + 0x8 * (n))
#define HWIO_QFPROM_RAW_PK_HASH1_ROWn_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_RAW_PK_HASH1_ROWn_MSB_MAXn                                                            3
#define HWIO_QFPROM_RAW_PK_HASH1_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_PK_HASH1_ROWn_MSB_ADDR(n), HWIO_QFPROM_RAW_PK_HASH1_ROWn_MSB_RMSK)
#define HWIO_QFPROM_RAW_PK_HASH1_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_PK_HASH1_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_PK_HASH1_ROWn_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_PK_HASH1_ROWn_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_PK_HASH1_ROWn_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PK_HASH1_ROWn_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_PK_HASH1_ROWn_MSB_INI(n))
#define HWIO_QFPROM_RAW_PK_HASH1_ROWn_MSB_RSVD1_BMSK                                             0x80000000
#define HWIO_QFPROM_RAW_PK_HASH1_ROWn_MSB_RSVD1_SHFT                                                   0x1f
#define HWIO_QFPROM_RAW_PK_HASH1_ROWn_MSB_FEC_VALUE_BMSK                                         0x7f000000
#define HWIO_QFPROM_RAW_PK_HASH1_ROWn_MSB_FEC_VALUE_SHFT                                               0x18
#define HWIO_QFPROM_RAW_PK_HASH1_ROWn_MSB_HASH_DATA1_BMSK                                          0xffffff
#define HWIO_QFPROM_RAW_PK_HASH1_ROWn_MSB_HASH_DATA1_SHFT                                               0x0

#define HWIO_QFPROM_RAW_PK_HASH1_ROW4_LSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x000005a8)
#define HWIO_QFPROM_RAW_PK_HASH1_ROW4_LSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_RAW_PK_HASH1_ROW4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PK_HASH1_ROW4_LSB_ADDR, HWIO_QFPROM_RAW_PK_HASH1_ROW4_LSB_RMSK)
#define HWIO_QFPROM_RAW_PK_HASH1_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PK_HASH1_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_RAW_PK_HASH1_ROW4_LSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PK_HASH1_ROW4_LSB_ADDR,v)
#define HWIO_QFPROM_RAW_PK_HASH1_ROW4_LSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PK_HASH1_ROW4_LSB_ADDR,m,v,HWIO_QFPROM_RAW_PK_HASH1_ROW4_LSB_IN)
#define HWIO_QFPROM_RAW_PK_HASH1_ROW4_LSB_HASH_DATA0_BMSK                                        0xffffffff
#define HWIO_QFPROM_RAW_PK_HASH1_ROW4_LSB_HASH_DATA0_SHFT                                               0x0

#define HWIO_QFPROM_RAW_PK_HASH1_ROW4_MSB_ADDR                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x000005ac)
#define HWIO_QFPROM_RAW_PK_HASH1_ROW4_MSB_RMSK                                                   0xffffffff
#define HWIO_QFPROM_RAW_PK_HASH1_ROW4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_RAW_PK_HASH1_ROW4_MSB_ADDR, HWIO_QFPROM_RAW_PK_HASH1_ROW4_MSB_RMSK)
#define HWIO_QFPROM_RAW_PK_HASH1_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_RAW_PK_HASH1_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_RAW_PK_HASH1_ROW4_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_RAW_PK_HASH1_ROW4_MSB_ADDR,v)
#define HWIO_QFPROM_RAW_PK_HASH1_ROW4_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_PK_HASH1_ROW4_MSB_ADDR,m,v,HWIO_QFPROM_RAW_PK_HASH1_ROW4_MSB_IN)
#define HWIO_QFPROM_RAW_PK_HASH1_ROW4_MSB_RSVD1_BMSK                                             0x80000000
#define HWIO_QFPROM_RAW_PK_HASH1_ROW4_MSB_RSVD1_SHFT                                                   0x1f
#define HWIO_QFPROM_RAW_PK_HASH1_ROW4_MSB_FEC_VALUE_BMSK                                         0x7f000000
#define HWIO_QFPROM_RAW_PK_HASH1_ROW4_MSB_FEC_VALUE_SHFT                                               0x18
#define HWIO_QFPROM_RAW_PK_HASH1_ROW4_MSB_RSVD0_BMSK                                               0xfffffc
#define HWIO_QFPROM_RAW_PK_HASH1_ROW4_MSB_RSVD0_SHFT                                                    0x2
#define HWIO_QFPROM_RAW_PK_HASH1_ROW4_MSB_CURRENT_SW_ROT_MODEM_BMSK                                     0x2
#define HWIO_QFPROM_RAW_PK_HASH1_ROW4_MSB_CURRENT_SW_ROT_MODEM_SHFT                                     0x1
#define HWIO_QFPROM_RAW_PK_HASH1_ROW4_MSB_CURRENT_SW_ROT_APPS_BMSK                                      0x1
#define HWIO_QFPROM_RAW_PK_HASH1_ROW4_MSB_CURRENT_SW_ROT_APPS_SHFT                                      0x0

#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_ADDR(n)                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000410 + 0x10 * (n))
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_MAXn                                                     30
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_ADDR(n), HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_INI(n))
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_OEM_SPARE_BMSK                                   0xffffffff
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_LSB_OEM_SPARE_SHFT                                          0x0

#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_ADDR(n)                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000414 + 0x10 * (n))
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_MAXn                                                     30
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_ADDR(n), HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_INI(n))
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_OEM_SPARE_BMSK                                   0xffffffff
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW0_MSB_OEM_SPARE_SHFT                                          0x0

#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_ADDR(n)                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x00000418 + 0x10 * (n))
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_MAXn                                                     30
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_ADDR(n), HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_INI(n))
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_OEM_SPARE_BMSK                                   0xffffffff
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_LSB_OEM_SPARE_SHFT                                          0x0

#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_ADDR(n)                                          (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000041c + 0x10 * (n))
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_RMSK                                             0xffffffff
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_MAXn                                                     30
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_ADDR(n), HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_RMSK)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_ADDR(n), mask)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_OUTI(n,val)    \
        out_dword(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_ADDR(n),val)
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_ADDR(n),mask,val,HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_INI(n))
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_OEM_SPARE_BMSK                                   0xffffffff
#define HWIO_QFPROM_RAW_OEM_SPARE_REGn_ROW1_MSB_OEM_SPARE_SHFT                                          0x0

#define HWIO_QFPROM_BLOW_TIMER_ADDR                                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000203c)
#define HWIO_QFPROM_BLOW_TIMER_RMSK                                                                   0xfff
#define HWIO_QFPROM_BLOW_TIMER_IN          \
        in_dword_masked(HWIO_QFPROM_BLOW_TIMER_ADDR, HWIO_QFPROM_BLOW_TIMER_RMSK)
#define HWIO_QFPROM_BLOW_TIMER_INM(m)      \
        in_dword_masked(HWIO_QFPROM_BLOW_TIMER_ADDR, m)
#define HWIO_QFPROM_BLOW_TIMER_OUT(v)      \
        out_dword(HWIO_QFPROM_BLOW_TIMER_ADDR,v)
#define HWIO_QFPROM_BLOW_TIMER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_BLOW_TIMER_ADDR,m,v,HWIO_QFPROM_BLOW_TIMER_IN)
#define HWIO_QFPROM_BLOW_TIMER_BLOW_TIMER_BMSK                                                        0xfff
#define HWIO_QFPROM_BLOW_TIMER_BLOW_TIMER_SHFT                                                          0x0

#define HWIO_QFPROM_TEST_CTRL_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002040)
#define HWIO_QFPROM_TEST_CTRL_RMSK                                                                      0xf
#define HWIO_QFPROM_TEST_CTRL_IN          \
        in_dword_masked(HWIO_QFPROM_TEST_CTRL_ADDR, HWIO_QFPROM_TEST_CTRL_RMSK)
#define HWIO_QFPROM_TEST_CTRL_INM(m)      \
        in_dword_masked(HWIO_QFPROM_TEST_CTRL_ADDR, m)
#define HWIO_QFPROM_TEST_CTRL_OUT(v)      \
        out_dword(HWIO_QFPROM_TEST_CTRL_ADDR,v)
#define HWIO_QFPROM_TEST_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_TEST_CTRL_ADDR,m,v,HWIO_QFPROM_TEST_CTRL_IN)
#define HWIO_QFPROM_TEST_CTRL_SEL_TST_ROM_BMSK                                                          0x8
#define HWIO_QFPROM_TEST_CTRL_SEL_TST_ROM_SHFT                                                          0x3
#define HWIO_QFPROM_TEST_CTRL_SEL_TST_WL_BMSK                                                           0x4
#define HWIO_QFPROM_TEST_CTRL_SEL_TST_WL_SHFT                                                           0x2
#define HWIO_QFPROM_TEST_CTRL_SEL_TST_BL_BMSK                                                           0x2
#define HWIO_QFPROM_TEST_CTRL_SEL_TST_BL_SHFT                                                           0x1
#define HWIO_QFPROM_TEST_CTRL_EN_FUSE_RES_MEAS_BMSK                                                     0x1
#define HWIO_QFPROM_TEST_CTRL_EN_FUSE_RES_MEAS_SHFT                                                     0x0

#define HWIO_QFPROM_ACCEL_ADDR                                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002044)
#define HWIO_QFPROM_ACCEL_RMSK                                                                        0xfff
#define HWIO_QFPROM_ACCEL_IN          \
        in_dword_masked(HWIO_QFPROM_ACCEL_ADDR, HWIO_QFPROM_ACCEL_RMSK)
#define HWIO_QFPROM_ACCEL_INM(m)      \
        in_dword_masked(HWIO_QFPROM_ACCEL_ADDR, m)
#define HWIO_QFPROM_ACCEL_OUT(v)      \
        out_dword(HWIO_QFPROM_ACCEL_ADDR,v)
#define HWIO_QFPROM_ACCEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_ACCEL_ADDR,m,v,HWIO_QFPROM_ACCEL_IN)
#define HWIO_QFPROM_ACCEL_QFPROM_GATELAST_BMSK                                                        0x800
#define HWIO_QFPROM_ACCEL_QFPROM_GATELAST_SHFT                                                          0xb
#define HWIO_QFPROM_ACCEL_QFPROM_TRIPPT_SEL_BMSK                                                      0x700
#define HWIO_QFPROM_ACCEL_QFPROM_TRIPPT_SEL_SHFT                                                        0x8
#define HWIO_QFPROM_ACCEL_QFPROM_ACCEL_BMSK                                                            0xff
#define HWIO_QFPROM_ACCEL_QFPROM_ACCEL_SHFT                                                             0x0

#define HWIO_QFPROM_BLOW_STATUS_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002048)
#define HWIO_QFPROM_BLOW_STATUS_RMSK                                                                    0x3
#define HWIO_QFPROM_BLOW_STATUS_IN          \
        in_dword_masked(HWIO_QFPROM_BLOW_STATUS_ADDR, HWIO_QFPROM_BLOW_STATUS_RMSK)
#define HWIO_QFPROM_BLOW_STATUS_INM(m)      \
        in_dword_masked(HWIO_QFPROM_BLOW_STATUS_ADDR, m)
#define HWIO_QFPROM_BLOW_STATUS_QFPROM_WR_ERR_BMSK                                                      0x2
#define HWIO_QFPROM_BLOW_STATUS_QFPROM_WR_ERR_SHFT                                                      0x1
#define HWIO_QFPROM_BLOW_STATUS_QFPROM_BUSY_BMSK                                                        0x1
#define HWIO_QFPROM_BLOW_STATUS_QFPROM_BUSY_SHFT                                                        0x0

#define HWIO_QFPROM_ROM_ERROR_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000204c)
#define HWIO_QFPROM_ROM_ERROR_RMSK                                                                      0x1
#define HWIO_QFPROM_ROM_ERROR_IN          \
        in_dword_masked(HWIO_QFPROM_ROM_ERROR_ADDR, HWIO_QFPROM_ROM_ERROR_RMSK)
#define HWIO_QFPROM_ROM_ERROR_INM(m)      \
        in_dword_masked(HWIO_QFPROM_ROM_ERROR_ADDR, m)
#define HWIO_QFPROM_ROM_ERROR_ERROR_BMSK                                                                0x1
#define HWIO_QFPROM_ROM_ERROR_ERROR_SHFT                                                                0x0

#define HWIO_QFPROM0_MATCH_STATUS_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002050)
#define HWIO_QFPROM0_MATCH_STATUS_RMSK                                                           0xffffffff
#define HWIO_QFPROM0_MATCH_STATUS_IN          \
        in_dword_masked(HWIO_QFPROM0_MATCH_STATUS_ADDR, HWIO_QFPROM0_MATCH_STATUS_RMSK)
#define HWIO_QFPROM0_MATCH_STATUS_INM(m)      \
        in_dword_masked(HWIO_QFPROM0_MATCH_STATUS_ADDR, m)
#define HWIO_QFPROM0_MATCH_STATUS_FLAG_BMSK                                                      0xffffffff
#define HWIO_QFPROM0_MATCH_STATUS_FLAG_SHFT                                                             0x0

#define HWIO_QFPROM1_MATCH_STATUS_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002054)
#define HWIO_QFPROM1_MATCH_STATUS_RMSK                                                           0xffffffff
#define HWIO_QFPROM1_MATCH_STATUS_IN          \
        in_dword_masked(HWIO_QFPROM1_MATCH_STATUS_ADDR, HWIO_QFPROM1_MATCH_STATUS_RMSK)
#define HWIO_QFPROM1_MATCH_STATUS_INM(m)      \
        in_dword_masked(HWIO_QFPROM1_MATCH_STATUS_ADDR, m)
#define HWIO_QFPROM1_MATCH_STATUS_FLAG_BMSK                                                      0xffffffff
#define HWIO_QFPROM1_MATCH_STATUS_FLAG_SHFT                                                             0x0

#define HWIO_FEC_ESR_ADDR                                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002058)
#define HWIO_FEC_ESR_RMSK                                                                            0x2fdf
#define HWIO_FEC_ESR_IN          \
        in_dword_masked(HWIO_FEC_ESR_ADDR, HWIO_FEC_ESR_RMSK)
#define HWIO_FEC_ESR_INM(m)      \
        in_dword_masked(HWIO_FEC_ESR_ADDR, m)
#define HWIO_FEC_ESR_OUT(v)      \
        out_dword(HWIO_FEC_ESR_ADDR,v)
#define HWIO_FEC_ESR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_FEC_ESR_ADDR,m,v,HWIO_FEC_ESR_IN)
#define HWIO_FEC_ESR_CORR_SW_ACC_BMSK                                                                0x2000
#define HWIO_FEC_ESR_CORR_SW_ACC_SHFT                                                                   0xd
#define HWIO_FEC_ESR_CORR_SECURE_CHANNEL_BMSK                                                         0x800
#define HWIO_FEC_ESR_CORR_SECURE_CHANNEL_SHFT                                                           0xb
#define HWIO_FEC_ESR_CORR_BOOT_ROM_BMSK                                                               0x400
#define HWIO_FEC_ESR_CORR_BOOT_ROM_SHFT                                                                 0xa
#define HWIO_FEC_ESR_CORR_FUSE_SENSE_BMSK                                                             0x200
#define HWIO_FEC_ESR_CORR_FUSE_SENSE_SHFT                                                               0x9
#define HWIO_FEC_ESR_CORR_MULT_BMSK                                                                   0x100
#define HWIO_FEC_ESR_CORR_MULT_SHFT                                                                     0x8
#define HWIO_FEC_ESR_CORR_SEEN_BMSK                                                                    0x80
#define HWIO_FEC_ESR_CORR_SEEN_SHFT                                                                     0x7
#define HWIO_FEC_ESR_ERR_SW_ACC_BMSK                                                                   0x40
#define HWIO_FEC_ESR_ERR_SW_ACC_SHFT                                                                    0x6
#define HWIO_FEC_ESR_ERR_SECURE_CHANNEL_BMSK                                                           0x10
#define HWIO_FEC_ESR_ERR_SECURE_CHANNEL_SHFT                                                            0x4
#define HWIO_FEC_ESR_ERR_BOOT_ROM_BMSK                                                                  0x8
#define HWIO_FEC_ESR_ERR_BOOT_ROM_SHFT                                                                  0x3
#define HWIO_FEC_ESR_ERR_FUSE_SENSE_BMSK                                                                0x4
#define HWIO_FEC_ESR_ERR_FUSE_SENSE_SHFT                                                                0x2
#define HWIO_FEC_ESR_ERR_MULT_BMSK                                                                      0x2
#define HWIO_FEC_ESR_ERR_MULT_SHFT                                                                      0x1
#define HWIO_FEC_ESR_ERR_SEEN_BMSK                                                                      0x1
#define HWIO_FEC_ESR_ERR_SEEN_SHFT                                                                      0x0

#define HWIO_FEC_EAR_ADDR                                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000205c)
#define HWIO_FEC_EAR_RMSK                                                                        0xffffffff
#define HWIO_FEC_EAR_IN          \
        in_dword_masked(HWIO_FEC_EAR_ADDR, HWIO_FEC_EAR_RMSK)
#define HWIO_FEC_EAR_INM(m)      \
        in_dword_masked(HWIO_FEC_EAR_ADDR, m)
#define HWIO_FEC_EAR_CORR_ADDR_BMSK                                                              0xffff0000
#define HWIO_FEC_EAR_CORR_ADDR_SHFT                                                                    0x10
#define HWIO_FEC_EAR_ERR_ADDR_BMSK                                                                   0xffff
#define HWIO_FEC_EAR_ERR_ADDR_SHFT                                                                      0x0

#define HWIO_QFPROM_BIST_CTRL_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002060)
#define HWIO_QFPROM_BIST_CTRL_RMSK                                                                     0xff
#define HWIO_QFPROM_BIST_CTRL_IN          \
        in_dword_masked(HWIO_QFPROM_BIST_CTRL_ADDR, HWIO_QFPROM_BIST_CTRL_RMSK)
#define HWIO_QFPROM_BIST_CTRL_INM(m)      \
        in_dword_masked(HWIO_QFPROM_BIST_CTRL_ADDR, m)
#define HWIO_QFPROM_BIST_CTRL_OUT(v)      \
        out_dword(HWIO_QFPROM_BIST_CTRL_ADDR,v)
#define HWIO_QFPROM_BIST_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_BIST_CTRL_ADDR,m,v,HWIO_QFPROM_BIST_CTRL_IN)
#define HWIO_QFPROM_BIST_CTRL_AUTH_REGION_BMSK                                                         0xfc
#define HWIO_QFPROM_BIST_CTRL_AUTH_REGION_SHFT                                                          0x2
#define HWIO_QFPROM_BIST_CTRL_SHA_ENABLE_BMSK                                                           0x2
#define HWIO_QFPROM_BIST_CTRL_SHA_ENABLE_SHFT                                                           0x1
#define HWIO_QFPROM_BIST_CTRL_START_BMSK                                                                0x1
#define HWIO_QFPROM_BIST_CTRL_START_SHFT                                                                0x0

#define HWIO_QFPROM_BIST_ERROR0_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002064)
#define HWIO_QFPROM_BIST_ERROR0_RMSK                                                             0xffffffff
#define HWIO_QFPROM_BIST_ERROR0_IN          \
        in_dword_masked(HWIO_QFPROM_BIST_ERROR0_ADDR, HWIO_QFPROM_BIST_ERROR0_RMSK)
#define HWIO_QFPROM_BIST_ERROR0_INM(m)      \
        in_dword_masked(HWIO_QFPROM_BIST_ERROR0_ADDR, m)
#define HWIO_QFPROM_BIST_ERROR0_ERROR_BMSK                                                       0xffffffff
#define HWIO_QFPROM_BIST_ERROR0_ERROR_SHFT                                                              0x0

#define HWIO_QFPROM_BIST_ERROR1_ADDR                                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002068)
#define HWIO_QFPROM_BIST_ERROR1_RMSK                                                             0xffffffff
#define HWIO_QFPROM_BIST_ERROR1_IN          \
        in_dword_masked(HWIO_QFPROM_BIST_ERROR1_ADDR, HWIO_QFPROM_BIST_ERROR1_RMSK)
#define HWIO_QFPROM_BIST_ERROR1_INM(m)      \
        in_dword_masked(HWIO_QFPROM_BIST_ERROR1_ADDR, m)
#define HWIO_QFPROM_BIST_ERROR1_ERROR_BMSK                                                       0xffffffff
#define HWIO_QFPROM_BIST_ERROR1_ERROR_SHFT                                                              0x0

#define HWIO_QFPROM_HASH_SIGNATUREn_ADDR(n)                                                      (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000206c + 0x4 * (n))
#define HWIO_QFPROM_HASH_SIGNATUREn_RMSK                                                         0xffffffff
#define HWIO_QFPROM_HASH_SIGNATUREn_MAXn                                                                  7
#define HWIO_QFPROM_HASH_SIGNATUREn_INI(n)        \
        in_dword_masked(HWIO_QFPROM_HASH_SIGNATUREn_ADDR(n), HWIO_QFPROM_HASH_SIGNATUREn_RMSK)
#define HWIO_QFPROM_HASH_SIGNATUREn_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_HASH_SIGNATUREn_ADDR(n), mask)
#define HWIO_QFPROM_HASH_SIGNATUREn_HASH_VALUE_BMSK                                              0xffffffff
#define HWIO_QFPROM_HASH_SIGNATUREn_HASH_VALUE_SHFT                                                     0x0

#define HWIO_HW_KEY_STATUS_ADDR                                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000208c)
#define HWIO_HW_KEY_STATUS_RMSK                                                                       0x7ff
#define HWIO_HW_KEY_STATUS_IN          \
        in_dword_masked(HWIO_HW_KEY_STATUS_ADDR, HWIO_HW_KEY_STATUS_RMSK)
#define HWIO_HW_KEY_STATUS_INM(m)      \
        in_dword_masked(HWIO_HW_KEY_STATUS_ADDR, m)
#define HWIO_HW_KEY_STATUS_MSA_SECURE_BMSK                                                            0x400
#define HWIO_HW_KEY_STATUS_MSA_SECURE_SHFT                                                              0xa
#define HWIO_HW_KEY_STATUS_APPS_SECURE_BMSK                                                           0x200
#define HWIO_HW_KEY_STATUS_APPS_SECURE_SHFT                                                             0x9
#define HWIO_HW_KEY_STATUS_KDF_AND_HW_KEY_SHIFT_DONE_BMSK                                             0x100
#define HWIO_HW_KEY_STATUS_KDF_AND_HW_KEY_SHIFT_DONE_SHFT                                               0x8
#define HWIO_HW_KEY_STATUS_HW_KEY_SHIFT_DONE_BMSK                                                      0x80
#define HWIO_HW_KEY_STATUS_HW_KEY_SHIFT_DONE_SHFT                                                       0x7
#define HWIO_HW_KEY_STATUS_FUSE_SENSE_DONE_BMSK                                                        0x40
#define HWIO_HW_KEY_STATUS_FUSE_SENSE_DONE_SHFT                                                         0x6
#define HWIO_HW_KEY_STATUS_CRI_CM_BOOT_DONE_BMSK                                                       0x20
#define HWIO_HW_KEY_STATUS_CRI_CM_BOOT_DONE_SHFT                                                        0x5
#define HWIO_HW_KEY_STATUS_KDF_DONE_BMSK                                                               0x10
#define HWIO_HW_KEY_STATUS_KDF_DONE_SHFT                                                                0x4
#define HWIO_HW_KEY_STATUS_MSA_KEYS_BLOCKED_BMSK                                                        0x8
#define HWIO_HW_KEY_STATUS_MSA_KEYS_BLOCKED_SHFT                                                        0x3
#define HWIO_HW_KEY_STATUS_APPS_KEYS_BLOCKED_BMSK                                                       0x4
#define HWIO_HW_KEY_STATUS_APPS_KEYS_BLOCKED_SHFT                                                       0x2
#define HWIO_HW_KEY_STATUS_SEC_KEY_DERIVATION_KEY_BLOWN_BMSK                                            0x2
#define HWIO_HW_KEY_STATUS_SEC_KEY_DERIVATION_KEY_BLOWN_SHFT                                            0x1
#define HWIO_HW_KEY_STATUS_PRI_KEY_DERIVATION_KEY_BLOWN_BMSK                                            0x1
#define HWIO_HW_KEY_STATUS_PRI_KEY_DERIVATION_KEY_BLOWN_SHFT                                            0x0

#define HWIO_RESET_JDR_STATUS_ADDR                                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002090)
#define HWIO_RESET_JDR_STATUS_RMSK                                                                      0x3
#define HWIO_RESET_JDR_STATUS_IN          \
        in_dword_masked(HWIO_RESET_JDR_STATUS_ADDR, HWIO_RESET_JDR_STATUS_RMSK)
#define HWIO_RESET_JDR_STATUS_INM(m)      \
        in_dword_masked(HWIO_RESET_JDR_STATUS_ADDR, m)
#define HWIO_RESET_JDR_STATUS_FORCE_RESET_BMSK                                                          0x2
#define HWIO_RESET_JDR_STATUS_FORCE_RESET_SHFT                                                          0x1
#define HWIO_RESET_JDR_STATUS_DISABLE_SYSTEM_RESET_BMSK                                                 0x1
#define HWIO_RESET_JDR_STATUS_DISABLE_SYSTEM_RESET_SHFT                                                 0x0

#define HWIO_ATPG_JDR_STATUS_ADDR                                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002094)
#define HWIO_ATPG_JDR_STATUS_RMSK                                                                       0x1
#define HWIO_ATPG_JDR_STATUS_IN          \
        in_dword_masked(HWIO_ATPG_JDR_STATUS_ADDR, HWIO_ATPG_JDR_STATUS_RMSK)
#define HWIO_ATPG_JDR_STATUS_INM(m)      \
        in_dword_masked(HWIO_ATPG_JDR_STATUS_ADDR, m)
#define HWIO_ATPG_JDR_STATUS_FUSE_SENSE_ATPG_CTL_BMSK                                                   0x1
#define HWIO_ATPG_JDR_STATUS_FUSE_SENSE_ATPG_CTL_SHFT                                                   0x0

#define HWIO_FEAT_PROV_OUTn_ADDR(n)                                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00002098 + 0x4 * (n))
#define HWIO_FEAT_PROV_OUTn_RMSK                                                                 0xffffffff
#define HWIO_FEAT_PROV_OUTn_MAXn                                                                          3
#define HWIO_FEAT_PROV_OUTn_INI(n)        \
        in_dword_masked(HWIO_FEAT_PROV_OUTn_ADDR(n), HWIO_FEAT_PROV_OUTn_RMSK)
#define HWIO_FEAT_PROV_OUTn_INMI(n,mask)    \
        in_dword_masked(HWIO_FEAT_PROV_OUTn_ADDR(n), mask)
#define HWIO_FEAT_PROV_OUTn_FEAT_PROV_OUT_VALUE_BMSK                                             0xffffffff
#define HWIO_FEAT_PROV_OUTn_FEAT_PROV_OUT_VALUE_SHFT                                                    0x0

#define HWIO_SEC_CTRL_MISC_CONFIG_STATUSn_ADDR(n)                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x000020a8 + 0x4 * (n))
#define HWIO_SEC_CTRL_MISC_CONFIG_STATUSn_RMSK                                                   0xffffffff
#define HWIO_SEC_CTRL_MISC_CONFIG_STATUSn_MAXn                                                            3
#define HWIO_SEC_CTRL_MISC_CONFIG_STATUSn_INI(n)        \
        in_dword_masked(HWIO_SEC_CTRL_MISC_CONFIG_STATUSn_ADDR(n), HWIO_SEC_CTRL_MISC_CONFIG_STATUSn_RMSK)
#define HWIO_SEC_CTRL_MISC_CONFIG_STATUSn_INMI(n,mask)    \
        in_dword_masked(HWIO_SEC_CTRL_MISC_CONFIG_STATUSn_ADDR(n), mask)
#define HWIO_SEC_CTRL_MISC_CONFIG_STATUSn_SEC_CTRL_MISC_CONFIG_STATUS_VALUE_BMSK                 0xffffffff
#define HWIO_SEC_CTRL_MISC_CONFIG_STATUSn_SEC_CTRL_MISC_CONFIG_STATUS_VALUE_SHFT                        0x0

#define HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_ADDR(n)                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004000 + 0x4 * (n))
#define HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_MAXn                                                            71
#define HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_ADDR(n), HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_RMSK)
#define HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_ADDR(n), mask)
#define HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_CRI_CM_PRIVATE_BMSK                                     0xffffffff
#define HWIO_QFPROM_CORR_CRI_CM_PRIVATEn_CRI_CM_PRIVATE_SHFT                                            0x0

#define HWIO_QFPROM_CORR_QC_SPARE_REGIONn_ADDR(n)                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004120 + 0x4 * (n))
#define HWIO_QFPROM_CORR_QC_SPARE_REGIONn_RMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_QC_SPARE_REGIONn_MAXn                                                            3
#define HWIO_QFPROM_CORR_QC_SPARE_REGIONn_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_QC_SPARE_REGIONn_ADDR(n), HWIO_QFPROM_CORR_QC_SPARE_REGIONn_RMSK)
#define HWIO_QFPROM_CORR_QC_SPARE_REGIONn_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_QC_SPARE_REGIONn_ADDR(n), mask)
#define HWIO_QFPROM_CORR_QC_SPARE_REGIONn_QC_SPARE_BMSK                                          0xffffffff
#define HWIO_QFPROM_CORR_QC_SPARE_REGIONn_QC_SPARE_SHFT                                                 0x0

#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004130)
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW0_LSB_ADDR, HWIO_QFPROM_CORR_PTE_ROW0_LSB_RMSK)
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_PTE_DATA0_BMSK                                             0xe0000000
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_PTE_DATA0_SHFT                                                   0x1d
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_MACCHIATO_EN_BMSK                                          0x10000000
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_MACCHIATO_EN_SHFT                                                0x1c
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_FEATURE_ID_BMSK                                             0xff00000
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_FEATURE_ID_SHFT                                                  0x14
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_JTAG_ID_BMSK                                                  0xfffff
#define HWIO_QFPROM_CORR_PTE_ROW0_LSB_JTAG_ID_SHFT                                                      0x0

#define HWIO_QFPROM_CORR_PTE_ROW0_MSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004134)
#define HWIO_QFPROM_CORR_PTE_ROW0_MSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW0_MSB_ADDR, HWIO_QFPROM_CORR_PTE_ROW0_MSB_RMSK)
#define HWIO_QFPROM_CORR_PTE_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW0_MSB_PTE_DATA1_BMSK                                             0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW0_MSB_PTE_DATA1_SHFT                                                    0x0

#define HWIO_QFPROM_CORR_PTE_ROW1_LSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004138)
#define HWIO_QFPROM_CORR_PTE_ROW1_LSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW1_LSB_ADDR, HWIO_QFPROM_CORR_PTE_ROW1_LSB_RMSK)
#define HWIO_QFPROM_CORR_PTE_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW1_LSB_SERIAL_NUM_BMSK                                            0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW1_LSB_SERIAL_NUM_SHFT                                                   0x0

#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000413c)
#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW1_MSB_ADDR, HWIO_QFPROM_CORR_PTE_ROW1_MSB_RMSK)
#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_PTE_DATA1_BMSK                                             0xffff0000
#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_PTE_DATA1_SHFT                                                   0x10
#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_CHIP_ID_BMSK                                                   0xffff
#define HWIO_QFPROM_CORR_PTE_ROW1_MSB_CHIP_ID_SHFT                                                      0x0

#define HWIO_QFPROM_CORR_PTE_ROW2_LSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004140)
#define HWIO_QFPROM_CORR_PTE_ROW2_LSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW2_LSB_ADDR, HWIO_QFPROM_CORR_PTE_ROW2_LSB_RMSK)
#define HWIO_QFPROM_CORR_PTE_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW2_LSB_PTE_DATA0_BMSK                                             0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW2_LSB_PTE_DATA0_SHFT                                                    0x0

#define HWIO_QFPROM_CORR_PTE_ROW2_MSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004144)
#define HWIO_QFPROM_CORR_PTE_ROW2_MSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW2_MSB_ADDR, HWIO_QFPROM_CORR_PTE_ROW2_MSB_RMSK)
#define HWIO_QFPROM_CORR_PTE_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW2_MSB_PTE_DATA1_BMSK                                             0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW2_MSB_PTE_DATA1_SHFT                                                    0x0

#define HWIO_QFPROM_CORR_PTE_ROW3_LSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004148)
#define HWIO_QFPROM_CORR_PTE_ROW3_LSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW3_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW3_LSB_ADDR, HWIO_QFPROM_CORR_PTE_ROW3_LSB_RMSK)
#define HWIO_QFPROM_CORR_PTE_ROW3_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW3_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW3_LSB_PTE_DATA0_BMSK                                             0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW3_LSB_PTE_DATA0_SHFT                                                    0x0

#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_ADDR                                                       (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000414c)
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_RMSK                                                       0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW3_MSB_ADDR, HWIO_QFPROM_CORR_PTE_ROW3_MSB_RMSK)
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PTE_ROW3_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_PTE_DATA1_BMSK                                             0xffffffff
#define HWIO_QFPROM_CORR_PTE_ROW3_MSB_PTE_DATA1_SHFT                                                    0x0

#define HWIO_QFPROM_CORR_RD_PERM_LSB_ADDR                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004150)
#define HWIO_QFPROM_CORR_RD_PERM_LSB_RMSK                                                        0xffffffff
#define HWIO_QFPROM_CORR_RD_PERM_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_RD_PERM_LSB_ADDR, HWIO_QFPROM_CORR_RD_PERM_LSB_RMSK)
#define HWIO_QFPROM_CORR_RD_PERM_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_RD_PERM_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_RD_PERM_LSB_RSVD0_BMSK                                                  0x80000000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_RSVD0_SHFT                                                        0x1f
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SPARE_REG30_BMSK                                        0x40000000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SPARE_REG30_SHFT                                              0x1e
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SPARE_REG29_BMSK                                        0x20000000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SPARE_REG29_SHFT                                              0x1d
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SPARE_REG28_BMSK                                        0x10000000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SPARE_REG28_SHFT                                              0x1c
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SPARE_REG27_BMSK                                         0x8000000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SPARE_REG27_SHFT                                              0x1b
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SPARE_REG26_BMSK                                         0x4000000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SPARE_REG26_SHFT                                              0x1a
#define HWIO_QFPROM_CORR_RD_PERM_LSB_PK_HASH1_BMSK                                                0x2000000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_PK_HASH1_SHFT                                                     0x19
#define HWIO_QFPROM_CORR_RD_PERM_LSB_IMAGE_ENCR_KEY1_BMSK                                         0x1000000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_IMAGE_ENCR_KEY1_SHFT                                              0x18
#define HWIO_QFPROM_CORR_RD_PERM_LSB_BOOT_ROM_PATCH_BMSK                                           0x800000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_BOOT_ROM_PATCH_SHFT                                               0x17
#define HWIO_QFPROM_CORR_RD_PERM_LSB_SEC_KEY_DERIVATION_KEY_BMSK                                   0x400000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_SEC_KEY_DERIVATION_KEY_SHFT                                       0x16
#define HWIO_QFPROM_CORR_RD_PERM_LSB_PRI_KEY_DERIVATION_KEY_BMSK                                   0x200000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_PRI_KEY_DERIVATION_KEY_SHFT                                       0x15
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SEC_BOOT_BMSK                                             0x100000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_SEC_BOOT_SHFT                                                 0x14
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_IMAGE_ENCR_KEY_BMSK                                        0x80000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_IMAGE_ENCR_KEY_SHFT                                           0x13
#define HWIO_QFPROM_CORR_RD_PERM_LSB_QC_SPARE_REG18_BMSK                                            0x40000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_QC_SPARE_REG18_SHFT                                               0x12
#define HWIO_QFPROM_CORR_RD_PERM_LSB_QC_SPARE_REG17_BMSK                                            0x20000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_QC_SPARE_REG17_SHFT                                               0x11
#define HWIO_QFPROM_CORR_RD_PERM_LSB_QC_SPARE_REG16_BMSK                                            0x10000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_QC_SPARE_REG16_SHFT                                               0x10
#define HWIO_QFPROM_CORR_RD_PERM_LSB_CM_FEAT_CONFIG_BMSK                                             0x8000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_CM_FEAT_CONFIG_SHFT                                                0xf
#define HWIO_QFPROM_CORR_RD_PERM_LSB_MEM_CONFIG_BMSK                                                 0x4000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_MEM_CONFIG_SHFT                                                    0xe
#define HWIO_QFPROM_CORR_RD_PERM_LSB_CALIB_BMSK                                                      0x2000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_CALIB_SHFT                                                         0xd
#define HWIO_QFPROM_CORR_RD_PERM_LSB_PK_HASH0_BMSK                                                   0x1000
#define HWIO_QFPROM_CORR_RD_PERM_LSB_PK_HASH0_SHFT                                                      0xc
#define HWIO_QFPROM_CORR_RD_PERM_LSB_FEAT_CONFIG_BMSK                                                 0x800
#define HWIO_QFPROM_CORR_RD_PERM_LSB_FEAT_CONFIG_SHFT                                                   0xb
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_CONFIG_BMSK                                                  0x400
#define HWIO_QFPROM_CORR_RD_PERM_LSB_OEM_CONFIG_SHFT                                                    0xa
#define HWIO_QFPROM_CORR_RD_PERM_LSB_ANTI_ROLLBACK_4_BMSK                                             0x200
#define HWIO_QFPROM_CORR_RD_PERM_LSB_ANTI_ROLLBACK_4_SHFT                                               0x9
#define HWIO_QFPROM_CORR_RD_PERM_LSB_ANTI_ROLLBACK_3_BMSK                                             0x100
#define HWIO_QFPROM_CORR_RD_PERM_LSB_ANTI_ROLLBACK_3_SHFT                                               0x8
#define HWIO_QFPROM_CORR_RD_PERM_LSB_ANTI_ROLLBACK_2_BMSK                                              0x80
#define HWIO_QFPROM_CORR_RD_PERM_LSB_ANTI_ROLLBACK_2_SHFT                                               0x7
#define HWIO_QFPROM_CORR_RD_PERM_LSB_ANTI_ROLLBACK_1_BMSK                                              0x40
#define HWIO_QFPROM_CORR_RD_PERM_LSB_ANTI_ROLLBACK_1_SHFT                                               0x6
#define HWIO_QFPROM_CORR_RD_PERM_LSB_FEC_EN_BMSK                                                       0x20
#define HWIO_QFPROM_CORR_RD_PERM_LSB_FEC_EN_SHFT                                                        0x5
#define HWIO_QFPROM_CORR_RD_PERM_LSB_WR_PERM_BMSK                                                      0x10
#define HWIO_QFPROM_CORR_RD_PERM_LSB_WR_PERM_SHFT                                                       0x4
#define HWIO_QFPROM_CORR_RD_PERM_LSB_RD_PERM_BMSK                                                       0x8
#define HWIO_QFPROM_CORR_RD_PERM_LSB_RD_PERM_SHFT                                                       0x3
#define HWIO_QFPROM_CORR_RD_PERM_LSB_PTE_BMSK                                                           0x4
#define HWIO_QFPROM_CORR_RD_PERM_LSB_PTE_SHFT                                                           0x2
#define HWIO_QFPROM_CORR_RD_PERM_LSB_QC_SPARE_REGION_BMSK                                               0x2
#define HWIO_QFPROM_CORR_RD_PERM_LSB_QC_SPARE_REGION_SHFT                                               0x1
#define HWIO_QFPROM_CORR_RD_PERM_LSB_CRI_CM_PRIVATE_BMSK                                                0x1
#define HWIO_QFPROM_CORR_RD_PERM_LSB_CRI_CM_PRIVATE_SHFT                                                0x0

#define HWIO_QFPROM_CORR_RD_PERM_MSB_ADDR                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004154)
#define HWIO_QFPROM_CORR_RD_PERM_MSB_RMSK                                                        0xffffffff
#define HWIO_QFPROM_CORR_RD_PERM_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_RD_PERM_MSB_ADDR, HWIO_QFPROM_CORR_RD_PERM_MSB_RMSK)
#define HWIO_QFPROM_CORR_RD_PERM_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_RD_PERM_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_RD_PERM_MSB_RSVD0_BMSK                                                  0xffffffff
#define HWIO_QFPROM_CORR_RD_PERM_MSB_RSVD0_SHFT                                                         0x0

#define HWIO_QFPROM_CORR_WR_PERM_LSB_ADDR                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004158)
#define HWIO_QFPROM_CORR_WR_PERM_LSB_RMSK                                                        0xffffffff
#define HWIO_QFPROM_CORR_WR_PERM_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_WR_PERM_LSB_ADDR, HWIO_QFPROM_CORR_WR_PERM_LSB_RMSK)
#define HWIO_QFPROM_CORR_WR_PERM_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_WR_PERM_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_WR_PERM_LSB_RSVD0_BMSK                                                  0x80000000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_RSVD0_SHFT                                                        0x1f
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SPARE_REG30_BMSK                                        0x40000000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SPARE_REG30_SHFT                                              0x1e
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SPARE_REG29_BMSK                                        0x20000000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SPARE_REG29_SHFT                                              0x1d
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SPARE_REG28_BMSK                                        0x10000000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SPARE_REG28_SHFT                                              0x1c
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SPARE_REG27_BMSK                                         0x8000000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SPARE_REG27_SHFT                                              0x1b
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SPARE_REG26_BMSK                                         0x4000000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SPARE_REG26_SHFT                                              0x1a
#define HWIO_QFPROM_CORR_WR_PERM_LSB_PK_HASH1_BMSK                                                0x2000000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_PK_HASH1_SHFT                                                     0x19
#define HWIO_QFPROM_CORR_WR_PERM_LSB_IMAGE_ENCR_KEY1_BMSK                                         0x1000000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_IMAGE_ENCR_KEY1_SHFT                                              0x18
#define HWIO_QFPROM_CORR_WR_PERM_LSB_BOOT_ROM_PATCH_BMSK                                           0x800000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_BOOT_ROM_PATCH_SHFT                                               0x17
#define HWIO_QFPROM_CORR_WR_PERM_LSB_SEC_KEY_DERIVATION_KEY_BMSK                                   0x400000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_SEC_KEY_DERIVATION_KEY_SHFT                                       0x16
#define HWIO_QFPROM_CORR_WR_PERM_LSB_PRI_KEY_DERIVATION_KEY_BMSK                                   0x200000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_PRI_KEY_DERIVATION_KEY_SHFT                                       0x15
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SEC_BOOT_BMSK                                             0x100000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_SEC_BOOT_SHFT                                                 0x14
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_IMAGE_ENCR_KEY_BMSK                                        0x80000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_IMAGE_ENCR_KEY_SHFT                                           0x13
#define HWIO_QFPROM_CORR_WR_PERM_LSB_QC_SPARE_REG18_BMSK                                            0x40000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_QC_SPARE_REG18_SHFT                                               0x12
#define HWIO_QFPROM_CORR_WR_PERM_LSB_QC_SPARE_REG17_BMSK                                            0x20000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_QC_SPARE_REG17_SHFT                                               0x11
#define HWIO_QFPROM_CORR_WR_PERM_LSB_QC_SPARE_REG16_BMSK                                            0x10000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_QC_SPARE_REG16_SHFT                                               0x10
#define HWIO_QFPROM_CORR_WR_PERM_LSB_CM_FEAT_CONFIG_BMSK                                             0x8000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_CM_FEAT_CONFIG_SHFT                                                0xf
#define HWIO_QFPROM_CORR_WR_PERM_LSB_MEM_CONFIG_BMSK                                                 0x4000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_MEM_CONFIG_SHFT                                                    0xe
#define HWIO_QFPROM_CORR_WR_PERM_LSB_CALIB_BMSK                                                      0x2000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_CALIB_SHFT                                                         0xd
#define HWIO_QFPROM_CORR_WR_PERM_LSB_PK_HASH0_BMSK                                                   0x1000
#define HWIO_QFPROM_CORR_WR_PERM_LSB_PK_HASH0_SHFT                                                      0xc
#define HWIO_QFPROM_CORR_WR_PERM_LSB_FEAT_CONFIG_BMSK                                                 0x800
#define HWIO_QFPROM_CORR_WR_PERM_LSB_FEAT_CONFIG_SHFT                                                   0xb
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_CONFIG_BMSK                                                  0x400
#define HWIO_QFPROM_CORR_WR_PERM_LSB_OEM_CONFIG_SHFT                                                    0xa
#define HWIO_QFPROM_CORR_WR_PERM_LSB_ANTI_ROLLBACK_4_BMSK                                             0x200
#define HWIO_QFPROM_CORR_WR_PERM_LSB_ANTI_ROLLBACK_4_SHFT                                               0x9
#define HWIO_QFPROM_CORR_WR_PERM_LSB_ANTI_ROLLBACK_3_BMSK                                             0x100
#define HWIO_QFPROM_CORR_WR_PERM_LSB_ANTI_ROLLBACK_3_SHFT                                               0x8
#define HWIO_QFPROM_CORR_WR_PERM_LSB_ANTI_ROLLBACK_2_BMSK                                              0x80
#define HWIO_QFPROM_CORR_WR_PERM_LSB_ANTI_ROLLBACK_2_SHFT                                               0x7
#define HWIO_QFPROM_CORR_WR_PERM_LSB_ANTI_ROLLBACK_1_BMSK                                              0x40
#define HWIO_QFPROM_CORR_WR_PERM_LSB_ANTI_ROLLBACK_1_SHFT                                               0x6
#define HWIO_QFPROM_CORR_WR_PERM_LSB_FEC_EN_BMSK                                                       0x20
#define HWIO_QFPROM_CORR_WR_PERM_LSB_FEC_EN_SHFT                                                        0x5
#define HWIO_QFPROM_CORR_WR_PERM_LSB_WR_PERM_BMSK                                                      0x10
#define HWIO_QFPROM_CORR_WR_PERM_LSB_WR_PERM_SHFT                                                       0x4
#define HWIO_QFPROM_CORR_WR_PERM_LSB_RD_PERM_BMSK                                                       0x8
#define HWIO_QFPROM_CORR_WR_PERM_LSB_RD_PERM_SHFT                                                       0x3
#define HWIO_QFPROM_CORR_WR_PERM_LSB_PTE_BMSK                                                           0x4
#define HWIO_QFPROM_CORR_WR_PERM_LSB_PTE_SHFT                                                           0x2
#define HWIO_QFPROM_CORR_WR_PERM_LSB_QC_SPARE_REGION_BMSK                                               0x2
#define HWIO_QFPROM_CORR_WR_PERM_LSB_QC_SPARE_REGION_SHFT                                               0x1
#define HWIO_QFPROM_CORR_WR_PERM_LSB_CRI_CM_PRIVATE_BMSK                                                0x1
#define HWIO_QFPROM_CORR_WR_PERM_LSB_CRI_CM_PRIVATE_SHFT                                                0x0

#define HWIO_QFPROM_CORR_WR_PERM_MSB_ADDR                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000415c)
#define HWIO_QFPROM_CORR_WR_PERM_MSB_RMSK                                                        0xffffffff
#define HWIO_QFPROM_CORR_WR_PERM_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_WR_PERM_MSB_ADDR, HWIO_QFPROM_CORR_WR_PERM_MSB_RMSK)
#define HWIO_QFPROM_CORR_WR_PERM_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_WR_PERM_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_WR_PERM_MSB_RSVD0_BMSK                                                  0xffffffff
#define HWIO_QFPROM_CORR_WR_PERM_MSB_RSVD0_SHFT                                                         0x0

#define HWIO_QFPROM_CORR_FEC_EN_LSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004160)
#define HWIO_QFPROM_CORR_FEC_EN_LSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_FEC_EN_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_FEC_EN_LSB_ADDR, HWIO_QFPROM_CORR_FEC_EN_LSB_RMSK)
#define HWIO_QFPROM_CORR_FEC_EN_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEC_EN_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEC_EN_LSB_RSVD0_BMSK                                                   0x80000000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_RSVD0_SHFT                                                         0x1f
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION30_FEC_EN_BMSK                                         0x40000000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION30_FEC_EN_SHFT                                               0x1e
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION29_FEC_EN_BMSK                                         0x20000000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION29_FEC_EN_SHFT                                               0x1d
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION28_FEC_EN_BMSK                                         0x10000000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION28_FEC_EN_SHFT                                               0x1c
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION27_FEC_EN_BMSK                                          0x8000000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION27_FEC_EN_SHFT                                               0x1b
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION26_FEC_EN_BMSK                                          0x4000000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION26_FEC_EN_SHFT                                               0x1a
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION25_FEC_EN_BMSK                                          0x2000000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION25_FEC_EN_SHFT                                               0x19
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION24_FEC_EN_BMSK                                          0x1000000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION24_FEC_EN_SHFT                                               0x18
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION23_FEC_EN_BMSK                                           0x800000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION23_FEC_EN_SHFT                                               0x17
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION22_FEC_EN_BMSK                                           0x400000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION22_FEC_EN_SHFT                                               0x16
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION21_FEC_EN_BMSK                                           0x200000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION21_FEC_EN_SHFT                                               0x15
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION20_FEC_EN_BMSK                                           0x100000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION20_FEC_EN_SHFT                                               0x14
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION19_FEC_EN_BMSK                                            0x80000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION19_FEC_EN_SHFT                                               0x13
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION18_FEC_EN_BMSK                                            0x40000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION18_FEC_EN_SHFT                                               0x12
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION17_FEC_EN_BMSK                                            0x20000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION17_FEC_EN_SHFT                                               0x11
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION16_FEC_EN_BMSK                                            0x10000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION16_FEC_EN_SHFT                                               0x10
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION15_FEC_EN_BMSK                                             0x8000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION15_FEC_EN_SHFT                                                0xf
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION14_FEC_EN_BMSK                                             0x4000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION14_FEC_EN_SHFT                                                0xe
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION13_FEC_EN_BMSK                                             0x2000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION13_FEC_EN_SHFT                                                0xd
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION12_FEC_EN_BMSK                                             0x1000
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION12_FEC_EN_SHFT                                                0xc
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION11_FEC_EN_BMSK                                              0x800
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION11_FEC_EN_SHFT                                                0xb
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION10_FEC_EN_BMSK                                              0x400
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION10_FEC_EN_SHFT                                                0xa
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION9_FEC_EN_BMSK                                               0x200
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION9_FEC_EN_SHFT                                                 0x9
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION8_FEC_EN_BMSK                                               0x100
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION8_FEC_EN_SHFT                                                 0x8
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION7_FEC_EN_BMSK                                                0x80
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION7_FEC_EN_SHFT                                                 0x7
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION6_FEC_EN_BMSK                                                0x40
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION6_FEC_EN_SHFT                                                 0x6
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION5_FEC_EN_BMSK                                                0x20
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION5_FEC_EN_SHFT                                                 0x5
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION4_FEC_EN_BMSK                                                0x10
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION4_FEC_EN_SHFT                                                 0x4
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION3_FEC_EN_BMSK                                                 0x8
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION3_FEC_EN_SHFT                                                 0x3
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION2_FEC_EN_BMSK                                                 0x4
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION2_FEC_EN_SHFT                                                 0x2
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION1_FEC_EN_BMSK                                                 0x2
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION1_FEC_EN_SHFT                                                 0x1
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION0_FEC_EN_BMSK                                                 0x1
#define HWIO_QFPROM_CORR_FEC_EN_LSB_REGION0_FEC_EN_SHFT                                                 0x0

#define HWIO_QFPROM_CORR_FEC_EN_MSB_ADDR                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004164)
#define HWIO_QFPROM_CORR_FEC_EN_MSB_RMSK                                                         0xffffffff
#define HWIO_QFPROM_CORR_FEC_EN_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_FEC_EN_MSB_ADDR, HWIO_QFPROM_CORR_FEC_EN_MSB_RMSK)
#define HWIO_QFPROM_CORR_FEC_EN_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEC_EN_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEC_EN_MSB_RSVD0_BMSK                                                   0xffffffff
#define HWIO_QFPROM_CORR_FEC_EN_MSB_RSVD0_SHFT                                                          0x0

#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004168)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_ADDR, HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_RMSK)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_XBL0_BMSK                                           0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_LSB_XBL0_SHFT                                                  0x0

#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_MSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000416c)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_MSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_MSB_ADDR, HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_MSB_RMSK)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_MSB_XBL1_BMSK                                           0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_1_MSB_XBL1_SHFT                                                  0x0

#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_LSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004170)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_LSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_LSB_ADDR, HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_LSB_RMSK)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_LSB_PIL_SUBSYSTEM_31_0_BMSK                             0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_LSB_PIL_SUBSYSTEM_31_0_SHFT                                    0x0

#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004174)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_ADDR, HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_RMSK)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_XBL_SEC_BMSK                                        0xfe000000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_XBL_SEC_SHFT                                              0x19
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_RPM_BMSK                                             0x1fe0000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_RPM_SHFT                                                  0x11
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_TZ_BMSK                                                0x1ffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_2_MSB_TZ_SHFT                                                    0x0

#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004178)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_ADDR, HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_RMSK)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_RSVD1_BMSK                                          0xc0000000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_RSVD1_SHFT                                                0x1e
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_TQS_HASH_ACTIVE_BMSK                                0x3e000000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_TQS_HASH_ACTIVE_SHFT                                      0x19
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_RPMB_KEY_PROVISIONED_BMSK                            0x1000000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_RPMB_KEY_PROVISIONED_SHFT                                 0x18
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_PIL_SUBSYSTEM_47_32_BMSK                              0xffff00
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_PIL_SUBSYSTEM_47_32_SHFT                                   0x8
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_SAFESWITCH_BMSK                                           0xff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_LSB_SAFESWITCH_SHFT                                            0x0

#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000417c)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_ADDR, HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_RMSK)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_RSVD1_BMSK                                          0xf0000000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_RSVD1_SHFT                                                0x1c
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_DEVICE_CFG_BMSK                                      0xffe0000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_DEVICE_CFG_SHFT                                           0x11
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_DEBUG_POLICY_BMSK                                      0x1f000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_DEBUG_POLICY_SHFT                                          0xc
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_HYPERVISOR_BMSK                                          0xfff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_3_MSB_HYPERVISOR_SHFT                                            0x0

#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_LSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004180)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_LSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_LSB_ADDR, HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_LSB_RMSK)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_LSB_MSS_BMSK                                            0xffff0000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_LSB_MSS_SHFT                                                  0x10
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_LSB_MBA_BMSK                                                0xffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_LSB_MBA_SHFT                                                   0x0

#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004184)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_ADDR, HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_RMSK)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_SIMLOCK_BMSK                                        0x80000000
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_SIMLOCK_SHFT                                              0x1f
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_RSVD0_BMSK                                          0x7fffffff
#define HWIO_QFPROM_CORR_ANTI_ROLLBACK_4_MSB_RSVD0_SHFT                                                 0x0

#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004188)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ADDR, HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_DCC_DEBUG_DISABLE_BMSK                              0x80000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_DCC_DEBUG_DISABLE_SHFT                                    0x1f
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_APPS_APB_DFD_DISABLE_BMSK                           0x40000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_APPS_APB_DFD_DISABLE_SHFT                                 0x1e
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ALL_DEBUG_DISABLE_BMSK                              0x20000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ALL_DEBUG_DISABLE_SHFT                                    0x1d
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_DEBUG_POLICY_DISABLE_BMSK                           0x10000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_DEBUG_POLICY_DISABLE_SHFT                                 0x1c
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_RSVD2_BMSK                                           0xe000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_RSVD2_SHFT                                                0x19
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_MSS_HASH_INTEGRITY_CHECK_DISABLE_BMSK                0x1000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_MSS_HASH_INTEGRITY_CHECK_DISABLE_SHFT                     0x18
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_APPS_HASH_INTEGRITY_CHECK_DISABLE_BMSK                0x800000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_APPS_HASH_INTEGRITY_CHECK_DISABLE_SHFT                    0x17
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_USB_SS_DISABLE_BMSK                                   0x400000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_USB_SS_DISABLE_SHFT                                       0x16
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SW_ROT_USE_SERIAL_NUM_BMSK                            0x200000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SW_ROT_USE_SERIAL_NUM_SHFT                                0x15
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_DISABLE_ROT_TRANSFER_BMSK                             0x100000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_DISABLE_ROT_TRANSFER_SHFT                                 0x14
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_IMAGE_ENCRYPTION_ENABLE_BMSK                           0x80000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_IMAGE_ENCRYPTION_ENABLE_SHFT                              0x13
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_RSVD1_BMSK                                             0x60000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_RSVD1_SHFT                                                0x11
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_PBL_USB_TYPE_C_DISABLE_BMSK                            0x10000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_PBL_USB_TYPE_C_DISABLE_SHFT                               0x10
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_PBL_LOG_DISABLE_BMSK                                    0x8000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_PBL_LOG_DISABLE_SHFT                                       0xf
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_WDOG_EN_BMSK                                            0x4000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_WDOG_EN_SHFT                                               0xe
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPDM_SECURE_MODE_BMSK                                   0x2000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SPDM_SECURE_MODE_SHFT                                      0xd
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SW_FUSE_PROG_DISABLE_BMSK                               0x1000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SW_FUSE_PROG_DISABLE_SHFT                                  0xc
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_RSVD0_BMSK                                               0xc00
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_RSVD0_SHFT                                                 0xa
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_FAST_BOOT_BMSK                                           0x3e0
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_FAST_BOOT_SHFT                                             0x5
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SDCC_MCLK_BOOT_FREQ_BMSK                                  0x10
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_SDCC_MCLK_BOOT_FREQ_SHFT                                   0x4
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_FORCE_USB_BOOT_DISABLE_BMSK                                0x8
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_FORCE_USB_BOOT_DISABLE_SHFT                                0x3
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_FORCE_DLOAD_DISABLE_BMSK                                   0x4
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_FORCE_DLOAD_DISABLE_SHFT                                   0x2
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ENUM_TIMEOUT_BMSK                                          0x2
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_ENUM_TIMEOUT_SHFT                                          0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_E_DLOAD_DISABLE_BMSK                                       0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_LSB_E_DLOAD_DISABLE_SHFT                                       0x0

#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000418c)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_ADDR, HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_PIMEM_SPIDEN_DISABLE_BMSK                           0x80000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_PIMEM_SPIDEN_DISABLE_SHFT                                 0x1f
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_WCSS_SPIDEN_DISABLE_BMSK                            0x40000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_WCSS_SPIDEN_DISABLE_SHFT                                  0x1e
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DAP_SPIDEN_DISABLE_BMSK                             0x20000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DAP_SPIDEN_DISABLE_SHFT                                   0x1d
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_SPIDEN_DISABLE_BMSK                            0x10000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_SPIDEN_DISABLE_SHFT                                  0x1c
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_LPASS_SPNIDEN_DISABLE_BMSK                           0x8000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_LPASS_SPNIDEN_DISABLE_SHFT                                0x1b
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_PIMEM_SPNIDEN_DISABLE_BMSK                           0x4000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_PIMEM_SPNIDEN_DISABLE_SHFT                                0x1a
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_WCSS_SPNIDEN_DISABLE_BMSK                            0x2000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_WCSS_SPNIDEN_DISABLE_SHFT                                 0x19
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DAP_SPNIDEN_DISABLE_BMSK                             0x1000000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DAP_SPNIDEN_DISABLE_SHFT                                  0x18
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_SPNIDEN_DISABLE_BMSK                             0x800000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_SPNIDEN_DISABLE_SHFT                                 0x17
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_MSS_NIDEN_DISABLE_BMSK                                0x400000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_MSS_NIDEN_DISABLE_SHFT                                    0x16
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_LPASS_SENSOR_NIDEN_DISABLE_BMSK                       0x200000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_LPASS_SENSOR_NIDEN_DISABLE_SHFT                           0x15
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_PIMEM_NIDEN_DISABLE_BMSK                              0x100000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_PIMEM_NIDEN_DISABLE_SHFT                                  0x14
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_RPM_NIDEN_DISABLE_BMSK                                 0x80000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_RPM_NIDEN_DISABLE_SHFT                                    0x13
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_WCSS_NIDEN_DISABLE_BMSK                                0x40000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_WCSS_NIDEN_DISABLE_SHFT                                   0x12
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_LPASS_NIDEN_DISABLE_BMSK                               0x20000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_LPASS_NIDEN_DISABLE_SHFT                                  0x11
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DAP_NIDEN_DISABLE_BMSK                                 0x10000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DAP_NIDEN_DISABLE_SHFT                                    0x10
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_NIDEN_DISABLE_BMSK                                 0x8000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_NIDEN_DISABLE_SHFT                                    0xf
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_MSS_DBGEN_DISABLE_BMSK                                  0x4000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_MSS_DBGEN_DISABLE_SHFT                                     0xe
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_A5X_ISDB_DBGEN_DISABLE_BMSK                             0x2000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_A5X_ISDB_DBGEN_DISABLE_SHFT                                0xd
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_VENUS_0_DBGEN_DISABLE_BMSK                              0x1000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_VENUS_0_DBGEN_DISABLE_SHFT                                 0xc
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_RSVD1_BMSK                                               0x800
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_RSVD1_SHFT                                                 0xb
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_LPASS_SENSOR_DBGEN_DISABLE_BMSK                          0x400
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_LPASS_SENSOR_DBGEN_DISABLE_SHFT                            0xa
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_PIMEM_DBGEN_DISABLE_BMSK                                 0x200
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_PIMEM_DBGEN_DISABLE_SHFT                                   0x9
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_RPM_DBGEN_DISABLE_BMSK                                   0x100
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_RPM_DBGEN_DISABLE_SHFT                                     0x8
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_WCSS_DBGEN_DISABLE_BMSK                                   0x80
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_WCSS_DBGEN_DISABLE_SHFT                                    0x7
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_LPASS_Q6_DBGEN_DISABLE_BMSK                               0x40
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_LPASS_Q6_DBGEN_DISABLE_SHFT                                0x6
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DAP_DBGEN_DISABLE_BMSK                                    0x20
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DAP_DBGEN_DISABLE_SHFT                                     0x5
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_DBGEN_DISABLE_BMSK                                   0x10
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_APPS_DBGEN_DISABLE_SHFT                                    0x4
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DAP_DEVICEEN_DISABLE_BMSK                                  0x8
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DAP_DEVICEEN_DISABLE_SHFT                                  0x3
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_RPM_DAPEN_DISABLE_BMSK                                     0x4
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_RPM_DAPEN_DISABLE_SHFT                                     0x2
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_RSVD0_BMSK                                                 0x2
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_RSVD0_SHFT                                                 0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DEBUG_BUS_DISABLE_BMSK                                     0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW0_MSB_DEBUG_BUS_DISABLE_SHFT                                     0x0

#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004190)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_ADDR, HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_RSVD1_BMSK                                          0xffff8000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_RSVD1_SHFT                                                 0xf
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG30_SECURE_BMSK                             0x4000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG30_SECURE_SHFT                                0xe
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG29_SECURE_BMSK                             0x2000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG29_SECURE_SHFT                                0xd
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG28_SECURE_BMSK                             0x1000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG28_SECURE_SHFT                                0xc
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG27_SECURE_BMSK                              0x800
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG27_SECURE_SHFT                                0xb
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG26_SECURE_BMSK                              0x400
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_OEM_SPARE_REG26_SECURE_SHFT                                0xa
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_RSVD0_BMSK                                               0x3fe
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_RSVD0_SHFT                                                 0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_LPASS_SPIDEN_DISABLE_BMSK                                  0x1
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_LSB_LPASS_SPIDEN_DISABLE_SHFT                                  0x0

#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004194)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_ADDR, HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_OEM_PRODUCT_ID_BMSK                                 0xffff0000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_OEM_PRODUCT_ID_SHFT                                       0x10
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_OEM_HW_ID_BMSK                                          0xffff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW1_MSB_OEM_HW_ID_SHFT                                             0x0

#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_LSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004198)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_LSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_LSB_ADDR, HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_LSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_LSB_PERIPH_VID_BMSK                                     0xffff0000
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_LSB_PERIPH_VID_SHFT                                           0x10
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_LSB_PERIPH_PID_BMSK                                         0xffff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_LSB_PERIPH_PID_SHFT                                            0x0

#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_MSB_ADDR                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000419c)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_MSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_MSB_ADDR, HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_MSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_MSB_RSVD0_BMSK                                          0xffffff00
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_MSB_RSVD0_SHFT                                                 0x8
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_MSB_ANTI_ROLLBACK_FEATURE_EN_BMSK                             0xff
#define HWIO_QFPROM_CORR_OEM_CONFIG_ROW2_MSB_ANTI_ROLLBACK_FEATURE_EN_SHFT                              0x0

#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_ADDR                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041a0)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_ADDR, HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_RMSK)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_UFS_SW_CONTROL_DISABLE_BMSK                        0x80000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_UFS_SW_CONTROL_DISABLE_SHFT                              0x1f
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_RSVD2_BMSK                                         0x40000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_RSVD2_SHFT                                               0x1e
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_RSVD1_BMSK                                         0x20000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_RSVD1_SHFT                                               0x1d
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_GFX3D_FREQ_LIMIT_VAL_BMSK                          0x1fe00000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_GFX3D_FREQ_LIMIT_VAL_SHFT                                0x15
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MDSS_RESOLUTION_LIMIT_BMSK                           0x180000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MDSS_RESOLUTION_LIMIT_SHFT                               0x13
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_VENUS_HEVC_ENCODE_DISABLE_BMSK                        0x40000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_VENUS_HEVC_ENCODE_DISABLE_SHFT                           0x12
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_VENUS_HEVC_DECODE_DISABLE_BMSK                        0x20000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_VENUS_HEVC_DECODE_DISABLE_SHFT                           0x11
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_VENUS_4K_DISABLE_BMSK                                 0x10000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_VENUS_4K_DISABLE_SHFT                                    0x10
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_VP8_DECODER_DISABLE_BMSK                               0x8000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_VP8_DECODER_DISABLE_SHFT                                  0xf
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_VP8_ENCODER_DISABLE_BMSK                               0x4000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_VP8_ENCODER_DISABLE_SHFT                                  0xe
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_HDMI_DP_DISABLE_BMSK                                   0x2000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_HDMI_DP_DISABLE_SHFT                                      0xd
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_HDCP_DISABLE_BMSK                                      0x1000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_HDCP_DISABLE_SHFT                                         0xc
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MDP_APICAL_LTC_DISABLE_BMSK                             0x800
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_MDP_APICAL_LTC_DISABLE_SHFT                               0xb
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_HDCP_GLOBAL_KEY_SPLIT2_DISABLE_BMSK                     0x400
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_HDCP_GLOBAL_KEY_SPLIT2_DISABLE_SHFT                       0xa
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_DSI_1_DISABLE_BMSK                                      0x200
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_DSI_1_DISABLE_SHFT                                        0x9
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_USB2_DISABLE_BMSK                                       0x100
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_USB2_DISABLE_SHFT                                         0x8
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_RSVD0_BMSK                                               0x80
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_RSVD0_SHFT                                                0x7
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_CSID_DPCM_14_DISABLE_BMSK                                0x40
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_CSID_DPCM_14_DISABLE_SHFT                                 0x6
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_ISP_1_DISABLE_BMSK                                       0x20
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_ISP_1_DISABLE_SHFT                                        0x5
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_CSID_3_DISABLE_BMSK                                      0x10
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_CSID_3_DISABLE_SHFT                                       0x4
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_CSID_2_DISABLE_BMSK                                       0x8
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_CSID_2_DISABLE_SHFT                                       0x3
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_BOOT_ROM_PATCH_DISABLE_BMSK                               0x7
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_LSB_BOOT_ROM_PATCH_DISABLE_SHFT                               0x0

#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_ADDR                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041a4)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_ADDR, HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_RMSK)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_ICE_FORCE_HW_KEY1_BMSK                             0x80000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_ICE_FORCE_HW_KEY1_SHFT                                   0x1f
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_ICE_FORCE_HW_KEY0_BMSK                             0x40000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_ICE_FORCE_HW_KEY0_SHFT                                   0x1e
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_ICE_DISABLE_BMSK                                   0x20000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_ICE_DISABLE_SHFT                                         0x1d
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_RSVD2_BMSK                                         0x10000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_RSVD2_SHFT                                               0x1c
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_RSVD1_BMSK                                          0x8000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_RSVD1_SHFT                                               0x1b
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_LPASS_SENSOR_DISABLE_BMSK                           0x4000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_LPASS_SENSOR_DISABLE_SHFT                                0x1a
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_LPASS_ISLAND_MODE_Q6_CLK_DISABLE_BMSK               0x2000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_LPASS_ISLAND_MODE_Q6_CLK_DISABLE_SHFT                    0x19
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_LPASS_SW_ISLAND_MODE_DISABLE_BMSK                   0x1000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_LPASS_SW_ISLAND_MODE_DISABLE_SHFT                        0x18
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_LPASS_EFUSE_TESTBUS_READ_DISABLE_BMSK                0x800000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_LPASS_EFUSE_TESTBUS_READ_DISABLE_SHFT                    0x17
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APS_RESET_DISABLE_BMSK                               0x400000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APS_RESET_DISABLE_SHFT                                   0x16
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_HVX_DISABLE_BMSK                                     0x200000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_HVX_DISABLE_SHFT                                         0x15
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APB2JTAG_DISABLE_BMSK                                0x100000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_APB2JTAG_DISABLE_SHFT                                    0x14
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_RSVD6_BMSK                                            0x80000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_RSVD6_SHFT                                               0x13
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_STACKED_MEMORY_ID_BMSK                                0x7c000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_STACKED_MEMORY_ID_SHFT                                    0xe
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_PRNG_TESTMODE_DISABLE_BMSK                             0x2000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_PRNG_TESTMODE_DISABLE_SHFT                                0xd
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_CDSP_DISABLE_BMSK                                      0x1000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_CDSP_DISABLE_SHFT                                         0xc
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_MOCHA_PART_BMSK                                         0x800
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_MOCHA_PART_SHFT                                           0xb
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_RSVD5_BMSK                                              0x400
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_RSVD5_SHFT                                                0xa
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_RSVD4_BMSK                                              0x200
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_RSVD4_SHFT                                                0x9
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_RSVD3_BMSK                                              0x1e0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_RSVD3_SHFT                                                0x5
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_CM_FEAT_CONFIG_DISABLE_BMSK                              0x10
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_CM_FEAT_CONFIG_DISABLE_SHFT                               0x4
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_VFE_RESOLUTION_LIMIT_BMSK                                 0x8
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_VFE_RESOLUTION_LIMIT_SHFT                                 0x3
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_GLD_PDX_FIFO_NIU_BMSK                                     0x4
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_GLD_PDX_FIFO_NIU_SHFT                                     0x2
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_RSVD0_BMSK                                                0x2
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_RSVD0_SHFT                                                0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_VP9_DECODER_DISABLE_BMSK                                  0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW0_MSB_VP9_DECODER_DISABLE_SHFT                                  0x0

#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_ADDR                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041a8)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_ADDR, HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_RMSK)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_MDSP_FW_DISABLE_BMSK                               0xfff00000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_MDSP_FW_DISABLE_SHFT                                     0x14
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_RSVD0_BMSK                                            0x80000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_RSVD0_SHFT                                               0x13
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_NAV_DISABLE_BMSK                                      0x40000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_NAV_DISABLE_SHFT                                         0x12
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_SYS_APCCCFGNMFI_BMSK                                  0x20000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_SYS_APCCCFGNMFI_SHFT                                     0x11
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_GLD_PDX_FIFO_ACE1_BMSK                                0x10000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_GLD_PDX_FIFO_ACE1_SHFT                                   0x10
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_GLD_PDX_FIFO_ACE0_BMSK                                 0x8000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_GLD_PDX_FIFO_ACE0_SHFT                                    0xf
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_MODEM_FEATURE_DISABLE_SPARE_BMSK                       0x7fe0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_MODEM_FEATURE_DISABLE_SPARE_SHFT                          0x5
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_MODEM_FEATURE_DISABLE_SLICE_BMSK                         0x1f
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_LSB_MODEM_FEATURE_DISABLE_SLICE_SHFT                          0x0

#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_ADDR                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041ac)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_ADDR, HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_RMSK)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_SYS_APCX_SYSBARDISABLE_BMSK                        0x80000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_SYS_APCX_SYSBARDISABLE_SHFT                              0x1f
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_SYS_APCSCFGAPMBOOTONMX_BMSK                        0x60000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_SYS_APCSCFGAPMBOOTONMX_SHFT                              0x1d
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_SYS_APCCCFGCPUPRESENT_N_BMSK                       0x1fe00000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_SYS_APCCCFGCPUPRESENT_N_SHFT                             0x15
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_APPS_ACG_DISABLE_BMSK                                0x100000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_APPS_ACG_DISABLE_SHFT                                    0x14
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_RSVD1_BMSK                                            0xf0000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_RSVD1_SHFT                                               0x10
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_MODEM_VU_DISABLE_BMSK                                  0xffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW1_MSB_MODEM_VU_DISABLE_SHFT                                     0x0

#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_ADDR                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041b0)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_ADDR, HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_RMSK)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_APPS_SPNIDEN_DISABLE_BMSK                       0x80000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_APPS_SPNIDEN_DISABLE_SHFT                             0x1f
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_MSS_NIDEN_DISABLE_BMSK                          0x40000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_MSS_NIDEN_DISABLE_SHFT                                0x1e
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_LPASS_SENSOR_NIDEN_DISABLE_BMSK                 0x20000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_LPASS_SENSOR_NIDEN_DISABLE_SHFT                       0x1d
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_PIMEM_NIDEN_DISABLE_BMSK                        0x10000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_PIMEM_NIDEN_DISABLE_SHFT                              0x1c
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_RPM_NIDEN_DISABLE_BMSK                           0x8000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_RPM_NIDEN_DISABLE_SHFT                                0x1b
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_WCSS_NIDEN_DISABLE_BMSK                          0x4000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_WCSS_NIDEN_DISABLE_SHFT                               0x1a
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_LPASS_NIDEN_DISABLE_BMSK                         0x2000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_LPASS_NIDEN_DISABLE_SHFT                              0x19
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_DAP_NIDEN_DISABLE_BMSK                           0x1000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_DAP_NIDEN_DISABLE_SHFT                                0x18
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_APPS_NIDEN_DISABLE_BMSK                           0x800000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_APPS_NIDEN_DISABLE_SHFT                               0x17
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_MSS_DBGEN_DISABLE_BMSK                            0x400000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_MSS_DBGEN_DISABLE_SHFT                                0x16
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_A5X_ISDB_DBGEN_DISABLE_BMSK                       0x200000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_A5X_ISDB_DBGEN_DISABLE_SHFT                           0x15
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_VENUS_0_DBGEN_DISABLE_BMSK                        0x100000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_VENUS_0_DBGEN_DISABLE_SHFT                            0x14
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_TURING_EFUSE_TESTBUS_READ_DISABLE_BMSK                0x80000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_TURING_EFUSE_TESTBUS_READ_DISABLE_SHFT                   0x13
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_LPASS_SENSOR_DBGEN_DISABLE_BMSK                    0x40000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_LPASS_SENSOR_DBGEN_DISABLE_SHFT                       0x12
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_PIMEM_DBGEN_DISABLE_BMSK                           0x20000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_PIMEM_DBGEN_DISABLE_SHFT                              0x11
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_RPM_DBGEN_DISABLE_BMSK                             0x10000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_RPM_DBGEN_DISABLE_SHFT                                0x10
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_WCSS_DBGEN_DISABLE_BMSK                             0x8000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_WCSS_DBGEN_DISABLE_SHFT                                0xf
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_LPASS_Q6_DBGEN_DISABLE_BMSK                         0x4000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_LPASS_Q6_DBGEN_DISABLE_SHFT                            0xe
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_DAP_DBGEN_DISABLE_BMSK                              0x2000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_DAP_DBGEN_DISABLE_SHFT                                 0xd
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_APPS_DBGEN_DISABLE_BMSK                             0x1000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_APPS_DBGEN_DISABLE_SHFT                                0xc
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_DAP_DEVICEEN_DISABLE_BMSK                            0x800
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_DAP_DEVICEEN_DISABLE_SHFT                              0xb
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_RPM_DAPEN_DISABLE_BMSK                               0x400
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_RPM_DAPEN_DISABLE_SHFT                                 0xa
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_DSI_0_DISABLE_BMSK                                      0x200
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_DSI_0_DISABLE_SHFT                                        0x9
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_DEBUG_BUS_DISABLE_BMSK                               0x100
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_DEBUG_BUS_DISABLE_SHFT                                 0x8
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_DCC_DEBUG_DISABLE_BMSK                                0x80
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_DCC_DEBUG_DISABLE_SHFT                                 0x7
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_APPS_APB_DFD_DISABLE_BMSK                             0x40
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_APPS_APB_DFD_DISABLE_SHFT                              0x6
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_GPMU_NIDEN_DISABLE_BMSK                               0x20
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_GPMU_NIDEN_DISABLE_SHFT                                0x5
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_GPMU_DBGEN_DISABLE_BMSK                               0x10
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_GPMU_DBGEN_DISABLE_SHFT                                0x4
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_GPMU_DAPEN_DISABLE_BMSK                                0x8
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QC_GPMU_DAPEN_DISABLE_SHFT                                0x3
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QDI_SPMI_DISABLE_BMSK                                     0x4
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_QDI_SPMI_DISABLE_SHFT                                     0x2
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_SM_BIST_DISABLE_BMSK                                      0x2
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_SM_BIST_DISABLE_SHFT                                      0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_TIC_DISABLE_BMSK                                          0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_LSB_TIC_DISABLE_SHFT                                          0x0

#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_ADDR                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041b4)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_ADDR, HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_RMSK)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_SYS_APCCCFGEND_BMSK                                0x80000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_SYS_APCCCFGEND_SHFT                                      0x1f
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_SYS_APCCCP15SDISABLE_BMSK                          0x40000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_SYS_APCCCP15SDISABLE_SHFT                                0x1e
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_SYS_APCCCFGTE_BMSK                                 0x20000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_SYS_APCCCFGTE_SHFT                                       0x1d
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_SILVER_PLL_MAX_FREQ_LVAL_BMSK                      0x1fe00000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_SILVER_PLL_MAX_FREQ_LVAL_SHFT                            0x15
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_APPS_BOOT_FSM_FUSE_BMSK                              0x1c0000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_APPS_BOOT_FSM_FUSE_SHFT                                  0x12
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_GOLD_PLL_MAX_FREQ_LVAL_BMSK                           0x3fc00
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_GOLD_PLL_MAX_FREQ_LVAL_SHFT                               0xa
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_QC_A5X_ISDB_SECURE_DBGEN_DISABLE_BMSK                   0x200
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_QC_A5X_ISDB_SECURE_DBGEN_DISABLE_SHFT                     0x9
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_QC_LPASS_SPIDEN_DISABLE_BMSK                            0x100
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_QC_LPASS_SPIDEN_DISABLE_SHFT                              0x8
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_QC_PIMEM_SPIDEN_DISABLE_BMSK                             0x80
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_QC_PIMEM_SPIDEN_DISABLE_SHFT                              0x7
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_QC_WCSS_SPIDEN_DISABLE_BMSK                              0x40
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_QC_WCSS_SPIDEN_DISABLE_SHFT                               0x6
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_QC_DAP_SPIDEN_DISABLE_BMSK                               0x20
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_QC_DAP_SPIDEN_DISABLE_SHFT                                0x5
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_QC_APPS_SPIDEN_DISABLE_BMSK                              0x10
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_QC_APPS_SPIDEN_DISABLE_SHFT                               0x4
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_QC_LPASS_SPNIDEN_DISABLE_BMSK                             0x8
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_QC_LPASS_SPNIDEN_DISABLE_SHFT                             0x3
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_QC_PIMEM_SPNIDEN_DISABLE_BMSK                             0x4
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_QC_PIMEM_SPNIDEN_DISABLE_SHFT                             0x2
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_QC_WCSS_SPNIDEN_DISABLE_BMSK                              0x2
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_QC_WCSS_SPNIDEN_DISABLE_SHFT                              0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_QC_DAP_SPNIDEN_DISABLE_BMSK                               0x1
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW2_MSB_QC_DAP_SPNIDEN_DISABLE_SHFT                               0x0

#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_LSB_ADDR                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041b8)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_LSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_LSB_ADDR, HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_LSB_RMSK)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_LSB_TAP_GEN_SPARE_INSTR_DISABLE_13_0_BMSK              0xfffc0000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_LSB_TAP_GEN_SPARE_INSTR_DISABLE_13_0_SHFT                    0x12
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_LSB_TAP_INSTR_DISABLE_BMSK                                0x3ffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_LSB_TAP_INSTR_DISABLE_SHFT                                    0x0

#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_ADDR                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041bc)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_ADDR, HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_RMSK)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_SEC_TAP_ACCESS_DISABLE_BMSK                        0xfffc0000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_SEC_TAP_ACCESS_DISABLE_SHFT                              0x12
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_TAP_GEN_SPARE_INSTR_DISABLE_31_14_BMSK                0x3ffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW3_MSB_TAP_GEN_SPARE_INSTR_DISABLE_31_14_SHFT                    0x0

#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_ADDR                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041c0)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_ADDR, HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_RMSK)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_MODEM_PBL_PATCH_VERSION_BMSK                       0xfe000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_MODEM_PBL_PATCH_VERSION_SHFT                             0x19
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_APPS_PBL_PATCH_VERSION_BMSK                         0x1fc0000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_APPS_PBL_PATCH_VERSION_SHFT                              0x12
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_APPS_PBL_BOOT_SPEED_BMSK                              0x30000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_APPS_PBL_BOOT_SPEED_SHFT                                 0x10
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_MODEM_PBL_BOOT_BMSK                                    0x8000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_MODEM_PBL_BOOT_SHFT                                       0xf
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_RSVD1_BMSK                                             0x4000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_RSVD1_SHFT                                                0xe
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_APPS_BOOT_FROM_ROM_BMSK                                0x2000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_APPS_BOOT_FROM_ROM_SHFT                                   0xd
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_RSVD0_BMSK                                             0x1000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_RSVD0_SHFT                                                0xc
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_MODEM_BOOT_FROM_ROM_BMSK                                0x800
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_MODEM_BOOT_FROM_ROM_SHFT                                  0xb
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_MSA_ENA_BMSK                                            0x400
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_MSA_ENA_SHFT                                              0xa
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_FORCE_MSA_AUTH_EN_BMSK                                  0x200
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_FORCE_MSA_AUTH_EN_SHFT                                    0x9
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_ARM_CE_DISABLE_USAGE_BMSK                               0x100
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_ARM_CE_DISABLE_USAGE_SHFT                                 0x8
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_BOOT_ROM_CFG_BMSK                                        0xff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_LSB_BOOT_ROM_CFG_SHFT                                         0x0

#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_ADDR                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041c4)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_RMSK                                               0xffffffff
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_ADDR, HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_RMSK)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_APPS_BOOT_TRIGGER_DISABLE_BMSK                     0x80000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_APPS_BOOT_TRIGGER_DISABLE_SHFT                           0x1f
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_PBL_QSEE_BOOT_FLOW_DISABLE_BMSK                    0x40000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_PBL_QSEE_BOOT_FLOW_DISABLE_SHFT                          0x1e
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_XBL_SEC_AUTH_DISABLE_BMSK                          0x20000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_XBL_SEC_AUTH_DISABLE_SHFT                                0x1d
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_MSM_PKG_TYPE_BMSK                                  0x10000000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_MSM_PKG_TYPE_SHFT                                        0x1c
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_RSVD3_BMSK                                          0xffc0000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_RSVD3_SHFT                                               0x12
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_FOUNDRY_ID_BMSK                                       0x3c000
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_FOUNDRY_ID_SHFT                                           0xe
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_PLL_CFG_BMSK                                           0x3ff0
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_PLL_CFG_SHFT                                              0x4
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_APPS_PBL_PLL_CTRL_BMSK                                    0xf
#define HWIO_QFPROM_CORR_FEAT_CONFIG_ROW4_MSB_APPS_PBL_PLL_CTRL_SHFT                                    0x0

#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_LSB_ADDR(n)                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041c8 + 0x8 * (n))
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_LSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_LSB_MAXn                                                           3
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_PK_HASH0_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_PK_HASH0_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_PK_HASH0_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_LSB_HASH_DATA0_BMSK                                       0xffffffff
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_LSB_HASH_DATA0_SHFT                                              0x0

#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_ADDR(n)                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041cc + 0x8 * (n))
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_MAXn                                                           3
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_HASH_DATA1_BMSK                                       0xffffffff
#define HWIO_QFPROM_CORR_PK_HASH0_ROWn_MSB_HASH_DATA1_SHFT                                              0x0

#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041e8)
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_RMSK                                                     0xffff803e
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW0_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW0_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_LMH_CS_FUSES_SLOPE_16_0_BMSK                             0xffff8000
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_LMH_CS_FUSES_SLOPE_16_0_SHFT                                    0xf
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_MSS_Q6SS0_LDO_VREF_TRIM_BMSK                                   0x3e
#define HWIO_QFPROM_CORR_CALIB_ROW0_LSB_MSS_Q6SS0_LDO_VREF_TRIM_SHFT                                    0x1

#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041ec)
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW0_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW0_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_LMH_CS_FUSES_INTERCEPT_8_0_BMSK                          0xff800000
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_LMH_CS_FUSES_INTERCEPT_8_0_SHFT                                0x17
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_LMH_CS_FUSES_SLOPE_39_17_BMSK                              0x7fffff
#define HWIO_QFPROM_CORR_CALIB_ROW0_MSB_LMH_CS_FUSES_SLOPE_39_17_SHFT                                   0x0

#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041f0)
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW1_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW1_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_LMH_FUSES_AMP_COMP_0_BMSK                                0x80000000
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_LMH_FUSES_AMP_COMP_0_SHFT                                      0x1f
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_LMH_CS_FUSES_INTERCEPT_39_9_BMSK                         0x7fffffff
#define HWIO_QFPROM_CORR_CALIB_ROW1_LSB_LMH_CS_FUSES_INTERCEPT_39_9_SHFT                                0x0

#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041f4)
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW1_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW1_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_SPARE0_BMSK                                              0x80000000
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_SPARE0_SHFT                                                    0x1f
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_REFGEN_WEST_BGV_TRIM_BMSK                                0x7f800000
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_REFGEN_WEST_BGV_TRIM_SHFT                                      0x17
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_REFGEN_EAST_BGV_TRIM_BMSK                                  0x7f8000
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_REFGEN_EAST_BGV_TRIM_SHFT                                       0xf
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_BANDGAP_TRIM_BMSK                                            0x7f00
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_BANDGAP_TRIM_SHFT                                               0x8
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_GPU_LDOVREFTRIM_BMSK                                           0xf8
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_GPU_LDOVREFTRIM_SHFT                                            0x3
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_LMH_FUSES_AMP_COMP_3_1_BMSK                                     0x7
#define HWIO_QFPROM_CORR_CALIB_ROW1_MSB_LMH_FUSES_AMP_COMP_3_1_SHFT                                     0x0

#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041f8)
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW2_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW2_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_GPU_LMH_CS_FUSES_INTERCEPT_HM_1_0_BMSK                   0xc0000000
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_GPU_LMH_CS_FUSES_INTERCEPT_HM_1_0_SHFT                         0x1e
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_GPU_LMH_CS_FUSES_SLOPE_SPTP_BMSK                         0x3ff00000
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_GPU_LMH_CS_FUSES_SLOPE_SPTP_SHFT                               0x14
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_GPU_LMH_CS_FUSES_SLOPE_RAC_BMSK                             0xffc00
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_GPU_LMH_CS_FUSES_SLOPE_RAC_SHFT                                 0xa
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_GPU_LMH_CS_FUSES_SLOPE_HM_BMSK                                0x3ff
#define HWIO_QFPROM_CORR_CALIB_ROW2_LSB_GPU_LMH_CS_FUSES_SLOPE_HM_SHFT                                  0x0

#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000041fc)
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW2_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW2_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_GPU_LMH_CS_FUSES_AMP_COMP_BMSK                           0xf0000000
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_GPU_LMH_CS_FUSES_AMP_COMP_SHFT                                 0x1c
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_GPU_LMH_CS_FUSES_INTERCEPT_SPTP_BMSK                      0xffc0000
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_GPU_LMH_CS_FUSES_INTERCEPT_SPTP_SHFT                           0x12
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_GPU_LMH_CS_FUSES_INTERCEPT_RAC_BMSK                         0x3ff00
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_GPU_LMH_CS_FUSES_INTERCEPT_RAC_SHFT                             0x8
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_GPU_LMH_CS_FUSES_INTERCEPT_HM_9_2_BMSK                         0xff
#define HWIO_QFPROM_CORR_CALIB_ROW2_MSB_GPU_LMH_CS_FUSES_INTERCEPT_HM_9_2_SHFT                          0x0

#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004200)
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW3_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW3_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW3_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_CPR0_TARG_VOLT_OFFSET_NOM_BMSK                           0xf0000000
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_CPR0_TARG_VOLT_OFFSET_NOM_SHFT                                 0x1c
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_CPR0_TARG_VOLT_OFFSET_NOMPLUS_BMSK                        0xf000000
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_CPR0_TARG_VOLT_OFFSET_NOMPLUS_SHFT                             0x18
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_CPR0_TARG_VOLT_OFFSET_TUR_BMSK                             0xf00000
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_CPR0_TARG_VOLT_OFFSET_TUR_SHFT                                 0x14
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_CPR0_TARG_VOLT_SVS2_BMSK                                    0xf8000
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_CPR0_TARG_VOLT_SVS2_SHFT                                        0xf
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_CPR0_TARG_VOLT_SVS_BMSK                                      0x7c00
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_CPR0_TARG_VOLT_SVS_SHFT                                         0xa
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_CPR0_TARG_VOLT_NOM_BMSK                                       0x3e0
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_CPR0_TARG_VOLT_NOM_SHFT                                         0x5
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_CPR0_TARG_VOLT_TUR_BMSK                                        0x1f
#define HWIO_QFPROM_CORR_CALIB_ROW3_LSB_CPR0_TARG_VOLT_TUR_SHFT                                         0x0

#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004204)
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW3_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW3_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW3_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_CPR1_TARG_VOLT_SVS2_BMSK                                 0xf8000000
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_CPR1_TARG_VOLT_SVS2_SHFT                                       0x1b
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_CPR1_TARG_VOLT_SVS_BMSK                                   0x7c00000
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_CPR1_TARG_VOLT_SVS_SHFT                                        0x16
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_CPR1_TARG_VOLT_NOM_BMSK                                    0x3e0000
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_CPR1_TARG_VOLT_NOM_SHFT                                        0x11
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_CPR1_TARG_VOLT_TUR_BMSK                                     0x1f000
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_CPR1_TARG_VOLT_TUR_SHFT                                         0xc
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_CPR0_AGING_BMSK                                               0xff0
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_CPR0_AGING_SHFT                                                 0x4
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_CPR0_TARG_VOLT_OFFSET_SVSP_BMSK                                 0xf
#define HWIO_QFPROM_CORR_CALIB_ROW3_MSB_CPR0_TARG_VOLT_OFFSET_SVSP_SHFT                                 0x0

#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004208)
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW4_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW4_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_CPR2_TARG_VOLT_NOM_2_0_BMSK                              0xe0000000
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_CPR2_TARG_VOLT_NOM_2_0_SHFT                                    0x1d
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_CPR2_TARG_VOLT_NOMPLUS_BMSK                              0x1f000000
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_CPR2_TARG_VOLT_NOMPLUS_SHFT                                    0x18
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_CPR1_AGING_BMSK                                            0xff0000
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_CPR1_AGING_SHFT                                                0x10
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_CPR1_TARG_VOLT_OFFSET_SVSPLUS_BMSK                           0xf000
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_CPR1_TARG_VOLT_OFFSET_SVSPLUS_SHFT                              0xc
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_CPR1_TARG_VOLT_OFFSET_NOM_BMSK                                0xf00
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_CPR1_TARG_VOLT_OFFSET_NOM_SHFT                                  0x8
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_CPR1_TARG_VOLT_OFFSET_NOMPLUS_BMSK                             0xf0
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_CPR1_TARG_VOLT_OFFSET_NOMPLUS_SHFT                              0x4
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_CPR1_TARG_VOLT_OFFSET_TUR_BMSK                                  0xf
#define HWIO_QFPROM_CORR_CALIB_ROW4_LSB_CPR1_TARG_VOLT_OFFSET_TUR_SHFT                                  0x0

#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000420c)
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW4_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW4_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_CPR2_AGING_3_0_BMSK                                      0xf0000000
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_CPR2_AGING_3_0_SHFT                                            0x1c
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_CPR6_SVSPLUS_ROSEL_BMSK                                   0xf000000
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_CPR6_SVSPLUS_ROSEL_SHFT                                        0x18
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_CPR2_TARG_VOLT_OFFSET_SVSPLUS_BMSK                         0xf00000
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_CPR2_TARG_VOLT_OFFSET_SVSPLUS_SHFT                             0x14
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_CPR2_TARG_VOLT_OFFSET_NOM_BMSK                              0xf0000
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_CPR2_TARG_VOLT_OFFSET_NOM_SHFT                                 0x10
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_CPR2_TARG_VOLT_OFFSET_NOMPLUS_BMSK                           0xf000
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_CPR2_TARG_VOLT_OFFSET_NOMPLUS_SHFT                              0xc
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_CPR2_TARG_VOLT_SVS2_BMSK                                      0xf80
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_CPR2_TARG_VOLT_SVS2_SHFT                                        0x7
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_CPR2_TARG_VOLT_SVS_BMSK                                        0x7c
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_CPR2_TARG_VOLT_SVS_SHFT                                         0x2
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_CPR2_TARG_VOLT_NOM_4_3_BMSK                                     0x3
#define HWIO_QFPROM_CORR_CALIB_ROW4_MSB_CPR2_TARG_VOLT_NOM_4_3_SHFT                                     0x0

#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004210)
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW5_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW5_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW5_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_CPR4_TARG_VOLT_NOM_3_0_BMSK                              0xf0000000
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_CPR4_TARG_VOLT_NOM_3_0_SHFT                                    0x1c
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_CPR4_TARG_VOLT_TUR_BMSK                                   0xf800000
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_CPR4_TARG_VOLT_TUR_SHFT                                        0x17
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_CPR4_TARG_VOLT_SVS_BMSK                                    0x7c0000
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_CPR4_TARG_VOLT_SVS_SHFT                                        0x12
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_CPR7_TURBO_L2_ROSEL_BMSK                                    0x3c000
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_CPR7_TURBO_L2_ROSEL_SHFT                                        0xe
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_CPR3_TARG_VOLT_TUR_BMSK                                      0x3e00
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_CPR3_TARG_VOLT_TUR_SHFT                                         0x9
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_CPR3_TARG_VOLT_NOM_BMSK                                       0x1f0
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_CPR3_TARG_VOLT_NOM_SHFT                                         0x4
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_CPR2_AGING_7_4_BMSK                                             0xf
#define HWIO_QFPROM_CORR_CALIB_ROW5_LSB_CPR2_AGING_7_4_SHFT                                             0x0

#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004214)
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_RMSK                                                      0x1ffffff
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW5_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW5_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW5_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_CPR0_TARG_VOLT_OFFSET_SUTUR_BMSK                          0x1e00000
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_CPR0_TARG_VOLT_OFFSET_SUTUR_SHFT                               0x15
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_CPR0_TARG_VOLT_SUTUR_BMSK                                  0x1f0000
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_CPR0_TARG_VOLT_SUTUR_SHFT                                      0x10
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_CPR5_TARG_VOLT_TUR_BMSK                                      0xf800
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_CPR5_TARG_VOLT_TUR_SHFT                                         0xb
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_CPR5_TARG_VOLT_NOM_BMSK                                       0x7c0
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_CPR5_TARG_VOLT_NOM_SHFT                                         0x6
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_CPR4_TARG_VOLT_SVS2_BMSK                                       0x3e
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_CPR4_TARG_VOLT_SVS2_SHFT                                        0x1
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_CPR4_TARG_VOLT_NOM_4_BMSK                                       0x1
#define HWIO_QFPROM_CORR_CALIB_ROW5_MSB_CPR4_TARG_VOLT_NOM_4_SHFT                                       0x0

#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004218)
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW6_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW6_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW6_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_CPR6_TARG_VOLT_SVS_3_0_BMSK                              0xf0000000
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_CPR6_TARG_VOLT_SVS_3_0_SHFT                                    0x1c
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_CPR6_TARG_VOLT_NOM_BMSK                                   0xfc00000
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_CPR6_TARG_VOLT_NOM_SHFT                                        0x16
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_CPR6_TARG_VOLT_TUR_L1_BMSK                                 0x3f0000
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_CPR6_TARG_VOLT_TUR_L1_SHFT                                     0x10
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_CPR6_SVS2_ROSEL_BMSK                                         0xf000
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_CPR6_SVS2_ROSEL_SHFT                                            0xc
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_CPR6_SVS_ROSEL_BMSK                                           0xf00
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_CPR6_SVS_ROSEL_SHFT                                             0x8
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_CPR6_NOMINAL_ROSEL_BMSK                                        0xf0
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_CPR6_NOMINAL_ROSEL_SHFT                                         0x4
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_CPR6_TURBO_L1_ROSEL_BMSK                                        0xf
#define HWIO_QFPROM_CORR_CALIB_ROW6_LSB_CPR6_TURBO_L1_ROSEL_SHFT                                        0x0

#define HWIO_QFPROM_CORR_CALIB_ROW6_MSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000421c)
#define HWIO_QFPROM_CORR_CALIB_ROW6_MSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW6_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW6_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW6_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW6_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW6_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW6_MSB_CPR6_NOMINAL_QUOT_VMIN_BMSK                              0xfff00000
#define HWIO_QFPROM_CORR_CALIB_ROW6_MSB_CPR6_NOMINAL_QUOT_VMIN_SHFT                                    0x14
#define HWIO_QFPROM_CORR_CALIB_ROW6_MSB_CPR6_TURBO_L1_QUOT_VMIN_BMSK                                0xfff00
#define HWIO_QFPROM_CORR_CALIB_ROW6_MSB_CPR6_TURBO_L1_QUOT_VMIN_SHFT                                    0x8
#define HWIO_QFPROM_CORR_CALIB_ROW6_MSB_CPR6_TARG_VOLT_SVS2_BMSK                                       0xfc
#define HWIO_QFPROM_CORR_CALIB_ROW6_MSB_CPR6_TARG_VOLT_SVS2_SHFT                                        0x2
#define HWIO_QFPROM_CORR_CALIB_ROW6_MSB_CPR6_TARG_VOLT_SVS_5_4_BMSK                                     0x3
#define HWIO_QFPROM_CORR_CALIB_ROW6_MSB_CPR6_TARG_VOLT_SVS_5_4_SHFT                                     0x0

#define HWIO_QFPROM_CORR_CALIB_ROW7_LSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004220)
#define HWIO_QFPROM_CORR_CALIB_ROW7_LSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW7_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW7_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW7_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW7_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW7_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW7_LSB_CPR6_QUOT_OFFSET_NOM_0_BMSK                              0x80000000
#define HWIO_QFPROM_CORR_CALIB_ROW7_LSB_CPR6_QUOT_OFFSET_NOM_0_SHFT                                    0x1f
#define HWIO_QFPROM_CORR_CALIB_ROW7_LSB_CPR6_QUOT_OFFSET_TUR_L1_BMSK                             0x7f000000
#define HWIO_QFPROM_CORR_CALIB_ROW7_LSB_CPR6_QUOT_OFFSET_TUR_L1_SHFT                                   0x18
#define HWIO_QFPROM_CORR_CALIB_ROW7_LSB_CPR6_SVS2_QUOT_VMIN_BMSK                                   0xfff000
#define HWIO_QFPROM_CORR_CALIB_ROW7_LSB_CPR6_SVS2_QUOT_VMIN_SHFT                                        0xc
#define HWIO_QFPROM_CORR_CALIB_ROW7_LSB_CPR6_SVS_QUOT_VMIN_BMSK                                       0xfff
#define HWIO_QFPROM_CORR_CALIB_ROW7_LSB_CPR6_SVS_QUOT_VMIN_SHFT                                         0x0

#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004224)
#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW7_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW7_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW7_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_CPR7_SVS_ROSEL_2_0_BMSK                                  0xe0000000
#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_CPR7_SVS_ROSEL_2_0_SHFT                                        0x1d
#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_CPR7_NOMINAL_ROSEL_BMSK                                  0x1e000000
#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_CPR7_NOMINAL_ROSEL_SHFT                                        0x19
#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_CPR7_TURBO_ROSEL_BMSK                                     0x1e00000
#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_CPR7_TURBO_ROSEL_SHFT                                          0x15
#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_CPR6_AGING_BMSK                                            0x1fe000
#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_CPR6_AGING_SHFT                                                 0xd
#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_CPR6_QUOT_OFFSET_SVS_BMSK                                    0x1fc0
#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_CPR6_QUOT_OFFSET_SVS_SHFT                                       0x6
#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_CPR6_QUOT_OFFSET_NOM_6_1_BMSK                                  0x3f
#define HWIO_QFPROM_CORR_CALIB_ROW7_MSB_CPR6_QUOT_OFFSET_NOM_6_1_SHFT                                   0x0

#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004228)
#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW8_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW8_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW8_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_CPR7_TURBO_QUOT_VMIN_2_0_BMSK                            0xe0000000
#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_CPR7_TURBO_QUOT_VMIN_2_0_SHFT                                  0x1d
#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_CPR7_TARG_VOLT_SVSPLUS_BMSK                              0x1f800000
#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_CPR7_TARG_VOLT_SVSPLUS_SHFT                                    0x17
#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_CPR7_TARG_VOLT_SVS_BMSK                                    0x7e0000
#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_CPR7_TARG_VOLT_SVS_SHFT                                        0x11
#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_CPR7_TARG_VOLT_NOM_BMSK                                     0x1f800
#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_CPR7_TARG_VOLT_NOM_SHFT                                         0xb
#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_CPR7_TARG_VOLT_TUR_BMSK                                       0x7e0
#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_CPR7_TARG_VOLT_TUR_SHFT                                         0x5
#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_CPR7_SVSPLUS_ROSEL_BMSK                                        0x1e
#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_CPR7_SVSPLUS_ROSEL_SHFT                                         0x1
#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_CPR7_SVS_ROSEL_3_BMSK                                           0x1
#define HWIO_QFPROM_CORR_CALIB_ROW8_LSB_CPR7_SVS_ROSEL_3_SHFT                                           0x0

#define HWIO_QFPROM_CORR_CALIB_ROW8_MSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000422c)
#define HWIO_QFPROM_CORR_CALIB_ROW8_MSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW8_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW8_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW8_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW8_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW8_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW8_MSB_CPR7_SVS_QUOT_VMIN_10_0_BMSK                             0xffe00000
#define HWIO_QFPROM_CORR_CALIB_ROW8_MSB_CPR7_SVS_QUOT_VMIN_10_0_SHFT                                   0x15
#define HWIO_QFPROM_CORR_CALIB_ROW8_MSB_CPR7_NOM_QUOT_VMIN_BMSK                                    0x1ffe00
#define HWIO_QFPROM_CORR_CALIB_ROW8_MSB_CPR7_NOM_QUOT_VMIN_SHFT                                         0x9
#define HWIO_QFPROM_CORR_CALIB_ROW8_MSB_CPR7_TURBO_QUOT_VMIN_11_3_BMSK                                0x1ff
#define HWIO_QFPROM_CORR_CALIB_ROW8_MSB_CPR7_TURBO_QUOT_VMIN_11_3_SHFT                                  0x0

#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004230)
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW9_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW9_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW9_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_CPR7_QOUT_OFFSET_SVSPLUS_4_0_BMSK                        0xf8000000
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_CPR7_QOUT_OFFSET_SVSPLUS_4_0_SHFT                              0x1b
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_CPR7_QOUT_OFFSET_NOM_BMSK                                 0x7f00000
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_CPR7_QOUT_OFFSET_NOM_SHFT                                      0x14
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_CPR7_QOUT_OFFSET_TUR_BMSK                                   0xfe000
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_CPR7_QOUT_OFFSET_TUR_SHFT                                       0xd
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_CPR7_SVSPLUS_QUOT_VMIN_BMSK                                  0x1ffe
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_CPR7_SVSPLUS_QUOT_VMIN_SHFT                                     0x1
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_CPR7_SVS_QUOT_VMIN_11_BMSK                                      0x1
#define HWIO_QFPROM_CORR_CALIB_ROW9_LSB_CPR7_SVS_QUOT_VMIN_11_SHFT                                      0x0

#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_ADDR                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004234)
#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_RMSK                                                     0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW9_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW9_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW9_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_CPR7_QUOT_OFFSET_TURBO_L2_3_0_BMSK                       0xf0000000
#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_CPR7_QUOT_OFFSET_TURBO_L2_3_0_SHFT                             0x1c
#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_CPR7_TURBO_L2_QUOT_VMIN_BMSK                              0xfff0000
#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_CPR7_TURBO_L2_QUOT_VMIN_SHFT                                   0x10
#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_CPR7_TARG_VOLT_TURBO_L2_BMSK                                 0xfc00
#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_CPR7_TARG_VOLT_TURBO_L2_SHFT                                    0xa
#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_CPR7_AGING_BMSK                                               0x3fc
#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_CPR7_AGING_SHFT                                                 0x2
#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_CPR7_QOUT_OFFSET_SVSPLUS_6_5_BMSK                               0x3
#define HWIO_QFPROM_CORR_CALIB_ROW9_MSB_CPR7_QOUT_OFFSET_SVSPLUS_6_5_SHFT                               0x0

#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004238)
#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW10_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW10_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW10_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_CPR_GLOBAL_RC_0_BMSK                                    0x80000000
#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_CPR_GLOBAL_RC_0_SHFT                                          0x1f
#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_CPR_LOCAL_RC_BMSK                                       0x70000000
#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_CPR_LOCAL_RC_SHFT                                             0x1c
#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_CPR9_QUOT_OFFSET_SVSPLUS_BMSK                            0xfe00000
#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_CPR9_QUOT_OFFSET_SVSPLUS_SHFT                                 0x15
#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_CPR6_SVSPLUS_QUOT_VMIN_BMSK                               0x1ffe00
#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_CPR6_SVSPLUS_QUOT_VMIN_SHFT                                    0x9
#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_CPR6_TARG_VOLT_SVSPLUS_BMSK                                  0x1f8
#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_CPR6_TARG_VOLT_SVSPLUS_SHFT                                    0x3
#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_CPR7_QUOT_OFFSET_TURBO_L2_6_4_BMSK                             0x7
#define HWIO_QFPROM_CORR_CALIB_ROW10_LSB_CPR7_QUOT_OFFSET_TURBO_L2_6_4_SHFT                             0x0

#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000423c)
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_RMSK                                                    0xffffc07f
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW10_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW10_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW10_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_SPARE_71_63_BMSK                                        0x80000000
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_SPARE_71_63_SHFT                                              0x1f
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_SPARE_71_62_BMSK                                        0x40000000
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_SPARE_71_62_SHFT                                              0x1e
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_SPARE_71_61_BMSK                                        0x20000000
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_SPARE_71_61_SHFT                                              0x1d
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_SW_CAL_REDUN_SEL_BMSK                                   0x1c000000
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_SW_CAL_REDUN_SEL_SHFT                                         0x1a
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_CPR_RESERVED_BMSK                                        0x3ffc000
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_CPR_RESERVED_SHFT                                              0xe
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_GFX_LOD_CPR_CL_ENABLE_BMSK                                    0x40
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_GFX_LOD_CPR_CL_ENABLE_SHFT                                     0x6
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_CPR7_BINNING_ENABLE_BMSK                                      0x20
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_CPR7_BINNING_ENABLE_SHFT                                       0x5
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_CPR_GFX_LDO_RC_BMSK                                           0x1c
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_CPR_GFX_LDO_RC_SHFT                                            0x2
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_CPR_GLOBAL_RC_2_1_BMSK                                         0x3
#define HWIO_QFPROM_CORR_CALIB_ROW10_MSB_CPR_GLOBAL_RC_2_1_SHFT                                         0x0

#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004240)
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW11_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW11_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW11_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_SPARE_72_31_BMSK                                        0x80000000
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_SPARE_72_31_SHFT                                              0x1f
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_SPARE_72_30_BMSK                                        0x40000000
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_SPARE_72_30_SHFT                                              0x1e
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_QUSB_REFCLK_SEL_BMSK                                    0x20000000
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_QUSB_REFCLK_SEL_SHFT                                          0x1d
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_QUSB_PORT0_HSTX_TRIM_LSB_BMSK                           0x1e000000
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_QUSB_PORT0_HSTX_TRIM_LSB_SHFT                                 0x19
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_SRAM_AGING_SENSOR_1_BMSK                                 0x1fe0000
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_SRAM_AGING_SENSOR_1_SHFT                                      0x11
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_SRAM_AGING_SENSOR_0_BMSK                                   0x1fe00
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_SRAM_AGING_SENSOR_0_SHFT                                       0x9
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_GNSS_ADC_RSB_BMSK                                            0x1c0
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_GNSS_ADC_RSB_SHFT                                              0x6
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_GNSS_ADC_LDO_BMSK                                             0x38
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_GNSS_ADC_LDO_SHFT                                              0x3
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_GNSS_ADC_VREF_BMSK                                             0x7
#define HWIO_QFPROM_CORR_CALIB_ROW11_LSB_GNSS_ADC_VREF_SHFT                                             0x0

#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004244)
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW11_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW11_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW11_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_TSENS2_OFFSET_BMSK                                      0xf0000000
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_TSENS2_OFFSET_SHFT                                            0x1c
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_TSENS1_OFFSET_BMSK                                       0xf000000
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_TSENS1_OFFSET_SHFT                                            0x18
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_TSENS0_OFFSET_BMSK                                        0xf00000
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_TSENS0_OFFSET_SHFT                                            0x14
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_TSENS1_BASE1_BMSK                                          0xffc00
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_TSENS1_BASE1_SHFT                                              0xa
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_TSENS1_BASE0_BMSK                                            0x3ff
#define HWIO_QFPROM_CORR_CALIB_ROW11_MSB_TSENS1_BASE0_SHFT                                              0x0

#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004248)
#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW12_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW12_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW12_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_TSENS10_OFFSET_BMSK                                     0xf0000000
#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_TSENS10_OFFSET_SHFT                                           0x1c
#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_TSENS9_OFFSET_BMSK                                       0xf000000
#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_TSENS9_OFFSET_SHFT                                            0x18
#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_TSENS8_OFFSET_BMSK                                        0xf00000
#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_TSENS8_OFFSET_SHFT                                            0x14
#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_TSENS7_OFFSET_BMSK                                         0xf0000
#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_TSENS7_OFFSET_SHFT                                            0x10
#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_TSENS6_OFFSET_BMSK                                          0xf000
#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_TSENS6_OFFSET_SHFT                                             0xc
#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_TSENS5_OFFSET_BMSK                                           0xf00
#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_TSENS5_OFFSET_SHFT                                             0x8
#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_TSENS4_OFFSET_BMSK                                            0xf0
#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_TSENS4_OFFSET_SHFT                                             0x4
#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_TSENS3_OFFSET_BMSK                                             0xf
#define HWIO_QFPROM_CORR_CALIB_ROW12_LSB_TSENS3_OFFSET_SHFT                                             0x0

#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000424c)
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_RMSK                                                    0x7e0fffff
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW12_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW12_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW12_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_GFX_LDO_ENABLE_SVS3_BMSK                                0x40000000
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_GFX_LDO_ENABLE_SVS3_SHFT                                      0x1e
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_GFX_LDO_ENABLE_SVS2_BMSK                                0x20000000
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_GFX_LDO_ENABLE_SVS2_SHFT                                      0x1d
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_GFX_LDO_ENABLE_SVSP_BMSK                                0x10000000
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_GFX_LDO_ENABLE_SVSP_SHFT                                      0x1c
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_GFX_LDO_ENABLE_SVS_BMSK                                  0x8000000
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_GFX_LDO_ENABLE_SVS_SHFT                                       0x1b
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_GFX_LDO_ENABLE_NOM_BMSK                                  0x4000000
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_GFX_LDO_ENABLE_NOM_SHFT                                       0x1a
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_GFX_LDO_ENABLE_NOMP_BMSK                                 0x2000000
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_GFX_LDO_ENABLE_NOMP_SHFT                                      0x19
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_MSS_Q6_LDO_ENABLE_SVS3_BMSK                                0x80000
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_MSS_Q6_LDO_ENABLE_SVS3_SHFT                                   0x13
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_MSS_Q6_LDO_ENABLE_SVS2_BMSK                                0x40000
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_MSS_Q6_LDO_ENABLE_SVS2_SHFT                                   0x12
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_MSS_Q6_LDO_ENABLE_SVS_BMSK                                 0x20000
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_MSS_Q6_LDO_ENABLE_SVS_SHFT                                    0x11
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_MSS_Q6_LDO_ENABLE_SVSP_BMSK                                0x10000
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_MSS_Q6_LDO_ENABLE_SVSP_SHFT                                   0x10
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_MSS_Q6_LDO_ENABLE_NOM_BMSK                                  0x8000
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_MSS_Q6_LDO_ENABLE_NOM_SHFT                                     0xf
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_TSENS_CAL_SEL_BMSK                                          0x7000
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_TSENS_CAL_SEL_SHFT                                             0xc
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_TSENS13_OFFSET_BMSK                                          0xf00
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_TSENS13_OFFSET_SHFT                                            0x8
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_TSENS12_OFFSET_BMSK                                           0xf0
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_TSENS12_OFFSET_SHFT                                            0x4
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_TSENS11_OFFSET_BMSK                                            0xf
#define HWIO_QFPROM_CORR_CALIB_ROW12_MSB_TSENS11_OFFSET_SHFT                                            0x0

#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004250)
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_RMSK                                                           0xf
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW13_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW13_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW13_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_RSVD_HVX_LDO_ENABLE_SVS3_BMSK                                  0x8
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_RSVD_HVX_LDO_ENABLE_SVS3_SHFT                                  0x3
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_RSVD_HVX_LDO_ENABLE_SVS2_BMSK                                  0x4
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_RSVD_HVX_LDO_ENABLE_SVS2_SHFT                                  0x2
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_RSVD_HVX_LDO_ENABLE_SVS1_BMSK                                  0x2
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_RSVD_HVX_LDO_ENABLE_SVS1_SHFT                                  0x1
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_RSVD_HVX_LDO_ENABLE_SVSP_BMSK                                  0x1
#define HWIO_QFPROM_CORR_CALIB_ROW13_LSB_RSVD_HVX_LDO_ENABLE_SVSP_SHFT                                  0x0

#define HWIO_QFPROM_CORR_CALIB_ROW13_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004254)
#define HWIO_QFPROM_CORR_CALIB_ROW13_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW13_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW13_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW13_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW13_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW13_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW13_MSB_OUT(v)      \
        out_dword(HWIO_QFPROM_CORR_CALIB_ROW13_MSB_ADDR,v)
#define HWIO_QFPROM_CORR_CALIB_ROW13_MSB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_CORR_CALIB_ROW13_MSB_ADDR,m,v,HWIO_QFPROM_CORR_CALIB_ROW13_MSB_IN)
#define HWIO_QFPROM_CORR_CALIB_ROW13_MSB_RSVD_BMSK                                               0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW13_MSB_RSVD_SHFT                                                      0x0

#define HWIO_QFPROM_CORR_CALIB_ROW14_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004258)
#define HWIO_QFPROM_CORR_CALIB_ROW14_LSB_RMSK                                                    0xffffffc0
#define HWIO_QFPROM_CORR_CALIB_ROW14_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW14_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW14_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW14_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW14_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW14_LSB_VSENSE_CALIB_25_0_BMSK                                  0xffffffc0
#define HWIO_QFPROM_CORR_CALIB_ROW14_LSB_VSENSE_CALIB_25_0_SHFT                                         0x6

#define HWIO_QFPROM_CORR_CALIB_ROW14_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000425c)
#define HWIO_QFPROM_CORR_CALIB_ROW14_MSB_RMSK                                                     0xfffffff
#define HWIO_QFPROM_CORR_CALIB_ROW14_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW14_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW14_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW14_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW14_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW14_MSB_VSENSE_CALIB_53_26_BMSK                                  0xfffffff
#define HWIO_QFPROM_CORR_CALIB_ROW14_MSB_VSENSE_CALIB_53_26_SHFT                                        0x0

#define HWIO_QFPROM_CORR_CALIB_ROW15_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004260)
#define HWIO_QFPROM_CORR_CALIB_ROW15_LSB_RMSK                                                    0xfffffffe
#define HWIO_QFPROM_CORR_CALIB_ROW15_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW15_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW15_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW15_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW15_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW15_LSB_SW_CAL_REDUNDANCY_30_0_BMSK                             0xfffffffe
#define HWIO_QFPROM_CORR_CALIB_ROW15_LSB_SW_CAL_REDUNDANCY_30_0_SHFT                                    0x1

#define HWIO_QFPROM_CORR_CALIB_ROW15_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004264)
#define HWIO_QFPROM_CORR_CALIB_ROW15_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW15_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW15_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW15_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW15_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW15_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW15_MSB_SW_CAL_REDUNDANCY_62_31_BMSK                            0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW15_MSB_SW_CAL_REDUNDANCY_62_31_SHFT                                   0x0

#define HWIO_QFPROM_CORR_CALIB_ROW16_LSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004268)
#define HWIO_QFPROM_CORR_CALIB_ROW16_LSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW16_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW16_LSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW16_LSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW16_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW16_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW16_LSB_SW_CAL_REDUNDANCY_94_63_BMSK                            0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW16_LSB_SW_CAL_REDUNDANCY_94_63_SHFT                                   0x0

#define HWIO_QFPROM_CORR_CALIB_ROW16_MSB_ADDR                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000426c)
#define HWIO_QFPROM_CORR_CALIB_ROW16_MSB_RMSK                                                    0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW16_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW16_MSB_ADDR, HWIO_QFPROM_CORR_CALIB_ROW16_MSB_RMSK)
#define HWIO_QFPROM_CORR_CALIB_ROW16_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CALIB_ROW16_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CALIB_ROW16_MSB_SW_CAL_REDUNDANCY_126_95_BMSK                           0xffffffff
#define HWIO_QFPROM_CORR_CALIB_ROW16_MSB_SW_CAL_REDUNDANCY_126_95_SHFT                                  0x0

#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_ADDR(n)                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004270 + 0x8 * (n))
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_MAXn                                                        18
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_REDUN_DATA_BMSK                                     0xffffffff
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_LSB_REDUN_DATA_SHFT                                            0x0

#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_ADDR(n)                                             (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004274 + 0x8 * (n))
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_RMSK                                                0xffffffff
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_MAXn                                                        18
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_REDUN_DATA_BMSK                                     0xffffffff
#define HWIO_QFPROM_CORR_MEM_CONFIG_ROWn_MSB_REDUN_DATA_SHFT                                            0x0

#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_ADDR                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004308)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_RMSK                                            0xffffffff
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_ADDR, HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_RMSK)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_UFS_SW_CONTROL_DISABLE_BMSK                     0x80000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_UFS_SW_CONTROL_DISABLE_SHFT                           0x1f
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_RSVD2_BMSK                                      0x40000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_RSVD2_SHFT                                            0x1e
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_RSVD1_BMSK                                      0x20000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_RSVD1_SHFT                                            0x1d
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_GFX3D_FREQ_LIMIT_VAL_BMSK                       0x1fe00000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_GFX3D_FREQ_LIMIT_VAL_SHFT                             0x15
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_MDSS_RESOLUTION_LIMIT_BMSK                        0x180000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_MDSS_RESOLUTION_LIMIT_SHFT                            0x13
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_VENUS_HEVC_ENCODE_DISABLE_BMSK                     0x40000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_VENUS_HEVC_ENCODE_DISABLE_SHFT                        0x12
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_VENUS_HEVC_DECODE_DISABLE_BMSK                     0x20000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_VENUS_HEVC_DECODE_DISABLE_SHFT                        0x11
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_VENUS_4K_DISABLE_BMSK                              0x10000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_VENUS_4K_DISABLE_SHFT                                 0x10
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_VP8_DECODER_DISABLE_BMSK                            0x8000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_VP8_DECODER_DISABLE_SHFT                               0xf
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_VP8_ENCODER_DISABLE_BMSK                            0x4000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_VP8_ENCODER_DISABLE_SHFT                               0xe
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_HDMI_DP_DISABLE_BMSK                                0x2000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_HDMI_DP_DISABLE_SHFT                                   0xd
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_HDCP_DISABLE_BMSK                                   0x1000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_HDCP_DISABLE_SHFT                                      0xc
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_MDP_APICAL_LTC_DISABLE_BMSK                          0x800
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_MDP_APICAL_LTC_DISABLE_SHFT                            0xb
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_HDCP_GLOBAL_KEY_SPLIT2_DISABLE_BMSK                  0x400
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_HDCP_GLOBAL_KEY_SPLIT2_DISABLE_SHFT                    0xa
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_DSI_1_DISABLE_BMSK                                   0x200
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_DSI_1_DISABLE_SHFT                                     0x9
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_USB2_DISABLE_BMSK                                    0x100
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_USB2_DISABLE_SHFT                                      0x8
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_RSVD0_BMSK                                            0x80
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_RSVD0_SHFT                                             0x7
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_CSID_DPCM_14_DISABLE_BMSK                             0x40
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_CSID_DPCM_14_DISABLE_SHFT                              0x6
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_ISP_1_DISABLE_BMSK                                    0x20
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_ISP_1_DISABLE_SHFT                                     0x5
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_CSID_3_DISABLE_BMSK                                   0x10
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_CSID_3_DISABLE_SHFT                                    0x4
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_CSID_2_DISABLE_BMSK                                    0x8
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_CSID_2_DISABLE_SHFT                                    0x3
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_BOOT_ROM_PATCH_DISABLE_BMSK                            0x7
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_LSB_BOOT_ROM_PATCH_DISABLE_SHFT                            0x0

#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_ADDR                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000430c)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_RMSK                                            0xffffffff
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_ADDR, HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_RMSK)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_ICE_FORCE_HW_KEY1_BMSK                          0x80000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_ICE_FORCE_HW_KEY1_SHFT                                0x1f
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_ICE_FORCE_HW_KEY0_BMSK                          0x40000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_ICE_FORCE_HW_KEY0_SHFT                                0x1e
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_ICE_DISABLE_BMSK                                0x20000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_ICE_DISABLE_SHFT                                      0x1d
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_RSVD2_BMSK                                      0x10000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_RSVD2_SHFT                                            0x1c
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_RSVD1_BMSK                                       0x8000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_RSVD1_SHFT                                            0x1b
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_LPASS_SENSOR_DISABLE_BMSK                        0x4000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_LPASS_SENSOR_DISABLE_SHFT                             0x1a
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_LPASS_ISLAND_MODE_Q6_CLK_DISABLE_BMSK            0x2000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_LPASS_ISLAND_MODE_Q6_CLK_DISABLE_SHFT                 0x19
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_LPASS_SW_ISLAND_MODE_DISABLE_BMSK                0x1000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_LPASS_SW_ISLAND_MODE_DISABLE_SHFT                     0x18
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_LPASS_EFUSE_TESTBUS_READ_DISABLE_BMSK             0x800000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_LPASS_EFUSE_TESTBUS_READ_DISABLE_SHFT                 0x17
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_APS_RESET_DISABLE_BMSK                            0x400000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_APS_RESET_DISABLE_SHFT                                0x16
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_HVX_DISABLE_BMSK                                  0x200000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_HVX_DISABLE_SHFT                                      0x15
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_APB2JTAG_DISABLE_BMSK                             0x100000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_APB2JTAG_DISABLE_SHFT                                 0x14
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_RSVD6_BMSK                                         0x80000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_RSVD6_SHFT                                            0x13
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_STACKED_MEMORY_ID_BMSK                             0x7c000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_STACKED_MEMORY_ID_SHFT                                 0xe
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_PRNG_TESTMODE_DISABLE_BMSK                          0x2000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_PRNG_TESTMODE_DISABLE_SHFT                             0xd
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_CDSP_DISABLE_BMSK                                   0x1000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_CDSP_DISABLE_SHFT                                      0xc
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_MOCHA_PART_BMSK                                      0x800
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_MOCHA_PART_SHFT                                        0xb
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_RSVD5_BMSK                                           0x400
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_RSVD5_SHFT                                             0xa
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_RSVD4_BMSK                                           0x200
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_RSVD4_SHFT                                             0x9
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_RSVD3_BMSK                                           0x1e0
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_RSVD3_SHFT                                             0x5
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_CM_FEAT_CONFIG_DISABLE_BMSK                           0x10
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_CM_FEAT_CONFIG_DISABLE_SHFT                            0x4
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_VFE_RESOLUTION_LIMIT_BMSK                              0x8
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_VFE_RESOLUTION_LIMIT_SHFT                              0x3
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_GLD_PDX_FIFO_NIU_BMSK                                  0x4
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_GLD_PDX_FIFO_NIU_SHFT                                  0x2
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_RSVD0_BMSK                                             0x2
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_RSVD0_SHFT                                             0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_VP9_DECODER_DISABLE_BMSK                               0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW0_MSB_VP9_DECODER_DISABLE_SHFT                               0x0

#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_ADDR                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004310)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_RMSK                                            0xffffffff
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_ADDR, HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_RMSK)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_MDSP_FW_DISABLE_BMSK                            0xfff00000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_MDSP_FW_DISABLE_SHFT                                  0x14
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_RSVD0_BMSK                                         0x80000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_RSVD0_SHFT                                            0x13
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_NAV_DISABLE_BMSK                                   0x40000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_NAV_DISABLE_SHFT                                      0x12
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_SYS_APCCCFGNMFI_BMSK                               0x20000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_SYS_APCCCFGNMFI_SHFT                                  0x11
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_GLD_PDX_FIFO_ACE1_BMSK                             0x10000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_GLD_PDX_FIFO_ACE1_SHFT                                0x10
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_GLD_PDX_FIFO_ACE0_BMSK                              0x8000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_GLD_PDX_FIFO_ACE0_SHFT                                 0xf
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_MODEM_FEATURE_DISABLE_SPARE_BMSK                    0x7fe0
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_MODEM_FEATURE_DISABLE_SPARE_SHFT                       0x5
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_MODEM_FEATURE_DISABLE_SLICE_BMSK                      0x1f
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_LSB_MODEM_FEATURE_DISABLE_SLICE_SHFT                       0x0

#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_ADDR                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004314)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_RMSK                                            0xffffffff
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_ADDR, HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_RMSK)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_SYS_APCX_SYSBARDISABLE_BMSK                     0x80000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_SYS_APCX_SYSBARDISABLE_SHFT                           0x1f
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_SYS_APCSCFGAPMBOOTONMX_BMSK                     0x60000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_SYS_APCSCFGAPMBOOTONMX_SHFT                           0x1d
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_SYS_APCCCFGCPUPRESENT_N_BMSK                    0x1fe00000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_SYS_APCCCFGCPUPRESENT_N_SHFT                          0x15
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_APPS_ACG_DISABLE_BMSK                             0x100000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_APPS_ACG_DISABLE_SHFT                                 0x14
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_RSVD1_BMSK                                         0xf0000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_RSVD1_SHFT                                            0x10
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_MODEM_VU_DISABLE_BMSK                               0xffff
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW1_MSB_MODEM_VU_DISABLE_SHFT                                  0x0

#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_ADDR                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004318)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_RMSK                                            0xffffffff
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_ADDR, HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_RMSK)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_APPS_SPNIDEN_DISABLE_BMSK                    0x80000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_APPS_SPNIDEN_DISABLE_SHFT                          0x1f
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_MSS_NIDEN_DISABLE_BMSK                       0x40000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_MSS_NIDEN_DISABLE_SHFT                             0x1e
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_LPASS_SENSOR_NIDEN_DISABLE_BMSK              0x20000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_LPASS_SENSOR_NIDEN_DISABLE_SHFT                    0x1d
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_PIMEM_NIDEN_DISABLE_BMSK                     0x10000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_PIMEM_NIDEN_DISABLE_SHFT                           0x1c
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_RPM_NIDEN_DISABLE_BMSK                        0x8000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_RPM_NIDEN_DISABLE_SHFT                             0x1b
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_WCSS_NIDEN_DISABLE_BMSK                       0x4000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_WCSS_NIDEN_DISABLE_SHFT                            0x1a
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_LPASS_NIDEN_DISABLE_BMSK                      0x2000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_LPASS_NIDEN_DISABLE_SHFT                           0x19
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_DAP_NIDEN_DISABLE_BMSK                        0x1000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_DAP_NIDEN_DISABLE_SHFT                             0x18
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_APPS_NIDEN_DISABLE_BMSK                        0x800000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_APPS_NIDEN_DISABLE_SHFT                            0x17
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_MSS_DBGEN_DISABLE_BMSK                         0x400000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_MSS_DBGEN_DISABLE_SHFT                             0x16
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_A5X_ISDB_DBGEN_DISABLE_BMSK                    0x200000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_A5X_ISDB_DBGEN_DISABLE_SHFT                        0x15
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_VENUS_0_DBGEN_DISABLE_BMSK                     0x100000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_VENUS_0_DBGEN_DISABLE_SHFT                         0x14
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_TURING_EFUSE_TESTBUS_READ_DISABLE_BMSK             0x80000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_TURING_EFUSE_TESTBUS_READ_DISABLE_SHFT                0x13
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_LPASS_SENSOR_DBGEN_DISABLE_BMSK                 0x40000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_LPASS_SENSOR_DBGEN_DISABLE_SHFT                    0x12
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_PIMEM_DBGEN_DISABLE_BMSK                        0x20000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_PIMEM_DBGEN_DISABLE_SHFT                           0x11
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_RPM_DBGEN_DISABLE_BMSK                          0x10000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_RPM_DBGEN_DISABLE_SHFT                             0x10
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_WCSS_DBGEN_DISABLE_BMSK                          0x8000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_WCSS_DBGEN_DISABLE_SHFT                             0xf
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_LPASS_Q6_DBGEN_DISABLE_BMSK                      0x4000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_LPASS_Q6_DBGEN_DISABLE_SHFT                         0xe
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_DAP_DBGEN_DISABLE_BMSK                           0x2000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_DAP_DBGEN_DISABLE_SHFT                              0xd
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_APPS_DBGEN_DISABLE_BMSK                          0x1000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_APPS_DBGEN_DISABLE_SHFT                             0xc
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_DAP_DEVICEEN_DISABLE_BMSK                         0x800
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_DAP_DEVICEEN_DISABLE_SHFT                           0xb
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_RPM_DAPEN_DISABLE_BMSK                            0x400
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_RPM_DAPEN_DISABLE_SHFT                              0xa
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_DSI_0_DISABLE_BMSK                                   0x200
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_DSI_0_DISABLE_SHFT                                     0x9
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_DEBUG_BUS_DISABLE_BMSK                            0x100
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_DEBUG_BUS_DISABLE_SHFT                              0x8
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_DCC_DEBUG_DISABLE_BMSK                             0x80
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_DCC_DEBUG_DISABLE_SHFT                              0x7
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_APPS_APB_DFD_DISABLE_BMSK                          0x40
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_APPS_APB_DFD_DISABLE_SHFT                           0x6
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_GPMU_NIDEN_DISABLE_BMSK                            0x20
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_GPMU_NIDEN_DISABLE_SHFT                             0x5
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_GPMU_DBGEN_DISABLE_BMSK                            0x10
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_GPMU_DBGEN_DISABLE_SHFT                             0x4
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_GPMU_DAPEN_DISABLE_BMSK                             0x8
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QC_GPMU_DAPEN_DISABLE_SHFT                             0x3
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QDI_SPMI_DISABLE_BMSK                                  0x4
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_QDI_SPMI_DISABLE_SHFT                                  0x2
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_SM_BIST_DISABLE_BMSK                                   0x2
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_SM_BIST_DISABLE_SHFT                                   0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_TIC_DISABLE_BMSK                                       0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_LSB_TIC_DISABLE_SHFT                                       0x0

#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_ADDR                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000431c)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_RMSK                                            0xffffffff
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_ADDR, HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_RMSK)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_SYS_APCCCFGEND_BMSK                             0x80000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_SYS_APCCCFGEND_SHFT                                   0x1f
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_SYS_APCCCP15SDISABLE_BMSK                       0x40000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_SYS_APCCCP15SDISABLE_SHFT                             0x1e
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_SYS_APCCCFGTE_BMSK                              0x20000000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_SYS_APCCCFGTE_SHFT                                    0x1d
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_SILVER_PLL_MAX_FREQ_LVAL_BMSK                   0x1fe00000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_SILVER_PLL_MAX_FREQ_LVAL_SHFT                         0x15
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_APPS_BOOT_FSM_FUSE_BMSK                           0x1c0000
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_APPS_BOOT_FSM_FUSE_SHFT                               0x12
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_GOLD_PLL_MAX_FREQ_LVAL_BMSK                        0x3fc00
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_GOLD_PLL_MAX_FREQ_LVAL_SHFT                            0xa
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_QC_A5X_ISDB_SECURE_DBGEN_DISABLE_BMSK                0x200
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_QC_A5X_ISDB_SECURE_DBGEN_DISABLE_SHFT                  0x9
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_QC_LPASS_SPIDEN_DISABLE_BMSK                         0x100
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_QC_LPASS_SPIDEN_DISABLE_SHFT                           0x8
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_QC_PIMEM_SPIDEN_DISABLE_BMSK                          0x80
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_QC_PIMEM_SPIDEN_DISABLE_SHFT                           0x7
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_QC_WCSS_SPIDEN_DISABLE_BMSK                           0x40
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_QC_WCSS_SPIDEN_DISABLE_SHFT                            0x6
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_QC_DAP_SPIDEN_DISABLE_BMSK                            0x20
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_QC_DAP_SPIDEN_DISABLE_SHFT                             0x5
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_QC_APPS_SPIDEN_DISABLE_BMSK                           0x10
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_QC_APPS_SPIDEN_DISABLE_SHFT                            0x4
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_QC_LPASS_SPNIDEN_DISABLE_BMSK                          0x8
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_QC_LPASS_SPNIDEN_DISABLE_SHFT                          0x3
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_QC_PIMEM_SPNIDEN_DISABLE_BMSK                          0x4
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_QC_PIMEM_SPNIDEN_DISABLE_SHFT                          0x2
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_QC_WCSS_SPNIDEN_DISABLE_BMSK                           0x2
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_QC_WCSS_SPNIDEN_DISABLE_SHFT                           0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_QC_DAP_SPNIDEN_DISABLE_BMSK                            0x1
#define HWIO_QFPROM_CORR_CM_FEAT_CONFIG_ROW2_MSB_QC_DAP_SPNIDEN_DISABLE_SHFT                            0x0

#define HWIO_QFPROM_CORR_QC_SPARE_REGn_LSB_ADDR(n)                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x000042a0 + 0x8 * (n))
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_LSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_LSB_MAXn                                                          18
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_QC_SPARE_REGn_LSB_ADDR(n), HWIO_QFPROM_CORR_QC_SPARE_REGn_LSB_RMSK)
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_QC_SPARE_REGn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_LSB_QC_SPARE_BMSK                                         0xffffffff
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_LSB_QC_SPARE_SHFT                                                0x0

#define HWIO_QFPROM_CORR_QC_SPARE_REGn_MSB_ADDR(n)                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x000042a4 + 0x8 * (n))
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_MSB_RMSK                                                    0xffffff
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_MSB_MAXn                                                          18
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_QC_SPARE_REGn_MSB_ADDR(n), HWIO_QFPROM_CORR_QC_SPARE_REGn_MSB_RMSK)
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_QC_SPARE_REGn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_MSB_QC_SPARE_BMSK                                           0xffffff
#define HWIO_QFPROM_CORR_QC_SPARE_REGn_MSB_QC_SPARE_SHFT                                                0x0

#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_LSB_ADDR(n)                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004338 + 0x8 * (n))
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_LSB_RMSK                                        0xffffffff
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_LSB_MAXn                                                 1
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_LSB_KEY_DATA0_BMSK                              0xffffffff
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_LSB_KEY_DATA0_SHFT                                     0x0

#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_MSB_ADDR(n)                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000433c + 0x8 * (n))
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_MSB_RMSK                                          0xffffff
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_MSB_MAXn                                                 1
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_MSB_KEY_DATA1_BMSK                                0xffffff
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROWn_MSB_KEY_DATA1_SHFT                                     0x0

#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_LSB_ADDR                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004348)
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_LSB_RMSK                                        0xffffffff
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_LSB_ADDR, HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_LSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_LSB_RSVD0_BMSK                                  0xffff0000
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_LSB_RSVD0_SHFT                                        0x10
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_LSB_KEY_DATA0_BMSK                                  0xffff
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_LSB_KEY_DATA0_SHFT                                     0x0

#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_MSB_ADDR                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000434c)
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_MSB_RMSK                                          0xffffff
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_MSB_ADDR, HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_MSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_MSB_RSVD0_BMSK                                    0xffffff
#define HWIO_QFPROM_CORR_OEM_IMAGE_ENCR_KEY_ROW2_MSB_RSVD0_SHFT                                         0x0

#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_ADDR(n)                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004350 + 0x8 * (n))
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_RMSK                                              0xffffffff
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_MAXn                                                       1
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT4_BMSK                                    0xff000000
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT4_SHFT                                          0x18
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT3_BMSK                                      0xff0000
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT3_SHFT                                          0x10
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT2_BMSK                                        0xff00
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT2_SHFT                                           0x8
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT1_BMSK                                          0xff
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_LSB_SEC_BOOT1_SHFT                                           0x0

#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_ADDR(n)                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004354 + 0x8 * (n))
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_RMSK                                                0xffffff
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_MAXn                                                       1
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT7_BMSK                                      0xff0000
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT7_SHFT                                          0x10
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT6_BMSK                                        0xff00
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT6_SHFT                                           0x8
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT5_BMSK                                          0xff
#define HWIO_QFPROM_CORR_OEM_SEC_BOOT_ROWn_MSB_SEC_BOOT5_SHFT                                           0x0

#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n)                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004360 + 0x8 * (n))
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_RMSK                                    0xffffffff
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_MAXn                                             3
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_BMSK                          0xffffffff
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_SHFT                                 0x0

#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n)                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004364 + 0x8 * (n))
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_RMSK                                      0xffffff
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_MAXn                                             3
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_BMSK                            0xffffff
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_SHFT                                 0x0

#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_LSB_ADDR                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004380)
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_LSB_RMSK                                    0xffffffff
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_LSB_ADDR, HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_LSB_RMSK)
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_LSB_KEY_DATA0_BMSK                          0xffffffff
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_LSB_KEY_DATA0_SHFT                                 0x0

#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_MSB_ADDR                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004384)
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_MSB_RMSK                                      0xffffff
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_MSB_ADDR, HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_MSB_RMSK)
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_MSB_RSVD0_BMSK                                0xffffff
#define HWIO_QFPROM_CORR_PRI_KEY_DERIVATION_KEY_ROW4_MSB_RSVD0_SHFT                                     0x0

#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n)                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004388 + 0x8 * (n))
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_RMSK                                    0xffffffff
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_MAXn                                             3
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_BMSK                          0xffffffff
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_LSB_KEY_DATA0_SHFT                                 0x0

#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n)                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000438c + 0x8 * (n))
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_RMSK                                      0xffffff
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_MAXn                                             3
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_BMSK                            0xffffff
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROWn_MSB_KEY_DATA1_SHFT                                 0x0

#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_ADDR                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000043a8)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_RMSK                                    0xffffffff
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_ADDR, HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_RMSK)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_KEY_DATA0_BMSK                          0xffffffff
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_LSB_KEY_DATA0_SHFT                                 0x0

#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_ADDR                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x000043ac)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_RMSK                                      0xffffff
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_ADDR, HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_RMSK)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_RSVD0_BMSK                                0xffffff
#define HWIO_QFPROM_CORR_SEC_KEY_DERIVATION_KEY_ROW4_MSB_RSVD0_SHFT                                     0x0

#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_ADDR(n)                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x000043b0 + 0x8 * (n))
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_RMSK                                                 0xffffffff
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_MAXn                                                         55
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_PATCH_DATA_BMSK                                      0xffffffff
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_LSB_PATCH_DATA_SHFT                                             0x0

#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_ADDR(n)                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x000043b4 + 0x8 * (n))
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_RMSK                                                   0xffffff
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_MAXn                                                         55
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_RSVD0_BMSK                                             0xfe0000
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_RSVD0_SHFT                                                 0x11
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_PATCH_ADDR_BMSK                                         0x1fffe
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_PATCH_ADDR_SHFT                                             0x1
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_PATCH_EN_BMSK                                               0x1
#define HWIO_QFPROM_CORR_ROM_PATCH_ROWn_MSB_PATCH_EN_SHFT                                               0x0

#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_LSB_ADDR(n)                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004570 + 0x8 * (n))
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_LSB_RMSK                                           0xffffffff
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_LSB_MAXn                                                    1
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_LSB_KEY_DATA0_BMSK                                 0xffffffff
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_LSB_KEY_DATA0_SHFT                                        0x0

#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_MSB_ADDR(n)                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004574 + 0x8 * (n))
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_MSB_RMSK                                             0xffffff
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_MSB_MAXn                                                    1
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_MSB_KEY_DATA1_BMSK                                   0xffffff
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROWn_MSB_KEY_DATA1_SHFT                                        0x0

#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_LSB_ADDR                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004580)
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_LSB_RMSK                                           0xffffffff
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_LSB_ADDR, HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_LSB_RMSK)
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_LSB_RSVD0_BMSK                                     0xffff0000
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_LSB_RSVD0_SHFT                                           0x10
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_LSB_KEY_DATA0_BMSK                                     0xffff
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_LSB_KEY_DATA0_SHFT                                        0x0

#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_MSB_ADDR                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004584)
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_MSB_RMSK                                             0xffffff
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_MSB_ADDR, HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_MSB_RMSK)
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_MSB_RSVD0_BMSK                                       0xffffff
#define HWIO_QFPROM_CORR_IMAGE_ENCR_KEY1_ROW2_MSB_RSVD0_SHFT                                            0x0

#define HWIO_QFPROM_CORR_PK_HASH1_ROWn_LSB_ADDR(n)                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004588 + 0x8 * (n))
#define HWIO_QFPROM_CORR_PK_HASH1_ROWn_LSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_CORR_PK_HASH1_ROWn_LSB_MAXn                                                           3
#define HWIO_QFPROM_CORR_PK_HASH1_ROWn_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_PK_HASH1_ROWn_LSB_ADDR(n), HWIO_QFPROM_CORR_PK_HASH1_ROWn_LSB_RMSK)
#define HWIO_QFPROM_CORR_PK_HASH1_ROWn_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_PK_HASH1_ROWn_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_PK_HASH1_ROWn_LSB_HASH_DATA0_BMSK                                       0xffffffff
#define HWIO_QFPROM_CORR_PK_HASH1_ROWn_LSB_HASH_DATA0_SHFT                                              0x0

#define HWIO_QFPROM_CORR_PK_HASH1_ROWn_MSB_ADDR(n)                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000458c + 0x8 * (n))
#define HWIO_QFPROM_CORR_PK_HASH1_ROWn_MSB_RMSK                                                    0xffffff
#define HWIO_QFPROM_CORR_PK_HASH1_ROWn_MSB_MAXn                                                           3
#define HWIO_QFPROM_CORR_PK_HASH1_ROWn_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_PK_HASH1_ROWn_MSB_ADDR(n), HWIO_QFPROM_CORR_PK_HASH1_ROWn_MSB_RMSK)
#define HWIO_QFPROM_CORR_PK_HASH1_ROWn_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_PK_HASH1_ROWn_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_PK_HASH1_ROWn_MSB_HASH_DATA1_BMSK                                         0xffffff
#define HWIO_QFPROM_CORR_PK_HASH1_ROWn_MSB_HASH_DATA1_SHFT                                              0x0

#define HWIO_QFPROM_CORR_PK_HASH1_ROW4_LSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000045a8)
#define HWIO_QFPROM_CORR_PK_HASH1_ROW4_LSB_RMSK                                                  0xffffffff
#define HWIO_QFPROM_CORR_PK_HASH1_ROW4_LSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PK_HASH1_ROW4_LSB_ADDR, HWIO_QFPROM_CORR_PK_HASH1_ROW4_LSB_RMSK)
#define HWIO_QFPROM_CORR_PK_HASH1_ROW4_LSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PK_HASH1_ROW4_LSB_ADDR, m)
#define HWIO_QFPROM_CORR_PK_HASH1_ROW4_LSB_HASH_DATA0_BMSK                                       0xffffffff
#define HWIO_QFPROM_CORR_PK_HASH1_ROW4_LSB_HASH_DATA0_SHFT                                              0x0

#define HWIO_QFPROM_CORR_PK_HASH1_ROW4_MSB_ADDR                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000045ac)
#define HWIO_QFPROM_CORR_PK_HASH1_ROW4_MSB_RMSK                                                    0xffffff
#define HWIO_QFPROM_CORR_PK_HASH1_ROW4_MSB_IN          \
        in_dword_masked(HWIO_QFPROM_CORR_PK_HASH1_ROW4_MSB_ADDR, HWIO_QFPROM_CORR_PK_HASH1_ROW4_MSB_RMSK)
#define HWIO_QFPROM_CORR_PK_HASH1_ROW4_MSB_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CORR_PK_HASH1_ROW4_MSB_ADDR, m)
#define HWIO_QFPROM_CORR_PK_HASH1_ROW4_MSB_RSVD0_BMSK                                              0xfffffc
#define HWIO_QFPROM_CORR_PK_HASH1_ROW4_MSB_RSVD0_SHFT                                                   0x2
#define HWIO_QFPROM_CORR_PK_HASH1_ROW4_MSB_CURRENT_SW_ROT_MODEM_BMSK                                    0x2
#define HWIO_QFPROM_CORR_PK_HASH1_ROW4_MSB_CURRENT_SW_ROT_MODEM_SHFT                                    0x1
#define HWIO_QFPROM_CORR_PK_HASH1_ROW4_MSB_CURRENT_SW_ROT_APPS_BMSK                                     0x1
#define HWIO_QFPROM_CORR_PK_HASH1_ROW4_MSB_CURRENT_SW_ROT_APPS_SHFT                                     0x0

#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_LSB_ADDR(n)                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004410 + 0x10 * (n))
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_LSB_RMSK                                            0xffffffff
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_LSB_MAXn                                                    30
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_LSB_ADDR(n), HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_LSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_LSB_OEM_SPARE_BMSK                                  0xffffffff
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_LSB_OEM_SPARE_SHFT                                         0x0

#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_MSB_ADDR(n)                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004414 + 0x10 * (n))
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_MSB_RMSK                                            0xffffffff
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_MSB_MAXn                                                    30
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_MSB_ADDR(n), HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_MSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_MSB_OEM_SPARE_BMSK                                  0xffffffff
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW0_MSB_OEM_SPARE_SHFT                                         0x0

#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_LSB_ADDR(n)                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00004418 + 0x10 * (n))
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_LSB_RMSK                                            0xffffffff
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_LSB_MAXn                                                    30
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_LSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_LSB_ADDR(n), HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_LSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_LSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_LSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_LSB_OEM_SPARE_BMSK                                  0xffffffff
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_LSB_OEM_SPARE_SHFT                                         0x0

#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_MSB_ADDR(n)                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000441c + 0x10 * (n))
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_MSB_RMSK                                            0xffffffff
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_MSB_MAXn                                                    30
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_MSB_INI(n)        \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_MSB_ADDR(n), HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_MSB_RMSK)
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_MSB_INMI(n,mask)    \
        in_dword_masked(HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_MSB_ADDR(n), mask)
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_MSB_OEM_SPARE_BMSK                                  0xffffffff
#define HWIO_QFPROM_CORR_OEM_SPARE_REGn_ROW1_MSB_OEM_SPARE_SHFT                                         0x0

#define HWIO_SEC_CTRL_HW_VERSION_ADDR                                                            (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006000)
#define HWIO_SEC_CTRL_HW_VERSION_RMSK                                                            0xffffffff
#define HWIO_SEC_CTRL_HW_VERSION_IN          \
        in_dword_masked(HWIO_SEC_CTRL_HW_VERSION_ADDR, HWIO_SEC_CTRL_HW_VERSION_RMSK)
#define HWIO_SEC_CTRL_HW_VERSION_INM(m)      \
        in_dword_masked(HWIO_SEC_CTRL_HW_VERSION_ADDR, m)
#define HWIO_SEC_CTRL_HW_VERSION_MAJOR_BMSK                                                      0xf0000000
#define HWIO_SEC_CTRL_HW_VERSION_MAJOR_SHFT                                                            0x1c
#define HWIO_SEC_CTRL_HW_VERSION_MINOR_BMSK                                                       0xfff0000
#define HWIO_SEC_CTRL_HW_VERSION_MINOR_SHFT                                                            0x10
#define HWIO_SEC_CTRL_HW_VERSION_STEP_BMSK                                                           0xffff
#define HWIO_SEC_CTRL_HW_VERSION_STEP_SHFT                                                              0x0

#define HWIO_FEATURE_CONFIG0_ADDR                                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006004)
#define HWIO_FEATURE_CONFIG0_RMSK                                                                0xffffffff
#define HWIO_FEATURE_CONFIG0_IN          \
        in_dword_masked(HWIO_FEATURE_CONFIG0_ADDR, HWIO_FEATURE_CONFIG0_RMSK)
#define HWIO_FEATURE_CONFIG0_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG0_ADDR, m)
#define HWIO_FEATURE_CONFIG0_UFS_SW_CONTROL_DISABLE_BMSK                                         0x80000000
#define HWIO_FEATURE_CONFIG0_UFS_SW_CONTROL_DISABLE_SHFT                                               0x1f
#define HWIO_FEATURE_CONFIG0_RSVD2_BMSK                                                          0x40000000
#define HWIO_FEATURE_CONFIG0_RSVD2_SHFT                                                                0x1e
#define HWIO_FEATURE_CONFIG0_RSVD1_BMSK                                                          0x20000000
#define HWIO_FEATURE_CONFIG0_RSVD1_SHFT                                                                0x1d
#define HWIO_FEATURE_CONFIG0_GFX3D_FREQ_LIMIT_VAL_BMSK                                           0x1fe00000
#define HWIO_FEATURE_CONFIG0_GFX3D_FREQ_LIMIT_VAL_SHFT                                                 0x15
#define HWIO_FEATURE_CONFIG0_MDSS_RESOLUTION_LIMIT_BMSK                                            0x180000
#define HWIO_FEATURE_CONFIG0_MDSS_RESOLUTION_LIMIT_SHFT                                                0x13
#define HWIO_FEATURE_CONFIG0_VENUS_HEVC_ENCODE_DISABLE_BMSK                                         0x40000
#define HWIO_FEATURE_CONFIG0_VENUS_HEVC_ENCODE_DISABLE_SHFT                                            0x12
#define HWIO_FEATURE_CONFIG0_VENUS_HEVC_DECODE_DISABLE_BMSK                                         0x20000
#define HWIO_FEATURE_CONFIG0_VENUS_HEVC_DECODE_DISABLE_SHFT                                            0x11
#define HWIO_FEATURE_CONFIG0_VENUS_4K_DISABLE_BMSK                                                  0x10000
#define HWIO_FEATURE_CONFIG0_VENUS_4K_DISABLE_SHFT                                                     0x10
#define HWIO_FEATURE_CONFIG0_VP8_DECODER_DISABLE_BMSK                                                0x8000
#define HWIO_FEATURE_CONFIG0_VP8_DECODER_DISABLE_SHFT                                                   0xf
#define HWIO_FEATURE_CONFIG0_VP8_ENCODER_DISABLE_BMSK                                                0x4000
#define HWIO_FEATURE_CONFIG0_VP8_ENCODER_DISABLE_SHFT                                                   0xe
#define HWIO_FEATURE_CONFIG0_HDMI_DP_DISABLE_BMSK                                                    0x2000
#define HWIO_FEATURE_CONFIG0_HDMI_DP_DISABLE_SHFT                                                       0xd
#define HWIO_FEATURE_CONFIG0_HDCP_DISABLE_BMSK                                                       0x1000
#define HWIO_FEATURE_CONFIG0_HDCP_DISABLE_SHFT                                                          0xc
#define HWIO_FEATURE_CONFIG0_MDP_APICAL_LTC_DISABLE_BMSK                                              0x800
#define HWIO_FEATURE_CONFIG0_MDP_APICAL_LTC_DISABLE_SHFT                                                0xb
#define HWIO_FEATURE_CONFIG0_HDCP_GLOBAL_KEY_SPLIT2_DISABLE_BMSK                                      0x400
#define HWIO_FEATURE_CONFIG0_HDCP_GLOBAL_KEY_SPLIT2_DISABLE_SHFT                                        0xa
#define HWIO_FEATURE_CONFIG0_DSI_1_DISABLE_BMSK                                                       0x200
#define HWIO_FEATURE_CONFIG0_DSI_1_DISABLE_SHFT                                                         0x9
#define HWIO_FEATURE_CONFIG0_USB2_DISABLE_BMSK                                                        0x100
#define HWIO_FEATURE_CONFIG0_USB2_DISABLE_SHFT                                                          0x8
#define HWIO_FEATURE_CONFIG0_RSVD0_BMSK                                                                0x80
#define HWIO_FEATURE_CONFIG0_RSVD0_SHFT                                                                 0x7
#define HWIO_FEATURE_CONFIG0_CSID_DPCM_14_DISABLE_BMSK                                                 0x40
#define HWIO_FEATURE_CONFIG0_CSID_DPCM_14_DISABLE_SHFT                                                  0x6
#define HWIO_FEATURE_CONFIG0_ISP_1_DISABLE_BMSK                                                        0x20
#define HWIO_FEATURE_CONFIG0_ISP_1_DISABLE_SHFT                                                         0x5
#define HWIO_FEATURE_CONFIG0_CSID_3_DISABLE_BMSK                                                       0x10
#define HWIO_FEATURE_CONFIG0_CSID_3_DISABLE_SHFT                                                        0x4
#define HWIO_FEATURE_CONFIG0_CSID_2_DISABLE_BMSK                                                        0x8
#define HWIO_FEATURE_CONFIG0_CSID_2_DISABLE_SHFT                                                        0x3
#define HWIO_FEATURE_CONFIG0_BOOT_ROM_PATCH_DISABLE_BMSK                                                0x7
#define HWIO_FEATURE_CONFIG0_BOOT_ROM_PATCH_DISABLE_SHFT                                                0x0

#define HWIO_FEATURE_CONFIG1_ADDR                                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006008)
#define HWIO_FEATURE_CONFIG1_RMSK                                                                0xffffffff
#define HWIO_FEATURE_CONFIG1_IN          \
        in_dword_masked(HWIO_FEATURE_CONFIG1_ADDR, HWIO_FEATURE_CONFIG1_RMSK)
#define HWIO_FEATURE_CONFIG1_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG1_ADDR, m)
#define HWIO_FEATURE_CONFIG1_ICE_FORCE_HW_KEY1_BMSK                                              0x80000000
#define HWIO_FEATURE_CONFIG1_ICE_FORCE_HW_KEY1_SHFT                                                    0x1f
#define HWIO_FEATURE_CONFIG1_ICE_FORCE_HW_KEY0_BMSK                                              0x40000000
#define HWIO_FEATURE_CONFIG1_ICE_FORCE_HW_KEY0_SHFT                                                    0x1e
#define HWIO_FEATURE_CONFIG1_ICE_DISABLE_BMSK                                                    0x20000000
#define HWIO_FEATURE_CONFIG1_ICE_DISABLE_SHFT                                                          0x1d
#define HWIO_FEATURE_CONFIG1_RSVD2_BMSK                                                          0x10000000
#define HWIO_FEATURE_CONFIG1_RSVD2_SHFT                                                                0x1c
#define HWIO_FEATURE_CONFIG1_RSVD1_BMSK                                                           0x8000000
#define HWIO_FEATURE_CONFIG1_RSVD1_SHFT                                                                0x1b
#define HWIO_FEATURE_CONFIG1_LPASS_SENSOR_DISABLE_BMSK                                            0x4000000
#define HWIO_FEATURE_CONFIG1_LPASS_SENSOR_DISABLE_SHFT                                                 0x1a
#define HWIO_FEATURE_CONFIG1_LPASS_ISLAND_MODE_Q6_CLK_DISABLE_BMSK                                0x2000000
#define HWIO_FEATURE_CONFIG1_LPASS_ISLAND_MODE_Q6_CLK_DISABLE_SHFT                                     0x19
#define HWIO_FEATURE_CONFIG1_LPASS_SW_ISLAND_MODE_DISABLE_BMSK                                    0x1000000
#define HWIO_FEATURE_CONFIG1_LPASS_SW_ISLAND_MODE_DISABLE_SHFT                                         0x18
#define HWIO_FEATURE_CONFIG1_LPASS_EFUSE_TESTBUS_READ_DISABLE_BMSK                                 0x800000
#define HWIO_FEATURE_CONFIG1_LPASS_EFUSE_TESTBUS_READ_DISABLE_SHFT                                     0x17
#define HWIO_FEATURE_CONFIG1_APS_RESET_DISABLE_BMSK                                                0x400000
#define HWIO_FEATURE_CONFIG1_APS_RESET_DISABLE_SHFT                                                    0x16
#define HWIO_FEATURE_CONFIG1_HVX_DISABLE_BMSK                                                      0x200000
#define HWIO_FEATURE_CONFIG1_HVX_DISABLE_SHFT                                                          0x15
#define HWIO_FEATURE_CONFIG1_APB2JTAG_DISABLE_BMSK                                                 0x100000
#define HWIO_FEATURE_CONFIG1_APB2JTAG_DISABLE_SHFT                                                     0x14
#define HWIO_FEATURE_CONFIG1_RSVD6_BMSK                                                             0x80000
#define HWIO_FEATURE_CONFIG1_RSVD6_SHFT                                                                0x13
#define HWIO_FEATURE_CONFIG1_STACKED_MEMORY_ID_BMSK                                                 0x7c000
#define HWIO_FEATURE_CONFIG1_STACKED_MEMORY_ID_SHFT                                                     0xe
#define HWIO_FEATURE_CONFIG1_PRNG_TESTMODE_DISABLE_BMSK                                              0x2000
#define HWIO_FEATURE_CONFIG1_PRNG_TESTMODE_DISABLE_SHFT                                                 0xd
#define HWIO_FEATURE_CONFIG1_CDSP_DISABLE_BMSK                                                       0x1000
#define HWIO_FEATURE_CONFIG1_CDSP_DISABLE_SHFT                                                          0xc
#define HWIO_FEATURE_CONFIG1_MOCHA_PART_BMSK                                                          0x800
#define HWIO_FEATURE_CONFIG1_MOCHA_PART_SHFT                                                            0xb
#define HWIO_FEATURE_CONFIG1_RSVD5_BMSK                                                               0x400
#define HWIO_FEATURE_CONFIG1_RSVD5_SHFT                                                                 0xa
#define HWIO_FEATURE_CONFIG1_RSVD4_BMSK                                                               0x200
#define HWIO_FEATURE_CONFIG1_RSVD4_SHFT                                                                 0x9
#define HWIO_FEATURE_CONFIG1_RSVD3_BMSK                                                               0x1e0
#define HWIO_FEATURE_CONFIG1_RSVD3_SHFT                                                                 0x5
#define HWIO_FEATURE_CONFIG1_CM_FEAT_CONFIG_DISABLE_BMSK                                               0x10
#define HWIO_FEATURE_CONFIG1_CM_FEAT_CONFIG_DISABLE_SHFT                                                0x4
#define HWIO_FEATURE_CONFIG1_VFE_RESOLUTION_LIMIT_BMSK                                                  0x8
#define HWIO_FEATURE_CONFIG1_VFE_RESOLUTION_LIMIT_SHFT                                                  0x3
#define HWIO_FEATURE_CONFIG1_GLD_PDX_FIFO_NIU_BMSK                                                      0x4
#define HWIO_FEATURE_CONFIG1_GLD_PDX_FIFO_NIU_SHFT                                                      0x2
#define HWIO_FEATURE_CONFIG1_RSVD0_BMSK                                                                 0x2
#define HWIO_FEATURE_CONFIG1_RSVD0_SHFT                                                                 0x1
#define HWIO_FEATURE_CONFIG1_VP9_DECODER_DISABLE_BMSK                                                   0x1
#define HWIO_FEATURE_CONFIG1_VP9_DECODER_DISABLE_SHFT                                                   0x0

#define HWIO_FEATURE_CONFIG2_ADDR                                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000600c)
#define HWIO_FEATURE_CONFIG2_RMSK                                                                0xffffffff
#define HWIO_FEATURE_CONFIG2_IN          \
        in_dword_masked(HWIO_FEATURE_CONFIG2_ADDR, HWIO_FEATURE_CONFIG2_RMSK)
#define HWIO_FEATURE_CONFIG2_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG2_ADDR, m)
#define HWIO_FEATURE_CONFIG2_MDSP_FW_DISABLE_BMSK                                                0xfff00000
#define HWIO_FEATURE_CONFIG2_MDSP_FW_DISABLE_SHFT                                                      0x14
#define HWIO_FEATURE_CONFIG2_RSVD0_BMSK                                                             0x80000
#define HWIO_FEATURE_CONFIG2_RSVD0_SHFT                                                                0x13
#define HWIO_FEATURE_CONFIG2_NAV_DISABLE_BMSK                                                       0x40000
#define HWIO_FEATURE_CONFIG2_NAV_DISABLE_SHFT                                                          0x12
#define HWIO_FEATURE_CONFIG2_SYS_APCCCFGNMFI_BMSK                                                   0x20000
#define HWIO_FEATURE_CONFIG2_SYS_APCCCFGNMFI_SHFT                                                      0x11
#define HWIO_FEATURE_CONFIG2_GLD_PDX_FIFO_ACE1_BMSK                                                 0x10000
#define HWIO_FEATURE_CONFIG2_GLD_PDX_FIFO_ACE1_SHFT                                                    0x10
#define HWIO_FEATURE_CONFIG2_GLD_PDX_FIFO_ACE0_BMSK                                                  0x8000
#define HWIO_FEATURE_CONFIG2_GLD_PDX_FIFO_ACE0_SHFT                                                     0xf
#define HWIO_FEATURE_CONFIG2_MODEM_FEATURE_DISABLE_SPARE_BMSK                                        0x7fe0
#define HWIO_FEATURE_CONFIG2_MODEM_FEATURE_DISABLE_SPARE_SHFT                                           0x5
#define HWIO_FEATURE_CONFIG2_MODEM_FEATURE_DISABLE_SLICE_BMSK                                          0x1f
#define HWIO_FEATURE_CONFIG2_MODEM_FEATURE_DISABLE_SLICE_SHFT                                           0x0

#define HWIO_FEATURE_CONFIG3_ADDR                                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006010)
#define HWIO_FEATURE_CONFIG3_RMSK                                                                0xffffffff
#define HWIO_FEATURE_CONFIG3_IN          \
        in_dword_masked(HWIO_FEATURE_CONFIG3_ADDR, HWIO_FEATURE_CONFIG3_RMSK)
#define HWIO_FEATURE_CONFIG3_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG3_ADDR, m)
#define HWIO_FEATURE_CONFIG3_SYS_APCX_SYSBARDISABLE_BMSK                                         0x80000000
#define HWIO_FEATURE_CONFIG3_SYS_APCX_SYSBARDISABLE_SHFT                                               0x1f
#define HWIO_FEATURE_CONFIG3_SYS_APCSCFGAPMBOOTONMX_BMSK                                         0x60000000
#define HWIO_FEATURE_CONFIG3_SYS_APCSCFGAPMBOOTONMX_SHFT                                               0x1d
#define HWIO_FEATURE_CONFIG3_SYS_APCCCFGCPUPRESENT_N_BMSK                                        0x1fe00000
#define HWIO_FEATURE_CONFIG3_SYS_APCCCFGCPUPRESENT_N_SHFT                                              0x15
#define HWIO_FEATURE_CONFIG3_APPS_ACG_DISABLE_BMSK                                                 0x100000
#define HWIO_FEATURE_CONFIG3_APPS_ACG_DISABLE_SHFT                                                     0x14
#define HWIO_FEATURE_CONFIG3_RSVD1_BMSK                                                             0xf0000
#define HWIO_FEATURE_CONFIG3_RSVD1_SHFT                                                                0x10
#define HWIO_FEATURE_CONFIG3_MODEM_VU_DISABLE_BMSK                                                   0xffff
#define HWIO_FEATURE_CONFIG3_MODEM_VU_DISABLE_SHFT                                                      0x0

#define HWIO_FEATURE_CONFIG4_ADDR                                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006014)
#define HWIO_FEATURE_CONFIG4_RMSK                                                                0xffffffff
#define HWIO_FEATURE_CONFIG4_IN          \
        in_dword_masked(HWIO_FEATURE_CONFIG4_ADDR, HWIO_FEATURE_CONFIG4_RMSK)
#define HWIO_FEATURE_CONFIG4_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG4_ADDR, m)
#define HWIO_FEATURE_CONFIG4_QC_APPS_SPNIDEN_DISABLE_BMSK                                        0x80000000
#define HWIO_FEATURE_CONFIG4_QC_APPS_SPNIDEN_DISABLE_SHFT                                              0x1f
#define HWIO_FEATURE_CONFIG4_QC_MSS_NIDEN_DISABLE_BMSK                                           0x40000000
#define HWIO_FEATURE_CONFIG4_QC_MSS_NIDEN_DISABLE_SHFT                                                 0x1e
#define HWIO_FEATURE_CONFIG4_QC_LPASS_SENSOR_NIDEN_DISABLE_BMSK                                  0x20000000
#define HWIO_FEATURE_CONFIG4_QC_LPASS_SENSOR_NIDEN_DISABLE_SHFT                                        0x1d
#define HWIO_FEATURE_CONFIG4_QC_PIMEM_NIDEN_DISABLE_BMSK                                         0x10000000
#define HWIO_FEATURE_CONFIG4_QC_PIMEM_NIDEN_DISABLE_SHFT                                               0x1c
#define HWIO_FEATURE_CONFIG4_QC_RPM_NIDEN_DISABLE_BMSK                                            0x8000000
#define HWIO_FEATURE_CONFIG4_QC_RPM_NIDEN_DISABLE_SHFT                                                 0x1b
#define HWIO_FEATURE_CONFIG4_QC_WCSS_NIDEN_DISABLE_BMSK                                           0x4000000
#define HWIO_FEATURE_CONFIG4_QC_WCSS_NIDEN_DISABLE_SHFT                                                0x1a
#define HWIO_FEATURE_CONFIG4_QC_LPASS_NIDEN_DISABLE_BMSK                                          0x2000000
#define HWIO_FEATURE_CONFIG4_QC_LPASS_NIDEN_DISABLE_SHFT                                               0x19
#define HWIO_FEATURE_CONFIG4_QC_DAP_NIDEN_DISABLE_BMSK                                            0x1000000
#define HWIO_FEATURE_CONFIG4_QC_DAP_NIDEN_DISABLE_SHFT                                                 0x18
#define HWIO_FEATURE_CONFIG4_QC_APPS_NIDEN_DISABLE_BMSK                                            0x800000
#define HWIO_FEATURE_CONFIG4_QC_APPS_NIDEN_DISABLE_SHFT                                                0x17
#define HWIO_FEATURE_CONFIG4_QC_MSS_DBGEN_DISABLE_BMSK                                             0x400000
#define HWIO_FEATURE_CONFIG4_QC_MSS_DBGEN_DISABLE_SHFT                                                 0x16
#define HWIO_FEATURE_CONFIG4_QC_A5X_ISDB_DBGEN_DISABLE_BMSK                                        0x200000
#define HWIO_FEATURE_CONFIG4_QC_A5X_ISDB_DBGEN_DISABLE_SHFT                                            0x15
#define HWIO_FEATURE_CONFIG4_QC_VENUS_0_DBGEN_DISABLE_BMSK                                         0x100000
#define HWIO_FEATURE_CONFIG4_QC_VENUS_0_DBGEN_DISABLE_SHFT                                             0x14
#define HWIO_FEATURE_CONFIG4_TURING_EFUSE_TESTBUS_READ_DISABLE_BMSK                                 0x80000
#define HWIO_FEATURE_CONFIG4_TURING_EFUSE_TESTBUS_READ_DISABLE_SHFT                                    0x13
#define HWIO_FEATURE_CONFIG4_QC_LPASS_SENSOR_DBGEN_DISABLE_BMSK                                     0x40000
#define HWIO_FEATURE_CONFIG4_QC_LPASS_SENSOR_DBGEN_DISABLE_SHFT                                        0x12
#define HWIO_FEATURE_CONFIG4_QC_PIMEM_DBGEN_DISABLE_BMSK                                            0x20000
#define HWIO_FEATURE_CONFIG4_QC_PIMEM_DBGEN_DISABLE_SHFT                                               0x11
#define HWIO_FEATURE_CONFIG4_QC_RPM_DBGEN_DISABLE_BMSK                                              0x10000
#define HWIO_FEATURE_CONFIG4_QC_RPM_DBGEN_DISABLE_SHFT                                                 0x10
#define HWIO_FEATURE_CONFIG4_QC_WCSS_DBGEN_DISABLE_BMSK                                              0x8000
#define HWIO_FEATURE_CONFIG4_QC_WCSS_DBGEN_DISABLE_SHFT                                                 0xf
#define HWIO_FEATURE_CONFIG4_QC_LPASS_Q6_DBGEN_DISABLE_BMSK                                          0x4000
#define HWIO_FEATURE_CONFIG4_QC_LPASS_Q6_DBGEN_DISABLE_SHFT                                             0xe
#define HWIO_FEATURE_CONFIG4_QC_DAP_DBGEN_DISABLE_BMSK                                               0x2000
#define HWIO_FEATURE_CONFIG4_QC_DAP_DBGEN_DISABLE_SHFT                                                  0xd
#define HWIO_FEATURE_CONFIG4_QC_APPS_DBGEN_DISABLE_BMSK                                              0x1000
#define HWIO_FEATURE_CONFIG4_QC_APPS_DBGEN_DISABLE_SHFT                                                 0xc
#define HWIO_FEATURE_CONFIG4_QC_DAP_DEVICEEN_DISABLE_BMSK                                             0x800
#define HWIO_FEATURE_CONFIG4_QC_DAP_DEVICEEN_DISABLE_SHFT                                               0xb
#define HWIO_FEATURE_CONFIG4_QC_RPM_DAPEN_DISABLE_BMSK                                                0x400
#define HWIO_FEATURE_CONFIG4_QC_RPM_DAPEN_DISABLE_SHFT                                                  0xa
#define HWIO_FEATURE_CONFIG4_DSI_0_DISABLE_BMSK                                                       0x200
#define HWIO_FEATURE_CONFIG4_DSI_0_DISABLE_SHFT                                                         0x9
#define HWIO_FEATURE_CONFIG4_QC_DEBUG_BUS_DISABLE_BMSK                                                0x100
#define HWIO_FEATURE_CONFIG4_QC_DEBUG_BUS_DISABLE_SHFT                                                  0x8
#define HWIO_FEATURE_CONFIG4_QC_DCC_DEBUG_DISABLE_BMSK                                                 0x80
#define HWIO_FEATURE_CONFIG4_QC_DCC_DEBUG_DISABLE_SHFT                                                  0x7
#define HWIO_FEATURE_CONFIG4_QC_APPS_APB_DFD_DISABLE_BMSK                                              0x40
#define HWIO_FEATURE_CONFIG4_QC_APPS_APB_DFD_DISABLE_SHFT                                               0x6
#define HWIO_FEATURE_CONFIG4_QC_GPMU_NIDEN_DISABLE_BMSK                                                0x20
#define HWIO_FEATURE_CONFIG4_QC_GPMU_NIDEN_DISABLE_SHFT                                                 0x5
#define HWIO_FEATURE_CONFIG4_QC_GPMU_DBGEN_DISABLE_BMSK                                                0x10
#define HWIO_FEATURE_CONFIG4_QC_GPMU_DBGEN_DISABLE_SHFT                                                 0x4
#define HWIO_FEATURE_CONFIG4_QC_GPMU_DAPEN_DISABLE_BMSK                                                 0x8
#define HWIO_FEATURE_CONFIG4_QC_GPMU_DAPEN_DISABLE_SHFT                                                 0x3
#define HWIO_FEATURE_CONFIG4_QDI_SPMI_DISABLE_BMSK                                                      0x4
#define HWIO_FEATURE_CONFIG4_QDI_SPMI_DISABLE_SHFT                                                      0x2
#define HWIO_FEATURE_CONFIG4_SM_BIST_DISABLE_BMSK                                                       0x2
#define HWIO_FEATURE_CONFIG4_SM_BIST_DISABLE_SHFT                                                       0x1
#define HWIO_FEATURE_CONFIG4_TIC_DISABLE_BMSK                                                           0x1
#define HWIO_FEATURE_CONFIG4_TIC_DISABLE_SHFT                                                           0x0

#define HWIO_FEATURE_CONFIG5_ADDR                                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006018)
#define HWIO_FEATURE_CONFIG5_RMSK                                                                0xffffffff
#define HWIO_FEATURE_CONFIG5_IN          \
        in_dword_masked(HWIO_FEATURE_CONFIG5_ADDR, HWIO_FEATURE_CONFIG5_RMSK)
#define HWIO_FEATURE_CONFIG5_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG5_ADDR, m)
#define HWIO_FEATURE_CONFIG5_SYS_APCCCFGEND_BMSK                                                 0x80000000
#define HWIO_FEATURE_CONFIG5_SYS_APCCCFGEND_SHFT                                                       0x1f
#define HWIO_FEATURE_CONFIG5_SYS_APCCCP15SDISABLE_BMSK                                           0x40000000
#define HWIO_FEATURE_CONFIG5_SYS_APCCCP15SDISABLE_SHFT                                                 0x1e
#define HWIO_FEATURE_CONFIG5_SYS_APCCCFGTE_BMSK                                                  0x20000000
#define HWIO_FEATURE_CONFIG5_SYS_APCCCFGTE_SHFT                                                        0x1d
#define HWIO_FEATURE_CONFIG5_SILVER_PLL_MAX_FREQ_LVAL_BMSK                                       0x1fe00000
#define HWIO_FEATURE_CONFIG5_SILVER_PLL_MAX_FREQ_LVAL_SHFT                                             0x15
#define HWIO_FEATURE_CONFIG5_APPS_BOOT_FSM_FUSE_BMSK                                               0x1c0000
#define HWIO_FEATURE_CONFIG5_APPS_BOOT_FSM_FUSE_SHFT                                                   0x12
#define HWIO_FEATURE_CONFIG5_GOLD_PLL_MAX_FREQ_LVAL_BMSK                                            0x3fc00
#define HWIO_FEATURE_CONFIG5_GOLD_PLL_MAX_FREQ_LVAL_SHFT                                                0xa
#define HWIO_FEATURE_CONFIG5_QC_A5X_ISDB_SECURE_DBGEN_DISABLE_BMSK                                    0x200
#define HWIO_FEATURE_CONFIG5_QC_A5X_ISDB_SECURE_DBGEN_DISABLE_SHFT                                      0x9
#define HWIO_FEATURE_CONFIG5_QC_LPASS_SPIDEN_DISABLE_BMSK                                             0x100
#define HWIO_FEATURE_CONFIG5_QC_LPASS_SPIDEN_DISABLE_SHFT                                               0x8
#define HWIO_FEATURE_CONFIG5_QC_PIMEM_SPIDEN_DISABLE_BMSK                                              0x80
#define HWIO_FEATURE_CONFIG5_QC_PIMEM_SPIDEN_DISABLE_SHFT                                               0x7
#define HWIO_FEATURE_CONFIG5_QC_WCSS_SPIDEN_DISABLE_BMSK                                               0x40
#define HWIO_FEATURE_CONFIG5_QC_WCSS_SPIDEN_DISABLE_SHFT                                                0x6
#define HWIO_FEATURE_CONFIG5_QC_DAP_SPIDEN_DISABLE_BMSK                                                0x20
#define HWIO_FEATURE_CONFIG5_QC_DAP_SPIDEN_DISABLE_SHFT                                                 0x5
#define HWIO_FEATURE_CONFIG5_QC_APPS_SPIDEN_DISABLE_BMSK                                               0x10
#define HWIO_FEATURE_CONFIG5_QC_APPS_SPIDEN_DISABLE_SHFT                                                0x4
#define HWIO_FEATURE_CONFIG5_QC_LPASS_SPNIDEN_DISABLE_BMSK                                              0x8
#define HWIO_FEATURE_CONFIG5_QC_LPASS_SPNIDEN_DISABLE_SHFT                                              0x3
#define HWIO_FEATURE_CONFIG5_QC_PIMEM_SPNIDEN_DISABLE_BMSK                                              0x4
#define HWIO_FEATURE_CONFIG5_QC_PIMEM_SPNIDEN_DISABLE_SHFT                                              0x2
#define HWIO_FEATURE_CONFIG5_QC_WCSS_SPNIDEN_DISABLE_BMSK                                               0x2
#define HWIO_FEATURE_CONFIG5_QC_WCSS_SPNIDEN_DISABLE_SHFT                                               0x1
#define HWIO_FEATURE_CONFIG5_QC_DAP_SPNIDEN_DISABLE_BMSK                                                0x1
#define HWIO_FEATURE_CONFIG5_QC_DAP_SPNIDEN_DISABLE_SHFT                                                0x0

#define HWIO_FEATURE_CONFIG6_ADDR                                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000601c)
#define HWIO_FEATURE_CONFIG6_RMSK                                                                0xffffffff
#define HWIO_FEATURE_CONFIG6_IN          \
        in_dword_masked(HWIO_FEATURE_CONFIG6_ADDR, HWIO_FEATURE_CONFIG6_RMSK)
#define HWIO_FEATURE_CONFIG6_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG6_ADDR, m)
#define HWIO_FEATURE_CONFIG6_TAP_GEN_SPARE_INSTR_DISABLE_13_0_BMSK                               0xfffc0000
#define HWIO_FEATURE_CONFIG6_TAP_GEN_SPARE_INSTR_DISABLE_13_0_SHFT                                     0x12
#define HWIO_FEATURE_CONFIG6_TAP_INSTR_DISABLE_BMSK                                                 0x3ffff
#define HWIO_FEATURE_CONFIG6_TAP_INSTR_DISABLE_SHFT                                                     0x0

#define HWIO_FEATURE_CONFIG7_ADDR                                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006020)
#define HWIO_FEATURE_CONFIG7_RMSK                                                                0xffffffff
#define HWIO_FEATURE_CONFIG7_IN          \
        in_dword_masked(HWIO_FEATURE_CONFIG7_ADDR, HWIO_FEATURE_CONFIG7_RMSK)
#define HWIO_FEATURE_CONFIG7_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG7_ADDR, m)
#define HWIO_FEATURE_CONFIG7_SEC_TAP_ACCESS_DISABLE_BMSK                                         0xfffc0000
#define HWIO_FEATURE_CONFIG7_SEC_TAP_ACCESS_DISABLE_SHFT                                               0x12
#define HWIO_FEATURE_CONFIG7_TAP_GEN_SPARE_INSTR_DISABLE_31_14_BMSK                                 0x3ffff
#define HWIO_FEATURE_CONFIG7_TAP_GEN_SPARE_INSTR_DISABLE_31_14_SHFT                                     0x0

#define HWIO_FEATURE_CONFIG8_ADDR                                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006024)
#define HWIO_FEATURE_CONFIG8_RMSK                                                                0xffffffff
#define HWIO_FEATURE_CONFIG8_IN          \
        in_dword_masked(HWIO_FEATURE_CONFIG8_ADDR, HWIO_FEATURE_CONFIG8_RMSK)
#define HWIO_FEATURE_CONFIG8_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG8_ADDR, m)
#define HWIO_FEATURE_CONFIG8_MODEM_PBL_PATCH_VERSION_BMSK                                        0xfe000000
#define HWIO_FEATURE_CONFIG8_MODEM_PBL_PATCH_VERSION_SHFT                                              0x19
#define HWIO_FEATURE_CONFIG8_APPS_PBL_PATCH_VERSION_BMSK                                          0x1fc0000
#define HWIO_FEATURE_CONFIG8_APPS_PBL_PATCH_VERSION_SHFT                                               0x12
#define HWIO_FEATURE_CONFIG8_APPS_PBL_BOOT_SPEED_BMSK                                               0x30000
#define HWIO_FEATURE_CONFIG8_APPS_PBL_BOOT_SPEED_SHFT                                                  0x10
#define HWIO_FEATURE_CONFIG8_MODEM_PBL_BOOT_BMSK                                                     0x8000
#define HWIO_FEATURE_CONFIG8_MODEM_PBL_BOOT_SHFT                                                        0xf
#define HWIO_FEATURE_CONFIG8_RSVD1_BMSK                                                              0x4000
#define HWIO_FEATURE_CONFIG8_RSVD1_SHFT                                                                 0xe
#define HWIO_FEATURE_CONFIG8_APPS_BOOT_FROM_ROM_BMSK                                                 0x2000
#define HWIO_FEATURE_CONFIG8_APPS_BOOT_FROM_ROM_SHFT                                                    0xd
#define HWIO_FEATURE_CONFIG8_RSVD0_BMSK                                                              0x1000
#define HWIO_FEATURE_CONFIG8_RSVD0_SHFT                                                                 0xc
#define HWIO_FEATURE_CONFIG8_MODEM_BOOT_FROM_ROM_BMSK                                                 0x800
#define HWIO_FEATURE_CONFIG8_MODEM_BOOT_FROM_ROM_SHFT                                                   0xb
#define HWIO_FEATURE_CONFIG8_MSA_ENA_BMSK                                                             0x400
#define HWIO_FEATURE_CONFIG8_MSA_ENA_SHFT                                                               0xa
#define HWIO_FEATURE_CONFIG8_FORCE_MSA_AUTH_EN_BMSK                                                   0x200
#define HWIO_FEATURE_CONFIG8_FORCE_MSA_AUTH_EN_SHFT                                                     0x9
#define HWIO_FEATURE_CONFIG8_ARM_CE_DISABLE_USAGE_BMSK                                                0x100
#define HWIO_FEATURE_CONFIG8_ARM_CE_DISABLE_USAGE_SHFT                                                  0x8
#define HWIO_FEATURE_CONFIG8_BOOT_ROM_CFG_BMSK                                                         0xff
#define HWIO_FEATURE_CONFIG8_BOOT_ROM_CFG_SHFT                                                          0x0

#define HWIO_FEATURE_CONFIG9_ADDR                                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006028)
#define HWIO_FEATURE_CONFIG9_RMSK                                                                0xffffffff
#define HWIO_FEATURE_CONFIG9_IN          \
        in_dword_masked(HWIO_FEATURE_CONFIG9_ADDR, HWIO_FEATURE_CONFIG9_RMSK)
#define HWIO_FEATURE_CONFIG9_INM(m)      \
        in_dword_masked(HWIO_FEATURE_CONFIG9_ADDR, m)
#define HWIO_FEATURE_CONFIG9_APPS_BOOT_TRIGGER_DISABLE_BMSK                                      0x80000000
#define HWIO_FEATURE_CONFIG9_APPS_BOOT_TRIGGER_DISABLE_SHFT                                            0x1f
#define HWIO_FEATURE_CONFIG9_PBL_QSEE_BOOT_FLOW_DISABLE_BMSK                                     0x40000000
#define HWIO_FEATURE_CONFIG9_PBL_QSEE_BOOT_FLOW_DISABLE_SHFT                                           0x1e
#define HWIO_FEATURE_CONFIG9_XBL_SEC_AUTH_DISABLE_BMSK                                           0x20000000
#define HWIO_FEATURE_CONFIG9_XBL_SEC_AUTH_DISABLE_SHFT                                                 0x1d
#define HWIO_FEATURE_CONFIG9_MSM_PKG_TYPE_BMSK                                                   0x10000000
#define HWIO_FEATURE_CONFIG9_MSM_PKG_TYPE_SHFT                                                         0x1c
#define HWIO_FEATURE_CONFIG9_RSVD3_BMSK                                                           0xffc0000
#define HWIO_FEATURE_CONFIG9_RSVD3_SHFT                                                                0x12
#define HWIO_FEATURE_CONFIG9_FOUNDRY_ID_BMSK                                                        0x3c000
#define HWIO_FEATURE_CONFIG9_FOUNDRY_ID_SHFT                                                            0xe
#define HWIO_FEATURE_CONFIG9_PLL_CFG_BMSK                                                            0x3ff0
#define HWIO_FEATURE_CONFIG9_PLL_CFG_SHFT                                                               0x4
#define HWIO_FEATURE_CONFIG9_APPS_PBL_PLL_CTRL_BMSK                                                     0xf
#define HWIO_FEATURE_CONFIG9_APPS_PBL_PLL_CTRL_SHFT                                                     0x0

#define HWIO_OEM_CONFIG0_ADDR                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006040)
#define HWIO_OEM_CONFIG0_RMSK                                                                    0xffffffff
#define HWIO_OEM_CONFIG0_IN          \
        in_dword_masked(HWIO_OEM_CONFIG0_ADDR, HWIO_OEM_CONFIG0_RMSK)
#define HWIO_OEM_CONFIG0_INM(m)      \
        in_dword_masked(HWIO_OEM_CONFIG0_ADDR, m)
#define HWIO_OEM_CONFIG0_DCC_DEBUG_DISABLE_BMSK                                                  0x80000000
#define HWIO_OEM_CONFIG0_DCC_DEBUG_DISABLE_SHFT                                                        0x1f
#define HWIO_OEM_CONFIG0_APPS_APB_DFD_DISABLE_BMSK                                               0x40000000
#define HWIO_OEM_CONFIG0_APPS_APB_DFD_DISABLE_SHFT                                                     0x1e
#define HWIO_OEM_CONFIG0_ALL_DEBUG_DISABLE_BMSK                                                  0x20000000
#define HWIO_OEM_CONFIG0_ALL_DEBUG_DISABLE_SHFT                                                        0x1d
#define HWIO_OEM_CONFIG0_DEBUG_POLICY_DISABLE_BMSK                                               0x10000000
#define HWIO_OEM_CONFIG0_DEBUG_POLICY_DISABLE_SHFT                                                     0x1c
#define HWIO_OEM_CONFIG0_RSVD2_BMSK                                                               0xe000000
#define HWIO_OEM_CONFIG0_RSVD2_SHFT                                                                    0x19
#define HWIO_OEM_CONFIG0_MSS_HASH_INTEGRITY_CHECK_DISABLE_BMSK                                    0x1000000
#define HWIO_OEM_CONFIG0_MSS_HASH_INTEGRITY_CHECK_DISABLE_SHFT                                         0x18
#define HWIO_OEM_CONFIG0_APPS_HASH_INTEGRITY_CHECK_DISABLE_BMSK                                    0x800000
#define HWIO_OEM_CONFIG0_APPS_HASH_INTEGRITY_CHECK_DISABLE_SHFT                                        0x17
#define HWIO_OEM_CONFIG0_USB_SS_DISABLE_BMSK                                                       0x400000
#define HWIO_OEM_CONFIG0_USB_SS_DISABLE_SHFT                                                           0x16
#define HWIO_OEM_CONFIG0_SW_ROT_USE_SERIAL_NUM_BMSK                                                0x200000
#define HWIO_OEM_CONFIG0_SW_ROT_USE_SERIAL_NUM_SHFT                                                    0x15
#define HWIO_OEM_CONFIG0_DISABLE_ROT_TRANSFER_BMSK                                                 0x100000
#define HWIO_OEM_CONFIG0_DISABLE_ROT_TRANSFER_SHFT                                                     0x14
#define HWIO_OEM_CONFIG0_IMAGE_ENCRYPTION_ENABLE_BMSK                                               0x80000
#define HWIO_OEM_CONFIG0_IMAGE_ENCRYPTION_ENABLE_SHFT                                                  0x13
#define HWIO_OEM_CONFIG0_RSVD1_BMSK                                                                 0x60000
#define HWIO_OEM_CONFIG0_RSVD1_SHFT                                                                    0x11
#define HWIO_OEM_CONFIG0_PBL_USB_TYPE_C_DISABLE_BMSK                                                0x10000
#define HWIO_OEM_CONFIG0_PBL_USB_TYPE_C_DISABLE_SHFT                                                   0x10
#define HWIO_OEM_CONFIG0_PBL_LOG_DISABLE_BMSK                                                        0x8000
#define HWIO_OEM_CONFIG0_PBL_LOG_DISABLE_SHFT                                                           0xf
#define HWIO_OEM_CONFIG0_WDOG_EN_BMSK                                                                0x4000
#define HWIO_OEM_CONFIG0_WDOG_EN_SHFT                                                                   0xe
#define HWIO_OEM_CONFIG0_SPDM_SECURE_MODE_BMSK                                                       0x2000
#define HWIO_OEM_CONFIG0_SPDM_SECURE_MODE_SHFT                                                          0xd
#define HWIO_OEM_CONFIG0_SW_FUSE_PROG_DISABLE_BMSK                                                   0x1000
#define HWIO_OEM_CONFIG0_SW_FUSE_PROG_DISABLE_SHFT                                                      0xc
#define HWIO_OEM_CONFIG0_RSVD0_BMSK                                                                   0xc00
#define HWIO_OEM_CONFIG0_RSVD0_SHFT                                                                     0xa
#define HWIO_OEM_CONFIG0_FAST_BOOT_BMSK                                                               0x3e0
#define HWIO_OEM_CONFIG0_FAST_BOOT_SHFT                                                                 0x5
#define HWIO_OEM_CONFIG0_SDCC_MCLK_BOOT_FREQ_BMSK                                                      0x10
#define HWIO_OEM_CONFIG0_SDCC_MCLK_BOOT_FREQ_SHFT                                                       0x4
#define HWIO_OEM_CONFIG0_FORCE_USB_BOOT_DISABLE_BMSK                                                    0x8
#define HWIO_OEM_CONFIG0_FORCE_USB_BOOT_DISABLE_SHFT                                                    0x3
#define HWIO_OEM_CONFIG0_FORCE_DLOAD_DISABLE_BMSK                                                       0x4
#define HWIO_OEM_CONFIG0_FORCE_DLOAD_DISABLE_SHFT                                                       0x2
#define HWIO_OEM_CONFIG0_ENUM_TIMEOUT_BMSK                                                              0x2
#define HWIO_OEM_CONFIG0_ENUM_TIMEOUT_SHFT                                                              0x1
#define HWIO_OEM_CONFIG0_E_DLOAD_DISABLE_BMSK                                                           0x1
#define HWIO_OEM_CONFIG0_E_DLOAD_DISABLE_SHFT                                                           0x0

#define HWIO_OEM_CONFIG1_ADDR                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006044)
#define HWIO_OEM_CONFIG1_RMSK                                                                    0xffffffff
#define HWIO_OEM_CONFIG1_IN          \
        in_dword_masked(HWIO_OEM_CONFIG1_ADDR, HWIO_OEM_CONFIG1_RMSK)
#define HWIO_OEM_CONFIG1_INM(m)      \
        in_dword_masked(HWIO_OEM_CONFIG1_ADDR, m)
#define HWIO_OEM_CONFIG1_PIMEM_SPIDEN_DISABLE_BMSK                                               0x80000000
#define HWIO_OEM_CONFIG1_PIMEM_SPIDEN_DISABLE_SHFT                                                     0x1f
#define HWIO_OEM_CONFIG1_WCSS_SPIDEN_DISABLE_BMSK                                                0x40000000
#define HWIO_OEM_CONFIG1_WCSS_SPIDEN_DISABLE_SHFT                                                      0x1e
#define HWIO_OEM_CONFIG1_DAP_SPIDEN_DISABLE_BMSK                                                 0x20000000
#define HWIO_OEM_CONFIG1_DAP_SPIDEN_DISABLE_SHFT                                                       0x1d
#define HWIO_OEM_CONFIG1_APPS_SPIDEN_DISABLE_BMSK                                                0x10000000
#define HWIO_OEM_CONFIG1_APPS_SPIDEN_DISABLE_SHFT                                                      0x1c
#define HWIO_OEM_CONFIG1_LPASS_SPNIDEN_DISABLE_BMSK                                               0x8000000
#define HWIO_OEM_CONFIG1_LPASS_SPNIDEN_DISABLE_SHFT                                                    0x1b
#define HWIO_OEM_CONFIG1_PIMEM_SPNIDEN_DISABLE_BMSK                                               0x4000000
#define HWIO_OEM_CONFIG1_PIMEM_SPNIDEN_DISABLE_SHFT                                                    0x1a
#define HWIO_OEM_CONFIG1_WCSS_SPNIDEN_DISABLE_BMSK                                                0x2000000
#define HWIO_OEM_CONFIG1_WCSS_SPNIDEN_DISABLE_SHFT                                                     0x19
#define HWIO_OEM_CONFIG1_DAP_SPNIDEN_DISABLE_BMSK                                                 0x1000000
#define HWIO_OEM_CONFIG1_DAP_SPNIDEN_DISABLE_SHFT                                                      0x18
#define HWIO_OEM_CONFIG1_APPS_SPNIDEN_DISABLE_BMSK                                                 0x800000
#define HWIO_OEM_CONFIG1_APPS_SPNIDEN_DISABLE_SHFT                                                     0x17
#define HWIO_OEM_CONFIG1_MSS_NIDEN_DISABLE_BMSK                                                    0x400000
#define HWIO_OEM_CONFIG1_MSS_NIDEN_DISABLE_SHFT                                                        0x16
#define HWIO_OEM_CONFIG1_LPASS_SENSOR_NIDEN_DISABLE_BMSK                                           0x200000
#define HWIO_OEM_CONFIG1_LPASS_SENSOR_NIDEN_DISABLE_SHFT                                               0x15
#define HWIO_OEM_CONFIG1_PIMEM_NIDEN_DISABLE_BMSK                                                  0x100000
#define HWIO_OEM_CONFIG1_PIMEM_NIDEN_DISABLE_SHFT                                                      0x14
#define HWIO_OEM_CONFIG1_RPM_NIDEN_DISABLE_BMSK                                                     0x80000
#define HWIO_OEM_CONFIG1_RPM_NIDEN_DISABLE_SHFT                                                        0x13
#define HWIO_OEM_CONFIG1_WCSS_NIDEN_DISABLE_BMSK                                                    0x40000
#define HWIO_OEM_CONFIG1_WCSS_NIDEN_DISABLE_SHFT                                                       0x12
#define HWIO_OEM_CONFIG1_LPASS_NIDEN_DISABLE_BMSK                                                   0x20000
#define HWIO_OEM_CONFIG1_LPASS_NIDEN_DISABLE_SHFT                                                      0x11
#define HWIO_OEM_CONFIG1_DAP_NIDEN_DISABLE_BMSK                                                     0x10000
#define HWIO_OEM_CONFIG1_DAP_NIDEN_DISABLE_SHFT                                                        0x10
#define HWIO_OEM_CONFIG1_APPS_NIDEN_DISABLE_BMSK                                                     0x8000
#define HWIO_OEM_CONFIG1_APPS_NIDEN_DISABLE_SHFT                                                        0xf
#define HWIO_OEM_CONFIG1_MSS_DBGEN_DISABLE_BMSK                                                      0x4000
#define HWIO_OEM_CONFIG1_MSS_DBGEN_DISABLE_SHFT                                                         0xe
#define HWIO_OEM_CONFIG1_A5X_ISDB_DBGEN_DISABLE_BMSK                                                 0x2000
#define HWIO_OEM_CONFIG1_A5X_ISDB_DBGEN_DISABLE_SHFT                                                    0xd
#define HWIO_OEM_CONFIG1_VENUS_0_DBGEN_DISABLE_BMSK                                                  0x1000
#define HWIO_OEM_CONFIG1_VENUS_0_DBGEN_DISABLE_SHFT                                                     0xc
#define HWIO_OEM_CONFIG1_RSVD1_BMSK                                                                   0x800
#define HWIO_OEM_CONFIG1_RSVD1_SHFT                                                                     0xb
#define HWIO_OEM_CONFIG1_LPASS_SENSOR_DBGEN_DISABLE_BMSK                                              0x400
#define HWIO_OEM_CONFIG1_LPASS_SENSOR_DBGEN_DISABLE_SHFT                                                0xa
#define HWIO_OEM_CONFIG1_PIMEM_DBGEN_DISABLE_BMSK                                                     0x200
#define HWIO_OEM_CONFIG1_PIMEM_DBGEN_DISABLE_SHFT                                                       0x9
#define HWIO_OEM_CONFIG1_RPM_DBGEN_DISABLE_BMSK                                                       0x100
#define HWIO_OEM_CONFIG1_RPM_DBGEN_DISABLE_SHFT                                                         0x8
#define HWIO_OEM_CONFIG1_WCSS_DBGEN_DISABLE_BMSK                                                       0x80
#define HWIO_OEM_CONFIG1_WCSS_DBGEN_DISABLE_SHFT                                                        0x7
#define HWIO_OEM_CONFIG1_LPASS_Q6_DBGEN_DISABLE_BMSK                                                   0x40
#define HWIO_OEM_CONFIG1_LPASS_Q6_DBGEN_DISABLE_SHFT                                                    0x6
#define HWIO_OEM_CONFIG1_DAP_DBGEN_DISABLE_BMSK                                                        0x20
#define HWIO_OEM_CONFIG1_DAP_DBGEN_DISABLE_SHFT                                                         0x5
#define HWIO_OEM_CONFIG1_APPS_DBGEN_DISABLE_BMSK                                                       0x10
#define HWIO_OEM_CONFIG1_APPS_DBGEN_DISABLE_SHFT                                                        0x4
#define HWIO_OEM_CONFIG1_DAP_DEVICEEN_DISABLE_BMSK                                                      0x8
#define HWIO_OEM_CONFIG1_DAP_DEVICEEN_DISABLE_SHFT                                                      0x3
#define HWIO_OEM_CONFIG1_RPM_DAPEN_DISABLE_BMSK                                                         0x4
#define HWIO_OEM_CONFIG1_RPM_DAPEN_DISABLE_SHFT                                                         0x2
#define HWIO_OEM_CONFIG1_RSVD0_BMSK                                                                     0x2
#define HWIO_OEM_CONFIG1_RSVD0_SHFT                                                                     0x1
#define HWIO_OEM_CONFIG1_DEBUG_BUS_DISABLE_BMSK                                                         0x1
#define HWIO_OEM_CONFIG1_DEBUG_BUS_DISABLE_SHFT                                                         0x0

#define HWIO_OEM_CONFIG2_ADDR                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006048)
#define HWIO_OEM_CONFIG2_RMSK                                                                    0xffffffff
#define HWIO_OEM_CONFIG2_IN          \
        in_dword_masked(HWIO_OEM_CONFIG2_ADDR, HWIO_OEM_CONFIG2_RMSK)
#define HWIO_OEM_CONFIG2_INM(m)      \
        in_dword_masked(HWIO_OEM_CONFIG2_ADDR, m)
#define HWIO_OEM_CONFIG2_RSVD1_BMSK                                                              0xffff8000
#define HWIO_OEM_CONFIG2_RSVD1_SHFT                                                                     0xf
#define HWIO_OEM_CONFIG2_OEM_SPARE_REG30_SECURE_BMSK                                                 0x4000
#define HWIO_OEM_CONFIG2_OEM_SPARE_REG30_SECURE_SHFT                                                    0xe
#define HWIO_OEM_CONFIG2_OEM_SPARE_REG29_SECURE_BMSK                                                 0x2000
#define HWIO_OEM_CONFIG2_OEM_SPARE_REG29_SECURE_SHFT                                                    0xd
#define HWIO_OEM_CONFIG2_OEM_SPARE_REG28_SECURE_BMSK                                                 0x1000
#define HWIO_OEM_CONFIG2_OEM_SPARE_REG28_SECURE_SHFT                                                    0xc
#define HWIO_OEM_CONFIG2_OEM_SPARE_REG27_SECURE_BMSK                                                  0x800
#define HWIO_OEM_CONFIG2_OEM_SPARE_REG27_SECURE_SHFT                                                    0xb
#define HWIO_OEM_CONFIG2_OEM_SPARE_REG26_SECURE_BMSK                                                  0x400
#define HWIO_OEM_CONFIG2_OEM_SPARE_REG26_SECURE_SHFT                                                    0xa
#define HWIO_OEM_CONFIG2_RSVD0_BMSK                                                                   0x3fe
#define HWIO_OEM_CONFIG2_RSVD0_SHFT                                                                     0x1
#define HWIO_OEM_CONFIG2_LPASS_SPIDEN_DISABLE_BMSK                                                      0x1
#define HWIO_OEM_CONFIG2_LPASS_SPIDEN_DISABLE_SHFT                                                      0x0

#define HWIO_OEM_CONFIG3_ADDR                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000604c)
#define HWIO_OEM_CONFIG3_RMSK                                                                    0xffffffff
#define HWIO_OEM_CONFIG3_IN          \
        in_dword_masked(HWIO_OEM_CONFIG3_ADDR, HWIO_OEM_CONFIG3_RMSK)
#define HWIO_OEM_CONFIG3_INM(m)      \
        in_dword_masked(HWIO_OEM_CONFIG3_ADDR, m)
#define HWIO_OEM_CONFIG3_OEM_PRODUCT_ID_BMSK                                                     0xffff0000
#define HWIO_OEM_CONFIG3_OEM_PRODUCT_ID_SHFT                                                           0x10
#define HWIO_OEM_CONFIG3_OEM_HW_ID_BMSK                                                              0xffff
#define HWIO_OEM_CONFIG3_OEM_HW_ID_SHFT                                                                 0x0

#define HWIO_OEM_CONFIG4_ADDR                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006050)
#define HWIO_OEM_CONFIG4_RMSK                                                                    0xffffffff
#define HWIO_OEM_CONFIG4_IN          \
        in_dword_masked(HWIO_OEM_CONFIG4_ADDR, HWIO_OEM_CONFIG4_RMSK)
#define HWIO_OEM_CONFIG4_INM(m)      \
        in_dword_masked(HWIO_OEM_CONFIG4_ADDR, m)
#define HWIO_OEM_CONFIG4_PERIPH_VID_BMSK                                                         0xffff0000
#define HWIO_OEM_CONFIG4_PERIPH_VID_SHFT                                                               0x10
#define HWIO_OEM_CONFIG4_PERIPH_PID_BMSK                                                             0xffff
#define HWIO_OEM_CONFIG4_PERIPH_PID_SHFT                                                                0x0

#define HWIO_OEM_CONFIG5_ADDR                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006054)
#define HWIO_OEM_CONFIG5_RMSK                                                                    0xffffffff
#define HWIO_OEM_CONFIG5_IN          \
        in_dword_masked(HWIO_OEM_CONFIG5_ADDR, HWIO_OEM_CONFIG5_RMSK)
#define HWIO_OEM_CONFIG5_INM(m)      \
        in_dword_masked(HWIO_OEM_CONFIG5_ADDR, m)
#define HWIO_OEM_CONFIG5_RSVD0_BMSK                                                              0xffffff00
#define HWIO_OEM_CONFIG5_RSVD0_SHFT                                                                     0x8
#define HWIO_OEM_CONFIG5_ANTI_ROLLBACK_FEATURE_EN_BMSK                                                 0xff
#define HWIO_OEM_CONFIG5_ANTI_ROLLBACK_FEATURE_EN_SHFT                                                  0x0

#define HWIO_BOOT_CONFIG_ADDR                                                                    (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006070)
#define HWIO_BOOT_CONFIG_RMSK                                                                         0x7ff
#define HWIO_BOOT_CONFIG_IN          \
        in_dword_masked(HWIO_BOOT_CONFIG_ADDR, HWIO_BOOT_CONFIG_RMSK)
#define HWIO_BOOT_CONFIG_INM(m)      \
        in_dword_masked(HWIO_BOOT_CONFIG_ADDR, m)
#define HWIO_BOOT_CONFIG_FORCE_MSA_AUTH_EN_BMSK                                                       0x400
#define HWIO_BOOT_CONFIG_FORCE_MSA_AUTH_EN_SHFT                                                         0xa
#define HWIO_BOOT_CONFIG_APPS_PBL_BOOT_SPEED_BMSK                                                     0x300
#define HWIO_BOOT_CONFIG_APPS_PBL_BOOT_SPEED_SHFT                                                       0x8
#define HWIO_BOOT_CONFIG_MODEM_BOOT_FROM_ROM_BMSK                                                      0x80
#define HWIO_BOOT_CONFIG_MODEM_BOOT_FROM_ROM_SHFT                                                       0x7
#define HWIO_BOOT_CONFIG_APPS_BOOT_FROM_ROM_BMSK                                                       0x40
#define HWIO_BOOT_CONFIG_APPS_BOOT_FROM_ROM_SHFT                                                        0x6
#define HWIO_BOOT_CONFIG_FAST_BOOT_BMSK                                                                0x3e
#define HWIO_BOOT_CONFIG_FAST_BOOT_SHFT                                                                 0x1
#define HWIO_BOOT_CONFIG_WDOG_EN_BMSK                                                                   0x1
#define HWIO_BOOT_CONFIG_WDOG_EN_SHFT                                                                   0x0

#define HWIO_SECURE_BOOTn_ADDR(n)                                                                (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006078 + 0x4 * (n))
#define HWIO_SECURE_BOOTn_RMSK                                                                        0x1ff
#define HWIO_SECURE_BOOTn_MAXn                                                                           14
#define HWIO_SECURE_BOOTn_INI(n)        \
        in_dword_masked(HWIO_SECURE_BOOTn_ADDR(n), HWIO_SECURE_BOOTn_RMSK)
#define HWIO_SECURE_BOOTn_INMI(n,mask)    \
        in_dword_masked(HWIO_SECURE_BOOTn_ADDR(n), mask)
#define HWIO_SECURE_BOOTn_FUSE_SRC_BMSK                                                               0x100
#define HWIO_SECURE_BOOTn_FUSE_SRC_SHFT                                                                 0x8
#define HWIO_SECURE_BOOTn_RSVD_7_BMSK                                                                  0x80
#define HWIO_SECURE_BOOTn_RSVD_7_SHFT                                                                   0x7
#define HWIO_SECURE_BOOTn_USE_SERIAL_NUM_BMSK                                                          0x40
#define HWIO_SECURE_BOOTn_USE_SERIAL_NUM_SHFT                                                           0x6
#define HWIO_SECURE_BOOTn_AUTH_EN_BMSK                                                                 0x20
#define HWIO_SECURE_BOOTn_AUTH_EN_SHFT                                                                  0x5
#define HWIO_SECURE_BOOTn_PK_HASH_IN_FUSE_BMSK                                                         0x10
#define HWIO_SECURE_BOOTn_PK_HASH_IN_FUSE_SHFT                                                          0x4
#define HWIO_SECURE_BOOTn_ROM_PK_HASH_INDEX_BMSK                                                        0xf
#define HWIO_SECURE_BOOTn_ROM_PK_HASH_INDEX_SHFT                                                        0x0

#define HWIO_OVERRIDE_0_ADDR                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000060c0)
#define HWIO_OVERRIDE_0_RMSK                                                                     0xffffffff
#define HWIO_OVERRIDE_0_IN          \
        in_dword_masked(HWIO_OVERRIDE_0_ADDR, HWIO_OVERRIDE_0_RMSK)
#define HWIO_OVERRIDE_0_INM(m)      \
        in_dword_masked(HWIO_OVERRIDE_0_ADDR, m)
#define HWIO_OVERRIDE_0_OUT(v)      \
        out_dword(HWIO_OVERRIDE_0_ADDR,v)
#define HWIO_OVERRIDE_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_OVERRIDE_0_ADDR,m,v,HWIO_OVERRIDE_0_IN)
#define HWIO_OVERRIDE_0_RSVD_31_3_BMSK                                                           0xfffffff8
#define HWIO_OVERRIDE_0_RSVD_31_3_SHFT                                                                  0x3
#define HWIO_OVERRIDE_0_TX_DISABLE_BMSK                                                                 0x4
#define HWIO_OVERRIDE_0_TX_DISABLE_SHFT                                                                 0x2
#define HWIO_OVERRIDE_0_RSVD_1_0_BMSK                                                                   0x3
#define HWIO_OVERRIDE_0_RSVD_1_0_SHFT                                                                   0x0

#define HWIO_OVERRIDE_1_ADDR                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000060c4)
#define HWIO_OVERRIDE_1_RMSK                                                                     0xffffffff
#define HWIO_OVERRIDE_1_IN          \
        in_dword_masked(HWIO_OVERRIDE_1_ADDR, HWIO_OVERRIDE_1_RMSK)
#define HWIO_OVERRIDE_1_INM(m)      \
        in_dword_masked(HWIO_OVERRIDE_1_ADDR, m)
#define HWIO_OVERRIDE_1_OUT(v)      \
        out_dword(HWIO_OVERRIDE_1_ADDR,v)
#define HWIO_OVERRIDE_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_OVERRIDE_1_ADDR,m,v,HWIO_OVERRIDE_1_IN)
#define HWIO_OVERRIDE_1_RSVD_31_7_BMSK                                                           0xffffff80
#define HWIO_OVERRIDE_1_RSVD_31_7_SHFT                                                                  0x7
#define HWIO_OVERRIDE_1_OVRID_VSENSE_DEBUG_DISABLE_BMSK                                                0x40
#define HWIO_OVERRIDE_1_OVRID_VSENSE_DEBUG_DISABLE_SHFT                                                 0x6
#define HWIO_OVERRIDE_1_OVRID_DAP_DEVICEEN_DISABLE_BMSK                                                0x20
#define HWIO_OVERRIDE_1_OVRID_DAP_DEVICEEN_DISABLE_SHFT                                                 0x5
#define HWIO_OVERRIDE_1_OVRID_RPM_DAPEN_DISABLE_BMSK                                                   0x10
#define HWIO_OVERRIDE_1_OVRID_RPM_DAPEN_DISABLE_SHFT                                                    0x4
#define HWIO_OVERRIDE_1_RSVD0_BMSK                                                                      0x8
#define HWIO_OVERRIDE_1_RSVD0_SHFT                                                                      0x3
#define HWIO_OVERRIDE_1_OVRID_DEBUG_BUS_DISABLE_BMSK                                                    0x4
#define HWIO_OVERRIDE_1_OVRID_DEBUG_BUS_DISABLE_SHFT                                                    0x2
#define HWIO_OVERRIDE_1_OVRID_DCC_DEBUG_DISABLE_BMSK                                                    0x2
#define HWIO_OVERRIDE_1_OVRID_DCC_DEBUG_DISABLE_SHFT                                                    0x1
#define HWIO_OVERRIDE_1_OVRID_APPS_APB_DFD_DISABLE_BMSK                                                 0x1
#define HWIO_OVERRIDE_1_OVRID_APPS_APB_DFD_DISABLE_SHFT                                                 0x0

#define HWIO_OVERRIDE_2_ADDR                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000060c8)
#define HWIO_OVERRIDE_2_RMSK                                                                     0xffffffff
#define HWIO_OVERRIDE_2_IN          \
        in_dword_masked(HWIO_OVERRIDE_2_ADDR, HWIO_OVERRIDE_2_RMSK)
#define HWIO_OVERRIDE_2_INM(m)      \
        in_dword_masked(HWIO_OVERRIDE_2_ADDR, m)
#define HWIO_OVERRIDE_2_OUT(v)      \
        out_dword(HWIO_OVERRIDE_2_ADDR,v)
#define HWIO_OVERRIDE_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_OVERRIDE_2_ADDR,m,v,HWIO_OVERRIDE_2_IN)
#define HWIO_OVERRIDE_2_RSVD_31_17_BMSK                                                          0xfffe0000
#define HWIO_OVERRIDE_2_RSVD_31_17_SHFT                                                                0x11
#define HWIO_OVERRIDE_2_OVRID_LPASS_SENSOR_NIDEN_DISABLE_BMSK                                       0x10000
#define HWIO_OVERRIDE_2_OVRID_LPASS_SENSOR_NIDEN_DISABLE_SHFT                                          0x10
#define HWIO_OVERRIDE_2_OVRID_PIMEM_NIDEN_DISABLE_BMSK                                               0x8000
#define HWIO_OVERRIDE_2_OVRID_PIMEM_NIDEN_DISABLE_SHFT                                                  0xf
#define HWIO_OVERRIDE_2_OVRID_RPM_NIDEN_DISABLE_BMSK                                                 0x4000
#define HWIO_OVERRIDE_2_OVRID_RPM_NIDEN_DISABLE_SHFT                                                    0xe
#define HWIO_OVERRIDE_2_OVRID_WCSS_NIDEN_DISABLE_BMSK                                                0x2000
#define HWIO_OVERRIDE_2_OVRID_WCSS_NIDEN_DISABLE_SHFT                                                   0xd
#define HWIO_OVERRIDE_2_OVRID_LPASS_NIDEN_DISABLE_BMSK                                               0x1000
#define HWIO_OVERRIDE_2_OVRID_LPASS_NIDEN_DISABLE_SHFT                                                  0xc
#define HWIO_OVERRIDE_2_OVRID_DAP_NIDEN_DISABLE_BMSK                                                  0x800
#define HWIO_OVERRIDE_2_OVRID_DAP_NIDEN_DISABLE_SHFT                                                    0xb
#define HWIO_OVERRIDE_2_OVRID_APPS_NIDEN_DISABLE_BMSK                                                 0x400
#define HWIO_OVERRIDE_2_OVRID_APPS_NIDEN_DISABLE_SHFT                                                   0xa
#define HWIO_OVERRIDE_2_OVRID_A5X_ISDB_DBGEN_DISABLE_BMSK                                             0x200
#define HWIO_OVERRIDE_2_OVRID_A5X_ISDB_DBGEN_DISABLE_SHFT                                               0x9
#define HWIO_OVERRIDE_2_OVRID_VENUS_0_DBGEN_DISABLE_BMSK                                              0x100
#define HWIO_OVERRIDE_2_OVRID_VENUS_0_DBGEN_DISABLE_SHFT                                                0x8
#define HWIO_OVERRIDE_2_RSVD1_BMSK                                                                     0x80
#define HWIO_OVERRIDE_2_RSVD1_SHFT                                                                      0x7
#define HWIO_OVERRIDE_2_OVRID_LPASS_SENSOR_DBGEN_DISABLE_BMSK                                          0x40
#define HWIO_OVERRIDE_2_OVRID_LPASS_SENSOR_DBGEN_DISABLE_SHFT                                           0x6
#define HWIO_OVERRIDE_2_OVRID_PIMEM_DBGEN_DISABLE_BMSK                                                 0x20
#define HWIO_OVERRIDE_2_OVRID_PIMEM_DBGEN_DISABLE_SHFT                                                  0x5
#define HWIO_OVERRIDE_2_OVRID_RPM_DBGEN_DISABLE_BMSK                                                   0x10
#define HWIO_OVERRIDE_2_OVRID_RPM_DBGEN_DISABLE_SHFT                                                    0x4
#define HWIO_OVERRIDE_2_OVRID_WCSS_DBGEN_DISABLE_BMSK                                                   0x8
#define HWIO_OVERRIDE_2_OVRID_WCSS_DBGEN_DISABLE_SHFT                                                   0x3
#define HWIO_OVERRIDE_2_OVRID_LPASS_Q6_DBGEN_DISABLE_BMSK                                               0x4
#define HWIO_OVERRIDE_2_OVRID_LPASS_Q6_DBGEN_DISABLE_SHFT                                               0x2
#define HWIO_OVERRIDE_2_OVRID_DAP_DBGEN_DISABLE_BMSK                                                    0x2
#define HWIO_OVERRIDE_2_OVRID_DAP_DBGEN_DISABLE_SHFT                                                    0x1
#define HWIO_OVERRIDE_2_OVRID_APPS_DBGEN_DISABLE_BMSK                                                   0x1
#define HWIO_OVERRIDE_2_OVRID_APPS_DBGEN_DISABLE_SHFT                                                   0x0

#define HWIO_OVERRIDE_3_ADDR                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000060cc)
#define HWIO_OVERRIDE_3_RMSK                                                                     0xffffffff
#define HWIO_OVERRIDE_3_IN          \
        in_dword_masked(HWIO_OVERRIDE_3_ADDR, HWIO_OVERRIDE_3_RMSK)
#define HWIO_OVERRIDE_3_INM(m)      \
        in_dword_masked(HWIO_OVERRIDE_3_ADDR, m)
#define HWIO_OVERRIDE_3_OUT(v)      \
        out_dword(HWIO_OVERRIDE_3_ADDR,v)
#define HWIO_OVERRIDE_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_OVERRIDE_3_ADDR,m,v,HWIO_OVERRIDE_3_IN)
#define HWIO_OVERRIDE_3_RSVD_31_11_BMSK                                                          0xfffff800
#define HWIO_OVERRIDE_3_RSVD_31_11_SHFT                                                                 0xb
#define HWIO_OVERRIDE_3_OVRID_SPDM_SECURE_MODE_BMSK                                                   0x400
#define HWIO_OVERRIDE_3_OVRID_SPDM_SECURE_MODE_SHFT                                                     0xa
#define HWIO_OVERRIDE_3_OVRID_LPASS_SPIDEN_DISABLE_BMSK                                               0x200
#define HWIO_OVERRIDE_3_OVRID_LPASS_SPIDEN_DISABLE_SHFT                                                 0x9
#define HWIO_OVERRIDE_3_OVRID_PIMEM_SPIDEN_DISABLE_BMSK                                               0x100
#define HWIO_OVERRIDE_3_OVRID_PIMEM_SPIDEN_DISABLE_SHFT                                                 0x8
#define HWIO_OVERRIDE_3_OVRID_WCSS_SPIDEN_DISABLE_BMSK                                                 0x80
#define HWIO_OVERRIDE_3_OVRID_WCSS_SPIDEN_DISABLE_SHFT                                                  0x7
#define HWIO_OVERRIDE_3_OVRID_DAP_SPIDEN_DISABLE_BMSK                                                  0x40
#define HWIO_OVERRIDE_3_OVRID_DAP_SPIDEN_DISABLE_SHFT                                                   0x6
#define HWIO_OVERRIDE_3_OVRID_APPS_SPIDEN_DISABLE_BMSK                                                 0x20
#define HWIO_OVERRIDE_3_OVRID_APPS_SPIDEN_DISABLE_SHFT                                                  0x5
#define HWIO_OVERRIDE_3_OVRID_LPASS_SPNIDEN_DISABLE_BMSK                                               0x10
#define HWIO_OVERRIDE_3_OVRID_LPASS_SPNIDEN_DISABLE_SHFT                                                0x4
#define HWIO_OVERRIDE_3_OVRID_PIMEM_SPNIDEN_DISABLE_BMSK                                                0x8
#define HWIO_OVERRIDE_3_OVRID_PIMEM_SPNIDEN_DISABLE_SHFT                                                0x3
#define HWIO_OVERRIDE_3_OVRID_WCSS_SPNIDEN_DISABLE_BMSK                                                 0x4
#define HWIO_OVERRIDE_3_OVRID_WCSS_SPNIDEN_DISABLE_SHFT                                                 0x2
#define HWIO_OVERRIDE_3_OVRID_DAP_SPNIDEN_DISABLE_BMSK                                                  0x2
#define HWIO_OVERRIDE_3_OVRID_DAP_SPNIDEN_DISABLE_SHFT                                                  0x1
#define HWIO_OVERRIDE_3_OVRID_APPS_SPNIDEN_DISABLE_BMSK                                                 0x1
#define HWIO_OVERRIDE_3_OVRID_APPS_SPNIDEN_DISABLE_SHFT                                                 0x0

#define HWIO_OVERRIDE_4_ADDR                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000060d0)
#define HWIO_OVERRIDE_4_RMSK                                                                     0xffffffff
#define HWIO_OVERRIDE_4_IN          \
        in_dword_masked(HWIO_OVERRIDE_4_ADDR, HWIO_OVERRIDE_4_RMSK)
#define HWIO_OVERRIDE_4_INM(m)      \
        in_dword_masked(HWIO_OVERRIDE_4_ADDR, m)
#define HWIO_OVERRIDE_4_OUT(v)      \
        out_dword(HWIO_OVERRIDE_4_ADDR,v)
#define HWIO_OVERRIDE_4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_OVERRIDE_4_ADDR,m,v,HWIO_OVERRIDE_4_IN)
#define HWIO_OVERRIDE_4_RSVD_31_2_BMSK                                                           0xfffffffc
#define HWIO_OVERRIDE_4_RSVD_31_2_SHFT                                                                  0x2
#define HWIO_OVERRIDE_4_OVRID_MSS_NIDEN_DISABLE_BMSK                                                    0x2
#define HWIO_OVERRIDE_4_OVRID_MSS_NIDEN_DISABLE_SHFT                                                    0x1
#define HWIO_OVERRIDE_4_OVRID_MSS_DBGEN_DISABLE_BMSK                                                    0x1
#define HWIO_OVERRIDE_4_OVRID_MSS_DBGEN_DISABLE_SHFT                                                    0x0

#define HWIO_OVERRIDE_5_ADDR                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000060d4)
#define HWIO_OVERRIDE_5_RMSK                                                                     0xffffffff
#define HWIO_OVERRIDE_5_IN          \
        in_dword_masked(HWIO_OVERRIDE_5_ADDR, HWIO_OVERRIDE_5_RMSK)
#define HWIO_OVERRIDE_5_INM(m)      \
        in_dword_masked(HWIO_OVERRIDE_5_ADDR, m)
#define HWIO_OVERRIDE_5_OUT(v)      \
        out_dword(HWIO_OVERRIDE_5_ADDR,v)
#define HWIO_OVERRIDE_5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_OVERRIDE_5_ADDR,m,v,HWIO_OVERRIDE_5_IN)
#define HWIO_OVERRIDE_5_RSVD_31_0_BMSK                                                           0xffffffff
#define HWIO_OVERRIDE_5_RSVD_31_0_SHFT                                                                  0x0

#define HWIO_OVERRIDE_6_ADDR                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000060d8)
#define HWIO_OVERRIDE_6_RMSK                                                                     0xffffffff
#define HWIO_OVERRIDE_6_IN          \
        in_dword_masked(HWIO_OVERRIDE_6_ADDR, HWIO_OVERRIDE_6_RMSK)
#define HWIO_OVERRIDE_6_INM(m)      \
        in_dword_masked(HWIO_OVERRIDE_6_ADDR, m)
#define HWIO_OVERRIDE_6_OUT(v)      \
        out_dword(HWIO_OVERRIDE_6_ADDR,v)
#define HWIO_OVERRIDE_6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_OVERRIDE_6_ADDR,m,v,HWIO_OVERRIDE_6_IN)
#define HWIO_OVERRIDE_6_RSVD_31_0_BMSK                                                           0xffffffff
#define HWIO_OVERRIDE_6_RSVD_31_0_SHFT                                                                  0x0

#define HWIO_CAPT_SEC_GPIO_ADDR                                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006100)
#define HWIO_CAPT_SEC_GPIO_RMSK                                                                     0x1ffff
#define HWIO_CAPT_SEC_GPIO_IN          \
        in_dword_masked(HWIO_CAPT_SEC_GPIO_ADDR, HWIO_CAPT_SEC_GPIO_RMSK)
#define HWIO_CAPT_SEC_GPIO_INM(m)      \
        in_dword_masked(HWIO_CAPT_SEC_GPIO_ADDR, m)
#define HWIO_CAPT_SEC_GPIO_OUT(v)      \
        out_dword(HWIO_CAPT_SEC_GPIO_ADDR,v)
#define HWIO_CAPT_SEC_GPIO_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CAPT_SEC_GPIO_ADDR,m,v,HWIO_CAPT_SEC_GPIO_IN)
#define HWIO_CAPT_SEC_GPIO_FORCE_USB_BOOT_GPIO_BMSK                                                 0x10000
#define HWIO_CAPT_SEC_GPIO_FORCE_USB_BOOT_GPIO_SHFT                                                    0x10
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_FORCE_MSA_AUTH_EN_BMSK                                   0x8000
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_FORCE_MSA_AUTH_EN_SHFT                                      0xf
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_AP_AUTH_EN_BMSK                                          0x4000
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_AP_AUTH_EN_SHFT                                             0xe
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_AP_PK_HASH_IN_FUSE_BMSK                                  0x2000
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_AP_PK_HASH_IN_FUSE_SHFT                                     0xd
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_MSA_AUTH_EN_BMSK                                         0x1000
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_MSA_AUTH_EN_SHFT                                            0xc
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_MSA_PK_HASH_IN_FUSE_BMSK                                  0x800
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_MSA_PK_HASH_IN_FUSE_SHFT                                    0xb
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_ALL_USE_SERIAL_NUM_BMSK                                   0x400
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_ALL_USE_SERIAL_NUM_SHFT                                     0xa
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_PK_HASH_INDEX_SRC_BMSK                                    0x200
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_PK_HASH_INDEX_SRC_SHFT                                      0x9
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_APPS_PBL_BOOT_SPEED_BMSK                                  0x180
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_APPS_PBL_BOOT_SPEED_SHFT                                    0x7
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_MODEM_BOOT_FROM_ROM_BMSK                                   0x40
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_MODEM_BOOT_FROM_ROM_SHFT                                    0x6
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_APPS_BOOT_FROM_ROM_BMSK                                    0x20
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_APPS_BOOT_FROM_ROM_SHFT                                     0x5
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_FAST_BOOT_BMSK                                             0x1e
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_FAST_BOOT_SHFT                                              0x1
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_WDOG_DISABLE_BMSK                                           0x1
#define HWIO_CAPT_SEC_GPIO_BOOT_CONFIG_GPIO_WDOG_DISABLE_SHFT                                           0x0

#define HWIO_APP_PROC_CFG_ADDR                                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006110)
#define HWIO_APP_PROC_CFG_RMSK                                                                        0xfff
#define HWIO_APP_PROC_CFG_IN          \
        in_dword_masked(HWIO_APP_PROC_CFG_ADDR, HWIO_APP_PROC_CFG_RMSK)
#define HWIO_APP_PROC_CFG_INM(m)      \
        in_dword_masked(HWIO_APP_PROC_CFG_ADDR, m)
#define HWIO_APP_PROC_CFG_OUT(v)      \
        out_dword(HWIO_APP_PROC_CFG_ADDR,v)
#define HWIO_APP_PROC_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_APP_PROC_CFG_ADDR,m,v,HWIO_APP_PROC_CFG_IN)
#define HWIO_APP_PROC_CFG_LPASS_DBG_SPNIDEN_BMSK                                                      0x800
#define HWIO_APP_PROC_CFG_LPASS_DBG_SPNIDEN_SHFT                                                        0xb
#define HWIO_APP_PROC_CFG_PIMEM_DBG_SPNIDEN_BMSK                                                      0x400
#define HWIO_APP_PROC_CFG_PIMEM_DBG_SPNIDEN_SHFT                                                        0xa
#define HWIO_APP_PROC_CFG_WCSS_DBG_SPNIDEN_BMSK                                                       0x200
#define HWIO_APP_PROC_CFG_WCSS_DBG_SPNIDEN_SHFT                                                         0x9
#define HWIO_APP_PROC_CFG_DAP_DBG_SPNIDEN_BMSK                                                        0x100
#define HWIO_APP_PROC_CFG_DAP_DBG_SPNIDEN_SHFT                                                          0x8
#define HWIO_APP_PROC_CFG_APPS_DBG_SPNIDEN_BMSK                                                        0x80
#define HWIO_APP_PROC_CFG_APPS_DBG_SPNIDEN_SHFT                                                         0x7
#define HWIO_APP_PROC_CFG_LPASS_SENSOR_DBG_NIDEN_BMSK                                                  0x40
#define HWIO_APP_PROC_CFG_LPASS_SENSOR_DBG_NIDEN_SHFT                                                   0x6
#define HWIO_APP_PROC_CFG_PIMEM_DBG_NIDEN_BMSK                                                         0x20
#define HWIO_APP_PROC_CFG_PIMEM_DBG_NIDEN_SHFT                                                          0x5
#define HWIO_APP_PROC_CFG_RPM_DBG_NIDEN_BMSK                                                           0x10
#define HWIO_APP_PROC_CFG_RPM_DBG_NIDEN_SHFT                                                            0x4
#define HWIO_APP_PROC_CFG_WCSS_DBG_NIDEN_BMSK                                                           0x8
#define HWIO_APP_PROC_CFG_WCSS_DBG_NIDEN_SHFT                                                           0x3
#define HWIO_APP_PROC_CFG_LPASS_DBG_NIDEN_BMSK                                                          0x4
#define HWIO_APP_PROC_CFG_LPASS_DBG_NIDEN_SHFT                                                          0x2
#define HWIO_APP_PROC_CFG_DAP_DBG_NIDEN_BMSK                                                            0x2
#define HWIO_APP_PROC_CFG_DAP_DBG_NIDEN_SHFT                                                            0x1
#define HWIO_APP_PROC_CFG_APPS_DBG_NIDEN_BMSK                                                           0x1
#define HWIO_APP_PROC_CFG_APPS_DBG_NIDEN_SHFT                                                           0x0

#define HWIO_MSS_PROC_CFG_ADDR                                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006114)
#define HWIO_MSS_PROC_CFG_RMSK                                                                          0x1
#define HWIO_MSS_PROC_CFG_IN          \
        in_dword_masked(HWIO_MSS_PROC_CFG_ADDR, HWIO_MSS_PROC_CFG_RMSK)
#define HWIO_MSS_PROC_CFG_INM(m)      \
        in_dword_masked(HWIO_MSS_PROC_CFG_ADDR, m)
#define HWIO_MSS_PROC_CFG_OUT(v)      \
        out_dword(HWIO_MSS_PROC_CFG_ADDR,v)
#define HWIO_MSS_PROC_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MSS_PROC_CFG_ADDR,m,v,HWIO_MSS_PROC_CFG_IN)
#define HWIO_MSS_PROC_CFG_MSS_DBG_NIDEN_BMSK                                                            0x1
#define HWIO_MSS_PROC_CFG_MSS_DBG_NIDEN_SHFT                                                            0x0

#define HWIO_QFPROM_CLK_CTL_ADDR                                                                 (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006118)
#define HWIO_QFPROM_CLK_CTL_RMSK                                                                        0x1
#define HWIO_QFPROM_CLK_CTL_IN          \
        in_dword_masked(HWIO_QFPROM_CLK_CTL_ADDR, HWIO_QFPROM_CLK_CTL_RMSK)
#define HWIO_QFPROM_CLK_CTL_INM(m)      \
        in_dword_masked(HWIO_QFPROM_CLK_CTL_ADDR, m)
#define HWIO_QFPROM_CLK_CTL_OUT(v)      \
        out_dword(HWIO_QFPROM_CLK_CTL_ADDR,v)
#define HWIO_QFPROM_CLK_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_CLK_CTL_ADDR,m,v,HWIO_QFPROM_CLK_CTL_IN)
#define HWIO_QFPROM_CLK_CTL_CLK_HALT_BMSK                                                               0x1
#define HWIO_QFPROM_CLK_CTL_CLK_HALT_SHFT                                                               0x0

#define HWIO_JTAG_ID_ADDR                                                                        (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006130)
#define HWIO_JTAG_ID_RMSK                                                                        0xffffffff
#define HWIO_JTAG_ID_IN          \
        in_dword_masked(HWIO_JTAG_ID_ADDR, HWIO_JTAG_ID_RMSK)
#define HWIO_JTAG_ID_INM(m)      \
        in_dword_masked(HWIO_JTAG_ID_ADDR, m)
#define HWIO_JTAG_ID_JTAG_ID_BMSK                                                                0xffffffff
#define HWIO_JTAG_ID_JTAG_ID_SHFT                                                                       0x0

#define HWIO_SERIAL_NUM_ADDR                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006134)
#define HWIO_SERIAL_NUM_RMSK                                                                     0xffffffff
#define HWIO_SERIAL_NUM_IN          \
        in_dword_masked(HWIO_SERIAL_NUM_ADDR, HWIO_SERIAL_NUM_RMSK)
#define HWIO_SERIAL_NUM_INM(m)      \
        in_dword_masked(HWIO_SERIAL_NUM_ADDR, m)
#define HWIO_SERIAL_NUM_SERIAL_NUM_BMSK                                                          0xffffffff
#define HWIO_SERIAL_NUM_SERIAL_NUM_SHFT                                                                 0x0

#define HWIO_OEM_ID_ADDR                                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006138)
#define HWIO_OEM_ID_RMSK                                                                         0xffffffff
#define HWIO_OEM_ID_IN          \
        in_dword_masked(HWIO_OEM_ID_ADDR, HWIO_OEM_ID_RMSK)
#define HWIO_OEM_ID_INM(m)      \
        in_dword_masked(HWIO_OEM_ID_ADDR, m)
#define HWIO_OEM_ID_OEM_ID_BMSK                                                                  0xffff0000
#define HWIO_OEM_ID_OEM_ID_SHFT                                                                        0x10
#define HWIO_OEM_ID_OEM_PRODUCT_ID_BMSK                                                              0xffff
#define HWIO_OEM_ID_OEM_PRODUCT_ID_SHFT                                                                 0x0

#define HWIO_TEST_BUS_SEL_ADDR                                                                   (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000613c)
#define HWIO_TEST_BUS_SEL_RMSK                                                                          0x7
#define HWIO_TEST_BUS_SEL_IN          \
        in_dword_masked(HWIO_TEST_BUS_SEL_ADDR, HWIO_TEST_BUS_SEL_RMSK)
#define HWIO_TEST_BUS_SEL_INM(m)      \
        in_dword_masked(HWIO_TEST_BUS_SEL_ADDR, m)
#define HWIO_TEST_BUS_SEL_OUT(v)      \
        out_dword(HWIO_TEST_BUS_SEL_ADDR,v)
#define HWIO_TEST_BUS_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TEST_BUS_SEL_ADDR,m,v,HWIO_TEST_BUS_SEL_IN)
#define HWIO_TEST_BUS_SEL_TEST_EN_BMSK                                                                  0x4
#define HWIO_TEST_BUS_SEL_TEST_EN_SHFT                                                                  0x2
#define HWIO_TEST_BUS_SEL_TEST_SELECT_BMSK                                                              0x3
#define HWIO_TEST_BUS_SEL_TEST_SELECT_SHFT                                                              0x0

#define HWIO_SPDM_DYN_SECURE_MODE_ADDR                                                           (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006140)
#define HWIO_SPDM_DYN_SECURE_MODE_RMSK                                                                  0x1
#define HWIO_SPDM_DYN_SECURE_MODE_IN          \
        in_dword_masked(HWIO_SPDM_DYN_SECURE_MODE_ADDR, HWIO_SPDM_DYN_SECURE_MODE_RMSK)
#define HWIO_SPDM_DYN_SECURE_MODE_INM(m)      \
        in_dword_masked(HWIO_SPDM_DYN_SECURE_MODE_ADDR, m)
#define HWIO_SPDM_DYN_SECURE_MODE_OUT(v)      \
        out_dword(HWIO_SPDM_DYN_SECURE_MODE_ADDR,v)
#define HWIO_SPDM_DYN_SECURE_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SPDM_DYN_SECURE_MODE_ADDR,m,v,HWIO_SPDM_DYN_SECURE_MODE_IN)
#define HWIO_SPDM_DYN_SECURE_MODE_SECURE_MODE_BMSK                                                      0x1
#define HWIO_SPDM_DYN_SECURE_MODE_SECURE_MODE_SHFT                                                      0x0

#define HWIO_OEM_IMAGE_ENCR_KEYn_ADDR(n)                                                         (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006150 + 0x4 * (n))
#define HWIO_OEM_IMAGE_ENCR_KEYn_RMSK                                                            0xffffffff
#define HWIO_OEM_IMAGE_ENCR_KEYn_MAXn                                                                     3
#define HWIO_OEM_IMAGE_ENCR_KEYn_INI(n)        \
        in_dword_masked(HWIO_OEM_IMAGE_ENCR_KEYn_ADDR(n), HWIO_OEM_IMAGE_ENCR_KEYn_RMSK)
#define HWIO_OEM_IMAGE_ENCR_KEYn_INMI(n,mask)    \
        in_dword_masked(HWIO_OEM_IMAGE_ENCR_KEYn_ADDR(n), mask)
#define HWIO_OEM_IMAGE_ENCR_KEYn_KEY_DATA0_BMSK                                                  0xffffffff
#define HWIO_OEM_IMAGE_ENCR_KEYn_KEY_DATA0_SHFT                                                         0x0

#define HWIO_IMAGE_ENCR_KEY1_0_ADDR                                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006160)
#define HWIO_IMAGE_ENCR_KEY1_0_RMSK                                                              0xffffffff
#define HWIO_IMAGE_ENCR_KEY1_0_IN          \
        in_dword_masked(HWIO_IMAGE_ENCR_KEY1_0_ADDR, HWIO_IMAGE_ENCR_KEY1_0_RMSK)
#define HWIO_IMAGE_ENCR_KEY1_0_INM(m)      \
        in_dword_masked(HWIO_IMAGE_ENCR_KEY1_0_ADDR, m)
#define HWIO_IMAGE_ENCR_KEY1_0_KEY_DATA0_BMSK                                                    0xffffffff
#define HWIO_IMAGE_ENCR_KEY1_0_KEY_DATA0_SHFT                                                           0x0

#define HWIO_IMAGE_ENCR_KEY1_1_ADDR                                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006164)
#define HWIO_IMAGE_ENCR_KEY1_1_RMSK                                                              0xffffffff
#define HWIO_IMAGE_ENCR_KEY1_1_IN          \
        in_dword_masked(HWIO_IMAGE_ENCR_KEY1_1_ADDR, HWIO_IMAGE_ENCR_KEY1_1_RMSK)
#define HWIO_IMAGE_ENCR_KEY1_1_INM(m)      \
        in_dword_masked(HWIO_IMAGE_ENCR_KEY1_1_ADDR, m)
#define HWIO_IMAGE_ENCR_KEY1_1_KEY_DATA0_BMSK                                                    0xffffffff
#define HWIO_IMAGE_ENCR_KEY1_1_KEY_DATA0_SHFT                                                           0x0

#define HWIO_IMAGE_ENCR_KEY1_2_ADDR                                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006168)
#define HWIO_IMAGE_ENCR_KEY1_2_RMSK                                                              0xffffffff
#define HWIO_IMAGE_ENCR_KEY1_2_IN          \
        in_dword_masked(HWIO_IMAGE_ENCR_KEY1_2_ADDR, HWIO_IMAGE_ENCR_KEY1_2_RMSK)
#define HWIO_IMAGE_ENCR_KEY1_2_INM(m)      \
        in_dword_masked(HWIO_IMAGE_ENCR_KEY1_2_ADDR, m)
#define HWIO_IMAGE_ENCR_KEY1_2_KEY_DATA0_BMSK                                                    0xffffffff
#define HWIO_IMAGE_ENCR_KEY1_2_KEY_DATA0_SHFT                                                           0x0

#define HWIO_IMAGE_ENCR_KEY1_3_ADDR                                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000616c)
#define HWIO_IMAGE_ENCR_KEY1_3_RMSK                                                              0xffffffff
#define HWIO_IMAGE_ENCR_KEY1_3_IN          \
        in_dword_masked(HWIO_IMAGE_ENCR_KEY1_3_ADDR, HWIO_IMAGE_ENCR_KEY1_3_RMSK)
#define HWIO_IMAGE_ENCR_KEY1_3_INM(m)      \
        in_dword_masked(HWIO_IMAGE_ENCR_KEY1_3_ADDR, m)
#define HWIO_IMAGE_ENCR_KEY1_3_KEY_DATA0_BMSK                                                    0xffffffff
#define HWIO_IMAGE_ENCR_KEY1_3_KEY_DATA0_SHFT                                                           0x0

#define HWIO_PK_HASH0_0_ADDR                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006190)
#define HWIO_PK_HASH0_0_RMSK                                                                     0xffffffff
#define HWIO_PK_HASH0_0_IN          \
        in_dword_masked(HWIO_PK_HASH0_0_ADDR, HWIO_PK_HASH0_0_RMSK)
#define HWIO_PK_HASH0_0_INM(m)      \
        in_dword_masked(HWIO_PK_HASH0_0_ADDR, m)
#define HWIO_PK_HASH0_0_HASH_DATA0_BMSK                                                          0xffffffff
#define HWIO_PK_HASH0_0_HASH_DATA0_SHFT                                                                 0x0

#define HWIO_PK_HASH0_1_ADDR                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006194)
#define HWIO_PK_HASH0_1_RMSK                                                                     0xffffffff
#define HWIO_PK_HASH0_1_IN          \
        in_dword_masked(HWIO_PK_HASH0_1_ADDR, HWIO_PK_HASH0_1_RMSK)
#define HWIO_PK_HASH0_1_INM(m)      \
        in_dword_masked(HWIO_PK_HASH0_1_ADDR, m)
#define HWIO_PK_HASH0_1_HASH_DATA0_BMSK                                                          0xffffffff
#define HWIO_PK_HASH0_1_HASH_DATA0_SHFT                                                                 0x0

#define HWIO_PK_HASH0_2_ADDR                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006198)
#define HWIO_PK_HASH0_2_RMSK                                                                     0xffffffff
#define HWIO_PK_HASH0_2_IN          \
        in_dword_masked(HWIO_PK_HASH0_2_ADDR, HWIO_PK_HASH0_2_RMSK)
#define HWIO_PK_HASH0_2_INM(m)      \
        in_dword_masked(HWIO_PK_HASH0_2_ADDR, m)
#define HWIO_PK_HASH0_2_HASH_DATA0_BMSK                                                          0xffffffff
#define HWIO_PK_HASH0_2_HASH_DATA0_SHFT                                                                 0x0

#define HWIO_PK_HASH0_3_ADDR                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000619c)
#define HWIO_PK_HASH0_3_RMSK                                                                     0xffffffff
#define HWIO_PK_HASH0_3_IN          \
        in_dword_masked(HWIO_PK_HASH0_3_ADDR, HWIO_PK_HASH0_3_RMSK)
#define HWIO_PK_HASH0_3_INM(m)      \
        in_dword_masked(HWIO_PK_HASH0_3_ADDR, m)
#define HWIO_PK_HASH0_3_HASH_DATA0_BMSK                                                          0xffffffff
#define HWIO_PK_HASH0_3_HASH_DATA0_SHFT                                                                 0x0

#define HWIO_PK_HASH0_4_ADDR                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061a0)
#define HWIO_PK_HASH0_4_RMSK                                                                     0xffffffff
#define HWIO_PK_HASH0_4_IN          \
        in_dword_masked(HWIO_PK_HASH0_4_ADDR, HWIO_PK_HASH0_4_RMSK)
#define HWIO_PK_HASH0_4_INM(m)      \
        in_dword_masked(HWIO_PK_HASH0_4_ADDR, m)
#define HWIO_PK_HASH0_4_HASH_DATA0_BMSK                                                          0xffffffff
#define HWIO_PK_HASH0_4_HASH_DATA0_SHFT                                                                 0x0

#define HWIO_PK_HASH0_5_ADDR                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061a4)
#define HWIO_PK_HASH0_5_RMSK                                                                     0xffffffff
#define HWIO_PK_HASH0_5_IN          \
        in_dword_masked(HWIO_PK_HASH0_5_ADDR, HWIO_PK_HASH0_5_RMSK)
#define HWIO_PK_HASH0_5_INM(m)      \
        in_dword_masked(HWIO_PK_HASH0_5_ADDR, m)
#define HWIO_PK_HASH0_5_HASH_DATA0_BMSK                                                          0xffffffff
#define HWIO_PK_HASH0_5_HASH_DATA0_SHFT                                                                 0x0

#define HWIO_PK_HASH0_6_ADDR                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061a8)
#define HWIO_PK_HASH0_6_RMSK                                                                     0xffffffff
#define HWIO_PK_HASH0_6_IN          \
        in_dword_masked(HWIO_PK_HASH0_6_ADDR, HWIO_PK_HASH0_6_RMSK)
#define HWIO_PK_HASH0_6_INM(m)      \
        in_dword_masked(HWIO_PK_HASH0_6_ADDR, m)
#define HWIO_PK_HASH0_6_HASH_DATA0_BMSK                                                          0xffffffff
#define HWIO_PK_HASH0_6_HASH_DATA0_SHFT                                                                 0x0

#define HWIO_PK_HASH0_7_ADDR                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061ac)
#define HWIO_PK_HASH0_7_RMSK                                                                     0xffffffff
#define HWIO_PK_HASH0_7_IN          \
        in_dword_masked(HWIO_PK_HASH0_7_ADDR, HWIO_PK_HASH0_7_RMSK)
#define HWIO_PK_HASH0_7_INM(m)      \
        in_dword_masked(HWIO_PK_HASH0_7_ADDR, m)
#define HWIO_PK_HASH0_7_HASH_DATA0_BMSK                                                          0xffffffff
#define HWIO_PK_HASH0_7_HASH_DATA0_SHFT                                                                 0x0

#define HWIO_PK_HASH1_0_ADDR                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061b0)
#define HWIO_PK_HASH1_0_RMSK                                                                     0xffffffff
#define HWIO_PK_HASH1_0_IN          \
        in_dword_masked(HWIO_PK_HASH1_0_ADDR, HWIO_PK_HASH1_0_RMSK)
#define HWIO_PK_HASH1_0_INM(m)      \
        in_dword_masked(HWIO_PK_HASH1_0_ADDR, m)
#define HWIO_PK_HASH1_0_HASH_DATA0_BMSK                                                          0xffffffff
#define HWIO_PK_HASH1_0_HASH_DATA0_SHFT                                                                 0x0

#define HWIO_PK_HASH1_1_ADDR                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061b4)
#define HWIO_PK_HASH1_1_RMSK                                                                     0xffffffff
#define HWIO_PK_HASH1_1_IN          \
        in_dword_masked(HWIO_PK_HASH1_1_ADDR, HWIO_PK_HASH1_1_RMSK)
#define HWIO_PK_HASH1_1_INM(m)      \
        in_dword_masked(HWIO_PK_HASH1_1_ADDR, m)
#define HWIO_PK_HASH1_1_HASH_DATA0_BMSK                                                          0xffffffff
#define HWIO_PK_HASH1_1_HASH_DATA0_SHFT                                                                 0x0

#define HWIO_PK_HASH1_2_ADDR                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061b8)
#define HWIO_PK_HASH1_2_RMSK                                                                     0xffffffff
#define HWIO_PK_HASH1_2_IN          \
        in_dword_masked(HWIO_PK_HASH1_2_ADDR, HWIO_PK_HASH1_2_RMSK)
#define HWIO_PK_HASH1_2_INM(m)      \
        in_dword_masked(HWIO_PK_HASH1_2_ADDR, m)
#define HWIO_PK_HASH1_2_HASH_DATA0_BMSK                                                          0xffffffff
#define HWIO_PK_HASH1_2_HASH_DATA0_SHFT                                                                 0x0

#define HWIO_PK_HASH1_3_ADDR                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061bc)
#define HWIO_PK_HASH1_3_RMSK                                                                     0xffffffff
#define HWIO_PK_HASH1_3_IN          \
        in_dword_masked(HWIO_PK_HASH1_3_ADDR, HWIO_PK_HASH1_3_RMSK)
#define HWIO_PK_HASH1_3_INM(m)      \
        in_dword_masked(HWIO_PK_HASH1_3_ADDR, m)
#define HWIO_PK_HASH1_3_HASH_DATA0_BMSK                                                          0xffffffff
#define HWIO_PK_HASH1_3_HASH_DATA0_SHFT                                                                 0x0

#define HWIO_PK_HASH1_4_ADDR                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061c0)
#define HWIO_PK_HASH1_4_RMSK                                                                     0xffffffff
#define HWIO_PK_HASH1_4_IN          \
        in_dword_masked(HWIO_PK_HASH1_4_ADDR, HWIO_PK_HASH1_4_RMSK)
#define HWIO_PK_HASH1_4_INM(m)      \
        in_dword_masked(HWIO_PK_HASH1_4_ADDR, m)
#define HWIO_PK_HASH1_4_HASH_DATA0_BMSK                                                          0xffffffff
#define HWIO_PK_HASH1_4_HASH_DATA0_SHFT                                                                 0x0

#define HWIO_PK_HASH1_5_ADDR                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061c4)
#define HWIO_PK_HASH1_5_RMSK                                                                     0xffffffff
#define HWIO_PK_HASH1_5_IN          \
        in_dword_masked(HWIO_PK_HASH1_5_ADDR, HWIO_PK_HASH1_5_RMSK)
#define HWIO_PK_HASH1_5_INM(m)      \
        in_dword_masked(HWIO_PK_HASH1_5_ADDR, m)
#define HWIO_PK_HASH1_5_HASH_DATA0_BMSK                                                          0xffffffff
#define HWIO_PK_HASH1_5_HASH_DATA0_SHFT                                                                 0x0

#define HWIO_PK_HASH1_6_ADDR                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061c8)
#define HWIO_PK_HASH1_6_RMSK                                                                     0xffffffff
#define HWIO_PK_HASH1_6_IN          \
        in_dword_masked(HWIO_PK_HASH1_6_ADDR, HWIO_PK_HASH1_6_RMSK)
#define HWIO_PK_HASH1_6_INM(m)      \
        in_dword_masked(HWIO_PK_HASH1_6_ADDR, m)
#define HWIO_PK_HASH1_6_HASH_DATA0_BMSK                                                          0xffffffff
#define HWIO_PK_HASH1_6_HASH_DATA0_SHFT                                                                 0x0

#define HWIO_PK_HASH1_7_ADDR                                                                     (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061cc)
#define HWIO_PK_HASH1_7_RMSK                                                                     0xffffffff
#define HWIO_PK_HASH1_7_IN          \
        in_dword_masked(HWIO_PK_HASH1_7_ADDR, HWIO_PK_HASH1_7_RMSK)
#define HWIO_PK_HASH1_7_INM(m)      \
        in_dword_masked(HWIO_PK_HASH1_7_ADDR, m)
#define HWIO_PK_HASH1_7_HASH_DATA0_BMSK                                                          0xffffffff
#define HWIO_PK_HASH1_7_HASH_DATA0_SHFT                                                                 0x0

#define HWIO_SW_ROT_STICKY_BIT_ADDR                                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061e0)
#define HWIO_SW_ROT_STICKY_BIT_RMSK                                                                     0x1
#define HWIO_SW_ROT_STICKY_BIT_IN          \
        in_dword_masked(HWIO_SW_ROT_STICKY_BIT_ADDR, HWIO_SW_ROT_STICKY_BIT_RMSK)
#define HWIO_SW_ROT_STICKY_BIT_INM(m)      \
        in_dword_masked(HWIO_SW_ROT_STICKY_BIT_ADDR, m)
#define HWIO_SW_ROT_STICKY_BIT_OUT(v)      \
        out_dword(HWIO_SW_ROT_STICKY_BIT_ADDR,v)
#define HWIO_SW_ROT_STICKY_BIT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_SW_ROT_STICKY_BIT_ADDR,m,v,HWIO_SW_ROT_STICKY_BIT_IN)
#define HWIO_SW_ROT_STICKY_BIT_SW_ROT_STICKY_BIT_0_BMSK                                                 0x1
#define HWIO_SW_ROT_STICKY_BIT_SW_ROT_STICKY_BIT_0_SHFT                                                 0x0

#define HWIO_SW_ROT_CONFIG_ADDR                                                                  (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061e4)
#define HWIO_SW_ROT_CONFIG_RMSK                                                                         0x3
#define HWIO_SW_ROT_CONFIG_IN          \
        in_dword_masked(HWIO_SW_ROT_CONFIG_ADDR, HWIO_SW_ROT_CONFIG_RMSK)
#define HWIO_SW_ROT_CONFIG_INM(m)      \
        in_dword_masked(HWIO_SW_ROT_CONFIG_ADDR, m)
#define HWIO_SW_ROT_CONFIG_CURRENT_SW_ROT_MODEM_BMSK                                                    0x2
#define HWIO_SW_ROT_CONFIG_CURRENT_SW_ROT_MODEM_SHFT                                                    0x1
#define HWIO_SW_ROT_CONFIG_CURRENT_SW_ROT_APPS_BMSK                                                     0x1
#define HWIO_SW_ROT_CONFIG_CURRENT_SW_ROT_APPS_SHFT                                                     0x0

#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_ADDR                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061f0)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_RMSK                                               0xffffffff
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_IN          \
        in_dword_masked(HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_ADDR, HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_RMSK)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_INM(m)      \
        in_dword_masked(HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_ADDR, m)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_OUT(v)      \
        out_dword(HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_ADDR,v)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_ADDR,m,v,HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_IN)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_RSVD0_BMSK                                         0x80000000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_RSVD0_SHFT                                               0x1f
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION30_STICKY_BIT_BMSK                           0x40000000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION30_STICKY_BIT_SHFT                                 0x1e
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION29_STICKY_BIT_BMSK                           0x20000000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION29_STICKY_BIT_SHFT                                 0x1d
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION28_STICKY_BIT_BMSK                           0x10000000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION28_STICKY_BIT_SHFT                                 0x1c
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION27_STICKY_BIT_BMSK                            0x8000000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION27_STICKY_BIT_SHFT                                 0x1b
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION26_STICKY_BIT_BMSK                            0x4000000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION26_STICKY_BIT_SHFT                                 0x1a
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION25_STICKY_BIT_BMSK                            0x2000000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION25_STICKY_BIT_SHFT                                 0x19
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION24_STICKY_BIT_BMSK                            0x1000000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION24_STICKY_BIT_SHFT                                 0x18
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION23_STICKY_BIT_BMSK                             0x800000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION23_STICKY_BIT_SHFT                                 0x17
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION22_STICKY_BIT_BMSK                             0x400000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION22_STICKY_BIT_SHFT                                 0x16
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION21_STICKY_BIT_BMSK                             0x200000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION21_STICKY_BIT_SHFT                                 0x15
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION20_STICKY_BIT_BMSK                             0x100000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION20_STICKY_BIT_SHFT                                 0x14
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION19_STICKY_BIT_BMSK                              0x80000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION19_STICKY_BIT_SHFT                                 0x13
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION18_STICKY_BIT_BMSK                              0x40000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION18_STICKY_BIT_SHFT                                 0x12
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION17_STICKY_BIT_BMSK                              0x20000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION17_STICKY_BIT_SHFT                                 0x11
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION16_STICKY_BIT_BMSK                              0x10000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION16_STICKY_BIT_SHFT                                 0x10
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION15_STICKY_BIT_BMSK                               0x8000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION15_STICKY_BIT_SHFT                                  0xf
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION14_STICKY_BIT_BMSK                               0x4000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION14_STICKY_BIT_SHFT                                  0xe
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION13_STICKY_BIT_BMSK                               0x2000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION13_STICKY_BIT_SHFT                                  0xd
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION12_STICKY_BIT_BMSK                               0x1000
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION12_STICKY_BIT_SHFT                                  0xc
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION11_STICKY_BIT_BMSK                                0x800
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION11_STICKY_BIT_SHFT                                  0xb
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION10_STICKY_BIT_BMSK                                0x400
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION10_STICKY_BIT_SHFT                                  0xa
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION9_STICKY_BIT_BMSK                                 0x200
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION9_STICKY_BIT_SHFT                                   0x9
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION8_STICKY_BIT_BMSK                                 0x100
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION8_STICKY_BIT_SHFT                                   0x8
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION7_STICKY_BIT_BMSK                                  0x80
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION7_STICKY_BIT_SHFT                                   0x7
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION6_STICKY_BIT_BMSK                                  0x40
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION6_STICKY_BIT_SHFT                                   0x6
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION5_STICKY_BIT_BMSK                                  0x20
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION5_STICKY_BIT_SHFT                                   0x5
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION4_STICKY_BIT_BMSK                                  0x10
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION4_STICKY_BIT_SHFT                                   0x4
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION3_STICKY_BIT_BMSK                                   0x8
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION3_STICKY_BIT_SHFT                                   0x3
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION2_STICKY_BIT_BMSK                                   0x4
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION2_STICKY_BIT_SHFT                                   0x2
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION1_STICKY_BIT_BMSK                                   0x2
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION1_STICKY_BIT_SHFT                                   0x1
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION0_STICKY_BIT_BMSK                                   0x1
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT0_REGION0_STICKY_BIT_SHFT                                   0x0

#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_ADDR                                               (SECURITY_CONTROL_CORE_REG_BASE      + 0x000061f4)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_RMSK                                               0xffffffff
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_IN          \
        in_dword_masked(HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_ADDR, HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_RMSK)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_INM(m)      \
        in_dword_masked(HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_ADDR, m)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_OUT(v)      \
        out_dword(HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_ADDR,v)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_ADDR,m,v,HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_IN)
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_RSVD0_BMSK                                         0xffffffff
#define HWIO_QFPROM_WRITE_DISABLE_STICKY_BIT1_RSVD0_SHFT                                                0x0

#define HWIO_ANTI_ROLLBACK_1_0_ADDR                                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006200)
#define HWIO_ANTI_ROLLBACK_1_0_RMSK                                                              0xffffffff
#define HWIO_ANTI_ROLLBACK_1_0_IN          \
        in_dword_masked(HWIO_ANTI_ROLLBACK_1_0_ADDR, HWIO_ANTI_ROLLBACK_1_0_RMSK)
#define HWIO_ANTI_ROLLBACK_1_0_INM(m)      \
        in_dword_masked(HWIO_ANTI_ROLLBACK_1_0_ADDR, m)
#define HWIO_ANTI_ROLLBACK_1_0_XBL0_BMSK                                                         0xffffffff
#define HWIO_ANTI_ROLLBACK_1_0_XBL0_SHFT                                                                0x0

#define HWIO_ANTI_ROLLBACK_1_1_ADDR                                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006204)
#define HWIO_ANTI_ROLLBACK_1_1_RMSK                                                              0xffffffff
#define HWIO_ANTI_ROLLBACK_1_1_IN          \
        in_dword_masked(HWIO_ANTI_ROLLBACK_1_1_ADDR, HWIO_ANTI_ROLLBACK_1_1_RMSK)
#define HWIO_ANTI_ROLLBACK_1_1_INM(m)      \
        in_dword_masked(HWIO_ANTI_ROLLBACK_1_1_ADDR, m)
#define HWIO_ANTI_ROLLBACK_1_1_XBL1_BMSK                                                         0xffffffff
#define HWIO_ANTI_ROLLBACK_1_1_XBL1_SHFT                                                                0x0

#define HWIO_ANTI_ROLLBACK_2_0_ADDR                                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006208)
#define HWIO_ANTI_ROLLBACK_2_0_RMSK                                                              0xffffffff
#define HWIO_ANTI_ROLLBACK_2_0_IN          \
        in_dword_masked(HWIO_ANTI_ROLLBACK_2_0_ADDR, HWIO_ANTI_ROLLBACK_2_0_RMSK)
#define HWIO_ANTI_ROLLBACK_2_0_INM(m)      \
        in_dword_masked(HWIO_ANTI_ROLLBACK_2_0_ADDR, m)
#define HWIO_ANTI_ROLLBACK_2_0_PIL_SUBSYSTEM_31_0_BMSK                                           0xffffffff
#define HWIO_ANTI_ROLLBACK_2_0_PIL_SUBSYSTEM_31_0_SHFT                                                  0x0

#define HWIO_ANTI_ROLLBACK_2_1_ADDR                                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000620c)
#define HWIO_ANTI_ROLLBACK_2_1_RMSK                                                              0xffffffff
#define HWIO_ANTI_ROLLBACK_2_1_IN          \
        in_dword_masked(HWIO_ANTI_ROLLBACK_2_1_ADDR, HWIO_ANTI_ROLLBACK_2_1_RMSK)
#define HWIO_ANTI_ROLLBACK_2_1_INM(m)      \
        in_dword_masked(HWIO_ANTI_ROLLBACK_2_1_ADDR, m)
#define HWIO_ANTI_ROLLBACK_2_1_XBL_SEC_BMSK                                                      0xfe000000
#define HWIO_ANTI_ROLLBACK_2_1_XBL_SEC_SHFT                                                            0x19
#define HWIO_ANTI_ROLLBACK_2_1_RPM_BMSK                                                           0x1fe0000
#define HWIO_ANTI_ROLLBACK_2_1_RPM_SHFT                                                                0x11
#define HWIO_ANTI_ROLLBACK_2_1_TZ_BMSK                                                              0x1ffff
#define HWIO_ANTI_ROLLBACK_2_1_TZ_SHFT                                                                  0x0

#define HWIO_ANTI_ROLLBACK_3_0_ADDR                                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006210)
#define HWIO_ANTI_ROLLBACK_3_0_RMSK                                                              0xffffffff
#define HWIO_ANTI_ROLLBACK_3_0_IN          \
        in_dword_masked(HWIO_ANTI_ROLLBACK_3_0_ADDR, HWIO_ANTI_ROLLBACK_3_0_RMSK)
#define HWIO_ANTI_ROLLBACK_3_0_INM(m)      \
        in_dword_masked(HWIO_ANTI_ROLLBACK_3_0_ADDR, m)
#define HWIO_ANTI_ROLLBACK_3_0_RSVD1_BMSK                                                        0xc0000000
#define HWIO_ANTI_ROLLBACK_3_0_RSVD1_SHFT                                                              0x1e
#define HWIO_ANTI_ROLLBACK_3_0_TQS_HASH_ACTIVE_BMSK                                              0x3e000000
#define HWIO_ANTI_ROLLBACK_3_0_TQS_HASH_ACTIVE_SHFT                                                    0x19
#define HWIO_ANTI_ROLLBACK_3_0_RPMB_KEY_PROVISIONED_BMSK                                          0x1000000
#define HWIO_ANTI_ROLLBACK_3_0_RPMB_KEY_PROVISIONED_SHFT                                               0x18
#define HWIO_ANTI_ROLLBACK_3_0_PIL_SUBSYSTEM_47_32_BMSK                                            0xffff00
#define HWIO_ANTI_ROLLBACK_3_0_PIL_SUBSYSTEM_47_32_SHFT                                                 0x8
#define HWIO_ANTI_ROLLBACK_3_0_SAFESWITCH_BMSK                                                         0xff
#define HWIO_ANTI_ROLLBACK_3_0_SAFESWITCH_SHFT                                                          0x0

#define HWIO_ANTI_ROLLBACK_3_1_ADDR                                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006214)
#define HWIO_ANTI_ROLLBACK_3_1_RMSK                                                              0xffffffff
#define HWIO_ANTI_ROLLBACK_3_1_IN          \
        in_dword_masked(HWIO_ANTI_ROLLBACK_3_1_ADDR, HWIO_ANTI_ROLLBACK_3_1_RMSK)
#define HWIO_ANTI_ROLLBACK_3_1_INM(m)      \
        in_dword_masked(HWIO_ANTI_ROLLBACK_3_1_ADDR, m)
#define HWIO_ANTI_ROLLBACK_3_1_RSVD1_BMSK                                                        0xf0000000
#define HWIO_ANTI_ROLLBACK_3_1_RSVD1_SHFT                                                              0x1c
#define HWIO_ANTI_ROLLBACK_3_1_DEVICE_CFG_BMSK                                                    0xffe0000
#define HWIO_ANTI_ROLLBACK_3_1_DEVICE_CFG_SHFT                                                         0x11
#define HWIO_ANTI_ROLLBACK_3_1_DEBUG_POLICY_BMSK                                                    0x1f000
#define HWIO_ANTI_ROLLBACK_3_1_DEBUG_POLICY_SHFT                                                        0xc
#define HWIO_ANTI_ROLLBACK_3_1_HYPERVISOR_BMSK                                                        0xfff
#define HWIO_ANTI_ROLLBACK_3_1_HYPERVISOR_SHFT                                                          0x0

#define HWIO_ANTI_ROLLBACK_4_0_ADDR                                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x00006218)
#define HWIO_ANTI_ROLLBACK_4_0_RMSK                                                              0xffffffff
#define HWIO_ANTI_ROLLBACK_4_0_IN          \
        in_dword_masked(HWIO_ANTI_ROLLBACK_4_0_ADDR, HWIO_ANTI_ROLLBACK_4_0_RMSK)
#define HWIO_ANTI_ROLLBACK_4_0_INM(m)      \
        in_dword_masked(HWIO_ANTI_ROLLBACK_4_0_ADDR, m)
#define HWIO_ANTI_ROLLBACK_4_0_MSS_BMSK                                                          0xffff0000
#define HWIO_ANTI_ROLLBACK_4_0_MSS_SHFT                                                                0x10
#define HWIO_ANTI_ROLLBACK_4_0_MBA_BMSK                                                              0xffff
#define HWIO_ANTI_ROLLBACK_4_0_MBA_SHFT                                                                 0x0

#define HWIO_ANTI_ROLLBACK_4_1_ADDR                                                              (SECURITY_CONTROL_CORE_REG_BASE      + 0x0000621c)
#define HWIO_ANTI_ROLLBACK_4_1_RMSK                                                              0xffffffff
#define HWIO_ANTI_ROLLBACK_4_1_IN          \
        in_dword_masked(HWIO_ANTI_ROLLBACK_4_1_ADDR, HWIO_ANTI_ROLLBACK_4_1_RMSK)
#define HWIO_ANTI_ROLLBACK_4_1_INM(m)      \
        in_dword_masked(HWIO_ANTI_ROLLBACK_4_1_ADDR, m)
#define HWIO_ANTI_ROLLBACK_4_1_SIMLOCK_BMSK                                                      0x80000000
#define HWIO_ANTI_ROLLBACK_4_1_SIMLOCK_SHFT                                                            0x1f
#define HWIO_ANTI_ROLLBACK_4_1_RSVD0_BMSK                                                        0x7fffffff
#define HWIO_ANTI_ROLLBACK_4_1_RSVD0_SHFT                                                               0x0

/*----------------------------------------------------------------------------
 * MODULE: GCC_CLK_CTL_REG
 *--------------------------------------------------------------------------*/

#define GCC_CLK_CTL_REG_REG_BASE                                                                  (CLK_CTL_BASE      + 0x00000000)

#define HWIO_GCC_GPLL0_MODE_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00000000)
#define HWIO_GCC_GPLL0_MODE_RMSK                                                                  0xffffffff
#define HWIO_GCC_GPLL0_MODE_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_MODE_ADDR, HWIO_GCC_GPLL0_MODE_RMSK)
#define HWIO_GCC_GPLL0_MODE_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_MODE_ADDR, m)
#define HWIO_GCC_GPLL0_MODE_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_MODE_ADDR,v)
#define HWIO_GCC_GPLL0_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_MODE_ADDR,m,v,HWIO_GCC_GPLL0_MODE_IN)
#define HWIO_GCC_GPLL0_MODE_PLL_LOCK_DET_BMSK                                                     0x80000000
#define HWIO_GCC_GPLL0_MODE_PLL_LOCK_DET_SHFT                                                           0x1f
#define HWIO_GCC_GPLL0_MODE_PLL_ACTIVE_FLAG_BMSK                                                  0x40000000
#define HWIO_GCC_GPLL0_MODE_PLL_ACTIVE_FLAG_SHFT                                                        0x1e
#define HWIO_GCC_GPLL0_MODE_PLL_ACK_LATCH_BMSK                                                    0x20000000
#define HWIO_GCC_GPLL0_MODE_PLL_ACK_LATCH_SHFT                                                          0x1d
#define HWIO_GCC_GPLL0_MODE_RESERVE_BITS28_24_BMSK                                                0x1f000000
#define HWIO_GCC_GPLL0_MODE_RESERVE_BITS28_24_SHFT                                                      0x18
#define HWIO_GCC_GPLL0_MODE_PLL_HW_UPDATE_LOGIC_BYPASS_BMSK                                         0x800000
#define HWIO_GCC_GPLL0_MODE_PLL_HW_UPDATE_LOGIC_BYPASS_SHFT                                             0x17
#define HWIO_GCC_GPLL0_MODE_PLL_UPDATE_BMSK                                                         0x400000
#define HWIO_GCC_GPLL0_MODE_PLL_UPDATE_SHFT                                                             0x16
#define HWIO_GCC_GPLL0_MODE_PLL_VOTE_FSM_RESET_BMSK                                                 0x200000
#define HWIO_GCC_GPLL0_MODE_PLL_VOTE_FSM_RESET_SHFT                                                     0x15
#define HWIO_GCC_GPLL0_MODE_PLL_VOTE_FSM_ENA_BMSK                                                   0x100000
#define HWIO_GCC_GPLL0_MODE_PLL_VOTE_FSM_ENA_SHFT                                                       0x14
#define HWIO_GCC_GPLL0_MODE_PLL_BIAS_COUNT_BMSK                                                      0xfc000
#define HWIO_GCC_GPLL0_MODE_PLL_BIAS_COUNT_SHFT                                                          0xe
#define HWIO_GCC_GPLL0_MODE_PLL_LOCK_COUNT_BMSK                                                       0x3f00
#define HWIO_GCC_GPLL0_MODE_PLL_LOCK_COUNT_SHFT                                                          0x8
#define HWIO_GCC_GPLL0_MODE_RESERVE_BITS7_4_BMSK                                                        0xf0
#define HWIO_GCC_GPLL0_MODE_RESERVE_BITS7_4_SHFT                                                         0x4
#define HWIO_GCC_GPLL0_MODE_PLL_PLLTEST_BMSK                                                             0x8
#define HWIO_GCC_GPLL0_MODE_PLL_PLLTEST_SHFT                                                             0x3
#define HWIO_GCC_GPLL0_MODE_PLL_RESET_N_BMSK                                                             0x4
#define HWIO_GCC_GPLL0_MODE_PLL_RESET_N_SHFT                                                             0x2
#define HWIO_GCC_GPLL0_MODE_PLL_BYPASSNL_BMSK                                                            0x2
#define HWIO_GCC_GPLL0_MODE_PLL_BYPASSNL_SHFT                                                            0x1
#define HWIO_GCC_GPLL0_MODE_PLL_OUTCTRL_BMSK                                                             0x1
#define HWIO_GCC_GPLL0_MODE_PLL_OUTCTRL_SHFT                                                             0x0

#define HWIO_GCC_GPLL0_L_VAL_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00000004)
#define HWIO_GCC_GPLL0_L_VAL_RMSK                                                                     0xffff
#define HWIO_GCC_GPLL0_L_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_L_VAL_ADDR, HWIO_GCC_GPLL0_L_VAL_RMSK)
#define HWIO_GCC_GPLL0_L_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_L_VAL_ADDR, m)
#define HWIO_GCC_GPLL0_L_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_L_VAL_ADDR,v)
#define HWIO_GCC_GPLL0_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_L_VAL_ADDR,m,v,HWIO_GCC_GPLL0_L_VAL_IN)
#define HWIO_GCC_GPLL0_L_VAL_PLL_L_BMSK                                                               0xffff
#define HWIO_GCC_GPLL0_L_VAL_PLL_L_SHFT                                                                  0x0

#define HWIO_GCC_GPLL0_ALPHA_VAL_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00000008)
#define HWIO_GCC_GPLL0_ALPHA_VAL_RMSK                                                             0xffffffff
#define HWIO_GCC_GPLL0_ALPHA_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_ALPHA_VAL_ADDR, HWIO_GCC_GPLL0_ALPHA_VAL_RMSK)
#define HWIO_GCC_GPLL0_ALPHA_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_ALPHA_VAL_ADDR, m)
#define HWIO_GCC_GPLL0_ALPHA_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_ALPHA_VAL_ADDR,v)
#define HWIO_GCC_GPLL0_ALPHA_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_ALPHA_VAL_ADDR,m,v,HWIO_GCC_GPLL0_ALPHA_VAL_IN)
#define HWIO_GCC_GPLL0_ALPHA_VAL_PLL_ALPHA_31_0_BMSK                                              0xffffffff
#define HWIO_GCC_GPLL0_ALPHA_VAL_PLL_ALPHA_31_0_SHFT                                                     0x0

#define HWIO_GCC_GPLL0_ALPHA_VAL_U_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0000000c)
#define HWIO_GCC_GPLL0_ALPHA_VAL_U_RMSK                                                                 0xff
#define HWIO_GCC_GPLL0_ALPHA_VAL_U_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_ALPHA_VAL_U_ADDR, HWIO_GCC_GPLL0_ALPHA_VAL_U_RMSK)
#define HWIO_GCC_GPLL0_ALPHA_VAL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_ALPHA_VAL_U_ADDR, m)
#define HWIO_GCC_GPLL0_ALPHA_VAL_U_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_ALPHA_VAL_U_ADDR,v)
#define HWIO_GCC_GPLL0_ALPHA_VAL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_ALPHA_VAL_U_ADDR,m,v,HWIO_GCC_GPLL0_ALPHA_VAL_U_IN)
#define HWIO_GCC_GPLL0_ALPHA_VAL_U_PLL_ALPHA_39_32_BMSK                                                 0xff
#define HWIO_GCC_GPLL0_ALPHA_VAL_U_PLL_ALPHA_39_32_SHFT                                                  0x0

#define HWIO_GCC_GPLL0_USER_CTL_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000010)
#define HWIO_GCC_GPLL0_USER_CTL_RMSK                                                              0xffffffff
#define HWIO_GCC_GPLL0_USER_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_USER_CTL_ADDR, HWIO_GCC_GPLL0_USER_CTL_RMSK)
#define HWIO_GCC_GPLL0_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_USER_CTL_ADDR, m)
#define HWIO_GCC_GPLL0_USER_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_USER_CTL_ADDR,v)
#define HWIO_GCC_GPLL0_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_USER_CTL_ADDR,m,v,HWIO_GCC_GPLL0_USER_CTL_IN)
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS31_28_BMSK                                            0xf0000000
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS31_28_SHFT                                                  0x1c
#define HWIO_GCC_GPLL0_USER_CTL_SSC_MODE_CONTROL_BMSK                                              0x8000000
#define HWIO_GCC_GPLL0_USER_CTL_SSC_MODE_CONTROL_SHFT                                                   0x1b
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS26_25_BMSK                                             0x6000000
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS26_25_SHFT                                                  0x19
#define HWIO_GCC_GPLL0_USER_CTL_ALPHA_EN_BMSK                                                      0x1000000
#define HWIO_GCC_GPLL0_USER_CTL_ALPHA_EN_SHFT                                                           0x18
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS23_22_BMSK                                              0xc00000
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS23_22_SHFT                                                  0x16
#define HWIO_GCC_GPLL0_USER_CTL_VCO_SEL_BMSK                                                        0x300000
#define HWIO_GCC_GPLL0_USER_CTL_VCO_SEL_SHFT                                                            0x14
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS19_18_BMSK                                               0xc0000
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS19_18_SHFT                                                  0x12
#define HWIO_GCC_GPLL0_USER_CTL_AUX_POST_DIV_RATIO_BMSK                                              0x38000
#define HWIO_GCC_GPLL0_USER_CTL_AUX_POST_DIV_RATIO_SHFT                                                  0xf
#define HWIO_GCC_GPLL0_USER_CTL_PRE_DIV_RATIO_BMSK                                                    0x7000
#define HWIO_GCC_GPLL0_USER_CTL_PRE_DIV_RATIO_SHFT                                                       0xc
#define HWIO_GCC_GPLL0_USER_CTL_POST_DIV_RATIO_BMSK                                                    0xf00
#define HWIO_GCC_GPLL0_USER_CTL_POST_DIV_RATIO_SHFT                                                      0x8
#define HWIO_GCC_GPLL0_USER_CTL_OUTPUT_INV_BMSK                                                         0x80
#define HWIO_GCC_GPLL0_USER_CTL_OUTPUT_INV_SHFT                                                          0x7
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS6_5_BMSK                                                    0x60
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS6_5_SHFT                                                     0x5
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_TEST_BMSK                                                     0x10
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_TEST_SHFT                                                      0x4
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_EARLY_BMSK                                                     0x8
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_EARLY_SHFT                                                     0x3
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_AUX2_BMSK                                                      0x4
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_AUX2_SHFT                                                      0x2
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_AUX_BMSK                                                       0x2
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_AUX_SHFT                                                       0x1
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_MAIN_BMSK                                                      0x1
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_MAIN_SHFT                                                      0x0

#define HWIO_GCC_GPLL0_USER_CTL_U_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00000014)
#define HWIO_GCC_GPLL0_USER_CTL_U_RMSK                                                            0xffffffff
#define HWIO_GCC_GPLL0_USER_CTL_U_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_USER_CTL_U_ADDR, HWIO_GCC_GPLL0_USER_CTL_U_RMSK)
#define HWIO_GCC_GPLL0_USER_CTL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_USER_CTL_U_ADDR, m)
#define HWIO_GCC_GPLL0_USER_CTL_U_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_USER_CTL_U_ADDR,v)
#define HWIO_GCC_GPLL0_USER_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_USER_CTL_U_ADDR,m,v,HWIO_GCC_GPLL0_USER_CTL_U_IN)
#define HWIO_GCC_GPLL0_USER_CTL_U_RESERVE_BITS31_12_BMSK                                          0xfffff000
#define HWIO_GCC_GPLL0_USER_CTL_U_RESERVE_BITS31_12_SHFT                                                 0xc
#define HWIO_GCC_GPLL0_USER_CTL_U_LATCH_INTERFACE_BYPASS_BMSK                                          0x800
#define HWIO_GCC_GPLL0_USER_CTL_U_LATCH_INTERFACE_BYPASS_SHFT                                            0xb
#define HWIO_GCC_GPLL0_USER_CTL_U_STATUS_REGISTER_BMSK                                                 0x700
#define HWIO_GCC_GPLL0_USER_CTL_U_STATUS_REGISTER_SHFT                                                   0x8
#define HWIO_GCC_GPLL0_USER_CTL_U_DSM_BMSK                                                              0x80
#define HWIO_GCC_GPLL0_USER_CTL_U_DSM_SHFT                                                               0x7
#define HWIO_GCC_GPLL0_USER_CTL_U_WRITE_STATE_BMSK                                                      0x40
#define HWIO_GCC_GPLL0_USER_CTL_U_WRITE_STATE_SHFT                                                       0x6
#define HWIO_GCC_GPLL0_USER_CTL_U_TARGET_CTL_BMSK                                                       0x38
#define HWIO_GCC_GPLL0_USER_CTL_U_TARGET_CTL_SHFT                                                        0x3
#define HWIO_GCC_GPLL0_USER_CTL_U_LOCK_DET_BMSK                                                          0x4
#define HWIO_GCC_GPLL0_USER_CTL_U_LOCK_DET_SHFT                                                          0x2
#define HWIO_GCC_GPLL0_USER_CTL_U_FREEZE_PLL_BMSK                                                        0x2
#define HWIO_GCC_GPLL0_USER_CTL_U_FREEZE_PLL_SHFT                                                        0x1
#define HWIO_GCC_GPLL0_USER_CTL_U_TOGGLE_DET_BMSK                                                        0x1
#define HWIO_GCC_GPLL0_USER_CTL_U_TOGGLE_DET_SHFT                                                        0x0

#define HWIO_GCC_GPLL0_CONFIG_CTL_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00000018)
#define HWIO_GCC_GPLL0_CONFIG_CTL_RMSK                                                            0xffffffff
#define HWIO_GCC_GPLL0_CONFIG_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_CONFIG_CTL_ADDR, HWIO_GCC_GPLL0_CONFIG_CTL_RMSK)
#define HWIO_GCC_GPLL0_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_CONFIG_CTL_ADDR, m)
#define HWIO_GCC_GPLL0_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_CONFIG_CTL_ADDR,v)
#define HWIO_GCC_GPLL0_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_CONFIG_CTL_ADDR,m,v,HWIO_GCC_GPLL0_CONFIG_CTL_IN)
#define HWIO_GCC_GPLL0_CONFIG_CTL_SINGLE_DMET_MODE_ENABLE_BMSK                                    0x80000000
#define HWIO_GCC_GPLL0_CONFIG_CTL_SINGLE_DMET_MODE_ENABLE_SHFT                                          0x1f
#define HWIO_GCC_GPLL0_CONFIG_CTL_DMET_WINDOW_ENABLE_BMSK                                         0x40000000
#define HWIO_GCC_GPLL0_CONFIG_CTL_DMET_WINDOW_ENABLE_SHFT                                               0x1e
#define HWIO_GCC_GPLL0_CONFIG_CTL_TOGGLE_DET_SAMPLE_INTER_BMSK                                    0x3c000000
#define HWIO_GCC_GPLL0_CONFIG_CTL_TOGGLE_DET_SAMPLE_INTER_SHFT                                          0x1a
#define HWIO_GCC_GPLL0_CONFIG_CTL_TOGGLE_DET_THRESHOLD_BMSK                                        0x3800000
#define HWIO_GCC_GPLL0_CONFIG_CTL_TOGGLE_DET_THRESHOLD_SHFT                                             0x17
#define HWIO_GCC_GPLL0_CONFIG_CTL_TOGGLE_DET_SAMPLE_BMSK                                            0x700000
#define HWIO_GCC_GPLL0_CONFIG_CTL_TOGGLE_DET_SAMPLE_SHFT                                                0x14
#define HWIO_GCC_GPLL0_CONFIG_CTL_LOCK_DET_THRESHOLD_BMSK                                            0xff000
#define HWIO_GCC_GPLL0_CONFIG_CTL_LOCK_DET_THRESHOLD_SHFT                                                0xc
#define HWIO_GCC_GPLL0_CONFIG_CTL_LOCK_DET_SAMPLE_SIZE_BMSK                                            0xf00
#define HWIO_GCC_GPLL0_CONFIG_CTL_LOCK_DET_SAMPLE_SIZE_SHFT                                              0x8
#define HWIO_GCC_GPLL0_CONFIG_CTL_MIN_GLITCH_THRESHOLD_BMSK                                             0xc0
#define HWIO_GCC_GPLL0_CONFIG_CTL_MIN_GLITCH_THRESHOLD_SHFT                                              0x6
#define HWIO_GCC_GPLL0_CONFIG_CTL_REF_CYCLE_BMSK                                                        0x30
#define HWIO_GCC_GPLL0_CONFIG_CTL_REF_CYCLE_SHFT                                                         0x4
#define HWIO_GCC_GPLL0_CONFIG_CTL_KFN_BMSK                                                               0xf
#define HWIO_GCC_GPLL0_CONFIG_CTL_KFN_SHFT                                                               0x0

#define HWIO_GCC_GPLL0_TEST_CTL_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000001c)
#define HWIO_GCC_GPLL0_TEST_CTL_RMSK                                                              0xffffffff
#define HWIO_GCC_GPLL0_TEST_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_TEST_CTL_ADDR, HWIO_GCC_GPLL0_TEST_CTL_RMSK)
#define HWIO_GCC_GPLL0_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_TEST_CTL_ADDR, m)
#define HWIO_GCC_GPLL0_TEST_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_TEST_CTL_ADDR,v)
#define HWIO_GCC_GPLL0_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_TEST_CTL_ADDR,m,v,HWIO_GCC_GPLL0_TEST_CTL_IN)
#define HWIO_GCC_GPLL0_TEST_CTL_BIAS_GEN_TRIM_BMSK                                                0xe0000000
#define HWIO_GCC_GPLL0_TEST_CTL_BIAS_GEN_TRIM_SHFT                                                      0x1d
#define HWIO_GCC_GPLL0_TEST_CTL_PROCESS_CALB_BMSK                                                 0x1c000000
#define HWIO_GCC_GPLL0_TEST_CTL_PROCESS_CALB_SHFT                                                       0x1a
#define HWIO_GCC_GPLL0_TEST_CTL_OVERRIDE_PROCESS_CALB_BMSK                                         0x2000000
#define HWIO_GCC_GPLL0_TEST_CTL_OVERRIDE_PROCESS_CALB_SHFT                                              0x19
#define HWIO_GCC_GPLL0_TEST_CTL_FINE_FCW_BMSK                                                      0x1f00000
#define HWIO_GCC_GPLL0_TEST_CTL_FINE_FCW_SHFT                                                           0x14
#define HWIO_GCC_GPLL0_TEST_CTL_OVERRIDE_FINE_FCW_BMSK                                               0x80000
#define HWIO_GCC_GPLL0_TEST_CTL_OVERRIDE_FINE_FCW_SHFT                                                  0x13
#define HWIO_GCC_GPLL0_TEST_CTL_COARSE_FCW_BMSK                                                      0x7e000
#define HWIO_GCC_GPLL0_TEST_CTL_COARSE_FCW_SHFT                                                          0xd
#define HWIO_GCC_GPLL0_TEST_CTL_OVERRIDE_COARSE_BMSK                                                  0x1000
#define HWIO_GCC_GPLL0_TEST_CTL_OVERRIDE_COARSE_SHFT                                                     0xc
#define HWIO_GCC_GPLL0_TEST_CTL_DISABLE_LFSR_BMSK                                                      0x800
#define HWIO_GCC_GPLL0_TEST_CTL_DISABLE_LFSR_SHFT                                                        0xb
#define HWIO_GCC_GPLL0_TEST_CTL_DTEST_SEL_BMSK                                                         0x700
#define HWIO_GCC_GPLL0_TEST_CTL_DTEST_SEL_SHFT                                                           0x8
#define HWIO_GCC_GPLL0_TEST_CTL_DTEST_EN_BMSK                                                           0x80
#define HWIO_GCC_GPLL0_TEST_CTL_DTEST_EN_SHFT                                                            0x7
#define HWIO_GCC_GPLL0_TEST_CTL_BYP_TESTAMP_BMSK                                                        0x40
#define HWIO_GCC_GPLL0_TEST_CTL_BYP_TESTAMP_SHFT                                                         0x6
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST1_SEL_BMSK                                                         0x30
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST1_SEL_SHFT                                                          0x4
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST0_SEL_BMSK                                                          0xc
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST0_SEL_SHFT                                                          0x2
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST1_EN_BMSK                                                           0x2
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST1_EN_SHFT                                                           0x1
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST0_EN_BMSK                                                           0x1
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST0_EN_SHFT                                                           0x0

#define HWIO_GCC_GPLL0_TEST_CTL_U_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00000020)
#define HWIO_GCC_GPLL0_TEST_CTL_U_RMSK                                                            0xfffffeff
#define HWIO_GCC_GPLL0_TEST_CTL_U_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_TEST_CTL_U_ADDR, HWIO_GCC_GPLL0_TEST_CTL_U_RMSK)
#define HWIO_GCC_GPLL0_TEST_CTL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_TEST_CTL_U_ADDR, m)
#define HWIO_GCC_GPLL0_TEST_CTL_U_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_TEST_CTL_U_ADDR,v)
#define HWIO_GCC_GPLL0_TEST_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_TEST_CTL_U_ADDR,m,v,HWIO_GCC_GPLL0_TEST_CTL_U_IN)
#define HWIO_GCC_GPLL0_TEST_CTL_U_RESERVE_BITS31_22_BMSK                                          0xffc00000
#define HWIO_GCC_GPLL0_TEST_CTL_U_RESERVE_BITS31_22_SHFT                                                0x16
#define HWIO_GCC_GPLL0_TEST_CTL_U_GLITCH_DETECT_COUNT_BMSK                                          0x300000
#define HWIO_GCC_GPLL0_TEST_CTL_U_GLITCH_DETECT_COUNT_SHFT                                              0x14
#define HWIO_GCC_GPLL0_TEST_CTL_U_DISABLE_GLITCH_BMSK                                                0x80000
#define HWIO_GCC_GPLL0_TEST_CTL_U_DISABLE_GLITCH_SHFT                                                   0x13
#define HWIO_GCC_GPLL0_TEST_CTL_U_DTEST_MODE_SEL_2_BMSK                                              0x60000
#define HWIO_GCC_GPLL0_TEST_CTL_U_DTEST_MODE_SEL_2_SHFT                                                 0x11
#define HWIO_GCC_GPLL0_TEST_CTL_U_DITHER_SEL_BMSK                                                    0x18000
#define HWIO_GCC_GPLL0_TEST_CTL_U_DITHER_SEL_SHFT                                                        0xf
#define HWIO_GCC_GPLL0_TEST_CTL_U_PROCESS_CAL_SEL_BMSK                                                0x4000
#define HWIO_GCC_GPLL0_TEST_CTL_U_PROCESS_CAL_SEL_SHFT                                                   0xe
#define HWIO_GCC_GPLL0_TEST_CTL_U_OVERRIDE_FINE_FCW_MSB_BMSK                                          0x2000
#define HWIO_GCC_GPLL0_TEST_CTL_U_OVERRIDE_FINE_FCW_MSB_SHFT                                             0xd
#define HWIO_GCC_GPLL0_TEST_CTL_U_DTEST_MODE_SEL_BMSK                                                 0x1800
#define HWIO_GCC_GPLL0_TEST_CTL_U_DTEST_MODE_SEL_SHFT                                                    0xb
#define HWIO_GCC_GPLL0_TEST_CTL_U_NMO_OSC_SEL_BMSK                                                     0x600
#define HWIO_GCC_GPLL0_TEST_CTL_U_NMO_OSC_SEL_SHFT                                                       0x9
#define HWIO_GCC_GPLL0_TEST_CTL_U_NOISE_MAG_BMSK                                                        0xe0
#define HWIO_GCC_GPLL0_TEST_CTL_U_NOISE_MAG_SHFT                                                         0x5
#define HWIO_GCC_GPLL0_TEST_CTL_U_NOISE_GEN_BMSK                                                        0x10
#define HWIO_GCC_GPLL0_TEST_CTL_U_NOISE_GEN_SHFT                                                         0x4
#define HWIO_GCC_GPLL0_TEST_CTL_U_OSC_BIAS_GND_BMSK                                                      0x8
#define HWIO_GCC_GPLL0_TEST_CTL_U_OSC_BIAS_GND_SHFT                                                      0x3
#define HWIO_GCC_GPLL0_TEST_CTL_U_PLL_TEST_OUT_SEL_BMSK                                                  0x6
#define HWIO_GCC_GPLL0_TEST_CTL_U_PLL_TEST_OUT_SEL_SHFT                                                  0x1
#define HWIO_GCC_GPLL0_TEST_CTL_U_CAL_CODE_UPDATE_BMSK                                                   0x1
#define HWIO_GCC_GPLL0_TEST_CTL_U_CAL_CODE_UPDATE_SHFT                                                   0x0

#define HWIO_GCC_GPLL0_STATUS_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00000024)
#define HWIO_GCC_GPLL0_STATUS_RMSK                                                                0xffffffff
#define HWIO_GCC_GPLL0_STATUS_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_STATUS_ADDR, HWIO_GCC_GPLL0_STATUS_RMSK)
#define HWIO_GCC_GPLL0_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_STATUS_ADDR, m)
#define HWIO_GCC_GPLL0_STATUS_STATUS_31_0_BMSK                                                    0xffffffff
#define HWIO_GCC_GPLL0_STATUS_STATUS_31_0_SHFT                                                           0x0

#define HWIO_GCC_GPLL0_FREQ_CTL_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000028)
#define HWIO_GCC_GPLL0_FREQ_CTL_RMSK                                                              0xffffffff
#define HWIO_GCC_GPLL0_FREQ_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_FREQ_CTL_ADDR, HWIO_GCC_GPLL0_FREQ_CTL_RMSK)
#define HWIO_GCC_GPLL0_FREQ_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_FREQ_CTL_ADDR, m)
#define HWIO_GCC_GPLL0_FREQ_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_FREQ_CTL_ADDR,v)
#define HWIO_GCC_GPLL0_FREQ_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_FREQ_CTL_ADDR,m,v,HWIO_GCC_GPLL0_FREQ_CTL_IN)
#define HWIO_GCC_GPLL0_FREQ_CTL_FREQUENCY_CTL_WORD_BMSK                                           0xffffffff
#define HWIO_GCC_GPLL0_FREQ_CTL_FREQUENCY_CTL_WORD_SHFT                                                  0x0

#define HWIO_GCC_GPLL1_MODE_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00001000)
#define HWIO_GCC_GPLL1_MODE_RMSK                                                                  0xffffffff
#define HWIO_GCC_GPLL1_MODE_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_MODE_ADDR, HWIO_GCC_GPLL1_MODE_RMSK)
#define HWIO_GCC_GPLL1_MODE_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_MODE_ADDR, m)
#define HWIO_GCC_GPLL1_MODE_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_MODE_ADDR,v)
#define HWIO_GCC_GPLL1_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_MODE_ADDR,m,v,HWIO_GCC_GPLL1_MODE_IN)
#define HWIO_GCC_GPLL1_MODE_PLL_LOCK_DET_BMSK                                                     0x80000000
#define HWIO_GCC_GPLL1_MODE_PLL_LOCK_DET_SHFT                                                           0x1f
#define HWIO_GCC_GPLL1_MODE_PLL_ACTIVE_FLAG_BMSK                                                  0x40000000
#define HWIO_GCC_GPLL1_MODE_PLL_ACTIVE_FLAG_SHFT                                                        0x1e
#define HWIO_GCC_GPLL1_MODE_PLL_ACK_LATCH_BMSK                                                    0x20000000
#define HWIO_GCC_GPLL1_MODE_PLL_ACK_LATCH_SHFT                                                          0x1d
#define HWIO_GCC_GPLL1_MODE_RESERVE_BITS28_24_BMSK                                                0x1f000000
#define HWIO_GCC_GPLL1_MODE_RESERVE_BITS28_24_SHFT                                                      0x18
#define HWIO_GCC_GPLL1_MODE_PLL_HW_UPDATE_LOGIC_BYPASS_BMSK                                         0x800000
#define HWIO_GCC_GPLL1_MODE_PLL_HW_UPDATE_LOGIC_BYPASS_SHFT                                             0x17
#define HWIO_GCC_GPLL1_MODE_PLL_UPDATE_BMSK                                                         0x400000
#define HWIO_GCC_GPLL1_MODE_PLL_UPDATE_SHFT                                                             0x16
#define HWIO_GCC_GPLL1_MODE_PLL_VOTE_FSM_RESET_BMSK                                                 0x200000
#define HWIO_GCC_GPLL1_MODE_PLL_VOTE_FSM_RESET_SHFT                                                     0x15
#define HWIO_GCC_GPLL1_MODE_PLL_VOTE_FSM_ENA_BMSK                                                   0x100000
#define HWIO_GCC_GPLL1_MODE_PLL_VOTE_FSM_ENA_SHFT                                                       0x14
#define HWIO_GCC_GPLL1_MODE_PLL_BIAS_COUNT_BMSK                                                      0xfc000
#define HWIO_GCC_GPLL1_MODE_PLL_BIAS_COUNT_SHFT                                                          0xe
#define HWIO_GCC_GPLL1_MODE_PLL_LOCK_COUNT_BMSK                                                       0x3f00
#define HWIO_GCC_GPLL1_MODE_PLL_LOCK_COUNT_SHFT                                                          0x8
#define HWIO_GCC_GPLL1_MODE_RESERVE_BITS7_4_BMSK                                                        0xf0
#define HWIO_GCC_GPLL1_MODE_RESERVE_BITS7_4_SHFT                                                         0x4
#define HWIO_GCC_GPLL1_MODE_PLL_PLLTEST_BMSK                                                             0x8
#define HWIO_GCC_GPLL1_MODE_PLL_PLLTEST_SHFT                                                             0x3
#define HWIO_GCC_GPLL1_MODE_PLL_RESET_N_BMSK                                                             0x4
#define HWIO_GCC_GPLL1_MODE_PLL_RESET_N_SHFT                                                             0x2
#define HWIO_GCC_GPLL1_MODE_PLL_BYPASSNL_BMSK                                                            0x2
#define HWIO_GCC_GPLL1_MODE_PLL_BYPASSNL_SHFT                                                            0x1
#define HWIO_GCC_GPLL1_MODE_PLL_OUTCTRL_BMSK                                                             0x1
#define HWIO_GCC_GPLL1_MODE_PLL_OUTCTRL_SHFT                                                             0x0

#define HWIO_GCC_GPLL1_L_VAL_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00001004)
#define HWIO_GCC_GPLL1_L_VAL_RMSK                                                                     0xffff
#define HWIO_GCC_GPLL1_L_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_L_VAL_ADDR, HWIO_GCC_GPLL1_L_VAL_RMSK)
#define HWIO_GCC_GPLL1_L_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_L_VAL_ADDR, m)
#define HWIO_GCC_GPLL1_L_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_L_VAL_ADDR,v)
#define HWIO_GCC_GPLL1_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_L_VAL_ADDR,m,v,HWIO_GCC_GPLL1_L_VAL_IN)
#define HWIO_GCC_GPLL1_L_VAL_PLL_L_BMSK                                                               0xffff
#define HWIO_GCC_GPLL1_L_VAL_PLL_L_SHFT                                                                  0x0

#define HWIO_GCC_GPLL1_ALPHA_VAL_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00001008)
#define HWIO_GCC_GPLL1_ALPHA_VAL_RMSK                                                             0xffffffff
#define HWIO_GCC_GPLL1_ALPHA_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_ALPHA_VAL_ADDR, HWIO_GCC_GPLL1_ALPHA_VAL_RMSK)
#define HWIO_GCC_GPLL1_ALPHA_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_ALPHA_VAL_ADDR, m)
#define HWIO_GCC_GPLL1_ALPHA_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_ALPHA_VAL_ADDR,v)
#define HWIO_GCC_GPLL1_ALPHA_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_ALPHA_VAL_ADDR,m,v,HWIO_GCC_GPLL1_ALPHA_VAL_IN)
#define HWIO_GCC_GPLL1_ALPHA_VAL_PLL_ALPHA_31_0_BMSK                                              0xffffffff
#define HWIO_GCC_GPLL1_ALPHA_VAL_PLL_ALPHA_31_0_SHFT                                                     0x0

#define HWIO_GCC_GPLL1_ALPHA_VAL_U_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0000100c)
#define HWIO_GCC_GPLL1_ALPHA_VAL_U_RMSK                                                                 0xff
#define HWIO_GCC_GPLL1_ALPHA_VAL_U_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_ALPHA_VAL_U_ADDR, HWIO_GCC_GPLL1_ALPHA_VAL_U_RMSK)
#define HWIO_GCC_GPLL1_ALPHA_VAL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_ALPHA_VAL_U_ADDR, m)
#define HWIO_GCC_GPLL1_ALPHA_VAL_U_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_ALPHA_VAL_U_ADDR,v)
#define HWIO_GCC_GPLL1_ALPHA_VAL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_ALPHA_VAL_U_ADDR,m,v,HWIO_GCC_GPLL1_ALPHA_VAL_U_IN)
#define HWIO_GCC_GPLL1_ALPHA_VAL_U_PLL_ALPHA_39_32_BMSK                                                 0xff
#define HWIO_GCC_GPLL1_ALPHA_VAL_U_PLL_ALPHA_39_32_SHFT                                                  0x0

#define HWIO_GCC_GPLL1_USER_CTL_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00001010)
#define HWIO_GCC_GPLL1_USER_CTL_RMSK                                                              0xffffffff
#define HWIO_GCC_GPLL1_USER_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_USER_CTL_ADDR, HWIO_GCC_GPLL1_USER_CTL_RMSK)
#define HWIO_GCC_GPLL1_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_USER_CTL_ADDR, m)
#define HWIO_GCC_GPLL1_USER_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_USER_CTL_ADDR,v)
#define HWIO_GCC_GPLL1_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_USER_CTL_ADDR,m,v,HWIO_GCC_GPLL1_USER_CTL_IN)
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS31_28_BMSK                                            0xf0000000
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS31_28_SHFT                                                  0x1c
#define HWIO_GCC_GPLL1_USER_CTL_SSC_MODE_CONTROL_BMSK                                              0x8000000
#define HWIO_GCC_GPLL1_USER_CTL_SSC_MODE_CONTROL_SHFT                                                   0x1b
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS26_25_BMSK                                             0x6000000
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS26_25_SHFT                                                  0x19
#define HWIO_GCC_GPLL1_USER_CTL_ALPHA_EN_BMSK                                                      0x1000000
#define HWIO_GCC_GPLL1_USER_CTL_ALPHA_EN_SHFT                                                           0x18
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS23_22_BMSK                                              0xc00000
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS23_22_SHFT                                                  0x16
#define HWIO_GCC_GPLL1_USER_CTL_VCO_SEL_BMSK                                                        0x300000
#define HWIO_GCC_GPLL1_USER_CTL_VCO_SEL_SHFT                                                            0x14
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS19_18_BMSK                                               0xc0000
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS19_18_SHFT                                                  0x12
#define HWIO_GCC_GPLL1_USER_CTL_AUX_POST_DIV_RATIO_BMSK                                              0x38000
#define HWIO_GCC_GPLL1_USER_CTL_AUX_POST_DIV_RATIO_SHFT                                                  0xf
#define HWIO_GCC_GPLL1_USER_CTL_PRE_DIV_RATIO_BMSK                                                    0x7000
#define HWIO_GCC_GPLL1_USER_CTL_PRE_DIV_RATIO_SHFT                                                       0xc
#define HWIO_GCC_GPLL1_USER_CTL_POST_DIV_RATIO_BMSK                                                    0xf00
#define HWIO_GCC_GPLL1_USER_CTL_POST_DIV_RATIO_SHFT                                                      0x8
#define HWIO_GCC_GPLL1_USER_CTL_OUTPUT_INV_BMSK                                                         0x80
#define HWIO_GCC_GPLL1_USER_CTL_OUTPUT_INV_SHFT                                                          0x7
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS6_5_BMSK                                                    0x60
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS6_5_SHFT                                                     0x5
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_TEST_BMSK                                                     0x10
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_TEST_SHFT                                                      0x4
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_EARLY_BMSK                                                     0x8
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_EARLY_SHFT                                                     0x3
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_AUX2_BMSK                                                      0x4
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_AUX2_SHFT                                                      0x2
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_AUX_BMSK                                                       0x2
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_AUX_SHFT                                                       0x1
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_MAIN_BMSK                                                      0x1
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_MAIN_SHFT                                                      0x0

#define HWIO_GCC_GPLL1_USER_CTL_U_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00001014)
#define HWIO_GCC_GPLL1_USER_CTL_U_RMSK                                                            0xffffffff
#define HWIO_GCC_GPLL1_USER_CTL_U_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_USER_CTL_U_ADDR, HWIO_GCC_GPLL1_USER_CTL_U_RMSK)
#define HWIO_GCC_GPLL1_USER_CTL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_USER_CTL_U_ADDR, m)
#define HWIO_GCC_GPLL1_USER_CTL_U_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_USER_CTL_U_ADDR,v)
#define HWIO_GCC_GPLL1_USER_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_USER_CTL_U_ADDR,m,v,HWIO_GCC_GPLL1_USER_CTL_U_IN)
#define HWIO_GCC_GPLL1_USER_CTL_U_RESERVE_BITS31_12_BMSK                                          0xfffff000
#define HWIO_GCC_GPLL1_USER_CTL_U_RESERVE_BITS31_12_SHFT                                                 0xc
#define HWIO_GCC_GPLL1_USER_CTL_U_LATCH_INTERFACE_BYPASS_BMSK                                          0x800
#define HWIO_GCC_GPLL1_USER_CTL_U_LATCH_INTERFACE_BYPASS_SHFT                                            0xb
#define HWIO_GCC_GPLL1_USER_CTL_U_STATUS_REGISTER_BMSK                                                 0x700
#define HWIO_GCC_GPLL1_USER_CTL_U_STATUS_REGISTER_SHFT                                                   0x8
#define HWIO_GCC_GPLL1_USER_CTL_U_DSM_BMSK                                                              0x80
#define HWIO_GCC_GPLL1_USER_CTL_U_DSM_SHFT                                                               0x7
#define HWIO_GCC_GPLL1_USER_CTL_U_WRITE_STATE_BMSK                                                      0x40
#define HWIO_GCC_GPLL1_USER_CTL_U_WRITE_STATE_SHFT                                                       0x6
#define HWIO_GCC_GPLL1_USER_CTL_U_TARGET_CTL_BMSK                                                       0x38
#define HWIO_GCC_GPLL1_USER_CTL_U_TARGET_CTL_SHFT                                                        0x3
#define HWIO_GCC_GPLL1_USER_CTL_U_LOCK_DET_BMSK                                                          0x4
#define HWIO_GCC_GPLL1_USER_CTL_U_LOCK_DET_SHFT                                                          0x2
#define HWIO_GCC_GPLL1_USER_CTL_U_FREEZE_PLL_BMSK                                                        0x2
#define HWIO_GCC_GPLL1_USER_CTL_U_FREEZE_PLL_SHFT                                                        0x1
#define HWIO_GCC_GPLL1_USER_CTL_U_TOGGLE_DET_BMSK                                                        0x1
#define HWIO_GCC_GPLL1_USER_CTL_U_TOGGLE_DET_SHFT                                                        0x0

#define HWIO_GCC_GPLL1_CONFIG_CTL_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00001018)
#define HWIO_GCC_GPLL1_CONFIG_CTL_RMSK                                                            0xffffffff
#define HWIO_GCC_GPLL1_CONFIG_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_CONFIG_CTL_ADDR, HWIO_GCC_GPLL1_CONFIG_CTL_RMSK)
#define HWIO_GCC_GPLL1_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_CONFIG_CTL_ADDR, m)
#define HWIO_GCC_GPLL1_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_CONFIG_CTL_ADDR,v)
#define HWIO_GCC_GPLL1_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_CONFIG_CTL_ADDR,m,v,HWIO_GCC_GPLL1_CONFIG_CTL_IN)
#define HWIO_GCC_GPLL1_CONFIG_CTL_SINGLE_DMET_MODE_ENABLE_BMSK                                    0x80000000
#define HWIO_GCC_GPLL1_CONFIG_CTL_SINGLE_DMET_MODE_ENABLE_SHFT                                          0x1f
#define HWIO_GCC_GPLL1_CONFIG_CTL_DMET_WINDOW_ENABLE_BMSK                                         0x40000000
#define HWIO_GCC_GPLL1_CONFIG_CTL_DMET_WINDOW_ENABLE_SHFT                                               0x1e
#define HWIO_GCC_GPLL1_CONFIG_CTL_TOGGLE_DET_SAMPLE_INTER_BMSK                                    0x3c000000
#define HWIO_GCC_GPLL1_CONFIG_CTL_TOGGLE_DET_SAMPLE_INTER_SHFT                                          0x1a
#define HWIO_GCC_GPLL1_CONFIG_CTL_TOGGLE_DET_THRESHOLD_BMSK                                        0x3800000
#define HWIO_GCC_GPLL1_CONFIG_CTL_TOGGLE_DET_THRESHOLD_SHFT                                             0x17
#define HWIO_GCC_GPLL1_CONFIG_CTL_TOGGLE_DET_SAMPLE_BMSK                                            0x700000
#define HWIO_GCC_GPLL1_CONFIG_CTL_TOGGLE_DET_SAMPLE_SHFT                                                0x14
#define HWIO_GCC_GPLL1_CONFIG_CTL_LOCK_DET_THRESHOLD_BMSK                                            0xff000
#define HWIO_GCC_GPLL1_CONFIG_CTL_LOCK_DET_THRESHOLD_SHFT                                                0xc
#define HWIO_GCC_GPLL1_CONFIG_CTL_LOCK_DET_SAMPLE_SIZE_BMSK                                            0xf00
#define HWIO_GCC_GPLL1_CONFIG_CTL_LOCK_DET_SAMPLE_SIZE_SHFT                                              0x8
#define HWIO_GCC_GPLL1_CONFIG_CTL_MIN_GLITCH_THRESHOLD_BMSK                                             0xc0
#define HWIO_GCC_GPLL1_CONFIG_CTL_MIN_GLITCH_THRESHOLD_SHFT                                              0x6
#define HWIO_GCC_GPLL1_CONFIG_CTL_REF_CYCLE_BMSK                                                        0x30
#define HWIO_GCC_GPLL1_CONFIG_CTL_REF_CYCLE_SHFT                                                         0x4
#define HWIO_GCC_GPLL1_CONFIG_CTL_KFN_BMSK                                                               0xf
#define HWIO_GCC_GPLL1_CONFIG_CTL_KFN_SHFT                                                               0x0

#define HWIO_GCC_GPLL1_TEST_CTL_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000101c)
#define HWIO_GCC_GPLL1_TEST_CTL_RMSK                                                              0xffffffff
#define HWIO_GCC_GPLL1_TEST_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_TEST_CTL_ADDR, HWIO_GCC_GPLL1_TEST_CTL_RMSK)
#define HWIO_GCC_GPLL1_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_TEST_CTL_ADDR, m)
#define HWIO_GCC_GPLL1_TEST_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_TEST_CTL_ADDR,v)
#define HWIO_GCC_GPLL1_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_TEST_CTL_ADDR,m,v,HWIO_GCC_GPLL1_TEST_CTL_IN)
#define HWIO_GCC_GPLL1_TEST_CTL_BIAS_GEN_TRIM_BMSK                                                0xe0000000
#define HWIO_GCC_GPLL1_TEST_CTL_BIAS_GEN_TRIM_SHFT                                                      0x1d
#define HWIO_GCC_GPLL1_TEST_CTL_PROCESS_CALB_BMSK                                                 0x1c000000
#define HWIO_GCC_GPLL1_TEST_CTL_PROCESS_CALB_SHFT                                                       0x1a
#define HWIO_GCC_GPLL1_TEST_CTL_OVERRIDE_PROCESS_CALB_BMSK                                         0x2000000
#define HWIO_GCC_GPLL1_TEST_CTL_OVERRIDE_PROCESS_CALB_SHFT                                              0x19
#define HWIO_GCC_GPLL1_TEST_CTL_FINE_FCW_BMSK                                                      0x1f00000
#define HWIO_GCC_GPLL1_TEST_CTL_FINE_FCW_SHFT                                                           0x14
#define HWIO_GCC_GPLL1_TEST_CTL_OVERRIDE_FINE_FCW_BMSK                                               0x80000
#define HWIO_GCC_GPLL1_TEST_CTL_OVERRIDE_FINE_FCW_SHFT                                                  0x13
#define HWIO_GCC_GPLL1_TEST_CTL_COARSE_FCW_BMSK                                                      0x7e000
#define HWIO_GCC_GPLL1_TEST_CTL_COARSE_FCW_SHFT                                                          0xd
#define HWIO_GCC_GPLL1_TEST_CTL_OVERRIDE_COARSE_BMSK                                                  0x1000
#define HWIO_GCC_GPLL1_TEST_CTL_OVERRIDE_COARSE_SHFT                                                     0xc
#define HWIO_GCC_GPLL1_TEST_CTL_DISABLE_LFSR_BMSK                                                      0x800
#define HWIO_GCC_GPLL1_TEST_CTL_DISABLE_LFSR_SHFT                                                        0xb
#define HWIO_GCC_GPLL1_TEST_CTL_DTEST_SEL_BMSK                                                         0x700
#define HWIO_GCC_GPLL1_TEST_CTL_DTEST_SEL_SHFT                                                           0x8
#define HWIO_GCC_GPLL1_TEST_CTL_DTEST_EN_BMSK                                                           0x80
#define HWIO_GCC_GPLL1_TEST_CTL_DTEST_EN_SHFT                                                            0x7
#define HWIO_GCC_GPLL1_TEST_CTL_BYP_TESTAMP_BMSK                                                        0x40
#define HWIO_GCC_GPLL1_TEST_CTL_BYP_TESTAMP_SHFT                                                         0x6
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST1_SEL_BMSK                                                         0x30
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST1_SEL_SHFT                                                          0x4
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST0_SEL_BMSK                                                          0xc
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST0_SEL_SHFT                                                          0x2
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST1_EN_BMSK                                                           0x2
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST1_EN_SHFT                                                           0x1
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST0_EN_BMSK                                                           0x1
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST0_EN_SHFT                                                           0x0

#define HWIO_GCC_GPLL1_TEST_CTL_U_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00001020)
#define HWIO_GCC_GPLL1_TEST_CTL_U_RMSK                                                            0xfffffeff
#define HWIO_GCC_GPLL1_TEST_CTL_U_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_TEST_CTL_U_ADDR, HWIO_GCC_GPLL1_TEST_CTL_U_RMSK)
#define HWIO_GCC_GPLL1_TEST_CTL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_TEST_CTL_U_ADDR, m)
#define HWIO_GCC_GPLL1_TEST_CTL_U_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_TEST_CTL_U_ADDR,v)
#define HWIO_GCC_GPLL1_TEST_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_TEST_CTL_U_ADDR,m,v,HWIO_GCC_GPLL1_TEST_CTL_U_IN)
#define HWIO_GCC_GPLL1_TEST_CTL_U_RESERVE_BITS31_22_BMSK                                          0xffc00000
#define HWIO_GCC_GPLL1_TEST_CTL_U_RESERVE_BITS31_22_SHFT                                                0x16
#define HWIO_GCC_GPLL1_TEST_CTL_U_GLITCH_DETECT_COUNT_BMSK                                          0x300000
#define HWIO_GCC_GPLL1_TEST_CTL_U_GLITCH_DETECT_COUNT_SHFT                                              0x14
#define HWIO_GCC_GPLL1_TEST_CTL_U_DISABLE_GLITCH_BMSK                                                0x80000
#define HWIO_GCC_GPLL1_TEST_CTL_U_DISABLE_GLITCH_SHFT                                                   0x13
#define HWIO_GCC_GPLL1_TEST_CTL_U_DTEST_MODE_SEL_2_BMSK                                              0x60000
#define HWIO_GCC_GPLL1_TEST_CTL_U_DTEST_MODE_SEL_2_SHFT                                                 0x11
#define HWIO_GCC_GPLL1_TEST_CTL_U_DITHER_SEL_BMSK                                                    0x18000
#define HWIO_GCC_GPLL1_TEST_CTL_U_DITHER_SEL_SHFT                                                        0xf
#define HWIO_GCC_GPLL1_TEST_CTL_U_PROCESS_CAL_SEL_BMSK                                                0x4000
#define HWIO_GCC_GPLL1_TEST_CTL_U_PROCESS_CAL_SEL_SHFT                                                   0xe
#define HWIO_GCC_GPLL1_TEST_CTL_U_OVERRIDE_FINE_FCW_MSB_BMSK                                          0x2000
#define HWIO_GCC_GPLL1_TEST_CTL_U_OVERRIDE_FINE_FCW_MSB_SHFT                                             0xd
#define HWIO_GCC_GPLL1_TEST_CTL_U_DTEST_MODE_SEL_BMSK                                                 0x1800
#define HWIO_GCC_GPLL1_TEST_CTL_U_DTEST_MODE_SEL_SHFT                                                    0xb
#define HWIO_GCC_GPLL1_TEST_CTL_U_NMO_OSC_SEL_BMSK                                                     0x600
#define HWIO_GCC_GPLL1_TEST_CTL_U_NMO_OSC_SEL_SHFT                                                       0x9
#define HWIO_GCC_GPLL1_TEST_CTL_U_NOISE_MAG_BMSK                                                        0xe0
#define HWIO_GCC_GPLL1_TEST_CTL_U_NOISE_MAG_SHFT                                                         0x5
#define HWIO_GCC_GPLL1_TEST_CTL_U_NOISE_GEN_BMSK                                                        0x10
#define HWIO_GCC_GPLL1_TEST_CTL_U_NOISE_GEN_SHFT                                                         0x4
#define HWIO_GCC_GPLL1_TEST_CTL_U_OSC_BIAS_GND_BMSK                                                      0x8
#define HWIO_GCC_GPLL1_TEST_CTL_U_OSC_BIAS_GND_SHFT                                                      0x3
#define HWIO_GCC_GPLL1_TEST_CTL_U_PLL_TEST_OUT_SEL_BMSK                                                  0x6
#define HWIO_GCC_GPLL1_TEST_CTL_U_PLL_TEST_OUT_SEL_SHFT                                                  0x1
#define HWIO_GCC_GPLL1_TEST_CTL_U_CAL_CODE_UPDATE_BMSK                                                   0x1
#define HWIO_GCC_GPLL1_TEST_CTL_U_CAL_CODE_UPDATE_SHFT                                                   0x0

#define HWIO_GCC_GPLL1_STATUS_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00001024)
#define HWIO_GCC_GPLL1_STATUS_RMSK                                                                0xffffffff
#define HWIO_GCC_GPLL1_STATUS_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_STATUS_ADDR, HWIO_GCC_GPLL1_STATUS_RMSK)
#define HWIO_GCC_GPLL1_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_STATUS_ADDR, m)
#define HWIO_GCC_GPLL1_STATUS_STATUS_31_0_BMSK                                                    0xffffffff
#define HWIO_GCC_GPLL1_STATUS_STATUS_31_0_SHFT                                                           0x0

#define HWIO_GCC_GPLL1_FREQ_CTL_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00001028)
#define HWIO_GCC_GPLL1_FREQ_CTL_RMSK                                                              0xffffffff
#define HWIO_GCC_GPLL1_FREQ_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_FREQ_CTL_ADDR, HWIO_GCC_GPLL1_FREQ_CTL_RMSK)
#define HWIO_GCC_GPLL1_FREQ_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_FREQ_CTL_ADDR, m)
#define HWIO_GCC_GPLL1_FREQ_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_FREQ_CTL_ADDR,v)
#define HWIO_GCC_GPLL1_FREQ_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_FREQ_CTL_ADDR,m,v,HWIO_GCC_GPLL1_FREQ_CTL_IN)
#define HWIO_GCC_GPLL1_FREQ_CTL_FREQUENCY_CTL_WORD_BMSK                                           0xffffffff
#define HWIO_GCC_GPLL1_FREQ_CTL_FREQUENCY_CTL_WORD_SHFT                                                  0x0

#define HWIO_GCC_GPLL2_MODE_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00002000)
#define HWIO_GCC_GPLL2_MODE_RMSK                                                                  0xffffffff
#define HWIO_GCC_GPLL2_MODE_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_MODE_ADDR, HWIO_GCC_GPLL2_MODE_RMSK)
#define HWIO_GCC_GPLL2_MODE_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_MODE_ADDR, m)
#define HWIO_GCC_GPLL2_MODE_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_MODE_ADDR,v)
#define HWIO_GCC_GPLL2_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_MODE_ADDR,m,v,HWIO_GCC_GPLL2_MODE_IN)
#define HWIO_GCC_GPLL2_MODE_PLL_LOCK_DET_BMSK                                                     0x80000000
#define HWIO_GCC_GPLL2_MODE_PLL_LOCK_DET_SHFT                                                           0x1f
#define HWIO_GCC_GPLL2_MODE_PLL_ACTIVE_FLAG_BMSK                                                  0x40000000
#define HWIO_GCC_GPLL2_MODE_PLL_ACTIVE_FLAG_SHFT                                                        0x1e
#define HWIO_GCC_GPLL2_MODE_PLL_ACK_LATCH_BMSK                                                    0x20000000
#define HWIO_GCC_GPLL2_MODE_PLL_ACK_LATCH_SHFT                                                          0x1d
#define HWIO_GCC_GPLL2_MODE_RESERVE_BITS28_24_BMSK                                                0x1f000000
#define HWIO_GCC_GPLL2_MODE_RESERVE_BITS28_24_SHFT                                                      0x18
#define HWIO_GCC_GPLL2_MODE_PLL_HW_UPDATE_LOGIC_BYPASS_BMSK                                         0x800000
#define HWIO_GCC_GPLL2_MODE_PLL_HW_UPDATE_LOGIC_BYPASS_SHFT                                             0x17
#define HWIO_GCC_GPLL2_MODE_PLL_UPDATE_BMSK                                                         0x400000
#define HWIO_GCC_GPLL2_MODE_PLL_UPDATE_SHFT                                                             0x16
#define HWIO_GCC_GPLL2_MODE_PLL_VOTE_FSM_RESET_BMSK                                                 0x200000
#define HWIO_GCC_GPLL2_MODE_PLL_VOTE_FSM_RESET_SHFT                                                     0x15
#define HWIO_GCC_GPLL2_MODE_PLL_VOTE_FSM_ENA_BMSK                                                   0x100000
#define HWIO_GCC_GPLL2_MODE_PLL_VOTE_FSM_ENA_SHFT                                                       0x14
#define HWIO_GCC_GPLL2_MODE_PLL_BIAS_COUNT_BMSK                                                      0xfc000
#define HWIO_GCC_GPLL2_MODE_PLL_BIAS_COUNT_SHFT                                                          0xe
#define HWIO_GCC_GPLL2_MODE_PLL_LOCK_COUNT_BMSK                                                       0x3f00
#define HWIO_GCC_GPLL2_MODE_PLL_LOCK_COUNT_SHFT                                                          0x8
#define HWIO_GCC_GPLL2_MODE_RESERVE_BITS7_4_BMSK                                                        0xf0
#define HWIO_GCC_GPLL2_MODE_RESERVE_BITS7_4_SHFT                                                         0x4
#define HWIO_GCC_GPLL2_MODE_PLL_PLLTEST_BMSK                                                             0x8
#define HWIO_GCC_GPLL2_MODE_PLL_PLLTEST_SHFT                                                             0x3
#define HWIO_GCC_GPLL2_MODE_PLL_RESET_N_BMSK                                                             0x4
#define HWIO_GCC_GPLL2_MODE_PLL_RESET_N_SHFT                                                             0x2
#define HWIO_GCC_GPLL2_MODE_PLL_BYPASSNL_BMSK                                                            0x2
#define HWIO_GCC_GPLL2_MODE_PLL_BYPASSNL_SHFT                                                            0x1
#define HWIO_GCC_GPLL2_MODE_PLL_OUTCTRL_BMSK                                                             0x1
#define HWIO_GCC_GPLL2_MODE_PLL_OUTCTRL_SHFT                                                             0x0

#define HWIO_GCC_GPLL2_L_VAL_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00002004)
#define HWIO_GCC_GPLL2_L_VAL_RMSK                                                                     0xffff
#define HWIO_GCC_GPLL2_L_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_L_VAL_ADDR, HWIO_GCC_GPLL2_L_VAL_RMSK)
#define HWIO_GCC_GPLL2_L_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_L_VAL_ADDR, m)
#define HWIO_GCC_GPLL2_L_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_L_VAL_ADDR,v)
#define HWIO_GCC_GPLL2_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_L_VAL_ADDR,m,v,HWIO_GCC_GPLL2_L_VAL_IN)
#define HWIO_GCC_GPLL2_L_VAL_PLL_L_BMSK                                                               0xffff
#define HWIO_GCC_GPLL2_L_VAL_PLL_L_SHFT                                                                  0x0

#define HWIO_GCC_GPLL2_ALPHA_VAL_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00002008)
#define HWIO_GCC_GPLL2_ALPHA_VAL_RMSK                                                             0xffffffff
#define HWIO_GCC_GPLL2_ALPHA_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_ALPHA_VAL_ADDR, HWIO_GCC_GPLL2_ALPHA_VAL_RMSK)
#define HWIO_GCC_GPLL2_ALPHA_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_ALPHA_VAL_ADDR, m)
#define HWIO_GCC_GPLL2_ALPHA_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_ALPHA_VAL_ADDR,v)
#define HWIO_GCC_GPLL2_ALPHA_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_ALPHA_VAL_ADDR,m,v,HWIO_GCC_GPLL2_ALPHA_VAL_IN)
#define HWIO_GCC_GPLL2_ALPHA_VAL_PLL_ALPHA_31_0_BMSK                                              0xffffffff
#define HWIO_GCC_GPLL2_ALPHA_VAL_PLL_ALPHA_31_0_SHFT                                                     0x0

#define HWIO_GCC_GPLL2_ALPHA_VAL_U_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0000200c)
#define HWIO_GCC_GPLL2_ALPHA_VAL_U_RMSK                                                                 0xff
#define HWIO_GCC_GPLL2_ALPHA_VAL_U_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_ALPHA_VAL_U_ADDR, HWIO_GCC_GPLL2_ALPHA_VAL_U_RMSK)
#define HWIO_GCC_GPLL2_ALPHA_VAL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_ALPHA_VAL_U_ADDR, m)
#define HWIO_GCC_GPLL2_ALPHA_VAL_U_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_ALPHA_VAL_U_ADDR,v)
#define HWIO_GCC_GPLL2_ALPHA_VAL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_ALPHA_VAL_U_ADDR,m,v,HWIO_GCC_GPLL2_ALPHA_VAL_U_IN)
#define HWIO_GCC_GPLL2_ALPHA_VAL_U_PLL_ALPHA_39_32_BMSK                                                 0xff
#define HWIO_GCC_GPLL2_ALPHA_VAL_U_PLL_ALPHA_39_32_SHFT                                                  0x0

#define HWIO_GCC_GPLL2_USER_CTL_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00002010)
#define HWIO_GCC_GPLL2_USER_CTL_RMSK                                                              0xffffffff
#define HWIO_GCC_GPLL2_USER_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_USER_CTL_ADDR, HWIO_GCC_GPLL2_USER_CTL_RMSK)
#define HWIO_GCC_GPLL2_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_USER_CTL_ADDR, m)
#define HWIO_GCC_GPLL2_USER_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_USER_CTL_ADDR,v)
#define HWIO_GCC_GPLL2_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_USER_CTL_ADDR,m,v,HWIO_GCC_GPLL2_USER_CTL_IN)
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS31_28_BMSK                                            0xf0000000
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS31_28_SHFT                                                  0x1c
#define HWIO_GCC_GPLL2_USER_CTL_SSC_MODE_CONTROL_BMSK                                              0x8000000
#define HWIO_GCC_GPLL2_USER_CTL_SSC_MODE_CONTROL_SHFT                                                   0x1b
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS26_25_BMSK                                             0x6000000
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS26_25_SHFT                                                  0x19
#define HWIO_GCC_GPLL2_USER_CTL_ALPHA_EN_BMSK                                                      0x1000000
#define HWIO_GCC_GPLL2_USER_CTL_ALPHA_EN_SHFT                                                           0x18
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS23_22_BMSK                                              0xc00000
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS23_22_SHFT                                                  0x16
#define HWIO_GCC_GPLL2_USER_CTL_VCO_SEL_BMSK                                                        0x300000
#define HWIO_GCC_GPLL2_USER_CTL_VCO_SEL_SHFT                                                            0x14
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS19_18_BMSK                                               0xc0000
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS19_18_SHFT                                                  0x12
#define HWIO_GCC_GPLL2_USER_CTL_AUX_POST_DIV_RATIO_BMSK                                              0x38000
#define HWIO_GCC_GPLL2_USER_CTL_AUX_POST_DIV_RATIO_SHFT                                                  0xf
#define HWIO_GCC_GPLL2_USER_CTL_PRE_DIV_RATIO_BMSK                                                    0x7000
#define HWIO_GCC_GPLL2_USER_CTL_PRE_DIV_RATIO_SHFT                                                       0xc
#define HWIO_GCC_GPLL2_USER_CTL_POST_DIV_RATIO_BMSK                                                    0xf00
#define HWIO_GCC_GPLL2_USER_CTL_POST_DIV_RATIO_SHFT                                                      0x8
#define HWIO_GCC_GPLL2_USER_CTL_OUTPUT_INV_BMSK                                                         0x80
#define HWIO_GCC_GPLL2_USER_CTL_OUTPUT_INV_SHFT                                                          0x7
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS6_5_BMSK                                                    0x60
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS6_5_SHFT                                                     0x5
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_TEST_BMSK                                                     0x10
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_TEST_SHFT                                                      0x4
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_EARLY_BMSK                                                     0x8
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_EARLY_SHFT                                                     0x3
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_AUX2_BMSK                                                      0x4
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_AUX2_SHFT                                                      0x2
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_AUX_BMSK                                                       0x2
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_AUX_SHFT                                                       0x1
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_MAIN_BMSK                                                      0x1
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_MAIN_SHFT                                                      0x0

#define HWIO_GCC_GPLL2_USER_CTL_U_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00002014)
#define HWIO_GCC_GPLL2_USER_CTL_U_RMSK                                                            0xffffffff
#define HWIO_GCC_GPLL2_USER_CTL_U_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_USER_CTL_U_ADDR, HWIO_GCC_GPLL2_USER_CTL_U_RMSK)
#define HWIO_GCC_GPLL2_USER_CTL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_USER_CTL_U_ADDR, m)
#define HWIO_GCC_GPLL2_USER_CTL_U_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_USER_CTL_U_ADDR,v)
#define HWIO_GCC_GPLL2_USER_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_USER_CTL_U_ADDR,m,v,HWIO_GCC_GPLL2_USER_CTL_U_IN)
#define HWIO_GCC_GPLL2_USER_CTL_U_RESERVE_BITS31_12_BMSK                                          0xfffff000
#define HWIO_GCC_GPLL2_USER_CTL_U_RESERVE_BITS31_12_SHFT                                                 0xc
#define HWIO_GCC_GPLL2_USER_CTL_U_LATCH_INTERFACE_BYPASS_BMSK                                          0x800
#define HWIO_GCC_GPLL2_USER_CTL_U_LATCH_INTERFACE_BYPASS_SHFT                                            0xb
#define HWIO_GCC_GPLL2_USER_CTL_U_STATUS_REGISTER_BMSK                                                 0x700
#define HWIO_GCC_GPLL2_USER_CTL_U_STATUS_REGISTER_SHFT                                                   0x8
#define HWIO_GCC_GPLL2_USER_CTL_U_DSM_BMSK                                                              0x80
#define HWIO_GCC_GPLL2_USER_CTL_U_DSM_SHFT                                                               0x7
#define HWIO_GCC_GPLL2_USER_CTL_U_WRITE_STATE_BMSK                                                      0x40
#define HWIO_GCC_GPLL2_USER_CTL_U_WRITE_STATE_SHFT                                                       0x6
#define HWIO_GCC_GPLL2_USER_CTL_U_TARGET_CTL_BMSK                                                       0x38
#define HWIO_GCC_GPLL2_USER_CTL_U_TARGET_CTL_SHFT                                                        0x3
#define HWIO_GCC_GPLL2_USER_CTL_U_LOCK_DET_BMSK                                                          0x4
#define HWIO_GCC_GPLL2_USER_CTL_U_LOCK_DET_SHFT                                                          0x2
#define HWIO_GCC_GPLL2_USER_CTL_U_FREEZE_PLL_BMSK                                                        0x2
#define HWIO_GCC_GPLL2_USER_CTL_U_FREEZE_PLL_SHFT                                                        0x1
#define HWIO_GCC_GPLL2_USER_CTL_U_TOGGLE_DET_BMSK                                                        0x1
#define HWIO_GCC_GPLL2_USER_CTL_U_TOGGLE_DET_SHFT                                                        0x0

#define HWIO_GCC_GPLL2_CONFIG_CTL_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00002018)
#define HWIO_GCC_GPLL2_CONFIG_CTL_RMSK                                                            0xffffffff
#define HWIO_GCC_GPLL2_CONFIG_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_CONFIG_CTL_ADDR, HWIO_GCC_GPLL2_CONFIG_CTL_RMSK)
#define HWIO_GCC_GPLL2_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_CONFIG_CTL_ADDR, m)
#define HWIO_GCC_GPLL2_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_CONFIG_CTL_ADDR,v)
#define HWIO_GCC_GPLL2_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_CONFIG_CTL_ADDR,m,v,HWIO_GCC_GPLL2_CONFIG_CTL_IN)
#define HWIO_GCC_GPLL2_CONFIG_CTL_SINGLE_DMET_MODE_ENABLE_BMSK                                    0x80000000
#define HWIO_GCC_GPLL2_CONFIG_CTL_SINGLE_DMET_MODE_ENABLE_SHFT                                          0x1f
#define HWIO_GCC_GPLL2_CONFIG_CTL_DMET_WINDOW_ENABLE_BMSK                                         0x40000000
#define HWIO_GCC_GPLL2_CONFIG_CTL_DMET_WINDOW_ENABLE_SHFT                                               0x1e
#define HWIO_GCC_GPLL2_CONFIG_CTL_TOGGLE_DET_SAMPLE_INTER_BMSK                                    0x3c000000
#define HWIO_GCC_GPLL2_CONFIG_CTL_TOGGLE_DET_SAMPLE_INTER_SHFT                                          0x1a
#define HWIO_GCC_GPLL2_CONFIG_CTL_TOGGLE_DET_THRESHOLD_BMSK                                        0x3800000
#define HWIO_GCC_GPLL2_CONFIG_CTL_TOGGLE_DET_THRESHOLD_SHFT                                             0x17
#define HWIO_GCC_GPLL2_CONFIG_CTL_TOGGLE_DET_SAMPLE_BMSK                                            0x700000
#define HWIO_GCC_GPLL2_CONFIG_CTL_TOGGLE_DET_SAMPLE_SHFT                                                0x14
#define HWIO_GCC_GPLL2_CONFIG_CTL_LOCK_DET_THRESHOLD_BMSK                                            0xff000
#define HWIO_GCC_GPLL2_CONFIG_CTL_LOCK_DET_THRESHOLD_SHFT                                                0xc
#define HWIO_GCC_GPLL2_CONFIG_CTL_LOCK_DET_SAMPLE_SIZE_BMSK                                            0xf00
#define HWIO_GCC_GPLL2_CONFIG_CTL_LOCK_DET_SAMPLE_SIZE_SHFT                                              0x8
#define HWIO_GCC_GPLL2_CONFIG_CTL_MIN_GLITCH_THRESHOLD_BMSK                                             0xc0
#define HWIO_GCC_GPLL2_CONFIG_CTL_MIN_GLITCH_THRESHOLD_SHFT                                              0x6
#define HWIO_GCC_GPLL2_CONFIG_CTL_REF_CYCLE_BMSK                                                        0x30
#define HWIO_GCC_GPLL2_CONFIG_CTL_REF_CYCLE_SHFT                                                         0x4
#define HWIO_GCC_GPLL2_CONFIG_CTL_KFN_BMSK                                                               0xf
#define HWIO_GCC_GPLL2_CONFIG_CTL_KFN_SHFT                                                               0x0

#define HWIO_GCC_GPLL2_TEST_CTL_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000201c)
#define HWIO_GCC_GPLL2_TEST_CTL_RMSK                                                              0xffffffff
#define HWIO_GCC_GPLL2_TEST_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_TEST_CTL_ADDR, HWIO_GCC_GPLL2_TEST_CTL_RMSK)
#define HWIO_GCC_GPLL2_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_TEST_CTL_ADDR, m)
#define HWIO_GCC_GPLL2_TEST_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_TEST_CTL_ADDR,v)
#define HWIO_GCC_GPLL2_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_TEST_CTL_ADDR,m,v,HWIO_GCC_GPLL2_TEST_CTL_IN)
#define HWIO_GCC_GPLL2_TEST_CTL_BIAS_GEN_TRIM_BMSK                                                0xe0000000
#define HWIO_GCC_GPLL2_TEST_CTL_BIAS_GEN_TRIM_SHFT                                                      0x1d
#define HWIO_GCC_GPLL2_TEST_CTL_PROCESS_CALB_BMSK                                                 0x1c000000
#define HWIO_GCC_GPLL2_TEST_CTL_PROCESS_CALB_SHFT                                                       0x1a
#define HWIO_GCC_GPLL2_TEST_CTL_OVERRIDE_PROCESS_CALB_BMSK                                         0x2000000
#define HWIO_GCC_GPLL2_TEST_CTL_OVERRIDE_PROCESS_CALB_SHFT                                              0x19
#define HWIO_GCC_GPLL2_TEST_CTL_FINE_FCW_BMSK                                                      0x1f00000
#define HWIO_GCC_GPLL2_TEST_CTL_FINE_FCW_SHFT                                                           0x14
#define HWIO_GCC_GPLL2_TEST_CTL_OVERRIDE_FINE_FCW_BMSK                                               0x80000
#define HWIO_GCC_GPLL2_TEST_CTL_OVERRIDE_FINE_FCW_SHFT                                                  0x13
#define HWIO_GCC_GPLL2_TEST_CTL_COARSE_FCW_BMSK                                                      0x7e000
#define HWIO_GCC_GPLL2_TEST_CTL_COARSE_FCW_SHFT                                                          0xd
#define HWIO_GCC_GPLL2_TEST_CTL_OVERRIDE_COARSE_BMSK                                                  0x1000
#define HWIO_GCC_GPLL2_TEST_CTL_OVERRIDE_COARSE_SHFT                                                     0xc
#define HWIO_GCC_GPLL2_TEST_CTL_DISABLE_LFSR_BMSK                                                      0x800
#define HWIO_GCC_GPLL2_TEST_CTL_DISABLE_LFSR_SHFT                                                        0xb
#define HWIO_GCC_GPLL2_TEST_CTL_DTEST_SEL_BMSK                                                         0x700
#define HWIO_GCC_GPLL2_TEST_CTL_DTEST_SEL_SHFT                                                           0x8
#define HWIO_GCC_GPLL2_TEST_CTL_DTEST_EN_BMSK                                                           0x80
#define HWIO_GCC_GPLL2_TEST_CTL_DTEST_EN_SHFT                                                            0x7
#define HWIO_GCC_GPLL2_TEST_CTL_BYP_TESTAMP_BMSK                                                        0x40
#define HWIO_GCC_GPLL2_TEST_CTL_BYP_TESTAMP_SHFT                                                         0x6
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST1_SEL_BMSK                                                         0x30
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST1_SEL_SHFT                                                          0x4
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST0_SEL_BMSK                                                          0xc
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST0_SEL_SHFT                                                          0x2
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST1_EN_BMSK                                                           0x2
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST1_EN_SHFT                                                           0x1
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST0_EN_BMSK                                                           0x1
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST0_EN_SHFT                                                           0x0

#define HWIO_GCC_GPLL2_TEST_CTL_U_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00002020)
#define HWIO_GCC_GPLL2_TEST_CTL_U_RMSK                                                            0xfffffeff
#define HWIO_GCC_GPLL2_TEST_CTL_U_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_TEST_CTL_U_ADDR, HWIO_GCC_GPLL2_TEST_CTL_U_RMSK)
#define HWIO_GCC_GPLL2_TEST_CTL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_TEST_CTL_U_ADDR, m)
#define HWIO_GCC_GPLL2_TEST_CTL_U_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_TEST_CTL_U_ADDR,v)
#define HWIO_GCC_GPLL2_TEST_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_TEST_CTL_U_ADDR,m,v,HWIO_GCC_GPLL2_TEST_CTL_U_IN)
#define HWIO_GCC_GPLL2_TEST_CTL_U_RESERVE_BITS31_22_BMSK                                          0xffc00000
#define HWIO_GCC_GPLL2_TEST_CTL_U_RESERVE_BITS31_22_SHFT                                                0x16
#define HWIO_GCC_GPLL2_TEST_CTL_U_GLITCH_DETECT_COUNT_BMSK                                          0x300000
#define HWIO_GCC_GPLL2_TEST_CTL_U_GLITCH_DETECT_COUNT_SHFT                                              0x14
#define HWIO_GCC_GPLL2_TEST_CTL_U_DISABLE_GLITCH_BMSK                                                0x80000
#define HWIO_GCC_GPLL2_TEST_CTL_U_DISABLE_GLITCH_SHFT                                                   0x13
#define HWIO_GCC_GPLL2_TEST_CTL_U_DTEST_MODE_SEL_2_BMSK                                              0x60000
#define HWIO_GCC_GPLL2_TEST_CTL_U_DTEST_MODE_SEL_2_SHFT                                                 0x11
#define HWIO_GCC_GPLL2_TEST_CTL_U_DITHER_SEL_BMSK                                                    0x18000
#define HWIO_GCC_GPLL2_TEST_CTL_U_DITHER_SEL_SHFT                                                        0xf
#define HWIO_GCC_GPLL2_TEST_CTL_U_PROCESS_CAL_SEL_BMSK                                                0x4000
#define HWIO_GCC_GPLL2_TEST_CTL_U_PROCESS_CAL_SEL_SHFT                                                   0xe
#define HWIO_GCC_GPLL2_TEST_CTL_U_OVERRIDE_FINE_FCW_MSB_BMSK                                          0x2000
#define HWIO_GCC_GPLL2_TEST_CTL_U_OVERRIDE_FINE_FCW_MSB_SHFT                                             0xd
#define HWIO_GCC_GPLL2_TEST_CTL_U_DTEST_MODE_SEL_BMSK                                                 0x1800
#define HWIO_GCC_GPLL2_TEST_CTL_U_DTEST_MODE_SEL_SHFT                                                    0xb
#define HWIO_GCC_GPLL2_TEST_CTL_U_NMO_OSC_SEL_BMSK                                                     0x600
#define HWIO_GCC_GPLL2_TEST_CTL_U_NMO_OSC_SEL_SHFT                                                       0x9
#define HWIO_GCC_GPLL2_TEST_CTL_U_NOISE_MAG_BMSK                                                        0xe0
#define HWIO_GCC_GPLL2_TEST_CTL_U_NOISE_MAG_SHFT                                                         0x5
#define HWIO_GCC_GPLL2_TEST_CTL_U_NOISE_GEN_BMSK                                                        0x10
#define HWIO_GCC_GPLL2_TEST_CTL_U_NOISE_GEN_SHFT                                                         0x4
#define HWIO_GCC_GPLL2_TEST_CTL_U_OSC_BIAS_GND_BMSK                                                      0x8
#define HWIO_GCC_GPLL2_TEST_CTL_U_OSC_BIAS_GND_SHFT                                                      0x3
#define HWIO_GCC_GPLL2_TEST_CTL_U_PLL_TEST_OUT_SEL_BMSK                                                  0x6
#define HWIO_GCC_GPLL2_TEST_CTL_U_PLL_TEST_OUT_SEL_SHFT                                                  0x1
#define HWIO_GCC_GPLL2_TEST_CTL_U_CAL_CODE_UPDATE_BMSK                                                   0x1
#define HWIO_GCC_GPLL2_TEST_CTL_U_CAL_CODE_UPDATE_SHFT                                                   0x0

#define HWIO_GCC_GPLL2_STATUS_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00002024)
#define HWIO_GCC_GPLL2_STATUS_RMSK                                                                0xffffffff
#define HWIO_GCC_GPLL2_STATUS_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_STATUS_ADDR, HWIO_GCC_GPLL2_STATUS_RMSK)
#define HWIO_GCC_GPLL2_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_STATUS_ADDR, m)
#define HWIO_GCC_GPLL2_STATUS_STATUS_31_0_BMSK                                                    0xffffffff
#define HWIO_GCC_GPLL2_STATUS_STATUS_31_0_SHFT                                                           0x0

#define HWIO_GCC_GPLL2_FREQ_CTL_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00002028)
#define HWIO_GCC_GPLL2_FREQ_CTL_RMSK                                                              0xffffffff
#define HWIO_GCC_GPLL2_FREQ_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_FREQ_CTL_ADDR, HWIO_GCC_GPLL2_FREQ_CTL_RMSK)
#define HWIO_GCC_GPLL2_FREQ_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_FREQ_CTL_ADDR, m)
#define HWIO_GCC_GPLL2_FREQ_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_FREQ_CTL_ADDR,v)
#define HWIO_GCC_GPLL2_FREQ_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_FREQ_CTL_ADDR,m,v,HWIO_GCC_GPLL2_FREQ_CTL_IN)
#define HWIO_GCC_GPLL2_FREQ_CTL_FREQUENCY_CTL_WORD_BMSK                                           0xffffffff
#define HWIO_GCC_GPLL2_FREQ_CTL_FREQUENCY_CTL_WORD_SHFT                                                  0x0

#define HWIO_GCC_GPLL3_MODE_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00003000)
#define HWIO_GCC_GPLL3_MODE_RMSK                                                                  0xffffffff
#define HWIO_GCC_GPLL3_MODE_IN          \
        in_dword_masked(HWIO_GCC_GPLL3_MODE_ADDR, HWIO_GCC_GPLL3_MODE_RMSK)
#define HWIO_GCC_GPLL3_MODE_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL3_MODE_ADDR, m)
#define HWIO_GCC_GPLL3_MODE_OUT(v)      \
        out_dword(HWIO_GCC_GPLL3_MODE_ADDR,v)
#define HWIO_GCC_GPLL3_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL3_MODE_ADDR,m,v,HWIO_GCC_GPLL3_MODE_IN)
#define HWIO_GCC_GPLL3_MODE_PLL_LOCK_DET_BMSK                                                     0x80000000
#define HWIO_GCC_GPLL3_MODE_PLL_LOCK_DET_SHFT                                                           0x1f
#define HWIO_GCC_GPLL3_MODE_PLL_ACTIVE_FLAG_BMSK                                                  0x40000000
#define HWIO_GCC_GPLL3_MODE_PLL_ACTIVE_FLAG_SHFT                                                        0x1e
#define HWIO_GCC_GPLL3_MODE_PLL_ACK_LATCH_BMSK                                                    0x20000000
#define HWIO_GCC_GPLL3_MODE_PLL_ACK_LATCH_SHFT                                                          0x1d
#define HWIO_GCC_GPLL3_MODE_RESERVE_BITS28_24_BMSK                                                0x1f000000
#define HWIO_GCC_GPLL3_MODE_RESERVE_BITS28_24_SHFT                                                      0x18
#define HWIO_GCC_GPLL3_MODE_PLL_HW_UPDATE_LOGIC_BYPASS_BMSK                                         0x800000
#define HWIO_GCC_GPLL3_MODE_PLL_HW_UPDATE_LOGIC_BYPASS_SHFT                                             0x17
#define HWIO_GCC_GPLL3_MODE_PLL_UPDATE_BMSK                                                         0x400000
#define HWIO_GCC_GPLL3_MODE_PLL_UPDATE_SHFT                                                             0x16
#define HWIO_GCC_GPLL3_MODE_PLL_VOTE_FSM_RESET_BMSK                                                 0x200000
#define HWIO_GCC_GPLL3_MODE_PLL_VOTE_FSM_RESET_SHFT                                                     0x15
#define HWIO_GCC_GPLL3_MODE_PLL_VOTE_FSM_ENA_BMSK                                                   0x100000
#define HWIO_GCC_GPLL3_MODE_PLL_VOTE_FSM_ENA_SHFT                                                       0x14
#define HWIO_GCC_GPLL3_MODE_PLL_BIAS_COUNT_BMSK                                                      0xfc000
#define HWIO_GCC_GPLL3_MODE_PLL_BIAS_COUNT_SHFT                                                          0xe
#define HWIO_GCC_GPLL3_MODE_PLL_LOCK_COUNT_BMSK                                                       0x3f00
#define HWIO_GCC_GPLL3_MODE_PLL_LOCK_COUNT_SHFT                                                          0x8
#define HWIO_GCC_GPLL3_MODE_RESERVE_BITS7_4_BMSK                                                        0xf0
#define HWIO_GCC_GPLL3_MODE_RESERVE_BITS7_4_SHFT                                                         0x4
#define HWIO_GCC_GPLL3_MODE_PLL_PLLTEST_BMSK                                                             0x8
#define HWIO_GCC_GPLL3_MODE_PLL_PLLTEST_SHFT                                                             0x3
#define HWIO_GCC_GPLL3_MODE_PLL_RESET_N_BMSK                                                             0x4
#define HWIO_GCC_GPLL3_MODE_PLL_RESET_N_SHFT                                                             0x2
#define HWIO_GCC_GPLL3_MODE_PLL_BYPASSNL_BMSK                                                            0x2
#define HWIO_GCC_GPLL3_MODE_PLL_BYPASSNL_SHFT                                                            0x1
#define HWIO_GCC_GPLL3_MODE_PLL_OUTCTRL_BMSK                                                             0x1
#define HWIO_GCC_GPLL3_MODE_PLL_OUTCTRL_SHFT                                                             0x0

#define HWIO_GCC_GPLL3_L_VAL_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00003004)
#define HWIO_GCC_GPLL3_L_VAL_RMSK                                                                     0xffff
#define HWIO_GCC_GPLL3_L_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL3_L_VAL_ADDR, HWIO_GCC_GPLL3_L_VAL_RMSK)
#define HWIO_GCC_GPLL3_L_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL3_L_VAL_ADDR, m)
#define HWIO_GCC_GPLL3_L_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL3_L_VAL_ADDR,v)
#define HWIO_GCC_GPLL3_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL3_L_VAL_ADDR,m,v,HWIO_GCC_GPLL3_L_VAL_IN)
#define HWIO_GCC_GPLL3_L_VAL_PLL_L_BMSK                                                               0xffff
#define HWIO_GCC_GPLL3_L_VAL_PLL_L_SHFT                                                                  0x0

#define HWIO_GCC_GPLL3_ALPHA_VAL_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00003008)
#define HWIO_GCC_GPLL3_ALPHA_VAL_RMSK                                                             0xffffffff
#define HWIO_GCC_GPLL3_ALPHA_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL3_ALPHA_VAL_ADDR, HWIO_GCC_GPLL3_ALPHA_VAL_RMSK)
#define HWIO_GCC_GPLL3_ALPHA_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL3_ALPHA_VAL_ADDR, m)
#define HWIO_GCC_GPLL3_ALPHA_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL3_ALPHA_VAL_ADDR,v)
#define HWIO_GCC_GPLL3_ALPHA_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL3_ALPHA_VAL_ADDR,m,v,HWIO_GCC_GPLL3_ALPHA_VAL_IN)
#define HWIO_GCC_GPLL3_ALPHA_VAL_PLL_ALPHA_31_0_BMSK                                              0xffffffff
#define HWIO_GCC_GPLL3_ALPHA_VAL_PLL_ALPHA_31_0_SHFT                                                     0x0

#define HWIO_GCC_GPLL3_ALPHA_VAL_U_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0000300c)
#define HWIO_GCC_GPLL3_ALPHA_VAL_U_RMSK                                                                 0xff
#define HWIO_GCC_GPLL3_ALPHA_VAL_U_IN          \
        in_dword_masked(HWIO_GCC_GPLL3_ALPHA_VAL_U_ADDR, HWIO_GCC_GPLL3_ALPHA_VAL_U_RMSK)
#define HWIO_GCC_GPLL3_ALPHA_VAL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL3_ALPHA_VAL_U_ADDR, m)
#define HWIO_GCC_GPLL3_ALPHA_VAL_U_OUT(v)      \
        out_dword(HWIO_GCC_GPLL3_ALPHA_VAL_U_ADDR,v)
#define HWIO_GCC_GPLL3_ALPHA_VAL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL3_ALPHA_VAL_U_ADDR,m,v,HWIO_GCC_GPLL3_ALPHA_VAL_U_IN)
#define HWIO_GCC_GPLL3_ALPHA_VAL_U_PLL_ALPHA_39_32_BMSK                                                 0xff
#define HWIO_GCC_GPLL3_ALPHA_VAL_U_PLL_ALPHA_39_32_SHFT                                                  0x0

#define HWIO_GCC_GPLL3_USER_CTL_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00003010)
#define HWIO_GCC_GPLL3_USER_CTL_RMSK                                                              0xffffffff
#define HWIO_GCC_GPLL3_USER_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL3_USER_CTL_ADDR, HWIO_GCC_GPLL3_USER_CTL_RMSK)
#define HWIO_GCC_GPLL3_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL3_USER_CTL_ADDR, m)
#define HWIO_GCC_GPLL3_USER_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL3_USER_CTL_ADDR,v)
#define HWIO_GCC_GPLL3_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL3_USER_CTL_ADDR,m,v,HWIO_GCC_GPLL3_USER_CTL_IN)
#define HWIO_GCC_GPLL3_USER_CTL_RESERVE_BITS31_28_BMSK                                            0xf0000000
#define HWIO_GCC_GPLL3_USER_CTL_RESERVE_BITS31_28_SHFT                                                  0x1c
#define HWIO_GCC_GPLL3_USER_CTL_SSC_MODE_CONTROL_BMSK                                              0x8000000
#define HWIO_GCC_GPLL3_USER_CTL_SSC_MODE_CONTROL_SHFT                                                   0x1b
#define HWIO_GCC_GPLL3_USER_CTL_RESERVE_BITS26_25_BMSK                                             0x6000000
#define HWIO_GCC_GPLL3_USER_CTL_RESERVE_BITS26_25_SHFT                                                  0x19
#define HWIO_GCC_GPLL3_USER_CTL_ALPHA_EN_BMSK                                                      0x1000000
#define HWIO_GCC_GPLL3_USER_CTL_ALPHA_EN_SHFT                                                           0x18
#define HWIO_GCC_GPLL3_USER_CTL_RESERVE_BITS23_22_BMSK                                              0xc00000
#define HWIO_GCC_GPLL3_USER_CTL_RESERVE_BITS23_22_SHFT                                                  0x16
#define HWIO_GCC_GPLL3_USER_CTL_VCO_SEL_BMSK                                                        0x300000
#define HWIO_GCC_GPLL3_USER_CTL_VCO_SEL_SHFT                                                            0x14
#define HWIO_GCC_GPLL3_USER_CTL_RESERVE_BITS19_18_BMSK                                               0xc0000
#define HWIO_GCC_GPLL3_USER_CTL_RESERVE_BITS19_18_SHFT                                                  0x12
#define HWIO_GCC_GPLL3_USER_CTL_AUX_POST_DIV_RATIO_BMSK                                              0x38000
#define HWIO_GCC_GPLL3_USER_CTL_AUX_POST_DIV_RATIO_SHFT                                                  0xf
#define HWIO_GCC_GPLL3_USER_CTL_PRE_DIV_RATIO_BMSK                                                    0x7000
#define HWIO_GCC_GPLL3_USER_CTL_PRE_DIV_RATIO_SHFT                                                       0xc
#define HWIO_GCC_GPLL3_USER_CTL_POST_DIV_RATIO_BMSK                                                    0xf00
#define HWIO_GCC_GPLL3_USER_CTL_POST_DIV_RATIO_SHFT                                                      0x8
#define HWIO_GCC_GPLL3_USER_CTL_OUTPUT_INV_BMSK                                                         0x80
#define HWIO_GCC_GPLL3_USER_CTL_OUTPUT_INV_SHFT                                                          0x7
#define HWIO_GCC_GPLL3_USER_CTL_RESERVE_BITS6_5_BMSK                                                    0x60
#define HWIO_GCC_GPLL3_USER_CTL_RESERVE_BITS6_5_SHFT                                                     0x5
#define HWIO_GCC_GPLL3_USER_CTL_PLLOUT_LV_TEST_BMSK                                                     0x10
#define HWIO_GCC_GPLL3_USER_CTL_PLLOUT_LV_TEST_SHFT                                                      0x4
#define HWIO_GCC_GPLL3_USER_CTL_PLLOUT_LV_EARLY_BMSK                                                     0x8
#define HWIO_GCC_GPLL3_USER_CTL_PLLOUT_LV_EARLY_SHFT                                                     0x3
#define HWIO_GCC_GPLL3_USER_CTL_PLLOUT_LV_AUX2_BMSK                                                      0x4
#define HWIO_GCC_GPLL3_USER_CTL_PLLOUT_LV_AUX2_SHFT                                                      0x2
#define HWIO_GCC_GPLL3_USER_CTL_PLLOUT_LV_AUX_BMSK                                                       0x2
#define HWIO_GCC_GPLL3_USER_CTL_PLLOUT_LV_AUX_SHFT                                                       0x1
#define HWIO_GCC_GPLL3_USER_CTL_PLLOUT_LV_MAIN_BMSK                                                      0x1
#define HWIO_GCC_GPLL3_USER_CTL_PLLOUT_LV_MAIN_SHFT                                                      0x0

#define HWIO_GCC_GPLL3_USER_CTL_U_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00003014)
#define HWIO_GCC_GPLL3_USER_CTL_U_RMSK                                                            0xffffffff
#define HWIO_GCC_GPLL3_USER_CTL_U_IN          \
        in_dword_masked(HWIO_GCC_GPLL3_USER_CTL_U_ADDR, HWIO_GCC_GPLL3_USER_CTL_U_RMSK)
#define HWIO_GCC_GPLL3_USER_CTL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL3_USER_CTL_U_ADDR, m)
#define HWIO_GCC_GPLL3_USER_CTL_U_OUT(v)      \
        out_dword(HWIO_GCC_GPLL3_USER_CTL_U_ADDR,v)
#define HWIO_GCC_GPLL3_USER_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL3_USER_CTL_U_ADDR,m,v,HWIO_GCC_GPLL3_USER_CTL_U_IN)
#define HWIO_GCC_GPLL3_USER_CTL_U_RESERVE_BITS31_12_BMSK                                          0xfffff000
#define HWIO_GCC_GPLL3_USER_CTL_U_RESERVE_BITS31_12_SHFT                                                 0xc
#define HWIO_GCC_GPLL3_USER_CTL_U_LATCH_INTERFACE_BYPASS_BMSK                                          0x800
#define HWIO_GCC_GPLL3_USER_CTL_U_LATCH_INTERFACE_BYPASS_SHFT                                            0xb
#define HWIO_GCC_GPLL3_USER_CTL_U_STATUS_REGISTER_BMSK                                                 0x700
#define HWIO_GCC_GPLL3_USER_CTL_U_STATUS_REGISTER_SHFT                                                   0x8
#define HWIO_GCC_GPLL3_USER_CTL_U_DSM_BMSK                                                              0x80
#define HWIO_GCC_GPLL3_USER_CTL_U_DSM_SHFT                                                               0x7
#define HWIO_GCC_GPLL3_USER_CTL_U_WRITE_STATE_BMSK                                                      0x40
#define HWIO_GCC_GPLL3_USER_CTL_U_WRITE_STATE_SHFT                                                       0x6
#define HWIO_GCC_GPLL3_USER_CTL_U_TARGET_CTL_BMSK                                                       0x38
#define HWIO_GCC_GPLL3_USER_CTL_U_TARGET_CTL_SHFT                                                        0x3
#define HWIO_GCC_GPLL3_USER_CTL_U_LOCK_DET_BMSK                                                          0x4
#define HWIO_GCC_GPLL3_USER_CTL_U_LOCK_DET_SHFT                                                          0x2
#define HWIO_GCC_GPLL3_USER_CTL_U_FREEZE_PLL_BMSK                                                        0x2
#define HWIO_GCC_GPLL3_USER_CTL_U_FREEZE_PLL_SHFT                                                        0x1
#define HWIO_GCC_GPLL3_USER_CTL_U_TOGGLE_DET_BMSK                                                        0x1
#define HWIO_GCC_GPLL3_USER_CTL_U_TOGGLE_DET_SHFT                                                        0x0

#define HWIO_GCC_GPLL3_CONFIG_CTL_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00003018)
#define HWIO_GCC_GPLL3_CONFIG_CTL_RMSK                                                            0xffffffff
#define HWIO_GCC_GPLL3_CONFIG_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL3_CONFIG_CTL_ADDR, HWIO_GCC_GPLL3_CONFIG_CTL_RMSK)
#define HWIO_GCC_GPLL3_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL3_CONFIG_CTL_ADDR, m)
#define HWIO_GCC_GPLL3_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL3_CONFIG_CTL_ADDR,v)
#define HWIO_GCC_GPLL3_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL3_CONFIG_CTL_ADDR,m,v,HWIO_GCC_GPLL3_CONFIG_CTL_IN)
#define HWIO_GCC_GPLL3_CONFIG_CTL_SINGLE_DMET_MODE_ENABLE_BMSK                                    0x80000000
#define HWIO_GCC_GPLL3_CONFIG_CTL_SINGLE_DMET_MODE_ENABLE_SHFT                                          0x1f
#define HWIO_GCC_GPLL3_CONFIG_CTL_DMET_WINDOW_ENABLE_BMSK                                         0x40000000
#define HWIO_GCC_GPLL3_CONFIG_CTL_DMET_WINDOW_ENABLE_SHFT                                               0x1e
#define HWIO_GCC_GPLL3_CONFIG_CTL_TOGGLE_DET_SAMPLE_INTER_BMSK                                    0x3c000000
#define HWIO_GCC_GPLL3_CONFIG_CTL_TOGGLE_DET_SAMPLE_INTER_SHFT                                          0x1a
#define HWIO_GCC_GPLL3_CONFIG_CTL_TOGGLE_DET_THRESHOLD_BMSK                                        0x3800000
#define HWIO_GCC_GPLL3_CONFIG_CTL_TOGGLE_DET_THRESHOLD_SHFT                                             0x17
#define HWIO_GCC_GPLL3_CONFIG_CTL_TOGGLE_DET_SAMPLE_BMSK                                            0x700000
#define HWIO_GCC_GPLL3_CONFIG_CTL_TOGGLE_DET_SAMPLE_SHFT                                                0x14
#define HWIO_GCC_GPLL3_CONFIG_CTL_LOCK_DET_THRESHOLD_BMSK                                            0xff000
#define HWIO_GCC_GPLL3_CONFIG_CTL_LOCK_DET_THRESHOLD_SHFT                                                0xc
#define HWIO_GCC_GPLL3_CONFIG_CTL_LOCK_DET_SAMPLE_SIZE_BMSK                                            0xf00
#define HWIO_GCC_GPLL3_CONFIG_CTL_LOCK_DET_SAMPLE_SIZE_SHFT                                              0x8
#define HWIO_GCC_GPLL3_CONFIG_CTL_MIN_GLITCH_THRESHOLD_BMSK                                             0xc0
#define HWIO_GCC_GPLL3_CONFIG_CTL_MIN_GLITCH_THRESHOLD_SHFT                                              0x6
#define HWIO_GCC_GPLL3_CONFIG_CTL_REF_CYCLE_BMSK                                                        0x30
#define HWIO_GCC_GPLL3_CONFIG_CTL_REF_CYCLE_SHFT                                                         0x4
#define HWIO_GCC_GPLL3_CONFIG_CTL_KFN_BMSK                                                               0xf
#define HWIO_GCC_GPLL3_CONFIG_CTL_KFN_SHFT                                                               0x0

#define HWIO_GCC_GPLL3_TEST_CTL_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000301c)
#define HWIO_GCC_GPLL3_TEST_CTL_RMSK                                                              0xffffffff
#define HWIO_GCC_GPLL3_TEST_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL3_TEST_CTL_ADDR, HWIO_GCC_GPLL3_TEST_CTL_RMSK)
#define HWIO_GCC_GPLL3_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL3_TEST_CTL_ADDR, m)
#define HWIO_GCC_GPLL3_TEST_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL3_TEST_CTL_ADDR,v)
#define HWIO_GCC_GPLL3_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL3_TEST_CTL_ADDR,m,v,HWIO_GCC_GPLL3_TEST_CTL_IN)
#define HWIO_GCC_GPLL3_TEST_CTL_BIAS_GEN_TRIM_BMSK                                                0xe0000000
#define HWIO_GCC_GPLL3_TEST_CTL_BIAS_GEN_TRIM_SHFT                                                      0x1d
#define HWIO_GCC_GPLL3_TEST_CTL_PROCESS_CALB_BMSK                                                 0x1c000000
#define HWIO_GCC_GPLL3_TEST_CTL_PROCESS_CALB_SHFT                                                       0x1a
#define HWIO_GCC_GPLL3_TEST_CTL_OVERRIDE_PROCESS_CALB_BMSK                                         0x2000000
#define HWIO_GCC_GPLL3_TEST_CTL_OVERRIDE_PROCESS_CALB_SHFT                                              0x19
#define HWIO_GCC_GPLL3_TEST_CTL_FINE_FCW_BMSK                                                      0x1f00000
#define HWIO_GCC_GPLL3_TEST_CTL_FINE_FCW_SHFT                                                           0x14
#define HWIO_GCC_GPLL3_TEST_CTL_OVERRIDE_FINE_FCW_BMSK                                               0x80000
#define HWIO_GCC_GPLL3_TEST_CTL_OVERRIDE_FINE_FCW_SHFT                                                  0x13
#define HWIO_GCC_GPLL3_TEST_CTL_COARSE_FCW_BMSK                                                      0x7e000
#define HWIO_GCC_GPLL3_TEST_CTL_COARSE_FCW_SHFT                                                          0xd
#define HWIO_GCC_GPLL3_TEST_CTL_OVERRIDE_COARSE_BMSK                                                  0x1000
#define HWIO_GCC_GPLL3_TEST_CTL_OVERRIDE_COARSE_SHFT                                                     0xc
#define HWIO_GCC_GPLL3_TEST_CTL_DISABLE_LFSR_BMSK                                                      0x800
#define HWIO_GCC_GPLL3_TEST_CTL_DISABLE_LFSR_SHFT                                                        0xb
#define HWIO_GCC_GPLL3_TEST_CTL_DTEST_SEL_BMSK                                                         0x700
#define HWIO_GCC_GPLL3_TEST_CTL_DTEST_SEL_SHFT                                                           0x8
#define HWIO_GCC_GPLL3_TEST_CTL_DTEST_EN_BMSK                                                           0x80
#define HWIO_GCC_GPLL3_TEST_CTL_DTEST_EN_SHFT                                                            0x7
#define HWIO_GCC_GPLL3_TEST_CTL_BYP_TESTAMP_BMSK                                                        0x40
#define HWIO_GCC_GPLL3_TEST_CTL_BYP_TESTAMP_SHFT                                                         0x6
#define HWIO_GCC_GPLL3_TEST_CTL_ATEST1_SEL_BMSK                                                         0x30
#define HWIO_GCC_GPLL3_TEST_CTL_ATEST1_SEL_SHFT                                                          0x4
#define HWIO_GCC_GPLL3_TEST_CTL_ATEST0_SEL_BMSK                                                          0xc
#define HWIO_GCC_GPLL3_TEST_CTL_ATEST0_SEL_SHFT                                                          0x2
#define HWIO_GCC_GPLL3_TEST_CTL_ATEST1_EN_BMSK                                                           0x2
#define HWIO_GCC_GPLL3_TEST_CTL_ATEST1_EN_SHFT                                                           0x1
#define HWIO_GCC_GPLL3_TEST_CTL_ATEST0_EN_BMSK                                                           0x1
#define HWIO_GCC_GPLL3_TEST_CTL_ATEST0_EN_SHFT                                                           0x0

#define HWIO_GCC_GPLL3_TEST_CTL_U_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00003020)
#define HWIO_GCC_GPLL3_TEST_CTL_U_RMSK                                                            0xfffffeff
#define HWIO_GCC_GPLL3_TEST_CTL_U_IN          \
        in_dword_masked(HWIO_GCC_GPLL3_TEST_CTL_U_ADDR, HWIO_GCC_GPLL3_TEST_CTL_U_RMSK)
#define HWIO_GCC_GPLL3_TEST_CTL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL3_TEST_CTL_U_ADDR, m)
#define HWIO_GCC_GPLL3_TEST_CTL_U_OUT(v)      \
        out_dword(HWIO_GCC_GPLL3_TEST_CTL_U_ADDR,v)
#define HWIO_GCC_GPLL3_TEST_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL3_TEST_CTL_U_ADDR,m,v,HWIO_GCC_GPLL3_TEST_CTL_U_IN)
#define HWIO_GCC_GPLL3_TEST_CTL_U_RESERVE_BITS31_22_BMSK                                          0xffc00000
#define HWIO_GCC_GPLL3_TEST_CTL_U_RESERVE_BITS31_22_SHFT                                                0x16
#define HWIO_GCC_GPLL3_TEST_CTL_U_GLITCH_DETECT_COUNT_BMSK                                          0x300000
#define HWIO_GCC_GPLL3_TEST_CTL_U_GLITCH_DETECT_COUNT_SHFT                                              0x14
#define HWIO_GCC_GPLL3_TEST_CTL_U_DISABLE_GLITCH_BMSK                                                0x80000
#define HWIO_GCC_GPLL3_TEST_CTL_U_DISABLE_GLITCH_SHFT                                                   0x13
#define HWIO_GCC_GPLL3_TEST_CTL_U_DTEST_MODE_SEL_2_BMSK                                              0x60000
#define HWIO_GCC_GPLL3_TEST_CTL_U_DTEST_MODE_SEL_2_SHFT                                                 0x11
#define HWIO_GCC_GPLL3_TEST_CTL_U_DITHER_SEL_BMSK                                                    0x18000
#define HWIO_GCC_GPLL3_TEST_CTL_U_DITHER_SEL_SHFT                                                        0xf
#define HWIO_GCC_GPLL3_TEST_CTL_U_PROCESS_CAL_SEL_BMSK                                                0x4000
#define HWIO_GCC_GPLL3_TEST_CTL_U_PROCESS_CAL_SEL_SHFT                                                   0xe
#define HWIO_GCC_GPLL3_TEST_CTL_U_OVERRIDE_FINE_FCW_MSB_BMSK                                          0x2000
#define HWIO_GCC_GPLL3_TEST_CTL_U_OVERRIDE_FINE_FCW_MSB_SHFT                                             0xd
#define HWIO_GCC_GPLL3_TEST_CTL_U_DTEST_MODE_SEL_BMSK                                                 0x1800
#define HWIO_GCC_GPLL3_TEST_CTL_U_DTEST_MODE_SEL_SHFT                                                    0xb
#define HWIO_GCC_GPLL3_TEST_CTL_U_NMO_OSC_SEL_BMSK                                                     0x600
#define HWIO_GCC_GPLL3_TEST_CTL_U_NMO_OSC_SEL_SHFT                                                       0x9
#define HWIO_GCC_GPLL3_TEST_CTL_U_NOISE_MAG_BMSK                                                        0xe0
#define HWIO_GCC_GPLL3_TEST_CTL_U_NOISE_MAG_SHFT                                                         0x5
#define HWIO_GCC_GPLL3_TEST_CTL_U_NOISE_GEN_BMSK                                                        0x10
#define HWIO_GCC_GPLL3_TEST_CTL_U_NOISE_GEN_SHFT                                                         0x4
#define HWIO_GCC_GPLL3_TEST_CTL_U_OSC_BIAS_GND_BMSK                                                      0x8
#define HWIO_GCC_GPLL3_TEST_CTL_U_OSC_BIAS_GND_SHFT                                                      0x3
#define HWIO_GCC_GPLL3_TEST_CTL_U_PLL_TEST_OUT_SEL_BMSK                                                  0x6
#define HWIO_GCC_GPLL3_TEST_CTL_U_PLL_TEST_OUT_SEL_SHFT                                                  0x1
#define HWIO_GCC_GPLL3_TEST_CTL_U_CAL_CODE_UPDATE_BMSK                                                   0x1
#define HWIO_GCC_GPLL3_TEST_CTL_U_CAL_CODE_UPDATE_SHFT                                                   0x0

#define HWIO_GCC_GPLL3_STATUS_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00003024)
#define HWIO_GCC_GPLL3_STATUS_RMSK                                                                0xffffffff
#define HWIO_GCC_GPLL3_STATUS_IN          \
        in_dword_masked(HWIO_GCC_GPLL3_STATUS_ADDR, HWIO_GCC_GPLL3_STATUS_RMSK)
#define HWIO_GCC_GPLL3_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL3_STATUS_ADDR, m)
#define HWIO_GCC_GPLL3_STATUS_STATUS_31_0_BMSK                                                    0xffffffff
#define HWIO_GCC_GPLL3_STATUS_STATUS_31_0_SHFT                                                           0x0

#define HWIO_GCC_GPLL3_FREQ_CTL_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00003028)
#define HWIO_GCC_GPLL3_FREQ_CTL_RMSK                                                              0xffffffff
#define HWIO_GCC_GPLL3_FREQ_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL3_FREQ_CTL_ADDR, HWIO_GCC_GPLL3_FREQ_CTL_RMSK)
#define HWIO_GCC_GPLL3_FREQ_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL3_FREQ_CTL_ADDR, m)
#define HWIO_GCC_GPLL3_FREQ_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL3_FREQ_CTL_ADDR,v)
#define HWIO_GCC_GPLL3_FREQ_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL3_FREQ_CTL_ADDR,m,v,HWIO_GCC_GPLL3_FREQ_CTL_IN)
#define HWIO_GCC_GPLL3_FREQ_CTL_FREQUENCY_CTL_WORD_BMSK                                           0xffffffff
#define HWIO_GCC_GPLL3_FREQ_CTL_FREQUENCY_CTL_WORD_SHFT                                                  0x0

#define HWIO_GCC_GPLL4_MODE_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00077000)
#define HWIO_GCC_GPLL4_MODE_RMSK                                                                  0xffffffff
#define HWIO_GCC_GPLL4_MODE_IN          \
        in_dword_masked(HWIO_GCC_GPLL4_MODE_ADDR, HWIO_GCC_GPLL4_MODE_RMSK)
#define HWIO_GCC_GPLL4_MODE_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL4_MODE_ADDR, m)
#define HWIO_GCC_GPLL4_MODE_OUT(v)      \
        out_dword(HWIO_GCC_GPLL4_MODE_ADDR,v)
#define HWIO_GCC_GPLL4_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL4_MODE_ADDR,m,v,HWIO_GCC_GPLL4_MODE_IN)
#define HWIO_GCC_GPLL4_MODE_PLL_LOCK_DET_BMSK                                                     0x80000000
#define HWIO_GCC_GPLL4_MODE_PLL_LOCK_DET_SHFT                                                           0x1f
#define HWIO_GCC_GPLL4_MODE_PLL_ACTIVE_FLAG_BMSK                                                  0x40000000
#define HWIO_GCC_GPLL4_MODE_PLL_ACTIVE_FLAG_SHFT                                                        0x1e
#define HWIO_GCC_GPLL4_MODE_PLL_ACK_LATCH_BMSK                                                    0x20000000
#define HWIO_GCC_GPLL4_MODE_PLL_ACK_LATCH_SHFT                                                          0x1d
#define HWIO_GCC_GPLL4_MODE_RESERVE_BITS28_24_BMSK                                                0x1f000000
#define HWIO_GCC_GPLL4_MODE_RESERVE_BITS28_24_SHFT                                                      0x18
#define HWIO_GCC_GPLL4_MODE_PLL_HW_UPDATE_LOGIC_BYPASS_BMSK                                         0x800000
#define HWIO_GCC_GPLL4_MODE_PLL_HW_UPDATE_LOGIC_BYPASS_SHFT                                             0x17
#define HWIO_GCC_GPLL4_MODE_PLL_UPDATE_BMSK                                                         0x400000
#define HWIO_GCC_GPLL4_MODE_PLL_UPDATE_SHFT                                                             0x16
#define HWIO_GCC_GPLL4_MODE_PLL_VOTE_FSM_RESET_BMSK                                                 0x200000
#define HWIO_GCC_GPLL4_MODE_PLL_VOTE_FSM_RESET_SHFT                                                     0x15
#define HWIO_GCC_GPLL4_MODE_PLL_VOTE_FSM_ENA_BMSK                                                   0x100000
#define HWIO_GCC_GPLL4_MODE_PLL_VOTE_FSM_ENA_SHFT                                                       0x14
#define HWIO_GCC_GPLL4_MODE_PLL_BIAS_COUNT_BMSK                                                      0xfc000
#define HWIO_GCC_GPLL4_MODE_PLL_BIAS_COUNT_SHFT                                                          0xe
#define HWIO_GCC_GPLL4_MODE_PLL_LOCK_COUNT_BMSK                                                       0x3f00
#define HWIO_GCC_GPLL4_MODE_PLL_LOCK_COUNT_SHFT                                                          0x8
#define HWIO_GCC_GPLL4_MODE_RESERVE_BITS7_4_BMSK                                                        0xf0
#define HWIO_GCC_GPLL4_MODE_RESERVE_BITS7_4_SHFT                                                         0x4
#define HWIO_GCC_GPLL4_MODE_PLL_PLLTEST_BMSK                                                             0x8
#define HWIO_GCC_GPLL4_MODE_PLL_PLLTEST_SHFT                                                             0x3
#define HWIO_GCC_GPLL4_MODE_PLL_RESET_N_BMSK                                                             0x4
#define HWIO_GCC_GPLL4_MODE_PLL_RESET_N_SHFT                                                             0x2
#define HWIO_GCC_GPLL4_MODE_PLL_BYPASSNL_BMSK                                                            0x2
#define HWIO_GCC_GPLL4_MODE_PLL_BYPASSNL_SHFT                                                            0x1
#define HWIO_GCC_GPLL4_MODE_PLL_OUTCTRL_BMSK                                                             0x1
#define HWIO_GCC_GPLL4_MODE_PLL_OUTCTRL_SHFT                                                             0x0

#define HWIO_GCC_GPLL4_L_VAL_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00077004)
#define HWIO_GCC_GPLL4_L_VAL_RMSK                                                                     0xffff
#define HWIO_GCC_GPLL4_L_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL4_L_VAL_ADDR, HWIO_GCC_GPLL4_L_VAL_RMSK)
#define HWIO_GCC_GPLL4_L_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL4_L_VAL_ADDR, m)
#define HWIO_GCC_GPLL4_L_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL4_L_VAL_ADDR,v)
#define HWIO_GCC_GPLL4_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL4_L_VAL_ADDR,m,v,HWIO_GCC_GPLL4_L_VAL_IN)
#define HWIO_GCC_GPLL4_L_VAL_PLL_L_BMSK                                                               0xffff
#define HWIO_GCC_GPLL4_L_VAL_PLL_L_SHFT                                                                  0x0

#define HWIO_GCC_GPLL4_ALPHA_VAL_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00077008)
#define HWIO_GCC_GPLL4_ALPHA_VAL_RMSK                                                             0xffffffff
#define HWIO_GCC_GPLL4_ALPHA_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL4_ALPHA_VAL_ADDR, HWIO_GCC_GPLL4_ALPHA_VAL_RMSK)
#define HWIO_GCC_GPLL4_ALPHA_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL4_ALPHA_VAL_ADDR, m)
#define HWIO_GCC_GPLL4_ALPHA_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL4_ALPHA_VAL_ADDR,v)
#define HWIO_GCC_GPLL4_ALPHA_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL4_ALPHA_VAL_ADDR,m,v,HWIO_GCC_GPLL4_ALPHA_VAL_IN)
#define HWIO_GCC_GPLL4_ALPHA_VAL_PLL_ALPHA_31_0_BMSK                                              0xffffffff
#define HWIO_GCC_GPLL4_ALPHA_VAL_PLL_ALPHA_31_0_SHFT                                                     0x0

#define HWIO_GCC_GPLL4_ALPHA_VAL_U_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0007700c)
#define HWIO_GCC_GPLL4_ALPHA_VAL_U_RMSK                                                                 0xff
#define HWIO_GCC_GPLL4_ALPHA_VAL_U_IN          \
        in_dword_masked(HWIO_GCC_GPLL4_ALPHA_VAL_U_ADDR, HWIO_GCC_GPLL4_ALPHA_VAL_U_RMSK)
#define HWIO_GCC_GPLL4_ALPHA_VAL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL4_ALPHA_VAL_U_ADDR, m)
#define HWIO_GCC_GPLL4_ALPHA_VAL_U_OUT(v)      \
        out_dword(HWIO_GCC_GPLL4_ALPHA_VAL_U_ADDR,v)
#define HWIO_GCC_GPLL4_ALPHA_VAL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL4_ALPHA_VAL_U_ADDR,m,v,HWIO_GCC_GPLL4_ALPHA_VAL_U_IN)
#define HWIO_GCC_GPLL4_ALPHA_VAL_U_PLL_ALPHA_39_32_BMSK                                                 0xff
#define HWIO_GCC_GPLL4_ALPHA_VAL_U_PLL_ALPHA_39_32_SHFT                                                  0x0

#define HWIO_GCC_GPLL4_USER_CTL_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00077010)
#define HWIO_GCC_GPLL4_USER_CTL_RMSK                                                              0xffffffff
#define HWIO_GCC_GPLL4_USER_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL4_USER_CTL_ADDR, HWIO_GCC_GPLL4_USER_CTL_RMSK)
#define HWIO_GCC_GPLL4_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL4_USER_CTL_ADDR, m)
#define HWIO_GCC_GPLL4_USER_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL4_USER_CTL_ADDR,v)
#define HWIO_GCC_GPLL4_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL4_USER_CTL_ADDR,m,v,HWIO_GCC_GPLL4_USER_CTL_IN)
#define HWIO_GCC_GPLL4_USER_CTL_RESERVE_BITS31_28_BMSK                                            0xf0000000
#define HWIO_GCC_GPLL4_USER_CTL_RESERVE_BITS31_28_SHFT                                                  0x1c
#define HWIO_GCC_GPLL4_USER_CTL_SSC_MODE_CONTROL_BMSK                                              0x8000000
#define HWIO_GCC_GPLL4_USER_CTL_SSC_MODE_CONTROL_SHFT                                                   0x1b
#define HWIO_GCC_GPLL4_USER_CTL_RESERVE_BITS26_25_BMSK                                             0x6000000
#define HWIO_GCC_GPLL4_USER_CTL_RESERVE_BITS26_25_SHFT                                                  0x19
#define HWIO_GCC_GPLL4_USER_CTL_ALPHA_EN_BMSK                                                      0x1000000
#define HWIO_GCC_GPLL4_USER_CTL_ALPHA_EN_SHFT                                                           0x18
#define HWIO_GCC_GPLL4_USER_CTL_RESERVE_BITS23_22_BMSK                                              0xc00000
#define HWIO_GCC_GPLL4_USER_CTL_RESERVE_BITS23_22_SHFT                                                  0x16
#define HWIO_GCC_GPLL4_USER_CTL_VCO_SEL_BMSK                                                        0x300000
#define HWIO_GCC_GPLL4_USER_CTL_VCO_SEL_SHFT                                                            0x14
#define HWIO_GCC_GPLL4_USER_CTL_RESERVE_BITS19_18_BMSK                                               0xc0000
#define HWIO_GCC_GPLL4_USER_CTL_RESERVE_BITS19_18_SHFT                                                  0x12
#define HWIO_GCC_GPLL4_USER_CTL_AUX_POST_DIV_RATIO_BMSK                                              0x38000
#define HWIO_GCC_GPLL4_USER_CTL_AUX_POST_DIV_RATIO_SHFT                                                  0xf
#define HWIO_GCC_GPLL4_USER_CTL_PRE_DIV_RATIO_BMSK                                                    0x7000
#define HWIO_GCC_GPLL4_USER_CTL_PRE_DIV_RATIO_SHFT                                                       0xc
#define HWIO_GCC_GPLL4_USER_CTL_POST_DIV_RATIO_BMSK                                                    0xf00
#define HWIO_GCC_GPLL4_USER_CTL_POST_DIV_RATIO_SHFT                                                      0x8
#define HWIO_GCC_GPLL4_USER_CTL_OUTPUT_INV_BMSK                                                         0x80
#define HWIO_GCC_GPLL4_USER_CTL_OUTPUT_INV_SHFT                                                          0x7
#define HWIO_GCC_GPLL4_USER_CTL_RESERVE_BITS6_5_BMSK                                                    0x60
#define HWIO_GCC_GPLL4_USER_CTL_RESERVE_BITS6_5_SHFT                                                     0x5
#define HWIO_GCC_GPLL4_USER_CTL_PLLOUT_LV_TEST_BMSK                                                     0x10
#define HWIO_GCC_GPLL4_USER_CTL_PLLOUT_LV_TEST_SHFT                                                      0x4
#define HWIO_GCC_GPLL4_USER_CTL_PLLOUT_LV_EARLY_BMSK                                                     0x8
#define HWIO_GCC_GPLL4_USER_CTL_PLLOUT_LV_EARLY_SHFT                                                     0x3
#define HWIO_GCC_GPLL4_USER_CTL_PLLOUT_LV_AUX2_BMSK                                                      0x4
#define HWIO_GCC_GPLL4_USER_CTL_PLLOUT_LV_AUX2_SHFT                                                      0x2
#define HWIO_GCC_GPLL4_USER_CTL_PLLOUT_LV_AUX_BMSK                                                       0x2
#define HWIO_GCC_GPLL4_USER_CTL_PLLOUT_LV_AUX_SHFT                                                       0x1
#define HWIO_GCC_GPLL4_USER_CTL_PLLOUT_LV_MAIN_BMSK                                                      0x1
#define HWIO_GCC_GPLL4_USER_CTL_PLLOUT_LV_MAIN_SHFT                                                      0x0

#define HWIO_GCC_GPLL4_USER_CTL_U_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00077014)
#define HWIO_GCC_GPLL4_USER_CTL_U_RMSK                                                            0xffffffff
#define HWIO_GCC_GPLL4_USER_CTL_U_IN          \
        in_dword_masked(HWIO_GCC_GPLL4_USER_CTL_U_ADDR, HWIO_GCC_GPLL4_USER_CTL_U_RMSK)
#define HWIO_GCC_GPLL4_USER_CTL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL4_USER_CTL_U_ADDR, m)
#define HWIO_GCC_GPLL4_USER_CTL_U_OUT(v)      \
        out_dword(HWIO_GCC_GPLL4_USER_CTL_U_ADDR,v)
#define HWIO_GCC_GPLL4_USER_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL4_USER_CTL_U_ADDR,m,v,HWIO_GCC_GPLL4_USER_CTL_U_IN)
#define HWIO_GCC_GPLL4_USER_CTL_U_RESERVE_BITS31_12_BMSK                                          0xfffff000
#define HWIO_GCC_GPLL4_USER_CTL_U_RESERVE_BITS31_12_SHFT                                                 0xc
#define HWIO_GCC_GPLL4_USER_CTL_U_LATCH_INTERFACE_BYPASS_BMSK                                          0x800
#define HWIO_GCC_GPLL4_USER_CTL_U_LATCH_INTERFACE_BYPASS_SHFT                                            0xb
#define HWIO_GCC_GPLL4_USER_CTL_U_STATUS_REGISTER_BMSK                                                 0x700
#define HWIO_GCC_GPLL4_USER_CTL_U_STATUS_REGISTER_SHFT                                                   0x8
#define HWIO_GCC_GPLL4_USER_CTL_U_DSM_BMSK                                                              0x80
#define HWIO_GCC_GPLL4_USER_CTL_U_DSM_SHFT                                                               0x7
#define HWIO_GCC_GPLL4_USER_CTL_U_WRITE_STATE_BMSK                                                      0x40
#define HWIO_GCC_GPLL4_USER_CTL_U_WRITE_STATE_SHFT                                                       0x6
#define HWIO_GCC_GPLL4_USER_CTL_U_TARGET_CTL_BMSK                                                       0x38
#define HWIO_GCC_GPLL4_USER_CTL_U_TARGET_CTL_SHFT                                                        0x3
#define HWIO_GCC_GPLL4_USER_CTL_U_LOCK_DET_BMSK                                                          0x4
#define HWIO_GCC_GPLL4_USER_CTL_U_LOCK_DET_SHFT                                                          0x2
#define HWIO_GCC_GPLL4_USER_CTL_U_FREEZE_PLL_BMSK                                                        0x2
#define HWIO_GCC_GPLL4_USER_CTL_U_FREEZE_PLL_SHFT                                                        0x1
#define HWIO_GCC_GPLL4_USER_CTL_U_TOGGLE_DET_BMSK                                                        0x1
#define HWIO_GCC_GPLL4_USER_CTL_U_TOGGLE_DET_SHFT                                                        0x0

#define HWIO_GCC_GPLL4_CONFIG_CTL_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00077018)
#define HWIO_GCC_GPLL4_CONFIG_CTL_RMSK                                                            0xffffffff
#define HWIO_GCC_GPLL4_CONFIG_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL4_CONFIG_CTL_ADDR, HWIO_GCC_GPLL4_CONFIG_CTL_RMSK)
#define HWIO_GCC_GPLL4_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL4_CONFIG_CTL_ADDR, m)
#define HWIO_GCC_GPLL4_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL4_CONFIG_CTL_ADDR,v)
#define HWIO_GCC_GPLL4_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL4_CONFIG_CTL_ADDR,m,v,HWIO_GCC_GPLL4_CONFIG_CTL_IN)
#define HWIO_GCC_GPLL4_CONFIG_CTL_SINGLE_DMET_MODE_ENABLE_BMSK                                    0x80000000
#define HWIO_GCC_GPLL4_CONFIG_CTL_SINGLE_DMET_MODE_ENABLE_SHFT                                          0x1f
#define HWIO_GCC_GPLL4_CONFIG_CTL_DMET_WINDOW_ENABLE_BMSK                                         0x40000000
#define HWIO_GCC_GPLL4_CONFIG_CTL_DMET_WINDOW_ENABLE_SHFT                                               0x1e
#define HWIO_GCC_GPLL4_CONFIG_CTL_TOGGLE_DET_SAMPLE_INTER_BMSK                                    0x3c000000
#define HWIO_GCC_GPLL4_CONFIG_CTL_TOGGLE_DET_SAMPLE_INTER_SHFT                                          0x1a
#define HWIO_GCC_GPLL4_CONFIG_CTL_TOGGLE_DET_THRESHOLD_BMSK                                        0x3800000
#define HWIO_GCC_GPLL4_CONFIG_CTL_TOGGLE_DET_THRESHOLD_SHFT                                             0x17
#define HWIO_GCC_GPLL4_CONFIG_CTL_TOGGLE_DET_SAMPLE_BMSK                                            0x700000
#define HWIO_GCC_GPLL4_CONFIG_CTL_TOGGLE_DET_SAMPLE_SHFT                                                0x14
#define HWIO_GCC_GPLL4_CONFIG_CTL_LOCK_DET_THRESHOLD_BMSK                                            0xff000
#define HWIO_GCC_GPLL4_CONFIG_CTL_LOCK_DET_THRESHOLD_SHFT                                                0xc
#define HWIO_GCC_GPLL4_CONFIG_CTL_LOCK_DET_SAMPLE_SIZE_BMSK                                            0xf00
#define HWIO_GCC_GPLL4_CONFIG_CTL_LOCK_DET_SAMPLE_SIZE_SHFT                                              0x8
#define HWIO_GCC_GPLL4_CONFIG_CTL_MIN_GLITCH_THRESHOLD_BMSK                                             0xc0
#define HWIO_GCC_GPLL4_CONFIG_CTL_MIN_GLITCH_THRESHOLD_SHFT                                              0x6
#define HWIO_GCC_GPLL4_CONFIG_CTL_REF_CYCLE_BMSK                                                        0x30
#define HWIO_GCC_GPLL4_CONFIG_CTL_REF_CYCLE_SHFT                                                         0x4
#define HWIO_GCC_GPLL4_CONFIG_CTL_KFN_BMSK                                                               0xf
#define HWIO_GCC_GPLL4_CONFIG_CTL_KFN_SHFT                                                               0x0

#define HWIO_GCC_GPLL4_TEST_CTL_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0007701c)
#define HWIO_GCC_GPLL4_TEST_CTL_RMSK                                                              0xffffffff
#define HWIO_GCC_GPLL4_TEST_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL4_TEST_CTL_ADDR, HWIO_GCC_GPLL4_TEST_CTL_RMSK)
#define HWIO_GCC_GPLL4_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL4_TEST_CTL_ADDR, m)
#define HWIO_GCC_GPLL4_TEST_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL4_TEST_CTL_ADDR,v)
#define HWIO_GCC_GPLL4_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL4_TEST_CTL_ADDR,m,v,HWIO_GCC_GPLL4_TEST_CTL_IN)
#define HWIO_GCC_GPLL4_TEST_CTL_BIAS_GEN_TRIM_BMSK                                                0xe0000000
#define HWIO_GCC_GPLL4_TEST_CTL_BIAS_GEN_TRIM_SHFT                                                      0x1d
#define HWIO_GCC_GPLL4_TEST_CTL_PROCESS_CALB_BMSK                                                 0x1c000000
#define HWIO_GCC_GPLL4_TEST_CTL_PROCESS_CALB_SHFT                                                       0x1a
#define HWIO_GCC_GPLL4_TEST_CTL_OVERRIDE_PROCESS_CALB_BMSK                                         0x2000000
#define HWIO_GCC_GPLL4_TEST_CTL_OVERRIDE_PROCESS_CALB_SHFT                                              0x19
#define HWIO_GCC_GPLL4_TEST_CTL_FINE_FCW_BMSK                                                      0x1f00000
#define HWIO_GCC_GPLL4_TEST_CTL_FINE_FCW_SHFT                                                           0x14
#define HWIO_GCC_GPLL4_TEST_CTL_OVERRIDE_FINE_FCW_BMSK                                               0x80000
#define HWIO_GCC_GPLL4_TEST_CTL_OVERRIDE_FINE_FCW_SHFT                                                  0x13
#define HWIO_GCC_GPLL4_TEST_CTL_COARSE_FCW_BMSK                                                      0x7e000
#define HWIO_GCC_GPLL4_TEST_CTL_COARSE_FCW_SHFT                                                          0xd
#define HWIO_GCC_GPLL4_TEST_CTL_OVERRIDE_COARSE_BMSK                                                  0x1000
#define HWIO_GCC_GPLL4_TEST_CTL_OVERRIDE_COARSE_SHFT                                                     0xc
#define HWIO_GCC_GPLL4_TEST_CTL_DISABLE_LFSR_BMSK                                                      0x800
#define HWIO_GCC_GPLL4_TEST_CTL_DISABLE_LFSR_SHFT                                                        0xb
#define HWIO_GCC_GPLL4_TEST_CTL_DTEST_SEL_BMSK                                                         0x700
#define HWIO_GCC_GPLL4_TEST_CTL_DTEST_SEL_SHFT                                                           0x8
#define HWIO_GCC_GPLL4_TEST_CTL_DTEST_EN_BMSK                                                           0x80
#define HWIO_GCC_GPLL4_TEST_CTL_DTEST_EN_SHFT                                                            0x7
#define HWIO_GCC_GPLL4_TEST_CTL_BYP_TESTAMP_BMSK                                                        0x40
#define HWIO_GCC_GPLL4_TEST_CTL_BYP_TESTAMP_SHFT                                                         0x6
#define HWIO_GCC_GPLL4_TEST_CTL_ATEST1_SEL_BMSK                                                         0x30
#define HWIO_GCC_GPLL4_TEST_CTL_ATEST1_SEL_SHFT                                                          0x4
#define HWIO_GCC_GPLL4_TEST_CTL_ATEST0_SEL_BMSK                                                          0xc
#define HWIO_GCC_GPLL4_TEST_CTL_ATEST0_SEL_SHFT                                                          0x2
#define HWIO_GCC_GPLL4_TEST_CTL_ATEST1_EN_BMSK                                                           0x2
#define HWIO_GCC_GPLL4_TEST_CTL_ATEST1_EN_SHFT                                                           0x1
#define HWIO_GCC_GPLL4_TEST_CTL_ATEST0_EN_BMSK                                                           0x1
#define HWIO_GCC_GPLL4_TEST_CTL_ATEST0_EN_SHFT                                                           0x0

#define HWIO_GCC_GPLL4_TEST_CTL_U_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00077020)
#define HWIO_GCC_GPLL4_TEST_CTL_U_RMSK                                                            0xfffffeff
#define HWIO_GCC_GPLL4_TEST_CTL_U_IN          \
        in_dword_masked(HWIO_GCC_GPLL4_TEST_CTL_U_ADDR, HWIO_GCC_GPLL4_TEST_CTL_U_RMSK)
#define HWIO_GCC_GPLL4_TEST_CTL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL4_TEST_CTL_U_ADDR, m)
#define HWIO_GCC_GPLL4_TEST_CTL_U_OUT(v)      \
        out_dword(HWIO_GCC_GPLL4_TEST_CTL_U_ADDR,v)
#define HWIO_GCC_GPLL4_TEST_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL4_TEST_CTL_U_ADDR,m,v,HWIO_GCC_GPLL4_TEST_CTL_U_IN)
#define HWIO_GCC_GPLL4_TEST_CTL_U_RESERVE_BITS31_22_BMSK                                          0xffc00000
#define HWIO_GCC_GPLL4_TEST_CTL_U_RESERVE_BITS31_22_SHFT                                                0x16
#define HWIO_GCC_GPLL4_TEST_CTL_U_GLITCH_DETECT_COUNT_BMSK                                          0x300000
#define HWIO_GCC_GPLL4_TEST_CTL_U_GLITCH_DETECT_COUNT_SHFT                                              0x14
#define HWIO_GCC_GPLL4_TEST_CTL_U_DISABLE_GLITCH_BMSK                                                0x80000
#define HWIO_GCC_GPLL4_TEST_CTL_U_DISABLE_GLITCH_SHFT                                                   0x13
#define HWIO_GCC_GPLL4_TEST_CTL_U_DTEST_MODE_SEL_2_BMSK                                              0x60000
#define HWIO_GCC_GPLL4_TEST_CTL_U_DTEST_MODE_SEL_2_SHFT                                                 0x11
#define HWIO_GCC_GPLL4_TEST_CTL_U_DITHER_SEL_BMSK                                                    0x18000
#define HWIO_GCC_GPLL4_TEST_CTL_U_DITHER_SEL_SHFT                                                        0xf
#define HWIO_GCC_GPLL4_TEST_CTL_U_PROCESS_CAL_SEL_BMSK                                                0x4000
#define HWIO_GCC_GPLL4_TEST_CTL_U_PROCESS_CAL_SEL_SHFT                                                   0xe
#define HWIO_GCC_GPLL4_TEST_CTL_U_OVERRIDE_FINE_FCW_MSB_BMSK                                          0x2000
#define HWIO_GCC_GPLL4_TEST_CTL_U_OVERRIDE_FINE_FCW_MSB_SHFT                                             0xd
#define HWIO_GCC_GPLL4_TEST_CTL_U_DTEST_MODE_SEL_BMSK                                                 0x1800
#define HWIO_GCC_GPLL4_TEST_CTL_U_DTEST_MODE_SEL_SHFT                                                    0xb
#define HWIO_GCC_GPLL4_TEST_CTL_U_NMO_OSC_SEL_BMSK                                                     0x600
#define HWIO_GCC_GPLL4_TEST_CTL_U_NMO_OSC_SEL_SHFT                                                       0x9
#define HWIO_GCC_GPLL4_TEST_CTL_U_NOISE_MAG_BMSK                                                        0xe0
#define HWIO_GCC_GPLL4_TEST_CTL_U_NOISE_MAG_SHFT                                                         0x5
#define HWIO_GCC_GPLL4_TEST_CTL_U_NOISE_GEN_BMSK                                                        0x10
#define HWIO_GCC_GPLL4_TEST_CTL_U_NOISE_GEN_SHFT                                                         0x4
#define HWIO_GCC_GPLL4_TEST_CTL_U_OSC_BIAS_GND_BMSK                                                      0x8
#define HWIO_GCC_GPLL4_TEST_CTL_U_OSC_BIAS_GND_SHFT                                                      0x3
#define HWIO_GCC_GPLL4_TEST_CTL_U_PLL_TEST_OUT_SEL_BMSK                                                  0x6
#define HWIO_GCC_GPLL4_TEST_CTL_U_PLL_TEST_OUT_SEL_SHFT                                                  0x1
#define HWIO_GCC_GPLL4_TEST_CTL_U_CAL_CODE_UPDATE_BMSK                                                   0x1
#define HWIO_GCC_GPLL4_TEST_CTL_U_CAL_CODE_UPDATE_SHFT                                                   0x0

#define HWIO_GCC_GPLL4_STATUS_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00077024)
#define HWIO_GCC_GPLL4_STATUS_RMSK                                                                0xffffffff
#define HWIO_GCC_GPLL4_STATUS_IN          \
        in_dword_masked(HWIO_GCC_GPLL4_STATUS_ADDR, HWIO_GCC_GPLL4_STATUS_RMSK)
#define HWIO_GCC_GPLL4_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL4_STATUS_ADDR, m)
#define HWIO_GCC_GPLL4_STATUS_STATUS_31_0_BMSK                                                    0xffffffff
#define HWIO_GCC_GPLL4_STATUS_STATUS_31_0_SHFT                                                           0x0

#define HWIO_GCC_GPLL4_FREQ_CTL_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00077028)
#define HWIO_GCC_GPLL4_FREQ_CTL_RMSK                                                              0xffffffff
#define HWIO_GCC_GPLL4_FREQ_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL4_FREQ_CTL_ADDR, HWIO_GCC_GPLL4_FREQ_CTL_RMSK)
#define HWIO_GCC_GPLL4_FREQ_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL4_FREQ_CTL_ADDR, m)
#define HWIO_GCC_GPLL4_FREQ_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL4_FREQ_CTL_ADDR,v)
#define HWIO_GCC_GPLL4_FREQ_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL4_FREQ_CTL_ADDR,m,v,HWIO_GCC_GPLL4_FREQ_CTL_IN)
#define HWIO_GCC_GPLL4_FREQ_CTL_FREQUENCY_CTL_WORD_BMSK                                           0xffffffff
#define HWIO_GCC_GPLL4_FREQ_CTL_FREQUENCY_CTL_WORD_SHFT                                                  0x0

#define HWIO_GCC_GPLL5_MODE_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00074000)
#define HWIO_GCC_GPLL5_MODE_RMSK                                                                  0xffffffff
#define HWIO_GCC_GPLL5_MODE_IN          \
        in_dword_masked(HWIO_GCC_GPLL5_MODE_ADDR, HWIO_GCC_GPLL5_MODE_RMSK)
#define HWIO_GCC_GPLL5_MODE_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL5_MODE_ADDR, m)
#define HWIO_GCC_GPLL5_MODE_OUT(v)      \
        out_dword(HWIO_GCC_GPLL5_MODE_ADDR,v)
#define HWIO_GCC_GPLL5_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL5_MODE_ADDR,m,v,HWIO_GCC_GPLL5_MODE_IN)
#define HWIO_GCC_GPLL5_MODE_PLL_LOCK_DET_BMSK                                                     0x80000000
#define HWIO_GCC_GPLL5_MODE_PLL_LOCK_DET_SHFT                                                           0x1f
#define HWIO_GCC_GPLL5_MODE_PLL_ACTIVE_FLAG_BMSK                                                  0x40000000
#define HWIO_GCC_GPLL5_MODE_PLL_ACTIVE_FLAG_SHFT                                                        0x1e
#define HWIO_GCC_GPLL5_MODE_PLL_ACK_LATCH_BMSK                                                    0x20000000
#define HWIO_GCC_GPLL5_MODE_PLL_ACK_LATCH_SHFT                                                          0x1d
#define HWIO_GCC_GPLL5_MODE_RESERVE_BITS28_24_BMSK                                                0x1f000000
#define HWIO_GCC_GPLL5_MODE_RESERVE_BITS28_24_SHFT                                                      0x18
#define HWIO_GCC_GPLL5_MODE_PLL_HW_UPDATE_LOGIC_BYPASS_BMSK                                         0x800000
#define HWIO_GCC_GPLL5_MODE_PLL_HW_UPDATE_LOGIC_BYPASS_SHFT                                             0x17
#define HWIO_GCC_GPLL5_MODE_PLL_UPDATE_BMSK                                                         0x400000
#define HWIO_GCC_GPLL5_MODE_PLL_UPDATE_SHFT                                                             0x16
#define HWIO_GCC_GPLL5_MODE_PLL_VOTE_FSM_RESET_BMSK                                                 0x200000
#define HWIO_GCC_GPLL5_MODE_PLL_VOTE_FSM_RESET_SHFT                                                     0x15
#define HWIO_GCC_GPLL5_MODE_PLL_VOTE_FSM_ENA_BMSK                                                   0x100000
#define HWIO_GCC_GPLL5_MODE_PLL_VOTE_FSM_ENA_SHFT                                                       0x14
#define HWIO_GCC_GPLL5_MODE_PLL_BIAS_COUNT_BMSK                                                      0xfc000
#define HWIO_GCC_GPLL5_MODE_PLL_BIAS_COUNT_SHFT                                                          0xe
#define HWIO_GCC_GPLL5_MODE_PLL_LOCK_COUNT_BMSK                                                       0x3f00
#define HWIO_GCC_GPLL5_MODE_PLL_LOCK_COUNT_SHFT                                                          0x8
#define HWIO_GCC_GPLL5_MODE_RESERVE_BITS7_4_BMSK                                                        0xf0
#define HWIO_GCC_GPLL5_MODE_RESERVE_BITS7_4_SHFT                                                         0x4
#define HWIO_GCC_GPLL5_MODE_PLL_PLLTEST_BMSK                                                             0x8
#define HWIO_GCC_GPLL5_MODE_PLL_PLLTEST_SHFT                                                             0x3
#define HWIO_GCC_GPLL5_MODE_PLL_RESET_N_BMSK                                                             0x4
#define HWIO_GCC_GPLL5_MODE_PLL_RESET_N_SHFT                                                             0x2
#define HWIO_GCC_GPLL5_MODE_PLL_BYPASSNL_BMSK                                                            0x2
#define HWIO_GCC_GPLL5_MODE_PLL_BYPASSNL_SHFT                                                            0x1
#define HWIO_GCC_GPLL5_MODE_PLL_OUTCTRL_BMSK                                                             0x1
#define HWIO_GCC_GPLL5_MODE_PLL_OUTCTRL_SHFT                                                             0x0

#define HWIO_GCC_GPLL5_L_VAL_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00074004)
#define HWIO_GCC_GPLL5_L_VAL_RMSK                                                                     0xffff
#define HWIO_GCC_GPLL5_L_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL5_L_VAL_ADDR, HWIO_GCC_GPLL5_L_VAL_RMSK)
#define HWIO_GCC_GPLL5_L_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL5_L_VAL_ADDR, m)
#define HWIO_GCC_GPLL5_L_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL5_L_VAL_ADDR,v)
#define HWIO_GCC_GPLL5_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL5_L_VAL_ADDR,m,v,HWIO_GCC_GPLL5_L_VAL_IN)
#define HWIO_GCC_GPLL5_L_VAL_PLL_L_BMSK                                                               0xffff
#define HWIO_GCC_GPLL5_L_VAL_PLL_L_SHFT                                                                  0x0

#define HWIO_GCC_GPLL5_ALPHA_VAL_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00074008)
#define HWIO_GCC_GPLL5_ALPHA_VAL_RMSK                                                             0xffffffff
#define HWIO_GCC_GPLL5_ALPHA_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL5_ALPHA_VAL_ADDR, HWIO_GCC_GPLL5_ALPHA_VAL_RMSK)
#define HWIO_GCC_GPLL5_ALPHA_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL5_ALPHA_VAL_ADDR, m)
#define HWIO_GCC_GPLL5_ALPHA_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL5_ALPHA_VAL_ADDR,v)
#define HWIO_GCC_GPLL5_ALPHA_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL5_ALPHA_VAL_ADDR,m,v,HWIO_GCC_GPLL5_ALPHA_VAL_IN)
#define HWIO_GCC_GPLL5_ALPHA_VAL_PLL_ALPHA_31_0_BMSK                                              0xffffffff
#define HWIO_GCC_GPLL5_ALPHA_VAL_PLL_ALPHA_31_0_SHFT                                                     0x0

#define HWIO_GCC_GPLL5_ALPHA_VAL_U_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0007400c)
#define HWIO_GCC_GPLL5_ALPHA_VAL_U_RMSK                                                                 0xff
#define HWIO_GCC_GPLL5_ALPHA_VAL_U_IN          \
        in_dword_masked(HWIO_GCC_GPLL5_ALPHA_VAL_U_ADDR, HWIO_GCC_GPLL5_ALPHA_VAL_U_RMSK)
#define HWIO_GCC_GPLL5_ALPHA_VAL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL5_ALPHA_VAL_U_ADDR, m)
#define HWIO_GCC_GPLL5_ALPHA_VAL_U_OUT(v)      \
        out_dword(HWIO_GCC_GPLL5_ALPHA_VAL_U_ADDR,v)
#define HWIO_GCC_GPLL5_ALPHA_VAL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL5_ALPHA_VAL_U_ADDR,m,v,HWIO_GCC_GPLL5_ALPHA_VAL_U_IN)
#define HWIO_GCC_GPLL5_ALPHA_VAL_U_PLL_ALPHA_39_32_BMSK                                                 0xff
#define HWIO_GCC_GPLL5_ALPHA_VAL_U_PLL_ALPHA_39_32_SHFT                                                  0x0

#define HWIO_GCC_GPLL5_USER_CTL_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00074010)
#define HWIO_GCC_GPLL5_USER_CTL_RMSK                                                              0xffffffff
#define HWIO_GCC_GPLL5_USER_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL5_USER_CTL_ADDR, HWIO_GCC_GPLL5_USER_CTL_RMSK)
#define HWIO_GCC_GPLL5_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL5_USER_CTL_ADDR, m)
#define HWIO_GCC_GPLL5_USER_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL5_USER_CTL_ADDR,v)
#define HWIO_GCC_GPLL5_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL5_USER_CTL_ADDR,m,v,HWIO_GCC_GPLL5_USER_CTL_IN)
#define HWIO_GCC_GPLL5_USER_CTL_RESERVE_BITS31_28_BMSK                                            0xf0000000
#define HWIO_GCC_GPLL5_USER_CTL_RESERVE_BITS31_28_SHFT                                                  0x1c
#define HWIO_GCC_GPLL5_USER_CTL_SSC_MODE_CONTROL_BMSK                                              0x8000000
#define HWIO_GCC_GPLL5_USER_CTL_SSC_MODE_CONTROL_SHFT                                                   0x1b
#define HWIO_GCC_GPLL5_USER_CTL_RESERVE_BITS26_25_BMSK                                             0x6000000
#define HWIO_GCC_GPLL5_USER_CTL_RESERVE_BITS26_25_SHFT                                                  0x19
#define HWIO_GCC_GPLL5_USER_CTL_ALPHA_EN_BMSK                                                      0x1000000
#define HWIO_GCC_GPLL5_USER_CTL_ALPHA_EN_SHFT                                                           0x18
#define HWIO_GCC_GPLL5_USER_CTL_RESERVE_BITS23_22_BMSK                                              0xc00000
#define HWIO_GCC_GPLL5_USER_CTL_RESERVE_BITS23_22_SHFT                                                  0x16
#define HWIO_GCC_GPLL5_USER_CTL_VCO_SEL_BMSK                                                        0x300000
#define HWIO_GCC_GPLL5_USER_CTL_VCO_SEL_SHFT                                                            0x14
#define HWIO_GCC_GPLL5_USER_CTL_RESERVE_BITS19_18_BMSK                                               0xc0000
#define HWIO_GCC_GPLL5_USER_CTL_RESERVE_BITS19_18_SHFT                                                  0x12
#define HWIO_GCC_GPLL5_USER_CTL_AUX_POST_DIV_RATIO_BMSK                                              0x38000
#define HWIO_GCC_GPLL5_USER_CTL_AUX_POST_DIV_RATIO_SHFT                                                  0xf
#define HWIO_GCC_GPLL5_USER_CTL_PRE_DIV_RATIO_BMSK                                                    0x7000
#define HWIO_GCC_GPLL5_USER_CTL_PRE_DIV_RATIO_SHFT                                                       0xc
#define HWIO_GCC_GPLL5_USER_CTL_POST_DIV_RATIO_BMSK                                                    0xf00
#define HWIO_GCC_GPLL5_USER_CTL_POST_DIV_RATIO_SHFT                                                      0x8
#define HWIO_GCC_GPLL5_USER_CTL_OUTPUT_INV_BMSK                                                         0x80
#define HWIO_GCC_GPLL5_USER_CTL_OUTPUT_INV_SHFT                                                          0x7
#define HWIO_GCC_GPLL5_USER_CTL_RESERVE_BITS6_5_BMSK                                                    0x60
#define HWIO_GCC_GPLL5_USER_CTL_RESERVE_BITS6_5_SHFT                                                     0x5
#define HWIO_GCC_GPLL5_USER_CTL_PLLOUT_LV_TEST_BMSK                                                     0x10
#define HWIO_GCC_GPLL5_USER_CTL_PLLOUT_LV_TEST_SHFT                                                      0x4
#define HWIO_GCC_GPLL5_USER_CTL_PLLOUT_LV_EARLY_BMSK                                                     0x8
#define HWIO_GCC_GPLL5_USER_CTL_PLLOUT_LV_EARLY_SHFT                                                     0x3
#define HWIO_GCC_GPLL5_USER_CTL_PLLOUT_LV_AUX2_BMSK                                                      0x4
#define HWIO_GCC_GPLL5_USER_CTL_PLLOUT_LV_AUX2_SHFT                                                      0x2
#define HWIO_GCC_GPLL5_USER_CTL_PLLOUT_LV_AUX_BMSK                                                       0x2
#define HWIO_GCC_GPLL5_USER_CTL_PLLOUT_LV_AUX_SHFT                                                       0x1
#define HWIO_GCC_GPLL5_USER_CTL_PLLOUT_LV_MAIN_BMSK                                                      0x1
#define HWIO_GCC_GPLL5_USER_CTL_PLLOUT_LV_MAIN_SHFT                                                      0x0

#define HWIO_GCC_GPLL5_USER_CTL_U_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00074014)
#define HWIO_GCC_GPLL5_USER_CTL_U_RMSK                                                            0xffffffff
#define HWIO_GCC_GPLL5_USER_CTL_U_IN          \
        in_dword_masked(HWIO_GCC_GPLL5_USER_CTL_U_ADDR, HWIO_GCC_GPLL5_USER_CTL_U_RMSK)
#define HWIO_GCC_GPLL5_USER_CTL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL5_USER_CTL_U_ADDR, m)
#define HWIO_GCC_GPLL5_USER_CTL_U_OUT(v)      \
        out_dword(HWIO_GCC_GPLL5_USER_CTL_U_ADDR,v)
#define HWIO_GCC_GPLL5_USER_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL5_USER_CTL_U_ADDR,m,v,HWIO_GCC_GPLL5_USER_CTL_U_IN)
#define HWIO_GCC_GPLL5_USER_CTL_U_RESERVE_BITS31_12_BMSK                                          0xfffff000
#define HWIO_GCC_GPLL5_USER_CTL_U_RESERVE_BITS31_12_SHFT                                                 0xc
#define HWIO_GCC_GPLL5_USER_CTL_U_LATCH_INTERFACE_BYPASS_BMSK                                          0x800
#define HWIO_GCC_GPLL5_USER_CTL_U_LATCH_INTERFACE_BYPASS_SHFT                                            0xb
#define HWIO_GCC_GPLL5_USER_CTL_U_STATUS_REGISTER_BMSK                                                 0x700
#define HWIO_GCC_GPLL5_USER_CTL_U_STATUS_REGISTER_SHFT                                                   0x8
#define HWIO_GCC_GPLL5_USER_CTL_U_DSM_BMSK                                                              0x80
#define HWIO_GCC_GPLL5_USER_CTL_U_DSM_SHFT                                                               0x7
#define HWIO_GCC_GPLL5_USER_CTL_U_WRITE_STATE_BMSK                                                      0x40
#define HWIO_GCC_GPLL5_USER_CTL_U_WRITE_STATE_SHFT                                                       0x6
#define HWIO_GCC_GPLL5_USER_CTL_U_TARGET_CTL_BMSK                                                       0x38
#define HWIO_GCC_GPLL5_USER_CTL_U_TARGET_CTL_SHFT                                                        0x3
#define HWIO_GCC_GPLL5_USER_CTL_U_LOCK_DET_BMSK                                                          0x4
#define HWIO_GCC_GPLL5_USER_CTL_U_LOCK_DET_SHFT                                                          0x2
#define HWIO_GCC_GPLL5_USER_CTL_U_FREEZE_PLL_BMSK                                                        0x2
#define HWIO_GCC_GPLL5_USER_CTL_U_FREEZE_PLL_SHFT                                                        0x1
#define HWIO_GCC_GPLL5_USER_CTL_U_TOGGLE_DET_BMSK                                                        0x1
#define HWIO_GCC_GPLL5_USER_CTL_U_TOGGLE_DET_SHFT                                                        0x0

#define HWIO_GCC_GPLL5_CONFIG_CTL_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00074018)
#define HWIO_GCC_GPLL5_CONFIG_CTL_RMSK                                                            0xffffffff
#define HWIO_GCC_GPLL5_CONFIG_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL5_CONFIG_CTL_ADDR, HWIO_GCC_GPLL5_CONFIG_CTL_RMSK)
#define HWIO_GCC_GPLL5_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL5_CONFIG_CTL_ADDR, m)
#define HWIO_GCC_GPLL5_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL5_CONFIG_CTL_ADDR,v)
#define HWIO_GCC_GPLL5_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL5_CONFIG_CTL_ADDR,m,v,HWIO_GCC_GPLL5_CONFIG_CTL_IN)
#define HWIO_GCC_GPLL5_CONFIG_CTL_SINGLE_DMET_MODE_ENABLE_BMSK                                    0x80000000
#define HWIO_GCC_GPLL5_CONFIG_CTL_SINGLE_DMET_MODE_ENABLE_SHFT                                          0x1f
#define HWIO_GCC_GPLL5_CONFIG_CTL_DMET_WINDOW_ENABLE_BMSK                                         0x40000000
#define HWIO_GCC_GPLL5_CONFIG_CTL_DMET_WINDOW_ENABLE_SHFT                                               0x1e
#define HWIO_GCC_GPLL5_CONFIG_CTL_TOGGLE_DET_SAMPLE_INTER_BMSK                                    0x3c000000
#define HWIO_GCC_GPLL5_CONFIG_CTL_TOGGLE_DET_SAMPLE_INTER_SHFT                                          0x1a
#define HWIO_GCC_GPLL5_CONFIG_CTL_TOGGLE_DET_THRESHOLD_BMSK                                        0x3800000
#define HWIO_GCC_GPLL5_CONFIG_CTL_TOGGLE_DET_THRESHOLD_SHFT                                             0x17
#define HWIO_GCC_GPLL5_CONFIG_CTL_TOGGLE_DET_SAMPLE_BMSK                                            0x700000
#define HWIO_GCC_GPLL5_CONFIG_CTL_TOGGLE_DET_SAMPLE_SHFT                                                0x14
#define HWIO_GCC_GPLL5_CONFIG_CTL_LOCK_DET_THRESHOLD_BMSK                                            0xff000
#define HWIO_GCC_GPLL5_CONFIG_CTL_LOCK_DET_THRESHOLD_SHFT                                                0xc
#define HWIO_GCC_GPLL5_CONFIG_CTL_LOCK_DET_SAMPLE_SIZE_BMSK                                            0xf00
#define HWIO_GCC_GPLL5_CONFIG_CTL_LOCK_DET_SAMPLE_SIZE_SHFT                                              0x8
#define HWIO_GCC_GPLL5_CONFIG_CTL_MIN_GLITCH_THRESHOLD_BMSK                                             0xc0
#define HWIO_GCC_GPLL5_CONFIG_CTL_MIN_GLITCH_THRESHOLD_SHFT                                              0x6
#define HWIO_GCC_GPLL5_CONFIG_CTL_REF_CYCLE_BMSK                                                        0x30
#define HWIO_GCC_GPLL5_CONFIG_CTL_REF_CYCLE_SHFT                                                         0x4
#define HWIO_GCC_GPLL5_CONFIG_CTL_KFN_BMSK                                                               0xf
#define HWIO_GCC_GPLL5_CONFIG_CTL_KFN_SHFT                                                               0x0

#define HWIO_GCC_GPLL5_TEST_CTL_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0007401c)
#define HWIO_GCC_GPLL5_TEST_CTL_RMSK                                                              0xffffffff
#define HWIO_GCC_GPLL5_TEST_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL5_TEST_CTL_ADDR, HWIO_GCC_GPLL5_TEST_CTL_RMSK)
#define HWIO_GCC_GPLL5_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL5_TEST_CTL_ADDR, m)
#define HWIO_GCC_GPLL5_TEST_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL5_TEST_CTL_ADDR,v)
#define HWIO_GCC_GPLL5_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL5_TEST_CTL_ADDR,m,v,HWIO_GCC_GPLL5_TEST_CTL_IN)
#define HWIO_GCC_GPLL5_TEST_CTL_BIAS_GEN_TRIM_BMSK                                                0xe0000000
#define HWIO_GCC_GPLL5_TEST_CTL_BIAS_GEN_TRIM_SHFT                                                      0x1d
#define HWIO_GCC_GPLL5_TEST_CTL_PROCESS_CALB_BMSK                                                 0x1c000000
#define HWIO_GCC_GPLL5_TEST_CTL_PROCESS_CALB_SHFT                                                       0x1a
#define HWIO_GCC_GPLL5_TEST_CTL_OVERRIDE_PROCESS_CALB_BMSK                                         0x2000000
#define HWIO_GCC_GPLL5_TEST_CTL_OVERRIDE_PROCESS_CALB_SHFT                                              0x19
#define HWIO_GCC_GPLL5_TEST_CTL_FINE_FCW_BMSK                                                      0x1f00000
#define HWIO_GCC_GPLL5_TEST_CTL_FINE_FCW_SHFT                                                           0x14
#define HWIO_GCC_GPLL5_TEST_CTL_OVERRIDE_FINE_FCW_BMSK                                               0x80000
#define HWIO_GCC_GPLL5_TEST_CTL_OVERRIDE_FINE_FCW_SHFT                                                  0x13
#define HWIO_GCC_GPLL5_TEST_CTL_COARSE_FCW_BMSK                                                      0x7e000
#define HWIO_GCC_GPLL5_TEST_CTL_COARSE_FCW_SHFT                                                          0xd
#define HWIO_GCC_GPLL5_TEST_CTL_OVERRIDE_COARSE_BMSK                                                  0x1000
#define HWIO_GCC_GPLL5_TEST_CTL_OVERRIDE_COARSE_SHFT                                                     0xc
#define HWIO_GCC_GPLL5_TEST_CTL_DISABLE_LFSR_BMSK                                                      0x800
#define HWIO_GCC_GPLL5_TEST_CTL_DISABLE_LFSR_SHFT                                                        0xb
#define HWIO_GCC_GPLL5_TEST_CTL_DTEST_SEL_BMSK                                                         0x700
#define HWIO_GCC_GPLL5_TEST_CTL_DTEST_SEL_SHFT                                                           0x8
#define HWIO_GCC_GPLL5_TEST_CTL_DTEST_EN_BMSK                                                           0x80
#define HWIO_GCC_GPLL5_TEST_CTL_DTEST_EN_SHFT                                                            0x7
#define HWIO_GCC_GPLL5_TEST_CTL_BYP_TESTAMP_BMSK                                                        0x40
#define HWIO_GCC_GPLL5_TEST_CTL_BYP_TESTAMP_SHFT                                                         0x6
#define HWIO_GCC_GPLL5_TEST_CTL_ATEST1_SEL_BMSK                                                         0x30
#define HWIO_GCC_GPLL5_TEST_CTL_ATEST1_SEL_SHFT                                                          0x4
#define HWIO_GCC_GPLL5_TEST_CTL_ATEST0_SEL_BMSK                                                          0xc
#define HWIO_GCC_GPLL5_TEST_CTL_ATEST0_SEL_SHFT                                                          0x2
#define HWIO_GCC_GPLL5_TEST_CTL_ATEST1_EN_BMSK                                                           0x2
#define HWIO_GCC_GPLL5_TEST_CTL_ATEST1_EN_SHFT                                                           0x1
#define HWIO_GCC_GPLL5_TEST_CTL_ATEST0_EN_BMSK                                                           0x1
#define HWIO_GCC_GPLL5_TEST_CTL_ATEST0_EN_SHFT                                                           0x0

#define HWIO_GCC_GPLL5_TEST_CTL_U_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00074020)
#define HWIO_GCC_GPLL5_TEST_CTL_U_RMSK                                                            0xfffffeff
#define HWIO_GCC_GPLL5_TEST_CTL_U_IN          \
        in_dword_masked(HWIO_GCC_GPLL5_TEST_CTL_U_ADDR, HWIO_GCC_GPLL5_TEST_CTL_U_RMSK)
#define HWIO_GCC_GPLL5_TEST_CTL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL5_TEST_CTL_U_ADDR, m)
#define HWIO_GCC_GPLL5_TEST_CTL_U_OUT(v)      \
        out_dword(HWIO_GCC_GPLL5_TEST_CTL_U_ADDR,v)
#define HWIO_GCC_GPLL5_TEST_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL5_TEST_CTL_U_ADDR,m,v,HWIO_GCC_GPLL5_TEST_CTL_U_IN)
#define HWIO_GCC_GPLL5_TEST_CTL_U_RESERVE_BITS31_22_BMSK                                          0xffc00000
#define HWIO_GCC_GPLL5_TEST_CTL_U_RESERVE_BITS31_22_SHFT                                                0x16
#define HWIO_GCC_GPLL5_TEST_CTL_U_GLITCH_DETECT_COUNT_BMSK                                          0x300000
#define HWIO_GCC_GPLL5_TEST_CTL_U_GLITCH_DETECT_COUNT_SHFT                                              0x14
#define HWIO_GCC_GPLL5_TEST_CTL_U_DISABLE_GLITCH_BMSK                                                0x80000
#define HWIO_GCC_GPLL5_TEST_CTL_U_DISABLE_GLITCH_SHFT                                                   0x13
#define HWIO_GCC_GPLL5_TEST_CTL_U_DTEST_MODE_SEL_2_BMSK                                              0x60000
#define HWIO_GCC_GPLL5_TEST_CTL_U_DTEST_MODE_SEL_2_SHFT                                                 0x11
#define HWIO_GCC_GPLL5_TEST_CTL_U_DITHER_SEL_BMSK                                                    0x18000
#define HWIO_GCC_GPLL5_TEST_CTL_U_DITHER_SEL_SHFT                                                        0xf
#define HWIO_GCC_GPLL5_TEST_CTL_U_PROCESS_CAL_SEL_BMSK                                                0x4000
#define HWIO_GCC_GPLL5_TEST_CTL_U_PROCESS_CAL_SEL_SHFT                                                   0xe
#define HWIO_GCC_GPLL5_TEST_CTL_U_OVERRIDE_FINE_FCW_MSB_BMSK                                          0x2000
#define HWIO_GCC_GPLL5_TEST_CTL_U_OVERRIDE_FINE_FCW_MSB_SHFT                                             0xd
#define HWIO_GCC_GPLL5_TEST_CTL_U_DTEST_MODE_SEL_BMSK                                                 0x1800
#define HWIO_GCC_GPLL5_TEST_CTL_U_DTEST_MODE_SEL_SHFT                                                    0xb
#define HWIO_GCC_GPLL5_TEST_CTL_U_NMO_OSC_SEL_BMSK                                                     0x600
#define HWIO_GCC_GPLL5_TEST_CTL_U_NMO_OSC_SEL_SHFT                                                       0x9
#define HWIO_GCC_GPLL5_TEST_CTL_U_NOISE_MAG_BMSK                                                        0xe0
#define HWIO_GCC_GPLL5_TEST_CTL_U_NOISE_MAG_SHFT                                                         0x5
#define HWIO_GCC_GPLL5_TEST_CTL_U_NOISE_GEN_BMSK                                                        0x10
#define HWIO_GCC_GPLL5_TEST_CTL_U_NOISE_GEN_SHFT                                                         0x4
#define HWIO_GCC_GPLL5_TEST_CTL_U_OSC_BIAS_GND_BMSK                                                      0x8
#define HWIO_GCC_GPLL5_TEST_CTL_U_OSC_BIAS_GND_SHFT                                                      0x3
#define HWIO_GCC_GPLL5_TEST_CTL_U_PLL_TEST_OUT_SEL_BMSK                                                  0x6
#define HWIO_GCC_GPLL5_TEST_CTL_U_PLL_TEST_OUT_SEL_SHFT                                                  0x1
#define HWIO_GCC_GPLL5_TEST_CTL_U_CAL_CODE_UPDATE_BMSK                                                   0x1
#define HWIO_GCC_GPLL5_TEST_CTL_U_CAL_CODE_UPDATE_SHFT                                                   0x0

#define HWIO_GCC_GPLL5_STATUS_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00074024)
#define HWIO_GCC_GPLL5_STATUS_RMSK                                                                0xffffffff
#define HWIO_GCC_GPLL5_STATUS_IN          \
        in_dword_masked(HWIO_GCC_GPLL5_STATUS_ADDR, HWIO_GCC_GPLL5_STATUS_RMSK)
#define HWIO_GCC_GPLL5_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL5_STATUS_ADDR, m)
#define HWIO_GCC_GPLL5_STATUS_STATUS_31_0_BMSK                                                    0xffffffff
#define HWIO_GCC_GPLL5_STATUS_STATUS_31_0_SHFT                                                           0x0

#define HWIO_GCC_GPLL5_FREQ_CTL_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00074028)
#define HWIO_GCC_GPLL5_FREQ_CTL_RMSK                                                              0xffffffff
#define HWIO_GCC_GPLL5_FREQ_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL5_FREQ_CTL_ADDR, HWIO_GCC_GPLL5_FREQ_CTL_RMSK)
#define HWIO_GCC_GPLL5_FREQ_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL5_FREQ_CTL_ADDR, m)
#define HWIO_GCC_GPLL5_FREQ_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL5_FREQ_CTL_ADDR,v)
#define HWIO_GCC_GPLL5_FREQ_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL5_FREQ_CTL_ADDR,m,v,HWIO_GCC_GPLL5_FREQ_CTL_IN)
#define HWIO_GCC_GPLL5_FREQ_CTL_FREQUENCY_CTL_WORD_BMSK                                           0xffffffff
#define HWIO_GCC_GPLL5_FREQ_CTL_FREQUENCY_CTL_WORD_SHFT                                                  0x0

#define HWIO_GCC_GPLL6_MODE_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00013000)
#define HWIO_GCC_GPLL6_MODE_RMSK                                                                  0xffffffff
#define HWIO_GCC_GPLL6_MODE_IN          \
        in_dword_masked(HWIO_GCC_GPLL6_MODE_ADDR, HWIO_GCC_GPLL6_MODE_RMSK)
#define HWIO_GCC_GPLL6_MODE_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL6_MODE_ADDR, m)
#define HWIO_GCC_GPLL6_MODE_OUT(v)      \
        out_dword(HWIO_GCC_GPLL6_MODE_ADDR,v)
#define HWIO_GCC_GPLL6_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL6_MODE_ADDR,m,v,HWIO_GCC_GPLL6_MODE_IN)
#define HWIO_GCC_GPLL6_MODE_PLL_LOCK_DET_BMSK                                                     0x80000000
#define HWIO_GCC_GPLL6_MODE_PLL_LOCK_DET_SHFT                                                           0x1f
#define HWIO_GCC_GPLL6_MODE_PLL_ACTIVE_FLAG_BMSK                                                  0x40000000
#define HWIO_GCC_GPLL6_MODE_PLL_ACTIVE_FLAG_SHFT                                                        0x1e
#define HWIO_GCC_GPLL6_MODE_PLL_ACK_LATCH_BMSK                                                    0x20000000
#define HWIO_GCC_GPLL6_MODE_PLL_ACK_LATCH_SHFT                                                          0x1d
#define HWIO_GCC_GPLL6_MODE_RESERVE_BITS28_24_BMSK                                                0x1f000000
#define HWIO_GCC_GPLL6_MODE_RESERVE_BITS28_24_SHFT                                                      0x18
#define HWIO_GCC_GPLL6_MODE_PLL_HW_UPDATE_LOGIC_BYPASS_BMSK                                         0x800000
#define HWIO_GCC_GPLL6_MODE_PLL_HW_UPDATE_LOGIC_BYPASS_SHFT                                             0x17
#define HWIO_GCC_GPLL6_MODE_PLL_UPDATE_BMSK                                                         0x400000
#define HWIO_GCC_GPLL6_MODE_PLL_UPDATE_SHFT                                                             0x16
#define HWIO_GCC_GPLL6_MODE_PLL_VOTE_FSM_RESET_BMSK                                                 0x200000
#define HWIO_GCC_GPLL6_MODE_PLL_VOTE_FSM_RESET_SHFT                                                     0x15
#define HWIO_GCC_GPLL6_MODE_PLL_VOTE_FSM_ENA_BMSK                                                   0x100000
#define HWIO_GCC_GPLL6_MODE_PLL_VOTE_FSM_ENA_SHFT                                                       0x14
#define HWIO_GCC_GPLL6_MODE_PLL_BIAS_COUNT_BMSK                                                      0xfc000
#define HWIO_GCC_GPLL6_MODE_PLL_BIAS_COUNT_SHFT                                                          0xe
#define HWIO_GCC_GPLL6_MODE_PLL_LOCK_COUNT_BMSK                                                       0x3f00
#define HWIO_GCC_GPLL6_MODE_PLL_LOCK_COUNT_SHFT                                                          0x8
#define HWIO_GCC_GPLL6_MODE_RESERVE_BITS7_4_BMSK                                                        0xf0
#define HWIO_GCC_GPLL6_MODE_RESERVE_BITS7_4_SHFT                                                         0x4
#define HWIO_GCC_GPLL6_MODE_PLL_PLLTEST_BMSK                                                             0x8
#define HWIO_GCC_GPLL6_MODE_PLL_PLLTEST_SHFT                                                             0x3
#define HWIO_GCC_GPLL6_MODE_PLL_RESET_N_BMSK                                                             0x4
#define HWIO_GCC_GPLL6_MODE_PLL_RESET_N_SHFT                                                             0x2
#define HWIO_GCC_GPLL6_MODE_PLL_BYPASSNL_BMSK                                                            0x2
#define HWIO_GCC_GPLL6_MODE_PLL_BYPASSNL_SHFT                                                            0x1
#define HWIO_GCC_GPLL6_MODE_PLL_OUTCTRL_BMSK                                                             0x1
#define HWIO_GCC_GPLL6_MODE_PLL_OUTCTRL_SHFT                                                             0x0

#define HWIO_GCC_GPLL6_L_VAL_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00013004)
#define HWIO_GCC_GPLL6_L_VAL_RMSK                                                                     0xffff
#define HWIO_GCC_GPLL6_L_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL6_L_VAL_ADDR, HWIO_GCC_GPLL6_L_VAL_RMSK)
#define HWIO_GCC_GPLL6_L_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL6_L_VAL_ADDR, m)
#define HWIO_GCC_GPLL6_L_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL6_L_VAL_ADDR,v)
#define HWIO_GCC_GPLL6_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL6_L_VAL_ADDR,m,v,HWIO_GCC_GPLL6_L_VAL_IN)
#define HWIO_GCC_GPLL6_L_VAL_PLL_L_BMSK                                                               0xffff
#define HWIO_GCC_GPLL6_L_VAL_PLL_L_SHFT                                                                  0x0

#define HWIO_GCC_GPLL6_ALPHA_VAL_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00013008)
#define HWIO_GCC_GPLL6_ALPHA_VAL_RMSK                                                             0xffffffff
#define HWIO_GCC_GPLL6_ALPHA_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL6_ALPHA_VAL_ADDR, HWIO_GCC_GPLL6_ALPHA_VAL_RMSK)
#define HWIO_GCC_GPLL6_ALPHA_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL6_ALPHA_VAL_ADDR, m)
#define HWIO_GCC_GPLL6_ALPHA_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL6_ALPHA_VAL_ADDR,v)
#define HWIO_GCC_GPLL6_ALPHA_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL6_ALPHA_VAL_ADDR,m,v,HWIO_GCC_GPLL6_ALPHA_VAL_IN)
#define HWIO_GCC_GPLL6_ALPHA_VAL_PLL_ALPHA_31_0_BMSK                                              0xffffffff
#define HWIO_GCC_GPLL6_ALPHA_VAL_PLL_ALPHA_31_0_SHFT                                                     0x0

#define HWIO_GCC_GPLL6_ALPHA_VAL_U_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0001300c)
#define HWIO_GCC_GPLL6_ALPHA_VAL_U_RMSK                                                                 0xff
#define HWIO_GCC_GPLL6_ALPHA_VAL_U_IN          \
        in_dword_masked(HWIO_GCC_GPLL6_ALPHA_VAL_U_ADDR, HWIO_GCC_GPLL6_ALPHA_VAL_U_RMSK)
#define HWIO_GCC_GPLL6_ALPHA_VAL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL6_ALPHA_VAL_U_ADDR, m)
#define HWIO_GCC_GPLL6_ALPHA_VAL_U_OUT(v)      \
        out_dword(HWIO_GCC_GPLL6_ALPHA_VAL_U_ADDR,v)
#define HWIO_GCC_GPLL6_ALPHA_VAL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL6_ALPHA_VAL_U_ADDR,m,v,HWIO_GCC_GPLL6_ALPHA_VAL_U_IN)
#define HWIO_GCC_GPLL6_ALPHA_VAL_U_PLL_ALPHA_39_32_BMSK                                                 0xff
#define HWIO_GCC_GPLL6_ALPHA_VAL_U_PLL_ALPHA_39_32_SHFT                                                  0x0

#define HWIO_GCC_GPLL6_USER_CTL_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00013010)
#define HWIO_GCC_GPLL6_USER_CTL_RMSK                                                              0xffffffff
#define HWIO_GCC_GPLL6_USER_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL6_USER_CTL_ADDR, HWIO_GCC_GPLL6_USER_CTL_RMSK)
#define HWIO_GCC_GPLL6_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL6_USER_CTL_ADDR, m)
#define HWIO_GCC_GPLL6_USER_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL6_USER_CTL_ADDR,v)
#define HWIO_GCC_GPLL6_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL6_USER_CTL_ADDR,m,v,HWIO_GCC_GPLL6_USER_CTL_IN)
#define HWIO_GCC_GPLL6_USER_CTL_RESERVE_BITS31_28_BMSK                                            0xf0000000
#define HWIO_GCC_GPLL6_USER_CTL_RESERVE_BITS31_28_SHFT                                                  0x1c
#define HWIO_GCC_GPLL6_USER_CTL_SSC_MODE_CONTROL_BMSK                                              0x8000000
#define HWIO_GCC_GPLL6_USER_CTL_SSC_MODE_CONTROL_SHFT                                                   0x1b
#define HWIO_GCC_GPLL6_USER_CTL_RESERVE_BITS26_25_BMSK                                             0x6000000
#define HWIO_GCC_GPLL6_USER_CTL_RESERVE_BITS26_25_SHFT                                                  0x19
#define HWIO_GCC_GPLL6_USER_CTL_ALPHA_EN_BMSK                                                      0x1000000
#define HWIO_GCC_GPLL6_USER_CTL_ALPHA_EN_SHFT                                                           0x18
#define HWIO_GCC_GPLL6_USER_CTL_RESERVE_BITS23_22_BMSK                                              0xc00000
#define HWIO_GCC_GPLL6_USER_CTL_RESERVE_BITS23_22_SHFT                                                  0x16
#define HWIO_GCC_GPLL6_USER_CTL_VCO_SEL_BMSK                                                        0x300000
#define HWIO_GCC_GPLL6_USER_CTL_VCO_SEL_SHFT                                                            0x14
#define HWIO_GCC_GPLL6_USER_CTL_RESERVE_BITS19_18_BMSK                                               0xc0000
#define HWIO_GCC_GPLL6_USER_CTL_RESERVE_BITS19_18_SHFT                                                  0x12
#define HWIO_GCC_GPLL6_USER_CTL_AUX_POST_DIV_RATIO_BMSK                                              0x38000
#define HWIO_GCC_GPLL6_USER_CTL_AUX_POST_DIV_RATIO_SHFT                                                  0xf
#define HWIO_GCC_GPLL6_USER_CTL_PRE_DIV_RATIO_BMSK                                                    0x7000
#define HWIO_GCC_GPLL6_USER_CTL_PRE_DIV_RATIO_SHFT                                                       0xc
#define HWIO_GCC_GPLL6_USER_CTL_POST_DIV_RATIO_BMSK                                                    0xf00
#define HWIO_GCC_GPLL6_USER_CTL_POST_DIV_RATIO_SHFT                                                      0x8
#define HWIO_GCC_GPLL6_USER_CTL_OUTPUT_INV_BMSK                                                         0x80
#define HWIO_GCC_GPLL6_USER_CTL_OUTPUT_INV_SHFT                                                          0x7
#define HWIO_GCC_GPLL6_USER_CTL_RESERVE_BITS6_5_BMSK                                                    0x60
#define HWIO_GCC_GPLL6_USER_CTL_RESERVE_BITS6_5_SHFT                                                     0x5
#define HWIO_GCC_GPLL6_USER_CTL_PLLOUT_LV_TEST_BMSK                                                     0x10
#define HWIO_GCC_GPLL6_USER_CTL_PLLOUT_LV_TEST_SHFT                                                      0x4
#define HWIO_GCC_GPLL6_USER_CTL_PLLOUT_LV_EARLY_BMSK                                                     0x8
#define HWIO_GCC_GPLL6_USER_CTL_PLLOUT_LV_EARLY_SHFT                                                     0x3
#define HWIO_GCC_GPLL6_USER_CTL_PLLOUT_LV_AUX2_BMSK                                                      0x4
#define HWIO_GCC_GPLL6_USER_CTL_PLLOUT_LV_AUX2_SHFT                                                      0x2
#define HWIO_GCC_GPLL6_USER_CTL_PLLOUT_LV_AUX_BMSK                                                       0x2
#define HWIO_GCC_GPLL6_USER_CTL_PLLOUT_LV_AUX_SHFT                                                       0x1
#define HWIO_GCC_GPLL6_USER_CTL_PLLOUT_LV_MAIN_BMSK                                                      0x1
#define HWIO_GCC_GPLL6_USER_CTL_PLLOUT_LV_MAIN_SHFT                                                      0x0

#define HWIO_GCC_GPLL6_USER_CTL_U_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00013014)
#define HWIO_GCC_GPLL6_USER_CTL_U_RMSK                                                            0xffffffff
#define HWIO_GCC_GPLL6_USER_CTL_U_IN          \
        in_dword_masked(HWIO_GCC_GPLL6_USER_CTL_U_ADDR, HWIO_GCC_GPLL6_USER_CTL_U_RMSK)
#define HWIO_GCC_GPLL6_USER_CTL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL6_USER_CTL_U_ADDR, m)
#define HWIO_GCC_GPLL6_USER_CTL_U_OUT(v)      \
        out_dword(HWIO_GCC_GPLL6_USER_CTL_U_ADDR,v)
#define HWIO_GCC_GPLL6_USER_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL6_USER_CTL_U_ADDR,m,v,HWIO_GCC_GPLL6_USER_CTL_U_IN)
#define HWIO_GCC_GPLL6_USER_CTL_U_RESERVE_BITS31_12_BMSK                                          0xfffff000
#define HWIO_GCC_GPLL6_USER_CTL_U_RESERVE_BITS31_12_SHFT                                                 0xc
#define HWIO_GCC_GPLL6_USER_CTL_U_LATCH_INTERFACE_BYPASS_BMSK                                          0x800
#define HWIO_GCC_GPLL6_USER_CTL_U_LATCH_INTERFACE_BYPASS_SHFT                                            0xb
#define HWIO_GCC_GPLL6_USER_CTL_U_STATUS_REGISTER_BMSK                                                 0x700
#define HWIO_GCC_GPLL6_USER_CTL_U_STATUS_REGISTER_SHFT                                                   0x8
#define HWIO_GCC_GPLL6_USER_CTL_U_DSM_BMSK                                                              0x80
#define HWIO_GCC_GPLL6_USER_CTL_U_DSM_SHFT                                                               0x7
#define HWIO_GCC_GPLL6_USER_CTL_U_WRITE_STATE_BMSK                                                      0x40
#define HWIO_GCC_GPLL6_USER_CTL_U_WRITE_STATE_SHFT                                                       0x6
#define HWIO_GCC_GPLL6_USER_CTL_U_TARGET_CTL_BMSK                                                       0x38
#define HWIO_GCC_GPLL6_USER_CTL_U_TARGET_CTL_SHFT                                                        0x3
#define HWIO_GCC_GPLL6_USER_CTL_U_LOCK_DET_BMSK                                                          0x4
#define HWIO_GCC_GPLL6_USER_CTL_U_LOCK_DET_SHFT                                                          0x2
#define HWIO_GCC_GPLL6_USER_CTL_U_FREEZE_PLL_BMSK                                                        0x2
#define HWIO_GCC_GPLL6_USER_CTL_U_FREEZE_PLL_SHFT                                                        0x1
#define HWIO_GCC_GPLL6_USER_CTL_U_TOGGLE_DET_BMSK                                                        0x1
#define HWIO_GCC_GPLL6_USER_CTL_U_TOGGLE_DET_SHFT                                                        0x0

#define HWIO_GCC_GPLL6_CONFIG_CTL_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00013018)
#define HWIO_GCC_GPLL6_CONFIG_CTL_RMSK                                                            0xffffffff
#define HWIO_GCC_GPLL6_CONFIG_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL6_CONFIG_CTL_ADDR, HWIO_GCC_GPLL6_CONFIG_CTL_RMSK)
#define HWIO_GCC_GPLL6_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL6_CONFIG_CTL_ADDR, m)
#define HWIO_GCC_GPLL6_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL6_CONFIG_CTL_ADDR,v)
#define HWIO_GCC_GPLL6_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL6_CONFIG_CTL_ADDR,m,v,HWIO_GCC_GPLL6_CONFIG_CTL_IN)
#define HWIO_GCC_GPLL6_CONFIG_CTL_SINGLE_DMET_MODE_ENABLE_BMSK                                    0x80000000
#define HWIO_GCC_GPLL6_CONFIG_CTL_SINGLE_DMET_MODE_ENABLE_SHFT                                          0x1f
#define HWIO_GCC_GPLL6_CONFIG_CTL_DMET_WINDOW_ENABLE_BMSK                                         0x40000000
#define HWIO_GCC_GPLL6_CONFIG_CTL_DMET_WINDOW_ENABLE_SHFT                                               0x1e
#define HWIO_GCC_GPLL6_CONFIG_CTL_TOGGLE_DET_SAMPLE_INTER_BMSK                                    0x3c000000
#define HWIO_GCC_GPLL6_CONFIG_CTL_TOGGLE_DET_SAMPLE_INTER_SHFT                                          0x1a
#define HWIO_GCC_GPLL6_CONFIG_CTL_TOGGLE_DET_THRESHOLD_BMSK                                        0x3800000
#define HWIO_GCC_GPLL6_CONFIG_CTL_TOGGLE_DET_THRESHOLD_SHFT                                             0x17
#define HWIO_GCC_GPLL6_CONFIG_CTL_TOGGLE_DET_SAMPLE_BMSK                                            0x700000
#define HWIO_GCC_GPLL6_CONFIG_CTL_TOGGLE_DET_SAMPLE_SHFT                                                0x14
#define HWIO_GCC_GPLL6_CONFIG_CTL_LOCK_DET_THRESHOLD_BMSK                                            0xff000
#define HWIO_GCC_GPLL6_CONFIG_CTL_LOCK_DET_THRESHOLD_SHFT                                                0xc
#define HWIO_GCC_GPLL6_CONFIG_CTL_LOCK_DET_SAMPLE_SIZE_BMSK                                            0xf00
#define HWIO_GCC_GPLL6_CONFIG_CTL_LOCK_DET_SAMPLE_SIZE_SHFT                                              0x8
#define HWIO_GCC_GPLL6_CONFIG_CTL_MIN_GLITCH_THRESHOLD_BMSK                                             0xc0
#define HWIO_GCC_GPLL6_CONFIG_CTL_MIN_GLITCH_THRESHOLD_SHFT                                              0x6
#define HWIO_GCC_GPLL6_CONFIG_CTL_REF_CYCLE_BMSK                                                        0x30
#define HWIO_GCC_GPLL6_CONFIG_CTL_REF_CYCLE_SHFT                                                         0x4
#define HWIO_GCC_GPLL6_CONFIG_CTL_KFN_BMSK                                                               0xf
#define HWIO_GCC_GPLL6_CONFIG_CTL_KFN_SHFT                                                               0x0

#define HWIO_GCC_GPLL6_TEST_CTL_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0001301c)
#define HWIO_GCC_GPLL6_TEST_CTL_RMSK                                                              0xffffffff
#define HWIO_GCC_GPLL6_TEST_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL6_TEST_CTL_ADDR, HWIO_GCC_GPLL6_TEST_CTL_RMSK)
#define HWIO_GCC_GPLL6_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL6_TEST_CTL_ADDR, m)
#define HWIO_GCC_GPLL6_TEST_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL6_TEST_CTL_ADDR,v)
#define HWIO_GCC_GPLL6_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL6_TEST_CTL_ADDR,m,v,HWIO_GCC_GPLL6_TEST_CTL_IN)
#define HWIO_GCC_GPLL6_TEST_CTL_BIAS_GEN_TRIM_BMSK                                                0xe0000000
#define HWIO_GCC_GPLL6_TEST_CTL_BIAS_GEN_TRIM_SHFT                                                      0x1d
#define HWIO_GCC_GPLL6_TEST_CTL_PROCESS_CALB_BMSK                                                 0x1c000000
#define HWIO_GCC_GPLL6_TEST_CTL_PROCESS_CALB_SHFT                                                       0x1a
#define HWIO_GCC_GPLL6_TEST_CTL_OVERRIDE_PROCESS_CALB_BMSK                                         0x2000000
#define HWIO_GCC_GPLL6_TEST_CTL_OVERRIDE_PROCESS_CALB_SHFT                                              0x19
#define HWIO_GCC_GPLL6_TEST_CTL_FINE_FCW_BMSK                                                      0x1f00000
#define HWIO_GCC_GPLL6_TEST_CTL_FINE_FCW_SHFT                                                           0x14
#define HWIO_GCC_GPLL6_TEST_CTL_OVERRIDE_FINE_FCW_BMSK                                               0x80000
#define HWIO_GCC_GPLL6_TEST_CTL_OVERRIDE_FINE_FCW_SHFT                                                  0x13
#define HWIO_GCC_GPLL6_TEST_CTL_COARSE_FCW_BMSK                                                      0x7e000
#define HWIO_GCC_GPLL6_TEST_CTL_COARSE_FCW_SHFT                                                          0xd
#define HWIO_GCC_GPLL6_TEST_CTL_OVERRIDE_COARSE_BMSK                                                  0x1000
#define HWIO_GCC_GPLL6_TEST_CTL_OVERRIDE_COARSE_SHFT                                                     0xc
#define HWIO_GCC_GPLL6_TEST_CTL_DISABLE_LFSR_BMSK                                                      0x800
#define HWIO_GCC_GPLL6_TEST_CTL_DISABLE_LFSR_SHFT                                                        0xb
#define HWIO_GCC_GPLL6_TEST_CTL_DTEST_SEL_BMSK                                                         0x700
#define HWIO_GCC_GPLL6_TEST_CTL_DTEST_SEL_SHFT                                                           0x8
#define HWIO_GCC_GPLL6_TEST_CTL_DTEST_EN_BMSK                                                           0x80
#define HWIO_GCC_GPLL6_TEST_CTL_DTEST_EN_SHFT                                                            0x7
#define HWIO_GCC_GPLL6_TEST_CTL_BYP_TESTAMP_BMSK                                                        0x40
#define HWIO_GCC_GPLL6_TEST_CTL_BYP_TESTAMP_SHFT                                                         0x6
#define HWIO_GCC_GPLL6_TEST_CTL_ATEST1_SEL_BMSK                                                         0x30
#define HWIO_GCC_GPLL6_TEST_CTL_ATEST1_SEL_SHFT                                                          0x4
#define HWIO_GCC_GPLL6_TEST_CTL_ATEST0_SEL_BMSK                                                          0xc
#define HWIO_GCC_GPLL6_TEST_CTL_ATEST0_SEL_SHFT                                                          0x2
#define HWIO_GCC_GPLL6_TEST_CTL_ATEST1_EN_BMSK                                                           0x2
#define HWIO_GCC_GPLL6_TEST_CTL_ATEST1_EN_SHFT                                                           0x1
#define HWIO_GCC_GPLL6_TEST_CTL_ATEST0_EN_BMSK                                                           0x1
#define HWIO_GCC_GPLL6_TEST_CTL_ATEST0_EN_SHFT                                                           0x0

#define HWIO_GCC_GPLL6_TEST_CTL_U_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00013020)
#define HWIO_GCC_GPLL6_TEST_CTL_U_RMSK                                                            0xfffffeff
#define HWIO_GCC_GPLL6_TEST_CTL_U_IN          \
        in_dword_masked(HWIO_GCC_GPLL6_TEST_CTL_U_ADDR, HWIO_GCC_GPLL6_TEST_CTL_U_RMSK)
#define HWIO_GCC_GPLL6_TEST_CTL_U_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL6_TEST_CTL_U_ADDR, m)
#define HWIO_GCC_GPLL6_TEST_CTL_U_OUT(v)      \
        out_dword(HWIO_GCC_GPLL6_TEST_CTL_U_ADDR,v)
#define HWIO_GCC_GPLL6_TEST_CTL_U_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL6_TEST_CTL_U_ADDR,m,v,HWIO_GCC_GPLL6_TEST_CTL_U_IN)
#define HWIO_GCC_GPLL6_TEST_CTL_U_RESERVE_BITS31_22_BMSK                                          0xffc00000
#define HWIO_GCC_GPLL6_TEST_CTL_U_RESERVE_BITS31_22_SHFT                                                0x16
#define HWIO_GCC_GPLL6_TEST_CTL_U_GLITCH_DETECT_COUNT_BMSK                                          0x300000
#define HWIO_GCC_GPLL6_TEST_CTL_U_GLITCH_DETECT_COUNT_SHFT                                              0x14
#define HWIO_GCC_GPLL6_TEST_CTL_U_DISABLE_GLITCH_BMSK                                                0x80000
#define HWIO_GCC_GPLL6_TEST_CTL_U_DISABLE_GLITCH_SHFT                                                   0x13
#define HWIO_GCC_GPLL6_TEST_CTL_U_DTEST_MODE_SEL_2_BMSK                                              0x60000
#define HWIO_GCC_GPLL6_TEST_CTL_U_DTEST_MODE_SEL_2_SHFT                                                 0x11
#define HWIO_GCC_GPLL6_TEST_CTL_U_DITHER_SEL_BMSK                                                    0x18000
#define HWIO_GCC_GPLL6_TEST_CTL_U_DITHER_SEL_SHFT                                                        0xf
#define HWIO_GCC_GPLL6_TEST_CTL_U_PROCESS_CAL_SEL_BMSK                                                0x4000
#define HWIO_GCC_GPLL6_TEST_CTL_U_PROCESS_CAL_SEL_SHFT                                                   0xe
#define HWIO_GCC_GPLL6_TEST_CTL_U_OVERRIDE_FINE_FCW_MSB_BMSK                                          0x2000
#define HWIO_GCC_GPLL6_TEST_CTL_U_OVERRIDE_FINE_FCW_MSB_SHFT                                             0xd
#define HWIO_GCC_GPLL6_TEST_CTL_U_DTEST_MODE_SEL_BMSK                                                 0x1800
#define HWIO_GCC_GPLL6_TEST_CTL_U_DTEST_MODE_SEL_SHFT                                                    0xb
#define HWIO_GCC_GPLL6_TEST_CTL_U_NMO_OSC_SEL_BMSK                                                     0x600
#define HWIO_GCC_GPLL6_TEST_CTL_U_NMO_OSC_SEL_SHFT                                                       0x9
#define HWIO_GCC_GPLL6_TEST_CTL_U_NOISE_MAG_BMSK                                                        0xe0
#define HWIO_GCC_GPLL6_TEST_CTL_U_NOISE_MAG_SHFT                                                         0x5
#define HWIO_GCC_GPLL6_TEST_CTL_U_NOISE_GEN_BMSK                                                        0x10
#define HWIO_GCC_GPLL6_TEST_CTL_U_NOISE_GEN_SHFT                                                         0x4
#define HWIO_GCC_GPLL6_TEST_CTL_U_OSC_BIAS_GND_BMSK                                                      0x8
#define HWIO_GCC_GPLL6_TEST_CTL_U_OSC_BIAS_GND_SHFT                                                      0x3
#define HWIO_GCC_GPLL6_TEST_CTL_U_PLL_TEST_OUT_SEL_BMSK                                                  0x6
#define HWIO_GCC_GPLL6_TEST_CTL_U_PLL_TEST_OUT_SEL_SHFT                                                  0x1
#define HWIO_GCC_GPLL6_TEST_CTL_U_CAL_CODE_UPDATE_BMSK                                                   0x1
#define HWIO_GCC_GPLL6_TEST_CTL_U_CAL_CODE_UPDATE_SHFT                                                   0x0

#define HWIO_GCC_GPLL6_STATUS_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00013024)
#define HWIO_GCC_GPLL6_STATUS_RMSK                                                                0xffffffff
#define HWIO_GCC_GPLL6_STATUS_IN          \
        in_dword_masked(HWIO_GCC_GPLL6_STATUS_ADDR, HWIO_GCC_GPLL6_STATUS_RMSK)
#define HWIO_GCC_GPLL6_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL6_STATUS_ADDR, m)
#define HWIO_GCC_GPLL6_STATUS_STATUS_31_0_BMSK                                                    0xffffffff
#define HWIO_GCC_GPLL6_STATUS_STATUS_31_0_SHFT                                                           0x0

#define HWIO_GCC_GPLL6_FREQ_CTL_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00013028)
#define HWIO_GCC_GPLL6_FREQ_CTL_RMSK                                                              0xffffffff
#define HWIO_GCC_GPLL6_FREQ_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL6_FREQ_CTL_ADDR, HWIO_GCC_GPLL6_FREQ_CTL_RMSK)
#define HWIO_GCC_GPLL6_FREQ_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL6_FREQ_CTL_ADDR, m)
#define HWIO_GCC_GPLL6_FREQ_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL6_FREQ_CTL_ADDR,v)
#define HWIO_GCC_GPLL6_FREQ_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL6_FREQ_CTL_ADDR,m,v,HWIO_GCC_GPLL6_FREQ_CTL_IN)
#define HWIO_GCC_GPLL6_FREQ_CTL_FREQUENCY_CTL_WORD_BMSK                                           0xffffffff
#define HWIO_GCC_GPLL6_FREQ_CTL_FREQUENCY_CTL_WORD_SHFT                                                  0x0

#define HWIO_GCC_SYSTEM_NOC_BCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00004000)
#define HWIO_GCC_SYSTEM_NOC_BCR_RMSK                                                                     0x1
#define HWIO_GCC_SYSTEM_NOC_BCR_IN          \
        in_dword_masked(HWIO_GCC_SYSTEM_NOC_BCR_ADDR, HWIO_GCC_SYSTEM_NOC_BCR_RMSK)
#define HWIO_GCC_SYSTEM_NOC_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYSTEM_NOC_BCR_ADDR, m)
#define HWIO_GCC_SYSTEM_NOC_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SYSTEM_NOC_BCR_ADDR,v)
#define HWIO_GCC_SYSTEM_NOC_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYSTEM_NOC_BCR_ADDR,m,v,HWIO_GCC_SYSTEM_NOC_BCR_IN)
#define HWIO_GCC_SYSTEM_NOC_BCR_BLK_ARES_BMSK                                                            0x1
#define HWIO_GCC_SYSTEM_NOC_BCR_BLK_ARES_SHFT                                                            0x0

#define HWIO_GCC_SYS_NOC_AXI_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00004004)
#define HWIO_GCC_SYS_NOC_AXI_CBCR_RMSK                                                            0x80000005
#define HWIO_GCC_SYS_NOC_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SYS_NOC_AXI_CBCR_ADDR, HWIO_GCC_SYS_NOC_AXI_CBCR_RMSK)
#define HWIO_GCC_SYS_NOC_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_AXI_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_AXI_CBCR_ADDR,v)
#define HWIO_GCC_SYS_NOC_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_AXI_CBCR_ADDR,m,v,HWIO_GCC_SYS_NOC_AXI_CBCR_IN)
#define HWIO_GCC_SYS_NOC_AXI_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_SYS_NOC_AXI_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_SYS_NOC_AXI_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_SYS_NOC_AXI_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_GCC_SYS_NOC_AXI_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_SYS_NOC_AXI_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_SYS_NOC_SOUTH_AXI_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00004008)
#define HWIO_GCC_SYS_NOC_SOUTH_AXI_CBCR_RMSK                                                      0x80000005
#define HWIO_GCC_SYS_NOC_SOUTH_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SYS_NOC_SOUTH_AXI_CBCR_ADDR, HWIO_GCC_SYS_NOC_SOUTH_AXI_CBCR_RMSK)
#define HWIO_GCC_SYS_NOC_SOUTH_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_SOUTH_AXI_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_SOUTH_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_SOUTH_AXI_CBCR_ADDR,v)
#define HWIO_GCC_SYS_NOC_SOUTH_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_SOUTH_AXI_CBCR_ADDR,m,v,HWIO_GCC_SYS_NOC_SOUTH_AXI_CBCR_IN)
#define HWIO_GCC_SYS_NOC_SOUTH_AXI_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_SYS_NOC_SOUTH_AXI_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_SYS_NOC_SOUTH_AXI_CBCR_CLK_ARES_BMSK                                                    0x4
#define HWIO_GCC_SYS_NOC_SOUTH_AXI_CBCR_CLK_ARES_SHFT                                                    0x2
#define HWIO_GCC_SYS_NOC_SOUTH_AXI_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_SYS_NOC_SOUTH_AXI_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_SYS_NOC_NORTH_AXI_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0000400c)
#define HWIO_GCC_SYS_NOC_NORTH_AXI_CBCR_RMSK                                                      0x80000005
#define HWIO_GCC_SYS_NOC_NORTH_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SYS_NOC_NORTH_AXI_CBCR_ADDR, HWIO_GCC_SYS_NOC_NORTH_AXI_CBCR_RMSK)
#define HWIO_GCC_SYS_NOC_NORTH_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_NORTH_AXI_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_NORTH_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_NORTH_AXI_CBCR_ADDR,v)
#define HWIO_GCC_SYS_NOC_NORTH_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_NORTH_AXI_CBCR_ADDR,m,v,HWIO_GCC_SYS_NOC_NORTH_AXI_CBCR_IN)
#define HWIO_GCC_SYS_NOC_NORTH_AXI_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_SYS_NOC_NORTH_AXI_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_SYS_NOC_NORTH_AXI_CBCR_CLK_ARES_BMSK                                                    0x4
#define HWIO_GCC_SYS_NOC_NORTH_AXI_CBCR_CLK_ARES_SHFT                                                    0x2
#define HWIO_GCC_SYS_NOC_NORTH_AXI_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_SYS_NOC_NORTH_AXI_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00004010)
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_RMSK                                                   0x80000005
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_ADDR, HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_RMSK)
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_ADDR,v)
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_ADDR,m,v,HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_IN)
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_CLK_OFF_BMSK                                           0x80000000
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_CLK_OFF_SHFT                                                 0x1f
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_CLK_ARES_BMSK                                                 0x4
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_CLK_ARES_SHFT                                                 0x2
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_CLK_ENABLE_BMSK                                               0x1
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_CLK_ENABLE_SHFT                                               0x0

#define HWIO_GCC_SYS_NOC_HMSS_AHB_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00004014)
#define HWIO_GCC_SYS_NOC_HMSS_AHB_CBCR_RMSK                                                       0x80000004
#define HWIO_GCC_SYS_NOC_HMSS_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SYS_NOC_HMSS_AHB_CBCR_ADDR, HWIO_GCC_SYS_NOC_HMSS_AHB_CBCR_RMSK)
#define HWIO_GCC_SYS_NOC_HMSS_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_HMSS_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_HMSS_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_HMSS_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SYS_NOC_HMSS_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_HMSS_AHB_CBCR_ADDR,m,v,HWIO_GCC_SYS_NOC_HMSS_AHB_CBCR_IN)
#define HWIO_GCC_SYS_NOC_HMSS_AHB_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_SYS_NOC_HMSS_AHB_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_SYS_NOC_HMSS_AHB_CBCR_CLK_ARES_BMSK                                                     0x4
#define HWIO_GCC_SYS_NOC_HMSS_AHB_CBCR_CLK_ARES_SHFT                                                     0x2

#define HWIO_GCC_SNOC_CNOC_AHB_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00004018)
#define HWIO_GCC_SNOC_CNOC_AHB_CBCR_RMSK                                                          0x80000005
#define HWIO_GCC_SNOC_CNOC_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SNOC_CNOC_AHB_CBCR_ADDR, HWIO_GCC_SNOC_CNOC_AHB_CBCR_RMSK)
#define HWIO_GCC_SNOC_CNOC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_CNOC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SNOC_CNOC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_CNOC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SNOC_CNOC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_CNOC_AHB_CBCR_ADDR,m,v,HWIO_GCC_SNOC_CNOC_AHB_CBCR_IN)
#define HWIO_GCC_SNOC_CNOC_AHB_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_SNOC_CNOC_AHB_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_SNOC_CNOC_AHB_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_SNOC_CNOC_AHB_CBCR_CLK_ARES_SHFT                                                        0x2
#define HWIO_GCC_SNOC_CNOC_AHB_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_SNOC_CNOC_AHB_CBCR_CLK_ENABLE_SHFT                                                      0x0

#define HWIO_GCC_SYS_NOC_AT_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0000401c)
#define HWIO_GCC_SYS_NOC_AT_CBCR_RMSK                                                             0x80000005
#define HWIO_GCC_SYS_NOC_AT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SYS_NOC_AT_CBCR_ADDR, HWIO_GCC_SYS_NOC_AT_CBCR_RMSK)
#define HWIO_GCC_SYS_NOC_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_AT_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_AT_CBCR_ADDR,v)
#define HWIO_GCC_SYS_NOC_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_AT_CBCR_ADDR,m,v,HWIO_GCC_SYS_NOC_AT_CBCR_IN)
#define HWIO_GCC_SYS_NOC_AT_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_SYS_NOC_AT_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_SYS_NOC_AT_CBCR_CLK_ARES_BMSK                                                           0x4
#define HWIO_GCC_SYS_NOC_AT_CBCR_CLK_ARES_SHFT                                                           0x2
#define HWIO_GCC_SYS_NOC_AT_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_SYS_NOC_AT_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00004020)
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_RMSK                                                         0x80000013
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SYSTEM_NOC_CMD_RCGR_ADDR, HWIO_GCC_SYSTEM_NOC_CMD_RCGR_RMSK)
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYSTEM_NOC_CMD_RCGR_ADDR, m)
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SYSTEM_NOC_CMD_RCGR_ADDR,v)
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYSTEM_NOC_CMD_RCGR_ADDR,m,v,HWIO_GCC_SYSTEM_NOC_CMD_RCGR_IN)
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_ROOT_OFF_BMSK                                                0x80000000
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_ROOT_OFF_SHFT                                                      0x1f
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                0x10
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                 0x4
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_ROOT_EN_BMSK                                                        0x2
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_ROOT_EN_SHFT                                                        0x1
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_UPDATE_BMSK                                                         0x1
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_UPDATE_SHFT                                                         0x0

#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00004024)
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_RMSK                                                              0x71f
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SYSTEM_NOC_CFG_RCGR_ADDR, HWIO_GCC_SYSTEM_NOC_CFG_RCGR_RMSK)
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYSTEM_NOC_CFG_RCGR_ADDR, m)
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SYSTEM_NOC_CFG_RCGR_ADDR,v)
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYSTEM_NOC_CFG_RCGR_ADDR,m,v,HWIO_GCC_SYSTEM_NOC_CFG_RCGR_IN)
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_SRC_SEL_BMSK                                                      0x700
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_SRC_SEL_SHFT                                                        0x8
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_SRC_DIV_BMSK                                                       0x1f
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_SRC_DIV_SHFT                                                        0x0

#define HWIO_GCC_SYS_NOC_PIMEM_AXI_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0000a024)
#define HWIO_GCC_SYS_NOC_PIMEM_AXI_CBCR_RMSK                                                      0x80000005
#define HWIO_GCC_SYS_NOC_PIMEM_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SYS_NOC_PIMEM_AXI_CBCR_ADDR, HWIO_GCC_SYS_NOC_PIMEM_AXI_CBCR_RMSK)
#define HWIO_GCC_SYS_NOC_PIMEM_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_PIMEM_AXI_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_PIMEM_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_PIMEM_AXI_CBCR_ADDR,v)
#define HWIO_GCC_SYS_NOC_PIMEM_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_PIMEM_AXI_CBCR_ADDR,m,v,HWIO_GCC_SYS_NOC_PIMEM_AXI_CBCR_IN)
#define HWIO_GCC_SYS_NOC_PIMEM_AXI_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_SYS_NOC_PIMEM_AXI_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_SYS_NOC_PIMEM_AXI_CBCR_CLK_ARES_BMSK                                                    0x4
#define HWIO_GCC_SYS_NOC_PIMEM_AXI_CBCR_CLK_ARES_SHFT                                                    0x2
#define HWIO_GCC_SYS_NOC_PIMEM_AXI_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_SYS_NOC_PIMEM_AXI_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_SYS_NOC_HS_AXI_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0000402c)
#define HWIO_GCC_SYS_NOC_HS_AXI_CBCR_RMSK                                                         0x80000005
#define HWIO_GCC_SYS_NOC_HS_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SYS_NOC_HS_AXI_CBCR_ADDR, HWIO_GCC_SYS_NOC_HS_AXI_CBCR_RMSK)
#define HWIO_GCC_SYS_NOC_HS_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_HS_AXI_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_HS_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_HS_AXI_CBCR_ADDR,v)
#define HWIO_GCC_SYS_NOC_HS_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_HS_AXI_CBCR_ADDR,m,v,HWIO_GCC_SYS_NOC_HS_AXI_CBCR_IN)
#define HWIO_GCC_SYS_NOC_HS_AXI_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_SYS_NOC_HS_AXI_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_SYS_NOC_HS_AXI_CBCR_CLK_ARES_BMSK                                                       0x4
#define HWIO_GCC_SYS_NOC_HS_AXI_CBCR_CLK_ARES_SHFT                                                       0x2
#define HWIO_GCC_SYS_NOC_HS_AXI_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_SYS_NOC_HS_AXI_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_BIMC_NIUS_HS_AXI_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00004030)
#define HWIO_GCC_BIMC_NIUS_HS_AXI_CBCR_RMSK                                                       0x80000005
#define HWIO_GCC_BIMC_NIUS_HS_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_NIUS_HS_AXI_CBCR_ADDR, HWIO_GCC_BIMC_NIUS_HS_AXI_CBCR_RMSK)
#define HWIO_GCC_BIMC_NIUS_HS_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_NIUS_HS_AXI_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_NIUS_HS_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_NIUS_HS_AXI_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_NIUS_HS_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_NIUS_HS_AXI_CBCR_ADDR,m,v,HWIO_GCC_BIMC_NIUS_HS_AXI_CBCR_IN)
#define HWIO_GCC_BIMC_NIUS_HS_AXI_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_BIMC_NIUS_HS_AXI_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_BIMC_NIUS_HS_AXI_CBCR_CLK_ARES_BMSK                                                     0x4
#define HWIO_GCC_BIMC_NIUS_HS_AXI_CBCR_CLK_ARES_SHFT                                                     0x2
#define HWIO_GCC_BIMC_NIUS_HS_AXI_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_BIMC_NIUS_HS_AXI_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_BIMC_NIUS_AXI_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00004034)
#define HWIO_GCC_BIMC_NIUS_AXI_CBCR_RMSK                                                          0x80000005
#define HWIO_GCC_BIMC_NIUS_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_NIUS_AXI_CBCR_ADDR, HWIO_GCC_BIMC_NIUS_AXI_CBCR_RMSK)
#define HWIO_GCC_BIMC_NIUS_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_NIUS_AXI_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_NIUS_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_NIUS_AXI_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_NIUS_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_NIUS_AXI_CBCR_ADDR,m,v,HWIO_GCC_BIMC_NIUS_AXI_CBCR_IN)
#define HWIO_GCC_BIMC_NIUS_AXI_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_BIMC_NIUS_AXI_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_BIMC_NIUS_AXI_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_BIMC_NIUS_AXI_CBCR_CLK_ARES_SHFT                                                        0x2
#define HWIO_GCC_BIMC_NIUS_AXI_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_BIMC_NIUS_AXI_CBCR_CLK_ENABLE_SHFT                                                      0x0

#define HWIO_GCC_BIMC_NIUS_CFG_AHB_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00004038)
#define HWIO_GCC_BIMC_NIUS_CFG_AHB_CBCR_RMSK                                                      0x80000005
#define HWIO_GCC_BIMC_NIUS_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_NIUS_CFG_AHB_CBCR_ADDR, HWIO_GCC_BIMC_NIUS_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_BIMC_NIUS_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_NIUS_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_NIUS_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_NIUS_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_NIUS_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_NIUS_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_BIMC_NIUS_CFG_AHB_CBCR_IN)
#define HWIO_GCC_BIMC_NIUS_CFG_AHB_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_BIMC_NIUS_CFG_AHB_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_BIMC_NIUS_CFG_AHB_CBCR_CLK_ARES_BMSK                                                    0x4
#define HWIO_GCC_BIMC_NIUS_CFG_AHB_CBCR_CLK_ARES_SHFT                                                    0x2
#define HWIO_GCC_BIMC_NIUS_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_BIMC_NIUS_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_SYS_NOC_DCD_XO_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0000403c)
#define HWIO_GCC_SYS_NOC_DCD_XO_CBCR_RMSK                                                         0x80000005
#define HWIO_GCC_SYS_NOC_DCD_XO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SYS_NOC_DCD_XO_CBCR_ADDR, HWIO_GCC_SYS_NOC_DCD_XO_CBCR_RMSK)
#define HWIO_GCC_SYS_NOC_DCD_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_DCD_XO_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_DCD_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_DCD_XO_CBCR_ADDR,v)
#define HWIO_GCC_SYS_NOC_DCD_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_DCD_XO_CBCR_ADDR,m,v,HWIO_GCC_SYS_NOC_DCD_XO_CBCR_IN)
#define HWIO_GCC_SYS_NOC_DCD_XO_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_SYS_NOC_DCD_XO_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_SYS_NOC_DCD_XO_CBCR_CLK_ARES_BMSK                                                       0x4
#define HWIO_GCC_SYS_NOC_DCD_XO_CBCR_CLK_ARES_SHFT                                                       0x2
#define HWIO_GCC_SYS_NOC_DCD_XO_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_SYS_NOC_DCD_XO_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_SYS_NOC_HS_AXI_CMD_RCGR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00004040)
#define HWIO_GCC_SYS_NOC_HS_AXI_CMD_RCGR_RMSK                                                     0x80000013
#define HWIO_GCC_SYS_NOC_HS_AXI_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SYS_NOC_HS_AXI_CMD_RCGR_ADDR, HWIO_GCC_SYS_NOC_HS_AXI_CMD_RCGR_RMSK)
#define HWIO_GCC_SYS_NOC_HS_AXI_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_HS_AXI_CMD_RCGR_ADDR, m)
#define HWIO_GCC_SYS_NOC_HS_AXI_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_HS_AXI_CMD_RCGR_ADDR,v)
#define HWIO_GCC_SYS_NOC_HS_AXI_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_HS_AXI_CMD_RCGR_ADDR,m,v,HWIO_GCC_SYS_NOC_HS_AXI_CMD_RCGR_IN)
#define HWIO_GCC_SYS_NOC_HS_AXI_CMD_RCGR_ROOT_OFF_BMSK                                            0x80000000
#define HWIO_GCC_SYS_NOC_HS_AXI_CMD_RCGR_ROOT_OFF_SHFT                                                  0x1f
#define HWIO_GCC_SYS_NOC_HS_AXI_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                            0x10
#define HWIO_GCC_SYS_NOC_HS_AXI_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                             0x4
#define HWIO_GCC_SYS_NOC_HS_AXI_CMD_RCGR_ROOT_EN_BMSK                                                    0x2
#define HWIO_GCC_SYS_NOC_HS_AXI_CMD_RCGR_ROOT_EN_SHFT                                                    0x1
#define HWIO_GCC_SYS_NOC_HS_AXI_CMD_RCGR_UPDATE_BMSK                                                     0x1
#define HWIO_GCC_SYS_NOC_HS_AXI_CMD_RCGR_UPDATE_SHFT                                                     0x0

#define HWIO_GCC_SYS_NOC_HS_AXI_CFG_RCGR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00004044)
#define HWIO_GCC_SYS_NOC_HS_AXI_CFG_RCGR_RMSK                                                          0x71f
#define HWIO_GCC_SYS_NOC_HS_AXI_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SYS_NOC_HS_AXI_CFG_RCGR_ADDR, HWIO_GCC_SYS_NOC_HS_AXI_CFG_RCGR_RMSK)
#define HWIO_GCC_SYS_NOC_HS_AXI_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_HS_AXI_CFG_RCGR_ADDR, m)
#define HWIO_GCC_SYS_NOC_HS_AXI_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_HS_AXI_CFG_RCGR_ADDR,v)
#define HWIO_GCC_SYS_NOC_HS_AXI_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_HS_AXI_CFG_RCGR_ADDR,m,v,HWIO_GCC_SYS_NOC_HS_AXI_CFG_RCGR_IN)
#define HWIO_GCC_SYS_NOC_HS_AXI_CFG_RCGR_SRC_SEL_BMSK                                                  0x700
#define HWIO_GCC_SYS_NOC_HS_AXI_CFG_RCGR_SRC_SEL_SHFT                                                    0x8
#define HWIO_GCC_SYS_NOC_HS_AXI_CFG_RCGR_SRC_DIV_BMSK                                                   0x1f
#define HWIO_GCC_SYS_NOC_HS_AXI_CFG_RCGR_SRC_DIV_SHFT                                                    0x0

#define HWIO_GCC_SYS_NOC_CDSP_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00004048)
#define HWIO_GCC_SYS_NOC_CDSP_CBCR_RMSK                                                           0x80000005
#define HWIO_GCC_SYS_NOC_CDSP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SYS_NOC_CDSP_CBCR_ADDR, HWIO_GCC_SYS_NOC_CDSP_CBCR_RMSK)
#define HWIO_GCC_SYS_NOC_CDSP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_CDSP_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_CDSP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_CDSP_CBCR_ADDR,v)
#define HWIO_GCC_SYS_NOC_CDSP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_CDSP_CBCR_ADDR,m,v,HWIO_GCC_SYS_NOC_CDSP_CBCR_IN)
#define HWIO_GCC_SYS_NOC_CDSP_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_SYS_NOC_CDSP_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_SYS_NOC_CDSP_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_SYS_NOC_CDSP_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_SYS_NOC_CDSP_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_SYS_NOC_CDSP_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_CONFIG_NOC_BCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00005000)
#define HWIO_GCC_CONFIG_NOC_BCR_RMSK                                                                     0x1
#define HWIO_GCC_CONFIG_NOC_BCR_IN          \
        in_dword_masked(HWIO_GCC_CONFIG_NOC_BCR_ADDR, HWIO_GCC_CONFIG_NOC_BCR_RMSK)
#define HWIO_GCC_CONFIG_NOC_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CONFIG_NOC_BCR_ADDR, m)
#define HWIO_GCC_CONFIG_NOC_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CONFIG_NOC_BCR_ADDR,v)
#define HWIO_GCC_CONFIG_NOC_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CONFIG_NOC_BCR_ADDR,m,v,HWIO_GCC_CONFIG_NOC_BCR_IN)
#define HWIO_GCC_CONFIG_NOC_BCR_BLK_ARES_BMSK                                                            0x1
#define HWIO_GCC_CONFIG_NOC_BCR_BLK_ARES_SHFT                                                            0x0

#define HWIO_GCC_CFG_NOC_AHB_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00005004)
#define HWIO_GCC_CFG_NOC_AHB_CBCR_RMSK                                                            0x80000005
#define HWIO_GCC_CFG_NOC_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CFG_NOC_AHB_CBCR_ADDR, HWIO_GCC_CFG_NOC_AHB_CBCR_RMSK)
#define HWIO_GCC_CFG_NOC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CFG_NOC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CFG_NOC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CFG_NOC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CFG_NOC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CFG_NOC_AHB_CBCR_ADDR,m,v,HWIO_GCC_CFG_NOC_AHB_CBCR_IN)
#define HWIO_GCC_CFG_NOC_AHB_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_CFG_NOC_AHB_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_CFG_NOC_AHB_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_CFG_NOC_AHB_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_GCC_CFG_NOC_AHB_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_CFG_NOC_AHB_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00005008)
#define HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_RMSK                                                      0x80000005
#define HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_ADDR, HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_RMSK)
#define HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_ADDR,m,v,HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_IN)
#define HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_CLK_ARES_BMSK                                                    0x4
#define HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_CLK_ARES_SHFT                                                    0x2
#define HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_CFG_NOC_SOUTH_AHB_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0000500c)
#define HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_RMSK                                                      0x80000005
#define HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_ADDR, HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_RMSK)
#define HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_ADDR,m,v,HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_IN)
#define HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_CLK_ARES_BMSK                                                    0x4
#define HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_CLK_ARES_SHFT                                                    0x2
#define HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_CFG_NOC_NORTH_AHB_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00005014)
#define HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_RMSK                                                        0x80000005
#define HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_ADDR, HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_RMSK)
#define HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_ADDR, m)
#define HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_ADDR,v)
#define HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_ADDR,m,v,HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_IN)
#define HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_CFG_NOC_USB3_AXI_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00005018)
#define HWIO_GCC_CFG_NOC_USB3_AXI_CBCR_RMSK                                                       0x80000005
#define HWIO_GCC_CFG_NOC_USB3_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CFG_NOC_USB3_AXI_CBCR_ADDR, HWIO_GCC_CFG_NOC_USB3_AXI_CBCR_RMSK)
#define HWIO_GCC_CFG_NOC_USB3_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CFG_NOC_USB3_AXI_CBCR_ADDR, m)
#define HWIO_GCC_CFG_NOC_USB3_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CFG_NOC_USB3_AXI_CBCR_ADDR,v)
#define HWIO_GCC_CFG_NOC_USB3_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CFG_NOC_USB3_AXI_CBCR_ADDR,m,v,HWIO_GCC_CFG_NOC_USB3_AXI_CBCR_IN)
#define HWIO_GCC_CFG_NOC_USB3_AXI_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_CFG_NOC_USB3_AXI_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_CFG_NOC_USB3_AXI_CBCR_CLK_ARES_BMSK                                                     0x4
#define HWIO_GCC_CFG_NOC_USB3_AXI_CBCR_CLK_ARES_SHFT                                                     0x2
#define HWIO_GCC_CFG_NOC_USB3_AXI_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_CFG_NOC_USB3_AXI_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_CFG_NOC_USB2_AXI_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00005058)
#define HWIO_GCC_CFG_NOC_USB2_AXI_CBCR_RMSK                                                       0x80000005
#define HWIO_GCC_CFG_NOC_USB2_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CFG_NOC_USB2_AXI_CBCR_ADDR, HWIO_GCC_CFG_NOC_USB2_AXI_CBCR_RMSK)
#define HWIO_GCC_CFG_NOC_USB2_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CFG_NOC_USB2_AXI_CBCR_ADDR, m)
#define HWIO_GCC_CFG_NOC_USB2_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CFG_NOC_USB2_AXI_CBCR_ADDR,v)
#define HWIO_GCC_CFG_NOC_USB2_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CFG_NOC_USB2_AXI_CBCR_ADDR,m,v,HWIO_GCC_CFG_NOC_USB2_AXI_CBCR_IN)
#define HWIO_GCC_CFG_NOC_USB2_AXI_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_CFG_NOC_USB2_AXI_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_CFG_NOC_USB2_AXI_CBCR_CLK_ARES_BMSK                                                     0x4
#define HWIO_GCC_CFG_NOC_USB2_AXI_CBCR_CLK_ARES_SHFT                                                     0x2
#define HWIO_GCC_CFG_NOC_USB2_AXI_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_CFG_NOC_USB2_AXI_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_CNOC_PERIPH_AHB_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00005040)
#define HWIO_GCC_CNOC_PERIPH_AHB_CBCR_RMSK                                                        0x80000005
#define HWIO_GCC_CNOC_PERIPH_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_PERIPH_AHB_CBCR_ADDR, HWIO_GCC_CNOC_PERIPH_AHB_CBCR_RMSK)
#define HWIO_GCC_CNOC_PERIPH_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_PERIPH_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_PERIPH_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_PERIPH_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_PERIPH_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_PERIPH_AHB_CBCR_ADDR,m,v,HWIO_GCC_CNOC_PERIPH_AHB_CBCR_IN)
#define HWIO_GCC_CNOC_PERIPH_AHB_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_CNOC_PERIPH_AHB_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_CNOC_PERIPH_AHB_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_CNOC_PERIPH_AHB_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_CNOC_PERIPH_AHB_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_CNOC_PERIPH_AHB_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_CNOC_PERIPH_SOUTH_AHB_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0000501c)
#define HWIO_GCC_CNOC_PERIPH_SOUTH_AHB_CBCR_RMSK                                                  0x80000005
#define HWIO_GCC_CNOC_PERIPH_SOUTH_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_PERIPH_SOUTH_AHB_CBCR_ADDR, HWIO_GCC_CNOC_PERIPH_SOUTH_AHB_CBCR_RMSK)
#define HWIO_GCC_CNOC_PERIPH_SOUTH_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_PERIPH_SOUTH_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_PERIPH_SOUTH_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_PERIPH_SOUTH_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_PERIPH_SOUTH_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_PERIPH_SOUTH_AHB_CBCR_ADDR,m,v,HWIO_GCC_CNOC_PERIPH_SOUTH_AHB_CBCR_IN)
#define HWIO_GCC_CNOC_PERIPH_SOUTH_AHB_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_CNOC_PERIPH_SOUTH_AHB_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_CNOC_PERIPH_SOUTH_AHB_CBCR_CLK_ARES_BMSK                                                0x4
#define HWIO_GCC_CNOC_PERIPH_SOUTH_AHB_CBCR_CLK_ARES_SHFT                                                0x2
#define HWIO_GCC_CNOC_PERIPH_SOUTH_AHB_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_CNOC_PERIPH_SOUTH_AHB_CBCR_CLK_ENABLE_SHFT                                              0x0

#define HWIO_GCC_CNOC_PERIPH_NORTH_AHB_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00005020)
#define HWIO_GCC_CNOC_PERIPH_NORTH_AHB_CBCR_RMSK                                                  0x80000005
#define HWIO_GCC_CNOC_PERIPH_NORTH_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_PERIPH_NORTH_AHB_CBCR_ADDR, HWIO_GCC_CNOC_PERIPH_NORTH_AHB_CBCR_RMSK)
#define HWIO_GCC_CNOC_PERIPH_NORTH_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_PERIPH_NORTH_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_PERIPH_NORTH_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_PERIPH_NORTH_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_PERIPH_NORTH_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_PERIPH_NORTH_AHB_CBCR_ADDR,m,v,HWIO_GCC_CNOC_PERIPH_NORTH_AHB_CBCR_IN)
#define HWIO_GCC_CNOC_PERIPH_NORTH_AHB_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_CNOC_PERIPH_NORTH_AHB_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_CNOC_PERIPH_NORTH_AHB_CBCR_CLK_ARES_BMSK                                                0x4
#define HWIO_GCC_CNOC_PERIPH_NORTH_AHB_CBCR_CLK_ARES_SHFT                                                0x2
#define HWIO_GCC_CNOC_PERIPH_NORTH_AHB_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_CNOC_PERIPH_NORTH_AHB_CBCR_CLK_ENABLE_SHFT                                              0x0

#define HWIO_GCC_CFG_NOC_DCD_XO_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00005024)
#define HWIO_GCC_CFG_NOC_DCD_XO_CBCR_RMSK                                                         0x80000005
#define HWIO_GCC_CFG_NOC_DCD_XO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CFG_NOC_DCD_XO_CBCR_ADDR, HWIO_GCC_CFG_NOC_DCD_XO_CBCR_RMSK)
#define HWIO_GCC_CFG_NOC_DCD_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CFG_NOC_DCD_XO_CBCR_ADDR, m)
#define HWIO_GCC_CFG_NOC_DCD_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CFG_NOC_DCD_XO_CBCR_ADDR,v)
#define HWIO_GCC_CFG_NOC_DCD_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CFG_NOC_DCD_XO_CBCR_ADDR,m,v,HWIO_GCC_CFG_NOC_DCD_XO_CBCR_IN)
#define HWIO_GCC_CFG_NOC_DCD_XO_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_CFG_NOC_DCD_XO_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_CFG_NOC_DCD_XO_CBCR_CLK_ARES_BMSK                                                       0x4
#define HWIO_GCC_CFG_NOC_DCD_XO_CBCR_CLK_ARES_SHFT                                                       0x2
#define HWIO_GCC_CFG_NOC_DCD_XO_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_CFG_NOC_DCD_XO_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_CFG_NOC_NORTH_DCD_XO_CBCR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00005028)
#define HWIO_GCC_CFG_NOC_NORTH_DCD_XO_CBCR_RMSK                                                   0x80000005
#define HWIO_GCC_CFG_NOC_NORTH_DCD_XO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CFG_NOC_NORTH_DCD_XO_CBCR_ADDR, HWIO_GCC_CFG_NOC_NORTH_DCD_XO_CBCR_RMSK)
#define HWIO_GCC_CFG_NOC_NORTH_DCD_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CFG_NOC_NORTH_DCD_XO_CBCR_ADDR, m)
#define HWIO_GCC_CFG_NOC_NORTH_DCD_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CFG_NOC_NORTH_DCD_XO_CBCR_ADDR,v)
#define HWIO_GCC_CFG_NOC_NORTH_DCD_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CFG_NOC_NORTH_DCD_XO_CBCR_ADDR,m,v,HWIO_GCC_CFG_NOC_NORTH_DCD_XO_CBCR_IN)
#define HWIO_GCC_CFG_NOC_NORTH_DCD_XO_CBCR_CLK_OFF_BMSK                                           0x80000000
#define HWIO_GCC_CFG_NOC_NORTH_DCD_XO_CBCR_CLK_OFF_SHFT                                                 0x1f
#define HWIO_GCC_CFG_NOC_NORTH_DCD_XO_CBCR_CLK_ARES_BMSK                                                 0x4
#define HWIO_GCC_CFG_NOC_NORTH_DCD_XO_CBCR_CLK_ARES_SHFT                                                 0x2
#define HWIO_GCC_CFG_NOC_NORTH_DCD_XO_CBCR_CLK_ENABLE_BMSK                                               0x1
#define HWIO_GCC_CFG_NOC_NORTH_DCD_XO_CBCR_CLK_ENABLE_SHFT                                               0x0

#define HWIO_GCC_CFG_NOC_SOUTH_DCD_XO_CBCR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0000502c)
#define HWIO_GCC_CFG_NOC_SOUTH_DCD_XO_CBCR_RMSK                                                   0x80000005
#define HWIO_GCC_CFG_NOC_SOUTH_DCD_XO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CFG_NOC_SOUTH_DCD_XO_CBCR_ADDR, HWIO_GCC_CFG_NOC_SOUTH_DCD_XO_CBCR_RMSK)
#define HWIO_GCC_CFG_NOC_SOUTH_DCD_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CFG_NOC_SOUTH_DCD_XO_CBCR_ADDR, m)
#define HWIO_GCC_CFG_NOC_SOUTH_DCD_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CFG_NOC_SOUTH_DCD_XO_CBCR_ADDR,v)
#define HWIO_GCC_CFG_NOC_SOUTH_DCD_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CFG_NOC_SOUTH_DCD_XO_CBCR_ADDR,m,v,HWIO_GCC_CFG_NOC_SOUTH_DCD_XO_CBCR_IN)
#define HWIO_GCC_CFG_NOC_SOUTH_DCD_XO_CBCR_CLK_OFF_BMSK                                           0x80000000
#define HWIO_GCC_CFG_NOC_SOUTH_DCD_XO_CBCR_CLK_OFF_SHFT                                                 0x1f
#define HWIO_GCC_CFG_NOC_SOUTH_DCD_XO_CBCR_CLK_ARES_BMSK                                                 0x4
#define HWIO_GCC_CFG_NOC_SOUTH_DCD_XO_CBCR_CLK_ARES_SHFT                                                 0x2
#define HWIO_GCC_CFG_NOC_SOUTH_DCD_XO_CBCR_CLK_ENABLE_BMSK                                               0x1
#define HWIO_GCC_CFG_NOC_SOUTH_DCD_XO_CBCR_CLK_ENABLE_SHFT                                               0x0

#define HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00005034)
#define HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_RMSK                                                      0x80000005
#define HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_ADDR, HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_RMSK)
#define HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_ADDR, m)
#define HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_ADDR,v)
#define HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_ADDR,m,v,HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_IN)
#define HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_CLK_ARES_BMSK                                                    0x4
#define HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_CLK_ARES_SHFT                                                    0x2
#define HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_CFG_NOC_AH2PHY_XO_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00005038)
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_RMSK                                                         0x80000013
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_CONFIG_NOC_CMD_RCGR_ADDR, HWIO_GCC_CONFIG_NOC_CMD_RCGR_RMSK)
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_CONFIG_NOC_CMD_RCGR_ADDR, m)
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_CONFIG_NOC_CMD_RCGR_ADDR,v)
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CONFIG_NOC_CMD_RCGR_ADDR,m,v,HWIO_GCC_CONFIG_NOC_CMD_RCGR_IN)
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_ROOT_OFF_BMSK                                                0x80000000
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_ROOT_OFF_SHFT                                                      0x1f
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                0x10
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                 0x4
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_ROOT_EN_BMSK                                                        0x2
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_ROOT_EN_SHFT                                                        0x1
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_UPDATE_BMSK                                                         0x1
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_UPDATE_SHFT                                                         0x0

#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0000503c)
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_RMSK                                                              0x71f
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_CONFIG_NOC_CFG_RCGR_ADDR, HWIO_GCC_CONFIG_NOC_CFG_RCGR_RMSK)
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_CONFIG_NOC_CFG_RCGR_ADDR, m)
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_CONFIG_NOC_CFG_RCGR_ADDR,v)
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CONFIG_NOC_CFG_RCGR_ADDR,m,v,HWIO_GCC_CONFIG_NOC_CFG_RCGR_IN)
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_SRC_SEL_BMSK                                                      0x700
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_SRC_SEL_SHFT                                                        0x8
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_SRC_DIV_BMSK                                                       0x1f
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_SRC_DIV_SHFT                                                        0x0

#define HWIO_GCC_CNOC_PERIPH_CMD_RCGR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00005050)
#define HWIO_GCC_CNOC_PERIPH_CMD_RCGR_RMSK                                                        0x80000013
#define HWIO_GCC_CNOC_PERIPH_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_PERIPH_CMD_RCGR_ADDR, HWIO_GCC_CNOC_PERIPH_CMD_RCGR_RMSK)
#define HWIO_GCC_CNOC_PERIPH_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_PERIPH_CMD_RCGR_ADDR, m)
#define HWIO_GCC_CNOC_PERIPH_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_PERIPH_CMD_RCGR_ADDR,v)
#define HWIO_GCC_CNOC_PERIPH_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_PERIPH_CMD_RCGR_ADDR,m,v,HWIO_GCC_CNOC_PERIPH_CMD_RCGR_IN)
#define HWIO_GCC_CNOC_PERIPH_CMD_RCGR_ROOT_OFF_BMSK                                               0x80000000
#define HWIO_GCC_CNOC_PERIPH_CMD_RCGR_ROOT_OFF_SHFT                                                     0x1f
#define HWIO_GCC_CNOC_PERIPH_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                               0x10
#define HWIO_GCC_CNOC_PERIPH_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                0x4
#define HWIO_GCC_CNOC_PERIPH_CMD_RCGR_ROOT_EN_BMSK                                                       0x2
#define HWIO_GCC_CNOC_PERIPH_CMD_RCGR_ROOT_EN_SHFT                                                       0x1
#define HWIO_GCC_CNOC_PERIPH_CMD_RCGR_UPDATE_BMSK                                                        0x1
#define HWIO_GCC_CNOC_PERIPH_CMD_RCGR_UPDATE_SHFT                                                        0x0

#define HWIO_GCC_CNOC_PERIPH_CFG_RCGR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00005054)
#define HWIO_GCC_CNOC_PERIPH_CFG_RCGR_RMSK                                                             0x71f
#define HWIO_GCC_CNOC_PERIPH_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_PERIPH_CFG_RCGR_ADDR, HWIO_GCC_CNOC_PERIPH_CFG_RCGR_RMSK)
#define HWIO_GCC_CNOC_PERIPH_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_PERIPH_CFG_RCGR_ADDR, m)
#define HWIO_GCC_CNOC_PERIPH_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_PERIPH_CFG_RCGR_ADDR,v)
#define HWIO_GCC_CNOC_PERIPH_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_PERIPH_CFG_RCGR_ADDR,m,v,HWIO_GCC_CNOC_PERIPH_CFG_RCGR_IN)
#define HWIO_GCC_CNOC_PERIPH_CFG_RCGR_SRC_SEL_BMSK                                                     0x700
#define HWIO_GCC_CNOC_PERIPH_CFG_RCGR_SRC_SEL_SHFT                                                       0x8
#define HWIO_GCC_CNOC_PERIPH_CFG_RCGR_SRC_DIV_BMSK                                                      0x1f
#define HWIO_GCC_CNOC_PERIPH_CFG_RCGR_SRC_DIV_SHFT                                                       0x0

#define HWIO_GCC_TIC_CFG_AHB_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00010000)
#define HWIO_GCC_TIC_CFG_AHB_CBCR_RMSK                                                            0x80007ff5
#define HWIO_GCC_TIC_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_TIC_CFG_AHB_CBCR_ADDR, HWIO_GCC_TIC_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_TIC_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TIC_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_TIC_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TIC_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_TIC_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TIC_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_TIC_CFG_AHB_CBCR_IN)
#define HWIO_GCC_TIC_CFG_AHB_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_TIC_CFG_AHB_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_TIC_CFG_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                              0x4000
#define HWIO_GCC_TIC_CFG_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                 0xe
#define HWIO_GCC_TIC_CFG_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                            0x2000
#define HWIO_GCC_TIC_CFG_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                               0xd
#define HWIO_GCC_TIC_CFG_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                           0x1000
#define HWIO_GCC_TIC_CFG_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                              0xc
#define HWIO_GCC_TIC_CFG_AHB_CBCR_WAKEUP_BMSK                                                          0xf00
#define HWIO_GCC_TIC_CFG_AHB_CBCR_WAKEUP_SHFT                                                            0x8
#define HWIO_GCC_TIC_CFG_AHB_CBCR_SLEEP_BMSK                                                            0xf0
#define HWIO_GCC_TIC_CFG_AHB_CBCR_SLEEP_SHFT                                                             0x4
#define HWIO_GCC_TIC_CFG_AHB_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_TIC_CFG_AHB_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_GCC_TIC_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_TIC_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_IMEM_BCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00008000)
#define HWIO_GCC_IMEM_BCR_RMSK                                                                           0x1
#define HWIO_GCC_IMEM_BCR_IN          \
        in_dword_masked(HWIO_GCC_IMEM_BCR_ADDR, HWIO_GCC_IMEM_BCR_RMSK)
#define HWIO_GCC_IMEM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_IMEM_BCR_ADDR, m)
#define HWIO_GCC_IMEM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_IMEM_BCR_ADDR,v)
#define HWIO_GCC_IMEM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IMEM_BCR_ADDR,m,v,HWIO_GCC_IMEM_BCR_IN)
#define HWIO_GCC_IMEM_BCR_BLK_ARES_BMSK                                                                  0x1
#define HWIO_GCC_IMEM_BCR_BLK_ARES_SHFT                                                                  0x0

#define HWIO_GCC_IMEM_AXI_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00008004)
#define HWIO_GCC_IMEM_AXI_CBCR_RMSK                                                               0xf000fff4
#define HWIO_GCC_IMEM_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_IMEM_AXI_CBCR_ADDR, HWIO_GCC_IMEM_AXI_CBCR_RMSK)
#define HWIO_GCC_IMEM_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_IMEM_AXI_CBCR_ADDR, m)
#define HWIO_GCC_IMEM_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_IMEM_AXI_CBCR_ADDR,v)
#define HWIO_GCC_IMEM_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IMEM_AXI_CBCR_ADDR,m,v,HWIO_GCC_IMEM_AXI_CBCR_IN)
#define HWIO_GCC_IMEM_AXI_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_IMEM_AXI_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_IMEM_AXI_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                      0x70000000
#define HWIO_GCC_IMEM_AXI_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                            0x1c
#define HWIO_GCC_IMEM_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                              0x8000
#define HWIO_GCC_IMEM_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                 0xf
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_CORE_ON_BMSK                                                 0x4000
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_CORE_ON_SHFT                                                    0xe
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                               0x2000
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                  0xd
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                              0x1000
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                 0xc
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_BMSK                                                             0xf00
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_SHFT                                                               0x8
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_BMSK                                                               0xf0
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_SHFT                                                                0x4
#define HWIO_GCC_IMEM_AXI_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_IMEM_AXI_CBCR_CLK_ARES_SHFT                                                             0x2

#define HWIO_GCC_IMEM_CFG_AHB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00008008)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_RMSK                                                           0xf0008005
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_IMEM_CFG_AHB_CBCR_ADDR, HWIO_GCC_IMEM_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_IMEM_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_IMEM_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IMEM_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_IMEM_CFG_AHB_CBCR_IN)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                  0x70000000
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                        0x1c
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                          0x8000
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                             0xf
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_MMSS_BCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000b000)
#define HWIO_GCC_MMSS_BCR_RMSK                                                                           0x1
#define HWIO_GCC_MMSS_BCR_IN          \
        in_dword_masked(HWIO_GCC_MMSS_BCR_ADDR, HWIO_GCC_MMSS_BCR_RMSK)
#define HWIO_GCC_MMSS_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MMSS_BCR_ADDR, m)
#define HWIO_GCC_MMSS_BCR_OUT(v)      \
        out_dword(HWIO_GCC_MMSS_BCR_ADDR,v)
#define HWIO_GCC_MMSS_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMSS_BCR_ADDR,m,v,HWIO_GCC_MMSS_BCR_IN)
#define HWIO_GCC_MMSS_BCR_BLK_ARES_BMSK                                                                  0x1
#define HWIO_GCC_MMSS_BCR_BLK_ARES_SHFT                                                                  0x0

#define HWIO_GCC_MMSS_GDSCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0000b004)
#define HWIO_GCC_MMSS_GDSCR_RMSK                                                                  0xf8ffffff
#define HWIO_GCC_MMSS_GDSCR_IN          \
        in_dword_masked(HWIO_GCC_MMSS_GDSCR_ADDR, HWIO_GCC_MMSS_GDSCR_RMSK)
#define HWIO_GCC_MMSS_GDSCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MMSS_GDSCR_ADDR, m)
#define HWIO_GCC_MMSS_GDSCR_OUT(v)      \
        out_dword(HWIO_GCC_MMSS_GDSCR_ADDR,v)
#define HWIO_GCC_MMSS_GDSCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMSS_GDSCR_ADDR,m,v,HWIO_GCC_MMSS_GDSCR_IN)
#define HWIO_GCC_MMSS_GDSCR_PWR_ON_BMSK                                                           0x80000000
#define HWIO_GCC_MMSS_GDSCR_PWR_ON_SHFT                                                                 0x1f
#define HWIO_GCC_MMSS_GDSCR_GDSC_STATE_BMSK                                                       0x78000000
#define HWIO_GCC_MMSS_GDSCR_GDSC_STATE_SHFT                                                             0x1b
#define HWIO_GCC_MMSS_GDSCR_EN_REST_WAIT_BMSK                                                       0xf00000
#define HWIO_GCC_MMSS_GDSCR_EN_REST_WAIT_SHFT                                                           0x14
#define HWIO_GCC_MMSS_GDSCR_EN_FEW_WAIT_BMSK                                                         0xf0000
#define HWIO_GCC_MMSS_GDSCR_EN_FEW_WAIT_SHFT                                                            0x10
#define HWIO_GCC_MMSS_GDSCR_CLK_DIS_WAIT_BMSK                                                         0xf000
#define HWIO_GCC_MMSS_GDSCR_CLK_DIS_WAIT_SHFT                                                            0xc
#define HWIO_GCC_MMSS_GDSCR_RETAIN_FF_ENABLE_BMSK                                                      0x800
#define HWIO_GCC_MMSS_GDSCR_RETAIN_FF_ENABLE_SHFT                                                        0xb
#define HWIO_GCC_MMSS_GDSCR_RESTORE_BMSK                                                               0x400
#define HWIO_GCC_MMSS_GDSCR_RESTORE_SHFT                                                                 0xa
#define HWIO_GCC_MMSS_GDSCR_SAVE_BMSK                                                                  0x200
#define HWIO_GCC_MMSS_GDSCR_SAVE_SHFT                                                                    0x9
#define HWIO_GCC_MMSS_GDSCR_RETAIN_BMSK                                                                0x100
#define HWIO_GCC_MMSS_GDSCR_RETAIN_SHFT                                                                  0x8
#define HWIO_GCC_MMSS_GDSCR_EN_REST_BMSK                                                                0x80
#define HWIO_GCC_MMSS_GDSCR_EN_REST_SHFT                                                                 0x7
#define HWIO_GCC_MMSS_GDSCR_EN_FEW_BMSK                                                                 0x40
#define HWIO_GCC_MMSS_GDSCR_EN_FEW_SHFT                                                                  0x6
#define HWIO_GCC_MMSS_GDSCR_CLAMP_IO_BMSK                                                               0x20
#define HWIO_GCC_MMSS_GDSCR_CLAMP_IO_SHFT                                                                0x5
#define HWIO_GCC_MMSS_GDSCR_CLK_DISABLE_BMSK                                                            0x10
#define HWIO_GCC_MMSS_GDSCR_CLK_DISABLE_SHFT                                                             0x4
#define HWIO_GCC_MMSS_GDSCR_PD_ARES_BMSK                                                                 0x8
#define HWIO_GCC_MMSS_GDSCR_PD_ARES_SHFT                                                                 0x3
#define HWIO_GCC_MMSS_GDSCR_SW_OVERRIDE_BMSK                                                             0x4
#define HWIO_GCC_MMSS_GDSCR_SW_OVERRIDE_SHFT                                                             0x2
#define HWIO_GCC_MMSS_GDSCR_HW_CONTROL_BMSK                                                              0x2
#define HWIO_GCC_MMSS_GDSCR_HW_CONTROL_SHFT                                                              0x1
#define HWIO_GCC_MMSS_GDSCR_SW_COLLAPSE_BMSK                                                             0x1
#define HWIO_GCC_MMSS_GDSCR_SW_COLLAPSE_SHFT                                                             0x0

#define HWIO_GCC_MMSS_SYS_NOC_AXI_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00009000)
#define HWIO_GCC_MMSS_SYS_NOC_AXI_CBCR_RMSK                                                       0x80000007
#define HWIO_GCC_MMSS_SYS_NOC_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MMSS_SYS_NOC_AXI_CBCR_ADDR, HWIO_GCC_MMSS_SYS_NOC_AXI_CBCR_RMSK)
#define HWIO_GCC_MMSS_SYS_NOC_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MMSS_SYS_NOC_AXI_CBCR_ADDR, m)
#define HWIO_GCC_MMSS_SYS_NOC_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MMSS_SYS_NOC_AXI_CBCR_ADDR,v)
#define HWIO_GCC_MMSS_SYS_NOC_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMSS_SYS_NOC_AXI_CBCR_ADDR,m,v,HWIO_GCC_MMSS_SYS_NOC_AXI_CBCR_IN)
#define HWIO_GCC_MMSS_SYS_NOC_AXI_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_MMSS_SYS_NOC_AXI_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_MMSS_SYS_NOC_AXI_CBCR_CLK_ARES_BMSK                                                     0x4
#define HWIO_GCC_MMSS_SYS_NOC_AXI_CBCR_CLK_ARES_SHFT                                                     0x2
#define HWIO_GCC_MMSS_SYS_NOC_AXI_CBCR_HW_CTL_BMSK                                                       0x2
#define HWIO_GCC_MMSS_SYS_NOC_AXI_CBCR_HW_CTL_SHFT                                                       0x1
#define HWIO_GCC_MMSS_SYS_NOC_AXI_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_MMSS_SYS_NOC_AXI_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00009004)
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_RMSK                                                       0xf0008005
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_ADDR, HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_IN)
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                              0x70000000
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                    0x1c
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                      0x8000
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                         0xf
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_CLK_ARES_BMSK                                                     0x4
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_CLK_ARES_SHFT                                                     0x2
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_MMSS_AT_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00009008)
#define HWIO_GCC_MMSS_AT_CBCR_RMSK                                                                0x80000005
#define HWIO_GCC_MMSS_AT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MMSS_AT_CBCR_ADDR, HWIO_GCC_MMSS_AT_CBCR_RMSK)
#define HWIO_GCC_MMSS_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MMSS_AT_CBCR_ADDR, m)
#define HWIO_GCC_MMSS_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MMSS_AT_CBCR_ADDR,v)
#define HWIO_GCC_MMSS_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMSS_AT_CBCR_ADDR,m,v,HWIO_GCC_MMSS_AT_CBCR_IN)
#define HWIO_GCC_MMSS_AT_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_MMSS_AT_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_MMSS_AT_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_MMSS_AT_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_MMSS_AT_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_MMSS_AT_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_MMSS_QM_CORE_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0000900c)
#define HWIO_GCC_MMSS_QM_CORE_CBCR_RMSK                                                           0x80000005
#define HWIO_GCC_MMSS_QM_CORE_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MMSS_QM_CORE_CBCR_ADDR, HWIO_GCC_MMSS_QM_CORE_CBCR_RMSK)
#define HWIO_GCC_MMSS_QM_CORE_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MMSS_QM_CORE_CBCR_ADDR, m)
#define HWIO_GCC_MMSS_QM_CORE_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MMSS_QM_CORE_CBCR_ADDR,v)
#define HWIO_GCC_MMSS_QM_CORE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMSS_QM_CORE_CBCR_ADDR,m,v,HWIO_GCC_MMSS_QM_CORE_CBCR_IN)
#define HWIO_GCC_MMSS_QM_CORE_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_MMSS_QM_CORE_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_MMSS_QM_CORE_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_MMSS_QM_CORE_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_MMSS_QM_CORE_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_MMSS_QM_CORE_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_MMSS_TRIG_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00009010)
#define HWIO_GCC_MMSS_TRIG_CBCR_RMSK                                                              0x80000005
#define HWIO_GCC_MMSS_TRIG_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MMSS_TRIG_CBCR_ADDR, HWIO_GCC_MMSS_TRIG_CBCR_RMSK)
#define HWIO_GCC_MMSS_TRIG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MMSS_TRIG_CBCR_ADDR, m)
#define HWIO_GCC_MMSS_TRIG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MMSS_TRIG_CBCR_ADDR,v)
#define HWIO_GCC_MMSS_TRIG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMSS_TRIG_CBCR_ADDR,m,v,HWIO_GCC_MMSS_TRIG_CBCR_IN)
#define HWIO_GCC_MMSS_TRIG_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_MMSS_TRIG_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_MMSS_TRIG_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_MMSS_TRIG_CBCR_CLK_ARES_SHFT                                                            0x2
#define HWIO_GCC_MMSS_TRIG_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_MMSS_TRIG_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_MMSS_QM_CORE_CMD_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00009014)
#define HWIO_GCC_MMSS_QM_CORE_CMD_RCGR_RMSK                                                       0x80000013
#define HWIO_GCC_MMSS_QM_CORE_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_MMSS_QM_CORE_CMD_RCGR_ADDR, HWIO_GCC_MMSS_QM_CORE_CMD_RCGR_RMSK)
#define HWIO_GCC_MMSS_QM_CORE_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_MMSS_QM_CORE_CMD_RCGR_ADDR, m)
#define HWIO_GCC_MMSS_QM_CORE_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_MMSS_QM_CORE_CMD_RCGR_ADDR,v)
#define HWIO_GCC_MMSS_QM_CORE_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMSS_QM_CORE_CMD_RCGR_ADDR,m,v,HWIO_GCC_MMSS_QM_CORE_CMD_RCGR_IN)
#define HWIO_GCC_MMSS_QM_CORE_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_GCC_MMSS_QM_CORE_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_GCC_MMSS_QM_CORE_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_GCC_MMSS_QM_CORE_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_GCC_MMSS_QM_CORE_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_GCC_MMSS_QM_CORE_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_GCC_MMSS_QM_CORE_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_GCC_MMSS_QM_CORE_CMD_RCGR_UPDATE_SHFT                                                       0x0

#define HWIO_GCC_MMSS_QM_CORE_CFG_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00009018)
#define HWIO_GCC_MMSS_QM_CORE_CFG_RCGR_RMSK                                                            0x71f
#define HWIO_GCC_MMSS_QM_CORE_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_MMSS_QM_CORE_CFG_RCGR_ADDR, HWIO_GCC_MMSS_QM_CORE_CFG_RCGR_RMSK)
#define HWIO_GCC_MMSS_QM_CORE_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_MMSS_QM_CORE_CFG_RCGR_ADDR, m)
#define HWIO_GCC_MMSS_QM_CORE_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_MMSS_QM_CORE_CFG_RCGR_ADDR,v)
#define HWIO_GCC_MMSS_QM_CORE_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMSS_QM_CORE_CFG_RCGR_ADDR,m,v,HWIO_GCC_MMSS_QM_CORE_CFG_RCGR_IN)
#define HWIO_GCC_MMSS_QM_CORE_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_GCC_MMSS_QM_CORE_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_GCC_MMSS_QM_CORE_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_GCC_MMSS_QM_CORE_CFG_RCGR_SRC_DIV_SHFT                                                      0x0

#define HWIO_GCC_MMSS_QM_AHB_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00009030)
#define HWIO_GCC_MMSS_QM_AHB_CBCR_RMSK                                                            0xf0008005
#define HWIO_GCC_MMSS_QM_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MMSS_QM_AHB_CBCR_ADDR, HWIO_GCC_MMSS_QM_AHB_CBCR_RMSK)
#define HWIO_GCC_MMSS_QM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MMSS_QM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_MMSS_QM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MMSS_QM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_MMSS_QM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMSS_QM_AHB_CBCR_ADDR,m,v,HWIO_GCC_MMSS_QM_AHB_CBCR_IN)
#define HWIO_GCC_MMSS_QM_AHB_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_MMSS_QM_AHB_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_MMSS_QM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                   0x70000000
#define HWIO_GCC_MMSS_QM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                         0x1c
#define HWIO_GCC_MMSS_QM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                           0x8000
#define HWIO_GCC_MMSS_QM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                              0xf
#define HWIO_GCC_MMSS_QM_AHB_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_MMSS_QM_AHB_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_GCC_MMSS_QM_AHB_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_MMSS_QM_AHB_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_MMSS_NOC_AT_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00009034)
#define HWIO_GCC_MMSS_NOC_AT_CBCR_RMSK                                                            0x80000005
#define HWIO_GCC_MMSS_NOC_AT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MMSS_NOC_AT_CBCR_ADDR, HWIO_GCC_MMSS_NOC_AT_CBCR_RMSK)
#define HWIO_GCC_MMSS_NOC_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MMSS_NOC_AT_CBCR_ADDR, m)
#define HWIO_GCC_MMSS_NOC_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MMSS_NOC_AT_CBCR_ADDR,v)
#define HWIO_GCC_MMSS_NOC_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMSS_NOC_AT_CBCR_ADDR,m,v,HWIO_GCC_MMSS_NOC_AT_CBCR_IN)
#define HWIO_GCC_MMSS_NOC_AT_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_MMSS_NOC_AT_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_MMSS_NOC_AT_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_MMSS_NOC_AT_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_GCC_MMSS_NOC_AT_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_MMSS_NOC_AT_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_PIMEM_BCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0000a000)
#define HWIO_GCC_PIMEM_BCR_RMSK                                                                          0x1
#define HWIO_GCC_PIMEM_BCR_IN          \
        in_dword_masked(HWIO_GCC_PIMEM_BCR_ADDR, HWIO_GCC_PIMEM_BCR_RMSK)
#define HWIO_GCC_PIMEM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PIMEM_BCR_ADDR, m)
#define HWIO_GCC_PIMEM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PIMEM_BCR_ADDR,v)
#define HWIO_GCC_PIMEM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PIMEM_BCR_ADDR,m,v,HWIO_GCC_PIMEM_BCR_IN)
#define HWIO_GCC_PIMEM_BCR_BLK_ARES_BMSK                                                                 0x1
#define HWIO_GCC_PIMEM_BCR_BLK_ARES_SHFT                                                                 0x0

#define HWIO_GCC_PIMEM_AXI_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000a004)
#define HWIO_GCC_PIMEM_AXI_CBCR_RMSK                                                              0xf000fff7
#define HWIO_GCC_PIMEM_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PIMEM_AXI_CBCR_ADDR, HWIO_GCC_PIMEM_AXI_CBCR_RMSK)
#define HWIO_GCC_PIMEM_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PIMEM_AXI_CBCR_ADDR, m)
#define HWIO_GCC_PIMEM_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PIMEM_AXI_CBCR_ADDR,v)
#define HWIO_GCC_PIMEM_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PIMEM_AXI_CBCR_ADDR,m,v,HWIO_GCC_PIMEM_AXI_CBCR_IN)
#define HWIO_GCC_PIMEM_AXI_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_PIMEM_AXI_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_PIMEM_AXI_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                     0x70000000
#define HWIO_GCC_PIMEM_AXI_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                           0x1c
#define HWIO_GCC_PIMEM_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                             0x8000
#define HWIO_GCC_PIMEM_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                0xf
#define HWIO_GCC_PIMEM_AXI_CBCR_FORCE_MEM_CORE_ON_BMSK                                                0x4000
#define HWIO_GCC_PIMEM_AXI_CBCR_FORCE_MEM_CORE_ON_SHFT                                                   0xe
#define HWIO_GCC_PIMEM_AXI_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                              0x2000
#define HWIO_GCC_PIMEM_AXI_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                 0xd
#define HWIO_GCC_PIMEM_AXI_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                             0x1000
#define HWIO_GCC_PIMEM_AXI_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                0xc
#define HWIO_GCC_PIMEM_AXI_CBCR_WAKEUP_BMSK                                                            0xf00
#define HWIO_GCC_PIMEM_AXI_CBCR_WAKEUP_SHFT                                                              0x8
#define HWIO_GCC_PIMEM_AXI_CBCR_SLEEP_BMSK                                                              0xf0
#define HWIO_GCC_PIMEM_AXI_CBCR_SLEEP_SHFT                                                               0x4
#define HWIO_GCC_PIMEM_AXI_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_PIMEM_AXI_CBCR_CLK_ARES_SHFT                                                            0x2
#define HWIO_GCC_PIMEM_AXI_CBCR_HW_CTL_BMSK                                                              0x2
#define HWIO_GCC_PIMEM_AXI_CBCR_HW_CTL_SHFT                                                              0x1
#define HWIO_GCC_PIMEM_AXI_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_PIMEM_AXI_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_PIMEM_AXI_CMD_RCGR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0000a008)
#define HWIO_GCC_PIMEM_AXI_CMD_RCGR_RMSK                                                          0x80000013
#define HWIO_GCC_PIMEM_AXI_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_PIMEM_AXI_CMD_RCGR_ADDR, HWIO_GCC_PIMEM_AXI_CMD_RCGR_RMSK)
#define HWIO_GCC_PIMEM_AXI_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_PIMEM_AXI_CMD_RCGR_ADDR, m)
#define HWIO_GCC_PIMEM_AXI_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_PIMEM_AXI_CMD_RCGR_ADDR,v)
#define HWIO_GCC_PIMEM_AXI_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PIMEM_AXI_CMD_RCGR_ADDR,m,v,HWIO_GCC_PIMEM_AXI_CMD_RCGR_IN)
#define HWIO_GCC_PIMEM_AXI_CMD_RCGR_ROOT_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_PIMEM_AXI_CMD_RCGR_ROOT_OFF_SHFT                                                       0x1f
#define HWIO_GCC_PIMEM_AXI_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                 0x10
#define HWIO_GCC_PIMEM_AXI_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                  0x4
#define HWIO_GCC_PIMEM_AXI_CMD_RCGR_ROOT_EN_BMSK                                                         0x2
#define HWIO_GCC_PIMEM_AXI_CMD_RCGR_ROOT_EN_SHFT                                                         0x1
#define HWIO_GCC_PIMEM_AXI_CMD_RCGR_UPDATE_BMSK                                                          0x1
#define HWIO_GCC_PIMEM_AXI_CMD_RCGR_UPDATE_SHFT                                                          0x0

#define HWIO_GCC_PIMEM_AXI_CFG_RCGR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0000a00c)
#define HWIO_GCC_PIMEM_AXI_CFG_RCGR_RMSK                                                               0x71f
#define HWIO_GCC_PIMEM_AXI_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_PIMEM_AXI_CFG_RCGR_ADDR, HWIO_GCC_PIMEM_AXI_CFG_RCGR_RMSK)
#define HWIO_GCC_PIMEM_AXI_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_PIMEM_AXI_CFG_RCGR_ADDR, m)
#define HWIO_GCC_PIMEM_AXI_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_PIMEM_AXI_CFG_RCGR_ADDR,v)
#define HWIO_GCC_PIMEM_AXI_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PIMEM_AXI_CFG_RCGR_ADDR,m,v,HWIO_GCC_PIMEM_AXI_CFG_RCGR_IN)
#define HWIO_GCC_PIMEM_AXI_CFG_RCGR_SRC_SEL_BMSK                                                       0x700
#define HWIO_GCC_PIMEM_AXI_CFG_RCGR_SRC_SEL_SHFT                                                         0x8
#define HWIO_GCC_PIMEM_AXI_CFG_RCGR_SRC_DIV_BMSK                                                        0x1f
#define HWIO_GCC_PIMEM_AXI_CFG_RCGR_SRC_DIV_SHFT                                                         0x0

#define HWIO_GCC_PIMEM_AHB_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000a020)
#define HWIO_GCC_PIMEM_AHB_CBCR_RMSK                                                              0xf0008005
#define HWIO_GCC_PIMEM_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PIMEM_AHB_CBCR_ADDR, HWIO_GCC_PIMEM_AHB_CBCR_RMSK)
#define HWIO_GCC_PIMEM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PIMEM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PIMEM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PIMEM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PIMEM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PIMEM_AHB_CBCR_ADDR,m,v,HWIO_GCC_PIMEM_AHB_CBCR_IN)
#define HWIO_GCC_PIMEM_AHB_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_PIMEM_AHB_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_PIMEM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                     0x70000000
#define HWIO_GCC_PIMEM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                           0x1c
#define HWIO_GCC_PIMEM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                             0x8000
#define HWIO_GCC_PIMEM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                0xf
#define HWIO_GCC_PIMEM_AHB_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_PIMEM_AHB_CBCR_CLK_ARES_SHFT                                                            0x2
#define HWIO_GCC_PIMEM_AHB_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_PIMEM_AHB_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_QDSS_BCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000c000)
#define HWIO_GCC_QDSS_BCR_RMSK                                                                           0x1
#define HWIO_GCC_QDSS_BCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_BCR_ADDR, HWIO_GCC_QDSS_BCR_RMSK)
#define HWIO_GCC_QDSS_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_BCR_ADDR, m)
#define HWIO_GCC_QDSS_BCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_BCR_ADDR,v)
#define HWIO_GCC_QDSS_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_BCR_ADDR,m,v,HWIO_GCC_QDSS_BCR_IN)
#define HWIO_GCC_QDSS_BCR_BLK_ARES_BMSK                                                                  0x1
#define HWIO_GCC_QDSS_BCR_BLK_ARES_SHFT                                                                  0x0

#define HWIO_GCC_QDSS_DAP_AHB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0000c004)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_RMSK                                                           0x80000005
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_DAP_AHB_CBCR_ADDR, HWIO_GCC_QDSS_DAP_AHB_CBCR_RMSK)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_DAP_AHB_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_DAP_AHB_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_DAP_AHB_CBCR_ADDR,m,v,HWIO_GCC_QDSS_DAP_AHB_CBCR_IN)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_QDSS_CFG_AHB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0000c008)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_RMSK                                                           0xf0008004
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_CFG_AHB_CBCR_ADDR, HWIO_GCC_QDSS_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_QDSS_CFG_AHB_CBCR_IN)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                  0x70000000
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                        0x1c
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                          0x8000
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                             0xf
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_CLK_ARES_SHFT                                                         0x2

#define HWIO_GCC_QDSS_CENTER_AT_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0000c00c)
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_RMSK                                                         0x80007ff5
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_CENTER_AT_CBCR_ADDR, HWIO_GCC_QDSS_CENTER_AT_CBCR_RMSK)
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_CENTER_AT_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_CENTER_AT_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_CENTER_AT_CBCR_ADDR,m,v,HWIO_GCC_QDSS_CENTER_AT_CBCR_IN)
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_FORCE_MEM_CORE_ON_BMSK                                           0x4000
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_FORCE_MEM_CORE_ON_SHFT                                              0xe
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                         0x2000
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                            0xd
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                        0x1000
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                           0xc
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_WAKEUP_BMSK                                                       0xf00
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_WAKEUP_SHFT                                                         0x8
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_SLEEP_BMSK                                                         0xf0
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_SLEEP_SHFT                                                          0x4
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_CLK_ARES_BMSK                                                       0x4
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_CLK_ARES_SHFT                                                       0x2
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_QDSS_CENTER_AT_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_SOUTH_AT_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0000c010)
#define HWIO_GCC_SOUTH_AT_CBCR_RMSK                                                               0x80000005
#define HWIO_GCC_SOUTH_AT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SOUTH_AT_CBCR_ADDR, HWIO_GCC_SOUTH_AT_CBCR_RMSK)
#define HWIO_GCC_SOUTH_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SOUTH_AT_CBCR_ADDR, m)
#define HWIO_GCC_SOUTH_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SOUTH_AT_CBCR_ADDR,v)
#define HWIO_GCC_SOUTH_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SOUTH_AT_CBCR_ADDR,m,v,HWIO_GCC_SOUTH_AT_CBCR_IN)
#define HWIO_GCC_SOUTH_AT_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_SOUTH_AT_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_SOUTH_AT_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_SOUTH_AT_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_SOUTH_AT_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_SOUTH_AT_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_NORTH_AT_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0000c018)
#define HWIO_GCC_NORTH_AT_CBCR_RMSK                                                               0x80000005
#define HWIO_GCC_NORTH_AT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_NORTH_AT_CBCR_ADDR, HWIO_GCC_NORTH_AT_CBCR_RMSK)
#define HWIO_GCC_NORTH_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_NORTH_AT_CBCR_ADDR, m)
#define HWIO_GCC_NORTH_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_NORTH_AT_CBCR_ADDR,v)
#define HWIO_GCC_NORTH_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_NORTH_AT_CBCR_ADDR,m,v,HWIO_GCC_NORTH_AT_CBCR_IN)
#define HWIO_GCC_NORTH_AT_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_NORTH_AT_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_NORTH_AT_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_NORTH_AT_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_NORTH_AT_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_NORTH_AT_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_QDSS_ETR_USB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0000c01c)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_RMSK                                                           0x80000005
#define HWIO_GCC_QDSS_ETR_USB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_ETR_USB_CBCR_ADDR, HWIO_GCC_QDSS_ETR_USB_CBCR_RMSK)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_ETR_USB_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_ETR_USB_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_ETR_USB_CBCR_ADDR,m,v,HWIO_GCC_QDSS_ETR_USB_CBCR_IN)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_QDSS_STM_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0000c020)
#define HWIO_GCC_QDSS_STM_CBCR_RMSK                                                               0xf0008007
#define HWIO_GCC_QDSS_STM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_CBCR_ADDR, HWIO_GCC_QDSS_STM_CBCR_RMSK)
#define HWIO_GCC_QDSS_STM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_STM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_STM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_CBCR_ADDR,m,v,HWIO_GCC_QDSS_STM_CBCR_IN)
#define HWIO_GCC_QDSS_STM_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_QDSS_STM_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_QDSS_STM_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                      0x70000000
#define HWIO_GCC_QDSS_STM_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                            0x1c
#define HWIO_GCC_QDSS_STM_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                              0x8000
#define HWIO_GCC_QDSS_STM_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                 0xf
#define HWIO_GCC_QDSS_STM_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_QDSS_STM_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_QDSS_STM_CBCR_HW_CTL_BMSK                                                               0x2
#define HWIO_GCC_QDSS_STM_CBCR_HW_CTL_SHFT                                                               0x1
#define HWIO_GCC_QDSS_STM_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_QDSS_STM_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0000c024)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_RMSK                                                        0x80000005
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TRACECLKIN_CBCR_ADDR, HWIO_GCC_QDSS_TRACECLKIN_CBCR_RMSK)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TRACECLKIN_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TRACECLKIN_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TRACECLKIN_CBCR_ADDR,m,v,HWIO_GCC_QDSS_TRACECLKIN_CBCR_IN)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0000c028)
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_RMSK                                                        0x80000005
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_ADDR, HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_RMSK)
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_ADDR,m,v,HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_IN)
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0000c02c)
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_RMSK                                                        0x80000005
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_ADDR, HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_RMSK)
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_ADDR,m,v,HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_IN)
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0000c030)
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_RMSK                                                        0x80000005
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_ADDR, HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_RMSK)
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_ADDR,m,v,HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_IN)
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0000c034)
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_RMSK                                                        0x80000005
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_ADDR, HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_RMSK)
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_ADDR,m,v,HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_IN)
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0000c038)
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_RMSK                                                       0x80000005
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_ADDR, HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_RMSK)
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_ADDR,m,v,HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_IN)
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_CLK_ARES_BMSK                                                     0x4
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_CLK_ARES_SHFT                                                     0x2
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_QDSS_TRIG_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000c03c)
#define HWIO_GCC_QDSS_TRIG_CBCR_RMSK                                                              0x80000005
#define HWIO_GCC_QDSS_TRIG_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TRIG_CBCR_ADDR, HWIO_GCC_QDSS_TRIG_CBCR_RMSK)
#define HWIO_GCC_QDSS_TRIG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TRIG_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_TRIG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TRIG_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_TRIG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TRIG_CBCR_ADDR,m,v,HWIO_GCC_QDSS_TRIG_CBCR_IN)
#define HWIO_GCC_QDSS_TRIG_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_QDSS_TRIG_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_QDSS_TRIG_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_QDSS_TRIG_CBCR_CLK_ARES_SHFT                                                            0x2
#define HWIO_GCC_QDSS_TRIG_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_QDSS_TRIG_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_QDSS_DAP_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0000c040)
#define HWIO_GCC_QDSS_DAP_CBCR_RMSK                                                               0x80000005
#define HWIO_GCC_QDSS_DAP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_DAP_CBCR_ADDR, HWIO_GCC_QDSS_DAP_CBCR_RMSK)
#define HWIO_GCC_QDSS_DAP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_DAP_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_DAP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_DAP_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_DAP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_DAP_CBCR_ADDR,m,v,HWIO_GCC_QDSS_DAP_CBCR_IN)
#define HWIO_GCC_QDSS_DAP_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_QDSS_DAP_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_QDSS_DAP_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_QDSS_DAP_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_QDSS_DAP_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_QDSS_DAP_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_SOUTH_APB_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000c048)
#define HWIO_GCC_SOUTH_APB_CBCR_RMSK                                                              0x80000005
#define HWIO_GCC_SOUTH_APB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SOUTH_APB_CBCR_ADDR, HWIO_GCC_SOUTH_APB_CBCR_RMSK)
#define HWIO_GCC_SOUTH_APB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SOUTH_APB_CBCR_ADDR, m)
#define HWIO_GCC_SOUTH_APB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SOUTH_APB_CBCR_ADDR,v)
#define HWIO_GCC_SOUTH_APB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SOUTH_APB_CBCR_ADDR,m,v,HWIO_GCC_SOUTH_APB_CBCR_IN)
#define HWIO_GCC_SOUTH_APB_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_SOUTH_APB_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_SOUTH_APB_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_SOUTH_APB_CBCR_CLK_ARES_SHFT                                                            0x2
#define HWIO_GCC_SOUTH_APB_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_SOUTH_APB_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_NORTH_APB_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000c04c)
#define HWIO_GCC_NORTH_APB_CBCR_RMSK                                                              0x80000005
#define HWIO_GCC_NORTH_APB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_NORTH_APB_CBCR_ADDR, HWIO_GCC_NORTH_APB_CBCR_RMSK)
#define HWIO_GCC_NORTH_APB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_NORTH_APB_CBCR_ADDR, m)
#define HWIO_GCC_NORTH_APB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_NORTH_APB_CBCR_ADDR,v)
#define HWIO_GCC_NORTH_APB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_NORTH_APB_CBCR_ADDR,m,v,HWIO_GCC_NORTH_APB_CBCR_IN)
#define HWIO_GCC_NORTH_APB_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_NORTH_APB_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_NORTH_APB_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_NORTH_APB_CBCR_CLK_ARES_SHFT                                                            0x2
#define HWIO_GCC_NORTH_APB_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_NORTH_APB_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_CENTER_APB_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0000c050)
#define HWIO_GCC_CENTER_APB_CBCR_RMSK                                                             0x80000005
#define HWIO_GCC_CENTER_APB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CENTER_APB_CBCR_ADDR, HWIO_GCC_CENTER_APB_CBCR_RMSK)
#define HWIO_GCC_CENTER_APB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CENTER_APB_CBCR_ADDR, m)
#define HWIO_GCC_CENTER_APB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CENTER_APB_CBCR_ADDR,v)
#define HWIO_GCC_CENTER_APB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CENTER_APB_CBCR_ADDR,m,v,HWIO_GCC_CENTER_APB_CBCR_IN)
#define HWIO_GCC_CENTER_APB_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_CENTER_APB_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_CENTER_APB_CBCR_CLK_ARES_BMSK                                                           0x4
#define HWIO_GCC_CENTER_APB_CBCR_CLK_ARES_SHFT                                                           0x2
#define HWIO_GCC_CENTER_APB_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_CENTER_APB_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_QDSS_XO_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0000c054)
#define HWIO_GCC_QDSS_XO_CBCR_RMSK                                                                0x80000005
#define HWIO_GCC_QDSS_XO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_XO_CBCR_ADDR, HWIO_GCC_QDSS_XO_CBCR_RMSK)
#define HWIO_GCC_QDSS_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_XO_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_XO_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_XO_CBCR_ADDR,m,v,HWIO_GCC_QDSS_XO_CBCR_IN)
#define HWIO_GCC_QDSS_XO_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_QDSS_XO_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_QDSS_XO_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_QDSS_XO_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_QDSS_XO_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_QDSS_XO_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_QDSS_ATB_A_CMD_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0000d000)
#define HWIO_GCC_QDSS_ATB_A_CMD_RCGR_RMSK                                                         0x80000013
#define HWIO_GCC_QDSS_ATB_A_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_ATB_A_CMD_RCGR_ADDR, HWIO_GCC_QDSS_ATB_A_CMD_RCGR_RMSK)
#define HWIO_GCC_QDSS_ATB_A_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_ATB_A_CMD_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_ATB_A_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_ATB_A_CMD_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_ATB_A_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_ATB_A_CMD_RCGR_ADDR,m,v,HWIO_GCC_QDSS_ATB_A_CMD_RCGR_IN)
#define HWIO_GCC_QDSS_ATB_A_CMD_RCGR_ROOT_OFF_BMSK                                                0x80000000
#define HWIO_GCC_QDSS_ATB_A_CMD_RCGR_ROOT_OFF_SHFT                                                      0x1f
#define HWIO_GCC_QDSS_ATB_A_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                0x10
#define HWIO_GCC_QDSS_ATB_A_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                 0x4
#define HWIO_GCC_QDSS_ATB_A_CMD_RCGR_ROOT_EN_BMSK                                                        0x2
#define HWIO_GCC_QDSS_ATB_A_CMD_RCGR_ROOT_EN_SHFT                                                        0x1
#define HWIO_GCC_QDSS_ATB_A_CMD_RCGR_UPDATE_BMSK                                                         0x1
#define HWIO_GCC_QDSS_ATB_A_CMD_RCGR_UPDATE_SHFT                                                         0x0

#define HWIO_GCC_QDSS_ATB_A_CFG_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0000d004)
#define HWIO_GCC_QDSS_ATB_A_CFG_RCGR_RMSK                                                              0x71f
#define HWIO_GCC_QDSS_ATB_A_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_ATB_A_CFG_RCGR_ADDR, HWIO_GCC_QDSS_ATB_A_CFG_RCGR_RMSK)
#define HWIO_GCC_QDSS_ATB_A_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_ATB_A_CFG_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_ATB_A_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_ATB_A_CFG_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_ATB_A_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_ATB_A_CFG_RCGR_ADDR,m,v,HWIO_GCC_QDSS_ATB_A_CFG_RCGR_IN)
#define HWIO_GCC_QDSS_ATB_A_CFG_RCGR_SRC_SEL_BMSK                                                      0x700
#define HWIO_GCC_QDSS_ATB_A_CFG_RCGR_SRC_SEL_SHFT                                                        0x8
#define HWIO_GCC_QDSS_ATB_A_CFG_RCGR_SRC_DIV_BMSK                                                       0x1f
#define HWIO_GCC_QDSS_ATB_A_CFG_RCGR_SRC_DIV_SHFT                                                        0x0

#define HWIO_GCC_QDSS_ATB_B_CMD_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0000d018)
#define HWIO_GCC_QDSS_ATB_B_CMD_RCGR_RMSK                                                         0x80000013
#define HWIO_GCC_QDSS_ATB_B_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_ATB_B_CMD_RCGR_ADDR, HWIO_GCC_QDSS_ATB_B_CMD_RCGR_RMSK)
#define HWIO_GCC_QDSS_ATB_B_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_ATB_B_CMD_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_ATB_B_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_ATB_B_CMD_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_ATB_B_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_ATB_B_CMD_RCGR_ADDR,m,v,HWIO_GCC_QDSS_ATB_B_CMD_RCGR_IN)
#define HWIO_GCC_QDSS_ATB_B_CMD_RCGR_ROOT_OFF_BMSK                                                0x80000000
#define HWIO_GCC_QDSS_ATB_B_CMD_RCGR_ROOT_OFF_SHFT                                                      0x1f
#define HWIO_GCC_QDSS_ATB_B_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                0x10
#define HWIO_GCC_QDSS_ATB_B_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                 0x4
#define HWIO_GCC_QDSS_ATB_B_CMD_RCGR_ROOT_EN_BMSK                                                        0x2
#define HWIO_GCC_QDSS_ATB_B_CMD_RCGR_ROOT_EN_SHFT                                                        0x1
#define HWIO_GCC_QDSS_ATB_B_CMD_RCGR_UPDATE_BMSK                                                         0x1
#define HWIO_GCC_QDSS_ATB_B_CMD_RCGR_UPDATE_SHFT                                                         0x0

#define HWIO_GCC_QDSS_ATB_B_CFG_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0000d01c)
#define HWIO_GCC_QDSS_ATB_B_CFG_RCGR_RMSK                                                              0x71f
#define HWIO_GCC_QDSS_ATB_B_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_ATB_B_CFG_RCGR_ADDR, HWIO_GCC_QDSS_ATB_B_CFG_RCGR_RMSK)
#define HWIO_GCC_QDSS_ATB_B_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_ATB_B_CFG_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_ATB_B_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_ATB_B_CFG_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_ATB_B_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_ATB_B_CFG_RCGR_ADDR,m,v,HWIO_GCC_QDSS_ATB_B_CFG_RCGR_IN)
#define HWIO_GCC_QDSS_ATB_B_CFG_RCGR_SRC_SEL_BMSK                                                      0x700
#define HWIO_GCC_QDSS_ATB_B_CFG_RCGR_SRC_SEL_SHFT                                                        0x8
#define HWIO_GCC_QDSS_ATB_B_CFG_RCGR_SRC_DIV_BMSK                                                       0x1f
#define HWIO_GCC_QDSS_ATB_B_CFG_RCGR_SRC_DIV_SHFT                                                        0x0

#define HWIO_GCC_QDSS_ATB_C_CMD_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0000d030)
#define HWIO_GCC_QDSS_ATB_C_CMD_RCGR_RMSK                                                         0x80000013
#define HWIO_GCC_QDSS_ATB_C_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_ATB_C_CMD_RCGR_ADDR, HWIO_GCC_QDSS_ATB_C_CMD_RCGR_RMSK)
#define HWIO_GCC_QDSS_ATB_C_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_ATB_C_CMD_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_ATB_C_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_ATB_C_CMD_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_ATB_C_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_ATB_C_CMD_RCGR_ADDR,m,v,HWIO_GCC_QDSS_ATB_C_CMD_RCGR_IN)
#define HWIO_GCC_QDSS_ATB_C_CMD_RCGR_ROOT_OFF_BMSK                                                0x80000000
#define HWIO_GCC_QDSS_ATB_C_CMD_RCGR_ROOT_OFF_SHFT                                                      0x1f
#define HWIO_GCC_QDSS_ATB_C_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                0x10
#define HWIO_GCC_QDSS_ATB_C_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                 0x4
#define HWIO_GCC_QDSS_ATB_C_CMD_RCGR_ROOT_EN_BMSK                                                        0x2
#define HWIO_GCC_QDSS_ATB_C_CMD_RCGR_ROOT_EN_SHFT                                                        0x1
#define HWIO_GCC_QDSS_ATB_C_CMD_RCGR_UPDATE_BMSK                                                         0x1
#define HWIO_GCC_QDSS_ATB_C_CMD_RCGR_UPDATE_SHFT                                                         0x0

#define HWIO_GCC_QDSS_ATB_C_CFG_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0000d034)
#define HWIO_GCC_QDSS_ATB_C_CFG_RCGR_RMSK                                                              0x71f
#define HWIO_GCC_QDSS_ATB_C_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_ATB_C_CFG_RCGR_ADDR, HWIO_GCC_QDSS_ATB_C_CFG_RCGR_RMSK)
#define HWIO_GCC_QDSS_ATB_C_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_ATB_C_CFG_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_ATB_C_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_ATB_C_CFG_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_ATB_C_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_ATB_C_CFG_RCGR_ADDR,m,v,HWIO_GCC_QDSS_ATB_C_CFG_RCGR_IN)
#define HWIO_GCC_QDSS_ATB_C_CFG_RCGR_SRC_SEL_BMSK                                                      0x700
#define HWIO_GCC_QDSS_ATB_C_CFG_RCGR_SRC_SEL_SHFT                                                        0x8
#define HWIO_GCC_QDSS_ATB_C_CFG_RCGR_SRC_DIV_BMSK                                                       0x1f
#define HWIO_GCC_QDSS_ATB_C_CFG_RCGR_SRC_DIV_SHFT                                                        0x0

#define HWIO_GCC_QDSS_STM_CMD_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0000d048)
#define HWIO_GCC_QDSS_STM_CMD_RCGR_RMSK                                                           0x80000013
#define HWIO_GCC_QDSS_STM_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_CMD_RCGR_ADDR, HWIO_GCC_QDSS_STM_CMD_RCGR_RMSK)
#define HWIO_GCC_QDSS_STM_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_CMD_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_STM_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_CMD_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_STM_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_CMD_RCGR_ADDR,m,v,HWIO_GCC_QDSS_STM_CMD_RCGR_IN)
#define HWIO_GCC_QDSS_STM_CMD_RCGR_ROOT_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_QDSS_STM_CMD_RCGR_ROOT_OFF_SHFT                                                        0x1f
#define HWIO_GCC_QDSS_STM_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                  0x10
#define HWIO_GCC_QDSS_STM_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                   0x4
#define HWIO_GCC_QDSS_STM_CMD_RCGR_ROOT_EN_BMSK                                                          0x2
#define HWIO_GCC_QDSS_STM_CMD_RCGR_ROOT_EN_SHFT                                                          0x1
#define HWIO_GCC_QDSS_STM_CMD_RCGR_UPDATE_BMSK                                                           0x1
#define HWIO_GCC_QDSS_STM_CMD_RCGR_UPDATE_SHFT                                                           0x0

#define HWIO_GCC_QDSS_STM_CFG_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0000d04c)
#define HWIO_GCC_QDSS_STM_CFG_RCGR_RMSK                                                                0x71f
#define HWIO_GCC_QDSS_STM_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_CFG_RCGR_ADDR, HWIO_GCC_QDSS_STM_CFG_RCGR_RMSK)
#define HWIO_GCC_QDSS_STM_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_CFG_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_STM_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_CFG_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_STM_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_CFG_RCGR_ADDR,m,v,HWIO_GCC_QDSS_STM_CFG_RCGR_IN)
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_SEL_BMSK                                                        0x700
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_SEL_SHFT                                                          0x8
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_BMSK                                                         0x1f
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_SHFT                                                          0x0

#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000e000)
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_RMSK                                                    0x80000013
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ADDR, HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_RMSK)
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ADDR,m,v,HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_IN)
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ROOT_OFF_BMSK                                           0x80000000
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ROOT_OFF_SHFT                                                 0x1f
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                           0x10
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                            0x4
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ROOT_EN_BMSK                                                   0x2
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ROOT_EN_SHFT                                                   0x1
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_UPDATE_BMSK                                                    0x1
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_UPDATE_SHFT                                                    0x0

#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000e004)
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_RMSK                                                         0x71f
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_ADDR, HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_RMSK)
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_ADDR,m,v,HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_IN)
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_SEL_BMSK                                                 0x700
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_SEL_SHFT                                                   0x8
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_BMSK                                                  0x1f
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_SHFT                                                   0x0

#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0000e018)
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_RMSK                                                         0x80000013
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ADDR, HWIO_GCC_QDSS_TSCTR_CMD_RCGR_RMSK)
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ADDR,m,v,HWIO_GCC_QDSS_TSCTR_CMD_RCGR_IN)
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ROOT_OFF_BMSK                                                0x80000000
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ROOT_OFF_SHFT                                                      0x1f
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                0x10
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                 0x4
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ROOT_EN_BMSK                                                        0x2
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ROOT_EN_SHFT                                                        0x1
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_UPDATE_BMSK                                                         0x1
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_UPDATE_SHFT                                                         0x0

#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0000e01c)
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_RMSK                                                              0x71f
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_CFG_RCGR_ADDR, HWIO_GCC_QDSS_TSCTR_CFG_RCGR_RMSK)
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_CFG_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TSCTR_CFG_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TSCTR_CFG_RCGR_ADDR,m,v,HWIO_GCC_QDSS_TSCTR_CFG_RCGR_IN)
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_SEL_BMSK                                                      0x700
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_SEL_SHFT                                                        0x8
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_BMSK                                                       0x1f
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_SHFT                                                        0x0

#define HWIO_GCC_QDSS_APB_TRIG_CMD_RCGR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0000e030)
#define HWIO_GCC_QDSS_APB_TRIG_CMD_RCGR_RMSK                                                      0x80000013
#define HWIO_GCC_QDSS_APB_TRIG_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_APB_TRIG_CMD_RCGR_ADDR, HWIO_GCC_QDSS_APB_TRIG_CMD_RCGR_RMSK)
#define HWIO_GCC_QDSS_APB_TRIG_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_APB_TRIG_CMD_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_APB_TRIG_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_APB_TRIG_CMD_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_APB_TRIG_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_APB_TRIG_CMD_RCGR_ADDR,m,v,HWIO_GCC_QDSS_APB_TRIG_CMD_RCGR_IN)
#define HWIO_GCC_QDSS_APB_TRIG_CMD_RCGR_ROOT_OFF_BMSK                                             0x80000000
#define HWIO_GCC_QDSS_APB_TRIG_CMD_RCGR_ROOT_OFF_SHFT                                                   0x1f
#define HWIO_GCC_QDSS_APB_TRIG_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                             0x10
#define HWIO_GCC_QDSS_APB_TRIG_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                              0x4
#define HWIO_GCC_QDSS_APB_TRIG_CMD_RCGR_ROOT_EN_BMSK                                                     0x2
#define HWIO_GCC_QDSS_APB_TRIG_CMD_RCGR_ROOT_EN_SHFT                                                     0x1
#define HWIO_GCC_QDSS_APB_TRIG_CMD_RCGR_UPDATE_BMSK                                                      0x1
#define HWIO_GCC_QDSS_APB_TRIG_CMD_RCGR_UPDATE_SHFT                                                      0x0

#define HWIO_GCC_QDSS_APB_TRIG_CFG_RCGR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0000e034)
#define HWIO_GCC_QDSS_APB_TRIG_CFG_RCGR_RMSK                                                           0x71f
#define HWIO_GCC_QDSS_APB_TRIG_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_APB_TRIG_CFG_RCGR_ADDR, HWIO_GCC_QDSS_APB_TRIG_CFG_RCGR_RMSK)
#define HWIO_GCC_QDSS_APB_TRIG_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_APB_TRIG_CFG_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_APB_TRIG_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_APB_TRIG_CFG_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_APB_TRIG_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_APB_TRIG_CFG_RCGR_ADDR,m,v,HWIO_GCC_QDSS_APB_TRIG_CFG_RCGR_IN)
#define HWIO_GCC_QDSS_APB_TRIG_CFG_RCGR_SRC_SEL_BMSK                                                   0x700
#define HWIO_GCC_QDSS_APB_TRIG_CFG_RCGR_SRC_SEL_SHFT                                                     0x8
#define HWIO_GCC_QDSS_APB_TRIG_CFG_RCGR_SRC_DIV_BMSK                                                    0x1f
#define HWIO_GCC_QDSS_APB_TRIG_CFG_RCGR_SRC_DIV_SHFT                                                     0x0

#define HWIO_GCC_USB_30_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0000f000)
#define HWIO_GCC_USB_30_BCR_RMSK                                                                         0x1
#define HWIO_GCC_USB_30_BCR_IN          \
        in_dword_masked(HWIO_GCC_USB_30_BCR_ADDR, HWIO_GCC_USB_30_BCR_RMSK)
#define HWIO_GCC_USB_30_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_30_BCR_ADDR, m)
#define HWIO_GCC_USB_30_BCR_OUT(v)      \
        out_dword(HWIO_GCC_USB_30_BCR_ADDR,v)
#define HWIO_GCC_USB_30_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_30_BCR_ADDR,m,v,HWIO_GCC_USB_30_BCR_IN)
#define HWIO_GCC_USB_30_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_USB_30_BCR_BLK_ARES_SHFT                                                                0x0

#define HWIO_GCC_USB_30_GDSCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0000f004)
#define HWIO_GCC_USB_30_GDSCR_RMSK                                                                0xf8ffffff
#define HWIO_GCC_USB_30_GDSCR_IN          \
        in_dword_masked(HWIO_GCC_USB_30_GDSCR_ADDR, HWIO_GCC_USB_30_GDSCR_RMSK)
#define HWIO_GCC_USB_30_GDSCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_30_GDSCR_ADDR, m)
#define HWIO_GCC_USB_30_GDSCR_OUT(v)      \
        out_dword(HWIO_GCC_USB_30_GDSCR_ADDR,v)
#define HWIO_GCC_USB_30_GDSCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_30_GDSCR_ADDR,m,v,HWIO_GCC_USB_30_GDSCR_IN)
#define HWIO_GCC_USB_30_GDSCR_PWR_ON_BMSK                                                         0x80000000
#define HWIO_GCC_USB_30_GDSCR_PWR_ON_SHFT                                                               0x1f
#define HWIO_GCC_USB_30_GDSCR_GDSC_STATE_BMSK                                                     0x78000000
#define HWIO_GCC_USB_30_GDSCR_GDSC_STATE_SHFT                                                           0x1b
#define HWIO_GCC_USB_30_GDSCR_EN_REST_WAIT_BMSK                                                     0xf00000
#define HWIO_GCC_USB_30_GDSCR_EN_REST_WAIT_SHFT                                                         0x14
#define HWIO_GCC_USB_30_GDSCR_EN_FEW_WAIT_BMSK                                                       0xf0000
#define HWIO_GCC_USB_30_GDSCR_EN_FEW_WAIT_SHFT                                                          0x10
#define HWIO_GCC_USB_30_GDSCR_CLK_DIS_WAIT_BMSK                                                       0xf000
#define HWIO_GCC_USB_30_GDSCR_CLK_DIS_WAIT_SHFT                                                          0xc
#define HWIO_GCC_USB_30_GDSCR_RETAIN_FF_ENABLE_BMSK                                                    0x800
#define HWIO_GCC_USB_30_GDSCR_RETAIN_FF_ENABLE_SHFT                                                      0xb
#define HWIO_GCC_USB_30_GDSCR_RESTORE_BMSK                                                             0x400
#define HWIO_GCC_USB_30_GDSCR_RESTORE_SHFT                                                               0xa
#define HWIO_GCC_USB_30_GDSCR_SAVE_BMSK                                                                0x200
#define HWIO_GCC_USB_30_GDSCR_SAVE_SHFT                                                                  0x9
#define HWIO_GCC_USB_30_GDSCR_RETAIN_BMSK                                                              0x100
#define HWIO_GCC_USB_30_GDSCR_RETAIN_SHFT                                                                0x8
#define HWIO_GCC_USB_30_GDSCR_EN_REST_BMSK                                                              0x80
#define HWIO_GCC_USB_30_GDSCR_EN_REST_SHFT                                                               0x7
#define HWIO_GCC_USB_30_GDSCR_EN_FEW_BMSK                                                               0x40
#define HWIO_GCC_USB_30_GDSCR_EN_FEW_SHFT                                                                0x6
#define HWIO_GCC_USB_30_GDSCR_CLAMP_IO_BMSK                                                             0x20
#define HWIO_GCC_USB_30_GDSCR_CLAMP_IO_SHFT                                                              0x5
#define HWIO_GCC_USB_30_GDSCR_CLK_DISABLE_BMSK                                                          0x10
#define HWIO_GCC_USB_30_GDSCR_CLK_DISABLE_SHFT                                                           0x4
#define HWIO_GCC_USB_30_GDSCR_PD_ARES_BMSK                                                               0x8
#define HWIO_GCC_USB_30_GDSCR_PD_ARES_SHFT                                                               0x3
#define HWIO_GCC_USB_30_GDSCR_SW_OVERRIDE_BMSK                                                           0x4
#define HWIO_GCC_USB_30_GDSCR_SW_OVERRIDE_SHFT                                                           0x2
#define HWIO_GCC_USB_30_GDSCR_HW_CONTROL_BMSK                                                            0x2
#define HWIO_GCC_USB_30_GDSCR_HW_CONTROL_SHFT                                                            0x1
#define HWIO_GCC_USB_30_GDSCR_SW_COLLAPSE_BMSK                                                           0x1
#define HWIO_GCC_USB_30_GDSCR_SW_COLLAPSE_SHFT                                                           0x0

#define HWIO_GCC_USB30_MASTER_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0000f008)
#define HWIO_GCC_USB30_MASTER_CBCR_RMSK                                                           0xf000fff5
#define HWIO_GCC_USB30_MASTER_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB30_MASTER_CBCR_ADDR, HWIO_GCC_USB30_MASTER_CBCR_RMSK)
#define HWIO_GCC_USB30_MASTER_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB30_MASTER_CBCR_ADDR, m)
#define HWIO_GCC_USB30_MASTER_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB30_MASTER_CBCR_ADDR,v)
#define HWIO_GCC_USB30_MASTER_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB30_MASTER_CBCR_ADDR,m,v,HWIO_GCC_USB30_MASTER_CBCR_IN)
#define HWIO_GCC_USB30_MASTER_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_USB30_MASTER_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_USB30_MASTER_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                  0x70000000
#define HWIO_GCC_USB30_MASTER_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                        0x1c
#define HWIO_GCC_USB30_MASTER_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                          0x8000
#define HWIO_GCC_USB30_MASTER_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                             0xf
#define HWIO_GCC_USB30_MASTER_CBCR_FORCE_MEM_CORE_ON_BMSK                                             0x4000
#define HWIO_GCC_USB30_MASTER_CBCR_FORCE_MEM_CORE_ON_SHFT                                                0xe
#define HWIO_GCC_USB30_MASTER_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                           0x2000
#define HWIO_GCC_USB30_MASTER_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                              0xd
#define HWIO_GCC_USB30_MASTER_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                          0x1000
#define HWIO_GCC_USB30_MASTER_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                             0xc
#define HWIO_GCC_USB30_MASTER_CBCR_WAKEUP_BMSK                                                         0xf00
#define HWIO_GCC_USB30_MASTER_CBCR_WAKEUP_SHFT                                                           0x8
#define HWIO_GCC_USB30_MASTER_CBCR_SLEEP_BMSK                                                           0xf0
#define HWIO_GCC_USB30_MASTER_CBCR_SLEEP_SHFT                                                            0x4
#define HWIO_GCC_USB30_MASTER_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_USB30_MASTER_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_USB30_MASTER_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_USB30_MASTER_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_USB30_SLEEP_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0000f00c)
#define HWIO_GCC_USB30_SLEEP_CBCR_RMSK                                                            0x80000005
#define HWIO_GCC_USB30_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB30_SLEEP_CBCR_ADDR, HWIO_GCC_USB30_SLEEP_CBCR_RMSK)
#define HWIO_GCC_USB30_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB30_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_USB30_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB30_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_USB30_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB30_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_USB30_SLEEP_CBCR_IN)
#define HWIO_GCC_USB30_SLEEP_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_USB30_SLEEP_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_USB30_SLEEP_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_USB30_SLEEP_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_GCC_USB30_SLEEP_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_USB30_SLEEP_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0000f010)
#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_RMSK                                                        0x80030005
#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB30_MOCK_UTMI_CBCR_ADDR, HWIO_GCC_USB30_MOCK_UTMI_CBCR_RMSK)
#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB30_MOCK_UTMI_CBCR_ADDR, m)
#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB30_MOCK_UTMI_CBCR_ADDR,v)
#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB30_MOCK_UTMI_CBCR_ADDR,m,v,HWIO_GCC_USB30_MOCK_UTMI_CBCR_IN)
#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_CLK_DIV_BMSK                                                   0x30000
#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_CLK_DIV_SHFT                                                      0x10
#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_USB30_MASTER_CMD_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0000f014)
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_RMSK                                                       0x800000f3
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_USB30_MASTER_CMD_RCGR_ADDR, HWIO_GCC_USB30_MASTER_CMD_RCGR_RMSK)
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB30_MASTER_CMD_RCGR_ADDR, m)
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB30_MASTER_CMD_RCGR_ADDR,v)
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB30_MASTER_CMD_RCGR_ADDR,m,v,HWIO_GCC_USB30_MASTER_CMD_RCGR_IN)
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_DIRTY_D_BMSK                                                     0x80
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_DIRTY_D_SHFT                                                      0x7
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_DIRTY_N_BMSK                                                     0x40
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_DIRTY_N_SHFT                                                      0x6
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_DIRTY_M_BMSK                                                     0x20
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_DIRTY_M_SHFT                                                      0x5
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_UPDATE_SHFT                                                       0x0

#define HWIO_GCC_USB30_MASTER_CFG_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0000f018)
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_RMSK                                                           0x371f
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_USB30_MASTER_CFG_RCGR_ADDR, HWIO_GCC_USB30_MASTER_CFG_RCGR_RMSK)
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB30_MASTER_CFG_RCGR_ADDR, m)
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB30_MASTER_CFG_RCGR_ADDR,v)
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB30_MASTER_CFG_RCGR_ADDR,m,v,HWIO_GCC_USB30_MASTER_CFG_RCGR_IN)
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_MODE_BMSK                                                      0x3000
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_MODE_SHFT                                                         0xc
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_SHFT                                                      0x0

#define HWIO_GCC_USB30_MASTER_M_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000f01c)
#define HWIO_GCC_USB30_MASTER_M_RMSK                                                                    0xff
#define HWIO_GCC_USB30_MASTER_M_IN          \
        in_dword_masked(HWIO_GCC_USB30_MASTER_M_ADDR, HWIO_GCC_USB30_MASTER_M_RMSK)
#define HWIO_GCC_USB30_MASTER_M_INM(m)      \
        in_dword_masked(HWIO_GCC_USB30_MASTER_M_ADDR, m)
#define HWIO_GCC_USB30_MASTER_M_OUT(v)      \
        out_dword(HWIO_GCC_USB30_MASTER_M_ADDR,v)
#define HWIO_GCC_USB30_MASTER_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB30_MASTER_M_ADDR,m,v,HWIO_GCC_USB30_MASTER_M_IN)
#define HWIO_GCC_USB30_MASTER_M_M_BMSK                                                                  0xff
#define HWIO_GCC_USB30_MASTER_M_M_SHFT                                                                   0x0

#define HWIO_GCC_USB30_MASTER_N_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000f020)
#define HWIO_GCC_USB30_MASTER_N_RMSK                                                                    0xff
#define HWIO_GCC_USB30_MASTER_N_IN          \
        in_dword_masked(HWIO_GCC_USB30_MASTER_N_ADDR, HWIO_GCC_USB30_MASTER_N_RMSK)
#define HWIO_GCC_USB30_MASTER_N_INM(m)      \
        in_dword_masked(HWIO_GCC_USB30_MASTER_N_ADDR, m)
#define HWIO_GCC_USB30_MASTER_N_OUT(v)      \
        out_dword(HWIO_GCC_USB30_MASTER_N_ADDR,v)
#define HWIO_GCC_USB30_MASTER_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB30_MASTER_N_ADDR,m,v,HWIO_GCC_USB30_MASTER_N_IN)
#define HWIO_GCC_USB30_MASTER_N_NOT_N_MINUS_M_BMSK                                                      0xff
#define HWIO_GCC_USB30_MASTER_N_NOT_N_MINUS_M_SHFT                                                       0x0

#define HWIO_GCC_USB30_MASTER_D_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000f024)
#define HWIO_GCC_USB30_MASTER_D_RMSK                                                                    0xff
#define HWIO_GCC_USB30_MASTER_D_IN          \
        in_dword_masked(HWIO_GCC_USB30_MASTER_D_ADDR, HWIO_GCC_USB30_MASTER_D_RMSK)
#define HWIO_GCC_USB30_MASTER_D_INM(m)      \
        in_dword_masked(HWIO_GCC_USB30_MASTER_D_ADDR, m)
#define HWIO_GCC_USB30_MASTER_D_OUT(v)      \
        out_dword(HWIO_GCC_USB30_MASTER_D_ADDR,v)
#define HWIO_GCC_USB30_MASTER_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB30_MASTER_D_ADDR,m,v,HWIO_GCC_USB30_MASTER_D_IN)
#define HWIO_GCC_USB30_MASTER_D_NOT_2D_BMSK                                                             0xff
#define HWIO_GCC_USB30_MASTER_D_NOT_2D_SHFT                                                              0x0

#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000f028)
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_RMSK                                                    0x80000013
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_ADDR, HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_RMSK)
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_ADDR, m)
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_ADDR,v)
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_ADDR,m,v,HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_IN)
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_ROOT_OFF_BMSK                                           0x80000000
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_ROOT_OFF_SHFT                                                 0x1f
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                           0x10
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                            0x4
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_ROOT_EN_BMSK                                                   0x2
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_ROOT_EN_SHFT                                                   0x1
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_UPDATE_BMSK                                                    0x1
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_UPDATE_SHFT                                                    0x0

#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000f02c)
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_RMSK                                                         0x71f
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_ADDR, HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_RMSK)
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_ADDR, m)
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_ADDR,v)
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_ADDR,m,v,HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_IN)
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_SEL_BMSK                                                 0x700
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_SEL_SHFT                                                   0x8
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_BMSK                                                  0x1f
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_SHFT                                                   0x0

#define HWIO_GCC_USB3_PHY_AUX_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00050000)
#define HWIO_GCC_USB3_PHY_AUX_CBCR_RMSK                                                           0x80000005
#define HWIO_GCC_USB3_PHY_AUX_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB3_PHY_AUX_CBCR_ADDR, HWIO_GCC_USB3_PHY_AUX_CBCR_RMSK)
#define HWIO_GCC_USB3_PHY_AUX_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB3_PHY_AUX_CBCR_ADDR, m)
#define HWIO_GCC_USB3_PHY_AUX_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB3_PHY_AUX_CBCR_ADDR,v)
#define HWIO_GCC_USB3_PHY_AUX_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB3_PHY_AUX_CBCR_ADDR,m,v,HWIO_GCC_USB3_PHY_AUX_CBCR_IN)
#define HWIO_GCC_USB3_PHY_AUX_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_USB3_PHY_AUX_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_USB3_PHY_AUX_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_USB3_PHY_AUX_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_USB3_PHY_AUX_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_USB3_PHY_AUX_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_USB3_PHY_PIPE_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00050004)
#define HWIO_GCC_USB3_PHY_PIPE_CBCR_RMSK                                                          0x80000005
#define HWIO_GCC_USB3_PHY_PIPE_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB3_PHY_PIPE_CBCR_ADDR, HWIO_GCC_USB3_PHY_PIPE_CBCR_RMSK)
#define HWIO_GCC_USB3_PHY_PIPE_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB3_PHY_PIPE_CBCR_ADDR, m)
#define HWIO_GCC_USB3_PHY_PIPE_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB3_PHY_PIPE_CBCR_ADDR,v)
#define HWIO_GCC_USB3_PHY_PIPE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB3_PHY_PIPE_CBCR_ADDR,m,v,HWIO_GCC_USB3_PHY_PIPE_CBCR_IN)
#define HWIO_GCC_USB3_PHY_PIPE_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_USB3_PHY_PIPE_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_USB3_PHY_PIPE_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_USB3_PHY_PIPE_CBCR_CLK_ARES_SHFT                                                        0x2
#define HWIO_GCC_USB3_PHY_PIPE_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_USB3_PHY_PIPE_CBCR_CLK_ENABLE_SHFT                                                      0x0

#define HWIO_GCC_USB3_PHY_AUX_CMD_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0005000c)
#define HWIO_GCC_USB3_PHY_AUX_CMD_RCGR_RMSK                                                       0x80000013
#define HWIO_GCC_USB3_PHY_AUX_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_USB3_PHY_AUX_CMD_RCGR_ADDR, HWIO_GCC_USB3_PHY_AUX_CMD_RCGR_RMSK)
#define HWIO_GCC_USB3_PHY_AUX_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB3_PHY_AUX_CMD_RCGR_ADDR, m)
#define HWIO_GCC_USB3_PHY_AUX_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB3_PHY_AUX_CMD_RCGR_ADDR,v)
#define HWIO_GCC_USB3_PHY_AUX_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB3_PHY_AUX_CMD_RCGR_ADDR,m,v,HWIO_GCC_USB3_PHY_AUX_CMD_RCGR_IN)
#define HWIO_GCC_USB3_PHY_AUX_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_GCC_USB3_PHY_AUX_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_GCC_USB3_PHY_AUX_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_GCC_USB3_PHY_AUX_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_GCC_USB3_PHY_AUX_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_GCC_USB3_PHY_AUX_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_GCC_USB3_PHY_AUX_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_GCC_USB3_PHY_AUX_CMD_RCGR_UPDATE_SHFT                                                       0x0

#define HWIO_GCC_USB3_PHY_AUX_CFG_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00050010)
#define HWIO_GCC_USB3_PHY_AUX_CFG_RCGR_RMSK                                                            0x71f
#define HWIO_GCC_USB3_PHY_AUX_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_USB3_PHY_AUX_CFG_RCGR_ADDR, HWIO_GCC_USB3_PHY_AUX_CFG_RCGR_RMSK)
#define HWIO_GCC_USB3_PHY_AUX_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB3_PHY_AUX_CFG_RCGR_ADDR, m)
#define HWIO_GCC_USB3_PHY_AUX_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB3_PHY_AUX_CFG_RCGR_ADDR,v)
#define HWIO_GCC_USB3_PHY_AUX_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB3_PHY_AUX_CFG_RCGR_ADDR,m,v,HWIO_GCC_USB3_PHY_AUX_CFG_RCGR_IN)
#define HWIO_GCC_USB3_PHY_AUX_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_GCC_USB3_PHY_AUX_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_GCC_USB3_PHY_AUX_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_GCC_USB3_PHY_AUX_CFG_RCGR_SRC_DIV_SHFT                                                      0x0

#define HWIO_GCC_USB_20_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f000)
#define HWIO_GCC_USB_20_BCR_RMSK                                                                         0x1
#define HWIO_GCC_USB_20_BCR_IN          \
        in_dword_masked(HWIO_GCC_USB_20_BCR_ADDR, HWIO_GCC_USB_20_BCR_RMSK)
#define HWIO_GCC_USB_20_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_20_BCR_ADDR, m)
#define HWIO_GCC_USB_20_BCR_OUT(v)      \
        out_dword(HWIO_GCC_USB_20_BCR_ADDR,v)
#define HWIO_GCC_USB_20_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_20_BCR_ADDR,m,v,HWIO_GCC_USB_20_BCR_IN)
#define HWIO_GCC_USB_20_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_USB_20_BCR_BLK_ARES_SHFT                                                                0x0

#define HWIO_GCC_USB20_MASTER_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f004)
#define HWIO_GCC_USB20_MASTER_CBCR_RMSK                                                           0xf000fff5
#define HWIO_GCC_USB20_MASTER_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB20_MASTER_CBCR_ADDR, HWIO_GCC_USB20_MASTER_CBCR_RMSK)
#define HWIO_GCC_USB20_MASTER_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB20_MASTER_CBCR_ADDR, m)
#define HWIO_GCC_USB20_MASTER_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB20_MASTER_CBCR_ADDR,v)
#define HWIO_GCC_USB20_MASTER_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB20_MASTER_CBCR_ADDR,m,v,HWIO_GCC_USB20_MASTER_CBCR_IN)
#define HWIO_GCC_USB20_MASTER_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_USB20_MASTER_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_USB20_MASTER_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                  0x70000000
#define HWIO_GCC_USB20_MASTER_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                        0x1c
#define HWIO_GCC_USB20_MASTER_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                          0x8000
#define HWIO_GCC_USB20_MASTER_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                             0xf
#define HWIO_GCC_USB20_MASTER_CBCR_FORCE_MEM_CORE_ON_BMSK                                             0x4000
#define HWIO_GCC_USB20_MASTER_CBCR_FORCE_MEM_CORE_ON_SHFT                                                0xe
#define HWIO_GCC_USB20_MASTER_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                           0x2000
#define HWIO_GCC_USB20_MASTER_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                              0xd
#define HWIO_GCC_USB20_MASTER_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                          0x1000
#define HWIO_GCC_USB20_MASTER_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                             0xc
#define HWIO_GCC_USB20_MASTER_CBCR_WAKEUP_BMSK                                                         0xf00
#define HWIO_GCC_USB20_MASTER_CBCR_WAKEUP_SHFT                                                           0x8
#define HWIO_GCC_USB20_MASTER_CBCR_SLEEP_BMSK                                                           0xf0
#define HWIO_GCC_USB20_MASTER_CBCR_SLEEP_SHFT                                                            0x4
#define HWIO_GCC_USB20_MASTER_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_USB20_MASTER_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_USB20_MASTER_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_USB20_MASTER_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_USB20_SLEEP_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f008)
#define HWIO_GCC_USB20_SLEEP_CBCR_RMSK                                                            0x80000005
#define HWIO_GCC_USB20_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB20_SLEEP_CBCR_ADDR, HWIO_GCC_USB20_SLEEP_CBCR_RMSK)
#define HWIO_GCC_USB20_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB20_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_USB20_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB20_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_USB20_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB20_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_USB20_SLEEP_CBCR_IN)
#define HWIO_GCC_USB20_SLEEP_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_USB20_SLEEP_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_USB20_SLEEP_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_USB20_SLEEP_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_GCC_USB20_SLEEP_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_USB20_SLEEP_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_USB20_MOCK_UTMI_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f00c)
#define HWIO_GCC_USB20_MOCK_UTMI_CBCR_RMSK                                                        0x80030005
#define HWIO_GCC_USB20_MOCK_UTMI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB20_MOCK_UTMI_CBCR_ADDR, HWIO_GCC_USB20_MOCK_UTMI_CBCR_RMSK)
#define HWIO_GCC_USB20_MOCK_UTMI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB20_MOCK_UTMI_CBCR_ADDR, m)
#define HWIO_GCC_USB20_MOCK_UTMI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB20_MOCK_UTMI_CBCR_ADDR,v)
#define HWIO_GCC_USB20_MOCK_UTMI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB20_MOCK_UTMI_CBCR_ADDR,m,v,HWIO_GCC_USB20_MOCK_UTMI_CBCR_IN)
#define HWIO_GCC_USB20_MOCK_UTMI_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_USB20_MOCK_UTMI_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_USB20_MOCK_UTMI_CBCR_CLK_DIV_BMSK                                                   0x30000
#define HWIO_GCC_USB20_MOCK_UTMI_CBCR_CLK_DIV_SHFT                                                      0x10
#define HWIO_GCC_USB20_MOCK_UTMI_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_USB20_MOCK_UTMI_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_USB20_MOCK_UTMI_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_USB20_MOCK_UTMI_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_USB20_MASTER_CMD_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f010)
#define HWIO_GCC_USB20_MASTER_CMD_RCGR_RMSK                                                       0x800000f3
#define HWIO_GCC_USB20_MASTER_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_USB20_MASTER_CMD_RCGR_ADDR, HWIO_GCC_USB20_MASTER_CMD_RCGR_RMSK)
#define HWIO_GCC_USB20_MASTER_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB20_MASTER_CMD_RCGR_ADDR, m)
#define HWIO_GCC_USB20_MASTER_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB20_MASTER_CMD_RCGR_ADDR,v)
#define HWIO_GCC_USB20_MASTER_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB20_MASTER_CMD_RCGR_ADDR,m,v,HWIO_GCC_USB20_MASTER_CMD_RCGR_IN)
#define HWIO_GCC_USB20_MASTER_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_GCC_USB20_MASTER_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_GCC_USB20_MASTER_CMD_RCGR_DIRTY_D_BMSK                                                     0x80
#define HWIO_GCC_USB20_MASTER_CMD_RCGR_DIRTY_D_SHFT                                                      0x7
#define HWIO_GCC_USB20_MASTER_CMD_RCGR_DIRTY_N_BMSK                                                     0x40
#define HWIO_GCC_USB20_MASTER_CMD_RCGR_DIRTY_N_SHFT                                                      0x6
#define HWIO_GCC_USB20_MASTER_CMD_RCGR_DIRTY_M_BMSK                                                     0x20
#define HWIO_GCC_USB20_MASTER_CMD_RCGR_DIRTY_M_SHFT                                                      0x5
#define HWIO_GCC_USB20_MASTER_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_GCC_USB20_MASTER_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_GCC_USB20_MASTER_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_GCC_USB20_MASTER_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_GCC_USB20_MASTER_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_GCC_USB20_MASTER_CMD_RCGR_UPDATE_SHFT                                                       0x0

#define HWIO_GCC_USB20_MASTER_CFG_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f014)
#define HWIO_GCC_USB20_MASTER_CFG_RCGR_RMSK                                                           0x371f
#define HWIO_GCC_USB20_MASTER_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_USB20_MASTER_CFG_RCGR_ADDR, HWIO_GCC_USB20_MASTER_CFG_RCGR_RMSK)
#define HWIO_GCC_USB20_MASTER_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB20_MASTER_CFG_RCGR_ADDR, m)
#define HWIO_GCC_USB20_MASTER_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB20_MASTER_CFG_RCGR_ADDR,v)
#define HWIO_GCC_USB20_MASTER_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB20_MASTER_CFG_RCGR_ADDR,m,v,HWIO_GCC_USB20_MASTER_CFG_RCGR_IN)
#define HWIO_GCC_USB20_MASTER_CFG_RCGR_MODE_BMSK                                                      0x3000
#define HWIO_GCC_USB20_MASTER_CFG_RCGR_MODE_SHFT                                                         0xc
#define HWIO_GCC_USB20_MASTER_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_GCC_USB20_MASTER_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_GCC_USB20_MASTER_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_GCC_USB20_MASTER_CFG_RCGR_SRC_DIV_SHFT                                                      0x0

#define HWIO_GCC_USB20_MASTER_M_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f018)
#define HWIO_GCC_USB20_MASTER_M_RMSK                                                                    0xff
#define HWIO_GCC_USB20_MASTER_M_IN          \
        in_dword_masked(HWIO_GCC_USB20_MASTER_M_ADDR, HWIO_GCC_USB20_MASTER_M_RMSK)
#define HWIO_GCC_USB20_MASTER_M_INM(m)      \
        in_dword_masked(HWIO_GCC_USB20_MASTER_M_ADDR, m)
#define HWIO_GCC_USB20_MASTER_M_OUT(v)      \
        out_dword(HWIO_GCC_USB20_MASTER_M_ADDR,v)
#define HWIO_GCC_USB20_MASTER_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB20_MASTER_M_ADDR,m,v,HWIO_GCC_USB20_MASTER_M_IN)
#define HWIO_GCC_USB20_MASTER_M_M_BMSK                                                                  0xff
#define HWIO_GCC_USB20_MASTER_M_M_SHFT                                                                   0x0

#define HWIO_GCC_USB20_MASTER_N_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f01c)
#define HWIO_GCC_USB20_MASTER_N_RMSK                                                                    0xff
#define HWIO_GCC_USB20_MASTER_N_IN          \
        in_dword_masked(HWIO_GCC_USB20_MASTER_N_ADDR, HWIO_GCC_USB20_MASTER_N_RMSK)
#define HWIO_GCC_USB20_MASTER_N_INM(m)      \
        in_dword_masked(HWIO_GCC_USB20_MASTER_N_ADDR, m)
#define HWIO_GCC_USB20_MASTER_N_OUT(v)      \
        out_dword(HWIO_GCC_USB20_MASTER_N_ADDR,v)
#define HWIO_GCC_USB20_MASTER_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB20_MASTER_N_ADDR,m,v,HWIO_GCC_USB20_MASTER_N_IN)
#define HWIO_GCC_USB20_MASTER_N_NOT_N_MINUS_M_BMSK                                                      0xff
#define HWIO_GCC_USB20_MASTER_N_NOT_N_MINUS_M_SHFT                                                       0x0

#define HWIO_GCC_USB20_MASTER_D_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f020)
#define HWIO_GCC_USB20_MASTER_D_RMSK                                                                    0xff
#define HWIO_GCC_USB20_MASTER_D_IN          \
        in_dword_masked(HWIO_GCC_USB20_MASTER_D_ADDR, HWIO_GCC_USB20_MASTER_D_RMSK)
#define HWIO_GCC_USB20_MASTER_D_INM(m)      \
        in_dword_masked(HWIO_GCC_USB20_MASTER_D_ADDR, m)
#define HWIO_GCC_USB20_MASTER_D_OUT(v)      \
        out_dword(HWIO_GCC_USB20_MASTER_D_ADDR,v)
#define HWIO_GCC_USB20_MASTER_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB20_MASTER_D_ADDR,m,v,HWIO_GCC_USB20_MASTER_D_IN)
#define HWIO_GCC_USB20_MASTER_D_NOT_2D_BMSK                                                             0xff
#define HWIO_GCC_USB20_MASTER_D_NOT_2D_SHFT                                                              0x0

#define HWIO_GCC_USB20_MOCK_UTMI_CMD_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f024)
#define HWIO_GCC_USB20_MOCK_UTMI_CMD_RCGR_RMSK                                                    0x80000013
#define HWIO_GCC_USB20_MOCK_UTMI_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_USB20_MOCK_UTMI_CMD_RCGR_ADDR, HWIO_GCC_USB20_MOCK_UTMI_CMD_RCGR_RMSK)
#define HWIO_GCC_USB20_MOCK_UTMI_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB20_MOCK_UTMI_CMD_RCGR_ADDR, m)
#define HWIO_GCC_USB20_MOCK_UTMI_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB20_MOCK_UTMI_CMD_RCGR_ADDR,v)
#define HWIO_GCC_USB20_MOCK_UTMI_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB20_MOCK_UTMI_CMD_RCGR_ADDR,m,v,HWIO_GCC_USB20_MOCK_UTMI_CMD_RCGR_IN)
#define HWIO_GCC_USB20_MOCK_UTMI_CMD_RCGR_ROOT_OFF_BMSK                                           0x80000000
#define HWIO_GCC_USB20_MOCK_UTMI_CMD_RCGR_ROOT_OFF_SHFT                                                 0x1f
#define HWIO_GCC_USB20_MOCK_UTMI_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                           0x10
#define HWIO_GCC_USB20_MOCK_UTMI_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                            0x4
#define HWIO_GCC_USB20_MOCK_UTMI_CMD_RCGR_ROOT_EN_BMSK                                                   0x2
#define HWIO_GCC_USB20_MOCK_UTMI_CMD_RCGR_ROOT_EN_SHFT                                                   0x1
#define HWIO_GCC_USB20_MOCK_UTMI_CMD_RCGR_UPDATE_BMSK                                                    0x1
#define HWIO_GCC_USB20_MOCK_UTMI_CMD_RCGR_UPDATE_SHFT                                                    0x0

#define HWIO_GCC_USB20_MOCK_UTMI_CFG_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0002f028)
#define HWIO_GCC_USB20_MOCK_UTMI_CFG_RCGR_RMSK                                                         0x71f
#define HWIO_GCC_USB20_MOCK_UTMI_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_USB20_MOCK_UTMI_CFG_RCGR_ADDR, HWIO_GCC_USB20_MOCK_UTMI_CFG_RCGR_RMSK)
#define HWIO_GCC_USB20_MOCK_UTMI_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB20_MOCK_UTMI_CFG_RCGR_ADDR, m)
#define HWIO_GCC_USB20_MOCK_UTMI_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB20_MOCK_UTMI_CFG_RCGR_ADDR,v)
#define HWIO_GCC_USB20_MOCK_UTMI_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB20_MOCK_UTMI_CFG_RCGR_ADDR,m,v,HWIO_GCC_USB20_MOCK_UTMI_CFG_RCGR_IN)
#define HWIO_GCC_USB20_MOCK_UTMI_CFG_RCGR_SRC_SEL_BMSK                                                 0x700
#define HWIO_GCC_USB20_MOCK_UTMI_CFG_RCGR_SRC_SEL_SHFT                                                   0x8
#define HWIO_GCC_USB20_MOCK_UTMI_CFG_RCGR_SRC_DIV_BMSK                                                  0x1f
#define HWIO_GCC_USB20_MOCK_UTMI_CFG_RCGR_SRC_DIV_SHFT                                                   0x0

#define HWIO_GCC_USB3_PHY_BCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00050020)
#define HWIO_GCC_USB3_PHY_BCR_RMSK                                                                       0x1
#define HWIO_GCC_USB3_PHY_BCR_IN          \
        in_dword_masked(HWIO_GCC_USB3_PHY_BCR_ADDR, HWIO_GCC_USB3_PHY_BCR_RMSK)
#define HWIO_GCC_USB3_PHY_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB3_PHY_BCR_ADDR, m)
#define HWIO_GCC_USB3_PHY_BCR_OUT(v)      \
        out_dword(HWIO_GCC_USB3_PHY_BCR_ADDR,v)
#define HWIO_GCC_USB3_PHY_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB3_PHY_BCR_ADDR,m,v,HWIO_GCC_USB3_PHY_BCR_IN)
#define HWIO_GCC_USB3_PHY_BCR_BLK_ARES_BMSK                                                              0x1
#define HWIO_GCC_USB3_PHY_BCR_BLK_ARES_SHFT                                                              0x0

#define HWIO_GCC_USB3PHY_PHY_BCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00050024)
#define HWIO_GCC_USB3PHY_PHY_BCR_RMSK                                                                    0x1
#define HWIO_GCC_USB3PHY_PHY_BCR_IN          \
        in_dword_masked(HWIO_GCC_USB3PHY_PHY_BCR_ADDR, HWIO_GCC_USB3PHY_PHY_BCR_RMSK)
#define HWIO_GCC_USB3PHY_PHY_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB3PHY_PHY_BCR_ADDR, m)
#define HWIO_GCC_USB3PHY_PHY_BCR_OUT(v)      \
        out_dword(HWIO_GCC_USB3PHY_PHY_BCR_ADDR,v)
#define HWIO_GCC_USB3PHY_PHY_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB3PHY_PHY_BCR_ADDR,m,v,HWIO_GCC_USB3PHY_PHY_BCR_IN)
#define HWIO_GCC_USB3PHY_PHY_BCR_BLK_ARES_BMSK                                                           0x1
#define HWIO_GCC_USB3PHY_PHY_BCR_BLK_ARES_SHFT                                                           0x0

#define HWIO_GCC_USB3_DP_PHY_BCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00050028)
#define HWIO_GCC_USB3_DP_PHY_BCR_RMSK                                                                    0x1
#define HWIO_GCC_USB3_DP_PHY_BCR_IN          \
        in_dword_masked(HWIO_GCC_USB3_DP_PHY_BCR_ADDR, HWIO_GCC_USB3_DP_PHY_BCR_RMSK)
#define HWIO_GCC_USB3_DP_PHY_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB3_DP_PHY_BCR_ADDR, m)
#define HWIO_GCC_USB3_DP_PHY_BCR_OUT(v)      \
        out_dword(HWIO_GCC_USB3_DP_PHY_BCR_ADDR,v)
#define HWIO_GCC_USB3_DP_PHY_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB3_DP_PHY_BCR_ADDR,m,v,HWIO_GCC_USB3_DP_PHY_BCR_IN)
#define HWIO_GCC_USB3_DP_PHY_BCR_BLK_ARES_BMSK                                                           0x1
#define HWIO_GCC_USB3_DP_PHY_BCR_BLK_ARES_SHFT                                                           0x0

#define HWIO_GCC_QUSB2PHY_PRIM_BCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00012000)
#define HWIO_GCC_QUSB2PHY_PRIM_BCR_RMSK                                                                  0x1
#define HWIO_GCC_QUSB2PHY_PRIM_BCR_IN          \
        in_dword_masked(HWIO_GCC_QUSB2PHY_PRIM_BCR_ADDR, HWIO_GCC_QUSB2PHY_PRIM_BCR_RMSK)
#define HWIO_GCC_QUSB2PHY_PRIM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QUSB2PHY_PRIM_BCR_ADDR, m)
#define HWIO_GCC_QUSB2PHY_PRIM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_QUSB2PHY_PRIM_BCR_ADDR,v)
#define HWIO_GCC_QUSB2PHY_PRIM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QUSB2PHY_PRIM_BCR_ADDR,m,v,HWIO_GCC_QUSB2PHY_PRIM_BCR_IN)
#define HWIO_GCC_QUSB2PHY_PRIM_BCR_BLK_ARES_BMSK                                                         0x1
#define HWIO_GCC_QUSB2PHY_PRIM_BCR_BLK_ARES_SHFT                                                         0x0

#define HWIO_GCC_QUSB2PHY_SEC_BCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00012004)
#define HWIO_GCC_QUSB2PHY_SEC_BCR_RMSK                                                                   0x1
#define HWIO_GCC_QUSB2PHY_SEC_BCR_IN          \
        in_dword_masked(HWIO_GCC_QUSB2PHY_SEC_BCR_ADDR, HWIO_GCC_QUSB2PHY_SEC_BCR_RMSK)
#define HWIO_GCC_QUSB2PHY_SEC_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QUSB2PHY_SEC_BCR_ADDR, m)
#define HWIO_GCC_QUSB2PHY_SEC_BCR_OUT(v)      \
        out_dword(HWIO_GCC_QUSB2PHY_SEC_BCR_ADDR,v)
#define HWIO_GCC_QUSB2PHY_SEC_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QUSB2PHY_SEC_BCR_ADDR,m,v,HWIO_GCC_QUSB2PHY_SEC_BCR_IN)
#define HWIO_GCC_QUSB2PHY_SEC_BCR_BLK_ARES_BMSK                                                          0x1
#define HWIO_GCC_QUSB2PHY_SEC_BCR_BLK_ARES_SHFT                                                          0x0

#define HWIO_GCC_USB_PHY_CFG_AHB2PHY_BCR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0006a000)
#define HWIO_GCC_USB_PHY_CFG_AHB2PHY_BCR_RMSK                                                            0x1
#define HWIO_GCC_USB_PHY_CFG_AHB2PHY_BCR_IN          \
        in_dword_masked(HWIO_GCC_USB_PHY_CFG_AHB2PHY_BCR_ADDR, HWIO_GCC_USB_PHY_CFG_AHB2PHY_BCR_RMSK)
#define HWIO_GCC_USB_PHY_CFG_AHB2PHY_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_PHY_CFG_AHB2PHY_BCR_ADDR, m)
#define HWIO_GCC_USB_PHY_CFG_AHB2PHY_BCR_OUT(v)      \
        out_dword(HWIO_GCC_USB_PHY_CFG_AHB2PHY_BCR_ADDR,v)
#define HWIO_GCC_USB_PHY_CFG_AHB2PHY_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_PHY_CFG_AHB2PHY_BCR_ADDR,m,v,HWIO_GCC_USB_PHY_CFG_AHB2PHY_BCR_IN)
#define HWIO_GCC_USB_PHY_CFG_AHB2PHY_BCR_BLK_ARES_BMSK                                                   0x1
#define HWIO_GCC_USB_PHY_CFG_AHB2PHY_BCR_BLK_ARES_SHFT                                                   0x0

#define HWIO_GCC_USB_PHY_CFG_AHB2PHY_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0006a004)
#define HWIO_GCC_USB_PHY_CFG_AHB2PHY_CBCR_RMSK                                                    0xf0008005
#define HWIO_GCC_USB_PHY_CFG_AHB2PHY_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB_PHY_CFG_AHB2PHY_CBCR_ADDR, HWIO_GCC_USB_PHY_CFG_AHB2PHY_CBCR_RMSK)
#define HWIO_GCC_USB_PHY_CFG_AHB2PHY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_PHY_CFG_AHB2PHY_CBCR_ADDR, m)
#define HWIO_GCC_USB_PHY_CFG_AHB2PHY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB_PHY_CFG_AHB2PHY_CBCR_ADDR,v)
#define HWIO_GCC_USB_PHY_CFG_AHB2PHY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_PHY_CFG_AHB2PHY_CBCR_ADDR,m,v,HWIO_GCC_USB_PHY_CFG_AHB2PHY_CBCR_IN)
#define HWIO_GCC_USB_PHY_CFG_AHB2PHY_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_USB_PHY_CFG_AHB2PHY_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_USB_PHY_CFG_AHB2PHY_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                           0x70000000
#define HWIO_GCC_USB_PHY_CFG_AHB2PHY_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                 0x1c
#define HWIO_GCC_USB_PHY_CFG_AHB2PHY_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                   0x8000
#define HWIO_GCC_USB_PHY_CFG_AHB2PHY_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                      0xf
#define HWIO_GCC_USB_PHY_CFG_AHB2PHY_CBCR_CLK_ARES_BMSK                                                  0x4
#define HWIO_GCC_USB_PHY_CFG_AHB2PHY_CBCR_CLK_ARES_SHFT                                                  0x2
#define HWIO_GCC_USB_PHY_CFG_AHB2PHY_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_USB_PHY_CFG_AHB2PHY_CBCR_CLK_ENABLE_SHFT                                                0x0

#define HWIO_GCC_SDCC2_BCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00014000)
#define HWIO_GCC_SDCC2_BCR_RMSK                                                                          0x1
#define HWIO_GCC_SDCC2_BCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC2_BCR_ADDR, HWIO_GCC_SDCC2_BCR_RMSK)
#define HWIO_GCC_SDCC2_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_BCR_ADDR, m)
#define HWIO_GCC_SDCC2_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_BCR_ADDR,v)
#define HWIO_GCC_SDCC2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_BCR_ADDR,m,v,HWIO_GCC_SDCC2_BCR_IN)
#define HWIO_GCC_SDCC2_BCR_BLK_ARES_BMSK                                                                 0x1
#define HWIO_GCC_SDCC2_BCR_BLK_ARES_SHFT                                                                 0x0

#define HWIO_GCC_SDCC2_APPS_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00014004)
#define HWIO_GCC_SDCC2_APPS_CBCR_RMSK                                                             0x80007ff5
#define HWIO_GCC_SDCC2_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_CBCR_ADDR, HWIO_GCC_SDCC2_APPS_CBCR_RMSK)
#define HWIO_GCC_SDCC2_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_CBCR_ADDR, m)
#define HWIO_GCC_SDCC2_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_APPS_CBCR_ADDR,v)
#define HWIO_GCC_SDCC2_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_APPS_CBCR_ADDR,m,v,HWIO_GCC_SDCC2_APPS_CBCR_IN)
#define HWIO_GCC_SDCC2_APPS_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_SDCC2_APPS_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_CORE_ON_BMSK                                               0x4000
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_CORE_ON_SHFT                                                  0xe
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                             0x2000
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                0xd
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                            0x1000
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                               0xc
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_BMSK                                                           0xf00
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_SHFT                                                             0x8
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_BMSK                                                             0xf0
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_SHFT                                                              0x4
#define HWIO_GCC_SDCC2_APPS_CBCR_CLK_ARES_BMSK                                                           0x4
#define HWIO_GCC_SDCC2_APPS_CBCR_CLK_ARES_SHFT                                                           0x2
#define HWIO_GCC_SDCC2_APPS_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_SDCC2_APPS_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_SDCC2_AHB_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00014008)
#define HWIO_GCC_SDCC2_AHB_CBCR_RMSK                                                              0xf0008005
#define HWIO_GCC_SDCC2_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC2_AHB_CBCR_ADDR, HWIO_GCC_SDCC2_AHB_CBCR_RMSK)
#define HWIO_GCC_SDCC2_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SDCC2_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SDCC2_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_AHB_CBCR_ADDR,m,v,HWIO_GCC_SDCC2_AHB_CBCR_IN)
#define HWIO_GCC_SDCC2_AHB_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_SDCC2_AHB_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_SDCC2_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                     0x70000000
#define HWIO_GCC_SDCC2_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                           0x1c
#define HWIO_GCC_SDCC2_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                             0x8000
#define HWIO_GCC_SDCC2_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                0xf
#define HWIO_GCC_SDCC2_AHB_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_SDCC2_AHB_CBCR_CLK_ARES_SHFT                                                            0x2
#define HWIO_GCC_SDCC2_AHB_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_SDCC2_AHB_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00014010)
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_RMSK                                                         0x800000f3
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_CMD_RCGR_ADDR, HWIO_GCC_SDCC2_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_SDCC2_APPS_CMD_RCGR_IN)
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_ROOT_OFF_BMSK                                                0x80000000
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                      0x1f
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_DIRTY_D_BMSK                                                       0x80
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_DIRTY_D_SHFT                                                        0x7
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_DIRTY_N_BMSK                                                       0x40
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_DIRTY_N_SHFT                                                        0x6
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_DIRTY_M_BMSK                                                       0x20
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_DIRTY_M_SHFT                                                        0x5
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                0x10
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                 0x4
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_ROOT_EN_BMSK                                                        0x2
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_ROOT_EN_SHFT                                                        0x1
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_UPDATE_BMSK                                                         0x1
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_UPDATE_SHFT                                                         0x0

#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00014014)
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_RMSK                                                             0x371f
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_CFG_RCGR_ADDR, HWIO_GCC_SDCC2_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_SDCC2_APPS_CFG_RCGR_IN)
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_MODE_BMSK                                                        0x3000
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_MODE_SHFT                                                           0xc
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_SEL_BMSK                                                      0x700
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_SEL_SHFT                                                        0x8
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_BMSK                                                       0x1f
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_SHFT                                                        0x0

#define HWIO_GCC_SDCC2_APPS_M_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00014018)
#define HWIO_GCC_SDCC2_APPS_M_RMSK                                                                      0xff
#define HWIO_GCC_SDCC2_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_M_ADDR, HWIO_GCC_SDCC2_APPS_M_RMSK)
#define HWIO_GCC_SDCC2_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_M_ADDR, m)
#define HWIO_GCC_SDCC2_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_APPS_M_ADDR,v)
#define HWIO_GCC_SDCC2_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_APPS_M_ADDR,m,v,HWIO_GCC_SDCC2_APPS_M_IN)
#define HWIO_GCC_SDCC2_APPS_M_M_BMSK                                                                    0xff
#define HWIO_GCC_SDCC2_APPS_M_M_SHFT                                                                     0x0

#define HWIO_GCC_SDCC2_APPS_N_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0001401c)
#define HWIO_GCC_SDCC2_APPS_N_RMSK                                                                      0xff
#define HWIO_GCC_SDCC2_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_N_ADDR, HWIO_GCC_SDCC2_APPS_N_RMSK)
#define HWIO_GCC_SDCC2_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_N_ADDR, m)
#define HWIO_GCC_SDCC2_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_APPS_N_ADDR,v)
#define HWIO_GCC_SDCC2_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_APPS_N_ADDR,m,v,HWIO_GCC_SDCC2_APPS_N_IN)
#define HWIO_GCC_SDCC2_APPS_N_NOT_N_MINUS_M_BMSK                                                        0xff
#define HWIO_GCC_SDCC2_APPS_N_NOT_N_MINUS_M_SHFT                                                         0x0

#define HWIO_GCC_SDCC2_APPS_D_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00014020)
#define HWIO_GCC_SDCC2_APPS_D_RMSK                                                                      0xff
#define HWIO_GCC_SDCC2_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_D_ADDR, HWIO_GCC_SDCC2_APPS_D_RMSK)
#define HWIO_GCC_SDCC2_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_D_ADDR, m)
#define HWIO_GCC_SDCC2_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_APPS_D_ADDR,v)
#define HWIO_GCC_SDCC2_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_APPS_D_ADDR,m,v,HWIO_GCC_SDCC2_APPS_D_IN)
#define HWIO_GCC_SDCC2_APPS_D_NOT_2D_BMSK                                                               0xff
#define HWIO_GCC_SDCC2_APPS_D_NOT_2D_SHFT                                                                0x0

#define HWIO_GCC_SDCC1_BCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00016000)
#define HWIO_GCC_SDCC1_BCR_RMSK                                                                          0x1
#define HWIO_GCC_SDCC1_BCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_BCR_ADDR, HWIO_GCC_SDCC1_BCR_RMSK)
#define HWIO_GCC_SDCC1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_BCR_ADDR, m)
#define HWIO_GCC_SDCC1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_BCR_ADDR,v)
#define HWIO_GCC_SDCC1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_BCR_ADDR,m,v,HWIO_GCC_SDCC1_BCR_IN)
#define HWIO_GCC_SDCC1_BCR_BLK_ARES_BMSK                                                                 0x1
#define HWIO_GCC_SDCC1_BCR_BLK_ARES_SHFT                                                                 0x0

#define HWIO_GCC_SDCC1_APPS_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00016004)
#define HWIO_GCC_SDCC1_APPS_CBCR_RMSK                                                             0x80007ff5
#define HWIO_GCC_SDCC1_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_CBCR_ADDR, HWIO_GCC_SDCC1_APPS_CBCR_RMSK)
#define HWIO_GCC_SDCC1_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_CBCR_ADDR, m)
#define HWIO_GCC_SDCC1_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_APPS_CBCR_ADDR,v)
#define HWIO_GCC_SDCC1_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_APPS_CBCR_ADDR,m,v,HWIO_GCC_SDCC1_APPS_CBCR_IN)
#define HWIO_GCC_SDCC1_APPS_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_SDCC1_APPS_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_CORE_ON_BMSK                                               0x4000
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_CORE_ON_SHFT                                                  0xe
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                             0x2000
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                0xd
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                            0x1000
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                               0xc
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_BMSK                                                           0xf00
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_SHFT                                                             0x8
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_BMSK                                                             0xf0
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_SHFT                                                              0x4
#define HWIO_GCC_SDCC1_APPS_CBCR_CLK_ARES_BMSK                                                           0x4
#define HWIO_GCC_SDCC1_APPS_CBCR_CLK_ARES_SHFT                                                           0x2
#define HWIO_GCC_SDCC1_APPS_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_SDCC1_APPS_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_SDCC1_AHB_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00016008)
#define HWIO_GCC_SDCC1_AHB_CBCR_RMSK                                                              0xf0008005
#define HWIO_GCC_SDCC1_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_AHB_CBCR_ADDR, HWIO_GCC_SDCC1_AHB_CBCR_RMSK)
#define HWIO_GCC_SDCC1_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SDCC1_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SDCC1_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_AHB_CBCR_ADDR,m,v,HWIO_GCC_SDCC1_AHB_CBCR_IN)
#define HWIO_GCC_SDCC1_AHB_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_SDCC1_AHB_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_SDCC1_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                     0x70000000
#define HWIO_GCC_SDCC1_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                           0x1c
#define HWIO_GCC_SDCC1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                             0x8000
#define HWIO_GCC_SDCC1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                0xf
#define HWIO_GCC_SDCC1_AHB_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_SDCC1_AHB_CBCR_CLK_ARES_SHFT                                                            0x2
#define HWIO_GCC_SDCC1_AHB_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_SDCC1_AHB_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_SDCC1_ICE_CORE_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0001600c)
#define HWIO_GCC_SDCC1_ICE_CORE_CBCR_RMSK                                                         0x80007ff5
#define HWIO_GCC_SDCC1_ICE_CORE_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_ICE_CORE_CBCR_ADDR, HWIO_GCC_SDCC1_ICE_CORE_CBCR_RMSK)
#define HWIO_GCC_SDCC1_ICE_CORE_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_ICE_CORE_CBCR_ADDR, m)
#define HWIO_GCC_SDCC1_ICE_CORE_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_ICE_CORE_CBCR_ADDR,v)
#define HWIO_GCC_SDCC1_ICE_CORE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_ICE_CORE_CBCR_ADDR,m,v,HWIO_GCC_SDCC1_ICE_CORE_CBCR_IN)
#define HWIO_GCC_SDCC1_ICE_CORE_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_SDCC1_ICE_CORE_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_SDCC1_ICE_CORE_CBCR_FORCE_MEM_CORE_ON_BMSK                                           0x4000
#define HWIO_GCC_SDCC1_ICE_CORE_CBCR_FORCE_MEM_CORE_ON_SHFT                                              0xe
#define HWIO_GCC_SDCC1_ICE_CORE_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                         0x2000
#define HWIO_GCC_SDCC1_ICE_CORE_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                            0xd
#define HWIO_GCC_SDCC1_ICE_CORE_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                        0x1000
#define HWIO_GCC_SDCC1_ICE_CORE_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                           0xc
#define HWIO_GCC_SDCC1_ICE_CORE_CBCR_WAKEUP_BMSK                                                       0xf00
#define HWIO_GCC_SDCC1_ICE_CORE_CBCR_WAKEUP_SHFT                                                         0x8
#define HWIO_GCC_SDCC1_ICE_CORE_CBCR_SLEEP_BMSK                                                         0xf0
#define HWIO_GCC_SDCC1_ICE_CORE_CBCR_SLEEP_SHFT                                                          0x4
#define HWIO_GCC_SDCC1_ICE_CORE_CBCR_CLK_ARES_BMSK                                                       0x4
#define HWIO_GCC_SDCC1_ICE_CORE_CBCR_CLK_ARES_SHFT                                                       0x2
#define HWIO_GCC_SDCC1_ICE_CORE_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_SDCC1_ICE_CORE_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_SDCC1_ICE_CORE_CMD_RCGR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00016010)
#define HWIO_GCC_SDCC1_ICE_CORE_CMD_RCGR_RMSK                                                     0x80000013
#define HWIO_GCC_SDCC1_ICE_CORE_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_ICE_CORE_CMD_RCGR_ADDR, HWIO_GCC_SDCC1_ICE_CORE_CMD_RCGR_RMSK)
#define HWIO_GCC_SDCC1_ICE_CORE_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_ICE_CORE_CMD_RCGR_ADDR, m)
#define HWIO_GCC_SDCC1_ICE_CORE_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_ICE_CORE_CMD_RCGR_ADDR,v)
#define HWIO_GCC_SDCC1_ICE_CORE_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_ICE_CORE_CMD_RCGR_ADDR,m,v,HWIO_GCC_SDCC1_ICE_CORE_CMD_RCGR_IN)
#define HWIO_GCC_SDCC1_ICE_CORE_CMD_RCGR_ROOT_OFF_BMSK                                            0x80000000
#define HWIO_GCC_SDCC1_ICE_CORE_CMD_RCGR_ROOT_OFF_SHFT                                                  0x1f
#define HWIO_GCC_SDCC1_ICE_CORE_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                            0x10
#define HWIO_GCC_SDCC1_ICE_CORE_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                             0x4
#define HWIO_GCC_SDCC1_ICE_CORE_CMD_RCGR_ROOT_EN_BMSK                                                    0x2
#define HWIO_GCC_SDCC1_ICE_CORE_CMD_RCGR_ROOT_EN_SHFT                                                    0x1
#define HWIO_GCC_SDCC1_ICE_CORE_CMD_RCGR_UPDATE_BMSK                                                     0x1
#define HWIO_GCC_SDCC1_ICE_CORE_CMD_RCGR_UPDATE_SHFT                                                     0x0

#define HWIO_GCC_SDCC1_ICE_CORE_CFG_RCGR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00016014)
#define HWIO_GCC_SDCC1_ICE_CORE_CFG_RCGR_RMSK                                                          0x71f
#define HWIO_GCC_SDCC1_ICE_CORE_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_ICE_CORE_CFG_RCGR_ADDR, HWIO_GCC_SDCC1_ICE_CORE_CFG_RCGR_RMSK)
#define HWIO_GCC_SDCC1_ICE_CORE_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_ICE_CORE_CFG_RCGR_ADDR, m)
#define HWIO_GCC_SDCC1_ICE_CORE_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_ICE_CORE_CFG_RCGR_ADDR,v)
#define HWIO_GCC_SDCC1_ICE_CORE_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_ICE_CORE_CFG_RCGR_ADDR,m,v,HWIO_GCC_SDCC1_ICE_CORE_CFG_RCGR_IN)
#define HWIO_GCC_SDCC1_ICE_CORE_CFG_RCGR_SRC_SEL_BMSK                                                  0x700
#define HWIO_GCC_SDCC1_ICE_CORE_CFG_RCGR_SRC_SEL_SHFT                                                    0x8
#define HWIO_GCC_SDCC1_ICE_CORE_CFG_RCGR_SRC_DIV_BMSK                                                   0x1f
#define HWIO_GCC_SDCC1_ICE_CORE_CFG_RCGR_SRC_DIV_SHFT                                                    0x0

#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0001602c)
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_RMSK                                                         0x800000f3
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_CMD_RCGR_ADDR, HWIO_GCC_SDCC1_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_SDCC1_APPS_CMD_RCGR_IN)
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_ROOT_OFF_BMSK                                                0x80000000
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                      0x1f
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_D_BMSK                                                       0x80
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_D_SHFT                                                        0x7
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_N_BMSK                                                       0x40
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_N_SHFT                                                        0x6
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_M_BMSK                                                       0x20
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_M_SHFT                                                        0x5
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                0x10
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                 0x4
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_ROOT_EN_BMSK                                                        0x2
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_ROOT_EN_SHFT                                                        0x1
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_UPDATE_BMSK                                                         0x1
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_UPDATE_SHFT                                                         0x0

#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00016030)
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_RMSK                                                             0x371f
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_CFG_RCGR_ADDR, HWIO_GCC_SDCC1_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_SDCC1_APPS_CFG_RCGR_IN)
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_MODE_BMSK                                                        0x3000
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_MODE_SHFT                                                           0xc
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_SEL_BMSK                                                      0x700
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_SEL_SHFT                                                        0x8
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_BMSK                                                       0x1f
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_SHFT                                                        0x0

#define HWIO_GCC_SDCC1_APPS_M_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00016034)
#define HWIO_GCC_SDCC1_APPS_M_RMSK                                                                      0xff
#define HWIO_GCC_SDCC1_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_M_ADDR, HWIO_GCC_SDCC1_APPS_M_RMSK)
#define HWIO_GCC_SDCC1_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_M_ADDR, m)
#define HWIO_GCC_SDCC1_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_APPS_M_ADDR,v)
#define HWIO_GCC_SDCC1_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_APPS_M_ADDR,m,v,HWIO_GCC_SDCC1_APPS_M_IN)
#define HWIO_GCC_SDCC1_APPS_M_M_BMSK                                                                    0xff
#define HWIO_GCC_SDCC1_APPS_M_M_SHFT                                                                     0x0

#define HWIO_GCC_SDCC1_APPS_N_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00016038)
#define HWIO_GCC_SDCC1_APPS_N_RMSK                                                                      0xff
#define HWIO_GCC_SDCC1_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_N_ADDR, HWIO_GCC_SDCC1_APPS_N_RMSK)
#define HWIO_GCC_SDCC1_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_N_ADDR, m)
#define HWIO_GCC_SDCC1_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_APPS_N_ADDR,v)
#define HWIO_GCC_SDCC1_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_APPS_N_ADDR,m,v,HWIO_GCC_SDCC1_APPS_N_IN)
#define HWIO_GCC_SDCC1_APPS_N_NOT_N_MINUS_M_BMSK                                                        0xff
#define HWIO_GCC_SDCC1_APPS_N_NOT_N_MINUS_M_SHFT                                                         0x0

#define HWIO_GCC_SDCC1_APPS_D_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0001603c)
#define HWIO_GCC_SDCC1_APPS_D_RMSK                                                                      0xff
#define HWIO_GCC_SDCC1_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_D_ADDR, HWIO_GCC_SDCC1_APPS_D_RMSK)
#define HWIO_GCC_SDCC1_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_D_ADDR, m)
#define HWIO_GCC_SDCC1_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_APPS_D_ADDR,v)
#define HWIO_GCC_SDCC1_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_APPS_D_ADDR,m,v,HWIO_GCC_SDCC1_APPS_D_IN)
#define HWIO_GCC_SDCC1_APPS_D_NOT_2D_BMSK                                                               0xff
#define HWIO_GCC_SDCC1_APPS_D_NOT_2D_SHFT                                                                0x0

#define HWIO_GCC_BLSP1_BCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00017000)
#define HWIO_GCC_BLSP1_BCR_RMSK                                                                          0x1
#define HWIO_GCC_BLSP1_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_BCR_ADDR, HWIO_GCC_BLSP1_BCR_RMSK)
#define HWIO_GCC_BLSP1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_BCR_ADDR,m,v,HWIO_GCC_BLSP1_BCR_IN)
#define HWIO_GCC_BLSP1_BCR_BLK_ARES_BMSK                                                                 0x1
#define HWIO_GCC_BLSP1_BCR_BLK_ARES_SHFT                                                                 0x0

#define HWIO_GCC_BLSP1_AHB_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00017004)
#define HWIO_GCC_BLSP1_AHB_CBCR_RMSK                                                              0xf000fff4
#define HWIO_GCC_BLSP1_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_AHB_CBCR_ADDR, HWIO_GCC_BLSP1_AHB_CBCR_RMSK)
#define HWIO_GCC_BLSP1_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_AHB_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_AHB_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_AHB_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_AHB_CBCR_IN)
#define HWIO_GCC_BLSP1_AHB_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_BLSP1_AHB_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_BLSP1_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                     0x70000000
#define HWIO_GCC_BLSP1_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                           0x1c
#define HWIO_GCC_BLSP1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                             0x8000
#define HWIO_GCC_BLSP1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                0xf
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                                0x4000
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                   0xe
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                              0x2000
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                 0xd
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                             0x1000
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                0xc
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_BMSK                                                            0xf00
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_SHFT                                                              0x8
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_BMSK                                                              0xf0
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_SHFT                                                               0x4
#define HWIO_GCC_BLSP1_AHB_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_BLSP1_AHB_CBCR_CLK_ARES_SHFT                                                            0x2

#define HWIO_GCC_BLSP1_SLEEP_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00017008)
#define HWIO_GCC_BLSP1_SLEEP_CBCR_RMSK                                                            0x80000004
#define HWIO_GCC_BLSP1_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_SLEEP_CBCR_ADDR, HWIO_GCC_BLSP1_SLEEP_CBCR_RMSK)
#define HWIO_GCC_BLSP1_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_SLEEP_CBCR_IN)
#define HWIO_GCC_BLSP1_SLEEP_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_BLSP1_SLEEP_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_BLSP1_SLEEP_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_BLSP1_SLEEP_CBCR_CLK_ARES_SHFT                                                          0x2

#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00018000)
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_RMSK                                                      0x80000013
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ADDR, HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_IN)
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ROOT_OFF_BMSK                                             0x80000000
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ROOT_OFF_SHFT                                                   0x1f
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                             0x10
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                              0x4
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ROOT_EN_BMSK                                                     0x2
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ROOT_EN_SHFT                                                     0x1
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_UPDATE_BMSK                                                      0x1
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_UPDATE_SHFT                                                      0x0

#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00018004)
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_RMSK                                                           0x71f
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_ADDR, HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_IN)
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_SEL_BMSK                                                   0x700
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_SEL_SHFT                                                     0x8
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_BMSK                                                    0x1f
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_SHFT                                                     0x0

#define HWIO_GCC_BLSP1_QUP1_BCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00019000)
#define HWIO_GCC_BLSP1_QUP1_BCR_RMSK                                                                     0x1
#define HWIO_GCC_BLSP1_QUP1_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_BCR_ADDR, HWIO_GCC_BLSP1_QUP1_BCR_RMSK)
#define HWIO_GCC_BLSP1_QUP1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_BCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_BCR_IN)
#define HWIO_GCC_BLSP1_QUP1_BCR_BLK_ARES_BMSK                                                            0x1
#define HWIO_GCC_BLSP1_QUP1_BCR_BLK_ARES_SHFT                                                            0x0

#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00019004)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_RMSK                                                    0x80000005
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_CLK_ARES_BMSK                                                  0x4
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_CLK_ARES_SHFT                                                  0x2
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                                0x0

#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00019008)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_RMSK                                                    0x80000005
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_CLK_ARES_BMSK                                                  0x4
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_CLK_ARES_SHFT                                                  0x2
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                                0x0

#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0001900c)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_RMSK                                                0x800000f3
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ROOT_OFF_BMSK                                       0x80000000
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ROOT_OFF_SHFT                                             0x1f
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_D_BMSK                                              0x80
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_D_SHFT                                               0x7
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_N_BMSK                                              0x40
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_N_SHFT                                               0x6
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_M_BMSK                                              0x20
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_M_SHFT                                               0x5
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                       0x10
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                        0x4
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ROOT_EN_BMSK                                               0x2
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ROOT_EN_SHFT                                               0x1
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_UPDATE_BMSK                                                0x1
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_UPDATE_SHFT                                                0x0

#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00019010)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_RMSK                                                    0x371f
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_MODE_BMSK                                               0x3000
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_MODE_SHFT                                                  0xc
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_BMSK                                             0x700
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_SHFT                                               0x8
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_BMSK                                              0x1f
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_SHFT                                               0x0

#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00019014)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_RMSK                                                             0xff
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_ADDR, HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_IN)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_M_BMSK                                                           0xff
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_M_SHFT                                                            0x0

#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00019018)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_RMSK                                                             0xff
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_ADDR, HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_IN)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_NOT_N_MINUS_M_BMSK                                               0xff
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_NOT_N_MINUS_M_SHFT                                                0x0

#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0001901c)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_RMSK                                                             0xff
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_ADDR, HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_IN)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_NOT_2D_BMSK                                                      0xff
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_NOT_2D_SHFT                                                       0x0

#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00019020)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_RMSK                                                0x80000013
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ROOT_OFF_BMSK                                       0x80000000
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ROOT_OFF_SHFT                                             0x1f
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                       0x10
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                        0x4
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ROOT_EN_BMSK                                               0x2
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_ROOT_EN_SHFT                                               0x1
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_UPDATE_BMSK                                                0x1
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CMD_RCGR_UPDATE_SHFT                                                0x0

#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00019024)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_RMSK                                                     0x71f
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_SEL_BMSK                                             0x700
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_SEL_SHFT                                               0x8
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_BMSK                                              0x1f
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_SHFT                                               0x0

#define HWIO_GCC_BLSP1_UART1_BCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a000)
#define HWIO_GCC_BLSP1_UART1_BCR_RMSK                                                                    0x1
#define HWIO_GCC_BLSP1_UART1_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_BCR_ADDR, HWIO_GCC_BLSP1_UART1_BCR_RMSK)
#define HWIO_GCC_BLSP1_UART1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_BCR_ADDR,m,v,HWIO_GCC_BLSP1_UART1_BCR_IN)
#define HWIO_GCC_BLSP1_UART1_BCR_BLK_ARES_BMSK                                                           0x1
#define HWIO_GCC_BLSP1_UART1_BCR_BLK_ARES_SHFT                                                           0x0

#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a004)
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_RMSK                                                       0x80000005
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_UART1_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART1_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_CLK_ARES_BMSK                                                     0x4
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_CLK_ARES_SHFT                                                     0x2
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a008)
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_RMSK                                                        0x80000005
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_SIM_CBCR_ADDR, HWIO_GCC_BLSP1_UART1_SIM_CBCR_RMSK)
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_SIM_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_SIM_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_SIM_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART1_SIM_CBCR_IN)
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a00c)
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_RMSK                                                   0x800000f3
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ROOT_OFF_BMSK                                          0x80000000
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                0x1f
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_D_BMSK                                                 0x80
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_D_SHFT                                                  0x7
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_N_BMSK                                                 0x40
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_N_SHFT                                                  0x6
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_M_BMSK                                                 0x20
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_M_SHFT                                                  0x5
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                          0x10
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                           0x4
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ROOT_EN_BMSK                                                  0x2
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ROOT_EN_SHFT                                                  0x1
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_UPDATE_BMSK                                                   0x1
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_UPDATE_SHFT                                                   0x0

#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a010)
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_RMSK                                                       0x371f
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_MODE_BMSK                                                  0x3000
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_MODE_SHFT                                                     0xc
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_SEL_BMSK                                                0x700
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_SEL_SHFT                                                  0x8
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_BMSK                                                 0x1f
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_SHFT                                                  0x0

#define HWIO_GCC_BLSP1_UART1_APPS_M_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a014)
#define HWIO_GCC_BLSP1_UART1_APPS_M_RMSK                                                              0xffff
#define HWIO_GCC_BLSP1_UART1_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_M_ADDR, HWIO_GCC_BLSP1_UART1_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_UART1_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_UART1_APPS_M_IN)
#define HWIO_GCC_BLSP1_UART1_APPS_M_M_BMSK                                                            0xffff
#define HWIO_GCC_BLSP1_UART1_APPS_M_M_SHFT                                                               0x0

#define HWIO_GCC_BLSP1_UART1_APPS_N_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a018)
#define HWIO_GCC_BLSP1_UART1_APPS_N_RMSK                                                              0xffff
#define HWIO_GCC_BLSP1_UART1_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_N_ADDR, HWIO_GCC_BLSP1_UART1_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_UART1_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_UART1_APPS_N_IN)
#define HWIO_GCC_BLSP1_UART1_APPS_N_NOT_N_MINUS_M_BMSK                                                0xffff
#define HWIO_GCC_BLSP1_UART1_APPS_N_NOT_N_MINUS_M_SHFT                                                   0x0

#define HWIO_GCC_BLSP1_UART1_APPS_D_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0001a01c)
#define HWIO_GCC_BLSP1_UART1_APPS_D_RMSK                                                              0xffff
#define HWIO_GCC_BLSP1_UART1_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_D_ADDR, HWIO_GCC_BLSP1_UART1_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_UART1_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_UART1_APPS_D_IN)
#define HWIO_GCC_BLSP1_UART1_APPS_D_NOT_2D_BMSK                                                       0xffff
#define HWIO_GCC_BLSP1_UART1_APPS_D_NOT_2D_SHFT                                                          0x0

#define HWIO_GCC_BLSP1_QUP2_BCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0001b000)
#define HWIO_GCC_BLSP1_QUP2_BCR_RMSK                                                                     0x1
#define HWIO_GCC_BLSP1_QUP2_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_BCR_ADDR, HWIO_GCC_BLSP1_QUP2_BCR_RMSK)
#define HWIO_GCC_BLSP1_QUP2_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_BCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_BCR_IN)
#define HWIO_GCC_BLSP1_QUP2_BCR_BLK_ARES_BMSK                                                            0x1
#define HWIO_GCC_BLSP1_QUP2_BCR_BLK_ARES_SHFT                                                            0x0

#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0001b004)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_RMSK                                                    0x80000005
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_CLK_ARES_BMSK                                                  0x4
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_CLK_ARES_SHFT                                                  0x2
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                                0x0

#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0001b008)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_RMSK                                                    0x80000005
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_CLK_ARES_BMSK                                                  0x4
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_CLK_ARES_SHFT                                                  0x2
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                                0x0

#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0001b00c)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_RMSK                                                0x800000f3
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ROOT_OFF_BMSK                                       0x80000000
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ROOT_OFF_SHFT                                             0x1f
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_D_BMSK                                              0x80
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_D_SHFT                                               0x7
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_N_BMSK                                              0x40
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_N_SHFT                                               0x6
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_M_BMSK                                              0x20
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_M_SHFT                                               0x5
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                       0x10
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                        0x4
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ROOT_EN_BMSK                                               0x2
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ROOT_EN_SHFT                                               0x1
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_UPDATE_BMSK                                                0x1
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_UPDATE_SHFT                                                0x0

#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0001b010)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_RMSK                                                    0x371f
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_MODE_BMSK                                               0x3000
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_MODE_SHFT                                                  0xc
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_BMSK                                             0x700
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_SHFT                                               0x8
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_BMSK                                              0x1f
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_SHFT                                               0x0

#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0001b014)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_RMSK                                                             0xff
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_ADDR, HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_IN)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_M_BMSK                                                           0xff
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_M_SHFT                                                            0x0

#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0001b018)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_RMSK                                                             0xff
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_ADDR, HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_IN)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_NOT_N_MINUS_M_BMSK                                               0xff
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_NOT_N_MINUS_M_SHFT                                                0x0

#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0001b01c)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_RMSK                                                             0xff
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_ADDR, HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_IN)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_NOT_2D_BMSK                                                      0xff
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_NOT_2D_SHFT                                                       0x0

#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0001b020)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_RMSK                                                0x80000013
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ROOT_OFF_BMSK                                       0x80000000
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ROOT_OFF_SHFT                                             0x1f
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                       0x10
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                        0x4
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ROOT_EN_BMSK                                               0x2
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_ROOT_EN_SHFT                                               0x1
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_UPDATE_BMSK                                                0x1
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CMD_RCGR_UPDATE_SHFT                                                0x0

#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0001b024)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_RMSK                                                     0x71f
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_SEL_BMSK                                             0x700
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_SEL_SHFT                                               0x8
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_BMSK                                              0x1f
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_SHFT                                               0x0

#define HWIO_GCC_BLSP1_UART2_BCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c000)
#define HWIO_GCC_BLSP1_UART2_BCR_RMSK                                                                    0x1
#define HWIO_GCC_BLSP1_UART2_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_BCR_ADDR, HWIO_GCC_BLSP1_UART2_BCR_RMSK)
#define HWIO_GCC_BLSP1_UART2_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_BCR_ADDR,m,v,HWIO_GCC_BLSP1_UART2_BCR_IN)
#define HWIO_GCC_BLSP1_UART2_BCR_BLK_ARES_BMSK                                                           0x1
#define HWIO_GCC_BLSP1_UART2_BCR_BLK_ARES_SHFT                                                           0x0

#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c004)
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_RMSK                                                       0x80000005
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_UART2_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART2_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_CLK_ARES_BMSK                                                     0x4
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_CLK_ARES_SHFT                                                     0x2
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c008)
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_RMSK                                                        0x80000005
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_SIM_CBCR_ADDR, HWIO_GCC_BLSP1_UART2_SIM_CBCR_RMSK)
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_SIM_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_SIM_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_SIM_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART2_SIM_CBCR_IN)
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c00c)
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_RMSK                                                   0x800000f3
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ROOT_OFF_BMSK                                          0x80000000
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                0x1f
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_D_BMSK                                                 0x80
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_D_SHFT                                                  0x7
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_N_BMSK                                                 0x40
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_N_SHFT                                                  0x6
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_M_BMSK                                                 0x20
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_M_SHFT                                                  0x5
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                          0x10
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                           0x4
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ROOT_EN_BMSK                                                  0x2
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ROOT_EN_SHFT                                                  0x1
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_UPDATE_BMSK                                                   0x1
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_UPDATE_SHFT                                                   0x0

#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c010)
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_RMSK                                                       0x371f
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_MODE_BMSK                                                  0x3000
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_MODE_SHFT                                                     0xc
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_SEL_BMSK                                                0x700
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_SEL_SHFT                                                  0x8
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_BMSK                                                 0x1f
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_SHFT                                                  0x0

#define HWIO_GCC_BLSP1_UART2_APPS_M_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c014)
#define HWIO_GCC_BLSP1_UART2_APPS_M_RMSK                                                              0xffff
#define HWIO_GCC_BLSP1_UART2_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_M_ADDR, HWIO_GCC_BLSP1_UART2_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_UART2_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_UART2_APPS_M_IN)
#define HWIO_GCC_BLSP1_UART2_APPS_M_M_BMSK                                                            0xffff
#define HWIO_GCC_BLSP1_UART2_APPS_M_M_SHFT                                                               0x0

#define HWIO_GCC_BLSP1_UART2_APPS_N_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c018)
#define HWIO_GCC_BLSP1_UART2_APPS_N_RMSK                                                              0xffff
#define HWIO_GCC_BLSP1_UART2_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_N_ADDR, HWIO_GCC_BLSP1_UART2_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_UART2_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_UART2_APPS_N_IN)
#define HWIO_GCC_BLSP1_UART2_APPS_N_NOT_N_MINUS_M_BMSK                                                0xffff
#define HWIO_GCC_BLSP1_UART2_APPS_N_NOT_N_MINUS_M_SHFT                                                   0x0

#define HWIO_GCC_BLSP1_UART2_APPS_D_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0001c01c)
#define HWIO_GCC_BLSP1_UART2_APPS_D_RMSK                                                              0xffff
#define HWIO_GCC_BLSP1_UART2_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_D_ADDR, HWIO_GCC_BLSP1_UART2_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_UART2_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_UART2_APPS_D_IN)
#define HWIO_GCC_BLSP1_UART2_APPS_D_NOT_2D_BMSK                                                       0xffff
#define HWIO_GCC_BLSP1_UART2_APPS_D_NOT_2D_SHFT                                                          0x0

#define HWIO_GCC_BLSP1_QUP3_BCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0001d000)
#define HWIO_GCC_BLSP1_QUP3_BCR_RMSK                                                                     0x1
#define HWIO_GCC_BLSP1_QUP3_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_BCR_ADDR, HWIO_GCC_BLSP1_QUP3_BCR_RMSK)
#define HWIO_GCC_BLSP1_QUP3_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_BCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_BCR_IN)
#define HWIO_GCC_BLSP1_QUP3_BCR_BLK_ARES_BMSK                                                            0x1
#define HWIO_GCC_BLSP1_QUP3_BCR_BLK_ARES_SHFT                                                            0x0

#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0001d004)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_RMSK                                                    0x80000005
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_CLK_ARES_BMSK                                                  0x4
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_CLK_ARES_SHFT                                                  0x2
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                                0x0

#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0001d008)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_RMSK                                                    0x80000005
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_CLK_ARES_BMSK                                                  0x4
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_CLK_ARES_SHFT                                                  0x2
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                                0x0

#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0001d00c)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_RMSK                                                0x800000f3
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ROOT_OFF_BMSK                                       0x80000000
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ROOT_OFF_SHFT                                             0x1f
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_D_BMSK                                              0x80
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_D_SHFT                                               0x7
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_N_BMSK                                              0x40
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_N_SHFT                                               0x6
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_M_BMSK                                              0x20
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_M_SHFT                                               0x5
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                       0x10
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                        0x4
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ROOT_EN_BMSK                                               0x2
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ROOT_EN_SHFT                                               0x1
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_UPDATE_BMSK                                                0x1
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_UPDATE_SHFT                                                0x0

#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0001d010)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_RMSK                                                    0x371f
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_MODE_BMSK                                               0x3000
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_MODE_SHFT                                                  0xc
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_BMSK                                             0x700
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_SHFT                                               0x8
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_BMSK                                              0x1f
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_SHFT                                               0x0

#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0001d014)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_RMSK                                                             0xff
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_ADDR, HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_IN)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_M_BMSK                                                           0xff
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_M_SHFT                                                            0x0

#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0001d018)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_RMSK                                                             0xff
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_ADDR, HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_IN)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_NOT_N_MINUS_M_BMSK                                               0xff
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_NOT_N_MINUS_M_SHFT                                                0x0

#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0001d01c)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_RMSK                                                             0xff
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_ADDR, HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_IN)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_NOT_2D_BMSK                                                      0xff
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_NOT_2D_SHFT                                                       0x0

#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0001d020)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_RMSK                                                0x80000013
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ROOT_OFF_BMSK                                       0x80000000
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ROOT_OFF_SHFT                                             0x1f
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                       0x10
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                        0x4
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ROOT_EN_BMSK                                               0x2
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_ROOT_EN_SHFT                                               0x1
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_UPDATE_BMSK                                                0x1
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CMD_RCGR_UPDATE_SHFT                                                0x0

#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0001d024)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_RMSK                                                     0x71f
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_SEL_BMSK                                             0x700
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_SEL_SHFT                                               0x8
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_BMSK                                              0x1f
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_SHFT                                               0x0

#define HWIO_GCC_BLSP1_QUP4_BCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0001f000)
#define HWIO_GCC_BLSP1_QUP4_BCR_RMSK                                                                     0x1
#define HWIO_GCC_BLSP1_QUP4_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_BCR_ADDR, HWIO_GCC_BLSP1_QUP4_BCR_RMSK)
#define HWIO_GCC_BLSP1_QUP4_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_BCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_BCR_IN)
#define HWIO_GCC_BLSP1_QUP4_BCR_BLK_ARES_BMSK                                                            0x1
#define HWIO_GCC_BLSP1_QUP4_BCR_BLK_ARES_SHFT                                                            0x0

#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0001f004)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_RMSK                                                    0x80000005
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_CLK_ARES_BMSK                                                  0x4
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_CLK_ARES_SHFT                                                  0x2
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                                0x0

#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0001f008)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_RMSK                                                    0x80000005
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_CLK_ARES_BMSK                                                  0x4
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_CLK_ARES_SHFT                                                  0x2
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                                0x0

#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0001f00c)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_RMSK                                                0x800000f3
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ROOT_OFF_BMSK                                       0x80000000
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ROOT_OFF_SHFT                                             0x1f
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_D_BMSK                                              0x80
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_D_SHFT                                               0x7
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_N_BMSK                                              0x40
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_N_SHFT                                               0x6
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_M_BMSK                                              0x20
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_M_SHFT                                               0x5
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                       0x10
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                        0x4
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ROOT_EN_BMSK                                               0x2
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ROOT_EN_SHFT                                               0x1
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_UPDATE_BMSK                                                0x1
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_UPDATE_SHFT                                                0x0

#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0001f010)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_RMSK                                                    0x371f
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_MODE_BMSK                                               0x3000
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_MODE_SHFT                                                  0xc
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_BMSK                                             0x700
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_SHFT                                               0x8
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_BMSK                                              0x1f
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_SHFT                                               0x0

#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0001f014)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_RMSK                                                             0xff
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_ADDR, HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_IN)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_M_BMSK                                                           0xff
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_M_SHFT                                                            0x0

#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0001f018)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_RMSK                                                             0xff
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_ADDR, HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_IN)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_NOT_N_MINUS_M_BMSK                                               0xff
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_NOT_N_MINUS_M_SHFT                                                0x0

#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0001f01c)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_RMSK                                                             0xff
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_ADDR, HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_IN)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_NOT_2D_BMSK                                                      0xff
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_NOT_2D_SHFT                                                       0x0

#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0001f020)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_RMSK                                                0x80000013
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ROOT_OFF_BMSK                                       0x80000000
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ROOT_OFF_SHFT                                             0x1f
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                       0x10
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                        0x4
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ROOT_EN_BMSK                                               0x2
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_ROOT_EN_SHFT                                               0x1
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_UPDATE_BMSK                                                0x1
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CMD_RCGR_UPDATE_SHFT                                                0x0

#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0001f024)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_RMSK                                                     0x71f
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_SEL_BMSK                                             0x700
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_SEL_SHFT                                               0x8
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_BMSK                                              0x1f
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_SHFT                                               0x0

#define HWIO_GCC_BLSP2_BCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00025000)
#define HWIO_GCC_BLSP2_BCR_RMSK                                                                          0x1
#define HWIO_GCC_BLSP2_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_BCR_ADDR, HWIO_GCC_BLSP2_BCR_RMSK)
#define HWIO_GCC_BLSP2_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_BCR_ADDR, m)
#define HWIO_GCC_BLSP2_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_BCR_ADDR,v)
#define HWIO_GCC_BLSP2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_BCR_ADDR,m,v,HWIO_GCC_BLSP2_BCR_IN)
#define HWIO_GCC_BLSP2_BCR_BLK_ARES_BMSK                                                                 0x1
#define HWIO_GCC_BLSP2_BCR_BLK_ARES_SHFT                                                                 0x0

#define HWIO_GCC_BLSP2_AHB_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00025004)
#define HWIO_GCC_BLSP2_AHB_CBCR_RMSK                                                              0xf000fff4
#define HWIO_GCC_BLSP2_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_AHB_CBCR_ADDR, HWIO_GCC_BLSP2_AHB_CBCR_RMSK)
#define HWIO_GCC_BLSP2_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_AHB_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_AHB_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_AHB_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_AHB_CBCR_IN)
#define HWIO_GCC_BLSP2_AHB_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_BLSP2_AHB_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_BLSP2_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                     0x70000000
#define HWIO_GCC_BLSP2_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                           0x1c
#define HWIO_GCC_BLSP2_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                             0x8000
#define HWIO_GCC_BLSP2_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                0xf
#define HWIO_GCC_BLSP2_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                                0x4000
#define HWIO_GCC_BLSP2_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                   0xe
#define HWIO_GCC_BLSP2_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                              0x2000
#define HWIO_GCC_BLSP2_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                 0xd
#define HWIO_GCC_BLSP2_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                             0x1000
#define HWIO_GCC_BLSP2_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                0xc
#define HWIO_GCC_BLSP2_AHB_CBCR_WAKEUP_BMSK                                                            0xf00
#define HWIO_GCC_BLSP2_AHB_CBCR_WAKEUP_SHFT                                                              0x8
#define HWIO_GCC_BLSP2_AHB_CBCR_SLEEP_BMSK                                                              0xf0
#define HWIO_GCC_BLSP2_AHB_CBCR_SLEEP_SHFT                                                               0x4
#define HWIO_GCC_BLSP2_AHB_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_BLSP2_AHB_CBCR_CLK_ARES_SHFT                                                            0x2

#define HWIO_GCC_BLSP2_SLEEP_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00025008)
#define HWIO_GCC_BLSP2_SLEEP_CBCR_RMSK                                                            0x80000004
#define HWIO_GCC_BLSP2_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_SLEEP_CBCR_ADDR, HWIO_GCC_BLSP2_SLEEP_CBCR_RMSK)
#define HWIO_GCC_BLSP2_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_SLEEP_CBCR_IN)
#define HWIO_GCC_BLSP2_SLEEP_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_BLSP2_SLEEP_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_BLSP2_SLEEP_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_BLSP2_SLEEP_CBCR_CLK_ARES_SHFT                                                          0x2

#define HWIO_GCC_BLSP2_QUP1_BCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00026000)
#define HWIO_GCC_BLSP2_QUP1_BCR_RMSK                                                                     0x1
#define HWIO_GCC_BLSP2_QUP1_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_BCR_ADDR, HWIO_GCC_BLSP2_QUP1_BCR_RMSK)
#define HWIO_GCC_BLSP2_QUP1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_BCR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP1_BCR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP1_BCR_ADDR,m,v,HWIO_GCC_BLSP2_QUP1_BCR_IN)
#define HWIO_GCC_BLSP2_QUP1_BCR_BLK_ARES_BMSK                                                            0x1
#define HWIO_GCC_BLSP2_QUP1_BCR_BLK_ARES_SHFT                                                            0x0

#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00026004)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_RMSK                                                    0x80000005
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_ADDR, HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_IN)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_CLK_ARES_BMSK                                                  0x4
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_CLK_ARES_SHFT                                                  0x2
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                                0x0

#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00026008)
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_RMSK                                                    0x80000005
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_ADDR, HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_IN)
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_CLK_ARES_BMSK                                                  0x4
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_CLK_ARES_SHFT                                                  0x2
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                                0x0

#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0002600c)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_RMSK                                                0x800000f3
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_ROOT_OFF_BMSK                                       0x80000000
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_ROOT_OFF_SHFT                                             0x1f
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_DIRTY_D_BMSK                                              0x80
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_DIRTY_D_SHFT                                               0x7
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_DIRTY_N_BMSK                                              0x40
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_DIRTY_N_SHFT                                               0x6
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_DIRTY_M_BMSK                                              0x20
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_DIRTY_M_SHFT                                               0x5
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                       0x10
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                        0x4
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_ROOT_EN_BMSK                                               0x2
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_ROOT_EN_SHFT                                               0x1
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_UPDATE_BMSK                                                0x1
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_UPDATE_SHFT                                                0x0

#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00026010)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_RMSK                                                    0x371f
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_MODE_BMSK                                               0x3000
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_MODE_SHFT                                                  0xc
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_BMSK                                             0x700
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_SHFT                                               0x8
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_BMSK                                              0x1f
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_SHFT                                               0x0

#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_M_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00026014)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_M_RMSK                                                             0xff
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_SPI_APPS_M_ADDR, HWIO_GCC_BLSP2_QUP1_SPI_APPS_M_RMSK)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_SPI_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP1_SPI_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP1_SPI_APPS_M_ADDR,m,v,HWIO_GCC_BLSP2_QUP1_SPI_APPS_M_IN)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_M_M_BMSK                                                           0xff
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_M_M_SHFT                                                            0x0

#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_N_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00026018)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_N_RMSK                                                             0xff
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_SPI_APPS_N_ADDR, HWIO_GCC_BLSP2_QUP1_SPI_APPS_N_RMSK)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_SPI_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP1_SPI_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP1_SPI_APPS_N_ADDR,m,v,HWIO_GCC_BLSP2_QUP1_SPI_APPS_N_IN)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_N_NOT_N_MINUS_M_BMSK                                               0xff
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_N_NOT_N_MINUS_M_SHFT                                                0x0

#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_D_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0002601c)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_D_RMSK                                                             0xff
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_SPI_APPS_D_ADDR, HWIO_GCC_BLSP2_QUP1_SPI_APPS_D_RMSK)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_SPI_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP1_SPI_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP1_SPI_APPS_D_ADDR,m,v,HWIO_GCC_BLSP2_QUP1_SPI_APPS_D_IN)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_D_NOT_2D_BMSK                                                      0xff
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_D_NOT_2D_SHFT                                                       0x0

#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CMD_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00026020)
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CMD_RCGR_RMSK                                                0x80000013
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_I2C_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP2_QUP1_I2C_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_I2C_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP1_I2C_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP1_I2C_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_QUP1_I2C_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CMD_RCGR_ROOT_OFF_BMSK                                       0x80000000
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CMD_RCGR_ROOT_OFF_SHFT                                             0x1f
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                       0x10
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                        0x4
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CMD_RCGR_ROOT_EN_BMSK                                               0x2
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CMD_RCGR_ROOT_EN_SHFT                                               0x1
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CMD_RCGR_UPDATE_BMSK                                                0x1
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CMD_RCGR_UPDATE_SHFT                                                0x0

#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CFG_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00026024)
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CFG_RCGR_RMSK                                                     0x71f
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_I2C_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP2_QUP1_I2C_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_I2C_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP1_I2C_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP1_I2C_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_QUP1_I2C_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CFG_RCGR_SRC_SEL_BMSK                                             0x700
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CFG_RCGR_SRC_SEL_SHFT                                               0x8
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_BMSK                                              0x1f
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CFG_RCGR_SRC_DIV_SHFT                                               0x0

#define HWIO_GCC_BLSP2_UART1_BCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00027000)
#define HWIO_GCC_BLSP2_UART1_BCR_RMSK                                                                    0x1
#define HWIO_GCC_BLSP2_UART1_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART1_BCR_ADDR, HWIO_GCC_BLSP2_UART1_BCR_RMSK)
#define HWIO_GCC_BLSP2_UART1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART1_BCR_ADDR, m)
#define HWIO_GCC_BLSP2_UART1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART1_BCR_ADDR,v)
#define HWIO_GCC_BLSP2_UART1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART1_BCR_ADDR,m,v,HWIO_GCC_BLSP2_UART1_BCR_IN)
#define HWIO_GCC_BLSP2_UART1_BCR_BLK_ARES_BMSK                                                           0x1
#define HWIO_GCC_BLSP2_UART1_BCR_BLK_ARES_SHFT                                                           0x0

#define HWIO_GCC_BLSP2_UART1_APPS_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00027004)
#define HWIO_GCC_BLSP2_UART1_APPS_CBCR_RMSK                                                       0x80000005
#define HWIO_GCC_BLSP2_UART1_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART1_APPS_CBCR_ADDR, HWIO_GCC_BLSP2_UART1_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP2_UART1_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART1_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_UART1_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART1_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_UART1_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART1_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_UART1_APPS_CBCR_IN)
#define HWIO_GCC_BLSP2_UART1_APPS_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_BLSP2_UART1_APPS_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_BLSP2_UART1_APPS_CBCR_CLK_ARES_BMSK                                                     0x4
#define HWIO_GCC_BLSP2_UART1_APPS_CBCR_CLK_ARES_SHFT                                                     0x2
#define HWIO_GCC_BLSP2_UART1_APPS_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_BLSP2_UART1_APPS_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_BLSP2_UART1_SIM_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00027008)
#define HWIO_GCC_BLSP2_UART1_SIM_CBCR_RMSK                                                        0x80000005
#define HWIO_GCC_BLSP2_UART1_SIM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART1_SIM_CBCR_ADDR, HWIO_GCC_BLSP2_UART1_SIM_CBCR_RMSK)
#define HWIO_GCC_BLSP2_UART1_SIM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART1_SIM_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_UART1_SIM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART1_SIM_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_UART1_SIM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART1_SIM_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_UART1_SIM_CBCR_IN)
#define HWIO_GCC_BLSP2_UART1_SIM_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP2_UART1_SIM_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP2_UART1_SIM_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_BLSP2_UART1_SIM_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_BLSP2_UART1_SIM_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP2_UART1_SIM_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0002700c)
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_RMSK                                                   0x800000f3
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_ROOT_OFF_BMSK                                          0x80000000
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                0x1f
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_DIRTY_D_BMSK                                                 0x80
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_DIRTY_D_SHFT                                                  0x7
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_DIRTY_N_BMSK                                                 0x40
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_DIRTY_N_SHFT                                                  0x6
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_DIRTY_M_BMSK                                                 0x20
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_DIRTY_M_SHFT                                                  0x5
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                          0x10
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                           0x4
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_ROOT_EN_BMSK                                                  0x2
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_ROOT_EN_SHFT                                                  0x1
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_UPDATE_BMSK                                                   0x1
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_UPDATE_SHFT                                                   0x0

#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00027010)
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_RMSK                                                       0x371f
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_MODE_BMSK                                                  0x3000
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_MODE_SHFT                                                     0xc
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_SRC_SEL_BMSK                                                0x700
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_SRC_SEL_SHFT                                                  0x8
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_SRC_DIV_BMSK                                                 0x1f
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_SRC_DIV_SHFT                                                  0x0

#define HWIO_GCC_BLSP2_UART1_APPS_M_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00027014)
#define HWIO_GCC_BLSP2_UART1_APPS_M_RMSK                                                              0xffff
#define HWIO_GCC_BLSP2_UART1_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART1_APPS_M_ADDR, HWIO_GCC_BLSP2_UART1_APPS_M_RMSK)
#define HWIO_GCC_BLSP2_UART1_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART1_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP2_UART1_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART1_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP2_UART1_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART1_APPS_M_ADDR,m,v,HWIO_GCC_BLSP2_UART1_APPS_M_IN)
#define HWIO_GCC_BLSP2_UART1_APPS_M_M_BMSK                                                            0xffff
#define HWIO_GCC_BLSP2_UART1_APPS_M_M_SHFT                                                               0x0

#define HWIO_GCC_BLSP2_UART1_APPS_N_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00027018)
#define HWIO_GCC_BLSP2_UART1_APPS_N_RMSK                                                              0xffff
#define HWIO_GCC_BLSP2_UART1_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART1_APPS_N_ADDR, HWIO_GCC_BLSP2_UART1_APPS_N_RMSK)
#define HWIO_GCC_BLSP2_UART1_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART1_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP2_UART1_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART1_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP2_UART1_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART1_APPS_N_ADDR,m,v,HWIO_GCC_BLSP2_UART1_APPS_N_IN)
#define HWIO_GCC_BLSP2_UART1_APPS_N_NOT_N_MINUS_M_BMSK                                                0xffff
#define HWIO_GCC_BLSP2_UART1_APPS_N_NOT_N_MINUS_M_SHFT                                                   0x0

#define HWIO_GCC_BLSP2_UART1_APPS_D_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0002701c)
#define HWIO_GCC_BLSP2_UART1_APPS_D_RMSK                                                              0xffff
#define HWIO_GCC_BLSP2_UART1_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART1_APPS_D_ADDR, HWIO_GCC_BLSP2_UART1_APPS_D_RMSK)
#define HWIO_GCC_BLSP2_UART1_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART1_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP2_UART1_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART1_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP2_UART1_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART1_APPS_D_ADDR,m,v,HWIO_GCC_BLSP2_UART1_APPS_D_IN)
#define HWIO_GCC_BLSP2_UART1_APPS_D_NOT_2D_BMSK                                                       0xffff
#define HWIO_GCC_BLSP2_UART1_APPS_D_NOT_2D_SHFT                                                          0x0

#define HWIO_GCC_BLSP2_QUP2_BCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00028000)
#define HWIO_GCC_BLSP2_QUP2_BCR_RMSK                                                                     0x1
#define HWIO_GCC_BLSP2_QUP2_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_BCR_ADDR, HWIO_GCC_BLSP2_QUP2_BCR_RMSK)
#define HWIO_GCC_BLSP2_QUP2_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_BCR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP2_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP2_BCR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP2_BCR_ADDR,m,v,HWIO_GCC_BLSP2_QUP2_BCR_IN)
#define HWIO_GCC_BLSP2_QUP2_BCR_BLK_ARES_BMSK                                                            0x1
#define HWIO_GCC_BLSP2_QUP2_BCR_BLK_ARES_SHFT                                                            0x0

#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00028004)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_RMSK                                                    0x80000005
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_ADDR, HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_IN)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_CLK_ARES_BMSK                                                  0x4
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_CLK_ARES_SHFT                                                  0x2
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                                0x0

#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00028008)
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_RMSK                                                    0x80000005
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_ADDR, HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_IN)
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_CLK_ARES_BMSK                                                  0x4
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_CLK_ARES_SHFT                                                  0x2
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                                0x0

#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0002800c)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_RMSK                                                0x800000f3
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_ROOT_OFF_BMSK                                       0x80000000
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_ROOT_OFF_SHFT                                             0x1f
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_DIRTY_D_BMSK                                              0x80
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_DIRTY_D_SHFT                                               0x7
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_DIRTY_N_BMSK                                              0x40
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_DIRTY_N_SHFT                                               0x6
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_DIRTY_M_BMSK                                              0x20
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_DIRTY_M_SHFT                                               0x5
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                       0x10
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                        0x4
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_ROOT_EN_BMSK                                               0x2
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_ROOT_EN_SHFT                                               0x1
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_UPDATE_BMSK                                                0x1
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_UPDATE_SHFT                                                0x0

#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00028010)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_RMSK                                                    0x371f
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_MODE_BMSK                                               0x3000
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_MODE_SHFT                                                  0xc
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_BMSK                                             0x700
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_SHFT                                               0x8
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_BMSK                                              0x1f
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_SHFT                                               0x0

#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_M_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00028014)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_M_RMSK                                                             0xff
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_SPI_APPS_M_ADDR, HWIO_GCC_BLSP2_QUP2_SPI_APPS_M_RMSK)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_SPI_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP2_SPI_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP2_SPI_APPS_M_ADDR,m,v,HWIO_GCC_BLSP2_QUP2_SPI_APPS_M_IN)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_M_M_BMSK                                                           0xff
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_M_M_SHFT                                                            0x0

#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_N_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00028018)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_N_RMSK                                                             0xff
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_SPI_APPS_N_ADDR, HWIO_GCC_BLSP2_QUP2_SPI_APPS_N_RMSK)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_SPI_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP2_SPI_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP2_SPI_APPS_N_ADDR,m,v,HWIO_GCC_BLSP2_QUP2_SPI_APPS_N_IN)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_N_NOT_N_MINUS_M_BMSK                                               0xff
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_N_NOT_N_MINUS_M_SHFT                                                0x0

#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_D_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0002801c)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_D_RMSK                                                             0xff
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_SPI_APPS_D_ADDR, HWIO_GCC_BLSP2_QUP2_SPI_APPS_D_RMSK)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_SPI_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP2_SPI_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP2_SPI_APPS_D_ADDR,m,v,HWIO_GCC_BLSP2_QUP2_SPI_APPS_D_IN)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_D_NOT_2D_BMSK                                                      0xff
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_D_NOT_2D_SHFT                                                       0x0

#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CMD_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00028020)
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CMD_RCGR_RMSK                                                0x80000013
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_I2C_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP2_QUP2_I2C_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_I2C_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP2_I2C_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP2_I2C_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_QUP2_I2C_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CMD_RCGR_ROOT_OFF_BMSK                                       0x80000000
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CMD_RCGR_ROOT_OFF_SHFT                                             0x1f
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                       0x10
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                        0x4
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CMD_RCGR_ROOT_EN_BMSK                                               0x2
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CMD_RCGR_ROOT_EN_SHFT                                               0x1
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CMD_RCGR_UPDATE_BMSK                                                0x1
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CMD_RCGR_UPDATE_SHFT                                                0x0

#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CFG_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00028024)
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CFG_RCGR_RMSK                                                     0x71f
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_I2C_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP2_QUP2_I2C_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_I2C_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP2_I2C_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP2_I2C_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_QUP2_I2C_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CFG_RCGR_SRC_SEL_BMSK                                             0x700
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CFG_RCGR_SRC_SEL_SHFT                                               0x8
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_BMSK                                              0x1f
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CFG_RCGR_SRC_DIV_SHFT                                               0x0

#define HWIO_GCC_BLSP2_UART2_BCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00029000)
#define HWIO_GCC_BLSP2_UART2_BCR_RMSK                                                                    0x1
#define HWIO_GCC_BLSP2_UART2_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART2_BCR_ADDR, HWIO_GCC_BLSP2_UART2_BCR_RMSK)
#define HWIO_GCC_BLSP2_UART2_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART2_BCR_ADDR, m)
#define HWIO_GCC_BLSP2_UART2_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART2_BCR_ADDR,v)
#define HWIO_GCC_BLSP2_UART2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART2_BCR_ADDR,m,v,HWIO_GCC_BLSP2_UART2_BCR_IN)
#define HWIO_GCC_BLSP2_UART2_BCR_BLK_ARES_BMSK                                                           0x1
#define HWIO_GCC_BLSP2_UART2_BCR_BLK_ARES_SHFT                                                           0x0

#define HWIO_GCC_BLSP2_UART2_APPS_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00029004)
#define HWIO_GCC_BLSP2_UART2_APPS_CBCR_RMSK                                                       0x80000005
#define HWIO_GCC_BLSP2_UART2_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART2_APPS_CBCR_ADDR, HWIO_GCC_BLSP2_UART2_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP2_UART2_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART2_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_UART2_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART2_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_UART2_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART2_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_UART2_APPS_CBCR_IN)
#define HWIO_GCC_BLSP2_UART2_APPS_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_BLSP2_UART2_APPS_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_BLSP2_UART2_APPS_CBCR_CLK_ARES_BMSK                                                     0x4
#define HWIO_GCC_BLSP2_UART2_APPS_CBCR_CLK_ARES_SHFT                                                     0x2
#define HWIO_GCC_BLSP2_UART2_APPS_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_BLSP2_UART2_APPS_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_BLSP2_UART2_SIM_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00029008)
#define HWIO_GCC_BLSP2_UART2_SIM_CBCR_RMSK                                                        0x80000005
#define HWIO_GCC_BLSP2_UART2_SIM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART2_SIM_CBCR_ADDR, HWIO_GCC_BLSP2_UART2_SIM_CBCR_RMSK)
#define HWIO_GCC_BLSP2_UART2_SIM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART2_SIM_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_UART2_SIM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART2_SIM_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_UART2_SIM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART2_SIM_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_UART2_SIM_CBCR_IN)
#define HWIO_GCC_BLSP2_UART2_SIM_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP2_UART2_SIM_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP2_UART2_SIM_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_BLSP2_UART2_SIM_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_BLSP2_UART2_SIM_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP2_UART2_SIM_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0002900c)
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_RMSK                                                   0x800000f3
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_ROOT_OFF_BMSK                                          0x80000000
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                0x1f
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_DIRTY_D_BMSK                                                 0x80
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_DIRTY_D_SHFT                                                  0x7
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_DIRTY_N_BMSK                                                 0x40
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_DIRTY_N_SHFT                                                  0x6
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_DIRTY_M_BMSK                                                 0x20
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_DIRTY_M_SHFT                                                  0x5
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                          0x10
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                           0x4
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_ROOT_EN_BMSK                                                  0x2
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_ROOT_EN_SHFT                                                  0x1
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_UPDATE_BMSK                                                   0x1
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_UPDATE_SHFT                                                   0x0

#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00029010)
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_RMSK                                                       0x371f
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_MODE_BMSK                                                  0x3000
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_MODE_SHFT                                                     0xc
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_SRC_SEL_BMSK                                                0x700
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_SRC_SEL_SHFT                                                  0x8
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_SRC_DIV_BMSK                                                 0x1f
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_SRC_DIV_SHFT                                                  0x0

#define HWIO_GCC_BLSP2_UART2_APPS_M_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00029014)
#define HWIO_GCC_BLSP2_UART2_APPS_M_RMSK                                                              0xffff
#define HWIO_GCC_BLSP2_UART2_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART2_APPS_M_ADDR, HWIO_GCC_BLSP2_UART2_APPS_M_RMSK)
#define HWIO_GCC_BLSP2_UART2_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART2_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP2_UART2_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART2_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP2_UART2_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART2_APPS_M_ADDR,m,v,HWIO_GCC_BLSP2_UART2_APPS_M_IN)
#define HWIO_GCC_BLSP2_UART2_APPS_M_M_BMSK                                                            0xffff
#define HWIO_GCC_BLSP2_UART2_APPS_M_M_SHFT                                                               0x0

#define HWIO_GCC_BLSP2_UART2_APPS_N_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00029018)
#define HWIO_GCC_BLSP2_UART2_APPS_N_RMSK                                                              0xffff
#define HWIO_GCC_BLSP2_UART2_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART2_APPS_N_ADDR, HWIO_GCC_BLSP2_UART2_APPS_N_RMSK)
#define HWIO_GCC_BLSP2_UART2_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART2_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP2_UART2_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART2_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP2_UART2_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART2_APPS_N_ADDR,m,v,HWIO_GCC_BLSP2_UART2_APPS_N_IN)
#define HWIO_GCC_BLSP2_UART2_APPS_N_NOT_N_MINUS_M_BMSK                                                0xffff
#define HWIO_GCC_BLSP2_UART2_APPS_N_NOT_N_MINUS_M_SHFT                                                   0x0

#define HWIO_GCC_BLSP2_UART2_APPS_D_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0002901c)
#define HWIO_GCC_BLSP2_UART2_APPS_D_RMSK                                                              0xffff
#define HWIO_GCC_BLSP2_UART2_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART2_APPS_D_ADDR, HWIO_GCC_BLSP2_UART2_APPS_D_RMSK)
#define HWIO_GCC_BLSP2_UART2_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART2_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP2_UART2_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART2_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP2_UART2_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART2_APPS_D_ADDR,m,v,HWIO_GCC_BLSP2_UART2_APPS_D_IN)
#define HWIO_GCC_BLSP2_UART2_APPS_D_NOT_2D_BMSK                                                       0xffff
#define HWIO_GCC_BLSP2_UART2_APPS_D_NOT_2D_SHFT                                                          0x0

#define HWIO_GCC_BLSP2_QUP3_BCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0002a000)
#define HWIO_GCC_BLSP2_QUP3_BCR_RMSK                                                                     0x1
#define HWIO_GCC_BLSP2_QUP3_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_BCR_ADDR, HWIO_GCC_BLSP2_QUP3_BCR_RMSK)
#define HWIO_GCC_BLSP2_QUP3_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_BCR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP3_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP3_BCR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP3_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP3_BCR_ADDR,m,v,HWIO_GCC_BLSP2_QUP3_BCR_IN)
#define HWIO_GCC_BLSP2_QUP3_BCR_BLK_ARES_BMSK                                                            0x1
#define HWIO_GCC_BLSP2_QUP3_BCR_BLK_ARES_SHFT                                                            0x0

#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0002a004)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_RMSK                                                    0x80000005
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_ADDR, HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_IN)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_CLK_ARES_BMSK                                                  0x4
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_CLK_ARES_SHFT                                                  0x2
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                                0x0

#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0002a008)
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_RMSK                                                    0x80000005
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_ADDR, HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_IN)
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_CLK_ARES_BMSK                                                  0x4
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_CLK_ARES_SHFT                                                  0x2
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                                0x0

#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0002a00c)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_RMSK                                                0x800000f3
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_ROOT_OFF_BMSK                                       0x80000000
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_ROOT_OFF_SHFT                                             0x1f
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_DIRTY_D_BMSK                                              0x80
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_DIRTY_D_SHFT                                               0x7
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_DIRTY_N_BMSK                                              0x40
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_DIRTY_N_SHFT                                               0x6
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_DIRTY_M_BMSK                                              0x20
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_DIRTY_M_SHFT                                               0x5
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                       0x10
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                        0x4
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_ROOT_EN_BMSK                                               0x2
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_ROOT_EN_SHFT                                               0x1
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_UPDATE_BMSK                                                0x1
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_UPDATE_SHFT                                                0x0

#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0002a010)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_RMSK                                                    0x371f
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_MODE_BMSK                                               0x3000
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_MODE_SHFT                                                  0xc
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_BMSK                                             0x700
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_SHFT                                               0x8
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_BMSK                                              0x1f
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_SHFT                                               0x0

#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_M_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0002a014)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_M_RMSK                                                             0xff
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_SPI_APPS_M_ADDR, HWIO_GCC_BLSP2_QUP3_SPI_APPS_M_RMSK)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_SPI_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP3_SPI_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP3_SPI_APPS_M_ADDR,m,v,HWIO_GCC_BLSP2_QUP3_SPI_APPS_M_IN)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_M_M_BMSK                                                           0xff
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_M_M_SHFT                                                            0x0

#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_N_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0002a018)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_N_RMSK                                                             0xff
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_SPI_APPS_N_ADDR, HWIO_GCC_BLSP2_QUP3_SPI_APPS_N_RMSK)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_SPI_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP3_SPI_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP3_SPI_APPS_N_ADDR,m,v,HWIO_GCC_BLSP2_QUP3_SPI_APPS_N_IN)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_N_NOT_N_MINUS_M_BMSK                                               0xff
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_N_NOT_N_MINUS_M_SHFT                                                0x0

#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_D_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0002a01c)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_D_RMSK                                                             0xff
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_SPI_APPS_D_ADDR, HWIO_GCC_BLSP2_QUP3_SPI_APPS_D_RMSK)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_SPI_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP3_SPI_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP3_SPI_APPS_D_ADDR,m,v,HWIO_GCC_BLSP2_QUP3_SPI_APPS_D_IN)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_D_NOT_2D_BMSK                                                      0xff
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_D_NOT_2D_SHFT                                                       0x0

#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CMD_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0002a020)
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CMD_RCGR_RMSK                                                0x80000013
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_I2C_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP2_QUP3_I2C_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_I2C_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP3_I2C_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP3_I2C_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_QUP3_I2C_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CMD_RCGR_ROOT_OFF_BMSK                                       0x80000000
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CMD_RCGR_ROOT_OFF_SHFT                                             0x1f
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                       0x10
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                        0x4
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CMD_RCGR_ROOT_EN_BMSK                                               0x2
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CMD_RCGR_ROOT_EN_SHFT                                               0x1
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CMD_RCGR_UPDATE_BMSK                                                0x1
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CMD_RCGR_UPDATE_SHFT                                                0x0

#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CFG_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0002a024)
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CFG_RCGR_RMSK                                                     0x71f
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_I2C_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP2_QUP3_I2C_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_I2C_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP3_I2C_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP3_I2C_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_QUP3_I2C_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CFG_RCGR_SRC_SEL_BMSK                                             0x700
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CFG_RCGR_SRC_SEL_SHFT                                               0x8
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_BMSK                                              0x1f
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CFG_RCGR_SRC_DIV_SHFT                                               0x0

#define HWIO_GCC_BLSP2_QUP4_BCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0002c000)
#define HWIO_GCC_BLSP2_QUP4_BCR_RMSK                                                                     0x1
#define HWIO_GCC_BLSP2_QUP4_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_BCR_ADDR, HWIO_GCC_BLSP2_QUP4_BCR_RMSK)
#define HWIO_GCC_BLSP2_QUP4_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_BCR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP4_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP4_BCR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP4_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP4_BCR_ADDR,m,v,HWIO_GCC_BLSP2_QUP4_BCR_IN)
#define HWIO_GCC_BLSP2_QUP4_BCR_BLK_ARES_BMSK                                                            0x1
#define HWIO_GCC_BLSP2_QUP4_BCR_BLK_ARES_SHFT                                                            0x0

#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0002c004)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_RMSK                                                    0x80000005
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_ADDR, HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_IN)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_CLK_ARES_BMSK                                                  0x4
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_CLK_ARES_SHFT                                                  0x2
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                                0x0

#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0002c008)
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_RMSK                                                    0x80000005
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_ADDR, HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_IN)
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_CLK_ARES_BMSK                                                  0x4
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_CLK_ARES_SHFT                                                  0x2
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                                0x0

#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0002c00c)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_RMSK                                                0x800000f3
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_ROOT_OFF_BMSK                                       0x80000000
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_ROOT_OFF_SHFT                                             0x1f
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_DIRTY_D_BMSK                                              0x80
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_DIRTY_D_SHFT                                               0x7
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_DIRTY_N_BMSK                                              0x40
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_DIRTY_N_SHFT                                               0x6
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_DIRTY_M_BMSK                                              0x20
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_DIRTY_M_SHFT                                               0x5
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                       0x10
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                        0x4
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_ROOT_EN_BMSK                                               0x2
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_ROOT_EN_SHFT                                               0x1
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_UPDATE_BMSK                                                0x1
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_UPDATE_SHFT                                                0x0

#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0002c010)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_RMSK                                                    0x371f
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_MODE_BMSK                                               0x3000
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_MODE_SHFT                                                  0xc
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_BMSK                                             0x700
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_SHFT                                               0x8
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_BMSK                                              0x1f
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_SHFT                                               0x0

#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_M_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0002c014)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_M_RMSK                                                             0xff
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_SPI_APPS_M_ADDR, HWIO_GCC_BLSP2_QUP4_SPI_APPS_M_RMSK)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_SPI_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP4_SPI_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP4_SPI_APPS_M_ADDR,m,v,HWIO_GCC_BLSP2_QUP4_SPI_APPS_M_IN)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_M_M_BMSK                                                           0xff
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_M_M_SHFT                                                            0x0

#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_N_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0002c018)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_N_RMSK                                                             0xff
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_SPI_APPS_N_ADDR, HWIO_GCC_BLSP2_QUP4_SPI_APPS_N_RMSK)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_SPI_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP4_SPI_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP4_SPI_APPS_N_ADDR,m,v,HWIO_GCC_BLSP2_QUP4_SPI_APPS_N_IN)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_N_NOT_N_MINUS_M_BMSK                                               0xff
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_N_NOT_N_MINUS_M_SHFT                                                0x0

#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_D_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0002c01c)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_D_RMSK                                                             0xff
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_SPI_APPS_D_ADDR, HWIO_GCC_BLSP2_QUP4_SPI_APPS_D_RMSK)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_SPI_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP4_SPI_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP4_SPI_APPS_D_ADDR,m,v,HWIO_GCC_BLSP2_QUP4_SPI_APPS_D_IN)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_D_NOT_2D_BMSK                                                      0xff
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_D_NOT_2D_SHFT                                                       0x0

#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CMD_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0002c020)
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CMD_RCGR_RMSK                                                0x80000013
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_I2C_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP2_QUP4_I2C_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_I2C_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP4_I2C_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP4_I2C_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_QUP4_I2C_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CMD_RCGR_ROOT_OFF_BMSK                                       0x80000000
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CMD_RCGR_ROOT_OFF_SHFT                                             0x1f
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                       0x10
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                        0x4
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CMD_RCGR_ROOT_EN_BMSK                                               0x2
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CMD_RCGR_ROOT_EN_SHFT                                               0x1
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CMD_RCGR_UPDATE_BMSK                                                0x1
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CMD_RCGR_UPDATE_SHFT                                                0x0

#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CFG_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0002c024)
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CFG_RCGR_RMSK                                                     0x71f
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_I2C_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP2_QUP4_I2C_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_I2C_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP4_I2C_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP4_I2C_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_QUP4_I2C_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CFG_RCGR_SRC_SEL_BMSK                                             0x700
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CFG_RCGR_SRC_SEL_SHFT                                               0x8
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_BMSK                                              0x1f
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CFG_RCGR_SRC_DIV_SHFT                                               0x0

#define HWIO_GCC_PDM_BCR_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00033000)
#define HWIO_GCC_PDM_BCR_RMSK                                                                            0x1
#define HWIO_GCC_PDM_BCR_IN          \
        in_dword_masked(HWIO_GCC_PDM_BCR_ADDR, HWIO_GCC_PDM_BCR_RMSK)
#define HWIO_GCC_PDM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PDM_BCR_ADDR, m)
#define HWIO_GCC_PDM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PDM_BCR_ADDR,v)
#define HWIO_GCC_PDM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PDM_BCR_ADDR,m,v,HWIO_GCC_PDM_BCR_IN)
#define HWIO_GCC_PDM_BCR_BLK_ARES_BMSK                                                                   0x1
#define HWIO_GCC_PDM_BCR_BLK_ARES_SHFT                                                                   0x0

#define HWIO_GCC_PDM_AHB_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00033004)
#define HWIO_GCC_PDM_AHB_CBCR_RMSK                                                                0xf0008005
#define HWIO_GCC_PDM_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PDM_AHB_CBCR_ADDR, HWIO_GCC_PDM_AHB_CBCR_RMSK)
#define HWIO_GCC_PDM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PDM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PDM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PDM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PDM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PDM_AHB_CBCR_ADDR,m,v,HWIO_GCC_PDM_AHB_CBCR_IN)
#define HWIO_GCC_PDM_AHB_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_PDM_AHB_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_PDM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                       0x70000000
#define HWIO_GCC_PDM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                             0x1c
#define HWIO_GCC_PDM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                               0x8000
#define HWIO_GCC_PDM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                  0xf
#define HWIO_GCC_PDM_AHB_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_PDM_AHB_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_PDM_AHB_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_PDM_AHB_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_PDM_XO4_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00033008)
#define HWIO_GCC_PDM_XO4_CBCR_RMSK                                                                0x80030005
#define HWIO_GCC_PDM_XO4_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PDM_XO4_CBCR_ADDR, HWIO_GCC_PDM_XO4_CBCR_RMSK)
#define HWIO_GCC_PDM_XO4_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PDM_XO4_CBCR_ADDR, m)
#define HWIO_GCC_PDM_XO4_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PDM_XO4_CBCR_ADDR,v)
#define HWIO_GCC_PDM_XO4_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PDM_XO4_CBCR_ADDR,m,v,HWIO_GCC_PDM_XO4_CBCR_IN)
#define HWIO_GCC_PDM_XO4_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_PDM_XO4_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_PDM_XO4_CBCR_CLK_DIV_BMSK                                                           0x30000
#define HWIO_GCC_PDM_XO4_CBCR_CLK_DIV_SHFT                                                              0x10
#define HWIO_GCC_PDM_XO4_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_PDM_XO4_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_PDM_XO4_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_PDM_XO4_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_PDM2_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0003300c)
#define HWIO_GCC_PDM2_CBCR_RMSK                                                                   0x80000005
#define HWIO_GCC_PDM2_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PDM2_CBCR_ADDR, HWIO_GCC_PDM2_CBCR_RMSK)
#define HWIO_GCC_PDM2_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PDM2_CBCR_ADDR, m)
#define HWIO_GCC_PDM2_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PDM2_CBCR_ADDR,v)
#define HWIO_GCC_PDM2_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PDM2_CBCR_ADDR,m,v,HWIO_GCC_PDM2_CBCR_IN)
#define HWIO_GCC_PDM2_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_PDM2_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_PDM2_CBCR_CLK_ARES_BMSK                                                                 0x4
#define HWIO_GCC_PDM2_CBCR_CLK_ARES_SHFT                                                                 0x2
#define HWIO_GCC_PDM2_CBCR_CLK_ENABLE_BMSK                                                               0x1
#define HWIO_GCC_PDM2_CBCR_CLK_ENABLE_SHFT                                                               0x0

#define HWIO_GCC_PDM2_CMD_RCGR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00033010)
#define HWIO_GCC_PDM2_CMD_RCGR_RMSK                                                               0x80000013
#define HWIO_GCC_PDM2_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_PDM2_CMD_RCGR_ADDR, HWIO_GCC_PDM2_CMD_RCGR_RMSK)
#define HWIO_GCC_PDM2_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_PDM2_CMD_RCGR_ADDR, m)
#define HWIO_GCC_PDM2_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_PDM2_CMD_RCGR_ADDR,v)
#define HWIO_GCC_PDM2_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PDM2_CMD_RCGR_ADDR,m,v,HWIO_GCC_PDM2_CMD_RCGR_IN)
#define HWIO_GCC_PDM2_CMD_RCGR_ROOT_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_PDM2_CMD_RCGR_ROOT_OFF_SHFT                                                            0x1f
#define HWIO_GCC_PDM2_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                      0x10
#define HWIO_GCC_PDM2_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                       0x4
#define HWIO_GCC_PDM2_CMD_RCGR_ROOT_EN_BMSK                                                              0x2
#define HWIO_GCC_PDM2_CMD_RCGR_ROOT_EN_SHFT                                                              0x1
#define HWIO_GCC_PDM2_CMD_RCGR_UPDATE_BMSK                                                               0x1
#define HWIO_GCC_PDM2_CMD_RCGR_UPDATE_SHFT                                                               0x0

#define HWIO_GCC_PDM2_CFG_RCGR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00033014)
#define HWIO_GCC_PDM2_CFG_RCGR_RMSK                                                                    0x71f
#define HWIO_GCC_PDM2_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_PDM2_CFG_RCGR_ADDR, HWIO_GCC_PDM2_CFG_RCGR_RMSK)
#define HWIO_GCC_PDM2_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_PDM2_CFG_RCGR_ADDR, m)
#define HWIO_GCC_PDM2_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_PDM2_CFG_RCGR_ADDR,v)
#define HWIO_GCC_PDM2_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PDM2_CFG_RCGR_ADDR,m,v,HWIO_GCC_PDM2_CFG_RCGR_IN)
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_SEL_BMSK                                                            0x700
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_SEL_SHFT                                                              0x8
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_BMSK                                                             0x1f
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_SHFT                                                              0x0

#define HWIO_GCC_PRNG_BCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00034000)
#define HWIO_GCC_PRNG_BCR_RMSK                                                                           0x1
#define HWIO_GCC_PRNG_BCR_IN          \
        in_dword_masked(HWIO_GCC_PRNG_BCR_ADDR, HWIO_GCC_PRNG_BCR_RMSK)
#define HWIO_GCC_PRNG_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PRNG_BCR_ADDR, m)
#define HWIO_GCC_PRNG_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PRNG_BCR_ADDR,v)
#define HWIO_GCC_PRNG_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PRNG_BCR_ADDR,m,v,HWIO_GCC_PRNG_BCR_IN)
#define HWIO_GCC_PRNG_BCR_BLK_ARES_BMSK                                                                  0x1
#define HWIO_GCC_PRNG_BCR_BLK_ARES_SHFT                                                                  0x0

#define HWIO_GCC_PRNG_AHB_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00034004)
#define HWIO_GCC_PRNG_AHB_CBCR_RMSK                                                               0x80000004
#define HWIO_GCC_PRNG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PRNG_AHB_CBCR_ADDR, HWIO_GCC_PRNG_AHB_CBCR_RMSK)
#define HWIO_GCC_PRNG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PRNG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PRNG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PRNG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PRNG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PRNG_AHB_CBCR_ADDR,m,v,HWIO_GCC_PRNG_AHB_CBCR_IN)
#define HWIO_GCC_PRNG_AHB_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_PRNG_AHB_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_PRNG_AHB_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_PRNG_AHB_CBCR_CLK_ARES_SHFT                                                             0x2

#define HWIO_GCC_TCSR_BCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00037000)
#define HWIO_GCC_TCSR_BCR_RMSK                                                                           0x1
#define HWIO_GCC_TCSR_BCR_IN          \
        in_dword_masked(HWIO_GCC_TCSR_BCR_ADDR, HWIO_GCC_TCSR_BCR_RMSK)
#define HWIO_GCC_TCSR_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TCSR_BCR_ADDR, m)
#define HWIO_GCC_TCSR_BCR_OUT(v)      \
        out_dword(HWIO_GCC_TCSR_BCR_ADDR,v)
#define HWIO_GCC_TCSR_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TCSR_BCR_ADDR,m,v,HWIO_GCC_TCSR_BCR_IN)
#define HWIO_GCC_TCSR_BCR_BLK_ARES_BMSK                                                                  0x1
#define HWIO_GCC_TCSR_BCR_BLK_ARES_SHFT                                                                  0x0

#define HWIO_GCC_TCSR_AHB_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00037004)
#define HWIO_GCC_TCSR_AHB_CBCR_RMSK                                                               0xf0008004
#define HWIO_GCC_TCSR_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_TCSR_AHB_CBCR_ADDR, HWIO_GCC_TCSR_AHB_CBCR_RMSK)
#define HWIO_GCC_TCSR_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TCSR_AHB_CBCR_ADDR, m)
#define HWIO_GCC_TCSR_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TCSR_AHB_CBCR_ADDR,v)
#define HWIO_GCC_TCSR_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TCSR_AHB_CBCR_ADDR,m,v,HWIO_GCC_TCSR_AHB_CBCR_IN)
#define HWIO_GCC_TCSR_AHB_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_TCSR_AHB_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_TCSR_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                      0x70000000
#define HWIO_GCC_TCSR_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                            0x1c
#define HWIO_GCC_TCSR_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                              0x8000
#define HWIO_GCC_TCSR_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                 0xf
#define HWIO_GCC_TCSR_AHB_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_TCSR_AHB_CBCR_CLK_ARES_SHFT                                                             0x2

#define HWIO_GCC_BOOT_ROM_BCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00038000)
#define HWIO_GCC_BOOT_ROM_BCR_RMSK                                                                       0x1
#define HWIO_GCC_BOOT_ROM_BCR_IN          \
        in_dword_masked(HWIO_GCC_BOOT_ROM_BCR_ADDR, HWIO_GCC_BOOT_ROM_BCR_RMSK)
#define HWIO_GCC_BOOT_ROM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BOOT_ROM_BCR_ADDR, m)
#define HWIO_GCC_BOOT_ROM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BOOT_ROM_BCR_ADDR,v)
#define HWIO_GCC_BOOT_ROM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BOOT_ROM_BCR_ADDR,m,v,HWIO_GCC_BOOT_ROM_BCR_IN)
#define HWIO_GCC_BOOT_ROM_BCR_BLK_ARES_BMSK                                                              0x1
#define HWIO_GCC_BOOT_ROM_BCR_BLK_ARES_SHFT                                                              0x0

#define HWIO_GCC_BOOT_ROM_AHB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00038004)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_RMSK                                                           0xf000fff4
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BOOT_ROM_AHB_CBCR_ADDR, HWIO_GCC_BOOT_ROM_AHB_CBCR_RMSK)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BOOT_ROM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BOOT_ROM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BOOT_ROM_AHB_CBCR_ADDR,m,v,HWIO_GCC_BOOT_ROM_AHB_CBCR_IN)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                  0x70000000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                        0x1c
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                          0x8000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                             0xf
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                             0x4000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                0xe
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                           0x2000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                              0xd
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                          0x1000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                             0xc
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_BMSK                                                         0xf00
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_SHFT                                                           0x8
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_BMSK                                                           0xf0
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_SHFT                                                            0x4
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_CLK_ARES_SHFT                                                         0x2

#define HWIO_GCC_MSG_RAM_BCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00039000)
#define HWIO_GCC_MSG_RAM_BCR_RMSK                                                                        0x1
#define HWIO_GCC_MSG_RAM_BCR_IN          \
        in_dword_masked(HWIO_GCC_MSG_RAM_BCR_ADDR, HWIO_GCC_MSG_RAM_BCR_RMSK)
#define HWIO_GCC_MSG_RAM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSG_RAM_BCR_ADDR, m)
#define HWIO_GCC_MSG_RAM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_MSG_RAM_BCR_ADDR,v)
#define HWIO_GCC_MSG_RAM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSG_RAM_BCR_ADDR,m,v,HWIO_GCC_MSG_RAM_BCR_IN)
#define HWIO_GCC_MSG_RAM_BCR_BLK_ARES_BMSK                                                               0x1
#define HWIO_GCC_MSG_RAM_BCR_BLK_ARES_SHFT                                                               0x0

#define HWIO_GCC_MSG_RAM_AHB_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00039004)
#define HWIO_GCC_MSG_RAM_AHB_CBCR_RMSK                                                            0xf000fff4
#define HWIO_GCC_MSG_RAM_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MSG_RAM_AHB_CBCR_ADDR, HWIO_GCC_MSG_RAM_AHB_CBCR_RMSK)
#define HWIO_GCC_MSG_RAM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSG_RAM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_MSG_RAM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSG_RAM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_MSG_RAM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSG_RAM_AHB_CBCR_ADDR,m,v,HWIO_GCC_MSG_RAM_AHB_CBCR_IN)
#define HWIO_GCC_MSG_RAM_AHB_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_MSG_RAM_AHB_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_MSG_RAM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                   0x70000000
#define HWIO_GCC_MSG_RAM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                         0x1c
#define HWIO_GCC_MSG_RAM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                           0x8000
#define HWIO_GCC_MSG_RAM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                              0xf
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                              0x4000
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                 0xe
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                            0x2000
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                               0xd
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                           0x1000
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                              0xc
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_BMSK                                                          0xf00
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_SHFT                                                            0x8
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_BMSK                                                            0xf0
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_SHFT                                                             0x4
#define HWIO_GCC_MSG_RAM_AHB_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_MSG_RAM_AHB_CBCR_CLK_ARES_SHFT                                                          0x2

#define HWIO_GCC_TLMM_BCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0003a000)
#define HWIO_GCC_TLMM_BCR_RMSK                                                                           0x1
#define HWIO_GCC_TLMM_BCR_IN          \
        in_dword_masked(HWIO_GCC_TLMM_BCR_ADDR, HWIO_GCC_TLMM_BCR_RMSK)
#define HWIO_GCC_TLMM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TLMM_BCR_ADDR, m)
#define HWIO_GCC_TLMM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_TLMM_BCR_ADDR,v)
#define HWIO_GCC_TLMM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TLMM_BCR_ADDR,m,v,HWIO_GCC_TLMM_BCR_IN)
#define HWIO_GCC_TLMM_BCR_BLK_ARES_BMSK                                                                  0x1
#define HWIO_GCC_TLMM_BCR_BLK_ARES_SHFT                                                                  0x0

#define HWIO_GCC_TLMM_NORTH_AHB_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0003a004)
#define HWIO_GCC_TLMM_NORTH_AHB_CBCR_RMSK                                                         0xf0008004
#define HWIO_GCC_TLMM_NORTH_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_TLMM_NORTH_AHB_CBCR_ADDR, HWIO_GCC_TLMM_NORTH_AHB_CBCR_RMSK)
#define HWIO_GCC_TLMM_NORTH_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TLMM_NORTH_AHB_CBCR_ADDR, m)
#define HWIO_GCC_TLMM_NORTH_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TLMM_NORTH_AHB_CBCR_ADDR,v)
#define HWIO_GCC_TLMM_NORTH_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TLMM_NORTH_AHB_CBCR_ADDR,m,v,HWIO_GCC_TLMM_NORTH_AHB_CBCR_IN)
#define HWIO_GCC_TLMM_NORTH_AHB_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_TLMM_NORTH_AHB_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_TLMM_NORTH_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                0x70000000
#define HWIO_GCC_TLMM_NORTH_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                      0x1c
#define HWIO_GCC_TLMM_NORTH_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                        0x8000
#define HWIO_GCC_TLMM_NORTH_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                           0xf
#define HWIO_GCC_TLMM_NORTH_AHB_CBCR_CLK_ARES_BMSK                                                       0x4
#define HWIO_GCC_TLMM_NORTH_AHB_CBCR_CLK_ARES_SHFT                                                       0x2

#define HWIO_GCC_TLMM_SOUTH_AHB_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0003a008)
#define HWIO_GCC_TLMM_SOUTH_AHB_CBCR_RMSK                                                         0xf0008004
#define HWIO_GCC_TLMM_SOUTH_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_TLMM_SOUTH_AHB_CBCR_ADDR, HWIO_GCC_TLMM_SOUTH_AHB_CBCR_RMSK)
#define HWIO_GCC_TLMM_SOUTH_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TLMM_SOUTH_AHB_CBCR_ADDR, m)
#define HWIO_GCC_TLMM_SOUTH_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TLMM_SOUTH_AHB_CBCR_ADDR,v)
#define HWIO_GCC_TLMM_SOUTH_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TLMM_SOUTH_AHB_CBCR_ADDR,m,v,HWIO_GCC_TLMM_SOUTH_AHB_CBCR_IN)
#define HWIO_GCC_TLMM_SOUTH_AHB_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_TLMM_SOUTH_AHB_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_TLMM_SOUTH_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                0x70000000
#define HWIO_GCC_TLMM_SOUTH_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                      0x1c
#define HWIO_GCC_TLMM_SOUTH_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                        0x8000
#define HWIO_GCC_TLMM_SOUTH_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                           0xf
#define HWIO_GCC_TLMM_SOUTH_AHB_CBCR_CLK_ARES_BMSK                                                       0x4
#define HWIO_GCC_TLMM_SOUTH_AHB_CBCR_CLK_ARES_SHFT                                                       0x2

#define HWIO_GCC_TLMM_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0003a010)
#define HWIO_GCC_TLMM_CBCR_RMSK                                                                   0x80000004
#define HWIO_GCC_TLMM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_TLMM_CBCR_ADDR, HWIO_GCC_TLMM_CBCR_RMSK)
#define HWIO_GCC_TLMM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TLMM_CBCR_ADDR, m)
#define HWIO_GCC_TLMM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TLMM_CBCR_ADDR,v)
#define HWIO_GCC_TLMM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TLMM_CBCR_ADDR,m,v,HWIO_GCC_TLMM_CBCR_IN)
#define HWIO_GCC_TLMM_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_TLMM_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_TLMM_CBCR_CLK_ARES_BMSK                                                                 0x4
#define HWIO_GCC_TLMM_CBCR_CLK_ARES_SHFT                                                                 0x2

#define HWIO_GCC_TLMM_CENTRE_AHB_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0003a014)
#define HWIO_GCC_TLMM_CENTRE_AHB_CBCR_RMSK                                                        0xf0008004
#define HWIO_GCC_TLMM_CENTRE_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_TLMM_CENTRE_AHB_CBCR_ADDR, HWIO_GCC_TLMM_CENTRE_AHB_CBCR_RMSK)
#define HWIO_GCC_TLMM_CENTRE_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TLMM_CENTRE_AHB_CBCR_ADDR, m)
#define HWIO_GCC_TLMM_CENTRE_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TLMM_CENTRE_AHB_CBCR_ADDR,v)
#define HWIO_GCC_TLMM_CENTRE_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TLMM_CENTRE_AHB_CBCR_ADDR,m,v,HWIO_GCC_TLMM_CENTRE_AHB_CBCR_IN)
#define HWIO_GCC_TLMM_CENTRE_AHB_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_TLMM_CENTRE_AHB_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_TLMM_CENTRE_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                               0x70000000
#define HWIO_GCC_TLMM_CENTRE_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                     0x1c
#define HWIO_GCC_TLMM_CENTRE_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                       0x8000
#define HWIO_GCC_TLMM_CENTRE_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                          0xf
#define HWIO_GCC_TLMM_CENTRE_AHB_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_TLMM_CENTRE_AHB_CBCR_CLK_ARES_SHFT                                                      0x2

#define HWIO_GCC_MPM_BCR_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0003b000)
#define HWIO_GCC_MPM_BCR_RMSK                                                                            0x1
#define HWIO_GCC_MPM_BCR_IN          \
        in_dword_masked(HWIO_GCC_MPM_BCR_ADDR, HWIO_GCC_MPM_BCR_RMSK)
#define HWIO_GCC_MPM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MPM_BCR_ADDR, m)
#define HWIO_GCC_MPM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_MPM_BCR_ADDR,v)
#define HWIO_GCC_MPM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MPM_BCR_ADDR,m,v,HWIO_GCC_MPM_BCR_IN)
#define HWIO_GCC_MPM_BCR_BLK_ARES_BMSK                                                                   0x1
#define HWIO_GCC_MPM_BCR_BLK_ARES_SHFT                                                                   0x0

#define HWIO_GCC_MPM_AHB_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0003b008)
#define HWIO_GCC_MPM_AHB_CBCR_RMSK                                                                0xf0008004
#define HWIO_GCC_MPM_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MPM_AHB_CBCR_ADDR, HWIO_GCC_MPM_AHB_CBCR_RMSK)
#define HWIO_GCC_MPM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MPM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_MPM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MPM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_MPM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MPM_AHB_CBCR_ADDR,m,v,HWIO_GCC_MPM_AHB_CBCR_IN)
#define HWIO_GCC_MPM_AHB_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_MPM_AHB_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_MPM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                       0x70000000
#define HWIO_GCC_MPM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                             0x1c
#define HWIO_GCC_MPM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                               0x8000
#define HWIO_GCC_MPM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                  0xf
#define HWIO_GCC_MPM_AHB_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_MPM_AHB_CBCR_CLK_ARES_SHFT                                                              0x2

#define HWIO_GCC_RPM_PROC_HCLK_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0003c000)
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_RMSK                                                          0x80000004
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_IN          \
        in_dword_masked(HWIO_GCC_RPM_PROC_HCLK_CBCR_ADDR, HWIO_GCC_RPM_PROC_HCLK_CBCR_RMSK)
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_PROC_HCLK_CBCR_ADDR, m)
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RPM_PROC_HCLK_CBCR_ADDR,v)
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_PROC_HCLK_CBCR_ADDR,m,v,HWIO_GCC_RPM_PROC_HCLK_CBCR_IN)
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_CLK_ARES_SHFT                                                        0x2

#define HWIO_GCC_RPM_BUS_AHB_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0003c004)
#define HWIO_GCC_RPM_BUS_AHB_CBCR_RMSK                                                            0xf000fff4
#define HWIO_GCC_RPM_BUS_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_RPM_BUS_AHB_CBCR_ADDR, HWIO_GCC_RPM_BUS_AHB_CBCR_RMSK)
#define HWIO_GCC_RPM_BUS_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_BUS_AHB_CBCR_ADDR, m)
#define HWIO_GCC_RPM_BUS_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RPM_BUS_AHB_CBCR_ADDR,v)
#define HWIO_GCC_RPM_BUS_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_BUS_AHB_CBCR_ADDR,m,v,HWIO_GCC_RPM_BUS_AHB_CBCR_IN)
#define HWIO_GCC_RPM_BUS_AHB_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_RPM_BUS_AHB_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_RPM_BUS_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                   0x70000000
#define HWIO_GCC_RPM_BUS_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                         0x1c
#define HWIO_GCC_RPM_BUS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                           0x8000
#define HWIO_GCC_RPM_BUS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                              0xf
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                              0x4000
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                 0xe
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                            0x2000
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                               0xd
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                           0x1000
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                              0xc
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_BMSK                                                          0xf00
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_SHFT                                                            0x8
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_BMSK                                                            0xf0
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_SHFT                                                             0x4
#define HWIO_GCC_RPM_BUS_AHB_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_RPM_BUS_AHB_CBCR_CLK_ARES_SHFT                                                          0x2

#define HWIO_GCC_RPM_SLEEP_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0003c008)
#define HWIO_GCC_RPM_SLEEP_CBCR_RMSK                                                              0x80000005
#define HWIO_GCC_RPM_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_RPM_SLEEP_CBCR_ADDR, HWIO_GCC_RPM_SLEEP_CBCR_RMSK)
#define HWIO_GCC_RPM_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_RPM_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RPM_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_RPM_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_RPM_SLEEP_CBCR_IN)
#define HWIO_GCC_RPM_SLEEP_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_RPM_SLEEP_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_RPM_SLEEP_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_RPM_SLEEP_CBCR_CLK_ARES_SHFT                                                            0x2
#define HWIO_GCC_RPM_SLEEP_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_RPM_SLEEP_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_RPM_TIMER_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0003c00c)
#define HWIO_GCC_RPM_TIMER_CBCR_RMSK                                                              0x80000007
#define HWIO_GCC_RPM_TIMER_CBCR_IN          \
        in_dword_masked(HWIO_GCC_RPM_TIMER_CBCR_ADDR, HWIO_GCC_RPM_TIMER_CBCR_RMSK)
#define HWIO_GCC_RPM_TIMER_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_TIMER_CBCR_ADDR, m)
#define HWIO_GCC_RPM_TIMER_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RPM_TIMER_CBCR_ADDR,v)
#define HWIO_GCC_RPM_TIMER_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_TIMER_CBCR_ADDR,m,v,HWIO_GCC_RPM_TIMER_CBCR_IN)
#define HWIO_GCC_RPM_TIMER_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_RPM_TIMER_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_RPM_TIMER_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_RPM_TIMER_CBCR_CLK_ARES_SHFT                                                            0x2
#define HWIO_GCC_RPM_TIMER_CBCR_HW_CTL_BMSK                                                              0x2
#define HWIO_GCC_RPM_TIMER_CBCR_HW_CTL_SHFT                                                              0x1
#define HWIO_GCC_RPM_TIMER_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_RPM_TIMER_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_RPM_MST_M2_CNOC_AHB_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0003c010)
#define HWIO_GCC_RPM_MST_M2_CNOC_AHB_CBCR_RMSK                                                    0x80000005
#define HWIO_GCC_RPM_MST_M2_CNOC_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_RPM_MST_M2_CNOC_AHB_CBCR_ADDR, HWIO_GCC_RPM_MST_M2_CNOC_AHB_CBCR_RMSK)
#define HWIO_GCC_RPM_MST_M2_CNOC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_MST_M2_CNOC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_RPM_MST_M2_CNOC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RPM_MST_M2_CNOC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_RPM_MST_M2_CNOC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_MST_M2_CNOC_AHB_CBCR_ADDR,m,v,HWIO_GCC_RPM_MST_M2_CNOC_AHB_CBCR_IN)
#define HWIO_GCC_RPM_MST_M2_CNOC_AHB_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_RPM_MST_M2_CNOC_AHB_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_RPM_MST_M2_CNOC_AHB_CBCR_CLK_ARES_BMSK                                                  0x4
#define HWIO_GCC_RPM_MST_M2_CNOC_AHB_CBCR_CLK_ARES_SHFT                                                  0x2
#define HWIO_GCC_RPM_MST_M2_CNOC_AHB_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_RPM_MST_M2_CNOC_AHB_CBCR_CLK_ENABLE_SHFT                                                0x0

#define HWIO_GCC_CNOC_MST_RPM_AHB_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0003c014)
#define HWIO_GCC_CNOC_MST_RPM_AHB_CBCR_RMSK                                                       0x80000005
#define HWIO_GCC_CNOC_MST_RPM_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_MST_RPM_AHB_CBCR_ADDR, HWIO_GCC_CNOC_MST_RPM_AHB_CBCR_RMSK)
#define HWIO_GCC_CNOC_MST_RPM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_MST_RPM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_MST_RPM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_MST_RPM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_MST_RPM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_MST_RPM_AHB_CBCR_ADDR,m,v,HWIO_GCC_CNOC_MST_RPM_AHB_CBCR_IN)
#define HWIO_GCC_CNOC_MST_RPM_AHB_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_CNOC_MST_RPM_AHB_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_CNOC_MST_RPM_AHB_CBCR_CLK_ARES_BMSK                                                     0x4
#define HWIO_GCC_CNOC_MST_RPM_AHB_CBCR_CLK_ARES_SHFT                                                     0x2
#define HWIO_GCC_CNOC_MST_RPM_AHB_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_CNOC_MST_RPM_AHB_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_RPM_CMD_RCGR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0003c018)
#define HWIO_GCC_RPM_CMD_RCGR_RMSK                                                                0x800000f3
#define HWIO_GCC_RPM_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_RPM_CMD_RCGR_ADDR, HWIO_GCC_RPM_CMD_RCGR_RMSK)
#define HWIO_GCC_RPM_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_CMD_RCGR_ADDR, m)
#define HWIO_GCC_RPM_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_RPM_CMD_RCGR_ADDR,v)
#define HWIO_GCC_RPM_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_CMD_RCGR_ADDR,m,v,HWIO_GCC_RPM_CMD_RCGR_IN)
#define HWIO_GCC_RPM_CMD_RCGR_ROOT_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_RPM_CMD_RCGR_ROOT_OFF_SHFT                                                             0x1f
#define HWIO_GCC_RPM_CMD_RCGR_DIRTY_D_BMSK                                                              0x80
#define HWIO_GCC_RPM_CMD_RCGR_DIRTY_D_SHFT                                                               0x7
#define HWIO_GCC_RPM_CMD_RCGR_DIRTY_N_BMSK                                                              0x40
#define HWIO_GCC_RPM_CMD_RCGR_DIRTY_N_SHFT                                                               0x6
#define HWIO_GCC_RPM_CMD_RCGR_DIRTY_M_BMSK                                                              0x20
#define HWIO_GCC_RPM_CMD_RCGR_DIRTY_M_SHFT                                                               0x5
#define HWIO_GCC_RPM_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                       0x10
#define HWIO_GCC_RPM_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                        0x4
#define HWIO_GCC_RPM_CMD_RCGR_ROOT_EN_BMSK                                                               0x2
#define HWIO_GCC_RPM_CMD_RCGR_ROOT_EN_SHFT                                                               0x1
#define HWIO_GCC_RPM_CMD_RCGR_UPDATE_BMSK                                                                0x1
#define HWIO_GCC_RPM_CMD_RCGR_UPDATE_SHFT                                                                0x0

#define HWIO_GCC_RPM_CFG_RCGR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0003c01c)
#define HWIO_GCC_RPM_CFG_RCGR_RMSK                                                                    0x371f
#define HWIO_GCC_RPM_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_RPM_CFG_RCGR_ADDR, HWIO_GCC_RPM_CFG_RCGR_RMSK)
#define HWIO_GCC_RPM_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_CFG_RCGR_ADDR, m)
#define HWIO_GCC_RPM_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_RPM_CFG_RCGR_ADDR,v)
#define HWIO_GCC_RPM_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_CFG_RCGR_ADDR,m,v,HWIO_GCC_RPM_CFG_RCGR_IN)
#define HWIO_GCC_RPM_CFG_RCGR_MODE_BMSK                                                               0x3000
#define HWIO_GCC_RPM_CFG_RCGR_MODE_SHFT                                                                  0xc
#define HWIO_GCC_RPM_CFG_RCGR_SRC_SEL_BMSK                                                             0x700
#define HWIO_GCC_RPM_CFG_RCGR_SRC_SEL_SHFT                                                               0x8
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_BMSK                                                              0x1f
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_SHFT                                                               0x0

#define HWIO_GCC_RPM_M_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0003c020)
#define HWIO_GCC_RPM_M_RMSK                                                                           0xffff
#define HWIO_GCC_RPM_M_IN          \
        in_dword_masked(HWIO_GCC_RPM_M_ADDR, HWIO_GCC_RPM_M_RMSK)
#define HWIO_GCC_RPM_M_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_M_ADDR, m)
#define HWIO_GCC_RPM_M_OUT(v)      \
        out_dword(HWIO_GCC_RPM_M_ADDR,v)
#define HWIO_GCC_RPM_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_M_ADDR,m,v,HWIO_GCC_RPM_M_IN)
#define HWIO_GCC_RPM_M_M_BMSK                                                                         0xffff
#define HWIO_GCC_RPM_M_M_SHFT                                                                            0x0

#define HWIO_GCC_RPM_N_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0003c024)
#define HWIO_GCC_RPM_N_RMSK                                                                           0xffff
#define HWIO_GCC_RPM_N_IN          \
        in_dword_masked(HWIO_GCC_RPM_N_ADDR, HWIO_GCC_RPM_N_RMSK)
#define HWIO_GCC_RPM_N_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_N_ADDR, m)
#define HWIO_GCC_RPM_N_OUT(v)      \
        out_dword(HWIO_GCC_RPM_N_ADDR,v)
#define HWIO_GCC_RPM_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_N_ADDR,m,v,HWIO_GCC_RPM_N_IN)
#define HWIO_GCC_RPM_N_NOT_N_MINUS_M_BMSK                                                             0xffff
#define HWIO_GCC_RPM_N_NOT_N_MINUS_M_SHFT                                                                0x0

#define HWIO_GCC_RPM_D_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0003c028)
#define HWIO_GCC_RPM_D_RMSK                                                                           0xffff
#define HWIO_GCC_RPM_D_IN          \
        in_dword_masked(HWIO_GCC_RPM_D_ADDR, HWIO_GCC_RPM_D_RMSK)
#define HWIO_GCC_RPM_D_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_D_ADDR, m)
#define HWIO_GCC_RPM_D_OUT(v)      \
        out_dword(HWIO_GCC_RPM_D_ADDR,v)
#define HWIO_GCC_RPM_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_D_ADDR,m,v,HWIO_GCC_RPM_D_IN)
#define HWIO_GCC_RPM_D_NOT_2D_BMSK                                                                    0xffff
#define HWIO_GCC_RPM_D_NOT_2D_SHFT                                                                       0x0

#define HWIO_GCC_SEC_CTRL_BCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0003d000)
#define HWIO_GCC_SEC_CTRL_BCR_RMSK                                                                       0x1
#define HWIO_GCC_SEC_CTRL_BCR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_BCR_ADDR, HWIO_GCC_SEC_CTRL_BCR_RMSK)
#define HWIO_GCC_SEC_CTRL_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_BCR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_BCR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_BCR_ADDR,m,v,HWIO_GCC_SEC_CTRL_BCR_IN)
#define HWIO_GCC_SEC_CTRL_BCR_BLK_ARES_BMSK                                                              0x1
#define HWIO_GCC_SEC_CTRL_BCR_BLK_ARES_SHFT                                                              0x0

#define HWIO_GCC_SEC_CTRL_ACC_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0003d004)
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_RMSK                                                           0x80007ff5
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_ACC_CBCR_ADDR, HWIO_GCC_SEC_CTRL_ACC_CBCR_RMSK)
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_ACC_CBCR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_ACC_CBCR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_ACC_CBCR_ADDR,m,v,HWIO_GCC_SEC_CTRL_ACC_CBCR_IN)
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_CORE_ON_BMSK                                             0x4000
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_CORE_ON_SHFT                                                0xe
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                           0x2000
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                              0xd
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                          0x1000
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                             0xc
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_BMSK                                                         0xf00
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_SHFT                                                           0x8
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_BMSK                                                           0xf0
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_SHFT                                                            0x4
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_SEC_CTRL_AHB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0003d008)
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_RMSK                                                           0xf0008005
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_AHB_CBCR_ADDR, HWIO_GCC_SEC_CTRL_AHB_CBCR_RMSK)
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_AHB_CBCR_ADDR,m,v,HWIO_GCC_SEC_CTRL_AHB_CBCR_IN)
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                  0x70000000
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                        0x1c
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                          0x8000
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                             0xf
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_SEC_CTRL_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0003d00c)
#define HWIO_GCC_SEC_CTRL_CBCR_RMSK                                                               0x80007ff5
#define HWIO_GCC_SEC_CTRL_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_CBCR_ADDR, HWIO_GCC_SEC_CTRL_CBCR_RMSK)
#define HWIO_GCC_SEC_CTRL_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_CBCR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_CBCR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_CBCR_ADDR,m,v,HWIO_GCC_SEC_CTRL_CBCR_IN)
#define HWIO_GCC_SEC_CTRL_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_SEC_CTRL_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_CORE_ON_BMSK                                                 0x4000
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_CORE_ON_SHFT                                                    0xe
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                               0x2000
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                  0xd
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                              0x1000
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                 0xc
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_BMSK                                                             0xf00
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_SHFT                                                               0x8
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_BMSK                                                               0xf0
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_SHFT                                                                0x4
#define HWIO_GCC_SEC_CTRL_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_SEC_CTRL_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_SEC_CTRL_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_SEC_CTRL_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0003d010)
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_RMSK                                                         0x80000005
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_SENSE_CBCR_ADDR, HWIO_GCC_SEC_CTRL_SENSE_CBCR_RMSK)
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_SENSE_CBCR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_SENSE_CBCR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_SENSE_CBCR_ADDR,m,v,HWIO_GCC_SEC_CTRL_SENSE_CBCR_IN)
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_CLK_ARES_BMSK                                                       0x4
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_CLK_ARES_SHFT                                                       0x2
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0003d014)
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_RMSK                                                0x80000005
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_ADDR, HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_RMSK)
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_ADDR,m,v,HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_IN)
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_CLK_OFF_BMSK                                        0x80000000
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_CLK_OFF_SHFT                                              0x1f
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_CLK_ARES_BMSK                                              0x4
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_CLK_ARES_SHFT                                              0x2
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_CLK_ENABLE_BMSK                                            0x1
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_CLK_ENABLE_SHFT                                            0x0

#define HWIO_GCC_ACC_CMD_RCGR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0003e000)
#define HWIO_GCC_ACC_CMD_RCGR_RMSK                                                                0x80000013
#define HWIO_GCC_ACC_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ACC_CMD_RCGR_ADDR, HWIO_GCC_ACC_CMD_RCGR_RMSK)
#define HWIO_GCC_ACC_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ACC_CMD_RCGR_ADDR, m)
#define HWIO_GCC_ACC_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ACC_CMD_RCGR_ADDR,v)
#define HWIO_GCC_ACC_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ACC_CMD_RCGR_ADDR,m,v,HWIO_GCC_ACC_CMD_RCGR_IN)
#define HWIO_GCC_ACC_CMD_RCGR_ROOT_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_ACC_CMD_RCGR_ROOT_OFF_SHFT                                                             0x1f
#define HWIO_GCC_ACC_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                       0x10
#define HWIO_GCC_ACC_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                        0x4
#define HWIO_GCC_ACC_CMD_RCGR_ROOT_EN_BMSK                                                               0x2
#define HWIO_GCC_ACC_CMD_RCGR_ROOT_EN_SHFT                                                               0x1
#define HWIO_GCC_ACC_CMD_RCGR_UPDATE_BMSK                                                                0x1
#define HWIO_GCC_ACC_CMD_RCGR_UPDATE_SHFT                                                                0x0

#define HWIO_GCC_ACC_CFG_RCGR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0003e004)
#define HWIO_GCC_ACC_CFG_RCGR_RMSK                                                                     0x71f
#define HWIO_GCC_ACC_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ACC_CFG_RCGR_ADDR, HWIO_GCC_ACC_CFG_RCGR_RMSK)
#define HWIO_GCC_ACC_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ACC_CFG_RCGR_ADDR, m)
#define HWIO_GCC_ACC_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ACC_CFG_RCGR_ADDR,v)
#define HWIO_GCC_ACC_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ACC_CFG_RCGR_ADDR,m,v,HWIO_GCC_ACC_CFG_RCGR_IN)
#define HWIO_GCC_ACC_CFG_RCGR_SRC_SEL_BMSK                                                             0x700
#define HWIO_GCC_ACC_CFG_RCGR_SRC_SEL_SHFT                                                               0x8
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_BMSK                                                              0x1f
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_SHFT                                                               0x0

#define HWIO_GCC_SEC_CTRL_CMD_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0003e018)
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_RMSK                                                           0x80000013
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_CMD_RCGR_ADDR, HWIO_GCC_SEC_CTRL_CMD_RCGR_RMSK)
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_CMD_RCGR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_CMD_RCGR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_CMD_RCGR_ADDR,m,v,HWIO_GCC_SEC_CTRL_CMD_RCGR_IN)
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_ROOT_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_ROOT_OFF_SHFT                                                        0x1f
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                  0x10
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                   0x4
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_ROOT_EN_BMSK                                                          0x2
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_ROOT_EN_SHFT                                                          0x1
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_UPDATE_BMSK                                                           0x1
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_UPDATE_SHFT                                                           0x0

#define HWIO_GCC_SEC_CTRL_CFG_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0003e01c)
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_RMSK                                                                0x71f
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_CFG_RCGR_ADDR, HWIO_GCC_SEC_CTRL_CFG_RCGR_RMSK)
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_CFG_RCGR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_CFG_RCGR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_CFG_RCGR_ADDR,m,v,HWIO_GCC_SEC_CTRL_CFG_RCGR_IN)
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_SEL_BMSK                                                        0x700
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_SEL_SHFT                                                          0x8
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_BMSK                                                         0x1f
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_SHFT                                                          0x0

#define HWIO_GCC_SPMI_BCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0003f000)
#define HWIO_GCC_SPMI_BCR_RMSK                                                                           0x1
#define HWIO_GCC_SPMI_BCR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_BCR_ADDR, HWIO_GCC_SPMI_BCR_RMSK)
#define HWIO_GCC_SPMI_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_BCR_ADDR, m)
#define HWIO_GCC_SPMI_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_BCR_ADDR,v)
#define HWIO_GCC_SPMI_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_BCR_ADDR,m,v,HWIO_GCC_SPMI_BCR_IN)
#define HWIO_GCC_SPMI_BCR_BLK_ARES_BMSK                                                                  0x1
#define HWIO_GCC_SPMI_BCR_BLK_ARES_SHFT                                                                  0x0

#define HWIO_GCC_SPMI_SER_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0003f004)
#define HWIO_GCC_SPMI_SER_CBCR_RMSK                                                               0x80007ff5
#define HWIO_GCC_SPMI_SER_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_SER_CBCR_ADDR, HWIO_GCC_SPMI_SER_CBCR_RMSK)
#define HWIO_GCC_SPMI_SER_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_SER_CBCR_ADDR, m)
#define HWIO_GCC_SPMI_SER_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_SER_CBCR_ADDR,v)
#define HWIO_GCC_SPMI_SER_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_SER_CBCR_ADDR,m,v,HWIO_GCC_SPMI_SER_CBCR_IN)
#define HWIO_GCC_SPMI_SER_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_SPMI_SER_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_CORE_ON_BMSK                                                 0x4000
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_CORE_ON_SHFT                                                    0xe
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                               0x2000
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                  0xd
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                              0x1000
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                 0xc
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_BMSK                                                             0xf00
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_SHFT                                                               0x8
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_BMSK                                                               0xf0
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_SHFT                                                                0x4
#define HWIO_GCC_SPMI_SER_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_SPMI_SER_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_SPMI_SER_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_SPMI_SER_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_SPMI_CNOC_AHB_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0003f008)
#define HWIO_GCC_SPMI_CNOC_AHB_CBCR_RMSK                                                          0xf0008004
#define HWIO_GCC_SPMI_CNOC_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_CNOC_AHB_CBCR_ADDR, HWIO_GCC_SPMI_CNOC_AHB_CBCR_RMSK)
#define HWIO_GCC_SPMI_CNOC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_CNOC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SPMI_CNOC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_CNOC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SPMI_CNOC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_CNOC_AHB_CBCR_ADDR,m,v,HWIO_GCC_SPMI_CNOC_AHB_CBCR_IN)
#define HWIO_GCC_SPMI_CNOC_AHB_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_SPMI_CNOC_AHB_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_SPMI_CNOC_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                 0x70000000
#define HWIO_GCC_SPMI_CNOC_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                       0x1c
#define HWIO_GCC_SPMI_CNOC_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                         0x8000
#define HWIO_GCC_SPMI_CNOC_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                            0xf
#define HWIO_GCC_SPMI_CNOC_AHB_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_SPMI_CNOC_AHB_CBCR_CLK_ARES_SHFT                                                        0x2

#define HWIO_GCC_SPMI_AHB_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0003f00c)
#define HWIO_GCC_SPMI_AHB_CBCR_RMSK                                                               0x80007ff5
#define HWIO_GCC_SPMI_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_AHB_CBCR_ADDR, HWIO_GCC_SPMI_AHB_CBCR_RMSK)
#define HWIO_GCC_SPMI_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SPMI_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SPMI_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_AHB_CBCR_ADDR,m,v,HWIO_GCC_SPMI_AHB_CBCR_IN)
#define HWIO_GCC_SPMI_AHB_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_SPMI_AHB_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                                 0x4000
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                    0xe
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                               0x2000
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                  0xd
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                              0x1000
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                 0xc
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_BMSK                                                             0xf00
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_SHFT                                                               0x8
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_BMSK                                                               0xf0
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_SHFT                                                                0x4
#define HWIO_GCC_SPMI_AHB_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_SPMI_AHB_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_SPMI_AHB_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_SPMI_AHB_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_SPMI_SER_CMD_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0003f010)
#define HWIO_GCC_SPMI_SER_CMD_RCGR_RMSK                                                           0x80000013
#define HWIO_GCC_SPMI_SER_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_SER_CMD_RCGR_ADDR, HWIO_GCC_SPMI_SER_CMD_RCGR_RMSK)
#define HWIO_GCC_SPMI_SER_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_SER_CMD_RCGR_ADDR, m)
#define HWIO_GCC_SPMI_SER_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_SER_CMD_RCGR_ADDR,v)
#define HWIO_GCC_SPMI_SER_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_SER_CMD_RCGR_ADDR,m,v,HWIO_GCC_SPMI_SER_CMD_RCGR_IN)
#define HWIO_GCC_SPMI_SER_CMD_RCGR_ROOT_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_SPMI_SER_CMD_RCGR_ROOT_OFF_SHFT                                                        0x1f
#define HWIO_GCC_SPMI_SER_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                  0x10
#define HWIO_GCC_SPMI_SER_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                   0x4
#define HWIO_GCC_SPMI_SER_CMD_RCGR_ROOT_EN_BMSK                                                          0x2
#define HWIO_GCC_SPMI_SER_CMD_RCGR_ROOT_EN_SHFT                                                          0x1
#define HWIO_GCC_SPMI_SER_CMD_RCGR_UPDATE_BMSK                                                           0x1
#define HWIO_GCC_SPMI_SER_CMD_RCGR_UPDATE_SHFT                                                           0x0

#define HWIO_GCC_SPMI_SER_CFG_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0003f014)
#define HWIO_GCC_SPMI_SER_CFG_RCGR_RMSK                                                                0x71f
#define HWIO_GCC_SPMI_SER_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_SER_CFG_RCGR_ADDR, HWIO_GCC_SPMI_SER_CFG_RCGR_RMSK)
#define HWIO_GCC_SPMI_SER_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_SER_CFG_RCGR_ADDR, m)
#define HWIO_GCC_SPMI_SER_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_SER_CFG_RCGR_ADDR,v)
#define HWIO_GCC_SPMI_SER_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_SER_CFG_RCGR_ADDR,m,v,HWIO_GCC_SPMI_SER_CFG_RCGR_IN)
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_SEL_BMSK                                                        0x700
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_SEL_SHFT                                                          0x8
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_BMSK                                                         0x1f
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_SHFT                                                          0x0

#define HWIO_GCC_SPMI_AHB_CMD_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0003f028)
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_RMSK                                                           0x80000013
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_AHB_CMD_RCGR_ADDR, HWIO_GCC_SPMI_AHB_CMD_RCGR_RMSK)
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_AHB_CMD_RCGR_ADDR, m)
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_AHB_CMD_RCGR_ADDR,v)
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_AHB_CMD_RCGR_ADDR,m,v,HWIO_GCC_SPMI_AHB_CMD_RCGR_IN)
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_ROOT_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_ROOT_OFF_SHFT                                                        0x1f
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                  0x10
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                   0x4
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_ROOT_EN_BMSK                                                          0x2
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_ROOT_EN_SHFT                                                          0x1
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_UPDATE_BMSK                                                           0x1
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_UPDATE_SHFT                                                           0x0

#define HWIO_GCC_SPMI_AHB_CFG_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0003f02c)
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_RMSK                                                                0x71f
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_AHB_CFG_RCGR_ADDR, HWIO_GCC_SPMI_AHB_CFG_RCGR_RMSK)
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_AHB_CFG_RCGR_ADDR, m)
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_AHB_CFG_RCGR_ADDR,v)
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_AHB_CFG_RCGR_ADDR,m,v,HWIO_GCC_SPMI_AHB_CFG_RCGR_IN)
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_SEL_BMSK                                                        0x700
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_SEL_SHFT                                                          0x8
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_BMSK                                                         0x1f
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_SHFT                                                          0x0

#define HWIO_GCC_SPDM_BCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00040000)
#define HWIO_GCC_SPDM_BCR_RMSK                                                                           0x1
#define HWIO_GCC_SPDM_BCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_BCR_ADDR, HWIO_GCC_SPDM_BCR_RMSK)
#define HWIO_GCC_SPDM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_BCR_ADDR, m)
#define HWIO_GCC_SPDM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_BCR_ADDR,v)
#define HWIO_GCC_SPDM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_BCR_ADDR,m,v,HWIO_GCC_SPDM_BCR_IN)
#define HWIO_GCC_SPDM_BCR_BLK_ARES_BMSK                                                                  0x1
#define HWIO_GCC_SPDM_BCR_BLK_ARES_SHFT                                                                  0x0

#define HWIO_GCC_SPDM_CFG_AHB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00040004)
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_RMSK                                                           0xf0008005
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_CFG_AHB_CBCR_ADDR, HWIO_GCC_SPDM_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_SPDM_CFG_AHB_CBCR_IN)
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                  0x70000000
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                        0x1c
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                          0x8000
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                             0xf
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00040008)
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_RMSK                                                          0x80000005
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_MSTR_AHB_CBCR_ADDR, HWIO_GCC_SPDM_MSTR_AHB_CBCR_RMSK)
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_MSTR_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_MSTR_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_MSTR_AHB_CBCR_ADDR,m,v,HWIO_GCC_SPDM_MSTR_AHB_CBCR_IN)
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_CLK_ARES_SHFT                                                        0x2
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_CLK_ENABLE_SHFT                                                      0x0

#define HWIO_GCC_SPDM_FF_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0004000c)
#define HWIO_GCC_SPDM_FF_CBCR_RMSK                                                                0x80000005
#define HWIO_GCC_SPDM_FF_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_FF_CBCR_ADDR, HWIO_GCC_SPDM_FF_CBCR_RMSK)
#define HWIO_GCC_SPDM_FF_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_FF_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_FF_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_FF_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_FF_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_FF_CBCR_ADDR,m,v,HWIO_GCC_SPDM_FF_CBCR_IN)
#define HWIO_GCC_SPDM_FF_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_SPDM_FF_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_SPDM_FF_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_SPDM_FF_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_SPDM_FF_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_SPDM_FF_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_SPDM_BIMC_CY_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00040010)
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_RMSK                                                           0x80000005
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_BIMC_CY_CBCR_ADDR, HWIO_GCC_SPDM_BIMC_CY_CBCR_RMSK)
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_BIMC_CY_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_BIMC_CY_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_BIMC_CY_CBCR_ADDR,m,v,HWIO_GCC_SPDM_BIMC_CY_CBCR_IN)
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_SPDM_SNOC_CY_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00040014)
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_RMSK                                                           0x80000005
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_SNOC_CY_CBCR_ADDR, HWIO_GCC_SPDM_SNOC_CY_CBCR_RMSK)
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_SNOC_CY_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_SNOC_CY_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_SNOC_CY_CBCR_ADDR,m,v,HWIO_GCC_SPDM_SNOC_CY_CBCR_IN)
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00040018)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_RMSK                                                          0x80000005
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_DEBUG_CY_CBCR_ADDR, HWIO_GCC_SPDM_DEBUG_CY_CBCR_RMSK)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_DEBUG_CY_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_DEBUG_CY_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_DEBUG_CY_CBCR_ADDR,m,v,HWIO_GCC_SPDM_DEBUG_CY_CBCR_IN)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_CLK_ARES_SHFT                                                        0x2
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_CLK_ENABLE_SHFT                                                      0x0

#define HWIO_GCC_SPDM_PNOC_CY_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0004001c)
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_RMSK                                                           0x80000005
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_PNOC_CY_CBCR_ADDR, HWIO_GCC_SPDM_PNOC_CY_CBCR_RMSK)
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_PNOC_CY_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_PNOC_CY_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_PNOC_CY_CBCR_ADDR,m,v,HWIO_GCC_SPDM_PNOC_CY_CBCR_IN)
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_SPDM_RPM_CY_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00040020)
#define HWIO_GCC_SPDM_RPM_CY_CBCR_RMSK                                                            0x80000005
#define HWIO_GCC_SPDM_RPM_CY_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_RPM_CY_CBCR_ADDR, HWIO_GCC_SPDM_RPM_CY_CBCR_RMSK)
#define HWIO_GCC_SPDM_RPM_CY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_RPM_CY_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_RPM_CY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_RPM_CY_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_RPM_CY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_RPM_CY_CBCR_ADDR,m,v,HWIO_GCC_SPDM_RPM_CY_CBCR_IN)
#define HWIO_GCC_SPDM_RPM_CY_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_SPDM_RPM_CY_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_SPDM_RPM_CY_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_SPDM_RPM_CY_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_GCC_SPDM_RPM_CY_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_SPDM_RPM_CY_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_CE1_BCR_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00041000)
#define HWIO_GCC_CE1_BCR_RMSK                                                                            0x1
#define HWIO_GCC_CE1_BCR_IN          \
        in_dword_masked(HWIO_GCC_CE1_BCR_ADDR, HWIO_GCC_CE1_BCR_RMSK)
#define HWIO_GCC_CE1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CE1_BCR_ADDR, m)
#define HWIO_GCC_CE1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CE1_BCR_ADDR,v)
#define HWIO_GCC_CE1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CE1_BCR_ADDR,m,v,HWIO_GCC_CE1_BCR_IN)
#define HWIO_GCC_CE1_BCR_BLK_ARES_BMSK                                                                   0x1
#define HWIO_GCC_CE1_BCR_BLK_ARES_SHFT                                                                   0x0

#define HWIO_GCC_CE1_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00041004)
#define HWIO_GCC_CE1_CBCR_RMSK                                                                    0x80007ff4
#define HWIO_GCC_CE1_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CE1_CBCR_ADDR, HWIO_GCC_CE1_CBCR_RMSK)
#define HWIO_GCC_CE1_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CE1_CBCR_ADDR, m)
#define HWIO_GCC_CE1_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CE1_CBCR_ADDR,v)
#define HWIO_GCC_CE1_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CE1_CBCR_ADDR,m,v,HWIO_GCC_CE1_CBCR_IN)
#define HWIO_GCC_CE1_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_CE1_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_CE1_CBCR_FORCE_MEM_CORE_ON_BMSK                                                      0x4000
#define HWIO_GCC_CE1_CBCR_FORCE_MEM_CORE_ON_SHFT                                                         0xe
#define HWIO_GCC_CE1_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                    0x2000
#define HWIO_GCC_CE1_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                       0xd
#define HWIO_GCC_CE1_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                   0x1000
#define HWIO_GCC_CE1_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                      0xc
#define HWIO_GCC_CE1_CBCR_WAKEUP_BMSK                                                                  0xf00
#define HWIO_GCC_CE1_CBCR_WAKEUP_SHFT                                                                    0x8
#define HWIO_GCC_CE1_CBCR_SLEEP_BMSK                                                                    0xf0
#define HWIO_GCC_CE1_CBCR_SLEEP_SHFT                                                                     0x4
#define HWIO_GCC_CE1_CBCR_CLK_ARES_BMSK                                                                  0x4
#define HWIO_GCC_CE1_CBCR_CLK_ARES_SHFT                                                                  0x2

#define HWIO_GCC_CE1_AXI_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00041008)
#define HWIO_GCC_CE1_AXI_CBCR_RMSK                                                                0x80000004
#define HWIO_GCC_CE1_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CE1_AXI_CBCR_ADDR, HWIO_GCC_CE1_AXI_CBCR_RMSK)
#define HWIO_GCC_CE1_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CE1_AXI_CBCR_ADDR, m)
#define HWIO_GCC_CE1_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CE1_AXI_CBCR_ADDR,v)
#define HWIO_GCC_CE1_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CE1_AXI_CBCR_ADDR,m,v,HWIO_GCC_CE1_AXI_CBCR_IN)
#define HWIO_GCC_CE1_AXI_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_CE1_AXI_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_CE1_AXI_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_CE1_AXI_CBCR_CLK_ARES_SHFT                                                              0x2

#define HWIO_GCC_CE1_AHB_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0004100c)
#define HWIO_GCC_CE1_AHB_CBCR_RMSK                                                                0xf0008004
#define HWIO_GCC_CE1_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CE1_AHB_CBCR_ADDR, HWIO_GCC_CE1_AHB_CBCR_RMSK)
#define HWIO_GCC_CE1_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CE1_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CE1_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CE1_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CE1_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CE1_AHB_CBCR_ADDR,m,v,HWIO_GCC_CE1_AHB_CBCR_IN)
#define HWIO_GCC_CE1_AHB_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_CE1_AHB_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_CE1_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                       0x70000000
#define HWIO_GCC_CE1_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                             0x1c
#define HWIO_GCC_CE1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                               0x8000
#define HWIO_GCC_CE1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                  0xf
#define HWIO_GCC_CE1_AHB_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_CE1_AHB_CBCR_CLK_ARES_SHFT                                                              0x2

#define HWIO_GCC_CE1_CMD_RCGR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00041010)
#define HWIO_GCC_CE1_CMD_RCGR_RMSK                                                                0x80000013
#define HWIO_GCC_CE1_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_CE1_CMD_RCGR_ADDR, HWIO_GCC_CE1_CMD_RCGR_RMSK)
#define HWIO_GCC_CE1_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_CE1_CMD_RCGR_ADDR, m)
#define HWIO_GCC_CE1_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_CE1_CMD_RCGR_ADDR,v)
#define HWIO_GCC_CE1_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CE1_CMD_RCGR_ADDR,m,v,HWIO_GCC_CE1_CMD_RCGR_IN)
#define HWIO_GCC_CE1_CMD_RCGR_ROOT_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_CE1_CMD_RCGR_ROOT_OFF_SHFT                                                             0x1f
#define HWIO_GCC_CE1_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                       0x10
#define HWIO_GCC_CE1_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                        0x4
#define HWIO_GCC_CE1_CMD_RCGR_ROOT_EN_BMSK                                                               0x2
#define HWIO_GCC_CE1_CMD_RCGR_ROOT_EN_SHFT                                                               0x1
#define HWIO_GCC_CE1_CMD_RCGR_UPDATE_BMSK                                                                0x1
#define HWIO_GCC_CE1_CMD_RCGR_UPDATE_SHFT                                                                0x0

#define HWIO_GCC_CE1_CFG_RCGR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00041014)
#define HWIO_GCC_CE1_CFG_RCGR_RMSK                                                                     0x71f
#define HWIO_GCC_CE1_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_CE1_CFG_RCGR_ADDR, HWIO_GCC_CE1_CFG_RCGR_RMSK)
#define HWIO_GCC_CE1_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_CE1_CFG_RCGR_ADDR, m)
#define HWIO_GCC_CE1_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_CE1_CFG_RCGR_ADDR,v)
#define HWIO_GCC_CE1_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CE1_CFG_RCGR_ADDR,m,v,HWIO_GCC_CE1_CFG_RCGR_IN)
#define HWIO_GCC_CE1_CFG_RCGR_SRC_SEL_BMSK                                                             0x700
#define HWIO_GCC_CE1_CFG_RCGR_SRC_SEL_SHFT                                                               0x8
#define HWIO_GCC_CE1_CFG_RCGR_SRC_DIV_BMSK                                                              0x1f
#define HWIO_GCC_CE1_CFG_RCGR_SRC_DIV_SHFT                                                               0x0

#define HWIO_GCC_GCC_AHB_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00043000)
#define HWIO_GCC_GCC_AHB_CBCR_RMSK                                                                0x80000005
#define HWIO_GCC_GCC_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GCC_AHB_CBCR_ADDR, HWIO_GCC_GCC_AHB_CBCR_RMSK)
#define HWIO_GCC_GCC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_GCC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GCC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_GCC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_AHB_CBCR_ADDR,m,v,HWIO_GCC_GCC_AHB_CBCR_IN)
#define HWIO_GCC_GCC_AHB_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_GCC_AHB_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_GCC_AHB_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_GCC_AHB_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_GCC_AHB_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_GCC_AHB_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_GCC_XO_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00043004)
#define HWIO_GCC_GCC_XO_CBCR_RMSK                                                                 0x80000005
#define HWIO_GCC_GCC_XO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GCC_XO_CBCR_ADDR, HWIO_GCC_GCC_XO_CBCR_RMSK)
#define HWIO_GCC_GCC_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_XO_CBCR_ADDR, m)
#define HWIO_GCC_GCC_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GCC_XO_CBCR_ADDR,v)
#define HWIO_GCC_GCC_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_XO_CBCR_ADDR,m,v,HWIO_GCC_GCC_XO_CBCR_IN)
#define HWIO_GCC_GCC_XO_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_GCC_XO_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_GCC_XO_CBCR_CLK_ARES_BMSK                                                               0x4
#define HWIO_GCC_GCC_XO_CBCR_CLK_ARES_SHFT                                                               0x2
#define HWIO_GCC_GCC_XO_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_GCC_XO_CBCR_CLK_ENABLE_SHFT                                                             0x0

#define HWIO_GCC_GCC_XO_DIV4_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00043008)
#define HWIO_GCC_GCC_XO_DIV4_CBCR_RMSK                                                            0x800f0005
#define HWIO_GCC_GCC_XO_DIV4_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GCC_XO_DIV4_CBCR_ADDR, HWIO_GCC_GCC_XO_DIV4_CBCR_RMSK)
#define HWIO_GCC_GCC_XO_DIV4_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_XO_DIV4_CBCR_ADDR, m)
#define HWIO_GCC_GCC_XO_DIV4_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GCC_XO_DIV4_CBCR_ADDR,v)
#define HWIO_GCC_GCC_XO_DIV4_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_XO_DIV4_CBCR_ADDR,m,v,HWIO_GCC_GCC_XO_DIV4_CBCR_IN)
#define HWIO_GCC_GCC_XO_DIV4_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_GCC_XO_DIV4_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_GCC_XO_DIV4_CBCR_CLK_DIV_BMSK                                                       0xf0000
#define HWIO_GCC_GCC_XO_DIV4_CBCR_CLK_DIV_SHFT                                                          0x10
#define HWIO_GCC_GCC_XO_DIV4_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_GCC_XO_DIV4_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_GCC_GCC_XO_DIV4_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_GCC_XO_DIV4_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_GCC_IM_SLEEP_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0004300c)
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_RMSK                                                           0x80000005
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GCC_IM_SLEEP_CBCR_ADDR, HWIO_GCC_GCC_IM_SLEEP_CBCR_RMSK)
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_IM_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GCC_IM_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_IM_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_GCC_IM_SLEEP_CBCR_IN)
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00043014)
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_RMSK                                                          0x80000013
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GCC_SLEEP_CMD_RCGR_ADDR, HWIO_GCC_GCC_SLEEP_CMD_RCGR_RMSK)
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_SLEEP_CMD_RCGR_ADDR, m)
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GCC_SLEEP_CMD_RCGR_ADDR,v)
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_SLEEP_CMD_RCGR_ADDR,m,v,HWIO_GCC_GCC_SLEEP_CMD_RCGR_IN)
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_ROOT_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_ROOT_OFF_SHFT                                                       0x1f
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                 0x10
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                  0x4
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_ROOT_EN_BMSK                                                         0x2
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_ROOT_EN_SHFT                                                         0x1
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_UPDATE_BMSK                                                          0x1
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_UPDATE_SHFT                                                          0x0

#define HWIO_GCC_GCC_SLEEP_CFG_RCGR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00043018)
#define HWIO_GCC_GCC_SLEEP_CFG_RCGR_RMSK                                                               0x71f
#define HWIO_GCC_GCC_SLEEP_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GCC_SLEEP_CFG_RCGR_ADDR, HWIO_GCC_GCC_SLEEP_CFG_RCGR_RMSK)
#define HWIO_GCC_GCC_SLEEP_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_SLEEP_CFG_RCGR_ADDR, m)
#define HWIO_GCC_GCC_SLEEP_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GCC_SLEEP_CFG_RCGR_ADDR,v)
#define HWIO_GCC_GCC_SLEEP_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_SLEEP_CFG_RCGR_ADDR,m,v,HWIO_GCC_GCC_SLEEP_CFG_RCGR_IN)
#define HWIO_GCC_GCC_SLEEP_CFG_RCGR_SRC_SEL_BMSK                                                       0x700
#define HWIO_GCC_GCC_SLEEP_CFG_RCGR_SRC_SEL_SHFT                                                         0x8
#define HWIO_GCC_GCC_SLEEP_CFG_RCGR_SRC_DIV_BMSK                                                        0x1f
#define HWIO_GCC_GCC_SLEEP_CFG_RCGR_SRC_DIV_SHFT                                                         0x0

#define HWIO_GCC_GCC_XO_CMD_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0004302c)
#define HWIO_GCC_GCC_XO_CMD_RCGR_RMSK                                                             0x80000013
#define HWIO_GCC_GCC_XO_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GCC_XO_CMD_RCGR_ADDR, HWIO_GCC_GCC_XO_CMD_RCGR_RMSK)
#define HWIO_GCC_GCC_XO_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_XO_CMD_RCGR_ADDR, m)
#define HWIO_GCC_GCC_XO_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GCC_XO_CMD_RCGR_ADDR,v)
#define HWIO_GCC_GCC_XO_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_XO_CMD_RCGR_ADDR,m,v,HWIO_GCC_GCC_XO_CMD_RCGR_IN)
#define HWIO_GCC_GCC_XO_CMD_RCGR_ROOT_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_GCC_XO_CMD_RCGR_ROOT_OFF_SHFT                                                          0x1f
#define HWIO_GCC_GCC_XO_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                    0x10
#define HWIO_GCC_GCC_XO_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                     0x4
#define HWIO_GCC_GCC_XO_CMD_RCGR_ROOT_EN_BMSK                                                            0x2
#define HWIO_GCC_GCC_XO_CMD_RCGR_ROOT_EN_SHFT                                                            0x1
#define HWIO_GCC_GCC_XO_CMD_RCGR_UPDATE_BMSK                                                             0x1
#define HWIO_GCC_GCC_XO_CMD_RCGR_UPDATE_SHFT                                                             0x0

#define HWIO_GCC_GCC_XO_CFG_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00043030)
#define HWIO_GCC_GCC_XO_CFG_RCGR_RMSK                                                                  0x71f
#define HWIO_GCC_GCC_XO_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GCC_XO_CFG_RCGR_ADDR, HWIO_GCC_GCC_XO_CFG_RCGR_RMSK)
#define HWIO_GCC_GCC_XO_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_XO_CFG_RCGR_ADDR, m)
#define HWIO_GCC_GCC_XO_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GCC_XO_CFG_RCGR_ADDR,v)
#define HWIO_GCC_GCC_XO_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_XO_CFG_RCGR_ADDR,m,v,HWIO_GCC_GCC_XO_CFG_RCGR_IN)
#define HWIO_GCC_GCC_XO_CFG_RCGR_SRC_SEL_BMSK                                                          0x700
#define HWIO_GCC_GCC_XO_CFG_RCGR_SRC_SEL_SHFT                                                            0x8
#define HWIO_GCC_GCC_XO_CFG_RCGR_SRC_DIV_BMSK                                                           0x1f
#define HWIO_GCC_GCC_XO_CFG_RCGR_SRC_DIV_SHFT                                                            0x0

#define HWIO_GCC_BIMC_BCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00044000)
#define HWIO_GCC_BIMC_BCR_RMSK                                                                           0x1
#define HWIO_GCC_BIMC_BCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_BCR_ADDR, HWIO_GCC_BIMC_BCR_RMSK)
#define HWIO_GCC_BIMC_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_BCR_ADDR, m)
#define HWIO_GCC_BIMC_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_BCR_ADDR,v)
#define HWIO_GCC_BIMC_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_BCR_ADDR,m,v,HWIO_GCC_BIMC_BCR_IN)
#define HWIO_GCC_BIMC_BCR_BLK_ARES_BMSK                                                                  0x1
#define HWIO_GCC_BIMC_BCR_BLK_ARES_SHFT                                                                  0x0

#define HWIO_GCC_BIMC_GDSCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00044004)
#define HWIO_GCC_BIMC_GDSCR_RMSK                                                                  0xf8ffffff
#define HWIO_GCC_BIMC_GDSCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_GDSCR_ADDR, HWIO_GCC_BIMC_GDSCR_RMSK)
#define HWIO_GCC_BIMC_GDSCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_GDSCR_ADDR, m)
#define HWIO_GCC_BIMC_GDSCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_GDSCR_ADDR,v)
#define HWIO_GCC_BIMC_GDSCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_GDSCR_ADDR,m,v,HWIO_GCC_BIMC_GDSCR_IN)
#define HWIO_GCC_BIMC_GDSCR_PWR_ON_BMSK                                                           0x80000000
#define HWIO_GCC_BIMC_GDSCR_PWR_ON_SHFT                                                                 0x1f
#define HWIO_GCC_BIMC_GDSCR_GDSC_STATE_BMSK                                                       0x78000000
#define HWIO_GCC_BIMC_GDSCR_GDSC_STATE_SHFT                                                             0x1b
#define HWIO_GCC_BIMC_GDSCR_EN_REST_WAIT_BMSK                                                       0xf00000
#define HWIO_GCC_BIMC_GDSCR_EN_REST_WAIT_SHFT                                                           0x14
#define HWIO_GCC_BIMC_GDSCR_EN_FEW_WAIT_BMSK                                                         0xf0000
#define HWIO_GCC_BIMC_GDSCR_EN_FEW_WAIT_SHFT                                                            0x10
#define HWIO_GCC_BIMC_GDSCR_CLK_DIS_WAIT_BMSK                                                         0xf000
#define HWIO_GCC_BIMC_GDSCR_CLK_DIS_WAIT_SHFT                                                            0xc
#define HWIO_GCC_BIMC_GDSCR_RETAIN_FF_ENABLE_BMSK                                                      0x800
#define HWIO_GCC_BIMC_GDSCR_RETAIN_FF_ENABLE_SHFT                                                        0xb
#define HWIO_GCC_BIMC_GDSCR_RESTORE_BMSK                                                               0x400
#define HWIO_GCC_BIMC_GDSCR_RESTORE_SHFT                                                                 0xa
#define HWIO_GCC_BIMC_GDSCR_SAVE_BMSK                                                                  0x200
#define HWIO_GCC_BIMC_GDSCR_SAVE_SHFT                                                                    0x9
#define HWIO_GCC_BIMC_GDSCR_RETAIN_BMSK                                                                0x100
#define HWIO_GCC_BIMC_GDSCR_RETAIN_SHFT                                                                  0x8
#define HWIO_GCC_BIMC_GDSCR_EN_REST_BMSK                                                                0x80
#define HWIO_GCC_BIMC_GDSCR_EN_REST_SHFT                                                                 0x7
#define HWIO_GCC_BIMC_GDSCR_EN_FEW_BMSK                                                                 0x40
#define HWIO_GCC_BIMC_GDSCR_EN_FEW_SHFT                                                                  0x6
#define HWIO_GCC_BIMC_GDSCR_CLAMP_IO_BMSK                                                               0x20
#define HWIO_GCC_BIMC_GDSCR_CLAMP_IO_SHFT                                                                0x5
#define HWIO_GCC_BIMC_GDSCR_CLK_DISABLE_BMSK                                                            0x10
#define HWIO_GCC_BIMC_GDSCR_CLK_DISABLE_SHFT                                                             0x4
#define HWIO_GCC_BIMC_GDSCR_PD_ARES_BMSK                                                                 0x8
#define HWIO_GCC_BIMC_GDSCR_PD_ARES_SHFT                                                                 0x3
#define HWIO_GCC_BIMC_GDSCR_SW_OVERRIDE_BMSK                                                             0x4
#define HWIO_GCC_BIMC_GDSCR_SW_OVERRIDE_SHFT                                                             0x2
#define HWIO_GCC_BIMC_GDSCR_HW_CONTROL_BMSK                                                              0x2
#define HWIO_GCC_BIMC_GDSCR_HW_CONTROL_SHFT                                                              0x1
#define HWIO_GCC_BIMC_GDSCR_SW_COLLAPSE_BMSK                                                             0x1
#define HWIO_GCC_BIMC_GDSCR_SW_COLLAPSE_SHFT                                                             0x0

#define HWIO_GCC_BIMC_XO_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00044008)
#define HWIO_GCC_BIMC_XO_CBCR_RMSK                                                                0x80000005
#define HWIO_GCC_BIMC_XO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_XO_CBCR_ADDR, HWIO_GCC_BIMC_XO_CBCR_RMSK)
#define HWIO_GCC_BIMC_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_XO_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_XO_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_XO_CBCR_ADDR,m,v,HWIO_GCC_BIMC_XO_CBCR_IN)
#define HWIO_GCC_BIMC_XO_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_BIMC_XO_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_BIMC_XO_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_BIMC_XO_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_BIMC_XO_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_BIMC_XO_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_BIMC_CFG_AHB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0004400c)
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_RMSK                                                           0xf0008005
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_CFG_AHB_CBCR_ADDR, HWIO_GCC_BIMC_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_BIMC_CFG_AHB_CBCR_IN)
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                  0x70000000
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                        0x1c
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                          0x8000
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                             0xf
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_BIMC_SLEEP_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00044010)
#define HWIO_GCC_BIMC_SLEEP_CBCR_RMSK                                                             0x80000005
#define HWIO_GCC_BIMC_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_SLEEP_CBCR_ADDR, HWIO_GCC_BIMC_SLEEP_CBCR_RMSK)
#define HWIO_GCC_BIMC_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_BIMC_SLEEP_CBCR_IN)
#define HWIO_GCC_BIMC_SLEEP_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_BIMC_SLEEP_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_BIMC_SLEEP_CBCR_CLK_ARES_BMSK                                                           0x4
#define HWIO_GCC_BIMC_SLEEP_CBCR_CLK_ARES_SHFT                                                           0x2
#define HWIO_GCC_BIMC_SLEEP_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_BIMC_SLEEP_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00044014)
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_RMSK                                                        0x80000005
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_ADDR, HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_RMSK)
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_ADDR,m,v,HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_IN)
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_BIMC_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00044018)
#define HWIO_GCC_BIMC_CBCR_RMSK                                                                   0x80000005
#define HWIO_GCC_BIMC_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_CBCR_ADDR, HWIO_GCC_BIMC_CBCR_RMSK)
#define HWIO_GCC_BIMC_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_CBCR_ADDR,m,v,HWIO_GCC_BIMC_CBCR_IN)
#define HWIO_GCC_BIMC_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_BIMC_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_BIMC_CBCR_CLK_ARES_BMSK                                                                 0x4
#define HWIO_GCC_BIMC_CBCR_CLK_ARES_SHFT                                                                 0x2
#define HWIO_GCC_BIMC_CBCR_CLK_ENABLE_BMSK                                                               0x1
#define HWIO_GCC_BIMC_CBCR_CLK_ENABLE_SHFT                                                               0x0

#define HWIO_GCC_BIMC_MSS_Q6_AXI_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0004401c)
#define HWIO_GCC_BIMC_MSS_Q6_AXI_CBCR_RMSK                                                        0x80000005
#define HWIO_GCC_BIMC_MSS_Q6_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_MSS_Q6_AXI_CBCR_ADDR, HWIO_GCC_BIMC_MSS_Q6_AXI_CBCR_RMSK)
#define HWIO_GCC_BIMC_MSS_Q6_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_MSS_Q6_AXI_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_MSS_Q6_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_MSS_Q6_AXI_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_MSS_Q6_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_MSS_Q6_AXI_CBCR_ADDR,m,v,HWIO_GCC_BIMC_MSS_Q6_AXI_CBCR_IN)
#define HWIO_GCC_BIMC_MSS_Q6_AXI_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BIMC_MSS_Q6_AXI_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BIMC_MSS_Q6_AXI_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_BIMC_MSS_Q6_AXI_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_BIMC_MSS_Q6_AXI_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BIMC_MSS_Q6_AXI_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_BIMC_AT_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00044020)
#define HWIO_GCC_BIMC_AT_CBCR_RMSK                                                                0x80000005
#define HWIO_GCC_BIMC_AT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_AT_CBCR_ADDR, HWIO_GCC_BIMC_AT_CBCR_RMSK)
#define HWIO_GCC_BIMC_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_AT_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_AT_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_AT_CBCR_ADDR,m,v,HWIO_GCC_BIMC_AT_CBCR_IN)
#define HWIO_GCC_BIMC_AT_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_BIMC_AT_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_BIMC_AT_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_BIMC_AT_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_BIMC_AT_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_BIMC_AT_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_BIMC_SYSNOC_HS_AXI_CBCR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00044024)
#define HWIO_GCC_BIMC_SYSNOC_HS_AXI_CBCR_RMSK                                                     0xf0008007
#define HWIO_GCC_BIMC_SYSNOC_HS_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_SYSNOC_HS_AXI_CBCR_ADDR, HWIO_GCC_BIMC_SYSNOC_HS_AXI_CBCR_RMSK)
#define HWIO_GCC_BIMC_SYSNOC_HS_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_SYSNOC_HS_AXI_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_SYSNOC_HS_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_SYSNOC_HS_AXI_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_SYSNOC_HS_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_SYSNOC_HS_AXI_CBCR_ADDR,m,v,HWIO_GCC_BIMC_SYSNOC_HS_AXI_CBCR_IN)
#define HWIO_GCC_BIMC_SYSNOC_HS_AXI_CBCR_CLK_OFF_BMSK                                             0x80000000
#define HWIO_GCC_BIMC_SYSNOC_HS_AXI_CBCR_CLK_OFF_SHFT                                                   0x1f
#define HWIO_GCC_BIMC_SYSNOC_HS_AXI_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                            0x70000000
#define HWIO_GCC_BIMC_SYSNOC_HS_AXI_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                  0x1c
#define HWIO_GCC_BIMC_SYSNOC_HS_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                    0x8000
#define HWIO_GCC_BIMC_SYSNOC_HS_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                       0xf
#define HWIO_GCC_BIMC_SYSNOC_HS_AXI_CBCR_CLK_ARES_BMSK                                                   0x4
#define HWIO_GCC_BIMC_SYSNOC_HS_AXI_CBCR_CLK_ARES_SHFT                                                   0x2
#define HWIO_GCC_BIMC_SYSNOC_HS_AXI_CBCR_HW_CTL_BMSK                                                     0x2
#define HWIO_GCC_BIMC_SYSNOC_HS_AXI_CBCR_HW_CTL_SHFT                                                     0x1
#define HWIO_GCC_BIMC_SYSNOC_HS_AXI_CBCR_CLK_ENABLE_BMSK                                                 0x1
#define HWIO_GCC_BIMC_SYSNOC_HS_AXI_CBCR_CLK_ENABLE_SHFT                                                 0x0

#define HWIO_GCC_BIMC_PIMEM_AXI_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0000a028)
#define HWIO_GCC_BIMC_PIMEM_AXI_CBCR_RMSK                                                         0x80000005
#define HWIO_GCC_BIMC_PIMEM_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_PIMEM_AXI_CBCR_ADDR, HWIO_GCC_BIMC_PIMEM_AXI_CBCR_RMSK)
#define HWIO_GCC_BIMC_PIMEM_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_PIMEM_AXI_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_PIMEM_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_PIMEM_AXI_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_PIMEM_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_PIMEM_AXI_CBCR_ADDR,m,v,HWIO_GCC_BIMC_PIMEM_AXI_CBCR_IN)
#define HWIO_GCC_BIMC_PIMEM_AXI_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_BIMC_PIMEM_AXI_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_BIMC_PIMEM_AXI_CBCR_CLK_ARES_BMSK                                                       0x4
#define HWIO_GCC_BIMC_PIMEM_AXI_CBCR_CLK_ARES_SHFT                                                       0x2
#define HWIO_GCC_BIMC_PIMEM_AXI_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_BIMC_PIMEM_AXI_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00045000)
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_RMSK                                                        0x80000013
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ADDR, HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_RMSK)
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ADDR,m,v,HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_IN)
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ROOT_OFF_BMSK                                               0x80000000
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ROOT_OFF_SHFT                                                     0x1f
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                               0x10
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                0x4
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ROOT_EN_BMSK                                                       0x2
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ROOT_EN_SHFT                                                       0x1
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_UPDATE_BMSK                                                        0x1
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_UPDATE_SHFT                                                        0x0

#define HWIO_GCC_BIMC_DDR_XO_CFG_RCGR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00045004)
#define HWIO_GCC_BIMC_DDR_XO_CFG_RCGR_RMSK                                                             0x71f
#define HWIO_GCC_BIMC_DDR_XO_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_DDR_XO_CFG_RCGR_ADDR, HWIO_GCC_BIMC_DDR_XO_CFG_RCGR_RMSK)
#define HWIO_GCC_BIMC_DDR_XO_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_DDR_XO_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BIMC_DDR_XO_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_DDR_XO_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BIMC_DDR_XO_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_DDR_XO_CFG_RCGR_ADDR,m,v,HWIO_GCC_BIMC_DDR_XO_CFG_RCGR_IN)
#define HWIO_GCC_BIMC_DDR_XO_CFG_RCGR_SRC_SEL_BMSK                                                     0x700
#define HWIO_GCC_BIMC_DDR_XO_CFG_RCGR_SRC_SEL_SHFT                                                       0x8
#define HWIO_GCC_BIMC_DDR_XO_CFG_RCGR_SRC_DIV_BMSK                                                      0x1f
#define HWIO_GCC_BIMC_DDR_XO_CFG_RCGR_SRC_DIV_SHFT                                                       0x0

#define HWIO_GCC_BIMC_CMD_RCGR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00045018)
#define HWIO_GCC_BIMC_CMD_RCGR_RMSK                                                               0x80000013
#define HWIO_GCC_BIMC_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_CMD_RCGR_ADDR, HWIO_GCC_BIMC_CMD_RCGR_RMSK)
#define HWIO_GCC_BIMC_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BIMC_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BIMC_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_CMD_RCGR_ADDR,m,v,HWIO_GCC_BIMC_CMD_RCGR_IN)
#define HWIO_GCC_BIMC_CMD_RCGR_ROOT_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_BIMC_CMD_RCGR_ROOT_OFF_SHFT                                                            0x1f
#define HWIO_GCC_BIMC_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                      0x10
#define HWIO_GCC_BIMC_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                       0x4
#define HWIO_GCC_BIMC_CMD_RCGR_ROOT_EN_BMSK                                                              0x2
#define HWIO_GCC_BIMC_CMD_RCGR_ROOT_EN_SHFT                                                              0x1
#define HWIO_GCC_BIMC_CMD_RCGR_UPDATE_BMSK                                                               0x1
#define HWIO_GCC_BIMC_CMD_RCGR_UPDATE_SHFT                                                               0x0

#define HWIO_GCC_BIMC_CFG_RCGR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0004501c)
#define HWIO_GCC_BIMC_CFG_RCGR_RMSK                                                                    0x71f
#define HWIO_GCC_BIMC_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_CFG_RCGR_ADDR, HWIO_GCC_BIMC_CFG_RCGR_RMSK)
#define HWIO_GCC_BIMC_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BIMC_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BIMC_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_CFG_RCGR_ADDR,m,v,HWIO_GCC_BIMC_CFG_RCGR_IN)
#define HWIO_GCC_BIMC_CFG_RCGR_SRC_SEL_BMSK                                                            0x700
#define HWIO_GCC_BIMC_CFG_RCGR_SRC_SEL_SHFT                                                              0x8
#define HWIO_GCC_BIMC_CFG_RCGR_SRC_DIV_BMSK                                                             0x1f
#define HWIO_GCC_BIMC_CFG_RCGR_SRC_DIV_SHFT                                                              0x0

#define HWIO_GCC_BIMC_DTTS_XO_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00044028)
#define HWIO_GCC_BIMC_DTTS_XO_CBCR_RMSK                                                           0x80000005
#define HWIO_GCC_BIMC_DTTS_XO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_DTTS_XO_CBCR_ADDR, HWIO_GCC_BIMC_DTTS_XO_CBCR_RMSK)
#define HWIO_GCC_BIMC_DTTS_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_DTTS_XO_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_DTTS_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_DTTS_XO_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_DTTS_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_DTTS_XO_CBCR_ADDR,m,v,HWIO_GCC_BIMC_DTTS_XO_CBCR_IN)
#define HWIO_GCC_BIMC_DTTS_XO_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_BIMC_DTTS_XO_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_BIMC_DTTS_XO_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_BIMC_DTTS_XO_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_BIMC_DTTS_XO_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_BIMC_DTTS_XO_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_CDSP_BIMC_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0004402c)
#define HWIO_GCC_CDSP_BIMC_CBCR_RMSK                                                              0x80000005
#define HWIO_GCC_CDSP_BIMC_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CDSP_BIMC_CBCR_ADDR, HWIO_GCC_CDSP_BIMC_CBCR_RMSK)
#define HWIO_GCC_CDSP_BIMC_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CDSP_BIMC_CBCR_ADDR, m)
#define HWIO_GCC_CDSP_BIMC_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CDSP_BIMC_CBCR_ADDR,v)
#define HWIO_GCC_CDSP_BIMC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CDSP_BIMC_CBCR_ADDR,m,v,HWIO_GCC_CDSP_BIMC_CBCR_IN)
#define HWIO_GCC_CDSP_BIMC_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_CDSP_BIMC_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_CDSP_BIMC_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_CDSP_BIMC_CBCR_CLK_ARES_SHFT                                                            0x2
#define HWIO_GCC_CDSP_BIMC_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_CDSP_BIMC_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00046048)
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_RMSK                                                       0xf8ffffff
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_IN          \
        in_dword_masked(HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_ADDR, HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_RMSK)
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_ADDR, m)
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_OUT(v)      \
        out_dword(HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_ADDR,v)
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_ADDR,m,v,HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_IN)
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_PWR_ON_BMSK                                                0x80000000
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_PWR_ON_SHFT                                                      0x1f
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_GDSC_STATE_BMSK                                            0x78000000
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_GDSC_STATE_SHFT                                                  0x1b
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_EN_REST_WAIT_BMSK                                            0xf00000
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_EN_REST_WAIT_SHFT                                                0x14
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_EN_FEW_WAIT_BMSK                                              0xf0000
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_EN_FEW_WAIT_SHFT                                                 0x10
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_CLK_DIS_WAIT_BMSK                                              0xf000
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_CLK_DIS_WAIT_SHFT                                                 0xc
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_RETAIN_FF_ENABLE_BMSK                                           0x800
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_RETAIN_FF_ENABLE_SHFT                                             0xb
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_RESTORE_BMSK                                                    0x400
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_RESTORE_SHFT                                                      0xa
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_SAVE_BMSK                                                       0x200
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_SAVE_SHFT                                                         0x9
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_RETAIN_BMSK                                                     0x100
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_RETAIN_SHFT                                                       0x8
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_EN_REST_BMSK                                                     0x80
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_EN_REST_SHFT                                                      0x7
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_EN_FEW_BMSK                                                      0x40
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_EN_FEW_SHFT                                                       0x6
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_CLAMP_IO_BMSK                                                    0x20
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_CLAMP_IO_SHFT                                                     0x5
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_CLK_DISABLE_BMSK                                                 0x10
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_CLK_DISABLE_SHFT                                                  0x4
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_PD_ARES_BMSK                                                      0x8
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_PD_ARES_SHFT                                                      0x3
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_SW_OVERRIDE_BMSK                                                  0x4
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_SW_OVERRIDE_SHFT                                                  0x2
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_HW_CONTROL_BMSK                                                   0x2
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_HW_CONTROL_SHFT                                                   0x1
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_SW_COLLAPSE_BMSK                                                  0x1
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSCR_SW_COLLAPSE_SHFT                                                  0x0

#define HWIO_GCC_DDR_DIM_CFG_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00046000)
#define HWIO_GCC_DDR_DIM_CFG_CBCR_RMSK                                                            0xf0008005
#define HWIO_GCC_DDR_DIM_CFG_CBCR_IN          \
        in_dword_masked(HWIO_GCC_DDR_DIM_CFG_CBCR_ADDR, HWIO_GCC_DDR_DIM_CFG_CBCR_RMSK)
#define HWIO_GCC_DDR_DIM_CFG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DDR_DIM_CFG_CBCR_ADDR, m)
#define HWIO_GCC_DDR_DIM_CFG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DDR_DIM_CFG_CBCR_ADDR,v)
#define HWIO_GCC_DDR_DIM_CFG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DDR_DIM_CFG_CBCR_ADDR,m,v,HWIO_GCC_DDR_DIM_CFG_CBCR_IN)
#define HWIO_GCC_DDR_DIM_CFG_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_DDR_DIM_CFG_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_DDR_DIM_CFG_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                   0x70000000
#define HWIO_GCC_DDR_DIM_CFG_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                         0x1c
#define HWIO_GCC_DDR_DIM_CFG_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                           0x8000
#define HWIO_GCC_DDR_DIM_CFG_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                              0xf
#define HWIO_GCC_DDR_DIM_CFG_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_DDR_DIM_CFG_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_GCC_DDR_DIM_CFG_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_DDR_DIM_CFG_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_BIMC_DDR_CPLL0_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00046004)
#define HWIO_GCC_BIMC_DDR_CPLL0_CBCR_RMSK                                                         0x80000005
#define HWIO_GCC_BIMC_DDR_CPLL0_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_DDR_CPLL0_CBCR_ADDR, HWIO_GCC_BIMC_DDR_CPLL0_CBCR_RMSK)
#define HWIO_GCC_BIMC_DDR_CPLL0_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_DDR_CPLL0_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_DDR_CPLL0_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_DDR_CPLL0_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_DDR_CPLL0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_DDR_CPLL0_CBCR_ADDR,m,v,HWIO_GCC_BIMC_DDR_CPLL0_CBCR_IN)
#define HWIO_GCC_BIMC_DDR_CPLL0_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_BIMC_DDR_CPLL0_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_BIMC_DDR_CPLL0_CBCR_CLK_ARES_BMSK                                                       0x4
#define HWIO_GCC_BIMC_DDR_CPLL0_CBCR_CLK_ARES_SHFT                                                       0x2
#define HWIO_GCC_BIMC_DDR_CPLL0_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_BIMC_DDR_CPLL0_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_BIMC_DDR_CPLL1_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00046008)
#define HWIO_GCC_BIMC_DDR_CPLL1_CBCR_RMSK                                                         0x80000005
#define HWIO_GCC_BIMC_DDR_CPLL1_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_DDR_CPLL1_CBCR_ADDR, HWIO_GCC_BIMC_DDR_CPLL1_CBCR_RMSK)
#define HWIO_GCC_BIMC_DDR_CPLL1_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_DDR_CPLL1_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_DDR_CPLL1_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_DDR_CPLL1_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_DDR_CPLL1_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_DDR_CPLL1_CBCR_ADDR,m,v,HWIO_GCC_BIMC_DDR_CPLL1_CBCR_IN)
#define HWIO_GCC_BIMC_DDR_CPLL1_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_BIMC_DDR_CPLL1_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_BIMC_DDR_CPLL1_CBCR_CLK_ARES_BMSK                                                       0x4
#define HWIO_GCC_BIMC_DDR_CPLL1_CBCR_CLK_ARES_SHFT                                                       0x2
#define HWIO_GCC_BIMC_DDR_CPLL1_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_BIMC_DDR_CPLL1_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0004600c)
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_RMSK                                                          0x80000005
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_DDR_DIM_SLEEP_CBCR_ADDR, HWIO_GCC_DDR_DIM_SLEEP_CBCR_RMSK)
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DDR_DIM_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DDR_DIM_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DDR_DIM_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_DDR_DIM_SLEEP_CBCR_IN)
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_CLK_ARES_SHFT                                                        0x2
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_CLK_ENABLE_SHFT                                                      0x0

#define HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CMD_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00046010)
#define HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CMD_RCGR_RMSK                                                0x80000013
#define HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CMD_RCGR_ADDR, HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CMD_RCGR_RMSK)
#define HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CMD_RCGR_ADDR,m,v,HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CMD_RCGR_IN)
#define HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CMD_RCGR_ROOT_OFF_BMSK                                       0x80000000
#define HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CMD_RCGR_ROOT_OFF_SHFT                                             0x1f
#define HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                       0x10
#define HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                        0x4
#define HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CMD_RCGR_ROOT_EN_BMSK                                               0x2
#define HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CMD_RCGR_ROOT_EN_SHFT                                               0x1
#define HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CMD_RCGR_UPDATE_BMSK                                                0x1
#define HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CMD_RCGR_UPDATE_SHFT                                                0x0

#define HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CFG_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00046014)
#define HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CFG_RCGR_RMSK                                                     0x71f
#define HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CFG_RCGR_ADDR, HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CFG_RCGR_RMSK)
#define HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CFG_RCGR_ADDR,m,v,HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CFG_RCGR_IN)
#define HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CFG_RCGR_SRC_SEL_BMSK                                             0x700
#define HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CFG_RCGR_SRC_SEL_SHFT                                               0x8
#define HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CFG_RCGR_SRC_DIV_BMSK                                              0x1f
#define HWIO_GCC_BIMC_DDR_CPLL0_ROOT_CFG_RCGR_SRC_DIV_SHFT                                               0x0

#define HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CMD_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00046028)
#define HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CMD_RCGR_RMSK                                                0x80000013
#define HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CMD_RCGR_ADDR, HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CMD_RCGR_RMSK)
#define HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CMD_RCGR_ADDR,m,v,HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CMD_RCGR_IN)
#define HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CMD_RCGR_ROOT_OFF_BMSK                                       0x80000000
#define HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CMD_RCGR_ROOT_OFF_SHFT                                             0x1f
#define HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                       0x10
#define HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                        0x4
#define HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CMD_RCGR_ROOT_EN_BMSK                                               0x2
#define HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CMD_RCGR_ROOT_EN_SHFT                                               0x1
#define HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CMD_RCGR_UPDATE_BMSK                                                0x1
#define HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CMD_RCGR_UPDATE_SHFT                                                0x0

#define HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CFG_RCGR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0004602c)
#define HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CFG_RCGR_RMSK                                                     0x71f
#define HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CFG_RCGR_ADDR, HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CFG_RCGR_RMSK)
#define HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CFG_RCGR_ADDR,m,v,HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CFG_RCGR_IN)
#define HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CFG_RCGR_SRC_SEL_BMSK                                             0x700
#define HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CFG_RCGR_SRC_SEL_SHFT                                               0x8
#define HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CFG_RCGR_SRC_DIV_BMSK                                              0x1f
#define HWIO_GCC_BIMC_DDR_CPLL1_ROOT_CFG_RCGR_SRC_DIV_SHFT                                               0x0

#define HWIO_GCC_BIMC_GFX_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0007106c)
#define HWIO_GCC_BIMC_GFX_CBCR_RMSK                                                               0x80000005
#define HWIO_GCC_BIMC_GFX_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_GFX_CBCR_ADDR, HWIO_GCC_BIMC_GFX_CBCR_RMSK)
#define HWIO_GCC_BIMC_GFX_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_GFX_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_GFX_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_GFX_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_GFX_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_GFX_CBCR_ADDR,m,v,HWIO_GCC_BIMC_GFX_CBCR_IN)
#define HWIO_GCC_BIMC_GFX_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_BIMC_GFX_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_BIMC_GFX_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_BIMC_GFX_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_BIMC_GFX_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_BIMC_GFX_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_MCCC_CFG_AHB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00046044)
#define HWIO_GCC_MCCC_CFG_AHB_CBCR_RMSK                                                           0xf0008005
#define HWIO_GCC_MCCC_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MCCC_CFG_AHB_CBCR_ADDR, HWIO_GCC_MCCC_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_MCCC_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MCCC_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_MCCC_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MCCC_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_MCCC_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MCCC_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_MCCC_CFG_AHB_CBCR_IN)
#define HWIO_GCC_MCCC_CFG_AHB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_MCCC_CFG_AHB_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_MCCC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                  0x70000000
#define HWIO_GCC_MCCC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                        0x1c
#define HWIO_GCC_MCCC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                          0x8000
#define HWIO_GCC_MCCC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                             0xf
#define HWIO_GCC_MCCC_CFG_AHB_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_MCCC_CFG_AHB_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_MCCC_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_MCCC_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_LPASS_Q6_AXI_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00047000)
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_RMSK                                                           0x80000005
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_LPASS_Q6_AXI_CBCR_ADDR, HWIO_GCC_LPASS_Q6_AXI_CBCR_RMSK)
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_Q6_AXI_CBCR_ADDR, m)
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_Q6_AXI_CBCR_ADDR,v)
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_Q6_AXI_CBCR_ADDR,m,v,HWIO_GCC_LPASS_Q6_AXI_CBCR_IN)
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_LPASS_Q6_SMMU_AXI_SRC_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00047004)
#define HWIO_GCC_LPASS_Q6_SMMU_AXI_SRC_CBCR_RMSK                                                  0x80007ff5
#define HWIO_GCC_LPASS_Q6_SMMU_AXI_SRC_CBCR_IN          \
        in_dword_masked(HWIO_GCC_LPASS_Q6_SMMU_AXI_SRC_CBCR_ADDR, HWIO_GCC_LPASS_Q6_SMMU_AXI_SRC_CBCR_RMSK)
#define HWIO_GCC_LPASS_Q6_SMMU_AXI_SRC_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_Q6_SMMU_AXI_SRC_CBCR_ADDR, m)
#define HWIO_GCC_LPASS_Q6_SMMU_AXI_SRC_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_Q6_SMMU_AXI_SRC_CBCR_ADDR,v)
#define HWIO_GCC_LPASS_Q6_SMMU_AXI_SRC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_Q6_SMMU_AXI_SRC_CBCR_ADDR,m,v,HWIO_GCC_LPASS_Q6_SMMU_AXI_SRC_CBCR_IN)
#define HWIO_GCC_LPASS_Q6_SMMU_AXI_SRC_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_LPASS_Q6_SMMU_AXI_SRC_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_LPASS_Q6_SMMU_AXI_SRC_CBCR_FORCE_MEM_CORE_ON_BMSK                                    0x4000
#define HWIO_GCC_LPASS_Q6_SMMU_AXI_SRC_CBCR_FORCE_MEM_CORE_ON_SHFT                                       0xe
#define HWIO_GCC_LPASS_Q6_SMMU_AXI_SRC_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                  0x2000
#define HWIO_GCC_LPASS_Q6_SMMU_AXI_SRC_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                     0xd
#define HWIO_GCC_LPASS_Q6_SMMU_AXI_SRC_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                 0x1000
#define HWIO_GCC_LPASS_Q6_SMMU_AXI_SRC_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                    0xc
#define HWIO_GCC_LPASS_Q6_SMMU_AXI_SRC_CBCR_WAKEUP_BMSK                                                0xf00
#define HWIO_GCC_LPASS_Q6_SMMU_AXI_SRC_CBCR_WAKEUP_SHFT                                                  0x8
#define HWIO_GCC_LPASS_Q6_SMMU_AXI_SRC_CBCR_SLEEP_BMSK                                                  0xf0
#define HWIO_GCC_LPASS_Q6_SMMU_AXI_SRC_CBCR_SLEEP_SHFT                                                   0x4
#define HWIO_GCC_LPASS_Q6_SMMU_AXI_SRC_CBCR_CLK_ARES_BMSK                                                0x4
#define HWIO_GCC_LPASS_Q6_SMMU_AXI_SRC_CBCR_CLK_ARES_SHFT                                                0x2
#define HWIO_GCC_LPASS_Q6_SMMU_AXI_SRC_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_LPASS_Q6_SMMU_AXI_SRC_CBCR_CLK_ENABLE_SHFT                                              0x0

#define HWIO_GCC_LPASS_Q6_SMMU_AXI_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00047008)
#define HWIO_GCC_LPASS_Q6_SMMU_AXI_CBCR_RMSK                                                      0x80000005
#define HWIO_GCC_LPASS_Q6_SMMU_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_LPASS_Q6_SMMU_AXI_CBCR_ADDR, HWIO_GCC_LPASS_Q6_SMMU_AXI_CBCR_RMSK)
#define HWIO_GCC_LPASS_Q6_SMMU_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_Q6_SMMU_AXI_CBCR_ADDR, m)
#define HWIO_GCC_LPASS_Q6_SMMU_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_Q6_SMMU_AXI_CBCR_ADDR,v)
#define HWIO_GCC_LPASS_Q6_SMMU_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_Q6_SMMU_AXI_CBCR_ADDR,m,v,HWIO_GCC_LPASS_Q6_SMMU_AXI_CBCR_IN)
#define HWIO_GCC_LPASS_Q6_SMMU_AXI_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_LPASS_Q6_SMMU_AXI_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_LPASS_Q6_SMMU_AXI_CBCR_CLK_ARES_BMSK                                                    0x4
#define HWIO_GCC_LPASS_Q6_SMMU_AXI_CBCR_CLK_ARES_SHFT                                                    0x2
#define HWIO_GCC_LPASS_Q6_SMMU_AXI_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_LPASS_Q6_SMMU_AXI_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_LPASS_SWAY_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0004700c)
#define HWIO_GCC_LPASS_SWAY_CBCR_RMSK                                                             0xf0008007
#define HWIO_GCC_LPASS_SWAY_CBCR_IN          \
        in_dword_masked(HWIO_GCC_LPASS_SWAY_CBCR_ADDR, HWIO_GCC_LPASS_SWAY_CBCR_RMSK)
#define HWIO_GCC_LPASS_SWAY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_SWAY_CBCR_ADDR, m)
#define HWIO_GCC_LPASS_SWAY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_SWAY_CBCR_ADDR,v)
#define HWIO_GCC_LPASS_SWAY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_SWAY_CBCR_ADDR,m,v,HWIO_GCC_LPASS_SWAY_CBCR_IN)
#define HWIO_GCC_LPASS_SWAY_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_LPASS_SWAY_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_LPASS_SWAY_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                    0x70000000
#define HWIO_GCC_LPASS_SWAY_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                          0x1c
#define HWIO_GCC_LPASS_SWAY_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                            0x8000
#define HWIO_GCC_LPASS_SWAY_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                               0xf
#define HWIO_GCC_LPASS_SWAY_CBCR_CLK_ARES_BMSK                                                           0x4
#define HWIO_GCC_LPASS_SWAY_CBCR_CLK_ARES_SHFT                                                           0x2
#define HWIO_GCC_LPASS_SWAY_CBCR_HW_CTL_BMSK                                                             0x2
#define HWIO_GCC_LPASS_SWAY_CBCR_HW_CTL_SHFT                                                             0x1
#define HWIO_GCC_LPASS_SWAY_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_LPASS_SWAY_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_LPASS_Q6_SMMU_AHB_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00047010)
#define HWIO_GCC_LPASS_Q6_SMMU_AHB_CBCR_RMSK                                                      0xf0008005
#define HWIO_GCC_LPASS_Q6_SMMU_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_LPASS_Q6_SMMU_AHB_CBCR_ADDR, HWIO_GCC_LPASS_Q6_SMMU_AHB_CBCR_RMSK)
#define HWIO_GCC_LPASS_Q6_SMMU_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_Q6_SMMU_AHB_CBCR_ADDR, m)
#define HWIO_GCC_LPASS_Q6_SMMU_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_Q6_SMMU_AHB_CBCR_ADDR,v)
#define HWIO_GCC_LPASS_Q6_SMMU_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_Q6_SMMU_AHB_CBCR_ADDR,m,v,HWIO_GCC_LPASS_Q6_SMMU_AHB_CBCR_IN)
#define HWIO_GCC_LPASS_Q6_SMMU_AHB_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_LPASS_Q6_SMMU_AHB_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_LPASS_Q6_SMMU_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                             0x70000000
#define HWIO_GCC_LPASS_Q6_SMMU_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                   0x1c
#define HWIO_GCC_LPASS_Q6_SMMU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                     0x8000
#define HWIO_GCC_LPASS_Q6_SMMU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                        0xf
#define HWIO_GCC_LPASS_Q6_SMMU_AHB_CBCR_CLK_ARES_BMSK                                                    0x4
#define HWIO_GCC_LPASS_Q6_SMMU_AHB_CBCR_CLK_ARES_SHFT                                                    0x2
#define HWIO_GCC_LPASS_Q6_SMMU_AHB_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_LPASS_Q6_SMMU_AHB_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_LPASS_TRIG_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0004701c)
#define HWIO_GCC_LPASS_TRIG_CBCR_RMSK                                                             0x80000005
#define HWIO_GCC_LPASS_TRIG_CBCR_IN          \
        in_dword_masked(HWIO_GCC_LPASS_TRIG_CBCR_ADDR, HWIO_GCC_LPASS_TRIG_CBCR_RMSK)
#define HWIO_GCC_LPASS_TRIG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_TRIG_CBCR_ADDR, m)
#define HWIO_GCC_LPASS_TRIG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_TRIG_CBCR_ADDR,v)
#define HWIO_GCC_LPASS_TRIG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_TRIG_CBCR_ADDR,m,v,HWIO_GCC_LPASS_TRIG_CBCR_IN)
#define HWIO_GCC_LPASS_TRIG_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_LPASS_TRIG_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_LPASS_TRIG_CBCR_CLK_ARES_BMSK                                                           0x4
#define HWIO_GCC_LPASS_TRIG_CBCR_CLK_ARES_SHFT                                                           0x2
#define HWIO_GCC_LPASS_TRIG_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_LPASS_TRIG_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_LPASS_AT_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00047020)
#define HWIO_GCC_LPASS_AT_CBCR_RMSK                                                               0x80000005
#define HWIO_GCC_LPASS_AT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_LPASS_AT_CBCR_ADDR, HWIO_GCC_LPASS_AT_CBCR_RMSK)
#define HWIO_GCC_LPASS_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_AT_CBCR_ADDR, m)
#define HWIO_GCC_LPASS_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_AT_CBCR_ADDR,v)
#define HWIO_GCC_LPASS_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_AT_CBCR_ADDR,m,v,HWIO_GCC_LPASS_AT_CBCR_IN)
#define HWIO_GCC_LPASS_AT_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_LPASS_AT_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_LPASS_AT_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_LPASS_AT_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_LPASS_AT_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_LPASS_AT_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_CDSP_BIMC_CMD_RCGR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00047030)
#define HWIO_GCC_CDSP_BIMC_CMD_RCGR_RMSK                                                          0x80000013
#define HWIO_GCC_CDSP_BIMC_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_CDSP_BIMC_CMD_RCGR_ADDR, HWIO_GCC_CDSP_BIMC_CMD_RCGR_RMSK)
#define HWIO_GCC_CDSP_BIMC_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_CDSP_BIMC_CMD_RCGR_ADDR, m)
#define HWIO_GCC_CDSP_BIMC_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_CDSP_BIMC_CMD_RCGR_ADDR,v)
#define HWIO_GCC_CDSP_BIMC_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CDSP_BIMC_CMD_RCGR_ADDR,m,v,HWIO_GCC_CDSP_BIMC_CMD_RCGR_IN)
#define HWIO_GCC_CDSP_BIMC_CMD_RCGR_ROOT_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_CDSP_BIMC_CMD_RCGR_ROOT_OFF_SHFT                                                       0x1f
#define HWIO_GCC_CDSP_BIMC_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                 0x10
#define HWIO_GCC_CDSP_BIMC_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                  0x4
#define HWIO_GCC_CDSP_BIMC_CMD_RCGR_ROOT_EN_BMSK                                                         0x2
#define HWIO_GCC_CDSP_BIMC_CMD_RCGR_ROOT_EN_SHFT                                                         0x1
#define HWIO_GCC_CDSP_BIMC_CMD_RCGR_UPDATE_BMSK                                                          0x1
#define HWIO_GCC_CDSP_BIMC_CMD_RCGR_UPDATE_SHFT                                                          0x0

#define HWIO_GCC_CDSP_BIMC_CFG_RCGR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00047034)
#define HWIO_GCC_CDSP_BIMC_CFG_RCGR_RMSK                                                               0x71f
#define HWIO_GCC_CDSP_BIMC_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_CDSP_BIMC_CFG_RCGR_ADDR, HWIO_GCC_CDSP_BIMC_CFG_RCGR_RMSK)
#define HWIO_GCC_CDSP_BIMC_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_CDSP_BIMC_CFG_RCGR_ADDR, m)
#define HWIO_GCC_CDSP_BIMC_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_CDSP_BIMC_CFG_RCGR_ADDR,v)
#define HWIO_GCC_CDSP_BIMC_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CDSP_BIMC_CFG_RCGR_ADDR,m,v,HWIO_GCC_CDSP_BIMC_CFG_RCGR_IN)
#define HWIO_GCC_CDSP_BIMC_CFG_RCGR_SRC_SEL_BMSK                                                       0x700
#define HWIO_GCC_CDSP_BIMC_CFG_RCGR_SRC_SEL_SHFT                                                         0x8
#define HWIO_GCC_CDSP_BIMC_CFG_RCGR_SRC_DIV_BMSK                                                        0x1f
#define HWIO_GCC_CDSP_BIMC_CFG_RCGR_SRC_DIV_SHFT                                                         0x0

#define HWIO_GCC_LPASS_CNOC_CFG_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00047038)
#define HWIO_GCC_LPASS_CNOC_CFG_CBCR_RMSK                                                         0x80000005
#define HWIO_GCC_LPASS_CNOC_CFG_CBCR_IN          \
        in_dword_masked(HWIO_GCC_LPASS_CNOC_CFG_CBCR_ADDR, HWIO_GCC_LPASS_CNOC_CFG_CBCR_RMSK)
#define HWIO_GCC_LPASS_CNOC_CFG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_CNOC_CFG_CBCR_ADDR, m)
#define HWIO_GCC_LPASS_CNOC_CFG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_CNOC_CFG_CBCR_ADDR,v)
#define HWIO_GCC_LPASS_CNOC_CFG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_CNOC_CFG_CBCR_ADDR,m,v,HWIO_GCC_LPASS_CNOC_CFG_CBCR_IN)
#define HWIO_GCC_LPASS_CNOC_CFG_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_LPASS_CNOC_CFG_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_LPASS_CNOC_CFG_CBCR_CLK_ARES_BMSK                                                       0x4
#define HWIO_GCC_LPASS_CNOC_CFG_CBCR_CLK_ARES_SHFT                                                       0x2
#define HWIO_GCC_LPASS_CNOC_CFG_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_LPASS_CNOC_CFG_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_LPASS_Q6_SMMU_GDS_CFG_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0004703c)
#define HWIO_GCC_LPASS_Q6_SMMU_GDS_CFG_CBCR_RMSK                                                  0x80000005
#define HWIO_GCC_LPASS_Q6_SMMU_GDS_CFG_CBCR_IN          \
        in_dword_masked(HWIO_GCC_LPASS_Q6_SMMU_GDS_CFG_CBCR_ADDR, HWIO_GCC_LPASS_Q6_SMMU_GDS_CFG_CBCR_RMSK)
#define HWIO_GCC_LPASS_Q6_SMMU_GDS_CFG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_Q6_SMMU_GDS_CFG_CBCR_ADDR, m)
#define HWIO_GCC_LPASS_Q6_SMMU_GDS_CFG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_Q6_SMMU_GDS_CFG_CBCR_ADDR,v)
#define HWIO_GCC_LPASS_Q6_SMMU_GDS_CFG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_Q6_SMMU_GDS_CFG_CBCR_ADDR,m,v,HWIO_GCC_LPASS_Q6_SMMU_GDS_CFG_CBCR_IN)
#define HWIO_GCC_LPASS_Q6_SMMU_GDS_CFG_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_LPASS_Q6_SMMU_GDS_CFG_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_LPASS_Q6_SMMU_GDS_CFG_CBCR_CLK_ARES_BMSK                                                0x4
#define HWIO_GCC_LPASS_Q6_SMMU_GDS_CFG_CBCR_CLK_ARES_SHFT                                                0x2
#define HWIO_GCC_LPASS_Q6_SMMU_GDS_CFG_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_LPASS_Q6_SMMU_GDS_CFG_CBCR_CLK_ENABLE_SHFT                                              0x0

#define HWIO_GCC_CFG_NOC_LPASS_AON_AHB_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00047040)
#define HWIO_GCC_CFG_NOC_LPASS_AON_AHB_CBCR_RMSK                                                  0xf0008005
#define HWIO_GCC_CFG_NOC_LPASS_AON_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CFG_NOC_LPASS_AON_AHB_CBCR_ADDR, HWIO_GCC_CFG_NOC_LPASS_AON_AHB_CBCR_RMSK)
#define HWIO_GCC_CFG_NOC_LPASS_AON_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CFG_NOC_LPASS_AON_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CFG_NOC_LPASS_AON_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CFG_NOC_LPASS_AON_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CFG_NOC_LPASS_AON_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CFG_NOC_LPASS_AON_AHB_CBCR_ADDR,m,v,HWIO_GCC_CFG_NOC_LPASS_AON_AHB_CBCR_IN)
#define HWIO_GCC_CFG_NOC_LPASS_AON_AHB_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_CFG_NOC_LPASS_AON_AHB_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_CFG_NOC_LPASS_AON_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                         0x70000000
#define HWIO_GCC_CFG_NOC_LPASS_AON_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                               0x1c
#define HWIO_GCC_CFG_NOC_LPASS_AON_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                 0x8000
#define HWIO_GCC_CFG_NOC_LPASS_AON_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                    0xf
#define HWIO_GCC_CFG_NOC_LPASS_AON_AHB_CBCR_CLK_ARES_BMSK                                                0x4
#define HWIO_GCC_CFG_NOC_LPASS_AON_AHB_CBCR_CLK_ARES_SHFT                                                0x2
#define HWIO_GCC_CFG_NOC_LPASS_AON_AHB_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_CFG_NOC_LPASS_AON_AHB_CBCR_CLK_ENABLE_SHFT                                              0x0

#define HWIO_GCC_LPASS_MPORT_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00047044)
#define HWIO_GCC_LPASS_MPORT_CBCR_RMSK                                                            0x80000007
#define HWIO_GCC_LPASS_MPORT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_LPASS_MPORT_CBCR_ADDR, HWIO_GCC_LPASS_MPORT_CBCR_RMSK)
#define HWIO_GCC_LPASS_MPORT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_MPORT_CBCR_ADDR, m)
#define HWIO_GCC_LPASS_MPORT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_MPORT_CBCR_ADDR,v)
#define HWIO_GCC_LPASS_MPORT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_MPORT_CBCR_ADDR,m,v,HWIO_GCC_LPASS_MPORT_CBCR_IN)
#define HWIO_GCC_LPASS_MPORT_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_LPASS_MPORT_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_LPASS_MPORT_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_LPASS_MPORT_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_GCC_LPASS_MPORT_CBCR_HW_CTL_BMSK                                                            0x2
#define HWIO_GCC_LPASS_MPORT_CBCR_HW_CTL_SHFT                                                            0x1
#define HWIO_GCC_LPASS_MPORT_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_LPASS_MPORT_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_SNOC_LPASS_Q6_AXIS_CBCR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00047048)
#define HWIO_GCC_SNOC_LPASS_Q6_AXIS_CBCR_RMSK                                                     0xf0008007
#define HWIO_GCC_SNOC_LPASS_Q6_AXIS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SNOC_LPASS_Q6_AXIS_CBCR_ADDR, HWIO_GCC_SNOC_LPASS_Q6_AXIS_CBCR_RMSK)
#define HWIO_GCC_SNOC_LPASS_Q6_AXIS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_LPASS_Q6_AXIS_CBCR_ADDR, m)
#define HWIO_GCC_SNOC_LPASS_Q6_AXIS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_LPASS_Q6_AXIS_CBCR_ADDR,v)
#define HWIO_GCC_SNOC_LPASS_Q6_AXIS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_LPASS_Q6_AXIS_CBCR_ADDR,m,v,HWIO_GCC_SNOC_LPASS_Q6_AXIS_CBCR_IN)
#define HWIO_GCC_SNOC_LPASS_Q6_AXIS_CBCR_CLK_OFF_BMSK                                             0x80000000
#define HWIO_GCC_SNOC_LPASS_Q6_AXIS_CBCR_CLK_OFF_SHFT                                                   0x1f
#define HWIO_GCC_SNOC_LPASS_Q6_AXIS_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                            0x70000000
#define HWIO_GCC_SNOC_LPASS_Q6_AXIS_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                  0x1c
#define HWIO_GCC_SNOC_LPASS_Q6_AXIS_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                    0x8000
#define HWIO_GCC_SNOC_LPASS_Q6_AXIS_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                       0xf
#define HWIO_GCC_SNOC_LPASS_Q6_AXIS_CBCR_CLK_ARES_BMSK                                                   0x4
#define HWIO_GCC_SNOC_LPASS_Q6_AXIS_CBCR_CLK_ARES_SHFT                                                   0x2
#define HWIO_GCC_SNOC_LPASS_Q6_AXIS_CBCR_HW_CTL_BMSK                                                     0x2
#define HWIO_GCC_SNOC_LPASS_Q6_AXIS_CBCR_HW_CTL_SHFT                                                     0x1
#define HWIO_GCC_SNOC_LPASS_Q6_AXIS_CBCR_CLK_ENABLE_BMSK                                                 0x1
#define HWIO_GCC_SNOC_LPASS_Q6_AXIS_CBCR_CLK_ENABLE_SHFT                                                 0x0

#define HWIO_GCC_LPASS_CXO_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0004704c)
#define HWIO_GCC_LPASS_CXO_CBCR_RMSK                                                              0x80000005
#define HWIO_GCC_LPASS_CXO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_LPASS_CXO_CBCR_ADDR, HWIO_GCC_LPASS_CXO_CBCR_RMSK)
#define HWIO_GCC_LPASS_CXO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_CXO_CBCR_ADDR, m)
#define HWIO_GCC_LPASS_CXO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_CXO_CBCR_ADDR,v)
#define HWIO_GCC_LPASS_CXO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_CXO_CBCR_ADDR,m,v,HWIO_GCC_LPASS_CXO_CBCR_IN)
#define HWIO_GCC_LPASS_CXO_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_LPASS_CXO_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_LPASS_CXO_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_LPASS_CXO_CBCR_CLK_ARES_SHFT                                                            0x2
#define HWIO_GCC_LPASS_CXO_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_LPASS_CXO_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_LPASS_SWAY_MPU_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00047050)
#define HWIO_GCC_LPASS_SWAY_MPU_CBCR_RMSK                                                         0x80000007
#define HWIO_GCC_LPASS_SWAY_MPU_CBCR_IN          \
        in_dword_masked(HWIO_GCC_LPASS_SWAY_MPU_CBCR_ADDR, HWIO_GCC_LPASS_SWAY_MPU_CBCR_RMSK)
#define HWIO_GCC_LPASS_SWAY_MPU_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_SWAY_MPU_CBCR_ADDR, m)
#define HWIO_GCC_LPASS_SWAY_MPU_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_SWAY_MPU_CBCR_ADDR,v)
#define HWIO_GCC_LPASS_SWAY_MPU_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_SWAY_MPU_CBCR_ADDR,m,v,HWIO_GCC_LPASS_SWAY_MPU_CBCR_IN)
#define HWIO_GCC_LPASS_SWAY_MPU_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_LPASS_SWAY_MPU_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_LPASS_SWAY_MPU_CBCR_CLK_ARES_BMSK                                                       0x4
#define HWIO_GCC_LPASS_SWAY_MPU_CBCR_CLK_ARES_SHFT                                                       0x2
#define HWIO_GCC_LPASS_SWAY_MPU_CBCR_HW_CTL_BMSK                                                         0x2
#define HWIO_GCC_LPASS_SWAY_MPU_CBCR_HW_CTL_SHFT                                                         0x1
#define HWIO_GCC_LPASS_SWAY_MPU_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_LPASS_SWAY_MPU_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_TURING_Q6_AXI_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0008c000)
#define HWIO_GCC_TURING_Q6_AXI_CBCR_RMSK                                                          0x80000005
#define HWIO_GCC_TURING_Q6_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_TURING_Q6_AXI_CBCR_ADDR, HWIO_GCC_TURING_Q6_AXI_CBCR_RMSK)
#define HWIO_GCC_TURING_Q6_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TURING_Q6_AXI_CBCR_ADDR, m)
#define HWIO_GCC_TURING_Q6_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TURING_Q6_AXI_CBCR_ADDR,v)
#define HWIO_GCC_TURING_Q6_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TURING_Q6_AXI_CBCR_ADDR,m,v,HWIO_GCC_TURING_Q6_AXI_CBCR_IN)
#define HWIO_GCC_TURING_Q6_AXI_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_TURING_Q6_AXI_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_TURING_Q6_AXI_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_TURING_Q6_AXI_CBCR_CLK_ARES_SHFT                                                        0x2
#define HWIO_GCC_TURING_Q6_AXI_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_TURING_Q6_AXI_CBCR_CLK_ENABLE_SHFT                                                      0x0

#define HWIO_GCC_TURING_Q6_SMMU_AXI_SRC_CBCR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0008c004)
#define HWIO_GCC_TURING_Q6_SMMU_AXI_SRC_CBCR_RMSK                                                 0x80007ff5
#define HWIO_GCC_TURING_Q6_SMMU_AXI_SRC_CBCR_IN          \
        in_dword_masked(HWIO_GCC_TURING_Q6_SMMU_AXI_SRC_CBCR_ADDR, HWIO_GCC_TURING_Q6_SMMU_AXI_SRC_CBCR_RMSK)
#define HWIO_GCC_TURING_Q6_SMMU_AXI_SRC_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TURING_Q6_SMMU_AXI_SRC_CBCR_ADDR, m)
#define HWIO_GCC_TURING_Q6_SMMU_AXI_SRC_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TURING_Q6_SMMU_AXI_SRC_CBCR_ADDR,v)
#define HWIO_GCC_TURING_Q6_SMMU_AXI_SRC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TURING_Q6_SMMU_AXI_SRC_CBCR_ADDR,m,v,HWIO_GCC_TURING_Q6_SMMU_AXI_SRC_CBCR_IN)
#define HWIO_GCC_TURING_Q6_SMMU_AXI_SRC_CBCR_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_TURING_Q6_SMMU_AXI_SRC_CBCR_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_TURING_Q6_SMMU_AXI_SRC_CBCR_FORCE_MEM_CORE_ON_BMSK                                   0x4000
#define HWIO_GCC_TURING_Q6_SMMU_AXI_SRC_CBCR_FORCE_MEM_CORE_ON_SHFT                                      0xe
#define HWIO_GCC_TURING_Q6_SMMU_AXI_SRC_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                 0x2000
#define HWIO_GCC_TURING_Q6_SMMU_AXI_SRC_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                    0xd
#define HWIO_GCC_TURING_Q6_SMMU_AXI_SRC_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                0x1000
#define HWIO_GCC_TURING_Q6_SMMU_AXI_SRC_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                   0xc
#define HWIO_GCC_TURING_Q6_SMMU_AXI_SRC_CBCR_WAKEUP_BMSK                                               0xf00
#define HWIO_GCC_TURING_Q6_SMMU_AXI_SRC_CBCR_WAKEUP_SHFT                                                 0x8
#define HWIO_GCC_TURING_Q6_SMMU_AXI_SRC_CBCR_SLEEP_BMSK                                                 0xf0
#define HWIO_GCC_TURING_Q6_SMMU_AXI_SRC_CBCR_SLEEP_SHFT                                                  0x4
#define HWIO_GCC_TURING_Q6_SMMU_AXI_SRC_CBCR_CLK_ARES_BMSK                                               0x4
#define HWIO_GCC_TURING_Q6_SMMU_AXI_SRC_CBCR_CLK_ARES_SHFT                                               0x2
#define HWIO_GCC_TURING_Q6_SMMU_AXI_SRC_CBCR_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_TURING_Q6_SMMU_AXI_SRC_CBCR_CLK_ENABLE_SHFT                                             0x0

#define HWIO_GCC_TURING_Q6_SMMU_AXI_CBCR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0008c008)
#define HWIO_GCC_TURING_Q6_SMMU_AXI_CBCR_RMSK                                                     0x80000005
#define HWIO_GCC_TURING_Q6_SMMU_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_TURING_Q6_SMMU_AXI_CBCR_ADDR, HWIO_GCC_TURING_Q6_SMMU_AXI_CBCR_RMSK)
#define HWIO_GCC_TURING_Q6_SMMU_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TURING_Q6_SMMU_AXI_CBCR_ADDR, m)
#define HWIO_GCC_TURING_Q6_SMMU_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TURING_Q6_SMMU_AXI_CBCR_ADDR,v)
#define HWIO_GCC_TURING_Q6_SMMU_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TURING_Q6_SMMU_AXI_CBCR_ADDR,m,v,HWIO_GCC_TURING_Q6_SMMU_AXI_CBCR_IN)
#define HWIO_GCC_TURING_Q6_SMMU_AXI_CBCR_CLK_OFF_BMSK                                             0x80000000
#define HWIO_GCC_TURING_Q6_SMMU_AXI_CBCR_CLK_OFF_SHFT                                                   0x1f
#define HWIO_GCC_TURING_Q6_SMMU_AXI_CBCR_CLK_ARES_BMSK                                                   0x4
#define HWIO_GCC_TURING_Q6_SMMU_AXI_CBCR_CLK_ARES_SHFT                                                   0x2
#define HWIO_GCC_TURING_Q6_SMMU_AXI_CBCR_CLK_ENABLE_BMSK                                                 0x1
#define HWIO_GCC_TURING_Q6_SMMU_AXI_CBCR_CLK_ENABLE_SHFT                                                 0x0

#define HWIO_GCC_TURING_SWAY_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0008c00c)
#define HWIO_GCC_TURING_SWAY_CBCR_RMSK                                                            0xf0008007
#define HWIO_GCC_TURING_SWAY_CBCR_IN          \
        in_dword_masked(HWIO_GCC_TURING_SWAY_CBCR_ADDR, HWIO_GCC_TURING_SWAY_CBCR_RMSK)
#define HWIO_GCC_TURING_SWAY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TURING_SWAY_CBCR_ADDR, m)
#define HWIO_GCC_TURING_SWAY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TURING_SWAY_CBCR_ADDR,v)
#define HWIO_GCC_TURING_SWAY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TURING_SWAY_CBCR_ADDR,m,v,HWIO_GCC_TURING_SWAY_CBCR_IN)
#define HWIO_GCC_TURING_SWAY_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_TURING_SWAY_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_TURING_SWAY_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                   0x70000000
#define HWIO_GCC_TURING_SWAY_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                         0x1c
#define HWIO_GCC_TURING_SWAY_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                           0x8000
#define HWIO_GCC_TURING_SWAY_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                              0xf
#define HWIO_GCC_TURING_SWAY_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_TURING_SWAY_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_GCC_TURING_SWAY_CBCR_HW_CTL_BMSK                                                            0x2
#define HWIO_GCC_TURING_SWAY_CBCR_HW_CTL_SHFT                                                            0x1
#define HWIO_GCC_TURING_SWAY_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_TURING_SWAY_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_TURING_Q6_SMMU_AHB_CBCR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0008c010)
#define HWIO_GCC_TURING_Q6_SMMU_AHB_CBCR_RMSK                                                     0xf0008005
#define HWIO_GCC_TURING_Q6_SMMU_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_TURING_Q6_SMMU_AHB_CBCR_ADDR, HWIO_GCC_TURING_Q6_SMMU_AHB_CBCR_RMSK)
#define HWIO_GCC_TURING_Q6_SMMU_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TURING_Q6_SMMU_AHB_CBCR_ADDR, m)
#define HWIO_GCC_TURING_Q6_SMMU_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TURING_Q6_SMMU_AHB_CBCR_ADDR,v)
#define HWIO_GCC_TURING_Q6_SMMU_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TURING_Q6_SMMU_AHB_CBCR_ADDR,m,v,HWIO_GCC_TURING_Q6_SMMU_AHB_CBCR_IN)
#define HWIO_GCC_TURING_Q6_SMMU_AHB_CBCR_CLK_OFF_BMSK                                             0x80000000
#define HWIO_GCC_TURING_Q6_SMMU_AHB_CBCR_CLK_OFF_SHFT                                                   0x1f
#define HWIO_GCC_TURING_Q6_SMMU_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                            0x70000000
#define HWIO_GCC_TURING_Q6_SMMU_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                  0x1c
#define HWIO_GCC_TURING_Q6_SMMU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                    0x8000
#define HWIO_GCC_TURING_Q6_SMMU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                       0xf
#define HWIO_GCC_TURING_Q6_SMMU_AHB_CBCR_CLK_ARES_BMSK                                                   0x4
#define HWIO_GCC_TURING_Q6_SMMU_AHB_CBCR_CLK_ARES_SHFT                                                   0x2
#define HWIO_GCC_TURING_Q6_SMMU_AHB_CBCR_CLK_ENABLE_BMSK                                                 0x1
#define HWIO_GCC_TURING_Q6_SMMU_AHB_CBCR_CLK_ENABLE_SHFT                                                 0x0

#define HWIO_GCC_TURING_TRIG_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0008c014)
#define HWIO_GCC_TURING_TRIG_CBCR_RMSK                                                            0x80000005
#define HWIO_GCC_TURING_TRIG_CBCR_IN          \
        in_dword_masked(HWIO_GCC_TURING_TRIG_CBCR_ADDR, HWIO_GCC_TURING_TRIG_CBCR_RMSK)
#define HWIO_GCC_TURING_TRIG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TURING_TRIG_CBCR_ADDR, m)
#define HWIO_GCC_TURING_TRIG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TURING_TRIG_CBCR_ADDR,v)
#define HWIO_GCC_TURING_TRIG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TURING_TRIG_CBCR_ADDR,m,v,HWIO_GCC_TURING_TRIG_CBCR_IN)
#define HWIO_GCC_TURING_TRIG_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_TURING_TRIG_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_TURING_TRIG_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_TURING_TRIG_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_GCC_TURING_TRIG_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_TURING_TRIG_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_TURING_AT_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0008c018)
#define HWIO_GCC_TURING_AT_CBCR_RMSK                                                              0x80000005
#define HWIO_GCC_TURING_AT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_TURING_AT_CBCR_ADDR, HWIO_GCC_TURING_AT_CBCR_RMSK)
#define HWIO_GCC_TURING_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TURING_AT_CBCR_ADDR, m)
#define HWIO_GCC_TURING_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TURING_AT_CBCR_ADDR,v)
#define HWIO_GCC_TURING_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TURING_AT_CBCR_ADDR,m,v,HWIO_GCC_TURING_AT_CBCR_IN)
#define HWIO_GCC_TURING_AT_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_TURING_AT_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_TURING_AT_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_TURING_AT_CBCR_CLK_ARES_SHFT                                                            0x2
#define HWIO_GCC_TURING_AT_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_TURING_AT_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_CFG_NOC_TURING_AON_AHB_CBCR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0008c01c)
#define HWIO_GCC_CFG_NOC_TURING_AON_AHB_CBCR_RMSK                                                 0x80000005
#define HWIO_GCC_CFG_NOC_TURING_AON_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CFG_NOC_TURING_AON_AHB_CBCR_ADDR, HWIO_GCC_CFG_NOC_TURING_AON_AHB_CBCR_RMSK)
#define HWIO_GCC_CFG_NOC_TURING_AON_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CFG_NOC_TURING_AON_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CFG_NOC_TURING_AON_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CFG_NOC_TURING_AON_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CFG_NOC_TURING_AON_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CFG_NOC_TURING_AON_AHB_CBCR_ADDR,m,v,HWIO_GCC_CFG_NOC_TURING_AON_AHB_CBCR_IN)
#define HWIO_GCC_CFG_NOC_TURING_AON_AHB_CBCR_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_CFG_NOC_TURING_AON_AHB_CBCR_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_CFG_NOC_TURING_AON_AHB_CBCR_CLK_ARES_BMSK                                               0x4
#define HWIO_GCC_CFG_NOC_TURING_AON_AHB_CBCR_CLK_ARES_SHFT                                               0x2
#define HWIO_GCC_CFG_NOC_TURING_AON_AHB_CBCR_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_CFG_NOC_TURING_AON_AHB_CBCR_CLK_ENABLE_SHFT                                             0x0

#define HWIO_GCC_HMSS_AHB_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00048000)
#define HWIO_GCC_HMSS_AHB_CBCR_RMSK                                                               0xf0008004
#define HWIO_GCC_HMSS_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_HMSS_AHB_CBCR_ADDR, HWIO_GCC_HMSS_AHB_CBCR_RMSK)
#define HWIO_GCC_HMSS_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_HMSS_AHB_CBCR_ADDR, m)
#define HWIO_GCC_HMSS_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_HMSS_AHB_CBCR_ADDR,v)
#define HWIO_GCC_HMSS_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HMSS_AHB_CBCR_ADDR,m,v,HWIO_GCC_HMSS_AHB_CBCR_IN)
#define HWIO_GCC_HMSS_AHB_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_HMSS_AHB_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_HMSS_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                      0x70000000
#define HWIO_GCC_HMSS_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                            0x1c
#define HWIO_GCC_HMSS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                              0x8000
#define HWIO_GCC_HMSS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                 0xf
#define HWIO_GCC_HMSS_AHB_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_HMSS_AHB_CBCR_CLK_ARES_SHFT                                                             0x2

#define HWIO_GCC_BIMC_HMSS_AXI_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00048004)
#define HWIO_GCC_BIMC_HMSS_AXI_CBCR_RMSK                                                          0x80000006
#define HWIO_GCC_BIMC_HMSS_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_HMSS_AXI_CBCR_ADDR, HWIO_GCC_BIMC_HMSS_AXI_CBCR_RMSK)
#define HWIO_GCC_BIMC_HMSS_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_HMSS_AXI_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_HMSS_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_HMSS_AXI_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_HMSS_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_HMSS_AXI_CBCR_ADDR,m,v,HWIO_GCC_BIMC_HMSS_AXI_CBCR_IN)
#define HWIO_GCC_BIMC_HMSS_AXI_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_BIMC_HMSS_AXI_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_BIMC_HMSS_AXI_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_BIMC_HMSS_AXI_CBCR_CLK_ARES_SHFT                                                        0x2
#define HWIO_GCC_BIMC_HMSS_AXI_CBCR_HW_CTL_BMSK                                                          0x2
#define HWIO_GCC_BIMC_HMSS_AXI_CBCR_HW_CTL_SHFT                                                          0x1

#define HWIO_GCC_HMSS_RBCPR_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00048008)
#define HWIO_GCC_HMSS_RBCPR_CBCR_RMSK                                                             0x80000005
#define HWIO_GCC_HMSS_RBCPR_CBCR_IN          \
        in_dword_masked(HWIO_GCC_HMSS_RBCPR_CBCR_ADDR, HWIO_GCC_HMSS_RBCPR_CBCR_RMSK)
#define HWIO_GCC_HMSS_RBCPR_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_HMSS_RBCPR_CBCR_ADDR, m)
#define HWIO_GCC_HMSS_RBCPR_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_HMSS_RBCPR_CBCR_ADDR,v)
#define HWIO_GCC_HMSS_RBCPR_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HMSS_RBCPR_CBCR_ADDR,m,v,HWIO_GCC_HMSS_RBCPR_CBCR_IN)
#define HWIO_GCC_HMSS_RBCPR_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_HMSS_RBCPR_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_HMSS_RBCPR_CBCR_CLK_ARES_BMSK                                                           0x4
#define HWIO_GCC_HMSS_RBCPR_CBCR_CLK_ARES_SHFT                                                           0x2
#define HWIO_GCC_HMSS_RBCPR_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_HMSS_RBCPR_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_HMSS_TRIG_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0004800c)
#define HWIO_GCC_HMSS_TRIG_CBCR_RMSK                                                              0x80000005
#define HWIO_GCC_HMSS_TRIG_CBCR_IN          \
        in_dword_masked(HWIO_GCC_HMSS_TRIG_CBCR_ADDR, HWIO_GCC_HMSS_TRIG_CBCR_RMSK)
#define HWIO_GCC_HMSS_TRIG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_HMSS_TRIG_CBCR_ADDR, m)
#define HWIO_GCC_HMSS_TRIG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_HMSS_TRIG_CBCR_ADDR,v)
#define HWIO_GCC_HMSS_TRIG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HMSS_TRIG_CBCR_ADDR,m,v,HWIO_GCC_HMSS_TRIG_CBCR_IN)
#define HWIO_GCC_HMSS_TRIG_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_HMSS_TRIG_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_HMSS_TRIG_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_HMSS_TRIG_CBCR_CLK_ARES_SHFT                                                            0x2
#define HWIO_GCC_HMSS_TRIG_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_HMSS_TRIG_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_HMSS_AT_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00048010)
#define HWIO_GCC_HMSS_AT_CBCR_RMSK                                                                0x80000005
#define HWIO_GCC_HMSS_AT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_HMSS_AT_CBCR_ADDR, HWIO_GCC_HMSS_AT_CBCR_RMSK)
#define HWIO_GCC_HMSS_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_HMSS_AT_CBCR_ADDR, m)
#define HWIO_GCC_HMSS_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_HMSS_AT_CBCR_ADDR,v)
#define HWIO_GCC_HMSS_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HMSS_AT_CBCR_ADDR,m,v,HWIO_GCC_HMSS_AT_CBCR_IN)
#define HWIO_GCC_HMSS_AT_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_HMSS_AT_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_HMSS_AT_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_HMSS_AT_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_HMSS_AT_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_HMSS_AT_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_HMSS_AHB_CMD_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00048014)
#define HWIO_GCC_HMSS_AHB_CMD_RCGR_RMSK                                                           0x80000013
#define HWIO_GCC_HMSS_AHB_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_HMSS_AHB_CMD_RCGR_ADDR, HWIO_GCC_HMSS_AHB_CMD_RCGR_RMSK)
#define HWIO_GCC_HMSS_AHB_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_HMSS_AHB_CMD_RCGR_ADDR, m)
#define HWIO_GCC_HMSS_AHB_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_HMSS_AHB_CMD_RCGR_ADDR,v)
#define HWIO_GCC_HMSS_AHB_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HMSS_AHB_CMD_RCGR_ADDR,m,v,HWIO_GCC_HMSS_AHB_CMD_RCGR_IN)
#define HWIO_GCC_HMSS_AHB_CMD_RCGR_ROOT_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_HMSS_AHB_CMD_RCGR_ROOT_OFF_SHFT                                                        0x1f
#define HWIO_GCC_HMSS_AHB_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                  0x10
#define HWIO_GCC_HMSS_AHB_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                   0x4
#define HWIO_GCC_HMSS_AHB_CMD_RCGR_ROOT_EN_BMSK                                                          0x2
#define HWIO_GCC_HMSS_AHB_CMD_RCGR_ROOT_EN_SHFT                                                          0x1
#define HWIO_GCC_HMSS_AHB_CMD_RCGR_UPDATE_BMSK                                                           0x1
#define HWIO_GCC_HMSS_AHB_CMD_RCGR_UPDATE_SHFT                                                           0x0

#define HWIO_GCC_HMSS_AHB_CFG_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00048018)
#define HWIO_GCC_HMSS_AHB_CFG_RCGR_RMSK                                                                0x71f
#define HWIO_GCC_HMSS_AHB_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_HMSS_AHB_CFG_RCGR_ADDR, HWIO_GCC_HMSS_AHB_CFG_RCGR_RMSK)
#define HWIO_GCC_HMSS_AHB_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_HMSS_AHB_CFG_RCGR_ADDR, m)
#define HWIO_GCC_HMSS_AHB_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_HMSS_AHB_CFG_RCGR_ADDR,v)
#define HWIO_GCC_HMSS_AHB_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HMSS_AHB_CFG_RCGR_ADDR,m,v,HWIO_GCC_HMSS_AHB_CFG_RCGR_IN)
#define HWIO_GCC_HMSS_AHB_CFG_RCGR_SRC_SEL_BMSK                                                        0x700
#define HWIO_GCC_HMSS_AHB_CFG_RCGR_SRC_SEL_SHFT                                                          0x8
#define HWIO_GCC_HMSS_AHB_CFG_RCGR_SRC_DIV_BMSK                                                         0x1f
#define HWIO_GCC_HMSS_AHB_CFG_RCGR_SRC_DIV_SHFT                                                          0x0

#define HWIO_GCC_BIMC_HMSS_AXI_CMD_RCGR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0004802c)
#define HWIO_GCC_BIMC_HMSS_AXI_CMD_RCGR_RMSK                                                      0x80000013
#define HWIO_GCC_BIMC_HMSS_AXI_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_HMSS_AXI_CMD_RCGR_ADDR, HWIO_GCC_BIMC_HMSS_AXI_CMD_RCGR_RMSK)
#define HWIO_GCC_BIMC_HMSS_AXI_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_HMSS_AXI_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BIMC_HMSS_AXI_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_HMSS_AXI_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BIMC_HMSS_AXI_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_HMSS_AXI_CMD_RCGR_ADDR,m,v,HWIO_GCC_BIMC_HMSS_AXI_CMD_RCGR_IN)
#define HWIO_GCC_BIMC_HMSS_AXI_CMD_RCGR_ROOT_OFF_BMSK                                             0x80000000
#define HWIO_GCC_BIMC_HMSS_AXI_CMD_RCGR_ROOT_OFF_SHFT                                                   0x1f
#define HWIO_GCC_BIMC_HMSS_AXI_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                             0x10
#define HWIO_GCC_BIMC_HMSS_AXI_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                              0x4
#define HWIO_GCC_BIMC_HMSS_AXI_CMD_RCGR_ROOT_EN_BMSK                                                     0x2
#define HWIO_GCC_BIMC_HMSS_AXI_CMD_RCGR_ROOT_EN_SHFT                                                     0x1
#define HWIO_GCC_BIMC_HMSS_AXI_CMD_RCGR_UPDATE_BMSK                                                      0x1
#define HWIO_GCC_BIMC_HMSS_AXI_CMD_RCGR_UPDATE_SHFT                                                      0x0

#define HWIO_GCC_BIMC_HMSS_AXI_CFG_RCGR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00048030)
#define HWIO_GCC_BIMC_HMSS_AXI_CFG_RCGR_RMSK                                                           0x71f
#define HWIO_GCC_BIMC_HMSS_AXI_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_HMSS_AXI_CFG_RCGR_ADDR, HWIO_GCC_BIMC_HMSS_AXI_CFG_RCGR_RMSK)
#define HWIO_GCC_BIMC_HMSS_AXI_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_HMSS_AXI_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BIMC_HMSS_AXI_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_HMSS_AXI_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BIMC_HMSS_AXI_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_HMSS_AXI_CFG_RCGR_ADDR,m,v,HWIO_GCC_BIMC_HMSS_AXI_CFG_RCGR_IN)
#define HWIO_GCC_BIMC_HMSS_AXI_CFG_RCGR_SRC_SEL_BMSK                                                   0x700
#define HWIO_GCC_BIMC_HMSS_AXI_CFG_RCGR_SRC_SEL_SHFT                                                     0x8
#define HWIO_GCC_BIMC_HMSS_AXI_CFG_RCGR_SRC_DIV_BMSK                                                    0x1f
#define HWIO_GCC_BIMC_HMSS_AXI_CFG_RCGR_SRC_DIV_SHFT                                                     0x0

#define HWIO_GCC_HMSS_RBCPR_CMD_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00048044)
#define HWIO_GCC_HMSS_RBCPR_CMD_RCGR_RMSK                                                         0x80000013
#define HWIO_GCC_HMSS_RBCPR_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_HMSS_RBCPR_CMD_RCGR_ADDR, HWIO_GCC_HMSS_RBCPR_CMD_RCGR_RMSK)
#define HWIO_GCC_HMSS_RBCPR_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_HMSS_RBCPR_CMD_RCGR_ADDR, m)
#define HWIO_GCC_HMSS_RBCPR_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_HMSS_RBCPR_CMD_RCGR_ADDR,v)
#define HWIO_GCC_HMSS_RBCPR_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HMSS_RBCPR_CMD_RCGR_ADDR,m,v,HWIO_GCC_HMSS_RBCPR_CMD_RCGR_IN)
#define HWIO_GCC_HMSS_RBCPR_CMD_RCGR_ROOT_OFF_BMSK                                                0x80000000
#define HWIO_GCC_HMSS_RBCPR_CMD_RCGR_ROOT_OFF_SHFT                                                      0x1f
#define HWIO_GCC_HMSS_RBCPR_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                0x10
#define HWIO_GCC_HMSS_RBCPR_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                 0x4
#define HWIO_GCC_HMSS_RBCPR_CMD_RCGR_ROOT_EN_BMSK                                                        0x2
#define HWIO_GCC_HMSS_RBCPR_CMD_RCGR_ROOT_EN_SHFT                                                        0x1
#define HWIO_GCC_HMSS_RBCPR_CMD_RCGR_UPDATE_BMSK                                                         0x1
#define HWIO_GCC_HMSS_RBCPR_CMD_RCGR_UPDATE_SHFT                                                         0x0

#define HWIO_GCC_HMSS_RBCPR_CFG_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00048048)
#define HWIO_GCC_HMSS_RBCPR_CFG_RCGR_RMSK                                                              0x71f
#define HWIO_GCC_HMSS_RBCPR_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_HMSS_RBCPR_CFG_RCGR_ADDR, HWIO_GCC_HMSS_RBCPR_CFG_RCGR_RMSK)
#define HWIO_GCC_HMSS_RBCPR_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_HMSS_RBCPR_CFG_RCGR_ADDR, m)
#define HWIO_GCC_HMSS_RBCPR_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_HMSS_RBCPR_CFG_RCGR_ADDR,v)
#define HWIO_GCC_HMSS_RBCPR_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HMSS_RBCPR_CFG_RCGR_ADDR,m,v,HWIO_GCC_HMSS_RBCPR_CFG_RCGR_IN)
#define HWIO_GCC_HMSS_RBCPR_CFG_RCGR_SRC_SEL_BMSK                                                      0x700
#define HWIO_GCC_HMSS_RBCPR_CFG_RCGR_SRC_SEL_SHFT                                                        0x8
#define HWIO_GCC_HMSS_RBCPR_CFG_RCGR_SRC_DIV_BMSK                                                       0x1f
#define HWIO_GCC_HMSS_RBCPR_CFG_RCGR_SRC_DIV_SHFT                                                        0x0

#define HWIO_GCC_HMSS_GPLL0_CMD_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0004805c)
#define HWIO_GCC_HMSS_GPLL0_CMD_RCGR_RMSK                                                         0x80000013
#define HWIO_GCC_HMSS_GPLL0_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_HMSS_GPLL0_CMD_RCGR_ADDR, HWIO_GCC_HMSS_GPLL0_CMD_RCGR_RMSK)
#define HWIO_GCC_HMSS_GPLL0_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_HMSS_GPLL0_CMD_RCGR_ADDR, m)
#define HWIO_GCC_HMSS_GPLL0_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_HMSS_GPLL0_CMD_RCGR_ADDR,v)
#define HWIO_GCC_HMSS_GPLL0_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HMSS_GPLL0_CMD_RCGR_ADDR,m,v,HWIO_GCC_HMSS_GPLL0_CMD_RCGR_IN)
#define HWIO_GCC_HMSS_GPLL0_CMD_RCGR_ROOT_OFF_BMSK                                                0x80000000
#define HWIO_GCC_HMSS_GPLL0_CMD_RCGR_ROOT_OFF_SHFT                                                      0x1f
#define HWIO_GCC_HMSS_GPLL0_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                0x10
#define HWIO_GCC_HMSS_GPLL0_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                 0x4
#define HWIO_GCC_HMSS_GPLL0_CMD_RCGR_ROOT_EN_BMSK                                                        0x2
#define HWIO_GCC_HMSS_GPLL0_CMD_RCGR_ROOT_EN_SHFT                                                        0x1
#define HWIO_GCC_HMSS_GPLL0_CMD_RCGR_UPDATE_BMSK                                                         0x1
#define HWIO_GCC_HMSS_GPLL0_CMD_RCGR_UPDATE_SHFT                                                         0x0

#define HWIO_GCC_HMSS_GPLL0_CFG_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00048060)
#define HWIO_GCC_HMSS_GPLL0_CFG_RCGR_RMSK                                                              0x71f
#define HWIO_GCC_HMSS_GPLL0_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_HMSS_GPLL0_CFG_RCGR_ADDR, HWIO_GCC_HMSS_GPLL0_CFG_RCGR_RMSK)
#define HWIO_GCC_HMSS_GPLL0_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_HMSS_GPLL0_CFG_RCGR_ADDR, m)
#define HWIO_GCC_HMSS_GPLL0_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_HMSS_GPLL0_CFG_RCGR_ADDR,v)
#define HWIO_GCC_HMSS_GPLL0_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HMSS_GPLL0_CFG_RCGR_ADDR,m,v,HWIO_GCC_HMSS_GPLL0_CFG_RCGR_IN)
#define HWIO_GCC_HMSS_GPLL0_CFG_RCGR_SRC_SEL_BMSK                                                      0x700
#define HWIO_GCC_HMSS_GPLL0_CFG_RCGR_SRC_SEL_SHFT                                                        0x8
#define HWIO_GCC_HMSS_GPLL0_CFG_RCGR_SRC_DIV_BMSK                                                       0x1f
#define HWIO_GCC_HMSS_GPLL0_CFG_RCGR_SRC_DIV_SHFT                                                        0x0

#define HWIO_GCC_HMSS_GPLL4_CMD_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00048074)
#define HWIO_GCC_HMSS_GPLL4_CMD_RCGR_RMSK                                                         0x80000013
#define HWIO_GCC_HMSS_GPLL4_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_HMSS_GPLL4_CMD_RCGR_ADDR, HWIO_GCC_HMSS_GPLL4_CMD_RCGR_RMSK)
#define HWIO_GCC_HMSS_GPLL4_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_HMSS_GPLL4_CMD_RCGR_ADDR, m)
#define HWIO_GCC_HMSS_GPLL4_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_HMSS_GPLL4_CMD_RCGR_ADDR,v)
#define HWIO_GCC_HMSS_GPLL4_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HMSS_GPLL4_CMD_RCGR_ADDR,m,v,HWIO_GCC_HMSS_GPLL4_CMD_RCGR_IN)
#define HWIO_GCC_HMSS_GPLL4_CMD_RCGR_ROOT_OFF_BMSK                                                0x80000000
#define HWIO_GCC_HMSS_GPLL4_CMD_RCGR_ROOT_OFF_SHFT                                                      0x1f
#define HWIO_GCC_HMSS_GPLL4_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                0x10
#define HWIO_GCC_HMSS_GPLL4_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                 0x4
#define HWIO_GCC_HMSS_GPLL4_CMD_RCGR_ROOT_EN_BMSK                                                        0x2
#define HWIO_GCC_HMSS_GPLL4_CMD_RCGR_ROOT_EN_SHFT                                                        0x1
#define HWIO_GCC_HMSS_GPLL4_CMD_RCGR_UPDATE_BMSK                                                         0x1
#define HWIO_GCC_HMSS_GPLL4_CMD_RCGR_UPDATE_SHFT                                                         0x0

#define HWIO_GCC_HMSS_GPLL4_CFG_RCGR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00048078)
#define HWIO_GCC_HMSS_GPLL4_CFG_RCGR_RMSK                                                              0x71f
#define HWIO_GCC_HMSS_GPLL4_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_HMSS_GPLL4_CFG_RCGR_ADDR, HWIO_GCC_HMSS_GPLL4_CFG_RCGR_RMSK)
#define HWIO_GCC_HMSS_GPLL4_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_HMSS_GPLL4_CFG_RCGR_ADDR, m)
#define HWIO_GCC_HMSS_GPLL4_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_HMSS_GPLL4_CFG_RCGR_ADDR,v)
#define HWIO_GCC_HMSS_GPLL4_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HMSS_GPLL4_CFG_RCGR_ADDR,m,v,HWIO_GCC_HMSS_GPLL4_CFG_RCGR_IN)
#define HWIO_GCC_HMSS_GPLL4_CFG_RCGR_SRC_SEL_BMSK                                                      0x700
#define HWIO_GCC_HMSS_GPLL4_CFG_RCGR_SRC_SEL_SHFT                                                        0x8
#define HWIO_GCC_HMSS_GPLL4_CFG_RCGR_SRC_DIV_BMSK                                                       0x1f
#define HWIO_GCC_HMSS_GPLL4_CFG_RCGR_SRC_DIV_SHFT                                                        0x0

#define HWIO_GCC_HMSS_DVM_BUS_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0004808c)
#define HWIO_GCC_HMSS_DVM_BUS_CBCR_RMSK                                                           0x80000005
#define HWIO_GCC_HMSS_DVM_BUS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_HMSS_DVM_BUS_CBCR_ADDR, HWIO_GCC_HMSS_DVM_BUS_CBCR_RMSK)
#define HWIO_GCC_HMSS_DVM_BUS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_HMSS_DVM_BUS_CBCR_ADDR, m)
#define HWIO_GCC_HMSS_DVM_BUS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_HMSS_DVM_BUS_CBCR_ADDR,v)
#define HWIO_GCC_HMSS_DVM_BUS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HMSS_DVM_BUS_CBCR_ADDR,m,v,HWIO_GCC_HMSS_DVM_BUS_CBCR_IN)
#define HWIO_GCC_HMSS_DVM_BUS_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_HMSS_DVM_BUS_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_HMSS_DVM_BUS_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_HMSS_DVM_BUS_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_HMSS_DVM_BUS_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_HMSS_DVM_BUS_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_APSS_QDSS_TSCTR_DIV2_CBCR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00048090)
#define HWIO_GCC_APSS_QDSS_TSCTR_DIV2_CBCR_RMSK                                                   0x80000005
#define HWIO_GCC_APSS_QDSS_TSCTR_DIV2_CBCR_IN          \
        in_dword_masked(HWIO_GCC_APSS_QDSS_TSCTR_DIV2_CBCR_ADDR, HWIO_GCC_APSS_QDSS_TSCTR_DIV2_CBCR_RMSK)
#define HWIO_GCC_APSS_QDSS_TSCTR_DIV2_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_APSS_QDSS_TSCTR_DIV2_CBCR_ADDR, m)
#define HWIO_GCC_APSS_QDSS_TSCTR_DIV2_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_APSS_QDSS_TSCTR_DIV2_CBCR_ADDR,v)
#define HWIO_GCC_APSS_QDSS_TSCTR_DIV2_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APSS_QDSS_TSCTR_DIV2_CBCR_ADDR,m,v,HWIO_GCC_APSS_QDSS_TSCTR_DIV2_CBCR_IN)
#define HWIO_GCC_APSS_QDSS_TSCTR_DIV2_CBCR_CLK_OFF_BMSK                                           0x80000000
#define HWIO_GCC_APSS_QDSS_TSCTR_DIV2_CBCR_CLK_OFF_SHFT                                                 0x1f
#define HWIO_GCC_APSS_QDSS_TSCTR_DIV2_CBCR_CLK_ARES_BMSK                                                 0x4
#define HWIO_GCC_APSS_QDSS_TSCTR_DIV2_CBCR_CLK_ARES_SHFT                                                 0x2
#define HWIO_GCC_APSS_QDSS_TSCTR_DIV2_CBCR_CLK_ENABLE_BMSK                                               0x1
#define HWIO_GCC_APSS_QDSS_TSCTR_DIV2_CBCR_CLK_ENABLE_SHFT                                               0x0

#define HWIO_GCC_APSS_QDSS_TSCTR_DIV8_CBCR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00048094)
#define HWIO_GCC_APSS_QDSS_TSCTR_DIV8_CBCR_RMSK                                                   0x80000005
#define HWIO_GCC_APSS_QDSS_TSCTR_DIV8_CBCR_IN          \
        in_dword_masked(HWIO_GCC_APSS_QDSS_TSCTR_DIV8_CBCR_ADDR, HWIO_GCC_APSS_QDSS_TSCTR_DIV8_CBCR_RMSK)
#define HWIO_GCC_APSS_QDSS_TSCTR_DIV8_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_APSS_QDSS_TSCTR_DIV8_CBCR_ADDR, m)
#define HWIO_GCC_APSS_QDSS_TSCTR_DIV8_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_APSS_QDSS_TSCTR_DIV8_CBCR_ADDR,v)
#define HWIO_GCC_APSS_QDSS_TSCTR_DIV8_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APSS_QDSS_TSCTR_DIV8_CBCR_ADDR,m,v,HWIO_GCC_APSS_QDSS_TSCTR_DIV8_CBCR_IN)
#define HWIO_GCC_APSS_QDSS_TSCTR_DIV8_CBCR_CLK_OFF_BMSK                                           0x80000000
#define HWIO_GCC_APSS_QDSS_TSCTR_DIV8_CBCR_CLK_OFF_SHFT                                                 0x1f
#define HWIO_GCC_APSS_QDSS_TSCTR_DIV8_CBCR_CLK_ARES_BMSK                                                 0x4
#define HWIO_GCC_APSS_QDSS_TSCTR_DIV8_CBCR_CLK_ARES_SHFT                                                 0x2
#define HWIO_GCC_APSS_QDSS_TSCTR_DIV8_CBCR_CLK_ENABLE_BMSK                                               0x1
#define HWIO_GCC_APSS_QDSS_TSCTR_DIV8_CBCR_CLK_ENABLE_SHFT                                               0x0

#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00049000)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_RMSK                                                              0x1
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_IN          \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_ADDR, HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_RMSK)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_ADDR, m)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_ADDR,v)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_ADDR,m,v,HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_IN)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_BLK_ARES_BMSK                                                     0x1
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_BLK_ARES_SHFT                                                     0x0

#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00049004)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_RMSK                                                  0x80000005
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR, HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_RMSK)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR,m,v,HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_IN)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ARES_BMSK                                                0x4
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ARES_SHFT                                                0x2
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ENABLE_SHFT                                              0x0

#define HWIO_GCC_SNOC_BUS_TIMEOUT1_BCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00049008)
#define HWIO_GCC_SNOC_BUS_TIMEOUT1_BCR_RMSK                                                              0x1
#define HWIO_GCC_SNOC_BUS_TIMEOUT1_BCR_IN          \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT1_BCR_ADDR, HWIO_GCC_SNOC_BUS_TIMEOUT1_BCR_RMSK)
#define HWIO_GCC_SNOC_BUS_TIMEOUT1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT1_BCR_ADDR, m)
#define HWIO_GCC_SNOC_BUS_TIMEOUT1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_BUS_TIMEOUT1_BCR_ADDR,v)
#define HWIO_GCC_SNOC_BUS_TIMEOUT1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_BUS_TIMEOUT1_BCR_ADDR,m,v,HWIO_GCC_SNOC_BUS_TIMEOUT1_BCR_IN)
#define HWIO_GCC_SNOC_BUS_TIMEOUT1_BCR_BLK_ARES_BMSK                                                     0x1
#define HWIO_GCC_SNOC_BUS_TIMEOUT1_BCR_BLK_ARES_SHFT                                                     0x0

#define HWIO_GCC_SNOC_BUS_TIMEOUT1_AHB_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0004900c)
#define HWIO_GCC_SNOC_BUS_TIMEOUT1_AHB_CBCR_RMSK                                                  0x80000005
#define HWIO_GCC_SNOC_BUS_TIMEOUT1_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT1_AHB_CBCR_ADDR, HWIO_GCC_SNOC_BUS_TIMEOUT1_AHB_CBCR_RMSK)
#define HWIO_GCC_SNOC_BUS_TIMEOUT1_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT1_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SNOC_BUS_TIMEOUT1_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_BUS_TIMEOUT1_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SNOC_BUS_TIMEOUT1_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_BUS_TIMEOUT1_AHB_CBCR_ADDR,m,v,HWIO_GCC_SNOC_BUS_TIMEOUT1_AHB_CBCR_IN)
#define HWIO_GCC_SNOC_BUS_TIMEOUT1_AHB_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_SNOC_BUS_TIMEOUT1_AHB_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_SNOC_BUS_TIMEOUT1_AHB_CBCR_CLK_ARES_BMSK                                                0x4
#define HWIO_GCC_SNOC_BUS_TIMEOUT1_AHB_CBCR_CLK_ARES_SHFT                                                0x2
#define HWIO_GCC_SNOC_BUS_TIMEOUT1_AHB_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_SNOC_BUS_TIMEOUT1_AHB_CBCR_CLK_ENABLE_SHFT                                              0x0

#define HWIO_GCC_SNOC_BUS_TIMEOUT3_BCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00049010)
#define HWIO_GCC_SNOC_BUS_TIMEOUT3_BCR_RMSK                                                              0x1
#define HWIO_GCC_SNOC_BUS_TIMEOUT3_BCR_IN          \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT3_BCR_ADDR, HWIO_GCC_SNOC_BUS_TIMEOUT3_BCR_RMSK)
#define HWIO_GCC_SNOC_BUS_TIMEOUT3_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT3_BCR_ADDR, m)
#define HWIO_GCC_SNOC_BUS_TIMEOUT3_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_BUS_TIMEOUT3_BCR_ADDR,v)
#define HWIO_GCC_SNOC_BUS_TIMEOUT3_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_BUS_TIMEOUT3_BCR_ADDR,m,v,HWIO_GCC_SNOC_BUS_TIMEOUT3_BCR_IN)
#define HWIO_GCC_SNOC_BUS_TIMEOUT3_BCR_BLK_ARES_BMSK                                                     0x1
#define HWIO_GCC_SNOC_BUS_TIMEOUT3_BCR_BLK_ARES_SHFT                                                     0x0

#define HWIO_GCC_SNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00049014)
#define HWIO_GCC_SNOC_BUS_TIMEOUT3_AHB_CBCR_RMSK                                                  0x80000005
#define HWIO_GCC_SNOC_BUS_TIMEOUT3_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR, HWIO_GCC_SNOC_BUS_TIMEOUT3_AHB_CBCR_RMSK)
#define HWIO_GCC_SNOC_BUS_TIMEOUT3_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SNOC_BUS_TIMEOUT3_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SNOC_BUS_TIMEOUT3_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR,m,v,HWIO_GCC_SNOC_BUS_TIMEOUT3_AHB_CBCR_IN)
#define HWIO_GCC_SNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_SNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_SNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_ARES_BMSK                                                0x4
#define HWIO_GCC_SNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_ARES_SHFT                                                0x2
#define HWIO_GCC_SNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_SNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_ENABLE_SHFT                                              0x0

#define HWIO_GCC_SNOC_BUS_TIMEOUT_EXTREF_BCR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00049018)
#define HWIO_GCC_SNOC_BUS_TIMEOUT_EXTREF_BCR_RMSK                                                        0x1
#define HWIO_GCC_SNOC_BUS_TIMEOUT_EXTREF_BCR_IN          \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT_EXTREF_BCR_ADDR, HWIO_GCC_SNOC_BUS_TIMEOUT_EXTREF_BCR_RMSK)
#define HWIO_GCC_SNOC_BUS_TIMEOUT_EXTREF_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT_EXTREF_BCR_ADDR, m)
#define HWIO_GCC_SNOC_BUS_TIMEOUT_EXTREF_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_BUS_TIMEOUT_EXTREF_BCR_ADDR,v)
#define HWIO_GCC_SNOC_BUS_TIMEOUT_EXTREF_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_BUS_TIMEOUT_EXTREF_BCR_ADDR,m,v,HWIO_GCC_SNOC_BUS_TIMEOUT_EXTREF_BCR_IN)
#define HWIO_GCC_SNOC_BUS_TIMEOUT_EXTREF_BCR_BLK_ARES_BMSK                                               0x1
#define HWIO_GCC_SNOC_BUS_TIMEOUT_EXTREF_BCR_BLK_ARES_SHFT                                               0x0

#define HWIO_GCC_SNOC_BUS_TIMEOUT4_BCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00049030)
#define HWIO_GCC_SNOC_BUS_TIMEOUT4_BCR_RMSK                                                              0x1
#define HWIO_GCC_SNOC_BUS_TIMEOUT4_BCR_IN          \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT4_BCR_ADDR, HWIO_GCC_SNOC_BUS_TIMEOUT4_BCR_RMSK)
#define HWIO_GCC_SNOC_BUS_TIMEOUT4_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT4_BCR_ADDR, m)
#define HWIO_GCC_SNOC_BUS_TIMEOUT4_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_BUS_TIMEOUT4_BCR_ADDR,v)
#define HWIO_GCC_SNOC_BUS_TIMEOUT4_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_BUS_TIMEOUT4_BCR_ADDR,m,v,HWIO_GCC_SNOC_BUS_TIMEOUT4_BCR_IN)
#define HWIO_GCC_SNOC_BUS_TIMEOUT4_BCR_BLK_ARES_BMSK                                                     0x1
#define HWIO_GCC_SNOC_BUS_TIMEOUT4_BCR_BLK_ARES_SHFT                                                     0x0

#define HWIO_GCC_SNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00049034)
#define HWIO_GCC_SNOC_BUS_TIMEOUT4_AHB_CBCR_RMSK                                                  0x80000005
#define HWIO_GCC_SNOC_BUS_TIMEOUT4_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR, HWIO_GCC_SNOC_BUS_TIMEOUT4_AHB_CBCR_RMSK)
#define HWIO_GCC_SNOC_BUS_TIMEOUT4_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SNOC_BUS_TIMEOUT4_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SNOC_BUS_TIMEOUT4_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR,m,v,HWIO_GCC_SNOC_BUS_TIMEOUT4_AHB_CBCR_IN)
#define HWIO_GCC_SNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_SNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_SNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_ARES_BMSK                                                0x4
#define HWIO_GCC_SNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_ARES_SHFT                                                0x2
#define HWIO_GCC_SNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_SNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_ENABLE_SHFT                                              0x0

#define HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0004a000)
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_RMSK                                                              0x1
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_IN          \
        in_dword_masked(HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_ADDR, HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_RMSK)
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_ADDR, m)
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_ADDR,v)
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_ADDR,m,v,HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_IN)
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_BLK_ARES_BMSK                                                     0x1
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_BLK_ARES_SHFT                                                     0x0

#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT1_BCR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0004a004)
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT1_BCR_RMSK                                                       0x1
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT1_BCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT1_BCR_ADDR, HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT1_BCR_RMSK)
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT1_BCR_ADDR, m)
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT1_BCR_ADDR,v)
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT1_BCR_ADDR,m,v,HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT1_BCR_IN)
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT1_BCR_BLK_ARES_BMSK                                              0x1
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT1_BCR_BLK_ARES_SHFT                                              0x0

#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT1_AHB_CBCR_ADDR                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0004a008)
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT1_AHB_CBCR_RMSK                                           0x80000005
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT1_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT1_AHB_CBCR_ADDR, HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT1_AHB_CBCR_RMSK)
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT1_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT1_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT1_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT1_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT1_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT1_AHB_CBCR_ADDR,m,v,HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT1_AHB_CBCR_IN)
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT1_AHB_CBCR_CLK_OFF_BMSK                                   0x80000000
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT1_AHB_CBCR_CLK_OFF_SHFT                                         0x1f
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT1_AHB_CBCR_CLK_ARES_BMSK                                         0x4
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT1_AHB_CBCR_CLK_ARES_SHFT                                         0x2
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT1_AHB_CBCR_CLK_ENABLE_BMSK                                       0x1
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT1_AHB_CBCR_CLK_ENABLE_SHFT                                       0x0

#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT2_BCR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0004a00c)
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT2_BCR_RMSK                                                       0x1
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT2_BCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT2_BCR_ADDR, HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT2_BCR_RMSK)
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT2_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT2_BCR_ADDR, m)
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT2_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT2_BCR_ADDR,v)
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT2_BCR_ADDR,m,v,HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT2_BCR_IN)
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT2_BCR_BLK_ARES_BMSK                                              0x1
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT2_BCR_BLK_ARES_SHFT                                              0x0

#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT2_AHB_CBCR_ADDR                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0004a010)
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT2_AHB_CBCR_RMSK                                           0x80000005
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT2_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT2_AHB_CBCR_ADDR, HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT2_AHB_CBCR_RMSK)
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT2_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT2_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT2_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT2_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT2_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT2_AHB_CBCR_ADDR,m,v,HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT2_AHB_CBCR_IN)
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT2_AHB_CBCR_CLK_OFF_BMSK                                   0x80000000
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT2_AHB_CBCR_CLK_OFF_SHFT                                         0x1f
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT2_AHB_CBCR_CLK_ARES_BMSK                                         0x4
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT2_AHB_CBCR_CLK_ARES_SHFT                                         0x2
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT2_AHB_CBCR_CLK_ENABLE_BMSK                                       0x1
#define HWIO_GCC_CNOC_PERIPH_BUS_TIMEOUT2_AHB_CBCR_CLK_ENABLE_SHFT                                       0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0004b000)
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_RMSK                                                              0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_BLK_ARES_BMSK                                                     0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_BLK_ARES_SHFT                                                     0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0004b004)
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_RMSK                                                  0x80000005
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ARES_BMSK                                                0x4
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ARES_SHFT                                                0x2
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ENABLE_SHFT                                              0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0004b010)
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_RMSK                                                              0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_BLK_ARES_BMSK                                                     0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_BLK_ARES_SHFT                                                     0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0004b014)
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_RMSK                                                  0x80000005
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_ARES_BMSK                                                0x4
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_ARES_SHFT                                                0x2
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_ENABLE_SHFT                                              0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0004b018)
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_RMSK                                                              0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_BLK_ARES_BMSK                                                     0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_BLK_ARES_SHFT                                                     0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0004b01c)
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_RMSK                                                  0x80000005
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_ARES_BMSK                                                0x4
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_ARES_SHFT                                                0x2
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_ENABLE_SHFT                                              0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0004b020)
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_RMSK                                                              0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_BLK_ARES_BMSK                                                     0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_BLK_ARES_SHFT                                                     0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0004b024)
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_RMSK                                                  0x80000005
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_ARES_BMSK                                                0x4
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_ARES_SHFT                                                0x2
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_ENABLE_SHFT                                              0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0004b028)
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_RMSK                                                              0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_BLK_ARES_BMSK                                                     0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_BLK_ARES_SHFT                                                     0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0004b02c)
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_RMSK                                                  0x80000005
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_CLK_ARES_BMSK                                                0x4
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_CLK_ARES_SHFT                                                0x2
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_CLK_ENABLE_SHFT                                              0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0004b030)
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_RMSK                                                              0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_BLK_ARES_BMSK                                                     0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_BLK_ARES_SHFT                                                     0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0004b034)
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_RMSK                                                  0x80000005
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_CLK_ARES_BMSK                                                0x4
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_CLK_ARES_SHFT                                                0x2
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_CLK_ENABLE_SHFT                                              0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT7_BCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0004b038)
#define HWIO_GCC_CNOC_BUS_TIMEOUT7_BCR_RMSK                                                              0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT7_BCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT7_BCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT7_BCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT7_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT7_BCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT7_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT7_BCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT7_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT7_BCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT7_BCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT7_BCR_BLK_ARES_BMSK                                                     0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT7_BCR_BLK_ARES_SHFT                                                     0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT7_AHB_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0004b03c)
#define HWIO_GCC_CNOC_BUS_TIMEOUT7_AHB_CBCR_RMSK                                                  0x80000005
#define HWIO_GCC_CNOC_BUS_TIMEOUT7_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT7_AHB_CBCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT7_AHB_CBCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT7_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT7_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT7_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT7_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT7_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT7_AHB_CBCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT7_AHB_CBCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT7_AHB_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_CNOC_BUS_TIMEOUT7_AHB_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_CNOC_BUS_TIMEOUT7_AHB_CBCR_CLK_ARES_BMSK                                                0x4
#define HWIO_GCC_CNOC_BUS_TIMEOUT7_AHB_CBCR_CLK_ARES_SHFT                                                0x2
#define HWIO_GCC_CNOC_BUS_TIMEOUT7_AHB_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT7_AHB_CBCR_CLK_ENABLE_SHFT                                              0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT8_BCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00080000)
#define HWIO_GCC_CNOC_BUS_TIMEOUT8_BCR_RMSK                                                              0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT8_BCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT8_BCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT8_BCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT8_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT8_BCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT8_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT8_BCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT8_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT8_BCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT8_BCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT8_BCR_BLK_ARES_BMSK                                                     0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT8_BCR_BLK_ARES_SHFT                                                     0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT8_AHB_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00080004)
#define HWIO_GCC_CNOC_BUS_TIMEOUT8_AHB_CBCR_RMSK                                                  0x80000005
#define HWIO_GCC_CNOC_BUS_TIMEOUT8_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT8_AHB_CBCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT8_AHB_CBCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT8_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT8_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT8_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT8_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT8_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT8_AHB_CBCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT8_AHB_CBCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT8_AHB_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_CNOC_BUS_TIMEOUT8_AHB_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_CNOC_BUS_TIMEOUT8_AHB_CBCR_CLK_ARES_BMSK                                                0x4
#define HWIO_GCC_CNOC_BUS_TIMEOUT8_AHB_CBCR_CLK_ARES_SHFT                                                0x2
#define HWIO_GCC_CNOC_BUS_TIMEOUT8_AHB_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT8_AHB_CBCR_CLK_ENABLE_SHFT                                              0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT9_BCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00080008)
#define HWIO_GCC_CNOC_BUS_TIMEOUT9_BCR_RMSK                                                              0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT9_BCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT9_BCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT9_BCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT9_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT9_BCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT9_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT9_BCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT9_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT9_BCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT9_BCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT9_BCR_BLK_ARES_BMSK                                                     0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT9_BCR_BLK_ARES_SHFT                                                     0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT9_AHB_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0008000c)
#define HWIO_GCC_CNOC_BUS_TIMEOUT9_AHB_CBCR_RMSK                                                  0x80000005
#define HWIO_GCC_CNOC_BUS_TIMEOUT9_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT9_AHB_CBCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT9_AHB_CBCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT9_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT9_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT9_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT9_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT9_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT9_AHB_CBCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT9_AHB_CBCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT9_AHB_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_CNOC_BUS_TIMEOUT9_AHB_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_CNOC_BUS_TIMEOUT9_AHB_CBCR_CLK_ARES_BMSK                                                0x4
#define HWIO_GCC_CNOC_BUS_TIMEOUT9_AHB_CBCR_CLK_ARES_SHFT                                                0x2
#define HWIO_GCC_CNOC_BUS_TIMEOUT9_AHB_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT9_AHB_CBCR_CLK_ENABLE_SHFT                                              0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT10_BCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00080010)
#define HWIO_GCC_CNOC_BUS_TIMEOUT10_BCR_RMSK                                                             0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT10_BCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT10_BCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT10_BCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT10_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT10_BCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT10_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT10_BCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT10_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT10_BCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT10_BCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT10_BCR_BLK_ARES_BMSK                                                    0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT10_BCR_BLK_ARES_SHFT                                                    0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT10_AHB_CBCR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00080014)
#define HWIO_GCC_CNOC_BUS_TIMEOUT10_AHB_CBCR_RMSK                                                 0x80000005
#define HWIO_GCC_CNOC_BUS_TIMEOUT10_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT10_AHB_CBCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT10_AHB_CBCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT10_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT10_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT10_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT10_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT10_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT10_AHB_CBCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT10_AHB_CBCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT10_AHB_CBCR_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_CNOC_BUS_TIMEOUT10_AHB_CBCR_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_CNOC_BUS_TIMEOUT10_AHB_CBCR_CLK_ARES_BMSK                                               0x4
#define HWIO_GCC_CNOC_BUS_TIMEOUT10_AHB_CBCR_CLK_ARES_SHFT                                               0x2
#define HWIO_GCC_CNOC_BUS_TIMEOUT10_AHB_CBCR_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT10_AHB_CBCR_CLK_ENABLE_SHFT                                             0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT11_BCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00080018)
#define HWIO_GCC_CNOC_BUS_TIMEOUT11_BCR_RMSK                                                             0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT11_BCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT11_BCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT11_BCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT11_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT11_BCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT11_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT11_BCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT11_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT11_BCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT11_BCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT11_BCR_BLK_ARES_BMSK                                                    0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT11_BCR_BLK_ARES_SHFT                                                    0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT11_AHB_CBCR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0008001c)
#define HWIO_GCC_CNOC_BUS_TIMEOUT11_AHB_CBCR_RMSK                                                 0x80000005
#define HWIO_GCC_CNOC_BUS_TIMEOUT11_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT11_AHB_CBCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT11_AHB_CBCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT11_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT11_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT11_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT11_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT11_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT11_AHB_CBCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT11_AHB_CBCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT11_AHB_CBCR_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_CNOC_BUS_TIMEOUT11_AHB_CBCR_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_CNOC_BUS_TIMEOUT11_AHB_CBCR_CLK_ARES_BMSK                                               0x4
#define HWIO_GCC_CNOC_BUS_TIMEOUT11_AHB_CBCR_CLK_ARES_SHFT                                               0x2
#define HWIO_GCC_CNOC_BUS_TIMEOUT11_AHB_CBCR_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT11_AHB_CBCR_CLK_ENABLE_SHFT                                             0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT12_BCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00080020)
#define HWIO_GCC_CNOC_BUS_TIMEOUT12_BCR_RMSK                                                             0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT12_BCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT12_BCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT12_BCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT12_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT12_BCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT12_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT12_BCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT12_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT12_BCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT12_BCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT12_BCR_BLK_ARES_BMSK                                                    0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT12_BCR_BLK_ARES_SHFT                                                    0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT12_AHB_CBCR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00080024)
#define HWIO_GCC_CNOC_BUS_TIMEOUT12_AHB_CBCR_RMSK                                                 0x80000005
#define HWIO_GCC_CNOC_BUS_TIMEOUT12_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT12_AHB_CBCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT12_AHB_CBCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT12_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT12_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT12_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT12_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT12_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT12_AHB_CBCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT12_AHB_CBCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT12_AHB_CBCR_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_CNOC_BUS_TIMEOUT12_AHB_CBCR_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_CNOC_BUS_TIMEOUT12_AHB_CBCR_CLK_ARES_BMSK                                               0x4
#define HWIO_GCC_CNOC_BUS_TIMEOUT12_AHB_CBCR_CLK_ARES_SHFT                                               0x2
#define HWIO_GCC_CNOC_BUS_TIMEOUT12_AHB_CBCR_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT12_AHB_CBCR_CLK_ENABLE_SHFT                                             0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT13_BCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00080028)
#define HWIO_GCC_CNOC_BUS_TIMEOUT13_BCR_RMSK                                                             0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT13_BCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT13_BCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT13_BCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT13_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT13_BCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT13_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT13_BCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT13_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT13_BCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT13_BCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT13_BCR_BLK_ARES_BMSK                                                    0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT13_BCR_BLK_ARES_SHFT                                                    0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT13_AHB_CBCR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0008002c)
#define HWIO_GCC_CNOC_BUS_TIMEOUT13_AHB_CBCR_RMSK                                                 0x80000005
#define HWIO_GCC_CNOC_BUS_TIMEOUT13_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT13_AHB_CBCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT13_AHB_CBCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT13_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT13_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT13_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT13_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT13_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT13_AHB_CBCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT13_AHB_CBCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT13_AHB_CBCR_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_CNOC_BUS_TIMEOUT13_AHB_CBCR_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_CNOC_BUS_TIMEOUT13_AHB_CBCR_CLK_ARES_BMSK                                               0x4
#define HWIO_GCC_CNOC_BUS_TIMEOUT13_AHB_CBCR_CLK_ARES_SHFT                                               0x2
#define HWIO_GCC_CNOC_BUS_TIMEOUT13_AHB_CBCR_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT13_AHB_CBCR_CLK_ENABLE_SHFT                                             0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT14_BCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00080030)
#define HWIO_GCC_CNOC_BUS_TIMEOUT14_BCR_RMSK                                                             0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT14_BCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT14_BCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT14_BCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT14_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT14_BCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT14_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT14_BCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT14_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT14_BCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT14_BCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT14_BCR_BLK_ARES_BMSK                                                    0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT14_BCR_BLK_ARES_SHFT                                                    0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT14_AHB_CBCR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00080034)
#define HWIO_GCC_CNOC_BUS_TIMEOUT14_AHB_CBCR_RMSK                                                 0x80000005
#define HWIO_GCC_CNOC_BUS_TIMEOUT14_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT14_AHB_CBCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT14_AHB_CBCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT14_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT14_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT14_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT14_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT14_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT14_AHB_CBCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT14_AHB_CBCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT14_AHB_CBCR_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_CNOC_BUS_TIMEOUT14_AHB_CBCR_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_CNOC_BUS_TIMEOUT14_AHB_CBCR_CLK_ARES_BMSK                                               0x4
#define HWIO_GCC_CNOC_BUS_TIMEOUT14_AHB_CBCR_CLK_ARES_SHFT                                               0x2
#define HWIO_GCC_CNOC_BUS_TIMEOUT14_AHB_CBCR_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT14_AHB_CBCR_CLK_ENABLE_SHFT                                             0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT_EXTREF_BCR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00080038)
#define HWIO_GCC_CNOC_BUS_TIMEOUT_EXTREF_BCR_RMSK                                                        0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT_EXTREF_BCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT_EXTREF_BCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT_EXTREF_BCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT_EXTREF_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT_EXTREF_BCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT_EXTREF_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT_EXTREF_BCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT_EXTREF_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT_EXTREF_BCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT_EXTREF_BCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT_EXTREF_BCR_BLK_ARES_BMSK                                               0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT_EXTREF_BCR_BLK_ARES_SHFT                                               0x0

#define HWIO_GCC_APB2JTAG_BCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0004c000)
#define HWIO_GCC_APB2JTAG_BCR_RMSK                                                                       0x1
#define HWIO_GCC_APB2JTAG_BCR_IN          \
        in_dword_masked(HWIO_GCC_APB2JTAG_BCR_ADDR, HWIO_GCC_APB2JTAG_BCR_RMSK)
#define HWIO_GCC_APB2JTAG_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_APB2JTAG_BCR_ADDR, m)
#define HWIO_GCC_APB2JTAG_BCR_OUT(v)      \
        out_dword(HWIO_GCC_APB2JTAG_BCR_ADDR,v)
#define HWIO_GCC_APB2JTAG_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APB2JTAG_BCR_ADDR,m,v,HWIO_GCC_APB2JTAG_BCR_IN)
#define HWIO_GCC_APB2JTAG_BCR_BLK_ARES_BMSK                                                              0x1
#define HWIO_GCC_APB2JTAG_BCR_BLK_ARES_SHFT                                                              0x0

#define HWIO_GCC_QDSS_APB2JTAG_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0004c004)
#define HWIO_GCC_QDSS_APB2JTAG_CBCR_RMSK                                                          0x80000005
#define HWIO_GCC_QDSS_APB2JTAG_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_APB2JTAG_CBCR_ADDR, HWIO_GCC_QDSS_APB2JTAG_CBCR_RMSK)
#define HWIO_GCC_QDSS_APB2JTAG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_APB2JTAG_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_APB2JTAG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_APB2JTAG_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_APB2JTAG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_APB2JTAG_CBCR_ADDR,m,v,HWIO_GCC_QDSS_APB2JTAG_CBCR_IN)
#define HWIO_GCC_QDSS_APB2JTAG_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_QDSS_APB2JTAG_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_QDSS_APB2JTAG_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_QDSS_APB2JTAG_CBCR_CLK_ARES_SHFT                                                        0x2
#define HWIO_GCC_QDSS_APB2JTAG_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_QDSS_APB2JTAG_CBCR_CLK_ENABLE_SHFT                                                      0x0

#define HWIO_GCC_RBCPR_CX_BCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0004e000)
#define HWIO_GCC_RBCPR_CX_BCR_RMSK                                                                       0x1
#define HWIO_GCC_RBCPR_CX_BCR_IN          \
        in_dword_masked(HWIO_GCC_RBCPR_CX_BCR_ADDR, HWIO_GCC_RBCPR_CX_BCR_RMSK)
#define HWIO_GCC_RBCPR_CX_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_CX_BCR_ADDR, m)
#define HWIO_GCC_RBCPR_CX_BCR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_CX_BCR_ADDR,v)
#define HWIO_GCC_RBCPR_CX_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_CX_BCR_ADDR,m,v,HWIO_GCC_RBCPR_CX_BCR_IN)
#define HWIO_GCC_RBCPR_CX_BCR_BLK_ARES_BMSK                                                              0x1
#define HWIO_GCC_RBCPR_CX_BCR_BLK_ARES_SHFT                                                              0x0

#define HWIO_GCC_RBCPR_CX_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0004e004)
#define HWIO_GCC_RBCPR_CX_CBCR_RMSK                                                               0x80000005
#define HWIO_GCC_RBCPR_CX_CBCR_IN          \
        in_dword_masked(HWIO_GCC_RBCPR_CX_CBCR_ADDR, HWIO_GCC_RBCPR_CX_CBCR_RMSK)
#define HWIO_GCC_RBCPR_CX_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_CX_CBCR_ADDR, m)
#define HWIO_GCC_RBCPR_CX_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_CX_CBCR_ADDR,v)
#define HWIO_GCC_RBCPR_CX_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_CX_CBCR_ADDR,m,v,HWIO_GCC_RBCPR_CX_CBCR_IN)
#define HWIO_GCC_RBCPR_CX_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_RBCPR_CX_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_RBCPR_CX_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_RBCPR_CX_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_RBCPR_CX_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_RBCPR_CX_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_RBCPR_CX_AHB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0004e008)
#define HWIO_GCC_RBCPR_CX_AHB_CBCR_RMSK                                                           0xf0008005
#define HWIO_GCC_RBCPR_CX_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_RBCPR_CX_AHB_CBCR_ADDR, HWIO_GCC_RBCPR_CX_AHB_CBCR_RMSK)
#define HWIO_GCC_RBCPR_CX_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_CX_AHB_CBCR_ADDR, m)
#define HWIO_GCC_RBCPR_CX_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_CX_AHB_CBCR_ADDR,v)
#define HWIO_GCC_RBCPR_CX_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_CX_AHB_CBCR_ADDR,m,v,HWIO_GCC_RBCPR_CX_AHB_CBCR_IN)
#define HWIO_GCC_RBCPR_CX_AHB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_RBCPR_CX_AHB_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_RBCPR_CX_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                  0x70000000
#define HWIO_GCC_RBCPR_CX_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                        0x1c
#define HWIO_GCC_RBCPR_CX_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                          0x8000
#define HWIO_GCC_RBCPR_CX_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                             0xf
#define HWIO_GCC_RBCPR_CX_AHB_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_RBCPR_CX_AHB_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_RBCPR_CX_AHB_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_RBCPR_CX_AHB_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_RBCPR_CX_CMD_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0004e00c)
#define HWIO_GCC_RBCPR_CX_CMD_RCGR_RMSK                                                           0x80000013
#define HWIO_GCC_RBCPR_CX_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_RBCPR_CX_CMD_RCGR_ADDR, HWIO_GCC_RBCPR_CX_CMD_RCGR_RMSK)
#define HWIO_GCC_RBCPR_CX_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_CX_CMD_RCGR_ADDR, m)
#define HWIO_GCC_RBCPR_CX_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_CX_CMD_RCGR_ADDR,v)
#define HWIO_GCC_RBCPR_CX_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_CX_CMD_RCGR_ADDR,m,v,HWIO_GCC_RBCPR_CX_CMD_RCGR_IN)
#define HWIO_GCC_RBCPR_CX_CMD_RCGR_ROOT_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_RBCPR_CX_CMD_RCGR_ROOT_OFF_SHFT                                                        0x1f
#define HWIO_GCC_RBCPR_CX_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                  0x10
#define HWIO_GCC_RBCPR_CX_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                   0x4
#define HWIO_GCC_RBCPR_CX_CMD_RCGR_ROOT_EN_BMSK                                                          0x2
#define HWIO_GCC_RBCPR_CX_CMD_RCGR_ROOT_EN_SHFT                                                          0x1
#define HWIO_GCC_RBCPR_CX_CMD_RCGR_UPDATE_BMSK                                                           0x1
#define HWIO_GCC_RBCPR_CX_CMD_RCGR_UPDATE_SHFT                                                           0x0

#define HWIO_GCC_RBCPR_CX_CFG_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0004e010)
#define HWIO_GCC_RBCPR_CX_CFG_RCGR_RMSK                                                                0x71f
#define HWIO_GCC_RBCPR_CX_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_RBCPR_CX_CFG_RCGR_ADDR, HWIO_GCC_RBCPR_CX_CFG_RCGR_RMSK)
#define HWIO_GCC_RBCPR_CX_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_CX_CFG_RCGR_ADDR, m)
#define HWIO_GCC_RBCPR_CX_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_CX_CFG_RCGR_ADDR,v)
#define HWIO_GCC_RBCPR_CX_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_CX_CFG_RCGR_ADDR,m,v,HWIO_GCC_RBCPR_CX_CFG_RCGR_IN)
#define HWIO_GCC_RBCPR_CX_CFG_RCGR_SRC_SEL_BMSK                                                        0x700
#define HWIO_GCC_RBCPR_CX_CFG_RCGR_SRC_SEL_SHFT                                                          0x8
#define HWIO_GCC_RBCPR_CX_CFG_RCGR_SRC_DIV_BMSK                                                         0x1f
#define HWIO_GCC_RBCPR_CX_CFG_RCGR_SRC_DIV_SHFT                                                          0x0

#define HWIO_GCC_RBCPR_MX_BCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0004f000)
#define HWIO_GCC_RBCPR_MX_BCR_RMSK                                                                       0x1
#define HWIO_GCC_RBCPR_MX_BCR_IN          \
        in_dword_masked(HWIO_GCC_RBCPR_MX_BCR_ADDR, HWIO_GCC_RBCPR_MX_BCR_RMSK)
#define HWIO_GCC_RBCPR_MX_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_MX_BCR_ADDR, m)
#define HWIO_GCC_RBCPR_MX_BCR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_MX_BCR_ADDR,v)
#define HWIO_GCC_RBCPR_MX_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_MX_BCR_ADDR,m,v,HWIO_GCC_RBCPR_MX_BCR_IN)
#define HWIO_GCC_RBCPR_MX_BCR_BLK_ARES_BMSK                                                              0x1
#define HWIO_GCC_RBCPR_MX_BCR_BLK_ARES_SHFT                                                              0x0

#define HWIO_GCC_RBCPR_MX_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0004f004)
#define HWIO_GCC_RBCPR_MX_CBCR_RMSK                                                               0x80000005
#define HWIO_GCC_RBCPR_MX_CBCR_IN          \
        in_dword_masked(HWIO_GCC_RBCPR_MX_CBCR_ADDR, HWIO_GCC_RBCPR_MX_CBCR_RMSK)
#define HWIO_GCC_RBCPR_MX_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_MX_CBCR_ADDR, m)
#define HWIO_GCC_RBCPR_MX_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_MX_CBCR_ADDR,v)
#define HWIO_GCC_RBCPR_MX_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_MX_CBCR_ADDR,m,v,HWIO_GCC_RBCPR_MX_CBCR_IN)
#define HWIO_GCC_RBCPR_MX_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_RBCPR_MX_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_RBCPR_MX_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_RBCPR_MX_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_RBCPR_MX_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_RBCPR_MX_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_RBCPR_MX_AHB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0004f008)
#define HWIO_GCC_RBCPR_MX_AHB_CBCR_RMSK                                                           0xf0008005
#define HWIO_GCC_RBCPR_MX_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_RBCPR_MX_AHB_CBCR_ADDR, HWIO_GCC_RBCPR_MX_AHB_CBCR_RMSK)
#define HWIO_GCC_RBCPR_MX_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_MX_AHB_CBCR_ADDR, m)
#define HWIO_GCC_RBCPR_MX_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_MX_AHB_CBCR_ADDR,v)
#define HWIO_GCC_RBCPR_MX_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_MX_AHB_CBCR_ADDR,m,v,HWIO_GCC_RBCPR_MX_AHB_CBCR_IN)
#define HWIO_GCC_RBCPR_MX_AHB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_RBCPR_MX_AHB_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_RBCPR_MX_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                  0x70000000
#define HWIO_GCC_RBCPR_MX_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                        0x1c
#define HWIO_GCC_RBCPR_MX_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                          0x8000
#define HWIO_GCC_RBCPR_MX_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                             0xf
#define HWIO_GCC_RBCPR_MX_AHB_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_RBCPR_MX_AHB_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_RBCPR_MX_AHB_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_RBCPR_MX_AHB_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_RBCPR_MX_CMD_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0004f00c)
#define HWIO_GCC_RBCPR_MX_CMD_RCGR_RMSK                                                           0x80000013
#define HWIO_GCC_RBCPR_MX_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_RBCPR_MX_CMD_RCGR_ADDR, HWIO_GCC_RBCPR_MX_CMD_RCGR_RMSK)
#define HWIO_GCC_RBCPR_MX_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_MX_CMD_RCGR_ADDR, m)
#define HWIO_GCC_RBCPR_MX_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_MX_CMD_RCGR_ADDR,v)
#define HWIO_GCC_RBCPR_MX_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_MX_CMD_RCGR_ADDR,m,v,HWIO_GCC_RBCPR_MX_CMD_RCGR_IN)
#define HWIO_GCC_RBCPR_MX_CMD_RCGR_ROOT_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_RBCPR_MX_CMD_RCGR_ROOT_OFF_SHFT                                                        0x1f
#define HWIO_GCC_RBCPR_MX_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                  0x10
#define HWIO_GCC_RBCPR_MX_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                   0x4
#define HWIO_GCC_RBCPR_MX_CMD_RCGR_ROOT_EN_BMSK                                                          0x2
#define HWIO_GCC_RBCPR_MX_CMD_RCGR_ROOT_EN_SHFT                                                          0x1
#define HWIO_GCC_RBCPR_MX_CMD_RCGR_UPDATE_BMSK                                                           0x1
#define HWIO_GCC_RBCPR_MX_CMD_RCGR_UPDATE_SHFT                                                           0x0

#define HWIO_GCC_RBCPR_MX_CFG_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0004f010)
#define HWIO_GCC_RBCPR_MX_CFG_RCGR_RMSK                                                                0x71f
#define HWIO_GCC_RBCPR_MX_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_RBCPR_MX_CFG_RCGR_ADDR, HWIO_GCC_RBCPR_MX_CFG_RCGR_RMSK)
#define HWIO_GCC_RBCPR_MX_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_MX_CFG_RCGR_ADDR, m)
#define HWIO_GCC_RBCPR_MX_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_MX_CFG_RCGR_ADDR,v)
#define HWIO_GCC_RBCPR_MX_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_MX_CFG_RCGR_ADDR,m,v,HWIO_GCC_RBCPR_MX_CFG_RCGR_IN)
#define HWIO_GCC_RBCPR_MX_CFG_RCGR_SRC_SEL_BMSK                                                        0x700
#define HWIO_GCC_RBCPR_MX_CFG_RCGR_SRC_SEL_SHFT                                                          0x8
#define HWIO_GCC_RBCPR_MX_CFG_RCGR_SRC_DIV_BMSK                                                         0x1f
#define HWIO_GCC_RBCPR_MX_CFG_RCGR_SRC_DIV_SHFT                                                          0x0

#define HWIO_GCC_GP1_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00064000)
#define HWIO_GCC_GP1_CBCR_RMSK                                                                    0x80000005
#define HWIO_GCC_GP1_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GP1_CBCR_ADDR, HWIO_GCC_GP1_CBCR_RMSK)
#define HWIO_GCC_GP1_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP1_CBCR_ADDR, m)
#define HWIO_GCC_GP1_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GP1_CBCR_ADDR,v)
#define HWIO_GCC_GP1_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP1_CBCR_ADDR,m,v,HWIO_GCC_GP1_CBCR_IN)
#define HWIO_GCC_GP1_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_GP1_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_GP1_CBCR_CLK_ARES_BMSK                                                                  0x4
#define HWIO_GCC_GP1_CBCR_CLK_ARES_SHFT                                                                  0x2
#define HWIO_GCC_GP1_CBCR_CLK_ENABLE_BMSK                                                                0x1
#define HWIO_GCC_GP1_CBCR_CLK_ENABLE_SHFT                                                                0x0

#define HWIO_GCC_GP1_CMD_RCGR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00064004)
#define HWIO_GCC_GP1_CMD_RCGR_RMSK                                                                0x800000f3
#define HWIO_GCC_GP1_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GP1_CMD_RCGR_ADDR, HWIO_GCC_GP1_CMD_RCGR_RMSK)
#define HWIO_GCC_GP1_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP1_CMD_RCGR_ADDR, m)
#define HWIO_GCC_GP1_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GP1_CMD_RCGR_ADDR,v)
#define HWIO_GCC_GP1_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP1_CMD_RCGR_ADDR,m,v,HWIO_GCC_GP1_CMD_RCGR_IN)
#define HWIO_GCC_GP1_CMD_RCGR_ROOT_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_GP1_CMD_RCGR_ROOT_OFF_SHFT                                                             0x1f
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_D_BMSK                                                              0x80
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_D_SHFT                                                               0x7
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_N_BMSK                                                              0x40
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_N_SHFT                                                               0x6
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_M_BMSK                                                              0x20
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_M_SHFT                                                               0x5
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                       0x10
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                        0x4
#define HWIO_GCC_GP1_CMD_RCGR_ROOT_EN_BMSK                                                               0x2
#define HWIO_GCC_GP1_CMD_RCGR_ROOT_EN_SHFT                                                               0x1
#define HWIO_GCC_GP1_CMD_RCGR_UPDATE_BMSK                                                                0x1
#define HWIO_GCC_GP1_CMD_RCGR_UPDATE_SHFT                                                                0x0

#define HWIO_GCC_GP1_CFG_RCGR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00064008)
#define HWIO_GCC_GP1_CFG_RCGR_RMSK                                                                    0x371f
#define HWIO_GCC_GP1_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GP1_CFG_RCGR_ADDR, HWIO_GCC_GP1_CFG_RCGR_RMSK)
#define HWIO_GCC_GP1_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP1_CFG_RCGR_ADDR, m)
#define HWIO_GCC_GP1_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GP1_CFG_RCGR_ADDR,v)
#define HWIO_GCC_GP1_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP1_CFG_RCGR_ADDR,m,v,HWIO_GCC_GP1_CFG_RCGR_IN)
#define HWIO_GCC_GP1_CFG_RCGR_MODE_BMSK                                                               0x3000
#define HWIO_GCC_GP1_CFG_RCGR_MODE_SHFT                                                                  0xc
#define HWIO_GCC_GP1_CFG_RCGR_SRC_SEL_BMSK                                                             0x700
#define HWIO_GCC_GP1_CFG_RCGR_SRC_SEL_SHFT                                                               0x8
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_BMSK                                                              0x1f
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_SHFT                                                               0x0

#define HWIO_GCC_GP1_M_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0006400c)
#define HWIO_GCC_GP1_M_RMSK                                                                             0xff
#define HWIO_GCC_GP1_M_IN          \
        in_dword_masked(HWIO_GCC_GP1_M_ADDR, HWIO_GCC_GP1_M_RMSK)
#define HWIO_GCC_GP1_M_INM(m)      \
        in_dword_masked(HWIO_GCC_GP1_M_ADDR, m)
#define HWIO_GCC_GP1_M_OUT(v)      \
        out_dword(HWIO_GCC_GP1_M_ADDR,v)
#define HWIO_GCC_GP1_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP1_M_ADDR,m,v,HWIO_GCC_GP1_M_IN)
#define HWIO_GCC_GP1_M_M_BMSK                                                                           0xff
#define HWIO_GCC_GP1_M_M_SHFT                                                                            0x0

#define HWIO_GCC_GP1_N_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00064010)
#define HWIO_GCC_GP1_N_RMSK                                                                             0xff
#define HWIO_GCC_GP1_N_IN          \
        in_dword_masked(HWIO_GCC_GP1_N_ADDR, HWIO_GCC_GP1_N_RMSK)
#define HWIO_GCC_GP1_N_INM(m)      \
        in_dword_masked(HWIO_GCC_GP1_N_ADDR, m)
#define HWIO_GCC_GP1_N_OUT(v)      \
        out_dword(HWIO_GCC_GP1_N_ADDR,v)
#define HWIO_GCC_GP1_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP1_N_ADDR,m,v,HWIO_GCC_GP1_N_IN)
#define HWIO_GCC_GP1_N_NOT_N_MINUS_M_BMSK                                                               0xff
#define HWIO_GCC_GP1_N_NOT_N_MINUS_M_SHFT                                                                0x0

#define HWIO_GCC_GP1_D_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00064014)
#define HWIO_GCC_GP1_D_RMSK                                                                             0xff
#define HWIO_GCC_GP1_D_IN          \
        in_dword_masked(HWIO_GCC_GP1_D_ADDR, HWIO_GCC_GP1_D_RMSK)
#define HWIO_GCC_GP1_D_INM(m)      \
        in_dword_masked(HWIO_GCC_GP1_D_ADDR, m)
#define HWIO_GCC_GP1_D_OUT(v)      \
        out_dword(HWIO_GCC_GP1_D_ADDR,v)
#define HWIO_GCC_GP1_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP1_D_ADDR,m,v,HWIO_GCC_GP1_D_IN)
#define HWIO_GCC_GP1_D_NOT_2D_BMSK                                                                      0xff
#define HWIO_GCC_GP1_D_NOT_2D_SHFT                                                                       0x0

#define HWIO_GCC_GP2_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00065000)
#define HWIO_GCC_GP2_CBCR_RMSK                                                                    0x80000005
#define HWIO_GCC_GP2_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GP2_CBCR_ADDR, HWIO_GCC_GP2_CBCR_RMSK)
#define HWIO_GCC_GP2_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP2_CBCR_ADDR, m)
#define HWIO_GCC_GP2_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GP2_CBCR_ADDR,v)
#define HWIO_GCC_GP2_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP2_CBCR_ADDR,m,v,HWIO_GCC_GP2_CBCR_IN)
#define HWIO_GCC_GP2_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_GP2_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_GP2_CBCR_CLK_ARES_BMSK                                                                  0x4
#define HWIO_GCC_GP2_CBCR_CLK_ARES_SHFT                                                                  0x2
#define HWIO_GCC_GP2_CBCR_CLK_ENABLE_BMSK                                                                0x1
#define HWIO_GCC_GP2_CBCR_CLK_ENABLE_SHFT                                                                0x0

#define HWIO_GCC_GP2_CMD_RCGR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00065004)
#define HWIO_GCC_GP2_CMD_RCGR_RMSK                                                                0x800000f3
#define HWIO_GCC_GP2_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GP2_CMD_RCGR_ADDR, HWIO_GCC_GP2_CMD_RCGR_RMSK)
#define HWIO_GCC_GP2_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP2_CMD_RCGR_ADDR, m)
#define HWIO_GCC_GP2_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GP2_CMD_RCGR_ADDR,v)
#define HWIO_GCC_GP2_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP2_CMD_RCGR_ADDR,m,v,HWIO_GCC_GP2_CMD_RCGR_IN)
#define HWIO_GCC_GP2_CMD_RCGR_ROOT_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_GP2_CMD_RCGR_ROOT_OFF_SHFT                                                             0x1f
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_D_BMSK                                                              0x80
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_D_SHFT                                                               0x7
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_N_BMSK                                                              0x40
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_N_SHFT                                                               0x6
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_M_BMSK                                                              0x20
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_M_SHFT                                                               0x5
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                       0x10
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                        0x4
#define HWIO_GCC_GP2_CMD_RCGR_ROOT_EN_BMSK                                                               0x2
#define HWIO_GCC_GP2_CMD_RCGR_ROOT_EN_SHFT                                                               0x1
#define HWIO_GCC_GP2_CMD_RCGR_UPDATE_BMSK                                                                0x1
#define HWIO_GCC_GP2_CMD_RCGR_UPDATE_SHFT                                                                0x0

#define HWIO_GCC_GP2_CFG_RCGR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00065008)
#define HWIO_GCC_GP2_CFG_RCGR_RMSK                                                                    0x371f
#define HWIO_GCC_GP2_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GP2_CFG_RCGR_ADDR, HWIO_GCC_GP2_CFG_RCGR_RMSK)
#define HWIO_GCC_GP2_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP2_CFG_RCGR_ADDR, m)
#define HWIO_GCC_GP2_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GP2_CFG_RCGR_ADDR,v)
#define HWIO_GCC_GP2_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP2_CFG_RCGR_ADDR,m,v,HWIO_GCC_GP2_CFG_RCGR_IN)
#define HWIO_GCC_GP2_CFG_RCGR_MODE_BMSK                                                               0x3000
#define HWIO_GCC_GP2_CFG_RCGR_MODE_SHFT                                                                  0xc
#define HWIO_GCC_GP2_CFG_RCGR_SRC_SEL_BMSK                                                             0x700
#define HWIO_GCC_GP2_CFG_RCGR_SRC_SEL_SHFT                                                               0x8
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_BMSK                                                              0x1f
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_SHFT                                                               0x0

#define HWIO_GCC_GP2_M_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0006500c)
#define HWIO_GCC_GP2_M_RMSK                                                                             0xff
#define HWIO_GCC_GP2_M_IN          \
        in_dword_masked(HWIO_GCC_GP2_M_ADDR, HWIO_GCC_GP2_M_RMSK)
#define HWIO_GCC_GP2_M_INM(m)      \
        in_dword_masked(HWIO_GCC_GP2_M_ADDR, m)
#define HWIO_GCC_GP2_M_OUT(v)      \
        out_dword(HWIO_GCC_GP2_M_ADDR,v)
#define HWIO_GCC_GP2_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP2_M_ADDR,m,v,HWIO_GCC_GP2_M_IN)
#define HWIO_GCC_GP2_M_M_BMSK                                                                           0xff
#define HWIO_GCC_GP2_M_M_SHFT                                                                            0x0

#define HWIO_GCC_GP2_N_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00065010)
#define HWIO_GCC_GP2_N_RMSK                                                                             0xff
#define HWIO_GCC_GP2_N_IN          \
        in_dword_masked(HWIO_GCC_GP2_N_ADDR, HWIO_GCC_GP2_N_RMSK)
#define HWIO_GCC_GP2_N_INM(m)      \
        in_dword_masked(HWIO_GCC_GP2_N_ADDR, m)
#define HWIO_GCC_GP2_N_OUT(v)      \
        out_dword(HWIO_GCC_GP2_N_ADDR,v)
#define HWIO_GCC_GP2_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP2_N_ADDR,m,v,HWIO_GCC_GP2_N_IN)
#define HWIO_GCC_GP2_N_NOT_N_MINUS_M_BMSK                                                               0xff
#define HWIO_GCC_GP2_N_NOT_N_MINUS_M_SHFT                                                                0x0

#define HWIO_GCC_GP2_D_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00065014)
#define HWIO_GCC_GP2_D_RMSK                                                                             0xff
#define HWIO_GCC_GP2_D_IN          \
        in_dword_masked(HWIO_GCC_GP2_D_ADDR, HWIO_GCC_GP2_D_RMSK)
#define HWIO_GCC_GP2_D_INM(m)      \
        in_dword_masked(HWIO_GCC_GP2_D_ADDR, m)
#define HWIO_GCC_GP2_D_OUT(v)      \
        out_dword(HWIO_GCC_GP2_D_ADDR,v)
#define HWIO_GCC_GP2_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP2_D_ADDR,m,v,HWIO_GCC_GP2_D_IN)
#define HWIO_GCC_GP2_D_NOT_2D_BMSK                                                                      0xff
#define HWIO_GCC_GP2_D_NOT_2D_SHFT                                                                       0x0

#define HWIO_GCC_GP3_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00066000)
#define HWIO_GCC_GP3_CBCR_RMSK                                                                    0x80000005
#define HWIO_GCC_GP3_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GP3_CBCR_ADDR, HWIO_GCC_GP3_CBCR_RMSK)
#define HWIO_GCC_GP3_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP3_CBCR_ADDR, m)
#define HWIO_GCC_GP3_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GP3_CBCR_ADDR,v)
#define HWIO_GCC_GP3_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP3_CBCR_ADDR,m,v,HWIO_GCC_GP3_CBCR_IN)
#define HWIO_GCC_GP3_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_GP3_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_GP3_CBCR_CLK_ARES_BMSK                                                                  0x4
#define HWIO_GCC_GP3_CBCR_CLK_ARES_SHFT                                                                  0x2
#define HWIO_GCC_GP3_CBCR_CLK_ENABLE_BMSK                                                                0x1
#define HWIO_GCC_GP3_CBCR_CLK_ENABLE_SHFT                                                                0x0

#define HWIO_GCC_GP3_CMD_RCGR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00066004)
#define HWIO_GCC_GP3_CMD_RCGR_RMSK                                                                0x800000f3
#define HWIO_GCC_GP3_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GP3_CMD_RCGR_ADDR, HWIO_GCC_GP3_CMD_RCGR_RMSK)
#define HWIO_GCC_GP3_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP3_CMD_RCGR_ADDR, m)
#define HWIO_GCC_GP3_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GP3_CMD_RCGR_ADDR,v)
#define HWIO_GCC_GP3_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP3_CMD_RCGR_ADDR,m,v,HWIO_GCC_GP3_CMD_RCGR_IN)
#define HWIO_GCC_GP3_CMD_RCGR_ROOT_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_GP3_CMD_RCGR_ROOT_OFF_SHFT                                                             0x1f
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_D_BMSK                                                              0x80
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_D_SHFT                                                               0x7
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_N_BMSK                                                              0x40
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_N_SHFT                                                               0x6
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_M_BMSK                                                              0x20
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_M_SHFT                                                               0x5
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                       0x10
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                        0x4
#define HWIO_GCC_GP3_CMD_RCGR_ROOT_EN_BMSK                                                               0x2
#define HWIO_GCC_GP3_CMD_RCGR_ROOT_EN_SHFT                                                               0x1
#define HWIO_GCC_GP3_CMD_RCGR_UPDATE_BMSK                                                                0x1
#define HWIO_GCC_GP3_CMD_RCGR_UPDATE_SHFT                                                                0x0

#define HWIO_GCC_GP3_CFG_RCGR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00066008)
#define HWIO_GCC_GP3_CFG_RCGR_RMSK                                                                    0x371f
#define HWIO_GCC_GP3_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GP3_CFG_RCGR_ADDR, HWIO_GCC_GP3_CFG_RCGR_RMSK)
#define HWIO_GCC_GP3_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP3_CFG_RCGR_ADDR, m)
#define HWIO_GCC_GP3_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GP3_CFG_RCGR_ADDR,v)
#define HWIO_GCC_GP3_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP3_CFG_RCGR_ADDR,m,v,HWIO_GCC_GP3_CFG_RCGR_IN)
#define HWIO_GCC_GP3_CFG_RCGR_MODE_BMSK                                                               0x3000
#define HWIO_GCC_GP3_CFG_RCGR_MODE_SHFT                                                                  0xc
#define HWIO_GCC_GP3_CFG_RCGR_SRC_SEL_BMSK                                                             0x700
#define HWIO_GCC_GP3_CFG_RCGR_SRC_SEL_SHFT                                                               0x8
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_BMSK                                                              0x1f
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_SHFT                                                               0x0

#define HWIO_GCC_GP3_M_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0006600c)
#define HWIO_GCC_GP3_M_RMSK                                                                             0xff
#define HWIO_GCC_GP3_M_IN          \
        in_dword_masked(HWIO_GCC_GP3_M_ADDR, HWIO_GCC_GP3_M_RMSK)
#define HWIO_GCC_GP3_M_INM(m)      \
        in_dword_masked(HWIO_GCC_GP3_M_ADDR, m)
#define HWIO_GCC_GP3_M_OUT(v)      \
        out_dword(HWIO_GCC_GP3_M_ADDR,v)
#define HWIO_GCC_GP3_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP3_M_ADDR,m,v,HWIO_GCC_GP3_M_IN)
#define HWIO_GCC_GP3_M_M_BMSK                                                                           0xff
#define HWIO_GCC_GP3_M_M_SHFT                                                                            0x0

#define HWIO_GCC_GP3_N_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00066010)
#define HWIO_GCC_GP3_N_RMSK                                                                             0xff
#define HWIO_GCC_GP3_N_IN          \
        in_dword_masked(HWIO_GCC_GP3_N_ADDR, HWIO_GCC_GP3_N_RMSK)
#define HWIO_GCC_GP3_N_INM(m)      \
        in_dword_masked(HWIO_GCC_GP3_N_ADDR, m)
#define HWIO_GCC_GP3_N_OUT(v)      \
        out_dword(HWIO_GCC_GP3_N_ADDR,v)
#define HWIO_GCC_GP3_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP3_N_ADDR,m,v,HWIO_GCC_GP3_N_IN)
#define HWIO_GCC_GP3_N_NOT_N_MINUS_M_BMSK                                                               0xff
#define HWIO_GCC_GP3_N_NOT_N_MINUS_M_SHFT                                                                0x0

#define HWIO_GCC_GP3_D_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00066014)
#define HWIO_GCC_GP3_D_RMSK                                                                             0xff
#define HWIO_GCC_GP3_D_IN          \
        in_dword_masked(HWIO_GCC_GP3_D_ADDR, HWIO_GCC_GP3_D_RMSK)
#define HWIO_GCC_GP3_D_INM(m)      \
        in_dword_masked(HWIO_GCC_GP3_D_ADDR, m)
#define HWIO_GCC_GP3_D_OUT(v)      \
        out_dword(HWIO_GCC_GP3_D_ADDR,v)
#define HWIO_GCC_GP3_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP3_D_ADDR,m,v,HWIO_GCC_GP3_D_IN)
#define HWIO_GCC_GP3_D_NOT_2D_BMSK                                                                      0xff
#define HWIO_GCC_GP3_D_NOT_2D_SHFT                                                                       0x0

#define HWIO_GCC_OBT_ODT_BCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00073000)
#define HWIO_GCC_OBT_ODT_BCR_RMSK                                                                        0x1
#define HWIO_GCC_OBT_ODT_BCR_IN          \
        in_dword_masked(HWIO_GCC_OBT_ODT_BCR_ADDR, HWIO_GCC_OBT_ODT_BCR_RMSK)
#define HWIO_GCC_OBT_ODT_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_OBT_ODT_BCR_ADDR, m)
#define HWIO_GCC_OBT_ODT_BCR_OUT(v)      \
        out_dword(HWIO_GCC_OBT_ODT_BCR_ADDR,v)
#define HWIO_GCC_OBT_ODT_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_OBT_ODT_BCR_ADDR,m,v,HWIO_GCC_OBT_ODT_BCR_IN)
#define HWIO_GCC_OBT_ODT_BCR_BLK_ARES_BMSK                                                               0x1
#define HWIO_GCC_OBT_ODT_BCR_BLK_ARES_SHFT                                                               0x0

#define HWIO_GCC_OBT_ODT_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00073018)
#define HWIO_GCC_OBT_ODT_CBCR_RMSK                                                                0x80000005
#define HWIO_GCC_OBT_ODT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_OBT_ODT_CBCR_ADDR, HWIO_GCC_OBT_ODT_CBCR_RMSK)
#define HWIO_GCC_OBT_ODT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_OBT_ODT_CBCR_ADDR, m)
#define HWIO_GCC_OBT_ODT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_OBT_ODT_CBCR_ADDR,v)
#define HWIO_GCC_OBT_ODT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_OBT_ODT_CBCR_ADDR,m,v,HWIO_GCC_OBT_ODT_CBCR_IN)
#define HWIO_GCC_OBT_ODT_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_OBT_ODT_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_OBT_ODT_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_OBT_ODT_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_OBT_ODT_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_OBT_ODT_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_OBT_ODT_CMD_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0007301c)
#define HWIO_GCC_OBT_ODT_CMD_RCGR_RMSK                                                            0x80000013
#define HWIO_GCC_OBT_ODT_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_OBT_ODT_CMD_RCGR_ADDR, HWIO_GCC_OBT_ODT_CMD_RCGR_RMSK)
#define HWIO_GCC_OBT_ODT_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_OBT_ODT_CMD_RCGR_ADDR, m)
#define HWIO_GCC_OBT_ODT_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_OBT_ODT_CMD_RCGR_ADDR,v)
#define HWIO_GCC_OBT_ODT_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_OBT_ODT_CMD_RCGR_ADDR,m,v,HWIO_GCC_OBT_ODT_CMD_RCGR_IN)
#define HWIO_GCC_OBT_ODT_CMD_RCGR_ROOT_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_OBT_ODT_CMD_RCGR_ROOT_OFF_SHFT                                                         0x1f
#define HWIO_GCC_OBT_ODT_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                   0x10
#define HWIO_GCC_OBT_ODT_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                    0x4
#define HWIO_GCC_OBT_ODT_CMD_RCGR_ROOT_EN_BMSK                                                           0x2
#define HWIO_GCC_OBT_ODT_CMD_RCGR_ROOT_EN_SHFT                                                           0x1
#define HWIO_GCC_OBT_ODT_CMD_RCGR_UPDATE_BMSK                                                            0x1
#define HWIO_GCC_OBT_ODT_CMD_RCGR_UPDATE_SHFT                                                            0x0

#define HWIO_GCC_OBT_ODT_CFG_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00073020)
#define HWIO_GCC_OBT_ODT_CFG_RCGR_RMSK                                                                 0x71f
#define HWIO_GCC_OBT_ODT_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_OBT_ODT_CFG_RCGR_ADDR, HWIO_GCC_OBT_ODT_CFG_RCGR_RMSK)
#define HWIO_GCC_OBT_ODT_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_OBT_ODT_CFG_RCGR_ADDR, m)
#define HWIO_GCC_OBT_ODT_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_OBT_ODT_CFG_RCGR_ADDR,v)
#define HWIO_GCC_OBT_ODT_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_OBT_ODT_CFG_RCGR_ADDR,m,v,HWIO_GCC_OBT_ODT_CFG_RCGR_IN)
#define HWIO_GCC_OBT_ODT_CFG_RCGR_SRC_SEL_BMSK                                                         0x700
#define HWIO_GCC_OBT_ODT_CFG_RCGR_SRC_SEL_SHFT                                                           0x8
#define HWIO_GCC_OBT_ODT_CFG_RCGR_SRC_DIV_BMSK                                                          0x1f
#define HWIO_GCC_OBT_ODT_CFG_RCGR_SRC_DIV_SHFT                                                           0x0

#define HWIO_GCC_UFS_BCR_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00075000)
#define HWIO_GCC_UFS_BCR_RMSK                                                                            0x1
#define HWIO_GCC_UFS_BCR_IN          \
        in_dword_masked(HWIO_GCC_UFS_BCR_ADDR, HWIO_GCC_UFS_BCR_RMSK)
#define HWIO_GCC_UFS_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_BCR_ADDR, m)
#define HWIO_GCC_UFS_BCR_OUT(v)      \
        out_dword(HWIO_GCC_UFS_BCR_ADDR,v)
#define HWIO_GCC_UFS_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_BCR_ADDR,m,v,HWIO_GCC_UFS_BCR_IN)
#define HWIO_GCC_UFS_BCR_BLK_ARES_BMSK                                                                   0x1
#define HWIO_GCC_UFS_BCR_BLK_ARES_SHFT                                                                   0x0

#define HWIO_GCC_UFS_GDSCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00075004)
#define HWIO_GCC_UFS_GDSCR_RMSK                                                                   0xf8ffffff
#define HWIO_GCC_UFS_GDSCR_IN          \
        in_dword_masked(HWIO_GCC_UFS_GDSCR_ADDR, HWIO_GCC_UFS_GDSCR_RMSK)
#define HWIO_GCC_UFS_GDSCR_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_GDSCR_ADDR, m)
#define HWIO_GCC_UFS_GDSCR_OUT(v)      \
        out_dword(HWIO_GCC_UFS_GDSCR_ADDR,v)
#define HWIO_GCC_UFS_GDSCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_GDSCR_ADDR,m,v,HWIO_GCC_UFS_GDSCR_IN)
#define HWIO_GCC_UFS_GDSCR_PWR_ON_BMSK                                                            0x80000000
#define HWIO_GCC_UFS_GDSCR_PWR_ON_SHFT                                                                  0x1f
#define HWIO_GCC_UFS_GDSCR_GDSC_STATE_BMSK                                                        0x78000000
#define HWIO_GCC_UFS_GDSCR_GDSC_STATE_SHFT                                                              0x1b
#define HWIO_GCC_UFS_GDSCR_EN_REST_WAIT_BMSK                                                        0xf00000
#define HWIO_GCC_UFS_GDSCR_EN_REST_WAIT_SHFT                                                            0x14
#define HWIO_GCC_UFS_GDSCR_EN_FEW_WAIT_BMSK                                                          0xf0000
#define HWIO_GCC_UFS_GDSCR_EN_FEW_WAIT_SHFT                                                             0x10
#define HWIO_GCC_UFS_GDSCR_CLK_DIS_WAIT_BMSK                                                          0xf000
#define HWIO_GCC_UFS_GDSCR_CLK_DIS_WAIT_SHFT                                                             0xc
#define HWIO_GCC_UFS_GDSCR_RETAIN_FF_ENABLE_BMSK                                                       0x800
#define HWIO_GCC_UFS_GDSCR_RETAIN_FF_ENABLE_SHFT                                                         0xb
#define HWIO_GCC_UFS_GDSCR_RESTORE_BMSK                                                                0x400
#define HWIO_GCC_UFS_GDSCR_RESTORE_SHFT                                                                  0xa
#define HWIO_GCC_UFS_GDSCR_SAVE_BMSK                                                                   0x200
#define HWIO_GCC_UFS_GDSCR_SAVE_SHFT                                                                     0x9
#define HWIO_GCC_UFS_GDSCR_RETAIN_BMSK                                                                 0x100
#define HWIO_GCC_UFS_GDSCR_RETAIN_SHFT                                                                   0x8
#define HWIO_GCC_UFS_GDSCR_EN_REST_BMSK                                                                 0x80
#define HWIO_GCC_UFS_GDSCR_EN_REST_SHFT                                                                  0x7
#define HWIO_GCC_UFS_GDSCR_EN_FEW_BMSK                                                                  0x40
#define HWIO_GCC_UFS_GDSCR_EN_FEW_SHFT                                                                   0x6
#define HWIO_GCC_UFS_GDSCR_CLAMP_IO_BMSK                                                                0x20
#define HWIO_GCC_UFS_GDSCR_CLAMP_IO_SHFT                                                                 0x5
#define HWIO_GCC_UFS_GDSCR_CLK_DISABLE_BMSK                                                             0x10
#define HWIO_GCC_UFS_GDSCR_CLK_DISABLE_SHFT                                                              0x4
#define HWIO_GCC_UFS_GDSCR_PD_ARES_BMSK                                                                  0x8
#define HWIO_GCC_UFS_GDSCR_PD_ARES_SHFT                                                                  0x3
#define HWIO_GCC_UFS_GDSCR_SW_OVERRIDE_BMSK                                                              0x4
#define HWIO_GCC_UFS_GDSCR_SW_OVERRIDE_SHFT                                                              0x2
#define HWIO_GCC_UFS_GDSCR_HW_CONTROL_BMSK                                                               0x2
#define HWIO_GCC_UFS_GDSCR_HW_CONTROL_SHFT                                                               0x1
#define HWIO_GCC_UFS_GDSCR_SW_COLLAPSE_BMSK                                                              0x1
#define HWIO_GCC_UFS_GDSCR_SW_COLLAPSE_SHFT                                                              0x0

#define HWIO_GCC_UFS_AXI_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00075008)
#define HWIO_GCC_UFS_AXI_CBCR_RMSK                                                                0x80007ff7
#define HWIO_GCC_UFS_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_UFS_AXI_CBCR_ADDR, HWIO_GCC_UFS_AXI_CBCR_RMSK)
#define HWIO_GCC_UFS_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_AXI_CBCR_ADDR, m)
#define HWIO_GCC_UFS_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_UFS_AXI_CBCR_ADDR,v)
#define HWIO_GCC_UFS_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_AXI_CBCR_ADDR,m,v,HWIO_GCC_UFS_AXI_CBCR_IN)
#define HWIO_GCC_UFS_AXI_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_UFS_AXI_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_UFS_AXI_CBCR_FORCE_MEM_CORE_ON_BMSK                                                  0x4000
#define HWIO_GCC_UFS_AXI_CBCR_FORCE_MEM_CORE_ON_SHFT                                                     0xe
#define HWIO_GCC_UFS_AXI_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                0x2000
#define HWIO_GCC_UFS_AXI_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                   0xd
#define HWIO_GCC_UFS_AXI_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                               0x1000
#define HWIO_GCC_UFS_AXI_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                  0xc
#define HWIO_GCC_UFS_AXI_CBCR_WAKEUP_BMSK                                                              0xf00
#define HWIO_GCC_UFS_AXI_CBCR_WAKEUP_SHFT                                                                0x8
#define HWIO_GCC_UFS_AXI_CBCR_SLEEP_BMSK                                                                0xf0
#define HWIO_GCC_UFS_AXI_CBCR_SLEEP_SHFT                                                                 0x4
#define HWIO_GCC_UFS_AXI_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_UFS_AXI_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_UFS_AXI_CBCR_HW_CTL_BMSK                                                                0x2
#define HWIO_GCC_UFS_AXI_CBCR_HW_CTL_SHFT                                                                0x1
#define HWIO_GCC_UFS_AXI_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_UFS_AXI_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_UFS_AHB_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0007500c)
#define HWIO_GCC_UFS_AHB_CBCR_RMSK                                                                0xf0008005
#define HWIO_GCC_UFS_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_UFS_AHB_CBCR_ADDR, HWIO_GCC_UFS_AHB_CBCR_RMSK)
#define HWIO_GCC_UFS_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_AHB_CBCR_ADDR, m)
#define HWIO_GCC_UFS_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_UFS_AHB_CBCR_ADDR,v)
#define HWIO_GCC_UFS_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_AHB_CBCR_ADDR,m,v,HWIO_GCC_UFS_AHB_CBCR_IN)
#define HWIO_GCC_UFS_AHB_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_UFS_AHB_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_UFS_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                       0x70000000
#define HWIO_GCC_UFS_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                             0x1c
#define HWIO_GCC_UFS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                               0x8000
#define HWIO_GCC_UFS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                  0xf
#define HWIO_GCC_UFS_AHB_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_UFS_AHB_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_UFS_AHB_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_UFS_AHB_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_UFS_TX_SYMBOL_0_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00075010)
#define HWIO_GCC_UFS_TX_SYMBOL_0_CBCR_RMSK                                                        0x80000005
#define HWIO_GCC_UFS_TX_SYMBOL_0_CBCR_IN          \
        in_dword_masked(HWIO_GCC_UFS_TX_SYMBOL_0_CBCR_ADDR, HWIO_GCC_UFS_TX_SYMBOL_0_CBCR_RMSK)
#define HWIO_GCC_UFS_TX_SYMBOL_0_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_TX_SYMBOL_0_CBCR_ADDR, m)
#define HWIO_GCC_UFS_TX_SYMBOL_0_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_UFS_TX_SYMBOL_0_CBCR_ADDR,v)
#define HWIO_GCC_UFS_TX_SYMBOL_0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_TX_SYMBOL_0_CBCR_ADDR,m,v,HWIO_GCC_UFS_TX_SYMBOL_0_CBCR_IN)
#define HWIO_GCC_UFS_TX_SYMBOL_0_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_UFS_TX_SYMBOL_0_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_UFS_TX_SYMBOL_0_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_UFS_TX_SYMBOL_0_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_UFS_TX_SYMBOL_0_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_UFS_TX_SYMBOL_0_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_UFS_RX_SYMBOL_0_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00075014)
#define HWIO_GCC_UFS_RX_SYMBOL_0_CBCR_RMSK                                                        0x80000005
#define HWIO_GCC_UFS_RX_SYMBOL_0_CBCR_IN          \
        in_dword_masked(HWIO_GCC_UFS_RX_SYMBOL_0_CBCR_ADDR, HWIO_GCC_UFS_RX_SYMBOL_0_CBCR_RMSK)
#define HWIO_GCC_UFS_RX_SYMBOL_0_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_RX_SYMBOL_0_CBCR_ADDR, m)
#define HWIO_GCC_UFS_RX_SYMBOL_0_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_UFS_RX_SYMBOL_0_CBCR_ADDR,v)
#define HWIO_GCC_UFS_RX_SYMBOL_0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_RX_SYMBOL_0_CBCR_ADDR,m,v,HWIO_GCC_UFS_RX_SYMBOL_0_CBCR_IN)
#define HWIO_GCC_UFS_RX_SYMBOL_0_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_UFS_RX_SYMBOL_0_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_UFS_RX_SYMBOL_0_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_UFS_RX_SYMBOL_0_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_UFS_RX_SYMBOL_0_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_UFS_RX_SYMBOL_0_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_UFS_AXI_CMD_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00075018)
#define HWIO_GCC_UFS_AXI_CMD_RCGR_RMSK                                                            0x800000f3
#define HWIO_GCC_UFS_AXI_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_UFS_AXI_CMD_RCGR_ADDR, HWIO_GCC_UFS_AXI_CMD_RCGR_RMSK)
#define HWIO_GCC_UFS_AXI_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_AXI_CMD_RCGR_ADDR, m)
#define HWIO_GCC_UFS_AXI_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_UFS_AXI_CMD_RCGR_ADDR,v)
#define HWIO_GCC_UFS_AXI_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_AXI_CMD_RCGR_ADDR,m,v,HWIO_GCC_UFS_AXI_CMD_RCGR_IN)
#define HWIO_GCC_UFS_AXI_CMD_RCGR_ROOT_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_UFS_AXI_CMD_RCGR_ROOT_OFF_SHFT                                                         0x1f
#define HWIO_GCC_UFS_AXI_CMD_RCGR_DIRTY_D_BMSK                                                          0x80
#define HWIO_GCC_UFS_AXI_CMD_RCGR_DIRTY_D_SHFT                                                           0x7
#define HWIO_GCC_UFS_AXI_CMD_RCGR_DIRTY_N_BMSK                                                          0x40
#define HWIO_GCC_UFS_AXI_CMD_RCGR_DIRTY_N_SHFT                                                           0x6
#define HWIO_GCC_UFS_AXI_CMD_RCGR_DIRTY_M_BMSK                                                          0x20
#define HWIO_GCC_UFS_AXI_CMD_RCGR_DIRTY_M_SHFT                                                           0x5
#define HWIO_GCC_UFS_AXI_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                   0x10
#define HWIO_GCC_UFS_AXI_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                    0x4
#define HWIO_GCC_UFS_AXI_CMD_RCGR_ROOT_EN_BMSK                                                           0x2
#define HWIO_GCC_UFS_AXI_CMD_RCGR_ROOT_EN_SHFT                                                           0x1
#define HWIO_GCC_UFS_AXI_CMD_RCGR_UPDATE_BMSK                                                            0x1
#define HWIO_GCC_UFS_AXI_CMD_RCGR_UPDATE_SHFT                                                            0x0

#define HWIO_GCC_UFS_AXI_CFG_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0007501c)
#define HWIO_GCC_UFS_AXI_CFG_RCGR_RMSK                                                                0x371f
#define HWIO_GCC_UFS_AXI_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_UFS_AXI_CFG_RCGR_ADDR, HWIO_GCC_UFS_AXI_CFG_RCGR_RMSK)
#define HWIO_GCC_UFS_AXI_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_AXI_CFG_RCGR_ADDR, m)
#define HWIO_GCC_UFS_AXI_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_UFS_AXI_CFG_RCGR_ADDR,v)
#define HWIO_GCC_UFS_AXI_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_AXI_CFG_RCGR_ADDR,m,v,HWIO_GCC_UFS_AXI_CFG_RCGR_IN)
#define HWIO_GCC_UFS_AXI_CFG_RCGR_MODE_BMSK                                                           0x3000
#define HWIO_GCC_UFS_AXI_CFG_RCGR_MODE_SHFT                                                              0xc
#define HWIO_GCC_UFS_AXI_CFG_RCGR_SRC_SEL_BMSK                                                         0x700
#define HWIO_GCC_UFS_AXI_CFG_RCGR_SRC_SEL_SHFT                                                           0x8
#define HWIO_GCC_UFS_AXI_CFG_RCGR_SRC_DIV_BMSK                                                          0x1f
#define HWIO_GCC_UFS_AXI_CFG_RCGR_SRC_DIV_SHFT                                                           0x0

#define HWIO_GCC_UFS_AXI_M_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00075020)
#define HWIO_GCC_UFS_AXI_M_RMSK                                                                         0xff
#define HWIO_GCC_UFS_AXI_M_IN          \
        in_dword_masked(HWIO_GCC_UFS_AXI_M_ADDR, HWIO_GCC_UFS_AXI_M_RMSK)
#define HWIO_GCC_UFS_AXI_M_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_AXI_M_ADDR, m)
#define HWIO_GCC_UFS_AXI_M_OUT(v)      \
        out_dword(HWIO_GCC_UFS_AXI_M_ADDR,v)
#define HWIO_GCC_UFS_AXI_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_AXI_M_ADDR,m,v,HWIO_GCC_UFS_AXI_M_IN)
#define HWIO_GCC_UFS_AXI_M_M_BMSK                                                                       0xff
#define HWIO_GCC_UFS_AXI_M_M_SHFT                                                                        0x0

#define HWIO_GCC_UFS_AXI_N_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00075024)
#define HWIO_GCC_UFS_AXI_N_RMSK                                                                         0xff
#define HWIO_GCC_UFS_AXI_N_IN          \
        in_dword_masked(HWIO_GCC_UFS_AXI_N_ADDR, HWIO_GCC_UFS_AXI_N_RMSK)
#define HWIO_GCC_UFS_AXI_N_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_AXI_N_ADDR, m)
#define HWIO_GCC_UFS_AXI_N_OUT(v)      \
        out_dword(HWIO_GCC_UFS_AXI_N_ADDR,v)
#define HWIO_GCC_UFS_AXI_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_AXI_N_ADDR,m,v,HWIO_GCC_UFS_AXI_N_IN)
#define HWIO_GCC_UFS_AXI_N_NOT_N_MINUS_M_BMSK                                                           0xff
#define HWIO_GCC_UFS_AXI_N_NOT_N_MINUS_M_SHFT                                                            0x0

#define HWIO_GCC_UFS_AXI_D_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00075028)
#define HWIO_GCC_UFS_AXI_D_RMSK                                                                         0xff
#define HWIO_GCC_UFS_AXI_D_IN          \
        in_dword_masked(HWIO_GCC_UFS_AXI_D_ADDR, HWIO_GCC_UFS_AXI_D_RMSK)
#define HWIO_GCC_UFS_AXI_D_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_AXI_D_ADDR, m)
#define HWIO_GCC_UFS_AXI_D_OUT(v)      \
        out_dword(HWIO_GCC_UFS_AXI_D_ADDR,v)
#define HWIO_GCC_UFS_AXI_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_AXI_D_ADDR,m,v,HWIO_GCC_UFS_AXI_D_IN)
#define HWIO_GCC_UFS_AXI_D_NOT_2D_BMSK                                                                  0xff
#define HWIO_GCC_UFS_AXI_D_NOT_2D_SHFT                                                                   0x0

#define HWIO_GCC_UFS_UNIPRO_CORE_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00076008)
#define HWIO_GCC_UFS_UNIPRO_CORE_CBCR_RMSK                                                        0x80007ff7
#define HWIO_GCC_UFS_UNIPRO_CORE_CBCR_IN          \
        in_dword_masked(HWIO_GCC_UFS_UNIPRO_CORE_CBCR_ADDR, HWIO_GCC_UFS_UNIPRO_CORE_CBCR_RMSK)
#define HWIO_GCC_UFS_UNIPRO_CORE_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_UNIPRO_CORE_CBCR_ADDR, m)
#define HWIO_GCC_UFS_UNIPRO_CORE_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_UFS_UNIPRO_CORE_CBCR_ADDR,v)
#define HWIO_GCC_UFS_UNIPRO_CORE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_UNIPRO_CORE_CBCR_ADDR,m,v,HWIO_GCC_UFS_UNIPRO_CORE_CBCR_IN)
#define HWIO_GCC_UFS_UNIPRO_CORE_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_UFS_UNIPRO_CORE_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_UFS_UNIPRO_CORE_CBCR_FORCE_MEM_CORE_ON_BMSK                                          0x4000
#define HWIO_GCC_UFS_UNIPRO_CORE_CBCR_FORCE_MEM_CORE_ON_SHFT                                             0xe
#define HWIO_GCC_UFS_UNIPRO_CORE_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                        0x2000
#define HWIO_GCC_UFS_UNIPRO_CORE_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                           0xd
#define HWIO_GCC_UFS_UNIPRO_CORE_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                       0x1000
#define HWIO_GCC_UFS_UNIPRO_CORE_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                          0xc
#define HWIO_GCC_UFS_UNIPRO_CORE_CBCR_WAKEUP_BMSK                                                      0xf00
#define HWIO_GCC_UFS_UNIPRO_CORE_CBCR_WAKEUP_SHFT                                                        0x8
#define HWIO_GCC_UFS_UNIPRO_CORE_CBCR_SLEEP_BMSK                                                        0xf0
#define HWIO_GCC_UFS_UNIPRO_CORE_CBCR_SLEEP_SHFT                                                         0x4
#define HWIO_GCC_UFS_UNIPRO_CORE_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_UFS_UNIPRO_CORE_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_UFS_UNIPRO_CORE_CBCR_HW_CTL_BMSK                                                        0x2
#define HWIO_GCC_UFS_UNIPRO_CORE_CBCR_HW_CTL_SHFT                                                        0x1
#define HWIO_GCC_UFS_UNIPRO_CORE_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_UFS_UNIPRO_CORE_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_UFS_ICE_CORE_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0007600c)
#define HWIO_GCC_UFS_ICE_CORE_CBCR_RMSK                                                           0x80007ff7
#define HWIO_GCC_UFS_ICE_CORE_CBCR_IN          \
        in_dword_masked(HWIO_GCC_UFS_ICE_CORE_CBCR_ADDR, HWIO_GCC_UFS_ICE_CORE_CBCR_RMSK)
#define HWIO_GCC_UFS_ICE_CORE_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_ICE_CORE_CBCR_ADDR, m)
#define HWIO_GCC_UFS_ICE_CORE_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_UFS_ICE_CORE_CBCR_ADDR,v)
#define HWIO_GCC_UFS_ICE_CORE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_ICE_CORE_CBCR_ADDR,m,v,HWIO_GCC_UFS_ICE_CORE_CBCR_IN)
#define HWIO_GCC_UFS_ICE_CORE_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_UFS_ICE_CORE_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_UFS_ICE_CORE_CBCR_FORCE_MEM_CORE_ON_BMSK                                             0x4000
#define HWIO_GCC_UFS_ICE_CORE_CBCR_FORCE_MEM_CORE_ON_SHFT                                                0xe
#define HWIO_GCC_UFS_ICE_CORE_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                           0x2000
#define HWIO_GCC_UFS_ICE_CORE_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                              0xd
#define HWIO_GCC_UFS_ICE_CORE_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                          0x1000
#define HWIO_GCC_UFS_ICE_CORE_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                             0xc
#define HWIO_GCC_UFS_ICE_CORE_CBCR_WAKEUP_BMSK                                                         0xf00
#define HWIO_GCC_UFS_ICE_CORE_CBCR_WAKEUP_SHFT                                                           0x8
#define HWIO_GCC_UFS_ICE_CORE_CBCR_SLEEP_BMSK                                                           0xf0
#define HWIO_GCC_UFS_ICE_CORE_CBCR_SLEEP_SHFT                                                            0x4
#define HWIO_GCC_UFS_ICE_CORE_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_UFS_ICE_CORE_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_UFS_ICE_CORE_CBCR_HW_CTL_BMSK                                                           0x2
#define HWIO_GCC_UFS_ICE_CORE_CBCR_HW_CTL_SHFT                                                           0x1
#define HWIO_GCC_UFS_ICE_CORE_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_UFS_ICE_CORE_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_UFS_ICE_CORE_CMD_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00076010)
#define HWIO_GCC_UFS_ICE_CORE_CMD_RCGR_RMSK                                                       0x80000013
#define HWIO_GCC_UFS_ICE_CORE_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_UFS_ICE_CORE_CMD_RCGR_ADDR, HWIO_GCC_UFS_ICE_CORE_CMD_RCGR_RMSK)
#define HWIO_GCC_UFS_ICE_CORE_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_ICE_CORE_CMD_RCGR_ADDR, m)
#define HWIO_GCC_UFS_ICE_CORE_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_UFS_ICE_CORE_CMD_RCGR_ADDR,v)
#define HWIO_GCC_UFS_ICE_CORE_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_ICE_CORE_CMD_RCGR_ADDR,m,v,HWIO_GCC_UFS_ICE_CORE_CMD_RCGR_IN)
#define HWIO_GCC_UFS_ICE_CORE_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_GCC_UFS_ICE_CORE_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_GCC_UFS_ICE_CORE_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_GCC_UFS_ICE_CORE_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_GCC_UFS_ICE_CORE_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_GCC_UFS_ICE_CORE_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_GCC_UFS_ICE_CORE_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_GCC_UFS_ICE_CORE_CMD_RCGR_UPDATE_SHFT                                                       0x0

#define HWIO_GCC_UFS_ICE_CORE_CFG_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00076014)
#define HWIO_GCC_UFS_ICE_CORE_CFG_RCGR_RMSK                                                            0x71f
#define HWIO_GCC_UFS_ICE_CORE_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_UFS_ICE_CORE_CFG_RCGR_ADDR, HWIO_GCC_UFS_ICE_CORE_CFG_RCGR_RMSK)
#define HWIO_GCC_UFS_ICE_CORE_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_ICE_CORE_CFG_RCGR_ADDR, m)
#define HWIO_GCC_UFS_ICE_CORE_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_UFS_ICE_CORE_CFG_RCGR_ADDR,v)
#define HWIO_GCC_UFS_ICE_CORE_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_ICE_CORE_CFG_RCGR_ADDR,m,v,HWIO_GCC_UFS_ICE_CORE_CFG_RCGR_IN)
#define HWIO_GCC_UFS_ICE_CORE_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_GCC_UFS_ICE_CORE_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_GCC_UFS_ICE_CORE_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_GCC_UFS_ICE_CORE_CFG_RCGR_SRC_DIV_SHFT                                                      0x0

#define HWIO_GCC_UFS_UNIPRO_CORE_CMD_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00076028)
#define HWIO_GCC_UFS_UNIPRO_CORE_CMD_RCGR_RMSK                                                    0x80000013
#define HWIO_GCC_UFS_UNIPRO_CORE_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_UFS_UNIPRO_CORE_CMD_RCGR_ADDR, HWIO_GCC_UFS_UNIPRO_CORE_CMD_RCGR_RMSK)
#define HWIO_GCC_UFS_UNIPRO_CORE_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_UNIPRO_CORE_CMD_RCGR_ADDR, m)
#define HWIO_GCC_UFS_UNIPRO_CORE_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_UFS_UNIPRO_CORE_CMD_RCGR_ADDR,v)
#define HWIO_GCC_UFS_UNIPRO_CORE_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_UNIPRO_CORE_CMD_RCGR_ADDR,m,v,HWIO_GCC_UFS_UNIPRO_CORE_CMD_RCGR_IN)
#define HWIO_GCC_UFS_UNIPRO_CORE_CMD_RCGR_ROOT_OFF_BMSK                                           0x80000000
#define HWIO_GCC_UFS_UNIPRO_CORE_CMD_RCGR_ROOT_OFF_SHFT                                                 0x1f
#define HWIO_GCC_UFS_UNIPRO_CORE_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                           0x10
#define HWIO_GCC_UFS_UNIPRO_CORE_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                            0x4
#define HWIO_GCC_UFS_UNIPRO_CORE_CMD_RCGR_ROOT_EN_BMSK                                                   0x2
#define HWIO_GCC_UFS_UNIPRO_CORE_CMD_RCGR_ROOT_EN_SHFT                                                   0x1
#define HWIO_GCC_UFS_UNIPRO_CORE_CMD_RCGR_UPDATE_BMSK                                                    0x1
#define HWIO_GCC_UFS_UNIPRO_CORE_CMD_RCGR_UPDATE_SHFT                                                    0x0

#define HWIO_GCC_UFS_UNIPRO_CORE_CFG_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0007602c)
#define HWIO_GCC_UFS_UNIPRO_CORE_CFG_RCGR_RMSK                                                         0x71f
#define HWIO_GCC_UFS_UNIPRO_CORE_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_UFS_UNIPRO_CORE_CFG_RCGR_ADDR, HWIO_GCC_UFS_UNIPRO_CORE_CFG_RCGR_RMSK)
#define HWIO_GCC_UFS_UNIPRO_CORE_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_UNIPRO_CORE_CFG_RCGR_ADDR, m)
#define HWIO_GCC_UFS_UNIPRO_CORE_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_UFS_UNIPRO_CORE_CFG_RCGR_ADDR,v)
#define HWIO_GCC_UFS_UNIPRO_CORE_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_UNIPRO_CORE_CFG_RCGR_ADDR,m,v,HWIO_GCC_UFS_UNIPRO_CORE_CFG_RCGR_IN)
#define HWIO_GCC_UFS_UNIPRO_CORE_CFG_RCGR_SRC_SEL_BMSK                                                 0x700
#define HWIO_GCC_UFS_UNIPRO_CORE_CFG_RCGR_SRC_SEL_SHFT                                                   0x8
#define HWIO_GCC_UFS_UNIPRO_CORE_CFG_RCGR_SRC_DIV_BMSK                                                  0x1f
#define HWIO_GCC_UFS_UNIPRO_CORE_CFG_RCGR_SRC_DIV_SHFT                                                   0x0

#define HWIO_GCC_UFS_PHY_AUX_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00076040)
#define HWIO_GCC_UFS_PHY_AUX_CBCR_RMSK                                                            0x80000007
#define HWIO_GCC_UFS_PHY_AUX_CBCR_IN          \
        in_dword_masked(HWIO_GCC_UFS_PHY_AUX_CBCR_ADDR, HWIO_GCC_UFS_PHY_AUX_CBCR_RMSK)
#define HWIO_GCC_UFS_PHY_AUX_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_PHY_AUX_CBCR_ADDR, m)
#define HWIO_GCC_UFS_PHY_AUX_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_UFS_PHY_AUX_CBCR_ADDR,v)
#define HWIO_GCC_UFS_PHY_AUX_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_PHY_AUX_CBCR_ADDR,m,v,HWIO_GCC_UFS_PHY_AUX_CBCR_IN)
#define HWIO_GCC_UFS_PHY_AUX_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_UFS_PHY_AUX_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_UFS_PHY_AUX_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_UFS_PHY_AUX_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_GCC_UFS_PHY_AUX_CBCR_HW_CTL_BMSK                                                            0x2
#define HWIO_GCC_UFS_PHY_AUX_CBCR_HW_CTL_SHFT                                                            0x1
#define HWIO_GCC_UFS_PHY_AUX_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_UFS_PHY_AUX_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_UFS_PHY_AUX_CMD_RCGR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00076044)
#define HWIO_GCC_UFS_PHY_AUX_CMD_RCGR_RMSK                                                        0x80000013
#define HWIO_GCC_UFS_PHY_AUX_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_UFS_PHY_AUX_CMD_RCGR_ADDR, HWIO_GCC_UFS_PHY_AUX_CMD_RCGR_RMSK)
#define HWIO_GCC_UFS_PHY_AUX_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_PHY_AUX_CMD_RCGR_ADDR, m)
#define HWIO_GCC_UFS_PHY_AUX_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_UFS_PHY_AUX_CMD_RCGR_ADDR,v)
#define HWIO_GCC_UFS_PHY_AUX_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_PHY_AUX_CMD_RCGR_ADDR,m,v,HWIO_GCC_UFS_PHY_AUX_CMD_RCGR_IN)
#define HWIO_GCC_UFS_PHY_AUX_CMD_RCGR_ROOT_OFF_BMSK                                               0x80000000
#define HWIO_GCC_UFS_PHY_AUX_CMD_RCGR_ROOT_OFF_SHFT                                                     0x1f
#define HWIO_GCC_UFS_PHY_AUX_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                               0x10
#define HWIO_GCC_UFS_PHY_AUX_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                0x4
#define HWIO_GCC_UFS_PHY_AUX_CMD_RCGR_ROOT_EN_BMSK                                                       0x2
#define HWIO_GCC_UFS_PHY_AUX_CMD_RCGR_ROOT_EN_SHFT                                                       0x1
#define HWIO_GCC_UFS_PHY_AUX_CMD_RCGR_UPDATE_BMSK                                                        0x1
#define HWIO_GCC_UFS_PHY_AUX_CMD_RCGR_UPDATE_SHFT                                                        0x0

#define HWIO_GCC_UFS_PHY_AUX_CFG_RCGR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00076048)
#define HWIO_GCC_UFS_PHY_AUX_CFG_RCGR_RMSK                                                             0x71f
#define HWIO_GCC_UFS_PHY_AUX_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_UFS_PHY_AUX_CFG_RCGR_ADDR, HWIO_GCC_UFS_PHY_AUX_CFG_RCGR_RMSK)
#define HWIO_GCC_UFS_PHY_AUX_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_PHY_AUX_CFG_RCGR_ADDR, m)
#define HWIO_GCC_UFS_PHY_AUX_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_UFS_PHY_AUX_CFG_RCGR_ADDR,v)
#define HWIO_GCC_UFS_PHY_AUX_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_PHY_AUX_CFG_RCGR_ADDR,m,v,HWIO_GCC_UFS_PHY_AUX_CFG_RCGR_IN)
#define HWIO_GCC_UFS_PHY_AUX_CFG_RCGR_SRC_SEL_BMSK                                                     0x700
#define HWIO_GCC_UFS_PHY_AUX_CFG_RCGR_SRC_SEL_SHFT                                                       0x8
#define HWIO_GCC_UFS_PHY_AUX_CFG_RCGR_SRC_DIV_BMSK                                                      0x1f
#define HWIO_GCC_UFS_PHY_AUX_CFG_RCGR_SRC_DIV_SHFT                                                       0x0

#define HWIO_GCC_UFS_RX_SYMBOL_1_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0007605c)
#define HWIO_GCC_UFS_RX_SYMBOL_1_CBCR_RMSK                                                        0x80000005
#define HWIO_GCC_UFS_RX_SYMBOL_1_CBCR_IN          \
        in_dword_masked(HWIO_GCC_UFS_RX_SYMBOL_1_CBCR_ADDR, HWIO_GCC_UFS_RX_SYMBOL_1_CBCR_RMSK)
#define HWIO_GCC_UFS_RX_SYMBOL_1_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_RX_SYMBOL_1_CBCR_ADDR, m)
#define HWIO_GCC_UFS_RX_SYMBOL_1_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_UFS_RX_SYMBOL_1_CBCR_ADDR,v)
#define HWIO_GCC_UFS_RX_SYMBOL_1_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_RX_SYMBOL_1_CBCR_ADDR,m,v,HWIO_GCC_UFS_RX_SYMBOL_1_CBCR_IN)
#define HWIO_GCC_UFS_RX_SYMBOL_1_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_UFS_RX_SYMBOL_1_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_UFS_RX_SYMBOL_1_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_UFS_RX_SYMBOL_1_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_UFS_RX_SYMBOL_1_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_UFS_RX_SYMBOL_1_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_VS_BCR_ADDR                                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a000)
#define HWIO_GCC_VS_BCR_RMSK                                                                             0x1
#define HWIO_GCC_VS_BCR_IN          \
        in_dword_masked(HWIO_GCC_VS_BCR_ADDR, HWIO_GCC_VS_BCR_RMSK)
#define HWIO_GCC_VS_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_VS_BCR_ADDR, m)
#define HWIO_GCC_VS_BCR_OUT(v)      \
        out_dword(HWIO_GCC_VS_BCR_ADDR,v)
#define HWIO_GCC_VS_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VS_BCR_ADDR,m,v,HWIO_GCC_VS_BCR_IN)
#define HWIO_GCC_VS_BCR_BLK_ARES_BMSK                                                                    0x1
#define HWIO_GCC_VS_BCR_BLK_ARES_SHFT                                                                    0x0

#define HWIO_GCC_VDDCX_VS_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a004)
#define HWIO_GCC_VDDCX_VS_CBCR_RMSK                                                               0x80000005
#define HWIO_GCC_VDDCX_VS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_VDDCX_VS_CBCR_ADDR, HWIO_GCC_VDDCX_VS_CBCR_RMSK)
#define HWIO_GCC_VDDCX_VS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_VDDCX_VS_CBCR_ADDR, m)
#define HWIO_GCC_VDDCX_VS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_VDDCX_VS_CBCR_ADDR,v)
#define HWIO_GCC_VDDCX_VS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VDDCX_VS_CBCR_ADDR,m,v,HWIO_GCC_VDDCX_VS_CBCR_IN)
#define HWIO_GCC_VDDCX_VS_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_VDDCX_VS_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_VDDCX_VS_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_VDDCX_VS_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_VDDCX_VS_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_VDDCX_VS_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_VDDMX_VS_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a008)
#define HWIO_GCC_VDDMX_VS_CBCR_RMSK                                                               0x80000005
#define HWIO_GCC_VDDMX_VS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_VDDMX_VS_CBCR_ADDR, HWIO_GCC_VDDMX_VS_CBCR_RMSK)
#define HWIO_GCC_VDDMX_VS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_VDDMX_VS_CBCR_ADDR, m)
#define HWIO_GCC_VDDMX_VS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_VDDMX_VS_CBCR_ADDR,v)
#define HWIO_GCC_VDDMX_VS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VDDMX_VS_CBCR_ADDR,m,v,HWIO_GCC_VDDMX_VS_CBCR_IN)
#define HWIO_GCC_VDDMX_VS_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_VDDMX_VS_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_VDDMX_VS_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_VDDMX_VS_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_VDDMX_VS_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_VDDMX_VS_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_VDDA_VS_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a00c)
#define HWIO_GCC_VDDA_VS_CBCR_RMSK                                                                0x80000005
#define HWIO_GCC_VDDA_VS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_VDDA_VS_CBCR_ADDR, HWIO_GCC_VDDA_VS_CBCR_RMSK)
#define HWIO_GCC_VDDA_VS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_VDDA_VS_CBCR_ADDR, m)
#define HWIO_GCC_VDDA_VS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_VDDA_VS_CBCR_ADDR,v)
#define HWIO_GCC_VDDA_VS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VDDA_VS_CBCR_ADDR,m,v,HWIO_GCC_VDDA_VS_CBCR_IN)
#define HWIO_GCC_VDDA_VS_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_VDDA_VS_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_VDDA_VS_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_VDDA_VS_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_VDDA_VS_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_VDDA_VS_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_VS_CTRL_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a010)
#define HWIO_GCC_VS_CTRL_CBCR_RMSK                                                                0x80000005
#define HWIO_GCC_VS_CTRL_CBCR_IN          \
        in_dword_masked(HWIO_GCC_VS_CTRL_CBCR_ADDR, HWIO_GCC_VS_CTRL_CBCR_RMSK)
#define HWIO_GCC_VS_CTRL_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_VS_CTRL_CBCR_ADDR, m)
#define HWIO_GCC_VS_CTRL_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_VS_CTRL_CBCR_ADDR,v)
#define HWIO_GCC_VS_CTRL_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VS_CTRL_CBCR_ADDR,m,v,HWIO_GCC_VS_CTRL_CBCR_IN)
#define HWIO_GCC_VS_CTRL_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_VS_CTRL_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_VS_CTRL_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_VS_CTRL_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_VS_CTRL_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_VS_CTRL_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_VDDCX_VS_CMD_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a014)
#define HWIO_GCC_VDDCX_VS_CMD_RCGR_RMSK                                                           0x80000013
#define HWIO_GCC_VDDCX_VS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_VDDCX_VS_CMD_RCGR_ADDR, HWIO_GCC_VDDCX_VS_CMD_RCGR_RMSK)
#define HWIO_GCC_VDDCX_VS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_VDDCX_VS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_VDDCX_VS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_VDDCX_VS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_VDDCX_VS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VDDCX_VS_CMD_RCGR_ADDR,m,v,HWIO_GCC_VDDCX_VS_CMD_RCGR_IN)
#define HWIO_GCC_VDDCX_VS_CMD_RCGR_ROOT_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_VDDCX_VS_CMD_RCGR_ROOT_OFF_SHFT                                                        0x1f
#define HWIO_GCC_VDDCX_VS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                  0x10
#define HWIO_GCC_VDDCX_VS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                   0x4
#define HWIO_GCC_VDDCX_VS_CMD_RCGR_ROOT_EN_BMSK                                                          0x2
#define HWIO_GCC_VDDCX_VS_CMD_RCGR_ROOT_EN_SHFT                                                          0x1
#define HWIO_GCC_VDDCX_VS_CMD_RCGR_UPDATE_BMSK                                                           0x1
#define HWIO_GCC_VDDCX_VS_CMD_RCGR_UPDATE_SHFT                                                           0x0

#define HWIO_GCC_VDDCX_VS_CFG_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a018)
#define HWIO_GCC_VDDCX_VS_CFG_RCGR_RMSK                                                                0x71f
#define HWIO_GCC_VDDCX_VS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_VDDCX_VS_CFG_RCGR_ADDR, HWIO_GCC_VDDCX_VS_CFG_RCGR_RMSK)
#define HWIO_GCC_VDDCX_VS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_VDDCX_VS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_VDDCX_VS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_VDDCX_VS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_VDDCX_VS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VDDCX_VS_CFG_RCGR_ADDR,m,v,HWIO_GCC_VDDCX_VS_CFG_RCGR_IN)
#define HWIO_GCC_VDDCX_VS_CFG_RCGR_SRC_SEL_BMSK                                                        0x700
#define HWIO_GCC_VDDCX_VS_CFG_RCGR_SRC_SEL_SHFT                                                          0x8
#define HWIO_GCC_VDDCX_VS_CFG_RCGR_SRC_DIV_BMSK                                                         0x1f
#define HWIO_GCC_VDDCX_VS_CFG_RCGR_SRC_DIV_SHFT                                                          0x0

#define HWIO_GCC_VDDMX_VS_CMD_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a02c)
#define HWIO_GCC_VDDMX_VS_CMD_RCGR_RMSK                                                           0x80000013
#define HWIO_GCC_VDDMX_VS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_VDDMX_VS_CMD_RCGR_ADDR, HWIO_GCC_VDDMX_VS_CMD_RCGR_RMSK)
#define HWIO_GCC_VDDMX_VS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_VDDMX_VS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_VDDMX_VS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_VDDMX_VS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_VDDMX_VS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VDDMX_VS_CMD_RCGR_ADDR,m,v,HWIO_GCC_VDDMX_VS_CMD_RCGR_IN)
#define HWIO_GCC_VDDMX_VS_CMD_RCGR_ROOT_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_VDDMX_VS_CMD_RCGR_ROOT_OFF_SHFT                                                        0x1f
#define HWIO_GCC_VDDMX_VS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                  0x10
#define HWIO_GCC_VDDMX_VS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                   0x4
#define HWIO_GCC_VDDMX_VS_CMD_RCGR_ROOT_EN_BMSK                                                          0x2
#define HWIO_GCC_VDDMX_VS_CMD_RCGR_ROOT_EN_SHFT                                                          0x1
#define HWIO_GCC_VDDMX_VS_CMD_RCGR_UPDATE_BMSK                                                           0x1
#define HWIO_GCC_VDDMX_VS_CMD_RCGR_UPDATE_SHFT                                                           0x0

#define HWIO_GCC_VDDMX_VS_CFG_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a030)
#define HWIO_GCC_VDDMX_VS_CFG_RCGR_RMSK                                                                0x71f
#define HWIO_GCC_VDDMX_VS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_VDDMX_VS_CFG_RCGR_ADDR, HWIO_GCC_VDDMX_VS_CFG_RCGR_RMSK)
#define HWIO_GCC_VDDMX_VS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_VDDMX_VS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_VDDMX_VS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_VDDMX_VS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_VDDMX_VS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VDDMX_VS_CFG_RCGR_ADDR,m,v,HWIO_GCC_VDDMX_VS_CFG_RCGR_IN)
#define HWIO_GCC_VDDMX_VS_CFG_RCGR_SRC_SEL_BMSK                                                        0x700
#define HWIO_GCC_VDDMX_VS_CFG_RCGR_SRC_SEL_SHFT                                                          0x8
#define HWIO_GCC_VDDMX_VS_CFG_RCGR_SRC_DIV_BMSK                                                         0x1f
#define HWIO_GCC_VDDMX_VS_CFG_RCGR_SRC_DIV_SHFT                                                          0x0

#define HWIO_GCC_VDDA_VS_CMD_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a044)
#define HWIO_GCC_VDDA_VS_CMD_RCGR_RMSK                                                            0x80000013
#define HWIO_GCC_VDDA_VS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_VDDA_VS_CMD_RCGR_ADDR, HWIO_GCC_VDDA_VS_CMD_RCGR_RMSK)
#define HWIO_GCC_VDDA_VS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_VDDA_VS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_VDDA_VS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_VDDA_VS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_VDDA_VS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VDDA_VS_CMD_RCGR_ADDR,m,v,HWIO_GCC_VDDA_VS_CMD_RCGR_IN)
#define HWIO_GCC_VDDA_VS_CMD_RCGR_ROOT_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_VDDA_VS_CMD_RCGR_ROOT_OFF_SHFT                                                         0x1f
#define HWIO_GCC_VDDA_VS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                   0x10
#define HWIO_GCC_VDDA_VS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                    0x4
#define HWIO_GCC_VDDA_VS_CMD_RCGR_ROOT_EN_BMSK                                                           0x2
#define HWIO_GCC_VDDA_VS_CMD_RCGR_ROOT_EN_SHFT                                                           0x1
#define HWIO_GCC_VDDA_VS_CMD_RCGR_UPDATE_BMSK                                                            0x1
#define HWIO_GCC_VDDA_VS_CMD_RCGR_UPDATE_SHFT                                                            0x0

#define HWIO_GCC_VDDA_VS_CFG_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a048)
#define HWIO_GCC_VDDA_VS_CFG_RCGR_RMSK                                                                 0x71f
#define HWIO_GCC_VDDA_VS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_VDDA_VS_CFG_RCGR_ADDR, HWIO_GCC_VDDA_VS_CFG_RCGR_RMSK)
#define HWIO_GCC_VDDA_VS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_VDDA_VS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_VDDA_VS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_VDDA_VS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_VDDA_VS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VDDA_VS_CFG_RCGR_ADDR,m,v,HWIO_GCC_VDDA_VS_CFG_RCGR_IN)
#define HWIO_GCC_VDDA_VS_CFG_RCGR_SRC_SEL_BMSK                                                         0x700
#define HWIO_GCC_VDDA_VS_CFG_RCGR_SRC_SEL_SHFT                                                           0x8
#define HWIO_GCC_VDDA_VS_CFG_RCGR_SRC_DIV_BMSK                                                          0x1f
#define HWIO_GCC_VDDA_VS_CFG_RCGR_SRC_DIV_SHFT                                                           0x0

#define HWIO_GCC_VS_CTRL_CMD_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a05c)
#define HWIO_GCC_VS_CTRL_CMD_RCGR_RMSK                                                            0x80000013
#define HWIO_GCC_VS_CTRL_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_VS_CTRL_CMD_RCGR_ADDR, HWIO_GCC_VS_CTRL_CMD_RCGR_RMSK)
#define HWIO_GCC_VS_CTRL_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_VS_CTRL_CMD_RCGR_ADDR, m)
#define HWIO_GCC_VS_CTRL_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_VS_CTRL_CMD_RCGR_ADDR,v)
#define HWIO_GCC_VS_CTRL_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VS_CTRL_CMD_RCGR_ADDR,m,v,HWIO_GCC_VS_CTRL_CMD_RCGR_IN)
#define HWIO_GCC_VS_CTRL_CMD_RCGR_ROOT_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_VS_CTRL_CMD_RCGR_ROOT_OFF_SHFT                                                         0x1f
#define HWIO_GCC_VS_CTRL_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                   0x10
#define HWIO_GCC_VS_CTRL_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                    0x4
#define HWIO_GCC_VS_CTRL_CMD_RCGR_ROOT_EN_BMSK                                                           0x2
#define HWIO_GCC_VS_CTRL_CMD_RCGR_ROOT_EN_SHFT                                                           0x1
#define HWIO_GCC_VS_CTRL_CMD_RCGR_UPDATE_BMSK                                                            0x1
#define HWIO_GCC_VS_CTRL_CMD_RCGR_UPDATE_SHFT                                                            0x0

#define HWIO_GCC_VS_CTRL_CFG_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a060)
#define HWIO_GCC_VS_CTRL_CFG_RCGR_RMSK                                                                 0x71f
#define HWIO_GCC_VS_CTRL_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_VS_CTRL_CFG_RCGR_ADDR, HWIO_GCC_VS_CTRL_CFG_RCGR_RMSK)
#define HWIO_GCC_VS_CTRL_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_VS_CTRL_CFG_RCGR_ADDR, m)
#define HWIO_GCC_VS_CTRL_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_VS_CTRL_CFG_RCGR_ADDR,v)
#define HWIO_GCC_VS_CTRL_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VS_CTRL_CFG_RCGR_ADDR,m,v,HWIO_GCC_VS_CTRL_CFG_RCGR_IN)
#define HWIO_GCC_VS_CTRL_CFG_RCGR_SRC_SEL_BMSK                                                         0x700
#define HWIO_GCC_VS_CTRL_CFG_RCGR_SRC_SEL_SHFT                                                           0x8
#define HWIO_GCC_VS_CTRL_CFG_RCGR_SRC_DIV_BMSK                                                          0x1f
#define HWIO_GCC_VS_CTRL_CFG_RCGR_SRC_DIV_SHFT                                                           0x0

#define HWIO_GCC_MSS_VS_CMD_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a074)
#define HWIO_GCC_MSS_VS_CMD_RCGR_RMSK                                                             0x80000013
#define HWIO_GCC_MSS_VS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_MSS_VS_CMD_RCGR_ADDR, HWIO_GCC_MSS_VS_CMD_RCGR_RMSK)
#define HWIO_GCC_MSS_VS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_VS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_MSS_VS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_VS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_MSS_VS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_VS_CMD_RCGR_ADDR,m,v,HWIO_GCC_MSS_VS_CMD_RCGR_IN)
#define HWIO_GCC_MSS_VS_CMD_RCGR_ROOT_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_MSS_VS_CMD_RCGR_ROOT_OFF_SHFT                                                          0x1f
#define HWIO_GCC_MSS_VS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                    0x10
#define HWIO_GCC_MSS_VS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                     0x4
#define HWIO_GCC_MSS_VS_CMD_RCGR_ROOT_EN_BMSK                                                            0x2
#define HWIO_GCC_MSS_VS_CMD_RCGR_ROOT_EN_SHFT                                                            0x1
#define HWIO_GCC_MSS_VS_CMD_RCGR_UPDATE_BMSK                                                             0x1
#define HWIO_GCC_MSS_VS_CMD_RCGR_UPDATE_SHFT                                                             0x0

#define HWIO_GCC_MSS_VS_CFG_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a078)
#define HWIO_GCC_MSS_VS_CFG_RCGR_RMSK                                                                  0x71f
#define HWIO_GCC_MSS_VS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_MSS_VS_CFG_RCGR_ADDR, HWIO_GCC_MSS_VS_CFG_RCGR_RMSK)
#define HWIO_GCC_MSS_VS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_VS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_MSS_VS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_VS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_MSS_VS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_VS_CFG_RCGR_ADDR,m,v,HWIO_GCC_MSS_VS_CFG_RCGR_IN)
#define HWIO_GCC_MSS_VS_CFG_RCGR_SRC_SEL_BMSK                                                          0x700
#define HWIO_GCC_MSS_VS_CFG_RCGR_SRC_SEL_SHFT                                                            0x8
#define HWIO_GCC_MSS_VS_CFG_RCGR_SRC_DIV_BMSK                                                           0x1f
#define HWIO_GCC_MSS_VS_CFG_RCGR_SRC_DIV_SHFT                                                            0x0

#define HWIO_GCC_WCSS_VS_CMD_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a08c)
#define HWIO_GCC_WCSS_VS_CMD_RCGR_RMSK                                                            0x80000013
#define HWIO_GCC_WCSS_VS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_WCSS_VS_CMD_RCGR_ADDR, HWIO_GCC_WCSS_VS_CMD_RCGR_RMSK)
#define HWIO_GCC_WCSS_VS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_WCSS_VS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_WCSS_VS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_WCSS_VS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_WCSS_VS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_WCSS_VS_CMD_RCGR_ADDR,m,v,HWIO_GCC_WCSS_VS_CMD_RCGR_IN)
#define HWIO_GCC_WCSS_VS_CMD_RCGR_ROOT_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_WCSS_VS_CMD_RCGR_ROOT_OFF_SHFT                                                         0x1f
#define HWIO_GCC_WCSS_VS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                   0x10
#define HWIO_GCC_WCSS_VS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                    0x4
#define HWIO_GCC_WCSS_VS_CMD_RCGR_ROOT_EN_BMSK                                                           0x2
#define HWIO_GCC_WCSS_VS_CMD_RCGR_ROOT_EN_SHFT                                                           0x1
#define HWIO_GCC_WCSS_VS_CMD_RCGR_UPDATE_BMSK                                                            0x1
#define HWIO_GCC_WCSS_VS_CMD_RCGR_UPDATE_SHFT                                                            0x0

#define HWIO_GCC_WCSS_VS_CFG_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a090)
#define HWIO_GCC_WCSS_VS_CFG_RCGR_RMSK                                                                 0x71f
#define HWIO_GCC_WCSS_VS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_WCSS_VS_CFG_RCGR_ADDR, HWIO_GCC_WCSS_VS_CFG_RCGR_RMSK)
#define HWIO_GCC_WCSS_VS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_WCSS_VS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_WCSS_VS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_WCSS_VS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_WCSS_VS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_WCSS_VS_CFG_RCGR_ADDR,m,v,HWIO_GCC_WCSS_VS_CFG_RCGR_IN)
#define HWIO_GCC_WCSS_VS_CFG_RCGR_SRC_SEL_BMSK                                                         0x700
#define HWIO_GCC_WCSS_VS_CFG_RCGR_SRC_SEL_SHFT                                                           0x8
#define HWIO_GCC_WCSS_VS_CFG_RCGR_SRC_DIV_BMSK                                                          0x1f
#define HWIO_GCC_WCSS_VS_CFG_RCGR_SRC_DIV_SHFT                                                           0x0

#define HWIO_GCC_APC0_VS_CMD_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a0a4)
#define HWIO_GCC_APC0_VS_CMD_RCGR_RMSK                                                            0x80000013
#define HWIO_GCC_APC0_VS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_APC0_VS_CMD_RCGR_ADDR, HWIO_GCC_APC0_VS_CMD_RCGR_RMSK)
#define HWIO_GCC_APC0_VS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_APC0_VS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_APC0_VS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_APC0_VS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_APC0_VS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APC0_VS_CMD_RCGR_ADDR,m,v,HWIO_GCC_APC0_VS_CMD_RCGR_IN)
#define HWIO_GCC_APC0_VS_CMD_RCGR_ROOT_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_APC0_VS_CMD_RCGR_ROOT_OFF_SHFT                                                         0x1f
#define HWIO_GCC_APC0_VS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                   0x10
#define HWIO_GCC_APC0_VS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                    0x4
#define HWIO_GCC_APC0_VS_CMD_RCGR_ROOT_EN_BMSK                                                           0x2
#define HWIO_GCC_APC0_VS_CMD_RCGR_ROOT_EN_SHFT                                                           0x1
#define HWIO_GCC_APC0_VS_CMD_RCGR_UPDATE_BMSK                                                            0x1
#define HWIO_GCC_APC0_VS_CMD_RCGR_UPDATE_SHFT                                                            0x0

#define HWIO_GCC_APC0_VS_CFG_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a0a8)
#define HWIO_GCC_APC0_VS_CFG_RCGR_RMSK                                                                 0x71f
#define HWIO_GCC_APC0_VS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_APC0_VS_CFG_RCGR_ADDR, HWIO_GCC_APC0_VS_CFG_RCGR_RMSK)
#define HWIO_GCC_APC0_VS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_APC0_VS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_APC0_VS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_APC0_VS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_APC0_VS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APC0_VS_CFG_RCGR_ADDR,m,v,HWIO_GCC_APC0_VS_CFG_RCGR_IN)
#define HWIO_GCC_APC0_VS_CFG_RCGR_SRC_SEL_BMSK                                                         0x700
#define HWIO_GCC_APC0_VS_CFG_RCGR_SRC_SEL_SHFT                                                           0x8
#define HWIO_GCC_APC0_VS_CFG_RCGR_SRC_DIV_BMSK                                                          0x1f
#define HWIO_GCC_APC0_VS_CFG_RCGR_SRC_DIV_SHFT                                                           0x0

#define HWIO_GCC_APC1_VS_CMD_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a0bc)
#define HWIO_GCC_APC1_VS_CMD_RCGR_RMSK                                                            0x80000013
#define HWIO_GCC_APC1_VS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_APC1_VS_CMD_RCGR_ADDR, HWIO_GCC_APC1_VS_CMD_RCGR_RMSK)
#define HWIO_GCC_APC1_VS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_APC1_VS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_APC1_VS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_APC1_VS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_APC1_VS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APC1_VS_CMD_RCGR_ADDR,m,v,HWIO_GCC_APC1_VS_CMD_RCGR_IN)
#define HWIO_GCC_APC1_VS_CMD_RCGR_ROOT_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_APC1_VS_CMD_RCGR_ROOT_OFF_SHFT                                                         0x1f
#define HWIO_GCC_APC1_VS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                   0x10
#define HWIO_GCC_APC1_VS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                    0x4
#define HWIO_GCC_APC1_VS_CMD_RCGR_ROOT_EN_BMSK                                                           0x2
#define HWIO_GCC_APC1_VS_CMD_RCGR_ROOT_EN_SHFT                                                           0x1
#define HWIO_GCC_APC1_VS_CMD_RCGR_UPDATE_BMSK                                                            0x1
#define HWIO_GCC_APC1_VS_CMD_RCGR_UPDATE_SHFT                                                            0x0

#define HWIO_GCC_APC1_VS_CFG_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a0c0)
#define HWIO_GCC_APC1_VS_CFG_RCGR_RMSK                                                                 0x71f
#define HWIO_GCC_APC1_VS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_APC1_VS_CFG_RCGR_ADDR, HWIO_GCC_APC1_VS_CFG_RCGR_RMSK)
#define HWIO_GCC_APC1_VS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_APC1_VS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_APC1_VS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_APC1_VS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_APC1_VS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APC1_VS_CFG_RCGR_ADDR,m,v,HWIO_GCC_APC1_VS_CFG_RCGR_IN)
#define HWIO_GCC_APC1_VS_CFG_RCGR_SRC_SEL_BMSK                                                         0x700
#define HWIO_GCC_APC1_VS_CFG_RCGR_SRC_SEL_SHFT                                                           0x8
#define HWIO_GCC_APC1_VS_CFG_RCGR_SRC_DIV_BMSK                                                          0x1f
#define HWIO_GCC_APC1_VS_CFG_RCGR_SRC_DIV_SHFT                                                           0x0

#define HWIO_GCC_MSS_VS_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a0d4)
#define HWIO_GCC_MSS_VS_CBCR_RMSK                                                                 0x80000005
#define HWIO_GCC_MSS_VS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MSS_VS_CBCR_ADDR, HWIO_GCC_MSS_VS_CBCR_RMSK)
#define HWIO_GCC_MSS_VS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_VS_CBCR_ADDR, m)
#define HWIO_GCC_MSS_VS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_VS_CBCR_ADDR,v)
#define HWIO_GCC_MSS_VS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_VS_CBCR_ADDR,m,v,HWIO_GCC_MSS_VS_CBCR_IN)
#define HWIO_GCC_MSS_VS_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_MSS_VS_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_MSS_VS_CBCR_CLK_ARES_BMSK                                                               0x4
#define HWIO_GCC_MSS_VS_CBCR_CLK_ARES_SHFT                                                               0x2
#define HWIO_GCC_MSS_VS_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_MSS_VS_CBCR_CLK_ENABLE_SHFT                                                             0x0

#define HWIO_GCC_WCSS_VS_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a0d8)
#define HWIO_GCC_WCSS_VS_CBCR_RMSK                                                                0x80000005
#define HWIO_GCC_WCSS_VS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_WCSS_VS_CBCR_ADDR, HWIO_GCC_WCSS_VS_CBCR_RMSK)
#define HWIO_GCC_WCSS_VS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_WCSS_VS_CBCR_ADDR, m)
#define HWIO_GCC_WCSS_VS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_WCSS_VS_CBCR_ADDR,v)
#define HWIO_GCC_WCSS_VS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_WCSS_VS_CBCR_ADDR,m,v,HWIO_GCC_WCSS_VS_CBCR_IN)
#define HWIO_GCC_WCSS_VS_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_WCSS_VS_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_WCSS_VS_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_WCSS_VS_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_WCSS_VS_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_WCSS_VS_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_APC0_VS_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a0dc)
#define HWIO_GCC_APC0_VS_CBCR_RMSK                                                                0x80000005
#define HWIO_GCC_APC0_VS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_APC0_VS_CBCR_ADDR, HWIO_GCC_APC0_VS_CBCR_RMSK)
#define HWIO_GCC_APC0_VS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_APC0_VS_CBCR_ADDR, m)
#define HWIO_GCC_APC0_VS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_APC0_VS_CBCR_ADDR,v)
#define HWIO_GCC_APC0_VS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APC0_VS_CBCR_ADDR,m,v,HWIO_GCC_APC0_VS_CBCR_IN)
#define HWIO_GCC_APC0_VS_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_APC0_VS_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_APC0_VS_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_APC0_VS_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_APC0_VS_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_APC0_VS_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_APC1_VS_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a0e0)
#define HWIO_GCC_APC1_VS_CBCR_RMSK                                                                0x80000005
#define HWIO_GCC_APC1_VS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_APC1_VS_CBCR_ADDR, HWIO_GCC_APC1_VS_CBCR_RMSK)
#define HWIO_GCC_APC1_VS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_APC1_VS_CBCR_ADDR, m)
#define HWIO_GCC_APC1_VS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_APC1_VS_CBCR_ADDR,v)
#define HWIO_GCC_APC1_VS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APC1_VS_CBCR_ADDR,m,v,HWIO_GCC_APC1_VS_CBCR_IN)
#define HWIO_GCC_APC1_VS_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_APC1_VS_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_APC1_VS_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_APC1_VS_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_APC1_VS_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_APC1_VS_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_AGGRE2_NOC_BCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00083000)
#define HWIO_GCC_AGGRE2_NOC_BCR_RMSK                                                                     0x1
#define HWIO_GCC_AGGRE2_NOC_BCR_IN          \
        in_dword_masked(HWIO_GCC_AGGRE2_NOC_BCR_ADDR, HWIO_GCC_AGGRE2_NOC_BCR_RMSK)
#define HWIO_GCC_AGGRE2_NOC_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE2_NOC_BCR_ADDR, m)
#define HWIO_GCC_AGGRE2_NOC_BCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE2_NOC_BCR_ADDR,v)
#define HWIO_GCC_AGGRE2_NOC_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE2_NOC_BCR_ADDR,m,v,HWIO_GCC_AGGRE2_NOC_BCR_IN)
#define HWIO_GCC_AGGRE2_NOC_BCR_BLK_ARES_BMSK                                                            0x1
#define HWIO_GCC_AGGRE2_NOC_BCR_BLK_ARES_SHFT                                                            0x0

#define HWIO_GCC_AGGRE2_NOC_GDSCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00083004)
#define HWIO_GCC_AGGRE2_NOC_GDSCR_RMSK                                                            0xf8ffffff
#define HWIO_GCC_AGGRE2_NOC_GDSCR_IN          \
        in_dword_masked(HWIO_GCC_AGGRE2_NOC_GDSCR_ADDR, HWIO_GCC_AGGRE2_NOC_GDSCR_RMSK)
#define HWIO_GCC_AGGRE2_NOC_GDSCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE2_NOC_GDSCR_ADDR, m)
#define HWIO_GCC_AGGRE2_NOC_GDSCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE2_NOC_GDSCR_ADDR,v)
#define HWIO_GCC_AGGRE2_NOC_GDSCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE2_NOC_GDSCR_ADDR,m,v,HWIO_GCC_AGGRE2_NOC_GDSCR_IN)
#define HWIO_GCC_AGGRE2_NOC_GDSCR_PWR_ON_BMSK                                                     0x80000000
#define HWIO_GCC_AGGRE2_NOC_GDSCR_PWR_ON_SHFT                                                           0x1f
#define HWIO_GCC_AGGRE2_NOC_GDSCR_GDSC_STATE_BMSK                                                 0x78000000
#define HWIO_GCC_AGGRE2_NOC_GDSCR_GDSC_STATE_SHFT                                                       0x1b
#define HWIO_GCC_AGGRE2_NOC_GDSCR_EN_REST_WAIT_BMSK                                                 0xf00000
#define HWIO_GCC_AGGRE2_NOC_GDSCR_EN_REST_WAIT_SHFT                                                     0x14
#define HWIO_GCC_AGGRE2_NOC_GDSCR_EN_FEW_WAIT_BMSK                                                   0xf0000
#define HWIO_GCC_AGGRE2_NOC_GDSCR_EN_FEW_WAIT_SHFT                                                      0x10
#define HWIO_GCC_AGGRE2_NOC_GDSCR_CLK_DIS_WAIT_BMSK                                                   0xf000
#define HWIO_GCC_AGGRE2_NOC_GDSCR_CLK_DIS_WAIT_SHFT                                                      0xc
#define HWIO_GCC_AGGRE2_NOC_GDSCR_RETAIN_FF_ENABLE_BMSK                                                0x800
#define HWIO_GCC_AGGRE2_NOC_GDSCR_RETAIN_FF_ENABLE_SHFT                                                  0xb
#define HWIO_GCC_AGGRE2_NOC_GDSCR_RESTORE_BMSK                                                         0x400
#define HWIO_GCC_AGGRE2_NOC_GDSCR_RESTORE_SHFT                                                           0xa
#define HWIO_GCC_AGGRE2_NOC_GDSCR_SAVE_BMSK                                                            0x200
#define HWIO_GCC_AGGRE2_NOC_GDSCR_SAVE_SHFT                                                              0x9
#define HWIO_GCC_AGGRE2_NOC_GDSCR_RETAIN_BMSK                                                          0x100
#define HWIO_GCC_AGGRE2_NOC_GDSCR_RETAIN_SHFT                                                            0x8
#define HWIO_GCC_AGGRE2_NOC_GDSCR_EN_REST_BMSK                                                          0x80
#define HWIO_GCC_AGGRE2_NOC_GDSCR_EN_REST_SHFT                                                           0x7
#define HWIO_GCC_AGGRE2_NOC_GDSCR_EN_FEW_BMSK                                                           0x40
#define HWIO_GCC_AGGRE2_NOC_GDSCR_EN_FEW_SHFT                                                            0x6
#define HWIO_GCC_AGGRE2_NOC_GDSCR_CLAMP_IO_BMSK                                                         0x20
#define HWIO_GCC_AGGRE2_NOC_GDSCR_CLAMP_IO_SHFT                                                          0x5
#define HWIO_GCC_AGGRE2_NOC_GDSCR_CLK_DISABLE_BMSK                                                      0x10
#define HWIO_GCC_AGGRE2_NOC_GDSCR_CLK_DISABLE_SHFT                                                       0x4
#define HWIO_GCC_AGGRE2_NOC_GDSCR_PD_ARES_BMSK                                                           0x8
#define HWIO_GCC_AGGRE2_NOC_GDSCR_PD_ARES_SHFT                                                           0x3
#define HWIO_GCC_AGGRE2_NOC_GDSCR_SW_OVERRIDE_BMSK                                                       0x4
#define HWIO_GCC_AGGRE2_NOC_GDSCR_SW_OVERRIDE_SHFT                                                       0x2
#define HWIO_GCC_AGGRE2_NOC_GDSCR_HW_CONTROL_BMSK                                                        0x2
#define HWIO_GCC_AGGRE2_NOC_GDSCR_HW_CONTROL_SHFT                                                        0x1
#define HWIO_GCC_AGGRE2_NOC_GDSCR_SW_COLLAPSE_BMSK                                                       0x1
#define HWIO_GCC_AGGRE2_NOC_GDSCR_SW_COLLAPSE_SHFT                                                       0x0

#define HWIO_GCC_AGGRE2_SNOC_AXI_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00083008)
#define HWIO_GCC_AGGRE2_SNOC_AXI_CBCR_RMSK                                                        0x80000005
#define HWIO_GCC_AGGRE2_SNOC_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_AGGRE2_SNOC_AXI_CBCR_ADDR, HWIO_GCC_AGGRE2_SNOC_AXI_CBCR_RMSK)
#define HWIO_GCC_AGGRE2_SNOC_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE2_SNOC_AXI_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE2_SNOC_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE2_SNOC_AXI_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE2_SNOC_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE2_SNOC_AXI_CBCR_ADDR,m,v,HWIO_GCC_AGGRE2_SNOC_AXI_CBCR_IN)
#define HWIO_GCC_AGGRE2_SNOC_AXI_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_AGGRE2_SNOC_AXI_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_AGGRE2_SNOC_AXI_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_AGGRE2_SNOC_AXI_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_AGGRE2_SNOC_AXI_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_AGGRE2_SNOC_AXI_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_AGGRE2_SNOC_SOUTH_AXI_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0008300c)
#define HWIO_GCC_AGGRE2_SNOC_SOUTH_AXI_CBCR_RMSK                                                  0x80000005
#define HWIO_GCC_AGGRE2_SNOC_SOUTH_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_AGGRE2_SNOC_SOUTH_AXI_CBCR_ADDR, HWIO_GCC_AGGRE2_SNOC_SOUTH_AXI_CBCR_RMSK)
#define HWIO_GCC_AGGRE2_SNOC_SOUTH_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE2_SNOC_SOUTH_AXI_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE2_SNOC_SOUTH_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE2_SNOC_SOUTH_AXI_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE2_SNOC_SOUTH_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE2_SNOC_SOUTH_AXI_CBCR_ADDR,m,v,HWIO_GCC_AGGRE2_SNOC_SOUTH_AXI_CBCR_IN)
#define HWIO_GCC_AGGRE2_SNOC_SOUTH_AXI_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_AGGRE2_SNOC_SOUTH_AXI_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_AGGRE2_SNOC_SOUTH_AXI_CBCR_CLK_ARES_BMSK                                                0x4
#define HWIO_GCC_AGGRE2_SNOC_SOUTH_AXI_CBCR_CLK_ARES_SHFT                                                0x2
#define HWIO_GCC_AGGRE2_SNOC_SOUTH_AXI_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_AGGRE2_SNOC_SOUTH_AXI_CBCR_CLK_ENABLE_SHFT                                              0x0

#define HWIO_GCC_AGGRE2_CNOC_AHB_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00083014)
#define HWIO_GCC_AGGRE2_CNOC_AHB_CBCR_RMSK                                                        0xf0008005
#define HWIO_GCC_AGGRE2_CNOC_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_AGGRE2_CNOC_AHB_CBCR_ADDR, HWIO_GCC_AGGRE2_CNOC_AHB_CBCR_RMSK)
#define HWIO_GCC_AGGRE2_CNOC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE2_CNOC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE2_CNOC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE2_CNOC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE2_CNOC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE2_CNOC_AHB_CBCR_ADDR,m,v,HWIO_GCC_AGGRE2_CNOC_AHB_CBCR_IN)
#define HWIO_GCC_AGGRE2_CNOC_AHB_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_AGGRE2_CNOC_AHB_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_AGGRE2_CNOC_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                               0x70000000
#define HWIO_GCC_AGGRE2_CNOC_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                     0x1c
#define HWIO_GCC_AGGRE2_CNOC_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                       0x8000
#define HWIO_GCC_AGGRE2_CNOC_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                          0xf
#define HWIO_GCC_AGGRE2_CNOC_AHB_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_AGGRE2_CNOC_AHB_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_AGGRE2_CNOC_AHB_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_AGGRE2_CNOC_AHB_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_A2NOC_THROTTLE_CORE_AXI_CBCR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00083040)
#define HWIO_GCC_A2NOC_THROTTLE_CORE_AXI_CBCR_RMSK                                                0x80000005
#define HWIO_GCC_A2NOC_THROTTLE_CORE_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_A2NOC_THROTTLE_CORE_AXI_CBCR_ADDR, HWIO_GCC_A2NOC_THROTTLE_CORE_AXI_CBCR_RMSK)
#define HWIO_GCC_A2NOC_THROTTLE_CORE_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_A2NOC_THROTTLE_CORE_AXI_CBCR_ADDR, m)
#define HWIO_GCC_A2NOC_THROTTLE_CORE_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_A2NOC_THROTTLE_CORE_AXI_CBCR_ADDR,v)
#define HWIO_GCC_A2NOC_THROTTLE_CORE_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_A2NOC_THROTTLE_CORE_AXI_CBCR_ADDR,m,v,HWIO_GCC_A2NOC_THROTTLE_CORE_AXI_CBCR_IN)
#define HWIO_GCC_A2NOC_THROTTLE_CORE_AXI_CBCR_CLK_OFF_BMSK                                        0x80000000
#define HWIO_GCC_A2NOC_THROTTLE_CORE_AXI_CBCR_CLK_OFF_SHFT                                              0x1f
#define HWIO_GCC_A2NOC_THROTTLE_CORE_AXI_CBCR_CLK_ARES_BMSK                                              0x4
#define HWIO_GCC_A2NOC_THROTTLE_CORE_AXI_CBCR_CLK_ARES_SHFT                                              0x2
#define HWIO_GCC_A2NOC_THROTTLE_CORE_AXI_CBCR_CLK_ENABLE_BMSK                                            0x1
#define HWIO_GCC_A2NOC_THROTTLE_CORE_AXI_CBCR_CLK_ENABLE_SHFT                                            0x0

#define HWIO_GCC_A2NOC_THROTTLE_CFG_CBCR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00083048)
#define HWIO_GCC_A2NOC_THROTTLE_CFG_CBCR_RMSK                                                     0xf0008005
#define HWIO_GCC_A2NOC_THROTTLE_CFG_CBCR_IN          \
        in_dword_masked(HWIO_GCC_A2NOC_THROTTLE_CFG_CBCR_ADDR, HWIO_GCC_A2NOC_THROTTLE_CFG_CBCR_RMSK)
#define HWIO_GCC_A2NOC_THROTTLE_CFG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_A2NOC_THROTTLE_CFG_CBCR_ADDR, m)
#define HWIO_GCC_A2NOC_THROTTLE_CFG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_A2NOC_THROTTLE_CFG_CBCR_ADDR,v)
#define HWIO_GCC_A2NOC_THROTTLE_CFG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_A2NOC_THROTTLE_CFG_CBCR_ADDR,m,v,HWIO_GCC_A2NOC_THROTTLE_CFG_CBCR_IN)
#define HWIO_GCC_A2NOC_THROTTLE_CFG_CBCR_CLK_OFF_BMSK                                             0x80000000
#define HWIO_GCC_A2NOC_THROTTLE_CFG_CBCR_CLK_OFF_SHFT                                                   0x1f
#define HWIO_GCC_A2NOC_THROTTLE_CFG_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                            0x70000000
#define HWIO_GCC_A2NOC_THROTTLE_CFG_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                  0x1c
#define HWIO_GCC_A2NOC_THROTTLE_CFG_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                    0x8000
#define HWIO_GCC_A2NOC_THROTTLE_CFG_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                       0xf
#define HWIO_GCC_A2NOC_THROTTLE_CFG_CBCR_CLK_ARES_BMSK                                                   0x4
#define HWIO_GCC_A2NOC_THROTTLE_CFG_CBCR_CLK_ARES_SHFT                                                   0x2
#define HWIO_GCC_A2NOC_THROTTLE_CFG_CBCR_CLK_ENABLE_BMSK                                                 0x1
#define HWIO_GCC_A2NOC_THROTTLE_CFG_CBCR_CLK_ENABLE_SHFT                                                 0x0

#define HWIO_GCC_AGGRE2_NOC_AT_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00083018)
#define HWIO_GCC_AGGRE2_NOC_AT_CBCR_RMSK                                                          0x80000005
#define HWIO_GCC_AGGRE2_NOC_AT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_AGGRE2_NOC_AT_CBCR_ADDR, HWIO_GCC_AGGRE2_NOC_AT_CBCR_RMSK)
#define HWIO_GCC_AGGRE2_NOC_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE2_NOC_AT_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE2_NOC_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE2_NOC_AT_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE2_NOC_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE2_NOC_AT_CBCR_ADDR,m,v,HWIO_GCC_AGGRE2_NOC_AT_CBCR_IN)
#define HWIO_GCC_AGGRE2_NOC_AT_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_AGGRE2_NOC_AT_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_AGGRE2_NOC_AT_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_AGGRE2_NOC_AT_CBCR_CLK_ARES_SHFT                                                        0x2
#define HWIO_GCC_AGGRE2_NOC_AT_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_AGGRE2_NOC_AT_CBCR_CLK_ENABLE_SHFT                                                      0x0

#define HWIO_GCC_SMMU_AGGRE2_AXI_SRC_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0008301c)
#define HWIO_GCC_SMMU_AGGRE2_AXI_SRC_CBCR_RMSK                                                    0x80007ff5
#define HWIO_GCC_SMMU_AGGRE2_AXI_SRC_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SMMU_AGGRE2_AXI_SRC_CBCR_ADDR, HWIO_GCC_SMMU_AGGRE2_AXI_SRC_CBCR_RMSK)
#define HWIO_GCC_SMMU_AGGRE2_AXI_SRC_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SMMU_AGGRE2_AXI_SRC_CBCR_ADDR, m)
#define HWIO_GCC_SMMU_AGGRE2_AXI_SRC_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SMMU_AGGRE2_AXI_SRC_CBCR_ADDR,v)
#define HWIO_GCC_SMMU_AGGRE2_AXI_SRC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SMMU_AGGRE2_AXI_SRC_CBCR_ADDR,m,v,HWIO_GCC_SMMU_AGGRE2_AXI_SRC_CBCR_IN)
#define HWIO_GCC_SMMU_AGGRE2_AXI_SRC_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_SMMU_AGGRE2_AXI_SRC_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_SMMU_AGGRE2_AXI_SRC_CBCR_FORCE_MEM_CORE_ON_BMSK                                      0x4000
#define HWIO_GCC_SMMU_AGGRE2_AXI_SRC_CBCR_FORCE_MEM_CORE_ON_SHFT                                         0xe
#define HWIO_GCC_SMMU_AGGRE2_AXI_SRC_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                    0x2000
#define HWIO_GCC_SMMU_AGGRE2_AXI_SRC_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                       0xd
#define HWIO_GCC_SMMU_AGGRE2_AXI_SRC_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                   0x1000
#define HWIO_GCC_SMMU_AGGRE2_AXI_SRC_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                      0xc
#define HWIO_GCC_SMMU_AGGRE2_AXI_SRC_CBCR_WAKEUP_BMSK                                                  0xf00
#define HWIO_GCC_SMMU_AGGRE2_AXI_SRC_CBCR_WAKEUP_SHFT                                                    0x8
#define HWIO_GCC_SMMU_AGGRE2_AXI_SRC_CBCR_SLEEP_BMSK                                                    0xf0
#define HWIO_GCC_SMMU_AGGRE2_AXI_SRC_CBCR_SLEEP_SHFT                                                     0x4
#define HWIO_GCC_SMMU_AGGRE2_AXI_SRC_CBCR_CLK_ARES_BMSK                                                  0x4
#define HWIO_GCC_SMMU_AGGRE2_AXI_SRC_CBCR_CLK_ARES_SHFT                                                  0x2
#define HWIO_GCC_SMMU_AGGRE2_AXI_SRC_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_SMMU_AGGRE2_AXI_SRC_CBCR_CLK_ENABLE_SHFT                                                0x0

#define HWIO_GCC_SMMU_AGGRE2_AXI_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00083020)
#define HWIO_GCC_SMMU_AGGRE2_AXI_CBCR_RMSK                                                        0x80000005
#define HWIO_GCC_SMMU_AGGRE2_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SMMU_AGGRE2_AXI_CBCR_ADDR, HWIO_GCC_SMMU_AGGRE2_AXI_CBCR_RMSK)
#define HWIO_GCC_SMMU_AGGRE2_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SMMU_AGGRE2_AXI_CBCR_ADDR, m)
#define HWIO_GCC_SMMU_AGGRE2_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SMMU_AGGRE2_AXI_CBCR_ADDR,v)
#define HWIO_GCC_SMMU_AGGRE2_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SMMU_AGGRE2_AXI_CBCR_ADDR,m,v,HWIO_GCC_SMMU_AGGRE2_AXI_CBCR_IN)
#define HWIO_GCC_SMMU_AGGRE2_AXI_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_SMMU_AGGRE2_AXI_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_SMMU_AGGRE2_AXI_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_SMMU_AGGRE2_AXI_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_SMMU_AGGRE2_AXI_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_SMMU_AGGRE2_AXI_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_SMMU_AGGRE2_AHB_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00083024)
#define HWIO_GCC_SMMU_AGGRE2_AHB_CBCR_RMSK                                                        0xf0008005
#define HWIO_GCC_SMMU_AGGRE2_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SMMU_AGGRE2_AHB_CBCR_ADDR, HWIO_GCC_SMMU_AGGRE2_AHB_CBCR_RMSK)
#define HWIO_GCC_SMMU_AGGRE2_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SMMU_AGGRE2_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SMMU_AGGRE2_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SMMU_AGGRE2_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SMMU_AGGRE2_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SMMU_AGGRE2_AHB_CBCR_ADDR,m,v,HWIO_GCC_SMMU_AGGRE2_AHB_CBCR_IN)
#define HWIO_GCC_SMMU_AGGRE2_AHB_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_SMMU_AGGRE2_AHB_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_SMMU_AGGRE2_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                               0x70000000
#define HWIO_GCC_SMMU_AGGRE2_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                     0x1c
#define HWIO_GCC_SMMU_AGGRE2_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                       0x8000
#define HWIO_GCC_SMMU_AGGRE2_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                          0xf
#define HWIO_GCC_SMMU_AGGRE2_AHB_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_SMMU_AGGRE2_AHB_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_SMMU_AGGRE2_AHB_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_SMMU_AGGRE2_AHB_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_A2NOC_THROTTLE_CXO_CBCR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00083044)
#define HWIO_GCC_A2NOC_THROTTLE_CXO_CBCR_RMSK                                                     0x80000005
#define HWIO_GCC_A2NOC_THROTTLE_CXO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_A2NOC_THROTTLE_CXO_CBCR_ADDR, HWIO_GCC_A2NOC_THROTTLE_CXO_CBCR_RMSK)
#define HWIO_GCC_A2NOC_THROTTLE_CXO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_A2NOC_THROTTLE_CXO_CBCR_ADDR, m)
#define HWIO_GCC_A2NOC_THROTTLE_CXO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_A2NOC_THROTTLE_CXO_CBCR_ADDR,v)
#define HWIO_GCC_A2NOC_THROTTLE_CXO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_A2NOC_THROTTLE_CXO_CBCR_ADDR,m,v,HWIO_GCC_A2NOC_THROTTLE_CXO_CBCR_IN)
#define HWIO_GCC_A2NOC_THROTTLE_CXO_CBCR_CLK_OFF_BMSK                                             0x80000000
#define HWIO_GCC_A2NOC_THROTTLE_CXO_CBCR_CLK_OFF_SHFT                                                   0x1f
#define HWIO_GCC_A2NOC_THROTTLE_CXO_CBCR_CLK_ARES_BMSK                                                   0x4
#define HWIO_GCC_A2NOC_THROTTLE_CXO_CBCR_CLK_ARES_SHFT                                                   0x2
#define HWIO_GCC_A2NOC_THROTTLE_CXO_CBCR_CLK_ENABLE_BMSK                                                 0x1
#define HWIO_GCC_A2NOC_THROTTLE_CXO_CBCR_CLK_ENABLE_SHFT                                                 0x0

#define HWIO_GCC_AGGRE2_NOC_IPA_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0008304c)
#define HWIO_GCC_AGGRE2_NOC_IPA_CBCR_RMSK                                                         0x80000005
#define HWIO_GCC_AGGRE2_NOC_IPA_CBCR_IN          \
        in_dword_masked(HWIO_GCC_AGGRE2_NOC_IPA_CBCR_ADDR, HWIO_GCC_AGGRE2_NOC_IPA_CBCR_RMSK)
#define HWIO_GCC_AGGRE2_NOC_IPA_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE2_NOC_IPA_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE2_NOC_IPA_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE2_NOC_IPA_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE2_NOC_IPA_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE2_NOC_IPA_CBCR_ADDR,m,v,HWIO_GCC_AGGRE2_NOC_IPA_CBCR_IN)
#define HWIO_GCC_AGGRE2_NOC_IPA_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_AGGRE2_NOC_IPA_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_AGGRE2_NOC_IPA_CBCR_CLK_ARES_BMSK                                                       0x4
#define HWIO_GCC_AGGRE2_NOC_IPA_CBCR_CLK_ARES_SHFT                                                       0x2
#define HWIO_GCC_AGGRE2_NOC_IPA_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_AGGRE2_NOC_IPA_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_AGGRE2_CNOC_SOUTH_PERIPH_AHB_CBCR_ADDR                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00083050)
#define HWIO_GCC_AGGRE2_CNOC_SOUTH_PERIPH_AHB_CBCR_RMSK                                           0x80000005
#define HWIO_GCC_AGGRE2_CNOC_SOUTH_PERIPH_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_AGGRE2_CNOC_SOUTH_PERIPH_AHB_CBCR_ADDR, HWIO_GCC_AGGRE2_CNOC_SOUTH_PERIPH_AHB_CBCR_RMSK)
#define HWIO_GCC_AGGRE2_CNOC_SOUTH_PERIPH_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE2_CNOC_SOUTH_PERIPH_AHB_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE2_CNOC_SOUTH_PERIPH_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE2_CNOC_SOUTH_PERIPH_AHB_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE2_CNOC_SOUTH_PERIPH_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE2_CNOC_SOUTH_PERIPH_AHB_CBCR_ADDR,m,v,HWIO_GCC_AGGRE2_CNOC_SOUTH_PERIPH_AHB_CBCR_IN)
#define HWIO_GCC_AGGRE2_CNOC_SOUTH_PERIPH_AHB_CBCR_CLK_OFF_BMSK                                   0x80000000
#define HWIO_GCC_AGGRE2_CNOC_SOUTH_PERIPH_AHB_CBCR_CLK_OFF_SHFT                                         0x1f
#define HWIO_GCC_AGGRE2_CNOC_SOUTH_PERIPH_AHB_CBCR_CLK_ARES_BMSK                                         0x4
#define HWIO_GCC_AGGRE2_CNOC_SOUTH_PERIPH_AHB_CBCR_CLK_ARES_SHFT                                         0x2
#define HWIO_GCC_AGGRE2_CNOC_SOUTH_PERIPH_AHB_CBCR_CLK_ENABLE_BMSK                                       0x1
#define HWIO_GCC_AGGRE2_CNOC_SOUTH_PERIPH_AHB_CBCR_CLK_ENABLE_SHFT                                       0x0

#define HWIO_GCC_AGGRE2_CNOC_NORTH_PERIPH_AHB_CBCR_ADDR                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00083054)
#define HWIO_GCC_AGGRE2_CNOC_NORTH_PERIPH_AHB_CBCR_RMSK                                           0x80000005
#define HWIO_GCC_AGGRE2_CNOC_NORTH_PERIPH_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_AGGRE2_CNOC_NORTH_PERIPH_AHB_CBCR_ADDR, HWIO_GCC_AGGRE2_CNOC_NORTH_PERIPH_AHB_CBCR_RMSK)
#define HWIO_GCC_AGGRE2_CNOC_NORTH_PERIPH_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE2_CNOC_NORTH_PERIPH_AHB_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE2_CNOC_NORTH_PERIPH_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE2_CNOC_NORTH_PERIPH_AHB_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE2_CNOC_NORTH_PERIPH_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE2_CNOC_NORTH_PERIPH_AHB_CBCR_ADDR,m,v,HWIO_GCC_AGGRE2_CNOC_NORTH_PERIPH_AHB_CBCR_IN)
#define HWIO_GCC_AGGRE2_CNOC_NORTH_PERIPH_AHB_CBCR_CLK_OFF_BMSK                                   0x80000000
#define HWIO_GCC_AGGRE2_CNOC_NORTH_PERIPH_AHB_CBCR_CLK_OFF_SHFT                                         0x1f
#define HWIO_GCC_AGGRE2_CNOC_NORTH_PERIPH_AHB_CBCR_CLK_ARES_BMSK                                         0x4
#define HWIO_GCC_AGGRE2_CNOC_NORTH_PERIPH_AHB_CBCR_CLK_ARES_SHFT                                         0x2
#define HWIO_GCC_AGGRE2_CNOC_NORTH_PERIPH_AHB_CBCR_CLK_ENABLE_BMSK                                       0x1
#define HWIO_GCC_AGGRE2_CNOC_NORTH_PERIPH_AHB_CBCR_CLK_ENABLE_SHFT                                       0x0

#define HWIO_GCC_AGGRE2_NOC_CXO_NORTH_CBCR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00083058)
#define HWIO_GCC_AGGRE2_NOC_CXO_NORTH_CBCR_RMSK                                                   0x80000005
#define HWIO_GCC_AGGRE2_NOC_CXO_NORTH_CBCR_IN          \
        in_dword_masked(HWIO_GCC_AGGRE2_NOC_CXO_NORTH_CBCR_ADDR, HWIO_GCC_AGGRE2_NOC_CXO_NORTH_CBCR_RMSK)
#define HWIO_GCC_AGGRE2_NOC_CXO_NORTH_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE2_NOC_CXO_NORTH_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE2_NOC_CXO_NORTH_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE2_NOC_CXO_NORTH_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE2_NOC_CXO_NORTH_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE2_NOC_CXO_NORTH_CBCR_ADDR,m,v,HWIO_GCC_AGGRE2_NOC_CXO_NORTH_CBCR_IN)
#define HWIO_GCC_AGGRE2_NOC_CXO_NORTH_CBCR_CLK_OFF_BMSK                                           0x80000000
#define HWIO_GCC_AGGRE2_NOC_CXO_NORTH_CBCR_CLK_OFF_SHFT                                                 0x1f
#define HWIO_GCC_AGGRE2_NOC_CXO_NORTH_CBCR_CLK_ARES_BMSK                                                 0x4
#define HWIO_GCC_AGGRE2_NOC_CXO_NORTH_CBCR_CLK_ARES_SHFT                                                 0x2
#define HWIO_GCC_AGGRE2_NOC_CXO_NORTH_CBCR_CLK_ENABLE_BMSK                                               0x1
#define HWIO_GCC_AGGRE2_NOC_CXO_NORTH_CBCR_CLK_ENABLE_SHFT                                               0x0

#define HWIO_GCC_AGGRE2_NOC_CXO_SOUTH_CBCR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0008305c)
#define HWIO_GCC_AGGRE2_NOC_CXO_SOUTH_CBCR_RMSK                                                   0x80000005
#define HWIO_GCC_AGGRE2_NOC_CXO_SOUTH_CBCR_IN          \
        in_dword_masked(HWIO_GCC_AGGRE2_NOC_CXO_SOUTH_CBCR_ADDR, HWIO_GCC_AGGRE2_NOC_CXO_SOUTH_CBCR_RMSK)
#define HWIO_GCC_AGGRE2_NOC_CXO_SOUTH_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE2_NOC_CXO_SOUTH_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE2_NOC_CXO_SOUTH_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE2_NOC_CXO_SOUTH_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE2_NOC_CXO_SOUTH_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE2_NOC_CXO_SOUTH_CBCR_ADDR,m,v,HWIO_GCC_AGGRE2_NOC_CXO_SOUTH_CBCR_IN)
#define HWIO_GCC_AGGRE2_NOC_CXO_SOUTH_CBCR_CLK_OFF_BMSK                                           0x80000000
#define HWIO_GCC_AGGRE2_NOC_CXO_SOUTH_CBCR_CLK_OFF_SHFT                                                 0x1f
#define HWIO_GCC_AGGRE2_NOC_CXO_SOUTH_CBCR_CLK_ARES_BMSK                                                 0x4
#define HWIO_GCC_AGGRE2_NOC_CXO_SOUTH_CBCR_CLK_ARES_SHFT                                                 0x2
#define HWIO_GCC_AGGRE2_NOC_CXO_SOUTH_CBCR_CLK_ENABLE_BMSK                                               0x1
#define HWIO_GCC_AGGRE2_NOC_CXO_SOUTH_CBCR_CLK_ENABLE_SHFT                                               0x0

#define HWIO_GCC_AGGRE2_SNOC_NORTH_AXI_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00083060)
#define HWIO_GCC_AGGRE2_SNOC_NORTH_AXI_CBCR_RMSK                                                  0x80000005
#define HWIO_GCC_AGGRE2_SNOC_NORTH_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_AGGRE2_SNOC_NORTH_AXI_CBCR_ADDR, HWIO_GCC_AGGRE2_SNOC_NORTH_AXI_CBCR_RMSK)
#define HWIO_GCC_AGGRE2_SNOC_NORTH_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE2_SNOC_NORTH_AXI_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE2_SNOC_NORTH_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE2_SNOC_NORTH_AXI_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE2_SNOC_NORTH_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE2_SNOC_NORTH_AXI_CBCR_ADDR,m,v,HWIO_GCC_AGGRE2_SNOC_NORTH_AXI_CBCR_IN)
#define HWIO_GCC_AGGRE2_SNOC_NORTH_AXI_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_AGGRE2_SNOC_NORTH_AXI_CBCR_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_AGGRE2_SNOC_NORTH_AXI_CBCR_CLK_ARES_BMSK                                                0x4
#define HWIO_GCC_AGGRE2_SNOC_NORTH_AXI_CBCR_CLK_ARES_SHFT                                                0x2
#define HWIO_GCC_AGGRE2_SNOC_NORTH_AXI_CBCR_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_AGGRE2_SNOC_NORTH_AXI_CBCR_CLK_ENABLE_SHFT                                              0x0

#define HWIO_GCC_AGGRE2_CNOC_PERIPH_AHB_CBCR_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00083064)
#define HWIO_GCC_AGGRE2_CNOC_PERIPH_AHB_CBCR_RMSK                                                 0x80000005
#define HWIO_GCC_AGGRE2_CNOC_PERIPH_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_AGGRE2_CNOC_PERIPH_AHB_CBCR_ADDR, HWIO_GCC_AGGRE2_CNOC_PERIPH_AHB_CBCR_RMSK)
#define HWIO_GCC_AGGRE2_CNOC_PERIPH_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE2_CNOC_PERIPH_AHB_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE2_CNOC_PERIPH_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE2_CNOC_PERIPH_AHB_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE2_CNOC_PERIPH_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE2_CNOC_PERIPH_AHB_CBCR_ADDR,m,v,HWIO_GCC_AGGRE2_CNOC_PERIPH_AHB_CBCR_IN)
#define HWIO_GCC_AGGRE2_CNOC_PERIPH_AHB_CBCR_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_AGGRE2_CNOC_PERIPH_AHB_CBCR_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_AGGRE2_CNOC_PERIPH_AHB_CBCR_CLK_ARES_BMSK                                               0x4
#define HWIO_GCC_AGGRE2_CNOC_PERIPH_AHB_CBCR_CLK_ARES_SHFT                                               0x2
#define HWIO_GCC_AGGRE2_CNOC_PERIPH_AHB_CBCR_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_AGGRE2_CNOC_PERIPH_AHB_CBCR_CLK_ENABLE_SHFT                                             0x0

#define HWIO_GCC_AGGRE2_USB3_AXI_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0000f03c)
#define HWIO_GCC_AGGRE2_USB3_AXI_CBCR_RMSK                                                        0x80000005
#define HWIO_GCC_AGGRE2_USB3_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_AGGRE2_USB3_AXI_CBCR_ADDR, HWIO_GCC_AGGRE2_USB3_AXI_CBCR_RMSK)
#define HWIO_GCC_AGGRE2_USB3_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE2_USB3_AXI_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE2_USB3_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE2_USB3_AXI_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE2_USB3_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE2_USB3_AXI_CBCR_ADDR,m,v,HWIO_GCC_AGGRE2_USB3_AXI_CBCR_IN)
#define HWIO_GCC_AGGRE2_USB3_AXI_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_AGGRE2_USB3_AXI_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_AGGRE2_USB3_AXI_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_AGGRE2_USB3_AXI_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_AGGRE2_USB3_AXI_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_AGGRE2_USB3_AXI_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_AGGRE2_UFS_AXI_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00075034)
#define HWIO_GCC_AGGRE2_UFS_AXI_CBCR_RMSK                                                         0x80000007
#define HWIO_GCC_AGGRE2_UFS_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_AGGRE2_UFS_AXI_CBCR_ADDR, HWIO_GCC_AGGRE2_UFS_AXI_CBCR_RMSK)
#define HWIO_GCC_AGGRE2_UFS_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE2_UFS_AXI_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE2_UFS_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE2_UFS_AXI_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE2_UFS_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE2_UFS_AXI_CBCR_ADDR,m,v,HWIO_GCC_AGGRE2_UFS_AXI_CBCR_IN)
#define HWIO_GCC_AGGRE2_UFS_AXI_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_AGGRE2_UFS_AXI_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_AGGRE2_UFS_AXI_CBCR_CLK_ARES_BMSK                                                       0x4
#define HWIO_GCC_AGGRE2_UFS_AXI_CBCR_CLK_ARES_SHFT                                                       0x2
#define HWIO_GCC_AGGRE2_UFS_AXI_CBCR_HW_CTL_BMSK                                                         0x2
#define HWIO_GCC_AGGRE2_UFS_AXI_CBCR_HW_CTL_SHFT                                                         0x1
#define HWIO_GCC_AGGRE2_UFS_AXI_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_AGGRE2_UFS_AXI_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_DCC_BCR_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00084000)
#define HWIO_GCC_DCC_BCR_RMSK                                                                            0x1
#define HWIO_GCC_DCC_BCR_IN          \
        in_dword_masked(HWIO_GCC_DCC_BCR_ADDR, HWIO_GCC_DCC_BCR_RMSK)
#define HWIO_GCC_DCC_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DCC_BCR_ADDR, m)
#define HWIO_GCC_DCC_BCR_OUT(v)      \
        out_dword(HWIO_GCC_DCC_BCR_ADDR,v)
#define HWIO_GCC_DCC_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DCC_BCR_ADDR,m,v,HWIO_GCC_DCC_BCR_IN)
#define HWIO_GCC_DCC_BCR_BLK_ARES_BMSK                                                                   0x1
#define HWIO_GCC_DCC_BCR_BLK_ARES_SHFT                                                                   0x0

#define HWIO_GCC_DCC_AHB_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00084004)
#define HWIO_GCC_DCC_AHB_CBCR_RMSK                                                                0xf000fff5
#define HWIO_GCC_DCC_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_DCC_AHB_CBCR_ADDR, HWIO_GCC_DCC_AHB_CBCR_RMSK)
#define HWIO_GCC_DCC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DCC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_DCC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DCC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_DCC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DCC_AHB_CBCR_ADDR,m,v,HWIO_GCC_DCC_AHB_CBCR_IN)
#define HWIO_GCC_DCC_AHB_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_DCC_AHB_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_DCC_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                       0x70000000
#define HWIO_GCC_DCC_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                             0x1c
#define HWIO_GCC_DCC_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                               0x8000
#define HWIO_GCC_DCC_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                  0xf
#define HWIO_GCC_DCC_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                                  0x4000
#define HWIO_GCC_DCC_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                     0xe
#define HWIO_GCC_DCC_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                0x2000
#define HWIO_GCC_DCC_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                   0xd
#define HWIO_GCC_DCC_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                               0x1000
#define HWIO_GCC_DCC_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                  0xc
#define HWIO_GCC_DCC_AHB_CBCR_WAKEUP_BMSK                                                              0xf00
#define HWIO_GCC_DCC_AHB_CBCR_WAKEUP_SHFT                                                                0x8
#define HWIO_GCC_DCC_AHB_CBCR_SLEEP_BMSK                                                                0xf0
#define HWIO_GCC_DCC_AHB_CBCR_SLEEP_SHFT                                                                 0x4
#define HWIO_GCC_DCC_AHB_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_DCC_AHB_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_DCC_AHB_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_DCC_AHB_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_QSPI_BCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0004d000)
#define HWIO_GCC_QSPI_BCR_RMSK                                                                           0x1
#define HWIO_GCC_QSPI_BCR_IN          \
        in_dword_masked(HWIO_GCC_QSPI_BCR_ADDR, HWIO_GCC_QSPI_BCR_RMSK)
#define HWIO_GCC_QSPI_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QSPI_BCR_ADDR, m)
#define HWIO_GCC_QSPI_BCR_OUT(v)      \
        out_dword(HWIO_GCC_QSPI_BCR_ADDR,v)
#define HWIO_GCC_QSPI_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QSPI_BCR_ADDR,m,v,HWIO_GCC_QSPI_BCR_IN)
#define HWIO_GCC_QSPI_BCR_BLK_ARES_BMSK                                                                  0x1
#define HWIO_GCC_QSPI_BCR_BLK_ARES_SHFT                                                                  0x0

#define HWIO_GCC_QSPI_AHB_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0004d004)
#define HWIO_GCC_QSPI_AHB_CBCR_RMSK                                                               0xf0008005
#define HWIO_GCC_QSPI_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QSPI_AHB_CBCR_ADDR, HWIO_GCC_QSPI_AHB_CBCR_RMSK)
#define HWIO_GCC_QSPI_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QSPI_AHB_CBCR_ADDR, m)
#define HWIO_GCC_QSPI_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QSPI_AHB_CBCR_ADDR,v)
#define HWIO_GCC_QSPI_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QSPI_AHB_CBCR_ADDR,m,v,HWIO_GCC_QSPI_AHB_CBCR_IN)
#define HWIO_GCC_QSPI_AHB_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_QSPI_AHB_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_QSPI_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                      0x70000000
#define HWIO_GCC_QSPI_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                            0x1c
#define HWIO_GCC_QSPI_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                              0x8000
#define HWIO_GCC_QSPI_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                 0xf
#define HWIO_GCC_QSPI_AHB_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_QSPI_AHB_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_QSPI_AHB_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_QSPI_AHB_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_QSPI_SER_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0004d008)
#define HWIO_GCC_QSPI_SER_CBCR_RMSK                                                               0x80000005
#define HWIO_GCC_QSPI_SER_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QSPI_SER_CBCR_ADDR, HWIO_GCC_QSPI_SER_CBCR_RMSK)
#define HWIO_GCC_QSPI_SER_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QSPI_SER_CBCR_ADDR, m)
#define HWIO_GCC_QSPI_SER_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QSPI_SER_CBCR_ADDR,v)
#define HWIO_GCC_QSPI_SER_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QSPI_SER_CBCR_ADDR,m,v,HWIO_GCC_QSPI_SER_CBCR_IN)
#define HWIO_GCC_QSPI_SER_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_QSPI_SER_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_QSPI_SER_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_QSPI_SER_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_QSPI_SER_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_QSPI_SER_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_QSPI_SER_CMD_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0004d00c)
#define HWIO_GCC_QSPI_SER_CMD_RCGR_RMSK                                                           0x80000013
#define HWIO_GCC_QSPI_SER_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QSPI_SER_CMD_RCGR_ADDR, HWIO_GCC_QSPI_SER_CMD_RCGR_RMSK)
#define HWIO_GCC_QSPI_SER_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QSPI_SER_CMD_RCGR_ADDR, m)
#define HWIO_GCC_QSPI_SER_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QSPI_SER_CMD_RCGR_ADDR,v)
#define HWIO_GCC_QSPI_SER_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QSPI_SER_CMD_RCGR_ADDR,m,v,HWIO_GCC_QSPI_SER_CMD_RCGR_IN)
#define HWIO_GCC_QSPI_SER_CMD_RCGR_ROOT_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_QSPI_SER_CMD_RCGR_ROOT_OFF_SHFT                                                        0x1f
#define HWIO_GCC_QSPI_SER_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                  0x10
#define HWIO_GCC_QSPI_SER_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                   0x4
#define HWIO_GCC_QSPI_SER_CMD_RCGR_ROOT_EN_BMSK                                                          0x2
#define HWIO_GCC_QSPI_SER_CMD_RCGR_ROOT_EN_SHFT                                                          0x1
#define HWIO_GCC_QSPI_SER_CMD_RCGR_UPDATE_BMSK                                                           0x1
#define HWIO_GCC_QSPI_SER_CMD_RCGR_UPDATE_SHFT                                                           0x0

#define HWIO_GCC_QSPI_SER_CFG_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0004d010)
#define HWIO_GCC_QSPI_SER_CFG_RCGR_RMSK                                                                0x71f
#define HWIO_GCC_QSPI_SER_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QSPI_SER_CFG_RCGR_ADDR, HWIO_GCC_QSPI_SER_CFG_RCGR_RMSK)
#define HWIO_GCC_QSPI_SER_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QSPI_SER_CFG_RCGR_ADDR, m)
#define HWIO_GCC_QSPI_SER_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QSPI_SER_CFG_RCGR_ADDR,v)
#define HWIO_GCC_QSPI_SER_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QSPI_SER_CFG_RCGR_ADDR,m,v,HWIO_GCC_QSPI_SER_CFG_RCGR_IN)
#define HWIO_GCC_QSPI_SER_CFG_RCGR_SRC_SEL_BMSK                                                        0x700
#define HWIO_GCC_QSPI_SER_CFG_RCGR_SRC_SEL_SHFT                                                          0x8
#define HWIO_GCC_QSPI_SER_CFG_RCGR_SRC_DIV_BMSK                                                         0x1f
#define HWIO_GCC_QSPI_SER_CFG_RCGR_SRC_DIV_SHFT                                                          0x0

#define HWIO_GCC_IPA_BCR_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00089000)
#define HWIO_GCC_IPA_BCR_RMSK                                                                            0x1
#define HWIO_GCC_IPA_BCR_IN          \
        in_dword_masked(HWIO_GCC_IPA_BCR_ADDR, HWIO_GCC_IPA_BCR_RMSK)
#define HWIO_GCC_IPA_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_IPA_BCR_ADDR, m)
#define HWIO_GCC_IPA_BCR_OUT(v)      \
        out_dword(HWIO_GCC_IPA_BCR_ADDR,v)
#define HWIO_GCC_IPA_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IPA_BCR_ADDR,m,v,HWIO_GCC_IPA_BCR_IN)
#define HWIO_GCC_IPA_BCR_BLK_ARES_BMSK                                                                   0x1
#define HWIO_GCC_IPA_BCR_BLK_ARES_SHFT                                                                   0x0

#define HWIO_GCC_IPA_GDSCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00089004)
#define HWIO_GCC_IPA_GDSCR_RMSK                                                                   0xf8ffffff
#define HWIO_GCC_IPA_GDSCR_IN          \
        in_dword_masked(HWIO_GCC_IPA_GDSCR_ADDR, HWIO_GCC_IPA_GDSCR_RMSK)
#define HWIO_GCC_IPA_GDSCR_INM(m)      \
        in_dword_masked(HWIO_GCC_IPA_GDSCR_ADDR, m)
#define HWIO_GCC_IPA_GDSCR_OUT(v)      \
        out_dword(HWIO_GCC_IPA_GDSCR_ADDR,v)
#define HWIO_GCC_IPA_GDSCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IPA_GDSCR_ADDR,m,v,HWIO_GCC_IPA_GDSCR_IN)
#define HWIO_GCC_IPA_GDSCR_PWR_ON_BMSK                                                            0x80000000
#define HWIO_GCC_IPA_GDSCR_PWR_ON_SHFT                                                                  0x1f
#define HWIO_GCC_IPA_GDSCR_GDSC_STATE_BMSK                                                        0x78000000
#define HWIO_GCC_IPA_GDSCR_GDSC_STATE_SHFT                                                              0x1b
#define HWIO_GCC_IPA_GDSCR_EN_REST_WAIT_BMSK                                                        0xf00000
#define HWIO_GCC_IPA_GDSCR_EN_REST_WAIT_SHFT                                                            0x14
#define HWIO_GCC_IPA_GDSCR_EN_FEW_WAIT_BMSK                                                          0xf0000
#define HWIO_GCC_IPA_GDSCR_EN_FEW_WAIT_SHFT                                                             0x10
#define HWIO_GCC_IPA_GDSCR_CLK_DIS_WAIT_BMSK                                                          0xf000
#define HWIO_GCC_IPA_GDSCR_CLK_DIS_WAIT_SHFT                                                             0xc
#define HWIO_GCC_IPA_GDSCR_RETAIN_FF_ENABLE_BMSK                                                       0x800
#define HWIO_GCC_IPA_GDSCR_RETAIN_FF_ENABLE_SHFT                                                         0xb
#define HWIO_GCC_IPA_GDSCR_RESTORE_BMSK                                                                0x400
#define HWIO_GCC_IPA_GDSCR_RESTORE_SHFT                                                                  0xa
#define HWIO_GCC_IPA_GDSCR_SAVE_BMSK                                                                   0x200
#define HWIO_GCC_IPA_GDSCR_SAVE_SHFT                                                                     0x9
#define HWIO_GCC_IPA_GDSCR_RETAIN_BMSK                                                                 0x100
#define HWIO_GCC_IPA_GDSCR_RETAIN_SHFT                                                                   0x8
#define HWIO_GCC_IPA_GDSCR_EN_REST_BMSK                                                                 0x80
#define HWIO_GCC_IPA_GDSCR_EN_REST_SHFT                                                                  0x7
#define HWIO_GCC_IPA_GDSCR_EN_FEW_BMSK                                                                  0x40
#define HWIO_GCC_IPA_GDSCR_EN_FEW_SHFT                                                                   0x6
#define HWIO_GCC_IPA_GDSCR_CLAMP_IO_BMSK                                                                0x20
#define HWIO_GCC_IPA_GDSCR_CLAMP_IO_SHFT                                                                 0x5
#define HWIO_GCC_IPA_GDSCR_CLK_DISABLE_BMSK                                                             0x10
#define HWIO_GCC_IPA_GDSCR_CLK_DISABLE_SHFT                                                              0x4
#define HWIO_GCC_IPA_GDSCR_PD_ARES_BMSK                                                                  0x8
#define HWIO_GCC_IPA_GDSCR_PD_ARES_SHFT                                                                  0x3
#define HWIO_GCC_IPA_GDSCR_SW_OVERRIDE_BMSK                                                              0x4
#define HWIO_GCC_IPA_GDSCR_SW_OVERRIDE_SHFT                                                              0x2
#define HWIO_GCC_IPA_GDSCR_HW_CONTROL_BMSK                                                               0x2
#define HWIO_GCC_IPA_GDSCR_HW_CONTROL_SHFT                                                               0x1
#define HWIO_GCC_IPA_GDSCR_SW_COLLAPSE_BMSK                                                              0x1
#define HWIO_GCC_IPA_GDSCR_SW_COLLAPSE_SHFT                                                              0x0

#define HWIO_GCC_IPA_2X_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00089008)
#define HWIO_GCC_IPA_2X_CBCR_RMSK                                                                 0x80007ff5
#define HWIO_GCC_IPA_2X_CBCR_IN          \
        in_dword_masked(HWIO_GCC_IPA_2X_CBCR_ADDR, HWIO_GCC_IPA_2X_CBCR_RMSK)
#define HWIO_GCC_IPA_2X_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_IPA_2X_CBCR_ADDR, m)
#define HWIO_GCC_IPA_2X_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_IPA_2X_CBCR_ADDR,v)
#define HWIO_GCC_IPA_2X_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IPA_2X_CBCR_ADDR,m,v,HWIO_GCC_IPA_2X_CBCR_IN)
#define HWIO_GCC_IPA_2X_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_IPA_2X_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_IPA_2X_CBCR_FORCE_MEM_CORE_ON_BMSK                                                   0x4000
#define HWIO_GCC_IPA_2X_CBCR_FORCE_MEM_CORE_ON_SHFT                                                      0xe
#define HWIO_GCC_IPA_2X_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                 0x2000
#define HWIO_GCC_IPA_2X_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                    0xd
#define HWIO_GCC_IPA_2X_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                0x1000
#define HWIO_GCC_IPA_2X_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                   0xc
#define HWIO_GCC_IPA_2X_CBCR_WAKEUP_BMSK                                                               0xf00
#define HWIO_GCC_IPA_2X_CBCR_WAKEUP_SHFT                                                                 0x8
#define HWIO_GCC_IPA_2X_CBCR_SLEEP_BMSK                                                                 0xf0
#define HWIO_GCC_IPA_2X_CBCR_SLEEP_SHFT                                                                  0x4
#define HWIO_GCC_IPA_2X_CBCR_CLK_ARES_BMSK                                                               0x4
#define HWIO_GCC_IPA_2X_CBCR_CLK_ARES_SHFT                                                               0x2
#define HWIO_GCC_IPA_2X_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_IPA_2X_CBCR_CLK_ENABLE_SHFT                                                             0x0

#define HWIO_GCC_IPA_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0008900c)
#define HWIO_GCC_IPA_CBCR_RMSK                                                                    0x80007ff5
#define HWIO_GCC_IPA_CBCR_IN          \
        in_dword_masked(HWIO_GCC_IPA_CBCR_ADDR, HWIO_GCC_IPA_CBCR_RMSK)
#define HWIO_GCC_IPA_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_IPA_CBCR_ADDR, m)
#define HWIO_GCC_IPA_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_IPA_CBCR_ADDR,v)
#define HWIO_GCC_IPA_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IPA_CBCR_ADDR,m,v,HWIO_GCC_IPA_CBCR_IN)
#define HWIO_GCC_IPA_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_IPA_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_IPA_CBCR_FORCE_MEM_CORE_ON_BMSK                                                      0x4000
#define HWIO_GCC_IPA_CBCR_FORCE_MEM_CORE_ON_SHFT                                                         0xe
#define HWIO_GCC_IPA_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                    0x2000
#define HWIO_GCC_IPA_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                       0xd
#define HWIO_GCC_IPA_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                   0x1000
#define HWIO_GCC_IPA_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                      0xc
#define HWIO_GCC_IPA_CBCR_WAKEUP_BMSK                                                                  0xf00
#define HWIO_GCC_IPA_CBCR_WAKEUP_SHFT                                                                    0x8
#define HWIO_GCC_IPA_CBCR_SLEEP_BMSK                                                                    0xf0
#define HWIO_GCC_IPA_CBCR_SLEEP_SHFT                                                                     0x4
#define HWIO_GCC_IPA_CBCR_CLK_ARES_BMSK                                                                  0x4
#define HWIO_GCC_IPA_CBCR_CLK_ARES_SHFT                                                                  0x2
#define HWIO_GCC_IPA_CBCR_CLK_ENABLE_BMSK                                                                0x1
#define HWIO_GCC_IPA_CBCR_CLK_ENABLE_SHFT                                                                0x0

#define HWIO_GCC_IPA_AHB_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00089010)
#define HWIO_GCC_IPA_AHB_CBCR_RMSK                                                                0xf0008005
#define HWIO_GCC_IPA_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_IPA_AHB_CBCR_ADDR, HWIO_GCC_IPA_AHB_CBCR_RMSK)
#define HWIO_GCC_IPA_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_IPA_AHB_CBCR_ADDR, m)
#define HWIO_GCC_IPA_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_IPA_AHB_CBCR_ADDR,v)
#define HWIO_GCC_IPA_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IPA_AHB_CBCR_ADDR,m,v,HWIO_GCC_IPA_AHB_CBCR_IN)
#define HWIO_GCC_IPA_AHB_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_IPA_AHB_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_IPA_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                       0x70000000
#define HWIO_GCC_IPA_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                             0x1c
#define HWIO_GCC_IPA_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                               0x8000
#define HWIO_GCC_IPA_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                  0xf
#define HWIO_GCC_IPA_AHB_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_IPA_AHB_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_IPA_AHB_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_IPA_AHB_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_IPA_SLEEP_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00089014)
#define HWIO_GCC_IPA_SLEEP_CBCR_RMSK                                                              0x80000005
#define HWIO_GCC_IPA_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_IPA_SLEEP_CBCR_ADDR, HWIO_GCC_IPA_SLEEP_CBCR_RMSK)
#define HWIO_GCC_IPA_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_IPA_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_IPA_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_IPA_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_IPA_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IPA_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_IPA_SLEEP_CBCR_IN)
#define HWIO_GCC_IPA_SLEEP_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_IPA_SLEEP_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_IPA_SLEEP_CBCR_CLK_ARES_BMSK                                                            0x4
#define HWIO_GCC_IPA_SLEEP_CBCR_CLK_ARES_SHFT                                                            0x2
#define HWIO_GCC_IPA_SLEEP_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_IPA_SLEEP_CBCR_CLK_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_IPA_2X_CMD_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00089018)
#define HWIO_GCC_IPA_2X_CMD_RCGR_RMSK                                                             0x80000013
#define HWIO_GCC_IPA_2X_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_IPA_2X_CMD_RCGR_ADDR, HWIO_GCC_IPA_2X_CMD_RCGR_RMSK)
#define HWIO_GCC_IPA_2X_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_IPA_2X_CMD_RCGR_ADDR, m)
#define HWIO_GCC_IPA_2X_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_IPA_2X_CMD_RCGR_ADDR,v)
#define HWIO_GCC_IPA_2X_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IPA_2X_CMD_RCGR_ADDR,m,v,HWIO_GCC_IPA_2X_CMD_RCGR_IN)
#define HWIO_GCC_IPA_2X_CMD_RCGR_ROOT_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_IPA_2X_CMD_RCGR_ROOT_OFF_SHFT                                                          0x1f
#define HWIO_GCC_IPA_2X_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                    0x10
#define HWIO_GCC_IPA_2X_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                     0x4
#define HWIO_GCC_IPA_2X_CMD_RCGR_ROOT_EN_BMSK                                                            0x2
#define HWIO_GCC_IPA_2X_CMD_RCGR_ROOT_EN_SHFT                                                            0x1
#define HWIO_GCC_IPA_2X_CMD_RCGR_UPDATE_BMSK                                                             0x1
#define HWIO_GCC_IPA_2X_CMD_RCGR_UPDATE_SHFT                                                             0x0

#define HWIO_GCC_IPA_2X_CFG_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0008901c)
#define HWIO_GCC_IPA_2X_CFG_RCGR_RMSK                                                                  0x71f
#define HWIO_GCC_IPA_2X_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_IPA_2X_CFG_RCGR_ADDR, HWIO_GCC_IPA_2X_CFG_RCGR_RMSK)
#define HWIO_GCC_IPA_2X_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_IPA_2X_CFG_RCGR_ADDR, m)
#define HWIO_GCC_IPA_2X_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_IPA_2X_CFG_RCGR_ADDR,v)
#define HWIO_GCC_IPA_2X_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IPA_2X_CFG_RCGR_ADDR,m,v,HWIO_GCC_IPA_2X_CFG_RCGR_IN)
#define HWIO_GCC_IPA_2X_CFG_RCGR_SRC_SEL_BMSK                                                          0x700
#define HWIO_GCC_IPA_2X_CFG_RCGR_SRC_SEL_SHFT                                                            0x8
#define HWIO_GCC_IPA_2X_CFG_RCGR_SRC_DIV_BMSK                                                           0x1f
#define HWIO_GCC_IPA_2X_CFG_RCGR_SRC_DIV_SHFT                                                            0x0

#define HWIO_GCC_MSS_CFG_AHB_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0008a000)
#define HWIO_GCC_MSS_CFG_AHB_CBCR_RMSK                                                            0xf0008005
#define HWIO_GCC_MSS_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MSS_CFG_AHB_CBCR_ADDR, HWIO_GCC_MSS_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_MSS_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_MSS_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_MSS_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_MSS_CFG_AHB_CBCR_IN)
#define HWIO_GCC_MSS_CFG_AHB_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_MSS_CFG_AHB_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_MSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                   0x70000000
#define HWIO_GCC_MSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                         0x1c
#define HWIO_GCC_MSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                           0x8000
#define HWIO_GCC_MSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                              0xf
#define HWIO_GCC_MSS_CFG_AHB_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_MSS_CFG_AHB_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_GCC_MSS_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_MSS_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_MSS_MNOC_BIMC_AXI_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0008a004)
#define HWIO_GCC_MSS_MNOC_BIMC_AXI_CBCR_RMSK                                                      0x80000007
#define HWIO_GCC_MSS_MNOC_BIMC_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MSS_MNOC_BIMC_AXI_CBCR_ADDR, HWIO_GCC_MSS_MNOC_BIMC_AXI_CBCR_RMSK)
#define HWIO_GCC_MSS_MNOC_BIMC_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_MNOC_BIMC_AXI_CBCR_ADDR, m)
#define HWIO_GCC_MSS_MNOC_BIMC_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_MNOC_BIMC_AXI_CBCR_ADDR,v)
#define HWIO_GCC_MSS_MNOC_BIMC_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_MNOC_BIMC_AXI_CBCR_ADDR,m,v,HWIO_GCC_MSS_MNOC_BIMC_AXI_CBCR_IN)
#define HWIO_GCC_MSS_MNOC_BIMC_AXI_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_MSS_MNOC_BIMC_AXI_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_MSS_MNOC_BIMC_AXI_CBCR_CLK_ARES_BMSK                                                    0x4
#define HWIO_GCC_MSS_MNOC_BIMC_AXI_CBCR_CLK_ARES_SHFT                                                    0x2
#define HWIO_GCC_MSS_MNOC_BIMC_AXI_CBCR_HW_CTL_BMSK                                                      0x2
#define HWIO_GCC_MSS_MNOC_BIMC_AXI_CBCR_HW_CTL_SHFT                                                      0x1
#define HWIO_GCC_MSS_MNOC_BIMC_AXI_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_MSS_MNOC_BIMC_AXI_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_MSS_TRIG_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0008a008)
#define HWIO_GCC_MSS_TRIG_CBCR_RMSK                                                               0x80000005
#define HWIO_GCC_MSS_TRIG_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MSS_TRIG_CBCR_ADDR, HWIO_GCC_MSS_TRIG_CBCR_RMSK)
#define HWIO_GCC_MSS_TRIG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_TRIG_CBCR_ADDR, m)
#define HWIO_GCC_MSS_TRIG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_TRIG_CBCR_ADDR,v)
#define HWIO_GCC_MSS_TRIG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_TRIG_CBCR_ADDR,m,v,HWIO_GCC_MSS_TRIG_CBCR_IN)
#define HWIO_GCC_MSS_TRIG_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_MSS_TRIG_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_MSS_TRIG_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_MSS_TRIG_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_MSS_TRIG_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_MSS_TRIG_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_MSS_AT_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0008a00c)
#define HWIO_GCC_MSS_AT_CBCR_RMSK                                                                 0x80000005
#define HWIO_GCC_MSS_AT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MSS_AT_CBCR_ADDR, HWIO_GCC_MSS_AT_CBCR_RMSK)
#define HWIO_GCC_MSS_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_AT_CBCR_ADDR, m)
#define HWIO_GCC_MSS_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_AT_CBCR_ADDR,v)
#define HWIO_GCC_MSS_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_AT_CBCR_ADDR,m,v,HWIO_GCC_MSS_AT_CBCR_IN)
#define HWIO_GCC_MSS_AT_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_MSS_AT_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_MSS_AT_CBCR_CLK_ARES_BMSK                                                               0x4
#define HWIO_GCC_MSS_AT_CBCR_CLK_ARES_SHFT                                                               0x2
#define HWIO_GCC_MSS_AT_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_MSS_AT_CBCR_CLK_ENABLE_SHFT                                                             0x0

#define HWIO_GCC_MSS_Q6_BIMC_AXI_CMD_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0008a024)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CMD_RCGR_RMSK                                                    0x80000013
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_MSS_Q6_BIMC_AXI_CMD_RCGR_ADDR, HWIO_GCC_MSS_Q6_BIMC_AXI_CMD_RCGR_RMSK)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_Q6_BIMC_AXI_CMD_RCGR_ADDR, m)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_Q6_BIMC_AXI_CMD_RCGR_ADDR,v)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_Q6_BIMC_AXI_CMD_RCGR_ADDR,m,v,HWIO_GCC_MSS_Q6_BIMC_AXI_CMD_RCGR_IN)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CMD_RCGR_ROOT_OFF_BMSK                                           0x80000000
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CMD_RCGR_ROOT_OFF_SHFT                                                 0x1f
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                           0x10
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                            0x4
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CMD_RCGR_ROOT_EN_BMSK                                                   0x2
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CMD_RCGR_ROOT_EN_SHFT                                                   0x1
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CMD_RCGR_UPDATE_BMSK                                                    0x1
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CMD_RCGR_UPDATE_SHFT                                                    0x0

#define HWIO_GCC_MSS_Q6_BIMC_AXI_CFG_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0008a028)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CFG_RCGR_RMSK                                                         0x71f
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_MSS_Q6_BIMC_AXI_CFG_RCGR_ADDR, HWIO_GCC_MSS_Q6_BIMC_AXI_CFG_RCGR_RMSK)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_Q6_BIMC_AXI_CFG_RCGR_ADDR, m)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_Q6_BIMC_AXI_CFG_RCGR_ADDR,v)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_Q6_BIMC_AXI_CFG_RCGR_ADDR,m,v,HWIO_GCC_MSS_Q6_BIMC_AXI_CFG_RCGR_IN)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CFG_RCGR_SRC_SEL_BMSK                                                 0x700
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CFG_RCGR_SRC_SEL_SHFT                                                   0x8
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CFG_RCGR_SRC_DIV_BMSK                                                  0x1f
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CFG_RCGR_SRC_DIV_SHFT                                                   0x0

#define HWIO_GCC_MSS_SNOC_AXI_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0008a03c)
#define HWIO_GCC_MSS_SNOC_AXI_CBCR_RMSK                                                           0x80000005
#define HWIO_GCC_MSS_SNOC_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MSS_SNOC_AXI_CBCR_ADDR, HWIO_GCC_MSS_SNOC_AXI_CBCR_RMSK)
#define HWIO_GCC_MSS_SNOC_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_SNOC_AXI_CBCR_ADDR, m)
#define HWIO_GCC_MSS_SNOC_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_SNOC_AXI_CBCR_ADDR,v)
#define HWIO_GCC_MSS_SNOC_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_SNOC_AXI_CBCR_ADDR,m,v,HWIO_GCC_MSS_SNOC_AXI_CBCR_IN)
#define HWIO_GCC_MSS_SNOC_AXI_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_MSS_SNOC_AXI_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_MSS_SNOC_AXI_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_MSS_SNOC_AXI_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_MSS_SNOC_AXI_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_MSS_SNOC_AXI_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0008a040)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_RMSK                                                        0x80000005
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_ADDR, HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_RMSK)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_ADDR, m)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_ADDR,v)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_ADDR,m,v,HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_IN)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_GLM_BCR_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0008b000)
#define HWIO_GCC_GLM_BCR_RMSK                                                                            0x1
#define HWIO_GCC_GLM_BCR_IN          \
        in_dword_masked(HWIO_GCC_GLM_BCR_ADDR, HWIO_GCC_GLM_BCR_RMSK)
#define HWIO_GCC_GLM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GLM_BCR_ADDR, m)
#define HWIO_GCC_GLM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_GLM_BCR_ADDR,v)
#define HWIO_GCC_GLM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GLM_BCR_ADDR,m,v,HWIO_GCC_GLM_BCR_IN)
#define HWIO_GCC_GLM_BCR_BLK_ARES_BMSK                                                                   0x1
#define HWIO_GCC_GLM_BCR_BLK_ARES_SHFT                                                                   0x0

#define HWIO_GCC_GLM_AHB_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0008b004)
#define HWIO_GCC_GLM_AHB_CBCR_RMSK                                                                0xf0008005
#define HWIO_GCC_GLM_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GLM_AHB_CBCR_ADDR, HWIO_GCC_GLM_AHB_CBCR_RMSK)
#define HWIO_GCC_GLM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GLM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_GLM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GLM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_GLM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GLM_AHB_CBCR_ADDR,m,v,HWIO_GCC_GLM_AHB_CBCR_IN)
#define HWIO_GCC_GLM_AHB_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_GLM_AHB_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_GLM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                       0x70000000
#define HWIO_GCC_GLM_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                             0x1c
#define HWIO_GCC_GLM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                               0x8000
#define HWIO_GCC_GLM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                  0xf
#define HWIO_GCC_GLM_AHB_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_GLM_AHB_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_GLM_AHB_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_GLM_AHB_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_GLM_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0008b008)
#define HWIO_GCC_GLM_CBCR_RMSK                                                                    0x80000005
#define HWIO_GCC_GLM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GLM_CBCR_ADDR, HWIO_GCC_GLM_CBCR_RMSK)
#define HWIO_GCC_GLM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GLM_CBCR_ADDR, m)
#define HWIO_GCC_GLM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GLM_CBCR_ADDR,v)
#define HWIO_GCC_GLM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GLM_CBCR_ADDR,m,v,HWIO_GCC_GLM_CBCR_IN)
#define HWIO_GCC_GLM_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_GLM_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_GLM_CBCR_CLK_ARES_BMSK                                                                  0x4
#define HWIO_GCC_GLM_CBCR_CLK_ARES_SHFT                                                                  0x2
#define HWIO_GCC_GLM_CBCR_CLK_ENABLE_BMSK                                                                0x1
#define HWIO_GCC_GLM_CBCR_CLK_ENABLE_SHFT                                                                0x0

#define HWIO_GCC_GLM_XO_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0008b00c)
#define HWIO_GCC_GLM_XO_CBCR_RMSK                                                                 0x80000005
#define HWIO_GCC_GLM_XO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GLM_XO_CBCR_ADDR, HWIO_GCC_GLM_XO_CBCR_RMSK)
#define HWIO_GCC_GLM_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GLM_XO_CBCR_ADDR, m)
#define HWIO_GCC_GLM_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GLM_XO_CBCR_ADDR,v)
#define HWIO_GCC_GLM_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GLM_XO_CBCR_ADDR,m,v,HWIO_GCC_GLM_XO_CBCR_IN)
#define HWIO_GCC_GLM_XO_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_GLM_XO_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_GLM_XO_CBCR_CLK_ARES_BMSK                                                               0x4
#define HWIO_GCC_GLM_XO_CBCR_CLK_ARES_SHFT                                                               0x2
#define HWIO_GCC_GLM_XO_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_GLM_XO_CBCR_CLK_ENABLE_SHFT                                                             0x0

#define HWIO_GCC_GLM_CMD_RCGR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0008b010)
#define HWIO_GCC_GLM_CMD_RCGR_RMSK                                                                0x80000013
#define HWIO_GCC_GLM_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GLM_CMD_RCGR_ADDR, HWIO_GCC_GLM_CMD_RCGR_RMSK)
#define HWIO_GCC_GLM_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GLM_CMD_RCGR_ADDR, m)
#define HWIO_GCC_GLM_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GLM_CMD_RCGR_ADDR,v)
#define HWIO_GCC_GLM_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GLM_CMD_RCGR_ADDR,m,v,HWIO_GCC_GLM_CMD_RCGR_IN)
#define HWIO_GCC_GLM_CMD_RCGR_ROOT_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_GLM_CMD_RCGR_ROOT_OFF_SHFT                                                             0x1f
#define HWIO_GCC_GLM_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                       0x10
#define HWIO_GCC_GLM_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                        0x4
#define HWIO_GCC_GLM_CMD_RCGR_ROOT_EN_BMSK                                                               0x2
#define HWIO_GCC_GLM_CMD_RCGR_ROOT_EN_SHFT                                                               0x1
#define HWIO_GCC_GLM_CMD_RCGR_UPDATE_BMSK                                                                0x1
#define HWIO_GCC_GLM_CMD_RCGR_UPDATE_SHFT                                                                0x0

#define HWIO_GCC_GLM_CFG_RCGR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0008b014)
#define HWIO_GCC_GLM_CFG_RCGR_RMSK                                                                     0x71f
#define HWIO_GCC_GLM_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GLM_CFG_RCGR_ADDR, HWIO_GCC_GLM_CFG_RCGR_RMSK)
#define HWIO_GCC_GLM_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GLM_CFG_RCGR_ADDR, m)
#define HWIO_GCC_GLM_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GLM_CFG_RCGR_ADDR,v)
#define HWIO_GCC_GLM_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GLM_CFG_RCGR_ADDR,m,v,HWIO_GCC_GLM_CFG_RCGR_IN)
#define HWIO_GCC_GLM_CFG_RCGR_SRC_SEL_BMSK                                                             0x700
#define HWIO_GCC_GLM_CFG_RCGR_SRC_SEL_SHFT                                                               0x8
#define HWIO_GCC_GLM_CFG_RCGR_SRC_DIV_BMSK                                                              0x1f
#define HWIO_GCC_GLM_CFG_RCGR_SRC_DIV_SHFT                                                               0x0

#define HWIO_GCC_MSMPU_BCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0008d000)
#define HWIO_GCC_MSMPU_BCR_RMSK                                                                          0x1
#define HWIO_GCC_MSMPU_BCR_IN          \
        in_dword_masked(HWIO_GCC_MSMPU_BCR_ADDR, HWIO_GCC_MSMPU_BCR_RMSK)
#define HWIO_GCC_MSMPU_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSMPU_BCR_ADDR, m)
#define HWIO_GCC_MSMPU_BCR_OUT(v)      \
        out_dword(HWIO_GCC_MSMPU_BCR_ADDR,v)
#define HWIO_GCC_MSMPU_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSMPU_BCR_ADDR,m,v,HWIO_GCC_MSMPU_BCR_IN)
#define HWIO_GCC_MSMPU_BCR_BLK_ARES_BMSK                                                                 0x1
#define HWIO_GCC_MSMPU_BCR_BLK_ARES_SHFT                                                                 0x0

#define HWIO_GCC_AGGRE2_NOC_MSMPU_CFG_AHB_CBCR_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0008d004)
#define HWIO_GCC_AGGRE2_NOC_MSMPU_CFG_AHB_CBCR_RMSK                                               0xf0008005
#define HWIO_GCC_AGGRE2_NOC_MSMPU_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_AGGRE2_NOC_MSMPU_CFG_AHB_CBCR_ADDR, HWIO_GCC_AGGRE2_NOC_MSMPU_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_AGGRE2_NOC_MSMPU_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE2_NOC_MSMPU_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE2_NOC_MSMPU_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE2_NOC_MSMPU_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE2_NOC_MSMPU_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE2_NOC_MSMPU_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_AGGRE2_NOC_MSMPU_CFG_AHB_CBCR_IN)
#define HWIO_GCC_AGGRE2_NOC_MSMPU_CFG_AHB_CBCR_CLK_OFF_BMSK                                       0x80000000
#define HWIO_GCC_AGGRE2_NOC_MSMPU_CFG_AHB_CBCR_CLK_OFF_SHFT                                             0x1f
#define HWIO_GCC_AGGRE2_NOC_MSMPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                      0x70000000
#define HWIO_GCC_AGGRE2_NOC_MSMPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                            0x1c
#define HWIO_GCC_AGGRE2_NOC_MSMPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                              0x8000
#define HWIO_GCC_AGGRE2_NOC_MSMPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                 0xf
#define HWIO_GCC_AGGRE2_NOC_MSMPU_CFG_AHB_CBCR_CLK_ARES_BMSK                                             0x4
#define HWIO_GCC_AGGRE2_NOC_MSMPU_CFG_AHB_CBCR_CLK_ARES_SHFT                                             0x2
#define HWIO_GCC_AGGRE2_NOC_MSMPU_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                           0x1
#define HWIO_GCC_AGGRE2_NOC_MSMPU_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                           0x0

#define HWIO_GCC_MSS_Q6_MSMPU_CFG_AHB_CBCR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0008d008)
#define HWIO_GCC_MSS_Q6_MSMPU_CFG_AHB_CBCR_RMSK                                                   0xf0008005
#define HWIO_GCC_MSS_Q6_MSMPU_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MSS_Q6_MSMPU_CFG_AHB_CBCR_ADDR, HWIO_GCC_MSS_Q6_MSMPU_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_MSS_Q6_MSMPU_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_Q6_MSMPU_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_MSS_Q6_MSMPU_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_Q6_MSMPU_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_MSS_Q6_MSMPU_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_Q6_MSMPU_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_MSS_Q6_MSMPU_CFG_AHB_CBCR_IN)
#define HWIO_GCC_MSS_Q6_MSMPU_CFG_AHB_CBCR_CLK_OFF_BMSK                                           0x80000000
#define HWIO_GCC_MSS_Q6_MSMPU_CFG_AHB_CBCR_CLK_OFF_SHFT                                                 0x1f
#define HWIO_GCC_MSS_Q6_MSMPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                          0x70000000
#define HWIO_GCC_MSS_Q6_MSMPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                0x1c
#define HWIO_GCC_MSS_Q6_MSMPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                  0x8000
#define HWIO_GCC_MSS_Q6_MSMPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                     0xf
#define HWIO_GCC_MSS_Q6_MSMPU_CFG_AHB_CBCR_CLK_ARES_BMSK                                                 0x4
#define HWIO_GCC_MSS_Q6_MSMPU_CFG_AHB_CBCR_CLK_ARES_SHFT                                                 0x2
#define HWIO_GCC_MSS_Q6_MSMPU_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                               0x1
#define HWIO_GCC_MSS_Q6_MSMPU_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                               0x0

#define HWIO_GCC_MSS_MSMPU_CFG_AHB_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0008d00c)
#define HWIO_GCC_MSS_MSMPU_CFG_AHB_CBCR_RMSK                                                      0xf0008005
#define HWIO_GCC_MSS_MSMPU_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MSS_MSMPU_CFG_AHB_CBCR_ADDR, HWIO_GCC_MSS_MSMPU_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_MSS_MSMPU_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_MSMPU_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_MSS_MSMPU_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_MSMPU_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_MSS_MSMPU_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_MSMPU_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_MSS_MSMPU_CFG_AHB_CBCR_IN)
#define HWIO_GCC_MSS_MSMPU_CFG_AHB_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_MSS_MSMPU_CFG_AHB_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_MSS_MSMPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                             0x70000000
#define HWIO_GCC_MSS_MSMPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                   0x1c
#define HWIO_GCC_MSS_MSMPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                     0x8000
#define HWIO_GCC_MSS_MSMPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                        0xf
#define HWIO_GCC_MSS_MSMPU_CFG_AHB_CBCR_CLK_ARES_BMSK                                                    0x4
#define HWIO_GCC_MSS_MSMPU_CFG_AHB_CBCR_CLK_ARES_SHFT                                                    0x2
#define HWIO_GCC_MSS_MSMPU_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_MSS_MSMPU_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_AGGRE2_SNOC_MSMPU_CLIENT_AXI_CBCR_ADDR                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0008d010)
#define HWIO_GCC_AGGRE2_SNOC_MSMPU_CLIENT_AXI_CBCR_RMSK                                           0x80000005
#define HWIO_GCC_AGGRE2_SNOC_MSMPU_CLIENT_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_AGGRE2_SNOC_MSMPU_CLIENT_AXI_CBCR_ADDR, HWIO_GCC_AGGRE2_SNOC_MSMPU_CLIENT_AXI_CBCR_RMSK)
#define HWIO_GCC_AGGRE2_SNOC_MSMPU_CLIENT_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE2_SNOC_MSMPU_CLIENT_AXI_CBCR_ADDR, m)
#define HWIO_GCC_AGGRE2_SNOC_MSMPU_CLIENT_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE2_SNOC_MSMPU_CLIENT_AXI_CBCR_ADDR,v)
#define HWIO_GCC_AGGRE2_SNOC_MSMPU_CLIENT_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE2_SNOC_MSMPU_CLIENT_AXI_CBCR_ADDR,m,v,HWIO_GCC_AGGRE2_SNOC_MSMPU_CLIENT_AXI_CBCR_IN)
#define HWIO_GCC_AGGRE2_SNOC_MSMPU_CLIENT_AXI_CBCR_CLK_OFF_BMSK                                   0x80000000
#define HWIO_GCC_AGGRE2_SNOC_MSMPU_CLIENT_AXI_CBCR_CLK_OFF_SHFT                                         0x1f
#define HWIO_GCC_AGGRE2_SNOC_MSMPU_CLIENT_AXI_CBCR_CLK_ARES_BMSK                                         0x4
#define HWIO_GCC_AGGRE2_SNOC_MSMPU_CLIENT_AXI_CBCR_CLK_ARES_SHFT                                         0x2
#define HWIO_GCC_AGGRE2_SNOC_MSMPU_CLIENT_AXI_CBCR_CLK_ENABLE_BMSK                                       0x1
#define HWIO_GCC_AGGRE2_SNOC_MSMPU_CLIENT_AXI_CBCR_CLK_ENABLE_SHFT                                       0x0

#define HWIO_GCC_MSS_Q6_MSMPU_CLIENT_AXI_CBCR_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0008d014)
#define HWIO_GCC_MSS_Q6_MSMPU_CLIENT_AXI_CBCR_RMSK                                                0x80000005
#define HWIO_GCC_MSS_Q6_MSMPU_CLIENT_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MSS_Q6_MSMPU_CLIENT_AXI_CBCR_ADDR, HWIO_GCC_MSS_Q6_MSMPU_CLIENT_AXI_CBCR_RMSK)
#define HWIO_GCC_MSS_Q6_MSMPU_CLIENT_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_Q6_MSMPU_CLIENT_AXI_CBCR_ADDR, m)
#define HWIO_GCC_MSS_Q6_MSMPU_CLIENT_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_Q6_MSMPU_CLIENT_AXI_CBCR_ADDR,v)
#define HWIO_GCC_MSS_Q6_MSMPU_CLIENT_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_Q6_MSMPU_CLIENT_AXI_CBCR_ADDR,m,v,HWIO_GCC_MSS_Q6_MSMPU_CLIENT_AXI_CBCR_IN)
#define HWIO_GCC_MSS_Q6_MSMPU_CLIENT_AXI_CBCR_CLK_OFF_BMSK                                        0x80000000
#define HWIO_GCC_MSS_Q6_MSMPU_CLIENT_AXI_CBCR_CLK_OFF_SHFT                                              0x1f
#define HWIO_GCC_MSS_Q6_MSMPU_CLIENT_AXI_CBCR_CLK_ARES_BMSK                                              0x4
#define HWIO_GCC_MSS_Q6_MSMPU_CLIENT_AXI_CBCR_CLK_ARES_SHFT                                              0x2
#define HWIO_GCC_MSS_Q6_MSMPU_CLIENT_AXI_CBCR_CLK_ENABLE_BMSK                                            0x1
#define HWIO_GCC_MSS_Q6_MSMPU_CLIENT_AXI_CBCR_CLK_ENABLE_SHFT                                            0x0

#define HWIO_GCC_MSS_MSMPU_CLIENT_AXI_CBCR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0008d018)
#define HWIO_GCC_MSS_MSMPU_CLIENT_AXI_CBCR_RMSK                                                   0x80000005
#define HWIO_GCC_MSS_MSMPU_CLIENT_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MSS_MSMPU_CLIENT_AXI_CBCR_ADDR, HWIO_GCC_MSS_MSMPU_CLIENT_AXI_CBCR_RMSK)
#define HWIO_GCC_MSS_MSMPU_CLIENT_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_MSMPU_CLIENT_AXI_CBCR_ADDR, m)
#define HWIO_GCC_MSS_MSMPU_CLIENT_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_MSMPU_CLIENT_AXI_CBCR_ADDR,v)
#define HWIO_GCC_MSS_MSMPU_CLIENT_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_MSMPU_CLIENT_AXI_CBCR_ADDR,m,v,HWIO_GCC_MSS_MSMPU_CLIENT_AXI_CBCR_IN)
#define HWIO_GCC_MSS_MSMPU_CLIENT_AXI_CBCR_CLK_OFF_BMSK                                           0x80000000
#define HWIO_GCC_MSS_MSMPU_CLIENT_AXI_CBCR_CLK_OFF_SHFT                                                 0x1f
#define HWIO_GCC_MSS_MSMPU_CLIENT_AXI_CBCR_CLK_ARES_BMSK                                                 0x4
#define HWIO_GCC_MSS_MSMPU_CLIENT_AXI_CBCR_CLK_ARES_SHFT                                                 0x2
#define HWIO_GCC_MSS_MSMPU_CLIENT_AXI_CBCR_CLK_ENABLE_BMSK                                               0x1
#define HWIO_GCC_MSS_MSMPU_CLIENT_AXI_CBCR_CLK_ENABLE_SHFT                                               0x0

#define HWIO_GCC_QREFS_VBG_CAL_BCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00088028)
#define HWIO_GCC_QREFS_VBG_CAL_BCR_RMSK                                                                  0x1
#define HWIO_GCC_QREFS_VBG_CAL_BCR_IN          \
        in_dword_masked(HWIO_GCC_QREFS_VBG_CAL_BCR_ADDR, HWIO_GCC_QREFS_VBG_CAL_BCR_RMSK)
#define HWIO_GCC_QREFS_VBG_CAL_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QREFS_VBG_CAL_BCR_ADDR, m)
#define HWIO_GCC_QREFS_VBG_CAL_BCR_OUT(v)      \
        out_dword(HWIO_GCC_QREFS_VBG_CAL_BCR_ADDR,v)
#define HWIO_GCC_QREFS_VBG_CAL_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QREFS_VBG_CAL_BCR_ADDR,m,v,HWIO_GCC_QREFS_VBG_CAL_BCR_IN)
#define HWIO_GCC_QREFS_VBG_CAL_BCR_BLK_ARES_BMSK                                                         0x1
#define HWIO_GCC_QREFS_VBG_CAL_BCR_BLK_ARES_SHFT                                                         0x0

#define HWIO_GCC_QREFS_VBG_CAL_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0008802c)
#define HWIO_GCC_QREFS_VBG_CAL_CBCR_RMSK                                                          0x80000005
#define HWIO_GCC_QREFS_VBG_CAL_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QREFS_VBG_CAL_CBCR_ADDR, HWIO_GCC_QREFS_VBG_CAL_CBCR_RMSK)
#define HWIO_GCC_QREFS_VBG_CAL_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QREFS_VBG_CAL_CBCR_ADDR, m)
#define HWIO_GCC_QREFS_VBG_CAL_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QREFS_VBG_CAL_CBCR_ADDR,v)
#define HWIO_GCC_QREFS_VBG_CAL_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QREFS_VBG_CAL_CBCR_ADDR,m,v,HWIO_GCC_QREFS_VBG_CAL_CBCR_IN)
#define HWIO_GCC_QREFS_VBG_CAL_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_QREFS_VBG_CAL_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_QREFS_VBG_CAL_CBCR_CLK_ARES_BMSK                                                        0x4
#define HWIO_GCC_QREFS_VBG_CAL_CBCR_CLK_ARES_SHFT                                                        0x2
#define HWIO_GCC_QREFS_VBG_CAL_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_QREFS_VBG_CAL_CBCR_CLK_ENABLE_SHFT                                                      0x0

#define HWIO_GCC_WCSS_BCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00011000)
#define HWIO_GCC_WCSS_BCR_RMSK                                                                           0x1
#define HWIO_GCC_WCSS_BCR_IN          \
        in_dword_masked(HWIO_GCC_WCSS_BCR_ADDR, HWIO_GCC_WCSS_BCR_RMSK)
#define HWIO_GCC_WCSS_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_WCSS_BCR_ADDR, m)
#define HWIO_GCC_WCSS_BCR_OUT(v)      \
        out_dword(HWIO_GCC_WCSS_BCR_ADDR,v)
#define HWIO_GCC_WCSS_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_WCSS_BCR_ADDR,m,v,HWIO_GCC_WCSS_BCR_IN)
#define HWIO_GCC_WCSS_BCR_BLK_ARES_BMSK                                                                  0x1
#define HWIO_GCC_WCSS_BCR_BLK_ARES_SHFT                                                                  0x0

#define HWIO_GCC_WCSS_AHB_S0_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00011004)
#define HWIO_GCC_WCSS_AHB_S0_CBCR_RMSK                                                            0xf0008007
#define HWIO_GCC_WCSS_AHB_S0_CBCR_IN          \
        in_dword_masked(HWIO_GCC_WCSS_AHB_S0_CBCR_ADDR, HWIO_GCC_WCSS_AHB_S0_CBCR_RMSK)
#define HWIO_GCC_WCSS_AHB_S0_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_WCSS_AHB_S0_CBCR_ADDR, m)
#define HWIO_GCC_WCSS_AHB_S0_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_WCSS_AHB_S0_CBCR_ADDR,v)
#define HWIO_GCC_WCSS_AHB_S0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_WCSS_AHB_S0_CBCR_ADDR,m,v,HWIO_GCC_WCSS_AHB_S0_CBCR_IN)
#define HWIO_GCC_WCSS_AHB_S0_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_WCSS_AHB_S0_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_WCSS_AHB_S0_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                   0x70000000
#define HWIO_GCC_WCSS_AHB_S0_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                         0x1c
#define HWIO_GCC_WCSS_AHB_S0_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                           0x8000
#define HWIO_GCC_WCSS_AHB_S0_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                              0xf
#define HWIO_GCC_WCSS_AHB_S0_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_WCSS_AHB_S0_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_GCC_WCSS_AHB_S0_CBCR_HW_CTL_BMSK                                                            0x2
#define HWIO_GCC_WCSS_AHB_S0_CBCR_HW_CTL_SHFT                                                            0x1
#define HWIO_GCC_WCSS_AHB_S0_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_WCSS_AHB_S0_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_WCSS_AXI_M_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00011008)
#define HWIO_GCC_WCSS_AXI_M_CBCR_RMSK                                                             0x80000005
#define HWIO_GCC_WCSS_AXI_M_CBCR_IN          \
        in_dword_masked(HWIO_GCC_WCSS_AXI_M_CBCR_ADDR, HWIO_GCC_WCSS_AXI_M_CBCR_RMSK)
#define HWIO_GCC_WCSS_AXI_M_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_WCSS_AXI_M_CBCR_ADDR, m)
#define HWIO_GCC_WCSS_AXI_M_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_WCSS_AXI_M_CBCR_ADDR,v)
#define HWIO_GCC_WCSS_AXI_M_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_WCSS_AXI_M_CBCR_ADDR,m,v,HWIO_GCC_WCSS_AXI_M_CBCR_IN)
#define HWIO_GCC_WCSS_AXI_M_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_WCSS_AXI_M_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_WCSS_AXI_M_CBCR_CLK_ARES_BMSK                                                           0x4
#define HWIO_GCC_WCSS_AXI_M_CBCR_CLK_ARES_SHFT                                                           0x2
#define HWIO_GCC_WCSS_AXI_M_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_WCSS_AXI_M_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_WCSS_ECAHB_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0001100c)
#define HWIO_GCC_WCSS_ECAHB_CBCR_RMSK                                                             0x80000005
#define HWIO_GCC_WCSS_ECAHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_WCSS_ECAHB_CBCR_ADDR, HWIO_GCC_WCSS_ECAHB_CBCR_RMSK)
#define HWIO_GCC_WCSS_ECAHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_WCSS_ECAHB_CBCR_ADDR, m)
#define HWIO_GCC_WCSS_ECAHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_WCSS_ECAHB_CBCR_ADDR,v)
#define HWIO_GCC_WCSS_ECAHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_WCSS_ECAHB_CBCR_ADDR,m,v,HWIO_GCC_WCSS_ECAHB_CBCR_IN)
#define HWIO_GCC_WCSS_ECAHB_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_WCSS_ECAHB_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_WCSS_ECAHB_CBCR_CLK_ARES_BMSK                                                           0x4
#define HWIO_GCC_WCSS_ECAHB_CBCR_CLK_ARES_SHFT                                                           0x2
#define HWIO_GCC_WCSS_ECAHB_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_WCSS_ECAHB_CBCR_CLK_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_WCSS_SHDREG_AHB_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00011010)
#define HWIO_GCC_WCSS_SHDREG_AHB_CBCR_RMSK                                                        0x80000005
#define HWIO_GCC_WCSS_SHDREG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_WCSS_SHDREG_AHB_CBCR_ADDR, HWIO_GCC_WCSS_SHDREG_AHB_CBCR_RMSK)
#define HWIO_GCC_WCSS_SHDREG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_WCSS_SHDREG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_WCSS_SHDREG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_WCSS_SHDREG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_WCSS_SHDREG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_WCSS_SHDREG_AHB_CBCR_ADDR,m,v,HWIO_GCC_WCSS_SHDREG_AHB_CBCR_IN)
#define HWIO_GCC_WCSS_SHDREG_AHB_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_WCSS_SHDREG_AHB_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_WCSS_SHDREG_AHB_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_WCSS_SHDREG_AHB_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_WCSS_SHDREG_AHB_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_WCSS_SHDREG_AHB_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_WCSS_AT_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00011014)
#define HWIO_GCC_WCSS_AT_CBCR_RMSK                                                                0x80000005
#define HWIO_GCC_WCSS_AT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_WCSS_AT_CBCR_ADDR, HWIO_GCC_WCSS_AT_CBCR_RMSK)
#define HWIO_GCC_WCSS_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_WCSS_AT_CBCR_ADDR, m)
#define HWIO_GCC_WCSS_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_WCSS_AT_CBCR_ADDR,v)
#define HWIO_GCC_WCSS_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_WCSS_AT_CBCR_ADDR,m,v,HWIO_GCC_WCSS_AT_CBCR_IN)
#define HWIO_GCC_WCSS_AT_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_WCSS_AT_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_WCSS_AT_CBCR_CLK_ARES_BMSK                                                              0x4
#define HWIO_GCC_WCSS_AT_CBCR_CLK_ARES_SHFT                                                              0x2
#define HWIO_GCC_WCSS_AT_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_WCSS_AT_CBCR_CLK_ENABLE_SHFT                                                            0x0

#define HWIO_GCC_WCSS_TSCTR_DIV2_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00011018)
#define HWIO_GCC_WCSS_TSCTR_DIV2_CBCR_RMSK                                                        0x80000005
#define HWIO_GCC_WCSS_TSCTR_DIV2_CBCR_IN          \
        in_dword_masked(HWIO_GCC_WCSS_TSCTR_DIV2_CBCR_ADDR, HWIO_GCC_WCSS_TSCTR_DIV2_CBCR_RMSK)
#define HWIO_GCC_WCSS_TSCTR_DIV2_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_WCSS_TSCTR_DIV2_CBCR_ADDR, m)
#define HWIO_GCC_WCSS_TSCTR_DIV2_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_WCSS_TSCTR_DIV2_CBCR_ADDR,v)
#define HWIO_GCC_WCSS_TSCTR_DIV2_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_WCSS_TSCTR_DIV2_CBCR_ADDR,m,v,HWIO_GCC_WCSS_TSCTR_DIV2_CBCR_IN)
#define HWIO_GCC_WCSS_TSCTR_DIV2_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_WCSS_TSCTR_DIV2_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_WCSS_TSCTR_DIV2_CBCR_CLK_ARES_BMSK                                                      0x4
#define HWIO_GCC_WCSS_TSCTR_DIV2_CBCR_CLK_ARES_SHFT                                                      0x2
#define HWIO_GCC_WCSS_TSCTR_DIV2_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_WCSS_TSCTR_DIV2_CBCR_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_WCSS_APB_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0001101c)
#define HWIO_GCC_WCSS_APB_CBCR_RMSK                                                               0x80000005
#define HWIO_GCC_WCSS_APB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_WCSS_APB_CBCR_ADDR, HWIO_GCC_WCSS_APB_CBCR_RMSK)
#define HWIO_GCC_WCSS_APB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_WCSS_APB_CBCR_ADDR, m)
#define HWIO_GCC_WCSS_APB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_WCSS_APB_CBCR_ADDR,v)
#define HWIO_GCC_WCSS_APB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_WCSS_APB_CBCR_ADDR,m,v,HWIO_GCC_WCSS_APB_CBCR_IN)
#define HWIO_GCC_WCSS_APB_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_WCSS_APB_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_WCSS_APB_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_WCSS_APB_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_WCSS_APB_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_WCSS_APB_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_GPU_BCR_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00071000)
#define HWIO_GCC_GPU_BCR_RMSK                                                                            0x1
#define HWIO_GCC_GPU_BCR_IN          \
        in_dword_masked(HWIO_GCC_GPU_BCR_ADDR, HWIO_GCC_GPU_BCR_RMSK)
#define HWIO_GCC_GPU_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GPU_BCR_ADDR, m)
#define HWIO_GCC_GPU_BCR_OUT(v)      \
        out_dword(HWIO_GCC_GPU_BCR_ADDR,v)
#define HWIO_GCC_GPU_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPU_BCR_ADDR,m,v,HWIO_GCC_GPU_BCR_IN)
#define HWIO_GCC_GPU_BCR_BLK_ARES_BMSK                                                                   0x1
#define HWIO_GCC_GPU_BCR_BLK_ARES_SHFT                                                                   0x0

#define HWIO_GCC_GPU_CFG_AHB_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00071004)
#define HWIO_GCC_GPU_CFG_AHB_CBCR_RMSK                                                            0xf0008007
#define HWIO_GCC_GPU_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GPU_CFG_AHB_CBCR_ADDR, HWIO_GCC_GPU_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_GPU_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GPU_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_GPU_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GPU_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_GPU_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPU_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_GPU_CFG_AHB_CBCR_IN)
#define HWIO_GCC_GPU_CFG_AHB_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_GPU_CFG_AHB_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_GPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                   0x70000000
#define HWIO_GCC_GPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                         0x1c
#define HWIO_GCC_GPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                           0x8000
#define HWIO_GCC_GPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                              0xf
#define HWIO_GCC_GPU_CFG_AHB_CBCR_CLK_ARES_BMSK                                                          0x4
#define HWIO_GCC_GPU_CFG_AHB_CBCR_CLK_ARES_SHFT                                                          0x2
#define HWIO_GCC_GPU_CFG_AHB_CBCR_HW_CTL_BMSK                                                            0x2
#define HWIO_GCC_GPU_CFG_AHB_CBCR_HW_CTL_SHFT                                                            0x1
#define HWIO_GCC_GPU_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_GPU_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                        0x0

#define HWIO_GCC_GPU_AT_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00071008)
#define HWIO_GCC_GPU_AT_CBCR_RMSK                                                                 0x80000005
#define HWIO_GCC_GPU_AT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GPU_AT_CBCR_ADDR, HWIO_GCC_GPU_AT_CBCR_RMSK)
#define HWIO_GCC_GPU_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GPU_AT_CBCR_ADDR, m)
#define HWIO_GCC_GPU_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GPU_AT_CBCR_ADDR,v)
#define HWIO_GCC_GPU_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPU_AT_CBCR_ADDR,m,v,HWIO_GCC_GPU_AT_CBCR_IN)
#define HWIO_GCC_GPU_AT_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_GPU_AT_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_GPU_AT_CBCR_CLK_ARES_BMSK                                                               0x4
#define HWIO_GCC_GPU_AT_CBCR_CLK_ARES_SHFT                                                               0x2
#define HWIO_GCC_GPU_AT_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_GPU_AT_CBCR_CLK_ENABLE_SHFT                                                             0x0

#define HWIO_GCC_GPU_BIMC_GFX_SRC_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0007100c)
#define HWIO_GCC_GPU_BIMC_GFX_SRC_CBCR_RMSK                                                       0x80007ff5
#define HWIO_GCC_GPU_BIMC_GFX_SRC_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GPU_BIMC_GFX_SRC_CBCR_ADDR, HWIO_GCC_GPU_BIMC_GFX_SRC_CBCR_RMSK)
#define HWIO_GCC_GPU_BIMC_GFX_SRC_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GPU_BIMC_GFX_SRC_CBCR_ADDR, m)
#define HWIO_GCC_GPU_BIMC_GFX_SRC_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GPU_BIMC_GFX_SRC_CBCR_ADDR,v)
#define HWIO_GCC_GPU_BIMC_GFX_SRC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPU_BIMC_GFX_SRC_CBCR_ADDR,m,v,HWIO_GCC_GPU_BIMC_GFX_SRC_CBCR_IN)
#define HWIO_GCC_GPU_BIMC_GFX_SRC_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_GPU_BIMC_GFX_SRC_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_GPU_BIMC_GFX_SRC_CBCR_FORCE_MEM_CORE_ON_BMSK                                         0x4000
#define HWIO_GCC_GPU_BIMC_GFX_SRC_CBCR_FORCE_MEM_CORE_ON_SHFT                                            0xe
#define HWIO_GCC_GPU_BIMC_GFX_SRC_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                       0x2000
#define HWIO_GCC_GPU_BIMC_GFX_SRC_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                          0xd
#define HWIO_GCC_GPU_BIMC_GFX_SRC_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                      0x1000
#define HWIO_GCC_GPU_BIMC_GFX_SRC_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                         0xc
#define HWIO_GCC_GPU_BIMC_GFX_SRC_CBCR_WAKEUP_BMSK                                                     0xf00
#define HWIO_GCC_GPU_BIMC_GFX_SRC_CBCR_WAKEUP_SHFT                                                       0x8
#define HWIO_GCC_GPU_BIMC_GFX_SRC_CBCR_SLEEP_BMSK                                                       0xf0
#define HWIO_GCC_GPU_BIMC_GFX_SRC_CBCR_SLEEP_SHFT                                                        0x4
#define HWIO_GCC_GPU_BIMC_GFX_SRC_CBCR_CLK_ARES_BMSK                                                     0x4
#define HWIO_GCC_GPU_BIMC_GFX_SRC_CBCR_CLK_ARES_SHFT                                                     0x2
#define HWIO_GCC_GPU_BIMC_GFX_SRC_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_GPU_BIMC_GFX_SRC_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_GPU_BIMC_GFX_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00071010)
#define HWIO_GCC_GPU_BIMC_GFX_CBCR_RMSK                                                           0x80000005
#define HWIO_GCC_GPU_BIMC_GFX_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GPU_BIMC_GFX_CBCR_ADDR, HWIO_GCC_GPU_BIMC_GFX_CBCR_RMSK)
#define HWIO_GCC_GPU_BIMC_GFX_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GPU_BIMC_GFX_CBCR_ADDR, m)
#define HWIO_GCC_GPU_BIMC_GFX_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GPU_BIMC_GFX_CBCR_ADDR,v)
#define HWIO_GCC_GPU_BIMC_GFX_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPU_BIMC_GFX_CBCR_ADDR,m,v,HWIO_GCC_GPU_BIMC_GFX_CBCR_IN)
#define HWIO_GCC_GPU_BIMC_GFX_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_GPU_BIMC_GFX_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_GPU_BIMC_GFX_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_GPU_BIMC_GFX_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_GPU_BIMC_GFX_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_GPU_BIMC_GFX_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_GPU_TRIG_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00071014)
#define HWIO_GCC_GPU_TRIG_CBCR_RMSK                                                               0x80000005
#define HWIO_GCC_GPU_TRIG_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GPU_TRIG_CBCR_ADDR, HWIO_GCC_GPU_TRIG_CBCR_RMSK)
#define HWIO_GCC_GPU_TRIG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GPU_TRIG_CBCR_ADDR, m)
#define HWIO_GCC_GPU_TRIG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GPU_TRIG_CBCR_ADDR,v)
#define HWIO_GCC_GPU_TRIG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPU_TRIG_CBCR_ADDR,m,v,HWIO_GCC_GPU_TRIG_CBCR_IN)
#define HWIO_GCC_GPU_TRIG_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_GPU_TRIG_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_GPU_TRIG_CBCR_CLK_ARES_BMSK                                                             0x4
#define HWIO_GCC_GPU_TRIG_CBCR_CLK_ARES_SHFT                                                             0x2
#define HWIO_GCC_GPU_TRIG_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_GPU_TRIG_CBCR_CLK_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00071018)
#define HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_RMSK                                                       0x80000005
#define HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_ADDR, HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_RMSK)
#define HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_ADDR, m)
#define HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_ADDR,v)
#define HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_ADDR,m,v,HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_IN)
#define HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_CLK_ARES_BMSK                                                     0x4
#define HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_CLK_ARES_SHFT                                                     0x2
#define HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_GPU_SNOC_DVM_GFX_CBCR_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_GPU_BIMC_GFX_CMD_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0007101c)
#define HWIO_GCC_GPU_BIMC_GFX_CMD_RCGR_RMSK                                                       0x80000013
#define HWIO_GCC_GPU_BIMC_GFX_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GPU_BIMC_GFX_CMD_RCGR_ADDR, HWIO_GCC_GPU_BIMC_GFX_CMD_RCGR_RMSK)
#define HWIO_GCC_GPU_BIMC_GFX_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GPU_BIMC_GFX_CMD_RCGR_ADDR, m)
#define HWIO_GCC_GPU_BIMC_GFX_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GPU_BIMC_GFX_CMD_RCGR_ADDR,v)
#define HWIO_GCC_GPU_BIMC_GFX_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPU_BIMC_GFX_CMD_RCGR_ADDR,m,v,HWIO_GCC_GPU_BIMC_GFX_CMD_RCGR_IN)
#define HWIO_GCC_GPU_BIMC_GFX_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_GCC_GPU_BIMC_GFX_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_GCC_GPU_BIMC_GFX_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_GCC_GPU_BIMC_GFX_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_GCC_GPU_BIMC_GFX_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_GCC_GPU_BIMC_GFX_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_GCC_GPU_BIMC_GFX_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_GCC_GPU_BIMC_GFX_CMD_RCGR_UPDATE_SHFT                                                       0x0

#define HWIO_GCC_GPU_BIMC_GFX_CFG_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00071020)
#define HWIO_GCC_GPU_BIMC_GFX_CFG_RCGR_RMSK                                                            0x71f
#define HWIO_GCC_GPU_BIMC_GFX_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GPU_BIMC_GFX_CFG_RCGR_ADDR, HWIO_GCC_GPU_BIMC_GFX_CFG_RCGR_RMSK)
#define HWIO_GCC_GPU_BIMC_GFX_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GPU_BIMC_GFX_CFG_RCGR_ADDR, m)
#define HWIO_GCC_GPU_BIMC_GFX_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GPU_BIMC_GFX_CFG_RCGR_ADDR,v)
#define HWIO_GCC_GPU_BIMC_GFX_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPU_BIMC_GFX_CFG_RCGR_ADDR,m,v,HWIO_GCC_GPU_BIMC_GFX_CFG_RCGR_IN)
#define HWIO_GCC_GPU_BIMC_GFX_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_GCC_GPU_BIMC_GFX_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_GCC_GPU_BIMC_GFX_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_GCC_GPU_BIMC_GFX_CFG_RCGR_SRC_DIV_SHFT                                                      0x0

#define HWIO_GCC_AHB2PHY_EAST_BCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00007000)
#define HWIO_GCC_AHB2PHY_EAST_BCR_RMSK                                                                   0x1
#define HWIO_GCC_AHB2PHY_EAST_BCR_IN          \
        in_dword_masked(HWIO_GCC_AHB2PHY_EAST_BCR_ADDR, HWIO_GCC_AHB2PHY_EAST_BCR_RMSK)
#define HWIO_GCC_AHB2PHY_EAST_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AHB2PHY_EAST_BCR_ADDR, m)
#define HWIO_GCC_AHB2PHY_EAST_BCR_OUT(v)      \
        out_dword(HWIO_GCC_AHB2PHY_EAST_BCR_ADDR,v)
#define HWIO_GCC_AHB2PHY_EAST_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AHB2PHY_EAST_BCR_ADDR,m,v,HWIO_GCC_AHB2PHY_EAST_BCR_IN)
#define HWIO_GCC_AHB2PHY_EAST_BCR_BLK_ARES_BMSK                                                          0x1
#define HWIO_GCC_AHB2PHY_EAST_BCR_BLK_ARES_SHFT                                                          0x0

#define HWIO_GCC_AHB2PHY_EAST_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00007004)
#define HWIO_GCC_AHB2PHY_EAST_CBCR_RMSK                                                           0xf0008005
#define HWIO_GCC_AHB2PHY_EAST_CBCR_IN          \
        in_dword_masked(HWIO_GCC_AHB2PHY_EAST_CBCR_ADDR, HWIO_GCC_AHB2PHY_EAST_CBCR_RMSK)
#define HWIO_GCC_AHB2PHY_EAST_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_AHB2PHY_EAST_CBCR_ADDR, m)
#define HWIO_GCC_AHB2PHY_EAST_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_AHB2PHY_EAST_CBCR_ADDR,v)
#define HWIO_GCC_AHB2PHY_EAST_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AHB2PHY_EAST_CBCR_ADDR,m,v,HWIO_GCC_AHB2PHY_EAST_CBCR_IN)
#define HWIO_GCC_AHB2PHY_EAST_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_AHB2PHY_EAST_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_AHB2PHY_EAST_CBCR_NOC_HANDSHAKE_FSM_STATUS_BMSK                                  0x70000000
#define HWIO_GCC_AHB2PHY_EAST_CBCR_NOC_HANDSHAKE_FSM_STATUS_SHFT                                        0x1c
#define HWIO_GCC_AHB2PHY_EAST_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                          0x8000
#define HWIO_GCC_AHB2PHY_EAST_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                             0xf
#define HWIO_GCC_AHB2PHY_EAST_CBCR_CLK_ARES_BMSK                                                         0x4
#define HWIO_GCC_AHB2PHY_EAST_CBCR_CLK_ARES_SHFT                                                         0x2
#define HWIO_GCC_AHB2PHY_EAST_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_AHB2PHY_EAST_CBCR_CLK_ENABLE_SHFT                                                       0x0

#define HWIO_GCC_CM_PHY_REFGEN1_BCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00022000)
#define HWIO_GCC_CM_PHY_REFGEN1_BCR_RMSK                                                                 0x1
#define HWIO_GCC_CM_PHY_REFGEN1_BCR_IN          \
        in_dword_masked(HWIO_GCC_CM_PHY_REFGEN1_BCR_ADDR, HWIO_GCC_CM_PHY_REFGEN1_BCR_RMSK)
#define HWIO_GCC_CM_PHY_REFGEN1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CM_PHY_REFGEN1_BCR_ADDR, m)
#define HWIO_GCC_CM_PHY_REFGEN1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CM_PHY_REFGEN1_BCR_ADDR,v)
#define HWIO_GCC_CM_PHY_REFGEN1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CM_PHY_REFGEN1_BCR_ADDR,m,v,HWIO_GCC_CM_PHY_REFGEN1_BCR_IN)
#define HWIO_GCC_CM_PHY_REFGEN1_BCR_BLK_ARES_BMSK                                                        0x1
#define HWIO_GCC_CM_PHY_REFGEN1_BCR_BLK_ARES_SHFT                                                        0x0

#define HWIO_GCC_CM_PHY_REFGEN1_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00022004)
#define HWIO_GCC_CM_PHY_REFGEN1_CBCR_RMSK                                                         0x80000005
#define HWIO_GCC_CM_PHY_REFGEN1_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CM_PHY_REFGEN1_CBCR_ADDR, HWIO_GCC_CM_PHY_REFGEN1_CBCR_RMSK)
#define HWIO_GCC_CM_PHY_REFGEN1_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CM_PHY_REFGEN1_CBCR_ADDR, m)
#define HWIO_GCC_CM_PHY_REFGEN1_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CM_PHY_REFGEN1_CBCR_ADDR,v)
#define HWIO_GCC_CM_PHY_REFGEN1_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CM_PHY_REFGEN1_CBCR_ADDR,m,v,HWIO_GCC_CM_PHY_REFGEN1_CBCR_IN)
#define HWIO_GCC_CM_PHY_REFGEN1_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_CM_PHY_REFGEN1_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_CM_PHY_REFGEN1_CBCR_CLK_ARES_BMSK                                                       0x4
#define HWIO_GCC_CM_PHY_REFGEN1_CBCR_CLK_ARES_SHFT                                                       0x2
#define HWIO_GCC_CM_PHY_REFGEN1_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_CM_PHY_REFGEN1_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_CM_PHY_REFGEN2_BCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00024000)
#define HWIO_GCC_CM_PHY_REFGEN2_BCR_RMSK                                                                 0x1
#define HWIO_GCC_CM_PHY_REFGEN2_BCR_IN          \
        in_dword_masked(HWIO_GCC_CM_PHY_REFGEN2_BCR_ADDR, HWIO_GCC_CM_PHY_REFGEN2_BCR_RMSK)
#define HWIO_GCC_CM_PHY_REFGEN2_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CM_PHY_REFGEN2_BCR_ADDR, m)
#define HWIO_GCC_CM_PHY_REFGEN2_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CM_PHY_REFGEN2_BCR_ADDR,v)
#define HWIO_GCC_CM_PHY_REFGEN2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CM_PHY_REFGEN2_BCR_ADDR,m,v,HWIO_GCC_CM_PHY_REFGEN2_BCR_IN)
#define HWIO_GCC_CM_PHY_REFGEN2_BCR_BLK_ARES_BMSK                                                        0x1
#define HWIO_GCC_CM_PHY_REFGEN2_BCR_BLK_ARES_SHFT                                                        0x0

#define HWIO_GCC_CM_PHY_REFGEN2_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00024004)
#define HWIO_GCC_CM_PHY_REFGEN2_CBCR_RMSK                                                         0x80000005
#define HWIO_GCC_CM_PHY_REFGEN2_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CM_PHY_REFGEN2_CBCR_ADDR, HWIO_GCC_CM_PHY_REFGEN2_CBCR_RMSK)
#define HWIO_GCC_CM_PHY_REFGEN2_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CM_PHY_REFGEN2_CBCR_ADDR, m)
#define HWIO_GCC_CM_PHY_REFGEN2_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CM_PHY_REFGEN2_CBCR_ADDR,v)
#define HWIO_GCC_CM_PHY_REFGEN2_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CM_PHY_REFGEN2_CBCR_ADDR,m,v,HWIO_GCC_CM_PHY_REFGEN2_CBCR_IN)
#define HWIO_GCC_CM_PHY_REFGEN2_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_CM_PHY_REFGEN2_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_CM_PHY_REFGEN2_CBCR_CLK_ARES_BMSK                                                       0x4
#define HWIO_GCC_CM_PHY_REFGEN2_CBCR_CLK_ARES_SHFT                                                       0x2
#define HWIO_GCC_CM_PHY_REFGEN2_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_CM_PHY_REFGEN2_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_SRAM_SENSOR_BCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0002d000)
#define HWIO_GCC_SRAM_SENSOR_BCR_RMSK                                                                    0x1
#define HWIO_GCC_SRAM_SENSOR_BCR_IN          \
        in_dword_masked(HWIO_GCC_SRAM_SENSOR_BCR_ADDR, HWIO_GCC_SRAM_SENSOR_BCR_RMSK)
#define HWIO_GCC_SRAM_SENSOR_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SRAM_SENSOR_BCR_ADDR, m)
#define HWIO_GCC_SRAM_SENSOR_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SRAM_SENSOR_BCR_ADDR,v)
#define HWIO_GCC_SRAM_SENSOR_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SRAM_SENSOR_BCR_ADDR,m,v,HWIO_GCC_SRAM_SENSOR_BCR_IN)
#define HWIO_GCC_SRAM_SENSOR_BCR_BLK_ARES_BMSK                                                           0x1
#define HWIO_GCC_SRAM_SENSOR_BCR_BLK_ARES_SHFT                                                           0x0

#define HWIO_GCC_SRAM_SENSOR_XO_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0002d004)
#define HWIO_GCC_SRAM_SENSOR_XO_CBCR_RMSK                                                         0x80007ff5
#define HWIO_GCC_SRAM_SENSOR_XO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SRAM_SENSOR_XO_CBCR_ADDR, HWIO_GCC_SRAM_SENSOR_XO_CBCR_RMSK)
#define HWIO_GCC_SRAM_SENSOR_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SRAM_SENSOR_XO_CBCR_ADDR, m)
#define HWIO_GCC_SRAM_SENSOR_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SRAM_SENSOR_XO_CBCR_ADDR,v)
#define HWIO_GCC_SRAM_SENSOR_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SRAM_SENSOR_XO_CBCR_ADDR,m,v,HWIO_GCC_SRAM_SENSOR_XO_CBCR_IN)
#define HWIO_GCC_SRAM_SENSOR_XO_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_SRAM_SENSOR_XO_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_SRAM_SENSOR_XO_CBCR_FORCE_MEM_CORE_ON_BMSK                                           0x4000
#define HWIO_GCC_SRAM_SENSOR_XO_CBCR_FORCE_MEM_CORE_ON_SHFT                                              0xe
#define HWIO_GCC_SRAM_SENSOR_XO_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                         0x2000
#define HWIO_GCC_SRAM_SENSOR_XO_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                            0xd
#define HWIO_GCC_SRAM_SENSOR_XO_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                        0x1000
#define HWIO_GCC_SRAM_SENSOR_XO_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                           0xc
#define HWIO_GCC_SRAM_SENSOR_XO_CBCR_WAKEUP_BMSK                                                       0xf00
#define HWIO_GCC_SRAM_SENSOR_XO_CBCR_WAKEUP_SHFT                                                         0x8
#define HWIO_GCC_SRAM_SENSOR_XO_CBCR_SLEEP_BMSK                                                         0xf0
#define HWIO_GCC_SRAM_SENSOR_XO_CBCR_SLEEP_SHFT                                                          0x4
#define HWIO_GCC_SRAM_SENSOR_XO_CBCR_CLK_ARES_BMSK                                                       0x4
#define HWIO_GCC_SRAM_SENSOR_XO_CBCR_CLK_ARES_SHFT                                                       0x2
#define HWIO_GCC_SRAM_SENSOR_XO_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_SRAM_SENSOR_XO_CBCR_CLK_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_MSS_VS_RESET_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a100)
#define HWIO_GCC_MSS_VS_RESET_RMSK                                                                       0x1
#define HWIO_GCC_MSS_VS_RESET_IN          \
        in_dword_masked(HWIO_GCC_MSS_VS_RESET_ADDR, HWIO_GCC_MSS_VS_RESET_RMSK)
#define HWIO_GCC_MSS_VS_RESET_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_VS_RESET_ADDR, m)
#define HWIO_GCC_MSS_VS_RESET_OUT(v)      \
        out_dword(HWIO_GCC_MSS_VS_RESET_ADDR,v)
#define HWIO_GCC_MSS_VS_RESET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_VS_RESET_ADDR,m,v,HWIO_GCC_MSS_VS_RESET_IN)
#define HWIO_GCC_MSS_VS_RESET_BLK_ARES_BMSK                                                              0x1
#define HWIO_GCC_MSS_VS_RESET_BLK_ARES_SHFT                                                              0x0

#define HWIO_GCC_APC0_VS_RESET_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a108)
#define HWIO_GCC_APC0_VS_RESET_RMSK                                                                      0x1
#define HWIO_GCC_APC0_VS_RESET_IN          \
        in_dword_masked(HWIO_GCC_APC0_VS_RESET_ADDR, HWIO_GCC_APC0_VS_RESET_RMSK)
#define HWIO_GCC_APC0_VS_RESET_INM(m)      \
        in_dword_masked(HWIO_GCC_APC0_VS_RESET_ADDR, m)
#define HWIO_GCC_APC0_VS_RESET_OUT(v)      \
        out_dword(HWIO_GCC_APC0_VS_RESET_ADDR,v)
#define HWIO_GCC_APC0_VS_RESET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APC0_VS_RESET_ADDR,m,v,HWIO_GCC_APC0_VS_RESET_IN)
#define HWIO_GCC_APC0_VS_RESET_BLK_ARES_BMSK                                                             0x1
#define HWIO_GCC_APC0_VS_RESET_BLK_ARES_SHFT                                                             0x0

#define HWIO_GCC_APC1_VS_RESET_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a10c)
#define HWIO_GCC_APC1_VS_RESET_RMSK                                                                      0x1
#define HWIO_GCC_APC1_VS_RESET_IN          \
        in_dword_masked(HWIO_GCC_APC1_VS_RESET_ADDR, HWIO_GCC_APC1_VS_RESET_RMSK)
#define HWIO_GCC_APC1_VS_RESET_INM(m)      \
        in_dword_masked(HWIO_GCC_APC1_VS_RESET_ADDR, m)
#define HWIO_GCC_APC1_VS_RESET_OUT(v)      \
        out_dword(HWIO_GCC_APC1_VS_RESET_ADDR,v)
#define HWIO_GCC_APC1_VS_RESET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APC1_VS_RESET_ADDR,m,v,HWIO_GCC_APC1_VS_RESET_IN)
#define HWIO_GCC_APC1_VS_RESET_BLK_ARES_BMSK                                                             0x1
#define HWIO_GCC_APC1_VS_RESET_BLK_ARES_SHFT                                                             0x0

#define HWIO_GCC_WCSS_VS_RESET_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0007a110)
#define HWIO_GCC_WCSS_VS_RESET_RMSK                                                                      0x1
#define HWIO_GCC_WCSS_VS_RESET_IN          \
        in_dword_masked(HWIO_GCC_WCSS_VS_RESET_ADDR, HWIO_GCC_WCSS_VS_RESET_RMSK)
#define HWIO_GCC_WCSS_VS_RESET_INM(m)      \
        in_dword_masked(HWIO_GCC_WCSS_VS_RESET_ADDR, m)
#define HWIO_GCC_WCSS_VS_RESET_OUT(v)      \
        out_dword(HWIO_GCC_WCSS_VS_RESET_ADDR,v)
#define HWIO_GCC_WCSS_VS_RESET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_WCSS_VS_RESET_ADDR,m,v,HWIO_GCC_WCSS_VS_RESET_IN)
#define HWIO_GCC_WCSS_VS_RESET_BLK_ARES_BMSK                                                             0x1
#define HWIO_GCC_WCSS_VS_RESET_BLK_ARES_SHFT                                                             0x0

#define HWIO_GCC_GPLL4_PLL_TEST_SE_OVRD_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00077040)
#define HWIO_GCC_GPLL4_PLL_TEST_SE_OVRD_RMSK                                                             0x1
#define HWIO_GCC_GPLL4_PLL_TEST_SE_OVRD_IN          \
        in_dword_masked(HWIO_GCC_GPLL4_PLL_TEST_SE_OVRD_ADDR, HWIO_GCC_GPLL4_PLL_TEST_SE_OVRD_RMSK)
#define HWIO_GCC_GPLL4_PLL_TEST_SE_OVRD_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL4_PLL_TEST_SE_OVRD_ADDR, m)
#define HWIO_GCC_GPLL4_PLL_TEST_SE_OVRD_OUT(v)      \
        out_dword(HWIO_GCC_GPLL4_PLL_TEST_SE_OVRD_ADDR,v)
#define HWIO_GCC_GPLL4_PLL_TEST_SE_OVRD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL4_PLL_TEST_SE_OVRD_ADDR,m,v,HWIO_GCC_GPLL4_PLL_TEST_SE_OVRD_IN)
#define HWIO_GCC_GPLL4_PLL_TEST_SE_OVRD_OVRD_BMSK                                                        0x1
#define HWIO_GCC_GPLL4_PLL_TEST_SE_OVRD_OVRD_SHFT                                                        0x0

#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00004028)
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_RMSK                                                         0x30001
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_IN          \
        in_dword_masked(HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_ADDR, HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_RMSK)
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_ADDR, m)
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_ADDR,v)
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_ADDR,m,v,HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_IN)
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_DIVIDE_BMSK                                                  0x30000
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_DIVIDE_SHFT                                                     0x10
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_SNOC_QOSGEN_EXTREF_CTL_ENABLE_SHFT                                                      0x0

#define HWIO_GCC_AGGRE2_NOC_QOSGEN_EXTREF_CTL_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00083100)
#define HWIO_GCC_AGGRE2_NOC_QOSGEN_EXTREF_CTL_RMSK                                                   0x30001
#define HWIO_GCC_AGGRE2_NOC_QOSGEN_EXTREF_CTL_IN          \
        in_dword_masked(HWIO_GCC_AGGRE2_NOC_QOSGEN_EXTREF_CTL_ADDR, HWIO_GCC_AGGRE2_NOC_QOSGEN_EXTREF_CTL_RMSK)
#define HWIO_GCC_AGGRE2_NOC_QOSGEN_EXTREF_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE2_NOC_QOSGEN_EXTREF_CTL_ADDR, m)
#define HWIO_GCC_AGGRE2_NOC_QOSGEN_EXTREF_CTL_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE2_NOC_QOSGEN_EXTREF_CTL_ADDR,v)
#define HWIO_GCC_AGGRE2_NOC_QOSGEN_EXTREF_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE2_NOC_QOSGEN_EXTREF_CTL_ADDR,m,v,HWIO_GCC_AGGRE2_NOC_QOSGEN_EXTREF_CTL_IN)
#define HWIO_GCC_AGGRE2_NOC_QOSGEN_EXTREF_CTL_DIVIDE_BMSK                                            0x30000
#define HWIO_GCC_AGGRE2_NOC_QOSGEN_EXTREF_CTL_DIVIDE_SHFT                                               0x10
#define HWIO_GCC_AGGRE2_NOC_QOSGEN_EXTREF_CTL_ENABLE_BMSK                                                0x1
#define HWIO_GCC_AGGRE2_NOC_QOSGEN_EXTREF_CTL_ENABLE_SHFT                                                0x0

#define HWIO_GCC_SNOC_BUS_TIMEOUT_EXTREF_CTL_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00049024)
#define HWIO_GCC_SNOC_BUS_TIMEOUT_EXTREF_CTL_RMSK                                                    0xf0001
#define HWIO_GCC_SNOC_BUS_TIMEOUT_EXTREF_CTL_IN          \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT_EXTREF_CTL_ADDR, HWIO_GCC_SNOC_BUS_TIMEOUT_EXTREF_CTL_RMSK)
#define HWIO_GCC_SNOC_BUS_TIMEOUT_EXTREF_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT_EXTREF_CTL_ADDR, m)
#define HWIO_GCC_SNOC_BUS_TIMEOUT_EXTREF_CTL_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_BUS_TIMEOUT_EXTREF_CTL_ADDR,v)
#define HWIO_GCC_SNOC_BUS_TIMEOUT_EXTREF_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_BUS_TIMEOUT_EXTREF_CTL_ADDR,m,v,HWIO_GCC_SNOC_BUS_TIMEOUT_EXTREF_CTL_IN)
#define HWIO_GCC_SNOC_BUS_TIMEOUT_EXTREF_CTL_DIVIDE_BMSK                                             0xf0000
#define HWIO_GCC_SNOC_BUS_TIMEOUT_EXTREF_CTL_DIVIDE_SHFT                                                0x10
#define HWIO_GCC_SNOC_BUS_TIMEOUT_EXTREF_CTL_ENABLE_BMSK                                                 0x1
#define HWIO_GCC_SNOC_BUS_TIMEOUT_EXTREF_CTL_ENABLE_SHFT                                                 0x0

#define HWIO_GCC_CNOC_BUS_TIMEOUT_EXTREF_CTL_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0008003c)
#define HWIO_GCC_CNOC_BUS_TIMEOUT_EXTREF_CTL_RMSK                                                    0xf0001
#define HWIO_GCC_CNOC_BUS_TIMEOUT_EXTREF_CTL_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT_EXTREF_CTL_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT_EXTREF_CTL_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT_EXTREF_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT_EXTREF_CTL_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT_EXTREF_CTL_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT_EXTREF_CTL_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT_EXTREF_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT_EXTREF_CTL_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT_EXTREF_CTL_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT_EXTREF_CTL_DIVIDE_BMSK                                             0xf0000
#define HWIO_GCC_CNOC_BUS_TIMEOUT_EXTREF_CTL_DIVIDE_SHFT                                                0x10
#define HWIO_GCC_CNOC_BUS_TIMEOUT_EXTREF_CTL_ENABLE_BMSK                                                 0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT_EXTREF_CTL_ENABLE_SHFT                                                 0x0

#define HWIO_GCC_MPM_MISC_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0003b004)
#define HWIO_GCC_MPM_MISC_RMSK                                                                           0x7
#define HWIO_GCC_MPM_MISC_IN          \
        in_dword_masked(HWIO_GCC_MPM_MISC_ADDR, HWIO_GCC_MPM_MISC_RMSK)
#define HWIO_GCC_MPM_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_MPM_MISC_ADDR, m)
#define HWIO_GCC_MPM_MISC_OUT(v)      \
        out_dword(HWIO_GCC_MPM_MISC_ADDR,v)
#define HWIO_GCC_MPM_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MPM_MISC_ADDR,m,v,HWIO_GCC_MPM_MISC_IN)
#define HWIO_GCC_MPM_MISC_MPM_NON_AHB_RESET_BMSK                                                         0x4
#define HWIO_GCC_MPM_MISC_MPM_NON_AHB_RESET_SHFT                                                         0x2
#define HWIO_GCC_MPM_MISC_MPM_AHB_RESET_BMSK                                                             0x2
#define HWIO_GCC_MPM_MISC_MPM_AHB_RESET_SHFT                                                             0x1
#define HWIO_GCC_MPM_MISC_MPM_REF_CLK_EN_BMSK                                                            0x1
#define HWIO_GCC_MPM_MISC_MPM_REF_CLK_EN_SHFT                                                            0x0

#define HWIO_GCC_RPM_MISC_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0003c030)
#define HWIO_GCC_RPM_MISC_RMSK                                                                          0xf1
#define HWIO_GCC_RPM_MISC_IN          \
        in_dword_masked(HWIO_GCC_RPM_MISC_ADDR, HWIO_GCC_RPM_MISC_RMSK)
#define HWIO_GCC_RPM_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_MISC_ADDR, m)
#define HWIO_GCC_RPM_MISC_OUT(v)      \
        out_dword(HWIO_GCC_RPM_MISC_ADDR,v)
#define HWIO_GCC_RPM_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_MISC_ADDR,m,v,HWIO_GCC_RPM_MISC_IN)
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_BMSK                                                   0xf0
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_SHFT                                                    0x4
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIS_BMSK                                                    0x1
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIS_SHFT                                                    0x0

#define HWIO_GCC_ACC_MISC_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0003e030)
#define HWIO_GCC_ACC_MISC_RMSK                                                                           0x1
#define HWIO_GCC_ACC_MISC_IN          \
        in_dword_masked(HWIO_GCC_ACC_MISC_ADDR, HWIO_GCC_ACC_MISC_RMSK)
#define HWIO_GCC_ACC_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_ACC_MISC_ADDR, m)
#define HWIO_GCC_ACC_MISC_OUT(v)      \
        out_dword(HWIO_GCC_ACC_MISC_ADDR,v)
#define HWIO_GCC_ACC_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ACC_MISC_ADDR,m,v,HWIO_GCC_ACC_MISC_IN)
#define HWIO_GCC_ACC_MISC_JTAG_ACC_SRC_SEL_EN_BMSK                                                       0x1
#define HWIO_GCC_ACC_MISC_JTAG_ACC_SRC_SEL_EN_SHFT                                                       0x0

#define HWIO_GCC_SYS_NOC_BIMC_NIUS_MISC_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00045034)
#define HWIO_GCC_SYS_NOC_BIMC_NIUS_MISC_RMSK                                                             0x1
#define HWIO_GCC_SYS_NOC_BIMC_NIUS_MISC_IN          \
        in_dword_masked(HWIO_GCC_SYS_NOC_BIMC_NIUS_MISC_ADDR, HWIO_GCC_SYS_NOC_BIMC_NIUS_MISC_RMSK)
#define HWIO_GCC_SYS_NOC_BIMC_NIUS_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_BIMC_NIUS_MISC_ADDR, m)
#define HWIO_GCC_SYS_NOC_BIMC_NIUS_MISC_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_BIMC_NIUS_MISC_ADDR,v)
#define HWIO_GCC_SYS_NOC_BIMC_NIUS_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_BIMC_NIUS_MISC_ADDR,m,v,HWIO_GCC_SYS_NOC_BIMC_NIUS_MISC_IN)
#define HWIO_GCC_SYS_NOC_BIMC_NIUS_MISC_GDSC_ENABLE_BMSK                                                 0x1
#define HWIO_GCC_SYS_NOC_BIMC_NIUS_MISC_GDSC_ENABLE_SHFT                                                 0x0

#define HWIO_GCC_HMSS_AHB_MISC_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00048024)
#define HWIO_GCC_HMSS_AHB_MISC_RMSK                                                                     0xf1
#define HWIO_GCC_HMSS_AHB_MISC_IN          \
        in_dword_masked(HWIO_GCC_HMSS_AHB_MISC_ADDR, HWIO_GCC_HMSS_AHB_MISC_RMSK)
#define HWIO_GCC_HMSS_AHB_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_HMSS_AHB_MISC_ADDR, m)
#define HWIO_GCC_HMSS_AHB_MISC_OUT(v)      \
        out_dword(HWIO_GCC_HMSS_AHB_MISC_ADDR,v)
#define HWIO_GCC_HMSS_AHB_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HMSS_AHB_MISC_ADDR,m,v,HWIO_GCC_HMSS_AHB_MISC_IN)
#define HWIO_GCC_HMSS_AHB_MISC_HMSS_AHB_CLK_AUTO_SCALE_DIV_BMSK                                         0xf0
#define HWIO_GCC_HMSS_AHB_MISC_HMSS_AHB_CLK_AUTO_SCALE_DIV_SHFT                                          0x4
#define HWIO_GCC_HMSS_AHB_MISC_HMSS_AHB_CLK_AUTO_SCALE_DIS_BMSK                                          0x1
#define HWIO_GCC_HMSS_AHB_MISC_HMSS_AHB_CLK_AUTO_SCALE_DIS_SHFT                                          0x0

#define HWIO_GCC_SSC_GPLL_ENA_VOTE_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00054000)
#define HWIO_GCC_SSC_GPLL_ENA_VOTE_RMSK                                                                 0x7f
#define HWIO_GCC_SSC_GPLL_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_SSC_GPLL_ENA_VOTE_ADDR, HWIO_GCC_SSC_GPLL_ENA_VOTE_RMSK)
#define HWIO_GCC_SSC_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_SSC_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_SSC_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_SSC_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_SSC_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SSC_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_SSC_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_SSC_GPLL_ENA_VOTE_GPLL6_BMSK                                                           0x40
#define HWIO_GCC_SSC_GPLL_ENA_VOTE_GPLL6_SHFT                                                            0x6
#define HWIO_GCC_SSC_GPLL_ENA_VOTE_GPLL5_BMSK                                                           0x20
#define HWIO_GCC_SSC_GPLL_ENA_VOTE_GPLL5_SHFT                                                            0x5
#define HWIO_GCC_SSC_GPLL_ENA_VOTE_GPLL4_BMSK                                                           0x10
#define HWIO_GCC_SSC_GPLL_ENA_VOTE_GPLL4_SHFT                                                            0x4
#define HWIO_GCC_SSC_GPLL_ENA_VOTE_GPLL3_BMSK                                                            0x8
#define HWIO_GCC_SSC_GPLL_ENA_VOTE_GPLL3_SHFT                                                            0x3
#define HWIO_GCC_SSC_GPLL_ENA_VOTE_GPLL2_BMSK                                                            0x4
#define HWIO_GCC_SSC_GPLL_ENA_VOTE_GPLL2_SHFT                                                            0x2
#define HWIO_GCC_SSC_GPLL_ENA_VOTE_GPLL1_BMSK                                                            0x2
#define HWIO_GCC_SSC_GPLL_ENA_VOTE_GPLL1_SHFT                                                            0x1
#define HWIO_GCC_SSC_GPLL_ENA_VOTE_GPLL0_BMSK                                                            0x1
#define HWIO_GCC_SSC_GPLL_ENA_VOTE_GPLL0_SHFT                                                            0x0

#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00054004)
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_RMSK                                                   0xffffffff
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_TCSR_AHB_CLK_ENA_BMSK                                  0x80000000
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_TCSR_AHB_CLK_ENA_SHFT                                        0x1f
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT30_BMSK                                     0x40000000
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT30_SHFT                                           0x1e
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT29_BMSK                                     0x20000000
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT29_SHFT                                           0x1d
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT28_BMSK                                     0x10000000
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT28_SHFT                                           0x1c
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT27_BMSK                                      0x8000000
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT27_SHFT                                           0x1b
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT26_BMSK                                      0x4000000
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT26_SHFT                                           0x1a
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT25_BMSK                                      0x2000000
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT25_SHFT                                           0x19
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_BMSK                                   0x1000000
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_SHFT                                        0x18
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_ENA_BMSK                            0x800000
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_ENA_SHFT                                0x17
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_BIMC_HMSS_AXI_CLK_ENA_BMSK                               0x400000
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_BIMC_HMSS_AXI_CLK_ENA_SHFT                                   0x16
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_HMSS_AHB_CLK_ENA_BMSK                                    0x200000
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_HMSS_AHB_CLK_ENA_SHFT                                        0x15
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT20_BMSK                                       0x100000
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT20_SHFT                                           0x14
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                                      0x80000
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                         0x13
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT18_BMSK                                        0x40000
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT18_SHFT                                           0x12
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                                    0x20000
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                       0x11
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                                  0x10000
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                                     0x10
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_BMSK                                     0x8000
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_SHFT                                        0xf
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_BMSK                                   0x4000
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_SHFT                                      0xe
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                                      0x2000
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                         0xd
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_TLMM_CENTRE_AHB_CLK_ENA_BMSK                               0x1000
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_TLMM_CENTRE_AHB_CLK_ENA_SHFT                                  0xc
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_TLMM_NORTH_AHB_CLK_ENA_BMSK                                 0x800
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_TLMM_NORTH_AHB_CLK_ENA_SHFT                                   0xb
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                                   0x400
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                                     0xa
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                                    0x200
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                                      0x9
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_TLMM_SOUTH_AHB_CLK_ENA_BMSK                                 0x100
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_TLMM_SOUTH_AHB_CLK_ENA_SHFT                                   0x8
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                            0x80
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                             0x7
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_BMSK                                   0x40
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_SHFT                                    0x6
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_BMSK                                             0x20
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_SHFT                                              0x5
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_BMSK                                         0x10
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_SHFT                                          0x4
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_BMSK                                          0x8
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_SHFT                                          0x3
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT2_BMSK                                             0x4
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT2_SHFT                                             0x2
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT1_BMSK                                             0x2
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT1_SHFT                                             0x1
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT0_BMSK                                             0x1
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT0_SHFT                                             0x0

#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00054008)
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_RMSK                                                    0xffffffff
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_ADDR, HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_RMSK)
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_TCSR_AHB_CLK_SLEEP_ENA_BMSK                             0x80000000
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_TCSR_AHB_CLK_SLEEP_ENA_SHFT                                   0x1f
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT30_BMSK                                      0x40000000
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT30_SHFT                                            0x1e
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT29_BMSK                                      0x20000000
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT29_SHFT                                            0x1d
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT28_BMSK                                      0x10000000
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT28_SHFT                                            0x1c
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT27_BMSK                                       0x8000000
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT27_SHFT                                            0x1b
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT26_BMSK                                       0x4000000
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT26_SHFT                                            0x1a
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT25_BMSK                                       0x2000000
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT25_SHFT                                            0x19
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_BMSK                              0x1000000
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_SHFT                                   0x18
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_SLEEP_ENA_BMSK                       0x800000
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_SLEEP_ENA_SHFT                           0x17
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_BIMC_HMSS_AXI_CLK_SLEEP_ENA_BMSK                          0x400000
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_BIMC_HMSS_AXI_CLK_SLEEP_ENA_SHFT                              0x16
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_HMSS_AHB_CLK_SLEEP_ENA_BMSK                               0x200000
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_HMSS_AHB_CLK_SLEEP_ENA_SHFT                                   0x15
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT20_BMSK                                        0x100000
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT20_SHFT                                            0x14
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_BMSK                                 0x80000
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_SHFT                                    0x13
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT18_BMSK                                         0x40000
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT18_SHFT                                            0x12
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_BMSK                               0x20000
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_SHFT                                  0x11
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_BMSK                             0x10000
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_SHFT                                0x10
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_BMSK                                0x8000
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_SHFT                                   0xf
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_BMSK                              0x4000
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_SHFT                                 0xe
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_BMSK                                 0x2000
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_SHFT                                    0xd
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_TLMM_CENTRE_AHB_CLK_SLEEP_ENA_BMSK                          0x1000
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_TLMM_CENTRE_AHB_CLK_SLEEP_ENA_SHFT                             0xc
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_TLMM_NORTH_AHB_CLK_SLEEP_ENA_BMSK                            0x800
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_TLMM_NORTH_AHB_CLK_SLEEP_ENA_SHFT                              0xb
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_BMSK                              0x400
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_SHFT                                0xa
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_BMSK                               0x200
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_SHFT                                 0x9
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_TLMM_SOUTH_AHB_CLK_SLEEP_ENA_BMSK                            0x100
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_TLMM_SOUTH_AHB_CLK_SLEEP_ENA_SHFT                              0x8
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_BMSK                                       0x80
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_SHFT                                        0x7
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_BMSK                              0x40
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_SHFT                               0x6
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_BMSK                                        0x20
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_SHFT                                         0x5
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_BMSK                                    0x10
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_SHFT                                     0x4
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_BMSK                                     0x8
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_SHFT                                     0x3
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT2_BMSK                                              0x4
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT2_SHFT                                              0x2
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT1_BMSK                                              0x2
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT1_SHFT                                              0x1
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT0_BMSK                                              0x1
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT0_SHFT                                              0x0

#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_1_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0005400c)
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_1_RMSK                                                       0x7f
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_1_IN          \
        in_dword_masked(HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_1_ADDR, HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_1_RMSK)
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_1_INM(m)      \
        in_dword_masked(HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_1_ADDR, m)
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_1_OUT(v)      \
        out_dword(HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_1_ADDR,v)
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_1_ADDR,m,v,HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_1_IN)
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_1_QDSS_DAP_CLK_ENA_BMSK                                      0x40
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_1_QDSS_DAP_CLK_ENA_SHFT                                       0x6
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_1_QDSS_CFG_AHB_CLK_ENA_BMSK                                  0x20
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_1_QDSS_CFG_AHB_CLK_ENA_SHFT                                   0x5
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_ENA_BMSK                                 0x10
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_ENA_SHFT                                  0x4
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_ENA_BMSK                              0x8
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_ENA_SHFT                              0x3
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_ENA_BMSK                              0x4
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_ENA_SHFT                              0x2
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_ENA_BMSK                                 0x2
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_ENA_SHFT                                 0x1
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_ENA_BMSK                             0x1
#define HWIO_GCC_SSC_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_ENA_SHFT                             0x0

#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_1_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00054010)
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_1_RMSK                                                        0x7f
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_1_IN          \
        in_dword_masked(HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_1_ADDR, HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_1_RMSK)
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_1_INM(m)      \
        in_dword_masked(HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_1_ADDR, m)
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_1_OUT(v)      \
        out_dword(HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_1_ADDR,v)
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_1_ADDR,m,v,HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_1_IN)
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_1_QDSS_DAP_CLK_SLEEP_ENA_BMSK                                 0x40
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_1_QDSS_DAP_CLK_SLEEP_ENA_SHFT                                  0x6
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_1_QDSS_CFG_AHB_CLK_SLEEP_ENA_BMSK                             0x20
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_1_QDSS_CFG_AHB_CLK_SLEEP_ENA_SHFT                              0x5
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_SLEEP_ENA_BMSK                            0x10
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_SLEEP_ENA_SHFT                             0x4
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_SLEEP_ENA_BMSK                         0x8
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_SLEEP_ENA_SHFT                         0x3
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_SLEEP_ENA_BMSK                         0x4
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_SLEEP_ENA_SHFT                         0x2
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_SLEEP_ENA_BMSK                            0x2
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_SLEEP_ENA_SHFT                            0x1
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_SLEEP_ENA_BMSK                        0x1
#define HWIO_GCC_SSC_CLOCK_SLEEP_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_SLEEP_ENA_SHFT                        0x0

#define HWIO_GCC_RPM_GPLL_ENA_VOTE_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00051000)
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_RMSK                                                                 0x7f
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_RPM_GPLL_ENA_VOTE_ADDR, HWIO_GCC_RPM_GPLL_ENA_VOTE_RMSK)
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_RPM_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_RPM_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL6_BMSK                                                           0x40
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL6_SHFT                                                            0x6
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL5_BMSK                                                           0x20
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL5_SHFT                                                            0x5
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL4_BMSK                                                           0x10
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL4_SHFT                                                            0x4
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL3_BMSK                                                            0x8
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL3_SHFT                                                            0x3
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL2_BMSK                                                            0x4
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL2_SHFT                                                            0x2
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL1_BMSK                                                            0x2
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL1_SHFT                                                            0x1
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL0_BMSK                                                            0x1
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL0_SHFT                                                            0x0

#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00051004)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_RMSK                                                   0xffffffff
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TCSR_AHB_CLK_ENA_BMSK                                  0x80000000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TCSR_AHB_CLK_ENA_SHFT                                        0x1f
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT30_BMSK                                     0x40000000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT30_SHFT                                           0x1e
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT29_BMSK                                     0x20000000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT29_SHFT                                           0x1d
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT28_BMSK                                     0x10000000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT28_SHFT                                           0x1c
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT27_BMSK                                      0x8000000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT27_SHFT                                           0x1b
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT26_BMSK                                      0x4000000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT26_SHFT                                           0x1a
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT25_BMSK                                      0x2000000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT25_SHFT                                           0x19
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_BMSK                                   0x1000000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_SHFT                                        0x18
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_ENA_BMSK                            0x800000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_ENA_SHFT                                0x17
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BIMC_HMSS_AXI_CLK_ENA_BMSK                               0x400000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BIMC_HMSS_AXI_CLK_ENA_SHFT                                   0x16
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_HMSS_AHB_CLK_ENA_BMSK                                    0x200000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_HMSS_AHB_CLK_ENA_SHFT                                        0x15
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT20_BMSK                                       0x100000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT20_SHFT                                           0x14
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                                      0x80000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                         0x13
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT18_BMSK                                        0x40000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT18_SHFT                                           0x12
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                                    0x20000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                       0x11
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                                  0x10000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                                     0x10
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_BMSK                                     0x8000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_SHFT                                        0xf
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_BMSK                                   0x4000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_SHFT                                      0xe
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                                      0x2000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                         0xd
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TLMM_CENTRE_AHB_CLK_ENA_BMSK                               0x1000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TLMM_CENTRE_AHB_CLK_ENA_SHFT                                  0xc
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TLMM_NORTH_AHB_CLK_ENA_BMSK                                 0x800
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TLMM_NORTH_AHB_CLK_ENA_SHFT                                   0xb
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                                   0x400
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                                     0xa
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                                    0x200
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                                      0x9
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TLMM_SOUTH_AHB_CLK_ENA_BMSK                                 0x100
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TLMM_SOUTH_AHB_CLK_ENA_SHFT                                   0x8
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                            0x80
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                             0x7
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_BMSK                                   0x40
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_SHFT                                    0x6
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_BMSK                                             0x20
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_SHFT                                              0x5
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_BMSK                                         0x10
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_SHFT                                          0x4
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_BMSK                                          0x8
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_SHFT                                          0x3
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT2_BMSK                                             0x4
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT2_SHFT                                             0x2
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT1_BMSK                                             0x2
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT1_SHFT                                             0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT0_BMSK                                             0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT0_SHFT                                             0x0

#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00051008)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_RMSK                                                    0xffffffff
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_ADDR, HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_RMSK)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TCSR_AHB_CLK_SLEEP_ENA_BMSK                             0x80000000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TCSR_AHB_CLK_SLEEP_ENA_SHFT                                   0x1f
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT30_BMSK                                      0x40000000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT30_SHFT                                            0x1e
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT29_BMSK                                      0x20000000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT29_SHFT                                            0x1d
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT28_BMSK                                      0x10000000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT28_SHFT                                            0x1c
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT27_BMSK                                       0x8000000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT27_SHFT                                            0x1b
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT26_BMSK                                       0x4000000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT26_SHFT                                            0x1a
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT25_BMSK                                       0x2000000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT25_SHFT                                            0x19
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_BMSK                              0x1000000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_SHFT                                   0x18
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_SLEEP_ENA_BMSK                       0x800000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_SLEEP_ENA_SHFT                           0x17
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BIMC_HMSS_AXI_CLK_SLEEP_ENA_BMSK                          0x400000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BIMC_HMSS_AXI_CLK_SLEEP_ENA_SHFT                              0x16
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_HMSS_AHB_CLK_SLEEP_ENA_BMSK                               0x200000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_HMSS_AHB_CLK_SLEEP_ENA_SHFT                                   0x15
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT20_BMSK                                        0x100000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT20_SHFT                                            0x14
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_BMSK                                 0x80000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_SHFT                                    0x13
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT18_BMSK                                         0x40000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT18_SHFT                                            0x12
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_BMSK                               0x20000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_SHFT                                  0x11
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_BMSK                             0x10000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_SHFT                                0x10
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_BMSK                                0x8000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_SHFT                                   0xf
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_BMSK                              0x4000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_SHFT                                 0xe
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_BMSK                                 0x2000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_SHFT                                    0xd
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TLMM_CENTRE_AHB_CLK_SLEEP_ENA_BMSK                          0x1000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TLMM_CENTRE_AHB_CLK_SLEEP_ENA_SHFT                             0xc
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TLMM_NORTH_AHB_CLK_SLEEP_ENA_BMSK                            0x800
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TLMM_NORTH_AHB_CLK_SLEEP_ENA_SHFT                              0xb
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_BMSK                              0x400
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_SHFT                                0xa
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_BMSK                               0x200
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_SHFT                                 0x9
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TLMM_SOUTH_AHB_CLK_SLEEP_ENA_BMSK                            0x100
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TLMM_SOUTH_AHB_CLK_SLEEP_ENA_SHFT                              0x8
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_BMSK                                       0x80
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_SHFT                                        0x7
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_BMSK                              0x40
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_SHFT                               0x6
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_BMSK                                        0x20
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_SHFT                                         0x5
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_BMSK                                    0x10
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_SHFT                                     0x4
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_BMSK                                     0x8
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_SHFT                                     0x3
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT2_BMSK                                              0x4
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT2_SHFT                                              0x2
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT1_BMSK                                              0x2
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT1_SHFT                                              0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT0_BMSK                                              0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT0_SHFT                                              0x0

#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_1_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0005100c)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_1_RMSK                                                       0x7f
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_1_IN          \
        in_dword_masked(HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_1_ADDR, HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_1_RMSK)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_1_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_1_ADDR, m)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_1_OUT(v)      \
        out_dword(HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_1_ADDR,v)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_1_ADDR,m,v,HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_1_IN)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_1_QDSS_DAP_CLK_ENA_BMSK                                      0x40
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_1_QDSS_DAP_CLK_ENA_SHFT                                       0x6
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_1_QDSS_CFG_AHB_CLK_ENA_BMSK                                  0x20
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_1_QDSS_CFG_AHB_CLK_ENA_SHFT                                   0x5
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_ENA_BMSK                                 0x10
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_ENA_SHFT                                  0x4
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_ENA_BMSK                              0x8
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_ENA_SHFT                              0x3
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_ENA_BMSK                              0x4
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_ENA_SHFT                              0x2
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_ENA_BMSK                                 0x2
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_ENA_SHFT                                 0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_ENA_BMSK                             0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_ENA_SHFT                             0x0

#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_1_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00051010)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_1_RMSK                                                        0x7f
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_1_IN          \
        in_dword_masked(HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_1_ADDR, HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_1_RMSK)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_1_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_1_ADDR, m)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_1_OUT(v)      \
        out_dword(HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_1_ADDR,v)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_1_ADDR,m,v,HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_1_IN)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_1_QDSS_DAP_CLK_SLEEP_ENA_BMSK                                 0x40
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_1_QDSS_DAP_CLK_SLEEP_ENA_SHFT                                  0x6
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_1_QDSS_CFG_AHB_CLK_SLEEP_ENA_BMSK                             0x20
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_1_QDSS_CFG_AHB_CLK_SLEEP_ENA_SHFT                              0x5
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_SLEEP_ENA_BMSK                            0x10
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_SLEEP_ENA_SHFT                             0x4
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_SLEEP_ENA_BMSK                         0x8
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_SLEEP_ENA_SHFT                         0x3
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_SLEEP_ENA_BMSK                         0x4
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_SLEEP_ENA_SHFT                         0x2
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_SLEEP_ENA_BMSK                            0x2
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_SLEEP_ENA_SHFT                            0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_SLEEP_ENA_BMSK                        0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_SLEEP_ENA_SHFT                        0x0

#define HWIO_GCC_APCS_GPLL_ENA_VOTE_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00052000)
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_RMSK                                                                0x7f
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_GPLL_ENA_VOTE_ADDR, HWIO_GCC_APCS_GPLL_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL6_BMSK                                                          0x40
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL6_SHFT                                                           0x6
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL5_BMSK                                                          0x20
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL5_SHFT                                                           0x5
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL4_BMSK                                                          0x10
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL4_SHFT                                                           0x4
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL3_BMSK                                                           0x8
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL3_SHFT                                                           0x3
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL2_BMSK                                                           0x4
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL2_SHFT                                                           0x2
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL1_BMSK                                                           0x2
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL1_SHFT                                                           0x1
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL0_BMSK                                                           0x1
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL0_SHFT                                                           0x0

#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00052004)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_RMSK                                                  0xffffffff
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TCSR_AHB_CLK_ENA_BMSK                                 0x80000000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TCSR_AHB_CLK_ENA_SHFT                                       0x1f
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT30_BMSK                                    0x40000000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT30_SHFT                                          0x1e
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT29_BMSK                                    0x20000000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT29_SHFT                                          0x1d
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT28_BMSK                                    0x10000000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT28_SHFT                                          0x1c
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT27_BMSK                                     0x8000000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT27_SHFT                                          0x1b
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT26_BMSK                                     0x4000000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT26_SHFT                                          0x1a
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT25_BMSK                                     0x2000000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT25_SHFT                                          0x19
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_BMSK                                  0x1000000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_SHFT                                       0x18
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_ENA_BMSK                           0x800000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_ENA_SHFT                               0x17
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BIMC_HMSS_AXI_CLK_ENA_BMSK                              0x400000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BIMC_HMSS_AXI_CLK_ENA_SHFT                                  0x16
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_HMSS_AHB_CLK_ENA_BMSK                                   0x200000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_HMSS_AHB_CLK_ENA_SHFT                                       0x15
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT20_BMSK                                      0x100000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT20_SHFT                                          0x14
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                                     0x80000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                        0x13
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT18_BMSK                                       0x40000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT18_SHFT                                          0x12
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                                   0x20000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                      0x11
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                                 0x10000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                                    0x10
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_BMSK                                    0x8000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_SHFT                                       0xf
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_BMSK                                  0x4000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_SHFT                                     0xe
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                                     0x2000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                        0xd
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TLMM_CENTRE_AHB_CLK_ENA_BMSK                              0x1000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TLMM_CENTRE_AHB_CLK_ENA_SHFT                                 0xc
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TLMM_NORTH_AHB_CLK_ENA_BMSK                                0x800
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TLMM_NORTH_AHB_CLK_ENA_SHFT                                  0xb
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                                  0x400
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                                    0xa
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                                   0x200
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                                     0x9
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TLMM_SOUTH_AHB_CLK_ENA_BMSK                                0x100
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TLMM_SOUTH_AHB_CLK_ENA_SHFT                                  0x8
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                           0x80
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                            0x7
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_BMSK                                  0x40
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_SHFT                                   0x6
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_BMSK                                            0x20
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_SHFT                                             0x5
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_BMSK                                        0x10
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_SHFT                                         0x4
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_BMSK                                         0x8
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_SHFT                                         0x3
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT2_BMSK                                            0x4
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT2_SHFT                                            0x2
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT1_BMSK                                            0x2
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT1_SHFT                                            0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT0_BMSK                                            0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT0_SHFT                                            0x0

#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00052008)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_RMSK                                                   0xffffffff
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_ADDR, HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TCSR_AHB_CLK_SLEEP_ENA_BMSK                            0x80000000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TCSR_AHB_CLK_SLEEP_ENA_SHFT                                  0x1f
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT30_BMSK                                     0x40000000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT30_SHFT                                           0x1e
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT29_BMSK                                     0x20000000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT29_SHFT                                           0x1d
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT28_BMSK                                     0x10000000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT28_SHFT                                           0x1c
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT27_BMSK                                      0x8000000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT27_SHFT                                           0x1b
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT26_BMSK                                      0x4000000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT26_SHFT                                           0x1a
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT25_BMSK                                      0x2000000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT25_SHFT                                           0x19
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_BMSK                             0x1000000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_SHFT                                  0x18
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_SLEEP_ENA_BMSK                      0x800000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_SLEEP_ENA_SHFT                          0x17
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BIMC_HMSS_AXI_CLK_SLEEP_ENA_BMSK                         0x400000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BIMC_HMSS_AXI_CLK_SLEEP_ENA_SHFT                             0x16
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_HMSS_AHB_CLK_SLEEP_ENA_BMSK                              0x200000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_HMSS_AHB_CLK_SLEEP_ENA_SHFT                                  0x15
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT20_BMSK                                       0x100000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT20_SHFT                                           0x14
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_BMSK                                0x80000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_SHFT                                   0x13
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT18_BMSK                                        0x40000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT18_SHFT                                           0x12
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_BMSK                              0x20000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_SHFT                                 0x11
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_BMSK                            0x10000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_SHFT                               0x10
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_BMSK                               0x8000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_SHFT                                  0xf
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_BMSK                             0x4000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_SHFT                                0xe
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_BMSK                                0x2000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_SHFT                                   0xd
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TLMM_CENTRE_AHB_CLK_SLEEP_ENA_BMSK                         0x1000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TLMM_CENTRE_AHB_CLK_SLEEP_ENA_SHFT                            0xc
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TLMM_NORTH_AHB_CLK_SLEEP_ENA_BMSK                           0x800
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TLMM_NORTH_AHB_CLK_SLEEP_ENA_SHFT                             0xb
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_BMSK                             0x400
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_SHFT                               0xa
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_BMSK                              0x200
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_SHFT                                0x9
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TLMM_SOUTH_AHB_CLK_SLEEP_ENA_BMSK                           0x100
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TLMM_SOUTH_AHB_CLK_SLEEP_ENA_SHFT                             0x8
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_BMSK                                      0x80
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_SHFT                                       0x7
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_BMSK                             0x40
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_SHFT                              0x6
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_BMSK                                       0x20
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_SHFT                                        0x5
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_BMSK                                   0x10
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_SHFT                                    0x4
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_BMSK                                    0x8
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_SHFT                                    0x3
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT2_BMSK                                             0x4
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT2_SHFT                                             0x2
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT1_BMSK                                             0x2
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT1_SHFT                                             0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT0_BMSK                                             0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT0_SHFT                                             0x0

#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_1_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0005200c)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_1_RMSK                                                      0x7f
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_1_IN          \
        in_dword_masked(HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_1_ADDR, HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_1_RMSK)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_1_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_1_ADDR, m)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_1_OUT(v)      \
        out_dword(HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_1_ADDR,v)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_1_ADDR,m,v,HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_1_IN)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_1_QDSS_DAP_CLK_ENA_BMSK                                     0x40
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_1_QDSS_DAP_CLK_ENA_SHFT                                      0x6
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_1_QDSS_CFG_AHB_CLK_ENA_BMSK                                 0x20
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_1_QDSS_CFG_AHB_CLK_ENA_SHFT                                  0x5
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_ENA_BMSK                                0x10
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_ENA_SHFT                                 0x4
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_ENA_BMSK                             0x8
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_ENA_SHFT                             0x3
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_ENA_BMSK                             0x4
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_ENA_SHFT                             0x2
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_ENA_BMSK                                0x2
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_ENA_SHFT                                0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_ENA_BMSK                            0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_ENA_SHFT                            0x0

#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_1_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00052010)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_1_RMSK                                                       0x7f
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_1_IN          \
        in_dword_masked(HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_1_ADDR, HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_1_RMSK)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_1_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_1_ADDR, m)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_1_OUT(v)      \
        out_dword(HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_1_ADDR,v)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_1_ADDR,m,v,HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_1_IN)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_1_QDSS_DAP_CLK_SLEEP_ENA_BMSK                                0x40
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_1_QDSS_DAP_CLK_SLEEP_ENA_SHFT                                 0x6
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_1_QDSS_CFG_AHB_CLK_SLEEP_ENA_BMSK                            0x20
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_1_QDSS_CFG_AHB_CLK_SLEEP_ENA_SHFT                             0x5
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_SLEEP_ENA_BMSK                           0x10
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_SLEEP_ENA_SHFT                            0x4
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_SLEEP_ENA_BMSK                        0x8
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_SLEEP_ENA_SHFT                        0x3
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_SLEEP_ENA_BMSK                        0x4
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_SLEEP_ENA_SHFT                        0x2
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_SLEEP_ENA_BMSK                           0x2
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_SLEEP_ENA_SHFT                           0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_SLEEP_ENA_BMSK                       0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_SLEEP_ENA_SHFT                       0x0

#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00053000)
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_RMSK                                                             0x7f
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_ADDR, HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL6_BMSK                                                       0x40
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL6_SHFT                                                        0x6
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL5_BMSK                                                       0x20
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL5_SHFT                                                        0x5
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL4_BMSK                                                       0x10
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL4_SHFT                                                        0x4
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL3_BMSK                                                        0x8
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL3_SHFT                                                        0x3
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL2_BMSK                                                        0x4
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL2_SHFT                                                        0x2
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL1_BMSK                                                        0x2
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL1_SHFT                                                        0x1
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL0_BMSK                                                        0x1
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL0_SHFT                                                        0x0

#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00053004)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_RMSK                                               0xffffffff
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TCSR_AHB_CLK_ENA_BMSK                              0x80000000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TCSR_AHB_CLK_ENA_SHFT                                    0x1f
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT30_BMSK                                 0x40000000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT30_SHFT                                       0x1e
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT29_BMSK                                 0x20000000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT29_SHFT                                       0x1d
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT28_BMSK                                 0x10000000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT28_SHFT                                       0x1c
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT27_BMSK                                  0x8000000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT27_SHFT                                       0x1b
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT26_BMSK                                  0x4000000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT26_SHFT                                       0x1a
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT25_BMSK                                  0x2000000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT25_SHFT                                       0x19
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_BMSK                               0x1000000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_SHFT                                    0x18
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_ENA_BMSK                        0x800000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_ENA_SHFT                            0x17
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BIMC_HMSS_AXI_CLK_ENA_BMSK                           0x400000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BIMC_HMSS_AXI_CLK_ENA_SHFT                               0x16
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_HMSS_AHB_CLK_ENA_BMSK                                0x200000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_HMSS_AHB_CLK_ENA_SHFT                                    0x15
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT20_BMSK                                   0x100000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT20_SHFT                                       0x14
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                                  0x80000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                     0x13
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT18_BMSK                                    0x40000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT18_SHFT                                       0x12
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                                0x20000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                   0x11
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                              0x10000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                                 0x10
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_BMSK                                 0x8000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_SHFT                                    0xf
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_BMSK                               0x4000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_SHFT                                  0xe
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                                  0x2000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                     0xd
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TLMM_CENTRE_AHB_CLK_ENA_BMSK                           0x1000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TLMM_CENTRE_AHB_CLK_ENA_SHFT                              0xc
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TLMM_NORTH_AHB_CLK_ENA_BMSK                             0x800
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TLMM_NORTH_AHB_CLK_ENA_SHFT                               0xb
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                               0x400
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                                 0xa
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                                0x200
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                                  0x9
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TLMM_SOUTH_AHB_CLK_ENA_BMSK                             0x100
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TLMM_SOUTH_AHB_CLK_ENA_SHFT                               0x8
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                        0x80
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                         0x7
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_BMSK                               0x40
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_SHFT                                0x6
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_BMSK                                         0x20
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_SHFT                                          0x5
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_BMSK                                     0x10
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_SHFT                                      0x4
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_BMSK                                      0x8
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_SHFT                                      0x3
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT2_BMSK                                         0x4
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT2_SHFT                                         0x2
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT1_BMSK                                         0x2
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT1_SHFT                                         0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT0_BMSK                                         0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT0_SHFT                                         0x0

#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00053008)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_RMSK                                                0xffffffff
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_ADDR, HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TCSR_AHB_CLK_SLEEP_ENA_BMSK                         0x80000000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TCSR_AHB_CLK_SLEEP_ENA_SHFT                               0x1f
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT30_BMSK                                  0x40000000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT30_SHFT                                        0x1e
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT29_BMSK                                  0x20000000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT29_SHFT                                        0x1d
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT28_BMSK                                  0x10000000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT28_SHFT                                        0x1c
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT27_BMSK                                   0x8000000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT27_SHFT                                        0x1b
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT26_BMSK                                   0x4000000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT26_SHFT                                        0x1a
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT25_BMSK                                   0x2000000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT25_SHFT                                        0x19
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_BMSK                          0x1000000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_SHFT                               0x18
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_SLEEP_ENA_BMSK                   0x800000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_SLEEP_ENA_SHFT                       0x17
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BIMC_HMSS_AXI_CLK_SLEEP_ENA_BMSK                      0x400000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BIMC_HMSS_AXI_CLK_SLEEP_ENA_SHFT                          0x16
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_HMSS_AHB_CLK_SLEEP_ENA_BMSK                           0x200000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_HMSS_AHB_CLK_SLEEP_ENA_SHFT                               0x15
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT20_BMSK                                    0x100000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT20_SHFT                                        0x14
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_BMSK                             0x80000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_SHFT                                0x13
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT18_BMSK                                     0x40000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT18_SHFT                                        0x12
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_BMSK                           0x20000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_SHFT                              0x11
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_BMSK                         0x10000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_SHFT                            0x10
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_BMSK                            0x8000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_SHFT                               0xf
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_BMSK                          0x4000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_SHFT                             0xe
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_BMSK                             0x2000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_SHFT                                0xd
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TLMM_CENTRE_AHB_CLK_SLEEP_ENA_BMSK                      0x1000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TLMM_CENTRE_AHB_CLK_SLEEP_ENA_SHFT                         0xc
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TLMM_NORTH_AHB_CLK_SLEEP_ENA_BMSK                        0x800
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TLMM_NORTH_AHB_CLK_SLEEP_ENA_SHFT                          0xb
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_BMSK                          0x400
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_SHFT                            0xa
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_BMSK                           0x200
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_SHFT                             0x9
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TLMM_SOUTH_AHB_CLK_SLEEP_ENA_BMSK                        0x100
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TLMM_SOUTH_AHB_CLK_SLEEP_ENA_SHFT                          0x8
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_BMSK                                   0x80
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_SHFT                                    0x7
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_BMSK                          0x40
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_SHFT                           0x6
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_BMSK                                    0x20
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_SHFT                                     0x5
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_BMSK                                0x10
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_SHFT                                 0x4
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_BMSK                                 0x8
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_SHFT                                 0x3
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT2_BMSK                                          0x4
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT2_SHFT                                          0x2
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT1_BMSK                                          0x2
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT1_SHFT                                          0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT0_BMSK                                          0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT0_SHFT                                          0x0

#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_1_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0005300c)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_1_RMSK                                                   0x7f
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_1_IN          \
        in_dword_masked(HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_1_ADDR, HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_1_RMSK)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_1_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_1_ADDR, m)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_1_OUT(v)      \
        out_dword(HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_1_ADDR,v)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_1_ADDR,m,v,HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_1_IN)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_1_QDSS_DAP_CLK_ENA_BMSK                                  0x40
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_1_QDSS_DAP_CLK_ENA_SHFT                                   0x6
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_1_QDSS_CFG_AHB_CLK_ENA_BMSK                              0x20
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_1_QDSS_CFG_AHB_CLK_ENA_SHFT                               0x5
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_ENA_BMSK                             0x10
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_ENA_SHFT                              0x4
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_ENA_BMSK                          0x8
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_ENA_SHFT                          0x3
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_ENA_BMSK                          0x4
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_ENA_SHFT                          0x2
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_ENA_BMSK                             0x2
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_ENA_SHFT                             0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_ENA_BMSK                         0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_ENA_SHFT                         0x0

#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_1_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00053010)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_1_RMSK                                                    0x7f
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_1_IN          \
        in_dword_masked(HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_1_ADDR, HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_1_RMSK)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_1_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_1_ADDR, m)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_1_OUT(v)      \
        out_dword(HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_1_ADDR,v)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_1_ADDR,m,v,HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_1_IN)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_1_QDSS_DAP_CLK_SLEEP_ENA_BMSK                             0x40
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_1_QDSS_DAP_CLK_SLEEP_ENA_SHFT                              0x6
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_1_QDSS_CFG_AHB_CLK_SLEEP_ENA_BMSK                         0x20
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_1_QDSS_CFG_AHB_CLK_SLEEP_ENA_SHFT                          0x5
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_SLEEP_ENA_BMSK                        0x10
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_SLEEP_ENA_SHFT                         0x4
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_SLEEP_ENA_BMSK                     0x8
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_SLEEP_ENA_SHFT                     0x3
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_SLEEP_ENA_BMSK                     0x4
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_SLEEP_ENA_SHFT                     0x2
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_SLEEP_ENA_BMSK                        0x2
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_SLEEP_ENA_SHFT                        0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_SLEEP_ENA_BMSK                    0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_SLEEP_ENA_SHFT                    0x0

#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00055000)
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_RMSK                                                           0x7f
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_ADDR, HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_RMSK)
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_GPLL6_BMSK                                                     0x40
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_GPLL6_SHFT                                                      0x6
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_GPLL5_BMSK                                                     0x20
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_GPLL5_SHFT                                                      0x5
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_GPLL4_BMSK                                                     0x10
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_GPLL4_SHFT                                                      0x4
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_GPLL3_BMSK                                                      0x8
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_GPLL3_SHFT                                                      0x3
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_GPLL2_BMSK                                                      0x4
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_GPLL2_SHFT                                                      0x2
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_GPLL1_BMSK                                                      0x2
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_GPLL1_SHFT                                                      0x1
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_GPLL0_BMSK                                                      0x1
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_GPLL0_SHFT                                                      0x0

#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00055004)
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_RMSK                                             0xffffffff
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_TCSR_AHB_CLK_ENA_BMSK                            0x80000000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_TCSR_AHB_CLK_ENA_SHFT                                  0x1f
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT30_BMSK                               0x40000000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT30_SHFT                                     0x1e
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT29_BMSK                               0x20000000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT29_SHFT                                     0x1d
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT28_BMSK                               0x10000000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT28_SHFT                                     0x1c
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT27_BMSK                                0x8000000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT27_SHFT                                     0x1b
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT26_BMSK                                0x4000000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT26_SHFT                                     0x1a
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT25_BMSK                                0x2000000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT25_SHFT                                     0x19
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_BMSK                             0x1000000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_SHFT                                  0x18
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_ENA_BMSK                      0x800000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_ENA_SHFT                          0x17
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BIMC_HMSS_AXI_CLK_ENA_BMSK                         0x400000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BIMC_HMSS_AXI_CLK_ENA_SHFT                             0x16
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_HMSS_AHB_CLK_ENA_BMSK                              0x200000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_HMSS_AHB_CLK_ENA_SHFT                                  0x15
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT20_BMSK                                 0x100000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT20_SHFT                                     0x14
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                                0x80000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                   0x13
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT18_BMSK                                  0x40000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT18_SHFT                                     0x12
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                              0x20000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                 0x11
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                            0x10000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                               0x10
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_BMSK                               0x8000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_SHFT                                  0xf
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_BMSK                             0x4000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_SHFT                                0xe
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                                0x2000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                   0xd
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_TLMM_CENTRE_AHB_CLK_ENA_BMSK                         0x1000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_TLMM_CENTRE_AHB_CLK_ENA_SHFT                            0xc
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_TLMM_NORTH_AHB_CLK_ENA_BMSK                           0x800
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_TLMM_NORTH_AHB_CLK_ENA_SHFT                             0xb
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                             0x400
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                               0xa
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                              0x200
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                                0x9
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_TLMM_SOUTH_AHB_CLK_ENA_BMSK                           0x100
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_TLMM_SOUTH_AHB_CLK_ENA_SHFT                             0x8
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                      0x80
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                       0x7
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_BMSK                             0x40
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_SHFT                              0x6
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_BMSK                                       0x20
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_SHFT                                        0x5
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_BMSK                                   0x10
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_SHFT                                    0x4
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_BMSK                                    0x8
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_SHFT                                    0x3
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT2_BMSK                                       0x4
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT2_SHFT                                       0x2
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT1_BMSK                                       0x2
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT1_SHFT                                       0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT0_BMSK                                       0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT0_SHFT                                       0x0

#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00055008)
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_RMSK                                              0xffffffff
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_ADDR, HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_RMSK)
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_TCSR_AHB_CLK_SLEEP_ENA_BMSK                       0x80000000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_TCSR_AHB_CLK_SLEEP_ENA_SHFT                             0x1f
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT30_BMSK                                0x40000000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT30_SHFT                                      0x1e
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT29_BMSK                                0x20000000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT29_SHFT                                      0x1d
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT28_BMSK                                0x10000000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT28_SHFT                                      0x1c
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT27_BMSK                                 0x8000000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT27_SHFT                                      0x1b
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT26_BMSK                                 0x4000000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT26_SHFT                                      0x1a
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT25_BMSK                                 0x2000000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT25_SHFT                                      0x19
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_BMSK                        0x1000000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_SHFT                             0x18
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_SLEEP_ENA_BMSK                 0x800000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_SLEEP_ENA_SHFT                     0x17
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BIMC_HMSS_AXI_CLK_SLEEP_ENA_BMSK                    0x400000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BIMC_HMSS_AXI_CLK_SLEEP_ENA_SHFT                        0x16
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_HMSS_AHB_CLK_SLEEP_ENA_BMSK                         0x200000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_HMSS_AHB_CLK_SLEEP_ENA_SHFT                             0x15
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT20_BMSK                                  0x100000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT20_SHFT                                      0x14
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_BMSK                           0x80000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_SHFT                              0x13
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT18_BMSK                                   0x40000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT18_SHFT                                      0x12
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_BMSK                         0x20000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_SHFT                            0x11
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_BMSK                       0x10000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_SHFT                          0x10
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_BMSK                          0x8000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_SHFT                             0xf
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_BMSK                        0x4000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_SHFT                           0xe
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_BMSK                           0x2000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_SHFT                              0xd
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_TLMM_CENTRE_AHB_CLK_SLEEP_ENA_BMSK                    0x1000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_TLMM_CENTRE_AHB_CLK_SLEEP_ENA_SHFT                       0xc
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_TLMM_NORTH_AHB_CLK_SLEEP_ENA_BMSK                      0x800
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_TLMM_NORTH_AHB_CLK_SLEEP_ENA_SHFT                        0xb
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_BMSK                        0x400
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_SHFT                          0xa
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_BMSK                         0x200
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_SHFT                           0x9
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_TLMM_SOUTH_AHB_CLK_SLEEP_ENA_BMSK                      0x100
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_TLMM_SOUTH_AHB_CLK_SLEEP_ENA_SHFT                        0x8
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_BMSK                                 0x80
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_SHFT                                  0x7
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_BMSK                        0x40
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_SHFT                         0x6
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_BMSK                                  0x20
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_SHFT                                   0x5
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_BMSK                              0x10
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_SHFT                               0x4
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_BMSK                               0x8
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_SHFT                               0x3
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT2_BMSK                                        0x4
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT2_SHFT                                        0x2
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT1_BMSK                                        0x2
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT1_SHFT                                        0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT0_BMSK                                        0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT0_SHFT                                        0x0

#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_1_ADDR                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0005500c)
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_1_RMSK                                                 0x7f
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_1_IN          \
        in_dword_masked(HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_1_ADDR, HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_1_RMSK)
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_1_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_1_ADDR, m)
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_1_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_1_ADDR,v)
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_1_ADDR,m,v,HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_1_IN)
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_1_QDSS_DAP_CLK_ENA_BMSK                                0x40
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_1_QDSS_DAP_CLK_ENA_SHFT                                 0x6
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_1_QDSS_CFG_AHB_CLK_ENA_BMSK                            0x20
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_1_QDSS_CFG_AHB_CLK_ENA_SHFT                             0x5
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_ENA_BMSK                           0x10
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_ENA_SHFT                            0x4
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_ENA_BMSK                        0x8
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_ENA_SHFT                        0x3
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_ENA_BMSK                        0x4
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_ENA_SHFT                        0x2
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_ENA_BMSK                           0x2
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_ENA_SHFT                           0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_ENA_BMSK                       0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_ENA_SHFT                       0x0

#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_1_ADDR                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00055010)
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_1_RMSK                                                  0x7f
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_1_IN          \
        in_dword_masked(HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_1_ADDR, HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_1_RMSK)
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_1_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_1_ADDR, m)
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_1_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_1_ADDR,v)
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_1_ADDR,m,v,HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_1_IN)
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_1_QDSS_DAP_CLK_SLEEP_ENA_BMSK                           0x40
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_1_QDSS_DAP_CLK_SLEEP_ENA_SHFT                            0x6
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_1_QDSS_CFG_AHB_CLK_SLEEP_ENA_BMSK                       0x20
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_1_QDSS_CFG_AHB_CLK_SLEEP_ENA_SHFT                        0x5
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_SLEEP_ENA_BMSK                      0x10
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_SLEEP_ENA_SHFT                       0x4
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_SLEEP_ENA_BMSK                   0x8
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_SLEEP_ENA_SHFT                   0x3
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_SLEEP_ENA_BMSK                   0x4
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_SLEEP_ENA_SHFT                   0x2
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_SLEEP_ENA_BMSK                      0x2
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_SLEEP_ENA_SHFT                      0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_SLEEP_ENA_BMSK                  0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_SLEEP_ENA_SHFT                  0x0

#define HWIO_GCC_TURING_DSP_GPLL_ENA_VOTE_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00092000)
#define HWIO_GCC_TURING_DSP_GPLL_ENA_VOTE_RMSK                                                          0x7f
#define HWIO_GCC_TURING_DSP_GPLL_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_TURING_DSP_GPLL_ENA_VOTE_ADDR, HWIO_GCC_TURING_DSP_GPLL_ENA_VOTE_RMSK)
#define HWIO_GCC_TURING_DSP_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_TURING_DSP_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_TURING_DSP_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_TURING_DSP_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_TURING_DSP_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TURING_DSP_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_TURING_DSP_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_TURING_DSP_GPLL_ENA_VOTE_GPLL6_BMSK                                                    0x40
#define HWIO_GCC_TURING_DSP_GPLL_ENA_VOTE_GPLL6_SHFT                                                     0x6
#define HWIO_GCC_TURING_DSP_GPLL_ENA_VOTE_GPLL5_BMSK                                                    0x20
#define HWIO_GCC_TURING_DSP_GPLL_ENA_VOTE_GPLL5_SHFT                                                     0x5
#define HWIO_GCC_TURING_DSP_GPLL_ENA_VOTE_GPLL4_BMSK                                                    0x10
#define HWIO_GCC_TURING_DSP_GPLL_ENA_VOTE_GPLL4_SHFT                                                     0x4
#define HWIO_GCC_TURING_DSP_GPLL_ENA_VOTE_GPLL3_BMSK                                                     0x8
#define HWIO_GCC_TURING_DSP_GPLL_ENA_VOTE_GPLL3_SHFT                                                     0x3
#define HWIO_GCC_TURING_DSP_GPLL_ENA_VOTE_GPLL2_BMSK                                                     0x4
#define HWIO_GCC_TURING_DSP_GPLL_ENA_VOTE_GPLL2_SHFT                                                     0x2
#define HWIO_GCC_TURING_DSP_GPLL_ENA_VOTE_GPLL1_BMSK                                                     0x2
#define HWIO_GCC_TURING_DSP_GPLL_ENA_VOTE_GPLL1_SHFT                                                     0x1
#define HWIO_GCC_TURING_DSP_GPLL_ENA_VOTE_GPLL0_BMSK                                                     0x1
#define HWIO_GCC_TURING_DSP_GPLL_ENA_VOTE_GPLL0_SHFT                                                     0x0

#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_ADDR                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00092004)
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_RMSK                                            0xffffffff
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_TCSR_AHB_CLK_ENA_BMSK                           0x80000000
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_TCSR_AHB_CLK_ENA_SHFT                                 0x1f
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT30_BMSK                              0x40000000
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT30_SHFT                                    0x1e
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT29_BMSK                              0x20000000
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT29_SHFT                                    0x1d
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT28_BMSK                              0x10000000
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT28_SHFT                                    0x1c
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT27_BMSK                               0x8000000
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT27_SHFT                                    0x1b
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT26_BMSK                               0x4000000
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT26_SHFT                                    0x1a
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT25_BMSK                               0x2000000
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT25_SHFT                                    0x19
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_BMSK                            0x1000000
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_SHFT                                 0x18
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_ENA_BMSK                     0x800000
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_ENA_SHFT                         0x17
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_BIMC_HMSS_AXI_CLK_ENA_BMSK                        0x400000
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_BIMC_HMSS_AXI_CLK_ENA_SHFT                            0x16
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_HMSS_AHB_CLK_ENA_BMSK                             0x200000
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_HMSS_AHB_CLK_ENA_SHFT                                 0x15
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT20_BMSK                                0x100000
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT20_SHFT                                    0x14
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                               0x80000
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                  0x13
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT18_BMSK                                 0x40000
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT18_SHFT                                    0x12
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                             0x20000
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                0x11
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                           0x10000
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                              0x10
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_BMSK                              0x8000
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_SHFT                                 0xf
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_BMSK                            0x4000
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_SHFT                               0xe
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                               0x2000
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                  0xd
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_TLMM_CENTRE_AHB_CLK_ENA_BMSK                        0x1000
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_TLMM_CENTRE_AHB_CLK_ENA_SHFT                           0xc
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_TLMM_NORTH_AHB_CLK_ENA_BMSK                          0x800
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_TLMM_NORTH_AHB_CLK_ENA_SHFT                            0xb
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                            0x400
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                              0xa
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                             0x200
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                               0x9
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_TLMM_SOUTH_AHB_CLK_ENA_BMSK                          0x100
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_TLMM_SOUTH_AHB_CLK_ENA_SHFT                            0x8
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                     0x80
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                      0x7
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_BMSK                            0x40
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_SHFT                             0x6
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_BMSK                                      0x20
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_SHFT                                       0x5
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_BMSK                                  0x10
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_SHFT                                   0x4
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_BMSK                                   0x8
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_SHFT                                   0x3
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT2_BMSK                                      0x4
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT2_SHFT                                      0x2
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT1_BMSK                                      0x2
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT1_SHFT                                      0x1
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT0_BMSK                                      0x1
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT0_SHFT                                      0x0

#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00092008)
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_RMSK                                             0xffffffff
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_ADDR, HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_RMSK)
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_TCSR_AHB_CLK_SLEEP_ENA_BMSK                      0x80000000
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_TCSR_AHB_CLK_SLEEP_ENA_SHFT                            0x1f
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT30_BMSK                               0x40000000
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT30_SHFT                                     0x1e
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT29_BMSK                               0x20000000
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT29_SHFT                                     0x1d
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT28_BMSK                               0x10000000
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT28_SHFT                                     0x1c
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT27_BMSK                                0x8000000
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT27_SHFT                                     0x1b
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT26_BMSK                                0x4000000
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT26_SHFT                                     0x1a
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT25_BMSK                                0x2000000
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT25_SHFT                                     0x19
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_BMSK                       0x1000000
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_SHFT                            0x18
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_SLEEP_ENA_BMSK                0x800000
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_SLEEP_ENA_SHFT                    0x17
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_BIMC_HMSS_AXI_CLK_SLEEP_ENA_BMSK                   0x400000
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_BIMC_HMSS_AXI_CLK_SLEEP_ENA_SHFT                       0x16
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_HMSS_AHB_CLK_SLEEP_ENA_BMSK                        0x200000
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_HMSS_AHB_CLK_SLEEP_ENA_SHFT                            0x15
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT20_BMSK                                 0x100000
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT20_SHFT                                     0x14
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_BMSK                          0x80000
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_SHFT                             0x13
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT18_BMSK                                  0x40000
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT18_SHFT                                     0x12
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_BMSK                        0x20000
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_SHFT                           0x11
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_BMSK                      0x10000
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_SHFT                         0x10
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_BMSK                         0x8000
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_SHFT                            0xf
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_BMSK                       0x4000
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_SHFT                          0xe
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_BMSK                          0x2000
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_SHFT                             0xd
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_TLMM_CENTRE_AHB_CLK_SLEEP_ENA_BMSK                   0x1000
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_TLMM_CENTRE_AHB_CLK_SLEEP_ENA_SHFT                      0xc
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_TLMM_NORTH_AHB_CLK_SLEEP_ENA_BMSK                     0x800
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_TLMM_NORTH_AHB_CLK_SLEEP_ENA_SHFT                       0xb
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_BMSK                       0x400
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_SHFT                         0xa
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_BMSK                        0x200
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_SHFT                          0x9
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_TLMM_SOUTH_AHB_CLK_SLEEP_ENA_BMSK                     0x100
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_TLMM_SOUTH_AHB_CLK_SLEEP_ENA_SHFT                       0x8
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_BMSK                                0x80
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_SHFT                                 0x7
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_BMSK                       0x40
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_SHFT                        0x6
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_BMSK                                 0x20
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_SHFT                                  0x5
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_BMSK                             0x10
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_SHFT                              0x4
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_BMSK                              0x8
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_SHFT                              0x3
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT2_BMSK                                       0x4
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT2_SHFT                                       0x2
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT1_BMSK                                       0x2
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT1_SHFT                                       0x1
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT0_BMSK                                       0x1
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT0_SHFT                                       0x0

#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_1_ADDR                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0009200c)
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_1_RMSK                                                0x7f
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_1_IN          \
        in_dword_masked(HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_1_ADDR, HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_1_RMSK)
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_1_INM(m)      \
        in_dword_masked(HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_1_ADDR, m)
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_1_OUT(v)      \
        out_dword(HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_1_ADDR,v)
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_1_ADDR,m,v,HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_1_IN)
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_1_QDSS_DAP_CLK_ENA_BMSK                               0x40
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_1_QDSS_DAP_CLK_ENA_SHFT                                0x6
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_1_QDSS_CFG_AHB_CLK_ENA_BMSK                           0x20
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_1_QDSS_CFG_AHB_CLK_ENA_SHFT                            0x5
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_ENA_BMSK                          0x10
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_ENA_SHFT                           0x4
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_ENA_BMSK                       0x8
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_ENA_SHFT                       0x3
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_ENA_BMSK                       0x4
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_ENA_SHFT                       0x2
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_ENA_BMSK                          0x2
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_ENA_SHFT                          0x1
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_ENA_BMSK                      0x1
#define HWIO_GCC_TURING_DSP_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_ENA_SHFT                      0x0

#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_1_ADDR                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00092010)
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_1_RMSK                                                 0x7f
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_1_IN          \
        in_dword_masked(HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_1_ADDR, HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_1_RMSK)
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_1_INM(m)      \
        in_dword_masked(HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_1_ADDR, m)
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_1_OUT(v)      \
        out_dword(HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_1_ADDR,v)
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_1_ADDR,m,v,HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_1_IN)
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_1_QDSS_DAP_CLK_SLEEP_ENA_BMSK                          0x40
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_1_QDSS_DAP_CLK_SLEEP_ENA_SHFT                           0x6
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_1_QDSS_CFG_AHB_CLK_SLEEP_ENA_BMSK                      0x20
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_1_QDSS_CFG_AHB_CLK_SLEEP_ENA_SHFT                       0x5
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_SLEEP_ENA_BMSK                     0x10
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_SLEEP_ENA_SHFT                      0x4
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_SLEEP_ENA_BMSK                  0x8
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_SLEEP_ENA_SHFT                  0x3
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_SLEEP_ENA_BMSK                  0x4
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_SLEEP_ENA_SHFT                  0x2
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_SLEEP_ENA_BMSK                     0x2
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_SLEEP_ENA_SHFT                     0x1
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_SLEEP_ENA_BMSK                 0x1
#define HWIO_GCC_TURING_DSP_CLOCK_SLEEP_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_SLEEP_ENA_SHFT                 0x0

#define HWIO_GCC_HYP_GPLL_ENA_VOTE_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00056000)
#define HWIO_GCC_HYP_GPLL_ENA_VOTE_RMSK                                                                 0x7f
#define HWIO_GCC_HYP_GPLL_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_HYP_GPLL_ENA_VOTE_ADDR, HWIO_GCC_HYP_GPLL_ENA_VOTE_RMSK)
#define HWIO_GCC_HYP_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_HYP_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_HYP_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_HYP_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_HYP_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HYP_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_HYP_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_HYP_GPLL_ENA_VOTE_GPLL6_BMSK                                                           0x40
#define HWIO_GCC_HYP_GPLL_ENA_VOTE_GPLL6_SHFT                                                            0x6
#define HWIO_GCC_HYP_GPLL_ENA_VOTE_GPLL5_BMSK                                                           0x20
#define HWIO_GCC_HYP_GPLL_ENA_VOTE_GPLL5_SHFT                                                            0x5
#define HWIO_GCC_HYP_GPLL_ENA_VOTE_GPLL4_BMSK                                                           0x10
#define HWIO_GCC_HYP_GPLL_ENA_VOTE_GPLL4_SHFT                                                            0x4
#define HWIO_GCC_HYP_GPLL_ENA_VOTE_GPLL3_BMSK                                                            0x8
#define HWIO_GCC_HYP_GPLL_ENA_VOTE_GPLL3_SHFT                                                            0x3
#define HWIO_GCC_HYP_GPLL_ENA_VOTE_GPLL2_BMSK                                                            0x4
#define HWIO_GCC_HYP_GPLL_ENA_VOTE_GPLL2_SHFT                                                            0x2
#define HWIO_GCC_HYP_GPLL_ENA_VOTE_GPLL1_BMSK                                                            0x2
#define HWIO_GCC_HYP_GPLL_ENA_VOTE_GPLL1_SHFT                                                            0x1
#define HWIO_GCC_HYP_GPLL_ENA_VOTE_GPLL0_BMSK                                                            0x1
#define HWIO_GCC_HYP_GPLL_ENA_VOTE_GPLL0_SHFT                                                            0x0

#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00056004)
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_RMSK                                                   0xffffffff
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_TCSR_AHB_CLK_ENA_BMSK                                  0x80000000
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_TCSR_AHB_CLK_ENA_SHFT                                        0x1f
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT30_BMSK                                     0x40000000
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT30_SHFT                                           0x1e
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT29_BMSK                                     0x20000000
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT29_SHFT                                           0x1d
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT28_BMSK                                     0x10000000
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT28_SHFT                                           0x1c
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT27_BMSK                                      0x8000000
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT27_SHFT                                           0x1b
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT26_BMSK                                      0x4000000
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT26_SHFT                                           0x1a
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT25_BMSK                                      0x2000000
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT25_SHFT                                           0x19
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_BMSK                                   0x1000000
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_SHFT                                        0x18
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_ENA_BMSK                            0x800000
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_ENA_SHFT                                0x17
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_BIMC_HMSS_AXI_CLK_ENA_BMSK                               0x400000
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_BIMC_HMSS_AXI_CLK_ENA_SHFT                                   0x16
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_HMSS_AHB_CLK_ENA_BMSK                                    0x200000
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_HMSS_AHB_CLK_ENA_SHFT                                        0x15
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT20_BMSK                                       0x100000
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT20_SHFT                                           0x14
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                                      0x80000
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                         0x13
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT18_BMSK                                        0x40000
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT18_SHFT                                           0x12
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                                    0x20000
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                       0x11
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                                  0x10000
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                                     0x10
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_BMSK                                     0x8000
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_SHFT                                        0xf
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_BMSK                                   0x4000
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_SHFT                                      0xe
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                                      0x2000
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                         0xd
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_TLMM_CENTRE_AHB_CLK_ENA_BMSK                               0x1000
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_TLMM_CENTRE_AHB_CLK_ENA_SHFT                                  0xc
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_TLMM_NORTH_AHB_CLK_ENA_BMSK                                 0x800
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_TLMM_NORTH_AHB_CLK_ENA_SHFT                                   0xb
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                                   0x400
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                                     0xa
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                                    0x200
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                                      0x9
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_TLMM_SOUTH_AHB_CLK_ENA_BMSK                                 0x100
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_TLMM_SOUTH_AHB_CLK_ENA_SHFT                                   0x8
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                            0x80
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                             0x7
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_BMSK                                   0x40
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_SHFT                                    0x6
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_BMSK                                             0x20
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_SHFT                                              0x5
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_BMSK                                         0x10
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_SHFT                                          0x4
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_BMSK                                          0x8
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_SHFT                                          0x3
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT2_BMSK                                             0x4
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT2_SHFT                                             0x2
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT1_BMSK                                             0x2
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT1_SHFT                                             0x1
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT0_BMSK                                             0x1
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT0_SHFT                                             0x0

#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00056008)
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_RMSK                                                    0xffffffff
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_ADDR, HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_RMSK)
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_TCSR_AHB_CLK_SLEEP_ENA_BMSK                             0x80000000
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_TCSR_AHB_CLK_SLEEP_ENA_SHFT                                   0x1f
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT30_BMSK                                      0x40000000
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT30_SHFT                                            0x1e
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT29_BMSK                                      0x20000000
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT29_SHFT                                            0x1d
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT28_BMSK                                      0x10000000
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT28_SHFT                                            0x1c
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT27_BMSK                                       0x8000000
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT27_SHFT                                            0x1b
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT26_BMSK                                       0x4000000
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT26_SHFT                                            0x1a
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT25_BMSK                                       0x2000000
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT25_SHFT                                            0x19
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_BMSK                              0x1000000
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_SHFT                                   0x18
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_SLEEP_ENA_BMSK                       0x800000
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_SLEEP_ENA_SHFT                           0x17
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_BIMC_HMSS_AXI_CLK_SLEEP_ENA_BMSK                          0x400000
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_BIMC_HMSS_AXI_CLK_SLEEP_ENA_SHFT                              0x16
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_HMSS_AHB_CLK_SLEEP_ENA_BMSK                               0x200000
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_HMSS_AHB_CLK_SLEEP_ENA_SHFT                                   0x15
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT20_BMSK                                        0x100000
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT20_SHFT                                            0x14
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_BMSK                                 0x80000
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_SHFT                                    0x13
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT18_BMSK                                         0x40000
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT18_SHFT                                            0x12
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_BMSK                               0x20000
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_SHFT                                  0x11
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_BMSK                             0x10000
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_SHFT                                0x10
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_BMSK                                0x8000
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_SHFT                                   0xf
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_BMSK                              0x4000
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_SHFT                                 0xe
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_BMSK                                 0x2000
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_SHFT                                    0xd
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_TLMM_CENTRE_AHB_CLK_SLEEP_ENA_BMSK                          0x1000
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_TLMM_CENTRE_AHB_CLK_SLEEP_ENA_SHFT                             0xc
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_TLMM_NORTH_AHB_CLK_SLEEP_ENA_BMSK                            0x800
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_TLMM_NORTH_AHB_CLK_SLEEP_ENA_SHFT                              0xb
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_BMSK                              0x400
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_SHFT                                0xa
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_BMSK                               0x200
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_SHFT                                 0x9
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_TLMM_SOUTH_AHB_CLK_SLEEP_ENA_BMSK                            0x100
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_TLMM_SOUTH_AHB_CLK_SLEEP_ENA_SHFT                              0x8
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_BMSK                                       0x80
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_SHFT                                        0x7
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_BMSK                              0x40
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_SHFT                               0x6
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_BMSK                                        0x20
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_SHFT                                         0x5
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_BMSK                                    0x10
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_SHFT                                     0x4
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_BMSK                                     0x8
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_SHFT                                     0x3
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT2_BMSK                                              0x4
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT2_SHFT                                              0x2
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT1_BMSK                                              0x2
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT1_SHFT                                              0x1
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT0_BMSK                                              0x1
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT0_SHFT                                              0x0

#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_1_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0005600c)
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_1_RMSK                                                       0x7f
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_1_IN          \
        in_dword_masked(HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_1_ADDR, HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_1_RMSK)
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_1_INM(m)      \
        in_dword_masked(HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_1_ADDR, m)
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_1_OUT(v)      \
        out_dword(HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_1_ADDR,v)
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_1_ADDR,m,v,HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_1_IN)
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_1_QDSS_DAP_CLK_ENA_BMSK                                      0x40
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_1_QDSS_DAP_CLK_ENA_SHFT                                       0x6
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_1_QDSS_CFG_AHB_CLK_ENA_BMSK                                  0x20
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_1_QDSS_CFG_AHB_CLK_ENA_SHFT                                   0x5
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_ENA_BMSK                                 0x10
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_ENA_SHFT                                  0x4
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_ENA_BMSK                              0x8
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_ENA_SHFT                              0x3
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_ENA_BMSK                              0x4
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_ENA_SHFT                              0x2
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_ENA_BMSK                                 0x2
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_ENA_SHFT                                 0x1
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_ENA_BMSK                             0x1
#define HWIO_GCC_HYP_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_ENA_SHFT                             0x0

#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_1_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00056010)
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_1_RMSK                                                        0x7f
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_1_IN          \
        in_dword_masked(HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_1_ADDR, HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_1_RMSK)
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_1_INM(m)      \
        in_dword_masked(HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_1_ADDR, m)
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_1_OUT(v)      \
        out_dword(HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_1_ADDR,v)
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_1_ADDR,m,v,HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_1_IN)
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_1_QDSS_DAP_CLK_SLEEP_ENA_BMSK                                 0x40
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_1_QDSS_DAP_CLK_SLEEP_ENA_SHFT                                  0x6
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_1_QDSS_CFG_AHB_CLK_SLEEP_ENA_BMSK                             0x20
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_1_QDSS_CFG_AHB_CLK_SLEEP_ENA_SHFT                              0x5
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_SLEEP_ENA_BMSK                            0x10
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_SLEEP_ENA_SHFT                             0x4
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_SLEEP_ENA_BMSK                         0x8
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_SLEEP_ENA_SHFT                         0x3
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_SLEEP_ENA_BMSK                         0x4
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_SLEEP_ENA_SHFT                         0x2
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_SLEEP_ENA_BMSK                            0x2
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_SLEEP_ENA_SHFT                            0x1
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_SLEEP_ENA_BMSK                        0x1
#define HWIO_GCC_HYP_CLOCK_SLEEP_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_SLEEP_ENA_SHFT                        0x0

#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00057000)
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_RMSK                                                               0x7f
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_SPARE_GPLL_ENA_VOTE_ADDR, HWIO_GCC_SPARE_GPLL_ENA_VOTE_RMSK)
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_SPARE_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_SPARE_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPARE_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_SPARE_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL6_BMSK                                                         0x40
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL6_SHFT                                                          0x6
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL5_BMSK                                                         0x20
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL5_SHFT                                                          0x5
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL4_BMSK                                                         0x10
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL4_SHFT                                                          0x4
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL3_BMSK                                                          0x8
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL3_SHFT                                                          0x3
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL2_BMSK                                                          0x4
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL2_SHFT                                                          0x2
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL1_BMSK                                                          0x2
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL1_SHFT                                                          0x1
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL0_BMSK                                                          0x1
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL0_SHFT                                                          0x0

#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00057004)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_RMSK                                                 0xffffffff
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TCSR_AHB_CLK_ENA_BMSK                                0x80000000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TCSR_AHB_CLK_ENA_SHFT                                      0x1f
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT30_BMSK                                   0x40000000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT30_SHFT                                         0x1e
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT29_BMSK                                   0x20000000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT29_SHFT                                         0x1d
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT28_BMSK                                   0x10000000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT28_SHFT                                         0x1c
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT27_BMSK                                    0x8000000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT27_SHFT                                         0x1b
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT26_BMSK                                    0x4000000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT26_SHFT                                         0x1a
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT25_BMSK                                    0x2000000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT25_SHFT                                         0x19
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_BMSK                                 0x1000000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_SHFT                                      0x18
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_ENA_BMSK                          0x800000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_ENA_SHFT                              0x17
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BIMC_HMSS_AXI_CLK_ENA_BMSK                             0x400000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BIMC_HMSS_AXI_CLK_ENA_SHFT                                 0x16
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_HMSS_AHB_CLK_ENA_BMSK                                  0x200000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_HMSS_AHB_CLK_ENA_SHFT                                      0x15
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT20_BMSK                                     0x100000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT20_SHFT                                         0x14
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                                    0x80000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                       0x13
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT18_BMSK                                      0x40000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT18_SHFT                                         0x12
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                                  0x20000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                     0x11
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                                0x10000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                                   0x10
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_BMSK                                   0x8000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_SHFT                                      0xf
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_BMSK                                 0x4000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_SHFT                                    0xe
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                                    0x2000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                       0xd
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TLMM_CENTRE_AHB_CLK_ENA_BMSK                             0x1000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TLMM_CENTRE_AHB_CLK_ENA_SHFT                                0xc
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TLMM_NORTH_AHB_CLK_ENA_BMSK                               0x800
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TLMM_NORTH_AHB_CLK_ENA_SHFT                                 0xb
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                                 0x400
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                                   0xa
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                                  0x200
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                                    0x9
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TLMM_SOUTH_AHB_CLK_ENA_BMSK                               0x100
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TLMM_SOUTH_AHB_CLK_ENA_SHFT                                 0x8
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                          0x80
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                           0x7
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_BMSK                                 0x40
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_SHFT                                  0x6
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_BMSK                                           0x20
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_SHFT                                            0x5
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_BMSK                                       0x10
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_SHFT                                        0x4
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_BMSK                                        0x8
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_SHFT                                        0x3
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT2_BMSK                                           0x4
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT2_SHFT                                           0x2
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT1_BMSK                                           0x2
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT1_SHFT                                           0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT0_BMSK                                           0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT0_SHFT                                           0x0

#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_1_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00057008)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_1_RMSK                                                     0x7f
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_1_IN          \
        in_dword_masked(HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_1_ADDR, HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_1_RMSK)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_1_INM(m)      \
        in_dword_masked(HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_1_ADDR, m)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_1_OUT(v)      \
        out_dword(HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_1_ADDR,v)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_1_ADDR,m,v,HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_1_IN)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_1_QDSS_DAP_CLK_ENA_BMSK                                    0x40
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_1_QDSS_DAP_CLK_ENA_SHFT                                     0x6
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_1_QDSS_CFG_AHB_CLK_ENA_BMSK                                0x20
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_1_QDSS_CFG_AHB_CLK_ENA_SHFT                                 0x5
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_ENA_BMSK                               0x10
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_ENA_SHFT                                0x4
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_ENA_BMSK                            0x8
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_ENA_SHFT                            0x3
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_ENA_BMSK                            0x4
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_ENA_SHFT                            0x2
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_ENA_BMSK                               0x2
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_ENA_SHFT                               0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_ENA_BMSK                           0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_ENA_SHFT                           0x0

#define HWIO_GCC_SPARE1_GPLL_ENA_VOTE_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0005a000)
#define HWIO_GCC_SPARE1_GPLL_ENA_VOTE_RMSK                                                              0x7f
#define HWIO_GCC_SPARE1_GPLL_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_SPARE1_GPLL_ENA_VOTE_ADDR, HWIO_GCC_SPARE1_GPLL_ENA_VOTE_RMSK)
#define HWIO_GCC_SPARE1_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_SPARE1_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_SPARE1_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_SPARE1_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_SPARE1_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPARE1_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_SPARE1_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_SPARE1_GPLL_ENA_VOTE_GPLL6_BMSK                                                        0x40
#define HWIO_GCC_SPARE1_GPLL_ENA_VOTE_GPLL6_SHFT                                                         0x6
#define HWIO_GCC_SPARE1_GPLL_ENA_VOTE_GPLL5_BMSK                                                        0x20
#define HWIO_GCC_SPARE1_GPLL_ENA_VOTE_GPLL5_SHFT                                                         0x5
#define HWIO_GCC_SPARE1_GPLL_ENA_VOTE_GPLL4_BMSK                                                        0x10
#define HWIO_GCC_SPARE1_GPLL_ENA_VOTE_GPLL4_SHFT                                                         0x4
#define HWIO_GCC_SPARE1_GPLL_ENA_VOTE_GPLL3_BMSK                                                         0x8
#define HWIO_GCC_SPARE1_GPLL_ENA_VOTE_GPLL3_SHFT                                                         0x3
#define HWIO_GCC_SPARE1_GPLL_ENA_VOTE_GPLL2_BMSK                                                         0x4
#define HWIO_GCC_SPARE1_GPLL_ENA_VOTE_GPLL2_SHFT                                                         0x2
#define HWIO_GCC_SPARE1_GPLL_ENA_VOTE_GPLL1_BMSK                                                         0x2
#define HWIO_GCC_SPARE1_GPLL_ENA_VOTE_GPLL1_SHFT                                                         0x1
#define HWIO_GCC_SPARE1_GPLL_ENA_VOTE_GPLL0_BMSK                                                         0x1
#define HWIO_GCC_SPARE1_GPLL_ENA_VOTE_GPLL0_SHFT                                                         0x0

#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0005a004)
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_RMSK                                                0xffffffff
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_TCSR_AHB_CLK_ENA_BMSK                               0x80000000
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_TCSR_AHB_CLK_ENA_SHFT                                     0x1f
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT30_BMSK                                  0x40000000
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT30_SHFT                                        0x1e
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT29_BMSK                                  0x20000000
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT29_SHFT                                        0x1d
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT28_BMSK                                  0x10000000
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT28_SHFT                                        0x1c
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT27_BMSK                                   0x8000000
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT27_SHFT                                        0x1b
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT26_BMSK                                   0x4000000
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT26_SHFT                                        0x1a
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT25_BMSK                                   0x2000000
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT25_SHFT                                        0x19
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_BMSK                                0x1000000
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_SHFT                                     0x18
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_ENA_BMSK                         0x800000
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_ENA_SHFT                             0x17
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_BIMC_HMSS_AXI_CLK_ENA_BMSK                            0x400000
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_BIMC_HMSS_AXI_CLK_ENA_SHFT                                0x16
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_HMSS_AHB_CLK_ENA_BMSK                                 0x200000
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_HMSS_AHB_CLK_ENA_SHFT                                     0x15
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT20_BMSK                                    0x100000
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT20_SHFT                                        0x14
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                                   0x80000
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                      0x13
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT18_BMSK                                     0x40000
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT18_SHFT                                        0x12
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                                 0x20000
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                    0x11
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                               0x10000
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                                  0x10
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_BMSK                                  0x8000
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_SHFT                                     0xf
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_BMSK                                0x4000
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_SHFT                                   0xe
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                                   0x2000
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                      0xd
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_TLMM_CENTRE_AHB_CLK_ENA_BMSK                            0x1000
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_TLMM_CENTRE_AHB_CLK_ENA_SHFT                               0xc
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_TLMM_NORTH_AHB_CLK_ENA_BMSK                              0x800
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_TLMM_NORTH_AHB_CLK_ENA_SHFT                                0xb
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                                0x400
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                                  0xa
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                                 0x200
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                                   0x9
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_TLMM_SOUTH_AHB_CLK_ENA_BMSK                              0x100
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_TLMM_SOUTH_AHB_CLK_ENA_SHFT                                0x8
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                         0x80
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                          0x7
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_BMSK                                0x40
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_SHFT                                 0x6
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_BMSK                                          0x20
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_SHFT                                           0x5
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_BMSK                                      0x10
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_SHFT                                       0x4
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_BMSK                                       0x8
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_SHFT                                       0x3
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT2_BMSK                                          0x4
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT2_SHFT                                          0x2
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT1_BMSK                                          0x2
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT1_SHFT                                          0x1
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT0_BMSK                                          0x1
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT0_SHFT                                          0x0

#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_1_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0005a008)
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_1_RMSK                                                    0x7f
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_1_IN          \
        in_dword_masked(HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_1_ADDR, HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_1_RMSK)
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_1_INM(m)      \
        in_dword_masked(HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_1_ADDR, m)
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_1_OUT(v)      \
        out_dword(HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_1_ADDR,v)
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_1_ADDR,m,v,HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_1_IN)
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_1_QDSS_DAP_CLK_ENA_BMSK                                   0x40
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_1_QDSS_DAP_CLK_ENA_SHFT                                    0x6
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_1_QDSS_CFG_AHB_CLK_ENA_BMSK                               0x20
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_1_QDSS_CFG_AHB_CLK_ENA_SHFT                                0x5
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_ENA_BMSK                              0x10
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_ENA_SHFT                               0x4
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_ENA_BMSK                           0x8
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_ENA_SHFT                           0x3
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_ENA_BMSK                           0x4
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_ENA_SHFT                           0x2
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_ENA_BMSK                              0x2
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_ENA_SHFT                              0x1
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_ENA_BMSK                          0x1
#define HWIO_GCC_SPARE1_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_ENA_SHFT                          0x0

#define HWIO_GCC_SPARE2_GPLL_ENA_VOTE_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00069000)
#define HWIO_GCC_SPARE2_GPLL_ENA_VOTE_RMSK                                                              0x7f
#define HWIO_GCC_SPARE2_GPLL_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_SPARE2_GPLL_ENA_VOTE_ADDR, HWIO_GCC_SPARE2_GPLL_ENA_VOTE_RMSK)
#define HWIO_GCC_SPARE2_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_SPARE2_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_SPARE2_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_SPARE2_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_SPARE2_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPARE2_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_SPARE2_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_SPARE2_GPLL_ENA_VOTE_GPLL6_BMSK                                                        0x40
#define HWIO_GCC_SPARE2_GPLL_ENA_VOTE_GPLL6_SHFT                                                         0x6
#define HWIO_GCC_SPARE2_GPLL_ENA_VOTE_GPLL5_BMSK                                                        0x20
#define HWIO_GCC_SPARE2_GPLL_ENA_VOTE_GPLL5_SHFT                                                         0x5
#define HWIO_GCC_SPARE2_GPLL_ENA_VOTE_GPLL4_BMSK                                                        0x10
#define HWIO_GCC_SPARE2_GPLL_ENA_VOTE_GPLL4_SHFT                                                         0x4
#define HWIO_GCC_SPARE2_GPLL_ENA_VOTE_GPLL3_BMSK                                                         0x8
#define HWIO_GCC_SPARE2_GPLL_ENA_VOTE_GPLL3_SHFT                                                         0x3
#define HWIO_GCC_SPARE2_GPLL_ENA_VOTE_GPLL2_BMSK                                                         0x4
#define HWIO_GCC_SPARE2_GPLL_ENA_VOTE_GPLL2_SHFT                                                         0x2
#define HWIO_GCC_SPARE2_GPLL_ENA_VOTE_GPLL1_BMSK                                                         0x2
#define HWIO_GCC_SPARE2_GPLL_ENA_VOTE_GPLL1_SHFT                                                         0x1
#define HWIO_GCC_SPARE2_GPLL_ENA_VOTE_GPLL0_BMSK                                                         0x1
#define HWIO_GCC_SPARE2_GPLL_ENA_VOTE_GPLL0_SHFT                                                         0x0

#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00069004)
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_RMSK                                                0xffffffff
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_TCSR_AHB_CLK_ENA_BMSK                               0x80000000
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_TCSR_AHB_CLK_ENA_SHFT                                     0x1f
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT30_BMSK                                  0x40000000
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT30_SHFT                                        0x1e
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT29_BMSK                                  0x20000000
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT29_SHFT                                        0x1d
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT28_BMSK                                  0x10000000
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT28_SHFT                                        0x1c
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT27_BMSK                                   0x8000000
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT27_SHFT                                        0x1b
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT26_BMSK                                   0x4000000
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT26_SHFT                                        0x1a
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT25_BMSK                                   0x2000000
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT25_SHFT                                        0x19
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_BMSK                                0x1000000
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_SHFT                                     0x18
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_ENA_BMSK                         0x800000
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_ENA_SHFT                             0x17
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_BIMC_HMSS_AXI_CLK_ENA_BMSK                            0x400000
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_BIMC_HMSS_AXI_CLK_ENA_SHFT                                0x16
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_HMSS_AHB_CLK_ENA_BMSK                                 0x200000
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_HMSS_AHB_CLK_ENA_SHFT                                     0x15
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT20_BMSK                                    0x100000
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT20_SHFT                                        0x14
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                                   0x80000
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                      0x13
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT18_BMSK                                     0x40000
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT18_SHFT                                        0x12
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                                 0x20000
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                    0x11
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                               0x10000
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                                  0x10
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_BMSK                                  0x8000
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_SHFT                                     0xf
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_BMSK                                0x4000
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_SHFT                                   0xe
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                                   0x2000
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                      0xd
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_TLMM_CENTRE_AHB_CLK_ENA_BMSK                            0x1000
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_TLMM_CENTRE_AHB_CLK_ENA_SHFT                               0xc
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_TLMM_NORTH_AHB_CLK_ENA_BMSK                              0x800
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_TLMM_NORTH_AHB_CLK_ENA_SHFT                                0xb
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                                0x400
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                                  0xa
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                                 0x200
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                                   0x9
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_TLMM_SOUTH_AHB_CLK_ENA_BMSK                              0x100
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_TLMM_SOUTH_AHB_CLK_ENA_SHFT                                0x8
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                         0x80
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                          0x7
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_BMSK                                0x40
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_SHFT                                 0x6
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_BMSK                                          0x20
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_SHFT                                           0x5
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_BMSK                                      0x10
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_SHFT                                       0x4
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_BMSK                                       0x8
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_SHFT                                       0x3
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT2_BMSK                                          0x4
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT2_SHFT                                          0x2
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT1_BMSK                                          0x2
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT1_SHFT                                          0x1
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT0_BMSK                                          0x1
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT0_SHFT                                          0x0

#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_1_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00069008)
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_1_RMSK                                                    0x7f
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_1_IN          \
        in_dword_masked(HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_1_ADDR, HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_1_RMSK)
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_1_INM(m)      \
        in_dword_masked(HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_1_ADDR, m)
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_1_OUT(v)      \
        out_dword(HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_1_ADDR,v)
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_1_ADDR,m,v,HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_1_IN)
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_1_QDSS_DAP_CLK_ENA_BMSK                                   0x40
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_1_QDSS_DAP_CLK_ENA_SHFT                                    0x6
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_1_QDSS_CFG_AHB_CLK_ENA_BMSK                               0x20
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_1_QDSS_CFG_AHB_CLK_ENA_SHFT                                0x5
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_ENA_BMSK                              0x10
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_ENA_SHFT                               0x4
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_ENA_BMSK                           0x8
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_ENA_SHFT                           0x3
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_ENA_BMSK                           0x4
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_ENA_SHFT                           0x2
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_ENA_BMSK                              0x2
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_ENA_SHFT                              0x1
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_ENA_BMSK                          0x1
#define HWIO_GCC_SPARE2_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_ENA_SHFT                          0x0

#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00035000)
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_RMSK                                                              0x7f
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_ADDR, HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_RMSK)
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL6_BMSK                                                        0x40
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL6_SHFT                                                         0x6
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL5_BMSK                                                        0x20
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL5_SHFT                                                         0x5
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL4_BMSK                                                        0x10
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL4_SHFT                                                         0x4
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL3_BMSK                                                         0x8
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL3_SHFT                                                         0x3
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL2_BMSK                                                         0x4
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL2_SHFT                                                         0x2
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL1_BMSK                                                         0x2
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL1_SHFT                                                         0x1
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL0_BMSK                                                         0x1
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL0_SHFT                                                         0x0

#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00035004)
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_RMSK                                                0xffffffff
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_TCSR_AHB_CLK_ENA_BMSK                               0x80000000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_TCSR_AHB_CLK_ENA_SHFT                                     0x1f
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT30_BMSK                                  0x40000000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT30_SHFT                                        0x1e
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT29_BMSK                                  0x20000000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT29_SHFT                                        0x1d
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT28_BMSK                                  0x10000000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT28_SHFT                                        0x1c
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT27_BMSK                                   0x8000000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT27_SHFT                                        0x1b
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT26_BMSK                                   0x4000000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT26_SHFT                                        0x1a
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT25_BMSK                                   0x2000000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT25_SHFT                                        0x19
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_BMSK                                0x1000000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_IMEM_AXI_CLK_ENA_SHFT                                     0x18
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_ENA_BMSK                         0x800000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_ENA_SHFT                             0x17
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BIMC_HMSS_AXI_CLK_ENA_BMSK                            0x400000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BIMC_HMSS_AXI_CLK_ENA_SHFT                                0x16
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_HMSS_AHB_CLK_ENA_BMSK                                 0x200000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_HMSS_AHB_CLK_ENA_SHFT                                     0x15
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT20_BMSK                                    0x100000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT20_SHFT                                        0x14
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                                   0x80000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                      0x13
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT18_BMSK                                     0x40000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT18_SHFT                                        0x12
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                                 0x20000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                    0x11
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                               0x10000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                                  0x10
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_BMSK                                  0x8000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_SHFT                                     0xf
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_BMSK                                0x4000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_SHFT                                   0xe
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                                   0x2000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                      0xd
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_TLMM_CENTRE_AHB_CLK_ENA_BMSK                            0x1000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_TLMM_CENTRE_AHB_CLK_ENA_SHFT                               0xc
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_TLMM_NORTH_AHB_CLK_ENA_BMSK                              0x800
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_TLMM_NORTH_AHB_CLK_ENA_SHFT                                0xb
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                                0x400
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                                  0xa
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                                 0x200
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                                   0x9
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_TLMM_SOUTH_AHB_CLK_ENA_BMSK                              0x100
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_TLMM_SOUTH_AHB_CLK_ENA_SHFT                                0x8
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                         0x80
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                          0x7
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_BMSK                                0x40
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_SHFT                                 0x6
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_BMSK                                          0x20
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_SHFT                                           0x5
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_BMSK                                      0x10
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_SHFT                                       0x4
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_BMSK                                       0x8
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_SHFT                                       0x3
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT2_BMSK                                          0x4
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT2_SHFT                                          0x2
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT1_BMSK                                          0x2
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT1_SHFT                                          0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT0_BMSK                                          0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_RESERVE_BIT0_SHFT                                          0x0

#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00035008)
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_RMSK                                                 0xffffffff
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_ADDR, HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_RMSK)
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_TCSR_AHB_CLK_SLEEP_ENA_BMSK                          0x80000000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_TCSR_AHB_CLK_SLEEP_ENA_SHFT                                0x1f
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT30_BMSK                                   0x40000000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT30_SHFT                                         0x1e
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT29_BMSK                                   0x20000000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT29_SHFT                                         0x1d
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT28_BMSK                                   0x10000000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT28_SHFT                                         0x1c
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT27_BMSK                                    0x8000000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT27_SHFT                                         0x1b
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT26_BMSK                                    0x4000000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT26_SHFT                                         0x1a
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT25_BMSK                                    0x2000000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT25_SHFT                                         0x19
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_BMSK                           0x1000000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_IMEM_AXI_CLK_SLEEP_ENA_SHFT                                0x18
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_SLEEP_ENA_BMSK                    0x800000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_HMSS_AHB_CLK_SLEEP_ENA_SHFT                        0x17
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BIMC_HMSS_AXI_CLK_SLEEP_ENA_BMSK                       0x400000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BIMC_HMSS_AXI_CLK_SLEEP_ENA_SHFT                           0x16
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_HMSS_AHB_CLK_SLEEP_ENA_BMSK                            0x200000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_HMSS_AHB_CLK_SLEEP_ENA_SHFT                                0x15
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT20_BMSK                                     0x100000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT20_SHFT                                         0x14
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_BMSK                              0x80000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_SHFT                                 0x13
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT18_BMSK                                      0x40000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT18_SHFT                                         0x12
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_BMSK                            0x20000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_SHFT                               0x11
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_BMSK                          0x10000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_SHFT                             0x10
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_BMSK                             0x8000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_SHFT                                0xf
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_BMSK                           0x4000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_SHFT                              0xe
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_BMSK                              0x2000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_SHFT                                 0xd
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_TLMM_CENTRE_AHB_CLK_SLEEP_ENA_BMSK                       0x1000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_TLMM_CENTRE_AHB_CLK_SLEEP_ENA_SHFT                          0xc
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_TLMM_NORTH_AHB_CLK_SLEEP_ENA_BMSK                         0x800
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_TLMM_NORTH_AHB_CLK_SLEEP_ENA_SHFT                           0xb
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_BMSK                           0x400
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_SHFT                             0xa
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_BMSK                            0x200
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_SHFT                              0x9
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_TLMM_SOUTH_AHB_CLK_SLEEP_ENA_BMSK                         0x100
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_TLMM_SOUTH_AHB_CLK_SLEEP_ENA_SHFT                           0x8
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_BMSK                                    0x80
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_SHFT                                     0x7
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_BMSK                           0x40
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_SHFT                            0x6
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_BMSK                                     0x20
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_SHFT                                      0x5
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_BMSK                                 0x10
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_SHFT                                  0x4
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_BMSK                                  0x8
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_SHFT                                  0x3
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT2_BMSK                                           0x4
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT2_SHFT                                           0x2
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT1_BMSK                                           0x2
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT1_SHFT                                           0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT0_BMSK                                           0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_RESERVE_BIT0_SHFT                                           0x0

#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_1_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0003500c)
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_1_RMSK                                                    0x7f
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_1_IN          \
        in_dword_masked(HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_1_ADDR, HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_1_RMSK)
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_1_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_1_ADDR, m)
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_1_OUT(v)      \
        out_dword(HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_1_ADDR,v)
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_1_ADDR,m,v,HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_1_IN)
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_1_QDSS_DAP_CLK_ENA_BMSK                                   0x40
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_1_QDSS_DAP_CLK_ENA_SHFT                                    0x6
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_1_QDSS_CFG_AHB_CLK_ENA_BMSK                               0x20
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_1_QDSS_CFG_AHB_CLK_ENA_SHFT                                0x5
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_ENA_BMSK                              0x10
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_ENA_SHFT                               0x4
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_ENA_BMSK                           0x8
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_ENA_SHFT                           0x3
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_ENA_BMSK                           0x4
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_ENA_SHFT                           0x2
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_ENA_BMSK                              0x2
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_ENA_SHFT                              0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_ENA_BMSK                          0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_ENA_SHFT                          0x0

#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_1_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00035010)
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_1_RMSK                                                     0x7f
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_1_IN          \
        in_dword_masked(HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_1_ADDR, HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_1_RMSK)
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_1_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_1_ADDR, m)
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_1_OUT(v)      \
        out_dword(HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_1_ADDR,v)
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_1_ADDR,m,v,HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_1_IN)
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_1_QDSS_DAP_CLK_SLEEP_ENA_BMSK                              0x40
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_1_QDSS_DAP_CLK_SLEEP_ENA_SHFT                               0x6
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_1_QDSS_CFG_AHB_CLK_SLEEP_ENA_BMSK                          0x20
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_1_QDSS_CFG_AHB_CLK_SLEEP_ENA_SHFT                           0x5
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_SLEEP_ENA_BMSK                         0x10
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_1_GPU_GPLL0_CLK_SRC_SLEEP_ENA_SHFT                          0x4
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_SLEEP_ENA_BMSK                      0x8
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_1_GPU_GPLL0_DIV_CLK_SRC_SLEEP_ENA_SHFT                      0x3
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_SLEEP_ENA_BMSK                      0x4
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_1_MSS_GPLL0_DIV_CLK_SRC_SLEEP_ENA_SHFT                      0x2
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_SLEEP_ENA_BMSK                         0x2
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_1_MMSS_GPLL0_CLK_SRC_SLEEP_ENA_SHFT                         0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_SLEEP_ENA_BMSK                     0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_1_MMSS_GPLL0_DIV_CLK_SRC_SLEEP_ENA_SHFT                     0x0

#define HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00058000)
#define HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_RMSK                                                     0x8000000f
#define HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_EVENT_ENABLE_BMSK                                        0x80000000
#define HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_EVENT_ENABLE_SHFT                                              0x1f
#define HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_EVENT_MUX_SEL_BMSK                                              0xf
#define HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_EVENT_MUX_SEL_SHFT                                              0x0

#define HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00058004)
#define HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_RMSK                                                     0x8000000f
#define HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_EVENT_ENABLE_BMSK                                        0x80000000
#define HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_EVENT_ENABLE_SHFT                                              0x1f
#define HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_EVENT_MUX_SEL_BMSK                                              0xf
#define HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_EVENT_MUX_SEL_SHFT                                              0x0

#define HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00058008)
#define HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_RMSK                                                     0x8000000f
#define HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_EVENT_ENABLE_BMSK                                        0x80000000
#define HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_EVENT_ENABLE_SHFT                                              0x1f
#define HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_EVENT_MUX_SEL_BMSK                                              0xf
#define HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_EVENT_MUX_SEL_SHFT                                              0x0

#define HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0005800c)
#define HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_RMSK                                                     0x8000000f
#define HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_EVENT_ENABLE_BMSK                                        0x80000000
#define HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_EVENT_ENABLE_SHFT                                              0x1f
#define HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_EVENT_MUX_SEL_BMSK                                              0xf
#define HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_EVENT_MUX_SEL_SHFT                                              0x0

#define HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00058010)
#define HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_RMSK                                                     0x8000000f
#define HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_EVENT_ENABLE_BMSK                                        0x80000000
#define HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_EVENT_ENABLE_SHFT                                              0x1f
#define HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_EVENT_MUX_SEL_BMSK                                              0xf
#define HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_EVENT_MUX_SEL_SHFT                                              0x0

#define HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00058014)
#define HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_RMSK                                                     0x8000000f
#define HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_EVENT_ENABLE_BMSK                                        0x80000000
#define HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_EVENT_ENABLE_SHFT                                              0x1f
#define HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_EVENT_MUX_SEL_BMSK                                              0xf
#define HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_EVENT_MUX_SEL_SHFT                                              0x0

#define HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00058018)
#define HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_RMSK                                                     0x8000000f
#define HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_EVENT_ENABLE_BMSK                                        0x80000000
#define HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_EVENT_ENABLE_SHFT                                              0x1f
#define HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_EVENT_MUX_SEL_BMSK                                              0xf
#define HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_EVENT_MUX_SEL_SHFT                                              0x0

#define HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0005801c)
#define HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_RMSK                                                     0x8000000f
#define HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_EVENT_ENABLE_BMSK                                        0x80000000
#define HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_EVENT_ENABLE_SHFT                                              0x1f
#define HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_EVENT_MUX_SEL_BMSK                                              0xf
#define HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_EVENT_MUX_SEL_SHFT                                              0x0

#define HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00058020)
#define HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_RMSK                                                     0x8000000f
#define HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_EVENT_ENABLE_BMSK                                        0x80000000
#define HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_EVENT_ENABLE_SHFT                                              0x1f
#define HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_EVENT_MUX_SEL_BMSK                                              0xf
#define HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_EVENT_MUX_SEL_SHFT                                              0x0

#define HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00058024)
#define HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_RMSK                                                     0x8000000f
#define HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_EVENT_ENABLE_BMSK                                        0x80000000
#define HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_EVENT_ENABLE_SHFT                                              0x1f
#define HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_EVENT_MUX_SEL_BMSK                                              0xf
#define HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_EVENT_MUX_SEL_SHFT                                              0x0

#define HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00058028)
#define HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_RMSK                                                    0x8000000f
#define HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_EVENT_ENABLE_BMSK                                       0x80000000
#define HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_EVENT_ENABLE_SHFT                                             0x1f
#define HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_EVENT_MUX_SEL_BMSK                                             0xf
#define HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_EVENT_MUX_SEL_SHFT                                             0x0

#define HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0005802c)
#define HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_RMSK                                                    0x8000000f
#define HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_EVENT_ENABLE_BMSK                                       0x80000000
#define HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_EVENT_ENABLE_SHFT                                             0x1f
#define HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_EVENT_MUX_SEL_BMSK                                             0xf
#define HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_EVENT_MUX_SEL_SHFT                                             0x0

#define HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00058030)
#define HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_RMSK                                                    0x8000000f
#define HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_EVENT_ENABLE_BMSK                                       0x80000000
#define HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_EVENT_ENABLE_SHFT                                             0x1f
#define HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_EVENT_MUX_SEL_BMSK                                             0xf
#define HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_EVENT_MUX_SEL_SHFT                                             0x0

#define HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00058034)
#define HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_RMSK                                                    0x8000000f
#define HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_EVENT_ENABLE_BMSK                                       0x80000000
#define HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_EVENT_ENABLE_SHFT                                             0x1f
#define HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_EVENT_MUX_SEL_BMSK                                             0xf
#define HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_EVENT_MUX_SEL_SHFT                                             0x0

#define HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00058038)
#define HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_RMSK                                                    0x8000000f
#define HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_EVENT_ENABLE_BMSK                                       0x80000000
#define HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_EVENT_ENABLE_SHFT                                             0x1f
#define HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_EVENT_MUX_SEL_BMSK                                             0xf
#define HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_EVENT_MUX_SEL_SHFT                                             0x0

#define HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0005803c)
#define HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_RMSK                                                    0x8000000f
#define HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_EVENT_ENABLE_BMSK                                       0x80000000
#define HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_EVENT_ENABLE_SHFT                                             0x1f
#define HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_EVENT_MUX_SEL_BMSK                                             0xf
#define HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_EVENT_MUX_SEL_SHFT                                             0x0

#define HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00059000)
#define HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_RMSK                                                    0x8000000f
#define HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_EVENT_ENABLE_BMSK                                       0x80000000
#define HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_EVENT_ENABLE_SHFT                                             0x1f
#define HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_EVENT_MUX_SEL_BMSK                                             0xf
#define HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_EVENT_MUX_SEL_SHFT                                             0x0

#define HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00059004)
#define HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_RMSK                                                    0x8000000f
#define HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_EVENT_ENABLE_BMSK                                       0x80000000
#define HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_EVENT_ENABLE_SHFT                                             0x1f
#define HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_EVENT_MUX_SEL_BMSK                                             0xf
#define HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_EVENT_MUX_SEL_SHFT                                             0x0

#define HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00059008)
#define HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_RMSK                                                    0x8000000f
#define HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_EVENT_ENABLE_BMSK                                       0x80000000
#define HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_EVENT_ENABLE_SHFT                                             0x1f
#define HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_EVENT_MUX_SEL_BMSK                                             0xf
#define HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_EVENT_MUX_SEL_SHFT                                             0x0

#define HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0005900c)
#define HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_RMSK                                                    0x8000000f
#define HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_EVENT_ENABLE_BMSK                                       0x80000000
#define HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_EVENT_ENABLE_SHFT                                             0x1f
#define HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_EVENT_MUX_SEL_BMSK                                             0xf
#define HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_EVENT_MUX_SEL_SHFT                                             0x0

#define HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00059010)
#define HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_RMSK                                                    0x8000000f
#define HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_EVENT_ENABLE_BMSK                                       0x80000000
#define HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_EVENT_ENABLE_SHFT                                             0x1f
#define HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_EVENT_MUX_SEL_BMSK                                             0xf
#define HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_EVENT_MUX_SEL_SHFT                                             0x0

#define HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00059014)
#define HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_RMSK                                                    0x8000000f
#define HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_EVENT_ENABLE_BMSK                                       0x80000000
#define HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_EVENT_ENABLE_SHFT                                             0x1f
#define HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_EVENT_MUX_SEL_BMSK                                             0xf
#define HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_EVENT_MUX_SEL_SHFT                                             0x0

#define HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00059018)
#define HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_RMSK                                                    0x8000000f
#define HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_EVENT_ENABLE_BMSK                                       0x80000000
#define HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_EVENT_ENABLE_SHFT                                             0x1f
#define HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_EVENT_MUX_SEL_BMSK                                             0xf
#define HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_EVENT_MUX_SEL_SHFT                                             0x0

#define HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0005901c)
#define HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_RMSK                                                    0x8000000f
#define HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_EVENT_ENABLE_BMSK                                       0x80000000
#define HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_EVENT_ENABLE_SHFT                                             0x1f
#define HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_EVENT_MUX_SEL_BMSK                                             0xf
#define HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_EVENT_MUX_SEL_SHFT                                             0x0

#define HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00059020)
#define HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_RMSK                                                    0x8000000f
#define HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_EVENT_ENABLE_BMSK                                       0x80000000
#define HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_EVENT_ENABLE_SHFT                                             0x1f
#define HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_EVENT_MUX_SEL_BMSK                                             0xf
#define HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_EVENT_MUX_SEL_SHFT                                             0x0

#define HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00059024)
#define HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_RMSK                                                    0x8000000f
#define HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_EVENT_ENABLE_BMSK                                       0x80000000
#define HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_EVENT_ENABLE_SHFT                                             0x1f
#define HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_EVENT_MUX_SEL_BMSK                                             0xf
#define HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_EVENT_MUX_SEL_SHFT                                             0x0

#define HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00059028)
#define HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_RMSK                                                    0x8000000f
#define HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_EVENT_ENABLE_BMSK                                       0x80000000
#define HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_EVENT_ENABLE_SHFT                                             0x1f
#define HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_EVENT_MUX_SEL_BMSK                                             0xf
#define HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_EVENT_MUX_SEL_SHFT                                             0x0

#define HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0005902c)
#define HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_RMSK                                                    0x8000000f
#define HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_EVENT_ENABLE_BMSK                                       0x80000000
#define HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_EVENT_ENABLE_SHFT                                             0x1f
#define HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_EVENT_MUX_SEL_BMSK                                             0xf
#define HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_EVENT_MUX_SEL_SHFT                                             0x0

#define HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00059030)
#define HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_RMSK                                                    0x8000000f
#define HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_EVENT_ENABLE_BMSK                                       0x80000000
#define HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_EVENT_ENABLE_SHFT                                             0x1f
#define HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_EVENT_MUX_SEL_BMSK                                             0xf
#define HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_EVENT_MUX_SEL_SHFT                                             0x0

#define HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00059034)
#define HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_RMSK                                                    0x8000000f
#define HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_EVENT_ENABLE_BMSK                                       0x80000000
#define HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_EVENT_ENABLE_SHFT                                             0x1f
#define HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_EVENT_MUX_SEL_BMSK                                             0xf
#define HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_EVENT_MUX_SEL_SHFT                                             0x0

#define HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00059038)
#define HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_RMSK                                                    0x8000000f
#define HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_EVENT_ENABLE_BMSK                                       0x80000000
#define HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_EVENT_ENABLE_SHFT                                             0x1f
#define HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_EVENT_MUX_SEL_BMSK                                             0xf
#define HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_EVENT_MUX_SEL_SHFT                                             0x0

#define HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0005903c)
#define HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_RMSK                                                    0x8000000f
#define HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_EVENT_ENABLE_BMSK                                       0x80000000
#define HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_EVENT_ENABLE_SHFT                                             0x1f
#define HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_EVENT_MUX_SEL_BMSK                                             0xf
#define HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_EVENT_MUX_SEL_SHFT                                             0x0

#define HWIO_GCC_MSS_RESTART_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00079000)
#define HWIO_GCC_MSS_RESTART_RMSK                                                                        0x1
#define HWIO_GCC_MSS_RESTART_IN          \
        in_dword_masked(HWIO_GCC_MSS_RESTART_ADDR, HWIO_GCC_MSS_RESTART_RMSK)
#define HWIO_GCC_MSS_RESTART_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_RESTART_ADDR, m)
#define HWIO_GCC_MSS_RESTART_OUT(v)      \
        out_dword(HWIO_GCC_MSS_RESTART_ADDR,v)
#define HWIO_GCC_MSS_RESTART_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_RESTART_ADDR,m,v,HWIO_GCC_MSS_RESTART_IN)
#define HWIO_GCC_MSS_RESTART_SS_RESTART_BMSK                                                             0x1
#define HWIO_GCC_MSS_RESTART_SS_RESTART_SHFT                                                             0x0

#define HWIO_GCC_WCSS_RESTART_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00085000)
#define HWIO_GCC_WCSS_RESTART_RMSK                                                                       0x1
#define HWIO_GCC_WCSS_RESTART_IN          \
        in_dword_masked(HWIO_GCC_WCSS_RESTART_ADDR, HWIO_GCC_WCSS_RESTART_RMSK)
#define HWIO_GCC_WCSS_RESTART_INM(m)      \
        in_dword_masked(HWIO_GCC_WCSS_RESTART_ADDR, m)
#define HWIO_GCC_WCSS_RESTART_OUT(v)      \
        out_dword(HWIO_GCC_WCSS_RESTART_ADDR,v)
#define HWIO_GCC_WCSS_RESTART_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_WCSS_RESTART_ADDR,m,v,HWIO_GCC_WCSS_RESTART_IN)
#define HWIO_GCC_WCSS_RESTART_SS_RESTART_BMSK                                                            0x1
#define HWIO_GCC_WCSS_RESTART_SS_RESTART_SHFT                                                            0x0

#define HWIO_GCC_GSS_RESTART_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0008f000)
#define HWIO_GCC_GSS_RESTART_RMSK                                                                        0x1
#define HWIO_GCC_GSS_RESTART_IN          \
        in_dword_masked(HWIO_GCC_GSS_RESTART_ADDR, HWIO_GCC_GSS_RESTART_RMSK)
#define HWIO_GCC_GSS_RESTART_INM(m)      \
        in_dword_masked(HWIO_GCC_GSS_RESTART_ADDR, m)
#define HWIO_GCC_GSS_RESTART_OUT(v)      \
        out_dword(HWIO_GCC_GSS_RESTART_ADDR,v)
#define HWIO_GCC_GSS_RESTART_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GSS_RESTART_ADDR,m,v,HWIO_GCC_GSS_RESTART_IN)
#define HWIO_GCC_GSS_RESTART_SS_RESTART_BMSK                                                             0x1
#define HWIO_GCC_GSS_RESTART_SS_RESTART_SHFT                                                             0x0

#define HWIO_GCC_LPASS_RESTART_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0005b000)
#define HWIO_GCC_LPASS_RESTART_RMSK                                                                      0x1
#define HWIO_GCC_LPASS_RESTART_IN          \
        in_dword_masked(HWIO_GCC_LPASS_RESTART_ADDR, HWIO_GCC_LPASS_RESTART_RMSK)
#define HWIO_GCC_LPASS_RESTART_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_RESTART_ADDR, m)
#define HWIO_GCC_LPASS_RESTART_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_RESTART_ADDR,v)
#define HWIO_GCC_LPASS_RESTART_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_RESTART_ADDR,m,v,HWIO_GCC_LPASS_RESTART_IN)
#define HWIO_GCC_LPASS_RESTART_SS_RESTART_BMSK                                                           0x1
#define HWIO_GCC_LPASS_RESTART_SS_RESTART_SHFT                                                           0x0

#define HWIO_GCC_TURING_RESTART_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00091000)
#define HWIO_GCC_TURING_RESTART_RMSK                                                                     0x1
#define HWIO_GCC_TURING_RESTART_IN          \
        in_dword_masked(HWIO_GCC_TURING_RESTART_ADDR, HWIO_GCC_TURING_RESTART_RMSK)
#define HWIO_GCC_TURING_RESTART_INM(m)      \
        in_dword_masked(HWIO_GCC_TURING_RESTART_ADDR, m)
#define HWIO_GCC_TURING_RESTART_OUT(v)      \
        out_dword(HWIO_GCC_TURING_RESTART_ADDR,v)
#define HWIO_GCC_TURING_RESTART_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TURING_RESTART_ADDR,m,v,HWIO_GCC_TURING_RESTART_IN)
#define HWIO_GCC_TURING_RESTART_SS_RESTART_BMSK                                                          0x1
#define HWIO_GCC_TURING_RESTART_SS_RESTART_SHFT                                                          0x0

#define HWIO_GCC_VENUS_RESTART_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0005c000)
#define HWIO_GCC_VENUS_RESTART_RMSK                                                                      0x1
#define HWIO_GCC_VENUS_RESTART_IN          \
        in_dword_masked(HWIO_GCC_VENUS_RESTART_ADDR, HWIO_GCC_VENUS_RESTART_RMSK)
#define HWIO_GCC_VENUS_RESTART_INM(m)      \
        in_dword_masked(HWIO_GCC_VENUS_RESTART_ADDR, m)
#define HWIO_GCC_VENUS_RESTART_OUT(v)      \
        out_dword(HWIO_GCC_VENUS_RESTART_ADDR,v)
#define HWIO_GCC_VENUS_RESTART_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VENUS_RESTART_ADDR,m,v,HWIO_GCC_VENUS_RESTART_IN)
#define HWIO_GCC_VENUS_RESTART_SS_RESTART_BMSK                                                           0x1
#define HWIO_GCC_VENUS_RESTART_SS_RESTART_SHFT                                                           0x0

#define HWIO_GCC_SENSORS_RESTART_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0005d000)
#define HWIO_GCC_SENSORS_RESTART_RMSK                                                                    0x1
#define HWIO_GCC_SENSORS_RESTART_IN          \
        in_dword_masked(HWIO_GCC_SENSORS_RESTART_ADDR, HWIO_GCC_SENSORS_RESTART_RMSK)
#define HWIO_GCC_SENSORS_RESTART_INM(m)      \
        in_dword_masked(HWIO_GCC_SENSORS_RESTART_ADDR, m)
#define HWIO_GCC_SENSORS_RESTART_OUT(v)      \
        out_dword(HWIO_GCC_SENSORS_RESTART_ADDR,v)
#define HWIO_GCC_SENSORS_RESTART_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SENSORS_RESTART_ADDR,m,v,HWIO_GCC_SENSORS_RESTART_IN)
#define HWIO_GCC_SENSORS_RESTART_SS_RESTART_BMSK                                                         0x1
#define HWIO_GCC_SENSORS_RESTART_SS_RESTART_SHFT                                                         0x0

#define HWIO_GCC_SPSS_RESTART_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0005e010)
#define HWIO_GCC_SPSS_RESTART_RMSK                                                                       0x1
#define HWIO_GCC_SPSS_RESTART_IN          \
        in_dword_masked(HWIO_GCC_SPSS_RESTART_ADDR, HWIO_GCC_SPSS_RESTART_RMSK)
#define HWIO_GCC_SPSS_RESTART_INM(m)      \
        in_dword_masked(HWIO_GCC_SPSS_RESTART_ADDR, m)
#define HWIO_GCC_SPSS_RESTART_OUT(v)      \
        out_dword(HWIO_GCC_SPSS_RESTART_ADDR,v)
#define HWIO_GCC_SPSS_RESTART_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPSS_RESTART_ADDR,m,v,HWIO_GCC_SPSS_RESTART_IN)
#define HWIO_GCC_SPSS_RESTART_SS_RESTART_BMSK                                                            0x1
#define HWIO_GCC_SPSS_RESTART_SS_RESTART_SHFT                                                            0x0

#define HWIO_GCC_SSC_RESET_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00063020)
#define HWIO_GCC_SSC_RESET_RMSK                                                                          0x1
#define HWIO_GCC_SSC_RESET_IN          \
        in_dword_masked(HWIO_GCC_SSC_RESET_ADDR, HWIO_GCC_SSC_RESET_RMSK)
#define HWIO_GCC_SSC_RESET_INM(m)      \
        in_dword_masked(HWIO_GCC_SSC_RESET_ADDR, m)
#define HWIO_GCC_SSC_RESET_OUT(v)      \
        out_dword(HWIO_GCC_SSC_RESET_ADDR,v)
#define HWIO_GCC_SSC_RESET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SSC_RESET_ADDR,m,v,HWIO_GCC_SSC_RESET_IN)
#define HWIO_GCC_SSC_RESET_SSC_ARES_BMSK                                                                 0x1
#define HWIO_GCC_SSC_RESET_SSC_ARES_SHFT                                                                 0x0

#define HWIO_GCC_GCC_DEBUG_CLK_CTL_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00062000)
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_RMSK                                                           0xfff1f7ff
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_IN          \
        in_dword_masked(HWIO_GCC_GCC_DEBUG_CLK_CTL_ADDR, HWIO_GCC_GCC_DEBUG_CLK_CTL_RMSK)
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_DEBUG_CLK_CTL_ADDR, m)
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GCC_DEBUG_CLK_CTL_ADDR,v)
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_DEBUG_CLK_CTL_ADDR,m,v,HWIO_GCC_GCC_DEBUG_CLK_CTL_IN)
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_PLL_BYPASSNL_MUX_SEL_BMSK                                      0xf0000000
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_PLL_BYPASSNL_MUX_SEL_SHFT                                            0x1c
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_PLL_RESETN_MUX_SEL_BMSK                                         0xf000000
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_PLL_RESETN_MUX_SEL_SHFT                                              0x18
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_DEBUG_BUS_SEL_BMSK                                               0xf00000
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_DEBUG_BUS_SEL_SHFT                                                   0x14
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_CLK_ENABLE_BMSK                                                   0x10000
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_CLK_ENABLE_SHFT                                                      0x10
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_BMSK                                                      0xf000
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_SHFT                                                         0xc
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_PLLTEST_DE_SEL_BMSK                                                 0x400
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_PLLTEST_DE_SEL_SHFT                                                   0xa
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_BMSK                                                        0x3ff
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_SHFT                                                          0x0

#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00062004)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_RMSK                                                         0x1fffff
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_IN          \
        in_dword_masked(HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_ADDR, HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_RMSK)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_ADDR, m)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_OUT(v)      \
        out_dword(HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_ADDR,v)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_ADDR,m,v,HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_IN)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_CNT_EN_BMSK                                                  0x100000
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_CNT_EN_SHFT                                                      0x14
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_XO_DIV4_TERM_CNT_BMSK                                         0xfffff
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_XO_DIV4_TERM_CNT_SHFT                                             0x0

#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00062008)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_RMSK                                                     0x3ffffff
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_IN          \
        in_dword_masked(HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_ADDR, HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_RMSK)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_ADDR, m)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_XO_DIV4_CNT_DONE_BMSK                                    0x2000000
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_XO_DIV4_CNT_DONE_SHFT                                         0x19
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_MEASURE_CNT_BMSK                                         0x1ffffff
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_MEASURE_CNT_SHFT                                               0x0

#define HWIO_GCC_PLLTEST_PAD_CFG_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0006200c)
#define HWIO_GCC_PLLTEST_PAD_CFG_RMSK                                                              0x3ffffff
#define HWIO_GCC_PLLTEST_PAD_CFG_IN          \
        in_dword_masked(HWIO_GCC_PLLTEST_PAD_CFG_ADDR, HWIO_GCC_PLLTEST_PAD_CFG_RMSK)
#define HWIO_GCC_PLLTEST_PAD_CFG_INM(m)      \
        in_dword_masked(HWIO_GCC_PLLTEST_PAD_CFG_ADDR, m)
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT(v)      \
        out_dword(HWIO_GCC_PLLTEST_PAD_CFG_ADDR,v)
#define HWIO_GCC_PLLTEST_PAD_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PLLTEST_PAD_CFG_ADDR,m,v,HWIO_GCC_PLLTEST_PAD_CFG_IN)
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_PLL_B_BMSK                                                   0x3000000
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_PLL_B_SHFT                                                        0x18
#define HWIO_GCC_PLLTEST_PAD_CFG_RESERVE_BITS23_20_BMSK                                             0xf00000
#define HWIO_GCC_PLLTEST_PAD_CFG_RESERVE_BITS23_20_SHFT                                                 0x14
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_N_BMSK                                                    0xc0000
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_N_SHFT                                                       0x12
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_P_BMSK                                                    0x30000
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_P_SHFT                                                       0x10
#define HWIO_GCC_PLLTEST_PAD_CFG_RESERVE_BITS15_14_BMSK                                               0xc000
#define HWIO_GCC_PLLTEST_PAD_CFG_RESERVE_BITS15_14_SHFT                                                  0xe
#define HWIO_GCC_PLLTEST_PAD_CFG_RT_EN_BMSK                                                           0x2000
#define HWIO_GCC_PLLTEST_PAD_CFG_RT_EN_SHFT                                                              0xd
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_OE_BMSK                                                         0x1000
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_OE_SHFT                                                            0xc
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_IE_N_BMSK                                                        0x800
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_IE_N_SHFT                                                          0xb
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_IE_P_DISABLE_BMSK                                                0x400
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_IE_P_DISABLE_SHFT                                                  0xa
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_DRIVE_BMSK                                                       0x300
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_DRIVE_SHFT                                                         0x8
#define HWIO_GCC_PLLTEST_PAD_CFG_RESERVE_BITS7_5_BMSK                                                   0xe0
#define HWIO_GCC_PLLTEST_PAD_CFG_RESERVE_BITS7_5_SHFT                                                    0x5
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_BMSK                                                           0x1f
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_SHFT                                                            0x0

#define HWIO_GCC_GDS_HW_CTRL_SW_OVRD_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00062018)
#define HWIO_GCC_GDS_HW_CTRL_SW_OVRD_RMSK                                                                0x1
#define HWIO_GCC_GDS_HW_CTRL_SW_OVRD_IN          \
        in_dword_masked(HWIO_GCC_GDS_HW_CTRL_SW_OVRD_ADDR, HWIO_GCC_GDS_HW_CTRL_SW_OVRD_RMSK)
#define HWIO_GCC_GDS_HW_CTRL_SW_OVRD_INM(m)      \
        in_dword_masked(HWIO_GCC_GDS_HW_CTRL_SW_OVRD_ADDR, m)
#define HWIO_GCC_GDS_HW_CTRL_SW_OVRD_OUT(v)      \
        out_dword(HWIO_GCC_GDS_HW_CTRL_SW_OVRD_ADDR,v)
#define HWIO_GCC_GDS_HW_CTRL_SW_OVRD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GDS_HW_CTRL_SW_OVRD_ADDR,m,v,HWIO_GCC_GDS_HW_CTRL_SW_OVRD_IN)
#define HWIO_GCC_GDS_HW_CTRL_SW_OVRD_DISABLE_BMSK                                                        0x1
#define HWIO_GCC_GDS_HW_CTRL_SW_OVRD_DISABLE_SHFT                                                        0x0

#define HWIO_GCC_UFS_BOOT_CLOCK_CTL_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00067000)
#define HWIO_GCC_UFS_BOOT_CLOCK_CTL_RMSK                                                                 0x1
#define HWIO_GCC_UFS_BOOT_CLOCK_CTL_IN          \
        in_dword_masked(HWIO_GCC_UFS_BOOT_CLOCK_CTL_ADDR, HWIO_GCC_UFS_BOOT_CLOCK_CTL_RMSK)
#define HWIO_GCC_UFS_BOOT_CLOCK_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_BOOT_CLOCK_CTL_ADDR, m)
#define HWIO_GCC_UFS_BOOT_CLOCK_CTL_OUT(v)      \
        out_dword(HWIO_GCC_UFS_BOOT_CLOCK_CTL_ADDR,v)
#define HWIO_GCC_UFS_BOOT_CLOCK_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_BOOT_CLOCK_CTL_ADDR,m,v,HWIO_GCC_UFS_BOOT_CLOCK_CTL_IN)
#define HWIO_GCC_UFS_BOOT_CLOCK_CTL_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_UFS_BOOT_CLOCK_CTL_CLK_ENABLE_SHFT                                                      0x0

#define HWIO_GCC_USB_BOOT_CLOCK_CTL_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00068000)
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_RMSK                                                                 0x1
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_IN          \
        in_dword_masked(HWIO_GCC_USB_BOOT_CLOCK_CTL_ADDR, HWIO_GCC_USB_BOOT_CLOCK_CTL_RMSK)
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_BOOT_CLOCK_CTL_ADDR, m)
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_OUT(v)      \
        out_dword(HWIO_GCC_USB_BOOT_CLOCK_CTL_ADDR,v)
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_BOOT_CLOCK_CTL_ADDR,m,v,HWIO_GCC_USB_BOOT_CLOCK_CTL_IN)
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_CLK_ENABLE_SHFT                                                      0x0

#define HWIO_GCC_OBT_ODT_CFG_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00073004)
#define HWIO_GCC_OBT_ODT_CFG_RMSK                                                                       0x3f
#define HWIO_GCC_OBT_ODT_CFG_IN          \
        in_dword_masked(HWIO_GCC_OBT_ODT_CFG_ADDR, HWIO_GCC_OBT_ODT_CFG_RMSK)
#define HWIO_GCC_OBT_ODT_CFG_INM(m)      \
        in_dword_masked(HWIO_GCC_OBT_ODT_CFG_ADDR, m)
#define HWIO_GCC_OBT_ODT_CFG_OUT(v)      \
        out_dword(HWIO_GCC_OBT_ODT_CFG_ADDR,v)
#define HWIO_GCC_OBT_ODT_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_OBT_ODT_CFG_ADDR,m,v,HWIO_GCC_OBT_ODT_CFG_IN)
#define HWIO_GCC_OBT_ODT_CFG_OVERWRITE_BMSK                                                             0x20
#define HWIO_GCC_OBT_ODT_CFG_OVERWRITE_SHFT                                                              0x5
#define HWIO_GCC_OBT_ODT_CFG_OBT_VAL_BMSK                                                               0x10
#define HWIO_GCC_OBT_ODT_CFG_OBT_VAL_SHFT                                                                0x4
#define HWIO_GCC_OBT_ODT_CFG_VTT_VAL_BMSK                                                                0x8
#define HWIO_GCC_OBT_ODT_CFG_VTT_VAL_SHFT                                                                0x3
#define HWIO_GCC_OBT_ODT_CFG_VTT_OBT_MODE_BMSK                                                           0x6
#define HWIO_GCC_OBT_ODT_CFG_VTT_OBT_MODE_SHFT                                                           0x1
#define HWIO_GCC_OBT_ODT_CFG_BIMC_OBT_ODT_PWR_MODE_BMSK                                                  0x1
#define HWIO_GCC_OBT_ODT_CFG_BIMC_OBT_ODT_PWR_MODE_SHFT                                                  0x0

#define HWIO_GCC_OBT_EN_TIMER_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00073008)
#define HWIO_GCC_OBT_EN_TIMER_RMSK                                                                   0xfffff
#define HWIO_GCC_OBT_EN_TIMER_IN          \
        in_dword_masked(HWIO_GCC_OBT_EN_TIMER_ADDR, HWIO_GCC_OBT_EN_TIMER_RMSK)
#define HWIO_GCC_OBT_EN_TIMER_INM(m)      \
        in_dword_masked(HWIO_GCC_OBT_EN_TIMER_ADDR, m)
#define HWIO_GCC_OBT_EN_TIMER_OUT(v)      \
        out_dword(HWIO_GCC_OBT_EN_TIMER_ADDR,v)
#define HWIO_GCC_OBT_EN_TIMER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_OBT_EN_TIMER_ADDR,m,v,HWIO_GCC_OBT_EN_TIMER_IN)
#define HWIO_GCC_OBT_EN_TIMER_PVC_LOAD_VALUE_BMSK                                                    0xfffff
#define HWIO_GCC_OBT_EN_TIMER_PVC_LOAD_VALUE_SHFT                                                        0x0

#define HWIO_GCC_VTT_EN_TIMER_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0007300c)
#define HWIO_GCC_VTT_EN_TIMER_RMSK                                                                   0xfffff
#define HWIO_GCC_VTT_EN_TIMER_IN          \
        in_dword_masked(HWIO_GCC_VTT_EN_TIMER_ADDR, HWIO_GCC_VTT_EN_TIMER_RMSK)
#define HWIO_GCC_VTT_EN_TIMER_INM(m)      \
        in_dword_masked(HWIO_GCC_VTT_EN_TIMER_ADDR, m)
#define HWIO_GCC_VTT_EN_TIMER_OUT(v)      \
        out_dword(HWIO_GCC_VTT_EN_TIMER_ADDR,v)
#define HWIO_GCC_VTT_EN_TIMER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VTT_EN_TIMER_ADDR,m,v,HWIO_GCC_VTT_EN_TIMER_IN)
#define HWIO_GCC_VTT_EN_TIMER_PVC_LOAD_VALUE_BMSK                                                    0xfffff
#define HWIO_GCC_VTT_EN_TIMER_PVC_LOAD_VALUE_SHFT                                                        0x0

#define HWIO_GCC_VREF_EN_TIMER_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00073010)
#define HWIO_GCC_VREF_EN_TIMER_RMSK                                                                 0x3fffff
#define HWIO_GCC_VREF_EN_TIMER_IN          \
        in_dword_masked(HWIO_GCC_VREF_EN_TIMER_ADDR, HWIO_GCC_VREF_EN_TIMER_RMSK)
#define HWIO_GCC_VREF_EN_TIMER_INM(m)      \
        in_dword_masked(HWIO_GCC_VREF_EN_TIMER_ADDR, m)
#define HWIO_GCC_VREF_EN_TIMER_OUT(v)      \
        out_dword(HWIO_GCC_VREF_EN_TIMER_ADDR,v)
#define HWIO_GCC_VREF_EN_TIMER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VREF_EN_TIMER_ADDR,m,v,HWIO_GCC_VREF_EN_TIMER_IN)
#define HWIO_GCC_VREF_EN_TIMER_MAX_INDEX_BMSK                                                       0x300000
#define HWIO_GCC_VREF_EN_TIMER_MAX_INDEX_SHFT                                                           0x14
#define HWIO_GCC_VREF_EN_TIMER_PVC_LOAD_VALUE_BMSK                                                   0xfffff
#define HWIO_GCC_VREF_EN_TIMER_PVC_LOAD_VALUE_SHFT                                                       0x0

#define HWIO_GCC_PVC_DATA_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00073014)
#define HWIO_GCC_PVC_DATA_RMSK                                                                    0xffffffff
#define HWIO_GCC_PVC_DATA_IN          \
        in_dword_masked(HWIO_GCC_PVC_DATA_ADDR, HWIO_GCC_PVC_DATA_RMSK)
#define HWIO_GCC_PVC_DATA_INM(m)      \
        in_dword_masked(HWIO_GCC_PVC_DATA_ADDR, m)
#define HWIO_GCC_PVC_DATA_OUT(v)      \
        out_dword(HWIO_GCC_PVC_DATA_ADDR,v)
#define HWIO_GCC_PVC_DATA_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PVC_DATA_ADDR,m,v,HWIO_GCC_PVC_DATA_IN)
#define HWIO_GCC_PVC_DATA_DATA3_BMSK                                                              0xff000000
#define HWIO_GCC_PVC_DATA_DATA3_SHFT                                                                    0x18
#define HWIO_GCC_PVC_DATA_DATA2_BMSK                                                                0xff0000
#define HWIO_GCC_PVC_DATA_DATA2_SHFT                                                                    0x10
#define HWIO_GCC_PVC_DATA_DATA1_BMSK                                                                  0xff00
#define HWIO_GCC_PVC_DATA_DATA1_SHFT                                                                     0x8
#define HWIO_GCC_PVC_DATA_DATA0_BMSK                                                                    0xff
#define HWIO_GCC_PVC_DATA_DATA0_SHFT                                                                     0x0

#define HWIO_GCC_UFS_TX_SYMBOL_0_MISC_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00076000)
#define HWIO_GCC_UFS_TX_SYMBOL_0_MISC_RMSK                                                           0xf0381
#define HWIO_GCC_UFS_TX_SYMBOL_0_MISC_IN          \
        in_dword_masked(HWIO_GCC_UFS_TX_SYMBOL_0_MISC_ADDR, HWIO_GCC_UFS_TX_SYMBOL_0_MISC_RMSK)
#define HWIO_GCC_UFS_TX_SYMBOL_0_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_TX_SYMBOL_0_MISC_ADDR, m)
#define HWIO_GCC_UFS_TX_SYMBOL_0_MISC_OUT(v)      \
        out_dword(HWIO_GCC_UFS_TX_SYMBOL_0_MISC_ADDR,v)
#define HWIO_GCC_UFS_TX_SYMBOL_0_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_TX_SYMBOL_0_MISC_ADDR,m,v,HWIO_GCC_UFS_TX_SYMBOL_0_MISC_IN)
#define HWIO_GCC_UFS_TX_SYMBOL_0_MISC_PLL_SRC_DIV_BMSK                                               0xf0000
#define HWIO_GCC_UFS_TX_SYMBOL_0_MISC_PLL_SRC_DIV_SHFT                                                  0x10
#define HWIO_GCC_UFS_TX_SYMBOL_0_MISC_SRC_SEL_BMSK                                                     0x300
#define HWIO_GCC_UFS_TX_SYMBOL_0_MISC_SRC_SEL_SHFT                                                       0x8
#define HWIO_GCC_UFS_TX_SYMBOL_0_MISC_PLL_SRC_SEL_BMSK                                                  0x80
#define HWIO_GCC_UFS_TX_SYMBOL_0_MISC_PLL_SRC_SEL_SHFT                                                   0x7
#define HWIO_GCC_UFS_TX_SYMBOL_0_MISC_PLL_SRC_ENABLE_BMSK                                                0x1
#define HWIO_GCC_UFS_TX_SYMBOL_0_MISC_PLL_SRC_ENABLE_SHFT                                                0x0

#define HWIO_GCC_UFS_RX_SYMBOL_0_MISC_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00076004)
#define HWIO_GCC_UFS_RX_SYMBOL_0_MISC_RMSK                                                           0xf0381
#define HWIO_GCC_UFS_RX_SYMBOL_0_MISC_IN          \
        in_dword_masked(HWIO_GCC_UFS_RX_SYMBOL_0_MISC_ADDR, HWIO_GCC_UFS_RX_SYMBOL_0_MISC_RMSK)
#define HWIO_GCC_UFS_RX_SYMBOL_0_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_RX_SYMBOL_0_MISC_ADDR, m)
#define HWIO_GCC_UFS_RX_SYMBOL_0_MISC_OUT(v)      \
        out_dword(HWIO_GCC_UFS_RX_SYMBOL_0_MISC_ADDR,v)
#define HWIO_GCC_UFS_RX_SYMBOL_0_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_RX_SYMBOL_0_MISC_ADDR,m,v,HWIO_GCC_UFS_RX_SYMBOL_0_MISC_IN)
#define HWIO_GCC_UFS_RX_SYMBOL_0_MISC_PLL_SRC_DIV_BMSK                                               0xf0000
#define HWIO_GCC_UFS_RX_SYMBOL_0_MISC_PLL_SRC_DIV_SHFT                                                  0x10
#define HWIO_GCC_UFS_RX_SYMBOL_0_MISC_SRC_SEL_BMSK                                                     0x300
#define HWIO_GCC_UFS_RX_SYMBOL_0_MISC_SRC_SEL_SHFT                                                       0x8
#define HWIO_GCC_UFS_RX_SYMBOL_0_MISC_PLL_SRC_SEL_BMSK                                                  0x80
#define HWIO_GCC_UFS_RX_SYMBOL_0_MISC_PLL_SRC_SEL_SHFT                                                   0x7
#define HWIO_GCC_UFS_RX_SYMBOL_0_MISC_PLL_SRC_ENABLE_BMSK                                                0x1
#define HWIO_GCC_UFS_RX_SYMBOL_0_MISC_PLL_SRC_ENABLE_SHFT                                                0x0

#define HWIO_GCC_UFS_RX_SYMBOL_1_MISC_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00076060)
#define HWIO_GCC_UFS_RX_SYMBOL_1_MISC_RMSK                                                           0xf0381
#define HWIO_GCC_UFS_RX_SYMBOL_1_MISC_IN          \
        in_dword_masked(HWIO_GCC_UFS_RX_SYMBOL_1_MISC_ADDR, HWIO_GCC_UFS_RX_SYMBOL_1_MISC_RMSK)
#define HWIO_GCC_UFS_RX_SYMBOL_1_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_RX_SYMBOL_1_MISC_ADDR, m)
#define HWIO_GCC_UFS_RX_SYMBOL_1_MISC_OUT(v)      \
        out_dword(HWIO_GCC_UFS_RX_SYMBOL_1_MISC_ADDR,v)
#define HWIO_GCC_UFS_RX_SYMBOL_1_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_RX_SYMBOL_1_MISC_ADDR,m,v,HWIO_GCC_UFS_RX_SYMBOL_1_MISC_IN)
#define HWIO_GCC_UFS_RX_SYMBOL_1_MISC_PLL_SRC_DIV_BMSK                                               0xf0000
#define HWIO_GCC_UFS_RX_SYMBOL_1_MISC_PLL_SRC_DIV_SHFT                                                  0x10
#define HWIO_GCC_UFS_RX_SYMBOL_1_MISC_SRC_SEL_BMSK                                                     0x300
#define HWIO_GCC_UFS_RX_SYMBOL_1_MISC_SRC_SEL_SHFT                                                       0x8
#define HWIO_GCC_UFS_RX_SYMBOL_1_MISC_PLL_SRC_SEL_BMSK                                                  0x80
#define HWIO_GCC_UFS_RX_SYMBOL_1_MISC_PLL_SRC_SEL_SHFT                                                   0x7
#define HWIO_GCC_UFS_RX_SYMBOL_1_MISC_PLL_SRC_ENABLE_BMSK                                                0x1
#define HWIO_GCC_UFS_RX_SYMBOL_1_MISC_PLL_SRC_ENABLE_SHFT                                                0x0

#define HWIO_GCC_UFS_GDSC_OVRD_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00078000)
#define HWIO_GCC_UFS_GDSC_OVRD_RMSK                                                                      0x3
#define HWIO_GCC_UFS_GDSC_OVRD_IN          \
        in_dword_masked(HWIO_GCC_UFS_GDSC_OVRD_ADDR, HWIO_GCC_UFS_GDSC_OVRD_RMSK)
#define HWIO_GCC_UFS_GDSC_OVRD_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_GDSC_OVRD_ADDR, m)
#define HWIO_GCC_UFS_GDSC_OVRD_OUT(v)      \
        out_dword(HWIO_GCC_UFS_GDSC_OVRD_ADDR,v)
#define HWIO_GCC_UFS_GDSC_OVRD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_GDSC_OVRD_ADDR,m,v,HWIO_GCC_UFS_GDSC_OVRD_IN)
#define HWIO_GCC_UFS_GDSC_OVRD_SW_OVERRIDE_BMSK                                                          0x2
#define HWIO_GCC_UFS_GDSC_OVRD_SW_OVERRIDE_SHFT                                                          0x1
#define HWIO_GCC_UFS_GDSC_OVRD_RETAIN_FF_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_UFS_GDSC_OVRD_RETAIN_FF_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_BIMC_GDSC_OVRD_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00078004)
#define HWIO_GCC_BIMC_GDSC_OVRD_RMSK                                                                     0x3
#define HWIO_GCC_BIMC_GDSC_OVRD_IN          \
        in_dword_masked(HWIO_GCC_BIMC_GDSC_OVRD_ADDR, HWIO_GCC_BIMC_GDSC_OVRD_RMSK)
#define HWIO_GCC_BIMC_GDSC_OVRD_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_GDSC_OVRD_ADDR, m)
#define HWIO_GCC_BIMC_GDSC_OVRD_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_GDSC_OVRD_ADDR,v)
#define HWIO_GCC_BIMC_GDSC_OVRD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_GDSC_OVRD_ADDR,m,v,HWIO_GCC_BIMC_GDSC_OVRD_IN)
#define HWIO_GCC_BIMC_GDSC_OVRD_SW_OVERRIDE_BMSK                                                         0x2
#define HWIO_GCC_BIMC_GDSC_OVRD_SW_OVERRIDE_SHFT                                                         0x1
#define HWIO_GCC_BIMC_GDSC_OVRD_RETAIN_FF_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BIMC_GDSC_OVRD_RETAIN_FF_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_AGGRE2_NOC_GDSC_OVRD_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0007800c)
#define HWIO_GCC_AGGRE2_NOC_GDSC_OVRD_RMSK                                                               0x3
#define HWIO_GCC_AGGRE2_NOC_GDSC_OVRD_IN          \
        in_dword_masked(HWIO_GCC_AGGRE2_NOC_GDSC_OVRD_ADDR, HWIO_GCC_AGGRE2_NOC_GDSC_OVRD_RMSK)
#define HWIO_GCC_AGGRE2_NOC_GDSC_OVRD_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE2_NOC_GDSC_OVRD_ADDR, m)
#define HWIO_GCC_AGGRE2_NOC_GDSC_OVRD_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE2_NOC_GDSC_OVRD_ADDR,v)
#define HWIO_GCC_AGGRE2_NOC_GDSC_OVRD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE2_NOC_GDSC_OVRD_ADDR,m,v,HWIO_GCC_AGGRE2_NOC_GDSC_OVRD_IN)
#define HWIO_GCC_AGGRE2_NOC_GDSC_OVRD_SW_OVERRIDE_BMSK                                                   0x2
#define HWIO_GCC_AGGRE2_NOC_GDSC_OVRD_SW_OVERRIDE_SHFT                                                   0x1
#define HWIO_GCC_AGGRE2_NOC_GDSC_OVRD_RETAIN_FF_ENABLE_BMSK                                              0x1
#define HWIO_GCC_AGGRE2_NOC_GDSC_OVRD_RETAIN_FF_ENABLE_SHFT                                              0x0

#define HWIO_GCC_IPA_GDSC_OVRD_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00078010)
#define HWIO_GCC_IPA_GDSC_OVRD_RMSK                                                                      0x3
#define HWIO_GCC_IPA_GDSC_OVRD_IN          \
        in_dword_masked(HWIO_GCC_IPA_GDSC_OVRD_ADDR, HWIO_GCC_IPA_GDSC_OVRD_RMSK)
#define HWIO_GCC_IPA_GDSC_OVRD_INM(m)      \
        in_dword_masked(HWIO_GCC_IPA_GDSC_OVRD_ADDR, m)
#define HWIO_GCC_IPA_GDSC_OVRD_OUT(v)      \
        out_dword(HWIO_GCC_IPA_GDSC_OVRD_ADDR,v)
#define HWIO_GCC_IPA_GDSC_OVRD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IPA_GDSC_OVRD_ADDR,m,v,HWIO_GCC_IPA_GDSC_OVRD_IN)
#define HWIO_GCC_IPA_GDSC_OVRD_SW_OVERRIDE_BMSK                                                          0x2
#define HWIO_GCC_IPA_GDSC_OVRD_SW_OVERRIDE_SHFT                                                          0x1
#define HWIO_GCC_IPA_GDSC_OVRD_RETAIN_FF_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_IPA_GDSC_OVRD_RETAIN_FF_ENABLE_SHFT                                                     0x0

#define HWIO_GCC_GDS_HW_CTRL_SPARE_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00078014)
#define HWIO_GCC_GDS_HW_CTRL_SPARE_RMSK                                                                 0xff
#define HWIO_GCC_GDS_HW_CTRL_SPARE_IN          \
        in_dword_masked(HWIO_GCC_GDS_HW_CTRL_SPARE_ADDR, HWIO_GCC_GDS_HW_CTRL_SPARE_RMSK)
#define HWIO_GCC_GDS_HW_CTRL_SPARE_INM(m)      \
        in_dword_masked(HWIO_GCC_GDS_HW_CTRL_SPARE_ADDR, m)
#define HWIO_GCC_GDS_HW_CTRL_SPARE_OUT(v)      \
        out_dword(HWIO_GCC_GDS_HW_CTRL_SPARE_ADDR,v)
#define HWIO_GCC_GDS_HW_CTRL_SPARE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GDS_HW_CTRL_SPARE_ADDR,m,v,HWIO_GCC_GDS_HW_CTRL_SPARE_IN)
#define HWIO_GCC_GDS_HW_CTRL_SPARE_SPARE_BMSK                                                           0xff
#define HWIO_GCC_GDS_HW_CTRL_SPARE_SPARE_SHFT                                                            0x0

#define HWIO_GCC_DDR_DIM_WRAPPER_GDSC_OVRD_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0007801c)
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSC_OVRD_RMSK                                                          0x3
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSC_OVRD_IN          \
        in_dword_masked(HWIO_GCC_DDR_DIM_WRAPPER_GDSC_OVRD_ADDR, HWIO_GCC_DDR_DIM_WRAPPER_GDSC_OVRD_RMSK)
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSC_OVRD_INM(m)      \
        in_dword_masked(HWIO_GCC_DDR_DIM_WRAPPER_GDSC_OVRD_ADDR, m)
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSC_OVRD_OUT(v)      \
        out_dword(HWIO_GCC_DDR_DIM_WRAPPER_GDSC_OVRD_ADDR,v)
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSC_OVRD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DDR_DIM_WRAPPER_GDSC_OVRD_ADDR,m,v,HWIO_GCC_DDR_DIM_WRAPPER_GDSC_OVRD_IN)
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSC_OVRD_SW_OVERRIDE_BMSK                                              0x2
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSC_OVRD_SW_OVERRIDE_SHFT                                              0x1
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSC_OVRD_RETAIN_FF_ENABLE_BMSK                                         0x1
#define HWIO_GCC_DDR_DIM_WRAPPER_GDSC_OVRD_RETAIN_FF_ENABLE_SHFT                                         0x0

#define HWIO_GCC_MMSS_GDSC_OVRD_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00078020)
#define HWIO_GCC_MMSS_GDSC_OVRD_RMSK                                                                     0x3
#define HWIO_GCC_MMSS_GDSC_OVRD_IN          \
        in_dword_masked(HWIO_GCC_MMSS_GDSC_OVRD_ADDR, HWIO_GCC_MMSS_GDSC_OVRD_RMSK)
#define HWIO_GCC_MMSS_GDSC_OVRD_INM(m)      \
        in_dword_masked(HWIO_GCC_MMSS_GDSC_OVRD_ADDR, m)
#define HWIO_GCC_MMSS_GDSC_OVRD_OUT(v)      \
        out_dword(HWIO_GCC_MMSS_GDSC_OVRD_ADDR,v)
#define HWIO_GCC_MMSS_GDSC_OVRD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMSS_GDSC_OVRD_ADDR,m,v,HWIO_GCC_MMSS_GDSC_OVRD_IN)
#define HWIO_GCC_MMSS_GDSC_OVRD_SW_OVERRIDE_BMSK                                                         0x2
#define HWIO_GCC_MMSS_GDSC_OVRD_SW_OVERRIDE_SHFT                                                         0x1
#define HWIO_GCC_MMSS_GDSC_OVRD_RETAIN_FF_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_MMSS_GDSC_OVRD_RETAIN_FF_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_GCC_SPARE0_REG_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0006d000)
#define HWIO_GCC_GCC_SPARE0_REG_RMSK                                                              0xffffffff
#define HWIO_GCC_GCC_SPARE0_REG_IN          \
        in_dword_masked(HWIO_GCC_GCC_SPARE0_REG_ADDR, HWIO_GCC_GCC_SPARE0_REG_RMSK)
#define HWIO_GCC_GCC_SPARE0_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_SPARE0_REG_ADDR, m)
#define HWIO_GCC_GCC_SPARE0_REG_OUT(v)      \
        out_dword(HWIO_GCC_GCC_SPARE0_REG_ADDR,v)
#define HWIO_GCC_GCC_SPARE0_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_SPARE0_REG_ADDR,m,v,HWIO_GCC_GCC_SPARE0_REG_IN)
#define HWIO_GCC_GCC_SPARE0_REG_SPARE_BITS_BMSK                                                   0xffffffff
#define HWIO_GCC_GCC_SPARE0_REG_SPARE_BITS_SHFT                                                          0x0

#define HWIO_GCC_GCC_SPARE1_REG_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0006e000)
#define HWIO_GCC_GCC_SPARE1_REG_RMSK                                                              0xffffffff
#define HWIO_GCC_GCC_SPARE1_REG_IN          \
        in_dword_masked(HWIO_GCC_GCC_SPARE1_REG_ADDR, HWIO_GCC_GCC_SPARE1_REG_RMSK)
#define HWIO_GCC_GCC_SPARE1_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_SPARE1_REG_ADDR, m)
#define HWIO_GCC_GCC_SPARE1_REG_OUT(v)      \
        out_dword(HWIO_GCC_GCC_SPARE1_REG_ADDR,v)
#define HWIO_GCC_GCC_SPARE1_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_SPARE1_REG_ADDR,m,v,HWIO_GCC_GCC_SPARE1_REG_IN)
#define HWIO_GCC_GCC_SPARE1_REG_SPARE_BITS_BMSK                                                   0xffffffff
#define HWIO_GCC_GCC_SPARE1_REG_SPARE_BITS_SHFT                                                          0x0

#define HWIO_GCC_GCC_SPARE2_REG_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00081000)
#define HWIO_GCC_GCC_SPARE2_REG_RMSK                                                              0xffffffff
#define HWIO_GCC_GCC_SPARE2_REG_IN          \
        in_dword_masked(HWIO_GCC_GCC_SPARE2_REG_ADDR, HWIO_GCC_GCC_SPARE2_REG_RMSK)
#define HWIO_GCC_GCC_SPARE2_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_SPARE2_REG_ADDR, m)
#define HWIO_GCC_GCC_SPARE2_REG_OUT(v)      \
        out_dword(HWIO_GCC_GCC_SPARE2_REG_ADDR,v)
#define HWIO_GCC_GCC_SPARE2_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_SPARE2_REG_ADDR,m,v,HWIO_GCC_GCC_SPARE2_REG_IN)
#define HWIO_GCC_GCC_SPARE2_REG_SPARE_BITS_BMSK                                                   0xffffffff
#define HWIO_GCC_GCC_SPARE2_REG_SPARE_BITS_SHFT                                                          0x0

#define HWIO_GCC_GCC_SPARE3_REG_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00094000)
#define HWIO_GCC_GCC_SPARE3_REG_RMSK                                                              0xffffffff
#define HWIO_GCC_GCC_SPARE3_REG_IN          \
        in_dword_masked(HWIO_GCC_GCC_SPARE3_REG_ADDR, HWIO_GCC_GCC_SPARE3_REG_RMSK)
#define HWIO_GCC_GCC_SPARE3_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_SPARE3_REG_ADDR, m)
#define HWIO_GCC_GCC_SPARE3_REG_OUT(v)      \
        out_dword(HWIO_GCC_GCC_SPARE3_REG_ADDR,v)
#define HWIO_GCC_GCC_SPARE3_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_SPARE3_REG_ADDR,m,v,HWIO_GCC_GCC_SPARE3_REG_IN)
#define HWIO_GCC_GCC_SPARE3_REG_SPARE_BITS_BMSK                                                   0xffffffff
#define HWIO_GCC_GCC_SPARE3_REG_SPARE_BITS_SHFT                                                          0x0

#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x0007f000)
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_RMSK                                                                 0x1
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_IN          \
        in_dword_masked(HWIO_GCC_RAW_SLEEP_CLK_CTRL_ADDR, HWIO_GCC_RAW_SLEEP_CLK_CTRL_RMSK)
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_INM(m)      \
        in_dword_masked(HWIO_GCC_RAW_SLEEP_CLK_CTRL_ADDR, m)
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_OUT(v)      \
        out_dword(HWIO_GCC_RAW_SLEEP_CLK_CTRL_ADDR,v)
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RAW_SLEEP_CLK_CTRL_ADDR,m,v,HWIO_GCC_RAW_SLEEP_CLK_CTRL_IN)
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_GATING_DISABLE_BMSK                                                  0x1
#define HWIO_GCC_RAW_SLEEP_CLK_CTRL_GATING_DISABLE_SHFT                                                  0x0

#define HWIO_GCC_TSIF_0_RESET_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00036024)
#define HWIO_GCC_TSIF_0_RESET_RMSK                                                                       0x1
#define HWIO_GCC_TSIF_0_RESET_IN          \
        in_dword_masked(HWIO_GCC_TSIF_0_RESET_ADDR, HWIO_GCC_TSIF_0_RESET_RMSK)
#define HWIO_GCC_TSIF_0_RESET_INM(m)      \
        in_dword_masked(HWIO_GCC_TSIF_0_RESET_ADDR, m)
#define HWIO_GCC_TSIF_0_RESET_OUT(v)      \
        out_dword(HWIO_GCC_TSIF_0_RESET_ADDR,v)
#define HWIO_GCC_TSIF_0_RESET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TSIF_0_RESET_ADDR,m,v,HWIO_GCC_TSIF_0_RESET_IN)
#define HWIO_GCC_TSIF_0_RESET_RESET_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_TSIF_0_RESET_RESET_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_TSIF_1_RESET_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00036028)
#define HWIO_GCC_TSIF_1_RESET_RMSK                                                                       0x1
#define HWIO_GCC_TSIF_1_RESET_IN          \
        in_dword_masked(HWIO_GCC_TSIF_1_RESET_ADDR, HWIO_GCC_TSIF_1_RESET_RMSK)
#define HWIO_GCC_TSIF_1_RESET_INM(m)      \
        in_dword_masked(HWIO_GCC_TSIF_1_RESET_ADDR, m)
#define HWIO_GCC_TSIF_1_RESET_OUT(v)      \
        out_dword(HWIO_GCC_TSIF_1_RESET_ADDR,v)
#define HWIO_GCC_TSIF_1_RESET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TSIF_1_RESET_ADDR,m,v,HWIO_GCC_TSIF_1_RESET_IN)
#define HWIO_GCC_TSIF_1_RESET_RESET_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_TSIF_1_RESET_RESET_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_SNOC_DCD_CONFIG_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00070100)
#define HWIO_GCC_SNOC_DCD_CONFIG_RMSK                                                             0xffffffff
#define HWIO_GCC_SNOC_DCD_CONFIG_IN          \
        in_dword_masked(HWIO_GCC_SNOC_DCD_CONFIG_ADDR, HWIO_GCC_SNOC_DCD_CONFIG_RMSK)
#define HWIO_GCC_SNOC_DCD_CONFIG_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_DCD_CONFIG_ADDR, m)
#define HWIO_GCC_SNOC_DCD_CONFIG_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_DCD_CONFIG_ADDR,v)
#define HWIO_GCC_SNOC_DCD_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_DCD_CONFIG_ADDR,m,v,HWIO_GCC_SNOC_DCD_CONFIG_IN)
#define HWIO_GCC_SNOC_DCD_CONFIG_DCD_ENABLE_BMSK                                                  0x80000000
#define HWIO_GCC_SNOC_DCD_CONFIG_DCD_ENABLE_SHFT                                                        0x1f
#define HWIO_GCC_SNOC_DCD_CONFIG_RESERVE_BITS30_0_BMSK                                            0x7fffffff
#define HWIO_GCC_SNOC_DCD_CONFIG_RESERVE_BITS30_0_SHFT                                                   0x0

#define HWIO_GCC_SNOC_HS_DCD_CONFIG_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00070104)
#define HWIO_GCC_SNOC_HS_DCD_CONFIG_RMSK                                                          0xffffffff
#define HWIO_GCC_SNOC_HS_DCD_CONFIG_IN          \
        in_dword_masked(HWIO_GCC_SNOC_HS_DCD_CONFIG_ADDR, HWIO_GCC_SNOC_HS_DCD_CONFIG_RMSK)
#define HWIO_GCC_SNOC_HS_DCD_CONFIG_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_HS_DCD_CONFIG_ADDR, m)
#define HWIO_GCC_SNOC_HS_DCD_CONFIG_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_HS_DCD_CONFIG_ADDR,v)
#define HWIO_GCC_SNOC_HS_DCD_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_HS_DCD_CONFIG_ADDR,m,v,HWIO_GCC_SNOC_HS_DCD_CONFIG_IN)
#define HWIO_GCC_SNOC_HS_DCD_CONFIG_DCD_ENABLE_BMSK                                               0x80000000
#define HWIO_GCC_SNOC_HS_DCD_CONFIG_DCD_ENABLE_SHFT                                                     0x1f
#define HWIO_GCC_SNOC_HS_DCD_CONFIG_RESERVE_BITS30_0_BMSK                                         0x7fffffff
#define HWIO_GCC_SNOC_HS_DCD_CONFIG_RESERVE_BITS30_0_SHFT                                                0x0

#define HWIO_GCC_CNOC_DCD_CONFIG_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00070108)
#define HWIO_GCC_CNOC_DCD_CONFIG_RMSK                                                             0xffffffff
#define HWIO_GCC_CNOC_DCD_CONFIG_IN          \
        in_dword_masked(HWIO_GCC_CNOC_DCD_CONFIG_ADDR, HWIO_GCC_CNOC_DCD_CONFIG_RMSK)
#define HWIO_GCC_CNOC_DCD_CONFIG_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_DCD_CONFIG_ADDR, m)
#define HWIO_GCC_CNOC_DCD_CONFIG_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_DCD_CONFIG_ADDR,v)
#define HWIO_GCC_CNOC_DCD_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_DCD_CONFIG_ADDR,m,v,HWIO_GCC_CNOC_DCD_CONFIG_IN)
#define HWIO_GCC_CNOC_DCD_CONFIG_DCD_ENABLE_BMSK                                                  0x80000000
#define HWIO_GCC_CNOC_DCD_CONFIG_DCD_ENABLE_SHFT                                                        0x1f
#define HWIO_GCC_CNOC_DCD_CONFIG_RESERVE_BITS30_0_BMSK                                            0x7fffffff
#define HWIO_GCC_CNOC_DCD_CONFIG_RESERVE_BITS30_0_SHFT                                                   0x0

#define HWIO_GCC_CNOC_NORTH_DCD_CONFIG_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00070114)
#define HWIO_GCC_CNOC_NORTH_DCD_CONFIG_RMSK                                                       0xffffffff
#define HWIO_GCC_CNOC_NORTH_DCD_CONFIG_IN          \
        in_dword_masked(HWIO_GCC_CNOC_NORTH_DCD_CONFIG_ADDR, HWIO_GCC_CNOC_NORTH_DCD_CONFIG_RMSK)
#define HWIO_GCC_CNOC_NORTH_DCD_CONFIG_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_NORTH_DCD_CONFIG_ADDR, m)
#define HWIO_GCC_CNOC_NORTH_DCD_CONFIG_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_NORTH_DCD_CONFIG_ADDR,v)
#define HWIO_GCC_CNOC_NORTH_DCD_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_NORTH_DCD_CONFIG_ADDR,m,v,HWIO_GCC_CNOC_NORTH_DCD_CONFIG_IN)
#define HWIO_GCC_CNOC_NORTH_DCD_CONFIG_DCD_ENABLE_BMSK                                            0x80000000
#define HWIO_GCC_CNOC_NORTH_DCD_CONFIG_DCD_ENABLE_SHFT                                                  0x1f
#define HWIO_GCC_CNOC_NORTH_DCD_CONFIG_RESERVE_BITS30_0_BMSK                                      0x7fffffff
#define HWIO_GCC_CNOC_NORTH_DCD_CONFIG_RESERVE_BITS30_0_SHFT                                             0x0

#define HWIO_GCC_SNOC_NORTH_DCD_CONFIG_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00070118)
#define HWIO_GCC_SNOC_NORTH_DCD_CONFIG_RMSK                                                       0xffffffff
#define HWIO_GCC_SNOC_NORTH_DCD_CONFIG_IN          \
        in_dword_masked(HWIO_GCC_SNOC_NORTH_DCD_CONFIG_ADDR, HWIO_GCC_SNOC_NORTH_DCD_CONFIG_RMSK)
#define HWIO_GCC_SNOC_NORTH_DCD_CONFIG_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_NORTH_DCD_CONFIG_ADDR, m)
#define HWIO_GCC_SNOC_NORTH_DCD_CONFIG_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_NORTH_DCD_CONFIG_ADDR,v)
#define HWIO_GCC_SNOC_NORTH_DCD_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_NORTH_DCD_CONFIG_ADDR,m,v,HWIO_GCC_SNOC_NORTH_DCD_CONFIG_IN)
#define HWIO_GCC_SNOC_NORTH_DCD_CONFIG_DCD_ENABLE_BMSK                                            0x80000000
#define HWIO_GCC_SNOC_NORTH_DCD_CONFIG_DCD_ENABLE_SHFT                                                  0x1f
#define HWIO_GCC_SNOC_NORTH_DCD_CONFIG_RESERVE_BITS30_1_BMSK                                      0x7ffffffe
#define HWIO_GCC_SNOC_NORTH_DCD_CONFIG_RESERVE_BITS30_1_SHFT                                             0x1
#define HWIO_GCC_SNOC_NORTH_DCD_CONFIG_DCD_DIV_VAL_SEL_BMSK                                              0x1
#define HWIO_GCC_SNOC_NORTH_DCD_CONFIG_DCD_DIV_VAL_SEL_SHFT                                              0x0

#define HWIO_GCC_SNOC_SOUTH_DCD_CONFIG_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0007011c)
#define HWIO_GCC_SNOC_SOUTH_DCD_CONFIG_RMSK                                                       0xffffffff
#define HWIO_GCC_SNOC_SOUTH_DCD_CONFIG_IN          \
        in_dword_masked(HWIO_GCC_SNOC_SOUTH_DCD_CONFIG_ADDR, HWIO_GCC_SNOC_SOUTH_DCD_CONFIG_RMSK)
#define HWIO_GCC_SNOC_SOUTH_DCD_CONFIG_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_SOUTH_DCD_CONFIG_ADDR, m)
#define HWIO_GCC_SNOC_SOUTH_DCD_CONFIG_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_SOUTH_DCD_CONFIG_ADDR,v)
#define HWIO_GCC_SNOC_SOUTH_DCD_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_SOUTH_DCD_CONFIG_ADDR,m,v,HWIO_GCC_SNOC_SOUTH_DCD_CONFIG_IN)
#define HWIO_GCC_SNOC_SOUTH_DCD_CONFIG_DCD_ENABLE_BMSK                                            0x80000000
#define HWIO_GCC_SNOC_SOUTH_DCD_CONFIG_DCD_ENABLE_SHFT                                                  0x1f
#define HWIO_GCC_SNOC_SOUTH_DCD_CONFIG_RESERVE_BITS30_1_BMSK                                      0x7ffffffe
#define HWIO_GCC_SNOC_SOUTH_DCD_CONFIG_RESERVE_BITS30_1_SHFT                                             0x1
#define HWIO_GCC_SNOC_SOUTH_DCD_CONFIG_DCD_DIV_VAL_SEL_BMSK                                              0x1
#define HWIO_GCC_SNOC_SOUTH_DCD_CONFIG_DCD_DIV_VAL_SEL_SHFT                                              0x0

#define HWIO_GCC_BIMC_HMSS_AXI_DCD_CONFIG_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00070124)
#define HWIO_GCC_BIMC_HMSS_AXI_DCD_CONFIG_RMSK                                                    0xffffffff
#define HWIO_GCC_BIMC_HMSS_AXI_DCD_CONFIG_IN          \
        in_dword_masked(HWIO_GCC_BIMC_HMSS_AXI_DCD_CONFIG_ADDR, HWIO_GCC_BIMC_HMSS_AXI_DCD_CONFIG_RMSK)
#define HWIO_GCC_BIMC_HMSS_AXI_DCD_CONFIG_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_HMSS_AXI_DCD_CONFIG_ADDR, m)
#define HWIO_GCC_BIMC_HMSS_AXI_DCD_CONFIG_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_HMSS_AXI_DCD_CONFIG_ADDR,v)
#define HWIO_GCC_BIMC_HMSS_AXI_DCD_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_HMSS_AXI_DCD_CONFIG_ADDR,m,v,HWIO_GCC_BIMC_HMSS_AXI_DCD_CONFIG_IN)
#define HWIO_GCC_BIMC_HMSS_AXI_DCD_CONFIG_DCD_ENABLE_BMSK                                         0x80000000
#define HWIO_GCC_BIMC_HMSS_AXI_DCD_CONFIG_DCD_ENABLE_SHFT                                               0x1f
#define HWIO_GCC_BIMC_HMSS_AXI_DCD_CONFIG_RESERVE_BITS30_0_BMSK                                   0x7fffffff
#define HWIO_GCC_BIMC_HMSS_AXI_DCD_CONFIG_RESERVE_BITS30_0_SHFT                                          0x0

#define HWIO_GCC_BIMC_MSS_Q6_AXI_DCD_CONFIG_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00070128)
#define HWIO_GCC_BIMC_MSS_Q6_AXI_DCD_CONFIG_RMSK                                                  0xffffffff
#define HWIO_GCC_BIMC_MSS_Q6_AXI_DCD_CONFIG_IN          \
        in_dword_masked(HWIO_GCC_BIMC_MSS_Q6_AXI_DCD_CONFIG_ADDR, HWIO_GCC_BIMC_MSS_Q6_AXI_DCD_CONFIG_RMSK)
#define HWIO_GCC_BIMC_MSS_Q6_AXI_DCD_CONFIG_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_MSS_Q6_AXI_DCD_CONFIG_ADDR, m)
#define HWIO_GCC_BIMC_MSS_Q6_AXI_DCD_CONFIG_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_MSS_Q6_AXI_DCD_CONFIG_ADDR,v)
#define HWIO_GCC_BIMC_MSS_Q6_AXI_DCD_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_MSS_Q6_AXI_DCD_CONFIG_ADDR,m,v,HWIO_GCC_BIMC_MSS_Q6_AXI_DCD_CONFIG_IN)
#define HWIO_GCC_BIMC_MSS_Q6_AXI_DCD_CONFIG_DCD_ENABLE_BMSK                                       0x80000000
#define HWIO_GCC_BIMC_MSS_Q6_AXI_DCD_CONFIG_DCD_ENABLE_SHFT                                             0x1f
#define HWIO_GCC_BIMC_MSS_Q6_AXI_DCD_CONFIG_RESERVE_BITS30_0_BMSK                                 0x7fffffff
#define HWIO_GCC_BIMC_MSS_Q6_AXI_DCD_CONFIG_RESERVE_BITS30_0_SHFT                                        0x0

#define HWIO_GCC_BIMC_GFX_DCD_CONFIG_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0007012c)
#define HWIO_GCC_BIMC_GFX_DCD_CONFIG_RMSK                                                         0xffffffff
#define HWIO_GCC_BIMC_GFX_DCD_CONFIG_IN          \
        in_dword_masked(HWIO_GCC_BIMC_GFX_DCD_CONFIG_ADDR, HWIO_GCC_BIMC_GFX_DCD_CONFIG_RMSK)
#define HWIO_GCC_BIMC_GFX_DCD_CONFIG_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_GFX_DCD_CONFIG_ADDR, m)
#define HWIO_GCC_BIMC_GFX_DCD_CONFIG_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_GFX_DCD_CONFIG_ADDR,v)
#define HWIO_GCC_BIMC_GFX_DCD_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_GFX_DCD_CONFIG_ADDR,m,v,HWIO_GCC_BIMC_GFX_DCD_CONFIG_IN)
#define HWIO_GCC_BIMC_GFX_DCD_CONFIG_DCD_ENABLE_BMSK                                              0x80000000
#define HWIO_GCC_BIMC_GFX_DCD_CONFIG_DCD_ENABLE_SHFT                                                    0x1f
#define HWIO_GCC_BIMC_GFX_DCD_CONFIG_RESERVE_BITS30_0_BMSK                                        0x7fffffff
#define HWIO_GCC_BIMC_GFX_DCD_CONFIG_RESERVE_BITS30_0_SHFT                                               0x0

#define HWIO_GCC_BIMC_CORE_DCD_CONFIG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00070130)
#define HWIO_GCC_BIMC_CORE_DCD_CONFIG_RMSK                                                        0xffffffff
#define HWIO_GCC_BIMC_CORE_DCD_CONFIG_IN          \
        in_dword_masked(HWIO_GCC_BIMC_CORE_DCD_CONFIG_ADDR, HWIO_GCC_BIMC_CORE_DCD_CONFIG_RMSK)
#define HWIO_GCC_BIMC_CORE_DCD_CONFIG_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_CORE_DCD_CONFIG_ADDR, m)
#define HWIO_GCC_BIMC_CORE_DCD_CONFIG_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_CORE_DCD_CONFIG_ADDR,v)
#define HWIO_GCC_BIMC_CORE_DCD_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_CORE_DCD_CONFIG_ADDR,m,v,HWIO_GCC_BIMC_CORE_DCD_CONFIG_IN)
#define HWIO_GCC_BIMC_CORE_DCD_CONFIG_DCD_ENABLE_BMSK                                             0x80000000
#define HWIO_GCC_BIMC_CORE_DCD_CONFIG_DCD_ENABLE_SHFT                                                   0x1f
#define HWIO_GCC_BIMC_CORE_DCD_CONFIG_RESERVE_BITS30_0_BMSK                                       0x7fffffff
#define HWIO_GCC_BIMC_CORE_DCD_CONFIG_RESERVE_BITS30_0_SHFT                                              0x0

#define HWIO_GCC_CDSP_BIMC_DCD_CONFIG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00070134)
#define HWIO_GCC_CDSP_BIMC_DCD_CONFIG_RMSK                                                        0xffffffff
#define HWIO_GCC_CDSP_BIMC_DCD_CONFIG_IN          \
        in_dword_masked(HWIO_GCC_CDSP_BIMC_DCD_CONFIG_ADDR, HWIO_GCC_CDSP_BIMC_DCD_CONFIG_RMSK)
#define HWIO_GCC_CDSP_BIMC_DCD_CONFIG_INM(m)      \
        in_dword_masked(HWIO_GCC_CDSP_BIMC_DCD_CONFIG_ADDR, m)
#define HWIO_GCC_CDSP_BIMC_DCD_CONFIG_OUT(v)      \
        out_dword(HWIO_GCC_CDSP_BIMC_DCD_CONFIG_ADDR,v)
#define HWIO_GCC_CDSP_BIMC_DCD_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CDSP_BIMC_DCD_CONFIG_ADDR,m,v,HWIO_GCC_CDSP_BIMC_DCD_CONFIG_IN)
#define HWIO_GCC_CDSP_BIMC_DCD_CONFIG_DCD_ENABLE_BMSK                                             0x80000000
#define HWIO_GCC_CDSP_BIMC_DCD_CONFIG_DCD_ENABLE_SHFT                                                   0x1f
#define HWIO_GCC_CDSP_BIMC_DCD_CONFIG_RESERVE_BITS30_0_BMSK                                       0x7fffffff
#define HWIO_GCC_CDSP_BIMC_DCD_CONFIG_RESERVE_BITS30_0_SHFT                                              0x0

#define HWIO_GCC_CNOC_SOUTH_DCD_CONFIG_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00070138)
#define HWIO_GCC_CNOC_SOUTH_DCD_CONFIG_RMSK                                                       0xffffffff
#define HWIO_GCC_CNOC_SOUTH_DCD_CONFIG_IN          \
        in_dword_masked(HWIO_GCC_CNOC_SOUTH_DCD_CONFIG_ADDR, HWIO_GCC_CNOC_SOUTH_DCD_CONFIG_RMSK)
#define HWIO_GCC_CNOC_SOUTH_DCD_CONFIG_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_SOUTH_DCD_CONFIG_ADDR, m)
#define HWIO_GCC_CNOC_SOUTH_DCD_CONFIG_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_SOUTH_DCD_CONFIG_ADDR,v)
#define HWIO_GCC_CNOC_SOUTH_DCD_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_SOUTH_DCD_CONFIG_ADDR,m,v,HWIO_GCC_CNOC_SOUTH_DCD_CONFIG_IN)
#define HWIO_GCC_CNOC_SOUTH_DCD_CONFIG_DCD_ENABLE_BMSK                                            0x80000000
#define HWIO_GCC_CNOC_SOUTH_DCD_CONFIG_DCD_ENABLE_SHFT                                                  0x1f
#define HWIO_GCC_CNOC_SOUTH_DCD_CONFIG_RESERVE_BITS30_0_BMSK                                      0x7fffffff
#define HWIO_GCC_CNOC_SOUTH_DCD_CONFIG_RESERVE_BITS30_0_SHFT                                             0x0

#define HWIO_GCC_CNOC_PERIPH_NORTH_DCD_CONFIG_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00070140)
#define HWIO_GCC_CNOC_PERIPH_NORTH_DCD_CONFIG_RMSK                                                0xffffffff
#define HWIO_GCC_CNOC_PERIPH_NORTH_DCD_CONFIG_IN          \
        in_dword_masked(HWIO_GCC_CNOC_PERIPH_NORTH_DCD_CONFIG_ADDR, HWIO_GCC_CNOC_PERIPH_NORTH_DCD_CONFIG_RMSK)
#define HWIO_GCC_CNOC_PERIPH_NORTH_DCD_CONFIG_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_PERIPH_NORTH_DCD_CONFIG_ADDR, m)
#define HWIO_GCC_CNOC_PERIPH_NORTH_DCD_CONFIG_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_PERIPH_NORTH_DCD_CONFIG_ADDR,v)
#define HWIO_GCC_CNOC_PERIPH_NORTH_DCD_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_PERIPH_NORTH_DCD_CONFIG_ADDR,m,v,HWIO_GCC_CNOC_PERIPH_NORTH_DCD_CONFIG_IN)
#define HWIO_GCC_CNOC_PERIPH_NORTH_DCD_CONFIG_DCD_ENABLE_BMSK                                     0x80000000
#define HWIO_GCC_CNOC_PERIPH_NORTH_DCD_CONFIG_DCD_ENABLE_SHFT                                           0x1f
#define HWIO_GCC_CNOC_PERIPH_NORTH_DCD_CONFIG_RESERVE_BITS30_0_BMSK                               0x7fffffff
#define HWIO_GCC_CNOC_PERIPH_NORTH_DCD_CONFIG_RESERVE_BITS30_0_SHFT                                      0x0

#define HWIO_GCC_USB3_PHY_PIPE_MISC_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00050008)
#define HWIO_GCC_USB3_PHY_PIPE_MISC_RMSK                                                               0x300
#define HWIO_GCC_USB3_PHY_PIPE_MISC_IN          \
        in_dword_masked(HWIO_GCC_USB3_PHY_PIPE_MISC_ADDR, HWIO_GCC_USB3_PHY_PIPE_MISC_RMSK)
#define HWIO_GCC_USB3_PHY_PIPE_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_USB3_PHY_PIPE_MISC_ADDR, m)
#define HWIO_GCC_USB3_PHY_PIPE_MISC_OUT(v)      \
        out_dword(HWIO_GCC_USB3_PHY_PIPE_MISC_ADDR,v)
#define HWIO_GCC_USB3_PHY_PIPE_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB3_PHY_PIPE_MISC_ADDR,m,v,HWIO_GCC_USB3_PHY_PIPE_MISC_IN)
#define HWIO_GCC_USB3_PHY_PIPE_MISC_SRC_SEL_BMSK                                                       0x300
#define HWIO_GCC_USB3_PHY_PIPE_MISC_SRC_SEL_SHFT                                                         0x8

#define HWIO_GCC_MMSS_MISC_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0000902c)
#define HWIO_GCC_MMSS_MISC_RMSK                                                                      0x30003
#define HWIO_GCC_MMSS_MISC_IN          \
        in_dword_masked(HWIO_GCC_MMSS_MISC_ADDR, HWIO_GCC_MMSS_MISC_RMSK)
#define HWIO_GCC_MMSS_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_MMSS_MISC_ADDR, m)
#define HWIO_GCC_MMSS_MISC_OUT(v)      \
        out_dword(HWIO_GCC_MMSS_MISC_ADDR,v)
#define HWIO_GCC_MMSS_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMSS_MISC_ADDR,m,v,HWIO_GCC_MMSS_MISC_IN)
#define HWIO_GCC_MMSS_MISC_CLK_DIV_BMSK                                                              0x30000
#define HWIO_GCC_MMSS_MISC_CLK_DIV_SHFT                                                                 0x10
#define HWIO_GCC_MMSS_MISC_GPLL0_SRC_DISABLE_BMSK                                                        0x2
#define HWIO_GCC_MMSS_MISC_GPLL0_SRC_DISABLE_SHFT                                                        0x1
#define HWIO_GCC_MMSS_MISC_GPLL0_DIV_SRC_DISABLE_BMSK                                                    0x1
#define HWIO_GCC_MMSS_MISC_GPLL0_DIV_SRC_DISABLE_SHFT                                                    0x0

#define HWIO_GCC_GPU_MISC_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00071028)
#define HWIO_GCC_GPU_MISC_RMSK                                                                       0x30003
#define HWIO_GCC_GPU_MISC_IN          \
        in_dword_masked(HWIO_GCC_GPU_MISC_ADDR, HWIO_GCC_GPU_MISC_RMSK)
#define HWIO_GCC_GPU_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_GPU_MISC_ADDR, m)
#define HWIO_GCC_GPU_MISC_OUT(v)      \
        out_dword(HWIO_GCC_GPU_MISC_ADDR,v)
#define HWIO_GCC_GPU_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPU_MISC_ADDR,m,v,HWIO_GCC_GPU_MISC_IN)
#define HWIO_GCC_GPU_MISC_CLK_DIV_BMSK                                                               0x30000
#define HWIO_GCC_GPU_MISC_CLK_DIV_SHFT                                                                  0x10
#define HWIO_GCC_GPU_MISC_GPLL0_SRC_DISABLE_BMSK                                                         0x2
#define HWIO_GCC_GPU_MISC_GPLL0_SRC_DISABLE_SHFT                                                         0x1
#define HWIO_GCC_GPU_MISC_GPLL0_DIV_SRC_DISABLE_BMSK                                                     0x1
#define HWIO_GCC_GPU_MISC_GPLL0_DIV_SRC_DISABLE_SHFT                                                     0x0

#define HWIO_GCC_RESET_DEBUG_ENABLE_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00061000)
#define HWIO_GCC_RESET_DEBUG_ENABLE_RMSK                                                               0xfff
#define HWIO_GCC_RESET_DEBUG_ENABLE_IN          \
        in_dword_masked(HWIO_GCC_RESET_DEBUG_ENABLE_ADDR, HWIO_GCC_RESET_DEBUG_ENABLE_RMSK)
#define HWIO_GCC_RESET_DEBUG_ENABLE_INM(m)      \
        in_dword_masked(HWIO_GCC_RESET_DEBUG_ENABLE_ADDR, m)
#define HWIO_GCC_RESET_DEBUG_ENABLE_OUT(v)      \
        out_dword(HWIO_GCC_RESET_DEBUG_ENABLE_ADDR,v)
#define HWIO_GCC_RESET_DEBUG_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RESET_DEBUG_ENABLE_ADDR,m,v,HWIO_GCC_RESET_DEBUG_ENABLE_IN)
#define HWIO_GCC_RESET_DEBUG_ENABLE_ALLOW_SW_BASED_RST_DBG_EN_BMSK                                     0x800
#define HWIO_GCC_RESET_DEBUG_ENABLE_ALLOW_SW_BASED_RST_DBG_EN_SHFT                                       0xb
#define HWIO_GCC_RESET_DEBUG_ENABLE_PRE_SW_SRST_TMR_EN_BMSK                                            0x400
#define HWIO_GCC_RESET_DEBUG_ENABLE_PRE_SW_SRST_TMR_EN_SHFT                                              0xa
#define HWIO_GCC_RESET_DEBUG_ENABLE_EUD_T32_SRST_EN_BMSK                                               0x200
#define HWIO_GCC_RESET_DEBUG_ENABLE_EUD_T32_SRST_EN_SHFT                                                 0x9
#define HWIO_GCC_RESET_DEBUG_ENABLE_EUD_RESET_SECOND_PASS_EN_BMSK                                      0x100
#define HWIO_GCC_RESET_DEBUG_ENABLE_EUD_RESET_SECOND_PASS_EN_SHFT                                        0x8
#define HWIO_GCC_RESET_DEBUG_ENABLE_DISABLE_APCS_ALT_ARES_BMSK                                          0x80
#define HWIO_GCC_RESET_DEBUG_ENABLE_DISABLE_APCS_ALT_ARES_SHFT                                           0x7
#define HWIO_GCC_RESET_DEBUG_ENABLE_SECURE_WDOG_RESET_DEBUG_EN_BMSK                                     0x40
#define HWIO_GCC_RESET_DEBUG_ENABLE_SECURE_WDOG_RESET_DEBUG_EN_SHFT                                      0x6
#define HWIO_GCC_RESET_DEBUG_ENABLE_MSM_TSENSE_RESET_DEBUG_EN_BMSK                                      0x20
#define HWIO_GCC_RESET_DEBUG_ENABLE_MSM_TSENSE_RESET_DEBUG_EN_SHFT                                       0x5
#define HWIO_GCC_RESET_DEBUG_ENABLE_PMIC_RESIN_RESET_DEBUG_EN_BMSK                                      0x10
#define HWIO_GCC_RESET_DEBUG_ENABLE_PMIC_RESIN_RESET_DEBUG_EN_SHFT                                       0x4
#define HWIO_GCC_RESET_DEBUG_ENABLE_PROC_HALT_EN_BMSK                                                    0x8
#define HWIO_GCC_RESET_DEBUG_ENABLE_PROC_HALT_EN_SHFT                                                    0x3
#define HWIO_GCC_RESET_DEBUG_ENABLE_AUTO_PS_HOLD_SET_EN_BMSK                                             0x4
#define HWIO_GCC_RESET_DEBUG_ENABLE_AUTO_PS_HOLD_SET_EN_SHFT                                             0x2
#define HWIO_GCC_RESET_DEBUG_ENABLE_ACCESS_RESET_FIRST_PASS_EN_BMSK                                      0x2
#define HWIO_GCC_RESET_DEBUG_ENABLE_ACCESS_RESET_FIRST_PASS_EN_SHFT                                      0x1
#define HWIO_GCC_RESET_DEBUG_ENABLE_DEBUG_RESET_FIRST_PASS_EN_BMSK                                       0x1
#define HWIO_GCC_RESET_DEBUG_ENABLE_DEBUG_RESET_FIRST_PASS_EN_SHFT                                       0x0

#define HWIO_GCC_RESET_FSM_CTRL_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00061004)
#define HWIO_GCC_RESET_FSM_CTRL_RMSK                                                                     0x7
#define HWIO_GCC_RESET_FSM_CTRL_IN          \
        in_dword_masked(HWIO_GCC_RESET_FSM_CTRL_ADDR, HWIO_GCC_RESET_FSM_CTRL_RMSK)
#define HWIO_GCC_RESET_FSM_CTRL_INM(m)      \
        in_dword_masked(HWIO_GCC_RESET_FSM_CTRL_ADDR, m)
#define HWIO_GCC_RESET_FSM_CTRL_OUT(v)      \
        out_dword(HWIO_GCC_RESET_FSM_CTRL_ADDR,v)
#define HWIO_GCC_RESET_FSM_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RESET_FSM_CTRL_ADDR,m,v,HWIO_GCC_RESET_FSM_CTRL_IN)
#define HWIO_GCC_RESET_FSM_CTRL_FIRST_PASS_TMR_EN_BMSK                                                   0x4
#define HWIO_GCC_RESET_FSM_CTRL_FIRST_PASS_TMR_EN_SHFT                                                   0x2
#define HWIO_GCC_RESET_FSM_CTRL_FIRST_PASS_COMPLETE_BMSK                                                 0x2
#define HWIO_GCC_RESET_FSM_CTRL_FIRST_PASS_COMPLETE_SHFT                                                 0x1
#define HWIO_GCC_RESET_FSM_CTRL_BLOCK_RESIN_BMSK                                                         0x1
#define HWIO_GCC_RESET_FSM_CTRL_BLOCK_RESIN_SHFT                                                         0x0

#define HWIO_GCC_WIND_DOWN_TIMER_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00061008)
#define HWIO_GCC_WIND_DOWN_TIMER_RMSK                                                             0xffffffff
#define HWIO_GCC_WIND_DOWN_TIMER_IN          \
        in_dword_masked(HWIO_GCC_WIND_DOWN_TIMER_ADDR, HWIO_GCC_WIND_DOWN_TIMER_RMSK)
#define HWIO_GCC_WIND_DOWN_TIMER_INM(m)      \
        in_dword_masked(HWIO_GCC_WIND_DOWN_TIMER_ADDR, m)
#define HWIO_GCC_WIND_DOWN_TIMER_OUT(v)      \
        out_dword(HWIO_GCC_WIND_DOWN_TIMER_ADDR,v)
#define HWIO_GCC_WIND_DOWN_TIMER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_WIND_DOWN_TIMER_ADDR,m,v,HWIO_GCC_WIND_DOWN_TIMER_IN)
#define HWIO_GCC_WIND_DOWN_TIMER_RESERVE_BITS31_16_BMSK                                           0xffff0000
#define HWIO_GCC_WIND_DOWN_TIMER_RESERVE_BITS31_16_SHFT                                                 0x10
#define HWIO_GCC_WIND_DOWN_TIMER_TIMER_VAL_BMSK                                                       0xffff
#define HWIO_GCC_WIND_DOWN_TIMER_TIMER_VAL_SHFT                                                          0x0

#define HWIO_GCC_SAVE_CONTENTS_TIMER_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0006100c)
#define HWIO_GCC_SAVE_CONTENTS_TIMER_RMSK                                                         0xffffffff
#define HWIO_GCC_SAVE_CONTENTS_TIMER_IN          \
        in_dword_masked(HWIO_GCC_SAVE_CONTENTS_TIMER_ADDR, HWIO_GCC_SAVE_CONTENTS_TIMER_RMSK)
#define HWIO_GCC_SAVE_CONTENTS_TIMER_INM(m)      \
        in_dword_masked(HWIO_GCC_SAVE_CONTENTS_TIMER_ADDR, m)
#define HWIO_GCC_SAVE_CONTENTS_TIMER_OUT(v)      \
        out_dword(HWIO_GCC_SAVE_CONTENTS_TIMER_ADDR,v)
#define HWIO_GCC_SAVE_CONTENTS_TIMER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SAVE_CONTENTS_TIMER_ADDR,m,v,HWIO_GCC_SAVE_CONTENTS_TIMER_IN)
#define HWIO_GCC_SAVE_CONTENTS_TIMER_RESERVE_BITS31_16_BMSK                                       0xffff0000
#define HWIO_GCC_SAVE_CONTENTS_TIMER_RESERVE_BITS31_16_SHFT                                             0x10
#define HWIO_GCC_SAVE_CONTENTS_TIMER_TIMER_VAL_BMSK                                                   0xffff
#define HWIO_GCC_SAVE_CONTENTS_TIMER_TIMER_VAL_SHFT                                                      0x0

#define HWIO_GCC_STOP_CAPTURE_TIMER_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00061010)
#define HWIO_GCC_STOP_CAPTURE_TIMER_RMSK                                                          0xffffffff
#define HWIO_GCC_STOP_CAPTURE_TIMER_IN          \
        in_dword_masked(HWIO_GCC_STOP_CAPTURE_TIMER_ADDR, HWIO_GCC_STOP_CAPTURE_TIMER_RMSK)
#define HWIO_GCC_STOP_CAPTURE_TIMER_INM(m)      \
        in_dword_masked(HWIO_GCC_STOP_CAPTURE_TIMER_ADDR, m)
#define HWIO_GCC_STOP_CAPTURE_TIMER_OUT(v)      \
        out_dword(HWIO_GCC_STOP_CAPTURE_TIMER_ADDR,v)
#define HWIO_GCC_STOP_CAPTURE_TIMER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_STOP_CAPTURE_TIMER_ADDR,m,v,HWIO_GCC_STOP_CAPTURE_TIMER_IN)
#define HWIO_GCC_STOP_CAPTURE_TIMER_RESERVE_BITS31_16_BMSK                                        0xffff0000
#define HWIO_GCC_STOP_CAPTURE_TIMER_RESERVE_BITS31_16_SHFT                                              0x10
#define HWIO_GCC_STOP_CAPTURE_TIMER_TIMER_VAL_BMSK                                                    0xffff
#define HWIO_GCC_STOP_CAPTURE_TIMER_TIMER_VAL_SHFT                                                       0x0

#define HWIO_GCC_PREPARE_FOR_RESET_TIMER_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00061014)
#define HWIO_GCC_PREPARE_FOR_RESET_TIMER_RMSK                                                     0xffffffff
#define HWIO_GCC_PREPARE_FOR_RESET_TIMER_IN          \
        in_dword_masked(HWIO_GCC_PREPARE_FOR_RESET_TIMER_ADDR, HWIO_GCC_PREPARE_FOR_RESET_TIMER_RMSK)
#define HWIO_GCC_PREPARE_FOR_RESET_TIMER_INM(m)      \
        in_dword_masked(HWIO_GCC_PREPARE_FOR_RESET_TIMER_ADDR, m)
#define HWIO_GCC_PREPARE_FOR_RESET_TIMER_OUT(v)      \
        out_dword(HWIO_GCC_PREPARE_FOR_RESET_TIMER_ADDR,v)
#define HWIO_GCC_PREPARE_FOR_RESET_TIMER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PREPARE_FOR_RESET_TIMER_ADDR,m,v,HWIO_GCC_PREPARE_FOR_RESET_TIMER_IN)
#define HWIO_GCC_PREPARE_FOR_RESET_TIMER_RESERVE_BITS31_16_BMSK                                   0xffff0000
#define HWIO_GCC_PREPARE_FOR_RESET_TIMER_RESERVE_BITS31_16_SHFT                                         0x10
#define HWIO_GCC_PREPARE_FOR_RESET_TIMER_TIMER_VAL_BMSK                                               0xffff
#define HWIO_GCC_PREPARE_FOR_RESET_TIMER_TIMER_VAL_SHFT                                                  0x0

#define HWIO_GCC_FIRST_PASS_TIMEOUT_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00061018)
#define HWIO_GCC_FIRST_PASS_TIMEOUT_RMSK                                                          0xffffffff
#define HWIO_GCC_FIRST_PASS_TIMEOUT_IN          \
        in_dword_masked(HWIO_GCC_FIRST_PASS_TIMEOUT_ADDR, HWIO_GCC_FIRST_PASS_TIMEOUT_RMSK)
#define HWIO_GCC_FIRST_PASS_TIMEOUT_INM(m)      \
        in_dword_masked(HWIO_GCC_FIRST_PASS_TIMEOUT_ADDR, m)
#define HWIO_GCC_FIRST_PASS_TIMEOUT_OUT(v)      \
        out_dword(HWIO_GCC_FIRST_PASS_TIMEOUT_ADDR,v)
#define HWIO_GCC_FIRST_PASS_TIMEOUT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_FIRST_PASS_TIMEOUT_ADDR,m,v,HWIO_GCC_FIRST_PASS_TIMEOUT_IN)
#define HWIO_GCC_FIRST_PASS_TIMEOUT_TIMER_VAL_BMSK                                                0xffffffff
#define HWIO_GCC_FIRST_PASS_TIMEOUT_TIMER_VAL_SHFT                                                       0x0

#define HWIO_GCC_PRE_SW_SRST_TIMEOUT_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0006101c)
#define HWIO_GCC_PRE_SW_SRST_TIMEOUT_RMSK                                                         0xffffffff
#define HWIO_GCC_PRE_SW_SRST_TIMEOUT_IN          \
        in_dword_masked(HWIO_GCC_PRE_SW_SRST_TIMEOUT_ADDR, HWIO_GCC_PRE_SW_SRST_TIMEOUT_RMSK)
#define HWIO_GCC_PRE_SW_SRST_TIMEOUT_INM(m)      \
        in_dword_masked(HWIO_GCC_PRE_SW_SRST_TIMEOUT_ADDR, m)
#define HWIO_GCC_PRE_SW_SRST_TIMEOUT_OUT(v)      \
        out_dword(HWIO_GCC_PRE_SW_SRST_TIMEOUT_ADDR,v)
#define HWIO_GCC_PRE_SW_SRST_TIMEOUT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PRE_SW_SRST_TIMEOUT_ADDR,m,v,HWIO_GCC_PRE_SW_SRST_TIMEOUT_IN)
#define HWIO_GCC_PRE_SW_SRST_TIMEOUT_RESERVE_BITS31_8_BMSK                                        0xffffff00
#define HWIO_GCC_PRE_SW_SRST_TIMEOUT_RESERVE_BITS31_8_SHFT                                               0x8
#define HWIO_GCC_PRE_SW_SRST_TIMEOUT_TIMER_VAL_BMSK                                                     0xff
#define HWIO_GCC_PRE_SW_SRST_TIMEOUT_TIMER_VAL_SHFT                                                      0x0

#define HWIO_GCC_RESET_STATUS_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00061020)
#define HWIO_GCC_RESET_STATUS_RMSK                                                                     0x3ff
#define HWIO_GCC_RESET_STATUS_IN          \
        in_dword_masked(HWIO_GCC_RESET_STATUS_ADDR, HWIO_GCC_RESET_STATUS_RMSK)
#define HWIO_GCC_RESET_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_RESET_STATUS_ADDR, m)
#define HWIO_GCC_RESET_STATUS_OUT(v)      \
        out_dword(HWIO_GCC_RESET_STATUS_ADDR,v)
#define HWIO_GCC_RESET_STATUS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RESET_STATUS_ADDR,m,v,HWIO_GCC_RESET_STATUS_IN)
#define HWIO_GCC_RESET_STATUS_PS_HOLD_STATUS_BMSK                                                      0x200
#define HWIO_GCC_RESET_STATUS_PS_HOLD_STATUS_SHFT                                                        0x9
#define HWIO_GCC_RESET_STATUS_QDSS_SW_SRST_RESET_STATUS_BMSK                                           0x100
#define HWIO_GCC_RESET_STATUS_QDSS_SW_SRST_RESET_STATUS_SHFT                                             0x8
#define HWIO_GCC_RESET_STATUS_EUD_SRST_RESET_STATUS_BMSK                                                0x80
#define HWIO_GCC_RESET_STATUS_EUD_SRST_RESET_STATUS_SHFT                                                 0x7
#define HWIO_GCC_RESET_STATUS_PMIC_ABNORMAL_RESIN_RESET_STATUS_BMSK                                     0x40
#define HWIO_GCC_RESET_STATUS_PMIC_ABNORMAL_RESIN_RESET_STATUS_SHFT                                      0x6
#define HWIO_GCC_RESET_STATUS_MSM_TSENSE1_RESET_STATUS_BMSK                                             0x20
#define HWIO_GCC_RESET_STATUS_MSM_TSENSE1_RESET_STATUS_SHFT                                              0x5
#define HWIO_GCC_RESET_STATUS_PROC_HALT_CTI_STATUS_BMSK                                                 0x10
#define HWIO_GCC_RESET_STATUS_PROC_HALT_CTI_STATUS_SHFT                                                  0x4
#define HWIO_GCC_RESET_STATUS_SRST_RESET_STATUS_BMSK                                                     0x8
#define HWIO_GCC_RESET_STATUS_SRST_RESET_STATUS_SHFT                                                     0x3
#define HWIO_GCC_RESET_STATUS_MSM_TSENSE0_RESET_STATUS_BMSK                                              0x4
#define HWIO_GCC_RESET_STATUS_MSM_TSENSE0_RESET_STATUS_SHFT                                              0x2
#define HWIO_GCC_RESET_STATUS_PMIC_RESIN_RESET_STATUS_BMSK                                               0x2
#define HWIO_GCC_RESET_STATUS_PMIC_RESIN_RESET_STATUS_SHFT                                               0x1
#define HWIO_GCC_RESET_STATUS_SECURE_WDOG_EXPIRE_RESET_STATUS_BMSK                                       0x1
#define HWIO_GCC_RESET_STATUS_SECURE_WDOG_EXPIRE_RESET_STATUS_SHFT                                       0x0

#define HWIO_GCC_RESET_FSM_STATUS_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00061024)
#define HWIO_GCC_RESET_FSM_STATUS_RMSK                                                                 0x7ff
#define HWIO_GCC_RESET_FSM_STATUS_IN          \
        in_dword_masked(HWIO_GCC_RESET_FSM_STATUS_ADDR, HWIO_GCC_RESET_FSM_STATUS_RMSK)
#define HWIO_GCC_RESET_FSM_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_RESET_FSM_STATUS_ADDR, m)
#define HWIO_GCC_RESET_FSM_STATUS_OUT(v)      \
        out_dword(HWIO_GCC_RESET_FSM_STATUS_ADDR,v)
#define HWIO_GCC_RESET_FSM_STATUS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RESET_FSM_STATUS_ADDR,m,v,HWIO_GCC_RESET_FSM_STATUS_IN)
#define HWIO_GCC_RESET_FSM_STATUS_FIRST_PASS_EXPIRE_BMSK                                               0x400
#define HWIO_GCC_RESET_FSM_STATUS_FIRST_PASS_EXPIRE_SHFT                                                 0xa
#define HWIO_GCC_RESET_FSM_STATUS_FIRST_PASS_TIMER_LD_BMSK                                             0x200
#define HWIO_GCC_RESET_FSM_STATUS_FIRST_PASS_TIMER_LD_SHFT                                               0x9
#define HWIO_GCC_RESET_FSM_STATUS_BLOCK_RESIN_ASET_BMSK                                                0x100
#define HWIO_GCC_RESET_FSM_STATUS_BLOCK_RESIN_ASET_SHFT                                                  0x8
#define HWIO_GCC_RESET_FSM_STATUS_BLOCK_RESIN_ARES_BMSK                                                 0x80
#define HWIO_GCC_RESET_FSM_STATUS_BLOCK_RESIN_ARES_SHFT                                                  0x7
#define HWIO_GCC_RESET_FSM_STATUS_DBG_TIMER_TRIGGER_BMSK                                                0x40
#define HWIO_GCC_RESET_FSM_STATUS_DBG_TIMER_TRIGGER_SHFT                                                 0x6
#define HWIO_GCC_RESET_FSM_STATUS_RESET_DEBUG_READY_BMSK                                                0x20
#define HWIO_GCC_RESET_FSM_STATUS_RESET_DEBUG_READY_SHFT                                                 0x5
#define HWIO_GCC_RESET_FSM_STATUS_FIRST_PASS_BMSK                                                       0x10
#define HWIO_GCC_RESET_FSM_STATUS_FIRST_PASS_SHFT                                                        0x4
#define HWIO_GCC_RESET_FSM_STATUS_RESERVE_BITS3_BMSK                                                     0x8
#define HWIO_GCC_RESET_FSM_STATUS_RESERVE_BITS3_SHFT                                                     0x3
#define HWIO_GCC_RESET_FSM_STATUS_FSM_STATE_BMSK                                                         0x7
#define HWIO_GCC_RESET_FSM_STATUS_FSM_STATE_SHFT                                                         0x0

#define HWIO_GCC_TIC_MISC_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0005e000)
#define HWIO_GCC_TIC_MISC_RMSK                                                                           0x3
#define HWIO_GCC_TIC_MISC_IN          \
        in_dword_masked(HWIO_GCC_TIC_MISC_ADDR, HWIO_GCC_TIC_MISC_RMSK)
#define HWIO_GCC_TIC_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_TIC_MISC_ADDR, m)
#define HWIO_GCC_TIC_MISC_OUT(v)      \
        out_dword(HWIO_GCC_TIC_MISC_ADDR,v)
#define HWIO_GCC_TIC_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TIC_MISC_ADDR,m,v,HWIO_GCC_TIC_MISC_IN)
#define HWIO_GCC_TIC_MISC_APCS_SANS_BOOT_PROC_RESET_IN_TIC_BMSK                                          0x2
#define HWIO_GCC_TIC_MISC_APCS_SANS_BOOT_PROC_RESET_IN_TIC_SHFT                                          0x1
#define HWIO_GCC_TIC_MISC_BOOT_PROC_RESET_IN_TIC_BMSK                                                    0x1
#define HWIO_GCC_TIC_MISC_BOOT_PROC_RESET_IN_TIC_SHFT                                                    0x0

#define HWIO_GCC_APCS_MISC_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0005f000)
#define HWIO_GCC_APCS_MISC_RMSK                                                                          0x1
#define HWIO_GCC_APCS_MISC_IN          \
        in_dword_masked(HWIO_GCC_APCS_MISC_ADDR, HWIO_GCC_APCS_MISC_RMSK)
#define HWIO_GCC_APCS_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_MISC_ADDR, m)
#define HWIO_GCC_APCS_MISC_OUT(v)      \
        out_dword(HWIO_GCC_APCS_MISC_ADDR,v)
#define HWIO_GCC_APCS_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_MISC_ADDR,m,v,HWIO_GCC_APCS_MISC_IN)
#define HWIO_GCC_APCS_MISC_RPM_RESET_BMSK                                                                0x1
#define HWIO_GCC_APCS_MISC_RPM_RESET_SHFT                                                                0x0

#define HWIO_GCC_APCS_RESET_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00060000)
#define HWIO_GCC_APCS_RESET_RMSK                                                                         0x3
#define HWIO_GCC_APCS_RESET_IN          \
        in_dword_masked(HWIO_GCC_APCS_RESET_ADDR, HWIO_GCC_APCS_RESET_RMSK)
#define HWIO_GCC_APCS_RESET_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_RESET_ADDR, m)
#define HWIO_GCC_APCS_RESET_OUT(v)      \
        out_dword(HWIO_GCC_APCS_RESET_ADDR,v)
#define HWIO_GCC_APCS_RESET_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_RESET_ADDR,m,v,HWIO_GCC_APCS_RESET_IN)
#define HWIO_GCC_APCS_RESET_APCS_SANS_BOOT_PROC_RESET_BMSK                                               0x2
#define HWIO_GCC_APCS_RESET_APCS_SANS_BOOT_PROC_RESET_SHFT                                               0x1
#define HWIO_GCC_APCS_RESET_BOOT_PROC_RESET_BMSK                                                         0x1
#define HWIO_GCC_APCS_RESET_BOOT_PROC_RESET_SHFT                                                         0x0

#define HWIO_GCC_TZ_VOTE_GPU_SMMU_CLK_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0007b000)
#define HWIO_GCC_TZ_VOTE_GPU_SMMU_CLK_RMSK                                                        0x80000001
#define HWIO_GCC_TZ_VOTE_GPU_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_TZ_VOTE_GPU_SMMU_CLK_ADDR, HWIO_GCC_TZ_VOTE_GPU_SMMU_CLK_RMSK)
#define HWIO_GCC_TZ_VOTE_GPU_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_TZ_VOTE_GPU_SMMU_CLK_ADDR, m)
#define HWIO_GCC_TZ_VOTE_GPU_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_TZ_VOTE_GPU_SMMU_CLK_ADDR,v)
#define HWIO_GCC_TZ_VOTE_GPU_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TZ_VOTE_GPU_SMMU_CLK_ADDR,m,v,HWIO_GCC_TZ_VOTE_GPU_SMMU_CLK_IN)
#define HWIO_GCC_TZ_VOTE_GPU_SMMU_CLK_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_TZ_VOTE_GPU_SMMU_CLK_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_TZ_VOTE_GPU_SMMU_CLK_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_TZ_VOTE_GPU_SMMU_CLK_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_TZ_VOTE_AGGRE2_NOC_SMMU_CLK_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0007b008)
#define HWIO_GCC_TZ_VOTE_AGGRE2_NOC_SMMU_CLK_RMSK                                                 0x80000001
#define HWIO_GCC_TZ_VOTE_AGGRE2_NOC_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_TZ_VOTE_AGGRE2_NOC_SMMU_CLK_ADDR, HWIO_GCC_TZ_VOTE_AGGRE2_NOC_SMMU_CLK_RMSK)
#define HWIO_GCC_TZ_VOTE_AGGRE2_NOC_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_TZ_VOTE_AGGRE2_NOC_SMMU_CLK_ADDR, m)
#define HWIO_GCC_TZ_VOTE_AGGRE2_NOC_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_TZ_VOTE_AGGRE2_NOC_SMMU_CLK_ADDR,v)
#define HWIO_GCC_TZ_VOTE_AGGRE2_NOC_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TZ_VOTE_AGGRE2_NOC_SMMU_CLK_ADDR,m,v,HWIO_GCC_TZ_VOTE_AGGRE2_NOC_SMMU_CLK_IN)
#define HWIO_GCC_TZ_VOTE_AGGRE2_NOC_SMMU_CLK_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_TZ_VOTE_AGGRE2_NOC_SMMU_CLK_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_TZ_VOTE_AGGRE2_NOC_SMMU_CLK_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_TZ_VOTE_AGGRE2_NOC_SMMU_CLK_CLK_ENABLE_SHFT                                             0x0

#define HWIO_GCC_TZ_VOTE_ALL_AGGRE_SMMU_CLK_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0007b00c)
#define HWIO_GCC_TZ_VOTE_ALL_AGGRE_SMMU_CLK_RMSK                                                  0x80000001
#define HWIO_GCC_TZ_VOTE_ALL_AGGRE_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_TZ_VOTE_ALL_AGGRE_SMMU_CLK_ADDR, HWIO_GCC_TZ_VOTE_ALL_AGGRE_SMMU_CLK_RMSK)
#define HWIO_GCC_TZ_VOTE_ALL_AGGRE_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_TZ_VOTE_ALL_AGGRE_SMMU_CLK_ADDR, m)
#define HWIO_GCC_TZ_VOTE_ALL_AGGRE_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_TZ_VOTE_ALL_AGGRE_SMMU_CLK_ADDR,v)
#define HWIO_GCC_TZ_VOTE_ALL_AGGRE_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TZ_VOTE_ALL_AGGRE_SMMU_CLK_ADDR,m,v,HWIO_GCC_TZ_VOTE_ALL_AGGRE_SMMU_CLK_IN)
#define HWIO_GCC_TZ_VOTE_ALL_AGGRE_SMMU_CLK_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_TZ_VOTE_ALL_AGGRE_SMMU_CLK_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_TZ_VOTE_ALL_AGGRE_SMMU_CLK_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_TZ_VOTE_ALL_AGGRE_SMMU_CLK_CLK_ENABLE_SHFT                                              0x0

#define HWIO_GCC_TZ_VOTE_LPASS_ADSP_SMMU_CLK_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0007b014)
#define HWIO_GCC_TZ_VOTE_LPASS_ADSP_SMMU_CLK_RMSK                                                 0x80000001
#define HWIO_GCC_TZ_VOTE_LPASS_ADSP_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_TZ_VOTE_LPASS_ADSP_SMMU_CLK_ADDR, HWIO_GCC_TZ_VOTE_LPASS_ADSP_SMMU_CLK_RMSK)
#define HWIO_GCC_TZ_VOTE_LPASS_ADSP_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_TZ_VOTE_LPASS_ADSP_SMMU_CLK_ADDR, m)
#define HWIO_GCC_TZ_VOTE_LPASS_ADSP_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_TZ_VOTE_LPASS_ADSP_SMMU_CLK_ADDR,v)
#define HWIO_GCC_TZ_VOTE_LPASS_ADSP_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TZ_VOTE_LPASS_ADSP_SMMU_CLK_ADDR,m,v,HWIO_GCC_TZ_VOTE_LPASS_ADSP_SMMU_CLK_IN)
#define HWIO_GCC_TZ_VOTE_LPASS_ADSP_SMMU_CLK_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_TZ_VOTE_LPASS_ADSP_SMMU_CLK_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_TZ_VOTE_LPASS_ADSP_SMMU_CLK_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_TZ_VOTE_LPASS_ADSP_SMMU_CLK_CLK_ENABLE_SHFT                                             0x0

#define HWIO_GCC_TZ_VOTE_ALL_LPASS_SMMU_CLK_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0007b018)
#define HWIO_GCC_TZ_VOTE_ALL_LPASS_SMMU_CLK_RMSK                                                  0x80000001
#define HWIO_GCC_TZ_VOTE_ALL_LPASS_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_TZ_VOTE_ALL_LPASS_SMMU_CLK_ADDR, HWIO_GCC_TZ_VOTE_ALL_LPASS_SMMU_CLK_RMSK)
#define HWIO_GCC_TZ_VOTE_ALL_LPASS_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_TZ_VOTE_ALL_LPASS_SMMU_CLK_ADDR, m)
#define HWIO_GCC_TZ_VOTE_ALL_LPASS_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_TZ_VOTE_ALL_LPASS_SMMU_CLK_ADDR,v)
#define HWIO_GCC_TZ_VOTE_ALL_LPASS_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TZ_VOTE_ALL_LPASS_SMMU_CLK_ADDR,m,v,HWIO_GCC_TZ_VOTE_ALL_LPASS_SMMU_CLK_IN)
#define HWIO_GCC_TZ_VOTE_ALL_LPASS_SMMU_CLK_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_TZ_VOTE_ALL_LPASS_SMMU_CLK_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_TZ_VOTE_ALL_LPASS_SMMU_CLK_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_TZ_VOTE_ALL_LPASS_SMMU_CLK_CLK_ENABLE_SHFT                                              0x0

#define HWIO_GCC_TZ_VOTE_ALL_MMSS_SMMU_CLK_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0007b01c)
#define HWIO_GCC_TZ_VOTE_ALL_MMSS_SMMU_CLK_RMSK                                                   0x80000001
#define HWIO_GCC_TZ_VOTE_ALL_MMSS_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_TZ_VOTE_ALL_MMSS_SMMU_CLK_ADDR, HWIO_GCC_TZ_VOTE_ALL_MMSS_SMMU_CLK_RMSK)
#define HWIO_GCC_TZ_VOTE_ALL_MMSS_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_TZ_VOTE_ALL_MMSS_SMMU_CLK_ADDR, m)
#define HWIO_GCC_TZ_VOTE_ALL_MMSS_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_TZ_VOTE_ALL_MMSS_SMMU_CLK_ADDR,v)
#define HWIO_GCC_TZ_VOTE_ALL_MMSS_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TZ_VOTE_ALL_MMSS_SMMU_CLK_ADDR,m,v,HWIO_GCC_TZ_VOTE_ALL_MMSS_SMMU_CLK_IN)
#define HWIO_GCC_TZ_VOTE_ALL_MMSS_SMMU_CLK_CLK_OFF_BMSK                                           0x80000000
#define HWIO_GCC_TZ_VOTE_ALL_MMSS_SMMU_CLK_CLK_OFF_SHFT                                                 0x1f
#define HWIO_GCC_TZ_VOTE_ALL_MMSS_SMMU_CLK_CLK_ENABLE_BMSK                                               0x1
#define HWIO_GCC_TZ_VOTE_ALL_MMSS_SMMU_CLK_CLK_ENABLE_SHFT                                               0x0

#define HWIO_GCC_TZ_VOTE_ALL_SMMU_CLK_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0007b020)
#define HWIO_GCC_TZ_VOTE_ALL_SMMU_CLK_RMSK                                                        0x80000001
#define HWIO_GCC_TZ_VOTE_ALL_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_TZ_VOTE_ALL_SMMU_CLK_ADDR, HWIO_GCC_TZ_VOTE_ALL_SMMU_CLK_RMSK)
#define HWIO_GCC_TZ_VOTE_ALL_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_TZ_VOTE_ALL_SMMU_CLK_ADDR, m)
#define HWIO_GCC_TZ_VOTE_ALL_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_TZ_VOTE_ALL_SMMU_CLK_ADDR,v)
#define HWIO_GCC_TZ_VOTE_ALL_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TZ_VOTE_ALL_SMMU_CLK_ADDR,m,v,HWIO_GCC_TZ_VOTE_ALL_SMMU_CLK_IN)
#define HWIO_GCC_TZ_VOTE_ALL_SMMU_CLK_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_TZ_VOTE_ALL_SMMU_CLK_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_TZ_VOTE_ALL_SMMU_CLK_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_TZ_VOTE_ALL_SMMU_CLK_CLK_ENABLE_SHFT                                                    0x0

#define HWIO_GCC_TZ_VOTE_GPU_SMMU_GDS_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0007b024)
#define HWIO_GCC_TZ_VOTE_GPU_SMMU_GDS_RMSK                                                        0x80000001
#define HWIO_GCC_TZ_VOTE_GPU_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_TZ_VOTE_GPU_SMMU_GDS_ADDR, HWIO_GCC_TZ_VOTE_GPU_SMMU_GDS_RMSK)
#define HWIO_GCC_TZ_VOTE_GPU_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_TZ_VOTE_GPU_SMMU_GDS_ADDR, m)
#define HWIO_GCC_TZ_VOTE_GPU_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_TZ_VOTE_GPU_SMMU_GDS_ADDR,v)
#define HWIO_GCC_TZ_VOTE_GPU_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TZ_VOTE_GPU_SMMU_GDS_ADDR,m,v,HWIO_GCC_TZ_VOTE_GPU_SMMU_GDS_IN)
#define HWIO_GCC_TZ_VOTE_GPU_SMMU_GDS_PWR_ON_BMSK                                                 0x80000000
#define HWIO_GCC_TZ_VOTE_GPU_SMMU_GDS_PWR_ON_SHFT                                                       0x1f
#define HWIO_GCC_TZ_VOTE_GPU_SMMU_GDS_SW_COLLAPSE_BMSK                                                   0x1
#define HWIO_GCC_TZ_VOTE_GPU_SMMU_GDS_SW_COLLAPSE_SHFT                                                   0x0

#define HWIO_GCC_TZ_VOTE_AGGRE2_NOC_SMMU_GDS_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0007b02c)
#define HWIO_GCC_TZ_VOTE_AGGRE2_NOC_SMMU_GDS_RMSK                                                 0x80000001
#define HWIO_GCC_TZ_VOTE_AGGRE2_NOC_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_TZ_VOTE_AGGRE2_NOC_SMMU_GDS_ADDR, HWIO_GCC_TZ_VOTE_AGGRE2_NOC_SMMU_GDS_RMSK)
#define HWIO_GCC_TZ_VOTE_AGGRE2_NOC_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_TZ_VOTE_AGGRE2_NOC_SMMU_GDS_ADDR, m)
#define HWIO_GCC_TZ_VOTE_AGGRE2_NOC_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_TZ_VOTE_AGGRE2_NOC_SMMU_GDS_ADDR,v)
#define HWIO_GCC_TZ_VOTE_AGGRE2_NOC_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TZ_VOTE_AGGRE2_NOC_SMMU_GDS_ADDR,m,v,HWIO_GCC_TZ_VOTE_AGGRE2_NOC_SMMU_GDS_IN)
#define HWIO_GCC_TZ_VOTE_AGGRE2_NOC_SMMU_GDS_PWR_ON_BMSK                                          0x80000000
#define HWIO_GCC_TZ_VOTE_AGGRE2_NOC_SMMU_GDS_PWR_ON_SHFT                                                0x1f
#define HWIO_GCC_TZ_VOTE_AGGRE2_NOC_SMMU_GDS_SW_COLLAPSE_BMSK                                            0x1
#define HWIO_GCC_TZ_VOTE_AGGRE2_NOC_SMMU_GDS_SW_COLLAPSE_SHFT                                            0x0

#define HWIO_GCC_TZ_VOTE_ALL_AGGRE_SMMU_GDS_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0007b030)
#define HWIO_GCC_TZ_VOTE_ALL_AGGRE_SMMU_GDS_RMSK                                                  0x80000001
#define HWIO_GCC_TZ_VOTE_ALL_AGGRE_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_TZ_VOTE_ALL_AGGRE_SMMU_GDS_ADDR, HWIO_GCC_TZ_VOTE_ALL_AGGRE_SMMU_GDS_RMSK)
#define HWIO_GCC_TZ_VOTE_ALL_AGGRE_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_TZ_VOTE_ALL_AGGRE_SMMU_GDS_ADDR, m)
#define HWIO_GCC_TZ_VOTE_ALL_AGGRE_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_TZ_VOTE_ALL_AGGRE_SMMU_GDS_ADDR,v)
#define HWIO_GCC_TZ_VOTE_ALL_AGGRE_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TZ_VOTE_ALL_AGGRE_SMMU_GDS_ADDR,m,v,HWIO_GCC_TZ_VOTE_ALL_AGGRE_SMMU_GDS_IN)
#define HWIO_GCC_TZ_VOTE_ALL_AGGRE_SMMU_GDS_PWR_ON_BMSK                                           0x80000000
#define HWIO_GCC_TZ_VOTE_ALL_AGGRE_SMMU_GDS_PWR_ON_SHFT                                                 0x1f
#define HWIO_GCC_TZ_VOTE_ALL_AGGRE_SMMU_GDS_SW_COLLAPSE_BMSK                                             0x1
#define HWIO_GCC_TZ_VOTE_ALL_AGGRE_SMMU_GDS_SW_COLLAPSE_SHFT                                             0x0

#define HWIO_GCC_TZ_VOTE_LPASS_ADSP_SMMU_GDS_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0007b034)
#define HWIO_GCC_TZ_VOTE_LPASS_ADSP_SMMU_GDS_RMSK                                                 0x80000001
#define HWIO_GCC_TZ_VOTE_LPASS_ADSP_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_TZ_VOTE_LPASS_ADSP_SMMU_GDS_ADDR, HWIO_GCC_TZ_VOTE_LPASS_ADSP_SMMU_GDS_RMSK)
#define HWIO_GCC_TZ_VOTE_LPASS_ADSP_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_TZ_VOTE_LPASS_ADSP_SMMU_GDS_ADDR, m)
#define HWIO_GCC_TZ_VOTE_LPASS_ADSP_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_TZ_VOTE_LPASS_ADSP_SMMU_GDS_ADDR,v)
#define HWIO_GCC_TZ_VOTE_LPASS_ADSP_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TZ_VOTE_LPASS_ADSP_SMMU_GDS_ADDR,m,v,HWIO_GCC_TZ_VOTE_LPASS_ADSP_SMMU_GDS_IN)
#define HWIO_GCC_TZ_VOTE_LPASS_ADSP_SMMU_GDS_PWR_ON_BMSK                                          0x80000000
#define HWIO_GCC_TZ_VOTE_LPASS_ADSP_SMMU_GDS_PWR_ON_SHFT                                                0x1f
#define HWIO_GCC_TZ_VOTE_LPASS_ADSP_SMMU_GDS_SW_COLLAPSE_BMSK                                            0x1
#define HWIO_GCC_TZ_VOTE_LPASS_ADSP_SMMU_GDS_SW_COLLAPSE_SHFT                                            0x0

#define HWIO_GCC_TZ_VOTE_ALL_LPASS_SMMU_GDS_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0007b03c)
#define HWIO_GCC_TZ_VOTE_ALL_LPASS_SMMU_GDS_RMSK                                                  0x80000001
#define HWIO_GCC_TZ_VOTE_ALL_LPASS_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_TZ_VOTE_ALL_LPASS_SMMU_GDS_ADDR, HWIO_GCC_TZ_VOTE_ALL_LPASS_SMMU_GDS_RMSK)
#define HWIO_GCC_TZ_VOTE_ALL_LPASS_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_TZ_VOTE_ALL_LPASS_SMMU_GDS_ADDR, m)
#define HWIO_GCC_TZ_VOTE_ALL_LPASS_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_TZ_VOTE_ALL_LPASS_SMMU_GDS_ADDR,v)
#define HWIO_GCC_TZ_VOTE_ALL_LPASS_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TZ_VOTE_ALL_LPASS_SMMU_GDS_ADDR,m,v,HWIO_GCC_TZ_VOTE_ALL_LPASS_SMMU_GDS_IN)
#define HWIO_GCC_TZ_VOTE_ALL_LPASS_SMMU_GDS_PWR_ON_BMSK                                           0x80000000
#define HWIO_GCC_TZ_VOTE_ALL_LPASS_SMMU_GDS_PWR_ON_SHFT                                                 0x1f
#define HWIO_GCC_TZ_VOTE_ALL_LPASS_SMMU_GDS_SW_COLLAPSE_BMSK                                             0x1
#define HWIO_GCC_TZ_VOTE_ALL_LPASS_SMMU_GDS_SW_COLLAPSE_SHFT                                             0x0

#define HWIO_GCC_TZ_VOTE_ALL_MMSS_SMMU_GDS_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0007b040)
#define HWIO_GCC_TZ_VOTE_ALL_MMSS_SMMU_GDS_RMSK                                                   0x80000001
#define HWIO_GCC_TZ_VOTE_ALL_MMSS_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_TZ_VOTE_ALL_MMSS_SMMU_GDS_ADDR, HWIO_GCC_TZ_VOTE_ALL_MMSS_SMMU_GDS_RMSK)
#define HWIO_GCC_TZ_VOTE_ALL_MMSS_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_TZ_VOTE_ALL_MMSS_SMMU_GDS_ADDR, m)
#define HWIO_GCC_TZ_VOTE_ALL_MMSS_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_TZ_VOTE_ALL_MMSS_SMMU_GDS_ADDR,v)
#define HWIO_GCC_TZ_VOTE_ALL_MMSS_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TZ_VOTE_ALL_MMSS_SMMU_GDS_ADDR,m,v,HWIO_GCC_TZ_VOTE_ALL_MMSS_SMMU_GDS_IN)
#define HWIO_GCC_TZ_VOTE_ALL_MMSS_SMMU_GDS_PWR_ON_BMSK                                            0x80000000
#define HWIO_GCC_TZ_VOTE_ALL_MMSS_SMMU_GDS_PWR_ON_SHFT                                                  0x1f
#define HWIO_GCC_TZ_VOTE_ALL_MMSS_SMMU_GDS_SW_COLLAPSE_BMSK                                              0x1
#define HWIO_GCC_TZ_VOTE_ALL_MMSS_SMMU_GDS_SW_COLLAPSE_SHFT                                              0x0

#define HWIO_GCC_TZ_VOTE_ALL_SMMU_GDS_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0007b044)
#define HWIO_GCC_TZ_VOTE_ALL_SMMU_GDS_RMSK                                                        0x80000001
#define HWIO_GCC_TZ_VOTE_ALL_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_TZ_VOTE_ALL_SMMU_GDS_ADDR, HWIO_GCC_TZ_VOTE_ALL_SMMU_GDS_RMSK)
#define HWIO_GCC_TZ_VOTE_ALL_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_TZ_VOTE_ALL_SMMU_GDS_ADDR, m)
#define HWIO_GCC_TZ_VOTE_ALL_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_TZ_VOTE_ALL_SMMU_GDS_ADDR,v)
#define HWIO_GCC_TZ_VOTE_ALL_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TZ_VOTE_ALL_SMMU_GDS_ADDR,m,v,HWIO_GCC_TZ_VOTE_ALL_SMMU_GDS_IN)
#define HWIO_GCC_TZ_VOTE_ALL_SMMU_GDS_PWR_ON_BMSK                                                 0x80000000
#define HWIO_GCC_TZ_VOTE_ALL_SMMU_GDS_PWR_ON_SHFT                                                       0x1f
#define HWIO_GCC_TZ_VOTE_ALL_SMMU_GDS_SW_COLLAPSE_BMSK                                                   0x1
#define HWIO_GCC_TZ_VOTE_ALL_SMMU_GDS_SW_COLLAPSE_SHFT                                                   0x0

#define HWIO_GCC_TZ_VOTE_TURING_ADSP_SMMU_CLK_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0007b048)
#define HWIO_GCC_TZ_VOTE_TURING_ADSP_SMMU_CLK_RMSK                                                0x80000001
#define HWIO_GCC_TZ_VOTE_TURING_ADSP_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_TZ_VOTE_TURING_ADSP_SMMU_CLK_ADDR, HWIO_GCC_TZ_VOTE_TURING_ADSP_SMMU_CLK_RMSK)
#define HWIO_GCC_TZ_VOTE_TURING_ADSP_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_TZ_VOTE_TURING_ADSP_SMMU_CLK_ADDR, m)
#define HWIO_GCC_TZ_VOTE_TURING_ADSP_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_TZ_VOTE_TURING_ADSP_SMMU_CLK_ADDR,v)
#define HWIO_GCC_TZ_VOTE_TURING_ADSP_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TZ_VOTE_TURING_ADSP_SMMU_CLK_ADDR,m,v,HWIO_GCC_TZ_VOTE_TURING_ADSP_SMMU_CLK_IN)
#define HWIO_GCC_TZ_VOTE_TURING_ADSP_SMMU_CLK_CLK_OFF_BMSK                                        0x80000000
#define HWIO_GCC_TZ_VOTE_TURING_ADSP_SMMU_CLK_CLK_OFF_SHFT                                              0x1f
#define HWIO_GCC_TZ_VOTE_TURING_ADSP_SMMU_CLK_CLK_ENABLE_BMSK                                            0x1
#define HWIO_GCC_TZ_VOTE_TURING_ADSP_SMMU_CLK_CLK_ENABLE_SHFT                                            0x0

#define HWIO_GCC_TZ_VOTE_TURING_ADSP_SMMU_GDS_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0007b04c)
#define HWIO_GCC_TZ_VOTE_TURING_ADSP_SMMU_GDS_RMSK                                                0x80000001
#define HWIO_GCC_TZ_VOTE_TURING_ADSP_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_TZ_VOTE_TURING_ADSP_SMMU_GDS_ADDR, HWIO_GCC_TZ_VOTE_TURING_ADSP_SMMU_GDS_RMSK)
#define HWIO_GCC_TZ_VOTE_TURING_ADSP_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_TZ_VOTE_TURING_ADSP_SMMU_GDS_ADDR, m)
#define HWIO_GCC_TZ_VOTE_TURING_ADSP_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_TZ_VOTE_TURING_ADSP_SMMU_GDS_ADDR,v)
#define HWIO_GCC_TZ_VOTE_TURING_ADSP_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TZ_VOTE_TURING_ADSP_SMMU_GDS_ADDR,m,v,HWIO_GCC_TZ_VOTE_TURING_ADSP_SMMU_GDS_IN)
#define HWIO_GCC_TZ_VOTE_TURING_ADSP_SMMU_GDS_PWR_ON_BMSK                                         0x80000000
#define HWIO_GCC_TZ_VOTE_TURING_ADSP_SMMU_GDS_PWR_ON_SHFT                                               0x1f
#define HWIO_GCC_TZ_VOTE_TURING_ADSP_SMMU_GDS_SW_COLLAPSE_BMSK                                           0x1
#define HWIO_GCC_TZ_VOTE_TURING_ADSP_SMMU_GDS_SW_COLLAPSE_SHFT                                           0x0

#define HWIO_GCC_TZ_VOTE_ALL_TURING_SMMU_CLK_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0007b050)
#define HWIO_GCC_TZ_VOTE_ALL_TURING_SMMU_CLK_RMSK                                                 0x80000001
#define HWIO_GCC_TZ_VOTE_ALL_TURING_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_TZ_VOTE_ALL_TURING_SMMU_CLK_ADDR, HWIO_GCC_TZ_VOTE_ALL_TURING_SMMU_CLK_RMSK)
#define HWIO_GCC_TZ_VOTE_ALL_TURING_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_TZ_VOTE_ALL_TURING_SMMU_CLK_ADDR, m)
#define HWIO_GCC_TZ_VOTE_ALL_TURING_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_TZ_VOTE_ALL_TURING_SMMU_CLK_ADDR,v)
#define HWIO_GCC_TZ_VOTE_ALL_TURING_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TZ_VOTE_ALL_TURING_SMMU_CLK_ADDR,m,v,HWIO_GCC_TZ_VOTE_ALL_TURING_SMMU_CLK_IN)
#define HWIO_GCC_TZ_VOTE_ALL_TURING_SMMU_CLK_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_TZ_VOTE_ALL_TURING_SMMU_CLK_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_TZ_VOTE_ALL_TURING_SMMU_CLK_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_TZ_VOTE_ALL_TURING_SMMU_CLK_CLK_ENABLE_SHFT                                             0x0

#define HWIO_GCC_TZ_VOTE_ALL_TURING_SMMU_GDS_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0007b054)
#define HWIO_GCC_TZ_VOTE_ALL_TURING_SMMU_GDS_RMSK                                                 0x80000001
#define HWIO_GCC_TZ_VOTE_ALL_TURING_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_TZ_VOTE_ALL_TURING_SMMU_GDS_ADDR, HWIO_GCC_TZ_VOTE_ALL_TURING_SMMU_GDS_RMSK)
#define HWIO_GCC_TZ_VOTE_ALL_TURING_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_TZ_VOTE_ALL_TURING_SMMU_GDS_ADDR, m)
#define HWIO_GCC_TZ_VOTE_ALL_TURING_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_TZ_VOTE_ALL_TURING_SMMU_GDS_ADDR,v)
#define HWIO_GCC_TZ_VOTE_ALL_TURING_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TZ_VOTE_ALL_TURING_SMMU_GDS_ADDR,m,v,HWIO_GCC_TZ_VOTE_ALL_TURING_SMMU_GDS_IN)
#define HWIO_GCC_TZ_VOTE_ALL_TURING_SMMU_GDS_PWR_ON_BMSK                                          0x80000000
#define HWIO_GCC_TZ_VOTE_ALL_TURING_SMMU_GDS_PWR_ON_SHFT                                                0x1f
#define HWIO_GCC_TZ_VOTE_ALL_TURING_SMMU_GDS_SW_COLLAPSE_BMSK                                            0x1
#define HWIO_GCC_TZ_VOTE_ALL_TURING_SMMU_GDS_SW_COLLAPSE_SHFT                                            0x0

#define HWIO_GCC_HYP_VOTE_GPU_SMMU_CLK_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0007c000)
#define HWIO_GCC_HYP_VOTE_GPU_SMMU_CLK_RMSK                                                       0x80000001
#define HWIO_GCC_HYP_VOTE_GPU_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_HYP_VOTE_GPU_SMMU_CLK_ADDR, HWIO_GCC_HYP_VOTE_GPU_SMMU_CLK_RMSK)
#define HWIO_GCC_HYP_VOTE_GPU_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_HYP_VOTE_GPU_SMMU_CLK_ADDR, m)
#define HWIO_GCC_HYP_VOTE_GPU_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_HYP_VOTE_GPU_SMMU_CLK_ADDR,v)
#define HWIO_GCC_HYP_VOTE_GPU_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HYP_VOTE_GPU_SMMU_CLK_ADDR,m,v,HWIO_GCC_HYP_VOTE_GPU_SMMU_CLK_IN)
#define HWIO_GCC_HYP_VOTE_GPU_SMMU_CLK_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_HYP_VOTE_GPU_SMMU_CLK_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_HYP_VOTE_GPU_SMMU_CLK_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_HYP_VOTE_GPU_SMMU_CLK_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_HYP_VOTE_AGGRE2_NOC_SMMU_CLK_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0007c008)
#define HWIO_GCC_HYP_VOTE_AGGRE2_NOC_SMMU_CLK_RMSK                                                0x80000001
#define HWIO_GCC_HYP_VOTE_AGGRE2_NOC_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_HYP_VOTE_AGGRE2_NOC_SMMU_CLK_ADDR, HWIO_GCC_HYP_VOTE_AGGRE2_NOC_SMMU_CLK_RMSK)
#define HWIO_GCC_HYP_VOTE_AGGRE2_NOC_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_HYP_VOTE_AGGRE2_NOC_SMMU_CLK_ADDR, m)
#define HWIO_GCC_HYP_VOTE_AGGRE2_NOC_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_HYP_VOTE_AGGRE2_NOC_SMMU_CLK_ADDR,v)
#define HWIO_GCC_HYP_VOTE_AGGRE2_NOC_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HYP_VOTE_AGGRE2_NOC_SMMU_CLK_ADDR,m,v,HWIO_GCC_HYP_VOTE_AGGRE2_NOC_SMMU_CLK_IN)
#define HWIO_GCC_HYP_VOTE_AGGRE2_NOC_SMMU_CLK_CLK_OFF_BMSK                                        0x80000000
#define HWIO_GCC_HYP_VOTE_AGGRE2_NOC_SMMU_CLK_CLK_OFF_SHFT                                              0x1f
#define HWIO_GCC_HYP_VOTE_AGGRE2_NOC_SMMU_CLK_CLK_ENABLE_BMSK                                            0x1
#define HWIO_GCC_HYP_VOTE_AGGRE2_NOC_SMMU_CLK_CLK_ENABLE_SHFT                                            0x0

#define HWIO_GCC_HYP_VOTE_ALL_AGGRE_SMMU_CLK_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0007c00c)
#define HWIO_GCC_HYP_VOTE_ALL_AGGRE_SMMU_CLK_RMSK                                                 0x80000001
#define HWIO_GCC_HYP_VOTE_ALL_AGGRE_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_HYP_VOTE_ALL_AGGRE_SMMU_CLK_ADDR, HWIO_GCC_HYP_VOTE_ALL_AGGRE_SMMU_CLK_RMSK)
#define HWIO_GCC_HYP_VOTE_ALL_AGGRE_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_HYP_VOTE_ALL_AGGRE_SMMU_CLK_ADDR, m)
#define HWIO_GCC_HYP_VOTE_ALL_AGGRE_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_HYP_VOTE_ALL_AGGRE_SMMU_CLK_ADDR,v)
#define HWIO_GCC_HYP_VOTE_ALL_AGGRE_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HYP_VOTE_ALL_AGGRE_SMMU_CLK_ADDR,m,v,HWIO_GCC_HYP_VOTE_ALL_AGGRE_SMMU_CLK_IN)
#define HWIO_GCC_HYP_VOTE_ALL_AGGRE_SMMU_CLK_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_HYP_VOTE_ALL_AGGRE_SMMU_CLK_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_HYP_VOTE_ALL_AGGRE_SMMU_CLK_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_HYP_VOTE_ALL_AGGRE_SMMU_CLK_CLK_ENABLE_SHFT                                             0x0

#define HWIO_GCC_HYP_VOTE_LPASS_ADSP_SMMU_CLK_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0007c014)
#define HWIO_GCC_HYP_VOTE_LPASS_ADSP_SMMU_CLK_RMSK                                                0x80000001
#define HWIO_GCC_HYP_VOTE_LPASS_ADSP_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_HYP_VOTE_LPASS_ADSP_SMMU_CLK_ADDR, HWIO_GCC_HYP_VOTE_LPASS_ADSP_SMMU_CLK_RMSK)
#define HWIO_GCC_HYP_VOTE_LPASS_ADSP_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_HYP_VOTE_LPASS_ADSP_SMMU_CLK_ADDR, m)
#define HWIO_GCC_HYP_VOTE_LPASS_ADSP_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_HYP_VOTE_LPASS_ADSP_SMMU_CLK_ADDR,v)
#define HWIO_GCC_HYP_VOTE_LPASS_ADSP_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HYP_VOTE_LPASS_ADSP_SMMU_CLK_ADDR,m,v,HWIO_GCC_HYP_VOTE_LPASS_ADSP_SMMU_CLK_IN)
#define HWIO_GCC_HYP_VOTE_LPASS_ADSP_SMMU_CLK_CLK_OFF_BMSK                                        0x80000000
#define HWIO_GCC_HYP_VOTE_LPASS_ADSP_SMMU_CLK_CLK_OFF_SHFT                                              0x1f
#define HWIO_GCC_HYP_VOTE_LPASS_ADSP_SMMU_CLK_CLK_ENABLE_BMSK                                            0x1
#define HWIO_GCC_HYP_VOTE_LPASS_ADSP_SMMU_CLK_CLK_ENABLE_SHFT                                            0x0

#define HWIO_GCC_HYP_VOTE_ALL_LPASS_SMMU_CLK_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0007c018)
#define HWIO_GCC_HYP_VOTE_ALL_LPASS_SMMU_CLK_RMSK                                                 0x80000001
#define HWIO_GCC_HYP_VOTE_ALL_LPASS_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_HYP_VOTE_ALL_LPASS_SMMU_CLK_ADDR, HWIO_GCC_HYP_VOTE_ALL_LPASS_SMMU_CLK_RMSK)
#define HWIO_GCC_HYP_VOTE_ALL_LPASS_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_HYP_VOTE_ALL_LPASS_SMMU_CLK_ADDR, m)
#define HWIO_GCC_HYP_VOTE_ALL_LPASS_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_HYP_VOTE_ALL_LPASS_SMMU_CLK_ADDR,v)
#define HWIO_GCC_HYP_VOTE_ALL_LPASS_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HYP_VOTE_ALL_LPASS_SMMU_CLK_ADDR,m,v,HWIO_GCC_HYP_VOTE_ALL_LPASS_SMMU_CLK_IN)
#define HWIO_GCC_HYP_VOTE_ALL_LPASS_SMMU_CLK_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_HYP_VOTE_ALL_LPASS_SMMU_CLK_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_HYP_VOTE_ALL_LPASS_SMMU_CLK_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_HYP_VOTE_ALL_LPASS_SMMU_CLK_CLK_ENABLE_SHFT                                             0x0

#define HWIO_GCC_HYP_VOTE_ALL_MMSS_SMMU_CLK_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0007c01c)
#define HWIO_GCC_HYP_VOTE_ALL_MMSS_SMMU_CLK_RMSK                                                  0x80000001
#define HWIO_GCC_HYP_VOTE_ALL_MMSS_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_HYP_VOTE_ALL_MMSS_SMMU_CLK_ADDR, HWIO_GCC_HYP_VOTE_ALL_MMSS_SMMU_CLK_RMSK)
#define HWIO_GCC_HYP_VOTE_ALL_MMSS_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_HYP_VOTE_ALL_MMSS_SMMU_CLK_ADDR, m)
#define HWIO_GCC_HYP_VOTE_ALL_MMSS_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_HYP_VOTE_ALL_MMSS_SMMU_CLK_ADDR,v)
#define HWIO_GCC_HYP_VOTE_ALL_MMSS_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HYP_VOTE_ALL_MMSS_SMMU_CLK_ADDR,m,v,HWIO_GCC_HYP_VOTE_ALL_MMSS_SMMU_CLK_IN)
#define HWIO_GCC_HYP_VOTE_ALL_MMSS_SMMU_CLK_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_HYP_VOTE_ALL_MMSS_SMMU_CLK_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_HYP_VOTE_ALL_MMSS_SMMU_CLK_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_HYP_VOTE_ALL_MMSS_SMMU_CLK_CLK_ENABLE_SHFT                                              0x0

#define HWIO_GCC_HYP_VOTE_ALL_SMMU_CLK_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0007c020)
#define HWIO_GCC_HYP_VOTE_ALL_SMMU_CLK_RMSK                                                       0x80000001
#define HWIO_GCC_HYP_VOTE_ALL_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_HYP_VOTE_ALL_SMMU_CLK_ADDR, HWIO_GCC_HYP_VOTE_ALL_SMMU_CLK_RMSK)
#define HWIO_GCC_HYP_VOTE_ALL_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_HYP_VOTE_ALL_SMMU_CLK_ADDR, m)
#define HWIO_GCC_HYP_VOTE_ALL_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_HYP_VOTE_ALL_SMMU_CLK_ADDR,v)
#define HWIO_GCC_HYP_VOTE_ALL_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HYP_VOTE_ALL_SMMU_CLK_ADDR,m,v,HWIO_GCC_HYP_VOTE_ALL_SMMU_CLK_IN)
#define HWIO_GCC_HYP_VOTE_ALL_SMMU_CLK_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_HYP_VOTE_ALL_SMMU_CLK_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_HYP_VOTE_ALL_SMMU_CLK_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_HYP_VOTE_ALL_SMMU_CLK_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_HYP_VOTE_GPU_SMMU_GDS_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0007c024)
#define HWIO_GCC_HYP_VOTE_GPU_SMMU_GDS_RMSK                                                       0x80000001
#define HWIO_GCC_HYP_VOTE_GPU_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_HYP_VOTE_GPU_SMMU_GDS_ADDR, HWIO_GCC_HYP_VOTE_GPU_SMMU_GDS_RMSK)
#define HWIO_GCC_HYP_VOTE_GPU_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_HYP_VOTE_GPU_SMMU_GDS_ADDR, m)
#define HWIO_GCC_HYP_VOTE_GPU_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_HYP_VOTE_GPU_SMMU_GDS_ADDR,v)
#define HWIO_GCC_HYP_VOTE_GPU_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HYP_VOTE_GPU_SMMU_GDS_ADDR,m,v,HWIO_GCC_HYP_VOTE_GPU_SMMU_GDS_IN)
#define HWIO_GCC_HYP_VOTE_GPU_SMMU_GDS_PWR_ON_BMSK                                                0x80000000
#define HWIO_GCC_HYP_VOTE_GPU_SMMU_GDS_PWR_ON_SHFT                                                      0x1f
#define HWIO_GCC_HYP_VOTE_GPU_SMMU_GDS_SW_COLLAPSE_BMSK                                                  0x1
#define HWIO_GCC_HYP_VOTE_GPU_SMMU_GDS_SW_COLLAPSE_SHFT                                                  0x0

#define HWIO_GCC_HYP_VOTE_AGGRE2_NOC_SMMU_GDS_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0007c02c)
#define HWIO_GCC_HYP_VOTE_AGGRE2_NOC_SMMU_GDS_RMSK                                                0x80000001
#define HWIO_GCC_HYP_VOTE_AGGRE2_NOC_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_HYP_VOTE_AGGRE2_NOC_SMMU_GDS_ADDR, HWIO_GCC_HYP_VOTE_AGGRE2_NOC_SMMU_GDS_RMSK)
#define HWIO_GCC_HYP_VOTE_AGGRE2_NOC_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_HYP_VOTE_AGGRE2_NOC_SMMU_GDS_ADDR, m)
#define HWIO_GCC_HYP_VOTE_AGGRE2_NOC_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_HYP_VOTE_AGGRE2_NOC_SMMU_GDS_ADDR,v)
#define HWIO_GCC_HYP_VOTE_AGGRE2_NOC_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HYP_VOTE_AGGRE2_NOC_SMMU_GDS_ADDR,m,v,HWIO_GCC_HYP_VOTE_AGGRE2_NOC_SMMU_GDS_IN)
#define HWIO_GCC_HYP_VOTE_AGGRE2_NOC_SMMU_GDS_PWR_ON_BMSK                                         0x80000000
#define HWIO_GCC_HYP_VOTE_AGGRE2_NOC_SMMU_GDS_PWR_ON_SHFT                                               0x1f
#define HWIO_GCC_HYP_VOTE_AGGRE2_NOC_SMMU_GDS_SW_COLLAPSE_BMSK                                           0x1
#define HWIO_GCC_HYP_VOTE_AGGRE2_NOC_SMMU_GDS_SW_COLLAPSE_SHFT                                           0x0

#define HWIO_GCC_HYP_VOTE_ALL_AGGRE_SMMU_GDS_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0007c030)
#define HWIO_GCC_HYP_VOTE_ALL_AGGRE_SMMU_GDS_RMSK                                                 0x80000001
#define HWIO_GCC_HYP_VOTE_ALL_AGGRE_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_HYP_VOTE_ALL_AGGRE_SMMU_GDS_ADDR, HWIO_GCC_HYP_VOTE_ALL_AGGRE_SMMU_GDS_RMSK)
#define HWIO_GCC_HYP_VOTE_ALL_AGGRE_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_HYP_VOTE_ALL_AGGRE_SMMU_GDS_ADDR, m)
#define HWIO_GCC_HYP_VOTE_ALL_AGGRE_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_HYP_VOTE_ALL_AGGRE_SMMU_GDS_ADDR,v)
#define HWIO_GCC_HYP_VOTE_ALL_AGGRE_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HYP_VOTE_ALL_AGGRE_SMMU_GDS_ADDR,m,v,HWIO_GCC_HYP_VOTE_ALL_AGGRE_SMMU_GDS_IN)
#define HWIO_GCC_HYP_VOTE_ALL_AGGRE_SMMU_GDS_PWR_ON_BMSK                                          0x80000000
#define HWIO_GCC_HYP_VOTE_ALL_AGGRE_SMMU_GDS_PWR_ON_SHFT                                                0x1f
#define HWIO_GCC_HYP_VOTE_ALL_AGGRE_SMMU_GDS_SW_COLLAPSE_BMSK                                            0x1
#define HWIO_GCC_HYP_VOTE_ALL_AGGRE_SMMU_GDS_SW_COLLAPSE_SHFT                                            0x0

#define HWIO_GCC_HYP_VOTE_LPASS_ADSP_SMMU_GDS_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0007c034)
#define HWIO_GCC_HYP_VOTE_LPASS_ADSP_SMMU_GDS_RMSK                                                0x80000001
#define HWIO_GCC_HYP_VOTE_LPASS_ADSP_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_HYP_VOTE_LPASS_ADSP_SMMU_GDS_ADDR, HWIO_GCC_HYP_VOTE_LPASS_ADSP_SMMU_GDS_RMSK)
#define HWIO_GCC_HYP_VOTE_LPASS_ADSP_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_HYP_VOTE_LPASS_ADSP_SMMU_GDS_ADDR, m)
#define HWIO_GCC_HYP_VOTE_LPASS_ADSP_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_HYP_VOTE_LPASS_ADSP_SMMU_GDS_ADDR,v)
#define HWIO_GCC_HYP_VOTE_LPASS_ADSP_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HYP_VOTE_LPASS_ADSP_SMMU_GDS_ADDR,m,v,HWIO_GCC_HYP_VOTE_LPASS_ADSP_SMMU_GDS_IN)
#define HWIO_GCC_HYP_VOTE_LPASS_ADSP_SMMU_GDS_PWR_ON_BMSK                                         0x80000000
#define HWIO_GCC_HYP_VOTE_LPASS_ADSP_SMMU_GDS_PWR_ON_SHFT                                               0x1f
#define HWIO_GCC_HYP_VOTE_LPASS_ADSP_SMMU_GDS_SW_COLLAPSE_BMSK                                           0x1
#define HWIO_GCC_HYP_VOTE_LPASS_ADSP_SMMU_GDS_SW_COLLAPSE_SHFT                                           0x0

#define HWIO_GCC_HYP_VOTE_ALL_LPASS_SMMU_GDS_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0007c03c)
#define HWIO_GCC_HYP_VOTE_ALL_LPASS_SMMU_GDS_RMSK                                                 0x80000001
#define HWIO_GCC_HYP_VOTE_ALL_LPASS_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_HYP_VOTE_ALL_LPASS_SMMU_GDS_ADDR, HWIO_GCC_HYP_VOTE_ALL_LPASS_SMMU_GDS_RMSK)
#define HWIO_GCC_HYP_VOTE_ALL_LPASS_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_HYP_VOTE_ALL_LPASS_SMMU_GDS_ADDR, m)
#define HWIO_GCC_HYP_VOTE_ALL_LPASS_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_HYP_VOTE_ALL_LPASS_SMMU_GDS_ADDR,v)
#define HWIO_GCC_HYP_VOTE_ALL_LPASS_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HYP_VOTE_ALL_LPASS_SMMU_GDS_ADDR,m,v,HWIO_GCC_HYP_VOTE_ALL_LPASS_SMMU_GDS_IN)
#define HWIO_GCC_HYP_VOTE_ALL_LPASS_SMMU_GDS_PWR_ON_BMSK                                          0x80000000
#define HWIO_GCC_HYP_VOTE_ALL_LPASS_SMMU_GDS_PWR_ON_SHFT                                                0x1f
#define HWIO_GCC_HYP_VOTE_ALL_LPASS_SMMU_GDS_SW_COLLAPSE_BMSK                                            0x1
#define HWIO_GCC_HYP_VOTE_ALL_LPASS_SMMU_GDS_SW_COLLAPSE_SHFT                                            0x0

#define HWIO_GCC_HYP_VOTE_ALL_MMSS_SMMU_GDS_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0007c040)
#define HWIO_GCC_HYP_VOTE_ALL_MMSS_SMMU_GDS_RMSK                                                  0x80000001
#define HWIO_GCC_HYP_VOTE_ALL_MMSS_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_HYP_VOTE_ALL_MMSS_SMMU_GDS_ADDR, HWIO_GCC_HYP_VOTE_ALL_MMSS_SMMU_GDS_RMSK)
#define HWIO_GCC_HYP_VOTE_ALL_MMSS_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_HYP_VOTE_ALL_MMSS_SMMU_GDS_ADDR, m)
#define HWIO_GCC_HYP_VOTE_ALL_MMSS_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_HYP_VOTE_ALL_MMSS_SMMU_GDS_ADDR,v)
#define HWIO_GCC_HYP_VOTE_ALL_MMSS_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HYP_VOTE_ALL_MMSS_SMMU_GDS_ADDR,m,v,HWIO_GCC_HYP_VOTE_ALL_MMSS_SMMU_GDS_IN)
#define HWIO_GCC_HYP_VOTE_ALL_MMSS_SMMU_GDS_PWR_ON_BMSK                                           0x80000000
#define HWIO_GCC_HYP_VOTE_ALL_MMSS_SMMU_GDS_PWR_ON_SHFT                                                 0x1f
#define HWIO_GCC_HYP_VOTE_ALL_MMSS_SMMU_GDS_SW_COLLAPSE_BMSK                                             0x1
#define HWIO_GCC_HYP_VOTE_ALL_MMSS_SMMU_GDS_SW_COLLAPSE_SHFT                                             0x0

#define HWIO_GCC_HYP_VOTE_ALL_SMMU_GDS_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0007c044)
#define HWIO_GCC_HYP_VOTE_ALL_SMMU_GDS_RMSK                                                       0x80000001
#define HWIO_GCC_HYP_VOTE_ALL_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_HYP_VOTE_ALL_SMMU_GDS_ADDR, HWIO_GCC_HYP_VOTE_ALL_SMMU_GDS_RMSK)
#define HWIO_GCC_HYP_VOTE_ALL_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_HYP_VOTE_ALL_SMMU_GDS_ADDR, m)
#define HWIO_GCC_HYP_VOTE_ALL_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_HYP_VOTE_ALL_SMMU_GDS_ADDR,v)
#define HWIO_GCC_HYP_VOTE_ALL_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HYP_VOTE_ALL_SMMU_GDS_ADDR,m,v,HWIO_GCC_HYP_VOTE_ALL_SMMU_GDS_IN)
#define HWIO_GCC_HYP_VOTE_ALL_SMMU_GDS_PWR_ON_BMSK                                                0x80000000
#define HWIO_GCC_HYP_VOTE_ALL_SMMU_GDS_PWR_ON_SHFT                                                      0x1f
#define HWIO_GCC_HYP_VOTE_ALL_SMMU_GDS_SW_COLLAPSE_BMSK                                                  0x1
#define HWIO_GCC_HYP_VOTE_ALL_SMMU_GDS_SW_COLLAPSE_SHFT                                                  0x0

#define HWIO_GCC_HYP_VOTE_TURING_ADSP_SMMU_CLK_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0007c048)
#define HWIO_GCC_HYP_VOTE_TURING_ADSP_SMMU_CLK_RMSK                                               0x80000001
#define HWIO_GCC_HYP_VOTE_TURING_ADSP_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_HYP_VOTE_TURING_ADSP_SMMU_CLK_ADDR, HWIO_GCC_HYP_VOTE_TURING_ADSP_SMMU_CLK_RMSK)
#define HWIO_GCC_HYP_VOTE_TURING_ADSP_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_HYP_VOTE_TURING_ADSP_SMMU_CLK_ADDR, m)
#define HWIO_GCC_HYP_VOTE_TURING_ADSP_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_HYP_VOTE_TURING_ADSP_SMMU_CLK_ADDR,v)
#define HWIO_GCC_HYP_VOTE_TURING_ADSP_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HYP_VOTE_TURING_ADSP_SMMU_CLK_ADDR,m,v,HWIO_GCC_HYP_VOTE_TURING_ADSP_SMMU_CLK_IN)
#define HWIO_GCC_HYP_VOTE_TURING_ADSP_SMMU_CLK_CLK_OFF_BMSK                                       0x80000000
#define HWIO_GCC_HYP_VOTE_TURING_ADSP_SMMU_CLK_CLK_OFF_SHFT                                             0x1f
#define HWIO_GCC_HYP_VOTE_TURING_ADSP_SMMU_CLK_CLK_ENABLE_BMSK                                           0x1
#define HWIO_GCC_HYP_VOTE_TURING_ADSP_SMMU_CLK_CLK_ENABLE_SHFT                                           0x0

#define HWIO_GCC_HYP_VOTE_TURING_ADSP_SMMU_GDS_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0007c04c)
#define HWIO_GCC_HYP_VOTE_TURING_ADSP_SMMU_GDS_RMSK                                               0x80000001
#define HWIO_GCC_HYP_VOTE_TURING_ADSP_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_HYP_VOTE_TURING_ADSP_SMMU_GDS_ADDR, HWIO_GCC_HYP_VOTE_TURING_ADSP_SMMU_GDS_RMSK)
#define HWIO_GCC_HYP_VOTE_TURING_ADSP_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_HYP_VOTE_TURING_ADSP_SMMU_GDS_ADDR, m)
#define HWIO_GCC_HYP_VOTE_TURING_ADSP_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_HYP_VOTE_TURING_ADSP_SMMU_GDS_ADDR,v)
#define HWIO_GCC_HYP_VOTE_TURING_ADSP_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HYP_VOTE_TURING_ADSP_SMMU_GDS_ADDR,m,v,HWIO_GCC_HYP_VOTE_TURING_ADSP_SMMU_GDS_IN)
#define HWIO_GCC_HYP_VOTE_TURING_ADSP_SMMU_GDS_PWR_ON_BMSK                                        0x80000000
#define HWIO_GCC_HYP_VOTE_TURING_ADSP_SMMU_GDS_PWR_ON_SHFT                                              0x1f
#define HWIO_GCC_HYP_VOTE_TURING_ADSP_SMMU_GDS_SW_COLLAPSE_BMSK                                          0x1
#define HWIO_GCC_HYP_VOTE_TURING_ADSP_SMMU_GDS_SW_COLLAPSE_SHFT                                          0x0

#define HWIO_GCC_HYP_VOTE_ALL_TURING_SMMU_CLK_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0007c050)
#define HWIO_GCC_HYP_VOTE_ALL_TURING_SMMU_CLK_RMSK                                                0x80000001
#define HWIO_GCC_HYP_VOTE_ALL_TURING_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_HYP_VOTE_ALL_TURING_SMMU_CLK_ADDR, HWIO_GCC_HYP_VOTE_ALL_TURING_SMMU_CLK_RMSK)
#define HWIO_GCC_HYP_VOTE_ALL_TURING_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_HYP_VOTE_ALL_TURING_SMMU_CLK_ADDR, m)
#define HWIO_GCC_HYP_VOTE_ALL_TURING_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_HYP_VOTE_ALL_TURING_SMMU_CLK_ADDR,v)
#define HWIO_GCC_HYP_VOTE_ALL_TURING_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HYP_VOTE_ALL_TURING_SMMU_CLK_ADDR,m,v,HWIO_GCC_HYP_VOTE_ALL_TURING_SMMU_CLK_IN)
#define HWIO_GCC_HYP_VOTE_ALL_TURING_SMMU_CLK_CLK_OFF_BMSK                                        0x80000000
#define HWIO_GCC_HYP_VOTE_ALL_TURING_SMMU_CLK_CLK_OFF_SHFT                                              0x1f
#define HWIO_GCC_HYP_VOTE_ALL_TURING_SMMU_CLK_CLK_ENABLE_BMSK                                            0x1
#define HWIO_GCC_HYP_VOTE_ALL_TURING_SMMU_CLK_CLK_ENABLE_SHFT                                            0x0

#define HWIO_GCC_HYP_VOTE_ALL_TURING_SMMU_GDS_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0007c054)
#define HWIO_GCC_HYP_VOTE_ALL_TURING_SMMU_GDS_RMSK                                                0x80000001
#define HWIO_GCC_HYP_VOTE_ALL_TURING_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_HYP_VOTE_ALL_TURING_SMMU_GDS_ADDR, HWIO_GCC_HYP_VOTE_ALL_TURING_SMMU_GDS_RMSK)
#define HWIO_GCC_HYP_VOTE_ALL_TURING_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_HYP_VOTE_ALL_TURING_SMMU_GDS_ADDR, m)
#define HWIO_GCC_HYP_VOTE_ALL_TURING_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_HYP_VOTE_ALL_TURING_SMMU_GDS_ADDR,v)
#define HWIO_GCC_HYP_VOTE_ALL_TURING_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HYP_VOTE_ALL_TURING_SMMU_GDS_ADDR,m,v,HWIO_GCC_HYP_VOTE_ALL_TURING_SMMU_GDS_IN)
#define HWIO_GCC_HYP_VOTE_ALL_TURING_SMMU_GDS_PWR_ON_BMSK                                         0x80000000
#define HWIO_GCC_HYP_VOTE_ALL_TURING_SMMU_GDS_PWR_ON_SHFT                                               0x1f
#define HWIO_GCC_HYP_VOTE_ALL_TURING_SMMU_GDS_SW_COLLAPSE_BMSK                                           0x1
#define HWIO_GCC_HYP_VOTE_ALL_TURING_SMMU_GDS_SW_COLLAPSE_SHFT                                           0x0

#define HWIO_GCC_HLOS1_VOTE_GPU_SMMU_CLK_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0007d000)
#define HWIO_GCC_HLOS1_VOTE_GPU_SMMU_CLK_RMSK                                                     0x80000001
#define HWIO_GCC_HLOS1_VOTE_GPU_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_GPU_SMMU_CLK_ADDR, HWIO_GCC_HLOS1_VOTE_GPU_SMMU_CLK_RMSK)
#define HWIO_GCC_HLOS1_VOTE_GPU_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_GPU_SMMU_CLK_ADDR, m)
#define HWIO_GCC_HLOS1_VOTE_GPU_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_HLOS1_VOTE_GPU_SMMU_CLK_ADDR,v)
#define HWIO_GCC_HLOS1_VOTE_GPU_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS1_VOTE_GPU_SMMU_CLK_ADDR,m,v,HWIO_GCC_HLOS1_VOTE_GPU_SMMU_CLK_IN)
#define HWIO_GCC_HLOS1_VOTE_GPU_SMMU_CLK_CLK_OFF_BMSK                                             0x80000000
#define HWIO_GCC_HLOS1_VOTE_GPU_SMMU_CLK_CLK_OFF_SHFT                                                   0x1f
#define HWIO_GCC_HLOS1_VOTE_GPU_SMMU_CLK_CLK_ENABLE_BMSK                                                 0x1
#define HWIO_GCC_HLOS1_VOTE_GPU_SMMU_CLK_CLK_ENABLE_SHFT                                                 0x0

#define HWIO_GCC_HLOS1_VOTE_AGGRE2_NOC_SMMU_CLK_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0007d008)
#define HWIO_GCC_HLOS1_VOTE_AGGRE2_NOC_SMMU_CLK_RMSK                                              0x80000001
#define HWIO_GCC_HLOS1_VOTE_AGGRE2_NOC_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_AGGRE2_NOC_SMMU_CLK_ADDR, HWIO_GCC_HLOS1_VOTE_AGGRE2_NOC_SMMU_CLK_RMSK)
#define HWIO_GCC_HLOS1_VOTE_AGGRE2_NOC_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_AGGRE2_NOC_SMMU_CLK_ADDR, m)
#define HWIO_GCC_HLOS1_VOTE_AGGRE2_NOC_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_HLOS1_VOTE_AGGRE2_NOC_SMMU_CLK_ADDR,v)
#define HWIO_GCC_HLOS1_VOTE_AGGRE2_NOC_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS1_VOTE_AGGRE2_NOC_SMMU_CLK_ADDR,m,v,HWIO_GCC_HLOS1_VOTE_AGGRE2_NOC_SMMU_CLK_IN)
#define HWIO_GCC_HLOS1_VOTE_AGGRE2_NOC_SMMU_CLK_CLK_OFF_BMSK                                      0x80000000
#define HWIO_GCC_HLOS1_VOTE_AGGRE2_NOC_SMMU_CLK_CLK_OFF_SHFT                                            0x1f
#define HWIO_GCC_HLOS1_VOTE_AGGRE2_NOC_SMMU_CLK_CLK_ENABLE_BMSK                                          0x1
#define HWIO_GCC_HLOS1_VOTE_AGGRE2_NOC_SMMU_CLK_CLK_ENABLE_SHFT                                          0x0

#define HWIO_GCC_HLOS1_VOTE_ALL_AGGRE_SMMU_CLK_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0007d00c)
#define HWIO_GCC_HLOS1_VOTE_ALL_AGGRE_SMMU_CLK_RMSK                                               0x80000001
#define HWIO_GCC_HLOS1_VOTE_ALL_AGGRE_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_ALL_AGGRE_SMMU_CLK_ADDR, HWIO_GCC_HLOS1_VOTE_ALL_AGGRE_SMMU_CLK_RMSK)
#define HWIO_GCC_HLOS1_VOTE_ALL_AGGRE_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_ALL_AGGRE_SMMU_CLK_ADDR, m)
#define HWIO_GCC_HLOS1_VOTE_ALL_AGGRE_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_HLOS1_VOTE_ALL_AGGRE_SMMU_CLK_ADDR,v)
#define HWIO_GCC_HLOS1_VOTE_ALL_AGGRE_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS1_VOTE_ALL_AGGRE_SMMU_CLK_ADDR,m,v,HWIO_GCC_HLOS1_VOTE_ALL_AGGRE_SMMU_CLK_IN)
#define HWIO_GCC_HLOS1_VOTE_ALL_AGGRE_SMMU_CLK_CLK_OFF_BMSK                                       0x80000000
#define HWIO_GCC_HLOS1_VOTE_ALL_AGGRE_SMMU_CLK_CLK_OFF_SHFT                                             0x1f
#define HWIO_GCC_HLOS1_VOTE_ALL_AGGRE_SMMU_CLK_CLK_ENABLE_BMSK                                           0x1
#define HWIO_GCC_HLOS1_VOTE_ALL_AGGRE_SMMU_CLK_CLK_ENABLE_SHFT                                           0x0

#define HWIO_GCC_HLOS1_VOTE_LPASS_ADSP_SMMU_CLK_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0007d014)
#define HWIO_GCC_HLOS1_VOTE_LPASS_ADSP_SMMU_CLK_RMSK                                              0x80000001
#define HWIO_GCC_HLOS1_VOTE_LPASS_ADSP_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_LPASS_ADSP_SMMU_CLK_ADDR, HWIO_GCC_HLOS1_VOTE_LPASS_ADSP_SMMU_CLK_RMSK)
#define HWIO_GCC_HLOS1_VOTE_LPASS_ADSP_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_LPASS_ADSP_SMMU_CLK_ADDR, m)
#define HWIO_GCC_HLOS1_VOTE_LPASS_ADSP_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_HLOS1_VOTE_LPASS_ADSP_SMMU_CLK_ADDR,v)
#define HWIO_GCC_HLOS1_VOTE_LPASS_ADSP_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS1_VOTE_LPASS_ADSP_SMMU_CLK_ADDR,m,v,HWIO_GCC_HLOS1_VOTE_LPASS_ADSP_SMMU_CLK_IN)
#define HWIO_GCC_HLOS1_VOTE_LPASS_ADSP_SMMU_CLK_CLK_OFF_BMSK                                      0x80000000
#define HWIO_GCC_HLOS1_VOTE_LPASS_ADSP_SMMU_CLK_CLK_OFF_SHFT                                            0x1f
#define HWIO_GCC_HLOS1_VOTE_LPASS_ADSP_SMMU_CLK_CLK_ENABLE_BMSK                                          0x1
#define HWIO_GCC_HLOS1_VOTE_LPASS_ADSP_SMMU_CLK_CLK_ENABLE_SHFT                                          0x0

#define HWIO_GCC_HLOS1_VOTE_ALL_LPASS_SMMU_CLK_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0007d018)
#define HWIO_GCC_HLOS1_VOTE_ALL_LPASS_SMMU_CLK_RMSK                                               0x80000001
#define HWIO_GCC_HLOS1_VOTE_ALL_LPASS_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_ALL_LPASS_SMMU_CLK_ADDR, HWIO_GCC_HLOS1_VOTE_ALL_LPASS_SMMU_CLK_RMSK)
#define HWIO_GCC_HLOS1_VOTE_ALL_LPASS_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_ALL_LPASS_SMMU_CLK_ADDR, m)
#define HWIO_GCC_HLOS1_VOTE_ALL_LPASS_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_HLOS1_VOTE_ALL_LPASS_SMMU_CLK_ADDR,v)
#define HWIO_GCC_HLOS1_VOTE_ALL_LPASS_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS1_VOTE_ALL_LPASS_SMMU_CLK_ADDR,m,v,HWIO_GCC_HLOS1_VOTE_ALL_LPASS_SMMU_CLK_IN)
#define HWIO_GCC_HLOS1_VOTE_ALL_LPASS_SMMU_CLK_CLK_OFF_BMSK                                       0x80000000
#define HWIO_GCC_HLOS1_VOTE_ALL_LPASS_SMMU_CLK_CLK_OFF_SHFT                                             0x1f
#define HWIO_GCC_HLOS1_VOTE_ALL_LPASS_SMMU_CLK_CLK_ENABLE_BMSK                                           0x1
#define HWIO_GCC_HLOS1_VOTE_ALL_LPASS_SMMU_CLK_CLK_ENABLE_SHFT                                           0x0

#define HWIO_GCC_HLOS1_VOTE_ALL_MMSS_SMMU_CLK_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0007d01c)
#define HWIO_GCC_HLOS1_VOTE_ALL_MMSS_SMMU_CLK_RMSK                                                0x80000001
#define HWIO_GCC_HLOS1_VOTE_ALL_MMSS_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_ALL_MMSS_SMMU_CLK_ADDR, HWIO_GCC_HLOS1_VOTE_ALL_MMSS_SMMU_CLK_RMSK)
#define HWIO_GCC_HLOS1_VOTE_ALL_MMSS_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_ALL_MMSS_SMMU_CLK_ADDR, m)
#define HWIO_GCC_HLOS1_VOTE_ALL_MMSS_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_HLOS1_VOTE_ALL_MMSS_SMMU_CLK_ADDR,v)
#define HWIO_GCC_HLOS1_VOTE_ALL_MMSS_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS1_VOTE_ALL_MMSS_SMMU_CLK_ADDR,m,v,HWIO_GCC_HLOS1_VOTE_ALL_MMSS_SMMU_CLK_IN)
#define HWIO_GCC_HLOS1_VOTE_ALL_MMSS_SMMU_CLK_CLK_OFF_BMSK                                        0x80000000
#define HWIO_GCC_HLOS1_VOTE_ALL_MMSS_SMMU_CLK_CLK_OFF_SHFT                                              0x1f
#define HWIO_GCC_HLOS1_VOTE_ALL_MMSS_SMMU_CLK_CLK_ENABLE_BMSK                                            0x1
#define HWIO_GCC_HLOS1_VOTE_ALL_MMSS_SMMU_CLK_CLK_ENABLE_SHFT                                            0x0

#define HWIO_GCC_HLOS1_VOTE_ALL_SMMU_CLK_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0007d020)
#define HWIO_GCC_HLOS1_VOTE_ALL_SMMU_CLK_RMSK                                                     0x80000001
#define HWIO_GCC_HLOS1_VOTE_ALL_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_ALL_SMMU_CLK_ADDR, HWIO_GCC_HLOS1_VOTE_ALL_SMMU_CLK_RMSK)
#define HWIO_GCC_HLOS1_VOTE_ALL_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_ALL_SMMU_CLK_ADDR, m)
#define HWIO_GCC_HLOS1_VOTE_ALL_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_HLOS1_VOTE_ALL_SMMU_CLK_ADDR,v)
#define HWIO_GCC_HLOS1_VOTE_ALL_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS1_VOTE_ALL_SMMU_CLK_ADDR,m,v,HWIO_GCC_HLOS1_VOTE_ALL_SMMU_CLK_IN)
#define HWIO_GCC_HLOS1_VOTE_ALL_SMMU_CLK_CLK_OFF_BMSK                                             0x80000000
#define HWIO_GCC_HLOS1_VOTE_ALL_SMMU_CLK_CLK_OFF_SHFT                                                   0x1f
#define HWIO_GCC_HLOS1_VOTE_ALL_SMMU_CLK_CLK_ENABLE_BMSK                                                 0x1
#define HWIO_GCC_HLOS1_VOTE_ALL_SMMU_CLK_CLK_ENABLE_SHFT                                                 0x0

#define HWIO_GCC_HLOS1_VOTE_GPU_SMMU_GDS_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0007d024)
#define HWIO_GCC_HLOS1_VOTE_GPU_SMMU_GDS_RMSK                                                     0x80000001
#define HWIO_GCC_HLOS1_VOTE_GPU_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_GPU_SMMU_GDS_ADDR, HWIO_GCC_HLOS1_VOTE_GPU_SMMU_GDS_RMSK)
#define HWIO_GCC_HLOS1_VOTE_GPU_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_GPU_SMMU_GDS_ADDR, m)
#define HWIO_GCC_HLOS1_VOTE_GPU_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_HLOS1_VOTE_GPU_SMMU_GDS_ADDR,v)
#define HWIO_GCC_HLOS1_VOTE_GPU_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS1_VOTE_GPU_SMMU_GDS_ADDR,m,v,HWIO_GCC_HLOS1_VOTE_GPU_SMMU_GDS_IN)
#define HWIO_GCC_HLOS1_VOTE_GPU_SMMU_GDS_PWR_ON_BMSK                                              0x80000000
#define HWIO_GCC_HLOS1_VOTE_GPU_SMMU_GDS_PWR_ON_SHFT                                                    0x1f
#define HWIO_GCC_HLOS1_VOTE_GPU_SMMU_GDS_SW_COLLAPSE_BMSK                                                0x1
#define HWIO_GCC_HLOS1_VOTE_GPU_SMMU_GDS_SW_COLLAPSE_SHFT                                                0x0

#define HWIO_GCC_HLOS1_VOTE_AGGRE2_NOC_SMMU_GDS_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0007d02c)
#define HWIO_GCC_HLOS1_VOTE_AGGRE2_NOC_SMMU_GDS_RMSK                                              0x80000001
#define HWIO_GCC_HLOS1_VOTE_AGGRE2_NOC_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_AGGRE2_NOC_SMMU_GDS_ADDR, HWIO_GCC_HLOS1_VOTE_AGGRE2_NOC_SMMU_GDS_RMSK)
#define HWIO_GCC_HLOS1_VOTE_AGGRE2_NOC_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_AGGRE2_NOC_SMMU_GDS_ADDR, m)
#define HWIO_GCC_HLOS1_VOTE_AGGRE2_NOC_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_HLOS1_VOTE_AGGRE2_NOC_SMMU_GDS_ADDR,v)
#define HWIO_GCC_HLOS1_VOTE_AGGRE2_NOC_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS1_VOTE_AGGRE2_NOC_SMMU_GDS_ADDR,m,v,HWIO_GCC_HLOS1_VOTE_AGGRE2_NOC_SMMU_GDS_IN)
#define HWIO_GCC_HLOS1_VOTE_AGGRE2_NOC_SMMU_GDS_PWR_ON_BMSK                                       0x80000000
#define HWIO_GCC_HLOS1_VOTE_AGGRE2_NOC_SMMU_GDS_PWR_ON_SHFT                                             0x1f
#define HWIO_GCC_HLOS1_VOTE_AGGRE2_NOC_SMMU_GDS_SW_COLLAPSE_BMSK                                         0x1
#define HWIO_GCC_HLOS1_VOTE_AGGRE2_NOC_SMMU_GDS_SW_COLLAPSE_SHFT                                         0x0

#define HWIO_GCC_HLOS1_VOTE_ALL_AGGRE_SMMU_GDS_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0007d030)
#define HWIO_GCC_HLOS1_VOTE_ALL_AGGRE_SMMU_GDS_RMSK                                               0x80000001
#define HWIO_GCC_HLOS1_VOTE_ALL_AGGRE_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_ALL_AGGRE_SMMU_GDS_ADDR, HWIO_GCC_HLOS1_VOTE_ALL_AGGRE_SMMU_GDS_RMSK)
#define HWIO_GCC_HLOS1_VOTE_ALL_AGGRE_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_ALL_AGGRE_SMMU_GDS_ADDR, m)
#define HWIO_GCC_HLOS1_VOTE_ALL_AGGRE_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_HLOS1_VOTE_ALL_AGGRE_SMMU_GDS_ADDR,v)
#define HWIO_GCC_HLOS1_VOTE_ALL_AGGRE_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS1_VOTE_ALL_AGGRE_SMMU_GDS_ADDR,m,v,HWIO_GCC_HLOS1_VOTE_ALL_AGGRE_SMMU_GDS_IN)
#define HWIO_GCC_HLOS1_VOTE_ALL_AGGRE_SMMU_GDS_PWR_ON_BMSK                                        0x80000000
#define HWIO_GCC_HLOS1_VOTE_ALL_AGGRE_SMMU_GDS_PWR_ON_SHFT                                              0x1f
#define HWIO_GCC_HLOS1_VOTE_ALL_AGGRE_SMMU_GDS_SW_COLLAPSE_BMSK                                          0x1
#define HWIO_GCC_HLOS1_VOTE_ALL_AGGRE_SMMU_GDS_SW_COLLAPSE_SHFT                                          0x0

#define HWIO_GCC_HLOS1_VOTE_LPASS_ADSP_SMMU_GDS_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0007d034)
#define HWIO_GCC_HLOS1_VOTE_LPASS_ADSP_SMMU_GDS_RMSK                                              0x80000001
#define HWIO_GCC_HLOS1_VOTE_LPASS_ADSP_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_LPASS_ADSP_SMMU_GDS_ADDR, HWIO_GCC_HLOS1_VOTE_LPASS_ADSP_SMMU_GDS_RMSK)
#define HWIO_GCC_HLOS1_VOTE_LPASS_ADSP_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_LPASS_ADSP_SMMU_GDS_ADDR, m)
#define HWIO_GCC_HLOS1_VOTE_LPASS_ADSP_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_HLOS1_VOTE_LPASS_ADSP_SMMU_GDS_ADDR,v)
#define HWIO_GCC_HLOS1_VOTE_LPASS_ADSP_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS1_VOTE_LPASS_ADSP_SMMU_GDS_ADDR,m,v,HWIO_GCC_HLOS1_VOTE_LPASS_ADSP_SMMU_GDS_IN)
#define HWIO_GCC_HLOS1_VOTE_LPASS_ADSP_SMMU_GDS_PWR_ON_BMSK                                       0x80000000
#define HWIO_GCC_HLOS1_VOTE_LPASS_ADSP_SMMU_GDS_PWR_ON_SHFT                                             0x1f
#define HWIO_GCC_HLOS1_VOTE_LPASS_ADSP_SMMU_GDS_SW_COLLAPSE_BMSK                                         0x1
#define HWIO_GCC_HLOS1_VOTE_LPASS_ADSP_SMMU_GDS_SW_COLLAPSE_SHFT                                         0x0

#define HWIO_GCC_HLOS1_VOTE_ALL_LPASS_SMMU_GDS_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0007d03c)
#define HWIO_GCC_HLOS1_VOTE_ALL_LPASS_SMMU_GDS_RMSK                                               0x80000001
#define HWIO_GCC_HLOS1_VOTE_ALL_LPASS_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_ALL_LPASS_SMMU_GDS_ADDR, HWIO_GCC_HLOS1_VOTE_ALL_LPASS_SMMU_GDS_RMSK)
#define HWIO_GCC_HLOS1_VOTE_ALL_LPASS_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_ALL_LPASS_SMMU_GDS_ADDR, m)
#define HWIO_GCC_HLOS1_VOTE_ALL_LPASS_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_HLOS1_VOTE_ALL_LPASS_SMMU_GDS_ADDR,v)
#define HWIO_GCC_HLOS1_VOTE_ALL_LPASS_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS1_VOTE_ALL_LPASS_SMMU_GDS_ADDR,m,v,HWIO_GCC_HLOS1_VOTE_ALL_LPASS_SMMU_GDS_IN)
#define HWIO_GCC_HLOS1_VOTE_ALL_LPASS_SMMU_GDS_PWR_ON_BMSK                                        0x80000000
#define HWIO_GCC_HLOS1_VOTE_ALL_LPASS_SMMU_GDS_PWR_ON_SHFT                                              0x1f
#define HWIO_GCC_HLOS1_VOTE_ALL_LPASS_SMMU_GDS_SW_COLLAPSE_BMSK                                          0x1
#define HWIO_GCC_HLOS1_VOTE_ALL_LPASS_SMMU_GDS_SW_COLLAPSE_SHFT                                          0x0

#define HWIO_GCC_HLOS1_VOTE_ALL_MMSS_SMMU_GDS_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0007d040)
#define HWIO_GCC_HLOS1_VOTE_ALL_MMSS_SMMU_GDS_RMSK                                                0x80000001
#define HWIO_GCC_HLOS1_VOTE_ALL_MMSS_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_ALL_MMSS_SMMU_GDS_ADDR, HWIO_GCC_HLOS1_VOTE_ALL_MMSS_SMMU_GDS_RMSK)
#define HWIO_GCC_HLOS1_VOTE_ALL_MMSS_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_ALL_MMSS_SMMU_GDS_ADDR, m)
#define HWIO_GCC_HLOS1_VOTE_ALL_MMSS_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_HLOS1_VOTE_ALL_MMSS_SMMU_GDS_ADDR,v)
#define HWIO_GCC_HLOS1_VOTE_ALL_MMSS_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS1_VOTE_ALL_MMSS_SMMU_GDS_ADDR,m,v,HWIO_GCC_HLOS1_VOTE_ALL_MMSS_SMMU_GDS_IN)
#define HWIO_GCC_HLOS1_VOTE_ALL_MMSS_SMMU_GDS_PWR_ON_BMSK                                         0x80000000
#define HWIO_GCC_HLOS1_VOTE_ALL_MMSS_SMMU_GDS_PWR_ON_SHFT                                               0x1f
#define HWIO_GCC_HLOS1_VOTE_ALL_MMSS_SMMU_GDS_SW_COLLAPSE_BMSK                                           0x1
#define HWIO_GCC_HLOS1_VOTE_ALL_MMSS_SMMU_GDS_SW_COLLAPSE_SHFT                                           0x0

#define HWIO_GCC_HLOS1_VOTE_ALL_SMMU_GDS_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0007d044)
#define HWIO_GCC_HLOS1_VOTE_ALL_SMMU_GDS_RMSK                                                     0x80000001
#define HWIO_GCC_HLOS1_VOTE_ALL_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_ALL_SMMU_GDS_ADDR, HWIO_GCC_HLOS1_VOTE_ALL_SMMU_GDS_RMSK)
#define HWIO_GCC_HLOS1_VOTE_ALL_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_ALL_SMMU_GDS_ADDR, m)
#define HWIO_GCC_HLOS1_VOTE_ALL_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_HLOS1_VOTE_ALL_SMMU_GDS_ADDR,v)
#define HWIO_GCC_HLOS1_VOTE_ALL_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS1_VOTE_ALL_SMMU_GDS_ADDR,m,v,HWIO_GCC_HLOS1_VOTE_ALL_SMMU_GDS_IN)
#define HWIO_GCC_HLOS1_VOTE_ALL_SMMU_GDS_PWR_ON_BMSK                                              0x80000000
#define HWIO_GCC_HLOS1_VOTE_ALL_SMMU_GDS_PWR_ON_SHFT                                                    0x1f
#define HWIO_GCC_HLOS1_VOTE_ALL_SMMU_GDS_SW_COLLAPSE_BMSK                                                0x1
#define HWIO_GCC_HLOS1_VOTE_ALL_SMMU_GDS_SW_COLLAPSE_SHFT                                                0x0

#define HWIO_GCC_HLOS1_VOTE_TURING_ADSP_SMMU_CLK_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0007d048)
#define HWIO_GCC_HLOS1_VOTE_TURING_ADSP_SMMU_CLK_RMSK                                             0x80000001
#define HWIO_GCC_HLOS1_VOTE_TURING_ADSP_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_TURING_ADSP_SMMU_CLK_ADDR, HWIO_GCC_HLOS1_VOTE_TURING_ADSP_SMMU_CLK_RMSK)
#define HWIO_GCC_HLOS1_VOTE_TURING_ADSP_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_TURING_ADSP_SMMU_CLK_ADDR, m)
#define HWIO_GCC_HLOS1_VOTE_TURING_ADSP_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_HLOS1_VOTE_TURING_ADSP_SMMU_CLK_ADDR,v)
#define HWIO_GCC_HLOS1_VOTE_TURING_ADSP_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS1_VOTE_TURING_ADSP_SMMU_CLK_ADDR,m,v,HWIO_GCC_HLOS1_VOTE_TURING_ADSP_SMMU_CLK_IN)
#define HWIO_GCC_HLOS1_VOTE_TURING_ADSP_SMMU_CLK_CLK_OFF_BMSK                                     0x80000000
#define HWIO_GCC_HLOS1_VOTE_TURING_ADSP_SMMU_CLK_CLK_OFF_SHFT                                           0x1f
#define HWIO_GCC_HLOS1_VOTE_TURING_ADSP_SMMU_CLK_CLK_ENABLE_BMSK                                         0x1
#define HWIO_GCC_HLOS1_VOTE_TURING_ADSP_SMMU_CLK_CLK_ENABLE_SHFT                                         0x0

#define HWIO_GCC_HLOS1_VOTE_TURING_ADSP_SMMU_GDS_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0007d04c)
#define HWIO_GCC_HLOS1_VOTE_TURING_ADSP_SMMU_GDS_RMSK                                             0x80000001
#define HWIO_GCC_HLOS1_VOTE_TURING_ADSP_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_TURING_ADSP_SMMU_GDS_ADDR, HWIO_GCC_HLOS1_VOTE_TURING_ADSP_SMMU_GDS_RMSK)
#define HWIO_GCC_HLOS1_VOTE_TURING_ADSP_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_TURING_ADSP_SMMU_GDS_ADDR, m)
#define HWIO_GCC_HLOS1_VOTE_TURING_ADSP_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_HLOS1_VOTE_TURING_ADSP_SMMU_GDS_ADDR,v)
#define HWIO_GCC_HLOS1_VOTE_TURING_ADSP_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS1_VOTE_TURING_ADSP_SMMU_GDS_ADDR,m,v,HWIO_GCC_HLOS1_VOTE_TURING_ADSP_SMMU_GDS_IN)
#define HWIO_GCC_HLOS1_VOTE_TURING_ADSP_SMMU_GDS_PWR_ON_BMSK                                      0x80000000
#define HWIO_GCC_HLOS1_VOTE_TURING_ADSP_SMMU_GDS_PWR_ON_SHFT                                            0x1f
#define HWIO_GCC_HLOS1_VOTE_TURING_ADSP_SMMU_GDS_SW_COLLAPSE_BMSK                                        0x1
#define HWIO_GCC_HLOS1_VOTE_TURING_ADSP_SMMU_GDS_SW_COLLAPSE_SHFT                                        0x0

#define HWIO_GCC_HLOS1_VOTE_ALL_TURING_SMMU_CLK_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0007d050)
#define HWIO_GCC_HLOS1_VOTE_ALL_TURING_SMMU_CLK_RMSK                                              0x80000001
#define HWIO_GCC_HLOS1_VOTE_ALL_TURING_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_ALL_TURING_SMMU_CLK_ADDR, HWIO_GCC_HLOS1_VOTE_ALL_TURING_SMMU_CLK_RMSK)
#define HWIO_GCC_HLOS1_VOTE_ALL_TURING_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_ALL_TURING_SMMU_CLK_ADDR, m)
#define HWIO_GCC_HLOS1_VOTE_ALL_TURING_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_HLOS1_VOTE_ALL_TURING_SMMU_CLK_ADDR,v)
#define HWIO_GCC_HLOS1_VOTE_ALL_TURING_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS1_VOTE_ALL_TURING_SMMU_CLK_ADDR,m,v,HWIO_GCC_HLOS1_VOTE_ALL_TURING_SMMU_CLK_IN)
#define HWIO_GCC_HLOS1_VOTE_ALL_TURING_SMMU_CLK_CLK_OFF_BMSK                                      0x80000000
#define HWIO_GCC_HLOS1_VOTE_ALL_TURING_SMMU_CLK_CLK_OFF_SHFT                                            0x1f
#define HWIO_GCC_HLOS1_VOTE_ALL_TURING_SMMU_CLK_CLK_ENABLE_BMSK                                          0x1
#define HWIO_GCC_HLOS1_VOTE_ALL_TURING_SMMU_CLK_CLK_ENABLE_SHFT                                          0x0

#define HWIO_GCC_HLOS1_VOTE_ALL_TURING_SMMU_GDS_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0007d054)
#define HWIO_GCC_HLOS1_VOTE_ALL_TURING_SMMU_GDS_RMSK                                              0x80000001
#define HWIO_GCC_HLOS1_VOTE_ALL_TURING_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_ALL_TURING_SMMU_GDS_ADDR, HWIO_GCC_HLOS1_VOTE_ALL_TURING_SMMU_GDS_RMSK)
#define HWIO_GCC_HLOS1_VOTE_ALL_TURING_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS1_VOTE_ALL_TURING_SMMU_GDS_ADDR, m)
#define HWIO_GCC_HLOS1_VOTE_ALL_TURING_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_HLOS1_VOTE_ALL_TURING_SMMU_GDS_ADDR,v)
#define HWIO_GCC_HLOS1_VOTE_ALL_TURING_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS1_VOTE_ALL_TURING_SMMU_GDS_ADDR,m,v,HWIO_GCC_HLOS1_VOTE_ALL_TURING_SMMU_GDS_IN)
#define HWIO_GCC_HLOS1_VOTE_ALL_TURING_SMMU_GDS_PWR_ON_BMSK                                       0x80000000
#define HWIO_GCC_HLOS1_VOTE_ALL_TURING_SMMU_GDS_PWR_ON_SHFT                                             0x1f
#define HWIO_GCC_HLOS1_VOTE_ALL_TURING_SMMU_GDS_SW_COLLAPSE_BMSK                                         0x1
#define HWIO_GCC_HLOS1_VOTE_ALL_TURING_SMMU_GDS_SW_COLLAPSE_SHFT                                         0x0

#define HWIO_GCC_HLOS2_VOTE_GPU_SMMU_CLK_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0007e000)
#define HWIO_GCC_HLOS2_VOTE_GPU_SMMU_CLK_RMSK                                                     0x80000001
#define HWIO_GCC_HLOS2_VOTE_GPU_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_GPU_SMMU_CLK_ADDR, HWIO_GCC_HLOS2_VOTE_GPU_SMMU_CLK_RMSK)
#define HWIO_GCC_HLOS2_VOTE_GPU_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_GPU_SMMU_CLK_ADDR, m)
#define HWIO_GCC_HLOS2_VOTE_GPU_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_HLOS2_VOTE_GPU_SMMU_CLK_ADDR,v)
#define HWIO_GCC_HLOS2_VOTE_GPU_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS2_VOTE_GPU_SMMU_CLK_ADDR,m,v,HWIO_GCC_HLOS2_VOTE_GPU_SMMU_CLK_IN)
#define HWIO_GCC_HLOS2_VOTE_GPU_SMMU_CLK_CLK_OFF_BMSK                                             0x80000000
#define HWIO_GCC_HLOS2_VOTE_GPU_SMMU_CLK_CLK_OFF_SHFT                                                   0x1f
#define HWIO_GCC_HLOS2_VOTE_GPU_SMMU_CLK_CLK_ENABLE_BMSK                                                 0x1
#define HWIO_GCC_HLOS2_VOTE_GPU_SMMU_CLK_CLK_ENABLE_SHFT                                                 0x0

#define HWIO_GCC_HLOS2_VOTE_AGGRE2_NOC_SMMU_CLK_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0007e008)
#define HWIO_GCC_HLOS2_VOTE_AGGRE2_NOC_SMMU_CLK_RMSK                                              0x80000001
#define HWIO_GCC_HLOS2_VOTE_AGGRE2_NOC_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_AGGRE2_NOC_SMMU_CLK_ADDR, HWIO_GCC_HLOS2_VOTE_AGGRE2_NOC_SMMU_CLK_RMSK)
#define HWIO_GCC_HLOS2_VOTE_AGGRE2_NOC_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_AGGRE2_NOC_SMMU_CLK_ADDR, m)
#define HWIO_GCC_HLOS2_VOTE_AGGRE2_NOC_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_HLOS2_VOTE_AGGRE2_NOC_SMMU_CLK_ADDR,v)
#define HWIO_GCC_HLOS2_VOTE_AGGRE2_NOC_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS2_VOTE_AGGRE2_NOC_SMMU_CLK_ADDR,m,v,HWIO_GCC_HLOS2_VOTE_AGGRE2_NOC_SMMU_CLK_IN)
#define HWIO_GCC_HLOS2_VOTE_AGGRE2_NOC_SMMU_CLK_CLK_OFF_BMSK                                      0x80000000
#define HWIO_GCC_HLOS2_VOTE_AGGRE2_NOC_SMMU_CLK_CLK_OFF_SHFT                                            0x1f
#define HWIO_GCC_HLOS2_VOTE_AGGRE2_NOC_SMMU_CLK_CLK_ENABLE_BMSK                                          0x1
#define HWIO_GCC_HLOS2_VOTE_AGGRE2_NOC_SMMU_CLK_CLK_ENABLE_SHFT                                          0x0

#define HWIO_GCC_HLOS2_VOTE_ALL_AGGRE_SMMU_CLK_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0007e00c)
#define HWIO_GCC_HLOS2_VOTE_ALL_AGGRE_SMMU_CLK_RMSK                                               0x80000001
#define HWIO_GCC_HLOS2_VOTE_ALL_AGGRE_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_ALL_AGGRE_SMMU_CLK_ADDR, HWIO_GCC_HLOS2_VOTE_ALL_AGGRE_SMMU_CLK_RMSK)
#define HWIO_GCC_HLOS2_VOTE_ALL_AGGRE_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_ALL_AGGRE_SMMU_CLK_ADDR, m)
#define HWIO_GCC_HLOS2_VOTE_ALL_AGGRE_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_HLOS2_VOTE_ALL_AGGRE_SMMU_CLK_ADDR,v)
#define HWIO_GCC_HLOS2_VOTE_ALL_AGGRE_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS2_VOTE_ALL_AGGRE_SMMU_CLK_ADDR,m,v,HWIO_GCC_HLOS2_VOTE_ALL_AGGRE_SMMU_CLK_IN)
#define HWIO_GCC_HLOS2_VOTE_ALL_AGGRE_SMMU_CLK_CLK_OFF_BMSK                                       0x80000000
#define HWIO_GCC_HLOS2_VOTE_ALL_AGGRE_SMMU_CLK_CLK_OFF_SHFT                                             0x1f
#define HWIO_GCC_HLOS2_VOTE_ALL_AGGRE_SMMU_CLK_CLK_ENABLE_BMSK                                           0x1
#define HWIO_GCC_HLOS2_VOTE_ALL_AGGRE_SMMU_CLK_CLK_ENABLE_SHFT                                           0x0

#define HWIO_GCC_HLOS2_VOTE_LPASS_ADSP_SMMU_CLK_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0007e014)
#define HWIO_GCC_HLOS2_VOTE_LPASS_ADSP_SMMU_CLK_RMSK                                              0x80000001
#define HWIO_GCC_HLOS2_VOTE_LPASS_ADSP_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_LPASS_ADSP_SMMU_CLK_ADDR, HWIO_GCC_HLOS2_VOTE_LPASS_ADSP_SMMU_CLK_RMSK)
#define HWIO_GCC_HLOS2_VOTE_LPASS_ADSP_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_LPASS_ADSP_SMMU_CLK_ADDR, m)
#define HWIO_GCC_HLOS2_VOTE_LPASS_ADSP_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_HLOS2_VOTE_LPASS_ADSP_SMMU_CLK_ADDR,v)
#define HWIO_GCC_HLOS2_VOTE_LPASS_ADSP_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS2_VOTE_LPASS_ADSP_SMMU_CLK_ADDR,m,v,HWIO_GCC_HLOS2_VOTE_LPASS_ADSP_SMMU_CLK_IN)
#define HWIO_GCC_HLOS2_VOTE_LPASS_ADSP_SMMU_CLK_CLK_OFF_BMSK                                      0x80000000
#define HWIO_GCC_HLOS2_VOTE_LPASS_ADSP_SMMU_CLK_CLK_OFF_SHFT                                            0x1f
#define HWIO_GCC_HLOS2_VOTE_LPASS_ADSP_SMMU_CLK_CLK_ENABLE_BMSK                                          0x1
#define HWIO_GCC_HLOS2_VOTE_LPASS_ADSP_SMMU_CLK_CLK_ENABLE_SHFT                                          0x0

#define HWIO_GCC_HLOS2_VOTE_ALL_LPASS_SMMU_CLK_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0007e018)
#define HWIO_GCC_HLOS2_VOTE_ALL_LPASS_SMMU_CLK_RMSK                                               0x80000001
#define HWIO_GCC_HLOS2_VOTE_ALL_LPASS_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_ALL_LPASS_SMMU_CLK_ADDR, HWIO_GCC_HLOS2_VOTE_ALL_LPASS_SMMU_CLK_RMSK)
#define HWIO_GCC_HLOS2_VOTE_ALL_LPASS_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_ALL_LPASS_SMMU_CLK_ADDR, m)
#define HWIO_GCC_HLOS2_VOTE_ALL_LPASS_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_HLOS2_VOTE_ALL_LPASS_SMMU_CLK_ADDR,v)
#define HWIO_GCC_HLOS2_VOTE_ALL_LPASS_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS2_VOTE_ALL_LPASS_SMMU_CLK_ADDR,m,v,HWIO_GCC_HLOS2_VOTE_ALL_LPASS_SMMU_CLK_IN)
#define HWIO_GCC_HLOS2_VOTE_ALL_LPASS_SMMU_CLK_CLK_OFF_BMSK                                       0x80000000
#define HWIO_GCC_HLOS2_VOTE_ALL_LPASS_SMMU_CLK_CLK_OFF_SHFT                                             0x1f
#define HWIO_GCC_HLOS2_VOTE_ALL_LPASS_SMMU_CLK_CLK_ENABLE_BMSK                                           0x1
#define HWIO_GCC_HLOS2_VOTE_ALL_LPASS_SMMU_CLK_CLK_ENABLE_SHFT                                           0x0

#define HWIO_GCC_HLOS2_VOTE_ALL_MMSS_SMMU_CLK_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0007e01c)
#define HWIO_GCC_HLOS2_VOTE_ALL_MMSS_SMMU_CLK_RMSK                                                0x80000001
#define HWIO_GCC_HLOS2_VOTE_ALL_MMSS_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_ALL_MMSS_SMMU_CLK_ADDR, HWIO_GCC_HLOS2_VOTE_ALL_MMSS_SMMU_CLK_RMSK)
#define HWIO_GCC_HLOS2_VOTE_ALL_MMSS_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_ALL_MMSS_SMMU_CLK_ADDR, m)
#define HWIO_GCC_HLOS2_VOTE_ALL_MMSS_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_HLOS2_VOTE_ALL_MMSS_SMMU_CLK_ADDR,v)
#define HWIO_GCC_HLOS2_VOTE_ALL_MMSS_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS2_VOTE_ALL_MMSS_SMMU_CLK_ADDR,m,v,HWIO_GCC_HLOS2_VOTE_ALL_MMSS_SMMU_CLK_IN)
#define HWIO_GCC_HLOS2_VOTE_ALL_MMSS_SMMU_CLK_CLK_OFF_BMSK                                        0x80000000
#define HWIO_GCC_HLOS2_VOTE_ALL_MMSS_SMMU_CLK_CLK_OFF_SHFT                                              0x1f
#define HWIO_GCC_HLOS2_VOTE_ALL_MMSS_SMMU_CLK_CLK_ENABLE_BMSK                                            0x1
#define HWIO_GCC_HLOS2_VOTE_ALL_MMSS_SMMU_CLK_CLK_ENABLE_SHFT                                            0x0

#define HWIO_GCC_HLOS2_VOTE_ALL_SMMU_CLK_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0007e020)
#define HWIO_GCC_HLOS2_VOTE_ALL_SMMU_CLK_RMSK                                                     0x80000001
#define HWIO_GCC_HLOS2_VOTE_ALL_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_ALL_SMMU_CLK_ADDR, HWIO_GCC_HLOS2_VOTE_ALL_SMMU_CLK_RMSK)
#define HWIO_GCC_HLOS2_VOTE_ALL_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_ALL_SMMU_CLK_ADDR, m)
#define HWIO_GCC_HLOS2_VOTE_ALL_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_HLOS2_VOTE_ALL_SMMU_CLK_ADDR,v)
#define HWIO_GCC_HLOS2_VOTE_ALL_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS2_VOTE_ALL_SMMU_CLK_ADDR,m,v,HWIO_GCC_HLOS2_VOTE_ALL_SMMU_CLK_IN)
#define HWIO_GCC_HLOS2_VOTE_ALL_SMMU_CLK_CLK_OFF_BMSK                                             0x80000000
#define HWIO_GCC_HLOS2_VOTE_ALL_SMMU_CLK_CLK_OFF_SHFT                                                   0x1f
#define HWIO_GCC_HLOS2_VOTE_ALL_SMMU_CLK_CLK_ENABLE_BMSK                                                 0x1
#define HWIO_GCC_HLOS2_VOTE_ALL_SMMU_CLK_CLK_ENABLE_SHFT                                                 0x0

#define HWIO_GCC_HLOS2_VOTE_GPU_SMMU_GDS_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0007e024)
#define HWIO_GCC_HLOS2_VOTE_GPU_SMMU_GDS_RMSK                                                     0x80000001
#define HWIO_GCC_HLOS2_VOTE_GPU_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_GPU_SMMU_GDS_ADDR, HWIO_GCC_HLOS2_VOTE_GPU_SMMU_GDS_RMSK)
#define HWIO_GCC_HLOS2_VOTE_GPU_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_GPU_SMMU_GDS_ADDR, m)
#define HWIO_GCC_HLOS2_VOTE_GPU_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_HLOS2_VOTE_GPU_SMMU_GDS_ADDR,v)
#define HWIO_GCC_HLOS2_VOTE_GPU_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS2_VOTE_GPU_SMMU_GDS_ADDR,m,v,HWIO_GCC_HLOS2_VOTE_GPU_SMMU_GDS_IN)
#define HWIO_GCC_HLOS2_VOTE_GPU_SMMU_GDS_PWR_ON_BMSK                                              0x80000000
#define HWIO_GCC_HLOS2_VOTE_GPU_SMMU_GDS_PWR_ON_SHFT                                                    0x1f
#define HWIO_GCC_HLOS2_VOTE_GPU_SMMU_GDS_SW_COLLAPSE_BMSK                                                0x1
#define HWIO_GCC_HLOS2_VOTE_GPU_SMMU_GDS_SW_COLLAPSE_SHFT                                                0x0

#define HWIO_GCC_HLOS2_VOTE_AGGRE2_NOC_SMMU_GDS_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0007e02c)
#define HWIO_GCC_HLOS2_VOTE_AGGRE2_NOC_SMMU_GDS_RMSK                                              0x80000001
#define HWIO_GCC_HLOS2_VOTE_AGGRE2_NOC_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_AGGRE2_NOC_SMMU_GDS_ADDR, HWIO_GCC_HLOS2_VOTE_AGGRE2_NOC_SMMU_GDS_RMSK)
#define HWIO_GCC_HLOS2_VOTE_AGGRE2_NOC_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_AGGRE2_NOC_SMMU_GDS_ADDR, m)
#define HWIO_GCC_HLOS2_VOTE_AGGRE2_NOC_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_HLOS2_VOTE_AGGRE2_NOC_SMMU_GDS_ADDR,v)
#define HWIO_GCC_HLOS2_VOTE_AGGRE2_NOC_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS2_VOTE_AGGRE2_NOC_SMMU_GDS_ADDR,m,v,HWIO_GCC_HLOS2_VOTE_AGGRE2_NOC_SMMU_GDS_IN)
#define HWIO_GCC_HLOS2_VOTE_AGGRE2_NOC_SMMU_GDS_PWR_ON_BMSK                                       0x80000000
#define HWIO_GCC_HLOS2_VOTE_AGGRE2_NOC_SMMU_GDS_PWR_ON_SHFT                                             0x1f
#define HWIO_GCC_HLOS2_VOTE_AGGRE2_NOC_SMMU_GDS_SW_COLLAPSE_BMSK                                         0x1
#define HWIO_GCC_HLOS2_VOTE_AGGRE2_NOC_SMMU_GDS_SW_COLLAPSE_SHFT                                         0x0

#define HWIO_GCC_HLOS2_VOTE_ALL_AGGRE_SMMU_GDS_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0007e030)
#define HWIO_GCC_HLOS2_VOTE_ALL_AGGRE_SMMU_GDS_RMSK                                               0x80000001
#define HWIO_GCC_HLOS2_VOTE_ALL_AGGRE_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_ALL_AGGRE_SMMU_GDS_ADDR, HWIO_GCC_HLOS2_VOTE_ALL_AGGRE_SMMU_GDS_RMSK)
#define HWIO_GCC_HLOS2_VOTE_ALL_AGGRE_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_ALL_AGGRE_SMMU_GDS_ADDR, m)
#define HWIO_GCC_HLOS2_VOTE_ALL_AGGRE_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_HLOS2_VOTE_ALL_AGGRE_SMMU_GDS_ADDR,v)
#define HWIO_GCC_HLOS2_VOTE_ALL_AGGRE_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS2_VOTE_ALL_AGGRE_SMMU_GDS_ADDR,m,v,HWIO_GCC_HLOS2_VOTE_ALL_AGGRE_SMMU_GDS_IN)
#define HWIO_GCC_HLOS2_VOTE_ALL_AGGRE_SMMU_GDS_PWR_ON_BMSK                                        0x80000000
#define HWIO_GCC_HLOS2_VOTE_ALL_AGGRE_SMMU_GDS_PWR_ON_SHFT                                              0x1f
#define HWIO_GCC_HLOS2_VOTE_ALL_AGGRE_SMMU_GDS_SW_COLLAPSE_BMSK                                          0x1
#define HWIO_GCC_HLOS2_VOTE_ALL_AGGRE_SMMU_GDS_SW_COLLAPSE_SHFT                                          0x0

#define HWIO_GCC_HLOS2_VOTE_LPASS_ADSP_SMMU_GDS_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0007e034)
#define HWIO_GCC_HLOS2_VOTE_LPASS_ADSP_SMMU_GDS_RMSK                                              0x80000001
#define HWIO_GCC_HLOS2_VOTE_LPASS_ADSP_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_LPASS_ADSP_SMMU_GDS_ADDR, HWIO_GCC_HLOS2_VOTE_LPASS_ADSP_SMMU_GDS_RMSK)
#define HWIO_GCC_HLOS2_VOTE_LPASS_ADSP_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_LPASS_ADSP_SMMU_GDS_ADDR, m)
#define HWIO_GCC_HLOS2_VOTE_LPASS_ADSP_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_HLOS2_VOTE_LPASS_ADSP_SMMU_GDS_ADDR,v)
#define HWIO_GCC_HLOS2_VOTE_LPASS_ADSP_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS2_VOTE_LPASS_ADSP_SMMU_GDS_ADDR,m,v,HWIO_GCC_HLOS2_VOTE_LPASS_ADSP_SMMU_GDS_IN)
#define HWIO_GCC_HLOS2_VOTE_LPASS_ADSP_SMMU_GDS_PWR_ON_BMSK                                       0x80000000
#define HWIO_GCC_HLOS2_VOTE_LPASS_ADSP_SMMU_GDS_PWR_ON_SHFT                                             0x1f
#define HWIO_GCC_HLOS2_VOTE_LPASS_ADSP_SMMU_GDS_SW_COLLAPSE_BMSK                                         0x1
#define HWIO_GCC_HLOS2_VOTE_LPASS_ADSP_SMMU_GDS_SW_COLLAPSE_SHFT                                         0x0

#define HWIO_GCC_HLOS2_VOTE_ALL_LPASS_SMMU_GDS_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0007e03c)
#define HWIO_GCC_HLOS2_VOTE_ALL_LPASS_SMMU_GDS_RMSK                                               0x80000001
#define HWIO_GCC_HLOS2_VOTE_ALL_LPASS_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_ALL_LPASS_SMMU_GDS_ADDR, HWIO_GCC_HLOS2_VOTE_ALL_LPASS_SMMU_GDS_RMSK)
#define HWIO_GCC_HLOS2_VOTE_ALL_LPASS_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_ALL_LPASS_SMMU_GDS_ADDR, m)
#define HWIO_GCC_HLOS2_VOTE_ALL_LPASS_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_HLOS2_VOTE_ALL_LPASS_SMMU_GDS_ADDR,v)
#define HWIO_GCC_HLOS2_VOTE_ALL_LPASS_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS2_VOTE_ALL_LPASS_SMMU_GDS_ADDR,m,v,HWIO_GCC_HLOS2_VOTE_ALL_LPASS_SMMU_GDS_IN)
#define HWIO_GCC_HLOS2_VOTE_ALL_LPASS_SMMU_GDS_PWR_ON_BMSK                                        0x80000000
#define HWIO_GCC_HLOS2_VOTE_ALL_LPASS_SMMU_GDS_PWR_ON_SHFT                                              0x1f
#define HWIO_GCC_HLOS2_VOTE_ALL_LPASS_SMMU_GDS_SW_COLLAPSE_BMSK                                          0x1
#define HWIO_GCC_HLOS2_VOTE_ALL_LPASS_SMMU_GDS_SW_COLLAPSE_SHFT                                          0x0

#define HWIO_GCC_HLOS2_VOTE_ALL_MMSS_SMMU_GDS_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0007e040)
#define HWIO_GCC_HLOS2_VOTE_ALL_MMSS_SMMU_GDS_RMSK                                                0x80000001
#define HWIO_GCC_HLOS2_VOTE_ALL_MMSS_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_ALL_MMSS_SMMU_GDS_ADDR, HWIO_GCC_HLOS2_VOTE_ALL_MMSS_SMMU_GDS_RMSK)
#define HWIO_GCC_HLOS2_VOTE_ALL_MMSS_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_ALL_MMSS_SMMU_GDS_ADDR, m)
#define HWIO_GCC_HLOS2_VOTE_ALL_MMSS_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_HLOS2_VOTE_ALL_MMSS_SMMU_GDS_ADDR,v)
#define HWIO_GCC_HLOS2_VOTE_ALL_MMSS_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS2_VOTE_ALL_MMSS_SMMU_GDS_ADDR,m,v,HWIO_GCC_HLOS2_VOTE_ALL_MMSS_SMMU_GDS_IN)
#define HWIO_GCC_HLOS2_VOTE_ALL_MMSS_SMMU_GDS_PWR_ON_BMSK                                         0x80000000
#define HWIO_GCC_HLOS2_VOTE_ALL_MMSS_SMMU_GDS_PWR_ON_SHFT                                               0x1f
#define HWIO_GCC_HLOS2_VOTE_ALL_MMSS_SMMU_GDS_SW_COLLAPSE_BMSK                                           0x1
#define HWIO_GCC_HLOS2_VOTE_ALL_MMSS_SMMU_GDS_SW_COLLAPSE_SHFT                                           0x0

#define HWIO_GCC_HLOS2_VOTE_ALL_SMMU_GDS_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0007e044)
#define HWIO_GCC_HLOS2_VOTE_ALL_SMMU_GDS_RMSK                                                     0x80000001
#define HWIO_GCC_HLOS2_VOTE_ALL_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_ALL_SMMU_GDS_ADDR, HWIO_GCC_HLOS2_VOTE_ALL_SMMU_GDS_RMSK)
#define HWIO_GCC_HLOS2_VOTE_ALL_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_ALL_SMMU_GDS_ADDR, m)
#define HWIO_GCC_HLOS2_VOTE_ALL_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_HLOS2_VOTE_ALL_SMMU_GDS_ADDR,v)
#define HWIO_GCC_HLOS2_VOTE_ALL_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS2_VOTE_ALL_SMMU_GDS_ADDR,m,v,HWIO_GCC_HLOS2_VOTE_ALL_SMMU_GDS_IN)
#define HWIO_GCC_HLOS2_VOTE_ALL_SMMU_GDS_PWR_ON_BMSK                                              0x80000000
#define HWIO_GCC_HLOS2_VOTE_ALL_SMMU_GDS_PWR_ON_SHFT                                                    0x1f
#define HWIO_GCC_HLOS2_VOTE_ALL_SMMU_GDS_SW_COLLAPSE_BMSK                                                0x1
#define HWIO_GCC_HLOS2_VOTE_ALL_SMMU_GDS_SW_COLLAPSE_SHFT                                                0x0

#define HWIO_GCC_HLOS2_VOTE_TURING_ADSP_SMMU_CLK_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0007e048)
#define HWIO_GCC_HLOS2_VOTE_TURING_ADSP_SMMU_CLK_RMSK                                             0x80000001
#define HWIO_GCC_HLOS2_VOTE_TURING_ADSP_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_TURING_ADSP_SMMU_CLK_ADDR, HWIO_GCC_HLOS2_VOTE_TURING_ADSP_SMMU_CLK_RMSK)
#define HWIO_GCC_HLOS2_VOTE_TURING_ADSP_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_TURING_ADSP_SMMU_CLK_ADDR, m)
#define HWIO_GCC_HLOS2_VOTE_TURING_ADSP_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_HLOS2_VOTE_TURING_ADSP_SMMU_CLK_ADDR,v)
#define HWIO_GCC_HLOS2_VOTE_TURING_ADSP_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS2_VOTE_TURING_ADSP_SMMU_CLK_ADDR,m,v,HWIO_GCC_HLOS2_VOTE_TURING_ADSP_SMMU_CLK_IN)
#define HWIO_GCC_HLOS2_VOTE_TURING_ADSP_SMMU_CLK_CLK_OFF_BMSK                                     0x80000000
#define HWIO_GCC_HLOS2_VOTE_TURING_ADSP_SMMU_CLK_CLK_OFF_SHFT                                           0x1f
#define HWIO_GCC_HLOS2_VOTE_TURING_ADSP_SMMU_CLK_CLK_ENABLE_BMSK                                         0x1
#define HWIO_GCC_HLOS2_VOTE_TURING_ADSP_SMMU_CLK_CLK_ENABLE_SHFT                                         0x0

#define HWIO_GCC_HLOS2_VOTE_TURING_ADSP_SMMU_GDS_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0007e04c)
#define HWIO_GCC_HLOS2_VOTE_TURING_ADSP_SMMU_GDS_RMSK                                             0x80000001
#define HWIO_GCC_HLOS2_VOTE_TURING_ADSP_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_TURING_ADSP_SMMU_GDS_ADDR, HWIO_GCC_HLOS2_VOTE_TURING_ADSP_SMMU_GDS_RMSK)
#define HWIO_GCC_HLOS2_VOTE_TURING_ADSP_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_TURING_ADSP_SMMU_GDS_ADDR, m)
#define HWIO_GCC_HLOS2_VOTE_TURING_ADSP_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_HLOS2_VOTE_TURING_ADSP_SMMU_GDS_ADDR,v)
#define HWIO_GCC_HLOS2_VOTE_TURING_ADSP_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS2_VOTE_TURING_ADSP_SMMU_GDS_ADDR,m,v,HWIO_GCC_HLOS2_VOTE_TURING_ADSP_SMMU_GDS_IN)
#define HWIO_GCC_HLOS2_VOTE_TURING_ADSP_SMMU_GDS_PWR_ON_BMSK                                      0x80000000
#define HWIO_GCC_HLOS2_VOTE_TURING_ADSP_SMMU_GDS_PWR_ON_SHFT                                            0x1f
#define HWIO_GCC_HLOS2_VOTE_TURING_ADSP_SMMU_GDS_SW_COLLAPSE_BMSK                                        0x1
#define HWIO_GCC_HLOS2_VOTE_TURING_ADSP_SMMU_GDS_SW_COLLAPSE_SHFT                                        0x0

#define HWIO_GCC_HLOS2_VOTE_ALL_TURING_SMMU_CLK_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0007e050)
#define HWIO_GCC_HLOS2_VOTE_ALL_TURING_SMMU_CLK_RMSK                                              0x80000001
#define HWIO_GCC_HLOS2_VOTE_ALL_TURING_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_ALL_TURING_SMMU_CLK_ADDR, HWIO_GCC_HLOS2_VOTE_ALL_TURING_SMMU_CLK_RMSK)
#define HWIO_GCC_HLOS2_VOTE_ALL_TURING_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_ALL_TURING_SMMU_CLK_ADDR, m)
#define HWIO_GCC_HLOS2_VOTE_ALL_TURING_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_HLOS2_VOTE_ALL_TURING_SMMU_CLK_ADDR,v)
#define HWIO_GCC_HLOS2_VOTE_ALL_TURING_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS2_VOTE_ALL_TURING_SMMU_CLK_ADDR,m,v,HWIO_GCC_HLOS2_VOTE_ALL_TURING_SMMU_CLK_IN)
#define HWIO_GCC_HLOS2_VOTE_ALL_TURING_SMMU_CLK_CLK_OFF_BMSK                                      0x80000000
#define HWIO_GCC_HLOS2_VOTE_ALL_TURING_SMMU_CLK_CLK_OFF_SHFT                                            0x1f
#define HWIO_GCC_HLOS2_VOTE_ALL_TURING_SMMU_CLK_CLK_ENABLE_BMSK                                          0x1
#define HWIO_GCC_HLOS2_VOTE_ALL_TURING_SMMU_CLK_CLK_ENABLE_SHFT                                          0x0

#define HWIO_GCC_HLOS2_VOTE_ALL_TURING_SMMU_GDS_ADDR                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0007e054)
#define HWIO_GCC_HLOS2_VOTE_ALL_TURING_SMMU_GDS_RMSK                                              0x80000001
#define HWIO_GCC_HLOS2_VOTE_ALL_TURING_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_ALL_TURING_SMMU_GDS_ADDR, HWIO_GCC_HLOS2_VOTE_ALL_TURING_SMMU_GDS_RMSK)
#define HWIO_GCC_HLOS2_VOTE_ALL_TURING_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_HLOS2_VOTE_ALL_TURING_SMMU_GDS_ADDR, m)
#define HWIO_GCC_HLOS2_VOTE_ALL_TURING_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_HLOS2_VOTE_ALL_TURING_SMMU_GDS_ADDR,v)
#define HWIO_GCC_HLOS2_VOTE_ALL_TURING_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HLOS2_VOTE_ALL_TURING_SMMU_GDS_ADDR,m,v,HWIO_GCC_HLOS2_VOTE_ALL_TURING_SMMU_GDS_IN)
#define HWIO_GCC_HLOS2_VOTE_ALL_TURING_SMMU_GDS_PWR_ON_BMSK                                       0x80000000
#define HWIO_GCC_HLOS2_VOTE_ALL_TURING_SMMU_GDS_PWR_ON_SHFT                                             0x1f
#define HWIO_GCC_HLOS2_VOTE_ALL_TURING_SMMU_GDS_SW_COLLAPSE_BMSK                                         0x1
#define HWIO_GCC_HLOS2_VOTE_ALL_TURING_SMMU_GDS_SW_COLLAPSE_SHFT                                         0x0

#define HWIO_GCC_UFS_CLKREF_EN_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00088008)
#define HWIO_GCC_UFS_CLKREF_EN_RMSK                                                               0x80000001
#define HWIO_GCC_UFS_CLKREF_EN_IN          \
        in_dword_masked(HWIO_GCC_UFS_CLKREF_EN_ADDR, HWIO_GCC_UFS_CLKREF_EN_RMSK)
#define HWIO_GCC_UFS_CLKREF_EN_INM(m)      \
        in_dword_masked(HWIO_GCC_UFS_CLKREF_EN_ADDR, m)
#define HWIO_GCC_UFS_CLKREF_EN_OUT(v)      \
        out_dword(HWIO_GCC_UFS_CLKREF_EN_ADDR,v)
#define HWIO_GCC_UFS_CLKREF_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_UFS_CLKREF_EN_ADDR,m,v,HWIO_GCC_UFS_CLKREF_EN_IN)
#define HWIO_GCC_UFS_CLKREF_EN_UFS_STATUS_BMSK                                                    0x80000000
#define HWIO_GCC_UFS_CLKREF_EN_UFS_STATUS_SHFT                                                          0x1f
#define HWIO_GCC_UFS_CLKREF_EN_UFS_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_UFS_CLKREF_EN_UFS_ENABLE_SHFT                                                           0x0

#define HWIO_GCC_USB3_CLKREF_EN_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0008800c)
#define HWIO_GCC_USB3_CLKREF_EN_RMSK                                                              0x80000001
#define HWIO_GCC_USB3_CLKREF_EN_IN          \
        in_dword_masked(HWIO_GCC_USB3_CLKREF_EN_ADDR, HWIO_GCC_USB3_CLKREF_EN_RMSK)
#define HWIO_GCC_USB3_CLKREF_EN_INM(m)      \
        in_dword_masked(HWIO_GCC_USB3_CLKREF_EN_ADDR, m)
#define HWIO_GCC_USB3_CLKREF_EN_OUT(v)      \
        out_dword(HWIO_GCC_USB3_CLKREF_EN_ADDR,v)
#define HWIO_GCC_USB3_CLKREF_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB3_CLKREF_EN_ADDR,m,v,HWIO_GCC_USB3_CLKREF_EN_IN)
#define HWIO_GCC_USB3_CLKREF_EN_USB3_STATUS_BMSK                                                  0x80000000
#define HWIO_GCC_USB3_CLKREF_EN_USB3_STATUS_SHFT                                                        0x1f
#define HWIO_GCC_USB3_CLKREF_EN_USB3_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_USB3_CLKREF_EN_USB3_ENABLE_SHFT                                                         0x0

#define HWIO_GCC_RX1_USB2_CLKREF_EN_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00088014)
#define HWIO_GCC_RX1_USB2_CLKREF_EN_RMSK                                                          0x80000003
#define HWIO_GCC_RX1_USB2_CLKREF_EN_IN          \
        in_dword_masked(HWIO_GCC_RX1_USB2_CLKREF_EN_ADDR, HWIO_GCC_RX1_USB2_CLKREF_EN_RMSK)
#define HWIO_GCC_RX1_USB2_CLKREF_EN_INM(m)      \
        in_dword_masked(HWIO_GCC_RX1_USB2_CLKREF_EN_ADDR, m)
#define HWIO_GCC_RX1_USB2_CLKREF_EN_OUT(v)      \
        out_dword(HWIO_GCC_RX1_USB2_CLKREF_EN_ADDR,v)
#define HWIO_GCC_RX1_USB2_CLKREF_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RX1_USB2_CLKREF_EN_ADDR,m,v,HWIO_GCC_RX1_USB2_CLKREF_EN_IN)
#define HWIO_GCC_RX1_USB2_CLKREF_EN_RX1_USB2_STATUS_BMSK                                          0x80000000
#define HWIO_GCC_RX1_USB2_CLKREF_EN_RX1_USB2_STATUS_SHFT                                                0x1f
#define HWIO_GCC_RX1_USB2_CLKREF_EN_SW_RXTAP2_EN_BMSK                                                    0x2
#define HWIO_GCC_RX1_USB2_CLKREF_EN_SW_RXTAP2_EN_SHFT                                                    0x1
#define HWIO_GCC_RX1_USB2_CLKREF_EN_RX1_USB2_ENABLE_BMSK                                                 0x1
#define HWIO_GCC_RX1_USB2_CLKREF_EN_RX1_USB2_ENABLE_SHFT                                                 0x0

#define HWIO_GCC_RX0_USB2_CLKREF_EN_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00088018)
#define HWIO_GCC_RX0_USB2_CLKREF_EN_RMSK                                                          0x80000003
#define HWIO_GCC_RX0_USB2_CLKREF_EN_IN          \
        in_dword_masked(HWIO_GCC_RX0_USB2_CLKREF_EN_ADDR, HWIO_GCC_RX0_USB2_CLKREF_EN_RMSK)
#define HWIO_GCC_RX0_USB2_CLKREF_EN_INM(m)      \
        in_dword_masked(HWIO_GCC_RX0_USB2_CLKREF_EN_ADDR, m)
#define HWIO_GCC_RX0_USB2_CLKREF_EN_OUT(v)      \
        out_dword(HWIO_GCC_RX0_USB2_CLKREF_EN_ADDR,v)
#define HWIO_GCC_RX0_USB2_CLKREF_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RX0_USB2_CLKREF_EN_ADDR,m,v,HWIO_GCC_RX0_USB2_CLKREF_EN_IN)
#define HWIO_GCC_RX0_USB2_CLKREF_EN_RX0_USB2_STATUS_BMSK                                          0x80000000
#define HWIO_GCC_RX0_USB2_CLKREF_EN_RX0_USB2_STATUS_SHFT                                                0x1f
#define HWIO_GCC_RX0_USB2_CLKREF_EN_SW_RXTAP1_EN_BMSK                                                    0x2
#define HWIO_GCC_RX0_USB2_CLKREF_EN_SW_RXTAP1_EN_SHFT                                                    0x1
#define HWIO_GCC_RX0_USB2_CLKREF_EN_RX0_USB2_ENABLE_BMSK                                                 0x1
#define HWIO_GCC_RX0_USB2_CLKREF_EN_RX0_USB2_ENABLE_SHFT                                                 0x0

#define HWIO_GCC_CLKREF_SPARE_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0008801c)
#define HWIO_GCC_CLKREF_SPARE_RMSK                                                                      0xff
#define HWIO_GCC_CLKREF_SPARE_IN          \
        in_dword_masked(HWIO_GCC_CLKREF_SPARE_ADDR, HWIO_GCC_CLKREF_SPARE_RMSK)
#define HWIO_GCC_CLKREF_SPARE_INM(m)      \
        in_dword_masked(HWIO_GCC_CLKREF_SPARE_ADDR, m)
#define HWIO_GCC_CLKREF_SPARE_OUT(v)      \
        out_dword(HWIO_GCC_CLKREF_SPARE_ADDR,v)
#define HWIO_GCC_CLKREF_SPARE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CLKREF_SPARE_ADDR,m,v,HWIO_GCC_CLKREF_SPARE_IN)
#define HWIO_GCC_CLKREF_SPARE_SPARE_BMSK                                                                0xff
#define HWIO_GCC_CLKREF_SPARE_SPARE_SHFT                                                                 0x0

#define HWIO_GCC_RX2_QLINK_CLKREF_EN_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00088034)
#define HWIO_GCC_RX2_QLINK_CLKREF_EN_RMSK                                                         0x80000003
#define HWIO_GCC_RX2_QLINK_CLKREF_EN_IN          \
        in_dword_masked(HWIO_GCC_RX2_QLINK_CLKREF_EN_ADDR, HWIO_GCC_RX2_QLINK_CLKREF_EN_RMSK)
#define HWIO_GCC_RX2_QLINK_CLKREF_EN_INM(m)      \
        in_dword_masked(HWIO_GCC_RX2_QLINK_CLKREF_EN_ADDR, m)
#define HWIO_GCC_RX2_QLINK_CLKREF_EN_OUT(v)      \
        out_dword(HWIO_GCC_RX2_QLINK_CLKREF_EN_ADDR,v)
#define HWIO_GCC_RX2_QLINK_CLKREF_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RX2_QLINK_CLKREF_EN_ADDR,m,v,HWIO_GCC_RX2_QLINK_CLKREF_EN_IN)
#define HWIO_GCC_RX2_QLINK_CLKREF_EN_RX2_QLINK_STATUS_BMSK                                        0x80000000
#define HWIO_GCC_RX2_QLINK_CLKREF_EN_RX2_QLINK_STATUS_SHFT                                              0x1f
#define HWIO_GCC_RX2_QLINK_CLKREF_EN_RXTAP0_ENABLE_BMSK                                                  0x2
#define HWIO_GCC_RX2_QLINK_CLKREF_EN_RXTAP0_ENABLE_SHFT                                                  0x1
#define HWIO_GCC_RX2_QLINK_CLKREF_EN_RX2_QLINK_ENABLE_BMSK                                               0x1
#define HWIO_GCC_RX2_QLINK_CLKREF_EN_RX2_QLINK_ENABLE_SHFT                                               0x0

#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00083028)
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_RMSK                                                      0xb888dfff
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IN          \
        in_dword_masked(HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_ADDR, HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_RMSK)
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_ADDR, m)
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_ADDR,v)
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_ADDR,m,v,HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IN)
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_PWR_ON_STATUS_BMSK                                        0x80000000
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_PWR_ON_STATUS_SHFT                                              0x1f
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_DVM_HALT1_PWR_DOWN_ACK_STATUS_BMSK                        0x20000000
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_DVM_HALT1_PWR_DOWN_ACK_STATUS_SHFT                              0x1d
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_DVM_HALT1_PWR_UP_ACK_STATUS_BMSK                          0x10000000
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_DVM_HALT1_PWR_UP_ACK_STATUS_SHFT                                0x1c
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_HALT1_PWR_DOWN_ACK_STATUS_BMSK                             0x8000000
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_HALT1_PWR_DOWN_ACK_STATUS_SHFT                                  0x1b
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_HALT1_PWR_UP_ACK_STATUS_BMSK                                0x800000
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_HALT1_PWR_UP_ACK_STATUS_SHFT                                    0x17
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_HALT2_PWR_DOWN_ACK_STATUS_BMSK                               0x80000
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_HALT2_PWR_DOWN_ACK_STATUS_SHFT                                  0x13
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_HALT2_PWR_UP_ACK_STATUS_BMSK                                  0x8000
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_HALT2_PWR_UP_ACK_STATUS_SHFT                                     0xf
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_COLLAPSE_OUT_BMSK                                             0x4000
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_COLLAPSE_OUT_SHFT                                                0xe
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_HALT_ACK_TIMEOUT_BMSK                                         0x1fe0
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_HALT_ACK_TIMEOUT_SHFT                                            0x5
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_GDS_HW_STATE_BMSK                                               0x1e
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_GDS_HW_STATE_SHFT                                                0x1
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_SW_OVERRIDE_BMSK                                                 0x1
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_SW_OVERRIDE_SHFT                                                 0x0

#define HWIO_GCC_AGGRE2_HALT_REQ_GDS_HW_CTRL_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0008302c)
#define HWIO_GCC_AGGRE2_HALT_REQ_GDS_HW_CTRL_RMSK                                                        0x7
#define HWIO_GCC_AGGRE2_HALT_REQ_GDS_HW_CTRL_IN          \
        in_dword_masked(HWIO_GCC_AGGRE2_HALT_REQ_GDS_HW_CTRL_ADDR, HWIO_GCC_AGGRE2_HALT_REQ_GDS_HW_CTRL_RMSK)
#define HWIO_GCC_AGGRE2_HALT_REQ_GDS_HW_CTRL_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE2_HALT_REQ_GDS_HW_CTRL_ADDR, m)
#define HWIO_GCC_AGGRE2_HALT_REQ_GDS_HW_CTRL_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE2_HALT_REQ_GDS_HW_CTRL_ADDR,v)
#define HWIO_GCC_AGGRE2_HALT_REQ_GDS_HW_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE2_HALT_REQ_GDS_HW_CTRL_ADDR,m,v,HWIO_GCC_AGGRE2_HALT_REQ_GDS_HW_CTRL_IN)
#define HWIO_GCC_AGGRE2_HALT_REQ_GDS_HW_CTRL_DVM_HALT_REQ_BMSK                                           0x4
#define HWIO_GCC_AGGRE2_HALT_REQ_GDS_HW_CTRL_DVM_HALT_REQ_SHFT                                           0x2
#define HWIO_GCC_AGGRE2_HALT_REQ_GDS_HW_CTRL_SMMU_HALT_REQ_BMSK                                          0x2
#define HWIO_GCC_AGGRE2_HALT_REQ_GDS_HW_CTRL_SMMU_HALT_REQ_SHFT                                          0x1
#define HWIO_GCC_AGGRE2_HALT_REQ_GDS_HW_CTRL_NOC_HALT_REQ_BMSK                                           0x1
#define HWIO_GCC_AGGRE2_HALT_REQ_GDS_HW_CTRL_NOC_HALT_REQ_SHFT                                           0x0

#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_STATUS_ADDR                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00083030)
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_STATUS_RMSK                                                  0x1
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_STATUS_IN          \
        in_dword_masked(HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_STATUS_ADDR, HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_STATUS_RMSK)
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_STATUS_ADDR, m)
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_STATUS_STATUS_BMSK                                           0x1
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_STATUS_STATUS_SHFT                                           0x0

#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_MASK_ADDR                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00083034)
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_MASK_RMSK                                                    0x1
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_MASK_IN          \
        in_dword_masked(HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_MASK_ADDR, HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_MASK_RMSK)
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_MASK_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_MASK_ADDR, m)
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_MASK_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_MASK_ADDR,v)
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_MASK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_MASK_ADDR,m,v,HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_MASK_IN)
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_MASK_MASK_BMSK                                               0x1
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_MASK_MASK_SHFT                                               0x0

#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_CLEAR_ADDR                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00083038)
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_CLEAR_RMSK                                                   0x1
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_CLEAR_IN          \
        in_dword_masked(HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_CLEAR_ADDR, HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_CLEAR_RMSK)
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_CLEAR_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_CLEAR_ADDR, m)
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_CLEAR_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_CLEAR_ADDR,v)
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_CLEAR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_CLEAR_ADDR,m,v,HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_CLEAR_IN)
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_CLEAR_CLEAR_BMSK                                             0x1
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_IRQ_CLEAR_CLEAR_SHFT                                             0x0

#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_SPARE_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0008303c)
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_SPARE_RMSK                                                      0xff
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_SPARE_IN          \
        in_dword_masked(HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_SPARE_ADDR, HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_SPARE_RMSK)
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_SPARE_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_SPARE_ADDR, m)
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_SPARE_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_SPARE_ADDR,v)
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_SPARE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_SPARE_ADDR,m,v,HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_SPARE_IN)
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_SPARE_SPARE_BMSK                                                0xff
#define HWIO_GCC_AGGRE2_NOC_GDS_HW_CTRL_SPARE_SPARE_SHFT                                                 0x0

#define HWIO_GCC_MSS_MISC_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0008a020)
#define HWIO_GCC_MSS_MISC_RMSK                                                                       0x30000
#define HWIO_GCC_MSS_MISC_IN          \
        in_dword_masked(HWIO_GCC_MSS_MISC_ADDR, HWIO_GCC_MSS_MISC_RMSK)
#define HWIO_GCC_MSS_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_MISC_ADDR, m)
#define HWIO_GCC_MSS_MISC_OUT(v)      \
        out_dword(HWIO_GCC_MSS_MISC_ADDR,v)
#define HWIO_GCC_MSS_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_MISC_ADDR,m,v,HWIO_GCC_MSS_MISC_IN)
#define HWIO_GCC_MSS_MISC_CLK_DIV_BMSK                                                               0x30000
#define HWIO_GCC_MSS_MISC_CLK_DIV_SHFT                                                                  0x10

#define HWIO_GCC_TRIG_CDIVR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0000e100)
#define HWIO_GCC_TRIG_CDIVR_RMSK                                                                         0x3
#define HWIO_GCC_TRIG_CDIVR_IN          \
        in_dword_masked(HWIO_GCC_TRIG_CDIVR_ADDR, HWIO_GCC_TRIG_CDIVR_RMSK)
#define HWIO_GCC_TRIG_CDIVR_INM(m)      \
        in_dword_masked(HWIO_GCC_TRIG_CDIVR_ADDR, m)
#define HWIO_GCC_TRIG_CDIVR_OUT(v)      \
        out_dword(HWIO_GCC_TRIG_CDIVR_ADDR,v)
#define HWIO_GCC_TRIG_CDIVR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TRIG_CDIVR_ADDR,m,v,HWIO_GCC_TRIG_CDIVR_IN)
#define HWIO_GCC_TRIG_CDIVR_CLK_DIV_BMSK                                                                 0x3
#define HWIO_GCC_TRIG_CDIVR_CLK_DIV_SHFT                                                                 0x0

#define HWIO_GCC_QDSS_APB_CDIVR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000e104)
#define HWIO_GCC_QDSS_APB_CDIVR_RMSK                                                                     0x3
#define HWIO_GCC_QDSS_APB_CDIVR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_APB_CDIVR_ADDR, HWIO_GCC_QDSS_APB_CDIVR_RMSK)
#define HWIO_GCC_QDSS_APB_CDIVR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_APB_CDIVR_ADDR, m)
#define HWIO_GCC_QDSS_APB_CDIVR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_APB_CDIVR_ADDR,v)
#define HWIO_GCC_QDSS_APB_CDIVR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_APB_CDIVR_ADDR,m,v,HWIO_GCC_QDSS_APB_CDIVR_IN)
#define HWIO_GCC_QDSS_APB_CDIVR_CLK_DIV_BMSK                                                             0x3
#define HWIO_GCC_QDSS_APB_CDIVR_CLK_DIV_SHFT                                                             0x0

#define HWIO_GCC_APB_CDIVR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0000e108)
#define HWIO_GCC_APB_CDIVR_RMSK                                                                          0x3
#define HWIO_GCC_APB_CDIVR_IN          \
        in_dword_masked(HWIO_GCC_APB_CDIVR_ADDR, HWIO_GCC_APB_CDIVR_RMSK)
#define HWIO_GCC_APB_CDIVR_INM(m)      \
        in_dword_masked(HWIO_GCC_APB_CDIVR_ADDR, m)
#define HWIO_GCC_APB_CDIVR_OUT(v)      \
        out_dword(HWIO_GCC_APB_CDIVR_ADDR,v)
#define HWIO_GCC_APB_CDIVR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APB_CDIVR_ADDR,m,v,HWIO_GCC_APB_CDIVR_IN)
#define HWIO_GCC_APB_CDIVR_CLK_DIV_BMSK                                                                  0x3
#define HWIO_GCC_APB_CDIVR_CLK_DIV_SHFT                                                                  0x0

#define HWIO_GCC_MSS_VOTE_GPU_SMMU_CLK_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00087000)
#define HWIO_GCC_MSS_VOTE_GPU_SMMU_CLK_RMSK                                                       0x80000001
#define HWIO_GCC_MSS_VOTE_GPU_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_MSS_VOTE_GPU_SMMU_CLK_ADDR, HWIO_GCC_MSS_VOTE_GPU_SMMU_CLK_RMSK)
#define HWIO_GCC_MSS_VOTE_GPU_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_VOTE_GPU_SMMU_CLK_ADDR, m)
#define HWIO_GCC_MSS_VOTE_GPU_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_MSS_VOTE_GPU_SMMU_CLK_ADDR,v)
#define HWIO_GCC_MSS_VOTE_GPU_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_VOTE_GPU_SMMU_CLK_ADDR,m,v,HWIO_GCC_MSS_VOTE_GPU_SMMU_CLK_IN)
#define HWIO_GCC_MSS_VOTE_GPU_SMMU_CLK_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_MSS_VOTE_GPU_SMMU_CLK_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_MSS_VOTE_GPU_SMMU_CLK_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_MSS_VOTE_GPU_SMMU_CLK_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_MSS_VOTE_AGGRE2_NOC_SMMU_CLK_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00087008)
#define HWIO_GCC_MSS_VOTE_AGGRE2_NOC_SMMU_CLK_RMSK                                                0x80000001
#define HWIO_GCC_MSS_VOTE_AGGRE2_NOC_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_MSS_VOTE_AGGRE2_NOC_SMMU_CLK_ADDR, HWIO_GCC_MSS_VOTE_AGGRE2_NOC_SMMU_CLK_RMSK)
#define HWIO_GCC_MSS_VOTE_AGGRE2_NOC_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_VOTE_AGGRE2_NOC_SMMU_CLK_ADDR, m)
#define HWIO_GCC_MSS_VOTE_AGGRE2_NOC_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_MSS_VOTE_AGGRE2_NOC_SMMU_CLK_ADDR,v)
#define HWIO_GCC_MSS_VOTE_AGGRE2_NOC_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_VOTE_AGGRE2_NOC_SMMU_CLK_ADDR,m,v,HWIO_GCC_MSS_VOTE_AGGRE2_NOC_SMMU_CLK_IN)
#define HWIO_GCC_MSS_VOTE_AGGRE2_NOC_SMMU_CLK_CLK_OFF_BMSK                                        0x80000000
#define HWIO_GCC_MSS_VOTE_AGGRE2_NOC_SMMU_CLK_CLK_OFF_SHFT                                              0x1f
#define HWIO_GCC_MSS_VOTE_AGGRE2_NOC_SMMU_CLK_CLK_ENABLE_BMSK                                            0x1
#define HWIO_GCC_MSS_VOTE_AGGRE2_NOC_SMMU_CLK_CLK_ENABLE_SHFT                                            0x0

#define HWIO_GCC_MSS_VOTE_ALL_AGGRE_SMMU_CLK_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0008700c)
#define HWIO_GCC_MSS_VOTE_ALL_AGGRE_SMMU_CLK_RMSK                                                 0x80000001
#define HWIO_GCC_MSS_VOTE_ALL_AGGRE_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_MSS_VOTE_ALL_AGGRE_SMMU_CLK_ADDR, HWIO_GCC_MSS_VOTE_ALL_AGGRE_SMMU_CLK_RMSK)
#define HWIO_GCC_MSS_VOTE_ALL_AGGRE_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_VOTE_ALL_AGGRE_SMMU_CLK_ADDR, m)
#define HWIO_GCC_MSS_VOTE_ALL_AGGRE_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_MSS_VOTE_ALL_AGGRE_SMMU_CLK_ADDR,v)
#define HWIO_GCC_MSS_VOTE_ALL_AGGRE_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_VOTE_ALL_AGGRE_SMMU_CLK_ADDR,m,v,HWIO_GCC_MSS_VOTE_ALL_AGGRE_SMMU_CLK_IN)
#define HWIO_GCC_MSS_VOTE_ALL_AGGRE_SMMU_CLK_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_MSS_VOTE_ALL_AGGRE_SMMU_CLK_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_MSS_VOTE_ALL_AGGRE_SMMU_CLK_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_MSS_VOTE_ALL_AGGRE_SMMU_CLK_CLK_ENABLE_SHFT                                             0x0

#define HWIO_GCC_MSS_VOTE_LPASS_ADSP_SMMU_CLK_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00087014)
#define HWIO_GCC_MSS_VOTE_LPASS_ADSP_SMMU_CLK_RMSK                                                0x80000001
#define HWIO_GCC_MSS_VOTE_LPASS_ADSP_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_MSS_VOTE_LPASS_ADSP_SMMU_CLK_ADDR, HWIO_GCC_MSS_VOTE_LPASS_ADSP_SMMU_CLK_RMSK)
#define HWIO_GCC_MSS_VOTE_LPASS_ADSP_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_VOTE_LPASS_ADSP_SMMU_CLK_ADDR, m)
#define HWIO_GCC_MSS_VOTE_LPASS_ADSP_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_MSS_VOTE_LPASS_ADSP_SMMU_CLK_ADDR,v)
#define HWIO_GCC_MSS_VOTE_LPASS_ADSP_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_VOTE_LPASS_ADSP_SMMU_CLK_ADDR,m,v,HWIO_GCC_MSS_VOTE_LPASS_ADSP_SMMU_CLK_IN)
#define HWIO_GCC_MSS_VOTE_LPASS_ADSP_SMMU_CLK_CLK_OFF_BMSK                                        0x80000000
#define HWIO_GCC_MSS_VOTE_LPASS_ADSP_SMMU_CLK_CLK_OFF_SHFT                                              0x1f
#define HWIO_GCC_MSS_VOTE_LPASS_ADSP_SMMU_CLK_CLK_ENABLE_BMSK                                            0x1
#define HWIO_GCC_MSS_VOTE_LPASS_ADSP_SMMU_CLK_CLK_ENABLE_SHFT                                            0x0

#define HWIO_GCC_MSS_VOTE_ALL_LPASS_SMMU_CLK_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00087018)
#define HWIO_GCC_MSS_VOTE_ALL_LPASS_SMMU_CLK_RMSK                                                 0x80000001
#define HWIO_GCC_MSS_VOTE_ALL_LPASS_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_MSS_VOTE_ALL_LPASS_SMMU_CLK_ADDR, HWIO_GCC_MSS_VOTE_ALL_LPASS_SMMU_CLK_RMSK)
#define HWIO_GCC_MSS_VOTE_ALL_LPASS_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_VOTE_ALL_LPASS_SMMU_CLK_ADDR, m)
#define HWIO_GCC_MSS_VOTE_ALL_LPASS_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_MSS_VOTE_ALL_LPASS_SMMU_CLK_ADDR,v)
#define HWIO_GCC_MSS_VOTE_ALL_LPASS_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_VOTE_ALL_LPASS_SMMU_CLK_ADDR,m,v,HWIO_GCC_MSS_VOTE_ALL_LPASS_SMMU_CLK_IN)
#define HWIO_GCC_MSS_VOTE_ALL_LPASS_SMMU_CLK_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_MSS_VOTE_ALL_LPASS_SMMU_CLK_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_MSS_VOTE_ALL_LPASS_SMMU_CLK_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_MSS_VOTE_ALL_LPASS_SMMU_CLK_CLK_ENABLE_SHFT                                             0x0

#define HWIO_GCC_MSS_VOTE_ALL_MMSS_SMMU_CLK_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0008701c)
#define HWIO_GCC_MSS_VOTE_ALL_MMSS_SMMU_CLK_RMSK                                                  0x80000001
#define HWIO_GCC_MSS_VOTE_ALL_MMSS_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_MSS_VOTE_ALL_MMSS_SMMU_CLK_ADDR, HWIO_GCC_MSS_VOTE_ALL_MMSS_SMMU_CLK_RMSK)
#define HWIO_GCC_MSS_VOTE_ALL_MMSS_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_VOTE_ALL_MMSS_SMMU_CLK_ADDR, m)
#define HWIO_GCC_MSS_VOTE_ALL_MMSS_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_MSS_VOTE_ALL_MMSS_SMMU_CLK_ADDR,v)
#define HWIO_GCC_MSS_VOTE_ALL_MMSS_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_VOTE_ALL_MMSS_SMMU_CLK_ADDR,m,v,HWIO_GCC_MSS_VOTE_ALL_MMSS_SMMU_CLK_IN)
#define HWIO_GCC_MSS_VOTE_ALL_MMSS_SMMU_CLK_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_MSS_VOTE_ALL_MMSS_SMMU_CLK_CLK_OFF_SHFT                                                0x1f
#define HWIO_GCC_MSS_VOTE_ALL_MMSS_SMMU_CLK_CLK_ENABLE_BMSK                                              0x1
#define HWIO_GCC_MSS_VOTE_ALL_MMSS_SMMU_CLK_CLK_ENABLE_SHFT                                              0x0

#define HWIO_GCC_MSS_VOTE_ALL_SMMU_CLK_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00087020)
#define HWIO_GCC_MSS_VOTE_ALL_SMMU_CLK_RMSK                                                       0x80000001
#define HWIO_GCC_MSS_VOTE_ALL_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_MSS_VOTE_ALL_SMMU_CLK_ADDR, HWIO_GCC_MSS_VOTE_ALL_SMMU_CLK_RMSK)
#define HWIO_GCC_MSS_VOTE_ALL_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_VOTE_ALL_SMMU_CLK_ADDR, m)
#define HWIO_GCC_MSS_VOTE_ALL_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_MSS_VOTE_ALL_SMMU_CLK_ADDR,v)
#define HWIO_GCC_MSS_VOTE_ALL_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_VOTE_ALL_SMMU_CLK_ADDR,m,v,HWIO_GCC_MSS_VOTE_ALL_SMMU_CLK_IN)
#define HWIO_GCC_MSS_VOTE_ALL_SMMU_CLK_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_MSS_VOTE_ALL_SMMU_CLK_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_MSS_VOTE_ALL_SMMU_CLK_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_MSS_VOTE_ALL_SMMU_CLK_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_MSS_VOTE_GPU_SMMU_GDS_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00087024)
#define HWIO_GCC_MSS_VOTE_GPU_SMMU_GDS_RMSK                                                       0x80000001
#define HWIO_GCC_MSS_VOTE_GPU_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_MSS_VOTE_GPU_SMMU_GDS_ADDR, HWIO_GCC_MSS_VOTE_GPU_SMMU_GDS_RMSK)
#define HWIO_GCC_MSS_VOTE_GPU_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_VOTE_GPU_SMMU_GDS_ADDR, m)
#define HWIO_GCC_MSS_VOTE_GPU_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_MSS_VOTE_GPU_SMMU_GDS_ADDR,v)
#define HWIO_GCC_MSS_VOTE_GPU_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_VOTE_GPU_SMMU_GDS_ADDR,m,v,HWIO_GCC_MSS_VOTE_GPU_SMMU_GDS_IN)
#define HWIO_GCC_MSS_VOTE_GPU_SMMU_GDS_PWR_ON_BMSK                                                0x80000000
#define HWIO_GCC_MSS_VOTE_GPU_SMMU_GDS_PWR_ON_SHFT                                                      0x1f
#define HWIO_GCC_MSS_VOTE_GPU_SMMU_GDS_SW_COLLAPSE_BMSK                                                  0x1
#define HWIO_GCC_MSS_VOTE_GPU_SMMU_GDS_SW_COLLAPSE_SHFT                                                  0x0

#define HWIO_GCC_MSS_VOTE_AGGRE2_NOC_SMMU_GDS_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x0008702c)
#define HWIO_GCC_MSS_VOTE_AGGRE2_NOC_SMMU_GDS_RMSK                                                0x80000001
#define HWIO_GCC_MSS_VOTE_AGGRE2_NOC_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_MSS_VOTE_AGGRE2_NOC_SMMU_GDS_ADDR, HWIO_GCC_MSS_VOTE_AGGRE2_NOC_SMMU_GDS_RMSK)
#define HWIO_GCC_MSS_VOTE_AGGRE2_NOC_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_VOTE_AGGRE2_NOC_SMMU_GDS_ADDR, m)
#define HWIO_GCC_MSS_VOTE_AGGRE2_NOC_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_MSS_VOTE_AGGRE2_NOC_SMMU_GDS_ADDR,v)
#define HWIO_GCC_MSS_VOTE_AGGRE2_NOC_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_VOTE_AGGRE2_NOC_SMMU_GDS_ADDR,m,v,HWIO_GCC_MSS_VOTE_AGGRE2_NOC_SMMU_GDS_IN)
#define HWIO_GCC_MSS_VOTE_AGGRE2_NOC_SMMU_GDS_PWR_ON_BMSK                                         0x80000000
#define HWIO_GCC_MSS_VOTE_AGGRE2_NOC_SMMU_GDS_PWR_ON_SHFT                                               0x1f
#define HWIO_GCC_MSS_VOTE_AGGRE2_NOC_SMMU_GDS_SW_COLLAPSE_BMSK                                           0x1
#define HWIO_GCC_MSS_VOTE_AGGRE2_NOC_SMMU_GDS_SW_COLLAPSE_SHFT                                           0x0

#define HWIO_GCC_MSS_VOTE_ALL_AGGRE_SMMU_GDS_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00087030)
#define HWIO_GCC_MSS_VOTE_ALL_AGGRE_SMMU_GDS_RMSK                                                 0x80000001
#define HWIO_GCC_MSS_VOTE_ALL_AGGRE_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_MSS_VOTE_ALL_AGGRE_SMMU_GDS_ADDR, HWIO_GCC_MSS_VOTE_ALL_AGGRE_SMMU_GDS_RMSK)
#define HWIO_GCC_MSS_VOTE_ALL_AGGRE_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_VOTE_ALL_AGGRE_SMMU_GDS_ADDR, m)
#define HWIO_GCC_MSS_VOTE_ALL_AGGRE_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_MSS_VOTE_ALL_AGGRE_SMMU_GDS_ADDR,v)
#define HWIO_GCC_MSS_VOTE_ALL_AGGRE_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_VOTE_ALL_AGGRE_SMMU_GDS_ADDR,m,v,HWIO_GCC_MSS_VOTE_ALL_AGGRE_SMMU_GDS_IN)
#define HWIO_GCC_MSS_VOTE_ALL_AGGRE_SMMU_GDS_PWR_ON_BMSK                                          0x80000000
#define HWIO_GCC_MSS_VOTE_ALL_AGGRE_SMMU_GDS_PWR_ON_SHFT                                                0x1f
#define HWIO_GCC_MSS_VOTE_ALL_AGGRE_SMMU_GDS_SW_COLLAPSE_BMSK                                            0x1
#define HWIO_GCC_MSS_VOTE_ALL_AGGRE_SMMU_GDS_SW_COLLAPSE_SHFT                                            0x0

#define HWIO_GCC_MSS_VOTE_LPASS_ADSP_SMMU_GDS_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00087034)
#define HWIO_GCC_MSS_VOTE_LPASS_ADSP_SMMU_GDS_RMSK                                                0x80000001
#define HWIO_GCC_MSS_VOTE_LPASS_ADSP_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_MSS_VOTE_LPASS_ADSP_SMMU_GDS_ADDR, HWIO_GCC_MSS_VOTE_LPASS_ADSP_SMMU_GDS_RMSK)
#define HWIO_GCC_MSS_VOTE_LPASS_ADSP_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_VOTE_LPASS_ADSP_SMMU_GDS_ADDR, m)
#define HWIO_GCC_MSS_VOTE_LPASS_ADSP_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_MSS_VOTE_LPASS_ADSP_SMMU_GDS_ADDR,v)
#define HWIO_GCC_MSS_VOTE_LPASS_ADSP_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_VOTE_LPASS_ADSP_SMMU_GDS_ADDR,m,v,HWIO_GCC_MSS_VOTE_LPASS_ADSP_SMMU_GDS_IN)
#define HWIO_GCC_MSS_VOTE_LPASS_ADSP_SMMU_GDS_PWR_ON_BMSK                                         0x80000000
#define HWIO_GCC_MSS_VOTE_LPASS_ADSP_SMMU_GDS_PWR_ON_SHFT                                               0x1f
#define HWIO_GCC_MSS_VOTE_LPASS_ADSP_SMMU_GDS_SW_COLLAPSE_BMSK                                           0x1
#define HWIO_GCC_MSS_VOTE_LPASS_ADSP_SMMU_GDS_SW_COLLAPSE_SHFT                                           0x0

#define HWIO_GCC_MSS_VOTE_ALL_LPASS_SMMU_GDS_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0008703c)
#define HWIO_GCC_MSS_VOTE_ALL_LPASS_SMMU_GDS_RMSK                                                 0x80000001
#define HWIO_GCC_MSS_VOTE_ALL_LPASS_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_MSS_VOTE_ALL_LPASS_SMMU_GDS_ADDR, HWIO_GCC_MSS_VOTE_ALL_LPASS_SMMU_GDS_RMSK)
#define HWIO_GCC_MSS_VOTE_ALL_LPASS_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_VOTE_ALL_LPASS_SMMU_GDS_ADDR, m)
#define HWIO_GCC_MSS_VOTE_ALL_LPASS_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_MSS_VOTE_ALL_LPASS_SMMU_GDS_ADDR,v)
#define HWIO_GCC_MSS_VOTE_ALL_LPASS_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_VOTE_ALL_LPASS_SMMU_GDS_ADDR,m,v,HWIO_GCC_MSS_VOTE_ALL_LPASS_SMMU_GDS_IN)
#define HWIO_GCC_MSS_VOTE_ALL_LPASS_SMMU_GDS_PWR_ON_BMSK                                          0x80000000
#define HWIO_GCC_MSS_VOTE_ALL_LPASS_SMMU_GDS_PWR_ON_SHFT                                                0x1f
#define HWIO_GCC_MSS_VOTE_ALL_LPASS_SMMU_GDS_SW_COLLAPSE_BMSK                                            0x1
#define HWIO_GCC_MSS_VOTE_ALL_LPASS_SMMU_GDS_SW_COLLAPSE_SHFT                                            0x0

#define HWIO_GCC_MSS_VOTE_ALL_MMSS_SMMU_GDS_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00087040)
#define HWIO_GCC_MSS_VOTE_ALL_MMSS_SMMU_GDS_RMSK                                                  0x80000001
#define HWIO_GCC_MSS_VOTE_ALL_MMSS_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_MSS_VOTE_ALL_MMSS_SMMU_GDS_ADDR, HWIO_GCC_MSS_VOTE_ALL_MMSS_SMMU_GDS_RMSK)
#define HWIO_GCC_MSS_VOTE_ALL_MMSS_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_VOTE_ALL_MMSS_SMMU_GDS_ADDR, m)
#define HWIO_GCC_MSS_VOTE_ALL_MMSS_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_MSS_VOTE_ALL_MMSS_SMMU_GDS_ADDR,v)
#define HWIO_GCC_MSS_VOTE_ALL_MMSS_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_VOTE_ALL_MMSS_SMMU_GDS_ADDR,m,v,HWIO_GCC_MSS_VOTE_ALL_MMSS_SMMU_GDS_IN)
#define HWIO_GCC_MSS_VOTE_ALL_MMSS_SMMU_GDS_PWR_ON_BMSK                                           0x80000000
#define HWIO_GCC_MSS_VOTE_ALL_MMSS_SMMU_GDS_PWR_ON_SHFT                                                 0x1f
#define HWIO_GCC_MSS_VOTE_ALL_MMSS_SMMU_GDS_SW_COLLAPSE_BMSK                                             0x1
#define HWIO_GCC_MSS_VOTE_ALL_MMSS_SMMU_GDS_SW_COLLAPSE_SHFT                                             0x0

#define HWIO_GCC_MSS_VOTE_ALL_SMMU_GDS_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00087044)
#define HWIO_GCC_MSS_VOTE_ALL_SMMU_GDS_RMSK                                                       0x80000001
#define HWIO_GCC_MSS_VOTE_ALL_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_MSS_VOTE_ALL_SMMU_GDS_ADDR, HWIO_GCC_MSS_VOTE_ALL_SMMU_GDS_RMSK)
#define HWIO_GCC_MSS_VOTE_ALL_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_VOTE_ALL_SMMU_GDS_ADDR, m)
#define HWIO_GCC_MSS_VOTE_ALL_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_MSS_VOTE_ALL_SMMU_GDS_ADDR,v)
#define HWIO_GCC_MSS_VOTE_ALL_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_VOTE_ALL_SMMU_GDS_ADDR,m,v,HWIO_GCC_MSS_VOTE_ALL_SMMU_GDS_IN)
#define HWIO_GCC_MSS_VOTE_ALL_SMMU_GDS_PWR_ON_BMSK                                                0x80000000
#define HWIO_GCC_MSS_VOTE_ALL_SMMU_GDS_PWR_ON_SHFT                                                      0x1f
#define HWIO_GCC_MSS_VOTE_ALL_SMMU_GDS_SW_COLLAPSE_BMSK                                                  0x1
#define HWIO_GCC_MSS_VOTE_ALL_SMMU_GDS_SW_COLLAPSE_SHFT                                                  0x0

#define HWIO_GCC_MSS_VOTE_TURING_ADSP_SMMU_CLK_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00087048)
#define HWIO_GCC_MSS_VOTE_TURING_ADSP_SMMU_CLK_RMSK                                               0x80000001
#define HWIO_GCC_MSS_VOTE_TURING_ADSP_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_MSS_VOTE_TURING_ADSP_SMMU_CLK_ADDR, HWIO_GCC_MSS_VOTE_TURING_ADSP_SMMU_CLK_RMSK)
#define HWIO_GCC_MSS_VOTE_TURING_ADSP_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_VOTE_TURING_ADSP_SMMU_CLK_ADDR, m)
#define HWIO_GCC_MSS_VOTE_TURING_ADSP_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_MSS_VOTE_TURING_ADSP_SMMU_CLK_ADDR,v)
#define HWIO_GCC_MSS_VOTE_TURING_ADSP_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_VOTE_TURING_ADSP_SMMU_CLK_ADDR,m,v,HWIO_GCC_MSS_VOTE_TURING_ADSP_SMMU_CLK_IN)
#define HWIO_GCC_MSS_VOTE_TURING_ADSP_SMMU_CLK_CLK_OFF_BMSK                                       0x80000000
#define HWIO_GCC_MSS_VOTE_TURING_ADSP_SMMU_CLK_CLK_OFF_SHFT                                             0x1f
#define HWIO_GCC_MSS_VOTE_TURING_ADSP_SMMU_CLK_CLK_ENABLE_BMSK                                           0x1
#define HWIO_GCC_MSS_VOTE_TURING_ADSP_SMMU_CLK_CLK_ENABLE_SHFT                                           0x0

#define HWIO_GCC_MSS_VOTE_TURING_ADSP_SMMU_GDS_ADDR                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0008704c)
#define HWIO_GCC_MSS_VOTE_TURING_ADSP_SMMU_GDS_RMSK                                               0x80000001
#define HWIO_GCC_MSS_VOTE_TURING_ADSP_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_MSS_VOTE_TURING_ADSP_SMMU_GDS_ADDR, HWIO_GCC_MSS_VOTE_TURING_ADSP_SMMU_GDS_RMSK)
#define HWIO_GCC_MSS_VOTE_TURING_ADSP_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_VOTE_TURING_ADSP_SMMU_GDS_ADDR, m)
#define HWIO_GCC_MSS_VOTE_TURING_ADSP_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_MSS_VOTE_TURING_ADSP_SMMU_GDS_ADDR,v)
#define HWIO_GCC_MSS_VOTE_TURING_ADSP_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_VOTE_TURING_ADSP_SMMU_GDS_ADDR,m,v,HWIO_GCC_MSS_VOTE_TURING_ADSP_SMMU_GDS_IN)
#define HWIO_GCC_MSS_VOTE_TURING_ADSP_SMMU_GDS_PWR_ON_BMSK                                        0x80000000
#define HWIO_GCC_MSS_VOTE_TURING_ADSP_SMMU_GDS_PWR_ON_SHFT                                              0x1f
#define HWIO_GCC_MSS_VOTE_TURING_ADSP_SMMU_GDS_SW_COLLAPSE_BMSK                                          0x1
#define HWIO_GCC_MSS_VOTE_TURING_ADSP_SMMU_GDS_SW_COLLAPSE_SHFT                                          0x0

#define HWIO_GCC_MSS_VOTE_ALL_TURING_SMMU_CLK_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00087050)
#define HWIO_GCC_MSS_VOTE_ALL_TURING_SMMU_CLK_RMSK                                                0x80000001
#define HWIO_GCC_MSS_VOTE_ALL_TURING_SMMU_CLK_IN          \
        in_dword_masked(HWIO_GCC_MSS_VOTE_ALL_TURING_SMMU_CLK_ADDR, HWIO_GCC_MSS_VOTE_ALL_TURING_SMMU_CLK_RMSK)
#define HWIO_GCC_MSS_VOTE_ALL_TURING_SMMU_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_VOTE_ALL_TURING_SMMU_CLK_ADDR, m)
#define HWIO_GCC_MSS_VOTE_ALL_TURING_SMMU_CLK_OUT(v)      \
        out_dword(HWIO_GCC_MSS_VOTE_ALL_TURING_SMMU_CLK_ADDR,v)
#define HWIO_GCC_MSS_VOTE_ALL_TURING_SMMU_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_VOTE_ALL_TURING_SMMU_CLK_ADDR,m,v,HWIO_GCC_MSS_VOTE_ALL_TURING_SMMU_CLK_IN)
#define HWIO_GCC_MSS_VOTE_ALL_TURING_SMMU_CLK_CLK_OFF_BMSK                                        0x80000000
#define HWIO_GCC_MSS_VOTE_ALL_TURING_SMMU_CLK_CLK_OFF_SHFT                                              0x1f
#define HWIO_GCC_MSS_VOTE_ALL_TURING_SMMU_CLK_CLK_ENABLE_BMSK                                            0x1
#define HWIO_GCC_MSS_VOTE_ALL_TURING_SMMU_CLK_CLK_ENABLE_SHFT                                            0x0

#define HWIO_GCC_MSS_VOTE_ALL_TURING_SMMU_GDS_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00087054)
#define HWIO_GCC_MSS_VOTE_ALL_TURING_SMMU_GDS_RMSK                                                0x80000001
#define HWIO_GCC_MSS_VOTE_ALL_TURING_SMMU_GDS_IN          \
        in_dword_masked(HWIO_GCC_MSS_VOTE_ALL_TURING_SMMU_GDS_ADDR, HWIO_GCC_MSS_VOTE_ALL_TURING_SMMU_GDS_RMSK)
#define HWIO_GCC_MSS_VOTE_ALL_TURING_SMMU_GDS_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_VOTE_ALL_TURING_SMMU_GDS_ADDR, m)
#define HWIO_GCC_MSS_VOTE_ALL_TURING_SMMU_GDS_OUT(v)      \
        out_dword(HWIO_GCC_MSS_VOTE_ALL_TURING_SMMU_GDS_ADDR,v)
#define HWIO_GCC_MSS_VOTE_ALL_TURING_SMMU_GDS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_VOTE_ALL_TURING_SMMU_GDS_ADDR,m,v,HWIO_GCC_MSS_VOTE_ALL_TURING_SMMU_GDS_IN)
#define HWIO_GCC_MSS_VOTE_ALL_TURING_SMMU_GDS_PWR_ON_BMSK                                         0x80000000
#define HWIO_GCC_MSS_VOTE_ALL_TURING_SMMU_GDS_PWR_ON_SHFT                                               0x1f
#define HWIO_GCC_MSS_VOTE_ALL_TURING_SMMU_GDS_SW_COLLAPSE_BMSK                                           0x1
#define HWIO_GCC_MSS_VOTE_ALL_TURING_SMMU_GDS_SW_COLLAPSE_SHFT                                           0x0

#define HWIO_GCC_RPM_VOTE_QDSS_APB_CLK_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00051014)
#define HWIO_GCC_RPM_VOTE_QDSS_APB_CLK_RMSK                                                       0x80000001
#define HWIO_GCC_RPM_VOTE_QDSS_APB_CLK_IN          \
        in_dword_masked(HWIO_GCC_RPM_VOTE_QDSS_APB_CLK_ADDR, HWIO_GCC_RPM_VOTE_QDSS_APB_CLK_RMSK)
#define HWIO_GCC_RPM_VOTE_QDSS_APB_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_VOTE_QDSS_APB_CLK_ADDR, m)
#define HWIO_GCC_RPM_VOTE_QDSS_APB_CLK_OUT(v)      \
        out_dword(HWIO_GCC_RPM_VOTE_QDSS_APB_CLK_ADDR,v)
#define HWIO_GCC_RPM_VOTE_QDSS_APB_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_VOTE_QDSS_APB_CLK_ADDR,m,v,HWIO_GCC_RPM_VOTE_QDSS_APB_CLK_IN)
#define HWIO_GCC_RPM_VOTE_QDSS_APB_CLK_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_RPM_VOTE_QDSS_APB_CLK_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_RPM_VOTE_QDSS_APB_CLK_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_RPM_VOTE_QDSS_APB_CLK_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_MSS_Q6_VOTE_QDSS_APB_CLK_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00035014)
#define HWIO_GCC_MSS_Q6_VOTE_QDSS_APB_CLK_RMSK                                                    0x80000001
#define HWIO_GCC_MSS_Q6_VOTE_QDSS_APB_CLK_IN          \
        in_dword_masked(HWIO_GCC_MSS_Q6_VOTE_QDSS_APB_CLK_ADDR, HWIO_GCC_MSS_Q6_VOTE_QDSS_APB_CLK_RMSK)
#define HWIO_GCC_MSS_Q6_VOTE_QDSS_APB_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_Q6_VOTE_QDSS_APB_CLK_ADDR, m)
#define HWIO_GCC_MSS_Q6_VOTE_QDSS_APB_CLK_OUT(v)      \
        out_dword(HWIO_GCC_MSS_Q6_VOTE_QDSS_APB_CLK_ADDR,v)
#define HWIO_GCC_MSS_Q6_VOTE_QDSS_APB_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_Q6_VOTE_QDSS_APB_CLK_ADDR,m,v,HWIO_GCC_MSS_Q6_VOTE_QDSS_APB_CLK_IN)
#define HWIO_GCC_MSS_Q6_VOTE_QDSS_APB_CLK_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_MSS_Q6_VOTE_QDSS_APB_CLK_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_MSS_Q6_VOTE_QDSS_APB_CLK_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_MSS_Q6_VOTE_QDSS_APB_CLK_CLK_ENABLE_SHFT                                                0x0

#define HWIO_GCC_APCS_VOTE_QDSS_APB_CLK_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00052014)
#define HWIO_GCC_APCS_VOTE_QDSS_APB_CLK_RMSK                                                      0x80000001
#define HWIO_GCC_APCS_VOTE_QDSS_APB_CLK_IN          \
        in_dword_masked(HWIO_GCC_APCS_VOTE_QDSS_APB_CLK_ADDR, HWIO_GCC_APCS_VOTE_QDSS_APB_CLK_RMSK)
#define HWIO_GCC_APCS_VOTE_QDSS_APB_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_VOTE_QDSS_APB_CLK_ADDR, m)
#define HWIO_GCC_APCS_VOTE_QDSS_APB_CLK_OUT(v)      \
        out_dword(HWIO_GCC_APCS_VOTE_QDSS_APB_CLK_ADDR,v)
#define HWIO_GCC_APCS_VOTE_QDSS_APB_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_VOTE_QDSS_APB_CLK_ADDR,m,v,HWIO_GCC_APCS_VOTE_QDSS_APB_CLK_IN)
#define HWIO_GCC_APCS_VOTE_QDSS_APB_CLK_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_APCS_VOTE_QDSS_APB_CLK_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_APCS_VOTE_QDSS_APB_CLK_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_APCS_VOTE_QDSS_APB_CLK_CLK_ENABLE_SHFT                                                  0x0

#define HWIO_GCC_APCS_TZ_VOTE_QDSS_APB_CLK_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00053014)
#define HWIO_GCC_APCS_TZ_VOTE_QDSS_APB_CLK_RMSK                                                   0x80000001
#define HWIO_GCC_APCS_TZ_VOTE_QDSS_APB_CLK_IN          \
        in_dword_masked(HWIO_GCC_APCS_TZ_VOTE_QDSS_APB_CLK_ADDR, HWIO_GCC_APCS_TZ_VOTE_QDSS_APB_CLK_RMSK)
#define HWIO_GCC_APCS_TZ_VOTE_QDSS_APB_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_TZ_VOTE_QDSS_APB_CLK_ADDR, m)
#define HWIO_GCC_APCS_TZ_VOTE_QDSS_APB_CLK_OUT(v)      \
        out_dword(HWIO_GCC_APCS_TZ_VOTE_QDSS_APB_CLK_ADDR,v)
#define HWIO_GCC_APCS_TZ_VOTE_QDSS_APB_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_TZ_VOTE_QDSS_APB_CLK_ADDR,m,v,HWIO_GCC_APCS_TZ_VOTE_QDSS_APB_CLK_IN)
#define HWIO_GCC_APCS_TZ_VOTE_QDSS_APB_CLK_CLK_OFF_BMSK                                           0x80000000
#define HWIO_GCC_APCS_TZ_VOTE_QDSS_APB_CLK_CLK_OFF_SHFT                                                 0x1f
#define HWIO_GCC_APCS_TZ_VOTE_QDSS_APB_CLK_CLK_ENABLE_BMSK                                               0x1
#define HWIO_GCC_APCS_TZ_VOTE_QDSS_APB_CLK_CLK_ENABLE_SHFT                                               0x0

#define HWIO_GCC_SSC_VOTE_QDSS_APB_CLK_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00054014)
#define HWIO_GCC_SSC_VOTE_QDSS_APB_CLK_RMSK                                                       0x80000001
#define HWIO_GCC_SSC_VOTE_QDSS_APB_CLK_IN          \
        in_dword_masked(HWIO_GCC_SSC_VOTE_QDSS_APB_CLK_ADDR, HWIO_GCC_SSC_VOTE_QDSS_APB_CLK_RMSK)
#define HWIO_GCC_SSC_VOTE_QDSS_APB_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_SSC_VOTE_QDSS_APB_CLK_ADDR, m)
#define HWIO_GCC_SSC_VOTE_QDSS_APB_CLK_OUT(v)      \
        out_dword(HWIO_GCC_SSC_VOTE_QDSS_APB_CLK_ADDR,v)
#define HWIO_GCC_SSC_VOTE_QDSS_APB_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SSC_VOTE_QDSS_APB_CLK_ADDR,m,v,HWIO_GCC_SSC_VOTE_QDSS_APB_CLK_IN)
#define HWIO_GCC_SSC_VOTE_QDSS_APB_CLK_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_SSC_VOTE_QDSS_APB_CLK_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_SSC_VOTE_QDSS_APB_CLK_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_SSC_VOTE_QDSS_APB_CLK_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_LPASS_DSP_VOTE_QDSS_APB_CLK_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00055014)
#define HWIO_GCC_LPASS_DSP_VOTE_QDSS_APB_CLK_RMSK                                                 0x80000001
#define HWIO_GCC_LPASS_DSP_VOTE_QDSS_APB_CLK_IN          \
        in_dword_masked(HWIO_GCC_LPASS_DSP_VOTE_QDSS_APB_CLK_ADDR, HWIO_GCC_LPASS_DSP_VOTE_QDSS_APB_CLK_RMSK)
#define HWIO_GCC_LPASS_DSP_VOTE_QDSS_APB_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_DSP_VOTE_QDSS_APB_CLK_ADDR, m)
#define HWIO_GCC_LPASS_DSP_VOTE_QDSS_APB_CLK_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_DSP_VOTE_QDSS_APB_CLK_ADDR,v)
#define HWIO_GCC_LPASS_DSP_VOTE_QDSS_APB_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_DSP_VOTE_QDSS_APB_CLK_ADDR,m,v,HWIO_GCC_LPASS_DSP_VOTE_QDSS_APB_CLK_IN)
#define HWIO_GCC_LPASS_DSP_VOTE_QDSS_APB_CLK_CLK_OFF_BMSK                                         0x80000000
#define HWIO_GCC_LPASS_DSP_VOTE_QDSS_APB_CLK_CLK_OFF_SHFT                                               0x1f
#define HWIO_GCC_LPASS_DSP_VOTE_QDSS_APB_CLK_CLK_ENABLE_BMSK                                             0x1
#define HWIO_GCC_LPASS_DSP_VOTE_QDSS_APB_CLK_CLK_ENABLE_SHFT                                             0x0

#define HWIO_GCC_TURING_DSP_VOTE_QDSS_APB_CLK_ADDR                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00092014)
#define HWIO_GCC_TURING_DSP_VOTE_QDSS_APB_CLK_RMSK                                                0x80000001
#define HWIO_GCC_TURING_DSP_VOTE_QDSS_APB_CLK_IN          \
        in_dword_masked(HWIO_GCC_TURING_DSP_VOTE_QDSS_APB_CLK_ADDR, HWIO_GCC_TURING_DSP_VOTE_QDSS_APB_CLK_RMSK)
#define HWIO_GCC_TURING_DSP_VOTE_QDSS_APB_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_TURING_DSP_VOTE_QDSS_APB_CLK_ADDR, m)
#define HWIO_GCC_TURING_DSP_VOTE_QDSS_APB_CLK_OUT(v)      \
        out_dword(HWIO_GCC_TURING_DSP_VOTE_QDSS_APB_CLK_ADDR,v)
#define HWIO_GCC_TURING_DSP_VOTE_QDSS_APB_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TURING_DSP_VOTE_QDSS_APB_CLK_ADDR,m,v,HWIO_GCC_TURING_DSP_VOTE_QDSS_APB_CLK_IN)
#define HWIO_GCC_TURING_DSP_VOTE_QDSS_APB_CLK_CLK_OFF_BMSK                                        0x80000000
#define HWIO_GCC_TURING_DSP_VOTE_QDSS_APB_CLK_CLK_OFF_SHFT                                              0x1f
#define HWIO_GCC_TURING_DSP_VOTE_QDSS_APB_CLK_CLK_ENABLE_BMSK                                            0x1
#define HWIO_GCC_TURING_DSP_VOTE_QDSS_APB_CLK_CLK_ENABLE_SHFT                                            0x0

#define HWIO_GCC_HYP_VOTE_QDSS_APB_CLK_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00056014)
#define HWIO_GCC_HYP_VOTE_QDSS_APB_CLK_RMSK                                                       0x80000001
#define HWIO_GCC_HYP_VOTE_QDSS_APB_CLK_IN          \
        in_dword_masked(HWIO_GCC_HYP_VOTE_QDSS_APB_CLK_ADDR, HWIO_GCC_HYP_VOTE_QDSS_APB_CLK_RMSK)
#define HWIO_GCC_HYP_VOTE_QDSS_APB_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_HYP_VOTE_QDSS_APB_CLK_ADDR, m)
#define HWIO_GCC_HYP_VOTE_QDSS_APB_CLK_OUT(v)      \
        out_dword(HWIO_GCC_HYP_VOTE_QDSS_APB_CLK_ADDR,v)
#define HWIO_GCC_HYP_VOTE_QDSS_APB_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_HYP_VOTE_QDSS_APB_CLK_ADDR,m,v,HWIO_GCC_HYP_VOTE_QDSS_APB_CLK_IN)
#define HWIO_GCC_HYP_VOTE_QDSS_APB_CLK_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_HYP_VOTE_QDSS_APB_CLK_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_HYP_VOTE_QDSS_APB_CLK_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_HYP_VOTE_QDSS_APB_CLK_CLK_ENABLE_SHFT                                                   0x0

#define HWIO_GCC_SPARE_VOTE_QDSS_APB_CLK_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0005700c)
#define HWIO_GCC_SPARE_VOTE_QDSS_APB_CLK_RMSK                                                     0x80000001
#define HWIO_GCC_SPARE_VOTE_QDSS_APB_CLK_IN          \
        in_dword_masked(HWIO_GCC_SPARE_VOTE_QDSS_APB_CLK_ADDR, HWIO_GCC_SPARE_VOTE_QDSS_APB_CLK_RMSK)
#define HWIO_GCC_SPARE_VOTE_QDSS_APB_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_SPARE_VOTE_QDSS_APB_CLK_ADDR, m)
#define HWIO_GCC_SPARE_VOTE_QDSS_APB_CLK_OUT(v)      \
        out_dword(HWIO_GCC_SPARE_VOTE_QDSS_APB_CLK_ADDR,v)
#define HWIO_GCC_SPARE_VOTE_QDSS_APB_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPARE_VOTE_QDSS_APB_CLK_ADDR,m,v,HWIO_GCC_SPARE_VOTE_QDSS_APB_CLK_IN)
#define HWIO_GCC_SPARE_VOTE_QDSS_APB_CLK_CLK_OFF_BMSK                                             0x80000000
#define HWIO_GCC_SPARE_VOTE_QDSS_APB_CLK_CLK_OFF_SHFT                                                   0x1f
#define HWIO_GCC_SPARE_VOTE_QDSS_APB_CLK_CLK_ENABLE_BMSK                                                 0x1
#define HWIO_GCC_SPARE_VOTE_QDSS_APB_CLK_CLK_ENABLE_SHFT                                                 0x0

#define HWIO_GCC_SPARE1_VOTE_QDSS_APB_CLK_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0005a00c)
#define HWIO_GCC_SPARE1_VOTE_QDSS_APB_CLK_RMSK                                                    0x80000001
#define HWIO_GCC_SPARE1_VOTE_QDSS_APB_CLK_IN          \
        in_dword_masked(HWIO_GCC_SPARE1_VOTE_QDSS_APB_CLK_ADDR, HWIO_GCC_SPARE1_VOTE_QDSS_APB_CLK_RMSK)
#define HWIO_GCC_SPARE1_VOTE_QDSS_APB_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_SPARE1_VOTE_QDSS_APB_CLK_ADDR, m)
#define HWIO_GCC_SPARE1_VOTE_QDSS_APB_CLK_OUT(v)      \
        out_dword(HWIO_GCC_SPARE1_VOTE_QDSS_APB_CLK_ADDR,v)
#define HWIO_GCC_SPARE1_VOTE_QDSS_APB_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPARE1_VOTE_QDSS_APB_CLK_ADDR,m,v,HWIO_GCC_SPARE1_VOTE_QDSS_APB_CLK_IN)
#define HWIO_GCC_SPARE1_VOTE_QDSS_APB_CLK_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_SPARE1_VOTE_QDSS_APB_CLK_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_SPARE1_VOTE_QDSS_APB_CLK_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_SPARE1_VOTE_QDSS_APB_CLK_CLK_ENABLE_SHFT                                                0x0

#define HWIO_GCC_SPARE2_VOTE_QDSS_APB_CLK_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0006900c)
#define HWIO_GCC_SPARE2_VOTE_QDSS_APB_CLK_RMSK                                                    0x80000001
#define HWIO_GCC_SPARE2_VOTE_QDSS_APB_CLK_IN          \
        in_dword_masked(HWIO_GCC_SPARE2_VOTE_QDSS_APB_CLK_ADDR, HWIO_GCC_SPARE2_VOTE_QDSS_APB_CLK_RMSK)
#define HWIO_GCC_SPARE2_VOTE_QDSS_APB_CLK_INM(m)      \
        in_dword_masked(HWIO_GCC_SPARE2_VOTE_QDSS_APB_CLK_ADDR, m)
#define HWIO_GCC_SPARE2_VOTE_QDSS_APB_CLK_OUT(v)      \
        out_dword(HWIO_GCC_SPARE2_VOTE_QDSS_APB_CLK_ADDR,v)
#define HWIO_GCC_SPARE2_VOTE_QDSS_APB_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPARE2_VOTE_QDSS_APB_CLK_ADDR,m,v,HWIO_GCC_SPARE2_VOTE_QDSS_APB_CLK_IN)
#define HWIO_GCC_SPARE2_VOTE_QDSS_APB_CLK_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_SPARE2_VOTE_QDSS_APB_CLK_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_SPARE2_VOTE_QDSS_APB_CLK_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_SPARE2_VOTE_QDSS_APB_CLK_CLK_ENABLE_SHFT                                                0x0

#define HWIO_GCC_GLOBAL_EN_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0008e000)
#define HWIO_GCC_GLOBAL_EN_RMSK                                                                   0xffffffff
#define HWIO_GCC_GLOBAL_EN_IN          \
        in_dword_masked(HWIO_GCC_GLOBAL_EN_ADDR, HWIO_GCC_GLOBAL_EN_RMSK)
#define HWIO_GCC_GLOBAL_EN_INM(m)      \
        in_dword_masked(HWIO_GCC_GLOBAL_EN_ADDR, m)
#define HWIO_GCC_GLOBAL_EN_OUT(v)      \
        out_dword(HWIO_GCC_GLOBAL_EN_ADDR,v)
#define HWIO_GCC_GLOBAL_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GLOBAL_EN_ADDR,m,v,HWIO_GCC_GLOBAL_EN_IN)
#define HWIO_GCC_GLOBAL_EN_SPARE_ENABLE_BMSK                                                      0xffff8000
#define HWIO_GCC_GLOBAL_EN_SPARE_ENABLE_SHFT                                                             0xf
#define HWIO_GCC_GLOBAL_EN_MEM_ENABLE_BMSK                                                            0x7f80
#define HWIO_GCC_GLOBAL_EN_MEM_ENABLE_SHFT                                                               0x7
#define HWIO_GCC_GLOBAL_EN_REST_ENABLE_BMSK                                                             0x40
#define HWIO_GCC_GLOBAL_EN_REST_ENABLE_SHFT                                                              0x6
#define HWIO_GCC_GLOBAL_EN_PERIPHERALS_ENABLE_BMSK                                                      0x20
#define HWIO_GCC_GLOBAL_EN_PERIPHERALS_ENABLE_SHFT                                                       0x5
#define HWIO_GCC_GLOBAL_EN_CENTER_ENABLE_BMSK                                                           0x10
#define HWIO_GCC_GLOBAL_EN_CENTER_ENABLE_SHFT                                                            0x4
#define HWIO_GCC_GLOBAL_EN_SOUTH_ENABLE_BMSK                                                             0x8
#define HWIO_GCC_GLOBAL_EN_SOUTH_ENABLE_SHFT                                                             0x3
#define HWIO_GCC_GLOBAL_EN_NORTH_ENABLE_BMSK                                                             0x4
#define HWIO_GCC_GLOBAL_EN_NORTH_ENABLE_SHFT                                                             0x2
#define HWIO_GCC_GLOBAL_EN_WEST_ENABLE_BMSK                                                              0x2
#define HWIO_GCC_GLOBAL_EN_WEST_ENABLE_SHFT                                                              0x1
#define HWIO_GCC_GLOBAL_EN_EAST_ENABLE_BMSK                                                              0x1
#define HWIO_GCC_GLOBAL_EN_EAST_ENABLE_SHFT                                                              0x0

#define HWIO_GCC_PIPPO_MISC_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00006100)
#define HWIO_GCC_PIPPO_MISC_RMSK                                                                         0x7
#define HWIO_GCC_PIPPO_MISC_IN          \
        in_dword_masked(HWIO_GCC_PIPPO_MISC_ADDR, HWIO_GCC_PIPPO_MISC_RMSK)
#define HWIO_GCC_PIPPO_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_PIPPO_MISC_ADDR, m)
#define HWIO_GCC_PIPPO_MISC_OUT(v)      \
        out_dword(HWIO_GCC_PIPPO_MISC_ADDR,v)
#define HWIO_GCC_PIPPO_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PIPPO_MISC_ADDR,m,v,HWIO_GCC_PIPPO_MISC_IN)
#define HWIO_GCC_PIPPO_MISC_PIPPO_OUTPUT_SEL_BMSK                                                        0x4
#define HWIO_GCC_PIPPO_MISC_PIPPO_OUTPUT_SEL_SHFT                                                        0x2
#define HWIO_GCC_PIPPO_MISC_CLK_XO_ENABLE_BMSK                                                           0x2
#define HWIO_GCC_PIPPO_MISC_CLK_XO_ENABLE_SHFT                                                           0x1
#define HWIO_GCC_PIPPO_MISC_CLK_REF_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_PIPPO_MISC_CLK_REF_ENABLE_SHFT                                                          0x0

#define HWIO_GCC_WCSS_MISC_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00011100)
#define HWIO_GCC_WCSS_MISC_RMSK                                                                          0x3
#define HWIO_GCC_WCSS_MISC_IN          \
        in_dword_masked(HWIO_GCC_WCSS_MISC_ADDR, HWIO_GCC_WCSS_MISC_RMSK)
#define HWIO_GCC_WCSS_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_WCSS_MISC_ADDR, m)
#define HWIO_GCC_WCSS_MISC_OUT(v)      \
        out_dword(HWIO_GCC_WCSS_MISC_ADDR,v)
#define HWIO_GCC_WCSS_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_WCSS_MISC_ADDR,m,v,HWIO_GCC_WCSS_MISC_IN)
#define HWIO_GCC_WCSS_MISC_WCSS_SHDREG_SW_ARES_BMSK                                                      0x2
#define HWIO_GCC_WCSS_MISC_WCSS_SHDREG_SW_ARES_SHFT                                                      0x1
#define HWIO_GCC_WCSS_MISC_WCSS_DBG_SW_ARES_BMSK                                                         0x1
#define HWIO_GCC_WCSS_MISC_WCSS_DBG_SW_ARES_SHFT                                                         0x0

#define HWIO_GCC_AGGRE2_NOC_SMMU_DVM_STATUS_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00083104)
#define HWIO_GCC_AGGRE2_NOC_SMMU_DVM_STATUS_RMSK                                                  0xff000000
#define HWIO_GCC_AGGRE2_NOC_SMMU_DVM_STATUS_IN          \
        in_dword_masked(HWIO_GCC_AGGRE2_NOC_SMMU_DVM_STATUS_ADDR, HWIO_GCC_AGGRE2_NOC_SMMU_DVM_STATUS_RMSK)
#define HWIO_GCC_AGGRE2_NOC_SMMU_DVM_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE2_NOC_SMMU_DVM_STATUS_ADDR, m)
#define HWIO_GCC_AGGRE2_NOC_SMMU_DVM_STATUS_NOC_CLK_REQ_FSM_STATUS_BMSK                           0xc0000000
#define HWIO_GCC_AGGRE2_NOC_SMMU_DVM_STATUS_NOC_CLK_REQ_FSM_STATUS_SHFT                                 0x1e
#define HWIO_GCC_AGGRE2_NOC_SMMU_DVM_STATUS_NOC_CLK_FSM_ACTIVE_BMSK                               0x20000000
#define HWIO_GCC_AGGRE2_NOC_SMMU_DVM_STATUS_NOC_CLK_FSM_ACTIVE_SHFT                                     0x1d
#define HWIO_GCC_AGGRE2_NOC_SMMU_DVM_STATUS_NOC_CLK_FSM_IDLEREQ_BMSK                              0x10000000
#define HWIO_GCC_AGGRE2_NOC_SMMU_DVM_STATUS_NOC_CLK_FSM_IDLEREQ_SHFT                                    0x1c
#define HWIO_GCC_AGGRE2_NOC_SMMU_DVM_STATUS_NOC_CLK_FSM_IDLE_BMSK                                  0x8000000
#define HWIO_GCC_AGGRE2_NOC_SMMU_DVM_STATUS_NOC_CLK_FSM_IDLE_SHFT                                       0x1b
#define HWIO_GCC_AGGRE2_NOC_SMMU_DVM_STATUS_NOC_CLK_FSM_IDLEACK_BMSK                               0x4000000
#define HWIO_GCC_AGGRE2_NOC_SMMU_DVM_STATUS_NOC_CLK_FSM_IDLEACK_SHFT                                    0x1a
#define HWIO_GCC_AGGRE2_NOC_SMMU_DVM_STATUS_NOC_CLK_FSM_CLKON_REQ_BMSK                             0x2000000
#define HWIO_GCC_AGGRE2_NOC_SMMU_DVM_STATUS_NOC_CLK_FSM_CLKON_REQ_SHFT                                  0x19
#define HWIO_GCC_AGGRE2_NOC_SMMU_DVM_STATUS_NOC_CLK_FSM_CLKON_ACK_BMSK                             0x1000000
#define HWIO_GCC_AGGRE2_NOC_SMMU_DVM_STATUS_NOC_CLK_FSM_CLKON_ACK_SHFT                                  0x18

#define HWIO_GCC_AGGRE2_NOC_DVM_SPARE_REG_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00083108)
#define HWIO_GCC_AGGRE2_NOC_DVM_SPARE_REG_RMSK                                                    0xffffffff
#define HWIO_GCC_AGGRE2_NOC_DVM_SPARE_REG_IN          \
        in_dword_masked(HWIO_GCC_AGGRE2_NOC_DVM_SPARE_REG_ADDR, HWIO_GCC_AGGRE2_NOC_DVM_SPARE_REG_RMSK)
#define HWIO_GCC_AGGRE2_NOC_DVM_SPARE_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_AGGRE2_NOC_DVM_SPARE_REG_ADDR, m)
#define HWIO_GCC_AGGRE2_NOC_DVM_SPARE_REG_OUT(v)      \
        out_dword(HWIO_GCC_AGGRE2_NOC_DVM_SPARE_REG_ADDR,v)
#define HWIO_GCC_AGGRE2_NOC_DVM_SPARE_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_AGGRE2_NOC_DVM_SPARE_REG_ADDR,m,v,HWIO_GCC_AGGRE2_NOC_DVM_SPARE_REG_IN)
#define HWIO_GCC_AGGRE2_NOC_DVM_SPARE_REG_SPARE_BITS_BMSK                                         0xffffffff
#define HWIO_GCC_AGGRE2_NOC_DVM_SPARE_REG_SPARE_BITS_SHFT                                                0x0

#define HWIO_GCC_LPASS_Q6_SMMU_DVM_STATUS_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00047100)
#define HWIO_GCC_LPASS_Q6_SMMU_DVM_STATUS_RMSK                                                    0xff000000
#define HWIO_GCC_LPASS_Q6_SMMU_DVM_STATUS_IN          \
        in_dword_masked(HWIO_GCC_LPASS_Q6_SMMU_DVM_STATUS_ADDR, HWIO_GCC_LPASS_Q6_SMMU_DVM_STATUS_RMSK)
#define HWIO_GCC_LPASS_Q6_SMMU_DVM_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_Q6_SMMU_DVM_STATUS_ADDR, m)
#define HWIO_GCC_LPASS_Q6_SMMU_DVM_STATUS_NOC_CLK_REQ_FSM_STATUS_BMSK                             0xc0000000
#define HWIO_GCC_LPASS_Q6_SMMU_DVM_STATUS_NOC_CLK_REQ_FSM_STATUS_SHFT                                   0x1e
#define HWIO_GCC_LPASS_Q6_SMMU_DVM_STATUS_NOC_CLK_FSM_ACTIVE_BMSK                                 0x20000000
#define HWIO_GCC_LPASS_Q6_SMMU_DVM_STATUS_NOC_CLK_FSM_ACTIVE_SHFT                                       0x1d
#define HWIO_GCC_LPASS_Q6_SMMU_DVM_STATUS_NOC_CLK_FSM_IDLEREQ_BMSK                                0x10000000
#define HWIO_GCC_LPASS_Q6_SMMU_DVM_STATUS_NOC_CLK_FSM_IDLEREQ_SHFT                                      0x1c
#define HWIO_GCC_LPASS_Q6_SMMU_DVM_STATUS_NOC_CLK_FSM_IDLE_BMSK                                    0x8000000
#define HWIO_GCC_LPASS_Q6_SMMU_DVM_STATUS_NOC_CLK_FSM_IDLE_SHFT                                         0x1b
#define HWIO_GCC_LPASS_Q6_SMMU_DVM_STATUS_NOC_CLK_FSM_IDLEACK_BMSK                                 0x4000000
#define HWIO_GCC_LPASS_Q6_SMMU_DVM_STATUS_NOC_CLK_FSM_IDLEACK_SHFT                                      0x1a
#define HWIO_GCC_LPASS_Q6_SMMU_DVM_STATUS_NOC_CLK_FSM_CLKON_REQ_BMSK                               0x2000000
#define HWIO_GCC_LPASS_Q6_SMMU_DVM_STATUS_NOC_CLK_FSM_CLKON_REQ_SHFT                                    0x19
#define HWIO_GCC_LPASS_Q6_SMMU_DVM_STATUS_NOC_CLK_FSM_CLKON_ACK_BMSK                               0x1000000
#define HWIO_GCC_LPASS_Q6_SMMU_DVM_STATUS_NOC_CLK_FSM_CLKON_ACK_SHFT                                    0x18

#define HWIO_GCC_LPASS_Q6_DVM_SPARE_REG_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00047104)
#define HWIO_GCC_LPASS_Q6_DVM_SPARE_REG_RMSK                                                      0xffffffff
#define HWIO_GCC_LPASS_Q6_DVM_SPARE_REG_IN          \
        in_dword_masked(HWIO_GCC_LPASS_Q6_DVM_SPARE_REG_ADDR, HWIO_GCC_LPASS_Q6_DVM_SPARE_REG_RMSK)
#define HWIO_GCC_LPASS_Q6_DVM_SPARE_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_Q6_DVM_SPARE_REG_ADDR, m)
#define HWIO_GCC_LPASS_Q6_DVM_SPARE_REG_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_Q6_DVM_SPARE_REG_ADDR,v)
#define HWIO_GCC_LPASS_Q6_DVM_SPARE_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_Q6_DVM_SPARE_REG_ADDR,m,v,HWIO_GCC_LPASS_Q6_DVM_SPARE_REG_IN)
#define HWIO_GCC_LPASS_Q6_DVM_SPARE_REG_SPARE_BITS_BMSK                                           0xffffffff
#define HWIO_GCC_LPASS_Q6_DVM_SPARE_REG_SPARE_BITS_SHFT                                                  0x0

#define HWIO_GCC_TURING_Q6_SMMU_DVM_STATUS_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0008c020)
#define HWIO_GCC_TURING_Q6_SMMU_DVM_STATUS_RMSK                                                   0xff000000
#define HWIO_GCC_TURING_Q6_SMMU_DVM_STATUS_IN          \
        in_dword_masked(HWIO_GCC_TURING_Q6_SMMU_DVM_STATUS_ADDR, HWIO_GCC_TURING_Q6_SMMU_DVM_STATUS_RMSK)
#define HWIO_GCC_TURING_Q6_SMMU_DVM_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_TURING_Q6_SMMU_DVM_STATUS_ADDR, m)
#define HWIO_GCC_TURING_Q6_SMMU_DVM_STATUS_NOC_CLK_REQ_FSM_STATUS_BMSK                            0xc0000000
#define HWIO_GCC_TURING_Q6_SMMU_DVM_STATUS_NOC_CLK_REQ_FSM_STATUS_SHFT                                  0x1e
#define HWIO_GCC_TURING_Q6_SMMU_DVM_STATUS_NOC_CLK_FSM_ACTIVE_BMSK                                0x20000000
#define HWIO_GCC_TURING_Q6_SMMU_DVM_STATUS_NOC_CLK_FSM_ACTIVE_SHFT                                      0x1d
#define HWIO_GCC_TURING_Q6_SMMU_DVM_STATUS_NOC_CLK_FSM_IDLEREQ_BMSK                               0x10000000
#define HWIO_GCC_TURING_Q6_SMMU_DVM_STATUS_NOC_CLK_FSM_IDLEREQ_SHFT                                     0x1c
#define HWIO_GCC_TURING_Q6_SMMU_DVM_STATUS_NOC_CLK_FSM_IDLE_BMSK                                   0x8000000
#define HWIO_GCC_TURING_Q6_SMMU_DVM_STATUS_NOC_CLK_FSM_IDLE_SHFT                                        0x1b
#define HWIO_GCC_TURING_Q6_SMMU_DVM_STATUS_NOC_CLK_FSM_IDLEACK_BMSK                                0x4000000
#define HWIO_GCC_TURING_Q6_SMMU_DVM_STATUS_NOC_CLK_FSM_IDLEACK_SHFT                                     0x1a
#define HWIO_GCC_TURING_Q6_SMMU_DVM_STATUS_NOC_CLK_FSM_CLKON_REQ_BMSK                              0x2000000
#define HWIO_GCC_TURING_Q6_SMMU_DVM_STATUS_NOC_CLK_FSM_CLKON_REQ_SHFT                                   0x19
#define HWIO_GCC_TURING_Q6_SMMU_DVM_STATUS_NOC_CLK_FSM_CLKON_ACK_BMSK                              0x1000000
#define HWIO_GCC_TURING_Q6_SMMU_DVM_STATUS_NOC_CLK_FSM_CLKON_ACK_SHFT                                   0x18

#define HWIO_GCC_TURING_Q6_DVM_SPARE_REG_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0008c024)
#define HWIO_GCC_TURING_Q6_DVM_SPARE_REG_RMSK                                                     0xffffffff
#define HWIO_GCC_TURING_Q6_DVM_SPARE_REG_IN          \
        in_dword_masked(HWIO_GCC_TURING_Q6_DVM_SPARE_REG_ADDR, HWIO_GCC_TURING_Q6_DVM_SPARE_REG_RMSK)
#define HWIO_GCC_TURING_Q6_DVM_SPARE_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_TURING_Q6_DVM_SPARE_REG_ADDR, m)
#define HWIO_GCC_TURING_Q6_DVM_SPARE_REG_OUT(v)      \
        out_dword(HWIO_GCC_TURING_Q6_DVM_SPARE_REG_ADDR,v)
#define HWIO_GCC_TURING_Q6_DVM_SPARE_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TURING_Q6_DVM_SPARE_REG_ADDR,m,v,HWIO_GCC_TURING_Q6_DVM_SPARE_REG_IN)
#define HWIO_GCC_TURING_Q6_DVM_SPARE_REG_SPARE_BITS_BMSK                                          0xffffffff
#define HWIO_GCC_TURING_Q6_DVM_SPARE_REG_SPARE_BITS_SHFT                                                 0x0

#define HWIO_GCC_GPLL0_CONFIG_CTL_FUSE_REG_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00000100)
#define HWIO_GCC_GPLL0_CONFIG_CTL_FUSE_REG_RMSK                                                   0xffffffff
#define HWIO_GCC_GPLL0_CONFIG_CTL_FUSE_REG_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_CONFIG_CTL_FUSE_REG_ADDR, HWIO_GCC_GPLL0_CONFIG_CTL_FUSE_REG_RMSK)
#define HWIO_GCC_GPLL0_CONFIG_CTL_FUSE_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_CONFIG_CTL_FUSE_REG_ADDR, m)
#define HWIO_GCC_GPLL0_CONFIG_CTL_FUSE_REG_FUSE_BITS_BMSK                                         0xffffffff
#define HWIO_GCC_GPLL0_CONFIG_CTL_FUSE_REG_FUSE_BITS_SHFT                                                0x0

#define HWIO_GCC_GPLL0_SSC_CTL_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0000002c)
#define HWIO_GCC_GPLL0_SSC_CTL_RMSK                                                               0xffffffff
#define HWIO_GCC_GPLL0_SSC_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_SSC_CTL_ADDR, HWIO_GCC_GPLL0_SSC_CTL_RMSK)
#define HWIO_GCC_GPLL0_SSC_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_SSC_CTL_ADDR, m)
#define HWIO_GCC_GPLL0_SSC_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_SSC_CTL_ADDR,v)
#define HWIO_GCC_GPLL0_SSC_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_SSC_CTL_ADDR,m,v,HWIO_GCC_GPLL0_SSC_CTL_IN)
#define HWIO_GCC_GPLL0_SSC_CTL_PLL_SSC_DELTA_ALPHA_BMSK                                           0xffff0000
#define HWIO_GCC_GPLL0_SSC_CTL_PLL_SSC_DELTA_ALPHA_SHFT                                                 0x10
#define HWIO_GCC_GPLL0_SSC_CTL_PLL_SSC_NUM_STEPS_BMSK                                                 0xff00
#define HWIO_GCC_GPLL0_SSC_CTL_PLL_SSC_NUM_STEPS_SHFT                                                    0x8
#define HWIO_GCC_GPLL0_SSC_CTL_PLL_SSC_UPDATE_RATE_BMSK                                                 0xff
#define HWIO_GCC_GPLL0_SSC_CTL_PLL_SSC_UPDATE_RATE_SHFT                                                  0x0

#define HWIO_GCC_GPLL1_SSC_CTL_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0000102c)
#define HWIO_GCC_GPLL1_SSC_CTL_RMSK                                                               0xffffffff
#define HWIO_GCC_GPLL1_SSC_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_SSC_CTL_ADDR, HWIO_GCC_GPLL1_SSC_CTL_RMSK)
#define HWIO_GCC_GPLL1_SSC_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_SSC_CTL_ADDR, m)
#define HWIO_GCC_GPLL1_SSC_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_SSC_CTL_ADDR,v)
#define HWIO_GCC_GPLL1_SSC_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_SSC_CTL_ADDR,m,v,HWIO_GCC_GPLL1_SSC_CTL_IN)
#define HWIO_GCC_GPLL1_SSC_CTL_PLL_SSC_DELTA_ALPHA_BMSK                                           0xffff0000
#define HWIO_GCC_GPLL1_SSC_CTL_PLL_SSC_DELTA_ALPHA_SHFT                                                 0x10
#define HWIO_GCC_GPLL1_SSC_CTL_PLL_SSC_NUM_STEPS_BMSK                                                 0xff00
#define HWIO_GCC_GPLL1_SSC_CTL_PLL_SSC_NUM_STEPS_SHFT                                                    0x8
#define HWIO_GCC_GPLL1_SSC_CTL_PLL_SSC_UPDATE_RATE_BMSK                                                 0xff
#define HWIO_GCC_GPLL1_SSC_CTL_PLL_SSC_UPDATE_RATE_SHFT                                                  0x0

#define HWIO_GCC_GPLL2_SSC_CTL_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0000202c)
#define HWIO_GCC_GPLL2_SSC_CTL_RMSK                                                               0xffffffff
#define HWIO_GCC_GPLL2_SSC_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_SSC_CTL_ADDR, HWIO_GCC_GPLL2_SSC_CTL_RMSK)
#define HWIO_GCC_GPLL2_SSC_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_SSC_CTL_ADDR, m)
#define HWIO_GCC_GPLL2_SSC_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_SSC_CTL_ADDR,v)
#define HWIO_GCC_GPLL2_SSC_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_SSC_CTL_ADDR,m,v,HWIO_GCC_GPLL2_SSC_CTL_IN)
#define HWIO_GCC_GPLL2_SSC_CTL_PLL_SSC_DELTA_ALPHA_BMSK                                           0xffff0000
#define HWIO_GCC_GPLL2_SSC_CTL_PLL_SSC_DELTA_ALPHA_SHFT                                                 0x10
#define HWIO_GCC_GPLL2_SSC_CTL_PLL_SSC_NUM_STEPS_BMSK                                                 0xff00
#define HWIO_GCC_GPLL2_SSC_CTL_PLL_SSC_NUM_STEPS_SHFT                                                    0x8
#define HWIO_GCC_GPLL2_SSC_CTL_PLL_SSC_UPDATE_RATE_BMSK                                                 0xff
#define HWIO_GCC_GPLL2_SSC_CTL_PLL_SSC_UPDATE_RATE_SHFT                                                  0x0

#define HWIO_GCC_GPLL3_SSC_CTL_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0000303c)
#define HWIO_GCC_GPLL3_SSC_CTL_RMSK                                                               0xffffffff
#define HWIO_GCC_GPLL3_SSC_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL3_SSC_CTL_ADDR, HWIO_GCC_GPLL3_SSC_CTL_RMSK)
#define HWIO_GCC_GPLL3_SSC_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL3_SSC_CTL_ADDR, m)
#define HWIO_GCC_GPLL3_SSC_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL3_SSC_CTL_ADDR,v)
#define HWIO_GCC_GPLL3_SSC_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL3_SSC_CTL_ADDR,m,v,HWIO_GCC_GPLL3_SSC_CTL_IN)
#define HWIO_GCC_GPLL3_SSC_CTL_PLL_SSC_DELTA_ALPHA_BMSK                                           0xffff0000
#define HWIO_GCC_GPLL3_SSC_CTL_PLL_SSC_DELTA_ALPHA_SHFT                                                 0x10
#define HWIO_GCC_GPLL3_SSC_CTL_PLL_SSC_NUM_STEPS_BMSK                                                 0xff00
#define HWIO_GCC_GPLL3_SSC_CTL_PLL_SSC_NUM_STEPS_SHFT                                                    0x8
#define HWIO_GCC_GPLL3_SSC_CTL_PLL_SSC_UPDATE_RATE_BMSK                                                 0xff
#define HWIO_GCC_GPLL3_SSC_CTL_PLL_SSC_UPDATE_RATE_SHFT                                                  0x0

#define HWIO_GCC_GPLL4_SSC_CTL_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0007702c)
#define HWIO_GCC_GPLL4_SSC_CTL_RMSK                                                               0xffffffff
#define HWIO_GCC_GPLL4_SSC_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL4_SSC_CTL_ADDR, HWIO_GCC_GPLL4_SSC_CTL_RMSK)
#define HWIO_GCC_GPLL4_SSC_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL4_SSC_CTL_ADDR, m)
#define HWIO_GCC_GPLL4_SSC_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL4_SSC_CTL_ADDR,v)
#define HWIO_GCC_GPLL4_SSC_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL4_SSC_CTL_ADDR,m,v,HWIO_GCC_GPLL4_SSC_CTL_IN)
#define HWIO_GCC_GPLL4_SSC_CTL_PLL_SSC_DELTA_ALPHA_BMSK                                           0xffff0000
#define HWIO_GCC_GPLL4_SSC_CTL_PLL_SSC_DELTA_ALPHA_SHFT                                                 0x10
#define HWIO_GCC_GPLL4_SSC_CTL_PLL_SSC_NUM_STEPS_BMSK                                                 0xff00
#define HWIO_GCC_GPLL4_SSC_CTL_PLL_SSC_NUM_STEPS_SHFT                                                    0x8
#define HWIO_GCC_GPLL4_SSC_CTL_PLL_SSC_UPDATE_RATE_BMSK                                                 0xff
#define HWIO_GCC_GPLL4_SSC_CTL_PLL_SSC_UPDATE_RATE_SHFT                                                  0x0

#define HWIO_GCC_GPLL5_SSC_CTL_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0007402c)
#define HWIO_GCC_GPLL5_SSC_CTL_RMSK                                                               0xffffffff
#define HWIO_GCC_GPLL5_SSC_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL5_SSC_CTL_ADDR, HWIO_GCC_GPLL5_SSC_CTL_RMSK)
#define HWIO_GCC_GPLL5_SSC_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL5_SSC_CTL_ADDR, m)
#define HWIO_GCC_GPLL5_SSC_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL5_SSC_CTL_ADDR,v)
#define HWIO_GCC_GPLL5_SSC_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL5_SSC_CTL_ADDR,m,v,HWIO_GCC_GPLL5_SSC_CTL_IN)
#define HWIO_GCC_GPLL5_SSC_CTL_PLL_SSC_DELTA_ALPHA_BMSK                                           0xffff0000
#define HWIO_GCC_GPLL5_SSC_CTL_PLL_SSC_DELTA_ALPHA_SHFT                                                 0x10
#define HWIO_GCC_GPLL5_SSC_CTL_PLL_SSC_NUM_STEPS_BMSK                                                 0xff00
#define HWIO_GCC_GPLL5_SSC_CTL_PLL_SSC_NUM_STEPS_SHFT                                                    0x8
#define HWIO_GCC_GPLL5_SSC_CTL_PLL_SSC_UPDATE_RATE_BMSK                                                 0xff
#define HWIO_GCC_GPLL5_SSC_CTL_PLL_SSC_UPDATE_RATE_SHFT                                                  0x0

#define HWIO_GCC_GPLL6_SSC_CTL_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0001302c)
#define HWIO_GCC_GPLL6_SSC_CTL_RMSK                                                               0xffffffff
#define HWIO_GCC_GPLL6_SSC_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL6_SSC_CTL_ADDR, HWIO_GCC_GPLL6_SSC_CTL_RMSK)
#define HWIO_GCC_GPLL6_SSC_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL6_SSC_CTL_ADDR, m)
#define HWIO_GCC_GPLL6_SSC_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL6_SSC_CTL_ADDR,v)
#define HWIO_GCC_GPLL6_SSC_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL6_SSC_CTL_ADDR,m,v,HWIO_GCC_GPLL6_SSC_CTL_IN)
#define HWIO_GCC_GPLL6_SSC_CTL_PLL_SSC_DELTA_ALPHA_BMSK                                           0xffff0000
#define HWIO_GCC_GPLL6_SSC_CTL_PLL_SSC_DELTA_ALPHA_SHFT                                                 0x10
#define HWIO_GCC_GPLL6_SSC_CTL_PLL_SSC_NUM_STEPS_BMSK                                                 0xff00
#define HWIO_GCC_GPLL6_SSC_CTL_PLL_SSC_NUM_STEPS_SHFT                                                    0x8
#define HWIO_GCC_GPLL6_SSC_CTL_PLL_SSC_UPDATE_RATE_BMSK                                                 0xff
#define HWIO_GCC_GPLL6_SSC_CTL_PLL_SSC_UPDATE_RATE_SHFT                                                  0x0

#define HWIO_GCC_DDRSS_HS_OVR_CTL_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00093000)
#define HWIO_GCC_DDRSS_HS_OVR_CTL_RMSK                                                            0xffffffff
#define HWIO_GCC_DDRSS_HS_OVR_CTL_IN          \
        in_dword_masked(HWIO_GCC_DDRSS_HS_OVR_CTL_ADDR, HWIO_GCC_DDRSS_HS_OVR_CTL_RMSK)
#define HWIO_GCC_DDRSS_HS_OVR_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_DDRSS_HS_OVR_CTL_ADDR, m)
#define HWIO_GCC_DDRSS_HS_OVR_CTL_OUT(v)      \
        out_dword(HWIO_GCC_DDRSS_HS_OVR_CTL_ADDR,v)
#define HWIO_GCC_DDRSS_HS_OVR_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DDRSS_HS_OVR_CTL_ADDR,m,v,HWIO_GCC_DDRSS_HS_OVR_CTL_IN)
#define HWIO_GCC_DDRSS_HS_OVR_CTL_GCC_DDRSS_HS_ENF_OVR_CSR_SEL_CH1_BMSK                           0xf0000000
#define HWIO_GCC_DDRSS_HS_OVR_CTL_GCC_DDRSS_HS_ENF_OVR_CSR_SEL_CH1_SHFT                                 0x1c
#define HWIO_GCC_DDRSS_HS_OVR_CTL_GCC_DDRSS_HS_ENF_OVR_CSR_SEL_CH0_BMSK                            0xf000000
#define HWIO_GCC_DDRSS_HS_OVR_CTL_GCC_DDRSS_HS_ENF_OVR_CSR_SEL_CH0_SHFT                                 0x18
#define HWIO_GCC_DDRSS_HS_OVR_CTL_GCC_DDRSS_HS_ENR_OVR_CSR_SEL_CH1_BMSK                             0xf00000
#define HWIO_GCC_DDRSS_HS_OVR_CTL_GCC_DDRSS_HS_ENR_OVR_CSR_SEL_CH1_SHFT                                 0x14
#define HWIO_GCC_DDRSS_HS_OVR_CTL_GCC_DDRSS_HS_ENR_OVR_CSR_SEL_CH0_BMSK                              0xf0000
#define HWIO_GCC_DDRSS_HS_OVR_CTL_GCC_DDRSS_HS_ENR_OVR_CSR_SEL_CH0_SHFT                                 0x10
#define HWIO_GCC_DDRSS_HS_OVR_CTL_GCC_DDRSS_HS_ENF_OVR_CSR_CH1_BMSK                                   0xf000
#define HWIO_GCC_DDRSS_HS_OVR_CTL_GCC_DDRSS_HS_ENF_OVR_CSR_CH1_SHFT                                      0xc
#define HWIO_GCC_DDRSS_HS_OVR_CTL_GCC_DDRSS_HS_ENF_OVR_CSR_CH0_BMSK                                    0xf00
#define HWIO_GCC_DDRSS_HS_OVR_CTL_GCC_DDRSS_HS_ENF_OVR_CSR_CH0_SHFT                                      0x8
#define HWIO_GCC_DDRSS_HS_OVR_CTL_GCC_DDRSS_HS_ENR_OVR_CSR_CH1_BMSK                                     0xf0
#define HWIO_GCC_DDRSS_HS_OVR_CTL_GCC_DDRSS_HS_ENR_OVR_CSR_CH1_SHFT                                      0x4
#define HWIO_GCC_DDRSS_HS_OVR_CTL_GCC_DDRSS_HS_ENR_OVR_CSR_CH0_BMSK                                      0xf
#define HWIO_GCC_DDRSS_HS_OVR_CTL_GCC_DDRSS_HS_ENR_OVR_CSR_CH0_SHFT                                      0x0

#define HWIO_GCC_GPLL0_CDIVR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00000114)
#define HWIO_GCC_GPLL0_CDIVR_RMSK                                                                        0x3
#define HWIO_GCC_GPLL0_CDIVR_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_CDIVR_ADDR, HWIO_GCC_GPLL0_CDIVR_RMSK)
#define HWIO_GCC_GPLL0_CDIVR_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_CDIVR_ADDR, m)
#define HWIO_GCC_GPLL0_CDIVR_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_CDIVR_ADDR,v)
#define HWIO_GCC_GPLL0_CDIVR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_CDIVR_ADDR,m,v,HWIO_GCC_GPLL0_CDIVR_IN)
#define HWIO_GCC_GPLL0_CDIVR_CLK_DIV_BMSK                                                                0x3
#define HWIO_GCC_GPLL0_CDIVR_CLK_DIV_SHFT                                                                0x0

#define HWIO_GCC_GPLL1_CDIVR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00001114)
#define HWIO_GCC_GPLL1_CDIVR_RMSK                                                                        0x3
#define HWIO_GCC_GPLL1_CDIVR_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_CDIVR_ADDR, HWIO_GCC_GPLL1_CDIVR_RMSK)
#define HWIO_GCC_GPLL1_CDIVR_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_CDIVR_ADDR, m)
#define HWIO_GCC_GPLL1_CDIVR_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_CDIVR_ADDR,v)
#define HWIO_GCC_GPLL1_CDIVR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_CDIVR_ADDR,m,v,HWIO_GCC_GPLL1_CDIVR_IN)
#define HWIO_GCC_GPLL1_CDIVR_CLK_DIV_BMSK                                                                0x3
#define HWIO_GCC_GPLL1_CDIVR_CLK_DIV_SHFT                                                                0x0

#define HWIO_GCC_IPA_FAST_CLK_EN_DIV_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00089020)
#define HWIO_GCC_IPA_FAST_CLK_EN_DIV_RMSK                                                                0x3
#define HWIO_GCC_IPA_FAST_CLK_EN_DIV_IN          \
        in_dword_masked(HWIO_GCC_IPA_FAST_CLK_EN_DIV_ADDR, HWIO_GCC_IPA_FAST_CLK_EN_DIV_RMSK)
#define HWIO_GCC_IPA_FAST_CLK_EN_DIV_INM(m)      \
        in_dword_masked(HWIO_GCC_IPA_FAST_CLK_EN_DIV_ADDR, m)
#define HWIO_GCC_IPA_FAST_CLK_EN_DIV_OUT(v)      \
        out_dword(HWIO_GCC_IPA_FAST_CLK_EN_DIV_ADDR,v)
#define HWIO_GCC_IPA_FAST_CLK_EN_DIV_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IPA_FAST_CLK_EN_DIV_ADDR,m,v,HWIO_GCC_IPA_FAST_CLK_EN_DIV_IN)
#define HWIO_GCC_IPA_FAST_CLK_EN_DIV_CLK_DIV_BMSK                                                        0x3
#define HWIO_GCC_IPA_FAST_CLK_EN_DIV_CLK_DIV_SHFT                                                        0x0

/*----------------------------------------------------------------------------
 * MODULE: MPM2_SLP_CNTR
 *--------------------------------------------------------------------------*/

#define MPM2_SLP_CNTR_REG_BASE                                    (MPM2_MPM_BASE      + 0x00003000)

#define HWIO_MPM2_MPM_SLEEP_TIMETICK_COUNT_VAL_ADDR               (MPM2_SLP_CNTR_REG_BASE      + 0x00000000)
#define HWIO_MPM2_MPM_SLEEP_TIMETICK_COUNT_VAL_RMSK               0xffffffff
#define HWIO_MPM2_MPM_SLEEP_TIMETICK_COUNT_VAL_IN          \
        in_dword_masked(HWIO_MPM2_MPM_SLEEP_TIMETICK_COUNT_VAL_ADDR, HWIO_MPM2_MPM_SLEEP_TIMETICK_COUNT_VAL_RMSK)
#define HWIO_MPM2_MPM_SLEEP_TIMETICK_COUNT_VAL_INM(m)      \
        in_dword_masked(HWIO_MPM2_MPM_SLEEP_TIMETICK_COUNT_VAL_ADDR, m)
#define HWIO_MPM2_MPM_SLEEP_TIMETICK_COUNT_VAL_DATA_BMSK          0xffffffff
#define HWIO_MPM2_MPM_SLEEP_TIMETICK_COUNT_VAL_DATA_SHFT                 0x0

/*----------------------------------------------------------------------------
 * MODULE: MPM2_PSHOLD
 *--------------------------------------------------------------------------*/

#define MPM2_PSHOLD_REG_BASE                                                    (MPM2_MPM_BASE      + 0x0000c000)

#define HWIO_MPM2_MPM_PS_HOLD_ADDR                                              (MPM2_PSHOLD_REG_BASE      + 0x00000000)
#define HWIO_MPM2_MPM_PS_HOLD_RMSK                                                     0x1
#define HWIO_MPM2_MPM_PS_HOLD_IN          \
        in_dword_masked(HWIO_MPM2_MPM_PS_HOLD_ADDR, HWIO_MPM2_MPM_PS_HOLD_RMSK)
#define HWIO_MPM2_MPM_PS_HOLD_INM(m)      \
        in_dword_masked(HWIO_MPM2_MPM_PS_HOLD_ADDR, m)
#define HWIO_MPM2_MPM_PS_HOLD_OUT(v)      \
        out_dword(HWIO_MPM2_MPM_PS_HOLD_ADDR,v)
#define HWIO_MPM2_MPM_PS_HOLD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MPM2_MPM_PS_HOLD_ADDR,m,v,HWIO_MPM2_MPM_PS_HOLD_IN)
#define HWIO_MPM2_MPM_PS_HOLD_PSHOLD_BMSK                                              0x1
#define HWIO_MPM2_MPM_PS_HOLD_PSHOLD_SHFT                                              0x0

#define HWIO_MPM2_MPM_DDR_PHY_FREEZEIO_EBI1_ADDR                                (MPM2_PSHOLD_REG_BASE      + 0x00000004)
#define HWIO_MPM2_MPM_DDR_PHY_FREEZEIO_EBI1_RMSK                                       0x1
#define HWIO_MPM2_MPM_DDR_PHY_FREEZEIO_EBI1_IN          \
        in_dword_masked(HWIO_MPM2_MPM_DDR_PHY_FREEZEIO_EBI1_ADDR, HWIO_MPM2_MPM_DDR_PHY_FREEZEIO_EBI1_RMSK)
#define HWIO_MPM2_MPM_DDR_PHY_FREEZEIO_EBI1_INM(m)      \
        in_dword_masked(HWIO_MPM2_MPM_DDR_PHY_FREEZEIO_EBI1_ADDR, m)
#define HWIO_MPM2_MPM_DDR_PHY_FREEZEIO_EBI1_OUT(v)      \
        out_dword(HWIO_MPM2_MPM_DDR_PHY_FREEZEIO_EBI1_ADDR,v)
#define HWIO_MPM2_MPM_DDR_PHY_FREEZEIO_EBI1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MPM2_MPM_DDR_PHY_FREEZEIO_EBI1_ADDR,m,v,HWIO_MPM2_MPM_DDR_PHY_FREEZEIO_EBI1_IN)
#define HWIO_MPM2_MPM_DDR_PHY_FREEZEIO_EBI1_DDR_PHY_FREEZEIO_EBI1_BMSK                 0x1
#define HWIO_MPM2_MPM_DDR_PHY_FREEZEIO_EBI1_DDR_PHY_FREEZEIO_EBI1_SHFT                 0x0

#define HWIO_MPM2_MPM_SSCAON_CONFIG0_ADDR                                       (MPM2_PSHOLD_REG_BASE      + 0x00000008)
#define HWIO_MPM2_MPM_SSCAON_CONFIG0_RMSK                                       0xffffffff
#define HWIO_MPM2_MPM_SSCAON_CONFIG0_IN          \
        in_dword_masked(HWIO_MPM2_MPM_SSCAON_CONFIG0_ADDR, HWIO_MPM2_MPM_SSCAON_CONFIG0_RMSK)
#define HWIO_MPM2_MPM_SSCAON_CONFIG0_INM(m)      \
        in_dword_masked(HWIO_MPM2_MPM_SSCAON_CONFIG0_ADDR, m)
#define HWIO_MPM2_MPM_SSCAON_CONFIG0_OUT(v)      \
        out_dword(HWIO_MPM2_MPM_SSCAON_CONFIG0_ADDR,v)
#define HWIO_MPM2_MPM_SSCAON_CONFIG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MPM2_MPM_SSCAON_CONFIG0_ADDR,m,v,HWIO_MPM2_MPM_SSCAON_CONFIG0_IN)
#define HWIO_MPM2_MPM_SSCAON_CONFIG0_SSCAON_CONFIG0_BMSK                        0xffffffff
#define HWIO_MPM2_MPM_SSCAON_CONFIG0_SSCAON_CONFIG0_SHFT                               0x0

#define HWIO_MPM2_MPM_SSCAON_STATUS0_ADDR                                       (MPM2_PSHOLD_REG_BASE      + 0x0000000c)
#define HWIO_MPM2_MPM_SSCAON_STATUS0_RMSK                                       0xffffffff
#define HWIO_MPM2_MPM_SSCAON_STATUS0_IN          \
        in_dword_masked(HWIO_MPM2_MPM_SSCAON_STATUS0_ADDR, HWIO_MPM2_MPM_SSCAON_STATUS0_RMSK)
#define HWIO_MPM2_MPM_SSCAON_STATUS0_INM(m)      \
        in_dword_masked(HWIO_MPM2_MPM_SSCAON_STATUS0_ADDR, m)
#define HWIO_MPM2_MPM_SSCAON_STATUS0_SSCAON_STATUS0_BMSK                        0xffffffff
#define HWIO_MPM2_MPM_SSCAON_STATUS0_SSCAON_STATUS0_SHFT                               0x0

#define HWIO_MPM2_MPM_SSCAON_CONFIG1_ADDR                                       (MPM2_PSHOLD_REG_BASE      + 0x00000010)
#define HWIO_MPM2_MPM_SSCAON_CONFIG1_RMSK                                       0xffffffff
#define HWIO_MPM2_MPM_SSCAON_CONFIG1_IN          \
        in_dword_masked(HWIO_MPM2_MPM_SSCAON_CONFIG1_ADDR, HWIO_MPM2_MPM_SSCAON_CONFIG1_RMSK)
#define HWIO_MPM2_MPM_SSCAON_CONFIG1_INM(m)      \
        in_dword_masked(HWIO_MPM2_MPM_SSCAON_CONFIG1_ADDR, m)
#define HWIO_MPM2_MPM_SSCAON_CONFIG1_OUT(v)      \
        out_dword(HWIO_MPM2_MPM_SSCAON_CONFIG1_ADDR,v)
#define HWIO_MPM2_MPM_SSCAON_CONFIG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MPM2_MPM_SSCAON_CONFIG1_ADDR,m,v,HWIO_MPM2_MPM_SSCAON_CONFIG1_IN)
#define HWIO_MPM2_MPM_SSCAON_CONFIG1_SSCAON_CONFIG1_BMSK                        0xffffffff
#define HWIO_MPM2_MPM_SSCAON_CONFIG1_SSCAON_CONFIG1_SHFT                               0x0

#define HWIO_MPM2_MPM_SSCAON_STATUS1_ADDR                                       (MPM2_PSHOLD_REG_BASE      + 0x00000014)
#define HWIO_MPM2_MPM_SSCAON_STATUS1_RMSK                                       0xffffffff
#define HWIO_MPM2_MPM_SSCAON_STATUS1_IN          \
        in_dword_masked(HWIO_MPM2_MPM_SSCAON_STATUS1_ADDR, HWIO_MPM2_MPM_SSCAON_STATUS1_RMSK)
#define HWIO_MPM2_MPM_SSCAON_STATUS1_INM(m)      \
        in_dword_masked(HWIO_MPM2_MPM_SSCAON_STATUS1_ADDR, m)
#define HWIO_MPM2_MPM_SSCAON_STATUS1_SSCAON_STATUS1_BMSK                        0xffffffff
#define HWIO_MPM2_MPM_SSCAON_STATUS1_SSCAON_STATUS1_SHFT                               0x0

#define HWIO_MPM2_MPM_WCSSAON_CONFIG_ADDR                                       (MPM2_PSHOLD_REG_BASE      + 0x00000018)
#define HWIO_MPM2_MPM_WCSSAON_CONFIG_RMSK                                         0x3ff3ff
#define HWIO_MPM2_MPM_WCSSAON_CONFIG_IN          \
        in_dword_masked(HWIO_MPM2_MPM_WCSSAON_CONFIG_ADDR, HWIO_MPM2_MPM_WCSSAON_CONFIG_RMSK)
#define HWIO_MPM2_MPM_WCSSAON_CONFIG_INM(m)      \
        in_dword_masked(HWIO_MPM2_MPM_WCSSAON_CONFIG_ADDR, m)
#define HWIO_MPM2_MPM_WCSSAON_CONFIG_OUT(v)      \
        out_dword(HWIO_MPM2_MPM_WCSSAON_CONFIG_ADDR,v)
#define HWIO_MPM2_MPM_WCSSAON_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MPM2_MPM_WCSSAON_CONFIG_ADDR,m,v,HWIO_MPM2_MPM_WCSSAON_CONFIG_IN)
#define HWIO_MPM2_MPM_WCSSAON_CONFIG_DISCONNECT_CLR_BMSK                          0x200000
#define HWIO_MPM2_MPM_WCSSAON_CONFIG_DISCONNECT_CLR_SHFT                              0x15
#define HWIO_MPM2_MPM_WCSSAON_CONFIG_RCG_CLKGATE_DISABLE_BMSK                     0x100000
#define HWIO_MPM2_MPM_WCSSAON_CONFIG_RCG_CLKGATE_DISABLE_SHFT                         0x14
#define HWIO_MPM2_MPM_WCSSAON_CONFIG_FORCE_XO_EN_BMSK                              0x80000
#define HWIO_MPM2_MPM_WCSSAON_CONFIG_FORCE_XO_EN_SHFT                                 0x13
#define HWIO_MPM2_MPM_WCSSAON_CONFIG_TEST_BUS_SEL_BMSK                             0x78000
#define HWIO_MPM2_MPM_WCSSAON_CONFIG_TEST_BUS_SEL_SHFT                                 0xf
#define HWIO_MPM2_MPM_WCSSAON_CONFIG_FORCE_ACTIVE_BMSK                              0x4000
#define HWIO_MPM2_MPM_WCSSAON_CONFIG_FORCE_ACTIVE_SHFT                                 0xe
#define HWIO_MPM2_MPM_WCSSAON_CONFIG_CLAMP_MEM_ENABLE_BMSK                          0x2000
#define HWIO_MPM2_MPM_WCSSAON_CONFIG_CLAMP_MEM_ENABLE_SHFT                             0xd
#define HWIO_MPM2_MPM_WCSSAON_CONFIG_FORCE_RETENTION_BMSK                           0x1000
#define HWIO_MPM2_MPM_WCSSAON_CONFIG_FORCE_RETENTION_SHFT                              0xc
#define HWIO_MPM2_MPM_WCSSAON_CONFIG_CLK_EN_OVRD_VAL_BMSK                            0x200
#define HWIO_MPM2_MPM_WCSSAON_CONFIG_CLK_EN_OVRD_VAL_SHFT                              0x9
#define HWIO_MPM2_MPM_WCSSAON_CONFIG_CLK_EN_OVRD_BMSK                                0x100
#define HWIO_MPM2_MPM_WCSSAON_CONFIG_CLK_EN_OVRD_SHFT                                  0x8
#define HWIO_MPM2_MPM_WCSSAON_CONFIG_MSM_CLAMP_EN_OVRD_VAL_BMSK                       0x80
#define HWIO_MPM2_MPM_WCSSAON_CONFIG_MSM_CLAMP_EN_OVRD_VAL_SHFT                        0x7
#define HWIO_MPM2_MPM_WCSSAON_CONFIG_MSM_CLAMP_EN_OVRD_BMSK                           0x40
#define HWIO_MPM2_MPM_WCSSAON_CONFIG_MSM_CLAMP_EN_OVRD_SHFT                            0x6
#define HWIO_MPM2_MPM_WCSSAON_CONFIG_CLAMP_EN_OVRD_VAL_BMSK                           0x20
#define HWIO_MPM2_MPM_WCSSAON_CONFIG_CLAMP_EN_OVRD_VAL_SHFT                            0x5
#define HWIO_MPM2_MPM_WCSSAON_CONFIG_CLAMP_EN_OVRD_BMSK                               0x10
#define HWIO_MPM2_MPM_WCSSAON_CONFIG_CLAMP_EN_OVRD_SHFT                                0x4
#define HWIO_MPM2_MPM_WCSSAON_CONFIG_PWR_EN_OVRD_VAL_BMSK                              0x8
#define HWIO_MPM2_MPM_WCSSAON_CONFIG_PWR_EN_OVRD_VAL_SHFT                              0x3
#define HWIO_MPM2_MPM_WCSSAON_CONFIG_PWR_EN_OVRD_BMSK                                  0x4
#define HWIO_MPM2_MPM_WCSSAON_CONFIG_PWR_EN_OVRD_SHFT                                  0x2
#define HWIO_MPM2_MPM_WCSSAON_CONFIG_WLAN_DISABLE_BMSK                                 0x2
#define HWIO_MPM2_MPM_WCSSAON_CONFIG_WLAN_DISABLE_SHFT                                 0x1
#define HWIO_MPM2_MPM_WCSSAON_CONFIG_ARES_N_BMSK                                       0x1
#define HWIO_MPM2_MPM_WCSSAON_CONFIG_ARES_N_SHFT                                       0x0

#define HWIO_MPM2_WCSSAON_MPM_STATUS_ADDR                                       (MPM2_PSHOLD_REG_BASE      + 0x0000001c)
#define HWIO_MPM2_WCSSAON_MPM_STATUS_RMSK                                       0xffffffff
#define HWIO_MPM2_WCSSAON_MPM_STATUS_IN          \
        in_dword_masked(HWIO_MPM2_WCSSAON_MPM_STATUS_ADDR, HWIO_MPM2_WCSSAON_MPM_STATUS_RMSK)
#define HWIO_MPM2_WCSSAON_MPM_STATUS_INM(m)      \
        in_dword_masked(HWIO_MPM2_WCSSAON_MPM_STATUS_ADDR, m)
#define HWIO_MPM2_WCSSAON_MPM_STATUS_WCSSAON_STATUS_BMSK                        0xffffffff
#define HWIO_MPM2_WCSSAON_MPM_STATUS_WCSSAON_STATUS_SHFT                               0x0

/*----------------------------------------------------------------------------
 * MODULE: TCSR_TCSR_REGS
 *--------------------------------------------------------------------------*/

#define TCSR_TCSR_REGS_REG_BASE                                                                                    (CORE_TOP_CSR_BASE      + 0x000c0000)

#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x00000800)
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_RMSK                                                                               0x1
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_IN          \
        in_dword_masked(HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_ADDR, HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_RMSK)
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_ADDR, m)
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_OUT(v)      \
        out_dword(HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_ADDR,v)
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_ADDR,m,v,HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_IN)
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_TIMEOUT_SLAVE_GLB_EN_BMSK                                                          0x1
#define HWIO_TCSR_TIMEOUT_SLAVE_GLB_EN_TIMEOUT_SLAVE_GLB_EN_SHFT                                                          0x0

#define HWIO_TCSR_TIMEOUT_INTERNAL_EN_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x00000804)
#define HWIO_TCSR_TIMEOUT_INTERNAL_EN_RMSK                                                                                0x1
#define HWIO_TCSR_TIMEOUT_INTERNAL_EN_IN          \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTERNAL_EN_ADDR, HWIO_TCSR_TIMEOUT_INTERNAL_EN_RMSK)
#define HWIO_TCSR_TIMEOUT_INTERNAL_EN_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTERNAL_EN_ADDR, m)
#define HWIO_TCSR_TIMEOUT_INTERNAL_EN_OUT(v)      \
        out_dword(HWIO_TCSR_TIMEOUT_INTERNAL_EN_ADDR,v)
#define HWIO_TCSR_TIMEOUT_INTERNAL_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TIMEOUT_INTERNAL_EN_ADDR,m,v,HWIO_TCSR_TIMEOUT_INTERNAL_EN_IN)
#define HWIO_TCSR_TIMEOUT_INTERNAL_EN_TIMEOUT_INTERNAL_EN_BMSK                                                            0x1
#define HWIO_TCSR_TIMEOUT_INTERNAL_EN_TIMEOUT_INTERNAL_EN_SHFT                                                            0x0

#define HWIO_TCSR_XPU_NSEN_STATUS_ADDR                                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00000820)
#define HWIO_TCSR_XPU_NSEN_STATUS_RMSK                                                                                    0x3
#define HWIO_TCSR_XPU_NSEN_STATUS_IN          \
        in_dword_masked(HWIO_TCSR_XPU_NSEN_STATUS_ADDR, HWIO_TCSR_XPU_NSEN_STATUS_RMSK)
#define HWIO_TCSR_XPU_NSEN_STATUS_INM(m)      \
        in_dword_masked(HWIO_TCSR_XPU_NSEN_STATUS_ADDR, m)
#define HWIO_TCSR_XPU_NSEN_STATUS_REGS_XPU_NSEN_STATUS_BMSK                                                               0x2
#define HWIO_TCSR_XPU_NSEN_STATUS_REGS_XPU_NSEN_STATUS_SHFT                                                               0x1
#define HWIO_TCSR_XPU_NSEN_STATUS_MUTEX_XPU_NSEN_STATUS_BMSK                                                              0x1
#define HWIO_TCSR_XPU_NSEN_STATUS_MUTEX_XPU_NSEN_STATUS_SHFT                                                              0x0

#define HWIO_TCSR_XPU_VMIDEN_STATUS_ADDR                                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x00000824)
#define HWIO_TCSR_XPU_VMIDEN_STATUS_RMSK                                                                                  0x3
#define HWIO_TCSR_XPU_VMIDEN_STATUS_IN          \
        in_dword_masked(HWIO_TCSR_XPU_VMIDEN_STATUS_ADDR, HWIO_TCSR_XPU_VMIDEN_STATUS_RMSK)
#define HWIO_TCSR_XPU_VMIDEN_STATUS_INM(m)      \
        in_dword_masked(HWIO_TCSR_XPU_VMIDEN_STATUS_ADDR, m)
#define HWIO_TCSR_XPU_VMIDEN_STATUS_REGS_XPU_VMIDEN_STATUS_BMSK                                                           0x2
#define HWIO_TCSR_XPU_VMIDEN_STATUS_REGS_XPU_VMIDEN_STATUS_SHFT                                                           0x1
#define HWIO_TCSR_XPU_VMIDEN_STATUS_MUTEX_XPU_VMIDEN_STATUS_BMSK                                                          0x1
#define HWIO_TCSR_XPU_VMIDEN_STATUS_MUTEX_XPU_VMIDEN_STATUS_SHFT                                                          0x0

#define HWIO_TCSR_XPU_MSAEN_STATUS_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00000828)
#define HWIO_TCSR_XPU_MSAEN_STATUS_RMSK                                                                                   0x3
#define HWIO_TCSR_XPU_MSAEN_STATUS_IN          \
        in_dword_masked(HWIO_TCSR_XPU_MSAEN_STATUS_ADDR, HWIO_TCSR_XPU_MSAEN_STATUS_RMSK)
#define HWIO_TCSR_XPU_MSAEN_STATUS_INM(m)      \
        in_dword_masked(HWIO_TCSR_XPU_MSAEN_STATUS_ADDR, m)
#define HWIO_TCSR_XPU_MSAEN_STATUS_REGS_XPU_MSAEN_STATUS_BMSK                                                             0x2
#define HWIO_TCSR_XPU_MSAEN_STATUS_REGS_XPU_MSAEN_STATUS_SHFT                                                             0x1
#define HWIO_TCSR_XPU_MSAEN_STATUS_MUTEX_XPU_MSAEN_STATUS_BMSK                                                            0x1
#define HWIO_TCSR_XPU_MSAEN_STATUS_MUTEX_XPU_MSAEN_STATUS_SHFT                                                            0x0

#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x00002000)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_RMSK                                                                        0xffffffff
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ADDR, HWIO_TCSR_SS_XPU_NON_SEC_INTR0_RMSK)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ADDR, m)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_RESERVE_31_BMSK                                                             0x80000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_RESERVE_31_SHFT                                                                   0x1f
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_BOOT_ROM_MSA_INTR_XPU_NON_SEC_INTR0_BMSK                                    0x40000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_BOOT_ROM_MSA_INTR_XPU_NON_SEC_INTR0_SHFT                                          0x1e
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_SDC1_ICE_XPU_NON_SEC_INTR0_BMSK                                             0x20000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_SDC1_ICE_XPU_NON_SEC_INTR0_SHFT                                                   0x1d
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_MSS_MPU_XPU_NON_SEC_INTR0_BMSK                                              0x10000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_MSS_MPU_XPU_NON_SEC_INTR0_SHFT                                                    0x1c
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_TLMM_CENTER_XPU_NON_SEC_INTR0_BMSK                                           0x8000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_TLMM_CENTER_XPU_NON_SEC_INTR0_SHFT                                                0x1b
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_SPDM_XPU_NON_SEC_INTR0_BMSK                                                  0x4000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_SPDM_XPU_NON_SEC_INTR0_SHFT                                                       0x1a
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_PMIC_ARB_XPU_NON_SEC_INTR0_BMSK                                              0x2000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_PMIC_ARB_XPU_NON_SEC_INTR0_SHFT                                                   0x19
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_UFS_ICE_XPU_NON_SEC_INTR0_BMSK                                               0x1000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_UFS_ICE_XPU_NON_SEC_INTR0_SHFT                                                    0x18
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_QHS_SNOC_XPU_XPU_NON_SEC_INTR0_BMSK                                           0x800000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_QHS_SNOC_XPU_XPU_NON_SEC_INTR0_SHFT                                               0x17
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_QHS_QDSS_CFG_XPU_NON_SEC_INTR0_BMSK                                           0x400000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_QHS_QDSS_CFG_XPU_NON_SEC_INTR0_SHFT                                               0x16
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_QHS_A2NOC_CFG_XPU_NON_SEC_INTR0_BMSK                                          0x200000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_QHS_A2NOC_CFG_XPU_NON_SEC_INTR0_SHFT                                              0x15
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_QXM_SNOC_MS_XPU_NON_SEC_INTR0_BMSK                                            0x100000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_QXM_SNOC_MS_XPU_NON_SEC_INTR0_SHFT                                                0x14
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_GCC_RPU_XPU_NON_SEC_INTR0_BMSK                                                 0x80000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_GCC_RPU_XPU_NON_SEC_INTR0_SHFT                                                    0x13
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_BIMC_CH1_XPU_NON_SEC_INTR0_BMSK                                                0x40000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_BIMC_CH1_XPU_NON_SEC_INTR0_SHFT                                                   0x12
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_BIMC_CH0_XPU_NON_SEC_INTR0_BMSK                                                0x20000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_BIMC_CH0_XPU_NON_SEC_INTR0_SHFT                                                   0x11
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_BIMC_CFG_XPU_NON_SEC_INTR0_BMSK                                                0x10000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_BIMC_CFG_XPU_NON_SEC_INTR0_SHFT                                                   0x10
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_QXM_MSS_NAV_CE_XPU_NON_SEC_INTR0_BMSK                                           0x8000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_QXM_MSS_NAV_CE_XPU_NON_SEC_INTR0_SHFT                                              0xf
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_PIMEM_MPU_XPU_NON_SEC_INTR0_BMSK                                                0x4000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_PIMEM_MPU_XPU_NON_SEC_INTR0_SHFT                                                   0xe
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_PIMEM_APU_XPU_NON_SEC_INTR0_BMSK                                                0x2000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_PIMEM_APU_XPU_NON_SEC_INTR0_SHFT                                                   0xd
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_TURING_XPU_IRQ_XPU_NON_SEC_INTR0_BMSK                                           0x1000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_TURING_XPU_IRQ_XPU_NON_SEC_INTR0_SHFT                                              0xc
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_LPASS_XPU_IRQ_APPS_1_XPU_NON_SEC_INTR0_BMSK                                      0x800
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_LPASS_XPU_IRQ_APPS_1_XPU_NON_SEC_INTR0_SHFT                                        0xb
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_LPASS_XPU_IRQ_APPS_SPARE_XPU_NON_SEC_INTR0_BMSK                                  0x400
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_LPASS_XPU_IRQ_APPS_SPARE_XPU_NON_SEC_INTR0_SHFT                                    0xa
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_SEC_CTRL_APU_XPU_NON_SEC_INTR0_BMSK                                              0x200
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_SEC_CTRL_APU_XPU_NON_SEC_INTR0_SHFT                                                0x9
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_DCC_XPU_NON_SEC_INTR0_BMSK                                                       0x100
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_DCC_XPU_NON_SEC_INTR0_SHFT                                                         0x8
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_OCIMEM_RPU_XPU_NON_SEC_INTR0_BMSK                                                 0x80
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_OCIMEM_RPU_XPU_NON_SEC_INTR0_SHFT                                                  0x7
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_CRYPTO0_BAM_XPU_NON_SEC_INTR0_BMSK                                                0x40
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_CRYPTO0_BAM_XPU_NON_SEC_INTR0_SHFT                                                 0x6
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_O_TCSR_MUTEX_XPU_NON_SEC_INTR0_BMSK                                               0x20
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_O_TCSR_MUTEX_XPU_NON_SEC_INTR0_SHFT                                                0x5
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_APSS_XPU_NON_SEC_INTR0_BMSK                                                       0x10
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_APSS_XPU_NON_SEC_INTR0_SHFT                                                        0x4
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_O_TCSR_REGS_XPU_NON_SEC_INTR0_BMSK                                                 0x8
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_O_TCSR_REGS_XPU_NON_SEC_INTR0_SHFT                                                 0x3
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_MMSS_NOC_XPU_NON_SEC_INTR0_BMSK                                                    0x4
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_MMSS_NOC_XPU_NON_SEC_INTR0_SHFT                                                    0x2
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_RESERVE_1_BMSK                                                                     0x2
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_RESERVE_1_SHFT                                                                     0x1
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_MMSS_QM_XPU_NON_SEC_INTR0_BMSK                                                     0x1
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_MMSS_QM_XPU_NON_SEC_INTR0_SHFT                                                     0x0

#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x00002004)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RMSK                                                                           0x3ffff
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ADDR, HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RMSK)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ADDR, m)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_LPASS_IRQ_OUT_SECURITY_19_XPU_NON_SEC_INTR1_BMSK                               0x20000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_LPASS_IRQ_OUT_SECURITY_19_XPU_NON_SEC_INTR1_SHFT                                  0x11
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_MMSS_XPU_MMSS_CC_XPU_NON_SEC_INTR1_BMSK                                        0x10000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_MMSS_XPU_MMSS_CC_XPU_NON_SEC_INTR1_SHFT                                           0x10
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_TLMM_NORTH_XPU_NON_SEC_INTR1_BMSK                                               0x8000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_TLMM_NORTH_XPU_NON_SEC_INTR1_SHFT                                                  0xf
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_SKL_XPU_XPU_NON_SEC_INTR1_BMSK                                                  0x4000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_SKL_XPU_XPU_NON_SEC_INTR1_SHFT                                                     0xe
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ANOC1_MPU_XPU_NON_SEC_INTR1_BMSK                                                0x2000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ANOC1_MPU_XPU_NON_SEC_INTR1_SHFT                                                   0xd
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ANOC2_MPU_XPU_NON_SEC_INTR1_BMSK                                                0x1000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ANOC2_MPU_XPU_NON_SEC_INTR1_SHFT                                                   0xc
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_IPA_0_XPU_NON_SEC_INTR1_BMSK                                                     0x800
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_IPA_0_XPU_NON_SEC_INTR1_SHFT                                                       0xb
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_MSS_Q6_MPU_XPU_NON_SEC_INTR1_BMSK                                                0x400
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_MSS_Q6_MPU_XPU_NON_SEC_INTR1_SHFT                                                  0xa
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RPM_MPU_XPU_NON_SEC_INTR1_BMSK                                                   0x200
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_RPM_MPU_XPU_NON_SEC_INTR1_SHFT                                                     0x9
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_LPASS_IRQ_OUT_SECURITY_9_XPU_NON_SEC_INTR1_BMSK                                  0x100
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_LPASS_IRQ_OUT_SECURITY_9_XPU_NON_SEC_INTR1_SHFT                                    0x8
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_MDSS_XPU_XPU_NON_SEC_INTR1_BMSK                                                   0x80
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_MDSS_XPU_XPU_NON_SEC_INTR1_SHFT                                                    0x7
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_QDSS_BAM_XPU_NON_SEC_INTR1_BMSK                                                   0x40
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_QDSS_BAM_XPU_NON_SEC_INTR1_SHFT                                                    0x6
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_MPM2_XPU_NON_SEC_INTR1_BMSK                                                       0x20
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_MPM2_XPU_NON_SEC_INTR1_SHFT                                                        0x5
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_DDR_REGS_CFG_XPU_NON_SEC_INTR1_BMSK                                               0x10
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_DDR_REGS_CFG_XPU_NON_SEC_INTR1_SHFT                                                0x4
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_TLMM_SOUTH_XPU_NON_SEC_INTR1_BMSK                                                  0x8
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_TLMM_SOUTH_XPU_NON_SEC_INTR1_SHFT                                                  0x3
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_PERIPH_SS_BLSP2_BLSP_BAM_XPU_NON_SEC_INTR1_BMSK                                    0x4
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_PERIPH_SS_BLSP2_BLSP_BAM_XPU_NON_SEC_INTR1_SHFT                                    0x2
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_PERIPH_SS_BLSP1_BLSP_BAM_XPU_NON_SEC_INTR1_BMSK                                    0x2
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_PERIPH_SS_BLSP1_BLSP_BAM_XPU_NON_SEC_INTR1_SHFT                                    0x1
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_OCIMEM_MPU_XPU_NON_SEC_INTR1_BMSK                                                  0x1
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_OCIMEM_MPU_XPU_NON_SEC_INTR1_SHFT                                                  0x0

#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_ADDR                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x00002040)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_RMSK                                                                 0xffffffff
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_ADDR, HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_RMSK)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_ADDR,m,v,HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_IN)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_RESERVE_31_BMSK                                                      0x80000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_RESERVE_31_SHFT                                                            0x1f
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_BOOT_ROM_MSA_INTR_XPU_NON_SEC_INTR0_ENABLE_BMSK                      0x40000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_BOOT_ROM_MSA_INTR_XPU_NON_SEC_INTR0_ENABLE_SHFT                            0x1e
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_SDC1_ICE_XPU_NON_SEC_INTR0_ENABLE_BMSK                               0x20000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_SDC1_ICE_XPU_NON_SEC_INTR0_ENABLE_SHFT                                     0x1d
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_MSS_MPU_XPU_NON_SEC_INTR0_ENABLE_BMSK                                0x10000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_MSS_MPU_XPU_NON_SEC_INTR0_ENABLE_SHFT                                      0x1c
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_TLMM_CENTER_XPU_NON_SEC_INTR0_ENABLE_BMSK                             0x8000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_TLMM_CENTER_XPU_NON_SEC_INTR0_ENABLE_SHFT                                  0x1b
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_SPDM_XPU_NON_SEC_INTR0_ENABLE_BMSK                                    0x4000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_SPDM_XPU_NON_SEC_INTR0_ENABLE_SHFT                                         0x1a
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_PMIC_ARB_XPU_NON_SEC_INTR0_ENABLE_BMSK                                0x2000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_PMIC_ARB_XPU_NON_SEC_INTR0_ENABLE_SHFT                                     0x19
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_UFS_ICE_XPU_NON_SEC_INTR0_ENABLE_BMSK                                 0x1000000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_UFS_ICE_XPU_NON_SEC_INTR0_ENABLE_SHFT                                      0x18
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_QHS_SNOC_XPU_XPU_NON_SEC_INTR0_ENABLE_BMSK                             0x800000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_QHS_SNOC_XPU_XPU_NON_SEC_INTR0_ENABLE_SHFT                                 0x17
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_QHS_QDSS_CFG_XPU_NON_SEC_INTR0_ENABLE_BMSK                             0x400000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_QHS_QDSS_CFG_XPU_NON_SEC_INTR0_ENABLE_SHFT                                 0x16
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_QHS_A2NOC_CFG_XPU_NON_SEC_INTR0_ENABLE_BMSK                            0x200000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_QHS_A2NOC_CFG_XPU_NON_SEC_INTR0_ENABLE_SHFT                                0x15
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_QXM_SNOC_MS_XPU_NON_SEC_INTR0_ENABLE_BMSK                              0x100000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_QXM_SNOC_MS_XPU_NON_SEC_INTR0_ENABLE_SHFT                                  0x14
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_GCC_RPU_XPU_NON_SEC_INTR0_ENABLE_BMSK                                   0x80000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_GCC_RPU_XPU_NON_SEC_INTR0_ENABLE_SHFT                                      0x13
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_BIMC_CH1_XPU_NON_SEC_INTR0_ENABLE_BMSK                                  0x40000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_BIMC_CH1_XPU_NON_SEC_INTR0_ENABLE_SHFT                                     0x12
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_BIMC_CH0_XPU_NON_SEC_INTR0_ENABLE_BMSK                                  0x20000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_BIMC_CH0_XPU_NON_SEC_INTR0_ENABLE_SHFT                                     0x11
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_BIMC_CFG_XPU_NON_SEC_INTR0_ENABLE_BMSK                                  0x10000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_BIMC_CFG_XPU_NON_SEC_INTR0_ENABLE_SHFT                                     0x10
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_QXM_MSS_NAV_CE_XPU_NON_SEC_INTR0_ENABLE_BMSK                             0x8000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_QXM_MSS_NAV_CE_XPU_NON_SEC_INTR0_ENABLE_SHFT                                0xf
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_PIMEM_MPU_XPU_NON_SEC_INTR0_ENABLE_BMSK                                  0x4000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_PIMEM_MPU_XPU_NON_SEC_INTR0_ENABLE_SHFT                                     0xe
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_PIMEM_APU_XPU_NON_SEC_INTR0_ENABLE_BMSK                                  0x2000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_PIMEM_APU_XPU_NON_SEC_INTR0_ENABLE_SHFT                                     0xd
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_TURING_XPU_IRQ_XPU_NON_SEC_INTR0_ENABLE_BMSK                             0x1000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_TURING_XPU_IRQ_XPU_NON_SEC_INTR0_ENABLE_SHFT                                0xc
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_LPASS_XPU_IRQ_APPS_1_XPU_NON_SEC_INTR0_ENABLE_BMSK                        0x800
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_LPASS_XPU_IRQ_APPS_1_XPU_NON_SEC_INTR0_ENABLE_SHFT                          0xb
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_LPASS_XPU_IRQ_APPS_SPARE_XPU_NON_SEC_INTR0_ENABLE_BMSK                    0x400
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_LPASS_XPU_IRQ_APPS_SPARE_XPU_NON_SEC_INTR0_ENABLE_SHFT                      0xa
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_SEC_CTRL_APU_XPU_NON_SEC_INTR0_ENABLE_BMSK                                0x200
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_SEC_CTRL_APU_XPU_NON_SEC_INTR0_ENABLE_SHFT                                  0x9
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_DCC_XPU_NON_SEC_INTR0_ENABLE_BMSK                                         0x100
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_DCC_XPU_NON_SEC_INTR0_ENABLE_SHFT                                           0x8
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_OCIMEM_RPU_XPU_NON_SEC_INTR0_ENABLE_BMSK                                   0x80
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_OCIMEM_RPU_XPU_NON_SEC_INTR0_ENABLE_SHFT                                    0x7
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_CRYPTO0_BAM_XPU_NON_SEC_INTR0_ENABLE_BMSK                                  0x40
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_CRYPTO0_BAM_XPU_NON_SEC_INTR0_ENABLE_SHFT                                   0x6
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_O_TCSR_MUTEX_XPU_NON_SEC_INTR0_ENABLE_BMSK                                 0x20
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_O_TCSR_MUTEX_XPU_NON_SEC_INTR0_ENABLE_SHFT                                  0x5
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_APSS_XPU_NON_SEC_INTR0_ENABLE_BMSK                                         0x10
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_APSS_XPU_NON_SEC_INTR0_ENABLE_SHFT                                          0x4
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_O_TCSR_REGS_XPU_NON_SEC_INTR0_ENABLE_BMSK                                   0x8
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_O_TCSR_REGS_XPU_NON_SEC_INTR0_ENABLE_SHFT                                   0x3
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_MMSS_NOC_XPU_NON_SEC_INTR0_ENABLE_BMSK                                      0x4
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_MMSS_NOC_XPU_NON_SEC_INTR0_ENABLE_SHFT                                      0x2
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_RESERVE_1_BMSK                                                              0x2
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_RESERVE_1_SHFT                                                              0x1
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_MMSS_QM_XPU_NON_SEC_INTR0_ENABLE_BMSK                                       0x1
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR0_ENABLE_MMSS_QM_XPU_NON_SEC_INTR0_ENABLE_SHFT                                       0x0

#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_ADDR                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x00002044)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RMSK                                                                    0x3ffff
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_ADDR, HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RMSK)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_ADDR,m,v,HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_IN)
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_LPASS_IRQ_OUT_SECURITY_19_XPU_NON_SEC_INTR1_ENABLE_BMSK                 0x20000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_LPASS_IRQ_OUT_SECURITY_19_XPU_NON_SEC_INTR1_ENABLE_SHFT                    0x11
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_MMSS_XPU_MMSS_CC_XPU_NON_SEC_INTR1_ENABLE_BMSK                          0x10000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_MMSS_XPU_MMSS_CC_XPU_NON_SEC_INTR1_ENABLE_SHFT                             0x10
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_TLMM_NORTH_XPU_NON_SEC_INTR1_ENABLE_BMSK                                 0x8000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_TLMM_NORTH_XPU_NON_SEC_INTR1_ENABLE_SHFT                                    0xf
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_SKL_XPU_XPU_NON_SEC_INTR1_ENABLE_BMSK                                    0x4000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_SKL_XPU_XPU_NON_SEC_INTR1_ENABLE_SHFT                                       0xe
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_ANOC1_MPU_XPU_NON_SEC_INTR1_ENABLE_BMSK                                  0x2000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_ANOC1_MPU_XPU_NON_SEC_INTR1_ENABLE_SHFT                                     0xd
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_ANOC2_MPU_XPU_NON_SEC_INTR1_ENABLE_BMSK                                  0x1000
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_ANOC2_MPU_XPU_NON_SEC_INTR1_ENABLE_SHFT                                     0xc
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_IPA_0_XPU_NON_SEC_INTR1_ENABLE_BMSK                                       0x800
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_IPA_0_XPU_NON_SEC_INTR1_ENABLE_SHFT                                         0xb
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_MSS_Q6_MPU_XPU_NON_SEC_INTR1_ENABLE_BMSK                                  0x400
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_MSS_Q6_MPU_XPU_NON_SEC_INTR1_ENABLE_SHFT                                    0xa
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RPM_MPU_XPU_NON_SEC_INTR1_ENABLE_BMSK                                     0x200
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_RPM_MPU_XPU_NON_SEC_INTR1_ENABLE_SHFT                                       0x9
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_LPASS_IRQ_OUT_SECURITY_9_XPU_NON_SEC_INTR1_ENABLE_BMSK                    0x100
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_LPASS_IRQ_OUT_SECURITY_9_XPU_NON_SEC_INTR1_ENABLE_SHFT                      0x8
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_MDSS_XPU_XPU_NON_SEC_INTR1_ENABLE_BMSK                                     0x80
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_MDSS_XPU_XPU_NON_SEC_INTR1_ENABLE_SHFT                                      0x7
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_QDSS_BAM_XPU_NON_SEC_INTR1_ENABLE_BMSK                                     0x40
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_QDSS_BAM_XPU_NON_SEC_INTR1_ENABLE_SHFT                                      0x6
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_MPM2_XPU_NON_SEC_INTR1_ENABLE_BMSK                                         0x20
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_MPM2_XPU_NON_SEC_INTR1_ENABLE_SHFT                                          0x5
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_DDR_REGS_CFG_XPU_NON_SEC_INTR1_ENABLE_BMSK                                 0x10
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_DDR_REGS_CFG_XPU_NON_SEC_INTR1_ENABLE_SHFT                                  0x4
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_TLMM_SOUTH_XPU_NON_SEC_INTR1_ENABLE_BMSK                                    0x8
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_TLMM_SOUTH_XPU_NON_SEC_INTR1_ENABLE_SHFT                                    0x3
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_PERIPH_SS_BLSP2_BLSP_BAM_XPU_NON_SEC_INTR1_ENABLE_BMSK                      0x4
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_PERIPH_SS_BLSP2_BLSP_BAM_XPU_NON_SEC_INTR1_ENABLE_SHFT                      0x2
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_PERIPH_SS_BLSP1_BLSP_BAM_XPU_NON_SEC_INTR1_ENABLE_BMSK                      0x2
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_PERIPH_SS_BLSP1_BLSP_BAM_XPU_NON_SEC_INTR1_ENABLE_SHFT                      0x1
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_OCIMEM_MPU_XPU_NON_SEC_INTR1_ENABLE_BMSK                                    0x1
#define HWIO_TCSR_SS_XPU_NON_SEC_INTR1_ENABLE_OCIMEM_MPU_XPU_NON_SEC_INTR1_ENABLE_SHFT                                    0x0

#define HWIO_TCSR_SS_XPU_SEC_INTR0_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00004000)
#define HWIO_TCSR_SS_XPU_SEC_INTR0_RMSK                                                                            0xffffffff
#define HWIO_TCSR_SS_XPU_SEC_INTR0_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_SEC_INTR0_ADDR, HWIO_TCSR_SS_XPU_SEC_INTR0_RMSK)
#define HWIO_TCSR_SS_XPU_SEC_INTR0_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_SEC_INTR0_ADDR, m)
#define HWIO_TCSR_SS_XPU_SEC_INTR0_RESERVE_31_BMSK                                                                 0x80000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_RESERVE_31_SHFT                                                                       0x1f
#define HWIO_TCSR_SS_XPU_SEC_INTR0_BOOT_ROM_MSA_INTR_XPU_SEC_INTR0_BMSK                                            0x40000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_BOOT_ROM_MSA_INTR_XPU_SEC_INTR0_SHFT                                                  0x1e
#define HWIO_TCSR_SS_XPU_SEC_INTR0_SDC1_ICE_XPU_SEC_INTR0_BMSK                                                     0x20000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_SDC1_ICE_XPU_SEC_INTR0_SHFT                                                           0x1d
#define HWIO_TCSR_SS_XPU_SEC_INTR0_MSS_MPU_XPU_SEC_INTR0_BMSK                                                      0x10000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_MSS_MPU_XPU_SEC_INTR0_SHFT                                                            0x1c
#define HWIO_TCSR_SS_XPU_SEC_INTR0_TLMM_CENTER_XPU_SEC_INTR0_BMSK                                                   0x8000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_TLMM_CENTER_XPU_SEC_INTR0_SHFT                                                        0x1b
#define HWIO_TCSR_SS_XPU_SEC_INTR0_SPDM_XPU_SEC_INTR0_BMSK                                                          0x4000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_SPDM_XPU_SEC_INTR0_SHFT                                                               0x1a
#define HWIO_TCSR_SS_XPU_SEC_INTR0_PMIC_ARB_XPU_SEC_INTR0_BMSK                                                      0x2000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_PMIC_ARB_XPU_SEC_INTR0_SHFT                                                           0x19
#define HWIO_TCSR_SS_XPU_SEC_INTR0_UFS_ICE_XPU_SEC_INTR0_BMSK                                                       0x1000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_UFS_ICE_XPU_SEC_INTR0_SHFT                                                            0x18
#define HWIO_TCSR_SS_XPU_SEC_INTR0_QHS_SNOC_XPU_XPU_SEC_INTR0_BMSK                                                   0x800000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_QHS_SNOC_XPU_XPU_SEC_INTR0_SHFT                                                       0x17
#define HWIO_TCSR_SS_XPU_SEC_INTR0_QHS_QDSS_CFG_XPU_SEC_INTR0_BMSK                                                   0x400000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_QHS_QDSS_CFG_XPU_SEC_INTR0_SHFT                                                       0x16
#define HWIO_TCSR_SS_XPU_SEC_INTR0_QHS_A2NOC_CFG_XPU_SEC_INTR0_BMSK                                                  0x200000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_QHS_A2NOC_CFG_XPU_SEC_INTR0_SHFT                                                      0x15
#define HWIO_TCSR_SS_XPU_SEC_INTR0_QXM_SNOC_MS_XPU_SEC_INTR0_BMSK                                                    0x100000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_QXM_SNOC_MS_XPU_SEC_INTR0_SHFT                                                        0x14
#define HWIO_TCSR_SS_XPU_SEC_INTR0_GCC_RPU_XPU_SEC_INTR0_BMSK                                                         0x80000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_GCC_RPU_XPU_SEC_INTR0_SHFT                                                            0x13
#define HWIO_TCSR_SS_XPU_SEC_INTR0_BIMC_CH1_XPU_SEC_INTR0_BMSK                                                        0x40000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_BIMC_CH1_XPU_SEC_INTR0_SHFT                                                           0x12
#define HWIO_TCSR_SS_XPU_SEC_INTR0_BIMC_CH0_XPU_SEC_INTR0_BMSK                                                        0x20000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_BIMC_CH0_XPU_SEC_INTR0_SHFT                                                           0x11
#define HWIO_TCSR_SS_XPU_SEC_INTR0_BIMC_CFG_XPU_SEC_INTR0_BMSK                                                        0x10000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_BIMC_CFG_XPU_SEC_INTR0_SHFT                                                           0x10
#define HWIO_TCSR_SS_XPU_SEC_INTR0_QXM_MSS_NAV_CE_XPU_SEC_INTR0_BMSK                                                   0x8000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_QXM_MSS_NAV_CE_XPU_SEC_INTR0_SHFT                                                      0xf
#define HWIO_TCSR_SS_XPU_SEC_INTR0_PIMEM_MPU_XPU_SEC_INTR0_BMSK                                                        0x4000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_PIMEM_MPU_XPU_SEC_INTR0_SHFT                                                           0xe
#define HWIO_TCSR_SS_XPU_SEC_INTR0_PIMEM_APU_XPU_SEC_INTR0_BMSK                                                        0x2000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_PIMEM_APU_XPU_SEC_INTR0_SHFT                                                           0xd
#define HWIO_TCSR_SS_XPU_SEC_INTR0_TURING_XPU_IRQ_XPU_SEC_INTR0_BMSK                                                   0x1000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_TURING_XPU_IRQ_XPU_SEC_INTR0_SHFT                                                      0xc
#define HWIO_TCSR_SS_XPU_SEC_INTR0_LPASS_XPU_IRQ_0_XPU_SEC_INTR0_BMSK                                                   0x800
#define HWIO_TCSR_SS_XPU_SEC_INTR0_LPASS_XPU_IRQ_0_XPU_SEC_INTR0_SHFT                                                     0xb
#define HWIO_TCSR_SS_XPU_SEC_INTR0_LPASS_XPU_IRQ_SPARE_BMSK                                                             0x400
#define HWIO_TCSR_SS_XPU_SEC_INTR0_LPASS_XPU_IRQ_SPARE_SHFT                                                               0xa
#define HWIO_TCSR_SS_XPU_SEC_INTR0_SEC_CTRL_APU_XPU_SEC_INTR0_BMSK                                                      0x200
#define HWIO_TCSR_SS_XPU_SEC_INTR0_SEC_CTRL_APU_XPU_SEC_INTR0_SHFT                                                        0x9
#define HWIO_TCSR_SS_XPU_SEC_INTR0_DCC_XPU_SEC_INTR0_BMSK                                                               0x100
#define HWIO_TCSR_SS_XPU_SEC_INTR0_DCC_XPU_SEC_INTR0_SHFT                                                                 0x8
#define HWIO_TCSR_SS_XPU_SEC_INTR0_OCIMEM_RPU_XPU_SEC_INTR0_BMSK                                                         0x80
#define HWIO_TCSR_SS_XPU_SEC_INTR0_OCIMEM_RPU_XPU_SEC_INTR0_SHFT                                                          0x7
#define HWIO_TCSR_SS_XPU_SEC_INTR0_CRYPTO0_BAM_XPU_SEC_INTR0_BMSK                                                        0x40
#define HWIO_TCSR_SS_XPU_SEC_INTR0_CRYPTO0_BAM_XPU_SEC_INTR0_SHFT                                                         0x6
#define HWIO_TCSR_SS_XPU_SEC_INTR0_O_TCSR_MUTEX_XPU_SEC_INTR0_BMSK                                                       0x20
#define HWIO_TCSR_SS_XPU_SEC_INTR0_O_TCSR_MUTEX_XPU_SEC_INTR0_SHFT                                                        0x5
#define HWIO_TCSR_SS_XPU_SEC_INTR0_APSS_XPU_SEC_INTR0_BMSK                                                               0x10
#define HWIO_TCSR_SS_XPU_SEC_INTR0_APSS_XPU_SEC_INTR0_SHFT                                                                0x4
#define HWIO_TCSR_SS_XPU_SEC_INTR0_O_TCSR_REGS_XPU_SEC_INTR0_BMSK                                                         0x8
#define HWIO_TCSR_SS_XPU_SEC_INTR0_O_TCSR_REGS_XPU_SEC_INTR0_SHFT                                                         0x3
#define HWIO_TCSR_SS_XPU_SEC_INTR0_MMSS_NOC_XPU_SEC_INTR0_BMSK                                                            0x4
#define HWIO_TCSR_SS_XPU_SEC_INTR0_MMSS_NOC_XPU_SEC_INTR0_SHFT                                                            0x2
#define HWIO_TCSR_SS_XPU_SEC_INTR0_RESERVE_1_BMSK                                                                         0x2
#define HWIO_TCSR_SS_XPU_SEC_INTR0_RESERVE_1_SHFT                                                                         0x1
#define HWIO_TCSR_SS_XPU_SEC_INTR0_MMSS_QM_XPU_SEC_INTR0_BMSK                                                             0x1
#define HWIO_TCSR_SS_XPU_SEC_INTR0_MMSS_QM_XPU_SEC_INTR0_SHFT                                                             0x0

#define HWIO_TCSR_SS_XPU_SEC_INTR1_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00004004)
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RMSK                                                                               0x3ffff
#define HWIO_TCSR_SS_XPU_SEC_INTR1_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_SEC_INTR1_ADDR, HWIO_TCSR_SS_XPU_SEC_INTR1_RMSK)
#define HWIO_TCSR_SS_XPU_SEC_INTR1_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_SEC_INTR1_ADDR, m)
#define HWIO_TCSR_SS_XPU_SEC_INTR1_LPASS_IRQ_OUT_SECURITY_18_XPU_SEC_INTR1_BMSK                                       0x20000
#define HWIO_TCSR_SS_XPU_SEC_INTR1_LPASS_IRQ_OUT_SECURITY_18_XPU_SEC_INTR1_SHFT                                          0x11
#define HWIO_TCSR_SS_XPU_SEC_INTR1_MMSS_XPU_MMSS_CC_XPU_SEC_INTR1_BMSK                                                0x10000
#define HWIO_TCSR_SS_XPU_SEC_INTR1_MMSS_XPU_MMSS_CC_XPU_SEC_INTR1_SHFT                                                   0x10
#define HWIO_TCSR_SS_XPU_SEC_INTR1_TLMM_NORTH_XPU_SEC_INTR1_BMSK                                                       0x8000
#define HWIO_TCSR_SS_XPU_SEC_INTR1_TLMM_NORTH_XPU_SEC_INTR1_SHFT                                                          0xf
#define HWIO_TCSR_SS_XPU_SEC_INTR1_SKL_XPU_XPU_SEC_INTR1_BMSK                                                          0x4000
#define HWIO_TCSR_SS_XPU_SEC_INTR1_SKL_XPU_XPU_SEC_INTR1_SHFT                                                             0xe
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ANOC1_MPU_XPU_SEC_INTR1_BMSK                                                        0x2000
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ANOC1_MPU_XPU_SEC_INTR1_SHFT                                                           0xd
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ANOC2_MPU_XPU_SEC_INTR1_BMSK                                                        0x1000
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ANOC2_MPU_XPU_SEC_INTR1_SHFT                                                           0xc
#define HWIO_TCSR_SS_XPU_SEC_INTR1_IPA_0_XPU_SEC_INTR1_BMSK                                                             0x800
#define HWIO_TCSR_SS_XPU_SEC_INTR1_IPA_0_XPU_SEC_INTR1_SHFT                                                               0xb
#define HWIO_TCSR_SS_XPU_SEC_INTR1_MSS_Q6_MPU_XPU_SEC_INTR1_BMSK                                                        0x400
#define HWIO_TCSR_SS_XPU_SEC_INTR1_MSS_Q6_MPU_XPU_SEC_INTR1_SHFT                                                          0xa
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RPM_MPU_XPU_SEC_INTR1_BMSK                                                           0x200
#define HWIO_TCSR_SS_XPU_SEC_INTR1_RPM_MPU_XPU_SEC_INTR1_SHFT                                                             0x9
#define HWIO_TCSR_SS_XPU_SEC_INTR1_LPASS_IRQ_OUT_SECURITY_8_XPU_SEC_INTR1_BMSK                                          0x100
#define HWIO_TCSR_SS_XPU_SEC_INTR1_LPASS_IRQ_OUT_SECURITY_8_XPU_SEC_INTR1_SHFT                                            0x8
#define HWIO_TCSR_SS_XPU_SEC_INTR1_MDSS_XPU_XPU_SEC_INTR1_BMSK                                                           0x80
#define HWIO_TCSR_SS_XPU_SEC_INTR1_MDSS_XPU_XPU_SEC_INTR1_SHFT                                                            0x7
#define HWIO_TCSR_SS_XPU_SEC_INTR1_QDSS_BAM_XPU_SEC_INTR1_BMSK                                                           0x40
#define HWIO_TCSR_SS_XPU_SEC_INTR1_QDSS_BAM_XPU_SEC_INTR1_SHFT                                                            0x6
#define HWIO_TCSR_SS_XPU_SEC_INTR1_MPM2_XPU_SEC_INTR1_BMSK                                                               0x20
#define HWIO_TCSR_SS_XPU_SEC_INTR1_MPM2_XPU_SEC_INTR1_SHFT                                                                0x5
#define HWIO_TCSR_SS_XPU_SEC_INTR1_DDR_REGS_CFG_XPU_SEC_INTR1_BMSK                                                       0x10
#define HWIO_TCSR_SS_XPU_SEC_INTR1_DDR_REGS_CFG_XPU_SEC_INTR1_SHFT                                                        0x4
#define HWIO_TCSR_SS_XPU_SEC_INTR1_TLMM_SOUTH_XPU_SEC_INTR1_BMSK                                                          0x8
#define HWIO_TCSR_SS_XPU_SEC_INTR1_TLMM_SOUTH_XPU_SEC_INTR1_SHFT                                                          0x3
#define HWIO_TCSR_SS_XPU_SEC_INTR1_PERIPH_SS_BLSP2_BLSP_BAM_XPU_SEC_INTR1_BMSK                                            0x4
#define HWIO_TCSR_SS_XPU_SEC_INTR1_PERIPH_SS_BLSP2_BLSP_BAM_XPU_SEC_INTR1_SHFT                                            0x2
#define HWIO_TCSR_SS_XPU_SEC_INTR1_PERIPH_SS_BLSP1_BLSP_BAM_XPU_SEC_INTR1_BMSK                                            0x2
#define HWIO_TCSR_SS_XPU_SEC_INTR1_PERIPH_SS_BLSP1_BLSP_BAM_XPU_SEC_INTR1_SHFT                                            0x1
#define HWIO_TCSR_SS_XPU_SEC_INTR1_OCIMEM_MPU_XPU_SEC_INTR1_BMSK                                                          0x1
#define HWIO_TCSR_SS_XPU_SEC_INTR1_OCIMEM_MPU_XPU_SEC_INTR1_SHFT                                                          0x0

#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_ADDR                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x00004040)
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_RMSK                                                                     0xffffffff
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_ADDR, HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_RMSK)
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_ADDR,m,v,HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_IN)
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_RESERVE_31_BMSK                                                          0x80000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_RESERVE_31_SHFT                                                                0x1f
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_BOOT_ROM_MSA_INTR_XPU_SEC_INTR0_ENABLE_BMSK                              0x40000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_BOOT_ROM_MSA_INTR_XPU_SEC_INTR0_ENABLE_SHFT                                    0x1e
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_SDC1_ICE_XPU_SEC_INTR0_ENABLE_BMSK                                       0x20000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_SDC1_ICE_XPU_SEC_INTR0_ENABLE_SHFT                                             0x1d
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_MSS_MPU_XPU_SEC_INTR0_ENABLE_BMSK                                        0x10000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_MSS_MPU_XPU_SEC_INTR0_ENABLE_SHFT                                              0x1c
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_TLMM_CENTER_XPU_SEC_INTR0_ENABLE_BMSK                                     0x8000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_TLMM_CENTER_XPU_SEC_INTR0_ENABLE_SHFT                                          0x1b
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_SPDM_XPU_SEC_INTR0_ENABLE_BMSK                                            0x4000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_SPDM_XPU_SEC_INTR0_ENABLE_SHFT                                                 0x1a
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_PMIC_ARB_XPU_SEC_INTR0_ENABLE_BMSK                                        0x2000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_PMIC_ARB_XPU_SEC_INTR0_ENABLE_SHFT                                             0x19
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_UFS_ICE_XPU_SEC_INTR0_ENABLE_BMSK                                         0x1000000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_UFS_ICE_XPU_SEC_INTR0_ENABLE_SHFT                                              0x18
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_QHS_SNOC_XPU_XPU_SEC_INTR0_ENABLE_BMSK                                     0x800000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_QHS_SNOC_XPU_XPU_SEC_INTR0_ENABLE_SHFT                                         0x17
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_QHS_QDSS_CFG_XPU_SEC_INTR0_ENABLE_BMSK                                     0x400000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_QHS_QDSS_CFG_XPU_SEC_INTR0_ENABLE_SHFT                                         0x16
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_QHS_A2NOC_CFG_XPU_SEC_INTR0_ENABLE_BMSK                                    0x200000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_QHS_A2NOC_CFG_XPU_SEC_INTR0_ENABLE_SHFT                                        0x15
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_QXM_SNOC_MS_XPU_SEC_INTR0_ENABLE_BMSK                                      0x100000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_QXM_SNOC_MS_XPU_SEC_INTR0_ENABLE_SHFT                                          0x14
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_GCC_RPU_XPU_SEC_INTR0_ENABLE_BMSK                                           0x80000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_GCC_RPU_XPU_SEC_INTR0_ENABLE_SHFT                                              0x13
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_BIMC_CH1_XPU_SEC_INTR0_ENABLE_BMSK                                          0x40000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_BIMC_CH1_XPU_SEC_INTR0_ENABLE_SHFT                                             0x12
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_BIMC_CH0_XPU_SEC_INTR0_ENABLE_BMSK                                          0x20000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_BIMC_CH0_XPU_SEC_INTR0_ENABLE_SHFT                                             0x11
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_BIMC_CFG_XPU_SEC_INTR0_ENABLE_BMSK                                          0x10000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_BIMC_CFG_XPU_SEC_INTR0_ENABLE_SHFT                                             0x10
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_QXM_MSS_NAV_CE_XPU_SEC_INTR0_ENABLE_BMSK                                     0x8000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_QXM_MSS_NAV_CE_XPU_SEC_INTR0_ENABLE_SHFT                                        0xf
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_PIMEM_MPU_XPU_SEC_INTR0_ENABLE_BMSK                                          0x4000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_PIMEM_MPU_XPU_SEC_INTR0_ENABLE_SHFT                                             0xe
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_PIMEM_APU_XPU_SEC_INTR0_ENABLE_BMSK                                          0x2000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_PIMEM_APU_XPU_SEC_INTR0_ENABLE_SHFT                                             0xd
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_TURING_XPU_IRQ_XPU_SEC_INTR0_ENABLE_BMSK                                     0x1000
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_TURING_XPU_IRQ_XPU_SEC_INTR0_ENABLE_SHFT                                        0xc
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_LPASS_XPU_IRQ_APPS_0_XPU_SEC_INTR0_ENABLE_BMSK                                0x800
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_LPASS_XPU_IRQ_APPS_0_XPU_SEC_INTR0_ENABLE_SHFT                                  0xb
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_LPASS_XPU_IRQ_APPS_SPARE_XPU_SEC_INTR0_ENABLE_BMSK                            0x400
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_LPASS_XPU_IRQ_APPS_SPARE_XPU_SEC_INTR0_ENABLE_SHFT                              0xa
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_SEC_CTRL_APU_XPU_SEC_INTR0_ENABLE_BMSK                                        0x200
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_SEC_CTRL_APU_XPU_SEC_INTR0_ENABLE_SHFT                                          0x9
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_DCC_XPU_SEC_INTR0_ENABLE_BMSK                                                 0x100
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_DCC_XPU_SEC_INTR0_ENABLE_SHFT                                                   0x8
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_OCIMEM_RPU_XPU_SEC_INTR0_ENABLE_BMSK                                           0x80
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_OCIMEM_RPU_XPU_SEC_INTR0_ENABLE_SHFT                                            0x7
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_CRYPTO0_BAM_XPU_SEC_INTR0_ENABLE_BMSK                                          0x40
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_CRYPTO0_BAM_XPU_SEC_INTR0_ENABLE_SHFT                                           0x6
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_O_TCSR_MUTEX_XPU_SEC_INTR0_ENABLE_BMSK                                         0x20
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_O_TCSR_MUTEX_XPU_SEC_INTR0_ENABLE_SHFT                                          0x5
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_APSS_XPU_SEC_INTR0_ENABLE_BMSK                                                 0x10
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_APSS_XPU_SEC_INTR0_ENABLE_SHFT                                                  0x4
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_O_TCSR_REGS_XPU_SEC_INTR0_ENABLE_BMSK                                           0x8
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_O_TCSR_REGS_XPU_SEC_INTR0_ENABLE_SHFT                                           0x3
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_MMSS_NOC_XPU_SEC_INTR0_ENABLE_BMSK                                              0x4
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_MMSS_NOC_XPU_SEC_INTR0_ENABLE_SHFT                                              0x2
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_RESERVE_1_BMSK                                                                  0x2
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_RESERVE_1_SHFT                                                                  0x1
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_MMSS_QM_XPU_SEC_INTR0_ENABLE_BMSK                                               0x1
#define HWIO_TCSR_SS_XPU_SEC_INTR0_ENABLE_MMSS_QM_XPU_SEC_INTR0_ENABLE_SHFT                                               0x0

#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_ADDR                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x00004044)
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RMSK                                                                        0x3ffff
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_ADDR, HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RMSK)
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_ADDR,m,v,HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_IN)
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_LPASS_IRQ_OUT_SECURITY_18_XPU_SEC_INTR1_ENABLE_BMSK                         0x20000
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_LPASS_IRQ_OUT_SECURITY_18_XPU_SEC_INTR1_ENABLE_SHFT                            0x11
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_MMSS_XPU_MMSS_CC_XPU_SEC_INTR1_ENABLE_BMSK                                  0x10000
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_MMSS_XPU_MMSS_CC_XPU_SEC_INTR1_ENABLE_SHFT                                     0x10
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_TLMM_NORTH_XPU_SEC_INTR1_ENABLE_BMSK                                         0x8000
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_TLMM_NORTH_XPU_SEC_INTR1_ENABLE_SHFT                                            0xf
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_SKL_XPU_XPU_SEC_INTR1_ENABLE_BMSK                                            0x4000
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_SKL_XPU_XPU_SEC_INTR1_ENABLE_SHFT                                               0xe
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_ANOC1_MPU_XPU_SEC_INTR1_ENABLE_BMSK                                          0x2000
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_ANOC1_MPU_XPU_SEC_INTR1_ENABLE_SHFT                                             0xd
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_ANOC2_MPU_XPU_SEC_INTR1_ENABLE_BMSK                                          0x1000
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_ANOC2_MPU_XPU_SEC_INTR1_ENABLE_SHFT                                             0xc
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_IPA_0_XPU_SEC_INTR1_ENABLE_BMSK                                               0x800
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_IPA_0_XPU_SEC_INTR1_ENABLE_SHFT                                                 0xb
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_MSS_Q6_MPU_XPU_SEC_INTR1_ENABLE_BMSK                                          0x400
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_MSS_Q6_MPU_XPU_SEC_INTR1_ENABLE_SHFT                                            0xa
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RPM_MPU_XPU_SEC_INTR1_ENABLE_BMSK                                             0x200
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_RPM_MPU_XPU_SEC_INTR1_ENABLE_SHFT                                               0x9
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_LPASS_IRQ_OUT_SECURITY_8_XPU_SEC_INTR1_ENABLE_BMSK                            0x100
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_LPASS_IRQ_OUT_SECURITY_8_XPU_SEC_INTR1_ENABLE_SHFT                              0x8
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_MDSS_XPU_XPU_SEC_INTR1_ENABLE_BMSK                                             0x80
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_MDSS_XPU_XPU_SEC_INTR1_ENABLE_SHFT                                              0x7
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_QDSS_BAM_XPU_SEC_INTR1_ENABLE_BMSK                                             0x40
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_QDSS_BAM_XPU_SEC_INTR1_ENABLE_SHFT                                              0x6
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_MPM2_XPU_SEC_INTR1_ENABLE_BMSK                                                 0x20
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_MPM2_XPU_SEC_INTR1_ENABLE_SHFT                                                  0x5
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_DDR_REGS_CFG_XPU_SEC_INTR1_ENABLE_BMSK                                         0x10
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_DDR_REGS_CFG_XPU_SEC_INTR1_ENABLE_SHFT                                          0x4
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_TLMM_SOUTH_XPU_SEC_INTR1_ENABLE_BMSK                                            0x8
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_TLMM_SOUTH_XPU_SEC_INTR1_ENABLE_SHFT                                            0x3
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_PERIPH_SS_BLSP2_BLSP_BAM_XPU_SEC_INTR1_ENABLE_BMSK                              0x4
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_PERIPH_SS_BLSP2_BLSP_BAM_XPU_SEC_INTR1_ENABLE_SHFT                              0x2
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_PERIPH_SS_BLSP1_BLSP_BAM_XPU_SEC_INTR1_ENABLE_BMSK                              0x2
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_PERIPH_SS_BLSP1_BLSP_BAM_XPU_SEC_INTR1_ENABLE_SHFT                              0x1
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_OCIMEM_MPU_XPU_SEC_INTR1_ENABLE_BMSK                                            0x1
#define HWIO_TCSR_SS_XPU_SEC_INTR1_ENABLE_OCIMEM_MPU_XPU_SEC_INTR1_ENABLE_SHFT                                            0x0

#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ADDR                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x00002010)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RMSK                                                                   0x1fe3
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_IN          \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ADDR, HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RMSK)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ADDR, m)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_SPDM_VMID_NSGIRPT_BMSK                                                 0x1000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_SPDM_VMID_NSGIRPT_SHFT                                                    0xc
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_QDSS_DAP_VMIDMT_NSGIRPT_BMSK                                            0x800
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_QDSS_DAP_VMIDMT_NSGIRPT_SHFT                                              0xb
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_QDSS_TRACE_VMIDMT_NSGIRPT_BMSK                                          0x400
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_QDSS_TRACE_VMIDMT_NSGIRPT_SHFT                                            0xa
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_IPA_VMIDMT_NSGIRPT_BMSK                                                 0x200
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_IPA_VMIDMT_NSGIRPT_SHFT                                                   0x9
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_BLSP2_VMIDMT_NSGIRPT_BMSK                                               0x100
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_BLSP2_VMIDMT_NSGIRPT_SHFT                                                 0x8
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_BLSP1_VMIDMT_NSGIRPT_BMSK                                                0x80
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_BLSP1_VMIDMT_NSGIRPT_SHFT                                                 0x7
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_LPASS_6_SENSOR_BLSP_BAM_VMIDMT_NSGIRPT_BMSK                              0x40
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_LPASS_6_SENSOR_BLSP_BAM_VMIDMT_NSGIRPT_SHFT                               0x6
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_QDSS_BAM_VMIDMT_NSGIRPT_BMSK                                             0x20
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_QDSS_BAM_VMIDMT_NSGIRPT_SHFT                                              0x5
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RPM_VMIDMT_CLIENT_INTR_BMSK                                               0x2
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_RPM_VMIDMT_CLIENT_INTR_SHFT                                               0x1
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_CRYPTO0_VMIDMT_NSGIRPT_BMSK                                               0x1
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_CRYPTO0_VMIDMT_NSGIRPT_SHFT                                               0x0

#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ADDR                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x00002014)
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_RMSK                                                                      0x7e42
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_IN          \
        in_dword_masked(HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ADDR, HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_RMSK)
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ADDR, m)
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_TURING_SPARE_IRQ_OUT_SECURITY_BMSK                                        0x4000
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_TURING_SPARE_IRQ_OUT_SECURITY_SHFT                                           0xe
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_TURING_13_IRQ_OUT_SECURITY_BMSK                                           0x2000
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_TURING_13_IRQ_OUT_SECURITY_SHFT                                              0xd
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_LPASS_15_IRQ_OUT_SECURITY_BMSK                                            0x1000
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_LPASS_15_IRQ_OUT_SECURITY_SHFT                                               0xc
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_LPASS_SPARE_IRQ_OUT_SECURITY_BMSK                                          0x800
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_LPASS_SPARE_IRQ_OUT_SECURITY_SHFT                                            0xb
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_AGGR2_NOC_SMMU_MMU_NSGIRPT_BMSK                                            0x400
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_AGGR2_NOC_SMMU_MMU_NSGIRPT_SHFT                                              0xa
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_AGGR1_NOC_SMMU_MMU_NSGIRPT_BMSK                                            0x200
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_AGGR1_NOC_SMMU_MMU_NSGIRPT_SHFT                                              0x9
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_OGPU_MMU_NSGIRPT_BMSK                                                       0x40
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_OGPU_MMU_NSGIRPT_SHFT                                                        0x6
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_MMSS_BIMC_SMMU_NSGIRPT_BMSK                                                  0x2
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_MMSS_BIMC_SMMU_NSGIRPT_SHFT                                                  0x1

#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_ADDR                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x00002050)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RMSK                                                            0x1fe3
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_ADDR, HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RMSK)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_ADDR,m,v,HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_IN)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_SPDM_VMID_NSGIRPT_ENABLE_BMSK                                   0x1000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_SPDM_VMID_NSGIRPT_ENABLE_SHFT                                      0xc
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_QDSS_DAP_VMIDMT_NSGIRPT_ENABLE_BMSK                              0x800
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_QDSS_DAP_VMIDMT_NSGIRPT_ENABLE_SHFT                                0xb
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_QDSS_TRACE_VMIDMT_NSGIRPT_ENABLE_BMSK                            0x400
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_QDSS_TRACE_VMIDMT_NSGIRPT_ENABLE_SHFT                              0xa
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_IPA_VMIDMT_NSGIRPT_ENABLE_BMSK                                   0x200
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_IPA_VMIDMT_NSGIRPT_ENABLE_SHFT                                     0x9
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_BLSP2_VMIDMT_NSGIRPT_ENABLE_BMSK                                 0x100
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_BLSP2_VMIDMT_NSGIRPT_ENABLE_SHFT                                   0x8
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_BLSP1_VMIDMT_NSGIRPT_ENABLE_BMSK                                  0x80
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_BLSP1_VMIDMT_NSGIRPT_ENABLE_SHFT                                   0x7
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_LPASS_6_SENSOR_BLSP_BAM_VMIDMT_NSGIRPT_ENABLE_BMSK                0x40
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_LPASS_6_SENSOR_BLSP_BAM_VMIDMT_NSGIRPT_ENABLE_SHFT                 0x6
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_QDSS_BAM_VMIDMT_NSGIRPT_ENABLE_BMSK                               0x20
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_QDSS_BAM_VMIDMT_NSGIRPT_ENABLE_SHFT                                0x5
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RPM_VMIDMT_CLIENT_NSGIRPT_ENABLE_BMSK                              0x2
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_RPM_VMIDMT_CLIENT_NSGIRPT_ENABLE_SHFT                              0x1
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_CRYPTO0_VMIDMT_NSGIRPT_ENABLE_BMSK                                 0x1
#define HWIO_TCSR_SS_VMIDMT_CLIENT_NON_SEC_INTR_ENABLE_CRYPTO0_VMIDMT_NSGIRPT_ENABLE_SHFT                                 0x0

#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_ADDR                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x00002054)
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_RMSK                                                               0x7e42
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_ADDR, HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_RMSK)
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_ADDR,m,v,HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_IN)
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_TURING_SPARE_IRQ_OUT_SECURITY_INTR_ENABLE_BMSK                     0x4000
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_TURING_SPARE_IRQ_OUT_SECURITY_INTR_ENABLE_SHFT                        0xe
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_TURING_13_IRQ_OUT_SECURITY_INTR_ENABLE_BMSK                        0x2000
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_TURING_13_IRQ_OUT_SECURITY_INTR_ENABLE_SHFT                           0xd
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_LPASS_15_IRQ_OUT_SECURITY_INTR_ENABLE_BMSK                         0x1000
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_LPASS_15_IRQ_OUT_SECURITY_INTR_ENABLE_SHFT                            0xc
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_LPASS_SPARE_IRQ_OUT_SECURITY_INTR_ENABLE_BMSK                       0x800
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_LPASS_SPARE_IRQ_OUT_SECURITY_INTR_ENABLE_SHFT                         0xb
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_AGGR2_NOC_SMMU_MMU_NSGIRPT_ENABLE_BMSK                              0x400
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_AGGR2_NOC_SMMU_MMU_NSGIRPT_ENABLE_SHFT                                0xa
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_AGGR1_NOC_SMMU_MMU_NSGIRPT_ENABLE_BMSK                              0x200
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_AGGR1_NOC_SMMU_MMU_NSGIRPT_ENABLE_SHFT                                0x9
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_OGPU_MMU_NSGIRPT_ENABLE_BMSK                                         0x40
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_OGPU_MMU_NSGIRPT_ENABLE_SHFT                                          0x6
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_MMSS_BIMC_SMMU_NSGIRPT_ENABLE_BMSK                                    0x2
#define HWIO_TCSR_SS_MMU_CLIENT_NON_SEC_INTR_ENABLE_MMSS_BIMC_SMMU_NSGIRPT_ENABLE_SHFT                                    0x1

#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ADDR                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x00003000)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RMSK                                                                      0x1fe3
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_IN          \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ADDR, HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RMSK)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ADDR, m)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_SPDM_VMID_NSGCFGIRPT_BMSK                                                 0x1000
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_SPDM_VMID_NSGCFGIRPT_SHFT                                                    0xc
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_QDSS_DAP_VMIDMT_NSGCFGIRPT_BMSK                                            0x800
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_QDSS_DAP_VMIDMT_NSGCFGIRPT_SHFT                                              0xb
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_QDSS_TRACE_VMIDMT_NSGCFGIRPT_BMSK                                          0x400
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_QDSS_TRACE_VMIDMT_NSGCFGIRPT_SHFT                                            0xa
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_IPA_VMIDMT_NSGCFGIRPT_BMSK                                                 0x200
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_IPA_VMIDMT_NSGCFGIRPT_SHFT                                                   0x9
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_BLSP2_VMIDMT_NSGCFGIRPT_BMSK                                               0x100
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_BLSP2_VMIDMT_NSGCFGIRPT_SHFT                                                 0x8
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_BLSP1_VMIDMT_NSGCFGIRPT_BMSK                                                0x80
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_BLSP1_VMIDMT_NSGCFGIRPT_SHFT                                                 0x7
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_LPASS_4_SENSOR_BLSP_BAM_VMIDMT_NSGCFGIRPT_BMSK                              0x40
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_LPASS_4_SENSOR_BLSP_BAM_VMIDMT_NSGCFGIRPT_SHFT                               0x6
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_QDSS_BAM_VMIDMT_NSGCFGIRPT_BMSK                                             0x20
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_QDSS_BAM_VMIDMT_NSGCFGIRPT_SHFT                                              0x5
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RPM_VMIDMT_CLIENT_INTR_BMSK                                                  0x2
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_RPM_VMIDMT_CLIENT_INTR_SHFT                                                  0x1
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_CRYPTO0_VMIDMT_NSGCFGIRPT_BMSK                                               0x1
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_CRYPTO0_VMIDMT_NSGCFGIRPT_SHFT                                               0x0

#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ADDR                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x00003004)
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_RMSK                                                                         0x7e42
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_IN          \
        in_dword_masked(HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ADDR, HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_RMSK)
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ADDR, m)
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_OUT(v)      \
        out_dword(HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ADDR,v)
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ADDR,m,v,HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_IN)
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_TURING_SPARE_IRQ_OUT_SECURITY_BMSK                                           0x4000
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_TURING_SPARE_IRQ_OUT_SECURITY_SHFT                                              0xe
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_TURING_12_IRQ_OUT_SECURITY_BMSK                                              0x2000
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_TURING_12_IRQ_OUT_SECURITY_SHFT                                                 0xd
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_LPASS_14_IRQ_OUT_SECURITY_BMSK                                               0x1000
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_LPASS_14_IRQ_OUT_SECURITY_SHFT                                                  0xc
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_LPASS_SPARE_IRQ_OUT_SECURITY_BMSK                                             0x800
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_LPASS_SPARE_IRQ_OUT_SECURITY_SHFT                                               0xb
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_AGGR2_NOC_SMMU_MMU_NSGCFGIRPT_BMSK                                            0x400
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_AGGR2_NOC_SMMU_MMU_NSGCFGIRPT_SHFT                                              0xa
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_AGGR1_NOC_SMMU_MMU_NSGCFGIRPT_BMSK                                            0x200
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_AGGR1_NOC_SMMU_MMU_NSGCFGIRPT_SHFT                                              0x9
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_OGPU_MMU_NSGCFGIRPT_BMSK                                                       0x40
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_OGPU_MMU_NSGCFGIRPT_SHFT                                                        0x6
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_MMSS_BIMC_SMMU_NSGCFGIRPT_BMSK                                                  0x2
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_MMSS_BIMC_SMMU_NSGCFGIRPT_SHFT                                                  0x1

#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_ADDR                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x00003040)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RMSK                                                               0x1fe3
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_ADDR, HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RMSK)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_ADDR,m,v,HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_IN)
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_SPDM_VMID_NSGCFGIRPT_ENABLE_BMSK                                   0x1000
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_SPDM_VMID_NSGCFGIRPT_ENABLE_SHFT                                      0xc
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_QDSS_DAP_VMIDMT_NSGCFGIRPT_ENABLE_BMSK                              0x800
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_QDSS_DAP_VMIDMT_NSGCFGIRPT_ENABLE_SHFT                                0xb
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_QDSS_TRACE_VMIDMT_NSGCFGIRPT_ENABLE_BMSK                            0x400
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_QDSS_TRACE_VMIDMT_NSGCFGIRPT_ENABLE_SHFT                              0xa
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_IPA_VMIDMT_NSGCFGIRPT_ENABLE_BMSK                                   0x200
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_IPA_VMIDMT_NSGCFGIRPT_ENABLE_SHFT                                     0x9
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_BLSP2_VMIDMT_NSGCFGIRPT_ENABLE_BMSK                                 0x100
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_BLSP2_VMIDMT_NSGCFGIRPT_ENABLE_SHFT                                   0x8
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_BLSP1_VMIDMT_NSGCFGIRPT_ENABLE_BMSK                                  0x80
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_BLSP1_VMIDMT_NSGCFGIRPT_ENABLE_SHFT                                   0x7
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_LPASS_4_SENSOR_BLSP_BAM_VMIDMT_NSGCFGIRPT_ENABLE_BMSK                0x40
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_LPASS_4_SENSOR_BLSP_BAM_VMIDMT_NSGCFGIRPT_ENABLE_SHFT                 0x6
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_QDSS_BAM_VMIDMT_NSGCFGIRPT_ENABLE_BMSK                               0x20
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_QDSS_BAM_VMIDMT_NSGCFGIRPT_ENABLE_SHFT                                0x5
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RPM_VMIDMT_CLIENT_NSGCFGIRPT_ENABLE_BMSK                              0x2
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_RPM_VMIDMT_CLIENT_NSGCFGIRPT_ENABLE_SHFT                              0x1
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_CRYPTO0_VMIDMT_NSGCFGIRPT_ENABLE_BMSK                                 0x1
#define HWIO_TCSR_SS_VMIDMT_CFG_NON_SEC_INTR_ENABLE_CRYPTO0_VMIDMT_NSGCFGIRPT_ENABLE_SHFT                                 0x0

#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_ADDR                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x00003044)
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_RMSK                                                                  0x7e42
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_ADDR, HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_RMSK)
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_ADDR,m,v,HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_IN)
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_TURING_SPARE_IRQ_OUT_SECURITY_INTR_ENABLE_BMSK                        0x4000
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_TURING_SPARE_IRQ_OUT_SECURITY_INTR_ENABLE_SHFT                           0xe
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_TURING_12_IRQ_OUT_SECURITY_INTR_ENABLE_BMSK                           0x2000
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_TURING_12_IRQ_OUT_SECURITY_INTR_ENABLE_SHFT                              0xd
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_LPASS_14_IRQ_OUT_SECURITY_INTR_ENABLE_BMSK                            0x1000
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_LPASS_14_IRQ_OUT_SECURITY_INTR_ENABLE_SHFT                               0xc
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_LPASS_SPARE_IRQ_OUT_SECURITY_INTR_ENABLE_BMSK                          0x800
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_LPASS_SPARE_IRQ_OUT_SECURITY_INTR_ENABLE_SHFT                            0xb
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_AGGR2_NOC_SMMU_MMU_NSGCFGIRPT_ENABLE_BMSK                              0x400
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_AGGR2_NOC_SMMU_MMU_NSGCFGIRPT_ENABLE_SHFT                                0xa
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_AGGR1_NOC_SMMU_MMU_NSGCFGIRPT_ENABLE_BMSK                              0x200
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_AGGR1_NOC_SMMU_MMU_NSGCFGIRPT_ENABLE_SHFT                                0x9
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_OGPU_MMU_NSGCFGIRPT_ENABLE_BMSK                                         0x40
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_OGPU_MMU_NSGCFGIRPT_ENABLE_SHFT                                          0x6
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_MMSS_BIMC_SMMU_NSGCFGIRPT_ENABLE_BMSK                                    0x2
#define HWIO_TCSR_SS_MMU_CFG_NON_SEC_INTR_ENABLE_MMSS_BIMC_SMMU_NSGCFGIRPT_ENABLE_SHFT                                    0x1

#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ADDR                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x00004010)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RMSK                                                                       0x1fe3
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_IN          \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ADDR, HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RMSK)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ADDR, m)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_SPDM_VMID_GIRPT_BMSK                                                       0x1000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_SPDM_VMID_GIRPT_SHFT                                                          0xc
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_QDSS_DAP_VMIDMT_GIRPT_BMSK                                                  0x800
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_QDSS_DAP_VMIDMT_GIRPT_SHFT                                                    0xb
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_QDSS_TRACE_VMIDMT_GIRPT_BMSK                                                0x400
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_QDSS_TRACE_VMIDMT_GIRPT_SHFT                                                  0xa
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_IPA_VMIDMT_GIRPT_BMSK                                                       0x200
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_IPA_VMIDMT_GIRPT_SHFT                                                         0x9
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_BLSP2_VMIDMT_GIRPT_BMSK                                                     0x100
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_BLSP2_VMIDMT_GIRPT_SHFT                                                       0x8
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_BLSP1_VMIDMT_GIRPT_BMSK                                                      0x80
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_BLSP1_VMIDMT_GIRPT_SHFT                                                       0x7
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_LPASS_7_SENSOR_BLSP_BAM_VMIDMT_GIRPT_BMSK                                    0x40
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_LPASS_7_SENSOR_BLSP_BAM_VMIDMT_GIRPT_SHFT                                     0x6
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_QDSS_BAM_VMIDMT_GIRPT_BMSK                                                   0x20
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_QDSS_BAM_VMIDMT_GIRPT_SHFT                                                    0x5
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RPM_VMIDMT_CLIENT_INTR_BMSK                                                   0x2
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_RPM_VMIDMT_CLIENT_INTR_SHFT                                                   0x1
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_CRYPTO0_VMIDMT_GIRPT_BMSK                                                     0x1
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_CRYPTO0_VMIDMT_GIRPT_SHFT                                                     0x0

#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x00004014)
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_RMSK                                                                          0x7e42
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_IN          \
        in_dword_masked(HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ADDR, HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_RMSK)
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ADDR, m)
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_TURING_SPARE_IRQ_OUT_SECURITY_BMSK                                            0x4000
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_TURING_SPARE_IRQ_OUT_SECURITY_SHFT                                               0xe
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_TURING_15_IRQ_OUT_SECURITY_BMSK                                               0x2000
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_TURING_15_IRQ_OUT_SECURITY_SHFT                                                  0xd
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_LPASS_17_IRQ_OUT_SECURITY_BMSK                                                0x1000
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_LPASS_17_IRQ_OUT_SECURITY_SHFT                                                   0xc
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_LPASS_SPARE_IRQ_OUT_SECURITY_BMSK                                              0x800
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_LPASS_SPARE_IRQ_OUT_SECURITY_SHFT                                                0xb
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_AGGR2_NOC_SMMU_MMU_GIRPT_BMSK                                                  0x400
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_AGGR2_NOC_SMMU_MMU_GIRPT_SHFT                                                    0xa
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_AGGR1_NOC_SMMU_MMU_GIRPT_BMSK                                                  0x200
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_AGGR1_NOC_SMMU_MMU_GIRPT_SHFT                                                    0x9
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_OGPU_MMU_GIRPT_BMSK                                                             0x40
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_OGPU_MMU_GIRPT_SHFT                                                              0x6
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_MMSS_BIMC_SMMU_GIRPT_BMSK                                                        0x2
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_MMSS_BIMC_SMMU_GIRPT_SHFT                                                        0x1

#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_ADDR                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00004050)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RMSK                                                                0x1fe3
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_ADDR, HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RMSK)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_ADDR,m,v,HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_IN)
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_SPDM_VMID_GIRPT_ENABLE_BMSK                                         0x1000
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_SPDM_VMID_GIRPT_ENABLE_SHFT                                            0xc
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_QDSS_DAP_VMIDMT_GIRPT_ENABLE_BMSK                                    0x800
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_QDSS_DAP_VMIDMT_GIRPT_ENABLE_SHFT                                      0xb
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_QDSS_TRACE_VMIDMT_GIRPT_ENABLE_BMSK                                  0x400
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_QDSS_TRACE_VMIDMT_GIRPT_ENABLE_SHFT                                    0xa
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_IPA_VMIDMT_GIRPT_ENABLE_BMSK                                         0x200
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_IPA_VMIDMT_GIRPT_ENABLE_SHFT                                           0x9
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_BLSP2_VMIDMT_GIRPT_ENABLE_BMSK                                       0x100
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_BLSP2_VMIDMT_GIRPT_ENABLE_SHFT                                         0x8
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_BLSP1_VMIDMT_GIRPT_ENABLE_BMSK                                        0x80
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_BLSP1_VMIDMT_GIRPT_ENABLE_SHFT                                         0x7
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_LPASS_7_SENSOR_BLSP_BAM_VMIDMT_GIRPT_ENABLE_BMSK                      0x40
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_LPASS_7_SENSOR_BLSP_BAM_VMIDMT_GIRPT_ENABLE_SHFT                       0x6
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_QDSS_BAM_VMIDMT_GIRPT_ENABLE_BMSK                                     0x20
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_QDSS_BAM_VMIDMT_GIRPT_ENABLE_SHFT                                      0x5
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RPM_VMIDMT_CLIENT_GIRPT_ENABLE_BMSK                                    0x2
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_RPM_VMIDMT_CLIENT_GIRPT_ENABLE_SHFT                                    0x1
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_CRYPTO0_VMIDMT_GIRPT_ENABLE_BMSK                                       0x1
#define HWIO_TCSR_SS_VMIDMT_CLIENT_SEC_INTR_ENABLE_CRYPTO0_VMIDMT_GIRPT_ENABLE_SHFT                                       0x0

#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_ADDR                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x00004054)
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_RMSK                                                                   0x7e42
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_ADDR, HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_RMSK)
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_ADDR,m,v,HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_IN)
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_TURING_SPARE_IRQ_OUT_SECURITY_INTR_ENABLE_BMSK                         0x4000
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_TURING_SPARE_IRQ_OUT_SECURITY_INTR_ENABLE_SHFT                            0xe
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_TURING_15_IRQ_OUT_SECURITY_INTR_ENABLE_BMSK                            0x2000
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_TURING_15_IRQ_OUT_SECURITY_INTR_ENABLE_SHFT                               0xd
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_LPASS_17_IRQ_OUT_SECURITY_INTR_ENABLE_BMSK                             0x1000
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_LPASS_17_IRQ_OUT_SECURITY_INTR_ENABLE_SHFT                                0xc
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_LPASS_SPARE_IRQ_OUT_SECURITY_INTR_ENABLE_BMSK                           0x800
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_LPASS_SPARE_IRQ_OUT_SECURITY_INTR_ENABLE_SHFT                             0xb
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_AGGR2_NOC_SMMU_MMU_GIRPT_ENABLE_BMSK                                    0x400
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_AGGR2_NOC_SMMU_MMU_GIRPT_ENABLE_SHFT                                      0xa
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_AGGR1_NOC_SMMU_MMU_GIRPT_ENABLE_BMSK                                    0x200
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_AGGR1_NOC_SMMU_MMU_GIRPT_ENABLE_SHFT                                      0x9
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_OGPU_MMU_GIRPT_ENABLE_BMSK                                               0x40
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_OGPU_MMU_GIRPT_ENABLE_SHFT                                                0x6
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_MMSS_BIMC_SMMU_GIRPT_ENABLE_BMSK                                          0x2
#define HWIO_TCSR_SS_MMU_CLIENT_SEC_INTR_ENABLE_MMSS_BIMC_SMMU_GIRPT_ENABLE_SHFT                                          0x1

#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x00005000)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RMSK                                                                          0x1fe3
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_IN          \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ADDR, HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RMSK)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ADDR, m)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_SPDM_VMID_GCFGIRPT_BMSK                                                       0x1000
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_SPDM_VMID_GCFGIRPT_SHFT                                                          0xc
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_QDSS_DAP_VMIDMT_GCFGIRPT_BMSK                                                  0x800
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_QDSS_DAP_VMIDMT_GCFGIRPT_SHFT                                                    0xb
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_QDSS_TRACE_VMIDMT_GCFGIRPT_BMSK                                                0x400
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_QDSS_TRACE_VMIDMT_GCFGIRPT_SHFT                                                  0xa
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_IPA_VMIDMT_GCFGIRPT_BMSK                                                       0x200
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_IPA_VMIDMT_GCFGIRPT_SHFT                                                         0x9
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_BLSP2_VMIDMT_GCFGIRPT_BMSK                                                     0x100
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_BLSP2_VMIDMT_GCFGIRPT_SHFT                                                       0x8
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_BLSP1_VMIDMT_GCFGIRPT_BMSK                                                      0x80
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_BLSP1_VMIDMT_GCFGIRPT_SHFT                                                       0x7
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_LPASS_5_SENSOR_BLSP_BAM_VMIDMT_GCFGIRPT_BMSK                                    0x40
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_LPASS_5_SENSOR_BLSP_BAM_VMIDMT_GCFGIRPT_SHFT                                     0x6
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_QDSS_BAM_VMIDMT_GCFGIRPT_BMSK                                                   0x20
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_QDSS_BAM_VMIDMT_GCFGIRPT_SHFT                                                    0x5
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RPM_VMIDMT_CLIENT_INTR_BMSK                                                      0x2
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_RPM_VMIDMT_CLIENT_INTR_SHFT                                                      0x1
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_CRYPTO0_VMIDMT_GCFGIRPT_BMSK                                                     0x1
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_CRYPTO0_VMIDMT_GCFGIRPT_SHFT                                                     0x0

#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x00005004)
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_RMSK                                                                             0x7e42
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_IN          \
        in_dword_masked(HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ADDR, HWIO_TCSR_SS_MMU_CFG_SEC_INTR_RMSK)
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ADDR, m)
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_OUT(v)      \
        out_dword(HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ADDR,v)
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ADDR,m,v,HWIO_TCSR_SS_MMU_CFG_SEC_INTR_IN)
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_TURING_SPARE_IRQ_OUT_SECURITY_BMSK                                               0x4000
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_TURING_SPARE_IRQ_OUT_SECURITY_SHFT                                                  0xe
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_TURING_14_IRQ_OUT_SECURITY_BMSK                                                  0x2000
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_TURING_14_IRQ_OUT_SECURITY_SHFT                                                     0xd
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_LPASS_16_IRQ_OUT_SECURITY_BMSK                                                   0x1000
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_LPASS_16_IRQ_OUT_SECURITY_SHFT                                                      0xc
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_LPASS_SPARE_IRQ_OUT_SECURITY_BMSK                                                 0x800
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_LPASS_SPARE_IRQ_OUT_SECURITY_SHFT                                                   0xb
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_AGGR2_NOC_SMMU_MMU_GCFGIRPT_BMSK                                                  0x400
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_AGGR2_NOC_SMMU_MMU_GCFGIRPT_SHFT                                                    0xa
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_AGGR1_NOC_SMMU_MMU_GCFGIRPT_BMSK                                                  0x200
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_AGGR1_NOC_SMMU_MMU_GCFGIRPT_SHFT                                                    0x9
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_OGPU_MMU_GCFGIRPT_BMSK                                                             0x40
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_OGPU_MMU_GCFGIRPT_SHFT                                                              0x6
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_MMSS_BIMC_SMMU_GCFGIRPT_BMSK                                                        0x2
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_MMSS_BIMC_SMMU_GCFGIRPT_SHFT                                                        0x1

#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_ADDR                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x00005040)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RMSK                                                                   0x1fe3
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_ADDR, HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RMSK)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_ADDR,m,v,HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_IN)
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_SPDM_VMID_GCFGIRPT_ENABLE_BMSK                                         0x1000
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_SPDM_VMID_GCFGIRPT_ENABLE_SHFT                                            0xc
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_QDSS_DAP_VMIDMT_GCFGIRPT_ENABLE_BMSK                                    0x800
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_QDSS_DAP_VMIDMT_GCFGIRPT_ENABLE_SHFT                                      0xb
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_QDSS_TRACE_VMIDMT_GCFGIRPT_ENABLE_BMSK                                  0x400
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_QDSS_TRACE_VMIDMT_GCFGIRPT_ENABLE_SHFT                                    0xa
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_IPA_VMIDMT_GCFGIRPT_ENABLE_BMSK                                         0x200
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_IPA_VMIDMT_GCFGIRPT_ENABLE_SHFT                                           0x9
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_BLSP2_VMIDMT_GCFGIRPT_ENABLE_BMSK                                       0x100
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_BLSP2_VMIDMT_GCFGIRPT_ENABLE_SHFT                                         0x8
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_BLSP1_VMIDMT_GCFGIRPT_ENABLE_BMSK                                        0x80
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_BLSP1_VMIDMT_GCFGIRPT_ENABLE_SHFT                                         0x7
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_LPASS_5_SENSOR_BLSP_BAM_VMIDMT_GCFGIRPT_ENABLE_BMSK                      0x40
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_LPASS_5_SENSOR_BLSP_BAM_VMIDMT_GCFGIRPT_ENABLE_SHFT                       0x6
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_QDSS_BAM_VMIDMT_GCFGIRPT_ENABLE_BMSK                                     0x20
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_QDSS_BAM_VMIDMT_GCFGIRPT_ENABLE_SHFT                                      0x5
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RPM_VMIDMT_CLIENT_GCFGIRPT_ENABLE_BMSK                                    0x2
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_RPM_VMIDMT_CLIENT_GCFGIRPT_ENABLE_SHFT                                    0x1
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_CRYPTO0_VMIDMT_GCFGIRPT_ENABLE_BMSK                                       0x1
#define HWIO_TCSR_SS_VMIDMT_CFG_SEC_INTR_ENABLE_CRYPTO0_VMIDMT_GCFGIRPT_ENABLE_SHFT                                       0x0

#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_ADDR                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x00005044)
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_RMSK                                                                      0x7e42
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_ADDR, HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_RMSK)
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_ADDR,m,v,HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_IN)
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_TURING_SPARE_IRQ_OUT_SECURITY_INTR_ENABLE_BMSK                            0x4000
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_TURING_SPARE_IRQ_OUT_SECURITY_INTR_ENABLE_SHFT                               0xe
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_TURING_14_IRQ_OUT_SECURITY_INTR_ENABLE_BMSK                               0x2000
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_TURING_14_IRQ_OUT_SECURITY_INTR_ENABLE_SHFT                                  0xd
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_LPASS_16_IRQ_OUT_SECURITY_INTR_ENABLE_BMSK                                0x1000
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_LPASS_16_IRQ_OUT_SECURITY_INTR_ENABLE_SHFT                                   0xc
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_LPASS_SPARE_IRQ_OUT_SECURITY_INTR_ENABLE_BMSK                              0x800
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_LPASS_SPARE_IRQ_OUT_SECURITY_INTR_ENABLE_SHFT                                0xb
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_AGGR2_NOC_SMMU_MMU_GCFGIRPT_ENABLE_BMSK                                    0x400
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_AGGR2_NOC_SMMU_MMU_GCFGIRPT_ENABLE_SHFT                                      0xa
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_AGGR1_NOC_SMMU_MMU_GCFGIRPT_ENABLE_BMSK                                    0x200
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_AGGR1_NOC_SMMU_MMU_GCFGIRPT_ENABLE_SHFT                                      0x9
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_OGPU_MMU_GCFGIRPT_ENABLE_BMSK                                               0x40
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_OGPU_MMU_GCFGIRPT_ENABLE_SHFT                                                0x6
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_MMSS_BIMC_SMMU_GCFGIRPT_ENABLE_BMSK                                          0x2
#define HWIO_TCSR_SS_MMU_CFG_SEC_INTR_ENABLE_MMSS_BIMC_SMMU_GCFGIRPT_ENABLE_SHFT                                          0x1

#define HWIO_TCSR_SS_XPU_MSA_INTR0_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00006000)
#define HWIO_TCSR_SS_XPU_MSA_INTR0_RMSK                                                                            0xffffffff
#define HWIO_TCSR_SS_XPU_MSA_INTR0_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_MSA_INTR0_ADDR, HWIO_TCSR_SS_XPU_MSA_INTR0_RMSK)
#define HWIO_TCSR_SS_XPU_MSA_INTR0_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_MSA_INTR0_ADDR, m)
#define HWIO_TCSR_SS_XPU_MSA_INTR0_RESERVE_31_BMSK                                                                 0x80000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_RESERVE_31_SHFT                                                                       0x1f
#define HWIO_TCSR_SS_XPU_MSA_INTR0_BOOT_ROM_MSA_INTR_BMSK                                                          0x40000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_BOOT_ROM_MSA_INTR_SHFT                                                                0x1e
#define HWIO_TCSR_SS_XPU_MSA_INTR0_SDC1_ICE_XPU_MSA_INTR_BMSK                                                      0x20000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_SDC1_ICE_XPU_MSA_INTR_SHFT                                                            0x1d
#define HWIO_TCSR_SS_XPU_MSA_INTR0_MSS_MPU_XPU_MSA_INTR_BMSK                                                       0x10000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_MSS_MPU_XPU_MSA_INTR_SHFT                                                             0x1c
#define HWIO_TCSR_SS_XPU_MSA_INTR0_TLMM_CENTER_XPU_MSA_INTR_BMSK                                                    0x8000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_TLMM_CENTER_XPU_MSA_INTR_SHFT                                                         0x1b
#define HWIO_TCSR_SS_XPU_MSA_INTR0_SPDM_XPU_MSA_INTR_BMSK                                                           0x4000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_SPDM_XPU_MSA_INTR_SHFT                                                                0x1a
#define HWIO_TCSR_SS_XPU_MSA_INTR0_PMIC_ARB_XPU_MSA_INTR_BMSK                                                       0x2000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_PMIC_ARB_XPU_MSA_INTR_SHFT                                                            0x19
#define HWIO_TCSR_SS_XPU_MSA_INTR0_UFS_ICE_XPU_MSA_INTR_BMSK                                                        0x1000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_UFS_ICE_XPU_MSA_INTR_SHFT                                                             0x18
#define HWIO_TCSR_SS_XPU_MSA_INTR0_QHS_SNOC_XPU_MSA_INTERRUPT_BMSK                                                   0x800000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_QHS_SNOC_XPU_MSA_INTERRUPT_SHFT                                                       0x17
#define HWIO_TCSR_SS_XPU_MSA_INTR0_QHS_QDSS_CFG_MSA_INTERRUPT_BMSK                                                   0x400000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_QHS_QDSS_CFG_MSA_INTERRUPT_SHFT                                                       0x16
#define HWIO_TCSR_SS_XPU_MSA_INTR0_QHS_A2NOC_CFG_XPU_MSA_INTERRUPT_BMSK                                              0x200000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_QHS_A2NOC_CFG_XPU_MSA_INTERRUPT_SHFT                                                  0x15
#define HWIO_TCSR_SS_XPU_MSA_INTR0_QXM_SNOC_MS_XPU_MSA_INTERRUPT_BMSK                                                0x100000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_QXM_SNOC_MS_XPU_MSA_INTERRUPT_SHFT                                                    0x14
#define HWIO_TCSR_SS_XPU_MSA_INTR0_GCC_RPU_XPU_MSA_INTR_BMSK                                                          0x80000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_GCC_RPU_XPU_MSA_INTR_SHFT                                                             0x13
#define HWIO_TCSR_SS_XPU_MSA_INTR0_BIMC_CH1_XPU_MSA_INTR_BMSK                                                         0x40000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_BIMC_CH1_XPU_MSA_INTR_SHFT                                                            0x12
#define HWIO_TCSR_SS_XPU_MSA_INTR0_BIMC_CH0_XPU_MSA_INTR_BMSK                                                         0x20000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_BIMC_CH0_XPU_MSA_INTR_SHFT                                                            0x11
#define HWIO_TCSR_SS_XPU_MSA_INTR0_BIMC_CFG_XPU_MSA_INTR_BMSK                                                         0x10000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_BIMC_CFG_XPU_MSA_INTR_SHFT                                                            0x10
#define HWIO_TCSR_SS_XPU_MSA_INTR0_QXM_MSS_NAV_CE_XPU_MSA_INTR_BMSK                                                    0x8000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_QXM_MSS_NAV_CE_XPU_MSA_INTR_SHFT                                                       0xf
#define HWIO_TCSR_SS_XPU_MSA_INTR0_PIMEM_MPU_MSA_IRQ_BMSK                                                              0x4000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_PIMEM_MPU_MSA_IRQ_SHFT                                                                 0xe
#define HWIO_TCSR_SS_XPU_MSA_INTR0_PIMEM_APU_MSA_IRQ_BMSK                                                              0x2000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_PIMEM_APU_MSA_IRQ_SHFT                                                                 0xd
#define HWIO_TCSR_SS_XPU_MSA_INTR0_TURING_XPU_IRQ_BMSK                                                                 0x1000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_TURING_XPU_IRQ_SHFT                                                                    0xc
#define HWIO_TCSR_SS_XPU_MSA_INTR0_LPASS_XPU_IRQ_APPS_12_BMSK                                                           0x800
#define HWIO_TCSR_SS_XPU_MSA_INTR0_LPASS_XPU_IRQ_APPS_12_SHFT                                                             0xb
#define HWIO_TCSR_SS_XPU_MSA_INTR0_LPASS_XPU_IRQ_APPS_2_BMSK                                                            0x400
#define HWIO_TCSR_SS_XPU_MSA_INTR0_LPASS_XPU_IRQ_APPS_2_SHFT                                                              0xa
#define HWIO_TCSR_SS_XPU_MSA_INTR0_SEC_CTRL_APU_XPU_MSA_INTR_BMSK                                                       0x200
#define HWIO_TCSR_SS_XPU_MSA_INTR0_SEC_CTRL_APU_XPU_MSA_INTR_SHFT                                                         0x9
#define HWIO_TCSR_SS_XPU_MSA_INTR0_DCC_XPU_MSA_INTR_BMSK                                                                0x100
#define HWIO_TCSR_SS_XPU_MSA_INTR0_DCC_XPU_MSA_INTR_SHFT                                                                  0x8
#define HWIO_TCSR_SS_XPU_MSA_INTR0_OCIMEM_RPU_MSA_INTR_BMSK                                                              0x80
#define HWIO_TCSR_SS_XPU_MSA_INTR0_OCIMEM_RPU_MSA_INTR_SHFT                                                               0x7
#define HWIO_TCSR_SS_XPU_MSA_INTR0_CRYPTO0_BAM_XPU_MSA_INTR_BMSK                                                         0x40
#define HWIO_TCSR_SS_XPU_MSA_INTR0_CRYPTO0_BAM_XPU_MSA_INTR_SHFT                                                          0x6
#define HWIO_TCSR_SS_XPU_MSA_INTR0_O_TCSR_MUTEX_MSA_INTR_BMSK                                                            0x20
#define HWIO_TCSR_SS_XPU_MSA_INTR0_O_TCSR_MUTEX_MSA_INTR_SHFT                                                             0x5
#define HWIO_TCSR_SS_XPU_MSA_INTR0_APSS_MSA_INTR_BMSK                                                                    0x10
#define HWIO_TCSR_SS_XPU_MSA_INTR0_APSS_MSA_INTR_SHFT                                                                     0x4
#define HWIO_TCSR_SS_XPU_MSA_INTR0_O_TCSR_REGS_MSA_INTR_BMSK                                                              0x8
#define HWIO_TCSR_SS_XPU_MSA_INTR0_O_TCSR_REGS_MSA_INTR_SHFT                                                              0x3
#define HWIO_TCSR_SS_XPU_MSA_INTR0_MMSS_NOC_XPU_MSA_INTR_BMSK                                                             0x4
#define HWIO_TCSR_SS_XPU_MSA_INTR0_MMSS_NOC_XPU_MSA_INTR_SHFT                                                             0x2
#define HWIO_TCSR_SS_XPU_MSA_INTR0_RESERVE_1_BMSK                                                                         0x2
#define HWIO_TCSR_SS_XPU_MSA_INTR0_RESERVE_1_SHFT                                                                         0x1
#define HWIO_TCSR_SS_XPU_MSA_INTR0_MMSS_QM_XPU_MSA_INTR_BMSK                                                              0x1
#define HWIO_TCSR_SS_XPU_MSA_INTR0_MMSS_QM_XPU_MSA_INTR_SHFT                                                              0x0

#define HWIO_TCSR_SS_XPU_MSA_INTR1_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00006004)
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RMSK                                                                               0x3ffff
#define HWIO_TCSR_SS_XPU_MSA_INTR1_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_MSA_INTR1_ADDR, HWIO_TCSR_SS_XPU_MSA_INTR1_RMSK)
#define HWIO_TCSR_SS_XPU_MSA_INTR1_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_MSA_INTR1_ADDR, m)
#define HWIO_TCSR_SS_XPU_MSA_INTR1_LPASS_IRQ_OUT_SECURITY_22_BMSK                                                     0x20000
#define HWIO_TCSR_SS_XPU_MSA_INTR1_LPASS_IRQ_OUT_SECURITY_22_SHFT                                                        0x11
#define HWIO_TCSR_SS_XPU_MSA_INTR1_MMSS_XPU_MMSS_CC_XPU_MSA_INTR_BMSK                                                 0x10000
#define HWIO_TCSR_SS_XPU_MSA_INTR1_MMSS_XPU_MMSS_CC_XPU_MSA_INTR_SHFT                                                    0x10
#define HWIO_TCSR_SS_XPU_MSA_INTR1_TLMM_NORTH_XPU_MSA_INTR_BMSK                                                        0x8000
#define HWIO_TCSR_SS_XPU_MSA_INTR1_TLMM_NORTH_XPU_MSA_INTR_SHFT                                                           0xf
#define HWIO_TCSR_SS_XPU_MSA_INTR1_SKL_XPU_MSA_INTR_BMSK                                                               0x4000
#define HWIO_TCSR_SS_XPU_MSA_INTR1_SKL_XPU_MSA_INTR_SHFT                                                                  0xe
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ANOC1_MPU_XPU_MSA_INTR_BMSK                                                         0x2000
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ANOC1_MPU_XPU_MSA_INTR_SHFT                                                            0xd
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ANOC2_MPU_XPU_MSA_INTR_BMSK                                                         0x1000
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ANOC2_MPU_XPU_MSA_INTR_SHFT                                                            0xc
#define HWIO_TCSR_SS_XPU_MSA_INTR1_IPA_0_XPU_MSA_INTR_BMSK                                                              0x800
#define HWIO_TCSR_SS_XPU_MSA_INTR1_IPA_0_XPU_MSA_INTR_SHFT                                                                0xb
#define HWIO_TCSR_SS_XPU_MSA_INTR1_MSS_Q6_MPU_XPU_MSA_INTR_BMSK                                                         0x400
#define HWIO_TCSR_SS_XPU_MSA_INTR1_MSS_Q6_MPU_XPU_MSA_INTR_SHFT                                                           0xa
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RPM_MPU_MSA_INTR_BMSK                                                                0x200
#define HWIO_TCSR_SS_XPU_MSA_INTR1_RPM_MPU_MSA_INTR_SHFT                                                                  0x9
#define HWIO_TCSR_SS_XPU_MSA_INTR1_LPASS_IRQ_OUT_SECURITY_20_BMSK                                                       0x100
#define HWIO_TCSR_SS_XPU_MSA_INTR1_LPASS_IRQ_OUT_SECURITY_20_SHFT                                                         0x8
#define HWIO_TCSR_SS_XPU_MSA_INTR1_MDSS_XPU_XPU_MSA_INTR_BMSK                                                            0x80
#define HWIO_TCSR_SS_XPU_MSA_INTR1_MDSS_XPU_XPU_MSA_INTR_SHFT                                                             0x7
#define HWIO_TCSR_SS_XPU_MSA_INTR1_QDSS_BAM_XPU_MSA_INTR_BMSK                                                            0x40
#define HWIO_TCSR_SS_XPU_MSA_INTR1_QDSS_BAM_XPU_MSA_INTR_SHFT                                                             0x6
#define HWIO_TCSR_SS_XPU_MSA_INTR1_MPM2_XPU_MSA_INTR_BMSK                                                                0x20
#define HWIO_TCSR_SS_XPU_MSA_INTR1_MPM2_XPU_MSA_INTR_SHFT                                                                 0x5
#define HWIO_TCSR_SS_XPU_MSA_INTR1_DDR_REGS_CFG_XPU_MSA_INTR_BMSK                                                        0x10
#define HWIO_TCSR_SS_XPU_MSA_INTR1_DDR_REGS_CFG_XPU_MSA_INTR_SHFT                                                         0x4
#define HWIO_TCSR_SS_XPU_MSA_INTR1_TLMM_SOUTH_XPU_MSA_INTR_BMSK                                                           0x8
#define HWIO_TCSR_SS_XPU_MSA_INTR1_TLMM_SOUTH_XPU_MSA_INTR_SHFT                                                           0x3
#define HWIO_TCSR_SS_XPU_MSA_INTR1_PERIPH_SS_BLSP2_BLSP_BAM_XPU_MSA_INTR_BMSK                                             0x4
#define HWIO_TCSR_SS_XPU_MSA_INTR1_PERIPH_SS_BLSP2_BLSP_BAM_XPU_MSA_INTR_SHFT                                             0x2
#define HWIO_TCSR_SS_XPU_MSA_INTR1_PERIPH_SS_BLSP1_BLSP_BAM_XPU_MSA_INTR_BMSK                                             0x2
#define HWIO_TCSR_SS_XPU_MSA_INTR1_PERIPH_SS_BLSP1_BLSP_BAM_XPU_MSA_INTR_SHFT                                             0x1
#define HWIO_TCSR_SS_XPU_MSA_INTR1_OCIMEM_MPU_MSA_INTR_BMSK                                                               0x1
#define HWIO_TCSR_SS_XPU_MSA_INTR1_OCIMEM_MPU_MSA_INTR_SHFT                                                               0x0

#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_ADDR                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x00006040)
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_RMSK                                                                     0xffffffff
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_ADDR, HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_RMSK)
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_ADDR,m,v,HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_IN)
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_RESERVE_31_BMSK                                                          0x80000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_RESERVE_31_SHFT                                                                0x1f
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_BOOT_ROM_MSA_INTR_ENABLE_BMSK                                            0x40000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_BOOT_ROM_MSA_INTR_ENABLE_SHFT                                                  0x1e
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_SDC1_ICE_XPU_MSA_INTR_ENABLE_BMSK                                        0x20000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_SDC1_ICE_XPU_MSA_INTR_ENABLE_SHFT                                              0x1d
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_MSS_MPU_XPU_MSA_INTR_ENABLE_BMSK                                         0x10000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_MSS_MPU_XPU_MSA_INTR_ENABLE_SHFT                                               0x1c
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_TLMM_CENTER_XPU_MSA_INTR_ENABLE_BMSK                                      0x8000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_TLMM_CENTER_XPU_MSA_INTR_ENABLE_SHFT                                           0x1b
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_SPDM_XPU_MSA_INTR_ENABLE_BMSK                                             0x4000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_SPDM_XPU_MSA_INTR_ENABLE_SHFT                                                  0x1a
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_PMIC_ARB_XPU_MSA_INTR_ENABLE_BMSK                                         0x2000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_PMIC_ARB_XPU_MSA_INTR_ENABLE_SHFT                                              0x19
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_UFS_ICE_XPU_MSA_INTR_ENABLE_BMSK                                          0x1000000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_UFS_ICE_XPU_MSA_INTR_ENABLE_SHFT                                               0x18
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_QHS_SNOC_XPU_MSA_INTERRUPT_ENABLE_BMSK                                     0x800000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_QHS_SNOC_XPU_MSA_INTERRUPT_ENABLE_SHFT                                         0x17
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_QHS_QDSS_CFG_MSA_INTERRUPT_ENABLE_BMSK                                     0x400000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_QHS_QDSS_CFG_MSA_INTERRUPT_ENABLE_SHFT                                         0x16
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_QHS_A2NOC_CFG_XPU_MSA_INTERRUPT_ENABLE_BMSK                                0x200000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_QHS_A2NOC_CFG_XPU_MSA_INTERRUPT_ENABLE_SHFT                                    0x15
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_QXM_SNOC_MS_XPU_MSA_INTERRUPT_ENABLE_BMSK                                  0x100000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_QXM_SNOC_MS_XPU_MSA_INTERRUPT_ENABLE_SHFT                                      0x14
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_GCC_RPU_XPU_MSA_INTR_ENABLE_BMSK                                            0x80000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_GCC_RPU_XPU_MSA_INTR_ENABLE_SHFT                                               0x13
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_BIMC_CH1_XPU_MSA_INTR_ENABLE_BMSK                                           0x40000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_BIMC_CH1_XPU_MSA_INTR_ENABLE_SHFT                                              0x12
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_BIMC_CH0_XPU_MSA_INTR_ENABLE_BMSK                                           0x20000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_BIMC_CH0_XPU_MSA_INTR_ENABLE_SHFT                                              0x11
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_BIMC_CFG_XPU_MSA_INTR_ENABLE_BMSK                                           0x10000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_BIMC_CFG_XPU_MSA_INTR_ENABLE_SHFT                                              0x10
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_QXM_MSS_NAV_CE_XPU_MSA_INTR_ENABLE_BMSK                                      0x8000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_QXM_MSS_NAV_CE_XPU_MSA_INTR_ENABLE_SHFT                                         0xf
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_PIMEM_MPU_MSA_IRQ_ENABLE_BMSK                                                0x4000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_PIMEM_MPU_MSA_IRQ_ENABLE_SHFT                                                   0xe
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_PIMEM_APU_MSA_IRQ_ENABLE_BMSK                                                0x2000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_PIMEM_APU_MSA_IRQ_ENABLE_SHFT                                                   0xd
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_TURING_XPU_ENABLE_BMSK                                                       0x1000
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_TURING_XPU_ENABLE_SHFT                                                          0xc
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_LPASS_XPU_IRQ_APPS_12_ENABLE_BMSK                                             0x800
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_LPASS_XPU_IRQ_APPS_12_ENABLE_SHFT                                               0xb
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_LPASS_XPU_IRQ_APPS_2_ENABLE_BMSK                                              0x400
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_LPASS_XPU_IRQ_APPS_2_ENABLE_SHFT                                                0xa
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_SEC_CTRL_APU_XPU_MSA_INTR_ENABLE_BMSK                                         0x200
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_SEC_CTRL_APU_XPU_MSA_INTR_ENABLE_SHFT                                           0x9
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_DCC_XPU_MSA_INTR_ENABLE_BMSK                                                  0x100
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_DCC_XPU_MSA_INTR_ENABLE_SHFT                                                    0x8
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_OCIMEM_RPU_MSA_INTR_ENABLE_BMSK                                                0x80
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_OCIMEM_RPU_MSA_INTR_ENABLE_SHFT                                                 0x7
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_CRYPTO0_BAM_XPU_MSA_INTR_ENABLE_BMSK                                           0x40
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_CRYPTO0_BAM_XPU_MSA_INTR_ENABLE_SHFT                                            0x6
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_O_TCSR_MUTEX_MSA_INTR_ENABLE_BMSK                                              0x20
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_O_TCSR_MUTEX_MSA_INTR_ENABLE_SHFT                                               0x5
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_APSS_MSA_INTR_ENABLE_BMSK                                                      0x10
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_APSS_MSA_INTR_ENABLE_SHFT                                                       0x4
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_O_TCSR_REGS_MSA_INTR_ENABLE_BMSK                                                0x8
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_O_TCSR_REGS_MSA_INTR_ENABLE_SHFT                                                0x3
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_MMSS_NOC_XPU_MSA_INTR_ENABLE_BMSK                                               0x4
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_MMSS_NOC_XPU_MSA_INTR_ENABLE_SHFT                                               0x2
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_RESERVE_1_BMSK                                                                  0x2
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_RESERVE_1_SHFT                                                                  0x1
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_MMSS_QM_XPU_MSA_INTR_ENABLE_BMSK                                                0x1
#define HWIO_TCSR_SS_XPU_MSA_INTR0_ENABLE_MMSS_QM_XPU_MSA_INTR_ENABLE_SHFT                                                0x0

#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_ADDR                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x00006044)
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RMSK                                                                        0x3ffff
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_ADDR, HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RMSK)
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_ADDR,m,v,HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_IN)
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_LPASS_IRQ_OUT_SECURITY_22_ENABLE_BMSK                                       0x20000
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_LPASS_IRQ_OUT_SECURITY_22_ENABLE_SHFT                                          0x11
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_MMSS_XPU_MMSS_CC_XPU_MSA_INTR_ENABLE_BMSK                                   0x10000
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_MMSS_XPU_MMSS_CC_XPU_MSA_INTR_ENABLE_SHFT                                      0x10
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_TLMM_NORTH_XPU_MSA_INTR_ENABLE_BMSK                                          0x8000
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_TLMM_NORTH_XPU_MSA_INTR_ENABLE_SHFT                                             0xf
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_SKL_XPU_MSA_INTR_ENABLE_BMSK                                                 0x4000
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_SKL_XPU_MSA_INTR_ENABLE_SHFT                                                    0xe
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_ANOC1_MPU_XPU_MSA_INTR_ENABLE_BMSK                                           0x2000
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_ANOC1_MPU_XPU_MSA_INTR_ENABLE_SHFT                                              0xd
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_ANOC2_MPU_XPU_MSA_INTR_ENABLE_BMSK                                           0x1000
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_ANOC2_MPU_XPU_MSA_INTR_ENABLE_SHFT                                              0xc
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_IPA_0_XPU_MSA_INTR_ENABLE_BMSK                                                0x800
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_IPA_0_XPU_MSA_INTR_ENABLE_SHFT                                                  0xb
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_MSS_Q6_MPU_XPU_MSA_INTR_ENABLE_BMSK                                           0x400
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_MSS_Q6_MPU_XPU_MSA_INTR_ENABLE_SHFT                                             0xa
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RPM_MPU_MSA_INTR_ENABLE_BMSK                                                  0x200
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_RPM_MPU_MSA_INTR_ENABLE_SHFT                                                    0x9
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_LPASS_IRQ_OUT_SECURITY_20_ENABLE_BMSK                                         0x100
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_LPASS_IRQ_OUT_SECURITY_20_ENABLE_SHFT                                           0x8
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_MDSS_XPU_XPU_MSA_INTR_ENABLE_BMSK                                              0x80
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_MDSS_XPU_XPU_MSA_INTR_ENABLE_SHFT                                               0x7
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_QDSS_BAM_XPU_MSA_INTR_ENABLE_BMSK                                              0x40
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_QDSS_BAM_XPU_MSA_INTR_ENABLE_SHFT                                               0x6
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_MPM2_XPU_MSA_INTR_ENABLE_BMSK                                                  0x20
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_MPM2_XPU_MSA_INTR_ENABLE_SHFT                                                   0x5
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_DDR_REGS_CFG_XPU_MSA_INTR_ENABLE_BMSK                                          0x10
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_DDR_REGS_CFG_XPU_MSA_INTR_ENABLE_SHFT                                           0x4
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_TLMM_SOUTH_XPU_MSA_INTR_ENABLE_BMSK                                             0x8
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_TLMM_SOUTH_XPU_MSA_INTR_ENABLE_SHFT                                             0x3
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_PERIPH_SS_BLSP2_BLSP_BAM_XPU_MSA_INTR_ENABLE_BMSK                               0x4
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_PERIPH_SS_BLSP2_BLSP_BAM_XPU_MSA_INTR_ENABLE_SHFT                               0x2
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_PERIPH_SS_BLSP1_BLSP_BAM_XPU_MSA_INTR_ENABLE_BMSK                               0x2
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_PERIPH_SS_BLSP1_BLSP_BAM_XPU_MSA_INTR_ENABLE_SHFT                               0x1
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_OCIMEM_MPU_MSA_INTR_ENABLE_BMSK                                                 0x1
#define HWIO_TCSR_SS_XPU_MSA_INTR1_ENABLE_OCIMEM_MPU_MSA_INTR_ENABLE_SHFT                                                 0x0

#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_ADDR                                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x00007000)
#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_RMSK                                                                               0xffff
#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_CNT_CLK_CTRL_ADDR, HWIO_TCSR_SPDM_CNT_CLK_CTRL_RMSK)
#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_CNT_CLK_CTRL_ADDR, m)
#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_CNT_CLK_CTRL_ADDR,v)
#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_CNT_CLK_CTRL_ADDR,m,v,HWIO_TCSR_SPDM_CNT_CLK_CTRL_IN)
#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_SPDM_CNT_CLK_MUX_SEL_BMSK                                                          0xffff
#define HWIO_TCSR_SPDM_CNT_CLK_CTRL_SPDM_CNT_CLK_MUX_SEL_SHFT                                                             0x0

#define HWIO_TCSR_SPDM_DLY_FIFO_EN_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00007004)
#define HWIO_TCSR_SPDM_DLY_FIFO_EN_RMSK                                                                            0xffffffff
#define HWIO_TCSR_SPDM_DLY_FIFO_EN_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_DLY_FIFO_EN_ADDR, HWIO_TCSR_SPDM_DLY_FIFO_EN_RMSK)
#define HWIO_TCSR_SPDM_DLY_FIFO_EN_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_DLY_FIFO_EN_ADDR, m)
#define HWIO_TCSR_SPDM_DLY_FIFO_EN_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_DLY_FIFO_EN_ADDR,v)
#define HWIO_TCSR_SPDM_DLY_FIFO_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_DLY_FIFO_EN_ADDR,m,v,HWIO_TCSR_SPDM_DLY_FIFO_EN_IN)
#define HWIO_TCSR_SPDM_DLY_FIFO_EN_SPDM_DLY_FIFO_EN_BMSK                                                           0xffffffff
#define HWIO_TCSR_SPDM_DLY_FIFO_EN_SPDM_DLY_FIFO_EN_SHFT                                                                  0x0

#define HWIO_TCSR_SPDM_STG1_MUX_SEL_ADDR                                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x00007008)
#define HWIO_TCSR_SPDM_STG1_MUX_SEL_RMSK                                                                               0xffff
#define HWIO_TCSR_SPDM_STG1_MUX_SEL_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_STG1_MUX_SEL_ADDR, HWIO_TCSR_SPDM_STG1_MUX_SEL_RMSK)
#define HWIO_TCSR_SPDM_STG1_MUX_SEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_STG1_MUX_SEL_ADDR, m)
#define HWIO_TCSR_SPDM_STG1_MUX_SEL_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_STG1_MUX_SEL_ADDR,v)
#define HWIO_TCSR_SPDM_STG1_MUX_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_STG1_MUX_SEL_ADDR,m,v,HWIO_TCSR_SPDM_STG1_MUX_SEL_IN)
#define HWIO_TCSR_SPDM_STG1_MUX_SEL_SPDM_STG1_MUX_SEL_BMSK                                                             0xffff
#define HWIO_TCSR_SPDM_STG1_MUX_SEL_SPDM_STG1_MUX_SEL_SHFT                                                                0x0

#define HWIO_TCSR_SPDM_STG2_A_MUX_SEL_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0000700c)
#define HWIO_TCSR_SPDM_STG2_A_MUX_SEL_RMSK                                                                         0xffffffff
#define HWIO_TCSR_SPDM_STG2_A_MUX_SEL_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_STG2_A_MUX_SEL_ADDR, HWIO_TCSR_SPDM_STG2_A_MUX_SEL_RMSK)
#define HWIO_TCSR_SPDM_STG2_A_MUX_SEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_STG2_A_MUX_SEL_ADDR, m)
#define HWIO_TCSR_SPDM_STG2_A_MUX_SEL_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_STG2_A_MUX_SEL_ADDR,v)
#define HWIO_TCSR_SPDM_STG2_A_MUX_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_STG2_A_MUX_SEL_ADDR,m,v,HWIO_TCSR_SPDM_STG2_A_MUX_SEL_IN)
#define HWIO_TCSR_SPDM_STG2_A_MUX_SEL_SPDM_STG2_A_MUX_SEL_BMSK                                                     0xffffffff
#define HWIO_TCSR_SPDM_STG2_A_MUX_SEL_SPDM_STG2_A_MUX_SEL_SHFT                                                            0x0

#define HWIO_TCSR_SPDM_STG2_B_MUX_SEL_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x00007010)
#define HWIO_TCSR_SPDM_STG2_B_MUX_SEL_RMSK                                                                         0xffffffff
#define HWIO_TCSR_SPDM_STG2_B_MUX_SEL_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_STG2_B_MUX_SEL_ADDR, HWIO_TCSR_SPDM_STG2_B_MUX_SEL_RMSK)
#define HWIO_TCSR_SPDM_STG2_B_MUX_SEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_STG2_B_MUX_SEL_ADDR, m)
#define HWIO_TCSR_SPDM_STG2_B_MUX_SEL_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_STG2_B_MUX_SEL_ADDR,v)
#define HWIO_TCSR_SPDM_STG2_B_MUX_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_STG2_B_MUX_SEL_ADDR,m,v,HWIO_TCSR_SPDM_STG2_B_MUX_SEL_IN)
#define HWIO_TCSR_SPDM_STG2_B_MUX_SEL_SPDM_STG2_B_MUX_SEL_BMSK                                                     0xffffffff
#define HWIO_TCSR_SPDM_STG2_B_MUX_SEL_SPDM_STG2_B_MUX_SEL_SHFT                                                            0x0

#define HWIO_TCSR_SPDM_STG3_A_MUX_SEL_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x00007014)
#define HWIO_TCSR_SPDM_STG3_A_MUX_SEL_RMSK                                                                         0xffffffff
#define HWIO_TCSR_SPDM_STG3_A_MUX_SEL_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_STG3_A_MUX_SEL_ADDR, HWIO_TCSR_SPDM_STG3_A_MUX_SEL_RMSK)
#define HWIO_TCSR_SPDM_STG3_A_MUX_SEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_STG3_A_MUX_SEL_ADDR, m)
#define HWIO_TCSR_SPDM_STG3_A_MUX_SEL_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_STG3_A_MUX_SEL_ADDR,v)
#define HWIO_TCSR_SPDM_STG3_A_MUX_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_STG3_A_MUX_SEL_ADDR,m,v,HWIO_TCSR_SPDM_STG3_A_MUX_SEL_IN)
#define HWIO_TCSR_SPDM_STG3_A_MUX_SEL_SPDM_STG3_A_MUX_SEL_BMSK                                                     0xffffffff
#define HWIO_TCSR_SPDM_STG3_A_MUX_SEL_SPDM_STG3_A_MUX_SEL_SHFT                                                            0x0

#define HWIO_TCSR_SPDM_STG3_B_MUX_SEL_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x00007018)
#define HWIO_TCSR_SPDM_STG3_B_MUX_SEL_RMSK                                                                         0xffffffff
#define HWIO_TCSR_SPDM_STG3_B_MUX_SEL_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_STG3_B_MUX_SEL_ADDR, HWIO_TCSR_SPDM_STG3_B_MUX_SEL_RMSK)
#define HWIO_TCSR_SPDM_STG3_B_MUX_SEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_STG3_B_MUX_SEL_ADDR, m)
#define HWIO_TCSR_SPDM_STG3_B_MUX_SEL_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_STG3_B_MUX_SEL_ADDR,v)
#define HWIO_TCSR_SPDM_STG3_B_MUX_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_STG3_B_MUX_SEL_ADDR,m,v,HWIO_TCSR_SPDM_STG3_B_MUX_SEL_IN)
#define HWIO_TCSR_SPDM_STG3_B_MUX_SEL_SPDM_STG3_B_MUX_SEL_BMSK                                                     0xffffffff
#define HWIO_TCSR_SPDM_STG3_B_MUX_SEL_SPDM_STG3_B_MUX_SEL_SHFT                                                            0x0

#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL0_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000701c)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL0_RMSK                                                                       0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL0_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL0_ADDR, HWIO_TCSR_SPDM_WRP_RT_INTF_CTL0_RMSK)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL0_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL0_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL0_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL0_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL0_ADDR,m,v,HWIO_TCSR_SPDM_WRP_RT_INTF_CTL0_IN)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL0_SPDM_WRP_RT_INTF_CTL0_BMSK                                                 0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL0_SPDM_WRP_RT_INTF_CTL0_SHFT                                                        0x0

#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL1_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x00007020)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL1_RMSK                                                                       0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL1_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL1_ADDR, HWIO_TCSR_SPDM_WRP_RT_INTF_CTL1_RMSK)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL1_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL1_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL1_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL1_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL1_ADDR,m,v,HWIO_TCSR_SPDM_WRP_RT_INTF_CTL1_IN)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL1_SPDM_WRP_RT_INTF_CTL1_BMSK                                                 0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL1_SPDM_WRP_RT_INTF_CTL1_SHFT                                                        0x0

#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL2_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x00007024)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL2_RMSK                                                                       0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL2_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL2_ADDR, HWIO_TCSR_SPDM_WRP_RT_INTF_CTL2_RMSK)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL2_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL2_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL2_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL2_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL2_ADDR,m,v,HWIO_TCSR_SPDM_WRP_RT_INTF_CTL2_IN)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL2_SPDM_WRP_RT_INTF_CTL2_BMSK                                                 0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL2_SPDM_WRP_RT_INTF_CTL2_SHFT                                                        0x0

#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL3_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x00007028)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL3_RMSK                                                                       0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL3_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL3_ADDR, HWIO_TCSR_SPDM_WRP_RT_INTF_CTL3_RMSK)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL3_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL3_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL3_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL3_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL3_ADDR,m,v,HWIO_TCSR_SPDM_WRP_RT_INTF_CTL3_IN)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL3_SPDM_WRP_RT_INTF_CTL3_BMSK                                                 0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL3_SPDM_WRP_RT_INTF_CTL3_SHFT                                                        0x0

#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL4_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000702c)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL4_RMSK                                                                       0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL4_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL4_ADDR, HWIO_TCSR_SPDM_WRP_RT_INTF_CTL4_RMSK)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL4_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL4_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL4_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL4_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL4_ADDR,m,v,HWIO_TCSR_SPDM_WRP_RT_INTF_CTL4_IN)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL4_SPDM_WRP_RT_INTF_CTL4_BMSK                                                 0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL4_SPDM_WRP_RT_INTF_CTL4_SHFT                                                        0x0

#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL5_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x00007030)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL5_RMSK                                                                       0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL5_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL5_ADDR, HWIO_TCSR_SPDM_WRP_RT_INTF_CTL5_RMSK)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL5_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL5_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL5_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL5_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL5_ADDR,m,v,HWIO_TCSR_SPDM_WRP_RT_INTF_CTL5_IN)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL5_SPDM_WRP_RT_INTF_CTL5_BMSK                                                 0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL5_SPDM_WRP_RT_INTF_CTL5_SHFT                                                        0x0

#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL6_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x00007034)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL6_RMSK                                                                       0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL6_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL6_ADDR, HWIO_TCSR_SPDM_WRP_RT_INTF_CTL6_RMSK)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL6_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL6_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL6_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL6_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL6_ADDR,m,v,HWIO_TCSR_SPDM_WRP_RT_INTF_CTL6_IN)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL6_SPDM_WRP_RT_INTF_CTL6_BMSK                                                 0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL6_SPDM_WRP_RT_INTF_CTL6_SHFT                                                        0x0

#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL7_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x00007038)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL7_RMSK                                                                       0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL7_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL7_ADDR, HWIO_TCSR_SPDM_WRP_RT_INTF_CTL7_RMSK)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL7_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL7_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL7_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL7_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL7_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL7_ADDR,m,v,HWIO_TCSR_SPDM_WRP_RT_INTF_CTL7_IN)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL7_SPDM_WRP_RT_INTF_CTL7_BMSK                                                 0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL7_SPDM_WRP_RT_INTF_CTL7_SHFT                                                        0x0

#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL8_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000703c)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL8_RMSK                                                                       0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL8_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL8_ADDR, HWIO_TCSR_SPDM_WRP_RT_INTF_CTL8_RMSK)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL8_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL8_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL8_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL8_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL8_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL8_ADDR,m,v,HWIO_TCSR_SPDM_WRP_RT_INTF_CTL8_IN)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL8_SPDM_WRP_RT_INTF_CTL8_BMSK                                                 0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL8_SPDM_WRP_RT_INTF_CTL8_SHFT                                                        0x0

#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL9_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x00007040)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL9_RMSK                                                                       0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL9_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL9_ADDR, HWIO_TCSR_SPDM_WRP_RT_INTF_CTL9_RMSK)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL9_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL9_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL9_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL9_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL9_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL9_ADDR,m,v,HWIO_TCSR_SPDM_WRP_RT_INTF_CTL9_IN)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL9_SPDM_WRP_RT_INTF_CTL9_BMSK                                                 0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL9_SPDM_WRP_RT_INTF_CTL9_SHFT                                                        0x0

#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL10_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x00007044)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL10_RMSK                                                                      0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL10_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL10_ADDR, HWIO_TCSR_SPDM_WRP_RT_INTF_CTL10_RMSK)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL10_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL10_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL10_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL10_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL10_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL10_ADDR,m,v,HWIO_TCSR_SPDM_WRP_RT_INTF_CTL10_IN)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL10_SPDM_WRP_RT_INTF_CTL10_BMSK                                               0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL10_SPDM_WRP_RT_INTF_CTL10_SHFT                                                      0x0

#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL11_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x00007048)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL11_RMSK                                                                      0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL11_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL11_ADDR, HWIO_TCSR_SPDM_WRP_RT_INTF_CTL11_RMSK)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL11_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL11_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL11_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL11_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL11_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL11_ADDR,m,v,HWIO_TCSR_SPDM_WRP_RT_INTF_CTL11_IN)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL11_SPDM_WRP_RT_INTF_CTL11_BMSK                                               0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL11_SPDM_WRP_RT_INTF_CTL11_SHFT                                                      0x0

#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL12_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0000704c)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL12_RMSK                                                                      0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL12_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL12_ADDR, HWIO_TCSR_SPDM_WRP_RT_INTF_CTL12_RMSK)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL12_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL12_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL12_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL12_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL12_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL12_ADDR,m,v,HWIO_TCSR_SPDM_WRP_RT_INTF_CTL12_IN)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL12_SPDM_WRP_RT_INTF_CTL12_BMSK                                               0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL12_SPDM_WRP_RT_INTF_CTL12_SHFT                                                      0x0

#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL13_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x00007050)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL13_RMSK                                                                      0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL13_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL13_ADDR, HWIO_TCSR_SPDM_WRP_RT_INTF_CTL13_RMSK)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL13_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL13_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL13_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL13_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL13_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL13_ADDR,m,v,HWIO_TCSR_SPDM_WRP_RT_INTF_CTL13_IN)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL13_SPDM_WRP_RT_INTF_CTL13_BMSK                                               0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL13_SPDM_WRP_RT_INTF_CTL13_SHFT                                                      0x0

#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL14_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x00007054)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL14_RMSK                                                                      0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL14_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL14_ADDR, HWIO_TCSR_SPDM_WRP_RT_INTF_CTL14_RMSK)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL14_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL14_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL14_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL14_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL14_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL14_ADDR,m,v,HWIO_TCSR_SPDM_WRP_RT_INTF_CTL14_IN)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL14_SPDM_WRP_RT_INTF_CTL14_BMSK                                               0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL14_SPDM_WRP_RT_INTF_CTL14_SHFT                                                      0x0

#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL15_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x00007058)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL15_RMSK                                                                      0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL15_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL15_ADDR, HWIO_TCSR_SPDM_WRP_RT_INTF_CTL15_RMSK)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL15_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL15_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL15_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL15_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL15_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_RT_INTF_CTL15_ADDR,m,v,HWIO_TCSR_SPDM_WRP_RT_INTF_CTL15_IN)
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL15_SPDM_WRP_RT_INTF_CTL15_BMSK                                               0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_INTF_CTL15_SPDM_WRP_RT_INTF_CTL15_SHFT                                                      0x0

#define HWIO_TCSR_SPDM_WRP_CTI_CTL0_ADDR                                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x0000705c)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL0_RMSK                                                                           0xffffffff
#define HWIO_TCSR_SPDM_WRP_CTI_CTL0_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_CTI_CTL0_ADDR, HWIO_TCSR_SPDM_WRP_CTI_CTL0_RMSK)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL0_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_CTI_CTL0_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL0_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_CTI_CTL0_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_CTI_CTL0_ADDR,m,v,HWIO_TCSR_SPDM_WRP_CTI_CTL0_IN)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL0_SPDM_WRP_CTI_CTL0_BMSK                                                         0xffffffff
#define HWIO_TCSR_SPDM_WRP_CTI_CTL0_SPDM_WRP_CTI_CTL0_SHFT                                                                0x0

#define HWIO_TCSR_SPDM_WRP_CTI_CTL1_ADDR                                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x00007060)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL1_RMSK                                                                           0xffffffff
#define HWIO_TCSR_SPDM_WRP_CTI_CTL1_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_CTI_CTL1_ADDR, HWIO_TCSR_SPDM_WRP_CTI_CTL1_RMSK)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL1_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_CTI_CTL1_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL1_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_CTI_CTL1_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_CTI_CTL1_ADDR,m,v,HWIO_TCSR_SPDM_WRP_CTI_CTL1_IN)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL1_SPDM_WRP_CTI_CTL1_BMSK                                                         0xffffffff
#define HWIO_TCSR_SPDM_WRP_CTI_CTL1_SPDM_WRP_CTI_CTL1_SHFT                                                                0x0

#define HWIO_TCSR_SPDM_WRP_CTI_CTL2_ADDR                                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x00007064)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL2_RMSK                                                                           0xffffffff
#define HWIO_TCSR_SPDM_WRP_CTI_CTL2_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_CTI_CTL2_ADDR, HWIO_TCSR_SPDM_WRP_CTI_CTL2_RMSK)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL2_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_CTI_CTL2_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL2_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_CTI_CTL2_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_CTI_CTL2_ADDR,m,v,HWIO_TCSR_SPDM_WRP_CTI_CTL2_IN)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL2_SPDM_WRP_CTI_CTL2_BMSK                                                         0xffffffff
#define HWIO_TCSR_SPDM_WRP_CTI_CTL2_SPDM_WRP_CTI_CTL2_SHFT                                                                0x0

#define HWIO_TCSR_SPDM_WRP_CTI_CTL3_ADDR                                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x00007068)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL3_RMSK                                                                           0xffffffff
#define HWIO_TCSR_SPDM_WRP_CTI_CTL3_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_CTI_CTL3_ADDR, HWIO_TCSR_SPDM_WRP_CTI_CTL3_RMSK)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL3_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_CTI_CTL3_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL3_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_CTI_CTL3_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_CTI_CTL3_ADDR,m,v,HWIO_TCSR_SPDM_WRP_CTI_CTL3_IN)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL3_SPDM_WRP_CTI_CTL3_BMSK                                                         0xffffffff
#define HWIO_TCSR_SPDM_WRP_CTI_CTL3_SPDM_WRP_CTI_CTL3_SHFT                                                                0x0

#define HWIO_TCSR_SPDM_WRP_RT_CTL_COMMON_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0000706c)
#define HWIO_TCSR_SPDM_WRP_RT_CTL_COMMON_RMSK                                                                      0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_CTL_COMMON_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_CTL_COMMON_ADDR, HWIO_TCSR_SPDM_WRP_RT_CTL_COMMON_RMSK)
#define HWIO_TCSR_SPDM_WRP_RT_CTL_COMMON_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_RT_CTL_COMMON_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_RT_CTL_COMMON_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_RT_CTL_COMMON_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_RT_CTL_COMMON_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_RT_CTL_COMMON_ADDR,m,v,HWIO_TCSR_SPDM_WRP_RT_CTL_COMMON_IN)
#define HWIO_TCSR_SPDM_WRP_RT_CTL_COMMON_SPDM_WRP_CTL_COMMON_BMSK                                                  0xffffffff
#define HWIO_TCSR_SPDM_WRP_RT_CTL_COMMON_SPDM_WRP_CTL_COMMON_SHFT                                                         0x0

#define HWIO_TCSR_SPDM_WRP_CTI_CTL_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00007070)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL_RMSK                                                                                   0x7
#define HWIO_TCSR_SPDM_WRP_CTI_CTL_IN          \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_CTI_CTL_ADDR, HWIO_TCSR_SPDM_WRP_CTI_CTL_RMSK)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPDM_WRP_CTI_CTL_ADDR, m)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL_OUT(v)      \
        out_dword(HWIO_TCSR_SPDM_WRP_CTI_CTL_ADDR,v)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPDM_WRP_CTI_CTL_ADDR,m,v,HWIO_TCSR_SPDM_WRP_CTI_CTL_IN)
#define HWIO_TCSR_SPDM_WRP_CTI_CTL_SPDM_WRP_CTI_CTL_BMSK                                                                  0x7
#define HWIO_TCSR_SPDM_WRP_CTI_CTL_SPDM_WRP_CTI_CTL_SHFT                                                                  0x0

#define HWIO_TCSR_SOC_HW_VERSION_ADDR                                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x00008000)
#define HWIO_TCSR_SOC_HW_VERSION_RMSK                                                                              0xffffffff
#define HWIO_TCSR_SOC_HW_VERSION_IN          \
        in_dword_masked(HWIO_TCSR_SOC_HW_VERSION_ADDR, HWIO_TCSR_SOC_HW_VERSION_RMSK)
#define HWIO_TCSR_SOC_HW_VERSION_INM(m)      \
        in_dword_masked(HWIO_TCSR_SOC_HW_VERSION_ADDR, m)
#define HWIO_TCSR_SOC_HW_VERSION_FAMILY_NUMBER_BMSK                                                                0xf0000000
#define HWIO_TCSR_SOC_HW_VERSION_FAMILY_NUMBER_SHFT                                                                      0x1c
#define HWIO_TCSR_SOC_HW_VERSION_DEVICE_NUMBER_BMSK                                                                 0xfff0000
#define HWIO_TCSR_SOC_HW_VERSION_DEVICE_NUMBER_SHFT                                                                      0x10
#define HWIO_TCSR_SOC_HW_VERSION_MAJOR_VERSION_BMSK                                                                    0xff00
#define HWIO_TCSR_SOC_HW_VERSION_MAJOR_VERSION_SHFT                                                                       0x8
#define HWIO_TCSR_SOC_HW_VERSION_MINOR_VERSION_BMSK                                                                      0xff
#define HWIO_TCSR_SOC_HW_VERSION_MINOR_VERSION_SHFT                                                                       0x0

#define HWIO_TCSR_TIMEOUT_INTR_STATUS_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x00008020)
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_RMSK                                                                         0xffffffff
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_IN          \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_STATUS_ADDR, HWIO_TCSR_TIMEOUT_INTR_STATUS_RMSK)
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_STATUS_ADDR, m)
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_SNOC_2_IRQ_BMSK                                                  0x80000000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_SNOC_2_IRQ_SHFT                                                        0x1f
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_USB3_IRQ_BMSK                                                    0x40000000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_USB3_IRQ_SHFT                                                          0x1e
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_USB2_IRQ_BMSK                                                    0x20000000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_USB2_IRQ_SHFT                                                          0x1d
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_LPASS_SENSOR_CORE_IRQ_OUT_AHBI_TIMEOUT_BMSK                                  0x10000000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_LPASS_SENSOR_CORE_IRQ_OUT_AHBI_TIMEOUT_SHFT                                        0x1c
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_SOUTH_S0_IRQ_BMSK                                            0x8000000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_SOUTH_S0_IRQ_SHFT                                                 0x1b
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_SNOC_LPASS_1_IRQ_BMSK                                             0x4000000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_SNOC_LPASS_1_IRQ_SHFT                                                  0x1a
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_QHS_MMSS3_BUS_TIMEOUT_IRQ_BMSK                                                0x2000000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_QHS_MMSS3_BUS_TIMEOUT_IRQ_SHFT                                                     0x19
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_WCSS_ECAHB_TSLV_INTR_BMSK                                                     0x1000000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_WCSS_ECAHB_TSLV_INTR_SHFT                                                          0x18
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_SNOC_CDSP_3_IRQ_BMSK                                               0x800000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_SNOC_CDSP_3_IRQ_SHFT                                                   0x17
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_LPASS_IRQ_OUT_AHBI_TIMEOUT1_BMSK                                               0x400000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_LPASS_IRQ_OUT_AHBI_TIMEOUT1_SHFT                                                   0x16
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_LPASS_IRQ_OUT_AHBE_TIMEOUT0_BMSK                                               0x200000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_LPASS_IRQ_OUT_AHBE_TIMEOUT0_SHFT                                                   0x15
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_WCSS_TCSR_WAHB_TSLV_INTR_BMSK                                                  0x100000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_WCSS_TCSR_WAHB_TSLV_INTR_SHFT                                                      0x14
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_QHS_MMSS2_BUS_TIMEOUT_IRQ_BMSK                                                  0x80000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_QHS_MMSS2_BUS_TIMEOUT_IRQ_SHFT                                                     0x13
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_QHS_MMSS1_BUS_TIMEOUT_IRQ_BMSK                                                  0x40000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_QHS_MMSS1_BUS_TIMEOUT_IRQ_SHFT                                                     0x12
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_QHS_MMSS_BUS_TIMEOUT_IRQ_BMSK                                                   0x20000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_QHS_MMSS_BUS_TIMEOUT_IRQ_SHFT                                                      0x11
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_CENTER_LEFT_S1_IRQ_BMSK                                        0x10000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_CENTER_LEFT_S1_IRQ_SHFT                                           0x10
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_MM_CFG_IRQ_BMSK                                                 0x8000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_MM_CFG_IRQ_SHFT                                                    0xf
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_NORTH_S1_IRQ_BMSK                                               0x4000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_NORTH_S1_IRQ_SHFT                                                  0xe
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_NORTH_S0_IRQ_BMSK                                               0x2000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_NORTH_S0_IRQ_SHFT                                                  0xd
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_NORTH_S2_IRQ_BMSK                                               0x1000
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_NORTH_S2_IRQ_SHFT                                                  0xc
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_WCSS_TCSR_WAPB_TSLV_IRQ_BMSK                                                      0x800
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_WCSS_TCSR_WAPB_TSLV_IRQ_SHFT                                                        0xb
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_MSS_CONFIG_TIMEOUT_SLAVE_IRQ_BMSK                                                 0x400
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_MSS_CONFIG_TIMEOUT_SLAVE_IRQ_SHFT                                                   0xa
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_SNOC_IPA_4_IRQ_BMSK                                                   0x200
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_SNOC_IPA_4_IRQ_SHFT                                                     0x9
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_CENTER_LEFT_S0_IRQ_BMSK                                          0x100
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_CENTER_LEFT_S0_IRQ_SHFT                                            0x8
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_TURING_IRQ_OUT_AHB_TIMEOUT_0_BMSK                                                  0x80
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_TURING_IRQ_OUT_AHB_TIMEOUT_0_SHFT                                                   0x7
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_WCSS_TCSR_NOC_INTR_BMSK                                                            0x40
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_WCSS_TCSR_NOC_INTR_SHFT                                                             0x6
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_CTR_S5_IRQ_BMSK                                                   0x20
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_CTR_S5_IRQ_SHFT                                                    0x5
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_CTR_S4_IRQ_BMSK                                                   0x10
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_CTR_S4_IRQ_SHFT                                                    0x4
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_CTR_S3_IRQ_BMSK                                                    0x8
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_CTR_S3_IRQ_SHFT                                                    0x3
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_CTR_S2_IRQ_BMSK                                                    0x4
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_CTR_S2_IRQ_SHFT                                                    0x2
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_CTR_S1_IRQ_BMSK                                                    0x2
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_CTR_S1_IRQ_SHFT                                                    0x1
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_CTR_S0_IRQ_BMSK                                                    0x1
#define HWIO_TCSR_TIMEOUT_INTR_STATUS_BUS_TIMEOUT_CNOC_CTR_S0_IRQ_SHFT                                                    0x0

#define HWIO_TCSR_TIMEOUT_INTR_STATUS1_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x00008024)
#define HWIO_TCSR_TIMEOUT_INTR_STATUS1_RMSK                                                                               0x3
#define HWIO_TCSR_TIMEOUT_INTR_STATUS1_IN          \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_STATUS1_ADDR, HWIO_TCSR_TIMEOUT_INTR_STATUS1_RMSK)
#define HWIO_TCSR_TIMEOUT_INTR_STATUS1_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_STATUS1_ADDR, m)
#define HWIO_TCSR_TIMEOUT_INTR_STATUS1_BUS_TIMEOUT_4_LPASS_IRQ_BMSK                                                       0x2
#define HWIO_TCSR_TIMEOUT_INTR_STATUS1_BUS_TIMEOUT_4_LPASS_IRQ_SHFT                                                       0x1
#define HWIO_TCSR_TIMEOUT_INTR_STATUS1_LPASS_IRQ_OUT_AHBL_TIMEOUT_BMSK                                                    0x1
#define HWIO_TCSR_TIMEOUT_INTR_STATUS1_LPASS_IRQ_OUT_AHBL_TIMEOUT_SHFT                                                    0x0

#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_ADDR                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x00008030)
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RMSK                                                                     0xffffffff
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_ADDR, HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_RMSK)
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_ADDR, m)
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_ADDR,v)
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_ADDR,m,v,HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_IN)
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUS_TIMEOUT_SNOC_2_IRQ_ENABLE_BMSK                                       0x80000000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUS_TIMEOUT_SNOC_2_IRQ_ENABLE_SHFT                                             0x1f
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUS_TIMEOUT_USB3_IRQ_ENABLE_BMSK                                         0x40000000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUS_TIMEOUT_USB3_IRQ_ENABLE_SHFT                                               0x1e
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUS_TIMEOUT_USB2_IRQ_ENABLE_BMSK                                         0x20000000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUS_TIMEOUT_USB2_IRQ_ENABLE_SHFT                                               0x1d
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_LPASS_SENSOR_CORE_IRQ_OUT_AHBI_TIMEOUT_ENABLE_BMSK                       0x10000000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_LPASS_SENSOR_CORE_IRQ_OUT_AHBI_TIMEOUT_ENABLE_SHFT                             0x1c
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUS_TIMEOUT_CNOC_SOUTH_S0_IRQ_ENABLE_BMSK                                 0x8000000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUS_TIMEOUT_CNOC_SOUTH_S0_IRQ_ENABLE_SHFT                                      0x1b
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUS_TIMEOUT_SNOC_LPASS_1_IRQ_ENABLE_BMSK                                  0x4000000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUS_TIMEOUT_SNOC_LPASS_1_IRQ_ENABLE_SHFT                                       0x1a
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_QHS_MMSS3_BUS_TIMEOUT_IRQ_ENABLE_BMSK                                     0x2000000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_QHS_MMSS3_BUS_TIMEOUT_IRQ_ENABLE_SHFT                                          0x19
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_WCSS_ECAHB_TSLV_INTR_ENABLE_BMSK                                          0x1000000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_WCSS_ECAHB_TSLV_INTR_ENABLE_SHFT                                               0x18
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUS_TIMEOUT_SNOC_CDSP_3_IRQ_ENABLE_BMSK                                    0x800000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUS_TIMEOUT_SNOC_CDSP_3_IRQ_ENABLE_SHFT                                        0x17
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_LPASS_IRQ_OUT_AHBI_TIMEOUT1_ENABLE_BMSK                                    0x400000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_LPASS_IRQ_OUT_AHBI_TIMEOUT1_ENABLE_SHFT                                        0x16
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_LPASS_IRQ_OUT_AHBE_TIMEOUT0_ENABLE_BMSK                                    0x200000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_LPASS_IRQ_OUT_AHBE_TIMEOUT0_ENABLE_SHFT                                        0x15
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_WCSS_TCSR_WAHB_TSLV_INTR_ENABLE_BMSK                                       0x100000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_WCSS_TCSR_WAHB_TSLV_INTR_ENABLE_SHFT                                           0x14
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_QHS_MMSS2_BUS_TIMEOUT_IRQ_ENABLE_BMSK                                       0x80000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_QHS_MMSS2_BUS_TIMEOUT_IRQ_ENABLE_SHFT                                          0x13
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_QHS_MMSS1_BUS_TIMEOUT_IRQ_ENABLE_BMSK                                       0x40000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_QHS_MMSS1_BUS_TIMEOUT_IRQ_ENABLE_SHFT                                          0x12
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_QHS_MMSS_BUS_TIMEOUT_IRQ_ENABLE_BMSK                                        0x20000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_QHS_MMSS_BUS_TIMEOUT_IRQ_ENABLE_SHFT                                           0x11
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUS_TIMEOUT_CNOC_CENTER_LEFT_S1_IRQ_ENABLE_BMSK                             0x10000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUS_TIMEOUT_CNOC_CENTER_LEFT_S1_IRQ_ENABLE_SHFT                                0x10
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUS_TIMEOUT_CNOC_MM_CFG_IRQ_ENABLE_BMSK                                      0x8000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUS_TIMEOUT_CNOC_MM_CFG_IRQ_ENABLE_SHFT                                         0xf
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUST_TIMEOUT_CNOC_NORTH_S1_IRQ_ENABLE_BMSK                                   0x4000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUST_TIMEOUT_CNOC_NORTH_S1_IRQ_ENABLE_SHFT                                      0xe
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUST_TIMEOUT_CNOC_NORTH_S0_IRQ_ENABLE_BMSK                                   0x2000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUST_TIMEOUT_CNOC_NORTH_S0_IRQ_ENABLE_SHFT                                      0xd
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUST_TIMEOUT_CNOC_NORTH_S2_IRQ_ENABLE_BMSK                                   0x1000
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUST_TIMEOUT_CNOC_NORTH_S2_IRQ_ENABLE_SHFT                                      0xc
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_WCSS_TCSR_WAPB_TSLV_IRQ_ENABLE_BMSK                                           0x800
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_WCSS_TCSR_WAPB_TSLV_IRQ_ENABLE_SHFT                                             0xb
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_MSS_CONFIG_TIMEOUT_SLAVE_IRQ_ENABLE_BMSK                                      0x400
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_MSS_CONFIG_TIMEOUT_SLAVE_IRQ_ENABLE_SHFT                                        0xa
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUS_TIMEOUT_SNOC_IPA_4_IRQ_ENABLE_BMSK                                        0x200
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUS_TIMEOUT_SNOC_IPA_4_IRQ_ENABLE_SHFT                                          0x9
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUS_TIMEOUT_CNOC_CENTER_LEFT_S0_IRQ_ENABLE_BMSK                               0x100
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUS_TIMEOUT_CNOC_CENTER_LEFT_S0_IRQ_ENABLE_SHFT                                 0x8
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_TURING_IRQ_OUT_AHB_TIMEOUT_0_ENABLE_BMSK                                       0x80
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_TURING_IRQ_OUT_AHB_TIMEOUT_0_ENABLE_SHFT                                        0x7
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_WCSS_TCSR_NOC_INTR_ENABLE_BMSK                                                 0x40
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_WCSS_TCSR_NOC_INTR_ENABLE_SHFT                                                  0x6
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUS_TIMEOUT_CNOC_CTR_S5_IRQ_ENABLE_BMSK                                        0x20
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUS_TIMEOUT_CNOC_CTR_S5_IRQ_ENABLE_SHFT                                         0x5
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUS_TIMEOUT_CNOC_CTR_S4_IRQ_ENABLE_BMSK                                        0x10
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUS_TIMEOUT_CNOC_CTR_S4_IRQ_ENABLE_SHFT                                         0x4
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUS_TIMEOUT_CNOC_CTR_S3_IRQ_ENABLE_BMSK                                         0x8
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUS_TIMEOUT_CNOC_CTR_S3_IRQ_ENABLE_SHFT                                         0x3
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUS_TIMEOUT_CNOC_CTR_S2_IRQ_ENABLE_BMSK                                         0x4
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUS_TIMEOUT_CNOC_CTR_S2_IRQ_ENABLE_SHFT                                         0x2
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUS_TIMEOUT_CNOC_CTR_S1_IRQ_ENABLE_BMSK                                         0x2
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUS_TIMEOUT_CNOC_CTR_S1_IRQ_ENABLE_SHFT                                         0x1
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUS_TIMEOUT_CNOC_CTR_S0_IRQ_ENABLE_BMSK                                         0x1
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE_BUS_TIMEOUT_CNOC_CTR_S0_IRQ_ENABLE_SHFT                                         0x0

#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE1_ADDR                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x00008034)
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE1_RMSK                                                                           0x3
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE1_IN          \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE1_ADDR, HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE1_RMSK)
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE1_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE1_ADDR, m)
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE1_OUT(v)      \
        out_dword(HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE1_ADDR,v)
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE1_ADDR,m,v,HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE1_IN)
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE1_BUS_TIMEOUT_4_LPASS_IRQ_ENABLE_BMSK                                            0x2
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE1_BUS_TIMEOUT_4_LPASS_IRQ_ENABLE_SHFT                                            0x1
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE1_LPASS_IRQ_OUT_AHBL_TIMEOUT_ENABLE_BMSK                                         0x1
#define HWIO_TCSR_TIMEOUT_INTR_RPM_ENABLE1_LPASS_IRQ_OUT_AHBL_TIMEOUT_ENABLE_SHFT                                         0x0

#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_ADDR                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x00008040)
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RMSK                                                                    0xffffffff
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_ADDR, HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_RMSK)
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_ADDR, m)
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_ADDR,v)
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_ADDR,m,v,HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_IN)
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUS_TIMEOUT_SNOC_2_IRQ_ENABLE_BMSK                                      0x80000000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUS_TIMEOUT_SNOC_2_IRQ_ENABLE_SHFT                                            0x1f
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUS_TIMEOUT_USB3_IRQ_ENABLE_BMSK                                        0x40000000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUS_TIMEOUT_USB3_IRQ_ENABLE_SHFT                                              0x1e
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUS_TIMEOUT_USB2_IRQ_ENABLE_BMSK                                        0x20000000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUS_TIMEOUT_USB2_IRQ_ENABLE_SHFT                                              0x1d
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_LPASS_SENSOR_CORE_IRQ_OUT_AHBI_TIMEOUT_ENABLE_BMSK                      0x10000000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_LPASS_SENSOR_CORE_IRQ_OUT_AHBI_TIMEOUT_ENABLE_SHFT                            0x1c
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUS_TIMEOUT_CNOC_SOUTH_S0_IRQ_ENABLE_BMSK                                0x8000000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUS_TIMEOUT_CNOC_SOUTH_S0_IRQ_ENABLE_SHFT                                     0x1b
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUS_TIMEOUT_SNOC_LPASS_1_IRQ_ENABLE_BMSK                                 0x4000000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUS_TIMEOUT_SNOC_LPASS_1_IRQ_ENABLE_SHFT                                      0x1a
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_QHS_MMSS3_BUS_TIMEOUT_IRQ_ENABLE_BMSK                                    0x2000000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_QHS_MMSS3_BUS_TIMEOUT_IRQ_ENABLE_SHFT                                         0x19
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_WCSS_ECAHB_TSLV_INTR_ENABLE_BMSK                                         0x1000000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_WCSS_ECAHB_TSLV_INTR_ENABLE_SHFT                                              0x18
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUS_TIMEOUT_SNOC_CDSP_3_IRQ_ENABLE_BMSK                                   0x800000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUS_TIMEOUT_SNOC_CDSP_3_IRQ_ENABLE_SHFT                                       0x17
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_LPASS_IRQ_OUT_AHBI_TIMEOUT1_ENABLE_BMSK                                   0x400000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_LPASS_IRQ_OUT_AHBI_TIMEOUT1_ENABLE_SHFT                                       0x16
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_LPASS_IRQ_OUT_AHBE_TIMEOUT0_ENABLE_BMSK                                   0x200000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_LPASS_IRQ_OUT_AHBE_TIMEOUT0_ENABLE_SHFT                                       0x15
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_WCSS_TCSR_WAHB_TSLV_INTR_ENABLE_BMSK                                      0x100000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_WCSS_TCSR_WAHB_TSLV_INTR_ENABLE_SHFT                                          0x14
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_QHS_MMSS2_BUS_TIMEOUT_IRQ_ENABLE_BMSK                                      0x80000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_QHS_MMSS2_BUS_TIMEOUT_IRQ_ENABLE_SHFT                                         0x13
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_QHS_MMSS1_BUS_TIMEOUT_IRQ_ENABLE_BMSK                                      0x40000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_QHS_MMSS1_BUS_TIMEOUT_IRQ_ENABLE_SHFT                                         0x12
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_QHS_MMSS_BUS_TIMEOUT_IRQ_ENABLE_BMSK                                       0x20000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_QHS_MMSS_BUS_TIMEOUT_IRQ_ENABLE_SHFT                                          0x11
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUS_TIMEOUT_CNOC_CENTER_LEFT_S1_IRQ_ENABLE_BMSK                            0x10000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUS_TIMEOUT_CNOC_CENTER_LEFT_S1_IRQ_ENABLE_SHFT                               0x10
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUS_TIMEOUT_CNOC_MM_CFG_IRQ_ENABLE_BMSK                                     0x8000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUS_TIMEOUT_CNOC_MM_CFG_IRQ_ENABLE_SHFT                                        0xf
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUST_TIMEOUT_CNOC_NORTH_S1_IRQ_ENABLE_BMSK                                  0x4000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUST_TIMEOUT_CNOC_NORTH_S1_IRQ_ENABLE_SHFT                                     0xe
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUST_TIMEOUT_CNOC_NORTH_S0_IRQ_ENABLE_BMSK                                  0x2000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUST_TIMEOUT_CNOC_NORTH_S0_IRQ_ENABLE_SHFT                                     0xd
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUST_TIMEOUT_CNOC_NORTH_S2_IRQ_ENABLE_BMSK                                  0x1000
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUST_TIMEOUT_CNOC_NORTH_S2_IRQ_ENABLE_SHFT                                     0xc
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_WCSS_TCSR_WAPB_TSLV_IRQ_ENABLE_BMSK                                          0x800
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_WCSS_TCSR_WAPB_TSLV_IRQ_ENABLE_SHFT                                            0xb
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_MSS_CONFIG_TIMEOUT_SLAVE_IRQ_ENABLE_BMSK                                     0x400
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_MSS_CONFIG_TIMEOUT_SLAVE_IRQ_ENABLE_SHFT                                       0xa
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUS_TIMEOUT_SNOC_IPA_4_IRQ_ENABLE_BMSK                                       0x200
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUS_TIMEOUT_SNOC_IPA_4_IRQ_ENABLE_SHFT                                         0x9
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUS_TIMEOUT_CNOC_CENTER_LEFT_S0_IRQ_ENABLE_BMSK                              0x100
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUS_TIMEOUT_CNOC_CENTER_LEFT_S0_IRQ_ENABLE_SHFT                                0x8
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_TURING_IRQ_OUT_AHB_TIMEOUT_0_ENABLE_BMSK                                      0x80
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_TURING_IRQ_OUT_AHB_TIMEOUT_0_ENABLE_SHFT                                       0x7
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_WCSS_TCSR_NOC_INTR_ENABLE_BMSK                                                0x40
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_WCSS_TCSR_NOC_INTR_ENABLE_SHFT                                                 0x6
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S5_IRQ_ENABLE_BMSK                                       0x20
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S5_IRQ_ENABLE_SHFT                                        0x5
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S4_IRQ_ENABLE_BMSK                                       0x10
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S4_IRQ_ENABLE_SHFT                                        0x4
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S3_IRQ_ENABLE_BMSK                                        0x8
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S3_IRQ_ENABLE_SHFT                                        0x3
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S2_IRQ_ENABLE_BMSK                                        0x4
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S2_IRQ_ENABLE_SHFT                                        0x2
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S1_IRQ_ENABLE_BMSK                                        0x2
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S1_IRQ_ENABLE_SHFT                                        0x1
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S0_IRQ_ENABLE_BMSK                                        0x1
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S0_IRQ_ENABLE_SHFT                                        0x0

#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE1_ADDR                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x00008044)
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE1_RMSK                                                                          0x3
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE1_IN          \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE1_ADDR, HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE1_RMSK)
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE1_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE1_ADDR, m)
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE1_OUT(v)      \
        out_dword(HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE1_ADDR,v)
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE1_ADDR,m,v,HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE1_IN)
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE1_BUS_TIMEOUT_4_LPASS_IRQ_ENABLE_BMSK                                           0x2
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE1_BUS_TIMEOUT_4_LPASS_IRQ_ENABLE_SHFT                                           0x1
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE1_LPASS_IRQ_OUT_AHBL_TIMEOUT_ENABLE_BMSK                                        0x1
#define HWIO_TCSR_TIMEOUT_INTR_HMSS_ENABLE1_LPASS_IRQ_OUT_AHBL_TIMEOUT_ENABLE_SHFT                                        0x0

#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_ADDR                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x00008050)
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RMSK                                                                   0xffffffff
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_ADDR, HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_RMSK)
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_ADDR, m)
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_ADDR,v)
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_ADDR,m,v,HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_IN)
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUS_TIMEOUT_SNOC_2_IRQ_ENABLE_BMSK                                     0x80000000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUS_TIMEOUT_SNOC_2_IRQ_ENABLE_SHFT                                           0x1f
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUS_TIMEOUT_USB3_IRQ_ENABLE_BMSK                                       0x40000000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUS_TIMEOUT_USB3_IRQ_ENABLE_SHFT                                             0x1e
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUS_TIMEOUT_USB2_IRQ_ENABLE_BMSK                                       0x20000000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUS_TIMEOUT_USB2_IRQ_ENABLE_SHFT                                             0x1d
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_LPASS_SENSOR_CORE_IRQ_OUT_AHBI_TIMEOUT_ENABLE_BMSK                     0x10000000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_LPASS_SENSOR_CORE_IRQ_OUT_AHBI_TIMEOUT_ENABLE_SHFT                           0x1c
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUS_TIMEOUT_CNOC_SOUTH_S0_IRQ_ENABLE_BMSK                               0x8000000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUS_TIMEOUT_CNOC_SOUTH_S0_IRQ_ENABLE_SHFT                                    0x1b
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUS_TIMEOUT_SNOC_LPASS_1_IRQ_ENABLE_BMSK                                0x4000000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUS_TIMEOUT_SNOC_LPASS_1_IRQ_ENABLE_SHFT                                     0x1a
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_QHS_MMSS3_BUS_TIMEOUT_IRQ_ENABLE_BMSK                                   0x2000000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_QHS_MMSS3_BUS_TIMEOUT_IRQ_ENABLE_SHFT                                        0x19
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_WCSS_ECAHB_TSLV_INTR_ENABLE_BMSK                                        0x1000000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_WCSS_ECAHB_TSLV_INTR_ENABLE_SHFT                                             0x18
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUS_TIMEOUT_SNOC_CDSP_3_IRQ_ENABLE_BMSK                                  0x800000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUS_TIMEOUT_SNOC_CDSP_3_IRQ_ENABLE_SHFT                                      0x17
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_LPASS_IRQ_OUT_AHBI_TIMEOUT1_ENABLE_BMSK                                  0x400000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_LPASS_IRQ_OUT_AHBI_TIMEOUT1_ENABLE_SHFT                                      0x16
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_LPASS_IRQ_OUT_AHBE_TIMEOUT0_ENABLE_BMSK                                  0x200000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_LPASS_IRQ_OUT_AHBE_TIMEOUT0_ENABLE_SHFT                                      0x15
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_WCSS_TCSR_WAHB_TSLV_INTR_ENABLE_BMSK                                     0x100000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_WCSS_TCSR_WAHB_TSLV_INTR_ENABLE_SHFT                                         0x14
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_QHS_MMSS2_BUS_TIMEOUT_IRQ_ENABLE_BMSK                                     0x80000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_QHS_MMSS2_BUS_TIMEOUT_IRQ_ENABLE_SHFT                                        0x13
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_QHS_MMSS1_BUS_TIMEOUT_IRQ_ENABLE_BMSK                                     0x40000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_QHS_MMSS1_BUS_TIMEOUT_IRQ_ENABLE_SHFT                                        0x12
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_QHS_MMSS_BUS_TIMEOUT_IRQ_ENABLE_BMSK                                      0x20000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_QHS_MMSS_BUS_TIMEOUT_IRQ_ENABLE_SHFT                                         0x11
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUS_TIMEOUT_CNOC_CENTER_LEFT_S1_IRQ_ENABLE_BMSK                           0x10000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUS_TIMEOUT_CNOC_CENTER_LEFT_S1_IRQ_ENABLE_SHFT                              0x10
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUS_TIMEOUT_CNOC_MM_CFG_IRQ_ENABLE_BMSK                                    0x8000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUS_TIMEOUT_CNOC_MM_CFG_IRQ_ENABLE_SHFT                                       0xf
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUST_TIMEOUT_CNOC_NORTH_S1_IRQ_ENABLE_BMSK                                 0x4000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUST_TIMEOUT_CNOC_NORTH_S1_IRQ_ENABLE_SHFT                                    0xe
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUST_TIMEOUT_CNOC_NORTH_S0_IRQ_ENABLE_BMSK                                 0x2000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUST_TIMEOUT_CNOC_NORTH_S0_IRQ_ENABLE_SHFT                                    0xd
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUST_TIMEOUT_CNOC_NORTH_S2_IRQ_ENABLE_BMSK                                 0x1000
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUST_TIMEOUT_CNOC_NORTH_S2_IRQ_ENABLE_SHFT                                    0xc
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_WCSS_TCSR_WAPB_TSLV_IRQ_ENABLE_BMSK                                         0x800
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_WCSS_TCSR_WAPB_TSLV_IRQ_ENABLE_SHFT                                           0xb
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_MSS_CONFIG_TIMEOUT_SLAVE_IRQ_ENABLE_BMSK                                    0x400
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_MSS_CONFIG_TIMEOUT_SLAVE_IRQ_ENABLE_SHFT                                      0xa
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUS_TIMEOUT_SNOC_IPA_4_IRQ_ENABLE_BMSK                                      0x200
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUS_TIMEOUT_SNOC_IPA_4_IRQ_ENABLE_SHFT                                        0x9
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUS_TIMEOUT_CNOC_CENTER_LEFT_S0_IRQ_ENABLE_BMSK                             0x100
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUS_TIMEOUT_CNOC_CENTER_LEFT_S0_IRQ_ENABLE_SHFT                               0x8
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_TURING_IRQ_OUT_AHB_TIMEOUT_0_ENABLE_BMSK                                     0x80
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_TURING_IRQ_OUT_AHB_TIMEOUT_0_ENABLE_SHFT                                      0x7
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_WCSS_TCSR_NOC_INTR_ENABLE_BMSK                                               0x40
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_WCSS_TCSR_NOC_INTR_ENABLE_SHFT                                                0x6
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S5_IRQ_ENABLE_BMSK                                      0x20
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S5_IRQ_ENABLE_SHFT                                       0x5
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S4_IRQ_ENABLE_BMSK                                      0x10
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S4_IRQ_ENABLE_SHFT                                       0x4
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S3_IRQ_ENABLE_BMSK                                       0x8
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S3_IRQ_ENABLE_SHFT                                       0x3
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S2_IRQ_ENABLE_BMSK                                       0x4
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S2_IRQ_ENABLE_SHFT                                       0x2
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S1_IRQ_ENABLE_BMSK                                       0x2
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S1_IRQ_ENABLE_SHFT                                       0x1
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S0_IRQ_ENABLE_BMSK                                       0x1
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S0_IRQ_ENABLE_SHFT                                       0x0

#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE1_ADDR                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x00008054)
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE1_RMSK                                                                         0x3
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE1_IN          \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE1_ADDR, HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE1_RMSK)
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE1_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE1_ADDR, m)
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE1_OUT(v)      \
        out_dword(HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE1_ADDR,v)
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE1_ADDR,m,v,HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE1_IN)
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE1_BUS_TIMEOUT_4_LPASS_IRQ_ENABLE_BMSK                                          0x2
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE1_BUS_TIMEOUT_4_LPASS_IRQ_ENABLE_SHFT                                          0x1
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE1_LPASS_IRQ_OUT_AHBL_TIMEOUT_ENABLE_BMSK                                       0x1
#define HWIO_TCSR_TIMEOUT_INTR_LPASS_ENABLE1_LPASS_IRQ_OUT_AHBL_TIMEOUT_ENABLE_SHFT                                       0x0

#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_ADDR                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x00008060)
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RMSK                                                                     0xffffffff
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_ADDR, HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_RMSK)
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_ADDR, m)
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_ADDR,v)
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_ADDR,m,v,HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_IN)
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUS_TIMEOUT_SNOC_2_IRQ_ENABLE_BMSK                                       0x80000000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUS_TIMEOUT_SNOC_2_IRQ_ENABLE_SHFT                                             0x1f
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUS_TIMEOUT_USB3_IRQ_ENABLE_BMSK                                         0x40000000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUS_TIMEOUT_USB3_IRQ_ENABLE_SHFT                                               0x1e
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUS_TIMEOUT_USB2_IRQ_ENABLE_BMSK                                         0x20000000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUS_TIMEOUT_USB2_IRQ_ENABLE_SHFT                                               0x1d
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_LPASS_SENSOR_CORE_IRQ_OUT_AHBI_TIMEOUT_ENABLE_BMSK                       0x10000000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_LPASS_SENSOR_CORE_IRQ_OUT_AHBI_TIMEOUT_ENABLE_SHFT                             0x1c
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUS_TIMEOUT_CNOC_SOUTH_S0_IRQ_ENABLE_BMSK                                 0x8000000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUS_TIMEOUT_CNOC_SOUTH_S0_IRQ_ENABLE_SHFT                                      0x1b
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUS_TIMEOUT_SNOC_LPASS_1_IRQ_ENABLE_BMSK                                  0x4000000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUS_TIMEOUT_SNOC_LPASS_1_IRQ_ENABLE_SHFT                                       0x1a
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_QHS_MMSS3_BUS_TIMEOUT_IRQ_ENABLE_BMSK                                     0x2000000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_QHS_MMSS3_BUS_TIMEOUT_IRQ_ENABLE_SHFT                                          0x19
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_WCSS_ECAHB_TSLV_INTR_ENABLE_BMSK                                          0x1000000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_WCSS_ECAHB_TSLV_INTR_ENABLE_SHFT                                               0x18
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUS_TIMEOUT_SNOC_CDSP_3_IRQ_ENABLE_BMSK                                    0x800000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUS_TIMEOUT_SNOC_CDSP_3_IRQ_ENABLE_SHFT                                        0x17
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_LPASS_IRQ_OUT_AHBI_TIMEOUT1_ENABLE_BMSK                                    0x400000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_LPASS_IRQ_OUT_AHBI_TIMEOUT1_ENABLE_SHFT                                        0x16
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_LPASS_IRQ_OUT_AHBE_TIMEOUT0_ENABLE_BMSK                                    0x200000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_LPASS_IRQ_OUT_AHBE_TIMEOUT0_ENABLE_SHFT                                        0x15
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_WCSS_TCSR_WAHB_TSLV_INTR_ENABLE_BMSK                                       0x100000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_WCSS_TCSR_WAHB_TSLV_INTR_ENABLE_SHFT                                           0x14
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_QHS_MMSS2_BUS_TIMEOUT_IRQ_ENABLE_BMSK                                       0x80000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_QHS_MMSS2_BUS_TIMEOUT_IRQ_ENABLE_SHFT                                          0x13
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_QHS_MMSS1_BUS_TIMEOUT_IRQ_ENABLE_BMSK                                       0x40000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_QHS_MMSS1_BUS_TIMEOUT_IRQ_ENABLE_SHFT                                          0x12
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_QHS_MMSS_BUS_TIMEOUT_IRQ_ENABLE_BMSK                                        0x20000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_QHS_MMSS_BUS_TIMEOUT_IRQ_ENABLE_SHFT                                           0x11
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUS_TIMEOUT_CNOC_CENTER_LEFT_S1_IRQ_ENABLE_BMSK                             0x10000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUS_TIMEOUT_CNOC_CENTER_LEFT_S1_IRQ_ENABLE_SHFT                                0x10
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUS_TIMEOUT_CNOC_MM_CFG_IRQ_ENABLE_BMSK                                      0x8000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUS_TIMEOUT_CNOC_MM_CFG_IRQ_ENABLE_SHFT                                         0xf
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUST_TIMEOUT_CNOC_NORTH_S1_IRQ_ENABLE_BMSK                                   0x4000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUST_TIMEOUT_CNOC_NORTH_S1_IRQ_ENABLE_SHFT                                      0xe
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUST_TIMEOUT_CNOC_NORTH_S0_IRQ_ENABLE_BMSK                                   0x2000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUST_TIMEOUT_CNOC_NORTH_S0_IRQ_ENABLE_SHFT                                      0xd
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUST_TIMEOUT_CNOC_NORTH_S2_IRQ_ENABLE_BMSK                                   0x1000
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUST_TIMEOUT_CNOC_NORTH_S2_IRQ_ENABLE_SHFT                                      0xc
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_WCSS_TCSR_WAPB_TSLV_IRQ_ENABLE_BMSK                                           0x800
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_WCSS_TCSR_WAPB_TSLV_IRQ_ENABLE_SHFT                                             0xb
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_MSS_CONFIG_TIMEOUT_SLAVE_IRQ_ENABLE_BMSK                                      0x400
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_MSS_CONFIG_TIMEOUT_SLAVE_IRQ_ENABLE_SHFT                                        0xa
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUS_TIMEOUT_SNOC_IPA_4_IRQ_ENABLE_BMSK                                        0x200
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUS_TIMEOUT_SNOC_IPA_4_IRQ_ENABLE_SHFT                                          0x9
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUS_TIMEOUT_CNOC_CENTER_LEFT_S0_IRQ_ENABLE_BMSK                               0x100
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUS_TIMEOUT_CNOC_CENTER_LEFT_S0_IRQ_ENABLE_SHFT                                 0x8
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_TURING_IRQ_OUT_AHB_TIMEOUT_0_ENABLE_BMSK                                       0x80
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_TURING_IRQ_OUT_AHB_TIMEOUT_0_ENABLE_SHFT                                        0x7
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_WCSS_TCSR_NOC_INTR_ENABLE_BMSK                                                 0x40
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_WCSS_TCSR_NOC_INTR_ENABLE_SHFT                                                  0x6
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S5_IRQ_ENABLE_BMSK                                        0x20
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S5_IRQ_ENABLE_SHFT                                         0x5
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S4_IRQ_ENABLE_BMSK                                        0x10
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S4_IRQ_ENABLE_SHFT                                         0x4
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S3_IRQ_ENABLE_BMSK                                         0x8
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S3_IRQ_ENABLE_SHFT                                         0x3
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S2_IRQ_ENABLE_BMSK                                         0x4
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S2_IRQ_ENABLE_SHFT                                         0x2
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S1_IRQ_ENABLE_BMSK                                         0x2
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S1_IRQ_ENABLE_SHFT                                         0x1
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S0_IRQ_ENABLE_BMSK                                         0x1
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE_BUS_TIMEOUT_CNOC_CTR_S0_IRQ_ENABLE_SHFT                                         0x0

#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE1_ADDR                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x00008064)
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE1_RMSK                                                                           0x3
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE1_IN          \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE1_ADDR, HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE1_RMSK)
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE1_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE1_ADDR, m)
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE1_OUT(v)      \
        out_dword(HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE1_ADDR,v)
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE1_ADDR,m,v,HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE1_IN)
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE1_BUS_TIMEOUT_4_LPASS_IRQ_ENABLE_BMSK                                            0x2
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE1_BUS_TIMEOUT_4_LPASS_IRQ_ENABLE_SHFT                                            0x1
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE1_LPASS_IRQ_OUT_AHBL_TIMEOUT_ENABLE_BMSK                                         0x1
#define HWIO_TCSR_TIMEOUT_INTR_MSS_ENABLE1_LPASS_IRQ_OUT_AHBL_TIMEOUT_ENABLE_SHFT                                         0x0

#define HWIO_TCSR_SRAM_REDUNDANCY_CRC_ERR_ADDR                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x00008068)
#define HWIO_TCSR_SRAM_REDUNDANCY_CRC_ERR_RMSK                                                                            0x1
#define HWIO_TCSR_SRAM_REDUNDANCY_CRC_ERR_IN          \
        in_dword_masked(HWIO_TCSR_SRAM_REDUNDANCY_CRC_ERR_ADDR, HWIO_TCSR_SRAM_REDUNDANCY_CRC_ERR_RMSK)
#define HWIO_TCSR_SRAM_REDUNDANCY_CRC_ERR_INM(m)      \
        in_dword_masked(HWIO_TCSR_SRAM_REDUNDANCY_CRC_ERR_ADDR, m)
#define HWIO_TCSR_SRAM_REDUNDANCY_CRC_ERR_SRAM_REDUNDANCY_CRC_ERR_BMSK                                                    0x1
#define HWIO_TCSR_SRAM_REDUNDANCY_CRC_ERR_SRAM_REDUNDANCY_CRC_ERR_SHFT                                                    0x0

#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_ADDR                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x00008070)
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RMSK                                                                  0xffffffff
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_ADDR, HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_RMSK)
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_ADDR, m)
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_ADDR,v)
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_ADDR,m,v,HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_IN)
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUS_TIMEOUT_SNOC_2_IRQ_ENABLE_BMSK                                    0x80000000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUS_TIMEOUT_SNOC_2_IRQ_ENABLE_SHFT                                          0x1f
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUS_TIMEOUT_USB3_IRQ_ENABLE_BMSK                                      0x40000000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUS_TIMEOUT_USB3_IRQ_ENABLE_SHFT                                            0x1e
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUS_TIMEOUT_USB2_IRQ_ENABLE_BMSK                                      0x20000000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUS_TIMEOUT_USB2_IRQ_ENABLE_SHFT                                            0x1d
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_LPASS_SENSOR_CORE_IRQ_OUT_AHBI_TIMEOUT_ENABLE_BMSK                    0x10000000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_LPASS_SENSOR_CORE_IRQ_OUT_AHBI_TIMEOUT_ENABLE_SHFT                          0x1c
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUS_TIMEOUT_CNOC_SOUTH_S0_IRQ_ENABLE_BMSK                              0x8000000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUS_TIMEOUT_CNOC_SOUTH_S0_IRQ_ENABLE_SHFT                                   0x1b
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUS_TIMEOUT_SNOC_LPASS_1_IRQ_ENABLE_BMSK                               0x4000000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUS_TIMEOUT_SNOC_LPASS_1_IRQ_ENABLE_SHFT                                    0x1a
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_QHS_MMSS3_BUS_TIMEOUT_IRQ_ENABLE_BMSK                                  0x2000000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_QHS_MMSS3_BUS_TIMEOUT_IRQ_ENABLE_SHFT                                       0x19
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_WCSS_ECAHB_TSLV_INTR_ENABLE_BMSK                                       0x1000000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_WCSS_ECAHB_TSLV_INTR_ENABLE_SHFT                                            0x18
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUS_TIMEOUT_SNOC_CDSP_3_IRQ_ENABLE_BMSK                                 0x800000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUS_TIMEOUT_SNOC_CDSP_3_IRQ_ENABLE_SHFT                                     0x17
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_LPASS_IRQ_OUT_AHBI_TIMEOUT1_ENABLE_BMSK                                 0x400000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_LPASS_IRQ_OUT_AHBI_TIMEOUT1_ENABLE_SHFT                                     0x16
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_LPASS_IRQ_OUT_AHBE_TIMEOUT0_ENABLE_BMSK                                 0x200000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_LPASS_IRQ_OUT_AHBE_TIMEOUT0_ENABLE_SHFT                                     0x15
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_WCSS_TCSR_WAHB_TSLV_INTR_ENABLE_BMSK                                    0x100000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_WCSS_TCSR_WAHB_TSLV_INTR_ENABLE_SHFT                                        0x14
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_QHS_MMSS2_BUS_TIMEOUT_IRQ_ENABLE_BMSK                                    0x80000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_QHS_MMSS2_BUS_TIMEOUT_IRQ_ENABLE_SHFT                                       0x13
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_QHS_MMSS1_BUS_TIMEOUT_IRQ_ENABLE_BMSK                                    0x40000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_QHS_MMSS1_BUS_TIMEOUT_IRQ_ENABLE_SHFT                                       0x12
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_QHS_MMSS_BUS_TIMEOUT_IRQ_ENABLE_BMSK                                     0x20000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_QHS_MMSS_BUS_TIMEOUT_IRQ_ENABLE_SHFT                                        0x11
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUS_TIMEOUT_CNOC_CENTER_LEFT_S1_IRQ_ENABLE_BMSK                          0x10000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUS_TIMEOUT_CNOC_CENTER_LEFT_S1_IRQ_ENABLE_SHFT                             0x10
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUS_TIMEOUT_CNOC_MM_CFG_IRQ_ENABLE_BMSK                                   0x8000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUS_TIMEOUT_CNOC_MM_CFG_IRQ_ENABLE_SHFT                                      0xf
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUST_TIMEOUT_CNOC_NORTH_S1_IRQ_ENABLE_BMSK                                0x4000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUST_TIMEOUT_CNOC_NORTH_S1_IRQ_ENABLE_SHFT                                   0xe
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUST_TIMEOUT_CNOC_NORTH_S0_IRQ_ENABLE_BMSK                                0x2000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUST_TIMEOUT_CNOC_NORTH_S0_IRQ_ENABLE_SHFT                                   0xd
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUST_TIMEOUT_CNOC_NORTH_S2_IRQ_ENABLE_BMSK                                0x1000
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUST_TIMEOUT_CNOC_NORTH_S2_IRQ_ENABLE_SHFT                                   0xc
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_WCSS_TCSR_WAPB_TSLV_IRQ_ENABLE_BMSK                                        0x800
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_WCSS_TCSR_WAPB_TSLV_IRQ_ENABLE_SHFT                                          0xb
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_MSS_CONFIG_TIMEOUT_SLAVE_IRQ_ENABLE_BMSK                                   0x400
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_MSS_CONFIG_TIMEOUT_SLAVE_IRQ_ENABLE_SHFT                                     0xa
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUS_TIMEOUT_SNOC_IPA_4_IRQ_ENABLE_BMSK                                     0x200
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUS_TIMEOUT_SNOC_IPA_4_IRQ_ENABLE_SHFT                                       0x9
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUS_TIMEOUT_CNOC_CENTER_LEFT_S0_IRQ_ENABLE_BMSK                            0x100
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUS_TIMEOUT_CNOC_CENTER_LEFT_S0_IRQ_ENABLE_SHFT                              0x8
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_TURING_IRQ_OUT_AHB_TIMEOUT_0_ENABLE_BMSK                                    0x80
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_TURING_IRQ_OUT_AHB_TIMEOUT_0_ENABLE_SHFT                                     0x7
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_WCSS_TCSR_NOC_INTR_ENABLE_BMSK                                              0x40
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_WCSS_TCSR_NOC_INTR_ENABLE_SHFT                                               0x6
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUS_TIMEOUT_CNOC_CTR_S5_IRQ_ENABLE_BMSK                                     0x20
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUS_TIMEOUT_CNOC_CTR_S5_IRQ_ENABLE_SHFT                                      0x5
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUS_TIMEOUT_CNOC_CTR_S4_IRQ_ENABLE_BMSK                                     0x10
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUS_TIMEOUT_CNOC_CTR_S4_IRQ_ENABLE_SHFT                                      0x4
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUS_TIMEOUT_CNOC_CTR_S3_IRQ_ENABLE_BMSK                                      0x8
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUS_TIMEOUT_CNOC_CTR_S3_IRQ_ENABLE_SHFT                                      0x3
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUS_TIMEOUT_CNOC_CTR_S2_IRQ_ENABLE_BMSK                                      0x4
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUS_TIMEOUT_CNOC_CTR_S2_IRQ_ENABLE_SHFT                                      0x2
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUS_TIMEOUT_CNOC_CTR_S1_IRQ_ENABLE_BMSK                                      0x2
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUS_TIMEOUT_CNOC_CTR_S1_IRQ_ENABLE_SHFT                                      0x1
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUS_TIMEOUT_CNOC_CTR_S0_IRQ_ENABLE_BMSK                                      0x1
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE_BUS_TIMEOUT_CNOC_CTR_S0_IRQ_ENABLE_SHFT                                      0x0

#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE1_ADDR                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x00008074)
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE1_RMSK                                                                        0x3
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE1_IN          \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE1_ADDR, HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE1_RMSK)
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE1_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE1_ADDR, m)
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE1_OUT(v)      \
        out_dword(HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE1_ADDR,v)
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE1_ADDR,m,v,HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE1_IN)
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE1_BUS_TIMEOUT_4_LPASS_IRQ_ENABLE_BMSK                                         0x2
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE1_BUS_TIMEOUT_4_LPASS_IRQ_ENABLE_SHFT                                         0x1
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE1_LPASS_IRQ_OUT_AHBL_TIMEOUT_ENABLE_BMSK                                      0x1
#define HWIO_TCSR_TIMEOUT_INTR_TURING_ENABLE1_LPASS_IRQ_OUT_AHBL_TIMEOUT_ENABLE_SHFT                                      0x0

#define HWIO_TCSR_TCSR_CLK_EN_ADDR                                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x0000907c)
#define HWIO_TCSR_TCSR_CLK_EN_RMSK                                                                                        0x1
#define HWIO_TCSR_TCSR_CLK_EN_IN          \
        in_dword_masked(HWIO_TCSR_TCSR_CLK_EN_ADDR, HWIO_TCSR_TCSR_CLK_EN_RMSK)
#define HWIO_TCSR_TCSR_CLK_EN_INM(m)      \
        in_dword_masked(HWIO_TCSR_TCSR_CLK_EN_ADDR, m)
#define HWIO_TCSR_TCSR_CLK_EN_OUT(v)      \
        out_dword(HWIO_TCSR_TCSR_CLK_EN_ADDR,v)
#define HWIO_TCSR_TCSR_CLK_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TCSR_CLK_EN_ADDR,m,v,HWIO_TCSR_TCSR_CLK_EN_IN)
#define HWIO_TCSR_TCSR_CLK_EN_TCSR_CLK_EN_BMSK                                                                            0x1
#define HWIO_TCSR_TCSR_CLK_EN_TCSR_CLK_EN_SHFT                                                                            0x0

#define HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000a100)
#define HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_RMSK                                                                               0x1
#define HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_IN          \
        in_dword_masked(HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_ADDR, HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_RMSK)
#define HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_INM(m)      \
        in_dword_masked(HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_ADDR, m)
#define HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_OUT(v)      \
        out_dword(HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_ADDR,v)
#define HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_ADDR,m,v,HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_IN)
#define HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_TCSR_IPA_WARMBOOT_EN_BMSK                                                          0x1
#define HWIO_TCSR_TCSR_IPA_WARMBOOT_EN_TCSR_IPA_WARMBOOT_EN_SHFT                                                          0x0

#define HWIO_TCSR_SYS_POWER_CTRL_ADDR                                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x0000a000)
#define HWIO_TCSR_SYS_POWER_CTRL_RMSK                                                                                  0xffff
#define HWIO_TCSR_SYS_POWER_CTRL_IN          \
        in_dword_masked(HWIO_TCSR_SYS_POWER_CTRL_ADDR, HWIO_TCSR_SYS_POWER_CTRL_RMSK)
#define HWIO_TCSR_SYS_POWER_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_SYS_POWER_CTRL_ADDR, m)
#define HWIO_TCSR_SYS_POWER_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_SYS_POWER_CTRL_ADDR,v)
#define HWIO_TCSR_SYS_POWER_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SYS_POWER_CTRL_ADDR,m,v,HWIO_TCSR_SYS_POWER_CTRL_IN)
#define HWIO_TCSR_SYS_POWER_CTRL_SYS_POWER_CTRL_BMSK                                                                   0xffff
#define HWIO_TCSR_SYS_POWER_CTRL_SYS_POWER_CTRL_SHFT                                                                      0x0

#define HWIO_TCSR_USB_CORE_ID_ADDR                                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x0000a004)
#define HWIO_TCSR_USB_CORE_ID_RMSK                                                                                        0x3
#define HWIO_TCSR_USB_CORE_ID_IN          \
        in_dword_masked(HWIO_TCSR_USB_CORE_ID_ADDR, HWIO_TCSR_USB_CORE_ID_RMSK)
#define HWIO_TCSR_USB_CORE_ID_INM(m)      \
        in_dword_masked(HWIO_TCSR_USB_CORE_ID_ADDR, m)
#define HWIO_TCSR_USB_CORE_ID_OUT(v)      \
        out_dword(HWIO_TCSR_USB_CORE_ID_ADDR,v)
#define HWIO_TCSR_USB_CORE_ID_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_USB_CORE_ID_ADDR,m,v,HWIO_TCSR_USB_CORE_ID_IN)
#define HWIO_TCSR_USB_CORE_ID_USB_CORE_ID_BMSK                                                                            0x3
#define HWIO_TCSR_USB_CORE_ID_USB_CORE_ID_SHFT                                                                            0x0

#define HWIO_TCSR_SPARE_REG0_ADDR                                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x0000a044)
#define HWIO_TCSR_SPARE_REG0_RMSK                                                                                  0xffffffff
#define HWIO_TCSR_SPARE_REG0_IN          \
        in_dword_masked(HWIO_TCSR_SPARE_REG0_ADDR, HWIO_TCSR_SPARE_REG0_RMSK)
#define HWIO_TCSR_SPARE_REG0_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_REG0_ADDR, m)
#define HWIO_TCSR_SPARE_REG0_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_REG0_ADDR,v)
#define HWIO_TCSR_SPARE_REG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_REG0_ADDR,m,v,HWIO_TCSR_SPARE_REG0_IN)
#define HWIO_TCSR_SPARE_REG0_SPARE_REG0_BMSK                                                                       0xffffffff
#define HWIO_TCSR_SPARE_REG0_SPARE_REG0_SHFT                                                                              0x0

#define HWIO_TCSR_SPARE_REG1_ADDR                                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x0000a048)
#define HWIO_TCSR_SPARE_REG1_RMSK                                                                                  0xffffffff
#define HWIO_TCSR_SPARE_REG1_IN          \
        in_dword_masked(HWIO_TCSR_SPARE_REG1_ADDR, HWIO_TCSR_SPARE_REG1_RMSK)
#define HWIO_TCSR_SPARE_REG1_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_REG1_ADDR, m)
#define HWIO_TCSR_SPARE_REG1_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_REG1_ADDR,v)
#define HWIO_TCSR_SPARE_REG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_REG1_ADDR,m,v,HWIO_TCSR_SPARE_REG1_IN)
#define HWIO_TCSR_SPARE_REG1_SPARE_REG1_BMSK                                                                       0xffffffff
#define HWIO_TCSR_SPARE_REG1_SPARE_REG1_SHFT                                                                              0x0

#define HWIO_TCSR_SPARE_REG2_ADDR                                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x0000a04c)
#define HWIO_TCSR_SPARE_REG2_RMSK                                                                                        0xff
#define HWIO_TCSR_SPARE_REG2_IN          \
        in_dword_masked(HWIO_TCSR_SPARE_REG2_ADDR, HWIO_TCSR_SPARE_REG2_RMSK)
#define HWIO_TCSR_SPARE_REG2_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_REG2_ADDR, m)
#define HWIO_TCSR_SPARE_REG2_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_REG2_ADDR,v)
#define HWIO_TCSR_SPARE_REG2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_REG2_ADDR,m,v,HWIO_TCSR_SPARE_REG2_IN)
#define HWIO_TCSR_SPARE_REG2_SPARE_REG2_BMSK                                                                             0xff
#define HWIO_TCSR_SPARE_REG2_SPARE_REG2_SHFT                                                                              0x0

#define HWIO_TCSR_SPARE_REG3_ADDR                                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x0000a050)
#define HWIO_TCSR_SPARE_REG3_RMSK                                                                                        0xff
#define HWIO_TCSR_SPARE_REG3_IN          \
        in_dword_masked(HWIO_TCSR_SPARE_REG3_ADDR, HWIO_TCSR_SPARE_REG3_RMSK)
#define HWIO_TCSR_SPARE_REG3_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_REG3_ADDR, m)
#define HWIO_TCSR_SPARE_REG3_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_REG3_ADDR,v)
#define HWIO_TCSR_SPARE_REG3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_REG3_ADDR,m,v,HWIO_TCSR_SPARE_REG3_IN)
#define HWIO_TCSR_SPARE_REG3_SPARE_REG3_BMSK                                                                             0xff
#define HWIO_TCSR_SPARE_REG3_SPARE_REG3_SHFT                                                                              0x0

#define HWIO_TCSR_SPARE_REG4_ADDR                                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x0000a054)
#define HWIO_TCSR_SPARE_REG4_RMSK                                                                                        0xff
#define HWIO_TCSR_SPARE_REG4_IN          \
        in_dword_masked(HWIO_TCSR_SPARE_REG4_ADDR, HWIO_TCSR_SPARE_REG4_RMSK)
#define HWIO_TCSR_SPARE_REG4_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_REG4_ADDR, m)
#define HWIO_TCSR_SPARE_REG4_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_REG4_ADDR,v)
#define HWIO_TCSR_SPARE_REG4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_REG4_ADDR,m,v,HWIO_TCSR_SPARE_REG4_IN)
#define HWIO_TCSR_SPARE_REG4_SPARE_REG4_BMSK                                                                             0xff
#define HWIO_TCSR_SPARE_REG4_SPARE_REG4_SHFT                                                                              0x0

#define HWIO_TCSR_SPARE_REG5_ADDR                                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x0000a058)
#define HWIO_TCSR_SPARE_REG5_RMSK                                                                                        0xff
#define HWIO_TCSR_SPARE_REG5_IN          \
        in_dword_masked(HWIO_TCSR_SPARE_REG5_ADDR, HWIO_TCSR_SPARE_REG5_RMSK)
#define HWIO_TCSR_SPARE_REG5_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_REG5_ADDR, m)
#define HWIO_TCSR_SPARE_REG5_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_REG5_ADDR,v)
#define HWIO_TCSR_SPARE_REG5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_REG5_ADDR,m,v,HWIO_TCSR_SPARE_REG5_IN)
#define HWIO_TCSR_SPARE_REG5_SPARE_REG5_BMSK                                                                             0xff
#define HWIO_TCSR_SPARE_REG5_SPARE_REG5_SHFT                                                                              0x0

#define HWIO_TCSR_SPARE_QGIC_INTERRUPTS_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000a05c)
#define HWIO_TCSR_SPARE_QGIC_INTERRUPTS_RMSK                                                                       0xffffffff
#define HWIO_TCSR_SPARE_QGIC_INTERRUPTS_IN          \
        in_dword_masked(HWIO_TCSR_SPARE_QGIC_INTERRUPTS_ADDR, HWIO_TCSR_SPARE_QGIC_INTERRUPTS_RMSK)
#define HWIO_TCSR_SPARE_QGIC_INTERRUPTS_INM(m)      \
        in_dword_masked(HWIO_TCSR_SPARE_QGIC_INTERRUPTS_ADDR, m)
#define HWIO_TCSR_SPARE_QGIC_INTERRUPTS_OUT(v)      \
        out_dword(HWIO_TCSR_SPARE_QGIC_INTERRUPTS_ADDR,v)
#define HWIO_TCSR_SPARE_QGIC_INTERRUPTS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SPARE_QGIC_INTERRUPTS_ADDR,m,v,HWIO_TCSR_SPARE_QGIC_INTERRUPTS_IN)
#define HWIO_TCSR_SPARE_QGIC_INTERRUPTS_SPARE_QGIC_INTERRUPTS_BMSK                                                 0xffffffff
#define HWIO_TCSR_SPARE_QGIC_INTERRUPTS_SPARE_QGIC_INTERRUPTS_SHFT                                                        0x0

#define HWIO_TCSR_UFS_SCM_FAULT_IRQ_ADDR                                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x0000a070)
#define HWIO_TCSR_UFS_SCM_FAULT_IRQ_RMSK                                                                                  0x1
#define HWIO_TCSR_UFS_SCM_FAULT_IRQ_IN          \
        in_dword_masked(HWIO_TCSR_UFS_SCM_FAULT_IRQ_ADDR, HWIO_TCSR_UFS_SCM_FAULT_IRQ_RMSK)
#define HWIO_TCSR_UFS_SCM_FAULT_IRQ_INM(m)      \
        in_dword_masked(HWIO_TCSR_UFS_SCM_FAULT_IRQ_ADDR, m)
#define HWIO_TCSR_UFS_SCM_FAULT_IRQ_UFS_SCM_FAULT_IRQ_BMSK                                                                0x1
#define HWIO_TCSR_UFS_SCM_FAULT_IRQ_UFS_SCM_FAULT_IRQ_SHFT                                                                0x0

#define HWIO_TCSR_SDCC5_SCM_FAULT_IRQ_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0000a074)
#define HWIO_TCSR_SDCC5_SCM_FAULT_IRQ_RMSK                                                                                0x1
#define HWIO_TCSR_SDCC5_SCM_FAULT_IRQ_IN          \
        in_dword_masked(HWIO_TCSR_SDCC5_SCM_FAULT_IRQ_ADDR, HWIO_TCSR_SDCC5_SCM_FAULT_IRQ_RMSK)
#define HWIO_TCSR_SDCC5_SCM_FAULT_IRQ_INM(m)      \
        in_dword_masked(HWIO_TCSR_SDCC5_SCM_FAULT_IRQ_ADDR, m)
#define HWIO_TCSR_SDCC5_SCM_FAULT_IRQ_SDCC5_SCM_FAULT_IRQ_BMSK                                                            0x1
#define HWIO_TCSR_SDCC5_SCM_FAULT_IRQ_SDCC5_SCM_FAULT_IRQ_SHFT                                                            0x0

#define HWIO_TCSR_SDCC1_SCM_FAULT_IRQ_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0000a078)
#define HWIO_TCSR_SDCC1_SCM_FAULT_IRQ_RMSK                                                                                0x1
#define HWIO_TCSR_SDCC1_SCM_FAULT_IRQ_IN          \
        in_dword_masked(HWIO_TCSR_SDCC1_SCM_FAULT_IRQ_ADDR, HWIO_TCSR_SDCC1_SCM_FAULT_IRQ_RMSK)
#define HWIO_TCSR_SDCC1_SCM_FAULT_IRQ_INM(m)      \
        in_dword_masked(HWIO_TCSR_SDCC1_SCM_FAULT_IRQ_ADDR, m)
#define HWIO_TCSR_SDCC1_SCM_FAULT_IRQ_SDCC1_SCM_FAULT_IRQ_BMSK                                                            0x1
#define HWIO_TCSR_SDCC1_SCM_FAULT_IRQ_SDCC1_SCM_FAULT_IRQ_SHFT                                                            0x0

#define HWIO_TCSR_PHSS_TEST_BUS_SEL_ADDR                                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x0000b008)
#define HWIO_TCSR_PHSS_TEST_BUS_SEL_RMSK                                                                                  0x3
#define HWIO_TCSR_PHSS_TEST_BUS_SEL_IN          \
        in_dword_masked(HWIO_TCSR_PHSS_TEST_BUS_SEL_ADDR, HWIO_TCSR_PHSS_TEST_BUS_SEL_RMSK)
#define HWIO_TCSR_PHSS_TEST_BUS_SEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_PHSS_TEST_BUS_SEL_ADDR, m)
#define HWIO_TCSR_PHSS_TEST_BUS_SEL_OUT(v)      \
        out_dword(HWIO_TCSR_PHSS_TEST_BUS_SEL_ADDR,v)
#define HWIO_TCSR_PHSS_TEST_BUS_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_PHSS_TEST_BUS_SEL_ADDR,m,v,HWIO_TCSR_PHSS_TEST_BUS_SEL_IN)
#define HWIO_TCSR_PHSS_TEST_BUS_SEL_PHSS_TEST_BUS_SEL_BMSK                                                                0x3
#define HWIO_TCSR_PHSS_TEST_BUS_SEL_PHSS_TEST_BUS_SEL_SHFT                                                                0x0

#define HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_ADDR(n)                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x0000b040 + 0x10 * (n))
#define HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_RMSK                                                                        0xfff
#define HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_MAXn                                                                            1
#define HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_INI(n)        \
        in_dword_masked(HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_ADDR(n), HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_RMSK)
#define HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_INMI(n,mask)    \
        in_dword_masked(HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_ADDR(n), mask)
#define HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_OUTI(n,val)    \
        out_dword(HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_ADDR(n),val)
#define HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_ADDR(n),mask,val,HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_INI(n))
#define HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_LPASS_BLSP2_UART_6_IRQ_ENABLE_BMSK                                          0x800
#define HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_LPASS_BLSP2_UART_6_IRQ_ENABLE_SHFT                                            0xb
#define HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_LPASS_BLSP2_UART_5_IRQ_ENABLE_BMSK                                          0x400
#define HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_LPASS_BLSP2_UART_5_IRQ_ENABLE_SHFT                                            0xa
#define HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_LPASS_BLSP2_UART_4_IRQ_ENABLE_BMSK                                          0x200
#define HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_LPASS_BLSP2_UART_4_IRQ_ENABLE_SHFT                                            0x9
#define HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_LPASS_BLSP2_UART_3_IRQ_ENABLE_BMSK                                          0x100
#define HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_LPASS_BLSP2_UART_3_IRQ_ENABLE_SHFT                                            0x8
#define HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_LPASS_BLSP2_UART_2_IRQ_ENABLE_BMSK                                           0x80
#define HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_LPASS_BLSP2_UART_2_IRQ_ENABLE_SHFT                                            0x7
#define HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_LPASS_BLSP2_UART_1_IRQ_ENABLE_BMSK                                           0x40
#define HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_LPASS_BLSP2_UART_1_IRQ_ENABLE_SHFT                                            0x6
#define HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_LPASS_BLSP1_UART_6_IRQ_ENABLE_BMSK                                           0x20
#define HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_LPASS_BLSP1_UART_6_IRQ_ENABLE_SHFT                                            0x5
#define HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_LPASS_BLSP1_UART_5_IRQ_ENABLE_BMSK                                           0x10
#define HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_LPASS_BLSP1_UART_5_IRQ_ENABLE_SHFT                                            0x4
#define HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_LPASS_BLSP1_UART_4_IRQ_ENABLE_BMSK                                            0x8
#define HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_LPASS_BLSP1_UART_4_IRQ_ENABLE_SHFT                                            0x3
#define HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_LPASS_BLSP1_UART_3_IRQ_ENABLE_BMSK                                            0x4
#define HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_LPASS_BLSP1_UART_3_IRQ_ENABLE_SHFT                                            0x2
#define HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_LPASS_BLSP1_UART_2_IRQ_ENABLE_BMSK                                            0x2
#define HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_LPASS_BLSP1_UART_2_IRQ_ENABLE_SHFT                                            0x1
#define HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_LPASS_BLSP1_UART_1_IRQ_ENABLE_BMSK                                            0x1
#define HWIO_TCSR_PHSS_UART_LPASS_INT_SEL_n_LPASS_BLSP1_UART_1_IRQ_ENABLE_SHFT                                            0x0

#define HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_ADDR(n)                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000b080 + 0x10 * (n))
#define HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_RMSK                                                                       0xfff
#define HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_MAXn                                                                           1
#define HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_INI(n)        \
        in_dword_masked(HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_ADDR(n), HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_RMSK)
#define HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_INMI(n,mask)    \
        in_dword_masked(HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_ADDR(n), mask)
#define HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_OUTI(n,val)    \
        out_dword(HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_ADDR(n),val)
#define HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_ADDR(n),mask,val,HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_INI(n))
#define HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_TURING_BLSP2_UART_6_IRQ_ENABLE_BMSK                                        0x800
#define HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_TURING_BLSP2_UART_6_IRQ_ENABLE_SHFT                                          0xb
#define HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_TURING_BLSP2_UART_5_IRQ_ENABLE_BMSK                                        0x400
#define HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_TURING_BLSP2_UART_5_IRQ_ENABLE_SHFT                                          0xa
#define HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_TURING_BLSP2_UART_4_IRQ_ENABLE_BMSK                                        0x200
#define HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_TURING_BLSP2_UART_4_IRQ_ENABLE_SHFT                                          0x9
#define HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_TURING_BLSP2_UART_3_IRQ_ENABLE_BMSK                                        0x100
#define HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_TURING_BLSP2_UART_3_IRQ_ENABLE_SHFT                                          0x8
#define HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_TURING_BLSP2_UART_2_IRQ_ENABLE_BMSK                                         0x80
#define HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_TURING_BLSP2_UART_2_IRQ_ENABLE_SHFT                                          0x7
#define HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_TURING_BLSP2_UART_1_IRQ_ENABLE_BMSK                                         0x40
#define HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_TURING_BLSP2_UART_1_IRQ_ENABLE_SHFT                                          0x6
#define HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_TURING_BLSP1_UART_6_IRQ_ENABLE_BMSK                                         0x20
#define HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_TURING_BLSP1_UART_6_IRQ_ENABLE_SHFT                                          0x5
#define HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_TURING_BLSP1_UART_5_IRQ_ENABLE_BMSK                                         0x10
#define HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_TURING_BLSP1_UART_5_IRQ_ENABLE_SHFT                                          0x4
#define HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_TURING_BLSP1_UART_4_IRQ_ENABLE_BMSK                                          0x8
#define HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_TURING_BLSP1_UART_4_IRQ_ENABLE_SHFT                                          0x3
#define HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_TURING_BLSP1_UART_3_IRQ_ENABLE_BMSK                                          0x4
#define HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_TURING_BLSP1_UART_3_IRQ_ENABLE_SHFT                                          0x2
#define HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_TURING_BLSP1_UART_2_IRQ_ENABLE_BMSK                                          0x2
#define HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_TURING_BLSP1_UART_2_IRQ_ENABLE_SHFT                                          0x1
#define HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_TURING_BLSP1_UART_1_IRQ_ENABLE_BMSK                                          0x1
#define HWIO_TCSR_PHSS_UART_TURING_INT_SEL_n_TURING_BLSP1_UART_1_IRQ_ENABLE_SHFT                                          0x0

#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_ADDR(n)                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x0000b0c0 + 0x10 * (n))
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_RMSK                                                                          0xfff
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MAXn                                                                              1
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_INI(n)        \
        in_dword_masked(HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_ADDR(n), HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_RMSK)
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_INMI(n,mask)    \
        in_dword_masked(HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_ADDR(n), mask)
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_OUTI(n,val)    \
        out_dword(HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_ADDR(n),val)
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_ADDR(n),mask,val,HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_INI(n))
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP2_UART_6_IRQ_ENABLE_BMSK                                              0x800
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP2_UART_6_IRQ_ENABLE_SHFT                                                0xb
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP2_UART_5_IRQ_ENABLE_BMSK                                              0x400
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP2_UART_5_IRQ_ENABLE_SHFT                                                0xa
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP2_UART_4_IRQ_ENABLE_BMSK                                              0x200
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP2_UART_4_IRQ_ENABLE_SHFT                                                0x9
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP2_UART_3_IRQ_ENABLE_BMSK                                              0x100
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP2_UART_3_IRQ_ENABLE_SHFT                                                0x8
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP2_UART_2_IRQ_ENABLE_BMSK                                               0x80
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP2_UART_2_IRQ_ENABLE_SHFT                                                0x7
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP2_UART_1_IRQ_ENABLE_BMSK                                               0x40
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP2_UART_1_IRQ_ENABLE_SHFT                                                0x6
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP1_UART_6_IRQ_ENABLE_BMSK                                               0x20
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP1_UART_6_IRQ_ENABLE_SHFT                                                0x5
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP1_UART_5_IRQ_ENABLE_BMSK                                               0x10
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP1_UART_5_IRQ_ENABLE_SHFT                                                0x4
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP1_UART_4_IRQ_ENABLE_BMSK                                                0x8
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP1_UART_4_IRQ_ENABLE_SHFT                                                0x3
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP1_UART_3_IRQ_ENABLE_BMSK                                                0x4
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP1_UART_3_IRQ_ENABLE_SHFT                                                0x2
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP1_UART_2_IRQ_ENABLE_BMSK                                                0x2
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP1_UART_2_IRQ_ENABLE_SHFT                                                0x1
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP1_UART_1_IRQ_ENABLE_BMSK                                                0x1
#define HWIO_TCSR_PHSS_UART_MSS_INT_SEL_n_MSS_BLSP1_UART_1_IRQ_ENABLE_SHFT                                                0x0

#define HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_ADDR(n)                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x0000b100 + 0x10 * (n))
#define HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_RMSK                                                                        0xfff
#define HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_MAXn                                                                            1
#define HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_INI(n)        \
        in_dword_masked(HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_ADDR(n), HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_RMSK)
#define HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_INMI(n,mask)    \
        in_dword_masked(HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_ADDR(n), mask)
#define HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_OUTI(n,val)    \
        out_dword(HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_ADDR(n),val)
#define HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_ADDR(n),mask,val,HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_INI(n))
#define HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_TURING_BLSP2_QUP_6_IRQ_ENABLE_BMSK                                          0x800
#define HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_TURING_BLSP2_QUP_6_IRQ_ENABLE_SHFT                                            0xb
#define HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_TURING_BLSP2_QUP_5_IRQ_ENABLE_BMSK                                          0x400
#define HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_TURING_BLSP2_QUP_5_IRQ_ENABLE_SHFT                                            0xa
#define HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_TURING_BLSP2_QUP_4_IRQ_ENABLE_BMSK                                          0x200
#define HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_TURING_BLSP2_QUP_4_IRQ_ENABLE_SHFT                                            0x9
#define HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_TURING_BLSP2_QUP_3_IRQ_ENABLE_BMSK                                          0x100
#define HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_TURING_BLSP2_QUP_3_IRQ_ENABLE_SHFT                                            0x8
#define HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_TURING_BLSP2_QUP_2_IRQ_ENABLE_BMSK                                           0x80
#define HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_TURING_BLSP2_QUP_2_IRQ_ENABLE_SHFT                                            0x7
#define HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_TURING_BLSP2_QUP_1_IRQ_ENABLE_BMSK                                           0x40
#define HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_TURING_BLSP2_QUP_1_IRQ_ENABLE_SHFT                                            0x6
#define HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_TURING_BLSP1_QUP_6_IRQ_ENABLE_BMSK                                           0x20
#define HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_TURING_BLSP1_QUP_6_IRQ_ENABLE_SHFT                                            0x5
#define HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_TURING_BLSP1_QUP_5_IRQ_ENABLE_BMSK                                           0x10
#define HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_TURING_BLSP1_QUP_5_IRQ_ENABLE_SHFT                                            0x4
#define HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_TURING_BLSP1_QUP_4_IRQ_ENABLE_BMSK                                            0x8
#define HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_TURING_BLSP1_QUP_4_IRQ_ENABLE_SHFT                                            0x3
#define HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_TURING_BLSP1_QUP_3_IRQ_ENABLE_BMSK                                            0x4
#define HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_TURING_BLSP1_QUP_3_IRQ_ENABLE_SHFT                                            0x2
#define HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_TURING_BLSP1_QUP_2_IRQ_ENABLE_BMSK                                            0x2
#define HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_TURING_BLSP1_QUP_2_IRQ_ENABLE_SHFT                                            0x1
#define HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_TURING_BLSP1_QUP_1_IRQ_ENABLE_BMSK                                            0x1
#define HWIO_TCSR_PHSS_QUP_TURING_INT_SEL_n_TURING_BLSP1_QUP_1_IRQ_ENABLE_SHFT                                            0x0

#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_ADDR(n)                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x0000b140 + 0x10 * (n))
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_RMSK                                                                           0xfff
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MAXn                                                                               1
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_INI(n)        \
        in_dword_masked(HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_ADDR(n), HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_RMSK)
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_INMI(n,mask)    \
        in_dword_masked(HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_ADDR(n), mask)
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_OUTI(n,val)    \
        out_dword(HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_ADDR(n),val)
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_ADDR(n),mask,val,HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_INI(n))
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP2_QUP_6_IRQ_ENABLE_BMSK                                                0x800
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP2_QUP_6_IRQ_ENABLE_SHFT                                                  0xb
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP2_QUP_5_IRQ_ENABLE_BMSK                                                0x400
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP2_QUP_5_IRQ_ENABLE_SHFT                                                  0xa
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP2_QUP_4_IRQ_ENABLE_BMSK                                                0x200
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP2_QUP_4_IRQ_ENABLE_SHFT                                                  0x9
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP2_QUP_3_IRQ_ENABLE_BMSK                                                0x100
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP2_QUP_3_IRQ_ENABLE_SHFT                                                  0x8
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP2_QUP_2_IRQ_ENABLE_BMSK                                                 0x80
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP2_QUP_2_IRQ_ENABLE_SHFT                                                  0x7
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP2_QUP_1_IRQ_ENABLE_BMSK                                                 0x40
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP2_QUP_1_IRQ_ENABLE_SHFT                                                  0x6
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP1_QUP_6_IRQ_ENABLE_BMSK                                                 0x20
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP1_QUP_6_IRQ_ENABLE_SHFT                                                  0x5
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP1_QUP_5_IRQ_ENABLE_BMSK                                                 0x10
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP1_QUP_5_IRQ_ENABLE_SHFT                                                  0x4
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP1_QUP_4_IRQ_ENABLE_BMSK                                                  0x8
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP1_QUP_4_IRQ_ENABLE_SHFT                                                  0x3
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP1_QUP_3_IRQ_ENABLE_BMSK                                                  0x4
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP1_QUP_3_IRQ_ENABLE_SHFT                                                  0x2
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP1_QUP_2_IRQ_ENABLE_BMSK                                                  0x2
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP1_QUP_2_IRQ_ENABLE_SHFT                                                  0x1
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP1_QUP_1_IRQ_ENABLE_BMSK                                                  0x1
#define HWIO_TCSR_PHSS_QUP_MSS_INT_SEL_n_MSS_BLSP1_QUP_1_IRQ_ENABLE_SHFT                                                  0x0

#define HWIO_TCSR_LPASS_QUP_INT_SEL_ADDR                                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x0000b800)
#define HWIO_TCSR_LPASS_QUP_INT_SEL_RMSK                                                                                  0x7
#define HWIO_TCSR_LPASS_QUP_INT_SEL_IN          \
        in_dword_masked(HWIO_TCSR_LPASS_QUP_INT_SEL_ADDR, HWIO_TCSR_LPASS_QUP_INT_SEL_RMSK)
#define HWIO_TCSR_LPASS_QUP_INT_SEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_LPASS_QUP_INT_SEL_ADDR, m)
#define HWIO_TCSR_LPASS_QUP_INT_SEL_OUT(v)      \
        out_dword(HWIO_TCSR_LPASS_QUP_INT_SEL_ADDR,v)
#define HWIO_TCSR_LPASS_QUP_INT_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LPASS_QUP_INT_SEL_ADDR,m,v,HWIO_TCSR_LPASS_QUP_INT_SEL_IN)
#define HWIO_TCSR_LPASS_QUP_INT_SEL_LPASS_QUP_INT_ENABLE_BMSK                                                             0x7
#define HWIO_TCSR_LPASS_QUP_INT_SEL_LPASS_QUP_INT_ENABLE_SHFT                                                             0x0

#define HWIO_TCSR_LPASS_UART_INT_SEL_ADDR                                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x0000bc00)
#define HWIO_TCSR_LPASS_UART_INT_SEL_RMSK                                                                                 0x7
#define HWIO_TCSR_LPASS_UART_INT_SEL_IN          \
        in_dword_masked(HWIO_TCSR_LPASS_UART_INT_SEL_ADDR, HWIO_TCSR_LPASS_UART_INT_SEL_RMSK)
#define HWIO_TCSR_LPASS_UART_INT_SEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_LPASS_UART_INT_SEL_ADDR, m)
#define HWIO_TCSR_LPASS_UART_INT_SEL_OUT(v)      \
        out_dword(HWIO_TCSR_LPASS_UART_INT_SEL_ADDR,v)
#define HWIO_TCSR_LPASS_UART_INT_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LPASS_UART_INT_SEL_ADDR,m,v,HWIO_TCSR_LPASS_UART_INT_SEL_IN)
#define HWIO_TCSR_LPASS_UART_INT_SEL_LPASS_UART_INT_ENABLE_BMSK                                                           0x7
#define HWIO_TCSR_LPASS_UART_INT_SEL_LPASS_UART_INT_ENABLE_SHFT                                                           0x0

#define HWIO_TCSR_TCSR_LDO_MISC_ADDR                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000b22c)
#define HWIO_TCSR_TCSR_LDO_MISC_RMSK                                                                               0xffffffff
#define HWIO_TCSR_TCSR_LDO_MISC_IN          \
        in_dword_masked(HWIO_TCSR_TCSR_LDO_MISC_ADDR, HWIO_TCSR_TCSR_LDO_MISC_RMSK)
#define HWIO_TCSR_TCSR_LDO_MISC_INM(m)      \
        in_dword_masked(HWIO_TCSR_TCSR_LDO_MISC_ADDR, m)
#define HWIO_TCSR_TCSR_LDO_MISC_OUT(v)      \
        out_dword(HWIO_TCSR_TCSR_LDO_MISC_ADDR,v)
#define HWIO_TCSR_TCSR_LDO_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TCSR_LDO_MISC_ADDR,m,v,HWIO_TCSR_TCSR_LDO_MISC_IN)
#define HWIO_TCSR_TCSR_LDO_MISC_TCSR_LDO_MISC_BMSK                                                                 0xffffffff
#define HWIO_TCSR_TCSR_LDO_MISC_TCSR_LDO_MISC_SHFT                                                                        0x0

#define HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0000b244)
#define HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_RMSK                                                                      0xffffffff
#define HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_IN          \
        in_dword_masked(HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_ADDR, HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_RMSK)
#define HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_INM(m)      \
        in_dword_masked(HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_ADDR, m)
#define HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_OUT(v)      \
        out_dword(HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_ADDR,v)
#define HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_ADDR,m,v,HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_IN)
#define HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_TCSR_USB_PHY_VLS_CLAMP_BMSK                                               0xffffffff
#define HWIO_TCSR_TCSR_USB_PHY_VLS_CLAMP_TCSR_USB_PHY_VLS_CLAMP_SHFT                                                      0x0

#define HWIO_TCSR_USB3_DP_PHYMODE_ADDR                                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x0000b248)
#define HWIO_TCSR_USB3_DP_PHYMODE_RMSK                                                                                    0x1
#define HWIO_TCSR_USB3_DP_PHYMODE_IN          \
        in_dword_masked(HWIO_TCSR_USB3_DP_PHYMODE_ADDR, HWIO_TCSR_USB3_DP_PHYMODE_RMSK)
#define HWIO_TCSR_USB3_DP_PHYMODE_INM(m)      \
        in_dword_masked(HWIO_TCSR_USB3_DP_PHYMODE_ADDR, m)
#define HWIO_TCSR_USB3_DP_PHYMODE_OUT(v)      \
        out_dword(HWIO_TCSR_USB3_DP_PHYMODE_ADDR,v)
#define HWIO_TCSR_USB3_DP_PHYMODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_USB3_DP_PHYMODE_ADDR,m,v,HWIO_TCSR_USB3_DP_PHYMODE_IN)
#define HWIO_TCSR_USB3_DP_PHYMODE_USB3_DP_PHYMODE_BMSK                                                                    0x1
#define HWIO_TCSR_USB3_DP_PHYMODE_USB3_DP_PHYMODE_SHFT                                                                    0x0

#define HWIO_TCSR_QUSB2PHY_CLAMP_DIG_N_1P8_ADDR                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x0000b24c)
#define HWIO_TCSR_QUSB2PHY_CLAMP_DIG_N_1P8_RMSK                                                                           0x1
#define HWIO_TCSR_QUSB2PHY_CLAMP_DIG_N_1P8_IN          \
        in_dword_masked(HWIO_TCSR_QUSB2PHY_CLAMP_DIG_N_1P8_ADDR, HWIO_TCSR_QUSB2PHY_CLAMP_DIG_N_1P8_RMSK)
#define HWIO_TCSR_QUSB2PHY_CLAMP_DIG_N_1P8_INM(m)      \
        in_dword_masked(HWIO_TCSR_QUSB2PHY_CLAMP_DIG_N_1P8_ADDR, m)
#define HWIO_TCSR_QUSB2PHY_CLAMP_DIG_N_1P8_OUT(v)      \
        out_dword(HWIO_TCSR_QUSB2PHY_CLAMP_DIG_N_1P8_ADDR,v)
#define HWIO_TCSR_QUSB2PHY_CLAMP_DIG_N_1P8_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_QUSB2PHY_CLAMP_DIG_N_1P8_ADDR,m,v,HWIO_TCSR_QUSB2PHY_CLAMP_DIG_N_1P8_IN)
#define HWIO_TCSR_QUSB2PHY_CLAMP_DIG_N_1P8_QUSB2PHY_CLAMP_DIG_N_1P8_BMSK                                                  0x1
#define HWIO_TCSR_QUSB2PHY_CLAMP_DIG_N_1P8_QUSB2PHY_CLAMP_DIG_N_1P8_SHFT                                                  0x0

#define HWIO_TCSR_COPSS_USB_CONTROL_WITH_JDR_ADDR                                                                  (TCSR_TCSR_REGS_REG_BASE      + 0x0000b204)
#define HWIO_TCSR_COPSS_USB_CONTROL_WITH_JDR_RMSK                                                                  0xffffffff
#define HWIO_TCSR_COPSS_USB_CONTROL_WITH_JDR_IN          \
        in_dword_masked(HWIO_TCSR_COPSS_USB_CONTROL_WITH_JDR_ADDR, HWIO_TCSR_COPSS_USB_CONTROL_WITH_JDR_RMSK)
#define HWIO_TCSR_COPSS_USB_CONTROL_WITH_JDR_INM(m)      \
        in_dword_masked(HWIO_TCSR_COPSS_USB_CONTROL_WITH_JDR_ADDR, m)
#define HWIO_TCSR_COPSS_USB_CONTROL_WITH_JDR_OUT(v)      \
        out_dword(HWIO_TCSR_COPSS_USB_CONTROL_WITH_JDR_ADDR,v)
#define HWIO_TCSR_COPSS_USB_CONTROL_WITH_JDR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_COPSS_USB_CONTROL_WITH_JDR_ADDR,m,v,HWIO_TCSR_COPSS_USB_CONTROL_WITH_JDR_IN)
#define HWIO_TCSR_COPSS_USB_CONTROL_WITH_JDR_COPSS_USB_CONTROL_WITH_JDR_BMSK                                       0xffffffff
#define HWIO_TCSR_COPSS_USB_CONTROL_WITH_JDR_COPSS_USB_CONTROL_WITH_JDR_SHFT                                              0x0

#define HWIO_TCSR_UFS_SATA_CONTROL_WITH_JDR_ADDR                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x0000b20c)
#define HWIO_TCSR_UFS_SATA_CONTROL_WITH_JDR_RMSK                                                                          0x1
#define HWIO_TCSR_UFS_SATA_CONTROL_WITH_JDR_IN          \
        in_dword_masked(HWIO_TCSR_UFS_SATA_CONTROL_WITH_JDR_ADDR, HWIO_TCSR_UFS_SATA_CONTROL_WITH_JDR_RMSK)
#define HWIO_TCSR_UFS_SATA_CONTROL_WITH_JDR_INM(m)      \
        in_dword_masked(HWIO_TCSR_UFS_SATA_CONTROL_WITH_JDR_ADDR, m)
#define HWIO_TCSR_UFS_SATA_CONTROL_WITH_JDR_OUT(v)      \
        out_dword(HWIO_TCSR_UFS_SATA_CONTROL_WITH_JDR_ADDR,v)
#define HWIO_TCSR_UFS_SATA_CONTROL_WITH_JDR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_UFS_SATA_CONTROL_WITH_JDR_ADDR,m,v,HWIO_TCSR_UFS_SATA_CONTROL_WITH_JDR_IN)
#define HWIO_TCSR_UFS_SATA_CONTROL_WITH_JDR_UFS_SATA_CTRL_SEL_BMSK                                                        0x1
#define HWIO_TCSR_UFS_SATA_CONTROL_WITH_JDR_UFS_SATA_CTRL_SEL_SHFT                                                        0x0

#define HWIO_TCSR_PHSS_QDSS_HW_EVENTS_CTRL_n_ADDR(n)                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000b160 + 0x4 * (n))
#define HWIO_TCSR_PHSS_QDSS_HW_EVENTS_CTRL_n_RMSK                                                                  0x8000007f
#define HWIO_TCSR_PHSS_QDSS_HW_EVENTS_CTRL_n_MAXn                                                                          31
#define HWIO_TCSR_PHSS_QDSS_HW_EVENTS_CTRL_n_INI(n)        \
        in_dword_masked(HWIO_TCSR_PHSS_QDSS_HW_EVENTS_CTRL_n_ADDR(n), HWIO_TCSR_PHSS_QDSS_HW_EVENTS_CTRL_n_RMSK)
#define HWIO_TCSR_PHSS_QDSS_HW_EVENTS_CTRL_n_INMI(n,mask)    \
        in_dword_masked(HWIO_TCSR_PHSS_QDSS_HW_EVENTS_CTRL_n_ADDR(n), mask)
#define HWIO_TCSR_PHSS_QDSS_HW_EVENTS_CTRL_n_OUTI(n,val)    \
        out_dword(HWIO_TCSR_PHSS_QDSS_HW_EVENTS_CTRL_n_ADDR(n),val)
#define HWIO_TCSR_PHSS_QDSS_HW_EVENTS_CTRL_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TCSR_PHSS_QDSS_HW_EVENTS_CTRL_n_ADDR(n),mask,val,HWIO_TCSR_PHSS_QDSS_HW_EVENTS_CTRL_n_INI(n))
#define HWIO_TCSR_PHSS_QDSS_HW_EVENTS_CTRL_n_PHSS_QDSS_HW_EVENTS_EN_BMSK                                           0x80000000
#define HWIO_TCSR_PHSS_QDSS_HW_EVENTS_CTRL_n_PHSS_QDSS_HW_EVENTS_EN_SHFT                                                 0x1f
#define HWIO_TCSR_PHSS_QDSS_HW_EVENTS_CTRL_n_PHSS_QDSS_HW_EVENTS_SEL_BMSK                                                0x7f
#define HWIO_TCSR_PHSS_QDSS_HW_EVENTS_CTRL_n_PHSS_QDSS_HW_EVENTS_SEL_SHFT                                                 0x0

#define HWIO_TCSR_TCSR_GEN_QDSS_HW_EVENTS_CTRL_n_ADDR(n)                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x0000b360 + 0x4 * (n))
#define HWIO_TCSR_TCSR_GEN_QDSS_HW_EVENTS_CTRL_n_RMSK                                                              0x8000001f
#define HWIO_TCSR_TCSR_GEN_QDSS_HW_EVENTS_CTRL_n_MAXn                                                                      31
#define HWIO_TCSR_TCSR_GEN_QDSS_HW_EVENTS_CTRL_n_INI(n)        \
        in_dword_masked(HWIO_TCSR_TCSR_GEN_QDSS_HW_EVENTS_CTRL_n_ADDR(n), HWIO_TCSR_TCSR_GEN_QDSS_HW_EVENTS_CTRL_n_RMSK)
#define HWIO_TCSR_TCSR_GEN_QDSS_HW_EVENTS_CTRL_n_INMI(n,mask)    \
        in_dword_masked(HWIO_TCSR_TCSR_GEN_QDSS_HW_EVENTS_CTRL_n_ADDR(n), mask)
#define HWIO_TCSR_TCSR_GEN_QDSS_HW_EVENTS_CTRL_n_OUTI(n,val)    \
        out_dword(HWIO_TCSR_TCSR_GEN_QDSS_HW_EVENTS_CTRL_n_ADDR(n),val)
#define HWIO_TCSR_TCSR_GEN_QDSS_HW_EVENTS_CTRL_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TCSR_TCSR_GEN_QDSS_HW_EVENTS_CTRL_n_ADDR(n),mask,val,HWIO_TCSR_TCSR_GEN_QDSS_HW_EVENTS_CTRL_n_INI(n))
#define HWIO_TCSR_TCSR_GEN_QDSS_HW_EVENTS_CTRL_n_TCSR_GEN_QDSS_HW_EVENTS_EN_BMSK                                   0x80000000
#define HWIO_TCSR_TCSR_GEN_QDSS_HW_EVENTS_CTRL_n_TCSR_GEN_QDSS_HW_EVENTS_EN_SHFT                                         0x1f
#define HWIO_TCSR_TCSR_GEN_QDSS_HW_EVENTS_CTRL_n_TCSR_GEN_QDSS_HW_EVENTS_SEL_BMSK                                        0x1f
#define HWIO_TCSR_TCSR_GEN_QDSS_HW_EVENTS_CTRL_n_TCSR_GEN_QDSS_HW_EVENTS_SEL_SHFT                                         0x0

#define HWIO_TCSR_TCSR_GEN_MSS0_QDSS_HW_EVENTS_CTRL_n_ADDR(n)                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0000b760 + 0x4 * (n))
#define HWIO_TCSR_TCSR_GEN_MSS0_QDSS_HW_EVENTS_CTRL_n_RMSK                                                         0x80000001
#define HWIO_TCSR_TCSR_GEN_MSS0_QDSS_HW_EVENTS_CTRL_n_MAXn                                                                 31
#define HWIO_TCSR_TCSR_GEN_MSS0_QDSS_HW_EVENTS_CTRL_n_INI(n)        \
        in_dword_masked(HWIO_TCSR_TCSR_GEN_MSS0_QDSS_HW_EVENTS_CTRL_n_ADDR(n), HWIO_TCSR_TCSR_GEN_MSS0_QDSS_HW_EVENTS_CTRL_n_RMSK)
#define HWIO_TCSR_TCSR_GEN_MSS0_QDSS_HW_EVENTS_CTRL_n_INMI(n,mask)    \
        in_dword_masked(HWIO_TCSR_TCSR_GEN_MSS0_QDSS_HW_EVENTS_CTRL_n_ADDR(n), mask)
#define HWIO_TCSR_TCSR_GEN_MSS0_QDSS_HW_EVENTS_CTRL_n_OUTI(n,val)    \
        out_dword(HWIO_TCSR_TCSR_GEN_MSS0_QDSS_HW_EVENTS_CTRL_n_ADDR(n),val)
#define HWIO_TCSR_TCSR_GEN_MSS0_QDSS_HW_EVENTS_CTRL_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TCSR_TCSR_GEN_MSS0_QDSS_HW_EVENTS_CTRL_n_ADDR(n),mask,val,HWIO_TCSR_TCSR_GEN_MSS0_QDSS_HW_EVENTS_CTRL_n_INI(n))
#define HWIO_TCSR_TCSR_GEN_MSS0_QDSS_HW_EVENTS_CTRL_n_TCSR_GEN_MSS0_QDSS_HW_EVENTS_EN_BMSK                         0x80000000
#define HWIO_TCSR_TCSR_GEN_MSS0_QDSS_HW_EVENTS_CTRL_n_TCSR_GEN_MSS0_QDSS_HW_EVENTS_EN_SHFT                               0x1f
#define HWIO_TCSR_TCSR_GEN_MSS0_QDSS_HW_EVENTS_CTRL_n_TCSR_GEN_MSS0_QDSS_HW_EVENTS_SEL_BMSK                               0x1
#define HWIO_TCSR_TCSR_GEN_MSS0_QDSS_HW_EVENTS_CTRL_n_TCSR_GEN_MSS0_QDSS_HW_EVENTS_SEL_SHFT                               0x0

#define HWIO_TCSR_TCSR_GEN_MSS1_QDSS_HW_EVENTS_CTRL_n_ADDR(n)                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0000bf60 + 0x4 * (n))
#define HWIO_TCSR_TCSR_GEN_MSS1_QDSS_HW_EVENTS_CTRL_n_RMSK                                                         0x80000007
#define HWIO_TCSR_TCSR_GEN_MSS1_QDSS_HW_EVENTS_CTRL_n_MAXn                                                                 31
#define HWIO_TCSR_TCSR_GEN_MSS1_QDSS_HW_EVENTS_CTRL_n_INI(n)        \
        in_dword_masked(HWIO_TCSR_TCSR_GEN_MSS1_QDSS_HW_EVENTS_CTRL_n_ADDR(n), HWIO_TCSR_TCSR_GEN_MSS1_QDSS_HW_EVENTS_CTRL_n_RMSK)
#define HWIO_TCSR_TCSR_GEN_MSS1_QDSS_HW_EVENTS_CTRL_n_INMI(n,mask)    \
        in_dword_masked(HWIO_TCSR_TCSR_GEN_MSS1_QDSS_HW_EVENTS_CTRL_n_ADDR(n), mask)
#define HWIO_TCSR_TCSR_GEN_MSS1_QDSS_HW_EVENTS_CTRL_n_OUTI(n,val)    \
        out_dword(HWIO_TCSR_TCSR_GEN_MSS1_QDSS_HW_EVENTS_CTRL_n_ADDR(n),val)
#define HWIO_TCSR_TCSR_GEN_MSS1_QDSS_HW_EVENTS_CTRL_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TCSR_TCSR_GEN_MSS1_QDSS_HW_EVENTS_CTRL_n_ADDR(n),mask,val,HWIO_TCSR_TCSR_GEN_MSS1_QDSS_HW_EVENTS_CTRL_n_INI(n))
#define HWIO_TCSR_TCSR_GEN_MSS1_QDSS_HW_EVENTS_CTRL_n_TCSR_GEN_MSS1_QDSS_HW_EVENTS_EN_BMSK                         0x80000000
#define HWIO_TCSR_TCSR_GEN_MSS1_QDSS_HW_EVENTS_CTRL_n_TCSR_GEN_MSS1_QDSS_HW_EVENTS_EN_SHFT                               0x1f
#define HWIO_TCSR_TCSR_GEN_MSS1_QDSS_HW_EVENTS_CTRL_n_TCSR_GEN_MSS1_QDSS_HW_EVENTS_SEL_LAST_BMSK                          0x4
#define HWIO_TCSR_TCSR_GEN_MSS1_QDSS_HW_EVENTS_CTRL_n_TCSR_GEN_MSS1_QDSS_HW_EVENTS_SEL_LAST_SHFT                          0x2
#define HWIO_TCSR_TCSR_GEN_MSS1_QDSS_HW_EVENTS_CTRL_n_TCSR_GEN_MSS1_QDSS_HW_EVENTS_SEL_BMSK                               0x3
#define HWIO_TCSR_TCSR_GEN_MSS1_QDSS_HW_EVENTS_CTRL_n_TCSR_GEN_MSS1_QDSS_HW_EVENTS_SEL_SHFT                               0x0

#define HWIO_TCSR_QPDI_DISABLE_CFG_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00001000)
#define HWIO_TCSR_QPDI_DISABLE_CFG_RMSK                                                                                 0x303
#define HWIO_TCSR_QPDI_DISABLE_CFG_IN          \
        in_dword_masked(HWIO_TCSR_QPDI_DISABLE_CFG_ADDR, HWIO_TCSR_QPDI_DISABLE_CFG_RMSK)
#define HWIO_TCSR_QPDI_DISABLE_CFG_INM(m)      \
        in_dword_masked(HWIO_TCSR_QPDI_DISABLE_CFG_ADDR, m)
#define HWIO_TCSR_QPDI_DISABLE_CFG_OUT(v)      \
        out_dword(HWIO_TCSR_QPDI_DISABLE_CFG_ADDR,v)
#define HWIO_TCSR_QPDI_DISABLE_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_QPDI_DISABLE_CFG_ADDR,m,v,HWIO_TCSR_QPDI_DISABLE_CFG_IN)
#define HWIO_TCSR_QPDI_DISABLE_CFG_QPDI_SPMI_DBG_ACK_BMSK                                                               0x200
#define HWIO_TCSR_QPDI_DISABLE_CFG_QPDI_SPMI_DBG_ACK_SHFT                                                                 0x9
#define HWIO_TCSR_QPDI_DISABLE_CFG_QPDI_SPMI_DBG_REQ_BMSK                                                               0x100
#define HWIO_TCSR_QPDI_DISABLE_CFG_QPDI_SPMI_DBG_REQ_SHFT                                                                 0x8
#define HWIO_TCSR_QPDI_DISABLE_CFG_SPMI_HANDSHAKE_DISABLE_BMSK                                                            0x2
#define HWIO_TCSR_QPDI_DISABLE_CFG_SPMI_HANDSHAKE_DISABLE_SHFT                                                            0x1
#define HWIO_TCSR_QPDI_DISABLE_CFG_QPDI_DISABLE_CFG_BMSK                                                                  0x1
#define HWIO_TCSR_QPDI_DISABLE_CFG_QPDI_DISABLE_CFG_SHFT                                                                  0x0

#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_ADDR                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x00016000)
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_RMSK                                                                          0x3
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_IN          \
        in_dword_masked(HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_ADDR, HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_RMSK)
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_ADDR, m)
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_OUT(v)      \
        out_dword(HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_ADDR,v)
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_ADDR,m,v,HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_IN)
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_TEST_EN_1_BMSK                                                                0x2
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_TEST_EN_1_SHFT                                                                0x1
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_TEST_DATA_1_BMSK                                                              0x1
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_1_TEST_DATA_1_SHFT                                                              0x0

#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_ADDR                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x00016004)
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_RMSK                                                                          0x3
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_IN          \
        in_dword_masked(HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_ADDR, HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_RMSK)
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_ADDR, m)
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_OUT(v)      \
        out_dword(HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_ADDR,v)
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_ADDR,m,v,HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_IN)
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_TEST_EN_0_BMSK                                                                0x2
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_TEST_EN_0_SHFT                                                                0x1
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_TEST_DATA_0_BMSK                                                              0x1
#define HWIO_TCSR_DIFFERENTIAL_TEST_CLOCK_0_TEST_DATA_0_SHFT                                                              0x0

#define HWIO_TCSR_BIAS_REF_LS_ATEST_ADDR                                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x00017000)
#define HWIO_TCSR_BIAS_REF_LS_ATEST_RMSK                                                                                 0xff
#define HWIO_TCSR_BIAS_REF_LS_ATEST_IN          \
        in_dword_masked(HWIO_TCSR_BIAS_REF_LS_ATEST_ADDR, HWIO_TCSR_BIAS_REF_LS_ATEST_RMSK)
#define HWIO_TCSR_BIAS_REF_LS_ATEST_INM(m)      \
        in_dword_masked(HWIO_TCSR_BIAS_REF_LS_ATEST_ADDR, m)
#define HWIO_TCSR_BIAS_REF_LS_ATEST_OUT(v)      \
        out_dword(HWIO_TCSR_BIAS_REF_LS_ATEST_ADDR,v)
#define HWIO_TCSR_BIAS_REF_LS_ATEST_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_BIAS_REF_LS_ATEST_ADDR,m,v,HWIO_TCSR_BIAS_REF_LS_ATEST_IN)
#define HWIO_TCSR_BIAS_REF_LS_ATEST_AUXBUF_EN_SAPRE_BMSK                                                                 0x80
#define HWIO_TCSR_BIAS_REF_LS_ATEST_AUXBUF_EN_SAPRE_SHFT                                                                  0x7
#define HWIO_TCSR_BIAS_REF_LS_ATEST_ATEST_EN_SPARE_BMSK                                                                  0x40
#define HWIO_TCSR_BIAS_REF_LS_ATEST_ATEST_EN_SPARE_SHFT                                                                   0x6
#define HWIO_TCSR_BIAS_REF_LS_ATEST_AUXBUF_EN_3_BMSK                                                                     0x20
#define HWIO_TCSR_BIAS_REF_LS_ATEST_AUXBUF_EN_3_SHFT                                                                      0x5
#define HWIO_TCSR_BIAS_REF_LS_ATEST_ATEST_EN_3_BMSK                                                                      0x10
#define HWIO_TCSR_BIAS_REF_LS_ATEST_ATEST_EN_3_SHFT                                                                       0x4
#define HWIO_TCSR_BIAS_REF_LS_ATEST_AUXBUF_EN_2_BMSK                                                                      0x8
#define HWIO_TCSR_BIAS_REF_LS_ATEST_AUXBUF_EN_2_SHFT                                                                      0x3
#define HWIO_TCSR_BIAS_REF_LS_ATEST_ATEST_EN_2_BMSK                                                                       0x4
#define HWIO_TCSR_BIAS_REF_LS_ATEST_ATEST_EN_2_SHFT                                                                       0x2
#define HWIO_TCSR_BIAS_REF_LS_ATEST_AUXBUF_EN_1_BMSK                                                                      0x2
#define HWIO_TCSR_BIAS_REF_LS_ATEST_AUXBUF_EN_1_SHFT                                                                      0x1
#define HWIO_TCSR_BIAS_REF_LS_ATEST_ATEST_EN_1_BMSK                                                                       0x1
#define HWIO_TCSR_BIAS_REF_LS_ATEST_ATEST_EN_1_SHFT                                                                       0x0

#define HWIO_TCSR_LDO_SLEEP_CTRL_ADDR                                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x0000c000)
#define HWIO_TCSR_LDO_SLEEP_CTRL_RMSK                                                                                     0x1
#define HWIO_TCSR_LDO_SLEEP_CTRL_IN          \
        in_dword_masked(HWIO_TCSR_LDO_SLEEP_CTRL_ADDR, HWIO_TCSR_LDO_SLEEP_CTRL_RMSK)
#define HWIO_TCSR_LDO_SLEEP_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_SLEEP_CTRL_ADDR, m)
#define HWIO_TCSR_LDO_SLEEP_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_SLEEP_CTRL_ADDR,v)
#define HWIO_TCSR_LDO_SLEEP_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_SLEEP_CTRL_ADDR,m,v,HWIO_TCSR_LDO_SLEEP_CTRL_IN)
#define HWIO_TCSR_LDO_SLEEP_CTRL_LDO_SLEEP_BMSK                                                                           0x1
#define HWIO_TCSR_LDO_SLEEP_CTRL_LDO_SLEEP_SHFT                                                                           0x0

#define HWIO_TCSR_LDO_UPDATE_STATE_CTRL_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000c004)
#define HWIO_TCSR_LDO_UPDATE_STATE_CTRL_RMSK                                                                              0x1
#define HWIO_TCSR_LDO_UPDATE_STATE_CTRL_IN          \
        in_dword_masked(HWIO_TCSR_LDO_UPDATE_STATE_CTRL_ADDR, HWIO_TCSR_LDO_UPDATE_STATE_CTRL_RMSK)
#define HWIO_TCSR_LDO_UPDATE_STATE_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_UPDATE_STATE_CTRL_ADDR, m)
#define HWIO_TCSR_LDO_UPDATE_STATE_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_UPDATE_STATE_CTRL_ADDR,v)
#define HWIO_TCSR_LDO_UPDATE_STATE_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_UPDATE_STATE_CTRL_ADDR,m,v,HWIO_TCSR_LDO_UPDATE_STATE_CTRL_IN)
#define HWIO_TCSR_LDO_UPDATE_STATE_CTRL_LDO_UPDATE_STATE_BMSK                                                             0x1
#define HWIO_TCSR_LDO_UPDATE_STATE_CTRL_LDO_UPDATE_STATE_SHFT                                                             0x0

#define HWIO_TCSR_LDO_OBIAS_CTRL_ADDR                                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x0000c008)
#define HWIO_TCSR_LDO_OBIAS_CTRL_RMSK                                                                                     0x1
#define HWIO_TCSR_LDO_OBIAS_CTRL_IN          \
        in_dword_masked(HWIO_TCSR_LDO_OBIAS_CTRL_ADDR, HWIO_TCSR_LDO_OBIAS_CTRL_RMSK)
#define HWIO_TCSR_LDO_OBIAS_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_OBIAS_CTRL_ADDR, m)
#define HWIO_TCSR_LDO_OBIAS_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_OBIAS_CTRL_ADDR,v)
#define HWIO_TCSR_LDO_OBIAS_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_OBIAS_CTRL_ADDR,m,v,HWIO_TCSR_LDO_OBIAS_CTRL_IN)
#define HWIO_TCSR_LDO_OBIAS_CTRL_LDO_OBIAS_ON_BMSK                                                                        0x1
#define HWIO_TCSR_LDO_OBIAS_CTRL_LDO_OBIAS_ON_SHFT                                                                        0x0

#define HWIO_TCSR_LDO_VREF_CONFIG_ADDR                                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x0000c00c)
#define HWIO_TCSR_LDO_VREF_CONFIG_RMSK                                                                                    0xf
#define HWIO_TCSR_LDO_VREF_CONFIG_IN          \
        in_dword_masked(HWIO_TCSR_LDO_VREF_CONFIG_ADDR, HWIO_TCSR_LDO_VREF_CONFIG_RMSK)
#define HWIO_TCSR_LDO_VREF_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_VREF_CONFIG_ADDR, m)
#define HWIO_TCSR_LDO_VREF_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_VREF_CONFIG_ADDR,v)
#define HWIO_TCSR_LDO_VREF_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_VREF_CONFIG_ADDR,m,v,HWIO_TCSR_LDO_VREF_CONFIG_IN)
#define HWIO_TCSR_LDO_VREF_CONFIG_LDO_VREF_CONFIG_BMSK                                                                    0xf
#define HWIO_TCSR_LDO_VREF_CONFIG_LDO_VREF_CONFIG_SHFT                                                                    0x0

#define HWIO_TCSR_LDO_IB_CONFIG_ADDR                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000c010)
#define HWIO_TCSR_LDO_IB_CONFIG_RMSK                                                                                      0x7
#define HWIO_TCSR_LDO_IB_CONFIG_IN          \
        in_dword_masked(HWIO_TCSR_LDO_IB_CONFIG_ADDR, HWIO_TCSR_LDO_IB_CONFIG_RMSK)
#define HWIO_TCSR_LDO_IB_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_IB_CONFIG_ADDR, m)
#define HWIO_TCSR_LDO_IB_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_IB_CONFIG_ADDR,v)
#define HWIO_TCSR_LDO_IB_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_IB_CONFIG_ADDR,m,v,HWIO_TCSR_LDO_IB_CONFIG_IN)
#define HWIO_TCSR_LDO_IB_CONFIG_LDO_IB_CONFIG_BMSK                                                                        0x7
#define HWIO_TCSR_LDO_IB_CONFIG_LDO_IB_CONFIG_SHFT                                                                        0x0

#define HWIO_TCSR_LDO_BGC_CONFIG_ADDR                                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x0000c014)
#define HWIO_TCSR_LDO_BGC_CONFIG_RMSK                                                                                     0x7
#define HWIO_TCSR_LDO_BGC_CONFIG_IN          \
        in_dword_masked(HWIO_TCSR_LDO_BGC_CONFIG_ADDR, HWIO_TCSR_LDO_BGC_CONFIG_RMSK)
#define HWIO_TCSR_LDO_BGC_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_BGC_CONFIG_ADDR, m)
#define HWIO_TCSR_LDO_BGC_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_BGC_CONFIG_ADDR,v)
#define HWIO_TCSR_LDO_BGC_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_BGC_CONFIG_ADDR,m,v,HWIO_TCSR_LDO_BGC_CONFIG_IN)
#define HWIO_TCSR_LDO_BGC_CONFIG_LDO_BGC_BMSK                                                                             0x7
#define HWIO_TCSR_LDO_BGC_CONFIG_LDO_BGC_SHFT                                                                             0x0

#define HWIO_TCSR_LDO_VREF_CTRL_ADDR                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000c018)
#define HWIO_TCSR_LDO_VREF_CTRL_RMSK                                                                                  0x10001
#define HWIO_TCSR_LDO_VREF_CTRL_IN          \
        in_dword_masked(HWIO_TCSR_LDO_VREF_CTRL_ADDR, HWIO_TCSR_LDO_VREF_CTRL_RMSK)
#define HWIO_TCSR_LDO_VREF_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_VREF_CTRL_ADDR, m)
#define HWIO_TCSR_LDO_VREF_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_VREF_CTRL_ADDR,v)
#define HWIO_TCSR_LDO_VREF_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_VREF_CTRL_ADDR,m,v,HWIO_TCSR_LDO_VREF_CTRL_IN)
#define HWIO_TCSR_LDO_VREF_CTRL_LDO_VREF_SEL_OVR_BMSK                                                                 0x10000
#define HWIO_TCSR_LDO_VREF_CTRL_LDO_VREF_SEL_OVR_SHFT                                                                    0x10
#define HWIO_TCSR_LDO_VREF_CTRL_LDO_VREF_SEL_SW_BMSK                                                                      0x1
#define HWIO_TCSR_LDO_VREF_CTRL_LDO_VREF_SEL_SW_SHFT                                                                      0x0

#define HWIO_TCSR_LDO_LD_EN_ADDR                                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x0000c01c)
#define HWIO_TCSR_LDO_LD_EN_RMSK                                                                                   0x80000000
#define HWIO_TCSR_LDO_LD_EN_IN          \
        in_dword_masked(HWIO_TCSR_LDO_LD_EN_ADDR, HWIO_TCSR_LDO_LD_EN_RMSK)
#define HWIO_TCSR_LDO_LD_EN_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_LD_EN_ADDR, m)
#define HWIO_TCSR_LDO_LD_EN_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_LD_EN_ADDR,v)
#define HWIO_TCSR_LDO_LD_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_LD_EN_ADDR,m,v,HWIO_TCSR_LDO_LD_EN_IN)
#define HWIO_TCSR_LDO_LD_EN_LDO_LD_EN_BMSK                                                                         0x80000000
#define HWIO_TCSR_LDO_LD_EN_LDO_LD_EN_SHFT                                                                               0x1f

#define HWIO_TCSR_LDO_LD_CTRL_ADDR                                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x0000c020)
#define HWIO_TCSR_LDO_LD_CTRL_RMSK                                                                                   0xff00ff
#define HWIO_TCSR_LDO_LD_CTRL_IN          \
        in_dword_masked(HWIO_TCSR_LDO_LD_CTRL_ADDR, HWIO_TCSR_LDO_LD_CTRL_RMSK)
#define HWIO_TCSR_LDO_LD_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_LD_CTRL_ADDR, m)
#define HWIO_TCSR_LDO_LD_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_LD_CTRL_ADDR,v)
#define HWIO_TCSR_LDO_LD_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_LD_CTRL_ADDR,m,v,HWIO_TCSR_LDO_LD_CTRL_IN)
#define HWIO_TCSR_LDO_LD_CTRL_LDO_LD_MSB_BMSK                                                                        0xff0000
#define HWIO_TCSR_LDO_LD_CTRL_LDO_LD_MSB_SHFT                                                                            0x10
#define HWIO_TCSR_LDO_LD_CTRL_LDO_LD_LSB_BMSK                                                                            0xff
#define HWIO_TCSR_LDO_LD_CTRL_LDO_LD_LSB_SHFT                                                                             0x0

#define HWIO_TCSR_LDO_OSC_RESETB_ADDR                                                                              (TCSR_TCSR_REGS_REG_BASE      + 0x0000c024)
#define HWIO_TCSR_LDO_OSC_RESETB_RMSK                                                                              0x80000000
#define HWIO_TCSR_LDO_OSC_RESETB_IN          \
        in_dword_masked(HWIO_TCSR_LDO_OSC_RESETB_ADDR, HWIO_TCSR_LDO_OSC_RESETB_RMSK)
#define HWIO_TCSR_LDO_OSC_RESETB_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_OSC_RESETB_ADDR, m)
#define HWIO_TCSR_LDO_OSC_RESETB_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_OSC_RESETB_ADDR,v)
#define HWIO_TCSR_LDO_OSC_RESETB_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_OSC_RESETB_ADDR,m,v,HWIO_TCSR_LDO_OSC_RESETB_IN)
#define HWIO_TCSR_LDO_OSC_RESETB_LDO_OSC_RESETB_BMSK                                                               0x80000000
#define HWIO_TCSR_LDO_OSC_RESETB_LDO_OSC_RESETB_SHFT                                                                     0x1f

#define HWIO_TCSR_LDO_OSC_CTRL_ADDR                                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x0000c028)
#define HWIO_TCSR_LDO_OSC_CTRL_RMSK                                                                                       0x3
#define HWIO_TCSR_LDO_OSC_CTRL_IN          \
        in_dword_masked(HWIO_TCSR_LDO_OSC_CTRL_ADDR, HWIO_TCSR_LDO_OSC_CTRL_RMSK)
#define HWIO_TCSR_LDO_OSC_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_OSC_CTRL_ADDR, m)
#define HWIO_TCSR_LDO_OSC_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_OSC_CTRL_ADDR,v)
#define HWIO_TCSR_LDO_OSC_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_OSC_CTRL_ADDR,m,v,HWIO_TCSR_LDO_OSC_CTRL_IN)
#define HWIO_TCSR_LDO_OSC_CTRL_LDO_OSC_CTRL_BMSK                                                                          0x3
#define HWIO_TCSR_LDO_OSC_CTRL_LDO_OSC_CTRL_SHFT                                                                          0x0

#define HWIO_TCSR_LDO_DFT_EN_CTRL_ADDR                                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x0000c02c)
#define HWIO_TCSR_LDO_DFT_EN_CTRL_RMSK                                                                             0x80000000
#define HWIO_TCSR_LDO_DFT_EN_CTRL_IN          \
        in_dword_masked(HWIO_TCSR_LDO_DFT_EN_CTRL_ADDR, HWIO_TCSR_LDO_DFT_EN_CTRL_RMSK)
#define HWIO_TCSR_LDO_DFT_EN_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_DFT_EN_CTRL_ADDR, m)
#define HWIO_TCSR_LDO_DFT_EN_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_DFT_EN_CTRL_ADDR,v)
#define HWIO_TCSR_LDO_DFT_EN_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_DFT_EN_CTRL_ADDR,m,v,HWIO_TCSR_LDO_DFT_EN_CTRL_IN)
#define HWIO_TCSR_LDO_DFT_EN_CTRL_LDO_DFT_EN_BMSK                                                                  0x80000000
#define HWIO_TCSR_LDO_DFT_EN_CTRL_LDO_DFT_EN_SHFT                                                                        0x1f

#define HWIO_TCSR_LDO_DFT_CTRL_ADDR                                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x0000c030)
#define HWIO_TCSR_LDO_DFT_CTRL_RMSK                                                                                       0x7
#define HWIO_TCSR_LDO_DFT_CTRL_IN          \
        in_dword_masked(HWIO_TCSR_LDO_DFT_CTRL_ADDR, HWIO_TCSR_LDO_DFT_CTRL_RMSK)
#define HWIO_TCSR_LDO_DFT_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_LDO_DFT_CTRL_ADDR, m)
#define HWIO_TCSR_LDO_DFT_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_LDO_DFT_CTRL_ADDR,v)
#define HWIO_TCSR_LDO_DFT_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_LDO_DFT_CTRL_ADDR,m,v,HWIO_TCSR_LDO_DFT_CTRL_IN)
#define HWIO_TCSR_LDO_DFT_CTRL_LDO_DFT_CONFIG_BMSK                                                                        0x7
#define HWIO_TCSR_LDO_DFT_CTRL_LDO_DFT_CONFIG_SHFT                                                                        0x0

#define HWIO_TCSR_COMPILER_VDDLPI_ACC_0_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000d000)
#define HWIO_TCSR_COMPILER_VDDLPI_ACC_0_RMSK                                                                       0xffffffff
#define HWIO_TCSR_COMPILER_VDDLPI_ACC_0_IN          \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDLPI_ACC_0_ADDR, HWIO_TCSR_COMPILER_VDDLPI_ACC_0_RMSK)
#define HWIO_TCSR_COMPILER_VDDLPI_ACC_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDLPI_ACC_0_ADDR, m)
#define HWIO_TCSR_COMPILER_VDDLPI_ACC_0_COMPILER_VDDLPI_ACC_0_BMSK                                                 0xffffffff
#define HWIO_TCSR_COMPILER_VDDLPI_ACC_0_COMPILER_VDDLPI_ACC_0_SHFT                                                        0x0

#define HWIO_TCSR_COMPILER_VDDLPI_ACC_1_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000d004)
#define HWIO_TCSR_COMPILER_VDDLPI_ACC_1_RMSK                                                                       0xffffffff
#define HWIO_TCSR_COMPILER_VDDLPI_ACC_1_IN          \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDLPI_ACC_1_ADDR, HWIO_TCSR_COMPILER_VDDLPI_ACC_1_RMSK)
#define HWIO_TCSR_COMPILER_VDDLPI_ACC_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDLPI_ACC_1_ADDR, m)
#define HWIO_TCSR_COMPILER_VDDLPI_ACC_1_COMPILER_VDDLPI_ACC_1_BMSK                                                 0xffffffff
#define HWIO_TCSR_COMPILER_VDDLPI_ACC_1_COMPILER_VDDLPI_ACC_1_SHFT                                                        0x0

#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000d080)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_RMSK                                                                        0xffffffff
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_IN          \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDCX_ACC_0_ADDR, HWIO_TCSR_COMPILER_VDDCX_ACC_0_RMSK)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDCX_ACC_0_ADDR, m)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_COMPILER_VDDCX_ACC_0_BMSK                                                   0xffffffff
#define HWIO_TCSR_COMPILER_VDDCX_ACC_0_COMPILER_VDDCX_ACC_0_SHFT                                                          0x0

#define HWIO_TCSR_COMPILER_VDDCX_ACC_1_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000d084)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_1_RMSK                                                                        0xffffffff
#define HWIO_TCSR_COMPILER_VDDCX_ACC_1_IN          \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDCX_ACC_1_ADDR, HWIO_TCSR_COMPILER_VDDCX_ACC_1_RMSK)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDCX_ACC_1_ADDR, m)
#define HWIO_TCSR_COMPILER_VDDCX_ACC_1_COMPILER_VDDCX_ACC_1_BMSK                                                   0xffffffff
#define HWIO_TCSR_COMPILER_VDDCX_ACC_1_COMPILER_VDDCX_ACC_1_SHFT                                                          0x0

#define HWIO_TCSR_COMPILER_VDDGFX_ACC_0_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000d100)
#define HWIO_TCSR_COMPILER_VDDGFX_ACC_0_RMSK                                                                       0xffffffff
#define HWIO_TCSR_COMPILER_VDDGFX_ACC_0_IN          \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDGFX_ACC_0_ADDR, HWIO_TCSR_COMPILER_VDDGFX_ACC_0_RMSK)
#define HWIO_TCSR_COMPILER_VDDGFX_ACC_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDGFX_ACC_0_ADDR, m)
#define HWIO_TCSR_COMPILER_VDDGFX_ACC_0_COMPILER_VDDGFX_ACC_0_BMSK                                                 0xffffffff
#define HWIO_TCSR_COMPILER_VDDGFX_ACC_0_COMPILER_VDDGFX_ACC_0_SHFT                                                        0x0

#define HWIO_TCSR_COMPILER_VDDGFX_ACC_1_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000d104)
#define HWIO_TCSR_COMPILER_VDDGFX_ACC_1_RMSK                                                                       0xffffffff
#define HWIO_TCSR_COMPILER_VDDGFX_ACC_1_IN          \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDGFX_ACC_1_ADDR, HWIO_TCSR_COMPILER_VDDGFX_ACC_1_RMSK)
#define HWIO_TCSR_COMPILER_VDDGFX_ACC_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDGFX_ACC_1_ADDR, m)
#define HWIO_TCSR_COMPILER_VDDGFX_ACC_1_COMPILER_VDDGFX_ACC_1_BMSK                                                 0xffffffff
#define HWIO_TCSR_COMPILER_VDDGFX_ACC_1_COMPILER_VDDGFX_ACC_1_SHFT                                                        0x0

#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000d1c0)
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_RMSK                                                                       0xffffffff
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_IN          \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDMSS_ACC_0_ADDR, HWIO_TCSR_COMPILER_VDDMSS_ACC_0_RMSK)
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDMSS_ACC_0_ADDR, m)
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_COMPILER_VDDMSS_ACC_0_BMSK                                                 0xffffffff
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_0_COMPILER_VDDMSS_ACC_0_SHFT                                                        0x0

#define HWIO_TCSR_COMPILER_VDDMSS_ACC_1_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0000d1c4)
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_1_RMSK                                                                       0xffffffff
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_1_IN          \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDMSS_ACC_1_ADDR, HWIO_TCSR_COMPILER_VDDMSS_ACC_1_RMSK)
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_COMPILER_VDDMSS_ACC_1_ADDR, m)
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_1_COMPILER_VDDMSS_ACC_1_BMSK                                                 0xffffffff
#define HWIO_TCSR_COMPILER_VDDMSS_ACC_1_COMPILER_VDDMSS_ACC_1_SHFT                                                        0x0

#define HWIO_TCSR_CUSTOM_ACC_QCRF4221_CUSTOM4P_VDDMSS_ADDR                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0000d1d0)
#define HWIO_TCSR_CUSTOM_ACC_QCRF4221_CUSTOM4P_VDDMSS_RMSK                                                               0xff
#define HWIO_TCSR_CUSTOM_ACC_QCRF4221_CUSTOM4P_VDDMSS_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_QCRF4221_CUSTOM4P_VDDMSS_ADDR, HWIO_TCSR_CUSTOM_ACC_QCRF4221_CUSTOM4P_VDDMSS_RMSK)
#define HWIO_TCSR_CUSTOM_ACC_QCRF4221_CUSTOM4P_VDDMSS_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_QCRF4221_CUSTOM4P_VDDMSS_ADDR, m)
#define HWIO_TCSR_CUSTOM_ACC_QCRF4221_CUSTOM4P_VDDMSS_CUSTOM_ACC_QCRF4221_CUSTOM4P_VDDMSS_BMSK                           0xff
#define HWIO_TCSR_CUSTOM_ACC_QCRF4221_CUSTOM4P_VDDMSS_CUSTOM_ACC_QCRF4221_CUSTOM4P_VDDMSS_SHFT                            0x0

#define HWIO_TCSR_CUSTOM_ACC_SPARE_VDDMSS_ADDR                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x0000d1d4)
#define HWIO_TCSR_CUSTOM_ACC_SPARE_VDDMSS_RMSK                                                                           0xff
#define HWIO_TCSR_CUSTOM_ACC_SPARE_VDDMSS_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_SPARE_VDDMSS_ADDR, HWIO_TCSR_CUSTOM_ACC_SPARE_VDDMSS_RMSK)
#define HWIO_TCSR_CUSTOM_ACC_SPARE_VDDMSS_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_SPARE_VDDMSS_ADDR, m)
#define HWIO_TCSR_CUSTOM_ACC_SPARE_VDDMSS_CUSTOM_ACC_SPARE_VDDMSS_BMSK                                                   0xff
#define HWIO_TCSR_CUSTOM_ACC_SPARE_VDDMSS_CUSTOM_ACC_SPARE_VDDMSS_SHFT                                                    0x0

#define HWIO_TCSR_CUSTOM_ACC_Q6_VDDCX_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0000d1e0)
#define HWIO_TCSR_CUSTOM_ACC_Q6_VDDCX_RMSK                                                                               0xff
#define HWIO_TCSR_CUSTOM_ACC_Q6_VDDCX_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_Q6_VDDCX_ADDR, HWIO_TCSR_CUSTOM_ACC_Q6_VDDCX_RMSK)
#define HWIO_TCSR_CUSTOM_ACC_Q6_VDDCX_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_Q6_VDDCX_ADDR, m)
#define HWIO_TCSR_CUSTOM_ACC_Q6_VDDCX_CUSTOM_ACC_Q6_VDDCX_BMSK                                                           0xff
#define HWIO_TCSR_CUSTOM_ACC_Q6_VDDCX_CUSTOM_ACC_Q6_VDDCX_SHFT                                                            0x0

#define HWIO_TCSR_CUSTOM_ACC_SPARE_VDDCX_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0000d1e4)
#define HWIO_TCSR_CUSTOM_ACC_SPARE_VDDCX_RMSK                                                                            0xff
#define HWIO_TCSR_CUSTOM_ACC_SPARE_VDDCX_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_SPARE_VDDCX_ADDR, HWIO_TCSR_CUSTOM_ACC_SPARE_VDDCX_RMSK)
#define HWIO_TCSR_CUSTOM_ACC_SPARE_VDDCX_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_SPARE_VDDCX_ADDR, m)
#define HWIO_TCSR_CUSTOM_ACC_SPARE_VDDCX_CUSTOM_ACC_SPARE_VDDCX_BMSK                                                     0xff
#define HWIO_TCSR_CUSTOM_ACC_SPARE_VDDCX_CUSTOM_ACC_SPARE_VDDCX_SHFT                                                      0x0

#define HWIO_TCSR_CUSTOM_ACC_QCRF3211_CUSTOM3P_VDDGFX_ADDR                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0000d110)
#define HWIO_TCSR_CUSTOM_ACC_QCRF3211_CUSTOM3P_VDDGFX_RMSK                                                               0xff
#define HWIO_TCSR_CUSTOM_ACC_QCRF3211_CUSTOM3P_VDDGFX_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_QCRF3211_CUSTOM3P_VDDGFX_ADDR, HWIO_TCSR_CUSTOM_ACC_QCRF3211_CUSTOM3P_VDDGFX_RMSK)
#define HWIO_TCSR_CUSTOM_ACC_QCRF3211_CUSTOM3P_VDDGFX_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_QCRF3211_CUSTOM3P_VDDGFX_ADDR, m)
#define HWIO_TCSR_CUSTOM_ACC_QCRF3211_CUSTOM3P_VDDGFX_CUSTOM_ACC_QCRF3211_CUSTOM3P_VDDGFX_BMSK                           0xff
#define HWIO_TCSR_CUSTOM_ACC_QCRF3211_CUSTOM3P_VDDGFX_CUSTOM_ACC_QCRF3211_CUSTOM3P_VDDGFX_SHFT                            0x0

#define HWIO_TCSR_CUSTOM_ACC_SPARE_VDDGFX_ADDR                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x0000d114)
#define HWIO_TCSR_CUSTOM_ACC_SPARE_VDDGFX_RMSK                                                                           0xff
#define HWIO_TCSR_CUSTOM_ACC_SPARE_VDDGFX_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_SPARE_VDDGFX_ADDR, HWIO_TCSR_CUSTOM_ACC_SPARE_VDDGFX_RMSK)
#define HWIO_TCSR_CUSTOM_ACC_SPARE_VDDGFX_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_SPARE_VDDGFX_ADDR, m)
#define HWIO_TCSR_CUSTOM_ACC_SPARE_VDDGFX_CUSTOM_ACC_SPARE_VDDGFX_BMSK                                                   0xff
#define HWIO_TCSR_CUSTOM_ACC_SPARE_VDDGFX_CUSTOM_ACC_SPARE_VDDGFX_SHFT                                                    0x0

#define HWIO_TCSR_CUSTOM_ACC_QCSRAM1111_BOLTMEM_VDDMSS_ADDR                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000d1e8)
#define HWIO_TCSR_CUSTOM_ACC_QCSRAM1111_BOLTMEM_VDDMSS_RMSK                                                              0xff
#define HWIO_TCSR_CUSTOM_ACC_QCSRAM1111_BOLTMEM_VDDMSS_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_QCSRAM1111_BOLTMEM_VDDMSS_ADDR, HWIO_TCSR_CUSTOM_ACC_QCSRAM1111_BOLTMEM_VDDMSS_RMSK)
#define HWIO_TCSR_CUSTOM_ACC_QCSRAM1111_BOLTMEM_VDDMSS_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_QCSRAM1111_BOLTMEM_VDDMSS_ADDR, m)
#define HWIO_TCSR_CUSTOM_ACC_QCSRAM1111_BOLTMEM_VDDMSS_CUSTOM_ACC_QCSRAM1111_BOLTMEM_VDDMSS_BMSK                         0xff
#define HWIO_TCSR_CUSTOM_ACC_QCSRAM1111_BOLTMEM_VDDMSS_CUSTOM_ACC_QCSRAM1111_BOLTMEM_VDDMSS_SHFT                          0x0

#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE5_ADDR                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x0000d1ec)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE5_RMSK                                                                      0xff
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE5_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE5_ADDR, HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE5_RMSK)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE5_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE5_ADDR, m)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE5_CUSTOM_ACC_KRYOBSILVER_TYPE5_BMSK                                         0xff
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE5_CUSTOM_ACC_KRYOBSILVER_TYPE5_SHFT                                          0x0

#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE6_ADDR                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x0000d1f0)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE6_RMSK                                                                      0xff
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE6_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE6_ADDR, HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE6_RMSK)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE6_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE6_ADDR, m)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE6_CUSTOM_ACC_KRYOBSILVER_TYPE6_BMSK                                         0xff
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE6_CUSTOM_ACC_KRYOBSILVER_TYPE6_SHFT                                          0x0

#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE7_ADDR                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x0000d1f4)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE7_RMSK                                                                      0xff
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE7_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE7_ADDR, HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE7_RMSK)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE7_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE7_ADDR, m)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE7_CUSTOM_ACC_KRYOBSILVER_TYPE7_BMSK                                         0xff
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE7_CUSTOM_ACC_KRYOBSILVER_TYPE7_SHFT                                          0x0

#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE8_ADDR                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x0000d1f8)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE8_RMSK                                                                      0xff
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE8_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE8_ADDR, HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE8_RMSK)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE8_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE8_ADDR, m)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE8_CUSTOM_ACC_KRYOBSILVER_TYPE8_BMSK                                         0xff
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE8_CUSTOM_ACC_KRYOBSILVER_TYPE8_SHFT                                          0x0

#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE9_ADDR                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x0000d1fc)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE9_RMSK                                                                      0xff
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE9_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE9_ADDR, HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE9_RMSK)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE9_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE9_ADDR, m)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE9_CUSTOM_ACC_KRYOBSILVER_TYPE9_BMSK                                         0xff
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE9_CUSTOM_ACC_KRYOBSILVER_TYPE9_SHFT                                          0x0

#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE10_ADDR                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000d200)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE10_RMSK                                                                     0xff
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE10_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE10_ADDR, HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE10_RMSK)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE10_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE10_ADDR, m)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE10_CUSTOM_ACC_KRYOBSILVER_TYPE10_BMSK                                       0xff
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE10_CUSTOM_ACC_KRYOBSILVER_TYPE10_SHFT                                        0x0

#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE11_ADDR                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000d204)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE11_RMSK                                                                     0xff
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE11_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE11_ADDR, HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE11_RMSK)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE11_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE11_ADDR, m)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE11_CUSTOM_ACC_KRYOBSILVER_TYPE11_BMSK                                       0xff
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE11_CUSTOM_ACC_KRYOBSILVER_TYPE11_SHFT                                        0x0

#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE12_ADDR                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000d208)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE12_RMSK                                                                     0xff
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE12_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE12_ADDR, HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE12_RMSK)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE12_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE12_ADDR, m)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE12_CUSTOM_ACC_KRYOBSILVER_TYPE12_BMSK                                       0xff
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE12_CUSTOM_ACC_KRYOBSILVER_TYPE12_SHFT                                        0x0

#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE13_ADDR                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000d20c)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE13_RMSK                                                                     0xff
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE13_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE13_ADDR, HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE13_RMSK)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE13_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE13_ADDR, m)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE13_CUSTOM_ACC_KRYOBSILVER_TYPE13_BMSK                                       0xff
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE13_CUSTOM_ACC_KRYOBSILVER_TYPE13_SHFT                                        0x0

#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE14_ADDR                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000d210)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE14_RMSK                                                                     0xff
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE14_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE14_ADDR, HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE14_RMSK)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE14_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE14_ADDR, m)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE14_CUSTOM_ACC_KRYOBSILVER_TYPE14_BMSK                                       0xff
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE14_CUSTOM_ACC_KRYOBSILVER_TYPE14_SHFT                                        0x0

#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE15_ADDR                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000d214)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE15_RMSK                                                                     0xff
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE15_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE15_ADDR, HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE15_RMSK)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE15_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE15_ADDR, m)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE15_CUSTOM_ACC_KRYOBSILVER_TYPE15_BMSK                                       0xff
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE15_CUSTOM_ACC_KRYOBSILVER_TYPE15_SHFT                                        0x0

#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE16_ADDR                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000d218)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE16_RMSK                                                                     0xff
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE16_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE16_ADDR, HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE16_RMSK)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE16_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE16_ADDR, m)
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE16_CUSTOM_ACC_KRYOBSILVER_TYPE16_BMSK                                       0xff
#define HWIO_TCSR_CUSTOM_ACC_KRYOBSILVER_TYPE16_CUSTOM_ACC_KRYOBSILVER_TYPE16_SHFT                                        0x0

#define HWIO_TCSR_CUSTOM_ACC_2PRF_2S_VDDMSS_ADDR                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x0000d21c)
#define HWIO_TCSR_CUSTOM_ACC_2PRF_2S_VDDMSS_RMSK                                                                         0xff
#define HWIO_TCSR_CUSTOM_ACC_2PRF_2S_VDDMSS_IN          \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_2PRF_2S_VDDMSS_ADDR, HWIO_TCSR_CUSTOM_ACC_2PRF_2S_VDDMSS_RMSK)
#define HWIO_TCSR_CUSTOM_ACC_2PRF_2S_VDDMSS_INM(m)      \
        in_dword_masked(HWIO_TCSR_CUSTOM_ACC_2PRF_2S_VDDMSS_ADDR, m)
#define HWIO_TCSR_CUSTOM_ACC_2PRF_2S_VDDMSS_CUSTOM_ACC_2PRF_2S_VDDMSS_BMSK                                               0xff
#define HWIO_TCSR_CUSTOM_ACC_2PRF_2S_VDDMSS_CUSTOM_ACC_2PRF_2S_VDDMSS_SHFT                                                0x0

#define HWIO_TCSR_MEM_ARRY_STBY_ADDR                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x0000d180)
#define HWIO_TCSR_MEM_ARRY_STBY_RMSK                                                                                      0x1
#define HWIO_TCSR_MEM_ARRY_STBY_IN          \
        in_dword_masked(HWIO_TCSR_MEM_ARRY_STBY_ADDR, HWIO_TCSR_MEM_ARRY_STBY_RMSK)
#define HWIO_TCSR_MEM_ARRY_STBY_INM(m)      \
        in_dword_masked(HWIO_TCSR_MEM_ARRY_STBY_ADDR, m)
#define HWIO_TCSR_MEM_ARRY_STBY_OUT(v)      \
        out_dword(HWIO_TCSR_MEM_ARRY_STBY_ADDR,v)
#define HWIO_TCSR_MEM_ARRY_STBY_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MEM_ARRY_STBY_ADDR,m,v,HWIO_TCSR_MEM_ARRY_STBY_IN)
#define HWIO_TCSR_MEM_ARRY_STBY_MEM_ARRY_STBY_N_BMSK                                                                      0x1
#define HWIO_TCSR_MEM_ARRY_STBY_MEM_ARRY_STBY_N_SHFT                                                                      0x0

#define HWIO_TCSR_MEM_SVS_SEL_VDDCX_ADDR                                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x0000e004)
#define HWIO_TCSR_MEM_SVS_SEL_VDDCX_RMSK                                                                                  0x1
#define HWIO_TCSR_MEM_SVS_SEL_VDDCX_IN          \
        in_dword_masked(HWIO_TCSR_MEM_SVS_SEL_VDDCX_ADDR, HWIO_TCSR_MEM_SVS_SEL_VDDCX_RMSK)
#define HWIO_TCSR_MEM_SVS_SEL_VDDCX_INM(m)      \
        in_dword_masked(HWIO_TCSR_MEM_SVS_SEL_VDDCX_ADDR, m)
#define HWIO_TCSR_MEM_SVS_SEL_VDDCX_OUT(v)      \
        out_dword(HWIO_TCSR_MEM_SVS_SEL_VDDCX_ADDR,v)
#define HWIO_TCSR_MEM_SVS_SEL_VDDCX_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MEM_SVS_SEL_VDDCX_ADDR,m,v,HWIO_TCSR_MEM_SVS_SEL_VDDCX_IN)
#define HWIO_TCSR_MEM_SVS_SEL_VDDCX_MEM_SVS_SEL_VDDCX_BMSK                                                                0x1
#define HWIO_TCSR_MEM_SVS_SEL_VDDCX_MEM_SVS_SEL_VDDCX_SHFT                                                                0x0

#define HWIO_TCSR_WCSS_MEM_SVS_SEL_VDDCX_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0000e008)
#define HWIO_TCSR_WCSS_MEM_SVS_SEL_VDDCX_RMSK                                                                             0x1
#define HWIO_TCSR_WCSS_MEM_SVS_SEL_VDDCX_IN          \
        in_dword_masked(HWIO_TCSR_WCSS_MEM_SVS_SEL_VDDCX_ADDR, HWIO_TCSR_WCSS_MEM_SVS_SEL_VDDCX_RMSK)
#define HWIO_TCSR_WCSS_MEM_SVS_SEL_VDDCX_INM(m)      \
        in_dword_masked(HWIO_TCSR_WCSS_MEM_SVS_SEL_VDDCX_ADDR, m)
#define HWIO_TCSR_WCSS_MEM_SVS_SEL_VDDCX_OUT(v)      \
        out_dword(HWIO_TCSR_WCSS_MEM_SVS_SEL_VDDCX_ADDR,v)
#define HWIO_TCSR_WCSS_MEM_SVS_SEL_VDDCX_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_WCSS_MEM_SVS_SEL_VDDCX_ADDR,m,v,HWIO_TCSR_WCSS_MEM_SVS_SEL_VDDCX_IN)
#define HWIO_TCSR_WCSS_MEM_SVS_SEL_VDDCX_WCSS_MEM_SVS_SEL_VDDCX_BMSK                                                      0x1
#define HWIO_TCSR_WCSS_MEM_SVS_SEL_VDDCX_WCSS_MEM_SVS_SEL_VDDCX_SHFT                                                      0x0

#define HWIO_TCSR_MEM_SVS_SEL_VDDGFX_ADDR                                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x0000f004)
#define HWIO_TCSR_MEM_SVS_SEL_VDDGFX_RMSK                                                                                 0x1
#define HWIO_TCSR_MEM_SVS_SEL_VDDGFX_IN          \
        in_dword_masked(HWIO_TCSR_MEM_SVS_SEL_VDDGFX_ADDR, HWIO_TCSR_MEM_SVS_SEL_VDDGFX_RMSK)
#define HWIO_TCSR_MEM_SVS_SEL_VDDGFX_INM(m)      \
        in_dword_masked(HWIO_TCSR_MEM_SVS_SEL_VDDGFX_ADDR, m)
#define HWIO_TCSR_MEM_SVS_SEL_VDDGFX_OUT(v)      \
        out_dword(HWIO_TCSR_MEM_SVS_SEL_VDDGFX_ADDR,v)
#define HWIO_TCSR_MEM_SVS_SEL_VDDGFX_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MEM_SVS_SEL_VDDGFX_ADDR,m,v,HWIO_TCSR_MEM_SVS_SEL_VDDGFX_IN)
#define HWIO_TCSR_MEM_SVS_SEL_VDDGFX_MEM_SVS_SEL_VDDGFX_BMSK                                                              0x1
#define HWIO_TCSR_MEM_SVS_SEL_VDDGFX_MEM_SVS_SEL_VDDGFX_SHFT                                                              0x0

#define HWIO_TCSR_MEM_SVS_SEL_VDDLPI_ADDR                                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x00010000)
#define HWIO_TCSR_MEM_SVS_SEL_VDDLPI_RMSK                                                                                 0x1
#define HWIO_TCSR_MEM_SVS_SEL_VDDLPI_IN          \
        in_dword_masked(HWIO_TCSR_MEM_SVS_SEL_VDDLPI_ADDR, HWIO_TCSR_MEM_SVS_SEL_VDDLPI_RMSK)
#define HWIO_TCSR_MEM_SVS_SEL_VDDLPI_INM(m)      \
        in_dword_masked(HWIO_TCSR_MEM_SVS_SEL_VDDLPI_ADDR, m)
#define HWIO_TCSR_MEM_SVS_SEL_VDDLPI_OUT(v)      \
        out_dword(HWIO_TCSR_MEM_SVS_SEL_VDDLPI_ADDR,v)
#define HWIO_TCSR_MEM_SVS_SEL_VDDLPI_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MEM_SVS_SEL_VDDLPI_ADDR,m,v,HWIO_TCSR_MEM_SVS_SEL_VDDLPI_IN)
#define HWIO_TCSR_MEM_SVS_SEL_VDDLPI_MEM_SVS_SEL_VDDLPI_BMSK                                                              0x1
#define HWIO_TCSR_MEM_SVS_SEL_VDDLPI_MEM_SVS_SEL_VDDLPI_SHFT                                                              0x0

#define HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0000b220)
#define HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_RMSK                                                                             0x3ff
#define HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_IN          \
        in_dword_masked(HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_ADDR, HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_RMSK)
#define HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_ADDR, m)
#define HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_OUT(v)      \
        out_dword(HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_ADDR,v)
#define HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_ADDR,m,v,HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_IN)
#define HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_DDR_SS_DEBUG_BUS_SEL_BMSK                                                        0x3ff
#define HWIO_TCSR_DDR_SS_DEBUG_BUS_SEL_DDR_SS_DEBUG_BUS_SEL_SHFT                                                          0x0

#define HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_ADDR                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x00011000)
#define HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_RMSK                                                                  0x1
#define HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_IN          \
        in_dword_masked(HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_ADDR, HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_RMSK)
#define HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_INM(m)      \
        in_dword_masked(HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_ADDR, m)
#define HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_OUT(v)      \
        out_dword(HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_ADDR,v)
#define HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_ADDR,m,v,HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_IN)
#define HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_VSENSE_CONTROLLER_ENABLE_REGISTER_BMSK                                0x1
#define HWIO_TCSR_VSENSE_CONTROLLER_ENABLE_REGISTER_VSENSE_CONTROLLER_ENABLE_REGISTER_SHFT                                0x0

#define HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_ADDR                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x00012000)
#define HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_RMSK                                                                   0xffffffff
#define HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_IN          \
        in_dword_masked(HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_ADDR, HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_RMSK)
#define HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_INM(m)      \
        in_dword_masked(HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_ADDR, m)
#define HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_OUT(v)      \
        out_dword(HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_ADDR,v)
#define HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_ADDR,m,v,HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_IN)
#define HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_TCSR_RESET_DEBUG_SW_ENTRY_BMSK                                         0xffffffff
#define HWIO_TCSR_TCSR_RESET_DEBUG_SW_ENTRY_TCSR_RESET_DEBUG_SW_ENTRY_SHFT                                                0x0

#define HWIO_TCSR_TCSR_BOOT_MISC_DETECT_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x00013000)
#define HWIO_TCSR_TCSR_BOOT_MISC_DETECT_RMSK                                                                       0xffffffff
#define HWIO_TCSR_TCSR_BOOT_MISC_DETECT_IN          \
        in_dword_masked(HWIO_TCSR_TCSR_BOOT_MISC_DETECT_ADDR, HWIO_TCSR_TCSR_BOOT_MISC_DETECT_RMSK)
#define HWIO_TCSR_TCSR_BOOT_MISC_DETECT_INM(m)      \
        in_dword_masked(HWIO_TCSR_TCSR_BOOT_MISC_DETECT_ADDR, m)
#define HWIO_TCSR_TCSR_BOOT_MISC_DETECT_OUT(v)      \
        out_dword(HWIO_TCSR_TCSR_BOOT_MISC_DETECT_ADDR,v)
#define HWIO_TCSR_TCSR_BOOT_MISC_DETECT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TCSR_BOOT_MISC_DETECT_ADDR,m,v,HWIO_TCSR_TCSR_BOOT_MISC_DETECT_IN)
#define HWIO_TCSR_TCSR_BOOT_MISC_DETECT_TCSR_BOOT_MISC_DETECT_BMSK                                                 0xffffffff
#define HWIO_TCSR_TCSR_BOOT_MISC_DETECT_TCSR_BOOT_MISC_DETECT_SHFT                                                        0x0

#define HWIO_TCSR_TZ_WONCE_n_ADDR(n)                                                                               (TCSR_TCSR_REGS_REG_BASE      + 0x00014000 + 0x4 * (n))
#define HWIO_TCSR_TZ_WONCE_n_RMSK                                                                                  0xffffffff
#define HWIO_TCSR_TZ_WONCE_n_MAXn                                                                                          15
#define HWIO_TCSR_TZ_WONCE_n_INI(n)        \
        in_dword_masked(HWIO_TCSR_TZ_WONCE_n_ADDR(n), HWIO_TCSR_TZ_WONCE_n_RMSK)
#define HWIO_TCSR_TZ_WONCE_n_INMI(n,mask)    \
        in_dword_masked(HWIO_TCSR_TZ_WONCE_n_ADDR(n), mask)
#define HWIO_TCSR_TZ_WONCE_n_OUTI(n,val)    \
        out_dword(HWIO_TCSR_TZ_WONCE_n_ADDR(n),val)
#define HWIO_TCSR_TZ_WONCE_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TCSR_TZ_WONCE_n_ADDR(n),mask,val,HWIO_TCSR_TZ_WONCE_n_INI(n))
#define HWIO_TCSR_TZ_WONCE_n_TZ_WONCE_ADDRESS_BMSK                                                                 0xffffffff
#define HWIO_TCSR_TZ_WONCE_n_TZ_WONCE_ADDRESS_SHFT                                                                        0x0

#define HWIO_TCSR_QREFS_RPT_CONFIG_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00015000)
#define HWIO_TCSR_QREFS_RPT_CONFIG_RMSK                                                                                0xffff
#define HWIO_TCSR_QREFS_RPT_CONFIG_IN          \
        in_dword_masked(HWIO_TCSR_QREFS_RPT_CONFIG_ADDR, HWIO_TCSR_QREFS_RPT_CONFIG_RMSK)
#define HWIO_TCSR_QREFS_RPT_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_QREFS_RPT_CONFIG_ADDR, m)
#define HWIO_TCSR_QREFS_RPT_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_QREFS_RPT_CONFIG_ADDR,v)
#define HWIO_TCSR_QREFS_RPT_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_QREFS_RPT_CONFIG_ADDR,m,v,HWIO_TCSR_QREFS_RPT_CONFIG_IN)
#define HWIO_TCSR_QREFS_RPT_CONFIG_QREFS_RPT_CONFIG_BUS_SELECT_BMSK                                                    0xffff
#define HWIO_TCSR_QREFS_RPT_CONFIG_QREFS_RPT_CONFIG_BUS_SELECT_SHFT                                                       0x0

#define HWIO_TCSR_QREFS_TXVBG_CONFIG_ADDR                                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x00015004)
#define HWIO_TCSR_QREFS_TXVBG_CONFIG_RMSK                                                                              0xffff
#define HWIO_TCSR_QREFS_TXVBG_CONFIG_IN          \
        in_dword_masked(HWIO_TCSR_QREFS_TXVBG_CONFIG_ADDR, HWIO_TCSR_QREFS_TXVBG_CONFIG_RMSK)
#define HWIO_TCSR_QREFS_TXVBG_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_QREFS_TXVBG_CONFIG_ADDR, m)
#define HWIO_TCSR_QREFS_TXVBG_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_QREFS_TXVBG_CONFIG_ADDR,v)
#define HWIO_TCSR_QREFS_TXVBG_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_QREFS_TXVBG_CONFIG_ADDR,m,v,HWIO_TCSR_QREFS_TXVBG_CONFIG_IN)
#define HWIO_TCSR_QREFS_TXVBG_CONFIG_QREFS_TXVBG_CONFIG_BMSK                                                           0xffff
#define HWIO_TCSR_QREFS_TXVBG_CONFIG_QREFS_TXVBG_CONFIG_SHFT                                                              0x0

#define HWIO_TCSR_QREFS_CXO_RX3_CONFIG_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x00015008)
#define HWIO_TCSR_QREFS_CXO_RX3_CONFIG_RMSK                                                                              0xff
#define HWIO_TCSR_QREFS_CXO_RX3_CONFIG_IN          \
        in_dword_masked(HWIO_TCSR_QREFS_CXO_RX3_CONFIG_ADDR, HWIO_TCSR_QREFS_CXO_RX3_CONFIG_RMSK)
#define HWIO_TCSR_QREFS_CXO_RX3_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_QREFS_CXO_RX3_CONFIG_ADDR, m)
#define HWIO_TCSR_QREFS_CXO_RX3_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_QREFS_CXO_RX3_CONFIG_ADDR,v)
#define HWIO_TCSR_QREFS_CXO_RX3_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_QREFS_CXO_RX3_CONFIG_ADDR,m,v,HWIO_TCSR_QREFS_CXO_RX3_CONFIG_IN)
#define HWIO_TCSR_QREFS_CXO_RX3_CONFIG_QREFS_CXO_RX3_CONFIG_BMSK                                                         0xff
#define HWIO_TCSR_QREFS_CXO_RX3_CONFIG_QREFS_CXO_RX3_CONFIG_SHFT                                                          0x0

#define HWIO_TCSR_QREFS_CXO_RX2_CONFIG_ADDR                                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0001500c)
#define HWIO_TCSR_QREFS_CXO_RX2_CONFIG_RMSK                                                                              0xff
#define HWIO_TCSR_QREFS_CXO_RX2_CONFIG_IN          \
        in_dword_masked(HWIO_TCSR_QREFS_CXO_RX2_CONFIG_ADDR, HWIO_TCSR_QREFS_CXO_RX2_CONFIG_RMSK)
#define HWIO_TCSR_QREFS_CXO_RX2_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_QREFS_CXO_RX2_CONFIG_ADDR, m)
#define HWIO_TCSR_QREFS_CXO_RX2_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_QREFS_CXO_RX2_CONFIG_ADDR,v)
#define HWIO_TCSR_QREFS_CXO_RX2_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_QREFS_CXO_RX2_CONFIG_ADDR,m,v,HWIO_TCSR_QREFS_CXO_RX2_CONFIG_IN)
#define HWIO_TCSR_QREFS_CXO_RX2_CONFIG_QREFS_CXO_RX2_CONFIG_BMSK                                                         0xff
#define HWIO_TCSR_QREFS_CXO_RX2_CONFIG_QREFS_CXO_RX2_CONFIG_SHFT                                                          0x0

#define HWIO_TCSR_QREFS_CXO_RPT2_CONFIG_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x00015010)
#define HWIO_TCSR_QREFS_CXO_RPT2_CONFIG_RMSK                                                                             0xff
#define HWIO_TCSR_QREFS_CXO_RPT2_CONFIG_IN          \
        in_dword_masked(HWIO_TCSR_QREFS_CXO_RPT2_CONFIG_ADDR, HWIO_TCSR_QREFS_CXO_RPT2_CONFIG_RMSK)
#define HWIO_TCSR_QREFS_CXO_RPT2_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_QREFS_CXO_RPT2_CONFIG_ADDR, m)
#define HWIO_TCSR_QREFS_CXO_RPT2_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_QREFS_CXO_RPT2_CONFIG_ADDR,v)
#define HWIO_TCSR_QREFS_CXO_RPT2_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_QREFS_CXO_RPT2_CONFIG_ADDR,m,v,HWIO_TCSR_QREFS_CXO_RPT2_CONFIG_IN)
#define HWIO_TCSR_QREFS_CXO_RPT2_CONFIG_QREFS_CXO_RPT2_CONFIG_BMSK                                                       0xff
#define HWIO_TCSR_QREFS_CXO_RPT2_CONFIG_QREFS_CXO_RPT2_CONFIG_SHFT                                                        0x0

#define HWIO_TCSR_QREFS_CXO_TXVBG1_CONFIG_ADDR                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x00015014)
#define HWIO_TCSR_QREFS_CXO_TXVBG1_CONFIG_RMSK                                                                         0xffff
#define HWIO_TCSR_QREFS_CXO_TXVBG1_CONFIG_IN          \
        in_dword_masked(HWIO_TCSR_QREFS_CXO_TXVBG1_CONFIG_ADDR, HWIO_TCSR_QREFS_CXO_TXVBG1_CONFIG_RMSK)
#define HWIO_TCSR_QREFS_CXO_TXVBG1_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_QREFS_CXO_TXVBG1_CONFIG_ADDR, m)
#define HWIO_TCSR_QREFS_CXO_TXVBG1_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_QREFS_CXO_TXVBG1_CONFIG_ADDR,v)
#define HWIO_TCSR_QREFS_CXO_TXVBG1_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_QREFS_CXO_TXVBG1_CONFIG_ADDR,m,v,HWIO_TCSR_QREFS_CXO_TXVBG1_CONFIG_IN)
#define HWIO_TCSR_QREFS_CXO_TXVBG1_CONFIG_QREFS_CXO_TXVBG1_CONFIG_BMSK                                                 0xffff
#define HWIO_TCSR_QREFS_CXO_TXVBG1_CONFIG_QREFS_CXO_TXVBG1_CONFIG_SHFT                                                    0x0

#define HWIO_TCSR_QREFS_CXO2_RX0_CONFIG_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x00015018)
#define HWIO_TCSR_QREFS_CXO2_RX0_CONFIG_RMSK                                                                             0xff
#define HWIO_TCSR_QREFS_CXO2_RX0_CONFIG_IN          \
        in_dword_masked(HWIO_TCSR_QREFS_CXO2_RX0_CONFIG_ADDR, HWIO_TCSR_QREFS_CXO2_RX0_CONFIG_RMSK)
#define HWIO_TCSR_QREFS_CXO2_RX0_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_QREFS_CXO2_RX0_CONFIG_ADDR, m)
#define HWIO_TCSR_QREFS_CXO2_RX0_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_QREFS_CXO2_RX0_CONFIG_ADDR,v)
#define HWIO_TCSR_QREFS_CXO2_RX0_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_QREFS_CXO2_RX0_CONFIG_ADDR,m,v,HWIO_TCSR_QREFS_CXO2_RX0_CONFIG_IN)
#define HWIO_TCSR_QREFS_CXO2_RX0_CONFIG_QREFS_CXO2_RX0_CONFIG_BMSK                                                       0xff
#define HWIO_TCSR_QREFS_CXO2_RX0_CONFIG_QREFS_CXO2_RX0_CONFIG_SHFT                                                        0x0

#define HWIO_TCSR_QREFS_CXO_RPT4_CONFIG_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0001501c)
#define HWIO_TCSR_QREFS_CXO_RPT4_CONFIG_RMSK                                                                             0xff
#define HWIO_TCSR_QREFS_CXO_RPT4_CONFIG_IN          \
        in_dword_masked(HWIO_TCSR_QREFS_CXO_RPT4_CONFIG_ADDR, HWIO_TCSR_QREFS_CXO_RPT4_CONFIG_RMSK)
#define HWIO_TCSR_QREFS_CXO_RPT4_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_QREFS_CXO_RPT4_CONFIG_ADDR, m)
#define HWIO_TCSR_QREFS_CXO_RPT4_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_QREFS_CXO_RPT4_CONFIG_ADDR,v)
#define HWIO_TCSR_QREFS_CXO_RPT4_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_QREFS_CXO_RPT4_CONFIG_ADDR,m,v,HWIO_TCSR_QREFS_CXO_RPT4_CONFIG_IN)
#define HWIO_TCSR_QREFS_CXO_RPT4_CONFIG_QREFS_CXO_RPT4_CONFIG_BMSK                                                       0xff
#define HWIO_TCSR_QREFS_CXO_RPT4_CONFIG_QREFS_CXO_RPT4_CONFIG_SHFT                                                        0x0

#define HWIO_TCSR_QREFS_CXO_RPT3_CONFIG_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x00015020)
#define HWIO_TCSR_QREFS_CXO_RPT3_CONFIG_RMSK                                                                             0xff
#define HWIO_TCSR_QREFS_CXO_RPT3_CONFIG_IN          \
        in_dword_masked(HWIO_TCSR_QREFS_CXO_RPT3_CONFIG_ADDR, HWIO_TCSR_QREFS_CXO_RPT3_CONFIG_RMSK)
#define HWIO_TCSR_QREFS_CXO_RPT3_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_QREFS_CXO_RPT3_CONFIG_ADDR, m)
#define HWIO_TCSR_QREFS_CXO_RPT3_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_QREFS_CXO_RPT3_CONFIG_ADDR,v)
#define HWIO_TCSR_QREFS_CXO_RPT3_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_QREFS_CXO_RPT3_CONFIG_ADDR,m,v,HWIO_TCSR_QREFS_CXO_RPT3_CONFIG_IN)
#define HWIO_TCSR_QREFS_CXO_RPT3_CONFIG_QREFS_CXO_RPT3_CONFIG_BMSK                                                       0xff
#define HWIO_TCSR_QREFS_CXO_RPT3_CONFIG_QREFS_CXO_RPT3_CONFIG_SHFT                                                        0x0

#define HWIO_TCSR_QREFS_CXO_RPT1_CONFIG_ADDR                                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x00015024)
#define HWIO_TCSR_QREFS_CXO_RPT1_CONFIG_RMSK                                                                             0xff
#define HWIO_TCSR_QREFS_CXO_RPT1_CONFIG_IN          \
        in_dword_masked(HWIO_TCSR_QREFS_CXO_RPT1_CONFIG_ADDR, HWIO_TCSR_QREFS_CXO_RPT1_CONFIG_RMSK)
#define HWIO_TCSR_QREFS_CXO_RPT1_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_QREFS_CXO_RPT1_CONFIG_ADDR, m)
#define HWIO_TCSR_QREFS_CXO_RPT1_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_QREFS_CXO_RPT1_CONFIG_ADDR,v)
#define HWIO_TCSR_QREFS_CXO_RPT1_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_QREFS_CXO_RPT1_CONFIG_ADDR,m,v,HWIO_TCSR_QREFS_CXO_RPT1_CONFIG_IN)
#define HWIO_TCSR_QREFS_CXO_RPT1_CONFIG_QREFS_CXO_RPT1_CONFIG_BMSK                                                       0xff
#define HWIO_TCSR_QREFS_CXO_RPT1_CONFIG_QREFS_CXO_RPT1_CONFIG_SHFT                                                        0x0

#define HWIO_TCSR_QZIP_CTL_ST_ADDR                                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x00015028)
#define HWIO_TCSR_QZIP_CTL_ST_RMSK                                                                                       0xff
#define HWIO_TCSR_QZIP_CTL_ST_IN          \
        in_dword_masked(HWIO_TCSR_QZIP_CTL_ST_ADDR, HWIO_TCSR_QZIP_CTL_ST_RMSK)
#define HWIO_TCSR_QZIP_CTL_ST_INM(m)      \
        in_dword_masked(HWIO_TCSR_QZIP_CTL_ST_ADDR, m)
#define HWIO_TCSR_QZIP_CTL_ST_OUT(v)      \
        out_dword(HWIO_TCSR_QZIP_CTL_ST_ADDR,v)
#define HWIO_TCSR_QZIP_CTL_ST_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_QZIP_CTL_ST_ADDR,m,v,HWIO_TCSR_QZIP_CTL_ST_IN)
#define HWIO_TCSR_QZIP_CTL_ST_QZIP_CTL_ST_BMSK                                                                           0xff
#define HWIO_TCSR_QZIP_CTL_ST_QZIP_CTL_ST_SHFT                                                                            0x0

#define HWIO_TCSR_TIC_CNOC_NS_ADDR                                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x0000b3e0)
#define HWIO_TCSR_TIC_CNOC_NS_RMSK                                                                                        0x1
#define HWIO_TCSR_TIC_CNOC_NS_IN          \
        in_dword_masked(HWIO_TCSR_TIC_CNOC_NS_ADDR, HWIO_TCSR_TIC_CNOC_NS_RMSK)
#define HWIO_TCSR_TIC_CNOC_NS_INM(m)      \
        in_dword_masked(HWIO_TCSR_TIC_CNOC_NS_ADDR, m)
#define HWIO_TCSR_TIC_CNOC_NS_OUT(v)      \
        out_dword(HWIO_TCSR_TIC_CNOC_NS_ADDR,v)
#define HWIO_TCSR_TIC_CNOC_NS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_TIC_CNOC_NS_ADDR,m,v,HWIO_TCSR_TIC_CNOC_NS_IN)
#define HWIO_TCSR_TIC_CNOC_NS_TIC_CNOC_NS_BMSK                                                                            0x1
#define HWIO_TCSR_TIC_CNOC_NS_TIC_CNOC_NS_SHFT                                                                            0x0

#define HWIO_TCSR_CONN_BOX_SPARE_0_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x0000b3e4)
#define HWIO_TCSR_CONN_BOX_SPARE_0_RMSK                                                                            0xffffffff
#define HWIO_TCSR_CONN_BOX_SPARE_0_IN          \
        in_dword_masked(HWIO_TCSR_CONN_BOX_SPARE_0_ADDR, HWIO_TCSR_CONN_BOX_SPARE_0_RMSK)
#define HWIO_TCSR_CONN_BOX_SPARE_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_CONN_BOX_SPARE_0_ADDR, m)
#define HWIO_TCSR_CONN_BOX_SPARE_0_OUT(v)      \
        out_dword(HWIO_TCSR_CONN_BOX_SPARE_0_ADDR,v)
#define HWIO_TCSR_CONN_BOX_SPARE_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_CONN_BOX_SPARE_0_ADDR,m,v,HWIO_TCSR_CONN_BOX_SPARE_0_IN)
#define HWIO_TCSR_CONN_BOX_SPARE_0_CONN_BOX_SPARE_0_BMSK                                                           0xffffffff
#define HWIO_TCSR_CONN_BOX_SPARE_0_CONN_BOX_SPARE_0_SHFT                                                                  0x0

#define HWIO_TCSR_CONN_BOX_SPARE_1_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x0000b3e8)
#define HWIO_TCSR_CONN_BOX_SPARE_1_RMSK                                                                            0xffffffff
#define HWIO_TCSR_CONN_BOX_SPARE_1_IN          \
        in_dword_masked(HWIO_TCSR_CONN_BOX_SPARE_1_ADDR, HWIO_TCSR_CONN_BOX_SPARE_1_RMSK)
#define HWIO_TCSR_CONN_BOX_SPARE_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_CONN_BOX_SPARE_1_ADDR, m)
#define HWIO_TCSR_CONN_BOX_SPARE_1_OUT(v)      \
        out_dword(HWIO_TCSR_CONN_BOX_SPARE_1_ADDR,v)
#define HWIO_TCSR_CONN_BOX_SPARE_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_CONN_BOX_SPARE_1_ADDR,m,v,HWIO_TCSR_CONN_BOX_SPARE_1_IN)
#define HWIO_TCSR_CONN_BOX_SPARE_1_CONN_BOX_SPARE_1_BMSK                                                           0xffffffff
#define HWIO_TCSR_CONN_BOX_SPARE_1_CONN_BOX_SPARE_1_SHFT                                                                  0x0

#define HWIO_TCSR_CONN_BOX_SPARE_2_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x0000b3ec)
#define HWIO_TCSR_CONN_BOX_SPARE_2_RMSK                                                                            0xffffffff
#define HWIO_TCSR_CONN_BOX_SPARE_2_IN          \
        in_dword_masked(HWIO_TCSR_CONN_BOX_SPARE_2_ADDR, HWIO_TCSR_CONN_BOX_SPARE_2_RMSK)
#define HWIO_TCSR_CONN_BOX_SPARE_2_INM(m)      \
        in_dword_masked(HWIO_TCSR_CONN_BOX_SPARE_2_ADDR, m)
#define HWIO_TCSR_CONN_BOX_SPARE_2_OUT(v)      \
        out_dword(HWIO_TCSR_CONN_BOX_SPARE_2_ADDR,v)
#define HWIO_TCSR_CONN_BOX_SPARE_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_CONN_BOX_SPARE_2_ADDR,m,v,HWIO_TCSR_CONN_BOX_SPARE_2_IN)
#define HWIO_TCSR_CONN_BOX_SPARE_2_CONN_BOX_SPARE_2_BMSK                                                           0xffffffff
#define HWIO_TCSR_CONN_BOX_SPARE_2_CONN_BOX_SPARE_2_SHFT                                                                  0x0

#define HWIO_TCSR_Q6SS_COREPWR_ON_ADDR                                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x0000b3f0)
#define HWIO_TCSR_Q6SS_COREPWR_ON_RMSK                                                                                    0x1
#define HWIO_TCSR_Q6SS_COREPWR_ON_IN          \
        in_dword_masked(HWIO_TCSR_Q6SS_COREPWR_ON_ADDR, HWIO_TCSR_Q6SS_COREPWR_ON_RMSK)
#define HWIO_TCSR_Q6SS_COREPWR_ON_INM(m)      \
        in_dword_masked(HWIO_TCSR_Q6SS_COREPWR_ON_ADDR, m)
#define HWIO_TCSR_Q6SS_COREPWR_ON_Q6SS_COREPWR_ON_BMSK                                                                    0x1
#define HWIO_TCSR_Q6SS_COREPWR_ON_Q6SS_COREPWR_ON_SHFT                                                                    0x0

#define HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_ADDR                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x00018000)
#define HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_RMSK                                                                0xffffffff
#define HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_IN          \
        in_dword_masked(HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_ADDR, HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_RMSK)
#define HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_INM(m)      \
        in_dword_masked(HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_ADDR, m)
#define HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_OUT(v)      \
        out_dword(HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_ADDR,v)
#define HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_ADDR,m,v,HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_IN)
#define HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_CFG_BITS_SHFT_BMSK                                                  0xffffffff
#define HWIO_TCSR_MASTER_CFG_COMPUTE_SIGNALING_CFG_BITS_SHFT_SHFT                                                         0x0

#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_ADDR                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00019000)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_RMSK                                                             0xffffffff
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_IN          \
        in_dword_masked(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_ADDR, HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_RMSK)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_ADDR, m)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_OUT(v)      \
        out_dword(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_ADDR,v)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_ADDR,m,v,HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_IN)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_USER_COMPUTE_SIGNALING_WRITE_STATUS_BMSK                         0xffffffff
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_0_USER_COMPUTE_SIGNALING_WRITE_STATUS_SHFT                                0x0

#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_ADDR                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00019004)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_RMSK                                                             0xffffffff
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_IN          \
        in_dword_masked(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_ADDR, HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_RMSK)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_ADDR, m)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_OUT(v)      \
        out_dword(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_ADDR,v)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_ADDR,m,v,HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_IN)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_USER_COMPUTE_SIGNALING_WRITE_STATUS_BMSK                         0xffffffff
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_USER_1_USER_COMPUTE_SIGNALING_WRITE_STATUS_SHFT                                0x0

#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_USER_ADDR                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0001a000)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_USER_RMSK                                                      0xffffffff
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_USER_IN          \
        in_dword_masked(HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_USER_ADDR, HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_USER_RMSK)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_USER_INM(m)      \
        in_dword_masked(HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_USER_ADDR, m)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_USER_PROCESSOR_0_STATUS_USER_BMSK                              0xffffffff
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_USER_PROCESSOR_0_STATUS_USER_SHFT                                     0x0

#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_CLEAR_USER_ADDR                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0001a400)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_CLEAR_USER_RMSK                                                       0xffffffff
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_CLEAR_USER_OUT(v)      \
        out_dword(HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_CLEAR_USER_ADDR,v)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_CLEAR_USER_PROCESSOR_0_CLEAR_USER_BMSK                                0xffffffff
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_CLEAR_USER_PROCESSOR_0_CLEAR_USER_SHFT                                       0x0

#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_ADDR                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0001a800)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_RMSK                                                        0xffffffff
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_IN          \
        in_dword_masked(HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_ADDR, HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_RMSK)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_INM(m)      \
        in_dword_masked(HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_ADDR, m)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_OUT(v)      \
        out_dword(HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_ADDR,v)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_ADDR,m,v,HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_IN)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_PROCESSOR_0_MASK_USER_BMSK                                  0xffffffff
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_USER_PROCESSOR_0_MASK_USER_SHFT                                         0x0

#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_USER_ADDR                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0001b000)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_USER_RMSK                                                      0xffffffff
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_USER_IN          \
        in_dword_masked(HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_USER_ADDR, HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_USER_RMSK)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_USER_INM(m)      \
        in_dword_masked(HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_USER_ADDR, m)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_USER_PROCESSOR_1_STATUS_USER_BMSK                              0xffffffff
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_USER_PROCESSOR_1_STATUS_USER_SHFT                                     0x0

#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_CLEAR_USER_ADDR                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0001b400)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_CLEAR_USER_RMSK                                                       0xffffffff
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_CLEAR_USER_OUT(v)      \
        out_dword(HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_CLEAR_USER_ADDR,v)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_CLEAR_USER_PROCESSOR_1_CLEAR_USER_BMSK                                0xffffffff
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_CLEAR_USER_PROCESSOR_1_CLEAR_USER_SHFT                                       0x0

#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_ADDR                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0001b800)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_RMSK                                                        0xffffffff
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_IN          \
        in_dword_masked(HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_ADDR, HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_RMSK)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_INM(m)      \
        in_dword_masked(HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_ADDR, m)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_OUT(v)      \
        out_dword(HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_ADDR,v)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_ADDR,m,v,HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_IN)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_PROCESSOR_1_MASK_USER_BMSK                                  0xffffffff
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_USER_PROCESSOR_1_MASK_USER_SHFT                                         0x0

#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_USER_ADDR                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0001c000)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_USER_RMSK                                                      0xffffffff
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_USER_IN          \
        in_dword_masked(HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_USER_ADDR, HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_USER_RMSK)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_USER_INM(m)      \
        in_dword_masked(HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_USER_ADDR, m)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_USER_PROCESSOR_2_STATUS_USER_BMSK                              0xffffffff
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_USER_PROCESSOR_2_STATUS_USER_SHFT                                     0x0

#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_CLEAR_USER_ADDR                                                       (TCSR_TCSR_REGS_REG_BASE      + 0x0001c400)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_CLEAR_USER_RMSK                                                       0xffffffff
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_CLEAR_USER_OUT(v)      \
        out_dword(HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_CLEAR_USER_ADDR,v)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_CLEAR_USER_PROCESSOR_2_CLEAR_USER_BMSK                                0xffffffff
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_CLEAR_USER_PROCESSOR_2_CLEAR_USER_SHFT                                       0x0

#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_ADDR                                                        (TCSR_TCSR_REGS_REG_BASE      + 0x0001c800)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_RMSK                                                        0xffffffff
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_IN          \
        in_dword_masked(HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_ADDR, HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_RMSK)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_INM(m)      \
        in_dword_masked(HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_ADDR, m)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_OUT(v)      \
        out_dword(HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_ADDR,v)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_ADDR,m,v,HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_IN)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_PROCESSOR_2_MASK_USER_BMSK                                  0xffffffff
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_USER_PROCESSOR_2_MASK_USER_SHFT                                         0x0

#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_ADDR                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x0001d000)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_RMSK                                                           0xffffffff
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_IN          \
        in_dword_masked(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_ADDR, HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_RMSK)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_ADDR, m)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_OUT(v)      \
        out_dword(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_ADDR,v)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_ADDR,m,v,HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_IN)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_KERNEL_COMPUTE_SIGNALING_WRITE_STATUS_BMSK                     0xffffffff
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_0_KERNEL_COMPUTE_SIGNALING_WRITE_STATUS_SHFT                            0x0

#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_ADDR                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x0001d004)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_RMSK                                                           0xffffffff
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_IN          \
        in_dword_masked(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_ADDR, HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_RMSK)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_ADDR, m)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_OUT(v)      \
        out_dword(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_ADDR,v)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_ADDR,m,v,HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_IN)
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_KERNEL_COMPUTE_SIGNALING_WRITE_STATUS_BMSK                     0xffffffff
#define HWIO_TCSR_MASTER_COMPUTE_SIGNALING_KERNEL_1_KERNEL_COMPUTE_SIGNALING_WRITE_STATUS_SHFT                            0x0

#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_KERNEL_ADDR                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x0001e000)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_KERNEL_RMSK                                                    0xffffffff
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_KERNEL_IN          \
        in_dword_masked(HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_KERNEL_ADDR, HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_KERNEL_RMSK)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_KERNEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_KERNEL_ADDR, m)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_KERNEL_PROCESSOR_0_STATUS_KERNEL_BMSK                          0xffffffff
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_STATUS_KERNEL_PROCESSOR_0_STATUS_KERNEL_SHFT                                 0x0

#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_CLEAR_KERNEL_ADDR                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x0001e400)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_CLEAR_KERNEL_RMSK                                                     0xffffffff
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_CLEAR_KERNEL_OUT(v)      \
        out_dword(HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_CLEAR_KERNEL_ADDR,v)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_CLEAR_KERNEL_PROCESSOR_0_CLEAR_KERNEL_BMSK                            0xffffffff
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_CLEAR_KERNEL_PROCESSOR_0_CLEAR_KERNEL_SHFT                                   0x0

#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_ADDR                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0001e800)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_RMSK                                                      0xffffffff
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_IN          \
        in_dword_masked(HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_ADDR, HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_RMSK)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_ADDR, m)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_OUT(v)      \
        out_dword(HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_ADDR,v)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_ADDR,m,v,HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_IN)
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_PROCESSOR_0_MASK_KERNEL_BMSK                              0xffffffff
#define HWIO_TCSR_PROCESSOR_0_COMPUTE_SIGNAL_MASK_KERNEL_PROCESSOR_0_MASK_KERNEL_SHFT                                     0x0

#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_KERNEL_ADDR                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x0001f000)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_KERNEL_RMSK                                                    0xffffffff
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_KERNEL_IN          \
        in_dword_masked(HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_KERNEL_ADDR, HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_KERNEL_RMSK)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_KERNEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_KERNEL_ADDR, m)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_KERNEL_PROCESSOR_1_STATUS_KERNEL_BMSK                          0xffffffff
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_STATUS_KERNEL_PROCESSOR_1_STATUS_KERNEL_SHFT                                 0x0

#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_CLEAR_KERNEL_ADDR                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x0001f400)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_CLEAR_KERNEL_RMSK                                                     0xffffffff
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_CLEAR_KERNEL_OUT(v)      \
        out_dword(HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_CLEAR_KERNEL_ADDR,v)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_CLEAR_KERNEL_PROCESSOR_1_CLEAR_KERNEL_BMSK                            0xffffffff
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_CLEAR_KERNEL_PROCESSOR_1_CLEAR_KERNEL_SHFT                                   0x0

#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_ADDR                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0001f800)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_RMSK                                                      0xffffffff
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_IN          \
        in_dword_masked(HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_ADDR, HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_RMSK)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_ADDR, m)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_OUT(v)      \
        out_dword(HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_ADDR,v)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_ADDR,m,v,HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_IN)
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_PROCESSOR_1_MASK_KERNEL_BMSK                              0xffffffff
#define HWIO_TCSR_PROCESSOR_1_COMPUTE_SIGNAL_MASK_KERNEL_PROCESSOR_1_MASK_KERNEL_SHFT                                     0x0

#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_KERNEL_ADDR                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x00020000)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_KERNEL_RMSK                                                    0xffffffff
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_KERNEL_IN          \
        in_dword_masked(HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_KERNEL_ADDR, HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_KERNEL_RMSK)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_KERNEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_KERNEL_ADDR, m)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_KERNEL_PROCESSOR_2_STATUS_KERNEL_BMSK                          0xffffffff
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_STATUS_KERNEL_PROCESSOR_2_STATUS_KERNEL_SHFT                                 0x0

#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_CLEAR_KERNEL_ADDR                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x00020400)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_CLEAR_KERNEL_RMSK                                                     0xffffffff
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_CLEAR_KERNEL_OUT(v)      \
        out_dword(HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_CLEAR_KERNEL_ADDR,v)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_CLEAR_KERNEL_PROCESSOR_2_CLEAR_KERNEL_BMSK                            0xffffffff
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_CLEAR_KERNEL_PROCESSOR_2_CLEAR_KERNEL_SHFT                                   0x0

#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_ADDR                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x00020800)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_RMSK                                                      0xffffffff
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_IN          \
        in_dword_masked(HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_ADDR, HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_RMSK)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_ADDR, m)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_OUT(v)      \
        out_dword(HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_ADDR,v)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_ADDR,m,v,HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_IN)
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_PROCESSOR_2_MASK_KERNEL_BMSK                              0xffffffff
#define HWIO_TCSR_PROCESSOR_2_COMPUTE_SIGNAL_MASK_KERNEL_PROCESSOR_2_MASK_KERNEL_SHFT                                     0x0

#define HWIO_TCSR_SS_XPU_SP_INTR0_ADDR                                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00021000)
#define HWIO_TCSR_SS_XPU_SP_INTR0_RMSK                                                                             0xffffffff
#define HWIO_TCSR_SS_XPU_SP_INTR0_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_SP_INTR0_ADDR, HWIO_TCSR_SS_XPU_SP_INTR0_RMSK)
#define HWIO_TCSR_SS_XPU_SP_INTR0_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_SP_INTR0_ADDR, m)
#define HWIO_TCSR_SS_XPU_SP_INTR0_RESERVE_31_BMSK                                                                  0x80000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_RESERVE_31_SHFT                                                                        0x1f
#define HWIO_TCSR_SS_XPU_SP_INTR0_BOOT_ROM_SP_INTR_BMSK                                                            0x40000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_BOOT_ROM_SP_INTR_SHFT                                                                  0x1e
#define HWIO_TCSR_SS_XPU_SP_INTR0_SDC1_ICE_XPU_SP_INTR_BMSK                                                        0x20000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_SDC1_ICE_XPU_SP_INTR_SHFT                                                              0x1d
#define HWIO_TCSR_SS_XPU_SP_INTR0_MSS_MPU_XPU_SP_INTR_BMSK                                                         0x10000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_MSS_MPU_XPU_SP_INTR_SHFT                                                               0x1c
#define HWIO_TCSR_SS_XPU_SP_INTR0_TLMM_CENTER_XPU_SP_INTR_BMSK                                                      0x8000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_TLMM_CENTER_XPU_SP_INTR_SHFT                                                           0x1b
#define HWIO_TCSR_SS_XPU_SP_INTR0_SPDM_XPU_SP_INTR_BMSK                                                             0x4000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_SPDM_XPU_SP_INTR_SHFT                                                                  0x1a
#define HWIO_TCSR_SS_XPU_SP_INTR0_PMIC_ARB_XPU_SP_INTR_BMSK                                                         0x2000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_PMIC_ARB_XPU_SP_INTR_SHFT                                                              0x19
#define HWIO_TCSR_SS_XPU_SP_INTR0_UFS_ICE_XPU_SP_INTR_BMSK                                                          0x1000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_UFS_ICE_XPU_SP_INTR_SHFT                                                               0x18
#define HWIO_TCSR_SS_XPU_SP_INTR0_QHS_SNOC_XPU_SP_INTERRUPT_BMSK                                                     0x800000
#define HWIO_TCSR_SS_XPU_SP_INTR0_QHS_SNOC_XPU_SP_INTERRUPT_SHFT                                                         0x17
#define HWIO_TCSR_SS_XPU_SP_INTR0_QHS_QDSS_CFG_SP_INTERRUPT_BMSK                                                     0x400000
#define HWIO_TCSR_SS_XPU_SP_INTR0_QHS_QDSS_CFG_SP_INTERRUPT_SHFT                                                         0x16
#define HWIO_TCSR_SS_XPU_SP_INTR0_QHS_A2NOC_CFG_XPU_SP_INTERRUPT_BMSK                                                0x200000
#define HWIO_TCSR_SS_XPU_SP_INTR0_QHS_A2NOC_CFG_XPU_SP_INTERRUPT_SHFT                                                    0x15
#define HWIO_TCSR_SS_XPU_SP_INTR0_QXM_SNOC_MS_XPU_SP_INTERRUPT_BMSK                                                  0x100000
#define HWIO_TCSR_SS_XPU_SP_INTR0_QXM_SNOC_MS_XPU_SP_INTERRUPT_SHFT                                                      0x14
#define HWIO_TCSR_SS_XPU_SP_INTR0_GCC_RPU_XPU_SP_INTR_BMSK                                                            0x80000
#define HWIO_TCSR_SS_XPU_SP_INTR0_GCC_RPU_XPU_SP_INTR_SHFT                                                               0x13
#define HWIO_TCSR_SS_XPU_SP_INTR0_BIMC_CH1_XPU_SP_INTR_BMSK                                                           0x40000
#define HWIO_TCSR_SS_XPU_SP_INTR0_BIMC_CH1_XPU_SP_INTR_SHFT                                                              0x12
#define HWIO_TCSR_SS_XPU_SP_INTR0_BIMC_CH0_XPU_SP_INTR_BMSK                                                           0x20000
#define HWIO_TCSR_SS_XPU_SP_INTR0_BIMC_CH0_XPU_SP_INTR_SHFT                                                              0x11
#define HWIO_TCSR_SS_XPU_SP_INTR0_BIMC_CFG_XPU_SP_INTR_BMSK                                                           0x10000
#define HWIO_TCSR_SS_XPU_SP_INTR0_BIMC_CFG_XPU_SP_INTR_SHFT                                                              0x10
#define HWIO_TCSR_SS_XPU_SP_INTR0_QXM_MSS_NAV_CE_XPU_SP_INTR_BMSK                                                      0x8000
#define HWIO_TCSR_SS_XPU_SP_INTR0_QXM_MSS_NAV_CE_XPU_SP_INTR_SHFT                                                         0xf
#define HWIO_TCSR_SS_XPU_SP_INTR0_PIMEM_MPU_SP_IRQ_BMSK                                                                0x4000
#define HWIO_TCSR_SS_XPU_SP_INTR0_PIMEM_MPU_SP_IRQ_SHFT                                                                   0xe
#define HWIO_TCSR_SS_XPU_SP_INTR0_PIMEM_APU_SP_IRQ_BMSK                                                                0x2000
#define HWIO_TCSR_SS_XPU_SP_INTR0_PIMEM_APU_SP_IRQ_SHFT                                                                   0xd
#define HWIO_TCSR_SS_XPU_SP_INTR0_TURING_XPU_IRQ_BMSK                                                                  0x1000
#define HWIO_TCSR_SS_XPU_SP_INTR0_TURING_XPU_IRQ_SHFT                                                                     0xc
#define HWIO_TCSR_SS_XPU_SP_INTR0_LPASS_XPU_IRQ_APPS_13_BMSK                                                            0x800
#define HWIO_TCSR_SS_XPU_SP_INTR0_LPASS_XPU_IRQ_APPS_13_SHFT                                                              0xb
#define HWIO_TCSR_SS_XPU_SP_INTR0_LPASS_XPU_IRQ_APPS_3_BMSK                                                             0x400
#define HWIO_TCSR_SS_XPU_SP_INTR0_LPASS_XPU_IRQ_APPS_3_SHFT                                                               0xa
#define HWIO_TCSR_SS_XPU_SP_INTR0_SEC_CTRL_APU_XPU_SP_INTR_BMSK                                                         0x200
#define HWIO_TCSR_SS_XPU_SP_INTR0_SEC_CTRL_APU_XPU_SP_INTR_SHFT                                                           0x9
#define HWIO_TCSR_SS_XPU_SP_INTR0_DCC_XPU_SP_INTR_BMSK                                                                  0x100
#define HWIO_TCSR_SS_XPU_SP_INTR0_DCC_XPU_SP_INTR_SHFT                                                                    0x8
#define HWIO_TCSR_SS_XPU_SP_INTR0_OCIMEM_RPU_SP_INTR_BMSK                                                                0x80
#define HWIO_TCSR_SS_XPU_SP_INTR0_OCIMEM_RPU_SP_INTR_SHFT                                                                 0x7
#define HWIO_TCSR_SS_XPU_SP_INTR0_CRYPTO0_BAM_XPU_SP_INTR_BMSK                                                           0x40
#define HWIO_TCSR_SS_XPU_SP_INTR0_CRYPTO0_BAM_XPU_SP_INTR_SHFT                                                            0x6
#define HWIO_TCSR_SS_XPU_SP_INTR0_O_TCSR_MUTEX_SP_INTR_BMSK                                                              0x20
#define HWIO_TCSR_SS_XPU_SP_INTR0_O_TCSR_MUTEX_SP_INTR_SHFT                                                               0x5
#define HWIO_TCSR_SS_XPU_SP_INTR0_APSS_SP_INTR_BMSK                                                                      0x10
#define HWIO_TCSR_SS_XPU_SP_INTR0_APSS_SP_INTR_SHFT                                                                       0x4
#define HWIO_TCSR_SS_XPU_SP_INTR0_O_TCSR_REGS_SP_INTR_BMSK                                                                0x8
#define HWIO_TCSR_SS_XPU_SP_INTR0_O_TCSR_REGS_SP_INTR_SHFT                                                                0x3
#define HWIO_TCSR_SS_XPU_SP_INTR0_MMSS_NOC_XPU_SP_INTR_BMSK                                                               0x4
#define HWIO_TCSR_SS_XPU_SP_INTR0_MMSS_NOC_XPU_SP_INTR_SHFT                                                               0x2
#define HWIO_TCSR_SS_XPU_SP_INTR0_RESERVE_1_BMSK                                                                          0x2
#define HWIO_TCSR_SS_XPU_SP_INTR0_RESERVE_1_SHFT                                                                          0x1
#define HWIO_TCSR_SS_XPU_SP_INTR0_MMSS_QM_XPU_SP_INTR_BMSK                                                                0x1
#define HWIO_TCSR_SS_XPU_SP_INTR0_MMSS_QM_XPU_SP_INTR_SHFT                                                                0x0

#define HWIO_TCSR_SS_XPU_SP_INTR1_ADDR                                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00021004)
#define HWIO_TCSR_SS_XPU_SP_INTR1_RMSK                                                                                0x3ffff
#define HWIO_TCSR_SS_XPU_SP_INTR1_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_SP_INTR1_ADDR, HWIO_TCSR_SS_XPU_SP_INTR1_RMSK)
#define HWIO_TCSR_SS_XPU_SP_INTR1_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_SP_INTR1_ADDR, m)
#define HWIO_TCSR_SS_XPU_SP_INTR1_LPASS_IRQ_OUT_SECURITY_23_BMSK                                                      0x20000
#define HWIO_TCSR_SS_XPU_SP_INTR1_LPASS_IRQ_OUT_SECURITY_23_SHFT                                                         0x11
#define HWIO_TCSR_SS_XPU_SP_INTR1_MMSS_XPU_MMSS_CC_XPU_SP_INTR_BMSK                                                   0x10000
#define HWIO_TCSR_SS_XPU_SP_INTR1_MMSS_XPU_MMSS_CC_XPU_SP_INTR_SHFT                                                      0x10
#define HWIO_TCSR_SS_XPU_SP_INTR1_TLMM_NORTH_XPU_SP_INTR_BMSK                                                          0x8000
#define HWIO_TCSR_SS_XPU_SP_INTR1_TLMM_NORTH_XPU_SP_INTR_SHFT                                                             0xf
#define HWIO_TCSR_SS_XPU_SP_INTR1_SKL_XPU_SP_INTR_BMSK                                                                 0x4000
#define HWIO_TCSR_SS_XPU_SP_INTR1_SKL_XPU_SP_INTR_SHFT                                                                    0xe
#define HWIO_TCSR_SS_XPU_SP_INTR1_ANOC1_MPU_XPU_SP_INTR_BMSK                                                           0x2000
#define HWIO_TCSR_SS_XPU_SP_INTR1_ANOC1_MPU_XPU_SP_INTR_SHFT                                                              0xd
#define HWIO_TCSR_SS_XPU_SP_INTR1_ANOC2_MPU_XPU_SP_INTR_BMSK                                                           0x1000
#define HWIO_TCSR_SS_XPU_SP_INTR1_ANOC2_MPU_XPU_SP_INTR_SHFT                                                              0xc
#define HWIO_TCSR_SS_XPU_SP_INTR1_IPA_0_XPU_SP_INTR_BMSK                                                                0x800
#define HWIO_TCSR_SS_XPU_SP_INTR1_IPA_0_XPU_SP_INTR_SHFT                                                                  0xb
#define HWIO_TCSR_SS_XPU_SP_INTR1_MSS_Q6_MPU_XPU_SP_INTR_BMSK                                                           0x400
#define HWIO_TCSR_SS_XPU_SP_INTR1_MSS_Q6_MPU_XPU_SP_INTR_SHFT                                                             0xa
#define HWIO_TCSR_SS_XPU_SP_INTR1_RPM_MPU_SP_INTR_BMSK                                                                  0x200
#define HWIO_TCSR_SS_XPU_SP_INTR1_RPM_MPU_SP_INTR_SHFT                                                                    0x9
#define HWIO_TCSR_SS_XPU_SP_INTR1_LPASS_IRQ_OUT_SECURITY_21_BMSK                                                        0x100
#define HWIO_TCSR_SS_XPU_SP_INTR1_LPASS_IRQ_OUT_SECURITY_21_SHFT                                                          0x8
#define HWIO_TCSR_SS_XPU_SP_INTR1_MDSS_XPU_XPU_SP_INTR_BMSK                                                              0x80
#define HWIO_TCSR_SS_XPU_SP_INTR1_MDSS_XPU_XPU_SP_INTR_SHFT                                                               0x7
#define HWIO_TCSR_SS_XPU_SP_INTR1_QDSS_BAM_XPU_SP_INTR_BMSK                                                              0x40
#define HWIO_TCSR_SS_XPU_SP_INTR1_QDSS_BAM_XPU_SP_INTR_SHFT                                                               0x6
#define HWIO_TCSR_SS_XPU_SP_INTR1_MPM2_XPU_SP_INTR_BMSK                                                                  0x20
#define HWIO_TCSR_SS_XPU_SP_INTR1_MPM2_XPU_SP_INTR_SHFT                                                                   0x5
#define HWIO_TCSR_SS_XPU_SP_INTR1_DDR_REGS_CFG_XPU_SP_INTR_BMSK                                                          0x10
#define HWIO_TCSR_SS_XPU_SP_INTR1_DDR_REGS_CFG_XPU_SP_INTR_SHFT                                                           0x4
#define HWIO_TCSR_SS_XPU_SP_INTR1_TLMM_SOUTH_XPU_SP_INTR_BMSK                                                             0x8
#define HWIO_TCSR_SS_XPU_SP_INTR1_TLMM_SOUTH_XPU_SP_INTR_SHFT                                                             0x3
#define HWIO_TCSR_SS_XPU_SP_INTR1_PERIPH_SS_BLSP2_BLSP_BAM_XPU_SP_INTR_BMSK                                               0x4
#define HWIO_TCSR_SS_XPU_SP_INTR1_PERIPH_SS_BLSP2_BLSP_BAM_XPU_SP_INTR_SHFT                                               0x2
#define HWIO_TCSR_SS_XPU_SP_INTR1_PERIPH_SS_BLSP1_BLSP_BAM_XPU_SP_INTR_BMSK                                               0x2
#define HWIO_TCSR_SS_XPU_SP_INTR1_PERIPH_SS_BLSP1_BLSP_BAM_XPU_SP_INTR_SHFT                                               0x1
#define HWIO_TCSR_SS_XPU_SP_INTR1_OCIMEM_MPU_SP_INTR_BMSK                                                                 0x1
#define HWIO_TCSR_SS_XPU_SP_INTR1_OCIMEM_MPU_SP_INTR_SHFT                                                                 0x0

#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x00021008)
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_RMSK                                                                      0xffffffff
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_ADDR, HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_RMSK)
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_ADDR,m,v,HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_IN)
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_RESERVE_31_BMSK                                                           0x80000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_RESERVE_31_SHFT                                                                 0x1f
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_BOOT_ROM_SP_INTR_ENABLE_BMSK                                              0x40000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_BOOT_ROM_SP_INTR_ENABLE_SHFT                                                    0x1e
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_SDC1_ICE_XPU_SP_INTR_ENABLE_BMSK                                          0x20000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_SDC1_ICE_XPU_SP_INTR_ENABLE_SHFT                                                0x1d
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_MSS_MPU_XPU_SP_INTR_ENABLE_BMSK                                           0x10000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_MSS_MPU_XPU_SP_INTR_ENABLE_SHFT                                                 0x1c
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_TLMM_CENTER_XPU_SP_INTR_ENABLE_BMSK                                        0x8000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_TLMM_CENTER_XPU_SP_INTR_ENABLE_SHFT                                             0x1b
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_SPDM_XPU_SP_INTR_ENABLE_BMSK                                               0x4000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_SPDM_XPU_SP_INTR_ENABLE_SHFT                                                    0x1a
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_PMIC_ARB_XPU_SP_INTR_ENABLE_BMSK                                           0x2000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_PMIC_ARB_XPU_SP_INTR_ENABLE_SHFT                                                0x19
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_UFS_ICE_XPU_SP_INTR_ENABLE_BMSK                                            0x1000000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_UFS_ICE_XPU_SP_INTR_ENABLE_SHFT                                                 0x18
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_QHS_SNOC_XPU_SP_INTERRUPT_ENABLE_BMSK                                       0x800000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_QHS_SNOC_XPU_SP_INTERRUPT_ENABLE_SHFT                                           0x17
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_QHS_QDSS_CFG_SP_INTERRUPT_ENABLE_BMSK                                       0x400000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_QHS_QDSS_CFG_SP_INTERRUPT_ENABLE_SHFT                                           0x16
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_QHS_A2NOC_CFG_XPU_SP_INTERRUPT_ENABLE_BMSK                                  0x200000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_QHS_A2NOC_CFG_XPU_SP_INTERRUPT_ENABLE_SHFT                                      0x15
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_QXM_SNOC_MS_XPU_SP_INTERRUPT_ENABLE_BMSK                                    0x100000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_QXM_SNOC_MS_XPU_SP_INTERRUPT_ENABLE_SHFT                                        0x14
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_GCC_RPU_XPU_SP_INTR_ENABLE_BMSK                                              0x80000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_GCC_RPU_XPU_SP_INTR_ENABLE_SHFT                                                 0x13
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_BIMC_CH1_XPU_SP_INTR_ENABLE_BMSK                                             0x40000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_BIMC_CH1_XPU_SP_INTR_ENABLE_SHFT                                                0x12
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_BIMC_CH0_XPU_SP_INTR_ENABLE_BMSK                                             0x20000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_BIMC_CH0_XPU_SP_INTR_ENABLE_SHFT                                                0x11
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_BIMC_CFG_XPU_SP_INTR_ENABLE_BMSK                                             0x10000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_BIMC_CFG_XPU_SP_INTR_ENABLE_SHFT                                                0x10
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_QXM_MSS_NAV_CE_XPU_SP_INTR_ENABLE_BMSK                                        0x8000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_QXM_MSS_NAV_CE_XPU_SP_INTR_ENABLE_SHFT                                           0xf
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_PIMEM_MPU_SP_IRQ_ENABLE_BMSK                                                  0x4000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_PIMEM_MPU_SP_IRQ_ENABLE_SHFT                                                     0xe
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_PIMEM_APU_SP_IRQ_ENABLE_BMSK                                                  0x2000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_PIMEM_APU_SP_IRQ_ENABLE_SHFT                                                     0xd
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_TURING_XPU_IRQ_ENABLE_BMSK                                                    0x1000
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_TURING_XPU_IRQ_ENABLE_SHFT                                                       0xc
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_LPASS_XPU_IRQ_APPS_13_ENABLE_BMSK                                              0x800
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_LPASS_XPU_IRQ_APPS_13_ENABLE_SHFT                                                0xb
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_LPASS_XPU_IRQ_APPS_3_ENABLE_BMSK                                               0x400
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_LPASS_XPU_IRQ_APPS_3_ENABLE_SHFT                                                 0xa
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_SEC_CTRL_APU_XPU_SP_INTR_ENABLE_BMSK                                           0x200
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_SEC_CTRL_APU_XPU_SP_INTR_ENABLE_SHFT                                             0x9
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_DCC_XPU_SP_INTR_ENABLE_BMSK                                                    0x100
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_DCC_XPU_SP_INTR_ENABLE_SHFT                                                      0x8
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_OCIMEM_RPU_SP_INTR_ENABLE_BMSK                                                  0x80
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_OCIMEM_RPU_SP_INTR_ENABLE_SHFT                                                   0x7
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_CRYPTO0_BAM_XPU_SP_INTR_ENABLE_BMSK                                             0x40
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_CRYPTO0_BAM_XPU_SP_INTR_ENABLE_SHFT                                              0x6
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_O_TCSR_MUTEX_SP_INTR_ENABLE_BMSK                                                0x20
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_O_TCSR_MUTEX_SP_INTR_ENABLE_SHFT                                                 0x5
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_APSS_SP_INTR_ENABLE_BMSK                                                        0x10
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_APSS_SP_INTR_ENABLE_SHFT                                                         0x4
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_O_TCSR_REGS_SP_INTR_ENABLE_BMSK                                                  0x8
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_O_TCSR_REGS_SP_INTR_ENABLE_SHFT                                                  0x3
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_MMSS_NOC_XPU_SP_INTR_ENABLE_BMSK                                                 0x4
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_MMSS_NOC_XPU_SP_INTR_ENABLE_SHFT                                                 0x2
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_RESERVE_1_BMSK                                                                   0x2
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_RESERVE_1_SHFT                                                                   0x1
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_MMSS_QM_XPU_SP_INTR_ENABLE_BMSK                                                  0x1
#define HWIO_TCSR_SS_XPU_SP_INTR0_ENABLE_MMSS_QM_XPU_SP_INTR_ENABLE_SHFT                                                  0x0

#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x0002100c)
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RMSK                                                                         0x3ffff
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_ADDR, HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RMSK)
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_ADDR, m)
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_ADDR,v)
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_ADDR,m,v,HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_IN)
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_LPASS_IRQ_OUT_SECURITY_23_ENABLE_BMSK                                        0x20000
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_LPASS_IRQ_OUT_SECURITY_23_ENABLE_SHFT                                           0x11
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_MMSS_XPU_MMSS_CC_XPU_SP_INTR_ENABLE_BMSK                                     0x10000
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_MMSS_XPU_MMSS_CC_XPU_SP_INTR_ENABLE_SHFT                                        0x10
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_TLMM_NORTH_XPU_SP_INTR_ENABLE_BMSK                                            0x8000
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_TLMM_NORTH_XPU_SP_INTR_ENABLE_SHFT                                               0xf
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_SKL_XPU_SP_INTR_ENABLE_BMSK                                                   0x4000
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_SKL_XPU_SP_INTR_ENABLE_SHFT                                                      0xe
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_ANOC1_MPU_XPU_SP_INTR_ENABLE_BMSK                                             0x2000
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_ANOC1_MPU_XPU_SP_INTR_ENABLE_SHFT                                                0xd
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_ANOC2_MPU_XPU_SP_INTR_ENABLE_BMSK                                             0x1000
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_ANOC2_MPU_XPU_SP_INTR_ENABLE_SHFT                                                0xc
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_IPA_0_XPU_SP_INTR_ENABLE_BMSK                                                  0x800
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_IPA_0_XPU_SP_INTR_ENABLE_SHFT                                                    0xb
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_MSS_Q6_MPU_XPU_SP_INTR_ENABLE_BMSK                                             0x400
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_MSS_Q6_MPU_XPU_SP_INTR_ENABLE_SHFT                                               0xa
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RPM_MPU_SP_INTR_ENABLE_BMSK                                                    0x200
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_RPM_MPU_SP_INTR_ENABLE_SHFT                                                      0x9
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_LPASS_IRQ_OUT_SECURITY_21_ENABLE_BMSK                                          0x100
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_LPASS_IRQ_OUT_SECURITY_21_ENABLE_SHFT                                            0x8
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_MDSS_XPU_XPU_SP_INTR_ENABLE_BMSK                                                0x80
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_MDSS_XPU_XPU_SP_INTR_ENABLE_SHFT                                                 0x7
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_QDSS_BAM_XPU_SP_INTR_ENABLE_BMSK                                                0x40
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_QDSS_BAM_XPU_SP_INTR_ENABLE_SHFT                                                 0x6
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_MPM2_XPU_SP_INTR_ENABLE_BMSK                                                    0x20
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_MPM2_XPU_SP_INTR_ENABLE_SHFT                                                     0x5
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_DDR_REGS_CFG_XPU_SP_INTR_ENABLE_BMSK                                            0x10
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_DDR_REGS_CFG_XPU_SP_INTR_ENABLE_SHFT                                             0x4
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_TLMM_SOUTH_XPU_SP_INTR_ENABLE_BMSK                                               0x8
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_TLMM_SOUTH_XPU_SP_INTR_ENABLE_SHFT                                               0x3
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_PERIPH_SS_BLSP2_BLSP_BAM_XPU_SP_INTR_ENABLE_BMSK                                 0x4
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_PERIPH_SS_BLSP2_BLSP_BAM_XPU_SP_INTR_ENABLE_SHFT                                 0x2
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_PERIPH_SS_BLSP1_BLSP_BAM_XPU_SP_INTR_ENABLE_BMSK                                 0x2
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_PERIPH_SS_BLSP1_BLSP_BAM_XPU_SP_INTR_ENABLE_SHFT                                 0x1
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_OCIMEM_MPU_SP_INTR_ENABLE_BMSK                                                   0x1
#define HWIO_TCSR_SS_XPU_SP_INTR1_ENABLE_OCIMEM_MPU_SP_INTR_ENABLE_SHFT                                                   0x0

#define HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_ADDR(n)                                                                   (TCSR_TCSR_REGS_REG_BASE      + 0x00021010 + 0x4 * (n))
#define HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_RMSK                                                                           0xfff
#define HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_MAXn                                                                               1
#define HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_INI(n)        \
        in_dword_masked(HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_ADDR(n), HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_RMSK)
#define HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_INMI(n,mask)    \
        in_dword_masked(HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_ADDR(n), mask)
#define HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_OUTI(n,val)    \
        out_dword(HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_ADDR(n),val)
#define HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_ADDR(n),mask,val,HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_INI(n))
#define HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_SP_BLSP2_UART_6_IRQ_ENABLE_BMSK                                                0x800
#define HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_SP_BLSP2_UART_6_IRQ_ENABLE_SHFT                                                  0xb
#define HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_SP_BLSP2_UART_5_IRQ_ENABLE_BMSK                                                0x400
#define HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_SP_BLSP2_UART_5_IRQ_ENABLE_SHFT                                                  0xa
#define HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_SP_BLSP2_UART_4_IRQ_ENABLE_BMSK                                                0x200
#define HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_SP_BLSP2_UART_4_IRQ_ENABLE_SHFT                                                  0x9
#define HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_SP_BLSP2_UART_3_IRQ_ENABLE_BMSK                                                0x100
#define HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_SP_BLSP2_UART_3_IRQ_ENABLE_SHFT                                                  0x8
#define HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_SP_BLSP2_UART_2_IRQ_ENABLE_BMSK                                                 0x80
#define HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_SP_BLSP2_UART_2_IRQ_ENABLE_SHFT                                                  0x7
#define HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_SP_BLSP2_UART_1_IRQ_ENABLE_BMSK                                                 0x40
#define HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_SP_BLSP2_UART_1_IRQ_ENABLE_SHFT                                                  0x6
#define HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_SP_BLSP1_UART_6_IRQ_ENABLE_BMSK                                                 0x20
#define HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_SP_BLSP1_UART_6_IRQ_ENABLE_SHFT                                                  0x5
#define HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_SP_BLSP1_UART_5_IRQ_ENABLE_BMSK                                                 0x10
#define HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_SP_BLSP1_UART_5_IRQ_ENABLE_SHFT                                                  0x4
#define HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_SP_BLSP1_UART_4_IRQ_ENABLE_BMSK                                                  0x8
#define HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_SP_BLSP1_UART_4_IRQ_ENABLE_SHFT                                                  0x3
#define HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_SP_BLSP1_UART_3_IRQ_ENABLE_BMSK                                                  0x4
#define HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_SP_BLSP1_UART_3_IRQ_ENABLE_SHFT                                                  0x2
#define HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_SP_BLSP1_UART_2_IRQ_ENABLE_BMSK                                                  0x2
#define HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_SP_BLSP1_UART_2_IRQ_ENABLE_SHFT                                                  0x1
#define HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_SP_BLSP1_UART_1_IRQ_ENABLE_BMSK                                                  0x1
#define HWIO_TCSR_PHSS_UART_SP_INT_SEL_n_SP_BLSP1_UART_1_IRQ_ENABLE_SHFT                                                  0x0

#define HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_ADDR(n)                                                                    (TCSR_TCSR_REGS_REG_BASE      + 0x00021018 + 0x4 * (n))
#define HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_RMSK                                                                            0xfff
#define HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_MAXn                                                                                1
#define HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_INI(n)        \
        in_dword_masked(HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_ADDR(n), HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_RMSK)
#define HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_INMI(n,mask)    \
        in_dword_masked(HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_ADDR(n), mask)
#define HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_OUTI(n,val)    \
        out_dword(HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_ADDR(n),val)
#define HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_ADDR(n),mask,val,HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_INI(n))
#define HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_SP_BLSP2_QUP_6_IRQ_ENABLE_BMSK                                                  0x800
#define HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_SP_BLSP2_QUP_6_IRQ_ENABLE_SHFT                                                    0xb
#define HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_SP_BLSP2_QUP_5_IRQ_ENABLE_BMSK                                                  0x400
#define HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_SP_BLSP2_QUP_5_IRQ_ENABLE_SHFT                                                    0xa
#define HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_SP_BLSP2_QUP_4_IRQ_ENABLE_BMSK                                                  0x200
#define HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_SP_BLSP2_QUP_4_IRQ_ENABLE_SHFT                                                    0x9
#define HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_SP_BLSP2_QUP_3_IRQ_ENABLE_BMSK                                                  0x100
#define HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_SP_BLSP2_QUP_3_IRQ_ENABLE_SHFT                                                    0x8
#define HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_SP_BLSP2_QUP_2_IRQ_ENABLE_BMSK                                                   0x80
#define HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_SP_BLSP2_QUP_2_IRQ_ENABLE_SHFT                                                    0x7
#define HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_SP_BLSP2_QUP_1_IRQ_ENABLE_BMSK                                                   0x40
#define HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_SP_BLSP2_QUP_1_IRQ_ENABLE_SHFT                                                    0x6
#define HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_SP_BLSP1_QUP_6_IRQ_ENABLE_BMSK                                                   0x20
#define HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_SP_BLSP1_QUP_6_IRQ_ENABLE_SHFT                                                    0x5
#define HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_SP_BLSP1_QUP_5_IRQ_ENABLE_BMSK                                                   0x10
#define HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_SP_BLSP1_QUP_5_IRQ_ENABLE_SHFT                                                    0x4
#define HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_SP_BLSP1_QUP_4_IRQ_ENABLE_BMSK                                                    0x8
#define HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_SP_BLSP1_QUP_4_IRQ_ENABLE_SHFT                                                    0x3
#define HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_SP_BLSP1_QUP_3_IRQ_ENABLE_BMSK                                                    0x4
#define HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_SP_BLSP1_QUP_3_IRQ_ENABLE_SHFT                                                    0x2
#define HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_SP_BLSP1_QUP_2_IRQ_ENABLE_BMSK                                                    0x2
#define HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_SP_BLSP1_QUP_2_IRQ_ENABLE_SHFT                                                    0x1
#define HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_SP_BLSP1_QUP_1_IRQ_ENABLE_BMSK                                                    0x1
#define HWIO_TCSR_PHSS_QUP_SP_INT_SEL_n_SP_BLSP1_QUP_1_IRQ_ENABLE_SHFT                                                    0x0

#define HWIO_TCSR_MBIST_COMPILER_ACC_ADDR                                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x00022000)
#define HWIO_TCSR_MBIST_COMPILER_ACC_RMSK                                                                               0x1ff
#define HWIO_TCSR_MBIST_COMPILER_ACC_IN          \
        in_dword_masked(HWIO_TCSR_MBIST_COMPILER_ACC_ADDR, HWIO_TCSR_MBIST_COMPILER_ACC_RMSK)
#define HWIO_TCSR_MBIST_COMPILER_ACC_INM(m)      \
        in_dword_masked(HWIO_TCSR_MBIST_COMPILER_ACC_ADDR, m)
#define HWIO_TCSR_MBIST_COMPILER_ACC_OUT(v)      \
        out_dword(HWIO_TCSR_MBIST_COMPILER_ACC_ADDR,v)
#define HWIO_TCSR_MBIST_COMPILER_ACC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MBIST_COMPILER_ACC_ADDR,m,v,HWIO_TCSR_MBIST_COMPILER_ACC_IN)
#define HWIO_TCSR_MBIST_COMPILER_ACC_MBIST_COMPILER_ACC_BMSK                                                            0x1ff
#define HWIO_TCSR_MBIST_COMPILER_ACC_MBIST_COMPILER_ACC_SHFT                                                              0x0

#define HWIO_TCSR_MBIST_CUSTOM_ACC_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00022004)
#define HWIO_TCSR_MBIST_CUSTOM_ACC_RMSK                                                                                 0x1ff
#define HWIO_TCSR_MBIST_CUSTOM_ACC_IN          \
        in_dword_masked(HWIO_TCSR_MBIST_CUSTOM_ACC_ADDR, HWIO_TCSR_MBIST_CUSTOM_ACC_RMSK)
#define HWIO_TCSR_MBIST_CUSTOM_ACC_INM(m)      \
        in_dword_masked(HWIO_TCSR_MBIST_CUSTOM_ACC_ADDR, m)
#define HWIO_TCSR_MBIST_CUSTOM_ACC_OUT(v)      \
        out_dword(HWIO_TCSR_MBIST_CUSTOM_ACC_ADDR,v)
#define HWIO_TCSR_MBIST_CUSTOM_ACC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MBIST_CUSTOM_ACC_ADDR,m,v,HWIO_TCSR_MBIST_CUSTOM_ACC_IN)
#define HWIO_TCSR_MBIST_CUSTOM_ACC_MBIST_CUSTOM_ACC_BMSK                                                                0x1ff
#define HWIO_TCSR_MBIST_CUSTOM_ACC_MBIST_CUSTOM_ACC_SHFT                                                                  0x0

#define HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x00023000)
#define HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_RMSK                                                                             0x3
#define HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_IN          \
        in_dword_masked(HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_ADDR, HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_RMSK)
#define HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_INM(m)      \
        in_dword_masked(HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_ADDR, m)
#define HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_OUT(v)      \
        out_dword(HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_ADDR,v)
#define HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_ADDR,m,v,HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_IN)
#define HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_A1NOC_SP_BYPASS_CHECK_TYPE_BMSK                                                  0x2
#define HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_A1NOC_SP_BYPASS_CHECK_TYPE_SHFT                                                  0x1
#define HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_A1NOC_MSA_BYPASS_CHECK_TYPE_BMSK                                                 0x1
#define HWIO_TCSR_A1NOC_BYPASS_CHECKTYPE_A1NOC_MSA_BYPASS_CHECK_TYPE_SHFT                                                 0x0

#define HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_ADDR                                                                      (TCSR_TCSR_REGS_REG_BASE      + 0x00023004)
#define HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_RMSK                                                                             0x3
#define HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_IN          \
        in_dword_masked(HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_ADDR, HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_RMSK)
#define HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_INM(m)      \
        in_dword_masked(HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_ADDR, m)
#define HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_OUT(v)      \
        out_dword(HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_ADDR,v)
#define HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_ADDR,m,v,HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_IN)
#define HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_A2NOC_SP_BYPASS_CHECK_TYPE_BMSK                                                  0x2
#define HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_A2NOC_SP_BYPASS_CHECK_TYPE_SHFT                                                  0x1
#define HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_A2NOC_MSA_BYPASS_CHECK_TYPE_BMSK                                                 0x1
#define HWIO_TCSR_A2NOC_BYPASS_CHECKTYPE_A2NOC_MSA_BYPASS_CHECK_TYPE_SHFT                                                 0x0

#define HWIO_TCSR_WCSS_TESTBUS_SEL_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00024000)
#define HWIO_TCSR_WCSS_TESTBUS_SEL_RMSK                                                                                  0xff
#define HWIO_TCSR_WCSS_TESTBUS_SEL_IN          \
        in_dword_masked(HWIO_TCSR_WCSS_TESTBUS_SEL_ADDR, HWIO_TCSR_WCSS_TESTBUS_SEL_RMSK)
#define HWIO_TCSR_WCSS_TESTBUS_SEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_WCSS_TESTBUS_SEL_ADDR, m)
#define HWIO_TCSR_WCSS_TESTBUS_SEL_OUT(v)      \
        out_dword(HWIO_TCSR_WCSS_TESTBUS_SEL_ADDR,v)
#define HWIO_TCSR_WCSS_TESTBUS_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_WCSS_TESTBUS_SEL_ADDR,m,v,HWIO_TCSR_WCSS_TESTBUS_SEL_IN)
#define HWIO_TCSR_WCSS_TESTBUS_SEL_WCSS_TESTBUS_SEL_BMSK                                                                 0xff
#define HWIO_TCSR_WCSS_TESTBUS_SEL_WCSS_TESTBUS_SEL_SHFT                                                                  0x0

#define HWIO_TCSR_WCSS_AHBBM_CTRL_ADDR                                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00024004)
#define HWIO_TCSR_WCSS_AHBBM_CTRL_RMSK                                                                                    0x7
#define HWIO_TCSR_WCSS_AHBBM_CTRL_IN          \
        in_dword_masked(HWIO_TCSR_WCSS_AHBBM_CTRL_ADDR, HWIO_TCSR_WCSS_AHBBM_CTRL_RMSK)
#define HWIO_TCSR_WCSS_AHBBM_CTRL_INM(m)      \
        in_dword_masked(HWIO_TCSR_WCSS_AHBBM_CTRL_ADDR, m)
#define HWIO_TCSR_WCSS_AHBBM_CTRL_OUT(v)      \
        out_dword(HWIO_TCSR_WCSS_AHBBM_CTRL_ADDR,v)
#define HWIO_TCSR_WCSS_AHBBM_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_WCSS_AHBBM_CTRL_ADDR,m,v,HWIO_TCSR_WCSS_AHBBM_CTRL_IN)
#define HWIO_TCSR_WCSS_AHBBM_CTRL_AHBBM_SOFT_RESET_BMSK                                                                   0x4
#define HWIO_TCSR_WCSS_AHBBM_CTRL_AHBBM_SOFT_RESET_SHFT                                                                   0x2
#define HWIO_TCSR_WCSS_AHBBM_CTRL_AHBBM_CLKGATE_DISABLE_BMSK                                                              0x2
#define HWIO_TCSR_WCSS_AHBBM_CTRL_AHBBM_CLKGATE_DISABLE_SHFT                                                              0x1
#define HWIO_TCSR_WCSS_AHBBM_CTRL_AHBBM_ROOT_CLK_ENABLE_BMSK                                                              0x1
#define HWIO_TCSR_WCSS_AHBBM_CTRL_AHBBM_ROOT_CLK_ENABLE_SHFT                                                              0x0

#define HWIO_TCSR_MEM_SVS_SEL_APC0_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00025000)
#define HWIO_TCSR_MEM_SVS_SEL_APC0_RMSK                                                                                   0x1
#define HWIO_TCSR_MEM_SVS_SEL_APC0_IN          \
        in_dword_masked(HWIO_TCSR_MEM_SVS_SEL_APC0_ADDR, HWIO_TCSR_MEM_SVS_SEL_APC0_RMSK)
#define HWIO_TCSR_MEM_SVS_SEL_APC0_INM(m)      \
        in_dword_masked(HWIO_TCSR_MEM_SVS_SEL_APC0_ADDR, m)
#define HWIO_TCSR_MEM_SVS_SEL_APC0_OUT(v)      \
        out_dword(HWIO_TCSR_MEM_SVS_SEL_APC0_ADDR,v)
#define HWIO_TCSR_MEM_SVS_SEL_APC0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MEM_SVS_SEL_APC0_ADDR,m,v,HWIO_TCSR_MEM_SVS_SEL_APC0_IN)
#define HWIO_TCSR_MEM_SVS_SEL_APC0_MEM_SVS_SEL_APC0_BMSK                                                                  0x1
#define HWIO_TCSR_MEM_SVS_SEL_APC0_MEM_SVS_SEL_APC0_SHFT                                                                  0x0

#define HWIO_TCSR_MEM_SVS_SEL_APC1_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00025004)
#define HWIO_TCSR_MEM_SVS_SEL_APC1_RMSK                                                                                   0x1
#define HWIO_TCSR_MEM_SVS_SEL_APC1_IN          \
        in_dword_masked(HWIO_TCSR_MEM_SVS_SEL_APC1_ADDR, HWIO_TCSR_MEM_SVS_SEL_APC1_RMSK)
#define HWIO_TCSR_MEM_SVS_SEL_APC1_INM(m)      \
        in_dword_masked(HWIO_TCSR_MEM_SVS_SEL_APC1_ADDR, m)
#define HWIO_TCSR_MEM_SVS_SEL_APC1_OUT(v)      \
        out_dword(HWIO_TCSR_MEM_SVS_SEL_APC1_ADDR,v)
#define HWIO_TCSR_MEM_SVS_SEL_APC1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_MEM_SVS_SEL_APC1_ADDR,m,v,HWIO_TCSR_MEM_SVS_SEL_APC1_IN)
#define HWIO_TCSR_MEM_SVS_SEL_APC1_MEM_SVS_SEL_APC1_BMSK                                                                  0x1
#define HWIO_TCSR_MEM_SVS_SEL_APC1_MEM_SVS_SEL_APC1_SHFT                                                                  0x0

#define HWIO_TCSR_KRYO_MUX_SEL_ADDR                                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x00025008)
#define HWIO_TCSR_KRYO_MUX_SEL_RMSK                                                                                       0x3
#define HWIO_TCSR_KRYO_MUX_SEL_IN          \
        in_dword_masked(HWIO_TCSR_KRYO_MUX_SEL_ADDR, HWIO_TCSR_KRYO_MUX_SEL_RMSK)
#define HWIO_TCSR_KRYO_MUX_SEL_INM(m)      \
        in_dword_masked(HWIO_TCSR_KRYO_MUX_SEL_ADDR, m)
#define HWIO_TCSR_KRYO_MUX_SEL_OUT(v)      \
        out_dword(HWIO_TCSR_KRYO_MUX_SEL_ADDR,v)
#define HWIO_TCSR_KRYO_MUX_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_KRYO_MUX_SEL_ADDR,m,v,HWIO_TCSR_KRYO_MUX_SEL_IN)
#define HWIO_TCSR_KRYO_MUX_SEL_KRYO_MUX_SEL_BMSK                                                                          0x3
#define HWIO_TCSR_KRYO_MUX_SEL_KRYO_MUX_SEL_SHFT                                                                          0x0

#define HWIO_TCSR_APSS_BHS_EN_ADDR                                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x0002500c)
#define HWIO_TCSR_APSS_BHS_EN_RMSK                                                                                       0xff
#define HWIO_TCSR_APSS_BHS_EN_IN          \
        in_dword_masked(HWIO_TCSR_APSS_BHS_EN_ADDR, HWIO_TCSR_APSS_BHS_EN_RMSK)
#define HWIO_TCSR_APSS_BHS_EN_INM(m)      \
        in_dword_masked(HWIO_TCSR_APSS_BHS_EN_ADDR, m)
#define HWIO_TCSR_APSS_BHS_EN_OUT(v)      \
        out_dword(HWIO_TCSR_APSS_BHS_EN_ADDR,v)
#define HWIO_TCSR_APSS_BHS_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_APSS_BHS_EN_ADDR,m,v,HWIO_TCSR_APSS_BHS_EN_IN)
#define HWIO_TCSR_APSS_BHS_EN_APSS_BHS_EN_BMSK                                                                           0xff
#define HWIO_TCSR_APSS_BHS_EN_APSS_BHS_EN_SHFT                                                                            0x0

#define HWIO_TCSR_APSS_BHS_EN_STATUS_ADDR                                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x00025010)
#define HWIO_TCSR_APSS_BHS_EN_STATUS_RMSK                                                                                0xff
#define HWIO_TCSR_APSS_BHS_EN_STATUS_IN          \
        in_dword_masked(HWIO_TCSR_APSS_BHS_EN_STATUS_ADDR, HWIO_TCSR_APSS_BHS_EN_STATUS_RMSK)
#define HWIO_TCSR_APSS_BHS_EN_STATUS_INM(m)      \
        in_dword_masked(HWIO_TCSR_APSS_BHS_EN_STATUS_ADDR, m)
#define HWIO_TCSR_APSS_BHS_EN_STATUS_APSS_BHS_EN_STATUS_BMSK                                                             0xff
#define HWIO_TCSR_APSS_BHS_EN_STATUS_APSS_BHS_EN_STATUS_SHFT                                                              0x0

#define HWIO_TCSR_APSS_SPARE_REG0_ADDR                                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00025014)
#define HWIO_TCSR_APSS_SPARE_REG0_RMSK                                                                             0xffffffff
#define HWIO_TCSR_APSS_SPARE_REG0_IN          \
        in_dword_masked(HWIO_TCSR_APSS_SPARE_REG0_ADDR, HWIO_TCSR_APSS_SPARE_REG0_RMSK)
#define HWIO_TCSR_APSS_SPARE_REG0_INM(m)      \
        in_dword_masked(HWIO_TCSR_APSS_SPARE_REG0_ADDR, m)
#define HWIO_TCSR_APSS_SPARE_REG0_OUT(v)      \
        out_dword(HWIO_TCSR_APSS_SPARE_REG0_ADDR,v)
#define HWIO_TCSR_APSS_SPARE_REG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_APSS_SPARE_REG0_ADDR,m,v,HWIO_TCSR_APSS_SPARE_REG0_IN)
#define HWIO_TCSR_APSS_SPARE_REG0_SPARE_REG0_BMSK                                                                  0xffffffff
#define HWIO_TCSR_APSS_SPARE_REG0_SPARE_REG0_SHFT                                                                         0x0

#define HWIO_TCSR_APSS_SPARE_REG1_ADDR                                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00025018)
#define HWIO_TCSR_APSS_SPARE_REG1_RMSK                                                                             0xffffffff
#define HWIO_TCSR_APSS_SPARE_REG1_IN          \
        in_dword_masked(HWIO_TCSR_APSS_SPARE_REG1_ADDR, HWIO_TCSR_APSS_SPARE_REG1_RMSK)
#define HWIO_TCSR_APSS_SPARE_REG1_INM(m)      \
        in_dword_masked(HWIO_TCSR_APSS_SPARE_REG1_ADDR, m)
#define HWIO_TCSR_APSS_SPARE_REG1_OUT(v)      \
        out_dword(HWIO_TCSR_APSS_SPARE_REG1_ADDR,v)
#define HWIO_TCSR_APSS_SPARE_REG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_APSS_SPARE_REG1_ADDR,m,v,HWIO_TCSR_APSS_SPARE_REG1_IN)
#define HWIO_TCSR_APSS_SPARE_REG1_SPARE_REG1_BMSK                                                                  0xffffffff
#define HWIO_TCSR_APSS_SPARE_REG1_SPARE_REG1_SHFT                                                                         0x0

#define HWIO_TCSR_APSS_SPARE_REG2_ADDR                                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x0002501c)
#define HWIO_TCSR_APSS_SPARE_REG2_RMSK                                                                             0xffffffff
#define HWIO_TCSR_APSS_SPARE_REG2_IN          \
        in_dword_masked(HWIO_TCSR_APSS_SPARE_REG2_ADDR, HWIO_TCSR_APSS_SPARE_REG2_RMSK)
#define HWIO_TCSR_APSS_SPARE_REG2_INM(m)      \
        in_dword_masked(HWIO_TCSR_APSS_SPARE_REG2_ADDR, m)
#define HWIO_TCSR_APSS_SPARE_REG2_OUT(v)      \
        out_dword(HWIO_TCSR_APSS_SPARE_REG2_ADDR,v)
#define HWIO_TCSR_APSS_SPARE_REG2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_APSS_SPARE_REG2_ADDR,m,v,HWIO_TCSR_APSS_SPARE_REG2_IN)
#define HWIO_TCSR_APSS_SPARE_REG2_SPARE_REG2_BMSK                                                                  0xffffffff
#define HWIO_TCSR_APSS_SPARE_REG2_SPARE_REG2_SHFT                                                                         0x0

#define HWIO_TCSR_APSS_SPARE_REG3_ADDR                                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00025020)
#define HWIO_TCSR_APSS_SPARE_REG3_RMSK                                                                             0xffffffff
#define HWIO_TCSR_APSS_SPARE_REG3_IN          \
        in_dword_masked(HWIO_TCSR_APSS_SPARE_REG3_ADDR, HWIO_TCSR_APSS_SPARE_REG3_RMSK)
#define HWIO_TCSR_APSS_SPARE_REG3_INM(m)      \
        in_dword_masked(HWIO_TCSR_APSS_SPARE_REG3_ADDR, m)
#define HWIO_TCSR_APSS_SPARE_REG3_OUT(v)      \
        out_dword(HWIO_TCSR_APSS_SPARE_REG3_ADDR,v)
#define HWIO_TCSR_APSS_SPARE_REG3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_APSS_SPARE_REG3_ADDR,m,v,HWIO_TCSR_APSS_SPARE_REG3_IN)
#define HWIO_TCSR_APSS_SPARE_REG3_SPARE_REG3_BMSK                                                                  0xffffffff
#define HWIO_TCSR_APSS_SPARE_REG3_SPARE_REG3_SHFT                                                                         0x0

#define HWIO_TCSR_APSS_SPARE_REG_RD_0_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x00025024)
#define HWIO_TCSR_APSS_SPARE_REG_RD_0_RMSK                                                                         0xffffffff
#define HWIO_TCSR_APSS_SPARE_REG_RD_0_IN          \
        in_dword_masked(HWIO_TCSR_APSS_SPARE_REG_RD_0_ADDR, HWIO_TCSR_APSS_SPARE_REG_RD_0_RMSK)
#define HWIO_TCSR_APSS_SPARE_REG_RD_0_INM(m)      \
        in_dword_masked(HWIO_TCSR_APSS_SPARE_REG_RD_0_ADDR, m)
#define HWIO_TCSR_APSS_SPARE_REG_RD_0_SPARE_REG_RD_0_BMSK                                                          0xffffffff
#define HWIO_TCSR_APSS_SPARE_REG_RD_0_SPARE_REG_RD_0_SHFT                                                                 0x0

#define HWIO_TCSR_APC_SYSL2REQ_STATUS_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x00025028)
#define HWIO_TCSR_APC_SYSL2REQ_STATUS_RMSK                                                                                0xf
#define HWIO_TCSR_APC_SYSL2REQ_STATUS_IN          \
        in_dword_masked(HWIO_TCSR_APC_SYSL2REQ_STATUS_ADDR, HWIO_TCSR_APC_SYSL2REQ_STATUS_RMSK)
#define HWIO_TCSR_APC_SYSL2REQ_STATUS_INM(m)      \
        in_dword_masked(HWIO_TCSR_APC_SYSL2REQ_STATUS_ADDR, m)
#define HWIO_TCSR_APC_SYSL2REQ_STATUS_APC0_SYSL2BRINGUPREQ_STATUS_BMSK                                                    0x8
#define HWIO_TCSR_APC_SYSL2REQ_STATUS_APC0_SYSL2BRINGUPREQ_STATUS_SHFT                                                    0x3
#define HWIO_TCSR_APC_SYSL2REQ_STATUS_APC1_SYSL2BRINGUPREQ_STATUS_BMSK                                                    0x4
#define HWIO_TCSR_APC_SYSL2REQ_STATUS_APC1_SYSL2BRINGUPREQ_STATUS_SHFT                                                    0x2
#define HWIO_TCSR_APC_SYSL2REQ_STATUS_APC0_SYSL2SHUTDOWNREQ_STATUS_BMSK                                                   0x2
#define HWIO_TCSR_APC_SYSL2REQ_STATUS_APC0_SYSL2SHUTDOWNREQ_STATUS_SHFT                                                   0x1
#define HWIO_TCSR_APC_SYSL2REQ_STATUS_APC1_SYSL2SHUTDOWNREQ_STATUS_BMSK                                                   0x1
#define HWIO_TCSR_APC_SYSL2REQ_STATUS_APC1_SYSL2SHUTDOWNREQ_STATUS_SHFT                                                   0x0

#define HWIO_TCSR_APC_SYSL2REQ_ENABLE_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x00025030)
#define HWIO_TCSR_APC_SYSL2REQ_ENABLE_RMSK                                                                                0xf
#define HWIO_TCSR_APC_SYSL2REQ_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_APC_SYSL2REQ_ENABLE_ADDR, HWIO_TCSR_APC_SYSL2REQ_ENABLE_RMSK)
#define HWIO_TCSR_APC_SYSL2REQ_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_APC_SYSL2REQ_ENABLE_ADDR, m)
#define HWIO_TCSR_APC_SYSL2REQ_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_APC_SYSL2REQ_ENABLE_ADDR,v)
#define HWIO_TCSR_APC_SYSL2REQ_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_APC_SYSL2REQ_ENABLE_ADDR,m,v,HWIO_TCSR_APC_SYSL2REQ_ENABLE_IN)
#define HWIO_TCSR_APC_SYSL2REQ_ENABLE_APC0_SYSL2BRINGUPREQ_ENABLE_BMSK                                                    0x8
#define HWIO_TCSR_APC_SYSL2REQ_ENABLE_APC0_SYSL2BRINGUPREQ_ENABLE_SHFT                                                    0x3
#define HWIO_TCSR_APC_SYSL2REQ_ENABLE_APC1_SYSL2BRINGUPREQ_ENABLE_BMSK                                                    0x4
#define HWIO_TCSR_APC_SYSL2REQ_ENABLE_APC1_SYSL2BRINGUPREQ_ENABLE_SHFT                                                    0x2
#define HWIO_TCSR_APC_SYSL2REQ_ENABLE_APC0_SYSL2SHUTDOWNREQ_ENABLE_BMSK                                                   0x2
#define HWIO_TCSR_APC_SYSL2REQ_ENABLE_APC0_SYSL2SHUTDOWNREQ_ENABLE_SHFT                                                   0x1
#define HWIO_TCSR_APC_SYSL2REQ_ENABLE_APC1_SYSL2SHUTDOWNREQ_ENABLE_BMSK                                                   0x1
#define HWIO_TCSR_APC_SYSL2REQ_ENABLE_APC1_SYSL2SHUTDOWNREQ_ENABLE_SHFT                                                   0x0

#define HWIO_TCSR_QDSS_SUMMARY_IRQ_STATUS_ADDR                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x0002502c)
#define HWIO_TCSR_QDSS_SUMMARY_IRQ_STATUS_RMSK                                                                            0x7
#define HWIO_TCSR_QDSS_SUMMARY_IRQ_STATUS_IN          \
        in_dword_masked(HWIO_TCSR_QDSS_SUMMARY_IRQ_STATUS_ADDR, HWIO_TCSR_QDSS_SUMMARY_IRQ_STATUS_RMSK)
#define HWIO_TCSR_QDSS_SUMMARY_IRQ_STATUS_INM(m)      \
        in_dword_masked(HWIO_TCSR_QDSS_SUMMARY_IRQ_STATUS_ADDR, m)
#define HWIO_TCSR_QDSS_SUMMARY_IRQ_STATUS_QDSS_CLK_IRQ_STATUS_BMSK                                                        0x4
#define HWIO_TCSR_QDSS_SUMMARY_IRQ_STATUS_QDSS_CLK_IRQ_STATUS_SHFT                                                        0x2
#define HWIO_TCSR_QDSS_SUMMARY_IRQ_STATUS_QDSS_CSYSPWRUPREQ_STATUS_BMSK                                                   0x2
#define HWIO_TCSR_QDSS_SUMMARY_IRQ_STATUS_QDSS_CSYSPWRUPREQ_STATUS_SHFT                                                   0x1
#define HWIO_TCSR_QDSS_SUMMARY_IRQ_STATUS_QDSS_JTAGSW_STATUS_BMSK                                                         0x1
#define HWIO_TCSR_QDSS_SUMMARY_IRQ_STATUS_QDSS_JTAGSW_STATUS_SHFT                                                         0x0

#define HWIO_TCSR_QDSS_SUMMARY_IRQ_ENABLE_ADDR                                                                     (TCSR_TCSR_REGS_REG_BASE      + 0x00025034)
#define HWIO_TCSR_QDSS_SUMMARY_IRQ_ENABLE_RMSK                                                                            0x7
#define HWIO_TCSR_QDSS_SUMMARY_IRQ_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_QDSS_SUMMARY_IRQ_ENABLE_ADDR, HWIO_TCSR_QDSS_SUMMARY_IRQ_ENABLE_RMSK)
#define HWIO_TCSR_QDSS_SUMMARY_IRQ_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_QDSS_SUMMARY_IRQ_ENABLE_ADDR, m)
#define HWIO_TCSR_QDSS_SUMMARY_IRQ_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_QDSS_SUMMARY_IRQ_ENABLE_ADDR,v)
#define HWIO_TCSR_QDSS_SUMMARY_IRQ_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_QDSS_SUMMARY_IRQ_ENABLE_ADDR,m,v,HWIO_TCSR_QDSS_SUMMARY_IRQ_ENABLE_IN)
#define HWIO_TCSR_QDSS_SUMMARY_IRQ_ENABLE_QDSS_CLK_IRQ_ENABLE_BMSK                                                        0x4
#define HWIO_TCSR_QDSS_SUMMARY_IRQ_ENABLE_QDSS_CLK_IRQ_ENABLE_SHFT                                                        0x2
#define HWIO_TCSR_QDSS_SUMMARY_IRQ_ENABLE_QDSS_CSYSPWRUPREQ_ENABLE_BMSK                                                   0x2
#define HWIO_TCSR_QDSS_SUMMARY_IRQ_ENABLE_QDSS_CSYSPWRUPREQ_ENABLE_SHFT                                                   0x1
#define HWIO_TCSR_QDSS_SUMMARY_IRQ_ENABLE_QDSS_JTAGSW_ENABLE_BMSK                                                         0x1
#define HWIO_TCSR_QDSS_SUMMARY_IRQ_ENABLE_QDSS_JTAGSW_ENABLE_SHFT                                                         0x0

#define HWIO_TCSR_PMU_CTILE_CONFIG_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x00025038)
#define HWIO_TCSR_PMU_CTILE_CONFIG_RMSK                                                                               0x1ffff
#define HWIO_TCSR_PMU_CTILE_CONFIG_IN          \
        in_dword_masked(HWIO_TCSR_PMU_CTILE_CONFIG_ADDR, HWIO_TCSR_PMU_CTILE_CONFIG_RMSK)
#define HWIO_TCSR_PMU_CTILE_CONFIG_INM(m)      \
        in_dword_masked(HWIO_TCSR_PMU_CTILE_CONFIG_ADDR, m)
#define HWIO_TCSR_PMU_CTILE_CONFIG_OUT(v)      \
        out_dword(HWIO_TCSR_PMU_CTILE_CONFIG_ADDR,v)
#define HWIO_TCSR_PMU_CTILE_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_PMU_CTILE_CONFIG_ADDR,m,v,HWIO_TCSR_PMU_CTILE_CONFIG_IN)
#define HWIO_TCSR_PMU_CTILE_CONFIG_DISABLE_PMU_CLAMP_MEM_CX_BMSK                                                      0x10000
#define HWIO_TCSR_PMU_CTILE_CONFIG_DISABLE_PMU_CLAMP_MEM_CX_SHFT                                                         0x10
#define HWIO_TCSR_PMU_CTILE_CONFIG_PMU_DBG_BUS_EN_BMSK                                                                 0x8000
#define HWIO_TCSR_PMU_CTILE_CONFIG_PMU_DBG_BUS_EN_SHFT                                                                    0xf
#define HWIO_TCSR_PMU_CTILE_CONFIG_DISABLE_PMU_FREEZEIO_BMSK                                                           0x4000
#define HWIO_TCSR_PMU_CTILE_CONFIG_DISABLE_PMU_FREEZEIO_SHFT                                                              0xe
#define HWIO_TCSR_PMU_CTILE_CONFIG_DISABLE_PMU_PREFREEZEIO_BMSK                                                        0x2000
#define HWIO_TCSR_PMU_CTILE_CONFIG_DISABLE_PMU_PREFREEZEIO_SHFT                                                           0xd
#define HWIO_TCSR_PMU_CTILE_CONFIG_SW_OVERRIDE_SLEEP_CLK_DISABLE_BMSK                                                  0x1000
#define HWIO_TCSR_PMU_CTILE_CONFIG_SW_OVERRIDE_SLEEP_CLK_DISABLE_SHFT                                                     0xc
#define HWIO_TCSR_PMU_CTILE_CONFIG_SW_OVERRIDE_CXO_CLK_DISABLE_BMSK                                                     0x800
#define HWIO_TCSR_PMU_CTILE_CONFIG_SW_OVERRIDE_CXO_CLK_DISABLE_SHFT                                                       0xb
#define HWIO_TCSR_PMU_CTILE_CONFIG_MOCK_SHUTDOWN_BMSK                                                                   0x400
#define HWIO_TCSR_PMU_CTILE_CONFIG_MOCK_SHUTDOWN_SHFT                                                                     0xa
#define HWIO_TCSR_PMU_CTILE_CONFIG_DLY_PWRUP_RES_BMSK                                                                   0x3c0
#define HWIO_TCSR_PMU_CTILE_CONFIG_DLY_PWRUP_RES_SHFT                                                                     0x6
#define HWIO_TCSR_PMU_CTILE_CONFIG_DLY_PWRUP_FEW_BMSK                                                                    0x3c
#define HWIO_TCSR_PMU_CTILE_CONFIG_DLY_PWRUP_FEW_SHFT                                                                     0x2
#define HWIO_TCSR_PMU_CTILE_CONFIG_MPM_GATING_DIS_BMSK                                                                    0x2
#define HWIO_TCSR_PMU_CTILE_CONFIG_MPM_GATING_DIS_SHFT                                                                    0x1
#define HWIO_TCSR_PMU_CTILE_CONFIG_VDDCX_PC_EN_BMSK                                                                       0x1
#define HWIO_TCSR_PMU_CTILE_CONFIG_VDDCX_PC_EN_SHFT                                                                       0x0

#define HWIO_TCSR_PMU_CTILE_COLLAPSE_INDICATOR_ADDR                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x0002503c)
#define HWIO_TCSR_PMU_CTILE_COLLAPSE_INDICATOR_RMSK                                                                       0x7
#define HWIO_TCSR_PMU_CTILE_COLLAPSE_INDICATOR_IN          \
        in_dword_masked(HWIO_TCSR_PMU_CTILE_COLLAPSE_INDICATOR_ADDR, HWIO_TCSR_PMU_CTILE_COLLAPSE_INDICATOR_RMSK)
#define HWIO_TCSR_PMU_CTILE_COLLAPSE_INDICATOR_INM(m)      \
        in_dword_masked(HWIO_TCSR_PMU_CTILE_COLLAPSE_INDICATOR_ADDR, m)
#define HWIO_TCSR_PMU_CTILE_COLLAPSE_INDICATOR_OUT(v)      \
        out_dword(HWIO_TCSR_PMU_CTILE_COLLAPSE_INDICATOR_ADDR,v)
#define HWIO_TCSR_PMU_CTILE_COLLAPSE_INDICATOR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_PMU_CTILE_COLLAPSE_INDICATOR_ADDR,m,v,HWIO_TCSR_PMU_CTILE_COLLAPSE_INDICATOR_IN)
#define HWIO_TCSR_PMU_CTILE_COLLAPSE_INDICATOR_CTILE_COLLAPSE_IND_HW_STAT_BMSK                                            0x4
#define HWIO_TCSR_PMU_CTILE_COLLAPSE_INDICATOR_CTILE_COLLAPSE_IND_HW_STAT_SHFT                                            0x2
#define HWIO_TCSR_PMU_CTILE_COLLAPSE_INDICATOR_CTILE_PWR_UP_IND_HW_STAT_BMSK                                              0x2
#define HWIO_TCSR_PMU_CTILE_COLLAPSE_INDICATOR_CTILE_PWR_UP_IND_HW_STAT_SHFT                                              0x1
#define HWIO_TCSR_PMU_CTILE_COLLAPSE_INDICATOR_CTILE_PWR_STATE_IND_SW_CLR_BMSK                                            0x1
#define HWIO_TCSR_PMU_CTILE_COLLAPSE_INDICATOR_CTILE_PWR_STATE_IND_SW_CLR_SHFT                                            0x0

#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x00025040)
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_RMSK                                                                             0xffff
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_IN          \
        in_dword_masked(HWIO_TCSR_CXIP_LM_VOTE_STATUS_ADDR, HWIO_TCSR_CXIP_LM_VOTE_STATUS_RMSK)
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_INM(m)      \
        in_dword_masked(HWIO_TCSR_CXIP_LM_VOTE_STATUS_ADDR, m)
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_CLIENT15_VOTE_STATUS_BMSK                                                        0x8000
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_CLIENT15_VOTE_STATUS_SHFT                                                           0xf
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_CLIENT14_VOTE_STATUS_BMSK                                                        0x4000
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_CLIENT14_VOTE_STATUS_SHFT                                                           0xe
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_CLIENT13_VOTE_STATUS_BMSK                                                        0x2000
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_CLIENT13_VOTE_STATUS_SHFT                                                           0xd
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_CLIENT12_VOTE_STATUS_BMSK                                                        0x1000
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_CLIENT12_VOTE_STATUS_SHFT                                                           0xc
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_CLIENT11_VOTE_STATUS_BMSK                                                         0x800
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_CLIENT11_VOTE_STATUS_SHFT                                                           0xb
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_CLIENT10_VOTE_STATUS_BMSK                                                         0x400
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_CLIENT10_VOTE_STATUS_SHFT                                                           0xa
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_CLIENT9_VOTE_STATUS_BMSK                                                          0x200
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_CLIENT9_VOTE_STATUS_SHFT                                                            0x9
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_CLIENT8_VOTE_STATUS_BMSK                                                          0x100
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_CLIENT8_VOTE_STATUS_SHFT                                                            0x8
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_CLIENT7_VOTE_STATUS_BMSK                                                           0x80
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_CLIENT7_VOTE_STATUS_SHFT                                                            0x7
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_CLIENT6_VOTE_STATUS_BMSK                                                           0x40
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_CLIENT6_VOTE_STATUS_SHFT                                                            0x6
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_CLIENT5_VOTE_STATUS_BMSK                                                           0x20
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_CLIENT5_VOTE_STATUS_SHFT                                                            0x5
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_CLIENT4_VOTE_STATUS_BMSK                                                           0x10
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_CLIENT4_VOTE_STATUS_SHFT                                                            0x4
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_CLIENT3_VOTE_STATUS_BMSK                                                            0x8
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_CLIENT3_VOTE_STATUS_SHFT                                                            0x3
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_CLIENT2_VOTE_STATUS_BMSK                                                            0x4
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_CLIENT2_VOTE_STATUS_SHFT                                                            0x2
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_CLIENT1_VOTE_STATUS_BMSK                                                            0x2
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_CLIENT1_VOTE_STATUS_SHFT                                                            0x1
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_CDSP_VOTE_STATUS_BMSK                                                               0x1
#define HWIO_TCSR_CXIP_LM_VOTE_STATUS_CDSP_VOTE_STATUS_SHFT                                                               0x0

#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x00025044)
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_RMSK                                                                             0xffff
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_IN          \
        in_dword_masked(HWIO_TCSR_CXIP_LM_VOTE_BYPASS_ADDR, HWIO_TCSR_CXIP_LM_VOTE_BYPASS_RMSK)
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_INM(m)      \
        in_dword_masked(HWIO_TCSR_CXIP_LM_VOTE_BYPASS_ADDR, m)
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_OUT(v)      \
        out_dword(HWIO_TCSR_CXIP_LM_VOTE_BYPASS_ADDR,v)
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_CXIP_LM_VOTE_BYPASS_ADDR,m,v,HWIO_TCSR_CXIP_LM_VOTE_BYPASS_IN)
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_CLIENT15_VOTE_BYPASS_BMSK                                                        0x8000
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_CLIENT15_VOTE_BYPASS_SHFT                                                           0xf
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_CLIENT14_VOTE_BYPASS_BMSK                                                        0x4000
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_CLIENT14_VOTE_BYPASS_SHFT                                                           0xe
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_CLIENT13_VOTE_BYPASS_BMSK                                                        0x2000
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_CLIENT13_VOTE_BYPASS_SHFT                                                           0xd
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_CLIENT12_VOTE_BYPASS_BMSK                                                        0x1000
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_CLIENT12_VOTE_BYPASS_SHFT                                                           0xc
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_CLIENT11_VOTE_BYPASS_BMSK                                                         0x800
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_CLIENT11_VOTE_BYPASS_SHFT                                                           0xb
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_CLIENT10_VOTE_BYPASS_BMSK                                                         0x400
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_CLIENT10_VOTE_BYPASS_SHFT                                                           0xa
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_CLIENT9_VOTE_BYPASS_BMSK                                                          0x200
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_CLIENT9_VOTE_BYPASS_SHFT                                                            0x9
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_CLIENT8_VOTE_BYPASS_BMSK                                                          0x100
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_CLIENT8_VOTE_BYPASS_SHFT                                                            0x8
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_CLIENT7_VOTE_BYPASS_BMSK                                                           0x80
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_CLIENT7_VOTE_BYPASS_SHFT                                                            0x7
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_CLIENT6_VOTE_BYPASS_BMSK                                                           0x40
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_CLIENT6_VOTE_BYPASS_SHFT                                                            0x6
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_CLIENT5_VOTE_BYPASS_BMSK                                                           0x20
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_CLIENT5_VOTE_BYPASS_SHFT                                                            0x5
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_CLIENT4_VOTE_BYPASS_BMSK                                                           0x10
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_CLIENT4_VOTE_BYPASS_SHFT                                                            0x4
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_CLIENT3_VOTE_BYPASS_BMSK                                                            0x8
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_CLIENT3_VOTE_BYPASS_SHFT                                                            0x3
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_CLIENT2_VOTE_BYPASS_BMSK                                                            0x4
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_CLIENT2_VOTE_BYPASS_SHFT                                                            0x2
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_CLIENT1_VOTE_BYPASS_BMSK                                                            0x2
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_CLIENT1_VOTE_BYPASS_SHFT                                                            0x1
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_CDSP_VOTE_BYPASS_BMSK                                                               0x1
#define HWIO_TCSR_CXIP_LM_VOTE_BYPASS_CDSP_VOTE_BYPASS_SHFT                                                               0x0

#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_ADDR                                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x00025048)
#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_RMSK                                                                              0xffff
#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_OUT(v)      \
        out_dword(HWIO_TCSR_CXIP_LM_VOTE_CLEAR_ADDR,v)
#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_CLIENT15_VOTE_CLEAR_BMSK                                                          0x8000
#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_CLIENT15_VOTE_CLEAR_SHFT                                                             0xf
#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_CLIENT14_VOTE_CLEAR_BMSK                                                          0x4000
#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_CLIENT14_VOTE_CLEAR_SHFT                                                             0xe
#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_CLIENT13_VOTE_CLEAR_BMSK                                                          0x2000
#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_CLIENT13_VOTE_CLEAR_SHFT                                                             0xd
#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_CLIENT12_VOTE_CLEAR_BMSK                                                          0x1000
#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_CLIENT12_VOTE_CLEAR_SHFT                                                             0xc
#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_CLIENT11_VOTE_CLEAR_BMSK                                                           0x800
#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_CLIENT11_VOTE_CLEAR_SHFT                                                             0xb
#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_CLIENT10_VOTE_CLEAR_BMSK                                                           0x400
#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_CLIENT10_VOTE_CLEAR_SHFT                                                             0xa
#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_CLIENT9_VOTE_CLEAR_BMSK                                                            0x200
#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_CLIENT9_VOTE_CLEAR_SHFT                                                              0x9
#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_CLIENT8_VOTE_CLEAR_BMSK                                                            0x100
#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_CLIENT8_VOTE_CLEAR_SHFT                                                              0x8
#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_CLIENT7_VOTE_CLEAR_BMSK                                                             0x80
#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_CLIENT7_VOTE_CLEAR_SHFT                                                              0x7
#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_CLIENT6_VOTE_CLEAR_BMSK                                                             0x40
#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_CLIENT6_VOTE_CLEAR_SHFT                                                              0x6
#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_CLIENT5_VOTE_CLEAR_BMSK                                                             0x20
#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_CLIENT5_VOTE_CLEAR_SHFT                                                              0x5
#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_CLIENT4_VOTE_CLEAR_BMSK                                                             0x10
#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_CLIENT4_VOTE_CLEAR_SHFT                                                              0x4
#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_CLIENT3_VOTE_CLEAR_BMSK                                                              0x8
#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_CLIENT3_VOTE_CLEAR_SHFT                                                              0x3
#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_CLIENT2_VOTE_CLEAR_BMSK                                                              0x4
#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_CLIENT2_VOTE_CLEAR_SHFT                                                              0x2
#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_CLIENT1_VOTE_CLEAR_BMSK                                                              0x2
#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_CLIENT1_VOTE_CLEAR_SHFT                                                              0x1
#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_NOT_USED_BMSK                                                                        0x1
#define HWIO_TCSR_CXIP_LM_VOTE_CLEAR_NOT_USED_SHFT                                                                        0x0

#define HWIO_TCSR_CXIP_LM_VOTE_SET_ADDR                                                                            (TCSR_TCSR_REGS_REG_BASE      + 0x0002504c)
#define HWIO_TCSR_CXIP_LM_VOTE_SET_RMSK                                                                                0xffff
#define HWIO_TCSR_CXIP_LM_VOTE_SET_OUT(v)      \
        out_dword(HWIO_TCSR_CXIP_LM_VOTE_SET_ADDR,v)
#define HWIO_TCSR_CXIP_LM_VOTE_SET_CLIENT15_VOTE_SET_BMSK                                                              0x8000
#define HWIO_TCSR_CXIP_LM_VOTE_SET_CLIENT15_VOTE_SET_SHFT                                                                 0xf
#define HWIO_TCSR_CXIP_LM_VOTE_SET_CLIENT14_VOTE_SET_BMSK                                                              0x4000
#define HWIO_TCSR_CXIP_LM_VOTE_SET_CLIENT14_VOTE_SET_SHFT                                                                 0xe
#define HWIO_TCSR_CXIP_LM_VOTE_SET_CLIENT13_VOTE_SET_BMSK                                                              0x2000
#define HWIO_TCSR_CXIP_LM_VOTE_SET_CLIENT13_VOTE_SET_SHFT                                                                 0xd
#define HWIO_TCSR_CXIP_LM_VOTE_SET_CLIENT12_VOTE_SET_BMSK                                                              0x1000
#define HWIO_TCSR_CXIP_LM_VOTE_SET_CLIENT12_VOTE_SET_SHFT                                                                 0xc
#define HWIO_TCSR_CXIP_LM_VOTE_SET_CLIENT11_VOTE_SET_BMSK                                                               0x800
#define HWIO_TCSR_CXIP_LM_VOTE_SET_CLIENT11_VOTE_SET_SHFT                                                                 0xb
#define HWIO_TCSR_CXIP_LM_VOTE_SET_CLIENT10_VOTE_SET_BMSK                                                               0x400
#define HWIO_TCSR_CXIP_LM_VOTE_SET_CLIENT10_VOTE_SET_SHFT                                                                 0xa
#define HWIO_TCSR_CXIP_LM_VOTE_SET_CLIENT9_VOTE_SET_BMSK                                                                0x200
#define HWIO_TCSR_CXIP_LM_VOTE_SET_CLIENT9_VOTE_SET_SHFT                                                                  0x9
#define HWIO_TCSR_CXIP_LM_VOTE_SET_CLIENT8_VOTE_SET_BMSK                                                                0x100
#define HWIO_TCSR_CXIP_LM_VOTE_SET_CLIENT8_VOTE_SET_SHFT                                                                  0x8
#define HWIO_TCSR_CXIP_LM_VOTE_SET_CLIENT7_VOTE_SET_BMSK                                                                 0x80
#define HWIO_TCSR_CXIP_LM_VOTE_SET_CLIENT7_VOTE_SET_SHFT                                                                  0x7
#define HWIO_TCSR_CXIP_LM_VOTE_SET_CLIENT6_VOTE_SET_BMSK                                                                 0x40
#define HWIO_TCSR_CXIP_LM_VOTE_SET_CLIENT6_VOTE_SET_SHFT                                                                  0x6
#define HWIO_TCSR_CXIP_LM_VOTE_SET_CLIENT5_VOTE_SET_BMSK                                                                 0x20
#define HWIO_TCSR_CXIP_LM_VOTE_SET_CLIENT5_VOTE_SET_SHFT                                                                  0x5
#define HWIO_TCSR_CXIP_LM_VOTE_SET_CLIENT4_VOTE_SET_BMSK                                                                 0x10
#define HWIO_TCSR_CXIP_LM_VOTE_SET_CLIENT4_VOTE_SET_SHFT                                                                  0x4
#define HWIO_TCSR_CXIP_LM_VOTE_SET_CLIENT3_VOTE_SET_BMSK                                                                  0x8
#define HWIO_TCSR_CXIP_LM_VOTE_SET_CLIENT3_VOTE_SET_SHFT                                                                  0x3
#define HWIO_TCSR_CXIP_LM_VOTE_SET_CLIENT2_VOTE_SET_BMSK                                                                  0x4
#define HWIO_TCSR_CXIP_LM_VOTE_SET_CLIENT2_VOTE_SET_SHFT                                                                  0x2
#define HWIO_TCSR_CXIP_LM_VOTE_SET_CLIENT1_VOTE_SET_BMSK                                                                  0x2
#define HWIO_TCSR_CXIP_LM_VOTE_SET_CLIENT1_VOTE_SET_SHFT                                                                  0x1
#define HWIO_TCSR_CXIP_LM_VOTE_SET_NOT_USED_BMSK                                                                          0x1
#define HWIO_TCSR_CXIP_LM_VOTE_SET_NOT_USED_SHFT                                                                          0x0

#define HWIO_TCSR_CXIP_LM_VOTE_FEATURE_ENABLE_ADDR                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x00025050)
#define HWIO_TCSR_CXIP_LM_VOTE_FEATURE_ENABLE_RMSK                                                                        0x1
#define HWIO_TCSR_CXIP_LM_VOTE_FEATURE_ENABLE_IN          \
        in_dword_masked(HWIO_TCSR_CXIP_LM_VOTE_FEATURE_ENABLE_ADDR, HWIO_TCSR_CXIP_LM_VOTE_FEATURE_ENABLE_RMSK)
#define HWIO_TCSR_CXIP_LM_VOTE_FEATURE_ENABLE_INM(m)      \
        in_dword_masked(HWIO_TCSR_CXIP_LM_VOTE_FEATURE_ENABLE_ADDR, m)
#define HWIO_TCSR_CXIP_LM_VOTE_FEATURE_ENABLE_OUT(v)      \
        out_dword(HWIO_TCSR_CXIP_LM_VOTE_FEATURE_ENABLE_ADDR,v)
#define HWIO_TCSR_CXIP_LM_VOTE_FEATURE_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TCSR_CXIP_LM_VOTE_FEATURE_ENABLE_ADDR,m,v,HWIO_TCSR_CXIP_LM_VOTE_FEATURE_ENABLE_IN)
#define HWIO_TCSR_CXIP_LM_VOTE_FEATURE_ENABLE_VOTE_FEATURE_ENABLE_BMSK                                                    0x1
#define HWIO_TCSR_CXIP_LM_VOTE_FEATURE_ENABLE_VOTE_FEATURE_ENABLE_SHFT                                                    0x0

#define HWIO_TCSR_CXIP_LM_FNT_SET_ADDR                                                                             (TCSR_TCSR_REGS_REG_BASE      + 0x00025054)
#define HWIO_TCSR_CXIP_LM_FNT_SET_RMSK                                                                                    0x3
#define HWIO_TCSR_CXIP_LM_FNT_SET_OUT(v)      \
        out_dword(HWIO_TCSR_CXIP_LM_FNT_SET_ADDR,v)
#define HWIO_TCSR_CXIP_LM_FNT_SET_T_SET_BMSK                                                                              0x2
#define HWIO_TCSR_CXIP_LM_FNT_SET_T_SET_SHFT                                                                              0x1
#define HWIO_TCSR_CXIP_LM_FNT_SET_F_SET_BMSK                                                                              0x1
#define HWIO_TCSR_CXIP_LM_FNT_SET_F_SET_SHFT                                                                              0x0

#define HWIO_TCSR_CXIP_LM_FNT_CLEAR_ADDR                                                                           (TCSR_TCSR_REGS_REG_BASE      + 0x00025058)
#define HWIO_TCSR_CXIP_LM_FNT_CLEAR_RMSK                                                                                  0x3
#define HWIO_TCSR_CXIP_LM_FNT_CLEAR_OUT(v)      \
        out_dword(HWIO_TCSR_CXIP_LM_FNT_CLEAR_ADDR,v)
#define HWIO_TCSR_CXIP_LM_FNT_CLEAR_T_CLEAR_BMSK                                                                          0x2
#define HWIO_TCSR_CXIP_LM_FNT_CLEAR_T_CLEAR_SHFT                                                                          0x1
#define HWIO_TCSR_CXIP_LM_FNT_CLEAR_F_CLEAR_BMSK                                                                          0x1
#define HWIO_TCSR_CXIP_LM_FNT_CLEAR_F_CLEAR_SHFT                                                                          0x0

#define HWIO_TCSR_CXIP_LM_FNT_STATUS_ADDR                                                                          (TCSR_TCSR_REGS_REG_BASE      + 0x0002505c)
#define HWIO_TCSR_CXIP_LM_FNT_STATUS_RMSK                                                                                 0x3
#define HWIO_TCSR_CXIP_LM_FNT_STATUS_IN          \
        in_dword_masked(HWIO_TCSR_CXIP_LM_FNT_STATUS_ADDR, HWIO_TCSR_CXIP_LM_FNT_STATUS_RMSK)
#define HWIO_TCSR_CXIP_LM_FNT_STATUS_INM(m)      \
        in_dword_masked(HWIO_TCSR_CXIP_LM_FNT_STATUS_ADDR, m)
#define HWIO_TCSR_CXIP_LM_FNT_STATUS_T_STATUS_BMSK                                                                        0x2
#define HWIO_TCSR_CXIP_LM_FNT_STATUS_T_STATUS_SHFT                                                                        0x1
#define HWIO_TCSR_CXIP_LM_FNT_STATUS_F_STATUS_BMSK                                                                        0x1
#define HWIO_TCSR_CXIP_LM_FNT_STATUS_F_STATUS_SHFT                                                                        0x0

#define HWIO_TCSR_CXIP_LM_ACVS_ADDR                                                                                (TCSR_TCSR_REGS_REG_BASE      + 0x00025060)
#define HWIO_TCSR_CXIP_LM_ACVS_RMSK                                                                                       0x1
#define HWIO_TCSR_CXIP_LM_ACVS_IN          \
        in_dword_masked(HWIO_TCSR_CXIP_LM_ACVS_ADDR, HWIO_TCSR_CXIP_LM_ACVS_RMSK)
#define HWIO_TCSR_CXIP_LM_ACVS_INM(m)      \
        in_dword_masked(HWIO_TCSR_CXIP_LM_ACVS_ADDR, m)
#define HWIO_TCSR_CXIP_LM_ACVS_ACVS_BMSK                                                                                  0x1
#define HWIO_TCSR_CXIP_LM_ACVS_ACVS_SHFT                                                                                  0x0

#define HWIO_TCSR_CXIP_LM_TRS_ADDR                                                                                 (TCSR_TCSR_REGS_REG_BASE      + 0x00025064)
#define HWIO_TCSR_CXIP_LM_TRS_RMSK                                                                                        0x1
#define HWIO_TCSR_CXIP_LM_TRS_IN          \
        in_dword_masked(HWIO_TCSR_CXIP_LM_TRS_ADDR, HWIO_TCSR_CXIP_LM_TRS_RMSK)
#define HWIO_TCSR_CXIP_LM_TRS_INM(m)      \
        in_dword_masked(HWIO_TCSR_CXIP_LM_TRS_ADDR, m)
#define HWIO_TCSR_CXIP_LM_TRS_TRS_BMSK                                                                                    0x1
#define HWIO_TCSR_CXIP_LM_TRS_TRS_SHFT                                                                                    0x0

#define HWIO_TCSR_APSS_SPARE_REG_RD_1_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x00002528)
#define HWIO_TCSR_APSS_SPARE_REG_RD_1_RMSK                                                                         0xffffffff
#define HWIO_TCSR_APSS_SPARE_REG_RD_1_IN          \
        in_dword_masked(HWIO_TCSR_APSS_SPARE_REG_RD_1_ADDR, HWIO_TCSR_APSS_SPARE_REG_RD_1_RMSK)
#define HWIO_TCSR_APSS_SPARE_REG_RD_1_INM(m)      \
        in_dword_masked(HWIO_TCSR_APSS_SPARE_REG_RD_1_ADDR, m)
#define HWIO_TCSR_APSS_SPARE_REG_RD_1_SPARE_REG_RD_1_BMSK                                                          0xffffffff
#define HWIO_TCSR_APSS_SPARE_REG_RD_1_SPARE_REG_RD_1_SHFT                                                                 0x0

#define HWIO_TCSR_APSS_SPARE_REG_RD_2_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x0000252c)
#define HWIO_TCSR_APSS_SPARE_REG_RD_2_RMSK                                                                         0xffffffff
#define HWIO_TCSR_APSS_SPARE_REG_RD_2_IN          \
        in_dword_masked(HWIO_TCSR_APSS_SPARE_REG_RD_2_ADDR, HWIO_TCSR_APSS_SPARE_REG_RD_2_RMSK)
#define HWIO_TCSR_APSS_SPARE_REG_RD_2_INM(m)      \
        in_dword_masked(HWIO_TCSR_APSS_SPARE_REG_RD_2_ADDR, m)
#define HWIO_TCSR_APSS_SPARE_REG_RD_2_SPARE_REG_RD_2_BMSK                                                          0xffffffff
#define HWIO_TCSR_APSS_SPARE_REG_RD_2_SPARE_REG_RD_2_SHFT                                                                 0x0

#define HWIO_TCSR_APSS_SPARE_REG_RD_3_ADDR                                                                         (TCSR_TCSR_REGS_REG_BASE      + 0x00002530)
#define HWIO_TCSR_APSS_SPARE_REG_RD_3_RMSK                                                                         0xffffffff
#define HWIO_TCSR_APSS_SPARE_REG_RD_3_IN          \
        in_dword_masked(HWIO_TCSR_APSS_SPARE_REG_RD_3_ADDR, HWIO_TCSR_APSS_SPARE_REG_RD_3_RMSK)
#define HWIO_TCSR_APSS_SPARE_REG_RD_3_INM(m)      \
        in_dword_masked(HWIO_TCSR_APSS_SPARE_REG_RD_3_ADDR, m)
#define HWIO_TCSR_APSS_SPARE_REG_RD_3_SPARE_REG_RD_3_BMSK                                                          0xffffffff
#define HWIO_TCSR_APSS_SPARE_REG_RD_3_SPARE_REG_RD_3_SHFT                                                                 0x0

/*----------------------------------------------------------------------------
 * MODULE: MPM2_WDOG
 *--------------------------------------------------------------------------*/

#define MPM2_WDOG_REG_BASE                                      (MPM2_MPM_BASE      + 0x00007000)

#define HWIO_MPM2_WDOG_RESET_REG_ADDR                           (MPM2_WDOG_REG_BASE      + 0x00000000)
#define HWIO_MPM2_WDOG_RESET_REG_RMSK                                  0x1
#define HWIO_MPM2_WDOG_RESET_REG_OUT(v)      \
        out_dword(HWIO_MPM2_WDOG_RESET_REG_ADDR,v)
#define HWIO_MPM2_WDOG_RESET_REG_WDOG_RESET_BMSK                       0x1
#define HWIO_MPM2_WDOG_RESET_REG_WDOG_RESET_SHFT                       0x0

#define HWIO_MPM2_WDOG_CTL_REG_ADDR                             (MPM2_WDOG_REG_BASE      + 0x00000004)
#define HWIO_MPM2_WDOG_CTL_REG_RMSK                             0x80000007
#define HWIO_MPM2_WDOG_CTL_REG_IN          \
        in_dword_masked(HWIO_MPM2_WDOG_CTL_REG_ADDR, HWIO_MPM2_WDOG_CTL_REG_RMSK)
#define HWIO_MPM2_WDOG_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_MPM2_WDOG_CTL_REG_ADDR, m)
#define HWIO_MPM2_WDOG_CTL_REG_OUT(v)      \
        out_dword(HWIO_MPM2_WDOG_CTL_REG_ADDR,v)
#define HWIO_MPM2_WDOG_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MPM2_WDOG_CTL_REG_ADDR,m,v,HWIO_MPM2_WDOG_CTL_REG_IN)
#define HWIO_MPM2_WDOG_CTL_REG_WDOG_CLK_EN_BMSK                 0x80000000
#define HWIO_MPM2_WDOG_CTL_REG_WDOG_CLK_EN_SHFT                       0x1f
#define HWIO_MPM2_WDOG_CTL_REG_CHIP_AUTOPET_EN_BMSK                    0x4
#define HWIO_MPM2_WDOG_CTL_REG_CHIP_AUTOPET_EN_SHFT                    0x2
#define HWIO_MPM2_WDOG_CTL_REG_HW_SLEEP_WAKEUP_EN_BMSK                 0x2
#define HWIO_MPM2_WDOG_CTL_REG_HW_SLEEP_WAKEUP_EN_SHFT                 0x1
#define HWIO_MPM2_WDOG_CTL_REG_WDOG_EN_BMSK                            0x1
#define HWIO_MPM2_WDOG_CTL_REG_WDOG_EN_SHFT                            0x0

#define HWIO_MPM2_WDOG_STATUS_REG_ADDR                          (MPM2_WDOG_REG_BASE      + 0x00000008)
#define HWIO_MPM2_WDOG_STATUS_REG_RMSK                             0xfffff
#define HWIO_MPM2_WDOG_STATUS_REG_IN          \
        in_dword_masked(HWIO_MPM2_WDOG_STATUS_REG_ADDR, HWIO_MPM2_WDOG_STATUS_REG_RMSK)
#define HWIO_MPM2_WDOG_STATUS_REG_INM(m)      \
        in_dword_masked(HWIO_MPM2_WDOG_STATUS_REG_ADDR, m)
#define HWIO_MPM2_WDOG_STATUS_REG_WDOG_CNT_BMSK                    0xfffff
#define HWIO_MPM2_WDOG_STATUS_REG_WDOG_CNT_SHFT                        0x0

#define HWIO_MPM2_WDOG_BARK_VAL_REG_ADDR                        (MPM2_WDOG_REG_BASE      + 0x0000000c)
#define HWIO_MPM2_WDOG_BARK_VAL_REG_RMSK                        0x800fffff
#define HWIO_MPM2_WDOG_BARK_VAL_REG_IN          \
        in_dword_masked(HWIO_MPM2_WDOG_BARK_VAL_REG_ADDR, HWIO_MPM2_WDOG_BARK_VAL_REG_RMSK)
#define HWIO_MPM2_WDOG_BARK_VAL_REG_INM(m)      \
        in_dword_masked(HWIO_MPM2_WDOG_BARK_VAL_REG_ADDR, m)
#define HWIO_MPM2_WDOG_BARK_VAL_REG_OUT(v)      \
        out_dword(HWIO_MPM2_WDOG_BARK_VAL_REG_ADDR,v)
#define HWIO_MPM2_WDOG_BARK_VAL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MPM2_WDOG_BARK_VAL_REG_ADDR,m,v,HWIO_MPM2_WDOG_BARK_VAL_REG_IN)
#define HWIO_MPM2_WDOG_BARK_VAL_REG_SYNC_STATUS_BMSK            0x80000000
#define HWIO_MPM2_WDOG_BARK_VAL_REG_SYNC_STATUS_SHFT                  0x1f
#define HWIO_MPM2_WDOG_BARK_VAL_REG_WDOG_BARK_VAL_BMSK             0xfffff
#define HWIO_MPM2_WDOG_BARK_VAL_REG_WDOG_BARK_VAL_SHFT                 0x0

#define HWIO_MPM2_WDOG_BITE_VAL_REG_ADDR                        (MPM2_WDOG_REG_BASE      + 0x00000010)
#define HWIO_MPM2_WDOG_BITE_VAL_REG_RMSK                        0x800fffff
#define HWIO_MPM2_WDOG_BITE_VAL_REG_IN          \
        in_dword_masked(HWIO_MPM2_WDOG_BITE_VAL_REG_ADDR, HWIO_MPM2_WDOG_BITE_VAL_REG_RMSK)
#define HWIO_MPM2_WDOG_BITE_VAL_REG_INM(m)      \
        in_dword_masked(HWIO_MPM2_WDOG_BITE_VAL_REG_ADDR, m)
#define HWIO_MPM2_WDOG_BITE_VAL_REG_OUT(v)      \
        out_dword(HWIO_MPM2_WDOG_BITE_VAL_REG_ADDR,v)
#define HWIO_MPM2_WDOG_BITE_VAL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_MPM2_WDOG_BITE_VAL_REG_ADDR,m,v,HWIO_MPM2_WDOG_BITE_VAL_REG_IN)
#define HWIO_MPM2_WDOG_BITE_VAL_REG_SYNC_STATUS_BMSK            0x80000000
#define HWIO_MPM2_WDOG_BITE_VAL_REG_SYNC_STATUS_SHFT                  0x1f
#define HWIO_MPM2_WDOG_BITE_VAL_REG_WDOG_BITE_VAL_BMSK             0xfffff
#define HWIO_MPM2_WDOG_BITE_VAL_REG_WDOG_BITE_VAL_SHFT                 0x0


#endif /* __HALBOOTHWIO_H__ */
