// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module fmm_reduce_kernel_entry_proc (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        A_dram,
        A_dram_c_din,
        A_dram_c_full_n,
        A_dram_c_write,
        A_dram_c_num_data_valid,
        A_dram_c_fifo_cap,
        t_capacity,
        t_capacity_c_din,
        t_capacity_c_full_n,
        t_capacity_c_write,
        t_capacity_c_num_data_valid,
        t_capacity_c_fifo_cap,
        k1,
        k1_c_din,
        k1_c_full_n,
        k1_c_write,
        k1_c_num_data_valid,
        k1_c_fifo_cap,
        k2,
        k2_c_din,
        k2_c_full_n,
        k2_c_write,
        k2_c_num_data_valid,
        k2_c_fifo_cap,
        debug_dram,
        debug_dram_c_din,
        debug_dram_c_full_n,
        debug_dram_c_write,
        debug_dram_c_num_data_valid,
        debug_dram_c_fifo_cap
);

parameter    ap_ST_fsm_state1 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [63:0] A_dram;
output  [63:0] A_dram_c_din;
input   A_dram_c_full_n;
output   A_dram_c_write;
input  [2:0] A_dram_c_num_data_valid;
input  [2:0] A_dram_c_fifo_cap;
input  [31:0] t_capacity;
output  [31:0] t_capacity_c_din;
input   t_capacity_c_full_n;
output   t_capacity_c_write;
input  [2:0] t_capacity_c_num_data_valid;
input  [2:0] t_capacity_c_fifo_cap;
input  [31:0] k1;
output  [31:0] k1_c_din;
input   k1_c_full_n;
output   k1_c_write;
input  [2:0] k1_c_num_data_valid;
input  [2:0] k1_c_fifo_cap;
input  [31:0] k2;
output  [31:0] k2_c_din;
input   k2_c_full_n;
output   k2_c_write;
input  [2:0] k2_c_num_data_valid;
input  [2:0] k2_c_fifo_cap;
input  [63:0] debug_dram;
output  [63:0] debug_dram_c_din;
input   debug_dram_c_full_n;
output   debug_dram_c_write;
input  [2:0] debug_dram_c_num_data_valid;
input  [2:0] debug_dram_c_fifo_cap;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg A_dram_c_write;
reg t_capacity_c_write;
reg k1_c_write;
reg k2_c_write;
reg debug_dram_c_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    A_dram_c_blk_n;
reg    t_capacity_c_blk_n;
reg    k1_c_blk_n;
reg    k2_c_blk_n;
reg    debug_dram_c_blk_n;
reg    ap_block_state1;
reg   [0:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        A_dram_c_blk_n = A_dram_c_full_n;
    end else begin
        A_dram_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        A_dram_c_write = 1'b1;
    end else begin
        A_dram_c_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        debug_dram_c_blk_n = debug_dram_c_full_n;
    end else begin
        debug_dram_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        debug_dram_c_write = 1'b1;
    end else begin
        debug_dram_c_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        k1_c_blk_n = k1_c_full_n;
    end else begin
        k1_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        k1_c_write = 1'b1;
    end else begin
        k1_c_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        k2_c_blk_n = k2_c_full_n;
    end else begin
        k2_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        k2_c_write = 1'b1;
    end else begin
        k2_c_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        t_capacity_c_blk_n = t_capacity_c_full_n;
    end else begin
        t_capacity_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        t_capacity_c_write = 1'b1;
    end else begin
        t_capacity_c_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_dram_c_din = A_dram;

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (debug_dram_c_full_n == 1'b0) | (k2_c_full_n == 1'b0) | (k1_c_full_n == 1'b0) | (t_capacity_c_full_n == 1'b0) | (1'b0 == A_dram_c_full_n) | (ap_done_reg == 1'b1));
end

assign debug_dram_c_din = debug_dram;

assign k1_c_din = k1;

assign k2_c_din = k2;

assign t_capacity_c_din = t_capacity;

endmodule //fmm_reduce_kernel_entry_proc
