package require -exact qsys 15.0
set_module_property NAME SiS_Generic_ConvertCRData_internal
set_module_property VERSION 1.0
set_module_property INTERNAL true
set_module_property GROUP HLS
set_module_property DISPLAY_NAME SiS_Generic_ConvertCRData_internal
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property SUPPORTED_DEVICE_FAMILIES {"Arria 10"}
set_module_assignment hls.cosim.name {_Z25SiS_Generic_ConvertCRDataP11SiS_PrivatePhiiP17fb_var_screeninfob}
set_module_assignment hls.compressed.name {SiS_Generic_ConvertCRData}

#### Synthesis fileset
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL SiS_Generic_ConvertCRData_internal
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
add_fileset_file "dspba_library_ver.sv" SYSTEM_VERILOG PATH "linux64/lib/dspba/Libraries/sv/base/dspba_library_ver.sv"
add_fileset_file "acl_data_fifo.v" SYSTEM_VERILOG PATH "ip/acl_data_fifo.v"
add_fileset_file "acl_fifo.v" SYSTEM_VERILOG PATH "ip/acl_fifo.v"
add_fileset_file "acl_altera_syncram_wrapped.sv" SYSTEM_VERILOG PATH "ip/acl_altera_syncram_wrapped.sv"
add_fileset_file "acl_scfifo_wrapped.sv" SYSTEM_VERILOG PATH "ip/acl_scfifo_wrapped.sv"
add_fileset_file "acl_ecc_decoder.sv" SYSTEM_VERILOG PATH "ip/acl_ecc_decoder.sv"
add_fileset_file "acl_ecc_encoder.sv" SYSTEM_VERILOG PATH "ip/acl_ecc_encoder.sv"
add_fileset_file "acl_ecc.svh" SYSTEM_VERILOG PATH "ip/acl_ecc.svh"
add_fileset_file "acl_ll_fifo.v" SYSTEM_VERILOG PATH "ip/acl_ll_fifo.v"
add_fileset_file "acl_ll_ram_fifo.v" SYSTEM_VERILOG PATH "ip/acl_ll_ram_fifo.v"
add_fileset_file "acl_valid_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_valid_fifo_counter.v"
add_fileset_file "acl_dspba_valid_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_dspba_valid_fifo_counter.v"
add_fileset_file "acl_staging_reg.v" SYSTEM_VERILOG PATH "ip/acl_staging_reg.v"
add_fileset_file "hld_fifo.sv" SYSTEM_VERILOG PATH "ip/hld_fifo.sv"
add_fileset_file "acl_mid_speed_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_mid_speed_fifo.sv"
add_fileset_file "acl_latency_one_ram_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_latency_one_ram_fifo.sv"
add_fileset_file "acl_latency_zero_ram_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_latency_zero_ram_fifo.sv"
add_fileset_file "hld_fifo_zero_width.sv" SYSTEM_VERILOG PATH "ip/hld_fifo_zero_width.sv"
add_fileset_file "acl_high_speed_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_high_speed_fifo.sv"
add_fileset_file "acl_low_latency_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_low_latency_fifo.sv"
add_fileset_file "acl_zero_latency_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_zero_latency_fifo.sv"
add_fileset_file "acl_fanout_pipeline.sv" SYSTEM_VERILOG PATH "ip/acl_fanout_pipeline.sv"
add_fileset_file "acl_std_synchronizer_nocut.v" SYSTEM_VERILOG PATH "ip/acl_std_synchronizer_nocut.v"
add_fileset_file "acl_tessellated_incr_decr_threshold.sv" SYSTEM_VERILOG PATH "ip/acl_tessellated_incr_decr_threshold.sv"
add_fileset_file "acl_tessellated_incr_lookahead.sv" SYSTEM_VERILOG PATH "ip/acl_tessellated_incr_lookahead.sv"
add_fileset_file "acl_reset_handler.sv" SYSTEM_VERILOG PATH "ip/acl_reset_handler.sv"
add_fileset_file "acl_lfsr.sv" SYSTEM_VERILOG PATH "ip/acl_lfsr.sv"
add_fileset_file "acl_pop.v" SYSTEM_VERILOG PATH "ip/acl_pop.v"
add_fileset_file "acl_push.v" SYSTEM_VERILOG PATH "ip/acl_push.v"
add_fileset_file "acl_token_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_token_fifo_counter.v"
add_fileset_file "acl_pipeline.v" SYSTEM_VERILOG PATH "ip/acl_pipeline.v"
add_fileset_file "acl_dspba_buffer.v" SYSTEM_VERILOG PATH "ip/acl_dspba_buffer.v"
add_fileset_file "st_top.v" SYSTEM_VERILOG PATH "ip/st_top.v"
add_fileset_file "lsu_top.v" SYSTEM_VERILOG PATH "ip/lsu_top.v"
add_fileset_file "lsu_permute_address.v" SYSTEM_VERILOG PATH "ip/lsu_permute_address.v"
add_fileset_file "lsu_pipelined.v" SYSTEM_VERILOG PATH "ip/lsu_pipelined.v"
add_fileset_file "lsu_enabled.v" SYSTEM_VERILOG PATH "ip/lsu_enabled.v"
add_fileset_file "lsu_basic_coalescer.v" SYSTEM_VERILOG PATH "ip/lsu_basic_coalescer.v"
add_fileset_file "lsu_simple.v" SYSTEM_VERILOG PATH "ip/lsu_simple.v"
add_fileset_file "lsu_streaming.v" SYSTEM_VERILOG PATH "ip/lsu_streaming.v"
add_fileset_file "lsu_burst_master.v" SYSTEM_VERILOG PATH "ip/lsu_burst_master.v"
add_fileset_file "lsu_bursting_load_stores.v" SYSTEM_VERILOG PATH "ip/lsu_bursting_load_stores.v"
add_fileset_file "lsu_non_aligned_write.v" SYSTEM_VERILOG PATH "ip/lsu_non_aligned_write.v"
add_fileset_file "lsu_read_cache.v" SYSTEM_VERILOG PATH "ip/lsu_read_cache.v"
add_fileset_file "lsu_atomic.v" SYSTEM_VERILOG PATH "ip/lsu_atomic.v"
add_fileset_file "lsu_prefetch_block.v" SYSTEM_VERILOG PATH "ip/lsu_prefetch_block.v"
add_fileset_file "lsu_wide_wrapper.v" SYSTEM_VERILOG PATH "ip/lsu_wide_wrapper.v"
add_fileset_file "lsu_streaming_prefetch.v" SYSTEM_VERILOG PATH "ip/lsu_streaming_prefetch.v"
add_fileset_file "acl_aligned_burst_coalesced_lsu.v" SYSTEM_VERILOG PATH "ip/acl_aligned_burst_coalesced_lsu.v"
add_fileset_file "acl_toggle_detect.v" SYSTEM_VERILOG PATH "ip/acl_toggle_detect.v"
add_fileset_file "acl_debug_mem.v" SYSTEM_VERILOG PATH "ip/acl_debug_mem.v"
add_fileset_file "lsu_burst_coalesced_pipelined_write.sv" SYSTEM_VERILOG PATH "ip/lsu_burst_coalesced_pipelined_write.sv"
add_fileset_file "lsu_burst_coalesced_pipelined_read.sv" SYSTEM_VERILOG PATH "ip/lsu_burst_coalesced_pipelined_read.sv"
add_fileset_file "acl_fifo_stall_valid_lookahead.sv" SYSTEM_VERILOG PATH "ip/acl_fifo_stall_valid_lookahead.sv"
add_fileset_file "acl_parameter_assert.svh" SYSTEM_VERILOG PATH "ip/acl_parameter_assert.svh"
add_fileset_file "hld_global_load_store.sv" SYSTEM_VERILOG PATH "ip/hld_global_load_store.sv"
add_fileset_file "hld_lsu.sv" SYSTEM_VERILOG PATH "ip/hld_lsu.sv"
add_fileset_file "hld_lsu_burst_coalescer.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_burst_coalescer.sv"
add_fileset_file "hld_lsu_coalescer_dynamic_timeout.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_coalescer_dynamic_timeout.sv"
add_fileset_file "hld_lsu_data_aligner.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_data_aligner.sv"
add_fileset_file "hld_lsu_read_cache.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_read_cache.sv"
add_fileset_file "hld_lsu_read_data_alignment.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_read_data_alignment.sv"
add_fileset_file "hld_lsu_unaligned_controller.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_unaligned_controller.sv"
add_fileset_file "hld_lsu_word_coalescer.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_word_coalescer.sv"
add_fileset_file "hld_lsu_write_data_alignment.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_write_data_alignment.sv"
add_fileset_file "hld_lsu_write_kernel_downstream.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_write_kernel_downstream.sv"
add_fileset_file "acl_shift_register_no_reset.sv" SYSTEM_VERILOG PATH "ip/acl_shift_register_no_reset.sv"
add_fileset_file "acl_reset_wire.v" SYSTEM_VERILOG PATH "ip/acl_reset_wire.v"
add_fileset_file "SiS_Generic_ConvertCRData_function_wrapper.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_function_wrapper.sv"
add_fileset_file "SiS_Generic_ConvertCRData_function.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_function.sv"
add_fileset_file "SiS_Generic_ConvertCRData_bb_B0_runOnce.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_bb_B0_runOnce.sv"
add_fileset_file "SiS_Generic_ConvertCRData_B0_runOnce_branch.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_B0_runOnce_branch.sv"
add_fileset_file "SiS_Generic_ConvertCRData_B0_runOnce_merge.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_B0_runOnce_merge.sv"
add_fileset_file "SiS_Generic_ConvertCRData_bb_B0_runOnce_stall_region.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_bb_B0_runOnce_stall_region.sv"
add_fileset_file "SiS_Generic_ConvertCRData_B0_runOnce_merge_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_B0_runOnce_merge_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Zc_convertcrdata0_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Zc_convertcrdata0_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zc_convertcrdata1_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zc_convertcrdata1_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_bb_B1_start.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_bb_B1_start.sv"
add_fileset_file "SiS_Generic_ConvertCRData_B1_start_branch.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_B1_start_branch.sv"
add_fileset_file "SiS_Generic_ConvertCRData_B1_start_merge.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_B1_start_merge.sv"
add_fileset_file "SiS_Generic_ConvertCRData_bb_B1_start_stall_region.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_bb_B1_start_stall_region.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_iowr_bl_retuA000000Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_iowr_bl_retuA000000Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_meA000000Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_meA000000Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_meA000001Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_meA000001Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_meA000002Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_meA000002Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_meA000003Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_meA000003Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_meA000004Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_meA000004Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_meA000005Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_meA000005Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_meA000006Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_meA000006Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_meA000007Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_meA000007Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_meA000008Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_meA000008Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_meA000009Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_meA000009Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_meA000010Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_meA000010Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_meA000011Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_meA000011Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_readdata_reg_uA000000Zneric_ConvertCRData8.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_readdata_reg_uA000000Zneric_ConvertCRData8.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_meA000012Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_meA000012Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_readdata_reg_uA000000Zneric_ConvertCRData9.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_readdata_reg_uA000000Zneric_ConvertCRData9.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_meA000013Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_meA000013Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_readdata_reg_uA000000Zeric_ConvertCRData10.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_readdata_reg_uA000000Zeric_ConvertCRData10.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_meA000014Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_meA000014Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_readdata_reg_uA000000Zeric_ConvertCRData11.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_readdata_reg_uA000000Zeric_ConvertCRData11.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_meA000015Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_meA000015Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_readdata_reg_uA000000Zneric_ConvertCRData0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_readdata_reg_uA000000Zneric_ConvertCRData0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_meA000016Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_meA000016Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_readdata_reg_uA000000Zneric_ConvertCRData1.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_readdata_reg_uA000000Zneric_ConvertCRData1.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_meA000017Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_meA000017Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_readdata_reg_uA000000Zneric_ConvertCRData2.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_readdata_reg_uA000000Zneric_ConvertCRData2.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_meA000018Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_meA000018Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_readdata_reg_uA000000Zneric_ConvertCRData3.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_readdata_reg_uA000000Zneric_ConvertCRData3.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_meA000019Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_meA000019Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_readdata_reg_uA000000Zneric_ConvertCRData4.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_readdata_reg_uA000000Zneric_ConvertCRData4.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_meA000020Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_meA000020Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_readdata_reg_uA000000Zneric_ConvertCRData5.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_readdata_reg_uA000000Zneric_ConvertCRData5.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_meA000021Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_meA000021Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_readdata_reg_uA000000Zneric_ConvertCRData6.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_readdata_reg_uA000000Zneric_ConvertCRData6.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_meA000022Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_meA000022Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_readdata_reg_uA000000Zneric_ConvertCRData7.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_readdata_reg_uA000000Zneric_ConvertCRData7.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_piA000000Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_piA000000Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_piA000000Zc_convertcrdata0_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_piA000000Zc_convertcrdata0_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000001Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000001Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Z_convertcrdata87_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Z_convertcrdata87_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000002Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000002Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Z_convertcrdata89_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Z_convertcrdata89_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000003Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000003Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Z_convertcrdata90_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Z_convertcrdata90_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000004Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000004Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Z_convertcrdata12_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Z_convertcrdata12_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000005Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000005Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Z_convertcrdata24_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Z_convertcrdata24_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000006Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000006Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Zconvertcrdata219_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Zconvertcrdata219_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000007Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000007Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Z_convertcrdata14_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Z_convertcrdata14_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000008Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000008Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Z_convertcrdata16_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Z_convertcrdata16_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000009Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000009Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Z_convertcrdata18_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Z_convertcrdata18_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000010Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000010Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Z_convertcrdata20_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Z_convertcrdata20_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000011Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000011Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Z_convertcrdata21_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Z_convertcrdata21_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000012Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000012Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Zconvertcrdata222_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Zconvertcrdata222_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000013Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000013Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Zconvertcrdata224_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Zconvertcrdata224_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000014Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000014Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Zconvertcrdata227_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Zconvertcrdata227_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000015Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000015Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Zconvertcrdata229_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Zconvertcrdata229_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000016Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000016Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Zc_convertcrdata5_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Zc_convertcrdata5_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000017Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000017Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Z_convertcrdata10_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Z_convertcrdata10_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000018Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000018Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Zc_convertcrdata6_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Zc_convertcrdata6_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000019Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000019Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Zc_convertcrdata8_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Zc_convertcrdata8_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000020Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000020Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Z_convertcrdata83_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Z_convertcrdata83_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000021Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000021Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Z_convertcrdata84_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Z_convertcrdata84_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000022Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000022Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Z_convertcrdata86_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Z_convertcrdata86_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000023Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000023Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Zconvertcrdata217_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Zconvertcrdata217_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000001Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000001Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata167_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata167_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000002Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000002Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata182_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata182_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000003Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000003Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata204_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata204_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000004Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000004Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata238_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata238_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000005Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000005Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata242_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata242_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000006Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000006Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata220_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata220_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000007Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000007Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata247_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata247_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000008Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000008Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata252_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata252_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000009Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000009Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata266_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata266_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000010Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000010Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata268_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata268_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000011Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000011Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata270_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata270_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000012Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000012Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata223_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata223_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000013Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000013Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata225_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata225_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000014Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000014Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata228_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata228_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000015Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000015Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata230_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata230_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000016Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000016Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Z_convertcrdata99_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Z_convertcrdata99_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000017Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000017Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata105_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata105_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000018Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000018Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata114_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata114_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000019Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000019Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata121_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata121_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000020Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000020Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata134_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata134_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000021Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000021Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata138_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata138_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000022Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000022Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata151_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata151_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000023Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000023Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata218_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata218_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000024Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000024Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000001Zc_convertcrdata1_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000001Zc_convertcrdata1_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_B1_start_merge_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_B1_start_merge_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_iord_bl_callA000000Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_iord_bl_callA000000Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_piA000000Zic_convertcrdata0_sr.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_piA000000Zic_convertcrdata0_sr.sv"
add_fileset_file "SiS_Generic_ConvertCRData_bb_B1_start_sr_1.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_bb_B1_start_sr_1.sv"
add_fileset_file "acl_avm_to_ic.v" SYSTEM_VERILOG PATH "ip/acl_avm_to_ic.v"
add_fileset_file "acl_ic_master_endpoint.v" SYSTEM_VERILOG PATH "ip/acl_ic_master_endpoint.v"
add_fileset_file "acl_arb_intf.v" SYSTEM_VERILOG PATH "ip/acl_arb_intf.v"
add_fileset_file "acl_ic_intf.v" SYSTEM_VERILOG PATH "ip/acl_ic_intf.v"
add_fileset_file "acl_ic_slave_endpoint.v" SYSTEM_VERILOG PATH "ip/acl_ic_slave_endpoint.v"
add_fileset_file "acl_ic_slave_rrp.v" SYSTEM_VERILOG PATH "ip/acl_ic_slave_rrp.v"
add_fileset_file "acl_ic_slave_wrp.v" SYSTEM_VERILOG PATH "ip/acl_ic_slave_wrp.v"
add_fileset_file "acl_arb2.v" SYSTEM_VERILOG PATH "ip/acl_arb2.v"
add_fileset_file "acl_ic_to_avm.v" SYSTEM_VERILOG PATH "ip/acl_ic_to_avm.v"
add_fileset_file "SiS_Generic_ConvertCRData_internal.v" SYSTEM_VERILOG PATH "SiS_Generic_ConvertCRData_internal.v"

#### Simulation fileset
add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG TOP_LEVEL SiS_Generic_ConvertCRData_internal
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
add_fileset_file "dspba_library_ver.sv" SYSTEM_VERILOG PATH "linux64/lib/dspba/Libraries/sv/base/dspba_library_ver.sv"
add_fileset_file "acl_data_fifo.v" SYSTEM_VERILOG PATH "ip/acl_data_fifo.v"
add_fileset_file "acl_fifo.v" SYSTEM_VERILOG PATH "ip/acl_fifo.v"
add_fileset_file "acl_altera_syncram_wrapped.sv" SYSTEM_VERILOG PATH "ip/acl_altera_syncram_wrapped.sv"
add_fileset_file "acl_scfifo_wrapped.sv" SYSTEM_VERILOG PATH "ip/acl_scfifo_wrapped.sv"
add_fileset_file "acl_ecc_decoder.sv" SYSTEM_VERILOG PATH "ip/acl_ecc_decoder.sv"
add_fileset_file "acl_ecc_encoder.sv" SYSTEM_VERILOG PATH "ip/acl_ecc_encoder.sv"
add_fileset_file "acl_ecc.svh" SYSTEM_VERILOG PATH "ip/acl_ecc.svh"
add_fileset_file "acl_ll_fifo.v" SYSTEM_VERILOG PATH "ip/acl_ll_fifo.v"
add_fileset_file "acl_ll_ram_fifo.v" SYSTEM_VERILOG PATH "ip/acl_ll_ram_fifo.v"
add_fileset_file "acl_valid_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_valid_fifo_counter.v"
add_fileset_file "acl_dspba_valid_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_dspba_valid_fifo_counter.v"
add_fileset_file "acl_staging_reg.v" SYSTEM_VERILOG PATH "ip/acl_staging_reg.v"
add_fileset_file "hld_fifo.sv" SYSTEM_VERILOG PATH "ip/hld_fifo.sv"
add_fileset_file "acl_mid_speed_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_mid_speed_fifo.sv"
add_fileset_file "acl_latency_one_ram_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_latency_one_ram_fifo.sv"
add_fileset_file "acl_latency_zero_ram_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_latency_zero_ram_fifo.sv"
add_fileset_file "hld_fifo_zero_width.sv" SYSTEM_VERILOG PATH "ip/hld_fifo_zero_width.sv"
add_fileset_file "acl_high_speed_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_high_speed_fifo.sv"
add_fileset_file "acl_low_latency_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_low_latency_fifo.sv"
add_fileset_file "acl_zero_latency_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_zero_latency_fifo.sv"
add_fileset_file "acl_fanout_pipeline.sv" SYSTEM_VERILOG PATH "ip/acl_fanout_pipeline.sv"
add_fileset_file "acl_std_synchronizer_nocut.v" SYSTEM_VERILOG PATH "ip/acl_std_synchronizer_nocut.v"
add_fileset_file "acl_tessellated_incr_decr_threshold.sv" SYSTEM_VERILOG PATH "ip/acl_tessellated_incr_decr_threshold.sv"
add_fileset_file "acl_tessellated_incr_lookahead.sv" SYSTEM_VERILOG PATH "ip/acl_tessellated_incr_lookahead.sv"
add_fileset_file "acl_reset_handler.sv" SYSTEM_VERILOG PATH "ip/acl_reset_handler.sv"
add_fileset_file "acl_lfsr.sv" SYSTEM_VERILOG PATH "ip/acl_lfsr.sv"
add_fileset_file "acl_pop.v" SYSTEM_VERILOG PATH "ip/acl_pop.v"
add_fileset_file "acl_push.v" SYSTEM_VERILOG PATH "ip/acl_push.v"
add_fileset_file "acl_token_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_token_fifo_counter.v"
add_fileset_file "acl_pipeline.v" SYSTEM_VERILOG PATH "ip/acl_pipeline.v"
add_fileset_file "acl_dspba_buffer.v" SYSTEM_VERILOG PATH "ip/acl_dspba_buffer.v"
add_fileset_file "st_top.v" SYSTEM_VERILOG PATH "ip/st_top.v"
add_fileset_file "lsu_top.v" SYSTEM_VERILOG PATH "ip/lsu_top.v"
add_fileset_file "lsu_permute_address.v" SYSTEM_VERILOG PATH "ip/lsu_permute_address.v"
add_fileset_file "lsu_pipelined.v" SYSTEM_VERILOG PATH "ip/lsu_pipelined.v"
add_fileset_file "lsu_enabled.v" SYSTEM_VERILOG PATH "ip/lsu_enabled.v"
add_fileset_file "lsu_basic_coalescer.v" SYSTEM_VERILOG PATH "ip/lsu_basic_coalescer.v"
add_fileset_file "lsu_simple.v" SYSTEM_VERILOG PATH "ip/lsu_simple.v"
add_fileset_file "lsu_streaming.v" SYSTEM_VERILOG PATH "ip/lsu_streaming.v"
add_fileset_file "lsu_burst_master.v" SYSTEM_VERILOG PATH "ip/lsu_burst_master.v"
add_fileset_file "lsu_bursting_load_stores.v" SYSTEM_VERILOG PATH "ip/lsu_bursting_load_stores.v"
add_fileset_file "lsu_non_aligned_write.v" SYSTEM_VERILOG PATH "ip/lsu_non_aligned_write.v"
add_fileset_file "lsu_read_cache.v" SYSTEM_VERILOG PATH "ip/lsu_read_cache.v"
add_fileset_file "lsu_atomic.v" SYSTEM_VERILOG PATH "ip/lsu_atomic.v"
add_fileset_file "lsu_prefetch_block.v" SYSTEM_VERILOG PATH "ip/lsu_prefetch_block.v"
add_fileset_file "lsu_wide_wrapper.v" SYSTEM_VERILOG PATH "ip/lsu_wide_wrapper.v"
add_fileset_file "lsu_streaming_prefetch.v" SYSTEM_VERILOG PATH "ip/lsu_streaming_prefetch.v"
add_fileset_file "acl_aligned_burst_coalesced_lsu.v" SYSTEM_VERILOG PATH "ip/acl_aligned_burst_coalesced_lsu.v"
add_fileset_file "acl_toggle_detect.v" SYSTEM_VERILOG PATH "ip/acl_toggle_detect.v"
add_fileset_file "acl_debug_mem.v" SYSTEM_VERILOG PATH "ip/acl_debug_mem.v"
add_fileset_file "lsu_burst_coalesced_pipelined_write.sv" SYSTEM_VERILOG PATH "ip/lsu_burst_coalesced_pipelined_write.sv"
add_fileset_file "lsu_burst_coalesced_pipelined_read.sv" SYSTEM_VERILOG PATH "ip/lsu_burst_coalesced_pipelined_read.sv"
add_fileset_file "acl_fifo_stall_valid_lookahead.sv" SYSTEM_VERILOG PATH "ip/acl_fifo_stall_valid_lookahead.sv"
add_fileset_file "acl_parameter_assert.svh" SYSTEM_VERILOG PATH "ip/acl_parameter_assert.svh"
add_fileset_file "hld_global_load_store.sv" SYSTEM_VERILOG PATH "ip/hld_global_load_store.sv"
add_fileset_file "hld_lsu.sv" SYSTEM_VERILOG PATH "ip/hld_lsu.sv"
add_fileset_file "hld_lsu_burst_coalescer.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_burst_coalescer.sv"
add_fileset_file "hld_lsu_coalescer_dynamic_timeout.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_coalescer_dynamic_timeout.sv"
add_fileset_file "hld_lsu_data_aligner.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_data_aligner.sv"
add_fileset_file "hld_lsu_read_cache.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_read_cache.sv"
add_fileset_file "hld_lsu_read_data_alignment.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_read_data_alignment.sv"
add_fileset_file "hld_lsu_unaligned_controller.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_unaligned_controller.sv"
add_fileset_file "hld_lsu_word_coalescer.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_word_coalescer.sv"
add_fileset_file "hld_lsu_write_data_alignment.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_write_data_alignment.sv"
add_fileset_file "hld_lsu_write_kernel_downstream.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_write_kernel_downstream.sv"
add_fileset_file "acl_shift_register_no_reset.sv" SYSTEM_VERILOG PATH "ip/acl_shift_register_no_reset.sv"
add_fileset_file "acl_reset_wire.v" SYSTEM_VERILOG PATH "ip/acl_reset_wire.v"
add_fileset_file "SiS_Generic_ConvertCRData_function_wrapper.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_function_wrapper.sv"
add_fileset_file "SiS_Generic_ConvertCRData_function.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_function.sv"
add_fileset_file "SiS_Generic_ConvertCRData_bb_B0_runOnce.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_bb_B0_runOnce.sv"
add_fileset_file "SiS_Generic_ConvertCRData_B0_runOnce_branch.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_B0_runOnce_branch.sv"
add_fileset_file "SiS_Generic_ConvertCRData_B0_runOnce_merge.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_B0_runOnce_merge.sv"
add_fileset_file "SiS_Generic_ConvertCRData_bb_B0_runOnce_stall_region.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_bb_B0_runOnce_stall_region.sv"
add_fileset_file "SiS_Generic_ConvertCRData_B0_runOnce_merge_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_B0_runOnce_merge_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Zc_convertcrdata0_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Zc_convertcrdata0_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zc_convertcrdata1_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zc_convertcrdata1_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_bb_B1_start.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_bb_B1_start.sv"
add_fileset_file "SiS_Generic_ConvertCRData_B1_start_branch.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_B1_start_branch.sv"
add_fileset_file "SiS_Generic_ConvertCRData_B1_start_merge.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_B1_start_merge.sv"
add_fileset_file "SiS_Generic_ConvertCRData_bb_B1_start_stall_region.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_bb_B1_start_stall_region.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_iowr_bl_retuA000000Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_iowr_bl_retuA000000Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_meA000000Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_meA000000Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_meA000001Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_meA000001Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_meA000002Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_meA000002Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_meA000003Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_meA000003Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_meA000004Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_meA000004Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_meA000005Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_meA000005Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_meA000006Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_meA000006Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_meA000007Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_meA000007Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_meA000008Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_meA000008Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_meA000009Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_meA000009Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_meA000010Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_meA000010Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_meA000011Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_meA000011Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_readdata_reg_uA000000Zneric_ConvertCRData8.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_readdata_reg_uA000000Zneric_ConvertCRData8.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_meA000012Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_meA000012Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_readdata_reg_uA000000Zneric_ConvertCRData9.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_readdata_reg_uA000000Zneric_ConvertCRData9.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_meA000013Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_meA000013Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_readdata_reg_uA000000Zeric_ConvertCRData10.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_readdata_reg_uA000000Zeric_ConvertCRData10.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_meA000014Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_meA000014Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_readdata_reg_uA000000Zeric_ConvertCRData11.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_readdata_reg_uA000000Zeric_ConvertCRData11.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_meA000015Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_meA000015Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_readdata_reg_uA000000Zneric_ConvertCRData0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_readdata_reg_uA000000Zneric_ConvertCRData0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_meA000016Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_meA000016Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_readdata_reg_uA000000Zneric_ConvertCRData1.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_readdata_reg_uA000000Zneric_ConvertCRData1.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_meA000017Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_meA000017Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_readdata_reg_uA000000Zneric_ConvertCRData2.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_readdata_reg_uA000000Zneric_ConvertCRData2.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_meA000018Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_meA000018Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_readdata_reg_uA000000Zneric_ConvertCRData3.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_readdata_reg_uA000000Zneric_ConvertCRData3.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_meA000019Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_meA000019Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_readdata_reg_uA000000Zneric_ConvertCRData4.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_readdata_reg_uA000000Zneric_ConvertCRData4.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_meA000020Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_meA000020Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_readdata_reg_uA000000Zneric_ConvertCRData5.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_readdata_reg_uA000000Zneric_ConvertCRData5.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_meA000021Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_meA000021Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_readdata_reg_uA000000Zneric_ConvertCRData6.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_readdata_reg_uA000000Zneric_ConvertCRData6.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_meA000022Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_meA000022Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_readdata_reg_uA000000Zneric_ConvertCRData7.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_readdata_reg_uA000000Zneric_ConvertCRData7.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_piA000000Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_piA000000Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_piA000000Zc_convertcrdata0_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_piA000000Zc_convertcrdata0_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000001Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000001Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Z_convertcrdata87_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Z_convertcrdata87_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000002Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000002Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Z_convertcrdata89_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Z_convertcrdata89_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000003Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000003Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Z_convertcrdata90_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Z_convertcrdata90_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000004Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000004Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Z_convertcrdata12_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Z_convertcrdata12_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000005Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000005Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Z_convertcrdata24_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Z_convertcrdata24_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000006Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000006Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Zconvertcrdata219_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Zconvertcrdata219_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000007Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000007Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Z_convertcrdata14_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Z_convertcrdata14_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000008Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000008Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Z_convertcrdata16_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Z_convertcrdata16_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000009Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000009Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Z_convertcrdata18_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Z_convertcrdata18_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000010Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000010Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Z_convertcrdata20_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Z_convertcrdata20_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000011Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000011Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Z_convertcrdata21_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Z_convertcrdata21_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000012Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000012Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Zconvertcrdata222_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Zconvertcrdata222_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000013Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000013Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Zconvertcrdata224_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Zconvertcrdata224_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000014Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000014Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Zconvertcrdata227_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Zconvertcrdata227_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000015Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000015Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Zconvertcrdata229_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Zconvertcrdata229_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000016Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000016Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Zc_convertcrdata5_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Zc_convertcrdata5_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000017Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000017Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Z_convertcrdata10_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Z_convertcrdata10_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000018Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000018Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Zc_convertcrdata6_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Zc_convertcrdata6_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000019Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000019Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Zc_convertcrdata8_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Zc_convertcrdata8_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000020Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000020Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Z_convertcrdata83_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Z_convertcrdata83_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000021Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000021Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Z_convertcrdata84_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Z_convertcrdata84_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000022Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000022Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Z_convertcrdata86_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Z_convertcrdata86_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000023Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000023Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Zconvertcrdata217_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_poA000000Zconvertcrdata217_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000001Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000001Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata167_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata167_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000002Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000002Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata182_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata182_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000003Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000003Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata204_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata204_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000004Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000004Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata238_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata238_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000005Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000005Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata242_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata242_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000006Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000006Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata220_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata220_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000007Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000007Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata247_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata247_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000008Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000008Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata252_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata252_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000009Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000009Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata266_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata266_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000010Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000010Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata268_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata268_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000011Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000011Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata270_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata270_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000012Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000012Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata223_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata223_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000013Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000013Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata225_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata225_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000014Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000014Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata228_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata228_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000015Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000015Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata230_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata230_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000016Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000016Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Z_convertcrdata99_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Z_convertcrdata99_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000017Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000017Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata105_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata105_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000018Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000018Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata114_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata114_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000019Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000019Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata121_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata121_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000020Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000020Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata134_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata134_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000021Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000021Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata138_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata138_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000022Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000022Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata151_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata151_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000023Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000023Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata218_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000000Zconvertcrdata218_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000024Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000024Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_puA000001Zc_convertcrdata1_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_puA000001Zc_convertcrdata1_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_B1_start_merge_reg.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_B1_start_merge_reg.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_iord_bl_callA000000Zneric_convertcrdata0.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_iord_bl_callA000000Zneric_convertcrdata0.sv"
add_fileset_file "SiS_Generic_ConvertCRData_i_llvm_fpga_piA000000Zic_convertcrdata0_sr.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_i_llvm_fpga_piA000000Zic_convertcrdata0_sr.sv"
add_fileset_file "SiS_Generic_ConvertCRData_bb_B1_start_sr_1.sv" SYSTEM_VERILOG PATH "ip/SiS_Generic_ConvertCRData_bb_B1_start_sr_1.sv"
add_fileset_file "acl_avm_to_ic.v" SYSTEM_VERILOG PATH "ip/acl_avm_to_ic.v"
add_fileset_file "acl_ic_master_endpoint.v" SYSTEM_VERILOG PATH "ip/acl_ic_master_endpoint.v"
add_fileset_file "acl_arb_intf.v" SYSTEM_VERILOG PATH "ip/acl_arb_intf.v"
add_fileset_file "acl_ic_intf.v" SYSTEM_VERILOG PATH "ip/acl_ic_intf.v"
add_fileset_file "acl_ic_slave_endpoint.v" SYSTEM_VERILOG PATH "ip/acl_ic_slave_endpoint.v"
add_fileset_file "acl_ic_slave_rrp.v" SYSTEM_VERILOG PATH "ip/acl_ic_slave_rrp.v"
add_fileset_file "acl_ic_slave_wrp.v" SYSTEM_VERILOG PATH "ip/acl_ic_slave_wrp.v"
add_fileset_file "acl_arb2.v" SYSTEM_VERILOG PATH "ip/acl_arb2.v"
add_fileset_file "acl_ic_to_avm.v" SYSTEM_VERILOG PATH "ip/acl_ic_to_avm.v"
add_fileset_file "SiS_Generic_ConvertCRData_internal.v" SYSTEM_VERILOG PATH "SiS_Generic_ConvertCRData_internal.v"

#### Primary clock for the component
add_interface clock clock end
set_interface_property clock ENABLED true
set_interface_assignment clock hls.cosim.name {$clock}
add_interface_port clock clock clk input 1

#### Primary reset for the component
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_assignment reset hls.cosim.name {$reset}
add_interface_port reset resetn reset_n input 1

#### The component invocation protocol interface (call)
add_interface call conduit sink
set_interface_property call associatedClock clock
set_interface_property call associatedReset reset
set_interface_assignment call hls.cosim.name {$call}
add_interface_port call start valid input 1
add_interface_port call busy stall output 1

#### The component return protocol interface (return)
add_interface return conduit source
set_interface_property return associatedClock clock
set_interface_property return associatedReset reset
set_interface_assignment return hls.cosim.name {$return}
add_interface_port return done valid output 1
add_interface_port return stall stall input 1

#### Parameter SiS_Pr interface
add_interface SiS_Pr conduit sink
set_interface_property SiS_Pr associatedClock clock
set_interface_property SiS_Pr associatedReset reset
set_interface_assignment SiS_Pr hls.cosim.name {SiS_Pr}
add_interface_port SiS_Pr SiS_Pr data input 64

#### Parameter crdata interface
add_interface crdata conduit sink
set_interface_property crdata associatedClock clock
set_interface_property crdata associatedReset reset
set_interface_assignment crdata hls.cosim.name {crdata}
add_interface_port crdata crdata data input 64

#### Parameter xres interface
add_interface xres conduit sink
set_interface_property xres associatedClock clock
set_interface_property xres associatedReset reset
set_interface_assignment xres hls.cosim.name {xres}
add_interface_port xres xres data input 32

#### Parameter yres interface
add_interface yres conduit sink
set_interface_property yres associatedClock clock
set_interface_property yres associatedReset reset
set_interface_assignment yres hls.cosim.name {yres}
add_interface_port yres yres data input 32

#### Parameter var0 interface
add_interface var0 conduit sink
set_interface_property var0 associatedClock clock
set_interface_property var0 associatedReset reset
set_interface_assignment var0 hls.cosim.name {var}
add_interface_port var0 var0 data input 64

#### Parameter writeres interface
add_interface writeres conduit sink
set_interface_property writeres associatedClock clock
set_interface_property writeres associatedReset reset
set_interface_assignment writeres hls.cosim.name {writeres}
add_interface_port writeres writeres data input 1

#### Master interface avmm_0_rw with base address 0
add_interface avmm_0_rw avalon start
set_interface_property avmm_0_rw ENABLED true
set_interface_property avmm_0_rw associatedClock clock
set_interface_property avmm_0_rw burstOnBurstBoundariesOnly false
set_interface_property avmm_0_rw doStreamReads false
set_interface_property avmm_0_rw doStreamWrites false
set_interface_property avmm_0_rw linewrapBursts false
set_interface_property avmm_0_rw readWaitTime 0
set_interface_property avmm_0_rw readLatency 1
add_interface_port avmm_0_rw avmm_0_rw_address address output 64
add_interface_port avmm_0_rw avmm_0_rw_byteenable byteenable output 8
add_interface_port avmm_0_rw avmm_0_rw_read read output 1
add_interface_port avmm_0_rw avmm_0_rw_readdata readdata input 64
add_interface_port avmm_0_rw avmm_0_rw_write write output 1
add_interface_port avmm_0_rw avmm_0_rw_writedata writedata output 64

#### Quartus settings (QIP strings)
set_qip_strings { "set_instance_assignment -entity \"%entityName%\" -library \"%libraryName%\" -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -to *_NO_SHIFT_REG*"  }
