Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date         : Fri Mar 27 18:58:27 2015
| Host         : Owner running 64-bit major release  (build 9200)
| Command      : report_clock_utilization -file clk_divider_clock_utilization_placed.rpt
| Design       : clk_divider
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X1Y1

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |    1 |        32 |         0 |
| BUFH  |    0 |        96 |         0 |
| BUFIO |    0 |        24 |         0 |
| MMCM  |    0 |         6 |         0 |
| PLL   |    0 |         6 |         0 |
| BUFR  |    0 |        24 |         0 |
| BUFMR |    0 |        12 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+--------------------+---------------+--------------+-------+---------------+-----------+
|       |                    |               |   Num Loads  |       |               |           |
+-------+--------------------+---------------+------+-------+-------+---------------+-----------+
| Index | BUFG Cell          | Net Name      | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+--------------------+---------------+------+-------+-------+---------------+-----------+
|     1 | clk_IBUF_BUFG_inst | clk_IBUF_BUFG |    1 |     1 |    no |         1.886 |     0.117 |
+-------+--------------------+---------------+------+-------+-------+---------------+-----------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------+---------------+-----------+
|       |                                                  |                                                  |   Num Loads  |       |               |           |
+-------+--------------------------------------------------+--------------------------------------------------+------+-------+-------+---------------+-----------+
| Index | Local Clk Src                                    | Net Name                                         | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+--------------------------------------------------+--------------------------------------------------+------+-------+-------+---------------+-----------+
|     1 | shifter_inst/dff_gen_label[10].dff_inst/Q_reg    | shifter_inst/dff_gen_label[10].dff_inst/p_16_out |    2 |     2 |    no |         0.594 |     0.123 |
|     2 | shifter_inst/dff_gen_label[11].dff_inst/Q_reg    | shifter_inst/dff_gen_label[11].dff_inst/p_15_out |    2 |     2 |    no |         0.648 |     0.177 |
|     3 | shifter_inst/dff_gen_label[12].dff_inst/Q_reg    | shifter_inst/dff_gen_label[12].dff_inst/p_14_out |    2 |     2 |    no |         0.455 |     0.173 |
|     4 | shifter_inst/dff_gen_label[13].dff_inst/Q_reg    | shifter_inst/dff_gen_label[13].dff_inst/p_13_out |    2 |     2 |    no |         0.455 |     0.173 |
|     5 | shifter_inst/dff_gen_label[14].dff_inst/Q_reg    | shifter_inst/dff_gen_label[14].dff_inst/p_12_out |    2 |     2 |    no |         0.645 |     0.363 |
|     6 | shifter_inst/dff_gen_label[15].dff_inst/Q_reg    | shifter_inst/dff_gen_label[15].dff_inst/p_11_out |    2 |     2 |    no |         0.501 |     0.047 |
|     7 | shifter_inst/dff_gen_label[16].dff_inst/Q_reg    | shifter_inst/dff_gen_label[16].dff_inst/p_10_out |    2 |     2 |    no |         0.645 |     0.173 |
|     8 | shifter_inst/dff_gen_label[17].dff_inst/Q_reg    | shifter_inst/dff_gen_label[17].dff_inst/p_9_out  |    2 |     2 |    no |         0.783 |     0.501 |
|     9 | shifter_inst/dff_gen_label[18].dff_inst/Q_reg    | shifter_inst/dff_gen_label[18].dff_inst/p_8_out  |    2 |     2 |    no |         0.759 |     0.287 |
|    10 | shifter_inst/dff_gen_label[19].dff_inst/Q_reg    | shifter_inst/dff_gen_label[19].dff_inst/p_7_out  |    2 |     2 |    no |         0.645 |     0.173 |
|    11 | shifter_inst/dff_gen_label[1].dff_inst/Q_reg     | shifter_inst/dff_gen_label[1].dff_inst/p_25_out  |    2 |     2 |    no |         0.455 |     0.173 |
|    12 | shifter_inst/dff_gen_label[20].dff_inst/Q_reg    | shifter_inst/dff_gen_label[20].dff_inst/p_6_out  |    2 |     2 |    no |         0.636 |     0.354 |
|    13 | shifter_inst/dff_gen_label[21].dff_inst/Q_reg    | shifter_inst/dff_gen_label[21].dff_inst/p_5_out  |    2 |     2 |    no |         0.497 |     0.049 |
|    14 | shifter_inst/dff_gen_label[22].dff_inst/Q_reg    | shifter_inst/dff_gen_label[22].dff_inst/p_4_out  |    2 |     2 |    no |         0.497 |     0.090 |
|    15 | shifter_inst/dff_gen_label[2].dff_inst/Q_reg     | shifter_inst/dff_gen_label[2].dff_inst/p_24_out  |    2 |     2 |    no |         0.645 |     0.363 |
|    16 | shifter_inst/dff_gen_label[3].dff_inst/Q_reg     | shifter_inst/dff_gen_label[3].dff_inst/p_23_out  |    2 |     2 |    no |         0.496 |     0.078 |
|    17 | shifter_inst/dff_gen_label[4].dff_inst/Q_reg     | shifter_inst/dff_gen_label[4].dff_inst/p_22_out  |    2 |     2 |    no |         0.496 |     0.075 |
|    18 | shifter_inst/dff_gen_label[5].dff_inst/Q_reg     | shifter_inst/dff_gen_label[5].dff_inst/p_21_out  |    2 |     2 |    no |         0.685 |     0.403 |
|    19 | shifter_inst/dff_gen_label[6].dff_inst/Q_reg     | shifter_inst/dff_gen_label[6].dff_inst/p_20_out  |    2 |     2 |    no |         0.497 |     0.049 |
|    20 | shifter_inst/dff_gen_label[7].dff_inst/Q_reg     | shifter_inst/dff_gen_label[7].dff_inst/p_19_out  |    2 |     2 |    no |         0.497 |     0.049 |
|    21 | shifter_inst/dff_gen_label[8].dff_inst/Q_reg     | shifter_inst/dff_gen_label[8].dff_inst/p_18_out  |    2 |     2 |    no |         0.645 |     0.173 |
|    22 | shifter_inst/dff_gen_label[9].dff_inst/Q_reg     | shifter_inst/dff_gen_label[9].dff_inst/p_17_out  |    2 |     2 |    no |         0.458 |     0.176 |
|    23 | shifter_inst/dff_inst0/Q_reg                     | shifter_inst/dff_inst0/p_26_in                   |    2 |     2 |    no |         0.589 |     0.117 |
|    24 | shifter_inst/dff_gen_label[23].dff_inst/Q_reg    | shifter_inst/dff_gen_label[23].dff_inst/p_3_out  |    3 |     2 |    no |         0.951 |     0.669 |
|    25 | shifter_inst/dff_gen_label[24].dff_inst/Q_reg    | shifter_inst/dff_gen_label[24].dff_inst/p_2_out  |    3 |     2 |    no |         0.645 |     0.363 |
|    26 | shifter_inst/dff_gen_label[25].dff_inst/Q_reg    | shifter_inst/dff_gen_label[25].dff_inst/p_1_out  |    3 |     3 |    no |         0.850 |     0.429 |
|    27 | shifter_inst/dff_gen_label[23].dff_inst/Q[7]_i_1 | shifter_inst/dff_gen_label[23].dff_inst/CLK      |    8 |     2 |    no |         0.811 |     0.225 |
+-------+--------------------------------------------------+--------------------------------------------------+------+-------+-------+---------------+-----------+


7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20800 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y0              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     0 |    0 |     0 |    0 |     0 |    0 | 12000 |    0 |  2200 |    0 |    40 |    0 |    20 |    0 |    40 |
| X0Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 16000 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   35 | 15200 |    0 |  2600 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 16000 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 15200 |    0 |  2600 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y3              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20800 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y3              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     1 |    0 |     0 |    0 |     0 |    0 | 10800 |    0 |  2000 |    0 |    30 |    0 |    15 |    0 |    40 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites


8. Net wise resources used in clock region X1Y1
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s | Clock Net Name |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   1 |     0 |        0 | clk_IBUF_BUFG  |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y16 [get_cells clk_IBUF_BUFG_inst]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X1Y126 [get_ports clk]

# Clock net "clk_IBUF_BUFG" driven by instance "clk_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock CLKAG_clk_IBUF_BUFG
add_cells_to_pblock [get_pblocks  CLKAG_clk_IBUF_BUFG] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk_IBUF_BUFG"}]]]
resize_pblock [get_pblocks CLKAG_clk_IBUF_BUFG] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "shifter_inst/dff_gen_label[10].dff_inst/p_16_out" driven by instance "shifter_inst/dff_gen_label[10].dff_inst/Q_reg" located at site "SLICE_X86Y57"
#startgroup
create_pblock CLKAG_shifter_inst/dff_gen_label[10].dff_inst/p_16_out
add_cells_to_pblock [get_pblocks  CLKAG_shifter_inst/dff_gen_label[10].dff_inst/p_16_out] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="shifter_inst/dff_gen_label[10].dff_inst/p_16_out"}]]]
resize_pblock [get_pblocks CLKAG_shifter_inst/dff_gen_label[10].dff_inst/p_16_out] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "shifter_inst/dff_gen_label[11].dff_inst/p_15_out" driven by instance "shifter_inst/dff_gen_label[11].dff_inst/Q_reg" located at site "SLICE_X86Y58"
#startgroup
create_pblock CLKAG_shifter_inst/dff_gen_label[11].dff_inst/p_15_out
add_cells_to_pblock [get_pblocks  CLKAG_shifter_inst/dff_gen_label[11].dff_inst/p_15_out] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="shifter_inst/dff_gen_label[11].dff_inst/p_15_out"}]]]
resize_pblock [get_pblocks CLKAG_shifter_inst/dff_gen_label[11].dff_inst/p_15_out] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "shifter_inst/dff_gen_label[12].dff_inst/p_14_out" driven by instance "shifter_inst/dff_gen_label[12].dff_inst/Q_reg" located at site "SLICE_X87Y58"
#startgroup
create_pblock CLKAG_shifter_inst/dff_gen_label[12].dff_inst/p_14_out
add_cells_to_pblock [get_pblocks  CLKAG_shifter_inst/dff_gen_label[12].dff_inst/p_14_out] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="shifter_inst/dff_gen_label[12].dff_inst/p_14_out"}]]]
resize_pblock [get_pblocks CLKAG_shifter_inst/dff_gen_label[12].dff_inst/p_14_out] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "shifter_inst/dff_gen_label[13].dff_inst/p_13_out" driven by instance "shifter_inst/dff_gen_label[13].dff_inst/Q_reg" located at site "SLICE_X87Y57"
#startgroup
create_pblock CLKAG_shifter_inst/dff_gen_label[13].dff_inst/p_13_out
add_cells_to_pblock [get_pblocks  CLKAG_shifter_inst/dff_gen_label[13].dff_inst/p_13_out] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="shifter_inst/dff_gen_label[13].dff_inst/p_13_out"}]]]
resize_pblock [get_pblocks CLKAG_shifter_inst/dff_gen_label[13].dff_inst/p_13_out] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "shifter_inst/dff_gen_label[14].dff_inst/p_12_out" driven by instance "shifter_inst/dff_gen_label[14].dff_inst/Q_reg" located at site "SLICE_X87Y56"
#startgroup
create_pblock CLKAG_shifter_inst/dff_gen_label[14].dff_inst/p_12_out
add_cells_to_pblock [get_pblocks  CLKAG_shifter_inst/dff_gen_label[14].dff_inst/p_12_out] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="shifter_inst/dff_gen_label[14].dff_inst/p_12_out"}]]]
resize_pblock [get_pblocks CLKAG_shifter_inst/dff_gen_label[14].dff_inst/p_12_out] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "shifter_inst/dff_gen_label[15].dff_inst/p_11_out" driven by instance "shifter_inst/dff_gen_label[15].dff_inst/Q_reg" located at site "SLICE_X86Y56"
#startgroup
create_pblock CLKAG_shifter_inst/dff_gen_label[15].dff_inst/p_11_out
add_cells_to_pblock [get_pblocks  CLKAG_shifter_inst/dff_gen_label[15].dff_inst/p_11_out] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="shifter_inst/dff_gen_label[15].dff_inst/p_11_out"}]]]
resize_pblock [get_pblocks CLKAG_shifter_inst/dff_gen_label[15].dff_inst/p_11_out] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "shifter_inst/dff_gen_label[16].dff_inst/p_10_out" driven by instance "shifter_inst/dff_gen_label[16].dff_inst/Q_reg" located at site "SLICE_X84Y56"
#startgroup
create_pblock CLKAG_shifter_inst/dff_gen_label[16].dff_inst/p_10_out
add_cells_to_pblock [get_pblocks  CLKAG_shifter_inst/dff_gen_label[16].dff_inst/p_10_out] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="shifter_inst/dff_gen_label[16].dff_inst/p_10_out"}]]]
resize_pblock [get_pblocks CLKAG_shifter_inst/dff_gen_label[16].dff_inst/p_10_out] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "shifter_inst/dff_gen_label[17].dff_inst/p_9_out" driven by instance "shifter_inst/dff_gen_label[17].dff_inst/Q_reg" located at site "SLICE_X85Y56"
#startgroup
create_pblock CLKAG_shifter_inst/dff_gen_label[17].dff_inst/p_9_out
add_cells_to_pblock [get_pblocks  CLKAG_shifter_inst/dff_gen_label[17].dff_inst/p_9_out] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="shifter_inst/dff_gen_label[17].dff_inst/p_9_out"}]]]
resize_pblock [get_pblocks CLKAG_shifter_inst/dff_gen_label[17].dff_inst/p_9_out] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "shifter_inst/dff_gen_label[18].dff_inst/p_8_out" driven by instance "shifter_inst/dff_gen_label[18].dff_inst/Q_reg" located at site "SLICE_X88Y56"
#startgroup
create_pblock CLKAG_shifter_inst/dff_gen_label[18].dff_inst/p_8_out
add_cells_to_pblock [get_pblocks  CLKAG_shifter_inst/dff_gen_label[18].dff_inst/p_8_out] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="shifter_inst/dff_gen_label[18].dff_inst/p_8_out"}]]]
resize_pblock [get_pblocks CLKAG_shifter_inst/dff_gen_label[18].dff_inst/p_8_out] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "shifter_inst/dff_gen_label[19].dff_inst/p_7_out" driven by instance "shifter_inst/dff_gen_label[19].dff_inst/Q_reg" located at site "SLICE_X88Y57"
#startgroup
create_pblock CLKAG_shifter_inst/dff_gen_label[19].dff_inst/p_7_out
add_cells_to_pblock [get_pblocks  CLKAG_shifter_inst/dff_gen_label[19].dff_inst/p_7_out] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="shifter_inst/dff_gen_label[19].dff_inst/p_7_out"}]]]
resize_pblock [get_pblocks CLKAG_shifter_inst/dff_gen_label[19].dff_inst/p_7_out] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "shifter_inst/dff_gen_label[1].dff_inst/p_25_out" driven by instance "shifter_inst/dff_gen_label[1].dff_inst/Q_reg" located at site "SLICE_X87Y61"
#startgroup
create_pblock CLKAG_shifter_inst/dff_gen_label[1].dff_inst/p_25_out
add_cells_to_pblock [get_pblocks  CLKAG_shifter_inst/dff_gen_label[1].dff_inst/p_25_out] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="shifter_inst/dff_gen_label[1].dff_inst/p_25_out"}]]]
resize_pblock [get_pblocks CLKAG_shifter_inst/dff_gen_label[1].dff_inst/p_25_out] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "shifter_inst/dff_gen_label[20].dff_inst/p_6_out" driven by instance "shifter_inst/dff_gen_label[20].dff_inst/Q_reg" located at site "SLICE_X89Y57"
#startgroup
create_pblock CLKAG_shifter_inst/dff_gen_label[20].dff_inst/p_6_out
add_cells_to_pblock [get_pblocks  CLKAG_shifter_inst/dff_gen_label[20].dff_inst/p_6_out] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="shifter_inst/dff_gen_label[20].dff_inst/p_6_out"}]]]
resize_pblock [get_pblocks CLKAG_shifter_inst/dff_gen_label[20].dff_inst/p_6_out] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "shifter_inst/dff_gen_label[21].dff_inst/p_5_out" driven by instance "shifter_inst/dff_gen_label[21].dff_inst/Q_reg" located at site "SLICE_X88Y55"
#startgroup
create_pblock CLKAG_shifter_inst/dff_gen_label[21].dff_inst/p_5_out
add_cells_to_pblock [get_pblocks  CLKAG_shifter_inst/dff_gen_label[21].dff_inst/p_5_out] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="shifter_inst/dff_gen_label[21].dff_inst/p_5_out"}]]]
resize_pblock [get_pblocks CLKAG_shifter_inst/dff_gen_label[21].dff_inst/p_5_out] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "shifter_inst/dff_gen_label[22].dff_inst/p_4_out" driven by instance "shifter_inst/dff_gen_label[22].dff_inst/Q_reg" located at site "SLICE_X88Y54"
#startgroup
create_pblock CLKAG_shifter_inst/dff_gen_label[22].dff_inst/p_4_out
add_cells_to_pblock [get_pblocks  CLKAG_shifter_inst/dff_gen_label[22].dff_inst/p_4_out] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="shifter_inst/dff_gen_label[22].dff_inst/p_4_out"}]]]
resize_pblock [get_pblocks CLKAG_shifter_inst/dff_gen_label[22].dff_inst/p_4_out] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "shifter_inst/dff_gen_label[23].dff_inst/CLK" driven by instance "shifter_inst/dff_gen_label[23].dff_inst/Q[7]_i_1" located at site "SLICE_X87Y55"
#startgroup
create_pblock CLKAG_shifter_inst/dff_gen_label[23].dff_inst/CLK
add_cells_to_pblock [get_pblocks  CLKAG_shifter_inst/dff_gen_label[23].dff_inst/CLK] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="shifter_inst/dff_gen_label[23].dff_inst/CLK"}]]]
resize_pblock [get_pblocks CLKAG_shifter_inst/dff_gen_label[23].dff_inst/CLK] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "shifter_inst/dff_gen_label[23].dff_inst/p_3_out" driven by instance "shifter_inst/dff_gen_label[23].dff_inst/Q_reg" located at site "SLICE_X87Y54"
#startgroup
create_pblock CLKAG_shifter_inst/dff_gen_label[23].dff_inst/p_3_out
add_cells_to_pblock [get_pblocks  CLKAG_shifter_inst/dff_gen_label[23].dff_inst/p_3_out] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="shifter_inst/dff_gen_label[23].dff_inst/p_3_out"}]]]
resize_pblock [get_pblocks CLKAG_shifter_inst/dff_gen_label[23].dff_inst/p_3_out] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "shifter_inst/dff_gen_label[24].dff_inst/p_2_out" driven by instance "shifter_inst/dff_gen_label[24].dff_inst/Q_reg" located at site "SLICE_X87Y55"
#startgroup
create_pblock CLKAG_shifter_inst/dff_gen_label[24].dff_inst/p_2_out
add_cells_to_pblock [get_pblocks  CLKAG_shifter_inst/dff_gen_label[24].dff_inst/p_2_out] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="shifter_inst/dff_gen_label[24].dff_inst/p_2_out"}]]]
resize_pblock [get_pblocks CLKAG_shifter_inst/dff_gen_label[24].dff_inst/p_2_out] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "shifter_inst/dff_gen_label[25].dff_inst/p_1_out" driven by instance "shifter_inst/dff_gen_label[25].dff_inst/Q_reg" located at site "SLICE_X86Y55"
#startgroup
create_pblock CLKAG_shifter_inst/dff_gen_label[25].dff_inst/p_1_out
add_cells_to_pblock [get_pblocks  CLKAG_shifter_inst/dff_gen_label[25].dff_inst/p_1_out] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="shifter_inst/dff_gen_label[25].dff_inst/p_1_out"}]]]
resize_pblock [get_pblocks CLKAG_shifter_inst/dff_gen_label[25].dff_inst/p_1_out] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "shifter_inst/dff_gen_label[2].dff_inst/p_24_out" driven by instance "shifter_inst/dff_gen_label[2].dff_inst/Q_reg" located at site "SLICE_X87Y60"
#startgroup
create_pblock CLKAG_shifter_inst/dff_gen_label[2].dff_inst/p_24_out
add_cells_to_pblock [get_pblocks  CLKAG_shifter_inst/dff_gen_label[2].dff_inst/p_24_out] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="shifter_inst/dff_gen_label[2].dff_inst/p_24_out"}]]]
resize_pblock [get_pblocks CLKAG_shifter_inst/dff_gen_label[2].dff_inst/p_24_out] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "shifter_inst/dff_gen_label[3].dff_inst/p_23_out" driven by instance "shifter_inst/dff_gen_label[3].dff_inst/Q_reg" located at site "SLICE_X86Y60"
#startgroup
create_pblock CLKAG_shifter_inst/dff_gen_label[3].dff_inst/p_23_out
add_cells_to_pblock [get_pblocks  CLKAG_shifter_inst/dff_gen_label[3].dff_inst/p_23_out] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="shifter_inst/dff_gen_label[3].dff_inst/p_23_out"}]]]
resize_pblock [get_pblocks CLKAG_shifter_inst/dff_gen_label[3].dff_inst/p_23_out] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "shifter_inst/dff_gen_label[4].dff_inst/p_22_out" driven by instance "shifter_inst/dff_gen_label[4].dff_inst/Q_reg" located at site "SLICE_X86Y59"
#startgroup
create_pblock CLKAG_shifter_inst/dff_gen_label[4].dff_inst/p_22_out
add_cells_to_pblock [get_pblocks  CLKAG_shifter_inst/dff_gen_label[4].dff_inst/p_22_out] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="shifter_inst/dff_gen_label[4].dff_inst/p_22_out"}]]]
resize_pblock [get_pblocks CLKAG_shifter_inst/dff_gen_label[4].dff_inst/p_22_out] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "shifter_inst/dff_gen_label[5].dff_inst/p_21_out" driven by instance "shifter_inst/dff_gen_label[5].dff_inst/Q_reg" located at site "SLICE_X85Y59"
#startgroup
create_pblock CLKAG_shifter_inst/dff_gen_label[5].dff_inst/p_21_out
add_cells_to_pblock [get_pblocks  CLKAG_shifter_inst/dff_gen_label[5].dff_inst/p_21_out] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="shifter_inst/dff_gen_label[5].dff_inst/p_21_out"}]]]
resize_pblock [get_pblocks CLKAG_shifter_inst/dff_gen_label[5].dff_inst/p_21_out] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "shifter_inst/dff_gen_label[6].dff_inst/p_20_out" driven by instance "shifter_inst/dff_gen_label[6].dff_inst/Q_reg" located at site "SLICE_X84Y59"
#startgroup
create_pblock CLKAG_shifter_inst/dff_gen_label[6].dff_inst/p_20_out
add_cells_to_pblock [get_pblocks  CLKAG_shifter_inst/dff_gen_label[6].dff_inst/p_20_out] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="shifter_inst/dff_gen_label[6].dff_inst/p_20_out"}]]]
resize_pblock [get_pblocks CLKAG_shifter_inst/dff_gen_label[6].dff_inst/p_20_out] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "shifter_inst/dff_gen_label[7].dff_inst/p_19_out" driven by instance "shifter_inst/dff_gen_label[7].dff_inst/Q_reg" located at site "SLICE_X84Y58"
#startgroup
create_pblock CLKAG_shifter_inst/dff_gen_label[7].dff_inst/p_19_out
add_cells_to_pblock [get_pblocks  CLKAG_shifter_inst/dff_gen_label[7].dff_inst/p_19_out] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="shifter_inst/dff_gen_label[7].dff_inst/p_19_out"}]]]
resize_pblock [get_pblocks CLKAG_shifter_inst/dff_gen_label[7].dff_inst/p_19_out] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "shifter_inst/dff_gen_label[8].dff_inst/p_18_out" driven by instance "shifter_inst/dff_gen_label[8].dff_inst/Q_reg" located at site "SLICE_X84Y57"
#startgroup
create_pblock CLKAG_shifter_inst/dff_gen_label[8].dff_inst/p_18_out
add_cells_to_pblock [get_pblocks  CLKAG_shifter_inst/dff_gen_label[8].dff_inst/p_18_out] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="shifter_inst/dff_gen_label[8].dff_inst/p_18_out"}]]]
resize_pblock [get_pblocks CLKAG_shifter_inst/dff_gen_label[8].dff_inst/p_18_out] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "shifter_inst/dff_gen_label[9].dff_inst/p_17_out" driven by instance "shifter_inst/dff_gen_label[9].dff_inst/Q_reg" located at site "SLICE_X85Y57"
#startgroup
create_pblock CLKAG_shifter_inst/dff_gen_label[9].dff_inst/p_17_out
add_cells_to_pblock [get_pblocks  CLKAG_shifter_inst/dff_gen_label[9].dff_inst/p_17_out] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="shifter_inst/dff_gen_label[9].dff_inst/p_17_out"}]]]
resize_pblock [get_pblocks CLKAG_shifter_inst/dff_gen_label[9].dff_inst/p_17_out] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup

# Clock net "shifter_inst/dff_inst0/p_26_in" driven by instance "shifter_inst/dff_inst0/Q_reg" located at site "SLICE_X88Y60"
#startgroup
create_pblock CLKAG_shifter_inst/dff_inst0/p_26_in
add_cells_to_pblock [get_pblocks  CLKAG_shifter_inst/dff_inst0/p_26_in] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="shifter_inst/dff_inst0/p_26_in"}]]]
resize_pblock [get_pblocks CLKAG_shifter_inst/dff_inst0/p_26_in] -add {CLOCKREGION_X1Y1:CLOCKREGION_X1Y1}
#endgroup
