{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1580491496998 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1580491496998 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 31 09:24:56 2020 " "Processing started: Fri Jan 31 09:24:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1580491496998 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580491496998 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580491496998 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1580491498013 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1580491498013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab3 " "Found entity 1: lab3" {  } { { "lab3.sv" "" { Text "C:/Users/John/Documents/ELEX7660/lab3/lab3.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580491515466 ""} { "Info" "ISGN_ENTITY_NAME" "2 pll " "Found entity 2: pll" {  } { { "lab3.sv" "" { Text "C:/Users/John/Documents/ELEX7660/lab3/lab3.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580491515466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580491515466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kpdecode.sv 1 1 " "Found 1 design units, including 1 entities, in source file kpdecode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kpdecode " "Found entity 1: kpdecode" {  } { { "kpdecode.sv" "" { Text "C:/Users/John/Documents/ELEX7660/lab3/kpdecode.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580491515466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580491515466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode7.sv 1 1 " "Found 1 design units, including 1 entities, in source file decode7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode7 " "Found entity 1: decode7" {  } { { "decode7.sv" "" { Text "C:/Users/John/Documents/ELEX7660/lab3/decode7.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580491515482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580491515482 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "colseq.sv(12) " "Verilog HDL information at colseq.sv(12): always construct contains both blocking and non-blocking assignments" {  } { { "colseq.sv" "" { Text "C:/Users/John/Documents/ELEX7660/lab3/colseq.sv" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1580491515482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colseq.sv 1 1 " "Found 1 design units, including 1 entities, in source file colseq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 colseq " "Found entity 1: colseq" {  } { { "colseq.sv" "" { Text "C:/Users/John/Documents/ELEX7660/lab3/colseq.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580491515482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580491515482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adcinterface.sv 1 1 " "Found 1 design units, including 1 entities, in source file adcinterface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adcinterface " "Found entity 1: adcinterface" {  } { { "adcinterface.sv" "" { Text "C:/Users/John/Documents/ELEX7660/lab3/adcinterface.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580491515497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580491515497 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab3.sv(36) " "Verilog HDL Instantiation warning at lab3.sv(36): instance has no name" {  } { { "lab3.sv" "" { Text "C:/Users/John/Documents/ELEX7660/lab3/lab3.sv" 36 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1580491515497 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab3 " "Elaborating entity \"lab3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1580491515575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll0 " "Elaborating entity \"pll\" for hierarchy \"pll:pll0\"" {  } { { "lab3.sv" "pll0" { Text "C:/Users/John/Documents/ELEX7660/lab3/lab3.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580491515669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll0\|altpll:altpll_component\"" {  } { { "lab3.sv" "altpll_component" { Text "C:/Users/John/Documents/ELEX7660/lab3/lab3.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580491516013 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll0\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll0\|altpll:altpll_component\"" {  } { { "lab3.sv" "" { Text "C:/Users/John/Documents/ELEX7660/lab3/lab3.sv" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580491516044 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll0\|altpll:altpll_component " "Instantiated megafunction \"pll:pll0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580491516044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25000 " "Parameter \"clk0_divide_by\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580491516044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580491516044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580491516044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580491516044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580491516044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580491516044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580491516044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=lab1clk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=lab1clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580491516044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580491516044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580491516044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580491516044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580491516044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580491516044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580491516044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580491516044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580491516044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580491516044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580491516044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580491516044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580491516044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580491516044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580491516044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580491516044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580491516044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580491516044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580491516044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580491516044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580491516044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580491516044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580491516044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580491516044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580491516044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580491516044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580491516044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580491516044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580491516044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580491516044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580491516044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580491516044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580491516044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580491516044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580491516044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580491516044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580491516044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580491516044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580491516044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580491516044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580491516044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580491516044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580491516044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580491516044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580491516044 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1580491516044 ""}  } { { "lab3.sv" "" { Text "C:/Users/John/Documents/ELEX7660/lab3/lab3.sv" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1580491516044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lab1clk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/lab1clk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1clk_altpll " "Found entity 1: lab1clk_altpll" {  } { { "db/lab1clk_altpll.v" "" { Text "C:/Users/John/Documents/ELEX7660/lab3/db/lab1clk_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1580491516169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580491516169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab1clk_altpll pll:pll0\|altpll:altpll_component\|lab1clk_altpll:auto_generated " "Elaborating entity \"lab1clk_altpll\" for hierarchy \"pll:pll0\|altpll:altpll_component\|lab1clk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580491516169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode7 decode7:decode7_0 " "Elaborating entity \"decode7\" for hierarchy \"decode7:decode7_0\"" {  } { { "lab3.sv" "decode7_0" { Text "C:/Users/John/Documents/ELEX7660/lab3/lab3.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580491516232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kpdecode kpdecode:kpdecode_0 " "Elaborating entity \"kpdecode\" for hierarchy \"kpdecode:kpdecode_0\"" {  } { { "lab3.sv" "kpdecode_0" { Text "C:/Users/John/Documents/ELEX7660/lab3/lab3.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580491516263 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "kpdecode.sv(20) " "Verilog HDL Case Statement warning at kpdecode.sv(20): incomplete case statement has no default case item" {  } { { "kpdecode.sv" "" { Text "C:/Users/John/Documents/ELEX7660/lab3/kpdecode.sv" 20 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1580491516263 "|lab3|kpdecode:kpdecode_0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "kpdecode.sv(30) " "Verilog HDL Case Statement warning at kpdecode.sv(30): incomplete case statement has no default case item" {  } { { "kpdecode.sv" "" { Text "C:/Users/John/Documents/ELEX7660/lab3/kpdecode.sv" 30 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1580491516263 "|lab3|kpdecode:kpdecode_0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "kpdecode.sv(40) " "Verilog HDL Case Statement warning at kpdecode.sv(40): incomplete case statement has no default case item" {  } { { "kpdecode.sv" "" { Text "C:/Users/John/Documents/ELEX7660/lab3/kpdecode.sv" 40 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1580491516263 "|lab3|kpdecode:kpdecode_0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "kpdecode.sv(50) " "Verilog HDL Case Statement warning at kpdecode.sv(50): incomplete case statement has no default case item" {  } { { "kpdecode.sv" "" { Text "C:/Users/John/Documents/ELEX7660/lab3/kpdecode.sv" 50 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1580491516263 "|lab3|kpdecode:kpdecode_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colseq colseq:colseq_0 " "Elaborating entity \"colseq\" for hierarchy \"colseq:colseq_0\"" {  } { { "lab3.sv" "colseq_0" { Text "C:/Users/John/Documents/ELEX7660/lab3/lab3.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580491516279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adcinterface adcinterface:comb_11 " "Elaborating entity \"adcinterface\" for hierarchy \"adcinterface:comb_11\"" {  } { { "lab3.sv" "comb_11" { Text "C:/Users/John/Documents/ELEX7660/lab3/lab3.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580491516325 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 adcinterface.sv(21) " "Verilog HDL assignment warning at adcinterface.sv(21): truncated value with size 32 to match size of target (4)" {  } { { "adcinterface.sv" "" { Text "C:/Users/John/Documents/ELEX7660/lab3/adcinterface.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1580491516325 "|lab3|adcinterface:comb_11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "channel_select adcinterface.sv(26) " "Verilog HDL Always Construct warning at adcinterface.sv(26): inferring latch(es) for variable \"channel_select\", which holds its previous value in one or more paths through the always construct" {  } { { "adcinterface.sv" "" { Text "C:/Users/John/Documents/ELEX7660/lab3/adcinterface.sv" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1580491516325 "|lab3|adcinterface:comb_11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result adcinterface.sv(26) " "Verilog HDL Always Construct warning at adcinterface.sv(26): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "adcinterface.sv" "" { Text "C:/Users/John/Documents/ELEX7660/lab3/adcinterface.sv" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1580491516325 "|lab3|adcinterface:comb_11"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "adcinterface.sv(26) " "SystemVerilog RTL Coding error at adcinterface.sv(26): always_comb construct does not infer purely combinational logic." {  } { { "adcinterface.sv" "" { Text "C:/Users/John/Documents/ELEX7660/lab3/adcinterface.sv" 26 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1580491516325 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] adcinterface.sv(26) " "Inferred latch for \"result\[0\]\" at adcinterface.sv(26)" {  } { { "adcinterface.sv" "" { Text "C:/Users/John/Documents/ELEX7660/lab3/adcinterface.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580491516325 "|lab3|adcinterface:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] adcinterface.sv(26) " "Inferred latch for \"result\[1\]\" at adcinterface.sv(26)" {  } { { "adcinterface.sv" "" { Text "C:/Users/John/Documents/ELEX7660/lab3/adcinterface.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580491516325 "|lab3|adcinterface:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] adcinterface.sv(26) " "Inferred latch for \"result\[2\]\" at adcinterface.sv(26)" {  } { { "adcinterface.sv" "" { Text "C:/Users/John/Documents/ELEX7660/lab3/adcinterface.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580491516325 "|lab3|adcinterface:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] adcinterface.sv(26) " "Inferred latch for \"result\[3\]\" at adcinterface.sv(26)" {  } { { "adcinterface.sv" "" { Text "C:/Users/John/Documents/ELEX7660/lab3/adcinterface.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580491516325 "|lab3|adcinterface:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] adcinterface.sv(26) " "Inferred latch for \"result\[4\]\" at adcinterface.sv(26)" {  } { { "adcinterface.sv" "" { Text "C:/Users/John/Documents/ELEX7660/lab3/adcinterface.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580491516325 "|lab3|adcinterface:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] adcinterface.sv(26) " "Inferred latch for \"result\[5\]\" at adcinterface.sv(26)" {  } { { "adcinterface.sv" "" { Text "C:/Users/John/Documents/ELEX7660/lab3/adcinterface.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580491516325 "|lab3|adcinterface:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] adcinterface.sv(26) " "Inferred latch for \"result\[6\]\" at adcinterface.sv(26)" {  } { { "adcinterface.sv" "" { Text "C:/Users/John/Documents/ELEX7660/lab3/adcinterface.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580491516325 "|lab3|adcinterface:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] adcinterface.sv(26) " "Inferred latch for \"result\[7\]\" at adcinterface.sv(26)" {  } { { "adcinterface.sv" "" { Text "C:/Users/John/Documents/ELEX7660/lab3/adcinterface.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580491516325 "|lab3|adcinterface:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] adcinterface.sv(26) " "Inferred latch for \"result\[8\]\" at adcinterface.sv(26)" {  } { { "adcinterface.sv" "" { Text "C:/Users/John/Documents/ELEX7660/lab3/adcinterface.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580491516325 "|lab3|adcinterface:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] adcinterface.sv(26) " "Inferred latch for \"result\[9\]\" at adcinterface.sv(26)" {  } { { "adcinterface.sv" "" { Text "C:/Users/John/Documents/ELEX7660/lab3/adcinterface.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580491516325 "|lab3|adcinterface:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] adcinterface.sv(26) " "Inferred latch for \"result\[10\]\" at adcinterface.sv(26)" {  } { { "adcinterface.sv" "" { Text "C:/Users/John/Documents/ELEX7660/lab3/adcinterface.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580491516325 "|lab3|adcinterface:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] adcinterface.sv(26) " "Inferred latch for \"result\[11\]\" at adcinterface.sv(26)" {  } { { "adcinterface.sv" "" { Text "C:/Users/John/Documents/ELEX7660/lab3/adcinterface.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580491516341 "|lab3|adcinterface:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel_select\[0\] adcinterface.sv(26) " "Inferred latch for \"channel_select\[0\]\" at adcinterface.sv(26)" {  } { { "adcinterface.sv" "" { Text "C:/Users/John/Documents/ELEX7660/lab3/adcinterface.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580491516341 "|lab3|adcinterface:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel_select\[1\] adcinterface.sv(26) " "Inferred latch for \"channel_select\[1\]\" at adcinterface.sv(26)" {  } { { "adcinterface.sv" "" { Text "C:/Users/John/Documents/ELEX7660/lab3/adcinterface.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580491516341 "|lab3|adcinterface:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel_select\[2\] adcinterface.sv(26) " "Inferred latch for \"channel_select\[2\]\" at adcinterface.sv(26)" {  } { { "adcinterface.sv" "" { Text "C:/Users/John/Documents/ELEX7660/lab3/adcinterface.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580491516341 "|lab3|adcinterface:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel_select\[3\] adcinterface.sv(26) " "Inferred latch for \"channel_select\[3\]\" at adcinterface.sv(26)" {  } { { "adcinterface.sv" "" { Text "C:/Users/John/Documents/ELEX7660/lab3/adcinterface.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580491516341 "|lab3|adcinterface:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel_select\[4\] adcinterface.sv(26) " "Inferred latch for \"channel_select\[4\]\" at adcinterface.sv(26)" {  } { { "adcinterface.sv" "" { Text "C:/Users/John/Documents/ELEX7660/lab3/adcinterface.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580491516341 "|lab3|adcinterface:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "channel_select\[5\] adcinterface.sv(26) " "Inferred latch for \"channel_select\[5\]\" at adcinterface.sv(26)" {  } { { "adcinterface.sv" "" { Text "C:/Users/John/Documents/ELEX7660/lab3/adcinterface.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1580491516341 "|lab3|adcinterface:comb_11"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "adcinterface:comb_11 " "Can't elaborate user hierarchy \"adcinterface:comb_11\"" {  } { { "lab3.sv" "comb_11" { Text "C:/Users/John/Documents/ELEX7660/lab3/lab3.sv" 36 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1580491516341 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/John/Documents/ELEX7660/lab3/output_files/lab3.map.smsg " "Generated suppressed messages file C:/Users/John/Documents/ELEX7660/lab3/output_files/lab3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1580491516404 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1580491516529 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jan 31 09:25:16 2020 " "Processing ended: Fri Jan 31 09:25:16 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1580491516529 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1580491516529 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1580491516529 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1580491516529 ""}
