

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Thu Aug 10 19:49:41 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        pool
* Solution:       Pool_Row_pipeline
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 40.00 ns | 34.621 ns |   5.00 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       20|       20| 0.800 us | 0.800 us |   20|   20|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Col_Loop_Pool_Row_Loop  |       18|       18|         4|          1|          1|    16|    yes   |
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     487|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      0|       0|     132|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     156|    -|
|Register         |        0|      -|     219|      32|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     219|     807|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT| URAM|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |max_pool_1_fcmp_3bkb_U1  |max_pool_1_fcmp_3bkb  |        0|      0|  0|  66|    0|
    |max_pool_1_fcmp_3bkb_U2  |max_pool_1_fcmp_3bkb  |        0|      0|  0|  66|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |Total                    |                      |        0|      0|  0| 132|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln10_fu_242_p2       |     +    |      0|  0|  15|           1|           5|
    |add_ln13_1_fu_523_p2     |     +    |      0|  0|  15|           5|           1|
    |add_ln16_fu_509_p2       |     +    |      0|  0|  13|           4|           1|
    |add_ln28_1_fu_497_p2     |     +    |      0|  0|  15|           7|           7|
    |add_ln28_fu_458_p2       |     +    |      0|  0|  15|           7|           7|
    |add_ln35_1_fu_577_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln35_fu_563_p2       |     +    |      0|  0|  13|           4|           4|
    |c_fu_378_p2              |     +    |      0|  0|  10|           1|           2|
    |f_fu_248_p2              |     +    |      0|  0|  10|           1|           2|
    |i_fu_424_p2              |     +    |      0|  0|  10|           2|           2|
    |mpr_fu_503_p2            |     +    |      0|  0|  10|           1|           2|
    |r_fu_318_p2              |     +    |      0|  0|  10|           1|           2|
    |and_ln25_fu_372_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln28_1_fu_668_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_2_fu_754_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_3_fu_760_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_4_fu_300_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_5_fu_312_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_fu_662_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_236_p2      |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln13_fu_254_p2      |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln16_fu_306_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln20_1_fu_555_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln20_fu_294_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln28_1_fu_632_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_2_fu_644_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_3_fu_650_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_4_fu_718_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_5_fu_724_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_6_fu_736_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_7_fu_742_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_fu_626_p2      |   icmp   |      0|  0|  11|           8|           2|
    |or_ln25_1_fu_366_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln25_fu_324_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln26_1_fu_384_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln26_2_fu_390_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln26_3_fu_410_p2      |    or    |      0|  0|   2|           2|           1|
    |or_ln26_fu_230_p2        |    or    |      0|  0|   2|           2|           1|
    |or_ln28_1_fu_656_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_2_fu_730_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_3_fu_748_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_fu_638_p2        |    or    |      0|  0|   2|           1|           1|
    |select_ln13_fu_529_p3    |  select  |      0|  0|   5|           1|           1|
    |select_ln16_1_fu_515_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln16_fu_416_p3    |  select  |      0|  0|   2|           1|           2|
    |select_ln25_1_fu_344_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln25_2_fu_352_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln25_3_fu_430_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln25_4_fu_469_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln25_fu_330_p3    |  select  |      0|  0|   2|           1|           1|
    |select_ln26_1_fu_396_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln26_2_fu_438_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln26_3_fu_477_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln26_fu_583_p3    |  select  |      0|  0|  32|           1|          24|
    |select_ln28_1_fu_766_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln28_2_fu_260_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln28_3_fu_268_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln28_4_fu_280_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln28_fu_674_p3    |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    |xor_ln25_fu_360_p2       |    xor   |      0|  0|   2|           1|           2|
    |xor_ln28_fu_288_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 487|         222|         203|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3         |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_179_p4    |   9|          2|    2|          4|
    |ap_phi_mux_f_0_phi_fu_135_p4    |   9|          2|    2|          4|
    |ap_phi_mux_max_0_phi_fu_190_p4  |   9|          2|   32|         64|
    |ap_phi_mux_mpr_0_phi_fu_202_p4  |   9|          2|    2|          4|
    |ap_phi_mux_r_0_phi_fu_157_p4    |   9|          2|    2|          4|
    |c_0_reg_175                     |   9|          2|    2|          4|
    |f_0_reg_131                     |   9|          2|    2|          4|
    |indvar_flatten20_reg_142        |   9|          2|    5|         10|
    |indvar_flatten53_reg_120        |   9|          2|    5|         10|
    |indvar_flatten_reg_164          |   9|          2|    4|          8|
    |max_0_reg_186                   |   9|          2|   32|         64|
    |mpr_0_reg_198                   |   9|          2|    2|          4|
    |r_0_reg_153                     |   9|          2|    2|          4|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 156|         34|   97|        196|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln28_1_reg_815                 |   7|   0|    7|          0|
    |add_ln35_1_reg_852                 |   5|   0|    5|          0|
    |add_ln35_1_reg_852_pp0_iter2_reg   |   5|   0|    5|          0|
    |ap_CS_fsm                          |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |c_0_reg_175                        |   2|   0|    2|          0|
    |conv_1_out_load_reg_841            |  32|   0|   32|          0|
    |f_0_reg_131                        |   2|   0|    2|          0|
    |icmp_ln10_reg_778                  |   1|   0|    1|          0|
    |icmp_ln20_1_reg_848                |   1|   0|    1|          0|
    |icmp_ln20_1_reg_848_pp0_iter2_reg  |   1|   0|    1|          0|
    |indvar_flatten20_reg_142           |   5|   0|    5|          0|
    |indvar_flatten53_reg_120           |   5|   0|    5|          0|
    |indvar_flatten_reg_164             |   4|   0|    4|          0|
    |max_0_reg_186                      |  32|   0|   32|          0|
    |mpr_0_reg_198                      |   2|   0|    2|          0|
    |mpr_reg_820                        |   2|   0|    2|          0|
    |or_ln26_2_reg_799                  |   1|   0|    1|          0|
    |or_ln26_2_reg_799_pp0_iter1_reg    |   1|   0|    1|          0|
    |r_0_reg_153                        |   2|   0|    2|          0|
    |select_ln16_reg_804                |   2|   0|    2|          0|
    |select_ln25_2_reg_793              |   2|   0|    2|          0|
    |select_ln28_1_reg_857              |  32|   0|   32|          0|
    |select_ln28_3_reg_787              |   2|   0|    2|          0|
    |icmp_ln10_reg_778                  |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 219|  32|  156|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|conv_1_out_address0      | out |    5|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_ce0           | out |    1|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_q0            |  in |   32|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_address1      | out |    5|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_ce1           | out |    1|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_q1            |  in |   32|  ap_memory |   conv_1_out   |     array    |
|max_pool_1_out_address0  | out |    3|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_ce0       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_we0       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_d0        | out |   32|  ap_memory | max_pool_1_out |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.18>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %conv_1_out) nounwind, !map !7"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([8 x float]* %max_pool_1_out) nounwind, !map !14"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @max_pool_1_str) nounwind"   --->   Operation 9 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.18ns)   --->   "br label %1" [pooling.cpp:10]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.18>

State 2 <SV = 1> <Delay = 8.64>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten53 = phi i5 [ 0, %0 ], [ %add_ln10, %ifFalse ]" [pooling.cpp:10]   --->   Operation 11 'phi' 'indvar_flatten53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%f_0 = phi i2 [ 0, %0 ], [ %select_ln28_3, %ifFalse ]" [pooling.cpp:28]   --->   Operation 12 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten20 = phi i5 [ 0, %0 ], [ %select_ln13, %ifFalse ]" [pooling.cpp:13]   --->   Operation 13 'phi' 'indvar_flatten20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%r_0 = phi i2 [ 0, %0 ], [ %select_ln25_2, %ifFalse ]" [pooling.cpp:25]   --->   Operation 14 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 [ 0, %0 ], [ %select_ln16_1, %ifFalse ]" [pooling.cpp:16]   --->   Operation 15 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%c_0 = phi i2 [ 0, %0 ], [ %select_ln16, %ifFalse ]" [pooling.cpp:16]   --->   Operation 16 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%max_0 = phi float [ 0x3810000000000000, %0 ], [ %select_ln28_1, %ifFalse ]" [pooling.cpp:28]   --->   Operation 17 'phi' 'max_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%mpr_0 = phi i2 [ 0, %0 ], [ %mpr, %ifFalse ]"   --->   Operation 18 'phi' 'mpr_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%shl_ln25 = shl i2 %r_0, 1" [pooling.cpp:25]   --->   Operation 19 'shl' 'shl_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%shl_ln26 = shl i2 %c_0, 1" [pooling.cpp:26]   --->   Operation 20 'shl' 'shl_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%or_ln26 = or i2 %shl_ln26, 1" [pooling.cpp:26]   --->   Operation 21 'or' 'or_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.12ns)   --->   "%icmp_ln10 = icmp eq i5 %indvar_flatten53, -16" [pooling.cpp:10]   --->   Operation 22 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.36ns)   --->   "%add_ln10 = add i5 1, %indvar_flatten53" [pooling.cpp:10]   --->   Operation 23 'add' 'add_ln10' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %2, label %Pool_Row_Loop" [pooling.cpp:10]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.00ns)   --->   "%f = add i2 1, %f_0" [pooling.cpp:10]   --->   Operation 25 'add' 'f' <Predicate = (!icmp_ln10)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.12ns)   --->   "%icmp_ln13 = icmp eq i5 %indvar_flatten20, 8" [pooling.cpp:13]   --->   Operation 26 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.62ns)   --->   "%select_ln28_2 = select i1 %icmp_ln13, i2 0, i2 %r_0" [pooling.cpp:28]   --->   Operation 27 'select' 'select_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.62ns)   --->   "%select_ln28_3 = select i1 %icmp_ln13, i2 %f, i2 %f_0" [pooling.cpp:28]   --->   Operation 28 'select' 'select_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i2 %select_ln28_3 to i7" [pooling.cpp:28]   --->   Operation 29 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node i)   --->   "%select_ln28_4 = select i1 %icmp_ln13, i2 0, i2 %shl_ln25" [pooling.cpp:28]   --->   Operation 30 'select' 'select_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.61ns)   --->   "%xor_ln28 = xor i1 %icmp_ln13, true" [pooling.cpp:28]   --->   Operation 31 'xor' 'xor_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.61ns)   --->   "%icmp_ln20 = icmp eq i2 %mpr_0, -2" [pooling.cpp:20]   --->   Operation 32 'icmp' 'icmp_ln20' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node and_ln25)   --->   "%and_ln28_4 = and i1 %icmp_ln20, %xor_ln28" [pooling.cpp:28]   --->   Operation 33 'and' 'and_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.12ns)   --->   "%icmp_ln16 = icmp eq i4 %indvar_flatten, 4" [pooling.cpp:16]   --->   Operation 34 'icmp' 'icmp_ln16' <Predicate = (!icmp_ln10)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.61ns)   --->   "%and_ln28_5 = and i1 %icmp_ln16, %xor_ln28" [pooling.cpp:28]   --->   Operation 35 'and' 'and_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.00ns)   --->   "%r = add i2 1, %select_ln28_2" [pooling.cpp:13]   --->   Operation 36 'add' 'r' <Predicate = (!icmp_ln10)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.61ns)   --->   "%or_ln25 = or i1 %and_ln28_5, %icmp_ln13" [pooling.cpp:25]   --->   Operation 37 'or' 'or_ln25' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.62ns)   --->   "%select_ln25 = select i1 %or_ln25, i2 0, i2 %c_0" [pooling.cpp:25]   --->   Operation 38 'select' 'select_ln25' <Predicate = (!icmp_ln10)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node i)   --->   "%shl_ln25_1 = shl i2 %r, 1" [pooling.cpp:25]   --->   Operation 39 'shl' 'shl_ln25_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node i)   --->   "%select_ln25_1 = select i1 %and_ln28_5, i2 %shl_ln25_1, i2 %select_ln28_4" [pooling.cpp:25]   --->   Operation 40 'select' 'select_ln25_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.62ns)   --->   "%select_ln25_2 = select i1 %and_ln28_5, i2 %r, i2 %select_ln28_2" [pooling.cpp:25]   --->   Operation 41 'select' 'select_ln25_2' <Predicate = (!icmp_ln10)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node and_ln25)   --->   "%xor_ln25 = xor i1 %icmp_ln16, true" [pooling.cpp:25]   --->   Operation 42 'xor' 'xor_ln25' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node and_ln25)   --->   "%or_ln25_1 = or i1 %icmp_ln13, %xor_ln25" [pooling.cpp:25]   --->   Operation 43 'or' 'or_ln25_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln25 = and i1 %and_ln28_4, %or_ln25_1" [pooling.cpp:25]   --->   Operation 44 'and' 'and_ln25' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.00ns)   --->   "%c = add i2 1, %select_ln25" [pooling.cpp:16]   --->   Operation 45 'add' 'c' <Predicate = (!icmp_ln10)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node or_ln26_2)   --->   "%or_ln26_1 = or i1 %and_ln25, %and_ln28_5" [pooling.cpp:26]   --->   Operation 46 'or' 'or_ln26_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.61ns) (out node of the LUT)   --->   "%or_ln26_2 = or i1 %or_ln26_1, %icmp_ln13" [pooling.cpp:26]   --->   Operation 47 'or' 'or_ln26_2' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.62ns)   --->   "%select_ln26_1 = select i1 %or_ln26_2, i2 0, i2 %mpr_0" [pooling.cpp:26]   --->   Operation 48 'select' 'select_ln26_1' <Predicate = (!icmp_ln10)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%shl_ln26_1 = shl i2 %c, 1" [pooling.cpp:26]   --->   Operation 49 'shl' 'shl_ln26_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node add_ln28_1)   --->   "%or_ln26_3 = or i2 %shl_ln26_1, 1" [pooling.cpp:26]   --->   Operation 50 'or' 'or_ln26_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.62ns)   --->   "%select_ln16 = select i1 %and_ln25, i2 %c, i2 %select_ln25" [pooling.cpp:16]   --->   Operation 51 'select' 'select_ln16' <Predicate = (!icmp_ln10)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.00ns) (out node of the LUT)   --->   "%i = add i2 %select_ln25_1, %select_ln26_1" [pooling.cpp:25]   --->   Operation 52 'add' 'i' <Predicate = (!icmp_ln10)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node add_ln28)   --->   "%select_ln25_3 = select i1 %or_ln25, i2 0, i2 %shl_ln26" [pooling.cpp:25]   --->   Operation 53 'select' 'select_ln25_3' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node add_ln28)   --->   "%select_ln26_2 = select i1 %and_ln25, i2 %shl_ln26_1, i2 %select_ln25_3" [pooling.cpp:26]   --->   Operation 54 'select' 'select_ln26_2' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node add_ln28)   --->   "%tmp_15_cast = call i7 @_ssdm_op_BitConcatenate.i7.i2.i2.i2.i1(i2 0, i2 %i, i2 %select_ln26_2, i1 false)" [pooling.cpp:28]   --->   Operation 55 'bitconcatenate' 'tmp_15_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.38ns) (out node of the LUT)   --->   "%add_ln28 = add i7 %zext_ln28_1, %tmp_15_cast" [pooling.cpp:28]   --->   Operation 56 'add' 'add_ln28' <Predicate = (!icmp_ln10)> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i7 %add_ln28 to i64" [pooling.cpp:28]   --->   Operation 57 'zext' 'zext_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%conv_1_out_addr = getelementptr [32 x float]* %conv_1_out, i64 0, i64 %zext_ln28_2" [pooling.cpp:28]   --->   Operation 58 'getelementptr' 'conv_1_out_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node add_ln28_1)   --->   "%select_ln25_4 = select i1 %or_ln25, i2 1, i2 %or_ln26" [pooling.cpp:25]   --->   Operation 59 'select' 'select_ln25_4' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node add_ln28_1)   --->   "%select_ln26_3 = select i1 %and_ln25, i2 %or_ln26_3, i2 %select_ln25_4" [pooling.cpp:26]   --->   Operation 60 'select' 'select_ln26_3' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node add_ln28_1)   --->   "%tmp_18_cast = call i7 @_ssdm_op_BitConcatenate.i7.i2.i2.i2.i1(i2 0, i2 %i, i2 %select_ln26_3, i1 false)" [pooling.cpp:28]   --->   Operation 61 'bitconcatenate' 'tmp_18_cast' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.38ns) (out node of the LUT)   --->   "%add_ln28_1 = add i7 %zext_ln28_1, %tmp_18_cast" [pooling.cpp:28]   --->   Operation 62 'add' 'add_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [2/2] (2.66ns)   --->   "%conv_1_out_load = load float* %conv_1_out_addr, align 4" [pooling.cpp:28]   --->   Operation 63 'load' 'conv_1_out_load' <Predicate = (!icmp_ln10)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 64 [1/1] (1.00ns)   --->   "%mpr = add i2 1, %select_ln26_1" [pooling.cpp:20]   --->   Operation 64 'add' 'mpr' <Predicate = (!icmp_ln10)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (1.36ns)   --->   "%add_ln16 = add i4 %indvar_flatten, 1" [pooling.cpp:16]   --->   Operation 65 'add' 'add_ln16' <Predicate = (!icmp_ln10)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.65ns)   --->   "%select_ln16_1 = select i1 %or_ln25, i4 1, i4 %add_ln16" [pooling.cpp:16]   --->   Operation 66 'select' 'select_ln16_1' <Predicate = (!icmp_ln10)> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (1.36ns)   --->   "%add_ln13_1 = add i5 %indvar_flatten20, 1" [pooling.cpp:13]   --->   Operation 67 'add' 'add_ln13_1' <Predicate = (!icmp_ln10)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.79ns)   --->   "%select_ln13 = select i1 %icmp_ln13, i5 1, i5 %add_ln13_1" [pooling.cpp:13]   --->   Operation 68 'select' 'select_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.79> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 69 'br' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.66>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i2 %select_ln28_3 to i5" [pooling.cpp:28]   --->   Operation 70 'zext' 'zext_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%tmp = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %select_ln25_2, i1 false)" [pooling.cpp:35]   --->   Operation 71 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i3 %tmp to i4" [pooling.cpp:35]   --->   Operation 72 'zext' 'zext_ln35' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln28_3 = zext i7 %add_ln28_1 to i64" [pooling.cpp:28]   --->   Operation 73 'zext' 'zext_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%conv_1_out_addr_1 = getelementptr [32 x float]* %conv_1_out, i64 0, i64 %zext_ln28_3" [pooling.cpp:28]   --->   Operation 74 'getelementptr' 'conv_1_out_addr_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 75 [1/2] (2.66ns)   --->   "%conv_1_out_load = load float* %conv_1_out_addr, align 4" [pooling.cpp:28]   --->   Operation 75 'load' 'conv_1_out_load' <Predicate = (!icmp_ln10)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 76 [2/2] (2.66ns)   --->   "%conv_1_out_load_1 = load float* %conv_1_out_addr_1, align 4" [pooling.cpp:28]   --->   Operation 76 'load' 'conv_1_out_load_1' <Predicate = (!icmp_ln10)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 77 [1/1] (0.61ns)   --->   "%icmp_ln20_1 = icmp eq i2 %mpr, -2" [pooling.cpp:20]   --->   Operation 77 'icmp' 'icmp_ln20_1' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20_1, label %ifTrue, label %ifFalse" [pooling.cpp:20]   --->   Operation 78 'br' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i2 %select_ln16 to i4" [pooling.cpp:35]   --->   Operation 79 'zext' 'zext_ln35_1' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (1.18ns)   --->   "%add_ln35 = add i4 %zext_ln35, %zext_ln35_1" [pooling.cpp:35]   --->   Operation 80 'add' 'add_ln35' <Predicate = (icmp_ln20_1)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_20_cast = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %add_ln35, i1 false)" [pooling.cpp:35]   --->   Operation 81 'bitconcatenate' 'tmp_20_cast' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (1.36ns)   --->   "%add_ln35_1 = add i5 %tmp_20_cast, %zext_ln28" [pooling.cpp:35]   --->   Operation 82 'add' 'add_ln35_1' <Predicate = (icmp_ln20_1)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 34.6>
ST_4 : Operation 83 [1/1] (0.61ns)   --->   "%select_ln26 = select i1 %or_ln26_2, float 0x3810000000000000, float %max_0" [pooling.cpp:26]   --->   Operation 83 'select' 'select_ln26' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast float %conv_1_out_load to i32" [pooling.cpp:28]   --->   Operation 84 'bitcast' 'bitcast_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 85 'partselect' 'tmp_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i32 %bitcast_ln28 to i23" [pooling.cpp:28]   --->   Operation 86 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%bitcast_ln28_1 = bitcast float %select_ln26 to i32" [pooling.cpp:28]   --->   Operation 87 'bitcast' 'bitcast_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_1, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 88 'partselect' 'tmp_5' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln28_1 = trunc i32 %bitcast_ln28_1 to i23" [pooling.cpp:28]   --->   Operation 89 'trunc' 'trunc_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (1.12ns)   --->   "%icmp_ln28 = icmp ne i8 %tmp_1, -1" [pooling.cpp:28]   --->   Operation 90 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln10)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (1.48ns)   --->   "%icmp_ln28_1 = icmp eq i23 %trunc_ln28, 0" [pooling.cpp:28]   --->   Operation 91 'icmp' 'icmp_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_1)   --->   "%or_ln28 = or i1 %icmp_ln28_1, %icmp_ln28" [pooling.cpp:28]   --->   Operation 92 'or' 'or_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (1.12ns)   --->   "%icmp_ln28_2 = icmp ne i8 %tmp_5, -1" [pooling.cpp:28]   --->   Operation 93 'icmp' 'icmp_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (1.48ns)   --->   "%icmp_ln28_3 = icmp eq i23 %trunc_ln28_1, 0" [pooling.cpp:28]   --->   Operation 94 'icmp' 'icmp_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_1)   --->   "%or_ln28_1 = or i1 %icmp_ln28_3, %icmp_ln28_2" [pooling.cpp:28]   --->   Operation 95 'or' 'or_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_1)   --->   "%and_ln28 = and i1 %or_ln28, %or_ln28_1" [pooling.cpp:28]   --->   Operation 96 'and' 'and_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (15.7ns)   --->   "%tmp_6 = fcmp ogt float %conv_1_out_load, %select_ln26" [pooling.cpp:28]   --->   Operation 97 'fcmp' 'tmp_6' <Predicate = (!icmp_ln10)> <Delay = 15.7> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 15.7> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln28_1 = and i1 %and_ln28, %tmp_6" [pooling.cpp:28]   --->   Operation 98 'and' 'and_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.61ns) (out node of the LUT)   --->   "%select_ln28 = select i1 %and_ln28_1, float %conv_1_out_load, float %select_ln26" [pooling.cpp:28]   --->   Operation 99 'select' 'select_ln28' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 100 [1/2] (2.66ns)   --->   "%conv_1_out_load_1 = load float* %conv_1_out_addr_1, align 4" [pooling.cpp:28]   --->   Operation 100 'load' 'conv_1_out_load_1' <Predicate = (!icmp_ln10)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%bitcast_ln28_2 = bitcast float %conv_1_out_load_1 to i32" [pooling.cpp:28]   --->   Operation 101 'bitcast' 'bitcast_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_2, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 102 'partselect' 'tmp_7' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln28_2 = trunc i32 %bitcast_ln28_2 to i23" [pooling.cpp:28]   --->   Operation 103 'trunc' 'trunc_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%bitcast_ln28_3 = bitcast float %select_ln28 to i32" [pooling.cpp:28]   --->   Operation 104 'bitcast' 'bitcast_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_3, i32 23, i32 30)" [pooling.cpp:28]   --->   Operation 105 'partselect' 'tmp_8' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln28_3 = trunc i32 %bitcast_ln28_3 to i23" [pooling.cpp:28]   --->   Operation 106 'trunc' 'trunc_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (1.12ns)   --->   "%icmp_ln28_4 = icmp ne i8 %tmp_7, -1" [pooling.cpp:28]   --->   Operation 107 'icmp' 'icmp_ln28_4' <Predicate = (!icmp_ln10)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (1.48ns)   --->   "%icmp_ln28_5 = icmp eq i23 %trunc_ln28_2, 0" [pooling.cpp:28]   --->   Operation 108 'icmp' 'icmp_ln28_5' <Predicate = (!icmp_ln10)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_3)   --->   "%or_ln28_2 = or i1 %icmp_ln28_5, %icmp_ln28_4" [pooling.cpp:28]   --->   Operation 109 'or' 'or_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (1.12ns)   --->   "%icmp_ln28_6 = icmp ne i8 %tmp_8, -1" [pooling.cpp:28]   --->   Operation 110 'icmp' 'icmp_ln28_6' <Predicate = (!icmp_ln10)> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (1.48ns)   --->   "%icmp_ln28_7 = icmp eq i23 %trunc_ln28_3, 0" [pooling.cpp:28]   --->   Operation 111 'icmp' 'icmp_ln28_7' <Predicate = (!icmp_ln10)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_3)   --->   "%or_ln28_3 = or i1 %icmp_ln28_7, %icmp_ln28_6" [pooling.cpp:28]   --->   Operation 112 'or' 'or_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_3)   --->   "%and_ln28_2 = and i1 %or_ln28_2, %or_ln28_3" [pooling.cpp:28]   --->   Operation 113 'and' 'and_ln28_2' <Predicate = (!icmp_ln10)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (15.7ns)   --->   "%tmp_9 = fcmp ogt float %conv_1_out_load_1, %select_ln28" [pooling.cpp:28]   --->   Operation 114 'fcmp' 'tmp_9' <Predicate = (!icmp_ln10)> <Delay = 15.7> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 15.7> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln28_3 = and i1 %and_ln28_2, %tmp_9" [pooling.cpp:28]   --->   Operation 115 'and' 'and_ln28_3' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.61ns) (out node of the LUT)   --->   "%select_ln28_1 = select i1 %and_ln28_3, float %conv_1_out_load_1, float %select_ln28" [pooling.cpp:28]   --->   Operation 116 'select' 'select_ln28_1' <Predicate = (!icmp_ln10)> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.42>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([35 x i8]* @Filter_Loop_Col_Loop)"   --->   Operation 117 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 118 'speclooptripcount' 'empty' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([32 x i8]* @Row_Loop_Col_Loop_Po)"   --->   Operation 119 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([23 x i8]* @Col_Loop_Pool_Row_Lo)"   --->   Operation 120 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str3) nounwind" [pooling.cpp:21]   --->   Operation 121 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str3) nounwind" [pooling.cpp:21]   --->   Operation 122 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str4) nounwind" [pooling.cpp:22]   --->   Operation 123 'specpipeline' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str3, i32 %tmp_4) nounwind" [pooling.cpp:33]   --->   Operation 124 'specregionend' 'empty_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i5 %add_ln35_1 to i64" [pooling.cpp:35]   --->   Operation 125 'zext' 'zext_ln35_2' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr = getelementptr [8 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_2" [pooling.cpp:35]   --->   Operation 126 'getelementptr' 'max_pool_1_out_addr' <Predicate = (icmp_ln20_1)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (1.42ns)   --->   "store float %select_ln28_1, float* %max_pool_1_out_addr, align 4" [pooling.cpp:35]   --->   Operation 127 'store' <Predicate = (icmp_ln20_1)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 128 'br' <Predicate = (icmp_ln20_1)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "ret void" [pooling.cpp:39]   --->   Operation 129 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_1_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ max_pool_1_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0     (specbitsmap      ) [ 0000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000]
spectopmodule_ln0   (spectopmodule    ) [ 0000000]
br_ln10             (br               ) [ 0111110]
indvar_flatten53    (phi              ) [ 0011110]
f_0                 (phi              ) [ 0011110]
indvar_flatten20    (phi              ) [ 0011110]
r_0                 (phi              ) [ 0011110]
indvar_flatten      (phi              ) [ 0011110]
c_0                 (phi              ) [ 0011110]
max_0               (phi              ) [ 0011110]
mpr_0               (phi              ) [ 0011110]
shl_ln25            (shl              ) [ 0000000]
shl_ln26            (shl              ) [ 0000000]
or_ln26             (or               ) [ 0000000]
icmp_ln10           (icmp             ) [ 0011110]
add_ln10            (add              ) [ 0111110]
br_ln10             (br               ) [ 0000000]
f                   (add              ) [ 0000000]
icmp_ln13           (icmp             ) [ 0000000]
select_ln28_2       (select           ) [ 0000000]
select_ln28_3       (select           ) [ 0111110]
zext_ln28_1         (zext             ) [ 0000000]
select_ln28_4       (select           ) [ 0000000]
xor_ln28            (xor              ) [ 0000000]
icmp_ln20           (icmp             ) [ 0000000]
and_ln28_4          (and              ) [ 0000000]
icmp_ln16           (icmp             ) [ 0000000]
and_ln28_5          (and              ) [ 0000000]
r                   (add              ) [ 0000000]
or_ln25             (or               ) [ 0000000]
select_ln25         (select           ) [ 0000000]
shl_ln25_1          (shl              ) [ 0000000]
select_ln25_1       (select           ) [ 0000000]
select_ln25_2       (select           ) [ 0111110]
xor_ln25            (xor              ) [ 0000000]
or_ln25_1           (or               ) [ 0000000]
and_ln25            (and              ) [ 0000000]
c                   (add              ) [ 0000000]
or_ln26_1           (or               ) [ 0000000]
or_ln26_2           (or               ) [ 0011100]
select_ln26_1       (select           ) [ 0000000]
shl_ln26_1          (shl              ) [ 0000000]
or_ln26_3           (or               ) [ 0000000]
select_ln16         (select           ) [ 0111110]
i                   (add              ) [ 0000000]
select_ln25_3       (select           ) [ 0000000]
select_ln26_2       (select           ) [ 0000000]
tmp_15_cast         (bitconcatenate   ) [ 0000000]
add_ln28            (add              ) [ 0000000]
zext_ln28_2         (zext             ) [ 0000000]
conv_1_out_addr     (getelementptr    ) [ 0011000]
select_ln25_4       (select           ) [ 0000000]
select_ln26_3       (select           ) [ 0000000]
tmp_18_cast         (bitconcatenate   ) [ 0000000]
add_ln28_1          (add              ) [ 0011000]
mpr                 (add              ) [ 0111110]
add_ln16            (add              ) [ 0000000]
select_ln16_1       (select           ) [ 0111110]
add_ln13_1          (add              ) [ 0000000]
select_ln13         (select           ) [ 0111110]
br_ln0              (br               ) [ 0111110]
zext_ln28           (zext             ) [ 0000000]
tmp                 (bitconcatenate   ) [ 0000000]
zext_ln35           (zext             ) [ 0000000]
zext_ln28_3         (zext             ) [ 0000000]
conv_1_out_addr_1   (getelementptr    ) [ 0010100]
conv_1_out_load     (load             ) [ 0010100]
icmp_ln20_1         (icmp             ) [ 0011110]
br_ln20             (br               ) [ 0000000]
zext_ln35_1         (zext             ) [ 0000000]
add_ln35            (add              ) [ 0000000]
tmp_20_cast         (bitconcatenate   ) [ 0000000]
add_ln35_1          (add              ) [ 0010110]
select_ln26         (select           ) [ 0000000]
bitcast_ln28        (bitcast          ) [ 0000000]
tmp_1               (partselect       ) [ 0000000]
trunc_ln28          (trunc            ) [ 0000000]
bitcast_ln28_1      (bitcast          ) [ 0000000]
tmp_5               (partselect       ) [ 0000000]
trunc_ln28_1        (trunc            ) [ 0000000]
icmp_ln28           (icmp             ) [ 0000000]
icmp_ln28_1         (icmp             ) [ 0000000]
or_ln28             (or               ) [ 0000000]
icmp_ln28_2         (icmp             ) [ 0000000]
icmp_ln28_3         (icmp             ) [ 0000000]
or_ln28_1           (or               ) [ 0000000]
and_ln28            (and              ) [ 0000000]
tmp_6               (fcmp             ) [ 0000000]
and_ln28_1          (and              ) [ 0000000]
select_ln28         (select           ) [ 0000000]
conv_1_out_load_1   (load             ) [ 0000000]
bitcast_ln28_2      (bitcast          ) [ 0000000]
tmp_7               (partselect       ) [ 0000000]
trunc_ln28_2        (trunc            ) [ 0000000]
bitcast_ln28_3      (bitcast          ) [ 0000000]
tmp_8               (partselect       ) [ 0000000]
trunc_ln28_3        (trunc            ) [ 0000000]
icmp_ln28_4         (icmp             ) [ 0000000]
icmp_ln28_5         (icmp             ) [ 0000000]
or_ln28_2           (or               ) [ 0000000]
icmp_ln28_6         (icmp             ) [ 0000000]
icmp_ln28_7         (icmp             ) [ 0000000]
or_ln28_3           (or               ) [ 0000000]
and_ln28_2          (and              ) [ 0000000]
tmp_9               (fcmp             ) [ 0000000]
and_ln28_3          (and              ) [ 0000000]
select_ln28_1       (select           ) [ 0110010]
specloopname_ln0    (specloopname     ) [ 0000000]
empty               (speclooptripcount) [ 0000000]
specloopname_ln0    (specloopname     ) [ 0000000]
specloopname_ln0    (specloopname     ) [ 0000000]
specloopname_ln21   (specloopname     ) [ 0000000]
tmp_4               (specregionbegin  ) [ 0000000]
specpipeline_ln22   (specpipeline     ) [ 0000000]
empty_4             (specregionend    ) [ 0000000]
zext_ln35_2         (zext             ) [ 0000000]
max_pool_1_out_addr (getelementptr    ) [ 0000000]
store_ln35          (store            ) [ 0000000]
br_ln0              (br               ) [ 0000000]
ret_ln39            (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_1_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="max_pool_1_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i2.i2.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Filter_Loop_Col_Loop"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Loop_Col_Loop_Po"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Col_Loop_Pool_Row_Lo"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="conv_1_out_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="7" slack="0"/>
<pin id="86" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_addr/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="5" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="0" slack="0"/>
<pin id="102" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="103" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="104" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="32" slack="1"/>
<pin id="105" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_out_load/2 conv_1_out_load_1/3 "/>
</bind>
</comp>

<comp id="95" class="1004" name="conv_1_out_addr_1_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="7" slack="0"/>
<pin id="99" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_addr_1/3 "/>
</bind>
</comp>

<comp id="107" class="1004" name="max_pool_1_out_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="5" slack="0"/>
<pin id="111" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_1_out_addr/5 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln35_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="3" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="1"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/5 "/>
</bind>
</comp>

<comp id="120" class="1005" name="indvar_flatten53_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="5" slack="1"/>
<pin id="122" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten53 (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="indvar_flatten53_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="1"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="5" slack="0"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten53/2 "/>
</bind>
</comp>

<comp id="131" class="1005" name="f_0_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="2" slack="1"/>
<pin id="133" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="f_0_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="1"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="2" slack="0"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="142" class="1005" name="indvar_flatten20_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="5" slack="1"/>
<pin id="144" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten20 (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="indvar_flatten20_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="1"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="5" slack="0"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten20/2 "/>
</bind>
</comp>

<comp id="153" class="1005" name="r_0_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="2" slack="1"/>
<pin id="155" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="r_0_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="1"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="2" slack="0"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="164" class="1005" name="indvar_flatten_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="4" slack="1"/>
<pin id="166" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="indvar_flatten_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="1"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="4" slack="0"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="175" class="1005" name="c_0_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="2" slack="1"/>
<pin id="177" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="c_0_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="1"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="2" slack="0"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="186" class="1005" name="max_0_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="1"/>
<pin id="188" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_0 (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="max_0_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="1"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="32" slack="1"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="max_0/2 "/>
</bind>
</comp>

<comp id="198" class="1005" name="mpr_0_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="2" slack="1"/>
<pin id="200" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="mpr_0 (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="mpr_0_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="1"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="2" slack="0"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mpr_0/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_6_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="1"/>
<pin id="211" dir="0" index="1" bw="32" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_9_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="218" class="1004" name="shl_ln25_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="2" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln25/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="shl_ln26_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="2" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln26/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="or_ln26_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="2" slack="0"/>
<pin id="232" dir="0" index="1" bw="2" slack="0"/>
<pin id="233" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="icmp_ln10_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="5" slack="0"/>
<pin id="238" dir="0" index="1" bw="5" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="add_ln10_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="5" slack="0"/>
<pin id="245" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="f_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="2" slack="0"/>
<pin id="251" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="icmp_ln13_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="5" slack="0"/>
<pin id="256" dir="0" index="1" bw="5" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="select_ln28_2_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="2" slack="0"/>
<pin id="263" dir="0" index="2" bw="2" slack="0"/>
<pin id="264" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_2/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="select_ln28_3_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="2" slack="0"/>
<pin id="271" dir="0" index="2" bw="2" slack="0"/>
<pin id="272" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_3/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="zext_ln28_1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="2" slack="0"/>
<pin id="278" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="select_ln28_4_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="2" slack="0"/>
<pin id="283" dir="0" index="2" bw="2" slack="0"/>
<pin id="284" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_4/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="xor_ln28_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln28/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="icmp_ln20_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="2" slack="0"/>
<pin id="296" dir="0" index="1" bw="2" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="and_ln28_4_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_4/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="icmp_ln16_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="4" slack="0"/>
<pin id="308" dir="0" index="1" bw="4" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="and_ln28_5_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_5/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="r_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="2" slack="0"/>
<pin id="321" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="or_ln25_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln25/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="select_ln25_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="2" slack="0"/>
<pin id="333" dir="0" index="2" bw="2" slack="0"/>
<pin id="334" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="shl_ln25_1_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="2" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln25_1/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="select_ln25_1_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="2" slack="0"/>
<pin id="347" dir="0" index="2" bw="2" slack="0"/>
<pin id="348" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25_1/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="select_ln25_2_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="2" slack="0"/>
<pin id="355" dir="0" index="2" bw="2" slack="0"/>
<pin id="356" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25_2/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="xor_ln25_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="or_ln25_1_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln25_1/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="and_ln25_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln25/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="c_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="2" slack="0"/>
<pin id="381" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="or_ln26_1_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26_1/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="or_ln26_2_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26_2/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="select_ln26_1_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="0" index="1" bw="2" slack="0"/>
<pin id="399" dir="0" index="2" bw="2" slack="0"/>
<pin id="400" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_1/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="shl_ln26_1_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="2" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln26_1/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="or_ln26_3_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="2" slack="0"/>
<pin id="412" dir="0" index="1" bw="2" slack="0"/>
<pin id="413" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26_3/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="select_ln16_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="2" slack="0"/>
<pin id="419" dir="0" index="2" bw="2" slack="0"/>
<pin id="420" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln16/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="i_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="2" slack="0"/>
<pin id="426" dir="0" index="1" bw="2" slack="0"/>
<pin id="427" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="select_ln25_3_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="2" slack="0"/>
<pin id="433" dir="0" index="2" bw="2" slack="0"/>
<pin id="434" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25_3/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="select_ln26_2_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="2" slack="0"/>
<pin id="441" dir="0" index="2" bw="2" slack="0"/>
<pin id="442" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_2/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_15_cast_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="7" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="0" index="2" bw="2" slack="0"/>
<pin id="450" dir="0" index="3" bw="2" slack="0"/>
<pin id="451" dir="0" index="4" bw="1" slack="0"/>
<pin id="452" dir="1" index="5" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15_cast/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="add_ln28_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="2" slack="0"/>
<pin id="460" dir="0" index="1" bw="7" slack="0"/>
<pin id="461" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="zext_ln28_2_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="7" slack="0"/>
<pin id="466" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_2/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="select_ln25_4_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="2" slack="0"/>
<pin id="472" dir="0" index="2" bw="2" slack="0"/>
<pin id="473" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25_4/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="select_ln26_3_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="0" index="1" bw="2" slack="0"/>
<pin id="480" dir="0" index="2" bw="2" slack="0"/>
<pin id="481" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_3/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_18_cast_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="7" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="0" index="2" bw="2" slack="0"/>
<pin id="489" dir="0" index="3" bw="2" slack="0"/>
<pin id="490" dir="0" index="4" bw="1" slack="0"/>
<pin id="491" dir="1" index="5" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_18_cast/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="add_ln28_1_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="2" slack="0"/>
<pin id="499" dir="0" index="1" bw="7" slack="0"/>
<pin id="500" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_1/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="mpr_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="2" slack="0"/>
<pin id="506" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="mpr/2 "/>
</bind>
</comp>

<comp id="509" class="1004" name="add_ln16_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="4" slack="0"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/2 "/>
</bind>
</comp>

<comp id="515" class="1004" name="select_ln16_1_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="0"/>
<pin id="517" dir="0" index="1" bw="4" slack="0"/>
<pin id="518" dir="0" index="2" bw="4" slack="0"/>
<pin id="519" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln16_1/2 "/>
</bind>
</comp>

<comp id="523" class="1004" name="add_ln13_1_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="5" slack="0"/>
<pin id="525" dir="0" index="1" bw="1" slack="0"/>
<pin id="526" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_1/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="select_ln13_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="0"/>
<pin id="531" dir="0" index="1" bw="5" slack="0"/>
<pin id="532" dir="0" index="2" bw="5" slack="0"/>
<pin id="533" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13/2 "/>
</bind>
</comp>

<comp id="537" class="1004" name="zext_ln28_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="2" slack="1"/>
<pin id="539" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/3 "/>
</bind>
</comp>

<comp id="540" class="1004" name="tmp_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="3" slack="0"/>
<pin id="542" dir="0" index="1" bw="2" slack="1"/>
<pin id="543" dir="0" index="2" bw="1" slack="0"/>
<pin id="544" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="547" class="1004" name="zext_ln35_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="3" slack="0"/>
<pin id="549" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/3 "/>
</bind>
</comp>

<comp id="551" class="1004" name="zext_ln28_3_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="7" slack="1"/>
<pin id="553" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_3/3 "/>
</bind>
</comp>

<comp id="555" class="1004" name="icmp_ln20_1_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="2" slack="1"/>
<pin id="557" dir="0" index="1" bw="2" slack="0"/>
<pin id="558" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20_1/3 "/>
</bind>
</comp>

<comp id="560" class="1004" name="zext_ln35_1_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="2" slack="1"/>
<pin id="562" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/3 "/>
</bind>
</comp>

<comp id="563" class="1004" name="add_ln35_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="3" slack="0"/>
<pin id="565" dir="0" index="1" bw="2" slack="0"/>
<pin id="566" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/3 "/>
</bind>
</comp>

<comp id="569" class="1004" name="tmp_20_cast_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="5" slack="0"/>
<pin id="571" dir="0" index="1" bw="4" slack="0"/>
<pin id="572" dir="0" index="2" bw="1" slack="0"/>
<pin id="573" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_20_cast/3 "/>
</bind>
</comp>

<comp id="577" class="1004" name="add_ln35_1_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="5" slack="0"/>
<pin id="579" dir="0" index="1" bw="2" slack="0"/>
<pin id="580" dir="1" index="2" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/3 "/>
</bind>
</comp>

<comp id="583" class="1004" name="select_ln26_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="2"/>
<pin id="585" dir="0" index="1" bw="32" slack="0"/>
<pin id="586" dir="0" index="2" bw="32" slack="2"/>
<pin id="587" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26/4 "/>
</bind>
</comp>

<comp id="591" class="1004" name="bitcast_ln28_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="1"/>
<pin id="593" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28/4 "/>
</bind>
</comp>

<comp id="594" class="1004" name="tmp_1_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="8" slack="0"/>
<pin id="596" dir="0" index="1" bw="32" slack="0"/>
<pin id="597" dir="0" index="2" bw="6" slack="0"/>
<pin id="598" dir="0" index="3" bw="6" slack="0"/>
<pin id="599" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="604" class="1004" name="trunc_ln28_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="0"/>
<pin id="606" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/4 "/>
</bind>
</comp>

<comp id="608" class="1004" name="bitcast_ln28_1_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="0"/>
<pin id="610" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_1/4 "/>
</bind>
</comp>

<comp id="612" class="1004" name="tmp_5_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="8" slack="0"/>
<pin id="614" dir="0" index="1" bw="32" slack="0"/>
<pin id="615" dir="0" index="2" bw="6" slack="0"/>
<pin id="616" dir="0" index="3" bw="6" slack="0"/>
<pin id="617" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="622" class="1004" name="trunc_ln28_1_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="0"/>
<pin id="624" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_1/4 "/>
</bind>
</comp>

<comp id="626" class="1004" name="icmp_ln28_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="8" slack="0"/>
<pin id="628" dir="0" index="1" bw="8" slack="0"/>
<pin id="629" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/4 "/>
</bind>
</comp>

<comp id="632" class="1004" name="icmp_ln28_1_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="23" slack="0"/>
<pin id="634" dir="0" index="1" bw="23" slack="0"/>
<pin id="635" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_1/4 "/>
</bind>
</comp>

<comp id="638" class="1004" name="or_ln28_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="0"/>
<pin id="640" dir="0" index="1" bw="1" slack="0"/>
<pin id="641" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28/4 "/>
</bind>
</comp>

<comp id="644" class="1004" name="icmp_ln28_2_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="8" slack="0"/>
<pin id="646" dir="0" index="1" bw="8" slack="0"/>
<pin id="647" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_2/4 "/>
</bind>
</comp>

<comp id="650" class="1004" name="icmp_ln28_3_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="23" slack="0"/>
<pin id="652" dir="0" index="1" bw="23" slack="0"/>
<pin id="653" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_3/4 "/>
</bind>
</comp>

<comp id="656" class="1004" name="or_ln28_1_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="0"/>
<pin id="658" dir="0" index="1" bw="1" slack="0"/>
<pin id="659" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_1/4 "/>
</bind>
</comp>

<comp id="662" class="1004" name="and_ln28_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="0"/>
<pin id="664" dir="0" index="1" bw="1" slack="0"/>
<pin id="665" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28/4 "/>
</bind>
</comp>

<comp id="668" class="1004" name="and_ln28_1_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="0"/>
<pin id="670" dir="0" index="1" bw="1" slack="0"/>
<pin id="671" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_1/4 "/>
</bind>
</comp>

<comp id="674" class="1004" name="select_ln28_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="0"/>
<pin id="676" dir="0" index="1" bw="32" slack="1"/>
<pin id="677" dir="0" index="2" bw="32" slack="0"/>
<pin id="678" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28/4 "/>
</bind>
</comp>

<comp id="682" class="1004" name="bitcast_ln28_2_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="0"/>
<pin id="684" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_2/4 "/>
</bind>
</comp>

<comp id="686" class="1004" name="tmp_7_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="8" slack="0"/>
<pin id="688" dir="0" index="1" bw="32" slack="0"/>
<pin id="689" dir="0" index="2" bw="6" slack="0"/>
<pin id="690" dir="0" index="3" bw="6" slack="0"/>
<pin id="691" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="696" class="1004" name="trunc_ln28_2_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="32" slack="0"/>
<pin id="698" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_2/4 "/>
</bind>
</comp>

<comp id="700" class="1004" name="bitcast_ln28_3_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="0"/>
<pin id="702" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_3/4 "/>
</bind>
</comp>

<comp id="704" class="1004" name="tmp_8_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="8" slack="0"/>
<pin id="706" dir="0" index="1" bw="32" slack="0"/>
<pin id="707" dir="0" index="2" bw="6" slack="0"/>
<pin id="708" dir="0" index="3" bw="6" slack="0"/>
<pin id="709" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="714" class="1004" name="trunc_ln28_3_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="0"/>
<pin id="716" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_3/4 "/>
</bind>
</comp>

<comp id="718" class="1004" name="icmp_ln28_4_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="8" slack="0"/>
<pin id="720" dir="0" index="1" bw="8" slack="0"/>
<pin id="721" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_4/4 "/>
</bind>
</comp>

<comp id="724" class="1004" name="icmp_ln28_5_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="23" slack="0"/>
<pin id="726" dir="0" index="1" bw="23" slack="0"/>
<pin id="727" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_5/4 "/>
</bind>
</comp>

<comp id="730" class="1004" name="or_ln28_2_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="0"/>
<pin id="732" dir="0" index="1" bw="1" slack="0"/>
<pin id="733" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_2/4 "/>
</bind>
</comp>

<comp id="736" class="1004" name="icmp_ln28_6_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="8" slack="0"/>
<pin id="738" dir="0" index="1" bw="8" slack="0"/>
<pin id="739" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_6/4 "/>
</bind>
</comp>

<comp id="742" class="1004" name="icmp_ln28_7_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="23" slack="0"/>
<pin id="744" dir="0" index="1" bw="23" slack="0"/>
<pin id="745" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_7/4 "/>
</bind>
</comp>

<comp id="748" class="1004" name="or_ln28_3_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="1" slack="0"/>
<pin id="750" dir="0" index="1" bw="1" slack="0"/>
<pin id="751" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_3/4 "/>
</bind>
</comp>

<comp id="754" class="1004" name="and_ln28_2_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="1" slack="0"/>
<pin id="756" dir="0" index="1" bw="1" slack="0"/>
<pin id="757" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_2/4 "/>
</bind>
</comp>

<comp id="760" class="1004" name="and_ln28_3_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="1" slack="0"/>
<pin id="762" dir="0" index="1" bw="1" slack="0"/>
<pin id="763" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_3/4 "/>
</bind>
</comp>

<comp id="766" class="1004" name="select_ln28_1_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="1" slack="0"/>
<pin id="768" dir="0" index="1" bw="32" slack="0"/>
<pin id="769" dir="0" index="2" bw="32" slack="0"/>
<pin id="770" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_1/4 "/>
</bind>
</comp>

<comp id="774" class="1004" name="zext_ln35_2_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="5" slack="2"/>
<pin id="776" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_2/5 "/>
</bind>
</comp>

<comp id="778" class="1005" name="icmp_ln10_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="1" slack="1"/>
<pin id="780" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln10 "/>
</bind>
</comp>

<comp id="782" class="1005" name="add_ln10_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="5" slack="0"/>
<pin id="784" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln10 "/>
</bind>
</comp>

<comp id="787" class="1005" name="select_ln28_3_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="2" slack="0"/>
<pin id="789" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln28_3 "/>
</bind>
</comp>

<comp id="793" class="1005" name="select_ln25_2_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="2" slack="0"/>
<pin id="795" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln25_2 "/>
</bind>
</comp>

<comp id="799" class="1005" name="or_ln26_2_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="1" slack="2"/>
<pin id="801" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="or_ln26_2 "/>
</bind>
</comp>

<comp id="804" class="1005" name="select_ln16_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="2" slack="0"/>
<pin id="806" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln16 "/>
</bind>
</comp>

<comp id="810" class="1005" name="conv_1_out_addr_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="5" slack="1"/>
<pin id="812" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_addr "/>
</bind>
</comp>

<comp id="815" class="1005" name="add_ln28_1_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="7" slack="1"/>
<pin id="817" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln28_1 "/>
</bind>
</comp>

<comp id="820" class="1005" name="mpr_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="2" slack="0"/>
<pin id="822" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="mpr "/>
</bind>
</comp>

<comp id="826" class="1005" name="select_ln16_1_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="4" slack="0"/>
<pin id="828" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln16_1 "/>
</bind>
</comp>

<comp id="831" class="1005" name="select_ln13_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="5" slack="0"/>
<pin id="833" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln13 "/>
</bind>
</comp>

<comp id="836" class="1005" name="conv_1_out_addr_1_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="5" slack="1"/>
<pin id="838" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_addr_1 "/>
</bind>
</comp>

<comp id="841" class="1005" name="conv_1_out_load_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="32" slack="1"/>
<pin id="843" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_load "/>
</bind>
</comp>

<comp id="848" class="1005" name="icmp_ln20_1_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="1" slack="2"/>
<pin id="850" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln20_1 "/>
</bind>
</comp>

<comp id="852" class="1005" name="add_ln35_1_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="5" slack="2"/>
<pin id="854" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="add_ln35_1 "/>
</bind>
</comp>

<comp id="857" class="1005" name="select_ln28_1_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="32" slack="1"/>
<pin id="859" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="36" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="100"><net_src comp="0" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="36" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="106"><net_src comp="95" pin="3"/><net_sink comp="89" pin=2"/></net>

<net id="112"><net_src comp="2" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="36" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="107" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="10" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="120" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="12" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="131" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="10" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="12" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="153" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="14" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="164" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="12" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="175" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="16" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="186" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="190" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="201"><net_src comp="12" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="198" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="217"><net_src comp="89" pin="7"/><net_sink comp="213" pin=0"/></net>

<net id="222"><net_src comp="157" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="18" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="179" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="18" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="224" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="18" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="124" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="20" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="22" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="124" pin="4"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="18" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="135" pin="4"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="146" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="24" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="265"><net_src comp="254" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="12" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="157" pin="4"/><net_sink comp="260" pin=2"/></net>

<net id="273"><net_src comp="254" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="248" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="135" pin="4"/><net_sink comp="268" pin=2"/></net>

<net id="279"><net_src comp="268" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="285"><net_src comp="254" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="12" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="218" pin="2"/><net_sink comp="280" pin=2"/></net>

<net id="292"><net_src comp="254" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="26" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="202" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="28" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="294" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="288" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="168" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="30" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="306" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="288" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="18" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="260" pin="3"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="312" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="254" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="335"><net_src comp="324" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="12" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="179" pin="4"/><net_sink comp="330" pin=2"/></net>

<net id="342"><net_src comp="318" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="18" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="349"><net_src comp="312" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="338" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="280" pin="3"/><net_sink comp="344" pin=2"/></net>

<net id="357"><net_src comp="312" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="318" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="260" pin="3"/><net_sink comp="352" pin=2"/></net>

<net id="364"><net_src comp="306" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="26" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="254" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="360" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="300" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="366" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="18" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="330" pin="3"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="372" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="312" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="384" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="254" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="401"><net_src comp="390" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="402"><net_src comp="12" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="403"><net_src comp="202" pin="4"/><net_sink comp="396" pin=2"/></net>

<net id="408"><net_src comp="378" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="18" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="404" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="18" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="421"><net_src comp="372" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="378" pin="2"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="330" pin="3"/><net_sink comp="416" pin=2"/></net>

<net id="428"><net_src comp="344" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="396" pin="3"/><net_sink comp="424" pin=1"/></net>

<net id="435"><net_src comp="324" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="12" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="437"><net_src comp="224" pin="2"/><net_sink comp="430" pin=2"/></net>

<net id="443"><net_src comp="372" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="404" pin="2"/><net_sink comp="438" pin=1"/></net>

<net id="445"><net_src comp="430" pin="3"/><net_sink comp="438" pin=2"/></net>

<net id="453"><net_src comp="32" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="454"><net_src comp="12" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="455"><net_src comp="424" pin="2"/><net_sink comp="446" pin=2"/></net>

<net id="456"><net_src comp="438" pin="3"/><net_sink comp="446" pin=3"/></net>

<net id="457"><net_src comp="34" pin="0"/><net_sink comp="446" pin=4"/></net>

<net id="462"><net_src comp="276" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="446" pin="5"/><net_sink comp="458" pin=1"/></net>

<net id="467"><net_src comp="458" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="474"><net_src comp="324" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="18" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="476"><net_src comp="230" pin="2"/><net_sink comp="469" pin=2"/></net>

<net id="482"><net_src comp="372" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="483"><net_src comp="410" pin="2"/><net_sink comp="477" pin=1"/></net>

<net id="484"><net_src comp="469" pin="3"/><net_sink comp="477" pin=2"/></net>

<net id="492"><net_src comp="32" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="493"><net_src comp="12" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="494"><net_src comp="424" pin="2"/><net_sink comp="485" pin=2"/></net>

<net id="495"><net_src comp="477" pin="3"/><net_sink comp="485" pin=3"/></net>

<net id="496"><net_src comp="34" pin="0"/><net_sink comp="485" pin=4"/></net>

<net id="501"><net_src comp="276" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="485" pin="5"/><net_sink comp="497" pin=1"/></net>

<net id="507"><net_src comp="18" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="396" pin="3"/><net_sink comp="503" pin=1"/></net>

<net id="513"><net_src comp="168" pin="4"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="38" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="520"><net_src comp="324" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="521"><net_src comp="38" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="522"><net_src comp="509" pin="2"/><net_sink comp="515" pin=2"/></net>

<net id="527"><net_src comp="146" pin="4"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="22" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="534"><net_src comp="254" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="535"><net_src comp="22" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="536"><net_src comp="523" pin="2"/><net_sink comp="529" pin=2"/></net>

<net id="545"><net_src comp="40" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="546"><net_src comp="34" pin="0"/><net_sink comp="540" pin=2"/></net>

<net id="550"><net_src comp="540" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="554"><net_src comp="551" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="559"><net_src comp="28" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="567"><net_src comp="547" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="560" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="574"><net_src comp="42" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="575"><net_src comp="563" pin="2"/><net_sink comp="569" pin=1"/></net>

<net id="576"><net_src comp="34" pin="0"/><net_sink comp="569" pin=2"/></net>

<net id="581"><net_src comp="569" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="537" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="588"><net_src comp="16" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="589"><net_src comp="186" pin="1"/><net_sink comp="583" pin=2"/></net>

<net id="590"><net_src comp="583" pin="3"/><net_sink comp="209" pin=1"/></net>

<net id="600"><net_src comp="44" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="601"><net_src comp="591" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="602"><net_src comp="46" pin="0"/><net_sink comp="594" pin=2"/></net>

<net id="603"><net_src comp="48" pin="0"/><net_sink comp="594" pin=3"/></net>

<net id="607"><net_src comp="591" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="611"><net_src comp="583" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="618"><net_src comp="44" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="619"><net_src comp="608" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="620"><net_src comp="46" pin="0"/><net_sink comp="612" pin=2"/></net>

<net id="621"><net_src comp="48" pin="0"/><net_sink comp="612" pin=3"/></net>

<net id="625"><net_src comp="608" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="630"><net_src comp="594" pin="4"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="50" pin="0"/><net_sink comp="626" pin=1"/></net>

<net id="636"><net_src comp="604" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="52" pin="0"/><net_sink comp="632" pin=1"/></net>

<net id="642"><net_src comp="632" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="626" pin="2"/><net_sink comp="638" pin=1"/></net>

<net id="648"><net_src comp="612" pin="4"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="50" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="654"><net_src comp="622" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="52" pin="0"/><net_sink comp="650" pin=1"/></net>

<net id="660"><net_src comp="650" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="644" pin="2"/><net_sink comp="656" pin=1"/></net>

<net id="666"><net_src comp="638" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="656" pin="2"/><net_sink comp="662" pin=1"/></net>

<net id="672"><net_src comp="662" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="209" pin="2"/><net_sink comp="668" pin=1"/></net>

<net id="679"><net_src comp="668" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="680"><net_src comp="583" pin="3"/><net_sink comp="674" pin=2"/></net>

<net id="681"><net_src comp="674" pin="3"/><net_sink comp="213" pin=1"/></net>

<net id="685"><net_src comp="89" pin="7"/><net_sink comp="682" pin=0"/></net>

<net id="692"><net_src comp="44" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="693"><net_src comp="682" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="694"><net_src comp="46" pin="0"/><net_sink comp="686" pin=2"/></net>

<net id="695"><net_src comp="48" pin="0"/><net_sink comp="686" pin=3"/></net>

<net id="699"><net_src comp="682" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="703"><net_src comp="674" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="710"><net_src comp="44" pin="0"/><net_sink comp="704" pin=0"/></net>

<net id="711"><net_src comp="700" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="712"><net_src comp="46" pin="0"/><net_sink comp="704" pin=2"/></net>

<net id="713"><net_src comp="48" pin="0"/><net_sink comp="704" pin=3"/></net>

<net id="717"><net_src comp="700" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="722"><net_src comp="686" pin="4"/><net_sink comp="718" pin=0"/></net>

<net id="723"><net_src comp="50" pin="0"/><net_sink comp="718" pin=1"/></net>

<net id="728"><net_src comp="696" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="52" pin="0"/><net_sink comp="724" pin=1"/></net>

<net id="734"><net_src comp="724" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="735"><net_src comp="718" pin="2"/><net_sink comp="730" pin=1"/></net>

<net id="740"><net_src comp="704" pin="4"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="50" pin="0"/><net_sink comp="736" pin=1"/></net>

<net id="746"><net_src comp="714" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="52" pin="0"/><net_sink comp="742" pin=1"/></net>

<net id="752"><net_src comp="742" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="753"><net_src comp="736" pin="2"/><net_sink comp="748" pin=1"/></net>

<net id="758"><net_src comp="730" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="759"><net_src comp="748" pin="2"/><net_sink comp="754" pin=1"/></net>

<net id="764"><net_src comp="754" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="765"><net_src comp="213" pin="2"/><net_sink comp="760" pin=1"/></net>

<net id="771"><net_src comp="760" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="772"><net_src comp="89" pin="7"/><net_sink comp="766" pin=1"/></net>

<net id="773"><net_src comp="674" pin="3"/><net_sink comp="766" pin=2"/></net>

<net id="777"><net_src comp="774" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="781"><net_src comp="236" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="785"><net_src comp="242" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="790"><net_src comp="268" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="792"><net_src comp="787" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="796"><net_src comp="352" pin="3"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="798"><net_src comp="793" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="802"><net_src comp="390" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="807"><net_src comp="416" pin="3"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="809"><net_src comp="804" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="813"><net_src comp="82" pin="3"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="818"><net_src comp="497" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="823"><net_src comp="503" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="825"><net_src comp="820" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="829"><net_src comp="515" pin="3"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="834"><net_src comp="529" pin="3"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="839"><net_src comp="95" pin="3"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="844"><net_src comp="89" pin="3"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="846"><net_src comp="841" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="847"><net_src comp="841" pin="1"/><net_sink comp="674" pin=1"/></net>

<net id="851"><net_src comp="555" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="855"><net_src comp="577" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="860"><net_src comp="766" pin="3"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="862"><net_src comp="857" pin="1"/><net_sink comp="114" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_pool_1_out | {5 }
 - Input state : 
	Port: max_pool_1 : conv_1_out | {2 3 4 }
  - Chain level:
	State 1
	State 2
		shl_ln25 : 1
		shl_ln26 : 1
		or_ln26 : 1
		icmp_ln10 : 1
		add_ln10 : 1
		br_ln10 : 2
		f : 1
		icmp_ln13 : 1
		select_ln28_2 : 2
		select_ln28_3 : 2
		zext_ln28_1 : 3
		select_ln28_4 : 1
		xor_ln28 : 2
		icmp_ln20 : 1
		and_ln28_4 : 2
		icmp_ln16 : 1
		and_ln28_5 : 2
		r : 3
		or_ln25 : 2
		select_ln25 : 2
		shl_ln25_1 : 4
		select_ln25_1 : 4
		select_ln25_2 : 2
		xor_ln25 : 2
		or_ln25_1 : 2
		and_ln25 : 2
		c : 3
		or_ln26_1 : 2
		or_ln26_2 : 2
		select_ln26_1 : 2
		shl_ln26_1 : 4
		or_ln26_3 : 4
		select_ln16 : 4
		i : 3
		select_ln25_3 : 2
		select_ln26_2 : 4
		tmp_15_cast : 4
		add_ln28 : 5
		zext_ln28_2 : 6
		conv_1_out_addr : 7
		select_ln25_4 : 2
		select_ln26_3 : 4
		tmp_18_cast : 5
		add_ln28_1 : 6
		conv_1_out_load : 8
		mpr : 3
		add_ln16 : 1
		select_ln16_1 : 2
		add_ln13_1 : 1
		select_ln13 : 2
	State 3
		zext_ln35 : 1
		conv_1_out_addr_1 : 1
		conv_1_out_load_1 : 2
		br_ln20 : 1
		add_ln35 : 2
		tmp_20_cast : 3
		add_ln35_1 : 4
	State 4
		tmp_1 : 1
		trunc_ln28 : 1
		bitcast_ln28_1 : 1
		tmp_5 : 2
		trunc_ln28_1 : 2
		icmp_ln28 : 2
		icmp_ln28_1 : 2
		or_ln28 : 3
		icmp_ln28_2 : 3
		icmp_ln28_3 : 3
		or_ln28_1 : 4
		and_ln28 : 4
		tmp_6 : 1
		and_ln28_1 : 4
		select_ln28 : 4
		bitcast_ln28_2 : 1
		tmp_7 : 2
		trunc_ln28_2 : 2
		bitcast_ln28_3 : 5
		tmp_8 : 6
		trunc_ln28_3 : 6
		icmp_ln28_4 : 3
		icmp_ln28_5 : 3
		or_ln28_2 : 4
		icmp_ln28_6 : 7
		icmp_ln28_7 : 7
		or_ln28_3 : 8
		and_ln28_2 : 8
		tmp_9 : 5
		and_ln28_3 : 8
		select_ln28_1 : 8
	State 5
		empty_4 : 1
		max_pool_1_out_addr : 1
		store_ln35 : 2
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln10_fu_236   |    0    |    0    |    11   |
|          |   icmp_ln13_fu_254   |    0    |    0    |    11   |
|          |   icmp_ln20_fu_294   |    0    |    0    |    8    |
|          |   icmp_ln16_fu_306   |    0    |    0    |    9    |
|          |  icmp_ln20_1_fu_555  |    0    |    0    |    8    |
|          |   icmp_ln28_fu_626   |    0    |    0    |    11   |
|   icmp   |  icmp_ln28_1_fu_632  |    0    |    0    |    18   |
|          |  icmp_ln28_2_fu_644  |    0    |    0    |    11   |
|          |  icmp_ln28_3_fu_650  |    0    |    0    |    18   |
|          |  icmp_ln28_4_fu_718  |    0    |    0    |    11   |
|          |  icmp_ln28_5_fu_724  |    0    |    0    |    18   |
|          |  icmp_ln28_6_fu_736  |    0    |    0    |    11   |
|          |  icmp_ln28_7_fu_742  |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln10_fu_242   |    0    |    0    |    15   |
|          |       f_fu_248       |    0    |    0    |    10   |
|          |       r_fu_318       |    0    |    0    |    10   |
|          |       c_fu_378       |    0    |    0    |    10   |
|          |       i_fu_424       |    0    |    0    |    10   |
|    add   |    add_ln28_fu_458   |    0    |    0    |    15   |
|          |   add_ln28_1_fu_497  |    0    |    0    |    15   |
|          |      mpr_fu_503      |    0    |    0    |    10   |
|          |    add_ln16_fu_509   |    0    |    0    |    13   |
|          |   add_ln13_1_fu_523  |    0    |    0    |    15   |
|          |    add_ln35_fu_563   |    0    |    0    |    12   |
|          |   add_ln35_1_fu_577  |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|
|   fcmp   |     tmp_6_fu_209     |    0    |    0    |    66   |
|          |     tmp_9_fu_213     |    0    |    0    |    66   |
|----------|----------------------|---------|---------|---------|
|          | select_ln28_2_fu_260 |    0    |    0    |    2    |
|          | select_ln28_3_fu_268 |    0    |    0    |    2    |
|          | select_ln28_4_fu_280 |    0    |    0    |    2    |
|          |  select_ln25_fu_330  |    0    |    0    |    2    |
|          | select_ln25_1_fu_344 |    0    |    0    |    2    |
|          | select_ln25_2_fu_352 |    0    |    0    |    2    |
|          | select_ln26_1_fu_396 |    0    |    0    |    2    |
|          |  select_ln16_fu_416  |    0    |    0    |    2    |
|  select  | select_ln25_3_fu_430 |    0    |    0    |    2    |
|          | select_ln26_2_fu_438 |    0    |    0    |    2    |
|          | select_ln25_4_fu_469 |    0    |    0    |    2    |
|          | select_ln26_3_fu_477 |    0    |    0    |    2    |
|          | select_ln16_1_fu_515 |    0    |    0    |    4    |
|          |  select_ln13_fu_529  |    0    |    0    |    5    |
|          |  select_ln26_fu_583  |    0    |    0    |    32   |
|          |  select_ln28_fu_674  |    0    |    0    |    32   |
|          | select_ln28_1_fu_766 |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|          |    or_ln26_fu_230    |    0    |    0    |    0    |
|          |    or_ln25_fu_324    |    0    |    0    |    2    |
|          |   or_ln25_1_fu_366   |    0    |    0    |    2    |
|          |   or_ln26_1_fu_384   |    0    |    0    |    2    |
|    or    |   or_ln26_2_fu_390   |    0    |    0    |    2    |
|          |   or_ln26_3_fu_410   |    0    |    0    |    0    |
|          |    or_ln28_fu_638    |    0    |    0    |    2    |
|          |   or_ln28_1_fu_656   |    0    |    0    |    2    |
|          |   or_ln28_2_fu_730   |    0    |    0    |    2    |
|          |   or_ln28_3_fu_748   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |   and_ln28_4_fu_300  |    0    |    0    |    2    |
|          |   and_ln28_5_fu_312  |    0    |    0    |    2    |
|          |    and_ln25_fu_372   |    0    |    0    |    2    |
|    and   |    and_ln28_fu_662   |    0    |    0    |    2    |
|          |   and_ln28_1_fu_668  |    0    |    0    |    2    |
|          |   and_ln28_2_fu_754  |    0    |    0    |    2    |
|          |   and_ln28_3_fu_760  |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln28_fu_288   |    0    |    0    |    2    |
|          |    xor_ln25_fu_360   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |    shl_ln25_fu_218   |    0    |    0    |    0    |
|    shl   |    shl_ln26_fu_224   |    0    |    0    |    0    |
|          |   shl_ln25_1_fu_338  |    0    |    0    |    0    |
|          |   shl_ln26_1_fu_404  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  zext_ln28_1_fu_276  |    0    |    0    |    0    |
|          |  zext_ln28_2_fu_464  |    0    |    0    |    0    |
|          |   zext_ln28_fu_537   |    0    |    0    |    0    |
|   zext   |   zext_ln35_fu_547   |    0    |    0    |    0    |
|          |  zext_ln28_3_fu_551  |    0    |    0    |    0    |
|          |  zext_ln35_1_fu_560  |    0    |    0    |    0    |
|          |  zext_ln35_2_fu_774  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  tmp_15_cast_fu_446  |    0    |    0    |    0    |
|bitconcatenate|  tmp_18_cast_fu_485  |    0    |    0    |    0    |
|          |      tmp_fu_540      |    0    |    0    |    0    |
|          |  tmp_20_cast_fu_569  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_1_fu_594     |    0    |    0    |    0    |
|partselect|     tmp_5_fu_612     |    0    |    0    |    0    |
|          |     tmp_7_fu_686     |    0    |    0    |    0    |
|          |     tmp_8_fu_704     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   trunc_ln28_fu_604  |    0    |    0    |    0    |
|   trunc  |  trunc_ln28_1_fu_622 |    0    |    0    |    0    |
|          |  trunc_ln28_2_fu_696 |    0    |    0    |    0    |
|          |  trunc_ln28_3_fu_714 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    0    |    0    |   608   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     add_ln10_reg_782    |    5   |
|    add_ln28_1_reg_815   |    7   |
|    add_ln35_1_reg_852   |    5   |
|       c_0_reg_175       |    2   |
|conv_1_out_addr_1_reg_836|    5   |
| conv_1_out_addr_reg_810 |    5   |
| conv_1_out_load_reg_841 |   32   |
|       f_0_reg_131       |    2   |
|    icmp_ln10_reg_778    |    1   |
|   icmp_ln20_1_reg_848   |    1   |
| indvar_flatten20_reg_142|    5   |
| indvar_flatten53_reg_120|    5   |
|  indvar_flatten_reg_164 |    4   |
|      max_0_reg_186      |   32   |
|      mpr_0_reg_198      |    2   |
|       mpr_reg_820       |    2   |
|    or_ln26_2_reg_799    |    1   |
|       r_0_reg_153       |    2   |
|   select_ln13_reg_831   |    5   |
|  select_ln16_1_reg_826  |    4   |
|   select_ln16_reg_804   |    2   |
|  select_ln25_2_reg_793  |    2   |
|  select_ln28_1_reg_857  |   32   |
|  select_ln28_3_reg_787  |    2   |
+-------------------------+--------+
|          Total          |   165  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_89 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_89 |  p2  |   2  |   0  |    0   ||    9    |
|   max_0_reg_186  |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   74   ||  3.549  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   608  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   27   |
|  Register |    -   |    -   |   165  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    3   |   165  |   635  |
+-----------+--------+--------+--------+--------+
