

================================================================
== Vivado HLS Report for 'optimizeCube'
================================================================
* Date:           Fri Jan  4 20:13:12 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Rubik_Cube_Layer_All
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  12.00|     5.645|        1.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|  6 ~ 10  |          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    278|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    175|
|Register         |        -|      -|      73|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      73|    453|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |i_V_2_fu_377_p2     |     +    |      0|  0|  15|           8|           2|
    |i_V_3_fu_384_p2     |     +    |      0|  0|  15|           8|           1|
    |i_V_fu_370_p2       |     +    |      0|  0|  15|           8|           1|
    |order_V_fu_314_p2   |     +    |      0|  0|  15|           8|           1|
    |r_V_10_fu_360_p2    |     +    |      0|  0|  15|           9|           2|
    |r_V_1_fu_210_p2     |     +    |      0|  0|  15|           5|           1|
    |r_V_2_fu_196_p2     |     +    |      0|  0|  15|           9|           1|
    |r_V_3_fu_254_p2     |     +    |      0|  0|  15|           5|           2|
    |r_V_4_fu_240_p2     |     +    |      0|  0|  15|           9|           1|
    |r_V_5_fu_280_p2     |     +    |      0|  0|  15|           9|           1|
    |r_V_6_fu_291_p2     |     +    |      0|  0|  15|           9|           2|
    |r_V_7_fu_301_p2     |     +    |      0|  0|  15|           9|           2|
    |r_V_8_fu_339_p2     |     +    |      0|  0|  15|           9|           1|
    |r_V_9_fu_350_p2     |     +    |      0|  0|  15|           9|           2|
    |grp_fu_145_p2       |   icmp   |      0|  0|   9|           4|           4|
    |grp_fu_151_p2       |   icmp   |      0|  0|   9|           4|           3|
    |grp_fu_156_p2       |   icmp   |      0|  0|   9|           4|           4|
    |tmp_67_fu_224_p2    |   icmp   |      0|  0|  11|           6|           6|
    |tmp_70_fu_264_p2    |   icmp   |      0|  0|  11|           5|           5|
    |tmp_fu_175_p2       |   icmp   |      0|  0|  11|           8|           8|
    |ap_condition_219    |    or    |      0|  0|   2|           1|           1|
    |ap_condition_241    |    or    |      0|  0|   2|           1|           1|
    |or_cond2_fu_270_p2  |    or    |      0|  0|   2|           1|           1|
    |or_cond_fu_230_p2   |    or    |      0|  0|   2|           1|           1|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0| 278|         149|          54|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  53|         12|    1|         12|
    |ap_phi_mux_t_V_1_phi_fu_136_p6  |  15|          3|    8|         24|
    |grp_fu_145_p0                   |  15|          3|    4|         12|
    |moves_V_address0                |  50|         11|    8|         88|
    |order_V_1_fu_32                 |   9|          2|    8|         16|
    |p_s_reg_121                     |   9|          2|    8|         16|
    |t_V_1_reg_133                   |  15|          3|    8|         24|
    |t_V_fu_28                       |   9|          2|    8|         16|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 175|         38|   53|        208|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |  11|   0|   11|          0|
    |lhs_V_4_cast_reg_457  |   8|   0|    9|          1|
    |lhs_V_5_cast_reg_490  |   8|   0|    9|          1|
    |moves_V_load_reg_417  |   4|   0|    4|          0|
    |or_cond2_reg_453      |   1|   0|    1|          0|
    |or_cond_reg_440       |   1|   0|    1|          0|
    |order_V_1_fu_32       |   8|   0|    8|          0|
    |p_s_reg_121           |   8|   0|    8|          0|
    |r_V_reg_427           |   1|   0|    1|          0|
    |t_V_1_reg_133         |   8|   0|    8|          0|
    |t_V_fu_28             |   8|   0|    8|          0|
    |tmp_73_reg_468        |   1|   0|    1|          0|
    |tmp_75_reg_477        |   1|   0|    1|          0|
    |tmp_77_reg_486        |   1|   0|    1|          0|
    |tmp_80_reg_501        |   1|   0|    1|          0|
    |tmp_82_reg_510        |   1|   0|    1|          0|
    |tmp_89_old_reg_436    |   1|   0|    1|          0|
    |tmp_93_old_reg_444    |   1|   0|    1|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 |  73|   0|   75|          2|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+---------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------+-----+-----+------------+---------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |  optimizeCube | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |  optimizeCube | return value |
|ap_start          |  in |    1| ap_ctrl_hs |  optimizeCube | return value |
|ap_done           | out |    1| ap_ctrl_hs |  optimizeCube | return value |
|ap_idle           | out |    1| ap_ctrl_hs |  optimizeCube | return value |
|ap_ready          | out |    1| ap_ctrl_hs |  optimizeCube | return value |
|ap_return         | out |    8| ap_ctrl_hs |  optimizeCube | return value |
|moveCounter_V     |  in |    8|   ap_none  | moveCounter_V |    pointer   |
|moves_V_address0  | out |    8|  ap_memory |    moves_V    |     array    |
|moves_V_ce0       | out |    1|  ap_memory |    moves_V    |     array    |
|moves_V_we0       | out |    1|  ap_memory |    moves_V    |     array    |
|moves_V_d0        | out |    4|  ap_memory |    moves_V    |     array    |
|moves_V_q0        |  in |    4|  ap_memory |    moves_V    |     array    |
+------------------+-----+-----+------------+---------------+--------------+

