# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:19:27 on May 30,2024
# vlog -reportprogress 300 ./userInput.sv 
# -- Compiling module userInput
# -- Compiling module userInput_testbench
# 
# Top level modules:
# 	userInput_testbench
# End time: 18:19:27 on May 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work userInput_testbench 
# Start time: 18:19:27 on May 30,2024
# Loading sv_std.std
# Loading work.userInput_testbench
# Loading work.userInput
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./userInput.sv(158)
#    Time: 3550 ps  Iteration: 1  Instance: /userInput_testbench
# Break in Module userInput_testbench at ./userInput.sv line 158
# End time: 18:22:44 on May 30,2024, Elapsed time: 0:03:17
# Errors: 0, Warnings: 0
