/**
 * \file IfxSmu_stdby_bf.h
 * \brief
 * \copyright Copyright (c) 2024 Infineon Technologies AG. All rights reserved.
 *
 *
 * Version: MC_ACE_A3G_HSI_SMU/V0.2.2.1.0
 * Specification: latest @ 2024-03-02 instance sheet @ MC_A3G_HWDDSOC_FUNCTIONAL_INSTANCE_SHEET/V13.2.1.1.0
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 *
 * Use of this file is subject to the terms of use agreed between (i) you or 
 * the company in which ordinary course of business you are acting and (ii) 
 * Infineon Technologies AG or its licensees. If and as long as no such 
 * terms of use are agreed, use of this file is subject to following:


 * Boost Software License - Version 1.0 - August 17th, 2003

 * Permission is hereby granted, free of charge, to any person or 
 * organization obtaining a copy of the software and accompanying 
 * documentation covered by this license (the "Software") to use, reproduce,
 * display, distribute, execute, and transmit the Software, and to prepare
 * derivative works of the Software, and to permit third-parties to whom the 
 * Software is furnished to do so, all subject to the following:

 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxSfr_Smu_stdby_Registers_BitfieldsMask Bitfields mask and offset
 * \ingroup IfxSfr_Smu_stdby_Registers
 * 
 */
#ifndef IFXSMU_STDBY_BF_H
#define IFXSMU_STDBY_BF_H 1

/******************************************************************************/

/******************************************************************************/

/** \addtogroup IfxSfr_Smu_stdby_Registers_BitfieldsMask
 * \{  */
/** \brief Length for Ifx_SMU_STDBY_MONBISTSTAT_Bits.TSTOK */
#define IFX_SMU_STDBY_MONBISTSTAT_TSTOK_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_MONBISTSTAT_Bits.TSTOK */
#define IFX_SMU_STDBY_MONBISTSTAT_TSTOK_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_MONBISTSTAT_Bits.TSTOK */
#define IFX_SMU_STDBY_MONBISTSTAT_TSTOK_OFF (0u)

/** \brief Length for Ifx_SMU_STDBY_MONBISTSTAT_Bits.TSTRUN */
#define IFX_SMU_STDBY_MONBISTSTAT_TSTRUN_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_MONBISTSTAT_Bits.TSTRUN */
#define IFX_SMU_STDBY_MONBISTSTAT_TSTRUN_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_MONBISTSTAT_Bits.TSTRUN */
#define IFX_SMU_STDBY_MONBISTSTAT_TSTRUN_OFF (2u)

/** \brief Length for Ifx_SMU_STDBY_MONBISTSTAT_Bits.TSTDONE */
#define IFX_SMU_STDBY_MONBISTSTAT_TSTDONE_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_MONBISTSTAT_Bits.TSTDONE */
#define IFX_SMU_STDBY_MONBISTSTAT_TSTDONE_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_MONBISTSTAT_Bits.TSTDONE */
#define IFX_SMU_STDBY_MONBISTSTAT_TSTDONE_OFF (3u)

/** \brief Length for Ifx_SMU_STDBY_MONBISTSTAT_Bits.PMSERR */
#define IFX_SMU_STDBY_MONBISTSTAT_PMSERR_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_MONBISTSTAT_Bits.PMSERR */
#define IFX_SMU_STDBY_MONBISTSTAT_PMSERR_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_MONBISTSTAT_Bits.PMSERR */
#define IFX_SMU_STDBY_MONBISTSTAT_PMSERR_OFF (4u)

/** \brief Length for Ifx_SMU_STDBY_MONBISTSTAT_Bits.SMUERR0 */
#define IFX_SMU_STDBY_MONBISTSTAT_SMUERR0_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_MONBISTSTAT_Bits.SMUERR0 */
#define IFX_SMU_STDBY_MONBISTSTAT_SMUERR0_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_MONBISTSTAT_Bits.SMUERR0 */
#define IFX_SMU_STDBY_MONBISTSTAT_SMUERR0_OFF (5u)

/** \brief Length for Ifx_SMU_STDBY_MONBISTSTAT_Bits.SMUERR1 */
#define IFX_SMU_STDBY_MONBISTSTAT_SMUERR1_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_MONBISTSTAT_Bits.SMUERR1 */
#define IFX_SMU_STDBY_MONBISTSTAT_SMUERR1_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_MONBISTSTAT_Bits.SMUERR1 */
#define IFX_SMU_STDBY_MONBISTSTAT_SMUERR1_OFF (6u)

/** \brief Length for Ifx_SMU_STDBY_MONBISTSTAT_Bits.SMUERR2 */
#define IFX_SMU_STDBY_MONBISTSTAT_SMUERR2_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_MONBISTSTAT_Bits.SMUERR2 */
#define IFX_SMU_STDBY_MONBISTSTAT_SMUERR2_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_MONBISTSTAT_Bits.SMUERR2 */
#define IFX_SMU_STDBY_MONBISTSTAT_SMUERR2_OFF (7u)

/** \brief Length for Ifx_SMU_STDBY_MONBISTSTAT_Bits.SMUERR3 */
#define IFX_SMU_STDBY_MONBISTSTAT_SMUERR3_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_MONBISTSTAT_Bits.SMUERR3 */
#define IFX_SMU_STDBY_MONBISTSTAT_SMUERR3_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_MONBISTSTAT_Bits.SMUERR3 */
#define IFX_SMU_STDBY_MONBISTSTAT_SMUERR3_OFF (8u)

/** \brief Length for Ifx_SMU_STDBY_MONBISTCTRL_Bits.TSTEN */
#define IFX_SMU_STDBY_MONBISTCTRL_TSTEN_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_MONBISTCTRL_Bits.TSTEN */
#define IFX_SMU_STDBY_MONBISTCTRL_TSTEN_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_MONBISTCTRL_Bits.TSTEN */
#define IFX_SMU_STDBY_MONBISTCTRL_TSTEN_OFF (0u)

/** \brief Length for Ifx_SMU_STDBY_MONBISTCTRL_Bits.TSTCLR */
#define IFX_SMU_STDBY_MONBISTCTRL_TSTCLR_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_MONBISTCTRL_Bits.TSTCLR */
#define IFX_SMU_STDBY_MONBISTCTRL_TSTCLR_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_MONBISTCTRL_Bits.TSTCLR */
#define IFX_SMU_STDBY_MONBISTCTRL_TSTCLR_OFF (1u)

/** \brief Length for Ifx_SMU_STDBY_MONBISTCTRL_Bits.BITPROT */
#define IFX_SMU_STDBY_MONBISTCTRL_BITPROT_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_MONBISTCTRL_Bits.BITPROT */
#define IFX_SMU_STDBY_MONBISTCTRL_BITPROT_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_MONBISTCTRL_Bits.BITPROT */
#define IFX_SMU_STDBY_MONBISTCTRL_BITPROT_OFF (30u)

/** \brief Length for Ifx_SMU_STDBY_CMDSTDBY_Bits.SMUEN */
#define IFX_SMU_STDBY_CMDSTDBY_SMUEN_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_CMDSTDBY_Bits.SMUEN */
#define IFX_SMU_STDBY_CMDSTDBY_SMUEN_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_CMDSTDBY_Bits.SMUEN */
#define IFX_SMU_STDBY_CMDSTDBY_SMUEN_OFF (0u)

/** \brief Length for Ifx_SMU_STDBY_CMDSTDBY_Bits.FSP0EN */
#define IFX_SMU_STDBY_CMDSTDBY_FSP0EN_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_CMDSTDBY_Bits.FSP0EN */
#define IFX_SMU_STDBY_CMDSTDBY_FSP0EN_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_CMDSTDBY_Bits.FSP0EN */
#define IFX_SMU_STDBY_CMDSTDBY_FSP0EN_OFF (1u)

/** \brief Length for Ifx_SMU_STDBY_CMDSTDBY_Bits.FSP1EN */
#define IFX_SMU_STDBY_CMDSTDBY_FSP1EN_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_CMDSTDBY_Bits.FSP1EN */
#define IFX_SMU_STDBY_CMDSTDBY_FSP1EN_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_CMDSTDBY_Bits.FSP1EN */
#define IFX_SMU_STDBY_CMDSTDBY_FSP1EN_OFF (2u)

/** \brief Length for Ifx_SMU_STDBY_CMDSTDBY_Bits.FSP2EN */
#define IFX_SMU_STDBY_CMDSTDBY_FSP2EN_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_CMDSTDBY_Bits.FSP2EN */
#define IFX_SMU_STDBY_CMDSTDBY_FSP2EN_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_CMDSTDBY_Bits.FSP2EN */
#define IFX_SMU_STDBY_CMDSTDBY_FSP2EN_OFF (3u)

/** \brief Length for Ifx_SMU_STDBY_CMDSTDBY_Bits.FSP3EN */
#define IFX_SMU_STDBY_CMDSTDBY_FSP3EN_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_CMDSTDBY_Bits.FSP3EN */
#define IFX_SMU_STDBY_CMDSTDBY_FSP3EN_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_CMDSTDBY_Bits.FSP3EN */
#define IFX_SMU_STDBY_CMDSTDBY_FSP3EN_OFF (4u)

/** \brief Length for Ifx_SMU_STDBY_CMDSTDBY_Bits.FSP0PD */
#define IFX_SMU_STDBY_CMDSTDBY_FSP0PD_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_CMDSTDBY_Bits.FSP0PD */
#define IFX_SMU_STDBY_CMDSTDBY_FSP0PD_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_CMDSTDBY_Bits.FSP0PD */
#define IFX_SMU_STDBY_CMDSTDBY_FSP0PD_OFF (5u)

/** \brief Length for Ifx_SMU_STDBY_CMDSTDBY_Bits.FSP1PD */
#define IFX_SMU_STDBY_CMDSTDBY_FSP1PD_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_CMDSTDBY_Bits.FSP1PD */
#define IFX_SMU_STDBY_CMDSTDBY_FSP1PD_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_CMDSTDBY_Bits.FSP1PD */
#define IFX_SMU_STDBY_CMDSTDBY_FSP1PD_OFF (6u)

/** \brief Length for Ifx_SMU_STDBY_CMDSTDBY_Bits.FSP2PD */
#define IFX_SMU_STDBY_CMDSTDBY_FSP2PD_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_CMDSTDBY_Bits.FSP2PD */
#define IFX_SMU_STDBY_CMDSTDBY_FSP2PD_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_CMDSTDBY_Bits.FSP2PD */
#define IFX_SMU_STDBY_CMDSTDBY_FSP2PD_OFF (7u)

/** \brief Length for Ifx_SMU_STDBY_CMDSTDBY_Bits.FSP3PD */
#define IFX_SMU_STDBY_CMDSTDBY_FSP3PD_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_CMDSTDBY_Bits.FSP3PD */
#define IFX_SMU_STDBY_CMDSTDBY_FSP3PD_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_CMDSTDBY_Bits.FSP3PD */
#define IFX_SMU_STDBY_CMDSTDBY_FSP3PD_OFF (8u)

/** \brief Length for Ifx_SMU_STDBY_CMDSTDBY_Bits.ASCE */
#define IFX_SMU_STDBY_CMDSTDBY_ASCE_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_CMDSTDBY_Bits.ASCE */
#define IFX_SMU_STDBY_CMDSTDBY_ASCE_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_CMDSTDBY_Bits.ASCE */
#define IFX_SMU_STDBY_CMDSTDBY_ASCE_OFF (9u)

/** \brief Length for Ifx_SMU_STDBY_CMDSTDBY_Bits.BITPROT */
#define IFX_SMU_STDBY_CMDSTDBY_BITPROT_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_CMDSTDBY_Bits.BITPROT */
#define IFX_SMU_STDBY_CMDSTDBY_BITPROT_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_CMDSTDBY_Bits.BITPROT */
#define IFX_SMU_STDBY_CMDSTDBY_BITPROT_OFF (30u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE0 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE0_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE0 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE0_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE0 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE0_OFF (0u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE1 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE1_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE1 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE1_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE1 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE1_OFF (1u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE2 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE2_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE2 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE2_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE2 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE2_OFF (2u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE3 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE3_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE3 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE3_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE3 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE3_OFF (3u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE4 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE4_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE4 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE4_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE4 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE4_OFF (4u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE5 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE5_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE5 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE5_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE5 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE5_OFF (5u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE6 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE6_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE6 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE6_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE6 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE6_OFF (6u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE7 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE7_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE7 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE7_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE7 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE7_OFF (7u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE8 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE8_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE8 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE8_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE8 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE8_OFF (8u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE9 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE9_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE9 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE9_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE9 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE9_OFF (9u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE10 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE10_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE10 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE10_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE10 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE10_OFF (10u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE11 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE11_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE11 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE11_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE11 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE11_OFF (11u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE12 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE12_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE12 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE12_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE12 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE12_OFF (12u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE13 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE13_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE13 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE13_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE13 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE13_OFF (13u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE14 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE14_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE14 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE14_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE14 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE14_OFF (14u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE15 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE15_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE15 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE15_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE15 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE15_OFF (15u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE16 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE16_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE16 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE16_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE16 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE16_OFF (16u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE17 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE17_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE17 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE17_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE17 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE17_OFF (17u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE18 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE18_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE18 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE18_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE18 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE18_OFF (18u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE19 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE19_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE19 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE19_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE19 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE19_OFF (19u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE20 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE20_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE20 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE20_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE20 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE20_OFF (20u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE21 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE21_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE21 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE21_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE21 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE21_OFF (21u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE22 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE22_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE22 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE22_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE22 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE22_OFF (22u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE23 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE23_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE23 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE23_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE23 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE23_OFF (23u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE24 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE24_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE24 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE24_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE24 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE24_OFF (24u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE25 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE25_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE25 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE25_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE25 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE25_OFF (25u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE26 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE26_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE26 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE26_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE26 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE26_OFF (26u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE27 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE27_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE27 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE27_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.FE27 */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_FE27_OFF (27u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.BITPROT */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_BITPROT_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.BITPROT */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_BITPROT_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP0_Bits.BITPROT */
#define IFX_SMU_STDBY_AGSTDBY_FSP0_BITPROT_OFF (30u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE0 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE0_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE0 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE0_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE0 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE0_OFF (0u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE1 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE1_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE1 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE1_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE1 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE1_OFF (1u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE2 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE2_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE2 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE2_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE2 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE2_OFF (2u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE3 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE3_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE3 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE3_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE3 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE3_OFF (3u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE4 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE4_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE4 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE4_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE4 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE4_OFF (4u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE5 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE5_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE5 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE5_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE5 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE5_OFF (5u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE6 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE6_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE6 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE6_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE6 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE6_OFF (6u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE7 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE7_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE7 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE7_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE7 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE7_OFF (7u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE8 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE8_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE8 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE8_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE8 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE8_OFF (8u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE9 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE9_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE9 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE9_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE9 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE9_OFF (9u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE10 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE10_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE10 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE10_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE10 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE10_OFF (10u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE11 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE11_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE11 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE11_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE11 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE11_OFF (11u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE12 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE12_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE12 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE12_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE12 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE12_OFF (12u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE13 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE13_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE13 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE13_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE13 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE13_OFF (13u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE14 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE14_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE14 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE14_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE14 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE14_OFF (14u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE15 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE15_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE15 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE15_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE15 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE15_OFF (15u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE16 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE16_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE16 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE16_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE16 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE16_OFF (16u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE17 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE17_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE17 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE17_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE17 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE17_OFF (17u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE18 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE18_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE18 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE18_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE18 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE18_OFF (18u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE19 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE19_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE19 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE19_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE19 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE19_OFF (19u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE20 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE20_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE20 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE20_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE20 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE20_OFF (20u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE21 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE21_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE21 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE21_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE21 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE21_OFF (21u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE22 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE22_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE22 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE22_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE22 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE22_OFF (22u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE23 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE23_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE23 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE23_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE23 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE23_OFF (23u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE24 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE24_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE24 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE24_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE24 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE24_OFF (24u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE25 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE25_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE25 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE25_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE25 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE25_OFF (25u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE26 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE26_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE26 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE26_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE26 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE26_OFF (26u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE27 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE27_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE27 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE27_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.FE27 */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_FE27_OFF (27u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.BITPROT */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_BITPROT_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.BITPROT */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_BITPROT_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP1_Bits.BITPROT */
#define IFX_SMU_STDBY_AGSTDBY_FSP1_BITPROT_OFF (30u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE0 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE0_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE0 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE0_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE0 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE0_OFF (0u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE1 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE1_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE1 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE1_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE1 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE1_OFF (1u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE2 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE2_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE2 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE2_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE2 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE2_OFF (2u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE3 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE3_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE3 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE3_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE3 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE3_OFF (3u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE4 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE4_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE4 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE4_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE4 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE4_OFF (4u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE5 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE5_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE5 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE5_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE5 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE5_OFF (5u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE6 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE6_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE6 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE6_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE6 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE6_OFF (6u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE7 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE7_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE7 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE7_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE7 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE7_OFF (7u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE8 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE8_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE8 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE8_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE8 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE8_OFF (8u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE9 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE9_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE9 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE9_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE9 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE9_OFF (9u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE10 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE10_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE10 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE10_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE10 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE10_OFF (10u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE11 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE11_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE11 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE11_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE11 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE11_OFF (11u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE12 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE12_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE12 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE12_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE12 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE12_OFF (12u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE13 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE13_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE13 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE13_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE13 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE13_OFF (13u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE14 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE14_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE14 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE14_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE14 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE14_OFF (14u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE15 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE15_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE15 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE15_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE15 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE15_OFF (15u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE16 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE16_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE16 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE16_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE16 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE16_OFF (16u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE17 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE17_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE17 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE17_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE17 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE17_OFF (17u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE18 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE18_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE18 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE18_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE18 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE18_OFF (18u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE19 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE19_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE19 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE19_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE19 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE19_OFF (19u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE20 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE20_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE20 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE20_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE20 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE20_OFF (20u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE21 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE21_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE21 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE21_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE21 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE21_OFF (21u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE22 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE22_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE22 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE22_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE22 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE22_OFF (22u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE23 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE23_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE23 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE23_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE23 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE23_OFF (23u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE24 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE24_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE24 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE24_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE24 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE24_OFF (24u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE25 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE25_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE25 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE25_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE25 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE25_OFF (25u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE26 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE26_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE26 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE26_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE26 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE26_OFF (26u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE27 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE27_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE27 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE27_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.FE27 */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_FE27_OFF (27u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.BITPROT */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_BITPROT_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.BITPROT */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_BITPROT_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP2_Bits.BITPROT */
#define IFX_SMU_STDBY_AGSTDBY_FSP2_BITPROT_OFF (30u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE0 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE0_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE0 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE0_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE0 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE0_OFF (0u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE1 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE1_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE1 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE1_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE1 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE1_OFF (1u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE2 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE2_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE2 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE2_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE2 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE2_OFF (2u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE3 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE3_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE3 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE3_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE3 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE3_OFF (3u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE4 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE4_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE4 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE4_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE4 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE4_OFF (4u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE5 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE5_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE5 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE5_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE5 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE5_OFF (5u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE6 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE6_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE6 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE6_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE6 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE6_OFF (6u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE7 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE7_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE7 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE7_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE7 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE7_OFF (7u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE8 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE8_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE8 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE8_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE8 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE8_OFF (8u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE9 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE9_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE9 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE9_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE9 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE9_OFF (9u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE10 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE10_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE10 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE10_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE10 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE10_OFF (10u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE11 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE11_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE11 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE11_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE11 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE11_OFF (11u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE12 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE12_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE12 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE12_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE12 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE12_OFF (12u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE13 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE13_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE13 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE13_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE13 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE13_OFF (13u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE14 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE14_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE14 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE14_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE14 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE14_OFF (14u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE15 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE15_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE15 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE15_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE15 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE15_OFF (15u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE16 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE16_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE16 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE16_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE16 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE16_OFF (16u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE17 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE17_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE17 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE17_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE17 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE17_OFF (17u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE18 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE18_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE18 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE18_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE18 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE18_OFF (18u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE19 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE19_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE19 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE19_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE19 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE19_OFF (19u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE20 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE20_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE20 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE20_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE20 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE20_OFF (20u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE21 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE21_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE21 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE21_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE21 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE21_OFF (21u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE22 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE22_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE22 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE22_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE22 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE22_OFF (22u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE23 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE23_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE23 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE23_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE23 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE23_OFF (23u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE24 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE24_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE24 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE24_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE24 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE24_OFF (24u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE25 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE25_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE25 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE25_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE25 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE25_OFF (25u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE26 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE26_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE26 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE26_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE26 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE26_OFF (26u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE27 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE27_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE27 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE27_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.FE27 */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_FE27_OFF (27u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.BITPROT */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_BITPROT_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.BITPROT */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_BITPROT_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_FSP3_Bits.BITPROT */
#define IFX_SMU_STDBY_AGSTDBY_FSP3_BITPROT_OFF (30u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF0 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF0_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF0 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF0_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF0 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF0_OFF (0u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF1 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF1_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF1 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF1_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF1 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF1_OFF (1u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF2 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF2_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF2 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF2_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF2 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF2_OFF (2u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF3 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF3_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF3 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF3_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF3 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF3_OFF (3u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF4 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF4_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF4 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF4_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF4 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF4_OFF (4u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF5 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF5_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF5 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF5_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF5 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF5_OFF (5u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF6 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF6_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF6 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF6_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF6 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF6_OFF (6u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF7 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF7_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF7 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF7_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF7 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF7_OFF (7u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF8 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF8_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF8 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF8_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF8 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF8_OFF (8u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF9 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF9_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF9 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF9_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF9 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF9_OFF (9u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF10 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF10_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF10 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF10_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF10 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF10_OFF (10u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF11 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF11_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF11 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF11_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF11 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF11_OFF (11u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF12 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF12_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF12 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF12_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF12 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF12_OFF (12u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF13 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF13_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF13 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF13_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF13 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF13_OFF (13u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF14 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF14_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF14 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF14_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF14 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF14_OFF (14u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF15 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF15_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF15 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF15_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF15 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF15_OFF (15u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF16 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF16_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF16 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF16_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF16 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF16_OFF (16u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF17 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF17_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF17 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF17_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF17 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF17_OFF (17u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF18 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF18_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF18 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF18_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF18 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF18_OFF (18u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF19 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF19_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF19 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF19_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF19 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF19_OFF (19u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF20 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF20_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF20 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF20_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF20 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF20_OFF (20u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF21 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF21_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF21 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF21_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF21 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF21_OFF (21u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF22 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF22_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF22 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF22_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF22 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF22_OFF (22u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF23 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF23_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF23 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF23_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF23 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF23_OFF (23u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF24 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF24_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF24 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF24_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF24 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF24_OFF (24u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF25 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF25_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF25 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF25_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF25 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF25_OFF (25u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF26 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF26_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF26 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF26_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF26 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF26_OFF (26u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF27 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF27_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF27 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF27_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.SF27 */
#define IFX_SMU_STDBY_AGSTDBY_STS_SF27_OFF (27u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.FSP0ERR */
#define IFX_SMU_STDBY_AGSTDBY_STS_FSP0ERR_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.FSP0ERR */
#define IFX_SMU_STDBY_AGSTDBY_STS_FSP0ERR_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.FSP0ERR */
#define IFX_SMU_STDBY_AGSTDBY_STS_FSP0ERR_OFF (28u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.FSP1ERR */
#define IFX_SMU_STDBY_AGSTDBY_STS_FSP1ERR_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.FSP1ERR */
#define IFX_SMU_STDBY_AGSTDBY_STS_FSP1ERR_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.FSP1ERR */
#define IFX_SMU_STDBY_AGSTDBY_STS_FSP1ERR_OFF (29u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.FSP2ERR */
#define IFX_SMU_STDBY_AGSTDBY_STS_FSP2ERR_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.FSP2ERR */
#define IFX_SMU_STDBY_AGSTDBY_STS_FSP2ERR_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.FSP2ERR */
#define IFX_SMU_STDBY_AGSTDBY_STS_FSP2ERR_OFF (30u)

/** \brief Length for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.FSP3ERR */
#define IFX_SMU_STDBY_AGSTDBY_STS_FSP3ERR_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.FSP3ERR */
#define IFX_SMU_STDBY_AGSTDBY_STS_FSP3ERR_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_AGSTDBY_STS_Bits.FSP3ERR */
#define IFX_SMU_STDBY_AGSTDBY_STS_FSP3ERR_OFF (31u)

/** \brief Length for Ifx_SMU_STDBY_PROT_Bits.STATE */
#define IFX_SMU_STDBY_PROT_STATE_LEN (3u)

/** \brief Mask for Ifx_SMU_STDBY_PROT_Bits.STATE */
#define IFX_SMU_STDBY_PROT_STATE_MSK (0x7u)

/** \brief Offset for Ifx_SMU_STDBY_PROT_Bits.STATE */
#define IFX_SMU_STDBY_PROT_STATE_OFF (0u)

/** \brief Length for Ifx_SMU_STDBY_PROT_Bits.SWEN */
#define IFX_SMU_STDBY_PROT_SWEN_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_PROT_Bits.SWEN */
#define IFX_SMU_STDBY_PROT_SWEN_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_PROT_Bits.SWEN */
#define IFX_SMU_STDBY_PROT_SWEN_OFF (3u)

/** \brief Length for Ifx_SMU_STDBY_PROT_Bits.VM */
#define IFX_SMU_STDBY_PROT_VM_LEN (3u)

/** \brief Mask for Ifx_SMU_STDBY_PROT_Bits.VM */
#define IFX_SMU_STDBY_PROT_VM_MSK (0x7u)

/** \brief Offset for Ifx_SMU_STDBY_PROT_Bits.VM */
#define IFX_SMU_STDBY_PROT_VM_OFF (16u)

/** \brief Length for Ifx_SMU_STDBY_PROT_Bits.VMEN */
#define IFX_SMU_STDBY_PROT_VMEN_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_PROT_Bits.VMEN */
#define IFX_SMU_STDBY_PROT_VMEN_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_PROT_Bits.VMEN */
#define IFX_SMU_STDBY_PROT_VMEN_OFF (19u)

/** \brief Length for Ifx_SMU_STDBY_PROT_Bits.PRS */
#define IFX_SMU_STDBY_PROT_PRS_LEN (3u)

/** \brief Mask for Ifx_SMU_STDBY_PROT_Bits.PRS */
#define IFX_SMU_STDBY_PROT_PRS_MSK (0x7u)

/** \brief Offset for Ifx_SMU_STDBY_PROT_Bits.PRS */
#define IFX_SMU_STDBY_PROT_PRS_OFF (20u)

/** \brief Length for Ifx_SMU_STDBY_PROT_Bits.PRSEN */
#define IFX_SMU_STDBY_PROT_PRSEN_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_PROT_Bits.PRSEN */
#define IFX_SMU_STDBY_PROT_PRSEN_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_PROT_Bits.PRSEN */
#define IFX_SMU_STDBY_PROT_PRSEN_OFF (23u)

/** \brief Length for Ifx_SMU_STDBY_PROT_Bits.TAGID */
#define IFX_SMU_STDBY_PROT_TAGID_LEN (6u)

/** \brief Mask for Ifx_SMU_STDBY_PROT_Bits.TAGID */
#define IFX_SMU_STDBY_PROT_TAGID_MSK (0x3fu)

/** \brief Offset for Ifx_SMU_STDBY_PROT_Bits.TAGID */
#define IFX_SMU_STDBY_PROT_TAGID_OFF (24u)

/** \brief Length for Ifx_SMU_STDBY_PROT_Bits.ODEF */
#define IFX_SMU_STDBY_PROT_ODEF_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_PROT_Bits.ODEF */
#define IFX_SMU_STDBY_PROT_ODEF_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_PROT_Bits.ODEF */
#define IFX_SMU_STDBY_PROT_ODEF_OFF (30u)

/** \brief Length for Ifx_SMU_STDBY_PROT_Bits.OWEN */
#define IFX_SMU_STDBY_PROT_OWEN_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_PROT_Bits.OWEN */
#define IFX_SMU_STDBY_PROT_OWEN_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_PROT_Bits.OWEN */
#define IFX_SMU_STDBY_PROT_OWEN_OFF (31u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN00 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN00_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN00 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN00_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN00 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN00_OFF (0u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN01 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN01_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN01 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN01_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN01 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN01_OFF (1u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN02 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN02_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN02 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN02_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN02 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN02_OFF (2u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN03 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN03_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN03 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN03_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN03 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN03_OFF (3u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN04 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN04_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN04 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN04_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN04 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN04_OFF (4u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN05 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN05_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN05 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN05_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN05 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN05_OFF (5u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN06 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN06_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN06 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN06_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN06 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN06_OFF (6u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN07 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN07_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN07 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN07_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN07 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN07_OFF (7u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN08 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN08_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN08 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN08_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN08 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN08_OFF (8u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN09 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN09_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN09 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN09_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN09 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN09_OFF (9u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN10 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN10_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN10 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN10_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN10 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN10_OFF (10u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN11 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN11_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN11 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN11_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN11 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN11_OFF (11u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN12 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN12_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN12 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN12_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN12 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN12_OFF (12u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN13 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN13_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN13 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN13_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN13 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN13_OFF (13u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN14 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN14_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN14 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN14_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN14 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN14_OFF (14u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN15 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN15_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN15 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN15_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN15 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN15_OFF (15u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN16 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN16_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN16 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN16_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN16 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN16_OFF (16u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN17 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN17_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN17 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN17_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN17 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN17_OFF (17u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN18 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN18_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN18 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN18_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN18 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN18_OFF (18u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN19 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN19_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN19 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN19_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN19 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN19_OFF (19u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN20 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN20_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN20 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN20_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN20 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN20_OFF (20u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN21 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN21_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN21 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN21_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN21 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN21_OFF (21u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN22 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN22_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN22 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN22_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN22 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN22_OFF (22u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN23 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN23_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN23 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN23_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN23 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN23_OFF (23u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN24 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN24_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN24 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN24_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN24 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN24_OFF (24u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN25 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN25_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN25 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN25_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN25 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN25_OFF (25u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN26 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN26_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN26 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN26_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN26 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN26_OFF (26u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN27 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN27_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN27 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN27_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN27 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN27_OFF (27u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN28 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN28_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN28 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN28_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN28 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN28_OFF (28u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN29 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN29_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN29 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN29_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN29 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN29_OFF (29u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN30 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN30_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN30 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN30_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN30 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN30_OFF (30u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN31 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN31_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN31 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN31_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_WRA_Bits.EN31 */
#define IFX_SMU_STDBY_ACCEN_WRA_EN31_OFF (31u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_WRB_FPI_Bits.EN32 */
#define IFX_SMU_STDBY_ACCEN_WRB_FPI_EN32_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_WRB_FPI_Bits.EN32 */
#define IFX_SMU_STDBY_ACCEN_WRB_FPI_EN32_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_WRB_FPI_Bits.EN32 */
#define IFX_SMU_STDBY_ACCEN_WRB_FPI_EN32_OFF (0u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_WRB_FPI_Bits.EN33 */
#define IFX_SMU_STDBY_ACCEN_WRB_FPI_EN33_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_WRB_FPI_Bits.EN33 */
#define IFX_SMU_STDBY_ACCEN_WRB_FPI_EN33_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_WRB_FPI_Bits.EN33 */
#define IFX_SMU_STDBY_ACCEN_WRB_FPI_EN33_OFF (1u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_WRB_FPI_Bits.EN34 */
#define IFX_SMU_STDBY_ACCEN_WRB_FPI_EN34_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_WRB_FPI_Bits.EN34 */
#define IFX_SMU_STDBY_ACCEN_WRB_FPI_EN34_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_WRB_FPI_Bits.EN34 */
#define IFX_SMU_STDBY_ACCEN_WRB_FPI_EN34_OFF (2u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_WRB_FPI_Bits.EN35 */
#define IFX_SMU_STDBY_ACCEN_WRB_FPI_EN35_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_WRB_FPI_Bits.EN35 */
#define IFX_SMU_STDBY_ACCEN_WRB_FPI_EN35_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_WRB_FPI_Bits.EN35 */
#define IFX_SMU_STDBY_ACCEN_WRB_FPI_EN35_OFF (3u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_WRB_FPI_Bits.EN36 */
#define IFX_SMU_STDBY_ACCEN_WRB_FPI_EN36_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_WRB_FPI_Bits.EN36 */
#define IFX_SMU_STDBY_ACCEN_WRB_FPI_EN36_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_WRB_FPI_Bits.EN36 */
#define IFX_SMU_STDBY_ACCEN_WRB_FPI_EN36_OFF (4u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_WRB_FPI_Bits.EN37 */
#define IFX_SMU_STDBY_ACCEN_WRB_FPI_EN37_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_WRB_FPI_Bits.EN37 */
#define IFX_SMU_STDBY_ACCEN_WRB_FPI_EN37_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_WRB_FPI_Bits.EN37 */
#define IFX_SMU_STDBY_ACCEN_WRB_FPI_EN37_OFF (5u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_WRB_FPI_Bits.EN38 */
#define IFX_SMU_STDBY_ACCEN_WRB_FPI_EN38_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_WRB_FPI_Bits.EN38 */
#define IFX_SMU_STDBY_ACCEN_WRB_FPI_EN38_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_WRB_FPI_Bits.EN38 */
#define IFX_SMU_STDBY_ACCEN_WRB_FPI_EN38_OFF (6u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_WRB_FPI_Bits.EN39 */
#define IFX_SMU_STDBY_ACCEN_WRB_FPI_EN39_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_WRB_FPI_Bits.EN39 */
#define IFX_SMU_STDBY_ACCEN_WRB_FPI_EN39_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_WRB_FPI_Bits.EN39 */
#define IFX_SMU_STDBY_ACCEN_WRB_FPI_EN39_OFF (7u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN00 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN00_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN00 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN00_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN00 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN00_OFF (0u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN01 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN01_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN01 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN01_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN01 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN01_OFF (1u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN02 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN02_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN02 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN02_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN02 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN02_OFF (2u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN03 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN03_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN03 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN03_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN03 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN03_OFF (3u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN04 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN04_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN04 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN04_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN04 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN04_OFF (4u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN05 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN05_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN05 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN05_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN05 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN05_OFF (5u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN06 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN06_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN06 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN06_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN06 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN06_OFF (6u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN07 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN07_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN07 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN07_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN07 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN07_OFF (7u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN08 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN08_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN08 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN08_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN08 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN08_OFF (8u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN09 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN09_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN09 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN09_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN09 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN09_OFF (9u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN10 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN10_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN10 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN10_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN10 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN10_OFF (10u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN11 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN11_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN11 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN11_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN11 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN11_OFF (11u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN12 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN12_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN12 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN12_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN12 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN12_OFF (12u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN13 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN13_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN13 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN13_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN13 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN13_OFF (13u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN14 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN14_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN14 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN14_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN14 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN14_OFF (14u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN15 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN15_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN15 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN15_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN15 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN15_OFF (15u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN16 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN16_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN16 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN16_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN16 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN16_OFF (16u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN17 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN17_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN17 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN17_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN17 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN17_OFF (17u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN18 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN18_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN18 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN18_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN18 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN18_OFF (18u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN19 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN19_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN19 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN19_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN19 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN19_OFF (19u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN20 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN20_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN20 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN20_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN20 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN20_OFF (20u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN21 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN21_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN21 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN21_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN21 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN21_OFF (21u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN22 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN22_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN22 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN22_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN22 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN22_OFF (22u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN23 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN23_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN23 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN23_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN23 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN23_OFF (23u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN24 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN24_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN24 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN24_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN24 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN24_OFF (24u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN25 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN25_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN25 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN25_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN25 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN25_OFF (25u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN26 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN26_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN26 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN26_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN26 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN26_OFF (26u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN27 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN27_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN27 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN27_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN27 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN27_OFF (27u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN28 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN28_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN28 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN28_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN28 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN28_OFF (28u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN29 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN29_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN29 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN29_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN29 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN29_OFF (29u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN30 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN30_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN30 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN30_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN30 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN30_OFF (30u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN31 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN31_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN31 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN31_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_RDA_Bits.EN31 */
#define IFX_SMU_STDBY_ACCEN_RDA_EN31_OFF (31u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_RDB_FPI_Bits.EN32 */
#define IFX_SMU_STDBY_ACCEN_RDB_FPI_EN32_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_RDB_FPI_Bits.EN32 */
#define IFX_SMU_STDBY_ACCEN_RDB_FPI_EN32_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_RDB_FPI_Bits.EN32 */
#define IFX_SMU_STDBY_ACCEN_RDB_FPI_EN32_OFF (0u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_RDB_FPI_Bits.EN33 */
#define IFX_SMU_STDBY_ACCEN_RDB_FPI_EN33_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_RDB_FPI_Bits.EN33 */
#define IFX_SMU_STDBY_ACCEN_RDB_FPI_EN33_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_RDB_FPI_Bits.EN33 */
#define IFX_SMU_STDBY_ACCEN_RDB_FPI_EN33_OFF (1u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_RDB_FPI_Bits.EN34 */
#define IFX_SMU_STDBY_ACCEN_RDB_FPI_EN34_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_RDB_FPI_Bits.EN34 */
#define IFX_SMU_STDBY_ACCEN_RDB_FPI_EN34_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_RDB_FPI_Bits.EN34 */
#define IFX_SMU_STDBY_ACCEN_RDB_FPI_EN34_OFF (2u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_RDB_FPI_Bits.EN35 */
#define IFX_SMU_STDBY_ACCEN_RDB_FPI_EN35_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_RDB_FPI_Bits.EN35 */
#define IFX_SMU_STDBY_ACCEN_RDB_FPI_EN35_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_RDB_FPI_Bits.EN35 */
#define IFX_SMU_STDBY_ACCEN_RDB_FPI_EN35_OFF (3u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_RDB_FPI_Bits.EN36 */
#define IFX_SMU_STDBY_ACCEN_RDB_FPI_EN36_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_RDB_FPI_Bits.EN36 */
#define IFX_SMU_STDBY_ACCEN_RDB_FPI_EN36_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_RDB_FPI_Bits.EN36 */
#define IFX_SMU_STDBY_ACCEN_RDB_FPI_EN36_OFF (4u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_RDB_FPI_Bits.EN37 */
#define IFX_SMU_STDBY_ACCEN_RDB_FPI_EN37_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_RDB_FPI_Bits.EN37 */
#define IFX_SMU_STDBY_ACCEN_RDB_FPI_EN37_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_RDB_FPI_Bits.EN37 */
#define IFX_SMU_STDBY_ACCEN_RDB_FPI_EN37_OFF (5u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_RDB_FPI_Bits.EN38 */
#define IFX_SMU_STDBY_ACCEN_RDB_FPI_EN38_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_RDB_FPI_Bits.EN38 */
#define IFX_SMU_STDBY_ACCEN_RDB_FPI_EN38_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_RDB_FPI_Bits.EN38 */
#define IFX_SMU_STDBY_ACCEN_RDB_FPI_EN38_OFF (6u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_RDB_FPI_Bits.EN39 */
#define IFX_SMU_STDBY_ACCEN_RDB_FPI_EN39_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_RDB_FPI_Bits.EN39 */
#define IFX_SMU_STDBY_ACCEN_RDB_FPI_EN39_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_RDB_FPI_Bits.EN39 */
#define IFX_SMU_STDBY_ACCEN_RDB_FPI_EN39_OFF (7u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_VM_Bits.RD00 */
#define IFX_SMU_STDBY_ACCEN_VM_RD00_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_VM_Bits.RD00 */
#define IFX_SMU_STDBY_ACCEN_VM_RD00_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_VM_Bits.RD00 */
#define IFX_SMU_STDBY_ACCEN_VM_RD00_OFF (0u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_VM_Bits.RD01 */
#define IFX_SMU_STDBY_ACCEN_VM_RD01_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_VM_Bits.RD01 */
#define IFX_SMU_STDBY_ACCEN_VM_RD01_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_VM_Bits.RD01 */
#define IFX_SMU_STDBY_ACCEN_VM_RD01_OFF (1u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_VM_Bits.RD02 */
#define IFX_SMU_STDBY_ACCEN_VM_RD02_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_VM_Bits.RD02 */
#define IFX_SMU_STDBY_ACCEN_VM_RD02_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_VM_Bits.RD02 */
#define IFX_SMU_STDBY_ACCEN_VM_RD02_OFF (2u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_VM_Bits.RD03 */
#define IFX_SMU_STDBY_ACCEN_VM_RD03_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_VM_Bits.RD03 */
#define IFX_SMU_STDBY_ACCEN_VM_RD03_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_VM_Bits.RD03 */
#define IFX_SMU_STDBY_ACCEN_VM_RD03_OFF (3u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_VM_Bits.RD04 */
#define IFX_SMU_STDBY_ACCEN_VM_RD04_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_VM_Bits.RD04 */
#define IFX_SMU_STDBY_ACCEN_VM_RD04_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_VM_Bits.RD04 */
#define IFX_SMU_STDBY_ACCEN_VM_RD04_OFF (4u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_VM_Bits.RD05 */
#define IFX_SMU_STDBY_ACCEN_VM_RD05_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_VM_Bits.RD05 */
#define IFX_SMU_STDBY_ACCEN_VM_RD05_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_VM_Bits.RD05 */
#define IFX_SMU_STDBY_ACCEN_VM_RD05_OFF (5u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_VM_Bits.RD06 */
#define IFX_SMU_STDBY_ACCEN_VM_RD06_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_VM_Bits.RD06 */
#define IFX_SMU_STDBY_ACCEN_VM_RD06_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_VM_Bits.RD06 */
#define IFX_SMU_STDBY_ACCEN_VM_RD06_OFF (6u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_VM_Bits.RD07 */
#define IFX_SMU_STDBY_ACCEN_VM_RD07_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_VM_Bits.RD07 */
#define IFX_SMU_STDBY_ACCEN_VM_RD07_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_VM_Bits.RD07 */
#define IFX_SMU_STDBY_ACCEN_VM_RD07_OFF (7u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_VM_Bits.WR00 */
#define IFX_SMU_STDBY_ACCEN_VM_WR00_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_VM_Bits.WR00 */
#define IFX_SMU_STDBY_ACCEN_VM_WR00_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_VM_Bits.WR00 */
#define IFX_SMU_STDBY_ACCEN_VM_WR00_OFF (16u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_VM_Bits.WR01 */
#define IFX_SMU_STDBY_ACCEN_VM_WR01_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_VM_Bits.WR01 */
#define IFX_SMU_STDBY_ACCEN_VM_WR01_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_VM_Bits.WR01 */
#define IFX_SMU_STDBY_ACCEN_VM_WR01_OFF (17u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_VM_Bits.WR02 */
#define IFX_SMU_STDBY_ACCEN_VM_WR02_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_VM_Bits.WR02 */
#define IFX_SMU_STDBY_ACCEN_VM_WR02_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_VM_Bits.WR02 */
#define IFX_SMU_STDBY_ACCEN_VM_WR02_OFF (18u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_VM_Bits.WR03 */
#define IFX_SMU_STDBY_ACCEN_VM_WR03_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_VM_Bits.WR03 */
#define IFX_SMU_STDBY_ACCEN_VM_WR03_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_VM_Bits.WR03 */
#define IFX_SMU_STDBY_ACCEN_VM_WR03_OFF (19u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_VM_Bits.WR04 */
#define IFX_SMU_STDBY_ACCEN_VM_WR04_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_VM_Bits.WR04 */
#define IFX_SMU_STDBY_ACCEN_VM_WR04_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_VM_Bits.WR04 */
#define IFX_SMU_STDBY_ACCEN_VM_WR04_OFF (20u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_VM_Bits.WR05 */
#define IFX_SMU_STDBY_ACCEN_VM_WR05_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_VM_Bits.WR05 */
#define IFX_SMU_STDBY_ACCEN_VM_WR05_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_VM_Bits.WR05 */
#define IFX_SMU_STDBY_ACCEN_VM_WR05_OFF (21u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_VM_Bits.WR06 */
#define IFX_SMU_STDBY_ACCEN_VM_WR06_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_VM_Bits.WR06 */
#define IFX_SMU_STDBY_ACCEN_VM_WR06_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_VM_Bits.WR06 */
#define IFX_SMU_STDBY_ACCEN_VM_WR06_OFF (22u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_VM_Bits.WR07 */
#define IFX_SMU_STDBY_ACCEN_VM_WR07_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_VM_Bits.WR07 */
#define IFX_SMU_STDBY_ACCEN_VM_WR07_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_VM_Bits.WR07 */
#define IFX_SMU_STDBY_ACCEN_VM_WR07_OFF (23u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_PRS_Bits.RD00 */
#define IFX_SMU_STDBY_ACCEN_PRS_RD00_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_PRS_Bits.RD00 */
#define IFX_SMU_STDBY_ACCEN_PRS_RD00_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_PRS_Bits.RD00 */
#define IFX_SMU_STDBY_ACCEN_PRS_RD00_OFF (0u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_PRS_Bits.RD01 */
#define IFX_SMU_STDBY_ACCEN_PRS_RD01_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_PRS_Bits.RD01 */
#define IFX_SMU_STDBY_ACCEN_PRS_RD01_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_PRS_Bits.RD01 */
#define IFX_SMU_STDBY_ACCEN_PRS_RD01_OFF (1u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_PRS_Bits.RD02 */
#define IFX_SMU_STDBY_ACCEN_PRS_RD02_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_PRS_Bits.RD02 */
#define IFX_SMU_STDBY_ACCEN_PRS_RD02_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_PRS_Bits.RD02 */
#define IFX_SMU_STDBY_ACCEN_PRS_RD02_OFF (2u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_PRS_Bits.RD03 */
#define IFX_SMU_STDBY_ACCEN_PRS_RD03_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_PRS_Bits.RD03 */
#define IFX_SMU_STDBY_ACCEN_PRS_RD03_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_PRS_Bits.RD03 */
#define IFX_SMU_STDBY_ACCEN_PRS_RD03_OFF (3u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_PRS_Bits.RD04 */
#define IFX_SMU_STDBY_ACCEN_PRS_RD04_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_PRS_Bits.RD04 */
#define IFX_SMU_STDBY_ACCEN_PRS_RD04_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_PRS_Bits.RD04 */
#define IFX_SMU_STDBY_ACCEN_PRS_RD04_OFF (4u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_PRS_Bits.RD05 */
#define IFX_SMU_STDBY_ACCEN_PRS_RD05_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_PRS_Bits.RD05 */
#define IFX_SMU_STDBY_ACCEN_PRS_RD05_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_PRS_Bits.RD05 */
#define IFX_SMU_STDBY_ACCEN_PRS_RD05_OFF (5u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_PRS_Bits.RD06 */
#define IFX_SMU_STDBY_ACCEN_PRS_RD06_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_PRS_Bits.RD06 */
#define IFX_SMU_STDBY_ACCEN_PRS_RD06_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_PRS_Bits.RD06 */
#define IFX_SMU_STDBY_ACCEN_PRS_RD06_OFF (6u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_PRS_Bits.RD07 */
#define IFX_SMU_STDBY_ACCEN_PRS_RD07_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_PRS_Bits.RD07 */
#define IFX_SMU_STDBY_ACCEN_PRS_RD07_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_PRS_Bits.RD07 */
#define IFX_SMU_STDBY_ACCEN_PRS_RD07_OFF (7u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_PRS_Bits.WR00 */
#define IFX_SMU_STDBY_ACCEN_PRS_WR00_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_PRS_Bits.WR00 */
#define IFX_SMU_STDBY_ACCEN_PRS_WR00_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_PRS_Bits.WR00 */
#define IFX_SMU_STDBY_ACCEN_PRS_WR00_OFF (16u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_PRS_Bits.WR01 */
#define IFX_SMU_STDBY_ACCEN_PRS_WR01_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_PRS_Bits.WR01 */
#define IFX_SMU_STDBY_ACCEN_PRS_WR01_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_PRS_Bits.WR01 */
#define IFX_SMU_STDBY_ACCEN_PRS_WR01_OFF (17u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_PRS_Bits.WR02 */
#define IFX_SMU_STDBY_ACCEN_PRS_WR02_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_PRS_Bits.WR02 */
#define IFX_SMU_STDBY_ACCEN_PRS_WR02_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_PRS_Bits.WR02 */
#define IFX_SMU_STDBY_ACCEN_PRS_WR02_OFF (18u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_PRS_Bits.WR03 */
#define IFX_SMU_STDBY_ACCEN_PRS_WR03_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_PRS_Bits.WR03 */
#define IFX_SMU_STDBY_ACCEN_PRS_WR03_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_PRS_Bits.WR03 */
#define IFX_SMU_STDBY_ACCEN_PRS_WR03_OFF (19u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_PRS_Bits.WR04 */
#define IFX_SMU_STDBY_ACCEN_PRS_WR04_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_PRS_Bits.WR04 */
#define IFX_SMU_STDBY_ACCEN_PRS_WR04_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_PRS_Bits.WR04 */
#define IFX_SMU_STDBY_ACCEN_PRS_WR04_OFF (20u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_PRS_Bits.WR05 */
#define IFX_SMU_STDBY_ACCEN_PRS_WR05_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_PRS_Bits.WR05 */
#define IFX_SMU_STDBY_ACCEN_PRS_WR05_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_PRS_Bits.WR05 */
#define IFX_SMU_STDBY_ACCEN_PRS_WR05_OFF (21u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_PRS_Bits.WR06 */
#define IFX_SMU_STDBY_ACCEN_PRS_WR06_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_PRS_Bits.WR06 */
#define IFX_SMU_STDBY_ACCEN_PRS_WR06_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_PRS_Bits.WR06 */
#define IFX_SMU_STDBY_ACCEN_PRS_WR06_OFF (22u)

/** \brief Length for Ifx_SMU_STDBY_ACCEN_PRS_Bits.WR07 */
#define IFX_SMU_STDBY_ACCEN_PRS_WR07_LEN (1u)

/** \brief Mask for Ifx_SMU_STDBY_ACCEN_PRS_Bits.WR07 */
#define IFX_SMU_STDBY_ACCEN_PRS_WR07_MSK (0x1u)

/** \brief Offset for Ifx_SMU_STDBY_ACCEN_PRS_Bits.WR07 */
#define IFX_SMU_STDBY_ACCEN_PRS_WR07_OFF (23u)

/** \}  */

/******************************************************************************/

/******************************************************************************/

#endif /* IFXSMU_STDBY_BF_H */
