
*** Running vivado
    with args -log design_1.vds -m64 -mode batch -messageDb vivado.pb -notrace -source design_1.tcl


****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source design_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/vivado_hls/Le_3/solution1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/vivado_hls/final_le/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
Command: synth_design -top design_1 -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 322.516 ; gain = 110.711
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1' [F:/Users/project_8/project_8.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'GND' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3854]
INFO: [Synth 8-256] done synthesizing module 'GND' (1#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:3854]
INFO: [Synth 8-638] synthesizing module 'VCC' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:35496]
INFO: [Synth 8-256] done synthesizing module 'VCC' (2#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:35496]
INFO: [Synth 8-638] synthesizing module 'design_1_dateport_0_2' [f:/Users/project_8/project_8.srcs/sources_1/bd/design_1/ip/design_1_dateport_0_2/synth/design_1_dateport_0_2.v:57]
INFO: [Synth 8-638] synthesizing module 'dateport' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport.v:12]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport.v:182]
INFO: [Synth 8-638] synthesizing module 'dateport_input_img' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_input_img.v:61]
INFO: [Synth 8-638] synthesizing module 'dateport_input_img_ram' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_input_img.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_input_img.v:25]
INFO: [Synth 8-3876] $readmem data file './dateport_input_img_ram.dat' is read successfully [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_input_img.v:28]
INFO: [Synth 8-256] done synthesizing module 'dateport_input_img_ram' (3#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_input_img.v:9]
INFO: [Synth 8-256] done synthesizing module 'dateport_input_img' (4#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_input_img.v:61]
INFO: [Synth 8-638] synthesizing module 'dateport_C1_v' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C1_v.v:61]
INFO: [Synth 8-638] synthesizing module 'dateport_C1_v_ram' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C1_v.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C1_v.v:25]
INFO: [Synth 8-3876] $readmem data file './dateport_C1_v_ram.dat' is read successfully [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C1_v.v:28]
INFO: [Synth 8-256] done synthesizing module 'dateport_C1_v_ram' (5#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C1_v.v:9]
INFO: [Synth 8-256] done synthesizing module 'dateport_C1_v' (6#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C1_v.v:61]
INFO: [Synth 8-638] synthesizing module 'dateport_C1_bias' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C1_bias.v:49]
INFO: [Synth 8-638] synthesizing module 'dateport_C1_bias_ram' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C1_bias.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C1_bias.v:22]
INFO: [Synth 8-3876] $readmem data file './dateport_C1_bias_ram.dat' is read successfully [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C1_bias.v:25]
INFO: [Synth 8-256] done synthesizing module 'dateport_C1_bias_ram' (7#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C1_bias.v:9]
INFO: [Synth 8-256] done synthesizing module 'dateport_C1_bias' (8#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C1_bias.v:49]
INFO: [Synth 8-638] synthesizing module 'dateport_C1_mapData' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C1_mapData.v:61]
INFO: [Synth 8-638] synthesizing module 'dateport_C1_mapData_ram' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C1_mapData.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C1_mapData.v:25]
INFO: [Synth 8-3876] $readmem data file './dateport_C1_mapData_ram.dat' is read successfully [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C1_mapData.v:28]
INFO: [Synth 8-256] done synthesizing module 'dateport_C1_mapData_ram' (9#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C1_mapData.v:9]
INFO: [Synth 8-256] done synthesizing module 'dateport_C1_mapData' (10#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C1_mapData.v:61]
INFO: [Synth 8-638] synthesizing module 'dateport_S2_y' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_S2_y.v:61]
INFO: [Synth 8-638] synthesizing module 'dateport_S2_y_ram' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_S2_y.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_S2_y.v:25]
INFO: [Synth 8-3876] $readmem data file './dateport_S2_y_ram.dat' is read successfully [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_S2_y.v:28]
INFO: [Synth 8-256] done synthesizing module 'dateport_S2_y_ram' (11#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_S2_y.v:9]
INFO: [Synth 8-256] done synthesizing module 'dateport_S2_y' (12#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_S2_y.v:61]
INFO: [Synth 8-638] synthesizing module 'dateport_C3_mapData' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C3_mapData.v:61]
INFO: [Synth 8-638] synthesizing module 'dateport_C3_mapData_ram' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C3_mapData.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C3_mapData.v:25]
INFO: [Synth 8-3876] $readmem data file './dateport_C3_mapData_ram.dat' is read successfully [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C3_mapData.v:28]
INFO: [Synth 8-256] done synthesizing module 'dateport_C3_mapData_ram' (13#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C3_mapData.v:9]
INFO: [Synth 8-256] done synthesizing module 'dateport_C3_mapData' (14#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C3_mapData.v:61]
INFO: [Synth 8-638] synthesizing module 'dateport_C3_bias' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C3_bias.v:49]
INFO: [Synth 8-638] synthesizing module 'dateport_C3_bias_ram' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C3_bias.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C3_bias.v:22]
INFO: [Synth 8-3876] $readmem data file './dateport_C3_bias_ram.dat' is read successfully [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C3_bias.v:25]
INFO: [Synth 8-256] done synthesizing module 'dateport_C3_bias_ram' (15#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C3_bias.v:9]
INFO: [Synth 8-256] done synthesizing module 'dateport_C3_bias' (16#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C3_bias.v:49]
INFO: [Synth 8-638] synthesizing module 'dateport_C3_y' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C3_y.v:61]
INFO: [Synth 8-638] synthesizing module 'dateport_C3_y_ram' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C3_y.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C3_y.v:25]
INFO: [Synth 8-3876] $readmem data file './dateport_C3_y_ram.dat' is read successfully [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C3_y.v:28]
INFO: [Synth 8-256] done synthesizing module 'dateport_C3_y_ram' (17#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C3_y.v:9]
INFO: [Synth 8-256] done synthesizing module 'dateport_C3_y' (18#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C3_y.v:61]
INFO: [Synth 8-638] synthesizing module 'dateport_S4_y' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_S4_y.v:61]
INFO: [Synth 8-638] synthesizing module 'dateport_S4_y_ram' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_S4_y.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_S4_y.v:25]
INFO: [Synth 8-3876] $readmem data file './dateport_S4_y_ram.dat' is read successfully [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_S4_y.v:28]
INFO: [Synth 8-256] done synthesizing module 'dateport_S4_y_ram' (19#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_S4_y.v:9]
INFO: [Synth 8-256] done synthesizing module 'dateport_S4_y' (20#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_S4_y.v:61]
INFO: [Synth 8-638] synthesizing module 'dateport_C5_v' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C5_v.v:49]
INFO: [Synth 8-638] synthesizing module 'dateport_C5_v_ram' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C5_v.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C5_v.v:22]
INFO: [Synth 8-3876] $readmem data file './dateport_C5_v_ram.dat' is read successfully [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C5_v.v:25]
INFO: [Synth 8-256] done synthesizing module 'dateport_C5_v_ram' (21#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C5_v.v:9]
INFO: [Synth 8-256] done synthesizing module 'dateport_C5_v' (22#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C5_v.v:49]
INFO: [Synth 8-638] synthesizing module 'dateport_C5_mapData' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C5_mapData.v:61]
INFO: [Synth 8-638] synthesizing module 'dateport_C5_mapData_ram' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C5_mapData.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C5_mapData.v:25]
INFO: [Synth 8-3876] $readmem data file './dateport_C5_mapData_ram.dat' is read successfully [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C5_mapData.v:28]
INFO: [Synth 8-256] done synthesizing module 'dateport_C5_mapData_ram' (23#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C5_mapData.v:9]
INFO: [Synth 8-256] done synthesizing module 'dateport_C5_mapData' (24#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C5_mapData.v:61]
INFO: [Synth 8-638] synthesizing module 'dateport_output_wei' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_output_wei.v:49]
INFO: [Synth 8-638] synthesizing module 'dateport_output_wei_ram' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_output_wei.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_output_wei.v:22]
INFO: [Synth 8-3876] $readmem data file './dateport_output_wei_ram.dat' is read successfully [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_output_wei.v:25]
INFO: [Synth 8-256] done synthesizing module 'dateport_output_wei_ram' (25#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_output_wei.v:9]
INFO: [Synth 8-256] done synthesizing module 'dateport_output_wei' (26#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_output_wei.v:49]
INFO: [Synth 8-638] synthesizing module 'dateport_O_layer_output_v' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_O_layer_output_v.v:49]
INFO: [Synth 8-638] synthesizing module 'dateport_O_layer_output_v_ram' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_O_layer_output_v.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_O_layer_output_v.v:22]
INFO: [Synth 8-3876] $readmem data file './dateport_O_layer_output_v_ram.dat' is read successfully [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_O_layer_output_v.v:25]
INFO: [Synth 8-256] done synthesizing module 'dateport_O_layer_output_v_ram' (27#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_O_layer_output_v.v:9]
INFO: [Synth 8-256] done synthesizing module 'dateport_O_layer_output_v' (28#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_O_layer_output_v.v:49]
INFO: [Synth 8-638] synthesizing module 'dateport_resid' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_resid.v:43]
INFO: [Synth 8-638] synthesizing module 'dateport_resid_rom' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_resid.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_resid.v:21]
INFO: [Synth 8-3876] $readmem data file './dateport_resid_rom.dat' is read successfully [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_resid.v:24]
INFO: [Synth 8-256] done synthesizing module 'dateport_resid_rom' (29#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_resid.v:9]
INFO: [Synth 8-256] done synthesizing module 'dateport_resid' (30#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_resid.v:43]
INFO: [Synth 8-638] synthesizing module 'dateport_S4_d' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_S4_d.v:69]
INFO: [Synth 8-638] synthesizing module 'dateport_S4_d_ram' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_S4_d.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_S4_d.v:27]
INFO: [Synth 8-3876] $readmem data file './dateport_S4_d_ram.dat' is read successfully [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_S4_d.v:30]
INFO: [Synth 8-256] done synthesizing module 'dateport_S4_d_ram' (31#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_S4_d.v:9]
INFO: [Synth 8-256] done synthesizing module 'dateport_S4_d' (32#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_S4_d.v:69]
INFO: [Synth 8-638] synthesizing module 'dateport_C3_d' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C3_d.v:69]
INFO: [Synth 8-638] synthesizing module 'dateport_C3_d_ram' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C3_d.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C3_d.v:27]
INFO: [Synth 8-3876] $readmem data file './dateport_C3_d_ram.dat' is read successfully [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C3_d.v:30]
INFO: [Synth 8-256] done synthesizing module 'dateport_C3_d_ram' (33#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C3_d.v:9]
INFO: [Synth 8-256] done synthesizing module 'dateport_C3_d' (34#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C3_d.v:69]
INFO: [Synth 8-638] synthesizing module 'dateport_S2_d' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_S2_d.v:49]
INFO: [Synth 8-638] synthesizing module 'dateport_S2_d_ram' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_S2_d.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_S2_d.v:22]
INFO: [Synth 8-3876] $readmem data file './dateport_S2_d_ram.dat' is read successfully [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_S2_d.v:25]
INFO: [Synth 8-256] done synthesizing module 'dateport_S2_d_ram' (35#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_S2_d.v:9]
INFO: [Synth 8-256] done synthesizing module 'dateport_S2_d' (36#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_S2_d.v:49]
INFO: [Synth 8-638] synthesizing module 'dateport_C1_d' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C1_d.v:69]
INFO: [Synth 8-638] synthesizing module 'dateport_C1_d_ram' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C1_d.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C1_d.v:27]
INFO: [Synth 8-3876] $readmem data file './dateport_C1_d_ram.dat' is read successfully [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C1_d.v:30]
INFO: [Synth 8-256] done synthesizing module 'dateport_C1_d_ram' (37#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C1_d.v:9]
INFO: [Synth 8-256] done synthesizing module 'dateport_C1_d' (38#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C1_d.v:69]
INFO: [Synth 8-638] synthesizing module 'dateport_C1_dmapData' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C1_dmapData.v:49]
INFO: [Synth 8-638] synthesizing module 'dateport_C1_dmapData_ram' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C1_dmapData.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C1_dmapData.v:22]
INFO: [Synth 8-3876] $readmem data file './dateport_C1_dmapData_ram.dat' is read successfully [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C1_dmapData.v:25]
INFO: [Synth 8-256] done synthesizing module 'dateport_C1_dmapData_ram' (39#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C1_dmapData.v:9]
INFO: [Synth 8-256] done synthesizing module 'dateport_C1_dmapData' (40#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C1_dmapData.v:49]
INFO: [Synth 8-638] synthesizing module 'dateport_C3_dmapData' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C3_dmapData.v:65]
INFO: [Synth 8-638] synthesizing module 'dateport_C3_dmapData_ram' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C3_dmapData.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C3_dmapData.v:26]
INFO: [Synth 8-3876] $readmem data file './dateport_C3_dmapData_ram.dat' is read successfully [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C3_dmapData.v:29]
INFO: [Synth 8-256] done synthesizing module 'dateport_C3_dmapData_ram' (41#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C3_dmapData.v:9]
INFO: [Synth 8-256] done synthesizing module 'dateport_C3_dmapData' (42#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C3_dmapData.v:65]
INFO: [Synth 8-638] synthesizing module 'dateport_C5_dmapData' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C5_dmapData.v:49]
INFO: [Synth 8-638] synthesizing module 'dateport_C5_dmapData_ram' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C5_dmapData.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C5_dmapData.v:22]
INFO: [Synth 8-3876] $readmem data file './dateport_C5_dmapData_ram.dat' is read successfully [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C5_dmapData.v:25]
INFO: [Synth 8-256] done synthesizing module 'dateport_C5_dmapData_ram' (43#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C5_dmapData.v:9]
INFO: [Synth 8-256] done synthesizing module 'dateport_C5_dmapData' (44#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C5_dmapData.v:49]
INFO: [Synth 8-638] synthesizing module 'dateport_output_dwei' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_output_dwei.v:49]
INFO: [Synth 8-638] synthesizing module 'dateport_output_dwei_ram' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_output_dwei.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_output_dwei.v:22]
INFO: [Synth 8-3876] $readmem data file './dateport_output_dwei_ram.dat' is read successfully [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_output_dwei.v:25]
INFO: [Synth 8-256] done synthesizing module 'dateport_output_dwei_ram' (45#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_output_dwei.v:9]
INFO: [Synth 8-256] done synthesizing module 'dateport_output_dwei' (46#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_output_dwei.v:49]
INFO: [Synth 8-638] synthesizing module 'dateport_AXILiteS_s_axi' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_AXILiteS_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_AXILiteS_s_axi.v:238]
INFO: [Synth 8-256] done synthesizing module 'dateport_AXILiteS_s_axi' (47#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_AXILiteS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'dateport_update_C1' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C1.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C1.v:349]
INFO: [Synth 8-638] synthesizing module 'dateport_update_C1_tmp' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C1_tmp.v:46]
INFO: [Synth 8-638] synthesizing module 'dateport_update_C1_tmp_ram' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C1_tmp.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C1_tmp.v:22]
INFO: [Synth 8-256] done synthesizing module 'dateport_update_C1_tmp_ram' (48#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C1_tmp.v:9]
INFO: [Synth 8-256] done synthesizing module 'dateport_update_C1_tmp' (49#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C1_tmp.v:46]
INFO: [Synth 8-638] synthesizing module 'dateport_fadd_32ns_32ns_32_5_full_dsp' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_fadd_32ns_32ns_32_5_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'dateport_ap_fadd_3_full_dsp_32' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/ip/dateport_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_0' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:84914' bound to instance 'U0' of component 'floating_point_v7_0' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/ip/dateport_ap_fadd_3_full_dsp_32.vhd:195]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:85030]
INFO: [Synth 8-3491] module 'floating_point_v7_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83254' bound to instance 'i_synth' of component 'floating_point_v7_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:85039]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83382]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:6990]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:12217]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:7079]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:12551]
INFO: [Synth 8-3919] null assignment ignored [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-3919] null assignment ignored [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv' (50#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'flt_add' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:55914]
INFO: [Synth 8-638] synthesizing module 'flt_add_dsp' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:51328]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1' (50#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay' (51#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'align_add_dsp48e1_sgl' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:36685]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized0' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized3' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized3' (51#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized0' (51#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized1' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized5' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized5' (51#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized1' (51#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28092]
INFO: [Synth 8-638] synthesizing module 'carry_chain' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized2' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized7' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized7' (51#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized2' (51#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain' (52#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im does not have driver. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28087]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im' (53#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28092]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized0' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27500]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized3' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized9' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized9' (53#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized3' (53#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized0' (53#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized4' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized11' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized11' (53#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized4' (53#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized5' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized13' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized13' (53#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized5' (53#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized6' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized15' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized15' (53#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized6' (53#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized7' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized17' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized17' (53#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized7' (53#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized8' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized19' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized19' (53#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized8' (53#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized9' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized21' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized21' (53#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized9' (53#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized10' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized23' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized23' (53#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized10' (53#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized11' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized25' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized25' (53#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized11' (53#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized12' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized27' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized27' (53#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized12' (53#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized13' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized29' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized29' (53#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized13' (53#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized14' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized31' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized31' (53#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized14' (53#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized15' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized33' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized33' (53#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized15' (53#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized16' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized35' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized35' (53#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized16' (53#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized17' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized37' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized37' (53#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized17' (53#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:32429]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper' (54#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized18' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized39' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized39' (54#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized18' (54#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized19' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized41' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized41' (54#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized19' (54#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized20' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized43' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized43' (54#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized20' (54#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized21' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized45' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized45' (54#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized21' (54#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized22' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized47' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized47' (54#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized22' (54#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'align_add_dsp48e1_sgl' (55#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:36685]
INFO: [Synth 8-638] synthesizing module 'norm_and_round_dsp48e1_sgl' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:35570]
INFO: [Synth 8-638] synthesizing module 'lead_zero_encode_shift' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:31775]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized23' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized49' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized49' (55#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized23' (55#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:31833]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:31833]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:31833]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:31833]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:31833]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:31833]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:31833]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:31833]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized24' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized51' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized51' (55#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized24' (55#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:31931]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:31943]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:31931]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:31943]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:31931]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:31943]
INFO: [Synth 8-113] binding component instance 'LSB' to cell 'LUT5' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:31931]
INFO: [Synth 8-113] binding component instance 'MSB' to cell 'LUT5' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:31943]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized25' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized53' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized53' (55#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized25' (55#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized26' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized55' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized55' (55#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized26' (55#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'lead_zero_encode_shift' (56#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:31775]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized27' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized57' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized57' (56#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized27' (56#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized28' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized59' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized59' (56#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized28' (56#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized29' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized61' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized61' (56#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized29' (56#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized30' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized63' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized63' (56#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized30' (56#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized31' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized65' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized65' (56#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized31' (56#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized32' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized67' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized67' (56#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized32' (56#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized0' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized33' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized69' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized69' (56#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized33' (56#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized34' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized71' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized71' (56#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized34' (56#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized35' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized73' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized73' (56#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized35' (56#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized36' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized75' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized75' (56#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized36' (56#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized37' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized77' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized77' (56#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized37' (56#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized38' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized79' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized79' (56#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized38' (56#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized39' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized81' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized81' (56#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized39' (56#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:32429]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized0' (56#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-256] done synthesizing module 'norm_and_round_dsp48e1_sgl' (57#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:35570]
INFO: [Synth 8-638] synthesizing module 'flt_add_exp' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:49776]
INFO: [Synth 8-638] synthesizing module 'special_detect' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28807]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized0' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28092]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized1' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27513]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized40' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized83' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized83' (57#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized40' (57#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized41' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized85' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized85' (57#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized41' (57#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized1' (57#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized0 does not have driver. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28087]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized0' (57#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28092]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized42' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized87' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized87' (57#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized42' (57#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized43' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized89' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized89' (57#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized43' (57#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'special_detect' (58#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28807]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_compare' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28597]
INFO: [Synth 8-638] synthesizing module 'compare_gt' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27901]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized2' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRYS_FD' to cell 'FDE' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27513]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized44' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized91' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized91' (58#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized44' (58#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized45' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized93' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized93' (58#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized45' (58#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized2' (58#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'compare_gt' (59#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27901]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_compare' (60#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28597]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized46' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized95' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_utils_v3_0/79882ee7/hdl/xbip_utils_v3_0_vh_rfs.vhd:581]
INFO: [Common 17-14] Message 'Synth 8-312' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized95' (60#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized46' (60#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized47' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized97' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized97' (60#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized47' (60#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized48' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized99' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized99' (60#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized48' (60#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized49' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized101' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized101' (60#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized49' (60#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized50' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized103' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized103' (60#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized50' (60#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized51' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized105' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized105' (60#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized51' (60#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized52' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized107' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized107' (60#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized52' (60#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized53' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized109' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized109' (60#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized53' (60#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized54' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized111' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized111' (60#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized54' (60#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized55' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized113' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized113' (60#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized55' (60#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized56' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized115' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized115' (60#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized56' (60#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized57' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized117' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized117' (60#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized57' (60#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized58' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized119' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized119' (60#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized58' (60#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized59' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized121' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized121' (60#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized59' (60#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized60' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized123' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized123' (60#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized60' (60#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized61' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized125' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized125' (60#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized61' (60#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized62' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized127' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized127' (60#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized62' (60#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized63' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized129' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized129' (60#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized63' (60#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized3' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27500]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27500]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27500]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27500]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27500]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27500]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27500]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27500]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27500]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized64' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized131' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized131' (60#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized64' (60#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized3' (60#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized65' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized133' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized133' (60#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized65' (60#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized66' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized135' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized135' (60#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized66' (60#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized67' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized137' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized137' (60#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized67' (60#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized68' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized139' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized139' (60#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized68' (60#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized69' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized141' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized141' (60#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized69' (60#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized70' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized143' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized143' (60#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized70' (60#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized71' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized145' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized145' (60#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized71' (60#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized72' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized147' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized147' (60#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized72' (60#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized73' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized149' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized149' (60#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized73' (60#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized74' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized151' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized151' (60#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized74' (60#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
WARNING: [Synth 8-3848] Net ZERO_ALIGN in module/entity flt_add_exp does not have driver. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:49766]
INFO: [Synth 8-256] done synthesizing module 'flt_add_exp' (61#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:49776]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:30253]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op' (62#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:30253]
WARNING: [Synth 8-3848] Net add_mant_msbs in module/entity flt_add_dsp does not have driver. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:51364]
INFO: [Synth 8-256] done synthesizing module 'flt_add_dsp' (63#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:51328]
INFO: [Synth 8-256] done synthesizing module 'flt_add' (64#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:55914]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized75' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized153' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized153' (64#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized75' (64#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized76' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized155' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized155' (64#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized76' (64#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized77' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized157' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized157' (64#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized77' (64#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized78' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized159' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized159' (64#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized78' (64#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized79' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized161' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized161' (64#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized79' (64#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized80' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized163' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized163' (64#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized80' (64#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized81' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized165' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized165' (64#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized81' (64#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv does not have driver. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83720]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv does not have driver. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83722]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv' (65#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83382]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0' (66#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:85030]
INFO: [Synth 8-256] done synthesizing module 'dateport_ap_fadd_3_full_dsp_32' (67#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/ip/dateport_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'dateport_fadd_32ns_32ns_32_5_full_dsp' (68#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_fadd_32ns_32ns_32_5_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'dateport_fmul_32ns_32ns_32_4_max_dsp' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_fmul_32ns_32ns_32_4_max_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'dateport_ap_fmul_2_max_dsp_32' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/ip/dateport_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_0' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:84914' bound to instance 'U0' of component 'floating_point_v7_0' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/ip/dateport_ap_fmul_2_max_dsp_32.vhd:195]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized1' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:85030]
INFO: [Synth 8-3491] module 'floating_point_v7_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83254' bound to instance 'i_synth' of component 'floating_point_v7_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:85039]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized1' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83382]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:12551]
INFO: [Synth 8-3919] null assignment ignored [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-3919] null assignment ignored [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized166' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized166' (68#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'flt_mult' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:49393]
INFO: [Synth 8-638] synthesizing module 'fix_mult' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:47244]
INFO: [Synth 8-638] synthesizing module 'fix_mult_dsp48e1_sgl' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:45318]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized1' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized82' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized168' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized168' (68#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized82' (68#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized83' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized170' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized170' (68#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized83' (68#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized84' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized172' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized172' (68#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized84' (68#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized85' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized174' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized174' (68#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized85' (68#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized86' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized176' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized176' (68#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized86' (68#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized87' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized178' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized178' (68#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized87' (68#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized88' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized180' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized180' (68#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized88' (68#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:32429]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized1' (68#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized89' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized182' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized182' (68#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized89' (68#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized2' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized90' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized184' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized184' (68#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized90' (68#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized91' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized186' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized186' (68#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized91' (68#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized92' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized188' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized188' (68#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized92' (68#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized93' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized190' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized190' (68#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized93' (68#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized94' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26871]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized192' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized192' (68#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized94' (68#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized95' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized194' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized194' (68#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized95' (68#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized96' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized196' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized196' (68#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized96' (68#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:32429]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized2' (68#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-256] done synthesizing module 'fix_mult_dsp48e1_sgl' (69#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:45318]
INFO: [Synth 8-256] done synthesizing module 'fix_mult' (70#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:47244]
INFO: [Synth 8-638] synthesizing module 'flt_mult_exp' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:48651]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized97' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized198' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized198' (70#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized97' (70#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized98' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized200' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized200' (70#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized98' (70#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized4' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27500]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27500]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27500]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27500]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27500]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27500]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27500]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27500]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized99' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized202' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized202' (70#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized99' (70#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized4' (70#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized0' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28807]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized1' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28092]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized5' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized100' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized204' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized204' (70#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized100' (70#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized5' (70#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized1 does not have driver. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28087]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized1' (70#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28092]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized101' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized206' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized206' (70#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized101' (70#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized102' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized208' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized208' (70#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized102' (70#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized0' (70#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28807]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized1' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28807]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized2' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28092]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized6' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized103' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized210' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized210' (70#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized103' (70#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized6' (70#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized2 does not have driver. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28087]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized2' (70#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28092]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized104' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized212' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized212' (70#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized104' (70#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized105' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized214' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized214' (70#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized105' (70#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized1' (70#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28807]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized106' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized216' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized216' (70#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized106' (70#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized107' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized218' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized218' (70#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized107' (70#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized108' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized220' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized220' (70#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized108' (70#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized109' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized222' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized222' (70#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized109' (70#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized110' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized224' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized224' (70#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized110' (70#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized111' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized226' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized226' (70#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized111' (70#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized112' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized228' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized228' (70#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized112' (70#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized113' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized230' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized230' (70#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized113' (70#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized114' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized232' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized232' (70#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized114' (70#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized115' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized234' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized234' (70#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized115' (70#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized116' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized236' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized236' (70#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized116' (70#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized117' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized238' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized238' (70#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized117' (70#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized118' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized240' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized240' (70#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized118' (70#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized119' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized242' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized242' (70#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized119' (70#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized120' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized244' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized244' (70#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized120' (70#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized121' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized246' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized246' (70#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized121' (70#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized122' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized248' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized248' (70#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized122' (70#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'flt_mult_exp' (71#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:48651]
INFO: [Synth 8-638] synthesizing module 'flt_mult_round' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:48348]
INFO: [Synth 8-638] synthesizing module 'flt_round_dsp_opt_full' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:47528]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized3' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized123' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized250' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized250' (71#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized123' (71#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized124' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized252' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized252' (71#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized124' (71#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized125' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized254' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized254' (71#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized125' (71#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized126' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized256' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized256' (71#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized126' (71#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized127' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized258' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized258' (71#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized127' (71#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized128' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized260' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized260' (71#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized128' (71#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized129' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized262' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized262' (71#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized129' (71#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-113] binding component instance 'DSP' to cell 'DSP48E1' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:32429]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized3' (71#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized130' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized264' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized264' (71#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized130' (71#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized131' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized266' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized266' (71#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized131' (71#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized132' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized268' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized268' (71#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized132' (71#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized133' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized270' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized270' (71#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized133' (71#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized134' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized272' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized272' (71#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized134' (71#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'flt_round_dsp_opt_full' (72#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:47528]
INFO: [Synth 8-256] done synthesizing module 'flt_mult_round' (73#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:48348]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op_lat' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:30802]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op_lat' (74#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:30802]
INFO: [Synth 8-256] done synthesizing module 'flt_mult' (75#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:49393]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized135' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized274' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized274' (75#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized135' (75#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized136' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized276' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized276' (75#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized136' (75#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized137' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized278' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized278' (75#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized137' (75#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized138' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized280' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized280' (75#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized138' (75#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized139' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized282' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized282' (75#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized139' (75#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized140' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized284' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized284' (75#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized140' (75#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized141' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized286' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized286' (75#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized141' (75#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized1 does not have driver. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83720]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized1 does not have driver. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83722]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized1' (75#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83382]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized1' (75#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:85030]
INFO: [Synth 8-256] done synthesizing module 'dateport_ap_fmul_2_max_dsp_32' (76#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/ip/dateport_ap_fmul_2_max_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'dateport_fmul_32ns_32ns_32_4_max_dsp' (77#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_fmul_32ns_32ns_32_4_max_dsp.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C1.v:4168]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C1.v:4174]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C1.v:4178]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C1.v:4179]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C1.v:4184]
INFO: [Synth 8-256] done synthesizing module 'dateport_update_C1' (78#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C1.v:10]
INFO: [Synth 8-638] synthesizing module 'dateport_O_layer' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_O_layer.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_O_layer.v:146]
INFO: [Synth 8-638] synthesizing module 'dateport_fdiv_32ns_32ns_32_16' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_fdiv_32ns_32ns_32_16.v:11]
INFO: [Synth 8-638] synthesizing module 'dateport_ap_fdiv_14_no_dsp_32' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/ip/dateport_ap_fdiv_14_no_dsp_32.vhd:72]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized3' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:85030]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized3' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83382]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:12551]
INFO: [Synth 8-3919] null assignment ignored [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-3919] null assignment ignored [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized287' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized287' (78#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'flt_div' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:44354]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43265]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized142' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized289' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized289' (78#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized142' (78#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized7' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27500]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27500]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27500]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27490]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized143' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized291' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized291' (78#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized143' (78#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized7' (78#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized144' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized293' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized293' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized144' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized145' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized295' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized295' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized145' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized0' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized8' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized146' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized297' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized297' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized146' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized147' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized299' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized299' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized147' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized148' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized301' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized301' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized148' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized8' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized0' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized149' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized303' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized303' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized149' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized150' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized305' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized305' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized150' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized151' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized307' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized307' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized151' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized152' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized309' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized309' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized152' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized153' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized311' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized311' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized153' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized1' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized9' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized154' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized313' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized313' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized154' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized155' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized315' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized315' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized155' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized156' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized317' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized317' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized156' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized9' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized1' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized157' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized319' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized319' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized157' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized158' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized321' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized321' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized158' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized159' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized323' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized323' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized159' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized160' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized325' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized325' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized160' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized161' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized327' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized327' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized161' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized2' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized10' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized162' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized329' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized329' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized162' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized163' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized331' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized331' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized163' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized164' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized333' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized333' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized164' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized10' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized2' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized165' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized335' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized335' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized165' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized166' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized337' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized337' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized166' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized167' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized339' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized339' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized167' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized168' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized341' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized341' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized168' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized169' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized343' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized343' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized169' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized3' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized11' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized170' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized345' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized345' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized170' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized171' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized347' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized347' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized171' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized172' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized349' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized349' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized172' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized11' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized3' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized173' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized351' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized351' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized173' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized174' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized353' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized353' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized174' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized175' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized355' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized355' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized175' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized176' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized357' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized357' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized176' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized177' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized359' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized359' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized177' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized4' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized12' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized178' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized361' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized361' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized178' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized179' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized363' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized363' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized179' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized180' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized365' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized365' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized180' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized12' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized4' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized181' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized367' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized367' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized181' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized182' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized369' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized369' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized182' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized183' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized371' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized371' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized183' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized184' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized373' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized373' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized184' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized185' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized375' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized375' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized185' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized5' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized13' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized186' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized377' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized377' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized186' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized187' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized379' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized379' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized187' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized188' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized381' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized381' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized188' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized13' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized5' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized189' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized383' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized383' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized189' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized190' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized385' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized385' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized190' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized191' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized387' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized387' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized191' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized192' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized389' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized389' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized192' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized193' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized391' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized391' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized193' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized6' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized14' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized194' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized393' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized393' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized194' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized195' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized395' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized395' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized195' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized196' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized397' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized397' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized196' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized14' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized6' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized197' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized399' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized399' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized197' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized198' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized401' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized401' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized198' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized199' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized403' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized403' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized199' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized200' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized405' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized405' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized200' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized201' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized407' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized407' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized201' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized7' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized15' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized202' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized409' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized409' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized202' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized203' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized411' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized411' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized203' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized204' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized413' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized413' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized204' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized15' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized7' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized205' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized415' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized415' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized205' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized206' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized417' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized417' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized206' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized207' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized419' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized419' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized207' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized208' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized421' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized421' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized208' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized209' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized423' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized423' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized209' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized8' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized16' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized210' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized425' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized425' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized210' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized211' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized427' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized427' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized211' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized212' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized429' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized429' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized212' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized16' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized8' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized213' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized431' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized431' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized213' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized214' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized433' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized433' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized214' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized215' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized435' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized435' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized215' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized216' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized437' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized437' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized216' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized217' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized439' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized439' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized217' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized9' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized17' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized218' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized441' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized441' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized218' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized219' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized443' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized443' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized219' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized220' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized445' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized445' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized220' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized17' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized9' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized221' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized447' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized447' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized221' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized222' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized449' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized449' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized222' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized223' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized451' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized451' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized223' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized224' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized453' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized453' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized224' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized225' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized455' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized455' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized225' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized10' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized18' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized226' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized457' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized457' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized226' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized227' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized459' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized459' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized227' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized228' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized461' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized461' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized228' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized18' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized10' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized229' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized463' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized463' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized229' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized230' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized465' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized465' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized230' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized231' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized467' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized467' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized231' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized232' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized469' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized469' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized232' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized233' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized471' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized471' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized233' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized11' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized19' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized234' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized473' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized473' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized234' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized235' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized475' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized475' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized235' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized236' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized477' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized477' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized236' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized19' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized11' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized237' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized479' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized479' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized237' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized238' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized481' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized481' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized238' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized239' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized483' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized483' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized239' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized240' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized485' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized485' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized240' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized241' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized487' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized487' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized241' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized12' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized20' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized242' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized489' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized489' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized242' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized243' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized491' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized491' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized243' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized244' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized493' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized493' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized244' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized20' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized12' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43008]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized245' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized495' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized495' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized245' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized246' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized497' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized497' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized246' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized247' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized499' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized499' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized247' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized248' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized501' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized501' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized248' (79#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant' (80#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43265]
INFO: [Synth 8-638] synthesizing module 'flt_div_exp' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43652]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized249' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized503' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized503' (80#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized249' (80#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized2' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28807]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized250' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized505' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized505' (80#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized250' (80#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized251' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized507' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized507' (80#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized251' (80#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized252' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized509' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized509' (80#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized252' (80#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized2' (80#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28807]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized3' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28807]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized253' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized511' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized511' (80#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized253' (80#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized254' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized513' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized513' (80#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized254' (80#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized255' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized515' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized515' (80#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized255' (80#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized3' (80#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28807]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized256' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized517' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized517' (80#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized256' (80#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized257' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized519' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized519' (80#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized257' (80#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized258' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized521' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized521' (80#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized258' (80#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized259' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized523' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized523' (80#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized259' (80#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized260' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized525' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized525' (80#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized260' (80#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized261' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized527' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized527' (80#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized261' (80#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized262' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized529' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized529' (80#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized262' (80#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized263' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized531' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized531' (80#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized263' (80#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized264' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized533' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized533' (80#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized264' (80#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized265' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized535' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized535' (80#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized265' (80#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized266' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized537' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized537' (80#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized266' (80#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized267' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized539' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized539' (80#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized267' (80#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized268' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized541' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized541' (80#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized268' (80#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized269' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized543' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized543' (80#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized269' (80#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'flt_div_exp' (81#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43652]
INFO: [Synth 8-638] synthesizing module 'renorm_and_round_logic' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:34807]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized270' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized545' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized545' (81#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized270' (81#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized271' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized547' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized547' (81#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized271' (81#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized272' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized549' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized549' (81#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized272' (81#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized273' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized551' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized551' (81#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized273' (81#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized274' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized553' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized553' (81#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized274' (81#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized275' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized555' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized555' (81#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized275' (81#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized276' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized557' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized557' (81#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized276' (81#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized277' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized559' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized559' (81#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized277' (81#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized278' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized561' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized561' (81#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized278' (81#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized279' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized563' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized563' (81#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized279' (81#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized280' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized565' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized565' (81#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized280' (81#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized281' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized567' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized567' (81#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized281' (81#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized282' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized569' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized569' (81#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized282' (81#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized283' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized571' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized571' (81#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized283' (81#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized284' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized573' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized573' (81#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized284' (81#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized285' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized575' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized575' (81#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized285' (81#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized286' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized577' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized577' (81#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized286' (81#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized287' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized579' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized579' (81#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized287' (81#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized288' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized581' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized581' (81#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized288' (81#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_round_bit' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:34362]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized21' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized289' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized583' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized583' (81#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized289' (81#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized21' (81#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'flt_round_bit' (82#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:34362]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized290' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized585' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized585' (82#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized290' (82#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized22' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized291' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized587' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized587' (82#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized291' (82#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized22' (82#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized23' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized292' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized589' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized589' (82#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized292' (82#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized23' (82#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized24' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized293' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized591' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized591' (82#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized293' (82#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized24' (82#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'renorm_and_round_logic' (83#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:34807]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op_lat__parameterized0' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:30802]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized294' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized593' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized593' (83#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized294' (83#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op_lat__parameterized0' (83#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:30802]
INFO: [Synth 8-256] done synthesizing module 'flt_div' (84#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:44354]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized295' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized595' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized595' (84#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized295' (84#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized296' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized597' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized597' (84#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized296' (84#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized297' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized599' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized599' (84#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized297' (84#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized298' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized601' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized601' (84#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized298' (84#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized299' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized603' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized603' (84#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized299' (84#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized300' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized605' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized605' (84#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized300' (84#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized301' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized607' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized607' (84#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized301' (84#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized3 does not have driver. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83720]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized3 does not have driver. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83722]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized3' (84#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83382]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized3' (84#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:85030]
INFO: [Synth 8-256] done synthesizing module 'dateport_ap_fdiv_14_no_dsp_32' (85#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/ip/dateport_ap_fdiv_14_no_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'dateport_fdiv_32ns_32ns_32_16' (86#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_fdiv_32ns_32ns_32_16.v:11]
INFO: [Synth 8-638] synthesizing module 'dateport_fexp_32ns_32ns_32_9_full_dsp' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_fexp_32ns_32ns_32_9_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'dateport_ap_fexp_7_full_dsp_32' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/ip/dateport_ap_fexp_7_full_dsp_32.vhd:70]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized5' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:85030]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized5' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83382]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:12551]
INFO: [Synth 8-3919] null assignment ignored [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-3919] null assignment ignored [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized608' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized608' (86#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'flt_exp' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:72282]
INFO: [Synth 8-3919] null assignment ignored [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:13949]
INFO: [Synth 8-3919] null assignment ignored [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:13949]
INFO: [Synth 8-638] synthesizing module 'flt_exp_specialcase' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:70378]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized4' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28807]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized302' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized610' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized610' (86#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized302' (86#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized303' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized612' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized612' (86#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized303' (86#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized304' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized614' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized614' (86#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized304' (86#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized4' (86#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28807]
INFO: [Synth 8-638] synthesizing module 'compare_gt__parameterized0' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27901]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized25' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized305' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized616' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized616' (86#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized305' (86#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized306' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized618' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized618' (86#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized306' (86#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized25' (86#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'compare_gt__parameterized0' (86#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27901]
INFO: [Synth 8-638] synthesizing module 'compare_gt__parameterized1' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27901]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized26' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized307' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized620' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized620' (86#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized307' (86#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized308' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized622' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized622' (86#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized308' (86#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized26' (86#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'compare_gt__parameterized1' (86#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27901]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized309' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized624' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized624' (86#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized309' (86#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized310' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized626' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized626' (86#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized310' (86#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'flt_exp_specialcase' (87#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:70378]
INFO: [Synth 8-638] synthesizing module 'flt_to_fix_conv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:39486]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized311' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized628' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized628' (87#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized311' (87#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized312' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized630' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized630' (87#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized312' (87#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized5' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28807]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized3' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28092]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized27' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized313' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized632' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized632' (87#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized313' (87#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized27' (87#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized3 does not have driver. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28087]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized3' (87#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28092]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized314' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized634' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized634' (87#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized314' (87#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized315' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized636' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized636' (87#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized315' (87#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized5' (87#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28807]
INFO: [Synth 8-638] synthesizing module 'delay_s' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26913]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized316' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized638' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized638' (87#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized316' (87#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'delay_s' (88#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26913]
INFO: [Synth 8-638] synthesizing module 'delay_s__parameterized0' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26913]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized317' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized640' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized640' (88#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized317' (88#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'delay_s__parameterized0' (88#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26913]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized318' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized642' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized642' (88#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized318' (88#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized319' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized644' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized644' (88#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized319' (88#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized320' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized646' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized646' (88#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized320' (88#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized321' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized648' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized648' (88#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized321' (88#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized322' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized650' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized650' (88#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized322' (88#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'zero_det_sel' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:29496]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized4' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28092]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized28' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized323' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized652' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized652' (88#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized323' (88#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized28' (88#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized4' (88#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28092]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized324' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized654' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized654' (88#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized324' (88#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized325' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized656' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized656' (88#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized325' (88#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized326' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized658' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized658' (88#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized326' (88#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized327' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized660' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized660' (88#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized327' (88#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized328' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized662' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized662' (88#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized328' (88#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized329' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized664' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized664' (88#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized329' (88#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'zero_det_sel' (89#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:29496]
INFO: [Synth 8-638] synthesizing module 'shift_msb_first' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:29897]
INFO: [Synth 8-3919] null assignment ignored [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:29987]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized330' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized666' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized666' (89#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized330' (89#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized331' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized668' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized668' (89#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized331' (89#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized332' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized670' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized670' (89#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized332' (89#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized333' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized672' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized672' (89#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized333' (89#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized334' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized674' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized674' (89#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized334' (89#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized335' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized676' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized676' (89#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized335' (89#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'shift_msb_first' (90#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:29897]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized336' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized678' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized678' (90#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized336' (90#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized337' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized680' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized680' (90#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized337' (90#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized338' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized682' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized682' (90#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized338' (90#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized29' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized339' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized684' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized684' (90#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized339' (90#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized340' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized686' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized686' (90#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized340' (90#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized341' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized688' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized688' (90#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized341' (90#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized29' (90#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized342' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized690' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized690' (90#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized342' (90#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized343' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized692' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized692' (90#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized343' (90#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'flt_to_fix_conv' (91#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:39486]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized344' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized694' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized694' (91#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized344' (91#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_exp_ccm' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:70805]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized345' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized696' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized696' (91#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized345' (91#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized346' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized698' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized698' (91#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized346' (91#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_log_addsub' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:61220]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized4' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized347' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized700' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized700' (91#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized347' (91#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized348' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized702' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized702' (91#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized348' (91#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized349' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized704' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized704' (91#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized349' (91#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized350' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized706' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized706' (91#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized350' (91#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized351' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized708' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized708' (91#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized351' (91#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized352' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized710' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized710' (91#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized352' (91#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized353' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized712' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized712' (91#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized353' (91#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized4' (91#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-256] done synthesizing module 'flt_log_addsub' (92#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:61220]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized354' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized714' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized714' (92#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized354' (92#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized355' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized716' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized716' (92#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized355' (92#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3919] null assignment ignored [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:70959]
INFO: [Synth 8-638] synthesizing module 'flt_log_addsub__parameterized0' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:61220]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized5' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized356' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized718' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized718' (92#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized356' (92#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized357' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized720' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized720' (92#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized357' (92#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized358' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized722' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized722' (92#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized358' (92#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized359' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized724' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized724' (92#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized359' (92#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized360' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized726' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized726' (92#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized360' (92#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized361' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized728' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized728' (92#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized361' (92#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized362' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized730' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized730' (92#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized362' (92#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized5' (92#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-256] done synthesizing module 'flt_log_addsub__parameterized0' (92#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:61220]
INFO: [Synth 8-256] done synthesizing module 'flt_exp_ccm' (93#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:70805]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized363' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized732' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized732' (93#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized363' (93#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_exp_ccm__parameterized0' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:70805]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized364' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized734' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized734' (93#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized364' (93#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized365' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized736' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized736' (93#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized365' (93#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_log_addsub__parameterized1' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:61220]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized6' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized366' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized738' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized738' (93#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized366' (93#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized367' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized740' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized740' (93#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized367' (93#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized368' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized742' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized742' (93#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized368' (93#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized369' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized744' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized744' (93#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized369' (93#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized370' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized746' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized746' (93#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized370' (93#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized371' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized748' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized748' (93#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized371' (93#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized372' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized750' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized750' (93#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized372' (93#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized6' (93#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-256] done synthesizing module 'flt_log_addsub__parameterized1' (93#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:61220]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized373' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized752' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized752' (93#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized373' (93#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized374' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized754' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized754' (93#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized374' (93#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3919] null assignment ignored [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:70959]
INFO: [Synth 8-638] synthesizing module 'flt_log_addsub__parameterized2' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:61220]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized7' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized375' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized756' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized756' (93#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized375' (93#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized376' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized758' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized758' (93#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized376' (93#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized377' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized760' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized760' (93#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized377' (93#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized378' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized762' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized762' (93#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized378' (93#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized379' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized764' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized764' (93#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized379' (93#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized380' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized766' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized766' (93#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized380' (93#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized381' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized768' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized768' (93#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized381' (93#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized7' (93#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-256] done synthesizing module 'flt_log_addsub__parameterized2' (93#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:61220]
INFO: [Synth 8-256] done synthesizing module 'flt_exp_ccm__parameterized0' (93#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:70805]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized382' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized770' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized770' (93#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized382' (93#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized383' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized772' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized772' (93#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized383' (93#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-3919] null assignment ignored [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:72569]
INFO: [Synth 8-638] synthesizing module 'flt_log_addsub__parameterized3' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:61220]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized8' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized384' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized774' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized774' (93#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized384' (93#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized385' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized776' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized776' (93#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized385' (93#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized386' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized778' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized778' (93#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized386' (93#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized387' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized780' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized780' (93#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized387' (93#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized388' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized782' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized782' (93#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized388' (93#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized389' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized784' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized784' (93#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized389' (93#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized390' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized786' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized786' (93#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized390' (93#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized8' (93#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-256] done synthesizing module 'flt_log_addsub__parameterized3' (93#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:61220]
INFO: [Synth 8-638] synthesizing module 'flt_exp_e2A' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:71082]
INFO: [Synth 8-3919] null assignment ignored [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:71200]
INFO: [Synth 8-256] done synthesizing module 'flt_exp_e2A' (94#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:71082]
INFO: [Synth 8-638] synthesizing module 'flt_exp_e2zmzm1' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:72012]
INFO: [Synth 8-3919] null assignment ignored [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:72116]
INFO: [Synth 8-256] done synthesizing module 'flt_exp_e2zmzm1' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:72012]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized391' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized788' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized788' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized391' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized9' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized392' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized790' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized790' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized392' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized393' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized792' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized792' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized393' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized394' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized794' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized794' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized394' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized395' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized796' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized796' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized395' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized396' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized798' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized798' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized396' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized397' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized800' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized800' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized397' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized398' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized802' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized802' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized398' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized9' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized399' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized804' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized804' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized399' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized400' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized806' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized806' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized400' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized401' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized808' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized808' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized401' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'renorm_and_round_logic__parameterized0' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:34807]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized402' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized810' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized810' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized402' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized403' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized812' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized812' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized403' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized404' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized814' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized814' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized404' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized405' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized816' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized816' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized405' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized406' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized818' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized818' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized406' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized407' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized820' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized820' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized407' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized408' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized822' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized822' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized408' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized409' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized824' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized824' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized409' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized410' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized826' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized826' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized410' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized411' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized828' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized828' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized411' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized412' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized830' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized830' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized412' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized413' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized832' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized832' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized413' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized414' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized834' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized834' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized414' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized415' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized836' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized836' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized415' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized416' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized838' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized838' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized416' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized417' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized840' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized840' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized417' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized418' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized842' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized842' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized418' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized419' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized844' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized844' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized419' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized420' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized846' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized846' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized420' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_round_bit__parameterized0' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:34362]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized421' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized848' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized848' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized421' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'flt_round_bit__parameterized0' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:34362]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized422' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized850' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized850' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized422' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'dsp48e1_wrapper__parameterized10' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized423' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized852' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized852' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized423' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized424' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized854' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized854' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized424' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized425' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized856' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized856' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized425' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized426' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized858' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized858' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized426' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized427' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized860' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized860' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized427' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized428' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized862' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized862' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized428' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized429' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized864' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized864' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized429' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'dsp48e1_wrapper__parameterized10' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:32196]
WARNING: [Synth 8-3848] Net EXP_OUT in module/entity renorm_and_round_logic__parameterized0 does not have driver. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:34802]
INFO: [Synth 8-256] done synthesizing module 'renorm_and_round_logic__parameterized0' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:34807]
INFO: [Synth 8-638] synthesizing module 'flt_log_addsub__parameterized4' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:61220]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:61284]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized430' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized866' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized866' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized430' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'flt_log_addsub__parameterized4' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:61220]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized5' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28092]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized30' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized431' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized868' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized868' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized431' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized30' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized5 does not have driver. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28087]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized5' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28092]
INFO: [Synth 8-638] synthesizing module 'compare_ne_im' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28273]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized31' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized432' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized870' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized870' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized432' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized31' (95#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_ne_im does not have driver. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28268]
INFO: [Synth 8-256] done synthesizing module 'compare_ne_im' (96#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28273]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized433' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized872' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized872' (96#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized433' (96#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'compare_gt__parameterized2' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27901]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized32' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized434' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized874' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized874' (96#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized434' (96#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized32' (96#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'compare_gt__parameterized2' (96#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27901]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized435' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized876' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized876' (96#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized435' (96#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized436' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized878' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized878' (96#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized436' (96#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'flt_exp_recomb' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:70589]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized437' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized880' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized880' (96#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized437' (96#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized438' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized882' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized882' (96#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized438' (96#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'flt_exp_recomb' (97#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:70589]
INFO: [Synth 8-256] done synthesizing module 'flt_exp' (98#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:72282]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized439' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized884' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized884' (98#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized439' (98#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized440' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized886' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized886' (98#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized440' (98#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized441' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized888' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized888' (98#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized441' (98#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized442' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized890' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized890' (98#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized442' (98#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized443' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized892' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized892' (98#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized443' (98#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized444' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized894' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized894' (98#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized444' (98#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized445' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized896' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized896' (98#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized445' (98#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized5 does not have driver. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83720]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized5 does not have driver. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83722]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized5' (98#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83382]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized5' (98#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:85030]
INFO: [Synth 8-256] done synthesizing module 'dateport_ap_fexp_7_full_dsp_32' (99#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/ip/dateport_ap_fexp_7_full_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'dateport_fexp_32ns_32ns_32_9_full_dsp' (100#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_fexp_32ns_32ns_32_9_full_dsp.v:11]
INFO: [Synth 8-256] done synthesizing module 'dateport_O_layer' (101#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_O_layer.v:10]
INFO: [Synth 8-638] synthesizing module 'dateport_DC1_layer' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DC1_layer.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DC1_layer.v:140]
INFO: [Synth 8-638] synthesizing module 'dateport_fcmp_32ns_32ns_1_1' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_fcmp_32ns_32ns_1_1.v:11]
INFO: [Synth 8-638] synthesizing module 'dateport_ap_fcmp_0_no_dsp_32' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/ip/dateport_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized7' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:85030]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized7' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83382]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:12551]
INFO: [Synth 8-3919] null assignment ignored [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-3919] null assignment ignored [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized897' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized897' (101#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'fp_cmp' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:41166]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized6' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28092]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized33' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized446' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized899' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized899' (101#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized446' (101#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized33' (101#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized6 does not have driver. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28087]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized6' (101#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28092]
INFO: [Synth 8-638] synthesizing module 'compare_ne_im__parameterized0' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28273]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized34' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized447' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized901' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized901' (101#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized447' (101#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized34' (101#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_ne_im__parameterized0 does not have driver. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28268]
INFO: [Synth 8-256] done synthesizing module 'compare_ne_im__parameterized0' (101#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28273]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized7' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28092]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized35' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized448' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized903' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized903' (101#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized448' (101#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized35' (101#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized7 does not have driver. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28087]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized7' (101#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28092]
INFO: [Synth 8-638] synthesizing module 'compare_ne_im__parameterized1' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28273]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized36' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized449' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized905' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized905' (101#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized449' (101#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized36' (101#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_ne_im__parameterized1 does not have driver. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28268]
INFO: [Synth 8-256] done synthesizing module 'compare_ne_im__parameterized1' (101#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28273]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im__parameterized8' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28092]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized37' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized450' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized907' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized907' (101#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized450' (101#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized37' (101#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im__parameterized8 does not have driver. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28087]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im__parameterized8' (101#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28092]
INFO: [Synth 8-638] synthesizing module 'compare_eq' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28444]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized38' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized451' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized909' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized909' (101#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized451' (101#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized38' (101#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'compare_eq' (102#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:28444]
INFO: [Synth 8-638] synthesizing module 'compare_gt__parameterized3' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27901]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized39' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized452' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized911' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized911' (102#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized452' (102#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized39' (102#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-256] done synthesizing module 'compare_gt__parameterized3' (102#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27901]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized453' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized913' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized913' (102#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized453' (102#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized454' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized915' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized915' (102#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized454' (102#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized455' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized917' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized917' (102#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized455' (102#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized456' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized919' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized919' (102#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized456' (102#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'fp_cmp' (103#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:41166]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized457' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized921' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized921' (103#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized457' (103#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized458' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized923' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized923' (103#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized458' (103#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized459' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized925' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized925' (103#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized459' (103#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized460' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized927' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized927' (103#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized460' (103#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized461' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized929' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized929' (103#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized461' (103#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized462' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized931' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized931' (103#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized462' (103#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized463' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized933' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized933' (103#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized463' (103#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized7 does not have driver. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83720]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized7 does not have driver. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83722]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized7' (103#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83382]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized7' (103#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:85030]
INFO: [Synth 8-256] done synthesizing module 'dateport_ap_fcmp_0_no_dsp_32' (104#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/ip/dateport_ap_fcmp_0_no_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'dateport_fcmp_32ns_32ns_1_1' (105#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_fcmp_32ns_32ns_1_1.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DC1_layer.v:1226]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DC1_layer.v:1227]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DC1_layer.v:1228]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DC1_layer.v:1229]
INFO: [Synth 8-256] done synthesizing module 'dateport_DC1_layer' (106#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DC1_layer.v:10]
INFO: [Synth 8-638] synthesizing module 'dateport_DC3_layer' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DC3_layer.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DC3_layer.v:141]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DC3_layer.v:1222]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DC3_layer.v:1223]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DC3_layer.v:1224]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DC3_layer.v:1225]
INFO: [Synth 8-256] done synthesizing module 'dateport_DC3_layer' (107#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DC3_layer.v:10]
INFO: [Synth 8-638] synthesizing module 'dateport_update_C3' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C3.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C3.v:234]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C3.v:2734]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C3.v:2737]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C3.v:2741]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C3.v:2746]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C3.v:2749]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C3.v:2750]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C3.v:2755]
INFO: [Synth 8-256] done synthesizing module 'dateport_update_C3' (108#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C3.v:10]
INFO: [Synth 8-638] synthesizing module 'dateport_C3_conv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C3_conv.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C3_conv.v:179]
INFO: [Synth 8-638] synthesizing module 'dateport_C3_conv_C3_v' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C3_conv_C3_v.v:49]
INFO: [Synth 8-638] synthesizing module 'dateport_C3_conv_C3_v_ram' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C3_conv_C3_v.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C3_conv_C3_v.v:22]
INFO: [Synth 8-3876] $readmem data file './dateport_C3_conv_C3_v_ram.dat' is read successfully [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C3_conv_C3_v.v:25]
INFO: [Synth 8-256] done synthesizing module 'dateport_C3_conv_C3_v_ram' (109#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C3_conv_C3_v.v:9]
INFO: [Synth 8-256] done synthesizing module 'dateport_C3_conv_C3_v' (110#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C3_conv_C3_v.v:49]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C3_conv.v:1885]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C3_conv.v:2083]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C3_conv.v:2089]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C3_conv.v:2090]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C3_conv.v:2092]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C3_conv.v:2094]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C3_conv.v:2095]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C3_conv.v:2099]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C3_conv.v:2100]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C3_conv.v:2105]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C3_conv.v:2106]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C3_conv.v:2108]
INFO: [Synth 8-256] done synthesizing module 'dateport_C3_conv' (111#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C3_conv.v:10]
INFO: [Synth 8-638] synthesizing module 'dateport_DS2_layer' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DS2_layer.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DS2_layer.v:161]
INFO: [Synth 8-638] synthesizing module 'dateport_DS2_layer_tmp1' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DS2_layer_tmp1.v:58]
INFO: [Synth 8-638] synthesizing module 'dateport_DS2_layer_tmp1_ram' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DS2_layer_tmp1.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DS2_layer_tmp1.v:25]
INFO: [Synth 8-256] done synthesizing module 'dateport_DS2_layer_tmp1_ram' (112#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DS2_layer_tmp1.v:9]
INFO: [Synth 8-256] done synthesizing module 'dateport_DS2_layer_tmp1' (113#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DS2_layer_tmp1.v:58]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DS2_layer.v:2083]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DS2_layer.v:2087]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DS2_layer.v:2088]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DS2_layer.v:2090]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DS2_layer.v:2093]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DS2_layer.v:2094]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DS2_layer.v:2096]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DS2_layer.v:2097]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DS2_layer.v:2099]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DS2_layer.v:2100]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DS2_layer.v:2104]
INFO: [Synth 8-256] done synthesizing module 'dateport_DS2_layer' (114#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DS2_layer.v:10]
INFO: [Synth 8-638] synthesizing module 'dateport_C1_conv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C1_conv.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C1_conv.v:169]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C1_conv.v:1618]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C1_conv.v:1748]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C1_conv.v:1749]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C1_conv.v:1756]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C1_conv.v:1757]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C1_conv.v:1758]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C1_conv.v:1760]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C1_conv.v:1761]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C1_conv.v:1764]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C1_conv.v:1765]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C1_conv.v:1766]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C1_conv.v:1767]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C1_conv.v:1770]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C1_conv.v:1772]
INFO: [Synth 8-256] done synthesizing module 'dateport_C1_conv' (115#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C1_conv.v:10]
INFO: [Synth 8-638] synthesizing module 'dateport_upadteall' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_upadteall.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_upadteall.v:424]
INFO: [Synth 8-638] synthesizing module 'dateport_fsub_32ns_32ns_32_5_full_dsp' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_fsub_32ns_32ns_32_5_full_dsp.v:11]
INFO: [Synth 8-638] synthesizing module 'dateport_ap_fsub_3_full_dsp_32' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/ip/dateport_ap_fsub_3_full_dsp_32.vhd:72]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized9' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:85030]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized9' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83382]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:12551]
INFO: [Synth 8-3919] null assignment ignored [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-3919] null assignment ignored [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-638] synthesizing module 'flt_add__parameterized0' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:55914]
INFO: [Synth 8-256] done synthesizing module 'flt_add__parameterized0' (115#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:55914]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized464' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized935' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized935' (115#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized464' (115#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized465' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized937' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized937' (115#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized465' (115#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized466' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized939' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized939' (115#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized466' (115#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized467' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized941' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized941' (115#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized467' (115#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized468' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized943' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized943' (115#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized468' (115#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized469' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized945' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized945' (115#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized469' (115#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized470' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized947' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized947' (115#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized470' (115#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized9 does not have driver. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83720]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized9 does not have driver. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83722]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized9' (115#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83382]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized9' (115#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:85030]
INFO: [Synth 8-256] done synthesizing module 'dateport_ap_fsub_3_full_dsp_32' (116#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/ip/dateport_ap_fsub_3_full_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'dateport_fsub_32ns_32ns_32_5_full_dsp' (117#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_fsub_32ns_32ns_32_5_full_dsp.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_upadteall.v:3484]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_upadteall.v:3488]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_upadteall.v:3492]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_upadteall.v:3493]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_upadteall.v:3498]
INFO: [Synth 8-256] done synthesizing module 'dateport_upadteall' (118#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_upadteall.v:10]
INFO: [Synth 8-638] synthesizing module 'dateport_update_C5' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C5.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C5.v:144]
INFO: [Synth 8-638] synthesizing module 'dateport_update_C5_tmp' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C5_tmp.v:62]
INFO: [Synth 8-638] synthesizing module 'dateport_update_C5_tmp_ram' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C5_tmp.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C5_tmp.v:26]
INFO: [Synth 8-256] done synthesizing module 'dateport_update_C5_tmp_ram' (119#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C5_tmp.v:9]
INFO: [Synth 8-256] done synthesizing module 'dateport_update_C5_tmp' (120#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C5_tmp.v:62]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C5.v:1395]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C5.v:1398]
INFO: [Synth 8-256] done synthesizing module 'dateport_update_C5' (121#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C5.v:10]
INFO: [Synth 8-638] synthesizing module 'dateport_DS4_layer' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DS4_layer.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DS4_layer.v:119]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DS4_layer.v:1244]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DS4_layer.v:1247]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DS4_layer.v:1250]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DS4_layer.v:1251]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DS4_layer.v:1253]
INFO: [Synth 8-256] done synthesizing module 'dateport_DS4_layer' (122#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DS4_layer.v:10]
INFO: [Synth 8-638] synthesizing module 'dateport_C5_conv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C5_conv.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C5_conv.v:132]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C5_conv.v:972]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C5_conv.v:1076]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C5_conv.v:1078]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C5_conv.v:1081]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C5_conv.v:1082]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C5_conv.v:1084]
INFO: [Synth 8-256] done synthesizing module 'dateport_C5_conv' (123#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C5_conv.v:10]
INFO: [Synth 8-638] synthesizing module 'dateport_DC5_layer' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DC5_layer.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DC5_layer.v:131]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DC5_layer.v:932]
INFO: [Synth 8-256] done synthesizing module 'dateport_DC5_layer' (124#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DC5_layer.v:10]
INFO: [Synth 8-638] synthesizing module 'dateport_S2_pool' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_S2_pool.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_S2_pool.v:110]
INFO: [Synth 8-256] done synthesizing module 'dateport_S2_pool' (125#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_S2_pool.v:10]
INFO: [Synth 8-638] synthesizing module 'dateport_S4_pool' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_S4_pool.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_S4_pool.v:110]
INFO: [Synth 8-256] done synthesizing module 'dateport_S4_pool' (126#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_S4_pool.v:10]
INFO: [Synth 8-638] synthesizing module 'dateport_update_OUT' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_OUT.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_OUT.v:120]
INFO: [Synth 8-256] done synthesizing module 'dateport_update_OUT' (127#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_OUT.v:10]
INFO: [Synth 8-638] synthesizing module 'dateport_sitofp_32ns_32_6' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_sitofp_32ns_32_6.v:11]
INFO: [Synth 8-638] synthesizing module 'dateport_ap_sitofp_4_no_dsp_32' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/ip/dateport_ap_sitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized11' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:85030]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized11' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83382]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:12551]
INFO: [Synth 8-3919] null assignment ignored [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-3919] null assignment ignored [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized948' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized948' (127#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'fix_to_flt_conv' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:39081]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized40' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized471' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized950' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized950' (127#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized471' (127#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized472' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized952' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized952' (127#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized472' (127#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized473' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized954' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized954' (127#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized473' (127#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized40' (127#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized474' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized956' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized956' (127#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized474' (127#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'lead_zero_encode' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:31394]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized41' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized475' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized958' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized958' (127#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized475' (127#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized476' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized960' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized960' (127#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized476' (127#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized477' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized962' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized962' (127#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized477' (127#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized478' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized964' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized964' (127#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized478' (127#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized479' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized966' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized966' (127#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized479' (127#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized480' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized968' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized968' (127#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized480' (127#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized481' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized970' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized970' (127#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized481' (127#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized482' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized972' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized972' (127#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized482' (127#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized483' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized974' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized974' (127#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized483' (127#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized41' (127#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized42' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized484' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized976' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized976' (127#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized484' (127#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized485' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized978' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized978' (127#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized485' (127#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized486' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized980' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized980' (127#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized486' (127#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized487' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized982' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized982' (127#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized487' (127#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized488' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized984' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized984' (127#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized488' (127#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized489' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized986' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized986' (127#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized489' (127#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized490' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized988' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized988' (127#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized490' (127#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized491' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized990' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized990' (127#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized491' (127#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized492' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized992' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized992' (127#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized492' (127#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized42' (127#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized493' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized994' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized994' (127#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized493' (127#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'mux4' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27754]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized494' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized996' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized996' (127#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized494' (127#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'mux4' (128#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27754]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized495' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized998' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized998' (128#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized495' (128#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'mux4__parameterized0' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27754]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized496' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1000' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1000' (128#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized496' (128#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'mux4__parameterized0' (128#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27754]
INFO: [Synth 8-638] synthesizing module 'mux4__parameterized1' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27754]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized497' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1002' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1002' (128#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized497' (128#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'mux4__parameterized1' (128#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27754]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized498' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1004' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1004' (128#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized498' (128#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'lead_zero_encode' (129#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:31394]
INFO: [Synth 8-638] synthesizing module 'norm_zero_det' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:29125]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized499' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1006' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1006' (129#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized499' (129#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized500' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1008' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1008' (129#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized500' (129#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized501' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1010' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1010' (129#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized501' (129#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized502' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1012' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1012' (129#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized502' (129#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized503' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1014' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1014' (129#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized503' (129#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'norm_zero_det' (130#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:29125]
INFO: [Synth 8-638] synthesizing module 'shift_msb_first__parameterized0' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:29897]
INFO: [Synth 8-3919] null assignment ignored [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:29987]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized504' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1016' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1016' (130#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized504' (130#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized505' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1018' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1018' (130#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized505' (130#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'shift_msb_first__parameterized0' (130#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:29897]
INFO: [Synth 8-638] synthesizing module 'renorm_and_round_logic__parameterized1' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:34807]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized506' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1020' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1020' (130#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized506' (130#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized507' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1022' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1022' (130#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized507' (130#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized508' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1024' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1024' (130#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized508' (130#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized509' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1026' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1026' (130#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized509' (130#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized510' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1028' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1028' (130#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized510' (130#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized511' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1030' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1030' (130#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized511' (130#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized512' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1032' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1032' (130#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized512' (130#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized513' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1034' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1034' (130#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized513' (130#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized514' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1036' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1036' (130#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized514' (130#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized515' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1038' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1038' (130#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized515' (130#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized516' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1040' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1040' (130#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized516' (130#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized517' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1042' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1042' (130#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized517' (130#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized518' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1044' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1044' (130#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized518' (130#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized519' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1046' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1046' (130#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized519' (130#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized520' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1048' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1048' (130#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized520' (130#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized521' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1050' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1050' (130#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized521' (130#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized522' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1052' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1052' (130#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized522' (130#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized523' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1054' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1054' (130#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized523' (130#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized524' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1056' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1056' (130#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized524' (130#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized525' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1058' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1058' (130#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized525' (130#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized43' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized526' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1060' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1060' (130#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized526' (130#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized43' (130#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized44' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized527' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1062' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1062' (130#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized527' (130#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized44' (130#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27454]
WARNING: [Synth 8-3848] Net EXP_OUT in module/entity renorm_and_round_logic__parameterized1 does not have driver. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:34802]
INFO: [Synth 8-256] done synthesizing module 'renorm_and_round_logic__parameterized1' (130#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:34807]
INFO: [Synth 8-638] synthesizing module 'fix_to_flt_conv_exp' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:38773]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized528' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1064' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1064' (130#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized528' (130#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized529' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1066' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1066' (130#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized529' (130#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized530' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1068' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1068' (130#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized530' (130#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'fix_to_flt_conv_exp' (131#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:38773]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op__parameterized0' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:30253]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized531' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1070' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1070' (131#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized531' (131#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op__parameterized0' (131#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:30253]
INFO: [Synth 8-256] done synthesizing module 'fix_to_flt_conv' (132#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:39081]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized532' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1072' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1072' (132#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized532' (132#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized533' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1074' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1074' (132#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized533' (132#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized534' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1076' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1076' (132#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized534' (132#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized535' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1078' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1078' (132#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized535' (132#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized536' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1080' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1080' (132#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized536' (132#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized537' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1082' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1082' (132#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized537' (132#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized538' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1084' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1084' (132#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized538' (132#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:26851]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized11 does not have driver. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83720]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized11 does not have driver. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83722]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized11' (132#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:83382]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized11' (132#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:85030]
INFO: [Synth 8-256] done synthesizing module 'dateport_ap_sitofp_4_no_dsp_32' (133#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/ip/dateport_ap_sitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'dateport_sitofp_32ns_32_6' (134#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_sitofp_32ns_32_6.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport.v:5203]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport.v:5215]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport.v:5221]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport.v:5231]
INFO: [Synth 8-4471] merging register 'signal_r_0_vld_reg_reg' into 'date_0_vld_reg_reg' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport.v:5265]
INFO: [Synth 8-4512] found unpartitioned construct node [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport.v:2094]
INFO: [Synth 8-4512] found unpartitioned construct node [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport.v:2094]
INFO: [Synth 8-4512] found unpartitioned construct node [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport.v:2094]
INFO: [Synth 8-4512] found unpartitioned construct node [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport.v:2094]
INFO: [Synth 8-4512] found unpartitioned construct node [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport.v:2094]
INFO: [Synth 8-4512] found unpartitioned construct node [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport.v:2094]
INFO: [Synth 8-4512] found unpartitioned construct node [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport.v:2094]
INFO: [Synth 8-4512] found unpartitioned construct node [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport.v:2094]
INFO: [Synth 8-4512] found unpartitioned construct node [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport.v:2094]
INFO: [Synth 8-4512] found unpartitioned construct node [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport.v:2094]
INFO: [Synth 8-4512] found unpartitioned construct node [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport.v:2094]
INFO: [Synth 8-4512] found unpartitioned construct node [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport.v:2094]
INFO: [Synth 8-4512] found unpartitioned construct node [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport.v:2094]
INFO: [Synth 8-4512] found unpartitioned construct node [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport.v:2094]
INFO: [Synth 8-256] done synthesizing module 'dateport' (135#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_dateport_0_2' (136#1) [f:/Users/project_8/project_8.srcs/sources_1/bd/design_1/ip/design_1_dateport_0_2/synth/design_1_dateport_0_2.v:57]
WARNING: [Synth 8-350] instance 'dateport_0' of module 'design_1_dateport_0_2' requires 20 connections, but only 19 given [F:/Users/project_8/project_8.srcs/sources_1/bd/design_1/hdl/design_1.v:144]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [f:/Users/project_8/project_8.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [f:/Users/project_8/project_8.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [f:/Users/project_8/project_8.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1350]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [f:/Users/project_8/project_8.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1351]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (137#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (138#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:26467]
INFO: [Synth 8-256] done synthesizing module 'PS7' (139#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:26467]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (140#1) [f:/Users/project_8/project_8.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:156]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [f:/Users/project_8/project_8.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:346]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_0' (141#1) [f:/Users/project_8/project_8.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:57]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' requires 78 connections, but only 63 given [F:/Users/project_8/project_8.srcs/sources_1/bd/design_1/hdl/design_1.v:164]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_axi_periph_0' [F:/Users/project_8/project_8.srcs/sources_1/bd/design_1/hdl/design_1.v:300]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1CFO1MB' [F:/Users/project_8/project_8.srcs/sources_1/bd/design_1/hdl/design_1.v:605]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [f:/Users/project_8/project_8.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector' (142#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice' (143#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' (143#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' (143#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' (143#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi' (144#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice' (145#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' (146#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' (147#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' (148#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' (149#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' (150#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' (151#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' (151#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' (152#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' (153#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' (154#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' (154#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' (154#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' (155#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' (155#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' (155#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' (155#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' (155#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' (155#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' (155#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' (155#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' (155#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s' (156#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' (157#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (158#1) [f:/Users/project_8/project_8.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:57]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_0' requires 59 connections, but only 57 given [F:/Users/project_8/project_8.srcs/sources_1/bd/design_1/hdl/design_1.v:840]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1CFO1MB' (159#1) [F:/Users/project_8/project_8.srcs/sources_1/bd/design_1/hdl/design_1.v:605]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_axi_periph_0' (160#1) [F:/Users/project_8/project_8.srcs/sources_1/bd/design_1/hdl/design_1.v:300]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_processing_system7_0_50M_0' [f:/Users/project_8/project_8.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/synth/design_1_rst_processing_system7_0_50M_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-638] synthesizing module 'lpf' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:34522]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (161#1) [C:/Xilinx/Vivado/2015.2/scripts/rt/data/unisim_comp.v:34522]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (162#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (163#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (164#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence' (165#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (166#1) [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_processing_system7_0_50M_0' (167#1) [f:/Users/project_8/project_8.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/synth/design_1_rst_processing_system7_0_50M_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_processing_system7_0_50M' of module 'design_1_rst_processing_system7_0_50M_0' requires 10 connections, but only 7 given [F:/Users/project_8/project_8.srcs/sources_1/bd/design_1/hdl/design_1.v:290]
INFO: [Synth 8-256] done synthesizing module 'design_1' (168#1) [F:/Users/project_8/project_8.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:44 ; elapsed = 00:01:52 . Memory (MB): peak = 653.125 ; gain = 441.320
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin EXP:ADD_MANT_MSBS[1] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:51493]
INFO: [Synth 8-3295] tying undriven pin EXP:ADD_MANT_MSBS[0] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:51493]
INFO: [Synth 8-3295] tying undriven pin MANT_DEL:D[0] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:47694]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[31] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:47602]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[30] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:47602]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[29] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:47602]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[28] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:47602]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[27] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:47602]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[26] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:47602]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[25] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:47602]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[24] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:47602]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[23] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:47602]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[22] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:47602]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[21] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:47602]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[20] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:47602]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[19] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:47602]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[18] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:47602]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[17] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:47602]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[16] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:47602]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[15] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:47602]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[14] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:47602]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[13] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:47602]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[12] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:47602]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[11] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:47602]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[10] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:47602]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[9] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:47602]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[8] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:47602]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[6] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:47602]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[5] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:47602]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[4] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:47602]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[3] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:47602]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[2] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:47602]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[1] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:47602]
INFO: [Synth 8-3295] tying undriven pin \DSP48E1_SGL_EXP_IP.OLD_ADD.ADD :C_IN[0] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:47602]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
INFO: [Synth 8-3295] tying undriven pin i_calculate_Xf:b[33] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:72574]
INFO: [Synth 8-3295] tying undriven pin i_res_exp:b[8] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:72915]
INFO: [Synth 8-3295] tying undriven pin i_Xi_gt_bias_sub1:A[8] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:73013]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :A_IN[16] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:72681]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :A_IN[15] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:72681]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :A_IN[14] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:72681]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :A_IN[13] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:72681]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :A_IN[12] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:72681]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :A_IN[11] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:72681]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :A_IN[10] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:72681]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :A_IN[9] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:72681]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :A_IN[8] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:72681]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :A_IN[7] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:72681]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :A_IN[6] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:72681]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :C_IN[15] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:72681]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :C_IN[14] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:72681]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :C_IN[13] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:72681]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :C_IN[12] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:72681]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :C_IN[11] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:72681]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :C_IN[10] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:72681]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :C_IN[9] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:72681]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :C_IN[8] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:72681]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :C_IN[7] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:72681]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :C_IN[6] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:72681]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :C_IN[5] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:72681]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :C_IN[4] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:72681]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :C_IN[3] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:72681]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :C_IN[2] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:72681]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :C_IN[1] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:72681]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :C_IN[0] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:72681]
INFO: [Synth 8-3295] tying undriven pin \g_Fr_sp_dsp.i_calculate_Fr :D_IN[16] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:72681]
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:27581]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:47 ; elapsed = 00:01:54 . Memory (MB): peak = 653.125 ; gain = 441.320
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1315 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'dateport_0/inst/dateport_fsub_32ns_32ns_32_5_full_dsp_U125/dateport_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:49977]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'dateport_0/inst/grp_dateport_C1_conv_fu_402/dateport_fadd_32ns_32ns_32_5_full_dsp_U0/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:49977]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'dateport_0/inst/grp_dateport_C3_conv_fu_378/dateport_fadd_32ns_32ns_32_5_full_dsp_U12/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:49977]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'dateport_0/inst/grp_dateport_C5_conv_fu_474/dateport_fadd_32ns_32ns_32_5_full_dsp_U24/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:49977]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'dateport_0/inst/grp_dateport_DC1_layer_fu_342/dateport_fadd_32ns_32ns_32_5_full_dsp_U70/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:49977]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'dateport_0/inst/grp_dateport_DC1_layer_fu_342/dateport_fadd_32ns_32ns_32_5_full_dsp_U71/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:49977]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'dateport_0/inst/grp_dateport_DC3_layer_fu_354/dateport_fadd_32ns_32ns_32_5_full_dsp_U54/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:49977]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'dateport_0/inst/grp_dateport_DC3_layer_fu_354/dateport_fadd_32ns_32ns_32_5_full_dsp_U55/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:49977]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'dateport_0/inst/grp_dateport_DC5_layer_fu_488/dateport_fadd_32ns_32ns_32_5_full_dsp_U41/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:49977]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'dateport_0/inst/grp_dateport_DS2_layer_fu_392/dateport_fadd_32ns_32ns_32_5_full_dsp_U64/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:49977]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'dateport_0/inst/grp_dateport_DS4_layer_fu_464/dateport_fadd_32ns_32ns_32_5_full_dsp_U49/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:49977]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'dateport_0/inst/grp_dateport_O_layer_fu_328/dateport_fadd_32ns_32ns_32_5_full_dsp_U32/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:49977]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'dateport_0/inst/grp_dateport_O_layer_fu_328/dateport_fdiv_32ns_32ns_32_16_U34/dateport_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/COND_DET_A' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43770]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'dateport_0/inst/grp_dateport_O_layer_fu_328/dateport_fdiv_32ns_32ns_32_16_U34/dateport_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/COND_DET_B' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:43785]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'dateport_0/inst/grp_dateport_S2_pool_fu_502/dateport_fadd_32ns_32ns_32_5_full_dsp_U8/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:49977]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'dateport_0/inst/grp_dateport_S4_pool_fu_510/dateport_fadd_32ns_32ns_32_5_full_dsp_U20/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:49977]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'dateport_0/inst/grp_dateport_upadteall_fu_416/dateport_fsub_32ns_32ns_32_5_full_dsp_U107/dateport_ap_fsub_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:49977]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'dateport_0/inst/grp_dateport_update_C1_fu_316/dateport_fadd_32ns_32ns_32_5_full_dsp_U80/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:49977]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'dateport_0/inst/grp_dateport_update_C3_fu_366/dateport_fadd_32ns_32ns_32_5_full_dsp_U87/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:49977]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'dateport_0/inst/grp_dateport_update_C5_fu_452/dateport_fadd_32ns_32ns_32_5_full_dsp_U93/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:49977]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'dateport_0/inst/grp_dateport_update_OUT_fu_518/dateport_fadd_32ns_32ns_32_5_full_dsp_U101/dateport_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/NUMB_CMP' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/c9d50d03/hdl/floating_point_v7_0_vh_rfs.vhd:49977]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/Users/project_8/project_8.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'processing_system7_0/inst'
Finished Parsing XDC File [f:/Users/project_8/project_8.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [f:/Users/project_8/project_8.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [f:/Users/project_8/project_8.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0_board.xdc] for cell 'rst_processing_system7_0_50M'
Finished Parsing XDC File [f:/Users/project_8/project_8.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0_board.xdc] for cell 'rst_processing_system7_0_50M'
Parsing XDC File [f:/Users/project_8/project_8.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xdc] for cell 'rst_processing_system7_0_50M'
Finished Parsing XDC File [f:/Users/project_8/project_8.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/design_1_rst_processing_system7_0_50M_0.xdc] for cell 'rst_processing_system7_0_50M'
Parsing XDC File [F:/Users/project_8/project_8.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/Users/project_8/project_8.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Users/project_8/project_8.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 88 instances were transformed.
  FDE => FDRE: 75 instances
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 1044.730 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:20 ; elapsed = 00:02:27 . Memory (MB): peak = 1044.730 ; gain = 832.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:20 ; elapsed = 00:02:27 . Memory (MB): peak = 1044.730 ; gain = 832.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for processing_system7_0/inst. (constraint file  F:/Users/project_8/project_8.runs/synth_1/dont_touch.xdc, line 25).
Applied set_property DONT_TOUCH = true for dateport_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for processing_system7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for processing_system7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rst_processing_system7_0_50M. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:20 ; elapsed = 00:02:28 . Memory (MB): peak = 1044.730 ; gain = 832.926
---------------------------------------------------------------------------------
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'C1_d_addr9_reg_2467_reg[1:0]' into 'C1_d_addr5_cast_reg_2375_reg[1:0]' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C1.v:3661]
INFO: [Synth 8-4471] merging register 'j_1_cast8_reg_2646_reg[4:3]' into 'C1_d_addr5_cast_reg_2375_reg[1:0]' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C1.v:4231]
INFO: [Synth 8-4471] merging register 'C1_d_addr4_cast_reg_3053_reg[1:0]' into 'C1_d_addr5_cast_reg_2375_reg[1:0]' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C1.v:3692]
INFO: [Synth 8-4471] merging register 'C1_d_addr7_reg_3066_reg[1:0]' into 'C1_d_addr5_cast_reg_2375_reg[1:0]' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C1.v:3687]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C1.v:4191]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C1.v:4191]
WARNING: [Synth 8-3936] Found unconnected internal register 'C1_d_addr7_reg_3066_reg' and it is trimmed from '30' to '11' bits. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C1.v:1243]
WARNING: [Synth 8-3936] Found unconnected internal register 'C1_d_addr9_reg_2467_reg' and it is trimmed from '30' to '11' bits. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C1.v:1251]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_addr23_reg_2365_reg' and it is trimmed from '6' to '5' bits. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C1.v:1502]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_addr21_reg_3012_reg' and it is trimmed from '6' to '5' bits. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C1.v:1371]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C1.v:4191]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond2_fu_2221_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond11_fu_1028_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond10_fu_1040_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond9_fu_1112_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1138_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond4_fu_2104_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond3_fu_2175_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond1_fu_2271_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_2322_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten7_fu_1150_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond18_fu_1170_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond2_fu_2221_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond11_fu_1028_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond10_fu_1040_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond9_fu_1112_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1138_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond4_fu_2104_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond3_fu_2175_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond1_fu_2271_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_2322_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten7_fu_1150_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond18_fu_1170_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C1_dmapData_addr3_reg_3007" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "rom". This will be implemented in logic
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond_fu_294_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond3_fu_199_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond2_fu_216_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond1_fu_237_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'S2_d_addr4_reg_803_reg[0:0]' into 'S2_d_addr10_cast_reg_789_reg[0:0]' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DC1_layer.v:1098]
INFO: [Synth 8-4471] merging register 'C1_v_addr3_reg_808_reg[1:0]' into 'C1_v_addr1_cast_reg_794_reg[1:0]' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DC1_layer.v:1089]
INFO: [Synth 8-4471] merging register 'tmp_152_reg_878_reg[63:32]' into 'tmp_150_reg_828_reg[63:32]' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DC1_layer.v:1299]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_152_reg_878_reg' and it is trimmed from '32' to '13' bits. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DC1_layer.v:491]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_150_reg_828_reg' and it is trimmed from '32' to '13' bits. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DC1_layer.v:480]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond_fu_253_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "notrhs_fu_594_p2" won't be mapped to RAM because address size (23) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "notrhs8_fu_636_p2" won't be mapped to RAM because address size (23) is larger than maximum supported(18)
INFO: [Synth 8-4471] merging register 'C3_y_addr7_reg_780_reg[0:0]' into 'C3_y_addr5_reg_766_reg[0:0]' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DC3_layer.v:1082]
INFO: [Synth 8-4471] merging register 'tmp_114_reg_850_reg[63:32]' into 'tmp_112_reg_800_reg[63:32]' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DC3_layer.v:1290]
WARNING: [Synth 8-3936] Found unconnected internal register 'S4_d_addr15_reg_795_reg' and it is trimmed from '32' to '9' bits. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DC3_layer.v:465]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_114_reg_850_reg' and it is trimmed from '32' to '11' bits. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DC3_layer.v:488]
WARNING: [Synth 8-3936] Found unconnected internal register 'C3_y_addr10_reg_820_reg' and it is trimmed from '32' to '11' bits. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DC3_layer.v:463]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_112_reg_800_reg' and it is trimmed from '32' to '11' bits. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DC3_layer.v:467]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_249_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "notrhs_fu_566_p2" won't be mapped to RAM because address size (23) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "notrhs6_fu_608_p2" won't be mapped to RAM because address size (23) is larger than maximum supported(18)
INFO: [Synth 8-4471] merging register 'C3_d_addr9_reg_1624_reg[0:0]' into 'S2_y_addr13_cast_reg_1609_reg[0:0]' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C3.v:2431]
INFO: [Synth 8-4471] merging register 'S2_y_addr7_reg_1681_reg[0:0]' into 'S2_y_addr13_cast_reg_1609_reg[0:0]' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C3.v:2445]
INFO: [Synth 8-4471] merging register 'C3_d_addr7_reg_1698_reg[0:0]' into 'S2_y_addr13_cast_reg_1609_reg[0:0]' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C3.v:2420]
INFO: [Synth 8-4471] merging register 'm_1_cast_reg_1750_reg[3:3]' into 'S2_y_addr13_cast_reg_1609_reg[0:0]' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C3.v:2841]
INFO: [Synth 8-4471] merging register 'C3_d_addr8_reg_1976_reg[0:0]' into 'S2_y_addr13_cast_reg_1609_reg[0:0]' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C3.v:2429]
INFO: [Synth 8-4471] merging register 'C3_d_addr5_reg_1989_reg[0:0]' into 'S2_y_addr13_cast_reg_1609_reg[0:0]' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C3.v:2428]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C3.v:1365]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C3.v:1387]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C3.v:2437]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C3.v:2761]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C3.v:2437]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C3.v:2761]
WARNING: [Synth 8-3936] Found unconnected internal register 'S2_y_addr7_reg_1681_reg' and it is trimmed from '31' to '10' bits. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C3.v:893]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_addr16_reg_1604_reg' and it is trimmed from '6' to '5' bits. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C3.v:1121]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_s_reg_1971_reg' and it is trimmed from '5' to '4' bits. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C3.v:902]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_addr19_reg_1930_reg' and it is trimmed from '6' to '5' bits. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C3.v:988]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C3.v:2437]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C3.v:2761]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond2_fu_1449_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten9_fu_624_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond10_fu_664_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond9_fu_758_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_784_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond4_fu_1337_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond3_fu_1403_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_fu_1495_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_1546_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond14_fu_636_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten5_fu_796_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond15_fu_816_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond2_fu_1449_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten9_fu_624_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond10_fu_664_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond9_fu_758_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_784_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond4_fu_1337_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond3_fu_1403_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond1_fu_1495_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_1546_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond14_fu_636_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten5_fu_796_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond15_fu_816_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C3_d_addr5_reg_1989" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C3_d_addr7_reg_1698" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'C3_v_addr8_reg_1405_reg[0:0]' into 'C3_v_addr1_reg_1392_reg[0:0]' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C3_conv.v:1872]
INFO: [Synth 8-4471] merging register 'S2_y_addr7_reg_1537_reg[0:0]' into 'C3_v_addr1_reg_1392_reg[0:0]' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C3_conv.v:1886]
INFO: [Synth 8-4471] merging register 'C3_v_addr9_reg_1699_reg[0:0]' into 'C3_v_addr1_reg_1392_reg[0:0]' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C3_conv.v:1880]
INFO: [Synth 8-4471] merging register 'C3_v_addr11_reg_1712_reg[0:0]' into 'C3_v_addr1_reg_1392_reg[0:0]' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C3_conv.v:1874]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C3_conv.v:1136]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C3_conv.v:1152]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C3_conv.v:1890]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C3_conv.v:1862]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C3_conv.v:1890]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C3_conv.v:1862]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_69_reg_1725_reg' and it is trimmed from '32' to '11' bits. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C3_conv.v:962]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C3_conv.v:1890]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C3_conv.v:1862]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond2_fu_1209_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_477_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond5_fu_519_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond9_fu_570_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten3_fu_596_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond1_fu_1256_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_1307_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond4_fu_628_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_608_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_652_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_640_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "notrhs_fu_1357_p2" won't be mapped to RAM because address size (23) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "exitcond2_fu_1209_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_477_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond5_fu_519_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond9_fu_570_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten3_fu_596_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond1_fu_1256_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_1307_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond4_fu_628_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_608_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_652_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_640_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "notrhs_fu_1357_p2" won't be mapped to RAM because address size (23) is larger than maximum supported(18)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C3_v_addr11_reg_1712" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "C3_v_addr8_reg_1405" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'S2_d_addr3_reg_1599_reg[0:0]' into 'S2_d_addr1_cast_reg_1586_reg[0:0]' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DS2_layer.v:1889]
INFO: [Synth 8-4471] merging register 'p_addr_reg_1620_reg[0:0]' into 'S2_d_addr1_cast_reg_1586_reg[0:0]' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DS2_layer.v:2116]
INFO: [Synth 8-4471] merging register 'p_addr3_reg_1633_reg[0:0]' into 'S2_d_addr1_cast_reg_1586_reg[0:0]' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DS2_layer.v:2113]
INFO: [Synth 8-4471] merging register 'C3_d_addr4_reg_1655_reg[0:0]' into 'S2_d_addr1_cast_reg_1586_reg[0:0]' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DS2_layer.v:1870]
INFO: [Synth 8-4471] merging register 'p_addr1_reg_1660_reg[0:0]' into 'S2_d_addr1_cast_reg_1586_reg[0:0]' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DS2_layer.v:2111]
INFO: [Synth 8-4471] merging register 'C3_d_addr6_reg_1668_reg[0:0]' into 'S2_d_addr1_cast_reg_1586_reg[0:0]' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DS2_layer.v:1872]
INFO: [Synth 8-4471] merging register 'p_addr13_reg_1673_reg[0:0]' into 'S2_d_addr1_cast_reg_1586_reg[0:0]' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DS2_layer.v:2114]
INFO: [Synth 8-4471] merging register 'p_addr6_reg_1806_reg[0:0]' into 'S2_d_addr1_cast_reg_1586_reg[0:0]' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DS2_layer.v:2109]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DS2_layer.v:1621]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DS2_layer.v:1621]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DS2_layer.v:1606]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DS2_layer.v:1891]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DS2_layer.v:2122]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DS2_layer.v:1870]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DS2_layer.v:1872]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DS2_layer.v:1880]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DS2_layer.v:1891]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DS2_layer.v:2122]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DS2_layer.v:1870]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DS2_layer.v:1872]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DS2_layer.v:1880]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_addr11_reg_1885_reg' and it is trimmed from '32' to '13' bits. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DS2_layer.v:820]
WARNING: [Synth 8-3936] Found unconnected internal register 'S2_d_addr3_reg_1599_reg' and it is trimmed from '31' to '10' bits. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DS2_layer.v:856]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_addr15_reg_1686_reg' and it is trimmed from '32' to '13' bits. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DS2_layer.v:964]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DS2_layer.v:2122]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DS2_layer.v:1891]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DS2_layer.v:1870]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DS2_layer.v:1872]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DS2_layer.v:1880]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond12_fu_596_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_499_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond11_fu_545_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond5_fu_622_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond10_fu_664_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_fu_715_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond8_fu_741_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond7_fu_805_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond6_fu_895_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_946_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond13_fu_978_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_958_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten4_fu_1002_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten3_fu_990_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond12_fu_596_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond_fu_499_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond11_fu_545_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond5_fu_622_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond10_fu_664_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_fu_715_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond8_fu_741_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond7_fu_805_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond6_fu_895_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_946_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond13_fu_978_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_958_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten4_fu_1002_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten3_fu_990_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'ap_reg_ppstg_tmp_323_reg_1373_pp1_it1_reg[63:32]' into 'tmp_323_reg_1373_reg[63:32]' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C1_conv.v:1617]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C1_conv.v:1612]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C1_conv.v:1603]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C1_conv.v:1615]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C1_conv.v:1612]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C1_conv.v:1601]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C1_conv.v:1615]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_tmp_323_reg_1373_pp1_it1_reg' and it is trimmed from '32' to '13' bits. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C1_conv.v:770]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_323_reg_1373_reg' and it is trimmed from '32' to '13' bits. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C1_conv.v:735]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C1_conv.v:1612]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C1_conv.v:1601]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C1_conv.v:1615]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_422_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_610_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten9_fu_434_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_466_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten10_fu_622_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten11_fu_654_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "notrhs_fu_1089_p2" won't be mapped to RAM because address size (23) is larger than maximum supported(18)
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_422_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_610_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten9_fu_434_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_466_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten10_fu_622_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten11_fu_654_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "notrhs_fu_1089_p2" won't be mapped to RAM because address size (23) is larger than maximum supported(18)
INFO: [Synth 8-4471] merging register 'C1_dbias_addr_reg_1129_reg[2:0]' into 'C1_bias_addr_reg_1124_reg[2:0]' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_upadteall.v:1093]
INFO: [Synth 8-4471] merging register 'C1_mapData_addr_reg_1142_reg[7:0]' into 'C1_dmapData_addr_reg_1147_reg[7:0]' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_upadteall.v:1110]
INFO: [Synth 8-4471] merging register 'C3_dbias_addr_reg_1259_reg[3:0]' into 'C3_bias_addr_reg_1254_reg[3:0]' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_upadteall.v:1144]
INFO: [Synth 8-4471] merging register 'C3_mapData_addr_reg_1232_reg[11:0]' into 'C3_dmapData_addr_reg_1238_reg[11:0]' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_upadteall.v:1161]
INFO: [Synth 8-4471] merging register 'C5_dbias_addr_reg_1311_reg[4:0]' into 'C5_bias_addr_reg_1306_reg[4:0]' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_upadteall.v:1196]
INFO: [Synth 8-4471] merging register 'C5_mapData_addr_reg_1337_reg[13:0]' into 'C5_dmapData_addr_reg_1342_reg[13:0]' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_upadteall.v:1213]
INFO: [Synth 8-4471] merging register 'output_dbias_addr_reg_1421_reg[3:0]' into 'output_bias_addr_reg_1416_reg[3:0]' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_upadteall.v:1386]
INFO: [Synth 8-4471] merging register 'output_wei_addr_reg_1388_reg[8:0]' into 'output_dwei_addr_reg_1393_reg[8:0]' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_upadteall.v:1403]
INFO: [Synth 8-4471] merging register 'tmp_111_reg_1282_reg[63:5]' into 'tmp_s_reg_1181_reg[63:5]' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_upadteall.v:3551]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_s_reg_1181_reg' and it is trimmed from '5' to '4' bits. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_upadteall.v:1179]
WARNING: [Synth 8-3936] Found unconnected internal register 'C5_mapData_addr10_reg_1324_reg' and it is trimmed from '32' to '14' bits. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_upadteall.v:1221]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond10_fu_652_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_702_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_874_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_902_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_1021_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten6_fu_714_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond10_fu_652_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_702_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_874_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_902_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_1021_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten6_fu_714_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C5.v:1046]
WARNING: [Synth 8-3936] Found unconnected internal register 'C5_dmapData_addr5_reg_854_reg' and it is trimmed from '32' to '14' bits. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C5.v:528]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_p_addr16_reg_787_pp0_it1_reg' and it is trimmed from '6' to '5' bits. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C5.v:573]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_addr16_reg_787_reg' and it is trimmed from '6' to '5' bits. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C5.v:555]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_addr_reg_859_reg' and it is trimmed from '6' to '5' bits. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C5.v:529]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_711_p2" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C5_conv.v:969]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C5_conv.v:967]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C5_conv.v:969]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C5_conv.v:966]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C5_conv.v:969]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C5_conv.v:966]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "notrhs_fu_575_p2" won't be mapped to RAM because address size (23) is larger than maximum supported(18)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "notrhs_fu_301_p2" won't be mapped to RAM because address size (23) is larger than maximum supported(18)
INFO: [Synth 8-4471] merging register 'C1_y_addr3_reg_498_reg[1:0]' into 'C1_y_addr1_cast_reg_484_reg[1:0]' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_S2_pool.v:755]
INFO: [Synth 8-4471] merging register 'S2_y_addr3_reg_510_reg[0:0]' into 'S2_y_addr1_cast_reg_490_reg[0:0]' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_S2_pool.v:764]
WARNING: [Synth 8-3936] Found unconnected internal register 'C1_y_addr4_reg_533_reg' and it is trimmed from '31' to '12' bits. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_S2_pool.v:329]
WARNING: [Synth 8-3936] Found unconnected internal register 'C1_y_addr3_reg_498_reg' and it is trimmed from '30' to '11' bits. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_S2_pool.v:319]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'C3_y_addr3_reg_470_reg[0:0]' into 'C3_y_addr1_reg_456_reg[0:0]' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_S4_pool.v:750]
WARNING: [Synth 8-3936] Found unconnected internal register 'S4_y_addr4_reg_510_reg' and it is trimmed from '32' to '9' bits. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_S4_pool.v:327]
WARNING: [Synth 8-3936] Found unconnected internal register 'C3_y_addr4_reg_505_reg' and it is trimmed from '31' to '10' bits. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_S4_pool.v:325]
WARNING: [Synth 8-3936] Found unconnected internal register 'C3_y_addr7_reg_500_reg' and it is trimmed from '32' to '11' bits. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_S4_pool.v:326]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'resid_addr3_reg_884_reg' and it is trimmed from '31' to '6' bits. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport.v:2479]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "notrhs6_fu_784_p2" won't be mapped to RAM because address size (23) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "tmp_8_fu_841_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "notrhs_fu_766_p2" won't be mapped to RAM because address size (23) is larger than maximum supported(18)
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/sequence.vhd:222]
INFO: [Synth 8-5562] The signal ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (9 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (9 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (9 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-5562] The signal ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-5562] The signal ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (9 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (5 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:51 ; elapsed = 00:03:06 . Memory (MB): peak = 1044.730 ; gain = 832.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |dateport__GB0 |           1|     29149|
|2     |dateport__GB1 |           1|     13156|
|3     |dateport__GB2 |           1|     10316|
|4     |dateport__GB3 |           1|     12782|
|5     |dateport__GB4 |           1|     16218|
|6     |dateport__GB5 |           1|     26798|
|7     |design_1__GC0 |           1|      2860|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:02:54 ; elapsed = 00:03:08 . Memory (MB): peak = 1044.730 ; gain = 832.926
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[25].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '25' bits. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '23' bits. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[21].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '21' bits. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[19].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '19' bits. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[17].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '17' bits. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[15].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '15' bits. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[13].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '13' bits. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[11].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '11' bits. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[9].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '9' bits. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[7].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '7' bits. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '5' bits. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[3].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '3' bits. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '1' bits. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-4471] merging register 'EXP_OP.OP/i_Sx/i_pipe/opt_has_pipe.first_q_reg[0:0]' into 'EXP_OP.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.first_q_reg[0:0]' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-4471] merging register 'EXP_OP.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0:0]' into 'EXP_OP.OP/i_Sx_at_Xi/i_pipe/opt_has_pipe.first_q_reg[0:0]' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:425]
INFO: [Synth 8-4471] merging register 'EXP_OP.OP/i_renorm_and_round/EXP_INC_RND1_DELAY/i_pipe/opt_has_pipe.first_q_reg[0:0]' into 'EXP_OP.OP/i_shift_to_fixed/DEL_SIGN/i_pipe/opt_has_pipe.first_q_reg[0:0]' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-4471] merging register 'EXP_OP.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0:0]' into 'EXP_OP.OP/i_Sx_at_Xf/i_pipe/opt_has_pipe.first_q_reg[0:0]' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-4471] merging register 'EXP_OP.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0:0]' into 'EXP_OP.OP/i_Sx_at_op/i_pipe/opt_has_pipe.first_q_reg[0:0]' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-4471] merging register 'EXP_OP.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0:0]' into 'EXP_OP.OP/i_Sx_at_op/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0:0]' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-4471] merging register 'EXP_OP.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0:0]' into 'EXP_OP.OP/i_Sx_at_op/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0:0]' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:438]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '36' to '35' bits. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.OP/i_renorm_and_round/NORMALIZE_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '2' to '1' bits. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
ROM size is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
ROM size is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_upadteall.v:3065]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-4471] merging register 'dateport_fmul_32ns_32ns_32_4_max_dsp_U95/din1_buf1_reg[31:0]' into 'dateport_fmul_32ns_32ns_32_4_max_dsp_U94/din1_buf1_reg[31:0]' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_fmul_32ns_32ns_32_4_max_dsp.v:54]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C5_conv.v:968]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C5_conv.v:965]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C5_conv.v:966]
INFO: [Synth 8-5545] ROM "notrhs_fu_575_p2" won't be mapped to RAM because address size (23) is larger than maximum supported(18)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-5545] ROM "notrhs_fu_301_p2" won't be mapped to RAM because address size (23) is larger than maximum supported(18)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '32' to '26' bits. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-5545] ROM "tmp_8_fu_841_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "notrhs_fu_766_p2" won't be mapped to RAM because address size (23) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "notrhs6_fu_784_p2" won't be mapped to RAM because address size (23) is larger than maximum supported(18)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C3.v:2453]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C3.v:2451]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C3.v:2450]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C3.v:2761]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C3.v:2747]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C3.v:2437]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C3_conv.v:1888]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C3_conv.v:1891]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C3_conv.v:1865]
INFO: [Synth 8-5545] ROM "notrhs_fu_1357_p2" won't be mapped to RAM because address size (23) is larger than maximum supported(18)
INFO: [Synth 8-4471] merging register 'resid_addr3_reg_884_reg[0:0]' into 'grp_dateport_S4_pool_fu_510/C3_y_addr1_reg_456_reg[0:0]' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport.v:5223]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DS2_layer.v:1870]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DS2_layer.v:2122]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DS2_layer.v:1881]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DS2_layer.v:1872]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-4471] merging register 'grp_dateport_DC3_layer_fu_354/dateport_fadd_32ns_32ns_32_5_full_dsp_U55/din1_buf1_reg[31:0]' into 'grp_dateport_DC3_layer_fu_354/dateport_fadd_32ns_32ns_32_5_full_dsp_U54/din1_buf1_reg[31:0]' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_fadd_32ns_32ns_32_5_full_dsp.v:54]
INFO: [Synth 8-5545] ROM "grp_dateport_DC3_layer_fu_354/notrhs_fu_566_p2" won't be mapped to RAM because address size (23) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "grp_dateport_DC3_layer_fu_354/notrhs6_fu_608_p2" won't be mapped to RAM because address size (23) is larger than maximum supported(18)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C1_conv.v:1612]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_C1_conv.v:1601]
INFO: [Synth 8-5545] ROM "notrhs_fu_1089_p2" won't be mapped to RAM because address size (23) is larger than maximum supported(18)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-4471] merging register 'grp_dateport_DC1_layer_fu_342/dateport_fadd_32ns_32ns_32_5_full_dsp_U71/din1_buf1_reg[31:0]' into 'grp_dateport_DC1_layer_fu_342/dateport_fadd_32ns_32ns_32_5_full_dsp_U70/din1_buf1_reg[31:0]' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_fadd_32ns_32ns_32_5_full_dsp.v:54]
INFO: [Synth 8-4471] merging register 'grp_dateport_DC1_layer_fu_342/S2_d_addr10_cast_reg_789_reg[0:0]' into 'grp_dateport_S2_pool_fu_502/S2_y_addr1_cast_reg_490_reg[0:0]' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DC1_layer.v:1096]
INFO: [Synth 8-4471] merging register 'grp_dateport_DC1_layer_fu_342/C1_v_addr1_cast_reg_794_reg[1:0]' into 'grp_dateport_S2_pool_fu_502/C1_y_addr1_cast_reg_484_reg[1:0]' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DC1_layer.v:1086]
INFO: [Synth 8-4471] merging register 'grp_dateport_DC1_layer_fu_342/C1_v_addr9_reg_814_reg[2:0]' into 'grp_dateport_S2_pool_fu_502/C1_y_addr9_reg_504_reg[2:0]' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DC1_layer.v:1088]
INFO: [Synth 8-4471] merging register 'grp_dateport_DC1_layer_fu_342/C1_v_addr4_reg_853_reg[0:0]' into 'grp_dateport_S2_pool_fu_502/C1_y_addr4_reg_533_reg[0:0]' [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DC1_layer.v:1270]
INFO: [Synth 8-5545] ROM "grp_dateport_DC1_layer_fu_342/notrhs_fu_594_p2" won't be mapped to RAM because address size (23) is larger than maximum supported(18)
INFO: [Synth 8-5545] ROM "grp_dateport_DC1_layer_fu_342/notrhs8_fu_636_p2" won't be mapped to RAM because address size (23) is larger than maximum supported(18)
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_DS4_layer.v:1158]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [f:/Users/project_8/project_8.srcs/sources_1/ipshared/xilinx.com/dateport_v1_0/d0c38b8e/hdl/verilog/dateport_update_C1.v:4191]
WARNING: [Synth 8-3917] design dateport__GB5 has port s_axi_AXILiteS_BRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design dateport__GB5 has port s_axi_AXILiteS_BRESP[0] driven by constant 0
WARNING: [Synth 8-3917] design dateport__GB5 has port s_axi_AXILiteS_RRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design dateport__GB5 has port s_axi_AXILiteS_RRESP[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:02:58 ; elapsed = 00:03:49 . Memory (MB): peak = 1044.730 ; gain = 832.926
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:02:58 ; elapsed = 00:03:49 . Memory (MB): peak = 1044.730 ; gain = 832.926

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |dateport__GB0 |           1|     32965|
|2     |dateport__GB1 |           1|     14442|
|3     |dateport__GB2 |           1|     11187|
|4     |dateport__GB3 |           1|     13979|
|5     |dateport__GB4 |           1|     17612|
|6     |dateport__GB5 |           1|     28152|
|7     |design_1__GC0 |           1|      2981|
+------+--------------+------------+----------+
INFO: [Synth 8-5562] The signal S4_y_U/dateport_S4_y_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (9 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal output_wei_U/dateport_output_wei_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (9 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal C1_dmapData_U/dateport_C1_dmapData_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3971] The signal C3_dmapData_U/dateport_C3_dmapData_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-5562] The signal output_dwei_U/dateport_output_dwei_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (9 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal tmp_U/dateport_update_C5_tmp_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (5 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3971] The signal tmp_U/dateport_update_C5_tmp_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal C3_d_U/dateport_C3_d_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal C1_d_U/dateport_C1_d_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-5562] The signal C1_mapData_U/dateport_C1_mapData_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (8 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5562] The signal S4_d_U/dateport_S4_d_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (9 address bits)* is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3971] The signal S4_d_U/dateport_S4_d_ram_U/ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_1119_reg[31] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_1119_reg[30] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_1119_reg[29] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_1119_reg[28] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_1119_reg[27] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_1119_reg[26] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_1119_reg[25] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_1119_reg[24] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_1119_reg[23] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_1119_reg[22] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_1119_reg[21] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_1119_reg[20] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_1119_reg[19] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_1119_reg[18] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_1119_reg[17] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_1119_reg[16] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_1119_reg[15] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_1119_reg[14] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_1119_reg[13] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_1119_reg[12] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_1119_reg[11] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_1119_reg[10] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_1119_reg[9] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C1_mapData_addr3_reg_1119_reg[8] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C5_mapData_addr8_reg_1301_reg[31] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C5_mapData_addr8_reg_1301_reg[30] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C5_mapData_addr8_reg_1301_reg[29] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C5_mapData_addr8_reg_1301_reg[28] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C5_mapData_addr8_reg_1301_reg[27] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C5_mapData_addr8_reg_1301_reg[26] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C5_mapData_addr8_reg_1301_reg[25] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C5_mapData_addr8_reg_1301_reg[24] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C5_mapData_addr8_reg_1301_reg[23] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C5_mapData_addr8_reg_1301_reg[22] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C5_mapData_addr8_reg_1301_reg[21] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C5_mapData_addr8_reg_1301_reg[20] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C5_mapData_addr8_reg_1301_reg[19] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C5_mapData_addr8_reg_1301_reg[18] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C5_mapData_addr8_reg_1301_reg[17] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C5_mapData_addr8_reg_1301_reg[16] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C5_mapData_addr8_reg_1301_reg[15] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\C5_mapData_addr8_reg_1301_reg[14] ) is unused and will be removed from module dateport_upadteall.
WARNING: [Synth 8-3332] Sequential element (\S4_y_addr2_reg_775_reg[31] ) is unused and will be removed from module dateport_update_C5.
WARNING: [Synth 8-3332] Sequential element (\S4_y_addr2_reg_775_reg[30] ) is unused and will be removed from module dateport_update_C5.
WARNING: [Synth 8-3332] Sequential element (\S4_y_addr2_reg_775_reg[29] ) is unused and will be removed from module dateport_update_C5.
WARNING: [Synth 8-3332] Sequential element (\S4_y_addr2_reg_775_reg[28] ) is unused and will be removed from module dateport_update_C5.
WARNING: [Synth 8-3332] Sequential element (\S4_y_addr2_reg_775_reg[27] ) is unused and will be removed from module dateport_update_C5.
WARNING: [Synth 8-3332] Sequential element (\S4_y_addr2_reg_775_reg[26] ) is unused and will be removed from module dateport_update_C5.
WARNING: [Synth 8-3332] Sequential element (\S4_y_addr2_reg_775_reg[25] ) is unused and will be removed from module dateport_update_C5.
WARNING: [Synth 8-3332] Sequential element (\S4_y_addr2_reg_775_reg[24] ) is unused and will be removed from module dateport_update_C5.
WARNING: [Synth 8-3332] Sequential element (\S4_y_addr2_reg_775_reg[23] ) is unused and will be removed from module dateport_update_C5.
WARNING: [Synth 8-3332] Sequential element (\S4_y_addr2_reg_775_reg[22] ) is unused and will be removed from module dateport_update_C5.
WARNING: [Synth 8-3332] Sequential element (\S4_y_addr2_reg_775_reg[21] ) is unused and will be removed from module dateport_update_C5.
WARNING: [Synth 8-3332] Sequential element (\S4_y_addr2_reg_775_reg[20] ) is unused and will be removed from module dateport_update_C5.
WARNING: [Synth 8-3332] Sequential element (\S4_y_addr2_reg_775_reg[19] ) is unused and will be removed from module dateport_update_C5.
WARNING: [Synth 8-3332] Sequential element (\S4_y_addr2_reg_775_reg[18] ) is unused and will be removed from module dateport_update_C5.
WARNING: [Synth 8-3332] Sequential element (\S4_y_addr2_reg_775_reg[17] ) is unused and will be removed from module dateport_update_C5.
WARNING: [Synth 8-3332] Sequential element (\S4_y_addr2_reg_775_reg[16] ) is unused and will be removed from module dateport_update_C5.
WARNING: [Synth 8-3332] Sequential element (\S4_y_addr2_reg_775_reg[15] ) is unused and will be removed from module dateport_update_C5.
WARNING: [Synth 8-3332] Sequential element (\S4_y_addr2_reg_775_reg[14] ) is unused and will be removed from module dateport_update_C5.
WARNING: [Synth 8-3332] Sequential element (\S4_y_addr2_reg_775_reg[13] ) is unused and will be removed from module dateport_update_C5.
WARNING: [Synth 8-3332] Sequential element (\S4_y_addr2_reg_775_reg[12] ) is unused and will be removed from module dateport_update_C5.
WARNING: [Synth 8-3332] Sequential element (\S4_y_addr2_reg_775_reg[11] ) is unused and will be removed from module dateport_update_C5.
WARNING: [Synth 8-3332] Sequential element (\S4_y_addr2_reg_775_reg[10] ) is unused and will be removed from module dateport_update_C5.
WARNING: [Synth 8-3332] Sequential element (\S4_y_addr2_reg_775_reg[9] ) is unused and will be removed from module dateport_update_C5.
WARNING: [Synth 8-3332] Sequential element (\C5_dmapData_addr3_reg_841_reg[31] ) is unused and will be removed from module dateport_update_C5.
WARNING: [Synth 8-3332] Sequential element (\C5_dmapData_addr3_reg_841_reg[30] ) is unused and will be removed from module dateport_update_C5.
WARNING: [Synth 8-3332] Sequential element (\C5_dmapData_addr3_reg_841_reg[29] ) is unused and will be removed from module dateport_update_C5.
WARNING: [Synth 8-3332] Sequential element (\C5_dmapData_addr3_reg_841_reg[28] ) is unused and will be removed from module dateport_update_C5.
WARNING: [Synth 8-3332] Sequential element (\C5_dmapData_addr3_reg_841_reg[27] ) is unused and will be removed from module dateport_update_C5.
WARNING: [Synth 8-3332] Sequential element (\C5_dmapData_addr3_reg_841_reg[26] ) is unused and will be removed from module dateport_update_C5.
WARNING: [Synth 8-3332] Sequential element (\C5_dmapData_addr3_reg_841_reg[25] ) is unused and will be removed from module dateport_update_C5.
WARNING: [Synth 8-3332] Sequential element (\C5_dmapData_addr3_reg_841_reg[24] ) is unused and will be removed from module dateport_update_C5.
WARNING: [Synth 8-3332] Sequential element (\C5_dmapData_addr3_reg_841_reg[23] ) is unused and will be removed from module dateport_update_C5.
WARNING: [Synth 8-3332] Sequential element (\C5_dmapData_addr3_reg_841_reg[22] ) is unused and will be removed from module dateport_update_C5.
WARNING: [Synth 8-3332] Sequential element (\C5_dmapData_addr3_reg_841_reg[21] ) is unused and will be removed from module dateport_update_C5.
WARNING: [Synth 8-3332] Sequential element (\C5_dmapData_addr3_reg_841_reg[20] ) is unused and will be removed from module dateport_update_C5.
WARNING: [Synth 8-3332] Sequential element (\C5_dmapData_addr3_reg_841_reg[19] ) is unused and will be removed from module dateport_update_C5.
WARNING: [Synth 8-3332] Sequential element (\C5_dmapData_addr3_reg_841_reg[18] ) is unused and will be removed from module dateport_update_C5.
WARNING: [Synth 8-3332] Sequential element (\C5_dmapData_addr3_reg_841_reg[17] ) is unused and will be removed from module dateport_update_C5.
WARNING: [Synth 8-3332] Sequential element (\C5_dmapData_addr3_reg_841_reg[16] ) is unused and will be removed from module dateport_update_C5.
WARNING: [Synth 8-3332] Sequential element (\C5_dmapData_addr3_reg_841_reg[15] ) is unused and will be removed from module dateport_update_C5.
WARNING: [Synth 8-3332] Sequential element (\C5_dmapData_addr3_reg_841_reg[14] ) is unused and will be removed from module dateport_update_C5.
WARNING: [Synth 8-3332] Sequential element (\C5_mapData_addr4_reg_662_reg[31] ) is unused and will be removed from module dateport_C5_conv.
WARNING: [Synth 8-3332] Sequential element (\C5_mapData_addr4_reg_662_reg[30] ) is unused and will be removed from module dateport_C5_conv.
WARNING: [Synth 8-3332] Sequential element (\C5_mapData_addr4_reg_662_reg[29] ) is unused and will be removed from module dateport_C5_conv.
WARNING: [Synth 8-3332] Sequential element (\C5_mapData_addr4_reg_662_reg[28] ) is unused and will be removed from module dateport_C5_conv.
WARNING: [Synth 8-3332] Sequential element (\C5_mapData_addr4_reg_662_reg[27] ) is unused and will be removed from module dateport_C5_conv.
WARNING: [Synth 8-3332] Sequential element (\C5_mapData_addr4_reg_662_reg[26] ) is unused and will be removed from module dateport_C5_conv.
WARNING: [Synth 8-3332] Sequential element (\C5_mapData_addr4_reg_662_reg[25] ) is unused and will be removed from module dateport_C5_conv.
WARNING: [Synth 8-3332] Sequential element (\C5_mapData_addr4_reg_662_reg[24] ) is unused and will be removed from module dateport_C5_conv.
WARNING: [Synth 8-3332] Sequential element (\C5_mapData_addr4_reg_662_reg[23] ) is unused and will be removed from module dateport_C5_conv.
WARNING: [Synth 8-3332] Sequential element (\C5_mapData_addr4_reg_662_reg[22] ) is unused and will be removed from module dateport_C5_conv.
WARNING: [Synth 8-3332] Sequential element (\C5_mapData_addr4_reg_662_reg[21] ) is unused and will be removed from module dateport_C5_conv.
WARNING: [Synth 8-3332] Sequential element (\C5_mapData_addr4_reg_662_reg[20] ) is unused and will be removed from module dateport_C5_conv.
WARNING: [Synth 8-3332] Sequential element (\C5_mapData_addr4_reg_662_reg[19] ) is unused and will be removed from module dateport_C5_conv.
WARNING: [Synth 8-3332] Sequential element (\C5_mapData_addr4_reg_662_reg[18] ) is unused and will be removed from module dateport_C5_conv.
WARNING: [Synth 8-3332] Sequential element (\C5_mapData_addr4_reg_662_reg[17] ) is unused and will be removed from module dateport_C5_conv.
WARNING: [Synth 8-3332] Sequential element (\C5_mapData_addr4_reg_662_reg[16] ) is unused and will be removed from module dateport_C5_conv.
WARNING: [Synth 8-3332] Sequential element (\C5_mapData_addr4_reg_662_reg[15] ) is unused and will be removed from module dateport_C5_conv.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dateport_update_C5_fu_452/\tmp_154_trn_cast1_reg_756_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dateport_update_C5_fu_452/\C5_dmapData_addr3_reg_841_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dateport_upadteall_fu_416/\C5_mapData_addr16_cast_reg_1288_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dateport_upadteall_fu_416/\C5_mapData_addr8_reg_1301_reg[13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_dateport_upadteall_fu_416/\dateport_fmul_32ns_32ns_32_4_max_dsp_U108/din1_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dateport_C5_conv_fu_474/\C5_mapData_addr1_cast_reg_628_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dateport_DC5_layer_fu_488/\output_wei_addr1_reg_354_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_dateport_O_layer_fu_328/\dateport_fdiv_32ns_32ns_32_16_U34/din0_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dateport_O_layer_fu_328/\dateport_fdiv_32ns_32ns_32_16_U34/din0_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dateport_upadteall_fu_416/\tmp_173_trn_cast_reg_1375_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dateport_C5_conv_fu_474/\C5_mapData_addr4_reg_662_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dateport_update_C3_fu_366/\p_shl79_cast_reg_1614_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dateport_update_C3_fu_366/\p_shl80_cast_reg_1619_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dateport_update_C3_fu_366/\p_shl80_cast_reg_1619_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dateport_update_C3_fu_366/\p_shl80_cast_reg_1619_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dateport_update_C3_fu_366/\p_shl80_cast_reg_1619_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dateport_update_C3_fu_366/\p_shl79_cast_reg_1614_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dateport_update_C3_fu_366/\p_shl79_cast_reg_1614_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dateport_update_C3_fu_366/\p_shl79_cast_reg_1614_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_update_OUT_fu_518/tmp_trn_cast_reg_255_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dateport_update_C3_fu_366/\S2_y_addr13_cast_reg_1609_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_6_19/\grp_dateport_S4_pool_fu_510/j_reg_114_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_S4_pool_fu_510/C3_y_addr9_reg_476_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_dateport_S4_pool_fu_510/C3_y_addr9_reg_476_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_S4_pool_fu_510/C3_y_addr1_reg_456_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_C3_conv_fu_378/C3_v_addr1_reg_1392_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_dateport_S4_pool_fu_510/C3_y_addr4_reg_505_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_S4_pool_fu_510/dateport_fmul_32ns_32ns_32_4_max_dsp_U21/din1_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_S4_pool_fu_510/dateport_fmul_32ns_32ns_32_4_max_dsp_U21/din1_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_S4_pool_fu_510/dateport_fmul_32ns_32ns_32_4_max_dsp_U21/din1_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_S4_pool_fu_510/dateport_fmul_32ns_32ns_32_4_max_dsp_U21/din1_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_S4_pool_fu_510/dateport_fmul_32ns_32ns_32_4_max_dsp_U21/din1_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_S4_pool_fu_510/dateport_fmul_32ns_32ns_32_4_max_dsp_U21/din1_buf1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_S4_pool_fu_510/dateport_fmul_32ns_32ns_32_4_max_dsp_U21/din1_buf1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_S4_pool_fu_510/dateport_fmul_32ns_32ns_32_4_max_dsp_U21/din1_buf1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_S4_pool_fu_510/dateport_fmul_32ns_32ns_32_4_max_dsp_U21/din1_buf1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_S4_pool_fu_510/dateport_fmul_32ns_32ns_32_4_max_dsp_U21/din1_buf1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_S4_pool_fu_510/dateport_fmul_32ns_32ns_32_4_max_dsp_U21/din1_buf1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_S4_pool_fu_510/dateport_fmul_32ns_32ns_32_4_max_dsp_U21/din1_buf1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_S4_pool_fu_510/dateport_fmul_32ns_32ns_32_4_max_dsp_U21/din1_buf1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_S4_pool_fu_510/dateport_fmul_32ns_32ns_32_4_max_dsp_U21/din1_buf1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_S4_pool_fu_510/dateport_fmul_32ns_32ns_32_4_max_dsp_U21/din1_buf1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_S4_pool_fu_510/dateport_fmul_32ns_32ns_32_4_max_dsp_U21/din1_buf1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_S4_pool_fu_510/dateport_fmul_32ns_32ns_32_4_max_dsp_U21/din1_buf1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_S4_pool_fu_510/dateport_fmul_32ns_32ns_32_4_max_dsp_U21/din1_buf1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_S4_pool_fu_510/dateport_fmul_32ns_32ns_32_4_max_dsp_U21/din1_buf1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_S4_pool_fu_510/dateport_fmul_32ns_32ns_32_4_max_dsp_U21/din1_buf1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_S4_pool_fu_510/dateport_fmul_32ns_32ns_32_4_max_dsp_U21/din1_buf1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_S4_pool_fu_510/dateport_fmul_32ns_32ns_32_4_max_dsp_U21/din1_buf1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_S4_pool_fu_510/dateport_fmul_32ns_32ns_32_4_max_dsp_U21/din1_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_dateport_S4_pool_fu_510/dateport_fmul_32ns_32ns_32_4_max_dsp_U21/din1_buf1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_S4_pool_fu_510/dateport_fmul_32ns_32ns_32_4_max_dsp_U21/din1_buf1_reg[24] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_dateport_S4_pool_fu_510/dateport_fmul_32ns_32ns_32_4_max_dsp_U21/din1_buf1_reg[25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_dateport_S4_pool_fu_510/dateport_fmul_32ns_32ns_32_4_max_dsp_U21/din1_buf1_reg[26] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_dateport_S4_pool_fu_510/dateport_fmul_32ns_32ns_32_4_max_dsp_U21/din1_buf1_reg[27] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_dateport_S4_pool_fu_510/dateport_fmul_32ns_32ns_32_4_max_dsp_U21/din1_buf1_reg[28] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_dateport_S4_pool_fu_510/dateport_fmul_32ns_32ns_32_4_max_dsp_U21/din1_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_S4_pool_fu_510/dateport_fmul_32ns_32ns_32_4_max_dsp_U21/din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_S4_pool_fu_510/dateport_fmul_32ns_32ns_32_4_max_dsp_U21/din1_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_C3_conv_fu_378/S2_y_addr6_reg_1510_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_17_10/\grp_dateport_DC3_layer_fu_354/j_reg_184_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/C3_y_addr9_reg_786_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_dateport_DC3_layer_fu_354/C3_y_addr9_reg_786_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U57/din1_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U57/din1_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U57/din1_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U57/din1_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U57/din1_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U57/din1_buf1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U57/din1_buf1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U57/din1_buf1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U57/din1_buf1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U57/din1_buf1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U57/din1_buf1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U57/din1_buf1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U57/din1_buf1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U57/din1_buf1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U57/din1_buf1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U57/din1_buf1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U57/din1_buf1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U57/din1_buf1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U57/din1_buf1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U57/din1_buf1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U57/din1_buf1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U57/din1_buf1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U57/din1_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U57/din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U57/din1_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U56/din1_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U56/din1_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U56/din1_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U56/din1_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U56/din1_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U56/din1_buf1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U56/din1_buf1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U56/din1_buf1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U56/din1_buf1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U56/din1_buf1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U56/din1_buf1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_dateport_DC3_layer_fu_354/dateport_fmul_32ns_32ns_32_4_max_dsp_U56/din1_buf1_reg[11] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:03:05 ; elapsed = 00:04:23 . Memory (MB): peak = 1044.730 ; gain = 832.926
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:03:05 ; elapsed = 00:04:23 . Memory (MB): peak = 1044.730 ; gain = 832.926

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |dateport__GB0 |           1|     28804|
|2     |dateport__GB1 |           1|     13365|
|3     |dateport__GB2 |           1|      7717|
|4     |dateport__GB3 |           1|      9826|
|5     |dateport__GB4 |           1|     13948|
|6     |dateport__GB5 |           1|     24982|
|7     |design_1__GC0 |           1|      2194|
+------+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:03:05 ; elapsed = 00:04:23 . Memory (MB): peak = 1044.730 ; gain = 832.926
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:27 ; elapsed = 00:04:45 . Memory (MB): peak = 1211.055 ; gain = 999.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:57 ; elapsed = 00:05:15 . Memory (MB): peak = 1314.793 ; gain = 1102.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------------+------------+----------+
|      |RTL Partition             |Replication |Instances |
+------+--------------------------+------------+----------+
|1     |dateport__GB2             |           1|      7717|
|2     |dateport__GB3             |           1|      9826|
|3     |dateport__GB4             |           1|     13948|
|4     |dateport__GB5             |           1|     24982|
|5     |design_1__GC0             |           1|      2194|
|6     |design_1_dateport_0_2_GT0 |           1|     42126|
+------+--------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance \inst/grp_dateport_C3_conv_fu_378/C3_v_U/dateport_C3_conv_C3_v_ram_U/ram_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/grp_dateport_C3_conv_fu_378/C3_v_U/dateport_C3_conv_C3_v_ram_U/ram_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C3_y_U/dateport_C3_y_ram_U/ram_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C3_y_U/dateport_C3_y_ram_U/ram_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C3_y_U/dateport_C3_y_ram_U/ram_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C3_y_U/dateport_C3_y_ram_U/ram_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C3_mapData_U/dateport_C3_mapData_ram_U/ram_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C3_mapData_U/dateport_C3_mapData_ram_U/ram_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C3_mapData_U/dateport_C3_mapData_ram_U/ram_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C3_mapData_U/dateport_C3_mapData_ram_U/ram_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C3_mapData_U/dateport_C3_mapData_ram_U/ram_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C3_mapData_U/dateport_C3_mapData_ram_U/ram_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C3_mapData_U/dateport_C3_mapData_ram_U/ram_reg_3  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C3_mapData_U/dateport_C3_mapData_ram_U/ram_reg_3  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/grp_dateport_DS2_layer_fu_392/tmp1_U/dateport_DS2_layer_tmp1_ram_U/ram_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/grp_dateport_DS2_layer_fu_392/tmp1_U/dateport_DS2_layer_tmp1_ram_U/ram_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/grp_dateport_DS2_layer_fu_392/tmp1_U/dateport_DS2_layer_tmp1_ram_U/ram_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/grp_dateport_DS2_layer_fu_392/tmp1_U/dateport_DS2_layer_tmp1_ram_U/ram_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/grp_dateport_DS2_layer_fu_392/tmp1_U/dateport_DS2_layer_tmp1_ram_U/ram_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/grp_dateport_DS2_layer_fu_392/tmp1_U/dateport_DS2_layer_tmp1_ram_U/ram_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/grp_dateport_DS2_layer_fu_392/tmp1_U/dateport_DS2_layer_tmp1_ram_U/ram_reg_3  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/grp_dateport_DS2_layer_fu_392/tmp1_U/dateport_DS2_layer_tmp1_ram_U/ram_reg_3  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/grp_dateport_DS2_layer_fu_392/tmp1_U/dateport_DS2_layer_tmp1_ram_U/ram_reg_4  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/grp_dateport_DS2_layer_fu_392/tmp1_U/dateport_DS2_layer_tmp1_ram_U/ram_reg_4  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/grp_dateport_DS2_layer_fu_392/tmp1_U/dateport_DS2_layer_tmp1_ram_U/ram_reg_5  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/grp_dateport_DS2_layer_fu_392/tmp1_U/dateport_DS2_layer_tmp1_ram_U/ram_reg_5  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/grp_dateport_DS2_layer_fu_392/tmp1_U/dateport_DS2_layer_tmp1_ram_U/ram_reg_6  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/grp_dateport_DS2_layer_fu_392/tmp1_U/dateport_DS2_layer_tmp1_ram_U/ram_reg_6  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/grp_dateport_DS2_layer_fu_392/tmp1_U/dateport_DS2_layer_tmp1_ram_U/ram_reg_7  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/grp_dateport_DS2_layer_fu_392/tmp1_U/dateport_DS2_layer_tmp1_ram_U/ram_reg_7  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/S2_d_U/dateport_S2_d_ram_U/ram_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/S2_d_U/dateport_S2_d_ram_U/ram_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C3_d_U/dateport_C3_d_ram_U/ram_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C3_d_U/dateport_C3_d_ram_U/ram_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C3_d_U/dateport_C3_d_ram_U/ram_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C3_d_U/dateport_C3_d_ram_U/ram_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C1_d_U/dateport_C1_d_ram_U/ram_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C1_d_U/dateport_C1_d_ram_U/ram_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C1_d_U/dateport_C1_d_ram_U/ram_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C1_d_U/dateport_C1_d_ram_U/ram_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C1_d_U/dateport_C1_d_ram_U/ram_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C1_d_U/dateport_C1_d_ram_U/ram_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C1_d_U/dateport_C1_d_ram_U/ram_reg_3  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C1_d_U/dateport_C1_d_ram_U/ram_reg_3  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C1_d_U/dateport_C1_d_ram_U/ram_reg_4  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C1_d_U/dateport_C1_d_ram_U/ram_reg_4  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C1_d_U/dateport_C1_d_ram_U/ram_reg_5  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C1_d_U/dateport_C1_d_ram_U/ram_reg_5  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C1_d_U/dateport_C1_d_ram_U/ram_reg_6  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C1_d_U/dateport_C1_d_ram_U/ram_reg_6  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C1_d_U/dateport_C1_d_ram_U/ram_reg_7  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C1_d_U/dateport_C1_d_ram_U/ram_reg_7  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C1_mapData_U/dateport_C1_mapData_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C1_mapData_U/dateport_C1_mapData_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C1_y_U/dateport_C1_v_ram_U/ram_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C1_y_U/dateport_C1_v_ram_U/ram_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C1_y_U/dateport_C1_v_ram_U/ram_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C1_y_U/dateport_C1_v_ram_U/ram_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C1_y_U/dateport_C1_v_ram_U/ram_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C1_y_U/dateport_C1_v_ram_U/ram_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C1_y_U/dateport_C1_v_ram_U/ram_reg_3  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C1_y_U/dateport_C1_v_ram_U/ram_reg_3  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C1_y_U/dateport_C1_v_ram_U/ram_reg_4  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C1_y_U/dateport_C1_v_ram_U/ram_reg_4  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C1_y_U/dateport_C1_v_ram_U/ram_reg_5  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C1_y_U/dateport_C1_v_ram_U/ram_reg_5  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C1_y_U/dateport_C1_v_ram_U/ram_reg_6  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C1_y_U/dateport_C1_v_ram_U/ram_reg_6  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C1_y_U/dateport_C1_v_ram_U/ram_reg_7  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C1_y_U/dateport_C1_v_ram_U/ram_reg_7  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C1_v_U/dateport_C1_v_ram_U/ram_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C1_v_U/dateport_C1_v_ram_U/ram_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C1_v_U/dateport_C1_v_ram_U/ram_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C1_v_U/dateport_C1_v_ram_U/ram_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C1_v_U/dateport_C1_v_ram_U/ram_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C1_v_U/dateport_C1_v_ram_U/ram_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C1_v_U/dateport_C1_v_ram_U/ram_reg_3  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C1_v_U/dateport_C1_v_ram_U/ram_reg_3  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C1_v_U/dateport_C1_v_ram_U/ram_reg_4  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C1_v_U/dateport_C1_v_ram_U/ram_reg_4  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C1_v_U/dateport_C1_v_ram_U/ram_reg_5  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C1_v_U/dateport_C1_v_ram_U/ram_reg_5  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C1_v_U/dateport_C1_v_ram_U/ram_reg_6  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C1_v_U/dateport_C1_v_ram_U/ram_reg_6  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C1_v_U/dateport_C1_v_ram_U/ram_reg_7  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C1_v_U/dateport_C1_v_ram_U/ram_reg_7  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/input_img_U/dateport_input_img_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/input_img_U/dateport_input_img_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/S4_d_U/dateport_S4_d_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/S4_d_U/dateport_S4_d_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/output_wei_U/dateport_output_wei_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/output_wei_U/dateport_output_wei_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C5_mapData_U/dateport_C5_mapData_ram_U/ram_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C5_mapData_U/dateport_C5_mapData_ram_U/ram_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C5_mapData_U/dateport_C5_mapData_ram_U/ram_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C5_mapData_U/dateport_C5_mapData_ram_U/ram_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C5_mapData_U/dateport_C5_mapData_ram_U/ram_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C5_mapData_U/dateport_C5_mapData_ram_U/ram_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C5_mapData_U/dateport_C5_mapData_ram_U/ram_reg_3  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/C5_mapData_U/dateport_C5_mapData_ram_U/ram_reg_3  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:16 ; elapsed = 00:06:40 . Memory (MB): peak = 1394.902 ; gain = 1183.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 20 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 19 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 19 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 29 to 8 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 34 to 8 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 43 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 42 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 46 to 10 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 30 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 31 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 28 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 28 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep__0_n_25 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_n_25 . Fanout reduced from 18 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2_n_25 . Fanout reduced from 18 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__3_n_25 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2_n_25 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_n_25 . Fanout reduced from 12 to 7 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:21 ; elapsed = 00:06:45 . Memory (MB): peak = 1394.902 ; gain = 1183.098
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:22 ; elapsed = 00:06:46 . Memory (MB): peak = 1394.902 ; gain = 1183.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:33 ; elapsed = 00:06:57 . Memory (MB): peak = 1394.902 ; gain = 1183.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:05:33 ; elapsed = 00:06:57 . Memory (MB): peak = 1394.902 ; gain = 1183.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:33 ; elapsed = 00:06:57 . Memory (MB): peak = 1394.902 ; gain = 1183.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BIBUF       |   130|
|2     |BUFG        |     1|
|3     |CARRY4      |   702|
|4     |DSP48E1     |    19|
|5     |DSP48E1_1   |    19|
|6     |DSP48E1_2   |    19|
|7     |DSP48E1_3   |    19|
|8     |DSP48E1_4   |    22|
|9     |DSP48E1_5   |     2|
|10    |DSP48E1_6   |     1|
|11    |DSP48E1_7   |     1|
|12    |LUT1        |  1434|
|13    |LUT2        |  2583|
|14    |LUT3        |  4684|
|15    |LUT4        |  2987|
|16    |LUT5        |  3762|
|17    |LUT6        |  6646|
|18    |MUXCY       |  2375|
|19    |MUXCY_L     |   136|
|20    |MUXF7       |   202|
|21    |MUXF8       |     2|
|22    |PS7         |     1|
|23    |RAM16X1S    |   736|
|24    |RAMB18E1    |     1|
|25    |RAMB18E1_1  |     2|
|26    |RAMB36E1    |     2|
|27    |RAMB36E1_1  |     1|
|28    |RAMB36E1_10 |     1|
|29    |RAMB36E1_11 |     1|
|30    |RAMB36E1_12 |     1|
|31    |RAMB36E1_13 |     1|
|32    |RAMB36E1_14 |     1|
|33    |RAMB36E1_15 |     1|
|34    |RAMB36E1_16 |     1|
|35    |RAMB36E1_17 |     4|
|36    |RAMB36E1_18 |    16|
|37    |RAMB36E1_2  |     1|
|38    |RAMB36E1_20 |     6|
|39    |RAMB36E1_21 |     4|
|40    |RAMB36E1_22 |     1|
|41    |RAMB36E1_23 |     1|
|42    |RAMB36E1_24 |     1|
|43    |RAMB36E1_25 |     1|
|44    |RAMB36E1_26 |     8|
|45    |RAMB36E1_27 |    24|
|46    |RAMB36E1_28 |     1|
|47    |RAMB36E1_3  |     1|
|48    |RAMB36E1_30 |     1|
|49    |RAMB36E1_31 |     1|
|50    |RAMB36E1_4  |     1|
|51    |RAMB36E1_5  |     1|
|52    |RAMB36E1_6  |     1|
|53    |RAMB36E1_7  |     1|
|54    |RAMB36E1_8  |     1|
|55    |RAMB36E1_9  |     1|
|56    |SRL16       |     1|
|57    |SRL16E      |   113|
|58    |SRLC32E     |    47|
|59    |XORCY       |  1195|
|60    |FDE         |    75|
|61    |FDR         |     8|
|62    |FDRE        | 18302|
|63    |FDSE        |   111|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:38 ; elapsed = 00:07:03 . Memory (MB): peak = 1394.902 ; gain = 1183.098
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 306 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:23 ; elapsed = 00:06:25 . Memory (MB): peak = 1394.902 ; gain = 706.066
Synthesis Optimization Complete : Time (s): cpu = 00:05:39 ; elapsed = 00:07:03 . Memory (MB): peak = 1394.902 ; gain = 1183.098
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3045 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1501 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 681 instances
  FDE => FDRE: 75 instances
  FDR => FDRE: 8 instances
  RAM16X1S => RAM32X1S (RAMS32): 736 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
3871 Infos, 372 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:57 ; elapsed = 00:07:16 . Memory (MB): peak = 1394.902 ; gain = 1140.902
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1394.902 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.718 . Memory (MB): peak = 1394.902 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed May 10 01:16:13 2017...
