$date
	Thu Aug 28 18:54:48 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module acumulador_controlado_tb $end
$var wire 4 ! next [3:0] $end
$var wire 4 " acc [3:0] $end
$var reg 1 # clk $end
$var reg 1 $ en $end
$var reg 4 % in [3:0] $end
$var reg 1 & rst $end
$var reg 2 ' sel [1:0] $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 1 $ en $end
$var wire 4 ( in [3:0] $end
$var wire 1 & rst $end
$var wire 2 ) sel [1:0] $end
$var reg 4 * acc [3:0] $end
$var reg 4 + next [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx +
bx *
b0 )
b0 (
b0 '
1&
b0 %
0$
0#
bx "
bx !
$end
#5000
b0 !
b0 +
b0 "
b0 *
1#
#10000
0#
#12000
b11 !
b11 +
b11 %
b11 (
1$
0&
#15000
b110 !
b110 +
b11 "
b11 *
1#
#20000
0#
#25000
b1001 !
b1001 +
b110 "
b110 *
1#
#30000
0#
#32000
b100 !
b100 +
b10 %
b10 (
b1 '
b1 )
#35000
b10 !
b10 +
b100 "
b100 *
1#
#40000
0#
#42000
b1011 !
b1011 +
b1111 %
b1111 (
b10 '
b10 )
#45000
b100 !
b100 +
b1011 "
b1011 *
1#
#50000
0#
#52000
b1011 !
b1011 +
b101 %
b101 (
b11 '
b11 )
#55000
1#
#60000
0#
#62000
b1100 !
b1100 +
b1 %
b1 (
b0 '
b0 )
0$
#65000
1#
#70000
0#
#72000
