The following files were generated for 'duc_ddc_compiler_v1_0' in directory 
C:\Documents and Settings\shep\My Documents\ddc-4ch-v5\

ddc_chbw1_C4_pb10_if1_frf61_os2.cfg:
   Please see the core data sheet.

ddc_chbw1_C4_pb10_if1_frf61_os2_s1.mif:
   Memory Initialization File which is automatically generated by the
   CORE Generator System for some modules when a simulation flow is
   specified. A MIF data file is used to support HDL functional
   simulation of modules which use arrays of values.

ddc_chbw1_C4_pb10_if1_frf61_os2_s2.mif:
   Memory Initialization File which is automatically generated by the
   CORE Generator System for some modules when a simulation flow is
   specified. A MIF data file is used to support HDL functional
   simulation of modules which use arrays of values.

ddc_chbw1_C4_pb10_if1_frf61_os2_s3.mif:
   Memory Initialization File which is automatically generated by the
   CORE Generator System for some modules when a simulation flow is
   specified. A MIF data file is used to support HDL functional
   simulation of modules which use arrays of values.

ddc_chbw1_C4_pb10_if1_frf61_os2_s4.mif:
   Memory Initialization File which is automatically generated by the
   CORE Generator System for some modules when a simulation flow is
   specified. A MIF data file is used to support HDL functional
   simulation of modules which use arrays of values.

ddc_chbw1_C4_pb10_if1_frf61_os2_s5.mif:
   Memory Initialization File which is automatically generated by the
   CORE Generator System for some modules when a simulation flow is
   specified. A MIF data file is used to support HDL functional
   simulation of modules which use arrays of values.

ddc_chbw1_C4_pb10_if1_frf61_os2_s6.mif:
   Memory Initialization File which is automatically generated by the
   CORE Generator System for some modules when a simulation flow is
   specified. A MIF data file is used to support HDL functional
   simulation of modules which use arrays of values.

duc_chbw5_C1_pb5_if0_frf122_os3.cfg:
   Please see the core data sheet.

duc_chbw5_C1_pb5_if0_frf122_os3_s1.mif:
   Memory Initialization File which is automatically generated by the
   CORE Generator System for some modules when a simulation flow is
   specified. A MIF data file is used to support HDL functional
   simulation of modules which use arrays of values.

duc_chbw5_C1_pb5_if0_frf122_os3_s2.mif:
   Memory Initialization File which is automatically generated by the
   CORE Generator System for some modules when a simulation flow is
   specified. A MIF data file is used to support HDL functional
   simulation of modules which use arrays of values.

duc_chbw5_C1_pb5_if0_frf122_os3_s3.mif:
   Memory Initialization File which is automatically generated by the
   CORE Generator System for some modules when a simulation flow is
   specified. A MIF data file is used to support HDL functional
   simulation of modules which use arrays of values.

duc_chbw5_C1_pb5_if0_frf122_os3_s4.mif:
   Memory Initialization File which is automatically generated by the
   CORE Generator System for some modules when a simulation flow is
   specified. A MIF data file is used to support HDL functional
   simulation of modules which use arrays of values.

duc_chbw5_C1_pb5_if0_frf122_os3_s5.mif:
   Memory Initialization File which is automatically generated by the
   CORE Generator System for some modules when a simulation flow is
   specified. A MIF data file is used to support HDL functional
   simulation of modules which use arrays of values.

duc_ddc_compiler_v1_0.asy:
   Graphical symbol information file. Used by the ISE tools and some
   third party tools to create a symbol representing the core.

duc_ddc_compiler_v1_0.gise:
   ISE Project Navigator support file. This is a generated file and should
   not be edited directly.

duc_ddc_compiler_v1_0.ngc:
   Binary Xilinx implementation netlist file containing the information
   required to implement the module in a Xilinx (R) FPGA.

duc_ddc_compiler_v1_0.v:
   Verilog wrapper file provided to support functional simulation.
   This file contains simulation model customization data that is
   passed to a parameterized simulation model for the core.

duc_ddc_compiler_v1_0.veo:
   VEO template file containing code that can be used as a model for
   instantiating a CORE Generator module in a Verilog design.

duc_ddc_compiler_v1_0.xco:
   CORE Generator input file containing the parameters used to
   regenerate a core.

duc_ddc_compiler_v1_0.xise:
   ISE Project Navigator support file. This is a generated file and should
   not be edited directly.

duc_ddc_compiler_v1_0_readme.txt:
   Text file indicating the files generated and how they are used.

duc_ddc_compiler_v1_0_s1_f0COEFF_auto0_0.mif:
   Memory Initialization File which is automatically generated by the
   CORE Generator System for some modules when a simulation flow is
   specified. A MIF data file is used to support HDL functional
   simulation of modules which use arrays of values.

duc_ddc_compiler_v1_0_s1_f0filt_decode_rom.mif:
   Memory Initialization File which is automatically generated by the
   CORE Generator System for some modules when a simulation flow is
   specified. A MIF data file is used to support HDL functional
   simulation of modules which use arrays of values.

duc_ddc_compiler_v1_0_s2_f0COEFF_auto0_0.mif:
   Memory Initialization File which is automatically generated by the
   CORE Generator System for some modules when a simulation flow is
   specified. A MIF data file is used to support HDL functional
   simulation of modules which use arrays of values.

duc_ddc_compiler_v1_0_s2_f0COEFF_auto_HALFBAND_CENTRE0.mif:
   Memory Initialization File which is automatically generated by the
   CORE Generator System for some modules when a simulation flow is
   specified. A MIF data file is used to support HDL functional
   simulation of modules which use arrays of values.

duc_ddc_compiler_v1_0_s2_f0filt_decode_rom.mif:
   Memory Initialization File which is automatically generated by the
   CORE Generator System for some modules when a simulation flow is
   specified. A MIF data file is used to support HDL functional
   simulation of modules which use arrays of values.

duc_ddc_compiler_v1_0_s3_f0COEFF_auto0_0.mif:
   Memory Initialization File which is automatically generated by the
   CORE Generator System for some modules when a simulation flow is
   specified. A MIF data file is used to support HDL functional
   simulation of modules which use arrays of values.

duc_ddc_compiler_v1_0_s3_f0COEFF_auto_HALFBAND_CENTRE0.mif:
   Memory Initialization File which is automatically generated by the
   CORE Generator System for some modules when a simulation flow is
   specified. A MIF data file is used to support HDL functional
   simulation of modules which use arrays of values.

duc_ddc_compiler_v1_0_s3_f0filt_decode_rom.mif:
   Memory Initialization File which is automatically generated by the
   CORE Generator System for some modules when a simulation flow is
   specified. A MIF data file is used to support HDL functional
   simulation of modules which use arrays of values.

duc_ddc_compiler_v1_0_s4_f0COEFF_auto0_0.mif:
   Memory Initialization File which is automatically generated by the
   CORE Generator System for some modules when a simulation flow is
   specified. A MIF data file is used to support HDL functional
   simulation of modules which use arrays of values.

duc_ddc_compiler_v1_0_s4_f0COEFF_auto_HALFBAND_CENTRE0.mif:
   Memory Initialization File which is automatically generated by the
   CORE Generator System for some modules when a simulation flow is
   specified. A MIF data file is used to support HDL functional
   simulation of modules which use arrays of values.

duc_ddc_compiler_v1_0_s4_f0filt_decode_rom.mif:
   Memory Initialization File which is automatically generated by the
   CORE Generator System for some modules when a simulation flow is
   specified. A MIF data file is used to support HDL functional
   simulation of modules which use arrays of values.

duc_ddc_compiler_v1_0_s5_f0COEFF_auto0_0.mif:
   Memory Initialization File which is automatically generated by the
   CORE Generator System for some modules when a simulation flow is
   specified. A MIF data file is used to support HDL functional
   simulation of modules which use arrays of values.

duc_ddc_compiler_v1_0_s5_f0COEFF_auto_HALFBAND_CENTRE0.mif:
   Memory Initialization File which is automatically generated by the
   CORE Generator System for some modules when a simulation flow is
   specified. A MIF data file is used to support HDL functional
   simulation of modules which use arrays of values.

duc_ddc_compiler_v1_0_s5_f0filt_decode_rom.mif:
   Memory Initialization File which is automatically generated by the
   CORE Generator System for some modules when a simulation flow is
   specified. A MIF data file is used to support HDL functional
   simulation of modules which use arrays of values.

duc_ddc_compiler_v1_0_s6_f0COEFF_auto0_0.mif:
   Memory Initialization File which is automatically generated by the
   CORE Generator System for some modules when a simulation flow is
   specified. A MIF data file is used to support HDL functional
   simulation of modules which use arrays of values.

duc_ddc_compiler_v1_0_s6_f0COEFF_auto0_1.mif:
   Memory Initialization File which is automatically generated by the
   CORE Generator System for some modules when a simulation flow is
   specified. A MIF data file is used to support HDL functional
   simulation of modules which use arrays of values.

duc_ddc_compiler_v1_0_s6_f0COEFF_auto0_2.mif:
   Memory Initialization File which is automatically generated by the
   CORE Generator System for some modules when a simulation flow is
   specified. A MIF data file is used to support HDL functional
   simulation of modules which use arrays of values.

duc_ddc_compiler_v1_0_s6_f0COEFF_auto0_3.mif:
   Memory Initialization File which is automatically generated by the
   CORE Generator System for some modules when a simulation flow is
   specified. A MIF data file is used to support HDL functional
   simulation of modules which use arrays of values.

duc_ddc_compiler_v1_0_s6_f0COEFF_auto0_4.mif:
   Memory Initialization File which is automatically generated by the
   CORE Generator System for some modules when a simulation flow is
   specified. A MIF data file is used to support HDL functional
   simulation of modules which use arrays of values.

duc_ddc_compiler_v1_0_s6_f0COEFF_auto0_5.mif:
   Memory Initialization File which is automatically generated by the
   CORE Generator System for some modules when a simulation flow is
   specified. A MIF data file is used to support HDL functional
   simulation of modules which use arrays of values.

duc_ddc_compiler_v1_0_s6_f0COEFF_auto0_6.mif:
   Memory Initialization File which is automatically generated by the
   CORE Generator System for some modules when a simulation flow is
   specified. A MIF data file is used to support HDL functional
   simulation of modules which use arrays of values.

duc_ddc_compiler_v1_0_s6_f0filt_decode_rom.mif:
   Memory Initialization File which is automatically generated by the
   CORE Generator System for some modules when a simulation flow is
   specified. A MIF data file is used to support HDL functional
   simulation of modules which use arrays of values.

duc_ddc_compiler_v1_0_xmdf.tcl:
   ISE Project Navigator interface file. ISE uses this file to determine
   how the files output by CORE Generator for the core can be integrated
   into your ISE project.

duc_ddc_compiler_v1_0_flist.txt:
   Text file listing all of the output files produced when a customized
   core was generated in the CORE Generator.


Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

