Info: Generated by version: 24.1 build 115
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/dni/sandboxes/parma_1346600_0/sld/ipgen/alt_sld_fab_0.ip --synthesis=VERILOG --output-directory=/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/dni/sandboxes/parma_1346600_0/sld/ipgen/alt_sld_fab_0 --family="Agilex 7" --part=AGFB014R24B2E2V
Info: alt_sld_fab_0.alt_sld_fab_0.alt_sld_fab_0: SLD fabric agents which did not specify prefer_host were connected to JTAG
Warning: alt_sld_fab_0.alt_sld_fab_0.alt_sld_fab_0.splitter: splitter.nodes must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: alt_sld_fab_0.alt_sld_fab_0.alt_sld_fab_0.jtagpins: jtagpins.pins must be exported, or connected to a matching conduit as it has unconnected inputs.
Info: alt_sld_fab_0: "Transforming system: alt_sld_fab_0"
Info: alt_sld_fab_0: "Naming system components in system: alt_sld_fab_0"
Info: alt_sld_fab_0: "Processing generation queue"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0_alt_sld_fab_0_10_mgvf7lq"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0_alt_sld_fab_1920_5gvp6zq"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0_altera_sld_splitter_1920_zh76hji"
Info: alt_sld_fab_0: "Generating: altera_jtag_wys_atom"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0_altera_sld_jtag_hub_1920_j3vtkqa"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0_altera_connection_identification_hub_1920_nx3nj7a"
Info: alt_sld_fab_0: "Generating: alt_sld_fab_0_intel_configuration_debug_reset_release_hub_203_mfqd2xa"
Info: conf_reset_src: "Generating: conf_reset_src"
Info: grounded_conf_reset_src: "Generating: grounded_conf_reset_src"
Info: alt_sld_fab_0: "Generating: conf_reset_src"
Info: alt_sld_fab_0: "Generating: grounded_conf_reset_src"
Info: alt_sld_fab_0: "Generating: intel_configuration_reset_release_for_debug"
Info: alt_sld_fab_0: "Generating: intel_configuration_reset_release_to_debug_logic"
Info: alt_sld_fab_0: Done "alt_sld_fab_0" with 12 modules, 12 files
Info: Finished: Create HDL design files for synthesis
