=====
SETUP
1.512
16.911
18.423
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n433_s29
7.042
7.592
n433_s30
7.592
7.649
n433_s31
7.649
7.706
n433_s32
7.706
7.763
n433_s33
7.763
7.820
n433_s34
7.820
7.877
n433_s35
7.877
7.934
n433_s36
7.934
7.991
n433_s37
7.991
8.048
n433_s38
8.048
8.102
n1529_s16
9.049
9.674
n1529_s13
10.093
10.718
n1529_s10
11.136
11.958
address_PP_22_s6
13.264
14.086
address_PP_22_s4
15.066
15.691
address_PP_14_s0
16.911
=====
SETUP
1.512
16.911
18.423
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n433_s29
7.042
7.592
n433_s30
7.592
7.649
n433_s31
7.649
7.706
n433_s32
7.706
7.763
n433_s33
7.763
7.820
n433_s34
7.820
7.877
n433_s35
7.877
7.934
n433_s36
7.934
7.991
n433_s37
7.991
8.048
n433_s38
8.048
8.102
n1529_s16
9.049
9.674
n1529_s13
10.093
10.718
n1529_s10
11.136
11.958
address_PP_22_s6
13.264
14.086
address_PP_22_s4
15.066
15.691
address_PP_22_s0
16.911
=====
SETUP
1.517
16.907
18.423
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n433_s29
7.042
7.592
n433_s30
7.592
7.649
n433_s31
7.649
7.706
n433_s32
7.706
7.763
n433_s33
7.763
7.820
n433_s34
7.820
7.877
n433_s35
7.877
7.934
n433_s36
7.934
7.991
n433_s37
7.991
8.048
n433_s38
8.048
8.102
n1529_s16
9.049
9.674
n1529_s13
10.093
10.718
n1529_s10
11.136
11.958
address_PP_22_s6
13.264
14.086
address_PP_22_s4
15.066
15.691
address_PP_10_s0
16.907
=====
SETUP
1.564
16.860
18.423
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n433_s29
7.042
7.592
n433_s30
7.592
7.649
n433_s31
7.649
7.706
n433_s32
7.706
7.763
n433_s33
7.763
7.820
n433_s34
7.820
7.877
n433_s35
7.877
7.934
n433_s36
7.934
7.991
n433_s37
7.991
8.048
n433_s38
8.048
8.102
n1529_s16
9.049
9.674
n1529_s13
10.093
10.718
n1529_s10
11.136
11.958
address_PP_22_s6
13.264
14.086
address_PP_22_s4
15.066
15.691
address_PP_11_s0
16.860
=====
SETUP
1.564
16.860
18.423
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n433_s29
7.042
7.592
n433_s30
7.592
7.649
n433_s31
7.649
7.706
n433_s32
7.706
7.763
n433_s33
7.763
7.820
n433_s34
7.820
7.877
n433_s35
7.877
7.934
n433_s36
7.934
7.991
n433_s37
7.991
8.048
n433_s38
8.048
8.102
n1529_s16
9.049
9.674
n1529_s13
10.093
10.718
n1529_s10
11.136
11.958
address_PP_22_s6
13.264
14.086
address_PP_22_s4
15.066
15.691
address_PP_12_s0
16.860
=====
SETUP
1.564
16.860
18.423
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n433_s29
7.042
7.592
n433_s30
7.592
7.649
n433_s31
7.649
7.706
n433_s32
7.706
7.763
n433_s33
7.763
7.820
n433_s34
7.820
7.877
n433_s35
7.877
7.934
n433_s36
7.934
7.991
n433_s37
7.991
8.048
n433_s38
8.048
8.102
n1529_s16
9.049
9.674
n1529_s13
10.093
10.718
n1529_s10
11.136
11.958
address_PP_22_s6
13.264
14.086
address_PP_22_s4
15.066
15.691
address_PP_13_s0
16.860
=====
SETUP
1.564
16.860
18.423
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n433_s29
7.042
7.592
n433_s30
7.592
7.649
n433_s31
7.649
7.706
n433_s32
7.706
7.763
n433_s33
7.763
7.820
n433_s34
7.820
7.877
n433_s35
7.877
7.934
n433_s36
7.934
7.991
n433_s37
7.991
8.048
n433_s38
8.048
8.102
n1529_s16
9.049
9.674
n1529_s13
10.093
10.718
n1529_s10
11.136
11.958
address_PP_22_s6
13.264
14.086
address_PP_22_s4
15.066
15.691
address_PP_17_s0
16.860
=====
SETUP
1.568
16.855
18.423
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n433_s29
7.042
7.592
n433_s30
7.592
7.649
n433_s31
7.649
7.706
n433_s32
7.706
7.763
n433_s33
7.763
7.820
n433_s34
7.820
7.877
n433_s35
7.877
7.934
n433_s36
7.934
7.991
n433_s37
7.991
8.048
n433_s38
8.048
8.102
n1529_s16
9.049
9.674
n1529_s13
10.093
10.718
n1529_s10
11.136
11.958
address_PP_22_s6
13.264
14.086
address_PP_22_s4
15.066
15.691
address_PP_9_s0
16.855
=====
SETUP
1.568
16.855
18.423
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n433_s29
7.042
7.592
n433_s30
7.592
7.649
n433_s31
7.649
7.706
n433_s32
7.706
7.763
n433_s33
7.763
7.820
n433_s34
7.820
7.877
n433_s35
7.877
7.934
n433_s36
7.934
7.991
n433_s37
7.991
8.048
n433_s38
8.048
8.102
n1529_s16
9.049
9.674
n1529_s13
10.093
10.718
n1529_s10
11.136
11.958
address_PP_22_s6
13.264
14.086
address_PP_22_s4
15.066
15.691
address_PP_19_s0
16.855
=====
SETUP
1.568
16.855
18.423
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n433_s29
7.042
7.592
n433_s30
7.592
7.649
n433_s31
7.649
7.706
n433_s32
7.706
7.763
n433_s33
7.763
7.820
n433_s34
7.820
7.877
n433_s35
7.877
7.934
n433_s36
7.934
7.991
n433_s37
7.991
8.048
n433_s38
8.048
8.102
n1529_s16
9.049
9.674
n1529_s13
10.093
10.718
n1529_s10
11.136
11.958
address_PP_22_s6
13.264
14.086
address_PP_22_s4
15.066
15.691
address_PP_21_s0
16.855
=====
SETUP
1.583
16.840
18.423
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n433_s29
7.042
7.592
n433_s30
7.592
7.649
n433_s31
7.649
7.706
n433_s32
7.706
7.763
n433_s33
7.763
7.820
n433_s34
7.820
7.877
n433_s35
7.877
7.934
n433_s36
7.934
7.991
n433_s37
7.991
8.048
n433_s38
8.048
8.102
n1529_s16
9.049
9.674
n1529_s13
10.093
10.718
n1529_s10
11.136
11.958
address_PP_22_s6
13.264
14.086
address_PP_22_s4
15.066
15.691
address_PP_6_s0
16.840
=====
SETUP
1.583
16.840
18.423
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n433_s29
7.042
7.592
n433_s30
7.592
7.649
n433_s31
7.649
7.706
n433_s32
7.706
7.763
n433_s33
7.763
7.820
n433_s34
7.820
7.877
n433_s35
7.877
7.934
n433_s36
7.934
7.991
n433_s37
7.991
8.048
n433_s38
8.048
8.102
n1529_s16
9.049
9.674
n1529_s13
10.093
10.718
n1529_s10
11.136
11.958
address_PP_22_s6
13.264
14.086
address_PP_22_s4
15.066
15.691
address_PP_8_s0
16.840
=====
SETUP
1.583
16.840
18.423
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n433_s29
7.042
7.592
n433_s30
7.592
7.649
n433_s31
7.649
7.706
n433_s32
7.706
7.763
n433_s33
7.763
7.820
n433_s34
7.820
7.877
n433_s35
7.877
7.934
n433_s36
7.934
7.991
n433_s37
7.991
8.048
n433_s38
8.048
8.102
n1529_s16
9.049
9.674
n1529_s13
10.093
10.718
n1529_s10
11.136
11.958
address_PP_22_s6
13.264
14.086
address_PP_22_s4
15.066
15.691
address_PP_15_s0
16.840
=====
SETUP
1.583
16.840
18.423
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n433_s29
7.042
7.592
n433_s30
7.592
7.649
n433_s31
7.649
7.706
n433_s32
7.706
7.763
n433_s33
7.763
7.820
n433_s34
7.820
7.877
n433_s35
7.877
7.934
n433_s36
7.934
7.991
n433_s37
7.991
8.048
n433_s38
8.048
8.102
n1529_s16
9.049
9.674
n1529_s13
10.093
10.718
n1529_s10
11.136
11.958
address_PP_22_s6
13.264
14.086
address_PP_22_s4
15.066
15.691
address_PP_18_s0
16.840
=====
SETUP
1.583
16.840
18.423
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n433_s29
7.042
7.592
n433_s30
7.592
7.649
n433_s31
7.649
7.706
n433_s32
7.706
7.763
n433_s33
7.763
7.820
n433_s34
7.820
7.877
n433_s35
7.877
7.934
n433_s36
7.934
7.991
n433_s37
7.991
8.048
n433_s38
8.048
8.102
n1529_s16
9.049
9.674
n1529_s13
10.093
10.718
n1529_s10
11.136
11.958
address_PP_22_s6
13.264
14.086
address_PP_22_s4
15.066
15.691
address_PP_20_s0
16.840
=====
SETUP
1.641
8.111
9.752
initialize/qpi_on_s4
1.800
2.258
initialize/PSRAM_com/n392_s2
2.610
3.642
initialize/PSRAM_com/n413_s3
4.946
5.768
initialize/PSRAM_com/n409_s4
5.779
6.581
initialize/PSRAM_com/n412_s1
7.012
8.111
initialize/PSRAM_com/counter_3_s0
8.111
=====
SETUP
1.641
8.111
9.752
initialize/qpi_on_s4
1.800
2.258
initialize/PSRAM_com/n392_s2
2.610
3.642
initialize/PSRAM_com/n413_s3
4.946
5.768
initialize/PSRAM_com/n409_s4
5.779
6.581
initialize/PSRAM_com/n411_s1
7.012
8.111
initialize/PSRAM_com/counter_4_s0
8.111
=====
SETUP
1.664
8.445
10.108
read_write_1_s1
1.800
2.258
initialize/PSRAM_com/n500_s11
3.893
4.519
initialize/PSRAM_com/n512_s2
4.530
5.562
initialize/PSRAM_com/n512_s0
5.567
6.666
initialize/PSRAM_com/n495_s0
7.476
8.101
initialize/PSRAM_com/n513_s0
8.445
=====
SETUP
1.664
8.445
10.108
read_write_1_s1
1.800
2.258
initialize/PSRAM_com/n500_s11
3.893
4.519
initialize/PSRAM_com/n512_s2
4.530
5.562
initialize/PSRAM_com/n512_s0
5.567
6.666
initialize/PSRAM_com/n495_s0
7.476
8.101
initialize/PSRAM_com/n475_s0
8.445
=====
SETUP
1.664
8.445
10.108
read_write_1_s1
1.800
2.258
initialize/PSRAM_com/n500_s11
3.893
4.519
initialize/PSRAM_com/n512_s2
4.530
5.562
initialize/PSRAM_com/n512_s0
5.567
6.666
initialize/PSRAM_com/n495_s0
7.476
8.101
initialize/PSRAM_com/n474_s0
8.445
=====
SETUP
1.664
8.445
10.108
read_write_1_s1
1.800
2.258
initialize/PSRAM_com/n500_s11
3.893
4.519
initialize/PSRAM_com/n512_s2
4.530
5.562
initialize/PSRAM_com/n512_s0
5.567
6.666
initialize/PSRAM_com/n495_s0
7.476
8.101
initialize/PSRAM_com/n473_s0
8.445
=====
SETUP
1.674
16.750
18.423
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n433_s29
7.042
7.592
n433_s30
7.592
7.649
n433_s31
7.649
7.706
n433_s32
7.706
7.763
n433_s33
7.763
7.820
n433_s34
7.820
7.877
n433_s35
7.877
7.934
n433_s36
7.934
7.991
n433_s37
7.991
8.048
n433_s38
8.048
8.102
n1529_s16
9.049
9.674
n1529_s13
10.093
10.718
n1529_s10
11.136
11.958
address_PP_22_s6
13.264
14.086
i_pivot_21_s5
14.097
15.123
i_pivot_16_s0
16.750
=====
SETUP
1.674
16.750
18.423
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n433_s29
7.042
7.592
n433_s30
7.592
7.649
n433_s31
7.649
7.706
n433_s32
7.706
7.763
n433_s33
7.763
7.820
n433_s34
7.820
7.877
n433_s35
7.877
7.934
n433_s36
7.934
7.991
n433_s37
7.991
8.048
n433_s38
8.048
8.102
n1529_s16
9.049
9.674
n1529_s13
10.093
10.718
n1529_s10
11.136
11.958
address_PP_22_s6
13.264
14.086
i_pivot_21_s5
14.097
15.123
i_pivot_17_s0
16.750
=====
SETUP
1.692
16.374
18.067
fifo_inst/fifo_mem_fifo_mem_0_0_s
1.800
5.260
n433_s29
7.042
7.592
n433_s30
7.592
7.649
n433_s31
7.649
7.706
n433_s32
7.706
7.763
n433_s33
7.763
7.820
n433_s34
7.820
7.877
n433_s35
7.877
7.934
n433_s36
7.934
7.991
n433_s37
7.991
8.048
n433_s38
8.048
8.102
n1529_s16
9.049
9.674
n1529_s13
10.093
10.718
n1529_s10
11.136
11.958
n1523_s12
13.429
14.055
n1531_s9
15.552
16.374
address_PP_18_s0
16.374
=====
SETUP
1.698
8.411
10.108
initialize/qpi_on_s4
1.800
2.258
initialize/PSRAM_com/n392_s2
2.610
3.642
initialize/PSRAM_com/n413_s3
4.946
5.768
initialize/PSRAM_com/n409_s4
5.779
6.601
initialize/PSRAM_com/n409_s3
7.416
8.041
initialize/PSRAM_com/ended_s2
8.411
=====
HOLD
0.570
2.310
1.741
debuttonA/sync_button_debounced/resync_3_s0
1.741
2.074
debuttonA/sync_button_debounced/button_once_s0
2.310
=====
HOLD
0.570
2.310
1.741
debuttonA/sync_button_debounced/resync_0_s0
1.741
2.074
debuttonA/sync_button_debounced/resync_1_s0
2.310
=====
HOLD
0.570
2.310
1.741
UART1/buffer[8]_0_s0
1.741
2.074
UART1/samples_before_8_s0
2.310
=====
HOLD
0.570
2.310
1.741
UART1/buffer[8]_6_s0
1.741
2.074
UART1/samples_before_14_s0
2.310
=====
HOLD
0.570
2.310
1.741
UART1/buffer[4]_3_s0
1.741
2.074
UART1/samples_after_19_s0
2.310
=====
HOLD
0.571
2.312
1.741
debuttonA/deb_button/shift_5_s0
1.741
2.074
debuttonA/deb_button/shift_6_s0
2.312
=====
HOLD
0.571
2.312
1.741
debuttonA/deb_button/shift_3_s0
1.741
2.074
debuttonA/deb_button/shift_4_s0
2.312
=====
HOLD
0.571
2.312
1.741
debuttonA/deb_button/shift_4_s0
1.741
2.074
debuttonA/deb_button/shift_5_s0
2.312
=====
HOLD
0.572
10.657
10.085
initialize/PSRAM_com/data_out_9_s0
10.085
10.418
initialize/PSRAM_com/data_out_13_s0
10.657
=====
HOLD
0.573
2.314
1.741
UART1/dataIn_5_s0
1.741
2.074
UART1/dataIn_4_s0
2.314
=====
HOLD
0.582
2.323
1.741
debuttonA/deb_button/shift_0_s0
1.741
2.074
debuttonA/deb_button/shift_1_s0
2.323
=====
HOLD
0.582
2.323
1.741
debuttonA/deb_button/shift_1_s0
1.741
2.074
debuttonA/deb_button/shift_2_s0
2.323
=====
HOLD
0.708
2.448
1.741
PP_post_process/buffer_select_s2
1.741
2.074
PP_post_process/n259_s8
2.076
2.448
PP_post_process/buffer_select_s2
2.448
=====
HOLD
0.708
2.448
1.741
UART1/rxCounter_3_s1
1.741
2.074
UART1/n161_s11
2.076
2.448
UART1/rxCounter_3_s1
2.448
=====
HOLD
0.708
2.448
1.741
UART1/txCounter_10_s2
1.741
2.074
UART1/n975_s18
2.076
2.448
UART1/txCounter_10_s2
2.448
=====
HOLD
0.708
2.448
1.741
initialize/timer_0_s1
1.741
2.074
initialize/n69_s5
2.076
2.448
initialize/timer_0_s1
2.448
=====
HOLD
0.708
2.448
1.741
initialize/step_0_s2
1.741
2.074
initialize/n162_s15
2.076
2.448
initialize/step_0_s2
2.448
=====
HOLD
0.708
2.448
1.741
n1813_s1
1.741
2.074
n1180_s4
2.076
2.448
n1813_s1
2.448
=====
HOLD
0.708
2.448
1.741
led_rgb_2_s3
1.741
2.074
n1227_s11
2.076
2.448
led_rgb_2_s3
2.448
=====
HOLD
0.708
2.448
1.741
led_rgb_1_s2
1.741
2.074
n1229_s12
2.076
2.448
led_rgb_1_s2
2.448
=====
HOLD
0.708
2.448
1.741
led_rgb_0_s2
1.741
2.074
n1231_s11
2.076
2.448
led_rgb_0_s2
2.448
=====
HOLD
0.708
2.448
1.741
bypass_s0
1.741
2.074
n1469_s7
2.076
2.448
bypass_s0
2.448
=====
HOLD
0.708
2.448
1.741
buttons_pressed_1_s0
1.741
2.074
n420_s1
2.076
2.448
buttons_pressed_1_s0
2.448
=====
HOLD
0.708
2.448
1.741
address_acq_5_s0
1.741
2.074
n922_s1
2.076
2.448
address_acq_5_s0
2.448
=====
HOLD
0.708
2.448
1.741
address_acq_17_s0
1.741
2.074
n910_s1
2.076
2.448
address_acq_17_s0
2.448
