

Implementation tool: Xilinx Vivado v.2020.2
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Mon Apr 12 04:42:08 UTC 2021

#=== Post-Implementation Resource usage ===
SLICE:          149
LUT:            349
FF:             459
DSP:              0
BRAM:             0
SRL:              3
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    4.222
CP achieved post-implementation:    5.212
Timing met
