###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 31 00:58:33 2025
#  Command:           timeDesign -preCTS -idealClock -pathReports -drvReport...
###############################################################
Path 1: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][3] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][3] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.426
- Arrival Time                  3.344
= Slack Time                    6.082
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    6.082 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.682 |   0.682 |    6.765 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.163 | 0.910 |   1.593 |    7.675 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.148 | 0.910 |   2.503 |    8.586 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.025 | 0.751 |   3.254 |    9.337 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][3]       | RN ^       | SDFFRQX2M | 1.082 | 0.089 |   3.344 |    9.426 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |           | 0.050 |       |   0.000 |   -6.082 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M    | 0.050 | 0.000 |   0.000 |   -6.082 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][3] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -6.082 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][3] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][3] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.426
- Arrival Time                  3.344
= Slack Time                    6.083
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    6.083 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.682 |   0.682 |    6.765 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.163 | 0.910 |   1.593 |    7.675 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.148 | 0.910 |   2.503 |    8.586 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.025 | 0.751 |   3.254 |    9.337 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][3]       | RN ^       | SDFFRQX2M | 1.082 | 0.089 |   3.344 |    9.426 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |           | 0.050 |       |   0.000 |   -6.083 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M    | 0.050 | 0.000 |   0.000 |   -6.083 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][3] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -6.083 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][4] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][4] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.426
- Arrival Time                  3.344
= Slack Time                    6.083
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    6.083 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.682 |   0.682 |    6.765 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.163 | 0.910 |   1.593 |    7.675 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.148 | 0.910 |   2.503 |    8.586 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.025 | 0.751 |   3.254 |    9.337 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][4]       | RN ^       | SDFFRQX2M | 1.082 | 0.089 |   3.344 |    9.426 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |           | 0.050 |       |   0.000 |   -6.083 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M    | 0.050 | 0.000 |   0.000 |   -6.083 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][4] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -6.083 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][3] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][3] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.426
- Arrival Time                  3.344
= Slack Time                    6.083
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    6.083 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.682 |   0.682 |    6.765 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.163 | 0.910 |   1.593 |    7.675 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.148 | 0.910 |   2.503 |    8.586 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.025 | 0.751 |   3.254 |    9.337 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][3]       | RN ^       | SDFFRQX2M | 1.082 | 0.089 |   3.344 |    9.426 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |           | 0.050 |       |   0.000 |   -6.083 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M    | 0.050 | 0.000 |   0.000 |   -6.083 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][3] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -6.083 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][3] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][3] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.426
- Arrival Time                  3.344
= Slack Time                    6.083
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    6.083 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.682 |   0.682 |    6.765 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.163 | 0.910 |   1.593 |    7.675 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.148 | 0.910 |   2.503 |    8.586 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.025 | 0.751 |   3.254 |    9.337 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][3]       | RN ^       | SDFFRQX2M | 1.082 | 0.089 |   3.344 |    9.426 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |           | 0.050 |       |   0.000 |   -6.083 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M    | 0.050 | 0.000 |   0.000 |   -6.083 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][3] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -6.083 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][3] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][3] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.426
- Arrival Time                  3.344
= Slack Time                    6.083
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    6.083 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.682 |   0.682 |    6.765 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.163 | 0.910 |   1.593 |    7.675 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.148 | 0.910 |   2.503 |    8.586 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.025 | 0.751 |   3.254 |    9.337 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][3]       | RN ^       | SDFFRQX2M | 1.082 | 0.089 |   3.344 |    9.426 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |           | 0.050 |       |   0.000 |   -6.083 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M    | 0.050 | 0.000 |   0.000 |   -6.083 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][3] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -6.083 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][4] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][4] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.426
- Arrival Time                  3.344
= Slack Time                    6.083
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    6.083 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.682 |   0.682 |    6.765 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.163 | 0.910 |   1.593 |    7.675 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.148 | 0.910 |   2.503 |    8.586 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.025 | 0.751 |   3.254 |    9.337 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][4]        | RN ^       | SDFFRQX2M | 1.082 | 0.089 |   3.344 |    9.426 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.050 |       |   0.000 |   -6.083 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.050 | 0.000 |   0.000 |   -6.083 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][4] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -6.083 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][4] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][4] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.426
- Arrival Time                  3.343
= Slack Time                    6.083
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    6.083 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.682 |   0.682 |    6.765 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.163 | 0.910 |   1.593 |    7.676 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.148 | 0.910 |   2.503 |    8.586 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.025 | 0.751 |   3.255 |    9.337 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][4]       | RN ^       | SDFFRQX2M | 1.082 | 0.089 |   3.343 |    9.426 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |           | 0.050 |       |   0.000 |   -6.083 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M    | 0.050 | 0.000 |   0.000 |   -6.083 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][4] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -6.083 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][3] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][3] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.426
- Arrival Time                  3.343
= Slack Time                    6.083
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    6.083 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.682 |   0.682 |    6.765 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.163 | 0.910 |   1.593 |    7.676 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.148 | 0.910 |   2.503 |    8.586 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.025 | 0.751 |   3.254 |    9.337 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][3]       | RN ^       | SDFFRQX2M | 1.082 | 0.089 |   3.343 |    9.426 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |           | 0.050 |       |   0.000 |   -6.083 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M    | 0.050 | 0.000 |   0.000 |   -6.083 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][3] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -6.083 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][5] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][5] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.426
- Arrival Time                  3.343
= Slack Time                    6.083
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    6.083 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.682 |   0.682 |    6.765 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.163 | 0.910 |   1.593 |    7.676 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.148 | 0.910 |   2.503 |    8.586 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.025 | 0.751 |   3.254 |    9.338 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][5]       | RN ^       | SDFFRQX2M | 1.082 | 0.089 |   3.343 |    9.426 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |           | 0.050 |       |   0.000 |   -6.083 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M    | 0.050 | 0.000 |   0.000 |   -6.083 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][5] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -6.083 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][4] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][4] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.426
- Arrival Time                  3.343
= Slack Time                    6.084
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    6.084 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.682 |   0.682 |    6.766 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.163 | 0.910 |   1.593 |    7.676 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.148 | 0.910 |   2.503 |    8.587 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.025 | 0.751 |   3.255 |    9.338 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][4]        | RN ^       | SDFFRQX2M | 1.082 | 0.088 |   3.343 |    9.426 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.050 |       |   0.000 |   -6.084 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.050 | 0.000 |   0.000 |   -6.084 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][4] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -6.084 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][4] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][4] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.426
- Arrival Time                  3.343
= Slack Time                    6.084
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    6.084 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.682 |   0.682 |    6.766 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.163 | 0.910 |   1.593 |    7.676 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.148 | 0.910 |   2.503 |    8.587 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.025 | 0.751 |   3.255 |    9.338 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][4]       | RN ^       | SDFFRQX2M | 1.082 | 0.088 |   3.343 |    9.426 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |           | 0.050 |       |   0.000 |   -6.084 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M    | 0.050 | 0.000 |   0.000 |   -6.084 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][4] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -6.084 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][4] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][4] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.426
- Arrival Time                  3.343
= Slack Time                    6.084
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    6.084 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.682 |   0.682 |    6.766 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.163 | 0.910 |   1.593 |    7.676 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.148 | 0.910 |   2.503 |    8.587 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.025 | 0.751 |   3.255 |    9.338 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][4]        | RN ^       | SDFFRQX2M | 1.082 | 0.088 |   3.343 |    9.426 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.050 |       |   0.000 |   -6.084 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.050 | 0.000 |   0.000 |   -6.084 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][4] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -6.084 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][4] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][4] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.426
- Arrival Time                  3.343
= Slack Time                    6.084
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    6.084 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.682 |   0.682 |    6.766 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.163 | 0.910 |   1.593 |    7.676 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.148 | 0.910 |   2.503 |    8.587 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.025 | 0.751 |   3.255 |    9.338 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][4]       | RN ^       | SDFFRQX2M | 1.082 | 0.088 |   3.343 |    9.426 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |           | 0.050 |       |   0.000 |   -6.084 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M    | 0.050 | 0.000 |   0.000 |   -6.084 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][4] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -6.084 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][5] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][5] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.426
- Arrival Time                  3.343
= Slack Time                    6.084
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    6.084 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.682 |   0.682 |    6.766 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.163 | 0.910 |   1.593 |    7.676 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.148 | 0.910 |   2.503 |    8.587 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.025 | 0.751 |   3.255 |    9.338 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][5]       | RN ^       | SDFFRQX2M | 1.082 | 0.088 |   3.343 |    9.426 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |           | 0.050 |       |   0.000 |   -6.084 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M    | 0.050 | 0.000 |   0.000 |   -6.084 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][5] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -6.084 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][4] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][4] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.426
- Arrival Time                  3.342
= Slack Time                    6.084
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    6.084 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.682 |   0.682 |    6.766 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.163 | 0.910 |   1.593 |    7.677 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.148 | 0.910 |   2.503 |    8.587 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.025 | 0.751 |   3.254 |    9.338 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][4]       | RN ^       | SDFFRQX2M | 1.082 | 0.088 |   3.342 |    9.426 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |           | 0.050 |       |   0.000 |   -6.084 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M    | 0.050 | 0.000 |   0.000 |   -6.084 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][4] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -6.084 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][2] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][2] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.426
- Arrival Time                  3.342
= Slack Time                    6.084
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    6.084 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.682 |   0.682 |    6.766 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.163 | 0.910 |   1.593 |    7.677 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.148 | 0.910 |   2.503 |    8.587 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.025 | 0.751 |   3.254 |    9.339 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][2]       | RN ^       | SDFFRQX2M | 1.081 | 0.088 |   3.342 |    9.426 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |           | 0.050 |       |   0.000 |   -6.084 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M    | 0.050 | 0.000 |   0.000 |   -6.084 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][2] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -6.084 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][1] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][1] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.426
- Arrival Time                  3.342
= Slack Time                    6.084
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    6.084 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.682 |   0.682 |    6.767 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.163 | 0.910 |   1.593 |    7.677 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.148 | 0.910 |   2.503 |    8.587 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.025 | 0.751 |   3.254 |    9.339 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][1]       | RN ^       | SDFFRQX2M | 1.081 | 0.088 |   3.342 |    9.426 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |           | 0.050 |       |   0.000 |   -6.084 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M    | 0.050 | 0.000 |   0.000 |   -6.084 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][1] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -6.084 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][3] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][3] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.426
- Arrival Time                  3.342
= Slack Time                    6.085
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    6.085 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.682 |   0.682 |    6.767 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.163 | 0.910 |   1.593 |    7.677 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.148 | 0.910 |   2.503 |    8.588 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.025 | 0.751 |   3.254 |    9.339 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][3]        | RN ^       | SDFFRQX2M | 1.081 | 0.087 |   3.342 |    9.426 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.050 |       |   0.000 |   -6.085 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.050 | 0.000 |   0.000 |   -6.085 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][3] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -6.085 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][5] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][5] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.426
- Arrival Time                  3.342
= Slack Time                    6.085
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    6.085 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.682 |   0.682 |    6.767 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.163 | 0.910 |   1.593 |    7.677 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.148 | 0.910 |   2.503 |    8.588 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.025 | 0.751 |   3.254 |    9.339 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][5]       | RN ^       | SDFFRQX2M | 1.081 | 0.087 |   3.342 |    9.426 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |           | 0.050 |       |   0.000 |   -6.085 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M    | 0.050 | 0.000 |   0.000 |   -6.085 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][5] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -6.085 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][5] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][5] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.426
- Arrival Time                  3.342
= Slack Time                    6.085
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    6.085 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.682 |   0.682 |    6.767 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.163 | 0.910 |   1.593 |    7.677 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.148 | 0.910 |   2.503 |    8.588 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.025 | 0.751 |   3.254 |    9.339 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][5]        | RN ^       | SDFFRQX2M | 1.081 | 0.087 |   3.342 |    9.426 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.050 |       |   0.000 |   -6.085 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.050 | 0.000 |   0.000 |   -6.085 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][5] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -6.085 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][5] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][5] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.426
- Arrival Time                  3.341
= Slack Time                    6.085
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    6.085 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.682 |   0.682 |    6.767 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.163 | 0.910 |   1.593 |    7.678 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.148 | 0.910 |   2.503 |    8.588 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.025 | 0.751 |   3.254 |    9.339 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][5]       | RN ^       | SDFFRQX2M | 1.081 | 0.087 |   3.341 |    9.426 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |           | 0.050 |       |   0.000 |   -6.085 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M    | 0.050 | 0.000 |   0.000 |   -6.085 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][5] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -6.085 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][2] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][2] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.426
- Arrival Time                  3.341
= Slack Time                    6.085
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    6.085 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.682 |   0.682 |    6.768 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.163 | 0.910 |   1.593 |    7.678 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.148 | 0.910 |   2.503 |    8.589 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.025 | 0.751 |   3.254 |    9.340 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][2]       | RN ^       | SDFFRQX2M | 1.081 | 0.086 |   3.341 |    9.426 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |           | 0.050 |       |   0.000 |   -6.085 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M    | 0.050 | 0.000 |   0.000 |   -6.085 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][2] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -6.085 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][2] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][2] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.374
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.426
- Arrival Time                  3.341
= Slack Time                    6.085
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    6.085 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.682 |   0.682 |    6.768 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.163 | 0.910 |   1.593 |    7.678 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.148 | 0.910 |   2.503 |    8.589 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.025 | 0.751 |   3.254 |    9.340 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][2]       | RN ^       | SDFFRQX2M | 1.081 | 0.086 |   3.341 |    9.426 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |           | 0.050 |       |   0.000 |   -6.085 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M    | 0.050 | 0.000 |   0.000 |   -6.085 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][2] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -6.085 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][4] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][4] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.373
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.427
- Arrival Time                  3.340
= Slack Time                    6.086
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    6.086 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.682 |   0.682 |    6.768 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.163 | 0.910 |   1.593 |    7.679 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.148 | 0.910 |   2.503 |    8.589 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.025 | 0.751 |   3.254 |    9.340 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][4]       | RN ^       | SDFFRQX2M | 1.080 | 0.086 |   3.340 |    9.427 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |           | 0.050 |       |   0.000 |   -6.086 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M    | 0.050 | 0.000 |   0.000 |   -6.086 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][4] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -6.086 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][2] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][2] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.373
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.427
- Arrival Time                  3.340
= Slack Time                    6.086
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    6.086 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.682 |   0.682 |    6.768 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.163 | 0.910 |   1.593 |    7.679 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.148 | 0.910 |   2.503 |    8.589 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.025 | 0.751 |   3.254 |    9.341 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][2]       | RN ^       | SDFFRQX2M | 1.080 | 0.086 |   3.340 |    9.427 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |           | 0.050 |       |   0.000 |   -6.086 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M    | 0.050 | 0.000 |   0.000 |   -6.086 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][2] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -6.086 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][5] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][5] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.373
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.427
- Arrival Time                  3.339
= Slack Time                    6.088
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    6.088 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.682 |   0.682 |    6.770 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.163 | 0.910 |   1.593 |    7.680 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.148 | 0.910 |   2.503 |    8.591 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.025 | 0.751 |   3.254 |    9.342 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][5]       | RN ^       | SDFFRQX2M | 1.079 | 0.084 |   3.339 |    9.427 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |           | 0.050 |       |   0.000 |   -6.088 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M    | 0.050 | 0.000 |   0.000 |   -6.088 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][5] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -6.088 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][6] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][6] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.373
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.427
- Arrival Time                  3.337
= Slack Time                    6.089
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    6.089 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.682 |   0.682 |    6.771 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.163 | 0.910 |   1.593 |    7.682 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.148 | 0.910 |   2.503 |    8.592 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.025 | 0.751 |   3.254 |    9.344 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][6]       | RN ^       | SDFFRQX2M | 1.078 | 0.083 |   3.337 |    9.427 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |           | 0.050 |       |   0.000 |   -6.089 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M    | 0.050 | 0.000 |   0.000 |   -6.089 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][6] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -6.089 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][5] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][5] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.373
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.427
- Arrival Time                  3.337
= Slack Time                    6.089
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    6.089 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.682 |   0.682 |    6.771 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.163 | 0.910 |   1.593 |    7.682 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.148 | 0.910 |   2.503 |    8.592 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.025 | 0.751 |   3.254 |    9.344 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][5]       | RN ^       | SDFFRQX2M | 1.078 | 0.083 |   3.337 |    9.427 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |           | 0.050 |       |   0.000 |   -6.089 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M    | 0.050 | 0.000 |   0.000 |   -6.089 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][5] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -6.089 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][6] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][6] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.373
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.427
- Arrival Time                  3.336
= Slack Time                    6.091
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    6.091 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.682 |   0.682 |    6.773 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.163 | 0.910 |   1.593 |    7.684 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.148 | 0.910 |   2.503 |    8.594 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.025 | 0.751 |   3.254 |    9.346 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][6]       | RN ^       | SDFFRQX2M | 1.077 | 0.081 |   3.336 |    9.427 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |           | 0.050 |       |   0.000 |   -6.091 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M    | 0.050 | 0.000 |   0.000 |   -6.091 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][6] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -6.091 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][1] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][1] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.373
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.427
- Arrival Time                  3.334
= Slack Time                    6.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    6.092 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.682 |   0.682 |    6.775 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.163 | 0.910 |   1.593 |    7.685 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.148 | 0.910 |   2.503 |    8.596 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.025 | 0.751 |   3.255 |    9.347 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][1]       | RN ^       | SDFFRQX2M | 1.076 | 0.080 |   3.334 |    9.427 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |           | 0.050 |       |   0.000 |   -6.092 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M    | 0.050 | 0.000 |   0.000 |   -6.092 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][1] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -6.092 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][1] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][1] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.373
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.427
- Arrival Time                  3.334
= Slack Time                    6.093
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    6.093 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.682 |   0.682 |    6.775 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.163 | 0.910 |   1.593 |    7.686 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.148 | 0.910 |   2.503 |    8.596 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.025 | 0.751 |   3.254 |    9.347 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][1]       | RN ^       | SDFFRQX2M | 1.075 | 0.079 |   3.334 |    9.427 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |           | 0.050 |       |   0.000 |   -6.093 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M    | 0.050 | 0.000 |   0.000 |   -6.093 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][1] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -6.093 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][1] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][1] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.373
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.427
- Arrival Time                  3.331
= Slack Time                    6.096
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    6.096 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.682 |   0.682 |    6.778 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.163 | 0.910 |   1.593 |    7.689 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.148 | 0.910 |   2.503 |    8.599 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.025 | 0.751 |   3.255 |    9.351 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][1]       | RN ^       | SDFFRQX2M | 1.073 | 0.076 |   3.331 |    9.427 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |           | 0.050 |       |   0.000 |   -6.096 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M    | 0.050 | 0.000 |   0.000 |   -6.096 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][1] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -6.096 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][0] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][0] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.373
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.427
- Arrival Time                  3.328
= Slack Time                    6.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    6.099 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.682 |   0.682 |    6.782 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.163 | 0.910 |   1.593 |    7.692 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.148 | 0.910 |   2.503 |    8.603 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.025 | 0.751 |   3.254 |    9.354 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][0]       | RN ^       | SDFFRQX2M | 1.070 | 0.073 |   3.328 |    9.427 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |           | 0.050 |       |   0.000 |   -6.099 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M    | 0.050 | 0.000 |   0.000 |   -6.099 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][0] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -6.099 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][6] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][6] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.373
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.427
- Arrival Time                  3.327
= Slack Time                    6.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    6.100 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.682 |   0.682 |    6.782 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.163 | 0.910 |   1.593 |    7.693 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.148 | 0.910 |   2.503 |    8.603 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.025 | 0.751 |   3.254 |    9.355 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][6]       | RN ^       | SDFFRQX2M | 1.069 | 0.072 |   3.327 |    9.427 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |           | 0.050 |       |   0.000 |   -6.100 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M    | 0.050 | 0.000 |   0.000 |   -6.100 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][6] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -6.100 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][6] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][6] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.373
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.427
- Arrival Time                  3.325
= Slack Time                    6.102
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    6.102 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.682 |   0.682 |    6.784 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.163 | 0.910 |   1.593 |    7.695 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.148 | 0.910 |   2.503 |    8.605 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.025 | 0.751 |   3.255 |    9.356 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][6]       | RN ^       | SDFFRQX2M | 1.068 | 0.071 |   3.325 |    9.427 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |           | 0.050 |       |   0.000 |   -6.102 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M    | 0.050 | 0.000 |   0.000 |   -6.102 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][6] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -6.102 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][5] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][5] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.373
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.427
- Arrival Time                  3.323
= Slack Time                    6.104
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    6.104 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.682 |   0.682 |    6.786 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.163 | 0.910 |   1.593 |    7.697 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.148 | 0.910 |   2.503 |    8.607 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.025 | 0.751 |   3.254 |    9.359 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][5]        | RN ^       | SDFFRQX2M | 1.066 | 0.069 |   3.323 |    9.427 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.050 |       |   0.000 |   -6.104 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.050 | 0.000 |   0.000 |   -6.104 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][5] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -6.104 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][7] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][7] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.373
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.427
- Arrival Time                  3.321
= Slack Time                    6.107
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    6.107 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.682 |   0.682 |    6.789 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.163 | 0.910 |   1.593 |    7.699 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.148 | 0.910 |   2.503 |    8.610 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.025 | 0.751 |   3.254 |    9.361 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][7]       | RN ^       | SDFFRQX2M | 1.064 | 0.066 |   3.321 |    9.427 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |           | 0.050 |       |   0.000 |   -6.107 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M    | 0.050 | 0.000 |   0.000 |   -6.107 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][7] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -6.107 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][6] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][6] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.373
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.427
- Arrival Time                  3.321
= Slack Time                    6.107
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    6.107 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.682 |   0.682 |    6.789 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.163 | 0.910 |   1.593 |    7.699 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.148 | 0.910 |   2.503 |    8.610 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.025 | 0.751 |   3.255 |    9.361 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][6]        | RN ^       | SDFFRQX2M | 1.063 | 0.066 |   3.321 |    9.427 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.050 |       |   0.000 |   -6.107 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.050 | 0.000 |   0.000 |   -6.107 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][6] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -6.107 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][7] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][7] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.373
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.427
- Arrival Time                  3.321
= Slack Time                    6.107
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    6.107 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.682 |   0.682 |    6.789 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.163 | 0.910 |   1.593 |    7.700 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.148 | 0.910 |   2.503 |    8.610 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.025 | 0.751 |   3.254 |    9.361 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][7]        | RN ^       | SDFFRQX2M | 1.063 | 0.066 |   3.321 |    9.427 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.050 |       |   0.000 |   -6.107 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.050 | 0.000 |   0.000 |   -6.107 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][7] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -6.107 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][6] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][6] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.372
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.428
- Arrival Time                  3.318
= Slack Time                    6.109
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    6.109 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.682 |   0.682 |    6.792 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.163 | 0.910 |   1.593 |    7.702 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.148 | 0.910 |   2.503 |    8.613 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.025 | 0.751 |   3.255 |    9.364 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][6]        | RN ^       | SDFFRQX2M | 1.061 | 0.064 |   3.318 |    9.428 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.050 |       |   0.000 |   -6.109 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.050 | 0.000 |   0.000 |   -6.109 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][6] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -6.109 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][4] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][4] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.372
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.428
- Arrival Time                  3.316
= Slack Time                    6.111
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    6.111 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.682 |   0.682 |    6.793 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.163 | 0.910 |   1.593 |    7.704 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.148 | 0.910 |   2.503 |    8.614 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.025 | 0.751 |   3.254 |    9.366 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][4]        | RN ^       | SDFFRQX2M | 1.059 | 0.062 |   3.316 |    9.428 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.050 |       |   0.000 |   -6.111 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.050 | 0.000 |   0.000 |   -6.111 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][4] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -6.111 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][3] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][3] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.372
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.428
- Arrival Time                  3.313
= Slack Time                    6.115
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    6.115 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.682 |   0.682 |    6.797 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.163 | 0.910 |   1.593 |    7.708 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.148 | 0.910 |   2.503 |    8.618 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.025 | 0.751 |   3.254 |    9.370 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][3]        | RN ^       | SDFFRQX2M | 1.055 | 0.058 |   3.313 |    9.428 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.050 |       |   0.000 |   -6.115 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.050 | 0.000 |   0.000 |   -6.115 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][3] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -6.115 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][3] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][3] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.372
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.428
- Arrival Time                  3.311
= Slack Time                    6.117
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    6.117 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.682 |   0.682 |    6.799 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.163 | 0.910 |   1.593 |    7.710 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.148 | 0.910 |   2.503 |    8.620 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.025 | 0.751 |   3.254 |    9.372 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][3]        | RN ^       | SDFFRQX2M | 1.052 | 0.056 |   3.311 |    9.428 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.050 |       |   0.000 |   -6.117 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.050 | 0.000 |   0.000 |   -6.117 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][3] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -6.117 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][2] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][2] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                         (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.372
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.429
- Arrival Time                  3.307
= Slack Time                    6.122
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    6.122 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.682 |   0.682 |    6.804 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.163 | 0.910 |   1.593 |    7.714 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.148 | 0.910 |   2.503 |    8.625 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.025 | 0.751 |   3.254 |    9.376 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][2]       | RN ^       | SDFFRQX2M | 1.047 | 0.052 |   3.307 |    9.429 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                              | scan_clk ^ |           | 0.050 |       |   0.000 |   -6.122 | 
     | U0_mux2X1/U1                                 | B ^ -> Y ^ | MX2X8M    | 0.050 | 0.000 |   0.000 |   -6.122 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][2] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -6.122 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][2] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][2] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.429
- Arrival Time                  3.306
= Slack Time                    6.123
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    6.123 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.682 |   0.682 |    6.805 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.163 | 0.910 |   1.593 |    7.715 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.148 | 0.910 |   2.503 |    8.626 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.025 | 0.751 |   3.254 |    9.377 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][2]        | RN ^       | SDFFRQX2M | 1.046 | 0.052 |   3.306 |    9.429 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.050 |       |   0.000 |   -6.123 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.050 | 0.000 |   0.000 |   -6.123 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][2] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -6.123 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][2] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][2] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.429
- Arrival Time                  3.301
= Slack Time                    6.128
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    6.128 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.682 |   0.682 |    6.811 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.163 | 0.910 |   1.593 |    7.721 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.148 | 0.910 |   2.503 |    8.632 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.025 | 0.751 |   3.255 |    9.383 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][2]        | RN ^       | SDFFRQX2M | 1.039 | 0.046 |   3.301 |    9.429 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.050 |       |   0.000 |   -6.128 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.050 | 0.000 |   0.000 |   -6.128 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][2] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -6.128 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][5] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][5] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.429
- Arrival Time                  3.298
= Slack Time                    6.131
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    6.131 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.682 |   0.682 |    6.813 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.163 | 0.910 |   1.593 |    7.724 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.148 | 0.910 |   2.503 |    8.634 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.025 | 0.751 |   3.254 |    9.386 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][5]        | RN ^       | SDFFRQX2M | 1.035 | 0.044 |   3.298 |    9.429 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.050 |       |   0.000 |   -6.131 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.050 | 0.000 |   0.000 |   -6.131 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][5] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -6.131 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][1] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][1] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.371
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.429
- Arrival Time                  3.297
= Slack Time                    6.133
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    6.133 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.682 |   0.682 |    6.815 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.163 | 0.910 |   1.593 |    7.725 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.148 | 0.910 |   2.503 |    8.636 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.025 | 0.751 |   3.254 |    9.387 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][1]        | RN ^       | SDFFRQX2M | 1.033 | 0.042 |   3.297 |    9.429 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.050 |       |   0.000 |   -6.133 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.050 | 0.000 |   0.000 |   -6.133 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][1] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -6.133 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][7] /
CK 
Endpoint:   U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][7] /RN (^) checked with  
leading edge of 'DFTCLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.370
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.430
- Arrival Time                  3.293
= Slack Time                    6.137
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |           |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                                    | scan_rst ^ |           | 0.000 |       |   0.000 |    6.137 | 
     | U5_mux2X1/U1                                       | B ^ -> Y ^ | MX2X8M    | 1.017 | 0.682 |   0.682 |    6.819 | 
     | FE_OFC0_RST_SYNC_1_mux                             | A ^ -> Y ^ | CLKBUFX6M | 1.163 | 0.910 |   1.593 |    7.730 | 
     | U0_ASYNC_FIFO/FE_OFC2_RST_SYNC_1_mux               | A ^ -> Y ^ | CLKBUFX8M | 1.148 | 0.910 |   2.503 |    8.640 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/FE_OFC3_RST_SYNC_1_mu | A ^ -> Y ^ | BUFX8M    | 1.025 | 0.751 |   3.254 |    9.392 | 
     | x                                                  |            |           |       |       |         |          | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][7]        | RN ^       | SDFFRQX2M | 1.030 | 0.038 |   3.293 |    9.430 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |           | 0.050 |       |   0.000 |   -6.137 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X8M    | 0.050 | 0.000 |   0.000 |   -6.137 | 
     | U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][7] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |   -6.137 | 
     +-----------------------------------------------------------------------------------------------------------+ 

