#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7faecec06350 .scope module, "jktrigger" "jktrigger" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "j"
    .port_info 1 /INPUT 1 "k"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "q"
o0x10950b008 .functor BUFZ 1, C4<z>; HiZ drive
v0x7faecec064b0_0 .net "clk", 0 0, o0x10950b008;  0 drivers
o0x10950b038 .functor BUFZ 1, C4<z>; HiZ drive
v0x7faecec16490_0 .net "j", 0 0, o0x10950b038;  0 drivers
o0x10950b068 .functor BUFZ 1, C4<z>; HiZ drive
v0x7faecec16530_0 .net "k", 0 0, o0x10950b068;  0 drivers
v0x7faecec165c0_0 .var "q", 0 0;
E_0x7faecec03710 .event posedge, v0x7faecec064b0_0;
    .scope S_0x7faecec06350;
T_0 ;
    %wait E_0x7faecec03710;
    %load/vec4 v0x7faecec16490_0;
    %load/vec4 v0x7faecec16530_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v0x7faecec165c0_0;
    %assign/vec4 v0x7faecec165c0_0, 0;
    %jmp T_0.4;
T_0.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faecec165c0_0, 0;
    %jmp T_0.4;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7faecec165c0_0, 0;
    %jmp T_0.4;
T_0.3 ;
    %load/vec4 v0x7faecec165c0_0;
    %inv;
    %assign/vec4 v0x7faecec165c0_0, 0;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "jktrigger.v";
