
*** Running vivado
    with args -log design_1_floating_point_2_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_floating_point_2_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_floating_point_2_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1172.348 ; gain = 236.977 ; free physical = 8473 ; free virtual = 28620
INFO: [Synth 8-638] synthesizing module 'design_1_floating_point_2_0' [/home/tansei/Desktop/cpu/2017/1stcore/cpu2/cpu2.srcs/sources_1/bd/design_1/ip/design_1_floating_point_2_0/synth/design_1_floating_point_2_0.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'design_1_floating_point_2_0' (21#1) [/home/tansei/Desktop/cpu/2017/1stcore/cpu2/cpu2.srcs/sources_1/bd/design_1/ip/design_1_floating_point_2_0/synth/design_1_floating_point_2_0.vhd:73]
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1252.824 ; gain = 317.453 ; free physical = 8305 ; free virtual = 28452
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1252.824 ; gain = 317.453 ; free physical = 8302 ; free virtual = 28449
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1627.062 ; gain = 0.004 ; free physical = 7741 ; free virtual = 27889
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1627.062 ; gain = 691.691 ; free physical = 7672 ; free virtual = 27837
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1627.062 ; gain = 691.691 ; free physical = 7672 ; free virtual = 27837
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1627.062 ; gain = 691.691 ; free physical = 7672 ; free virtual = 27837
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1627.062 ; gain = 691.691 ; free physical = 7657 ; free virtual = 27822
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1627.066 ; gain = 691.695 ; free physical = 7638 ; free virtual = 27803
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1855.254 ; gain = 919.883 ; free physical = 7229 ; free virtual = 27387
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1866.270 ; gain = 930.898 ; free physical = 7219 ; free virtual = 27377
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1877.293 ; gain = 941.922 ; free physical = 7208 ; free virtual = 27366
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1877.297 ; gain = 941.926 ; free physical = 7208 ; free virtual = 27366
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1877.297 ; gain = 941.926 ; free physical = 7208 ; free virtual = 27366
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1877.297 ; gain = 941.926 ; free physical = 7208 ; free virtual = 27366
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1877.297 ; gain = 941.926 ; free physical = 7208 ; free virtual = 27366
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1877.297 ; gain = 941.926 ; free physical = 7208 ; free virtual = 27366
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1877.297 ; gain = 941.926 ; free physical = 7208 ; free virtual = 27366

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |DSP_ALU         |     2|
|2     |DSP_A_B_DATA    |     1|
|3     |DSP_A_B_DATA_1  |     1|
|4     |DSP_C_DATA      |     2|
|5     |DSP_MULTIPLIER  |     2|
|6     |DSP_M_DATA      |     2|
|7     |DSP_OUTPUT      |     1|
|8     |DSP_OUTPUT_1    |     1|
|9     |DSP_PREADD      |     2|
|10    |DSP_PREADD_DATA |     2|
|11    |LUT1            |     2|
|12    |LUT2            |    13|
|13    |LUT3            |    47|
|14    |LUT4            |    13|
|15    |LUT5            |     8|
|16    |LUT6            |    26|
|17    |MUXCY           |    50|
|18    |XORCY           |    39|
|19    |FDRE            |    69|
+------+----------------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1877.297 ; gain = 941.926 ; free physical = 7208 ; free virtual = 27366
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1900.297 ; gain = 849.414 ; free physical = 7066 ; free virtual = 27224
