

================================================================
== Vivado HLS Report for 'conv2d_fix16_1'
================================================================
* Date:           Thu Oct 24 19:59:18 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.585|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1                     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1                  |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 1.1.1              |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |   +++ Loop 1.1.1.1          |    ?|    ?|        47|          -|          -|     ?|    no    |
        |    ++++ Loop 1.1.1.1.1      |   45|   45|        15|          -|          -|     3|    no    |
        |     +++++ Loop 1.1.1.1.1.1  |   12|   12|         4|          -|          -|     3|    no    |
        +-----------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      4|       0|    770|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        1|      -|      11|      3|
|Multiplexer      |        -|      -|       -|    182|
|Register         |        -|      -|     726|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      5|     737|    955|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      2|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-----------------------------------+--------------------------------+-----------+
    |              Instance             |             Module             | Expression|
    +-----------------------------------+--------------------------------+-----------+
    |network_mul_mul_14s_16s_30_1_1_U4  |network_mul_mul_14s_16s_30_1_1  |  i0 * i1  |
    +-----------------------------------+--------------------------------+-----------+

    * Memory: 
    +----------------+-----------------------------+---------+----+----+------+-----+------+-------------+
    |     Memory     |            Module           | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------+-----------------------------+---------+----+----+------+-----+------+-------------+
    |Conv2D_0_b_U    |conv2d_fix16_1_Conv2D_0_b    |        0|  11|   3|    16|   11|     1|          176|
    |Conv2D_0_w_0_U  |conv2d_fix16_1_Conv2D_0_w_0  |        1|   0|   0|   144|   14|     1|         2016|
    +----------------+-----------------------------+---------+----+----+------+-----+------+-------------+
    |Total           |                             |        1|  11|   3|   160|   25|     2|         2192|
    +----------------+-----------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |tmp1_fu_328_p2          |     *    |      2|  0|  20|          32|          16|
    |tmp3_fu_452_p2          |     *    |      2|  0|  20|          16|          32|
    |in_d_1_fu_371_p2        |     +    |      0|  0|  23|          16|           1|
    |k_h_1_fu_405_p2         |     +    |      0|  0|  10|           2|           1|
    |k_w_1_fu_462_p2         |     +    |      0|  0|  10|           2|           1|
    |next_mul3_fu_274_p2     |     +    |      0|  0|  39|          32|          32|
    |next_mul6_fu_269_p2     |     +    |      0|  0|  39|          32|          32|
    |next_mul_fu_361_p2      |     +    |      0|  0|  39|          32|          32|
    |out_d_3_fu_284_p2       |     +    |      0|  0|  23|          16|           1|
    |out_h_3_fu_308_p2       |     +    |      0|  0|  23|          16|           1|
    |out_w_3_fu_337_p2       |     +    |      0|  0|  23|          16|           1|
    |tmp2_fu_424_p2          |     +    |      0|  0|  39|          32|          32|
    |tmp4_fu_415_p2          |     +    |      0|  0|  24|          17|          17|
    |tmp5_fu_476_p2          |     +    |      0|  0|  24|          17|          17|
    |tmp6_fu_393_p2          |     +    |      0|  0|  39|          32|          32|
    |tmp7_fu_495_p2          |     +    |      0|  0|  15|           5|           5|
    |tmp_110_fu_351_p2       |     +    |      0|  0|  39|          32|          32|
    |tmp_112_cast_fu_544_p2  |     +    |      0|  0|  21|          15|          15|
    |tmp_112_fu_539_p2       |     +    |      0|  0|  23|          16|          16|
    |tmp_116_fu_381_p2       |     +    |      0|  0|  39|          32|          32|
    |tmp_123_fu_485_p2       |     +    |      0|  0|  39|          32|          32|
    |tmp_127_fu_504_p2       |     +    |      0|  0|  39|          32|          32|
    |tmp_132_fu_529_p2       |     +    |      0|  0|  23|          16|          16|
    |tmp_fu_318_p2           |     +    |      0|  0|  39|          32|          32|
    |tmp_119_fu_446_p2       |     -    |      0|  0|  15|           5|           5|
    |exitcond1_fu_399_p2     |   icmp   |      0|  0|   8|           2|           2|
    |exitcond2_fu_366_p2     |   icmp   |      0|  0|  13|          16|          16|
    |exitcond3_fu_332_p2     |   icmp   |      0|  0|  13|          16|          16|
    |exitcond4_fu_303_p2     |   icmp   |      0|  0|  13|          16|          16|
    |exitcond5_fu_279_p2     |   icmp   |      0|  0|  13|          16|          16|
    |exitcond_fu_456_p2      |   icmp   |      0|  0|   8|           2|           2|
    |p_tmp_s_fu_557_p3       |  select  |      0|  0|  15|           1|           1|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      4|  0| 770|         596|         534|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  65|         16|    1|         16|
    |in_d_reg_203       |   9|          2|   16|         32|
    |k_h_reg_226        |   9|          2|    2|          4|
    |k_w_reg_238        |   9|          2|    2|          4|
    |out_d_reg_145      |   9|          2|   16|         32|
    |out_h_reg_180      |   9|          2|   16|         32|
    |out_w_reg_192      |   9|          2|   16|         32|
    |output_r_address0  |  15|          3|   14|         42|
    |output_r_d0        |  21|          4|   16|         64|
    |phi_mul2_reg_156   |   9|          2|   32|         64|
    |phi_mul5_reg_168   |   9|          2|   32|         64|
    |phi_mul_reg_214    |   9|          2|   32|         64|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 182|         41|  195|        450|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |Conv2D_0_b_load_cast_reg_644  |  16|   0|   16|          0|
    |Conv2D_0_w_0_load_reg_759     |  14|   0|   14|          0|
    |Padding2D_0_array_lo_reg_754  |  16|   0|   16|          0|
    |ap_CS_fsm                     |  15|   0|   15|          0|
    |in_d_1_reg_703                |  16|   0|   16|          0|
    |in_d_reg_203                  |  16|   0|   16|          0|
    |k_h_1_reg_716                 |   2|   0|    2|          0|
    |k_h_reg_226                   |   2|   0|    2|          0|
    |k_w_1_reg_739                 |   2|   0|    2|          0|
    |k_w_reg_238                   |   2|   0|    2|          0|
    |next_mul3_reg_626             |  32|   0|   32|          0|
    |next_mul6_reg_621             |  32|   0|   32|          0|
    |next_mul_reg_695              |  32|   0|   32|          0|
    |out_d_3_reg_634               |  16|   0|   16|          0|
    |out_d_reg_145                 |  16|   0|   16|          0|
    |out_h_3_reg_657               |  16|   0|   16|          0|
    |out_h_reg_180                 |  16|   0|   16|          0|
    |out_w_3_reg_680               |  16|   0|   16|          0|
    |out_w_reg_192                 |  16|   0|   16|          0|
    |output_addr11_reg_690         |  14|   0|   14|          0|
    |p_tmp_s_reg_769               |  15|   0|   15|          0|
    |phi_mul2_reg_156              |  32|   0|   32|          0|
    |phi_mul5_reg_168              |  32|   0|   32|          0|
    |phi_mul_reg_214               |  32|   0|   32|          0|
    |tmp1_reg_672                  |  32|   0|   32|          0|
    |tmp2_reg_721                  |  32|   0|   32|          0|
    |tmp3_reg_731                  |  32|   0|   32|          0|
    |tmp6_reg_708                  |  32|   0|   32|          0|
    |tmp_100_reg_601               |  16|   0|   32|         16|
    |tmp_101_reg_606               |  16|   0|   32|         16|
    |tmp_102_reg_611               |  16|   0|   32|         16|
    |tmp_103_reg_616               |  16|   0|   32|         16|
    |tmp_108_cast_reg_667          |  16|   0|   17|          1|
    |tmp_109_cast_reg_685          |  16|   0|   17|          1|
    |tmp_119_reg_726               |   5|   0|    5|          0|
    |tmp_131_reg_764               |  16|   0|   16|          0|
    |tmp_9_reg_649                 |  15|   0|   15|          0|
    |tmp_reg_662                   |  32|   0|   32|          0|
    |tmp_s_reg_596                 |  16|   0|   32|         16|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 726|   0|  808|         82|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |   conv2d_fix16.1  | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |   conv2d_fix16.1  | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |   conv2d_fix16.1  | return value |
|ap_done                     | out |    1| ap_ctrl_hs |   conv2d_fix16.1  | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |   conv2d_fix16.1  | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |   conv2d_fix16.1  | return value |
|input_depth                 |  in |   16|   ap_none  |    input_depth    |    scalar    |
|input_height                |  in |   16|   ap_none  |    input_height   |    scalar    |
|input_width                 |  in |   16|   ap_none  |    input_width    |    scalar    |
|output_depth                |  in |   16|   ap_none  |    output_depth   |    scalar    |
|output_height               |  in |   16|   ap_none  |   output_height   |    scalar    |
|output_width                |  in |   16|   ap_none  |    output_width   |    scalar    |
|output_r_address0           | out |   14|  ap_memory |      output_r     |     array    |
|output_r_ce0                | out |    1|  ap_memory |      output_r     |     array    |
|output_r_we0                | out |    1|  ap_memory |      output_r     |     array    |
|output_r_d0                 | out |   16|  ap_memory |      output_r     |     array    |
|output_r_q0                 |  in |   16|  ap_memory |      output_r     |     array    |
|Padding2D_0_array_address0  | out |   10|  ap_memory | Padding2D_0_array |     array    |
|Padding2D_0_array_ce0       | out |    1|  ap_memory | Padding2D_0_array |     array    |
|Padding2D_0_array_q0        |  in |   16|  ap_memory | Padding2D_0_array |     array    |
+----------------------------+-----+-----+------------+-------------------+--------------+

