

================================================================
== Vivado HLS Report for 'fir_filter'
================================================================
* Date:           Mon Apr 12 22:42:22 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        firdec2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.294 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min   |    max    | min | max |   Type  |
    +---------+---------+----------+-----------+-----+-----+---------+
    |        1|       11| 5.000 ns | 55.000 ns |    1|   11|   none  |
    +---------+---------+----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                        |             |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |        Instance        |    Module   |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------+-------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_operator_ls_fu_116  |operator_ls  |        5|        5| 25.000 ns | 25.000 ns |    5|    5|   none  |
        +------------------------+-------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      2|       -|      -|    -|
|Expression       |        -|      0|       0|    113|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       5|    105|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     89|    -|
|Register         |        -|      -|     131|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      2|     136|    307|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+-------------+---------+-------+---+-----+-----+
    |        Instance        |    Module   | BRAM_18K| DSP48E| FF| LUT | URAM|
    +------------------------+-------------+---------+-------+---+-----+-----+
    |grp_operator_ls_fu_116  |operator_ls  |        0|      0|  5|  105|    0|
    +------------------------+-------------+---------+-------+---+-----+-----+
    |Total                   |             |        0|      0|  5|  105|    0|
    +------------------------+-------------+---------+-------+---+-----+-----+

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |fir_filter_mac_mubkb_U6  |fir_filter_mac_mubkb  | i0 + i1 * i2 |
    |fir_filter_mac_mubkb_U7  |fir_filter_mac_mubkb  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_2_fu_192_p2  |     *    |      0|  0|  41|           8|           8|
    |mul_ln1118_fu_174_p2    |     *    |      0|  0|  41|           8|           8|
    |y_V_V_din               |     +    |      0|  0|  25|          18|          18|
    |ap_block_state7         |    and   |      0|  0|   2|           1|           1|
    |tmp_nbreadreq_fu_50_p3  |    and   |      0|  0|   2|           1|           0|
    |ap_block_state1         |    or    |      0|  0|   2|           1|           1|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 113|          37|          36|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  41|          8|    1|          8|
    |h_V_address0  |  15|          3|    2|          6|
    |h_V_address1  |  15|          3|    2|          6|
    |x_V_V_blk_n   |   9|          2|    1|          2|
    |y_V_V_blk_n   |   9|          2|    1|          2|
    +--------------+----+-----------+-----+-----------+
    |Total         |  89|         18|    7|         24|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln703_1_reg_297                  |  17|   0|   17|          0|
    |add_ln703_reg_292                    |  17|   0|   17|          0|
    |ap_CS_fsm                            |   7|   0|    7|          0|
    |grp_operator_ls_fu_116_ap_start_reg  |   1|   0|    1|          0|
    |mul_ln1118_2_reg_287                 |  16|   0|   16|          0|
    |mul_ln1118_reg_282                   |  16|   0|   16|          0|
    |reg_130                              |   8|   0|    8|          0|
    |reg_134                              |   8|   0|    8|          0|
    |regs_regs_V_0                        |   8|   0|    8|          0|
    |regs_regs_V_1                        |   8|   0|    8|          0|
    |regs_regs_V_2                        |   8|   0|    8|          0|
    |regs_regs_V_3                        |   8|   0|    8|          0|
    |tmp_V_reg_237                        |   8|   0|    8|          0|
    |tmp_reg_233                          |   1|   0|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 131|   0|  131|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs |  fir_filter  | return value |
|ap_rst         |  in |    1| ap_ctrl_hs |  fir_filter  | return value |
|ap_start       |  in |    1| ap_ctrl_hs |  fir_filter  | return value |
|ap_done        | out |    1| ap_ctrl_hs |  fir_filter  | return value |
|ap_idle        | out |    1| ap_ctrl_hs |  fir_filter  | return value |
|ap_ready       | out |    1| ap_ctrl_hs |  fir_filter  | return value |
|x_V_V_dout     |  in |    8|   ap_fifo  |     x_V_V    |    pointer   |
|x_V_V_empty_n  |  in |    1|   ap_fifo  |     x_V_V    |    pointer   |
|x_V_V_read     | out |    1|   ap_fifo  |     x_V_V    |    pointer   |
|h_V_address0   | out |    2|  ap_memory |      h_V     |     array    |
|h_V_ce0        | out |    1|  ap_memory |      h_V     |     array    |
|h_V_q0         |  in |    8|  ap_memory |      h_V     |     array    |
|h_V_address1   | out |    2|  ap_memory |      h_V     |     array    |
|h_V_ce1        | out |    1|  ap_memory |      h_V     |     array    |
|h_V_q1         |  in |    8|  ap_memory |      h_V     |     array    |
|y_V_V_din      | out |   18|   ap_fifo  |     y_V_V    |    pointer   |
|y_V_V_full_n   |  in |    1|   ap_fifo  |     y_V_V    |    pointer   |
|y_V_V_write    | out |    1|   ap_fifo  |     y_V_V    |    pointer   |
+---------------+-----+-----+------------+--------------+--------------+

