// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
___OP_ID_UC_U_C
	PC);                               sky1307                 <<3   ));
                    |

              `CRCV

       );                             )  

                           //
                      endmodule
