AArch64 LB-tagfault+rel+dmb.ldpt--async
Hash=c0705c7e658df1db655ac903e3f7f796
Variant=memtag,async

{
 0:X1=x:green; 0:X2=y:green;
 1:X1=x:green; 1:X2=y:green; 1:X3=x:red;
}
 P0            | P1          ;
 LDR W3,[X1]   | LDR W4,[X2] ;
 L0: MOV W0,#1 | DMB LD      ;
 STLR W0,[X2]  | STG X3,[X1] ;

exists (0:TFSR_Elx=1 /\ 1:X4=1)
