INFO: [VRFC 10-2263] Analyzing Verilog file "D:/workspace/vivado/AsmCPU/AsmCPU.srcs/sources_1/ip/Imem/sim/Imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/workspace/vivado/AsmCPU/AsmCPU.srcs/sources_1/new/CP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CP0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/workspace/vivado/AsmCPU/AsmCPU.srcs/sources_1/new/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/workspace/vivado/AsmCPU/AsmCPU.srcs/sources_1/new/MUL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/workspace/vivado/AsmCPU/AsmCPU.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/workspace/vivado/AsmCPU/AsmCPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/workspace/vivado/AsmCPU/AsmCPU.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/workspace/vivado/AsmCPU/AsmCPU.srcs/sources_1/new/cpu_bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/workspace/vivado/AsmCPU/AsmCPU.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/workspace/vivado/AsmCPU/AsmCPU.srcs/sources_1/new/dmem_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/workspace/vivado/AsmCPU/AsmCPU.srcs/sources_1/new/dmem_store.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem_store
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/workspace/vivado/AsmCPU/AsmCPU.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/workspace/vivado/AsmCPU/AsmCPU.srcs/sources_1/new/g_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module g_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/workspace/vivado/AsmCPU/AsmCPU.srcs/sources_1/new/i_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/workspace/vivado/AsmCPU/AsmCPU.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/workspace/vivado/AsmCPU/AsmCPU.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/workspace/vivado/AsmCPU/AsmCPU.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/workspace/vivado/AsmCPU/AsmCPU.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/workspace/vivado/AsmCPU/AsmCPU.srcs/sources_1/new/sel21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sel21
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/workspace/vivado/AsmCPU/AsmCPU.srcs/sources_1/new/sel41.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sel41
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/workspace/vivado/AsmCPU/AsmCPU.srcs/sources_1/new/sel81.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sel81
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/workspace/vivado/AsmCPU/AsmCPU.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
