module dff(input d,clk,reset,
           output reg y);
  
  always@(posedge clk) begin
    if(reset)
      		y=0;
    else
      		y=d;
  end
endmodule
