#! /usr/local/Cellar/icarus-verilog/10.2/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fce36c12010 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
v0x7fce36c29710_0 .var "Clk", 0 0;
v0x7fce36c297a0_0 .var "Reset", 0 0;
v0x7fce36c298b0_0 .var "Start", 0 0;
v0x7fce36c29940_0 .var "address", 26 0;
v0x7fce36c299d0_0 .var/i "counter", 31 0;
v0x7fce36c29aa0_0 .net "cpu_mem_addr", 31 0, L_0x7fce36e42650;  1 drivers
v0x7fce36c29b30_0 .net "cpu_mem_data", 255 0, L_0x7fce36e47530;  1 drivers
v0x7fce36c29bc0_0 .net "cpu_mem_enable", 0 0, L_0x7fce36e4d9a0;  1 drivers
v0x7fce36c29c50_0 .net "cpu_mem_write", 0 0, L_0x7fce36e45530;  1 drivers
v0x7fce36c29d60_0 .var "flag", 0 0;
v0x7fce36c29df0_0 .var/i "i", 31 0;
v0x7fce36c29e90_0 .var "index", 4 0;
v0x7fce36c29f40_0 .net "mem_cpu_ack", 0 0, L_0x7fce36e49e90;  1 drivers
v0x7fce36c29fd0_0 .net "mem_cpu_data", 255 0, v0x7fce36c28fc0_0;  1 drivers
v0x7fce36c2a070_0 .var/i "outfile", 31 0;
v0x7fce36c2a120_0 .var/i "outfile2", 31 0;
v0x7fce36c2a1d0_0 .var "tag", 23 0;
S_0x7fce36c12170 .scope module, "CPU" "CPU" 2 23, 3 1 0, S_0x7fce36c12010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
    .port_info 3 /INPUT 256 "mem_data_i"
    .port_info 4 /INPUT 1 "mem_ack_i"
    .port_info 5 /OUTPUT 256 "mem_data_o"
    .port_info 6 /OUTPUT 32 "mem_addr_o"
    .port_info 7 /OUTPUT 1 "mem_enable_o"
    .port_info 8 /OUTPUT 1 "mem_write_o"
v0x7fce36c27c30_0 .net "clk_i", 0 0, v0x7fce36c29710_0;  1 drivers
v0x7fce36c27cd0_0 .net "mem_ack_i", 0 0, L_0x7fce36e49e90;  alias, 1 drivers
v0x7fce36c27d70_0 .net "mem_addr_o", 31 0, L_0x7fce36e42650;  alias, 1 drivers
v0x7fce36c27e00_0 .net "mem_data_i", 255 0, v0x7fce36c28fc0_0;  alias, 1 drivers
v0x7fce36c27eb0_0 .net "mem_data_o", 255 0, L_0x7fce36e47530;  alias, 1 drivers
v0x7fce36c27f80_0 .net "mem_enable_o", 0 0, L_0x7fce36e4d9a0;  alias, 1 drivers
v0x7fce36c28030_0 .net "mem_write_o", 0 0, L_0x7fce36e45530;  alias, 1 drivers
v0x7fce36c280e0_0 .net "rst_i", 0 0, v0x7fce36c297a0_0;  1 drivers
v0x7fce36c281b0_0 .net "start_i", 0 0, v0x7fce36c298b0_0;  1 drivers
S_0x7fce36c123b0 .scope module, "Instruction_Memory" "Instruction_Memory" 3 46, 4 1 0, S_0x7fce36c12170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
L_0x7fce36e27180 .functor BUFZ 32, L_0x7fce36c2a360, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fce36c12560_0 .net *"_s0", 31 0, L_0x7fce36c2a360;  1 drivers
v0x7fce36c22520_0 .net *"_s2", 31 0, L_0x7fce36e4fc30;  1 drivers
v0x7fce36c225c0_0 .net *"_s4", 29 0, L_0x7fce36c2a420;  1 drivers
L_0x109d1c008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fce36c22670_0 .net *"_s6", 1 0, L_0x109d1c008;  1 drivers
o0x109cea0c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fce36c22720_0 .net "addr_i", 31 0, o0x109cea0c8;  0 drivers
v0x7fce36c22810_0 .net "instr_o", 31 0, L_0x7fce36e27180;  1 drivers
v0x7fce36c228c0 .array "memory", 511 0, 31 0;
L_0x7fce36c2a360 .array/port v0x7fce36c228c0, L_0x7fce36e4fc30;
L_0x7fce36c2a420 .part o0x109cea0c8, 2, 30;
L_0x7fce36e4fc30 .concat [ 30 2 0 0], L_0x7fce36c2a420, L_0x109d1c008;
S_0x7fce36c22990 .scope module, "PC" "PC" 3 35, 5 1 0, S_0x7fce36c12170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
    .port_info 3 /INPUT 1 "stall_i"
    .port_info 4 /INPUT 1 "pcEnable_i"
    .port_info 5 /INPUT 32 "pc_i"
    .port_info 6 /OUTPUT 32 "pc_o"
v0x7fce36c22c60_0 .net "clk_i", 0 0, v0x7fce36c29710_0;  alias, 1 drivers
o0x109cea1b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fce36c22d00_0 .net "pcEnable_i", 0 0, o0x109cea1b8;  0 drivers
o0x109cea1e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fce36c22da0_0 .net "pc_i", 31 0, o0x109cea1e8;  0 drivers
v0x7fce36c22e60_0 .var "pc_o", 31 0;
v0x7fce36c22f10_0 .net "rst_i", 0 0, v0x7fce36c297a0_0;  alias, 1 drivers
o0x109cea278 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fce36c22ff0_0 .net "stall_i", 0 0, o0x109cea278;  0 drivers
v0x7fce36c23090_0 .net "start_i", 0 0, v0x7fce36c298b0_0;  alias, 1 drivers
E_0x7fce36c22c30/0 .event negedge, v0x7fce36c22f10_0;
E_0x7fce36c22c30/1 .event posedge, v0x7fce36c22c60_0;
E_0x7fce36c22c30 .event/or E_0x7fce36c22c30/0, E_0x7fce36c22c30/1;
S_0x7fce36c231e0 .scope module, "Registers" "Registers" 3 51, 6 1 0, S_0x7fce36c12170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "RSaddr_i"
    .port_info 2 /INPUT 5 "RTaddr_i"
    .port_info 3 /INPUT 5 "RDaddr_i"
    .port_info 4 /INPUT 32 "RDdata_i"
    .port_info 5 /INPUT 1 "RegWrite_i"
    .port_info 6 /OUTPUT 32 "RSdata_o"
    .port_info 7 /OUTPUT 32 "RTdata_o"
L_0x7fce36e24c10 .functor BUFZ 32, L_0x7fce36e505e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fce36e03500 .functor BUFZ 32, L_0x7fce36e50ee0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o0x109cea428 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7fce36c23490_0 .net "RDaddr_i", 4 0, o0x109cea428;  0 drivers
o0x109cea458 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fce36c23550_0 .net "RDdata_i", 31 0, o0x109cea458;  0 drivers
o0x109cea488 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7fce36c23600_0 .net "RSaddr_i", 4 0, o0x109cea488;  0 drivers
v0x7fce36c236c0_0 .net "RSdata_o", 31 0, L_0x7fce36e24c10;  1 drivers
o0x109cea4e8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7fce36c23770_0 .net "RTaddr_i", 4 0, o0x109cea4e8;  0 drivers
v0x7fce36c23860_0 .net "RTdata_o", 31 0, L_0x7fce36e03500;  1 drivers
o0x109cea548 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fce36c23910_0 .net "RegWrite_i", 0 0, o0x109cea548;  0 drivers
v0x7fce36c239b0_0 .net *"_s0", 31 0, L_0x7fce36e505e0;  1 drivers
L_0x109d1c368 .functor BUFT 1, C4<00zzzzz>, C4<0>, C4<0>, C4<0>;
v0x7fce36c23a60_0 .net *"_s10", 6 0, L_0x109d1c368;  1 drivers
L_0x109d1c320 .functor BUFT 1, C4<00zzzzz>, C4<0>, C4<0>, C4<0>;
v0x7fce36c23b70_0 .net *"_s2", 6 0, L_0x109d1c320;  1 drivers
v0x7fce36c23c20_0 .net *"_s8", 31 0, L_0x7fce36e50ee0;  1 drivers
v0x7fce36c23cd0_0 .net "clk_i", 0 0, v0x7fce36c29710_0;  alias, 1 drivers
v0x7fce36c23d80 .array "register", 31 0, 31 0;
E_0x7fce36c23450 .event negedge, v0x7fce36c22c60_0;
L_0x7fce36e505e0 .array/port v0x7fce36c23d80, L_0x109d1c320;
L_0x7fce36e50ee0 .array/port v0x7fce36c23d80, L_0x109d1c368;
S_0x7fce36c23e90 .scope module, "dcache" "dcache_top" 3 63, 7 2 0, S_0x7fce36c12170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 256 "mem_data_i"
    .port_info 3 /INPUT 1 "mem_ack_i"
    .port_info 4 /OUTPUT 256 "mem_data_o"
    .port_info 5 /OUTPUT 32 "mem_addr_o"
    .port_info 6 /OUTPUT 1 "mem_enable_o"
    .port_info 7 /OUTPUT 1 "mem_write_o"
    .port_info 8 /INPUT 32 "p1_data_i"
    .port_info 9 /INPUT 32 "p1_addr_i"
    .port_info 10 /INPUT 1 "p1_MemRead_i"
    .port_info 11 /INPUT 1 "p1_MemWrite_i"
    .port_info 12 /OUTPUT 32 "p1_data_o"
    .port_info 13 /OUTPUT 1 "p1_stall_o"
P_0x7fce36c24040 .param/l "STATE_IDLE" 0 7 69, C4<000>;
P_0x7fce36c24080 .param/l "STATE_MISS" 0 7 73, C4<100>;
P_0x7fce36c240c0 .param/l "STATE_READMISS" 0 7 70, C4<001>;
P_0x7fce36c24100 .param/l "STATE_READMISSOK" 0 7 71, C4<010>;
P_0x7fce36c24140 .param/l "STATE_WRITEBACK" 0 7 72, C4<011>;
o0x109ceaff8 .functor BUFZ 1, C4<z>; HiZ drive
o0x109ceb028 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7fce36e51a30 .functor OR 1, o0x109ceaff8, o0x109ceb028, C4<0>, C4<0>;
o0x109ceae48 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7fce36e27270 .functor NOT 1, o0x109ceae48, C4<0>, C4<0>, C4<0>;
L_0x7fce36e27340 .functor AND 1, L_0x7fce36e27270, L_0x7fce36e51a30, C4<1>, C4<1>;
L_0x7fce36e27420 .functor BUFZ 32, v0x7fce36c26dc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fce36e033f0 .functor BUFZ 5, L_0x7fce36e4c690, C4<00000>, C4<00000>, C4<00000>;
L_0x7fce36e41090 .functor BUFZ 1, L_0x7fce36e51a30, C4<0>, C4<0>, C4<0>;
L_0x7fce36e40460 .functor OR 1, v0x7fce36c263d0_0, L_0x7fce36e44930, C4<0>, C4<0>;
L_0x7fce36e4d9a0 .functor BUFZ 1, v0x7fce36c26950_0, C4<0>, C4<0>, C4<0>;
L_0x7fce36e47530 .functor BUFZ 256, L_0x7fce36e49df0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x7fce36e45530 .functor BUFZ 1, v0x7fce36c26a90_0, C4<0>, C4<0>, C4<0>;
L_0x7fce36e44930 .functor AND 1, o0x109ceae48, o0x109ceb028, C4<1>, C4<1>;
L_0x7fce36e41d40 .functor BUFZ 1, L_0x7fce36e44930, C4<0>, C4<0>, C4<0>;
L_0x109d1c050 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fce36c25b00_0 .net/2u *"_s26", 0 0, L_0x109d1c050;  1 drivers
L_0x109d1c098 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fce36c25bc0_0 .net/2u *"_s34", 4 0, L_0x109d1c098;  1 drivers
v0x7fce36c25c60_0 .net *"_s36", 31 0, L_0x7fce36e3fd30;  1 drivers
L_0x109d1c0e0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fce36c25d00_0 .net/2u *"_s38", 4 0, L_0x109d1c0e0;  1 drivers
v0x7fce36c25db0_0 .net *"_s40", 31 0, L_0x7fce36e42a00;  1 drivers
v0x7fce36c25ea0_0 .net *"_s8", 0 0, L_0x7fce36e27270;  1 drivers
v0x7fce36c25f50_0 .net "cache_dirty", 0 0, L_0x7fce36e41d40;  1 drivers
v0x7fce36c25ff0_0 .net "cache_sram_data", 255 0, L_0x7fce36e40350;  1 drivers
v0x7fce36c26090_0 .net "cache_sram_enable", 0 0, L_0x7fce36e41090;  1 drivers
v0x7fce36c261a0_0 .net "cache_sram_index", 4 0, L_0x7fce36e033f0;  1 drivers
v0x7fce36c26270_0 .net "cache_sram_tag", 23 0, L_0x7fce36e40f80;  1 drivers
v0x7fce36c26300_0 .net "cache_sram_write", 0 0, L_0x7fce36e40460;  1 drivers
v0x7fce36c263d0_0 .var "cache_we", 0 0;
v0x7fce36c26460_0 .net "clk_i", 0 0, v0x7fce36c29710_0;  alias, 1 drivers
v0x7fce36c26570_0 .net "hit", 0 0, o0x109ceae48;  0 drivers
v0x7fce36c26600_0 .net "mem_ack_i", 0 0, L_0x7fce36e49e90;  alias, 1 drivers
v0x7fce36c26690_0 .net "mem_addr_o", 31 0, L_0x7fce36e42650;  alias, 1 drivers
v0x7fce36c26820_0 .net "mem_data_i", 255 0, v0x7fce36c28fc0_0;  alias, 1 drivers
v0x7fce36c268b0_0 .net "mem_data_o", 255 0, L_0x7fce36e47530;  alias, 1 drivers
v0x7fce36c26950_0 .var "mem_enable", 0 0;
v0x7fce36c269f0_0 .net "mem_enable_o", 0 0, L_0x7fce36e4d9a0;  alias, 1 drivers
v0x7fce36c26a90_0 .var "mem_write", 0 0;
v0x7fce36c26b30_0 .net "mem_write_o", 0 0, L_0x7fce36e45530;  alias, 1 drivers
v0x7fce36c26bd0_0 .net "p1_MemRead_i", 0 0, o0x109ceaff8;  0 drivers
v0x7fce36c26c70_0 .net "p1_MemWrite_i", 0 0, o0x109ceb028;  0 drivers
o0x109ceb058 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fce36c26d10_0 .net "p1_addr_i", 31 0, o0x109ceb058;  0 drivers
v0x7fce36c26dc0_0 .var "p1_data", 31 0;
o0x109ceb0b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fce36c26e70_0 .net "p1_data_i", 31 0, o0x109ceb0b8;  0 drivers
v0x7fce36c26f20_0 .net "p1_data_o", 31 0, L_0x7fce36e27420;  1 drivers
v0x7fce36c26fd0_0 .net "p1_index", 4 0, L_0x7fce36e4c690;  1 drivers
v0x7fce36c27080_0 .net "p1_offset", 4 0, L_0x7fce36e513b0;  1 drivers
v0x7fce36c27130_0 .net "p1_req", 0 0, L_0x7fce36e51a30;  1 drivers
v0x7fce36c271d0_0 .net "p1_stall_o", 0 0, L_0x7fce36e27340;  1 drivers
v0x7fce36c26730_0 .net "p1_tag", 21 0, L_0x7fce36e48ff0;  1 drivers
o0x109ceb208 .functor BUFZ 256, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fce36c27460_0 .net "r_hit_data", 255 0, o0x109ceb208;  0 drivers
v0x7fce36c274f0_0 .net "rst_i", 0 0, v0x7fce36c297a0_0;  alias, 1 drivers
v0x7fce36c27580_0 .net "sram_cache_data", 255 0, L_0x7fce36e49df0;  1 drivers
v0x7fce36c27610_0 .net "sram_cache_tag", 23 0, L_0x7fce36e46b00;  1 drivers
v0x7fce36c276a0_0 .net "sram_dirty", 0 0, L_0x7fce36e4c5c0;  1 drivers
v0x7fce36c27730_0 .net "sram_tag", 21 0, L_0x7fce36e27070;  1 drivers
v0x7fce36c277c0_0 .net "sram_valid", 0 0, L_0x7fce36e51800;  1 drivers
v0x7fce36c27850_0 .var "state", 2 0;
v0x7fce36c278f0_0 .var "w_hit_data", 255 0;
v0x7fce36c279a0_0 .var "write_back", 0 0;
v0x7fce36c27a40_0 .net "write_hit", 0 0, L_0x7fce36e44930;  1 drivers
E_0x7fce36c244a0 .event edge, v0x7fce36c26e70_0, v0x7fce36c27460_0, v0x7fce36c27080_0;
E_0x7fce36c244f0 .event edge, v0x7fce36c27460_0, v0x7fce36c27080_0;
L_0x7fce36e513b0 .part o0x109ceb058, 0, 5;
L_0x7fce36e4c690 .part o0x109ceb058, 5, 5;
L_0x7fce36e48ff0 .part o0x109ceb058, 10, 22;
L_0x7fce36e51800 .part L_0x7fce36e46b00, 23, 1;
L_0x7fce36e4c5c0 .part L_0x7fce36e46b00, 22, 1;
L_0x7fce36e27070 .part L_0x7fce36e46b00, 0, 22;
L_0x7fce36e40f80 .concat [ 22 1 1 0], L_0x7fce36e48ff0, L_0x7fce36e41d40, L_0x109d1c050;
L_0x7fce36e40350 .functor MUXZ 256, v0x7fce36c28fc0_0, v0x7fce36c278f0_0, o0x109ceae48, C4<>;
L_0x7fce36e3fd30 .concat [ 5 5 22 0], L_0x109d1c098, L_0x7fce36e4c690, L_0x7fce36e27070;
L_0x7fce36e42a00 .concat [ 5 5 22 0], L_0x109d1c0e0, L_0x7fce36e4c690, L_0x7fce36e48ff0;
L_0x7fce36e42650 .functor MUXZ 32, L_0x7fce36e42a00, L_0x7fce36e3fd30, v0x7fce36c279a0_0, C4<>;
S_0x7fce36c24530 .scope module, "dcache_data_sram" "dcache_data_sram" 7 206, 8 1 0, S_0x7fce36c23e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "addr_i"
    .port_info 2 /INPUT 256 "data_i"
    .port_info 3 /INPUT 1 "enable_i"
    .port_info 4 /INPUT 1 "write_i"
    .port_info 5 /OUTPUT 256 "data_o"
v0x7fce36c24800_0 .net *"_s0", 255 0, L_0x7fce36e45150;  1 drivers
v0x7fce36c248c0_0 .net *"_s2", 6 0, L_0x7fce36e42f40;  1 drivers
L_0x109d1c1b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fce36c24970_0 .net *"_s5", 1 0, L_0x109d1c1b8;  1 drivers
L_0x109d1c200 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fce36c24a30_0 .net/2u *"_s6", 255 0, L_0x109d1c200;  1 drivers
v0x7fce36c24ae0_0 .net "addr_i", 4 0, L_0x7fce36e033f0;  alias, 1 drivers
v0x7fce36c24bd0_0 .net "clk_i", 0 0, v0x7fce36c29710_0;  alias, 1 drivers
v0x7fce36c24ca0_0 .net "data_i", 255 0, L_0x7fce36e40350;  alias, 1 drivers
v0x7fce36c24d30_0 .net "data_o", 255 0, L_0x7fce36e49df0;  alias, 1 drivers
v0x7fce36c24de0_0 .net "enable_i", 0 0, L_0x7fce36e41090;  alias, 1 drivers
v0x7fce36c24ef0 .array "memory", 31 0, 255 0;
v0x7fce36c24f80_0 .net "write_i", 0 0, L_0x7fce36e40460;  alias, 1 drivers
E_0x7fce36c247b0 .event posedge, v0x7fce36c22c60_0;
L_0x7fce36e45150 .array/port v0x7fce36c24ef0, L_0x7fce36e42f40;
L_0x7fce36e42f40 .concat [ 5 2 0 0], L_0x7fce36e033f0, L_0x109d1c1b8;
L_0x7fce36e49df0 .functor MUXZ 256, L_0x109d1c200, L_0x7fce36e45150, L_0x7fce36e41090, C4<>;
S_0x7fce36c250b0 .scope module, "dcache_tag_sram" "dcache_tag_sram" 7 193, 9 1 0, S_0x7fce36c23e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "addr_i"
    .port_info 2 /INPUT 24 "data_i"
    .port_info 3 /INPUT 1 "enable_i"
    .port_info 4 /INPUT 1 "write_i"
    .port_info 5 /OUTPUT 24 "data_o"
v0x7fce36c252f0_0 .net *"_s0", 23 0, L_0x7fce36e4ecc0;  1 drivers
v0x7fce36c25380_0 .net *"_s2", 6 0, L_0x7fce36e4ed60;  1 drivers
L_0x109d1c128 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fce36c25420_0 .net *"_s5", 1 0, L_0x109d1c128;  1 drivers
L_0x109d1c170 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fce36c254e0_0 .net/2u *"_s6", 23 0, L_0x109d1c170;  1 drivers
v0x7fce36c25590_0 .net "addr_i", 4 0, L_0x7fce36e033f0;  alias, 1 drivers
v0x7fce36c25670_0 .net "clk_i", 0 0, v0x7fce36c29710_0;  alias, 1 drivers
v0x7fce36c25700_0 .net "data_i", 23 0, L_0x7fce36e40f80;  alias, 1 drivers
v0x7fce36c257a0_0 .net "data_o", 23 0, L_0x7fce36e46b00;  alias, 1 drivers
v0x7fce36c25850_0 .net "enable_i", 0 0, L_0x7fce36e41090;  alias, 1 drivers
v0x7fce36c25980 .array "memory", 31 0, 23 0;
v0x7fce36c25a10_0 .net "write_i", 0 0, L_0x7fce36e40460;  alias, 1 drivers
L_0x7fce36e4ecc0 .array/port v0x7fce36c25980, L_0x7fce36e4ed60;
L_0x7fce36e4ed60 .concat [ 5 2 0 0], L_0x7fce36e033f0, L_0x109d1c128;
L_0x7fce36e46b00 .functor MUXZ 24, L_0x109d1c170, L_0x7fce36e4ecc0, L_0x7fce36e41090, C4<>;
S_0x7fce36c28310 .scope module, "Data_Memory" "Data_Memory" 2 36, 10 1 0, S_0x7fce36c12010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 32 "addr_i"
    .port_info 3 /INPUT 256 "data_i"
    .port_info 4 /INPUT 1 "enable_i"
    .port_info 5 /INPUT 1 "write_i"
    .port_info 6 /OUTPUT 1 "ack_o"
    .port_info 7 /OUTPUT 256 "data_o"
P_0x7fce36c28470 .param/l "STATE_IDLE" 0 10 32, C4<0>;
P_0x7fce36c284b0 .param/l "STATE_WAIT" 0 10 33, C4<1>;
L_0x7fce36e49e90 .functor BUFZ 1, L_0x7fce36e43cd0, C4<0>, C4<0>, C4<0>;
L_0x7fce36e43cd0 .functor AND 1, L_0x7fce36e44390, L_0x7fce36e44430, C4<1>, C4<1>;
L_0x109d1c290 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fce36c28680_0 .net/2u *"_s12", 1 0, L_0x109d1c290;  1 drivers
v0x7fce36c28730_0 .net *"_s14", 0 0, L_0x7fce36e44390;  1 drivers
L_0x109d1c2d8 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x7fce36c287d0_0 .net/2u *"_s16", 3 0, L_0x109d1c2d8;  1 drivers
v0x7fce36c28890_0 .net *"_s18", 0 0, L_0x7fce36e44430;  1 drivers
v0x7fce36c28930_0 .net *"_s2", 31 0, L_0x7fce36e479c0;  1 drivers
v0x7fce36c28a20_0 .net *"_s4", 26 0, L_0x7fce36e4cc90;  1 drivers
L_0x109d1c248 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fce36c28ad0_0 .net *"_s6", 4 0, L_0x109d1c248;  1 drivers
v0x7fce36c28b80_0 .net "ack", 0 0, L_0x7fce36e43cd0;  1 drivers
v0x7fce36c28c20_0 .net "ack_o", 0 0, L_0x7fce36e49e90;  alias, 1 drivers
v0x7fce36c28d30_0 .net "addr", 26 0, L_0x7fce36e44680;  1 drivers
v0x7fce36c28dc0_0 .net "addr_i", 31 0, L_0x7fce36e42650;  alias, 1 drivers
v0x7fce36c28ea0_0 .net "clk_i", 0 0, v0x7fce36c29710_0;  alias, 1 drivers
v0x7fce36c28f30_0 .var "count", 3 0;
v0x7fce36c28fc0_0 .var "data", 255 0;
v0x7fce36c29070_0 .net "data_i", 255 0, L_0x7fce36e47530;  alias, 1 drivers
v0x7fce36c29150_0 .net "data_o", 255 0, v0x7fce36c28fc0_0;  alias, 1 drivers
v0x7fce36c29220_0 .net "enable_i", 0 0, L_0x7fce36e4d9a0;  alias, 1 drivers
v0x7fce36c293f0 .array "memory", 511 0, 255 0;
v0x7fce36c29480_0 .net "rst_i", 0 0, v0x7fce36c297a0_0;  alias, 1 drivers
v0x7fce36c29510_0 .var "state", 1 0;
v0x7fce36c295a0_0 .net "write_i", 0 0, L_0x7fce36e45530;  alias, 1 drivers
v0x7fce36c29630_0 .var "write_reg", 0 0;
L_0x7fce36e4cc90 .part L_0x7fce36e42650, 5, 27;
L_0x7fce36e479c0 .concat [ 27 5 0 0], L_0x7fce36e4cc90, L_0x109d1c248;
L_0x7fce36e44680 .part L_0x7fce36e479c0, 0, 27;
L_0x7fce36e44390 .cmp/eq 2, v0x7fce36c29510_0, L_0x109d1c290;
L_0x7fce36e44430 .cmp/eq 4, v0x7fce36c28f30_0, L_0x109d1c2d8;
    .scope S_0x7fce36c22990;
T_0 ;
    %wait E_0x7fce36c22c30;
    %load/vec4 v0x7fce36c22f10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fce36c22e60_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fce36c22ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x7fce36c23090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x7fce36c22d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v0x7fce36c22da0_0;
    %assign/vec4 v0x7fce36c22e60_0, 0;
T_0.6 ;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fce36c22e60_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fce36c231e0;
T_1 ;
    %wait E_0x7fce36c23450;
    %load/vec4 v0x7fce36c23910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fce36c23550_0;
    %load/vec4 v0x7fce36c23490_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7fce36c23d80, 4, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fce36c250b0;
T_2 ;
    %wait E_0x7fce36c247b0;
    %load/vec4 v0x7fce36c25850_0;
    %load/vec4 v0x7fce36c25a10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x7fce36c25700_0;
    %load/vec4 v0x7fce36c25590_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fce36c25980, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fce36c24530;
T_3 ;
    %wait E_0x7fce36c247b0;
    %load/vec4 v0x7fce36c24de0_0;
    %load/vec4 v0x7fce36c24f80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7fce36c24ca0_0;
    %load/vec4 v0x7fce36c24ae0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fce36c24ef0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fce36c23e90;
T_4 ;
    %wait E_0x7fce36c244f0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fce36c23e90;
T_5 ;
    %wait E_0x7fce36c244a0;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fce36c23e90;
T_6 ;
    %wait E_0x7fce36c22c30;
    %load/vec4 v0x7fce36c274f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fce36c27850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fce36c26950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fce36c26a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fce36c263d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fce36c279a0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7fce36c27850_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v0x7fce36c27130_0;
    %load/vec4 v0x7fce36c26570_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fce36c27850_0, 0;
    %jmp T_6.9;
T_6.8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fce36c27850_0, 0;
T_6.9 ;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v0x7fce36c276a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fce36c27850_0, 0;
    %jmp T_6.11;
T_6.10 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fce36c27850_0, 0;
T_6.11 ;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v0x7fce36c26600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.12, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fce36c27850_0, 0;
    %jmp T_6.13;
T_6.12 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fce36c27850_0, 0;
T_6.13 ;
    %jmp T_6.7;
T_6.5 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fce36c27850_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0x7fce36c26600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.14, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fce36c27850_0, 0;
    %jmp T_6.15;
T_6.14 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fce36c27850_0, 0;
T_6.15 ;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fce36c28310;
T_7 ;
    %wait E_0x7fce36c247b0;
    %load/vec4 v0x7fce36c29480_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fce36c29510_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fce36c29510_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %load/vec4 v0x7fce36c29510_0;
    %assign/vec4 v0x7fce36c29510_0, 0;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v0x7fce36c29220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fce36c29510_0, 0;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0x7fce36c29510_0;
    %assign/vec4 v0x7fce36c29510_0, 0;
T_7.7 ;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v0x7fce36c28f30_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_7.8, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fce36c29510_0, 0;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v0x7fce36c29510_0;
    %assign/vec4 v0x7fce36c29510_0, 0;
T_7.9 ;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fce36c28310;
T_8 ;
    %wait E_0x7fce36c247b0;
    %load/vec4 v0x7fce36c29480_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fce36c28f30_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7fce36c29510_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fce36c28f30_0, 0;
    %jmp T_8.5;
T_8.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fce36c28f30_0, 0;
    %jmp T_8.5;
T_8.3 ;
    %load/vec4 v0x7fce36c28f30_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fce36c28f30_0, 0;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fce36c28310;
T_9 ;
    %wait E_0x7fce36c247b0;
    %load/vec4 v0x7fce36c29480_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fce36c29630_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7fce36c29510_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fce36c29630_0, 0;
    %jmp T_9.5;
T_9.2 ;
    %load/vec4 v0x7fce36c295a0_0;
    %assign/vec4 v0x7fce36c29630_0, 0;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v0x7fce36c29630_0;
    %assign/vec4 v0x7fce36c29630_0, 0;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fce36c28310;
T_10 ;
    %wait E_0x7fce36c247b0;
    %load/vec4 v0x7fce36c28b80_0;
    %load/vec4 v0x7fce36c29630_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %ix/getv 4, v0x7fce36c28d30_0;
    %load/vec4a v0x7fce36c293f0, 4;
    %store/vec4 v0x7fce36c28fc0_0, 0, 256;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fce36c28310;
T_11 ;
    %wait E_0x7fce36c247b0;
    %load/vec4 v0x7fce36c28b80_0;
    %load/vec4 v0x7fce36c29630_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x7fce36c29070_0;
    %ix/getv 3, v0x7fce36c28d30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fce36c293f0, 0, 4;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fce36c12010;
T_12 ;
    %delay 25, 0;
    %load/vec4 v0x7fce36c29710_0;
    %inv;
    %store/vec4 v0x7fce36c29710_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fce36c12010;
T_13 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fce36c299d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fce36c29df0_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x7fce36c29df0_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_13.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fce36c29df0_0;
    %store/vec4a v0x7fce36c228c0, 4, 0;
    %load/vec4 v0x7fce36c29df0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fce36c29df0_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fce36c29df0_0, 0, 32;
T_13.2 ;
    %load/vec4 v0x7fce36c29df0_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_13.3, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x7fce36c29df0_0;
    %store/vec4a v0x7fce36c293f0, 4, 0;
    %load/vec4 v0x7fce36c29df0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fce36c29df0_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fce36c29df0_0, 0, 32;
T_13.4 ;
    %load/vec4 v0x7fce36c29df0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.5, 5;
    %pushi/vec4 0, 0, 24;
    %ix/getv/s 4, v0x7fce36c29df0_0;
    %store/vec4a v0x7fce36c25980, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x7fce36c29df0_0;
    %store/vec4a v0x7fce36c24ef0, 4, 0;
    %load/vec4 v0x7fce36c29df0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fce36c29df0_0, 0, 32;
    %jmp T_13.4;
T_13.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fce36c29df0_0, 0, 32;
T_13.6 ;
    %load/vec4 v0x7fce36c29df0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.7, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fce36c29df0_0;
    %store/vec4a v0x7fce36c23d80, 4, 0;
    %load/vec4 v0x7fce36c29df0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fce36c29df0_0, 0, 32;
    %jmp T_13.6;
T_13.7 ;
    %vpi_call 2 73 "$readmemb", "instruction.txt", v0x7fce36c228c0 {0 0 0};
    %vpi_func 2 76 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x7fce36c2a070_0, 0, 32;
    %vpi_func 2 77 "$fopen" 32, "cache.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x7fce36c2a120_0, 0, 32;
    %pushi/vec4 5, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fce36c293f0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fce36c29710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fce36c297a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fce36c298b0_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fce36c297a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fce36c298b0_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x7fce36c12010;
T_14 ;
    %wait E_0x7fce36c247b0;
    %load/vec4 v0x7fce36c299d0_0;
    %cmpi/e 150, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %vpi_call 2 96 "$fdisplay", v0x7fce36c2a070_0, "Flush Cache! \012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fce36c29df0_0, 0, 32;
T_14.2 ;
    %load/vec4 v0x7fce36c29df0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_14.3, 5;
    %ix/getv/s 4, v0x7fce36c29df0_0;
    %load/vec4a v0x7fce36c25980, 4;
    %store/vec4 v0x7fce36c2a1d0_0, 0, 24;
    %load/vec4 v0x7fce36c29df0_0;
    %pad/s 5;
    %store/vec4 v0x7fce36c29e90_0, 0, 5;
    %load/vec4 v0x7fce36c2a1d0_0;
    %parti/s 22, 0, 2;
    %load/vec4 v0x7fce36c29e90_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fce36c29940_0, 0, 27;
    %ix/getv/s 4, v0x7fce36c29df0_0;
    %load/vec4a v0x7fce36c24ef0, 4;
    %ix/getv 4, v0x7fce36c29940_0;
    %store/vec4a v0x7fce36c293f0, 4, 0;
    %load/vec4 v0x7fce36c29df0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fce36c29df0_0, 0, 32;
    %jmp T_14.2;
T_14.3 ;
T_14.0 ;
    %pushi/vec4 150, 0, 32;
    %load/vec4 v0x7fce36c299d0_0;
    %cmp/s;
    %jmp/0xz  T_14.4, 5;
    %vpi_call 2 105 "$stop" {0 0 0};
T_14.4 ;
    %vpi_call 2 108 "$fdisplay", v0x7fce36c2a070_0, "cycle = %d, Start = %b", v0x7fce36c299d0_0, v0x7fce36c298b0_0 {0 0 0};
    %vpi_call 2 110 "$fdisplay", v0x7fce36c2a070_0, "PC = %d", v0x7fce36c22e60_0 {0 0 0};
    %vpi_call 2 113 "$fdisplay", v0x7fce36c2a070_0, "Registers" {0 0 0};
    %vpi_call 2 114 "$fdisplay", v0x7fce36c2a070_0, "R0(r0) = %h, R8 (t0) = %h, R16(s0) = %h, R24(t8) = %h", &A<v0x7fce36c23d80, 0>, &A<v0x7fce36c23d80, 8>, &A<v0x7fce36c23d80, 16>, &A<v0x7fce36c23d80, 24> {0 0 0};
    %vpi_call 2 115 "$fdisplay", v0x7fce36c2a070_0, "R1(at) = %h, R9 (t1) = %h, R17(s1) = %h, R25(t9) = %h", &A<v0x7fce36c23d80, 1>, &A<v0x7fce36c23d80, 9>, &A<v0x7fce36c23d80, 17>, &A<v0x7fce36c23d80, 25> {0 0 0};
    %vpi_call 2 116 "$fdisplay", v0x7fce36c2a070_0, "R2(v0) = %h, R10(t2) = %h, R18(s2) = %h, R26(k0) = %h", &A<v0x7fce36c23d80, 2>, &A<v0x7fce36c23d80, 10>, &A<v0x7fce36c23d80, 18>, &A<v0x7fce36c23d80, 26> {0 0 0};
    %vpi_call 2 117 "$fdisplay", v0x7fce36c2a070_0, "R3(v1) = %h, R11(t3) = %h, R19(s3) = %h, R27(k1) = %h", &A<v0x7fce36c23d80, 3>, &A<v0x7fce36c23d80, 11>, &A<v0x7fce36c23d80, 19>, &A<v0x7fce36c23d80, 27> {0 0 0};
    %vpi_call 2 118 "$fdisplay", v0x7fce36c2a070_0, "R4(a0) = %h, R12(t4) = %h, R20(s4) = %h, R28(gp) = %h", &A<v0x7fce36c23d80, 4>, &A<v0x7fce36c23d80, 12>, &A<v0x7fce36c23d80, 20>, &A<v0x7fce36c23d80, 28> {0 0 0};
    %vpi_call 2 119 "$fdisplay", v0x7fce36c2a070_0, "R5(a1) = %h, R13(t5) = %h, R21(s5) = %h, R29(sp) = %h", &A<v0x7fce36c23d80, 5>, &A<v0x7fce36c23d80, 13>, &A<v0x7fce36c23d80, 21>, &A<v0x7fce36c23d80, 29> {0 0 0};
    %vpi_call 2 120 "$fdisplay", v0x7fce36c2a070_0, "R6(a2) = %h, R14(t6) = %h, R22(s6) = %h, R30(s8) = %h", &A<v0x7fce36c23d80, 6>, &A<v0x7fce36c23d80, 14>, &A<v0x7fce36c23d80, 22>, &A<v0x7fce36c23d80, 30> {0 0 0};
    %vpi_call 2 121 "$fdisplay", v0x7fce36c2a070_0, "R7(a3) = %h, R15(t7) = %h, R23(s7) = %h, R31(ra) = %h", &A<v0x7fce36c23d80, 7>, &A<v0x7fce36c23d80, 15>, &A<v0x7fce36c23d80, 23>, &A<v0x7fce36c23d80, 31> {0 0 0};
    %vpi_call 2 124 "$fdisplay", v0x7fce36c2a070_0, "Data Memory: 0x0000 = %h", &A<v0x7fce36c293f0, 0> {0 0 0};
    %vpi_call 2 125 "$fdisplay", v0x7fce36c2a070_0, "Data Memory: 0x0020 = %h", &A<v0x7fce36c293f0, 1> {0 0 0};
    %vpi_call 2 126 "$fdisplay", v0x7fce36c2a070_0, "Data Memory: 0x0040 = %h", &A<v0x7fce36c293f0, 2> {0 0 0};
    %vpi_call 2 127 "$fdisplay", v0x7fce36c2a070_0, "Data Memory: 0x0060 = %h", &A<v0x7fce36c293f0, 3> {0 0 0};
    %vpi_call 2 128 "$fdisplay", v0x7fce36c2a070_0, "Data Memory: 0x0080 = %h", &A<v0x7fce36c293f0, 4> {0 0 0};
    %vpi_call 2 129 "$fdisplay", v0x7fce36c2a070_0, "Data Memory: 0x00A0 = %h", &A<v0x7fce36c293f0, 5> {0 0 0};
    %vpi_call 2 130 "$fdisplay", v0x7fce36c2a070_0, "Data Memory: 0x00C0 = %h", &A<v0x7fce36c293f0, 6> {0 0 0};
    %vpi_call 2 131 "$fdisplay", v0x7fce36c2a070_0, "Data Memory: 0x00E0 = %h", &A<v0x7fce36c293f0, 7> {0 0 0};
    %vpi_call 2 132 "$fdisplay", v0x7fce36c2a070_0, "Data Memory: 0x0400 = %h", &A<v0x7fce36c293f0, 32> {0 0 0};
    %vpi_call 2 134 "$fdisplay", v0x7fce36c2a070_0, "\012" {0 0 0};
    %load/vec4 v0x7fce36c271d0_0;
    %load/vec4 v0x7fce36c27850_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x7fce36c276a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.8, 8;
    %load/vec4 v0x7fce36c26c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.10, 8;
    %vpi_call 2 140 "$fdisplay", v0x7fce36c2a120_0, "Cycle: %d, Write Miss, Address: %h, Write Data: %h (Write Back!)", v0x7fce36c299d0_0, v0x7fce36c26d10_0, v0x7fce36c26e70_0 {0 0 0};
    %jmp T_14.11;
T_14.10 ;
    %load/vec4 v0x7fce36c26bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.12, 8;
    %vpi_call 2 142 "$fdisplay", v0x7fce36c2a120_0, "Cycle: %d, Read Miss , Address: %h, Read Data : %h (Write Back!)", v0x7fce36c299d0_0, v0x7fce36c26d10_0, v0x7fce36c26f20_0 {0 0 0};
T_14.12 ;
T_14.11 ;
    %jmp T_14.9;
T_14.8 ;
    %load/vec4 v0x7fce36c26c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.14, 8;
    %vpi_call 2 146 "$fdisplay", v0x7fce36c2a120_0, "Cycle: %d, Write Miss, Address: %h, Write Data: %h", v0x7fce36c299d0_0, v0x7fce36c26d10_0, v0x7fce36c26e70_0 {0 0 0};
    %jmp T_14.15;
T_14.14 ;
    %load/vec4 v0x7fce36c26bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.16, 8;
    %vpi_call 2 148 "$fdisplay", v0x7fce36c2a120_0, "Cycle: %d, Read Miss , Address: %h, Read Data : %h", v0x7fce36c299d0_0, v0x7fce36c26d10_0, v0x7fce36c26f20_0 {0 0 0};
T_14.16 ;
T_14.15 ;
T_14.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fce36c29d60_0, 0, 1;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x7fce36c271d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.18, 8;
    %load/vec4 v0x7fce36c29d60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.20, 8;
    %load/vec4 v0x7fce36c26c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.22, 8;
    %vpi_call 2 155 "$fdisplay", v0x7fce36c2a120_0, "Cycle: %d, Write Hit , Address: %h, Write Data: %h", v0x7fce36c299d0_0, v0x7fce36c26d10_0, v0x7fce36c26e70_0 {0 0 0};
    %jmp T_14.23;
T_14.22 ;
    %load/vec4 v0x7fce36c26bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.24, 8;
    %vpi_call 2 157 "$fdisplay", v0x7fce36c2a120_0, "Cycle: %d, Read Hit  , Address: %h, Read Data : %h", v0x7fce36c299d0_0, v0x7fce36c26d10_0, v0x7fce36c26f20_0 {0 0 0};
T_14.24 ;
T_14.23 ;
T_14.20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fce36c29d60_0, 0, 1;
T_14.18 ;
T_14.7 ;
    %load/vec4 v0x7fce36c299d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fce36c299d0_0, 0, 32;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "TestBench.v";
    "CPU.v";
    "Instruction_Memory.v";
    "PC.v";
    "Registers.v";
    "dcache_top.v";
    "dcache_data_sram.v";
    "dcache_tag_sram.v";
    "Data_Memory.v";
