Raminder S. Bajwa , Mitsuru Hiraki , Hirotsugu Kojima , Douglas J. Gorny , Kenichi Nitta , Avadhani Shridhar , Koichi Seki , Katsuro Sasaki, Instruction buffering to reduce power in processors for signal processing, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.5 n.4, p.417-424, Dec. 1997[doi>10.1109/92.645068]
Benini, L., Bruni, D., Chinosi, M., Silvano, C., Zaccaria, V., and Zafalon, R. 2001. A power modeling and estimation framework for VLIW-based embedded systems. In Proceedings of the IEEE International Workshop on Power And Timing Modeling, Optimization and Simulation, Yverdon-Les-Bains, IEEE. Switzerland.
A. Bona , M. Sami , D. Sciuto , V. Zaccaria , C. Silvano , R. Zafalon, Energy estimation and optimization of embedded VLIW processors based on instruction clustering, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.514137]
A. Bona , M. Sami , D. Sciuto , V. Zaccaria , C. Silvano , R. Zafalon, An Instruction-Level Methodology for Power Estimation and Optimization of Embedded VLIW Cores, Proceedings of the conference on Design, automation and test in Europe, p.1128, March 04-08, 2002
David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339657]
Clear Speed. http://www.clearspeed.com/.
de Beeck, P. O., Barat, F., Jayapala, M., and Lauwereins, R. 2001. CRISP: A template for reconfigurable instruction set processors. In Proceedings of the International Conference on Field Programmable Logic and Applications. Belfast, Ireland, 296--305.
Paolo Faraboschi , Geoffrey Brown , Joseph A. Fisher , Giuseppe Desoli , Fred Homewood, Lx: a technology platform for customizable VLIW embedded processing, Proceedings of the 27th annual international symposium on Computer architecture, p.203-213, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339682]
Anup Gangwar , M. Balakrishnan , Preeti R. Panda , Anshul Kumar, Evaluation of Bus Based Interconnect Mechanisms in Clustered VLIW Architectures, Proceedings of the conference on Design, Automation and Test in Europe, p.730-735, March 07-11, 2005[doi>10.1109/DATE.2005.141]
Ann Gordon-Ross , Frank Vahid, Frequent Loop Detection Using Efficient Nonintrusive On-Chip Hardware, IEEE Transactions on Computers, v.54 n.10, p.1203-1215, October 2005[doi>10.1109/TC.2005.165]
Margarida F. Jacome , Gustavo de Veciana, Design Challenges for New Application-Specific Processors, IEEE Design & Test, v.17 n.2, p.40-50, April 2000[doi>10.1109/54.844333]
Murali Jayapala , Francisco Barat , Tom Vander Aa , Francky Catthoor , Henk Corporaal , Geert Deconinck, Clustered Loop Buffer Organization for Low Energy VLIW Embedded Processors, IEEE Transactions on Computers, v.54 n.6, p.672-683, June 2005[doi>10.1109/TC.2005.92]
Jayapala, M., Vander Aa, T., Barat, F., Catthoor, F., Coporaal, H., and Deconinck, G. 2004. L0 cluster synthesis and operation shuffling. In Proceedings of the IEEE International Workshop on Power And Timing Modeling, Optimization and Simulation. Santorini, Greece. IEEE, 311--321.
Andy Lambrechts , Praveen Raghavan , Anthony Leroy , Guillermo Talavera , Tom Vander Aa , Murali Jayapala , Francky Catthoor , Diederik Verkest , Geert Deconinck , Henk Corporaal , Frédéric Robert , Jordi Carrabina, Power Breakdown Analysis for a Heterogeneous NoC Platform Running a Video Application, Proceedings of the 2005 IEEE International Conference on Application-Specific Systems, Architecture Processors, p.179-184, July 23-25, 2005
Andy Lambrechts , Tom Vander Aa , Murali Jayapala , Guillermo Talavera , Anthony Leroy , Adelina Shickova , Francisco Barat , Bingfeng Mei , Francky Catthoor , Diederik Verkest , Geert Deconinck , Henk Corporaal , Frederic Robert , Jordi Carrabina Bordoll, Design Style Case Study for Embedded Multi Media Compute Nodes, Proceedings of the 25th IEEE International Real-Time Systems Symposium, p.104-113, December 05-08, 2004[doi>10.1109/REAL.2004.18]
Lea Hwang Lee , Bill Moyer , John Arends, Instruction fetch energy reduction using loop caches for embedded applications with small tight loops, Proceedings of the 1999 international symposium on Low power electronics and design, p.267-269, August 16-17, 1999, San Diego, California, USA[doi>10.1145/313817.313944]
MediaBench. http://cares.icsl.ucla.edu/MediaBench/.
Rixner, S., Dally, W. J., Khailany, B., Mattson, P., Kapasi, U. J., and Owens, J. D. 2000. Register organization for media processing. In Proceedings of the International Symposium on High-Performance Computer Architecture. Toulouse, France, 375--386.
Daniele Paolo Scarpazza , Praveen Raghavan , David Novo , Francky Catthoor , Diederik Verkest, Software simultaneous multi-threading, a technique to exploit task-level parallelism to improve instruction- and data-level parallelism, Proceedings of the 16th international conference on Integrated Circuit and System Design: power and Timing Modeling, Optimization and Simulation, September 13-15, 2006, Montpellier, France[doi>10.1007/11847083_2]
Silicon Hive. http://www.silicon-hive.com/.
Dinesh C. Suresh , Walid A. Najjar , Frank Vahid , Jason R. Villarreal , Greg Stitt, Profiling tools for hardware/software partitioning of embedded applications, Proceedings of the 2003 ACM SIGPLAN conference on Language, compiler, and tool for embedded systems, June 11-13, 2003, San Diego, California, USA[doi>10.1145/780732.780759]
Texas Instruments. 2000. TMS320C6000 CPU and Instruction Set Reference Guide.
Trimaran. Trimaran: An infrastructure for research in instruction-level parallelism. http://www.trimaran.org/.
Tom Vander Aa , Murali Jayapala , Francisco Barat , Geert Deconinck , Rudy Lauwereins , Francky Catthoor , Henk Corporaal, Instruction buffering exploration for low energy VLIWs with instruction clusters, Proceedings of the 2004 Asia and South Pacific Design Automation Conference, January 27-30, 2004, Yokohama, Japan
