Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6d685ae8384c47cda064e2a47bc52d41 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot NARNN_tb_behav xil_defaultlib.NARNN_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "F:/Research/NAR-Net/HW/NARNet.v" Line 3. Module NARNet doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "F:/Research/NAR-Net/HW/NARNet.v" Line 3. Module NARNet doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.weights_rom
Compiling module xil_defaultlib.qmult
Compiling module xil_defaultlib.qadd
Compiling module xil_defaultlib.neuron
Compiling module xil_defaultlib.NARNet
Compiling module xil_defaultlib.NARNN_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot NARNN_tb_behav
