Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Nov 12 17:35:12 2024
| Host         : DESKTOP-JA1U62V running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TrackerTopLevel_timing_summary_routed.rpt -pb TrackerTopLevel_timing_summary_routed.pb -rpx TrackerTopLevel_timing_summary_routed.rpx -warn_on_violation
| Design       : TrackerTopLevel
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule    Severity  Description                                             Violations  
------  --------  ------------------------------------------------------  ----------  
XDCC-7  Warning   Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (16)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.116       -0.216                      2                  186        0.224        0.000                      0                  186        2.278        0.000                       0                   100  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk_100                 {0.000 5.000}        10.000          100.000         
  clk_out2_clk_wiz_1_1  {0.000 2.778}        5.556           180.000         
  clkfbout_clk_wiz_1_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out2_clk_wiz_1_1       -0.116       -0.216                      2                  186        0.224        0.000                      0                  186        2.278        0.000                       0                    96  
  clkfbout_clk_wiz_1_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_out2_clk_wiz_1_1                        
(none)                clkfbout_clk_wiz_1_1                        
(none)                                      clk_out2_clk_wiz_1_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  clk_100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1_1
  To Clock:  clk_out2_clk_wiz_1_1

Setup :            2  Failing Endpoints,  Worst Slack       -0.116ns,  Total Violation       -0.216ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.278ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.116ns  (required time - arrival time)
  Source:                 driver1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            driver1/PWM_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (clk_out2_clk_wiz_1_1 rise@5.556ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        5.127ns  (logic 3.487ns (68.017%)  route 1.640ns (31.983%))
  Logic Levels:           12  (CARRY4=10 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.579ns = ( 3.977 - 5.556 ) 
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          1.557    -0.972    driver1/clk_out2
    SLICE_X54Y60         FDRE                                         r  driver1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDRE (Prop_fdre_C_Q)         0.518    -0.454 f  driver1/count_reg[0]/Q
                         net (fo=5, routed)           0.166    -0.288    driver1/count_reg[0]
    SLICE_X55Y60         LUT1 (Prop_lut1_I0_O)        0.124    -0.164 r  driver1/PWM_i_66/O
                         net (fo=1, routed)           0.189     0.025    driver1/PWM_i_66_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.620 r  driver1/PWM_reg_i_53/CO[3]
                         net (fo=1, routed)           0.000     0.620    driver1/PWM_reg_i_53_n_0
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.737 r  driver1/PWM_reg_i_43/CO[3]
                         net (fo=1, routed)           0.000     0.737    driver1/PWM_reg_i_43_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.854 r  driver1/PWM_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     0.854    driver1/PWM_reg_i_33_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  driver1/PWM_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000     0.971    driver1/PWM_reg_i_23_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.088 r  driver1/PWM_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.088    driver1/PWM_reg_i_17_n_0
    SLICE_X54Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.205 r  driver1/PWM_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.205    driver1/PWM_reg_i_11_n_0
    SLICE_X54Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.322 r  driver1/PWM_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.322    driver1/PWM_reg_i_6_n_0
    SLICE_X54Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.645 r  driver1/PWM_reg_i_4/O[1]
                         net (fo=1, routed)           0.624     2.270    driver1/PWM_reg_i_4_n_6
    SLICE_X53Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.704     2.974 r  driver1/PWM_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.974    driver1/PWM_reg_i_3_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.196 r  driver1/PWM_reg_i_2/O[0]
                         net (fo=1, routed)           0.315     3.511    driver1/p_2_out[32]
    SLICE_X55Y68         LUT5 (Prop_lut5_I0_O)        0.299     3.810 r  driver1/PWM_i_1/O
                         net (fo=1, routed)           0.345     4.155    driver1/p_0_in
    SLICE_X57Y68         FDRE                                         r  driver1/PWM_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      5.556     5.556 r  
    N15                                               0.000     5.556 r  clk (IN)
                         net (fo=0)                   0.000     5.556    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     6.926 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.088    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     0.866 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     2.453    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          1.433     3.977    driver1/clk_out2
    SLICE_X57Y68         FDRE                                         r  driver1/PWM_reg/C
                         clock pessimism              0.561     4.538    
                         clock uncertainty           -0.070     4.467    
    SLICE_X57Y68         FDRE (Setup_fdre_C_R)       -0.429     4.038    driver1/PWM_reg
  -------------------------------------------------------------------
                         required time                          4.038    
                         arrival time                          -4.155    
  -------------------------------------------------------------------
                         slack                                 -0.116    

Slack (VIOLATED) :        -0.099ns  (required time - arrival time)
  Source:                 driver2/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            driver2/PWM_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (clk_out2_clk_wiz_1_1 rise@5.556ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        5.127ns  (logic 3.487ns (68.017%)  route 1.640ns (31.983%))
  Logic Levels:           12  (CARRY4=10 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 3.984 - 5.556 ) 
    Source Clock Delay      (SCD):    -0.982ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          1.547    -0.982    driver2/clk_out2
    SLICE_X54Y80         FDRE                                         r  driver2/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.464 f  driver2/count_reg[0]/Q
                         net (fo=5, routed)           0.166    -0.298    driver2/count_reg[0]
    SLICE_X55Y80         LUT1 (Prop_lut1_I0_O)        0.124    -0.174 r  driver2/PWM_i_66__0/O
                         net (fo=1, routed)           0.189     0.015    driver2/PWM_i_66__0_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.610 r  driver2/PWM_reg_i_53__0/CO[3]
                         net (fo=1, routed)           0.000     0.610    driver2/PWM_reg_i_53__0_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.727 r  driver2/PWM_reg_i_43__0/CO[3]
                         net (fo=1, routed)           0.000     0.727    driver2/PWM_reg_i_43__0_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.844 r  driver2/PWM_reg_i_33__0/CO[3]
                         net (fo=1, routed)           0.000     0.844    driver2/PWM_reg_i_33__0_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.961 r  driver2/PWM_reg_i_23__0/CO[3]
                         net (fo=1, routed)           0.000     0.961    driver2/PWM_reg_i_23__0_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.078 r  driver2/PWM_reg_i_17__0/CO[3]
                         net (fo=1, routed)           0.000     1.078    driver2/PWM_reg_i_17__0_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.195 r  driver2/PWM_reg_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     1.195    driver2/PWM_reg_i_11__0_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.312 r  driver2/PWM_reg_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     1.312    driver2/PWM_reg_i_6__0_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.635 r  driver2/PWM_reg_i_4__0/O[1]
                         net (fo=1, routed)           0.624     2.260    driver2/PWM_reg_i_4__0_n_6
    SLICE_X53Y87         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.704     2.964 r  driver2/PWM_reg_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     2.964    driver2/PWM_reg_i_3__0_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.186 r  driver2/PWM_reg_i_2__0/O[0]
                         net (fo=1, routed)           0.315     3.501    driver2/PWM_reg_i_2__0_n_7
    SLICE_X55Y88         LUT5 (Prop_lut5_I0_O)        0.299     3.800 r  driver2/PWM_i_1__0/O
                         net (fo=1, routed)           0.345     4.145    driver2/PWM_i_1__0_n_0
    SLICE_X57Y88         FDRE                                         r  driver2/PWM_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      5.556     5.556 r  
    N15                                               0.000     5.556 r  clk (IN)
                         net (fo=0)                   0.000     5.556    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     6.926 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.088    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     0.866 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     2.453    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          1.440     3.984    driver2/clk_out2
    SLICE_X57Y88         FDRE                                         r  driver2/PWM_reg/C
                         clock pessimism              0.561     4.545    
                         clock uncertainty           -0.070     4.474    
    SLICE_X57Y88         FDRE (Setup_fdre_C_R)       -0.429     4.045    driver2/PWM_reg
  -------------------------------------------------------------------
                         required time                          4.045    
                         arrival time                          -4.145    
  -------------------------------------------------------------------
                         slack                                 -0.099    

Slack (MET) :             1.041ns  (required time - arrival time)
  Source:                 driver1/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            driver1/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (clk_out2_clk_wiz_1_1 rise@5.556ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 0.828ns (20.743%)  route 3.164ns (79.257%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 3.983 - 5.556 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          1.555    -0.974    driver1/clk_out2
    SLICE_X55Y62         FDRE                                         r  driver1/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.518 r  driver1/count_reg[12]/Q
                         net (fo=4, routed)           1.129     0.611    driver1/count_reg[12]
    SLICE_X56Y63         LUT6 (Prop_lut6_I0_O)        0.124     0.735 r  driver1/A[13]_i_6/O
                         net (fo=1, routed)           0.417     1.153    driver1/A[13]_i_6_n_0
    SLICE_X56Y64         LUT6 (Prop_lut6_I5_O)        0.124     1.277 r  driver1/A[13]_i_3/O
                         net (fo=2, routed)           0.658     1.935    driver1/A[13]_i_3_n_0
    SLICE_X52Y68         LUT4 (Prop_lut4_I2_O)        0.124     2.059 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.959     3.018    driver1/SR[0]
    SLICE_X55Y61         FDRE                                         r  driver1/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      5.556     5.556 r  
    N15                                               0.000     5.556 r  clk (IN)
                         net (fo=0)                   0.000     5.556    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     6.926 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.088    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     0.866 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     2.453    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          1.439     3.983    driver1/clk_out2
    SLICE_X55Y61         FDRE                                         r  driver1/count_reg[5]/C
                         clock pessimism              0.575     4.558    
                         clock uncertainty           -0.070     4.487    
    SLICE_X55Y61         FDRE (Setup_fdre_C_R)       -0.429     4.058    driver1/count_reg[5]
  -------------------------------------------------------------------
                         required time                          4.058    
                         arrival time                          -3.018    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.041ns  (required time - arrival time)
  Source:                 driver1/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            driver1/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (clk_out2_clk_wiz_1_1 rise@5.556ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 0.828ns (20.743%)  route 3.164ns (79.257%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 3.983 - 5.556 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          1.555    -0.974    driver1/clk_out2
    SLICE_X55Y62         FDRE                                         r  driver1/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.518 r  driver1/count_reg[12]/Q
                         net (fo=4, routed)           1.129     0.611    driver1/count_reg[12]
    SLICE_X56Y63         LUT6 (Prop_lut6_I0_O)        0.124     0.735 r  driver1/A[13]_i_6/O
                         net (fo=1, routed)           0.417     1.153    driver1/A[13]_i_6_n_0
    SLICE_X56Y64         LUT6 (Prop_lut6_I5_O)        0.124     1.277 r  driver1/A[13]_i_3/O
                         net (fo=2, routed)           0.658     1.935    driver1/A[13]_i_3_n_0
    SLICE_X52Y68         LUT4 (Prop_lut4_I2_O)        0.124     2.059 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.959     3.018    driver1/SR[0]
    SLICE_X55Y61         FDRE                                         r  driver1/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      5.556     5.556 r  
    N15                                               0.000     5.556 r  clk (IN)
                         net (fo=0)                   0.000     5.556    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     6.926 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.088    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     0.866 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     2.453    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          1.439     3.983    driver1/clk_out2
    SLICE_X55Y61         FDRE                                         r  driver1/count_reg[7]/C
                         clock pessimism              0.575     4.558    
                         clock uncertainty           -0.070     4.487    
    SLICE_X55Y61         FDRE (Setup_fdre_C_R)       -0.429     4.058    driver1/count_reg[7]
  -------------------------------------------------------------------
                         required time                          4.058    
                         arrival time                          -3.018    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.041ns  (required time - arrival time)
  Source:                 driver1/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            driver1/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (clk_out2_clk_wiz_1_1 rise@5.556ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 0.828ns (20.743%)  route 3.164ns (79.257%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 3.983 - 5.556 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          1.555    -0.974    driver1/clk_out2
    SLICE_X55Y62         FDRE                                         r  driver1/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.518 r  driver1/count_reg[12]/Q
                         net (fo=4, routed)           1.129     0.611    driver1/count_reg[12]
    SLICE_X56Y63         LUT6 (Prop_lut6_I0_O)        0.124     0.735 r  driver1/A[13]_i_6/O
                         net (fo=1, routed)           0.417     1.153    driver1/A[13]_i_6_n_0
    SLICE_X56Y64         LUT6 (Prop_lut6_I5_O)        0.124     1.277 r  driver1/A[13]_i_3/O
                         net (fo=2, routed)           0.658     1.935    driver1/A[13]_i_3_n_0
    SLICE_X52Y68         LUT4 (Prop_lut4_I2_O)        0.124     2.059 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.959     3.018    driver1/SR[0]
    SLICE_X55Y61         FDRE                                         r  driver1/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      5.556     5.556 r  
    N15                                               0.000     5.556 r  clk (IN)
                         net (fo=0)                   0.000     5.556    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     6.926 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.088    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     0.866 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     2.453    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          1.439     3.983    driver1/clk_out2
    SLICE_X55Y61         FDRE                                         r  driver1/count_reg[8]/C
                         clock pessimism              0.575     4.558    
                         clock uncertainty           -0.070     4.487    
    SLICE_X55Y61         FDRE (Setup_fdre_C_R)       -0.429     4.058    driver1/count_reg[8]
  -------------------------------------------------------------------
                         required time                          4.058    
                         arrival time                          -3.018    
  -------------------------------------------------------------------
                         slack                                  1.041    

Slack (MET) :             1.056ns  (required time - arrival time)
  Source:                 driver1/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            driver1/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (clk_out2_clk_wiz_1_1 rise@5.556ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.963ns  (logic 0.828ns (20.896%)  route 3.135ns (79.104%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 3.983 - 5.556 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          1.555    -0.974    driver1/clk_out2
    SLICE_X55Y62         FDRE                                         r  driver1/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.518 r  driver1/count_reg[12]/Q
                         net (fo=4, routed)           1.129     0.611    driver1/count_reg[12]
    SLICE_X56Y63         LUT6 (Prop_lut6_I0_O)        0.124     0.735 r  driver1/A[13]_i_6/O
                         net (fo=1, routed)           0.417     1.153    driver1/A[13]_i_6_n_0
    SLICE_X56Y64         LUT6 (Prop_lut6_I5_O)        0.124     1.277 r  driver1/A[13]_i_3/O
                         net (fo=2, routed)           0.658     1.935    driver1/A[13]_i_3_n_0
    SLICE_X52Y68         LUT4 (Prop_lut4_I2_O)        0.124     2.059 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.930     2.989    driver1/SR[0]
    SLICE_X57Y62         FDRE                                         r  driver1/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      5.556     5.556 r  
    N15                                               0.000     5.556 r  clk (IN)
                         net (fo=0)                   0.000     5.556    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     6.926 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.088    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     0.866 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     2.453    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          1.439     3.983    driver1/clk_out2
    SLICE_X57Y62         FDRE                                         r  driver1/count_reg[10]/C
                         clock pessimism              0.561     4.544    
                         clock uncertainty           -0.070     4.473    
    SLICE_X57Y62         FDRE (Setup_fdre_C_R)       -0.429     4.044    driver1/count_reg[10]
  -------------------------------------------------------------------
                         required time                          4.044    
                         arrival time                          -2.989    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.056ns  (required time - arrival time)
  Source:                 driver1/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            driver1/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (clk_out2_clk_wiz_1_1 rise@5.556ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.963ns  (logic 0.828ns (20.896%)  route 3.135ns (79.104%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns = ( 3.983 - 5.556 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          1.555    -0.974    driver1/clk_out2
    SLICE_X55Y62         FDRE                                         r  driver1/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.518 r  driver1/count_reg[12]/Q
                         net (fo=4, routed)           1.129     0.611    driver1/count_reg[12]
    SLICE_X56Y63         LUT6 (Prop_lut6_I0_O)        0.124     0.735 r  driver1/A[13]_i_6/O
                         net (fo=1, routed)           0.417     1.153    driver1/A[13]_i_6_n_0
    SLICE_X56Y64         LUT6 (Prop_lut6_I5_O)        0.124     1.277 r  driver1/A[13]_i_3/O
                         net (fo=2, routed)           0.658     1.935    driver1/A[13]_i_3_n_0
    SLICE_X52Y68         LUT4 (Prop_lut4_I2_O)        0.124     2.059 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.930     2.989    driver1/SR[0]
    SLICE_X57Y62         FDRE                                         r  driver1/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      5.556     5.556 r  
    N15                                               0.000     5.556 r  clk (IN)
                         net (fo=0)                   0.000     5.556    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     6.926 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.088    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     0.866 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     2.453    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          1.439     3.983    driver1/clk_out2
    SLICE_X57Y62         FDRE                                         r  driver1/count_reg[11]/C
                         clock pessimism              0.561     4.544    
                         clock uncertainty           -0.070     4.473    
    SLICE_X57Y62         FDRE (Setup_fdre_C_R)       -0.429     4.044    driver1/count_reg[11]
  -------------------------------------------------------------------
                         required time                          4.044    
                         arrival time                          -2.989    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.085ns  (required time - arrival time)
  Source:                 driver1/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            driver1/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (clk_out2_clk_wiz_1_1 rise@5.556ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.853ns  (logic 0.828ns (21.488%)  route 3.025ns (78.512%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 3.984 - 5.556 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          1.555    -0.974    driver1/clk_out2
    SLICE_X55Y62         FDRE                                         r  driver1/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.518 r  driver1/count_reg[12]/Q
                         net (fo=4, routed)           1.129     0.611    driver1/count_reg[12]
    SLICE_X56Y63         LUT6 (Prop_lut6_I0_O)        0.124     0.735 r  driver1/A[13]_i_6/O
                         net (fo=1, routed)           0.417     1.153    driver1/A[13]_i_6_n_0
    SLICE_X56Y64         LUT6 (Prop_lut6_I5_O)        0.124     1.277 r  driver1/A[13]_i_3/O
                         net (fo=2, routed)           0.658     1.935    driver1/A[13]_i_3_n_0
    SLICE_X52Y68         LUT4 (Prop_lut4_I2_O)        0.124     2.059 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.821     2.879    driver1/SR[0]
    SLICE_X54Y60         FDRE                                         r  driver1/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      5.556     5.556 r  
    N15                                               0.000     5.556 r  clk (IN)
                         net (fo=0)                   0.000     5.556    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     6.926 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.088    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     0.866 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     2.453    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          1.440     3.984    driver1/clk_out2
    SLICE_X54Y60         FDRE                                         r  driver1/count_reg[0]/C
                         clock pessimism              0.575     4.559    
                         clock uncertainty           -0.070     4.488    
    SLICE_X54Y60         FDRE (Setup_fdre_C_R)       -0.524     3.964    driver1/count_reg[0]
  -------------------------------------------------------------------
                         required time                          3.964    
                         arrival time                          -2.879    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.140ns  (required time - arrival time)
  Source:                 driver1/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            A[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (clk_out2_clk_wiz_1_1 rise@5.556ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.878ns  (logic 0.828ns (21.352%)  route 3.050ns (78.648%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 3.982 - 5.556 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          1.555    -0.974    driver1/clk_out2
    SLICE_X55Y62         FDRE                                         r  driver1/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.518 r  driver1/count_reg[12]/Q
                         net (fo=4, routed)           1.129     0.611    driver1/count_reg[12]
    SLICE_X56Y63         LUT6 (Prop_lut6_I0_O)        0.124     0.735 r  driver1/A[13]_i_6/O
                         net (fo=1, routed)           0.417     1.153    driver1/A[13]_i_6_n_0
    SLICE_X56Y64         LUT6 (Prop_lut6_I5_O)        0.124     1.277 r  driver1/A[13]_i_3/O
                         net (fo=2, routed)           0.658     1.935    driver1/A[13]_i_3_n_0
    SLICE_X52Y68         LUT4 (Prop_lut4_I2_O)        0.124     2.059 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.845     2.904    driver1_n_15
    SLICE_X57Y64         FDRE                                         r  A[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      5.556     5.556 r  
    N15                                               0.000     5.556 r  clk (IN)
                         net (fo=0)                   0.000     5.556    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     6.926 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.088    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     0.866 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     2.453    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          1.438     3.982    clk_out180Mhz
    SLICE_X57Y64         FDRE                                         r  A[1]/C
                         clock pessimism              0.561     4.543    
                         clock uncertainty           -0.070     4.472    
    SLICE_X57Y64         FDRE (Setup_fdre_C_R)       -0.429     4.043    A[1]
  -------------------------------------------------------------------
                         required time                          4.043    
                         arrival time                          -2.904    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.140ns  (required time - arrival time)
  Source:                 driver1/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            driver1/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (clk_out2_clk_wiz_1_1 rise@5.556ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.878ns  (logic 0.828ns (21.352%)  route 3.050ns (78.648%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 3.982 - 5.556 ) 
    Source Clock Delay      (SCD):    -0.974ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          1.555    -0.974    driver1/clk_out2
    SLICE_X55Y62         FDRE                                         r  driver1/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y62         FDRE (Prop_fdre_C_Q)         0.456    -0.518 r  driver1/count_reg[12]/Q
                         net (fo=4, routed)           1.129     0.611    driver1/count_reg[12]
    SLICE_X56Y63         LUT6 (Prop_lut6_I0_O)        0.124     0.735 r  driver1/A[13]_i_6/O
                         net (fo=1, routed)           0.417     1.153    driver1/A[13]_i_6_n_0
    SLICE_X56Y64         LUT6 (Prop_lut6_I5_O)        0.124     1.277 r  driver1/A[13]_i_3/O
                         net (fo=2, routed)           0.658     1.935    driver1/A[13]_i_3_n_0
    SLICE_X52Y68         LUT4 (Prop_lut4_I2_O)        0.124     2.059 r  driver1/A[13]_i_1/O
                         net (fo=46, routed)          0.845     2.904    driver1/SR[0]
    SLICE_X57Y64         FDRE                                         r  driver1/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      5.556     5.556 r  
    N15                                               0.000     5.556 r  clk (IN)
                         net (fo=0)                   0.000     5.556    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     6.926 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     8.088    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     0.866 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     2.453    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.544 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          1.438     3.982    driver1/clk_out2
    SLICE_X57Y64         FDRE                                         r  driver1/count_reg[17]/C
                         clock pessimism              0.561     4.543    
                         clock uncertainty           -0.070     4.472    
    SLICE_X57Y64         FDRE (Setup_fdre_C_R)       -0.429     4.043    driver1/count_reg[17]
  -------------------------------------------------------------------
                         required time                          4.043    
                         arrival time                          -2.904    
  -------------------------------------------------------------------
                         slack                                  1.140    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 driver2/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            A[8]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.686%)  route 0.120ns (32.314%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          0.561    -0.638    driver2/clk_out2
    SLICE_X53Y87         FDRE                                         r  driver2/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.497 r  driver2/count_reg[26]/Q
                         net (fo=3, routed)           0.120    -0.377    driver2/count_reg[26]
    SLICE_X52Y86         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    -0.266 r  driver2/A[10]__0_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.266    driver2_n_6
    SLICE_X52Y86         FDRE                                         r  A[8]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          0.829    -0.877    clk_out180Mhz
    SLICE_X52Y86         FDRE                                         r  A[8]__0/C
                         clock pessimism              0.253    -0.624    
    SLICE_X52Y86         FDRE (Hold_fdre_C_D)         0.134    -0.490    A[8]__0
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 driver1/count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            A[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.252ns (65.726%)  route 0.131ns (34.274%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.642ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          0.557    -0.642    driver1/clk_out2
    SLICE_X53Y68         FDRE                                         r  driver1/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.501 r  driver1/count_reg[30]/Q
                         net (fo=3, routed)           0.131    -0.370    driver1/count_reg[30]
    SLICE_X52Y67         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    -0.259 r  driver1/A[13]_i_2/O[1]
                         net (fo=1, routed)           0.000    -0.259    A[12]
    SLICE_X52Y67         FDRE                                         r  A[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          0.826    -0.880    clk_out180Mhz
    SLICE_X52Y67         FDRE                                         r  A[12]/C
                         clock pessimism              0.253    -0.627    
    SLICE_X52Y67         FDRE (Hold_fdre_C_D)         0.134    -0.493    A[12]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 driver2/count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            A[12]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.252ns (65.761%)  route 0.131ns (34.239%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          0.562    -0.637    driver2/clk_out2
    SLICE_X53Y88         FDRE                                         r  driver2/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.496 r  driver2/count_reg[30]/Q
                         net (fo=3, routed)           0.131    -0.365    driver2/count_reg[30]
    SLICE_X52Y87         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    -0.254 r  driver2/A[13]__0_i_2/O[1]
                         net (fo=1, routed)           0.000    -0.254    driver2_n_2
    SLICE_X52Y87         FDRE                                         r  A[12]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          0.830    -0.876    clk_out180Mhz
    SLICE_X52Y87         FDRE                                         r  A[12]__0/C
                         clock pessimism              0.253    -0.623    
    SLICE_X52Y87         FDRE (Hold_fdre_C_D)         0.134    -0.489    A[12]__0
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 driver1/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            A[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.252ns (65.550%)  route 0.132ns (34.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          0.558    -0.641    driver1/clk_out2
    SLICE_X53Y67         FDRE                                         r  driver1/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.500 r  driver1/count_reg[26]/Q
                         net (fo=3, routed)           0.132    -0.368    driver1/count_reg[26]
    SLICE_X52Y66         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    -0.257 r  driver1/A[10]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.257    A[8]
    SLICE_X52Y66         FDRE                                         r  A[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          0.827    -0.879    clk_out180Mhz
    SLICE_X52Y66         FDRE                                         r  A[8]/C
                         clock pessimism              0.253    -0.626    
    SLICE_X52Y66         FDRE (Hold_fdre_C_D)         0.134    -0.492    A[8]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 driver1/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            A[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.250ns (58.937%)  route 0.174ns (41.063%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          0.558    -0.641    driver1/clk_out2
    SLICE_X53Y67         FDRE                                         r  driver1/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.500 r  driver1/count_reg[24]/Q
                         net (fo=3, routed)           0.174    -0.326    driver1/count_reg[24]
    SLICE_X52Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.217 r  driver1/A[6]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.217    A[6]
    SLICE_X52Y65         FDRE                                         r  A[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          0.828    -0.878    clk_out180Mhz
    SLICE_X52Y65         FDRE                                         r  A[6]/C
                         clock pessimism              0.253    -0.625    
    SLICE_X52Y65         FDRE (Hold_fdre_C_D)         0.134    -0.491    A[6]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 driver2/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            A[6]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.250ns (57.298%)  route 0.186ns (42.702%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          0.561    -0.638    driver2/clk_out2
    SLICE_X53Y87         FDRE                                         r  driver2/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.497 r  driver2/count_reg[24]/Q
                         net (fo=3, routed)           0.186    -0.311    driver2/count_reg[24]
    SLICE_X52Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109    -0.202 r  driver2/A[6]__0_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.202    driver2_n_8
    SLICE_X52Y85         FDRE                                         r  A[6]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          0.829    -0.877    clk_out180Mhz
    SLICE_X52Y85         FDRE                                         r  A[6]__0/C
                         clock pessimism              0.253    -0.624    
    SLICE_X52Y85         FDRE (Hold_fdre_C_D)         0.134    -0.490    A[6]__0
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 driver1/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            A[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.251ns (56.875%)  route 0.190ns (43.125%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.641ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          0.558    -0.641    driver1/clk_out2
    SLICE_X53Y67         FDRE                                         r  driver1/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.500 r  driver1/count_reg[27]/Q
                         net (fo=3, routed)           0.190    -0.310    driver1/count_reg[27]
    SLICE_X52Y66         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.200 r  driver1/A[10]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.200    A[9]
    SLICE_X52Y66         FDRE                                         r  A[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          0.827    -0.879    clk_out180Mhz
    SLICE_X52Y66         FDRE                                         r  A[9]/C
                         clock pessimism              0.253    -0.626    
    SLICE_X52Y66         FDRE (Hold_fdre_C_D)         0.134    -0.492    A[9]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 driver2/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            A[9]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.251ns (56.875%)  route 0.190ns (43.125%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          0.561    -0.638    driver2/clk_out2
    SLICE_X53Y87         FDRE                                         r  driver2/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.497 r  driver2/count_reg[27]/Q
                         net (fo=3, routed)           0.190    -0.307    driver2/count_reg[27]
    SLICE_X52Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.197 r  driver2/A[10]__0_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.197    driver2_n_5
    SLICE_X52Y86         FDRE                                         r  A[9]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          0.829    -0.877    clk_out180Mhz
    SLICE_X52Y86         FDRE                                         r  A[9]__0/C
                         clock pessimism              0.253    -0.624    
    SLICE_X52Y86         FDRE (Hold_fdre_C_D)         0.134    -0.490    A[9]__0
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 driver2/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            A[13]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.251ns (56.694%)  route 0.192ns (43.306%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          0.562    -0.637    driver2/clk_out2
    SLICE_X53Y88         FDRE                                         r  driver2/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.496 r  driver2/count_reg[31]/Q
                         net (fo=3, routed)           0.192    -0.304    driver2/count_reg[31]
    SLICE_X52Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.194 r  driver2/A[13]__0_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.194    driver2_n_1
    SLICE_X52Y87         FDRE                                         r  A[13]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          0.830    -0.876    clk_out180Mhz
    SLICE_X52Y87         FDRE                                         r  A[13]__0/C
                         clock pessimism              0.253    -0.623    
    SLICE_X52Y87         FDRE (Hold_fdre_C_D)         0.134    -0.489    A[13]__0
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 driver1/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            A[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.251ns (56.563%)  route 0.193ns (43.437%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          0.559    -0.640    driver1/clk_out2
    SLICE_X53Y66         FDRE                                         r  driver1/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.499 r  driver1/count_reg[23]/Q
                         net (fo=3, routed)           0.193    -0.306    driver1/count_reg[23]
    SLICE_X52Y65         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.196 r  driver1/A[6]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.196    A[5]
    SLICE_X52Y65         FDRE                                         r  A[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          0.828    -0.878    clk_out180Mhz
    SLICE_X52Y65         FDRE                                         r  A[5]/C
                         clock pessimism              0.253    -0.625    
    SLICE_X52Y65         FDRE (Hold_fdre_C_D)         0.134    -0.491    A[5]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.295    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_1_1
Waveform(ns):       { 0.000 2.778 }
Period(ns):         5.556
Sources:            { clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.556       3.400      BUFGCTRL_X0Y0    clk_wiz_1/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.556       4.307      MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         5.556       4.556      SLICE_X55Y64     A[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.556       4.556      SLICE_X55Y84     A[0]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         5.556       4.556      SLICE_X52Y66     A[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.556       4.556      SLICE_X52Y86     A[10]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         5.556       4.556      SLICE_X52Y67     A[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.556       4.556      SLICE_X52Y87     A[11]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         5.556       4.556      SLICE_X52Y67     A[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.556       4.556      SLICE_X52Y87     A[12]__0/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.556       207.804    MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.778       2.278      SLICE_X55Y64     A[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.778       2.278      SLICE_X55Y64     A[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.778       2.278      SLICE_X55Y84     A[0]__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.778       2.278      SLICE_X55Y84     A[0]__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.778       2.278      SLICE_X52Y66     A[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.778       2.278      SLICE_X52Y66     A[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.778       2.278      SLICE_X52Y86     A[10]__0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.778       2.278      SLICE_X52Y86     A[10]__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.778       2.278      SLICE_X52Y67     A[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.778       2.278      SLICE_X52Y67     A[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.778       2.278      SLICE_X55Y64     A[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.778       2.278      SLICE_X55Y64     A[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.778       2.278      SLICE_X55Y84     A[0]__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.778       2.278      SLICE_X55Y84     A[0]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.778       2.278      SLICE_X52Y66     A[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.778       2.278      SLICE_X52Y66     A[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.778       2.278      SLICE_X52Y86     A[10]__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.778       2.278      SLICE_X52Y86     A[10]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.778       2.278      SLICE_X52Y67     A[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.778       2.278      SLICE_X52Y67     A[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1_1
  To Clock:  clkfbout_clk_wiz_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_1_1
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 driver2/PWM_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            Servo2PWM
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.874ns  (logic 4.403ns (49.613%)  route 4.471ns (50.387%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          1.556    -0.973    driver2/clk_out2
    SLICE_X57Y88         FDRE                                         r  driver2/PWM_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.419    -0.554 r  driver2/PWM_reg/Q
                         net (fo=1, routed)           4.471     3.917    Servo2PWM_OBUF
    M14                  OBUF (Prop_obuf_I_O)         3.984     7.901 r  Servo2PWM_OBUF_inst/O
                         net (fo=0)                   0.000     7.901    Servo2PWM
    M14                                                               r  Servo2PWM (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver1/PWM_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            Servo1PWM
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.450ns  (logic 4.414ns (52.239%)  route 4.036ns (47.761%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.291 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.625    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          1.548    -0.981    driver1/clk_out2
    SLICE_X57Y68         FDRE                                         r  driver1/PWM_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y68         FDRE (Prop_fdre_C_Q)         0.419    -0.562 r  driver1/PWM_reg/Q
                         net (fo=1, routed)           4.036     3.474    Servo1PWM_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.995     7.469 r  Servo1PWM_OBUF_inst/O
                         net (fo=0)                   0.000     7.469    Servo1PWM
    L18                                                               r  Servo1PWM (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 driver1/PWM_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            Servo1PWM
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.815ns  (logic 1.330ns (47.255%)  route 1.485ns (52.745%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          0.559    -0.640    driver1/clk_out2
    SLICE_X57Y68         FDRE                                         r  driver1/PWM_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y68         FDRE (Prop_fdre_C_Q)         0.128    -0.512 r  driver1/PWM_reg/Q
                         net (fo=1, routed)           1.485     0.973    Servo1PWM_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.202     2.175 r  Servo1PWM_OBUF_inst/O
                         net (fo=0)                   0.000     2.175    Servo1PWM
    L18                                                               r  Servo1PWM (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver2/PWM_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            Servo2PWM
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.966ns  (logic 1.319ns (44.465%)  route 1.647ns (55.535%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.714 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.225    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          0.564    -0.635    driver2/clk_out2
    SLICE_X57Y88         FDRE                                         r  driver2/PWM_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.128    -0.507 r  driver2/PWM_reg/Q
                         net (fo=1, routed)           1.647     1.140    Servo2PWM_OBUF
    M14                  OBUF (Prop_obuf_I_O)         1.191     2.331 r  Servo2PWM_OBUF_inst/O
                         net (fo=0)                   0.000     2.331    Servo2PWM
    M14                                                               r  Servo2PWM (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_1_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1_1 fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     5.396 f  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145     2.731 f  clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534     3.265    clk_wiz_1/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.294 f  clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           0.816     4.109    clk_wiz_1/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.556    clk_wiz_1/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_clk_wiz_1_1

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_i[7]
                            (input port)
  Destination:            driver1/PWM_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.708ns  (logic 7.170ns (66.961%)  route 3.538ns (33.039%))
  Logic Levels:           13  (CARRY4=9 DSP48E1=1 IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.579ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  sw_i[7] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[7]
    C2                   IBUF (Prop_ibuf_I_O)         1.336     1.336 r  sw_i_IBUF[7]_inst/O
                         net (fo=1, routed)           1.716     3.052    sw_i_IBUF[7]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[7]_P[1])
                                                      3.841     6.893 r  p_1_out/P[1]
                         net (fo=1, routed)           1.162     8.055    driver1/P[1]
    SLICE_X53Y60         LUT2 (Prop_lut2_I1_O)        0.124     8.179 r  driver1/PWM_i_64/O
                         net (fo=1, routed)           0.000     8.179    driver1/PWM_i_64_n_0
    SLICE_X53Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.729 r  driver1/PWM_reg_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.729    driver1/PWM_reg_i_52_n_0
    SLICE_X53Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.843 r  driver1/PWM_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000     8.843    driver1/PWM_reg_i_42_n_0
    SLICE_X53Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.957 r  driver1/PWM_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.957    driver1/PWM_reg_i_32_n_0
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.071 r  driver1/PWM_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.071    driver1/PWM_reg_i_22_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.185 r  driver1/PWM_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.185    driver1/PWM_reg_i_16_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.299 r  driver1/PWM_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.299    driver1/PWM_reg_i_10_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.413 r  driver1/PWM_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.413    driver1/PWM_reg_i_5_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.527 r  driver1/PWM_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.527    driver1/PWM_reg_i_3_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.749 r  driver1/PWM_reg_i_2/O[0]
                         net (fo=1, routed)           0.315    10.064    driver1/p_2_out[32]
    SLICE_X55Y68         LUT5 (Prop_lut5_I0_O)        0.299    10.363 r  driver1/PWM_i_1/O
                         net (fo=1, routed)           0.345    10.708    driver1/p_0_in
    SLICE_X57Y68         FDRE                                         r  driver1/PWM_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          1.433    -1.579    driver1/clk_out2
    SLICE_X57Y68         FDRE                                         r  driver1/PWM_reg/C

Slack:                    inf
  Source:                 sw_i[13]
                            (input port)
  Destination:            driver2/PWM_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.707ns  (logic 7.060ns (65.938%)  route 3.647ns (34.062%))
  Logic Levels:           12  (CARRY4=8 DSP48E1=1 IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  sw_i[13] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[13]
    A7                   IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sw_i_IBUF[13]_inst/O
                         net (fo=1, routed)           1.825     3.165    sw_i_IBUF[13]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[5]_P[5])
                                                      3.841     7.006 r  p_1_out__0/P[5]
                         net (fo=1, routed)           1.162     8.168    driver2/P[5]
    SLICE_X53Y81         LUT2 (Prop_lut2_I1_O)        0.124     8.292 r  driver2/PWM_i_56__0/O
                         net (fo=1, routed)           0.000     8.292    driver2/PWM_i_56__0_n_0
    SLICE_X53Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.842 r  driver2/PWM_reg_i_42__0/CO[3]
                         net (fo=1, routed)           0.000     8.842    driver2/PWM_reg_i_42__0_n_0
    SLICE_X53Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.956 r  driver2/PWM_reg_i_32__0/CO[3]
                         net (fo=1, routed)           0.000     8.956    driver2/PWM_reg_i_32__0_n_0
    SLICE_X53Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.070 r  driver2/PWM_reg_i_22__0/CO[3]
                         net (fo=1, routed)           0.000     9.070    driver2/PWM_reg_i_22__0_n_0
    SLICE_X53Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.184 r  driver2/PWM_reg_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     9.184    driver2/PWM_reg_i_16__0_n_0
    SLICE_X53Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.298 r  driver2/PWM_reg_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.298    driver2/PWM_reg_i_10__0_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.412 r  driver2/PWM_reg_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     9.412    driver2/PWM_reg_i_5__0_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.526 r  driver2/PWM_reg_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     9.526    driver2/PWM_reg_i_3__0_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.748 r  driver2/PWM_reg_i_2__0/O[0]
                         net (fo=1, routed)           0.315    10.063    driver2/PWM_reg_i_2__0_n_7
    SLICE_X55Y88         LUT5 (Prop_lut5_I0_O)        0.299    10.362 r  driver2/PWM_i_1__0/O
                         net (fo=1, routed)           0.345    10.707    driver2/PWM_i_1__0_n_0
    SLICE_X57Y88         FDRE                                         r  driver2/PWM_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -4.689 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -3.102    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          1.440    -1.572    driver2/clk_out2
    SLICE_X57Y88         FDRE                                         r  driver2/PWM_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_i[2]
                            (input port)
  Destination:            driver1/PWM_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.595ns  (logic 1.492ns (57.482%)  route 1.103ns (42.518%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=1 IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.881ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F1                                                0.000     0.000 r  sw_i[2] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[2]
    F1                   IBUF (Prop_ibuf_I_O)         0.405     0.405 r  sw_i_IBUF[2]_inst/O
                         net (fo=1, routed)           0.637     1.041    sw_i_IBUF[2]
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[2]_P[17])
                                                      0.609     1.650 r  p_1_out/P[17]
                         net (fo=1, routed)           0.217     1.867    driver1/P[17]
    SLICE_X53Y64         LUT2 (Prop_lut2_I1_O)        0.045     1.912 r  driver1/PWM_i_26/O
                         net (fo=1, routed)           0.000     1.912    driver1/PWM_i_26_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     2.067 r  driver1/PWM_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.067    driver1/PWM_reg_i_16_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.106 r  driver1/PWM_reg_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.106    driver1/PWM_reg_i_10_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.145 r  driver1/PWM_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.145    driver1/PWM_reg_i_5_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.184 r  driver1/PWM_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.184    driver1/PWM_reg_i_3_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.238 r  driver1/PWM_reg_i_2/O[0]
                         net (fo=1, routed)           0.130     2.368    driver1/p_2_out[32]
    SLICE_X55Y68         LUT5 (Prop_lut5_I0_O)        0.107     2.475 r  driver1/PWM_i_1/O
                         net (fo=1, routed)           0.120     2.595    driver1/p_0_in
    SLICE_X57Y68         FDRE                                         r  driver1/PWM_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          0.825    -0.881    driver1/clk_out2
    SLICE_X57Y68         FDRE                                         r  driver1/PWM_reg/C

Slack:                    inf
  Source:                 sw_i[10]
                            (input port)
  Destination:            driver2/PWM_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.658ns  (logic 1.472ns (55.373%)  route 1.186ns (44.627%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=1 IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  sw_i[10] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[10]
    A5                   IBUF (Prop_ibuf_I_O)         0.425     0.425 r  sw_i_IBUF[10]_inst/O
                         net (fo=1, routed)           0.643     1.068    sw_i_IBUF[10]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[2]_P[18])
                                                      0.609     1.677 r  p_1_out__0/P[18]
                         net (fo=1, routed)           0.294     1.971    driver2/P[18]
    SLICE_X53Y84         LUT2 (Prop_lut2_I1_O)        0.045     2.016 r  driver2/PWM_i_25__0/O
                         net (fo=1, routed)           0.000     2.016    driver2/PWM_i_25__0_n_0
    SLICE_X53Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     2.131 r  driver2/PWM_reg_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     2.131    driver2/PWM_reg_i_16__0_n_0
    SLICE_X53Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.170 r  driver2/PWM_reg_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     2.170    driver2/PWM_reg_i_10__0_n_0
    SLICE_X53Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.209 r  driver2/PWM_reg_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     2.209    driver2/PWM_reg_i_5__0_n_0
    SLICE_X53Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.248 r  driver2/PWM_reg_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     2.248    driver2/PWM_reg_i_3__0_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.302 r  driver2/PWM_reg_i_2__0/O[0]
                         net (fo=1, routed)           0.130     2.431    driver2/PWM_reg_i_2__0_n_7
    SLICE_X55Y88         LUT5 (Prop_lut5_I0_O)        0.107     2.538 r  driver2/PWM_i_1__0/O
                         net (fo=1, routed)           0.120     2.658    driver2/PWM_i_1__0_n_0
    SLICE_X57Y88         FDRE                                         r  driver2/PWM_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    clk_wiz_1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.269 r  clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.735    clk_wiz_1/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  clk_wiz_1/inst/clkout2_buf/O
                         net (fo=94, routed)          0.832    -0.874    driver2/clk_out2
    SLICE_X57Y88         FDRE                                         r  driver2/PWM_reg/C





