vlib work

vlog frame_buf_tb.v
vlog wr_address_decoder.v
vlog rd_address_decoder.v
vlog shift_reg.v
vlog fifo.v
vlog vga_buffer.v
vlog dual_clock_fifo.v
vlog simple_dual_port_ram.v
vlog Axi4_2x32_1x256.v

vsim -t ps work.frame_buf_tb

add wave -position insertpoint  \
sim:/frame_buf_tb/r_mipi_pclk \
sim:/frame_buf_tb/r_i_arstn \
sim:/frame_buf_tb/r_mipi_inst1_HSYNC \
sim:/frame_buf_tb/r_mipi_inst1_VALID \
sim:/frame_buf_tb/r_in_inst1_DATA \
sim:/frame_buf_tb/r_in_inst1_DATA_1P \
sim:/frame_buf_tb/out_de \
sim:/frame_buf_tb/out_valid \
sim:/frame_buf_tb/out_hsync \
sim:/frame_buf_tb/out_vsync \
sim:/frame_buf_tb/out_rd_00 \
sim:/frame_buf_tb/out_rd_01 \
sim:/frame_buf_tb/out_rd_10 \
sim:/frame_buf_tb/out_rd_11 \
sim:/frame_buf_tb/w_0_aw_valid \
sim:/frame_buf_tb/w_0_w_valid \
sim:/frame_buf_tb/w_0_b_ready \
sim:/frame_buf_tb/w_0_payload_last \
sim:/frame_buf_tb/w_0_aw_payload_addr \
sim:/frame_buf_tb/w_0_w_payload_data \
sim:/frame_buf_tb/r_y_1P \
sim:/frame_buf_tb/inst_wr_address_decoder_0/in_wr_en \
sim:/frame_buf_tb/inst_wr_address_decoder_0/in_x_wr \
sim:/frame_buf_tb/inst_wr_address_decoder_0/in_y_wr \
sim:/frame_buf_tb/inst_wr_address_decoder_0/in_wr_00 \
sim:/frame_buf_tb/inst_wr_address_decoder_0/in_wr_01 \
sim:/frame_buf_tb/inst_wr_address_decoder_0/in_wr_10 \
sim:/frame_buf_tb/inst_wr_address_decoder_0/in_wr_11 \
sim:/frame_buf_tb/inst_wr_address_decoder_0/r_in_y_wr_1P \
sim:/frame_buf_tb/inst_wr_address_decoder_0/r_in_y_wr_2P \
sim:/frame_buf_tb/inst_wr_address_decoder_0/states \
sim:/frame_buf_tb/inst_wr_address_decoder_0/r_rd_en \
sim:/frame_buf_tb/inst_wr_address_decoder_0/r_in_de \
sim:/frame_buf_tb/inst_wr_address_decoder_0/r_wr_y \
sim:/frame_buf_tb/inst_wr_address_decoder_0/write_cycle \
sim:/frame_buf_tb/inst_wr_address_decoder_0/r_burst_cnt \
sim:/frame_buf_tb/inst_wr_address_decoder_0/r_cnt \
sim:/frame_buf_tb/inst_wr_address_decoder_0/out_wr_last \
sim:/frame_buf_tb/inst_wr_address_decoder_0/w_wr_data_00 \
sim:/frame_buf_tb/inst_wr_address_decoder_0/w_wr_data_01 \
sim:/frame_buf_tb/inst_wr_address_decoder_0/w_wr_data_02 \
sim:/frame_buf_tb/inst_wr_address_decoder_0/w_wr_data_03 \
sim:/frame_buf_tb/inst_wr_address_decoder_0/w_wr_data_04 \
sim:/frame_buf_tb/inst_wr_address_decoder_0/w_wr_data_05 \
sim:/frame_buf_tb/inst_wr_address_decoder_0/w_wr_data_06 \
sim:/frame_buf_tb/inst_wr_address_decoder_0/w_wr_data_07 \
sim:/frame_buf_tb/inst_wr_address_decoder_0/r_rd_en_2P \
sim:/frame_buf_tb/inst_wr_address_decoder_0/r_wr_data_00 \
sim:/frame_buf_tb/inst_wr_address_decoder_0/r_wr_data_01 \
sim:/frame_buf_tb/inst_wr_address_decoder_0/r_wr_data_02 \
sim:/frame_buf_tb/inst_wr_address_decoder_0/r_wr_data_03 \
sim:/frame_buf_tb/inst_wr_address_decoder_0/r_wr_data_04 \
sim:/frame_buf_tb/inst_wr_address_decoder_0/r_wr_data_05 \
sim:/frame_buf_tb/inst_wr_address_decoder_0/r_wr_data_06 \
sim:/frame_buf_tb/inst_wr_address_decoder_0/r_wr_data_07 \
sim:/frame_buf_tb/inst_wr_address_decoder_0/r_wr_data_05_1P \
sim:/frame_buf_tb/inst_wr_address_decoder_0/r_wr_data_06_1P \
sim:/frame_buf_tb/inst_wr_address_decoder_0/r_wr_data_07_1P \
sim:/frame_buf_tb/inst_wr_address_decoder_0/out_wr_data \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_0_aw_valid \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_0_aw_ready \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_0_aw_payload_addr \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_0_aw_payload_id \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_0_aw_payload_region \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_0_aw_payload_len \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_0_aw_payload_size \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_0_aw_payload_burst \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_0_aw_payload_lock \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_0_aw_payload_cache \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_0_aw_payload_qos \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_0_aw_payload_prot \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_0_w_valid \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_0_w_ready \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_0_w_payload_data \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_0_w_payload_strb \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_0_w_payload_last \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_0_b_valid \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_0_b_ready \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_0_b_payload_id \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_0_b_payload_resp \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_0_ar_valid \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_0_ar_ready \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_0_ar_payload_addr \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_0_ar_payload_id \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_0_ar_payload_region \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_0_ar_payload_len \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_0_ar_payload_size \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_0_ar_payload_burst \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_0_ar_payload_lock \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_0_ar_payload_cache \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_0_ar_payload_qos \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_0_ar_payload_prot \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_0_r_valid \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_0_r_ready \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_0_r_payload_data \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_0_r_payload_id \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_0_r_payload_resp \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_0_r_payload_last \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_1_aw_valid \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_1_aw_ready \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_1_aw_payload_addr \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_1_aw_payload_id \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_1_aw_payload_region \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_1_aw_payload_len \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_1_aw_payload_size \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_1_aw_payload_burst \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_1_aw_payload_lock \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_1_aw_payload_cache \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_1_aw_payload_qos \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_1_aw_payload_prot \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_1_w_valid \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_1_w_ready \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_1_w_payload_data \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_1_w_payload_strb \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_1_w_payload_last \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_1_b_valid \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_1_b_ready \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_1_b_payload_id \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_1_b_payload_resp \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_1_ar_valid \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_1_ar_ready \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_1_ar_payload_addr \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_1_ar_payload_id \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_1_ar_payload_region \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_1_ar_payload_len \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_1_ar_payload_size \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_1_ar_payload_burst \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_1_ar_payload_lock \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_1_ar_payload_cache \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_1_ar_payload_qos \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_1_ar_payload_prot \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_1_r_valid \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_1_r_ready \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_1_r_payload_data \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_1_r_payload_id \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_1_r_payload_resp \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_inputs_1_r_payload_last \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_output_arw_valid \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_output_arw_ready \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_output_arw_payload_addr \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_output_arw_payload_id \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_output_arw_payload_region \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_output_arw_payload_len \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_output_arw_payload_size \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_output_arw_payload_burst \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_output_arw_payload_lock \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_output_arw_payload_cache \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_output_arw_payload_qos \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_output_arw_payload_prot \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_output_arw_payload_write \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_output_w_valid \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_output_w_ready \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_output_w_payload_data \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_output_w_payload_strb \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_output_w_payload_last \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_output_b_valid \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_output_b_ready \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_output_b_payload_id \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_output_b_payload_resp \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_output_r_valid \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_output_r_ready \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_output_r_payload_data \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_output_r_payload_id \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_output_r_payload_resp \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_output_r_payload_last \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/io_output_arw_id \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/clk \
sim:/frame_buf_tb/inst_Axi4_2x32_1x256_00/reset