[16:32:04.766] <TB2>     INFO: *** Welcome to pxar ***
[16:32:04.766] <TB2>     INFO: *** Today: 2016/04/14
[16:32:04.772] <TB2>     INFO: *** Version: b2a7-dirty
[16:32:04.773] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C15.dat
[16:32:04.773] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//tbmParameters_C0b.dat
[16:32:04.773] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//defaultMaskFile.dat
[16:32:04.773] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters_C15.dat
[16:32:04.851] <TB2>     INFO:         clk: 4
[16:32:04.851] <TB2>     INFO:         ctr: 4
[16:32:04.851] <TB2>     INFO:         sda: 19
[16:32:04.851] <TB2>     INFO:         tin: 9
[16:32:04.851] <TB2>     INFO:         level: 15
[16:32:04.851] <TB2>     INFO:         triggerdelay: 0
[16:32:04.851] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[16:32:04.851] <TB2>     INFO: Log level: DEBUG
[16:32:04.861] <TB2>     INFO: Found DTB DTB_WWXLHF
[16:32:04.869] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[16:32:04.872] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[16:32:04.875] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[16:32:06.440] <TB2>     INFO: DUT info: 
[16:32:06.440] <TB2>     INFO: The DUT currently contains the following objects:
[16:32:06.440] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[16:32:06.440] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[16:32:06.440] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[16:32:06.440] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[16:32:06.440] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[16:32:06.440] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[16:32:06.440] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[16:32:06.440] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[16:32:06.440] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[16:32:06.440] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[16:32:06.440] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[16:32:06.440] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[16:32:06.440] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[16:32:06.440] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[16:32:06.440] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[16:32:06.440] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[16:32:06.440] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[16:32:06.440] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[16:32:06.440] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[16:32:06.440] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[16:32:06.440] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[16:32:06.440] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[16:32:06.440] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[16:32:06.440] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[16:32:06.440] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[16:32:06.440] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[16:32:06.440] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:32:06.440] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[16:32:06.440] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[16:32:06.440] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:32:06.440] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[16:32:06.440] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[16:32:06.440] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[16:32:06.441] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[16:32:06.442] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[16:32:06.447] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 32980992
[16:32:06.447] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1e7ef90
[16:32:06.447] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1df3770
[16:32:06.447] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f3965d94010
[16:32:06.447] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f396bfff510
[16:32:06.447] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 33046528 fPxarMemory = 0x7f3965d94010
[16:32:06.448] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 376.2mA
[16:32:06.449] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 468.7mA
[16:32:06.449] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.5 C
[16:32:06.449] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[16:32:06.850] <TB2>     INFO: enter 'restricted' command line mode
[16:32:06.850] <TB2>     INFO: enter test to run
[16:32:06.850] <TB2>     INFO:   test: FPIXTest no parameter change
[16:32:06.850] <TB2>     INFO:   running: fpixtest
[16:32:06.850] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[16:32:06.853] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[16:32:06.853] <TB2>     INFO: ######################################################################
[16:32:06.853] <TB2>     INFO: PixTestFPIXTest::doTest()
[16:32:06.853] <TB2>     INFO: ######################################################################
[16:32:06.856] <TB2>     INFO: ######################################################################
[16:32:06.856] <TB2>     INFO: PixTestPretest::doTest()
[16:32:06.856] <TB2>     INFO: ######################################################################
[16:32:06.859] <TB2>     INFO:    ----------------------------------------------------------------------
[16:32:06.859] <TB2>     INFO:    PixTestPretest::programROC() 
[16:32:06.859] <TB2>     INFO:    ----------------------------------------------------------------------
[16:32:24.875] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[16:32:24.875] <TB2>     INFO: IA differences per ROC:  18.5 19.3 19.3 19.3 20.1 19.3 18.5 19.3 20.1 17.7 17.7 19.3 18.5 19.3 18.5 16.9
[16:32:24.941] <TB2>     INFO:    ----------------------------------------------------------------------
[16:32:24.941] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[16:32:24.941] <TB2>     INFO:    ----------------------------------------------------------------------
[16:32:25.043] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 69.2812 mA
[16:32:25.144] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 23.1188 mA
[16:32:25.245] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  83 Ia 24.7188 mA
[16:32:25.345] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  80 Ia 23.9188 mA
[16:32:25.446] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 23.9188 mA
[16:32:25.548] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 23.9188 mA
[16:32:25.650] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 24.7188 mA
[16:32:25.751] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  75 Ia 23.1188 mA
[16:32:25.852] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  80 Ia 24.7188 mA
[16:32:25.952] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  77 Ia 23.9188 mA
[16:32:26.053] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 24.7188 mA
[16:32:26.154] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  75 Ia 23.9188 mA
[16:32:26.256] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 23.9188 mA
[16:32:26.357] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 23.1188 mA
[16:32:26.458] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  83 Ia 24.7188 mA
[16:32:26.559] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  80 Ia 23.9188 mA
[16:32:26.660] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 23.1188 mA
[16:32:26.761] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  83 Ia 24.7188 mA
[16:32:26.862] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  80 Ia 24.7188 mA
[16:32:26.962] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  77 Ia 23.1188 mA
[16:32:27.063] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  82 Ia 24.7188 mA
[16:32:27.164] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  79 Ia 23.9188 mA
[16:32:27.266] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 24.7188 mA
[16:32:27.366] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  75 Ia 23.1188 mA
[16:32:27.467] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  80 Ia 24.7188 mA
[16:32:27.568] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  77 Ia 23.9188 mA
[16:32:27.670] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 22.3188 mA
[16:32:27.770] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  88 Ia 24.7188 mA
[16:32:27.871] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  85 Ia 24.7188 mA
[16:32:27.972] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  82 Ia 23.9188 mA
[16:32:28.074] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 21.5188 mA
[16:32:28.175] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  93 Ia 24.7188 mA
[16:32:28.275] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  90 Ia 23.9188 mA
[16:32:28.377] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 23.9188 mA
[16:32:28.479] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 23.1188 mA
[16:32:28.580] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  83 Ia 24.7188 mA
[16:32:28.681] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  80 Ia 24.7188 mA
[16:32:28.781] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  77 Ia 23.1188 mA
[16:32:28.882] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  82 Ia 24.7188 mA
[16:32:28.983] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  79 Ia 23.9188 mA
[16:32:29.085] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 24.7188 mA
[16:32:29.185] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  75 Ia 23.1188 mA
[16:32:29.286] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  80 Ia 24.7188 mA
[16:32:29.387] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  77 Ia 23.9188 mA
[16:32:29.489] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 23.1188 mA
[16:32:29.589] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  83 Ia 24.7188 mA
[16:32:29.690] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  80 Ia 23.9188 mA
[16:32:29.791] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 20.7188 mA
[16:32:29.892] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  98 Ia 24.7188 mA
[16:32:29.992] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  95 Ia 24.7188 mA
[16:32:30.093] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  92 Ia 23.9188 mA
[16:32:30.120] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  80
[16:32:30.120] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  78
[16:32:30.120] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  78
[16:32:30.120] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  77
[16:32:30.120] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  75
[16:32:30.120] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  78
[16:32:30.121] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  80
[16:32:30.121] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  79
[16:32:30.121] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  77
[16:32:30.121] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  82
[16:32:30.122] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  90
[16:32:30.122] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  78
[16:32:30.122] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  79
[16:32:30.123] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  77
[16:32:30.123] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  80
[16:32:30.123] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  92
[16:32:31.951] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 385.1 mA = 24.0688 mA/ROC
[16:32:31.951] <TB2>     INFO: i(loss) [mA/ROC]:     19.3  19.3  19.3  19.3  19.3  19.3  19.3  19.3  19.3  18.5  19.3  19.3  18.5  19.3  19.3  19.3
[16:32:31.983] <TB2>     INFO:    ----------------------------------------------------------------------
[16:32:31.983] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[16:32:31.983] <TB2>     INFO:    ----------------------------------------------------------------------
[16:32:32.118] <TB2>     INFO: Expecting 231680 events.
[16:32:40.220] <TB2>     INFO: 231680 events read in total (7385ms).
[16:32:40.376] <TB2>     INFO: Test took 8391ms.
[16:32:40.578] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 90 and Delta(CalDel) = 62
[16:32:40.582] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 111 and Delta(CalDel) = 61
[16:32:40.585] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 94 and Delta(CalDel) = 60
[16:32:40.588] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 87 and Delta(CalDel) = 63
[16:32:40.592] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 111 and Delta(CalDel) = 62
[16:32:40.596] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 94 and Delta(CalDel) = 66
[16:32:40.599] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 103 and Delta(CalDel) = 63
[16:32:40.603] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 92 and Delta(CalDel) = 58
[16:32:40.606] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 109 and Delta(CalDel) = 62
[16:32:40.609] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 89 and Delta(CalDel) = 54
[16:32:40.613] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 93 and Delta(CalDel) = 63
[16:32:40.617] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 111 and Delta(CalDel) = 63
[16:32:40.620] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 94 and Delta(CalDel) = 61
[16:32:40.624] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 94 and Delta(CalDel) = 61
[16:32:40.627] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 88 and Delta(CalDel) = 63
[16:32:40.631] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 79 and Delta(CalDel) = 59
[16:32:40.673] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[16:32:40.709] <TB2>     INFO:    ----------------------------------------------------------------------
[16:32:40.709] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[16:32:40.709] <TB2>     INFO:    ----------------------------------------------------------------------
[16:32:40.845] <TB2>     INFO: Expecting 231680 events.
[16:32:48.941] <TB2>     INFO: 231680 events read in total (7382ms).
[16:32:48.946] <TB2>     INFO: Test took 8233ms.
[16:32:48.969] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 31
[16:32:49.287] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 30.5
[16:32:49.291] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 29
[16:32:49.295] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 31.5
[16:32:49.299] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 123 +/- 31
[16:32:49.302] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 164 +/- 32.5
[16:32:49.306] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 139 +/- 30.5
[16:32:49.310] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 127 +/- 29
[16:32:49.314] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 129 +/- 30.5
[16:32:49.317] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 115 +/- 28
[16:32:49.320] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 30.5
[16:32:49.324] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 30
[16:32:49.327] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 30.5
[16:32:49.331] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 126 +/- 30
[16:32:49.334] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 31
[16:32:49.338] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 133 +/- 29.5
[16:32:49.370] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[16:32:49.370] <TB2>     INFO: CalDel:      140   138   132   138   123   164   139   127   129   115   138   135   131   126   140   133
[16:32:49.370] <TB2>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[16:32:49.375] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C0.dat
[16:32:49.375] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C1.dat
[16:32:49.375] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C2.dat
[16:32:49.375] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C3.dat
[16:32:49.375] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C4.dat
[16:32:49.376] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C5.dat
[16:32:49.376] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C6.dat
[16:32:49.376] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C7.dat
[16:32:49.376] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C8.dat
[16:32:49.376] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C9.dat
[16:32:49.376] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C10.dat
[16:32:49.376] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C11.dat
[16:32:49.376] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C12.dat
[16:32:49.377] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C13.dat
[16:32:49.377] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C14.dat
[16:32:49.377] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters_C15.dat
[16:32:49.377] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//tbmParameters_C0a.dat
[16:32:49.377] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//tbmParameters_C0b.dat
[16:32:49.377] <TB2>     INFO: PixTestPretest::doTest() done, duration: 42 seconds
[16:32:49.377] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[16:32:49.463] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[16:32:49.463] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[16:32:49.463] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[16:32:49.463] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[16:32:49.466] <TB2>     INFO: ######################################################################
[16:32:49.466] <TB2>     INFO: PixTestTiming::doTest()
[16:32:49.466] <TB2>     INFO: ######################################################################
[16:32:49.466] <TB2>     INFO:    ----------------------------------------------------------------------
[16:32:49.466] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[16:32:49.466] <TB2>     INFO:    ----------------------------------------------------------------------
[16:32:49.466] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[16:32:51.362] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[16:32:53.635] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[16:32:55.908] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[16:32:58.183] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[16:33:00.456] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[16:33:02.729] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[16:33:04.002] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[16:33:07.275] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[16:33:09.548] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[16:33:11.823] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[16:33:14.096] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[16:33:16.370] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[16:33:18.644] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[16:33:20.916] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[16:33:23.190] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[16:33:25.463] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[16:33:26.983] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[16:33:28.502] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[16:33:30.023] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[16:33:31.543] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[16:33:33.062] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[16:33:34.581] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[16:33:36.101] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[16:33:37.620] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[16:33:39.141] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[16:33:40.662] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[16:33:42.183] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[16:33:43.703] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[16:33:45.225] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[16:33:48.062] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[16:33:49.583] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[16:33:51.104] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[16:33:52.625] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[16:33:54.147] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[16:33:55.667] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[16:33:57.189] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[16:33:58.709] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[16:34:00.230] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[16:34:01.751] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[16:34:03.272] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[16:34:05.545] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[16:34:07.065] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[16:34:08.584] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[16:34:10.857] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[16:34:23.312] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[16:34:25.585] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[16:34:27.858] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[16:34:30.131] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[16:34:32.404] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[16:34:34.678] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[16:34:36.952] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[16:34:39.225] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[16:34:41.499] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[16:34:43.772] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[16:34:46.045] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[16:34:48.319] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[16:34:50.599] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[16:34:52.872] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[16:34:55.144] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[16:34:57.418] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[16:34:59.691] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[16:35:01.966] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[16:35:04.239] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[16:35:06.513] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[16:35:08.786] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[16:35:11.059] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[16:35:13.335] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[16:35:15.608] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[16:35:17.881] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[16:35:20.155] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[16:35:22.427] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[16:35:24.701] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[16:35:26.974] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[16:35:29.248] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[16:35:31.521] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[16:35:33.794] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[16:35:36.067] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[16:35:38.341] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[16:35:40.616] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[16:35:42.889] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[16:35:46.296] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[16:35:47.815] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[16:35:49.334] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[16:35:50.854] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[16:35:52.372] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[16:35:53.892] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[16:35:55.411] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[16:35:56.931] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[16:35:58.452] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[16:35:59.974] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[16:36:01.494] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[16:36:03.016] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[16:36:04.537] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[16:36:09.443] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[16:36:10.964] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[16:36:12.485] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[16:36:14.006] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[16:36:15.527] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[16:36:17.049] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[16:36:18.570] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[16:36:20.091] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[16:36:21.612] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[16:36:23.133] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[16:36:24.654] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[16:36:26.928] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[16:36:28.448] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[16:36:29.968] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[16:36:32.241] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[16:36:34.137] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[16:36:35.657] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[16:36:37.176] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[16:36:38.696] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[16:36:40.969] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[16:36:43.242] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[16:36:45.516] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[16:36:47.788] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[16:36:50.061] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[16:36:52.335] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[16:36:54.610] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[16:36:56.883] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[16:36:59.157] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[16:37:01.430] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[16:37:03.703] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[16:37:05.976] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[16:37:08.250] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[16:37:10.523] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[16:37:12.798] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[16:37:15.457] <TB2>     INFO: TBM Phase Settings: 236
[16:37:15.457] <TB2>     INFO: 400MHz Phase: 3
[16:37:15.457] <TB2>     INFO: 160MHz Phase: 7
[16:37:15.457] <TB2>     INFO: Functional Phase Area: 4
[16:37:15.460] <TB2>     INFO: Test took 265994 ms.
[16:37:15.460] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[16:37:15.460] <TB2>     INFO:    ----------------------------------------------------------------------
[16:37:15.460] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[16:37:15.460] <TB2>     INFO:    ----------------------------------------------------------------------
[16:37:15.460] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[16:37:16.601] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[16:37:18.874] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[16:37:20.393] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[16:37:21.912] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[16:37:23.432] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[16:37:24.951] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[16:37:26.470] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[16:37:27.990] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[16:37:29.509] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[16:37:31.029] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[16:37:32.548] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[16:37:34.067] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[16:37:35.587] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[16:37:37.107] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[16:37:38.627] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[16:37:40.336] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[16:37:41.855] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[16:37:43.375] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[16:37:45.648] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[16:37:47.921] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[16:37:50.195] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[16:37:52.468] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[16:37:54.741] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[16:37:57.014] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[16:37:58.534] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[16:38:00.054] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[16:38:02.327] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[16:38:04.601] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[16:38:06.875] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[16:38:09.148] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[16:38:11.421] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[16:38:13.694] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[16:38:15.213] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[16:38:16.733] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[16:38:19.008] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[16:38:21.281] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[16:38:23.555] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[16:38:25.829] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[16:38:28.102] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[16:38:30.377] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[16:38:31.897] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[16:38:33.417] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[16:38:35.690] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[16:38:37.964] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[16:38:40.237] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[16:38:42.512] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[16:38:44.785] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[16:38:47.059] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[16:38:48.579] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[16:38:50.098] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[16:38:52.371] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[16:38:54.645] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[16:38:56.919] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[16:38:59.192] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[16:39:01.465] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[16:39:03.738] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[16:39:05.257] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[16:39:06.777] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[16:39:09.050] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[16:39:11.323] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[16:39:13.597] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[16:39:15.870] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[16:39:18.143] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[16:39:20.799] <TB2>     INFO: ROC Delay Settings: 228
[16:39:20.799] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[16:39:20.800] <TB2>     INFO: ROC Port 0 Delay: 4
[16:39:20.800] <TB2>     INFO: ROC Port 1 Delay: 4
[16:39:20.800] <TB2>     INFO: Functional ROC Area: 6
[16:39:20.803] <TB2>     INFO: Test took 125343 ms.
[16:39:20.803] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[16:39:20.803] <TB2>     INFO:    ----------------------------------------------------------------------
[16:39:20.803] <TB2>     INFO:    PixTestTiming::TimingTest()
[16:39:20.803] <TB2>     INFO:    ----------------------------------------------------------------------
[16:39:21.942] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e062 c000 a101 8040 40cb 40cb 40cb 40c9 40cb 40cb 40c9 40cb e062 c000 
[16:39:21.942] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e022 c000 a102 80b1 40c9 40c9 40c9 40c8 40c9 40c9 40c9 40c9 e022 c000 
[16:39:21.942] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 40c8 40c8 40c8 40c8 40c8 40c8 40c8 40c8 e022 c000 a103 80c0 40c8 40c8 40c8 40c8 40c9 40c9 40c9 40c9 e022 c000 
[16:39:21.942] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[16:39:36.051] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:39:36.051] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[16:39:50.155] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:39:50.155] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[16:40:04.251] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:40:04.251] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[16:40:18.338] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:40:18.338] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[16:40:32.478] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:40:32.478] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[16:40:46.496] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:40:46.496] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[16:41:00.546] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:41:00.546] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[16:41:14.649] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:41:14.649] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[16:41:28.766] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:41:28.766] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[16:41:42.745] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:41:43.128] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:41:43.142] <TB2>     INFO: Decoding statistics:
[16:41:43.142] <TB2>     INFO:   General information:
[16:41:43.142] <TB2>     INFO: 	 16bit words read:         240000000
[16:41:43.142] <TB2>     INFO: 	 valid events total:       20000000
[16:41:43.142] <TB2>     INFO: 	 empty events:             20000000
[16:41:43.142] <TB2>     INFO: 	 valid events with pixels: 0
[16:41:43.142] <TB2>     INFO: 	 valid pixel hits:         0
[16:41:43.142] <TB2>     INFO:   Event errors: 	           0
[16:41:43.142] <TB2>     INFO: 	 start marker:             0
[16:41:43.142] <TB2>     INFO: 	 stop marker:              0
[16:41:43.142] <TB2>     INFO: 	 overflow:                 0
[16:41:43.142] <TB2>     INFO: 	 invalid 5bit words:       0
[16:41:43.142] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[16:41:43.142] <TB2>     INFO:   TBM errors: 		           0
[16:41:43.142] <TB2>     INFO: 	 flawed TBM headers:       0
[16:41:43.142] <TB2>     INFO: 	 flawed TBM trailers:      0
[16:41:43.142] <TB2>     INFO: 	 event ID mismatches:      0
[16:41:43.142] <TB2>     INFO:   ROC errors: 		           0
[16:41:43.142] <TB2>     INFO: 	 missing ROC header(s):    0
[16:41:43.142] <TB2>     INFO: 	 misplaced readback start: 0
[16:41:43.142] <TB2>     INFO:   Pixel decoding errors:	   0
[16:41:43.142] <TB2>     INFO: 	 pixel data incomplete:    0
[16:41:43.142] <TB2>     INFO: 	 pixel address:            0
[16:41:43.142] <TB2>     INFO: 	 pulse height fill bit:    0
[16:41:43.142] <TB2>     INFO: 	 buffer corruption:        0
[16:41:43.142] <TB2>     INFO:    ----------------------------------------------------------------------
[16:41:43.142] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[16:41:43.142] <TB2>     INFO:    ----------------------------------------------------------------------
[16:41:43.142] <TB2>     INFO:    ----------------------------------------------------------------------
[16:41:43.142] <TB2>     INFO:    Read back bit status: 1
[16:41:43.142] <TB2>     INFO:    ----------------------------------------------------------------------
[16:41:43.142] <TB2>     INFO:    ----------------------------------------------------------------------
[16:41:43.142] <TB2>     INFO:    Timings are good!
[16:41:43.142] <TB2>     INFO:    ----------------------------------------------------------------------
[16:41:43.142] <TB2>     INFO: Test took 142339 ms.
[16:41:43.142] <TB2>     INFO: PixTestTiming::TimingTest() done.
[16:41:43.142] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//tbmParameters_C0a.dat
[16:41:43.143] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//tbmParameters_C0b.dat
[16:41:43.143] <TB2>     INFO: PixTestTiming::doTest took 533680 ms.
[16:41:43.143] <TB2>     INFO: PixTestTiming::doTest() done
[16:41:43.143] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[16:41:43.143] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[16:41:43.143] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[16:41:43.143] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[16:41:43.143] <TB2>     INFO: Write out ROCDelayScan3_V0
[16:41:43.144] <TB2>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[16:41:43.144] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[16:41:43.495] <TB2>     INFO: ######################################################################
[16:41:43.496] <TB2>     INFO: PixTestAlive::doTest()
[16:41:43.496] <TB2>     INFO: ######################################################################
[16:41:43.499] <TB2>     INFO:    ----------------------------------------------------------------------
[16:41:43.499] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:41:43.499] <TB2>     INFO:    ----------------------------------------------------------------------
[16:41:43.501] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:41:43.847] <TB2>     INFO: Expecting 41600 events.
[16:41:47.927] <TB2>     INFO: 41600 events read in total (3365ms).
[16:41:47.928] <TB2>     INFO: Test took 4427ms.
[16:41:47.936] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:41:47.936] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[16:41:47.936] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[16:41:48.308] <TB2>     INFO: PixTestAlive::aliveTest() done
[16:41:48.308] <TB2>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:41:48.308] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:41:48.311] <TB2>     INFO:    ----------------------------------------------------------------------
[16:41:48.311] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:41:48.311] <TB2>     INFO:    ----------------------------------------------------------------------
[16:41:48.314] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:41:48.657] <TB2>     INFO: Expecting 41600 events.
[16:41:51.603] <TB2>     INFO: 41600 events read in total (2231ms).
[16:41:51.603] <TB2>     INFO: Test took 3289ms.
[16:41:51.603] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:41:51.603] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[16:41:51.604] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[16:41:51.604] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[16:41:52.011] <TB2>     INFO: PixTestAlive::maskTest() done
[16:41:52.011] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:41:52.014] <TB2>     INFO:    ----------------------------------------------------------------------
[16:41:52.014] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:41:52.014] <TB2>     INFO:    ----------------------------------------------------------------------
[16:41:52.015] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:41:52.358] <TB2>     INFO: Expecting 41600 events.
[16:41:56.468] <TB2>     INFO: 41600 events read in total (3395ms).
[16:41:56.469] <TB2>     INFO: Test took 4453ms.
[16:41:56.477] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:41:56.477] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[16:41:56.477] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[16:41:56.851] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[16:41:56.851] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:41:56.851] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[16:41:56.851] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[16:41:56.859] <TB2>     INFO: ######################################################################
[16:41:56.859] <TB2>     INFO: PixTestTrim::doTest()
[16:41:56.859] <TB2>     INFO: ######################################################################
[16:41:56.862] <TB2>     INFO:    ----------------------------------------------------------------------
[16:41:56.862] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[16:41:56.862] <TB2>     INFO:    ----------------------------------------------------------------------
[16:41:56.939] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[16:41:56.939] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[16:41:56.972] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:41:56.973] <TB2>     INFO:     run 1 of 1
[16:41:56.973] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:41:57.315] <TB2>     INFO: Expecting 5025280 events.
[16:42:42.189] <TB2>     INFO: 1387432 events read in total (44159ms).
[16:43:25.889] <TB2>     INFO: 2755976 events read in total (87859ms).
[16:44:09.847] <TB2>     INFO: 4134040 events read in total (131817ms).
[16:44:38.842] <TB2>     INFO: 5025280 events read in total (160812ms).
[16:44:38.889] <TB2>     INFO: Test took 161916ms.
[16:44:38.954] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:44:39.067] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:44:40.586] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:44:42.021] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:44:43.468] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:44:44.870] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:44:46.316] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:44:47.689] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:44:49.112] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:44:50.527] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:44:51.935] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:44:53.321] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:44:54.676] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:44:56.217] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:44:57.588] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:44:58.974] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:45:00.305] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:45:01.611] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 240930816
[16:45:01.614] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.7764 minThrLimit = 96.7533 minThrNLimit = 121.853 -> result = 96.7764 -> 96
[16:45:01.615] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.524 minThrLimit = 100.507 minThrNLimit = 126.506 -> result = 100.524 -> 100
[16:45:01.615] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.429 minThrLimit = 101.421 minThrNLimit = 129.032 -> result = 101.429 -> 101
[16:45:01.616] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.5356 minThrLimit = 93.4912 minThrNLimit = 118.684 -> result = 93.5356 -> 93
[16:45:01.616] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 107.356 minThrLimit = 107.32 minThrNLimit = 135.366 -> result = 107.356 -> 107
[16:45:01.616] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.1893 minThrLimit = 92.1112 minThrNLimit = 114.897 -> result = 92.1893 -> 92
[16:45:01.617] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.458 minThrLimit = 101.444 minThrNLimit = 125.115 -> result = 101.458 -> 101
[16:45:01.617] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.7995 minThrLimit = 99.7811 minThrNLimit = 124.119 -> result = 99.7995 -> 99
[16:45:01.618] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.6707 minThrLimit = 90.6582 minThrNLimit = 118.903 -> result = 90.6707 -> 90
[16:45:01.618] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.4675 minThrLimit = 87.4501 minThrNLimit = 111.795 -> result = 87.4675 -> 87
[16:45:01.619] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.9303 minThrLimit = 84.9205 minThrNLimit = 108.99 -> result = 84.9303 -> 84
[16:45:01.619] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.278 minThrLimit = 102.274 minThrNLimit = 127.437 -> result = 102.278 -> 102
[16:45:01.620] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.0332 minThrLimit = 94.0267 minThrNLimit = 117.183 -> result = 94.0332 -> 94
[16:45:01.620] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.5183 minThrLimit = 96.5154 minThrNLimit = 123.456 -> result = 96.5183 -> 96
[16:45:01.620] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.5171 minThrLimit = 85.516 minThrNLimit = 110.005 -> result = 85.5171 -> 85
[16:45:01.621] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 79.6705 minThrLimit = 79.669 minThrNLimit = 103.107 -> result = 79.6705 -> 79
[16:45:01.621] <TB2>     INFO: ROC 0 VthrComp = 96
[16:45:01.621] <TB2>     INFO: ROC 1 VthrComp = 100
[16:45:01.621] <TB2>     INFO: ROC 2 VthrComp = 101
[16:45:01.622] <TB2>     INFO: ROC 3 VthrComp = 93
[16:45:01.622] <TB2>     INFO: ROC 4 VthrComp = 107
[16:45:01.622] <TB2>     INFO: ROC 5 VthrComp = 92
[16:45:01.622] <TB2>     INFO: ROC 6 VthrComp = 101
[16:45:01.622] <TB2>     INFO: ROC 7 VthrComp = 99
[16:45:01.622] <TB2>     INFO: ROC 8 VthrComp = 90
[16:45:01.622] <TB2>     INFO: ROC 9 VthrComp = 87
[16:45:01.622] <TB2>     INFO: ROC 10 VthrComp = 84
[16:45:01.623] <TB2>     INFO: ROC 11 VthrComp = 102
[16:45:01.623] <TB2>     INFO: ROC 12 VthrComp = 94
[16:45:01.624] <TB2>     INFO: ROC 13 VthrComp = 96
[16:45:01.624] <TB2>     INFO: ROC 14 VthrComp = 85
[16:45:01.624] <TB2>     INFO: ROC 15 VthrComp = 79
[16:45:01.625] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[16:45:01.625] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[16:45:01.637] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:45:01.637] <TB2>     INFO:     run 1 of 1
[16:45:01.638] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:45:01.982] <TB2>     INFO: Expecting 5025280 events.
[16:45:37.843] <TB2>     INFO: 884864 events read in total (35147ms).
[16:46:13.632] <TB2>     INFO: 1768080 events read in total (70936ms).
[16:46:49.387] <TB2>     INFO: 2650112 events read in total (106691ms).
[16:47:25.032] <TB2>     INFO: 3524152 events read in total (142336ms).
[16:48:00.636] <TB2>     INFO: 4393816 events read in total (177941ms).
[16:48:27.593] <TB2>     INFO: 5025280 events read in total (204897ms).
[16:48:27.671] <TB2>     INFO: Test took 206033ms.
[16:48:27.883] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:48:28.305] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:48:30.510] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:48:32.940] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:48:34.654] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:48:36.416] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:48:38.159] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:48:39.816] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:48:41.425] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:48:43.078] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:48:44.867] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:48:46.578] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:48:48.198] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:48:49.819] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:48:51.479] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:48:53.134] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:48:54.769] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:48:56.384] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 253202432
[16:48:56.387] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 57.0302 for pixel 3/76 mean/min/max = 44.9168/32.7596/57.0739
[16:48:56.388] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 56.7451 for pixel 11/47 mean/min/max = 44.3412/31.9171/56.7653
[16:48:56.389] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 57.4994 for pixel 21/3 mean/min/max = 44.9566/32.2618/57.6514
[16:48:56.389] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 57.7991 for pixel 15/62 mean/min/max = 45.532/33.1968/57.8671
[16:48:56.389] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 59.281 for pixel 0/79 mean/min/max = 46.7844/34.251/59.3178
[16:48:56.390] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 56.9752 for pixel 8/31 mean/min/max = 45.0405/32.899/57.1821
[16:48:56.390] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 56.986 for pixel 0/77 mean/min/max = 44.5341/32.0114/57.0568
[16:48:56.390] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 54.8453 for pixel 7/5 mean/min/max = 43.538/32.0687/55.0074
[16:48:56.391] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 58.206 for pixel 0/2 mean/min/max = 45.8806/33.3737/58.3875
[16:48:56.391] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 55.4264 for pixel 0/43 mean/min/max = 44.1491/32.5859/55.7123
[16:48:56.391] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 54.6271 for pixel 20/10 mean/min/max = 44.1922/33.5495/54.835
[16:48:56.392] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 56.5036 for pixel 0/25 mean/min/max = 44.5811/32.428/56.7342
[16:48:56.392] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 56.5154 for pixel 31/9 mean/min/max = 44.8921/33.1077/56.6766
[16:48:56.392] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 54.7942 for pixel 10/1 mean/min/max = 43.95/32.6804/55.2195
[16:48:56.393] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 55.279 for pixel 1/1 mean/min/max = 43.9815/32.5279/55.4352
[16:48:56.393] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 56.3063 for pixel 0/18 mean/min/max = 46.0881/35.8601/56.316
[16:48:56.393] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:48:56.525] <TB2>     INFO: Expecting 411648 events.
[16:49:04.154] <TB2>     INFO: 411648 events read in total (6914ms).
[16:49:04.161] <TB2>     INFO: Expecting 411648 events.
[16:49:11.811] <TB2>     INFO: 411648 events read in total (6988ms).
[16:49:11.821] <TB2>     INFO: Expecting 411648 events.
[16:49:19.448] <TB2>     INFO: 411648 events read in total (6967ms).
[16:49:19.460] <TB2>     INFO: Expecting 411648 events.
[16:49:27.070] <TB2>     INFO: 411648 events read in total (6954ms).
[16:49:27.084] <TB2>     INFO: Expecting 411648 events.
[16:49:34.552] <TB2>     INFO: 411648 events read in total (6813ms).
[16:49:34.569] <TB2>     INFO: Expecting 411648 events.
[16:49:42.041] <TB2>     INFO: 411648 events read in total (6811ms).
[16:49:42.061] <TB2>     INFO: Expecting 411648 events.
[16:49:49.515] <TB2>     INFO: 411648 events read in total (6798ms).
[16:49:49.536] <TB2>     INFO: Expecting 411648 events.
[16:49:57.039] <TB2>     INFO: 411648 events read in total (6847ms).
[16:49:57.064] <TB2>     INFO: Expecting 411648 events.
[16:50:04.678] <TB2>     INFO: 411648 events read in total (6965ms).
[16:50:04.703] <TB2>     INFO: Expecting 411648 events.
[16:50:12.307] <TB2>     INFO: 411648 events read in total (6960ms).
[16:50:12.336] <TB2>     INFO: Expecting 411648 events.
[16:50:19.978] <TB2>     INFO: 411648 events read in total (6997ms).
[16:50:20.009] <TB2>     INFO: Expecting 411648 events.
[16:50:27.586] <TB2>     INFO: 411648 events read in total (6938ms).
[16:50:27.623] <TB2>     INFO: Expecting 411648 events.
[16:50:35.285] <TB2>     INFO: 411648 events read in total (7026ms).
[16:50:35.326] <TB2>     INFO: Expecting 411648 events.
[16:50:42.927] <TB2>     INFO: 411648 events read in total (6972ms).
[16:50:42.966] <TB2>     INFO: Expecting 411648 events.
[16:50:50.544] <TB2>     INFO: 411648 events read in total (6949ms).
[16:50:50.587] <TB2>     INFO: Expecting 411648 events.
[16:50:58.228] <TB2>     INFO: 411648 events read in total (7013ms).
[16:50:58.272] <TB2>     INFO: Test took 121879ms.
[16:50:58.779] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0736 < 35 for itrim = 110; old thr = 34.5912 ... break
[16:50:58.817] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1507 < 35 for itrim = 102; old thr = 34.3005 ... break
[16:50:58.862] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0885 < 35 for itrim = 116; old thr = 33.9 ... break
[16:50:58.902] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5133 < 35 for itrim = 116; old thr = 33.2781 ... break
[16:50:58.932] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6149 < 35 for itrim+1 = 107; old thr = 34.9629 ... break
[16:50:58.964] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2014 < 35 for itrim = 95; old thr = 34.0296 ... break
[16:50:58.998] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5497 < 35 for itrim = 100; old thr = 34.4473 ... break
[16:50:59.038] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.703 < 35 for itrim+1 = 109; old thr = 34.7976 ... break
[16:50:59.072] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0006 < 35 for itrim = 105; old thr = 33.9987 ... break
[16:50:59.103] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1016 < 35 for itrim = 94; old thr = 34.7893 ... break
[16:50:59.149] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.372 < 35 for itrim = 99; old thr = 34.3582 ... break
[16:50:59.184] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5552 < 35 for itrim = 103; old thr = 34.2975 ... break
[16:50:59.225] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5185 < 35 for itrim+1 = 111; old thr = 34.6667 ... break
[16:50:59.269] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.8574 < 35 for itrim = 102; old thr = 33.4966 ... break
[16:50:59.308] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0099 < 35 for itrim = 104; old thr = 33.6817 ... break
[16:50:59.345] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4328 < 35 for itrim+1 = 95; old thr = 34.8272 ... break
[16:50:59.420] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[16:50:59.431] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:50:59.431] <TB2>     INFO:     run 1 of 1
[16:50:59.431] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:50:59.774] <TB2>     INFO: Expecting 5025280 events.
[16:51:35.556] <TB2>     INFO: 870656 events read in total (35067ms).
[16:52:10.536] <TB2>     INFO: 1740304 events read in total (70047ms).
[16:52:45.962] <TB2>     INFO: 2609520 events read in total (105473ms).
[16:53:21.215] <TB2>     INFO: 3468552 events read in total (140726ms).
[16:53:56.632] <TB2>     INFO: 4323608 events read in total (176143ms).
[16:54:27.168] <TB2>     INFO: 5025280 events read in total (206679ms).
[16:54:27.250] <TB2>     INFO: Test took 207819ms.
[16:54:27.443] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:54:27.802] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:54:29.499] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:54:31.223] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:54:32.957] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:54:34.639] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:54:36.314] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:54:38.050] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:54:39.850] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:54:41.442] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:54:43.009] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:54:44.576] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:54:46.132] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:54:47.730] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:54:49.325] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:54:50.888] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:54:52.448] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:54:54.013] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 260870144
[16:54:54.015] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 9.878790 .. 51.331029
[16:54:54.091] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 9 .. 61 (-1/-1) hits flags = 528 (plus default)
[16:54:54.101] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:54:54.101] <TB2>     INFO:     run 1 of 1
[16:54:54.101] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:54:54.443] <TB2>     INFO: Expecting 1763840 events.
[16:55:34.202] <TB2>     INFO: 1086256 events read in total (39044ms).
[16:56:00.171] <TB2>     INFO: 1763840 events read in total (65013ms).
[16:56:00.194] <TB2>     INFO: Test took 66093ms.
[16:56:00.243] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:56:00.340] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:56:01.414] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:56:02.448] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:56:03.461] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:56:04.483] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:56:05.500] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:56:06.516] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:56:07.530] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:56:08.547] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:56:09.567] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:56:10.585] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:56:11.604] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:56:12.621] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:56:13.634] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:56:14.653] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:56:15.672] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:56:16.691] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 227762176
[16:56:16.771] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.090778 .. 46.139626
[16:56:16.845] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 56 (-1/-1) hits flags = 528 (plus default)
[16:56:16.855] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:56:16.855] <TB2>     INFO:     run 1 of 1
[16:56:16.855] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:56:17.198] <TB2>     INFO: Expecting 1697280 events.
[16:56:58.455] <TB2>     INFO: 1146440 events read in total (40542ms).
[16:57:19.177] <TB2>     INFO: 1697280 events read in total (61264ms).
[16:57:19.193] <TB2>     INFO: Test took 62338ms.
[16:57:19.231] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:57:19.315] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:57:20.372] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:57:21.389] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:57:22.406] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:57:23.426] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:57:24.439] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:57:25.447] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:57:26.456] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:57:27.466] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:57:28.474] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:57:29.482] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:57:30.492] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:57:31.497] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:57:32.507] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:57:33.518] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:57:34.530] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:57:35.544] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 276512768
[16:57:35.626] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 20.207777 .. 44.353010
[16:57:35.701] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 10 .. 54 (-1/-1) hits flags = 528 (plus default)
[16:57:35.711] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:57:35.711] <TB2>     INFO:     run 1 of 1
[16:57:35.711] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:57:36.054] <TB2>     INFO: Expecting 1497600 events.
[16:58:18.009] <TB2>     INFO: 1135632 events read in total (41241ms).
[16:58:30.677] <TB2>     INFO: 1497600 events read in total (53909ms).
[16:58:30.691] <TB2>     INFO: Test took 54980ms.
[16:58:30.723] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:58:30.786] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:58:31.746] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:58:32.708] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:58:33.667] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:58:34.628] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:58:35.591] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:58:36.550] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:58:37.514] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:58:38.477] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:58:39.440] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:58:40.403] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:58:41.369] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:58:42.329] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:58:43.290] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:58:44.251] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:58:45.213] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:58:46.176] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 342630400
[16:58:46.260] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 20.809153 .. 43.924393
[16:58:46.335] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 10 .. 53 (-1/-1) hits flags = 528 (plus default)
[16:58:46.345] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:58:46.345] <TB2>     INFO:     run 1 of 1
[16:58:46.345] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:58:46.688] <TB2>     INFO: Expecting 1464320 events.
[16:59:27.112] <TB2>     INFO: 1151016 events read in total (39709ms).
[16:59:38.433] <TB2>     INFO: 1464320 events read in total (51030ms).
[16:59:38.444] <TB2>     INFO: Test took 52099ms.
[16:59:38.475] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:59:38.537] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:59:39.482] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:59:40.432] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:59:41.377] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:59:42.323] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:59:43.270] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:59:44.213] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:59:45.156] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:59:46.102] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:59:47.048] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:59:47.998] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:59:48.949] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:59:49.901] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:59:50.848] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:59:51.802] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:59:52.754] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:59:53.708] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 247422976
[16:59:53.795] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[16:59:53.795] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[16:59:53.806] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:59:53.806] <TB2>     INFO:     run 1 of 1
[16:59:53.806] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:59:54.150] <TB2>     INFO: Expecting 1364480 events.
[17:00:33.373] <TB2>     INFO: 1074112 events read in total (38508ms).
[17:00:44.327] <TB2>     INFO: 1364480 events read in total (49462ms).
[17:00:44.340] <TB2>     INFO: Test took 50534ms.
[17:00:44.373] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:00:44.439] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:00:45.401] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:00:46.369] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:00:47.332] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:00:48.300] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:00:49.264] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:00:50.231] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:00:51.200] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:00:52.166] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:00:53.132] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:00:54.100] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:00:55.068] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:00:56.033] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:00:56.997] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:00:57.958] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:00:58.939] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:00:59.959] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 253083648
[17:00:59.994] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C0.dat
[17:00:59.995] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C1.dat
[17:00:59.996] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C2.dat
[17:00:59.996] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C3.dat
[17:00:59.996] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C4.dat
[17:00:59.996] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C5.dat
[17:00:59.996] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C6.dat
[17:00:59.996] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C7.dat
[17:00:59.996] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C8.dat
[17:00:59.996] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C9.dat
[17:00:59.996] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C10.dat
[17:00:59.996] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C11.dat
[17:00:59.997] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C12.dat
[17:00:59.997] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C13.dat
[17:00:59.997] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C14.dat
[17:00:59.997] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C15.dat
[17:00:59.997] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters35_C0.dat
[17:01:00.005] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters35_C1.dat
[17:01:00.014] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters35_C2.dat
[17:01:00.022] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters35_C3.dat
[17:01:00.030] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters35_C4.dat
[17:01:00.037] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters35_C5.dat
[17:01:00.045] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters35_C6.dat
[17:01:00.053] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters35_C7.dat
[17:01:00.060] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters35_C8.dat
[17:01:00.068] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters35_C9.dat
[17:01:00.076] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters35_C10.dat
[17:01:00.083] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters35_C11.dat
[17:01:00.091] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters35_C12.dat
[17:01:00.098] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters35_C13.dat
[17:01:00.106] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters35_C14.dat
[17:01:00.113] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//trimParameters35_C15.dat
[17:01:00.121] <TB2>     INFO: PixTestTrim::trimTest() done
[17:01:00.121] <TB2>     INFO: vtrim:     110 102 116 116 107  95 100 109 105  94  99 103 111 102 104  95 
[17:01:00.121] <TB2>     INFO: vthrcomp:   96 100 101  93 107  92 101  99  90  87  84 102  94  96  85  79 
[17:01:00.121] <TB2>     INFO: vcal mean:  34.91  34.96  34.94  34.97  35.02  34.93  34.92  34.96  34.97  34.99  34.77  34.95  34.97  34.93  34.92  34.93 
[17:01:00.121] <TB2>     INFO: vcal RMS:    0.79   0.81   0.85   0.82   0.82   0.84   0.84   0.83   0.81   0.82   0.77   0.81   0.81   0.77   0.79   0.74 
[17:01:00.121] <TB2>     INFO: bits mean:   9.57   9.88   9.86   9.78   7.93   9.52   9.72  10.38   8.75   9.66   9.74   9.28   9.49   9.89  10.16   8.51 
[17:01:00.121] <TB2>     INFO: bits RMS:    2.69   2.58   2.59   2.51   2.92   2.64   2.72   2.41   2.85   2.70   2.48   2.80   2.66   2.55   2.43   2.56 
[17:01:00.131] <TB2>     INFO:    ----------------------------------------------------------------------
[17:01:00.131] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[17:01:00.131] <TB2>     INFO:    ----------------------------------------------------------------------
[17:01:00.134] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[17:01:00.134] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[17:01:00.144] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:01:00.144] <TB2>     INFO:     run 1 of 1
[17:01:00.145] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:01:00.491] <TB2>     INFO: Expecting 4160000 events.
[17:01:46.546] <TB2>     INFO: 1110935 events read in total (45340ms).
[17:02:30.173] <TB2>     INFO: 2210715 events read in total (88967ms).
[17:03:14.677] <TB2>     INFO: 3298135 events read in total (133472ms).
[17:03:52.468] <TB2>     INFO: 4160000 events read in total (171262ms).
[17:03:52.531] <TB2>     INFO: Test took 172386ms.
[17:03:52.668] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:03:52.932] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:03:54.846] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:03:56.783] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:03:58.728] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:04:00.614] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:04:02.521] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:04:04.431] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:04:06.379] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:04:08.315] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:04:10.197] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:04:12.095] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:04:14.045] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:04:15.969] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:04:17.881] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:04:19.783] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:04:21.744] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:04:23.715] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 273072128
[17:04:23.716] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[17:04:23.790] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[17:04:23.790] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 164 (-1/-1) hits flags = 528 (plus default)
[17:04:23.800] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:04:23.800] <TB2>     INFO:     run 1 of 1
[17:04:23.801] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:04:24.145] <TB2>     INFO: Expecting 3432000 events.
[17:05:11.685] <TB2>     INFO: 1173570 events read in total (46825ms).
[17:05:56.930] <TB2>     INFO: 2327110 events read in total (92071ms).
[17:06:41.765] <TB2>     INFO: 3432000 events read in total (136905ms).
[17:06:41.814] <TB2>     INFO: Test took 138014ms.
[17:06:41.908] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:06:42.085] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:06:43.757] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:06:45.433] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:06:47.091] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:06:48.777] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:06:50.411] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:06:52.111] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:06:53.761] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:06:55.428] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:06:57.128] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:06:58.830] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:07:00.550] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:07:02.203] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:07:03.900] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:07:05.591] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:07:07.307] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:07:09.041] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 353050624
[17:07:09.042] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[17:07:09.115] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[17:07:09.115] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 153 (-1/-1) hits flags = 528 (plus default)
[17:07:09.125] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:07:09.125] <TB2>     INFO:     run 1 of 1
[17:07:09.125] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:07:09.471] <TB2>     INFO: Expecting 3203200 events.
[17:07:57.839] <TB2>     INFO: 1220485 events read in total (47653ms).
[17:08:44.268] <TB2>     INFO: 2415310 events read in total (94082ms).
[17:09:14.630] <TB2>     INFO: 3203200 events read in total (124445ms).
[17:09:14.669] <TB2>     INFO: Test took 125544ms.
[17:09:14.748] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:09:14.891] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:09:16.468] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:09:18.046] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:09:19.687] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:09:21.288] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:09:22.825] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:09:24.446] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:09:25.000] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:09:27.593] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:09:29.198] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:09:30.821] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:09:32.456] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:09:34.013] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:09:35.618] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:09:37.223] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:09:38.859] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:09:40.516] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 377917440
[17:09:40.517] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[17:09:40.592] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[17:09:40.592] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 153 (-1/-1) hits flags = 528 (plus default)
[17:09:40.603] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:09:40.603] <TB2>     INFO:     run 1 of 1
[17:09:40.603] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:09:40.946] <TB2>     INFO: Expecting 3203200 events.
[17:10:29.103] <TB2>     INFO: 1220140 events read in total (47442ms).
[17:11:16.837] <TB2>     INFO: 2414475 events read in total (95176ms).
[17:11:47.669] <TB2>     INFO: 3203200 events read in total (126008ms).
[17:11:47.713] <TB2>     INFO: Test took 127110ms.
[17:11:47.792] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:11:47.949] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:11:49.626] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:11:51.270] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:11:52.914] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:11:54.585] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:11:56.198] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:11:57.888] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:11:59.533] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:12:01.209] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:12:02.926] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:12:04.685] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:12:06.424] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:12:08.105] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:12:09.775] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:12:11.438] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:12:13.135] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:12:14.870] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 378109952
[17:12:14.871] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[17:12:14.946] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[17:12:14.946] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 153 (-1/-1) hits flags = 528 (plus default)
[17:12:14.955] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:12:14.955] <TB2>     INFO:     run 1 of 1
[17:12:14.955] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:12:15.298] <TB2>     INFO: Expecting 3203200 events.
[17:13:03.777] <TB2>     INFO: 1219900 events read in total (47764ms).
[17:13:52.926] <TB2>     INFO: 2413710 events read in total (96913ms).
[17:14:24.170] <TB2>     INFO: 3203200 events read in total (128157ms).
[17:14:24.207] <TB2>     INFO: Test took 129252ms.
[17:14:24.283] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:14:24.429] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:14:26.031] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:14:27.623] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:14:29.200] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:14:30.813] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:14:32.356] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:14:34.087] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:14:35.757] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:14:37.436] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:14:39.143] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:14:40.845] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:14:42.575] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:14:44.214] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:14:45.908] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:14:47.618] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:14:49.387] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:14:51.134] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 318959616
[17:14:51.135] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.1435, thr difference RMS: 1.72248
[17:14:51.135] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.35953, thr difference RMS: 1.48099
[17:14:51.136] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.03967, thr difference RMS: 1.75209
[17:14:51.136] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.20874, thr difference RMS: 1.75174
[17:14:51.136] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.25679, thr difference RMS: 1.11893
[17:14:51.136] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.15599, thr difference RMS: 1.48923
[17:14:51.137] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.19678, thr difference RMS: 1.78298
[17:14:51.137] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 7.85012, thr difference RMS: 1.55774
[17:14:51.137] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.51307, thr difference RMS: 1.53648
[17:14:51.137] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.24588, thr difference RMS: 1.38053
[17:14:51.137] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.08542, thr difference RMS: 1.26931
[17:14:51.138] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.68536, thr difference RMS: 1.59409
[17:14:51.138] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 7.53432, thr difference RMS: 1.62867
[17:14:51.138] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.30619, thr difference RMS: 1.49382
[17:14:51.138] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.75174, thr difference RMS: 1.22995
[17:14:51.138] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.67395, thr difference RMS: 1.19646
[17:14:51.138] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 7.99176, thr difference RMS: 1.70849
[17:14:51.139] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.34941, thr difference RMS: 1.46056
[17:14:51.139] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.13272, thr difference RMS: 1.74109
[17:14:51.139] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.17216, thr difference RMS: 1.73824
[17:14:51.139] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.2033, thr difference RMS: 1.12696
[17:14:51.139] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.20698, thr difference RMS: 1.48534
[17:14:51.140] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.17474, thr difference RMS: 1.7641
[17:14:51.140] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 7.82518, thr difference RMS: 1.55666
[17:14:51.140] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.45611, thr difference RMS: 1.52263
[17:14:51.140] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.19903, thr difference RMS: 1.37555
[17:14:51.140] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 7.91968, thr difference RMS: 1.25727
[17:14:51.141] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.68259, thr difference RMS: 1.60081
[17:14:51.141] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 7.43042, thr difference RMS: 1.6103
[17:14:51.141] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.27994, thr difference RMS: 1.4714
[17:14:51.141] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.72818, thr difference RMS: 1.21801
[17:14:51.141] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.59765, thr difference RMS: 1.19939
[17:14:51.142] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 7.99319, thr difference RMS: 1.70458
[17:14:51.142] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.37164, thr difference RMS: 1.45544
[17:14:51.142] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.21711, thr difference RMS: 1.7432
[17:14:51.142] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.24112, thr difference RMS: 1.74378
[17:14:51.142] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.23169, thr difference RMS: 1.1204
[17:14:51.143] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.36343, thr difference RMS: 1.47022
[17:14:51.143] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.3499, thr difference RMS: 1.76984
[17:14:51.143] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 7.80392, thr difference RMS: 1.55762
[17:14:51.143] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.65388, thr difference RMS: 1.52701
[17:14:51.143] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.27887, thr difference RMS: 1.35799
[17:14:51.144] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.029, thr difference RMS: 1.23969
[17:14:51.144] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.7897, thr difference RMS: 1.57763
[17:14:51.144] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 7.42799, thr difference RMS: 1.60867
[17:14:51.144] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.36987, thr difference RMS: 1.47969
[17:14:51.144] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.83556, thr difference RMS: 1.22035
[17:14:51.144] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.5137, thr difference RMS: 1.19675
[17:14:51.145] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.06474, thr difference RMS: 1.69562
[17:14:51.145] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.47018, thr difference RMS: 1.45987
[17:14:51.145] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.35051, thr difference RMS: 1.75099
[17:14:51.145] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.30936, thr difference RMS: 1.73667
[17:14:51.145] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.2051, thr difference RMS: 1.11087
[17:14:51.146] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.50231, thr difference RMS: 1.46782
[17:14:51.146] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.46992, thr difference RMS: 1.76313
[17:14:51.146] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.00537, thr difference RMS: 1.56736
[17:14:51.146] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.69331, thr difference RMS: 1.50448
[17:14:51.146] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.36342, thr difference RMS: 1.35859
[17:14:51.147] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.09853, thr difference RMS: 1.2342
[17:14:51.147] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.85219, thr difference RMS: 1.59819
[17:14:51.147] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 7.42501, thr difference RMS: 1.61212
[17:14:51.147] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.32651, thr difference RMS: 1.47786
[17:14:51.147] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.91818, thr difference RMS: 1.2262
[17:14:51.147] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.43815, thr difference RMS: 1.17166
[17:14:51.256] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[17:14:51.259] <TB2>     INFO: PixTestTrim::doTest() done, duration: 1974 seconds
[17:14:51.259] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[17:14:51.970] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[17:14:51.970] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[17:14:51.973] <TB2>     INFO: ######################################################################
[17:14:51.973] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[17:14:51.973] <TB2>     INFO: ######################################################################
[17:14:51.973] <TB2>     INFO:    ----------------------------------------------------------------------
[17:14:51.973] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[17:14:51.973] <TB2>     INFO:    ----------------------------------------------------------------------
[17:14:51.973] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[17:14:51.985] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[17:14:51.985] <TB2>     INFO:     run 1 of 1
[17:14:51.985] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:14:52.333] <TB2>     INFO: Expecting 59072000 events.
[17:15:21.576] <TB2>     INFO: 1072400 events read in total (28528ms).
[17:15:50.041] <TB2>     INFO: 2140600 events read in total (56993ms).
[17:16:18.803] <TB2>     INFO: 3209000 events read in total (85755ms).
[17:16:46.881] <TB2>     INFO: 4281600 events read in total (113833ms).
[17:17:15.412] <TB2>     INFO: 5350000 events read in total (142364ms).
[17:17:44.138] <TB2>     INFO: 6418200 events read in total (171090ms).
[17:18:12.721] <TB2>     INFO: 7490400 events read in total (199673ms).
[17:18:41.405] <TB2>     INFO: 8558600 events read in total (228357ms).
[17:19:09.911] <TB2>     INFO: 9627000 events read in total (256863ms).
[17:19:38.470] <TB2>     INFO: 10699000 events read in total (285422ms).
[17:20:07.067] <TB2>     INFO: 11767800 events read in total (314019ms).
[17:20:35.656] <TB2>     INFO: 12836400 events read in total (342608ms).
[17:21:04.217] <TB2>     INFO: 13908000 events read in total (371169ms).
[17:21:32.718] <TB2>     INFO: 14976800 events read in total (399670ms).
[17:22:01.203] <TB2>     INFO: 16044800 events read in total (428155ms).
[17:22:29.800] <TB2>     INFO: 17115000 events read in total (456752ms).
[17:22:58.501] <TB2>     INFO: 18185200 events read in total (485453ms).
[17:23:27.194] <TB2>     INFO: 19253400 events read in total (514146ms).
[17:23:55.949] <TB2>     INFO: 20324200 events read in total (542901ms).
[17:24:24.591] <TB2>     INFO: 21394000 events read in total (571543ms).
[17:24:53.233] <TB2>     INFO: 22462000 events read in total (600185ms).
[17:25:21.931] <TB2>     INFO: 23532200 events read in total (628883ms).
[17:25:50.540] <TB2>     INFO: 24603000 events read in total (657492ms).
[17:26:19.174] <TB2>     INFO: 25670600 events read in total (686126ms).
[17:26:47.850] <TB2>     INFO: 26739000 events read in total (714802ms).
[17:27:16.543] <TB2>     INFO: 27810800 events read in total (743495ms).
[17:27:45.142] <TB2>     INFO: 28879600 events read in total (772094ms).
[17:28:13.791] <TB2>     INFO: 29947800 events read in total (800743ms).
[17:28:42.422] <TB2>     INFO: 31019200 events read in total (829374ms).
[17:29:10.000] <TB2>     INFO: 32087600 events read in total (857952ms).
[17:29:39.705] <TB2>     INFO: 33155600 events read in total (886657ms).
[17:30:08.281] <TB2>     INFO: 34226200 events read in total (915233ms).
[17:30:36.919] <TB2>     INFO: 35296000 events read in total (943871ms).
[17:31:05.497] <TB2>     INFO: 36363800 events read in total (972449ms).
[17:31:34.146] <TB2>     INFO: 37432200 events read in total (1001098ms).
[17:32:02.803] <TB2>     INFO: 38503800 events read in total (1029755ms).
[17:32:31.435] <TB2>     INFO: 39571800 events read in total (1058387ms).
[17:32:59.998] <TB2>     INFO: 40639600 events read in total (1086950ms).
[17:33:28.848] <TB2>     INFO: 41709800 events read in total (1115800ms).
[17:33:57.584] <TB2>     INFO: 42779000 events read in total (1144536ms).
[17:34:26.236] <TB2>     INFO: 43846800 events read in total (1173188ms).
[17:34:54.879] <TB2>     INFO: 44914400 events read in total (1201831ms).
[17:35:23.611] <TB2>     INFO: 45985600 events read in total (1230563ms).
[17:35:52.356] <TB2>     INFO: 47053800 events read in total (1259308ms).
[17:36:21.025] <TB2>     INFO: 48121400 events read in total (1287977ms).
[17:36:49.770] <TB2>     INFO: 49189800 events read in total (1316722ms).
[17:37:18.596] <TB2>     INFO: 50261000 events read in total (1345548ms).
[17:37:47.244] <TB2>     INFO: 51328800 events read in total (1374196ms).
[17:38:16.018] <TB2>     INFO: 52396000 events read in total (1402970ms).
[17:38:44.687] <TB2>     INFO: 53463800 events read in total (1431639ms).
[17:39:13.450] <TB2>     INFO: 54534400 events read in total (1460402ms).
[17:39:42.196] <TB2>     INFO: 55603000 events read in total (1489148ms).
[17:40:10.955] <TB2>     INFO: 56671000 events read in total (1517907ms).
[17:40:39.771] <TB2>     INFO: 57740400 events read in total (1546723ms).
[17:41:08.489] <TB2>     INFO: 58810600 events read in total (1575441ms).
[17:41:15.715] <TB2>     INFO: 59072000 events read in total (1582667ms).
[17:41:15.735] <TB2>     INFO: Test took 1583751ms.
[17:41:15.792] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:41:15.913] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:41:15.913] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:41:17.084] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:41:17.084] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:41:18.267] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:41:18.267] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:41:19.449] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:41:19.449] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:41:20.587] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:41:20.587] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:41:21.757] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:41:21.757] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:41:22.941] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:41:22.942] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:41:24.090] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:41:24.090] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:41:25.264] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:41:25.265] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:41:26.426] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:41:26.426] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:41:27.607] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:41:27.607] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:41:28.771] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:41:28.771] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:41:29.998] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:41:29.998] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:41:31.224] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:41:31.224] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:41:32.439] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:41:32.439] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:41:33.673] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:41:33.673] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[17:41:34.888] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 499728384
[17:41:34.923] <TB2>     INFO: PixTestScurves::scurves() done 
[17:41:34.923] <TB2>     INFO: Vcal mean:  35.10  35.00  35.08  35.05  35.06  35.00  35.08  35.04  35.04  35.05  35.01  35.00  35.07  35.11  35.05  35.08 
[17:41:34.923] <TB2>     INFO: Vcal RMS:    0.66   0.72   0.75   0.69   0.68   0.71   0.71   0.70   0.67   0.71   0.64   0.68   0.69   0.63   0.69   0.60 
[17:41:34.923] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[17:41:34.996] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[17:41:34.996] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[17:41:34.996] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[17:41:34.996] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[17:41:34.996] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[17:41:34.996] <TB2>     INFO: ######################################################################
[17:41:34.996] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[17:41:34.996] <TB2>     INFO: ######################################################################
[17:41:34.999] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[17:41:35.341] <TB2>     INFO: Expecting 41600 events.
[17:41:39.438] <TB2>     INFO: 41600 events read in total (3371ms).
[17:41:39.439] <TB2>     INFO: Test took 4440ms.
[17:41:39.447] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:41:39.447] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[17:41:39.447] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[17:41:39.456] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[17:41:39.456] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[17:41:39.456] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[17:41:39.456] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[17:41:39.793] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[17:41:40.142] <TB2>     INFO: Expecting 41600 events.
[17:41:44.317] <TB2>     INFO: 41600 events read in total (3460ms).
[17:41:44.318] <TB2>     INFO: Test took 4525ms.
[17:41:44.326] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:41:44.326] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[17:41:44.326] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[17:41:44.331] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.467
[17:41:44.331] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[17:41:44.331] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.863
[17:41:44.331] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 173
[17:41:44.331] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.933
[17:41:44.331] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 172
[17:41:44.331] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.161
[17:41:44.331] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 181
[17:41:44.332] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.87
[17:41:44.332] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 171
[17:41:44.332] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 159.524
[17:41:44.332] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 159
[17:41:44.332] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.209
[17:41:44.332] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 174
[17:41:44.332] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 159.636
[17:41:44.332] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 159
[17:41:44.332] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.666
[17:41:44.332] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 167
[17:41:44.332] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.989
[17:41:44.332] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 180
[17:41:44.332] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.024
[17:41:44.332] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 172
[17:41:44.333] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.091
[17:41:44.333] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 169
[17:41:44.333] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.581
[17:41:44.333] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 193
[17:41:44.333] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.128
[17:41:44.333] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,11] phvalue 173
[17:41:44.333] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.5
[17:41:44.333] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 173
[17:41:44.333] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.57
[17:41:44.333] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 185
[17:41:44.333] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[17:41:44.333] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[17:41:44.333] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[17:41:44.422] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[17:41:44.767] <TB2>     INFO: Expecting 41600 events.
[17:41:48.905] <TB2>     INFO: 41600 events read in total (3424ms).
[17:41:48.906] <TB2>     INFO: Test took 4484ms.
[17:41:48.914] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:41:48.914] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[17:41:48.914] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[17:41:48.918] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[17:41:48.919] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 49minph_roc = 4
[17:41:48.919] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.1226
[17:41:48.919] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 70
[17:41:48.919] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.345
[17:41:48.919] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [14 ,24] phvalue 62
[17:41:48.919] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.3594
[17:41:48.919] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 64
[17:41:48.919] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.7501
[17:41:48.919] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 81
[17:41:48.919] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 53.7785
[17:41:48.919] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,12] phvalue 54
[17:41:48.920] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 53.8994
[17:41:48.920] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,60] phvalue 54
[17:41:48.920] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.3767
[17:41:48.920] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,49] phvalue 63
[17:41:48.920] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 53.786
[17:41:48.920] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 53
[17:41:48.920] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.9409
[17:41:48.920] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 61
[17:41:48.920] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.0293
[17:41:48.920] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,26] phvalue 76
[17:41:48.920] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.064
[17:41:48.920] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 72
[17:41:48.921] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.6122
[17:41:48.921] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 70
[17:41:48.921] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 97.6683
[17:41:48.921] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,12] phvalue 98
[17:41:48.921] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.1517
[17:41:48.921] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 77
[17:41:48.921] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.2677
[17:41:48.921] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,43] phvalue 71
[17:41:48.921] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.4837
[17:41:48.921] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 88
[17:41:48.923] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 0 0
[17:41:49.333] <TB2>     INFO: Expecting 2560 events.
[17:41:50.292] <TB2>     INFO: 2560 events read in total (244ms).
[17:41:50.292] <TB2>     INFO: Test took 1369ms.
[17:41:50.292] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:41:50.292] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 14, 24, 1 1
[17:41:50.800] <TB2>     INFO: Expecting 2560 events.
[17:41:51.758] <TB2>     INFO: 2560 events read in total (244ms).
[17:41:51.758] <TB2>     INFO: Test took 1466ms.
[17:41:51.758] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:41:51.758] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 2 2
[17:41:52.265] <TB2>     INFO: Expecting 2560 events.
[17:41:53.223] <TB2>     INFO: 2560 events read in total (242ms).
[17:41:53.223] <TB2>     INFO: Test took 1465ms.
[17:41:53.223] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:41:53.224] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 3 3
[17:41:53.730] <TB2>     INFO: Expecting 2560 events.
[17:41:54.688] <TB2>     INFO: 2560 events read in total (243ms).
[17:41:54.689] <TB2>     INFO: Test took 1465ms.
[17:41:54.689] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:41:54.689] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 12, 4 4
[17:41:55.196] <TB2>     INFO: Expecting 2560 events.
[17:41:56.155] <TB2>     INFO: 2560 events read in total (244ms).
[17:41:56.155] <TB2>     INFO: Test took 1466ms.
[17:41:56.156] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:41:56.156] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 60, 5 5
[17:41:56.664] <TB2>     INFO: Expecting 2560 events.
[17:41:57.622] <TB2>     INFO: 2560 events read in total (243ms).
[17:41:57.622] <TB2>     INFO: Test took 1466ms.
[17:41:57.623] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:41:57.623] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 49, 6 6
[17:41:58.130] <TB2>     INFO: Expecting 2560 events.
[17:41:59.089] <TB2>     INFO: 2560 events read in total (244ms).
[17:41:59.089] <TB2>     INFO: Test took 1466ms.
[17:41:59.090] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:41:59.090] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 7 7
[17:41:59.597] <TB2>     INFO: Expecting 2560 events.
[17:42:00.554] <TB2>     INFO: 2560 events read in total (242ms).
[17:42:00.554] <TB2>     INFO: Test took 1464ms.
[17:42:00.555] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:42:00.555] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 8 8
[17:42:01.062] <TB2>     INFO: Expecting 2560 events.
[17:42:02.020] <TB2>     INFO: 2560 events read in total (243ms).
[17:42:02.021] <TB2>     INFO: Test took 1466ms.
[17:42:02.021] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:42:02.021] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 26, 9 9
[17:42:02.528] <TB2>     INFO: Expecting 2560 events.
[17:42:03.487] <TB2>     INFO: 2560 events read in total (244ms).
[17:42:03.488] <TB2>     INFO: Test took 1467ms.
[17:42:03.488] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:42:03.489] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 10 10
[17:42:03.995] <TB2>     INFO: Expecting 2560 events.
[17:42:04.954] <TB2>     INFO: 2560 events read in total (244ms).
[17:42:04.954] <TB2>     INFO: Test took 1465ms.
[17:42:04.955] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:42:04.955] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 11 11
[17:42:05.463] <TB2>     INFO: Expecting 2560 events.
[17:42:06.422] <TB2>     INFO: 2560 events read in total (244ms).
[17:42:06.423] <TB2>     INFO: Test took 1468ms.
[17:42:06.423] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:42:06.423] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 12, 12 12
[17:42:06.931] <TB2>     INFO: Expecting 2560 events.
[17:42:07.891] <TB2>     INFO: 2560 events read in total (244ms).
[17:42:07.891] <TB2>     INFO: Test took 1468ms.
[17:42:07.891] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:42:07.891] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 13 13
[17:42:08.399] <TB2>     INFO: Expecting 2560 events.
[17:42:09.357] <TB2>     INFO: 2560 events read in total (243ms).
[17:42:09.358] <TB2>     INFO: Test took 1466ms.
[17:42:09.358] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:42:09.358] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 43, 14 14
[17:42:09.866] <TB2>     INFO: Expecting 2560 events.
[17:42:10.825] <TB2>     INFO: 2560 events read in total (244ms).
[17:42:10.825] <TB2>     INFO: Test took 1466ms.
[17:42:10.825] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:42:10.826] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 15 15
[17:42:11.333] <TB2>     INFO: Expecting 2560 events.
[17:42:12.290] <TB2>     INFO: 2560 events read in total (242ms).
[17:42:12.290] <TB2>     INFO: Test took 1464ms.
[17:42:12.290] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:42:12.290] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[17:42:12.291] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[17:42:12.291] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC2
[17:42:12.291] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[17:42:12.291] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC4
[17:42:12.291] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[17:42:12.291] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[17:42:12.291] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[17:42:12.291] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[17:42:12.291] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[17:42:12.291] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[17:42:12.291] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[17:42:12.291] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[17:42:12.291] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC13
[17:42:12.291] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[17:42:12.291] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[17:42:12.295] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:42:12.800] <TB2>     INFO: Expecting 655360 events.
[17:42:24.571] <TB2>     INFO: 655360 events read in total (11056ms).
[17:42:24.585] <TB2>     INFO: Expecting 655360 events.
[17:42:36.151] <TB2>     INFO: 655360 events read in total (11002ms).
[17:42:36.166] <TB2>     INFO: Expecting 655360 events.
[17:42:47.793] <TB2>     INFO: 655360 events read in total (11061ms).
[17:42:47.814] <TB2>     INFO: Expecting 655360 events.
[17:42:59.395] <TB2>     INFO: 655360 events read in total (11028ms).
[17:42:59.418] <TB2>     INFO: Expecting 655360 events.
[17:43:10.927] <TB2>     INFO: 655360 events read in total (10948ms).
[17:43:10.956] <TB2>     INFO: Expecting 655360 events.
[17:43:22.417] <TB2>     INFO: 655360 events read in total (10907ms).
[17:43:22.450] <TB2>     INFO: Expecting 655360 events.
[17:43:34.054] <TB2>     INFO: 655360 events read in total (11056ms).
[17:43:34.092] <TB2>     INFO: Expecting 655360 events.
[17:43:45.666] <TB2>     INFO: 655360 events read in total (11031ms).
[17:43:45.707] <TB2>     INFO: Expecting 655360 events.
[17:43:57.335] <TB2>     INFO: 655360 events read in total (11091ms).
[17:43:57.380] <TB2>     INFO: Expecting 655360 events.
[17:44:08.987] <TB2>     INFO: 655360 events read in total (11073ms).
[17:44:09.035] <TB2>     INFO: Expecting 655360 events.
[17:44:20.621] <TB2>     INFO: 655360 events read in total (11053ms).
[17:44:20.675] <TB2>     INFO: Expecting 655360 events.
[17:44:32.286] <TB2>     INFO: 655360 events read in total (11086ms).
[17:44:32.345] <TB2>     INFO: Expecting 655360 events.
[17:44:43.917] <TB2>     INFO: 655360 events read in total (11046ms).
[17:44:43.980] <TB2>     INFO: Expecting 655360 events.
[17:44:55.565] <TB2>     INFO: 655360 events read in total (11058ms).
[17:44:55.631] <TB2>     INFO: Expecting 655360 events.
[17:45:07.200] <TB2>     INFO: 655360 events read in total (11043ms).
[17:45:07.271] <TB2>     INFO: Expecting 655360 events.
[17:45:18.867] <TB2>     INFO: 655360 events read in total (11069ms).
[17:45:18.941] <TB2>     INFO: Test took 186646ms.
[17:45:19.034] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:45:19.341] <TB2>     INFO: Expecting 655360 events.
[17:45:31.069] <TB2>     INFO: 655360 events read in total (11013ms).
[17:45:31.082] <TB2>     INFO: Expecting 655360 events.
[17:45:42.653] <TB2>     INFO: 655360 events read in total (11008ms).
[17:45:42.669] <TB2>     INFO: Expecting 655360 events.
[17:45:54.234] <TB2>     INFO: 655360 events read in total (11000ms).
[17:45:54.254] <TB2>     INFO: Expecting 655360 events.
[17:46:05.812] <TB2>     INFO: 655360 events read in total (10994ms).
[17:46:05.835] <TB2>     INFO: Expecting 655360 events.
[17:46:17.393] <TB2>     INFO: 655360 events read in total (10999ms).
[17:46:17.425] <TB2>     INFO: Expecting 655360 events.
[17:46:29.009] <TB2>     INFO: 655360 events read in total (11036ms).
[17:46:29.043] <TB2>     INFO: Expecting 655360 events.
[17:46:40.642] <TB2>     INFO: 655360 events read in total (11050ms).
[17:46:40.679] <TB2>     INFO: Expecting 655360 events.
[17:46:52.230] <TB2>     INFO: 655360 events read in total (11007ms).
[17:46:52.272] <TB2>     INFO: Expecting 655360 events.
[17:47:03.873] <TB2>     INFO: 655360 events read in total (11059ms).
[17:47:03.920] <TB2>     INFO: Expecting 655360 events.
[17:47:15.505] <TB2>     INFO: 655360 events read in total (11055ms).
[17:47:15.554] <TB2>     INFO: Expecting 655360 events.
[17:47:27.128] <TB2>     INFO: 655360 events read in total (11042ms).
[17:47:27.182] <TB2>     INFO: Expecting 655360 events.
[17:47:38.758] <TB2>     INFO: 655360 events read in total (11047ms).
[17:47:38.819] <TB2>     INFO: Expecting 655360 events.
[17:47:50.379] <TB2>     INFO: 655360 events read in total (11034ms).
[17:47:50.443] <TB2>     INFO: Expecting 655360 events.
[17:48:02.090] <TB2>     INFO: 655360 events read in total (11121ms).
[17:48:02.157] <TB2>     INFO: Expecting 655360 events.
[17:48:13.783] <TB2>     INFO: 655360 events read in total (11099ms).
[17:48:13.854] <TB2>     INFO: Expecting 655360 events.
[17:48:25.485] <TB2>     INFO: 655360 events read in total (11104ms).
[17:48:25.564] <TB2>     INFO: Test took 186530ms.
[17:48:25.740] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:48:25.741] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[17:48:25.741] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:48:25.741] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[17:48:25.741] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:48:25.742] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[17:48:25.742] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:48:25.742] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[17:48:25.742] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:48:25.743] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[17:48:25.743] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:48:25.743] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[17:48:25.743] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:48:25.743] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[17:48:25.744] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:48:25.744] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[17:48:25.744] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:48:25.744] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[17:48:25.744] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:48:25.745] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[17:48:25.745] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:48:25.745] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[17:48:25.745] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:48:25.746] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[17:48:25.746] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:48:25.746] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[17:48:25.746] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:48:25.747] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[17:48:25.747] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:48:25.747] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[17:48:25.747] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:48:25.747] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[17:48:25.747] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:48:25.755] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[17:48:25.763] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[17:48:25.771] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[17:48:25.778] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[17:48:25.786] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:48:25.793] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:48:25.800] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[17:48:25.807] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[17:48:25.814] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[17:48:25.821] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[17:48:25.828] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:48:25.835] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:48:25.842] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[17:48:25.849] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:48:25.857] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:48:25.865] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:48:25.872] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:48:25.879] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:48:25.887] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:48:25.894] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:48:25.902] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:48:25.909] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:48:25.916] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:48:25.924] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:48:25.932] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[17:48:25.957] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C0.dat
[17:48:25.957] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C1.dat
[17:48:25.957] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C2.dat
[17:48:25.957] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C3.dat
[17:48:25.958] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C4.dat
[17:48:25.958] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C5.dat
[17:48:25.958] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C6.dat
[17:48:25.958] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C7.dat
[17:48:25.958] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C8.dat
[17:48:25.958] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C9.dat
[17:48:25.958] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C10.dat
[17:48:25.958] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C11.dat
[17:48:25.958] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C12.dat
[17:48:25.959] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C13.dat
[17:48:25.959] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C14.dat
[17:48:25.959] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//dacParameters35_C15.dat
[17:48:26.310] <TB2>     INFO: Expecting 41600 events.
[17:48:30.148] <TB2>     INFO: 41600 events read in total (3123ms).
[17:48:30.149] <TB2>     INFO: Test took 4186ms.
[17:48:30.797] <TB2>     INFO: Expecting 41600 events.
[17:48:34.641] <TB2>     INFO: 41600 events read in total (3129ms).
[17:48:34.642] <TB2>     INFO: Test took 4187ms.
[17:48:35.290] <TB2>     INFO: Expecting 41600 events.
[17:48:39.137] <TB2>     INFO: 41600 events read in total (3132ms).
[17:48:39.138] <TB2>     INFO: Test took 4191ms.
[17:48:39.445] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:48:39.577] <TB2>     INFO: Expecting 2560 events.
[17:48:40.536] <TB2>     INFO: 2560 events read in total (244ms).
[17:48:40.536] <TB2>     INFO: Test took 1091ms.
[17:48:40.539] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:48:41.045] <TB2>     INFO: Expecting 2560 events.
[17:48:41.003] <TB2>     INFO: 2560 events read in total (244ms).
[17:48:41.003] <TB2>     INFO: Test took 1465ms.
[17:48:42.006] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:48:42.512] <TB2>     INFO: Expecting 2560 events.
[17:48:43.470] <TB2>     INFO: 2560 events read in total (244ms).
[17:48:43.471] <TB2>     INFO: Test took 1465ms.
[17:48:43.474] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:48:43.979] <TB2>     INFO: Expecting 2560 events.
[17:48:44.938] <TB2>     INFO: 2560 events read in total (244ms).
[17:48:44.938] <TB2>     INFO: Test took 1464ms.
[17:48:44.940] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:48:45.447] <TB2>     INFO: Expecting 2560 events.
[17:48:46.407] <TB2>     INFO: 2560 events read in total (245ms).
[17:48:46.408] <TB2>     INFO: Test took 1468ms.
[17:48:46.410] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:48:46.916] <TB2>     INFO: Expecting 2560 events.
[17:48:47.876] <TB2>     INFO: 2560 events read in total (245ms).
[17:48:47.876] <TB2>     INFO: Test took 1467ms.
[17:48:47.879] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:48:48.385] <TB2>     INFO: Expecting 2560 events.
[17:48:49.344] <TB2>     INFO: 2560 events read in total (244ms).
[17:48:49.344] <TB2>     INFO: Test took 1465ms.
[17:48:49.347] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:48:49.853] <TB2>     INFO: Expecting 2560 events.
[17:48:50.810] <TB2>     INFO: 2560 events read in total (242ms).
[17:48:50.810] <TB2>     INFO: Test took 1464ms.
[17:48:50.813] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:48:51.319] <TB2>     INFO: Expecting 2560 events.
[17:48:52.279] <TB2>     INFO: 2560 events read in total (244ms).
[17:48:52.279] <TB2>     INFO: Test took 1466ms.
[17:48:52.282] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:48:52.788] <TB2>     INFO: Expecting 2560 events.
[17:48:53.746] <TB2>     INFO: 2560 events read in total (243ms).
[17:48:53.747] <TB2>     INFO: Test took 1465ms.
[17:48:53.749] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:48:54.255] <TB2>     INFO: Expecting 2560 events.
[17:48:55.215] <TB2>     INFO: 2560 events read in total (245ms).
[17:48:55.215] <TB2>     INFO: Test took 1466ms.
[17:48:55.217] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:48:55.723] <TB2>     INFO: Expecting 2560 events.
[17:48:56.683] <TB2>     INFO: 2560 events read in total (245ms).
[17:48:56.683] <TB2>     INFO: Test took 1467ms.
[17:48:56.686] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:48:57.192] <TB2>     INFO: Expecting 2560 events.
[17:48:58.150] <TB2>     INFO: 2560 events read in total (243ms).
[17:48:58.151] <TB2>     INFO: Test took 1465ms.
[17:48:58.153] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:48:58.659] <TB2>     INFO: Expecting 2560 events.
[17:48:59.619] <TB2>     INFO: 2560 events read in total (245ms).
[17:48:59.619] <TB2>     INFO: Test took 1466ms.
[17:48:59.621] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:49:00.128] <TB2>     INFO: Expecting 2560 events.
[17:49:01.088] <TB2>     INFO: 2560 events read in total (245ms).
[17:49:01.088] <TB2>     INFO: Test took 1467ms.
[17:49:01.091] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:49:01.597] <TB2>     INFO: Expecting 2560 events.
[17:49:02.556] <TB2>     INFO: 2560 events read in total (244ms).
[17:49:02.557] <TB2>     INFO: Test took 1466ms.
[17:49:02.559] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:49:03.068] <TB2>     INFO: Expecting 2560 events.
[17:49:04.027] <TB2>     INFO: 2560 events read in total (244ms).
[17:49:04.027] <TB2>     INFO: Test took 1468ms.
[17:49:04.029] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:49:04.536] <TB2>     INFO: Expecting 2560 events.
[17:49:05.496] <TB2>     INFO: 2560 events read in total (245ms).
[17:49:05.496] <TB2>     INFO: Test took 1467ms.
[17:49:05.499] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:49:06.005] <TB2>     INFO: Expecting 2560 events.
[17:49:06.966] <TB2>     INFO: 2560 events read in total (245ms).
[17:49:06.967] <TB2>     INFO: Test took 1468ms.
[17:49:06.969] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:49:07.475] <TB2>     INFO: Expecting 2560 events.
[17:49:08.433] <TB2>     INFO: 2560 events read in total (242ms).
[17:49:08.434] <TB2>     INFO: Test took 1465ms.
[17:49:08.436] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:49:08.943] <TB2>     INFO: Expecting 2560 events.
[17:49:09.900] <TB2>     INFO: 2560 events read in total (242ms).
[17:49:09.901] <TB2>     INFO: Test took 1465ms.
[17:49:09.903] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:49:10.409] <TB2>     INFO: Expecting 2560 events.
[17:49:11.370] <TB2>     INFO: 2560 events read in total (246ms).
[17:49:11.371] <TB2>     INFO: Test took 1468ms.
[17:49:11.373] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:49:11.879] <TB2>     INFO: Expecting 2560 events.
[17:49:12.836] <TB2>     INFO: 2560 events read in total (242ms).
[17:49:12.837] <TB2>     INFO: Test took 1464ms.
[17:49:12.839] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:49:13.345] <TB2>     INFO: Expecting 2560 events.
[17:49:14.306] <TB2>     INFO: 2560 events read in total (246ms).
[17:49:14.306] <TB2>     INFO: Test took 1467ms.
[17:49:14.308] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:49:14.815] <TB2>     INFO: Expecting 2560 events.
[17:49:15.773] <TB2>     INFO: 2560 events read in total (244ms).
[17:49:15.774] <TB2>     INFO: Test took 1466ms.
[17:49:15.776] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:49:16.282] <TB2>     INFO: Expecting 2560 events.
[17:49:17.242] <TB2>     INFO: 2560 events read in total (245ms).
[17:49:17.242] <TB2>     INFO: Test took 1466ms.
[17:49:17.244] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:49:17.751] <TB2>     INFO: Expecting 2560 events.
[17:49:18.710] <TB2>     INFO: 2560 events read in total (244ms).
[17:49:18.710] <TB2>     INFO: Test took 1466ms.
[17:49:18.713] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:49:19.219] <TB2>     INFO: Expecting 2560 events.
[17:49:20.178] <TB2>     INFO: 2560 events read in total (244ms).
[17:49:20.178] <TB2>     INFO: Test took 1465ms.
[17:49:20.181] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:49:20.689] <TB2>     INFO: Expecting 2560 events.
[17:49:21.648] <TB2>     INFO: 2560 events read in total (244ms).
[17:49:21.648] <TB2>     INFO: Test took 1467ms.
[17:49:21.650] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:49:22.157] <TB2>     INFO: Expecting 2560 events.
[17:49:23.119] <TB2>     INFO: 2560 events read in total (246ms).
[17:49:23.120] <TB2>     INFO: Test took 1470ms.
[17:49:23.122] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:49:23.628] <TB2>     INFO: Expecting 2560 events.
[17:49:24.587] <TB2>     INFO: 2560 events read in total (245ms).
[17:49:24.588] <TB2>     INFO: Test took 1466ms.
[17:49:24.590] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:49:25.097] <TB2>     INFO: Expecting 2560 events.
[17:49:26.056] <TB2>     INFO: 2560 events read in total (244ms).
[17:49:26.056] <TB2>     INFO: Test took 1466ms.
[17:49:27.077] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 472 seconds
[17:49:27.077] <TB2>     INFO: PH scale (per ROC):    80  80  80  74  80  76  79  78  80  82  81  70  74  74  81  85
[17:49:27.077] <TB2>     INFO: PH offset (per ROC):  176 182 183 171 189 195 181 192 181 171 174 180 157 173 175 159
[17:49:27.250] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[17:49:27.253] <TB2>     INFO: ######################################################################
[17:49:27.253] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[17:49:27.253] <TB2>     INFO: ######################################################################
[17:49:27.253] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[17:49:27.265] <TB2>     INFO: scanning low vcal = 10
[17:49:27.609] <TB2>     INFO: Expecting 41600 events.
[17:49:31.323] <TB2>     INFO: 41600 events read in total (3000ms).
[17:49:31.323] <TB2>     INFO: Test took 4058ms.
[17:49:31.325] <TB2>     INFO: scanning low vcal = 20
[17:49:31.831] <TB2>     INFO: Expecting 41600 events.
[17:49:35.563] <TB2>     INFO: 41600 events read in total (3017ms).
[17:49:35.563] <TB2>     INFO: Test took 4238ms.
[17:49:35.564] <TB2>     INFO: scanning low vcal = 30
[17:49:36.071] <TB2>     INFO: Expecting 41600 events.
[17:49:39.799] <TB2>     INFO: 41600 events read in total (3013ms).
[17:49:39.799] <TB2>     INFO: Test took 4235ms.
[17:49:39.802] <TB2>     INFO: scanning low vcal = 40
[17:49:40.306] <TB2>     INFO: Expecting 41600 events.
[17:49:44.561] <TB2>     INFO: 41600 events read in total (3541ms).
[17:49:44.561] <TB2>     INFO: Test took 4759ms.
[17:49:44.564] <TB2>     INFO: scanning low vcal = 50
[17:49:44.983] <TB2>     INFO: Expecting 41600 events.
[17:49:49.254] <TB2>     INFO: 41600 events read in total (3556ms).
[17:49:49.255] <TB2>     INFO: Test took 4691ms.
[17:49:49.258] <TB2>     INFO: scanning low vcal = 60
[17:49:49.682] <TB2>     INFO: Expecting 41600 events.
[17:49:53.936] <TB2>     INFO: 41600 events read in total (3539ms).
[17:49:53.936] <TB2>     INFO: Test took 4677ms.
[17:49:53.939] <TB2>     INFO: scanning low vcal = 70
[17:49:54.363] <TB2>     INFO: Expecting 41600 events.
[17:49:58.640] <TB2>     INFO: 41600 events read in total (3562ms).
[17:49:58.640] <TB2>     INFO: Test took 4701ms.
[17:49:58.643] <TB2>     INFO: scanning low vcal = 80
[17:49:59.068] <TB2>     INFO: Expecting 41600 events.
[17:50:03.349] <TB2>     INFO: 41600 events read in total (3566ms).
[17:50:03.349] <TB2>     INFO: Test took 4706ms.
[17:50:03.353] <TB2>     INFO: scanning low vcal = 90
[17:50:03.774] <TB2>     INFO: Expecting 41600 events.
[17:50:08.029] <TB2>     INFO: 41600 events read in total (3540ms).
[17:50:08.030] <TB2>     INFO: Test took 4677ms.
[17:50:08.034] <TB2>     INFO: scanning low vcal = 100
[17:50:08.454] <TB2>     INFO: Expecting 41600 events.
[17:50:12.860] <TB2>     INFO: 41600 events read in total (3691ms).
[17:50:12.861] <TB2>     INFO: Test took 4827ms.
[17:50:12.864] <TB2>     INFO: scanning low vcal = 110
[17:50:13.287] <TB2>     INFO: Expecting 41600 events.
[17:50:17.549] <TB2>     INFO: 41600 events read in total (3547ms).
[17:50:17.550] <TB2>     INFO: Test took 4686ms.
[17:50:17.553] <TB2>     INFO: scanning low vcal = 120
[17:50:17.975] <TB2>     INFO: Expecting 41600 events.
[17:50:22.239] <TB2>     INFO: 41600 events read in total (3550ms).
[17:50:22.239] <TB2>     INFO: Test took 4686ms.
[17:50:22.242] <TB2>     INFO: scanning low vcal = 130
[17:50:22.665] <TB2>     INFO: Expecting 41600 events.
[17:50:26.936] <TB2>     INFO: 41600 events read in total (3556ms).
[17:50:26.936] <TB2>     INFO: Test took 4694ms.
[17:50:26.939] <TB2>     INFO: scanning low vcal = 140
[17:50:27.362] <TB2>     INFO: Expecting 41600 events.
[17:50:31.629] <TB2>     INFO: 41600 events read in total (3552ms).
[17:50:31.630] <TB2>     INFO: Test took 4691ms.
[17:50:31.632] <TB2>     INFO: scanning low vcal = 150
[17:50:32.055] <TB2>     INFO: Expecting 41600 events.
[17:50:36.320] <TB2>     INFO: 41600 events read in total (3550ms).
[17:50:36.320] <TB2>     INFO: Test took 4688ms.
[17:50:36.323] <TB2>     INFO: scanning low vcal = 160
[17:50:36.746] <TB2>     INFO: Expecting 41600 events.
[17:50:41.010] <TB2>     INFO: 41600 events read in total (3548ms).
[17:50:41.011] <TB2>     INFO: Test took 4688ms.
[17:50:41.014] <TB2>     INFO: scanning low vcal = 170
[17:50:41.437] <TB2>     INFO: Expecting 41600 events.
[17:50:45.709] <TB2>     INFO: 41600 events read in total (3557ms).
[17:50:45.710] <TB2>     INFO: Test took 4696ms.
[17:50:45.714] <TB2>     INFO: scanning low vcal = 180
[17:50:46.140] <TB2>     INFO: Expecting 41600 events.
[17:50:50.417] <TB2>     INFO: 41600 events read in total (3562ms).
[17:50:50.417] <TB2>     INFO: Test took 4703ms.
[17:50:50.420] <TB2>     INFO: scanning low vcal = 190
[17:50:50.845] <TB2>     INFO: Expecting 41600 events.
[17:50:55.121] <TB2>     INFO: 41600 events read in total (3561ms).
[17:50:55.122] <TB2>     INFO: Test took 4702ms.
[17:50:55.125] <TB2>     INFO: scanning low vcal = 200
[17:50:55.544] <TB2>     INFO: Expecting 41600 events.
[17:50:59.811] <TB2>     INFO: 41600 events read in total (3553ms).
[17:50:59.812] <TB2>     INFO: Test took 4687ms.
[17:50:59.815] <TB2>     INFO: scanning low vcal = 210
[17:51:00.241] <TB2>     INFO: Expecting 41600 events.
[17:51:04.511] <TB2>     INFO: 41600 events read in total (3555ms).
[17:51:04.512] <TB2>     INFO: Test took 4697ms.
[17:51:04.515] <TB2>     INFO: scanning low vcal = 220
[17:51:04.937] <TB2>     INFO: Expecting 41600 events.
[17:51:09.206] <TB2>     INFO: 41600 events read in total (3554ms).
[17:51:09.207] <TB2>     INFO: Test took 4692ms.
[17:51:09.210] <TB2>     INFO: scanning low vcal = 230
[17:51:09.634] <TB2>     INFO: Expecting 41600 events.
[17:51:13.858] <TB2>     INFO: 41600 events read in total (3509ms).
[17:51:13.859] <TB2>     INFO: Test took 4649ms.
[17:51:13.862] <TB2>     INFO: scanning low vcal = 240
[17:51:14.286] <TB2>     INFO: Expecting 41600 events.
[17:51:18.518] <TB2>     INFO: 41600 events read in total (3517ms).
[17:51:18.519] <TB2>     INFO: Test took 4657ms.
[17:51:18.522] <TB2>     INFO: scanning low vcal = 250
[17:51:18.944] <TB2>     INFO: Expecting 41600 events.
[17:51:23.220] <TB2>     INFO: 41600 events read in total (3561ms).
[17:51:23.220] <TB2>     INFO: Test took 4698ms.
[17:51:23.224] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[17:51:23.648] <TB2>     INFO: Expecting 41600 events.
[17:51:27.874] <TB2>     INFO: 41600 events read in total (3511ms).
[17:51:27.875] <TB2>     INFO: Test took 4651ms.
[17:51:27.879] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[17:51:28.304] <TB2>     INFO: Expecting 41600 events.
[17:51:32.538] <TB2>     INFO: 41600 events read in total (3519ms).
[17:51:32.539] <TB2>     INFO: Test took 4660ms.
[17:51:32.542] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[17:51:32.965] <TB2>     INFO: Expecting 41600 events.
[17:51:37.184] <TB2>     INFO: 41600 events read in total (3504ms).
[17:51:37.184] <TB2>     INFO: Test took 4642ms.
[17:51:37.188] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[17:51:37.613] <TB2>     INFO: Expecting 41600 events.
[17:51:41.840] <TB2>     INFO: 41600 events read in total (3512ms).
[17:51:41.841] <TB2>     INFO: Test took 4653ms.
[17:51:41.844] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[17:51:42.268] <TB2>     INFO: Expecting 41600 events.
[17:51:46.494] <TB2>     INFO: 41600 events read in total (3511ms).
[17:51:46.495] <TB2>     INFO: Test took 4651ms.
[17:51:47.167] <TB2>     INFO: PixTestGainPedestal::measure() done 
[17:51:47.170] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[17:51:47.170] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[17:51:47.171] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[17:51:47.171] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[17:51:47.171] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[17:51:47.171] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[17:51:47.171] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[17:51:47.171] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[17:51:47.171] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[17:51:47.172] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[17:51:47.172] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[17:51:47.172] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[17:51:47.172] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[17:51:47.172] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[17:51:47.172] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[17:51:47.173] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[17:52:28.021] <TB2>     INFO: PixTestGainPedestal::fit() done
[17:52:28.021] <TB2>     INFO: non-linearity mean:  0.966 0.963 0.965 0.957 0.965 0.965 0.949 0.963 0.957 0.961 0.957 0.960 0.960 0.949 0.956 0.963
[17:52:28.022] <TB2>     INFO: non-linearity RMS:   0.005 0.006 0.004 0.006 0.005 0.005 0.007 0.005 0.006 0.006 0.006 0.006 0.006 0.007 0.006 0.005
[17:52:28.022] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[17:52:28.045] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[17:52:28.068] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[17:52:28.091] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[17:52:28.114] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[17:52:28.136] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[17:52:28.159] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[17:52:28.182] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[17:52:28.205] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[17:52:28.227] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[17:52:28.250] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[17:52:28.273] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[17:52:28.296] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[17:52:28.319] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[17:52:28.341] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[17:52:28.364] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-L-3-14_FPIXTest-17C-Nebraska-160414-1629_2016-04-14_16h29m_1460669394//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[17:52:28.387] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 181 seconds
[17:52:28.387] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[17:52:28.394] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[17:52:28.394] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[17:52:28.397] <TB2>     INFO: ######################################################################
[17:52:28.397] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[17:52:28.397] <TB2>     INFO: ######################################################################
[17:52:28.401] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[17:52:28.411] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:52:28.411] <TB2>     INFO:     run 1 of 1
[17:52:28.411] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:52:28.755] <TB2>     INFO: Expecting 3120000 events.
[17:53:18.863] <TB2>     INFO: 1264370 events read in total (49393ms).
[17:54:11.615] <TB2>     INFO: 2527305 events read in total (102145ms).
[17:54:34.769] <TB2>     INFO: 3120000 events read in total (125299ms).
[17:54:34.804] <TB2>     INFO: Test took 126394ms.
[17:54:34.890] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:54:35.015] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:54:36.500] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:54:38.009] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:54:39.541] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:54:40.003] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:54:42.498] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:54:43.956] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:54:45.434] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:54:46.934] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:54:48.377] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:54:49.765] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:54:51.179] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:54:52.691] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:54:54.129] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:54:55.625] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:54:57.024] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:54:58.404] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 398516224
[17:54:58.442] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[17:54:58.442] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.9262, RMS = 1.38342
[17:54:58.442] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[17:54:58.442] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[17:54:58.442] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.8129, RMS = 1.37458
[17:54:58.442] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[17:54:58.444] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[17:54:58.444] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.2222, RMS = 2.06949
[17:54:58.444] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[17:54:58.444] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[17:54:58.444] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.1825, RMS = 1.96017
[17:54:58.444] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[17:54:58.445] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[17:54:58.445] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.4463, RMS = 1.6762
[17:54:58.445] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[17:54:58.445] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[17:54:58.445] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.4611, RMS = 2.03761
[17:54:58.445] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[17:54:58.447] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[17:54:58.447] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.2197, RMS = 1.09256
[17:54:58.447] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[17:54:58.447] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[17:54:58.447] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.9317, RMS = 1.26676
[17:54:58.447] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[17:54:58.448] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[17:54:58.448] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 93.203, RMS = 1.37369
[17:54:58.448] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 101
[17:54:58.448] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[17:54:58.448] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 93.6989, RMS = 1.44358
[17:54:58.448] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 101
[17:54:58.449] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[17:54:58.449] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 69.0413, RMS = 2.63598
[17:54:58.449] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[17:54:58.449] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[17:54:58.449] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 68.5508, RMS = 2.79268
[17:54:58.449] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[17:54:58.450] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[17:54:58.450] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.6778, RMS = 2.21501
[17:54:58.450] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[17:54:58.450] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[17:54:58.451] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.6092, RMS = 2.2581
[17:54:58.451] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[17:54:58.452] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[17:54:58.452] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.1353, RMS = 1.36779
[17:54:58.452] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[17:54:58.452] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[17:54:58.452] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.7994, RMS = 1.62624
[17:54:58.452] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[17:54:58.453] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[17:54:58.453] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.7573, RMS = 0.911016
[17:54:58.453] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[17:54:58.453] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[17:54:58.453] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.8663, RMS = 1.17074
[17:54:58.453] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[17:54:58.454] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[17:54:58.454] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.7193, RMS = 0.879981
[17:54:58.454] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[17:54:58.454] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[17:54:58.454] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.8858, RMS = 0.862385
[17:54:58.454] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[17:54:58.456] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[17:54:58.456] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.4839, RMS = 2.01527
[17:54:58.456] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[17:54:58.456] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[17:54:58.456] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.5742, RMS = 2.23896
[17:54:58.456] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[17:54:58.457] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[17:54:58.457] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.3938, RMS = 2.00064
[17:54:58.457] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[17:54:58.457] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[17:54:58.457] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.8219, RMS = 1.79329
[17:54:58.457] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[17:54:58.458] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[17:54:58.458] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.4613, RMS = 1.24456
[17:54:58.458] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[17:54:58.458] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[17:54:58.458] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.6001, RMS = 1.73168
[17:54:58.458] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[17:54:58.459] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[17:54:58.459] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.4493, RMS = 1.32958
[17:54:58.459] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[17:54:58.459] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[17:54:58.459] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.8714, RMS = 1.39266
[17:54:58.459] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[17:54:58.460] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[17:54:58.460] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.5652, RMS = 1.96342
[17:54:58.460] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[17:54:58.460] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[17:54:58.460] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.18, RMS = 2.15548
[17:54:58.460] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[17:54:58.461] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[17:54:58.461] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 66.6648, RMS = 1.58133
[17:54:58.461] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 75
[17:54:58.461] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[17:54:58.461] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 65.3019, RMS = 1.59446
[17:54:58.461] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 74
[17:54:58.464] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 150 seconds
[17:54:58.464] <TB2>     INFO: number of dead bumps (per ROC):     1    0    0    0    1    1    0    0    0    0    1    0    0    0    0    0
[17:54:58.464] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[17:54:58.562] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[17:54:58.562] <TB2>     INFO: enter test to run
[17:54:58.562] <TB2>     INFO:   test:  no parameter change
[17:54:58.562] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 387.5mA
[17:54:58.563] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 469.5mA
[17:54:58.563] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.3 C
[17:54:58.563] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[17:54:59.086] <TB2>    QUIET: Connection to board 141 closed.
[17:54:59.087] <TB2>     INFO: pXar: this is the end, my friend
[17:54:59.087] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
