
W5500.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005918  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000012c  08005a24  08005a24  00015a24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005b50  08005b50  00020474  2**0
                  CONTENTS
  4 .ARM          00000000  08005b50  08005b50  00020474  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005b50  08005b50  00020474  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08005b50  08005b50  00015b50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  08005b58  08005b58  00015b58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000474  20000000  08005b60  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002008  20000478  08005fd4  00020478  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20002480  08005fd4  00022480  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020474  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010fec  00000000  00000000  0002049d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a0d  00000000  00000000  00031489  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001090  00000000  00000000  00033e98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f98  00000000  00000000  00034f28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a730  00000000  00000000  00035ec0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011c3b  00000000  00000000  000505f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008eeb3  00000000  00000000  0006222b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f10de  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000458c  00000000  00000000  000f1130  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000478 	.word	0x20000478
 8000128:	00000000 	.word	0x00000000
 800012c:	08005a0c 	.word	0x08005a0c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000047c 	.word	0x2000047c
 8000148:	08005a0c 	.word	0x08005a0c

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <_ZN5W5500C1EP19__SPI_HandleTypeDefP12GPIO_TypeDeftS3_t>:
//#pragma once
#include "W5500.h"

W5500::W5500(
 800015c:	b580      	push	{r7, lr}
 800015e:	b084      	sub	sp, #16
 8000160:	af00      	add	r7, sp, #0
 8000162:	60f8      	str	r0, [r7, #12]
 8000164:	60b9      	str	r1, [r7, #8]
 8000166:	607a      	str	r2, [r7, #4]
 8000168:	807b      	strh	r3, [r7, #2]
		SPI_HandleTypeDef* hspi_m,
		GPIO_TypeDef* W5500_CS_GPIO_Port_m,
		uint16_t W5500_CS_Pin_m,
		GPIO_TypeDef* W5500_RST_GPIO_Port_m,
		uint16_t W5500_RST_Pin_m
		)
 800016a:	68fb      	ldr	r3, [r7, #12]
 800016c:	3310      	adds	r3, #16
 800016e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000172:	2100      	movs	r1, #0
 8000174:	4618      	mov	r0, r3
 8000176:	f005 fbbb 	bl	80058f0 <memset>
 800017a:	68fb      	ldr	r3, [r7, #12]
 800017c:	f503 7388 	add.w	r3, r3, #272	; 0x110
 8000180:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000184:	2100      	movs	r1, #0
 8000186:	4618      	mov	r0, r3
 8000188:	f005 fbb2 	bl	80058f0 <memset>
{
	hspi_w = hspi_m;
 800018c:	68fb      	ldr	r3, [r7, #12]
 800018e:	68ba      	ldr	r2, [r7, #8]
 8000190:	601a      	str	r2, [r3, #0]
	W5500_CS_GPIO_Port_w = W5500_CS_GPIO_Port_m;
 8000192:	68fb      	ldr	r3, [r7, #12]
 8000194:	687a      	ldr	r2, [r7, #4]
 8000196:	605a      	str	r2, [r3, #4]
	W5500_CS_Pin_w = W5500_CS_Pin_m;
 8000198:	68fb      	ldr	r3, [r7, #12]
 800019a:	887a      	ldrh	r2, [r7, #2]
 800019c:	819a      	strh	r2, [r3, #12]
	W5500_RST_GPIO_Port_w = W5500_RST_GPIO_Port_m;
 800019e:	68fb      	ldr	r3, [r7, #12]
 80001a0:	69ba      	ldr	r2, [r7, #24]
 80001a2:	609a      	str	r2, [r3, #8]
	W5500_RST_Pin_w = W5500_RST_Pin_m;
 80001a4:	68fb      	ldr	r3, [r7, #12]
 80001a6:	8bba      	ldrh	r2, [r7, #28]
 80001a8:	81da      	strh	r2, [r3, #14]
}
 80001aa:	68fb      	ldr	r3, [r7, #12]
 80001ac:	4618      	mov	r0, r3
 80001ae:	3710      	adds	r7, #16
 80001b0:	46bd      	mov	sp, r7
 80001b2:	bd80      	pop	{r7, pc}

080001b4 <_ZN5W5500D1Ev>:

W5500::~W5500()
 80001b4:	b480      	push	{r7}
 80001b6:	b083      	sub	sp, #12
 80001b8:	af00      	add	r7, sp, #0
 80001ba:	6078      	str	r0, [r7, #4]
{
}
 80001bc:	687b      	ldr	r3, [r7, #4]
 80001be:	4618      	mov	r0, r3
 80001c0:	370c      	adds	r7, #12
 80001c2:	46bd      	mov	sp, r7
 80001c4:	bc80      	pop	{r7}
 80001c6:	4770      	bx	lr

080001c8 <_ZN5W55005resetEv>:

// аппаратный сброс чипа
void W5500::reset()
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b082      	sub	sp, #8
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
	// для аппаратного сброса "тянем" вход RSTn к "0" на 1 мс
	HAL_GPIO_WritePin(W5500_RST_GPIO_Port_w, W5500_RST_Pin_w, GPIO_PIN_RESET);
 80001d0:	687b      	ldr	r3, [r7, #4]
 80001d2:	6898      	ldr	r0, [r3, #8]
 80001d4:	687b      	ldr	r3, [r7, #4]
 80001d6:	89db      	ldrh	r3, [r3, #14]
 80001d8:	2200      	movs	r2, #0
 80001da:	4619      	mov	r1, r3
 80001dc:	f003 f92e 	bl	800343c <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80001e0:	2001      	movs	r0, #1
 80001e2:	f002 fbc5 	bl	8002970 <HAL_Delay>
	HAL_GPIO_WritePin(W5500_RST_GPIO_Port_w, W5500_RST_Pin_w, GPIO_PIN_SET);
 80001e6:	687b      	ldr	r3, [r7, #4]
 80001e8:	6898      	ldr	r0, [r3, #8]
 80001ea:	687b      	ldr	r3, [r7, #4]
 80001ec:	89db      	ldrh	r3, [r3, #14]
 80001ee:	2201      	movs	r2, #1
 80001f0:	4619      	mov	r1, r3
 80001f2:	f003 f923 	bl	800343c <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80001f6:	2001      	movs	r0, #1
 80001f8:	f002 fbba 	bl	8002970 <HAL_Delay>
}
 80001fc:	bf00      	nop
 80001fe:	3708      	adds	r7, #8
 8000200:	46bd      	mov	sp, r7
 8000202:	bd80      	pop	{r7, pc}

08000204 <_ZN5W550015readByteFromCRBEh>:

//---------------------------------------------------------------------------

// читаем байт из регистра блока CRB
uint8_t W5500::readByteFromCRB(uint8_t address)
{
 8000204:	b580      	push	{r7, lr}
 8000206:	b084      	sub	sp, #16
 8000208:	af02      	add	r7, sp, #8
 800020a:	6078      	str	r0, [r7, #4]
 800020c:	460b      	mov	r3, r1
 800020e:	70fb      	strb	r3, [r7, #3]
	mosiBytes_w[0] = 0;
 8000210:	687b      	ldr	r3, [r7, #4]
 8000212:	2200      	movs	r2, #0
 8000214:	741a      	strb	r2, [r3, #16]
	mosiBytes_w[1] = address;
 8000216:	687b      	ldr	r3, [r7, #4]
 8000218:	78fa      	ldrb	r2, [r7, #3]
 800021a:	745a      	strb	r2, [r3, #17]
	mosiBytes_w[2] = 0;
 800021c:	687b      	ldr	r3, [r7, #4]
 800021e:	2200      	movs	r2, #0
 8000220:	749a      	strb	r2, [r3, #18]
	HAL_GPIO_WritePin(W5500_CS_GPIO_Port_w, W5500_CS_Pin_w, GPIO_PIN_RESET);
 8000222:	687b      	ldr	r3, [r7, #4]
 8000224:	6858      	ldr	r0, [r3, #4]
 8000226:	687b      	ldr	r3, [r7, #4]
 8000228:	899b      	ldrh	r3, [r3, #12]
 800022a:	2200      	movs	r2, #0
 800022c:	4619      	mov	r1, r3
 800022e:	f003 f905 	bl	800343c <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(hspi_w, mosiBytes_w, misoBytes_w, 4, 1000);
 8000232:	687b      	ldr	r3, [r7, #4]
 8000234:	6818      	ldr	r0, [r3, #0]
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	f103 0110 	add.w	r1, r3, #16
 800023c:	687b      	ldr	r3, [r7, #4]
 800023e:	f503 7288 	add.w	r2, r3, #272	; 0x110
 8000242:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000246:	9300      	str	r3, [sp, #0]
 8000248:	2304      	movs	r3, #4
 800024a:	f003 ff03 	bl	8004054 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(W5500_CS_GPIO_Port_w, W5500_CS_Pin_w, GPIO_PIN_SET);
 800024e:	687b      	ldr	r3, [r7, #4]
 8000250:	6858      	ldr	r0, [r3, #4]
 8000252:	687b      	ldr	r3, [r7, #4]
 8000254:	899b      	ldrh	r3, [r3, #12]
 8000256:	2201      	movs	r2, #1
 8000258:	4619      	mov	r1, r3
 800025a:	f003 f8ef 	bl	800343c <HAL_GPIO_WritePin>
	return misoBytes_w[3];
 800025e:	687b      	ldr	r3, [r7, #4]
 8000260:	f893 3113 	ldrb.w	r3, [r3, #275]	; 0x113
}
 8000264:	4618      	mov	r0, r3
 8000266:	3708      	adds	r7, #8
 8000268:	46bd      	mov	sp, r7
 800026a:	bd80      	pop	{r7, pc}

0800026c <_ZN5W550015writeArrayToCRBEPhhh>:
	return;
}

// записываем массив байт в регистры блока CRB
void W5500::writeArrayToCRB(uint8_t* array, uint8_t sizeArray, uint8_t beginAddress)
{
 800026c:	b580      	push	{r7, lr}
 800026e:	b086      	sub	sp, #24
 8000270:	af00      	add	r7, sp, #0
 8000272:	60f8      	str	r0, [r7, #12]
 8000274:	60b9      	str	r1, [r7, #8]
 8000276:	4611      	mov	r1, r2
 8000278:	461a      	mov	r2, r3
 800027a:	460b      	mov	r3, r1
 800027c:	71fb      	strb	r3, [r7, #7]
 800027e:	4613      	mov	r3, r2
 8000280:	71bb      	strb	r3, [r7, #6]
	mosiBytes_w[0] = 0;
 8000282:	68fb      	ldr	r3, [r7, #12]
 8000284:	2200      	movs	r2, #0
 8000286:	741a      	strb	r2, [r3, #16]
	mosiBytes_w[1] = beginAddress;
 8000288:	68fb      	ldr	r3, [r7, #12]
 800028a:	79ba      	ldrb	r2, [r7, #6]
 800028c:	745a      	strb	r2, [r3, #17]
	mosiBytes_w[2] = 0b00000100;
 800028e:	68fb      	ldr	r3, [r7, #12]
 8000290:	2204      	movs	r2, #4
 8000292:	749a      	strb	r2, [r3, #18]
	for(int i = 0; i < sizeArray; ++i)
 8000294:	2300      	movs	r3, #0
 8000296:	617b      	str	r3, [r7, #20]
 8000298:	79fb      	ldrb	r3, [r7, #7]
 800029a:	697a      	ldr	r2, [r7, #20]
 800029c:	429a      	cmp	r2, r3
 800029e:	da0d      	bge.n	80002bc <_ZN5W550015writeArrayToCRBEPhhh+0x50>
	{
		mosiBytes_w[i+3] = array[i];
 80002a0:	697b      	ldr	r3, [r7, #20]
 80002a2:	68ba      	ldr	r2, [r7, #8]
 80002a4:	441a      	add	r2, r3
 80002a6:	697b      	ldr	r3, [r7, #20]
 80002a8:	3303      	adds	r3, #3
 80002aa:	7811      	ldrb	r1, [r2, #0]
 80002ac:	68fa      	ldr	r2, [r7, #12]
 80002ae:	4413      	add	r3, r2
 80002b0:	460a      	mov	r2, r1
 80002b2:	741a      	strb	r2, [r3, #16]
	for(int i = 0; i < sizeArray; ++i)
 80002b4:	697b      	ldr	r3, [r7, #20]
 80002b6:	3301      	adds	r3, #1
 80002b8:	617b      	str	r3, [r7, #20]
 80002ba:	e7ed      	b.n	8000298 <_ZN5W550015writeArrayToCRBEPhhh+0x2c>
	}
	HAL_GPIO_WritePin(W5500_CS_GPIO_Port_w, W5500_CS_Pin_w, GPIO_PIN_RESET);
 80002bc:	68fb      	ldr	r3, [r7, #12]
 80002be:	6858      	ldr	r0, [r3, #4]
 80002c0:	68fb      	ldr	r3, [r7, #12]
 80002c2:	899b      	ldrh	r3, [r3, #12]
 80002c4:	2200      	movs	r2, #0
 80002c6:	4619      	mov	r1, r3
 80002c8:	f003 f8b8 	bl	800343c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(hspi_w, mosiBytes_w, (sizeArray + 3), 1000);
 80002cc:	68fb      	ldr	r3, [r7, #12]
 80002ce:	6818      	ldr	r0, [r3, #0]
 80002d0:	68fb      	ldr	r3, [r7, #12]
 80002d2:	f103 0110 	add.w	r1, r3, #16
 80002d6:	79fb      	ldrb	r3, [r7, #7]
 80002d8:	b29b      	uxth	r3, r3
 80002da:	3303      	adds	r3, #3
 80002dc:	b29a      	uxth	r2, r3
 80002de:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80002e2:	f003 fd7b 	bl	8003ddc <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(W5500_CS_GPIO_Port_w, W5500_CS_Pin_w, GPIO_PIN_SET);
 80002e6:	68fb      	ldr	r3, [r7, #12]
 80002e8:	6858      	ldr	r0, [r3, #4]
 80002ea:	68fb      	ldr	r3, [r7, #12]
 80002ec:	899b      	ldrh	r3, [r3, #12]
 80002ee:	2201      	movs	r2, #1
 80002f0:	4619      	mov	r1, r3
 80002f2:	f003 f8a3 	bl	800343c <HAL_GPIO_WritePin>
	return;
 80002f6:	bf00      	nop
}
 80002f8:	3718      	adds	r7, #24
 80002fa:	46bd      	mov	sp, r7
 80002fc:	bd80      	pop	{r7, pc}

080002fe <_ZN5W550015readByteFromSRBEhh>:

// читаем байт из регистра блока SRB
uint8_t W5500::readByteFromSRB(uint8_t socket, uint8_t address)
{
 80002fe:	b580      	push	{r7, lr}
 8000300:	b084      	sub	sp, #16
 8000302:	af02      	add	r7, sp, #8
 8000304:	6078      	str	r0, [r7, #4]
 8000306:	460b      	mov	r3, r1
 8000308:	70fb      	strb	r3, [r7, #3]
 800030a:	4613      	mov	r3, r2
 800030c:	70bb      	strb	r3, [r7, #2]
	mosiBytes_w[0] = 0;
 800030e:	687b      	ldr	r3, [r7, #4]
 8000310:	2200      	movs	r2, #0
 8000312:	741a      	strb	r2, [r3, #16]
	mosiBytes_w[1] = address;
 8000314:	687b      	ldr	r3, [r7, #4]
 8000316:	78ba      	ldrb	r2, [r7, #2]
 8000318:	745a      	strb	r2, [r3, #17]
	mosiBytes_w[2] = socket;
 800031a:	687b      	ldr	r3, [r7, #4]
 800031c:	78fa      	ldrb	r2, [r7, #3]
 800031e:	749a      	strb	r2, [r3, #18]
	HAL_GPIO_WritePin(W5500_CS_GPIO_Port_w, W5500_CS_Pin_w, GPIO_PIN_RESET);
 8000320:	687b      	ldr	r3, [r7, #4]
 8000322:	6858      	ldr	r0, [r3, #4]
 8000324:	687b      	ldr	r3, [r7, #4]
 8000326:	899b      	ldrh	r3, [r3, #12]
 8000328:	2200      	movs	r2, #0
 800032a:	4619      	mov	r1, r3
 800032c:	f003 f886 	bl	800343c <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(hspi_w, mosiBytes_w, misoBytes_w, 4, 1000);
 8000330:	687b      	ldr	r3, [r7, #4]
 8000332:	6818      	ldr	r0, [r3, #0]
 8000334:	687b      	ldr	r3, [r7, #4]
 8000336:	f103 0110 	add.w	r1, r3, #16
 800033a:	687b      	ldr	r3, [r7, #4]
 800033c:	f503 7288 	add.w	r2, r3, #272	; 0x110
 8000340:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000344:	9300      	str	r3, [sp, #0]
 8000346:	2304      	movs	r3, #4
 8000348:	f003 fe84 	bl	8004054 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(W5500_CS_GPIO_Port_w, W5500_CS_Pin_w, GPIO_PIN_SET);
 800034c:	687b      	ldr	r3, [r7, #4]
 800034e:	6858      	ldr	r0, [r3, #4]
 8000350:	687b      	ldr	r3, [r7, #4]
 8000352:	899b      	ldrh	r3, [r3, #12]
 8000354:	2201      	movs	r2, #1
 8000356:	4619      	mov	r1, r3
 8000358:	f003 f870 	bl	800343c <HAL_GPIO_WritePin>
	return misoBytes_w[3];
 800035c:	687b      	ldr	r3, [r7, #4]
 800035e:	f893 3113 	ldrb.w	r3, [r3, #275]	; 0x113
}
 8000362:	4618      	mov	r0, r3
 8000364:	3708      	adds	r7, #8
 8000366:	46bd      	mov	sp, r7
 8000368:	bd80      	pop	{r7, pc}

0800036a <_ZN5W550015readWordFromSRBEhh>:

// читаем слово (2 байта) из регистров блока SRB
uint16_t W5500::readWordFromSRB(uint8_t socket, uint8_t address)
{
 800036a:	b580      	push	{r7, lr}
 800036c:	b086      	sub	sp, #24
 800036e:	af02      	add	r7, sp, #8
 8000370:	6078      	str	r0, [r7, #4]
 8000372:	460b      	mov	r3, r1
 8000374:	70fb      	strb	r3, [r7, #3]
 8000376:	4613      	mov	r3, r2
 8000378:	70bb      	strb	r3, [r7, #2]
	mosiBytes_w[0] = 0;
 800037a:	687b      	ldr	r3, [r7, #4]
 800037c:	2200      	movs	r2, #0
 800037e:	741a      	strb	r2, [r3, #16]
	mosiBytes_w[1] = address;
 8000380:	687b      	ldr	r3, [r7, #4]
 8000382:	78ba      	ldrb	r2, [r7, #2]
 8000384:	745a      	strb	r2, [r3, #17]
	mosiBytes_w[2] = socket;
 8000386:	687b      	ldr	r3, [r7, #4]
 8000388:	78fa      	ldrb	r2, [r7, #3]
 800038a:	749a      	strb	r2, [r3, #18]
	HAL_GPIO_WritePin(W5500_CS_GPIO_Port_w, W5500_CS_Pin_w, GPIO_PIN_RESET);
 800038c:	687b      	ldr	r3, [r7, #4]
 800038e:	6858      	ldr	r0, [r3, #4]
 8000390:	687b      	ldr	r3, [r7, #4]
 8000392:	899b      	ldrh	r3, [r3, #12]
 8000394:	2200      	movs	r2, #0
 8000396:	4619      	mov	r1, r3
 8000398:	f003 f850 	bl	800343c <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(hspi_w, mosiBytes_w, misoBytes_w, 5, 1000);
 800039c:	687b      	ldr	r3, [r7, #4]
 800039e:	6818      	ldr	r0, [r3, #0]
 80003a0:	687b      	ldr	r3, [r7, #4]
 80003a2:	f103 0110 	add.w	r1, r3, #16
 80003a6:	687b      	ldr	r3, [r7, #4]
 80003a8:	f503 7288 	add.w	r2, r3, #272	; 0x110
 80003ac:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80003b0:	9300      	str	r3, [sp, #0]
 80003b2:	2305      	movs	r3, #5
 80003b4:	f003 fe4e 	bl	8004054 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(W5500_CS_GPIO_Port_w, W5500_CS_Pin_w, GPIO_PIN_SET);
 80003b8:	687b      	ldr	r3, [r7, #4]
 80003ba:	6858      	ldr	r0, [r3, #4]
 80003bc:	687b      	ldr	r3, [r7, #4]
 80003be:	899b      	ldrh	r3, [r3, #12]
 80003c0:	2201      	movs	r2, #1
 80003c2:	4619      	mov	r1, r3
 80003c4:	f003 f83a 	bl	800343c <HAL_GPIO_WritePin>
	word_w5500 temp;
	temp.byte[0] = misoBytes_w[4];
 80003c8:	687b      	ldr	r3, [r7, #4]
 80003ca:	f893 3114 	ldrb.w	r3, [r3, #276]	; 0x114
 80003ce:	733b      	strb	r3, [r7, #12]
	temp.byte[1] = misoBytes_w[3];
 80003d0:	687b      	ldr	r3, [r7, #4]
 80003d2:	f893 3113 	ldrb.w	r3, [r3, #275]	; 0x113
 80003d6:	737b      	strb	r3, [r7, #13]
	return temp.word;
 80003d8:	89bb      	ldrh	r3, [r7, #12]
}
 80003da:	4618      	mov	r0, r3
 80003dc:	3710      	adds	r7, #16
 80003de:	46bd      	mov	sp, r7
 80003e0:	bd80      	pop	{r7, pc}

080003e2 <_ZN5W550014writeByteToSRBEhhh>:
	return;
}

// записываем байт в регистр блока SRB
void W5500::writeByteToSRB(uint8_t socket, uint8_t value, uint8_t address)
{
 80003e2:	b580      	push	{r7, lr}
 80003e4:	b082      	sub	sp, #8
 80003e6:	af00      	add	r7, sp, #0
 80003e8:	6078      	str	r0, [r7, #4]
 80003ea:	4608      	mov	r0, r1
 80003ec:	4611      	mov	r1, r2
 80003ee:	461a      	mov	r2, r3
 80003f0:	4603      	mov	r3, r0
 80003f2:	70fb      	strb	r3, [r7, #3]
 80003f4:	460b      	mov	r3, r1
 80003f6:	70bb      	strb	r3, [r7, #2]
 80003f8:	4613      	mov	r3, r2
 80003fa:	707b      	strb	r3, [r7, #1]
	mosiBytes_w[0] = 0;
 80003fc:	687b      	ldr	r3, [r7, #4]
 80003fe:	2200      	movs	r2, #0
 8000400:	741a      	strb	r2, [r3, #16]
	mosiBytes_w[1] = address;
 8000402:	687b      	ldr	r3, [r7, #4]
 8000404:	787a      	ldrb	r2, [r7, #1]
 8000406:	745a      	strb	r2, [r3, #17]
	mosiBytes_w[2] = (socket | 0b00000100);
 8000408:	78fb      	ldrb	r3, [r7, #3]
 800040a:	f043 0304 	orr.w	r3, r3, #4
 800040e:	b2da      	uxtb	r2, r3
 8000410:	687b      	ldr	r3, [r7, #4]
 8000412:	749a      	strb	r2, [r3, #18]
	mosiBytes_w[3] = value;
 8000414:	687b      	ldr	r3, [r7, #4]
 8000416:	78ba      	ldrb	r2, [r7, #2]
 8000418:	74da      	strb	r2, [r3, #19]
	HAL_GPIO_WritePin(W5500_CS_GPIO_Port_w, W5500_CS_Pin_w, GPIO_PIN_RESET);
 800041a:	687b      	ldr	r3, [r7, #4]
 800041c:	6858      	ldr	r0, [r3, #4]
 800041e:	687b      	ldr	r3, [r7, #4]
 8000420:	899b      	ldrh	r3, [r3, #12]
 8000422:	2200      	movs	r2, #0
 8000424:	4619      	mov	r1, r3
 8000426:	f003 f809 	bl	800343c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(hspi_w, mosiBytes_w, 4, 1000);
 800042a:	687b      	ldr	r3, [r7, #4]
 800042c:	6818      	ldr	r0, [r3, #0]
 800042e:	687b      	ldr	r3, [r7, #4]
 8000430:	f103 0110 	add.w	r1, r3, #16
 8000434:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000438:	2204      	movs	r2, #4
 800043a:	f003 fccf 	bl	8003ddc <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(W5500_CS_GPIO_Port_w, W5500_CS_Pin_w, GPIO_PIN_SET);
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	6858      	ldr	r0, [r3, #4]
 8000442:	687b      	ldr	r3, [r7, #4]
 8000444:	899b      	ldrh	r3, [r3, #12]
 8000446:	2201      	movs	r2, #1
 8000448:	4619      	mov	r1, r3
 800044a:	f002 fff7 	bl	800343c <HAL_GPIO_WritePin>
	return;
 800044e:	bf00      	nop
}
 8000450:	3708      	adds	r7, #8
 8000452:	46bd      	mov	sp, r7
 8000454:	bd80      	pop	{r7, pc}

08000456 <_ZN5W550014writeWordToSRBEhth>:

// записываем слово (2 байта) в регистры блока SRB
void W5500::writeWordToSRB(uint8_t socket, uint16_t value, uint8_t address)
{
 8000456:	b580      	push	{r7, lr}
 8000458:	b084      	sub	sp, #16
 800045a:	af00      	add	r7, sp, #0
 800045c:	6078      	str	r0, [r7, #4]
 800045e:	4608      	mov	r0, r1
 8000460:	4611      	mov	r1, r2
 8000462:	461a      	mov	r2, r3
 8000464:	4603      	mov	r3, r0
 8000466:	70fb      	strb	r3, [r7, #3]
 8000468:	460b      	mov	r3, r1
 800046a:	803b      	strh	r3, [r7, #0]
 800046c:	4613      	mov	r3, r2
 800046e:	70bb      	strb	r3, [r7, #2]
	word_w5500 temp;
	temp.word = value;
 8000470:	883b      	ldrh	r3, [r7, #0]
 8000472:	81bb      	strh	r3, [r7, #12]
	mosiBytes_w[0] = 0;
 8000474:	687b      	ldr	r3, [r7, #4]
 8000476:	2200      	movs	r2, #0
 8000478:	741a      	strb	r2, [r3, #16]
	mosiBytes_w[1] = address;
 800047a:	687b      	ldr	r3, [r7, #4]
 800047c:	78ba      	ldrb	r2, [r7, #2]
 800047e:	745a      	strb	r2, [r3, #17]
	mosiBytes_w[2] = (socket | 0b00000100);
 8000480:	78fb      	ldrb	r3, [r7, #3]
 8000482:	f043 0304 	orr.w	r3, r3, #4
 8000486:	b2da      	uxtb	r2, r3
 8000488:	687b      	ldr	r3, [r7, #4]
 800048a:	749a      	strb	r2, [r3, #18]
	mosiBytes_w[3] = temp.byte[1];
 800048c:	7b7a      	ldrb	r2, [r7, #13]
 800048e:	687b      	ldr	r3, [r7, #4]
 8000490:	74da      	strb	r2, [r3, #19]
	mosiBytes_w[4] = temp.byte[0];
 8000492:	7b3a      	ldrb	r2, [r7, #12]
 8000494:	687b      	ldr	r3, [r7, #4]
 8000496:	751a      	strb	r2, [r3, #20]
	HAL_GPIO_WritePin(W5500_CS_GPIO_Port_w, W5500_CS_Pin_w, GPIO_PIN_RESET);
 8000498:	687b      	ldr	r3, [r7, #4]
 800049a:	6858      	ldr	r0, [r3, #4]
 800049c:	687b      	ldr	r3, [r7, #4]
 800049e:	899b      	ldrh	r3, [r3, #12]
 80004a0:	2200      	movs	r2, #0
 80004a2:	4619      	mov	r1, r3
 80004a4:	f002 ffca 	bl	800343c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(hspi_w, mosiBytes_w, 5, 1000);
 80004a8:	687b      	ldr	r3, [r7, #4]
 80004aa:	6818      	ldr	r0, [r3, #0]
 80004ac:	687b      	ldr	r3, [r7, #4]
 80004ae:	f103 0110 	add.w	r1, r3, #16
 80004b2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80004b6:	2205      	movs	r2, #5
 80004b8:	f003 fc90 	bl	8003ddc <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(W5500_CS_GPIO_Port_w, W5500_CS_Pin_w, GPIO_PIN_SET);
 80004bc:	687b      	ldr	r3, [r7, #4]
 80004be:	6858      	ldr	r0, [r3, #4]
 80004c0:	687b      	ldr	r3, [r7, #4]
 80004c2:	899b      	ldrh	r3, [r3, #12]
 80004c4:	2201      	movs	r2, #1
 80004c6:	4619      	mov	r1, r3
 80004c8:	f002 ffb8 	bl	800343c <HAL_GPIO_WritePin>
	return;
 80004cc:	bf00      	nop
}
 80004ce:	3710      	adds	r7, #16
 80004d0:	46bd      	mov	sp, r7
 80004d2:	bd80      	pop	{r7, pc}

080004d4 <_ZN5W550015writeArrayToSRBEhPhhh>:

// записываем массив байт в регистры блока SRB
void W5500::writeArrayToSRB(uint8_t socket, uint8_t* array, uint8_t sizeArray, uint8_t beginAddress)
{
 80004d4:	b580      	push	{r7, lr}
 80004d6:	b086      	sub	sp, #24
 80004d8:	af00      	add	r7, sp, #0
 80004da:	60f8      	str	r0, [r7, #12]
 80004dc:	607a      	str	r2, [r7, #4]
 80004de:	461a      	mov	r2, r3
 80004e0:	460b      	mov	r3, r1
 80004e2:	72fb      	strb	r3, [r7, #11]
 80004e4:	4613      	mov	r3, r2
 80004e6:	72bb      	strb	r3, [r7, #10]
	mosiBytes_w[0] = 0;
 80004e8:	68fb      	ldr	r3, [r7, #12]
 80004ea:	2200      	movs	r2, #0
 80004ec:	741a      	strb	r2, [r3, #16]
	mosiBytes_w[1] = beginAddress;
 80004ee:	68fb      	ldr	r3, [r7, #12]
 80004f0:	f897 2020 	ldrb.w	r2, [r7, #32]
 80004f4:	745a      	strb	r2, [r3, #17]
	mosiBytes_w[2] = (socket | 0b00000100);
 80004f6:	7afb      	ldrb	r3, [r7, #11]
 80004f8:	f043 0304 	orr.w	r3, r3, #4
 80004fc:	b2da      	uxtb	r2, r3
 80004fe:	68fb      	ldr	r3, [r7, #12]
 8000500:	749a      	strb	r2, [r3, #18]
	for(int i = 0; i < sizeArray; ++i)
 8000502:	2300      	movs	r3, #0
 8000504:	617b      	str	r3, [r7, #20]
 8000506:	7abb      	ldrb	r3, [r7, #10]
 8000508:	697a      	ldr	r2, [r7, #20]
 800050a:	429a      	cmp	r2, r3
 800050c:	da0d      	bge.n	800052a <_ZN5W550015writeArrayToSRBEhPhhh+0x56>
	{
		mosiBytes_w[i+3] = array[i];
 800050e:	697b      	ldr	r3, [r7, #20]
 8000510:	687a      	ldr	r2, [r7, #4]
 8000512:	441a      	add	r2, r3
 8000514:	697b      	ldr	r3, [r7, #20]
 8000516:	3303      	adds	r3, #3
 8000518:	7811      	ldrb	r1, [r2, #0]
 800051a:	68fa      	ldr	r2, [r7, #12]
 800051c:	4413      	add	r3, r2
 800051e:	460a      	mov	r2, r1
 8000520:	741a      	strb	r2, [r3, #16]
	for(int i = 0; i < sizeArray; ++i)
 8000522:	697b      	ldr	r3, [r7, #20]
 8000524:	3301      	adds	r3, #1
 8000526:	617b      	str	r3, [r7, #20]
 8000528:	e7ed      	b.n	8000506 <_ZN5W550015writeArrayToSRBEhPhhh+0x32>
	}
	HAL_GPIO_WritePin(W5500_CS_GPIO_Port_w, W5500_CS_Pin_w, GPIO_PIN_RESET);
 800052a:	68fb      	ldr	r3, [r7, #12]
 800052c:	6858      	ldr	r0, [r3, #4]
 800052e:	68fb      	ldr	r3, [r7, #12]
 8000530:	899b      	ldrh	r3, [r3, #12]
 8000532:	2200      	movs	r2, #0
 8000534:	4619      	mov	r1, r3
 8000536:	f002 ff81 	bl	800343c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(hspi_w, mosiBytes_w, (sizeArray + 3), 1000);
 800053a:	68fb      	ldr	r3, [r7, #12]
 800053c:	6818      	ldr	r0, [r3, #0]
 800053e:	68fb      	ldr	r3, [r7, #12]
 8000540:	f103 0110 	add.w	r1, r3, #16
 8000544:	7abb      	ldrb	r3, [r7, #10]
 8000546:	b29b      	uxth	r3, r3
 8000548:	3303      	adds	r3, #3
 800054a:	b29a      	uxth	r2, r3
 800054c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000550:	f003 fc44 	bl	8003ddc <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(W5500_CS_GPIO_Port_w, W5500_CS_Pin_w, GPIO_PIN_SET);
 8000554:	68fb      	ldr	r3, [r7, #12]
 8000556:	6858      	ldr	r0, [r3, #4]
 8000558:	68fb      	ldr	r3, [r7, #12]
 800055a:	899b      	ldrh	r3, [r3, #12]
 800055c:	2201      	movs	r2, #1
 800055e:	4619      	mov	r1, r3
 8000560:	f002 ff6c 	bl	800343c <HAL_GPIO_WritePin>
	return;
 8000564:	bf00      	nop
}
 8000566:	3718      	adds	r7, #24
 8000568:	46bd      	mov	sp, r7
 800056a:	bd80      	pop	{r7, pc}

0800056c <_ZN5W550021readArrayFromRXbufferEhPht6word_y>:

//---------------------------------------------------------------------------

// читаем массив байт в буфер TX
void W5500::readArrayFromRXbuffer(uint8_t socket, uint8_t* destinationArray, uint16_t sizeArray, word_y beginAddress)
{
 800056c:	b590      	push	{r4, r7, lr}
 800056e:	b089      	sub	sp, #36	; 0x24
 8000570:	af02      	add	r7, sp, #8
 8000572:	60f8      	str	r0, [r7, #12]
 8000574:	607a      	str	r2, [r7, #4]
 8000576:	461a      	mov	r2, r3
 8000578:	460b      	mov	r3, r1
 800057a:	72fb      	strb	r3, [r7, #11]
 800057c:	4613      	mov	r3, r2
 800057e:	813b      	strh	r3, [r7, #8]
	mosiBytes_w[0] = beginAddress.byte[1];
 8000580:	f897 2029 	ldrb.w	r2, [r7, #41]	; 0x29
 8000584:	68fb      	ldr	r3, [r7, #12]
 8000586:	741a      	strb	r2, [r3, #16]
	mosiBytes_w[1] = beginAddress.byte[0];
 8000588:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 800058c:	68fb      	ldr	r3, [r7, #12]
 800058e:	745a      	strb	r2, [r3, #17]
	mosiBytes_w[2] = (socket + 16);
 8000590:	7afb      	ldrb	r3, [r7, #11]
 8000592:	3310      	adds	r3, #16
 8000594:	b2da      	uxtb	r2, r3
 8000596:	68fb      	ldr	r3, [r7, #12]
 8000598:	749a      	strb	r2, [r3, #18]
	HAL_GPIO_WritePin(W5500_CS_GPIO_Port_w, W5500_CS_Pin_w, GPIO_PIN_RESET);
 800059a:	68fb      	ldr	r3, [r7, #12]
 800059c:	6858      	ldr	r0, [r3, #4]
 800059e:	68fb      	ldr	r3, [r7, #12]
 80005a0:	899b      	ldrh	r3, [r3, #12]
 80005a2:	2200      	movs	r2, #0
 80005a4:	4619      	mov	r1, r3
 80005a6:	f002 ff49 	bl	800343c <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(hspi_w, mosiBytes_w, misoBytes_w, (sizeArray + 3), 1000);
 80005aa:	68fb      	ldr	r3, [r7, #12]
 80005ac:	6818      	ldr	r0, [r3, #0]
 80005ae:	68fb      	ldr	r3, [r7, #12]
 80005b0:	f103 0110 	add.w	r1, r3, #16
 80005b4:	68fb      	ldr	r3, [r7, #12]
 80005b6:	f503 7288 	add.w	r2, r3, #272	; 0x110
 80005ba:	893b      	ldrh	r3, [r7, #8]
 80005bc:	3303      	adds	r3, #3
 80005be:	b29b      	uxth	r3, r3
 80005c0:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
 80005c4:	9400      	str	r4, [sp, #0]
 80005c6:	f003 fd45 	bl	8004054 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(W5500_CS_GPIO_Port_w, W5500_CS_Pin_w, GPIO_PIN_SET);
 80005ca:	68fb      	ldr	r3, [r7, #12]
 80005cc:	6858      	ldr	r0, [r3, #4]
 80005ce:	68fb      	ldr	r3, [r7, #12]
 80005d0:	899b      	ldrh	r3, [r3, #12]
 80005d2:	2201      	movs	r2, #1
 80005d4:	4619      	mov	r1, r3
 80005d6:	f002 ff31 	bl	800343c <HAL_GPIO_WritePin>
	for(int i = 0; i < sizeArray; ++i)
 80005da:	2300      	movs	r3, #0
 80005dc:	617b      	str	r3, [r7, #20]
 80005de:	893b      	ldrh	r3, [r7, #8]
 80005e0:	697a      	ldr	r2, [r7, #20]
 80005e2:	429a      	cmp	r2, r3
 80005e4:	da0d      	bge.n	8000602 <_ZN5W550021readArrayFromRXbufferEhPht6word_y+0x96>
	{
		destinationArray[i] = misoBytes_w[i+3];
 80005e6:	697b      	ldr	r3, [r7, #20]
 80005e8:	1cda      	adds	r2, r3, #3
 80005ea:	697b      	ldr	r3, [r7, #20]
 80005ec:	6879      	ldr	r1, [r7, #4]
 80005ee:	440b      	add	r3, r1
 80005f0:	68f9      	ldr	r1, [r7, #12]
 80005f2:	440a      	add	r2, r1
 80005f4:	f892 2110 	ldrb.w	r2, [r2, #272]	; 0x110
 80005f8:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < sizeArray; ++i)
 80005fa:	697b      	ldr	r3, [r7, #20]
 80005fc:	3301      	adds	r3, #1
 80005fe:	617b      	str	r3, [r7, #20]
 8000600:	e7ed      	b.n	80005de <_ZN5W550021readArrayFromRXbufferEhPht6word_y+0x72>
	}
	return;
 8000602:	bf00      	nop
}
 8000604:	371c      	adds	r7, #28
 8000606:	46bd      	mov	sp, r7
 8000608:	bd90      	pop	{r4, r7, pc}

0800060a <_ZN5W550020writeArrayToTXbufferEhPht6word_y>:


// записываем массив байт в буфер TX
void W5500::writeArrayToTXbuffer(uint8_t socket, uint8_t* array, uint16_t sizeArray, word_y beginAddress)
{
 800060a:	b580      	push	{r7, lr}
 800060c:	b086      	sub	sp, #24
 800060e:	af00      	add	r7, sp, #0
 8000610:	60f8      	str	r0, [r7, #12]
 8000612:	607a      	str	r2, [r7, #4]
 8000614:	461a      	mov	r2, r3
 8000616:	460b      	mov	r3, r1
 8000618:	72fb      	strb	r3, [r7, #11]
 800061a:	4613      	mov	r3, r2
 800061c:	813b      	strh	r3, [r7, #8]
	mosiBytes_w[0] = beginAddress.byte[1];
 800061e:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 8000622:	68fb      	ldr	r3, [r7, #12]
 8000624:	741a      	strb	r2, [r3, #16]
	mosiBytes_w[1] = beginAddress.byte[0];
 8000626:	f897 2020 	ldrb.w	r2, [r7, #32]
 800062a:	68fb      	ldr	r3, [r7, #12]
 800062c:	745a      	strb	r2, [r3, #17]
	mosiBytes_w[2] = ((socket + 8) | 0b00000100);
 800062e:	7afb      	ldrb	r3, [r7, #11]
 8000630:	3308      	adds	r3, #8
 8000632:	b2db      	uxtb	r3, r3
 8000634:	b25b      	sxtb	r3, r3
 8000636:	f043 0304 	orr.w	r3, r3, #4
 800063a:	b25b      	sxtb	r3, r3
 800063c:	b2da      	uxtb	r2, r3
 800063e:	68fb      	ldr	r3, [r7, #12]
 8000640:	749a      	strb	r2, [r3, #18]
	for(int i = 0; i < sizeArray; ++i)
 8000642:	2300      	movs	r3, #0
 8000644:	617b      	str	r3, [r7, #20]
 8000646:	893b      	ldrh	r3, [r7, #8]
 8000648:	697a      	ldr	r2, [r7, #20]
 800064a:	429a      	cmp	r2, r3
 800064c:	da0d      	bge.n	800066a <_ZN5W550020writeArrayToTXbufferEhPht6word_y+0x60>
	{
		mosiBytes_w[i+3] = array[i];
 800064e:	697b      	ldr	r3, [r7, #20]
 8000650:	687a      	ldr	r2, [r7, #4]
 8000652:	441a      	add	r2, r3
 8000654:	697b      	ldr	r3, [r7, #20]
 8000656:	3303      	adds	r3, #3
 8000658:	7811      	ldrb	r1, [r2, #0]
 800065a:	68fa      	ldr	r2, [r7, #12]
 800065c:	4413      	add	r3, r2
 800065e:	460a      	mov	r2, r1
 8000660:	741a      	strb	r2, [r3, #16]
	for(int i = 0; i < sizeArray; ++i)
 8000662:	697b      	ldr	r3, [r7, #20]
 8000664:	3301      	adds	r3, #1
 8000666:	617b      	str	r3, [r7, #20]
 8000668:	e7ed      	b.n	8000646 <_ZN5W550020writeArrayToTXbufferEhPht6word_y+0x3c>
	}
	HAL_GPIO_WritePin(W5500_CS_GPIO_Port_w, W5500_CS_Pin_w, GPIO_PIN_RESET);
 800066a:	68fb      	ldr	r3, [r7, #12]
 800066c:	6858      	ldr	r0, [r3, #4]
 800066e:	68fb      	ldr	r3, [r7, #12]
 8000670:	899b      	ldrh	r3, [r3, #12]
 8000672:	2200      	movs	r2, #0
 8000674:	4619      	mov	r1, r3
 8000676:	f002 fee1 	bl	800343c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(hspi_w, mosiBytes_w, (sizeArray + 3), 1000);
 800067a:	68fb      	ldr	r3, [r7, #12]
 800067c:	6818      	ldr	r0, [r3, #0]
 800067e:	68fb      	ldr	r3, [r7, #12]
 8000680:	f103 0110 	add.w	r1, r3, #16
 8000684:	893b      	ldrh	r3, [r7, #8]
 8000686:	3303      	adds	r3, #3
 8000688:	b29a      	uxth	r2, r3
 800068a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800068e:	f003 fba5 	bl	8003ddc <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(W5500_CS_GPIO_Port_w, W5500_CS_Pin_w, GPIO_PIN_SET);
 8000692:	68fb      	ldr	r3, [r7, #12]
 8000694:	6858      	ldr	r0, [r3, #4]
 8000696:	68fb      	ldr	r3, [r7, #12]
 8000698:	899b      	ldrh	r3, [r3, #12]
 800069a:	2201      	movs	r2, #1
 800069c:	4619      	mov	r1, r3
 800069e:	f002 fecd 	bl	800343c <HAL_GPIO_WritePin>
	return;
 80006a2:	bf00      	nop
}
 80006a4:	3718      	adds	r7, #24
 80006a6:	46bd      	mov	sp, r7
 80006a8:	bd80      	pop	{r7, pc}

080006aa <_ZN5W550013receivePacketEhPhPt>:

//---------------------------------------------------------------------------

// получаем данные по протоколу UDP
void W5500::receivePacket(uint8_t socket, uint8_t* dataForReceive, uint16_t* sizeArray)
{
 80006aa:	b580      	push	{r7, lr}
 80006ac:	b08a      	sub	sp, #40	; 0x28
 80006ae:	af02      	add	r7, sp, #8
 80006b0:	60f8      	str	r0, [r7, #12]
 80006b2:	607a      	str	r2, [r7, #4]
 80006b4:	603b      	str	r3, [r7, #0]
 80006b6:	460b      	mov	r3, r1
 80006b8:	72fb      	strb	r3, [r7, #11]
	// временные переменные для хранения значений регистров RX_RSR и RX_RD
	word_y valueRSR, valueRSRretry, valueRD;

	// читаем регистр RX_RSR (разница между значениями RX_WR и RX_RD)
	valueRSR.word = readWordFromSRB(socket, W5500_Sn_RX_RSR);
 80006ba:	7afb      	ldrb	r3, [r7, #11]
 80006bc:	2226      	movs	r2, #38	; 0x26
 80006be:	4619      	mov	r1, r3
 80006c0:	68f8      	ldr	r0, [r7, #12]
 80006c2:	f7ff fe52 	bl	800036a <_ZN5W550015readWordFromSRBEhh>
 80006c6:	4603      	mov	r3, r0
 80006c8:	83bb      	strh	r3, [r7, #28]
	// считываем еще раз
	valueRSRretry.word = readWordFromSRB(socket, W5500_Sn_RX_RSR);
 80006ca:	7afb      	ldrb	r3, [r7, #11]
 80006cc:	2226      	movs	r2, #38	; 0x26
 80006ce:	4619      	mov	r1, r3
 80006d0:	68f8      	ldr	r0, [r7, #12]
 80006d2:	f7ff fe4a 	bl	800036a <_ZN5W550015readWordFromSRBEhh>
 80006d6:	4603      	mov	r3, r0
 80006d8:	833b      	strh	r3, [r7, #24]
	// сравниваем, тем самым исключая изменения в нём в момент считывания
	while (valueRSR.word != valueRSRretry.word)
 80006da:	8bba      	ldrh	r2, [r7, #28]
 80006dc:	8b3b      	ldrh	r3, [r7, #24]
 80006de:	429a      	cmp	r2, r3
 80006e0:	d00a      	beq.n	80006f8 <_ZN5W550013receivePacketEhPhPt+0x4e>
	{
		valueRSR.word = valueRSRretry.word;
 80006e2:	8b3b      	ldrh	r3, [r7, #24]
 80006e4:	83bb      	strh	r3, [r7, #28]
		valueRSRretry.word = readWordFromSRB(socket, W5500_Sn_RX_RSR);
 80006e6:	7afb      	ldrb	r3, [r7, #11]
 80006e8:	2226      	movs	r2, #38	; 0x26
 80006ea:	4619      	mov	r1, r3
 80006ec:	68f8      	ldr	r0, [r7, #12]
 80006ee:	f7ff fe3c 	bl	800036a <_ZN5W550015readWordFromSRBEhh>
 80006f2:	4603      	mov	r3, r0
 80006f4:	833b      	strh	r3, [r7, #24]
	while (valueRSR.word != valueRSRretry.word)
 80006f6:	e7f0      	b.n	80006da <_ZN5W550013receivePacketEhPhPt+0x30>
	}

	// читаем регистр RX_RD (указатель на начало полученных данных)
	valueRD.word = readWordFromSRB(socket, W5500_Sn_RX_RD);
 80006f8:	7afb      	ldrb	r3, [r7, #11]
 80006fa:	2228      	movs	r2, #40	; 0x28
 80006fc:	4619      	mov	r1, r3
 80006fe:	68f8      	ldr	r0, [r7, #12]
 8000700:	f7ff fe33 	bl	800036a <_ZN5W550015readWordFromSRBEhh>
 8000704:	4603      	mov	r3, r0
 8000706:	82bb      	strh	r3, [r7, #20]

	// читаем буфер RX
	readArrayFromRXbuffer(socket, dataForReceive, valueRSR.word, valueRD);
 8000708:	8bba      	ldrh	r2, [r7, #28]
 800070a:	7af9      	ldrb	r1, [r7, #11]
 800070c:	8abb      	ldrh	r3, [r7, #20]
 800070e:	f8ad 3000 	strh.w	r3, [sp]
 8000712:	4613      	mov	r3, r2
 8000714:	687a      	ldr	r2, [r7, #4]
 8000716:	68f8      	ldr	r0, [r7, #12]
 8000718:	f7ff ff28 	bl	800056c <_ZN5W550021readArrayFromRXbufferEhPht6word_y>

	// увеличиваем значение указателя на полученные данные на число считанных байт
	valueRD.word += valueRSR.word;
 800071c:	8aba      	ldrh	r2, [r7, #20]
 800071e:	8bbb      	ldrh	r3, [r7, #28]
 8000720:	4413      	add	r3, r2
 8000722:	b29b      	uxth	r3, r3
 8000724:	82bb      	strh	r3, [r7, #20]
	writeWordToSRB(socket, valueRD.word, W5500_Sn_RX_RD);
 8000726:	8aba      	ldrh	r2, [r7, #20]
 8000728:	7af9      	ldrb	r1, [r7, #11]
 800072a:	2328      	movs	r3, #40	; 0x28
 800072c:	68f8      	ldr	r0, [r7, #12]
 800072e:	f7ff fe92 	bl	8000456 <_ZN5W550014writeWordToSRBEhth>

	// завершаем процесс чтения из буфера RX
	writeByteToSRB(socket, W5500_Sn_CR_RECV, W5500_Sn_CR);
 8000732:	7af9      	ldrb	r1, [r7, #11]
 8000734:	2301      	movs	r3, #1
 8000736:	2240      	movs	r2, #64	; 0x40
 8000738:	68f8      	ldr	r0, [r7, #12]
 800073a:	f7ff fe52 	bl	80003e2 <_ZN5W550014writeByteToSRBEhhh>

	// записываем значение полученных байт
	*sizeArray = valueRSR.word;
 800073e:	8bba      	ldrh	r2, [r7, #28]
 8000740:	683b      	ldr	r3, [r7, #0]
 8000742:	801a      	strh	r2, [r3, #0]
	return;
 8000744:	bf00      	nop
}
 8000746:	3720      	adds	r7, #32
 8000748:	46bd      	mov	sp, r7
 800074a:	bd80      	pop	{r7, pc}

0800074c <_ZN5W550010sendPacketEhPht>:

// отправляем данные по протоколу UDP
void W5500::sendPacket(uint8_t socket, uint8_t* dataForSend, uint16_t sizeArray)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b088      	sub	sp, #32
 8000750:	af02      	add	r7, sp, #8
 8000752:	60f8      	str	r0, [r7, #12]
 8000754:	607a      	str	r2, [r7, #4]
 8000756:	461a      	mov	r2, r3
 8000758:	460b      	mov	r3, r1
 800075a:	72fb      	strb	r3, [r7, #11]
 800075c:	4613      	mov	r3, r2
 800075e:	813b      	strh	r3, [r7, #8]
	// временные переменные для хранения значений регистров TX_FSR и TX_WR
	word_y valueFSR, valueWR;

	// читаем регистр TX_FSR (хранит значение свободного места в буфере TX
	valueFSR.word = readWordFromSRB(socket, W5500_Sn_TX_FSR);
 8000760:	7afb      	ldrb	r3, [r7, #11]
 8000762:	2220      	movs	r2, #32
 8000764:	4619      	mov	r1, r3
 8000766:	68f8      	ldr	r0, [r7, #12]
 8000768:	f7ff fdff 	bl	800036a <_ZN5W550015readWordFromSRBEhh>
 800076c:	4603      	mov	r3, r0
 800076e:	82bb      	strh	r3, [r7, #20]

	// проверяем, что размер данных для отправки не превышает количества свободного места в буфере
	if((uint16_t)sizeArray > valueFSR.word) return;
 8000770:	8abb      	ldrh	r3, [r7, #20]
 8000772:	893a      	ldrh	r2, [r7, #8]
 8000774:	429a      	cmp	r2, r3
 8000776:	d823      	bhi.n	80007c0 <_ZN5W550010sendPacketEhPht+0x74>

	// читаем регистр TX_WR (указатель на начало свободного места буфера)
	valueWR.word = readWordFromSRB(socket, W5500_Sn_TX_WR);
 8000778:	7afb      	ldrb	r3, [r7, #11]
 800077a:	2224      	movs	r2, #36	; 0x24
 800077c:	4619      	mov	r1, r3
 800077e:	68f8      	ldr	r0, [r7, #12]
 8000780:	f7ff fdf3 	bl	800036a <_ZN5W550015readWordFromSRBEhh>
 8000784:	4603      	mov	r3, r0
 8000786:	823b      	strh	r3, [r7, #16]

	// записываем данные для отправки в буфер TX
	writeArrayToTXbuffer(socket, dataForSend, sizeArray, valueWR);
 8000788:	893a      	ldrh	r2, [r7, #8]
 800078a:	7af9      	ldrb	r1, [r7, #11]
 800078c:	8a3b      	ldrh	r3, [r7, #16]
 800078e:	f8ad 3000 	strh.w	r3, [sp]
 8000792:	4613      	mov	r3, r2
 8000794:	687a      	ldr	r2, [r7, #4]
 8000796:	68f8      	ldr	r0, [r7, #12]
 8000798:	f7ff ff37 	bl	800060a <_ZN5W550020writeArrayToTXbufferEhPht6word_y>

	// увеличиваем значение указателя на начало свободного места
	valueWR.word += sizeArray;
 800079c:	8a3a      	ldrh	r2, [r7, #16]
 800079e:	893b      	ldrh	r3, [r7, #8]
 80007a0:	4413      	add	r3, r2
 80007a2:	b29b      	uxth	r3, r3
 80007a4:	823b      	strh	r3, [r7, #16]
	writeWordToSRB(socket, valueWR.word, W5500_Sn_TX_WR);
 80007a6:	8a3a      	ldrh	r2, [r7, #16]
 80007a8:	7af9      	ldrb	r1, [r7, #11]
 80007aa:	2324      	movs	r3, #36	; 0x24
 80007ac:	68f8      	ldr	r0, [r7, #12]
 80007ae:	f7ff fe52 	bl	8000456 <_ZN5W550014writeWordToSRBEhth>

	// отправляем данные
	writeByteToSRB(socket, W5500_Sn_CR_SEND, W5500_Sn_CR);
 80007b2:	7af9      	ldrb	r1, [r7, #11]
 80007b4:	2301      	movs	r3, #1
 80007b6:	2220      	movs	r2, #32
 80007b8:	68f8      	ldr	r0, [r7, #12]
 80007ba:	f7ff fe12 	bl	80003e2 <_ZN5W550014writeByteToSRBEhhh>
	return;
 80007be:	e000      	b.n	80007c2 <_ZN5W550010sendPacketEhPht+0x76>
	if((uint16_t)sizeArray > valueFSR.word) return;
 80007c0:	bf00      	nop
}
 80007c2:	3718      	adds	r7, #24
 80007c4:	46bd      	mov	sp, r7
 80007c6:	bd80      	pop	{r7, pc}

080007c8 <_ZN5W550010sendStringEhPc>:

// отправляем строку
void W5500::sendString(uint8_t socket, char* stringForSend)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b088      	sub	sp, #32
 80007cc:	af02      	add	r7, sp, #8
 80007ce:	60f8      	str	r0, [r7, #12]
 80007d0:	460b      	mov	r3, r1
 80007d2:	607a      	str	r2, [r7, #4]
 80007d4:	72fb      	strb	r3, [r7, #11]
	// вычисляем размер передаваемой строки
	uint16_t sizeArray = strlen(stringForSend);
 80007d6:	6878      	ldr	r0, [r7, #4]
 80007d8:	f7ff fcb8 	bl	800014c <strlen>
 80007dc:	4603      	mov	r3, r0
 80007de:	82fb      	strh	r3, [r7, #22]

	// временные переменные для хранения значений регистров TX_FSR и TX_WR
	word_y valueFSR, valueWR;

	// читаем регистр TX_FSR (хранит значение свободного места в буфере TX
	valueFSR.word = readWordFromSRB(socket, W5500_Sn_TX_FSR);
 80007e0:	7afb      	ldrb	r3, [r7, #11]
 80007e2:	2220      	movs	r2, #32
 80007e4:	4619      	mov	r1, r3
 80007e6:	68f8      	ldr	r0, [r7, #12]
 80007e8:	f7ff fdbf 	bl	800036a <_ZN5W550015readWordFromSRBEhh>
 80007ec:	4603      	mov	r3, r0
 80007ee:	82bb      	strh	r3, [r7, #20]

	// проверяем, что размер данных для отправки не превышает количества свободного места в буфере
	if((uint16_t)sizeArray > valueFSR.word) return;
 80007f0:	8abb      	ldrh	r3, [r7, #20]
 80007f2:	8afa      	ldrh	r2, [r7, #22]
 80007f4:	429a      	cmp	r2, r3
 80007f6:	d823      	bhi.n	8000840 <_ZN5W550010sendStringEhPc+0x78>

	// читаем регистр TX_WR (указатель на начало свободного места буфера)
	valueWR.word = readWordFromSRB(socket, W5500_Sn_TX_WR);
 80007f8:	7afb      	ldrb	r3, [r7, #11]
 80007fa:	2224      	movs	r2, #36	; 0x24
 80007fc:	4619      	mov	r1, r3
 80007fe:	68f8      	ldr	r0, [r7, #12]
 8000800:	f7ff fdb3 	bl	800036a <_ZN5W550015readWordFromSRBEhh>
 8000804:	4603      	mov	r3, r0
 8000806:	823b      	strh	r3, [r7, #16]

	// записываем данные для отправки в буфер TX
	writeArrayToTXbuffer(socket, (uint8_t*)stringForSend, sizeArray, valueWR);
 8000808:	8afa      	ldrh	r2, [r7, #22]
 800080a:	7af9      	ldrb	r1, [r7, #11]
 800080c:	8a3b      	ldrh	r3, [r7, #16]
 800080e:	f8ad 3000 	strh.w	r3, [sp]
 8000812:	4613      	mov	r3, r2
 8000814:	687a      	ldr	r2, [r7, #4]
 8000816:	68f8      	ldr	r0, [r7, #12]
 8000818:	f7ff fef7 	bl	800060a <_ZN5W550020writeArrayToTXbufferEhPht6word_y>

	// увеличиваем значение указателя на начало свободного места
	valueWR.word += sizeArray;
 800081c:	8a3a      	ldrh	r2, [r7, #16]
 800081e:	8afb      	ldrh	r3, [r7, #22]
 8000820:	4413      	add	r3, r2
 8000822:	b29b      	uxth	r3, r3
 8000824:	823b      	strh	r3, [r7, #16]
	writeWordToSRB(socket, valueWR.word, W5500_Sn_TX_WR);
 8000826:	8a3a      	ldrh	r2, [r7, #16]
 8000828:	7af9      	ldrb	r1, [r7, #11]
 800082a:	2324      	movs	r3, #36	; 0x24
 800082c:	68f8      	ldr	r0, [r7, #12]
 800082e:	f7ff fe12 	bl	8000456 <_ZN5W550014writeWordToSRBEhth>

	// отправляем данные
	writeByteToSRB(socket, W5500_Sn_CR_SEND, W5500_Sn_CR);
 8000832:	7af9      	ldrb	r1, [r7, #11]
 8000834:	2301      	movs	r3, #1
 8000836:	2220      	movs	r2, #32
 8000838:	68f8      	ldr	r0, [r7, #12]
 800083a:	f7ff fdd2 	bl	80003e2 <_ZN5W550014writeByteToSRBEhhh>
	return;
 800083e:	e000      	b.n	8000842 <_ZN5W550010sendStringEhPc+0x7a>
	if((uint16_t)sizeArray > valueFSR.word) return;
 8000840:	bf00      	nop
}
 8000842:	3718      	adds	r7, #24
 8000844:	46bd      	mov	sp, r7
 8000846:	bd80      	pop	{r7, pc}

08000848 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8000848:	b480      	push	{r7}
 800084a:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800084c:	f3bf 8f4f 	dsb	sy
}
 8000850:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8000852:	4b06      	ldr	r3, [pc, #24]	; (800086c <__NVIC_SystemReset+0x24>)
 8000854:	68db      	ldr	r3, [r3, #12]
 8000856:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800085a:	4904      	ldr	r1, [pc, #16]	; (800086c <__NVIC_SystemReset+0x24>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800085c:	4b04      	ldr	r3, [pc, #16]	; (8000870 <__NVIC_SystemReset+0x28>)
 800085e:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8000860:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8000862:	f3bf 8f4f 	dsb	sy
}
 8000866:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8000868:	bf00      	nop
 800086a:	e7fd      	b.n	8000868 <__NVIC_SystemReset+0x20>
 800086c:	e000ed00 	.word	0xe000ed00
 8000870:	05fa0004 	.word	0x05fa0004

08000874 <_Z10int2letterRc>:

extern uint32_t receivedDataTelnet[];
extern char receivedMACTelnet[];

void int2letter(char& digit)
{
 8000874:	b480      	push	{r7}
 8000876:	b083      	sub	sp, #12
 8000878:	af00      	add	r7, sp, #0
 800087a:	6078      	str	r0, [r7, #4]
	  if (digit <= 9) digit += 48;
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	781b      	ldrb	r3, [r3, #0]
 8000880:	2b09      	cmp	r3, #9
 8000882:	d806      	bhi.n	8000892 <_Z10int2letterRc+0x1e>
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	781b      	ldrb	r3, [r3, #0]
 8000888:	3330      	adds	r3, #48	; 0x30
 800088a:	b2da      	uxtb	r2, r3
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	701a      	strb	r2, [r3, #0]
	  else digit += 55;
	  return;
 8000890:	e006      	b.n	80008a0 <_Z10int2letterRc+0x2c>
	  else digit += 55;
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	781b      	ldrb	r3, [r3, #0]
 8000896:	3337      	adds	r3, #55	; 0x37
 8000898:	b2da      	uxtb	r2, r3
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	701a      	strb	r2, [r3, #0]
	  return;
 800089e:	bf00      	nop
}
 80008a0:	370c      	adds	r7, #12
 80008a2:	46bd      	mov	sp, r7
 80008a4:	bc80      	pop	{r7}
 80008a6:	4770      	bx	lr

080008a8 <_Z10letter2intRKc>:

uint8_t letter2int(const char& digit)
{
 80008a8:	b480      	push	{r7}
 80008aa:	b083      	sub	sp, #12
 80008ac:	af00      	add	r7, sp, #0
 80008ae:	6078      	str	r0, [r7, #4]
	if (digit >= '0' && digit <= '9')
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	781b      	ldrb	r3, [r3, #0]
 80008b4:	2b2f      	cmp	r3, #47	; 0x2f
 80008b6:	d908      	bls.n	80008ca <_Z10letter2intRKc+0x22>
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	781b      	ldrb	r3, [r3, #0]
 80008bc:	2b39      	cmp	r3, #57	; 0x39
 80008be:	d804      	bhi.n	80008ca <_Z10letter2intRKc+0x22>
	{
		return digit - 48;
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	781b      	ldrb	r3, [r3, #0]
 80008c4:	3b30      	subs	r3, #48	; 0x30
 80008c6:	b2db      	uxtb	r3, r3
 80008c8:	e01a      	b.n	8000900 <_Z10letter2intRKc+0x58>
	}
	else if (digit >= 'A' && digit <= 'F')
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	781b      	ldrb	r3, [r3, #0]
 80008ce:	2b40      	cmp	r3, #64	; 0x40
 80008d0:	d908      	bls.n	80008e4 <_Z10letter2intRKc+0x3c>
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	781b      	ldrb	r3, [r3, #0]
 80008d6:	2b46      	cmp	r3, #70	; 0x46
 80008d8:	d804      	bhi.n	80008e4 <_Z10letter2intRKc+0x3c>
	{
		return digit - 55;
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	781b      	ldrb	r3, [r3, #0]
 80008de:	3b37      	subs	r3, #55	; 0x37
 80008e0:	b2db      	uxtb	r3, r3
 80008e2:	e00d      	b.n	8000900 <_Z10letter2intRKc+0x58>
	}
	else if (digit >= 'a' && digit <= 'f')
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	781b      	ldrb	r3, [r3, #0]
 80008e8:	2b60      	cmp	r3, #96	; 0x60
 80008ea:	d908      	bls.n	80008fe <_Z10letter2intRKc+0x56>
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	781b      	ldrb	r3, [r3, #0]
 80008f0:	2b66      	cmp	r3, #102	; 0x66
 80008f2:	d804      	bhi.n	80008fe <_Z10letter2intRKc+0x56>
	{
		return digit - 87;
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	781b      	ldrb	r3, [r3, #0]
 80008f8:	3b57      	subs	r3, #87	; 0x57
 80008fa:	b2db      	uxtb	r3, r3
 80008fc:	e000      	b.n	8000900 <_Z10letter2intRKc+0x58>
	}
	else return 0;
 80008fe:	2300      	movs	r3, #0
}
 8000900:	4618      	mov	r0, r3
 8000902:	370c      	adds	r7, #12
 8000904:	46bd      	mov	sp, r7
 8000906:	bc80      	pop	{r7}
 8000908:	4770      	bx	lr
	...

0800090c <_Z8fillTextv>:

void fillText()
{
 800090c:	b580      	push	{r7, lr}
 800090e:	af00      	add	r7, sp, #0
	  textConnected[53] = crb.sipr0/100 + 48;
 8000910:	4bb4      	ldr	r3, [pc, #720]	; (8000be4 <_Z8fillTextv+0x2d8>)
 8000912:	7bdb      	ldrb	r3, [r3, #15]
 8000914:	4ab4      	ldr	r2, [pc, #720]	; (8000be8 <_Z8fillTextv+0x2dc>)
 8000916:	fba2 2303 	umull	r2, r3, r2, r3
 800091a:	095b      	lsrs	r3, r3, #5
 800091c:	b2db      	uxtb	r3, r3
 800091e:	3330      	adds	r3, #48	; 0x30
 8000920:	b2da      	uxtb	r2, r3
 8000922:	4bb2      	ldr	r3, [pc, #712]	; (8000bec <_Z8fillTextv+0x2e0>)
 8000924:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
	  textConnected[54] = (crb.sipr0/10)%10 + 48;
 8000928:	4bae      	ldr	r3, [pc, #696]	; (8000be4 <_Z8fillTextv+0x2d8>)
 800092a:	7bdb      	ldrb	r3, [r3, #15]
 800092c:	4ab0      	ldr	r2, [pc, #704]	; (8000bf0 <_Z8fillTextv+0x2e4>)
 800092e:	fba2 2303 	umull	r2, r3, r2, r3
 8000932:	08db      	lsrs	r3, r3, #3
 8000934:	b2da      	uxtb	r2, r3
 8000936:	4bae      	ldr	r3, [pc, #696]	; (8000bf0 <_Z8fillTextv+0x2e4>)
 8000938:	fba3 1302 	umull	r1, r3, r3, r2
 800093c:	08d9      	lsrs	r1, r3, #3
 800093e:	460b      	mov	r3, r1
 8000940:	009b      	lsls	r3, r3, #2
 8000942:	440b      	add	r3, r1
 8000944:	005b      	lsls	r3, r3, #1
 8000946:	1ad3      	subs	r3, r2, r3
 8000948:	b2db      	uxtb	r3, r3
 800094a:	3330      	adds	r3, #48	; 0x30
 800094c:	b2da      	uxtb	r2, r3
 800094e:	4ba7      	ldr	r3, [pc, #668]	; (8000bec <_Z8fillTextv+0x2e0>)
 8000950:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
	  textConnected[55] = crb.sipr0%10 + 48;
 8000954:	4ba3      	ldr	r3, [pc, #652]	; (8000be4 <_Z8fillTextv+0x2d8>)
 8000956:	7bda      	ldrb	r2, [r3, #15]
 8000958:	4ba5      	ldr	r3, [pc, #660]	; (8000bf0 <_Z8fillTextv+0x2e4>)
 800095a:	fba3 1302 	umull	r1, r3, r3, r2
 800095e:	08d9      	lsrs	r1, r3, #3
 8000960:	460b      	mov	r3, r1
 8000962:	009b      	lsls	r3, r3, #2
 8000964:	440b      	add	r3, r1
 8000966:	005b      	lsls	r3, r3, #1
 8000968:	1ad3      	subs	r3, r2, r3
 800096a:	b2db      	uxtb	r3, r3
 800096c:	3330      	adds	r3, #48	; 0x30
 800096e:	b2da      	uxtb	r2, r3
 8000970:	4b9e      	ldr	r3, [pc, #632]	; (8000bec <_Z8fillTextv+0x2e0>)
 8000972:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
	  text0[27] = crb.sipr1/100 + 48;
 8000976:	4b9b      	ldr	r3, [pc, #620]	; (8000be4 <_Z8fillTextv+0x2d8>)
 8000978:	7c1b      	ldrb	r3, [r3, #16]
 800097a:	4a9b      	ldr	r2, [pc, #620]	; (8000be8 <_Z8fillTextv+0x2dc>)
 800097c:	fba2 2303 	umull	r2, r3, r2, r3
 8000980:	095b      	lsrs	r3, r3, #5
 8000982:	b2db      	uxtb	r3, r3
 8000984:	3330      	adds	r3, #48	; 0x30
 8000986:	b2da      	uxtb	r2, r3
 8000988:	4b9a      	ldr	r3, [pc, #616]	; (8000bf4 <_Z8fillTextv+0x2e8>)
 800098a:	76da      	strb	r2, [r3, #27]
	  text0[28] = (crb.sipr1/10)%10 + 48;
 800098c:	4b95      	ldr	r3, [pc, #596]	; (8000be4 <_Z8fillTextv+0x2d8>)
 800098e:	7c1b      	ldrb	r3, [r3, #16]
 8000990:	4a97      	ldr	r2, [pc, #604]	; (8000bf0 <_Z8fillTextv+0x2e4>)
 8000992:	fba2 2303 	umull	r2, r3, r2, r3
 8000996:	08db      	lsrs	r3, r3, #3
 8000998:	b2da      	uxtb	r2, r3
 800099a:	4b95      	ldr	r3, [pc, #596]	; (8000bf0 <_Z8fillTextv+0x2e4>)
 800099c:	fba3 1302 	umull	r1, r3, r3, r2
 80009a0:	08d9      	lsrs	r1, r3, #3
 80009a2:	460b      	mov	r3, r1
 80009a4:	009b      	lsls	r3, r3, #2
 80009a6:	440b      	add	r3, r1
 80009a8:	005b      	lsls	r3, r3, #1
 80009aa:	1ad3      	subs	r3, r2, r3
 80009ac:	b2db      	uxtb	r3, r3
 80009ae:	3330      	adds	r3, #48	; 0x30
 80009b0:	b2da      	uxtb	r2, r3
 80009b2:	4b90      	ldr	r3, [pc, #576]	; (8000bf4 <_Z8fillTextv+0x2e8>)
 80009b4:	771a      	strb	r2, [r3, #28]
	  text0[29] = crb.sipr1%10 + 48;
 80009b6:	4b8b      	ldr	r3, [pc, #556]	; (8000be4 <_Z8fillTextv+0x2d8>)
 80009b8:	7c1a      	ldrb	r2, [r3, #16]
 80009ba:	4b8d      	ldr	r3, [pc, #564]	; (8000bf0 <_Z8fillTextv+0x2e4>)
 80009bc:	fba3 1302 	umull	r1, r3, r3, r2
 80009c0:	08d9      	lsrs	r1, r3, #3
 80009c2:	460b      	mov	r3, r1
 80009c4:	009b      	lsls	r3, r3, #2
 80009c6:	440b      	add	r3, r1
 80009c8:	005b      	lsls	r3, r3, #1
 80009ca:	1ad3      	subs	r3, r2, r3
 80009cc:	b2db      	uxtb	r3, r3
 80009ce:	3330      	adds	r3, #48	; 0x30
 80009d0:	b2da      	uxtb	r2, r3
 80009d2:	4b88      	ldr	r3, [pc, #544]	; (8000bf4 <_Z8fillTextv+0x2e8>)
 80009d4:	775a      	strb	r2, [r3, #29]
	  text1[27] = crb.sipr2/100 + 48;
 80009d6:	4b83      	ldr	r3, [pc, #524]	; (8000be4 <_Z8fillTextv+0x2d8>)
 80009d8:	7c5b      	ldrb	r3, [r3, #17]
 80009da:	4a83      	ldr	r2, [pc, #524]	; (8000be8 <_Z8fillTextv+0x2dc>)
 80009dc:	fba2 2303 	umull	r2, r3, r2, r3
 80009e0:	095b      	lsrs	r3, r3, #5
 80009e2:	b2db      	uxtb	r3, r3
 80009e4:	3330      	adds	r3, #48	; 0x30
 80009e6:	b2da      	uxtb	r2, r3
 80009e8:	4b83      	ldr	r3, [pc, #524]	; (8000bf8 <_Z8fillTextv+0x2ec>)
 80009ea:	76da      	strb	r2, [r3, #27]
	  text1[28] = (crb.sipr2/10)%10 + 48;
 80009ec:	4b7d      	ldr	r3, [pc, #500]	; (8000be4 <_Z8fillTextv+0x2d8>)
 80009ee:	7c5b      	ldrb	r3, [r3, #17]
 80009f0:	4a7f      	ldr	r2, [pc, #508]	; (8000bf0 <_Z8fillTextv+0x2e4>)
 80009f2:	fba2 2303 	umull	r2, r3, r2, r3
 80009f6:	08db      	lsrs	r3, r3, #3
 80009f8:	b2da      	uxtb	r2, r3
 80009fa:	4b7d      	ldr	r3, [pc, #500]	; (8000bf0 <_Z8fillTextv+0x2e4>)
 80009fc:	fba3 1302 	umull	r1, r3, r3, r2
 8000a00:	08d9      	lsrs	r1, r3, #3
 8000a02:	460b      	mov	r3, r1
 8000a04:	009b      	lsls	r3, r3, #2
 8000a06:	440b      	add	r3, r1
 8000a08:	005b      	lsls	r3, r3, #1
 8000a0a:	1ad3      	subs	r3, r2, r3
 8000a0c:	b2db      	uxtb	r3, r3
 8000a0e:	3330      	adds	r3, #48	; 0x30
 8000a10:	b2da      	uxtb	r2, r3
 8000a12:	4b79      	ldr	r3, [pc, #484]	; (8000bf8 <_Z8fillTextv+0x2ec>)
 8000a14:	771a      	strb	r2, [r3, #28]
	  text1[29] = crb.sipr2%10 + 48;
 8000a16:	4b73      	ldr	r3, [pc, #460]	; (8000be4 <_Z8fillTextv+0x2d8>)
 8000a18:	7c5a      	ldrb	r2, [r3, #17]
 8000a1a:	4b75      	ldr	r3, [pc, #468]	; (8000bf0 <_Z8fillTextv+0x2e4>)
 8000a1c:	fba3 1302 	umull	r1, r3, r3, r2
 8000a20:	08d9      	lsrs	r1, r3, #3
 8000a22:	460b      	mov	r3, r1
 8000a24:	009b      	lsls	r3, r3, #2
 8000a26:	440b      	add	r3, r1
 8000a28:	005b      	lsls	r3, r3, #1
 8000a2a:	1ad3      	subs	r3, r2, r3
 8000a2c:	b2db      	uxtb	r3, r3
 8000a2e:	3330      	adds	r3, #48	; 0x30
 8000a30:	b2da      	uxtb	r2, r3
 8000a32:	4b71      	ldr	r3, [pc, #452]	; (8000bf8 <_Z8fillTextv+0x2ec>)
 8000a34:	775a      	strb	r2, [r3, #29]
	  text2[27] = crb.sipr3/100 + 48;
 8000a36:	4b6b      	ldr	r3, [pc, #428]	; (8000be4 <_Z8fillTextv+0x2d8>)
 8000a38:	7c9b      	ldrb	r3, [r3, #18]
 8000a3a:	4a6b      	ldr	r2, [pc, #428]	; (8000be8 <_Z8fillTextv+0x2dc>)
 8000a3c:	fba2 2303 	umull	r2, r3, r2, r3
 8000a40:	095b      	lsrs	r3, r3, #5
 8000a42:	b2db      	uxtb	r3, r3
 8000a44:	3330      	adds	r3, #48	; 0x30
 8000a46:	b2da      	uxtb	r2, r3
 8000a48:	4b6c      	ldr	r3, [pc, #432]	; (8000bfc <_Z8fillTextv+0x2f0>)
 8000a4a:	76da      	strb	r2, [r3, #27]
	  text2[28] = (crb.sipr3/10)%10 + 48;
 8000a4c:	4b65      	ldr	r3, [pc, #404]	; (8000be4 <_Z8fillTextv+0x2d8>)
 8000a4e:	7c9b      	ldrb	r3, [r3, #18]
 8000a50:	4a67      	ldr	r2, [pc, #412]	; (8000bf0 <_Z8fillTextv+0x2e4>)
 8000a52:	fba2 2303 	umull	r2, r3, r2, r3
 8000a56:	08db      	lsrs	r3, r3, #3
 8000a58:	b2da      	uxtb	r2, r3
 8000a5a:	4b65      	ldr	r3, [pc, #404]	; (8000bf0 <_Z8fillTextv+0x2e4>)
 8000a5c:	fba3 1302 	umull	r1, r3, r3, r2
 8000a60:	08d9      	lsrs	r1, r3, #3
 8000a62:	460b      	mov	r3, r1
 8000a64:	009b      	lsls	r3, r3, #2
 8000a66:	440b      	add	r3, r1
 8000a68:	005b      	lsls	r3, r3, #1
 8000a6a:	1ad3      	subs	r3, r2, r3
 8000a6c:	b2db      	uxtb	r3, r3
 8000a6e:	3330      	adds	r3, #48	; 0x30
 8000a70:	b2da      	uxtb	r2, r3
 8000a72:	4b62      	ldr	r3, [pc, #392]	; (8000bfc <_Z8fillTextv+0x2f0>)
 8000a74:	771a      	strb	r2, [r3, #28]
	  text2[29] = crb.sipr3%10 + 48;
 8000a76:	4b5b      	ldr	r3, [pc, #364]	; (8000be4 <_Z8fillTextv+0x2d8>)
 8000a78:	7c9a      	ldrb	r2, [r3, #18]
 8000a7a:	4b5d      	ldr	r3, [pc, #372]	; (8000bf0 <_Z8fillTextv+0x2e4>)
 8000a7c:	fba3 1302 	umull	r1, r3, r3, r2
 8000a80:	08d9      	lsrs	r1, r3, #3
 8000a82:	460b      	mov	r3, r1
 8000a84:	009b      	lsls	r3, r3, #2
 8000a86:	440b      	add	r3, r1
 8000a88:	005b      	lsls	r3, r3, #1
 8000a8a:	1ad3      	subs	r3, r2, r3
 8000a8c:	b2db      	uxtb	r3, r3
 8000a8e:	3330      	adds	r3, #48	; 0x30
 8000a90:	b2da      	uxtb	r2, r3
 8000a92:	4b5a      	ldr	r3, [pc, #360]	; (8000bfc <_Z8fillTextv+0x2f0>)
 8000a94:	775a      	strb	r2, [r3, #29]

	  text3[36] = crb.subr0/100 + 48;
 8000a96:	4b53      	ldr	r3, [pc, #332]	; (8000be4 <_Z8fillTextv+0x2d8>)
 8000a98:	795b      	ldrb	r3, [r3, #5]
 8000a9a:	4a53      	ldr	r2, [pc, #332]	; (8000be8 <_Z8fillTextv+0x2dc>)
 8000a9c:	fba2 2303 	umull	r2, r3, r2, r3
 8000aa0:	095b      	lsrs	r3, r3, #5
 8000aa2:	b2db      	uxtb	r3, r3
 8000aa4:	3330      	adds	r3, #48	; 0x30
 8000aa6:	b2da      	uxtb	r2, r3
 8000aa8:	4b55      	ldr	r3, [pc, #340]	; (8000c00 <_Z8fillTextv+0x2f4>)
 8000aaa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	  text3[37] = (crb.subr0/10)%10 + 48;
 8000aae:	4b4d      	ldr	r3, [pc, #308]	; (8000be4 <_Z8fillTextv+0x2d8>)
 8000ab0:	795b      	ldrb	r3, [r3, #5]
 8000ab2:	4a4f      	ldr	r2, [pc, #316]	; (8000bf0 <_Z8fillTextv+0x2e4>)
 8000ab4:	fba2 2303 	umull	r2, r3, r2, r3
 8000ab8:	08db      	lsrs	r3, r3, #3
 8000aba:	b2da      	uxtb	r2, r3
 8000abc:	4b4c      	ldr	r3, [pc, #304]	; (8000bf0 <_Z8fillTextv+0x2e4>)
 8000abe:	fba3 1302 	umull	r1, r3, r3, r2
 8000ac2:	08d9      	lsrs	r1, r3, #3
 8000ac4:	460b      	mov	r3, r1
 8000ac6:	009b      	lsls	r3, r3, #2
 8000ac8:	440b      	add	r3, r1
 8000aca:	005b      	lsls	r3, r3, #1
 8000acc:	1ad3      	subs	r3, r2, r3
 8000ace:	b2db      	uxtb	r3, r3
 8000ad0:	3330      	adds	r3, #48	; 0x30
 8000ad2:	b2da      	uxtb	r2, r3
 8000ad4:	4b4a      	ldr	r3, [pc, #296]	; (8000c00 <_Z8fillTextv+0x2f4>)
 8000ad6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	  text3[38] = crb.subr0%10 + 48;
 8000ada:	4b42      	ldr	r3, [pc, #264]	; (8000be4 <_Z8fillTextv+0x2d8>)
 8000adc:	795a      	ldrb	r2, [r3, #5]
 8000ade:	4b44      	ldr	r3, [pc, #272]	; (8000bf0 <_Z8fillTextv+0x2e4>)
 8000ae0:	fba3 1302 	umull	r1, r3, r3, r2
 8000ae4:	08d9      	lsrs	r1, r3, #3
 8000ae6:	460b      	mov	r3, r1
 8000ae8:	009b      	lsls	r3, r3, #2
 8000aea:	440b      	add	r3, r1
 8000aec:	005b      	lsls	r3, r3, #1
 8000aee:	1ad3      	subs	r3, r2, r3
 8000af0:	b2db      	uxtb	r3, r3
 8000af2:	3330      	adds	r3, #48	; 0x30
 8000af4:	b2da      	uxtb	r2, r3
 8000af6:	4b42      	ldr	r3, [pc, #264]	; (8000c00 <_Z8fillTextv+0x2f4>)
 8000af8:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
	  text4[36] = crb.subr1/100 + 48;
 8000afc:	4b39      	ldr	r3, [pc, #228]	; (8000be4 <_Z8fillTextv+0x2d8>)
 8000afe:	799b      	ldrb	r3, [r3, #6]
 8000b00:	4a39      	ldr	r2, [pc, #228]	; (8000be8 <_Z8fillTextv+0x2dc>)
 8000b02:	fba2 2303 	umull	r2, r3, r2, r3
 8000b06:	095b      	lsrs	r3, r3, #5
 8000b08:	b2db      	uxtb	r3, r3
 8000b0a:	3330      	adds	r3, #48	; 0x30
 8000b0c:	b2da      	uxtb	r2, r3
 8000b0e:	4b3d      	ldr	r3, [pc, #244]	; (8000c04 <_Z8fillTextv+0x2f8>)
 8000b10:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	  text4[37] = (crb.subr1/10)%10 + 48;
 8000b14:	4b33      	ldr	r3, [pc, #204]	; (8000be4 <_Z8fillTextv+0x2d8>)
 8000b16:	799b      	ldrb	r3, [r3, #6]
 8000b18:	4a35      	ldr	r2, [pc, #212]	; (8000bf0 <_Z8fillTextv+0x2e4>)
 8000b1a:	fba2 2303 	umull	r2, r3, r2, r3
 8000b1e:	08db      	lsrs	r3, r3, #3
 8000b20:	b2da      	uxtb	r2, r3
 8000b22:	4b33      	ldr	r3, [pc, #204]	; (8000bf0 <_Z8fillTextv+0x2e4>)
 8000b24:	fba3 1302 	umull	r1, r3, r3, r2
 8000b28:	08d9      	lsrs	r1, r3, #3
 8000b2a:	460b      	mov	r3, r1
 8000b2c:	009b      	lsls	r3, r3, #2
 8000b2e:	440b      	add	r3, r1
 8000b30:	005b      	lsls	r3, r3, #1
 8000b32:	1ad3      	subs	r3, r2, r3
 8000b34:	b2db      	uxtb	r3, r3
 8000b36:	3330      	adds	r3, #48	; 0x30
 8000b38:	b2da      	uxtb	r2, r3
 8000b3a:	4b32      	ldr	r3, [pc, #200]	; (8000c04 <_Z8fillTextv+0x2f8>)
 8000b3c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	  text4[38] = crb.subr1%10 + 48;
 8000b40:	4b28      	ldr	r3, [pc, #160]	; (8000be4 <_Z8fillTextv+0x2d8>)
 8000b42:	799a      	ldrb	r2, [r3, #6]
 8000b44:	4b2a      	ldr	r3, [pc, #168]	; (8000bf0 <_Z8fillTextv+0x2e4>)
 8000b46:	fba3 1302 	umull	r1, r3, r3, r2
 8000b4a:	08d9      	lsrs	r1, r3, #3
 8000b4c:	460b      	mov	r3, r1
 8000b4e:	009b      	lsls	r3, r3, #2
 8000b50:	440b      	add	r3, r1
 8000b52:	005b      	lsls	r3, r3, #1
 8000b54:	1ad3      	subs	r3, r2, r3
 8000b56:	b2db      	uxtb	r3, r3
 8000b58:	3330      	adds	r3, #48	; 0x30
 8000b5a:	b2da      	uxtb	r2, r3
 8000b5c:	4b29      	ldr	r3, [pc, #164]	; (8000c04 <_Z8fillTextv+0x2f8>)
 8000b5e:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
	  text5[36] = crb.subr2/100 + 48;
 8000b62:	4b20      	ldr	r3, [pc, #128]	; (8000be4 <_Z8fillTextv+0x2d8>)
 8000b64:	79db      	ldrb	r3, [r3, #7]
 8000b66:	4a20      	ldr	r2, [pc, #128]	; (8000be8 <_Z8fillTextv+0x2dc>)
 8000b68:	fba2 2303 	umull	r2, r3, r2, r3
 8000b6c:	095b      	lsrs	r3, r3, #5
 8000b6e:	b2db      	uxtb	r3, r3
 8000b70:	3330      	adds	r3, #48	; 0x30
 8000b72:	b2da      	uxtb	r2, r3
 8000b74:	4b24      	ldr	r3, [pc, #144]	; (8000c08 <_Z8fillTextv+0x2fc>)
 8000b76:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	  text5[37] = (crb.subr2/10)%10 + 48;
 8000b7a:	4b1a      	ldr	r3, [pc, #104]	; (8000be4 <_Z8fillTextv+0x2d8>)
 8000b7c:	79db      	ldrb	r3, [r3, #7]
 8000b7e:	4a1c      	ldr	r2, [pc, #112]	; (8000bf0 <_Z8fillTextv+0x2e4>)
 8000b80:	fba2 2303 	umull	r2, r3, r2, r3
 8000b84:	08db      	lsrs	r3, r3, #3
 8000b86:	b2da      	uxtb	r2, r3
 8000b88:	4b19      	ldr	r3, [pc, #100]	; (8000bf0 <_Z8fillTextv+0x2e4>)
 8000b8a:	fba3 1302 	umull	r1, r3, r3, r2
 8000b8e:	08d9      	lsrs	r1, r3, #3
 8000b90:	460b      	mov	r3, r1
 8000b92:	009b      	lsls	r3, r3, #2
 8000b94:	440b      	add	r3, r1
 8000b96:	005b      	lsls	r3, r3, #1
 8000b98:	1ad3      	subs	r3, r2, r3
 8000b9a:	b2db      	uxtb	r3, r3
 8000b9c:	3330      	adds	r3, #48	; 0x30
 8000b9e:	b2da      	uxtb	r2, r3
 8000ba0:	4b19      	ldr	r3, [pc, #100]	; (8000c08 <_Z8fillTextv+0x2fc>)
 8000ba2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	  text5[38] = crb.subr2%10 + 48;
 8000ba6:	4b0f      	ldr	r3, [pc, #60]	; (8000be4 <_Z8fillTextv+0x2d8>)
 8000ba8:	79da      	ldrb	r2, [r3, #7]
 8000baa:	4b11      	ldr	r3, [pc, #68]	; (8000bf0 <_Z8fillTextv+0x2e4>)
 8000bac:	fba3 1302 	umull	r1, r3, r3, r2
 8000bb0:	08d9      	lsrs	r1, r3, #3
 8000bb2:	460b      	mov	r3, r1
 8000bb4:	009b      	lsls	r3, r3, #2
 8000bb6:	440b      	add	r3, r1
 8000bb8:	005b      	lsls	r3, r3, #1
 8000bba:	1ad3      	subs	r3, r2, r3
 8000bbc:	b2db      	uxtb	r3, r3
 8000bbe:	3330      	adds	r3, #48	; 0x30
 8000bc0:	b2da      	uxtb	r2, r3
 8000bc2:	4b11      	ldr	r3, [pc, #68]	; (8000c08 <_Z8fillTextv+0x2fc>)
 8000bc4:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
	  text6[36] = crb.subr3/100 + 48;
 8000bc8:	4b06      	ldr	r3, [pc, #24]	; (8000be4 <_Z8fillTextv+0x2d8>)
 8000bca:	7a1b      	ldrb	r3, [r3, #8]
 8000bcc:	4a06      	ldr	r2, [pc, #24]	; (8000be8 <_Z8fillTextv+0x2dc>)
 8000bce:	fba2 2303 	umull	r2, r3, r2, r3
 8000bd2:	095b      	lsrs	r3, r3, #5
 8000bd4:	b2db      	uxtb	r3, r3
 8000bd6:	3330      	adds	r3, #48	; 0x30
 8000bd8:	b2da      	uxtb	r2, r3
 8000bda:	4b0c      	ldr	r3, [pc, #48]	; (8000c0c <_Z8fillTextv+0x300>)
 8000bdc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8000be0:	e016      	b.n	8000c10 <_Z8fillTextv+0x304>
 8000be2:	bf00      	nop
 8000be4:	20000000 	.word	0x20000000
 8000be8:	51eb851f 	.word	0x51eb851f
 8000bec:	200000f0 	.word	0x200000f0
 8000bf0:	cccccccd 	.word	0xcccccccd
 8000bf4:	2000012c 	.word	0x2000012c
 8000bf8:	20000150 	.word	0x20000150
 8000bfc:	20000174 	.word	0x20000174
 8000c00:	20000198 	.word	0x20000198
 8000c04:	200001c4 	.word	0x200001c4
 8000c08:	200001f0 	.word	0x200001f0
 8000c0c:	2000021c 	.word	0x2000021c
	  text6[37] = (crb.subr3/10)%10 + 48;
 8000c10:	4b4d      	ldr	r3, [pc, #308]	; (8000d48 <_Z8fillTextv+0x43c>)
 8000c12:	7a1b      	ldrb	r3, [r3, #8]
 8000c14:	4a4d      	ldr	r2, [pc, #308]	; (8000d4c <_Z8fillTextv+0x440>)
 8000c16:	fba2 2303 	umull	r2, r3, r2, r3
 8000c1a:	08db      	lsrs	r3, r3, #3
 8000c1c:	b2da      	uxtb	r2, r3
 8000c1e:	4b4b      	ldr	r3, [pc, #300]	; (8000d4c <_Z8fillTextv+0x440>)
 8000c20:	fba3 1302 	umull	r1, r3, r3, r2
 8000c24:	08d9      	lsrs	r1, r3, #3
 8000c26:	460b      	mov	r3, r1
 8000c28:	009b      	lsls	r3, r3, #2
 8000c2a:	440b      	add	r3, r1
 8000c2c:	005b      	lsls	r3, r3, #1
 8000c2e:	1ad3      	subs	r3, r2, r3
 8000c30:	b2db      	uxtb	r3, r3
 8000c32:	3330      	adds	r3, #48	; 0x30
 8000c34:	b2da      	uxtb	r2, r3
 8000c36:	4b46      	ldr	r3, [pc, #280]	; (8000d50 <_Z8fillTextv+0x444>)
 8000c38:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	  text6[38] = crb.subr3%10 + 48;
 8000c3c:	4b42      	ldr	r3, [pc, #264]	; (8000d48 <_Z8fillTextv+0x43c>)
 8000c3e:	7a1a      	ldrb	r2, [r3, #8]
 8000c40:	4b42      	ldr	r3, [pc, #264]	; (8000d4c <_Z8fillTextv+0x440>)
 8000c42:	fba3 1302 	umull	r1, r3, r3, r2
 8000c46:	08d9      	lsrs	r1, r3, #3
 8000c48:	460b      	mov	r3, r1
 8000c4a:	009b      	lsls	r3, r3, #2
 8000c4c:	440b      	add	r3, r1
 8000c4e:	005b      	lsls	r3, r3, #1
 8000c50:	1ad3      	subs	r3, r2, r3
 8000c52:	b2db      	uxtb	r3, r3
 8000c54:	3330      	adds	r3, #48	; 0x30
 8000c56:	b2da      	uxtb	r2, r3
 8000c58:	4b3d      	ldr	r3, [pc, #244]	; (8000d50 <_Z8fillTextv+0x444>)
 8000c5a:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

	  text7[30] = crb.shar0 / 16;
 8000c5e:	4b3a      	ldr	r3, [pc, #232]	; (8000d48 <_Z8fillTextv+0x43c>)
 8000c60:	7a5b      	ldrb	r3, [r3, #9]
 8000c62:	091b      	lsrs	r3, r3, #4
 8000c64:	b2da      	uxtb	r2, r3
 8000c66:	4b3b      	ldr	r3, [pc, #236]	; (8000d54 <_Z8fillTextv+0x448>)
 8000c68:	779a      	strb	r2, [r3, #30]
	  int2letter(text7[30]);
 8000c6a:	483b      	ldr	r0, [pc, #236]	; (8000d58 <_Z8fillTextv+0x44c>)
 8000c6c:	f7ff fe02 	bl	8000874 <_Z10int2letterRc>
	  text7[31] = crb.shar0 % 16;
 8000c70:	4b35      	ldr	r3, [pc, #212]	; (8000d48 <_Z8fillTextv+0x43c>)
 8000c72:	7a5b      	ldrb	r3, [r3, #9]
 8000c74:	f003 030f 	and.w	r3, r3, #15
 8000c78:	b2da      	uxtb	r2, r3
 8000c7a:	4b36      	ldr	r3, [pc, #216]	; (8000d54 <_Z8fillTextv+0x448>)
 8000c7c:	77da      	strb	r2, [r3, #31]
	  int2letter(text7[31]);
 8000c7e:	4837      	ldr	r0, [pc, #220]	; (8000d5c <_Z8fillTextv+0x450>)
 8000c80:	f7ff fdf8 	bl	8000874 <_Z10int2letterRc>

	  text8[30] = crb.shar1 / 16;
 8000c84:	4b30      	ldr	r3, [pc, #192]	; (8000d48 <_Z8fillTextv+0x43c>)
 8000c86:	7a9b      	ldrb	r3, [r3, #10]
 8000c88:	091b      	lsrs	r3, r3, #4
 8000c8a:	b2da      	uxtb	r2, r3
 8000c8c:	4b34      	ldr	r3, [pc, #208]	; (8000d60 <_Z8fillTextv+0x454>)
 8000c8e:	779a      	strb	r2, [r3, #30]
	  int2letter(text8[30]);
 8000c90:	4834      	ldr	r0, [pc, #208]	; (8000d64 <_Z8fillTextv+0x458>)
 8000c92:	f7ff fdef 	bl	8000874 <_Z10int2letterRc>
	  text8[31] = crb.shar1 % 16;
 8000c96:	4b2c      	ldr	r3, [pc, #176]	; (8000d48 <_Z8fillTextv+0x43c>)
 8000c98:	7a9b      	ldrb	r3, [r3, #10]
 8000c9a:	f003 030f 	and.w	r3, r3, #15
 8000c9e:	b2da      	uxtb	r2, r3
 8000ca0:	4b2f      	ldr	r3, [pc, #188]	; (8000d60 <_Z8fillTextv+0x454>)
 8000ca2:	77da      	strb	r2, [r3, #31]
	  int2letter(text8[31]);
 8000ca4:	4830      	ldr	r0, [pc, #192]	; (8000d68 <_Z8fillTextv+0x45c>)
 8000ca6:	f7ff fde5 	bl	8000874 <_Z10int2letterRc>

	  text9[30] = crb.shar2 / 16;
 8000caa:	4b27      	ldr	r3, [pc, #156]	; (8000d48 <_Z8fillTextv+0x43c>)
 8000cac:	7adb      	ldrb	r3, [r3, #11]
 8000cae:	091b      	lsrs	r3, r3, #4
 8000cb0:	b2da      	uxtb	r2, r3
 8000cb2:	4b2e      	ldr	r3, [pc, #184]	; (8000d6c <_Z8fillTextv+0x460>)
 8000cb4:	779a      	strb	r2, [r3, #30]
	  int2letter(text9[30]);
 8000cb6:	482e      	ldr	r0, [pc, #184]	; (8000d70 <_Z8fillTextv+0x464>)
 8000cb8:	f7ff fddc 	bl	8000874 <_Z10int2letterRc>
	  text9[31] = crb.shar2 % 16;
 8000cbc:	4b22      	ldr	r3, [pc, #136]	; (8000d48 <_Z8fillTextv+0x43c>)
 8000cbe:	7adb      	ldrb	r3, [r3, #11]
 8000cc0:	f003 030f 	and.w	r3, r3, #15
 8000cc4:	b2da      	uxtb	r2, r3
 8000cc6:	4b29      	ldr	r3, [pc, #164]	; (8000d6c <_Z8fillTextv+0x460>)
 8000cc8:	77da      	strb	r2, [r3, #31]
	  int2letter(text9[31]);
 8000cca:	482a      	ldr	r0, [pc, #168]	; (8000d74 <_Z8fillTextv+0x468>)
 8000ccc:	f7ff fdd2 	bl	8000874 <_Z10int2letterRc>

	  text10[30] = crb.shar3 / 16;
 8000cd0:	4b1d      	ldr	r3, [pc, #116]	; (8000d48 <_Z8fillTextv+0x43c>)
 8000cd2:	7b1b      	ldrb	r3, [r3, #12]
 8000cd4:	091b      	lsrs	r3, r3, #4
 8000cd6:	b2da      	uxtb	r2, r3
 8000cd8:	4b27      	ldr	r3, [pc, #156]	; (8000d78 <_Z8fillTextv+0x46c>)
 8000cda:	779a      	strb	r2, [r3, #30]
	  int2letter(text10[30]);
 8000cdc:	4827      	ldr	r0, [pc, #156]	; (8000d7c <_Z8fillTextv+0x470>)
 8000cde:	f7ff fdc9 	bl	8000874 <_Z10int2letterRc>
	  text10[31] = crb.shar3 % 16;
 8000ce2:	4b19      	ldr	r3, [pc, #100]	; (8000d48 <_Z8fillTextv+0x43c>)
 8000ce4:	7b1b      	ldrb	r3, [r3, #12]
 8000ce6:	f003 030f 	and.w	r3, r3, #15
 8000cea:	b2da      	uxtb	r2, r3
 8000cec:	4b22      	ldr	r3, [pc, #136]	; (8000d78 <_Z8fillTextv+0x46c>)
 8000cee:	77da      	strb	r2, [r3, #31]
	  int2letter(text10[31]);
 8000cf0:	4823      	ldr	r0, [pc, #140]	; (8000d80 <_Z8fillTextv+0x474>)
 8000cf2:	f7ff fdbf 	bl	8000874 <_Z10int2letterRc>

	  text11[30] = crb.shar4 / 16;
 8000cf6:	4b14      	ldr	r3, [pc, #80]	; (8000d48 <_Z8fillTextv+0x43c>)
 8000cf8:	7b5b      	ldrb	r3, [r3, #13]
 8000cfa:	091b      	lsrs	r3, r3, #4
 8000cfc:	b2da      	uxtb	r2, r3
 8000cfe:	4b21      	ldr	r3, [pc, #132]	; (8000d84 <_Z8fillTextv+0x478>)
 8000d00:	779a      	strb	r2, [r3, #30]
	  int2letter(text11[30]);
 8000d02:	4821      	ldr	r0, [pc, #132]	; (8000d88 <_Z8fillTextv+0x47c>)
 8000d04:	f7ff fdb6 	bl	8000874 <_Z10int2letterRc>
	  text11[31] = crb.shar4 % 16;
 8000d08:	4b0f      	ldr	r3, [pc, #60]	; (8000d48 <_Z8fillTextv+0x43c>)
 8000d0a:	7b5b      	ldrb	r3, [r3, #13]
 8000d0c:	f003 030f 	and.w	r3, r3, #15
 8000d10:	b2da      	uxtb	r2, r3
 8000d12:	4b1c      	ldr	r3, [pc, #112]	; (8000d84 <_Z8fillTextv+0x478>)
 8000d14:	77da      	strb	r2, [r3, #31]
	  int2letter(text11[31]);
 8000d16:	481d      	ldr	r0, [pc, #116]	; (8000d8c <_Z8fillTextv+0x480>)
 8000d18:	f7ff fdac 	bl	8000874 <_Z10int2letterRc>

	  text12[30] = crb.shar5 / 16;
 8000d1c:	4b0a      	ldr	r3, [pc, #40]	; (8000d48 <_Z8fillTextv+0x43c>)
 8000d1e:	7b9b      	ldrb	r3, [r3, #14]
 8000d20:	091b      	lsrs	r3, r3, #4
 8000d22:	b2da      	uxtb	r2, r3
 8000d24:	4b1a      	ldr	r3, [pc, #104]	; (8000d90 <_Z8fillTextv+0x484>)
 8000d26:	779a      	strb	r2, [r3, #30]
	  int2letter(text12[30]);
 8000d28:	481a      	ldr	r0, [pc, #104]	; (8000d94 <_Z8fillTextv+0x488>)
 8000d2a:	f7ff fda3 	bl	8000874 <_Z10int2letterRc>
	  text12[31] = crb.shar5 % 16;
 8000d2e:	4b06      	ldr	r3, [pc, #24]	; (8000d48 <_Z8fillTextv+0x43c>)
 8000d30:	7b9b      	ldrb	r3, [r3, #14]
 8000d32:	f003 030f 	and.w	r3, r3, #15
 8000d36:	b2da      	uxtb	r2, r3
 8000d38:	4b15      	ldr	r3, [pc, #84]	; (8000d90 <_Z8fillTextv+0x484>)
 8000d3a:	77da      	strb	r2, [r3, #31]
	  int2letter(text12[31]);
 8000d3c:	4816      	ldr	r0, [pc, #88]	; (8000d98 <_Z8fillTextv+0x48c>)
 8000d3e:	f7ff fd99 	bl	8000874 <_Z10int2letterRc>
	  return;
 8000d42:	bf00      	nop
}
 8000d44:	bd80      	pop	{r7, pc}
 8000d46:	bf00      	nop
 8000d48:	20000000 	.word	0x20000000
 8000d4c:	cccccccd 	.word	0xcccccccd
 8000d50:	2000021c 	.word	0x2000021c
 8000d54:	20000248 	.word	0x20000248
 8000d58:	20000266 	.word	0x20000266
 8000d5c:	20000267 	.word	0x20000267
 8000d60:	2000026c 	.word	0x2000026c
 8000d64:	2000028a 	.word	0x2000028a
 8000d68:	2000028b 	.word	0x2000028b
 8000d6c:	20000290 	.word	0x20000290
 8000d70:	200002ae 	.word	0x200002ae
 8000d74:	200002af 	.word	0x200002af
 8000d78:	200002b4 	.word	0x200002b4
 8000d7c:	200002d2 	.word	0x200002d2
 8000d80:	200002d3 	.word	0x200002d3
 8000d84:	200002d8 	.word	0x200002d8
 8000d88:	200002f6 	.word	0x200002f6
 8000d8c:	200002f7 	.word	0x200002f7
 8000d90:	200002fc 	.word	0x200002fc
 8000d94:	2000031a 	.word	0x2000031a
 8000d98:	2000031b 	.word	0x2000031b

08000d9c <_Z10fillText13v>:

void fillText13()
{
 8000d9c:	b480      	push	{r7}
 8000d9e:	af00      	add	r7, sp, #0
	if (receivedDataTelnet[0] > 0 && receivedDataTelnet[0] < 256)
 8000da0:	4b8c      	ldr	r3, [pc, #560]	; (8000fd4 <_Z10fillText13v+0x238>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d036      	beq.n	8000e16 <_Z10fillText13v+0x7a>
 8000da8:	4b8a      	ldr	r3, [pc, #552]	; (8000fd4 <_Z10fillText13v+0x238>)
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	2bff      	cmp	r3, #255	; 0xff
 8000dae:	d832      	bhi.n	8000e16 <_Z10fillText13v+0x7a>
	{
		text13[35] = receivedDataTelnet[0] / 100 + 48;
 8000db0:	4b88      	ldr	r3, [pc, #544]	; (8000fd4 <_Z10fillText13v+0x238>)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	4a88      	ldr	r2, [pc, #544]	; (8000fd8 <_Z10fillText13v+0x23c>)
 8000db6:	fba2 2303 	umull	r2, r3, r2, r3
 8000dba:	095b      	lsrs	r3, r3, #5
 8000dbc:	b2db      	uxtb	r3, r3
 8000dbe:	3330      	adds	r3, #48	; 0x30
 8000dc0:	b2da      	uxtb	r2, r3
 8000dc2:	4b86      	ldr	r3, [pc, #536]	; (8000fdc <_Z10fillText13v+0x240>)
 8000dc4:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
		text13[36] = (receivedDataTelnet[0] / 10) % 10 + 48;
 8000dc8:	4b82      	ldr	r3, [pc, #520]	; (8000fd4 <_Z10fillText13v+0x238>)
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	4a84      	ldr	r2, [pc, #528]	; (8000fe0 <_Z10fillText13v+0x244>)
 8000dce:	fba2 2303 	umull	r2, r3, r2, r3
 8000dd2:	08d9      	lsrs	r1, r3, #3
 8000dd4:	4b82      	ldr	r3, [pc, #520]	; (8000fe0 <_Z10fillText13v+0x244>)
 8000dd6:	fba3 2301 	umull	r2, r3, r3, r1
 8000dda:	08da      	lsrs	r2, r3, #3
 8000ddc:	4613      	mov	r3, r2
 8000dde:	009b      	lsls	r3, r3, #2
 8000de0:	4413      	add	r3, r2
 8000de2:	005b      	lsls	r3, r3, #1
 8000de4:	1aca      	subs	r2, r1, r3
 8000de6:	b2d3      	uxtb	r3, r2
 8000de8:	3330      	adds	r3, #48	; 0x30
 8000dea:	b2da      	uxtb	r2, r3
 8000dec:	4b7b      	ldr	r3, [pc, #492]	; (8000fdc <_Z10fillText13v+0x240>)
 8000dee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		text13[37] = receivedDataTelnet[0] % 10 + 48;
 8000df2:	4b78      	ldr	r3, [pc, #480]	; (8000fd4 <_Z10fillText13v+0x238>)
 8000df4:	6819      	ldr	r1, [r3, #0]
 8000df6:	4b7a      	ldr	r3, [pc, #488]	; (8000fe0 <_Z10fillText13v+0x244>)
 8000df8:	fba3 2301 	umull	r2, r3, r3, r1
 8000dfc:	08da      	lsrs	r2, r3, #3
 8000dfe:	4613      	mov	r3, r2
 8000e00:	009b      	lsls	r3, r3, #2
 8000e02:	4413      	add	r3, r2
 8000e04:	005b      	lsls	r3, r3, #1
 8000e06:	1aca      	subs	r2, r1, r3
 8000e08:	b2d3      	uxtb	r3, r2
 8000e0a:	3330      	adds	r3, #48	; 0x30
 8000e0c:	b2da      	uxtb	r2, r3
 8000e0e:	4b73      	ldr	r3, [pc, #460]	; (8000fdc <_Z10fillText13v+0x240>)
 8000e10:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
 8000e14:	e00e      	b.n	8000e34 <_Z10fillText13v+0x98>
	}
	else
	{
		text13[35] = '0';
 8000e16:	4b71      	ldr	r3, [pc, #452]	; (8000fdc <_Z10fillText13v+0x240>)
 8000e18:	2230      	movs	r2, #48	; 0x30
 8000e1a:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
		text13[36] = '0';
 8000e1e:	4b6f      	ldr	r3, [pc, #444]	; (8000fdc <_Z10fillText13v+0x240>)
 8000e20:	2230      	movs	r2, #48	; 0x30
 8000e22:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		text13[37] = '0';
 8000e26:	4b6d      	ldr	r3, [pc, #436]	; (8000fdc <_Z10fillText13v+0x240>)
 8000e28:	2230      	movs	r2, #48	; 0x30
 8000e2a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
		receivedDataTelnet[0] = 0;
 8000e2e:	4b69      	ldr	r3, [pc, #420]	; (8000fd4 <_Z10fillText13v+0x238>)
 8000e30:	2200      	movs	r2, #0
 8000e32:	601a      	str	r2, [r3, #0]
	}

	if (receivedDataTelnet[1] > 0 && receivedDataTelnet[1] < 256)
 8000e34:	4b67      	ldr	r3, [pc, #412]	; (8000fd4 <_Z10fillText13v+0x238>)
 8000e36:	685b      	ldr	r3, [r3, #4]
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d036      	beq.n	8000eaa <_Z10fillText13v+0x10e>
 8000e3c:	4b65      	ldr	r3, [pc, #404]	; (8000fd4 <_Z10fillText13v+0x238>)
 8000e3e:	685b      	ldr	r3, [r3, #4]
 8000e40:	2bff      	cmp	r3, #255	; 0xff
 8000e42:	d832      	bhi.n	8000eaa <_Z10fillText13v+0x10e>
	{
		text13[39] = receivedDataTelnet[1] / 100 + 48;
 8000e44:	4b63      	ldr	r3, [pc, #396]	; (8000fd4 <_Z10fillText13v+0x238>)
 8000e46:	685b      	ldr	r3, [r3, #4]
 8000e48:	4a63      	ldr	r2, [pc, #396]	; (8000fd8 <_Z10fillText13v+0x23c>)
 8000e4a:	fba2 2303 	umull	r2, r3, r2, r3
 8000e4e:	095b      	lsrs	r3, r3, #5
 8000e50:	b2db      	uxtb	r3, r3
 8000e52:	3330      	adds	r3, #48	; 0x30
 8000e54:	b2da      	uxtb	r2, r3
 8000e56:	4b61      	ldr	r3, [pc, #388]	; (8000fdc <_Z10fillText13v+0x240>)
 8000e58:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
		text13[40] = (receivedDataTelnet[1] / 10) % 10 + 48;
 8000e5c:	4b5d      	ldr	r3, [pc, #372]	; (8000fd4 <_Z10fillText13v+0x238>)
 8000e5e:	685b      	ldr	r3, [r3, #4]
 8000e60:	4a5f      	ldr	r2, [pc, #380]	; (8000fe0 <_Z10fillText13v+0x244>)
 8000e62:	fba2 2303 	umull	r2, r3, r2, r3
 8000e66:	08d9      	lsrs	r1, r3, #3
 8000e68:	4b5d      	ldr	r3, [pc, #372]	; (8000fe0 <_Z10fillText13v+0x244>)
 8000e6a:	fba3 2301 	umull	r2, r3, r3, r1
 8000e6e:	08da      	lsrs	r2, r3, #3
 8000e70:	4613      	mov	r3, r2
 8000e72:	009b      	lsls	r3, r3, #2
 8000e74:	4413      	add	r3, r2
 8000e76:	005b      	lsls	r3, r3, #1
 8000e78:	1aca      	subs	r2, r1, r3
 8000e7a:	b2d3      	uxtb	r3, r2
 8000e7c:	3330      	adds	r3, #48	; 0x30
 8000e7e:	b2da      	uxtb	r2, r3
 8000e80:	4b56      	ldr	r3, [pc, #344]	; (8000fdc <_Z10fillText13v+0x240>)
 8000e82:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		text13[41] = receivedDataTelnet[1] % 10 + 48;
 8000e86:	4b53      	ldr	r3, [pc, #332]	; (8000fd4 <_Z10fillText13v+0x238>)
 8000e88:	6859      	ldr	r1, [r3, #4]
 8000e8a:	4b55      	ldr	r3, [pc, #340]	; (8000fe0 <_Z10fillText13v+0x244>)
 8000e8c:	fba3 2301 	umull	r2, r3, r3, r1
 8000e90:	08da      	lsrs	r2, r3, #3
 8000e92:	4613      	mov	r3, r2
 8000e94:	009b      	lsls	r3, r3, #2
 8000e96:	4413      	add	r3, r2
 8000e98:	005b      	lsls	r3, r3, #1
 8000e9a:	1aca      	subs	r2, r1, r3
 8000e9c:	b2d3      	uxtb	r3, r2
 8000e9e:	3330      	adds	r3, #48	; 0x30
 8000ea0:	b2da      	uxtb	r2, r3
 8000ea2:	4b4e      	ldr	r3, [pc, #312]	; (8000fdc <_Z10fillText13v+0x240>)
 8000ea4:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
 8000ea8:	e00e      	b.n	8000ec8 <_Z10fillText13v+0x12c>
	}
	else
	{
		text13[39] = '0';
 8000eaa:	4b4c      	ldr	r3, [pc, #304]	; (8000fdc <_Z10fillText13v+0x240>)
 8000eac:	2230      	movs	r2, #48	; 0x30
 8000eae:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
		text13[40] = '0';
 8000eb2:	4b4a      	ldr	r3, [pc, #296]	; (8000fdc <_Z10fillText13v+0x240>)
 8000eb4:	2230      	movs	r2, #48	; 0x30
 8000eb6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		text13[41] = '0';
 8000eba:	4b48      	ldr	r3, [pc, #288]	; (8000fdc <_Z10fillText13v+0x240>)
 8000ebc:	2230      	movs	r2, #48	; 0x30
 8000ebe:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
		receivedDataTelnet[1] = 0;
 8000ec2:	4b44      	ldr	r3, [pc, #272]	; (8000fd4 <_Z10fillText13v+0x238>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	605a      	str	r2, [r3, #4]
	}

	if (receivedDataTelnet[2] > 0 && receivedDataTelnet[2] < 256)
 8000ec8:	4b42      	ldr	r3, [pc, #264]	; (8000fd4 <_Z10fillText13v+0x238>)
 8000eca:	689b      	ldr	r3, [r3, #8]
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d036      	beq.n	8000f3e <_Z10fillText13v+0x1a2>
 8000ed0:	4b40      	ldr	r3, [pc, #256]	; (8000fd4 <_Z10fillText13v+0x238>)
 8000ed2:	689b      	ldr	r3, [r3, #8]
 8000ed4:	2bff      	cmp	r3, #255	; 0xff
 8000ed6:	d832      	bhi.n	8000f3e <_Z10fillText13v+0x1a2>
	{
		text13[43] = receivedDataTelnet[2] / 100 + 48;
 8000ed8:	4b3e      	ldr	r3, [pc, #248]	; (8000fd4 <_Z10fillText13v+0x238>)
 8000eda:	689b      	ldr	r3, [r3, #8]
 8000edc:	4a3e      	ldr	r2, [pc, #248]	; (8000fd8 <_Z10fillText13v+0x23c>)
 8000ede:	fba2 2303 	umull	r2, r3, r2, r3
 8000ee2:	095b      	lsrs	r3, r3, #5
 8000ee4:	b2db      	uxtb	r3, r3
 8000ee6:	3330      	adds	r3, #48	; 0x30
 8000ee8:	b2da      	uxtb	r2, r3
 8000eea:	4b3c      	ldr	r3, [pc, #240]	; (8000fdc <_Z10fillText13v+0x240>)
 8000eec:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
		text13[44] = (receivedDataTelnet[2] / 10) % 10 + 48;
 8000ef0:	4b38      	ldr	r3, [pc, #224]	; (8000fd4 <_Z10fillText13v+0x238>)
 8000ef2:	689b      	ldr	r3, [r3, #8]
 8000ef4:	4a3a      	ldr	r2, [pc, #232]	; (8000fe0 <_Z10fillText13v+0x244>)
 8000ef6:	fba2 2303 	umull	r2, r3, r2, r3
 8000efa:	08d9      	lsrs	r1, r3, #3
 8000efc:	4b38      	ldr	r3, [pc, #224]	; (8000fe0 <_Z10fillText13v+0x244>)
 8000efe:	fba3 2301 	umull	r2, r3, r3, r1
 8000f02:	08da      	lsrs	r2, r3, #3
 8000f04:	4613      	mov	r3, r2
 8000f06:	009b      	lsls	r3, r3, #2
 8000f08:	4413      	add	r3, r2
 8000f0a:	005b      	lsls	r3, r3, #1
 8000f0c:	1aca      	subs	r2, r1, r3
 8000f0e:	b2d3      	uxtb	r3, r2
 8000f10:	3330      	adds	r3, #48	; 0x30
 8000f12:	b2da      	uxtb	r2, r3
 8000f14:	4b31      	ldr	r3, [pc, #196]	; (8000fdc <_Z10fillText13v+0x240>)
 8000f16:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
		text13[45] = receivedDataTelnet[2] % 10 + 48;
 8000f1a:	4b2e      	ldr	r3, [pc, #184]	; (8000fd4 <_Z10fillText13v+0x238>)
 8000f1c:	6899      	ldr	r1, [r3, #8]
 8000f1e:	4b30      	ldr	r3, [pc, #192]	; (8000fe0 <_Z10fillText13v+0x244>)
 8000f20:	fba3 2301 	umull	r2, r3, r3, r1
 8000f24:	08da      	lsrs	r2, r3, #3
 8000f26:	4613      	mov	r3, r2
 8000f28:	009b      	lsls	r3, r3, #2
 8000f2a:	4413      	add	r3, r2
 8000f2c:	005b      	lsls	r3, r3, #1
 8000f2e:	1aca      	subs	r2, r1, r3
 8000f30:	b2d3      	uxtb	r3, r2
 8000f32:	3330      	adds	r3, #48	; 0x30
 8000f34:	b2da      	uxtb	r2, r3
 8000f36:	4b29      	ldr	r3, [pc, #164]	; (8000fdc <_Z10fillText13v+0x240>)
 8000f38:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
 8000f3c:	e00e      	b.n	8000f5c <_Z10fillText13v+0x1c0>
	}
	else
	{
		text13[43] = '0';
 8000f3e:	4b27      	ldr	r3, [pc, #156]	; (8000fdc <_Z10fillText13v+0x240>)
 8000f40:	2230      	movs	r2, #48	; 0x30
 8000f42:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
		text13[44] = '0';
 8000f46:	4b25      	ldr	r3, [pc, #148]	; (8000fdc <_Z10fillText13v+0x240>)
 8000f48:	2230      	movs	r2, #48	; 0x30
 8000f4a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
		text13[45] = '0';
 8000f4e:	4b23      	ldr	r3, [pc, #140]	; (8000fdc <_Z10fillText13v+0x240>)
 8000f50:	2230      	movs	r2, #48	; 0x30
 8000f52:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
		receivedDataTelnet[2] = 0;
 8000f56:	4b1f      	ldr	r3, [pc, #124]	; (8000fd4 <_Z10fillText13v+0x238>)
 8000f58:	2200      	movs	r2, #0
 8000f5a:	609a      	str	r2, [r3, #8]
	}

	if (receivedDataTelnet[3] > 0 && receivedDataTelnet[3] < 256)
 8000f5c:	4b1d      	ldr	r3, [pc, #116]	; (8000fd4 <_Z10fillText13v+0x238>)
 8000f5e:	68db      	ldr	r3, [r3, #12]
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d03f      	beq.n	8000fe4 <_Z10fillText13v+0x248>
 8000f64:	4b1b      	ldr	r3, [pc, #108]	; (8000fd4 <_Z10fillText13v+0x238>)
 8000f66:	68db      	ldr	r3, [r3, #12]
 8000f68:	2bff      	cmp	r3, #255	; 0xff
 8000f6a:	d83b      	bhi.n	8000fe4 <_Z10fillText13v+0x248>
	{
		text13[47] = receivedDataTelnet[3] / 100 + 48;
 8000f6c:	4b19      	ldr	r3, [pc, #100]	; (8000fd4 <_Z10fillText13v+0x238>)
 8000f6e:	68db      	ldr	r3, [r3, #12]
 8000f70:	4a19      	ldr	r2, [pc, #100]	; (8000fd8 <_Z10fillText13v+0x23c>)
 8000f72:	fba2 2303 	umull	r2, r3, r2, r3
 8000f76:	095b      	lsrs	r3, r3, #5
 8000f78:	b2db      	uxtb	r3, r3
 8000f7a:	3330      	adds	r3, #48	; 0x30
 8000f7c:	b2da      	uxtb	r2, r3
 8000f7e:	4b17      	ldr	r3, [pc, #92]	; (8000fdc <_Z10fillText13v+0x240>)
 8000f80:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		text13[48] = (receivedDataTelnet[3] / 10) % 10 + 48;
 8000f84:	4b13      	ldr	r3, [pc, #76]	; (8000fd4 <_Z10fillText13v+0x238>)
 8000f86:	68db      	ldr	r3, [r3, #12]
 8000f88:	4a15      	ldr	r2, [pc, #84]	; (8000fe0 <_Z10fillText13v+0x244>)
 8000f8a:	fba2 2303 	umull	r2, r3, r2, r3
 8000f8e:	08d9      	lsrs	r1, r3, #3
 8000f90:	4b13      	ldr	r3, [pc, #76]	; (8000fe0 <_Z10fillText13v+0x244>)
 8000f92:	fba3 2301 	umull	r2, r3, r3, r1
 8000f96:	08da      	lsrs	r2, r3, #3
 8000f98:	4613      	mov	r3, r2
 8000f9a:	009b      	lsls	r3, r3, #2
 8000f9c:	4413      	add	r3, r2
 8000f9e:	005b      	lsls	r3, r3, #1
 8000fa0:	1aca      	subs	r2, r1, r3
 8000fa2:	b2d3      	uxtb	r3, r2
 8000fa4:	3330      	adds	r3, #48	; 0x30
 8000fa6:	b2da      	uxtb	r2, r3
 8000fa8:	4b0c      	ldr	r3, [pc, #48]	; (8000fdc <_Z10fillText13v+0x240>)
 8000faa:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
		text13[49] = receivedDataTelnet[3] % 10 + 48;
 8000fae:	4b09      	ldr	r3, [pc, #36]	; (8000fd4 <_Z10fillText13v+0x238>)
 8000fb0:	68d9      	ldr	r1, [r3, #12]
 8000fb2:	4b0b      	ldr	r3, [pc, #44]	; (8000fe0 <_Z10fillText13v+0x244>)
 8000fb4:	fba3 2301 	umull	r2, r3, r3, r1
 8000fb8:	08da      	lsrs	r2, r3, #3
 8000fba:	4613      	mov	r3, r2
 8000fbc:	009b      	lsls	r3, r3, #2
 8000fbe:	4413      	add	r3, r2
 8000fc0:	005b      	lsls	r3, r3, #1
 8000fc2:	1aca      	subs	r2, r1, r3
 8000fc4:	b2d3      	uxtb	r3, r2
 8000fc6:	3330      	adds	r3, #48	; 0x30
 8000fc8:	b2da      	uxtb	r2, r3
 8000fca:	4b04      	ldr	r3, [pc, #16]	; (8000fdc <_Z10fillText13v+0x240>)
 8000fcc:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
 8000fd0:	e017      	b.n	8001002 <_Z10fillText13v+0x266>
 8000fd2:	bf00      	nop
 8000fd4:	200021fc 	.word	0x200021fc
 8000fd8:	51eb851f 	.word	0x51eb851f
 8000fdc:	20000320 	.word	0x20000320
 8000fe0:	cccccccd 	.word	0xcccccccd
	}
	else
	{
		text13[47] = '0';
 8000fe4:	4ba6      	ldr	r3, [pc, #664]	; (8001280 <_Z10fillText13v+0x4e4>)
 8000fe6:	2230      	movs	r2, #48	; 0x30
 8000fe8:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		text13[48] = '0';
 8000fec:	4ba4      	ldr	r3, [pc, #656]	; (8001280 <_Z10fillText13v+0x4e4>)
 8000fee:	2230      	movs	r2, #48	; 0x30
 8000ff0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
		text13[49] = '0';
 8000ff4:	4ba2      	ldr	r3, [pc, #648]	; (8001280 <_Z10fillText13v+0x4e4>)
 8000ff6:	2230      	movs	r2, #48	; 0x30
 8000ff8:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
		receivedDataTelnet[3] = 0;
 8000ffc:	4ba1      	ldr	r3, [pc, #644]	; (8001284 <_Z10fillText13v+0x4e8>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	60da      	str	r2, [r3, #12]
	}

	if (receivedDataTelnet[4] > 0 && receivedDataTelnet[4] < 256)
 8001002:	4ba0      	ldr	r3, [pc, #640]	; (8001284 <_Z10fillText13v+0x4e8>)
 8001004:	691b      	ldr	r3, [r3, #16]
 8001006:	2b00      	cmp	r3, #0
 8001008:	d036      	beq.n	8001078 <_Z10fillText13v+0x2dc>
 800100a:	4b9e      	ldr	r3, [pc, #632]	; (8001284 <_Z10fillText13v+0x4e8>)
 800100c:	691b      	ldr	r3, [r3, #16]
 800100e:	2bff      	cmp	r3, #255	; 0xff
 8001010:	d832      	bhi.n	8001078 <_Z10fillText13v+0x2dc>
	{
		text13[73] = receivedDataTelnet[4] / 100 + 48;
 8001012:	4b9c      	ldr	r3, [pc, #624]	; (8001284 <_Z10fillText13v+0x4e8>)
 8001014:	691b      	ldr	r3, [r3, #16]
 8001016:	4a9c      	ldr	r2, [pc, #624]	; (8001288 <_Z10fillText13v+0x4ec>)
 8001018:	fba2 2303 	umull	r2, r3, r2, r3
 800101c:	095b      	lsrs	r3, r3, #5
 800101e:	b2db      	uxtb	r3, r3
 8001020:	3330      	adds	r3, #48	; 0x30
 8001022:	b2da      	uxtb	r2, r3
 8001024:	4b96      	ldr	r3, [pc, #600]	; (8001280 <_Z10fillText13v+0x4e4>)
 8001026:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
		text13[74] = (receivedDataTelnet[4] / 10) % 10 + 48;
 800102a:	4b96      	ldr	r3, [pc, #600]	; (8001284 <_Z10fillText13v+0x4e8>)
 800102c:	691b      	ldr	r3, [r3, #16]
 800102e:	4a97      	ldr	r2, [pc, #604]	; (800128c <_Z10fillText13v+0x4f0>)
 8001030:	fba2 2303 	umull	r2, r3, r2, r3
 8001034:	08d9      	lsrs	r1, r3, #3
 8001036:	4b95      	ldr	r3, [pc, #596]	; (800128c <_Z10fillText13v+0x4f0>)
 8001038:	fba3 2301 	umull	r2, r3, r3, r1
 800103c:	08da      	lsrs	r2, r3, #3
 800103e:	4613      	mov	r3, r2
 8001040:	009b      	lsls	r3, r3, #2
 8001042:	4413      	add	r3, r2
 8001044:	005b      	lsls	r3, r3, #1
 8001046:	1aca      	subs	r2, r1, r3
 8001048:	b2d3      	uxtb	r3, r2
 800104a:	3330      	adds	r3, #48	; 0x30
 800104c:	b2da      	uxtb	r2, r3
 800104e:	4b8c      	ldr	r3, [pc, #560]	; (8001280 <_Z10fillText13v+0x4e4>)
 8001050:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
		text13[75] = receivedDataTelnet[4] % 10 + 48;
 8001054:	4b8b      	ldr	r3, [pc, #556]	; (8001284 <_Z10fillText13v+0x4e8>)
 8001056:	6919      	ldr	r1, [r3, #16]
 8001058:	4b8c      	ldr	r3, [pc, #560]	; (800128c <_Z10fillText13v+0x4f0>)
 800105a:	fba3 2301 	umull	r2, r3, r3, r1
 800105e:	08da      	lsrs	r2, r3, #3
 8001060:	4613      	mov	r3, r2
 8001062:	009b      	lsls	r3, r3, #2
 8001064:	4413      	add	r3, r2
 8001066:	005b      	lsls	r3, r3, #1
 8001068:	1aca      	subs	r2, r1, r3
 800106a:	b2d3      	uxtb	r3, r2
 800106c:	3330      	adds	r3, #48	; 0x30
 800106e:	b2da      	uxtb	r2, r3
 8001070:	4b83      	ldr	r3, [pc, #524]	; (8001280 <_Z10fillText13v+0x4e4>)
 8001072:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
 8001076:	e00e      	b.n	8001096 <_Z10fillText13v+0x2fa>
	}
	else
	{
		text13[73] = '0';
 8001078:	4b81      	ldr	r3, [pc, #516]	; (8001280 <_Z10fillText13v+0x4e4>)
 800107a:	2230      	movs	r2, #48	; 0x30
 800107c:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
		text13[74] = '0';
 8001080:	4b7f      	ldr	r3, [pc, #508]	; (8001280 <_Z10fillText13v+0x4e4>)
 8001082:	2230      	movs	r2, #48	; 0x30
 8001084:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
		text13[75] = '0';
 8001088:	4b7d      	ldr	r3, [pc, #500]	; (8001280 <_Z10fillText13v+0x4e4>)
 800108a:	2230      	movs	r2, #48	; 0x30
 800108c:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
		receivedDataTelnet[4] = 0;
 8001090:	4b7c      	ldr	r3, [pc, #496]	; (8001284 <_Z10fillText13v+0x4e8>)
 8001092:	2200      	movs	r2, #0
 8001094:	611a      	str	r2, [r3, #16]
	}

	if (receivedDataTelnet[5] > 0 && receivedDataTelnet[5] < 256)
 8001096:	4b7b      	ldr	r3, [pc, #492]	; (8001284 <_Z10fillText13v+0x4e8>)
 8001098:	695b      	ldr	r3, [r3, #20]
 800109a:	2b00      	cmp	r3, #0
 800109c:	d036      	beq.n	800110c <_Z10fillText13v+0x370>
 800109e:	4b79      	ldr	r3, [pc, #484]	; (8001284 <_Z10fillText13v+0x4e8>)
 80010a0:	695b      	ldr	r3, [r3, #20]
 80010a2:	2bff      	cmp	r3, #255	; 0xff
 80010a4:	d832      	bhi.n	800110c <_Z10fillText13v+0x370>
	{
		text13[77] = receivedDataTelnet[5] / 100 + 48;
 80010a6:	4b77      	ldr	r3, [pc, #476]	; (8001284 <_Z10fillText13v+0x4e8>)
 80010a8:	695b      	ldr	r3, [r3, #20]
 80010aa:	4a77      	ldr	r2, [pc, #476]	; (8001288 <_Z10fillText13v+0x4ec>)
 80010ac:	fba2 2303 	umull	r2, r3, r2, r3
 80010b0:	095b      	lsrs	r3, r3, #5
 80010b2:	b2db      	uxtb	r3, r3
 80010b4:	3330      	adds	r3, #48	; 0x30
 80010b6:	b2da      	uxtb	r2, r3
 80010b8:	4b71      	ldr	r3, [pc, #452]	; (8001280 <_Z10fillText13v+0x4e4>)
 80010ba:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
		text13[78] = (receivedDataTelnet[5] / 10) % 10 + 48;
 80010be:	4b71      	ldr	r3, [pc, #452]	; (8001284 <_Z10fillText13v+0x4e8>)
 80010c0:	695b      	ldr	r3, [r3, #20]
 80010c2:	4a72      	ldr	r2, [pc, #456]	; (800128c <_Z10fillText13v+0x4f0>)
 80010c4:	fba2 2303 	umull	r2, r3, r2, r3
 80010c8:	08d9      	lsrs	r1, r3, #3
 80010ca:	4b70      	ldr	r3, [pc, #448]	; (800128c <_Z10fillText13v+0x4f0>)
 80010cc:	fba3 2301 	umull	r2, r3, r3, r1
 80010d0:	08da      	lsrs	r2, r3, #3
 80010d2:	4613      	mov	r3, r2
 80010d4:	009b      	lsls	r3, r3, #2
 80010d6:	4413      	add	r3, r2
 80010d8:	005b      	lsls	r3, r3, #1
 80010da:	1aca      	subs	r2, r1, r3
 80010dc:	b2d3      	uxtb	r3, r2
 80010de:	3330      	adds	r3, #48	; 0x30
 80010e0:	b2da      	uxtb	r2, r3
 80010e2:	4b67      	ldr	r3, [pc, #412]	; (8001280 <_Z10fillText13v+0x4e4>)
 80010e4:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
		text13[79] = receivedDataTelnet[5] % 10 + 48;
 80010e8:	4b66      	ldr	r3, [pc, #408]	; (8001284 <_Z10fillText13v+0x4e8>)
 80010ea:	6959      	ldr	r1, [r3, #20]
 80010ec:	4b67      	ldr	r3, [pc, #412]	; (800128c <_Z10fillText13v+0x4f0>)
 80010ee:	fba3 2301 	umull	r2, r3, r3, r1
 80010f2:	08da      	lsrs	r2, r3, #3
 80010f4:	4613      	mov	r3, r2
 80010f6:	009b      	lsls	r3, r3, #2
 80010f8:	4413      	add	r3, r2
 80010fa:	005b      	lsls	r3, r3, #1
 80010fc:	1aca      	subs	r2, r1, r3
 80010fe:	b2d3      	uxtb	r3, r2
 8001100:	3330      	adds	r3, #48	; 0x30
 8001102:	b2da      	uxtb	r2, r3
 8001104:	4b5e      	ldr	r3, [pc, #376]	; (8001280 <_Z10fillText13v+0x4e4>)
 8001106:	f883 204f 	strb.w	r2, [r3, #79]	; 0x4f
 800110a:	e00e      	b.n	800112a <_Z10fillText13v+0x38e>
	}
	else
	{
		text13[77] = '0';
 800110c:	4b5c      	ldr	r3, [pc, #368]	; (8001280 <_Z10fillText13v+0x4e4>)
 800110e:	2230      	movs	r2, #48	; 0x30
 8001110:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
		text13[78] = '0';
 8001114:	4b5a      	ldr	r3, [pc, #360]	; (8001280 <_Z10fillText13v+0x4e4>)
 8001116:	2230      	movs	r2, #48	; 0x30
 8001118:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
		text13[79] = '0';
 800111c:	4b58      	ldr	r3, [pc, #352]	; (8001280 <_Z10fillText13v+0x4e4>)
 800111e:	2230      	movs	r2, #48	; 0x30
 8001120:	f883 204f 	strb.w	r2, [r3, #79]	; 0x4f
		receivedDataTelnet[5] = 0;
 8001124:	4b57      	ldr	r3, [pc, #348]	; (8001284 <_Z10fillText13v+0x4e8>)
 8001126:	2200      	movs	r2, #0
 8001128:	615a      	str	r2, [r3, #20]
	}

	if (receivedDataTelnet[6] > 0 && receivedDataTelnet[6] < 256)
 800112a:	4b56      	ldr	r3, [pc, #344]	; (8001284 <_Z10fillText13v+0x4e8>)
 800112c:	699b      	ldr	r3, [r3, #24]
 800112e:	2b00      	cmp	r3, #0
 8001130:	d036      	beq.n	80011a0 <_Z10fillText13v+0x404>
 8001132:	4b54      	ldr	r3, [pc, #336]	; (8001284 <_Z10fillText13v+0x4e8>)
 8001134:	699b      	ldr	r3, [r3, #24]
 8001136:	2bff      	cmp	r3, #255	; 0xff
 8001138:	d832      	bhi.n	80011a0 <_Z10fillText13v+0x404>
	{
		text13[81] = receivedDataTelnet[6] / 100 + 48;
 800113a:	4b52      	ldr	r3, [pc, #328]	; (8001284 <_Z10fillText13v+0x4e8>)
 800113c:	699b      	ldr	r3, [r3, #24]
 800113e:	4a52      	ldr	r2, [pc, #328]	; (8001288 <_Z10fillText13v+0x4ec>)
 8001140:	fba2 2303 	umull	r2, r3, r2, r3
 8001144:	095b      	lsrs	r3, r3, #5
 8001146:	b2db      	uxtb	r3, r3
 8001148:	3330      	adds	r3, #48	; 0x30
 800114a:	b2da      	uxtb	r2, r3
 800114c:	4b4c      	ldr	r3, [pc, #304]	; (8001280 <_Z10fillText13v+0x4e4>)
 800114e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
		text13[82] = (receivedDataTelnet[6] / 10) % 10 + 48;
 8001152:	4b4c      	ldr	r3, [pc, #304]	; (8001284 <_Z10fillText13v+0x4e8>)
 8001154:	699b      	ldr	r3, [r3, #24]
 8001156:	4a4d      	ldr	r2, [pc, #308]	; (800128c <_Z10fillText13v+0x4f0>)
 8001158:	fba2 2303 	umull	r2, r3, r2, r3
 800115c:	08d9      	lsrs	r1, r3, #3
 800115e:	4b4b      	ldr	r3, [pc, #300]	; (800128c <_Z10fillText13v+0x4f0>)
 8001160:	fba3 2301 	umull	r2, r3, r3, r1
 8001164:	08da      	lsrs	r2, r3, #3
 8001166:	4613      	mov	r3, r2
 8001168:	009b      	lsls	r3, r3, #2
 800116a:	4413      	add	r3, r2
 800116c:	005b      	lsls	r3, r3, #1
 800116e:	1aca      	subs	r2, r1, r3
 8001170:	b2d3      	uxtb	r3, r2
 8001172:	3330      	adds	r3, #48	; 0x30
 8001174:	b2da      	uxtb	r2, r3
 8001176:	4b42      	ldr	r3, [pc, #264]	; (8001280 <_Z10fillText13v+0x4e4>)
 8001178:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
		text13[83] = receivedDataTelnet[6] % 10 + 48;
 800117c:	4b41      	ldr	r3, [pc, #260]	; (8001284 <_Z10fillText13v+0x4e8>)
 800117e:	6999      	ldr	r1, [r3, #24]
 8001180:	4b42      	ldr	r3, [pc, #264]	; (800128c <_Z10fillText13v+0x4f0>)
 8001182:	fba3 2301 	umull	r2, r3, r3, r1
 8001186:	08da      	lsrs	r2, r3, #3
 8001188:	4613      	mov	r3, r2
 800118a:	009b      	lsls	r3, r3, #2
 800118c:	4413      	add	r3, r2
 800118e:	005b      	lsls	r3, r3, #1
 8001190:	1aca      	subs	r2, r1, r3
 8001192:	b2d3      	uxtb	r3, r2
 8001194:	3330      	adds	r3, #48	; 0x30
 8001196:	b2da      	uxtb	r2, r3
 8001198:	4b39      	ldr	r3, [pc, #228]	; (8001280 <_Z10fillText13v+0x4e4>)
 800119a:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 800119e:	e00e      	b.n	80011be <_Z10fillText13v+0x422>
	}
	else
	{
		text13[81] = '0';
 80011a0:	4b37      	ldr	r3, [pc, #220]	; (8001280 <_Z10fillText13v+0x4e4>)
 80011a2:	2230      	movs	r2, #48	; 0x30
 80011a4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
		text13[82] = '0';
 80011a8:	4b35      	ldr	r3, [pc, #212]	; (8001280 <_Z10fillText13v+0x4e4>)
 80011aa:	2230      	movs	r2, #48	; 0x30
 80011ac:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
		text13[83] = '0';
 80011b0:	4b33      	ldr	r3, [pc, #204]	; (8001280 <_Z10fillText13v+0x4e4>)
 80011b2:	2230      	movs	r2, #48	; 0x30
 80011b4:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
		receivedDataTelnet[6] = 0;
 80011b8:	4b32      	ldr	r3, [pc, #200]	; (8001284 <_Z10fillText13v+0x4e8>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	619a      	str	r2, [r3, #24]
	}

	if (receivedDataTelnet[7] > 0 && receivedDataTelnet[7] < 256)
 80011be:	4b31      	ldr	r3, [pc, #196]	; (8001284 <_Z10fillText13v+0x4e8>)
 80011c0:	69db      	ldr	r3, [r3, #28]
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d036      	beq.n	8001234 <_Z10fillText13v+0x498>
 80011c6:	4b2f      	ldr	r3, [pc, #188]	; (8001284 <_Z10fillText13v+0x4e8>)
 80011c8:	69db      	ldr	r3, [r3, #28]
 80011ca:	2bff      	cmp	r3, #255	; 0xff
 80011cc:	d832      	bhi.n	8001234 <_Z10fillText13v+0x498>
	{
		text13[85] = receivedDataTelnet[7] / 100 + 48;
 80011ce:	4b2d      	ldr	r3, [pc, #180]	; (8001284 <_Z10fillText13v+0x4e8>)
 80011d0:	69db      	ldr	r3, [r3, #28]
 80011d2:	4a2d      	ldr	r2, [pc, #180]	; (8001288 <_Z10fillText13v+0x4ec>)
 80011d4:	fba2 2303 	umull	r2, r3, r2, r3
 80011d8:	095b      	lsrs	r3, r3, #5
 80011da:	b2db      	uxtb	r3, r3
 80011dc:	3330      	adds	r3, #48	; 0x30
 80011de:	b2da      	uxtb	r2, r3
 80011e0:	4b27      	ldr	r3, [pc, #156]	; (8001280 <_Z10fillText13v+0x4e4>)
 80011e2:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
		text13[86] = (receivedDataTelnet[7] / 10) % 10 + 48;
 80011e6:	4b27      	ldr	r3, [pc, #156]	; (8001284 <_Z10fillText13v+0x4e8>)
 80011e8:	69db      	ldr	r3, [r3, #28]
 80011ea:	4a28      	ldr	r2, [pc, #160]	; (800128c <_Z10fillText13v+0x4f0>)
 80011ec:	fba2 2303 	umull	r2, r3, r2, r3
 80011f0:	08d9      	lsrs	r1, r3, #3
 80011f2:	4b26      	ldr	r3, [pc, #152]	; (800128c <_Z10fillText13v+0x4f0>)
 80011f4:	fba3 2301 	umull	r2, r3, r3, r1
 80011f8:	08da      	lsrs	r2, r3, #3
 80011fa:	4613      	mov	r3, r2
 80011fc:	009b      	lsls	r3, r3, #2
 80011fe:	4413      	add	r3, r2
 8001200:	005b      	lsls	r3, r3, #1
 8001202:	1aca      	subs	r2, r1, r3
 8001204:	b2d3      	uxtb	r3, r2
 8001206:	3330      	adds	r3, #48	; 0x30
 8001208:	b2da      	uxtb	r2, r3
 800120a:	4b1d      	ldr	r3, [pc, #116]	; (8001280 <_Z10fillText13v+0x4e4>)
 800120c:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
		text13[87] = receivedDataTelnet[7] % 10 + 48;
 8001210:	4b1c      	ldr	r3, [pc, #112]	; (8001284 <_Z10fillText13v+0x4e8>)
 8001212:	69d9      	ldr	r1, [r3, #28]
 8001214:	4b1d      	ldr	r3, [pc, #116]	; (800128c <_Z10fillText13v+0x4f0>)
 8001216:	fba3 2301 	umull	r2, r3, r3, r1
 800121a:	08da      	lsrs	r2, r3, #3
 800121c:	4613      	mov	r3, r2
 800121e:	009b      	lsls	r3, r3, #2
 8001220:	4413      	add	r3, r2
 8001222:	005b      	lsls	r3, r3, #1
 8001224:	1aca      	subs	r2, r1, r3
 8001226:	b2d3      	uxtb	r3, r2
 8001228:	3330      	adds	r3, #48	; 0x30
 800122a:	b2da      	uxtb	r2, r3
 800122c:	4b14      	ldr	r3, [pc, #80]	; (8001280 <_Z10fillText13v+0x4e4>)
 800122e:	f883 2057 	strb.w	r2, [r3, #87]	; 0x57
 8001232:	e00e      	b.n	8001252 <_Z10fillText13v+0x4b6>
	}
	else
	{
		text13[85] = '0';
 8001234:	4b12      	ldr	r3, [pc, #72]	; (8001280 <_Z10fillText13v+0x4e4>)
 8001236:	2230      	movs	r2, #48	; 0x30
 8001238:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
		text13[86] = '0';
 800123c:	4b10      	ldr	r3, [pc, #64]	; (8001280 <_Z10fillText13v+0x4e4>)
 800123e:	2230      	movs	r2, #48	; 0x30
 8001240:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
		text13[87] = '0';
 8001244:	4b0e      	ldr	r3, [pc, #56]	; (8001280 <_Z10fillText13v+0x4e4>)
 8001246:	2230      	movs	r2, #48	; 0x30
 8001248:	f883 2057 	strb.w	r2, [r3, #87]	; 0x57
		receivedDataTelnet[7] = 0;
 800124c:	4b0d      	ldr	r3, [pc, #52]	; (8001284 <_Z10fillText13v+0x4e8>)
 800124e:	2200      	movs	r2, #0
 8001250:	61da      	str	r2, [r3, #28]
	}

	if ((receivedMACTelnet[0] >= '0' && receivedMACTelnet[0] <= '9') || (receivedMACTelnet[0] >= 'A' && receivedMACTelnet[0] <= 'F'))
 8001252:	4b0f      	ldr	r3, [pc, #60]	; (8001290 <_Z10fillText13v+0x4f4>)
 8001254:	781b      	ldrb	r3, [r3, #0]
 8001256:	2b2f      	cmp	r3, #47	; 0x2f
 8001258:	d903      	bls.n	8001262 <_Z10fillText13v+0x4c6>
 800125a:	4b0d      	ldr	r3, [pc, #52]	; (8001290 <_Z10fillText13v+0x4f4>)
 800125c:	781b      	ldrb	r3, [r3, #0]
 800125e:	2b39      	cmp	r3, #57	; 0x39
 8001260:	d907      	bls.n	8001272 <_Z10fillText13v+0x4d6>
 8001262:	4b0b      	ldr	r3, [pc, #44]	; (8001290 <_Z10fillText13v+0x4f4>)
 8001264:	781b      	ldrb	r3, [r3, #0]
 8001266:	2b40      	cmp	r3, #64	; 0x40
 8001268:	d914      	bls.n	8001294 <_Z10fillText13v+0x4f8>
 800126a:	4b09      	ldr	r3, [pc, #36]	; (8001290 <_Z10fillText13v+0x4f4>)
 800126c:	781b      	ldrb	r3, [r3, #0]
 800126e:	2b46      	cmp	r3, #70	; 0x46
 8001270:	d810      	bhi.n	8001294 <_Z10fillText13v+0x4f8>
	{
		text13[102] = receivedMACTelnet[0];
 8001272:	4b07      	ldr	r3, [pc, #28]	; (8001290 <_Z10fillText13v+0x4f4>)
 8001274:	781a      	ldrb	r2, [r3, #0]
 8001276:	4b02      	ldr	r3, [pc, #8]	; (8001280 <_Z10fillText13v+0x4e4>)
 8001278:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
 800127c:	e011      	b.n	80012a2 <_Z10fillText13v+0x506>
 800127e:	bf00      	nop
 8001280:	20000320 	.word	0x20000320
 8001284:	200021fc 	.word	0x200021fc
 8001288:	51eb851f 	.word	0x51eb851f
 800128c:	cccccccd 	.word	0xcccccccd
 8001290:	2000223c 	.word	0x2000223c
	}
	else
	{
		text13[102] = '0';
 8001294:	4b82      	ldr	r3, [pc, #520]	; (80014a0 <_Z10fillText13v+0x704>)
 8001296:	2230      	movs	r2, #48	; 0x30
 8001298:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
		receivedMACTelnet[0] = '0';
 800129c:	4b81      	ldr	r3, [pc, #516]	; (80014a4 <_Z10fillText13v+0x708>)
 800129e:	2230      	movs	r2, #48	; 0x30
 80012a0:	701a      	strb	r2, [r3, #0]
	}
	if ((receivedMACTelnet[1] >= '0' && receivedMACTelnet[1] <= '9') || (receivedMACTelnet[1] >= 'A' && receivedMACTelnet[1] <= 'F'))
 80012a2:	4b80      	ldr	r3, [pc, #512]	; (80014a4 <_Z10fillText13v+0x708>)
 80012a4:	785b      	ldrb	r3, [r3, #1]
 80012a6:	2b2f      	cmp	r3, #47	; 0x2f
 80012a8:	d903      	bls.n	80012b2 <_Z10fillText13v+0x516>
 80012aa:	4b7e      	ldr	r3, [pc, #504]	; (80014a4 <_Z10fillText13v+0x708>)
 80012ac:	785b      	ldrb	r3, [r3, #1]
 80012ae:	2b39      	cmp	r3, #57	; 0x39
 80012b0:	d907      	bls.n	80012c2 <_Z10fillText13v+0x526>
 80012b2:	4b7c      	ldr	r3, [pc, #496]	; (80014a4 <_Z10fillText13v+0x708>)
 80012b4:	785b      	ldrb	r3, [r3, #1]
 80012b6:	2b40      	cmp	r3, #64	; 0x40
 80012b8:	d909      	bls.n	80012ce <_Z10fillText13v+0x532>
 80012ba:	4b7a      	ldr	r3, [pc, #488]	; (80014a4 <_Z10fillText13v+0x708>)
 80012bc:	785b      	ldrb	r3, [r3, #1]
 80012be:	2b46      	cmp	r3, #70	; 0x46
 80012c0:	d805      	bhi.n	80012ce <_Z10fillText13v+0x532>
	{
		text13[103] = receivedMACTelnet[1];
 80012c2:	4b78      	ldr	r3, [pc, #480]	; (80014a4 <_Z10fillText13v+0x708>)
 80012c4:	785a      	ldrb	r2, [r3, #1]
 80012c6:	4b76      	ldr	r3, [pc, #472]	; (80014a0 <_Z10fillText13v+0x704>)
 80012c8:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
 80012cc:	e006      	b.n	80012dc <_Z10fillText13v+0x540>
	}
	else
	{
		text13[103] = '0';
 80012ce:	4b74      	ldr	r3, [pc, #464]	; (80014a0 <_Z10fillText13v+0x704>)
 80012d0:	2230      	movs	r2, #48	; 0x30
 80012d2:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
		receivedMACTelnet[1] = '0';
 80012d6:	4b73      	ldr	r3, [pc, #460]	; (80014a4 <_Z10fillText13v+0x708>)
 80012d8:	2230      	movs	r2, #48	; 0x30
 80012da:	705a      	strb	r2, [r3, #1]
	}

	if ((receivedMACTelnet[2] >= '0' && receivedMACTelnet[2] <= '9') || (receivedMACTelnet[2] >= 'A' && receivedMACTelnet[2] <= 'F'))
 80012dc:	4b71      	ldr	r3, [pc, #452]	; (80014a4 <_Z10fillText13v+0x708>)
 80012de:	789b      	ldrb	r3, [r3, #2]
 80012e0:	2b2f      	cmp	r3, #47	; 0x2f
 80012e2:	d903      	bls.n	80012ec <_Z10fillText13v+0x550>
 80012e4:	4b6f      	ldr	r3, [pc, #444]	; (80014a4 <_Z10fillText13v+0x708>)
 80012e6:	789b      	ldrb	r3, [r3, #2]
 80012e8:	2b39      	cmp	r3, #57	; 0x39
 80012ea:	d907      	bls.n	80012fc <_Z10fillText13v+0x560>
 80012ec:	4b6d      	ldr	r3, [pc, #436]	; (80014a4 <_Z10fillText13v+0x708>)
 80012ee:	789b      	ldrb	r3, [r3, #2]
 80012f0:	2b40      	cmp	r3, #64	; 0x40
 80012f2:	d909      	bls.n	8001308 <_Z10fillText13v+0x56c>
 80012f4:	4b6b      	ldr	r3, [pc, #428]	; (80014a4 <_Z10fillText13v+0x708>)
 80012f6:	789b      	ldrb	r3, [r3, #2]
 80012f8:	2b46      	cmp	r3, #70	; 0x46
 80012fa:	d805      	bhi.n	8001308 <_Z10fillText13v+0x56c>
	{
		text13[105] = receivedMACTelnet[2];
 80012fc:	4b69      	ldr	r3, [pc, #420]	; (80014a4 <_Z10fillText13v+0x708>)
 80012fe:	789a      	ldrb	r2, [r3, #2]
 8001300:	4b67      	ldr	r3, [pc, #412]	; (80014a0 <_Z10fillText13v+0x704>)
 8001302:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
 8001306:	e006      	b.n	8001316 <_Z10fillText13v+0x57a>
	}
	else
	{
		text13[105] = '0';
 8001308:	4b65      	ldr	r3, [pc, #404]	; (80014a0 <_Z10fillText13v+0x704>)
 800130a:	2230      	movs	r2, #48	; 0x30
 800130c:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
		receivedMACTelnet[2] = '0';
 8001310:	4b64      	ldr	r3, [pc, #400]	; (80014a4 <_Z10fillText13v+0x708>)
 8001312:	2230      	movs	r2, #48	; 0x30
 8001314:	709a      	strb	r2, [r3, #2]
	}
	if ((receivedMACTelnet[3] >= '0' && receivedMACTelnet[3] <= '9') || (receivedMACTelnet[3] >= 'A' && receivedMACTelnet[3] <= 'F'))
 8001316:	4b63      	ldr	r3, [pc, #396]	; (80014a4 <_Z10fillText13v+0x708>)
 8001318:	78db      	ldrb	r3, [r3, #3]
 800131a:	2b2f      	cmp	r3, #47	; 0x2f
 800131c:	d903      	bls.n	8001326 <_Z10fillText13v+0x58a>
 800131e:	4b61      	ldr	r3, [pc, #388]	; (80014a4 <_Z10fillText13v+0x708>)
 8001320:	78db      	ldrb	r3, [r3, #3]
 8001322:	2b39      	cmp	r3, #57	; 0x39
 8001324:	d907      	bls.n	8001336 <_Z10fillText13v+0x59a>
 8001326:	4b5f      	ldr	r3, [pc, #380]	; (80014a4 <_Z10fillText13v+0x708>)
 8001328:	78db      	ldrb	r3, [r3, #3]
 800132a:	2b40      	cmp	r3, #64	; 0x40
 800132c:	d909      	bls.n	8001342 <_Z10fillText13v+0x5a6>
 800132e:	4b5d      	ldr	r3, [pc, #372]	; (80014a4 <_Z10fillText13v+0x708>)
 8001330:	78db      	ldrb	r3, [r3, #3]
 8001332:	2b46      	cmp	r3, #70	; 0x46
 8001334:	d805      	bhi.n	8001342 <_Z10fillText13v+0x5a6>
	{
		text13[106] = receivedMACTelnet[3];
 8001336:	4b5b      	ldr	r3, [pc, #364]	; (80014a4 <_Z10fillText13v+0x708>)
 8001338:	78da      	ldrb	r2, [r3, #3]
 800133a:	4b59      	ldr	r3, [pc, #356]	; (80014a0 <_Z10fillText13v+0x704>)
 800133c:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
 8001340:	e006      	b.n	8001350 <_Z10fillText13v+0x5b4>
	}
	else
	{
		text13[106] = '0';
 8001342:	4b57      	ldr	r3, [pc, #348]	; (80014a0 <_Z10fillText13v+0x704>)
 8001344:	2230      	movs	r2, #48	; 0x30
 8001346:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
		receivedMACTelnet[3] = '0';
 800134a:	4b56      	ldr	r3, [pc, #344]	; (80014a4 <_Z10fillText13v+0x708>)
 800134c:	2230      	movs	r2, #48	; 0x30
 800134e:	70da      	strb	r2, [r3, #3]
	}

	if ((receivedMACTelnet[4] >= '0' && receivedMACTelnet[4] <= '9') || (receivedMACTelnet[4] >= 'A' && receivedMACTelnet[4] <= 'F'))
 8001350:	4b54      	ldr	r3, [pc, #336]	; (80014a4 <_Z10fillText13v+0x708>)
 8001352:	791b      	ldrb	r3, [r3, #4]
 8001354:	2b2f      	cmp	r3, #47	; 0x2f
 8001356:	d903      	bls.n	8001360 <_Z10fillText13v+0x5c4>
 8001358:	4b52      	ldr	r3, [pc, #328]	; (80014a4 <_Z10fillText13v+0x708>)
 800135a:	791b      	ldrb	r3, [r3, #4]
 800135c:	2b39      	cmp	r3, #57	; 0x39
 800135e:	d907      	bls.n	8001370 <_Z10fillText13v+0x5d4>
 8001360:	4b50      	ldr	r3, [pc, #320]	; (80014a4 <_Z10fillText13v+0x708>)
 8001362:	791b      	ldrb	r3, [r3, #4]
 8001364:	2b40      	cmp	r3, #64	; 0x40
 8001366:	d909      	bls.n	800137c <_Z10fillText13v+0x5e0>
 8001368:	4b4e      	ldr	r3, [pc, #312]	; (80014a4 <_Z10fillText13v+0x708>)
 800136a:	791b      	ldrb	r3, [r3, #4]
 800136c:	2b46      	cmp	r3, #70	; 0x46
 800136e:	d805      	bhi.n	800137c <_Z10fillText13v+0x5e0>
	{
		text13[108] = receivedMACTelnet[4];
 8001370:	4b4c      	ldr	r3, [pc, #304]	; (80014a4 <_Z10fillText13v+0x708>)
 8001372:	791a      	ldrb	r2, [r3, #4]
 8001374:	4b4a      	ldr	r3, [pc, #296]	; (80014a0 <_Z10fillText13v+0x704>)
 8001376:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
 800137a:	e006      	b.n	800138a <_Z10fillText13v+0x5ee>
	}
	else
	{
		text13[108] = '0';
 800137c:	4b48      	ldr	r3, [pc, #288]	; (80014a0 <_Z10fillText13v+0x704>)
 800137e:	2230      	movs	r2, #48	; 0x30
 8001380:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
		receivedMACTelnet[4] = '0';
 8001384:	4b47      	ldr	r3, [pc, #284]	; (80014a4 <_Z10fillText13v+0x708>)
 8001386:	2230      	movs	r2, #48	; 0x30
 8001388:	711a      	strb	r2, [r3, #4]
	}
	if ((receivedMACTelnet[5] >= '0' && receivedMACTelnet[5] <= '9') || (receivedMACTelnet[5] >= 'A' && receivedMACTelnet[5] <= 'F'))
 800138a:	4b46      	ldr	r3, [pc, #280]	; (80014a4 <_Z10fillText13v+0x708>)
 800138c:	795b      	ldrb	r3, [r3, #5]
 800138e:	2b2f      	cmp	r3, #47	; 0x2f
 8001390:	d903      	bls.n	800139a <_Z10fillText13v+0x5fe>
 8001392:	4b44      	ldr	r3, [pc, #272]	; (80014a4 <_Z10fillText13v+0x708>)
 8001394:	795b      	ldrb	r3, [r3, #5]
 8001396:	2b39      	cmp	r3, #57	; 0x39
 8001398:	d907      	bls.n	80013aa <_Z10fillText13v+0x60e>
 800139a:	4b42      	ldr	r3, [pc, #264]	; (80014a4 <_Z10fillText13v+0x708>)
 800139c:	795b      	ldrb	r3, [r3, #5]
 800139e:	2b40      	cmp	r3, #64	; 0x40
 80013a0:	d909      	bls.n	80013b6 <_Z10fillText13v+0x61a>
 80013a2:	4b40      	ldr	r3, [pc, #256]	; (80014a4 <_Z10fillText13v+0x708>)
 80013a4:	795b      	ldrb	r3, [r3, #5]
 80013a6:	2b46      	cmp	r3, #70	; 0x46
 80013a8:	d805      	bhi.n	80013b6 <_Z10fillText13v+0x61a>
	{
		text13[109] = receivedMACTelnet[5];
 80013aa:	4b3e      	ldr	r3, [pc, #248]	; (80014a4 <_Z10fillText13v+0x708>)
 80013ac:	795a      	ldrb	r2, [r3, #5]
 80013ae:	4b3c      	ldr	r3, [pc, #240]	; (80014a0 <_Z10fillText13v+0x704>)
 80013b0:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
 80013b4:	e006      	b.n	80013c4 <_Z10fillText13v+0x628>
	}
	else
	{
		text13[109] = '0';
 80013b6:	4b3a      	ldr	r3, [pc, #232]	; (80014a0 <_Z10fillText13v+0x704>)
 80013b8:	2230      	movs	r2, #48	; 0x30
 80013ba:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
		receivedMACTelnet[5] = '0';
 80013be:	4b39      	ldr	r3, [pc, #228]	; (80014a4 <_Z10fillText13v+0x708>)
 80013c0:	2230      	movs	r2, #48	; 0x30
 80013c2:	715a      	strb	r2, [r3, #5]
	}

	if ((receivedMACTelnet[6] >= '0' && receivedMACTelnet[6] <= '9') || (receivedMACTelnet[6] >= 'A' && receivedMACTelnet[6] <= 'F'))
 80013c4:	4b37      	ldr	r3, [pc, #220]	; (80014a4 <_Z10fillText13v+0x708>)
 80013c6:	799b      	ldrb	r3, [r3, #6]
 80013c8:	2b2f      	cmp	r3, #47	; 0x2f
 80013ca:	d903      	bls.n	80013d4 <_Z10fillText13v+0x638>
 80013cc:	4b35      	ldr	r3, [pc, #212]	; (80014a4 <_Z10fillText13v+0x708>)
 80013ce:	799b      	ldrb	r3, [r3, #6]
 80013d0:	2b39      	cmp	r3, #57	; 0x39
 80013d2:	d907      	bls.n	80013e4 <_Z10fillText13v+0x648>
 80013d4:	4b33      	ldr	r3, [pc, #204]	; (80014a4 <_Z10fillText13v+0x708>)
 80013d6:	799b      	ldrb	r3, [r3, #6]
 80013d8:	2b40      	cmp	r3, #64	; 0x40
 80013da:	d909      	bls.n	80013f0 <_Z10fillText13v+0x654>
 80013dc:	4b31      	ldr	r3, [pc, #196]	; (80014a4 <_Z10fillText13v+0x708>)
 80013de:	799b      	ldrb	r3, [r3, #6]
 80013e0:	2b46      	cmp	r3, #70	; 0x46
 80013e2:	d805      	bhi.n	80013f0 <_Z10fillText13v+0x654>
	{
		text13[111] = receivedMACTelnet[6];
 80013e4:	4b2f      	ldr	r3, [pc, #188]	; (80014a4 <_Z10fillText13v+0x708>)
 80013e6:	799a      	ldrb	r2, [r3, #6]
 80013e8:	4b2d      	ldr	r3, [pc, #180]	; (80014a0 <_Z10fillText13v+0x704>)
 80013ea:	f883 206f 	strb.w	r2, [r3, #111]	; 0x6f
 80013ee:	e006      	b.n	80013fe <_Z10fillText13v+0x662>
	}
	else
	{
		text13[111] = '0';
 80013f0:	4b2b      	ldr	r3, [pc, #172]	; (80014a0 <_Z10fillText13v+0x704>)
 80013f2:	2230      	movs	r2, #48	; 0x30
 80013f4:	f883 206f 	strb.w	r2, [r3, #111]	; 0x6f
		receivedMACTelnet[6] = '0';
 80013f8:	4b2a      	ldr	r3, [pc, #168]	; (80014a4 <_Z10fillText13v+0x708>)
 80013fa:	2230      	movs	r2, #48	; 0x30
 80013fc:	719a      	strb	r2, [r3, #6]
	}
	if ((receivedMACTelnet[7] >= '0' && receivedMACTelnet[7] <= '9') || (receivedMACTelnet[7] >= 'A' && receivedMACTelnet[7] <= 'F'))
 80013fe:	4b29      	ldr	r3, [pc, #164]	; (80014a4 <_Z10fillText13v+0x708>)
 8001400:	79db      	ldrb	r3, [r3, #7]
 8001402:	2b2f      	cmp	r3, #47	; 0x2f
 8001404:	d903      	bls.n	800140e <_Z10fillText13v+0x672>
 8001406:	4b27      	ldr	r3, [pc, #156]	; (80014a4 <_Z10fillText13v+0x708>)
 8001408:	79db      	ldrb	r3, [r3, #7]
 800140a:	2b39      	cmp	r3, #57	; 0x39
 800140c:	d907      	bls.n	800141e <_Z10fillText13v+0x682>
 800140e:	4b25      	ldr	r3, [pc, #148]	; (80014a4 <_Z10fillText13v+0x708>)
 8001410:	79db      	ldrb	r3, [r3, #7]
 8001412:	2b40      	cmp	r3, #64	; 0x40
 8001414:	d909      	bls.n	800142a <_Z10fillText13v+0x68e>
 8001416:	4b23      	ldr	r3, [pc, #140]	; (80014a4 <_Z10fillText13v+0x708>)
 8001418:	79db      	ldrb	r3, [r3, #7]
 800141a:	2b46      	cmp	r3, #70	; 0x46
 800141c:	d805      	bhi.n	800142a <_Z10fillText13v+0x68e>
	{
		text13[112] = receivedMACTelnet[7];
 800141e:	4b21      	ldr	r3, [pc, #132]	; (80014a4 <_Z10fillText13v+0x708>)
 8001420:	79da      	ldrb	r2, [r3, #7]
 8001422:	4b1f      	ldr	r3, [pc, #124]	; (80014a0 <_Z10fillText13v+0x704>)
 8001424:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
 8001428:	e006      	b.n	8001438 <_Z10fillText13v+0x69c>
	}
	else
	{
		text13[112] = '0';
 800142a:	4b1d      	ldr	r3, [pc, #116]	; (80014a0 <_Z10fillText13v+0x704>)
 800142c:	2230      	movs	r2, #48	; 0x30
 800142e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
		receivedMACTelnet[7] = '0';
 8001432:	4b1c      	ldr	r3, [pc, #112]	; (80014a4 <_Z10fillText13v+0x708>)
 8001434:	2230      	movs	r2, #48	; 0x30
 8001436:	71da      	strb	r2, [r3, #7]
	}

	if ((receivedMACTelnet[8] >= '0' && receivedMACTelnet[8] <= '9') || (receivedMACTelnet[8] >= 'A' && receivedMACTelnet[8] <= 'F'))
 8001438:	4b1a      	ldr	r3, [pc, #104]	; (80014a4 <_Z10fillText13v+0x708>)
 800143a:	7a1b      	ldrb	r3, [r3, #8]
 800143c:	2b2f      	cmp	r3, #47	; 0x2f
 800143e:	d903      	bls.n	8001448 <_Z10fillText13v+0x6ac>
 8001440:	4b18      	ldr	r3, [pc, #96]	; (80014a4 <_Z10fillText13v+0x708>)
 8001442:	7a1b      	ldrb	r3, [r3, #8]
 8001444:	2b39      	cmp	r3, #57	; 0x39
 8001446:	d907      	bls.n	8001458 <_Z10fillText13v+0x6bc>
 8001448:	4b16      	ldr	r3, [pc, #88]	; (80014a4 <_Z10fillText13v+0x708>)
 800144a:	7a1b      	ldrb	r3, [r3, #8]
 800144c:	2b40      	cmp	r3, #64	; 0x40
 800144e:	d909      	bls.n	8001464 <_Z10fillText13v+0x6c8>
 8001450:	4b14      	ldr	r3, [pc, #80]	; (80014a4 <_Z10fillText13v+0x708>)
 8001452:	7a1b      	ldrb	r3, [r3, #8]
 8001454:	2b46      	cmp	r3, #70	; 0x46
 8001456:	d805      	bhi.n	8001464 <_Z10fillText13v+0x6c8>
	{
		text13[114] = receivedMACTelnet[8];
 8001458:	4b12      	ldr	r3, [pc, #72]	; (80014a4 <_Z10fillText13v+0x708>)
 800145a:	7a1a      	ldrb	r2, [r3, #8]
 800145c:	4b10      	ldr	r3, [pc, #64]	; (80014a0 <_Z10fillText13v+0x704>)
 800145e:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72
 8001462:	e006      	b.n	8001472 <_Z10fillText13v+0x6d6>
	}
	else
	{
		text13[114] = '0';
 8001464:	4b0e      	ldr	r3, [pc, #56]	; (80014a0 <_Z10fillText13v+0x704>)
 8001466:	2230      	movs	r2, #48	; 0x30
 8001468:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72
		receivedMACTelnet[8] = '0';
 800146c:	4b0d      	ldr	r3, [pc, #52]	; (80014a4 <_Z10fillText13v+0x708>)
 800146e:	2230      	movs	r2, #48	; 0x30
 8001470:	721a      	strb	r2, [r3, #8]
	}
	if ((receivedMACTelnet[9] >= '0' && receivedMACTelnet[9] <= '9') || (receivedMACTelnet[9] >= 'A' && receivedMACTelnet[9] <= 'F'))
 8001472:	4b0c      	ldr	r3, [pc, #48]	; (80014a4 <_Z10fillText13v+0x708>)
 8001474:	7a5b      	ldrb	r3, [r3, #9]
 8001476:	2b2f      	cmp	r3, #47	; 0x2f
 8001478:	d903      	bls.n	8001482 <_Z10fillText13v+0x6e6>
 800147a:	4b0a      	ldr	r3, [pc, #40]	; (80014a4 <_Z10fillText13v+0x708>)
 800147c:	7a5b      	ldrb	r3, [r3, #9]
 800147e:	2b39      	cmp	r3, #57	; 0x39
 8001480:	d907      	bls.n	8001492 <_Z10fillText13v+0x6f6>
 8001482:	4b08      	ldr	r3, [pc, #32]	; (80014a4 <_Z10fillText13v+0x708>)
 8001484:	7a5b      	ldrb	r3, [r3, #9]
 8001486:	2b40      	cmp	r3, #64	; 0x40
 8001488:	d90e      	bls.n	80014a8 <_Z10fillText13v+0x70c>
 800148a:	4b06      	ldr	r3, [pc, #24]	; (80014a4 <_Z10fillText13v+0x708>)
 800148c:	7a5b      	ldrb	r3, [r3, #9]
 800148e:	2b46      	cmp	r3, #70	; 0x46
 8001490:	d80a      	bhi.n	80014a8 <_Z10fillText13v+0x70c>
	{
		text13[115] = receivedMACTelnet[9];
 8001492:	4b04      	ldr	r3, [pc, #16]	; (80014a4 <_Z10fillText13v+0x708>)
 8001494:	7a5a      	ldrb	r2, [r3, #9]
 8001496:	4b02      	ldr	r3, [pc, #8]	; (80014a0 <_Z10fillText13v+0x704>)
 8001498:	f883 2073 	strb.w	r2, [r3, #115]	; 0x73
 800149c:	e00b      	b.n	80014b6 <_Z10fillText13v+0x71a>
 800149e:	bf00      	nop
 80014a0:	20000320 	.word	0x20000320
 80014a4:	2000223c 	.word	0x2000223c
	}
	else
	{
		text13[115] = '0';
 80014a8:	4b22      	ldr	r3, [pc, #136]	; (8001534 <_Z10fillText13v+0x798>)
 80014aa:	2230      	movs	r2, #48	; 0x30
 80014ac:	f883 2073 	strb.w	r2, [r3, #115]	; 0x73
		receivedMACTelnet[9] = '0';
 80014b0:	4b21      	ldr	r3, [pc, #132]	; (8001538 <_Z10fillText13v+0x79c>)
 80014b2:	2230      	movs	r2, #48	; 0x30
 80014b4:	725a      	strb	r2, [r3, #9]
	}

	if ((receivedMACTelnet[10] >= '0' && receivedMACTelnet[10] <= '9') || (receivedMACTelnet[10] >= 'A' && receivedMACTelnet[10] <= 'F'))
 80014b6:	4b20      	ldr	r3, [pc, #128]	; (8001538 <_Z10fillText13v+0x79c>)
 80014b8:	7a9b      	ldrb	r3, [r3, #10]
 80014ba:	2b2f      	cmp	r3, #47	; 0x2f
 80014bc:	d903      	bls.n	80014c6 <_Z10fillText13v+0x72a>
 80014be:	4b1e      	ldr	r3, [pc, #120]	; (8001538 <_Z10fillText13v+0x79c>)
 80014c0:	7a9b      	ldrb	r3, [r3, #10]
 80014c2:	2b39      	cmp	r3, #57	; 0x39
 80014c4:	d907      	bls.n	80014d6 <_Z10fillText13v+0x73a>
 80014c6:	4b1c      	ldr	r3, [pc, #112]	; (8001538 <_Z10fillText13v+0x79c>)
 80014c8:	7a9b      	ldrb	r3, [r3, #10]
 80014ca:	2b40      	cmp	r3, #64	; 0x40
 80014cc:	d909      	bls.n	80014e2 <_Z10fillText13v+0x746>
 80014ce:	4b1a      	ldr	r3, [pc, #104]	; (8001538 <_Z10fillText13v+0x79c>)
 80014d0:	7a9b      	ldrb	r3, [r3, #10]
 80014d2:	2b46      	cmp	r3, #70	; 0x46
 80014d4:	d805      	bhi.n	80014e2 <_Z10fillText13v+0x746>
	{
		text13[117] = receivedMACTelnet[10];
 80014d6:	4b18      	ldr	r3, [pc, #96]	; (8001538 <_Z10fillText13v+0x79c>)
 80014d8:	7a9a      	ldrb	r2, [r3, #10]
 80014da:	4b16      	ldr	r3, [pc, #88]	; (8001534 <_Z10fillText13v+0x798>)
 80014dc:	f883 2075 	strb.w	r2, [r3, #117]	; 0x75
 80014e0:	e006      	b.n	80014f0 <_Z10fillText13v+0x754>
	}
	else
	{
		text13[117] = '0';
 80014e2:	4b14      	ldr	r3, [pc, #80]	; (8001534 <_Z10fillText13v+0x798>)
 80014e4:	2230      	movs	r2, #48	; 0x30
 80014e6:	f883 2075 	strb.w	r2, [r3, #117]	; 0x75
		receivedMACTelnet[10] = '0';
 80014ea:	4b13      	ldr	r3, [pc, #76]	; (8001538 <_Z10fillText13v+0x79c>)
 80014ec:	2230      	movs	r2, #48	; 0x30
 80014ee:	729a      	strb	r2, [r3, #10]
	}
	if ((receivedMACTelnet[11] >= '0' && receivedMACTelnet[11] <= '9') || (receivedMACTelnet[11] >= 'A' && receivedMACTelnet[11] <= 'F'))
 80014f0:	4b11      	ldr	r3, [pc, #68]	; (8001538 <_Z10fillText13v+0x79c>)
 80014f2:	7adb      	ldrb	r3, [r3, #11]
 80014f4:	2b2f      	cmp	r3, #47	; 0x2f
 80014f6:	d903      	bls.n	8001500 <_Z10fillText13v+0x764>
 80014f8:	4b0f      	ldr	r3, [pc, #60]	; (8001538 <_Z10fillText13v+0x79c>)
 80014fa:	7adb      	ldrb	r3, [r3, #11]
 80014fc:	2b39      	cmp	r3, #57	; 0x39
 80014fe:	d907      	bls.n	8001510 <_Z10fillText13v+0x774>
 8001500:	4b0d      	ldr	r3, [pc, #52]	; (8001538 <_Z10fillText13v+0x79c>)
 8001502:	7adb      	ldrb	r3, [r3, #11]
 8001504:	2b40      	cmp	r3, #64	; 0x40
 8001506:	d909      	bls.n	800151c <_Z10fillText13v+0x780>
 8001508:	4b0b      	ldr	r3, [pc, #44]	; (8001538 <_Z10fillText13v+0x79c>)
 800150a:	7adb      	ldrb	r3, [r3, #11]
 800150c:	2b46      	cmp	r3, #70	; 0x46
 800150e:	d805      	bhi.n	800151c <_Z10fillText13v+0x780>
	{
		text13[118] = receivedMACTelnet[11];
 8001510:	4b09      	ldr	r3, [pc, #36]	; (8001538 <_Z10fillText13v+0x79c>)
 8001512:	7ada      	ldrb	r2, [r3, #11]
 8001514:	4b07      	ldr	r3, [pc, #28]	; (8001534 <_Z10fillText13v+0x798>)
 8001516:	f883 2076 	strb.w	r2, [r3, #118]	; 0x76
 800151a:	e006      	b.n	800152a <_Z10fillText13v+0x78e>
	}
	else
	{
		text13[118] = '0';
 800151c:	4b05      	ldr	r3, [pc, #20]	; (8001534 <_Z10fillText13v+0x798>)
 800151e:	2230      	movs	r2, #48	; 0x30
 8001520:	f883 2076 	strb.w	r2, [r3, #118]	; 0x76
		receivedMACTelnet[11] = '0';
 8001524:	4b04      	ldr	r3, [pc, #16]	; (8001538 <_Z10fillText13v+0x79c>)
 8001526:	2230      	movs	r2, #48	; 0x30
 8001528:	72da      	strb	r2, [r3, #11]
	}
	return;
 800152a:	bf00      	nop
}
 800152c:	46bd      	mov	sp, r7
 800152e:	bc80      	pop	{r7}
 8001530:	4770      	bx	lr
 8001532:	bf00      	nop
 8001534:	20000320 	.word	0x20000320
 8001538:	2000223c 	.word	0x2000223c

0800153c <_Z12saveSettingsv>:

void saveSettings()
{
 800153c:	b598      	push	{r3, r4, r7, lr}
 800153e:	af00      	add	r7, sp, #0
	crb.sipr0 = receivedDataTelnet[0];
 8001540:	4b3f      	ldr	r3, [pc, #252]	; (8001640 <_Z12saveSettingsv+0x104>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	b2da      	uxtb	r2, r3
 8001546:	4b3f      	ldr	r3, [pc, #252]	; (8001644 <_Z12saveSettingsv+0x108>)
 8001548:	73da      	strb	r2, [r3, #15]
	crb.sipr1 = receivedDataTelnet[1];
 800154a:	4b3d      	ldr	r3, [pc, #244]	; (8001640 <_Z12saveSettingsv+0x104>)
 800154c:	685b      	ldr	r3, [r3, #4]
 800154e:	b2da      	uxtb	r2, r3
 8001550:	4b3c      	ldr	r3, [pc, #240]	; (8001644 <_Z12saveSettingsv+0x108>)
 8001552:	741a      	strb	r2, [r3, #16]
	crb.sipr2 = receivedDataTelnet[2];
 8001554:	4b3a      	ldr	r3, [pc, #232]	; (8001640 <_Z12saveSettingsv+0x104>)
 8001556:	689b      	ldr	r3, [r3, #8]
 8001558:	b2da      	uxtb	r2, r3
 800155a:	4b3a      	ldr	r3, [pc, #232]	; (8001644 <_Z12saveSettingsv+0x108>)
 800155c:	745a      	strb	r2, [r3, #17]
	crb.sipr3 = receivedDataTelnet[3];
 800155e:	4b38      	ldr	r3, [pc, #224]	; (8001640 <_Z12saveSettingsv+0x104>)
 8001560:	68db      	ldr	r3, [r3, #12]
 8001562:	b2da      	uxtb	r2, r3
 8001564:	4b37      	ldr	r3, [pc, #220]	; (8001644 <_Z12saveSettingsv+0x108>)
 8001566:	749a      	strb	r2, [r3, #18]
	crb.subr0 = receivedDataTelnet[4];
 8001568:	4b35      	ldr	r3, [pc, #212]	; (8001640 <_Z12saveSettingsv+0x104>)
 800156a:	691b      	ldr	r3, [r3, #16]
 800156c:	b2da      	uxtb	r2, r3
 800156e:	4b35      	ldr	r3, [pc, #212]	; (8001644 <_Z12saveSettingsv+0x108>)
 8001570:	715a      	strb	r2, [r3, #5]
	crb.subr1 = receivedDataTelnet[5];
 8001572:	4b33      	ldr	r3, [pc, #204]	; (8001640 <_Z12saveSettingsv+0x104>)
 8001574:	695b      	ldr	r3, [r3, #20]
 8001576:	b2da      	uxtb	r2, r3
 8001578:	4b32      	ldr	r3, [pc, #200]	; (8001644 <_Z12saveSettingsv+0x108>)
 800157a:	719a      	strb	r2, [r3, #6]
	crb.subr2 = receivedDataTelnet[6];
 800157c:	4b30      	ldr	r3, [pc, #192]	; (8001640 <_Z12saveSettingsv+0x104>)
 800157e:	699b      	ldr	r3, [r3, #24]
 8001580:	b2da      	uxtb	r2, r3
 8001582:	4b30      	ldr	r3, [pc, #192]	; (8001644 <_Z12saveSettingsv+0x108>)
 8001584:	71da      	strb	r2, [r3, #7]
	crb.subr3 = receivedDataTelnet[7];
 8001586:	4b2e      	ldr	r3, [pc, #184]	; (8001640 <_Z12saveSettingsv+0x104>)
 8001588:	69db      	ldr	r3, [r3, #28]
 800158a:	b2da      	uxtb	r2, r3
 800158c:	4b2d      	ldr	r3, [pc, #180]	; (8001644 <_Z12saveSettingsv+0x108>)
 800158e:	721a      	strb	r2, [r3, #8]
	crb.shar0 = letter2int(receivedMACTelnet[0])*16 + letter2int(receivedMACTelnet[1]);
 8001590:	482d      	ldr	r0, [pc, #180]	; (8001648 <_Z12saveSettingsv+0x10c>)
 8001592:	f7ff f989 	bl	80008a8 <_Z10letter2intRKc>
 8001596:	4603      	mov	r3, r0
 8001598:	011b      	lsls	r3, r3, #4
 800159a:	b2dc      	uxtb	r4, r3
 800159c:	482b      	ldr	r0, [pc, #172]	; (800164c <_Z12saveSettingsv+0x110>)
 800159e:	f7ff f983 	bl	80008a8 <_Z10letter2intRKc>
 80015a2:	4603      	mov	r3, r0
 80015a4:	4423      	add	r3, r4
 80015a6:	b2da      	uxtb	r2, r3
 80015a8:	4b26      	ldr	r3, [pc, #152]	; (8001644 <_Z12saveSettingsv+0x108>)
 80015aa:	725a      	strb	r2, [r3, #9]
	crb.shar1 = letter2int(receivedMACTelnet[2])*16 + letter2int(receivedMACTelnet[3]);
 80015ac:	4828      	ldr	r0, [pc, #160]	; (8001650 <_Z12saveSettingsv+0x114>)
 80015ae:	f7ff f97b 	bl	80008a8 <_Z10letter2intRKc>
 80015b2:	4603      	mov	r3, r0
 80015b4:	011b      	lsls	r3, r3, #4
 80015b6:	b2dc      	uxtb	r4, r3
 80015b8:	4826      	ldr	r0, [pc, #152]	; (8001654 <_Z12saveSettingsv+0x118>)
 80015ba:	f7ff f975 	bl	80008a8 <_Z10letter2intRKc>
 80015be:	4603      	mov	r3, r0
 80015c0:	4423      	add	r3, r4
 80015c2:	b2da      	uxtb	r2, r3
 80015c4:	4b1f      	ldr	r3, [pc, #124]	; (8001644 <_Z12saveSettingsv+0x108>)
 80015c6:	729a      	strb	r2, [r3, #10]
	crb.shar2 = letter2int(receivedMACTelnet[4])*16 + letter2int(receivedMACTelnet[5]);
 80015c8:	4823      	ldr	r0, [pc, #140]	; (8001658 <_Z12saveSettingsv+0x11c>)
 80015ca:	f7ff f96d 	bl	80008a8 <_Z10letter2intRKc>
 80015ce:	4603      	mov	r3, r0
 80015d0:	011b      	lsls	r3, r3, #4
 80015d2:	b2dc      	uxtb	r4, r3
 80015d4:	4821      	ldr	r0, [pc, #132]	; (800165c <_Z12saveSettingsv+0x120>)
 80015d6:	f7ff f967 	bl	80008a8 <_Z10letter2intRKc>
 80015da:	4603      	mov	r3, r0
 80015dc:	4423      	add	r3, r4
 80015de:	b2da      	uxtb	r2, r3
 80015e0:	4b18      	ldr	r3, [pc, #96]	; (8001644 <_Z12saveSettingsv+0x108>)
 80015e2:	72da      	strb	r2, [r3, #11]
	crb.shar3 = letter2int(receivedMACTelnet[6])*16 + letter2int(receivedMACTelnet[7]);
 80015e4:	481e      	ldr	r0, [pc, #120]	; (8001660 <_Z12saveSettingsv+0x124>)
 80015e6:	f7ff f95f 	bl	80008a8 <_Z10letter2intRKc>
 80015ea:	4603      	mov	r3, r0
 80015ec:	011b      	lsls	r3, r3, #4
 80015ee:	b2dc      	uxtb	r4, r3
 80015f0:	481c      	ldr	r0, [pc, #112]	; (8001664 <_Z12saveSettingsv+0x128>)
 80015f2:	f7ff f959 	bl	80008a8 <_Z10letter2intRKc>
 80015f6:	4603      	mov	r3, r0
 80015f8:	4423      	add	r3, r4
 80015fa:	b2da      	uxtb	r2, r3
 80015fc:	4b11      	ldr	r3, [pc, #68]	; (8001644 <_Z12saveSettingsv+0x108>)
 80015fe:	731a      	strb	r2, [r3, #12]
	crb.shar4 = letter2int(receivedMACTelnet[8])*16 + letter2int(receivedMACTelnet[9]);
 8001600:	4819      	ldr	r0, [pc, #100]	; (8001668 <_Z12saveSettingsv+0x12c>)
 8001602:	f7ff f951 	bl	80008a8 <_Z10letter2intRKc>
 8001606:	4603      	mov	r3, r0
 8001608:	011b      	lsls	r3, r3, #4
 800160a:	b2dc      	uxtb	r4, r3
 800160c:	4817      	ldr	r0, [pc, #92]	; (800166c <_Z12saveSettingsv+0x130>)
 800160e:	f7ff f94b 	bl	80008a8 <_Z10letter2intRKc>
 8001612:	4603      	mov	r3, r0
 8001614:	4423      	add	r3, r4
 8001616:	b2da      	uxtb	r2, r3
 8001618:	4b0a      	ldr	r3, [pc, #40]	; (8001644 <_Z12saveSettingsv+0x108>)
 800161a:	735a      	strb	r2, [r3, #13]
	crb.shar5 = letter2int(receivedMACTelnet[10])*16 + letter2int(receivedMACTelnet[11]);
 800161c:	4814      	ldr	r0, [pc, #80]	; (8001670 <_Z12saveSettingsv+0x134>)
 800161e:	f7ff f943 	bl	80008a8 <_Z10letter2intRKc>
 8001622:	4603      	mov	r3, r0
 8001624:	011b      	lsls	r3, r3, #4
 8001626:	b2dc      	uxtb	r4, r3
 8001628:	4812      	ldr	r0, [pc, #72]	; (8001674 <_Z12saveSettingsv+0x138>)
 800162a:	f7ff f93d 	bl	80008a8 <_Z10letter2intRKc>
 800162e:	4603      	mov	r3, r0
 8001630:	4423      	add	r3, r4
 8001632:	b2da      	uxtb	r2, r3
 8001634:	4b03      	ldr	r3, [pc, #12]	; (8001644 <_Z12saveSettingsv+0x108>)
 8001636:	739a      	strb	r2, [r3, #14]

	writeFLASH();
 8001638:	f000 f81e 	bl	8001678 <_Z10writeFLASHv>

	NVIC_SystemReset();
 800163c:	f7ff f904 	bl	8000848 <__NVIC_SystemReset>
 8001640:	200021fc 	.word	0x200021fc
 8001644:	20000000 	.word	0x20000000
 8001648:	2000223c 	.word	0x2000223c
 800164c:	2000223d 	.word	0x2000223d
 8001650:	2000223e 	.word	0x2000223e
 8001654:	2000223f 	.word	0x2000223f
 8001658:	20002240 	.word	0x20002240
 800165c:	20002241 	.word	0x20002241
 8001660:	20002242 	.word	0x20002242
 8001664:	20002243 	.word	0x20002243
 8001668:	20002244 	.word	0x20002244
 800166c:	20002245 	.word	0x20002245
 8001670:	20002246 	.word	0x20002246
 8001674:	20002247 	.word	0x20002247

08001678 <_Z10writeFLASHv>:
extern struct CommonRegisterBlock crb;
extern struct SocketRegisterBlock srb0, srb1, srb2, srb3, srb4, srb5, srb6, srb7;

// Запись во FLASH
void writeFLASH()
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b086      	sub	sp, #24
 800167c:	af00      	add	r7, sp, #0
	// Открываем доступ к FLASH (она закрыта от случайной записи)
	HAL_FLASH_Unlock();
 800167e:	f001 fbc9 	bl	8002e14 <HAL_FLASH_Unlock>

	// Объявляем структуру, необходимую для функции стирания страницы
	FLASH_EraseInitTypeDef eraseInit;
	eraseInit.TypeErase = FLASH_TYPEERASE_PAGES; // Стираем постранично
 8001682:	2300      	movs	r3, #0
 8001684:	60bb      	str	r3, [r7, #8]
	//eraseInit.Banks = FLASH_BANK_1;
	eraseInit.PageAddress = CONFIG_FLASHPAGE; // Адрес страницы для стирания
 8001686:	4b20      	ldr	r3, [pc, #128]	; (8001708 <_Z10writeFLASHv+0x90>)
 8001688:	613b      	str	r3, [r7, #16]
	eraseInit.NbPages = 1; // Число страниц = 1
 800168a:	2301      	movs	r3, #1
 800168c:	617b      	str	r3, [r7, #20]

	// Объявляем переменную для сохранения результата стирания FLASH (функции HAL_FLASHEx_Erase()), д.б. 0xFFFFFFFF (не используем)
	uint32_t statusFLASHerase {0};
 800168e:	2300      	movs	r3, #0
 8001690:	607b      	str	r3, [r7, #4]

	// Очищаем страницу
	HAL_FLASHEx_Erase(&eraseInit, &statusFLASHerase);
 8001692:	1d3a      	adds	r2, r7, #4
 8001694:	f107 0308 	add.w	r3, r7, #8
 8001698:	4611      	mov	r1, r2
 800169a:	4618      	mov	r0, r3
 800169c:	f001 fca2 	bl	8002fe4 <HAL_FLASHEx_Erase>

	// Записываем блок Common Register
	writeBlockFLASH(CONFIG_FLASHPAGE, (uint64_t*) &crb, sizeof(crb)/8);
 80016a0:	2206      	movs	r2, #6
 80016a2:	491a      	ldr	r1, [pc, #104]	; (800170c <_Z10writeFLASHv+0x94>)
 80016a4:	4818      	ldr	r0, [pc, #96]	; (8001708 <_Z10writeFLASHv+0x90>)
 80016a6:	f000 f853 	bl	8001750 <_Z15writeBlockFLASHmPyj>

	// Записываем блок Socket 0 Register
	writeBlockFLASH(CONFIG_FLASHPAGE + 64, (uint64_t*) &srb0, sizeof(srb0)/8);
 80016aa:	2206      	movs	r2, #6
 80016ac:	4918      	ldr	r1, [pc, #96]	; (8001710 <_Z10writeFLASHv+0x98>)
 80016ae:	4819      	ldr	r0, [pc, #100]	; (8001714 <_Z10writeFLASHv+0x9c>)
 80016b0:	f000 f84e 	bl	8001750 <_Z15writeBlockFLASHmPyj>

	// Записываем блок Socket 1 Register
	writeBlockFLASH(CONFIG_FLASHPAGE + 120, (uint64_t*) &srb1, sizeof(srb1)/8);
 80016b4:	2206      	movs	r2, #6
 80016b6:	4918      	ldr	r1, [pc, #96]	; (8001718 <_Z10writeFLASHv+0xa0>)
 80016b8:	4818      	ldr	r0, [pc, #96]	; (800171c <_Z10writeFLASHv+0xa4>)
 80016ba:	f000 f849 	bl	8001750 <_Z15writeBlockFLASHmPyj>

	// Записываем блок Socket 2 Register
	writeBlockFLASH(CONFIG_FLASHPAGE + 176, (uint64_t*) &srb2, sizeof(srb2)/8);
 80016be:	2206      	movs	r2, #6
 80016c0:	4917      	ldr	r1, [pc, #92]	; (8001720 <_Z10writeFLASHv+0xa8>)
 80016c2:	4818      	ldr	r0, [pc, #96]	; (8001724 <_Z10writeFLASHv+0xac>)
 80016c4:	f000 f844 	bl	8001750 <_Z15writeBlockFLASHmPyj>

	// Записываем блок Socket 3 Register
	writeBlockFLASH(CONFIG_FLASHPAGE + 232, (uint64_t*) &srb3, sizeof(srb3)/8);
 80016c8:	2206      	movs	r2, #6
 80016ca:	4917      	ldr	r1, [pc, #92]	; (8001728 <_Z10writeFLASHv+0xb0>)
 80016cc:	4817      	ldr	r0, [pc, #92]	; (800172c <_Z10writeFLASHv+0xb4>)
 80016ce:	f000 f83f 	bl	8001750 <_Z15writeBlockFLASHmPyj>

	// Записываем блок Socket 4 Register
	writeBlockFLASH(CONFIG_FLASHPAGE + 288, (uint64_t*) &srb4, sizeof(srb4)/8);
 80016d2:	2206      	movs	r2, #6
 80016d4:	4916      	ldr	r1, [pc, #88]	; (8001730 <_Z10writeFLASHv+0xb8>)
 80016d6:	4817      	ldr	r0, [pc, #92]	; (8001734 <_Z10writeFLASHv+0xbc>)
 80016d8:	f000 f83a 	bl	8001750 <_Z15writeBlockFLASHmPyj>

	// Записываем блок Socket 5 Register
	writeBlockFLASH(CONFIG_FLASHPAGE + 344, (uint64_t*) &srb5, sizeof(srb5)/8);
 80016dc:	2206      	movs	r2, #6
 80016de:	4916      	ldr	r1, [pc, #88]	; (8001738 <_Z10writeFLASHv+0xc0>)
 80016e0:	4816      	ldr	r0, [pc, #88]	; (800173c <_Z10writeFLASHv+0xc4>)
 80016e2:	f000 f835 	bl	8001750 <_Z15writeBlockFLASHmPyj>

	// Записываем блок Socket 6 Register
	writeBlockFLASH(CONFIG_FLASHPAGE + 400, (uint64_t*) &srb6, sizeof(srb6)/8);
 80016e6:	2206      	movs	r2, #6
 80016e8:	4915      	ldr	r1, [pc, #84]	; (8001740 <_Z10writeFLASHv+0xc8>)
 80016ea:	4816      	ldr	r0, [pc, #88]	; (8001744 <_Z10writeFLASHv+0xcc>)
 80016ec:	f000 f830 	bl	8001750 <_Z15writeBlockFLASHmPyj>

	// Записываем блок Socket 7 Register
	writeBlockFLASH(CONFIG_FLASHPAGE + 456, (uint64_t*) &srb7, sizeof(srb7)/8);
 80016f0:	2206      	movs	r2, #6
 80016f2:	4915      	ldr	r1, [pc, #84]	; (8001748 <_Z10writeFLASHv+0xd0>)
 80016f4:	4815      	ldr	r0, [pc, #84]	; (800174c <_Z10writeFLASHv+0xd4>)
 80016f6:	f000 f82b 	bl	8001750 <_Z15writeBlockFLASHmPyj>

	// Закрываем доступ к FLASH, от случайной записи
	HAL_FLASH_Lock();
 80016fa:	f001 fbb1 	bl	8002e60 <HAL_FLASH_Lock>
	return;
 80016fe:	bf00      	nop
}
 8001700:	3718      	adds	r7, #24
 8001702:	46bd      	mov	sp, r7
 8001704:	bd80      	pop	{r7, pc}
 8001706:	bf00      	nop
 8001708:	0801fc00 	.word	0x0801fc00
 800170c:	20000000 	.word	0x20000000
 8001710:	20000030 	.word	0x20000030
 8001714:	0801fc40 	.word	0x0801fc40
 8001718:	20000060 	.word	0x20000060
 800171c:	0801fc78 	.word	0x0801fc78
 8001720:	20000090 	.word	0x20000090
 8001724:	0801fcb0 	.word	0x0801fcb0
 8001728:	20000608 	.word	0x20000608
 800172c:	0801fce8 	.word	0x0801fce8
 8001730:	20000638 	.word	0x20000638
 8001734:	0801fd20 	.word	0x0801fd20
 8001738:	20000668 	.word	0x20000668
 800173c:	0801fd58 	.word	0x0801fd58
 8001740:	20000698 	.word	0x20000698
 8001744:	0801fd90 	.word	0x0801fd90
 8001748:	200000c0 	.word	0x200000c0
 800174c:	0801fdc8 	.word	0x0801fdc8

08001750 <_Z15writeBlockFLASHmPyj>:

// Запись области во FLASH, по 64бита (doubleword)
void writeBlockFLASH(uint32_t address, uint64_t* pData64, unsigned int size)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b086      	sub	sp, #24
 8001754:	af00      	add	r7, sp, #0
 8001756:	60f8      	str	r0, [r7, #12]
 8001758:	60b9      	str	r1, [r7, #8]
 800175a:	607a      	str	r2, [r7, #4]
	// Объявляем переменную для сохранения результата записи во FLASH (функции HAL_FLASH_Program())
	HAL_StatusTypeDef statusFLASHprogram;

	// Записываем нужную область памяти
	for (unsigned int i = 0; i < size; i++)
 800175c:	2300      	movs	r3, #0
 800175e:	617b      	str	r3, [r7, #20]
 8001760:	697a      	ldr	r2, [r7, #20]
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	429a      	cmp	r2, r3
 8001766:	d217      	bcs.n	8001798 <_Z15writeBlockFLASHmPyj+0x48>
	{
		statusFLASHprogram = HAL_FLASH_Program (FLASH_TYPEPROGRAM_DOUBLEWORD, address + i*8, *(pData64++));
 8001768:	697b      	ldr	r3, [r7, #20]
 800176a:	00da      	lsls	r2, r3, #3
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	18d1      	adds	r1, r2, r3
 8001770:	68bb      	ldr	r3, [r7, #8]
 8001772:	f103 0208 	add.w	r2, r3, #8
 8001776:	60ba      	str	r2, [r7, #8]
 8001778:	e9d3 2300 	ldrd	r2, r3, [r3]
 800177c:	2003      	movs	r0, #3
 800177e:	f001 fad9 	bl	8002d34 <HAL_FLASH_Program>
 8001782:	4603      	mov	r3, r0
 8001784:	74fb      	strb	r3, [r7, #19]
		if (statusFLASHprogram != HAL_OK) break; // Если что-то пошло не так - выходим из цикла
 8001786:	7cfb      	ldrb	r3, [r7, #19]
 8001788:	2b00      	cmp	r3, #0
 800178a:	d103      	bne.n	8001794 <_Z15writeBlockFLASHmPyj+0x44>
	for (unsigned int i = 0; i < size; i++)
 800178c:	697b      	ldr	r3, [r7, #20]
 800178e:	3301      	adds	r3, #1
 8001790:	617b      	str	r3, [r7, #20]
 8001792:	e7e5      	b.n	8001760 <_Z15writeBlockFLASHmPyj+0x10>
		if (statusFLASHprogram != HAL_OK) break; // Если что-то пошло не так - выходим из цикла
 8001794:	bf00      	nop
	}
	return;
 8001796:	bf00      	nop
 8001798:	bf00      	nop
}
 800179a:	3718      	adds	r7, #24
 800179c:	46bd      	mov	sp, r7
 800179e:	bd80      	pop	{r7, pc}

080017a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b084      	sub	sp, #16
 80017a4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80017a6:	f001 f881 	bl	80028ac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80017aa:	f000 fa8f 	bl	8001ccc <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80017ae:	f000 fc5b 	bl	8002068 <_ZL12MX_GPIO_Initv>
  MX_SPI1_Init();
 80017b2:	f000 fadb 	bl	8001d6c <_ZL12MX_SPI1_Initv>
  MX_USART1_UART_Init();
 80017b6:	f000 fc29 	bl	800200c <_ZL19MX_USART1_UART_Initv>
  MX_TIM4_Init();
 80017ba:	f000 fbcb 	bl	8001f54 <_ZL12MX_TIM4_Initv>
  MX_TIM3_Init();
 80017be:	f000 fb6d 	bl	8001e9c <_ZL12MX_TIM3_Initv>
  MX_TIM2_Init();
 80017c2:	f000 fb0f 	bl	8001de4 <_ZL12MX_TIM2_Initv>

  //char temp[4];
  //utoa(crb.sipr0, temp, 4);
  //text0[23] = temp[0];

  fillText();
 80017c6:	f7ff f8a1 	bl	800090c <_Z8fillTextv>

  // Включаем чип W5500 через �?бро�?
  ethernetA1.reset();
 80017ca:	48ac      	ldr	r0, [pc, #688]	; (8001a7c <main+0x2dc>)
 80017cc:	f7fe fcfc 	bl	80001c8 <_ZN5W55005resetEv>

  // Запи�?ываем "на�?тройки" в блок реги�?тров CRB
  ethernetA1.writeArrayToCRB(&crb.mr, 47, W5500_MR);
 80017d0:	2300      	movs	r3, #0
 80017d2:	222f      	movs	r2, #47	; 0x2f
 80017d4:	49aa      	ldr	r1, [pc, #680]	; (8001a80 <main+0x2e0>)
 80017d6:	48a9      	ldr	r0, [pc, #676]	; (8001a7c <main+0x2dc>)
 80017d8:	f7fe fd48 	bl	800026c <_ZN5W550015writeArrayToCRBEPhhh>

  HAL_Delay(10);
 80017dc:	200a      	movs	r0, #10
 80017de:	f001 f8c7 	bl	8002970 <HAL_Delay>

  // У�?танавливаем режим UDP дл�? �?окета 0
  //ethernetA1.writeByteToSRB(SOCKET0, W5500_Sn_MR_UDP | W5500_Sn_MR_MULTI_MFEN, W5500_Sn_MR);
  ethernetA1.writeByteToSRB(SOCKET0, W5500_Sn_MR_UDP, W5500_Sn_MR);
 80017e2:	2300      	movs	r3, #0
 80017e4:	2202      	movs	r2, #2
 80017e6:	2108      	movs	r1, #8
 80017e8:	48a4      	ldr	r0, [pc, #656]	; (8001a7c <main+0x2dc>)
 80017ea:	f7fe fdfa 	bl	80003e2 <_ZN5W550014writeByteToSRBEhhh>

  // У�?танавливаем режим TCP дл�? �?окета 1
  ethernetA1.writeByteToSRB(SOCKET1, W5500_Sn_MR_TCP | W5500_Sn_MR_MULTI_MFEN, W5500_Sn_MR);
 80017ee:	2300      	movs	r3, #0
 80017f0:	2281      	movs	r2, #129	; 0x81
 80017f2:	2128      	movs	r1, #40	; 0x28
 80017f4:	48a1      	ldr	r0, [pc, #644]	; (8001a7c <main+0x2dc>)
 80017f6:	f7fe fdf4 	bl	80003e2 <_ZN5W550014writeByteToSRBEhhh>

  // У�?танавливаем режим TCP дл�? �?окета 2
  ethernetA1.writeByteToSRB(SOCKET2, W5500_Sn_MR_TCP | W5500_Sn_MR_MULTI_MFEN, W5500_Sn_MR);
 80017fa:	2300      	movs	r3, #0
 80017fc:	2281      	movs	r2, #129	; 0x81
 80017fe:	2148      	movs	r1, #72	; 0x48
 8001800:	489e      	ldr	r0, [pc, #632]	; (8001a7c <main+0x2dc>)
 8001802:	f7fe fdee 	bl	80003e2 <_ZN5W550014writeByteToSRBEhhh>

  // Отключаем прерывани�? при отправке дл�? �?окета 0
  ethernetA1.writeByteToSRB(SOCKET0, W5500_Sn_IMR_SEND_OK_OFF, W5500_Sn_IMR);
 8001806:	232c      	movs	r3, #44	; 0x2c
 8001808:	22ef      	movs	r2, #239	; 0xef
 800180a:	2108      	movs	r1, #8
 800180c:	489b      	ldr	r0, [pc, #620]	; (8001a7c <main+0x2dc>)
 800180e:	f7fe fde8 	bl	80003e2 <_ZN5W550014writeByteToSRBEhhh>

  // Отключаем прерывани�? при отправке, �?оединении дл�? �?окета 1
  ethernetA1.writeByteToSRB(SOCKET1, W5500_Sn_IMR_SEND_OK_OFF & W5500_Sn_IMR_CON_OFF, W5500_Sn_IMR);
 8001812:	232c      	movs	r3, #44	; 0x2c
 8001814:	22ee      	movs	r2, #238	; 0xee
 8001816:	2128      	movs	r1, #40	; 0x28
 8001818:	4898      	ldr	r0, [pc, #608]	; (8001a7c <main+0x2dc>)
 800181a:	f7fe fde2 	bl	80003e2 <_ZN5W550014writeByteToSRBEhhh>

  // Отключаем прерывани�? при отправке дл�? �?окета 2
  ethernetA1.writeByteToSRB(SOCKET2, W5500_Sn_IMR_SEND_OK_OFF, W5500_Sn_IMR);
 800181e:	232c      	movs	r3, #44	; 0x2c
 8001820:	22ef      	movs	r2, #239	; 0xef
 8001822:	2148      	movs	r1, #72	; 0x48
 8001824:	4895      	ldr	r0, [pc, #596]	; (8001a7c <main+0x2dc>)
 8001826:	f7fe fddc 	bl	80003e2 <_ZN5W550014writeByteToSRBEhhh>

  HAL_Delay(10);
 800182a:	200a      	movs	r0, #10
 800182c:	f001 f8a0 	bl	8002970 <HAL_Delay>

  // Запи�?ываем порты, MAC, IP в блок реги�?тров SRB �?окета 0
  ethernetA1.writeArrayToSRB(SOCKET0, &srb0.sNport0, 14, W5500_Sn_PORT);
 8001830:	2304      	movs	r3, #4
 8001832:	9300      	str	r3, [sp, #0]
 8001834:	230e      	movs	r3, #14
 8001836:	4a93      	ldr	r2, [pc, #588]	; (8001a84 <main+0x2e4>)
 8001838:	2108      	movs	r1, #8
 800183a:	4890      	ldr	r0, [pc, #576]	; (8001a7c <main+0x2dc>)
 800183c:	f7fe fe4a 	bl	80004d4 <_ZN5W550015writeArrayToSRBEhPhhh>

  // Запи�?ываем порты, MAC, IP в блок реги�?тров SRB �?окета 1
  ethernetA1.writeArrayToSRB(SOCKET1, &srb1.sNport0, 14, W5500_Sn_PORT);
 8001840:	2304      	movs	r3, #4
 8001842:	9300      	str	r3, [sp, #0]
 8001844:	230e      	movs	r3, #14
 8001846:	4a90      	ldr	r2, [pc, #576]	; (8001a88 <main+0x2e8>)
 8001848:	2128      	movs	r1, #40	; 0x28
 800184a:	488c      	ldr	r0, [pc, #560]	; (8001a7c <main+0x2dc>)
 800184c:	f7fe fe42 	bl	80004d4 <_ZN5W550015writeArrayToSRBEhPhhh>

  // Запи�?ываем порты, MAC, IP в блок реги�?тров SRB �?окета 2
  ethernetA1.writeArrayToSRB(SOCKET2, &srb2.sNport0, 14, W5500_Sn_PORT);
 8001850:	2304      	movs	r3, #4
 8001852:	9300      	str	r3, [sp, #0]
 8001854:	230e      	movs	r3, #14
 8001856:	4a8d      	ldr	r2, [pc, #564]	; (8001a8c <main+0x2ec>)
 8001858:	2148      	movs	r1, #72	; 0x48
 800185a:	4888      	ldr	r0, [pc, #544]	; (8001a7c <main+0x2dc>)
 800185c:	f7fe fe3a 	bl	80004d4 <_ZN5W550015writeArrayToSRBEhPhhh>

  HAL_Delay(10);
 8001860:	200a      	movs	r0, #10
 8001862:	f001 f885 	bl	8002970 <HAL_Delay>

  // Открываем �?окет 0
  ethernetA1.writeByteToSRB(SOCKET0, W5500_Sn_CR_OPEN, W5500_Sn_CR);
 8001866:	2301      	movs	r3, #1
 8001868:	2201      	movs	r2, #1
 800186a:	2108      	movs	r1, #8
 800186c:	4883      	ldr	r0, [pc, #524]	; (8001a7c <main+0x2dc>)
 800186e:	f7fe fdb8 	bl	80003e2 <_ZN5W550014writeByteToSRBEhhh>

  // Открываем �?окет 1
  ethernetA1.writeByteToSRB(SOCKET1, W5500_Sn_CR_OPEN, W5500_Sn_CR);
 8001872:	2301      	movs	r3, #1
 8001874:	2201      	movs	r2, #1
 8001876:	2128      	movs	r1, #40	; 0x28
 8001878:	4880      	ldr	r0, [pc, #512]	; (8001a7c <main+0x2dc>)
 800187a:	f7fe fdb2 	bl	80003e2 <_ZN5W550014writeByteToSRBEhhh>

  // Открываем �?окет 2
  ethernetA1.writeByteToSRB(SOCKET2, W5500_Sn_CR_OPEN, W5500_Sn_CR);
 800187e:	2301      	movs	r3, #1
 8001880:	2201      	movs	r2, #1
 8001882:	2148      	movs	r1, #72	; 0x48
 8001884:	487d      	ldr	r0, [pc, #500]	; (8001a7c <main+0x2dc>)
 8001886:	f7fe fdac 	bl	80003e2 <_ZN5W550014writeByteToSRBEhhh>

  HAL_Delay(1);
 800188a:	2001      	movs	r0, #1
 800188c:	f001 f870 	bl	8002970 <HAL_Delay>

  // провер�?ем что �?окет 1 проиницилизирован и запу�?каем режим �?ервера
  if (ethernetA1.readByteFromSRB(SOCKET1, W5500_Sn_SR) == W5500_Sn_SR_SOCK_INIT)
 8001890:	2203      	movs	r2, #3
 8001892:	2128      	movs	r1, #40	; 0x28
 8001894:	4879      	ldr	r0, [pc, #484]	; (8001a7c <main+0x2dc>)
 8001896:	f7fe fd32 	bl	80002fe <_ZN5W550015readByteFromSRBEhh>
 800189a:	4603      	mov	r3, r0
 800189c:	2b13      	cmp	r3, #19
 800189e:	bf0c      	ite	eq
 80018a0:	2301      	moveq	r3, #1
 80018a2:	2300      	movne	r3, #0
 80018a4:	b2db      	uxtb	r3, r3
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d005      	beq.n	80018b6 <main+0x116>
  {
	  ethernetA1.writeByteToSRB(SOCKET1, W5500_Sn_CR_LISTEN, W5500_Sn_CR);
 80018aa:	2301      	movs	r3, #1
 80018ac:	2202      	movs	r2, #2
 80018ae:	2128      	movs	r1, #40	; 0x28
 80018b0:	4872      	ldr	r0, [pc, #456]	; (8001a7c <main+0x2dc>)
 80018b2:	f7fe fd96 	bl	80003e2 <_ZN5W550014writeByteToSRBEhhh>
  }

  // провер�?ем что �?окет 2 проиницилизирован и запу�?каем режим �?ервера
  if (ethernetA1.readByteFromSRB(SOCKET2, W5500_Sn_SR) == W5500_Sn_SR_SOCK_INIT)
 80018b6:	2203      	movs	r2, #3
 80018b8:	2148      	movs	r1, #72	; 0x48
 80018ba:	4870      	ldr	r0, [pc, #448]	; (8001a7c <main+0x2dc>)
 80018bc:	f7fe fd1f 	bl	80002fe <_ZN5W550015readByteFromSRBEhh>
 80018c0:	4603      	mov	r3, r0
 80018c2:	2b13      	cmp	r3, #19
 80018c4:	bf0c      	ite	eq
 80018c6:	2301      	moveq	r3, #1
 80018c8:	2300      	movne	r3, #0
 80018ca:	b2db      	uxtb	r3, r3
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d005      	beq.n	80018dc <main+0x13c>
  {
	  ethernetA1.writeByteToSRB(SOCKET2, W5500_Sn_CR_LISTEN, W5500_Sn_CR);
 80018d0:	2301      	movs	r3, #1
 80018d2:	2202      	movs	r2, #2
 80018d4:	2148      	movs	r1, #72	; 0x48
 80018d6:	4869      	ldr	r0, [pc, #420]	; (8001a7c <main+0x2dc>)
 80018d8:	f7fe fd83 	bl	80003e2 <_ZN5W550014writeByteToSRBEhhh>
  }

  HAL_Delay(1);
 80018dc:	2001      	movs	r0, #1
 80018de:	f001 f847 	bl	8002970 <HAL_Delay>

  // Разрешаем прием по UART
  HAL_UART_Receive_IT(&huart1, &receivedByteUART, 1);
 80018e2:	2201      	movs	r2, #1
 80018e4:	496a      	ldr	r1, [pc, #424]	; (8001a90 <main+0x2f0>)
 80018e6:	486b      	ldr	r0, [pc, #428]	; (8001a94 <main+0x2f4>)
 80018e8:	f003 fbb1 	bl	800504e <HAL_UART_Receive_IT>

  // очищаем флаги прерываний
  CLEAR_BIT(TIM3->SR, TIM_SR_UIF);
 80018ec:	4b6a      	ldr	r3, [pc, #424]	; (8001a98 <main+0x2f8>)
 80018ee:	691b      	ldr	r3, [r3, #16]
 80018f0:	4a69      	ldr	r2, [pc, #420]	; (8001a98 <main+0x2f8>)
 80018f2:	f023 0301 	bic.w	r3, r3, #1
 80018f6:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(TIM4->SR, TIM_SR_UIF);
 80018f8:	4b68      	ldr	r3, [pc, #416]	; (8001a9c <main+0x2fc>)
 80018fa:	691b      	ldr	r3, [r3, #16]
 80018fc:	4a67      	ldr	r2, [pc, #412]	; (8001a9c <main+0x2fc>)
 80018fe:	f023 0301 	bic.w	r3, r3, #1
 8001902:	6113      	str	r3, [r2, #16]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // провер�?ем е�?ть ли данные по UDP
	  if (socket0dataReady)
 8001904:	4b66      	ldr	r3, [pc, #408]	; (8001aa0 <main+0x300>)
 8001906:	781b      	ldrb	r3, [r3, #0]
 8001908:	2b00      	cmp	r3, #0
 800190a:	d022      	beq.n	8001952 <main+0x1b2>
	  {
		  if((HAL_UART_GetState(&huart1) == HAL_UART_STATE_READY) || (HAL_UART_GetState(&huart1) == HAL_UART_STATE_BUSY_RX))
 800190c:	4861      	ldr	r0, [pc, #388]	; (8001a94 <main+0x2f4>)
 800190e:	f003 fd8d 	bl	800542c <HAL_UART_GetState>
 8001912:	4603      	mov	r3, r0
 8001914:	2b20      	cmp	r3, #32
 8001916:	d005      	beq.n	8001924 <main+0x184>
 8001918:	485e      	ldr	r0, [pc, #376]	; (8001a94 <main+0x2f4>)
 800191a:	f003 fd87 	bl	800542c <HAL_UART_GetState>
 800191e:	4603      	mov	r3, r0
 8001920:	2b22      	cmp	r3, #34	; 0x22
 8001922:	d101      	bne.n	8001928 <main+0x188>
 8001924:	2301      	movs	r3, #1
 8001926:	e000      	b.n	800192a <main+0x18a>
 8001928:	2300      	movs	r3, #0
 800192a:	2b00      	cmp	r3, #0
 800192c:	d011      	beq.n	8001952 <main+0x1b2>
		  {
			  //// изначально было TX
			  HAL_GPIO_WritePin(LED_RX_GPIO_Port, LED_RX_Pin, GPIO_PIN_RESET);
 800192e:	2200      	movs	r2, #0
 8001930:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001934:	485b      	ldr	r0, [pc, #364]	; (8001aa4 <main+0x304>)
 8001936:	f001 fd81 	bl	800343c <HAL_GPIO_WritePin>
			  HAL_UART_Transmit_IT(&huart1, &receiveSocket0data[8], (sizeOfReceiveSocket0data-8));
 800193a:	4b5b      	ldr	r3, [pc, #364]	; (8001aa8 <main+0x308>)
 800193c:	881b      	ldrh	r3, [r3, #0]
 800193e:	3b08      	subs	r3, #8
 8001940:	b29b      	uxth	r3, r3
 8001942:	461a      	mov	r2, r3
 8001944:	4959      	ldr	r1, [pc, #356]	; (8001aac <main+0x30c>)
 8001946:	4853      	ldr	r0, [pc, #332]	; (8001a94 <main+0x2f4>)
 8001948:	f003 fb3d 	bl	8004fc6 <HAL_UART_Transmit_IT>

			  socket0dataReady = false;
 800194c:	4b54      	ldr	r3, [pc, #336]	; (8001aa0 <main+0x300>)
 800194e:	2200      	movs	r2, #0
 8001950:	701a      	strb	r2, [r3, #0]
		  }
	  }

	  // провер�?ем е�?ть ли данные по TCP
	  if (socket1dataReady)
 8001952:	4b57      	ldr	r3, [pc, #348]	; (8001ab0 <main+0x310>)
 8001954:	781b      	ldrb	r3, [r3, #0]
 8001956:	2b00      	cmp	r3, #0
 8001958:	d020      	beq.n	800199c <main+0x1fc>
	  {
		  if((HAL_UART_GetState(&huart1) == HAL_UART_STATE_READY) || (HAL_UART_GetState(&huart1) == HAL_UART_STATE_BUSY_RX))
 800195a:	484e      	ldr	r0, [pc, #312]	; (8001a94 <main+0x2f4>)
 800195c:	f003 fd66 	bl	800542c <HAL_UART_GetState>
 8001960:	4603      	mov	r3, r0
 8001962:	2b20      	cmp	r3, #32
 8001964:	d005      	beq.n	8001972 <main+0x1d2>
 8001966:	484b      	ldr	r0, [pc, #300]	; (8001a94 <main+0x2f4>)
 8001968:	f003 fd60 	bl	800542c <HAL_UART_GetState>
 800196c:	4603      	mov	r3, r0
 800196e:	2b22      	cmp	r3, #34	; 0x22
 8001970:	d101      	bne.n	8001976 <main+0x1d6>
 8001972:	2301      	movs	r3, #1
 8001974:	e000      	b.n	8001978 <main+0x1d8>
 8001976:	2300      	movs	r3, #0
 8001978:	2b00      	cmp	r3, #0
 800197a:	d00f      	beq.n	800199c <main+0x1fc>
		  {
			  //// изначально было TX
			  HAL_GPIO_WritePin(LED_RX_GPIO_Port, LED_RX_Pin, GPIO_PIN_RESET);
 800197c:	2200      	movs	r2, #0
 800197e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001982:	4848      	ldr	r0, [pc, #288]	; (8001aa4 <main+0x304>)
 8001984:	f001 fd5a 	bl	800343c <HAL_GPIO_WritePin>
			  HAL_UART_Transmit_IT(&huart1, receiveSocket1data, sizeOfReceiveSocket1data);
 8001988:	4b4a      	ldr	r3, [pc, #296]	; (8001ab4 <main+0x314>)
 800198a:	881b      	ldrh	r3, [r3, #0]
 800198c:	461a      	mov	r2, r3
 800198e:	494a      	ldr	r1, [pc, #296]	; (8001ab8 <main+0x318>)
 8001990:	4840      	ldr	r0, [pc, #256]	; (8001a94 <main+0x2f4>)
 8001992:	f003 fb18 	bl	8004fc6 <HAL_UART_Transmit_IT>

			  socket1dataReady = false;
 8001996:	4b46      	ldr	r3, [pc, #280]	; (8001ab0 <main+0x310>)
 8001998:	2200      	movs	r2, #0
 800199a:	701a      	strb	r2, [r3, #0]
		  }
	  }

	  // провер�?ем е�?ть ли данные по Telnet
	  if (socket2dataReady)
 800199c:	4b47      	ldr	r3, [pc, #284]	; (8001abc <main+0x31c>)
 800199e:	781b      	ldrb	r3, [r3, #0]
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	f000 8107 	beq.w	8001bb4 <main+0x414>
	  {
		  for(int i = 0; i < sizeOfReceiveSocket2data; ++i)
 80019a6:	2300      	movs	r3, #0
 80019a8:	607b      	str	r3, [r7, #4]
 80019aa:	4b45      	ldr	r3, [pc, #276]	; (8001ac0 <main+0x320>)
 80019ac:	881b      	ldrh	r3, [r3, #0]
 80019ae:	461a      	mov	r2, r3
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	4293      	cmp	r3, r2
 80019b4:	da15      	bge.n	80019e2 <main+0x242>
		  {
			  if (ptrWriteBufferTelnet <= ptrEndBufferTelnet)
 80019b6:	4b43      	ldr	r3, [pc, #268]	; (8001ac4 <main+0x324>)
 80019b8:	681a      	ldr	r2, [r3, #0]
 80019ba:	4b43      	ldr	r3, [pc, #268]	; (8001ac8 <main+0x328>)
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	429a      	cmp	r2, r3
 80019c0:	d80b      	bhi.n	80019da <main+0x23a>
			  {
				  *ptrWriteBufferTelnet = receiveSocket2data[i];
 80019c2:	4b40      	ldr	r3, [pc, #256]	; (8001ac4 <main+0x324>)
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	4941      	ldr	r1, [pc, #260]	; (8001acc <main+0x32c>)
 80019c8:	687a      	ldr	r2, [r7, #4]
 80019ca:	440a      	add	r2, r1
 80019cc:	7812      	ldrb	r2, [r2, #0]
 80019ce:	701a      	strb	r2, [r3, #0]
				  ++ptrWriteBufferTelnet;
 80019d0:	4b3c      	ldr	r3, [pc, #240]	; (8001ac4 <main+0x324>)
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	3301      	adds	r3, #1
 80019d6:	4a3b      	ldr	r2, [pc, #236]	; (8001ac4 <main+0x324>)
 80019d8:	6013      	str	r3, [r2, #0]
		  for(int i = 0; i < sizeOfReceiveSocket2data; ++i)
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	3301      	adds	r3, #1
 80019de:	607b      	str	r3, [r7, #4]
 80019e0:	e7e3      	b.n	80019aa <main+0x20a>
			  }
		  }

		  if( *(ptrWriteBufferTelnet - 1) == '\n')
 80019e2:	4b38      	ldr	r3, [pc, #224]	; (8001ac4 <main+0x324>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	3b01      	subs	r3, #1
 80019e8:	781b      	ldrb	r3, [r3, #0]
 80019ea:	2b0a      	cmp	r3, #10
 80019ec:	f040 80df 	bne.w	8001bae <main+0x40e>
		  {
			  if (counter32 < 8)
 80019f0:	4b37      	ldr	r3, [pc, #220]	; (8001ad0 <main+0x330>)
 80019f2:	781b      	ldrb	r3, [r3, #0]
 80019f4:	2b07      	cmp	r3, #7
 80019f6:	d816      	bhi.n	8001a26 <main+0x286>
			  {
				  receivedDataTelnet[counter32] = atoi(ptrReadBufferTelnet);
 80019f8:	4b36      	ldr	r3, [pc, #216]	; (8001ad4 <main+0x334>)
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	4618      	mov	r0, r3
 80019fe:	f003 ff49 	bl	8005894 <atoi>
 8001a02:	4601      	mov	r1, r0
 8001a04:	4b32      	ldr	r3, [pc, #200]	; (8001ad0 <main+0x330>)
 8001a06:	781b      	ldrb	r3, [r3, #0]
 8001a08:	461a      	mov	r2, r3
 8001a0a:	4b33      	ldr	r3, [pc, #204]	; (8001ad8 <main+0x338>)
 8001a0c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
				  ++counter32;
 8001a10:	4b2f      	ldr	r3, [pc, #188]	; (8001ad0 <main+0x330>)
 8001a12:	781b      	ldrb	r3, [r3, #0]
 8001a14:	3301      	adds	r3, #1
 8001a16:	b2da      	uxtb	r2, r3
 8001a18:	4b2d      	ldr	r3, [pc, #180]	; (8001ad0 <main+0x330>)
 8001a1a:	701a      	strb	r2, [r3, #0]
				  ptrReadBufferTelnet = ptrWriteBufferTelnet;
 8001a1c:	4b29      	ldr	r3, [pc, #164]	; (8001ac4 <main+0x324>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	4a2c      	ldr	r2, [pc, #176]	; (8001ad4 <main+0x334>)
 8001a22:	6013      	str	r3, [r2, #0]
 8001a24:	e0ac      	b.n	8001b80 <main+0x3e0>
			  }
			  else if (counter32 < 14)
 8001a26:	4b2a      	ldr	r3, [pc, #168]	; (8001ad0 <main+0x330>)
 8001a28:	781b      	ldrb	r3, [r3, #0]
 8001a2a:	2b0d      	cmp	r3, #13
 8001a2c:	f200 8098 	bhi.w	8001b60 <main+0x3c0>
			  {
				  uint8_t tCounter { 0 };
 8001a30:	2300      	movs	r3, #0
 8001a32:	70fb      	strb	r3, [r7, #3]
				  while (ptrReadBufferTelnet != ptrWriteBufferTelnet)
 8001a34:	4b27      	ldr	r3, [pc, #156]	; (8001ad4 <main+0x334>)
 8001a36:	681a      	ldr	r2, [r3, #0]
 8001a38:	4b22      	ldr	r3, [pc, #136]	; (8001ac4 <main+0x324>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	429a      	cmp	r2, r3
 8001a3e:	f000 8088 	beq.w	8001b52 <main+0x3b2>
				  {
					  if (tCounter < 2)
 8001a42:	78fb      	ldrb	r3, [r7, #3]
 8001a44:	2b01      	cmp	r3, #1
 8001a46:	d87e      	bhi.n	8001b46 <main+0x3a6>
					  {
						  if (*ptrReadBufferTelnet >= '0' && *ptrReadBufferTelnet <= '9')
 8001a48:	4b22      	ldr	r3, [pc, #136]	; (8001ad4 <main+0x334>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	781b      	ldrb	r3, [r3, #0]
 8001a4e:	2b2f      	cmp	r3, #47	; 0x2f
 8001a50:	d946      	bls.n	8001ae0 <main+0x340>
 8001a52:	4b20      	ldr	r3, [pc, #128]	; (8001ad4 <main+0x334>)
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	781b      	ldrb	r3, [r3, #0]
 8001a58:	2b39      	cmp	r3, #57	; 0x39
 8001a5a:	d841      	bhi.n	8001ae0 <main+0x340>
						  {
							  receivedMACTelnet[(counter32 - 8) * 2 + tCounter] = *ptrReadBufferTelnet;
 8001a5c:	4b1d      	ldr	r3, [pc, #116]	; (8001ad4 <main+0x334>)
 8001a5e:	681a      	ldr	r2, [r3, #0]
 8001a60:	4b1b      	ldr	r3, [pc, #108]	; (8001ad0 <main+0x330>)
 8001a62:	781b      	ldrb	r3, [r3, #0]
 8001a64:	3b08      	subs	r3, #8
 8001a66:	0059      	lsls	r1, r3, #1
 8001a68:	78fb      	ldrb	r3, [r7, #3]
 8001a6a:	440b      	add	r3, r1
 8001a6c:	7811      	ldrb	r1, [r2, #0]
 8001a6e:	4a1b      	ldr	r2, [pc, #108]	; (8001adc <main+0x33c>)
 8001a70:	54d1      	strb	r1, [r2, r3]
							  ++tCounter;
 8001a72:	78fb      	ldrb	r3, [r7, #3]
 8001a74:	3301      	adds	r3, #1
 8001a76:	70fb      	strb	r3, [r7, #3]
 8001a78:	e065      	b.n	8001b46 <main+0x3a6>
 8001a7a:	bf00      	nop
 8001a7c:	2000224c 	.word	0x2000224c
 8001a80:	20000000 	.word	0x20000000
 8001a84:	20000034 	.word	0x20000034
 8001a88:	20000064 	.word	0x20000064
 8001a8c:	20000094 	.word	0x20000094
 8001a90:	200006c8 	.word	0x200006c8
 8001a94:	200005c4 	.word	0x200005c4
 8001a98:	40000400 	.word	0x40000400
 8001a9c:	40000800 	.word	0x40000800
 8001aa0:	200008d5 	.word	0x200008d5
 8001aa4:	40010c00 	.word	0x40010c00
 8001aa8:	200010de 	.word	0x200010de
 8001aac:	200008e0 	.word	0x200008e0
 8001ab0:	200010e0 	.word	0x200010e0
 8001ab4:	200018ea 	.word	0x200018ea
 8001ab8:	200010e4 	.word	0x200010e4
 8001abc:	200018ec 	.word	0x200018ec
 8001ac0:	200020f6 	.word	0x200020f6
 8001ac4:	200003fc 	.word	0x200003fc
 8001ac8:	20000400 	.word	0x20000400
 8001acc:	200018f0 	.word	0x200018f0
 8001ad0:	20002248 	.word	0x20002248
 8001ad4:	200003f8 	.word	0x200003f8
 8001ad8:	200021fc 	.word	0x200021fc
 8001adc:	2000223c 	.word	0x2000223c
						  }
						  else if (*ptrReadBufferTelnet >= 'A' && *ptrReadBufferTelnet <= 'F')
 8001ae0:	4b6c      	ldr	r3, [pc, #432]	; (8001c94 <main+0x4f4>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	781b      	ldrb	r3, [r3, #0]
 8001ae6:	2b40      	cmp	r3, #64	; 0x40
 8001ae8:	d913      	bls.n	8001b12 <main+0x372>
 8001aea:	4b6a      	ldr	r3, [pc, #424]	; (8001c94 <main+0x4f4>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	781b      	ldrb	r3, [r3, #0]
 8001af0:	2b46      	cmp	r3, #70	; 0x46
 8001af2:	d80e      	bhi.n	8001b12 <main+0x372>
						  {
							  receivedMACTelnet[(counter32 - 8) * 2 + tCounter] = *ptrReadBufferTelnet;
 8001af4:	4b67      	ldr	r3, [pc, #412]	; (8001c94 <main+0x4f4>)
 8001af6:	681a      	ldr	r2, [r3, #0]
 8001af8:	4b67      	ldr	r3, [pc, #412]	; (8001c98 <main+0x4f8>)
 8001afa:	781b      	ldrb	r3, [r3, #0]
 8001afc:	3b08      	subs	r3, #8
 8001afe:	0059      	lsls	r1, r3, #1
 8001b00:	78fb      	ldrb	r3, [r7, #3]
 8001b02:	440b      	add	r3, r1
 8001b04:	7811      	ldrb	r1, [r2, #0]
 8001b06:	4a65      	ldr	r2, [pc, #404]	; (8001c9c <main+0x4fc>)
 8001b08:	54d1      	strb	r1, [r2, r3]
							  ++tCounter;
 8001b0a:	78fb      	ldrb	r3, [r7, #3]
 8001b0c:	3301      	adds	r3, #1
 8001b0e:	70fb      	strb	r3, [r7, #3]
 8001b10:	e019      	b.n	8001b46 <main+0x3a6>
						  }
						  else if (*ptrReadBufferTelnet >= 'a' && *ptrReadBufferTelnet <= 'f')
 8001b12:	4b60      	ldr	r3, [pc, #384]	; (8001c94 <main+0x4f4>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	781b      	ldrb	r3, [r3, #0]
 8001b18:	2b60      	cmp	r3, #96	; 0x60
 8001b1a:	d914      	bls.n	8001b46 <main+0x3a6>
 8001b1c:	4b5d      	ldr	r3, [pc, #372]	; (8001c94 <main+0x4f4>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	781b      	ldrb	r3, [r3, #0]
 8001b22:	2b66      	cmp	r3, #102	; 0x66
 8001b24:	d80f      	bhi.n	8001b46 <main+0x3a6>
						  {
							  receivedMACTelnet[(counter32 - 8) * 2 + tCounter] = (*ptrReadBufferTelnet - 32);
 8001b26:	4b5b      	ldr	r3, [pc, #364]	; (8001c94 <main+0x4f4>)
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	781a      	ldrb	r2, [r3, #0]
 8001b2c:	4b5a      	ldr	r3, [pc, #360]	; (8001c98 <main+0x4f8>)
 8001b2e:	781b      	ldrb	r3, [r3, #0]
 8001b30:	3b08      	subs	r3, #8
 8001b32:	0059      	lsls	r1, r3, #1
 8001b34:	78fb      	ldrb	r3, [r7, #3]
 8001b36:	440b      	add	r3, r1
 8001b38:	3a20      	subs	r2, #32
 8001b3a:	b2d1      	uxtb	r1, r2
 8001b3c:	4a57      	ldr	r2, [pc, #348]	; (8001c9c <main+0x4fc>)
 8001b3e:	54d1      	strb	r1, [r2, r3]
							  ++tCounter;
 8001b40:	78fb      	ldrb	r3, [r7, #3]
 8001b42:	3301      	adds	r3, #1
 8001b44:	70fb      	strb	r3, [r7, #3]
						  }
					  }
					  ++ptrReadBufferTelnet;
 8001b46:	4b53      	ldr	r3, [pc, #332]	; (8001c94 <main+0x4f4>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	3301      	adds	r3, #1
 8001b4c:	4a51      	ldr	r2, [pc, #324]	; (8001c94 <main+0x4f4>)
 8001b4e:	6013      	str	r3, [r2, #0]
				  while (ptrReadBufferTelnet != ptrWriteBufferTelnet)
 8001b50:	e770      	b.n	8001a34 <main+0x294>
				  }
				  ++counter32;
 8001b52:	4b51      	ldr	r3, [pc, #324]	; (8001c98 <main+0x4f8>)
 8001b54:	781b      	ldrb	r3, [r3, #0]
 8001b56:	3301      	adds	r3, #1
 8001b58:	b2da      	uxtb	r2, r3
 8001b5a:	4b4f      	ldr	r3, [pc, #316]	; (8001c98 <main+0x4f8>)
 8001b5c:	701a      	strb	r2, [r3, #0]
 8001b5e:	e00f      	b.n	8001b80 <main+0x3e0>
			  }

			  else if (counter32 == 14)
 8001b60:	4b4d      	ldr	r3, [pc, #308]	; (8001c98 <main+0x4f8>)
 8001b62:	781b      	ldrb	r3, [r3, #0]
 8001b64:	2b0e      	cmp	r3, #14
 8001b66:	d10b      	bne.n	8001b80 <main+0x3e0>
			  {
				  if (*ptrReadBufferTelnet == 'Y' || *ptrReadBufferTelnet == 'y')
 8001b68:	4b4a      	ldr	r3, [pc, #296]	; (8001c94 <main+0x4f4>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	781b      	ldrb	r3, [r3, #0]
 8001b6e:	2b59      	cmp	r3, #89	; 0x59
 8001b70:	d004      	beq.n	8001b7c <main+0x3dc>
 8001b72:	4b48      	ldr	r3, [pc, #288]	; (8001c94 <main+0x4f4>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	781b      	ldrb	r3, [r3, #0]
 8001b78:	2b79      	cmp	r3, #121	; 0x79
 8001b7a:	d101      	bne.n	8001b80 <main+0x3e0>
				  {
					  saveSettings();
 8001b7c:	f7ff fcde 	bl	800153c <_Z12saveSettingsv>
				  {

				  }
			  }

			  if(typedValueCounter == 13)
 8001b80:	4b47      	ldr	r3, [pc, #284]	; (8001ca0 <main+0x500>)
 8001b82:	781b      	ldrb	r3, [r3, #0]
 8001b84:	2b0d      	cmp	r3, #13
 8001b86:	d101      	bne.n	8001b8c <main+0x3ec>
			  {
				  fillText13();
 8001b88:	f7ff f908 	bl	8000d9c <_Z10fillText13v>
			  }
			  ethernetA1.sendString(SOCKET2, arrText[typedValueCounter]);
 8001b8c:	4b44      	ldr	r3, [pc, #272]	; (8001ca0 <main+0x500>)
 8001b8e:	781b      	ldrb	r3, [r3, #0]
 8001b90:	461a      	mov	r2, r3
 8001b92:	4b44      	ldr	r3, [pc, #272]	; (8001ca4 <main+0x504>)
 8001b94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b98:	461a      	mov	r2, r3
 8001b9a:	2148      	movs	r1, #72	; 0x48
 8001b9c:	4842      	ldr	r0, [pc, #264]	; (8001ca8 <main+0x508>)
 8001b9e:	f7fe fe13 	bl	80007c8 <_ZN5W550010sendStringEhPc>
			  ++typedValueCounter;
 8001ba2:	4b3f      	ldr	r3, [pc, #252]	; (8001ca0 <main+0x500>)
 8001ba4:	781b      	ldrb	r3, [r3, #0]
 8001ba6:	3301      	adds	r3, #1
 8001ba8:	b2da      	uxtb	r2, r3
 8001baa:	4b3d      	ldr	r3, [pc, #244]	; (8001ca0 <main+0x500>)
 8001bac:	701a      	strb	r2, [r3, #0]
		  }
		  socket2dataReady = false;
 8001bae:	4b3f      	ldr	r3, [pc, #252]	; (8001cac <main+0x50c>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	701a      	strb	r2, [r3, #0]
	  }


	  // провер�?ем е�?ть ли данные по UART
	  if (receivedPacketUARTisReady)
 8001bb4:	4b3e      	ldr	r3, [pc, #248]	; (8001cb0 <main+0x510>)
 8001bb6:	781b      	ldrb	r3, [r3, #0]
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d023      	beq.n	8001c04 <main+0x464>
	  {
		  if (needsTransmitUDP)
 8001bbc:	4b3d      	ldr	r3, [pc, #244]	; (8001cb4 <main+0x514>)
 8001bbe:	781b      	ldrb	r3, [r3, #0]
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d00d      	beq.n	8001be0 <main+0x440>
		  {
			  // отправл�?ем данные, прин�?тые по UART, по UDP
			  ethernetA1.sendPacket(SOCKET0, copiedReceivedPacketUART, copiedReceivedBytesUARTCounter);
 8001bc4:	4b3c      	ldr	r3, [pc, #240]	; (8001cb8 <main+0x518>)
 8001bc6:	781b      	ldrb	r3, [r3, #0]
 8001bc8:	b29b      	uxth	r3, r3
 8001bca:	4a3c      	ldr	r2, [pc, #240]	; (8001cbc <main+0x51c>)
 8001bcc:	2108      	movs	r1, #8
 8001bce:	4836      	ldr	r0, [pc, #216]	; (8001ca8 <main+0x508>)
 8001bd0:	f7fe fdbc 	bl	800074c <_ZN5W550010sendPacketEhPht>

			  // �?бра�?ываем флаги
			  receivedPacketUARTisReady = false;
 8001bd4:	4b36      	ldr	r3, [pc, #216]	; (8001cb0 <main+0x510>)
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	701a      	strb	r2, [r3, #0]
			  needsTransmitUDP = false;
 8001bda:	4b36      	ldr	r3, [pc, #216]	; (8001cb4 <main+0x514>)
 8001bdc:	2200      	movs	r2, #0
 8001bde:	701a      	strb	r2, [r3, #0]
		  }

		  if (needsTransmitTCP)
 8001be0:	4b37      	ldr	r3, [pc, #220]	; (8001cc0 <main+0x520>)
 8001be2:	781b      	ldrb	r3, [r3, #0]
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d00d      	beq.n	8001c04 <main+0x464>
		  {
			  // отправл�?ем данные, прин�?тые по UART, по UDP
			  ethernetA1.sendPacket(SOCKET1, copiedReceivedPacketUART, copiedReceivedBytesUARTCounter);
 8001be8:	4b33      	ldr	r3, [pc, #204]	; (8001cb8 <main+0x518>)
 8001bea:	781b      	ldrb	r3, [r3, #0]
 8001bec:	b29b      	uxth	r3, r3
 8001bee:	4a33      	ldr	r2, [pc, #204]	; (8001cbc <main+0x51c>)
 8001bf0:	2128      	movs	r1, #40	; 0x28
 8001bf2:	482d      	ldr	r0, [pc, #180]	; (8001ca8 <main+0x508>)
 8001bf4:	f7fe fdaa 	bl	800074c <_ZN5W550010sendPacketEhPht>

			  // �?бра�?ываем флаги
			  receivedPacketUARTisReady = false;
 8001bf8:	4b2d      	ldr	r3, [pc, #180]	; (8001cb0 <main+0x510>)
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	701a      	strb	r2, [r3, #0]
			  needsTransmitTCP = false;
 8001bfe:	4b30      	ldr	r3, [pc, #192]	; (8001cc0 <main+0x520>)
 8001c00:	2200      	movs	r2, #0
 8001c02:	701a      	strb	r2, [r3, #0]
		  }
	  }

	  // е�?ли �?оединение по TCP было закрыто, нужно �?нова проинициализировать �?окет и перейти в режим про�?лушки (�?ервера)
	  if (needsOpenTCP)
 8001c04:	4b2f      	ldr	r3, [pc, #188]	; (8001cc4 <main+0x524>)
 8001c06:	781b      	ldrb	r3, [r3, #0]
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d01e      	beq.n	8001c4a <main+0x4aa>
	  {
		  // Открываем �?окет 1
		  ethernetA1.writeByteToSRB(SOCKET1, W5500_Sn_CR_OPEN, W5500_Sn_CR);
 8001c0c:	2301      	movs	r3, #1
 8001c0e:	2201      	movs	r2, #1
 8001c10:	2128      	movs	r1, #40	; 0x28
 8001c12:	4825      	ldr	r0, [pc, #148]	; (8001ca8 <main+0x508>)
 8001c14:	f7fe fbe5 	bl	80003e2 <_ZN5W550014writeByteToSRBEhhh>

		  HAL_Delay(1);
 8001c18:	2001      	movs	r0, #1
 8001c1a:	f000 fea9 	bl	8002970 <HAL_Delay>

		  // провер�?ем что �?окет 1 проиницилизирован и запу�?каем режим �?ервера
		  if (ethernetA1.readByteFromSRB(SOCKET1, W5500_Sn_SR) == W5500_Sn_SR_SOCK_INIT)
 8001c1e:	2203      	movs	r2, #3
 8001c20:	2128      	movs	r1, #40	; 0x28
 8001c22:	4821      	ldr	r0, [pc, #132]	; (8001ca8 <main+0x508>)
 8001c24:	f7fe fb6b 	bl	80002fe <_ZN5W550015readByteFromSRBEhh>
 8001c28:	4603      	mov	r3, r0
 8001c2a:	2b13      	cmp	r3, #19
 8001c2c:	bf0c      	ite	eq
 8001c2e:	2301      	moveq	r3, #1
 8001c30:	2300      	movne	r3, #0
 8001c32:	b2db      	uxtb	r3, r3
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d005      	beq.n	8001c44 <main+0x4a4>
		  {
			  ethernetA1.writeByteToSRB(SOCKET1, W5500_Sn_CR_LISTEN, W5500_Sn_CR);
 8001c38:	2301      	movs	r3, #1
 8001c3a:	2202      	movs	r2, #2
 8001c3c:	2128      	movs	r1, #40	; 0x28
 8001c3e:	481a      	ldr	r0, [pc, #104]	; (8001ca8 <main+0x508>)
 8001c40:	f7fe fbcf 	bl	80003e2 <_ZN5W550014writeByteToSRBEhhh>
		  }

		  needsOpenTCP = false;
 8001c44:	4b1f      	ldr	r3, [pc, #124]	; (8001cc4 <main+0x524>)
 8001c46:	2200      	movs	r2, #0
 8001c48:	701a      	strb	r2, [r3, #0]
	  }


	  // е�?ли �?оединение по Telnet было закрыто, нужно �?нова проинициализировать �?окет и перейти в режим про�?лушки (�?ервера)
	  if (needsOpenTelnet)
 8001c4a:	4b1f      	ldr	r3, [pc, #124]	; (8001cc8 <main+0x528>)
 8001c4c:	781b      	ldrb	r3, [r3, #0]
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	f43f ae58 	beq.w	8001904 <main+0x164>
	  {
		  // Открываем �?окет 2
		  ethernetA1.writeByteToSRB(SOCKET2, W5500_Sn_CR_OPEN, W5500_Sn_CR);
 8001c54:	2301      	movs	r3, #1
 8001c56:	2201      	movs	r2, #1
 8001c58:	2148      	movs	r1, #72	; 0x48
 8001c5a:	4813      	ldr	r0, [pc, #76]	; (8001ca8 <main+0x508>)
 8001c5c:	f7fe fbc1 	bl	80003e2 <_ZN5W550014writeByteToSRBEhhh>

		  HAL_Delay(1);
 8001c60:	2001      	movs	r0, #1
 8001c62:	f000 fe85 	bl	8002970 <HAL_Delay>

		  // провер�?ем что �?окет 2 проиницилизирован и запу�?каем режим �?ервера
		  if (ethernetA1.readByteFromSRB(SOCKET2, W5500_Sn_SR) == W5500_Sn_SR_SOCK_INIT)
 8001c66:	2203      	movs	r2, #3
 8001c68:	2148      	movs	r1, #72	; 0x48
 8001c6a:	480f      	ldr	r0, [pc, #60]	; (8001ca8 <main+0x508>)
 8001c6c:	f7fe fb47 	bl	80002fe <_ZN5W550015readByteFromSRBEhh>
 8001c70:	4603      	mov	r3, r0
 8001c72:	2b13      	cmp	r3, #19
 8001c74:	bf0c      	ite	eq
 8001c76:	2301      	moveq	r3, #1
 8001c78:	2300      	movne	r3, #0
 8001c7a:	b2db      	uxtb	r3, r3
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d005      	beq.n	8001c8c <main+0x4ec>
		  {
			  ethernetA1.writeByteToSRB(SOCKET2, W5500_Sn_CR_LISTEN, W5500_Sn_CR);
 8001c80:	2301      	movs	r3, #1
 8001c82:	2202      	movs	r2, #2
 8001c84:	2148      	movs	r1, #72	; 0x48
 8001c86:	4808      	ldr	r0, [pc, #32]	; (8001ca8 <main+0x508>)
 8001c88:	f7fe fbab 	bl	80003e2 <_ZN5W550014writeByteToSRBEhhh>
		  }

		  needsOpenTelnet = false;
 8001c8c:	4b0e      	ldr	r3, [pc, #56]	; (8001cc8 <main+0x528>)
 8001c8e:	2200      	movs	r2, #0
 8001c90:	701a      	strb	r2, [r3, #0]
	  }
*/
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
 8001c92:	e637      	b.n	8001904 <main+0x164>
 8001c94:	200003f8 	.word	0x200003f8
 8001c98:	20002248 	.word	0x20002248
 8001c9c:	2000223c 	.word	0x2000223c
 8001ca0:	200021f8 	.word	0x200021f8
 8001ca4:	200003c0 	.word	0x200003c0
 8001ca8:	2000224c 	.word	0x2000224c
 8001cac:	200018ec 	.word	0x200018ec
 8001cb0:	200007cd 	.word	0x200007cd
 8001cb4:	200008d1 	.word	0x200008d1
 8001cb8:	200008d0 	.word	0x200008d0
 8001cbc:	200007d0 	.word	0x200007d0
 8001cc0:	200008d2 	.word	0x200008d2
 8001cc4:	200008d3 	.word	0x200008d3
 8001cc8:	200008d4 	.word	0x200008d4

08001ccc <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b090      	sub	sp, #64	; 0x40
 8001cd0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001cd2:	f107 0318 	add.w	r3, r7, #24
 8001cd6:	2228      	movs	r2, #40	; 0x28
 8001cd8:	2100      	movs	r1, #0
 8001cda:	4618      	mov	r0, r3
 8001cdc:	f003 fe08 	bl	80058f0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ce0:	1d3b      	adds	r3, r7, #4
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	601a      	str	r2, [r3, #0]
 8001ce6:	605a      	str	r2, [r3, #4]
 8001ce8:	609a      	str	r2, [r3, #8]
 8001cea:	60da      	str	r2, [r3, #12]
 8001cec:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001cee:	2301      	movs	r3, #1
 8001cf0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001cf2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001cf6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001cfc:	2301      	movs	r3, #1
 8001cfe:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d00:	2302      	movs	r3, #2
 8001d02:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001d04:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001d08:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 8001d0a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8001d0e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d10:	f107 0318 	add.w	r3, r7, #24
 8001d14:	4618      	mov	r0, r3
 8001d16:	f001 fbc1 	bl	800349c <HAL_RCC_OscConfig>
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	bf14      	ite	ne
 8001d20:	2301      	movne	r3, #1
 8001d22:	2300      	moveq	r3, #0
 8001d24:	b2db      	uxtb	r3, r3
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d001      	beq.n	8001d2e <_Z18SystemClock_Configv+0x62>
  {
    Error_Handler();
 8001d2a:	f000 fbbd 	bl	80024a8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d2e:	230f      	movs	r3, #15
 8001d30:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d32:	2302      	movs	r3, #2
 8001d34:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d36:	2300      	movs	r3, #0
 8001d38:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001d3a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001d3e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001d40:	2300      	movs	r3, #0
 8001d42:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001d44:	1d3b      	adds	r3, r7, #4
 8001d46:	2101      	movs	r1, #1
 8001d48:	4618      	mov	r0, r3
 8001d4a:	f001 fe29 	bl	80039a0 <HAL_RCC_ClockConfig>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	bf14      	ite	ne
 8001d54:	2301      	movne	r3, #1
 8001d56:	2300      	moveq	r3, #0
 8001d58:	b2db      	uxtb	r3, r3
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d001      	beq.n	8001d62 <_Z18SystemClock_Configv+0x96>
  {
    Error_Handler();
 8001d5e:	f000 fba3 	bl	80024a8 <Error_Handler>
  }
}
 8001d62:	bf00      	nop
 8001d64:	3740      	adds	r7, #64	; 0x40
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bd80      	pop	{r7, pc}
	...

08001d6c <_ZL12MX_SPI1_Initv>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001d70:	4b1a      	ldr	r3, [pc, #104]	; (8001ddc <_ZL12MX_SPI1_Initv+0x70>)
 8001d72:	4a1b      	ldr	r2, [pc, #108]	; (8001de0 <_ZL12MX_SPI1_Initv+0x74>)
 8001d74:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001d76:	4b19      	ldr	r3, [pc, #100]	; (8001ddc <_ZL12MX_SPI1_Initv+0x70>)
 8001d78:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001d7c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001d7e:	4b17      	ldr	r3, [pc, #92]	; (8001ddc <_ZL12MX_SPI1_Initv+0x70>)
 8001d80:	2200      	movs	r2, #0
 8001d82:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001d84:	4b15      	ldr	r3, [pc, #84]	; (8001ddc <_ZL12MX_SPI1_Initv+0x70>)
 8001d86:	2200      	movs	r2, #0
 8001d88:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001d8a:	4b14      	ldr	r3, [pc, #80]	; (8001ddc <_ZL12MX_SPI1_Initv+0x70>)
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001d90:	4b12      	ldr	r3, [pc, #72]	; (8001ddc <_ZL12MX_SPI1_Initv+0x70>)
 8001d92:	2200      	movs	r2, #0
 8001d94:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001d96:	4b11      	ldr	r3, [pc, #68]	; (8001ddc <_ZL12MX_SPI1_Initv+0x70>)
 8001d98:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001d9c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001d9e:	4b0f      	ldr	r3, [pc, #60]	; (8001ddc <_ZL12MX_SPI1_Initv+0x70>)
 8001da0:	2208      	movs	r2, #8
 8001da2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001da4:	4b0d      	ldr	r3, [pc, #52]	; (8001ddc <_ZL12MX_SPI1_Initv+0x70>)
 8001da6:	2200      	movs	r2, #0
 8001da8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001daa:	4b0c      	ldr	r3, [pc, #48]	; (8001ddc <_ZL12MX_SPI1_Initv+0x70>)
 8001dac:	2200      	movs	r2, #0
 8001dae:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001db0:	4b0a      	ldr	r3, [pc, #40]	; (8001ddc <_ZL12MX_SPI1_Initv+0x70>)
 8001db2:	2200      	movs	r2, #0
 8001db4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001db6:	4b09      	ldr	r3, [pc, #36]	; (8001ddc <_ZL12MX_SPI1_Initv+0x70>)
 8001db8:	220a      	movs	r2, #10
 8001dba:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001dbc:	4807      	ldr	r0, [pc, #28]	; (8001ddc <_ZL12MX_SPI1_Initv+0x70>)
 8001dbe:	f001 ff89 	bl	8003cd4 <HAL_SPI_Init>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	bf14      	ite	ne
 8001dc8:	2301      	movne	r3, #1
 8001dca:	2300      	moveq	r3, #0
 8001dcc:	b2db      	uxtb	r3, r3
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d001      	beq.n	8001dd6 <_ZL12MX_SPI1_Initv+0x6a>
  {
    Error_Handler();
 8001dd2:	f000 fb69 	bl	80024a8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001dd6:	bf00      	nop
 8001dd8:	bd80      	pop	{r7, pc}
 8001dda:	bf00      	nop
 8001ddc:	20000494 	.word	0x20000494
 8001de0:	40013000 	.word	0x40013000

08001de4 <_ZL12MX_TIM2_Initv>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b086      	sub	sp, #24
 8001de8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001dea:	f107 0308 	add.w	r3, r7, #8
 8001dee:	2200      	movs	r2, #0
 8001df0:	601a      	str	r2, [r3, #0]
 8001df2:	605a      	str	r2, [r3, #4]
 8001df4:	609a      	str	r2, [r3, #8]
 8001df6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001df8:	463b      	mov	r3, r7
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	601a      	str	r2, [r3, #0]
 8001dfe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001e00:	4b25      	ldr	r3, [pc, #148]	; (8001e98 <_ZL12MX_TIM2_Initv+0xb4>)
 8001e02:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001e06:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 100;
 8001e08:	4b23      	ldr	r3, [pc, #140]	; (8001e98 <_ZL12MX_TIM2_Initv+0xb4>)
 8001e0a:	2264      	movs	r2, #100	; 0x64
 8001e0c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e0e:	4b22      	ldr	r3, [pc, #136]	; (8001e98 <_ZL12MX_TIM2_Initv+0xb4>)
 8001e10:	2200      	movs	r2, #0
 8001e12:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 48000;
 8001e14:	4b20      	ldr	r3, [pc, #128]	; (8001e98 <_ZL12MX_TIM2_Initv+0xb4>)
 8001e16:	f64b 3280 	movw	r2, #48000	; 0xbb80
 8001e1a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e1c:	4b1e      	ldr	r3, [pc, #120]	; (8001e98 <_ZL12MX_TIM2_Initv+0xb4>)
 8001e1e:	2200      	movs	r2, #0
 8001e20:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e22:	4b1d      	ldr	r3, [pc, #116]	; (8001e98 <_ZL12MX_TIM2_Initv+0xb4>)
 8001e24:	2200      	movs	r2, #0
 8001e26:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001e28:	481b      	ldr	r0, [pc, #108]	; (8001e98 <_ZL12MX_TIM2_Initv+0xb4>)
 8001e2a:	f002 fc5f 	bl	80046ec <HAL_TIM_Base_Init>
 8001e2e:	4603      	mov	r3, r0
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	bf14      	ite	ne
 8001e34:	2301      	movne	r3, #1
 8001e36:	2300      	moveq	r3, #0
 8001e38:	b2db      	uxtb	r3, r3
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d001      	beq.n	8001e42 <_ZL12MX_TIM2_Initv+0x5e>
  {
    Error_Handler();
 8001e3e:	f000 fb33 	bl	80024a8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e42:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e46:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001e48:	f107 0308 	add.w	r3, r7, #8
 8001e4c:	4619      	mov	r1, r3
 8001e4e:	4812      	ldr	r0, [pc, #72]	; (8001e98 <_ZL12MX_TIM2_Initv+0xb4>)
 8001e50:	f002 fe1c 	bl	8004a8c <HAL_TIM_ConfigClockSource>
 8001e54:	4603      	mov	r3, r0
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	bf14      	ite	ne
 8001e5a:	2301      	movne	r3, #1
 8001e5c:	2300      	moveq	r3, #0
 8001e5e:	b2db      	uxtb	r3, r3
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d001      	beq.n	8001e68 <_ZL12MX_TIM2_Initv+0x84>
  {
    Error_Handler();
 8001e64:	f000 fb20 	bl	80024a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e68:	2300      	movs	r3, #0
 8001e6a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001e70:	463b      	mov	r3, r7
 8001e72:	4619      	mov	r1, r3
 8001e74:	4808      	ldr	r0, [pc, #32]	; (8001e98 <_ZL12MX_TIM2_Initv+0xb4>)
 8001e76:	f002 ffe9 	bl	8004e4c <HAL_TIMEx_MasterConfigSynchronization>
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	bf14      	ite	ne
 8001e80:	2301      	movne	r3, #1
 8001e82:	2300      	moveq	r3, #0
 8001e84:	b2db      	uxtb	r3, r3
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d001      	beq.n	8001e8e <_ZL12MX_TIM2_Initv+0xaa>
  {
    Error_Handler();
 8001e8a:	f000 fb0d 	bl	80024a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001e8e:	bf00      	nop
 8001e90:	3718      	adds	r7, #24
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bd80      	pop	{r7, pc}
 8001e96:	bf00      	nop
 8001e98:	200004ec 	.word	0x200004ec

08001e9c <_ZL12MX_TIM3_Initv>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b086      	sub	sp, #24
 8001ea0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ea2:	f107 0308 	add.w	r3, r7, #8
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	601a      	str	r2, [r3, #0]
 8001eaa:	605a      	str	r2, [r3, #4]
 8001eac:	609a      	str	r2, [r3, #8]
 8001eae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001eb0:	463b      	mov	r3, r7
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	601a      	str	r2, [r3, #0]
 8001eb6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001eb8:	4b24      	ldr	r3, [pc, #144]	; (8001f4c <_ZL12MX_TIM3_Initv+0xb0>)
 8001eba:	4a25      	ldr	r2, [pc, #148]	; (8001f50 <_ZL12MX_TIM3_Initv+0xb4>)
 8001ebc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1;
 8001ebe:	4b23      	ldr	r3, [pc, #140]	; (8001f4c <_ZL12MX_TIM3_Initv+0xb0>)
 8001ec0:	2201      	movs	r2, #1
 8001ec2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ec4:	4b21      	ldr	r3, [pc, #132]	; (8001f4c <_ZL12MX_TIM3_Initv+0xb0>)
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 48000;
 8001eca:	4b20      	ldr	r3, [pc, #128]	; (8001f4c <_ZL12MX_TIM3_Initv+0xb0>)
 8001ecc:	f64b 3280 	movw	r2, #48000	; 0xbb80
 8001ed0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ed2:	4b1e      	ldr	r3, [pc, #120]	; (8001f4c <_ZL12MX_TIM3_Initv+0xb0>)
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ed8:	4b1c      	ldr	r3, [pc, #112]	; (8001f4c <_ZL12MX_TIM3_Initv+0xb0>)
 8001eda:	2200      	movs	r2, #0
 8001edc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001ede:	481b      	ldr	r0, [pc, #108]	; (8001f4c <_ZL12MX_TIM3_Initv+0xb0>)
 8001ee0:	f002 fc04 	bl	80046ec <HAL_TIM_Base_Init>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	bf14      	ite	ne
 8001eea:	2301      	movne	r3, #1
 8001eec:	2300      	moveq	r3, #0
 8001eee:	b2db      	uxtb	r3, r3
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d001      	beq.n	8001ef8 <_ZL12MX_TIM3_Initv+0x5c>
  {
    Error_Handler();
 8001ef4:	f000 fad8 	bl	80024a8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ef8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001efc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001efe:	f107 0308 	add.w	r3, r7, #8
 8001f02:	4619      	mov	r1, r3
 8001f04:	4811      	ldr	r0, [pc, #68]	; (8001f4c <_ZL12MX_TIM3_Initv+0xb0>)
 8001f06:	f002 fdc1 	bl	8004a8c <HAL_TIM_ConfigClockSource>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	bf14      	ite	ne
 8001f10:	2301      	movne	r3, #1
 8001f12:	2300      	moveq	r3, #0
 8001f14:	b2db      	uxtb	r3, r3
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d001      	beq.n	8001f1e <_ZL12MX_TIM3_Initv+0x82>
  {
    Error_Handler();
 8001f1a:	f000 fac5 	bl	80024a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f22:	2300      	movs	r3, #0
 8001f24:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001f26:	463b      	mov	r3, r7
 8001f28:	4619      	mov	r1, r3
 8001f2a:	4808      	ldr	r0, [pc, #32]	; (8001f4c <_ZL12MX_TIM3_Initv+0xb0>)
 8001f2c:	f002 ff8e 	bl	8004e4c <HAL_TIMEx_MasterConfigSynchronization>
 8001f30:	4603      	mov	r3, r0
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	bf14      	ite	ne
 8001f36:	2301      	movne	r3, #1
 8001f38:	2300      	moveq	r3, #0
 8001f3a:	b2db      	uxtb	r3, r3
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d001      	beq.n	8001f44 <_ZL12MX_TIM3_Initv+0xa8>
  {
    Error_Handler();
 8001f40:	f000 fab2 	bl	80024a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001f44:	bf00      	nop
 8001f46:	3718      	adds	r7, #24
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	bd80      	pop	{r7, pc}
 8001f4c:	20000534 	.word	0x20000534
 8001f50:	40000400 	.word	0x40000400

08001f54 <_ZL12MX_TIM4_Initv>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b086      	sub	sp, #24
 8001f58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f5a:	f107 0308 	add.w	r3, r7, #8
 8001f5e:	2200      	movs	r2, #0
 8001f60:	601a      	str	r2, [r3, #0]
 8001f62:	605a      	str	r2, [r3, #4]
 8001f64:	609a      	str	r2, [r3, #8]
 8001f66:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f68:	463b      	mov	r3, r7
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	601a      	str	r2, [r3, #0]
 8001f6e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001f70:	4b24      	ldr	r3, [pc, #144]	; (8002004 <_ZL12MX_TIM4_Initv+0xb0>)
 8001f72:	4a25      	ldr	r2, [pc, #148]	; (8002008 <_ZL12MX_TIM4_Initv+0xb4>)
 8001f74:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 3;
 8001f76:	4b23      	ldr	r3, [pc, #140]	; (8002004 <_ZL12MX_TIM4_Initv+0xb0>)
 8001f78:	2203      	movs	r2, #3
 8001f7a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f7c:	4b21      	ldr	r3, [pc, #132]	; (8002004 <_ZL12MX_TIM4_Initv+0xb0>)
 8001f7e:	2200      	movs	r2, #0
 8001f80:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 12000;
 8001f82:	4b20      	ldr	r3, [pc, #128]	; (8002004 <_ZL12MX_TIM4_Initv+0xb0>)
 8001f84:	f642 62e0 	movw	r2, #12000	; 0x2ee0
 8001f88:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f8a:	4b1e      	ldr	r3, [pc, #120]	; (8002004 <_ZL12MX_TIM4_Initv+0xb0>)
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f90:	4b1c      	ldr	r3, [pc, #112]	; (8002004 <_ZL12MX_TIM4_Initv+0xb0>)
 8001f92:	2200      	movs	r2, #0
 8001f94:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001f96:	481b      	ldr	r0, [pc, #108]	; (8002004 <_ZL12MX_TIM4_Initv+0xb0>)
 8001f98:	f002 fba8 	bl	80046ec <HAL_TIM_Base_Init>
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	bf14      	ite	ne
 8001fa2:	2301      	movne	r3, #1
 8001fa4:	2300      	moveq	r3, #0
 8001fa6:	b2db      	uxtb	r3, r3
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d001      	beq.n	8001fb0 <_ZL12MX_TIM4_Initv+0x5c>
  {
    Error_Handler();
 8001fac:	f000 fa7c 	bl	80024a8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001fb0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001fb4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001fb6:	f107 0308 	add.w	r3, r7, #8
 8001fba:	4619      	mov	r1, r3
 8001fbc:	4811      	ldr	r0, [pc, #68]	; (8002004 <_ZL12MX_TIM4_Initv+0xb0>)
 8001fbe:	f002 fd65 	bl	8004a8c <HAL_TIM_ConfigClockSource>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	bf14      	ite	ne
 8001fc8:	2301      	movne	r3, #1
 8001fca:	2300      	moveq	r3, #0
 8001fcc:	b2db      	uxtb	r3, r3
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d001      	beq.n	8001fd6 <_ZL12MX_TIM4_Initv+0x82>
  {
    Error_Handler();
 8001fd2:	f000 fa69 	bl	80024a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fda:	2300      	movs	r3, #0
 8001fdc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001fde:	463b      	mov	r3, r7
 8001fe0:	4619      	mov	r1, r3
 8001fe2:	4808      	ldr	r0, [pc, #32]	; (8002004 <_ZL12MX_TIM4_Initv+0xb0>)
 8001fe4:	f002 ff32 	bl	8004e4c <HAL_TIMEx_MasterConfigSynchronization>
 8001fe8:	4603      	mov	r3, r0
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	bf14      	ite	ne
 8001fee:	2301      	movne	r3, #1
 8001ff0:	2300      	moveq	r3, #0
 8001ff2:	b2db      	uxtb	r3, r3
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d001      	beq.n	8001ffc <_ZL12MX_TIM4_Initv+0xa8>
  {
    Error_Handler();
 8001ff8:	f000 fa56 	bl	80024a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001ffc:	bf00      	nop
 8001ffe:	3718      	adds	r7, #24
 8002000:	46bd      	mov	sp, r7
 8002002:	bd80      	pop	{r7, pc}
 8002004:	2000057c 	.word	0x2000057c
 8002008:	40000800 	.word	0x40000800

0800200c <_ZL19MX_USART1_UART_Initv>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002010:	4b13      	ldr	r3, [pc, #76]	; (8002060 <_ZL19MX_USART1_UART_Initv+0x54>)
 8002012:	4a14      	ldr	r2, [pc, #80]	; (8002064 <_ZL19MX_USART1_UART_Initv+0x58>)
 8002014:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8002016:	4b12      	ldr	r3, [pc, #72]	; (8002060 <_ZL19MX_USART1_UART_Initv+0x54>)
 8002018:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800201c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800201e:	4b10      	ldr	r3, [pc, #64]	; (8002060 <_ZL19MX_USART1_UART_Initv+0x54>)
 8002020:	2200      	movs	r2, #0
 8002022:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002024:	4b0e      	ldr	r3, [pc, #56]	; (8002060 <_ZL19MX_USART1_UART_Initv+0x54>)
 8002026:	2200      	movs	r2, #0
 8002028:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800202a:	4b0d      	ldr	r3, [pc, #52]	; (8002060 <_ZL19MX_USART1_UART_Initv+0x54>)
 800202c:	2200      	movs	r2, #0
 800202e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002030:	4b0b      	ldr	r3, [pc, #44]	; (8002060 <_ZL19MX_USART1_UART_Initv+0x54>)
 8002032:	220c      	movs	r2, #12
 8002034:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002036:	4b0a      	ldr	r3, [pc, #40]	; (8002060 <_ZL19MX_USART1_UART_Initv+0x54>)
 8002038:	2200      	movs	r2, #0
 800203a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800203c:	4b08      	ldr	r3, [pc, #32]	; (8002060 <_ZL19MX_USART1_UART_Initv+0x54>)
 800203e:	2200      	movs	r2, #0
 8002040:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002042:	4807      	ldr	r0, [pc, #28]	; (8002060 <_ZL19MX_USART1_UART_Initv+0x54>)
 8002044:	f002 ff72 	bl	8004f2c <HAL_UART_Init>
 8002048:	4603      	mov	r3, r0
 800204a:	2b00      	cmp	r3, #0
 800204c:	bf14      	ite	ne
 800204e:	2301      	movne	r3, #1
 8002050:	2300      	moveq	r3, #0
 8002052:	b2db      	uxtb	r3, r3
 8002054:	2b00      	cmp	r3, #0
 8002056:	d001      	beq.n	800205c <_ZL19MX_USART1_UART_Initv+0x50>
  {
    Error_Handler();
 8002058:	f000 fa26 	bl	80024a8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800205c:	bf00      	nop
 800205e:	bd80      	pop	{r7, pc}
 8002060:	200005c4 	.word	0x200005c4
 8002064:	40013800 	.word	0x40013800

08002068 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b088      	sub	sp, #32
 800206c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800206e:	f107 0310 	add.w	r3, r7, #16
 8002072:	2200      	movs	r2, #0
 8002074:	601a      	str	r2, [r3, #0]
 8002076:	605a      	str	r2, [r3, #4]
 8002078:	609a      	str	r2, [r3, #8]
 800207a:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800207c:	4b48      	ldr	r3, [pc, #288]	; (80021a0 <_ZL12MX_GPIO_Initv+0x138>)
 800207e:	699b      	ldr	r3, [r3, #24]
 8002080:	4a47      	ldr	r2, [pc, #284]	; (80021a0 <_ZL12MX_GPIO_Initv+0x138>)
 8002082:	f043 0310 	orr.w	r3, r3, #16
 8002086:	6193      	str	r3, [r2, #24]
 8002088:	4b45      	ldr	r3, [pc, #276]	; (80021a0 <_ZL12MX_GPIO_Initv+0x138>)
 800208a:	699b      	ldr	r3, [r3, #24]
 800208c:	f003 0310 	and.w	r3, r3, #16
 8002090:	60fb      	str	r3, [r7, #12]
 8002092:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002094:	4b42      	ldr	r3, [pc, #264]	; (80021a0 <_ZL12MX_GPIO_Initv+0x138>)
 8002096:	699b      	ldr	r3, [r3, #24]
 8002098:	4a41      	ldr	r2, [pc, #260]	; (80021a0 <_ZL12MX_GPIO_Initv+0x138>)
 800209a:	f043 0320 	orr.w	r3, r3, #32
 800209e:	6193      	str	r3, [r2, #24]
 80020a0:	4b3f      	ldr	r3, [pc, #252]	; (80021a0 <_ZL12MX_GPIO_Initv+0x138>)
 80020a2:	699b      	ldr	r3, [r3, #24]
 80020a4:	f003 0320 	and.w	r3, r3, #32
 80020a8:	60bb      	str	r3, [r7, #8]
 80020aa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80020ac:	4b3c      	ldr	r3, [pc, #240]	; (80021a0 <_ZL12MX_GPIO_Initv+0x138>)
 80020ae:	699b      	ldr	r3, [r3, #24]
 80020b0:	4a3b      	ldr	r2, [pc, #236]	; (80021a0 <_ZL12MX_GPIO_Initv+0x138>)
 80020b2:	f043 0304 	orr.w	r3, r3, #4
 80020b6:	6193      	str	r3, [r2, #24]
 80020b8:	4b39      	ldr	r3, [pc, #228]	; (80021a0 <_ZL12MX_GPIO_Initv+0x138>)
 80020ba:	699b      	ldr	r3, [r3, #24]
 80020bc:	f003 0304 	and.w	r3, r3, #4
 80020c0:	607b      	str	r3, [r7, #4]
 80020c2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80020c4:	4b36      	ldr	r3, [pc, #216]	; (80021a0 <_ZL12MX_GPIO_Initv+0x138>)
 80020c6:	699b      	ldr	r3, [r3, #24]
 80020c8:	4a35      	ldr	r2, [pc, #212]	; (80021a0 <_ZL12MX_GPIO_Initv+0x138>)
 80020ca:	f043 0308 	orr.w	r3, r3, #8
 80020ce:	6193      	str	r3, [r2, #24]
 80020d0:	4b33      	ldr	r3, [pc, #204]	; (80021a0 <_ZL12MX_GPIO_Initv+0x138>)
 80020d2:	699b      	ldr	r3, [r3, #24]
 80020d4:	f003 0308 	and.w	r3, r3, #8
 80020d8:	603b      	str	r3, [r7, #0]
 80020da:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(W5500_RST_GPIO_Port, W5500_RST_Pin, GPIO_PIN_SET);
 80020dc:	2201      	movs	r2, #1
 80020de:	2110      	movs	r1, #16
 80020e0:	4830      	ldr	r0, [pc, #192]	; (80021a4 <_ZL12MX_GPIO_Initv+0x13c>)
 80020e2:	f001 f9ab 	bl	800343c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(W5500_CS_GPIO_Port, W5500_CS_Pin, GPIO_PIN_RESET);
 80020e6:	2200      	movs	r2, #0
 80020e8:	2120      	movs	r1, #32
 80020ea:	482e      	ldr	r0, [pc, #184]	; (80021a4 <_ZL12MX_GPIO_Initv+0x13c>)
 80020ec:	f001 f9a6 	bl	800343c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_TX_Pin|LED_RX_Pin, GPIO_PIN_SET);
 80020f0:	2201      	movs	r2, #1
 80020f2:	f44f 7140 	mov.w	r1, #768	; 0x300
 80020f6:	482c      	ldr	r0, [pc, #176]	; (80021a8 <_ZL12MX_GPIO_Initv+0x140>)
 80020f8:	f001 f9a0 	bl	800343c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : RSTBUTTON_Pin */
  GPIO_InitStruct.Pin = RSTBUTTON_Pin;
 80020fc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002100:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002102:	2300      	movs	r3, #0
 8002104:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002106:	2301      	movs	r3, #1
 8002108:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(RSTBUTTON_GPIO_Port, &GPIO_InitStruct);
 800210a:	f107 0310 	add.w	r3, r7, #16
 800210e:	4619      	mov	r1, r3
 8002110:	4824      	ldr	r0, [pc, #144]	; (80021a4 <_ZL12MX_GPIO_Initv+0x13c>)
 8002112:	f001 f80f 	bl	8003134 <HAL_GPIO_Init>

  /*Configure GPIO pin : W5500_INT_Pin */
  GPIO_InitStruct.Pin = W5500_INT_Pin;
 8002116:	2310      	movs	r3, #16
 8002118:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800211a:	4b24      	ldr	r3, [pc, #144]	; (80021ac <_ZL12MX_GPIO_Initv+0x144>)
 800211c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800211e:	2300      	movs	r3, #0
 8002120:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(W5500_INT_GPIO_Port, &GPIO_InitStruct);
 8002122:	f107 0310 	add.w	r3, r7, #16
 8002126:	4619      	mov	r1, r3
 8002128:	4821      	ldr	r0, [pc, #132]	; (80021b0 <_ZL12MX_GPIO_Initv+0x148>)
 800212a:	f001 f803 	bl	8003134 <HAL_GPIO_Init>

  /*Configure GPIO pins : W5500_RST_Pin W5500_CS_Pin */
  GPIO_InitStruct.Pin = W5500_RST_Pin|W5500_CS_Pin;
 800212e:	2330      	movs	r3, #48	; 0x30
 8002130:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002132:	2301      	movs	r3, #1
 8002134:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002136:	2300      	movs	r3, #0
 8002138:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800213a:	2302      	movs	r3, #2
 800213c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800213e:	f107 0310 	add.w	r3, r7, #16
 8002142:	4619      	mov	r1, r3
 8002144:	4817      	ldr	r0, [pc, #92]	; (80021a4 <_ZL12MX_GPIO_Initv+0x13c>)
 8002146:	f000 fff5 	bl	8003134 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_TX_Pin */
  GPIO_InitStruct.Pin = LED_TX_Pin;
 800214a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800214e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8002150:	2311      	movs	r3, #17
 8002152:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002154:	2300      	movs	r3, #0
 8002156:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002158:	2302      	movs	r3, #2
 800215a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_TX_GPIO_Port, &GPIO_InitStruct);
 800215c:	f107 0310 	add.w	r3, r7, #16
 8002160:	4619      	mov	r1, r3
 8002162:	4811      	ldr	r0, [pc, #68]	; (80021a8 <_ZL12MX_GPIO_Initv+0x140>)
 8002164:	f000 ffe6 	bl	8003134 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_RX_Pin */
  GPIO_InitStruct.Pin = LED_RX_Pin;
 8002168:	f44f 7300 	mov.w	r3, #512	; 0x200
 800216c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800216e:	2301      	movs	r3, #1
 8002170:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002172:	2300      	movs	r3, #0
 8002174:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002176:	2302      	movs	r3, #2
 8002178:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_RX_GPIO_Port, &GPIO_InitStruct);
 800217a:	f107 0310 	add.w	r3, r7, #16
 800217e:	4619      	mov	r1, r3
 8002180:	4809      	ldr	r0, [pc, #36]	; (80021a8 <_ZL12MX_GPIO_Initv+0x140>)
 8002182:	f000 ffd7 	bl	8003134 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8002186:	2200      	movs	r2, #0
 8002188:	2100      	movs	r1, #0
 800218a:	200a      	movs	r0, #10
 800218c:	f000 fceb 	bl	8002b66 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8002190:	200a      	movs	r0, #10
 8002192:	f000 fd04 	bl	8002b9e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002196:	bf00      	nop
 8002198:	3720      	adds	r7, #32
 800219a:	46bd      	mov	sp, r7
 800219c:	bd80      	pop	{r7, pc}
 800219e:	bf00      	nop
 80021a0:	40021000 	.word	0x40021000
 80021a4:	40011000 	.word	0x40011000
 80021a8:	40010c00 	.word	0x40010c00
 80021ac:	10210000 	.word	0x10210000
 80021b0:	40010800 	.word	0x40010800

080021b4 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b082      	sub	sp, #8
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
  if (huart == &huart1)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	4a14      	ldr	r2, [pc, #80]	; (8002210 <HAL_UART_RxCpltCallback+0x5c>)
 80021c0:	4293      	cmp	r3, r2
 80021c2:	d121      	bne.n	8002208 <HAL_UART_RxCpltCallback+0x54>
  {
	  //// изначально было так - // включаем cветодиод "RX"
	  //// HAL_GPIO_WritePin(LED_RX_GPIO_Port, LED_RX_Pin, GPIO_PIN_RESET);

	  // включаем cветодиод "TX"
	  HAL_GPIO_WritePin(LED_TX_GPIO_Port, LED_TX_Pin, GPIO_PIN_RESET);
 80021c4:	2200      	movs	r2, #0
 80021c6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80021ca:	4812      	ldr	r0, [pc, #72]	; (8002214 <HAL_UART_RxCpltCallback+0x60>)
 80021cc:	f001 f936 	bl	800343c <HAL_GPIO_WritePin>

	  // запу�?каем таймер TIM4, от�?читываем врем�? �?вечени�? cветодиода "RX"
	  HAL_TIM_Base_Start_IT(&htim4);
 80021d0:	4811      	ldr	r0, [pc, #68]	; (8002218 <HAL_UART_RxCpltCallback+0x64>)
 80021d2:	f002 fb01 	bl	80047d8 <HAL_TIM_Base_Start_IT>

	  //HAL_TIM_Base_Stop(&htim3);

	  // обнул�?ем �?четчик таймера TIM3
	  __HAL_TIM_SET_COUNTER(&htim3, 0);
 80021d6:	4b11      	ldr	r3, [pc, #68]	; (800221c <HAL_UART_RxCpltCallback+0x68>)
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	2200      	movs	r2, #0
 80021dc:	625a      	str	r2, [r3, #36]	; 0x24

	  // запу�?каем таймер TIM3, от�?читываем врем�? до �?ледующего пакета по RX
	  HAL_TIM_Base_Start_IT(&htim3);
 80021de:	480f      	ldr	r0, [pc, #60]	; (800221c <HAL_UART_RxCpltCallback+0x68>)
 80021e0:	f002 fafa 	bl	80047d8 <HAL_TIM_Base_Start_IT>

	  // �?охран�?ем полученный байт в буфер
	  receivedPacketUART[receivedBytesUARTCounter] = receivedByteUART;
 80021e4:	4b0e      	ldr	r3, [pc, #56]	; (8002220 <HAL_UART_RxCpltCallback+0x6c>)
 80021e6:	781b      	ldrb	r3, [r3, #0]
 80021e8:	461a      	mov	r2, r3
 80021ea:	4b0e      	ldr	r3, [pc, #56]	; (8002224 <HAL_UART_RxCpltCallback+0x70>)
 80021ec:	7819      	ldrb	r1, [r3, #0]
 80021ee:	4b0e      	ldr	r3, [pc, #56]	; (8002228 <HAL_UART_RxCpltCallback+0x74>)
 80021f0:	5499      	strb	r1, [r3, r2]

	  //buf1.put(rxByte);

	  // инкрементируем �?четчик полученных байт
	  receivedBytesUARTCounter++;
 80021f2:	4b0b      	ldr	r3, [pc, #44]	; (8002220 <HAL_UART_RxCpltCallback+0x6c>)
 80021f4:	781b      	ldrb	r3, [r3, #0]
 80021f6:	3301      	adds	r3, #1
 80021f8:	b2da      	uxtb	r2, r3
 80021fa:	4b09      	ldr	r3, [pc, #36]	; (8002220 <HAL_UART_RxCpltCallback+0x6c>)
 80021fc:	701a      	strb	r2, [r3, #0]

	  // �?нова ждем приема байта по UART1
	  HAL_UART_Receive_IT(&huart1, &receivedByteUART, 1);
 80021fe:	2201      	movs	r2, #1
 8002200:	4908      	ldr	r1, [pc, #32]	; (8002224 <HAL_UART_RxCpltCallback+0x70>)
 8002202:	4803      	ldr	r0, [pc, #12]	; (8002210 <HAL_UART_RxCpltCallback+0x5c>)
 8002204:	f002 ff23 	bl	800504e <HAL_UART_Receive_IT>
  }
}
 8002208:	bf00      	nop
 800220a:	3708      	adds	r7, #8
 800220c:	46bd      	mov	sp, r7
 800220e:	bd80      	pop	{r7, pc}
 8002210:	200005c4 	.word	0x200005c4
 8002214:	40010c00 	.word	0x40010c00
 8002218:	2000057c 	.word	0x2000057c
 800221c:	20000534 	.word	0x20000534
 8002220:	200007cc 	.word	0x200007cc
 8002224:	200006c8 	.word	0x200006c8
 8002228:	200006cc 	.word	0x200006cc

0800222c <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 800222c:	b580      	push	{r7, lr}
 800222e:	b082      	sub	sp, #8
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
  if(huart == &huart1)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	4a06      	ldr	r2, [pc, #24]	; (8002250 <HAL_UART_TxCpltCallback+0x24>)
 8002238:	4293      	cmp	r3, r2
 800223a:	d105      	bne.n	8002248 <HAL_UART_TxCpltCallback+0x1c>
  {
	  //// изначально было так - // гаcим cветодиод "TX"
	  //// HAL_GPIO_WritePin(LED_TX_GPIO_Port, LED_TX_Pin, GPIO_PIN_SET);

	  // гаcим cветодиод "RX"
	  HAL_GPIO_WritePin(LED_RX_GPIO_Port, LED_RX_Pin, GPIO_PIN_SET);
 800223c:	2201      	movs	r2, #1
 800223e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002242:	4804      	ldr	r0, [pc, #16]	; (8002254 <HAL_UART_TxCpltCallback+0x28>)
 8002244:	f001 f8fa 	bl	800343c <HAL_GPIO_WritePin>
  }
}
 8002248:	bf00      	nop
 800224a:	3708      	adds	r7, #8
 800224c:	46bd      	mov	sp, r7
 800224e:	bd80      	pop	{r7, pc}
 8002250:	200005c4 	.word	0x200005c4
 8002254:	40010c00 	.word	0x40010c00

08002258 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b084      	sub	sp, #16
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM3) //check if the interrupt comes from TIM3
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	4a1b      	ldr	r2, [pc, #108]	; (80022d4 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8002266:	4293      	cmp	r3, r2
 8002268:	d121      	bne.n	80022ae <HAL_TIM_PeriodElapsedCallback+0x56>
	{
		HAL_TIM_Base_Stop(&htim3);
 800226a:	481b      	ldr	r0, [pc, #108]	; (80022d8 <HAL_TIM_PeriodElapsedCallback+0x80>)
 800226c:	f002 fa8d 	bl	800478a <HAL_TIM_Base_Stop>

		// копируем полученный пакет
		for (int i = 0; i < receivedBytesUARTCounter; ++i)
 8002270:	2300      	movs	r3, #0
 8002272:	60fb      	str	r3, [r7, #12]
 8002274:	4b19      	ldr	r3, [pc, #100]	; (80022dc <HAL_TIM_PeriodElapsedCallback+0x84>)
 8002276:	781b      	ldrb	r3, [r3, #0]
 8002278:	461a      	mov	r2, r3
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	4293      	cmp	r3, r2
 800227e:	da0c      	bge.n	800229a <HAL_TIM_PeriodElapsedCallback+0x42>
		{
			copiedReceivedPacketUART[i] = receivedPacketUART[i];
 8002280:	4a17      	ldr	r2, [pc, #92]	; (80022e0 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	4413      	add	r3, r2
 8002286:	7819      	ldrb	r1, [r3, #0]
 8002288:	4a16      	ldr	r2, [pc, #88]	; (80022e4 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	4413      	add	r3, r2
 800228e:	460a      	mov	r2, r1
 8002290:	701a      	strb	r2, [r3, #0]
		for (int i = 0; i < receivedBytesUARTCounter; ++i)
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	3301      	adds	r3, #1
 8002296:	60fb      	str	r3, [r7, #12]
 8002298:	e7ec      	b.n	8002274 <HAL_TIM_PeriodElapsedCallback+0x1c>
		}
		// копируем �?четчик полученных байт
		copiedReceivedBytesUARTCounter = receivedBytesUARTCounter;
 800229a:	4b10      	ldr	r3, [pc, #64]	; (80022dc <HAL_TIM_PeriodElapsedCallback+0x84>)
 800229c:	781a      	ldrb	r2, [r3, #0]
 800229e:	4b12      	ldr	r3, [pc, #72]	; (80022e8 <HAL_TIM_PeriodElapsedCallback+0x90>)
 80022a0:	701a      	strb	r2, [r3, #0]

		// у�?танавливаем флаг о готовно�?ти пакета, прин�?того по UART
		receivedPacketUARTisReady = true;
 80022a2:	4b12      	ldr	r3, [pc, #72]	; (80022ec <HAL_TIM_PeriodElapsedCallback+0x94>)
 80022a4:	2201      	movs	r2, #1
 80022a6:	701a      	strb	r2, [r3, #0]

		// обнул�?ем �?четчик полученных байт
		receivedBytesUARTCounter = 0;
 80022a8:	4b0c      	ldr	r3, [pc, #48]	; (80022dc <HAL_TIM_PeriodElapsedCallback+0x84>)
 80022aa:	2200      	movs	r2, #0
 80022ac:	701a      	strb	r2, [r3, #0]
	}
	if(htim->Instance == TIM4) //check if the interrupt comes from TIM4
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	4a0f      	ldr	r2, [pc, #60]	; (80022f0 <HAL_TIM_PeriodElapsedCallback+0x98>)
 80022b4:	4293      	cmp	r3, r2
 80022b6:	d108      	bne.n	80022ca <HAL_TIM_PeriodElapsedCallback+0x72>
	{
		HAL_TIM_Base_Stop(&htim4);
 80022b8:	480e      	ldr	r0, [pc, #56]	; (80022f4 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 80022ba:	f002 fa66 	bl	800478a <HAL_TIM_Base_Stop>

		//// изначально было так - // гаcим cветодиод "RX"
		//// HAL_GPIO_WritePin(LED_RX_GPIO_Port, LED_RX_Pin, GPIO_PIN_SET);

		// гаcим cветодиод "TX"
		HAL_GPIO_WritePin(LED_TX_GPIO_Port, LED_TX_Pin, GPIO_PIN_SET);
 80022be:	2201      	movs	r2, #1
 80022c0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80022c4:	480c      	ldr	r0, [pc, #48]	; (80022f8 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 80022c6:	f001 f8b9 	bl	800343c <HAL_GPIO_WritePin>
	}
}
 80022ca:	bf00      	nop
 80022cc:	3710      	adds	r7, #16
 80022ce:	46bd      	mov	sp, r7
 80022d0:	bd80      	pop	{r7, pc}
 80022d2:	bf00      	nop
 80022d4:	40000400 	.word	0x40000400
 80022d8:	20000534 	.word	0x20000534
 80022dc:	200007cc 	.word	0x200007cc
 80022e0:	200006cc 	.word	0x200006cc
 80022e4:	200007d0 	.word	0x200007d0
 80022e8:	200008d0 	.word	0x200008d0
 80022ec:	200007cd 	.word	0x200007cd
 80022f0:	40000800 	.word	0x40000800
 80022f4:	2000057c 	.word	0x2000057c
 80022f8:	40010c00 	.word	0x40010c00

080022fc <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b084      	sub	sp, #16
 8002300:	af00      	add	r7, sp, #0
 8002302:	4603      	mov	r3, r0
 8002304:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == W5500_INT_Pin)
 8002306:	88fb      	ldrh	r3, [r7, #6]
 8002308:	2b10      	cmp	r3, #16
 800230a:	f040 80aa 	bne.w	8002462 <HAL_GPIO_EXTI_Callback+0x166>
	{
		// читаем флаги прерываний от �?окетов
		uint8_t valueSIR = ethernetA1.readByteFromCRB(W5500_SIR);
 800230e:	2117      	movs	r1, #23
 8002310:	4856      	ldr	r0, [pc, #344]	; (800246c <HAL_GPIO_EXTI_Callback+0x170>)
 8002312:	f7fd ff77 	bl	8000204 <_ZN5W550015readByteFromCRBEh>
 8002316:	4603      	mov	r3, r0
 8002318:	73fb      	strb	r3, [r7, #15]
		uint8_t valueSn_IR {0};
 800231a:	2300      	movs	r3, #0
 800231c:	73bb      	strb	r3, [r7, #14]
		if (valueSIR)
 800231e:	7bfb      	ldrb	r3, [r7, #15]
 8002320:	2b00      	cmp	r3, #0
 8002322:	f000 809e 	beq.w	8002462 <HAL_GPIO_EXTI_Callback+0x166>
		{
			if (valueSIR & W5500_S0_INT)
 8002326:	7bfb      	ldrb	r3, [r7, #15]
 8002328:	f003 0301 	and.w	r3, r3, #1
 800232c:	2b00      	cmp	r3, #0
 800232e:	d01d      	beq.n	800236c <HAL_GPIO_EXTI_Callback+0x70>
			{
				// читаем флаги прерываний �?окета 0
				valueSn_IR = ethernetA1.readByteFromSRB(SOCKET0, W5500_Sn_IR);
 8002330:	2202      	movs	r2, #2
 8002332:	2108      	movs	r1, #8
 8002334:	484d      	ldr	r0, [pc, #308]	; (800246c <HAL_GPIO_EXTI_Callback+0x170>)
 8002336:	f7fd ffe2 	bl	80002fe <_ZN5W550015readByteFromSRBEhh>
 800233a:	4603      	mov	r3, r0
 800233c:	73bb      	strb	r3, [r7, #14]

				if (valueSn_IR & W5500_Sn_IR_RECV) // получен пакет
 800233e:	7bbb      	ldrb	r3, [r7, #14]
 8002340:	f003 0304 	and.w	r3, r3, #4
 8002344:	2b00      	cmp	r3, #0
 8002346:	d011      	beq.n	800236c <HAL_GPIO_EXTI_Callback+0x70>
				{
					// принимаем полученные данные
					ethernetA1.receivePacket(SOCKET0, receiveSocket0data, &sizeOfReceiveSocket0data);
 8002348:	4b49      	ldr	r3, [pc, #292]	; (8002470 <HAL_GPIO_EXTI_Callback+0x174>)
 800234a:	4a4a      	ldr	r2, [pc, #296]	; (8002474 <HAL_GPIO_EXTI_Callback+0x178>)
 800234c:	2108      	movs	r1, #8
 800234e:	4847      	ldr	r0, [pc, #284]	; (800246c <HAL_GPIO_EXTI_Callback+0x170>)
 8002350:	f7fe f9ab 	bl	80006aa <_ZN5W550013receivePacketEhPhPt>
					// у�?танавливаем флаги
					socket0dataReady = true;
 8002354:	4b48      	ldr	r3, [pc, #288]	; (8002478 <HAL_GPIO_EXTI_Callback+0x17c>)
 8002356:	2201      	movs	r2, #1
 8002358:	701a      	strb	r2, [r3, #0]
					needsTransmitUDP = true;
 800235a:	4b48      	ldr	r3, [pc, #288]	; (800247c <HAL_GPIO_EXTI_Callback+0x180>)
 800235c:	2201      	movs	r2, #1
 800235e:	701a      	strb	r2, [r3, #0]
					// �?бра�?ываем флаг прерывани�? RECV в реги�?тре S0_IR
					ethernetA1.writeByteToSRB(SOCKET0, W5500_Sn_IR_RECV, W5500_Sn_IR);
 8002360:	2302      	movs	r3, #2
 8002362:	2204      	movs	r2, #4
 8002364:	2108      	movs	r1, #8
 8002366:	4841      	ldr	r0, [pc, #260]	; (800246c <HAL_GPIO_EXTI_Callback+0x170>)
 8002368:	f7fe f83b 	bl	80003e2 <_ZN5W550014writeByteToSRBEhhh>
				{

				}
			}

			if (valueSIR & W5500_S1_INT)
 800236c:	7bfb      	ldrb	r3, [r7, #15]
 800236e:	f003 0302 	and.w	r3, r3, #2
 8002372:	2b00      	cmp	r3, #0
 8002374:	d031      	beq.n	80023da <HAL_GPIO_EXTI_Callback+0xde>
			{
				// читаем флаги прерываний �?окета 1
				valueSn_IR = ethernetA1.readByteFromSRB(SOCKET1, W5500_Sn_IR);
 8002376:	2202      	movs	r2, #2
 8002378:	2128      	movs	r1, #40	; 0x28
 800237a:	483c      	ldr	r0, [pc, #240]	; (800246c <HAL_GPIO_EXTI_Callback+0x170>)
 800237c:	f7fd ffbf 	bl	80002fe <_ZN5W550015readByteFromSRBEhh>
 8002380:	4603      	mov	r3, r0
 8002382:	73bb      	strb	r3, [r7, #14]

				if (valueSn_IR & W5500_Sn_IR_RECV) // получен пакет
 8002384:	7bbb      	ldrb	r3, [r7, #14]
 8002386:	f003 0304 	and.w	r3, r3, #4
 800238a:	2b00      	cmp	r3, #0
 800238c:	d011      	beq.n	80023b2 <HAL_GPIO_EXTI_Callback+0xb6>
				{
					// принимаем полученные данные
					ethernetA1.receivePacket(SOCKET1, receiveSocket1data, &sizeOfReceiveSocket1data);
 800238e:	4b3c      	ldr	r3, [pc, #240]	; (8002480 <HAL_GPIO_EXTI_Callback+0x184>)
 8002390:	4a3c      	ldr	r2, [pc, #240]	; (8002484 <HAL_GPIO_EXTI_Callback+0x188>)
 8002392:	2128      	movs	r1, #40	; 0x28
 8002394:	4835      	ldr	r0, [pc, #212]	; (800246c <HAL_GPIO_EXTI_Callback+0x170>)
 8002396:	f7fe f988 	bl	80006aa <_ZN5W550013receivePacketEhPhPt>
					// у�?танавливаем флаги
					socket1dataReady = true;
 800239a:	4b3b      	ldr	r3, [pc, #236]	; (8002488 <HAL_GPIO_EXTI_Callback+0x18c>)
 800239c:	2201      	movs	r2, #1
 800239e:	701a      	strb	r2, [r3, #0]
					needsTransmitTCP = true;
 80023a0:	4b3a      	ldr	r3, [pc, #232]	; (800248c <HAL_GPIO_EXTI_Callback+0x190>)
 80023a2:	2201      	movs	r2, #1
 80023a4:	701a      	strb	r2, [r3, #0]
					// �?бра�?ываем флаг прерывани�? RECV в реги�?тре S1_IR
					ethernetA1.writeByteToSRB(SOCKET1, W5500_Sn_IR_RECV, W5500_Sn_IR);
 80023a6:	2302      	movs	r3, #2
 80023a8:	2204      	movs	r2, #4
 80023aa:	2128      	movs	r1, #40	; 0x28
 80023ac:	482f      	ldr	r0, [pc, #188]	; (800246c <HAL_GPIO_EXTI_Callback+0x170>)
 80023ae:	f7fe f818 	bl	80003e2 <_ZN5W550014writeByteToSRBEhhh>
				if (valueSn_IR & W5500_Sn_IR_CON) // �?оединение �? пиром у�?пешно у�?тановлено
				{

				}

				if (valueSn_IR & W5500_Sn_IR_DISCON) // от пира получен пакет FIN или FIN/ACK
 80023b2:	7bbb      	ldrb	r3, [r7, #14]
 80023b4:	f003 0302 	and.w	r3, r3, #2
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d00e      	beq.n	80023da <HAL_GPIO_EXTI_Callback+0xde>
				{
					// отправл�?ем команду DISCONNECT
					ethernetA1.writeByteToSRB(SOCKET1, W5500_Sn_CR_DISCON, W5500_Sn_CR);
 80023bc:	2301      	movs	r3, #1
 80023be:	2208      	movs	r2, #8
 80023c0:	2128      	movs	r1, #40	; 0x28
 80023c2:	482a      	ldr	r0, [pc, #168]	; (800246c <HAL_GPIO_EXTI_Callback+0x170>)
 80023c4:	f7fe f80d 	bl	80003e2 <_ZN5W550014writeByteToSRBEhhh>
					// у�?танавливаем флаг
					needsOpenTCP = true;
 80023c8:	4b31      	ldr	r3, [pc, #196]	; (8002490 <HAL_GPIO_EXTI_Callback+0x194>)
 80023ca:	2201      	movs	r2, #1
 80023cc:	701a      	strb	r2, [r3, #0]
					// �?бра�?ываем флаг прерывани�? RECV в реги�?тре S1_IR
					ethernetA1.writeByteToSRB(SOCKET1, W5500_Sn_IR_DISCON, W5500_Sn_IR);
 80023ce:	2302      	movs	r3, #2
 80023d0:	2202      	movs	r2, #2
 80023d2:	2128      	movs	r1, #40	; 0x28
 80023d4:	4825      	ldr	r0, [pc, #148]	; (800246c <HAL_GPIO_EXTI_Callback+0x170>)
 80023d6:	f7fe f804 	bl	80003e2 <_ZN5W550014writeByteToSRBEhhh>
				{

				}
			}

			if (valueSIR & W5500_S2_INT)
 80023da:	7bfb      	ldrb	r3, [r7, #15]
 80023dc:	f003 0304 	and.w	r3, r3, #4
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d03e      	beq.n	8002462 <HAL_GPIO_EXTI_Callback+0x166>
			{
				// читаем флаги прерываний �?окета 2
				valueSn_IR = ethernetA1.readByteFromSRB(SOCKET2, W5500_Sn_IR);
 80023e4:	2202      	movs	r2, #2
 80023e6:	2148      	movs	r1, #72	; 0x48
 80023e8:	4820      	ldr	r0, [pc, #128]	; (800246c <HAL_GPIO_EXTI_Callback+0x170>)
 80023ea:	f7fd ff88 	bl	80002fe <_ZN5W550015readByteFromSRBEhh>
 80023ee:	4603      	mov	r3, r0
 80023f0:	73bb      	strb	r3, [r7, #14]

				if (valueSn_IR & W5500_Sn_IR_RECV) // получен пакет
 80023f2:	7bbb      	ldrb	r3, [r7, #14]
 80023f4:	f003 0304 	and.w	r3, r3, #4
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d00e      	beq.n	800241a <HAL_GPIO_EXTI_Callback+0x11e>
				{
					// принимаем полученные данные
					ethernetA1.receivePacket(SOCKET2, receiveSocket2data, &sizeOfReceiveSocket2data);
 80023fc:	4b25      	ldr	r3, [pc, #148]	; (8002494 <HAL_GPIO_EXTI_Callback+0x198>)
 80023fe:	4a26      	ldr	r2, [pc, #152]	; (8002498 <HAL_GPIO_EXTI_Callback+0x19c>)
 8002400:	2148      	movs	r1, #72	; 0x48
 8002402:	481a      	ldr	r0, [pc, #104]	; (800246c <HAL_GPIO_EXTI_Callback+0x170>)
 8002404:	f7fe f951 	bl	80006aa <_ZN5W550013receivePacketEhPhPt>
					// у�?танавливаем флаги
					socket2dataReady = true;
 8002408:	4b24      	ldr	r3, [pc, #144]	; (800249c <HAL_GPIO_EXTI_Callback+0x1a0>)
 800240a:	2201      	movs	r2, #1
 800240c:	701a      	strb	r2, [r3, #0]
					//needsTransmitTCP = true;
					// �?бра�?ываем флаг прерывани�? RECV в реги�?тре S1_IR
					ethernetA1.writeByteToSRB(SOCKET2, W5500_Sn_IR_RECV, W5500_Sn_IR);
 800240e:	2302      	movs	r3, #2
 8002410:	2204      	movs	r2, #4
 8002412:	2148      	movs	r1, #72	; 0x48
 8002414:	4815      	ldr	r0, [pc, #84]	; (800246c <HAL_GPIO_EXTI_Callback+0x170>)
 8002416:	f7fd ffe4 	bl	80003e2 <_ZN5W550014writeByteToSRBEhhh>
				if (valueSn_IR & W5500_Sn_IR_SEND_OK) // команда SEND выполнена
				{

				}

				if (valueSn_IR & W5500_Sn_IR_CON) // �?оединение �? пиром у�?пешно у�?тановлено
 800241a:	7bbb      	ldrb	r3, [r7, #14]
 800241c:	f003 0301 	and.w	r3, r3, #1
 8002420:	2b00      	cmp	r3, #0
 8002422:	d00a      	beq.n	800243a <HAL_GPIO_EXTI_Callback+0x13e>
				{
					ethernetA1.sendString(SOCKET2, textConnected);
 8002424:	4a1e      	ldr	r2, [pc, #120]	; (80024a0 <HAL_GPIO_EXTI_Callback+0x1a4>)
 8002426:	2148      	movs	r1, #72	; 0x48
 8002428:	4810      	ldr	r0, [pc, #64]	; (800246c <HAL_GPIO_EXTI_Callback+0x170>)
 800242a:	f7fe f9cd 	bl	80007c8 <_ZN5W550010sendStringEhPc>
					// �?бра�?ываем флаг прерывани�? CON в реги�?тре S1_IR
					ethernetA1.writeByteToSRB(SOCKET2, W5500_Sn_IR_CON, W5500_Sn_IR);
 800242e:	2302      	movs	r3, #2
 8002430:	2201      	movs	r2, #1
 8002432:	2148      	movs	r1, #72	; 0x48
 8002434:	480d      	ldr	r0, [pc, #52]	; (800246c <HAL_GPIO_EXTI_Callback+0x170>)
 8002436:	f7fd ffd4 	bl	80003e2 <_ZN5W550014writeByteToSRBEhhh>
				}

				if (valueSn_IR & W5500_Sn_IR_DISCON) // от пира получен пакет FIN или FIN/ACK
 800243a:	7bbb      	ldrb	r3, [r7, #14]
 800243c:	f003 0302 	and.w	r3, r3, #2
 8002440:	2b00      	cmp	r3, #0
 8002442:	d00e      	beq.n	8002462 <HAL_GPIO_EXTI_Callback+0x166>
				{
					// отправл�?ем команду DISCONNECT
					ethernetA1.writeByteToSRB(SOCKET2, W5500_Sn_CR_DISCON, W5500_Sn_CR);
 8002444:	2301      	movs	r3, #1
 8002446:	2208      	movs	r2, #8
 8002448:	2148      	movs	r1, #72	; 0x48
 800244a:	4808      	ldr	r0, [pc, #32]	; (800246c <HAL_GPIO_EXTI_Callback+0x170>)
 800244c:	f7fd ffc9 	bl	80003e2 <_ZN5W550014writeByteToSRBEhhh>
					// у�?танавливаем флаг
					needsOpenTelnet = true;
 8002450:	4b14      	ldr	r3, [pc, #80]	; (80024a4 <HAL_GPIO_EXTI_Callback+0x1a8>)
 8002452:	2201      	movs	r2, #1
 8002454:	701a      	strb	r2, [r3, #0]
					// �?бра�?ываем флаг прерывани�? RECV в реги�?тре S1_IR
					ethernetA1.writeByteToSRB(SOCKET2, W5500_Sn_IR_DISCON, W5500_Sn_IR);
 8002456:	2302      	movs	r3, #2
 8002458:	2202      	movs	r2, #2
 800245a:	2148      	movs	r1, #72	; 0x48
 800245c:	4803      	ldr	r0, [pc, #12]	; (800246c <HAL_GPIO_EXTI_Callback+0x170>)
 800245e:	f7fd ffc0 	bl	80003e2 <_ZN5W550014writeByteToSRBEhhh>
			}


		}
	}
}
 8002462:	bf00      	nop
 8002464:	3710      	adds	r7, #16
 8002466:	46bd      	mov	sp, r7
 8002468:	bd80      	pop	{r7, pc}
 800246a:	bf00      	nop
 800246c:	2000224c 	.word	0x2000224c
 8002470:	200010de 	.word	0x200010de
 8002474:	200008d8 	.word	0x200008d8
 8002478:	200008d5 	.word	0x200008d5
 800247c:	200008d1 	.word	0x200008d1
 8002480:	200018ea 	.word	0x200018ea
 8002484:	200010e4 	.word	0x200010e4
 8002488:	200010e0 	.word	0x200010e0
 800248c:	200008d2 	.word	0x200008d2
 8002490:	200008d3 	.word	0x200008d3
 8002494:	200020f6 	.word	0x200020f6
 8002498:	200018f0 	.word	0x200018f0
 800249c:	200018ec 	.word	0x200018ec
 80024a0:	200000f0 	.word	0x200000f0
 80024a4:	200008d4 	.word	0x200008d4

080024a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80024a8:	b480      	push	{r7}
 80024aa:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80024ac:	b672      	cpsid	i
}
 80024ae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80024b0:	e7fe      	b.n	80024b0 <Error_Handler+0x8>
	...

080024b4 <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b084      	sub	sp, #16
 80024b8:	af02      	add	r7, sp, #8
 80024ba:	6078      	str	r0, [r7, #4]
 80024bc:	6039      	str	r1, [r7, #0]
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	2b01      	cmp	r3, #1
 80024c2:	d10e      	bne.n	80024e2 <_Z41__static_initialization_and_destruction_0ii+0x2e>
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80024ca:	4293      	cmp	r3, r2
 80024cc:	d109      	bne.n	80024e2 <_Z41__static_initialization_and_destruction_0ii+0x2e>
W5500 ethernetA1(&hspi1, W5500_CS_GPIO_Port, W5500_CS_Pin, W5500_RST_GPIO_Port, W5500_RST_Pin);
 80024ce:	2310      	movs	r3, #16
 80024d0:	9301      	str	r3, [sp, #4]
 80024d2:	4b0b      	ldr	r3, [pc, #44]	; (8002500 <_Z41__static_initialization_and_destruction_0ii+0x4c>)
 80024d4:	9300      	str	r3, [sp, #0]
 80024d6:	2320      	movs	r3, #32
 80024d8:	4a09      	ldr	r2, [pc, #36]	; (8002500 <_Z41__static_initialization_and_destruction_0ii+0x4c>)
 80024da:	490a      	ldr	r1, [pc, #40]	; (8002504 <_Z41__static_initialization_and_destruction_0ii+0x50>)
 80024dc:	480a      	ldr	r0, [pc, #40]	; (8002508 <_Z41__static_initialization_and_destruction_0ii+0x54>)
 80024de:	f7fd fe3d 	bl	800015c <_ZN5W5500C1EP19__SPI_HandleTypeDefP12GPIO_TypeDeftS3_t>
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d107      	bne.n	80024f8 <_Z41__static_initialization_and_destruction_0ii+0x44>
 80024e8:	683b      	ldr	r3, [r7, #0]
 80024ea:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80024ee:	4293      	cmp	r3, r2
 80024f0:	d102      	bne.n	80024f8 <_Z41__static_initialization_and_destruction_0ii+0x44>
 80024f2:	4805      	ldr	r0, [pc, #20]	; (8002508 <_Z41__static_initialization_and_destruction_0ii+0x54>)
 80024f4:	f7fd fe5e 	bl	80001b4 <_ZN5W5500D1Ev>
}
 80024f8:	bf00      	nop
 80024fa:	3708      	adds	r7, #8
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bd80      	pop	{r7, pc}
 8002500:	40011000 	.word	0x40011000
 8002504:	20000494 	.word	0x20000494
 8002508:	2000224c 	.word	0x2000224c

0800250c <_GLOBAL__sub_I_hspi1>:
 800250c:	b580      	push	{r7, lr}
 800250e:	af00      	add	r7, sp, #0
 8002510:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002514:	2001      	movs	r0, #1
 8002516:	f7ff ffcd 	bl	80024b4 <_Z41__static_initialization_and_destruction_0ii>
 800251a:	bd80      	pop	{r7, pc}

0800251c <_GLOBAL__sub_D_hspi1>:
 800251c:	b580      	push	{r7, lr}
 800251e:	af00      	add	r7, sp, #0
 8002520:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002524:	2000      	movs	r0, #0
 8002526:	f7ff ffc5 	bl	80024b4 <_Z41__static_initialization_and_destruction_0ii>
 800252a:	bd80      	pop	{r7, pc}

0800252c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800252c:	b480      	push	{r7}
 800252e:	b085      	sub	sp, #20
 8002530:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002532:	4b15      	ldr	r3, [pc, #84]	; (8002588 <HAL_MspInit+0x5c>)
 8002534:	699b      	ldr	r3, [r3, #24]
 8002536:	4a14      	ldr	r2, [pc, #80]	; (8002588 <HAL_MspInit+0x5c>)
 8002538:	f043 0301 	orr.w	r3, r3, #1
 800253c:	6193      	str	r3, [r2, #24]
 800253e:	4b12      	ldr	r3, [pc, #72]	; (8002588 <HAL_MspInit+0x5c>)
 8002540:	699b      	ldr	r3, [r3, #24]
 8002542:	f003 0301 	and.w	r3, r3, #1
 8002546:	60bb      	str	r3, [r7, #8]
 8002548:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800254a:	4b0f      	ldr	r3, [pc, #60]	; (8002588 <HAL_MspInit+0x5c>)
 800254c:	69db      	ldr	r3, [r3, #28]
 800254e:	4a0e      	ldr	r2, [pc, #56]	; (8002588 <HAL_MspInit+0x5c>)
 8002550:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002554:	61d3      	str	r3, [r2, #28]
 8002556:	4b0c      	ldr	r3, [pc, #48]	; (8002588 <HAL_MspInit+0x5c>)
 8002558:	69db      	ldr	r3, [r3, #28]
 800255a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800255e:	607b      	str	r3, [r7, #4]
 8002560:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002562:	4b0a      	ldr	r3, [pc, #40]	; (800258c <HAL_MspInit+0x60>)
 8002564:	685b      	ldr	r3, [r3, #4]
 8002566:	60fb      	str	r3, [r7, #12]
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800256e:	60fb      	str	r3, [r7, #12]
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002576:	60fb      	str	r3, [r7, #12]
 8002578:	4a04      	ldr	r2, [pc, #16]	; (800258c <HAL_MspInit+0x60>)
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800257e:	bf00      	nop
 8002580:	3714      	adds	r7, #20
 8002582:	46bd      	mov	sp, r7
 8002584:	bc80      	pop	{r7}
 8002586:	4770      	bx	lr
 8002588:	40021000 	.word	0x40021000
 800258c:	40010000 	.word	0x40010000

08002590 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b088      	sub	sp, #32
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002598:	f107 0310 	add.w	r3, r7, #16
 800259c:	2200      	movs	r2, #0
 800259e:	601a      	str	r2, [r3, #0]
 80025a0:	605a      	str	r2, [r3, #4]
 80025a2:	609a      	str	r2, [r3, #8]
 80025a4:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	4a1f      	ldr	r2, [pc, #124]	; (8002628 <HAL_SPI_MspInit+0x98>)
 80025ac:	4293      	cmp	r3, r2
 80025ae:	d137      	bne.n	8002620 <HAL_SPI_MspInit+0x90>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80025b0:	4b1e      	ldr	r3, [pc, #120]	; (800262c <HAL_SPI_MspInit+0x9c>)
 80025b2:	699b      	ldr	r3, [r3, #24]
 80025b4:	4a1d      	ldr	r2, [pc, #116]	; (800262c <HAL_SPI_MspInit+0x9c>)
 80025b6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80025ba:	6193      	str	r3, [r2, #24]
 80025bc:	4b1b      	ldr	r3, [pc, #108]	; (800262c <HAL_SPI_MspInit+0x9c>)
 80025be:	699b      	ldr	r3, [r3, #24]
 80025c0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80025c4:	60fb      	str	r3, [r7, #12]
 80025c6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025c8:	4b18      	ldr	r3, [pc, #96]	; (800262c <HAL_SPI_MspInit+0x9c>)
 80025ca:	699b      	ldr	r3, [r3, #24]
 80025cc:	4a17      	ldr	r2, [pc, #92]	; (800262c <HAL_SPI_MspInit+0x9c>)
 80025ce:	f043 0304 	orr.w	r3, r3, #4
 80025d2:	6193      	str	r3, [r2, #24]
 80025d4:	4b15      	ldr	r3, [pc, #84]	; (800262c <HAL_SPI_MspInit+0x9c>)
 80025d6:	699b      	ldr	r3, [r3, #24]
 80025d8:	f003 0304 	and.w	r3, r3, #4
 80025dc:	60bb      	str	r3, [r7, #8]
 80025de:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80025e0:	23a0      	movs	r3, #160	; 0xa0
 80025e2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025e4:	2302      	movs	r3, #2
 80025e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80025e8:	2303      	movs	r3, #3
 80025ea:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025ec:	f107 0310 	add.w	r3, r7, #16
 80025f0:	4619      	mov	r1, r3
 80025f2:	480f      	ldr	r0, [pc, #60]	; (8002630 <HAL_SPI_MspInit+0xa0>)
 80025f4:	f000 fd9e 	bl	8003134 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80025f8:	2340      	movs	r3, #64	; 0x40
 80025fa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80025fc:	2300      	movs	r3, #0
 80025fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002600:	2300      	movs	r3, #0
 8002602:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002604:	f107 0310 	add.w	r3, r7, #16
 8002608:	4619      	mov	r1, r3
 800260a:	4809      	ldr	r0, [pc, #36]	; (8002630 <HAL_SPI_MspInit+0xa0>)
 800260c:	f000 fd92 	bl	8003134 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8002610:	2200      	movs	r2, #0
 8002612:	2100      	movs	r1, #0
 8002614:	2023      	movs	r0, #35	; 0x23
 8002616:	f000 faa6 	bl	8002b66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 800261a:	2023      	movs	r0, #35	; 0x23
 800261c:	f000 fabf 	bl	8002b9e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002620:	bf00      	nop
 8002622:	3720      	adds	r7, #32
 8002624:	46bd      	mov	sp, r7
 8002626:	bd80      	pop	{r7, pc}
 8002628:	40013000 	.word	0x40013000
 800262c:	40021000 	.word	0x40021000
 8002630:	40010800 	.word	0x40010800

08002634 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b086      	sub	sp, #24
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002644:	d114      	bne.n	8002670 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002646:	4b26      	ldr	r3, [pc, #152]	; (80026e0 <HAL_TIM_Base_MspInit+0xac>)
 8002648:	69db      	ldr	r3, [r3, #28]
 800264a:	4a25      	ldr	r2, [pc, #148]	; (80026e0 <HAL_TIM_Base_MspInit+0xac>)
 800264c:	f043 0301 	orr.w	r3, r3, #1
 8002650:	61d3      	str	r3, [r2, #28]
 8002652:	4b23      	ldr	r3, [pc, #140]	; (80026e0 <HAL_TIM_Base_MspInit+0xac>)
 8002654:	69db      	ldr	r3, [r3, #28]
 8002656:	f003 0301 	and.w	r3, r3, #1
 800265a:	617b      	str	r3, [r7, #20]
 800265c:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800265e:	2200      	movs	r2, #0
 8002660:	2100      	movs	r1, #0
 8002662:	201c      	movs	r0, #28
 8002664:	f000 fa7f 	bl	8002b66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002668:	201c      	movs	r0, #28
 800266a:	f000 fa98 	bl	8002b9e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800266e:	e032      	b.n	80026d6 <HAL_TIM_Base_MspInit+0xa2>
  else if(htim_base->Instance==TIM3)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	4a1b      	ldr	r2, [pc, #108]	; (80026e4 <HAL_TIM_Base_MspInit+0xb0>)
 8002676:	4293      	cmp	r3, r2
 8002678:	d114      	bne.n	80026a4 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800267a:	4b19      	ldr	r3, [pc, #100]	; (80026e0 <HAL_TIM_Base_MspInit+0xac>)
 800267c:	69db      	ldr	r3, [r3, #28]
 800267e:	4a18      	ldr	r2, [pc, #96]	; (80026e0 <HAL_TIM_Base_MspInit+0xac>)
 8002680:	f043 0302 	orr.w	r3, r3, #2
 8002684:	61d3      	str	r3, [r2, #28]
 8002686:	4b16      	ldr	r3, [pc, #88]	; (80026e0 <HAL_TIM_Base_MspInit+0xac>)
 8002688:	69db      	ldr	r3, [r3, #28]
 800268a:	f003 0302 	and.w	r3, r3, #2
 800268e:	613b      	str	r3, [r7, #16]
 8002690:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002692:	2200      	movs	r2, #0
 8002694:	2100      	movs	r1, #0
 8002696:	201d      	movs	r0, #29
 8002698:	f000 fa65 	bl	8002b66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800269c:	201d      	movs	r0, #29
 800269e:	f000 fa7e 	bl	8002b9e <HAL_NVIC_EnableIRQ>
}
 80026a2:	e018      	b.n	80026d6 <HAL_TIM_Base_MspInit+0xa2>
  else if(htim_base->Instance==TIM4)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	4a0f      	ldr	r2, [pc, #60]	; (80026e8 <HAL_TIM_Base_MspInit+0xb4>)
 80026aa:	4293      	cmp	r3, r2
 80026ac:	d113      	bne.n	80026d6 <HAL_TIM_Base_MspInit+0xa2>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80026ae:	4b0c      	ldr	r3, [pc, #48]	; (80026e0 <HAL_TIM_Base_MspInit+0xac>)
 80026b0:	69db      	ldr	r3, [r3, #28]
 80026b2:	4a0b      	ldr	r2, [pc, #44]	; (80026e0 <HAL_TIM_Base_MspInit+0xac>)
 80026b4:	f043 0304 	orr.w	r3, r3, #4
 80026b8:	61d3      	str	r3, [r2, #28]
 80026ba:	4b09      	ldr	r3, [pc, #36]	; (80026e0 <HAL_TIM_Base_MspInit+0xac>)
 80026bc:	69db      	ldr	r3, [r3, #28]
 80026be:	f003 0304 	and.w	r3, r3, #4
 80026c2:	60fb      	str	r3, [r7, #12]
 80026c4:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80026c6:	2200      	movs	r2, #0
 80026c8:	2100      	movs	r1, #0
 80026ca:	201e      	movs	r0, #30
 80026cc:	f000 fa4b 	bl	8002b66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80026d0:	201e      	movs	r0, #30
 80026d2:	f000 fa64 	bl	8002b9e <HAL_NVIC_EnableIRQ>
}
 80026d6:	bf00      	nop
 80026d8:	3718      	adds	r7, #24
 80026da:	46bd      	mov	sp, r7
 80026dc:	bd80      	pop	{r7, pc}
 80026de:	bf00      	nop
 80026e0:	40021000 	.word	0x40021000
 80026e4:	40000400 	.word	0x40000400
 80026e8:	40000800 	.word	0x40000800

080026ec <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b088      	sub	sp, #32
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026f4:	f107 0310 	add.w	r3, r7, #16
 80026f8:	2200      	movs	r2, #0
 80026fa:	601a      	str	r2, [r3, #0]
 80026fc:	605a      	str	r2, [r3, #4]
 80026fe:	609a      	str	r2, [r3, #8]
 8002700:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	4a20      	ldr	r2, [pc, #128]	; (8002788 <HAL_UART_MspInit+0x9c>)
 8002708:	4293      	cmp	r3, r2
 800270a:	d139      	bne.n	8002780 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800270c:	4b1f      	ldr	r3, [pc, #124]	; (800278c <HAL_UART_MspInit+0xa0>)
 800270e:	699b      	ldr	r3, [r3, #24]
 8002710:	4a1e      	ldr	r2, [pc, #120]	; (800278c <HAL_UART_MspInit+0xa0>)
 8002712:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002716:	6193      	str	r3, [r2, #24]
 8002718:	4b1c      	ldr	r3, [pc, #112]	; (800278c <HAL_UART_MspInit+0xa0>)
 800271a:	699b      	ldr	r3, [r3, #24]
 800271c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002720:	60fb      	str	r3, [r7, #12]
 8002722:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002724:	4b19      	ldr	r3, [pc, #100]	; (800278c <HAL_UART_MspInit+0xa0>)
 8002726:	699b      	ldr	r3, [r3, #24]
 8002728:	4a18      	ldr	r2, [pc, #96]	; (800278c <HAL_UART_MspInit+0xa0>)
 800272a:	f043 0304 	orr.w	r3, r3, #4
 800272e:	6193      	str	r3, [r2, #24]
 8002730:	4b16      	ldr	r3, [pc, #88]	; (800278c <HAL_UART_MspInit+0xa0>)
 8002732:	699b      	ldr	r3, [r3, #24]
 8002734:	f003 0304 	and.w	r3, r3, #4
 8002738:	60bb      	str	r3, [r7, #8]
 800273a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800273c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002740:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002742:	2302      	movs	r3, #2
 8002744:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002746:	2303      	movs	r3, #3
 8002748:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800274a:	f107 0310 	add.w	r3, r7, #16
 800274e:	4619      	mov	r1, r3
 8002750:	480f      	ldr	r0, [pc, #60]	; (8002790 <HAL_UART_MspInit+0xa4>)
 8002752:	f000 fcef 	bl	8003134 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002756:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800275a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800275c:	2300      	movs	r3, #0
 800275e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002760:	2300      	movs	r3, #0
 8002762:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002764:	f107 0310 	add.w	r3, r7, #16
 8002768:	4619      	mov	r1, r3
 800276a:	4809      	ldr	r0, [pc, #36]	; (8002790 <HAL_UART_MspInit+0xa4>)
 800276c:	f000 fce2 	bl	8003134 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002770:	2200      	movs	r2, #0
 8002772:	2100      	movs	r1, #0
 8002774:	2025      	movs	r0, #37	; 0x25
 8002776:	f000 f9f6 	bl	8002b66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800277a:	2025      	movs	r0, #37	; 0x25
 800277c:	f000 fa0f 	bl	8002b9e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002780:	bf00      	nop
 8002782:	3720      	adds	r7, #32
 8002784:	46bd      	mov	sp, r7
 8002786:	bd80      	pop	{r7, pc}
 8002788:	40013800 	.word	0x40013800
 800278c:	40021000 	.word	0x40021000
 8002790:	40010800 	.word	0x40010800

08002794 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002794:	b480      	push	{r7}
 8002796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002798:	e7fe      	b.n	8002798 <NMI_Handler+0x4>

0800279a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800279a:	b480      	push	{r7}
 800279c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800279e:	e7fe      	b.n	800279e <HardFault_Handler+0x4>

080027a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80027a0:	b480      	push	{r7}
 80027a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80027a4:	e7fe      	b.n	80027a4 <MemManage_Handler+0x4>

080027a6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80027a6:	b480      	push	{r7}
 80027a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80027aa:	e7fe      	b.n	80027aa <BusFault_Handler+0x4>

080027ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80027ac:	b480      	push	{r7}
 80027ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80027b0:	e7fe      	b.n	80027b0 <UsageFault_Handler+0x4>

080027b2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80027b2:	b480      	push	{r7}
 80027b4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80027b6:	bf00      	nop
 80027b8:	46bd      	mov	sp, r7
 80027ba:	bc80      	pop	{r7}
 80027bc:	4770      	bx	lr

080027be <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80027be:	b480      	push	{r7}
 80027c0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80027c2:	bf00      	nop
 80027c4:	46bd      	mov	sp, r7
 80027c6:	bc80      	pop	{r7}
 80027c8:	4770      	bx	lr

080027ca <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80027ca:	b480      	push	{r7}
 80027cc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80027ce:	bf00      	nop
 80027d0:	46bd      	mov	sp, r7
 80027d2:	bc80      	pop	{r7}
 80027d4:	4770      	bx	lr

080027d6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80027d6:	b580      	push	{r7, lr}
 80027d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80027da:	f000 f8ad 	bl	8002938 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80027de:	bf00      	nop
 80027e0:	bd80      	pop	{r7, pc}

080027e2 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80027e2:	b580      	push	{r7, lr}
 80027e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(W5500_INT_Pin);
 80027e6:	2010      	movs	r0, #16
 80027e8:	f000 fe40 	bl	800346c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80027ec:	bf00      	nop
 80027ee:	bd80      	pop	{r7, pc}

080027f0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80027f4:	4802      	ldr	r0, [pc, #8]	; (8002800 <TIM2_IRQHandler+0x10>)
 80027f6:	f002 f841 	bl	800487c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80027fa:	bf00      	nop
 80027fc:	bd80      	pop	{r7, pc}
 80027fe:	bf00      	nop
 8002800:	200004ec 	.word	0x200004ec

08002804 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002808:	4802      	ldr	r0, [pc, #8]	; (8002814 <TIM3_IRQHandler+0x10>)
 800280a:	f002 f837 	bl	800487c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800280e:	bf00      	nop
 8002810:	bd80      	pop	{r7, pc}
 8002812:	bf00      	nop
 8002814:	20000534 	.word	0x20000534

08002818 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800281c:	4802      	ldr	r0, [pc, #8]	; (8002828 <TIM4_IRQHandler+0x10>)
 800281e:	f002 f82d 	bl	800487c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002822:	bf00      	nop
 8002824:	bd80      	pop	{r7, pc}
 8002826:	bf00      	nop
 8002828:	2000057c 	.word	0x2000057c

0800282c <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8002830:	4802      	ldr	r0, [pc, #8]	; (800283c <SPI1_IRQHandler+0x10>)
 8002832:	f001 fdb1 	bl	8004398 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8002836:	bf00      	nop
 8002838:	bd80      	pop	{r7, pc}
 800283a:	bf00      	nop
 800283c:	20000494 	.word	0x20000494

08002840 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002844:	4802      	ldr	r0, [pc, #8]	; (8002850 <USART1_IRQHandler+0x10>)
 8002846:	f002 fc33 	bl	80050b0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800284a:	bf00      	nop
 800284c:	bd80      	pop	{r7, pc}
 800284e:	bf00      	nop
 8002850:	200005c4 	.word	0x200005c4

08002854 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002854:	b480      	push	{r7}
 8002856:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002858:	bf00      	nop
 800285a:	46bd      	mov	sp, r7
 800285c:	bc80      	pop	{r7}
 800285e:	4770      	bx	lr

08002860 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002860:	480c      	ldr	r0, [pc, #48]	; (8002894 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002862:	490d      	ldr	r1, [pc, #52]	; (8002898 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002864:	4a0d      	ldr	r2, [pc, #52]	; (800289c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002866:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002868:	e002      	b.n	8002870 <LoopCopyDataInit>

0800286a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800286a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800286c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800286e:	3304      	adds	r3, #4

08002870 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002870:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002872:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002874:	d3f9      	bcc.n	800286a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002876:	4a0a      	ldr	r2, [pc, #40]	; (80028a0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002878:	4c0a      	ldr	r4, [pc, #40]	; (80028a4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800287a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800287c:	e001      	b.n	8002882 <LoopFillZerobss>

0800287e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800287e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002880:	3204      	adds	r2, #4

08002882 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002882:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002884:	d3fb      	bcc.n	800287e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002886:	f7ff ffe5 	bl	8002854 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800288a:	f003 f80d 	bl	80058a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800288e:	f7fe ff87 	bl	80017a0 <main>
  bx lr
 8002892:	4770      	bx	lr
  ldr r0, =_sdata
 8002894:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002898:	20000474 	.word	0x20000474
  ldr r2, =_sidata
 800289c:	08005b60 	.word	0x08005b60
  ldr r2, =_sbss
 80028a0:	20000478 	.word	0x20000478
  ldr r4, =_ebss
 80028a4:	20002480 	.word	0x20002480

080028a8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80028a8:	e7fe      	b.n	80028a8 <ADC1_2_IRQHandler>
	...

080028ac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80028b0:	4b08      	ldr	r3, [pc, #32]	; (80028d4 <HAL_Init+0x28>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	4a07      	ldr	r2, [pc, #28]	; (80028d4 <HAL_Init+0x28>)
 80028b6:	f043 0310 	orr.w	r3, r3, #16
 80028ba:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80028bc:	2003      	movs	r0, #3
 80028be:	f000 f947 	bl	8002b50 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80028c2:	200f      	movs	r0, #15
 80028c4:	f000 f808 	bl	80028d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80028c8:	f7ff fe30 	bl	800252c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80028cc:	2300      	movs	r3, #0
}
 80028ce:	4618      	mov	r0, r3
 80028d0:	bd80      	pop	{r7, pc}
 80028d2:	bf00      	nop
 80028d4:	40022000 	.word	0x40022000

080028d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b082      	sub	sp, #8
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80028e0:	4b12      	ldr	r3, [pc, #72]	; (800292c <HAL_InitTick+0x54>)
 80028e2:	681a      	ldr	r2, [r3, #0]
 80028e4:	4b12      	ldr	r3, [pc, #72]	; (8002930 <HAL_InitTick+0x58>)
 80028e6:	781b      	ldrb	r3, [r3, #0]
 80028e8:	4619      	mov	r1, r3
 80028ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80028ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80028f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80028f6:	4618      	mov	r0, r3
 80028f8:	f000 f95f 	bl	8002bba <HAL_SYSTICK_Config>
 80028fc:	4603      	mov	r3, r0
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d001      	beq.n	8002906 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002902:	2301      	movs	r3, #1
 8002904:	e00e      	b.n	8002924 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	2b0f      	cmp	r3, #15
 800290a:	d80a      	bhi.n	8002922 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800290c:	2200      	movs	r2, #0
 800290e:	6879      	ldr	r1, [r7, #4]
 8002910:	f04f 30ff 	mov.w	r0, #4294967295
 8002914:	f000 f927 	bl	8002b66 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002918:	4a06      	ldr	r2, [pc, #24]	; (8002934 <HAL_InitTick+0x5c>)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800291e:	2300      	movs	r3, #0
 8002920:	e000      	b.n	8002924 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002922:	2301      	movs	r3, #1
}
 8002924:	4618      	mov	r0, r3
 8002926:	3708      	adds	r7, #8
 8002928:	46bd      	mov	sp, r7
 800292a:	bd80      	pop	{r7, pc}
 800292c:	20000404 	.word	0x20000404
 8002930:	2000040c 	.word	0x2000040c
 8002934:	20000408 	.word	0x20000408

08002938 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002938:	b480      	push	{r7}
 800293a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800293c:	4b05      	ldr	r3, [pc, #20]	; (8002954 <HAL_IncTick+0x1c>)
 800293e:	781b      	ldrb	r3, [r3, #0]
 8002940:	461a      	mov	r2, r3
 8002942:	4b05      	ldr	r3, [pc, #20]	; (8002958 <HAL_IncTick+0x20>)
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	4413      	add	r3, r2
 8002948:	4a03      	ldr	r2, [pc, #12]	; (8002958 <HAL_IncTick+0x20>)
 800294a:	6013      	str	r3, [r2, #0]
}
 800294c:	bf00      	nop
 800294e:	46bd      	mov	sp, r7
 8002950:	bc80      	pop	{r7}
 8002952:	4770      	bx	lr
 8002954:	2000040c 	.word	0x2000040c
 8002958:	2000245c 	.word	0x2000245c

0800295c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800295c:	b480      	push	{r7}
 800295e:	af00      	add	r7, sp, #0
  return uwTick;
 8002960:	4b02      	ldr	r3, [pc, #8]	; (800296c <HAL_GetTick+0x10>)
 8002962:	681b      	ldr	r3, [r3, #0]
}
 8002964:	4618      	mov	r0, r3
 8002966:	46bd      	mov	sp, r7
 8002968:	bc80      	pop	{r7}
 800296a:	4770      	bx	lr
 800296c:	2000245c 	.word	0x2000245c

08002970 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	b084      	sub	sp, #16
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002978:	f7ff fff0 	bl	800295c <HAL_GetTick>
 800297c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002988:	d005      	beq.n	8002996 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800298a:	4b0a      	ldr	r3, [pc, #40]	; (80029b4 <HAL_Delay+0x44>)
 800298c:	781b      	ldrb	r3, [r3, #0]
 800298e:	461a      	mov	r2, r3
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	4413      	add	r3, r2
 8002994:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002996:	bf00      	nop
 8002998:	f7ff ffe0 	bl	800295c <HAL_GetTick>
 800299c:	4602      	mov	r2, r0
 800299e:	68bb      	ldr	r3, [r7, #8]
 80029a0:	1ad3      	subs	r3, r2, r3
 80029a2:	68fa      	ldr	r2, [r7, #12]
 80029a4:	429a      	cmp	r2, r3
 80029a6:	d8f7      	bhi.n	8002998 <HAL_Delay+0x28>
  {
  }
}
 80029a8:	bf00      	nop
 80029aa:	bf00      	nop
 80029ac:	3710      	adds	r7, #16
 80029ae:	46bd      	mov	sp, r7
 80029b0:	bd80      	pop	{r7, pc}
 80029b2:	bf00      	nop
 80029b4:	2000040c 	.word	0x2000040c

080029b8 <__NVIC_SetPriorityGrouping>:
{
 80029b8:	b480      	push	{r7}
 80029ba:	b085      	sub	sp, #20
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	f003 0307 	and.w	r3, r3, #7
 80029c6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80029c8:	4b0c      	ldr	r3, [pc, #48]	; (80029fc <__NVIC_SetPriorityGrouping+0x44>)
 80029ca:	68db      	ldr	r3, [r3, #12]
 80029cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80029ce:	68ba      	ldr	r2, [r7, #8]
 80029d0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80029d4:	4013      	ands	r3, r2
 80029d6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80029dc:	68bb      	ldr	r3, [r7, #8]
 80029de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80029e0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80029e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80029e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80029ea:	4a04      	ldr	r2, [pc, #16]	; (80029fc <__NVIC_SetPriorityGrouping+0x44>)
 80029ec:	68bb      	ldr	r3, [r7, #8]
 80029ee:	60d3      	str	r3, [r2, #12]
}
 80029f0:	bf00      	nop
 80029f2:	3714      	adds	r7, #20
 80029f4:	46bd      	mov	sp, r7
 80029f6:	bc80      	pop	{r7}
 80029f8:	4770      	bx	lr
 80029fa:	bf00      	nop
 80029fc:	e000ed00 	.word	0xe000ed00

08002a00 <__NVIC_GetPriorityGrouping>:
{
 8002a00:	b480      	push	{r7}
 8002a02:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a04:	4b04      	ldr	r3, [pc, #16]	; (8002a18 <__NVIC_GetPriorityGrouping+0x18>)
 8002a06:	68db      	ldr	r3, [r3, #12]
 8002a08:	0a1b      	lsrs	r3, r3, #8
 8002a0a:	f003 0307 	and.w	r3, r3, #7
}
 8002a0e:	4618      	mov	r0, r3
 8002a10:	46bd      	mov	sp, r7
 8002a12:	bc80      	pop	{r7}
 8002a14:	4770      	bx	lr
 8002a16:	bf00      	nop
 8002a18:	e000ed00 	.word	0xe000ed00

08002a1c <__NVIC_EnableIRQ>:
{
 8002a1c:	b480      	push	{r7}
 8002a1e:	b083      	sub	sp, #12
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	4603      	mov	r3, r0
 8002a24:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	db0b      	blt.n	8002a46 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a2e:	79fb      	ldrb	r3, [r7, #7]
 8002a30:	f003 021f 	and.w	r2, r3, #31
 8002a34:	4906      	ldr	r1, [pc, #24]	; (8002a50 <__NVIC_EnableIRQ+0x34>)
 8002a36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a3a:	095b      	lsrs	r3, r3, #5
 8002a3c:	2001      	movs	r0, #1
 8002a3e:	fa00 f202 	lsl.w	r2, r0, r2
 8002a42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002a46:	bf00      	nop
 8002a48:	370c      	adds	r7, #12
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	bc80      	pop	{r7}
 8002a4e:	4770      	bx	lr
 8002a50:	e000e100 	.word	0xe000e100

08002a54 <__NVIC_SetPriority>:
{
 8002a54:	b480      	push	{r7}
 8002a56:	b083      	sub	sp, #12
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	4603      	mov	r3, r0
 8002a5c:	6039      	str	r1, [r7, #0]
 8002a5e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	db0a      	blt.n	8002a7e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	b2da      	uxtb	r2, r3
 8002a6c:	490c      	ldr	r1, [pc, #48]	; (8002aa0 <__NVIC_SetPriority+0x4c>)
 8002a6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a72:	0112      	lsls	r2, r2, #4
 8002a74:	b2d2      	uxtb	r2, r2
 8002a76:	440b      	add	r3, r1
 8002a78:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002a7c:	e00a      	b.n	8002a94 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	b2da      	uxtb	r2, r3
 8002a82:	4908      	ldr	r1, [pc, #32]	; (8002aa4 <__NVIC_SetPriority+0x50>)
 8002a84:	79fb      	ldrb	r3, [r7, #7]
 8002a86:	f003 030f 	and.w	r3, r3, #15
 8002a8a:	3b04      	subs	r3, #4
 8002a8c:	0112      	lsls	r2, r2, #4
 8002a8e:	b2d2      	uxtb	r2, r2
 8002a90:	440b      	add	r3, r1
 8002a92:	761a      	strb	r2, [r3, #24]
}
 8002a94:	bf00      	nop
 8002a96:	370c      	adds	r7, #12
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	bc80      	pop	{r7}
 8002a9c:	4770      	bx	lr
 8002a9e:	bf00      	nop
 8002aa0:	e000e100 	.word	0xe000e100
 8002aa4:	e000ed00 	.word	0xe000ed00

08002aa8 <NVIC_EncodePriority>:
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	b089      	sub	sp, #36	; 0x24
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	60f8      	str	r0, [r7, #12]
 8002ab0:	60b9      	str	r1, [r7, #8]
 8002ab2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	f003 0307 	and.w	r3, r3, #7
 8002aba:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002abc:	69fb      	ldr	r3, [r7, #28]
 8002abe:	f1c3 0307 	rsb	r3, r3, #7
 8002ac2:	2b04      	cmp	r3, #4
 8002ac4:	bf28      	it	cs
 8002ac6:	2304      	movcs	r3, #4
 8002ac8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002aca:	69fb      	ldr	r3, [r7, #28]
 8002acc:	3304      	adds	r3, #4
 8002ace:	2b06      	cmp	r3, #6
 8002ad0:	d902      	bls.n	8002ad8 <NVIC_EncodePriority+0x30>
 8002ad2:	69fb      	ldr	r3, [r7, #28]
 8002ad4:	3b03      	subs	r3, #3
 8002ad6:	e000      	b.n	8002ada <NVIC_EncodePriority+0x32>
 8002ad8:	2300      	movs	r3, #0
 8002ada:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002adc:	f04f 32ff 	mov.w	r2, #4294967295
 8002ae0:	69bb      	ldr	r3, [r7, #24]
 8002ae2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ae6:	43da      	mvns	r2, r3
 8002ae8:	68bb      	ldr	r3, [r7, #8]
 8002aea:	401a      	ands	r2, r3
 8002aec:	697b      	ldr	r3, [r7, #20]
 8002aee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002af0:	f04f 31ff 	mov.w	r1, #4294967295
 8002af4:	697b      	ldr	r3, [r7, #20]
 8002af6:	fa01 f303 	lsl.w	r3, r1, r3
 8002afa:	43d9      	mvns	r1, r3
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b00:	4313      	orrs	r3, r2
}
 8002b02:	4618      	mov	r0, r3
 8002b04:	3724      	adds	r7, #36	; 0x24
 8002b06:	46bd      	mov	sp, r7
 8002b08:	bc80      	pop	{r7}
 8002b0a:	4770      	bx	lr

08002b0c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b082      	sub	sp, #8
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	3b01      	subs	r3, #1
 8002b18:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002b1c:	d301      	bcc.n	8002b22 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002b1e:	2301      	movs	r3, #1
 8002b20:	e00f      	b.n	8002b42 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002b22:	4a0a      	ldr	r2, [pc, #40]	; (8002b4c <SysTick_Config+0x40>)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	3b01      	subs	r3, #1
 8002b28:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002b2a:	210f      	movs	r1, #15
 8002b2c:	f04f 30ff 	mov.w	r0, #4294967295
 8002b30:	f7ff ff90 	bl	8002a54 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b34:	4b05      	ldr	r3, [pc, #20]	; (8002b4c <SysTick_Config+0x40>)
 8002b36:	2200      	movs	r2, #0
 8002b38:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b3a:	4b04      	ldr	r3, [pc, #16]	; (8002b4c <SysTick_Config+0x40>)
 8002b3c:	2207      	movs	r2, #7
 8002b3e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002b40:	2300      	movs	r3, #0
}
 8002b42:	4618      	mov	r0, r3
 8002b44:	3708      	adds	r7, #8
 8002b46:	46bd      	mov	sp, r7
 8002b48:	bd80      	pop	{r7, pc}
 8002b4a:	bf00      	nop
 8002b4c:	e000e010 	.word	0xe000e010

08002b50 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b082      	sub	sp, #8
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b58:	6878      	ldr	r0, [r7, #4]
 8002b5a:	f7ff ff2d 	bl	80029b8 <__NVIC_SetPriorityGrouping>
}
 8002b5e:	bf00      	nop
 8002b60:	3708      	adds	r7, #8
 8002b62:	46bd      	mov	sp, r7
 8002b64:	bd80      	pop	{r7, pc}

08002b66 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002b66:	b580      	push	{r7, lr}
 8002b68:	b086      	sub	sp, #24
 8002b6a:	af00      	add	r7, sp, #0
 8002b6c:	4603      	mov	r3, r0
 8002b6e:	60b9      	str	r1, [r7, #8]
 8002b70:	607a      	str	r2, [r7, #4]
 8002b72:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002b74:	2300      	movs	r3, #0
 8002b76:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002b78:	f7ff ff42 	bl	8002a00 <__NVIC_GetPriorityGrouping>
 8002b7c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b7e:	687a      	ldr	r2, [r7, #4]
 8002b80:	68b9      	ldr	r1, [r7, #8]
 8002b82:	6978      	ldr	r0, [r7, #20]
 8002b84:	f7ff ff90 	bl	8002aa8 <NVIC_EncodePriority>
 8002b88:	4602      	mov	r2, r0
 8002b8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b8e:	4611      	mov	r1, r2
 8002b90:	4618      	mov	r0, r3
 8002b92:	f7ff ff5f 	bl	8002a54 <__NVIC_SetPriority>
}
 8002b96:	bf00      	nop
 8002b98:	3718      	adds	r7, #24
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bd80      	pop	{r7, pc}

08002b9e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b9e:	b580      	push	{r7, lr}
 8002ba0:	b082      	sub	sp, #8
 8002ba2:	af00      	add	r7, sp, #0
 8002ba4:	4603      	mov	r3, r0
 8002ba6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002ba8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bac:	4618      	mov	r0, r3
 8002bae:	f7ff ff35 	bl	8002a1c <__NVIC_EnableIRQ>
}
 8002bb2:	bf00      	nop
 8002bb4:	3708      	adds	r7, #8
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	bd80      	pop	{r7, pc}

08002bba <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002bba:	b580      	push	{r7, lr}
 8002bbc:	b082      	sub	sp, #8
 8002bbe:	af00      	add	r7, sp, #0
 8002bc0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002bc2:	6878      	ldr	r0, [r7, #4]
 8002bc4:	f7ff ffa2 	bl	8002b0c <SysTick_Config>
 8002bc8:	4603      	mov	r3, r0
}
 8002bca:	4618      	mov	r0, r3
 8002bcc:	3708      	adds	r7, #8
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	bd80      	pop	{r7, pc}

08002bd2 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002bd2:	b480      	push	{r7}
 8002bd4:	b085      	sub	sp, #20
 8002bd6:	af00      	add	r7, sp, #0
 8002bd8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002bda:	2300      	movs	r3, #0
 8002bdc:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002be4:	2b02      	cmp	r3, #2
 8002be6:	d008      	beq.n	8002bfa <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	2204      	movs	r2, #4
 8002bec:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002bf6:	2301      	movs	r3, #1
 8002bf8:	e020      	b.n	8002c3c <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	681a      	ldr	r2, [r3, #0]
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f022 020e 	bic.w	r2, r2, #14
 8002c08:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	681a      	ldr	r2, [r3, #0]
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f022 0201 	bic.w	r2, r2, #1
 8002c18:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c22:	2101      	movs	r1, #1
 8002c24:	fa01 f202 	lsl.w	r2, r1, r2
 8002c28:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	2201      	movs	r2, #1
 8002c2e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	2200      	movs	r2, #0
 8002c36:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002c3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	3714      	adds	r7, #20
 8002c40:	46bd      	mov	sp, r7
 8002c42:	bc80      	pop	{r7}
 8002c44:	4770      	bx	lr
	...

08002c48 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b084      	sub	sp, #16
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002c50:	2300      	movs	r3, #0
 8002c52:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002c5a:	2b02      	cmp	r3, #2
 8002c5c:	d005      	beq.n	8002c6a <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	2204      	movs	r2, #4
 8002c62:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002c64:	2301      	movs	r3, #1
 8002c66:	73fb      	strb	r3, [r7, #15]
 8002c68:	e051      	b.n	8002d0e <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	681a      	ldr	r2, [r3, #0]
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f022 020e 	bic.w	r2, r2, #14
 8002c78:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	681a      	ldr	r2, [r3, #0]
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f022 0201 	bic.w	r2, r2, #1
 8002c88:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	4a22      	ldr	r2, [pc, #136]	; (8002d18 <HAL_DMA_Abort_IT+0xd0>)
 8002c90:	4293      	cmp	r3, r2
 8002c92:	d029      	beq.n	8002ce8 <HAL_DMA_Abort_IT+0xa0>
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	4a20      	ldr	r2, [pc, #128]	; (8002d1c <HAL_DMA_Abort_IT+0xd4>)
 8002c9a:	4293      	cmp	r3, r2
 8002c9c:	d022      	beq.n	8002ce4 <HAL_DMA_Abort_IT+0x9c>
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	4a1f      	ldr	r2, [pc, #124]	; (8002d20 <HAL_DMA_Abort_IT+0xd8>)
 8002ca4:	4293      	cmp	r3, r2
 8002ca6:	d01a      	beq.n	8002cde <HAL_DMA_Abort_IT+0x96>
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	4a1d      	ldr	r2, [pc, #116]	; (8002d24 <HAL_DMA_Abort_IT+0xdc>)
 8002cae:	4293      	cmp	r3, r2
 8002cb0:	d012      	beq.n	8002cd8 <HAL_DMA_Abort_IT+0x90>
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	4a1c      	ldr	r2, [pc, #112]	; (8002d28 <HAL_DMA_Abort_IT+0xe0>)
 8002cb8:	4293      	cmp	r3, r2
 8002cba:	d00a      	beq.n	8002cd2 <HAL_DMA_Abort_IT+0x8a>
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	4a1a      	ldr	r2, [pc, #104]	; (8002d2c <HAL_DMA_Abort_IT+0xe4>)
 8002cc2:	4293      	cmp	r3, r2
 8002cc4:	d102      	bne.n	8002ccc <HAL_DMA_Abort_IT+0x84>
 8002cc6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002cca:	e00e      	b.n	8002cea <HAL_DMA_Abort_IT+0xa2>
 8002ccc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002cd0:	e00b      	b.n	8002cea <HAL_DMA_Abort_IT+0xa2>
 8002cd2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002cd6:	e008      	b.n	8002cea <HAL_DMA_Abort_IT+0xa2>
 8002cd8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002cdc:	e005      	b.n	8002cea <HAL_DMA_Abort_IT+0xa2>
 8002cde:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002ce2:	e002      	b.n	8002cea <HAL_DMA_Abort_IT+0xa2>
 8002ce4:	2310      	movs	r3, #16
 8002ce6:	e000      	b.n	8002cea <HAL_DMA_Abort_IT+0xa2>
 8002ce8:	2301      	movs	r3, #1
 8002cea:	4a11      	ldr	r2, [pc, #68]	; (8002d30 <HAL_DMA_Abort_IT+0xe8>)
 8002cec:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	2201      	movs	r2, #1
 8002cf2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d003      	beq.n	8002d0e <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d0a:	6878      	ldr	r0, [r7, #4]
 8002d0c:	4798      	blx	r3
    } 
  }
  return status;
 8002d0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d10:	4618      	mov	r0, r3
 8002d12:	3710      	adds	r7, #16
 8002d14:	46bd      	mov	sp, r7
 8002d16:	bd80      	pop	{r7, pc}
 8002d18:	40020008 	.word	0x40020008
 8002d1c:	4002001c 	.word	0x4002001c
 8002d20:	40020030 	.word	0x40020030
 8002d24:	40020044 	.word	0x40020044
 8002d28:	40020058 	.word	0x40020058
 8002d2c:	4002006c 	.word	0x4002006c
 8002d30:	40020000 	.word	0x40020000

08002d34 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8002d34:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002d36:	b087      	sub	sp, #28
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	60f8      	str	r0, [r7, #12]
 8002d3c:	60b9      	str	r1, [r7, #8]
 8002d3e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002d42:	2301      	movs	r3, #1
 8002d44:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 8002d46:	2300      	movs	r3, #0
 8002d48:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002d4e:	4b2f      	ldr	r3, [pc, #188]	; (8002e0c <HAL_FLASH_Program+0xd8>)
 8002d50:	7e1b      	ldrb	r3, [r3, #24]
 8002d52:	2b01      	cmp	r3, #1
 8002d54:	d101      	bne.n	8002d5a <HAL_FLASH_Program+0x26>
 8002d56:	2302      	movs	r3, #2
 8002d58:	e054      	b.n	8002e04 <HAL_FLASH_Program+0xd0>
 8002d5a:	4b2c      	ldr	r3, [pc, #176]	; (8002e0c <HAL_FLASH_Program+0xd8>)
 8002d5c:	2201      	movs	r2, #1
 8002d5e:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002d60:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002d64:	f000 f8a8 	bl	8002eb8 <FLASH_WaitForLastOperation>
 8002d68:	4603      	mov	r3, r0
 8002d6a:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8002d6c:	7dfb      	ldrb	r3, [r7, #23]
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d144      	bne.n	8002dfc <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	2b01      	cmp	r3, #1
 8002d76:	d102      	bne.n	8002d7e <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8002d78:	2301      	movs	r3, #1
 8002d7a:	757b      	strb	r3, [r7, #21]
 8002d7c:	e007      	b.n	8002d8e <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	2b02      	cmp	r3, #2
 8002d82:	d102      	bne.n	8002d8a <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8002d84:	2302      	movs	r3, #2
 8002d86:	757b      	strb	r3, [r7, #21]
 8002d88:	e001      	b.n	8002d8e <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 8002d8a:	2304      	movs	r3, #4
 8002d8c:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 8002d8e:	2300      	movs	r3, #0
 8002d90:	75bb      	strb	r3, [r7, #22]
 8002d92:	e02d      	b.n	8002df0 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8002d94:	7dbb      	ldrb	r3, [r7, #22]
 8002d96:	005a      	lsls	r2, r3, #1
 8002d98:	68bb      	ldr	r3, [r7, #8]
 8002d9a:	eb02 0c03 	add.w	ip, r2, r3
 8002d9e:	7dbb      	ldrb	r3, [r7, #22]
 8002da0:	0119      	lsls	r1, r3, #4
 8002da2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002da6:	f1c1 0620 	rsb	r6, r1, #32
 8002daa:	f1a1 0020 	sub.w	r0, r1, #32
 8002dae:	fa22 f401 	lsr.w	r4, r2, r1
 8002db2:	fa03 f606 	lsl.w	r6, r3, r6
 8002db6:	4334      	orrs	r4, r6
 8002db8:	fa23 f000 	lsr.w	r0, r3, r0
 8002dbc:	4304      	orrs	r4, r0
 8002dbe:	fa23 f501 	lsr.w	r5, r3, r1
 8002dc2:	b2a3      	uxth	r3, r4
 8002dc4:	4619      	mov	r1, r3
 8002dc6:	4660      	mov	r0, ip
 8002dc8:	f000 f85a 	bl	8002e80 <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002dcc:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002dd0:	f000 f872 	bl	8002eb8 <FLASH_WaitForLastOperation>
 8002dd4:	4603      	mov	r3, r0
 8002dd6:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8002dd8:	4b0d      	ldr	r3, [pc, #52]	; (8002e10 <HAL_FLASH_Program+0xdc>)
 8002dda:	691b      	ldr	r3, [r3, #16]
 8002ddc:	4a0c      	ldr	r2, [pc, #48]	; (8002e10 <HAL_FLASH_Program+0xdc>)
 8002dde:	f023 0301 	bic.w	r3, r3, #1
 8002de2:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 8002de4:	7dfb      	ldrb	r3, [r7, #23]
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d107      	bne.n	8002dfa <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 8002dea:	7dbb      	ldrb	r3, [r7, #22]
 8002dec:	3301      	adds	r3, #1
 8002dee:	75bb      	strb	r3, [r7, #22]
 8002df0:	7dba      	ldrb	r2, [r7, #22]
 8002df2:	7d7b      	ldrb	r3, [r7, #21]
 8002df4:	429a      	cmp	r2, r3
 8002df6:	d3cd      	bcc.n	8002d94 <HAL_FLASH_Program+0x60>
 8002df8:	e000      	b.n	8002dfc <HAL_FLASH_Program+0xc8>
      {
        break;
 8002dfa:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002dfc:	4b03      	ldr	r3, [pc, #12]	; (8002e0c <HAL_FLASH_Program+0xd8>)
 8002dfe:	2200      	movs	r2, #0
 8002e00:	761a      	strb	r2, [r3, #24]

  return status;
 8002e02:	7dfb      	ldrb	r3, [r7, #23]
}
 8002e04:	4618      	mov	r0, r3
 8002e06:	371c      	adds	r7, #28
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002e0c:	20002460 	.word	0x20002460
 8002e10:	40022000 	.word	0x40022000

08002e14 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8002e14:	b480      	push	{r7}
 8002e16:	b083      	sub	sp, #12
 8002e18:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002e1e:	4b0d      	ldr	r3, [pc, #52]	; (8002e54 <HAL_FLASH_Unlock+0x40>)
 8002e20:	691b      	ldr	r3, [r3, #16]
 8002e22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d00d      	beq.n	8002e46 <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8002e2a:	4b0a      	ldr	r3, [pc, #40]	; (8002e54 <HAL_FLASH_Unlock+0x40>)
 8002e2c:	4a0a      	ldr	r2, [pc, #40]	; (8002e58 <HAL_FLASH_Unlock+0x44>)
 8002e2e:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8002e30:	4b08      	ldr	r3, [pc, #32]	; (8002e54 <HAL_FLASH_Unlock+0x40>)
 8002e32:	4a0a      	ldr	r2, [pc, #40]	; (8002e5c <HAL_FLASH_Unlock+0x48>)
 8002e34:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002e36:	4b07      	ldr	r3, [pc, #28]	; (8002e54 <HAL_FLASH_Unlock+0x40>)
 8002e38:	691b      	ldr	r3, [r3, #16]
 8002e3a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d001      	beq.n	8002e46 <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8002e42:	2301      	movs	r3, #1
 8002e44:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 8002e46:	79fb      	ldrb	r3, [r7, #7]
}
 8002e48:	4618      	mov	r0, r3
 8002e4a:	370c      	adds	r7, #12
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	bc80      	pop	{r7}
 8002e50:	4770      	bx	lr
 8002e52:	bf00      	nop
 8002e54:	40022000 	.word	0x40022000
 8002e58:	45670123 	.word	0x45670123
 8002e5c:	cdef89ab 	.word	0xcdef89ab

08002e60 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8002e60:	b480      	push	{r7}
 8002e62:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8002e64:	4b05      	ldr	r3, [pc, #20]	; (8002e7c <HAL_FLASH_Lock+0x1c>)
 8002e66:	691b      	ldr	r3, [r3, #16]
 8002e68:	4a04      	ldr	r2, [pc, #16]	; (8002e7c <HAL_FLASH_Lock+0x1c>)
 8002e6a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002e6e:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 8002e70:	2300      	movs	r3, #0
}
 8002e72:	4618      	mov	r0, r3
 8002e74:	46bd      	mov	sp, r7
 8002e76:	bc80      	pop	{r7}
 8002e78:	4770      	bx	lr
 8002e7a:	bf00      	nop
 8002e7c:	40022000 	.word	0x40022000

08002e80 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8002e80:	b480      	push	{r7}
 8002e82:	b083      	sub	sp, #12
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
 8002e88:	460b      	mov	r3, r1
 8002e8a:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002e8c:	4b08      	ldr	r3, [pc, #32]	; (8002eb0 <FLASH_Program_HalfWord+0x30>)
 8002e8e:	2200      	movs	r2, #0
 8002e90:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8002e92:	4b08      	ldr	r3, [pc, #32]	; (8002eb4 <FLASH_Program_HalfWord+0x34>)
 8002e94:	691b      	ldr	r3, [r3, #16]
 8002e96:	4a07      	ldr	r2, [pc, #28]	; (8002eb4 <FLASH_Program_HalfWord+0x34>)
 8002e98:	f043 0301 	orr.w	r3, r3, #1
 8002e9c:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	887a      	ldrh	r2, [r7, #2]
 8002ea2:	801a      	strh	r2, [r3, #0]
}
 8002ea4:	bf00      	nop
 8002ea6:	370c      	adds	r7, #12
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	bc80      	pop	{r7}
 8002eac:	4770      	bx	lr
 8002eae:	bf00      	nop
 8002eb0:	20002460 	.word	0x20002460
 8002eb4:	40022000 	.word	0x40022000

08002eb8 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	b084      	sub	sp, #16
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8002ec0:	f7ff fd4c 	bl	800295c <HAL_GetTick>
 8002ec4:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8002ec6:	e010      	b.n	8002eea <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ece:	d00c      	beq.n	8002eea <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d007      	beq.n	8002ee6 <FLASH_WaitForLastOperation+0x2e>
 8002ed6:	f7ff fd41 	bl	800295c <HAL_GetTick>
 8002eda:	4602      	mov	r2, r0
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	1ad3      	subs	r3, r2, r3
 8002ee0:	687a      	ldr	r2, [r7, #4]
 8002ee2:	429a      	cmp	r2, r3
 8002ee4:	d201      	bcs.n	8002eea <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8002ee6:	2303      	movs	r3, #3
 8002ee8:	e025      	b.n	8002f36 <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8002eea:	4b15      	ldr	r3, [pc, #84]	; (8002f40 <FLASH_WaitForLastOperation+0x88>)
 8002eec:	68db      	ldr	r3, [r3, #12]
 8002eee:	f003 0301 	and.w	r3, r3, #1
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d1e8      	bne.n	8002ec8 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8002ef6:	4b12      	ldr	r3, [pc, #72]	; (8002f40 <FLASH_WaitForLastOperation+0x88>)
 8002ef8:	68db      	ldr	r3, [r3, #12]
 8002efa:	f003 0320 	and.w	r3, r3, #32
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d002      	beq.n	8002f08 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8002f02:	4b0f      	ldr	r3, [pc, #60]	; (8002f40 <FLASH_WaitForLastOperation+0x88>)
 8002f04:	2220      	movs	r2, #32
 8002f06:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8002f08:	4b0d      	ldr	r3, [pc, #52]	; (8002f40 <FLASH_WaitForLastOperation+0x88>)
 8002f0a:	68db      	ldr	r3, [r3, #12]
 8002f0c:	f003 0310 	and.w	r3, r3, #16
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d10b      	bne.n	8002f2c <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8002f14:	4b0a      	ldr	r3, [pc, #40]	; (8002f40 <FLASH_WaitForLastOperation+0x88>)
 8002f16:	69db      	ldr	r3, [r3, #28]
 8002f18:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d105      	bne.n	8002f2c <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8002f20:	4b07      	ldr	r3, [pc, #28]	; (8002f40 <FLASH_WaitForLastOperation+0x88>)
 8002f22:	68db      	ldr	r3, [r3, #12]
 8002f24:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d003      	beq.n	8002f34 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8002f2c:	f000 f80a 	bl	8002f44 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8002f30:	2301      	movs	r3, #1
 8002f32:	e000      	b.n	8002f36 <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8002f34:	2300      	movs	r3, #0
}
 8002f36:	4618      	mov	r0, r3
 8002f38:	3710      	adds	r7, #16
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	bd80      	pop	{r7, pc}
 8002f3e:	bf00      	nop
 8002f40:	40022000 	.word	0x40022000

08002f44 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8002f44:	b480      	push	{r7}
 8002f46:	b083      	sub	sp, #12
 8002f48:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8002f4e:	4b23      	ldr	r3, [pc, #140]	; (8002fdc <FLASH_SetErrorCode+0x98>)
 8002f50:	68db      	ldr	r3, [r3, #12]
 8002f52:	f003 0310 	and.w	r3, r3, #16
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d009      	beq.n	8002f6e <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8002f5a:	4b21      	ldr	r3, [pc, #132]	; (8002fe0 <FLASH_SetErrorCode+0x9c>)
 8002f5c:	69db      	ldr	r3, [r3, #28]
 8002f5e:	f043 0302 	orr.w	r3, r3, #2
 8002f62:	4a1f      	ldr	r2, [pc, #124]	; (8002fe0 <FLASH_SetErrorCode+0x9c>)
 8002f64:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	f043 0310 	orr.w	r3, r3, #16
 8002f6c:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8002f6e:	4b1b      	ldr	r3, [pc, #108]	; (8002fdc <FLASH_SetErrorCode+0x98>)
 8002f70:	68db      	ldr	r3, [r3, #12]
 8002f72:	f003 0304 	and.w	r3, r3, #4
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d009      	beq.n	8002f8e <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8002f7a:	4b19      	ldr	r3, [pc, #100]	; (8002fe0 <FLASH_SetErrorCode+0x9c>)
 8002f7c:	69db      	ldr	r3, [r3, #28]
 8002f7e:	f043 0301 	orr.w	r3, r3, #1
 8002f82:	4a17      	ldr	r2, [pc, #92]	; (8002fe0 <FLASH_SetErrorCode+0x9c>)
 8002f84:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	f043 0304 	orr.w	r3, r3, #4
 8002f8c:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8002f8e:	4b13      	ldr	r3, [pc, #76]	; (8002fdc <FLASH_SetErrorCode+0x98>)
 8002f90:	69db      	ldr	r3, [r3, #28]
 8002f92:	f003 0301 	and.w	r3, r3, #1
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d00b      	beq.n	8002fb2 <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8002f9a:	4b11      	ldr	r3, [pc, #68]	; (8002fe0 <FLASH_SetErrorCode+0x9c>)
 8002f9c:	69db      	ldr	r3, [r3, #28]
 8002f9e:	f043 0304 	orr.w	r3, r3, #4
 8002fa2:	4a0f      	ldr	r2, [pc, #60]	; (8002fe0 <FLASH_SetErrorCode+0x9c>)
 8002fa4:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8002fa6:	4b0d      	ldr	r3, [pc, #52]	; (8002fdc <FLASH_SetErrorCode+0x98>)
 8002fa8:	69db      	ldr	r3, [r3, #28]
 8002faa:	4a0c      	ldr	r2, [pc, #48]	; (8002fdc <FLASH_SetErrorCode+0x98>)
 8002fac:	f023 0301 	bic.w	r3, r3, #1
 8002fb0:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	f240 1201 	movw	r2, #257	; 0x101
 8002fb8:	4293      	cmp	r3, r2
 8002fba:	d106      	bne.n	8002fca <FLASH_SetErrorCode+0x86>
 8002fbc:	4b07      	ldr	r3, [pc, #28]	; (8002fdc <FLASH_SetErrorCode+0x98>)
 8002fbe:	69db      	ldr	r3, [r3, #28]
 8002fc0:	4a06      	ldr	r2, [pc, #24]	; (8002fdc <FLASH_SetErrorCode+0x98>)
 8002fc2:	f023 0301 	bic.w	r3, r3, #1
 8002fc6:	61d3      	str	r3, [r2, #28]
}  
 8002fc8:	e002      	b.n	8002fd0 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 8002fca:	4a04      	ldr	r2, [pc, #16]	; (8002fdc <FLASH_SetErrorCode+0x98>)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	60d3      	str	r3, [r2, #12]
}  
 8002fd0:	bf00      	nop
 8002fd2:	370c      	adds	r7, #12
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	bc80      	pop	{r7}
 8002fd8:	4770      	bx	lr
 8002fda:	bf00      	nop
 8002fdc:	40022000 	.word	0x40022000
 8002fe0:	20002460 	.word	0x20002460

08002fe4 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b084      	sub	sp, #16
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
 8002fec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002fee:	2301      	movs	r3, #1
 8002ff0:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002ff6:	4b2f      	ldr	r3, [pc, #188]	; (80030b4 <HAL_FLASHEx_Erase+0xd0>)
 8002ff8:	7e1b      	ldrb	r3, [r3, #24]
 8002ffa:	2b01      	cmp	r3, #1
 8002ffc:	d101      	bne.n	8003002 <HAL_FLASHEx_Erase+0x1e>
 8002ffe:	2302      	movs	r3, #2
 8003000:	e053      	b.n	80030aa <HAL_FLASHEx_Erase+0xc6>
 8003002:	4b2c      	ldr	r3, [pc, #176]	; (80030b4 <HAL_FLASHEx_Erase+0xd0>)
 8003004:	2201      	movs	r2, #1
 8003006:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	2b02      	cmp	r3, #2
 800300e:	d116      	bne.n	800303e <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8003010:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003014:	f7ff ff50 	bl	8002eb8 <FLASH_WaitForLastOperation>
 8003018:	4603      	mov	r3, r0
 800301a:	2b00      	cmp	r3, #0
 800301c:	d141      	bne.n	80030a2 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 800301e:	2001      	movs	r0, #1
 8003020:	f000 f84c 	bl	80030bc <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003024:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003028:	f7ff ff46 	bl	8002eb8 <FLASH_WaitForLastOperation>
 800302c:	4603      	mov	r3, r0
 800302e:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8003030:	4b21      	ldr	r3, [pc, #132]	; (80030b8 <HAL_FLASHEx_Erase+0xd4>)
 8003032:	691b      	ldr	r3, [r3, #16]
 8003034:	4a20      	ldr	r2, [pc, #128]	; (80030b8 <HAL_FLASHEx_Erase+0xd4>)
 8003036:	f023 0304 	bic.w	r3, r3, #4
 800303a:	6113      	str	r3, [r2, #16]
 800303c:	e031      	b.n	80030a2 <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 800303e:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003042:	f7ff ff39 	bl	8002eb8 <FLASH_WaitForLastOperation>
 8003046:	4603      	mov	r3, r0
 8003048:	2b00      	cmp	r3, #0
 800304a:	d12a      	bne.n	80030a2 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	f04f 32ff 	mov.w	r2, #4294967295
 8003052:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	689b      	ldr	r3, [r3, #8]
 8003058:	60bb      	str	r3, [r7, #8]
 800305a:	e019      	b.n	8003090 <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 800305c:	68b8      	ldr	r0, [r7, #8]
 800305e:	f000 f849 	bl	80030f4 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003062:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003066:	f7ff ff27 	bl	8002eb8 <FLASH_WaitForLastOperation>
 800306a:	4603      	mov	r3, r0
 800306c:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 800306e:	4b12      	ldr	r3, [pc, #72]	; (80030b8 <HAL_FLASHEx_Erase+0xd4>)
 8003070:	691b      	ldr	r3, [r3, #16]
 8003072:	4a11      	ldr	r2, [pc, #68]	; (80030b8 <HAL_FLASHEx_Erase+0xd4>)
 8003074:	f023 0302 	bic.w	r3, r3, #2
 8003078:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 800307a:	7bfb      	ldrb	r3, [r7, #15]
 800307c:	2b00      	cmp	r3, #0
 800307e:	d003      	beq.n	8003088 <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	68ba      	ldr	r2, [r7, #8]
 8003084:	601a      	str	r2, [r3, #0]
            break;
 8003086:	e00c      	b.n	80030a2 <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 8003088:	68bb      	ldr	r3, [r7, #8]
 800308a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800308e:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	68db      	ldr	r3, [r3, #12]
 8003094:	029a      	lsls	r2, r3, #10
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	689b      	ldr	r3, [r3, #8]
 800309a:	4413      	add	r3, r2
        for(address = pEraseInit->PageAddress;
 800309c:	68ba      	ldr	r2, [r7, #8]
 800309e:	429a      	cmp	r2, r3
 80030a0:	d3dc      	bcc.n	800305c <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80030a2:	4b04      	ldr	r3, [pc, #16]	; (80030b4 <HAL_FLASHEx_Erase+0xd0>)
 80030a4:	2200      	movs	r2, #0
 80030a6:	761a      	strb	r2, [r3, #24]

  return status;
 80030a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80030aa:	4618      	mov	r0, r3
 80030ac:	3710      	adds	r7, #16
 80030ae:	46bd      	mov	sp, r7
 80030b0:	bd80      	pop	{r7, pc}
 80030b2:	bf00      	nop
 80030b4:	20002460 	.word	0x20002460
 80030b8:	40022000 	.word	0x40022000

080030bc <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 80030bc:	b480      	push	{r7}
 80030be:	b083      	sub	sp, #12
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80030c4:	4b09      	ldr	r3, [pc, #36]	; (80030ec <FLASH_MassErase+0x30>)
 80030c6:	2200      	movs	r2, #0
 80030c8:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 80030ca:	4b09      	ldr	r3, [pc, #36]	; (80030f0 <FLASH_MassErase+0x34>)
 80030cc:	691b      	ldr	r3, [r3, #16]
 80030ce:	4a08      	ldr	r2, [pc, #32]	; (80030f0 <FLASH_MassErase+0x34>)
 80030d0:	f043 0304 	orr.w	r3, r3, #4
 80030d4:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80030d6:	4b06      	ldr	r3, [pc, #24]	; (80030f0 <FLASH_MassErase+0x34>)
 80030d8:	691b      	ldr	r3, [r3, #16]
 80030da:	4a05      	ldr	r2, [pc, #20]	; (80030f0 <FLASH_MassErase+0x34>)
 80030dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80030e0:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 80030e2:	bf00      	nop
 80030e4:	370c      	adds	r7, #12
 80030e6:	46bd      	mov	sp, r7
 80030e8:	bc80      	pop	{r7}
 80030ea:	4770      	bx	lr
 80030ec:	20002460 	.word	0x20002460
 80030f0:	40022000 	.word	0x40022000

080030f4 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 80030f4:	b480      	push	{r7}
 80030f6:	b083      	sub	sp, #12
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80030fc:	4b0b      	ldr	r3, [pc, #44]	; (800312c <FLASH_PageErase+0x38>)
 80030fe:	2200      	movs	r2, #0
 8003100:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8003102:	4b0b      	ldr	r3, [pc, #44]	; (8003130 <FLASH_PageErase+0x3c>)
 8003104:	691b      	ldr	r3, [r3, #16]
 8003106:	4a0a      	ldr	r2, [pc, #40]	; (8003130 <FLASH_PageErase+0x3c>)
 8003108:	f043 0302 	orr.w	r3, r3, #2
 800310c:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 800310e:	4a08      	ldr	r2, [pc, #32]	; (8003130 <FLASH_PageErase+0x3c>)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8003114:	4b06      	ldr	r3, [pc, #24]	; (8003130 <FLASH_PageErase+0x3c>)
 8003116:	691b      	ldr	r3, [r3, #16]
 8003118:	4a05      	ldr	r2, [pc, #20]	; (8003130 <FLASH_PageErase+0x3c>)
 800311a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800311e:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8003120:	bf00      	nop
 8003122:	370c      	adds	r7, #12
 8003124:	46bd      	mov	sp, r7
 8003126:	bc80      	pop	{r7}
 8003128:	4770      	bx	lr
 800312a:	bf00      	nop
 800312c:	20002460 	.word	0x20002460
 8003130:	40022000 	.word	0x40022000

08003134 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003134:	b480      	push	{r7}
 8003136:	b08b      	sub	sp, #44	; 0x2c
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
 800313c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800313e:	2300      	movs	r3, #0
 8003140:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003142:	2300      	movs	r3, #0
 8003144:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003146:	e169      	b.n	800341c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003148:	2201      	movs	r2, #1
 800314a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800314c:	fa02 f303 	lsl.w	r3, r2, r3
 8003150:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	69fa      	ldr	r2, [r7, #28]
 8003158:	4013      	ands	r3, r2
 800315a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800315c:	69ba      	ldr	r2, [r7, #24]
 800315e:	69fb      	ldr	r3, [r7, #28]
 8003160:	429a      	cmp	r2, r3
 8003162:	f040 8158 	bne.w	8003416 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	685b      	ldr	r3, [r3, #4]
 800316a:	4a9a      	ldr	r2, [pc, #616]	; (80033d4 <HAL_GPIO_Init+0x2a0>)
 800316c:	4293      	cmp	r3, r2
 800316e:	d05e      	beq.n	800322e <HAL_GPIO_Init+0xfa>
 8003170:	4a98      	ldr	r2, [pc, #608]	; (80033d4 <HAL_GPIO_Init+0x2a0>)
 8003172:	4293      	cmp	r3, r2
 8003174:	d875      	bhi.n	8003262 <HAL_GPIO_Init+0x12e>
 8003176:	4a98      	ldr	r2, [pc, #608]	; (80033d8 <HAL_GPIO_Init+0x2a4>)
 8003178:	4293      	cmp	r3, r2
 800317a:	d058      	beq.n	800322e <HAL_GPIO_Init+0xfa>
 800317c:	4a96      	ldr	r2, [pc, #600]	; (80033d8 <HAL_GPIO_Init+0x2a4>)
 800317e:	4293      	cmp	r3, r2
 8003180:	d86f      	bhi.n	8003262 <HAL_GPIO_Init+0x12e>
 8003182:	4a96      	ldr	r2, [pc, #600]	; (80033dc <HAL_GPIO_Init+0x2a8>)
 8003184:	4293      	cmp	r3, r2
 8003186:	d052      	beq.n	800322e <HAL_GPIO_Init+0xfa>
 8003188:	4a94      	ldr	r2, [pc, #592]	; (80033dc <HAL_GPIO_Init+0x2a8>)
 800318a:	4293      	cmp	r3, r2
 800318c:	d869      	bhi.n	8003262 <HAL_GPIO_Init+0x12e>
 800318e:	4a94      	ldr	r2, [pc, #592]	; (80033e0 <HAL_GPIO_Init+0x2ac>)
 8003190:	4293      	cmp	r3, r2
 8003192:	d04c      	beq.n	800322e <HAL_GPIO_Init+0xfa>
 8003194:	4a92      	ldr	r2, [pc, #584]	; (80033e0 <HAL_GPIO_Init+0x2ac>)
 8003196:	4293      	cmp	r3, r2
 8003198:	d863      	bhi.n	8003262 <HAL_GPIO_Init+0x12e>
 800319a:	4a92      	ldr	r2, [pc, #584]	; (80033e4 <HAL_GPIO_Init+0x2b0>)
 800319c:	4293      	cmp	r3, r2
 800319e:	d046      	beq.n	800322e <HAL_GPIO_Init+0xfa>
 80031a0:	4a90      	ldr	r2, [pc, #576]	; (80033e4 <HAL_GPIO_Init+0x2b0>)
 80031a2:	4293      	cmp	r3, r2
 80031a4:	d85d      	bhi.n	8003262 <HAL_GPIO_Init+0x12e>
 80031a6:	2b12      	cmp	r3, #18
 80031a8:	d82a      	bhi.n	8003200 <HAL_GPIO_Init+0xcc>
 80031aa:	2b12      	cmp	r3, #18
 80031ac:	d859      	bhi.n	8003262 <HAL_GPIO_Init+0x12e>
 80031ae:	a201      	add	r2, pc, #4	; (adr r2, 80031b4 <HAL_GPIO_Init+0x80>)
 80031b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031b4:	0800322f 	.word	0x0800322f
 80031b8:	08003209 	.word	0x08003209
 80031bc:	0800321b 	.word	0x0800321b
 80031c0:	0800325d 	.word	0x0800325d
 80031c4:	08003263 	.word	0x08003263
 80031c8:	08003263 	.word	0x08003263
 80031cc:	08003263 	.word	0x08003263
 80031d0:	08003263 	.word	0x08003263
 80031d4:	08003263 	.word	0x08003263
 80031d8:	08003263 	.word	0x08003263
 80031dc:	08003263 	.word	0x08003263
 80031e0:	08003263 	.word	0x08003263
 80031e4:	08003263 	.word	0x08003263
 80031e8:	08003263 	.word	0x08003263
 80031ec:	08003263 	.word	0x08003263
 80031f0:	08003263 	.word	0x08003263
 80031f4:	08003263 	.word	0x08003263
 80031f8:	08003211 	.word	0x08003211
 80031fc:	08003225 	.word	0x08003225
 8003200:	4a79      	ldr	r2, [pc, #484]	; (80033e8 <HAL_GPIO_Init+0x2b4>)
 8003202:	4293      	cmp	r3, r2
 8003204:	d013      	beq.n	800322e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003206:	e02c      	b.n	8003262 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	68db      	ldr	r3, [r3, #12]
 800320c:	623b      	str	r3, [r7, #32]
          break;
 800320e:	e029      	b.n	8003264 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003210:	683b      	ldr	r3, [r7, #0]
 8003212:	68db      	ldr	r3, [r3, #12]
 8003214:	3304      	adds	r3, #4
 8003216:	623b      	str	r3, [r7, #32]
          break;
 8003218:	e024      	b.n	8003264 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	68db      	ldr	r3, [r3, #12]
 800321e:	3308      	adds	r3, #8
 8003220:	623b      	str	r3, [r7, #32]
          break;
 8003222:	e01f      	b.n	8003264 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003224:	683b      	ldr	r3, [r7, #0]
 8003226:	68db      	ldr	r3, [r3, #12]
 8003228:	330c      	adds	r3, #12
 800322a:	623b      	str	r3, [r7, #32]
          break;
 800322c:	e01a      	b.n	8003264 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800322e:	683b      	ldr	r3, [r7, #0]
 8003230:	689b      	ldr	r3, [r3, #8]
 8003232:	2b00      	cmp	r3, #0
 8003234:	d102      	bne.n	800323c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003236:	2304      	movs	r3, #4
 8003238:	623b      	str	r3, [r7, #32]
          break;
 800323a:	e013      	b.n	8003264 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800323c:	683b      	ldr	r3, [r7, #0]
 800323e:	689b      	ldr	r3, [r3, #8]
 8003240:	2b01      	cmp	r3, #1
 8003242:	d105      	bne.n	8003250 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003244:	2308      	movs	r3, #8
 8003246:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	69fa      	ldr	r2, [r7, #28]
 800324c:	611a      	str	r2, [r3, #16]
          break;
 800324e:	e009      	b.n	8003264 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003250:	2308      	movs	r3, #8
 8003252:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	69fa      	ldr	r2, [r7, #28]
 8003258:	615a      	str	r2, [r3, #20]
          break;
 800325a:	e003      	b.n	8003264 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800325c:	2300      	movs	r3, #0
 800325e:	623b      	str	r3, [r7, #32]
          break;
 8003260:	e000      	b.n	8003264 <HAL_GPIO_Init+0x130>
          break;
 8003262:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003264:	69bb      	ldr	r3, [r7, #24]
 8003266:	2bff      	cmp	r3, #255	; 0xff
 8003268:	d801      	bhi.n	800326e <HAL_GPIO_Init+0x13a>
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	e001      	b.n	8003272 <HAL_GPIO_Init+0x13e>
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	3304      	adds	r3, #4
 8003272:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003274:	69bb      	ldr	r3, [r7, #24]
 8003276:	2bff      	cmp	r3, #255	; 0xff
 8003278:	d802      	bhi.n	8003280 <HAL_GPIO_Init+0x14c>
 800327a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800327c:	009b      	lsls	r3, r3, #2
 800327e:	e002      	b.n	8003286 <HAL_GPIO_Init+0x152>
 8003280:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003282:	3b08      	subs	r3, #8
 8003284:	009b      	lsls	r3, r3, #2
 8003286:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003288:	697b      	ldr	r3, [r7, #20]
 800328a:	681a      	ldr	r2, [r3, #0]
 800328c:	210f      	movs	r1, #15
 800328e:	693b      	ldr	r3, [r7, #16]
 8003290:	fa01 f303 	lsl.w	r3, r1, r3
 8003294:	43db      	mvns	r3, r3
 8003296:	401a      	ands	r2, r3
 8003298:	6a39      	ldr	r1, [r7, #32]
 800329a:	693b      	ldr	r3, [r7, #16]
 800329c:	fa01 f303 	lsl.w	r3, r1, r3
 80032a0:	431a      	orrs	r2, r3
 80032a2:	697b      	ldr	r3, [r7, #20]
 80032a4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	685b      	ldr	r3, [r3, #4]
 80032aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	f000 80b1 	beq.w	8003416 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80032b4:	4b4d      	ldr	r3, [pc, #308]	; (80033ec <HAL_GPIO_Init+0x2b8>)
 80032b6:	699b      	ldr	r3, [r3, #24]
 80032b8:	4a4c      	ldr	r2, [pc, #304]	; (80033ec <HAL_GPIO_Init+0x2b8>)
 80032ba:	f043 0301 	orr.w	r3, r3, #1
 80032be:	6193      	str	r3, [r2, #24]
 80032c0:	4b4a      	ldr	r3, [pc, #296]	; (80033ec <HAL_GPIO_Init+0x2b8>)
 80032c2:	699b      	ldr	r3, [r3, #24]
 80032c4:	f003 0301 	and.w	r3, r3, #1
 80032c8:	60bb      	str	r3, [r7, #8]
 80032ca:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80032cc:	4a48      	ldr	r2, [pc, #288]	; (80033f0 <HAL_GPIO_Init+0x2bc>)
 80032ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032d0:	089b      	lsrs	r3, r3, #2
 80032d2:	3302      	adds	r3, #2
 80032d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032d8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80032da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032dc:	f003 0303 	and.w	r3, r3, #3
 80032e0:	009b      	lsls	r3, r3, #2
 80032e2:	220f      	movs	r2, #15
 80032e4:	fa02 f303 	lsl.w	r3, r2, r3
 80032e8:	43db      	mvns	r3, r3
 80032ea:	68fa      	ldr	r2, [r7, #12]
 80032ec:	4013      	ands	r3, r2
 80032ee:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	4a40      	ldr	r2, [pc, #256]	; (80033f4 <HAL_GPIO_Init+0x2c0>)
 80032f4:	4293      	cmp	r3, r2
 80032f6:	d013      	beq.n	8003320 <HAL_GPIO_Init+0x1ec>
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	4a3f      	ldr	r2, [pc, #252]	; (80033f8 <HAL_GPIO_Init+0x2c4>)
 80032fc:	4293      	cmp	r3, r2
 80032fe:	d00d      	beq.n	800331c <HAL_GPIO_Init+0x1e8>
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	4a3e      	ldr	r2, [pc, #248]	; (80033fc <HAL_GPIO_Init+0x2c8>)
 8003304:	4293      	cmp	r3, r2
 8003306:	d007      	beq.n	8003318 <HAL_GPIO_Init+0x1e4>
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	4a3d      	ldr	r2, [pc, #244]	; (8003400 <HAL_GPIO_Init+0x2cc>)
 800330c:	4293      	cmp	r3, r2
 800330e:	d101      	bne.n	8003314 <HAL_GPIO_Init+0x1e0>
 8003310:	2303      	movs	r3, #3
 8003312:	e006      	b.n	8003322 <HAL_GPIO_Init+0x1ee>
 8003314:	2304      	movs	r3, #4
 8003316:	e004      	b.n	8003322 <HAL_GPIO_Init+0x1ee>
 8003318:	2302      	movs	r3, #2
 800331a:	e002      	b.n	8003322 <HAL_GPIO_Init+0x1ee>
 800331c:	2301      	movs	r3, #1
 800331e:	e000      	b.n	8003322 <HAL_GPIO_Init+0x1ee>
 8003320:	2300      	movs	r3, #0
 8003322:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003324:	f002 0203 	and.w	r2, r2, #3
 8003328:	0092      	lsls	r2, r2, #2
 800332a:	4093      	lsls	r3, r2
 800332c:	68fa      	ldr	r2, [r7, #12]
 800332e:	4313      	orrs	r3, r2
 8003330:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003332:	492f      	ldr	r1, [pc, #188]	; (80033f0 <HAL_GPIO_Init+0x2bc>)
 8003334:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003336:	089b      	lsrs	r3, r3, #2
 8003338:	3302      	adds	r3, #2
 800333a:	68fa      	ldr	r2, [r7, #12]
 800333c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	685b      	ldr	r3, [r3, #4]
 8003344:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003348:	2b00      	cmp	r3, #0
 800334a:	d006      	beq.n	800335a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800334c:	4b2d      	ldr	r3, [pc, #180]	; (8003404 <HAL_GPIO_Init+0x2d0>)
 800334e:	681a      	ldr	r2, [r3, #0]
 8003350:	492c      	ldr	r1, [pc, #176]	; (8003404 <HAL_GPIO_Init+0x2d0>)
 8003352:	69bb      	ldr	r3, [r7, #24]
 8003354:	4313      	orrs	r3, r2
 8003356:	600b      	str	r3, [r1, #0]
 8003358:	e006      	b.n	8003368 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800335a:	4b2a      	ldr	r3, [pc, #168]	; (8003404 <HAL_GPIO_Init+0x2d0>)
 800335c:	681a      	ldr	r2, [r3, #0]
 800335e:	69bb      	ldr	r3, [r7, #24]
 8003360:	43db      	mvns	r3, r3
 8003362:	4928      	ldr	r1, [pc, #160]	; (8003404 <HAL_GPIO_Init+0x2d0>)
 8003364:	4013      	ands	r3, r2
 8003366:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003368:	683b      	ldr	r3, [r7, #0]
 800336a:	685b      	ldr	r3, [r3, #4]
 800336c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003370:	2b00      	cmp	r3, #0
 8003372:	d006      	beq.n	8003382 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003374:	4b23      	ldr	r3, [pc, #140]	; (8003404 <HAL_GPIO_Init+0x2d0>)
 8003376:	685a      	ldr	r2, [r3, #4]
 8003378:	4922      	ldr	r1, [pc, #136]	; (8003404 <HAL_GPIO_Init+0x2d0>)
 800337a:	69bb      	ldr	r3, [r7, #24]
 800337c:	4313      	orrs	r3, r2
 800337e:	604b      	str	r3, [r1, #4]
 8003380:	e006      	b.n	8003390 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003382:	4b20      	ldr	r3, [pc, #128]	; (8003404 <HAL_GPIO_Init+0x2d0>)
 8003384:	685a      	ldr	r2, [r3, #4]
 8003386:	69bb      	ldr	r3, [r7, #24]
 8003388:	43db      	mvns	r3, r3
 800338a:	491e      	ldr	r1, [pc, #120]	; (8003404 <HAL_GPIO_Init+0x2d0>)
 800338c:	4013      	ands	r3, r2
 800338e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	685b      	ldr	r3, [r3, #4]
 8003394:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003398:	2b00      	cmp	r3, #0
 800339a:	d006      	beq.n	80033aa <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800339c:	4b19      	ldr	r3, [pc, #100]	; (8003404 <HAL_GPIO_Init+0x2d0>)
 800339e:	689a      	ldr	r2, [r3, #8]
 80033a0:	4918      	ldr	r1, [pc, #96]	; (8003404 <HAL_GPIO_Init+0x2d0>)
 80033a2:	69bb      	ldr	r3, [r7, #24]
 80033a4:	4313      	orrs	r3, r2
 80033a6:	608b      	str	r3, [r1, #8]
 80033a8:	e006      	b.n	80033b8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80033aa:	4b16      	ldr	r3, [pc, #88]	; (8003404 <HAL_GPIO_Init+0x2d0>)
 80033ac:	689a      	ldr	r2, [r3, #8]
 80033ae:	69bb      	ldr	r3, [r7, #24]
 80033b0:	43db      	mvns	r3, r3
 80033b2:	4914      	ldr	r1, [pc, #80]	; (8003404 <HAL_GPIO_Init+0x2d0>)
 80033b4:	4013      	ands	r3, r2
 80033b6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	685b      	ldr	r3, [r3, #4]
 80033bc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d021      	beq.n	8003408 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80033c4:	4b0f      	ldr	r3, [pc, #60]	; (8003404 <HAL_GPIO_Init+0x2d0>)
 80033c6:	68da      	ldr	r2, [r3, #12]
 80033c8:	490e      	ldr	r1, [pc, #56]	; (8003404 <HAL_GPIO_Init+0x2d0>)
 80033ca:	69bb      	ldr	r3, [r7, #24]
 80033cc:	4313      	orrs	r3, r2
 80033ce:	60cb      	str	r3, [r1, #12]
 80033d0:	e021      	b.n	8003416 <HAL_GPIO_Init+0x2e2>
 80033d2:	bf00      	nop
 80033d4:	10320000 	.word	0x10320000
 80033d8:	10310000 	.word	0x10310000
 80033dc:	10220000 	.word	0x10220000
 80033e0:	10210000 	.word	0x10210000
 80033e4:	10120000 	.word	0x10120000
 80033e8:	10110000 	.word	0x10110000
 80033ec:	40021000 	.word	0x40021000
 80033f0:	40010000 	.word	0x40010000
 80033f4:	40010800 	.word	0x40010800
 80033f8:	40010c00 	.word	0x40010c00
 80033fc:	40011000 	.word	0x40011000
 8003400:	40011400 	.word	0x40011400
 8003404:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003408:	4b0b      	ldr	r3, [pc, #44]	; (8003438 <HAL_GPIO_Init+0x304>)
 800340a:	68da      	ldr	r2, [r3, #12]
 800340c:	69bb      	ldr	r3, [r7, #24]
 800340e:	43db      	mvns	r3, r3
 8003410:	4909      	ldr	r1, [pc, #36]	; (8003438 <HAL_GPIO_Init+0x304>)
 8003412:	4013      	ands	r3, r2
 8003414:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8003416:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003418:	3301      	adds	r3, #1
 800341a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	681a      	ldr	r2, [r3, #0]
 8003420:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003422:	fa22 f303 	lsr.w	r3, r2, r3
 8003426:	2b00      	cmp	r3, #0
 8003428:	f47f ae8e 	bne.w	8003148 <HAL_GPIO_Init+0x14>
  }
}
 800342c:	bf00      	nop
 800342e:	bf00      	nop
 8003430:	372c      	adds	r7, #44	; 0x2c
 8003432:	46bd      	mov	sp, r7
 8003434:	bc80      	pop	{r7}
 8003436:	4770      	bx	lr
 8003438:	40010400 	.word	0x40010400

0800343c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800343c:	b480      	push	{r7}
 800343e:	b083      	sub	sp, #12
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
 8003444:	460b      	mov	r3, r1
 8003446:	807b      	strh	r3, [r7, #2]
 8003448:	4613      	mov	r3, r2
 800344a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800344c:	787b      	ldrb	r3, [r7, #1]
 800344e:	2b00      	cmp	r3, #0
 8003450:	d003      	beq.n	800345a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003452:	887a      	ldrh	r2, [r7, #2]
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003458:	e003      	b.n	8003462 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800345a:	887b      	ldrh	r3, [r7, #2]
 800345c:	041a      	lsls	r2, r3, #16
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	611a      	str	r2, [r3, #16]
}
 8003462:	bf00      	nop
 8003464:	370c      	adds	r7, #12
 8003466:	46bd      	mov	sp, r7
 8003468:	bc80      	pop	{r7}
 800346a:	4770      	bx	lr

0800346c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800346c:	b580      	push	{r7, lr}
 800346e:	b082      	sub	sp, #8
 8003470:	af00      	add	r7, sp, #0
 8003472:	4603      	mov	r3, r0
 8003474:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003476:	4b08      	ldr	r3, [pc, #32]	; (8003498 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003478:	695a      	ldr	r2, [r3, #20]
 800347a:	88fb      	ldrh	r3, [r7, #6]
 800347c:	4013      	ands	r3, r2
 800347e:	2b00      	cmp	r3, #0
 8003480:	d006      	beq.n	8003490 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003482:	4a05      	ldr	r2, [pc, #20]	; (8003498 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003484:	88fb      	ldrh	r3, [r7, #6]
 8003486:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003488:	88fb      	ldrh	r3, [r7, #6]
 800348a:	4618      	mov	r0, r3
 800348c:	f7fe ff36 	bl	80022fc <HAL_GPIO_EXTI_Callback>
  }
}
 8003490:	bf00      	nop
 8003492:	3708      	adds	r7, #8
 8003494:	46bd      	mov	sp, r7
 8003496:	bd80      	pop	{r7, pc}
 8003498:	40010400 	.word	0x40010400

0800349c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800349c:	b580      	push	{r7, lr}
 800349e:	b086      	sub	sp, #24
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d101      	bne.n	80034ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80034aa:	2301      	movs	r3, #1
 80034ac:	e272      	b.n	8003994 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f003 0301 	and.w	r3, r3, #1
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	f000 8087 	beq.w	80035ca <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80034bc:	4b92      	ldr	r3, [pc, #584]	; (8003708 <HAL_RCC_OscConfig+0x26c>)
 80034be:	685b      	ldr	r3, [r3, #4]
 80034c0:	f003 030c 	and.w	r3, r3, #12
 80034c4:	2b04      	cmp	r3, #4
 80034c6:	d00c      	beq.n	80034e2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80034c8:	4b8f      	ldr	r3, [pc, #572]	; (8003708 <HAL_RCC_OscConfig+0x26c>)
 80034ca:	685b      	ldr	r3, [r3, #4]
 80034cc:	f003 030c 	and.w	r3, r3, #12
 80034d0:	2b08      	cmp	r3, #8
 80034d2:	d112      	bne.n	80034fa <HAL_RCC_OscConfig+0x5e>
 80034d4:	4b8c      	ldr	r3, [pc, #560]	; (8003708 <HAL_RCC_OscConfig+0x26c>)
 80034d6:	685b      	ldr	r3, [r3, #4]
 80034d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80034dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80034e0:	d10b      	bne.n	80034fa <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034e2:	4b89      	ldr	r3, [pc, #548]	; (8003708 <HAL_RCC_OscConfig+0x26c>)
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d06c      	beq.n	80035c8 <HAL_RCC_OscConfig+0x12c>
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	685b      	ldr	r3, [r3, #4]
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d168      	bne.n	80035c8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80034f6:	2301      	movs	r3, #1
 80034f8:	e24c      	b.n	8003994 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	685b      	ldr	r3, [r3, #4]
 80034fe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003502:	d106      	bne.n	8003512 <HAL_RCC_OscConfig+0x76>
 8003504:	4b80      	ldr	r3, [pc, #512]	; (8003708 <HAL_RCC_OscConfig+0x26c>)
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	4a7f      	ldr	r2, [pc, #508]	; (8003708 <HAL_RCC_OscConfig+0x26c>)
 800350a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800350e:	6013      	str	r3, [r2, #0]
 8003510:	e02e      	b.n	8003570 <HAL_RCC_OscConfig+0xd4>
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	685b      	ldr	r3, [r3, #4]
 8003516:	2b00      	cmp	r3, #0
 8003518:	d10c      	bne.n	8003534 <HAL_RCC_OscConfig+0x98>
 800351a:	4b7b      	ldr	r3, [pc, #492]	; (8003708 <HAL_RCC_OscConfig+0x26c>)
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	4a7a      	ldr	r2, [pc, #488]	; (8003708 <HAL_RCC_OscConfig+0x26c>)
 8003520:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003524:	6013      	str	r3, [r2, #0]
 8003526:	4b78      	ldr	r3, [pc, #480]	; (8003708 <HAL_RCC_OscConfig+0x26c>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	4a77      	ldr	r2, [pc, #476]	; (8003708 <HAL_RCC_OscConfig+0x26c>)
 800352c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003530:	6013      	str	r3, [r2, #0]
 8003532:	e01d      	b.n	8003570 <HAL_RCC_OscConfig+0xd4>
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	685b      	ldr	r3, [r3, #4]
 8003538:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800353c:	d10c      	bne.n	8003558 <HAL_RCC_OscConfig+0xbc>
 800353e:	4b72      	ldr	r3, [pc, #456]	; (8003708 <HAL_RCC_OscConfig+0x26c>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	4a71      	ldr	r2, [pc, #452]	; (8003708 <HAL_RCC_OscConfig+0x26c>)
 8003544:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003548:	6013      	str	r3, [r2, #0]
 800354a:	4b6f      	ldr	r3, [pc, #444]	; (8003708 <HAL_RCC_OscConfig+0x26c>)
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	4a6e      	ldr	r2, [pc, #440]	; (8003708 <HAL_RCC_OscConfig+0x26c>)
 8003550:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003554:	6013      	str	r3, [r2, #0]
 8003556:	e00b      	b.n	8003570 <HAL_RCC_OscConfig+0xd4>
 8003558:	4b6b      	ldr	r3, [pc, #428]	; (8003708 <HAL_RCC_OscConfig+0x26c>)
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4a6a      	ldr	r2, [pc, #424]	; (8003708 <HAL_RCC_OscConfig+0x26c>)
 800355e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003562:	6013      	str	r3, [r2, #0]
 8003564:	4b68      	ldr	r3, [pc, #416]	; (8003708 <HAL_RCC_OscConfig+0x26c>)
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	4a67      	ldr	r2, [pc, #412]	; (8003708 <HAL_RCC_OscConfig+0x26c>)
 800356a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800356e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	2b00      	cmp	r3, #0
 8003576:	d013      	beq.n	80035a0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003578:	f7ff f9f0 	bl	800295c <HAL_GetTick>
 800357c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800357e:	e008      	b.n	8003592 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003580:	f7ff f9ec 	bl	800295c <HAL_GetTick>
 8003584:	4602      	mov	r2, r0
 8003586:	693b      	ldr	r3, [r7, #16]
 8003588:	1ad3      	subs	r3, r2, r3
 800358a:	2b64      	cmp	r3, #100	; 0x64
 800358c:	d901      	bls.n	8003592 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800358e:	2303      	movs	r3, #3
 8003590:	e200      	b.n	8003994 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003592:	4b5d      	ldr	r3, [pc, #372]	; (8003708 <HAL_RCC_OscConfig+0x26c>)
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800359a:	2b00      	cmp	r3, #0
 800359c:	d0f0      	beq.n	8003580 <HAL_RCC_OscConfig+0xe4>
 800359e:	e014      	b.n	80035ca <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035a0:	f7ff f9dc 	bl	800295c <HAL_GetTick>
 80035a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035a6:	e008      	b.n	80035ba <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80035a8:	f7ff f9d8 	bl	800295c <HAL_GetTick>
 80035ac:	4602      	mov	r2, r0
 80035ae:	693b      	ldr	r3, [r7, #16]
 80035b0:	1ad3      	subs	r3, r2, r3
 80035b2:	2b64      	cmp	r3, #100	; 0x64
 80035b4:	d901      	bls.n	80035ba <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80035b6:	2303      	movs	r3, #3
 80035b8:	e1ec      	b.n	8003994 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035ba:	4b53      	ldr	r3, [pc, #332]	; (8003708 <HAL_RCC_OscConfig+0x26c>)
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d1f0      	bne.n	80035a8 <HAL_RCC_OscConfig+0x10c>
 80035c6:	e000      	b.n	80035ca <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035c8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f003 0302 	and.w	r3, r3, #2
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d063      	beq.n	800369e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80035d6:	4b4c      	ldr	r3, [pc, #304]	; (8003708 <HAL_RCC_OscConfig+0x26c>)
 80035d8:	685b      	ldr	r3, [r3, #4]
 80035da:	f003 030c 	and.w	r3, r3, #12
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d00b      	beq.n	80035fa <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80035e2:	4b49      	ldr	r3, [pc, #292]	; (8003708 <HAL_RCC_OscConfig+0x26c>)
 80035e4:	685b      	ldr	r3, [r3, #4]
 80035e6:	f003 030c 	and.w	r3, r3, #12
 80035ea:	2b08      	cmp	r3, #8
 80035ec:	d11c      	bne.n	8003628 <HAL_RCC_OscConfig+0x18c>
 80035ee:	4b46      	ldr	r3, [pc, #280]	; (8003708 <HAL_RCC_OscConfig+0x26c>)
 80035f0:	685b      	ldr	r3, [r3, #4]
 80035f2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d116      	bne.n	8003628 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80035fa:	4b43      	ldr	r3, [pc, #268]	; (8003708 <HAL_RCC_OscConfig+0x26c>)
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f003 0302 	and.w	r3, r3, #2
 8003602:	2b00      	cmp	r3, #0
 8003604:	d005      	beq.n	8003612 <HAL_RCC_OscConfig+0x176>
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	691b      	ldr	r3, [r3, #16]
 800360a:	2b01      	cmp	r3, #1
 800360c:	d001      	beq.n	8003612 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800360e:	2301      	movs	r3, #1
 8003610:	e1c0      	b.n	8003994 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003612:	4b3d      	ldr	r3, [pc, #244]	; (8003708 <HAL_RCC_OscConfig+0x26c>)
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	695b      	ldr	r3, [r3, #20]
 800361e:	00db      	lsls	r3, r3, #3
 8003620:	4939      	ldr	r1, [pc, #228]	; (8003708 <HAL_RCC_OscConfig+0x26c>)
 8003622:	4313      	orrs	r3, r2
 8003624:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003626:	e03a      	b.n	800369e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	691b      	ldr	r3, [r3, #16]
 800362c:	2b00      	cmp	r3, #0
 800362e:	d020      	beq.n	8003672 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003630:	4b36      	ldr	r3, [pc, #216]	; (800370c <HAL_RCC_OscConfig+0x270>)
 8003632:	2201      	movs	r2, #1
 8003634:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003636:	f7ff f991 	bl	800295c <HAL_GetTick>
 800363a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800363c:	e008      	b.n	8003650 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800363e:	f7ff f98d 	bl	800295c <HAL_GetTick>
 8003642:	4602      	mov	r2, r0
 8003644:	693b      	ldr	r3, [r7, #16]
 8003646:	1ad3      	subs	r3, r2, r3
 8003648:	2b02      	cmp	r3, #2
 800364a:	d901      	bls.n	8003650 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800364c:	2303      	movs	r3, #3
 800364e:	e1a1      	b.n	8003994 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003650:	4b2d      	ldr	r3, [pc, #180]	; (8003708 <HAL_RCC_OscConfig+0x26c>)
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f003 0302 	and.w	r3, r3, #2
 8003658:	2b00      	cmp	r3, #0
 800365a:	d0f0      	beq.n	800363e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800365c:	4b2a      	ldr	r3, [pc, #168]	; (8003708 <HAL_RCC_OscConfig+0x26c>)
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	695b      	ldr	r3, [r3, #20]
 8003668:	00db      	lsls	r3, r3, #3
 800366a:	4927      	ldr	r1, [pc, #156]	; (8003708 <HAL_RCC_OscConfig+0x26c>)
 800366c:	4313      	orrs	r3, r2
 800366e:	600b      	str	r3, [r1, #0]
 8003670:	e015      	b.n	800369e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003672:	4b26      	ldr	r3, [pc, #152]	; (800370c <HAL_RCC_OscConfig+0x270>)
 8003674:	2200      	movs	r2, #0
 8003676:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003678:	f7ff f970 	bl	800295c <HAL_GetTick>
 800367c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800367e:	e008      	b.n	8003692 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003680:	f7ff f96c 	bl	800295c <HAL_GetTick>
 8003684:	4602      	mov	r2, r0
 8003686:	693b      	ldr	r3, [r7, #16]
 8003688:	1ad3      	subs	r3, r2, r3
 800368a:	2b02      	cmp	r3, #2
 800368c:	d901      	bls.n	8003692 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800368e:	2303      	movs	r3, #3
 8003690:	e180      	b.n	8003994 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003692:	4b1d      	ldr	r3, [pc, #116]	; (8003708 <HAL_RCC_OscConfig+0x26c>)
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f003 0302 	and.w	r3, r3, #2
 800369a:	2b00      	cmp	r3, #0
 800369c:	d1f0      	bne.n	8003680 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f003 0308 	and.w	r3, r3, #8
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d03a      	beq.n	8003720 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	699b      	ldr	r3, [r3, #24]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d019      	beq.n	80036e6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80036b2:	4b17      	ldr	r3, [pc, #92]	; (8003710 <HAL_RCC_OscConfig+0x274>)
 80036b4:	2201      	movs	r2, #1
 80036b6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036b8:	f7ff f950 	bl	800295c <HAL_GetTick>
 80036bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80036be:	e008      	b.n	80036d2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80036c0:	f7ff f94c 	bl	800295c <HAL_GetTick>
 80036c4:	4602      	mov	r2, r0
 80036c6:	693b      	ldr	r3, [r7, #16]
 80036c8:	1ad3      	subs	r3, r2, r3
 80036ca:	2b02      	cmp	r3, #2
 80036cc:	d901      	bls.n	80036d2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80036ce:	2303      	movs	r3, #3
 80036d0:	e160      	b.n	8003994 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80036d2:	4b0d      	ldr	r3, [pc, #52]	; (8003708 <HAL_RCC_OscConfig+0x26c>)
 80036d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036d6:	f003 0302 	and.w	r3, r3, #2
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d0f0      	beq.n	80036c0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80036de:	2001      	movs	r0, #1
 80036e0:	f000 fada 	bl	8003c98 <RCC_Delay>
 80036e4:	e01c      	b.n	8003720 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80036e6:	4b0a      	ldr	r3, [pc, #40]	; (8003710 <HAL_RCC_OscConfig+0x274>)
 80036e8:	2200      	movs	r2, #0
 80036ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036ec:	f7ff f936 	bl	800295c <HAL_GetTick>
 80036f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80036f2:	e00f      	b.n	8003714 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80036f4:	f7ff f932 	bl	800295c <HAL_GetTick>
 80036f8:	4602      	mov	r2, r0
 80036fa:	693b      	ldr	r3, [r7, #16]
 80036fc:	1ad3      	subs	r3, r2, r3
 80036fe:	2b02      	cmp	r3, #2
 8003700:	d908      	bls.n	8003714 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003702:	2303      	movs	r3, #3
 8003704:	e146      	b.n	8003994 <HAL_RCC_OscConfig+0x4f8>
 8003706:	bf00      	nop
 8003708:	40021000 	.word	0x40021000
 800370c:	42420000 	.word	0x42420000
 8003710:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003714:	4b92      	ldr	r3, [pc, #584]	; (8003960 <HAL_RCC_OscConfig+0x4c4>)
 8003716:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003718:	f003 0302 	and.w	r3, r3, #2
 800371c:	2b00      	cmp	r3, #0
 800371e:	d1e9      	bne.n	80036f4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f003 0304 	and.w	r3, r3, #4
 8003728:	2b00      	cmp	r3, #0
 800372a:	f000 80a6 	beq.w	800387a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800372e:	2300      	movs	r3, #0
 8003730:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003732:	4b8b      	ldr	r3, [pc, #556]	; (8003960 <HAL_RCC_OscConfig+0x4c4>)
 8003734:	69db      	ldr	r3, [r3, #28]
 8003736:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800373a:	2b00      	cmp	r3, #0
 800373c:	d10d      	bne.n	800375a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800373e:	4b88      	ldr	r3, [pc, #544]	; (8003960 <HAL_RCC_OscConfig+0x4c4>)
 8003740:	69db      	ldr	r3, [r3, #28]
 8003742:	4a87      	ldr	r2, [pc, #540]	; (8003960 <HAL_RCC_OscConfig+0x4c4>)
 8003744:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003748:	61d3      	str	r3, [r2, #28]
 800374a:	4b85      	ldr	r3, [pc, #532]	; (8003960 <HAL_RCC_OscConfig+0x4c4>)
 800374c:	69db      	ldr	r3, [r3, #28]
 800374e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003752:	60bb      	str	r3, [r7, #8]
 8003754:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003756:	2301      	movs	r3, #1
 8003758:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800375a:	4b82      	ldr	r3, [pc, #520]	; (8003964 <HAL_RCC_OscConfig+0x4c8>)
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003762:	2b00      	cmp	r3, #0
 8003764:	d118      	bne.n	8003798 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003766:	4b7f      	ldr	r3, [pc, #508]	; (8003964 <HAL_RCC_OscConfig+0x4c8>)
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	4a7e      	ldr	r2, [pc, #504]	; (8003964 <HAL_RCC_OscConfig+0x4c8>)
 800376c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003770:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003772:	f7ff f8f3 	bl	800295c <HAL_GetTick>
 8003776:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003778:	e008      	b.n	800378c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800377a:	f7ff f8ef 	bl	800295c <HAL_GetTick>
 800377e:	4602      	mov	r2, r0
 8003780:	693b      	ldr	r3, [r7, #16]
 8003782:	1ad3      	subs	r3, r2, r3
 8003784:	2b64      	cmp	r3, #100	; 0x64
 8003786:	d901      	bls.n	800378c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003788:	2303      	movs	r3, #3
 800378a:	e103      	b.n	8003994 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800378c:	4b75      	ldr	r3, [pc, #468]	; (8003964 <HAL_RCC_OscConfig+0x4c8>)
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003794:	2b00      	cmp	r3, #0
 8003796:	d0f0      	beq.n	800377a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	68db      	ldr	r3, [r3, #12]
 800379c:	2b01      	cmp	r3, #1
 800379e:	d106      	bne.n	80037ae <HAL_RCC_OscConfig+0x312>
 80037a0:	4b6f      	ldr	r3, [pc, #444]	; (8003960 <HAL_RCC_OscConfig+0x4c4>)
 80037a2:	6a1b      	ldr	r3, [r3, #32]
 80037a4:	4a6e      	ldr	r2, [pc, #440]	; (8003960 <HAL_RCC_OscConfig+0x4c4>)
 80037a6:	f043 0301 	orr.w	r3, r3, #1
 80037aa:	6213      	str	r3, [r2, #32]
 80037ac:	e02d      	b.n	800380a <HAL_RCC_OscConfig+0x36e>
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	68db      	ldr	r3, [r3, #12]
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d10c      	bne.n	80037d0 <HAL_RCC_OscConfig+0x334>
 80037b6:	4b6a      	ldr	r3, [pc, #424]	; (8003960 <HAL_RCC_OscConfig+0x4c4>)
 80037b8:	6a1b      	ldr	r3, [r3, #32]
 80037ba:	4a69      	ldr	r2, [pc, #420]	; (8003960 <HAL_RCC_OscConfig+0x4c4>)
 80037bc:	f023 0301 	bic.w	r3, r3, #1
 80037c0:	6213      	str	r3, [r2, #32]
 80037c2:	4b67      	ldr	r3, [pc, #412]	; (8003960 <HAL_RCC_OscConfig+0x4c4>)
 80037c4:	6a1b      	ldr	r3, [r3, #32]
 80037c6:	4a66      	ldr	r2, [pc, #408]	; (8003960 <HAL_RCC_OscConfig+0x4c4>)
 80037c8:	f023 0304 	bic.w	r3, r3, #4
 80037cc:	6213      	str	r3, [r2, #32]
 80037ce:	e01c      	b.n	800380a <HAL_RCC_OscConfig+0x36e>
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	68db      	ldr	r3, [r3, #12]
 80037d4:	2b05      	cmp	r3, #5
 80037d6:	d10c      	bne.n	80037f2 <HAL_RCC_OscConfig+0x356>
 80037d8:	4b61      	ldr	r3, [pc, #388]	; (8003960 <HAL_RCC_OscConfig+0x4c4>)
 80037da:	6a1b      	ldr	r3, [r3, #32]
 80037dc:	4a60      	ldr	r2, [pc, #384]	; (8003960 <HAL_RCC_OscConfig+0x4c4>)
 80037de:	f043 0304 	orr.w	r3, r3, #4
 80037e2:	6213      	str	r3, [r2, #32]
 80037e4:	4b5e      	ldr	r3, [pc, #376]	; (8003960 <HAL_RCC_OscConfig+0x4c4>)
 80037e6:	6a1b      	ldr	r3, [r3, #32]
 80037e8:	4a5d      	ldr	r2, [pc, #372]	; (8003960 <HAL_RCC_OscConfig+0x4c4>)
 80037ea:	f043 0301 	orr.w	r3, r3, #1
 80037ee:	6213      	str	r3, [r2, #32]
 80037f0:	e00b      	b.n	800380a <HAL_RCC_OscConfig+0x36e>
 80037f2:	4b5b      	ldr	r3, [pc, #364]	; (8003960 <HAL_RCC_OscConfig+0x4c4>)
 80037f4:	6a1b      	ldr	r3, [r3, #32]
 80037f6:	4a5a      	ldr	r2, [pc, #360]	; (8003960 <HAL_RCC_OscConfig+0x4c4>)
 80037f8:	f023 0301 	bic.w	r3, r3, #1
 80037fc:	6213      	str	r3, [r2, #32]
 80037fe:	4b58      	ldr	r3, [pc, #352]	; (8003960 <HAL_RCC_OscConfig+0x4c4>)
 8003800:	6a1b      	ldr	r3, [r3, #32]
 8003802:	4a57      	ldr	r2, [pc, #348]	; (8003960 <HAL_RCC_OscConfig+0x4c4>)
 8003804:	f023 0304 	bic.w	r3, r3, #4
 8003808:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	68db      	ldr	r3, [r3, #12]
 800380e:	2b00      	cmp	r3, #0
 8003810:	d015      	beq.n	800383e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003812:	f7ff f8a3 	bl	800295c <HAL_GetTick>
 8003816:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003818:	e00a      	b.n	8003830 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800381a:	f7ff f89f 	bl	800295c <HAL_GetTick>
 800381e:	4602      	mov	r2, r0
 8003820:	693b      	ldr	r3, [r7, #16]
 8003822:	1ad3      	subs	r3, r2, r3
 8003824:	f241 3288 	movw	r2, #5000	; 0x1388
 8003828:	4293      	cmp	r3, r2
 800382a:	d901      	bls.n	8003830 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800382c:	2303      	movs	r3, #3
 800382e:	e0b1      	b.n	8003994 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003830:	4b4b      	ldr	r3, [pc, #300]	; (8003960 <HAL_RCC_OscConfig+0x4c4>)
 8003832:	6a1b      	ldr	r3, [r3, #32]
 8003834:	f003 0302 	and.w	r3, r3, #2
 8003838:	2b00      	cmp	r3, #0
 800383a:	d0ee      	beq.n	800381a <HAL_RCC_OscConfig+0x37e>
 800383c:	e014      	b.n	8003868 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800383e:	f7ff f88d 	bl	800295c <HAL_GetTick>
 8003842:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003844:	e00a      	b.n	800385c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003846:	f7ff f889 	bl	800295c <HAL_GetTick>
 800384a:	4602      	mov	r2, r0
 800384c:	693b      	ldr	r3, [r7, #16]
 800384e:	1ad3      	subs	r3, r2, r3
 8003850:	f241 3288 	movw	r2, #5000	; 0x1388
 8003854:	4293      	cmp	r3, r2
 8003856:	d901      	bls.n	800385c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003858:	2303      	movs	r3, #3
 800385a:	e09b      	b.n	8003994 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800385c:	4b40      	ldr	r3, [pc, #256]	; (8003960 <HAL_RCC_OscConfig+0x4c4>)
 800385e:	6a1b      	ldr	r3, [r3, #32]
 8003860:	f003 0302 	and.w	r3, r3, #2
 8003864:	2b00      	cmp	r3, #0
 8003866:	d1ee      	bne.n	8003846 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003868:	7dfb      	ldrb	r3, [r7, #23]
 800386a:	2b01      	cmp	r3, #1
 800386c:	d105      	bne.n	800387a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800386e:	4b3c      	ldr	r3, [pc, #240]	; (8003960 <HAL_RCC_OscConfig+0x4c4>)
 8003870:	69db      	ldr	r3, [r3, #28]
 8003872:	4a3b      	ldr	r2, [pc, #236]	; (8003960 <HAL_RCC_OscConfig+0x4c4>)
 8003874:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003878:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	69db      	ldr	r3, [r3, #28]
 800387e:	2b00      	cmp	r3, #0
 8003880:	f000 8087 	beq.w	8003992 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003884:	4b36      	ldr	r3, [pc, #216]	; (8003960 <HAL_RCC_OscConfig+0x4c4>)
 8003886:	685b      	ldr	r3, [r3, #4]
 8003888:	f003 030c 	and.w	r3, r3, #12
 800388c:	2b08      	cmp	r3, #8
 800388e:	d061      	beq.n	8003954 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	69db      	ldr	r3, [r3, #28]
 8003894:	2b02      	cmp	r3, #2
 8003896:	d146      	bne.n	8003926 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003898:	4b33      	ldr	r3, [pc, #204]	; (8003968 <HAL_RCC_OscConfig+0x4cc>)
 800389a:	2200      	movs	r2, #0
 800389c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800389e:	f7ff f85d 	bl	800295c <HAL_GetTick>
 80038a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80038a4:	e008      	b.n	80038b8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038a6:	f7ff f859 	bl	800295c <HAL_GetTick>
 80038aa:	4602      	mov	r2, r0
 80038ac:	693b      	ldr	r3, [r7, #16]
 80038ae:	1ad3      	subs	r3, r2, r3
 80038b0:	2b02      	cmp	r3, #2
 80038b2:	d901      	bls.n	80038b8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80038b4:	2303      	movs	r3, #3
 80038b6:	e06d      	b.n	8003994 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80038b8:	4b29      	ldr	r3, [pc, #164]	; (8003960 <HAL_RCC_OscConfig+0x4c4>)
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d1f0      	bne.n	80038a6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6a1b      	ldr	r3, [r3, #32]
 80038c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80038cc:	d108      	bne.n	80038e0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80038ce:	4b24      	ldr	r3, [pc, #144]	; (8003960 <HAL_RCC_OscConfig+0x4c4>)
 80038d0:	685b      	ldr	r3, [r3, #4]
 80038d2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	689b      	ldr	r3, [r3, #8]
 80038da:	4921      	ldr	r1, [pc, #132]	; (8003960 <HAL_RCC_OscConfig+0x4c4>)
 80038dc:	4313      	orrs	r3, r2
 80038de:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80038e0:	4b1f      	ldr	r3, [pc, #124]	; (8003960 <HAL_RCC_OscConfig+0x4c4>)
 80038e2:	685b      	ldr	r3, [r3, #4]
 80038e4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	6a19      	ldr	r1, [r3, #32]
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038f0:	430b      	orrs	r3, r1
 80038f2:	491b      	ldr	r1, [pc, #108]	; (8003960 <HAL_RCC_OscConfig+0x4c4>)
 80038f4:	4313      	orrs	r3, r2
 80038f6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80038f8:	4b1b      	ldr	r3, [pc, #108]	; (8003968 <HAL_RCC_OscConfig+0x4cc>)
 80038fa:	2201      	movs	r2, #1
 80038fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038fe:	f7ff f82d 	bl	800295c <HAL_GetTick>
 8003902:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003904:	e008      	b.n	8003918 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003906:	f7ff f829 	bl	800295c <HAL_GetTick>
 800390a:	4602      	mov	r2, r0
 800390c:	693b      	ldr	r3, [r7, #16]
 800390e:	1ad3      	subs	r3, r2, r3
 8003910:	2b02      	cmp	r3, #2
 8003912:	d901      	bls.n	8003918 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003914:	2303      	movs	r3, #3
 8003916:	e03d      	b.n	8003994 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003918:	4b11      	ldr	r3, [pc, #68]	; (8003960 <HAL_RCC_OscConfig+0x4c4>)
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003920:	2b00      	cmp	r3, #0
 8003922:	d0f0      	beq.n	8003906 <HAL_RCC_OscConfig+0x46a>
 8003924:	e035      	b.n	8003992 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003926:	4b10      	ldr	r3, [pc, #64]	; (8003968 <HAL_RCC_OscConfig+0x4cc>)
 8003928:	2200      	movs	r2, #0
 800392a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800392c:	f7ff f816 	bl	800295c <HAL_GetTick>
 8003930:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003932:	e008      	b.n	8003946 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003934:	f7ff f812 	bl	800295c <HAL_GetTick>
 8003938:	4602      	mov	r2, r0
 800393a:	693b      	ldr	r3, [r7, #16]
 800393c:	1ad3      	subs	r3, r2, r3
 800393e:	2b02      	cmp	r3, #2
 8003940:	d901      	bls.n	8003946 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003942:	2303      	movs	r3, #3
 8003944:	e026      	b.n	8003994 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003946:	4b06      	ldr	r3, [pc, #24]	; (8003960 <HAL_RCC_OscConfig+0x4c4>)
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800394e:	2b00      	cmp	r3, #0
 8003950:	d1f0      	bne.n	8003934 <HAL_RCC_OscConfig+0x498>
 8003952:	e01e      	b.n	8003992 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	69db      	ldr	r3, [r3, #28]
 8003958:	2b01      	cmp	r3, #1
 800395a:	d107      	bne.n	800396c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800395c:	2301      	movs	r3, #1
 800395e:	e019      	b.n	8003994 <HAL_RCC_OscConfig+0x4f8>
 8003960:	40021000 	.word	0x40021000
 8003964:	40007000 	.word	0x40007000
 8003968:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800396c:	4b0b      	ldr	r3, [pc, #44]	; (800399c <HAL_RCC_OscConfig+0x500>)
 800396e:	685b      	ldr	r3, [r3, #4]
 8003970:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	6a1b      	ldr	r3, [r3, #32]
 800397c:	429a      	cmp	r2, r3
 800397e:	d106      	bne.n	800398e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800398a:	429a      	cmp	r2, r3
 800398c:	d001      	beq.n	8003992 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800398e:	2301      	movs	r3, #1
 8003990:	e000      	b.n	8003994 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003992:	2300      	movs	r3, #0
}
 8003994:	4618      	mov	r0, r3
 8003996:	3718      	adds	r7, #24
 8003998:	46bd      	mov	sp, r7
 800399a:	bd80      	pop	{r7, pc}
 800399c:	40021000 	.word	0x40021000

080039a0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b084      	sub	sp, #16
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
 80039a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d101      	bne.n	80039b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80039b0:	2301      	movs	r3, #1
 80039b2:	e0d0      	b.n	8003b56 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80039b4:	4b6a      	ldr	r3, [pc, #424]	; (8003b60 <HAL_RCC_ClockConfig+0x1c0>)
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f003 0307 	and.w	r3, r3, #7
 80039bc:	683a      	ldr	r2, [r7, #0]
 80039be:	429a      	cmp	r2, r3
 80039c0:	d910      	bls.n	80039e4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039c2:	4b67      	ldr	r3, [pc, #412]	; (8003b60 <HAL_RCC_ClockConfig+0x1c0>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f023 0207 	bic.w	r2, r3, #7
 80039ca:	4965      	ldr	r1, [pc, #404]	; (8003b60 <HAL_RCC_ClockConfig+0x1c0>)
 80039cc:	683b      	ldr	r3, [r7, #0]
 80039ce:	4313      	orrs	r3, r2
 80039d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80039d2:	4b63      	ldr	r3, [pc, #396]	; (8003b60 <HAL_RCC_ClockConfig+0x1c0>)
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f003 0307 	and.w	r3, r3, #7
 80039da:	683a      	ldr	r2, [r7, #0]
 80039dc:	429a      	cmp	r2, r3
 80039de:	d001      	beq.n	80039e4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80039e0:	2301      	movs	r3, #1
 80039e2:	e0b8      	b.n	8003b56 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f003 0302 	and.w	r3, r3, #2
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d020      	beq.n	8003a32 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f003 0304 	and.w	r3, r3, #4
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d005      	beq.n	8003a08 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80039fc:	4b59      	ldr	r3, [pc, #356]	; (8003b64 <HAL_RCC_ClockConfig+0x1c4>)
 80039fe:	685b      	ldr	r3, [r3, #4]
 8003a00:	4a58      	ldr	r2, [pc, #352]	; (8003b64 <HAL_RCC_ClockConfig+0x1c4>)
 8003a02:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003a06:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f003 0308 	and.w	r3, r3, #8
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d005      	beq.n	8003a20 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003a14:	4b53      	ldr	r3, [pc, #332]	; (8003b64 <HAL_RCC_ClockConfig+0x1c4>)
 8003a16:	685b      	ldr	r3, [r3, #4]
 8003a18:	4a52      	ldr	r2, [pc, #328]	; (8003b64 <HAL_RCC_ClockConfig+0x1c4>)
 8003a1a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003a1e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a20:	4b50      	ldr	r3, [pc, #320]	; (8003b64 <HAL_RCC_ClockConfig+0x1c4>)
 8003a22:	685b      	ldr	r3, [r3, #4]
 8003a24:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	689b      	ldr	r3, [r3, #8]
 8003a2c:	494d      	ldr	r1, [pc, #308]	; (8003b64 <HAL_RCC_ClockConfig+0x1c4>)
 8003a2e:	4313      	orrs	r3, r2
 8003a30:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f003 0301 	and.w	r3, r3, #1
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d040      	beq.n	8003ac0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	685b      	ldr	r3, [r3, #4]
 8003a42:	2b01      	cmp	r3, #1
 8003a44:	d107      	bne.n	8003a56 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a46:	4b47      	ldr	r3, [pc, #284]	; (8003b64 <HAL_RCC_ClockConfig+0x1c4>)
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d115      	bne.n	8003a7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a52:	2301      	movs	r3, #1
 8003a54:	e07f      	b.n	8003b56 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	685b      	ldr	r3, [r3, #4]
 8003a5a:	2b02      	cmp	r3, #2
 8003a5c:	d107      	bne.n	8003a6e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a5e:	4b41      	ldr	r3, [pc, #260]	; (8003b64 <HAL_RCC_ClockConfig+0x1c4>)
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d109      	bne.n	8003a7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a6a:	2301      	movs	r3, #1
 8003a6c:	e073      	b.n	8003b56 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a6e:	4b3d      	ldr	r3, [pc, #244]	; (8003b64 <HAL_RCC_ClockConfig+0x1c4>)
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f003 0302 	and.w	r3, r3, #2
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d101      	bne.n	8003a7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a7a:	2301      	movs	r3, #1
 8003a7c:	e06b      	b.n	8003b56 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003a7e:	4b39      	ldr	r3, [pc, #228]	; (8003b64 <HAL_RCC_ClockConfig+0x1c4>)
 8003a80:	685b      	ldr	r3, [r3, #4]
 8003a82:	f023 0203 	bic.w	r2, r3, #3
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	685b      	ldr	r3, [r3, #4]
 8003a8a:	4936      	ldr	r1, [pc, #216]	; (8003b64 <HAL_RCC_ClockConfig+0x1c4>)
 8003a8c:	4313      	orrs	r3, r2
 8003a8e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003a90:	f7fe ff64 	bl	800295c <HAL_GetTick>
 8003a94:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a96:	e00a      	b.n	8003aae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a98:	f7fe ff60 	bl	800295c <HAL_GetTick>
 8003a9c:	4602      	mov	r2, r0
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	1ad3      	subs	r3, r2, r3
 8003aa2:	f241 3288 	movw	r2, #5000	; 0x1388
 8003aa6:	4293      	cmp	r3, r2
 8003aa8:	d901      	bls.n	8003aae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003aaa:	2303      	movs	r3, #3
 8003aac:	e053      	b.n	8003b56 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003aae:	4b2d      	ldr	r3, [pc, #180]	; (8003b64 <HAL_RCC_ClockConfig+0x1c4>)
 8003ab0:	685b      	ldr	r3, [r3, #4]
 8003ab2:	f003 020c 	and.w	r2, r3, #12
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	685b      	ldr	r3, [r3, #4]
 8003aba:	009b      	lsls	r3, r3, #2
 8003abc:	429a      	cmp	r2, r3
 8003abe:	d1eb      	bne.n	8003a98 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003ac0:	4b27      	ldr	r3, [pc, #156]	; (8003b60 <HAL_RCC_ClockConfig+0x1c0>)
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f003 0307 	and.w	r3, r3, #7
 8003ac8:	683a      	ldr	r2, [r7, #0]
 8003aca:	429a      	cmp	r2, r3
 8003acc:	d210      	bcs.n	8003af0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ace:	4b24      	ldr	r3, [pc, #144]	; (8003b60 <HAL_RCC_ClockConfig+0x1c0>)
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f023 0207 	bic.w	r2, r3, #7
 8003ad6:	4922      	ldr	r1, [pc, #136]	; (8003b60 <HAL_RCC_ClockConfig+0x1c0>)
 8003ad8:	683b      	ldr	r3, [r7, #0]
 8003ada:	4313      	orrs	r3, r2
 8003adc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ade:	4b20      	ldr	r3, [pc, #128]	; (8003b60 <HAL_RCC_ClockConfig+0x1c0>)
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f003 0307 	and.w	r3, r3, #7
 8003ae6:	683a      	ldr	r2, [r7, #0]
 8003ae8:	429a      	cmp	r2, r3
 8003aea:	d001      	beq.n	8003af0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003aec:	2301      	movs	r3, #1
 8003aee:	e032      	b.n	8003b56 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f003 0304 	and.w	r3, r3, #4
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d008      	beq.n	8003b0e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003afc:	4b19      	ldr	r3, [pc, #100]	; (8003b64 <HAL_RCC_ClockConfig+0x1c4>)
 8003afe:	685b      	ldr	r3, [r3, #4]
 8003b00:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	68db      	ldr	r3, [r3, #12]
 8003b08:	4916      	ldr	r1, [pc, #88]	; (8003b64 <HAL_RCC_ClockConfig+0x1c4>)
 8003b0a:	4313      	orrs	r3, r2
 8003b0c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f003 0308 	and.w	r3, r3, #8
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d009      	beq.n	8003b2e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003b1a:	4b12      	ldr	r3, [pc, #72]	; (8003b64 <HAL_RCC_ClockConfig+0x1c4>)
 8003b1c:	685b      	ldr	r3, [r3, #4]
 8003b1e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	691b      	ldr	r3, [r3, #16]
 8003b26:	00db      	lsls	r3, r3, #3
 8003b28:	490e      	ldr	r1, [pc, #56]	; (8003b64 <HAL_RCC_ClockConfig+0x1c4>)
 8003b2a:	4313      	orrs	r3, r2
 8003b2c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003b2e:	f000 f821 	bl	8003b74 <HAL_RCC_GetSysClockFreq>
 8003b32:	4602      	mov	r2, r0
 8003b34:	4b0b      	ldr	r3, [pc, #44]	; (8003b64 <HAL_RCC_ClockConfig+0x1c4>)
 8003b36:	685b      	ldr	r3, [r3, #4]
 8003b38:	091b      	lsrs	r3, r3, #4
 8003b3a:	f003 030f 	and.w	r3, r3, #15
 8003b3e:	490a      	ldr	r1, [pc, #40]	; (8003b68 <HAL_RCC_ClockConfig+0x1c8>)
 8003b40:	5ccb      	ldrb	r3, [r1, r3]
 8003b42:	fa22 f303 	lsr.w	r3, r2, r3
 8003b46:	4a09      	ldr	r2, [pc, #36]	; (8003b6c <HAL_RCC_ClockConfig+0x1cc>)
 8003b48:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003b4a:	4b09      	ldr	r3, [pc, #36]	; (8003b70 <HAL_RCC_ClockConfig+0x1d0>)
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	4618      	mov	r0, r3
 8003b50:	f7fe fec2 	bl	80028d8 <HAL_InitTick>

  return HAL_OK;
 8003b54:	2300      	movs	r3, #0
}
 8003b56:	4618      	mov	r0, r3
 8003b58:	3710      	adds	r7, #16
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	bd80      	pop	{r7, pc}
 8003b5e:	bf00      	nop
 8003b60:	40022000 	.word	0x40022000
 8003b64:	40021000 	.word	0x40021000
 8003b68:	08005a34 	.word	0x08005a34
 8003b6c:	20000404 	.word	0x20000404
 8003b70:	20000408 	.word	0x20000408

08003b74 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b74:	b490      	push	{r4, r7}
 8003b76:	b08a      	sub	sp, #40	; 0x28
 8003b78:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003b7a:	4b29      	ldr	r3, [pc, #164]	; (8003c20 <HAL_RCC_GetSysClockFreq+0xac>)
 8003b7c:	1d3c      	adds	r4, r7, #4
 8003b7e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003b80:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003b84:	f240 2301 	movw	r3, #513	; 0x201
 8003b88:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003b8a:	2300      	movs	r3, #0
 8003b8c:	61fb      	str	r3, [r7, #28]
 8003b8e:	2300      	movs	r3, #0
 8003b90:	61bb      	str	r3, [r7, #24]
 8003b92:	2300      	movs	r3, #0
 8003b94:	627b      	str	r3, [r7, #36]	; 0x24
 8003b96:	2300      	movs	r3, #0
 8003b98:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003b9e:	4b21      	ldr	r3, [pc, #132]	; (8003c24 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003ba0:	685b      	ldr	r3, [r3, #4]
 8003ba2:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003ba4:	69fb      	ldr	r3, [r7, #28]
 8003ba6:	f003 030c 	and.w	r3, r3, #12
 8003baa:	2b04      	cmp	r3, #4
 8003bac:	d002      	beq.n	8003bb4 <HAL_RCC_GetSysClockFreq+0x40>
 8003bae:	2b08      	cmp	r3, #8
 8003bb0:	d003      	beq.n	8003bba <HAL_RCC_GetSysClockFreq+0x46>
 8003bb2:	e02b      	b.n	8003c0c <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003bb4:	4b1c      	ldr	r3, [pc, #112]	; (8003c28 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003bb6:	623b      	str	r3, [r7, #32]
      break;
 8003bb8:	e02b      	b.n	8003c12 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003bba:	69fb      	ldr	r3, [r7, #28]
 8003bbc:	0c9b      	lsrs	r3, r3, #18
 8003bbe:	f003 030f 	and.w	r3, r3, #15
 8003bc2:	3328      	adds	r3, #40	; 0x28
 8003bc4:	443b      	add	r3, r7
 8003bc6:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003bca:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003bcc:	69fb      	ldr	r3, [r7, #28]
 8003bce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d012      	beq.n	8003bfc <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003bd6:	4b13      	ldr	r3, [pc, #76]	; (8003c24 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003bd8:	685b      	ldr	r3, [r3, #4]
 8003bda:	0c5b      	lsrs	r3, r3, #17
 8003bdc:	f003 0301 	and.w	r3, r3, #1
 8003be0:	3328      	adds	r3, #40	; 0x28
 8003be2:	443b      	add	r3, r7
 8003be4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003be8:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003bea:	697b      	ldr	r3, [r7, #20]
 8003bec:	4a0e      	ldr	r2, [pc, #56]	; (8003c28 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003bee:	fb03 f202 	mul.w	r2, r3, r2
 8003bf2:	69bb      	ldr	r3, [r7, #24]
 8003bf4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bf8:	627b      	str	r3, [r7, #36]	; 0x24
 8003bfa:	e004      	b.n	8003c06 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003bfc:	697b      	ldr	r3, [r7, #20]
 8003bfe:	4a0b      	ldr	r2, [pc, #44]	; (8003c2c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003c00:	fb02 f303 	mul.w	r3, r2, r3
 8003c04:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003c06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c08:	623b      	str	r3, [r7, #32]
      break;
 8003c0a:	e002      	b.n	8003c12 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003c0c:	4b08      	ldr	r3, [pc, #32]	; (8003c30 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003c0e:	623b      	str	r3, [r7, #32]
      break;
 8003c10:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003c12:	6a3b      	ldr	r3, [r7, #32]
}
 8003c14:	4618      	mov	r0, r3
 8003c16:	3728      	adds	r7, #40	; 0x28
 8003c18:	46bd      	mov	sp, r7
 8003c1a:	bc90      	pop	{r4, r7}
 8003c1c:	4770      	bx	lr
 8003c1e:	bf00      	nop
 8003c20:	08005a24 	.word	0x08005a24
 8003c24:	40021000 	.word	0x40021000
 8003c28:	00b71b00 	.word	0x00b71b00
 8003c2c:	003d0900 	.word	0x003d0900
 8003c30:	007a1200 	.word	0x007a1200

08003c34 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003c34:	b480      	push	{r7}
 8003c36:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003c38:	4b02      	ldr	r3, [pc, #8]	; (8003c44 <HAL_RCC_GetHCLKFreq+0x10>)
 8003c3a:	681b      	ldr	r3, [r3, #0]
}
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	bc80      	pop	{r7}
 8003c42:	4770      	bx	lr
 8003c44:	20000404 	.word	0x20000404

08003c48 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003c4c:	f7ff fff2 	bl	8003c34 <HAL_RCC_GetHCLKFreq>
 8003c50:	4602      	mov	r2, r0
 8003c52:	4b05      	ldr	r3, [pc, #20]	; (8003c68 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003c54:	685b      	ldr	r3, [r3, #4]
 8003c56:	0a1b      	lsrs	r3, r3, #8
 8003c58:	f003 0307 	and.w	r3, r3, #7
 8003c5c:	4903      	ldr	r1, [pc, #12]	; (8003c6c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003c5e:	5ccb      	ldrb	r3, [r1, r3]
 8003c60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c64:	4618      	mov	r0, r3
 8003c66:	bd80      	pop	{r7, pc}
 8003c68:	40021000 	.word	0x40021000
 8003c6c:	08005a44 	.word	0x08005a44

08003c70 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003c70:	b580      	push	{r7, lr}
 8003c72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003c74:	f7ff ffde 	bl	8003c34 <HAL_RCC_GetHCLKFreq>
 8003c78:	4602      	mov	r2, r0
 8003c7a:	4b05      	ldr	r3, [pc, #20]	; (8003c90 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003c7c:	685b      	ldr	r3, [r3, #4]
 8003c7e:	0adb      	lsrs	r3, r3, #11
 8003c80:	f003 0307 	and.w	r3, r3, #7
 8003c84:	4903      	ldr	r1, [pc, #12]	; (8003c94 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003c86:	5ccb      	ldrb	r3, [r1, r3]
 8003c88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	bd80      	pop	{r7, pc}
 8003c90:	40021000 	.word	0x40021000
 8003c94:	08005a44 	.word	0x08005a44

08003c98 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003c98:	b480      	push	{r7}
 8003c9a:	b085      	sub	sp, #20
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003ca0:	4b0a      	ldr	r3, [pc, #40]	; (8003ccc <RCC_Delay+0x34>)
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	4a0a      	ldr	r2, [pc, #40]	; (8003cd0 <RCC_Delay+0x38>)
 8003ca6:	fba2 2303 	umull	r2, r3, r2, r3
 8003caa:	0a5b      	lsrs	r3, r3, #9
 8003cac:	687a      	ldr	r2, [r7, #4]
 8003cae:	fb02 f303 	mul.w	r3, r2, r3
 8003cb2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003cb4:	bf00      	nop
  }
  while (Delay --);
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	1e5a      	subs	r2, r3, #1
 8003cba:	60fa      	str	r2, [r7, #12]
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d1f9      	bne.n	8003cb4 <RCC_Delay+0x1c>
}
 8003cc0:	bf00      	nop
 8003cc2:	bf00      	nop
 8003cc4:	3714      	adds	r7, #20
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	bc80      	pop	{r7}
 8003cca:	4770      	bx	lr
 8003ccc:	20000404 	.word	0x20000404
 8003cd0:	10624dd3 	.word	0x10624dd3

08003cd4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b082      	sub	sp, #8
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d101      	bne.n	8003ce6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003ce2:	2301      	movs	r3, #1
 8003ce4:	e076      	b.n	8003dd4 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d108      	bne.n	8003d00 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	685b      	ldr	r3, [r3, #4]
 8003cf2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003cf6:	d009      	beq.n	8003d0c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	61da      	str	r2, [r3, #28]
 8003cfe:	e005      	b.n	8003d0c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	2200      	movs	r2, #0
 8003d04:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	2200      	movs	r2, #0
 8003d0a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	2200      	movs	r2, #0
 8003d10:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003d18:	b2db      	uxtb	r3, r3
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d106      	bne.n	8003d2c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	2200      	movs	r2, #0
 8003d22:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003d26:	6878      	ldr	r0, [r7, #4]
 8003d28:	f7fe fc32 	bl	8002590 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	2202      	movs	r2, #2
 8003d30:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	681a      	ldr	r2, [r3, #0]
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003d42:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	685b      	ldr	r3, [r3, #4]
 8003d48:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	689b      	ldr	r3, [r3, #8]
 8003d50:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003d54:	431a      	orrs	r2, r3
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	68db      	ldr	r3, [r3, #12]
 8003d5a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003d5e:	431a      	orrs	r2, r3
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	691b      	ldr	r3, [r3, #16]
 8003d64:	f003 0302 	and.w	r3, r3, #2
 8003d68:	431a      	orrs	r2, r3
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	695b      	ldr	r3, [r3, #20]
 8003d6e:	f003 0301 	and.w	r3, r3, #1
 8003d72:	431a      	orrs	r2, r3
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	699b      	ldr	r3, [r3, #24]
 8003d78:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003d7c:	431a      	orrs	r2, r3
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	69db      	ldr	r3, [r3, #28]
 8003d82:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003d86:	431a      	orrs	r2, r3
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	6a1b      	ldr	r3, [r3, #32]
 8003d8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d90:	ea42 0103 	orr.w	r1, r2, r3
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d98:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	430a      	orrs	r2, r1
 8003da2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	699b      	ldr	r3, [r3, #24]
 8003da8:	0c1a      	lsrs	r2, r3, #16
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f002 0204 	and.w	r2, r2, #4
 8003db2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	69da      	ldr	r2, [r3, #28]
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003dc2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	2201      	movs	r2, #1
 8003dce:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003dd2:	2300      	movs	r3, #0
}
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	3708      	adds	r7, #8
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	bd80      	pop	{r7, pc}

08003ddc <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b088      	sub	sp, #32
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	60f8      	str	r0, [r7, #12]
 8003de4:	60b9      	str	r1, [r7, #8]
 8003de6:	603b      	str	r3, [r7, #0]
 8003de8:	4613      	mov	r3, r2
 8003dea:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003dec:	2300      	movs	r3, #0
 8003dee:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003df6:	2b01      	cmp	r3, #1
 8003df8:	d101      	bne.n	8003dfe <HAL_SPI_Transmit+0x22>
 8003dfa:	2302      	movs	r3, #2
 8003dfc:	e126      	b.n	800404c <HAL_SPI_Transmit+0x270>
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	2201      	movs	r2, #1
 8003e02:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003e06:	f7fe fda9 	bl	800295c <HAL_GetTick>
 8003e0a:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003e0c:	88fb      	ldrh	r3, [r7, #6]
 8003e0e:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003e16:	b2db      	uxtb	r3, r3
 8003e18:	2b01      	cmp	r3, #1
 8003e1a:	d002      	beq.n	8003e22 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003e1c:	2302      	movs	r3, #2
 8003e1e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003e20:	e10b      	b.n	800403a <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8003e22:	68bb      	ldr	r3, [r7, #8]
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d002      	beq.n	8003e2e <HAL_SPI_Transmit+0x52>
 8003e28:	88fb      	ldrh	r3, [r7, #6]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d102      	bne.n	8003e34 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003e2e:	2301      	movs	r3, #1
 8003e30:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003e32:	e102      	b.n	800403a <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	2203      	movs	r2, #3
 8003e38:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	2200      	movs	r2, #0
 8003e40:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	68ba      	ldr	r2, [r7, #8]
 8003e46:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	88fa      	ldrh	r2, [r7, #6]
 8003e4c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	88fa      	ldrh	r2, [r7, #6]
 8003e52:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	2200      	movs	r2, #0
 8003e58:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	2200      	movs	r2, #0
 8003e64:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	2200      	movs	r2, #0
 8003e6a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	2200      	movs	r2, #0
 8003e70:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	689b      	ldr	r3, [r3, #8]
 8003e76:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003e7a:	d10f      	bne.n	8003e9c <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	681a      	ldr	r2, [r3, #0]
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003e8a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	681a      	ldr	r2, [r3, #0]
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003e9a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ea6:	2b40      	cmp	r3, #64	; 0x40
 8003ea8:	d007      	beq.n	8003eba <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	681a      	ldr	r2, [r3, #0]
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003eb8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	68db      	ldr	r3, [r3, #12]
 8003ebe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003ec2:	d14b      	bne.n	8003f5c <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	685b      	ldr	r3, [r3, #4]
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d002      	beq.n	8003ed2 <HAL_SPI_Transmit+0xf6>
 8003ecc:	8afb      	ldrh	r3, [r7, #22]
 8003ece:	2b01      	cmp	r3, #1
 8003ed0:	d13e      	bne.n	8003f50 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ed6:	881a      	ldrh	r2, [r3, #0]
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ee2:	1c9a      	adds	r2, r3, #2
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003eec:	b29b      	uxth	r3, r3
 8003eee:	3b01      	subs	r3, #1
 8003ef0:	b29a      	uxth	r2, r3
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003ef6:	e02b      	b.n	8003f50 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	689b      	ldr	r3, [r3, #8]
 8003efe:	f003 0302 	and.w	r3, r3, #2
 8003f02:	2b02      	cmp	r3, #2
 8003f04:	d112      	bne.n	8003f2c <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f0a:	881a      	ldrh	r2, [r3, #0]
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f16:	1c9a      	adds	r2, r3, #2
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003f20:	b29b      	uxth	r3, r3
 8003f22:	3b01      	subs	r3, #1
 8003f24:	b29a      	uxth	r2, r3
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	86da      	strh	r2, [r3, #54]	; 0x36
 8003f2a:	e011      	b.n	8003f50 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003f2c:	f7fe fd16 	bl	800295c <HAL_GetTick>
 8003f30:	4602      	mov	r2, r0
 8003f32:	69bb      	ldr	r3, [r7, #24]
 8003f34:	1ad3      	subs	r3, r2, r3
 8003f36:	683a      	ldr	r2, [r7, #0]
 8003f38:	429a      	cmp	r2, r3
 8003f3a:	d803      	bhi.n	8003f44 <HAL_SPI_Transmit+0x168>
 8003f3c:	683b      	ldr	r3, [r7, #0]
 8003f3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f42:	d102      	bne.n	8003f4a <HAL_SPI_Transmit+0x16e>
 8003f44:	683b      	ldr	r3, [r7, #0]
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d102      	bne.n	8003f50 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8003f4a:	2303      	movs	r3, #3
 8003f4c:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003f4e:	e074      	b.n	800403a <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003f54:	b29b      	uxth	r3, r3
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d1ce      	bne.n	8003ef8 <HAL_SPI_Transmit+0x11c>
 8003f5a:	e04c      	b.n	8003ff6 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	685b      	ldr	r3, [r3, #4]
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d002      	beq.n	8003f6a <HAL_SPI_Transmit+0x18e>
 8003f64:	8afb      	ldrh	r3, [r7, #22]
 8003f66:	2b01      	cmp	r3, #1
 8003f68:	d140      	bne.n	8003fec <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	330c      	adds	r3, #12
 8003f74:	7812      	ldrb	r2, [r2, #0]
 8003f76:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f7c:	1c5a      	adds	r2, r3, #1
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003f86:	b29b      	uxth	r3, r3
 8003f88:	3b01      	subs	r3, #1
 8003f8a:	b29a      	uxth	r2, r3
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003f90:	e02c      	b.n	8003fec <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	689b      	ldr	r3, [r3, #8]
 8003f98:	f003 0302 	and.w	r3, r3, #2
 8003f9c:	2b02      	cmp	r3, #2
 8003f9e:	d113      	bne.n	8003fc8 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	330c      	adds	r3, #12
 8003faa:	7812      	ldrb	r2, [r2, #0]
 8003fac:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fb2:	1c5a      	adds	r2, r3, #1
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003fbc:	b29b      	uxth	r3, r3
 8003fbe:	3b01      	subs	r3, #1
 8003fc0:	b29a      	uxth	r2, r3
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	86da      	strh	r2, [r3, #54]	; 0x36
 8003fc6:	e011      	b.n	8003fec <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003fc8:	f7fe fcc8 	bl	800295c <HAL_GetTick>
 8003fcc:	4602      	mov	r2, r0
 8003fce:	69bb      	ldr	r3, [r7, #24]
 8003fd0:	1ad3      	subs	r3, r2, r3
 8003fd2:	683a      	ldr	r2, [r7, #0]
 8003fd4:	429a      	cmp	r2, r3
 8003fd6:	d803      	bhi.n	8003fe0 <HAL_SPI_Transmit+0x204>
 8003fd8:	683b      	ldr	r3, [r7, #0]
 8003fda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fde:	d102      	bne.n	8003fe6 <HAL_SPI_Transmit+0x20a>
 8003fe0:	683b      	ldr	r3, [r7, #0]
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d102      	bne.n	8003fec <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8003fe6:	2303      	movs	r3, #3
 8003fe8:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003fea:	e026      	b.n	800403a <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003ff0:	b29b      	uxth	r3, r3
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d1cd      	bne.n	8003f92 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003ff6:	69ba      	ldr	r2, [r7, #24]
 8003ff8:	6839      	ldr	r1, [r7, #0]
 8003ffa:	68f8      	ldr	r0, [r7, #12]
 8003ffc:	f000 fb58 	bl	80046b0 <SPI_EndRxTxTransaction>
 8004000:	4603      	mov	r3, r0
 8004002:	2b00      	cmp	r3, #0
 8004004:	d002      	beq.n	800400c <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	2220      	movs	r2, #32
 800400a:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	689b      	ldr	r3, [r3, #8]
 8004010:	2b00      	cmp	r3, #0
 8004012:	d10a      	bne.n	800402a <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004014:	2300      	movs	r3, #0
 8004016:	613b      	str	r3, [r7, #16]
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	68db      	ldr	r3, [r3, #12]
 800401e:	613b      	str	r3, [r7, #16]
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	689b      	ldr	r3, [r3, #8]
 8004026:	613b      	str	r3, [r7, #16]
 8004028:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800402e:	2b00      	cmp	r3, #0
 8004030:	d002      	beq.n	8004038 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8004032:	2301      	movs	r3, #1
 8004034:	77fb      	strb	r3, [r7, #31]
 8004036:	e000      	b.n	800403a <HAL_SPI_Transmit+0x25e>
  }

error:
 8004038:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	2201      	movs	r2, #1
 800403e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	2200      	movs	r2, #0
 8004046:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800404a:	7ffb      	ldrb	r3, [r7, #31]
}
 800404c:	4618      	mov	r0, r3
 800404e:	3720      	adds	r7, #32
 8004050:	46bd      	mov	sp, r7
 8004052:	bd80      	pop	{r7, pc}

08004054 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004054:	b580      	push	{r7, lr}
 8004056:	b08c      	sub	sp, #48	; 0x30
 8004058:	af00      	add	r7, sp, #0
 800405a:	60f8      	str	r0, [r7, #12]
 800405c:	60b9      	str	r1, [r7, #8]
 800405e:	607a      	str	r2, [r7, #4]
 8004060:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004062:	2301      	movs	r3, #1
 8004064:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004066:	2300      	movs	r3, #0
 8004068:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004072:	2b01      	cmp	r3, #1
 8004074:	d101      	bne.n	800407a <HAL_SPI_TransmitReceive+0x26>
 8004076:	2302      	movs	r3, #2
 8004078:	e18a      	b.n	8004390 <HAL_SPI_TransmitReceive+0x33c>
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	2201      	movs	r2, #1
 800407e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004082:	f7fe fc6b 	bl	800295c <HAL_GetTick>
 8004086:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800408e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	685b      	ldr	r3, [r3, #4]
 8004096:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8004098:	887b      	ldrh	r3, [r7, #2]
 800409a:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800409c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80040a0:	2b01      	cmp	r3, #1
 80040a2:	d00f      	beq.n	80040c4 <HAL_SPI_TransmitReceive+0x70>
 80040a4:	69fb      	ldr	r3, [r7, #28]
 80040a6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80040aa:	d107      	bne.n	80040bc <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	689b      	ldr	r3, [r3, #8]
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d103      	bne.n	80040bc <HAL_SPI_TransmitReceive+0x68>
 80040b4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80040b8:	2b04      	cmp	r3, #4
 80040ba:	d003      	beq.n	80040c4 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80040bc:	2302      	movs	r3, #2
 80040be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80040c2:	e15b      	b.n	800437c <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80040c4:	68bb      	ldr	r3, [r7, #8]
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d005      	beq.n	80040d6 <HAL_SPI_TransmitReceive+0x82>
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d002      	beq.n	80040d6 <HAL_SPI_TransmitReceive+0x82>
 80040d0:	887b      	ldrh	r3, [r7, #2]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d103      	bne.n	80040de <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80040d6:	2301      	movs	r3, #1
 80040d8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80040dc:	e14e      	b.n	800437c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80040e4:	b2db      	uxtb	r3, r3
 80040e6:	2b04      	cmp	r3, #4
 80040e8:	d003      	beq.n	80040f2 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	2205      	movs	r2, #5
 80040ee:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	2200      	movs	r2, #0
 80040f6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	687a      	ldr	r2, [r7, #4]
 80040fc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	887a      	ldrh	r2, [r7, #2]
 8004102:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	887a      	ldrh	r2, [r7, #2]
 8004108:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	68ba      	ldr	r2, [r7, #8]
 800410e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	887a      	ldrh	r2, [r7, #2]
 8004114:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	887a      	ldrh	r2, [r7, #2]
 800411a:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	2200      	movs	r2, #0
 8004120:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	2200      	movs	r2, #0
 8004126:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004132:	2b40      	cmp	r3, #64	; 0x40
 8004134:	d007      	beq.n	8004146 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	681a      	ldr	r2, [r3, #0]
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004144:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	68db      	ldr	r3, [r3, #12]
 800414a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800414e:	d178      	bne.n	8004242 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	685b      	ldr	r3, [r3, #4]
 8004154:	2b00      	cmp	r3, #0
 8004156:	d002      	beq.n	800415e <HAL_SPI_TransmitReceive+0x10a>
 8004158:	8b7b      	ldrh	r3, [r7, #26]
 800415a:	2b01      	cmp	r3, #1
 800415c:	d166      	bne.n	800422c <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004162:	881a      	ldrh	r2, [r3, #0]
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800416e:	1c9a      	adds	r2, r3, #2
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004178:	b29b      	uxth	r3, r3
 800417a:	3b01      	subs	r3, #1
 800417c:	b29a      	uxth	r2, r3
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004182:	e053      	b.n	800422c <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	689b      	ldr	r3, [r3, #8]
 800418a:	f003 0302 	and.w	r3, r3, #2
 800418e:	2b02      	cmp	r3, #2
 8004190:	d11b      	bne.n	80041ca <HAL_SPI_TransmitReceive+0x176>
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004196:	b29b      	uxth	r3, r3
 8004198:	2b00      	cmp	r3, #0
 800419a:	d016      	beq.n	80041ca <HAL_SPI_TransmitReceive+0x176>
 800419c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800419e:	2b01      	cmp	r3, #1
 80041a0:	d113      	bne.n	80041ca <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041a6:	881a      	ldrh	r2, [r3, #0]
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041b2:	1c9a      	adds	r2, r3, #2
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80041bc:	b29b      	uxth	r3, r3
 80041be:	3b01      	subs	r3, #1
 80041c0:	b29a      	uxth	r2, r3
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80041c6:	2300      	movs	r3, #0
 80041c8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	689b      	ldr	r3, [r3, #8]
 80041d0:	f003 0301 	and.w	r3, r3, #1
 80041d4:	2b01      	cmp	r3, #1
 80041d6:	d119      	bne.n	800420c <HAL_SPI_TransmitReceive+0x1b8>
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80041dc:	b29b      	uxth	r3, r3
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d014      	beq.n	800420c <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	68da      	ldr	r2, [r3, #12]
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041ec:	b292      	uxth	r2, r2
 80041ee:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041f4:	1c9a      	adds	r2, r3, #2
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80041fe:	b29b      	uxth	r3, r3
 8004200:	3b01      	subs	r3, #1
 8004202:	b29a      	uxth	r2, r3
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004208:	2301      	movs	r3, #1
 800420a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800420c:	f7fe fba6 	bl	800295c <HAL_GetTick>
 8004210:	4602      	mov	r2, r0
 8004212:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004214:	1ad3      	subs	r3, r2, r3
 8004216:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004218:	429a      	cmp	r2, r3
 800421a:	d807      	bhi.n	800422c <HAL_SPI_TransmitReceive+0x1d8>
 800421c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800421e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004222:	d003      	beq.n	800422c <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8004224:	2303      	movs	r3, #3
 8004226:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800422a:	e0a7      	b.n	800437c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004230:	b29b      	uxth	r3, r3
 8004232:	2b00      	cmp	r3, #0
 8004234:	d1a6      	bne.n	8004184 <HAL_SPI_TransmitReceive+0x130>
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800423a:	b29b      	uxth	r3, r3
 800423c:	2b00      	cmp	r3, #0
 800423e:	d1a1      	bne.n	8004184 <HAL_SPI_TransmitReceive+0x130>
 8004240:	e07c      	b.n	800433c <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	685b      	ldr	r3, [r3, #4]
 8004246:	2b00      	cmp	r3, #0
 8004248:	d002      	beq.n	8004250 <HAL_SPI_TransmitReceive+0x1fc>
 800424a:	8b7b      	ldrh	r3, [r7, #26]
 800424c:	2b01      	cmp	r3, #1
 800424e:	d16b      	bne.n	8004328 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	330c      	adds	r3, #12
 800425a:	7812      	ldrb	r2, [r2, #0]
 800425c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004262:	1c5a      	adds	r2, r3, #1
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800426c:	b29b      	uxth	r3, r3
 800426e:	3b01      	subs	r3, #1
 8004270:	b29a      	uxth	r2, r3
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004276:	e057      	b.n	8004328 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	689b      	ldr	r3, [r3, #8]
 800427e:	f003 0302 	and.w	r3, r3, #2
 8004282:	2b02      	cmp	r3, #2
 8004284:	d11c      	bne.n	80042c0 <HAL_SPI_TransmitReceive+0x26c>
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800428a:	b29b      	uxth	r3, r3
 800428c:	2b00      	cmp	r3, #0
 800428e:	d017      	beq.n	80042c0 <HAL_SPI_TransmitReceive+0x26c>
 8004290:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004292:	2b01      	cmp	r3, #1
 8004294:	d114      	bne.n	80042c0 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	330c      	adds	r3, #12
 80042a0:	7812      	ldrb	r2, [r2, #0]
 80042a2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042a8:	1c5a      	adds	r2, r3, #1
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80042b2:	b29b      	uxth	r3, r3
 80042b4:	3b01      	subs	r3, #1
 80042b6:	b29a      	uxth	r2, r3
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80042bc:	2300      	movs	r3, #0
 80042be:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	689b      	ldr	r3, [r3, #8]
 80042c6:	f003 0301 	and.w	r3, r3, #1
 80042ca:	2b01      	cmp	r3, #1
 80042cc:	d119      	bne.n	8004302 <HAL_SPI_TransmitReceive+0x2ae>
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80042d2:	b29b      	uxth	r3, r3
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d014      	beq.n	8004302 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	68da      	ldr	r2, [r3, #12]
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042e2:	b2d2      	uxtb	r2, r2
 80042e4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042ea:	1c5a      	adds	r2, r3, #1
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80042f4:	b29b      	uxth	r3, r3
 80042f6:	3b01      	subs	r3, #1
 80042f8:	b29a      	uxth	r2, r3
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80042fe:	2301      	movs	r3, #1
 8004300:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004302:	f7fe fb2b 	bl	800295c <HAL_GetTick>
 8004306:	4602      	mov	r2, r0
 8004308:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800430a:	1ad3      	subs	r3, r2, r3
 800430c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800430e:	429a      	cmp	r2, r3
 8004310:	d803      	bhi.n	800431a <HAL_SPI_TransmitReceive+0x2c6>
 8004312:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004314:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004318:	d102      	bne.n	8004320 <HAL_SPI_TransmitReceive+0x2cc>
 800431a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800431c:	2b00      	cmp	r3, #0
 800431e:	d103      	bne.n	8004328 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8004320:	2303      	movs	r3, #3
 8004322:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004326:	e029      	b.n	800437c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800432c:	b29b      	uxth	r3, r3
 800432e:	2b00      	cmp	r3, #0
 8004330:	d1a2      	bne.n	8004278 <HAL_SPI_TransmitReceive+0x224>
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004336:	b29b      	uxth	r3, r3
 8004338:	2b00      	cmp	r3, #0
 800433a:	d19d      	bne.n	8004278 <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800433c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800433e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004340:	68f8      	ldr	r0, [r7, #12]
 8004342:	f000 f9b5 	bl	80046b0 <SPI_EndRxTxTransaction>
 8004346:	4603      	mov	r3, r0
 8004348:	2b00      	cmp	r3, #0
 800434a:	d006      	beq.n	800435a <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800434c:	2301      	movs	r3, #1
 800434e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	2220      	movs	r2, #32
 8004356:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8004358:	e010      	b.n	800437c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	689b      	ldr	r3, [r3, #8]
 800435e:	2b00      	cmp	r3, #0
 8004360:	d10b      	bne.n	800437a <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004362:	2300      	movs	r3, #0
 8004364:	617b      	str	r3, [r7, #20]
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	68db      	ldr	r3, [r3, #12]
 800436c:	617b      	str	r3, [r7, #20]
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	689b      	ldr	r3, [r3, #8]
 8004374:	617b      	str	r3, [r7, #20]
 8004376:	697b      	ldr	r3, [r7, #20]
 8004378:	e000      	b.n	800437c <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800437a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	2201      	movs	r2, #1
 8004380:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	2200      	movs	r2, #0
 8004388:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800438c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8004390:	4618      	mov	r0, r3
 8004392:	3730      	adds	r7, #48	; 0x30
 8004394:	46bd      	mov	sp, r7
 8004396:	bd80      	pop	{r7, pc}

08004398 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8004398:	b580      	push	{r7, lr}
 800439a:	b088      	sub	sp, #32
 800439c:	af00      	add	r7, sp, #0
 800439e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	685b      	ldr	r3, [r3, #4]
 80043a6:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	689b      	ldr	r3, [r3, #8]
 80043ae:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80043b0:	69bb      	ldr	r3, [r7, #24]
 80043b2:	099b      	lsrs	r3, r3, #6
 80043b4:	f003 0301 	and.w	r3, r3, #1
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d10f      	bne.n	80043dc <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80043bc:	69bb      	ldr	r3, [r7, #24]
 80043be:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d00a      	beq.n	80043dc <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80043c6:	69fb      	ldr	r3, [r7, #28]
 80043c8:	099b      	lsrs	r3, r3, #6
 80043ca:	f003 0301 	and.w	r3, r3, #1
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d004      	beq.n	80043dc <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043d6:	6878      	ldr	r0, [r7, #4]
 80043d8:	4798      	blx	r3
    return;
 80043da:	e0be      	b.n	800455a <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80043dc:	69bb      	ldr	r3, [r7, #24]
 80043de:	085b      	lsrs	r3, r3, #1
 80043e0:	f003 0301 	and.w	r3, r3, #1
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d00a      	beq.n	80043fe <HAL_SPI_IRQHandler+0x66>
 80043e8:	69fb      	ldr	r3, [r7, #28]
 80043ea:	09db      	lsrs	r3, r3, #7
 80043ec:	f003 0301 	and.w	r3, r3, #1
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d004      	beq.n	80043fe <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043f8:	6878      	ldr	r0, [r7, #4]
 80043fa:	4798      	blx	r3
    return;
 80043fc:	e0ad      	b.n	800455a <HAL_SPI_IRQHandler+0x1c2>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 80043fe:	69bb      	ldr	r3, [r7, #24]
 8004400:	095b      	lsrs	r3, r3, #5
 8004402:	f003 0301 	and.w	r3, r3, #1
 8004406:	2b00      	cmp	r3, #0
 8004408:	d106      	bne.n	8004418 <HAL_SPI_IRQHandler+0x80>
 800440a:	69bb      	ldr	r3, [r7, #24]
 800440c:	099b      	lsrs	r3, r3, #6
 800440e:	f003 0301 	and.w	r3, r3, #1
 8004412:	2b00      	cmp	r3, #0
 8004414:	f000 80a1 	beq.w	800455a <HAL_SPI_IRQHandler+0x1c2>
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8004418:	69fb      	ldr	r3, [r7, #28]
 800441a:	095b      	lsrs	r3, r3, #5
 800441c:	f003 0301 	and.w	r3, r3, #1
 8004420:	2b00      	cmp	r3, #0
 8004422:	f000 809a 	beq.w	800455a <HAL_SPI_IRQHandler+0x1c2>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8004426:	69bb      	ldr	r3, [r7, #24]
 8004428:	099b      	lsrs	r3, r3, #6
 800442a:	f003 0301 	and.w	r3, r3, #1
 800442e:	2b00      	cmp	r3, #0
 8004430:	d023      	beq.n	800447a <HAL_SPI_IRQHandler+0xe2>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004438:	b2db      	uxtb	r3, r3
 800443a:	2b03      	cmp	r3, #3
 800443c:	d011      	beq.n	8004462 <HAL_SPI_IRQHandler+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004442:	f043 0204 	orr.w	r2, r3, #4
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800444a:	2300      	movs	r3, #0
 800444c:	617b      	str	r3, [r7, #20]
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	68db      	ldr	r3, [r3, #12]
 8004454:	617b      	str	r3, [r7, #20]
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	689b      	ldr	r3, [r3, #8]
 800445c:	617b      	str	r3, [r7, #20]
 800445e:	697b      	ldr	r3, [r7, #20]
 8004460:	e00b      	b.n	800447a <HAL_SPI_IRQHandler+0xe2>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004462:	2300      	movs	r3, #0
 8004464:	613b      	str	r3, [r7, #16]
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	68db      	ldr	r3, [r3, #12]
 800446c:	613b      	str	r3, [r7, #16]
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	689b      	ldr	r3, [r3, #8]
 8004474:	613b      	str	r3, [r7, #16]
 8004476:	693b      	ldr	r3, [r7, #16]
        return;
 8004478:	e06f      	b.n	800455a <HAL_SPI_IRQHandler+0x1c2>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800447a:	69bb      	ldr	r3, [r7, #24]
 800447c:	095b      	lsrs	r3, r3, #5
 800447e:	f003 0301 	and.w	r3, r3, #1
 8004482:	2b00      	cmp	r3, #0
 8004484:	d014      	beq.n	80044b0 <HAL_SPI_IRQHandler+0x118>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800448a:	f043 0201 	orr.w	r2, r3, #1
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8004492:	2300      	movs	r3, #0
 8004494:	60fb      	str	r3, [r7, #12]
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	689b      	ldr	r3, [r3, #8]
 800449c:	60fb      	str	r3, [r7, #12]
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	681a      	ldr	r2, [r3, #0]
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80044ac:	601a      	str	r2, [r3, #0]
 80044ae:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d04f      	beq.n	8004558 <HAL_SPI_IRQHandler+0x1c0>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	685a      	ldr	r2, [r3, #4]
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80044c6:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2201      	movs	r2, #1
 80044cc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80044d0:	69fb      	ldr	r3, [r7, #28]
 80044d2:	f003 0302 	and.w	r3, r3, #2
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d104      	bne.n	80044e4 <HAL_SPI_IRQHandler+0x14c>
 80044da:	69fb      	ldr	r3, [r7, #28]
 80044dc:	f003 0301 	and.w	r3, r3, #1
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d034      	beq.n	800454e <HAL_SPI_IRQHandler+0x1b6>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	685a      	ldr	r2, [r3, #4]
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f022 0203 	bic.w	r2, r2, #3
 80044f2:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d011      	beq.n	8004520 <HAL_SPI_IRQHandler+0x188>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004500:	4a17      	ldr	r2, [pc, #92]	; (8004560 <HAL_SPI_IRQHandler+0x1c8>)
 8004502:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004508:	4618      	mov	r0, r3
 800450a:	f7fe fb9d 	bl	8002c48 <HAL_DMA_Abort_IT>
 800450e:	4603      	mov	r3, r0
 8004510:	2b00      	cmp	r3, #0
 8004512:	d005      	beq.n	8004520 <HAL_SPI_IRQHandler+0x188>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004518:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004524:	2b00      	cmp	r3, #0
 8004526:	d016      	beq.n	8004556 <HAL_SPI_IRQHandler+0x1be>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800452c:	4a0c      	ldr	r2, [pc, #48]	; (8004560 <HAL_SPI_IRQHandler+0x1c8>)
 800452e:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004534:	4618      	mov	r0, r3
 8004536:	f7fe fb87 	bl	8002c48 <HAL_DMA_Abort_IT>
 800453a:	4603      	mov	r3, r0
 800453c:	2b00      	cmp	r3, #0
 800453e:	d00a      	beq.n	8004556 <HAL_SPI_IRQHandler+0x1be>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004544:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 800454c:	e003      	b.n	8004556 <HAL_SPI_IRQHandler+0x1be>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800454e:	6878      	ldr	r0, [r7, #4]
 8004550:	f000 f808 	bl	8004564 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8004554:	e000      	b.n	8004558 <HAL_SPI_IRQHandler+0x1c0>
        if (hspi->hdmatx != NULL)
 8004556:	bf00      	nop
    return;
 8004558:	bf00      	nop
  }
}
 800455a:	3720      	adds	r7, #32
 800455c:	46bd      	mov	sp, r7
 800455e:	bd80      	pop	{r7, pc}
 8004560:	08004577 	.word	0x08004577

08004564 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8004564:	b480      	push	{r7}
 8004566:	b083      	sub	sp, #12
 8004568:	af00      	add	r7, sp, #0
 800456a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800456c:	bf00      	nop
 800456e:	370c      	adds	r7, #12
 8004570:	46bd      	mov	sp, r7
 8004572:	bc80      	pop	{r7}
 8004574:	4770      	bx	lr

08004576 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004576:	b580      	push	{r7, lr}
 8004578:	b084      	sub	sp, #16
 800457a:	af00      	add	r7, sp, #0
 800457c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004582:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	2200      	movs	r2, #0
 8004588:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	2200      	movs	r2, #0
 800458e:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004590:	68f8      	ldr	r0, [r7, #12]
 8004592:	f7ff ffe7 	bl	8004564 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004596:	bf00      	nop
 8004598:	3710      	adds	r7, #16
 800459a:	46bd      	mov	sp, r7
 800459c:	bd80      	pop	{r7, pc}
	...

080045a0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b088      	sub	sp, #32
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	60f8      	str	r0, [r7, #12]
 80045a8:	60b9      	str	r1, [r7, #8]
 80045aa:	603b      	str	r3, [r7, #0]
 80045ac:	4613      	mov	r3, r2
 80045ae:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80045b0:	f7fe f9d4 	bl	800295c <HAL_GetTick>
 80045b4:	4602      	mov	r2, r0
 80045b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045b8:	1a9b      	subs	r3, r3, r2
 80045ba:	683a      	ldr	r2, [r7, #0]
 80045bc:	4413      	add	r3, r2
 80045be:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80045c0:	f7fe f9cc 	bl	800295c <HAL_GetTick>
 80045c4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80045c6:	4b39      	ldr	r3, [pc, #228]	; (80046ac <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	015b      	lsls	r3, r3, #5
 80045cc:	0d1b      	lsrs	r3, r3, #20
 80045ce:	69fa      	ldr	r2, [r7, #28]
 80045d0:	fb02 f303 	mul.w	r3, r2, r3
 80045d4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80045d6:	e054      	b.n	8004682 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80045d8:	683b      	ldr	r3, [r7, #0]
 80045da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045de:	d050      	beq.n	8004682 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80045e0:	f7fe f9bc 	bl	800295c <HAL_GetTick>
 80045e4:	4602      	mov	r2, r0
 80045e6:	69bb      	ldr	r3, [r7, #24]
 80045e8:	1ad3      	subs	r3, r2, r3
 80045ea:	69fa      	ldr	r2, [r7, #28]
 80045ec:	429a      	cmp	r2, r3
 80045ee:	d902      	bls.n	80045f6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80045f0:	69fb      	ldr	r3, [r7, #28]
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d13d      	bne.n	8004672 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	685a      	ldr	r2, [r3, #4]
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004604:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	685b      	ldr	r3, [r3, #4]
 800460a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800460e:	d111      	bne.n	8004634 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	689b      	ldr	r3, [r3, #8]
 8004614:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004618:	d004      	beq.n	8004624 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	689b      	ldr	r3, [r3, #8]
 800461e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004622:	d107      	bne.n	8004634 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	681a      	ldr	r2, [r3, #0]
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004632:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004638:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800463c:	d10f      	bne.n	800465e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	681a      	ldr	r2, [r3, #0]
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800464c:	601a      	str	r2, [r3, #0]
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	681a      	ldr	r2, [r3, #0]
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800465c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	2201      	movs	r2, #1
 8004662:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	2200      	movs	r2, #0
 800466a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800466e:	2303      	movs	r3, #3
 8004670:	e017      	b.n	80046a2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8004672:	697b      	ldr	r3, [r7, #20]
 8004674:	2b00      	cmp	r3, #0
 8004676:	d101      	bne.n	800467c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004678:	2300      	movs	r3, #0
 800467a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800467c:	697b      	ldr	r3, [r7, #20]
 800467e:	3b01      	subs	r3, #1
 8004680:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	689a      	ldr	r2, [r3, #8]
 8004688:	68bb      	ldr	r3, [r7, #8]
 800468a:	4013      	ands	r3, r2
 800468c:	68ba      	ldr	r2, [r7, #8]
 800468e:	429a      	cmp	r2, r3
 8004690:	bf0c      	ite	eq
 8004692:	2301      	moveq	r3, #1
 8004694:	2300      	movne	r3, #0
 8004696:	b2db      	uxtb	r3, r3
 8004698:	461a      	mov	r2, r3
 800469a:	79fb      	ldrb	r3, [r7, #7]
 800469c:	429a      	cmp	r2, r3
 800469e:	d19b      	bne.n	80045d8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80046a0:	2300      	movs	r3, #0
}
 80046a2:	4618      	mov	r0, r3
 80046a4:	3720      	adds	r7, #32
 80046a6:	46bd      	mov	sp, r7
 80046a8:	bd80      	pop	{r7, pc}
 80046aa:	bf00      	nop
 80046ac:	20000404 	.word	0x20000404

080046b0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80046b0:	b580      	push	{r7, lr}
 80046b2:	b086      	sub	sp, #24
 80046b4:	af02      	add	r7, sp, #8
 80046b6:	60f8      	str	r0, [r7, #12]
 80046b8:	60b9      	str	r1, [r7, #8]
 80046ba:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	9300      	str	r3, [sp, #0]
 80046c0:	68bb      	ldr	r3, [r7, #8]
 80046c2:	2200      	movs	r2, #0
 80046c4:	2180      	movs	r1, #128	; 0x80
 80046c6:	68f8      	ldr	r0, [r7, #12]
 80046c8:	f7ff ff6a 	bl	80045a0 <SPI_WaitFlagStateUntilTimeout>
 80046cc:	4603      	mov	r3, r0
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d007      	beq.n	80046e2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046d6:	f043 0220 	orr.w	r2, r3, #32
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80046de:	2303      	movs	r3, #3
 80046e0:	e000      	b.n	80046e4 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 80046e2:	2300      	movs	r3, #0
}
 80046e4:	4618      	mov	r0, r3
 80046e6:	3710      	adds	r7, #16
 80046e8:	46bd      	mov	sp, r7
 80046ea:	bd80      	pop	{r7, pc}

080046ec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80046ec:	b580      	push	{r7, lr}
 80046ee:	b082      	sub	sp, #8
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d101      	bne.n	80046fe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80046fa:	2301      	movs	r3, #1
 80046fc:	e041      	b.n	8004782 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004704:	b2db      	uxtb	r3, r3
 8004706:	2b00      	cmp	r3, #0
 8004708:	d106      	bne.n	8004718 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	2200      	movs	r2, #0
 800470e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004712:	6878      	ldr	r0, [r7, #4]
 8004714:	f7fd ff8e 	bl	8002634 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2202      	movs	r2, #2
 800471c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681a      	ldr	r2, [r3, #0]
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	3304      	adds	r3, #4
 8004728:	4619      	mov	r1, r3
 800472a:	4610      	mov	r0, r2
 800472c:	f000 fa96 	bl	8004c5c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2201      	movs	r2, #1
 8004734:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2201      	movs	r2, #1
 800473c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2201      	movs	r2, #1
 8004744:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2201      	movs	r2, #1
 800474c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2201      	movs	r2, #1
 8004754:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2201      	movs	r2, #1
 800475c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2201      	movs	r2, #1
 8004764:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2201      	movs	r2, #1
 800476c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2201      	movs	r2, #1
 8004774:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2201      	movs	r2, #1
 800477c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004780:	2300      	movs	r3, #0
}
 8004782:	4618      	mov	r0, r3
 8004784:	3708      	adds	r7, #8
 8004786:	46bd      	mov	sp, r7
 8004788:	bd80      	pop	{r7, pc}

0800478a <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 800478a:	b480      	push	{r7}
 800478c:	b083      	sub	sp, #12
 800478e:	af00      	add	r7, sp, #0
 8004790:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	6a1a      	ldr	r2, [r3, #32]
 8004798:	f241 1311 	movw	r3, #4369	; 0x1111
 800479c:	4013      	ands	r3, r2
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d10f      	bne.n	80047c2 <HAL_TIM_Base_Stop+0x38>
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	6a1a      	ldr	r2, [r3, #32]
 80047a8:	f240 4344 	movw	r3, #1092	; 0x444
 80047ac:	4013      	ands	r3, r2
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d107      	bne.n	80047c2 <HAL_TIM_Base_Stop+0x38>
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	681a      	ldr	r2, [r3, #0]
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f022 0201 	bic.w	r2, r2, #1
 80047c0:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	2201      	movs	r2, #1
 80047c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80047ca:	2300      	movs	r3, #0
}
 80047cc:	4618      	mov	r0, r3
 80047ce:	370c      	adds	r7, #12
 80047d0:	46bd      	mov	sp, r7
 80047d2:	bc80      	pop	{r7}
 80047d4:	4770      	bx	lr
	...

080047d8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80047d8:	b480      	push	{r7}
 80047da:	b085      	sub	sp, #20
 80047dc:	af00      	add	r7, sp, #0
 80047de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80047e6:	b2db      	uxtb	r3, r3
 80047e8:	2b01      	cmp	r3, #1
 80047ea:	d001      	beq.n	80047f0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80047ec:	2301      	movs	r3, #1
 80047ee:	e03a      	b.n	8004866 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2202      	movs	r2, #2
 80047f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	68da      	ldr	r2, [r3, #12]
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f042 0201 	orr.w	r2, r2, #1
 8004806:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	4a18      	ldr	r2, [pc, #96]	; (8004870 <HAL_TIM_Base_Start_IT+0x98>)
 800480e:	4293      	cmp	r3, r2
 8004810:	d00e      	beq.n	8004830 <HAL_TIM_Base_Start_IT+0x58>
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800481a:	d009      	beq.n	8004830 <HAL_TIM_Base_Start_IT+0x58>
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	4a14      	ldr	r2, [pc, #80]	; (8004874 <HAL_TIM_Base_Start_IT+0x9c>)
 8004822:	4293      	cmp	r3, r2
 8004824:	d004      	beq.n	8004830 <HAL_TIM_Base_Start_IT+0x58>
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	4a13      	ldr	r2, [pc, #76]	; (8004878 <HAL_TIM_Base_Start_IT+0xa0>)
 800482c:	4293      	cmp	r3, r2
 800482e:	d111      	bne.n	8004854 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	689b      	ldr	r3, [r3, #8]
 8004836:	f003 0307 	and.w	r3, r3, #7
 800483a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	2b06      	cmp	r3, #6
 8004840:	d010      	beq.n	8004864 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	681a      	ldr	r2, [r3, #0]
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f042 0201 	orr.w	r2, r2, #1
 8004850:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004852:	e007      	b.n	8004864 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	681a      	ldr	r2, [r3, #0]
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f042 0201 	orr.w	r2, r2, #1
 8004862:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004864:	2300      	movs	r3, #0
}
 8004866:	4618      	mov	r0, r3
 8004868:	3714      	adds	r7, #20
 800486a:	46bd      	mov	sp, r7
 800486c:	bc80      	pop	{r7}
 800486e:	4770      	bx	lr
 8004870:	40012c00 	.word	0x40012c00
 8004874:	40000400 	.word	0x40000400
 8004878:	40000800 	.word	0x40000800

0800487c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800487c:	b580      	push	{r7, lr}
 800487e:	b082      	sub	sp, #8
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	691b      	ldr	r3, [r3, #16]
 800488a:	f003 0302 	and.w	r3, r3, #2
 800488e:	2b02      	cmp	r3, #2
 8004890:	d122      	bne.n	80048d8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	68db      	ldr	r3, [r3, #12]
 8004898:	f003 0302 	and.w	r3, r3, #2
 800489c:	2b02      	cmp	r3, #2
 800489e:	d11b      	bne.n	80048d8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f06f 0202 	mvn.w	r2, #2
 80048a8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	2201      	movs	r2, #1
 80048ae:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	699b      	ldr	r3, [r3, #24]
 80048b6:	f003 0303 	and.w	r3, r3, #3
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d003      	beq.n	80048c6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80048be:	6878      	ldr	r0, [r7, #4]
 80048c0:	f000 f9b1 	bl	8004c26 <HAL_TIM_IC_CaptureCallback>
 80048c4:	e005      	b.n	80048d2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80048c6:	6878      	ldr	r0, [r7, #4]
 80048c8:	f000 f9a4 	bl	8004c14 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048cc:	6878      	ldr	r0, [r7, #4]
 80048ce:	f000 f9b3 	bl	8004c38 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	2200      	movs	r2, #0
 80048d6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	691b      	ldr	r3, [r3, #16]
 80048de:	f003 0304 	and.w	r3, r3, #4
 80048e2:	2b04      	cmp	r3, #4
 80048e4:	d122      	bne.n	800492c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	68db      	ldr	r3, [r3, #12]
 80048ec:	f003 0304 	and.w	r3, r3, #4
 80048f0:	2b04      	cmp	r3, #4
 80048f2:	d11b      	bne.n	800492c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f06f 0204 	mvn.w	r2, #4
 80048fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	2202      	movs	r2, #2
 8004902:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	699b      	ldr	r3, [r3, #24]
 800490a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800490e:	2b00      	cmp	r3, #0
 8004910:	d003      	beq.n	800491a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004912:	6878      	ldr	r0, [r7, #4]
 8004914:	f000 f987 	bl	8004c26 <HAL_TIM_IC_CaptureCallback>
 8004918:	e005      	b.n	8004926 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800491a:	6878      	ldr	r0, [r7, #4]
 800491c:	f000 f97a 	bl	8004c14 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004920:	6878      	ldr	r0, [r7, #4]
 8004922:	f000 f989 	bl	8004c38 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	2200      	movs	r2, #0
 800492a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	691b      	ldr	r3, [r3, #16]
 8004932:	f003 0308 	and.w	r3, r3, #8
 8004936:	2b08      	cmp	r3, #8
 8004938:	d122      	bne.n	8004980 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	68db      	ldr	r3, [r3, #12]
 8004940:	f003 0308 	and.w	r3, r3, #8
 8004944:	2b08      	cmp	r3, #8
 8004946:	d11b      	bne.n	8004980 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f06f 0208 	mvn.w	r2, #8
 8004950:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	2204      	movs	r2, #4
 8004956:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	69db      	ldr	r3, [r3, #28]
 800495e:	f003 0303 	and.w	r3, r3, #3
 8004962:	2b00      	cmp	r3, #0
 8004964:	d003      	beq.n	800496e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004966:	6878      	ldr	r0, [r7, #4]
 8004968:	f000 f95d 	bl	8004c26 <HAL_TIM_IC_CaptureCallback>
 800496c:	e005      	b.n	800497a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800496e:	6878      	ldr	r0, [r7, #4]
 8004970:	f000 f950 	bl	8004c14 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004974:	6878      	ldr	r0, [r7, #4]
 8004976:	f000 f95f 	bl	8004c38 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	2200      	movs	r2, #0
 800497e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	691b      	ldr	r3, [r3, #16]
 8004986:	f003 0310 	and.w	r3, r3, #16
 800498a:	2b10      	cmp	r3, #16
 800498c:	d122      	bne.n	80049d4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	68db      	ldr	r3, [r3, #12]
 8004994:	f003 0310 	and.w	r3, r3, #16
 8004998:	2b10      	cmp	r3, #16
 800499a:	d11b      	bne.n	80049d4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f06f 0210 	mvn.w	r2, #16
 80049a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	2208      	movs	r2, #8
 80049aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	69db      	ldr	r3, [r3, #28]
 80049b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d003      	beq.n	80049c2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80049ba:	6878      	ldr	r0, [r7, #4]
 80049bc:	f000 f933 	bl	8004c26 <HAL_TIM_IC_CaptureCallback>
 80049c0:	e005      	b.n	80049ce <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80049c2:	6878      	ldr	r0, [r7, #4]
 80049c4:	f000 f926 	bl	8004c14 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049c8:	6878      	ldr	r0, [r7, #4]
 80049ca:	f000 f935 	bl	8004c38 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	2200      	movs	r2, #0
 80049d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	691b      	ldr	r3, [r3, #16]
 80049da:	f003 0301 	and.w	r3, r3, #1
 80049de:	2b01      	cmp	r3, #1
 80049e0:	d10e      	bne.n	8004a00 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	68db      	ldr	r3, [r3, #12]
 80049e8:	f003 0301 	and.w	r3, r3, #1
 80049ec:	2b01      	cmp	r3, #1
 80049ee:	d107      	bne.n	8004a00 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f06f 0201 	mvn.w	r2, #1
 80049f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80049fa:	6878      	ldr	r0, [r7, #4]
 80049fc:	f7fd fc2c 	bl	8002258 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	691b      	ldr	r3, [r3, #16]
 8004a06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a0a:	2b80      	cmp	r3, #128	; 0x80
 8004a0c:	d10e      	bne.n	8004a2c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	68db      	ldr	r3, [r3, #12]
 8004a14:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a18:	2b80      	cmp	r3, #128	; 0x80
 8004a1a:	d107      	bne.n	8004a2c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004a24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004a26:	6878      	ldr	r0, [r7, #4]
 8004a28:	f000 fa77 	bl	8004f1a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	691b      	ldr	r3, [r3, #16]
 8004a32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a36:	2b40      	cmp	r3, #64	; 0x40
 8004a38:	d10e      	bne.n	8004a58 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	68db      	ldr	r3, [r3, #12]
 8004a40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a44:	2b40      	cmp	r3, #64	; 0x40
 8004a46:	d107      	bne.n	8004a58 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004a50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004a52:	6878      	ldr	r0, [r7, #4]
 8004a54:	f000 f8f9 	bl	8004c4a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	691b      	ldr	r3, [r3, #16]
 8004a5e:	f003 0320 	and.w	r3, r3, #32
 8004a62:	2b20      	cmp	r3, #32
 8004a64:	d10e      	bne.n	8004a84 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	68db      	ldr	r3, [r3, #12]
 8004a6c:	f003 0320 	and.w	r3, r3, #32
 8004a70:	2b20      	cmp	r3, #32
 8004a72:	d107      	bne.n	8004a84 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f06f 0220 	mvn.w	r2, #32
 8004a7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004a7e:	6878      	ldr	r0, [r7, #4]
 8004a80:	f000 fa42 	bl	8004f08 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004a84:	bf00      	nop
 8004a86:	3708      	adds	r7, #8
 8004a88:	46bd      	mov	sp, r7
 8004a8a:	bd80      	pop	{r7, pc}

08004a8c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	b084      	sub	sp, #16
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	6078      	str	r0, [r7, #4]
 8004a94:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a9c:	2b01      	cmp	r3, #1
 8004a9e:	d101      	bne.n	8004aa4 <HAL_TIM_ConfigClockSource+0x18>
 8004aa0:	2302      	movs	r3, #2
 8004aa2:	e0b3      	b.n	8004c0c <HAL_TIM_ConfigClockSource+0x180>
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	2201      	movs	r2, #1
 8004aa8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2202      	movs	r2, #2
 8004ab0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	689b      	ldr	r3, [r3, #8]
 8004aba:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004ac2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004aca:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	68fa      	ldr	r2, [r7, #12]
 8004ad2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004ad4:	683b      	ldr	r3, [r7, #0]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004adc:	d03e      	beq.n	8004b5c <HAL_TIM_ConfigClockSource+0xd0>
 8004ade:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004ae2:	f200 8087 	bhi.w	8004bf4 <HAL_TIM_ConfigClockSource+0x168>
 8004ae6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004aea:	f000 8085 	beq.w	8004bf8 <HAL_TIM_ConfigClockSource+0x16c>
 8004aee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004af2:	d87f      	bhi.n	8004bf4 <HAL_TIM_ConfigClockSource+0x168>
 8004af4:	2b70      	cmp	r3, #112	; 0x70
 8004af6:	d01a      	beq.n	8004b2e <HAL_TIM_ConfigClockSource+0xa2>
 8004af8:	2b70      	cmp	r3, #112	; 0x70
 8004afa:	d87b      	bhi.n	8004bf4 <HAL_TIM_ConfigClockSource+0x168>
 8004afc:	2b60      	cmp	r3, #96	; 0x60
 8004afe:	d050      	beq.n	8004ba2 <HAL_TIM_ConfigClockSource+0x116>
 8004b00:	2b60      	cmp	r3, #96	; 0x60
 8004b02:	d877      	bhi.n	8004bf4 <HAL_TIM_ConfigClockSource+0x168>
 8004b04:	2b50      	cmp	r3, #80	; 0x50
 8004b06:	d03c      	beq.n	8004b82 <HAL_TIM_ConfigClockSource+0xf6>
 8004b08:	2b50      	cmp	r3, #80	; 0x50
 8004b0a:	d873      	bhi.n	8004bf4 <HAL_TIM_ConfigClockSource+0x168>
 8004b0c:	2b40      	cmp	r3, #64	; 0x40
 8004b0e:	d058      	beq.n	8004bc2 <HAL_TIM_ConfigClockSource+0x136>
 8004b10:	2b40      	cmp	r3, #64	; 0x40
 8004b12:	d86f      	bhi.n	8004bf4 <HAL_TIM_ConfigClockSource+0x168>
 8004b14:	2b30      	cmp	r3, #48	; 0x30
 8004b16:	d064      	beq.n	8004be2 <HAL_TIM_ConfigClockSource+0x156>
 8004b18:	2b30      	cmp	r3, #48	; 0x30
 8004b1a:	d86b      	bhi.n	8004bf4 <HAL_TIM_ConfigClockSource+0x168>
 8004b1c:	2b20      	cmp	r3, #32
 8004b1e:	d060      	beq.n	8004be2 <HAL_TIM_ConfigClockSource+0x156>
 8004b20:	2b20      	cmp	r3, #32
 8004b22:	d867      	bhi.n	8004bf4 <HAL_TIM_ConfigClockSource+0x168>
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d05c      	beq.n	8004be2 <HAL_TIM_ConfigClockSource+0x156>
 8004b28:	2b10      	cmp	r3, #16
 8004b2a:	d05a      	beq.n	8004be2 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8004b2c:	e062      	b.n	8004bf4 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	6818      	ldr	r0, [r3, #0]
 8004b32:	683b      	ldr	r3, [r7, #0]
 8004b34:	6899      	ldr	r1, [r3, #8]
 8004b36:	683b      	ldr	r3, [r7, #0]
 8004b38:	685a      	ldr	r2, [r3, #4]
 8004b3a:	683b      	ldr	r3, [r7, #0]
 8004b3c:	68db      	ldr	r3, [r3, #12]
 8004b3e:	f000 f966 	bl	8004e0e <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	689b      	ldr	r3, [r3, #8]
 8004b48:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004b50:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	68fa      	ldr	r2, [r7, #12]
 8004b58:	609a      	str	r2, [r3, #8]
      break;
 8004b5a:	e04e      	b.n	8004bfa <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	6818      	ldr	r0, [r3, #0]
 8004b60:	683b      	ldr	r3, [r7, #0]
 8004b62:	6899      	ldr	r1, [r3, #8]
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	685a      	ldr	r2, [r3, #4]
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	68db      	ldr	r3, [r3, #12]
 8004b6c:	f000 f94f 	bl	8004e0e <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	689a      	ldr	r2, [r3, #8]
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004b7e:	609a      	str	r2, [r3, #8]
      break;
 8004b80:	e03b      	b.n	8004bfa <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	6818      	ldr	r0, [r3, #0]
 8004b86:	683b      	ldr	r3, [r7, #0]
 8004b88:	6859      	ldr	r1, [r3, #4]
 8004b8a:	683b      	ldr	r3, [r7, #0]
 8004b8c:	68db      	ldr	r3, [r3, #12]
 8004b8e:	461a      	mov	r2, r3
 8004b90:	f000 f8c6 	bl	8004d20 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	2150      	movs	r1, #80	; 0x50
 8004b9a:	4618      	mov	r0, r3
 8004b9c:	f000 f91d 	bl	8004dda <TIM_ITRx_SetConfig>
      break;
 8004ba0:	e02b      	b.n	8004bfa <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	6818      	ldr	r0, [r3, #0]
 8004ba6:	683b      	ldr	r3, [r7, #0]
 8004ba8:	6859      	ldr	r1, [r3, #4]
 8004baa:	683b      	ldr	r3, [r7, #0]
 8004bac:	68db      	ldr	r3, [r3, #12]
 8004bae:	461a      	mov	r2, r3
 8004bb0:	f000 f8e4 	bl	8004d7c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	2160      	movs	r1, #96	; 0x60
 8004bba:	4618      	mov	r0, r3
 8004bbc:	f000 f90d 	bl	8004dda <TIM_ITRx_SetConfig>
      break;
 8004bc0:	e01b      	b.n	8004bfa <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	6818      	ldr	r0, [r3, #0]
 8004bc6:	683b      	ldr	r3, [r7, #0]
 8004bc8:	6859      	ldr	r1, [r3, #4]
 8004bca:	683b      	ldr	r3, [r7, #0]
 8004bcc:	68db      	ldr	r3, [r3, #12]
 8004bce:	461a      	mov	r2, r3
 8004bd0:	f000 f8a6 	bl	8004d20 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	2140      	movs	r1, #64	; 0x40
 8004bda:	4618      	mov	r0, r3
 8004bdc:	f000 f8fd 	bl	8004dda <TIM_ITRx_SetConfig>
      break;
 8004be0:	e00b      	b.n	8004bfa <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681a      	ldr	r2, [r3, #0]
 8004be6:	683b      	ldr	r3, [r7, #0]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	4619      	mov	r1, r3
 8004bec:	4610      	mov	r0, r2
 8004bee:	f000 f8f4 	bl	8004dda <TIM_ITRx_SetConfig>
        break;
 8004bf2:	e002      	b.n	8004bfa <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004bf4:	bf00      	nop
 8004bf6:	e000      	b.n	8004bfa <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004bf8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	2201      	movs	r2, #1
 8004bfe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	2200      	movs	r2, #0
 8004c06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004c0a:	2300      	movs	r3, #0
}
 8004c0c:	4618      	mov	r0, r3
 8004c0e:	3710      	adds	r7, #16
 8004c10:	46bd      	mov	sp, r7
 8004c12:	bd80      	pop	{r7, pc}

08004c14 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004c14:	b480      	push	{r7}
 8004c16:	b083      	sub	sp, #12
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004c1c:	bf00      	nop
 8004c1e:	370c      	adds	r7, #12
 8004c20:	46bd      	mov	sp, r7
 8004c22:	bc80      	pop	{r7}
 8004c24:	4770      	bx	lr

08004c26 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004c26:	b480      	push	{r7}
 8004c28:	b083      	sub	sp, #12
 8004c2a:	af00      	add	r7, sp, #0
 8004c2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004c2e:	bf00      	nop
 8004c30:	370c      	adds	r7, #12
 8004c32:	46bd      	mov	sp, r7
 8004c34:	bc80      	pop	{r7}
 8004c36:	4770      	bx	lr

08004c38 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004c38:	b480      	push	{r7}
 8004c3a:	b083      	sub	sp, #12
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004c40:	bf00      	nop
 8004c42:	370c      	adds	r7, #12
 8004c44:	46bd      	mov	sp, r7
 8004c46:	bc80      	pop	{r7}
 8004c48:	4770      	bx	lr

08004c4a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004c4a:	b480      	push	{r7}
 8004c4c:	b083      	sub	sp, #12
 8004c4e:	af00      	add	r7, sp, #0
 8004c50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004c52:	bf00      	nop
 8004c54:	370c      	adds	r7, #12
 8004c56:	46bd      	mov	sp, r7
 8004c58:	bc80      	pop	{r7}
 8004c5a:	4770      	bx	lr

08004c5c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004c5c:	b480      	push	{r7}
 8004c5e:	b085      	sub	sp, #20
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	6078      	str	r0, [r7, #4]
 8004c64:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	4a29      	ldr	r2, [pc, #164]	; (8004d14 <TIM_Base_SetConfig+0xb8>)
 8004c70:	4293      	cmp	r3, r2
 8004c72:	d00b      	beq.n	8004c8c <TIM_Base_SetConfig+0x30>
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c7a:	d007      	beq.n	8004c8c <TIM_Base_SetConfig+0x30>
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	4a26      	ldr	r2, [pc, #152]	; (8004d18 <TIM_Base_SetConfig+0xbc>)
 8004c80:	4293      	cmp	r3, r2
 8004c82:	d003      	beq.n	8004c8c <TIM_Base_SetConfig+0x30>
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	4a25      	ldr	r2, [pc, #148]	; (8004d1c <TIM_Base_SetConfig+0xc0>)
 8004c88:	4293      	cmp	r3, r2
 8004c8a:	d108      	bne.n	8004c9e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c92:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004c94:	683b      	ldr	r3, [r7, #0]
 8004c96:	685b      	ldr	r3, [r3, #4]
 8004c98:	68fa      	ldr	r2, [r7, #12]
 8004c9a:	4313      	orrs	r3, r2
 8004c9c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	4a1c      	ldr	r2, [pc, #112]	; (8004d14 <TIM_Base_SetConfig+0xb8>)
 8004ca2:	4293      	cmp	r3, r2
 8004ca4:	d00b      	beq.n	8004cbe <TIM_Base_SetConfig+0x62>
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004cac:	d007      	beq.n	8004cbe <TIM_Base_SetConfig+0x62>
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	4a19      	ldr	r2, [pc, #100]	; (8004d18 <TIM_Base_SetConfig+0xbc>)
 8004cb2:	4293      	cmp	r3, r2
 8004cb4:	d003      	beq.n	8004cbe <TIM_Base_SetConfig+0x62>
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	4a18      	ldr	r2, [pc, #96]	; (8004d1c <TIM_Base_SetConfig+0xc0>)
 8004cba:	4293      	cmp	r3, r2
 8004cbc:	d108      	bne.n	8004cd0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004cc4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004cc6:	683b      	ldr	r3, [r7, #0]
 8004cc8:	68db      	ldr	r3, [r3, #12]
 8004cca:	68fa      	ldr	r2, [r7, #12]
 8004ccc:	4313      	orrs	r3, r2
 8004cce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004cd6:	683b      	ldr	r3, [r7, #0]
 8004cd8:	695b      	ldr	r3, [r3, #20]
 8004cda:	4313      	orrs	r3, r2
 8004cdc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	68fa      	ldr	r2, [r7, #12]
 8004ce2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004ce4:	683b      	ldr	r3, [r7, #0]
 8004ce6:	689a      	ldr	r2, [r3, #8]
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004cec:	683b      	ldr	r3, [r7, #0]
 8004cee:	681a      	ldr	r2, [r3, #0]
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	4a07      	ldr	r2, [pc, #28]	; (8004d14 <TIM_Base_SetConfig+0xb8>)
 8004cf8:	4293      	cmp	r3, r2
 8004cfa:	d103      	bne.n	8004d04 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004cfc:	683b      	ldr	r3, [r7, #0]
 8004cfe:	691a      	ldr	r2, [r3, #16]
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	2201      	movs	r2, #1
 8004d08:	615a      	str	r2, [r3, #20]
}
 8004d0a:	bf00      	nop
 8004d0c:	3714      	adds	r7, #20
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	bc80      	pop	{r7}
 8004d12:	4770      	bx	lr
 8004d14:	40012c00 	.word	0x40012c00
 8004d18:	40000400 	.word	0x40000400
 8004d1c:	40000800 	.word	0x40000800

08004d20 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d20:	b480      	push	{r7}
 8004d22:	b087      	sub	sp, #28
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	60f8      	str	r0, [r7, #12]
 8004d28:	60b9      	str	r1, [r7, #8]
 8004d2a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	6a1b      	ldr	r3, [r3, #32]
 8004d30:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	6a1b      	ldr	r3, [r3, #32]
 8004d36:	f023 0201 	bic.w	r2, r3, #1
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	699b      	ldr	r3, [r3, #24]
 8004d42:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004d44:	693b      	ldr	r3, [r7, #16]
 8004d46:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004d4a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	011b      	lsls	r3, r3, #4
 8004d50:	693a      	ldr	r2, [r7, #16]
 8004d52:	4313      	orrs	r3, r2
 8004d54:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004d56:	697b      	ldr	r3, [r7, #20]
 8004d58:	f023 030a 	bic.w	r3, r3, #10
 8004d5c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004d5e:	697a      	ldr	r2, [r7, #20]
 8004d60:	68bb      	ldr	r3, [r7, #8]
 8004d62:	4313      	orrs	r3, r2
 8004d64:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	693a      	ldr	r2, [r7, #16]
 8004d6a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	697a      	ldr	r2, [r7, #20]
 8004d70:	621a      	str	r2, [r3, #32]
}
 8004d72:	bf00      	nop
 8004d74:	371c      	adds	r7, #28
 8004d76:	46bd      	mov	sp, r7
 8004d78:	bc80      	pop	{r7}
 8004d7a:	4770      	bx	lr

08004d7c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d7c:	b480      	push	{r7}
 8004d7e:	b087      	sub	sp, #28
 8004d80:	af00      	add	r7, sp, #0
 8004d82:	60f8      	str	r0, [r7, #12]
 8004d84:	60b9      	str	r1, [r7, #8]
 8004d86:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	6a1b      	ldr	r3, [r3, #32]
 8004d8c:	f023 0210 	bic.w	r2, r3, #16
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	699b      	ldr	r3, [r3, #24]
 8004d98:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	6a1b      	ldr	r3, [r3, #32]
 8004d9e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004da0:	697b      	ldr	r3, [r7, #20]
 8004da2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004da6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	031b      	lsls	r3, r3, #12
 8004dac:	697a      	ldr	r2, [r7, #20]
 8004dae:	4313      	orrs	r3, r2
 8004db0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004db2:	693b      	ldr	r3, [r7, #16]
 8004db4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004db8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004dba:	68bb      	ldr	r3, [r7, #8]
 8004dbc:	011b      	lsls	r3, r3, #4
 8004dbe:	693a      	ldr	r2, [r7, #16]
 8004dc0:	4313      	orrs	r3, r2
 8004dc2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	697a      	ldr	r2, [r7, #20]
 8004dc8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	693a      	ldr	r2, [r7, #16]
 8004dce:	621a      	str	r2, [r3, #32]
}
 8004dd0:	bf00      	nop
 8004dd2:	371c      	adds	r7, #28
 8004dd4:	46bd      	mov	sp, r7
 8004dd6:	bc80      	pop	{r7}
 8004dd8:	4770      	bx	lr

08004dda <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004dda:	b480      	push	{r7}
 8004ddc:	b085      	sub	sp, #20
 8004dde:	af00      	add	r7, sp, #0
 8004de0:	6078      	str	r0, [r7, #4]
 8004de2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	689b      	ldr	r3, [r3, #8]
 8004de8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004df0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004df2:	683a      	ldr	r2, [r7, #0]
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	4313      	orrs	r3, r2
 8004df8:	f043 0307 	orr.w	r3, r3, #7
 8004dfc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	68fa      	ldr	r2, [r7, #12]
 8004e02:	609a      	str	r2, [r3, #8]
}
 8004e04:	bf00      	nop
 8004e06:	3714      	adds	r7, #20
 8004e08:	46bd      	mov	sp, r7
 8004e0a:	bc80      	pop	{r7}
 8004e0c:	4770      	bx	lr

08004e0e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004e0e:	b480      	push	{r7}
 8004e10:	b087      	sub	sp, #28
 8004e12:	af00      	add	r7, sp, #0
 8004e14:	60f8      	str	r0, [r7, #12]
 8004e16:	60b9      	str	r1, [r7, #8]
 8004e18:	607a      	str	r2, [r7, #4]
 8004e1a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	689b      	ldr	r3, [r3, #8]
 8004e20:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e22:	697b      	ldr	r3, [r7, #20]
 8004e24:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004e28:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004e2a:	683b      	ldr	r3, [r7, #0]
 8004e2c:	021a      	lsls	r2, r3, #8
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	431a      	orrs	r2, r3
 8004e32:	68bb      	ldr	r3, [r7, #8]
 8004e34:	4313      	orrs	r3, r2
 8004e36:	697a      	ldr	r2, [r7, #20]
 8004e38:	4313      	orrs	r3, r2
 8004e3a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	697a      	ldr	r2, [r7, #20]
 8004e40:	609a      	str	r2, [r3, #8]
}
 8004e42:	bf00      	nop
 8004e44:	371c      	adds	r7, #28
 8004e46:	46bd      	mov	sp, r7
 8004e48:	bc80      	pop	{r7}
 8004e4a:	4770      	bx	lr

08004e4c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004e4c:	b480      	push	{r7}
 8004e4e:	b085      	sub	sp, #20
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	6078      	str	r0, [r7, #4]
 8004e54:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e5c:	2b01      	cmp	r3, #1
 8004e5e:	d101      	bne.n	8004e64 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004e60:	2302      	movs	r3, #2
 8004e62:	e046      	b.n	8004ef2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	2201      	movs	r2, #1
 8004e68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	2202      	movs	r2, #2
 8004e70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	685b      	ldr	r3, [r3, #4]
 8004e7a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	689b      	ldr	r3, [r3, #8]
 8004e82:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e8a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004e8c:	683b      	ldr	r3, [r7, #0]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	68fa      	ldr	r2, [r7, #12]
 8004e92:	4313      	orrs	r3, r2
 8004e94:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	68fa      	ldr	r2, [r7, #12]
 8004e9c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	4a16      	ldr	r2, [pc, #88]	; (8004efc <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004ea4:	4293      	cmp	r3, r2
 8004ea6:	d00e      	beq.n	8004ec6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004eb0:	d009      	beq.n	8004ec6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	4a12      	ldr	r2, [pc, #72]	; (8004f00 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004eb8:	4293      	cmp	r3, r2
 8004eba:	d004      	beq.n	8004ec6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	4a10      	ldr	r2, [pc, #64]	; (8004f04 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004ec2:	4293      	cmp	r3, r2
 8004ec4:	d10c      	bne.n	8004ee0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004ec6:	68bb      	ldr	r3, [r7, #8]
 8004ec8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004ecc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004ece:	683b      	ldr	r3, [r7, #0]
 8004ed0:	685b      	ldr	r3, [r3, #4]
 8004ed2:	68ba      	ldr	r2, [r7, #8]
 8004ed4:	4313      	orrs	r3, r2
 8004ed6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	68ba      	ldr	r2, [r7, #8]
 8004ede:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2201      	movs	r2, #1
 8004ee4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	2200      	movs	r2, #0
 8004eec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004ef0:	2300      	movs	r3, #0
}
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	3714      	adds	r7, #20
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	bc80      	pop	{r7}
 8004efa:	4770      	bx	lr
 8004efc:	40012c00 	.word	0x40012c00
 8004f00:	40000400 	.word	0x40000400
 8004f04:	40000800 	.word	0x40000800

08004f08 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004f08:	b480      	push	{r7}
 8004f0a:	b083      	sub	sp, #12
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004f10:	bf00      	nop
 8004f12:	370c      	adds	r7, #12
 8004f14:	46bd      	mov	sp, r7
 8004f16:	bc80      	pop	{r7}
 8004f18:	4770      	bx	lr

08004f1a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004f1a:	b480      	push	{r7}
 8004f1c:	b083      	sub	sp, #12
 8004f1e:	af00      	add	r7, sp, #0
 8004f20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004f22:	bf00      	nop
 8004f24:	370c      	adds	r7, #12
 8004f26:	46bd      	mov	sp, r7
 8004f28:	bc80      	pop	{r7}
 8004f2a:	4770      	bx	lr

08004f2c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004f2c:	b580      	push	{r7, lr}
 8004f2e:	b082      	sub	sp, #8
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d101      	bne.n	8004f3e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004f3a:	2301      	movs	r3, #1
 8004f3c:	e03f      	b.n	8004fbe <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f44:	b2db      	uxtb	r3, r3
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d106      	bne.n	8004f58 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004f52:	6878      	ldr	r0, [r7, #4]
 8004f54:	f7fd fbca 	bl	80026ec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2224      	movs	r2, #36	; 0x24
 8004f5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	68da      	ldr	r2, [r3, #12]
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004f6e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004f70:	6878      	ldr	r0, [r7, #4]
 8004f72:	f000 fc01 	bl	8005778 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	691a      	ldr	r2, [r3, #16]
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004f84:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	695a      	ldr	r2, [r3, #20]
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004f94:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	68da      	ldr	r2, [r3, #12]
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004fa4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	2200      	movs	r2, #0
 8004faa:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2220      	movs	r2, #32
 8004fb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	2220      	movs	r2, #32
 8004fb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004fbc:	2300      	movs	r3, #0
}
 8004fbe:	4618      	mov	r0, r3
 8004fc0:	3708      	adds	r7, #8
 8004fc2:	46bd      	mov	sp, r7
 8004fc4:	bd80      	pop	{r7, pc}

08004fc6 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004fc6:	b480      	push	{r7}
 8004fc8:	b085      	sub	sp, #20
 8004fca:	af00      	add	r7, sp, #0
 8004fcc:	60f8      	str	r0, [r7, #12]
 8004fce:	60b9      	str	r1, [r7, #8]
 8004fd0:	4613      	mov	r3, r2
 8004fd2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004fda:	b2db      	uxtb	r3, r3
 8004fdc:	2b20      	cmp	r3, #32
 8004fde:	d130      	bne.n	8005042 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004fe0:	68bb      	ldr	r3, [r7, #8]
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d002      	beq.n	8004fec <HAL_UART_Transmit_IT+0x26>
 8004fe6:	88fb      	ldrh	r3, [r7, #6]
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d101      	bne.n	8004ff0 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8004fec:	2301      	movs	r3, #1
 8004fee:	e029      	b.n	8005044 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ff6:	2b01      	cmp	r3, #1
 8004ff8:	d101      	bne.n	8004ffe <HAL_UART_Transmit_IT+0x38>
 8004ffa:	2302      	movs	r3, #2
 8004ffc:	e022      	b.n	8005044 <HAL_UART_Transmit_IT+0x7e>
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	2201      	movs	r2, #1
 8005002:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	68ba      	ldr	r2, [r7, #8]
 800500a:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	88fa      	ldrh	r2, [r7, #6]
 8005010:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	88fa      	ldrh	r2, [r7, #6]
 8005016:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	2200      	movs	r2, #0
 800501c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	2221      	movs	r2, #33	; 0x21
 8005022:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	2200      	movs	r2, #0
 800502a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	68da      	ldr	r2, [r3, #12]
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800503c:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800503e:	2300      	movs	r3, #0
 8005040:	e000      	b.n	8005044 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8005042:	2302      	movs	r3, #2
  }
}
 8005044:	4618      	mov	r0, r3
 8005046:	3714      	adds	r7, #20
 8005048:	46bd      	mov	sp, r7
 800504a:	bc80      	pop	{r7}
 800504c:	4770      	bx	lr

0800504e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800504e:	b580      	push	{r7, lr}
 8005050:	b084      	sub	sp, #16
 8005052:	af00      	add	r7, sp, #0
 8005054:	60f8      	str	r0, [r7, #12]
 8005056:	60b9      	str	r1, [r7, #8]
 8005058:	4613      	mov	r3, r2
 800505a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005062:	b2db      	uxtb	r3, r3
 8005064:	2b20      	cmp	r3, #32
 8005066:	d11d      	bne.n	80050a4 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8005068:	68bb      	ldr	r3, [r7, #8]
 800506a:	2b00      	cmp	r3, #0
 800506c:	d002      	beq.n	8005074 <HAL_UART_Receive_IT+0x26>
 800506e:	88fb      	ldrh	r3, [r7, #6]
 8005070:	2b00      	cmp	r3, #0
 8005072:	d101      	bne.n	8005078 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005074:	2301      	movs	r3, #1
 8005076:	e016      	b.n	80050a6 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800507e:	2b01      	cmp	r3, #1
 8005080:	d101      	bne.n	8005086 <HAL_UART_Receive_IT+0x38>
 8005082:	2302      	movs	r3, #2
 8005084:	e00f      	b.n	80050a6 <HAL_UART_Receive_IT+0x58>
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	2201      	movs	r2, #1
 800508a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	2200      	movs	r2, #0
 8005092:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8005094:	88fb      	ldrh	r3, [r7, #6]
 8005096:	461a      	mov	r2, r3
 8005098:	68b9      	ldr	r1, [r7, #8]
 800509a:	68f8      	ldr	r0, [r7, #12]
 800509c:	f000 f9e3 	bl	8005466 <UART_Start_Receive_IT>
 80050a0:	4603      	mov	r3, r0
 80050a2:	e000      	b.n	80050a6 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80050a4:	2302      	movs	r3, #2
  }
}
 80050a6:	4618      	mov	r0, r3
 80050a8:	3710      	adds	r7, #16
 80050aa:	46bd      	mov	sp, r7
 80050ac:	bd80      	pop	{r7, pc}
	...

080050b0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80050b0:	b580      	push	{r7, lr}
 80050b2:	b08a      	sub	sp, #40	; 0x28
 80050b4:	af00      	add	r7, sp, #0
 80050b6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	68db      	ldr	r3, [r3, #12]
 80050c6:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	695b      	ldr	r3, [r3, #20]
 80050ce:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 80050d0:	2300      	movs	r3, #0
 80050d2:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 80050d4:	2300      	movs	r3, #0
 80050d6:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80050d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050da:	f003 030f 	and.w	r3, r3, #15
 80050de:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 80050e0:	69bb      	ldr	r3, [r7, #24]
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d10d      	bne.n	8005102 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80050e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050e8:	f003 0320 	and.w	r3, r3, #32
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d008      	beq.n	8005102 <HAL_UART_IRQHandler+0x52>
 80050f0:	6a3b      	ldr	r3, [r7, #32]
 80050f2:	f003 0320 	and.w	r3, r3, #32
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d003      	beq.n	8005102 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80050fa:	6878      	ldr	r0, [r7, #4]
 80050fc:	f000 fa93 	bl	8005626 <UART_Receive_IT>
      return;
 8005100:	e17b      	b.n	80053fa <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005102:	69bb      	ldr	r3, [r7, #24]
 8005104:	2b00      	cmp	r3, #0
 8005106:	f000 80b1 	beq.w	800526c <HAL_UART_IRQHandler+0x1bc>
 800510a:	69fb      	ldr	r3, [r7, #28]
 800510c:	f003 0301 	and.w	r3, r3, #1
 8005110:	2b00      	cmp	r3, #0
 8005112:	d105      	bne.n	8005120 <HAL_UART_IRQHandler+0x70>
 8005114:	6a3b      	ldr	r3, [r7, #32]
 8005116:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800511a:	2b00      	cmp	r3, #0
 800511c:	f000 80a6 	beq.w	800526c <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005120:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005122:	f003 0301 	and.w	r3, r3, #1
 8005126:	2b00      	cmp	r3, #0
 8005128:	d00a      	beq.n	8005140 <HAL_UART_IRQHandler+0x90>
 800512a:	6a3b      	ldr	r3, [r7, #32]
 800512c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005130:	2b00      	cmp	r3, #0
 8005132:	d005      	beq.n	8005140 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005138:	f043 0201 	orr.w	r2, r3, #1
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005140:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005142:	f003 0304 	and.w	r3, r3, #4
 8005146:	2b00      	cmp	r3, #0
 8005148:	d00a      	beq.n	8005160 <HAL_UART_IRQHandler+0xb0>
 800514a:	69fb      	ldr	r3, [r7, #28]
 800514c:	f003 0301 	and.w	r3, r3, #1
 8005150:	2b00      	cmp	r3, #0
 8005152:	d005      	beq.n	8005160 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005158:	f043 0202 	orr.w	r2, r3, #2
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005162:	f003 0302 	and.w	r3, r3, #2
 8005166:	2b00      	cmp	r3, #0
 8005168:	d00a      	beq.n	8005180 <HAL_UART_IRQHandler+0xd0>
 800516a:	69fb      	ldr	r3, [r7, #28]
 800516c:	f003 0301 	and.w	r3, r3, #1
 8005170:	2b00      	cmp	r3, #0
 8005172:	d005      	beq.n	8005180 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005178:	f043 0204 	orr.w	r2, r3, #4
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8005180:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005182:	f003 0308 	and.w	r3, r3, #8
 8005186:	2b00      	cmp	r3, #0
 8005188:	d00f      	beq.n	80051aa <HAL_UART_IRQHandler+0xfa>
 800518a:	6a3b      	ldr	r3, [r7, #32]
 800518c:	f003 0320 	and.w	r3, r3, #32
 8005190:	2b00      	cmp	r3, #0
 8005192:	d104      	bne.n	800519e <HAL_UART_IRQHandler+0xee>
 8005194:	69fb      	ldr	r3, [r7, #28]
 8005196:	f003 0301 	and.w	r3, r3, #1
 800519a:	2b00      	cmp	r3, #0
 800519c:	d005      	beq.n	80051aa <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051a2:	f043 0208 	orr.w	r2, r3, #8
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	f000 811e 	beq.w	80053f0 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80051b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051b6:	f003 0320 	and.w	r3, r3, #32
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d007      	beq.n	80051ce <HAL_UART_IRQHandler+0x11e>
 80051be:	6a3b      	ldr	r3, [r7, #32]
 80051c0:	f003 0320 	and.w	r3, r3, #32
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d002      	beq.n	80051ce <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 80051c8:	6878      	ldr	r0, [r7, #4]
 80051ca:	f000 fa2c 	bl	8005626 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	695b      	ldr	r3, [r3, #20]
 80051d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051d8:	2b00      	cmp	r3, #0
 80051da:	bf14      	ite	ne
 80051dc:	2301      	movne	r3, #1
 80051de:	2300      	moveq	r3, #0
 80051e0:	b2db      	uxtb	r3, r3
 80051e2:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051e8:	f003 0308 	and.w	r3, r3, #8
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d102      	bne.n	80051f6 <HAL_UART_IRQHandler+0x146>
 80051f0:	697b      	ldr	r3, [r7, #20]
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d031      	beq.n	800525a <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80051f6:	6878      	ldr	r0, [r7, #4]
 80051f8:	f000 f96e 	bl	80054d8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	695b      	ldr	r3, [r3, #20]
 8005202:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005206:	2b00      	cmp	r3, #0
 8005208:	d023      	beq.n	8005252 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	695a      	ldr	r2, [r3, #20]
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005218:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800521e:	2b00      	cmp	r3, #0
 8005220:	d013      	beq.n	800524a <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005226:	4a76      	ldr	r2, [pc, #472]	; (8005400 <HAL_UART_IRQHandler+0x350>)
 8005228:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800522e:	4618      	mov	r0, r3
 8005230:	f7fd fd0a 	bl	8002c48 <HAL_DMA_Abort_IT>
 8005234:	4603      	mov	r3, r0
 8005236:	2b00      	cmp	r3, #0
 8005238:	d016      	beq.n	8005268 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800523e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005240:	687a      	ldr	r2, [r7, #4]
 8005242:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005244:	4610      	mov	r0, r2
 8005246:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005248:	e00e      	b.n	8005268 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800524a:	6878      	ldr	r0, [r7, #4]
 800524c:	f000 f8da 	bl	8005404 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005250:	e00a      	b.n	8005268 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005252:	6878      	ldr	r0, [r7, #4]
 8005254:	f000 f8d6 	bl	8005404 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005258:	e006      	b.n	8005268 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800525a:	6878      	ldr	r0, [r7, #4]
 800525c:	f000 f8d2 	bl	8005404 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2200      	movs	r2, #0
 8005264:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8005266:	e0c3      	b.n	80053f0 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005268:	bf00      	nop
    return;
 800526a:	e0c1      	b.n	80053f0 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005270:	2b01      	cmp	r3, #1
 8005272:	f040 80a1 	bne.w	80053b8 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8005276:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005278:	f003 0310 	and.w	r3, r3, #16
 800527c:	2b00      	cmp	r3, #0
 800527e:	f000 809b 	beq.w	80053b8 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8005282:	6a3b      	ldr	r3, [r7, #32]
 8005284:	f003 0310 	and.w	r3, r3, #16
 8005288:	2b00      	cmp	r3, #0
 800528a:	f000 8095 	beq.w	80053b8 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800528e:	2300      	movs	r3, #0
 8005290:	60fb      	str	r3, [r7, #12]
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	60fb      	str	r3, [r7, #12]
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	685b      	ldr	r3, [r3, #4]
 80052a0:	60fb      	str	r3, [r7, #12]
 80052a2:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	695b      	ldr	r3, [r3, #20]
 80052aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d04e      	beq.n	8005350 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	685b      	ldr	r3, [r3, #4]
 80052ba:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 80052bc:	8a3b      	ldrh	r3, [r7, #16]
 80052be:	2b00      	cmp	r3, #0
 80052c0:	f000 8098 	beq.w	80053f4 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80052c8:	8a3a      	ldrh	r2, [r7, #16]
 80052ca:	429a      	cmp	r2, r3
 80052cc:	f080 8092 	bcs.w	80053f4 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	8a3a      	ldrh	r2, [r7, #16]
 80052d4:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052da:	699b      	ldr	r3, [r3, #24]
 80052dc:	2b20      	cmp	r3, #32
 80052de:	d02b      	beq.n	8005338 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	68da      	ldr	r2, [r3, #12]
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80052ee:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	695a      	ldr	r2, [r3, #20]
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f022 0201 	bic.w	r2, r2, #1
 80052fe:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	695a      	ldr	r2, [r3, #20]
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800530e:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2220      	movs	r2, #32
 8005314:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2200      	movs	r2, #0
 800531c:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	68da      	ldr	r2, [r3, #12]
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	f022 0210 	bic.w	r2, r2, #16
 800532c:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005332:	4618      	mov	r0, r3
 8005334:	f7fd fc4d 	bl	8002bd2 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005340:	b29b      	uxth	r3, r3
 8005342:	1ad3      	subs	r3, r2, r3
 8005344:	b29b      	uxth	r3, r3
 8005346:	4619      	mov	r1, r3
 8005348:	6878      	ldr	r0, [r7, #4]
 800534a:	f000 f864 	bl	8005416 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800534e:	e051      	b.n	80053f4 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005358:	b29b      	uxth	r3, r3
 800535a:	1ad3      	subs	r3, r2, r3
 800535c:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005362:	b29b      	uxth	r3, r3
 8005364:	2b00      	cmp	r3, #0
 8005366:	d047      	beq.n	80053f8 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8005368:	8a7b      	ldrh	r3, [r7, #18]
 800536a:	2b00      	cmp	r3, #0
 800536c:	d044      	beq.n	80053f8 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	68da      	ldr	r2, [r3, #12]
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800537c:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	695a      	ldr	r2, [r3, #20]
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f022 0201 	bic.w	r2, r2, #1
 800538c:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	2220      	movs	r2, #32
 8005392:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	2200      	movs	r2, #0
 800539a:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	68da      	ldr	r2, [r3, #12]
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	f022 0210 	bic.w	r2, r2, #16
 80053aa:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80053ac:	8a7b      	ldrh	r3, [r7, #18]
 80053ae:	4619      	mov	r1, r3
 80053b0:	6878      	ldr	r0, [r7, #4]
 80053b2:	f000 f830 	bl	8005416 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80053b6:	e01f      	b.n	80053f8 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80053b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d008      	beq.n	80053d4 <HAL_UART_IRQHandler+0x324>
 80053c2:	6a3b      	ldr	r3, [r7, #32]
 80053c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d003      	beq.n	80053d4 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 80053cc:	6878      	ldr	r0, [r7, #4]
 80053ce:	f000 f8c3 	bl	8005558 <UART_Transmit_IT>
    return;
 80053d2:	e012      	b.n	80053fa <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80053d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d00d      	beq.n	80053fa <HAL_UART_IRQHandler+0x34a>
 80053de:	6a3b      	ldr	r3, [r7, #32]
 80053e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d008      	beq.n	80053fa <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 80053e8:	6878      	ldr	r0, [r7, #4]
 80053ea:	f000 f904 	bl	80055f6 <UART_EndTransmit_IT>
    return;
 80053ee:	e004      	b.n	80053fa <HAL_UART_IRQHandler+0x34a>
    return;
 80053f0:	bf00      	nop
 80053f2:	e002      	b.n	80053fa <HAL_UART_IRQHandler+0x34a>
      return;
 80053f4:	bf00      	nop
 80053f6:	e000      	b.n	80053fa <HAL_UART_IRQHandler+0x34a>
      return;
 80053f8:	bf00      	nop
  }
}
 80053fa:	3728      	adds	r7, #40	; 0x28
 80053fc:	46bd      	mov	sp, r7
 80053fe:	bd80      	pop	{r7, pc}
 8005400:	08005531 	.word	0x08005531

08005404 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005404:	b480      	push	{r7}
 8005406:	b083      	sub	sp, #12
 8005408:	af00      	add	r7, sp, #0
 800540a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800540c:	bf00      	nop
 800540e:	370c      	adds	r7, #12
 8005410:	46bd      	mov	sp, r7
 8005412:	bc80      	pop	{r7}
 8005414:	4770      	bx	lr

08005416 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005416:	b480      	push	{r7}
 8005418:	b083      	sub	sp, #12
 800541a:	af00      	add	r7, sp, #0
 800541c:	6078      	str	r0, [r7, #4]
 800541e:	460b      	mov	r3, r1
 8005420:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005422:	bf00      	nop
 8005424:	370c      	adds	r7, #12
 8005426:	46bd      	mov	sp, r7
 8005428:	bc80      	pop	{r7}
 800542a:	4770      	bx	lr

0800542c <HAL_UART_GetState>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(UART_HandleTypeDef *huart)
{
 800542c:	b480      	push	{r7}
 800542e:	b085      	sub	sp, #20
 8005430:	af00      	add	r7, sp, #0
 8005432:	6078      	str	r0, [r7, #4]
  uint32_t temp1 = 0x00U, temp2 = 0x00U;
 8005434:	2300      	movs	r3, #0
 8005436:	60fb      	str	r3, [r7, #12]
 8005438:	2300      	movs	r3, #0
 800543a:	60bb      	str	r3, [r7, #8]
  temp1 = huart->gState;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005442:	b2db      	uxtb	r3, r3
 8005444:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800544c:	b2db      	uxtb	r3, r3
 800544e:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	b2da      	uxtb	r2, r3
 8005454:	68bb      	ldr	r3, [r7, #8]
 8005456:	b2db      	uxtb	r3, r3
 8005458:	4313      	orrs	r3, r2
 800545a:	b2db      	uxtb	r3, r3
}
 800545c:	4618      	mov	r0, r3
 800545e:	3714      	adds	r7, #20
 8005460:	46bd      	mov	sp, r7
 8005462:	bc80      	pop	{r7}
 8005464:	4770      	bx	lr

08005466 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005466:	b480      	push	{r7}
 8005468:	b085      	sub	sp, #20
 800546a:	af00      	add	r7, sp, #0
 800546c:	60f8      	str	r0, [r7, #12]
 800546e:	60b9      	str	r1, [r7, #8]
 8005470:	4613      	mov	r3, r2
 8005472:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	68ba      	ldr	r2, [r7, #8]
 8005478:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	88fa      	ldrh	r2, [r7, #6]
 800547e:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	88fa      	ldrh	r2, [r7, #6]
 8005484:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	2200      	movs	r2, #0
 800548a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	2222      	movs	r2, #34	; 0x22
 8005490:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	2200      	movs	r2, #0
 8005498:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	68da      	ldr	r2, [r3, #12]
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80054aa:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	695a      	ldr	r2, [r3, #20]
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	f042 0201 	orr.w	r2, r2, #1
 80054ba:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	68da      	ldr	r2, [r3, #12]
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	f042 0220 	orr.w	r2, r2, #32
 80054ca:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80054cc:	2300      	movs	r3, #0
}
 80054ce:	4618      	mov	r0, r3
 80054d0:	3714      	adds	r7, #20
 80054d2:	46bd      	mov	sp, r7
 80054d4:	bc80      	pop	{r7}
 80054d6:	4770      	bx	lr

080054d8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80054d8:	b480      	push	{r7}
 80054da:	b083      	sub	sp, #12
 80054dc:	af00      	add	r7, sp, #0
 80054de:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	68da      	ldr	r2, [r3, #12]
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80054ee:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	695a      	ldr	r2, [r3, #20]
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f022 0201 	bic.w	r2, r2, #1
 80054fe:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005504:	2b01      	cmp	r3, #1
 8005506:	d107      	bne.n	8005518 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	68da      	ldr	r2, [r3, #12]
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	f022 0210 	bic.w	r2, r2, #16
 8005516:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	2220      	movs	r2, #32
 800551c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	2200      	movs	r2, #0
 8005524:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005526:	bf00      	nop
 8005528:	370c      	adds	r7, #12
 800552a:	46bd      	mov	sp, r7
 800552c:	bc80      	pop	{r7}
 800552e:	4770      	bx	lr

08005530 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005530:	b580      	push	{r7, lr}
 8005532:	b084      	sub	sp, #16
 8005534:	af00      	add	r7, sp, #0
 8005536:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800553c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	2200      	movs	r2, #0
 8005542:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	2200      	movs	r2, #0
 8005548:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800554a:	68f8      	ldr	r0, [r7, #12]
 800554c:	f7ff ff5a 	bl	8005404 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005550:	bf00      	nop
 8005552:	3710      	adds	r7, #16
 8005554:	46bd      	mov	sp, r7
 8005556:	bd80      	pop	{r7, pc}

08005558 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005558:	b480      	push	{r7}
 800555a:	b085      	sub	sp, #20
 800555c:	af00      	add	r7, sp, #0
 800555e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005566:	b2db      	uxtb	r3, r3
 8005568:	2b21      	cmp	r3, #33	; 0x21
 800556a:	d13e      	bne.n	80055ea <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	689b      	ldr	r3, [r3, #8]
 8005570:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005574:	d114      	bne.n	80055a0 <UART_Transmit_IT+0x48>
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	691b      	ldr	r3, [r3, #16]
 800557a:	2b00      	cmp	r3, #0
 800557c:	d110      	bne.n	80055a0 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	6a1b      	ldr	r3, [r3, #32]
 8005582:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	881b      	ldrh	r3, [r3, #0]
 8005588:	461a      	mov	r2, r3
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005592:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	6a1b      	ldr	r3, [r3, #32]
 8005598:	1c9a      	adds	r2, r3, #2
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	621a      	str	r2, [r3, #32]
 800559e:	e008      	b.n	80055b2 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	6a1b      	ldr	r3, [r3, #32]
 80055a4:	1c59      	adds	r1, r3, #1
 80055a6:	687a      	ldr	r2, [r7, #4]
 80055a8:	6211      	str	r1, [r2, #32]
 80055aa:	781a      	ldrb	r2, [r3, #0]
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80055b6:	b29b      	uxth	r3, r3
 80055b8:	3b01      	subs	r3, #1
 80055ba:	b29b      	uxth	r3, r3
 80055bc:	687a      	ldr	r2, [r7, #4]
 80055be:	4619      	mov	r1, r3
 80055c0:	84d1      	strh	r1, [r2, #38]	; 0x26
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d10f      	bne.n	80055e6 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	68da      	ldr	r2, [r3, #12]
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80055d4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	68da      	ldr	r2, [r3, #12]
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80055e4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80055e6:	2300      	movs	r3, #0
 80055e8:	e000      	b.n	80055ec <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80055ea:	2302      	movs	r3, #2
  }
}
 80055ec:	4618      	mov	r0, r3
 80055ee:	3714      	adds	r7, #20
 80055f0:	46bd      	mov	sp, r7
 80055f2:	bc80      	pop	{r7}
 80055f4:	4770      	bx	lr

080055f6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80055f6:	b580      	push	{r7, lr}
 80055f8:	b082      	sub	sp, #8
 80055fa:	af00      	add	r7, sp, #0
 80055fc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	68da      	ldr	r2, [r3, #12]
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800560c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	2220      	movs	r2, #32
 8005612:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005616:	6878      	ldr	r0, [r7, #4]
 8005618:	f7fc fe08 	bl	800222c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800561c:	2300      	movs	r3, #0
}
 800561e:	4618      	mov	r0, r3
 8005620:	3708      	adds	r7, #8
 8005622:	46bd      	mov	sp, r7
 8005624:	bd80      	pop	{r7, pc}

08005626 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005626:	b580      	push	{r7, lr}
 8005628:	b086      	sub	sp, #24
 800562a:	af00      	add	r7, sp, #0
 800562c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005634:	b2db      	uxtb	r3, r3
 8005636:	2b22      	cmp	r3, #34	; 0x22
 8005638:	f040 8099 	bne.w	800576e <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	689b      	ldr	r3, [r3, #8]
 8005640:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005644:	d117      	bne.n	8005676 <UART_Receive_IT+0x50>
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	691b      	ldr	r3, [r3, #16]
 800564a:	2b00      	cmp	r3, #0
 800564c:	d113      	bne.n	8005676 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800564e:	2300      	movs	r3, #0
 8005650:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005656:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	685b      	ldr	r3, [r3, #4]
 800565e:	b29b      	uxth	r3, r3
 8005660:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005664:	b29a      	uxth	r2, r3
 8005666:	693b      	ldr	r3, [r7, #16]
 8005668:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800566e:	1c9a      	adds	r2, r3, #2
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	629a      	str	r2, [r3, #40]	; 0x28
 8005674:	e026      	b.n	80056c4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800567a:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 800567c:	2300      	movs	r3, #0
 800567e:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	689b      	ldr	r3, [r3, #8]
 8005684:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005688:	d007      	beq.n	800569a <UART_Receive_IT+0x74>
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	689b      	ldr	r3, [r3, #8]
 800568e:	2b00      	cmp	r3, #0
 8005690:	d10a      	bne.n	80056a8 <UART_Receive_IT+0x82>
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	691b      	ldr	r3, [r3, #16]
 8005696:	2b00      	cmp	r3, #0
 8005698:	d106      	bne.n	80056a8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	685b      	ldr	r3, [r3, #4]
 80056a0:	b2da      	uxtb	r2, r3
 80056a2:	697b      	ldr	r3, [r7, #20]
 80056a4:	701a      	strb	r2, [r3, #0]
 80056a6:	e008      	b.n	80056ba <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	685b      	ldr	r3, [r3, #4]
 80056ae:	b2db      	uxtb	r3, r3
 80056b0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80056b4:	b2da      	uxtb	r2, r3
 80056b6:	697b      	ldr	r3, [r7, #20]
 80056b8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056be:	1c5a      	adds	r2, r3, #1
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80056c8:	b29b      	uxth	r3, r3
 80056ca:	3b01      	subs	r3, #1
 80056cc:	b29b      	uxth	r3, r3
 80056ce:	687a      	ldr	r2, [r7, #4]
 80056d0:	4619      	mov	r1, r3
 80056d2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d148      	bne.n	800576a <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	68da      	ldr	r2, [r3, #12]
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	f022 0220 	bic.w	r2, r2, #32
 80056e6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	68da      	ldr	r2, [r3, #12]
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80056f6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	695a      	ldr	r2, [r3, #20]
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	f022 0201 	bic.w	r2, r2, #1
 8005706:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	2220      	movs	r2, #32
 800570c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005714:	2b01      	cmp	r3, #1
 8005716:	d123      	bne.n	8005760 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2200      	movs	r2, #0
 800571c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	68da      	ldr	r2, [r3, #12]
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	f022 0210 	bic.w	r2, r2, #16
 800572c:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f003 0310 	and.w	r3, r3, #16
 8005738:	2b10      	cmp	r3, #16
 800573a:	d10a      	bne.n	8005752 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800573c:	2300      	movs	r3, #0
 800573e:	60fb      	str	r3, [r7, #12]
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	60fb      	str	r3, [r7, #12]
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	685b      	ldr	r3, [r3, #4]
 800574e:	60fb      	str	r3, [r7, #12]
 8005750:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005756:	4619      	mov	r1, r3
 8005758:	6878      	ldr	r0, [r7, #4]
 800575a:	f7ff fe5c 	bl	8005416 <HAL_UARTEx_RxEventCallback>
 800575e:	e002      	b.n	8005766 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8005760:	6878      	ldr	r0, [r7, #4]
 8005762:	f7fc fd27 	bl	80021b4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005766:	2300      	movs	r3, #0
 8005768:	e002      	b.n	8005770 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 800576a:	2300      	movs	r3, #0
 800576c:	e000      	b.n	8005770 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 800576e:	2302      	movs	r3, #2
  }
}
 8005770:	4618      	mov	r0, r3
 8005772:	3718      	adds	r7, #24
 8005774:	46bd      	mov	sp, r7
 8005776:	bd80      	pop	{r7, pc}

08005778 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005778:	b580      	push	{r7, lr}
 800577a:	b084      	sub	sp, #16
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	691b      	ldr	r3, [r3, #16]
 8005786:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	68da      	ldr	r2, [r3, #12]
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	430a      	orrs	r2, r1
 8005794:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	689a      	ldr	r2, [r3, #8]
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	691b      	ldr	r3, [r3, #16]
 800579e:	431a      	orrs	r2, r3
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	695b      	ldr	r3, [r3, #20]
 80057a4:	4313      	orrs	r3, r2
 80057a6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	68db      	ldr	r3, [r3, #12]
 80057ae:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80057b2:	f023 030c 	bic.w	r3, r3, #12
 80057b6:	687a      	ldr	r2, [r7, #4]
 80057b8:	6812      	ldr	r2, [r2, #0]
 80057ba:	68b9      	ldr	r1, [r7, #8]
 80057bc:	430b      	orrs	r3, r1
 80057be:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	695b      	ldr	r3, [r3, #20]
 80057c6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	699a      	ldr	r2, [r3, #24]
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	430a      	orrs	r2, r1
 80057d4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	4a2c      	ldr	r2, [pc, #176]	; (800588c <UART_SetConfig+0x114>)
 80057dc:	4293      	cmp	r3, r2
 80057de:	d103      	bne.n	80057e8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80057e0:	f7fe fa46 	bl	8003c70 <HAL_RCC_GetPCLK2Freq>
 80057e4:	60f8      	str	r0, [r7, #12]
 80057e6:	e002      	b.n	80057ee <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80057e8:	f7fe fa2e 	bl	8003c48 <HAL_RCC_GetPCLK1Freq>
 80057ec:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80057ee:	68fa      	ldr	r2, [r7, #12]
 80057f0:	4613      	mov	r3, r2
 80057f2:	009b      	lsls	r3, r3, #2
 80057f4:	4413      	add	r3, r2
 80057f6:	009a      	lsls	r2, r3, #2
 80057f8:	441a      	add	r2, r3
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	685b      	ldr	r3, [r3, #4]
 80057fe:	009b      	lsls	r3, r3, #2
 8005800:	fbb2 f3f3 	udiv	r3, r2, r3
 8005804:	4a22      	ldr	r2, [pc, #136]	; (8005890 <UART_SetConfig+0x118>)
 8005806:	fba2 2303 	umull	r2, r3, r2, r3
 800580a:	095b      	lsrs	r3, r3, #5
 800580c:	0119      	lsls	r1, r3, #4
 800580e:	68fa      	ldr	r2, [r7, #12]
 8005810:	4613      	mov	r3, r2
 8005812:	009b      	lsls	r3, r3, #2
 8005814:	4413      	add	r3, r2
 8005816:	009a      	lsls	r2, r3, #2
 8005818:	441a      	add	r2, r3
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	685b      	ldr	r3, [r3, #4]
 800581e:	009b      	lsls	r3, r3, #2
 8005820:	fbb2 f2f3 	udiv	r2, r2, r3
 8005824:	4b1a      	ldr	r3, [pc, #104]	; (8005890 <UART_SetConfig+0x118>)
 8005826:	fba3 0302 	umull	r0, r3, r3, r2
 800582a:	095b      	lsrs	r3, r3, #5
 800582c:	2064      	movs	r0, #100	; 0x64
 800582e:	fb00 f303 	mul.w	r3, r0, r3
 8005832:	1ad3      	subs	r3, r2, r3
 8005834:	011b      	lsls	r3, r3, #4
 8005836:	3332      	adds	r3, #50	; 0x32
 8005838:	4a15      	ldr	r2, [pc, #84]	; (8005890 <UART_SetConfig+0x118>)
 800583a:	fba2 2303 	umull	r2, r3, r2, r3
 800583e:	095b      	lsrs	r3, r3, #5
 8005840:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005844:	4419      	add	r1, r3
 8005846:	68fa      	ldr	r2, [r7, #12]
 8005848:	4613      	mov	r3, r2
 800584a:	009b      	lsls	r3, r3, #2
 800584c:	4413      	add	r3, r2
 800584e:	009a      	lsls	r2, r3, #2
 8005850:	441a      	add	r2, r3
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	685b      	ldr	r3, [r3, #4]
 8005856:	009b      	lsls	r3, r3, #2
 8005858:	fbb2 f2f3 	udiv	r2, r2, r3
 800585c:	4b0c      	ldr	r3, [pc, #48]	; (8005890 <UART_SetConfig+0x118>)
 800585e:	fba3 0302 	umull	r0, r3, r3, r2
 8005862:	095b      	lsrs	r3, r3, #5
 8005864:	2064      	movs	r0, #100	; 0x64
 8005866:	fb00 f303 	mul.w	r3, r0, r3
 800586a:	1ad3      	subs	r3, r2, r3
 800586c:	011b      	lsls	r3, r3, #4
 800586e:	3332      	adds	r3, #50	; 0x32
 8005870:	4a07      	ldr	r2, [pc, #28]	; (8005890 <UART_SetConfig+0x118>)
 8005872:	fba2 2303 	umull	r2, r3, r2, r3
 8005876:	095b      	lsrs	r3, r3, #5
 8005878:	f003 020f 	and.w	r2, r3, #15
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	440a      	add	r2, r1
 8005882:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005884:	bf00      	nop
 8005886:	3710      	adds	r7, #16
 8005888:	46bd      	mov	sp, r7
 800588a:	bd80      	pop	{r7, pc}
 800588c:	40013800 	.word	0x40013800
 8005890:	51eb851f 	.word	0x51eb851f

08005894 <atoi>:
 8005894:	220a      	movs	r2, #10
 8005896:	2100      	movs	r1, #0
 8005898:	f000 b8ae 	b.w	80059f8 <strtol>

0800589c <__errno>:
 800589c:	4b01      	ldr	r3, [pc, #4]	; (80058a4 <__errno+0x8>)
 800589e:	6818      	ldr	r0, [r3, #0]
 80058a0:	4770      	bx	lr
 80058a2:	bf00      	nop
 80058a4:	20000410 	.word	0x20000410

080058a8 <__libc_init_array>:
 80058a8:	b570      	push	{r4, r5, r6, lr}
 80058aa:	2600      	movs	r6, #0
 80058ac:	4d0c      	ldr	r5, [pc, #48]	; (80058e0 <__libc_init_array+0x38>)
 80058ae:	4c0d      	ldr	r4, [pc, #52]	; (80058e4 <__libc_init_array+0x3c>)
 80058b0:	1b64      	subs	r4, r4, r5
 80058b2:	10a4      	asrs	r4, r4, #2
 80058b4:	42a6      	cmp	r6, r4
 80058b6:	d109      	bne.n	80058cc <__libc_init_array+0x24>
 80058b8:	f000 f8a8 	bl	8005a0c <_init>
 80058bc:	2600      	movs	r6, #0
 80058be:	4d0a      	ldr	r5, [pc, #40]	; (80058e8 <__libc_init_array+0x40>)
 80058c0:	4c0a      	ldr	r4, [pc, #40]	; (80058ec <__libc_init_array+0x44>)
 80058c2:	1b64      	subs	r4, r4, r5
 80058c4:	10a4      	asrs	r4, r4, #2
 80058c6:	42a6      	cmp	r6, r4
 80058c8:	d105      	bne.n	80058d6 <__libc_init_array+0x2e>
 80058ca:	bd70      	pop	{r4, r5, r6, pc}
 80058cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80058d0:	4798      	blx	r3
 80058d2:	3601      	adds	r6, #1
 80058d4:	e7ee      	b.n	80058b4 <__libc_init_array+0xc>
 80058d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80058da:	4798      	blx	r3
 80058dc:	3601      	adds	r6, #1
 80058de:	e7f2      	b.n	80058c6 <__libc_init_array+0x1e>
 80058e0:	08005b50 	.word	0x08005b50
 80058e4:	08005b50 	.word	0x08005b50
 80058e8:	08005b50 	.word	0x08005b50
 80058ec:	08005b58 	.word	0x08005b58

080058f0 <memset>:
 80058f0:	4603      	mov	r3, r0
 80058f2:	4402      	add	r2, r0
 80058f4:	4293      	cmp	r3, r2
 80058f6:	d100      	bne.n	80058fa <memset+0xa>
 80058f8:	4770      	bx	lr
 80058fa:	f803 1b01 	strb.w	r1, [r3], #1
 80058fe:	e7f9      	b.n	80058f4 <memset+0x4>

08005900 <_strtol_l.constprop.0>:
 8005900:	2b01      	cmp	r3, #1
 8005902:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005906:	4680      	mov	r8, r0
 8005908:	d001      	beq.n	800590e <_strtol_l.constprop.0+0xe>
 800590a:	2b24      	cmp	r3, #36	; 0x24
 800590c:	d906      	bls.n	800591c <_strtol_l.constprop.0+0x1c>
 800590e:	f7ff ffc5 	bl	800589c <__errno>
 8005912:	2316      	movs	r3, #22
 8005914:	6003      	str	r3, [r0, #0]
 8005916:	2000      	movs	r0, #0
 8005918:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800591c:	460d      	mov	r5, r1
 800591e:	4f35      	ldr	r7, [pc, #212]	; (80059f4 <_strtol_l.constprop.0+0xf4>)
 8005920:	4628      	mov	r0, r5
 8005922:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005926:	5de6      	ldrb	r6, [r4, r7]
 8005928:	f016 0608 	ands.w	r6, r6, #8
 800592c:	d1f8      	bne.n	8005920 <_strtol_l.constprop.0+0x20>
 800592e:	2c2d      	cmp	r4, #45	; 0x2d
 8005930:	d12f      	bne.n	8005992 <_strtol_l.constprop.0+0x92>
 8005932:	2601      	movs	r6, #1
 8005934:	782c      	ldrb	r4, [r5, #0]
 8005936:	1c85      	adds	r5, r0, #2
 8005938:	2b00      	cmp	r3, #0
 800593a:	d057      	beq.n	80059ec <_strtol_l.constprop.0+0xec>
 800593c:	2b10      	cmp	r3, #16
 800593e:	d109      	bne.n	8005954 <_strtol_l.constprop.0+0x54>
 8005940:	2c30      	cmp	r4, #48	; 0x30
 8005942:	d107      	bne.n	8005954 <_strtol_l.constprop.0+0x54>
 8005944:	7828      	ldrb	r0, [r5, #0]
 8005946:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800594a:	2858      	cmp	r0, #88	; 0x58
 800594c:	d149      	bne.n	80059e2 <_strtol_l.constprop.0+0xe2>
 800594e:	2310      	movs	r3, #16
 8005950:	786c      	ldrb	r4, [r5, #1]
 8005952:	3502      	adds	r5, #2
 8005954:	2700      	movs	r7, #0
 8005956:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 800595a:	f10e 3eff 	add.w	lr, lr, #4294967295
 800595e:	fbbe f9f3 	udiv	r9, lr, r3
 8005962:	4638      	mov	r0, r7
 8005964:	fb03 ea19 	mls	sl, r3, r9, lr
 8005968:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800596c:	f1bc 0f09 	cmp.w	ip, #9
 8005970:	d814      	bhi.n	800599c <_strtol_l.constprop.0+0x9c>
 8005972:	4664      	mov	r4, ip
 8005974:	42a3      	cmp	r3, r4
 8005976:	dd22      	ble.n	80059be <_strtol_l.constprop.0+0xbe>
 8005978:	2f00      	cmp	r7, #0
 800597a:	db1d      	blt.n	80059b8 <_strtol_l.constprop.0+0xb8>
 800597c:	4581      	cmp	r9, r0
 800597e:	d31b      	bcc.n	80059b8 <_strtol_l.constprop.0+0xb8>
 8005980:	d101      	bne.n	8005986 <_strtol_l.constprop.0+0x86>
 8005982:	45a2      	cmp	sl, r4
 8005984:	db18      	blt.n	80059b8 <_strtol_l.constprop.0+0xb8>
 8005986:	2701      	movs	r7, #1
 8005988:	fb00 4003 	mla	r0, r0, r3, r4
 800598c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005990:	e7ea      	b.n	8005968 <_strtol_l.constprop.0+0x68>
 8005992:	2c2b      	cmp	r4, #43	; 0x2b
 8005994:	bf04      	itt	eq
 8005996:	782c      	ldrbeq	r4, [r5, #0]
 8005998:	1c85      	addeq	r5, r0, #2
 800599a:	e7cd      	b.n	8005938 <_strtol_l.constprop.0+0x38>
 800599c:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 80059a0:	f1bc 0f19 	cmp.w	ip, #25
 80059a4:	d801      	bhi.n	80059aa <_strtol_l.constprop.0+0xaa>
 80059a6:	3c37      	subs	r4, #55	; 0x37
 80059a8:	e7e4      	b.n	8005974 <_strtol_l.constprop.0+0x74>
 80059aa:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 80059ae:	f1bc 0f19 	cmp.w	ip, #25
 80059b2:	d804      	bhi.n	80059be <_strtol_l.constprop.0+0xbe>
 80059b4:	3c57      	subs	r4, #87	; 0x57
 80059b6:	e7dd      	b.n	8005974 <_strtol_l.constprop.0+0x74>
 80059b8:	f04f 37ff 	mov.w	r7, #4294967295
 80059bc:	e7e6      	b.n	800598c <_strtol_l.constprop.0+0x8c>
 80059be:	2f00      	cmp	r7, #0
 80059c0:	da07      	bge.n	80059d2 <_strtol_l.constprop.0+0xd2>
 80059c2:	2322      	movs	r3, #34	; 0x22
 80059c4:	4670      	mov	r0, lr
 80059c6:	f8c8 3000 	str.w	r3, [r8]
 80059ca:	2a00      	cmp	r2, #0
 80059cc:	d0a4      	beq.n	8005918 <_strtol_l.constprop.0+0x18>
 80059ce:	1e69      	subs	r1, r5, #1
 80059d0:	e005      	b.n	80059de <_strtol_l.constprop.0+0xde>
 80059d2:	b106      	cbz	r6, 80059d6 <_strtol_l.constprop.0+0xd6>
 80059d4:	4240      	negs	r0, r0
 80059d6:	2a00      	cmp	r2, #0
 80059d8:	d09e      	beq.n	8005918 <_strtol_l.constprop.0+0x18>
 80059da:	2f00      	cmp	r7, #0
 80059dc:	d1f7      	bne.n	80059ce <_strtol_l.constprop.0+0xce>
 80059de:	6011      	str	r1, [r2, #0]
 80059e0:	e79a      	b.n	8005918 <_strtol_l.constprop.0+0x18>
 80059e2:	2430      	movs	r4, #48	; 0x30
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d1b5      	bne.n	8005954 <_strtol_l.constprop.0+0x54>
 80059e8:	2308      	movs	r3, #8
 80059ea:	e7b3      	b.n	8005954 <_strtol_l.constprop.0+0x54>
 80059ec:	2c30      	cmp	r4, #48	; 0x30
 80059ee:	d0a9      	beq.n	8005944 <_strtol_l.constprop.0+0x44>
 80059f0:	230a      	movs	r3, #10
 80059f2:	e7af      	b.n	8005954 <_strtol_l.constprop.0+0x54>
 80059f4:	08005a4d 	.word	0x08005a4d

080059f8 <strtol>:
 80059f8:	4613      	mov	r3, r2
 80059fa:	460a      	mov	r2, r1
 80059fc:	4601      	mov	r1, r0
 80059fe:	4802      	ldr	r0, [pc, #8]	; (8005a08 <strtol+0x10>)
 8005a00:	6800      	ldr	r0, [r0, #0]
 8005a02:	f7ff bf7d 	b.w	8005900 <_strtol_l.constprop.0>
 8005a06:	bf00      	nop
 8005a08:	20000410 	.word	0x20000410

08005a0c <_init>:
 8005a0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a0e:	bf00      	nop
 8005a10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005a12:	bc08      	pop	{r3}
 8005a14:	469e      	mov	lr, r3
 8005a16:	4770      	bx	lr

08005a18 <_fini>:
 8005a18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a1a:	bf00      	nop
 8005a1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005a1e:	bc08      	pop	{r3}
 8005a20:	469e      	mov	lr, r3
 8005a22:	4770      	bx	lr
