Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Fri Jan 12 13:24:39 2024
| Host         : mltop running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (12)
5. checking no_input_delay (2)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6)
------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (12)
-------------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   18          inf        0.000                      0                   18           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            shorty_next_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.219ns  (logic 1.587ns (21.984%)  route 5.632ns (78.016%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=1, routed)           4.956     6.419    reset_IBUF
    SLICE_X64Y29         LUT5 (Prop_lut5_I4_O)        0.124     6.543 r  shorty_next[5]_i_1/O
                         net (fo=6, routed)           0.675     7.219    shorty_next[5]_i_1_n_0
    SLICE_X65Y29         FDRE                                         r  shorty_next_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            shorty_next_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.219ns  (logic 1.587ns (21.984%)  route 5.632ns (78.016%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=1, routed)           4.956     6.419    reset_IBUF
    SLICE_X64Y29         LUT5 (Prop_lut5_I4_O)        0.124     6.543 r  shorty_next[5]_i_1/O
                         net (fo=6, routed)           0.675     7.219    shorty_next[5]_i_1_n_0
    SLICE_X65Y29         FDRE                                         r  shorty_next_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            shorty_next_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.219ns  (logic 1.587ns (21.984%)  route 5.632ns (78.016%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=1, routed)           4.956     6.419    reset_IBUF
    SLICE_X64Y29         LUT5 (Prop_lut5_I4_O)        0.124     6.543 r  shorty_next[5]_i_1/O
                         net (fo=6, routed)           0.675     7.219    shorty_next[5]_i_1_n_0
    SLICE_X65Y29         FDRE                                         r  shorty_next_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            shorty_next_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.219ns  (logic 1.587ns (21.984%)  route 5.632ns (78.016%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=1, routed)           4.956     6.419    reset_IBUF
    SLICE_X64Y29         LUT5 (Prop_lut5_I4_O)        0.124     6.543 r  shorty_next[5]_i_1/O
                         net (fo=6, routed)           0.675     7.219    shorty_next[5]_i_1_n_0
    SLICE_X64Y29         FDRE                                         r  shorty_next_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            shorty_next_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.219ns  (logic 1.587ns (21.984%)  route 5.632ns (78.016%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=1, routed)           4.956     6.419    reset_IBUF
    SLICE_X64Y29         LUT5 (Prop_lut5_I4_O)        0.124     6.543 r  shorty_next[5]_i_1/O
                         net (fo=6, routed)           0.675     7.219    shorty_next[5]_i_1_n_0
    SLICE_X65Y29         FDRE                                         r  shorty_next_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            shorty_next_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.219ns  (logic 1.587ns (21.984%)  route 5.632ns (78.016%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  reset_IBUF_inst/O
                         net (fo=1, routed)           4.956     6.419    reset_IBUF
    SLICE_X64Y29         LUT5 (Prop_lut5_I4_O)        0.124     6.543 r  shorty_next[5]_i_1/O
                         net (fo=6, routed)           0.675     7.219    shorty_next[5]_i_1_n_0
    SLICE_X64Y29         FDRE                                         r  shorty_next_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shorty_next_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.318ns  (logic 3.987ns (63.116%)  route 2.330ns (36.884%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE                         0.000     0.000 r  shorty_next_reg[4]/C
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  shorty_next_reg[4]/Q
                         net (fo=4, routed)           2.330     2.786    dout_OBUF[4]
    U7                   OBUF (Prop_obuf_I_O)         3.531     6.318 r  dout_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.318    dout[4]
    U7                                                                r  dout[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shorty_next_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.111ns  (logic 3.976ns (65.061%)  route 2.135ns (34.939%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE                         0.000     0.000 r  shorty_next_reg[0]/C
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  shorty_next_reg[0]/Q
                         net (fo=7, routed)           2.135     2.591    dout_OBUF[0]
    U5                   OBUF (Prop_obuf_I_O)         3.520     6.111 r  dout_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.111    dout[0]
    U5                                                                r  dout[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shorty_next_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.050ns  (logic 4.123ns (68.156%)  route 1.926ns (31.844%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE                         0.000     0.000 r  shorty_next_reg[2]/C
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  shorty_next_reg[2]/Q
                         net (fo=6, routed)           1.926     2.345    dout_OBUF[2]
    W6                   OBUF (Prop_obuf_I_O)         3.704     6.050 r  dout_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.050    dout[2]
    W6                                                                r  dout[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shorty_next_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dout[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.988ns  (logic 4.153ns (69.347%)  route 1.836ns (30.653%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE                         0.000     0.000 r  shorty_next_reg[3]/C
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  shorty_next_reg[3]/Q
                         net (fo=6, routed)           1.836     2.314    dout_OBUF[3]
    U3                   OBUF (Prop_obuf_I_O)         3.675     5.988 r  dout_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.988    dout[3]
    U3                                                                r  dout[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 shorty_next_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shorty_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.246ns (73.453%)  route 0.089ns (26.547%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE                         0.000     0.000 r  shorty_next_reg[3]/C
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  shorty_next_reg[3]/Q
                         net (fo=6, routed)           0.089     0.237    dout_OBUF[3]
    SLICE_X64Y29         LUT4 (Prop_lut4_I1_O)        0.098     0.335 r  shorty_next[5]_i_2/O
                         net (fo=1, routed)           0.000     0.335    shorty_next[5]_i_2_n_0
    SLICE_X64Y29         FDRE                                         r  shorty_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shorty_next_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shorty_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.186ns (52.774%)  route 0.166ns (47.226%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE                         0.000     0.000 r  shorty_next_reg[1]/C
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  shorty_next_reg[1]/Q
                         net (fo=6, routed)           0.166     0.307    dout_OBUF[1]
    SLICE_X65Y29         LUT6 (Prop_lut6_I0_O)        0.045     0.352 r  shorty_next[4]_i_1/O
                         net (fo=1, routed)           0.000     0.352    shorty_next[4]_i_1_n_0
    SLICE_X65Y29         FDRE                                         r  shorty_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shorty_next_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shorty_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.183ns (41.423%)  route 0.259ns (58.577%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE                         0.000     0.000 r  shorty_next_reg[0]/C
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  shorty_next_reg[0]/Q
                         net (fo=7, routed)           0.259     0.400    dout_OBUF[0]
    SLICE_X65Y29         LUT4 (Prop_lut4_I0_O)        0.042     0.442 r  shorty_next[2]_i_1/O
                         net (fo=1, routed)           0.000     0.442    shorty_next[2]_i_1_n_0
    SLICE_X65Y29         FDRE                                         r  shorty_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shorty_next_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shorty_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.444ns  (logic 0.186ns (41.919%)  route 0.258ns (58.081%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE                         0.000     0.000 r  shorty_next_reg[0]/C
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  shorty_next_reg[0]/Q
                         net (fo=7, routed)           0.258     0.399    dout_OBUF[0]
    SLICE_X65Y29         LUT1 (Prop_lut1_I0_O)        0.045     0.444 r  shorty_next[0]_i_1/O
                         net (fo=1, routed)           0.000     0.444    shorty_next[0]_i_1_n_0
    SLICE_X65Y29         FDRE                                         r  shorty_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shorty_next_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shorty_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.445ns  (logic 0.186ns (41.818%)  route 0.259ns (58.182%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE                         0.000     0.000 r  shorty_next_reg[0]/C
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  shorty_next_reg[0]/Q
                         net (fo=7, routed)           0.259     0.400    dout_OBUF[0]
    SLICE_X65Y29         LUT3 (Prop_lut3_I0_O)        0.045     0.445 r  shorty_next[1]_i_1/O
                         net (fo=1, routed)           0.000     0.445    shorty_next[1]_i_1_n_0
    SLICE_X65Y29         FDRE                                         r  shorty_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shorty_next_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shorty_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.561ns  (logic 0.184ns (32.826%)  route 0.377ns (67.174%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE                         0.000     0.000 r  shorty_next_reg[0]/C
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  shorty_next_reg[0]/Q
                         net (fo=7, routed)           0.261     0.402    dout_OBUF[0]
    SLICE_X65Y29         LUT5 (Prop_lut5_I1_O)        0.043     0.445 r  shorty_next[3]_i_1/O
                         net (fo=1, routed)           0.116     0.561    shorty_next[3]_i_1_n_0
    SLICE_X64Y29         FDRE                                         r  shorty_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shorty_next_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shorty_next_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.738ns  (logic 0.209ns (28.323%)  route 0.529ns (71.677%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE                         0.000     0.000 r  shorty_next_reg[5]/C
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  shorty_next_reg[5]/Q
                         net (fo=3, routed)           0.189     0.353    dout_OBUF[5]
    SLICE_X64Y29         LUT5 (Prop_lut5_I0_O)        0.045     0.398 r  shorty_next[5]_i_1/O
                         net (fo=6, routed)           0.340     0.738    shorty_next[5]_i_1_n_0
    SLICE_X65Y29         FDRE                                         r  shorty_next_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shorty_next_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shorty_next_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.738ns  (logic 0.209ns (28.323%)  route 0.529ns (71.677%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE                         0.000     0.000 r  shorty_next_reg[5]/C
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  shorty_next_reg[5]/Q
                         net (fo=3, routed)           0.189     0.353    dout_OBUF[5]
    SLICE_X64Y29         LUT5 (Prop_lut5_I0_O)        0.045     0.398 r  shorty_next[5]_i_1/O
                         net (fo=6, routed)           0.340     0.738    shorty_next[5]_i_1_n_0
    SLICE_X65Y29         FDRE                                         r  shorty_next_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shorty_next_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shorty_next_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.738ns  (logic 0.209ns (28.323%)  route 0.529ns (71.677%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE                         0.000     0.000 r  shorty_next_reg[5]/C
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  shorty_next_reg[5]/Q
                         net (fo=3, routed)           0.189     0.353    dout_OBUF[5]
    SLICE_X64Y29         LUT5 (Prop_lut5_I0_O)        0.045     0.398 r  shorty_next[5]_i_1/O
                         net (fo=6, routed)           0.340     0.738    shorty_next[5]_i_1_n_0
    SLICE_X65Y29         FDRE                                         r  shorty_next_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shorty_next_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            shorty_next_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.738ns  (logic 0.209ns (28.323%)  route 0.529ns (71.677%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE                         0.000     0.000 r  shorty_next_reg[5]/C
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  shorty_next_reg[5]/Q
                         net (fo=3, routed)           0.189     0.353    dout_OBUF[5]
    SLICE_X64Y29         LUT5 (Prop_lut5_I0_O)        0.045     0.398 r  shorty_next[5]_i_1/O
                         net (fo=6, routed)           0.340     0.738    shorty_next[5]_i_1_n_0
    SLICE_X64Y29         FDRE                                         r  shorty_next_reg[3]/R
  -------------------------------------------------------------------    -------------------





