#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x1357a74b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x135799f30 .scope module, "tb_e2e_simple" "tb_e2e_simple" 3 2;
 .timescale -9 -12;
P_0x13576aee0 .param/l "ARRAY_SIZE" 0 3 4, +C4<00000000000000000000000000000100>;
P_0x13576af20 .param/l "CLK" 0 3 3, +C4<00000000000000000000000000001010>;
P_0x13576af60 .param/l "OP_HALT" 1 3 55, C4<11111111>;
P_0x13576afa0 .param/l "OP_TENSOR" 1 3 54, C4<00000001>;
P_0x13576afe0 .param/l "SRAM_WIDTH" 0 3 5, +C4<00000000000000000000000100000000>;
v0x600001876c70_0 .net "axi_araddr", 39 0, L_0x600000129030;  1 drivers
v0x600001876d00_0 .net "axi_arlen", 7 0, L_0x6000001290a0;  1 drivers
v0x600001876d90_0 .var "axi_arready", 0 0;
v0x600001876e20_0 .net "axi_arvalid", 0 0, L_0x600000129180;  1 drivers
v0x600001876eb0_0 .net "axi_awaddr", 39 0, L_0x600000128d90;  1 drivers
v0x600001876f40_0 .net "axi_awlen", 7 0, L_0x600000128e00;  1 drivers
v0x600001876fd0_0 .var "axi_awready", 0 0;
v0x600001877060_0 .net "axi_awvalid", 0 0, L_0x600000128e70;  1 drivers
L_0x13809a968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000018770f0_0 .net "axi_bready", 0 0, L_0x13809a968;  1 drivers
v0x600001877180_0 .var "axi_bresp", 1 0;
v0x600001877210_0 .var "axi_bvalid", 0 0;
v0x6000018772a0_0 .var "axi_rdata", 255 0;
v0x600001877330_0 .var "axi_rlast", 0 0;
v0x6000018773c0_0 .net "axi_rready", 0 0, L_0x6000001291f0;  1 drivers
v0x600001877450_0 .var "axi_rvalid", 0 0;
v0x6000018774e0_0 .net "axi_wdata", 255 0, L_0x600000128ee0;  1 drivers
v0x600001877570_0 .net "axi_wlast", 0 0, L_0x600000128f50;  1 drivers
v0x600001877600_0 .var "axi_wready", 0 0;
v0x600001877690_0 .net "axi_wvalid", 0 0, L_0x600000128fc0;  1 drivers
v0x600001877720_0 .var "clk", 0 0;
v0x6000018777b0_0 .var "global_sync_in", 0 0;
v0x600001877840_0 .var/i "i", 31 0;
v0x6000018778d0_0 .var "noc_rx_addr", 19 0;
v0x600001877960_0 .var "noc_rx_data", 255 0;
v0x6000018779f0_0 .var "noc_rx_is_instr", 0 0;
v0x600001877a80_0 .net "noc_rx_ready", 0 0, L_0x600001b3ee40;  1 drivers
v0x600001877b10_0 .var "noc_rx_valid", 0 0;
L_0x13809a9f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001877ba0_0 .net "noc_tx_addr", 19 0, L_0x13809a9f8;  1 drivers
L_0x13809a9b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001877c30_0 .net "noc_tx_data", 255 0, L_0x13809a9b0;  1 drivers
v0x600001877cc0_0 .var "noc_tx_ready", 0 0;
L_0x13809aa40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001877d50_0 .net "noc_tx_valid", 0 0, L_0x13809aa40;  1 drivers
v0x600001877de0_0 .var "row0", 255 0;
v0x600001877e70_0 .var "row1", 255 0;
v0x600001877f00_0 .var "row2", 255 0;
v0x600001878000_0 .var "row3", 255 0;
v0x600001878090_0 .var "rst_n", 0 0;
v0x600001878120_0 .var "sync_grant", 0 0;
v0x6000018781b0_0 .net "sync_request", 0 0, L_0x600000124f50;  1 drivers
v0x600001878240_0 .net "tpc_busy", 0 0, L_0x600000125110;  1 drivers
v0x6000018782d0_0 .net "tpc_done", 0 0, L_0x600000124fc0;  1 drivers
v0x600001878360_0 .net "tpc_error", 0 0, L_0x600000124ee0;  1 drivers
v0x6000018783f0_0 .var "tpc_start", 0 0;
v0x600001878480_0 .var "tpc_start_pc", 19 0;
E_0x600003f6d8c0 .event negedge, v0x600001810090_0;
S_0x135794d40 .scope module, "dut" "tensor_processing_cluster" 3 38, 4 15 0, S_0x135799f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x136010000 .param/l "ACC_WIDTH" 0 4 19, +C4<00000000000000000000000000100000>;
P_0x136010040 .param/l "ARRAY_SIZE" 0 4 17, +C4<00000000000000000000000000000100>;
P_0x136010080 .param/l "DATA_WIDTH" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x1360100c0 .param/l "EXT_ADDR_W" 0 4 32, +C4<00000000000000000000000000101000>;
P_0x136010100 .param/l "EXT_DATA_W" 0 4 33, +C4<00000000000000000000000100000000>;
P_0x136010140 .param/l "MXU_COMPUTE" 1 4 250, C4<010>;
P_0x136010180 .param/l "MXU_DONE" 1 4 252, C4<100>;
P_0x1360101c0 .param/l "MXU_DRAIN" 1 4 251, C4<011>;
P_0x136010200 .param/l "MXU_IDLE" 1 4 248, C4<000>;
P_0x136010240 .param/l "MXU_LOAD_W" 1 4 249, C4<001>;
P_0x136010280 .param/l "SRAM_ADDR_W" 0 4 29, +C4<00000000000000000000000000010100>;
P_0x1360102c0 .param/l "SRAM_BANKS" 0 4 26, +C4<00000000000000000000000000000100>;
P_0x136010300 .param/l "SRAM_DEPTH" 0 4 27, +C4<00000000000000000000000100000000>;
P_0x136010340 .param/l "SRAM_WIDTH" 0 4 28, +C4<00000000000000000000000100000000>;
P_0x136010380 .param/l "TPC_ID" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x1360103c0 .param/l "VPU_DATA_W" 0 4 23, +C4<00000000000000000000000000010000>;
P_0x136010400 .param/l "VPU_LANES" 0 4 22, +C4<00000000000000000000000000010000>;
L_0x600000125ea0 .functor BUFZ 1, v0x6000018743f0_0, C4<0>, C4<0>, C4<0>;
L_0x600000128690 .functor OR 1, L_0x600001b3bca0, L_0x600001b3be80, C4<0>, C4<0>;
L_0x600000128700 .functor AND 1, L_0x600000128620, L_0x600000128690, C4<1>, C4<1>;
L_0x600000128770 .functor BUFZ 1, v0x600001875440_0, C4<0>, C4<0>, C4<0>;
L_0x6000001287e0 .functor BUFZ 1, v0x600001874f30_0, C4<0>, C4<0>, C4<0>;
L_0x6000001293b0 .functor AND 1, v0x600001877b10_0, L_0x600001b3ee40, C4<1>, C4<1>;
L_0x600000129420 .functor AND 1, L_0x6000001293b0, L_0x600001b3eee0, C4<1>, C4<1>;
v0x600001872370_0 .net *"_ivl_24", 19 0, L_0x600001b3b5c0;  1 drivers
L_0x13809a530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001872400_0 .net *"_ivl_27", 3 0, L_0x13809a530;  1 drivers
v0x600001872490_0 .net *"_ivl_28", 19 0, L_0x600001b3b660;  1 drivers
L_0x13809a578 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001872520_0 .net *"_ivl_31", 14 0, L_0x13809a578;  1 drivers
L_0x13809a5c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000018725b0_0 .net/2u *"_ivl_34", 2 0, L_0x13809a5c0;  1 drivers
v0x600001872640_0 .net *"_ivl_38", 19 0, L_0x600001b3b840;  1 drivers
L_0x13809a608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000018726d0_0 .net *"_ivl_41", 3 0, L_0x13809a608;  1 drivers
v0x600001872760_0 .net *"_ivl_42", 19 0, L_0x600001b3b8e0;  1 drivers
L_0x13809a650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000018727f0_0 .net *"_ivl_45", 3 0, L_0x13809a650;  1 drivers
L_0x13809a698 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001872880_0 .net/2u *"_ivl_48", 2 0, L_0x13809a698;  1 drivers
v0x600001872910_0 .net *"_ivl_52", 19 0, L_0x600001b3bac0;  1 drivers
L_0x13809a6e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000018729a0_0 .net *"_ivl_55", 3 0, L_0x13809a6e0;  1 drivers
v0x600001872a30_0 .net *"_ivl_56", 19 0, L_0x600001b3bb60;  1 drivers
L_0x13809a728 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001872ac0_0 .net *"_ivl_59", 3 0, L_0x13809a728;  1 drivers
L_0x13809a770 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x600001872b50_0 .net *"_ivl_63", 127 0, L_0x13809a770;  1 drivers
v0x600001872be0_0 .net *"_ivl_65", 127 0, L_0x600001b3bd40;  1 drivers
L_0x13809a7b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001872c70_0 .net/2u *"_ivl_68", 2 0, L_0x13809a7b8;  1 drivers
v0x600001872d00_0 .net *"_ivl_70", 0 0, L_0x600001b3bca0;  1 drivers
L_0x13809a800 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600001872d90_0 .net/2u *"_ivl_72", 2 0, L_0x13809a800;  1 drivers
v0x600001872e20_0 .net *"_ivl_74", 0 0, L_0x600001b3be80;  1 drivers
v0x600001872eb0_0 .net *"_ivl_77", 0 0, L_0x600000128690;  1 drivers
v0x600001872f40_0 .net *"_ivl_87", 0 0, L_0x6000001293b0;  1 drivers
v0x600001872fd0_0 .net *"_ivl_89", 0 0, L_0x600001b3eee0;  1 drivers
v0x600001873060_0 .var "act_data_d", 31 0;
v0x6000018730f0_0 .var "act_valid_d", 0 0;
v0x600001873180_0 .var "act_valid_d2", 0 0;
v0x600001873210_0 .net "axi_araddr", 39 0, L_0x600000129030;  alias, 1 drivers
v0x6000018732a0_0 .net "axi_arlen", 7 0, L_0x6000001290a0;  alias, 1 drivers
v0x600001873330_0 .net "axi_arready", 0 0, v0x600001876d90_0;  1 drivers
v0x6000018733c0_0 .net "axi_arvalid", 0 0, L_0x600000129180;  alias, 1 drivers
v0x600001873450_0 .net "axi_awaddr", 39 0, L_0x600000128d90;  alias, 1 drivers
v0x6000018734e0_0 .net "axi_awlen", 7 0, L_0x600000128e00;  alias, 1 drivers
v0x600001873570_0 .net "axi_awready", 0 0, v0x600001876fd0_0;  1 drivers
v0x600001873600_0 .net "axi_awvalid", 0 0, L_0x600000128e70;  alias, 1 drivers
v0x600001873690_0 .net "axi_bready", 0 0, L_0x13809a968;  alias, 1 drivers
v0x600001873720_0 .net "axi_bresp", 1 0, v0x600001877180_0;  1 drivers
v0x6000018737b0_0 .net "axi_bvalid", 0 0, v0x600001877210_0;  1 drivers
v0x600001873840_0 .net "axi_rdata", 255 0, v0x6000018772a0_0;  1 drivers
v0x6000018738d0_0 .net "axi_rlast", 0 0, v0x600001877330_0;  1 drivers
v0x600001873960_0 .net "axi_rready", 0 0, L_0x6000001291f0;  alias, 1 drivers
v0x6000018739f0_0 .net "axi_rvalid", 0 0, v0x600001877450_0;  1 drivers
v0x600001873a80_0 .net "axi_wdata", 255 0, L_0x600000128ee0;  alias, 1 drivers
v0x600001873b10_0 .net "axi_wlast", 0 0, L_0x600000128f50;  alias, 1 drivers
v0x600001873ba0_0 .net "axi_wready", 0 0, v0x600001877600_0;  1 drivers
v0x600001873c30_0 .net "axi_wvalid", 0 0, L_0x600000128fc0;  alias, 1 drivers
v0x600001873cc0_0 .net "clk", 0 0, v0x600001877720_0;  1 drivers
v0x600001873d50_0 .net "dma_lcp_done", 0 0, L_0x600000128b60;  1 drivers
v0x600001873de0_0 .net "dma_lcp_ready", 0 0, L_0x600001b3df40;  1 drivers
v0x600001873e70_0 .net "dma_sram_addr", 19 0, v0x600001810e10_0;  1 drivers
v0x600001873f00_0 .net "dma_sram_rdata", 255 0, L_0x600000129340;  1 drivers
v0x600001874000_0 .net "dma_sram_re", 0 0, L_0x600000128d20;  1 drivers
v0x600001874090_0 .net "dma_sram_ready", 0 0, L_0x600001b3eda0;  1 drivers
v0x600001874120_0 .net "dma_sram_wdata", 255 0, L_0x600000128c40;  1 drivers
v0x6000018741b0_0 .net "dma_sram_we", 0 0, L_0x600000128cb0;  1 drivers
v0x600001874240_0 .net "global_sync_in", 0 0, v0x6000018777b0_0;  1 drivers
v0x6000018742d0 .array "instr_mem", 4095 0, 127 0;
v0x600001874360_0 .var "instr_rdata_reg", 127 0;
v0x6000018743f0_0 .var "instr_valid_reg", 0 0;
v0x600001874480_0 .net "lcp_dma_cmd", 127 0, v0x600001812910_0;  1 drivers
v0x600001874510_0 .net "lcp_dma_valid", 0 0, L_0x6000001251f0;  1 drivers
v0x6000018745a0_0 .net "lcp_imem_addr", 19 0, L_0x600000125c70;  1 drivers
v0x600001874630_0 .net "lcp_imem_data", 127 0, v0x600001874360_0;  1 drivers
v0x6000018746c0_0 .net "lcp_imem_re", 0 0, L_0x600000125ce0;  1 drivers
v0x600001874750_0 .net "lcp_imem_valid", 0 0, L_0x600000125ea0;  1 drivers
v0x6000018747e0_0 .net "lcp_mxu_cmd", 127 0, v0x600001813600_0;  1 drivers
v0x600001874870_0 .net "lcp_mxu_valid", 0 0, L_0x600000125490;  1 drivers
v0x600001874900_0 .net "lcp_vpu_cmd", 127 0, v0x600001814240_0;  1 drivers
v0x600001874990_0 .net "lcp_vpu_valid", 0 0, L_0x6000001252d0;  1 drivers
v0x600001874a20_0 .net "mxu_a_addr", 19 0, L_0x600001b3b980;  1 drivers
v0x600001874ab0_0 .net "mxu_a_rdata", 255 0, L_0x600000129260;  1 drivers
v0x600001874b40_0 .net "mxu_a_re", 0 0, L_0x600001b3ba20;  1 drivers
v0x600001874bd0_0 .net "mxu_a_ready", 0 0, L_0x600001b3ec60;  1 drivers
v0x600001874c60_0 .net "mxu_cfg_k", 15 0, L_0x600001b35900;  1 drivers
v0x600001874cf0_0 .net "mxu_cfg_m", 15 0, L_0x600001b357c0;  1 drivers
v0x600001874d80_0 .net "mxu_cfg_n", 15 0, L_0x600001b35860;  1 drivers
v0x600001874e10_0 .var "mxu_col_cnt", 4 0;
v0x600001874ea0_0 .var "mxu_cycle_cnt", 15 0;
v0x600001874f30_0 .var "mxu_done_reg", 0 0;
v0x600001874fc0_0 .net "mxu_dst_addr", 15 0, L_0x600001b355e0;  1 drivers
v0x600001875050_0 .net "mxu_lcp_done", 0 0, L_0x6000001287e0;  1 drivers
v0x6000018750e0_0 .net "mxu_lcp_ready", 0 0, L_0x600000128770;  1 drivers
v0x600001875170_0 .net "mxu_o_addr", 19 0, L_0x600001b3bc00;  1 drivers
v0x600001875200_0 .net "mxu_o_ready", 0 0, L_0x600001b3ed00;  1 drivers
v0x600001875290_0 .net "mxu_o_wdata", 255 0, L_0x600001b3bde0;  1 drivers
v0x600001875320_0 .net "mxu_o_we", 0 0, L_0x600000128700;  1 drivers
v0x6000018753b0_0 .var "mxu_out_cnt", 15 0;
v0x600001875440_0 .var "mxu_ready_reg", 0 0;
v0x6000018754d0_0 .net "mxu_src0_addr", 15 0, L_0x600001b35680;  1 drivers
v0x600001875560_0 .net "mxu_src1_addr", 15 0, L_0x600001b35720;  1 drivers
v0x6000018755f0_0 .var "mxu_start_array", 0 0;
v0x600001875680_0 .var "mxu_start_array_d", 0 0;
v0x600001875710_0 .var "mxu_state", 2 0;
v0x6000018757a0_0 .net "mxu_subop", 7 0, L_0x600001b35540;  1 drivers
v0x600001875830_0 .net "mxu_w_addr", 19 0, L_0x600001b3b700;  1 drivers
v0x6000018758c0_0 .net "mxu_w_rdata", 255 0, v0x60000180f8d0_0;  1 drivers
v0x600001875950_0 .net "mxu_w_re", 0 0, L_0x600001b3b7a0;  1 drivers
v0x6000018759e0_0 .net "mxu_w_ready", 0 0, L_0x600001b3eb20;  1 drivers
v0x600001875a70_0 .net "noc_data_write", 0 0, L_0x600000129420;  1 drivers
v0x600001875b00_0 .net "noc_rx_addr", 19 0, v0x6000018778d0_0;  1 drivers
v0x600001875b90_0 .net "noc_rx_data", 255 0, v0x600001877960_0;  1 drivers
v0x600001875c20_0 .net "noc_rx_is_instr", 0 0, v0x6000018779f0_0;  1 drivers
v0x600001875cb0_0 .net "noc_rx_ready", 0 0, L_0x600001b3ee40;  alias, 1 drivers
v0x600001875d40_0 .net "noc_rx_valid", 0 0, v0x600001877b10_0;  1 drivers
v0x600001875dd0_0 .net "noc_tx_addr", 19 0, L_0x13809a9f8;  alias, 1 drivers
v0x600001875e60_0 .net "noc_tx_data", 255 0, L_0x13809a9b0;  alias, 1 drivers
v0x600001875ef0_0 .net "noc_tx_ready", 0 0, v0x600001877cc0_0;  1 drivers
v0x600001875f80_0 .net "noc_tx_valid", 0 0, L_0x13809aa40;  alias, 1 drivers
v0x600001876010_0 .net "rst_n", 0 0, v0x600001878090_0;  1 drivers
v0x6000018760a0_0 .net "sync_grant", 0 0, v0x600001878120_0;  1 drivers
v0x600001876130_0 .net "sync_request", 0 0, L_0x600000124f50;  alias, 1 drivers
v0x6000018761c0_0 .net "systolic_busy", 0 0, L_0x600000128540;  1 drivers
v0x600001876250_0 .net "systolic_done", 0 0, L_0x600001b3b0c0;  1 drivers
v0x6000018762e0_0 .net "systolic_result", 127 0, L_0x600001b3ac60;  1 drivers
v0x600001876370_0 .net "systolic_result_valid", 0 0, L_0x600000128620;  1 drivers
v0x600001876400_0 .net "tpc_busy", 0 0, L_0x600000125110;  alias, 1 drivers
v0x600001876490_0 .net "tpc_done", 0 0, L_0x600000124fc0;  alias, 1 drivers
v0x600001876520_0 .net "tpc_error", 0 0, L_0x600000124ee0;  alias, 1 drivers
v0x6000018765b0_0 .net "tpc_start", 0 0, v0x6000018783f0_0;  1 drivers
v0x600001876640_0 .net "tpc_start_pc", 19 0, v0x600001878480_0;  1 drivers
v0x6000018766d0_0 .net "vpu_lcp_done", 0 0, L_0x600000128930;  1 drivers
v0x600001876760_0 .net "vpu_lcp_ready", 0 0, L_0x600001b3da40;  1 drivers
v0x6000018767f0_0 .net "vpu_sram_addr", 19 0, v0x600001871710_0;  1 drivers
v0x600001876880_0 .net "vpu_sram_rdata", 255 0, L_0x6000001292d0;  1 drivers
v0x600001876910_0 .net "vpu_sram_re", 0 0, L_0x600000128af0;  1 drivers
v0x6000018769a0_0 .net "vpu_sram_ready", 0 0, L_0x600001b3ebc0;  1 drivers
v0x600001876a30_0 .net "vpu_sram_wdata", 255 0, L_0x600000128a10;  1 drivers
v0x600001876ac0_0 .net "vpu_sram_we", 0 0, L_0x600000128a80;  1 drivers
v0x600001876b50_0 .var "weight_load_col_d", 1 0;
v0x600001876be0_0 .var "weight_load_en_d", 0 0;
L_0x600001b35540 .part v0x600001813600_0, 112, 8;
L_0x600001b355e0 .part v0x600001813600_0, 96, 16;
L_0x600001b35680 .part v0x600001813600_0, 80, 16;
L_0x600001b35720 .part v0x600001813600_0, 64, 16;
L_0x600001b357c0 .part v0x600001813600_0, 48, 16;
L_0x600001b35860 .part v0x600001813600_0, 32, 16;
L_0x600001b35900 .part v0x600001813600_0, 16, 16;
L_0x600001b3b520 .part v0x60000180f8d0_0, 0, 32;
L_0x600001b3b5c0 .concat [ 16 4 0 0], L_0x600001b35720, L_0x13809a530;
L_0x600001b3b660 .concat [ 5 15 0 0], v0x600001874e10_0, L_0x13809a578;
L_0x600001b3b700 .arith/sum 20, L_0x600001b3b5c0, L_0x600001b3b660;
L_0x600001b3b7a0 .cmp/eq 3, v0x600001875710_0, L_0x13809a5c0;
L_0x600001b3b840 .concat [ 16 4 0 0], L_0x600001b35680, L_0x13809a608;
L_0x600001b3b8e0 .concat [ 16 4 0 0], v0x600001874ea0_0, L_0x13809a650;
L_0x600001b3b980 .arith/sum 20, L_0x600001b3b840, L_0x600001b3b8e0;
L_0x600001b3ba20 .cmp/eq 3, v0x600001875710_0, L_0x13809a698;
L_0x600001b3bac0 .concat [ 16 4 0 0], L_0x600001b355e0, L_0x13809a6e0;
L_0x600001b3bb60 .concat [ 16 4 0 0], v0x6000018753b0_0, L_0x13809a728;
L_0x600001b3bc00 .arith/sum 20, L_0x600001b3bac0, L_0x600001b3bb60;
L_0x600001b3bd40 .part L_0x600001b3ac60, 0, 128;
L_0x600001b3bde0 .concat [ 128 128 0 0], L_0x600001b3bd40, L_0x13809a770;
L_0x600001b3bca0 .cmp/eq 3, v0x600001875710_0, L_0x13809a7b8;
L_0x600001b3be80 .cmp/eq 3, v0x600001875710_0, L_0x13809a800;
L_0x600001b3ee40 .reduce/nor L_0x600000125110;
L_0x600001b3eee0 .reduce/nor v0x6000018779f0_0;
S_0x13576aaa0 .scope module, "dma_inst" "dma_engine" 4 431, 5 14 0, S_0x135794d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x136017800 .param/l "BYTES_PER_WORD" 1 5 101, +C4<00000000000000000000000000100000>;
P_0x136017840 .param/l "DATA_WIDTH" 0 5 17, +C4<00000000000000000000000100000000>;
P_0x136017880 .param/l "DMA_LOAD" 1 5 98, C4<00000001>;
P_0x1360178c0 .param/l "DMA_STORE" 1 5 99, C4<00000010>;
P_0x136017900 .param/l "EXT_ADDR_W" 0 5 15, +C4<00000000000000000000000000101000>;
P_0x136017940 .param/l "INT_ADDR_W" 0 5 16, +C4<00000000000000000000000000010100>;
P_0x136017980 .param/l "MAX_BURST" 0 5 18, +C4<00000000000000000000000000010000>;
P_0x1360179c0 .param/l "S_DECODE" 1 5 108, C4<0001>;
P_0x136017a00 .param/l "S_DONE" 1 5 123, C4<1100>;
P_0x136017a40 .param/l "S_IDLE" 1 5 107, C4<0000>;
P_0x136017a80 .param/l "S_LOAD_ADDR" 1 5 110, C4<0010>;
P_0x136017ac0 .param/l "S_LOAD_DATA" 1 5 111, C4<0011>;
P_0x136017b00 .param/l "S_LOAD_WRITE" 1 5 112, C4<0100>;
P_0x136017b40 .param/l "S_NEXT_COL" 1 5 121, C4<1010>;
P_0x136017b80 .param/l "S_NEXT_ROW" 1 5 122, C4<1011>;
P_0x136017bc0 .param/l "S_STORE_ADDR" 1 5 117, C4<0111>;
P_0x136017c00 .param/l "S_STORE_CAP" 1 5 116, C4<1101>;
P_0x136017c40 .param/l "S_STORE_DATA" 1 5 118, C4<1000>;
P_0x136017c80 .param/l "S_STORE_REQ" 1 5 114, C4<0101>;
P_0x136017cc0 .param/l "S_STORE_RESP" 1 5 119, C4<1001>;
P_0x136017d00 .param/l "S_STORE_WAIT" 1 5 115, C4<0110>;
L_0x600000128b60 .functor BUFZ 1, v0x600001810510_0, C4<0>, C4<0>, C4<0>;
L_0x600000128c40 .functor BUFZ 256, v0x600001811170_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000128cb0 .functor BUFZ 1, v0x600001811290_0, C4<0>, C4<0>, C4<0>;
L_0x600000128d20 .functor BUFZ 1, v0x600001810fc0_0, C4<0>, C4<0>, C4<0>;
L_0x600000128d90 .functor BUFZ 40, v0x60000182f450_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600000128e00 .functor BUFZ 8, v0x60000182f570_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600000128e70 .functor BUFZ 1, v0x60000182f720_0, C4<0>, C4<0>, C4<0>;
L_0x600000128ee0 .functor BUFZ 256, v0x60000182fcc0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000128f50 .functor BUFZ 1, v0x60000182fde0_0, C4<0>, C4<0>, C4<0>;
L_0x600000128fc0 .functor BUFZ 1, v0x6000018286c0_0, C4<0>, C4<0>, C4<0>;
L_0x600000129030 .functor BUFZ 40, v0x60000182f060_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x6000001290a0 .functor BUFZ 8, v0x60000182f180_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600000129180 .functor BUFZ 1, v0x60000182f330_0, C4<0>, C4<0>, C4<0>;
L_0x6000001291f0 .functor BUFZ 1, v0x60000182fb10_0, C4<0>, C4<0>, C4<0>;
L_0x13809a920 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000182ef40_0 .net/2u *"_ivl_14", 3 0, L_0x13809a920;  1 drivers
v0x60000182efd0_0 .net "axi_araddr", 39 0, L_0x600000129030;  alias, 1 drivers
v0x60000182f060_0 .var "axi_araddr_reg", 39 0;
v0x60000182f0f0_0 .net "axi_arlen", 7 0, L_0x6000001290a0;  alias, 1 drivers
v0x60000182f180_0 .var "axi_arlen_reg", 7 0;
v0x60000182f210_0 .net "axi_arready", 0 0, v0x600001876d90_0;  alias, 1 drivers
v0x60000182f2a0_0 .net "axi_arvalid", 0 0, L_0x600000129180;  alias, 1 drivers
v0x60000182f330_0 .var "axi_arvalid_reg", 0 0;
v0x60000182f3c0_0 .net "axi_awaddr", 39 0, L_0x600000128d90;  alias, 1 drivers
v0x60000182f450_0 .var "axi_awaddr_reg", 39 0;
v0x60000182f4e0_0 .net "axi_awlen", 7 0, L_0x600000128e00;  alias, 1 drivers
v0x60000182f570_0 .var "axi_awlen_reg", 7 0;
v0x60000182f600_0 .net "axi_awready", 0 0, v0x600001876fd0_0;  alias, 1 drivers
v0x60000182f690_0 .net "axi_awvalid", 0 0, L_0x600000128e70;  alias, 1 drivers
v0x60000182f720_0 .var "axi_awvalid_reg", 0 0;
v0x60000182f7b0_0 .net "axi_bready", 0 0, L_0x13809a968;  alias, 1 drivers
v0x60000182f840_0 .net "axi_bresp", 1 0, v0x600001877180_0;  alias, 1 drivers
v0x60000182f8d0_0 .net "axi_bvalid", 0 0, v0x600001877210_0;  alias, 1 drivers
v0x60000182f960_0 .net "axi_rdata", 255 0, v0x6000018772a0_0;  alias, 1 drivers
v0x60000182f9f0_0 .net "axi_rlast", 0 0, v0x600001877330_0;  alias, 1 drivers
v0x60000182fa80_0 .net "axi_rready", 0 0, L_0x6000001291f0;  alias, 1 drivers
v0x60000182fb10_0 .var "axi_rready_reg", 0 0;
v0x60000182fba0_0 .net "axi_rvalid", 0 0, v0x600001877450_0;  alias, 1 drivers
v0x60000182fc30_0 .net "axi_wdata", 255 0, L_0x600000128ee0;  alias, 1 drivers
v0x60000182fcc0_0 .var "axi_wdata_reg", 255 0;
v0x60000182fd50_0 .net "axi_wlast", 0 0, L_0x600000128f50;  alias, 1 drivers
v0x60000182fde0_0 .var "axi_wlast_reg", 0 0;
v0x60000182fe70_0 .net "axi_wready", 0 0, v0x600001877600_0;  alias, 1 drivers
v0x60000182ff00_0 .net "axi_wvalid", 0 0, L_0x600000128fc0;  alias, 1 drivers
v0x6000018286c0_0 .var "axi_wvalid_reg", 0 0;
v0x600001828630_0 .net "cfg_cols", 11 0, L_0x600001b3dd60;  1 drivers
v0x600001810000_0 .net "cfg_rows", 11 0, L_0x600001b3dcc0;  1 drivers
v0x600001810090_0 .net "clk", 0 0, v0x600001877720_0;  alias, 1 drivers
v0x600001810120_0 .net "cmd", 127 0, v0x600001812910_0;  alias, 1 drivers
v0x6000018101b0_0 .net "cmd_done", 0 0, L_0x600000128b60;  alias, 1 drivers
v0x600001810240_0 .net "cmd_ready", 0 0, L_0x600001b3df40;  alias, 1 drivers
v0x6000018102d0_0 .net "cmd_valid", 0 0, L_0x6000001251f0;  alias, 1 drivers
v0x600001810360_0 .var "col_count", 11 0;
v0x6000018103f0_0 .var "cols_cfg", 11 0;
v0x600001810480_0 .var "data_buf", 255 0;
v0x600001810510_0 .var "done_reg", 0 0;
v0x6000018105a0_0 .net "ext_addr", 39 0, L_0x600001b3db80;  1 drivers
v0x600001810630_0 .var "ext_base", 39 0;
v0x6000018106c0_0 .var "ext_ptr", 39 0;
v0x600001810750_0 .net "ext_stride", 11 0, L_0x600001b3de00;  1 drivers
v0x6000018107e0_0 .var "ext_stride_cfg", 11 0;
v0x600001810870_0 .net "int_addr", 19 0, L_0x600001b3dc20;  1 drivers
v0x600001810900_0 .var "int_base", 19 0;
v0x600001810990_0 .var "int_ptr", 19 0;
v0x600001810a20_0 .net "int_stride", 11 0, L_0x600001b3dea0;  1 drivers
v0x600001810ab0_0 .var "int_stride_cfg", 11 0;
v0x600001810b40_0 .var "op_type", 7 0;
v0x600001810bd0_0 .var "row_count", 11 0;
v0x600001810c60_0 .var "rows_cfg", 11 0;
v0x600001810cf0_0 .net "rst_n", 0 0, v0x600001878090_0;  alias, 1 drivers
v0x600001810d80_0 .net "sram_addr", 19 0, v0x600001810e10_0;  alias, 1 drivers
v0x600001810e10_0 .var "sram_addr_reg", 19 0;
v0x600001810ea0_0 .net "sram_rdata", 255 0, L_0x600000129340;  alias, 1 drivers
v0x600001810f30_0 .net "sram_re", 0 0, L_0x600000128d20;  alias, 1 drivers
v0x600001810fc0_0 .var "sram_re_reg", 0 0;
v0x600001811050_0 .net "sram_ready", 0 0, L_0x600001b3eda0;  alias, 1 drivers
v0x6000018110e0_0 .net "sram_wdata", 255 0, L_0x600000128c40;  alias, 1 drivers
v0x600001811170_0 .var "sram_wdata_reg", 255 0;
v0x600001811200_0 .net "sram_we", 0 0, L_0x600000128cb0;  alias, 1 drivers
v0x600001811290_0 .var "sram_we_reg", 0 0;
v0x600001811320_0 .var "state", 3 0;
v0x6000018113b0_0 .net "subop", 7 0, L_0x600001b3dae0;  1 drivers
E_0x600003f6e280/0 .event negedge, v0x600001810cf0_0;
E_0x600003f6e280/1 .event posedge, v0x600001810090_0;
E_0x600003f6e280 .event/or E_0x600003f6e280/0, E_0x600003f6e280/1;
L_0x600001b3dae0 .part v0x600001812910_0, 112, 8;
L_0x600001b3db80 .part v0x600001812910_0, 72, 40;
L_0x600001b3dc20 .part v0x600001812910_0, 52, 20;
L_0x600001b3dcc0 .part v0x600001812910_0, 40, 12;
L_0x600001b3dd60 .part v0x600001812910_0, 28, 12;
L_0x600001b3de00 .part v0x600001812910_0, 16, 12;
L_0x600001b3dea0 .part v0x600001812910_0, 4, 12;
L_0x600001b3df40 .cmp/eq 4, v0x600001811320_0, L_0x13809a920;
S_0x13576a660 .scope module, "lcp_inst" "local_cmd_processor" 4 193, 6 12 0, S_0x135794d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x136018400 .param/l "INSTR_DEPTH" 0 6 14, +C4<00000000000000000001000000000000>;
P_0x136018440 .param/l "INSTR_WIDTH" 0 6 13, +C4<00000000000000000000000010000000>;
P_0x136018480 .param/l "MAX_LOOP_NEST" 0 6 15, +C4<00000000000000000000000000000100>;
P_0x1360184c0 .param/l "OP_BARRIER" 1 6 87, C4<00000111>;
P_0x136018500 .param/l "OP_DMA" 1 6 83, C4<00000011>;
P_0x136018540 .param/l "OP_ENDLOOP" 1 6 86, C4<00000110>;
P_0x136018580 .param/l "OP_HALT" 1 6 88, C4<11111111>;
P_0x1360185c0 .param/l "OP_LOOP" 1 6 85, C4<00000101>;
P_0x136018600 .param/l "OP_NOP" 1 6 80, C4<00000000>;
P_0x136018640 .param/l "OP_SYNC" 1 6 84, C4<00000100>;
P_0x136018680 .param/l "OP_TENSOR" 1 6 81, C4<00000001>;
P_0x1360186c0 .param/l "OP_VECTOR" 1 6 82, C4<00000010>;
P_0x136018700 .param/l "SRAM_ADDR_W" 0 6 16, +C4<00000000000000000000000000010100>;
P_0x136018740 .param/l "SYNC_ALL" 1 6 94, C4<11111111>;
P_0x136018780 .param/l "SYNC_DMA" 1 6 93, C4<00000011>;
P_0x1360187c0 .param/l "SYNC_MXU" 1 6 91, C4<00000001>;
P_0x136018800 .param/l "SYNC_VPU" 1 6 92, C4<00000010>;
P_0x136018840 .param/l "S_BARRIER" 1 6 107, C4<0111>;
P_0x136018880 .param/l "S_CHECK_DEP" 1 6 104, C4<0100>;
P_0x1360188c0 .param/l "S_DECODE" 1 6 103, C4<0011>;
P_0x136018900 .param/l "S_ERROR" 1 6 109, C4<1001>;
P_0x136018940 .param/l "S_FETCH" 1 6 101, C4<0001>;
P_0x136018980 .param/l "S_FETCH_WAIT" 1 6 102, C4<0010>;
P_0x1360189c0 .param/l "S_HALTED" 1 6 108, C4<1000>;
P_0x136018a00 .param/l "S_IDLE" 1 6 100, C4<0000>;
P_0x136018a40 .param/l "S_ISSUE" 1 6 105, C4<0101>;
P_0x136018a80 .param/l "S_WAIT_SYNC" 1 6 106, C4<0110>;
L_0x600000125f80 .functor AND 1, L_0x600001b34b40, L_0x600001b34c80, C4<1>, C4<1>;
L_0x600000125c00 .functor AND 1, L_0x600000125f80, L_0x600001b34820, C4<1>, C4<1>;
L_0x600000125c70 .functor BUFZ 20, v0x600001812f40_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x600000125ce0 .functor BUFZ 1, v0x6000018130f0_0, C4<0>, C4<0>, C4<0>;
L_0x600000125490 .functor BUFZ 1, v0x600001813840_0, C4<0>, C4<0>, C4<0>;
L_0x6000001252d0 .functor BUFZ 1, v0x600001814480_0, C4<0>, C4<0>, C4<0>;
L_0x6000001251f0 .functor BUFZ 1, v0x600001812b50_0, C4<0>, C4<0>, C4<0>;
L_0x6000001250a0 .functor AND 1, L_0x600001b352c0, L_0x600001b35360, C4<1>, C4<1>;
L_0x600000125110 .functor AND 1, L_0x6000001250a0, L_0x600001b35400, C4<1>, C4<1>;
L_0x600000124fc0 .functor BUFZ 1, v0x600001812c70_0, C4<0>, C4<0>, C4<0>;
L_0x600000124ee0 .functor BUFZ 1, v0x600001812d90_0, C4<0>, C4<0>, C4<0>;
L_0x600000124f50 .functor BUFZ 1, v0x600001814090_0, C4<0>, C4<0>, C4<0>;
L_0x138098010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000018114d0_0 .net *"_ivl_11", 23 0, L_0x138098010;  1 drivers
L_0x138098058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001811560_0 .net/2u *"_ivl_12", 31 0, L_0x138098058;  1 drivers
v0x6000018115f0_0 .net *"_ivl_14", 0 0, L_0x600001b34b40;  1 drivers
v0x600001811680_0 .net *"_ivl_16", 31 0, L_0x600001b34be0;  1 drivers
L_0x1380980a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001811710_0 .net *"_ivl_19", 23 0, L_0x1380980a0;  1 drivers
L_0x1380980e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000018117a0_0 .net/2u *"_ivl_20", 31 0, L_0x1380980e8;  1 drivers
v0x600001811830_0 .net *"_ivl_22", 0 0, L_0x600001b34c80;  1 drivers
v0x6000018118c0_0 .net *"_ivl_25", 0 0, L_0x600000125f80;  1 drivers
v0x600001811950_0 .net *"_ivl_26", 31 0, L_0x600001b34d20;  1 drivers
L_0x138098130 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000018119e0_0 .net *"_ivl_29", 23 0, L_0x138098130;  1 drivers
L_0x138098178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001811a70_0 .net/2u *"_ivl_30", 31 0, L_0x138098178;  1 drivers
v0x600001811b00_0 .net *"_ivl_32", 0 0, L_0x600001b34820;  1 drivers
v0x600001811b90_0 .net *"_ivl_36", 31 0, L_0x600001b34640;  1 drivers
L_0x1380981c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001811c20_0 .net *"_ivl_39", 23 0, L_0x1380981c0;  1 drivers
L_0x138098208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001811cb0_0 .net/2u *"_ivl_40", 31 0, L_0x138098208;  1 drivers
v0x600001811d40_0 .net *"_ivl_44", 31 0, L_0x600001b34500;  1 drivers
L_0x138098250 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001811dd0_0 .net *"_ivl_47", 23 0, L_0x138098250;  1 drivers
L_0x138098298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001811e60_0 .net/2u *"_ivl_48", 31 0, L_0x138098298;  1 drivers
v0x600001811ef0_0 .net *"_ivl_52", 31 0, L_0x600001b35180;  1 drivers
L_0x1380982e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001811f80_0 .net *"_ivl_55", 23 0, L_0x1380982e0;  1 drivers
L_0x138098328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001812010_0 .net/2u *"_ivl_56", 31 0, L_0x138098328;  1 drivers
L_0x138098370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000018120a0_0 .net/2u *"_ivl_76", 3 0, L_0x138098370;  1 drivers
v0x600001812130_0 .net *"_ivl_78", 0 0, L_0x600001b352c0;  1 drivers
v0x6000018121c0_0 .net *"_ivl_8", 31 0, L_0x600001b34aa0;  1 drivers
L_0x1380983b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x600001812250_0 .net/2u *"_ivl_80", 3 0, L_0x1380983b8;  1 drivers
v0x6000018122e0_0 .net *"_ivl_82", 0 0, L_0x600001b35360;  1 drivers
v0x600001812370_0 .net *"_ivl_85", 0 0, L_0x6000001250a0;  1 drivers
L_0x138098400 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x600001812400_0 .net/2u *"_ivl_86", 3 0, L_0x138098400;  1 drivers
v0x600001812490_0 .net *"_ivl_88", 0 0, L_0x600001b35400;  1 drivers
v0x600001812520_0 .net "all_done", 0 0, L_0x600000125c00;  1 drivers
v0x6000018125b0_0 .net "busy", 0 0, L_0x600000125110;  alias, 1 drivers
v0x600001812640_0 .net "clk", 0 0, v0x600001877720_0;  alias, 1 drivers
v0x6000018126d0_0 .var "decoded_opcode", 7 0;
v0x600001812760_0 .var "decoded_subop", 7 0;
v0x6000018127f0_0 .net "dma_clear", 0 0, L_0x600001b35220;  1 drivers
v0x600001812880_0 .net "dma_cmd", 127 0, v0x600001812910_0;  alias, 1 drivers
v0x600001812910_0 .var "dma_cmd_reg", 127 0;
v0x6000018129a0_0 .net "dma_done", 0 0, L_0x600000128b60;  alias, 1 drivers
v0x600001812a30_0 .net "dma_ready", 0 0, L_0x600001b3df40;  alias, 1 drivers
v0x600001812ac0_0 .net "dma_valid", 0 0, L_0x6000001251f0;  alias, 1 drivers
v0x600001812b50_0 .var "dma_valid_reg", 0 0;
v0x600001812be0_0 .net "done", 0 0, L_0x600000124fc0;  alias, 1 drivers
v0x600001812c70_0 .var "done_reg", 0 0;
v0x600001812d00_0 .net "error", 0 0, L_0x600000124ee0;  alias, 1 drivers
v0x600001812d90_0 .var "error_reg", 0 0;
v0x600001812e20_0 .net "global_sync_in", 0 0, v0x6000018777b0_0;  alias, 1 drivers
v0x600001812eb0_0 .net "imem_addr", 19 0, L_0x600000125c70;  alias, 1 drivers
v0x600001812f40_0 .var "imem_addr_reg", 19 0;
v0x600001812fd0_0 .net "imem_data", 127 0, v0x600001874360_0;  alias, 1 drivers
v0x600001813060_0 .net "imem_re", 0 0, L_0x600000125ce0;  alias, 1 drivers
v0x6000018130f0_0 .var "imem_re_reg", 0 0;
v0x600001813180_0 .net "imem_valid", 0 0, L_0x600000125ea0;  alias, 1 drivers
v0x600001813210_0 .var "instr_reg", 127 0;
v0x6000018132a0_0 .net "loop_count", 15 0, L_0x600001b34960;  1 drivers
v0x600001813330 .array "loop_counter", 3 0, 15 0;
v0x6000018133c0_0 .var "loop_sp", 1 0;
v0x600001813450 .array "loop_start_addr", 3 0, 19 0;
v0x6000018134e0_0 .net "mxu_clear", 0 0, L_0x600001b345a0;  1 drivers
v0x600001813570_0 .net "mxu_cmd", 127 0, v0x600001813600_0;  alias, 1 drivers
v0x600001813600_0 .var "mxu_cmd_reg", 127 0;
v0x600001813690_0 .net "mxu_done", 0 0, L_0x6000001287e0;  alias, 1 drivers
v0x600001813720_0 .net "mxu_ready", 0 0, L_0x600000128770;  alias, 1 drivers
v0x6000018137b0_0 .net "mxu_valid", 0 0, L_0x600000125490;  alias, 1 drivers
v0x600001813840_0 .var "mxu_valid_reg", 0 0;
v0x6000018138d0_0 .net "opcode", 7 0, L_0x600001b34f00;  1 drivers
v0x600001813960_0 .var "pc", 19 0;
v0x6000018139f0_0 .var "pending_dma", 7 0;
v0x600001813a80_0 .var "pending_mxu", 7 0;
v0x600001813b10_0 .var "pending_vpu", 7 0;
v0x600001813ba0_0 .net "rst_n", 0 0, v0x600001878090_0;  alias, 1 drivers
v0x600001813c30_0 .net "start", 0 0, v0x6000018783f0_0;  alias, 1 drivers
v0x600001813cc0_0 .net "start_pc", 19 0, v0x600001878480_0;  alias, 1 drivers
v0x600001813d50_0 .var "state", 3 0;
v0x600001813de0_0 .net "subop", 7 0, L_0x600001b35040;  1 drivers
v0x600001813e70_0 .net "sync_grant", 0 0, v0x600001878120_0;  alias, 1 drivers
v0x600001813f00_0 .net "sync_mask", 7 0, L_0x600001b34a00;  1 drivers
v0x600001814000_0 .net "sync_request", 0 0, L_0x600000124f50;  alias, 1 drivers
v0x600001814090_0 .var "sync_request_reg", 0 0;
v0x600001814120_0 .net "vpu_clear", 0 0, L_0x600001b350e0;  1 drivers
v0x6000018141b0_0 .net "vpu_cmd", 127 0, v0x600001814240_0;  alias, 1 drivers
v0x600001814240_0 .var "vpu_cmd_reg", 127 0;
v0x6000018142d0_0 .net "vpu_done", 0 0, L_0x600000128930;  alias, 1 drivers
v0x600001814360_0 .net "vpu_ready", 0 0, L_0x600001b3da40;  alias, 1 drivers
v0x6000018143f0_0 .net "vpu_valid", 0 0, L_0x6000001252d0;  alias, 1 drivers
v0x600001814480_0 .var "vpu_valid_reg", 0 0;
L_0x600001b34f00 .part v0x600001874360_0, 120, 8;
L_0x600001b35040 .part v0x600001874360_0, 112, 8;
L_0x600001b34960 .part v0x600001874360_0, 32, 16;
L_0x600001b34a00 .part v0x600001874360_0, 104, 8;
L_0x600001b34aa0 .concat [ 8 24 0 0], v0x600001813a80_0, L_0x138098010;
L_0x600001b34b40 .cmp/eq 32, L_0x600001b34aa0, L_0x138098058;
L_0x600001b34be0 .concat [ 8 24 0 0], v0x600001813b10_0, L_0x1380980a0;
L_0x600001b34c80 .cmp/eq 32, L_0x600001b34be0, L_0x1380980e8;
L_0x600001b34d20 .concat [ 8 24 0 0], v0x6000018139f0_0, L_0x138098130;
L_0x600001b34820 .cmp/eq 32, L_0x600001b34d20, L_0x138098178;
L_0x600001b34640 .concat [ 8 24 0 0], v0x600001813a80_0, L_0x1380981c0;
L_0x600001b345a0 .cmp/eq 32, L_0x600001b34640, L_0x138098208;
L_0x600001b34500 .concat [ 8 24 0 0], v0x600001813b10_0, L_0x138098250;
L_0x600001b350e0 .cmp/eq 32, L_0x600001b34500, L_0x138098298;
L_0x600001b35180 .concat [ 8 24 0 0], v0x6000018139f0_0, L_0x1380982e0;
L_0x600001b35220 .cmp/eq 32, L_0x600001b35180, L_0x138098328;
L_0x600001b352c0 .cmp/ne 4, v0x600001813d50_0, L_0x138098370;
L_0x600001b35360 .cmp/ne 4, v0x600001813d50_0, L_0x1380983b8;
L_0x600001b35400 .cmp/ne 4, v0x600001813d50_0, L_0x138098400;
S_0x1357904f0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 212, 6 212 0, S_0x13576a660;
 .timescale 0 0;
v0x600001811440_0 .var/i "i", 31 0;
S_0x13578dea0 .scope module, "mxu_array" "systolic_array" 4 296, 7 13 0, S_0x135794d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x13578b850 .param/l "ACC_WIDTH" 0 7 16, +C4<00000000000000000000000000100000>;
P_0x13578b890 .param/l "ARRAY_SIZE" 0 7 14, +C4<00000000000000000000000000000100>;
P_0x13578b8d0 .param/l "DATA_WIDTH" 0 7 15, +C4<00000000000000000000000000001000>;
P_0x13578b910 .param/l "S_COMPUTE" 1 7 51, C4<010>;
P_0x13578b950 .param/l "S_DONE" 1 7 53, C4<100>;
P_0x13578b990 .param/l "S_DRAIN" 1 7 52, C4<011>;
P_0x13578b9d0 .param/l "S_IDLE" 1 7 49, C4<000>;
P_0x13578ba10 .param/l "S_LOAD" 1 7 50, C4<001>;
L_0x600000128310 .functor OR 1, L_0x600001b3ad00, L_0x600001b3ada0, C4<0>, C4<0>;
L_0x600000128380 .functor AND 1, L_0x600001b3ae40, v0x600001875680_0, C4<1>, C4<1>;
L_0x6000001283f0 .functor AND 1, L_0x600000128380, L_0x600001b3aee0, C4<1>, C4<1>;
L_0x600000128460 .functor OR 1, L_0x600000128310, L_0x6000001283f0, C4<0>, C4<0>;
L_0x6000001284d0 .functor BUFZ 1, L_0x600000128460, C4<0>, C4<0>, C4<0>;
L_0x600000128540 .functor AND 1, L_0x600001b3af80, L_0x600001b3b020, C4<1>, C4<1>;
L_0x6000001285b0 .functor AND 1, L_0x600001b3b200, L_0x600001b3b2a0, C4<1>, C4<1>;
L_0x600000128620 .functor AND 1, L_0x6000001285b0, L_0x600001b3b480, C4<1>, C4<1>;
v0x60000180ad00_0 .net *"_ivl_101", 0 0, L_0x600001b3b480;  1 drivers
L_0x13809a188 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000180ad90_0 .net/2u *"_ivl_37", 2 0, L_0x13809a188;  1 drivers
v0x60000180ae20_0 .net *"_ivl_39", 0 0, L_0x600001b3ad00;  1 drivers
L_0x13809a1d0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x60000180aeb0_0 .net/2u *"_ivl_41", 2 0, L_0x13809a1d0;  1 drivers
v0x60000180af40_0 .net *"_ivl_43", 0 0, L_0x600001b3ada0;  1 drivers
v0x60000180afd0_0 .net *"_ivl_46", 0 0, L_0x600000128310;  1 drivers
L_0x13809a218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000180b060_0 .net/2u *"_ivl_47", 2 0, L_0x13809a218;  1 drivers
v0x60000180b0f0_0 .net *"_ivl_49", 0 0, L_0x600001b3ae40;  1 drivers
v0x60000180b180_0 .net *"_ivl_52", 0 0, L_0x600000128380;  1 drivers
v0x60000180b210_0 .net *"_ivl_54", 0 0, L_0x600001b3aee0;  1 drivers
v0x60000180b2a0_0 .net *"_ivl_56", 0 0, L_0x6000001283f0;  1 drivers
L_0x13809a260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000180b330_0 .net/2u *"_ivl_61", 2 0, L_0x13809a260;  1 drivers
v0x60000180b3c0_0 .net *"_ivl_63", 0 0, L_0x600001b3af80;  1 drivers
L_0x13809a2a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x60000180b450_0 .net/2u *"_ivl_65", 2 0, L_0x13809a2a8;  1 drivers
v0x60000180b4e0_0 .net *"_ivl_67", 0 0, L_0x600001b3b020;  1 drivers
L_0x13809a2f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x60000180b570_0 .net/2u *"_ivl_71", 2 0, L_0x13809a2f0;  1 drivers
L_0x13809a338 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000180b600_0 .net/2u *"_ivl_75", 2 0, L_0x13809a338;  1 drivers
L_0x13809a3c8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x60000180b690_0 .net/2u *"_ivl_81", 2 0, L_0x13809a3c8;  1 drivers
v0x60000180b720_0 .net *"_ivl_83", 0 0, L_0x600001b3b200;  1 drivers
v0x60000180b7b0_0 .net *"_ivl_85", 0 0, L_0x600001b3b2a0;  1 drivers
v0x60000180b840_0 .net *"_ivl_88", 0 0, L_0x6000001285b0;  1 drivers
v0x60000180b8d0_0 .net *"_ivl_89", 31 0, L_0x600001b3b340;  1 drivers
L_0x13809a410 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000180b960_0 .net *"_ivl_92", 15 0, L_0x13809a410;  1 drivers
L_0x13809aa88 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x60000180b9f0_0 .net *"_ivl_93", 31 0, L_0x13809aa88;  1 drivers
L_0x13809a458 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x60000180ba80_0 .net/2u *"_ivl_97", 31 0, L_0x13809a458;  1 drivers
v0x60000180bb10_0 .net *"_ivl_99", 31 0, L_0x600001b3b3e0;  1 drivers
v0x60000180bba0_0 .net "act_data", 31 0, v0x600001873060_0;  1 drivers
v0x60000180bc30 .array "act_h", 19 0;
v0x60000180bc30_0 .net v0x60000180bc30 0, 7 0, L_0x600000124d90; 1 drivers
v0x60000180bc30_1 .net v0x60000180bc30 1, 7 0, v0x6000018155f0_0; 1 drivers
v0x60000180bc30_2 .net v0x60000180bc30 2, 7 0, v0x600001816b50_0; 1 drivers
v0x60000180bc30_3 .net v0x60000180bc30 3, 7 0, v0x600001818120_0; 1 drivers
v0x60000180bc30_4 .net v0x60000180bc30 4, 7 0, v0x600001819680_0; 1 drivers
v0x60000180bc30_5 .net v0x60000180bc30 5, 7 0, L_0x600000124c40; 1 drivers
v0x60000180bc30_6 .net v0x60000180bc30 6, 7 0, v0x60000181abe0_0; 1 drivers
v0x60000180bc30_7 .net v0x60000180bc30 7, 7 0, v0x60000181c1b0_0; 1 drivers
v0x60000180bc30_8 .net v0x60000180bc30 8, 7 0, v0x60000181d710_0; 1 drivers
v0x60000180bc30_9 .net v0x60000180bc30 9, 7 0, v0x60000181ec70_0; 1 drivers
v0x60000180bc30_10 .net v0x60000180bc30 10, 7 0, L_0x600000124cb0; 1 drivers
v0x60000180bc30_11 .net v0x60000180bc30 11, 7 0, v0x600001800240_0; 1 drivers
v0x60000180bc30_12 .net v0x60000180bc30 12, 7 0, v0x6000018017a0_0; 1 drivers
v0x60000180bc30_13 .net v0x60000180bc30 13, 7 0, v0x600001802d00_0; 1 drivers
v0x60000180bc30_14 .net v0x60000180bc30 14, 7 0, v0x6000018042d0_0; 1 drivers
v0x60000180bc30_15 .net v0x60000180bc30 15, 7 0, L_0x600000124b60; 1 drivers
v0x60000180bc30_16 .net v0x60000180bc30 16, 7 0, v0x600001805830_0; 1 drivers
v0x60000180bc30_17 .net v0x60000180bc30 17, 7 0, v0x600001806d90_0; 1 drivers
v0x60000180bc30_18 .net v0x60000180bc30 18, 7 0, v0x600001808360_0; 1 drivers
v0x60000180bc30_19 .net v0x60000180bc30 19, 7 0, v0x6000018098c0_0; 1 drivers
v0x60000180bcc0_0 .net "act_ready", 0 0, L_0x600001b3b160;  1 drivers
v0x60000180bd50_0 .net "act_valid", 0 0, v0x600001873180_0;  1 drivers
v0x60000180bde0_0 .net "busy", 0 0, L_0x600000128540;  alias, 1 drivers
v0x60000180be70_0 .net "cfg_k_tiles", 15 0, L_0x600001b35900;  alias, 1 drivers
L_0x13809a4a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000180bf00_0 .net "clear_acc", 0 0, L_0x13809a4a0;  1 drivers
v0x60000180c000_0 .net "clk", 0 0, v0x600001877720_0;  alias, 1 drivers
v0x60000180c090_0 .var "cycle_count", 15 0;
v0x60000180c120_0 .var "cycle_count_next", 15 0;
v0x600001814510_5 .array/port v0x600001814510, 5;
v0x60000180c1b0 .array "deskew_output", 3 0;
v0x60000180c1b0_0 .net v0x60000180c1b0 0, 31 0, v0x600001814510_5; 1 drivers
v0x600001814630_3 .array/port v0x600001814630, 3;
v0x60000180c1b0_1 .net v0x60000180c1b0 1, 31 0, v0x600001814630_3; 1 drivers
v0x600001814750_1 .array/port v0x600001814750, 1;
v0x60000180c1b0_2 .net v0x60000180c1b0 2, 31 0, v0x600001814750_1; 1 drivers
v0x60000180c1b0_3 .net v0x60000180c1b0 3, 31 0, L_0x6000001280e0; 1 drivers
v0x60000180c240_0 .net "done", 0 0, L_0x600001b3b0c0;  alias, 1 drivers
L_0x13809a380 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x60000180c2d0_0 .net "drain_delay", 15 0, L_0x13809a380;  1 drivers
v0x60000180c360_0 .net "pe_enable", 0 0, L_0x600000128460;  1 drivers
v0x60000180c3f0 .array "psum_bottom", 3 0;
v0x60000180c3f0_0 .net v0x60000180c3f0 0, 31 0, L_0x60000013f410; 1 drivers
v0x60000180c3f0_1 .net v0x60000180c3f0 1, 31 0, L_0x60000013f330; 1 drivers
v0x60000180c3f0_2 .net v0x60000180c3f0 2, 31 0, L_0x60000013f2c0; 1 drivers
v0x60000180c3f0_3 .net v0x60000180c3f0 3, 31 0, L_0x600000128070; 1 drivers
L_0x138098568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000180c480 .array "psum_v", 19 0;
v0x60000180c480_0 .net v0x60000180c480 0, 31 0, L_0x138098568; 1 drivers
L_0x1380985b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000180c480_1 .net v0x60000180c480 1, 31 0, L_0x1380985b0; 1 drivers
L_0x1380985f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000180c480_2 .net v0x60000180c480 2, 31 0, L_0x1380985f8; 1 drivers
L_0x138098640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000180c480_3 .net v0x60000180c480 3, 31 0, L_0x138098640; 1 drivers
v0x60000180c480_4 .net v0x60000180c480 4, 31 0, v0x600001815b00_0; 1 drivers
v0x60000180c480_5 .net v0x60000180c480 5, 31 0, v0x600001817060_0; 1 drivers
v0x60000180c480_6 .net v0x60000180c480 6, 31 0, v0x600001818630_0; 1 drivers
v0x60000180c480_7 .net v0x60000180c480 7, 31 0, v0x600001819b90_0; 1 drivers
v0x60000180c480_8 .net v0x60000180c480 8, 31 0, v0x60000181b0f0_0; 1 drivers
v0x60000180c480_9 .net v0x60000180c480 9, 31 0, v0x60000181c6c0_0; 1 drivers
v0x60000180c480_10 .net v0x60000180c480 10, 31 0, v0x60000181dc20_0; 1 drivers
v0x60000180c480_11 .net v0x60000180c480 11, 31 0, v0x60000181f180_0; 1 drivers
v0x60000180c480_12 .net v0x60000180c480 12, 31 0, v0x600001800750_0; 1 drivers
v0x60000180c480_13 .net v0x60000180c480 13, 31 0, v0x600001801cb0_0; 1 drivers
v0x60000180c480_14 .net v0x60000180c480 14, 31 0, v0x600001803210_0; 1 drivers
v0x60000180c480_15 .net v0x60000180c480 15, 31 0, v0x6000018047e0_0; 1 drivers
v0x60000180c480_16 .net v0x60000180c480 16, 31 0, v0x600001805d40_0; 1 drivers
v0x60000180c480_17 .net v0x60000180c480 17, 31 0, v0x6000018072a0_0; 1 drivers
v0x60000180c480_18 .net v0x60000180c480 18, 31 0, v0x600001808870_0; 1 drivers
v0x60000180c480_19 .net v0x60000180c480 19, 31 0, v0x600001809dd0_0; 1 drivers
v0x60000180c510_0 .net "result_data", 127 0, L_0x600001b3ac60;  alias, 1 drivers
L_0x13809a4e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000180c5a0_0 .net "result_ready", 0 0, L_0x13809a4e8;  1 drivers
v0x60000180c630_0 .net "result_valid", 0 0, L_0x600000128620;  alias, 1 drivers
v0x60000180c6c0_0 .net "rst_n", 0 0, v0x600001878090_0;  alias, 1 drivers
v0x60000180c750_0 .net "skew_enable", 0 0, L_0x6000001284d0;  1 drivers
v0x60000180c7e0 .array "skew_input", 3 0;
v0x60000180c7e0_0 .net v0x60000180c7e0 0, 7 0, L_0x600001b35a40; 1 drivers
v0x60000180c7e0_1 .net v0x60000180c7e0 1, 7 0, L_0x600001b35b80; 1 drivers
v0x60000180c7e0_2 .net v0x60000180c7e0 2, 7 0, L_0x600001b35cc0; 1 drivers
v0x60000180c7e0_3 .net v0x60000180c7e0 3, 7 0, L_0x600001b35e00; 1 drivers
v0x60000180c870 .array "skew_output", 3 0;
v0x60000180c870_0 .net v0x60000180c870 0, 7 0, v0x600001814870_0; 1 drivers
v0x60000180c870_1 .net v0x60000180c870 1, 7 0, v0x600001814b40_0; 1 drivers
v0x60000180c870_2 .net v0x60000180c870 2, 7 0, v0x600001814e10_0; 1 drivers
v0x60000180c870_3 .net v0x60000180c870 3, 7 0, v0x6000018150e0_0; 1 drivers
v0x60000180c900_0 .net "start", 0 0, v0x600001875680_0;  1 drivers
v0x60000180c990_0 .var "state", 2 0;
v0x60000180ca20_0 .var "state_next", 2 0;
v0x60000180cab0_0 .net "weight_load_col", 1 0, v0x600001876b50_0;  1 drivers
v0x60000180cb40_0 .net "weight_load_data", 31 0, L_0x600001b3b520;  1 drivers
v0x60000180cbd0_0 .net "weight_load_en", 0 0, v0x600001876be0_0;  1 drivers
E_0x600003f6eb80/0 .event anyedge, v0x60000180c990_0, v0x60000180c090_0, v0x60000180c900_0, v0x60000180cbd0_0;
E_0x600003f6eb80/1 .event anyedge, v0x60000180be70_0, v0x60000180c2d0_0;
E_0x600003f6eb80 .event/or E_0x600003f6eb80/0, E_0x600003f6eb80/1;
L_0x600001b359a0 .part v0x600001873060_0, 0, 8;
L_0x138098448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600001b35a40 .functor MUXZ 8, L_0x138098448, L_0x600001b359a0, v0x600001873180_0, C4<>;
L_0x600001b35ae0 .part v0x600001873060_0, 8, 8;
L_0x138098490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600001b35b80 .functor MUXZ 8, L_0x138098490, L_0x600001b35ae0, v0x600001873180_0, C4<>;
L_0x600001b35c20 .part v0x600001873060_0, 16, 8;
L_0x1380984d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600001b35cc0 .functor MUXZ 8, L_0x1380984d8, L_0x600001b35c20, v0x600001873180_0, C4<>;
L_0x600001b35d60 .part v0x600001873060_0, 24, 8;
L_0x138098520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600001b35e00 .functor MUXZ 8, L_0x138098520, L_0x600001b35d60, v0x600001873180_0, C4<>;
L_0x600001b35fe0 .part L_0x600001b3b520, 0, 8;
L_0x600001b36800 .part L_0x600001b3b520, 0, 8;
L_0x600001b37020 .part L_0x600001b3b520, 0, 8;
L_0x600001b37840 .part L_0x600001b3b520, 0, 8;
L_0x600001b33a20 .part L_0x600001b3b520, 8, 8;
L_0x600001b333e0 .part L_0x600001b3b520, 8, 8;
L_0x600001b32c60 .part L_0x600001b3b520, 8, 8;
L_0x600001b31d60 .part L_0x600001b3b520, 8, 8;
L_0x600001b31680 .part L_0x600001b3b520, 16, 8;
L_0x600001b30d20 .part L_0x600001b3b520, 16, 8;
L_0x600001b32300 .part L_0x600001b3b520, 16, 8;
L_0x600001b38500 .part L_0x600001b3b520, 16, 8;
L_0x600001b38d20 .part L_0x600001b3b520, 24, 8;
L_0x600001b39540 .part L_0x600001b3b520, 24, 8;
L_0x600001b39d60 .part L_0x600001b3b520, 24, 8;
L_0x600001b3a580 .part L_0x600001b3b520, 24, 8;
L_0x600001b3ac60 .concat8 [ 32 32 32 32], L_0x600000128150, L_0x6000001281c0, L_0x600000128230, L_0x6000001282a0;
L_0x600001b3ad00 .cmp/eq 3, v0x60000180c990_0, L_0x13809a188;
L_0x600001b3ada0 .cmp/eq 3, v0x60000180c990_0, L_0x13809a1d0;
L_0x600001b3ae40 .cmp/eq 3, v0x60000180c990_0, L_0x13809a218;
L_0x600001b3aee0 .reduce/nor v0x600001876be0_0;
L_0x600001b3af80 .cmp/ne 3, v0x60000180c990_0, L_0x13809a260;
L_0x600001b3b020 .cmp/ne 3, v0x60000180c990_0, L_0x13809a2a8;
L_0x600001b3b0c0 .cmp/eq 3, v0x60000180c990_0, L_0x13809a2f0;
L_0x600001b3b160 .cmp/eq 3, v0x60000180c990_0, L_0x13809a338;
L_0x600001b3b200 .cmp/eq 3, v0x60000180c990_0, L_0x13809a3c8;
L_0x600001b3b2a0 .cmp/ge 16, v0x60000180c090_0, L_0x13809a380;
L_0x600001b3b340 .concat [ 16 16 0 0], v0x60000180c090_0, L_0x13809a410;
L_0x600001b3b3e0 .arith/sum 32, L_0x13809aa88, L_0x13809a458;
L_0x600001b3b480 .cmp/gt 32, L_0x600001b3b3e0, L_0x600001b3b340;
S_0x135786bb0 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 7 248, 7 248 0, S_0x13578dea0;
 .timescale 0 0;
P_0x60000042d980 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000110>;
P_0x60000042d9c0 .param/l "col" 1 7 248, +C4<00>;
L_0x60000013f410 .functor BUFZ 32, v0x600001805d40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x135784560 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x135786bb0;
 .timescale 0 0;
v0x600001814510 .array "delay_stages", 5 0, 31 0;
v0x6000018145a0_0 .var/i "i", 31 0;
S_0x135781f10 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 7 248, 7 248 0, S_0x13578dea0;
 .timescale 0 0;
P_0x60000042da00 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000100>;
P_0x60000042da40 .param/l "col" 1 7 248, +C4<01>;
L_0x60000013f330 .functor BUFZ 32, v0x6000018072a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x13577f8c0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x135781f10;
 .timescale 0 0;
v0x600001814630 .array "delay_stages", 3 0, 31 0;
v0x6000018146c0_0 .var/i "i", 31 0;
S_0x13577d270 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 7 248, 7 248 0, S_0x13578dea0;
 .timescale 0 0;
P_0x60000042da80 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000010>;
P_0x60000042dac0 .param/l "col" 1 7 248, +C4<010>;
L_0x60000013f2c0 .functor BUFZ 32, v0x600001808870_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x13577ac20 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x13577d270;
 .timescale 0 0;
v0x600001814750 .array "delay_stages", 1 0, 31 0;
v0x6000018147e0_0 .var/i "i", 31 0;
S_0x1357785d0 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 7 248, 7 248 0, S_0x13578dea0;
 .timescale 0 0;
P_0x60000042db00 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000000>;
P_0x60000042db40 .param/l "col" 1 7 248, +C4<011>;
L_0x600000128070 .functor BUFZ 32, v0x600001809dd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x135775f80 .scope generate, "col_no_delay" "col_no_delay" 7 253, 7 253 0, S_0x1357785d0;
 .timescale 0 0;
L_0x6000001280e0 .functor BUFZ 32, L_0x600000128070, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x135773930 .scope generate, "gen_skew[0]" "gen_skew[0]" 7 142, 7 142 0, S_0x13578dea0;
 .timescale 0 0;
P_0x600003f6ee00 .param/l "row" 1 7 142, +C4<00>;
v0x600001814900_0 .net *"_ivl_1", 7 0, L_0x600001b359a0;  1 drivers
v0x600001814990_0 .net/2u *"_ivl_2", 7 0, L_0x138098448;  1 drivers
S_0x1357712e0 .scope generate, "row0_skew" "row0_skew" 7 146, 7 146 0, S_0x135773930;
 .timescale 0 0;
v0x600001814870_0 .var "out_reg", 7 0;
S_0x13576ec90 .scope generate, "gen_skew[1]" "gen_skew[1]" 7 142, 7 142 0, S_0x13578dea0;
 .timescale 0 0;
P_0x600003f6ee80 .param/l "row" 1 7 142, +C4<01>;
v0x600001814bd0_0 .net *"_ivl_1", 7 0, L_0x600001b35ae0;  1 drivers
v0x600001814c60_0 .net/2u *"_ivl_2", 7 0, L_0x138098490;  1 drivers
S_0x13576c640 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x13576ec90;
 .timescale 0 0;
v0x600001814a20 .array "delay_stages", 0 0, 7 0;
v0x600001814ab0_0 .var/i "i", 31 0;
v0x600001814b40_0 .var "out_reg", 7 0;
S_0x13571c660 .scope generate, "gen_skew[2]" "gen_skew[2]" 7 142, 7 142 0, S_0x13578dea0;
 .timescale 0 0;
P_0x600003f6ef00 .param/l "row" 1 7 142, +C4<010>;
v0x600001814ea0_0 .net *"_ivl_1", 7 0, L_0x600001b35c20;  1 drivers
v0x600001814f30_0 .net/2u *"_ivl_2", 7 0, L_0x1380984d8;  1 drivers
S_0x13571c7d0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x13571c660;
 .timescale 0 0;
v0x600001814cf0 .array "delay_stages", 1 0, 7 0;
v0x600001814d80_0 .var/i "i", 31 0;
v0x600001814e10_0 .var "out_reg", 7 0;
S_0x135720190 .scope generate, "gen_skew[3]" "gen_skew[3]" 7 142, 7 142 0, S_0x13578dea0;
 .timescale 0 0;
P_0x600003f6ef80 .param/l "row" 1 7 142, +C4<011>;
v0x600001815170_0 .net *"_ivl_1", 7 0, L_0x600001b35d60;  1 drivers
v0x600001815200_0 .net/2u *"_ivl_2", 7 0, L_0x138098520;  1 drivers
S_0x135720300 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x135720190;
 .timescale 0 0;
v0x600001814fc0 .array "delay_stages", 2 0, 7 0;
v0x600001815050_0 .var/i "i", 31 0;
v0x6000018150e0_0 .var "out_reg", 7 0;
S_0x13570b3a0 .scope generate, "pe_row[0]" "pe_row[0]" 7 213, 7 213 0, S_0x13578dea0;
 .timescale 0 0;
P_0x600003f6edc0 .param/l "row" 1 7 213, +C4<00>;
S_0x13570b510 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x13570b3a0;
 .timescale 0 0;
P_0x600003f6f040 .param/l "col" 1 7 214, +C4<00>;
L_0x600000124bd0 .functor AND 1, v0x600001876be0_0, L_0x600001b35f40, C4<1>, C4<1>;
L_0x600000124a80 .functor AND 1, L_0x600001b36120, v0x600001875680_0, C4<1>, C4<1>;
L_0x600000124af0 .functor OR 1, L_0x600001b36080, L_0x600000124a80, C4<0>, C4<0>;
L_0x6000001249a0 .functor AND 1, L_0x13809a4a0, L_0x600000124af0, C4<1>, C4<1>;
L_0x600000124a10 .functor AND 1, L_0x6000001249a0, L_0x600001b36260, C4<1>, C4<1>;
v0x600001815dd0_0 .net *"_ivl_0", 2 0, L_0x600001b35ea0;  1 drivers
L_0x138098718 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001815e60_0 .net/2u *"_ivl_11", 2 0, L_0x138098718;  1 drivers
v0x600001815ef0_0 .net *"_ivl_13", 0 0, L_0x600001b36080;  1 drivers
L_0x138098760 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001815f80_0 .net/2u *"_ivl_15", 2 0, L_0x138098760;  1 drivers
v0x600001816010_0 .net *"_ivl_17", 0 0, L_0x600001b36120;  1 drivers
v0x6000018160a0_0 .net *"_ivl_20", 0 0, L_0x600000124a80;  1 drivers
v0x600001816130_0 .net *"_ivl_22", 0 0, L_0x600000124af0;  1 drivers
v0x6000018161c0_0 .net *"_ivl_24", 0 0, L_0x6000001249a0;  1 drivers
v0x600001816250_0 .net *"_ivl_25", 31 0, L_0x600001b361c0;  1 drivers
L_0x1380987a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000018162e0_0 .net *"_ivl_28", 15 0, L_0x1380987a8;  1 drivers
L_0x1380987f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001816370_0 .net/2u *"_ivl_29", 31 0, L_0x1380987f0;  1 drivers
L_0x138098688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001816400_0 .net *"_ivl_3", 0 0, L_0x138098688;  1 drivers
v0x600001816490_0 .net *"_ivl_31", 0 0, L_0x600001b36260;  1 drivers
L_0x1380986d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001816520_0 .net/2u *"_ivl_4", 2 0, L_0x1380986d0;  1 drivers
v0x6000018165b0_0 .net *"_ivl_6", 0 0, L_0x600001b35f40;  1 drivers
v0x600001816640_0 .net "do_clear", 0 0, L_0x600000124a10;  1 drivers
v0x6000018166d0_0 .net "load_weight", 0 0, L_0x600000124bd0;  1 drivers
v0x600001816760_0 .net "weight_in", 7 0, L_0x600001b35fe0;  1 drivers
L_0x600001b35ea0 .concat [ 2 1 0 0], v0x600001876b50_0, L_0x138098688;
L_0x600001b35f40 .cmp/eq 3, L_0x600001b35ea0, L_0x1380986d0;
L_0x600001b36080 .cmp/eq 3, v0x60000180c990_0, L_0x138098718;
L_0x600001b36120 .cmp/eq 3, v0x60000180c990_0, L_0x138098760;
L_0x600001b361c0 .concat [ 16 16 0 0], v0x60000180c090_0, L_0x1380987a8;
L_0x600001b36260 .cmp/eq 32, L_0x600001b361c0, L_0x1380987f0;
S_0x135719540 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13570b510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000042dc00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000042dc40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001815290_0 .net *"_ivl_11", 0 0, L_0x600001b364e0;  1 drivers
v0x600001815320_0 .net *"_ivl_12", 15 0, L_0x600001b36580;  1 drivers
v0x6000018153b0_0 .net/s *"_ivl_4", 15 0, L_0x600001b36300;  1 drivers
v0x600001815440_0 .net/s *"_ivl_6", 15 0, L_0x600001b363a0;  1 drivers
v0x6000018154d0_0 .net/s "a_signed", 7 0, v0x600001815680_0;  1 drivers
v0x600001815560_0 .net "act_in", 7 0, L_0x600000124d90;  alias, 1 drivers
v0x6000018155f0_0 .var "act_out", 7 0;
v0x600001815680_0 .var "act_reg", 7 0;
v0x600001815710_0 .net "clear_acc", 0 0, L_0x600000124a10;  alias, 1 drivers
v0x6000018157a0_0 .net "clk", 0 0, v0x600001877720_0;  alias, 1 drivers
v0x600001815830_0 .net "enable", 0 0, L_0x600000128460;  alias, 1 drivers
v0x6000018158c0_0 .net "load_weight", 0 0, L_0x600000124bd0;  alias, 1 drivers
v0x600001815950_0 .net/s "product", 15 0, L_0x600001b36440;  1 drivers
v0x6000018159e0_0 .net/s "product_ext", 31 0, L_0x600001b36620;  1 drivers
v0x600001815a70_0 .net "psum_in", 31 0, L_0x138098568;  alias, 1 drivers
v0x600001815b00_0 .var "psum_out", 31 0;
v0x600001815b90_0 .net "rst_n", 0 0, v0x600001878090_0;  alias, 1 drivers
v0x600001815c20_0 .net/s "w_signed", 7 0, v0x600001815d40_0;  1 drivers
v0x600001815cb0_0 .net "weight_in", 7 0, L_0x600001b35fe0;  alias, 1 drivers
v0x600001815d40_0 .var "weight_reg", 7 0;
L_0x600001b36300 .extend/s 16, v0x600001815680_0;
L_0x600001b363a0 .extend/s 16, v0x600001815d40_0;
L_0x600001b36440 .arith/mult 16, L_0x600001b36300, L_0x600001b363a0;
L_0x600001b364e0 .part L_0x600001b36440, 15, 1;
LS_0x600001b36580_0_0 .concat [ 1 1 1 1], L_0x600001b364e0, L_0x600001b364e0, L_0x600001b364e0, L_0x600001b364e0;
LS_0x600001b36580_0_4 .concat [ 1 1 1 1], L_0x600001b364e0, L_0x600001b364e0, L_0x600001b364e0, L_0x600001b364e0;
LS_0x600001b36580_0_8 .concat [ 1 1 1 1], L_0x600001b364e0, L_0x600001b364e0, L_0x600001b364e0, L_0x600001b364e0;
LS_0x600001b36580_0_12 .concat [ 1 1 1 1], L_0x600001b364e0, L_0x600001b364e0, L_0x600001b364e0, L_0x600001b364e0;
L_0x600001b36580 .concat [ 4 4 4 4], LS_0x600001b36580_0_0, LS_0x600001b36580_0_4, LS_0x600001b36580_0_8, LS_0x600001b36580_0_12;
L_0x600001b36620 .concat [ 16 16 0 0], L_0x600001b36440, L_0x600001b36580;
S_0x1357196b0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x13570b3a0;
 .timescale 0 0;
P_0x600003f6f1c0 .param/l "col" 1 7 214, +C4<01>;
L_0x6000001247e0 .functor AND 1, v0x600001876be0_0, L_0x600001b36760, C4<1>, C4<1>;
L_0x600000124850 .functor AND 1, L_0x600001b36940, v0x600001875680_0, C4<1>, C4<1>;
L_0x600000124700 .functor OR 1, L_0x600001b368a0, L_0x600000124850, C4<0>, C4<0>;
L_0x600000124770 .functor AND 1, L_0x13809a4a0, L_0x600000124700, C4<1>, C4<1>;
L_0x600000124620 .functor AND 1, L_0x600000124770, L_0x600001b36a80, C4<1>, C4<1>;
v0x600001817330_0 .net *"_ivl_0", 2 0, L_0x600001b366c0;  1 drivers
L_0x1380988c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000018173c0_0 .net/2u *"_ivl_11", 2 0, L_0x1380988c8;  1 drivers
v0x600001817450_0 .net *"_ivl_13", 0 0, L_0x600001b368a0;  1 drivers
L_0x138098910 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000018174e0_0 .net/2u *"_ivl_15", 2 0, L_0x138098910;  1 drivers
v0x600001817570_0 .net *"_ivl_17", 0 0, L_0x600001b36940;  1 drivers
v0x600001817600_0 .net *"_ivl_20", 0 0, L_0x600000124850;  1 drivers
v0x600001817690_0 .net *"_ivl_22", 0 0, L_0x600000124700;  1 drivers
v0x600001817720_0 .net *"_ivl_24", 0 0, L_0x600000124770;  1 drivers
v0x6000018177b0_0 .net *"_ivl_25", 31 0, L_0x600001b369e0;  1 drivers
L_0x138098958 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001817840_0 .net *"_ivl_28", 15 0, L_0x138098958;  1 drivers
L_0x1380989a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000018178d0_0 .net/2u *"_ivl_29", 31 0, L_0x1380989a0;  1 drivers
L_0x138098838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001817960_0 .net *"_ivl_3", 0 0, L_0x138098838;  1 drivers
v0x6000018179f0_0 .net *"_ivl_31", 0 0, L_0x600001b36a80;  1 drivers
L_0x138098880 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001817a80_0 .net/2u *"_ivl_4", 2 0, L_0x138098880;  1 drivers
v0x600001817b10_0 .net *"_ivl_6", 0 0, L_0x600001b36760;  1 drivers
v0x600001817ba0_0 .net "do_clear", 0 0, L_0x600000124620;  1 drivers
v0x600001817c30_0 .net "load_weight", 0 0, L_0x6000001247e0;  1 drivers
v0x600001817cc0_0 .net "weight_in", 7 0, L_0x600001b36800;  1 drivers
L_0x600001b366c0 .concat [ 2 1 0 0], v0x600001876b50_0, L_0x138098838;
L_0x600001b36760 .cmp/eq 3, L_0x600001b366c0, L_0x138098880;
L_0x600001b368a0 .cmp/eq 3, v0x60000180c990_0, L_0x1380988c8;
L_0x600001b36940 .cmp/eq 3, v0x60000180c990_0, L_0x138098910;
L_0x600001b369e0 .concat [ 16 16 0 0], v0x60000180c090_0, L_0x138098958;
L_0x600001b36a80 .cmp/eq 32, L_0x600001b369e0, L_0x1380989a0;
S_0x13571b9a0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x1357196b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000042dc80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000042dcc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000018167f0_0 .net *"_ivl_11", 0 0, L_0x600001b36d00;  1 drivers
v0x600001816880_0 .net *"_ivl_12", 15 0, L_0x600001b36da0;  1 drivers
v0x600001816910_0 .net/s *"_ivl_4", 15 0, L_0x600001b36b20;  1 drivers
v0x6000018169a0_0 .net/s *"_ivl_6", 15 0, L_0x600001b36bc0;  1 drivers
v0x600001816a30_0 .net/s "a_signed", 7 0, v0x600001816be0_0;  1 drivers
v0x600001816ac0_0 .net "act_in", 7 0, v0x6000018155f0_0;  alias, 1 drivers
v0x600001816b50_0 .var "act_out", 7 0;
v0x600001816be0_0 .var "act_reg", 7 0;
v0x600001816c70_0 .net "clear_acc", 0 0, L_0x600000124620;  alias, 1 drivers
v0x600001816d00_0 .net "clk", 0 0, v0x600001877720_0;  alias, 1 drivers
v0x600001816d90_0 .net "enable", 0 0, L_0x600000128460;  alias, 1 drivers
v0x600001816e20_0 .net "load_weight", 0 0, L_0x6000001247e0;  alias, 1 drivers
v0x600001816eb0_0 .net/s "product", 15 0, L_0x600001b36c60;  1 drivers
v0x600001816f40_0 .net/s "product_ext", 31 0, L_0x600001b36e40;  1 drivers
v0x600001816fd0_0 .net "psum_in", 31 0, L_0x1380985b0;  alias, 1 drivers
v0x600001817060_0 .var "psum_out", 31 0;
v0x6000018170f0_0 .net "rst_n", 0 0, v0x600001878090_0;  alias, 1 drivers
v0x600001817180_0 .net/s "w_signed", 7 0, v0x6000018172a0_0;  1 drivers
v0x600001817210_0 .net "weight_in", 7 0, L_0x600001b36800;  alias, 1 drivers
v0x6000018172a0_0 .var "weight_reg", 7 0;
L_0x600001b36b20 .extend/s 16, v0x600001816be0_0;
L_0x600001b36bc0 .extend/s 16, v0x6000018172a0_0;
L_0x600001b36c60 .arith/mult 16, L_0x600001b36b20, L_0x600001b36bc0;
L_0x600001b36d00 .part L_0x600001b36c60, 15, 1;
LS_0x600001b36da0_0_0 .concat [ 1 1 1 1], L_0x600001b36d00, L_0x600001b36d00, L_0x600001b36d00, L_0x600001b36d00;
LS_0x600001b36da0_0_4 .concat [ 1 1 1 1], L_0x600001b36d00, L_0x600001b36d00, L_0x600001b36d00, L_0x600001b36d00;
LS_0x600001b36da0_0_8 .concat [ 1 1 1 1], L_0x600001b36d00, L_0x600001b36d00, L_0x600001b36d00, L_0x600001b36d00;
LS_0x600001b36da0_0_12 .concat [ 1 1 1 1], L_0x600001b36d00, L_0x600001b36d00, L_0x600001b36d00, L_0x600001b36d00;
L_0x600001b36da0 .concat [ 4 4 4 4], LS_0x600001b36da0_0_0, LS_0x600001b36da0_0_4, LS_0x600001b36da0_0_8, LS_0x600001b36da0_0_12;
L_0x600001b36e40 .concat [ 16 16 0 0], L_0x600001b36c60, L_0x600001b36da0;
S_0x13571bb10 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x13570b3a0;
 .timescale 0 0;
P_0x600003f6f2c0 .param/l "col" 1 7 214, +C4<010>;
L_0x6000001256c0 .functor AND 1, v0x600001876be0_0, L_0x600001b36f80, C4<1>, C4<1>;
L_0x600000125650 .functor AND 1, L_0x600001b37160, v0x600001875680_0, C4<1>, C4<1>;
L_0x6000001255e0 .functor OR 1, L_0x600001b370c0, L_0x600000125650, C4<0>, C4<0>;
L_0x600000124070 .functor AND 1, L_0x13809a4a0, L_0x6000001255e0, C4<1>, C4<1>;
L_0x600000125ff0 .functor AND 1, L_0x600000124070, L_0x600001b372a0, C4<1>, C4<1>;
v0x600001818900_0 .net *"_ivl_0", 3 0, L_0x600001b36ee0;  1 drivers
L_0x138098a78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001818990_0 .net/2u *"_ivl_11", 2 0, L_0x138098a78;  1 drivers
v0x600001818a20_0 .net *"_ivl_13", 0 0, L_0x600001b370c0;  1 drivers
L_0x138098ac0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001818ab0_0 .net/2u *"_ivl_15", 2 0, L_0x138098ac0;  1 drivers
v0x600001818b40_0 .net *"_ivl_17", 0 0, L_0x600001b37160;  1 drivers
v0x600001818bd0_0 .net *"_ivl_20", 0 0, L_0x600000125650;  1 drivers
v0x600001818c60_0 .net *"_ivl_22", 0 0, L_0x6000001255e0;  1 drivers
v0x600001818cf0_0 .net *"_ivl_24", 0 0, L_0x600000124070;  1 drivers
v0x600001818d80_0 .net *"_ivl_25", 31 0, L_0x600001b37200;  1 drivers
L_0x138098b08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001818e10_0 .net *"_ivl_28", 15 0, L_0x138098b08;  1 drivers
L_0x138098b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001818ea0_0 .net/2u *"_ivl_29", 31 0, L_0x138098b50;  1 drivers
L_0x1380989e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001818f30_0 .net *"_ivl_3", 1 0, L_0x1380989e8;  1 drivers
v0x600001818fc0_0 .net *"_ivl_31", 0 0, L_0x600001b372a0;  1 drivers
L_0x138098a30 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001819050_0 .net/2u *"_ivl_4", 3 0, L_0x138098a30;  1 drivers
v0x6000018190e0_0 .net *"_ivl_6", 0 0, L_0x600001b36f80;  1 drivers
v0x600001819170_0 .net "do_clear", 0 0, L_0x600000125ff0;  1 drivers
v0x600001819200_0 .net "load_weight", 0 0, L_0x6000001256c0;  1 drivers
v0x600001819290_0 .net "weight_in", 7 0, L_0x600001b37020;  1 drivers
L_0x600001b36ee0 .concat [ 2 2 0 0], v0x600001876b50_0, L_0x1380989e8;
L_0x600001b36f80 .cmp/eq 4, L_0x600001b36ee0, L_0x138098a30;
L_0x600001b370c0 .cmp/eq 3, v0x60000180c990_0, L_0x138098a78;
L_0x600001b37160 .cmp/eq 3, v0x60000180c990_0, L_0x138098ac0;
L_0x600001b37200 .concat [ 16 16 0 0], v0x60000180c090_0, L_0x138098b08;
L_0x600001b372a0 .cmp/eq 32, L_0x600001b37200, L_0x138098b50;
S_0x13570f840 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13571bb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000042dd00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000042dd40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001817d50_0 .net *"_ivl_11", 0 0, L_0x600001b37520;  1 drivers
v0x600001817de0_0 .net *"_ivl_12", 15 0, L_0x600001b375c0;  1 drivers
v0x600001817e70_0 .net/s *"_ivl_4", 15 0, L_0x600001b37340;  1 drivers
v0x600001817f00_0 .net/s *"_ivl_6", 15 0, L_0x600001b373e0;  1 drivers
v0x600001818000_0 .net/s "a_signed", 7 0, v0x6000018181b0_0;  1 drivers
v0x600001818090_0 .net "act_in", 7 0, v0x600001816b50_0;  alias, 1 drivers
v0x600001818120_0 .var "act_out", 7 0;
v0x6000018181b0_0 .var "act_reg", 7 0;
v0x600001818240_0 .net "clear_acc", 0 0, L_0x600000125ff0;  alias, 1 drivers
v0x6000018182d0_0 .net "clk", 0 0, v0x600001877720_0;  alias, 1 drivers
v0x600001818360_0 .net "enable", 0 0, L_0x600000128460;  alias, 1 drivers
v0x6000018183f0_0 .net "load_weight", 0 0, L_0x6000001256c0;  alias, 1 drivers
v0x600001818480_0 .net/s "product", 15 0, L_0x600001b37480;  1 drivers
v0x600001818510_0 .net/s "product_ext", 31 0, L_0x600001b37660;  1 drivers
v0x6000018185a0_0 .net "psum_in", 31 0, L_0x1380985f8;  alias, 1 drivers
v0x600001818630_0 .var "psum_out", 31 0;
v0x6000018186c0_0 .net "rst_n", 0 0, v0x600001878090_0;  alias, 1 drivers
v0x600001818750_0 .net/s "w_signed", 7 0, v0x600001818870_0;  1 drivers
v0x6000018187e0_0 .net "weight_in", 7 0, L_0x600001b37020;  alias, 1 drivers
v0x600001818870_0 .var "weight_reg", 7 0;
L_0x600001b37340 .extend/s 16, v0x6000018181b0_0;
L_0x600001b373e0 .extend/s 16, v0x600001818870_0;
L_0x600001b37480 .arith/mult 16, L_0x600001b37340, L_0x600001b373e0;
L_0x600001b37520 .part L_0x600001b37480, 15, 1;
LS_0x600001b375c0_0_0 .concat [ 1 1 1 1], L_0x600001b37520, L_0x600001b37520, L_0x600001b37520, L_0x600001b37520;
LS_0x600001b375c0_0_4 .concat [ 1 1 1 1], L_0x600001b37520, L_0x600001b37520, L_0x600001b37520, L_0x600001b37520;
LS_0x600001b375c0_0_8 .concat [ 1 1 1 1], L_0x600001b37520, L_0x600001b37520, L_0x600001b37520, L_0x600001b37520;
LS_0x600001b375c0_0_12 .concat [ 1 1 1 1], L_0x600001b37520, L_0x600001b37520, L_0x600001b37520, L_0x600001b37520;
L_0x600001b375c0 .concat [ 4 4 4 4], LS_0x600001b375c0_0_0, LS_0x600001b375c0_0_4, LS_0x600001b375c0_0_8, LS_0x600001b375c0_0_12;
L_0x600001b37660 .concat [ 16 16 0 0], L_0x600001b37480, L_0x600001b375c0;
S_0x13570f9b0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x13570b3a0;
 .timescale 0 0;
P_0x600003f6f180 .param/l "col" 1 7 214, +C4<011>;
L_0x600000126140 .functor AND 1, v0x600001876be0_0, L_0x600001b377a0, C4<1>, C4<1>;
L_0x6000001261b0 .functor AND 1, L_0x600001b37980, v0x600001875680_0, C4<1>, C4<1>;
L_0x600000126220 .functor OR 1, L_0x600001b378e0, L_0x6000001261b0, C4<0>, C4<0>;
L_0x600000126290 .functor AND 1, L_0x13809a4a0, L_0x600000126220, C4<1>, C4<1>;
L_0x600000126300 .functor AND 1, L_0x600000126290, L_0x600001b37ac0, C4<1>, C4<1>;
v0x600001819e60_0 .net *"_ivl_0", 3 0, L_0x600001b37700;  1 drivers
L_0x138098c28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001819ef0_0 .net/2u *"_ivl_11", 2 0, L_0x138098c28;  1 drivers
v0x600001819f80_0 .net *"_ivl_13", 0 0, L_0x600001b378e0;  1 drivers
L_0x138098c70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000181a010_0 .net/2u *"_ivl_15", 2 0, L_0x138098c70;  1 drivers
v0x60000181a0a0_0 .net *"_ivl_17", 0 0, L_0x600001b37980;  1 drivers
v0x60000181a130_0 .net *"_ivl_20", 0 0, L_0x6000001261b0;  1 drivers
v0x60000181a1c0_0 .net *"_ivl_22", 0 0, L_0x600000126220;  1 drivers
v0x60000181a250_0 .net *"_ivl_24", 0 0, L_0x600000126290;  1 drivers
v0x60000181a2e0_0 .net *"_ivl_25", 31 0, L_0x600001b37a20;  1 drivers
L_0x138098cb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000181a370_0 .net *"_ivl_28", 15 0, L_0x138098cb8;  1 drivers
L_0x138098d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000181a400_0 .net/2u *"_ivl_29", 31 0, L_0x138098d00;  1 drivers
L_0x138098b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000181a490_0 .net *"_ivl_3", 1 0, L_0x138098b98;  1 drivers
v0x60000181a520_0 .net *"_ivl_31", 0 0, L_0x600001b37ac0;  1 drivers
L_0x138098be0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x60000181a5b0_0 .net/2u *"_ivl_4", 3 0, L_0x138098be0;  1 drivers
v0x60000181a640_0 .net *"_ivl_6", 0 0, L_0x600001b377a0;  1 drivers
v0x60000181a6d0_0 .net "do_clear", 0 0, L_0x600000126300;  1 drivers
v0x60000181a760_0 .net "load_weight", 0 0, L_0x600000126140;  1 drivers
v0x60000181a7f0_0 .net "weight_in", 7 0, L_0x600001b37840;  1 drivers
L_0x600001b37700 .concat [ 2 2 0 0], v0x600001876b50_0, L_0x138098b98;
L_0x600001b377a0 .cmp/eq 4, L_0x600001b37700, L_0x138098be0;
L_0x600001b378e0 .cmp/eq 3, v0x60000180c990_0, L_0x138098c28;
L_0x600001b37980 .cmp/eq 3, v0x60000180c990_0, L_0x138098c70;
L_0x600001b37a20 .concat [ 16 16 0 0], v0x60000180c090_0, L_0x138098cb8;
L_0x600001b37ac0 .cmp/eq 32, L_0x600001b37a20, L_0x138098d00;
S_0x135704410 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13570f9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000042de80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000042dec0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001819320_0 .net *"_ivl_11", 0 0, L_0x600001b37d40;  1 drivers
v0x6000018193b0_0 .net *"_ivl_12", 15 0, L_0x600001b37de0;  1 drivers
v0x600001819440_0 .net/s *"_ivl_4", 15 0, L_0x600001b37b60;  1 drivers
v0x6000018194d0_0 .net/s *"_ivl_6", 15 0, L_0x600001b37c00;  1 drivers
v0x600001819560_0 .net/s "a_signed", 7 0, v0x600001819710_0;  1 drivers
v0x6000018195f0_0 .net "act_in", 7 0, v0x600001818120_0;  alias, 1 drivers
v0x600001819680_0 .var "act_out", 7 0;
v0x600001819710_0 .var "act_reg", 7 0;
v0x6000018197a0_0 .net "clear_acc", 0 0, L_0x600000126300;  alias, 1 drivers
v0x600001819830_0 .net "clk", 0 0, v0x600001877720_0;  alias, 1 drivers
v0x6000018198c0_0 .net "enable", 0 0, L_0x600000128460;  alias, 1 drivers
v0x600001819950_0 .net "load_weight", 0 0, L_0x600000126140;  alias, 1 drivers
v0x6000018199e0_0 .net/s "product", 15 0, L_0x600001b37ca0;  1 drivers
v0x600001819a70_0 .net/s "product_ext", 31 0, L_0x600001b37e80;  1 drivers
v0x600001819b00_0 .net "psum_in", 31 0, L_0x138098640;  alias, 1 drivers
v0x600001819b90_0 .var "psum_out", 31 0;
v0x600001819c20_0 .net "rst_n", 0 0, v0x600001878090_0;  alias, 1 drivers
v0x600001819cb0_0 .net/s "w_signed", 7 0, v0x600001819dd0_0;  1 drivers
v0x600001819d40_0 .net "weight_in", 7 0, L_0x600001b37840;  alias, 1 drivers
v0x600001819dd0_0 .var "weight_reg", 7 0;
L_0x600001b37b60 .extend/s 16, v0x600001819710_0;
L_0x600001b37c00 .extend/s 16, v0x600001819dd0_0;
L_0x600001b37ca0 .arith/mult 16, L_0x600001b37b60, L_0x600001b37c00;
L_0x600001b37d40 .part L_0x600001b37ca0, 15, 1;
LS_0x600001b37de0_0_0 .concat [ 1 1 1 1], L_0x600001b37d40, L_0x600001b37d40, L_0x600001b37d40, L_0x600001b37d40;
LS_0x600001b37de0_0_4 .concat [ 1 1 1 1], L_0x600001b37d40, L_0x600001b37d40, L_0x600001b37d40, L_0x600001b37d40;
LS_0x600001b37de0_0_8 .concat [ 1 1 1 1], L_0x600001b37d40, L_0x600001b37d40, L_0x600001b37d40, L_0x600001b37d40;
LS_0x600001b37de0_0_12 .concat [ 1 1 1 1], L_0x600001b37d40, L_0x600001b37d40, L_0x600001b37d40, L_0x600001b37d40;
L_0x600001b37de0 .concat [ 4 4 4 4], LS_0x600001b37de0_0_0, LS_0x600001b37de0_0_4, LS_0x600001b37de0_0_8, LS_0x600001b37de0_0_12;
L_0x600001b37e80 .concat [ 16 16 0 0], L_0x600001b37ca0, L_0x600001b37de0;
S_0x135704580 .scope generate, "pe_row[1]" "pe_row[1]" 7 213, 7 213 0, S_0x13578dea0;
 .timescale 0 0;
P_0x600003f6f480 .param/l "row" 1 7 213, +C4<01>;
S_0x135715a00 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x135704580;
 .timescale 0 0;
P_0x600003f6f500 .param/l "col" 1 7 214, +C4<00>;
L_0x600000126450 .functor AND 1, v0x600001876be0_0, L_0x600001b33b60, C4<1>, C4<1>;
L_0x600000126530 .functor AND 1, L_0x600001b33e80, v0x600001875680_0, C4<1>, C4<1>;
L_0x6000001265a0 .functor OR 1, L_0x600001b337a0, L_0x600000126530, C4<0>, C4<0>;
L_0x600000126610 .functor AND 1, L_0x13809a4a0, L_0x6000001265a0, C4<1>, C4<1>;
L_0x600000126680 .functor AND 1, L_0x600000126610, L_0x600001b33d40, C4<1>, C4<1>;
v0x60000181b3c0_0 .net *"_ivl_0", 2 0, L_0x600001b37f20;  1 drivers
L_0x138098dd8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000181b450_0 .net/2u *"_ivl_11", 2 0, L_0x138098dd8;  1 drivers
v0x60000181b4e0_0 .net *"_ivl_13", 0 0, L_0x600001b337a0;  1 drivers
L_0x138098e20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000181b570_0 .net/2u *"_ivl_15", 2 0, L_0x138098e20;  1 drivers
v0x60000181b600_0 .net *"_ivl_17", 0 0, L_0x600001b33e80;  1 drivers
v0x60000181b690_0 .net *"_ivl_20", 0 0, L_0x600000126530;  1 drivers
v0x60000181b720_0 .net *"_ivl_22", 0 0, L_0x6000001265a0;  1 drivers
v0x60000181b7b0_0 .net *"_ivl_24", 0 0, L_0x600000126610;  1 drivers
v0x60000181b840_0 .net *"_ivl_25", 31 0, L_0x600001b33660;  1 drivers
L_0x138098e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000181b8d0_0 .net *"_ivl_28", 15 0, L_0x138098e68;  1 drivers
L_0x138098eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000181b960_0 .net/2u *"_ivl_29", 31 0, L_0x138098eb0;  1 drivers
L_0x138098d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000181b9f0_0 .net *"_ivl_3", 0 0, L_0x138098d48;  1 drivers
v0x60000181ba80_0 .net *"_ivl_31", 0 0, L_0x600001b33d40;  1 drivers
L_0x138098d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000181bb10_0 .net/2u *"_ivl_4", 2 0, L_0x138098d90;  1 drivers
v0x60000181bba0_0 .net *"_ivl_6", 0 0, L_0x600001b33b60;  1 drivers
v0x60000181bc30_0 .net "do_clear", 0 0, L_0x600000126680;  1 drivers
v0x60000181bcc0_0 .net "load_weight", 0 0, L_0x600000126450;  1 drivers
v0x60000181bd50_0 .net "weight_in", 7 0, L_0x600001b33a20;  1 drivers
L_0x600001b37f20 .concat [ 2 1 0 0], v0x600001876b50_0, L_0x138098d48;
L_0x600001b33b60 .cmp/eq 3, L_0x600001b37f20, L_0x138098d90;
L_0x600001b337a0 .cmp/eq 3, v0x60000180c990_0, L_0x138098dd8;
L_0x600001b33e80 .cmp/eq 3, v0x60000180c990_0, L_0x138098e20;
L_0x600001b33660 .concat [ 16 16 0 0], v0x60000180c090_0, L_0x138098e68;
L_0x600001b33d40 .cmp/eq 32, L_0x600001b33660, L_0x138098eb0;
S_0x135715b70 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x135715a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000042df00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000042df40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000181a880_0 .net *"_ivl_11", 0 0, L_0x600001b33ac0;  1 drivers
v0x60000181a910_0 .net *"_ivl_12", 15 0, L_0x600001b332a0;  1 drivers
v0x60000181a9a0_0 .net/s *"_ivl_4", 15 0, L_0x600001b33520;  1 drivers
v0x60000181aa30_0 .net/s *"_ivl_6", 15 0, L_0x600001b33c00;  1 drivers
v0x60000181aac0_0 .net/s "a_signed", 7 0, v0x60000181ac70_0;  1 drivers
v0x60000181ab50_0 .net "act_in", 7 0, L_0x600000124c40;  alias, 1 drivers
v0x60000181abe0_0 .var "act_out", 7 0;
v0x60000181ac70_0 .var "act_reg", 7 0;
v0x60000181ad00_0 .net "clear_acc", 0 0, L_0x600000126680;  alias, 1 drivers
v0x60000181ad90_0 .net "clk", 0 0, v0x600001877720_0;  alias, 1 drivers
v0x60000181ae20_0 .net "enable", 0 0, L_0x600000128460;  alias, 1 drivers
v0x60000181aeb0_0 .net "load_weight", 0 0, L_0x600000126450;  alias, 1 drivers
v0x60000181af40_0 .net/s "product", 15 0, L_0x600001b33200;  1 drivers
v0x60000181afd0_0 .net/s "product_ext", 31 0, L_0x600001b33980;  1 drivers
v0x60000181b060_0 .net "psum_in", 31 0, v0x600001815b00_0;  alias, 1 drivers
v0x60000181b0f0_0 .var "psum_out", 31 0;
v0x60000181b180_0 .net "rst_n", 0 0, v0x600001878090_0;  alias, 1 drivers
v0x60000181b210_0 .net/s "w_signed", 7 0, v0x60000181b330_0;  1 drivers
v0x60000181b2a0_0 .net "weight_in", 7 0, L_0x600001b33a20;  alias, 1 drivers
v0x60000181b330_0 .var "weight_reg", 7 0;
L_0x600001b33520 .extend/s 16, v0x60000181ac70_0;
L_0x600001b33c00 .extend/s 16, v0x60000181b330_0;
L_0x600001b33200 .arith/mult 16, L_0x600001b33520, L_0x600001b33c00;
L_0x600001b33ac0 .part L_0x600001b33200, 15, 1;
LS_0x600001b332a0_0_0 .concat [ 1 1 1 1], L_0x600001b33ac0, L_0x600001b33ac0, L_0x600001b33ac0, L_0x600001b33ac0;
LS_0x600001b332a0_0_4 .concat [ 1 1 1 1], L_0x600001b33ac0, L_0x600001b33ac0, L_0x600001b33ac0, L_0x600001b33ac0;
LS_0x600001b332a0_0_8 .concat [ 1 1 1 1], L_0x600001b33ac0, L_0x600001b33ac0, L_0x600001b33ac0, L_0x600001b33ac0;
LS_0x600001b332a0_0_12 .concat [ 1 1 1 1], L_0x600001b33ac0, L_0x600001b33ac0, L_0x600001b33ac0, L_0x600001b33ac0;
L_0x600001b332a0 .concat [ 4 4 4 4], LS_0x600001b332a0_0_0, LS_0x600001b332a0_0_4, LS_0x600001b332a0_0_8, LS_0x600001b332a0_0_12;
L_0x600001b33980 .concat [ 16 16 0 0], L_0x600001b33200, L_0x600001b332a0;
S_0x135796fb0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x135704580;
 .timescale 0 0;
P_0x600003f6f140 .param/l "col" 1 7 214, +C4<01>;
L_0x6000001267d0 .functor AND 1, v0x600001876be0_0, L_0x600001b33840, C4<1>, C4<1>;
L_0x600000126840 .functor AND 1, L_0x600001b33480, v0x600001875680_0, C4<1>, C4<1>;
L_0x6000001268b0 .functor OR 1, L_0x600001b33700, L_0x600000126840, C4<0>, C4<0>;
L_0x600000126920 .functor AND 1, L_0x13809a4a0, L_0x6000001268b0, C4<1>, C4<1>;
L_0x600000126990 .functor AND 1, L_0x600000126920, L_0x600001b330c0, C4<1>, C4<1>;
v0x60000181c990_0 .net *"_ivl_0", 2 0, L_0x600001b33340;  1 drivers
L_0x138098f88 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000181ca20_0 .net/2u *"_ivl_11", 2 0, L_0x138098f88;  1 drivers
v0x60000181cab0_0 .net *"_ivl_13", 0 0, L_0x600001b33700;  1 drivers
L_0x138098fd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000181cb40_0 .net/2u *"_ivl_15", 2 0, L_0x138098fd0;  1 drivers
v0x60000181cbd0_0 .net *"_ivl_17", 0 0, L_0x600001b33480;  1 drivers
v0x60000181cc60_0 .net *"_ivl_20", 0 0, L_0x600000126840;  1 drivers
v0x60000181ccf0_0 .net *"_ivl_22", 0 0, L_0x6000001268b0;  1 drivers
v0x60000181cd80_0 .net *"_ivl_24", 0 0, L_0x600000126920;  1 drivers
v0x60000181ce10_0 .net *"_ivl_25", 31 0, L_0x600001b335c0;  1 drivers
L_0x138099018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000181cea0_0 .net *"_ivl_28", 15 0, L_0x138099018;  1 drivers
L_0x138099060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000181cf30_0 .net/2u *"_ivl_29", 31 0, L_0x138099060;  1 drivers
L_0x138098ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000181cfc0_0 .net *"_ivl_3", 0 0, L_0x138098ef8;  1 drivers
v0x60000181d050_0 .net *"_ivl_31", 0 0, L_0x600001b330c0;  1 drivers
L_0x138098f40 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000181d0e0_0 .net/2u *"_ivl_4", 2 0, L_0x138098f40;  1 drivers
v0x60000181d170_0 .net *"_ivl_6", 0 0, L_0x600001b33840;  1 drivers
v0x60000181d200_0 .net "do_clear", 0 0, L_0x600000126990;  1 drivers
v0x60000181d290_0 .net "load_weight", 0 0, L_0x6000001267d0;  1 drivers
v0x60000181d320_0 .net "weight_in", 7 0, L_0x600001b333e0;  1 drivers
L_0x600001b33340 .concat [ 2 1 0 0], v0x600001876b50_0, L_0x138098ef8;
L_0x600001b33840 .cmp/eq 3, L_0x600001b33340, L_0x138098f40;
L_0x600001b33700 .cmp/eq 3, v0x60000180c990_0, L_0x138098f88;
L_0x600001b33480 .cmp/eq 3, v0x60000180c990_0, L_0x138098fd0;
L_0x600001b335c0 .concat [ 16 16 0 0], v0x60000180c090_0, L_0x138099018;
L_0x600001b330c0 .cmp/eq 32, L_0x600001b335c0, L_0x138099060;
S_0x135797120 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x135796fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000042df80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000042dfc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000181bde0_0 .net *"_ivl_11", 0 0, L_0x600001b32e40;  1 drivers
v0x60000181be70_0 .net *"_ivl_12", 15 0, L_0x600001b32ee0;  1 drivers
v0x60000181bf00_0 .net/s *"_ivl_4", 15 0, L_0x600001b33160;  1 drivers
v0x60000181c000_0 .net/s *"_ivl_6", 15 0, L_0x600001b32f80;  1 drivers
v0x60000181c090_0 .net/s "a_signed", 7 0, v0x60000181c240_0;  1 drivers
v0x60000181c120_0 .net "act_in", 7 0, v0x60000181abe0_0;  alias, 1 drivers
v0x60000181c1b0_0 .var "act_out", 7 0;
v0x60000181c240_0 .var "act_reg", 7 0;
v0x60000181c2d0_0 .net "clear_acc", 0 0, L_0x600000126990;  alias, 1 drivers
v0x60000181c360_0 .net "clk", 0 0, v0x600001877720_0;  alias, 1 drivers
v0x60000181c3f0_0 .net "enable", 0 0, L_0x600000128460;  alias, 1 drivers
v0x60000181c480_0 .net "load_weight", 0 0, L_0x6000001267d0;  alias, 1 drivers
v0x60000181c510_0 .net/s "product", 15 0, L_0x600001b33020;  1 drivers
v0x60000181c5a0_0 .net/s "product_ext", 31 0, L_0x600001b32d00;  1 drivers
v0x60000181c630_0 .net "psum_in", 31 0, v0x600001817060_0;  alias, 1 drivers
v0x60000181c6c0_0 .var "psum_out", 31 0;
v0x60000181c750_0 .net "rst_n", 0 0, v0x600001878090_0;  alias, 1 drivers
v0x60000181c7e0_0 .net/s "w_signed", 7 0, v0x60000181c900_0;  1 drivers
v0x60000181c870_0 .net "weight_in", 7 0, L_0x600001b333e0;  alias, 1 drivers
v0x60000181c900_0 .var "weight_reg", 7 0;
L_0x600001b33160 .extend/s 16, v0x60000181c240_0;
L_0x600001b32f80 .extend/s 16, v0x60000181c900_0;
L_0x600001b33020 .arith/mult 16, L_0x600001b33160, L_0x600001b32f80;
L_0x600001b32e40 .part L_0x600001b33020, 15, 1;
LS_0x600001b32ee0_0_0 .concat [ 1 1 1 1], L_0x600001b32e40, L_0x600001b32e40, L_0x600001b32e40, L_0x600001b32e40;
LS_0x600001b32ee0_0_4 .concat [ 1 1 1 1], L_0x600001b32e40, L_0x600001b32e40, L_0x600001b32e40, L_0x600001b32e40;
LS_0x600001b32ee0_0_8 .concat [ 1 1 1 1], L_0x600001b32e40, L_0x600001b32e40, L_0x600001b32e40, L_0x600001b32e40;
LS_0x600001b32ee0_0_12 .concat [ 1 1 1 1], L_0x600001b32e40, L_0x600001b32e40, L_0x600001b32e40, L_0x600001b32e40;
L_0x600001b32ee0 .concat [ 4 4 4 4], LS_0x600001b32ee0_0_0, LS_0x600001b32ee0_0_4, LS_0x600001b32ee0_0_8, LS_0x600001b32ee0_0_12;
L_0x600001b32d00 .concat [ 16 16 0 0], L_0x600001b33020, L_0x600001b32ee0;
S_0x1357915f0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x135704580;
 .timescale 0 0;
P_0x600003f6f6c0 .param/l "col" 1 7 214, +C4<010>;
L_0x600000126ae0 .functor AND 1, v0x600001876be0_0, L_0x600001b32bc0, C4<1>, C4<1>;
L_0x6000001264c0 .functor AND 1, L_0x600001b32b20, v0x600001875680_0, C4<1>, C4<1>;
L_0x600000126b50 .functor OR 1, L_0x600001b32a80, L_0x6000001264c0, C4<0>, C4<0>;
L_0x600000126bc0 .functor AND 1, L_0x13809a4a0, L_0x600000126b50, C4<1>, C4<1>;
L_0x600000126c30 .functor AND 1, L_0x600000126bc0, L_0x600001b329e0, C4<1>, C4<1>;
v0x60000181def0_0 .net *"_ivl_0", 3 0, L_0x600001b32da0;  1 drivers
L_0x138099138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000181df80_0 .net/2u *"_ivl_11", 2 0, L_0x138099138;  1 drivers
v0x60000181e010_0 .net *"_ivl_13", 0 0, L_0x600001b32a80;  1 drivers
L_0x138099180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000181e0a0_0 .net/2u *"_ivl_15", 2 0, L_0x138099180;  1 drivers
v0x60000181e130_0 .net *"_ivl_17", 0 0, L_0x600001b32b20;  1 drivers
v0x60000181e1c0_0 .net *"_ivl_20", 0 0, L_0x6000001264c0;  1 drivers
v0x60000181e250_0 .net *"_ivl_22", 0 0, L_0x600000126b50;  1 drivers
v0x60000181e2e0_0 .net *"_ivl_24", 0 0, L_0x600000126bc0;  1 drivers
v0x60000181e370_0 .net *"_ivl_25", 31 0, L_0x600001b32940;  1 drivers
L_0x1380991c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000181e400_0 .net *"_ivl_28", 15 0, L_0x1380991c8;  1 drivers
L_0x138099210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000181e490_0 .net/2u *"_ivl_29", 31 0, L_0x138099210;  1 drivers
L_0x1380990a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000181e520_0 .net *"_ivl_3", 1 0, L_0x1380990a8;  1 drivers
v0x60000181e5b0_0 .net *"_ivl_31", 0 0, L_0x600001b329e0;  1 drivers
L_0x1380990f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x60000181e640_0 .net/2u *"_ivl_4", 3 0, L_0x1380990f0;  1 drivers
v0x60000181e6d0_0 .net *"_ivl_6", 0 0, L_0x600001b32bc0;  1 drivers
v0x60000181e760_0 .net "do_clear", 0 0, L_0x600000126c30;  1 drivers
v0x60000181e7f0_0 .net "load_weight", 0 0, L_0x600000126ae0;  1 drivers
v0x60000181e880_0 .net "weight_in", 7 0, L_0x600001b32c60;  1 drivers
L_0x600001b32da0 .concat [ 2 2 0 0], v0x600001876b50_0, L_0x1380990a8;
L_0x600001b32bc0 .cmp/eq 4, L_0x600001b32da0, L_0x1380990f0;
L_0x600001b32a80 .cmp/eq 3, v0x60000180c990_0, L_0x138099138;
L_0x600001b32b20 .cmp/eq 3, v0x60000180c990_0, L_0x138099180;
L_0x600001b32940 .concat [ 16 16 0 0], v0x60000180c090_0, L_0x1380991c8;
L_0x600001b329e0 .cmp/eq 32, L_0x600001b32940, L_0x138099210;
S_0x135791760 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x1357915f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000042e080 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000042e0c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000181d3b0_0 .net *"_ivl_11", 0 0, L_0x600001b321c0;  1 drivers
v0x60000181d440_0 .net *"_ivl_12", 15 0, L_0x600001b31fe0;  1 drivers
v0x60000181d4d0_0 .net/s *"_ivl_4", 15 0, L_0x600001b32620;  1 drivers
v0x60000181d560_0 .net/s *"_ivl_6", 15 0, L_0x600001b326c0;  1 drivers
v0x60000181d5f0_0 .net/s "a_signed", 7 0, v0x60000181d7a0_0;  1 drivers
v0x60000181d680_0 .net "act_in", 7 0, v0x60000181c1b0_0;  alias, 1 drivers
v0x60000181d710_0 .var "act_out", 7 0;
v0x60000181d7a0_0 .var "act_reg", 7 0;
v0x60000181d830_0 .net "clear_acc", 0 0, L_0x600000126c30;  alias, 1 drivers
v0x60000181d8c0_0 .net "clk", 0 0, v0x600001877720_0;  alias, 1 drivers
v0x60000181d950_0 .net "enable", 0 0, L_0x600000128460;  alias, 1 drivers
v0x60000181d9e0_0 .net "load_weight", 0 0, L_0x600000126ae0;  alias, 1 drivers
v0x60000181da70_0 .net/s "product", 15 0, L_0x600001b32120;  1 drivers
v0x60000181db00_0 .net/s "product_ext", 31 0, L_0x600001b32080;  1 drivers
v0x60000181db90_0 .net "psum_in", 31 0, v0x600001818630_0;  alias, 1 drivers
v0x60000181dc20_0 .var "psum_out", 31 0;
v0x60000181dcb0_0 .net "rst_n", 0 0, v0x600001878090_0;  alias, 1 drivers
v0x60000181dd40_0 .net/s "w_signed", 7 0, v0x60000181de60_0;  1 drivers
v0x60000181ddd0_0 .net "weight_in", 7 0, L_0x600001b32c60;  alias, 1 drivers
v0x60000181de60_0 .var "weight_reg", 7 0;
L_0x600001b32620 .extend/s 16, v0x60000181d7a0_0;
L_0x600001b326c0 .extend/s 16, v0x60000181de60_0;
L_0x600001b32120 .arith/mult 16, L_0x600001b32620, L_0x600001b326c0;
L_0x600001b321c0 .part L_0x600001b32120, 15, 1;
LS_0x600001b31fe0_0_0 .concat [ 1 1 1 1], L_0x600001b321c0, L_0x600001b321c0, L_0x600001b321c0, L_0x600001b321c0;
LS_0x600001b31fe0_0_4 .concat [ 1 1 1 1], L_0x600001b321c0, L_0x600001b321c0, L_0x600001b321c0, L_0x600001b321c0;
LS_0x600001b31fe0_0_8 .concat [ 1 1 1 1], L_0x600001b321c0, L_0x600001b321c0, L_0x600001b321c0, L_0x600001b321c0;
LS_0x600001b31fe0_0_12 .concat [ 1 1 1 1], L_0x600001b321c0, L_0x600001b321c0, L_0x600001b321c0, L_0x600001b321c0;
L_0x600001b31fe0 .concat [ 4 4 4 4], LS_0x600001b31fe0_0_0, LS_0x600001b31fe0_0_4, LS_0x600001b31fe0_0_8, LS_0x600001b31fe0_0_12;
L_0x600001b32080 .concat [ 16 16 0 0], L_0x600001b32120, L_0x600001b31fe0;
S_0x13578efa0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x135704580;
 .timescale 0 0;
P_0x600003f6f7c0 .param/l "col" 1 7 214, +C4<011>;
L_0x600000126d80 .functor AND 1, v0x600001876be0_0, L_0x600001b31f40, C4<1>, C4<1>;
L_0x600000126df0 .functor AND 1, L_0x600001b31c20, v0x600001875680_0, C4<1>, C4<1>;
L_0x600000126e60 .functor OR 1, L_0x600001b31e00, L_0x600000126df0, C4<0>, C4<0>;
L_0x600000126ed0 .functor AND 1, L_0x13809a4a0, L_0x600000126e60, C4<1>, C4<1>;
L_0x600000126f40 .functor AND 1, L_0x600000126ed0, L_0x600001b31ae0, C4<1>, C4<1>;
v0x60000181f450_0 .net *"_ivl_0", 3 0, L_0x600001b31ea0;  1 drivers
L_0x1380992e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000181f4e0_0 .net/2u *"_ivl_11", 2 0, L_0x1380992e8;  1 drivers
v0x60000181f570_0 .net *"_ivl_13", 0 0, L_0x600001b31e00;  1 drivers
L_0x138099330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000181f600_0 .net/2u *"_ivl_15", 2 0, L_0x138099330;  1 drivers
v0x60000181f690_0 .net *"_ivl_17", 0 0, L_0x600001b31c20;  1 drivers
v0x60000181f720_0 .net *"_ivl_20", 0 0, L_0x600000126df0;  1 drivers
v0x60000181f7b0_0 .net *"_ivl_22", 0 0, L_0x600000126e60;  1 drivers
v0x60000181f840_0 .net *"_ivl_24", 0 0, L_0x600000126ed0;  1 drivers
v0x60000181f8d0_0 .net *"_ivl_25", 31 0, L_0x600001b31cc0;  1 drivers
L_0x138099378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000181f960_0 .net *"_ivl_28", 15 0, L_0x138099378;  1 drivers
L_0x1380993c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000181f9f0_0 .net/2u *"_ivl_29", 31 0, L_0x1380993c0;  1 drivers
L_0x138099258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000181fa80_0 .net *"_ivl_3", 1 0, L_0x138099258;  1 drivers
v0x60000181fb10_0 .net *"_ivl_31", 0 0, L_0x600001b31ae0;  1 drivers
L_0x1380992a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x60000181fba0_0 .net/2u *"_ivl_4", 3 0, L_0x1380992a0;  1 drivers
v0x60000181fc30_0 .net *"_ivl_6", 0 0, L_0x600001b31f40;  1 drivers
v0x60000181fcc0_0 .net "do_clear", 0 0, L_0x600000126f40;  1 drivers
v0x60000181fd50_0 .net "load_weight", 0 0, L_0x600000126d80;  1 drivers
v0x60000181fde0_0 .net "weight_in", 7 0, L_0x600001b31d60;  1 drivers
L_0x600001b31ea0 .concat [ 2 2 0 0], v0x600001876b50_0, L_0x138099258;
L_0x600001b31f40 .cmp/eq 4, L_0x600001b31ea0, L_0x1380992a0;
L_0x600001b31e00 .cmp/eq 3, v0x60000180c990_0, L_0x1380992e8;
L_0x600001b31c20 .cmp/eq 3, v0x60000180c990_0, L_0x138099330;
L_0x600001b31cc0 .concat [ 16 16 0 0], v0x60000180c090_0, L_0x138099378;
L_0x600001b31ae0 .cmp/eq 32, L_0x600001b31cc0, L_0x1380993c0;
S_0x13578f110 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13578efa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000042dd80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000042ddc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000181e910_0 .net *"_ivl_11", 0 0, L_0x600001b31860;  1 drivers
v0x60000181e9a0_0 .net *"_ivl_12", 15 0, L_0x600001b31900;  1 drivers
v0x60000181ea30_0 .net/s *"_ivl_4", 15 0, L_0x600001b31b80;  1 drivers
v0x60000181eac0_0 .net/s *"_ivl_6", 15 0, L_0x600001b319a0;  1 drivers
v0x60000181eb50_0 .net/s "a_signed", 7 0, v0x60000181ed00_0;  1 drivers
v0x60000181ebe0_0 .net "act_in", 7 0, v0x60000181d710_0;  alias, 1 drivers
v0x60000181ec70_0 .var "act_out", 7 0;
v0x60000181ed00_0 .var "act_reg", 7 0;
v0x60000181ed90_0 .net "clear_acc", 0 0, L_0x600000126f40;  alias, 1 drivers
v0x60000181ee20_0 .net "clk", 0 0, v0x600001877720_0;  alias, 1 drivers
v0x60000181eeb0_0 .net "enable", 0 0, L_0x600000128460;  alias, 1 drivers
v0x60000181ef40_0 .net "load_weight", 0 0, L_0x600000126d80;  alias, 1 drivers
v0x60000181efd0_0 .net/s "product", 15 0, L_0x600001b31a40;  1 drivers
v0x60000181f060_0 .net/s "product_ext", 31 0, L_0x600001b31720;  1 drivers
v0x60000181f0f0_0 .net "psum_in", 31 0, v0x600001819b90_0;  alias, 1 drivers
v0x60000181f180_0 .var "psum_out", 31 0;
v0x60000181f210_0 .net "rst_n", 0 0, v0x600001878090_0;  alias, 1 drivers
v0x60000181f2a0_0 .net/s "w_signed", 7 0, v0x60000181f3c0_0;  1 drivers
v0x60000181f330_0 .net "weight_in", 7 0, L_0x600001b31d60;  alias, 1 drivers
v0x60000181f3c0_0 .var "weight_reg", 7 0;
L_0x600001b31b80 .extend/s 16, v0x60000181ed00_0;
L_0x600001b319a0 .extend/s 16, v0x60000181f3c0_0;
L_0x600001b31a40 .arith/mult 16, L_0x600001b31b80, L_0x600001b319a0;
L_0x600001b31860 .part L_0x600001b31a40, 15, 1;
LS_0x600001b31900_0_0 .concat [ 1 1 1 1], L_0x600001b31860, L_0x600001b31860, L_0x600001b31860, L_0x600001b31860;
LS_0x600001b31900_0_4 .concat [ 1 1 1 1], L_0x600001b31860, L_0x600001b31860, L_0x600001b31860, L_0x600001b31860;
LS_0x600001b31900_0_8 .concat [ 1 1 1 1], L_0x600001b31860, L_0x600001b31860, L_0x600001b31860, L_0x600001b31860;
LS_0x600001b31900_0_12 .concat [ 1 1 1 1], L_0x600001b31860, L_0x600001b31860, L_0x600001b31860, L_0x600001b31860;
L_0x600001b31900 .concat [ 4 4 4 4], LS_0x600001b31900_0_0, LS_0x600001b31900_0_4, LS_0x600001b31900_0_8, LS_0x600001b31900_0_12;
L_0x600001b31720 .concat [ 16 16 0 0], L_0x600001b31a40, L_0x600001b31900;
S_0x13578c950 .scope generate, "pe_row[2]" "pe_row[2]" 7 213, 7 213 0, S_0x13578dea0;
 .timescale 0 0;
P_0x600003f6f8c0 .param/l "row" 1 7 213, +C4<010>;
S_0x13578cac0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x13578c950;
 .timescale 0 0;
P_0x600003f6f940 .param/l "col" 1 7 214, +C4<00>;
L_0x600000127090 .functor AND 1, v0x600001876be0_0, L_0x600001b315e0, C4<1>, C4<1>;
L_0x600000127100 .functor AND 1, L_0x600001b31540, v0x600001875680_0, C4<1>, C4<1>;
L_0x600000127170 .functor OR 1, L_0x600001b314a0, L_0x600000127100, C4<0>, C4<0>;
L_0x6000001271e0 .functor AND 1, L_0x13809a4a0, L_0x600000127170, C4<1>, C4<1>;
L_0x600000127250 .functor AND 1, L_0x6000001271e0, L_0x600001b31400, C4<1>, C4<1>;
v0x600001800a20_0 .net *"_ivl_0", 2 0, L_0x600001b317c0;  1 drivers
L_0x138099498 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001800ab0_0 .net/2u *"_ivl_11", 2 0, L_0x138099498;  1 drivers
v0x600001800b40_0 .net *"_ivl_13", 0 0, L_0x600001b314a0;  1 drivers
L_0x1380994e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001800bd0_0 .net/2u *"_ivl_15", 2 0, L_0x1380994e0;  1 drivers
v0x600001800c60_0 .net *"_ivl_17", 0 0, L_0x600001b31540;  1 drivers
v0x600001800cf0_0 .net *"_ivl_20", 0 0, L_0x600000127100;  1 drivers
v0x600001800d80_0 .net *"_ivl_22", 0 0, L_0x600000127170;  1 drivers
v0x600001800e10_0 .net *"_ivl_24", 0 0, L_0x6000001271e0;  1 drivers
v0x600001800ea0_0 .net *"_ivl_25", 31 0, L_0x600001b31360;  1 drivers
L_0x138099528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001800f30_0 .net *"_ivl_28", 15 0, L_0x138099528;  1 drivers
L_0x138099570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001800fc0_0 .net/2u *"_ivl_29", 31 0, L_0x138099570;  1 drivers
L_0x138099408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001801050_0 .net *"_ivl_3", 0 0, L_0x138099408;  1 drivers
v0x6000018010e0_0 .net *"_ivl_31", 0 0, L_0x600001b31400;  1 drivers
L_0x138099450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001801170_0 .net/2u *"_ivl_4", 2 0, L_0x138099450;  1 drivers
v0x600001801200_0 .net *"_ivl_6", 0 0, L_0x600001b315e0;  1 drivers
v0x600001801290_0 .net "do_clear", 0 0, L_0x600000127250;  1 drivers
v0x600001801320_0 .net "load_weight", 0 0, L_0x600000127090;  1 drivers
v0x6000018013b0_0 .net "weight_in", 7 0, L_0x600001b31680;  1 drivers
L_0x600001b317c0 .concat [ 2 1 0 0], v0x600001876b50_0, L_0x138099408;
L_0x600001b315e0 .cmp/eq 3, L_0x600001b317c0, L_0x138099450;
L_0x600001b314a0 .cmp/eq 3, v0x60000180c990_0, L_0x138099498;
L_0x600001b31540 .cmp/eq 3, v0x60000180c990_0, L_0x1380994e0;
L_0x600001b31360 .concat [ 16 16 0 0], v0x60000180c090_0, L_0x138099528;
L_0x600001b31400 .cmp/eq 32, L_0x600001b31360, L_0x138099570;
S_0x13578a300 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13578cac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000042e100 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000042e140 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000181fe70_0 .net *"_ivl_11", 0 0, L_0x600001b31180;  1 drivers
v0x60000181ff00_0 .net *"_ivl_12", 15 0, L_0x600001b30fa0;  1 drivers
v0x600001800000_0 .net/s *"_ivl_4", 15 0, L_0x600001b31220;  1 drivers
v0x600001800090_0 .net/s *"_ivl_6", 15 0, L_0x600001b312c0;  1 drivers
v0x600001800120_0 .net/s "a_signed", 7 0, v0x6000018002d0_0;  1 drivers
v0x6000018001b0_0 .net "act_in", 7 0, L_0x600000124cb0;  alias, 1 drivers
v0x600001800240_0 .var "act_out", 7 0;
v0x6000018002d0_0 .var "act_reg", 7 0;
v0x600001800360_0 .net "clear_acc", 0 0, L_0x600000127250;  alias, 1 drivers
v0x6000018003f0_0 .net "clk", 0 0, v0x600001877720_0;  alias, 1 drivers
v0x600001800480_0 .net "enable", 0 0, L_0x600000128460;  alias, 1 drivers
v0x600001800510_0 .net "load_weight", 0 0, L_0x600000127090;  alias, 1 drivers
v0x6000018005a0_0 .net/s "product", 15 0, L_0x600001b310e0;  1 drivers
v0x600001800630_0 .net/s "product_ext", 31 0, L_0x600001b31040;  1 drivers
v0x6000018006c0_0 .net "psum_in", 31 0, v0x60000181b0f0_0;  alias, 1 drivers
v0x600001800750_0 .var "psum_out", 31 0;
v0x6000018007e0_0 .net "rst_n", 0 0, v0x600001878090_0;  alias, 1 drivers
v0x600001800870_0 .net/s "w_signed", 7 0, v0x600001800990_0;  1 drivers
v0x600001800900_0 .net "weight_in", 7 0, L_0x600001b31680;  alias, 1 drivers
v0x600001800990_0 .var "weight_reg", 7 0;
L_0x600001b31220 .extend/s 16, v0x6000018002d0_0;
L_0x600001b312c0 .extend/s 16, v0x600001800990_0;
L_0x600001b310e0 .arith/mult 16, L_0x600001b31220, L_0x600001b312c0;
L_0x600001b31180 .part L_0x600001b310e0, 15, 1;
LS_0x600001b30fa0_0_0 .concat [ 1 1 1 1], L_0x600001b31180, L_0x600001b31180, L_0x600001b31180, L_0x600001b31180;
LS_0x600001b30fa0_0_4 .concat [ 1 1 1 1], L_0x600001b31180, L_0x600001b31180, L_0x600001b31180, L_0x600001b31180;
LS_0x600001b30fa0_0_8 .concat [ 1 1 1 1], L_0x600001b31180, L_0x600001b31180, L_0x600001b31180, L_0x600001b31180;
LS_0x600001b30fa0_0_12 .concat [ 1 1 1 1], L_0x600001b31180, L_0x600001b31180, L_0x600001b31180, L_0x600001b31180;
L_0x600001b30fa0 .concat [ 4 4 4 4], LS_0x600001b30fa0_0_0, LS_0x600001b30fa0_0_4, LS_0x600001b30fa0_0_8, LS_0x600001b30fa0_0_12;
L_0x600001b31040 .concat [ 16 16 0 0], L_0x600001b310e0, L_0x600001b30fa0;
S_0x13578a470 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x13578c950;
 .timescale 0 0;
P_0x600003f6fa40 .param/l "col" 1 7 214, +C4<01>;
L_0x6000001273a0 .functor AND 1, v0x600001876be0_0, L_0x600001b30f00, C4<1>, C4<1>;
L_0x600000127410 .functor AND 1, L_0x600001b30be0, v0x600001875680_0, C4<1>, C4<1>;
L_0x600000127480 .functor OR 1, L_0x600001b30dc0, L_0x600000127410, C4<0>, C4<0>;
L_0x6000001274f0 .functor AND 1, L_0x13809a4a0, L_0x600000127480, C4<1>, C4<1>;
L_0x600000127560 .functor AND 1, L_0x6000001274f0, L_0x600001b30aa0, C4<1>, C4<1>;
v0x600001801f80_0 .net *"_ivl_0", 2 0, L_0x600001b30e60;  1 drivers
L_0x138099648 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001802010_0 .net/2u *"_ivl_11", 2 0, L_0x138099648;  1 drivers
v0x6000018020a0_0 .net *"_ivl_13", 0 0, L_0x600001b30dc0;  1 drivers
L_0x138099690 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001802130_0 .net/2u *"_ivl_15", 2 0, L_0x138099690;  1 drivers
v0x6000018021c0_0 .net *"_ivl_17", 0 0, L_0x600001b30be0;  1 drivers
v0x600001802250_0 .net *"_ivl_20", 0 0, L_0x600000127410;  1 drivers
v0x6000018022e0_0 .net *"_ivl_22", 0 0, L_0x600000127480;  1 drivers
v0x600001802370_0 .net *"_ivl_24", 0 0, L_0x6000001274f0;  1 drivers
v0x600001802400_0 .net *"_ivl_25", 31 0, L_0x600001b30c80;  1 drivers
L_0x1380996d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001802490_0 .net *"_ivl_28", 15 0, L_0x1380996d8;  1 drivers
L_0x138099720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001802520_0 .net/2u *"_ivl_29", 31 0, L_0x138099720;  1 drivers
L_0x1380995b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000018025b0_0 .net *"_ivl_3", 0 0, L_0x1380995b8;  1 drivers
v0x600001802640_0 .net *"_ivl_31", 0 0, L_0x600001b30aa0;  1 drivers
L_0x138099600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000018026d0_0 .net/2u *"_ivl_4", 2 0, L_0x138099600;  1 drivers
v0x600001802760_0 .net *"_ivl_6", 0 0, L_0x600001b30f00;  1 drivers
v0x6000018027f0_0 .net "do_clear", 0 0, L_0x600000127560;  1 drivers
v0x600001802880_0 .net "load_weight", 0 0, L_0x6000001273a0;  1 drivers
v0x600001802910_0 .net "weight_in", 7 0, L_0x600001b30d20;  1 drivers
L_0x600001b30e60 .concat [ 2 1 0 0], v0x600001876b50_0, L_0x1380995b8;
L_0x600001b30f00 .cmp/eq 3, L_0x600001b30e60, L_0x138099600;
L_0x600001b30dc0 .cmp/eq 3, v0x60000180c990_0, L_0x138099648;
L_0x600001b30be0 .cmp/eq 3, v0x60000180c990_0, L_0x138099690;
L_0x600001b30c80 .concat [ 16 16 0 0], v0x60000180c090_0, L_0x1380996d8;
L_0x600001b30aa0 .cmp/eq 32, L_0x600001b30c80, L_0x138099720;
S_0x135787cb0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13578a470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000042de00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000042de40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001801440_0 .net *"_ivl_11", 0 0, L_0x600001b324e0;  1 drivers
v0x6000018014d0_0 .net *"_ivl_12", 15 0, L_0x600001b32580;  1 drivers
v0x600001801560_0 .net/s *"_ivl_4", 15 0, L_0x600001b30b40;  1 drivers
v0x6000018015f0_0 .net/s *"_ivl_6", 15 0, L_0x600001b30960;  1 drivers
v0x600001801680_0 .net/s "a_signed", 7 0, v0x600001801830_0;  1 drivers
v0x600001801710_0 .net "act_in", 7 0, v0x600001800240_0;  alias, 1 drivers
v0x6000018017a0_0 .var "act_out", 7 0;
v0x600001801830_0 .var "act_reg", 7 0;
v0x6000018018c0_0 .net "clear_acc", 0 0, L_0x600000127560;  alias, 1 drivers
v0x600001801950_0 .net "clk", 0 0, v0x600001877720_0;  alias, 1 drivers
v0x6000018019e0_0 .net "enable", 0 0, L_0x600000128460;  alias, 1 drivers
v0x600001801a70_0 .net "load_weight", 0 0, L_0x6000001273a0;  alias, 1 drivers
v0x600001801b00_0 .net/s "product", 15 0, L_0x600001b30a00;  1 drivers
v0x600001801b90_0 .net/s "product_ext", 31 0, L_0x600001b323a0;  1 drivers
v0x600001801c20_0 .net "psum_in", 31 0, v0x60000181c6c0_0;  alias, 1 drivers
v0x600001801cb0_0 .var "psum_out", 31 0;
v0x600001801d40_0 .net "rst_n", 0 0, v0x600001878090_0;  alias, 1 drivers
v0x600001801dd0_0 .net/s "w_signed", 7 0, v0x600001801ef0_0;  1 drivers
v0x600001801e60_0 .net "weight_in", 7 0, L_0x600001b30d20;  alias, 1 drivers
v0x600001801ef0_0 .var "weight_reg", 7 0;
L_0x600001b30b40 .extend/s 16, v0x600001801830_0;
L_0x600001b30960 .extend/s 16, v0x600001801ef0_0;
L_0x600001b30a00 .arith/mult 16, L_0x600001b30b40, L_0x600001b30960;
L_0x600001b324e0 .part L_0x600001b30a00, 15, 1;
LS_0x600001b32580_0_0 .concat [ 1 1 1 1], L_0x600001b324e0, L_0x600001b324e0, L_0x600001b324e0, L_0x600001b324e0;
LS_0x600001b32580_0_4 .concat [ 1 1 1 1], L_0x600001b324e0, L_0x600001b324e0, L_0x600001b324e0, L_0x600001b324e0;
LS_0x600001b32580_0_8 .concat [ 1 1 1 1], L_0x600001b324e0, L_0x600001b324e0, L_0x600001b324e0, L_0x600001b324e0;
LS_0x600001b32580_0_12 .concat [ 1 1 1 1], L_0x600001b324e0, L_0x600001b324e0, L_0x600001b324e0, L_0x600001b324e0;
L_0x600001b32580 .concat [ 4 4 4 4], LS_0x600001b32580_0_0, LS_0x600001b32580_0_4, LS_0x600001b32580_0_8, LS_0x600001b32580_0_12;
L_0x600001b323a0 .concat [ 16 16 0 0], L_0x600001b30a00, L_0x600001b32580;
S_0x135787e20 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x13578c950;
 .timescale 0 0;
P_0x600003f6fb40 .param/l "col" 1 7 214, +C4<010>;
L_0x6000001276b0 .functor AND 1, v0x600001876be0_0, L_0x600001b32260, C4<1>, C4<1>;
L_0x600000127720 .functor AND 1, L_0x600001b30820, v0x600001875680_0, C4<1>, C4<1>;
L_0x600000127790 .functor OR 1, L_0x600001b306e0, L_0x600000127720, C4<0>, C4<0>;
L_0x600000127800 .functor AND 1, L_0x13809a4a0, L_0x600000127790, C4<1>, C4<1>;
L_0x600000127870 .functor AND 1, L_0x600000127800, L_0x600001b338e0, C4<1>, C4<1>;
v0x6000018034e0_0 .net *"_ivl_0", 3 0, L_0x600001b32440;  1 drivers
L_0x1380997f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001803570_0 .net/2u *"_ivl_11", 2 0, L_0x1380997f8;  1 drivers
v0x600001803600_0 .net *"_ivl_13", 0 0, L_0x600001b306e0;  1 drivers
L_0x138099840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001803690_0 .net/2u *"_ivl_15", 2 0, L_0x138099840;  1 drivers
v0x600001803720_0 .net *"_ivl_17", 0 0, L_0x600001b30820;  1 drivers
v0x6000018037b0_0 .net *"_ivl_20", 0 0, L_0x600000127720;  1 drivers
v0x600001803840_0 .net *"_ivl_22", 0 0, L_0x600000127790;  1 drivers
v0x6000018038d0_0 .net *"_ivl_24", 0 0, L_0x600000127800;  1 drivers
v0x600001803960_0 .net *"_ivl_25", 31 0, L_0x600001b308c0;  1 drivers
L_0x138099888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000018039f0_0 .net *"_ivl_28", 15 0, L_0x138099888;  1 drivers
L_0x1380998d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001803a80_0 .net/2u *"_ivl_29", 31 0, L_0x1380998d0;  1 drivers
L_0x138099768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001803b10_0 .net *"_ivl_3", 1 0, L_0x138099768;  1 drivers
v0x600001803ba0_0 .net *"_ivl_31", 0 0, L_0x600001b338e0;  1 drivers
L_0x1380997b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001803c30_0 .net/2u *"_ivl_4", 3 0, L_0x1380997b0;  1 drivers
v0x600001803cc0_0 .net *"_ivl_6", 0 0, L_0x600001b32260;  1 drivers
v0x600001803d50_0 .net "do_clear", 0 0, L_0x600000127870;  1 drivers
v0x600001803de0_0 .net "load_weight", 0 0, L_0x6000001276b0;  1 drivers
v0x600001803e70_0 .net "weight_in", 7 0, L_0x600001b32300;  1 drivers
L_0x600001b32440 .concat [ 2 2 0 0], v0x600001876b50_0, L_0x138099768;
L_0x600001b32260 .cmp/eq 4, L_0x600001b32440, L_0x1380997b0;
L_0x600001b306e0 .cmp/eq 3, v0x60000180c990_0, L_0x1380997f8;
L_0x600001b30820 .cmp/eq 3, v0x60000180c990_0, L_0x138099840;
L_0x600001b308c0 .concat [ 16 16 0 0], v0x60000180c090_0, L_0x138099888;
L_0x600001b338e0 .cmp/eq 32, L_0x600001b308c0, L_0x1380998d0;
S_0x135785660 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x135787e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000042e000 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000042e040 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000018029a0_0 .net *"_ivl_11", 0 0, L_0x600001b381e0;  1 drivers
v0x600001802a30_0 .net *"_ivl_12", 15 0, L_0x600001b38280;  1 drivers
v0x600001802ac0_0 .net/s *"_ivl_4", 15 0, L_0x600001b38000;  1 drivers
v0x600001802b50_0 .net/s *"_ivl_6", 15 0, L_0x600001b380a0;  1 drivers
v0x600001802be0_0 .net/s "a_signed", 7 0, v0x600001802d90_0;  1 drivers
v0x600001802c70_0 .net "act_in", 7 0, v0x6000018017a0_0;  alias, 1 drivers
v0x600001802d00_0 .var "act_out", 7 0;
v0x600001802d90_0 .var "act_reg", 7 0;
v0x600001802e20_0 .net "clear_acc", 0 0, L_0x600000127870;  alias, 1 drivers
v0x600001802eb0_0 .net "clk", 0 0, v0x600001877720_0;  alias, 1 drivers
v0x600001802f40_0 .net "enable", 0 0, L_0x600000128460;  alias, 1 drivers
v0x600001802fd0_0 .net "load_weight", 0 0, L_0x6000001276b0;  alias, 1 drivers
v0x600001803060_0 .net/s "product", 15 0, L_0x600001b38140;  1 drivers
v0x6000018030f0_0 .net/s "product_ext", 31 0, L_0x600001b38320;  1 drivers
v0x600001803180_0 .net "psum_in", 31 0, v0x60000181dc20_0;  alias, 1 drivers
v0x600001803210_0 .var "psum_out", 31 0;
v0x6000018032a0_0 .net "rst_n", 0 0, v0x600001878090_0;  alias, 1 drivers
v0x600001803330_0 .net/s "w_signed", 7 0, v0x600001803450_0;  1 drivers
v0x6000018033c0_0 .net "weight_in", 7 0, L_0x600001b32300;  alias, 1 drivers
v0x600001803450_0 .var "weight_reg", 7 0;
L_0x600001b38000 .extend/s 16, v0x600001802d90_0;
L_0x600001b380a0 .extend/s 16, v0x600001803450_0;
L_0x600001b38140 .arith/mult 16, L_0x600001b38000, L_0x600001b380a0;
L_0x600001b381e0 .part L_0x600001b38140, 15, 1;
LS_0x600001b38280_0_0 .concat [ 1 1 1 1], L_0x600001b381e0, L_0x600001b381e0, L_0x600001b381e0, L_0x600001b381e0;
LS_0x600001b38280_0_4 .concat [ 1 1 1 1], L_0x600001b381e0, L_0x600001b381e0, L_0x600001b381e0, L_0x600001b381e0;
LS_0x600001b38280_0_8 .concat [ 1 1 1 1], L_0x600001b381e0, L_0x600001b381e0, L_0x600001b381e0, L_0x600001b381e0;
LS_0x600001b38280_0_12 .concat [ 1 1 1 1], L_0x600001b381e0, L_0x600001b381e0, L_0x600001b381e0, L_0x600001b381e0;
L_0x600001b38280 .concat [ 4 4 4 4], LS_0x600001b38280_0_0, LS_0x600001b38280_0_4, LS_0x600001b38280_0_8, LS_0x600001b38280_0_12;
L_0x600001b38320 .concat [ 16 16 0 0], L_0x600001b38140, L_0x600001b38280;
S_0x1357857d0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x13578c950;
 .timescale 0 0;
P_0x600003f6fc40 .param/l "col" 1 7 214, +C4<011>;
L_0x6000001279c0 .functor AND 1, v0x600001876be0_0, L_0x600001b38460, C4<1>, C4<1>;
L_0x600000127a30 .functor AND 1, L_0x600001b38640, v0x600001875680_0, C4<1>, C4<1>;
L_0x600000127aa0 .functor OR 1, L_0x600001b385a0, L_0x600000127a30, C4<0>, C4<0>;
L_0x600000127b10 .functor AND 1, L_0x13809a4a0, L_0x600000127aa0, C4<1>, C4<1>;
L_0x600000127b80 .functor AND 1, L_0x600000127b10, L_0x600001b38780, C4<1>, C4<1>;
v0x600001804ab0_0 .net *"_ivl_0", 3 0, L_0x600001b383c0;  1 drivers
L_0x1380999a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001804b40_0 .net/2u *"_ivl_11", 2 0, L_0x1380999a8;  1 drivers
v0x600001804bd0_0 .net *"_ivl_13", 0 0, L_0x600001b385a0;  1 drivers
L_0x1380999f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001804c60_0 .net/2u *"_ivl_15", 2 0, L_0x1380999f0;  1 drivers
v0x600001804cf0_0 .net *"_ivl_17", 0 0, L_0x600001b38640;  1 drivers
v0x600001804d80_0 .net *"_ivl_20", 0 0, L_0x600000127a30;  1 drivers
v0x600001804e10_0 .net *"_ivl_22", 0 0, L_0x600000127aa0;  1 drivers
v0x600001804ea0_0 .net *"_ivl_24", 0 0, L_0x600000127b10;  1 drivers
v0x600001804f30_0 .net *"_ivl_25", 31 0, L_0x600001b386e0;  1 drivers
L_0x138099a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001804fc0_0 .net *"_ivl_28", 15 0, L_0x138099a38;  1 drivers
L_0x138099a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001805050_0 .net/2u *"_ivl_29", 31 0, L_0x138099a80;  1 drivers
L_0x138099918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000018050e0_0 .net *"_ivl_3", 1 0, L_0x138099918;  1 drivers
v0x600001805170_0 .net *"_ivl_31", 0 0, L_0x600001b38780;  1 drivers
L_0x138099960 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600001805200_0 .net/2u *"_ivl_4", 3 0, L_0x138099960;  1 drivers
v0x600001805290_0 .net *"_ivl_6", 0 0, L_0x600001b38460;  1 drivers
v0x600001805320_0 .net "do_clear", 0 0, L_0x600000127b80;  1 drivers
v0x6000018053b0_0 .net "load_weight", 0 0, L_0x6000001279c0;  1 drivers
v0x600001805440_0 .net "weight_in", 7 0, L_0x600001b38500;  1 drivers
L_0x600001b383c0 .concat [ 2 2 0 0], v0x600001876b50_0, L_0x138099918;
L_0x600001b38460 .cmp/eq 4, L_0x600001b383c0, L_0x138099960;
L_0x600001b385a0 .cmp/eq 3, v0x60000180c990_0, L_0x1380999a8;
L_0x600001b38640 .cmp/eq 3, v0x60000180c990_0, L_0x1380999f0;
L_0x600001b386e0 .concat [ 16 16 0 0], v0x60000180c090_0, L_0x138099a38;
L_0x600001b38780 .cmp/eq 32, L_0x600001b386e0, L_0x138099a80;
S_0x135783010 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x1357857d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000042e180 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000042e1c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001803f00_0 .net *"_ivl_11", 0 0, L_0x600001b38a00;  1 drivers
v0x600001804000_0 .net *"_ivl_12", 15 0, L_0x600001b38aa0;  1 drivers
v0x600001804090_0 .net/s *"_ivl_4", 15 0, L_0x600001b38820;  1 drivers
v0x600001804120_0 .net/s *"_ivl_6", 15 0, L_0x600001b388c0;  1 drivers
v0x6000018041b0_0 .net/s "a_signed", 7 0, v0x600001804360_0;  1 drivers
v0x600001804240_0 .net "act_in", 7 0, v0x600001802d00_0;  alias, 1 drivers
v0x6000018042d0_0 .var "act_out", 7 0;
v0x600001804360_0 .var "act_reg", 7 0;
v0x6000018043f0_0 .net "clear_acc", 0 0, L_0x600000127b80;  alias, 1 drivers
v0x600001804480_0 .net "clk", 0 0, v0x600001877720_0;  alias, 1 drivers
v0x600001804510_0 .net "enable", 0 0, L_0x600000128460;  alias, 1 drivers
v0x6000018045a0_0 .net "load_weight", 0 0, L_0x6000001279c0;  alias, 1 drivers
v0x600001804630_0 .net/s "product", 15 0, L_0x600001b38960;  1 drivers
v0x6000018046c0_0 .net/s "product_ext", 31 0, L_0x600001b38b40;  1 drivers
v0x600001804750_0 .net "psum_in", 31 0, v0x60000181f180_0;  alias, 1 drivers
v0x6000018047e0_0 .var "psum_out", 31 0;
v0x600001804870_0 .net "rst_n", 0 0, v0x600001878090_0;  alias, 1 drivers
v0x600001804900_0 .net/s "w_signed", 7 0, v0x600001804a20_0;  1 drivers
v0x600001804990_0 .net "weight_in", 7 0, L_0x600001b38500;  alias, 1 drivers
v0x600001804a20_0 .var "weight_reg", 7 0;
L_0x600001b38820 .extend/s 16, v0x600001804360_0;
L_0x600001b388c0 .extend/s 16, v0x600001804a20_0;
L_0x600001b38960 .arith/mult 16, L_0x600001b38820, L_0x600001b388c0;
L_0x600001b38a00 .part L_0x600001b38960, 15, 1;
LS_0x600001b38aa0_0_0 .concat [ 1 1 1 1], L_0x600001b38a00, L_0x600001b38a00, L_0x600001b38a00, L_0x600001b38a00;
LS_0x600001b38aa0_0_4 .concat [ 1 1 1 1], L_0x600001b38a00, L_0x600001b38a00, L_0x600001b38a00, L_0x600001b38a00;
LS_0x600001b38aa0_0_8 .concat [ 1 1 1 1], L_0x600001b38a00, L_0x600001b38a00, L_0x600001b38a00, L_0x600001b38a00;
LS_0x600001b38aa0_0_12 .concat [ 1 1 1 1], L_0x600001b38a00, L_0x600001b38a00, L_0x600001b38a00, L_0x600001b38a00;
L_0x600001b38aa0 .concat [ 4 4 4 4], LS_0x600001b38aa0_0_0, LS_0x600001b38aa0_0_4, LS_0x600001b38aa0_0_8, LS_0x600001b38aa0_0_12;
L_0x600001b38b40 .concat [ 16 16 0 0], L_0x600001b38960, L_0x600001b38aa0;
S_0x135783180 .scope generate, "pe_row[3]" "pe_row[3]" 7 213, 7 213 0, S_0x13578dea0;
 .timescale 0 0;
P_0x600003f6fd40 .param/l "row" 1 7 213, +C4<011>;
S_0x1357809c0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x135783180;
 .timescale 0 0;
P_0x600003f6fdc0 .param/l "col" 1 7 214, +C4<00>;
L_0x600000127cd0 .functor AND 1, v0x600001876be0_0, L_0x600001b38c80, C4<1>, C4<1>;
L_0x600000127d40 .functor AND 1, L_0x600001b38e60, v0x600001875680_0, C4<1>, C4<1>;
L_0x600000127db0 .functor OR 1, L_0x600001b38dc0, L_0x600000127d40, C4<0>, C4<0>;
L_0x600000127e20 .functor AND 1, L_0x13809a4a0, L_0x600000127db0, C4<1>, C4<1>;
L_0x600000127e90 .functor AND 1, L_0x600000127e20, L_0x600001b38fa0, C4<1>, C4<1>;
v0x600001806010_0 .net *"_ivl_0", 2 0, L_0x600001b38be0;  1 drivers
L_0x138099b58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000018060a0_0 .net/2u *"_ivl_11", 2 0, L_0x138099b58;  1 drivers
v0x600001806130_0 .net *"_ivl_13", 0 0, L_0x600001b38dc0;  1 drivers
L_0x138099ba0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000018061c0_0 .net/2u *"_ivl_15", 2 0, L_0x138099ba0;  1 drivers
v0x600001806250_0 .net *"_ivl_17", 0 0, L_0x600001b38e60;  1 drivers
v0x6000018062e0_0 .net *"_ivl_20", 0 0, L_0x600000127d40;  1 drivers
v0x600001806370_0 .net *"_ivl_22", 0 0, L_0x600000127db0;  1 drivers
v0x600001806400_0 .net *"_ivl_24", 0 0, L_0x600000127e20;  1 drivers
v0x600001806490_0 .net *"_ivl_25", 31 0, L_0x600001b38f00;  1 drivers
L_0x138099be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001806520_0 .net *"_ivl_28", 15 0, L_0x138099be8;  1 drivers
L_0x138099c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000018065b0_0 .net/2u *"_ivl_29", 31 0, L_0x138099c30;  1 drivers
L_0x138099ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001806640_0 .net *"_ivl_3", 0 0, L_0x138099ac8;  1 drivers
v0x6000018066d0_0 .net *"_ivl_31", 0 0, L_0x600001b38fa0;  1 drivers
L_0x138099b10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001806760_0 .net/2u *"_ivl_4", 2 0, L_0x138099b10;  1 drivers
v0x6000018067f0_0 .net *"_ivl_6", 0 0, L_0x600001b38c80;  1 drivers
v0x600001806880_0 .net "do_clear", 0 0, L_0x600000127e90;  1 drivers
v0x600001806910_0 .net "load_weight", 0 0, L_0x600000127cd0;  1 drivers
v0x6000018069a0_0 .net "weight_in", 7 0, L_0x600001b38d20;  1 drivers
L_0x600001b38be0 .concat [ 2 1 0 0], v0x600001876b50_0, L_0x138099ac8;
L_0x600001b38c80 .cmp/eq 3, L_0x600001b38be0, L_0x138099b10;
L_0x600001b38dc0 .cmp/eq 3, v0x60000180c990_0, L_0x138099b58;
L_0x600001b38e60 .cmp/eq 3, v0x60000180c990_0, L_0x138099ba0;
L_0x600001b38f00 .concat [ 16 16 0 0], v0x60000180c090_0, L_0x138099be8;
L_0x600001b38fa0 .cmp/eq 32, L_0x600001b38f00, L_0x138099c30;
S_0x135780b30 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x1357809c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000042e200 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000042e240 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000018054d0_0 .net *"_ivl_11", 0 0, L_0x600001b39220;  1 drivers
v0x600001805560_0 .net *"_ivl_12", 15 0, L_0x600001b392c0;  1 drivers
v0x6000018055f0_0 .net/s *"_ivl_4", 15 0, L_0x600001b39040;  1 drivers
v0x600001805680_0 .net/s *"_ivl_6", 15 0, L_0x600001b390e0;  1 drivers
v0x600001805710_0 .net/s "a_signed", 7 0, v0x6000018058c0_0;  1 drivers
v0x6000018057a0_0 .net "act_in", 7 0, L_0x600000124b60;  alias, 1 drivers
v0x600001805830_0 .var "act_out", 7 0;
v0x6000018058c0_0 .var "act_reg", 7 0;
v0x600001805950_0 .net "clear_acc", 0 0, L_0x600000127e90;  alias, 1 drivers
v0x6000018059e0_0 .net "clk", 0 0, v0x600001877720_0;  alias, 1 drivers
v0x600001805a70_0 .net "enable", 0 0, L_0x600000128460;  alias, 1 drivers
v0x600001805b00_0 .net "load_weight", 0 0, L_0x600000127cd0;  alias, 1 drivers
v0x600001805b90_0 .net/s "product", 15 0, L_0x600001b39180;  1 drivers
v0x600001805c20_0 .net/s "product_ext", 31 0, L_0x600001b39360;  1 drivers
v0x600001805cb0_0 .net "psum_in", 31 0, v0x600001800750_0;  alias, 1 drivers
v0x600001805d40_0 .var "psum_out", 31 0;
v0x600001805dd0_0 .net "rst_n", 0 0, v0x600001878090_0;  alias, 1 drivers
v0x600001805e60_0 .net/s "w_signed", 7 0, v0x600001805f80_0;  1 drivers
v0x600001805ef0_0 .net "weight_in", 7 0, L_0x600001b38d20;  alias, 1 drivers
v0x600001805f80_0 .var "weight_reg", 7 0;
L_0x600001b39040 .extend/s 16, v0x6000018058c0_0;
L_0x600001b390e0 .extend/s 16, v0x600001805f80_0;
L_0x600001b39180 .arith/mult 16, L_0x600001b39040, L_0x600001b390e0;
L_0x600001b39220 .part L_0x600001b39180, 15, 1;
LS_0x600001b392c0_0_0 .concat [ 1 1 1 1], L_0x600001b39220, L_0x600001b39220, L_0x600001b39220, L_0x600001b39220;
LS_0x600001b392c0_0_4 .concat [ 1 1 1 1], L_0x600001b39220, L_0x600001b39220, L_0x600001b39220, L_0x600001b39220;
LS_0x600001b392c0_0_8 .concat [ 1 1 1 1], L_0x600001b39220, L_0x600001b39220, L_0x600001b39220, L_0x600001b39220;
LS_0x600001b392c0_0_12 .concat [ 1 1 1 1], L_0x600001b39220, L_0x600001b39220, L_0x600001b39220, L_0x600001b39220;
L_0x600001b392c0 .concat [ 4 4 4 4], LS_0x600001b392c0_0_0, LS_0x600001b392c0_0_4, LS_0x600001b392c0_0_8, LS_0x600001b392c0_0_12;
L_0x600001b39360 .concat [ 16 16 0 0], L_0x600001b39180, L_0x600001b392c0;
S_0x13577e370 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x135783180;
 .timescale 0 0;
P_0x600003f6fec0 .param/l "col" 1 7 214, +C4<01>;
L_0x600000123aa0 .functor AND 1, v0x600001876be0_0, L_0x600001b394a0, C4<1>, C4<1>;
L_0x600000123640 .functor AND 1, L_0x600001b39680, v0x600001875680_0, C4<1>, C4<1>;
L_0x6000001231e0 .functor OR 1, L_0x600001b395e0, L_0x600000123640, C4<0>, C4<0>;
L_0x600000122d80 .functor AND 1, L_0x13809a4a0, L_0x6000001231e0, C4<1>, C4<1>;
L_0x600000122920 .functor AND 1, L_0x600000122d80, L_0x600001b397c0, C4<1>, C4<1>;
v0x600001807570_0 .net *"_ivl_0", 2 0, L_0x600001b39400;  1 drivers
L_0x138099d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001807600_0 .net/2u *"_ivl_11", 2 0, L_0x138099d08;  1 drivers
v0x600001807690_0 .net *"_ivl_13", 0 0, L_0x600001b395e0;  1 drivers
L_0x138099d50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001807720_0 .net/2u *"_ivl_15", 2 0, L_0x138099d50;  1 drivers
v0x6000018077b0_0 .net *"_ivl_17", 0 0, L_0x600001b39680;  1 drivers
v0x600001807840_0 .net *"_ivl_20", 0 0, L_0x600000123640;  1 drivers
v0x6000018078d0_0 .net *"_ivl_22", 0 0, L_0x6000001231e0;  1 drivers
v0x600001807960_0 .net *"_ivl_24", 0 0, L_0x600000122d80;  1 drivers
v0x6000018079f0_0 .net *"_ivl_25", 31 0, L_0x600001b39720;  1 drivers
L_0x138099d98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001807a80_0 .net *"_ivl_28", 15 0, L_0x138099d98;  1 drivers
L_0x138099de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001807b10_0 .net/2u *"_ivl_29", 31 0, L_0x138099de0;  1 drivers
L_0x138099c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001807ba0_0 .net *"_ivl_3", 0 0, L_0x138099c78;  1 drivers
v0x600001807c30_0 .net *"_ivl_31", 0 0, L_0x600001b397c0;  1 drivers
L_0x138099cc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001807cc0_0 .net/2u *"_ivl_4", 2 0, L_0x138099cc0;  1 drivers
v0x600001807d50_0 .net *"_ivl_6", 0 0, L_0x600001b394a0;  1 drivers
v0x600001807de0_0 .net "do_clear", 0 0, L_0x600000122920;  1 drivers
v0x600001807e70_0 .net "load_weight", 0 0, L_0x600000123aa0;  1 drivers
v0x600001807f00_0 .net "weight_in", 7 0, L_0x600001b39540;  1 drivers
L_0x600001b39400 .concat [ 2 1 0 0], v0x600001876b50_0, L_0x138099c78;
L_0x600001b394a0 .cmp/eq 3, L_0x600001b39400, L_0x138099cc0;
L_0x600001b395e0 .cmp/eq 3, v0x60000180c990_0, L_0x138099d08;
L_0x600001b39680 .cmp/eq 3, v0x60000180c990_0, L_0x138099d50;
L_0x600001b39720 .concat [ 16 16 0 0], v0x60000180c090_0, L_0x138099d98;
L_0x600001b397c0 .cmp/eq 32, L_0x600001b39720, L_0x138099de0;
S_0x13577e4e0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13577e370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000042e280 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000042e2c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001806a30_0 .net *"_ivl_11", 0 0, L_0x600001b39a40;  1 drivers
v0x600001806ac0_0 .net *"_ivl_12", 15 0, L_0x600001b39ae0;  1 drivers
v0x600001806b50_0 .net/s *"_ivl_4", 15 0, L_0x600001b39860;  1 drivers
v0x600001806be0_0 .net/s *"_ivl_6", 15 0, L_0x600001b39900;  1 drivers
v0x600001806c70_0 .net/s "a_signed", 7 0, v0x600001806e20_0;  1 drivers
v0x600001806d00_0 .net "act_in", 7 0, v0x600001805830_0;  alias, 1 drivers
v0x600001806d90_0 .var "act_out", 7 0;
v0x600001806e20_0 .var "act_reg", 7 0;
v0x600001806eb0_0 .net "clear_acc", 0 0, L_0x600000122920;  alias, 1 drivers
v0x600001806f40_0 .net "clk", 0 0, v0x600001877720_0;  alias, 1 drivers
v0x600001806fd0_0 .net "enable", 0 0, L_0x600000128460;  alias, 1 drivers
v0x600001807060_0 .net "load_weight", 0 0, L_0x600000123aa0;  alias, 1 drivers
v0x6000018070f0_0 .net/s "product", 15 0, L_0x600001b399a0;  1 drivers
v0x600001807180_0 .net/s "product_ext", 31 0, L_0x600001b39b80;  1 drivers
v0x600001807210_0 .net "psum_in", 31 0, v0x600001801cb0_0;  alias, 1 drivers
v0x6000018072a0_0 .var "psum_out", 31 0;
v0x600001807330_0 .net "rst_n", 0 0, v0x600001878090_0;  alias, 1 drivers
v0x6000018073c0_0 .net/s "w_signed", 7 0, v0x6000018074e0_0;  1 drivers
v0x600001807450_0 .net "weight_in", 7 0, L_0x600001b39540;  alias, 1 drivers
v0x6000018074e0_0 .var "weight_reg", 7 0;
L_0x600001b39860 .extend/s 16, v0x600001806e20_0;
L_0x600001b39900 .extend/s 16, v0x6000018074e0_0;
L_0x600001b399a0 .arith/mult 16, L_0x600001b39860, L_0x600001b39900;
L_0x600001b39a40 .part L_0x600001b399a0, 15, 1;
LS_0x600001b39ae0_0_0 .concat [ 1 1 1 1], L_0x600001b39a40, L_0x600001b39a40, L_0x600001b39a40, L_0x600001b39a40;
LS_0x600001b39ae0_0_4 .concat [ 1 1 1 1], L_0x600001b39a40, L_0x600001b39a40, L_0x600001b39a40, L_0x600001b39a40;
LS_0x600001b39ae0_0_8 .concat [ 1 1 1 1], L_0x600001b39a40, L_0x600001b39a40, L_0x600001b39a40, L_0x600001b39a40;
LS_0x600001b39ae0_0_12 .concat [ 1 1 1 1], L_0x600001b39a40, L_0x600001b39a40, L_0x600001b39a40, L_0x600001b39a40;
L_0x600001b39ae0 .concat [ 4 4 4 4], LS_0x600001b39ae0_0_0, LS_0x600001b39ae0_0_4, LS_0x600001b39ae0_0_8, LS_0x600001b39ae0_0_12;
L_0x600001b39b80 .concat [ 16 16 0 0], L_0x600001b399a0, L_0x600001b39ae0;
S_0x13577bd20 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x135783180;
 .timescale 0 0;
P_0x600003f6ffc0 .param/l "col" 1 7 214, +C4<010>;
L_0x600000121c00 .functor AND 1, v0x600001876be0_0, L_0x600001b39cc0, C4<1>, C4<1>;
L_0x6000001217a0 .functor AND 1, L_0x600001b39ea0, v0x600001875680_0, C4<1>, C4<1>;
L_0x600000121340 .functor OR 1, L_0x600001b39e00, L_0x6000001217a0, C4<0>, C4<0>;
L_0x600000120ee0 .functor AND 1, L_0x13809a4a0, L_0x600000121340, C4<1>, C4<1>;
L_0x600000120a80 .functor AND 1, L_0x600000120ee0, L_0x600001b39fe0, C4<1>, C4<1>;
v0x600001808b40_0 .net *"_ivl_0", 3 0, L_0x600001b39c20;  1 drivers
L_0x138099eb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001808bd0_0 .net/2u *"_ivl_11", 2 0, L_0x138099eb8;  1 drivers
v0x600001808c60_0 .net *"_ivl_13", 0 0, L_0x600001b39e00;  1 drivers
L_0x138099f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001808cf0_0 .net/2u *"_ivl_15", 2 0, L_0x138099f00;  1 drivers
v0x600001808d80_0 .net *"_ivl_17", 0 0, L_0x600001b39ea0;  1 drivers
v0x600001808e10_0 .net *"_ivl_20", 0 0, L_0x6000001217a0;  1 drivers
v0x600001808ea0_0 .net *"_ivl_22", 0 0, L_0x600000121340;  1 drivers
v0x600001808f30_0 .net *"_ivl_24", 0 0, L_0x600000120ee0;  1 drivers
v0x600001808fc0_0 .net *"_ivl_25", 31 0, L_0x600001b39f40;  1 drivers
L_0x138099f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001809050_0 .net *"_ivl_28", 15 0, L_0x138099f48;  1 drivers
L_0x138099f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000018090e0_0 .net/2u *"_ivl_29", 31 0, L_0x138099f90;  1 drivers
L_0x138099e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001809170_0 .net *"_ivl_3", 1 0, L_0x138099e28;  1 drivers
v0x600001809200_0 .net *"_ivl_31", 0 0, L_0x600001b39fe0;  1 drivers
L_0x138099e70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001809290_0 .net/2u *"_ivl_4", 3 0, L_0x138099e70;  1 drivers
v0x600001809320_0 .net *"_ivl_6", 0 0, L_0x600001b39cc0;  1 drivers
v0x6000018093b0_0 .net "do_clear", 0 0, L_0x600000120a80;  1 drivers
v0x600001809440_0 .net "load_weight", 0 0, L_0x600000121c00;  1 drivers
v0x6000018094d0_0 .net "weight_in", 7 0, L_0x600001b39d60;  1 drivers
L_0x600001b39c20 .concat [ 2 2 0 0], v0x600001876b50_0, L_0x138099e28;
L_0x600001b39cc0 .cmp/eq 4, L_0x600001b39c20, L_0x138099e70;
L_0x600001b39e00 .cmp/eq 3, v0x60000180c990_0, L_0x138099eb8;
L_0x600001b39ea0 .cmp/eq 3, v0x60000180c990_0, L_0x138099f00;
L_0x600001b39f40 .concat [ 16 16 0 0], v0x60000180c090_0, L_0x138099f48;
L_0x600001b39fe0 .cmp/eq 32, L_0x600001b39f40, L_0x138099f90;
S_0x13577be90 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13577bd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000042e300 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000042e340 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001808000_0 .net *"_ivl_11", 0 0, L_0x600001b3a260;  1 drivers
v0x600001808090_0 .net *"_ivl_12", 15 0, L_0x600001b3a300;  1 drivers
v0x600001808120_0 .net/s *"_ivl_4", 15 0, L_0x600001b3a080;  1 drivers
v0x6000018081b0_0 .net/s *"_ivl_6", 15 0, L_0x600001b3a120;  1 drivers
v0x600001808240_0 .net/s "a_signed", 7 0, v0x6000018083f0_0;  1 drivers
v0x6000018082d0_0 .net "act_in", 7 0, v0x600001806d90_0;  alias, 1 drivers
v0x600001808360_0 .var "act_out", 7 0;
v0x6000018083f0_0 .var "act_reg", 7 0;
v0x600001808480_0 .net "clear_acc", 0 0, L_0x600000120a80;  alias, 1 drivers
v0x600001808510_0 .net "clk", 0 0, v0x600001877720_0;  alias, 1 drivers
v0x6000018085a0_0 .net "enable", 0 0, L_0x600000128460;  alias, 1 drivers
v0x600001808630_0 .net "load_weight", 0 0, L_0x600000121c00;  alias, 1 drivers
v0x6000018086c0_0 .net/s "product", 15 0, L_0x600001b3a1c0;  1 drivers
v0x600001808750_0 .net/s "product_ext", 31 0, L_0x600001b3a3a0;  1 drivers
v0x6000018087e0_0 .net "psum_in", 31 0, v0x600001803210_0;  alias, 1 drivers
v0x600001808870_0 .var "psum_out", 31 0;
v0x600001808900_0 .net "rst_n", 0 0, v0x600001878090_0;  alias, 1 drivers
v0x600001808990_0 .net/s "w_signed", 7 0, v0x600001808ab0_0;  1 drivers
v0x600001808a20_0 .net "weight_in", 7 0, L_0x600001b39d60;  alias, 1 drivers
v0x600001808ab0_0 .var "weight_reg", 7 0;
L_0x600001b3a080 .extend/s 16, v0x6000018083f0_0;
L_0x600001b3a120 .extend/s 16, v0x600001808ab0_0;
L_0x600001b3a1c0 .arith/mult 16, L_0x600001b3a080, L_0x600001b3a120;
L_0x600001b3a260 .part L_0x600001b3a1c0, 15, 1;
LS_0x600001b3a300_0_0 .concat [ 1 1 1 1], L_0x600001b3a260, L_0x600001b3a260, L_0x600001b3a260, L_0x600001b3a260;
LS_0x600001b3a300_0_4 .concat [ 1 1 1 1], L_0x600001b3a260, L_0x600001b3a260, L_0x600001b3a260, L_0x600001b3a260;
LS_0x600001b3a300_0_8 .concat [ 1 1 1 1], L_0x600001b3a260, L_0x600001b3a260, L_0x600001b3a260, L_0x600001b3a260;
LS_0x600001b3a300_0_12 .concat [ 1 1 1 1], L_0x600001b3a260, L_0x600001b3a260, L_0x600001b3a260, L_0x600001b3a260;
L_0x600001b3a300 .concat [ 4 4 4 4], LS_0x600001b3a300_0_0, LS_0x600001b3a300_0_4, LS_0x600001b3a300_0_8, LS_0x600001b3a300_0_12;
L_0x600001b3a3a0 .concat [ 16 16 0 0], L_0x600001b3a1c0, L_0x600001b3a300;
S_0x135774a30 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x135783180;
 .timescale 0 0;
P_0x600003f50040 .param/l "col" 1 7 214, +C4<011>;
L_0x600000123bf0 .functor AND 1, v0x600001876be0_0, L_0x600001b3a4e0, C4<1>, C4<1>;
L_0x600000123b80 .functor AND 1, L_0x600001b3a6c0, v0x600001875680_0, C4<1>, C4<1>;
L_0x600000123b10 .functor OR 1, L_0x600001b3a620, L_0x600000123b80, C4<0>, C4<0>;
L_0x600000123f70 .functor AND 1, L_0x13809a4a0, L_0x600000123b10, C4<1>, C4<1>;
L_0x60000013fd40 .functor AND 1, L_0x600000123f70, L_0x600001b3a800, C4<1>, C4<1>;
v0x60000180a0a0_0 .net *"_ivl_0", 3 0, L_0x600001b3a440;  1 drivers
L_0x13809a068 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000180a130_0 .net/2u *"_ivl_11", 2 0, L_0x13809a068;  1 drivers
v0x60000180a1c0_0 .net *"_ivl_13", 0 0, L_0x600001b3a620;  1 drivers
L_0x13809a0b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000180a250_0 .net/2u *"_ivl_15", 2 0, L_0x13809a0b0;  1 drivers
v0x60000180a2e0_0 .net *"_ivl_17", 0 0, L_0x600001b3a6c0;  1 drivers
v0x60000180a370_0 .net *"_ivl_20", 0 0, L_0x600000123b80;  1 drivers
v0x60000180a400_0 .net *"_ivl_22", 0 0, L_0x600000123b10;  1 drivers
v0x60000180a490_0 .net *"_ivl_24", 0 0, L_0x600000123f70;  1 drivers
v0x60000180a520_0 .net *"_ivl_25", 31 0, L_0x600001b3a760;  1 drivers
L_0x13809a0f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000180a5b0_0 .net *"_ivl_28", 15 0, L_0x13809a0f8;  1 drivers
L_0x13809a140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000180a640_0 .net/2u *"_ivl_29", 31 0, L_0x13809a140;  1 drivers
L_0x138099fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000180a6d0_0 .net *"_ivl_3", 1 0, L_0x138099fd8;  1 drivers
v0x60000180a760_0 .net *"_ivl_31", 0 0, L_0x600001b3a800;  1 drivers
L_0x13809a020 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x60000180a7f0_0 .net/2u *"_ivl_4", 3 0, L_0x13809a020;  1 drivers
v0x60000180a880_0 .net *"_ivl_6", 0 0, L_0x600001b3a4e0;  1 drivers
v0x60000180a910_0 .net "do_clear", 0 0, L_0x60000013fd40;  1 drivers
v0x60000180a9a0_0 .net "load_weight", 0 0, L_0x600000123bf0;  1 drivers
v0x60000180aa30_0 .net "weight_in", 7 0, L_0x600001b3a580;  1 drivers
L_0x600001b3a440 .concat [ 2 2 0 0], v0x600001876b50_0, L_0x138099fd8;
L_0x600001b3a4e0 .cmp/eq 4, L_0x600001b3a440, L_0x13809a020;
L_0x600001b3a620 .cmp/eq 3, v0x60000180c990_0, L_0x13809a068;
L_0x600001b3a6c0 .cmp/eq 3, v0x60000180c990_0, L_0x13809a0b0;
L_0x600001b3a760 .concat [ 16 16 0 0], v0x60000180c090_0, L_0x13809a0f8;
L_0x600001b3a800 .cmp/eq 32, L_0x600001b3a760, L_0x13809a140;
S_0x135774ba0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x135774a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x60000042e380 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x60000042e3c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600001809560_0 .net *"_ivl_11", 0 0, L_0x600001b3aa80;  1 drivers
v0x6000018095f0_0 .net *"_ivl_12", 15 0, L_0x600001b3ab20;  1 drivers
v0x600001809680_0 .net/s *"_ivl_4", 15 0, L_0x600001b3a8a0;  1 drivers
v0x600001809710_0 .net/s *"_ivl_6", 15 0, L_0x600001b3a940;  1 drivers
v0x6000018097a0_0 .net/s "a_signed", 7 0, v0x600001809950_0;  1 drivers
v0x600001809830_0 .net "act_in", 7 0, v0x600001808360_0;  alias, 1 drivers
v0x6000018098c0_0 .var "act_out", 7 0;
v0x600001809950_0 .var "act_reg", 7 0;
v0x6000018099e0_0 .net "clear_acc", 0 0, L_0x60000013fd40;  alias, 1 drivers
v0x600001809a70_0 .net "clk", 0 0, v0x600001877720_0;  alias, 1 drivers
v0x600001809b00_0 .net "enable", 0 0, L_0x600000128460;  alias, 1 drivers
v0x600001809b90_0 .net "load_weight", 0 0, L_0x600000123bf0;  alias, 1 drivers
v0x600001809c20_0 .net/s "product", 15 0, L_0x600001b3a9e0;  1 drivers
v0x600001809cb0_0 .net/s "product_ext", 31 0, L_0x600001b3abc0;  1 drivers
v0x600001809d40_0 .net "psum_in", 31 0, v0x6000018047e0_0;  alias, 1 drivers
v0x600001809dd0_0 .var "psum_out", 31 0;
v0x600001809e60_0 .net "rst_n", 0 0, v0x600001878090_0;  alias, 1 drivers
v0x600001809ef0_0 .net/s "w_signed", 7 0, v0x60000180a010_0;  1 drivers
v0x600001809f80_0 .net "weight_in", 7 0, L_0x600001b3a580;  alias, 1 drivers
v0x60000180a010_0 .var "weight_reg", 7 0;
L_0x600001b3a8a0 .extend/s 16, v0x600001809950_0;
L_0x600001b3a940 .extend/s 16, v0x60000180a010_0;
L_0x600001b3a9e0 .arith/mult 16, L_0x600001b3a8a0, L_0x600001b3a940;
L_0x600001b3aa80 .part L_0x600001b3a9e0, 15, 1;
LS_0x600001b3ab20_0_0 .concat [ 1 1 1 1], L_0x600001b3aa80, L_0x600001b3aa80, L_0x600001b3aa80, L_0x600001b3aa80;
LS_0x600001b3ab20_0_4 .concat [ 1 1 1 1], L_0x600001b3aa80, L_0x600001b3aa80, L_0x600001b3aa80, L_0x600001b3aa80;
LS_0x600001b3ab20_0_8 .concat [ 1 1 1 1], L_0x600001b3aa80, L_0x600001b3aa80, L_0x600001b3aa80, L_0x600001b3aa80;
LS_0x600001b3ab20_0_12 .concat [ 1 1 1 1], L_0x600001b3aa80, L_0x600001b3aa80, L_0x600001b3aa80, L_0x600001b3aa80;
L_0x600001b3ab20 .concat [ 4 4 4 4], LS_0x600001b3ab20_0_0, LS_0x600001b3ab20_0_4, LS_0x600001b3ab20_0_8, LS_0x600001b3ab20_0_12;
L_0x600001b3abc0 .concat [ 16 16 0 0], L_0x600001b3a9e0, L_0x600001b3ab20;
S_0x1357723e0 .scope generate, "wire_col0[0]" "wire_col0[0]" 7 198, 7 198 0, S_0x13578dea0;
 .timescale 0 0;
P_0x600003f50140 .param/l "row" 1 7 198, +C4<00>;
L_0x600000124d90 .functor BUFZ 8, v0x600001814870_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x135772550 .scope generate, "wire_col0[1]" "wire_col0[1]" 7 198, 7 198 0, S_0x13578dea0;
 .timescale 0 0;
P_0x600003f501c0 .param/l "row" 1 7 198, +C4<01>;
L_0x600000124c40 .functor BUFZ 8, v0x600001814b40_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x13576fd90 .scope generate, "wire_col0[2]" "wire_col0[2]" 7 198, 7 198 0, S_0x13578dea0;
 .timescale 0 0;
P_0x600003f50240 .param/l "row" 1 7 198, +C4<010>;
L_0x600000124cb0 .functor BUFZ 8, v0x600001814e10_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x13576ff00 .scope generate, "wire_col0[3]" "wire_col0[3]" 7 198, 7 198 0, S_0x13578dea0;
 .timescale 0 0;
P_0x600003f502c0 .param/l "row" 1 7 198, +C4<011>;
L_0x600000124b60 .functor BUFZ 8, v0x6000018150e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x13576d740 .scope generate, "wire_output[0]" "wire_output[0]" 7 279, 7 279 0, S_0x13578dea0;
 .timescale 0 0;
P_0x600003f50340 .param/l "col" 1 7 279, +C4<00>;
L_0x600000128150 .functor BUFZ 32, v0x600001814510_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000180aac0_0 .net *"_ivl_2", 31 0, L_0x600000128150;  1 drivers
S_0x13576d8b0 .scope generate, "wire_output[1]" "wire_output[1]" 7 279, 7 279 0, S_0x13578dea0;
 .timescale 0 0;
P_0x600003f503c0 .param/l "col" 1 7 279, +C4<01>;
L_0x6000001281c0 .functor BUFZ 32, v0x600001814630_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000180ab50_0 .net *"_ivl_2", 31 0, L_0x6000001281c0;  1 drivers
S_0x1357a7890 .scope generate, "wire_output[2]" "wire_output[2]" 7 279, 7 279 0, S_0x13578dea0;
 .timescale 0 0;
P_0x600003f50440 .param/l "col" 1 7 279, +C4<010>;
L_0x600000128230 .functor BUFZ 32, v0x600001814750_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000180abe0_0 .net *"_ivl_2", 31 0, L_0x600000128230;  1 drivers
S_0x1357a7a00 .scope generate, "wire_output[3]" "wire_output[3]" 7 279, 7 279 0, S_0x13578dea0;
 .timescale 0 0;
P_0x600003f504c0 .param/l "col" 1 7 279, +C4<011>;
L_0x6000001282a0 .functor BUFZ 32, L_0x6000001280e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000180ac70_0 .net *"_ivl_2", 31 0, L_0x6000001282a0;  1 drivers
S_0x1357a61e0 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 7 206, 7 206 0, S_0x13578dea0;
 .timescale 0 0;
P_0x600003f50540 .param/l "col" 1 7 206, +C4<00>;
S_0x1357a6350 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 7 206, 7 206 0, S_0x13578dea0;
 .timescale 0 0;
P_0x600003f505c0 .param/l "col" 1 7 206, +C4<01>;
S_0x1357996c0 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 7 206, 7 206 0, S_0x13578dea0;
 .timescale 0 0;
P_0x600003f50640 .param/l "col" 1 7 206, +C4<010>;
S_0x135799830 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 7 206, 7 206 0, S_0x13578dea0;
 .timescale 0 0;
P_0x600003f506c0 .param/l "col" 1 7 206, +C4<011>;
S_0x135799ba0 .scope module, "sram_inst" "sram_subsystem" 4 480, 9 11 0, S_0x135794d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x135768e20 .param/l "ADDR_WIDTH" 0 9 15, +C4<00000000000000000000000000010100>;
P_0x135768e60 .param/l "BANK_BITS" 1 9 69, +C4<00000000000000000000000000000010>;
P_0x135768ea0 .param/l "BANK_DEPTH" 0 9 13, +C4<00000000000000000000000100000000>;
P_0x135768ee0 .param/l "DATA_WIDTH" 0 9 14, +C4<00000000000000000000000100000000>;
P_0x135768f20 .param/l "NUM_BANKS" 0 9 12, +C4<00000000000000000000000000000100>;
P_0x135768f60 .param/l "WORD_BITS" 1 9 70, +C4<00000000000000000000000000001000>;
L_0x600000129260 .functor BUFZ 256, v0x60000180f3c0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000001292d0 .functor BUFZ 256, v0x60000180ff00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000129340 .functor BUFZ 256, v0x60000180ed00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x60000180e2e0_0 .var/i "b", 31 0;
v0x60000180e370 .array "bank_addr", 3 0, 7 0;
v0x60000180e400_0 .net "bank_dma", 1 0, L_0x600001b3e760;  1 drivers
v0x60000180e490_0 .var "bank_dma_d", 1 0;
v0x60000180e520_0 .net "bank_mxu_a", 1 0, L_0x600001b3e580;  1 drivers
v0x60000180e5b0_0 .var "bank_mxu_a_d", 1 0;
v0x60000180e640_0 .net "bank_mxu_o", 1 0, L_0x600001b3e620;  1 drivers
v0x60000180e6d0_0 .net "bank_mxu_w", 1 0, L_0x600001b3e4e0;  1 drivers
v0x60000180e760_0 .var "bank_mxu_w_d", 1 0;
v0x60000180e7f0 .array "bank_rdata", 3 0;
v0x60000180e7f0_0 .net v0x60000180e7f0 0, 255 0, v0x60000180cf30_0; 1 drivers
v0x60000180e7f0_1 .net v0x60000180e7f0 1, 255 0, v0x60000180d440_0; 1 drivers
v0x60000180e7f0_2 .net v0x60000180e7f0 2, 255 0, v0x60000180d950_0; 1 drivers
v0x60000180e7f0_3 .net v0x60000180e7f0 3, 255 0, v0x60000180de60_0; 1 drivers
v0x60000180e880_0 .var "bank_re", 3 0;
v0x60000180e910_0 .net "bank_vpu", 1 0, L_0x600001b3e6c0;  1 drivers
v0x60000180e9a0_0 .var "bank_vpu_d", 1 0;
v0x60000180ea30 .array "bank_wdata", 3 0, 255 0;
v0x60000180eac0_0 .var "bank_we", 3 0;
v0x60000180eb50_0 .net "clk", 0 0, v0x600001877720_0;  alias, 1 drivers
v0x60000180ebe0_0 .net "dma_addr", 19 0, v0x600001810e10_0;  alias, 1 drivers
v0x60000180ec70_0 .net "dma_rdata", 255 0, L_0x600000129340;  alias, 1 drivers
v0x60000180ed00_0 .var "dma_rdata_reg", 255 0;
v0x60000180ed90_0 .net "dma_re", 0 0, L_0x600000128d20;  alias, 1 drivers
v0x60000180ee20_0 .net "dma_ready", 0 0, L_0x600001b3eda0;  alias, 1 drivers
v0x60000180eeb0_0 .net "dma_wdata", 255 0, L_0x600000128c40;  alias, 1 drivers
v0x60000180ef40_0 .net "dma_we", 0 0, L_0x600000128cb0;  alias, 1 drivers
v0x60000180efd0_0 .var "grant_dma", 3 0;
v0x60000180f060_0 .var "grant_mxu_a", 3 0;
v0x60000180f0f0_0 .var "grant_mxu_o", 3 0;
v0x60000180f180_0 .var "grant_mxu_w", 3 0;
v0x60000180f210_0 .var "grant_vpu", 3 0;
v0x60000180f2a0_0 .net "mxu_a_addr", 19 0, L_0x600001b3b980;  alias, 1 drivers
v0x60000180f330_0 .net "mxu_a_rdata", 255 0, L_0x600000129260;  alias, 1 drivers
v0x60000180f3c0_0 .var "mxu_a_rdata_reg", 255 0;
v0x60000180f450_0 .net "mxu_a_re", 0 0, L_0x600001b3ba20;  alias, 1 drivers
v0x60000180f4e0_0 .net "mxu_a_ready", 0 0, L_0x600001b3ec60;  alias, 1 drivers
v0x60000180f570_0 .net "mxu_o_addr", 19 0, L_0x600001b3bc00;  alias, 1 drivers
v0x60000180f600_0 .net "mxu_o_ready", 0 0, L_0x600001b3ed00;  alias, 1 drivers
v0x60000180f690_0 .net "mxu_o_wdata", 255 0, L_0x600001b3bde0;  alias, 1 drivers
v0x60000180f720_0 .net "mxu_o_we", 0 0, L_0x600000128700;  alias, 1 drivers
v0x60000180f7b0_0 .net "mxu_w_addr", 19 0, L_0x600001b3b700;  alias, 1 drivers
v0x60000180f840_0 .net "mxu_w_rdata", 255 0, v0x60000180f8d0_0;  alias, 1 drivers
v0x60000180f8d0_0 .var "mxu_w_rdata_reg", 255 0;
v0x60000180f960_0 .net "mxu_w_re", 0 0, L_0x600001b3b7a0;  alias, 1 drivers
v0x60000180f9f0_0 .net "mxu_w_ready", 0 0, L_0x600001b3eb20;  alias, 1 drivers
v0x60000180fa80_0 .var "req_dma", 3 0;
v0x60000180fb10_0 .var "req_mxu_a", 3 0;
v0x60000180fba0_0 .var "req_mxu_o", 3 0;
v0x60000180fc30_0 .var "req_mxu_w", 3 0;
v0x60000180fcc0_0 .var "req_vpu", 3 0;
v0x60000180fd50_0 .net "rst_n", 0 0, v0x600001878090_0;  alias, 1 drivers
v0x60000180fde0_0 .net "vpu_addr", 19 0, v0x600001871710_0;  alias, 1 drivers
v0x60000180fe70_0 .net "vpu_rdata", 255 0, L_0x6000001292d0;  alias, 1 drivers
v0x60000180ff00_0 .var "vpu_rdata_reg", 255 0;
v0x600001870000_0 .net "vpu_re", 0 0, L_0x600000128af0;  alias, 1 drivers
v0x600001870090_0 .net "vpu_ready", 0 0, L_0x600001b3ebc0;  alias, 1 drivers
v0x600001870120_0 .net "vpu_wdata", 255 0, L_0x600000128a10;  alias, 1 drivers
v0x6000018701b0_0 .net "vpu_we", 0 0, L_0x600000128a80;  alias, 1 drivers
v0x600001870240_0 .net "word_dma", 7 0, L_0x600001b3ea80;  1 drivers
v0x6000018702d0_0 .net "word_mxu_a", 7 0, L_0x600001b3e8a0;  1 drivers
v0x600001870360_0 .net "word_mxu_o", 7 0, L_0x600001b3e940;  1 drivers
v0x6000018703f0_0 .net "word_mxu_w", 7 0, L_0x600001b3e800;  1 drivers
v0x600001870480_0 .net "word_vpu", 7 0, L_0x600001b3e9e0;  1 drivers
E_0x600003f50ec0/0 .event anyedge, v0x60000180e760_0, v0x60000180cf30_0, v0x60000180d440_0, v0x60000180d950_0;
E_0x600003f50ec0/1 .event anyedge, v0x60000180de60_0, v0x60000180e5b0_0, v0x60000180e9a0_0, v0x60000180e490_0;
E_0x600003f50ec0 .event/or E_0x600003f50ec0/0, E_0x600003f50ec0/1;
E_0x600003f50f40/0 .event anyedge, v0x60000180fc30_0, v0x60000180fb10_0, v0x60000180fba0_0, v0x60000180fcc0_0;
E_0x600003f50f40/1 .event anyedge, v0x60000180fa80_0, v0x60000180f180_0, v0x6000018703f0_0, v0x60000180f060_0;
E_0x600003f50f40/2 .event anyedge, v0x6000018702d0_0, v0x60000180f0f0_0, v0x600001870360_0, v0x60000180f690_0;
E_0x600003f50f40/3 .event anyedge, v0x60000180f210_0, v0x600001870480_0, v0x600001870120_0, v0x6000018701b0_0;
E_0x600003f50f40/4 .event anyedge, v0x600001870000_0, v0x60000180efd0_0, v0x600001870240_0, v0x6000018110e0_0;
E_0x600003f50f40/5 .event anyedge, v0x600001811200_0, v0x600001810f30_0;
E_0x600003f50f40 .event/or E_0x600003f50f40/0, E_0x600003f50f40/1, E_0x600003f50f40/2, E_0x600003f50f40/3, E_0x600003f50f40/4, E_0x600003f50f40/5;
E_0x600003f50f80/0 .event anyedge, v0x60000180f960_0, v0x60000180e6d0_0, v0x60000180f450_0, v0x60000180e520_0;
E_0x600003f50f80/1 .event anyedge, v0x60000180f720_0, v0x60000180e640_0, v0x6000018701b0_0, v0x600001870000_0;
E_0x600003f50f80/2 .event anyedge, v0x60000180e910_0, v0x600001811200_0, v0x600001810f30_0, v0x60000180e400_0;
E_0x600003f50f80 .event/or E_0x600003f50f80/0, E_0x600003f50f80/1, E_0x600003f50f80/2;
L_0x600001b3dfe0 .part v0x60000180eac0_0, 0, 1;
L_0x600001b3e080 .part v0x60000180e880_0, 0, 1;
L_0x600001b3e120 .part v0x60000180eac0_0, 1, 1;
L_0x600001b3e1c0 .part v0x60000180e880_0, 1, 1;
L_0x600001b3e260 .part v0x60000180eac0_0, 2, 1;
L_0x600001b3e300 .part v0x60000180e880_0, 2, 1;
L_0x600001b3e3a0 .part v0x60000180eac0_0, 3, 1;
L_0x600001b3e440 .part v0x60000180e880_0, 3, 1;
L_0x600001b3e4e0 .ufunc/vec4 TD_tb_e2e_simple.dut.sram_inst.get_bank, 2, L_0x600001b3b700 (v0x60000180e0a0_0) S_0x13579a4a0;
L_0x600001b3e580 .ufunc/vec4 TD_tb_e2e_simple.dut.sram_inst.get_bank, 2, L_0x600001b3b980 (v0x60000180e0a0_0) S_0x13579a4a0;
L_0x600001b3e620 .ufunc/vec4 TD_tb_e2e_simple.dut.sram_inst.get_bank, 2, L_0x600001b3bc00 (v0x60000180e0a0_0) S_0x13579a4a0;
L_0x600001b3e6c0 .ufunc/vec4 TD_tb_e2e_simple.dut.sram_inst.get_bank, 2, v0x600001871710_0 (v0x60000180e0a0_0) S_0x13579a4a0;
L_0x600001b3e760 .ufunc/vec4 TD_tb_e2e_simple.dut.sram_inst.get_bank, 2, v0x600001810e10_0 (v0x60000180e0a0_0) S_0x13579a4a0;
L_0x600001b3e800 .ufunc/vec4 TD_tb_e2e_simple.dut.sram_inst.get_word, 8, L_0x600001b3b700 (v0x60000180e1c0_0) S_0x13579a610;
L_0x600001b3e8a0 .ufunc/vec4 TD_tb_e2e_simple.dut.sram_inst.get_word, 8, L_0x600001b3b980 (v0x60000180e1c0_0) S_0x13579a610;
L_0x600001b3e940 .ufunc/vec4 TD_tb_e2e_simple.dut.sram_inst.get_word, 8, L_0x600001b3bc00 (v0x60000180e1c0_0) S_0x13579a610;
L_0x600001b3e9e0 .ufunc/vec4 TD_tb_e2e_simple.dut.sram_inst.get_word, 8, v0x600001871710_0 (v0x60000180e1c0_0) S_0x13579a610;
L_0x600001b3ea80 .ufunc/vec4 TD_tb_e2e_simple.dut.sram_inst.get_word, 8, v0x600001810e10_0 (v0x60000180e1c0_0) S_0x13579a610;
L_0x600001b3eb20 .part/v v0x60000180f180_0, L_0x600001b3e4e0, 1;
L_0x600001b3ec60 .part/v v0x60000180f060_0, L_0x600001b3e580, 1;
L_0x600001b3ed00 .part/v v0x60000180f0f0_0, L_0x600001b3e620, 1;
L_0x600001b3ebc0 .part/v v0x60000180f210_0, L_0x600001b3e6c0, 1;
L_0x600001b3eda0 .part/v v0x60000180efd0_0, L_0x600001b3e760, 1;
S_0x135769cd0 .scope generate, "bank_gen[0]" "bank_gen[0]" 9 184, 9 184 0, S_0x135799ba0;
 .timescale 0 0;
P_0x600003f50fc0 .param/l "i" 1 9 184, +C4<00>;
S_0x135769e40 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x135769cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x60000042d880 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x60000042d8c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x60000180e370_0 .array/port v0x60000180e370, 0;
v0x60000180ccf0_0 .net "addr", 7 0, v0x60000180e370_0;  1 drivers
v0x60000180cd80_0 .net "clk", 0 0, v0x600001877720_0;  alias, 1 drivers
v0x60000180ce10_0 .var/i "i", 31 0;
v0x60000180cea0 .array "mem", 255 0, 255 0;
v0x60000180cf30_0 .var "rdata", 255 0;
v0x60000180cfc0_0 .net "re", 0 0, L_0x600001b3e080;  1 drivers
v0x60000180ea30_0 .array/port v0x60000180ea30, 0;
v0x60000180d050_0 .net "wdata", 255 0, v0x60000180ea30_0;  1 drivers
v0x60000180d0e0_0 .net "we", 0 0, L_0x600001b3dfe0;  1 drivers
E_0x600003f510c0 .event posedge, v0x600001810090_0;
S_0x135769fb0 .scope generate, "bank_gen[1]" "bank_gen[1]" 9 184, 9 184 0, S_0x135799ba0;
 .timescale 0 0;
P_0x600003f51140 .param/l "i" 1 9 184, +C4<01>;
S_0x13576a120 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x135769fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x60000042e400 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x60000042e440 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x60000180e370_1 .array/port v0x60000180e370, 1;
v0x60000180d200_0 .net "addr", 7 0, v0x60000180e370_1;  1 drivers
v0x60000180d290_0 .net "clk", 0 0, v0x600001877720_0;  alias, 1 drivers
v0x60000180d320_0 .var/i "i", 31 0;
v0x60000180d3b0 .array "mem", 255 0, 255 0;
v0x60000180d440_0 .var "rdata", 255 0;
v0x60000180d4d0_0 .net "re", 0 0, L_0x600001b3e1c0;  1 drivers
v0x60000180ea30_1 .array/port v0x60000180ea30, 1;
v0x60000180d560_0 .net "wdata", 255 0, v0x60000180ea30_1;  1 drivers
v0x60000180d5f0_0 .net "we", 0 0, L_0x600001b3e120;  1 drivers
S_0x1357a0130 .scope generate, "bank_gen[2]" "bank_gen[2]" 9 184, 9 184 0, S_0x135799ba0;
 .timescale 0 0;
P_0x600003f51280 .param/l "i" 1 9 184, +C4<010>;
S_0x1357a02a0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x1357a0130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x60000042e480 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x60000042e4c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x60000180e370_2 .array/port v0x60000180e370, 2;
v0x60000180d710_0 .net "addr", 7 0, v0x60000180e370_2;  1 drivers
v0x60000180d7a0_0 .net "clk", 0 0, v0x600001877720_0;  alias, 1 drivers
v0x60000180d830_0 .var/i "i", 31 0;
v0x60000180d8c0 .array "mem", 255 0, 255 0;
v0x60000180d950_0 .var "rdata", 255 0;
v0x60000180d9e0_0 .net "re", 0 0, L_0x600001b3e300;  1 drivers
v0x60000180ea30_2 .array/port v0x60000180ea30, 2;
v0x60000180da70_0 .net "wdata", 255 0, v0x60000180ea30_2;  1 drivers
v0x60000180db00_0 .net "we", 0 0, L_0x600001b3e260;  1 drivers
S_0x1357a0410 .scope generate, "bank_gen[3]" "bank_gen[3]" 9 184, 9 184 0, S_0x135799ba0;
 .timescale 0 0;
P_0x600003f513c0 .param/l "i" 1 9 184, +C4<011>;
S_0x13579a330 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x1357a0410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x60000042e500 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x60000042e540 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x60000180e370_3 .array/port v0x60000180e370, 3;
v0x60000180dc20_0 .net "addr", 7 0, v0x60000180e370_3;  1 drivers
v0x60000180dcb0_0 .net "clk", 0 0, v0x600001877720_0;  alias, 1 drivers
v0x60000180dd40_0 .var/i "i", 31 0;
v0x60000180ddd0 .array "mem", 255 0, 255 0;
v0x60000180de60_0 .var "rdata", 255 0;
v0x60000180def0_0 .net "re", 0 0, L_0x600001b3e440;  1 drivers
v0x60000180ea30_3 .array/port v0x60000180ea30, 3;
v0x60000180df80_0 .net "wdata", 255 0, v0x60000180ea30_3;  1 drivers
v0x60000180e010_0 .net "we", 0 0, L_0x600001b3e3a0;  1 drivers
S_0x13579a4a0 .scope function.vec4.s2, "get_bank" "get_bank" 9 73, 9 73 0, S_0x135799ba0;
 .timescale 0 0;
v0x60000180e0a0_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x13579a4a0
TD_tb_e2e_simple.dut.sram_inst.get_bank ;
    %load/vec4 v0x60000180e0a0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x60000180e0a0_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x13579a610 .scope function.vec4.s8, "get_word" "get_word" 9 81, 9 81 0, S_0x135799ba0;
 .timescale 0 0;
v0x60000180e1c0_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x13579a610
TD_tb_e2e_simple.dut.sram_inst.get_word ;
    %load/vec4 v0x60000180e1c0_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x13579a980 .scope module, "vpu_inst" "vector_unit" 4 407, 10 17 0, S_0x135794d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x13600ec00 .param/l "DATA_WIDTH" 0 10 19, +C4<00000000000000000000000000010000>;
P_0x13600ec40 .param/l "LANES" 0 10 18, +C4<00000000000000000000000000010000>;
P_0x13600ec80 .param/l "REDUCE_STAGES" 1 10 201, +C4<00000000000000000000000000000100>;
P_0x13600ecc0 .param/l "SRAM_ADDR_W" 0 10 21, +C4<00000000000000000000000000010100>;
P_0x13600ed00 .param/l "S_DECODE" 1 10 112, C4<001>;
P_0x13600ed40 .param/l "S_DONE" 1 10 117, C4<110>;
P_0x13600ed80 .param/l "S_EXECUTE" 1 10 113, C4<010>;
P_0x13600edc0 .param/l "S_IDLE" 1 10 111, C4<000>;
P_0x13600ee00 .param/l "S_MEM_WAIT" 1 10 114, C4<011>;
P_0x13600ee40 .param/l "S_REDUCE" 1 10 115, C4<100>;
P_0x13600ee80 .param/l "S_WRITEBACK" 1 10 116, C4<101>;
P_0x13600eec0 .param/l "VOP_ADD" 1 10 78, C4<00000001>;
P_0x13600ef00 .param/l "VOP_BCAST" 1 10 92, C4<00110010>;
P_0x13600ef40 .param/l "VOP_GELU" 1 10 83, C4<00010001>;
P_0x13600ef80 .param/l "VOP_LOAD" 1 10 90, C4<00110000>;
P_0x13600efc0 .param/l "VOP_MADD" 1 10 81, C4<00000100>;
P_0x13600f000 .param/l "VOP_MAX" 1 10 88, C4<00100001>;
P_0x13600f040 .param/l "VOP_MIN" 1 10 89, C4<00100010>;
P_0x13600f080 .param/l "VOP_MOV" 1 10 93, C4<00110011>;
P_0x13600f0c0 .param/l "VOP_MUL" 1 10 80, C4<00000011>;
P_0x13600f100 .param/l "VOP_RELU" 1 10 82, C4<00010000>;
P_0x13600f140 .param/l "VOP_SIGMOID" 1 10 85, C4<00010011>;
P_0x13600f180 .param/l "VOP_SILU" 1 10 84, C4<00010010>;
P_0x13600f1c0 .param/l "VOP_STORE" 1 10 91, C4<00110001>;
P_0x13600f200 .param/l "VOP_SUB" 1 10 79, C4<00000010>;
P_0x13600f240 .param/l "VOP_SUM" 1 10 87, C4<00100000>;
P_0x13600f280 .param/l "VOP_TANH" 1 10 86, C4<00010100>;
P_0x13600f2c0 .param/l "VOP_ZERO" 1 10 94, C4<00110100>;
P_0x13600f300 .param/l "VREG_COUNT" 0 10 20, +C4<00000000000000000000000000100000>;
L_0x600000128850 .functor BUFZ 256, L_0x600001b3d7c0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000001288c0 .functor BUFZ 256, L_0x600001b3d900, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000128930 .functor BUFZ 1, v0x600001870ea0_0, C4<0>, C4<0>, C4<0>;
L_0x600000128a10 .functor BUFZ 256, v0x600001871a70_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000128a80 .functor BUFZ 1, v0x600001871b90_0, C4<0>, C4<0>, C4<0>;
L_0x600000128af0 .functor BUFZ 1, v0x6000018718c0_0, C4<0>, C4<0>, C4<0>;
v0x600001870510_0 .net *"_ivl_48", 255 0, L_0x600001b3d7c0;  1 drivers
v0x6000018705a0_0 .net *"_ivl_50", 6 0, L_0x600001b3d860;  1 drivers
L_0x13809a848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001870630_0 .net *"_ivl_53", 1 0, L_0x13809a848;  1 drivers
v0x6000018706c0_0 .net *"_ivl_56", 255 0, L_0x600001b3d900;  1 drivers
v0x600001870750_0 .net *"_ivl_58", 6 0, L_0x600001b3d9a0;  1 drivers
L_0x13809a890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000018707e0_0 .net *"_ivl_61", 1 0, L_0x13809a890;  1 drivers
L_0x13809a8d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001870870_0 .net/2u *"_ivl_64", 2 0, L_0x13809a8d8;  1 drivers
v0x600001870900_0 .var "addr_reg", 19 0;
v0x600001870990_0 .var "alu_result", 255 0;
v0x600001870a20_0 .net "clk", 0 0, v0x600001877720_0;  alias, 1 drivers
v0x600001870ab0_0 .net "cmd", 127 0, v0x600001814240_0;  alias, 1 drivers
v0x600001870b40_0 .net "cmd_done", 0 0, L_0x600000128930;  alias, 1 drivers
v0x600001870bd0_0 .net "cmd_ready", 0 0, L_0x600001b3da40;  alias, 1 drivers
v0x600001870c60_0 .var "cmd_reg", 127 0;
v0x600001870cf0_0 .net "cmd_valid", 0 0, L_0x6000001252d0;  alias, 1 drivers
v0x600001870d80_0 .net "count", 15 0, L_0x600001b3d720;  1 drivers
v0x600001870e10_0 .var "count_reg", 15 0;
v0x600001870ea0_0 .var "done_reg", 0 0;
v0x600001870f30_0 .var "elem_count", 15 0;
v0x600001870fc0_0 .net "imm", 15 0, L_0x600001b3d5e0;  1 drivers
v0x600001871050_0 .var "imm_reg", 15 0;
v0x6000018710e0_0 .var/i "lane", 31 0;
v0x600001871170 .array "lane_a", 15 0;
v0x600001871170_0 .net v0x600001871170 0, 15 0, L_0x600001b3bf20; 1 drivers
v0x600001871170_1 .net v0x600001871170 1, 15 0, L_0x600001b3c000; 1 drivers
v0x600001871170_2 .net v0x600001871170 2, 15 0, L_0x600001b3c140; 1 drivers
v0x600001871170_3 .net v0x600001871170 3, 15 0, L_0x600001b3c280; 1 drivers
v0x600001871170_4 .net v0x600001871170 4, 15 0, L_0x600001b3c3c0; 1 drivers
v0x600001871170_5 .net v0x600001871170 5, 15 0, L_0x600001b3c500; 1 drivers
v0x600001871170_6 .net v0x600001871170 6, 15 0, L_0x600001b3c640; 1 drivers
v0x600001871170_7 .net v0x600001871170 7, 15 0, L_0x600001b3c780; 1 drivers
v0x600001871170_8 .net v0x600001871170 8, 15 0, L_0x600001b3c8c0; 1 drivers
v0x600001871170_9 .net v0x600001871170 9, 15 0, L_0x600001b3ca00; 1 drivers
v0x600001871170_10 .net v0x600001871170 10, 15 0, L_0x600001b3cbe0; 1 drivers
v0x600001871170_11 .net v0x600001871170 11, 15 0, L_0x600001b3cc80; 1 drivers
v0x600001871170_12 .net v0x600001871170 12, 15 0, L_0x600001b3cdc0; 1 drivers
v0x600001871170_13 .net v0x600001871170 13, 15 0, L_0x600001b3cf00; 1 drivers
v0x600001871170_14 .net v0x600001871170 14, 15 0, L_0x600001b3d040; 1 drivers
v0x600001871170_15 .net v0x600001871170 15, 15 0, L_0x600001b3d180; 1 drivers
v0x600001871200 .array "lane_b", 15 0;
v0x600001871200_0 .net v0x600001871200 0, 15 0, L_0x600001b30640; 1 drivers
v0x600001871200_1 .net v0x600001871200 1, 15 0, L_0x600001b3c0a0; 1 drivers
v0x600001871200_2 .net v0x600001871200 2, 15 0, L_0x600001b3c1e0; 1 drivers
v0x600001871200_3 .net v0x600001871200 3, 15 0, L_0x600001b3c320; 1 drivers
v0x600001871200_4 .net v0x600001871200 4, 15 0, L_0x600001b3c460; 1 drivers
v0x600001871200_5 .net v0x600001871200 5, 15 0, L_0x600001b3c5a0; 1 drivers
v0x600001871200_6 .net v0x600001871200 6, 15 0, L_0x600001b3c6e0; 1 drivers
v0x600001871200_7 .net v0x600001871200 7, 15 0, L_0x600001b3c820; 1 drivers
v0x600001871200_8 .net v0x600001871200 8, 15 0, L_0x600001b3c960; 1 drivers
v0x600001871200_9 .net v0x600001871200 9, 15 0, L_0x600001b3cb40; 1 drivers
v0x600001871200_10 .net v0x600001871200 10, 15 0, L_0x600001b3caa0; 1 drivers
v0x600001871200_11 .net v0x600001871200 11, 15 0, L_0x600001b3cd20; 1 drivers
v0x600001871200_12 .net v0x600001871200 12, 15 0, L_0x600001b3ce60; 1 drivers
v0x600001871200_13 .net v0x600001871200 13, 15 0, L_0x600001b3cfa0; 1 drivers
v0x600001871200_14 .net v0x600001871200 14, 15 0, L_0x600001b3d0e0; 1 drivers
v0x600001871200_15 .net v0x600001871200 15, 15 0, L_0x600001b3d220; 1 drivers
v0x600001871290 .array "lane_result", 15 0, 15 0;
v0x600001871320_0 .net "mem_addr", 19 0, L_0x600001b3d680;  1 drivers
v0x6000018713b0_0 .var "mem_addr_reg", 19 0;
v0x600001871440_0 .net "opcode", 7 0, L_0x600001b3d2c0;  1 drivers
v0x6000018714d0_0 .var "reduce_result", 15 0;
v0x600001871560 .array "reduce_tree", 79 0, 15 0;
v0x6000018715f0_0 .net "rst_n", 0 0, v0x600001878090_0;  alias, 1 drivers
v0x600001871680_0 .net "sram_addr", 19 0, v0x600001871710_0;  alias, 1 drivers
v0x600001871710_0 .var "sram_addr_reg", 19 0;
v0x6000018717a0_0 .net "sram_rdata", 255 0, L_0x6000001292d0;  alias, 1 drivers
v0x600001871830_0 .net "sram_re", 0 0, L_0x600000128af0;  alias, 1 drivers
v0x6000018718c0_0 .var "sram_re_reg", 0 0;
v0x600001871950_0 .net "sram_ready", 0 0, L_0x600001b3ebc0;  alias, 1 drivers
v0x6000018719e0_0 .net "sram_wdata", 255 0, L_0x600000128a10;  alias, 1 drivers
v0x600001871a70_0 .var "sram_wdata_reg", 255 0;
v0x600001871b00_0 .net "sram_we", 0 0, L_0x600000128a80;  alias, 1 drivers
v0x600001871b90_0 .var "sram_we_reg", 0 0;
v0x600001871c20_0 .var/i "stage", 31 0;
v0x600001871cb0_0 .var "state", 2 0;
v0x600001871d40_0 .net "subop", 7 0, L_0x600001b3d360;  1 drivers
v0x600001871dd0_0 .var "subop_reg", 7 0;
v0x600001871e60_0 .net "vd", 4 0, L_0x600001b3d400;  1 drivers
v0x600001871ef0_0 .var "vd_reg", 4 0;
v0x600001871f80 .array "vrf", 31 0, 255 0;
v0x600001872010_0 .net "vs1", 4 0, L_0x600001b3d4a0;  1 drivers
v0x6000018720a0_0 .net "vs1_data", 255 0, L_0x600000128850;  1 drivers
v0x600001872130_0 .var "vs1_reg", 4 0;
v0x6000018721c0_0 .net "vs2", 4 0, L_0x600001b3d540;  1 drivers
v0x600001872250_0 .net "vs2_data", 255 0, L_0x6000001288c0;  1 drivers
v0x6000018722e0_0 .var "vs2_reg", 4 0;
E_0x600003f51cc0/0 .event anyedge, v0x600001871170_0, v0x600001871170_1, v0x600001871170_2, v0x600001871170_3;
E_0x600003f51cc0/1 .event anyedge, v0x600001871170_4, v0x600001871170_5, v0x600001871170_6, v0x600001871170_7;
E_0x600003f51cc0/2 .event anyedge, v0x600001871170_8, v0x600001871170_9, v0x600001871170_10, v0x600001871170_11;
E_0x600003f51cc0/3 .event anyedge, v0x600001871170_12, v0x600001871170_13, v0x600001871170_14, v0x600001871170_15;
v0x600001871560_0 .array/port v0x600001871560, 0;
v0x600001871560_1 .array/port v0x600001871560, 1;
v0x600001871560_2 .array/port v0x600001871560, 2;
E_0x600003f51cc0/4 .event anyedge, v0x600001871dd0_0, v0x600001871560_0, v0x600001871560_1, v0x600001871560_2;
v0x600001871560_3 .array/port v0x600001871560, 3;
v0x600001871560_4 .array/port v0x600001871560, 4;
v0x600001871560_5 .array/port v0x600001871560, 5;
v0x600001871560_6 .array/port v0x600001871560, 6;
E_0x600003f51cc0/5 .event anyedge, v0x600001871560_3, v0x600001871560_4, v0x600001871560_5, v0x600001871560_6;
v0x600001871560_7 .array/port v0x600001871560, 7;
v0x600001871560_8 .array/port v0x600001871560, 8;
v0x600001871560_9 .array/port v0x600001871560, 9;
v0x600001871560_10 .array/port v0x600001871560, 10;
E_0x600003f51cc0/6 .event anyedge, v0x600001871560_7, v0x600001871560_8, v0x600001871560_9, v0x600001871560_10;
v0x600001871560_11 .array/port v0x600001871560, 11;
v0x600001871560_12 .array/port v0x600001871560, 12;
v0x600001871560_13 .array/port v0x600001871560, 13;
v0x600001871560_14 .array/port v0x600001871560, 14;
E_0x600003f51cc0/7 .event anyedge, v0x600001871560_11, v0x600001871560_12, v0x600001871560_13, v0x600001871560_14;
v0x600001871560_15 .array/port v0x600001871560, 15;
v0x600001871560_16 .array/port v0x600001871560, 16;
v0x600001871560_17 .array/port v0x600001871560, 17;
v0x600001871560_18 .array/port v0x600001871560, 18;
E_0x600003f51cc0/8 .event anyedge, v0x600001871560_15, v0x600001871560_16, v0x600001871560_17, v0x600001871560_18;
v0x600001871560_19 .array/port v0x600001871560, 19;
v0x600001871560_20 .array/port v0x600001871560, 20;
v0x600001871560_21 .array/port v0x600001871560, 21;
v0x600001871560_22 .array/port v0x600001871560, 22;
E_0x600003f51cc0/9 .event anyedge, v0x600001871560_19, v0x600001871560_20, v0x600001871560_21, v0x600001871560_22;
v0x600001871560_23 .array/port v0x600001871560, 23;
v0x600001871560_24 .array/port v0x600001871560, 24;
v0x600001871560_25 .array/port v0x600001871560, 25;
v0x600001871560_26 .array/port v0x600001871560, 26;
E_0x600003f51cc0/10 .event anyedge, v0x600001871560_23, v0x600001871560_24, v0x600001871560_25, v0x600001871560_26;
v0x600001871560_27 .array/port v0x600001871560, 27;
v0x600001871560_28 .array/port v0x600001871560, 28;
v0x600001871560_29 .array/port v0x600001871560, 29;
v0x600001871560_30 .array/port v0x600001871560, 30;
E_0x600003f51cc0/11 .event anyedge, v0x600001871560_27, v0x600001871560_28, v0x600001871560_29, v0x600001871560_30;
v0x600001871560_31 .array/port v0x600001871560, 31;
v0x600001871560_32 .array/port v0x600001871560, 32;
v0x600001871560_33 .array/port v0x600001871560, 33;
v0x600001871560_34 .array/port v0x600001871560, 34;
E_0x600003f51cc0/12 .event anyedge, v0x600001871560_31, v0x600001871560_32, v0x600001871560_33, v0x600001871560_34;
v0x600001871560_35 .array/port v0x600001871560, 35;
v0x600001871560_36 .array/port v0x600001871560, 36;
v0x600001871560_37 .array/port v0x600001871560, 37;
v0x600001871560_38 .array/port v0x600001871560, 38;
E_0x600003f51cc0/13 .event anyedge, v0x600001871560_35, v0x600001871560_36, v0x600001871560_37, v0x600001871560_38;
v0x600001871560_39 .array/port v0x600001871560, 39;
v0x600001871560_40 .array/port v0x600001871560, 40;
v0x600001871560_41 .array/port v0x600001871560, 41;
v0x600001871560_42 .array/port v0x600001871560, 42;
E_0x600003f51cc0/14 .event anyedge, v0x600001871560_39, v0x600001871560_40, v0x600001871560_41, v0x600001871560_42;
v0x600001871560_43 .array/port v0x600001871560, 43;
v0x600001871560_44 .array/port v0x600001871560, 44;
v0x600001871560_45 .array/port v0x600001871560, 45;
v0x600001871560_46 .array/port v0x600001871560, 46;
E_0x600003f51cc0/15 .event anyedge, v0x600001871560_43, v0x600001871560_44, v0x600001871560_45, v0x600001871560_46;
v0x600001871560_47 .array/port v0x600001871560, 47;
v0x600001871560_48 .array/port v0x600001871560, 48;
v0x600001871560_49 .array/port v0x600001871560, 49;
v0x600001871560_50 .array/port v0x600001871560, 50;
E_0x600003f51cc0/16 .event anyedge, v0x600001871560_47, v0x600001871560_48, v0x600001871560_49, v0x600001871560_50;
v0x600001871560_51 .array/port v0x600001871560, 51;
v0x600001871560_52 .array/port v0x600001871560, 52;
v0x600001871560_53 .array/port v0x600001871560, 53;
v0x600001871560_54 .array/port v0x600001871560, 54;
E_0x600003f51cc0/17 .event anyedge, v0x600001871560_51, v0x600001871560_52, v0x600001871560_53, v0x600001871560_54;
v0x600001871560_55 .array/port v0x600001871560, 55;
v0x600001871560_56 .array/port v0x600001871560, 56;
v0x600001871560_57 .array/port v0x600001871560, 57;
v0x600001871560_58 .array/port v0x600001871560, 58;
E_0x600003f51cc0/18 .event anyedge, v0x600001871560_55, v0x600001871560_56, v0x600001871560_57, v0x600001871560_58;
v0x600001871560_59 .array/port v0x600001871560, 59;
v0x600001871560_60 .array/port v0x600001871560, 60;
v0x600001871560_61 .array/port v0x600001871560, 61;
v0x600001871560_62 .array/port v0x600001871560, 62;
E_0x600003f51cc0/19 .event anyedge, v0x600001871560_59, v0x600001871560_60, v0x600001871560_61, v0x600001871560_62;
v0x600001871560_63 .array/port v0x600001871560, 63;
v0x600001871560_64 .array/port v0x600001871560, 64;
v0x600001871560_65 .array/port v0x600001871560, 65;
v0x600001871560_66 .array/port v0x600001871560, 66;
E_0x600003f51cc0/20 .event anyedge, v0x600001871560_63, v0x600001871560_64, v0x600001871560_65, v0x600001871560_66;
v0x600001871560_67 .array/port v0x600001871560, 67;
v0x600001871560_68 .array/port v0x600001871560, 68;
v0x600001871560_69 .array/port v0x600001871560, 69;
v0x600001871560_70 .array/port v0x600001871560, 70;
E_0x600003f51cc0/21 .event anyedge, v0x600001871560_67, v0x600001871560_68, v0x600001871560_69, v0x600001871560_70;
v0x600001871560_71 .array/port v0x600001871560, 71;
v0x600001871560_72 .array/port v0x600001871560, 72;
v0x600001871560_73 .array/port v0x600001871560, 73;
v0x600001871560_74 .array/port v0x600001871560, 74;
E_0x600003f51cc0/22 .event anyedge, v0x600001871560_71, v0x600001871560_72, v0x600001871560_73, v0x600001871560_74;
v0x600001871560_75 .array/port v0x600001871560, 75;
v0x600001871560_76 .array/port v0x600001871560, 76;
v0x600001871560_77 .array/port v0x600001871560, 77;
v0x600001871560_78 .array/port v0x600001871560, 78;
E_0x600003f51cc0/23 .event anyedge, v0x600001871560_75, v0x600001871560_76, v0x600001871560_77, v0x600001871560_78;
v0x600001871560_79 .array/port v0x600001871560, 79;
E_0x600003f51cc0/24 .event anyedge, v0x600001871560_79;
E_0x600003f51cc0 .event/or E_0x600003f51cc0/0, E_0x600003f51cc0/1, E_0x600003f51cc0/2, E_0x600003f51cc0/3, E_0x600003f51cc0/4, E_0x600003f51cc0/5, E_0x600003f51cc0/6, E_0x600003f51cc0/7, E_0x600003f51cc0/8, E_0x600003f51cc0/9, E_0x600003f51cc0/10, E_0x600003f51cc0/11, E_0x600003f51cc0/12, E_0x600003f51cc0/13, E_0x600003f51cc0/14, E_0x600003f51cc0/15, E_0x600003f51cc0/16, E_0x600003f51cc0/17, E_0x600003f51cc0/18, E_0x600003f51cc0/19, E_0x600003f51cc0/20, E_0x600003f51cc0/21, E_0x600003f51cc0/22, E_0x600003f51cc0/23, E_0x600003f51cc0/24;
L_0x600001b3bf20 .part L_0x600000128850, 0, 16;
L_0x600001b30640 .part L_0x6000001288c0, 0, 16;
L_0x600001b3c000 .part L_0x600000128850, 16, 16;
L_0x600001b3c0a0 .part L_0x6000001288c0, 16, 16;
L_0x600001b3c140 .part L_0x600000128850, 32, 16;
L_0x600001b3c1e0 .part L_0x6000001288c0, 32, 16;
L_0x600001b3c280 .part L_0x600000128850, 48, 16;
L_0x600001b3c320 .part L_0x6000001288c0, 48, 16;
L_0x600001b3c3c0 .part L_0x600000128850, 64, 16;
L_0x600001b3c460 .part L_0x6000001288c0, 64, 16;
L_0x600001b3c500 .part L_0x600000128850, 80, 16;
L_0x600001b3c5a0 .part L_0x6000001288c0, 80, 16;
L_0x600001b3c640 .part L_0x600000128850, 96, 16;
L_0x600001b3c6e0 .part L_0x6000001288c0, 96, 16;
L_0x600001b3c780 .part L_0x600000128850, 112, 16;
L_0x600001b3c820 .part L_0x6000001288c0, 112, 16;
L_0x600001b3c8c0 .part L_0x600000128850, 128, 16;
L_0x600001b3c960 .part L_0x6000001288c0, 128, 16;
L_0x600001b3ca00 .part L_0x600000128850, 144, 16;
L_0x600001b3cb40 .part L_0x6000001288c0, 144, 16;
L_0x600001b3cbe0 .part L_0x600000128850, 160, 16;
L_0x600001b3caa0 .part L_0x6000001288c0, 160, 16;
L_0x600001b3cc80 .part L_0x600000128850, 176, 16;
L_0x600001b3cd20 .part L_0x6000001288c0, 176, 16;
L_0x600001b3cdc0 .part L_0x600000128850, 192, 16;
L_0x600001b3ce60 .part L_0x6000001288c0, 192, 16;
L_0x600001b3cf00 .part L_0x600000128850, 208, 16;
L_0x600001b3cfa0 .part L_0x6000001288c0, 208, 16;
L_0x600001b3d040 .part L_0x600000128850, 224, 16;
L_0x600001b3d0e0 .part L_0x6000001288c0, 224, 16;
L_0x600001b3d180 .part L_0x600000128850, 240, 16;
L_0x600001b3d220 .part L_0x6000001288c0, 240, 16;
L_0x600001b3d2c0 .part v0x600001814240_0, 120, 8;
L_0x600001b3d360 .part v0x600001814240_0, 112, 8;
L_0x600001b3d400 .part v0x600001814240_0, 107, 5;
L_0x600001b3d4a0 .part v0x600001814240_0, 102, 5;
L_0x600001b3d540 .part v0x600001814240_0, 97, 5;
L_0x600001b3d5e0 .part v0x600001814240_0, 32, 16;
L_0x600001b3d680 .part v0x600001814240_0, 76, 20;
L_0x600001b3d720 .part v0x600001814240_0, 48, 16;
L_0x600001b3d7c0 .array/port v0x600001871f80, L_0x600001b3d860;
L_0x600001b3d860 .concat [ 5 2 0 0], v0x600001872130_0, L_0x13809a848;
L_0x600001b3d900 .array/port v0x600001871f80, L_0x600001b3d9a0;
L_0x600001b3d9a0 .concat [ 5 2 0 0], v0x6000018722e0_0, L_0x13809a890;
L_0x600001b3da40 .cmp/eq 3, v0x600001871cb0_0, L_0x13809a8d8;
S_0x13579ae00 .scope generate, "lane_extract[0]" "lane_extract[0]" 10 137, 10 137 0, S_0x13579a980;
 .timescale 0 0;
P_0x600003f51d00 .param/l "i" 1 10 137, +C4<00>;
v0x600001871290_0 .array/port v0x600001871290, 0;
v0x600001871290_1 .array/port v0x600001871290, 1;
v0x600001871290_2 .array/port v0x600001871290, 2;
v0x600001871290_3 .array/port v0x600001871290, 3;
E_0x600003f51d80/0 .event anyedge, v0x600001871290_0, v0x600001871290_1, v0x600001871290_2, v0x600001871290_3;
v0x600001871290_4 .array/port v0x600001871290, 4;
v0x600001871290_5 .array/port v0x600001871290, 5;
v0x600001871290_6 .array/port v0x600001871290, 6;
v0x600001871290_7 .array/port v0x600001871290, 7;
E_0x600003f51d80/1 .event anyedge, v0x600001871290_4, v0x600001871290_5, v0x600001871290_6, v0x600001871290_7;
v0x600001871290_8 .array/port v0x600001871290, 8;
v0x600001871290_9 .array/port v0x600001871290, 9;
v0x600001871290_10 .array/port v0x600001871290, 10;
v0x600001871290_11 .array/port v0x600001871290, 11;
E_0x600003f51d80/2 .event anyedge, v0x600001871290_8, v0x600001871290_9, v0x600001871290_10, v0x600001871290_11;
v0x600001871290_12 .array/port v0x600001871290, 12;
v0x600001871290_13 .array/port v0x600001871290, 13;
v0x600001871290_14 .array/port v0x600001871290, 14;
v0x600001871290_15 .array/port v0x600001871290, 15;
E_0x600003f51d80/3 .event anyedge, v0x600001871290_12, v0x600001871290_13, v0x600001871290_14, v0x600001871290_15;
E_0x600003f51d80 .event/or E_0x600003f51d80/0, E_0x600003f51d80/1, E_0x600003f51d80/2, E_0x600003f51d80/3;
E_0x600003f51dc0/0 .event anyedge, v0x600001871dd0_0, v0x600001871170_0, v0x600001871170_1, v0x600001871170_2;
E_0x600003f51dc0/1 .event anyedge, v0x600001871170_3, v0x600001871170_4, v0x600001871170_5, v0x600001871170_6;
E_0x600003f51dc0/2 .event anyedge, v0x600001871170_7, v0x600001871170_8, v0x600001871170_9, v0x600001871170_10;
E_0x600003f51dc0/3 .event anyedge, v0x600001871170_11, v0x600001871170_12, v0x600001871170_13, v0x600001871170_14;
E_0x600003f51dc0/4 .event anyedge, v0x600001871170_15, v0x600001871200_0, v0x600001871200_1, v0x600001871200_2;
E_0x600003f51dc0/5 .event anyedge, v0x600001871200_3, v0x600001871200_4, v0x600001871200_5, v0x600001871200_6;
E_0x600003f51dc0/6 .event anyedge, v0x600001871200_7, v0x600001871200_8, v0x600001871200_9, v0x600001871200_10;
E_0x600003f51dc0/7 .event anyedge, v0x600001871200_11, v0x600001871200_12, v0x600001871200_13, v0x600001871200_14;
E_0x600003f51dc0/8 .event anyedge, v0x600001871200_15, v0x600001871050_0;
E_0x600003f51dc0 .event/or E_0x600003f51dc0/0, E_0x600003f51dc0/1, E_0x600003f51dc0/2, E_0x600003f51dc0/3, E_0x600003f51dc0/4, E_0x600003f51dc0/5, E_0x600003f51dc0/6, E_0x600003f51dc0/7, E_0x600003f51dc0/8;
S_0x13579af70 .scope generate, "lane_extract[1]" "lane_extract[1]" 10 137, 10 137 0, S_0x13579a980;
 .timescale 0 0;
P_0x600003f51e00 .param/l "i" 1 10 137, +C4<01>;
S_0x13579b0e0 .scope generate, "lane_extract[2]" "lane_extract[2]" 10 137, 10 137 0, S_0x13579a980;
 .timescale 0 0;
P_0x600003f51e80 .param/l "i" 1 10 137, +C4<010>;
S_0x13579b250 .scope generate, "lane_extract[3]" "lane_extract[3]" 10 137, 10 137 0, S_0x13579a980;
 .timescale 0 0;
P_0x600003f51f00 .param/l "i" 1 10 137, +C4<011>;
S_0x13579b3c0 .scope generate, "lane_extract[4]" "lane_extract[4]" 10 137, 10 137 0, S_0x13579a980;
 .timescale 0 0;
P_0x600003f51fc0 .param/l "i" 1 10 137, +C4<0100>;
S_0x13579b530 .scope generate, "lane_extract[5]" "lane_extract[5]" 10 137, 10 137 0, S_0x13579a980;
 .timescale 0 0;
P_0x600003f52040 .param/l "i" 1 10 137, +C4<0101>;
S_0x13579b6a0 .scope generate, "lane_extract[6]" "lane_extract[6]" 10 137, 10 137 0, S_0x13579a980;
 .timescale 0 0;
P_0x600003f520c0 .param/l "i" 1 10 137, +C4<0110>;
S_0x13579b810 .scope generate, "lane_extract[7]" "lane_extract[7]" 10 137, 10 137 0, S_0x13579a980;
 .timescale 0 0;
P_0x600003f52140 .param/l "i" 1 10 137, +C4<0111>;
S_0x13579b980 .scope generate, "lane_extract[8]" "lane_extract[8]" 10 137, 10 137 0, S_0x13579a980;
 .timescale 0 0;
P_0x600003f51f80 .param/l "i" 1 10 137, +C4<01000>;
S_0x13579baf0 .scope generate, "lane_extract[9]" "lane_extract[9]" 10 137, 10 137 0, S_0x13579a980;
 .timescale 0 0;
P_0x600003f52200 .param/l "i" 1 10 137, +C4<01001>;
S_0x13579bc60 .scope generate, "lane_extract[10]" "lane_extract[10]" 10 137, 10 137 0, S_0x13579a980;
 .timescale 0 0;
P_0x600003f52280 .param/l "i" 1 10 137, +C4<01010>;
S_0x13579bdd0 .scope generate, "lane_extract[11]" "lane_extract[11]" 10 137, 10 137 0, S_0x13579a980;
 .timescale 0 0;
P_0x600003f52300 .param/l "i" 1 10 137, +C4<01011>;
S_0x13579bf40 .scope generate, "lane_extract[12]" "lane_extract[12]" 10 137, 10 137 0, S_0x13579a980;
 .timescale 0 0;
P_0x600003f52380 .param/l "i" 1 10 137, +C4<01100>;
S_0x13579c0b0 .scope generate, "lane_extract[13]" "lane_extract[13]" 10 137, 10 137 0, S_0x13579a980;
 .timescale 0 0;
P_0x600003f52400 .param/l "i" 1 10 137, +C4<01101>;
S_0x13579c220 .scope generate, "lane_extract[14]" "lane_extract[14]" 10 137, 10 137 0, S_0x13579a980;
 .timescale 0 0;
P_0x600003f52480 .param/l "i" 1 10 137, +C4<01110>;
S_0x13579c390 .scope generate, "lane_extract[15]" "lane_extract[15]" 10 137, 10 137 0, S_0x13579a980;
 .timescale 0 0;
P_0x600003f52500 .param/l "i" 1 10 137, +C4<01111>;
    .scope S_0x13576a660;
T_2 ;
    %wait E_0x600003f6e280;
    %load/vec4 v0x600001813ba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001813a80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001813b10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000018139f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x600001813690_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600001813a80_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x600001813a80_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600001813a80_0, 0;
T_2.2 ;
    %load/vec4 v0x6000018142d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600001813b10_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x600001813b10_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600001813b10_0, 0;
T_2.5 ;
    %load/vec4 v0x6000018129a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000018139f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x6000018139f0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x6000018139f0_0, 0;
T_2.8 ;
    %load/vec4 v0x600001813840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x600001813720_0;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v0x600001813a80_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600001813a80_0, 0;
T_2.11 ;
    %load/vec4 v0x600001814480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x600001814360_0;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x600001813b10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600001813b10_0, 0;
T_2.14 ;
    %load/vec4 v0x600001812b50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.19, 9;
    %load/vec4 v0x600001812a30_0;
    %and;
T_2.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %load/vec4 v0x6000018139f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000018139f0_0, 0;
T_2.17 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x13576a660;
T_3 ;
    %wait E_0x600003f6e280;
    %load/vec4 v0x600001813ba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001813d50_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001813960_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001813210_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000018133c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001812f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000018130f0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001813600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001813840_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001814240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001814480_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001812910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001812b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001812c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001812d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001814090_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000018126d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001812760_0, 0;
    %fork t_1, S_0x1357904f0;
    %jmp t_0;
    .scope S_0x1357904f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001811440_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x600001811440_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x600001811440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001813450, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x600001811440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001813330, 0, 4;
    %load/vec4 v0x600001811440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001811440_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x13576a660;
t_0 %join;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x600001813840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x600001813720_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001813840_0, 0;
T_3.4 ;
    %load/vec4 v0x600001814480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.9, 9;
    %load/vec4 v0x600001814360_0;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001814480_0, 0;
T_3.7 ;
    %load/vec4 v0x600001812b50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.12, 9;
    %load/vec4 v0x600001812a30_0;
    %and;
T_3.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001812b50_0, 0;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001812c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000018130f0_0, 0;
    %load/vec4 v0x600001813d50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001813d50_0, 0;
    %jmp T_3.24;
T_3.13 ;
    %load/vec4 v0x600001813c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.25, 8;
    %load/vec4 v0x600001813cc0_0;
    %assign/vec4 v0x600001813960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000018133c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001812d90_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001813d50_0, 0;
T_3.25 ;
    %jmp T_3.24;
T_3.14 ;
    %load/vec4 v0x600001813960_0;
    %assign/vec4 v0x600001812f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000018130f0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001813d50_0, 0;
    %jmp T_3.24;
T_3.15 ;
    %load/vec4 v0x600001813180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.27, 8;
    %load/vec4 v0x600001812fd0_0;
    %assign/vec4 v0x600001813210_0, 0;
    %load/vec4 v0x600001812fd0_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x6000018126d0_0, 0;
    %load/vec4 v0x600001812fd0_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x600001812760_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600001813d50_0, 0;
T_3.27 ;
    %jmp T_3.24;
T_3.16 ;
    %load/vec4 v0x6000018126d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001812d90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001813d50_0, 0;
    %jmp T_3.39;
T_3.29 ;
    %load/vec4 v0x600001813960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001813960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001813d50_0, 0;
    %jmp T_3.39;
T_3.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001813d50_0, 0;
    %jmp T_3.39;
T_3.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001813d50_0, 0;
    %jmp T_3.39;
T_3.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001813d50_0, 0;
    %jmp T_3.39;
T_3.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600001813d50_0, 0;
    %jmp T_3.39;
T_3.34 ;
    %load/vec4 v0x6000018133c0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_3.40, 5;
    %load/vec4 v0x600001813960_0;
    %addi 1, 0, 20;
    %load/vec4 v0x6000018133c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001813450, 0, 4;
    %load/vec4 v0x600001813210_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x6000018133c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001813330, 0, 4;
    %load/vec4 v0x6000018133c0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x6000018133c0_0, 0;
    %load/vec4 v0x600001813960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001813960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001813d50_0, 0;
    %jmp T_3.41;
T_3.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001812d90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001813d50_0, 0;
T_3.41 ;
    %jmp T_3.39;
T_3.35 ;
    %load/vec4 v0x6000018133c0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.42, 5;
    %load/vec4 v0x6000018133c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600001813330, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.44, 5;
    %load/vec4 v0x6000018133c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600001813330, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x6000018133c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001813330, 0, 4;
    %load/vec4 v0x6000018133c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600001813450, 4;
    %assign/vec4 v0x600001813960_0, 0;
    %jmp T_3.45;
T_3.44 ;
    %load/vec4 v0x6000018133c0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x6000018133c0_0, 0;
    %load/vec4 v0x600001813960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001813960_0, 0;
T_3.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001813d50_0, 0;
    %jmp T_3.43;
T_3.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001812d90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001813d50_0, 0;
T_3.43 ;
    %jmp T_3.39;
T_3.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001814090_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600001813d50_0, 0;
    %jmp T_3.39;
T_3.37 ;
    %load/vec4 v0x600001812520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001812c70_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600001813d50_0, 0;
T_3.46 ;
    %jmp T_3.39;
T_3.39 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.17 ;
    %load/vec4 v0x600001812520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001813d50_0, 0;
T_3.48 ;
    %jmp T_3.24;
T_3.18 ;
    %load/vec4 v0x6000018126d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %load/vec4 v0x600001813960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001813960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001813d50_0, 0;
    %jmp T_3.54;
T_3.50 ;
    %load/vec4 v0x600001813210_0;
    %assign/vec4 v0x600001813600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001813840_0, 0;
    %load/vec4 v0x600001813720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.55, 8;
    %load/vec4 v0x600001813960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001813960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001813d50_0, 0;
T_3.55 ;
    %jmp T_3.54;
T_3.51 ;
    %load/vec4 v0x600001813210_0;
    %assign/vec4 v0x600001814240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001814480_0, 0;
    %load/vec4 v0x600001814360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.57, 8;
    %load/vec4 v0x600001813960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001813960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001813d50_0, 0;
T_3.57 ;
    %jmp T_3.54;
T_3.52 ;
    %load/vec4 v0x600001813210_0;
    %assign/vec4 v0x600001812910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001812b50_0, 0;
    %load/vec4 v0x600001812a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.59, 8;
    %load/vec4 v0x600001813960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001813960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001813d50_0, 0;
T_3.59 ;
    %jmp T_3.54;
T_3.54 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.19 ;
    %load/vec4 v0x600001812760_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %load/vec4 v0x600001813960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001813960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001813d50_0, 0;
    %jmp T_3.66;
T_3.61 ;
    %load/vec4 v0x6000018134e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.67, 8;
    %load/vec4 v0x600001813960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001813960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001813d50_0, 0;
T_3.67 ;
    %jmp T_3.66;
T_3.62 ;
    %load/vec4 v0x600001814120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.69, 8;
    %load/vec4 v0x600001813960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001813960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001813d50_0, 0;
T_3.69 ;
    %jmp T_3.66;
T_3.63 ;
    %load/vec4 v0x6000018127f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.71, 8;
    %load/vec4 v0x600001813960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001813960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001813d50_0, 0;
T_3.71 ;
    %jmp T_3.66;
T_3.64 ;
    %load/vec4 v0x600001812520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.73, 8;
    %load/vec4 v0x600001813960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001813960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001813d50_0, 0;
T_3.73 ;
    %jmp T_3.66;
T_3.66 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.20 ;
    %load/vec4 v0x600001813e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001814090_0, 0;
    %load/vec4 v0x600001813960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001813960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001813d50_0, 0;
T_3.75 ;
    %jmp T_3.24;
T_3.21 ;
    %load/vec4 v0x600001813c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.77, 8;
    %load/vec4 v0x600001813cc0_0;
    %assign/vec4 v0x600001813960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000018133c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001812c70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001813d50_0, 0;
T_3.77 ;
    %jmp T_3.24;
T_3.22 ;
    %load/vec4 v0x600001813c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001812d90_0, 0;
    %load/vec4 v0x600001813cc0_0;
    %assign/vec4 v0x600001813960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000018133c0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001813d50_0, 0;
T_3.79 ;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1357712e0;
T_4 ;
    %wait E_0x600003f6e280;
    %load/vec4 v0x60000180c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001814870_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x60000180c750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000180c7e0, 4;
    %assign/vec4 v0x600001814870_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x13576c640;
T_5 ;
    %wait E_0x600003f6e280;
    %load/vec4 v0x60000180c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001814ab0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x600001814ab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600001814ab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001814a20, 0, 4;
    %load/vec4 v0x600001814ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001814ab0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001814b40_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x60000180c750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000180c7e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001814a20, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001814ab0_0, 0, 32;
T_5.6 ;
    %load/vec4 v0x600001814ab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.7, 5;
    %load/vec4 v0x600001814ab0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001814a20, 4;
    %ix/getv/s 3, v0x600001814ab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001814a20, 0, 4;
    %load/vec4 v0x600001814ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001814ab0_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001814a20, 4;
    %assign/vec4 v0x600001814b40_0, 0;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x13571c7d0;
T_6 ;
    %wait E_0x600003f6e280;
    %load/vec4 v0x60000180c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001814d80_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x600001814d80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600001814d80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001814cf0, 0, 4;
    %load/vec4 v0x600001814d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001814d80_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001814e10_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x60000180c750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000180c7e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001814cf0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001814d80_0, 0, 32;
T_6.6 ;
    %load/vec4 v0x600001814d80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.7, 5;
    %load/vec4 v0x600001814d80_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001814cf0, 4;
    %ix/getv/s 3, v0x600001814d80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001814cf0, 0, 4;
    %load/vec4 v0x600001814d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001814d80_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001814cf0, 4;
    %assign/vec4 v0x600001814e10_0, 0;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x135720300;
T_7 ;
    %wait E_0x600003f6e280;
    %load/vec4 v0x60000180c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001815050_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x600001815050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600001815050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001814fc0, 0, 4;
    %load/vec4 v0x600001815050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001815050_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000018150e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x60000180c750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000180c7e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001814fc0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001815050_0, 0, 32;
T_7.6 ;
    %load/vec4 v0x600001815050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.7, 5;
    %load/vec4 v0x600001815050_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001814fc0, 4;
    %ix/getv/s 3, v0x600001815050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001814fc0, 0, 4;
    %load/vec4 v0x600001815050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001815050_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001814fc0, 4;
    %assign/vec4 v0x6000018150e0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x135719540;
T_8 ;
    %wait E_0x600003f6e280;
    %load/vec4 v0x600001815b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001815d40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001815680_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000018155f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001815b00_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x6000018158c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x600001815cb0_0;
    %assign/vec4 v0x600001815d40_0, 0;
T_8.2 ;
    %load/vec4 v0x600001815830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x600001815560_0;
    %assign/vec4 v0x600001815680_0, 0;
    %load/vec4 v0x600001815680_0;
    %assign/vec4 v0x6000018155f0_0, 0;
    %load/vec4 v0x600001815710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x6000018159e0_0;
    %assign/vec4 v0x600001815b00_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x600001815a70_0;
    %load/vec4 v0x6000018159e0_0;
    %add;
    %assign/vec4 v0x600001815b00_0, 0;
T_8.7 ;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x13571b9a0;
T_9 ;
    %wait E_0x600003f6e280;
    %load/vec4 v0x6000018170f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000018172a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001816be0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001816b50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001817060_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x600001816e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x600001817210_0;
    %assign/vec4 v0x6000018172a0_0, 0;
T_9.2 ;
    %load/vec4 v0x600001816d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x600001816ac0_0;
    %assign/vec4 v0x600001816be0_0, 0;
    %load/vec4 v0x600001816be0_0;
    %assign/vec4 v0x600001816b50_0, 0;
    %load/vec4 v0x600001816c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x600001816f40_0;
    %assign/vec4 v0x600001817060_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x600001816fd0_0;
    %load/vec4 v0x600001816f40_0;
    %add;
    %assign/vec4 v0x600001817060_0, 0;
T_9.7 ;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x13570f840;
T_10 ;
    %wait E_0x600003f6e280;
    %load/vec4 v0x6000018186c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001818870_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000018181b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001818120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001818630_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x6000018183f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x6000018187e0_0;
    %assign/vec4 v0x600001818870_0, 0;
T_10.2 ;
    %load/vec4 v0x600001818360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x600001818090_0;
    %assign/vec4 v0x6000018181b0_0, 0;
    %load/vec4 v0x6000018181b0_0;
    %assign/vec4 v0x600001818120_0, 0;
    %load/vec4 v0x600001818240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x600001818510_0;
    %assign/vec4 v0x600001818630_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x6000018185a0_0;
    %load/vec4 v0x600001818510_0;
    %add;
    %assign/vec4 v0x600001818630_0, 0;
T_10.7 ;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x135704410;
T_11 ;
    %wait E_0x600003f6e280;
    %load/vec4 v0x600001819c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001819dd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001819710_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001819680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001819b90_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x600001819950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x600001819d40_0;
    %assign/vec4 v0x600001819dd0_0, 0;
T_11.2 ;
    %load/vec4 v0x6000018198c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x6000018195f0_0;
    %assign/vec4 v0x600001819710_0, 0;
    %load/vec4 v0x600001819710_0;
    %assign/vec4 v0x600001819680_0, 0;
    %load/vec4 v0x6000018197a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x600001819a70_0;
    %assign/vec4 v0x600001819b90_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x600001819b00_0;
    %load/vec4 v0x600001819a70_0;
    %add;
    %assign/vec4 v0x600001819b90_0, 0;
T_11.7 ;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x135715b70;
T_12 ;
    %wait E_0x600003f6e280;
    %load/vec4 v0x60000181b180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000181b330_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000181ac70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000181abe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000181b0f0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x60000181aeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x60000181b2a0_0;
    %assign/vec4 v0x60000181b330_0, 0;
T_12.2 ;
    %load/vec4 v0x60000181ae20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x60000181ab50_0;
    %assign/vec4 v0x60000181ac70_0, 0;
    %load/vec4 v0x60000181ac70_0;
    %assign/vec4 v0x60000181abe0_0, 0;
    %load/vec4 v0x60000181ad00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x60000181afd0_0;
    %assign/vec4 v0x60000181b0f0_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x60000181b060_0;
    %load/vec4 v0x60000181afd0_0;
    %add;
    %assign/vec4 v0x60000181b0f0_0, 0;
T_12.7 ;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x135797120;
T_13 ;
    %wait E_0x600003f6e280;
    %load/vec4 v0x60000181c750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000181c900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000181c240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000181c1b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000181c6c0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x60000181c480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x60000181c870_0;
    %assign/vec4 v0x60000181c900_0, 0;
T_13.2 ;
    %load/vec4 v0x60000181c3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x60000181c120_0;
    %assign/vec4 v0x60000181c240_0, 0;
    %load/vec4 v0x60000181c240_0;
    %assign/vec4 v0x60000181c1b0_0, 0;
    %load/vec4 v0x60000181c2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x60000181c5a0_0;
    %assign/vec4 v0x60000181c6c0_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x60000181c630_0;
    %load/vec4 v0x60000181c5a0_0;
    %add;
    %assign/vec4 v0x60000181c6c0_0, 0;
T_13.7 ;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x135791760;
T_14 ;
    %wait E_0x600003f6e280;
    %load/vec4 v0x60000181dcb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000181de60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000181d7a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000181d710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000181dc20_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x60000181d9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x60000181ddd0_0;
    %assign/vec4 v0x60000181de60_0, 0;
T_14.2 ;
    %load/vec4 v0x60000181d950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x60000181d680_0;
    %assign/vec4 v0x60000181d7a0_0, 0;
    %load/vec4 v0x60000181d7a0_0;
    %assign/vec4 v0x60000181d710_0, 0;
    %load/vec4 v0x60000181d830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x60000181db00_0;
    %assign/vec4 v0x60000181dc20_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x60000181db90_0;
    %load/vec4 v0x60000181db00_0;
    %add;
    %assign/vec4 v0x60000181dc20_0, 0;
T_14.7 ;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x13578f110;
T_15 ;
    %wait E_0x600003f6e280;
    %load/vec4 v0x60000181f210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000181f3c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000181ed00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000181ec70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000181f180_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x60000181ef40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x60000181f330_0;
    %assign/vec4 v0x60000181f3c0_0, 0;
T_15.2 ;
    %load/vec4 v0x60000181eeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x60000181ebe0_0;
    %assign/vec4 v0x60000181ed00_0, 0;
    %load/vec4 v0x60000181ed00_0;
    %assign/vec4 v0x60000181ec70_0, 0;
    %load/vec4 v0x60000181ed90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x60000181f060_0;
    %assign/vec4 v0x60000181f180_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x60000181f0f0_0;
    %load/vec4 v0x60000181f060_0;
    %add;
    %assign/vec4 v0x60000181f180_0, 0;
T_15.7 ;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x13578a300;
T_16 ;
    %wait E_0x600003f6e280;
    %load/vec4 v0x6000018007e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001800990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000018002d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001800240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001800750_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x600001800510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x600001800900_0;
    %assign/vec4 v0x600001800990_0, 0;
T_16.2 ;
    %load/vec4 v0x600001800480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x6000018001b0_0;
    %assign/vec4 v0x6000018002d0_0, 0;
    %load/vec4 v0x6000018002d0_0;
    %assign/vec4 v0x600001800240_0, 0;
    %load/vec4 v0x600001800360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x600001800630_0;
    %assign/vec4 v0x600001800750_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x6000018006c0_0;
    %load/vec4 v0x600001800630_0;
    %add;
    %assign/vec4 v0x600001800750_0, 0;
T_16.7 ;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x135787cb0;
T_17 ;
    %wait E_0x600003f6e280;
    %load/vec4 v0x600001801d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001801ef0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001801830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000018017a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001801cb0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x600001801a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x600001801e60_0;
    %assign/vec4 v0x600001801ef0_0, 0;
T_17.2 ;
    %load/vec4 v0x6000018019e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x600001801710_0;
    %assign/vec4 v0x600001801830_0, 0;
    %load/vec4 v0x600001801830_0;
    %assign/vec4 v0x6000018017a0_0, 0;
    %load/vec4 v0x6000018018c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x600001801b90_0;
    %assign/vec4 v0x600001801cb0_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x600001801c20_0;
    %load/vec4 v0x600001801b90_0;
    %add;
    %assign/vec4 v0x600001801cb0_0, 0;
T_17.7 ;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x135785660;
T_18 ;
    %wait E_0x600003f6e280;
    %load/vec4 v0x6000018032a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001803450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001802d90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001802d00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001803210_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x600001802fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x6000018033c0_0;
    %assign/vec4 v0x600001803450_0, 0;
T_18.2 ;
    %load/vec4 v0x600001802f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x600001802c70_0;
    %assign/vec4 v0x600001802d90_0, 0;
    %load/vec4 v0x600001802d90_0;
    %assign/vec4 v0x600001802d00_0, 0;
    %load/vec4 v0x600001802e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x6000018030f0_0;
    %assign/vec4 v0x600001803210_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x600001803180_0;
    %load/vec4 v0x6000018030f0_0;
    %add;
    %assign/vec4 v0x600001803210_0, 0;
T_18.7 ;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x135783010;
T_19 ;
    %wait E_0x600003f6e280;
    %load/vec4 v0x600001804870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001804a20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001804360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000018042d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000018047e0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x6000018045a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x600001804990_0;
    %assign/vec4 v0x600001804a20_0, 0;
T_19.2 ;
    %load/vec4 v0x600001804510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x600001804240_0;
    %assign/vec4 v0x600001804360_0, 0;
    %load/vec4 v0x600001804360_0;
    %assign/vec4 v0x6000018042d0_0, 0;
    %load/vec4 v0x6000018043f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x6000018046c0_0;
    %assign/vec4 v0x6000018047e0_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x600001804750_0;
    %load/vec4 v0x6000018046c0_0;
    %add;
    %assign/vec4 v0x6000018047e0_0, 0;
T_19.7 ;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x135780b30;
T_20 ;
    %wait E_0x600003f6e280;
    %load/vec4 v0x600001805dd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001805f80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000018058c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001805830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001805d40_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x600001805b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x600001805ef0_0;
    %assign/vec4 v0x600001805f80_0, 0;
T_20.2 ;
    %load/vec4 v0x600001805a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x6000018057a0_0;
    %assign/vec4 v0x6000018058c0_0, 0;
    %load/vec4 v0x6000018058c0_0;
    %assign/vec4 v0x600001805830_0, 0;
    %load/vec4 v0x600001805950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x600001805c20_0;
    %assign/vec4 v0x600001805d40_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x600001805cb0_0;
    %load/vec4 v0x600001805c20_0;
    %add;
    %assign/vec4 v0x600001805d40_0, 0;
T_20.7 ;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x13577e4e0;
T_21 ;
    %wait E_0x600003f6e280;
    %load/vec4 v0x600001807330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000018074e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001806e20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001806d90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000018072a0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x600001807060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x600001807450_0;
    %assign/vec4 v0x6000018074e0_0, 0;
T_21.2 ;
    %load/vec4 v0x600001806fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x600001806d00_0;
    %assign/vec4 v0x600001806e20_0, 0;
    %load/vec4 v0x600001806e20_0;
    %assign/vec4 v0x600001806d90_0, 0;
    %load/vec4 v0x600001806eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x600001807180_0;
    %assign/vec4 v0x6000018072a0_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x600001807210_0;
    %load/vec4 v0x600001807180_0;
    %add;
    %assign/vec4 v0x6000018072a0_0, 0;
T_21.7 ;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x13577be90;
T_22 ;
    %wait E_0x600003f6e280;
    %load/vec4 v0x600001808900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001808ab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000018083f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001808360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001808870_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x600001808630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x600001808a20_0;
    %assign/vec4 v0x600001808ab0_0, 0;
T_22.2 ;
    %load/vec4 v0x6000018085a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x6000018082d0_0;
    %assign/vec4 v0x6000018083f0_0, 0;
    %load/vec4 v0x6000018083f0_0;
    %assign/vec4 v0x600001808360_0, 0;
    %load/vec4 v0x600001808480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x600001808750_0;
    %assign/vec4 v0x600001808870_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x6000018087e0_0;
    %load/vec4 v0x600001808750_0;
    %add;
    %assign/vec4 v0x600001808870_0, 0;
T_22.7 ;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x135774ba0;
T_23 ;
    %wait E_0x600003f6e280;
    %load/vec4 v0x600001809e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000180a010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001809950_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000018098c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001809dd0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x600001809b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x600001809f80_0;
    %assign/vec4 v0x60000180a010_0, 0;
T_23.2 ;
    %load/vec4 v0x600001809b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x600001809830_0;
    %assign/vec4 v0x600001809950_0, 0;
    %load/vec4 v0x600001809950_0;
    %assign/vec4 v0x6000018098c0_0, 0;
    %load/vec4 v0x6000018099e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x600001809cb0_0;
    %assign/vec4 v0x600001809dd0_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x600001809d40_0;
    %load/vec4 v0x600001809cb0_0;
    %add;
    %assign/vec4 v0x600001809dd0_0, 0;
T_23.7 ;
T_23.4 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x135784560;
T_24 ;
    %wait E_0x600003f6e280;
    %load/vec4 v0x60000180c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000018145a0_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x6000018145a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000018145a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001814510, 0, 4;
    %load/vec4 v0x6000018145a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000018145a0_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x60000180c360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000180c3f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001814510, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000018145a0_0, 0, 32;
T_24.6 ;
    %load/vec4 v0x6000018145a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.7, 5;
    %load/vec4 v0x6000018145a0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001814510, 4;
    %ix/getv/s 3, v0x6000018145a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001814510, 0, 4;
    %load/vec4 v0x6000018145a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000018145a0_0, 0, 32;
    %jmp T_24.6;
T_24.7 ;
T_24.4 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x13577f8c0;
T_25 ;
    %wait E_0x600003f6e280;
    %load/vec4 v0x60000180c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000018146c0_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x6000018146c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000018146c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001814630, 0, 4;
    %load/vec4 v0x6000018146c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000018146c0_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x60000180c360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000180c3f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001814630, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000018146c0_0, 0, 32;
T_25.6 ;
    %load/vec4 v0x6000018146c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.7, 5;
    %load/vec4 v0x6000018146c0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001814630, 4;
    %ix/getv/s 3, v0x6000018146c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001814630, 0, 4;
    %load/vec4 v0x6000018146c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000018146c0_0, 0, 32;
    %jmp T_25.6;
T_25.7 ;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x13577ac20;
T_26 ;
    %wait E_0x600003f6e280;
    %load/vec4 v0x60000180c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000018147e0_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x6000018147e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000018147e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001814750, 0, 4;
    %load/vec4 v0x6000018147e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000018147e0_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x60000180c360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000180c3f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001814750, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000018147e0_0, 0, 32;
T_26.6 ;
    %load/vec4 v0x6000018147e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.7, 5;
    %load/vec4 v0x6000018147e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001814750, 4;
    %ix/getv/s 3, v0x6000018147e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001814750, 0, 4;
    %load/vec4 v0x6000018147e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000018147e0_0, 0, 32;
    %jmp T_26.6;
T_26.7 ;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x13578dea0;
T_27 ;
    %wait E_0x600003f6e280;
    %load/vec4 v0x60000180c6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000180c990_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000180c090_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x60000180ca20_0;
    %assign/vec4 v0x60000180c990_0, 0;
    %load/vec4 v0x60000180c120_0;
    %assign/vec4 v0x60000180c090_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x13578dea0;
T_28 ;
    %wait E_0x600003f6eb80;
    %load/vec4 v0x60000180c990_0;
    %store/vec4 v0x60000180ca20_0, 0, 3;
    %load/vec4 v0x60000180c090_0;
    %store/vec4 v0x60000180c120_0, 0, 16;
    %load/vec4 v0x60000180c990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %jmp T_28.5;
T_28.0 ;
    %load/vec4 v0x60000180c900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %load/vec4 v0x60000180cbd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_28.9, 8;
T_28.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_28.9, 8;
 ; End of false expr.
    %blend;
T_28.9;
    %store/vec4 v0x60000180ca20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60000180c120_0, 0, 16;
T_28.6 ;
    %jmp T_28.5;
T_28.1 ;
    %load/vec4 v0x60000180cbd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x60000180ca20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60000180c120_0, 0, 16;
T_28.10 ;
    %jmp T_28.5;
T_28.2 ;
    %load/vec4 v0x60000180c090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x60000180c120_0, 0, 16;
    %load/vec4 v0x60000180be70_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x60000180c090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x60000180ca20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60000180c120_0, 0, 16;
T_28.12 ;
    %jmp T_28.5;
T_28.3 ;
    %load/vec4 v0x60000180c090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x60000180c120_0, 0, 16;
    %load/vec4 v0x60000180c2d0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x60000180c090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x60000180ca20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60000180c120_0, 0, 16;
T_28.14 ;
    %jmp T_28.5;
T_28.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x60000180ca20_0, 0, 3;
    %jmp T_28.5;
T_28.5 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x13579ae00;
T_29 ;
    %wait E_0x600003f51dc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %load/vec4 v0x600001871dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_29.9;
T_29.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871200, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_29.9;
T_29.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871200, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_29.9;
T_29.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871200, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_29.9;
T_29.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.11, 8;
T_29.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %jmp/0 T_29.11, 8;
 ; End of false expr.
    %blend;
T_29.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_29.9;
T_29.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.13, 8;
T_29.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %jmp/0 T_29.13, 8;
 ; End of false expr.
    %blend;
T_29.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_29.9;
T_29.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_29.9;
T_29.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_29.9;
T_29.7 ;
    %load/vec4 v0x600001871050_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_29.9;
T_29.9 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x13579ae00;
T_30 ;
    %wait E_0x600003f51d80;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871290, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001870990_0, 4, 16;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x13579af70;
T_31 ;
    %wait E_0x600003f51dc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %load/vec4 v0x600001871dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_31.9;
T_31.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871200, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_31.9;
T_31.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871200, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_31.9;
T_31.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871200, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_31.9;
T_31.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.11, 8;
T_31.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %jmp/0 T_31.11, 8;
 ; End of false expr.
    %blend;
T_31.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_31.9;
T_31.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.13, 8;
T_31.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %jmp/0 T_31.13, 8;
 ; End of false expr.
    %blend;
T_31.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_31.9;
T_31.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_31.9;
T_31.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_31.9;
T_31.7 ;
    %load/vec4 v0x600001871050_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_31.9;
T_31.9 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x13579af70;
T_32 ;
    %wait E_0x600003f51d80;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871290, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001870990_0, 4, 16;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x13579b0e0;
T_33 ;
    %wait E_0x600003f51dc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %load/vec4 v0x600001871dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_33.9;
T_33.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871200, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_33.9;
T_33.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871200, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_33.9;
T_33.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871200, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_33.9;
T_33.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.11, 8;
T_33.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %jmp/0 T_33.11, 8;
 ; End of false expr.
    %blend;
T_33.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_33.9;
T_33.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.13, 8;
T_33.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %jmp/0 T_33.13, 8;
 ; End of false expr.
    %blend;
T_33.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_33.9;
T_33.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_33.9;
T_33.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_33.9;
T_33.7 ;
    %load/vec4 v0x600001871050_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_33.9;
T_33.9 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x13579b0e0;
T_34 ;
    %wait E_0x600003f51d80;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871290, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001870990_0, 4, 16;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x13579b250;
T_35 ;
    %wait E_0x600003f51dc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %load/vec4 v0x600001871dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_35.9;
T_35.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871200, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_35.9;
T_35.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871200, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_35.9;
T_35.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871200, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_35.9;
T_35.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.11, 8;
T_35.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %jmp/0 T_35.11, 8;
 ; End of false expr.
    %blend;
T_35.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_35.9;
T_35.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.13, 8;
T_35.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %jmp/0 T_35.13, 8;
 ; End of false expr.
    %blend;
T_35.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_35.9;
T_35.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_35.9;
T_35.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_35.9;
T_35.7 ;
    %load/vec4 v0x600001871050_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_35.9;
T_35.9 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x13579b250;
T_36 ;
    %wait E_0x600003f51d80;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871290, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001870990_0, 4, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x13579b3c0;
T_37 ;
    %wait E_0x600003f51dc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %load/vec4 v0x600001871dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_37.9;
T_37.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871200, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_37.9;
T_37.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871200, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_37.9;
T_37.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871200, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_37.9;
T_37.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.11, 8;
T_37.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %jmp/0 T_37.11, 8;
 ; End of false expr.
    %blend;
T_37.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_37.9;
T_37.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.13, 8;
T_37.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %jmp/0 T_37.13, 8;
 ; End of false expr.
    %blend;
T_37.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_37.9;
T_37.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_37.9;
T_37.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_37.9;
T_37.7 ;
    %load/vec4 v0x600001871050_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_37.9;
T_37.9 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x13579b3c0;
T_38 ;
    %wait E_0x600003f51d80;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871290, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001870990_0, 4, 16;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x13579b530;
T_39 ;
    %wait E_0x600003f51dc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %load/vec4 v0x600001871dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_39.9;
T_39.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871200, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_39.9;
T_39.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871200, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_39.9;
T_39.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871200, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_39.9;
T_39.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.11, 8;
T_39.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %jmp/0 T_39.11, 8;
 ; End of false expr.
    %blend;
T_39.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_39.9;
T_39.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.13, 8;
T_39.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %jmp/0 T_39.13, 8;
 ; End of false expr.
    %blend;
T_39.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_39.9;
T_39.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_39.9;
T_39.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_39.9;
T_39.7 ;
    %load/vec4 v0x600001871050_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_39.9;
T_39.9 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x13579b530;
T_40 ;
    %wait E_0x600003f51d80;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871290, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001870990_0, 4, 16;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x13579b6a0;
T_41 ;
    %wait E_0x600003f51dc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %load/vec4 v0x600001871dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_41.9;
T_41.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871200, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_41.9;
T_41.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871200, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_41.9;
T_41.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871200, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_41.9;
T_41.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.11, 8;
T_41.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %jmp/0 T_41.11, 8;
 ; End of false expr.
    %blend;
T_41.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_41.9;
T_41.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.13, 8;
T_41.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %jmp/0 T_41.13, 8;
 ; End of false expr.
    %blend;
T_41.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_41.9;
T_41.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_41.9;
T_41.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0x600001871050_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x13579b6a0;
T_42 ;
    %wait E_0x600003f51d80;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871290, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001870990_0, 4, 16;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x13579b810;
T_43 ;
    %wait E_0x600003f51dc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %load/vec4 v0x600001871dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_43.9;
T_43.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871200, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_43.9;
T_43.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871200, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_43.9;
T_43.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871200, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_43.9;
T_43.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.11, 8;
T_43.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %jmp/0 T_43.11, 8;
 ; End of false expr.
    %blend;
T_43.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_43.9;
T_43.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.13, 8;
T_43.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %jmp/0 T_43.13, 8;
 ; End of false expr.
    %blend;
T_43.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_43.9;
T_43.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_43.9;
T_43.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_43.9;
T_43.7 ;
    %load/vec4 v0x600001871050_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_43.9;
T_43.9 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x13579b810;
T_44 ;
    %wait E_0x600003f51d80;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871290, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001870990_0, 4, 16;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x13579b980;
T_45 ;
    %wait E_0x600003f51dc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %load/vec4 v0x600001871dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_45.9;
T_45.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871200, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_45.9;
T_45.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871200, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_45.9;
T_45.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871200, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_45.9;
T_45.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.11, 8;
T_45.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %jmp/0 T_45.11, 8;
 ; End of false expr.
    %blend;
T_45.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_45.9;
T_45.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.13, 8;
T_45.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %jmp/0 T_45.13, 8;
 ; End of false expr.
    %blend;
T_45.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_45.9;
T_45.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_45.9;
T_45.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_45.9;
T_45.7 ;
    %load/vec4 v0x600001871050_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_45.9;
T_45.9 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x13579b980;
T_46 ;
    %wait E_0x600003f51d80;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871290, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001870990_0, 4, 16;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x13579baf0;
T_47 ;
    %wait E_0x600003f51dc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %load/vec4 v0x600001871dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_47.9;
T_47.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871200, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_47.9;
T_47.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871200, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_47.9;
T_47.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871200, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_47.9;
T_47.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.11, 8;
T_47.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %jmp/0 T_47.11, 8;
 ; End of false expr.
    %blend;
T_47.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_47.9;
T_47.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.13, 8;
T_47.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %jmp/0 T_47.13, 8;
 ; End of false expr.
    %blend;
T_47.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_47.9;
T_47.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_47.9;
T_47.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_47.9;
T_47.7 ;
    %load/vec4 v0x600001871050_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_47.9;
T_47.9 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x13579baf0;
T_48 ;
    %wait E_0x600003f51d80;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871290, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001870990_0, 4, 16;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x13579bc60;
T_49 ;
    %wait E_0x600003f51dc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %load/vec4 v0x600001871dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_49.9;
T_49.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871200, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_49.9;
T_49.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871200, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_49.9;
T_49.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871200, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_49.9;
T_49.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.11, 8;
T_49.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %jmp/0 T_49.11, 8;
 ; End of false expr.
    %blend;
T_49.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_49.9;
T_49.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.13, 8;
T_49.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %jmp/0 T_49.13, 8;
 ; End of false expr.
    %blend;
T_49.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_49.9;
T_49.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_49.9;
T_49.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_49.9;
T_49.7 ;
    %load/vec4 v0x600001871050_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_49.9;
T_49.9 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x13579bc60;
T_50 ;
    %wait E_0x600003f51d80;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871290, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001870990_0, 4, 16;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x13579bdd0;
T_51 ;
    %wait E_0x600003f51dc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %load/vec4 v0x600001871dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_51.9;
T_51.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871200, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_51.9;
T_51.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871200, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_51.9;
T_51.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871200, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_51.9;
T_51.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.11, 8;
T_51.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %jmp/0 T_51.11, 8;
 ; End of false expr.
    %blend;
T_51.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_51.9;
T_51.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.13, 8;
T_51.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %jmp/0 T_51.13, 8;
 ; End of false expr.
    %blend;
T_51.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_51.9;
T_51.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_51.9;
T_51.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_51.9;
T_51.7 ;
    %load/vec4 v0x600001871050_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_51.9;
T_51.9 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x13579bdd0;
T_52 ;
    %wait E_0x600003f51d80;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871290, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001870990_0, 4, 16;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x13579bf40;
T_53 ;
    %wait E_0x600003f51dc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %load/vec4 v0x600001871dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_53.9;
T_53.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871200, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_53.9;
T_53.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871200, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_53.9;
T_53.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871200, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_53.9;
T_53.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.11, 8;
T_53.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %jmp/0 T_53.11, 8;
 ; End of false expr.
    %blend;
T_53.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_53.9;
T_53.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.13, 8;
T_53.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %jmp/0 T_53.13, 8;
 ; End of false expr.
    %blend;
T_53.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_53.9;
T_53.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_53.9;
T_53.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_53.9;
T_53.7 ;
    %load/vec4 v0x600001871050_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_53.9;
T_53.9 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x13579bf40;
T_54 ;
    %wait E_0x600003f51d80;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871290, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001870990_0, 4, 16;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x13579c0b0;
T_55 ;
    %wait E_0x600003f51dc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %load/vec4 v0x600001871dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_55.9;
T_55.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871200, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_55.9;
T_55.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871200, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_55.9;
T_55.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871200, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_55.9;
T_55.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.11, 8;
T_55.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %jmp/0 T_55.11, 8;
 ; End of false expr.
    %blend;
T_55.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_55.9;
T_55.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.13, 8;
T_55.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %jmp/0 T_55.13, 8;
 ; End of false expr.
    %blend;
T_55.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_55.9;
T_55.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_55.9;
T_55.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_55.9;
T_55.7 ;
    %load/vec4 v0x600001871050_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_55.9;
T_55.9 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x13579c0b0;
T_56 ;
    %wait E_0x600003f51d80;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871290, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001870990_0, 4, 16;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x13579c220;
T_57 ;
    %wait E_0x600003f51dc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %load/vec4 v0x600001871dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_57.9;
T_57.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871200, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_57.9;
T_57.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871200, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_57.9;
T_57.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871200, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_57.9;
T_57.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.11, 8;
T_57.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %jmp/0 T_57.11, 8;
 ; End of false expr.
    %blend;
T_57.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_57.9;
T_57.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.13, 8;
T_57.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %jmp/0 T_57.13, 8;
 ; End of false expr.
    %blend;
T_57.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_57.9;
T_57.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_57.9;
T_57.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_57.9;
T_57.7 ;
    %load/vec4 v0x600001871050_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_57.9;
T_57.9 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x13579c220;
T_58 ;
    %wait E_0x600003f51d80;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871290, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001870990_0, 4, 16;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x13579c390;
T_59 ;
    %wait E_0x600003f51dc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %load/vec4 v0x600001871dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_59.9;
T_59.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871200, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_59.9;
T_59.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871200, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_59.9;
T_59.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871200, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_59.9;
T_59.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.11, 8;
T_59.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %jmp/0 T_59.11, 8;
 ; End of false expr.
    %blend;
T_59.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_59.9;
T_59.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.13, 8;
T_59.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %jmp/0 T_59.13, 8;
 ; End of false expr.
    %blend;
T_59.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_59.9;
T_59.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_59.9;
T_59.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_59.9;
T_59.7 ;
    %load/vec4 v0x600001871050_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001871290, 4, 0;
    %jmp T_59.9;
T_59.9 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x13579c390;
T_60 ;
    %wait E_0x600003f51d80;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871290, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001870990_0, 4, 16;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x13579a980;
T_61 ;
    %wait E_0x600003f51cc0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000018710e0_0, 0, 32;
T_61.0 ;
    %load/vec4 v0x6000018710e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_61.1, 5;
    %ix/getv/s 4, v0x6000018710e0_0;
    %load/vec4a v0x600001871170, 4;
    %ix/getv/s 4, v0x6000018710e0_0;
    %store/vec4a v0x600001871560, 4, 0;
    %load/vec4 v0x6000018710e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000018710e0_0, 0, 32;
    %jmp T_61.0;
T_61.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001871c20_0, 0, 32;
T_61.2 ;
    %load/vec4 v0x600001871c20_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_61.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000018710e0_0, 0, 32;
T_61.4 ;
    %load/vec4 v0x6000018710e0_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x600001871c20_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_61.5, 5;
    %load/vec4 v0x600001871dd0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_61.8, 6;
    %load/vec4 v0x600001871c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000018710e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001871560, 4;
    %load/vec4 v0x600001871c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000018710e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600001871560, 4, 0;
    %jmp T_61.10;
T_61.6 ;
    %load/vec4 v0x600001871c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000018710e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001871560, 4;
    %load/vec4 v0x600001871c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000018710e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001871560, 4;
    %add;
    %load/vec4 v0x600001871c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000018710e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600001871560, 4, 0;
    %jmp T_61.10;
T_61.7 ;
    %load/vec4 v0x600001871c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000018710e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001871560, 4;
    %load/vec4 v0x600001871c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000018710e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001871560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.11, 8;
    %load/vec4 v0x600001871c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000018710e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001871560, 4;
    %jmp/1 T_61.12, 8;
T_61.11 ; End of true expr.
    %load/vec4 v0x600001871c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000018710e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001871560, 4;
    %jmp/0 T_61.12, 8;
 ; End of false expr.
    %blend;
T_61.12;
    %load/vec4 v0x600001871c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000018710e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600001871560, 4, 0;
    %jmp T_61.10;
T_61.8 ;
    %load/vec4 v0x600001871c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000018710e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001871560, 4;
    %load/vec4 v0x600001871c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000018710e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001871560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.13, 8;
    %load/vec4 v0x600001871c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000018710e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001871560, 4;
    %jmp/1 T_61.14, 8;
T_61.13 ; End of true expr.
    %load/vec4 v0x600001871c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000018710e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001871560, 4;
    %jmp/0 T_61.14, 8;
 ; End of false expr.
    %blend;
T_61.14;
    %load/vec4 v0x600001871c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000018710e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600001871560, 4, 0;
    %jmp T_61.10;
T_61.10 ;
    %pop/vec4 1;
    %load/vec4 v0x6000018710e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000018710e0_0, 0, 32;
    %jmp T_61.4;
T_61.5 ;
    %load/vec4 v0x600001871c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001871c20_0, 0, 32;
    %jmp T_61.2;
T_61.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001871560, 4;
    %store/vec4 v0x6000018714d0_0, 0, 16;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x13579a980;
T_62 ;
    %wait E_0x600003f6e280;
    %load/vec4 v0x6000018715f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001871cb0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001870c60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001870f30_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001870900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001871b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000018718c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001870ea0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001871dd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001871ef0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001872130_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000018722e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001871050_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000018713b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001870e10_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001871b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000018718c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001870ea0_0, 0;
    %load/vec4 v0x600001871cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_62.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_62.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_62.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001871cb0_0, 0;
    %jmp T_62.10;
T_62.2 ;
    %load/vec4 v0x600001870cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.11, 8;
    %load/vec4 v0x600001870ab0_0;
    %assign/vec4 v0x600001870c60_0, 0;
    %load/vec4 v0x600001871d40_0;
    %assign/vec4 v0x600001871dd0_0, 0;
    %load/vec4 v0x600001871e60_0;
    %assign/vec4 v0x600001871ef0_0, 0;
    %load/vec4 v0x600001872010_0;
    %assign/vec4 v0x600001872130_0, 0;
    %load/vec4 v0x6000018721c0_0;
    %assign/vec4 v0x6000018722e0_0, 0;
    %load/vec4 v0x600001870fc0_0;
    %assign/vec4 v0x600001871050_0, 0;
    %load/vec4 v0x600001871320_0;
    %assign/vec4 v0x6000018713b0_0, 0;
    %load/vec4 v0x600001870d80_0;
    %assign/vec4 v0x600001870e10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600001871cb0_0, 0;
T_62.11 ;
    %jmp T_62.10;
T_62.3 ;
    %load/vec4 v0x600001870e10_0;
    %assign/vec4 v0x600001870f30_0, 0;
    %load/vec4 v0x6000018713b0_0;
    %assign/vec4 v0x600001870900_0, 0;
    %load/vec4 v0x600001871dd0_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_62.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_62.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_62.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_62.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_62.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600001871cb0_0, 0;
    %jmp T_62.19;
T_62.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000018718c0_0, 0;
    %load/vec4 v0x6000018713b0_0;
    %assign/vec4 v0x600001871710_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600001871cb0_0, 0;
    %jmp T_62.19;
T_62.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001871b90_0, 0;
    %load/vec4 v0x6000018713b0_0;
    %assign/vec4 v0x600001871710_0, 0;
    %load/vec4 v0x6000018720a0_0;
    %assign/vec4 v0x600001871a70_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600001871cb0_0, 0;
    %jmp T_62.19;
T_62.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600001871cb0_0, 0;
    %jmp T_62.19;
T_62.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600001871cb0_0, 0;
    %jmp T_62.19;
T_62.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600001871cb0_0, 0;
    %jmp T_62.19;
T_62.19 ;
    %pop/vec4 1;
    %jmp T_62.10;
T_62.4 ;
    %load/vec4 v0x600001870990_0;
    %load/vec4 v0x600001871ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001871f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600001871cb0_0, 0;
    %jmp T_62.10;
T_62.5 ;
    %load/vec4 v0x600001871950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.20, 8;
    %load/vec4 v0x600001871dd0_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_62.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x600001871cb0_0, 0;
    %jmp T_62.23;
T_62.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600001871cb0_0, 0;
T_62.23 ;
T_62.20 ;
    %jmp T_62.10;
T_62.6 ;
    %load/vec4 v0x6000018717a0_0;
    %load/vec4 v0x600001871ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001871f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600001871cb0_0, 0;
    %jmp T_62.10;
T_62.7 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x6000018714d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600001871ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001871f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600001871cb0_0, 0;
    %jmp T_62.10;
T_62.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001870ea0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001871cb0_0, 0;
    %jmp T_62.10;
T_62.10 ;
    %pop/vec4 1;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x13576aaa0;
T_63 ;
    %wait E_0x600003f6e280;
    %load/vec4 v0x600001810cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001811320_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001810b40_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001810bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001810360_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001810c60_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000018103f0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000018107e0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001810ab0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600001810630_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000018106c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001810900_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001810990_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600001810480_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001810e10_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600001811170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001811290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001810fc0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x60000182f450_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x60000182f060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000182f570_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000182f180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000182f720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000182f330_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x60000182fcc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000182fde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000018286c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000182fb10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001810510_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001811290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001810fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001810510_0, 0;
    %load/vec4 v0x600001811320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_63.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_63.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_63.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_63.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_63.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_63.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_63.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_63.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_63.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001811320_0, 0;
    %jmp T_63.17;
T_63.2 ;
    %load/vec4 v0x6000018102d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.18, 8;
    %load/vec4 v0x6000018113b0_0;
    %assign/vec4 v0x600001810b40_0, 0;
    %load/vec4 v0x6000018105a0_0;
    %assign/vec4 v0x600001810630_0, 0;
    %load/vec4 v0x600001810870_0;
    %assign/vec4 v0x600001810900_0, 0;
    %load/vec4 v0x600001810000_0;
    %assign/vec4 v0x600001810c60_0, 0;
    %load/vec4 v0x600001828630_0;
    %assign/vec4 v0x6000018103f0_0, 0;
    %load/vec4 v0x600001810750_0;
    %assign/vec4 v0x6000018107e0_0, 0;
    %load/vec4 v0x600001810a20_0;
    %assign/vec4 v0x600001810ab0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001811320_0, 0;
T_63.18 ;
    %jmp T_63.17;
T_63.3 ;
    %load/vec4 v0x600001810630_0;
    %assign/vec4 v0x6000018106c0_0, 0;
    %load/vec4 v0x600001810900_0;
    %assign/vec4 v0x600001810990_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001810bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001810360_0, 0;
    %load/vec4 v0x600001810b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.21, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600001811320_0, 0;
    %jmp T_63.23;
T_63.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001811320_0, 0;
    %jmp T_63.23;
T_63.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001811320_0, 0;
    %jmp T_63.23;
T_63.23 ;
    %pop/vec4 1;
    %jmp T_63.17;
T_63.4 ;
    %load/vec4 v0x6000018106c0_0;
    %assign/vec4 v0x60000182f060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000182f180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000182f330_0, 0;
    %load/vec4 v0x60000182f210_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.26, 9;
    %load/vec4 v0x60000182f330_0;
    %and;
T_63.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000182f330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000182fb10_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600001811320_0, 0;
T_63.24 ;
    %jmp T_63.17;
T_63.5 ;
    %load/vec4 v0x60000182fba0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.29, 9;
    %load/vec4 v0x60000182fb10_0;
    %and;
T_63.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.27, 8;
    %load/vec4 v0x60000182f960_0;
    %assign/vec4 v0x600001810480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000182fb10_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001811320_0, 0;
T_63.27 ;
    %jmp T_63.17;
T_63.6 ;
    %load/vec4 v0x600001810990_0;
    %assign/vec4 v0x600001810e10_0, 0;
    %load/vec4 v0x600001810480_0;
    %assign/vec4 v0x600001811170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001811290_0, 0;
    %load/vec4 v0x600001811050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.30, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600001811320_0, 0;
T_63.30 ;
    %jmp T_63.17;
T_63.7 ;
    %load/vec4 v0x600001810990_0;
    %assign/vec4 v0x600001810e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001810fc0_0, 0;
    %load/vec4 v0x600001811050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.32, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600001811320_0, 0;
T_63.32 ;
    %jmp T_63.17;
T_63.8 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x600001811320_0, 0;
    %jmp T_63.17;
T_63.9 ;
    %load/vec4 v0x600001810ea0_0;
    %assign/vec4 v0x600001810480_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600001811320_0, 0;
    %jmp T_63.17;
T_63.10 ;
    %load/vec4 v0x6000018106c0_0;
    %assign/vec4 v0x60000182f450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000182f570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000182f720_0, 0;
    %load/vec4 v0x60000182f600_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.36, 9;
    %load/vec4 v0x60000182f720_0;
    %and;
T_63.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000182f720_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600001811320_0, 0;
T_63.34 ;
    %jmp T_63.17;
T_63.11 ;
    %load/vec4 v0x600001810480_0;
    %assign/vec4 v0x60000182fcc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000182fde0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000018286c0_0, 0;
    %load/vec4 v0x60000182fe70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.39, 9;
    %load/vec4 v0x6000018286c0_0;
    %and;
T_63.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000018286c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000182fde0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001811320_0, 0;
T_63.37 ;
    %jmp T_63.17;
T_63.12 ;
    %load/vec4 v0x60000182f8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.40, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600001811320_0, 0;
T_63.40 ;
    %jmp T_63.17;
T_63.13 ;
    %load/vec4 v0x600001810360_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600001810360_0, 0;
    %load/vec4 v0x6000018106c0_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x6000018106c0_0, 0;
    %load/vec4 v0x600001810990_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x600001810990_0, 0;
    %load/vec4 v0x6000018103f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600001810360_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.42, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x600001811320_0, 0;
    %jmp T_63.43;
T_63.42 ;
    %load/vec4 v0x600001810b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.45, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600001811320_0, 0;
    %jmp T_63.47;
T_63.44 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001811320_0, 0;
    %jmp T_63.47;
T_63.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001811320_0, 0;
    %jmp T_63.47;
T_63.47 ;
    %pop/vec4 1;
T_63.43 ;
    %jmp T_63.17;
T_63.14 ;
    %load/vec4 v0x600001810bd0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600001810bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001810360_0, 0;
    %load/vec4 v0x600001810c60_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600001810bd0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.48, 5;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600001811320_0, 0;
    %jmp T_63.49;
T_63.48 ;
    %load/vec4 v0x600001810630_0;
    %load/vec4 v0x600001810bd0_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x6000018107e0_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x6000018106c0_0, 0;
    %load/vec4 v0x600001810900_0;
    %load/vec4 v0x600001810bd0_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x600001810ab0_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x600001810990_0, 0;
    %load/vec4 v0x600001810b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.51, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600001811320_0, 0;
    %jmp T_63.53;
T_63.50 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001811320_0, 0;
    %jmp T_63.53;
T_63.51 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001811320_0, 0;
    %jmp T_63.53;
T_63.53 ;
    %pop/vec4 1;
T_63.49 ;
    %jmp T_63.17;
T_63.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001810510_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001811320_0, 0;
    %jmp T_63.17;
T_63.17 ;
    %pop/vec4 1;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x135769e40;
T_64 ;
    %wait E_0x600003f510c0;
    %load/vec4 v0x60000180d0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v0x60000180d050_0;
    %load/vec4 v0x60000180ccf0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000180cea0, 0, 4;
T_64.0 ;
    %load/vec4 v0x60000180cfc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x60000180ccf0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x60000180cea0, 4;
    %assign/vec4 v0x60000180cf30_0, 0;
T_64.2 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x135769e40;
T_65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000180ce10_0, 0, 32;
T_65.0 ;
    %load/vec4 v0x60000180ce10_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_65.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000180ce10_0;
    %store/vec4a v0x60000180cea0, 4, 0;
    %load/vec4 v0x60000180ce10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000180ce10_0, 0, 32;
    %jmp T_65.0;
T_65.1 ;
    %end;
    .thread T_65;
    .scope S_0x13576a120;
T_66 ;
    %wait E_0x600003f510c0;
    %load/vec4 v0x60000180d5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x60000180d560_0;
    %load/vec4 v0x60000180d200_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000180d3b0, 0, 4;
T_66.0 ;
    %load/vec4 v0x60000180d4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x60000180d200_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x60000180d3b0, 4;
    %assign/vec4 v0x60000180d440_0, 0;
T_66.2 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x13576a120;
T_67 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000180d320_0, 0, 32;
T_67.0 ;
    %load/vec4 v0x60000180d320_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_67.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000180d320_0;
    %store/vec4a v0x60000180d3b0, 4, 0;
    %load/vec4 v0x60000180d320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000180d320_0, 0, 32;
    %jmp T_67.0;
T_67.1 ;
    %end;
    .thread T_67;
    .scope S_0x1357a02a0;
T_68 ;
    %wait E_0x600003f510c0;
    %load/vec4 v0x60000180db00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x60000180da70_0;
    %load/vec4 v0x60000180d710_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000180d8c0, 0, 4;
T_68.0 ;
    %load/vec4 v0x60000180d9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x60000180d710_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x60000180d8c0, 4;
    %assign/vec4 v0x60000180d950_0, 0;
T_68.2 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x1357a02a0;
T_69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000180d830_0, 0, 32;
T_69.0 ;
    %load/vec4 v0x60000180d830_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_69.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000180d830_0;
    %store/vec4a v0x60000180d8c0, 4, 0;
    %load/vec4 v0x60000180d830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000180d830_0, 0, 32;
    %jmp T_69.0;
T_69.1 ;
    %end;
    .thread T_69;
    .scope S_0x13579a330;
T_70 ;
    %wait E_0x600003f510c0;
    %load/vec4 v0x60000180e010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x60000180df80_0;
    %load/vec4 v0x60000180dc20_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000180ddd0, 0, 4;
T_70.0 ;
    %load/vec4 v0x60000180def0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x60000180dc20_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x60000180ddd0, 4;
    %assign/vec4 v0x60000180de60_0, 0;
T_70.2 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x13579a330;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000180dd40_0, 0, 32;
T_71.0 ;
    %load/vec4 v0x60000180dd40_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_71.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000180dd40_0;
    %store/vec4a v0x60000180ddd0, 4, 0;
    %load/vec4 v0x60000180dd40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000180dd40_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %end;
    .thread T_71;
    .scope S_0x135799ba0;
T_72 ;
    %wait E_0x600003f50f80;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000180e2e0_0, 0, 32;
T_72.0 ;
    %load/vec4 v0x60000180e2e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_72.1, 5;
    %load/vec4 v0x60000180f960_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.2, 8;
    %load/vec4 v0x60000180e6d0_0;
    %pad/u 32;
    %load/vec4 v0x60000180e2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.2;
    %ix/getv/s 4, v0x60000180e2e0_0;
    %store/vec4 v0x60000180fc30_0, 4, 1;
    %load/vec4 v0x60000180f450_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.3, 8;
    %load/vec4 v0x60000180e520_0;
    %pad/u 32;
    %load/vec4 v0x60000180e2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.3;
    %ix/getv/s 4, v0x60000180e2e0_0;
    %store/vec4 v0x60000180fb10_0, 4, 1;
    %load/vec4 v0x60000180f720_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.4, 8;
    %load/vec4 v0x60000180e640_0;
    %pad/u 32;
    %load/vec4 v0x60000180e2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.4;
    %ix/getv/s 4, v0x60000180e2e0_0;
    %store/vec4 v0x60000180fba0_0, 4, 1;
    %load/vec4 v0x6000018701b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.6, 8;
    %load/vec4 v0x600001870000_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.6;
    %flag_get/vec4 8;
    %jmp/0 T_72.5, 8;
    %load/vec4 v0x60000180e910_0;
    %pad/u 32;
    %load/vec4 v0x60000180e2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.5;
    %ix/getv/s 4, v0x60000180e2e0_0;
    %store/vec4 v0x60000180fcc0_0, 4, 1;
    %load/vec4 v0x60000180ef40_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.8, 8;
    %load/vec4 v0x60000180ed90_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.8;
    %flag_get/vec4 8;
    %jmp/0 T_72.7, 8;
    %load/vec4 v0x60000180e400_0;
    %pad/u 32;
    %load/vec4 v0x60000180e2e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.7;
    %ix/getv/s 4, v0x60000180e2e0_0;
    %store/vec4 v0x60000180fa80_0, 4, 1;
    %load/vec4 v0x60000180e2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000180e2e0_0, 0, 32;
    %jmp T_72.0;
T_72.1 ;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x135799ba0;
T_73 ;
    %wait E_0x600003f50f40;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000180e2e0_0, 0, 32;
T_73.0 ;
    %load/vec4 v0x60000180e2e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_73.1, 5;
    %load/vec4 v0x60000180fc30_0;
    %load/vec4 v0x60000180e2e0_0;
    %part/s 1;
    %ix/getv/s 4, v0x60000180e2e0_0;
    %store/vec4 v0x60000180f180_0, 4, 1;
    %load/vec4 v0x60000180fb10_0;
    %load/vec4 v0x60000180e2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.2, 8;
    %load/vec4 v0x60000180fc30_0;
    %load/vec4 v0x60000180e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.2;
    %ix/getv/s 4, v0x60000180e2e0_0;
    %store/vec4 v0x60000180f060_0, 4, 1;
    %load/vec4 v0x60000180fba0_0;
    %load/vec4 v0x60000180e2e0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.4, 9;
    %load/vec4 v0x60000180fc30_0;
    %load/vec4 v0x60000180e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.3, 8;
    %load/vec4 v0x60000180fb10_0;
    %load/vec4 v0x60000180e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.3;
    %ix/getv/s 4, v0x60000180e2e0_0;
    %store/vec4 v0x60000180f0f0_0, 4, 1;
    %load/vec4 v0x60000180fcc0_0;
    %load/vec4 v0x60000180e2e0_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.7, 10;
    %load/vec4 v0x60000180fc30_0;
    %load/vec4 v0x60000180e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.6, 9;
    %load/vec4 v0x60000180fb10_0;
    %load/vec4 v0x60000180e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.5, 8;
    %load/vec4 v0x60000180fba0_0;
    %load/vec4 v0x60000180e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.5;
    %ix/getv/s 4, v0x60000180e2e0_0;
    %store/vec4 v0x60000180f210_0, 4, 1;
    %load/vec4 v0x60000180fa80_0;
    %load/vec4 v0x60000180e2e0_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_73.11, 11;
    %load/vec4 v0x60000180fc30_0;
    %load/vec4 v0x60000180e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.10, 10;
    %load/vec4 v0x60000180fb10_0;
    %load/vec4 v0x60000180e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.9, 9;
    %load/vec4 v0x60000180fba0_0;
    %load/vec4 v0x60000180e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.8, 8;
    %load/vec4 v0x60000180fcc0_0;
    %load/vec4 v0x60000180e2e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.8;
    %ix/getv/s 4, v0x60000180e2e0_0;
    %store/vec4 v0x60000180efd0_0, 4, 1;
    %load/vec4 v0x60000180f180_0;
    %load/vec4 v0x60000180e2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.12, 8;
    %load/vec4 v0x6000018703f0_0;
    %ix/getv/s 4, v0x60000180e2e0_0;
    %store/vec4a v0x60000180e370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000180e2e0_0;
    %store/vec4a v0x60000180ea30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000180e2e0_0;
    %store/vec4 v0x60000180eac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x60000180e2e0_0;
    %store/vec4 v0x60000180e880_0, 4, 1;
    %jmp T_73.13;
T_73.12 ;
    %load/vec4 v0x60000180f060_0;
    %load/vec4 v0x60000180e2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.14, 8;
    %load/vec4 v0x6000018702d0_0;
    %ix/getv/s 4, v0x60000180e2e0_0;
    %store/vec4a v0x60000180e370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000180e2e0_0;
    %store/vec4a v0x60000180ea30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000180e2e0_0;
    %store/vec4 v0x60000180eac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x60000180e2e0_0;
    %store/vec4 v0x60000180e880_0, 4, 1;
    %jmp T_73.15;
T_73.14 ;
    %load/vec4 v0x60000180f0f0_0;
    %load/vec4 v0x60000180e2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.16, 8;
    %load/vec4 v0x600001870360_0;
    %ix/getv/s 4, v0x60000180e2e0_0;
    %store/vec4a v0x60000180e370, 4, 0;
    %load/vec4 v0x60000180f690_0;
    %ix/getv/s 4, v0x60000180e2e0_0;
    %store/vec4a v0x60000180ea30, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x60000180e2e0_0;
    %store/vec4 v0x60000180eac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000180e2e0_0;
    %store/vec4 v0x60000180e880_0, 4, 1;
    %jmp T_73.17;
T_73.16 ;
    %load/vec4 v0x60000180f210_0;
    %load/vec4 v0x60000180e2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.18, 8;
    %load/vec4 v0x600001870480_0;
    %ix/getv/s 4, v0x60000180e2e0_0;
    %store/vec4a v0x60000180e370, 4, 0;
    %load/vec4 v0x600001870120_0;
    %ix/getv/s 4, v0x60000180e2e0_0;
    %store/vec4a v0x60000180ea30, 4, 0;
    %load/vec4 v0x6000018701b0_0;
    %ix/getv/s 4, v0x60000180e2e0_0;
    %store/vec4 v0x60000180eac0_0, 4, 1;
    %load/vec4 v0x600001870000_0;
    %ix/getv/s 4, v0x60000180e2e0_0;
    %store/vec4 v0x60000180e880_0, 4, 1;
    %jmp T_73.19;
T_73.18 ;
    %load/vec4 v0x60000180efd0_0;
    %load/vec4 v0x60000180e2e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.20, 8;
    %load/vec4 v0x600001870240_0;
    %ix/getv/s 4, v0x60000180e2e0_0;
    %store/vec4a v0x60000180e370, 4, 0;
    %load/vec4 v0x60000180eeb0_0;
    %ix/getv/s 4, v0x60000180e2e0_0;
    %store/vec4a v0x60000180ea30, 4, 0;
    %load/vec4 v0x60000180ef40_0;
    %ix/getv/s 4, v0x60000180e2e0_0;
    %store/vec4 v0x60000180eac0_0, 4, 1;
    %load/vec4 v0x60000180ed90_0;
    %ix/getv/s 4, v0x60000180e2e0_0;
    %store/vec4 v0x60000180e880_0, 4, 1;
    %jmp T_73.21;
T_73.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x60000180e2e0_0;
    %store/vec4a v0x60000180e370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000180e2e0_0;
    %store/vec4a v0x60000180ea30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000180e2e0_0;
    %store/vec4 v0x60000180eac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000180e2e0_0;
    %store/vec4 v0x60000180e880_0, 4, 1;
T_73.21 ;
T_73.19 ;
T_73.17 ;
T_73.15 ;
T_73.13 ;
    %load/vec4 v0x60000180e2e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000180e2e0_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x135799ba0;
T_74 ;
    %wait E_0x600003f510c0;
    %load/vec4 v0x60000180e6d0_0;
    %assign/vec4 v0x60000180e760_0, 0;
    %load/vec4 v0x60000180e520_0;
    %assign/vec4 v0x60000180e5b0_0, 0;
    %load/vec4 v0x60000180e910_0;
    %assign/vec4 v0x60000180e9a0_0, 0;
    %load/vec4 v0x60000180e400_0;
    %assign/vec4 v0x60000180e490_0, 0;
    %jmp T_74;
    .thread T_74;
    .scope S_0x135799ba0;
T_75 ;
    %wait E_0x600003f50ec0;
    %load/vec4 v0x60000180e760_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x60000180e7f0, 4;
    %store/vec4 v0x60000180f8d0_0, 0, 256;
    %load/vec4 v0x60000180e5b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x60000180e7f0, 4;
    %store/vec4 v0x60000180f3c0_0, 0, 256;
    %load/vec4 v0x60000180e9a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x60000180e7f0, 4;
    %store/vec4 v0x60000180ff00_0, 0, 256;
    %load/vec4 v0x60000180e490_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x60000180e7f0, 4;
    %store/vec4 v0x60000180ed00_0, 0, 256;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x135794d40;
T_76 ;
    %wait E_0x600003f6e280;
    %load/vec4 v0x600001876010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001874360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000018743f0_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x6000018746c0_0;
    %assign/vec4 v0x6000018743f0_0, 0;
    %load/vec4 v0x6000018746c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x6000018745a0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x6000018742d0, 4;
    %assign/vec4 v0x600001874360_0, 0;
T_76.2 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x135794d40;
T_77 ;
    %wait E_0x600003f510c0;
    %load/vec4 v0x600001875d40_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_77.3, 10;
    %load/vec4 v0x600001875cb0_0;
    %and;
T_77.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.2, 9;
    %load/vec4 v0x600001875c20_0;
    %and;
T_77.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v0x600001875b90_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x600001875b00_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000018742d0, 0, 4;
T_77.0 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x135794d40;
T_78 ;
    %wait E_0x600003f6e280;
    %load/vec4 v0x600001876010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001876be0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001876b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000018730f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001873180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001875680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001873060_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x600001875710_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600001876be0_0, 0;
    %load/vec4 v0x600001874e10_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x600001876b50_0, 0;
    %load/vec4 v0x600001875710_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x6000018730f0_0, 0;
    %load/vec4 v0x6000018730f0_0;
    %assign/vec4 v0x600001873180_0, 0;
    %load/vec4 v0x6000018755f0_0;
    %assign/vec4 v0x600001875680_0, 0;
    %load/vec4 v0x600001874ab0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x600001873060_0, 0;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x135794d40;
T_79 ;
    %wait E_0x600003f6e280;
    %load/vec4 v0x600001876010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001875710_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001874ea0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000018753b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001874e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000018755f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001875440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001874f30_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000018755f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001874f30_0, 0;
    %load/vec4 v0x600001876370_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_79.5, 10;
    %load/vec4 v0x600001875200_0;
    %and;
T_79.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.4, 9;
    %load/vec4 v0x600001875710_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_79.6, 4;
    %load/vec4 v0x600001875710_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_79.6;
    %and;
T_79.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x6000018753b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6000018753b0_0, 0;
T_79.2 ;
    %load/vec4 v0x600001875710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_79.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_79.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_79.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_79.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_79.11, 6;
    %jmp T_79.12;
T_79.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001875440_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000018753b0_0, 0;
    %load/vec4 v0x600001874870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001875440_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001874e10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600001875710_0, 0;
T_79.13 ;
    %jmp T_79.12;
T_79.8 ;
    %load/vec4 v0x6000018759e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.15, 8;
    %load/vec4 v0x600001874e10_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x600001874e10_0, 0;
    %load/vec4 v0x600001874e10_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000018755f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001874ea0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600001875710_0, 0;
T_79.17 ;
T_79.15 ;
    %jmp T_79.12;
T_79.9 ;
    %load/vec4 v0x600001874bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.19, 8;
    %load/vec4 v0x600001874ea0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600001874ea0_0, 0;
T_79.19 ;
    %load/vec4 v0x600001876250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600001875710_0, 0;
T_79.21 ;
    %jmp T_79.12;
T_79.10 ;
    %load/vec4 v0x6000018753b0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600001875710_0, 0;
T_79.23 ;
    %jmp T_79.12;
T_79.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001874f30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001875710_0, 0;
    %jmp T_79.12;
T_79.12 ;
    %pop/vec4 1;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x135799f30;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001877720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001878090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000018783f0_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600001878480_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000018777b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001878120_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600001877960_0, 0, 256;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x6000018778d0_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001877b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000018779f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001877cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001876fd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001876d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001877600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001877210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001877450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001877330_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600001877180_0, 0, 2;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x6000018772a0_0, 0, 256;
    %end;
    .thread T_80, $init;
    .scope S_0x135799f30;
T_81 ;
    %delay 5000, 0;
    %load/vec4 v0x600001877720_0;
    %inv;
    %store/vec4 v0x600001877720_0, 0, 1;
    %jmp T_81;
    .thread T_81;
    .scope S_0x135799f30;
T_82 ;
    %vpi_call/w 3 61 "$display", "Simple E2E GEMM Test" {0 0 0};
    %pushi/vec4 1, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000180cea0, 4, 0;
    %pushi/vec4 256, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000180d3b0, 4, 0;
    %pushi/vec4 65536, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000180d8c0, 4, 0;
    %pushi/vec4 16777216, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000180ddd0, 4, 0;
    %pushi/vec4 67305985, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000180cea0, 4, 0;
    %pushi/vec4 134678021, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000180d3b0, 4, 0;
    %pushi/vec4 202050057, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000180d8c0, 4, 0;
    %pushi/vec4 269422093, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000180ddd0, 4, 0;
    %pushi/vec4 2155876352, 0, 39;
    %concati/vec4 2147483648, 0, 36;
    %concati/vec4 2147516416, 0, 34;
    %concati/vec4 262144, 0, 19;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000018742d0, 4, 0;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000018742d0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001878090_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001878090_0, 0, 1;
    %delay 50000, 0;
    %wait E_0x600003f6d8c0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000018783f0_0, 0, 1;
    %wait E_0x600003f510c0;
    %wait E_0x600003f510c0;
    %wait E_0x600003f6d8c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000018783f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001877840_0, 0, 32;
T_82.0 ;
    %load/vec4 v0x600001877840_0;
    %cmpi/s 50, 0, 32;
    %jmp/0xz T_82.1, 5;
    %wait E_0x600003f510c0;
    %load/vec4 v0x6000018782d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %pushi/vec4 999, 0, 32;
    %store/vec4 v0x600001877840_0, 0, 32;
T_82.2 ;
    %load/vec4 v0x600001877840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001877840_0, 0, 32;
    %jmp T_82.0;
T_82.1 ;
    %delay 50000, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000180cea0, 4;
    %store/vec4 v0x600001877de0_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000180d3b0, 4;
    %store/vec4 v0x600001877e70_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000180d8c0, 4;
    %store/vec4 v0x600001877f00_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000180ddd0, 4;
    %store/vec4 v0x600001878000_0, 0, 256;
    %vpi_call/w 3 101 "$display", "\012Results (expected: identity * A = A):" {0 0 0};
    %load/vec4 v0x600001877de0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600001877de0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600001877de0_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600001877de0_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 102 "$display", "  Row 0: [%0d, %0d, %0d, %0d] (expected [1,2,3,4])", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600001877e70_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600001877e70_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600001877e70_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600001877e70_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 105 "$display", "  Row 1: [%0d, %0d, %0d, %0d] (expected [5,6,7,8])", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600001877f00_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600001877f00_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600001877f00_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600001877f00_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 108 "$display", "  Row 2: [%0d, %0d, %0d, %0d] (expected [9,10,11,12])", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600001878000_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x600001878000_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x600001878000_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x600001878000_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 111 "$display", "  Row 3: [%0d, %0d, %0d, %0d] (expected [13,14,15,16])", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x600001877de0_0;
    %parti/s 32, 0, 2;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_82.20, 4;
    %load/vec4 v0x600001877de0_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.20;
    %flag_set/vec4 22;
    %flag_get/vec4 22;
    %jmp/0 T_82.19, 22;
    %load/vec4 v0x600001877de0_0;
    %parti/s 32, 64, 8;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.19;
    %flag_set/vec4 21;
    %flag_get/vec4 21;
    %jmp/0 T_82.18, 21;
    %load/vec4 v0x600001877de0_0;
    %parti/s 32, 96, 8;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.18;
    %flag_set/vec4 20;
    %flag_get/vec4 20;
    %jmp/0 T_82.17, 20;
    %load/vec4 v0x600001877e70_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.17;
    %flag_set/vec4 19;
    %flag_get/vec4 19;
    %jmp/0 T_82.16, 19;
    %load/vec4 v0x600001877e70_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.16;
    %flag_set/vec4 18;
    %flag_get/vec4 18;
    %jmp/0 T_82.15, 18;
    %load/vec4 v0x600001877e70_0;
    %parti/s 32, 64, 8;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.15;
    %flag_set/vec4 17;
    %flag_get/vec4 17;
    %jmp/0 T_82.14, 17;
    %load/vec4 v0x600001877e70_0;
    %parti/s 32, 96, 8;
    %pushi/vec4 8, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.14;
    %flag_set/vec4 16;
    %flag_get/vec4 16;
    %jmp/0 T_82.13, 16;
    %load/vec4 v0x600001877f00_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.13;
    %flag_set/vec4 15;
    %flag_get/vec4 15;
    %jmp/0 T_82.12, 15;
    %load/vec4 v0x600001877f00_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 10, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.12;
    %flag_set/vec4 14;
    %flag_get/vec4 14;
    %jmp/0 T_82.11, 14;
    %load/vec4 v0x600001877f00_0;
    %parti/s 32, 64, 8;
    %pushi/vec4 11, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.11;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_82.10, 13;
    %load/vec4 v0x600001877f00_0;
    %parti/s 32, 96, 8;
    %pushi/vec4 12, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.10;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_82.9, 12;
    %load/vec4 v0x600001878000_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 13, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.9;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_82.8, 11;
    %load/vec4 v0x600001878000_0;
    %parti/s 32, 32, 7;
    %pushi/vec4 14, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.8;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_82.7, 10;
    %load/vec4 v0x600001878000_0;
    %parti/s 32, 64, 8;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_82.6, 9;
    %load/vec4 v0x600001878000_0;
    %parti/s 32, 96, 8;
    %pushi/vec4 16, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.4, 8;
    %vpi_call/w 3 119 "$display", "\012>>> E2E GEMM TEST PASSED! <<<" {0 0 0};
    %jmp T_82.5;
T_82.4 ;
    %vpi_call/w 3 121 "$display", "\012>>> E2E GEMM TEST FAILED <<<" {0 0 0};
T_82.5 ;
    %vpi_call/w 3 123 "$finish" {0 0 0};
    %end;
    .thread T_82;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_e2e_simple.v";
    "rtl/top/tensor_processing_cluster.v";
    "rtl/core/dma_engine.v";
    "rtl/control/local_cmd_processor.v";
    "rtl/core/systolic_array.v";
    "rtl/core/mac_pe.v";
    "rtl/memory/sram_subsystem.v";
    "rtl/core/vector_unit.v";
