vendor_name = ModelSim
source_file = 1, C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/cacheController.vhd
source_file = 1, C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/smallmux.vhd
source_file = 1, C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/SimpleCompArch.vhd
source_file = 1, C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/reg_file.vhd
source_file = 1, C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/PC.vhd
source_file = 1, C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/obuf.vhd
source_file = 1, C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/MP_lib.vhd
source_file = 1, C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/memory.vhd
source_file = 1, C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/IR.vhd
source_file = 1, C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/datapath.vhd
source_file = 1, C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/ctrl_unit.vhd
source_file = 1, C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/CPU.vhd
source_file = 1, C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/controller.vhd
source_file = 1, C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/bigmux.vhd
source_file = 1, C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/alu.vhd
source_file = 1, C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/cache.vhd
source_file = 1, C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/lineMemory.vhd
source_file = 1, C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/dataMemory.vhd
source_file = 1, C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/MainMemory2.qip
source_file = 1, C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/MainMemory2.vhd
source_file = 1, C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/db/SimpleCompArch_QII_14.cbx.xml
source_file = 1, c:/altera/14.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/14.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/14.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/14.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/aglobal140.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/14.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/db/altsyncram_tls3.tdf
source_file = 1, C:/Users/dorozco/Desktop/Project_Enhanced_System/SimpleCompArch_QII_14/m9k_mem.hex
design_name = Cache
instance = comp, \data_out[0]~output\, data_out[0]~output, Cache, 1
instance = comp, \data_out[1]~output\, data_out[1]~output, Cache, 1
instance = comp, \data_out[2]~output\, data_out[2]~output, Cache, 1
instance = comp, \data_out[3]~output\, data_out[3]~output, Cache, 1
instance = comp, \data_out[4]~output\, data_out[4]~output, Cache, 1
instance = comp, \data_out[5]~output\, data_out[5]~output, Cache, 1
instance = comp, \data_out[6]~output\, data_out[6]~output, Cache, 1
instance = comp, \data_out[7]~output\, data_out[7]~output, Cache, 1
instance = comp, \data_out[8]~output\, data_out[8]~output, Cache, 1
instance = comp, \data_out[9]~output\, data_out[9]~output, Cache, 1
instance = comp, \data_out[10]~output\, data_out[10]~output, Cache, 1
instance = comp, \data_out[11]~output\, data_out[11]~output, Cache, 1
instance = comp, \data_out[12]~output\, data_out[12]~output, Cache, 1
instance = comp, \data_out[13]~output\, data_out[13]~output, Cache, 1
instance = comp, \data_out[14]~output\, data_out[14]~output, Cache, 1
instance = comp, \data_out[15]~output\, data_out[15]~output, Cache, 1
instance = comp, \delayReq~output\, delayReq~output, Cache, 1
instance = comp, \reset~input\, reset~input, Cache, 1
instance = comp, \data_in[0]~input\, data_in[0]~input, Cache, 1
instance = comp, \data_in[1]~input\, data_in[1]~input, Cache, 1
instance = comp, \data_in[2]~input\, data_in[2]~input, Cache, 1
instance = comp, \data_in[3]~input\, data_in[3]~input, Cache, 1
instance = comp, \data_in[4]~input\, data_in[4]~input, Cache, 1
instance = comp, \data_in[5]~input\, data_in[5]~input, Cache, 1
instance = comp, \data_in[6]~input\, data_in[6]~input, Cache, 1
instance = comp, \data_in[7]~input\, data_in[7]~input, Cache, 1
instance = comp, \data_in[8]~input\, data_in[8]~input, Cache, 1
instance = comp, \data_in[9]~input\, data_in[9]~input, Cache, 1
instance = comp, \data_in[10]~input\, data_in[10]~input, Cache, 1
instance = comp, \data_in[11]~input\, data_in[11]~input, Cache, 1
instance = comp, \data_in[12]~input\, data_in[12]~input, Cache, 1
instance = comp, \data_in[13]~input\, data_in[13]~input, Cache, 1
instance = comp, \data_in[14]~input\, data_in[14]~input, Cache, 1
instance = comp, \data_in[15]~input\, data_in[15]~input, Cache, 1
instance = comp, \address[5]~input\, address[5]~input, Cache, 1
instance = comp, \address[6]~input\, address[6]~input, Cache, 1
instance = comp, \address[7]~input\, address[7]~input, Cache, 1
instance = comp, \address[8]~input\, address[8]~input, Cache, 1
instance = comp, \address[9]~input\, address[9]~input, Cache, 1
instance = comp, \address[10]~input\, address[10]~input, Cache, 1
instance = comp, \address[11]~input\, address[11]~input, Cache, 1
instance = comp, \address[2]~input\, address[2]~input, Cache, 1
instance = comp, \address[3]~input\, address[3]~input, Cache, 1
instance = comp, \address[4]~input\, address[4]~input, Cache, 1
instance = comp, \address[0]~input\, address[0]~input, Cache, 1
instance = comp, \address[1]~input\, address[1]~input, Cache, 1
instance = comp, \Mre~input\, Mre~input, Cache, 1
instance = comp, \clock~input\, clock~input, Cache, 1
instance = comp, \Mwe~input\, Mwe~input, Cache, 1
