# uart-16bit-verilog
Synthesizable 16-bit UART (TX/RX) in Verilog with Even Parity. Features a robust receiver with double-flop synchronization, noise filtering, and atomic data updates. Fully parametric design with a self-checking testbench included.
