
ADC_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008214  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000cf4  080082d0  080082d0  000182d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008fc4  08008fc4  000200ec  2**0
                  CONTENTS
  4 .ARM          00000000  08008fc4  08008fc4  000200ec  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008fc4  08008fc4  000200ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008fc4  08008fc4  00018fc4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008fc8  08008fc8  00018fc8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000ec  20000000  08008fcc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000224  200000ec  080090b8  000200ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000310  080090b8  00020310  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000200ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013102  00000000  00000000  00020114  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002af3  00000000  00000000  00033216  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001198  00000000  00000000  00035d10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001078  00000000  00000000  00036ea8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0000fe53  00000000  00000000  00037f20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0000506a  00000000  00000000  00047d73  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000053  00000000  00000000  0004cddd  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00004550  00000000  00000000  0004ce30  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	200000ec 	.word	0x200000ec
 80000dc:	00000000 	.word	0x00000000
 80000e0:	080082b8 	.word	0x080082b8

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	200000f0 	.word	0x200000f0
 8000100:	080082b8 	.word	0x080082b8

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f8f0 	bl	80003ec <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__divsi3>:
 8000218:	4603      	mov	r3, r0
 800021a:	430b      	orrs	r3, r1
 800021c:	d47f      	bmi.n	800031e <__divsi3+0x106>
 800021e:	2200      	movs	r2, #0
 8000220:	0843      	lsrs	r3, r0, #1
 8000222:	428b      	cmp	r3, r1
 8000224:	d374      	bcc.n	8000310 <__divsi3+0xf8>
 8000226:	0903      	lsrs	r3, r0, #4
 8000228:	428b      	cmp	r3, r1
 800022a:	d35f      	bcc.n	80002ec <__divsi3+0xd4>
 800022c:	0a03      	lsrs	r3, r0, #8
 800022e:	428b      	cmp	r3, r1
 8000230:	d344      	bcc.n	80002bc <__divsi3+0xa4>
 8000232:	0b03      	lsrs	r3, r0, #12
 8000234:	428b      	cmp	r3, r1
 8000236:	d328      	bcc.n	800028a <__divsi3+0x72>
 8000238:	0c03      	lsrs	r3, r0, #16
 800023a:	428b      	cmp	r3, r1
 800023c:	d30d      	bcc.n	800025a <__divsi3+0x42>
 800023e:	22ff      	movs	r2, #255	; 0xff
 8000240:	0209      	lsls	r1, r1, #8
 8000242:	ba12      	rev	r2, r2
 8000244:	0c03      	lsrs	r3, r0, #16
 8000246:	428b      	cmp	r3, r1
 8000248:	d302      	bcc.n	8000250 <__divsi3+0x38>
 800024a:	1212      	asrs	r2, r2, #8
 800024c:	0209      	lsls	r1, r1, #8
 800024e:	d065      	beq.n	800031c <__divsi3+0x104>
 8000250:	0b03      	lsrs	r3, r0, #12
 8000252:	428b      	cmp	r3, r1
 8000254:	d319      	bcc.n	800028a <__divsi3+0x72>
 8000256:	e000      	b.n	800025a <__divsi3+0x42>
 8000258:	0a09      	lsrs	r1, r1, #8
 800025a:	0bc3      	lsrs	r3, r0, #15
 800025c:	428b      	cmp	r3, r1
 800025e:	d301      	bcc.n	8000264 <__divsi3+0x4c>
 8000260:	03cb      	lsls	r3, r1, #15
 8000262:	1ac0      	subs	r0, r0, r3
 8000264:	4152      	adcs	r2, r2
 8000266:	0b83      	lsrs	r3, r0, #14
 8000268:	428b      	cmp	r3, r1
 800026a:	d301      	bcc.n	8000270 <__divsi3+0x58>
 800026c:	038b      	lsls	r3, r1, #14
 800026e:	1ac0      	subs	r0, r0, r3
 8000270:	4152      	adcs	r2, r2
 8000272:	0b43      	lsrs	r3, r0, #13
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x64>
 8000278:	034b      	lsls	r3, r1, #13
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b03      	lsrs	r3, r0, #12
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x70>
 8000284:	030b      	lsls	r3, r1, #12
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0ac3      	lsrs	r3, r0, #11
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x7c>
 8000290:	02cb      	lsls	r3, r1, #11
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0a83      	lsrs	r3, r0, #10
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x88>
 800029c:	028b      	lsls	r3, r1, #10
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0a43      	lsrs	r3, r0, #9
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x94>
 80002a8:	024b      	lsls	r3, r1, #9
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a03      	lsrs	r3, r0, #8
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0xa0>
 80002b4:	020b      	lsls	r3, r1, #8
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	d2cd      	bcs.n	8000258 <__divsi3+0x40>
 80002bc:	09c3      	lsrs	r3, r0, #7
 80002be:	428b      	cmp	r3, r1
 80002c0:	d301      	bcc.n	80002c6 <__divsi3+0xae>
 80002c2:	01cb      	lsls	r3, r1, #7
 80002c4:	1ac0      	subs	r0, r0, r3
 80002c6:	4152      	adcs	r2, r2
 80002c8:	0983      	lsrs	r3, r0, #6
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d301      	bcc.n	80002d2 <__divsi3+0xba>
 80002ce:	018b      	lsls	r3, r1, #6
 80002d0:	1ac0      	subs	r0, r0, r3
 80002d2:	4152      	adcs	r2, r2
 80002d4:	0943      	lsrs	r3, r0, #5
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xc6>
 80002da:	014b      	lsls	r3, r1, #5
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0903      	lsrs	r3, r0, #4
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xd2>
 80002e6:	010b      	lsls	r3, r1, #4
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	08c3      	lsrs	r3, r0, #3
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xde>
 80002f2:	00cb      	lsls	r3, r1, #3
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0883      	lsrs	r3, r0, #2
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xea>
 80002fe:	008b      	lsls	r3, r1, #2
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0843      	lsrs	r3, r0, #1
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xf6>
 800030a:	004b      	lsls	r3, r1, #1
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	1a41      	subs	r1, r0, r1
 8000312:	d200      	bcs.n	8000316 <__divsi3+0xfe>
 8000314:	4601      	mov	r1, r0
 8000316:	4152      	adcs	r2, r2
 8000318:	4610      	mov	r0, r2
 800031a:	4770      	bx	lr
 800031c:	e05d      	b.n	80003da <__divsi3+0x1c2>
 800031e:	0fca      	lsrs	r2, r1, #31
 8000320:	d000      	beq.n	8000324 <__divsi3+0x10c>
 8000322:	4249      	negs	r1, r1
 8000324:	1003      	asrs	r3, r0, #32
 8000326:	d300      	bcc.n	800032a <__divsi3+0x112>
 8000328:	4240      	negs	r0, r0
 800032a:	4053      	eors	r3, r2
 800032c:	2200      	movs	r2, #0
 800032e:	469c      	mov	ip, r3
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d32d      	bcc.n	8000392 <__divsi3+0x17a>
 8000336:	0a03      	lsrs	r3, r0, #8
 8000338:	428b      	cmp	r3, r1
 800033a:	d312      	bcc.n	8000362 <__divsi3+0x14a>
 800033c:	22fc      	movs	r2, #252	; 0xfc
 800033e:	0189      	lsls	r1, r1, #6
 8000340:	ba12      	rev	r2, r2
 8000342:	0a03      	lsrs	r3, r0, #8
 8000344:	428b      	cmp	r3, r1
 8000346:	d30c      	bcc.n	8000362 <__divsi3+0x14a>
 8000348:	0189      	lsls	r1, r1, #6
 800034a:	1192      	asrs	r2, r2, #6
 800034c:	428b      	cmp	r3, r1
 800034e:	d308      	bcc.n	8000362 <__divsi3+0x14a>
 8000350:	0189      	lsls	r1, r1, #6
 8000352:	1192      	asrs	r2, r2, #6
 8000354:	428b      	cmp	r3, r1
 8000356:	d304      	bcc.n	8000362 <__divsi3+0x14a>
 8000358:	0189      	lsls	r1, r1, #6
 800035a:	d03a      	beq.n	80003d2 <__divsi3+0x1ba>
 800035c:	1192      	asrs	r2, r2, #6
 800035e:	e000      	b.n	8000362 <__divsi3+0x14a>
 8000360:	0989      	lsrs	r1, r1, #6
 8000362:	09c3      	lsrs	r3, r0, #7
 8000364:	428b      	cmp	r3, r1
 8000366:	d301      	bcc.n	800036c <__divsi3+0x154>
 8000368:	01cb      	lsls	r3, r1, #7
 800036a:	1ac0      	subs	r0, r0, r3
 800036c:	4152      	adcs	r2, r2
 800036e:	0983      	lsrs	r3, r0, #6
 8000370:	428b      	cmp	r3, r1
 8000372:	d301      	bcc.n	8000378 <__divsi3+0x160>
 8000374:	018b      	lsls	r3, r1, #6
 8000376:	1ac0      	subs	r0, r0, r3
 8000378:	4152      	adcs	r2, r2
 800037a:	0943      	lsrs	r3, r0, #5
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x16c>
 8000380:	014b      	lsls	r3, r1, #5
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0903      	lsrs	r3, r0, #4
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x178>
 800038c:	010b      	lsls	r3, r1, #4
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	08c3      	lsrs	r3, r0, #3
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x184>
 8000398:	00cb      	lsls	r3, r1, #3
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0883      	lsrs	r3, r0, #2
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x190>
 80003a4:	008b      	lsls	r3, r1, #2
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	d2d9      	bcs.n	8000360 <__divsi3+0x148>
 80003ac:	0843      	lsrs	r3, r0, #1
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d301      	bcc.n	80003b6 <__divsi3+0x19e>
 80003b2:	004b      	lsls	r3, r1, #1
 80003b4:	1ac0      	subs	r0, r0, r3
 80003b6:	4152      	adcs	r2, r2
 80003b8:	1a41      	subs	r1, r0, r1
 80003ba:	d200      	bcs.n	80003be <__divsi3+0x1a6>
 80003bc:	4601      	mov	r1, r0
 80003be:	4663      	mov	r3, ip
 80003c0:	4152      	adcs	r2, r2
 80003c2:	105b      	asrs	r3, r3, #1
 80003c4:	4610      	mov	r0, r2
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x1b4>
 80003c8:	4240      	negs	r0, r0
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d500      	bpl.n	80003d0 <__divsi3+0x1b8>
 80003ce:	4249      	negs	r1, r1
 80003d0:	4770      	bx	lr
 80003d2:	4663      	mov	r3, ip
 80003d4:	105b      	asrs	r3, r3, #1
 80003d6:	d300      	bcc.n	80003da <__divsi3+0x1c2>
 80003d8:	4240      	negs	r0, r0
 80003da:	b501      	push	{r0, lr}
 80003dc:	2000      	movs	r0, #0
 80003de:	f000 f805 	bl	80003ec <__aeabi_idiv0>
 80003e2:	bd02      	pop	{r1, pc}

080003e4 <__aeabi_idivmod>:
 80003e4:	2900      	cmp	r1, #0
 80003e6:	d0f8      	beq.n	80003da <__divsi3+0x1c2>
 80003e8:	e716      	b.n	8000218 <__divsi3>
 80003ea:	4770      	bx	lr

080003ec <__aeabi_idiv0>:
 80003ec:	4770      	bx	lr
 80003ee:	46c0      	nop			; (mov r8, r8)

080003f0 <__aeabi_d2uiz>:
 80003f0:	b570      	push	{r4, r5, r6, lr}
 80003f2:	2200      	movs	r2, #0
 80003f4:	4b0c      	ldr	r3, [pc, #48]	; (8000428 <__aeabi_d2uiz+0x38>)
 80003f6:	0004      	movs	r4, r0
 80003f8:	000d      	movs	r5, r1
 80003fa:	f001 f997 	bl	800172c <__aeabi_dcmpge>
 80003fe:	2800      	cmp	r0, #0
 8000400:	d104      	bne.n	800040c <__aeabi_d2uiz+0x1c>
 8000402:	0020      	movs	r0, r4
 8000404:	0029      	movs	r1, r5
 8000406:	f001 f8f7 	bl	80015f8 <__aeabi_d2iz>
 800040a:	bd70      	pop	{r4, r5, r6, pc}
 800040c:	4b06      	ldr	r3, [pc, #24]	; (8000428 <__aeabi_d2uiz+0x38>)
 800040e:	2200      	movs	r2, #0
 8000410:	0020      	movs	r0, r4
 8000412:	0029      	movs	r1, r5
 8000414:	f000 fd5e 	bl	8000ed4 <__aeabi_dsub>
 8000418:	f001 f8ee 	bl	80015f8 <__aeabi_d2iz>
 800041c:	2380      	movs	r3, #128	; 0x80
 800041e:	061b      	lsls	r3, r3, #24
 8000420:	469c      	mov	ip, r3
 8000422:	4460      	add	r0, ip
 8000424:	e7f1      	b.n	800040a <__aeabi_d2uiz+0x1a>
 8000426:	46c0      	nop			; (mov r8, r8)
 8000428:	41e00000 	.word	0x41e00000

0800042c <__aeabi_ddiv>:
 800042c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800042e:	4657      	mov	r7, sl
 8000430:	464e      	mov	r6, r9
 8000432:	4645      	mov	r5, r8
 8000434:	46de      	mov	lr, fp
 8000436:	b5e0      	push	{r5, r6, r7, lr}
 8000438:	4681      	mov	r9, r0
 800043a:	0005      	movs	r5, r0
 800043c:	030c      	lsls	r4, r1, #12
 800043e:	0048      	lsls	r0, r1, #1
 8000440:	4692      	mov	sl, r2
 8000442:	001f      	movs	r7, r3
 8000444:	b085      	sub	sp, #20
 8000446:	0b24      	lsrs	r4, r4, #12
 8000448:	0d40      	lsrs	r0, r0, #21
 800044a:	0fce      	lsrs	r6, r1, #31
 800044c:	2800      	cmp	r0, #0
 800044e:	d059      	beq.n	8000504 <__aeabi_ddiv+0xd8>
 8000450:	4b87      	ldr	r3, [pc, #540]	; (8000670 <__aeabi_ddiv+0x244>)
 8000452:	4298      	cmp	r0, r3
 8000454:	d100      	bne.n	8000458 <__aeabi_ddiv+0x2c>
 8000456:	e098      	b.n	800058a <__aeabi_ddiv+0x15e>
 8000458:	0f6b      	lsrs	r3, r5, #29
 800045a:	00e4      	lsls	r4, r4, #3
 800045c:	431c      	orrs	r4, r3
 800045e:	2380      	movs	r3, #128	; 0x80
 8000460:	041b      	lsls	r3, r3, #16
 8000462:	4323      	orrs	r3, r4
 8000464:	4698      	mov	r8, r3
 8000466:	4b83      	ldr	r3, [pc, #524]	; (8000674 <__aeabi_ddiv+0x248>)
 8000468:	00ed      	lsls	r5, r5, #3
 800046a:	469b      	mov	fp, r3
 800046c:	2300      	movs	r3, #0
 800046e:	4699      	mov	r9, r3
 8000470:	4483      	add	fp, r0
 8000472:	9300      	str	r3, [sp, #0]
 8000474:	033c      	lsls	r4, r7, #12
 8000476:	007b      	lsls	r3, r7, #1
 8000478:	4650      	mov	r0, sl
 800047a:	0b24      	lsrs	r4, r4, #12
 800047c:	0d5b      	lsrs	r3, r3, #21
 800047e:	0fff      	lsrs	r7, r7, #31
 8000480:	2b00      	cmp	r3, #0
 8000482:	d067      	beq.n	8000554 <__aeabi_ddiv+0x128>
 8000484:	4a7a      	ldr	r2, [pc, #488]	; (8000670 <__aeabi_ddiv+0x244>)
 8000486:	4293      	cmp	r3, r2
 8000488:	d018      	beq.n	80004bc <__aeabi_ddiv+0x90>
 800048a:	497a      	ldr	r1, [pc, #488]	; (8000674 <__aeabi_ddiv+0x248>)
 800048c:	0f42      	lsrs	r2, r0, #29
 800048e:	468c      	mov	ip, r1
 8000490:	00e4      	lsls	r4, r4, #3
 8000492:	4659      	mov	r1, fp
 8000494:	4314      	orrs	r4, r2
 8000496:	2280      	movs	r2, #128	; 0x80
 8000498:	4463      	add	r3, ip
 800049a:	0412      	lsls	r2, r2, #16
 800049c:	1acb      	subs	r3, r1, r3
 800049e:	4314      	orrs	r4, r2
 80004a0:	469b      	mov	fp, r3
 80004a2:	00c2      	lsls	r2, r0, #3
 80004a4:	2000      	movs	r0, #0
 80004a6:	0033      	movs	r3, r6
 80004a8:	407b      	eors	r3, r7
 80004aa:	469a      	mov	sl, r3
 80004ac:	464b      	mov	r3, r9
 80004ae:	2b0f      	cmp	r3, #15
 80004b0:	d900      	bls.n	80004b4 <__aeabi_ddiv+0x88>
 80004b2:	e0ef      	b.n	8000694 <__aeabi_ddiv+0x268>
 80004b4:	4970      	ldr	r1, [pc, #448]	; (8000678 <__aeabi_ddiv+0x24c>)
 80004b6:	009b      	lsls	r3, r3, #2
 80004b8:	58cb      	ldr	r3, [r1, r3]
 80004ba:	469f      	mov	pc, r3
 80004bc:	4b6f      	ldr	r3, [pc, #444]	; (800067c <__aeabi_ddiv+0x250>)
 80004be:	4652      	mov	r2, sl
 80004c0:	469c      	mov	ip, r3
 80004c2:	4322      	orrs	r2, r4
 80004c4:	44e3      	add	fp, ip
 80004c6:	2a00      	cmp	r2, #0
 80004c8:	d000      	beq.n	80004cc <__aeabi_ddiv+0xa0>
 80004ca:	e095      	b.n	80005f8 <__aeabi_ddiv+0x1cc>
 80004cc:	4649      	mov	r1, r9
 80004ce:	2302      	movs	r3, #2
 80004d0:	4319      	orrs	r1, r3
 80004d2:	4689      	mov	r9, r1
 80004d4:	2400      	movs	r4, #0
 80004d6:	2002      	movs	r0, #2
 80004d8:	e7e5      	b.n	80004a6 <__aeabi_ddiv+0x7a>
 80004da:	2300      	movs	r3, #0
 80004dc:	2400      	movs	r4, #0
 80004de:	2500      	movs	r5, #0
 80004e0:	4652      	mov	r2, sl
 80004e2:	051b      	lsls	r3, r3, #20
 80004e4:	4323      	orrs	r3, r4
 80004e6:	07d2      	lsls	r2, r2, #31
 80004e8:	4313      	orrs	r3, r2
 80004ea:	0028      	movs	r0, r5
 80004ec:	0019      	movs	r1, r3
 80004ee:	b005      	add	sp, #20
 80004f0:	bcf0      	pop	{r4, r5, r6, r7}
 80004f2:	46bb      	mov	fp, r7
 80004f4:	46b2      	mov	sl, r6
 80004f6:	46a9      	mov	r9, r5
 80004f8:	46a0      	mov	r8, r4
 80004fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004fc:	2400      	movs	r4, #0
 80004fe:	2500      	movs	r5, #0
 8000500:	4b5b      	ldr	r3, [pc, #364]	; (8000670 <__aeabi_ddiv+0x244>)
 8000502:	e7ed      	b.n	80004e0 <__aeabi_ddiv+0xb4>
 8000504:	464b      	mov	r3, r9
 8000506:	4323      	orrs	r3, r4
 8000508:	4698      	mov	r8, r3
 800050a:	d100      	bne.n	800050e <__aeabi_ddiv+0xe2>
 800050c:	e089      	b.n	8000622 <__aeabi_ddiv+0x1f6>
 800050e:	2c00      	cmp	r4, #0
 8000510:	d100      	bne.n	8000514 <__aeabi_ddiv+0xe8>
 8000512:	e1e0      	b.n	80008d6 <__aeabi_ddiv+0x4aa>
 8000514:	0020      	movs	r0, r4
 8000516:	f001 f913 	bl	8001740 <__clzsi2>
 800051a:	0001      	movs	r1, r0
 800051c:	0002      	movs	r2, r0
 800051e:	390b      	subs	r1, #11
 8000520:	231d      	movs	r3, #29
 8000522:	1a5b      	subs	r3, r3, r1
 8000524:	4649      	mov	r1, r9
 8000526:	0010      	movs	r0, r2
 8000528:	40d9      	lsrs	r1, r3
 800052a:	3808      	subs	r0, #8
 800052c:	4084      	lsls	r4, r0
 800052e:	000b      	movs	r3, r1
 8000530:	464d      	mov	r5, r9
 8000532:	4323      	orrs	r3, r4
 8000534:	4698      	mov	r8, r3
 8000536:	4085      	lsls	r5, r0
 8000538:	4851      	ldr	r0, [pc, #324]	; (8000680 <__aeabi_ddiv+0x254>)
 800053a:	033c      	lsls	r4, r7, #12
 800053c:	1a83      	subs	r3, r0, r2
 800053e:	469b      	mov	fp, r3
 8000540:	2300      	movs	r3, #0
 8000542:	4699      	mov	r9, r3
 8000544:	9300      	str	r3, [sp, #0]
 8000546:	007b      	lsls	r3, r7, #1
 8000548:	4650      	mov	r0, sl
 800054a:	0b24      	lsrs	r4, r4, #12
 800054c:	0d5b      	lsrs	r3, r3, #21
 800054e:	0fff      	lsrs	r7, r7, #31
 8000550:	2b00      	cmp	r3, #0
 8000552:	d197      	bne.n	8000484 <__aeabi_ddiv+0x58>
 8000554:	4652      	mov	r2, sl
 8000556:	4322      	orrs	r2, r4
 8000558:	d055      	beq.n	8000606 <__aeabi_ddiv+0x1da>
 800055a:	2c00      	cmp	r4, #0
 800055c:	d100      	bne.n	8000560 <__aeabi_ddiv+0x134>
 800055e:	e1ca      	b.n	80008f6 <__aeabi_ddiv+0x4ca>
 8000560:	0020      	movs	r0, r4
 8000562:	f001 f8ed 	bl	8001740 <__clzsi2>
 8000566:	0002      	movs	r2, r0
 8000568:	3a0b      	subs	r2, #11
 800056a:	231d      	movs	r3, #29
 800056c:	0001      	movs	r1, r0
 800056e:	1a9b      	subs	r3, r3, r2
 8000570:	4652      	mov	r2, sl
 8000572:	3908      	subs	r1, #8
 8000574:	40da      	lsrs	r2, r3
 8000576:	408c      	lsls	r4, r1
 8000578:	4314      	orrs	r4, r2
 800057a:	4652      	mov	r2, sl
 800057c:	408a      	lsls	r2, r1
 800057e:	4b41      	ldr	r3, [pc, #260]	; (8000684 <__aeabi_ddiv+0x258>)
 8000580:	4458      	add	r0, fp
 8000582:	469b      	mov	fp, r3
 8000584:	4483      	add	fp, r0
 8000586:	2000      	movs	r0, #0
 8000588:	e78d      	b.n	80004a6 <__aeabi_ddiv+0x7a>
 800058a:	464b      	mov	r3, r9
 800058c:	4323      	orrs	r3, r4
 800058e:	4698      	mov	r8, r3
 8000590:	d140      	bne.n	8000614 <__aeabi_ddiv+0x1e8>
 8000592:	2308      	movs	r3, #8
 8000594:	4699      	mov	r9, r3
 8000596:	3b06      	subs	r3, #6
 8000598:	2500      	movs	r5, #0
 800059a:	4683      	mov	fp, r0
 800059c:	9300      	str	r3, [sp, #0]
 800059e:	e769      	b.n	8000474 <__aeabi_ddiv+0x48>
 80005a0:	46b2      	mov	sl, r6
 80005a2:	9b00      	ldr	r3, [sp, #0]
 80005a4:	2b02      	cmp	r3, #2
 80005a6:	d0a9      	beq.n	80004fc <__aeabi_ddiv+0xd0>
 80005a8:	2b03      	cmp	r3, #3
 80005aa:	d100      	bne.n	80005ae <__aeabi_ddiv+0x182>
 80005ac:	e211      	b.n	80009d2 <__aeabi_ddiv+0x5a6>
 80005ae:	2b01      	cmp	r3, #1
 80005b0:	d093      	beq.n	80004da <__aeabi_ddiv+0xae>
 80005b2:	4a35      	ldr	r2, [pc, #212]	; (8000688 <__aeabi_ddiv+0x25c>)
 80005b4:	445a      	add	r2, fp
 80005b6:	2a00      	cmp	r2, #0
 80005b8:	dc00      	bgt.n	80005bc <__aeabi_ddiv+0x190>
 80005ba:	e13c      	b.n	8000836 <__aeabi_ddiv+0x40a>
 80005bc:	076b      	lsls	r3, r5, #29
 80005be:	d000      	beq.n	80005c2 <__aeabi_ddiv+0x196>
 80005c0:	e1a7      	b.n	8000912 <__aeabi_ddiv+0x4e6>
 80005c2:	08ed      	lsrs	r5, r5, #3
 80005c4:	4643      	mov	r3, r8
 80005c6:	01db      	lsls	r3, r3, #7
 80005c8:	d506      	bpl.n	80005d8 <__aeabi_ddiv+0x1ac>
 80005ca:	4642      	mov	r2, r8
 80005cc:	4b2f      	ldr	r3, [pc, #188]	; (800068c <__aeabi_ddiv+0x260>)
 80005ce:	401a      	ands	r2, r3
 80005d0:	4690      	mov	r8, r2
 80005d2:	2280      	movs	r2, #128	; 0x80
 80005d4:	00d2      	lsls	r2, r2, #3
 80005d6:	445a      	add	r2, fp
 80005d8:	4b2d      	ldr	r3, [pc, #180]	; (8000690 <__aeabi_ddiv+0x264>)
 80005da:	429a      	cmp	r2, r3
 80005dc:	dc8e      	bgt.n	80004fc <__aeabi_ddiv+0xd0>
 80005de:	4643      	mov	r3, r8
 80005e0:	0552      	lsls	r2, r2, #21
 80005e2:	0758      	lsls	r0, r3, #29
 80005e4:	025c      	lsls	r4, r3, #9
 80005e6:	4305      	orrs	r5, r0
 80005e8:	0b24      	lsrs	r4, r4, #12
 80005ea:	0d53      	lsrs	r3, r2, #21
 80005ec:	e778      	b.n	80004e0 <__aeabi_ddiv+0xb4>
 80005ee:	46ba      	mov	sl, r7
 80005f0:	46a0      	mov	r8, r4
 80005f2:	0015      	movs	r5, r2
 80005f4:	9000      	str	r0, [sp, #0]
 80005f6:	e7d4      	b.n	80005a2 <__aeabi_ddiv+0x176>
 80005f8:	464a      	mov	r2, r9
 80005fa:	2303      	movs	r3, #3
 80005fc:	431a      	orrs	r2, r3
 80005fe:	4691      	mov	r9, r2
 8000600:	2003      	movs	r0, #3
 8000602:	4652      	mov	r2, sl
 8000604:	e74f      	b.n	80004a6 <__aeabi_ddiv+0x7a>
 8000606:	4649      	mov	r1, r9
 8000608:	2301      	movs	r3, #1
 800060a:	4319      	orrs	r1, r3
 800060c:	4689      	mov	r9, r1
 800060e:	2400      	movs	r4, #0
 8000610:	2001      	movs	r0, #1
 8000612:	e748      	b.n	80004a6 <__aeabi_ddiv+0x7a>
 8000614:	230c      	movs	r3, #12
 8000616:	4699      	mov	r9, r3
 8000618:	3b09      	subs	r3, #9
 800061a:	46a0      	mov	r8, r4
 800061c:	4683      	mov	fp, r0
 800061e:	9300      	str	r3, [sp, #0]
 8000620:	e728      	b.n	8000474 <__aeabi_ddiv+0x48>
 8000622:	2304      	movs	r3, #4
 8000624:	4699      	mov	r9, r3
 8000626:	2300      	movs	r3, #0
 8000628:	469b      	mov	fp, r3
 800062a:	3301      	adds	r3, #1
 800062c:	2500      	movs	r5, #0
 800062e:	9300      	str	r3, [sp, #0]
 8000630:	e720      	b.n	8000474 <__aeabi_ddiv+0x48>
 8000632:	2300      	movs	r3, #0
 8000634:	2480      	movs	r4, #128	; 0x80
 8000636:	469a      	mov	sl, r3
 8000638:	2500      	movs	r5, #0
 800063a:	4b0d      	ldr	r3, [pc, #52]	; (8000670 <__aeabi_ddiv+0x244>)
 800063c:	0324      	lsls	r4, r4, #12
 800063e:	e74f      	b.n	80004e0 <__aeabi_ddiv+0xb4>
 8000640:	2380      	movs	r3, #128	; 0x80
 8000642:	4641      	mov	r1, r8
 8000644:	031b      	lsls	r3, r3, #12
 8000646:	4219      	tst	r1, r3
 8000648:	d008      	beq.n	800065c <__aeabi_ddiv+0x230>
 800064a:	421c      	tst	r4, r3
 800064c:	d106      	bne.n	800065c <__aeabi_ddiv+0x230>
 800064e:	431c      	orrs	r4, r3
 8000650:	0324      	lsls	r4, r4, #12
 8000652:	46ba      	mov	sl, r7
 8000654:	0015      	movs	r5, r2
 8000656:	4b06      	ldr	r3, [pc, #24]	; (8000670 <__aeabi_ddiv+0x244>)
 8000658:	0b24      	lsrs	r4, r4, #12
 800065a:	e741      	b.n	80004e0 <__aeabi_ddiv+0xb4>
 800065c:	2480      	movs	r4, #128	; 0x80
 800065e:	4643      	mov	r3, r8
 8000660:	0324      	lsls	r4, r4, #12
 8000662:	431c      	orrs	r4, r3
 8000664:	0324      	lsls	r4, r4, #12
 8000666:	46b2      	mov	sl, r6
 8000668:	4b01      	ldr	r3, [pc, #4]	; (8000670 <__aeabi_ddiv+0x244>)
 800066a:	0b24      	lsrs	r4, r4, #12
 800066c:	e738      	b.n	80004e0 <__aeabi_ddiv+0xb4>
 800066e:	46c0      	nop			; (mov r8, r8)
 8000670:	000007ff 	.word	0x000007ff
 8000674:	fffffc01 	.word	0xfffffc01
 8000678:	08008470 	.word	0x08008470
 800067c:	fffff801 	.word	0xfffff801
 8000680:	fffffc0d 	.word	0xfffffc0d
 8000684:	000003f3 	.word	0x000003f3
 8000688:	000003ff 	.word	0x000003ff
 800068c:	feffffff 	.word	0xfeffffff
 8000690:	000007fe 	.word	0x000007fe
 8000694:	4544      	cmp	r4, r8
 8000696:	d200      	bcs.n	800069a <__aeabi_ddiv+0x26e>
 8000698:	e116      	b.n	80008c8 <__aeabi_ddiv+0x49c>
 800069a:	d100      	bne.n	800069e <__aeabi_ddiv+0x272>
 800069c:	e111      	b.n	80008c2 <__aeabi_ddiv+0x496>
 800069e:	2301      	movs	r3, #1
 80006a0:	425b      	negs	r3, r3
 80006a2:	469c      	mov	ip, r3
 80006a4:	002e      	movs	r6, r5
 80006a6:	4640      	mov	r0, r8
 80006a8:	2500      	movs	r5, #0
 80006aa:	44e3      	add	fp, ip
 80006ac:	0223      	lsls	r3, r4, #8
 80006ae:	0e14      	lsrs	r4, r2, #24
 80006b0:	431c      	orrs	r4, r3
 80006b2:	0c1b      	lsrs	r3, r3, #16
 80006b4:	4699      	mov	r9, r3
 80006b6:	0423      	lsls	r3, r4, #16
 80006b8:	0c1f      	lsrs	r7, r3, #16
 80006ba:	0212      	lsls	r2, r2, #8
 80006bc:	4649      	mov	r1, r9
 80006be:	9200      	str	r2, [sp, #0]
 80006c0:	9701      	str	r7, [sp, #4]
 80006c2:	f7ff fda5 	bl	8000210 <__aeabi_uidivmod>
 80006c6:	0002      	movs	r2, r0
 80006c8:	437a      	muls	r2, r7
 80006ca:	040b      	lsls	r3, r1, #16
 80006cc:	0c31      	lsrs	r1, r6, #16
 80006ce:	4680      	mov	r8, r0
 80006d0:	4319      	orrs	r1, r3
 80006d2:	428a      	cmp	r2, r1
 80006d4:	d90b      	bls.n	80006ee <__aeabi_ddiv+0x2c2>
 80006d6:	2301      	movs	r3, #1
 80006d8:	425b      	negs	r3, r3
 80006da:	469c      	mov	ip, r3
 80006dc:	1909      	adds	r1, r1, r4
 80006de:	44e0      	add	r8, ip
 80006e0:	428c      	cmp	r4, r1
 80006e2:	d804      	bhi.n	80006ee <__aeabi_ddiv+0x2c2>
 80006e4:	428a      	cmp	r2, r1
 80006e6:	d902      	bls.n	80006ee <__aeabi_ddiv+0x2c2>
 80006e8:	1e83      	subs	r3, r0, #2
 80006ea:	4698      	mov	r8, r3
 80006ec:	1909      	adds	r1, r1, r4
 80006ee:	1a88      	subs	r0, r1, r2
 80006f0:	4649      	mov	r1, r9
 80006f2:	f7ff fd8d 	bl	8000210 <__aeabi_uidivmod>
 80006f6:	0409      	lsls	r1, r1, #16
 80006f8:	468c      	mov	ip, r1
 80006fa:	0431      	lsls	r1, r6, #16
 80006fc:	4666      	mov	r6, ip
 80006fe:	9a01      	ldr	r2, [sp, #4]
 8000700:	0c09      	lsrs	r1, r1, #16
 8000702:	4342      	muls	r2, r0
 8000704:	0003      	movs	r3, r0
 8000706:	4331      	orrs	r1, r6
 8000708:	428a      	cmp	r2, r1
 800070a:	d904      	bls.n	8000716 <__aeabi_ddiv+0x2ea>
 800070c:	1909      	adds	r1, r1, r4
 800070e:	3b01      	subs	r3, #1
 8000710:	428c      	cmp	r4, r1
 8000712:	d800      	bhi.n	8000716 <__aeabi_ddiv+0x2ea>
 8000714:	e111      	b.n	800093a <__aeabi_ddiv+0x50e>
 8000716:	1a89      	subs	r1, r1, r2
 8000718:	4642      	mov	r2, r8
 800071a:	9e00      	ldr	r6, [sp, #0]
 800071c:	0412      	lsls	r2, r2, #16
 800071e:	431a      	orrs	r2, r3
 8000720:	0c33      	lsrs	r3, r6, #16
 8000722:	001f      	movs	r7, r3
 8000724:	0c10      	lsrs	r0, r2, #16
 8000726:	4690      	mov	r8, r2
 8000728:	9302      	str	r3, [sp, #8]
 800072a:	0413      	lsls	r3, r2, #16
 800072c:	0432      	lsls	r2, r6, #16
 800072e:	0c16      	lsrs	r6, r2, #16
 8000730:	0032      	movs	r2, r6
 8000732:	0c1b      	lsrs	r3, r3, #16
 8000734:	435a      	muls	r2, r3
 8000736:	9603      	str	r6, [sp, #12]
 8000738:	437b      	muls	r3, r7
 800073a:	4346      	muls	r6, r0
 800073c:	4378      	muls	r0, r7
 800073e:	0c17      	lsrs	r7, r2, #16
 8000740:	46bc      	mov	ip, r7
 8000742:	199b      	adds	r3, r3, r6
 8000744:	4463      	add	r3, ip
 8000746:	429e      	cmp	r6, r3
 8000748:	d903      	bls.n	8000752 <__aeabi_ddiv+0x326>
 800074a:	2680      	movs	r6, #128	; 0x80
 800074c:	0276      	lsls	r6, r6, #9
 800074e:	46b4      	mov	ip, r6
 8000750:	4460      	add	r0, ip
 8000752:	0c1e      	lsrs	r6, r3, #16
 8000754:	1830      	adds	r0, r6, r0
 8000756:	0416      	lsls	r6, r2, #16
 8000758:	041b      	lsls	r3, r3, #16
 800075a:	0c36      	lsrs	r6, r6, #16
 800075c:	199e      	adds	r6, r3, r6
 800075e:	4281      	cmp	r1, r0
 8000760:	d200      	bcs.n	8000764 <__aeabi_ddiv+0x338>
 8000762:	e09c      	b.n	800089e <__aeabi_ddiv+0x472>
 8000764:	d100      	bne.n	8000768 <__aeabi_ddiv+0x33c>
 8000766:	e097      	b.n	8000898 <__aeabi_ddiv+0x46c>
 8000768:	1bae      	subs	r6, r5, r6
 800076a:	1a09      	subs	r1, r1, r0
 800076c:	42b5      	cmp	r5, r6
 800076e:	4180      	sbcs	r0, r0
 8000770:	4240      	negs	r0, r0
 8000772:	1a08      	subs	r0, r1, r0
 8000774:	4284      	cmp	r4, r0
 8000776:	d100      	bne.n	800077a <__aeabi_ddiv+0x34e>
 8000778:	e111      	b.n	800099e <__aeabi_ddiv+0x572>
 800077a:	4649      	mov	r1, r9
 800077c:	f7ff fd48 	bl	8000210 <__aeabi_uidivmod>
 8000780:	9a01      	ldr	r2, [sp, #4]
 8000782:	040b      	lsls	r3, r1, #16
 8000784:	4342      	muls	r2, r0
 8000786:	0c31      	lsrs	r1, r6, #16
 8000788:	0005      	movs	r5, r0
 800078a:	4319      	orrs	r1, r3
 800078c:	428a      	cmp	r2, r1
 800078e:	d907      	bls.n	80007a0 <__aeabi_ddiv+0x374>
 8000790:	1909      	adds	r1, r1, r4
 8000792:	3d01      	subs	r5, #1
 8000794:	428c      	cmp	r4, r1
 8000796:	d803      	bhi.n	80007a0 <__aeabi_ddiv+0x374>
 8000798:	428a      	cmp	r2, r1
 800079a:	d901      	bls.n	80007a0 <__aeabi_ddiv+0x374>
 800079c:	1e85      	subs	r5, r0, #2
 800079e:	1909      	adds	r1, r1, r4
 80007a0:	1a88      	subs	r0, r1, r2
 80007a2:	4649      	mov	r1, r9
 80007a4:	f7ff fd34 	bl	8000210 <__aeabi_uidivmod>
 80007a8:	0409      	lsls	r1, r1, #16
 80007aa:	468c      	mov	ip, r1
 80007ac:	0431      	lsls	r1, r6, #16
 80007ae:	4666      	mov	r6, ip
 80007b0:	9a01      	ldr	r2, [sp, #4]
 80007b2:	0c09      	lsrs	r1, r1, #16
 80007b4:	4342      	muls	r2, r0
 80007b6:	0003      	movs	r3, r0
 80007b8:	4331      	orrs	r1, r6
 80007ba:	428a      	cmp	r2, r1
 80007bc:	d907      	bls.n	80007ce <__aeabi_ddiv+0x3a2>
 80007be:	1909      	adds	r1, r1, r4
 80007c0:	3b01      	subs	r3, #1
 80007c2:	428c      	cmp	r4, r1
 80007c4:	d803      	bhi.n	80007ce <__aeabi_ddiv+0x3a2>
 80007c6:	428a      	cmp	r2, r1
 80007c8:	d901      	bls.n	80007ce <__aeabi_ddiv+0x3a2>
 80007ca:	1e83      	subs	r3, r0, #2
 80007cc:	1909      	adds	r1, r1, r4
 80007ce:	9e03      	ldr	r6, [sp, #12]
 80007d0:	1a89      	subs	r1, r1, r2
 80007d2:	0032      	movs	r2, r6
 80007d4:	042d      	lsls	r5, r5, #16
 80007d6:	431d      	orrs	r5, r3
 80007d8:	9f02      	ldr	r7, [sp, #8]
 80007da:	042b      	lsls	r3, r5, #16
 80007dc:	0c1b      	lsrs	r3, r3, #16
 80007de:	435a      	muls	r2, r3
 80007e0:	437b      	muls	r3, r7
 80007e2:	469c      	mov	ip, r3
 80007e4:	0c28      	lsrs	r0, r5, #16
 80007e6:	4346      	muls	r6, r0
 80007e8:	0c13      	lsrs	r3, r2, #16
 80007ea:	44b4      	add	ip, r6
 80007ec:	4463      	add	r3, ip
 80007ee:	4378      	muls	r0, r7
 80007f0:	429e      	cmp	r6, r3
 80007f2:	d903      	bls.n	80007fc <__aeabi_ddiv+0x3d0>
 80007f4:	2680      	movs	r6, #128	; 0x80
 80007f6:	0276      	lsls	r6, r6, #9
 80007f8:	46b4      	mov	ip, r6
 80007fa:	4460      	add	r0, ip
 80007fc:	0c1e      	lsrs	r6, r3, #16
 80007fe:	0412      	lsls	r2, r2, #16
 8000800:	041b      	lsls	r3, r3, #16
 8000802:	0c12      	lsrs	r2, r2, #16
 8000804:	1830      	adds	r0, r6, r0
 8000806:	189b      	adds	r3, r3, r2
 8000808:	4281      	cmp	r1, r0
 800080a:	d306      	bcc.n	800081a <__aeabi_ddiv+0x3ee>
 800080c:	d002      	beq.n	8000814 <__aeabi_ddiv+0x3e8>
 800080e:	2301      	movs	r3, #1
 8000810:	431d      	orrs	r5, r3
 8000812:	e6ce      	b.n	80005b2 <__aeabi_ddiv+0x186>
 8000814:	2b00      	cmp	r3, #0
 8000816:	d100      	bne.n	800081a <__aeabi_ddiv+0x3ee>
 8000818:	e6cb      	b.n	80005b2 <__aeabi_ddiv+0x186>
 800081a:	1861      	adds	r1, r4, r1
 800081c:	1e6e      	subs	r6, r5, #1
 800081e:	42a1      	cmp	r1, r4
 8000820:	d200      	bcs.n	8000824 <__aeabi_ddiv+0x3f8>
 8000822:	e0a4      	b.n	800096e <__aeabi_ddiv+0x542>
 8000824:	4281      	cmp	r1, r0
 8000826:	d200      	bcs.n	800082a <__aeabi_ddiv+0x3fe>
 8000828:	e0c9      	b.n	80009be <__aeabi_ddiv+0x592>
 800082a:	d100      	bne.n	800082e <__aeabi_ddiv+0x402>
 800082c:	e0d9      	b.n	80009e2 <__aeabi_ddiv+0x5b6>
 800082e:	0035      	movs	r5, r6
 8000830:	e7ed      	b.n	800080e <__aeabi_ddiv+0x3e2>
 8000832:	2501      	movs	r5, #1
 8000834:	426d      	negs	r5, r5
 8000836:	2101      	movs	r1, #1
 8000838:	1a89      	subs	r1, r1, r2
 800083a:	2938      	cmp	r1, #56	; 0x38
 800083c:	dd00      	ble.n	8000840 <__aeabi_ddiv+0x414>
 800083e:	e64c      	b.n	80004da <__aeabi_ddiv+0xae>
 8000840:	291f      	cmp	r1, #31
 8000842:	dc00      	bgt.n	8000846 <__aeabi_ddiv+0x41a>
 8000844:	e07f      	b.n	8000946 <__aeabi_ddiv+0x51a>
 8000846:	231f      	movs	r3, #31
 8000848:	425b      	negs	r3, r3
 800084a:	1a9a      	subs	r2, r3, r2
 800084c:	4643      	mov	r3, r8
 800084e:	40d3      	lsrs	r3, r2
 8000850:	2920      	cmp	r1, #32
 8000852:	d004      	beq.n	800085e <__aeabi_ddiv+0x432>
 8000854:	4644      	mov	r4, r8
 8000856:	4a65      	ldr	r2, [pc, #404]	; (80009ec <__aeabi_ddiv+0x5c0>)
 8000858:	445a      	add	r2, fp
 800085a:	4094      	lsls	r4, r2
 800085c:	4325      	orrs	r5, r4
 800085e:	1e6a      	subs	r2, r5, #1
 8000860:	4195      	sbcs	r5, r2
 8000862:	2207      	movs	r2, #7
 8000864:	432b      	orrs	r3, r5
 8000866:	0015      	movs	r5, r2
 8000868:	2400      	movs	r4, #0
 800086a:	401d      	ands	r5, r3
 800086c:	421a      	tst	r2, r3
 800086e:	d100      	bne.n	8000872 <__aeabi_ddiv+0x446>
 8000870:	e0a1      	b.n	80009b6 <__aeabi_ddiv+0x58a>
 8000872:	220f      	movs	r2, #15
 8000874:	2400      	movs	r4, #0
 8000876:	401a      	ands	r2, r3
 8000878:	2a04      	cmp	r2, #4
 800087a:	d100      	bne.n	800087e <__aeabi_ddiv+0x452>
 800087c:	e098      	b.n	80009b0 <__aeabi_ddiv+0x584>
 800087e:	1d1a      	adds	r2, r3, #4
 8000880:	429a      	cmp	r2, r3
 8000882:	419b      	sbcs	r3, r3
 8000884:	425b      	negs	r3, r3
 8000886:	18e4      	adds	r4, r4, r3
 8000888:	0013      	movs	r3, r2
 800088a:	0222      	lsls	r2, r4, #8
 800088c:	d400      	bmi.n	8000890 <__aeabi_ddiv+0x464>
 800088e:	e08f      	b.n	80009b0 <__aeabi_ddiv+0x584>
 8000890:	2301      	movs	r3, #1
 8000892:	2400      	movs	r4, #0
 8000894:	2500      	movs	r5, #0
 8000896:	e623      	b.n	80004e0 <__aeabi_ddiv+0xb4>
 8000898:	42b5      	cmp	r5, r6
 800089a:	d300      	bcc.n	800089e <__aeabi_ddiv+0x472>
 800089c:	e764      	b.n	8000768 <__aeabi_ddiv+0x33c>
 800089e:	4643      	mov	r3, r8
 80008a0:	1e5a      	subs	r2, r3, #1
 80008a2:	9b00      	ldr	r3, [sp, #0]
 80008a4:	469c      	mov	ip, r3
 80008a6:	4465      	add	r5, ip
 80008a8:	001f      	movs	r7, r3
 80008aa:	429d      	cmp	r5, r3
 80008ac:	419b      	sbcs	r3, r3
 80008ae:	425b      	negs	r3, r3
 80008b0:	191b      	adds	r3, r3, r4
 80008b2:	18c9      	adds	r1, r1, r3
 80008b4:	428c      	cmp	r4, r1
 80008b6:	d23a      	bcs.n	800092e <__aeabi_ddiv+0x502>
 80008b8:	4288      	cmp	r0, r1
 80008ba:	d863      	bhi.n	8000984 <__aeabi_ddiv+0x558>
 80008bc:	d060      	beq.n	8000980 <__aeabi_ddiv+0x554>
 80008be:	4690      	mov	r8, r2
 80008c0:	e752      	b.n	8000768 <__aeabi_ddiv+0x33c>
 80008c2:	42aa      	cmp	r2, r5
 80008c4:	d900      	bls.n	80008c8 <__aeabi_ddiv+0x49c>
 80008c6:	e6ea      	b.n	800069e <__aeabi_ddiv+0x272>
 80008c8:	4643      	mov	r3, r8
 80008ca:	07de      	lsls	r6, r3, #31
 80008cc:	0858      	lsrs	r0, r3, #1
 80008ce:	086b      	lsrs	r3, r5, #1
 80008d0:	431e      	orrs	r6, r3
 80008d2:	07ed      	lsls	r5, r5, #31
 80008d4:	e6ea      	b.n	80006ac <__aeabi_ddiv+0x280>
 80008d6:	4648      	mov	r0, r9
 80008d8:	f000 ff32 	bl	8001740 <__clzsi2>
 80008dc:	0001      	movs	r1, r0
 80008de:	0002      	movs	r2, r0
 80008e0:	3115      	adds	r1, #21
 80008e2:	3220      	adds	r2, #32
 80008e4:	291c      	cmp	r1, #28
 80008e6:	dc00      	bgt.n	80008ea <__aeabi_ddiv+0x4be>
 80008e8:	e61a      	b.n	8000520 <__aeabi_ddiv+0xf4>
 80008ea:	464b      	mov	r3, r9
 80008ec:	3808      	subs	r0, #8
 80008ee:	4083      	lsls	r3, r0
 80008f0:	2500      	movs	r5, #0
 80008f2:	4698      	mov	r8, r3
 80008f4:	e620      	b.n	8000538 <__aeabi_ddiv+0x10c>
 80008f6:	f000 ff23 	bl	8001740 <__clzsi2>
 80008fa:	0003      	movs	r3, r0
 80008fc:	001a      	movs	r2, r3
 80008fe:	3215      	adds	r2, #21
 8000900:	3020      	adds	r0, #32
 8000902:	2a1c      	cmp	r2, #28
 8000904:	dc00      	bgt.n	8000908 <__aeabi_ddiv+0x4dc>
 8000906:	e630      	b.n	800056a <__aeabi_ddiv+0x13e>
 8000908:	4654      	mov	r4, sl
 800090a:	3b08      	subs	r3, #8
 800090c:	2200      	movs	r2, #0
 800090e:	409c      	lsls	r4, r3
 8000910:	e635      	b.n	800057e <__aeabi_ddiv+0x152>
 8000912:	230f      	movs	r3, #15
 8000914:	402b      	ands	r3, r5
 8000916:	2b04      	cmp	r3, #4
 8000918:	d100      	bne.n	800091c <__aeabi_ddiv+0x4f0>
 800091a:	e652      	b.n	80005c2 <__aeabi_ddiv+0x196>
 800091c:	2305      	movs	r3, #5
 800091e:	425b      	negs	r3, r3
 8000920:	42ab      	cmp	r3, r5
 8000922:	419b      	sbcs	r3, r3
 8000924:	3504      	adds	r5, #4
 8000926:	425b      	negs	r3, r3
 8000928:	08ed      	lsrs	r5, r5, #3
 800092a:	4498      	add	r8, r3
 800092c:	e64a      	b.n	80005c4 <__aeabi_ddiv+0x198>
 800092e:	428c      	cmp	r4, r1
 8000930:	d1c5      	bne.n	80008be <__aeabi_ddiv+0x492>
 8000932:	42af      	cmp	r7, r5
 8000934:	d9c0      	bls.n	80008b8 <__aeabi_ddiv+0x48c>
 8000936:	4690      	mov	r8, r2
 8000938:	e716      	b.n	8000768 <__aeabi_ddiv+0x33c>
 800093a:	428a      	cmp	r2, r1
 800093c:	d800      	bhi.n	8000940 <__aeabi_ddiv+0x514>
 800093e:	e6ea      	b.n	8000716 <__aeabi_ddiv+0x2ea>
 8000940:	1e83      	subs	r3, r0, #2
 8000942:	1909      	adds	r1, r1, r4
 8000944:	e6e7      	b.n	8000716 <__aeabi_ddiv+0x2ea>
 8000946:	4a2a      	ldr	r2, [pc, #168]	; (80009f0 <__aeabi_ddiv+0x5c4>)
 8000948:	0028      	movs	r0, r5
 800094a:	445a      	add	r2, fp
 800094c:	4643      	mov	r3, r8
 800094e:	4095      	lsls	r5, r2
 8000950:	4093      	lsls	r3, r2
 8000952:	40c8      	lsrs	r0, r1
 8000954:	1e6a      	subs	r2, r5, #1
 8000956:	4195      	sbcs	r5, r2
 8000958:	4644      	mov	r4, r8
 800095a:	4303      	orrs	r3, r0
 800095c:	432b      	orrs	r3, r5
 800095e:	40cc      	lsrs	r4, r1
 8000960:	075a      	lsls	r2, r3, #29
 8000962:	d092      	beq.n	800088a <__aeabi_ddiv+0x45e>
 8000964:	220f      	movs	r2, #15
 8000966:	401a      	ands	r2, r3
 8000968:	2a04      	cmp	r2, #4
 800096a:	d188      	bne.n	800087e <__aeabi_ddiv+0x452>
 800096c:	e78d      	b.n	800088a <__aeabi_ddiv+0x45e>
 800096e:	0035      	movs	r5, r6
 8000970:	4281      	cmp	r1, r0
 8000972:	d000      	beq.n	8000976 <__aeabi_ddiv+0x54a>
 8000974:	e74b      	b.n	800080e <__aeabi_ddiv+0x3e2>
 8000976:	9a00      	ldr	r2, [sp, #0]
 8000978:	4293      	cmp	r3, r2
 800097a:	d000      	beq.n	800097e <__aeabi_ddiv+0x552>
 800097c:	e747      	b.n	800080e <__aeabi_ddiv+0x3e2>
 800097e:	e618      	b.n	80005b2 <__aeabi_ddiv+0x186>
 8000980:	42ae      	cmp	r6, r5
 8000982:	d99c      	bls.n	80008be <__aeabi_ddiv+0x492>
 8000984:	2302      	movs	r3, #2
 8000986:	425b      	negs	r3, r3
 8000988:	469c      	mov	ip, r3
 800098a:	9b00      	ldr	r3, [sp, #0]
 800098c:	44e0      	add	r8, ip
 800098e:	469c      	mov	ip, r3
 8000990:	4465      	add	r5, ip
 8000992:	429d      	cmp	r5, r3
 8000994:	419b      	sbcs	r3, r3
 8000996:	425b      	negs	r3, r3
 8000998:	191b      	adds	r3, r3, r4
 800099a:	18c9      	adds	r1, r1, r3
 800099c:	e6e4      	b.n	8000768 <__aeabi_ddiv+0x33c>
 800099e:	4a15      	ldr	r2, [pc, #84]	; (80009f4 <__aeabi_ddiv+0x5c8>)
 80009a0:	445a      	add	r2, fp
 80009a2:	2a00      	cmp	r2, #0
 80009a4:	dc00      	bgt.n	80009a8 <__aeabi_ddiv+0x57c>
 80009a6:	e744      	b.n	8000832 <__aeabi_ddiv+0x406>
 80009a8:	2301      	movs	r3, #1
 80009aa:	2500      	movs	r5, #0
 80009ac:	4498      	add	r8, r3
 80009ae:	e609      	b.n	80005c4 <__aeabi_ddiv+0x198>
 80009b0:	0765      	lsls	r5, r4, #29
 80009b2:	0264      	lsls	r4, r4, #9
 80009b4:	0b24      	lsrs	r4, r4, #12
 80009b6:	08db      	lsrs	r3, r3, #3
 80009b8:	431d      	orrs	r5, r3
 80009ba:	2300      	movs	r3, #0
 80009bc:	e590      	b.n	80004e0 <__aeabi_ddiv+0xb4>
 80009be:	9e00      	ldr	r6, [sp, #0]
 80009c0:	3d02      	subs	r5, #2
 80009c2:	0072      	lsls	r2, r6, #1
 80009c4:	42b2      	cmp	r2, r6
 80009c6:	41bf      	sbcs	r7, r7
 80009c8:	427f      	negs	r7, r7
 80009ca:	193c      	adds	r4, r7, r4
 80009cc:	1909      	adds	r1, r1, r4
 80009ce:	9200      	str	r2, [sp, #0]
 80009d0:	e7ce      	b.n	8000970 <__aeabi_ddiv+0x544>
 80009d2:	2480      	movs	r4, #128	; 0x80
 80009d4:	4643      	mov	r3, r8
 80009d6:	0324      	lsls	r4, r4, #12
 80009d8:	431c      	orrs	r4, r3
 80009da:	0324      	lsls	r4, r4, #12
 80009dc:	4b06      	ldr	r3, [pc, #24]	; (80009f8 <__aeabi_ddiv+0x5cc>)
 80009de:	0b24      	lsrs	r4, r4, #12
 80009e0:	e57e      	b.n	80004e0 <__aeabi_ddiv+0xb4>
 80009e2:	9a00      	ldr	r2, [sp, #0]
 80009e4:	429a      	cmp	r2, r3
 80009e6:	d3ea      	bcc.n	80009be <__aeabi_ddiv+0x592>
 80009e8:	0035      	movs	r5, r6
 80009ea:	e7c4      	b.n	8000976 <__aeabi_ddiv+0x54a>
 80009ec:	0000043e 	.word	0x0000043e
 80009f0:	0000041e 	.word	0x0000041e
 80009f4:	000003ff 	.word	0x000003ff
 80009f8:	000007ff 	.word	0x000007ff

080009fc <__aeabi_dmul>:
 80009fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80009fe:	4657      	mov	r7, sl
 8000a00:	464e      	mov	r6, r9
 8000a02:	4645      	mov	r5, r8
 8000a04:	46de      	mov	lr, fp
 8000a06:	b5e0      	push	{r5, r6, r7, lr}
 8000a08:	4698      	mov	r8, r3
 8000a0a:	030c      	lsls	r4, r1, #12
 8000a0c:	004b      	lsls	r3, r1, #1
 8000a0e:	0006      	movs	r6, r0
 8000a10:	4692      	mov	sl, r2
 8000a12:	b087      	sub	sp, #28
 8000a14:	0b24      	lsrs	r4, r4, #12
 8000a16:	0d5b      	lsrs	r3, r3, #21
 8000a18:	0fcf      	lsrs	r7, r1, #31
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d06c      	beq.n	8000af8 <__aeabi_dmul+0xfc>
 8000a1e:	4add      	ldr	r2, [pc, #884]	; (8000d94 <__aeabi_dmul+0x398>)
 8000a20:	4293      	cmp	r3, r2
 8000a22:	d100      	bne.n	8000a26 <__aeabi_dmul+0x2a>
 8000a24:	e086      	b.n	8000b34 <__aeabi_dmul+0x138>
 8000a26:	0f42      	lsrs	r2, r0, #29
 8000a28:	00e4      	lsls	r4, r4, #3
 8000a2a:	4314      	orrs	r4, r2
 8000a2c:	2280      	movs	r2, #128	; 0x80
 8000a2e:	0412      	lsls	r2, r2, #16
 8000a30:	4314      	orrs	r4, r2
 8000a32:	4ad9      	ldr	r2, [pc, #868]	; (8000d98 <__aeabi_dmul+0x39c>)
 8000a34:	00c5      	lsls	r5, r0, #3
 8000a36:	4694      	mov	ip, r2
 8000a38:	4463      	add	r3, ip
 8000a3a:	9300      	str	r3, [sp, #0]
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	4699      	mov	r9, r3
 8000a40:	469b      	mov	fp, r3
 8000a42:	4643      	mov	r3, r8
 8000a44:	4642      	mov	r2, r8
 8000a46:	031e      	lsls	r6, r3, #12
 8000a48:	0fd2      	lsrs	r2, r2, #31
 8000a4a:	005b      	lsls	r3, r3, #1
 8000a4c:	4650      	mov	r0, sl
 8000a4e:	4690      	mov	r8, r2
 8000a50:	0b36      	lsrs	r6, r6, #12
 8000a52:	0d5b      	lsrs	r3, r3, #21
 8000a54:	d100      	bne.n	8000a58 <__aeabi_dmul+0x5c>
 8000a56:	e078      	b.n	8000b4a <__aeabi_dmul+0x14e>
 8000a58:	4ace      	ldr	r2, [pc, #824]	; (8000d94 <__aeabi_dmul+0x398>)
 8000a5a:	4293      	cmp	r3, r2
 8000a5c:	d01d      	beq.n	8000a9a <__aeabi_dmul+0x9e>
 8000a5e:	49ce      	ldr	r1, [pc, #824]	; (8000d98 <__aeabi_dmul+0x39c>)
 8000a60:	0f42      	lsrs	r2, r0, #29
 8000a62:	468c      	mov	ip, r1
 8000a64:	9900      	ldr	r1, [sp, #0]
 8000a66:	4463      	add	r3, ip
 8000a68:	00f6      	lsls	r6, r6, #3
 8000a6a:	468c      	mov	ip, r1
 8000a6c:	4316      	orrs	r6, r2
 8000a6e:	2280      	movs	r2, #128	; 0x80
 8000a70:	449c      	add	ip, r3
 8000a72:	0412      	lsls	r2, r2, #16
 8000a74:	4663      	mov	r3, ip
 8000a76:	4316      	orrs	r6, r2
 8000a78:	00c2      	lsls	r2, r0, #3
 8000a7a:	2000      	movs	r0, #0
 8000a7c:	9300      	str	r3, [sp, #0]
 8000a7e:	9900      	ldr	r1, [sp, #0]
 8000a80:	4643      	mov	r3, r8
 8000a82:	3101      	adds	r1, #1
 8000a84:	468c      	mov	ip, r1
 8000a86:	4649      	mov	r1, r9
 8000a88:	407b      	eors	r3, r7
 8000a8a:	9301      	str	r3, [sp, #4]
 8000a8c:	290f      	cmp	r1, #15
 8000a8e:	d900      	bls.n	8000a92 <__aeabi_dmul+0x96>
 8000a90:	e07e      	b.n	8000b90 <__aeabi_dmul+0x194>
 8000a92:	4bc2      	ldr	r3, [pc, #776]	; (8000d9c <__aeabi_dmul+0x3a0>)
 8000a94:	0089      	lsls	r1, r1, #2
 8000a96:	5859      	ldr	r1, [r3, r1]
 8000a98:	468f      	mov	pc, r1
 8000a9a:	4652      	mov	r2, sl
 8000a9c:	9b00      	ldr	r3, [sp, #0]
 8000a9e:	4332      	orrs	r2, r6
 8000aa0:	d000      	beq.n	8000aa4 <__aeabi_dmul+0xa8>
 8000aa2:	e156      	b.n	8000d52 <__aeabi_dmul+0x356>
 8000aa4:	49bb      	ldr	r1, [pc, #748]	; (8000d94 <__aeabi_dmul+0x398>)
 8000aa6:	2600      	movs	r6, #0
 8000aa8:	468c      	mov	ip, r1
 8000aaa:	4463      	add	r3, ip
 8000aac:	4649      	mov	r1, r9
 8000aae:	9300      	str	r3, [sp, #0]
 8000ab0:	2302      	movs	r3, #2
 8000ab2:	4319      	orrs	r1, r3
 8000ab4:	4689      	mov	r9, r1
 8000ab6:	2002      	movs	r0, #2
 8000ab8:	e7e1      	b.n	8000a7e <__aeabi_dmul+0x82>
 8000aba:	4643      	mov	r3, r8
 8000abc:	9301      	str	r3, [sp, #4]
 8000abe:	0034      	movs	r4, r6
 8000ac0:	0015      	movs	r5, r2
 8000ac2:	4683      	mov	fp, r0
 8000ac4:	465b      	mov	r3, fp
 8000ac6:	2b02      	cmp	r3, #2
 8000ac8:	d05e      	beq.n	8000b88 <__aeabi_dmul+0x18c>
 8000aca:	2b03      	cmp	r3, #3
 8000acc:	d100      	bne.n	8000ad0 <__aeabi_dmul+0xd4>
 8000ace:	e1f3      	b.n	8000eb8 <__aeabi_dmul+0x4bc>
 8000ad0:	2b01      	cmp	r3, #1
 8000ad2:	d000      	beq.n	8000ad6 <__aeabi_dmul+0xda>
 8000ad4:	e118      	b.n	8000d08 <__aeabi_dmul+0x30c>
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	2400      	movs	r4, #0
 8000ada:	2500      	movs	r5, #0
 8000adc:	9b01      	ldr	r3, [sp, #4]
 8000ade:	0512      	lsls	r2, r2, #20
 8000ae0:	4322      	orrs	r2, r4
 8000ae2:	07db      	lsls	r3, r3, #31
 8000ae4:	431a      	orrs	r2, r3
 8000ae6:	0028      	movs	r0, r5
 8000ae8:	0011      	movs	r1, r2
 8000aea:	b007      	add	sp, #28
 8000aec:	bcf0      	pop	{r4, r5, r6, r7}
 8000aee:	46bb      	mov	fp, r7
 8000af0:	46b2      	mov	sl, r6
 8000af2:	46a9      	mov	r9, r5
 8000af4:	46a0      	mov	r8, r4
 8000af6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000af8:	0025      	movs	r5, r4
 8000afa:	4305      	orrs	r5, r0
 8000afc:	d100      	bne.n	8000b00 <__aeabi_dmul+0x104>
 8000afe:	e141      	b.n	8000d84 <__aeabi_dmul+0x388>
 8000b00:	2c00      	cmp	r4, #0
 8000b02:	d100      	bne.n	8000b06 <__aeabi_dmul+0x10a>
 8000b04:	e1ad      	b.n	8000e62 <__aeabi_dmul+0x466>
 8000b06:	0020      	movs	r0, r4
 8000b08:	f000 fe1a 	bl	8001740 <__clzsi2>
 8000b0c:	0001      	movs	r1, r0
 8000b0e:	0002      	movs	r2, r0
 8000b10:	390b      	subs	r1, #11
 8000b12:	231d      	movs	r3, #29
 8000b14:	0010      	movs	r0, r2
 8000b16:	1a5b      	subs	r3, r3, r1
 8000b18:	0031      	movs	r1, r6
 8000b1a:	0035      	movs	r5, r6
 8000b1c:	3808      	subs	r0, #8
 8000b1e:	4084      	lsls	r4, r0
 8000b20:	40d9      	lsrs	r1, r3
 8000b22:	4085      	lsls	r5, r0
 8000b24:	430c      	orrs	r4, r1
 8000b26:	489e      	ldr	r0, [pc, #632]	; (8000da0 <__aeabi_dmul+0x3a4>)
 8000b28:	1a83      	subs	r3, r0, r2
 8000b2a:	9300      	str	r3, [sp, #0]
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	4699      	mov	r9, r3
 8000b30:	469b      	mov	fp, r3
 8000b32:	e786      	b.n	8000a42 <__aeabi_dmul+0x46>
 8000b34:	0005      	movs	r5, r0
 8000b36:	4325      	orrs	r5, r4
 8000b38:	d000      	beq.n	8000b3c <__aeabi_dmul+0x140>
 8000b3a:	e11c      	b.n	8000d76 <__aeabi_dmul+0x37a>
 8000b3c:	2208      	movs	r2, #8
 8000b3e:	9300      	str	r3, [sp, #0]
 8000b40:	2302      	movs	r3, #2
 8000b42:	2400      	movs	r4, #0
 8000b44:	4691      	mov	r9, r2
 8000b46:	469b      	mov	fp, r3
 8000b48:	e77b      	b.n	8000a42 <__aeabi_dmul+0x46>
 8000b4a:	4652      	mov	r2, sl
 8000b4c:	4332      	orrs	r2, r6
 8000b4e:	d100      	bne.n	8000b52 <__aeabi_dmul+0x156>
 8000b50:	e10a      	b.n	8000d68 <__aeabi_dmul+0x36c>
 8000b52:	2e00      	cmp	r6, #0
 8000b54:	d100      	bne.n	8000b58 <__aeabi_dmul+0x15c>
 8000b56:	e176      	b.n	8000e46 <__aeabi_dmul+0x44a>
 8000b58:	0030      	movs	r0, r6
 8000b5a:	f000 fdf1 	bl	8001740 <__clzsi2>
 8000b5e:	0002      	movs	r2, r0
 8000b60:	3a0b      	subs	r2, #11
 8000b62:	231d      	movs	r3, #29
 8000b64:	0001      	movs	r1, r0
 8000b66:	1a9b      	subs	r3, r3, r2
 8000b68:	4652      	mov	r2, sl
 8000b6a:	3908      	subs	r1, #8
 8000b6c:	40da      	lsrs	r2, r3
 8000b6e:	408e      	lsls	r6, r1
 8000b70:	4316      	orrs	r6, r2
 8000b72:	4652      	mov	r2, sl
 8000b74:	408a      	lsls	r2, r1
 8000b76:	9b00      	ldr	r3, [sp, #0]
 8000b78:	4989      	ldr	r1, [pc, #548]	; (8000da0 <__aeabi_dmul+0x3a4>)
 8000b7a:	1a18      	subs	r0, r3, r0
 8000b7c:	0003      	movs	r3, r0
 8000b7e:	468c      	mov	ip, r1
 8000b80:	4463      	add	r3, ip
 8000b82:	2000      	movs	r0, #0
 8000b84:	9300      	str	r3, [sp, #0]
 8000b86:	e77a      	b.n	8000a7e <__aeabi_dmul+0x82>
 8000b88:	2400      	movs	r4, #0
 8000b8a:	2500      	movs	r5, #0
 8000b8c:	4a81      	ldr	r2, [pc, #516]	; (8000d94 <__aeabi_dmul+0x398>)
 8000b8e:	e7a5      	b.n	8000adc <__aeabi_dmul+0xe0>
 8000b90:	0c2f      	lsrs	r7, r5, #16
 8000b92:	042d      	lsls	r5, r5, #16
 8000b94:	0c2d      	lsrs	r5, r5, #16
 8000b96:	002b      	movs	r3, r5
 8000b98:	0c11      	lsrs	r1, r2, #16
 8000b9a:	0412      	lsls	r2, r2, #16
 8000b9c:	0c12      	lsrs	r2, r2, #16
 8000b9e:	4353      	muls	r3, r2
 8000ba0:	4698      	mov	r8, r3
 8000ba2:	0013      	movs	r3, r2
 8000ba4:	0028      	movs	r0, r5
 8000ba6:	437b      	muls	r3, r7
 8000ba8:	4699      	mov	r9, r3
 8000baa:	4348      	muls	r0, r1
 8000bac:	4448      	add	r0, r9
 8000bae:	4683      	mov	fp, r0
 8000bb0:	4640      	mov	r0, r8
 8000bb2:	000b      	movs	r3, r1
 8000bb4:	0c00      	lsrs	r0, r0, #16
 8000bb6:	4682      	mov	sl, r0
 8000bb8:	4658      	mov	r0, fp
 8000bba:	437b      	muls	r3, r7
 8000bbc:	4450      	add	r0, sl
 8000bbe:	9302      	str	r3, [sp, #8]
 8000bc0:	4581      	cmp	r9, r0
 8000bc2:	d906      	bls.n	8000bd2 <__aeabi_dmul+0x1d6>
 8000bc4:	469a      	mov	sl, r3
 8000bc6:	2380      	movs	r3, #128	; 0x80
 8000bc8:	025b      	lsls	r3, r3, #9
 8000bca:	4699      	mov	r9, r3
 8000bcc:	44ca      	add	sl, r9
 8000bce:	4653      	mov	r3, sl
 8000bd0:	9302      	str	r3, [sp, #8]
 8000bd2:	0c03      	lsrs	r3, r0, #16
 8000bd4:	469b      	mov	fp, r3
 8000bd6:	4643      	mov	r3, r8
 8000bd8:	041b      	lsls	r3, r3, #16
 8000bda:	0400      	lsls	r0, r0, #16
 8000bdc:	0c1b      	lsrs	r3, r3, #16
 8000bde:	4698      	mov	r8, r3
 8000be0:	0003      	movs	r3, r0
 8000be2:	4443      	add	r3, r8
 8000be4:	9304      	str	r3, [sp, #16]
 8000be6:	0c33      	lsrs	r3, r6, #16
 8000be8:	4699      	mov	r9, r3
 8000bea:	002b      	movs	r3, r5
 8000bec:	0436      	lsls	r6, r6, #16
 8000bee:	0c36      	lsrs	r6, r6, #16
 8000bf0:	4373      	muls	r3, r6
 8000bf2:	4698      	mov	r8, r3
 8000bf4:	0033      	movs	r3, r6
 8000bf6:	437b      	muls	r3, r7
 8000bf8:	469a      	mov	sl, r3
 8000bfa:	464b      	mov	r3, r9
 8000bfc:	435d      	muls	r5, r3
 8000bfe:	435f      	muls	r7, r3
 8000c00:	4643      	mov	r3, r8
 8000c02:	4455      	add	r5, sl
 8000c04:	0c18      	lsrs	r0, r3, #16
 8000c06:	1940      	adds	r0, r0, r5
 8000c08:	4582      	cmp	sl, r0
 8000c0a:	d903      	bls.n	8000c14 <__aeabi_dmul+0x218>
 8000c0c:	2380      	movs	r3, #128	; 0x80
 8000c0e:	025b      	lsls	r3, r3, #9
 8000c10:	469a      	mov	sl, r3
 8000c12:	4457      	add	r7, sl
 8000c14:	0c05      	lsrs	r5, r0, #16
 8000c16:	19eb      	adds	r3, r5, r7
 8000c18:	9305      	str	r3, [sp, #20]
 8000c1a:	4643      	mov	r3, r8
 8000c1c:	041d      	lsls	r5, r3, #16
 8000c1e:	0c2d      	lsrs	r5, r5, #16
 8000c20:	0400      	lsls	r0, r0, #16
 8000c22:	1940      	adds	r0, r0, r5
 8000c24:	0c25      	lsrs	r5, r4, #16
 8000c26:	0424      	lsls	r4, r4, #16
 8000c28:	0c24      	lsrs	r4, r4, #16
 8000c2a:	0027      	movs	r7, r4
 8000c2c:	4357      	muls	r7, r2
 8000c2e:	436a      	muls	r2, r5
 8000c30:	4690      	mov	r8, r2
 8000c32:	002a      	movs	r2, r5
 8000c34:	0c3b      	lsrs	r3, r7, #16
 8000c36:	469a      	mov	sl, r3
 8000c38:	434a      	muls	r2, r1
 8000c3a:	4361      	muls	r1, r4
 8000c3c:	4441      	add	r1, r8
 8000c3e:	4451      	add	r1, sl
 8000c40:	4483      	add	fp, r0
 8000c42:	4588      	cmp	r8, r1
 8000c44:	d903      	bls.n	8000c4e <__aeabi_dmul+0x252>
 8000c46:	2380      	movs	r3, #128	; 0x80
 8000c48:	025b      	lsls	r3, r3, #9
 8000c4a:	4698      	mov	r8, r3
 8000c4c:	4442      	add	r2, r8
 8000c4e:	043f      	lsls	r7, r7, #16
 8000c50:	0c0b      	lsrs	r3, r1, #16
 8000c52:	0c3f      	lsrs	r7, r7, #16
 8000c54:	0409      	lsls	r1, r1, #16
 8000c56:	19c9      	adds	r1, r1, r7
 8000c58:	0027      	movs	r7, r4
 8000c5a:	4698      	mov	r8, r3
 8000c5c:	464b      	mov	r3, r9
 8000c5e:	4377      	muls	r7, r6
 8000c60:	435c      	muls	r4, r3
 8000c62:	436e      	muls	r6, r5
 8000c64:	435d      	muls	r5, r3
 8000c66:	0c3b      	lsrs	r3, r7, #16
 8000c68:	4699      	mov	r9, r3
 8000c6a:	19a4      	adds	r4, r4, r6
 8000c6c:	444c      	add	r4, r9
 8000c6e:	4442      	add	r2, r8
 8000c70:	9503      	str	r5, [sp, #12]
 8000c72:	42a6      	cmp	r6, r4
 8000c74:	d904      	bls.n	8000c80 <__aeabi_dmul+0x284>
 8000c76:	2380      	movs	r3, #128	; 0x80
 8000c78:	025b      	lsls	r3, r3, #9
 8000c7a:	4698      	mov	r8, r3
 8000c7c:	4445      	add	r5, r8
 8000c7e:	9503      	str	r5, [sp, #12]
 8000c80:	9b02      	ldr	r3, [sp, #8]
 8000c82:	043f      	lsls	r7, r7, #16
 8000c84:	445b      	add	r3, fp
 8000c86:	001e      	movs	r6, r3
 8000c88:	4283      	cmp	r3, r0
 8000c8a:	4180      	sbcs	r0, r0
 8000c8c:	0423      	lsls	r3, r4, #16
 8000c8e:	4698      	mov	r8, r3
 8000c90:	9b05      	ldr	r3, [sp, #20]
 8000c92:	0c3f      	lsrs	r7, r7, #16
 8000c94:	4447      	add	r7, r8
 8000c96:	4698      	mov	r8, r3
 8000c98:	1876      	adds	r6, r6, r1
 8000c9a:	428e      	cmp	r6, r1
 8000c9c:	4189      	sbcs	r1, r1
 8000c9e:	4447      	add	r7, r8
 8000ca0:	4240      	negs	r0, r0
 8000ca2:	183d      	adds	r5, r7, r0
 8000ca4:	46a8      	mov	r8, r5
 8000ca6:	4693      	mov	fp, r2
 8000ca8:	4249      	negs	r1, r1
 8000caa:	468a      	mov	sl, r1
 8000cac:	44c3      	add	fp, r8
 8000cae:	429f      	cmp	r7, r3
 8000cb0:	41bf      	sbcs	r7, r7
 8000cb2:	4580      	cmp	r8, r0
 8000cb4:	4180      	sbcs	r0, r0
 8000cb6:	9b03      	ldr	r3, [sp, #12]
 8000cb8:	44da      	add	sl, fp
 8000cba:	4698      	mov	r8, r3
 8000cbc:	4653      	mov	r3, sl
 8000cbe:	4240      	negs	r0, r0
 8000cc0:	427f      	negs	r7, r7
 8000cc2:	4307      	orrs	r7, r0
 8000cc4:	0c24      	lsrs	r4, r4, #16
 8000cc6:	4593      	cmp	fp, r2
 8000cc8:	4192      	sbcs	r2, r2
 8000cca:	458a      	cmp	sl, r1
 8000ccc:	4189      	sbcs	r1, r1
 8000cce:	193f      	adds	r7, r7, r4
 8000cd0:	0ddc      	lsrs	r4, r3, #23
 8000cd2:	9b04      	ldr	r3, [sp, #16]
 8000cd4:	0275      	lsls	r5, r6, #9
 8000cd6:	431d      	orrs	r5, r3
 8000cd8:	1e68      	subs	r0, r5, #1
 8000cda:	4185      	sbcs	r5, r0
 8000cdc:	4653      	mov	r3, sl
 8000cde:	4252      	negs	r2, r2
 8000ce0:	4249      	negs	r1, r1
 8000ce2:	430a      	orrs	r2, r1
 8000ce4:	18bf      	adds	r7, r7, r2
 8000ce6:	4447      	add	r7, r8
 8000ce8:	0df6      	lsrs	r6, r6, #23
 8000cea:	027f      	lsls	r7, r7, #9
 8000cec:	4335      	orrs	r5, r6
 8000cee:	025a      	lsls	r2, r3, #9
 8000cf0:	433c      	orrs	r4, r7
 8000cf2:	4315      	orrs	r5, r2
 8000cf4:	01fb      	lsls	r3, r7, #7
 8000cf6:	d400      	bmi.n	8000cfa <__aeabi_dmul+0x2fe>
 8000cf8:	e0c1      	b.n	8000e7e <__aeabi_dmul+0x482>
 8000cfa:	2101      	movs	r1, #1
 8000cfc:	086a      	lsrs	r2, r5, #1
 8000cfe:	400d      	ands	r5, r1
 8000d00:	4315      	orrs	r5, r2
 8000d02:	07e2      	lsls	r2, r4, #31
 8000d04:	4315      	orrs	r5, r2
 8000d06:	0864      	lsrs	r4, r4, #1
 8000d08:	4926      	ldr	r1, [pc, #152]	; (8000da4 <__aeabi_dmul+0x3a8>)
 8000d0a:	4461      	add	r1, ip
 8000d0c:	2900      	cmp	r1, #0
 8000d0e:	dd56      	ble.n	8000dbe <__aeabi_dmul+0x3c2>
 8000d10:	076b      	lsls	r3, r5, #29
 8000d12:	d009      	beq.n	8000d28 <__aeabi_dmul+0x32c>
 8000d14:	220f      	movs	r2, #15
 8000d16:	402a      	ands	r2, r5
 8000d18:	2a04      	cmp	r2, #4
 8000d1a:	d005      	beq.n	8000d28 <__aeabi_dmul+0x32c>
 8000d1c:	1d2a      	adds	r2, r5, #4
 8000d1e:	42aa      	cmp	r2, r5
 8000d20:	41ad      	sbcs	r5, r5
 8000d22:	426d      	negs	r5, r5
 8000d24:	1964      	adds	r4, r4, r5
 8000d26:	0015      	movs	r5, r2
 8000d28:	01e3      	lsls	r3, r4, #7
 8000d2a:	d504      	bpl.n	8000d36 <__aeabi_dmul+0x33a>
 8000d2c:	2180      	movs	r1, #128	; 0x80
 8000d2e:	4a1e      	ldr	r2, [pc, #120]	; (8000da8 <__aeabi_dmul+0x3ac>)
 8000d30:	00c9      	lsls	r1, r1, #3
 8000d32:	4014      	ands	r4, r2
 8000d34:	4461      	add	r1, ip
 8000d36:	4a1d      	ldr	r2, [pc, #116]	; (8000dac <__aeabi_dmul+0x3b0>)
 8000d38:	4291      	cmp	r1, r2
 8000d3a:	dd00      	ble.n	8000d3e <__aeabi_dmul+0x342>
 8000d3c:	e724      	b.n	8000b88 <__aeabi_dmul+0x18c>
 8000d3e:	0762      	lsls	r2, r4, #29
 8000d40:	08ed      	lsrs	r5, r5, #3
 8000d42:	0264      	lsls	r4, r4, #9
 8000d44:	0549      	lsls	r1, r1, #21
 8000d46:	4315      	orrs	r5, r2
 8000d48:	0b24      	lsrs	r4, r4, #12
 8000d4a:	0d4a      	lsrs	r2, r1, #21
 8000d4c:	e6c6      	b.n	8000adc <__aeabi_dmul+0xe0>
 8000d4e:	9701      	str	r7, [sp, #4]
 8000d50:	e6b8      	b.n	8000ac4 <__aeabi_dmul+0xc8>
 8000d52:	4a10      	ldr	r2, [pc, #64]	; (8000d94 <__aeabi_dmul+0x398>)
 8000d54:	2003      	movs	r0, #3
 8000d56:	4694      	mov	ip, r2
 8000d58:	4463      	add	r3, ip
 8000d5a:	464a      	mov	r2, r9
 8000d5c:	9300      	str	r3, [sp, #0]
 8000d5e:	2303      	movs	r3, #3
 8000d60:	431a      	orrs	r2, r3
 8000d62:	4691      	mov	r9, r2
 8000d64:	4652      	mov	r2, sl
 8000d66:	e68a      	b.n	8000a7e <__aeabi_dmul+0x82>
 8000d68:	4649      	mov	r1, r9
 8000d6a:	2301      	movs	r3, #1
 8000d6c:	4319      	orrs	r1, r3
 8000d6e:	4689      	mov	r9, r1
 8000d70:	2600      	movs	r6, #0
 8000d72:	2001      	movs	r0, #1
 8000d74:	e683      	b.n	8000a7e <__aeabi_dmul+0x82>
 8000d76:	220c      	movs	r2, #12
 8000d78:	9300      	str	r3, [sp, #0]
 8000d7a:	2303      	movs	r3, #3
 8000d7c:	0005      	movs	r5, r0
 8000d7e:	4691      	mov	r9, r2
 8000d80:	469b      	mov	fp, r3
 8000d82:	e65e      	b.n	8000a42 <__aeabi_dmul+0x46>
 8000d84:	2304      	movs	r3, #4
 8000d86:	4699      	mov	r9, r3
 8000d88:	2300      	movs	r3, #0
 8000d8a:	9300      	str	r3, [sp, #0]
 8000d8c:	3301      	adds	r3, #1
 8000d8e:	2400      	movs	r4, #0
 8000d90:	469b      	mov	fp, r3
 8000d92:	e656      	b.n	8000a42 <__aeabi_dmul+0x46>
 8000d94:	000007ff 	.word	0x000007ff
 8000d98:	fffffc01 	.word	0xfffffc01
 8000d9c:	080084b0 	.word	0x080084b0
 8000da0:	fffffc0d 	.word	0xfffffc0d
 8000da4:	000003ff 	.word	0x000003ff
 8000da8:	feffffff 	.word	0xfeffffff
 8000dac:	000007fe 	.word	0x000007fe
 8000db0:	2300      	movs	r3, #0
 8000db2:	2480      	movs	r4, #128	; 0x80
 8000db4:	2500      	movs	r5, #0
 8000db6:	4a44      	ldr	r2, [pc, #272]	; (8000ec8 <__aeabi_dmul+0x4cc>)
 8000db8:	9301      	str	r3, [sp, #4]
 8000dba:	0324      	lsls	r4, r4, #12
 8000dbc:	e68e      	b.n	8000adc <__aeabi_dmul+0xe0>
 8000dbe:	2001      	movs	r0, #1
 8000dc0:	1a40      	subs	r0, r0, r1
 8000dc2:	2838      	cmp	r0, #56	; 0x38
 8000dc4:	dd00      	ble.n	8000dc8 <__aeabi_dmul+0x3cc>
 8000dc6:	e686      	b.n	8000ad6 <__aeabi_dmul+0xda>
 8000dc8:	281f      	cmp	r0, #31
 8000dca:	dd5b      	ble.n	8000e84 <__aeabi_dmul+0x488>
 8000dcc:	221f      	movs	r2, #31
 8000dce:	0023      	movs	r3, r4
 8000dd0:	4252      	negs	r2, r2
 8000dd2:	1a51      	subs	r1, r2, r1
 8000dd4:	40cb      	lsrs	r3, r1
 8000dd6:	0019      	movs	r1, r3
 8000dd8:	2820      	cmp	r0, #32
 8000dda:	d003      	beq.n	8000de4 <__aeabi_dmul+0x3e8>
 8000ddc:	4a3b      	ldr	r2, [pc, #236]	; (8000ecc <__aeabi_dmul+0x4d0>)
 8000dde:	4462      	add	r2, ip
 8000de0:	4094      	lsls	r4, r2
 8000de2:	4325      	orrs	r5, r4
 8000de4:	1e6a      	subs	r2, r5, #1
 8000de6:	4195      	sbcs	r5, r2
 8000de8:	002a      	movs	r2, r5
 8000dea:	430a      	orrs	r2, r1
 8000dec:	2107      	movs	r1, #7
 8000dee:	000d      	movs	r5, r1
 8000df0:	2400      	movs	r4, #0
 8000df2:	4015      	ands	r5, r2
 8000df4:	4211      	tst	r1, r2
 8000df6:	d05b      	beq.n	8000eb0 <__aeabi_dmul+0x4b4>
 8000df8:	210f      	movs	r1, #15
 8000dfa:	2400      	movs	r4, #0
 8000dfc:	4011      	ands	r1, r2
 8000dfe:	2904      	cmp	r1, #4
 8000e00:	d053      	beq.n	8000eaa <__aeabi_dmul+0x4ae>
 8000e02:	1d11      	adds	r1, r2, #4
 8000e04:	4291      	cmp	r1, r2
 8000e06:	4192      	sbcs	r2, r2
 8000e08:	4252      	negs	r2, r2
 8000e0a:	18a4      	adds	r4, r4, r2
 8000e0c:	000a      	movs	r2, r1
 8000e0e:	0223      	lsls	r3, r4, #8
 8000e10:	d54b      	bpl.n	8000eaa <__aeabi_dmul+0x4ae>
 8000e12:	2201      	movs	r2, #1
 8000e14:	2400      	movs	r4, #0
 8000e16:	2500      	movs	r5, #0
 8000e18:	e660      	b.n	8000adc <__aeabi_dmul+0xe0>
 8000e1a:	2380      	movs	r3, #128	; 0x80
 8000e1c:	031b      	lsls	r3, r3, #12
 8000e1e:	421c      	tst	r4, r3
 8000e20:	d009      	beq.n	8000e36 <__aeabi_dmul+0x43a>
 8000e22:	421e      	tst	r6, r3
 8000e24:	d107      	bne.n	8000e36 <__aeabi_dmul+0x43a>
 8000e26:	4333      	orrs	r3, r6
 8000e28:	031c      	lsls	r4, r3, #12
 8000e2a:	4643      	mov	r3, r8
 8000e2c:	0015      	movs	r5, r2
 8000e2e:	0b24      	lsrs	r4, r4, #12
 8000e30:	4a25      	ldr	r2, [pc, #148]	; (8000ec8 <__aeabi_dmul+0x4cc>)
 8000e32:	9301      	str	r3, [sp, #4]
 8000e34:	e652      	b.n	8000adc <__aeabi_dmul+0xe0>
 8000e36:	2280      	movs	r2, #128	; 0x80
 8000e38:	0312      	lsls	r2, r2, #12
 8000e3a:	4314      	orrs	r4, r2
 8000e3c:	0324      	lsls	r4, r4, #12
 8000e3e:	4a22      	ldr	r2, [pc, #136]	; (8000ec8 <__aeabi_dmul+0x4cc>)
 8000e40:	0b24      	lsrs	r4, r4, #12
 8000e42:	9701      	str	r7, [sp, #4]
 8000e44:	e64a      	b.n	8000adc <__aeabi_dmul+0xe0>
 8000e46:	f000 fc7b 	bl	8001740 <__clzsi2>
 8000e4a:	0003      	movs	r3, r0
 8000e4c:	001a      	movs	r2, r3
 8000e4e:	3215      	adds	r2, #21
 8000e50:	3020      	adds	r0, #32
 8000e52:	2a1c      	cmp	r2, #28
 8000e54:	dc00      	bgt.n	8000e58 <__aeabi_dmul+0x45c>
 8000e56:	e684      	b.n	8000b62 <__aeabi_dmul+0x166>
 8000e58:	4656      	mov	r6, sl
 8000e5a:	3b08      	subs	r3, #8
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	409e      	lsls	r6, r3
 8000e60:	e689      	b.n	8000b76 <__aeabi_dmul+0x17a>
 8000e62:	f000 fc6d 	bl	8001740 <__clzsi2>
 8000e66:	0001      	movs	r1, r0
 8000e68:	0002      	movs	r2, r0
 8000e6a:	3115      	adds	r1, #21
 8000e6c:	3220      	adds	r2, #32
 8000e6e:	291c      	cmp	r1, #28
 8000e70:	dc00      	bgt.n	8000e74 <__aeabi_dmul+0x478>
 8000e72:	e64e      	b.n	8000b12 <__aeabi_dmul+0x116>
 8000e74:	0034      	movs	r4, r6
 8000e76:	3808      	subs	r0, #8
 8000e78:	2500      	movs	r5, #0
 8000e7a:	4084      	lsls	r4, r0
 8000e7c:	e653      	b.n	8000b26 <__aeabi_dmul+0x12a>
 8000e7e:	9b00      	ldr	r3, [sp, #0]
 8000e80:	469c      	mov	ip, r3
 8000e82:	e741      	b.n	8000d08 <__aeabi_dmul+0x30c>
 8000e84:	4912      	ldr	r1, [pc, #72]	; (8000ed0 <__aeabi_dmul+0x4d4>)
 8000e86:	0022      	movs	r2, r4
 8000e88:	4461      	add	r1, ip
 8000e8a:	002e      	movs	r6, r5
 8000e8c:	408d      	lsls	r5, r1
 8000e8e:	408a      	lsls	r2, r1
 8000e90:	40c6      	lsrs	r6, r0
 8000e92:	1e69      	subs	r1, r5, #1
 8000e94:	418d      	sbcs	r5, r1
 8000e96:	4332      	orrs	r2, r6
 8000e98:	432a      	orrs	r2, r5
 8000e9a:	40c4      	lsrs	r4, r0
 8000e9c:	0753      	lsls	r3, r2, #29
 8000e9e:	d0b6      	beq.n	8000e0e <__aeabi_dmul+0x412>
 8000ea0:	210f      	movs	r1, #15
 8000ea2:	4011      	ands	r1, r2
 8000ea4:	2904      	cmp	r1, #4
 8000ea6:	d1ac      	bne.n	8000e02 <__aeabi_dmul+0x406>
 8000ea8:	e7b1      	b.n	8000e0e <__aeabi_dmul+0x412>
 8000eaa:	0765      	lsls	r5, r4, #29
 8000eac:	0264      	lsls	r4, r4, #9
 8000eae:	0b24      	lsrs	r4, r4, #12
 8000eb0:	08d2      	lsrs	r2, r2, #3
 8000eb2:	4315      	orrs	r5, r2
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	e611      	b.n	8000adc <__aeabi_dmul+0xe0>
 8000eb8:	2280      	movs	r2, #128	; 0x80
 8000eba:	0312      	lsls	r2, r2, #12
 8000ebc:	4314      	orrs	r4, r2
 8000ebe:	0324      	lsls	r4, r4, #12
 8000ec0:	4a01      	ldr	r2, [pc, #4]	; (8000ec8 <__aeabi_dmul+0x4cc>)
 8000ec2:	0b24      	lsrs	r4, r4, #12
 8000ec4:	e60a      	b.n	8000adc <__aeabi_dmul+0xe0>
 8000ec6:	46c0      	nop			; (mov r8, r8)
 8000ec8:	000007ff 	.word	0x000007ff
 8000ecc:	0000043e 	.word	0x0000043e
 8000ed0:	0000041e 	.word	0x0000041e

08000ed4 <__aeabi_dsub>:
 8000ed4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000ed6:	4657      	mov	r7, sl
 8000ed8:	464e      	mov	r6, r9
 8000eda:	4645      	mov	r5, r8
 8000edc:	46de      	mov	lr, fp
 8000ede:	0004      	movs	r4, r0
 8000ee0:	b5e0      	push	{r5, r6, r7, lr}
 8000ee2:	001f      	movs	r7, r3
 8000ee4:	0010      	movs	r0, r2
 8000ee6:	030b      	lsls	r3, r1, #12
 8000ee8:	0f62      	lsrs	r2, r4, #29
 8000eea:	004e      	lsls	r6, r1, #1
 8000eec:	0fcd      	lsrs	r5, r1, #31
 8000eee:	0a5b      	lsrs	r3, r3, #9
 8000ef0:	0339      	lsls	r1, r7, #12
 8000ef2:	4313      	orrs	r3, r2
 8000ef4:	0a49      	lsrs	r1, r1, #9
 8000ef6:	00e2      	lsls	r2, r4, #3
 8000ef8:	0f44      	lsrs	r4, r0, #29
 8000efa:	4321      	orrs	r1, r4
 8000efc:	4cc2      	ldr	r4, [pc, #776]	; (8001208 <__aeabi_dsub+0x334>)
 8000efe:	4691      	mov	r9, r2
 8000f00:	4692      	mov	sl, r2
 8000f02:	00c0      	lsls	r0, r0, #3
 8000f04:	007a      	lsls	r2, r7, #1
 8000f06:	4680      	mov	r8, r0
 8000f08:	0d76      	lsrs	r6, r6, #21
 8000f0a:	0d52      	lsrs	r2, r2, #21
 8000f0c:	0fff      	lsrs	r7, r7, #31
 8000f0e:	42a2      	cmp	r2, r4
 8000f10:	d100      	bne.n	8000f14 <__aeabi_dsub+0x40>
 8000f12:	e0b4      	b.n	800107e <__aeabi_dsub+0x1aa>
 8000f14:	2401      	movs	r4, #1
 8000f16:	4067      	eors	r7, r4
 8000f18:	46bb      	mov	fp, r7
 8000f1a:	42bd      	cmp	r5, r7
 8000f1c:	d100      	bne.n	8000f20 <__aeabi_dsub+0x4c>
 8000f1e:	e088      	b.n	8001032 <__aeabi_dsub+0x15e>
 8000f20:	1ab4      	subs	r4, r6, r2
 8000f22:	46a4      	mov	ip, r4
 8000f24:	2c00      	cmp	r4, #0
 8000f26:	dc00      	bgt.n	8000f2a <__aeabi_dsub+0x56>
 8000f28:	e0b2      	b.n	8001090 <__aeabi_dsub+0x1bc>
 8000f2a:	2a00      	cmp	r2, #0
 8000f2c:	d100      	bne.n	8000f30 <__aeabi_dsub+0x5c>
 8000f2e:	e0c5      	b.n	80010bc <__aeabi_dsub+0x1e8>
 8000f30:	4ab5      	ldr	r2, [pc, #724]	; (8001208 <__aeabi_dsub+0x334>)
 8000f32:	4296      	cmp	r6, r2
 8000f34:	d100      	bne.n	8000f38 <__aeabi_dsub+0x64>
 8000f36:	e28b      	b.n	8001450 <__aeabi_dsub+0x57c>
 8000f38:	2280      	movs	r2, #128	; 0x80
 8000f3a:	0412      	lsls	r2, r2, #16
 8000f3c:	4311      	orrs	r1, r2
 8000f3e:	4662      	mov	r2, ip
 8000f40:	2a38      	cmp	r2, #56	; 0x38
 8000f42:	dd00      	ble.n	8000f46 <__aeabi_dsub+0x72>
 8000f44:	e1a1      	b.n	800128a <__aeabi_dsub+0x3b6>
 8000f46:	2a1f      	cmp	r2, #31
 8000f48:	dd00      	ble.n	8000f4c <__aeabi_dsub+0x78>
 8000f4a:	e216      	b.n	800137a <__aeabi_dsub+0x4a6>
 8000f4c:	2720      	movs	r7, #32
 8000f4e:	000c      	movs	r4, r1
 8000f50:	1abf      	subs	r7, r7, r2
 8000f52:	40bc      	lsls	r4, r7
 8000f54:	0002      	movs	r2, r0
 8000f56:	46a0      	mov	r8, r4
 8000f58:	4664      	mov	r4, ip
 8000f5a:	40b8      	lsls	r0, r7
 8000f5c:	40e2      	lsrs	r2, r4
 8000f5e:	4644      	mov	r4, r8
 8000f60:	4314      	orrs	r4, r2
 8000f62:	0002      	movs	r2, r0
 8000f64:	1e50      	subs	r0, r2, #1
 8000f66:	4182      	sbcs	r2, r0
 8000f68:	4660      	mov	r0, ip
 8000f6a:	40c1      	lsrs	r1, r0
 8000f6c:	4322      	orrs	r2, r4
 8000f6e:	1a5b      	subs	r3, r3, r1
 8000f70:	4649      	mov	r1, r9
 8000f72:	1a8c      	subs	r4, r1, r2
 8000f74:	45a1      	cmp	r9, r4
 8000f76:	4192      	sbcs	r2, r2
 8000f78:	4252      	negs	r2, r2
 8000f7a:	1a9b      	subs	r3, r3, r2
 8000f7c:	4698      	mov	r8, r3
 8000f7e:	4643      	mov	r3, r8
 8000f80:	021b      	lsls	r3, r3, #8
 8000f82:	d400      	bmi.n	8000f86 <__aeabi_dsub+0xb2>
 8000f84:	e117      	b.n	80011b6 <__aeabi_dsub+0x2e2>
 8000f86:	4643      	mov	r3, r8
 8000f88:	025b      	lsls	r3, r3, #9
 8000f8a:	0a5b      	lsrs	r3, r3, #9
 8000f8c:	4698      	mov	r8, r3
 8000f8e:	4643      	mov	r3, r8
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d100      	bne.n	8000f96 <__aeabi_dsub+0xc2>
 8000f94:	e16c      	b.n	8001270 <__aeabi_dsub+0x39c>
 8000f96:	4640      	mov	r0, r8
 8000f98:	f000 fbd2 	bl	8001740 <__clzsi2>
 8000f9c:	0002      	movs	r2, r0
 8000f9e:	3a08      	subs	r2, #8
 8000fa0:	2120      	movs	r1, #32
 8000fa2:	0020      	movs	r0, r4
 8000fa4:	4643      	mov	r3, r8
 8000fa6:	1a89      	subs	r1, r1, r2
 8000fa8:	4093      	lsls	r3, r2
 8000faa:	40c8      	lsrs	r0, r1
 8000fac:	4094      	lsls	r4, r2
 8000fae:	4303      	orrs	r3, r0
 8000fb0:	4296      	cmp	r6, r2
 8000fb2:	dd00      	ble.n	8000fb6 <__aeabi_dsub+0xe2>
 8000fb4:	e157      	b.n	8001266 <__aeabi_dsub+0x392>
 8000fb6:	1b96      	subs	r6, r2, r6
 8000fb8:	1c71      	adds	r1, r6, #1
 8000fba:	291f      	cmp	r1, #31
 8000fbc:	dd00      	ble.n	8000fc0 <__aeabi_dsub+0xec>
 8000fbe:	e1cb      	b.n	8001358 <__aeabi_dsub+0x484>
 8000fc0:	2220      	movs	r2, #32
 8000fc2:	0018      	movs	r0, r3
 8000fc4:	0026      	movs	r6, r4
 8000fc6:	1a52      	subs	r2, r2, r1
 8000fc8:	4094      	lsls	r4, r2
 8000fca:	4090      	lsls	r0, r2
 8000fcc:	40ce      	lsrs	r6, r1
 8000fce:	40cb      	lsrs	r3, r1
 8000fd0:	1e62      	subs	r2, r4, #1
 8000fd2:	4194      	sbcs	r4, r2
 8000fd4:	4330      	orrs	r0, r6
 8000fd6:	4698      	mov	r8, r3
 8000fd8:	2600      	movs	r6, #0
 8000fda:	4304      	orrs	r4, r0
 8000fdc:	0763      	lsls	r3, r4, #29
 8000fde:	d009      	beq.n	8000ff4 <__aeabi_dsub+0x120>
 8000fe0:	230f      	movs	r3, #15
 8000fe2:	4023      	ands	r3, r4
 8000fe4:	2b04      	cmp	r3, #4
 8000fe6:	d005      	beq.n	8000ff4 <__aeabi_dsub+0x120>
 8000fe8:	1d23      	adds	r3, r4, #4
 8000fea:	42a3      	cmp	r3, r4
 8000fec:	41a4      	sbcs	r4, r4
 8000fee:	4264      	negs	r4, r4
 8000ff0:	44a0      	add	r8, r4
 8000ff2:	001c      	movs	r4, r3
 8000ff4:	4643      	mov	r3, r8
 8000ff6:	021b      	lsls	r3, r3, #8
 8000ff8:	d400      	bmi.n	8000ffc <__aeabi_dsub+0x128>
 8000ffa:	e0df      	b.n	80011bc <__aeabi_dsub+0x2e8>
 8000ffc:	4b82      	ldr	r3, [pc, #520]	; (8001208 <__aeabi_dsub+0x334>)
 8000ffe:	3601      	adds	r6, #1
 8001000:	429e      	cmp	r6, r3
 8001002:	d100      	bne.n	8001006 <__aeabi_dsub+0x132>
 8001004:	e0fb      	b.n	80011fe <__aeabi_dsub+0x32a>
 8001006:	4642      	mov	r2, r8
 8001008:	4b80      	ldr	r3, [pc, #512]	; (800120c <__aeabi_dsub+0x338>)
 800100a:	08e4      	lsrs	r4, r4, #3
 800100c:	401a      	ands	r2, r3
 800100e:	0013      	movs	r3, r2
 8001010:	0571      	lsls	r1, r6, #21
 8001012:	0752      	lsls	r2, r2, #29
 8001014:	025b      	lsls	r3, r3, #9
 8001016:	4322      	orrs	r2, r4
 8001018:	0b1b      	lsrs	r3, r3, #12
 800101a:	0d49      	lsrs	r1, r1, #21
 800101c:	0509      	lsls	r1, r1, #20
 800101e:	07ed      	lsls	r5, r5, #31
 8001020:	4319      	orrs	r1, r3
 8001022:	4329      	orrs	r1, r5
 8001024:	0010      	movs	r0, r2
 8001026:	bcf0      	pop	{r4, r5, r6, r7}
 8001028:	46bb      	mov	fp, r7
 800102a:	46b2      	mov	sl, r6
 800102c:	46a9      	mov	r9, r5
 800102e:	46a0      	mov	r8, r4
 8001030:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001032:	1ab4      	subs	r4, r6, r2
 8001034:	46a4      	mov	ip, r4
 8001036:	2c00      	cmp	r4, #0
 8001038:	dd58      	ble.n	80010ec <__aeabi_dsub+0x218>
 800103a:	2a00      	cmp	r2, #0
 800103c:	d100      	bne.n	8001040 <__aeabi_dsub+0x16c>
 800103e:	e09e      	b.n	800117e <__aeabi_dsub+0x2aa>
 8001040:	4a71      	ldr	r2, [pc, #452]	; (8001208 <__aeabi_dsub+0x334>)
 8001042:	4296      	cmp	r6, r2
 8001044:	d100      	bne.n	8001048 <__aeabi_dsub+0x174>
 8001046:	e13b      	b.n	80012c0 <__aeabi_dsub+0x3ec>
 8001048:	2280      	movs	r2, #128	; 0x80
 800104a:	0412      	lsls	r2, r2, #16
 800104c:	4311      	orrs	r1, r2
 800104e:	4662      	mov	r2, ip
 8001050:	2a38      	cmp	r2, #56	; 0x38
 8001052:	dd00      	ble.n	8001056 <__aeabi_dsub+0x182>
 8001054:	e0c1      	b.n	80011da <__aeabi_dsub+0x306>
 8001056:	2a1f      	cmp	r2, #31
 8001058:	dc00      	bgt.n	800105c <__aeabi_dsub+0x188>
 800105a:	e1bb      	b.n	80013d4 <__aeabi_dsub+0x500>
 800105c:	000c      	movs	r4, r1
 800105e:	3a20      	subs	r2, #32
 8001060:	40d4      	lsrs	r4, r2
 8001062:	0022      	movs	r2, r4
 8001064:	4664      	mov	r4, ip
 8001066:	2c20      	cmp	r4, #32
 8001068:	d004      	beq.n	8001074 <__aeabi_dsub+0x1a0>
 800106a:	2740      	movs	r7, #64	; 0x40
 800106c:	1b3f      	subs	r7, r7, r4
 800106e:	40b9      	lsls	r1, r7
 8001070:	4308      	orrs	r0, r1
 8001072:	4680      	mov	r8, r0
 8001074:	4644      	mov	r4, r8
 8001076:	1e61      	subs	r1, r4, #1
 8001078:	418c      	sbcs	r4, r1
 800107a:	4314      	orrs	r4, r2
 800107c:	e0b1      	b.n	80011e2 <__aeabi_dsub+0x30e>
 800107e:	000c      	movs	r4, r1
 8001080:	4304      	orrs	r4, r0
 8001082:	d02a      	beq.n	80010da <__aeabi_dsub+0x206>
 8001084:	46bb      	mov	fp, r7
 8001086:	42bd      	cmp	r5, r7
 8001088:	d02d      	beq.n	80010e6 <__aeabi_dsub+0x212>
 800108a:	4c61      	ldr	r4, [pc, #388]	; (8001210 <__aeabi_dsub+0x33c>)
 800108c:	46a4      	mov	ip, r4
 800108e:	44b4      	add	ip, r6
 8001090:	4664      	mov	r4, ip
 8001092:	2c00      	cmp	r4, #0
 8001094:	d05c      	beq.n	8001150 <__aeabi_dsub+0x27c>
 8001096:	1b94      	subs	r4, r2, r6
 8001098:	46a4      	mov	ip, r4
 800109a:	2e00      	cmp	r6, #0
 800109c:	d000      	beq.n	80010a0 <__aeabi_dsub+0x1cc>
 800109e:	e115      	b.n	80012cc <__aeabi_dsub+0x3f8>
 80010a0:	464d      	mov	r5, r9
 80010a2:	431d      	orrs	r5, r3
 80010a4:	d100      	bne.n	80010a8 <__aeabi_dsub+0x1d4>
 80010a6:	e1c3      	b.n	8001430 <__aeabi_dsub+0x55c>
 80010a8:	1e65      	subs	r5, r4, #1
 80010aa:	2c01      	cmp	r4, #1
 80010ac:	d100      	bne.n	80010b0 <__aeabi_dsub+0x1dc>
 80010ae:	e20c      	b.n	80014ca <__aeabi_dsub+0x5f6>
 80010b0:	4e55      	ldr	r6, [pc, #340]	; (8001208 <__aeabi_dsub+0x334>)
 80010b2:	42b4      	cmp	r4, r6
 80010b4:	d100      	bne.n	80010b8 <__aeabi_dsub+0x1e4>
 80010b6:	e1f8      	b.n	80014aa <__aeabi_dsub+0x5d6>
 80010b8:	46ac      	mov	ip, r5
 80010ba:	e10e      	b.n	80012da <__aeabi_dsub+0x406>
 80010bc:	000a      	movs	r2, r1
 80010be:	4302      	orrs	r2, r0
 80010c0:	d100      	bne.n	80010c4 <__aeabi_dsub+0x1f0>
 80010c2:	e136      	b.n	8001332 <__aeabi_dsub+0x45e>
 80010c4:	0022      	movs	r2, r4
 80010c6:	3a01      	subs	r2, #1
 80010c8:	2c01      	cmp	r4, #1
 80010ca:	d100      	bne.n	80010ce <__aeabi_dsub+0x1fa>
 80010cc:	e1c6      	b.n	800145c <__aeabi_dsub+0x588>
 80010ce:	4c4e      	ldr	r4, [pc, #312]	; (8001208 <__aeabi_dsub+0x334>)
 80010d0:	45a4      	cmp	ip, r4
 80010d2:	d100      	bne.n	80010d6 <__aeabi_dsub+0x202>
 80010d4:	e0f4      	b.n	80012c0 <__aeabi_dsub+0x3ec>
 80010d6:	4694      	mov	ip, r2
 80010d8:	e731      	b.n	8000f3e <__aeabi_dsub+0x6a>
 80010da:	2401      	movs	r4, #1
 80010dc:	4067      	eors	r7, r4
 80010de:	46bb      	mov	fp, r7
 80010e0:	42bd      	cmp	r5, r7
 80010e2:	d000      	beq.n	80010e6 <__aeabi_dsub+0x212>
 80010e4:	e71c      	b.n	8000f20 <__aeabi_dsub+0x4c>
 80010e6:	4c4a      	ldr	r4, [pc, #296]	; (8001210 <__aeabi_dsub+0x33c>)
 80010e8:	46a4      	mov	ip, r4
 80010ea:	44b4      	add	ip, r6
 80010ec:	4664      	mov	r4, ip
 80010ee:	2c00      	cmp	r4, #0
 80010f0:	d100      	bne.n	80010f4 <__aeabi_dsub+0x220>
 80010f2:	e0cf      	b.n	8001294 <__aeabi_dsub+0x3c0>
 80010f4:	1b94      	subs	r4, r2, r6
 80010f6:	46a4      	mov	ip, r4
 80010f8:	2e00      	cmp	r6, #0
 80010fa:	d100      	bne.n	80010fe <__aeabi_dsub+0x22a>
 80010fc:	e15c      	b.n	80013b8 <__aeabi_dsub+0x4e4>
 80010fe:	4e42      	ldr	r6, [pc, #264]	; (8001208 <__aeabi_dsub+0x334>)
 8001100:	42b2      	cmp	r2, r6
 8001102:	d100      	bne.n	8001106 <__aeabi_dsub+0x232>
 8001104:	e1ec      	b.n	80014e0 <__aeabi_dsub+0x60c>
 8001106:	2680      	movs	r6, #128	; 0x80
 8001108:	0436      	lsls	r6, r6, #16
 800110a:	4333      	orrs	r3, r6
 800110c:	4664      	mov	r4, ip
 800110e:	2c38      	cmp	r4, #56	; 0x38
 8001110:	dd00      	ble.n	8001114 <__aeabi_dsub+0x240>
 8001112:	e1b3      	b.n	800147c <__aeabi_dsub+0x5a8>
 8001114:	2c1f      	cmp	r4, #31
 8001116:	dd00      	ble.n	800111a <__aeabi_dsub+0x246>
 8001118:	e238      	b.n	800158c <__aeabi_dsub+0x6b8>
 800111a:	2620      	movs	r6, #32
 800111c:	1b36      	subs	r6, r6, r4
 800111e:	001c      	movs	r4, r3
 8001120:	40b4      	lsls	r4, r6
 8001122:	464f      	mov	r7, r9
 8001124:	46a0      	mov	r8, r4
 8001126:	4664      	mov	r4, ip
 8001128:	40e7      	lsrs	r7, r4
 800112a:	4644      	mov	r4, r8
 800112c:	433c      	orrs	r4, r7
 800112e:	464f      	mov	r7, r9
 8001130:	40b7      	lsls	r7, r6
 8001132:	003e      	movs	r6, r7
 8001134:	1e77      	subs	r7, r6, #1
 8001136:	41be      	sbcs	r6, r7
 8001138:	4334      	orrs	r4, r6
 800113a:	4666      	mov	r6, ip
 800113c:	40f3      	lsrs	r3, r6
 800113e:	18c9      	adds	r1, r1, r3
 8001140:	1824      	adds	r4, r4, r0
 8001142:	4284      	cmp	r4, r0
 8001144:	419b      	sbcs	r3, r3
 8001146:	425b      	negs	r3, r3
 8001148:	4698      	mov	r8, r3
 800114a:	0016      	movs	r6, r2
 800114c:	4488      	add	r8, r1
 800114e:	e04e      	b.n	80011ee <__aeabi_dsub+0x31a>
 8001150:	4a30      	ldr	r2, [pc, #192]	; (8001214 <__aeabi_dsub+0x340>)
 8001152:	1c74      	adds	r4, r6, #1
 8001154:	4214      	tst	r4, r2
 8001156:	d000      	beq.n	800115a <__aeabi_dsub+0x286>
 8001158:	e0d6      	b.n	8001308 <__aeabi_dsub+0x434>
 800115a:	464a      	mov	r2, r9
 800115c:	431a      	orrs	r2, r3
 800115e:	2e00      	cmp	r6, #0
 8001160:	d000      	beq.n	8001164 <__aeabi_dsub+0x290>
 8001162:	e15b      	b.n	800141c <__aeabi_dsub+0x548>
 8001164:	2a00      	cmp	r2, #0
 8001166:	d100      	bne.n	800116a <__aeabi_dsub+0x296>
 8001168:	e1a5      	b.n	80014b6 <__aeabi_dsub+0x5e2>
 800116a:	000a      	movs	r2, r1
 800116c:	4302      	orrs	r2, r0
 800116e:	d000      	beq.n	8001172 <__aeabi_dsub+0x29e>
 8001170:	e1bb      	b.n	80014ea <__aeabi_dsub+0x616>
 8001172:	464a      	mov	r2, r9
 8001174:	0759      	lsls	r1, r3, #29
 8001176:	08d2      	lsrs	r2, r2, #3
 8001178:	430a      	orrs	r2, r1
 800117a:	08db      	lsrs	r3, r3, #3
 800117c:	e027      	b.n	80011ce <__aeabi_dsub+0x2fa>
 800117e:	000a      	movs	r2, r1
 8001180:	4302      	orrs	r2, r0
 8001182:	d100      	bne.n	8001186 <__aeabi_dsub+0x2b2>
 8001184:	e174      	b.n	8001470 <__aeabi_dsub+0x59c>
 8001186:	0022      	movs	r2, r4
 8001188:	3a01      	subs	r2, #1
 800118a:	2c01      	cmp	r4, #1
 800118c:	d005      	beq.n	800119a <__aeabi_dsub+0x2c6>
 800118e:	4c1e      	ldr	r4, [pc, #120]	; (8001208 <__aeabi_dsub+0x334>)
 8001190:	45a4      	cmp	ip, r4
 8001192:	d100      	bne.n	8001196 <__aeabi_dsub+0x2c2>
 8001194:	e094      	b.n	80012c0 <__aeabi_dsub+0x3ec>
 8001196:	4694      	mov	ip, r2
 8001198:	e759      	b.n	800104e <__aeabi_dsub+0x17a>
 800119a:	4448      	add	r0, r9
 800119c:	4548      	cmp	r0, r9
 800119e:	4192      	sbcs	r2, r2
 80011a0:	185b      	adds	r3, r3, r1
 80011a2:	4698      	mov	r8, r3
 80011a4:	0004      	movs	r4, r0
 80011a6:	4252      	negs	r2, r2
 80011a8:	4490      	add	r8, r2
 80011aa:	4643      	mov	r3, r8
 80011ac:	2602      	movs	r6, #2
 80011ae:	021b      	lsls	r3, r3, #8
 80011b0:	d500      	bpl.n	80011b4 <__aeabi_dsub+0x2e0>
 80011b2:	e0c4      	b.n	800133e <__aeabi_dsub+0x46a>
 80011b4:	3e01      	subs	r6, #1
 80011b6:	0763      	lsls	r3, r4, #29
 80011b8:	d000      	beq.n	80011bc <__aeabi_dsub+0x2e8>
 80011ba:	e711      	b.n	8000fe0 <__aeabi_dsub+0x10c>
 80011bc:	4643      	mov	r3, r8
 80011be:	46b4      	mov	ip, r6
 80011c0:	0759      	lsls	r1, r3, #29
 80011c2:	08e2      	lsrs	r2, r4, #3
 80011c4:	430a      	orrs	r2, r1
 80011c6:	08db      	lsrs	r3, r3, #3
 80011c8:	490f      	ldr	r1, [pc, #60]	; (8001208 <__aeabi_dsub+0x334>)
 80011ca:	458c      	cmp	ip, r1
 80011cc:	d040      	beq.n	8001250 <__aeabi_dsub+0x37c>
 80011ce:	4661      	mov	r1, ip
 80011d0:	031b      	lsls	r3, r3, #12
 80011d2:	0549      	lsls	r1, r1, #21
 80011d4:	0b1b      	lsrs	r3, r3, #12
 80011d6:	0d49      	lsrs	r1, r1, #21
 80011d8:	e720      	b.n	800101c <__aeabi_dsub+0x148>
 80011da:	4301      	orrs	r1, r0
 80011dc:	000c      	movs	r4, r1
 80011de:	1e61      	subs	r1, r4, #1
 80011e0:	418c      	sbcs	r4, r1
 80011e2:	444c      	add	r4, r9
 80011e4:	454c      	cmp	r4, r9
 80011e6:	4192      	sbcs	r2, r2
 80011e8:	4252      	negs	r2, r2
 80011ea:	4690      	mov	r8, r2
 80011ec:	4498      	add	r8, r3
 80011ee:	4643      	mov	r3, r8
 80011f0:	021b      	lsls	r3, r3, #8
 80011f2:	d5e0      	bpl.n	80011b6 <__aeabi_dsub+0x2e2>
 80011f4:	4b04      	ldr	r3, [pc, #16]	; (8001208 <__aeabi_dsub+0x334>)
 80011f6:	3601      	adds	r6, #1
 80011f8:	429e      	cmp	r6, r3
 80011fa:	d000      	beq.n	80011fe <__aeabi_dsub+0x32a>
 80011fc:	e09f      	b.n	800133e <__aeabi_dsub+0x46a>
 80011fe:	0031      	movs	r1, r6
 8001200:	2300      	movs	r3, #0
 8001202:	2200      	movs	r2, #0
 8001204:	e70a      	b.n	800101c <__aeabi_dsub+0x148>
 8001206:	46c0      	nop			; (mov r8, r8)
 8001208:	000007ff 	.word	0x000007ff
 800120c:	ff7fffff 	.word	0xff7fffff
 8001210:	fffff801 	.word	0xfffff801
 8001214:	000007fe 	.word	0x000007fe
 8001218:	2a00      	cmp	r2, #0
 800121a:	d100      	bne.n	800121e <__aeabi_dsub+0x34a>
 800121c:	e160      	b.n	80014e0 <__aeabi_dsub+0x60c>
 800121e:	000a      	movs	r2, r1
 8001220:	4302      	orrs	r2, r0
 8001222:	d04d      	beq.n	80012c0 <__aeabi_dsub+0x3ec>
 8001224:	464a      	mov	r2, r9
 8001226:	075c      	lsls	r4, r3, #29
 8001228:	08d2      	lsrs	r2, r2, #3
 800122a:	4322      	orrs	r2, r4
 800122c:	2480      	movs	r4, #128	; 0x80
 800122e:	08db      	lsrs	r3, r3, #3
 8001230:	0324      	lsls	r4, r4, #12
 8001232:	4223      	tst	r3, r4
 8001234:	d007      	beq.n	8001246 <__aeabi_dsub+0x372>
 8001236:	08ce      	lsrs	r6, r1, #3
 8001238:	4226      	tst	r6, r4
 800123a:	d104      	bne.n	8001246 <__aeabi_dsub+0x372>
 800123c:	465d      	mov	r5, fp
 800123e:	0033      	movs	r3, r6
 8001240:	08c2      	lsrs	r2, r0, #3
 8001242:	0749      	lsls	r1, r1, #29
 8001244:	430a      	orrs	r2, r1
 8001246:	0f51      	lsrs	r1, r2, #29
 8001248:	00d2      	lsls	r2, r2, #3
 800124a:	08d2      	lsrs	r2, r2, #3
 800124c:	0749      	lsls	r1, r1, #29
 800124e:	430a      	orrs	r2, r1
 8001250:	0011      	movs	r1, r2
 8001252:	4319      	orrs	r1, r3
 8001254:	d100      	bne.n	8001258 <__aeabi_dsub+0x384>
 8001256:	e1c8      	b.n	80015ea <__aeabi_dsub+0x716>
 8001258:	2180      	movs	r1, #128	; 0x80
 800125a:	0309      	lsls	r1, r1, #12
 800125c:	430b      	orrs	r3, r1
 800125e:	031b      	lsls	r3, r3, #12
 8001260:	49d5      	ldr	r1, [pc, #852]	; (80015b8 <__aeabi_dsub+0x6e4>)
 8001262:	0b1b      	lsrs	r3, r3, #12
 8001264:	e6da      	b.n	800101c <__aeabi_dsub+0x148>
 8001266:	49d5      	ldr	r1, [pc, #852]	; (80015bc <__aeabi_dsub+0x6e8>)
 8001268:	1ab6      	subs	r6, r6, r2
 800126a:	400b      	ands	r3, r1
 800126c:	4698      	mov	r8, r3
 800126e:	e6b5      	b.n	8000fdc <__aeabi_dsub+0x108>
 8001270:	0020      	movs	r0, r4
 8001272:	f000 fa65 	bl	8001740 <__clzsi2>
 8001276:	0002      	movs	r2, r0
 8001278:	3218      	adds	r2, #24
 800127a:	2a1f      	cmp	r2, #31
 800127c:	dc00      	bgt.n	8001280 <__aeabi_dsub+0x3ac>
 800127e:	e68f      	b.n	8000fa0 <__aeabi_dsub+0xcc>
 8001280:	0023      	movs	r3, r4
 8001282:	3808      	subs	r0, #8
 8001284:	4083      	lsls	r3, r0
 8001286:	2400      	movs	r4, #0
 8001288:	e692      	b.n	8000fb0 <__aeabi_dsub+0xdc>
 800128a:	4308      	orrs	r0, r1
 800128c:	0002      	movs	r2, r0
 800128e:	1e50      	subs	r0, r2, #1
 8001290:	4182      	sbcs	r2, r0
 8001292:	e66d      	b.n	8000f70 <__aeabi_dsub+0x9c>
 8001294:	4cca      	ldr	r4, [pc, #808]	; (80015c0 <__aeabi_dsub+0x6ec>)
 8001296:	1c72      	adds	r2, r6, #1
 8001298:	4222      	tst	r2, r4
 800129a:	d000      	beq.n	800129e <__aeabi_dsub+0x3ca>
 800129c:	e0ad      	b.n	80013fa <__aeabi_dsub+0x526>
 800129e:	464a      	mov	r2, r9
 80012a0:	431a      	orrs	r2, r3
 80012a2:	2e00      	cmp	r6, #0
 80012a4:	d1b8      	bne.n	8001218 <__aeabi_dsub+0x344>
 80012a6:	2a00      	cmp	r2, #0
 80012a8:	d100      	bne.n	80012ac <__aeabi_dsub+0x3d8>
 80012aa:	e158      	b.n	800155e <__aeabi_dsub+0x68a>
 80012ac:	000a      	movs	r2, r1
 80012ae:	4302      	orrs	r2, r0
 80012b0:	d000      	beq.n	80012b4 <__aeabi_dsub+0x3e0>
 80012b2:	e159      	b.n	8001568 <__aeabi_dsub+0x694>
 80012b4:	464a      	mov	r2, r9
 80012b6:	0759      	lsls	r1, r3, #29
 80012b8:	08d2      	lsrs	r2, r2, #3
 80012ba:	430a      	orrs	r2, r1
 80012bc:	08db      	lsrs	r3, r3, #3
 80012be:	e786      	b.n	80011ce <__aeabi_dsub+0x2fa>
 80012c0:	464a      	mov	r2, r9
 80012c2:	0759      	lsls	r1, r3, #29
 80012c4:	08d2      	lsrs	r2, r2, #3
 80012c6:	430a      	orrs	r2, r1
 80012c8:	08db      	lsrs	r3, r3, #3
 80012ca:	e7c1      	b.n	8001250 <__aeabi_dsub+0x37c>
 80012cc:	4dba      	ldr	r5, [pc, #744]	; (80015b8 <__aeabi_dsub+0x6e4>)
 80012ce:	42aa      	cmp	r2, r5
 80012d0:	d100      	bne.n	80012d4 <__aeabi_dsub+0x400>
 80012d2:	e11e      	b.n	8001512 <__aeabi_dsub+0x63e>
 80012d4:	2580      	movs	r5, #128	; 0x80
 80012d6:	042d      	lsls	r5, r5, #16
 80012d8:	432b      	orrs	r3, r5
 80012da:	4664      	mov	r4, ip
 80012dc:	2c38      	cmp	r4, #56	; 0x38
 80012de:	dc5d      	bgt.n	800139c <__aeabi_dsub+0x4c8>
 80012e0:	2c1f      	cmp	r4, #31
 80012e2:	dd00      	ble.n	80012e6 <__aeabi_dsub+0x412>
 80012e4:	e0d0      	b.n	8001488 <__aeabi_dsub+0x5b4>
 80012e6:	2520      	movs	r5, #32
 80012e8:	4667      	mov	r7, ip
 80012ea:	1b2d      	subs	r5, r5, r4
 80012ec:	464e      	mov	r6, r9
 80012ee:	001c      	movs	r4, r3
 80012f0:	40fe      	lsrs	r6, r7
 80012f2:	40ac      	lsls	r4, r5
 80012f4:	4334      	orrs	r4, r6
 80012f6:	464e      	mov	r6, r9
 80012f8:	40ae      	lsls	r6, r5
 80012fa:	0035      	movs	r5, r6
 80012fc:	40fb      	lsrs	r3, r7
 80012fe:	1e6e      	subs	r6, r5, #1
 8001300:	41b5      	sbcs	r5, r6
 8001302:	1ac9      	subs	r1, r1, r3
 8001304:	432c      	orrs	r4, r5
 8001306:	e04e      	b.n	80013a6 <__aeabi_dsub+0x4d2>
 8001308:	464a      	mov	r2, r9
 800130a:	1a14      	subs	r4, r2, r0
 800130c:	45a1      	cmp	r9, r4
 800130e:	4192      	sbcs	r2, r2
 8001310:	4252      	negs	r2, r2
 8001312:	4690      	mov	r8, r2
 8001314:	1a5f      	subs	r7, r3, r1
 8001316:	003a      	movs	r2, r7
 8001318:	4647      	mov	r7, r8
 800131a:	1bd2      	subs	r2, r2, r7
 800131c:	4690      	mov	r8, r2
 800131e:	0212      	lsls	r2, r2, #8
 8001320:	d500      	bpl.n	8001324 <__aeabi_dsub+0x450>
 8001322:	e08b      	b.n	800143c <__aeabi_dsub+0x568>
 8001324:	4642      	mov	r2, r8
 8001326:	4322      	orrs	r2, r4
 8001328:	d000      	beq.n	800132c <__aeabi_dsub+0x458>
 800132a:	e630      	b.n	8000f8e <__aeabi_dsub+0xba>
 800132c:	2300      	movs	r3, #0
 800132e:	2500      	movs	r5, #0
 8001330:	e74d      	b.n	80011ce <__aeabi_dsub+0x2fa>
 8001332:	464a      	mov	r2, r9
 8001334:	0759      	lsls	r1, r3, #29
 8001336:	08d2      	lsrs	r2, r2, #3
 8001338:	430a      	orrs	r2, r1
 800133a:	08db      	lsrs	r3, r3, #3
 800133c:	e744      	b.n	80011c8 <__aeabi_dsub+0x2f4>
 800133e:	4642      	mov	r2, r8
 8001340:	4b9e      	ldr	r3, [pc, #632]	; (80015bc <__aeabi_dsub+0x6e8>)
 8001342:	0861      	lsrs	r1, r4, #1
 8001344:	401a      	ands	r2, r3
 8001346:	0013      	movs	r3, r2
 8001348:	2201      	movs	r2, #1
 800134a:	4014      	ands	r4, r2
 800134c:	430c      	orrs	r4, r1
 800134e:	07da      	lsls	r2, r3, #31
 8001350:	085b      	lsrs	r3, r3, #1
 8001352:	4698      	mov	r8, r3
 8001354:	4314      	orrs	r4, r2
 8001356:	e641      	b.n	8000fdc <__aeabi_dsub+0x108>
 8001358:	001a      	movs	r2, r3
 800135a:	3e1f      	subs	r6, #31
 800135c:	40f2      	lsrs	r2, r6
 800135e:	0016      	movs	r6, r2
 8001360:	2920      	cmp	r1, #32
 8001362:	d003      	beq.n	800136c <__aeabi_dsub+0x498>
 8001364:	2240      	movs	r2, #64	; 0x40
 8001366:	1a51      	subs	r1, r2, r1
 8001368:	408b      	lsls	r3, r1
 800136a:	431c      	orrs	r4, r3
 800136c:	1e62      	subs	r2, r4, #1
 800136e:	4194      	sbcs	r4, r2
 8001370:	2300      	movs	r3, #0
 8001372:	4334      	orrs	r4, r6
 8001374:	4698      	mov	r8, r3
 8001376:	2600      	movs	r6, #0
 8001378:	e71d      	b.n	80011b6 <__aeabi_dsub+0x2e2>
 800137a:	000c      	movs	r4, r1
 800137c:	3a20      	subs	r2, #32
 800137e:	40d4      	lsrs	r4, r2
 8001380:	0022      	movs	r2, r4
 8001382:	4664      	mov	r4, ip
 8001384:	2c20      	cmp	r4, #32
 8001386:	d004      	beq.n	8001392 <__aeabi_dsub+0x4be>
 8001388:	2740      	movs	r7, #64	; 0x40
 800138a:	1b3f      	subs	r7, r7, r4
 800138c:	40b9      	lsls	r1, r7
 800138e:	4308      	orrs	r0, r1
 8001390:	4680      	mov	r8, r0
 8001392:	4644      	mov	r4, r8
 8001394:	1e61      	subs	r1, r4, #1
 8001396:	418c      	sbcs	r4, r1
 8001398:	4322      	orrs	r2, r4
 800139a:	e5e9      	b.n	8000f70 <__aeabi_dsub+0x9c>
 800139c:	464c      	mov	r4, r9
 800139e:	4323      	orrs	r3, r4
 80013a0:	001c      	movs	r4, r3
 80013a2:	1e63      	subs	r3, r4, #1
 80013a4:	419c      	sbcs	r4, r3
 80013a6:	1b04      	subs	r4, r0, r4
 80013a8:	42a0      	cmp	r0, r4
 80013aa:	419b      	sbcs	r3, r3
 80013ac:	425b      	negs	r3, r3
 80013ae:	1acb      	subs	r3, r1, r3
 80013b0:	4698      	mov	r8, r3
 80013b2:	465d      	mov	r5, fp
 80013b4:	0016      	movs	r6, r2
 80013b6:	e5e2      	b.n	8000f7e <__aeabi_dsub+0xaa>
 80013b8:	464e      	mov	r6, r9
 80013ba:	431e      	orrs	r6, r3
 80013bc:	d100      	bne.n	80013c0 <__aeabi_dsub+0x4ec>
 80013be:	e0ae      	b.n	800151e <__aeabi_dsub+0x64a>
 80013c0:	1e66      	subs	r6, r4, #1
 80013c2:	2c01      	cmp	r4, #1
 80013c4:	d100      	bne.n	80013c8 <__aeabi_dsub+0x4f4>
 80013c6:	e0fd      	b.n	80015c4 <__aeabi_dsub+0x6f0>
 80013c8:	4f7b      	ldr	r7, [pc, #492]	; (80015b8 <__aeabi_dsub+0x6e4>)
 80013ca:	42bc      	cmp	r4, r7
 80013cc:	d100      	bne.n	80013d0 <__aeabi_dsub+0x4fc>
 80013ce:	e107      	b.n	80015e0 <__aeabi_dsub+0x70c>
 80013d0:	46b4      	mov	ip, r6
 80013d2:	e69b      	b.n	800110c <__aeabi_dsub+0x238>
 80013d4:	4664      	mov	r4, ip
 80013d6:	2220      	movs	r2, #32
 80013d8:	1b12      	subs	r2, r2, r4
 80013da:	000c      	movs	r4, r1
 80013dc:	4094      	lsls	r4, r2
 80013de:	0007      	movs	r7, r0
 80013e0:	4090      	lsls	r0, r2
 80013e2:	46a0      	mov	r8, r4
 80013e4:	4664      	mov	r4, ip
 80013e6:	1e42      	subs	r2, r0, #1
 80013e8:	4190      	sbcs	r0, r2
 80013ea:	4662      	mov	r2, ip
 80013ec:	40e7      	lsrs	r7, r4
 80013ee:	4644      	mov	r4, r8
 80013f0:	40d1      	lsrs	r1, r2
 80013f2:	433c      	orrs	r4, r7
 80013f4:	4304      	orrs	r4, r0
 80013f6:	185b      	adds	r3, r3, r1
 80013f8:	e6f3      	b.n	80011e2 <__aeabi_dsub+0x30e>
 80013fa:	4c6f      	ldr	r4, [pc, #444]	; (80015b8 <__aeabi_dsub+0x6e4>)
 80013fc:	42a2      	cmp	r2, r4
 80013fe:	d100      	bne.n	8001402 <__aeabi_dsub+0x52e>
 8001400:	e0d5      	b.n	80015ae <__aeabi_dsub+0x6da>
 8001402:	4448      	add	r0, r9
 8001404:	185b      	adds	r3, r3, r1
 8001406:	4548      	cmp	r0, r9
 8001408:	4189      	sbcs	r1, r1
 800140a:	4249      	negs	r1, r1
 800140c:	185b      	adds	r3, r3, r1
 800140e:	07dc      	lsls	r4, r3, #31
 8001410:	0840      	lsrs	r0, r0, #1
 8001412:	085b      	lsrs	r3, r3, #1
 8001414:	4698      	mov	r8, r3
 8001416:	0016      	movs	r6, r2
 8001418:	4304      	orrs	r4, r0
 800141a:	e6cc      	b.n	80011b6 <__aeabi_dsub+0x2e2>
 800141c:	2a00      	cmp	r2, #0
 800141e:	d000      	beq.n	8001422 <__aeabi_dsub+0x54e>
 8001420:	e082      	b.n	8001528 <__aeabi_dsub+0x654>
 8001422:	000a      	movs	r2, r1
 8001424:	4302      	orrs	r2, r0
 8001426:	d140      	bne.n	80014aa <__aeabi_dsub+0x5d6>
 8001428:	2380      	movs	r3, #128	; 0x80
 800142a:	2500      	movs	r5, #0
 800142c:	031b      	lsls	r3, r3, #12
 800142e:	e713      	b.n	8001258 <__aeabi_dsub+0x384>
 8001430:	074b      	lsls	r3, r1, #29
 8001432:	08c2      	lsrs	r2, r0, #3
 8001434:	431a      	orrs	r2, r3
 8001436:	465d      	mov	r5, fp
 8001438:	08cb      	lsrs	r3, r1, #3
 800143a:	e6c5      	b.n	80011c8 <__aeabi_dsub+0x2f4>
 800143c:	464a      	mov	r2, r9
 800143e:	1a84      	subs	r4, r0, r2
 8001440:	42a0      	cmp	r0, r4
 8001442:	4192      	sbcs	r2, r2
 8001444:	1acb      	subs	r3, r1, r3
 8001446:	4252      	negs	r2, r2
 8001448:	1a9b      	subs	r3, r3, r2
 800144a:	4698      	mov	r8, r3
 800144c:	465d      	mov	r5, fp
 800144e:	e59e      	b.n	8000f8e <__aeabi_dsub+0xba>
 8001450:	464a      	mov	r2, r9
 8001452:	0759      	lsls	r1, r3, #29
 8001454:	08d2      	lsrs	r2, r2, #3
 8001456:	430a      	orrs	r2, r1
 8001458:	08db      	lsrs	r3, r3, #3
 800145a:	e6f9      	b.n	8001250 <__aeabi_dsub+0x37c>
 800145c:	464a      	mov	r2, r9
 800145e:	1a14      	subs	r4, r2, r0
 8001460:	45a1      	cmp	r9, r4
 8001462:	4192      	sbcs	r2, r2
 8001464:	1a5b      	subs	r3, r3, r1
 8001466:	4252      	negs	r2, r2
 8001468:	1a9b      	subs	r3, r3, r2
 800146a:	4698      	mov	r8, r3
 800146c:	2601      	movs	r6, #1
 800146e:	e586      	b.n	8000f7e <__aeabi_dsub+0xaa>
 8001470:	464a      	mov	r2, r9
 8001472:	0759      	lsls	r1, r3, #29
 8001474:	08d2      	lsrs	r2, r2, #3
 8001476:	430a      	orrs	r2, r1
 8001478:	08db      	lsrs	r3, r3, #3
 800147a:	e6a5      	b.n	80011c8 <__aeabi_dsub+0x2f4>
 800147c:	464c      	mov	r4, r9
 800147e:	4323      	orrs	r3, r4
 8001480:	001c      	movs	r4, r3
 8001482:	1e63      	subs	r3, r4, #1
 8001484:	419c      	sbcs	r4, r3
 8001486:	e65b      	b.n	8001140 <__aeabi_dsub+0x26c>
 8001488:	4665      	mov	r5, ip
 800148a:	001e      	movs	r6, r3
 800148c:	3d20      	subs	r5, #32
 800148e:	40ee      	lsrs	r6, r5
 8001490:	2c20      	cmp	r4, #32
 8001492:	d005      	beq.n	80014a0 <__aeabi_dsub+0x5cc>
 8001494:	2540      	movs	r5, #64	; 0x40
 8001496:	1b2d      	subs	r5, r5, r4
 8001498:	40ab      	lsls	r3, r5
 800149a:	464c      	mov	r4, r9
 800149c:	431c      	orrs	r4, r3
 800149e:	46a2      	mov	sl, r4
 80014a0:	4654      	mov	r4, sl
 80014a2:	1e63      	subs	r3, r4, #1
 80014a4:	419c      	sbcs	r4, r3
 80014a6:	4334      	orrs	r4, r6
 80014a8:	e77d      	b.n	80013a6 <__aeabi_dsub+0x4d2>
 80014aa:	074b      	lsls	r3, r1, #29
 80014ac:	08c2      	lsrs	r2, r0, #3
 80014ae:	431a      	orrs	r2, r3
 80014b0:	465d      	mov	r5, fp
 80014b2:	08cb      	lsrs	r3, r1, #3
 80014b4:	e6cc      	b.n	8001250 <__aeabi_dsub+0x37c>
 80014b6:	000a      	movs	r2, r1
 80014b8:	4302      	orrs	r2, r0
 80014ba:	d100      	bne.n	80014be <__aeabi_dsub+0x5ea>
 80014bc:	e736      	b.n	800132c <__aeabi_dsub+0x458>
 80014be:	074b      	lsls	r3, r1, #29
 80014c0:	08c2      	lsrs	r2, r0, #3
 80014c2:	431a      	orrs	r2, r3
 80014c4:	465d      	mov	r5, fp
 80014c6:	08cb      	lsrs	r3, r1, #3
 80014c8:	e681      	b.n	80011ce <__aeabi_dsub+0x2fa>
 80014ca:	464a      	mov	r2, r9
 80014cc:	1a84      	subs	r4, r0, r2
 80014ce:	42a0      	cmp	r0, r4
 80014d0:	4192      	sbcs	r2, r2
 80014d2:	1acb      	subs	r3, r1, r3
 80014d4:	4252      	negs	r2, r2
 80014d6:	1a9b      	subs	r3, r3, r2
 80014d8:	4698      	mov	r8, r3
 80014da:	465d      	mov	r5, fp
 80014dc:	2601      	movs	r6, #1
 80014de:	e54e      	b.n	8000f7e <__aeabi_dsub+0xaa>
 80014e0:	074b      	lsls	r3, r1, #29
 80014e2:	08c2      	lsrs	r2, r0, #3
 80014e4:	431a      	orrs	r2, r3
 80014e6:	08cb      	lsrs	r3, r1, #3
 80014e8:	e6b2      	b.n	8001250 <__aeabi_dsub+0x37c>
 80014ea:	464a      	mov	r2, r9
 80014ec:	1a14      	subs	r4, r2, r0
 80014ee:	45a1      	cmp	r9, r4
 80014f0:	4192      	sbcs	r2, r2
 80014f2:	1a5f      	subs	r7, r3, r1
 80014f4:	4252      	negs	r2, r2
 80014f6:	1aba      	subs	r2, r7, r2
 80014f8:	4690      	mov	r8, r2
 80014fa:	0212      	lsls	r2, r2, #8
 80014fc:	d56b      	bpl.n	80015d6 <__aeabi_dsub+0x702>
 80014fe:	464a      	mov	r2, r9
 8001500:	1a84      	subs	r4, r0, r2
 8001502:	42a0      	cmp	r0, r4
 8001504:	4192      	sbcs	r2, r2
 8001506:	1acb      	subs	r3, r1, r3
 8001508:	4252      	negs	r2, r2
 800150a:	1a9b      	subs	r3, r3, r2
 800150c:	4698      	mov	r8, r3
 800150e:	465d      	mov	r5, fp
 8001510:	e564      	b.n	8000fdc <__aeabi_dsub+0x108>
 8001512:	074b      	lsls	r3, r1, #29
 8001514:	08c2      	lsrs	r2, r0, #3
 8001516:	431a      	orrs	r2, r3
 8001518:	465d      	mov	r5, fp
 800151a:	08cb      	lsrs	r3, r1, #3
 800151c:	e698      	b.n	8001250 <__aeabi_dsub+0x37c>
 800151e:	074b      	lsls	r3, r1, #29
 8001520:	08c2      	lsrs	r2, r0, #3
 8001522:	431a      	orrs	r2, r3
 8001524:	08cb      	lsrs	r3, r1, #3
 8001526:	e64f      	b.n	80011c8 <__aeabi_dsub+0x2f4>
 8001528:	000a      	movs	r2, r1
 800152a:	4302      	orrs	r2, r0
 800152c:	d090      	beq.n	8001450 <__aeabi_dsub+0x57c>
 800152e:	464a      	mov	r2, r9
 8001530:	075c      	lsls	r4, r3, #29
 8001532:	08d2      	lsrs	r2, r2, #3
 8001534:	4314      	orrs	r4, r2
 8001536:	2280      	movs	r2, #128	; 0x80
 8001538:	08db      	lsrs	r3, r3, #3
 800153a:	0312      	lsls	r2, r2, #12
 800153c:	4213      	tst	r3, r2
 800153e:	d008      	beq.n	8001552 <__aeabi_dsub+0x67e>
 8001540:	08ce      	lsrs	r6, r1, #3
 8001542:	4216      	tst	r6, r2
 8001544:	d105      	bne.n	8001552 <__aeabi_dsub+0x67e>
 8001546:	08c0      	lsrs	r0, r0, #3
 8001548:	0749      	lsls	r1, r1, #29
 800154a:	4308      	orrs	r0, r1
 800154c:	0004      	movs	r4, r0
 800154e:	465d      	mov	r5, fp
 8001550:	0033      	movs	r3, r6
 8001552:	0f61      	lsrs	r1, r4, #29
 8001554:	00e2      	lsls	r2, r4, #3
 8001556:	0749      	lsls	r1, r1, #29
 8001558:	08d2      	lsrs	r2, r2, #3
 800155a:	430a      	orrs	r2, r1
 800155c:	e678      	b.n	8001250 <__aeabi_dsub+0x37c>
 800155e:	074b      	lsls	r3, r1, #29
 8001560:	08c2      	lsrs	r2, r0, #3
 8001562:	431a      	orrs	r2, r3
 8001564:	08cb      	lsrs	r3, r1, #3
 8001566:	e632      	b.n	80011ce <__aeabi_dsub+0x2fa>
 8001568:	4448      	add	r0, r9
 800156a:	185b      	adds	r3, r3, r1
 800156c:	4548      	cmp	r0, r9
 800156e:	4192      	sbcs	r2, r2
 8001570:	4698      	mov	r8, r3
 8001572:	4252      	negs	r2, r2
 8001574:	4490      	add	r8, r2
 8001576:	4643      	mov	r3, r8
 8001578:	0004      	movs	r4, r0
 800157a:	021b      	lsls	r3, r3, #8
 800157c:	d400      	bmi.n	8001580 <__aeabi_dsub+0x6ac>
 800157e:	e61a      	b.n	80011b6 <__aeabi_dsub+0x2e2>
 8001580:	4642      	mov	r2, r8
 8001582:	4b0e      	ldr	r3, [pc, #56]	; (80015bc <__aeabi_dsub+0x6e8>)
 8001584:	2601      	movs	r6, #1
 8001586:	401a      	ands	r2, r3
 8001588:	4690      	mov	r8, r2
 800158a:	e614      	b.n	80011b6 <__aeabi_dsub+0x2e2>
 800158c:	4666      	mov	r6, ip
 800158e:	001f      	movs	r7, r3
 8001590:	3e20      	subs	r6, #32
 8001592:	40f7      	lsrs	r7, r6
 8001594:	2c20      	cmp	r4, #32
 8001596:	d005      	beq.n	80015a4 <__aeabi_dsub+0x6d0>
 8001598:	2640      	movs	r6, #64	; 0x40
 800159a:	1b36      	subs	r6, r6, r4
 800159c:	40b3      	lsls	r3, r6
 800159e:	464c      	mov	r4, r9
 80015a0:	431c      	orrs	r4, r3
 80015a2:	46a2      	mov	sl, r4
 80015a4:	4654      	mov	r4, sl
 80015a6:	1e63      	subs	r3, r4, #1
 80015a8:	419c      	sbcs	r4, r3
 80015aa:	433c      	orrs	r4, r7
 80015ac:	e5c8      	b.n	8001140 <__aeabi_dsub+0x26c>
 80015ae:	0011      	movs	r1, r2
 80015b0:	2300      	movs	r3, #0
 80015b2:	2200      	movs	r2, #0
 80015b4:	e532      	b.n	800101c <__aeabi_dsub+0x148>
 80015b6:	46c0      	nop			; (mov r8, r8)
 80015b8:	000007ff 	.word	0x000007ff
 80015bc:	ff7fffff 	.word	0xff7fffff
 80015c0:	000007fe 	.word	0x000007fe
 80015c4:	464a      	mov	r2, r9
 80015c6:	1814      	adds	r4, r2, r0
 80015c8:	4284      	cmp	r4, r0
 80015ca:	4192      	sbcs	r2, r2
 80015cc:	185b      	adds	r3, r3, r1
 80015ce:	4698      	mov	r8, r3
 80015d0:	4252      	negs	r2, r2
 80015d2:	4490      	add	r8, r2
 80015d4:	e5e9      	b.n	80011aa <__aeabi_dsub+0x2d6>
 80015d6:	4642      	mov	r2, r8
 80015d8:	4322      	orrs	r2, r4
 80015da:	d100      	bne.n	80015de <__aeabi_dsub+0x70a>
 80015dc:	e6a6      	b.n	800132c <__aeabi_dsub+0x458>
 80015de:	e5ea      	b.n	80011b6 <__aeabi_dsub+0x2e2>
 80015e0:	074b      	lsls	r3, r1, #29
 80015e2:	08c2      	lsrs	r2, r0, #3
 80015e4:	431a      	orrs	r2, r3
 80015e6:	08cb      	lsrs	r3, r1, #3
 80015e8:	e632      	b.n	8001250 <__aeabi_dsub+0x37c>
 80015ea:	2200      	movs	r2, #0
 80015ec:	4901      	ldr	r1, [pc, #4]	; (80015f4 <__aeabi_dsub+0x720>)
 80015ee:	0013      	movs	r3, r2
 80015f0:	e514      	b.n	800101c <__aeabi_dsub+0x148>
 80015f2:	46c0      	nop			; (mov r8, r8)
 80015f4:	000007ff 	.word	0x000007ff

080015f8 <__aeabi_d2iz>:
 80015f8:	000a      	movs	r2, r1
 80015fa:	b530      	push	{r4, r5, lr}
 80015fc:	4c13      	ldr	r4, [pc, #76]	; (800164c <__aeabi_d2iz+0x54>)
 80015fe:	0053      	lsls	r3, r2, #1
 8001600:	0309      	lsls	r1, r1, #12
 8001602:	0005      	movs	r5, r0
 8001604:	0b09      	lsrs	r1, r1, #12
 8001606:	2000      	movs	r0, #0
 8001608:	0d5b      	lsrs	r3, r3, #21
 800160a:	0fd2      	lsrs	r2, r2, #31
 800160c:	42a3      	cmp	r3, r4
 800160e:	dd04      	ble.n	800161a <__aeabi_d2iz+0x22>
 8001610:	480f      	ldr	r0, [pc, #60]	; (8001650 <__aeabi_d2iz+0x58>)
 8001612:	4283      	cmp	r3, r0
 8001614:	dd02      	ble.n	800161c <__aeabi_d2iz+0x24>
 8001616:	4b0f      	ldr	r3, [pc, #60]	; (8001654 <__aeabi_d2iz+0x5c>)
 8001618:	18d0      	adds	r0, r2, r3
 800161a:	bd30      	pop	{r4, r5, pc}
 800161c:	2080      	movs	r0, #128	; 0x80
 800161e:	0340      	lsls	r0, r0, #13
 8001620:	4301      	orrs	r1, r0
 8001622:	480d      	ldr	r0, [pc, #52]	; (8001658 <__aeabi_d2iz+0x60>)
 8001624:	1ac0      	subs	r0, r0, r3
 8001626:	281f      	cmp	r0, #31
 8001628:	dd08      	ble.n	800163c <__aeabi_d2iz+0x44>
 800162a:	480c      	ldr	r0, [pc, #48]	; (800165c <__aeabi_d2iz+0x64>)
 800162c:	1ac3      	subs	r3, r0, r3
 800162e:	40d9      	lsrs	r1, r3
 8001630:	000b      	movs	r3, r1
 8001632:	4258      	negs	r0, r3
 8001634:	2a00      	cmp	r2, #0
 8001636:	d1f0      	bne.n	800161a <__aeabi_d2iz+0x22>
 8001638:	0018      	movs	r0, r3
 800163a:	e7ee      	b.n	800161a <__aeabi_d2iz+0x22>
 800163c:	4c08      	ldr	r4, [pc, #32]	; (8001660 <__aeabi_d2iz+0x68>)
 800163e:	40c5      	lsrs	r5, r0
 8001640:	46a4      	mov	ip, r4
 8001642:	4463      	add	r3, ip
 8001644:	4099      	lsls	r1, r3
 8001646:	000b      	movs	r3, r1
 8001648:	432b      	orrs	r3, r5
 800164a:	e7f2      	b.n	8001632 <__aeabi_d2iz+0x3a>
 800164c:	000003fe 	.word	0x000003fe
 8001650:	0000041d 	.word	0x0000041d
 8001654:	7fffffff 	.word	0x7fffffff
 8001658:	00000433 	.word	0x00000433
 800165c:	00000413 	.word	0x00000413
 8001660:	fffffbed 	.word	0xfffffbed

08001664 <__aeabi_i2d>:
 8001664:	b570      	push	{r4, r5, r6, lr}
 8001666:	2800      	cmp	r0, #0
 8001668:	d016      	beq.n	8001698 <__aeabi_i2d+0x34>
 800166a:	17c3      	asrs	r3, r0, #31
 800166c:	18c5      	adds	r5, r0, r3
 800166e:	405d      	eors	r5, r3
 8001670:	0fc4      	lsrs	r4, r0, #31
 8001672:	0028      	movs	r0, r5
 8001674:	f000 f864 	bl	8001740 <__clzsi2>
 8001678:	4a11      	ldr	r2, [pc, #68]	; (80016c0 <__aeabi_i2d+0x5c>)
 800167a:	1a12      	subs	r2, r2, r0
 800167c:	280a      	cmp	r0, #10
 800167e:	dc16      	bgt.n	80016ae <__aeabi_i2d+0x4a>
 8001680:	0003      	movs	r3, r0
 8001682:	002e      	movs	r6, r5
 8001684:	3315      	adds	r3, #21
 8001686:	409e      	lsls	r6, r3
 8001688:	230b      	movs	r3, #11
 800168a:	1a18      	subs	r0, r3, r0
 800168c:	40c5      	lsrs	r5, r0
 800168e:	0553      	lsls	r3, r2, #21
 8001690:	032d      	lsls	r5, r5, #12
 8001692:	0b2d      	lsrs	r5, r5, #12
 8001694:	0d5b      	lsrs	r3, r3, #21
 8001696:	e003      	b.n	80016a0 <__aeabi_i2d+0x3c>
 8001698:	2400      	movs	r4, #0
 800169a:	2300      	movs	r3, #0
 800169c:	2500      	movs	r5, #0
 800169e:	2600      	movs	r6, #0
 80016a0:	051b      	lsls	r3, r3, #20
 80016a2:	432b      	orrs	r3, r5
 80016a4:	07e4      	lsls	r4, r4, #31
 80016a6:	4323      	orrs	r3, r4
 80016a8:	0030      	movs	r0, r6
 80016aa:	0019      	movs	r1, r3
 80016ac:	bd70      	pop	{r4, r5, r6, pc}
 80016ae:	380b      	subs	r0, #11
 80016b0:	4085      	lsls	r5, r0
 80016b2:	0553      	lsls	r3, r2, #21
 80016b4:	032d      	lsls	r5, r5, #12
 80016b6:	2600      	movs	r6, #0
 80016b8:	0b2d      	lsrs	r5, r5, #12
 80016ba:	0d5b      	lsrs	r3, r3, #21
 80016bc:	e7f0      	b.n	80016a0 <__aeabi_i2d+0x3c>
 80016be:	46c0      	nop			; (mov r8, r8)
 80016c0:	0000041e 	.word	0x0000041e

080016c4 <__aeabi_cdrcmple>:
 80016c4:	4684      	mov	ip, r0
 80016c6:	1c10      	adds	r0, r2, #0
 80016c8:	4662      	mov	r2, ip
 80016ca:	468c      	mov	ip, r1
 80016cc:	1c19      	adds	r1, r3, #0
 80016ce:	4663      	mov	r3, ip
 80016d0:	e000      	b.n	80016d4 <__aeabi_cdcmpeq>
 80016d2:	46c0      	nop			; (mov r8, r8)

080016d4 <__aeabi_cdcmpeq>:
 80016d4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80016d6:	f000 f8ff 	bl	80018d8 <__ledf2>
 80016da:	2800      	cmp	r0, #0
 80016dc:	d401      	bmi.n	80016e2 <__aeabi_cdcmpeq+0xe>
 80016de:	2100      	movs	r1, #0
 80016e0:	42c8      	cmn	r0, r1
 80016e2:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080016e4 <__aeabi_dcmpeq>:
 80016e4:	b510      	push	{r4, lr}
 80016e6:	f000 f849 	bl	800177c <__eqdf2>
 80016ea:	4240      	negs	r0, r0
 80016ec:	3001      	adds	r0, #1
 80016ee:	bd10      	pop	{r4, pc}

080016f0 <__aeabi_dcmplt>:
 80016f0:	b510      	push	{r4, lr}
 80016f2:	f000 f8f1 	bl	80018d8 <__ledf2>
 80016f6:	2800      	cmp	r0, #0
 80016f8:	db01      	blt.n	80016fe <__aeabi_dcmplt+0xe>
 80016fa:	2000      	movs	r0, #0
 80016fc:	bd10      	pop	{r4, pc}
 80016fe:	2001      	movs	r0, #1
 8001700:	bd10      	pop	{r4, pc}
 8001702:	46c0      	nop			; (mov r8, r8)

08001704 <__aeabi_dcmple>:
 8001704:	b510      	push	{r4, lr}
 8001706:	f000 f8e7 	bl	80018d8 <__ledf2>
 800170a:	2800      	cmp	r0, #0
 800170c:	dd01      	ble.n	8001712 <__aeabi_dcmple+0xe>
 800170e:	2000      	movs	r0, #0
 8001710:	bd10      	pop	{r4, pc}
 8001712:	2001      	movs	r0, #1
 8001714:	bd10      	pop	{r4, pc}
 8001716:	46c0      	nop			; (mov r8, r8)

08001718 <__aeabi_dcmpgt>:
 8001718:	b510      	push	{r4, lr}
 800171a:	f000 f86b 	bl	80017f4 <__gedf2>
 800171e:	2800      	cmp	r0, #0
 8001720:	dc01      	bgt.n	8001726 <__aeabi_dcmpgt+0xe>
 8001722:	2000      	movs	r0, #0
 8001724:	bd10      	pop	{r4, pc}
 8001726:	2001      	movs	r0, #1
 8001728:	bd10      	pop	{r4, pc}
 800172a:	46c0      	nop			; (mov r8, r8)

0800172c <__aeabi_dcmpge>:
 800172c:	b510      	push	{r4, lr}
 800172e:	f000 f861 	bl	80017f4 <__gedf2>
 8001732:	2800      	cmp	r0, #0
 8001734:	da01      	bge.n	800173a <__aeabi_dcmpge+0xe>
 8001736:	2000      	movs	r0, #0
 8001738:	bd10      	pop	{r4, pc}
 800173a:	2001      	movs	r0, #1
 800173c:	bd10      	pop	{r4, pc}
 800173e:	46c0      	nop			; (mov r8, r8)

08001740 <__clzsi2>:
 8001740:	211c      	movs	r1, #28
 8001742:	2301      	movs	r3, #1
 8001744:	041b      	lsls	r3, r3, #16
 8001746:	4298      	cmp	r0, r3
 8001748:	d301      	bcc.n	800174e <__clzsi2+0xe>
 800174a:	0c00      	lsrs	r0, r0, #16
 800174c:	3910      	subs	r1, #16
 800174e:	0a1b      	lsrs	r3, r3, #8
 8001750:	4298      	cmp	r0, r3
 8001752:	d301      	bcc.n	8001758 <__clzsi2+0x18>
 8001754:	0a00      	lsrs	r0, r0, #8
 8001756:	3908      	subs	r1, #8
 8001758:	091b      	lsrs	r3, r3, #4
 800175a:	4298      	cmp	r0, r3
 800175c:	d301      	bcc.n	8001762 <__clzsi2+0x22>
 800175e:	0900      	lsrs	r0, r0, #4
 8001760:	3904      	subs	r1, #4
 8001762:	a202      	add	r2, pc, #8	; (adr r2, 800176c <__clzsi2+0x2c>)
 8001764:	5c10      	ldrb	r0, [r2, r0]
 8001766:	1840      	adds	r0, r0, r1
 8001768:	4770      	bx	lr
 800176a:	46c0      	nop			; (mov r8, r8)
 800176c:	02020304 	.word	0x02020304
 8001770:	01010101 	.word	0x01010101
	...

0800177c <__eqdf2>:
 800177c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800177e:	464f      	mov	r7, r9
 8001780:	4646      	mov	r6, r8
 8001782:	46d6      	mov	lr, sl
 8001784:	4694      	mov	ip, r2
 8001786:	4691      	mov	r9, r2
 8001788:	031a      	lsls	r2, r3, #12
 800178a:	0b12      	lsrs	r2, r2, #12
 800178c:	4d18      	ldr	r5, [pc, #96]	; (80017f0 <__eqdf2+0x74>)
 800178e:	b5c0      	push	{r6, r7, lr}
 8001790:	004c      	lsls	r4, r1, #1
 8001792:	030f      	lsls	r7, r1, #12
 8001794:	4692      	mov	sl, r2
 8001796:	005a      	lsls	r2, r3, #1
 8001798:	0006      	movs	r6, r0
 800179a:	4680      	mov	r8, r0
 800179c:	0b3f      	lsrs	r7, r7, #12
 800179e:	2001      	movs	r0, #1
 80017a0:	0d64      	lsrs	r4, r4, #21
 80017a2:	0fc9      	lsrs	r1, r1, #31
 80017a4:	0d52      	lsrs	r2, r2, #21
 80017a6:	0fdb      	lsrs	r3, r3, #31
 80017a8:	42ac      	cmp	r4, r5
 80017aa:	d00a      	beq.n	80017c2 <__eqdf2+0x46>
 80017ac:	42aa      	cmp	r2, r5
 80017ae:	d003      	beq.n	80017b8 <__eqdf2+0x3c>
 80017b0:	4294      	cmp	r4, r2
 80017b2:	d101      	bne.n	80017b8 <__eqdf2+0x3c>
 80017b4:	4557      	cmp	r7, sl
 80017b6:	d00d      	beq.n	80017d4 <__eqdf2+0x58>
 80017b8:	bce0      	pop	{r5, r6, r7}
 80017ba:	46ba      	mov	sl, r7
 80017bc:	46b1      	mov	r9, r6
 80017be:	46a8      	mov	r8, r5
 80017c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80017c2:	003d      	movs	r5, r7
 80017c4:	4335      	orrs	r5, r6
 80017c6:	d1f7      	bne.n	80017b8 <__eqdf2+0x3c>
 80017c8:	42a2      	cmp	r2, r4
 80017ca:	d1f5      	bne.n	80017b8 <__eqdf2+0x3c>
 80017cc:	4652      	mov	r2, sl
 80017ce:	4665      	mov	r5, ip
 80017d0:	432a      	orrs	r2, r5
 80017d2:	d1f1      	bne.n	80017b8 <__eqdf2+0x3c>
 80017d4:	2001      	movs	r0, #1
 80017d6:	45c8      	cmp	r8, r9
 80017d8:	d1ee      	bne.n	80017b8 <__eqdf2+0x3c>
 80017da:	4299      	cmp	r1, r3
 80017dc:	d006      	beq.n	80017ec <__eqdf2+0x70>
 80017de:	2c00      	cmp	r4, #0
 80017e0:	d1ea      	bne.n	80017b8 <__eqdf2+0x3c>
 80017e2:	433e      	orrs	r6, r7
 80017e4:	0030      	movs	r0, r6
 80017e6:	1e46      	subs	r6, r0, #1
 80017e8:	41b0      	sbcs	r0, r6
 80017ea:	e7e5      	b.n	80017b8 <__eqdf2+0x3c>
 80017ec:	2000      	movs	r0, #0
 80017ee:	e7e3      	b.n	80017b8 <__eqdf2+0x3c>
 80017f0:	000007ff 	.word	0x000007ff

080017f4 <__gedf2>:
 80017f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80017f6:	464e      	mov	r6, r9
 80017f8:	4645      	mov	r5, r8
 80017fa:	4657      	mov	r7, sl
 80017fc:	46de      	mov	lr, fp
 80017fe:	0004      	movs	r4, r0
 8001800:	0018      	movs	r0, r3
 8001802:	b5e0      	push	{r5, r6, r7, lr}
 8001804:	0016      	movs	r6, r2
 8001806:	031b      	lsls	r3, r3, #12
 8001808:	0b1b      	lsrs	r3, r3, #12
 800180a:	4d32      	ldr	r5, [pc, #200]	; (80018d4 <__gedf2+0xe0>)
 800180c:	030f      	lsls	r7, r1, #12
 800180e:	004a      	lsls	r2, r1, #1
 8001810:	4699      	mov	r9, r3
 8001812:	0043      	lsls	r3, r0, #1
 8001814:	46a4      	mov	ip, r4
 8001816:	46b0      	mov	r8, r6
 8001818:	0b3f      	lsrs	r7, r7, #12
 800181a:	0d52      	lsrs	r2, r2, #21
 800181c:	0fc9      	lsrs	r1, r1, #31
 800181e:	0d5b      	lsrs	r3, r3, #21
 8001820:	0fc0      	lsrs	r0, r0, #31
 8001822:	42aa      	cmp	r2, r5
 8001824:	d029      	beq.n	800187a <__gedf2+0x86>
 8001826:	42ab      	cmp	r3, r5
 8001828:	d018      	beq.n	800185c <__gedf2+0x68>
 800182a:	2a00      	cmp	r2, #0
 800182c:	d12a      	bne.n	8001884 <__gedf2+0x90>
 800182e:	433c      	orrs	r4, r7
 8001830:	46a3      	mov	fp, r4
 8001832:	4265      	negs	r5, r4
 8001834:	4165      	adcs	r5, r4
 8001836:	2b00      	cmp	r3, #0
 8001838:	d102      	bne.n	8001840 <__gedf2+0x4c>
 800183a:	464c      	mov	r4, r9
 800183c:	4326      	orrs	r6, r4
 800183e:	d027      	beq.n	8001890 <__gedf2+0x9c>
 8001840:	2d00      	cmp	r5, #0
 8001842:	d115      	bne.n	8001870 <__gedf2+0x7c>
 8001844:	4281      	cmp	r1, r0
 8001846:	d028      	beq.n	800189a <__gedf2+0xa6>
 8001848:	2002      	movs	r0, #2
 800184a:	3901      	subs	r1, #1
 800184c:	4008      	ands	r0, r1
 800184e:	3801      	subs	r0, #1
 8001850:	bcf0      	pop	{r4, r5, r6, r7}
 8001852:	46bb      	mov	fp, r7
 8001854:	46b2      	mov	sl, r6
 8001856:	46a9      	mov	r9, r5
 8001858:	46a0      	mov	r8, r4
 800185a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800185c:	464d      	mov	r5, r9
 800185e:	432e      	orrs	r6, r5
 8001860:	d12f      	bne.n	80018c2 <__gedf2+0xce>
 8001862:	2a00      	cmp	r2, #0
 8001864:	d1ee      	bne.n	8001844 <__gedf2+0x50>
 8001866:	433c      	orrs	r4, r7
 8001868:	4265      	negs	r5, r4
 800186a:	4165      	adcs	r5, r4
 800186c:	2d00      	cmp	r5, #0
 800186e:	d0e9      	beq.n	8001844 <__gedf2+0x50>
 8001870:	2800      	cmp	r0, #0
 8001872:	d1ed      	bne.n	8001850 <__gedf2+0x5c>
 8001874:	2001      	movs	r0, #1
 8001876:	4240      	negs	r0, r0
 8001878:	e7ea      	b.n	8001850 <__gedf2+0x5c>
 800187a:	003d      	movs	r5, r7
 800187c:	4325      	orrs	r5, r4
 800187e:	d120      	bne.n	80018c2 <__gedf2+0xce>
 8001880:	4293      	cmp	r3, r2
 8001882:	d0eb      	beq.n	800185c <__gedf2+0x68>
 8001884:	2b00      	cmp	r3, #0
 8001886:	d1dd      	bne.n	8001844 <__gedf2+0x50>
 8001888:	464c      	mov	r4, r9
 800188a:	4326      	orrs	r6, r4
 800188c:	d1da      	bne.n	8001844 <__gedf2+0x50>
 800188e:	e7db      	b.n	8001848 <__gedf2+0x54>
 8001890:	465b      	mov	r3, fp
 8001892:	2000      	movs	r0, #0
 8001894:	2b00      	cmp	r3, #0
 8001896:	d0db      	beq.n	8001850 <__gedf2+0x5c>
 8001898:	e7d6      	b.n	8001848 <__gedf2+0x54>
 800189a:	429a      	cmp	r2, r3
 800189c:	dc0a      	bgt.n	80018b4 <__gedf2+0xc0>
 800189e:	dbe7      	blt.n	8001870 <__gedf2+0x7c>
 80018a0:	454f      	cmp	r7, r9
 80018a2:	d8d1      	bhi.n	8001848 <__gedf2+0x54>
 80018a4:	d010      	beq.n	80018c8 <__gedf2+0xd4>
 80018a6:	2000      	movs	r0, #0
 80018a8:	454f      	cmp	r7, r9
 80018aa:	d2d1      	bcs.n	8001850 <__gedf2+0x5c>
 80018ac:	2900      	cmp	r1, #0
 80018ae:	d0e1      	beq.n	8001874 <__gedf2+0x80>
 80018b0:	0008      	movs	r0, r1
 80018b2:	e7cd      	b.n	8001850 <__gedf2+0x5c>
 80018b4:	4243      	negs	r3, r0
 80018b6:	4158      	adcs	r0, r3
 80018b8:	2302      	movs	r3, #2
 80018ba:	4240      	negs	r0, r0
 80018bc:	4018      	ands	r0, r3
 80018be:	3801      	subs	r0, #1
 80018c0:	e7c6      	b.n	8001850 <__gedf2+0x5c>
 80018c2:	2002      	movs	r0, #2
 80018c4:	4240      	negs	r0, r0
 80018c6:	e7c3      	b.n	8001850 <__gedf2+0x5c>
 80018c8:	45c4      	cmp	ip, r8
 80018ca:	d8bd      	bhi.n	8001848 <__gedf2+0x54>
 80018cc:	2000      	movs	r0, #0
 80018ce:	45c4      	cmp	ip, r8
 80018d0:	d2be      	bcs.n	8001850 <__gedf2+0x5c>
 80018d2:	e7eb      	b.n	80018ac <__gedf2+0xb8>
 80018d4:	000007ff 	.word	0x000007ff

080018d8 <__ledf2>:
 80018d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80018da:	464e      	mov	r6, r9
 80018dc:	4645      	mov	r5, r8
 80018de:	4657      	mov	r7, sl
 80018e0:	46de      	mov	lr, fp
 80018e2:	0004      	movs	r4, r0
 80018e4:	0018      	movs	r0, r3
 80018e6:	b5e0      	push	{r5, r6, r7, lr}
 80018e8:	0016      	movs	r6, r2
 80018ea:	031b      	lsls	r3, r3, #12
 80018ec:	0b1b      	lsrs	r3, r3, #12
 80018ee:	4d31      	ldr	r5, [pc, #196]	; (80019b4 <__ledf2+0xdc>)
 80018f0:	030f      	lsls	r7, r1, #12
 80018f2:	004a      	lsls	r2, r1, #1
 80018f4:	4699      	mov	r9, r3
 80018f6:	0043      	lsls	r3, r0, #1
 80018f8:	46a4      	mov	ip, r4
 80018fa:	46b0      	mov	r8, r6
 80018fc:	0b3f      	lsrs	r7, r7, #12
 80018fe:	0d52      	lsrs	r2, r2, #21
 8001900:	0fc9      	lsrs	r1, r1, #31
 8001902:	0d5b      	lsrs	r3, r3, #21
 8001904:	0fc0      	lsrs	r0, r0, #31
 8001906:	42aa      	cmp	r2, r5
 8001908:	d011      	beq.n	800192e <__ledf2+0x56>
 800190a:	42ab      	cmp	r3, r5
 800190c:	d014      	beq.n	8001938 <__ledf2+0x60>
 800190e:	2a00      	cmp	r2, #0
 8001910:	d12f      	bne.n	8001972 <__ledf2+0x9a>
 8001912:	433c      	orrs	r4, r7
 8001914:	46a3      	mov	fp, r4
 8001916:	4265      	negs	r5, r4
 8001918:	4165      	adcs	r5, r4
 800191a:	2b00      	cmp	r3, #0
 800191c:	d114      	bne.n	8001948 <__ledf2+0x70>
 800191e:	464c      	mov	r4, r9
 8001920:	4326      	orrs	r6, r4
 8001922:	d111      	bne.n	8001948 <__ledf2+0x70>
 8001924:	465b      	mov	r3, fp
 8001926:	2000      	movs	r0, #0
 8001928:	2b00      	cmp	r3, #0
 800192a:	d017      	beq.n	800195c <__ledf2+0x84>
 800192c:	e010      	b.n	8001950 <__ledf2+0x78>
 800192e:	003d      	movs	r5, r7
 8001930:	4325      	orrs	r5, r4
 8001932:	d112      	bne.n	800195a <__ledf2+0x82>
 8001934:	4293      	cmp	r3, r2
 8001936:	d11c      	bne.n	8001972 <__ledf2+0x9a>
 8001938:	464d      	mov	r5, r9
 800193a:	432e      	orrs	r6, r5
 800193c:	d10d      	bne.n	800195a <__ledf2+0x82>
 800193e:	2a00      	cmp	r2, #0
 8001940:	d104      	bne.n	800194c <__ledf2+0x74>
 8001942:	433c      	orrs	r4, r7
 8001944:	4265      	negs	r5, r4
 8001946:	4165      	adcs	r5, r4
 8001948:	2d00      	cmp	r5, #0
 800194a:	d10d      	bne.n	8001968 <__ledf2+0x90>
 800194c:	4281      	cmp	r1, r0
 800194e:	d016      	beq.n	800197e <__ledf2+0xa6>
 8001950:	2002      	movs	r0, #2
 8001952:	3901      	subs	r1, #1
 8001954:	4008      	ands	r0, r1
 8001956:	3801      	subs	r0, #1
 8001958:	e000      	b.n	800195c <__ledf2+0x84>
 800195a:	2002      	movs	r0, #2
 800195c:	bcf0      	pop	{r4, r5, r6, r7}
 800195e:	46bb      	mov	fp, r7
 8001960:	46b2      	mov	sl, r6
 8001962:	46a9      	mov	r9, r5
 8001964:	46a0      	mov	r8, r4
 8001966:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001968:	2800      	cmp	r0, #0
 800196a:	d1f7      	bne.n	800195c <__ledf2+0x84>
 800196c:	2001      	movs	r0, #1
 800196e:	4240      	negs	r0, r0
 8001970:	e7f4      	b.n	800195c <__ledf2+0x84>
 8001972:	2b00      	cmp	r3, #0
 8001974:	d1ea      	bne.n	800194c <__ledf2+0x74>
 8001976:	464c      	mov	r4, r9
 8001978:	4326      	orrs	r6, r4
 800197a:	d1e7      	bne.n	800194c <__ledf2+0x74>
 800197c:	e7e8      	b.n	8001950 <__ledf2+0x78>
 800197e:	429a      	cmp	r2, r3
 8001980:	dd06      	ble.n	8001990 <__ledf2+0xb8>
 8001982:	4243      	negs	r3, r0
 8001984:	4158      	adcs	r0, r3
 8001986:	2302      	movs	r3, #2
 8001988:	4240      	negs	r0, r0
 800198a:	4018      	ands	r0, r3
 800198c:	3801      	subs	r0, #1
 800198e:	e7e5      	b.n	800195c <__ledf2+0x84>
 8001990:	429a      	cmp	r2, r3
 8001992:	dbe9      	blt.n	8001968 <__ledf2+0x90>
 8001994:	454f      	cmp	r7, r9
 8001996:	d8db      	bhi.n	8001950 <__ledf2+0x78>
 8001998:	d006      	beq.n	80019a8 <__ledf2+0xd0>
 800199a:	2000      	movs	r0, #0
 800199c:	454f      	cmp	r7, r9
 800199e:	d2dd      	bcs.n	800195c <__ledf2+0x84>
 80019a0:	2900      	cmp	r1, #0
 80019a2:	d0e3      	beq.n	800196c <__ledf2+0x94>
 80019a4:	0008      	movs	r0, r1
 80019a6:	e7d9      	b.n	800195c <__ledf2+0x84>
 80019a8:	45c4      	cmp	ip, r8
 80019aa:	d8d1      	bhi.n	8001950 <__ledf2+0x78>
 80019ac:	2000      	movs	r0, #0
 80019ae:	45c4      	cmp	ip, r8
 80019b0:	d2d4      	bcs.n	800195c <__ledf2+0x84>
 80019b2:	e7f5      	b.n	80019a0 <__ledf2+0xc8>
 80019b4:	000007ff 	.word	0x000007ff

080019b8 <nano_wait>:
#define LCD_RESET_CLR GPIO_TYPE->BRR=1<<LCD_RESET

//============================================================================
// Wait for n nanoseconds. (Maximum: 4.294 seconds)
//============================================================================
void nano_wait(unsigned int n) {
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b082      	sub	sp, #8
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
    asm(    "        mov r0,%0\n"
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	1c18      	adds	r0, r3, #0

080019c4 <repeat>:
 80019c4:	3853      	subs	r0, #83	; 0x53
 80019c6:	dcfd      	bgt.n	80019c4 <repeat>
            "repeat: sub r0,#83\n"
            "        bgt repeat\n" : : "r"(n) : "r0", "cc");
}
 80019c8:	46c0      	nop			; (mov r8, r8)
 80019ca:	46bd      	mov	sp, r7
 80019cc:	b002      	add	sp, #8
 80019ce:	bd80      	pop	{r7, pc}

080019d0 <LCD_Reset>:

void LCD_Reset(void)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	af00      	add	r7, sp, #0
    // Assert reset
    GPIOA->BRR = 1<<LCD_RESET;
 80019d4:	2390      	movs	r3, #144	; 0x90
 80019d6:	05db      	lsls	r3, r3, #23
 80019d8:	2204      	movs	r2, #4
 80019da:	629a      	str	r2, [r3, #40]	; 0x28
    nano_wait(100000000);
 80019dc:	4b07      	ldr	r3, [pc, #28]	; (80019fc <LCD_Reset+0x2c>)
 80019de:	0018      	movs	r0, r3
 80019e0:	f7ff ffea 	bl	80019b8 <nano_wait>
    GPIOA->BSRR = 1<<LCD_RESET;
 80019e4:	2390      	movs	r3, #144	; 0x90
 80019e6:	05db      	lsls	r3, r3, #23
 80019e8:	2204      	movs	r2, #4
 80019ea:	619a      	str	r2, [r3, #24]
    nano_wait(50000000);
 80019ec:	4b04      	ldr	r3, [pc, #16]	; (8001a00 <LCD_Reset+0x30>)
 80019ee:	0018      	movs	r0, r3
 80019f0:	f7ff ffe2 	bl	80019b8 <nano_wait>
}
 80019f4:	46c0      	nop			; (mov r8, r8)
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd80      	pop	{r7, pc}
 80019fa:	46c0      	nop			; (mov r8, r8)
 80019fc:	05f5e100 	.word	0x05f5e100
 8001a00:	02faf080 	.word	0x02faf080

08001a04 <LCD_WR_REG>:

#else /* not SLOW_SPI */

// Write to an LCD "register"
void LCD_WR_REG(uint8_t data)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b082      	sub	sp, #8
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	0002      	movs	r2, r0
 8001a0c:	1dfb      	adds	r3, r7, #7
 8001a0e:	701a      	strb	r2, [r3, #0]
    while((SPI->SR & SPI_SR_BSY) != 0)
 8001a10:	46c0      	nop			; (mov r8, r8)
 8001a12:	4b08      	ldr	r3, [pc, #32]	; (8001a34 <LCD_WR_REG+0x30>)
 8001a14:	689b      	ldr	r3, [r3, #8]
 8001a16:	2280      	movs	r2, #128	; 0x80
 8001a18:	4013      	ands	r3, r2
 8001a1a:	d1fa      	bne.n	8001a12 <LCD_WR_REG+0xe>
        ;
    // Don't clear RS until the previous operation is done.
    LCD_RS_CLR;
 8001a1c:	2390      	movs	r3, #144	; 0x90
 8001a1e:	05db      	lsls	r3, r3, #23
 8001a20:	2208      	movs	r2, #8
 8001a22:	629a      	str	r2, [r3, #40]	; 0x28
    *((uint8_t*)&SPI->DR) = data;
 8001a24:	4a04      	ldr	r2, [pc, #16]	; (8001a38 <LCD_WR_REG+0x34>)
 8001a26:	1dfb      	adds	r3, r7, #7
 8001a28:	781b      	ldrb	r3, [r3, #0]
 8001a2a:	7013      	strb	r3, [r2, #0]
}
 8001a2c:	46c0      	nop			; (mov r8, r8)
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	b002      	add	sp, #8
 8001a32:	bd80      	pop	{r7, pc}
 8001a34:	40013000 	.word	0x40013000
 8001a38:	4001300c 	.word	0x4001300c

08001a3c <LCD_WR_DATA>:

// Write 8-bit data to the LCD
void LCD_WR_DATA(uint8_t data)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b082      	sub	sp, #8
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	0002      	movs	r2, r0
 8001a44:	1dfb      	adds	r3, r7, #7
 8001a46:	701a      	strb	r2, [r3, #0]
    while((SPI->SR & SPI_SR_BSY) != 0)
 8001a48:	46c0      	nop			; (mov r8, r8)
 8001a4a:	4b08      	ldr	r3, [pc, #32]	; (8001a6c <LCD_WR_DATA+0x30>)
 8001a4c:	689b      	ldr	r3, [r3, #8]
 8001a4e:	2280      	movs	r2, #128	; 0x80
 8001a50:	4013      	ands	r3, r2
 8001a52:	d1fa      	bne.n	8001a4a <LCD_WR_DATA+0xe>
        ;
    // Don't set RS until the previous operation is done.
    LCD_RS_SET;
 8001a54:	2390      	movs	r3, #144	; 0x90
 8001a56:	05db      	lsls	r3, r3, #23
 8001a58:	2208      	movs	r2, #8
 8001a5a:	619a      	str	r2, [r3, #24]
    *((uint8_t*)&SPI->DR) = data;
 8001a5c:	4a04      	ldr	r2, [pc, #16]	; (8001a70 <LCD_WR_DATA+0x34>)
 8001a5e:	1dfb      	adds	r3, r7, #7
 8001a60:	781b      	ldrb	r3, [r3, #0]
 8001a62:	7013      	strb	r3, [r2, #0]
}
 8001a64:	46c0      	nop			; (mov r8, r8)
 8001a66:	46bd      	mov	sp, r7
 8001a68:	b002      	add	sp, #8
 8001a6a:	bd80      	pop	{r7, pc}
 8001a6c:	40013000 	.word	0x40013000
 8001a70:	4001300c 	.word	0x4001300c

08001a74 <LCD_WriteData16_Prepare>:

// Prepare to write 16-bit data to the LCD
void LCD_WriteData16_Prepare()
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	af00      	add	r7, sp, #0
    LCD_RS_SET;
 8001a78:	2390      	movs	r3, #144	; 0x90
 8001a7a:	05db      	lsls	r3, r3, #23
 8001a7c:	2208      	movs	r2, #8
 8001a7e:	619a      	str	r2, [r3, #24]
    SPI->CR2 |= SPI_CR2_DS;
 8001a80:	4b04      	ldr	r3, [pc, #16]	; (8001a94 <LCD_WriteData16_Prepare+0x20>)
 8001a82:	685a      	ldr	r2, [r3, #4]
 8001a84:	4b03      	ldr	r3, [pc, #12]	; (8001a94 <LCD_WriteData16_Prepare+0x20>)
 8001a86:	21f0      	movs	r1, #240	; 0xf0
 8001a88:	0109      	lsls	r1, r1, #4
 8001a8a:	430a      	orrs	r2, r1
 8001a8c:	605a      	str	r2, [r3, #4]
}
 8001a8e:	46c0      	nop			; (mov r8, r8)
 8001a90:	46bd      	mov	sp, r7
 8001a92:	bd80      	pop	{r7, pc}
 8001a94:	40013000 	.word	0x40013000

08001a98 <LCD_WriteData16>:

// Write 16-bit data
void LCD_WriteData16(u16 data)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b082      	sub	sp, #8
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	0002      	movs	r2, r0
 8001aa0:	1dbb      	adds	r3, r7, #6
 8001aa2:	801a      	strh	r2, [r3, #0]
    while((SPI->SR & SPI_SR_TXE) == 0)
 8001aa4:	46c0      	nop			; (mov r8, r8)
 8001aa6:	4b06      	ldr	r3, [pc, #24]	; (8001ac0 <LCD_WriteData16+0x28>)
 8001aa8:	689b      	ldr	r3, [r3, #8]
 8001aaa:	2202      	movs	r2, #2
 8001aac:	4013      	ands	r3, r2
 8001aae:	d0fa      	beq.n	8001aa6 <LCD_WriteData16+0xe>
        ;
    SPI->DR = data;
 8001ab0:	4b03      	ldr	r3, [pc, #12]	; (8001ac0 <LCD_WriteData16+0x28>)
 8001ab2:	1dba      	adds	r2, r7, #6
 8001ab4:	8812      	ldrh	r2, [r2, #0]
 8001ab6:	60da      	str	r2, [r3, #12]
}
 8001ab8:	46c0      	nop			; (mov r8, r8)
 8001aba:	46bd      	mov	sp, r7
 8001abc:	b002      	add	sp, #8
 8001abe:	bd80      	pop	{r7, pc}
 8001ac0:	40013000 	.word	0x40013000

08001ac4 <LCD_WriteData16_End>:

// Finish writing 16-bit data
void LCD_WriteData16_End()
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	af00      	add	r7, sp, #0
    SPI->CR2 &= ~SPI_CR2_DS; // bad value forces it back to 8-bit mode
 8001ac8:	4b04      	ldr	r3, [pc, #16]	; (8001adc <LCD_WriteData16_End+0x18>)
 8001aca:	685a      	ldr	r2, [r3, #4]
 8001acc:	4b03      	ldr	r3, [pc, #12]	; (8001adc <LCD_WriteData16_End+0x18>)
 8001ace:	4904      	ldr	r1, [pc, #16]	; (8001ae0 <LCD_WriteData16_End+0x1c>)
 8001ad0:	400a      	ands	r2, r1
 8001ad2:	605a      	str	r2, [r3, #4]
}
 8001ad4:	46c0      	nop			; (mov r8, r8)
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bd80      	pop	{r7, pc}
 8001ada:	46c0      	nop			; (mov r8, r8)
 8001adc:	40013000 	.word	0x40013000
 8001ae0:	fffff0ff 	.word	0xfffff0ff

08001ae4 <LCD_WriteReg>:
#endif /* not SLOW_SPI */

// Select an LCD "register" and write 8-bit data to it.
void LCD_WriteReg(uint8_t LCD_Reg, uint16_t LCD_RegValue)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b082      	sub	sp, #8
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	0002      	movs	r2, r0
 8001aec:	1dfb      	adds	r3, r7, #7
 8001aee:	701a      	strb	r2, [r3, #0]
 8001af0:	1d3b      	adds	r3, r7, #4
 8001af2:	1c0a      	adds	r2, r1, #0
 8001af4:	801a      	strh	r2, [r3, #0]
    LCD_WR_REG(LCD_Reg);
 8001af6:	1dfb      	adds	r3, r7, #7
 8001af8:	781b      	ldrb	r3, [r3, #0]
 8001afa:	0018      	movs	r0, r3
 8001afc:	f7ff ff82 	bl	8001a04 <LCD_WR_REG>
    LCD_WR_DATA(LCD_RegValue);
 8001b00:	1d3b      	adds	r3, r7, #4
 8001b02:	881b      	ldrh	r3, [r3, #0]
 8001b04:	b2db      	uxtb	r3, r3
 8001b06:	0018      	movs	r0, r3
 8001b08:	f7ff ff98 	bl	8001a3c <LCD_WR_DATA>
}
 8001b0c:	46c0      	nop			; (mov r8, r8)
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	b002      	add	sp, #8
 8001b12:	bd80      	pop	{r7, pc}

08001b14 <LCD_WriteRAM_Prepare>:

// Issue the "write RAM" command configured for the display.
void LCD_WriteRAM_Prepare(void)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	af00      	add	r7, sp, #0
    LCD_WR_REG(lcddev.wramcmd);
 8001b18:	4b04      	ldr	r3, [pc, #16]	; (8001b2c <LCD_WriteRAM_Prepare+0x18>)
 8001b1a:	891b      	ldrh	r3, [r3, #8]
 8001b1c:	b2db      	uxtb	r3, r3
 8001b1e:	0018      	movs	r0, r3
 8001b20:	f7ff ff70 	bl	8001a04 <LCD_WR_REG>
}
 8001b24:	46c0      	nop			; (mov r8, r8)
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bd80      	pop	{r7, pc}
 8001b2a:	46c0      	nop			; (mov r8, r8)
 8001b2c:	20000130 	.word	0x20000130

08001b30 <LCD_direction>:

// Configure the lcddev fields for the display orientation.
void LCD_direction(u8 direction)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b082      	sub	sp, #8
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	0002      	movs	r2, r0
 8001b38:	1dfb      	adds	r3, r7, #7
 8001b3a:	701a      	strb	r2, [r3, #0]
    lcddev.setxcmd=0x2A;
 8001b3c:	4b25      	ldr	r3, [pc, #148]	; (8001bd4 <LCD_direction+0xa4>)
 8001b3e:	222a      	movs	r2, #42	; 0x2a
 8001b40:	815a      	strh	r2, [r3, #10]
    lcddev.setycmd=0x2B;
 8001b42:	4b24      	ldr	r3, [pc, #144]	; (8001bd4 <LCD_direction+0xa4>)
 8001b44:	222b      	movs	r2, #43	; 0x2b
 8001b46:	819a      	strh	r2, [r3, #12]
    lcddev.wramcmd=0x2C;
 8001b48:	4b22      	ldr	r3, [pc, #136]	; (8001bd4 <LCD_direction+0xa4>)
 8001b4a:	222c      	movs	r2, #44	; 0x2c
 8001b4c:	811a      	strh	r2, [r3, #8]
    switch(direction){
 8001b4e:	1dfb      	adds	r3, r7, #7
 8001b50:	781b      	ldrb	r3, [r3, #0]
 8001b52:	2b03      	cmp	r3, #3
 8001b54:	d02c      	beq.n	8001bb0 <LCD_direction+0x80>
 8001b56:	dc37      	bgt.n	8001bc8 <LCD_direction+0x98>
 8001b58:	2b02      	cmp	r3, #2
 8001b5a:	d01d      	beq.n	8001b98 <LCD_direction+0x68>
 8001b5c:	dc34      	bgt.n	8001bc8 <LCD_direction+0x98>
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d002      	beq.n	8001b68 <LCD_direction+0x38>
 8001b62:	2b01      	cmp	r3, #1
 8001b64:	d00c      	beq.n	8001b80 <LCD_direction+0x50>
    case 3:
        lcddev.width=LCD_H;
        lcddev.height=LCD_W;
        LCD_WriteReg(0x36,(1<<3)|(1<<7)|(1<<5));//BGR==1,MY==1,MX==0,MV==1
        break;
    default:break;
 8001b66:	e02f      	b.n	8001bc8 <LCD_direction+0x98>
        lcddev.width=LCD_W;
 8001b68:	4b1a      	ldr	r3, [pc, #104]	; (8001bd4 <LCD_direction+0xa4>)
 8001b6a:	22f0      	movs	r2, #240	; 0xf0
 8001b6c:	801a      	strh	r2, [r3, #0]
        lcddev.height=LCD_H;
 8001b6e:	4b19      	ldr	r3, [pc, #100]	; (8001bd4 <LCD_direction+0xa4>)
 8001b70:	22a0      	movs	r2, #160	; 0xa0
 8001b72:	0052      	lsls	r2, r2, #1
 8001b74:	805a      	strh	r2, [r3, #2]
        LCD_WriteReg(0x36,(1<<3)|(0<<6)|(0<<7));//BGR==1,MY==0,MX==0,MV==0
 8001b76:	2108      	movs	r1, #8
 8001b78:	2036      	movs	r0, #54	; 0x36
 8001b7a:	f7ff ffb3 	bl	8001ae4 <LCD_WriteReg>
        break;
 8001b7e:	e024      	b.n	8001bca <LCD_direction+0x9a>
        lcddev.width=LCD_H;
 8001b80:	4b14      	ldr	r3, [pc, #80]	; (8001bd4 <LCD_direction+0xa4>)
 8001b82:	22a0      	movs	r2, #160	; 0xa0
 8001b84:	0052      	lsls	r2, r2, #1
 8001b86:	801a      	strh	r2, [r3, #0]
        lcddev.height=LCD_W;
 8001b88:	4b12      	ldr	r3, [pc, #72]	; (8001bd4 <LCD_direction+0xa4>)
 8001b8a:	22f0      	movs	r2, #240	; 0xf0
 8001b8c:	805a      	strh	r2, [r3, #2]
        LCD_WriteReg(0x36,(1<<3)|(0<<7)|(1<<6)|(1<<5));//BGR==1,MY==1,MX==0,MV==1
 8001b8e:	2168      	movs	r1, #104	; 0x68
 8001b90:	2036      	movs	r0, #54	; 0x36
 8001b92:	f7ff ffa7 	bl	8001ae4 <LCD_WriteReg>
        break;
 8001b96:	e018      	b.n	8001bca <LCD_direction+0x9a>
        lcddev.width=LCD_W;
 8001b98:	4b0e      	ldr	r3, [pc, #56]	; (8001bd4 <LCD_direction+0xa4>)
 8001b9a:	22f0      	movs	r2, #240	; 0xf0
 8001b9c:	801a      	strh	r2, [r3, #0]
        lcddev.height=LCD_H;
 8001b9e:	4b0d      	ldr	r3, [pc, #52]	; (8001bd4 <LCD_direction+0xa4>)
 8001ba0:	22a0      	movs	r2, #160	; 0xa0
 8001ba2:	0052      	lsls	r2, r2, #1
 8001ba4:	805a      	strh	r2, [r3, #2]
        LCD_WriteReg(0x36,(1<<3)|(1<<6)|(1<<7));//BGR==1,MY==0,MX==0,MV==0
 8001ba6:	21c8      	movs	r1, #200	; 0xc8
 8001ba8:	2036      	movs	r0, #54	; 0x36
 8001baa:	f7ff ff9b 	bl	8001ae4 <LCD_WriteReg>
        break;
 8001bae:	e00c      	b.n	8001bca <LCD_direction+0x9a>
        lcddev.width=LCD_H;
 8001bb0:	4b08      	ldr	r3, [pc, #32]	; (8001bd4 <LCD_direction+0xa4>)
 8001bb2:	22a0      	movs	r2, #160	; 0xa0
 8001bb4:	0052      	lsls	r2, r2, #1
 8001bb6:	801a      	strh	r2, [r3, #0]
        lcddev.height=LCD_W;
 8001bb8:	4b06      	ldr	r3, [pc, #24]	; (8001bd4 <LCD_direction+0xa4>)
 8001bba:	22f0      	movs	r2, #240	; 0xf0
 8001bbc:	805a      	strh	r2, [r3, #2]
        LCD_WriteReg(0x36,(1<<3)|(1<<7)|(1<<5));//BGR==1,MY==1,MX==0,MV==1
 8001bbe:	21a8      	movs	r1, #168	; 0xa8
 8001bc0:	2036      	movs	r0, #54	; 0x36
 8001bc2:	f7ff ff8f 	bl	8001ae4 <LCD_WriteReg>
        break;
 8001bc6:	e000      	b.n	8001bca <LCD_direction+0x9a>
    default:break;
 8001bc8:	46c0      	nop			; (mov r8, r8)
    }
}
 8001bca:	46c0      	nop			; (mov r8, r8)
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	b002      	add	sp, #8
 8001bd0:	bd80      	pop	{r7, pc}
 8001bd2:	46c0      	nop			; (mov r8, r8)
 8001bd4:	20000130 	.word	0x20000130

08001bd8 <LCD_Init>:

// Do the initialization sequence for the display.
void LCD_Init()
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	af00      	add	r7, sp, #0
    LCD_Reset();
 8001bdc:	f7ff fef8 	bl	80019d0 <LCD_Reset>
    // Initialization sequence for 2.2inch ILI9341
    LCD_WR_REG(0xCF);
 8001be0:	20cf      	movs	r0, #207	; 0xcf
 8001be2:	f7ff ff0f 	bl	8001a04 <LCD_WR_REG>
    LCD_WR_DATA(0x00);
 8001be6:	2000      	movs	r0, #0
 8001be8:	f7ff ff28 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_DATA(0xD9); // C1
 8001bec:	20d9      	movs	r0, #217	; 0xd9
 8001bee:	f7ff ff25 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_DATA(0X30);
 8001bf2:	2030      	movs	r0, #48	; 0x30
 8001bf4:	f7ff ff22 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_REG(0xED);
 8001bf8:	20ed      	movs	r0, #237	; 0xed
 8001bfa:	f7ff ff03 	bl	8001a04 <LCD_WR_REG>
    LCD_WR_DATA(0x64);
 8001bfe:	2064      	movs	r0, #100	; 0x64
 8001c00:	f7ff ff1c 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_DATA(0x03);
 8001c04:	2003      	movs	r0, #3
 8001c06:	f7ff ff19 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_DATA(0X12);
 8001c0a:	2012      	movs	r0, #18
 8001c0c:	f7ff ff16 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_DATA(0X81);
 8001c10:	2081      	movs	r0, #129	; 0x81
 8001c12:	f7ff ff13 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_REG(0xE8);
 8001c16:	20e8      	movs	r0, #232	; 0xe8
 8001c18:	f7ff fef4 	bl	8001a04 <LCD_WR_REG>
    LCD_WR_DATA(0x85);
 8001c1c:	2085      	movs	r0, #133	; 0x85
 8001c1e:	f7ff ff0d 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_DATA(0x10);
 8001c22:	2010      	movs	r0, #16
 8001c24:	f7ff ff0a 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_DATA(0x7A);
 8001c28:	207a      	movs	r0, #122	; 0x7a
 8001c2a:	f7ff ff07 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_REG(0xCB);
 8001c2e:	20cb      	movs	r0, #203	; 0xcb
 8001c30:	f7ff fee8 	bl	8001a04 <LCD_WR_REG>
    LCD_WR_DATA(0x39);
 8001c34:	2039      	movs	r0, #57	; 0x39
 8001c36:	f7ff ff01 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_DATA(0x2C);
 8001c3a:	202c      	movs	r0, #44	; 0x2c
 8001c3c:	f7ff fefe 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_DATA(0x00);
 8001c40:	2000      	movs	r0, #0
 8001c42:	f7ff fefb 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_DATA(0x34);
 8001c46:	2034      	movs	r0, #52	; 0x34
 8001c48:	f7ff fef8 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_DATA(0x02);
 8001c4c:	2002      	movs	r0, #2
 8001c4e:	f7ff fef5 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_REG(0xF7);
 8001c52:	20f7      	movs	r0, #247	; 0xf7
 8001c54:	f7ff fed6 	bl	8001a04 <LCD_WR_REG>
    LCD_WR_DATA(0x20);
 8001c58:	2020      	movs	r0, #32
 8001c5a:	f7ff feef 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_REG(0xEA);
 8001c5e:	20ea      	movs	r0, #234	; 0xea
 8001c60:	f7ff fed0 	bl	8001a04 <LCD_WR_REG>
    LCD_WR_DATA(0x00);
 8001c64:	2000      	movs	r0, #0
 8001c66:	f7ff fee9 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_DATA(0x00);
 8001c6a:	2000      	movs	r0, #0
 8001c6c:	f7ff fee6 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_REG(0xC0);    // Power control
 8001c70:	20c0      	movs	r0, #192	; 0xc0
 8001c72:	f7ff fec7 	bl	8001a04 <LCD_WR_REG>
    LCD_WR_DATA(0x21);   // VRH[5:0]  //1B
 8001c76:	2021      	movs	r0, #33	; 0x21
 8001c78:	f7ff fee0 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_REG(0xC1);    // Power control
 8001c7c:	20c1      	movs	r0, #193	; 0xc1
 8001c7e:	f7ff fec1 	bl	8001a04 <LCD_WR_REG>
    LCD_WR_DATA(0x12);   // SAP[2:0];BT[3:0] //01
 8001c82:	2012      	movs	r0, #18
 8001c84:	f7ff feda 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_REG(0xC5);    // VCM control
 8001c88:	20c5      	movs	r0, #197	; 0xc5
 8001c8a:	f7ff febb 	bl	8001a04 <LCD_WR_REG>
    LCD_WR_DATA(0x39);   // 3F
 8001c8e:	2039      	movs	r0, #57	; 0x39
 8001c90:	f7ff fed4 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_DATA(0x37);   // 3C
 8001c94:	2037      	movs	r0, #55	; 0x37
 8001c96:	f7ff fed1 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_REG(0xC7);    // VCM control2
 8001c9a:	20c7      	movs	r0, #199	; 0xc7
 8001c9c:	f7ff feb2 	bl	8001a04 <LCD_WR_REG>
    LCD_WR_DATA(0XAB);   // B0
 8001ca0:	20ab      	movs	r0, #171	; 0xab
 8001ca2:	f7ff fecb 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_REG(0x36);    // Memory Access Control
 8001ca6:	2036      	movs	r0, #54	; 0x36
 8001ca8:	f7ff feac 	bl	8001a04 <LCD_WR_REG>
    LCD_WR_DATA(0x48);
 8001cac:	2048      	movs	r0, #72	; 0x48
 8001cae:	f7ff fec5 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_REG(0x3A);
 8001cb2:	203a      	movs	r0, #58	; 0x3a
 8001cb4:	f7ff fea6 	bl	8001a04 <LCD_WR_REG>
    LCD_WR_DATA(0x55);
 8001cb8:	2055      	movs	r0, #85	; 0x55
 8001cba:	f7ff febf 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_REG(0xB1);
 8001cbe:	20b1      	movs	r0, #177	; 0xb1
 8001cc0:	f7ff fea0 	bl	8001a04 <LCD_WR_REG>
    LCD_WR_DATA(0x00);
 8001cc4:	2000      	movs	r0, #0
 8001cc6:	f7ff feb9 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_DATA(0x1B);   // 1A
 8001cca:	201b      	movs	r0, #27
 8001ccc:	f7ff feb6 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_REG(0xB6);    // Display Function Control
 8001cd0:	20b6      	movs	r0, #182	; 0xb6
 8001cd2:	f7ff fe97 	bl	8001a04 <LCD_WR_REG>
    LCD_WR_DATA(0x0A);
 8001cd6:	200a      	movs	r0, #10
 8001cd8:	f7ff feb0 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_DATA(0xA2);
 8001cdc:	20a2      	movs	r0, #162	; 0xa2
 8001cde:	f7ff fead 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_REG(0xF2);    // 3Gamma Function Disable
 8001ce2:	20f2      	movs	r0, #242	; 0xf2
 8001ce4:	f7ff fe8e 	bl	8001a04 <LCD_WR_REG>
    LCD_WR_DATA(0x00);
 8001ce8:	2000      	movs	r0, #0
 8001cea:	f7ff fea7 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_REG(0x26);    // Gamma curve selected
 8001cee:	2026      	movs	r0, #38	; 0x26
 8001cf0:	f7ff fe88 	bl	8001a04 <LCD_WR_REG>
    LCD_WR_DATA(0x01);
 8001cf4:	2001      	movs	r0, #1
 8001cf6:	f7ff fea1 	bl	8001a3c <LCD_WR_DATA>

    LCD_WR_REG(0xE0);     // Set Gamma
 8001cfa:	20e0      	movs	r0, #224	; 0xe0
 8001cfc:	f7ff fe82 	bl	8001a04 <LCD_WR_REG>
    LCD_WR_DATA(0x0F);
 8001d00:	200f      	movs	r0, #15
 8001d02:	f7ff fe9b 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_DATA(0x23);
 8001d06:	2023      	movs	r0, #35	; 0x23
 8001d08:	f7ff fe98 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_DATA(0x1F);
 8001d0c:	201f      	movs	r0, #31
 8001d0e:	f7ff fe95 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_DATA(0x0B);
 8001d12:	200b      	movs	r0, #11
 8001d14:	f7ff fe92 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_DATA(0x0E);
 8001d18:	200e      	movs	r0, #14
 8001d1a:	f7ff fe8f 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_DATA(0x08);
 8001d1e:	2008      	movs	r0, #8
 8001d20:	f7ff fe8c 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_DATA(0x4B);
 8001d24:	204b      	movs	r0, #75	; 0x4b
 8001d26:	f7ff fe89 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_DATA(0XA8);
 8001d2a:	20a8      	movs	r0, #168	; 0xa8
 8001d2c:	f7ff fe86 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_DATA(0x3B);
 8001d30:	203b      	movs	r0, #59	; 0x3b
 8001d32:	f7ff fe83 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_DATA(0x0A);
 8001d36:	200a      	movs	r0, #10
 8001d38:	f7ff fe80 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_DATA(0x14);
 8001d3c:	2014      	movs	r0, #20
 8001d3e:	f7ff fe7d 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_DATA(0x06);
 8001d42:	2006      	movs	r0, #6
 8001d44:	f7ff fe7a 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_DATA(0x10);
 8001d48:	2010      	movs	r0, #16
 8001d4a:	f7ff fe77 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_DATA(0x09);
 8001d4e:	2009      	movs	r0, #9
 8001d50:	f7ff fe74 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_DATA(0x00);
 8001d54:	2000      	movs	r0, #0
 8001d56:	f7ff fe71 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_REG(0XE1);      // Set Gamma
 8001d5a:	20e1      	movs	r0, #225	; 0xe1
 8001d5c:	f7ff fe52 	bl	8001a04 <LCD_WR_REG>
    LCD_WR_DATA(0x00);
 8001d60:	2000      	movs	r0, #0
 8001d62:	f7ff fe6b 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_DATA(0x1C);
 8001d66:	201c      	movs	r0, #28
 8001d68:	f7ff fe68 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_DATA(0x20);
 8001d6c:	2020      	movs	r0, #32
 8001d6e:	f7ff fe65 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_DATA(0x04);
 8001d72:	2004      	movs	r0, #4
 8001d74:	f7ff fe62 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_DATA(0x10);
 8001d78:	2010      	movs	r0, #16
 8001d7a:	f7ff fe5f 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_DATA(0x08);
 8001d7e:	2008      	movs	r0, #8
 8001d80:	f7ff fe5c 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_DATA(0x34);
 8001d84:	2034      	movs	r0, #52	; 0x34
 8001d86:	f7ff fe59 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_DATA(0x47);
 8001d8a:	2047      	movs	r0, #71	; 0x47
 8001d8c:	f7ff fe56 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_DATA(0x44);
 8001d90:	2044      	movs	r0, #68	; 0x44
 8001d92:	f7ff fe53 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_DATA(0x05);
 8001d96:	2005      	movs	r0, #5
 8001d98:	f7ff fe50 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_DATA(0x0B);
 8001d9c:	200b      	movs	r0, #11
 8001d9e:	f7ff fe4d 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_DATA(0x09);
 8001da2:	2009      	movs	r0, #9
 8001da4:	f7ff fe4a 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_DATA(0x2F);
 8001da8:	202f      	movs	r0, #47	; 0x2f
 8001daa:	f7ff fe47 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_DATA(0x36);
 8001dae:	2036      	movs	r0, #54	; 0x36
 8001db0:	f7ff fe44 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_DATA(0x0F);
 8001db4:	200f      	movs	r0, #15
 8001db6:	f7ff fe41 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_REG(0x2B);
 8001dba:	202b      	movs	r0, #43	; 0x2b
 8001dbc:	f7ff fe22 	bl	8001a04 <LCD_WR_REG>
    LCD_WR_DATA(0x00);
 8001dc0:	2000      	movs	r0, #0
 8001dc2:	f7ff fe3b 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_DATA(0x00);
 8001dc6:	2000      	movs	r0, #0
 8001dc8:	f7ff fe38 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_DATA(0x01);
 8001dcc:	2001      	movs	r0, #1
 8001dce:	f7ff fe35 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_DATA(0x3f);
 8001dd2:	203f      	movs	r0, #63	; 0x3f
 8001dd4:	f7ff fe32 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_REG(0x2A);
 8001dd8:	202a      	movs	r0, #42	; 0x2a
 8001dda:	f7ff fe13 	bl	8001a04 <LCD_WR_REG>
    LCD_WR_DATA(0x00);
 8001dde:	2000      	movs	r0, #0
 8001de0:	f7ff fe2c 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_DATA(0x00);
 8001de4:	2000      	movs	r0, #0
 8001de6:	f7ff fe29 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_DATA(0x00);
 8001dea:	2000      	movs	r0, #0
 8001dec:	f7ff fe26 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_DATA(0xef);
 8001df0:	20ef      	movs	r0, #239	; 0xef
 8001df2:	f7ff fe23 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_REG(0x11);     // Exit Sleep
 8001df6:	2011      	movs	r0, #17
 8001df8:	f7ff fe04 	bl	8001a04 <LCD_WR_REG>
    nano_wait(120000000); // Wait 120 ms
 8001dfc:	4b06      	ldr	r3, [pc, #24]	; (8001e18 <LCD_Init+0x240>)
 8001dfe:	0018      	movs	r0, r3
 8001e00:	f7ff fdda 	bl	80019b8 <nano_wait>
    LCD_WR_REG(0x29);     // Display on
 8001e04:	2029      	movs	r0, #41	; 0x29
 8001e06:	f7ff fdfd 	bl	8001a04 <LCD_WR_REG>

    LCD_direction(USE_HORIZONTAL);
 8001e0a:	2000      	movs	r0, #0
 8001e0c:	f7ff fe90 	bl	8001b30 <LCD_direction>
}
 8001e10:	46c0      	nop			; (mov r8, r8)
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bd80      	pop	{r7, pc}
 8001e16:	46c0      	nop			; (mov r8, r8)
 8001e18:	07270e00 	.word	0x07270e00

08001e1c <LCD_Clear>:

//===========================================================================
// Set the entire display to one color
//===========================================================================
void LCD_Clear(u16 Color)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b084      	sub	sp, #16
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	0002      	movs	r2, r0
 8001e24:	1dbb      	adds	r3, r7, #6
 8001e26:	801a      	strh	r2, [r3, #0]
    unsigned int i,m;
    LCD_SetWindow(0,0,lcddev.width-1,lcddev.height-1);
 8001e28:	4b17      	ldr	r3, [pc, #92]	; (8001e88 <LCD_Clear+0x6c>)
 8001e2a:	881b      	ldrh	r3, [r3, #0]
 8001e2c:	1e5a      	subs	r2, r3, #1
 8001e2e:	4b16      	ldr	r3, [pc, #88]	; (8001e88 <LCD_Clear+0x6c>)
 8001e30:	885b      	ldrh	r3, [r3, #2]
 8001e32:	3b01      	subs	r3, #1
 8001e34:	2100      	movs	r1, #0
 8001e36:	2000      	movs	r0, #0
 8001e38:	f000 f828 	bl	8001e8c <LCD_SetWindow>
    LCD_WriteData16_Prepare();
 8001e3c:	f7ff fe1a 	bl	8001a74 <LCD_WriteData16_Prepare>
    for(i=0;i<lcddev.height;i++)
 8001e40:	2300      	movs	r3, #0
 8001e42:	60fb      	str	r3, [r7, #12]
 8001e44:	e013      	b.n	8001e6e <LCD_Clear+0x52>
    {
        for(m=0;m<lcddev.width;m++)
 8001e46:	2300      	movs	r3, #0
 8001e48:	60bb      	str	r3, [r7, #8]
 8001e4a:	e007      	b.n	8001e5c <LCD_Clear+0x40>
        {
            LCD_WriteData16(Color);
 8001e4c:	1dbb      	adds	r3, r7, #6
 8001e4e:	881b      	ldrh	r3, [r3, #0]
 8001e50:	0018      	movs	r0, r3
 8001e52:	f7ff fe21 	bl	8001a98 <LCD_WriteData16>
        for(m=0;m<lcddev.width;m++)
 8001e56:	68bb      	ldr	r3, [r7, #8]
 8001e58:	3301      	adds	r3, #1
 8001e5a:	60bb      	str	r3, [r7, #8]
 8001e5c:	4b0a      	ldr	r3, [pc, #40]	; (8001e88 <LCD_Clear+0x6c>)
 8001e5e:	881b      	ldrh	r3, [r3, #0]
 8001e60:	001a      	movs	r2, r3
 8001e62:	68bb      	ldr	r3, [r7, #8]
 8001e64:	4293      	cmp	r3, r2
 8001e66:	d3f1      	bcc.n	8001e4c <LCD_Clear+0x30>
    for(i=0;i<lcddev.height;i++)
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	3301      	adds	r3, #1
 8001e6c:	60fb      	str	r3, [r7, #12]
 8001e6e:	4b06      	ldr	r3, [pc, #24]	; (8001e88 <LCD_Clear+0x6c>)
 8001e70:	885b      	ldrh	r3, [r3, #2]
 8001e72:	001a      	movs	r2, r3
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	4293      	cmp	r3, r2
 8001e78:	d3e5      	bcc.n	8001e46 <LCD_Clear+0x2a>
        }
    }
    LCD_WriteData16_End();
 8001e7a:	f7ff fe23 	bl	8001ac4 <LCD_WriteData16_End>
}
 8001e7e:	46c0      	nop			; (mov r8, r8)
 8001e80:	46bd      	mov	sp, r7
 8001e82:	b004      	add	sp, #16
 8001e84:	bd80      	pop	{r7, pc}
 8001e86:	46c0      	nop			; (mov r8, r8)
 8001e88:	20000130 	.word	0x20000130

08001e8c <LCD_SetWindow>:
//===========================================================================
// Select a subset of the display to work on, and issue the "Write RAM"
// command to prepare to send pixel data to it.
//===========================================================================
void LCD_SetWindow(uint16_t xStart, uint16_t yStart, uint16_t xEnd, uint16_t yEnd)
{
 8001e8c:	b5b0      	push	{r4, r5, r7, lr}
 8001e8e:	b082      	sub	sp, #8
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	0005      	movs	r5, r0
 8001e94:	000c      	movs	r4, r1
 8001e96:	0010      	movs	r0, r2
 8001e98:	0019      	movs	r1, r3
 8001e9a:	1dbb      	adds	r3, r7, #6
 8001e9c:	1c2a      	adds	r2, r5, #0
 8001e9e:	801a      	strh	r2, [r3, #0]
 8001ea0:	1d3b      	adds	r3, r7, #4
 8001ea2:	1c22      	adds	r2, r4, #0
 8001ea4:	801a      	strh	r2, [r3, #0]
 8001ea6:	1cbb      	adds	r3, r7, #2
 8001ea8:	1c02      	adds	r2, r0, #0
 8001eaa:	801a      	strh	r2, [r3, #0]
 8001eac:	003b      	movs	r3, r7
 8001eae:	1c0a      	adds	r2, r1, #0
 8001eb0:	801a      	strh	r2, [r3, #0]
    LCD_WR_REG(lcddev.setxcmd);
 8001eb2:	4b25      	ldr	r3, [pc, #148]	; (8001f48 <LCD_SetWindow+0xbc>)
 8001eb4:	895b      	ldrh	r3, [r3, #10]
 8001eb6:	b2db      	uxtb	r3, r3
 8001eb8:	0018      	movs	r0, r3
 8001eba:	f7ff fda3 	bl	8001a04 <LCD_WR_REG>
    LCD_WR_DATA(xStart>>8);
 8001ebe:	1dbb      	adds	r3, r7, #6
 8001ec0:	881b      	ldrh	r3, [r3, #0]
 8001ec2:	0a1b      	lsrs	r3, r3, #8
 8001ec4:	b29b      	uxth	r3, r3
 8001ec6:	b2db      	uxtb	r3, r3
 8001ec8:	0018      	movs	r0, r3
 8001eca:	f7ff fdb7 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_DATA(0x00FF&xStart);
 8001ece:	1dbb      	adds	r3, r7, #6
 8001ed0:	881b      	ldrh	r3, [r3, #0]
 8001ed2:	b2db      	uxtb	r3, r3
 8001ed4:	0018      	movs	r0, r3
 8001ed6:	f7ff fdb1 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_DATA(xEnd>>8);
 8001eda:	1cbb      	adds	r3, r7, #2
 8001edc:	881b      	ldrh	r3, [r3, #0]
 8001ede:	0a1b      	lsrs	r3, r3, #8
 8001ee0:	b29b      	uxth	r3, r3
 8001ee2:	b2db      	uxtb	r3, r3
 8001ee4:	0018      	movs	r0, r3
 8001ee6:	f7ff fda9 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_DATA(0x00FF&xEnd);
 8001eea:	1cbb      	adds	r3, r7, #2
 8001eec:	881b      	ldrh	r3, [r3, #0]
 8001eee:	b2db      	uxtb	r3, r3
 8001ef0:	0018      	movs	r0, r3
 8001ef2:	f7ff fda3 	bl	8001a3c <LCD_WR_DATA>

    LCD_WR_REG(lcddev.setycmd);
 8001ef6:	4b14      	ldr	r3, [pc, #80]	; (8001f48 <LCD_SetWindow+0xbc>)
 8001ef8:	899b      	ldrh	r3, [r3, #12]
 8001efa:	b2db      	uxtb	r3, r3
 8001efc:	0018      	movs	r0, r3
 8001efe:	f7ff fd81 	bl	8001a04 <LCD_WR_REG>
    LCD_WR_DATA(yStart>>8);
 8001f02:	1d3b      	adds	r3, r7, #4
 8001f04:	881b      	ldrh	r3, [r3, #0]
 8001f06:	0a1b      	lsrs	r3, r3, #8
 8001f08:	b29b      	uxth	r3, r3
 8001f0a:	b2db      	uxtb	r3, r3
 8001f0c:	0018      	movs	r0, r3
 8001f0e:	f7ff fd95 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_DATA(0x00FF&yStart);
 8001f12:	1d3b      	adds	r3, r7, #4
 8001f14:	881b      	ldrh	r3, [r3, #0]
 8001f16:	b2db      	uxtb	r3, r3
 8001f18:	0018      	movs	r0, r3
 8001f1a:	f7ff fd8f 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_DATA(yEnd>>8);
 8001f1e:	003b      	movs	r3, r7
 8001f20:	881b      	ldrh	r3, [r3, #0]
 8001f22:	0a1b      	lsrs	r3, r3, #8
 8001f24:	b29b      	uxth	r3, r3
 8001f26:	b2db      	uxtb	r3, r3
 8001f28:	0018      	movs	r0, r3
 8001f2a:	f7ff fd87 	bl	8001a3c <LCD_WR_DATA>
    LCD_WR_DATA(0x00FF&yEnd);
 8001f2e:	003b      	movs	r3, r7
 8001f30:	881b      	ldrh	r3, [r3, #0]
 8001f32:	b2db      	uxtb	r3, r3
 8001f34:	0018      	movs	r0, r3
 8001f36:	f7ff fd81 	bl	8001a3c <LCD_WR_DATA>

    LCD_WriteRAM_Prepare();
 8001f3a:	f7ff fdeb 	bl	8001b14 <LCD_WriteRAM_Prepare>
}
 8001f3e:	46c0      	nop			; (mov r8, r8)
 8001f40:	46bd      	mov	sp, r7
 8001f42:	b002      	add	sp, #8
 8001f44:	bdb0      	pop	{r4, r5, r7, pc}
 8001f46:	46c0      	nop			; (mov r8, r8)
 8001f48:	20000130 	.word	0x20000130

08001f4c <LCD_DrawPoint>:

//===========================================================================
// Draw a single dot of color c at (x,y)
//===========================================================================
void LCD_DrawPoint(u16 x, u16 y, u16 c)
{
 8001f4c:	b590      	push	{r4, r7, lr}
 8001f4e:	b083      	sub	sp, #12
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	0004      	movs	r4, r0
 8001f54:	0008      	movs	r0, r1
 8001f56:	0011      	movs	r1, r2
 8001f58:	1dbb      	adds	r3, r7, #6
 8001f5a:	1c22      	adds	r2, r4, #0
 8001f5c:	801a      	strh	r2, [r3, #0]
 8001f5e:	1d3b      	adds	r3, r7, #4
 8001f60:	1c02      	adds	r2, r0, #0
 8001f62:	801a      	strh	r2, [r3, #0]
 8001f64:	1cbb      	adds	r3, r7, #2
 8001f66:	1c0a      	adds	r2, r1, #0
 8001f68:	801a      	strh	r2, [r3, #0]
    LCD_SetWindow(x,y,x,y);
 8001f6a:	1d3b      	adds	r3, r7, #4
 8001f6c:	881c      	ldrh	r4, [r3, #0]
 8001f6e:	1dbb      	adds	r3, r7, #6
 8001f70:	881a      	ldrh	r2, [r3, #0]
 8001f72:	1d3b      	adds	r3, r7, #4
 8001f74:	8819      	ldrh	r1, [r3, #0]
 8001f76:	1dbb      	adds	r3, r7, #6
 8001f78:	8818      	ldrh	r0, [r3, #0]
 8001f7a:	0023      	movs	r3, r4
 8001f7c:	f7ff ff86 	bl	8001e8c <LCD_SetWindow>
    LCD_WriteData16_Prepare();
 8001f80:	f7ff fd78 	bl	8001a74 <LCD_WriteData16_Prepare>
    LCD_WriteData16(c);
 8001f84:	1cbb      	adds	r3, r7, #2
 8001f86:	881b      	ldrh	r3, [r3, #0]
 8001f88:	0018      	movs	r0, r3
 8001f8a:	f7ff fd85 	bl	8001a98 <LCD_WriteData16>
    LCD_WriteData16_End();
 8001f8e:	f7ff fd99 	bl	8001ac4 <LCD_WriteData16_End>
}
 8001f92:	46c0      	nop			; (mov r8, r8)
 8001f94:	46bd      	mov	sp, r7
 8001f96:	b003      	add	sp, #12
 8001f98:	bd90      	pop	{r4, r7, pc}
	...

08001f9c <LCD_DrawChar>:
// num is the ASCII character number
// size is the height of the character (either 12 or 16)
// When mode is set, the background will be transparent.
//===========================================================================
void LCD_DrawChar(u16 x,u16 y,u16 fc, u16 bc, char num, u8 size, u8 mode)
{
 8001f9c:	b5b0      	push	{r4, r5, r7, lr}
 8001f9e:	b084      	sub	sp, #16
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	0005      	movs	r5, r0
 8001fa4:	000c      	movs	r4, r1
 8001fa6:	0010      	movs	r0, r2
 8001fa8:	0019      	movs	r1, r3
 8001faa:	1dbb      	adds	r3, r7, #6
 8001fac:	1c2a      	adds	r2, r5, #0
 8001fae:	801a      	strh	r2, [r3, #0]
 8001fb0:	1d3b      	adds	r3, r7, #4
 8001fb2:	1c22      	adds	r2, r4, #0
 8001fb4:	801a      	strh	r2, [r3, #0]
 8001fb6:	1cbb      	adds	r3, r7, #2
 8001fb8:	1c02      	adds	r2, r0, #0
 8001fba:	801a      	strh	r2, [r3, #0]
 8001fbc:	003b      	movs	r3, r7
 8001fbe:	1c0a      	adds	r2, r1, #0
 8001fc0:	801a      	strh	r2, [r3, #0]
    u8 temp;
    u8 pos,t;
    num=num-' ';
 8001fc2:	2220      	movs	r2, #32
 8001fc4:	18bb      	adds	r3, r7, r2
 8001fc6:	18ba      	adds	r2, r7, r2
 8001fc8:	7812      	ldrb	r2, [r2, #0]
 8001fca:	3a20      	subs	r2, #32
 8001fcc:	701a      	strb	r2, [r3, #0]
    LCD_SetWindow(x,y,x+size/2-1,y+size-1);
 8001fce:	2124      	movs	r1, #36	; 0x24
 8001fd0:	187b      	adds	r3, r7, r1
 8001fd2:	781b      	ldrb	r3, [r3, #0]
 8001fd4:	085b      	lsrs	r3, r3, #1
 8001fd6:	b2db      	uxtb	r3, r3
 8001fd8:	b29a      	uxth	r2, r3
 8001fda:	1dbb      	adds	r3, r7, #6
 8001fdc:	881b      	ldrh	r3, [r3, #0]
 8001fde:	18d3      	adds	r3, r2, r3
 8001fe0:	b29b      	uxth	r3, r3
 8001fe2:	3b01      	subs	r3, #1
 8001fe4:	b29c      	uxth	r4, r3
 8001fe6:	187b      	adds	r3, r7, r1
 8001fe8:	781b      	ldrb	r3, [r3, #0]
 8001fea:	b29a      	uxth	r2, r3
 8001fec:	1d3b      	adds	r3, r7, #4
 8001fee:	881b      	ldrh	r3, [r3, #0]
 8001ff0:	18d3      	adds	r3, r2, r3
 8001ff2:	b29b      	uxth	r3, r3
 8001ff4:	3b01      	subs	r3, #1
 8001ff6:	b29a      	uxth	r2, r3
 8001ff8:	1d3b      	adds	r3, r7, #4
 8001ffa:	8819      	ldrh	r1, [r3, #0]
 8001ffc:	1dbb      	adds	r3, r7, #6
 8001ffe:	8818      	ldrh	r0, [r3, #0]
 8002000:	0013      	movs	r3, r2
 8002002:	0022      	movs	r2, r4
 8002004:	f7ff ff42 	bl	8001e8c <LCD_SetWindow>
    if (!mode) {
 8002008:	2328      	movs	r3, #40	; 0x28
 800200a:	18fb      	adds	r3, r7, r3
 800200c:	781b      	ldrb	r3, [r3, #0]
 800200e:	2b00      	cmp	r3, #0
 8002010:	d166      	bne.n	80020e0 <LCD_DrawChar+0x144>
        LCD_WriteData16_Prepare();
 8002012:	f7ff fd2f 	bl	8001a74 <LCD_WriteData16_Prepare>
        for(pos=0;pos<size;pos++) {
 8002016:	230e      	movs	r3, #14
 8002018:	18fb      	adds	r3, r7, r3
 800201a:	2200      	movs	r2, #0
 800201c:	701a      	strb	r2, [r3, #0]
 800201e:	e054      	b.n	80020ca <LCD_DrawChar+0x12e>
            if (size==12)
 8002020:	2324      	movs	r3, #36	; 0x24
 8002022:	18fb      	adds	r3, r7, r3
 8002024:	781b      	ldrb	r3, [r3, #0]
 8002026:	2b0c      	cmp	r3, #12
 8002028:	d110      	bne.n	800204c <LCD_DrawChar+0xb0>
                temp=asc2_1206[num][pos];
 800202a:	2320      	movs	r3, #32
 800202c:	18fb      	adds	r3, r7, r3
 800202e:	781a      	ldrb	r2, [r3, #0]
 8002030:	230e      	movs	r3, #14
 8002032:	18fb      	adds	r3, r7, r3
 8002034:	7818      	ldrb	r0, [r3, #0]
 8002036:	230f      	movs	r3, #15
 8002038:	18f9      	adds	r1, r7, r3
 800203a:	4c61      	ldr	r4, [pc, #388]	; (80021c0 <LCD_DrawChar+0x224>)
 800203c:	0013      	movs	r3, r2
 800203e:	005b      	lsls	r3, r3, #1
 8002040:	189b      	adds	r3, r3, r2
 8002042:	009b      	lsls	r3, r3, #2
 8002044:	18e3      	adds	r3, r4, r3
 8002046:	5c1b      	ldrb	r3, [r3, r0]
 8002048:	700b      	strb	r3, [r1, #0]
 800204a:	e00c      	b.n	8002066 <LCD_DrawChar+0xca>
            else
                temp=asc2_1608[num][pos];
 800204c:	2320      	movs	r3, #32
 800204e:	18fb      	adds	r3, r7, r3
 8002050:	7819      	ldrb	r1, [r3, #0]
 8002052:	230e      	movs	r3, #14
 8002054:	18fb      	adds	r3, r7, r3
 8002056:	781a      	ldrb	r2, [r3, #0]
 8002058:	230f      	movs	r3, #15
 800205a:	18fb      	adds	r3, r7, r3
 800205c:	4859      	ldr	r0, [pc, #356]	; (80021c4 <LCD_DrawChar+0x228>)
 800205e:	0109      	lsls	r1, r1, #4
 8002060:	1841      	adds	r1, r0, r1
 8002062:	5c8a      	ldrb	r2, [r1, r2]
 8002064:	701a      	strb	r2, [r3, #0]
            for (t=0;t<size/2;t++) {
 8002066:	230d      	movs	r3, #13
 8002068:	18fb      	adds	r3, r7, r3
 800206a:	2200      	movs	r2, #0
 800206c:	701a      	strb	r2, [r3, #0]
 800206e:	e01c      	b.n	80020aa <LCD_DrawChar+0x10e>
                if (temp&0x01)
 8002070:	230f      	movs	r3, #15
 8002072:	18fb      	adds	r3, r7, r3
 8002074:	781b      	ldrb	r3, [r3, #0]
 8002076:	2201      	movs	r2, #1
 8002078:	4013      	ands	r3, r2
 800207a:	d005      	beq.n	8002088 <LCD_DrawChar+0xec>
                    LCD_WriteData16(fc);
 800207c:	1cbb      	adds	r3, r7, #2
 800207e:	881b      	ldrh	r3, [r3, #0]
 8002080:	0018      	movs	r0, r3
 8002082:	f7ff fd09 	bl	8001a98 <LCD_WriteData16>
 8002086:	e004      	b.n	8002092 <LCD_DrawChar+0xf6>
                else
                    LCD_WriteData16(bc);
 8002088:	003b      	movs	r3, r7
 800208a:	881b      	ldrh	r3, [r3, #0]
 800208c:	0018      	movs	r0, r3
 800208e:	f7ff fd03 	bl	8001a98 <LCD_WriteData16>
                temp>>=1;
 8002092:	220f      	movs	r2, #15
 8002094:	18bb      	adds	r3, r7, r2
 8002096:	18ba      	adds	r2, r7, r2
 8002098:	7812      	ldrb	r2, [r2, #0]
 800209a:	0852      	lsrs	r2, r2, #1
 800209c:	701a      	strb	r2, [r3, #0]
            for (t=0;t<size/2;t++) {
 800209e:	210d      	movs	r1, #13
 80020a0:	187b      	adds	r3, r7, r1
 80020a2:	781a      	ldrb	r2, [r3, #0]
 80020a4:	187b      	adds	r3, r7, r1
 80020a6:	3201      	adds	r2, #1
 80020a8:	701a      	strb	r2, [r3, #0]
 80020aa:	2324      	movs	r3, #36	; 0x24
 80020ac:	18fb      	adds	r3, r7, r3
 80020ae:	781b      	ldrb	r3, [r3, #0]
 80020b0:	085b      	lsrs	r3, r3, #1
 80020b2:	b2db      	uxtb	r3, r3
 80020b4:	220d      	movs	r2, #13
 80020b6:	18ba      	adds	r2, r7, r2
 80020b8:	7812      	ldrb	r2, [r2, #0]
 80020ba:	429a      	cmp	r2, r3
 80020bc:	d3d8      	bcc.n	8002070 <LCD_DrawChar+0xd4>
        for(pos=0;pos<size;pos++) {
 80020be:	210e      	movs	r1, #14
 80020c0:	187b      	adds	r3, r7, r1
 80020c2:	781a      	ldrb	r2, [r3, #0]
 80020c4:	187b      	adds	r3, r7, r1
 80020c6:	3201      	adds	r2, #1
 80020c8:	701a      	strb	r2, [r3, #0]
 80020ca:	230e      	movs	r3, #14
 80020cc:	18fa      	adds	r2, r7, r3
 80020ce:	2324      	movs	r3, #36	; 0x24
 80020d0:	18fb      	adds	r3, r7, r3
 80020d2:	7812      	ldrb	r2, [r2, #0]
 80020d4:	781b      	ldrb	r3, [r3, #0]
 80020d6:	429a      	cmp	r2, r3
 80020d8:	d3a2      	bcc.n	8002020 <LCD_DrawChar+0x84>

            }
        }
        LCD_WriteData16_End();
 80020da:	f7ff fcf3 	bl	8001ac4 <LCD_WriteData16_End>
                    LCD_DrawPoint(x+t,y+pos,fc);
                temp>>=1;
            }
        }
    }
}
 80020de:	e06b      	b.n	80021b8 <LCD_DrawChar+0x21c>
        for(pos=0;pos<size;pos++)
 80020e0:	230e      	movs	r3, #14
 80020e2:	18fb      	adds	r3, r7, r3
 80020e4:	2200      	movs	r2, #0
 80020e6:	701a      	strb	r2, [r3, #0]
 80020e8:	e05e      	b.n	80021a8 <LCD_DrawChar+0x20c>
            if (size==12)
 80020ea:	2324      	movs	r3, #36	; 0x24
 80020ec:	18fb      	adds	r3, r7, r3
 80020ee:	781b      	ldrb	r3, [r3, #0]
 80020f0:	2b0c      	cmp	r3, #12
 80020f2:	d110      	bne.n	8002116 <LCD_DrawChar+0x17a>
                temp=asc2_1206[num][pos];
 80020f4:	2320      	movs	r3, #32
 80020f6:	18fb      	adds	r3, r7, r3
 80020f8:	781a      	ldrb	r2, [r3, #0]
 80020fa:	230e      	movs	r3, #14
 80020fc:	18fb      	adds	r3, r7, r3
 80020fe:	7818      	ldrb	r0, [r3, #0]
 8002100:	230f      	movs	r3, #15
 8002102:	18f9      	adds	r1, r7, r3
 8002104:	4c2e      	ldr	r4, [pc, #184]	; (80021c0 <LCD_DrawChar+0x224>)
 8002106:	0013      	movs	r3, r2
 8002108:	005b      	lsls	r3, r3, #1
 800210a:	189b      	adds	r3, r3, r2
 800210c:	009b      	lsls	r3, r3, #2
 800210e:	18e3      	adds	r3, r4, r3
 8002110:	5c1b      	ldrb	r3, [r3, r0]
 8002112:	700b      	strb	r3, [r1, #0]
 8002114:	e00c      	b.n	8002130 <LCD_DrawChar+0x194>
                temp=asc2_1608[num][pos];
 8002116:	2320      	movs	r3, #32
 8002118:	18fb      	adds	r3, r7, r3
 800211a:	7819      	ldrb	r1, [r3, #0]
 800211c:	230e      	movs	r3, #14
 800211e:	18fb      	adds	r3, r7, r3
 8002120:	781a      	ldrb	r2, [r3, #0]
 8002122:	230f      	movs	r3, #15
 8002124:	18fb      	adds	r3, r7, r3
 8002126:	4827      	ldr	r0, [pc, #156]	; (80021c4 <LCD_DrawChar+0x228>)
 8002128:	0109      	lsls	r1, r1, #4
 800212a:	1841      	adds	r1, r0, r1
 800212c:	5c8a      	ldrb	r2, [r1, r2]
 800212e:	701a      	strb	r2, [r3, #0]
            for (t=0;t<size/2;t++)
 8002130:	230d      	movs	r3, #13
 8002132:	18fb      	adds	r3, r7, r3
 8002134:	2200      	movs	r2, #0
 8002136:	701a      	strb	r2, [r3, #0]
 8002138:	e026      	b.n	8002188 <LCD_DrawChar+0x1ec>
                if(temp&0x01)
 800213a:	230f      	movs	r3, #15
 800213c:	18fb      	adds	r3, r7, r3
 800213e:	781b      	ldrb	r3, [r3, #0]
 8002140:	2201      	movs	r2, #1
 8002142:	4013      	ands	r3, r2
 8002144:	d014      	beq.n	8002170 <LCD_DrawChar+0x1d4>
                    LCD_DrawPoint(x+t,y+pos,fc);
 8002146:	230d      	movs	r3, #13
 8002148:	18fb      	adds	r3, r7, r3
 800214a:	781b      	ldrb	r3, [r3, #0]
 800214c:	b29a      	uxth	r2, r3
 800214e:	1dbb      	adds	r3, r7, #6
 8002150:	881b      	ldrh	r3, [r3, #0]
 8002152:	18d3      	adds	r3, r2, r3
 8002154:	b298      	uxth	r0, r3
 8002156:	230e      	movs	r3, #14
 8002158:	18fb      	adds	r3, r7, r3
 800215a:	781b      	ldrb	r3, [r3, #0]
 800215c:	b29a      	uxth	r2, r3
 800215e:	1d3b      	adds	r3, r7, #4
 8002160:	881b      	ldrh	r3, [r3, #0]
 8002162:	18d3      	adds	r3, r2, r3
 8002164:	b299      	uxth	r1, r3
 8002166:	1cbb      	adds	r3, r7, #2
 8002168:	881b      	ldrh	r3, [r3, #0]
 800216a:	001a      	movs	r2, r3
 800216c:	f7ff feee 	bl	8001f4c <LCD_DrawPoint>
                temp>>=1;
 8002170:	220f      	movs	r2, #15
 8002172:	18bb      	adds	r3, r7, r2
 8002174:	18ba      	adds	r2, r7, r2
 8002176:	7812      	ldrb	r2, [r2, #0]
 8002178:	0852      	lsrs	r2, r2, #1
 800217a:	701a      	strb	r2, [r3, #0]
            for (t=0;t<size/2;t++)
 800217c:	210d      	movs	r1, #13
 800217e:	187b      	adds	r3, r7, r1
 8002180:	781a      	ldrb	r2, [r3, #0]
 8002182:	187b      	adds	r3, r7, r1
 8002184:	3201      	adds	r2, #1
 8002186:	701a      	strb	r2, [r3, #0]
 8002188:	2324      	movs	r3, #36	; 0x24
 800218a:	18fb      	adds	r3, r7, r3
 800218c:	781b      	ldrb	r3, [r3, #0]
 800218e:	085b      	lsrs	r3, r3, #1
 8002190:	b2db      	uxtb	r3, r3
 8002192:	220d      	movs	r2, #13
 8002194:	18ba      	adds	r2, r7, r2
 8002196:	7812      	ldrb	r2, [r2, #0]
 8002198:	429a      	cmp	r2, r3
 800219a:	d3ce      	bcc.n	800213a <LCD_DrawChar+0x19e>
        for(pos=0;pos<size;pos++)
 800219c:	210e      	movs	r1, #14
 800219e:	187b      	adds	r3, r7, r1
 80021a0:	781a      	ldrb	r2, [r3, #0]
 80021a2:	187b      	adds	r3, r7, r1
 80021a4:	3201      	adds	r2, #1
 80021a6:	701a      	strb	r2, [r3, #0]
 80021a8:	230e      	movs	r3, #14
 80021aa:	18fa      	adds	r2, r7, r3
 80021ac:	2324      	movs	r3, #36	; 0x24
 80021ae:	18fb      	adds	r3, r7, r3
 80021b0:	7812      	ldrb	r2, [r2, #0]
 80021b2:	781b      	ldrb	r3, [r3, #0]
 80021b4:	429a      	cmp	r2, r3
 80021b6:	d398      	bcc.n	80020ea <LCD_DrawChar+0x14e>
}
 80021b8:	46c0      	nop			; (mov r8, r8)
 80021ba:	46bd      	mov	sp, r7
 80021bc:	b004      	add	sp, #16
 80021be:	bdb0      	pop	{r4, r5, r7, pc}
 80021c0:	080084f0 	.word	0x080084f0
 80021c4:	08008964 	.word	0x08008964

080021c8 <LCD_DrawString>:
// p is the pointer to the string.
// size is the height of the character (either 12 or 16)
// When mode is set, the background will be transparent.
//===========================================================================
void LCD_DrawString(u16 x,u16 y, u16 fc, u16 bg, const char *p, u8 size, u8 mode)
{
 80021c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80021ca:	b087      	sub	sp, #28
 80021cc:	af04      	add	r7, sp, #16
 80021ce:	0005      	movs	r5, r0
 80021d0:	000c      	movs	r4, r1
 80021d2:	0010      	movs	r0, r2
 80021d4:	0019      	movs	r1, r3
 80021d6:	1dbb      	adds	r3, r7, #6
 80021d8:	1c2a      	adds	r2, r5, #0
 80021da:	801a      	strh	r2, [r3, #0]
 80021dc:	1d3b      	adds	r3, r7, #4
 80021de:	1c22      	adds	r2, r4, #0
 80021e0:	801a      	strh	r2, [r3, #0]
 80021e2:	1cbb      	adds	r3, r7, #2
 80021e4:	1c02      	adds	r2, r0, #0
 80021e6:	801a      	strh	r2, [r3, #0]
 80021e8:	003b      	movs	r3, r7
 80021ea:	1c0a      	adds	r2, r1, #0
 80021ec:	801a      	strh	r2, [r3, #0]
    while((*p<='~')&&(*p>=' '))
 80021ee:	e036      	b.n	800225e <LCD_DrawString+0x96>
    {
        if(x>(lcddev.width-1)||y>(lcddev.height-1))
 80021f0:	4b21      	ldr	r3, [pc, #132]	; (8002278 <LCD_DrawString+0xb0>)
 80021f2:	881b      	ldrh	r3, [r3, #0]
 80021f4:	1dba      	adds	r2, r7, #6
 80021f6:	8812      	ldrh	r2, [r2, #0]
 80021f8:	429a      	cmp	r2, r3
 80021fa:	d239      	bcs.n	8002270 <LCD_DrawString+0xa8>
 80021fc:	4b1e      	ldr	r3, [pc, #120]	; (8002278 <LCD_DrawString+0xb0>)
 80021fe:	885b      	ldrh	r3, [r3, #2]
 8002200:	1d3a      	adds	r2, r7, #4
 8002202:	8812      	ldrh	r2, [r2, #0]
 8002204:	429a      	cmp	r2, r3
 8002206:	d233      	bcs.n	8002270 <LCD_DrawString+0xa8>
        return;
        LCD_DrawChar(x,y,fc,bg,*p,size,mode);
 8002208:	6a3b      	ldr	r3, [r7, #32]
 800220a:	781b      	ldrb	r3, [r3, #0]
 800220c:	003a      	movs	r2, r7
 800220e:	8815      	ldrh	r5, [r2, #0]
 8002210:	1cba      	adds	r2, r7, #2
 8002212:	8814      	ldrh	r4, [r2, #0]
 8002214:	1d3a      	adds	r2, r7, #4
 8002216:	8811      	ldrh	r1, [r2, #0]
 8002218:	1dba      	adds	r2, r7, #6
 800221a:	8810      	ldrh	r0, [r2, #0]
 800221c:	2220      	movs	r2, #32
 800221e:	2608      	movs	r6, #8
 8002220:	46b4      	mov	ip, r6
 8002222:	44bc      	add	ip, r7
 8002224:	4462      	add	r2, ip
 8002226:	7812      	ldrb	r2, [r2, #0]
 8002228:	9202      	str	r2, [sp, #8]
 800222a:	261c      	movs	r6, #28
 800222c:	2208      	movs	r2, #8
 800222e:	18ba      	adds	r2, r7, r2
 8002230:	1992      	adds	r2, r2, r6
 8002232:	7812      	ldrb	r2, [r2, #0]
 8002234:	9201      	str	r2, [sp, #4]
 8002236:	9300      	str	r3, [sp, #0]
 8002238:	002b      	movs	r3, r5
 800223a:	0022      	movs	r2, r4
 800223c:	f7ff feae 	bl	8001f9c <LCD_DrawChar>
        x+=size/2;
 8002240:	2308      	movs	r3, #8
 8002242:	18fb      	adds	r3, r7, r3
 8002244:	199b      	adds	r3, r3, r6
 8002246:	781b      	ldrb	r3, [r3, #0]
 8002248:	085b      	lsrs	r3, r3, #1
 800224a:	b2db      	uxtb	r3, r3
 800224c:	b299      	uxth	r1, r3
 800224e:	1dbb      	adds	r3, r7, #6
 8002250:	1dba      	adds	r2, r7, #6
 8002252:	8812      	ldrh	r2, [r2, #0]
 8002254:	188a      	adds	r2, r1, r2
 8002256:	801a      	strh	r2, [r3, #0]
        p++;
 8002258:	6a3b      	ldr	r3, [r7, #32]
 800225a:	3301      	adds	r3, #1
 800225c:	623b      	str	r3, [r7, #32]
    while((*p<='~')&&(*p>=' '))
 800225e:	6a3b      	ldr	r3, [r7, #32]
 8002260:	781b      	ldrb	r3, [r3, #0]
 8002262:	2b7e      	cmp	r3, #126	; 0x7e
 8002264:	d805      	bhi.n	8002272 <LCD_DrawString+0xaa>
 8002266:	6a3b      	ldr	r3, [r7, #32]
 8002268:	781b      	ldrb	r3, [r3, #0]
 800226a:	2b1f      	cmp	r3, #31
 800226c:	d8c0      	bhi.n	80021f0 <LCD_DrawString+0x28>
 800226e:	e000      	b.n	8002272 <LCD_DrawString+0xaa>
        return;
 8002270:	46c0      	nop			; (mov r8, r8)
    }
}
 8002272:	46bd      	mov	sp, r7
 8002274:	b003      	add	sp, #12
 8002276:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002278:	20000130 	.word	0x20000130

0800227c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002280:	f001 fc7e 	bl	8003b80 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002284:	f000 f822 	bl	80022cc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002288:	f000 fa68 	bl	800275c <MX_GPIO_Init>
  MX_DMA_Init();
 800228c:	f000 fa48 	bl	8002720 <MX_DMA_Init>
  MX_ADC_Init();
 8002290:	f000 f87a 	bl	8002388 <MX_ADC_Init>
  MX_SPI1_Init();
 8002294:	f000 f912 	bl	80024bc <MX_SPI1_Init>
  MX_TIM1_Init();
 8002298:	f000 f9aa 	bl	80025f0 <MX_TIM1_Init>
  MX_I2C1_Init();
 800229c:	f000 f8ce 	bl	800243c <MX_I2C1_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
 80022a0:	2380      	movs	r3, #128	; 0x80
 80022a2:	011b      	lsls	r3, r3, #4
 80022a4:	4808      	ldr	r0, [pc, #32]	; (80022c8 <main+0x4c>)
 80022a6:	2201      	movs	r2, #1
 80022a8:	0019      	movs	r1, r3
 80022aa:	f002 fe94 	bl	8004fd6 <HAL_GPIO_WritePin>
  initialize();
 80022ae:	f000 fc91 	bl	8002bd4 <initialize>
  LCD_Init();
 80022b2:	f7ff fc91 	bl	8001bd8 <LCD_Init>
  LCD_Clear(BLUE);
 80022b6:	201f      	movs	r0, #31
 80022b8:	f7ff fdb0 	bl	8001e1c <LCD_Clear>
  resetSel();
 80022bc:	f001 f806 	bl	80032cc <resetSel>
  menu_home();
 80022c0:	f000 fdaa 	bl	8002e18 <menu_home>

  /*fftw_complex *in;
  in = (fftw_complex*)fftw_malloc(sizeof(fftw_complex) * 10);
  fftw_free(in);*/
   __NOP();
 80022c4:	46c0      	nop			; (mov r8, r8)
  while(1)
 80022c6:	e7fe      	b.n	80022c6 <main+0x4a>
 80022c8:	48000400 	.word	0x48000400

080022cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80022cc:	b590      	push	{r4, r7, lr}
 80022ce:	b099      	sub	sp, #100	; 0x64
 80022d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80022d2:	242c      	movs	r4, #44	; 0x2c
 80022d4:	193b      	adds	r3, r7, r4
 80022d6:	0018      	movs	r0, r3
 80022d8:	2334      	movs	r3, #52	; 0x34
 80022da:	001a      	movs	r2, r3
 80022dc:	2100      	movs	r1, #0
 80022de:	f005 ff61 	bl	80081a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80022e2:	231c      	movs	r3, #28
 80022e4:	18fb      	adds	r3, r7, r3
 80022e6:	0018      	movs	r0, r3
 80022e8:	2310      	movs	r3, #16
 80022ea:	001a      	movs	r2, r3
 80022ec:	2100      	movs	r1, #0
 80022ee:	f005 ff59 	bl	80081a4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80022f2:	003b      	movs	r3, r7
 80022f4:	0018      	movs	r0, r3
 80022f6:	231c      	movs	r3, #28
 80022f8:	001a      	movs	r2, r3
 80022fa:	2100      	movs	r1, #0
 80022fc:	f005 ff52 	bl	80081a4 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 8002300:	0021      	movs	r1, r4
 8002302:	187b      	adds	r3, r7, r1
 8002304:	2212      	movs	r2, #18
 8002306:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002308:	187b      	adds	r3, r7, r1
 800230a:	2201      	movs	r2, #1
 800230c:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 800230e:	187b      	adds	r3, r7, r1
 8002310:	2201      	movs	r2, #1
 8002312:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002314:	187b      	adds	r3, r7, r1
 8002316:	2210      	movs	r2, #16
 8002318:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 800231a:	187b      	adds	r3, r7, r1
 800231c:	2210      	movs	r2, #16
 800231e:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002320:	187b      	adds	r3, r7, r1
 8002322:	2200      	movs	r2, #0
 8002324:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002326:	187b      	adds	r3, r7, r1
 8002328:	0018      	movs	r0, r3
 800232a:	f004 fac9 	bl	80068c0 <HAL_RCC_OscConfig>
 800232e:	1e03      	subs	r3, r0, #0
 8002330:	d001      	beq.n	8002336 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8002332:	f000 fc49 	bl	8002bc8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002336:	211c      	movs	r1, #28
 8002338:	187b      	adds	r3, r7, r1
 800233a:	2207      	movs	r2, #7
 800233c:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800233e:	187b      	adds	r3, r7, r1
 8002340:	2200      	movs	r2, #0
 8002342:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002344:	187b      	adds	r3, r7, r1
 8002346:	2200      	movs	r2, #0
 8002348:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800234a:	187b      	adds	r3, r7, r1
 800234c:	2200      	movs	r2, #0
 800234e:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002350:	187b      	adds	r3, r7, r1
 8002352:	2100      	movs	r1, #0
 8002354:	0018      	movs	r0, r3
 8002356:	f004 fe39 	bl	8006fcc <HAL_RCC_ClockConfig>
 800235a:	1e03      	subs	r3, r0, #0
 800235c:	d001      	beq.n	8002362 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800235e:	f000 fc33 	bl	8002bc8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002362:	003b      	movs	r3, r7
 8002364:	2220      	movs	r2, #32
 8002366:	601a      	str	r2, [r3, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8002368:	003b      	movs	r3, r7
 800236a:	2200      	movs	r2, #0
 800236c:	615a      	str	r2, [r3, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800236e:	003b      	movs	r3, r7
 8002370:	0018      	movs	r0, r3
 8002372:	f004 ff85 	bl	8007280 <HAL_RCCEx_PeriphCLKConfig>
 8002376:	1e03      	subs	r3, r0, #0
 8002378:	d001      	beq.n	800237e <SystemClock_Config+0xb2>
  {
    Error_Handler();
 800237a:	f000 fc25 	bl	8002bc8 <Error_Handler>
  }
}
 800237e:	46c0      	nop			; (mov r8, r8)
 8002380:	46bd      	mov	sp, r7
 8002382:	b019      	add	sp, #100	; 0x64
 8002384:	bd90      	pop	{r4, r7, pc}
	...

08002388 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b084      	sub	sp, #16
 800238c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800238e:	1d3b      	adds	r3, r7, #4
 8002390:	0018      	movs	r0, r3
 8002392:	230c      	movs	r3, #12
 8002394:	001a      	movs	r2, r3
 8002396:	2100      	movs	r1, #0
 8002398:	f005 ff04 	bl	80081a4 <memset>
  /* USER CODE BEGIN ADC_Init 1 */

  /* USER CODE END ADC_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 800239c:	4b25      	ldr	r3, [pc, #148]	; (8002434 <MX_ADC_Init+0xac>)
 800239e:	4a26      	ldr	r2, [pc, #152]	; (8002438 <MX_ADC_Init+0xb0>)
 80023a0:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80023a2:	4b24      	ldr	r3, [pc, #144]	; (8002434 <MX_ADC_Init+0xac>)
 80023a4:	2200      	movs	r2, #0
 80023a6:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80023a8:	4b22      	ldr	r3, [pc, #136]	; (8002434 <MX_ADC_Init+0xac>)
 80023aa:	2200      	movs	r2, #0
 80023ac:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80023ae:	4b21      	ldr	r3, [pc, #132]	; (8002434 <MX_ADC_Init+0xac>)
 80023b0:	2200      	movs	r2, #0
 80023b2:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 80023b4:	4b1f      	ldr	r3, [pc, #124]	; (8002434 <MX_ADC_Init+0xac>)
 80023b6:	2201      	movs	r2, #1
 80023b8:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80023ba:	4b1e      	ldr	r3, [pc, #120]	; (8002434 <MX_ADC_Init+0xac>)
 80023bc:	2204      	movs	r2, #4
 80023be:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 80023c0:	4b1c      	ldr	r3, [pc, #112]	; (8002434 <MX_ADC_Init+0xac>)
 80023c2:	2200      	movs	r2, #0
 80023c4:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 80023c6:	4b1b      	ldr	r3, [pc, #108]	; (8002434 <MX_ADC_Init+0xac>)
 80023c8:	2200      	movs	r2, #0
 80023ca:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = ENABLE;
 80023cc:	4b19      	ldr	r3, [pc, #100]	; (8002434 <MX_ADC_Init+0xac>)
 80023ce:	2201      	movs	r2, #1
 80023d0:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 80023d2:	4b18      	ldr	r3, [pc, #96]	; (8002434 <MX_ADC_Init+0xac>)
 80023d4:	2200      	movs	r2, #0
 80023d6:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80023d8:	4b16      	ldr	r3, [pc, #88]	; (8002434 <MX_ADC_Init+0xac>)
 80023da:	22c2      	movs	r2, #194	; 0xc2
 80023dc:	32ff      	adds	r2, #255	; 0xff
 80023de:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80023e0:	4b14      	ldr	r3, [pc, #80]	; (8002434 <MX_ADC_Init+0xac>)
 80023e2:	2200      	movs	r2, #0
 80023e4:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = ENABLE;
 80023e6:	4b13      	ldr	r3, [pc, #76]	; (8002434 <MX_ADC_Init+0xac>)
 80023e8:	2224      	movs	r2, #36	; 0x24
 80023ea:	2101      	movs	r1, #1
 80023ec:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80023ee:	4b11      	ldr	r3, [pc, #68]	; (8002434 <MX_ADC_Init+0xac>)
 80023f0:	2201      	movs	r2, #1
 80023f2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80023f4:	4b0f      	ldr	r3, [pc, #60]	; (8002434 <MX_ADC_Init+0xac>)
 80023f6:	0018      	movs	r0, r3
 80023f8:	f001 fc26 	bl	8003c48 <HAL_ADC_Init>
 80023fc:	1e03      	subs	r3, r0, #0
 80023fe:	d001      	beq.n	8002404 <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 8002400:	f000 fbe2 	bl	8002bc8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8002404:	1d3b      	adds	r3, r7, #4
 8002406:	2200      	movs	r2, #0
 8002408:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 800240a:	1d3b      	adds	r3, r7, #4
 800240c:	2280      	movs	r2, #128	; 0x80
 800240e:	0152      	lsls	r2, r2, #5
 8002410:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8002412:	1d3b      	adds	r3, r7, #4
 8002414:	2207      	movs	r2, #7
 8002416:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8002418:	1d3a      	adds	r2, r7, #4
 800241a:	4b06      	ldr	r3, [pc, #24]	; (8002434 <MX_ADC_Init+0xac>)
 800241c:	0011      	movs	r1, r2
 800241e:	0018      	movs	r0, r3
 8002420:	f001 fe52 	bl	80040c8 <HAL_ADC_ConfigChannel>
 8002424:	1e03      	subs	r3, r0, #0
 8002426:	d001      	beq.n	800242c <MX_ADC_Init+0xa4>
  {
    Error_Handler();
 8002428:	f000 fbce 	bl	8002bc8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 800242c:	46c0      	nop			; (mov r8, r8)
 800242e:	46bd      	mov	sp, r7
 8002430:	b004      	add	sp, #16
 8002432:	bd80      	pop	{r7, pc}
 8002434:	200002b8 	.word	0x200002b8
 8002438:	40012400 	.word	0x40012400

0800243c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002440:	4b1b      	ldr	r3, [pc, #108]	; (80024b0 <MX_I2C1_Init+0x74>)
 8002442:	4a1c      	ldr	r2, [pc, #112]	; (80024b4 <MX_I2C1_Init+0x78>)
 8002444:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8002446:	4b1a      	ldr	r3, [pc, #104]	; (80024b0 <MX_I2C1_Init+0x74>)
 8002448:	4a1b      	ldr	r2, [pc, #108]	; (80024b8 <MX_I2C1_Init+0x7c>)
 800244a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800244c:	4b18      	ldr	r3, [pc, #96]	; (80024b0 <MX_I2C1_Init+0x74>)
 800244e:	2200      	movs	r2, #0
 8002450:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002452:	4b17      	ldr	r3, [pc, #92]	; (80024b0 <MX_I2C1_Init+0x74>)
 8002454:	2201      	movs	r2, #1
 8002456:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002458:	4b15      	ldr	r3, [pc, #84]	; (80024b0 <MX_I2C1_Init+0x74>)
 800245a:	2200      	movs	r2, #0
 800245c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800245e:	4b14      	ldr	r3, [pc, #80]	; (80024b0 <MX_I2C1_Init+0x74>)
 8002460:	2200      	movs	r2, #0
 8002462:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002464:	4b12      	ldr	r3, [pc, #72]	; (80024b0 <MX_I2C1_Init+0x74>)
 8002466:	2200      	movs	r2, #0
 8002468:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800246a:	4b11      	ldr	r3, [pc, #68]	; (80024b0 <MX_I2C1_Init+0x74>)
 800246c:	2200      	movs	r2, #0
 800246e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002470:	4b0f      	ldr	r3, [pc, #60]	; (80024b0 <MX_I2C1_Init+0x74>)
 8002472:	2200      	movs	r2, #0
 8002474:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002476:	4b0e      	ldr	r3, [pc, #56]	; (80024b0 <MX_I2C1_Init+0x74>)
 8002478:	0018      	movs	r0, r3
 800247a:	f002 fde5 	bl	8005048 <HAL_I2C_Init>
 800247e:	1e03      	subs	r3, r0, #0
 8002480:	d001      	beq.n	8002486 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002482:	f000 fba1 	bl	8002bc8 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002486:	4b0a      	ldr	r3, [pc, #40]	; (80024b0 <MX_I2C1_Init+0x74>)
 8002488:	2100      	movs	r1, #0
 800248a:	0018      	movs	r0, r3
 800248c:	f004 f980 	bl	8006790 <HAL_I2CEx_ConfigAnalogFilter>
 8002490:	1e03      	subs	r3, r0, #0
 8002492:	d001      	beq.n	8002498 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002494:	f000 fb98 	bl	8002bc8 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002498:	4b05      	ldr	r3, [pc, #20]	; (80024b0 <MX_I2C1_Init+0x74>)
 800249a:	2100      	movs	r1, #0
 800249c:	0018      	movs	r0, r3
 800249e:	f004 f9c3 	bl	8006828 <HAL_I2CEx_ConfigDigitalFilter>
 80024a2:	1e03      	subs	r3, r0, #0
 80024a4:	d001      	beq.n	80024aa <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80024a6:	f000 fb8f 	bl	8002bc8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80024aa:	46c0      	nop			; (mov r8, r8)
 80024ac:	46bd      	mov	sp, r7
 80024ae:	bd80      	pop	{r7, pc}
 80024b0:	20000144 	.word	0x20000144
 80024b4:	40005400 	.word	0x40005400
 80024b8:	2000090e 	.word	0x2000090e

080024bc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80024c0:	4b45      	ldr	r3, [pc, #276]	; (80025d8 <MX_SPI1_Init+0x11c>)
 80024c2:	4a46      	ldr	r2, [pc, #280]	; (80025dc <MX_SPI1_Init+0x120>)
 80024c4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80024c6:	4b44      	ldr	r3, [pc, #272]	; (80025d8 <MX_SPI1_Init+0x11c>)
 80024c8:	2282      	movs	r2, #130	; 0x82
 80024ca:	0052      	lsls	r2, r2, #1
 80024cc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80024ce:	4b42      	ldr	r3, [pc, #264]	; (80025d8 <MX_SPI1_Init+0x11c>)
 80024d0:	2200      	movs	r2, #0
 80024d2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 80024d4:	4b40      	ldr	r3, [pc, #256]	; (80025d8 <MX_SPI1_Init+0x11c>)
 80024d6:	22c0      	movs	r2, #192	; 0xc0
 80024d8:	0092      	lsls	r2, r2, #2
 80024da:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80024dc:	4b3e      	ldr	r3, [pc, #248]	; (80025d8 <MX_SPI1_Init+0x11c>)
 80024de:	2200      	movs	r2, #0
 80024e0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80024e2:	4b3d      	ldr	r3, [pc, #244]	; (80025d8 <MX_SPI1_Init+0x11c>)
 80024e4:	2200      	movs	r2, #0
 80024e6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 80024e8:	4b3b      	ldr	r3, [pc, #236]	; (80025d8 <MX_SPI1_Init+0x11c>)
 80024ea:	2280      	movs	r2, #128	; 0x80
 80024ec:	02d2      	lsls	r2, r2, #11
 80024ee:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80024f0:	4b39      	ldr	r3, [pc, #228]	; (80025d8 <MX_SPI1_Init+0x11c>)
 80024f2:	2200      	movs	r2, #0
 80024f4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80024f6:	4b38      	ldr	r3, [pc, #224]	; (80025d8 <MX_SPI1_Init+0x11c>)
 80024f8:	2200      	movs	r2, #0
 80024fa:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80024fc:	4b36      	ldr	r3, [pc, #216]	; (80025d8 <MX_SPI1_Init+0x11c>)
 80024fe:	2200      	movs	r2, #0
 8002500:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002502:	4b35      	ldr	r3, [pc, #212]	; (80025d8 <MX_SPI1_Init+0x11c>)
 8002504:	2200      	movs	r2, #0
 8002506:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002508:	4b33      	ldr	r3, [pc, #204]	; (80025d8 <MX_SPI1_Init+0x11c>)
 800250a:	2207      	movs	r2, #7
 800250c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800250e:	4b32      	ldr	r3, [pc, #200]	; (80025d8 <MX_SPI1_Init+0x11c>)
 8002510:	2200      	movs	r2, #0
 8002512:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002514:	4b30      	ldr	r3, [pc, #192]	; (80025d8 <MX_SPI1_Init+0x11c>)
 8002516:	2208      	movs	r2, #8
 8002518:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800251a:	4b2f      	ldr	r3, [pc, #188]	; (80025d8 <MX_SPI1_Init+0x11c>)
 800251c:	0018      	movs	r0, r3
 800251e:	f004 ffaf 	bl	8007480 <HAL_SPI_Init>
 8002522:	1e03      	subs	r3, r0, #0
 8002524:	d001      	beq.n	800252a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8002526:	f000 fb4f 	bl	8002bc8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  RCC->AHBENR |= RCC_AHBENR_GPIOAEN;
 800252a:	4b2d      	ldr	r3, [pc, #180]	; (80025e0 <MX_SPI1_Init+0x124>)
 800252c:	695a      	ldr	r2, [r3, #20]
 800252e:	4b2c      	ldr	r3, [pc, #176]	; (80025e0 <MX_SPI1_Init+0x124>)
 8002530:	2180      	movs	r1, #128	; 0x80
 8002532:	0289      	lsls	r1, r1, #10
 8002534:	430a      	orrs	r2, r1
 8002536:	615a      	str	r2, [r3, #20]
  GPIOA -> MODER &= ~GPIO_MODER_MODER4 & ~GPIO_MODER_MODER5 & ~GPIO_MODER_MODER7;
 8002538:	2390      	movs	r3, #144	; 0x90
 800253a:	05db      	lsls	r3, r3, #23
 800253c:	681a      	ldr	r2, [r3, #0]
 800253e:	2390      	movs	r3, #144	; 0x90
 8002540:	05db      	lsls	r3, r3, #23
 8002542:	4928      	ldr	r1, [pc, #160]	; (80025e4 <MX_SPI1_Init+0x128>)
 8002544:	400a      	ands	r2, r1
 8002546:	601a      	str	r2, [r3, #0]
  GPIOA -> MODER |= GPIO_MODER_MODER4_1 | GPIO_MODER_MODER5_1 | GPIO_MODER_MODER7_1;
 8002548:	2390      	movs	r3, #144	; 0x90
 800254a:	05db      	lsls	r3, r3, #23
 800254c:	681a      	ldr	r2, [r3, #0]
 800254e:	2390      	movs	r3, #144	; 0x90
 8002550:	05db      	lsls	r3, r3, #23
 8002552:	218a      	movs	r1, #138	; 0x8a
 8002554:	0209      	lsls	r1, r1, #8
 8002556:	430a      	orrs	r2, r1
 8002558:	601a      	str	r2, [r3, #0]
  GPIOA -> MODER &= ~GPIO_MODER_MODER2 & ~GPIO_MODER_MODER3;
 800255a:	2390      	movs	r3, #144	; 0x90
 800255c:	05db      	lsls	r3, r3, #23
 800255e:	681a      	ldr	r2, [r3, #0]
 8002560:	2390      	movs	r3, #144	; 0x90
 8002562:	05db      	lsls	r3, r3, #23
 8002564:	21f0      	movs	r1, #240	; 0xf0
 8002566:	438a      	bics	r2, r1
 8002568:	601a      	str	r2, [r3, #0]
  GPIOA -> MODER |= GPIO_MODER_MODER2_0 | GPIO_MODER_MODER3_0;
 800256a:	2390      	movs	r3, #144	; 0x90
 800256c:	05db      	lsls	r3, r3, #23
 800256e:	681a      	ldr	r2, [r3, #0]
 8002570:	2390      	movs	r3, #144	; 0x90
 8002572:	05db      	lsls	r3, r3, #23
 8002574:	2150      	movs	r1, #80	; 0x50
 8002576:	430a      	orrs	r2, r1
 8002578:	601a      	str	r2, [r3, #0]
  GPIOA->AFR[0] &= ~GPIO_AFRL_AFRL4 & ~GPIO_AFRL_AFRL5 & ~GPIO_AFRL_AFRL7;
 800257a:	2390      	movs	r3, #144	; 0x90
 800257c:	05db      	lsls	r3, r3, #23
 800257e:	6a1a      	ldr	r2, [r3, #32]
 8002580:	2390      	movs	r3, #144	; 0x90
 8002582:	05db      	lsls	r3, r3, #23
 8002584:	4918      	ldr	r1, [pc, #96]	; (80025e8 <MX_SPI1_Init+0x12c>)
 8002586:	400a      	ands	r2, r1
 8002588:	621a      	str	r2, [r3, #32]

  RCC->APB2ENR |= RCC_APB2ENR_SPI1EN;
 800258a:	4b15      	ldr	r3, [pc, #84]	; (80025e0 <MX_SPI1_Init+0x124>)
 800258c:	699a      	ldr	r2, [r3, #24]
 800258e:	4b14      	ldr	r3, [pc, #80]	; (80025e0 <MX_SPI1_Init+0x124>)
 8002590:	2180      	movs	r1, #128	; 0x80
 8002592:	0149      	lsls	r1, r1, #5
 8002594:	430a      	orrs	r2, r1
 8002596:	619a      	str	r2, [r3, #24]
  SPI1->CR1 |= SPI_CR1_MSTR | SPI_CR1_BIDIMODE | SPI_CR1_BIDIOE;
 8002598:	4b10      	ldr	r3, [pc, #64]	; (80025dc <MX_SPI1_Init+0x120>)
 800259a:	681a      	ldr	r2, [r3, #0]
 800259c:	4b0f      	ldr	r3, [pc, #60]	; (80025dc <MX_SPI1_Init+0x120>)
 800259e:	4913      	ldr	r1, [pc, #76]	; (80025ec <MX_SPI1_Init+0x130>)
 80025a0:	430a      	orrs	r2, r1
 80025a2:	601a      	str	r2, [r3, #0]
  SPI1->CR1 &= ~SPI_CR1_BR;
 80025a4:	4b0d      	ldr	r3, [pc, #52]	; (80025dc <MX_SPI1_Init+0x120>)
 80025a6:	681a      	ldr	r2, [r3, #0]
 80025a8:	4b0c      	ldr	r3, [pc, #48]	; (80025dc <MX_SPI1_Init+0x120>)
 80025aa:	2138      	movs	r1, #56	; 0x38
 80025ac:	438a      	bics	r2, r1
 80025ae:	601a      	str	r2, [r3, #0]
  SPI1->CR2 = SPI_CR2_DS_2 | SPI_CR2_DS_1 | SPI_CR2_DS_0;
 80025b0:	4b0a      	ldr	r3, [pc, #40]	; (80025dc <MX_SPI1_Init+0x120>)
 80025b2:	22e0      	movs	r2, #224	; 0xe0
 80025b4:	00d2      	lsls	r2, r2, #3
 80025b6:	605a      	str	r2, [r3, #4]
  SPI1->CR2 |= SPI_CR2_NSSP | SPI_CR2_SSOE;
 80025b8:	4b08      	ldr	r3, [pc, #32]	; (80025dc <MX_SPI1_Init+0x120>)
 80025ba:	685a      	ldr	r2, [r3, #4]
 80025bc:	4b07      	ldr	r3, [pc, #28]	; (80025dc <MX_SPI1_Init+0x120>)
 80025be:	210c      	movs	r1, #12
 80025c0:	430a      	orrs	r2, r1
 80025c2:	605a      	str	r2, [r3, #4]
  SPI1->CR1 |= SPI_CR1_SPE;
 80025c4:	4b05      	ldr	r3, [pc, #20]	; (80025dc <MX_SPI1_Init+0x120>)
 80025c6:	681a      	ldr	r2, [r3, #0]
 80025c8:	4b04      	ldr	r3, [pc, #16]	; (80025dc <MX_SPI1_Init+0x120>)
 80025ca:	2140      	movs	r1, #64	; 0x40
 80025cc:	430a      	orrs	r2, r1
 80025ce:	601a      	str	r2, [r3, #0]

  /* USER CODE END SPI1_Init 2 */

}
 80025d0:	46c0      	nop			; (mov r8, r8)
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bd80      	pop	{r7, pc}
 80025d6:	46c0      	nop			; (mov r8, r8)
 80025d8:	200001e8 	.word	0x200001e8
 80025dc:	40013000 	.word	0x40013000
 80025e0:	40021000 	.word	0x40021000
 80025e4:	ffff30ff 	.word	0xffff30ff
 80025e8:	0f00ffff 	.word	0x0f00ffff
 80025ec:	0000c004 	.word	0x0000c004

080025f0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b092      	sub	sp, #72	; 0x48
 80025f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025f6:	2340      	movs	r3, #64	; 0x40
 80025f8:	18fb      	adds	r3, r7, r3
 80025fa:	0018      	movs	r0, r3
 80025fc:	2308      	movs	r3, #8
 80025fe:	001a      	movs	r2, r3
 8002600:	2100      	movs	r1, #0
 8002602:	f005 fdcf 	bl	80081a4 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002606:	2324      	movs	r3, #36	; 0x24
 8002608:	18fb      	adds	r3, r7, r3
 800260a:	0018      	movs	r0, r3
 800260c:	231c      	movs	r3, #28
 800260e:	001a      	movs	r2, r3
 8002610:	2100      	movs	r1, #0
 8002612:	f005 fdc7 	bl	80081a4 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002616:	1d3b      	adds	r3, r7, #4
 8002618:	0018      	movs	r0, r3
 800261a:	2320      	movs	r3, #32
 800261c:	001a      	movs	r2, r3
 800261e:	2100      	movs	r1, #0
 8002620:	f005 fdc0 	bl	80081a4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002624:	4b3a      	ldr	r3, [pc, #232]	; (8002710 <MX_TIM1_Init+0x120>)
 8002626:	4a3b      	ldr	r2, [pc, #236]	; (8002714 <MX_TIM1_Init+0x124>)
 8002628:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800262a:	4b39      	ldr	r3, [pc, #228]	; (8002710 <MX_TIM1_Init+0x120>)
 800262c:	2200      	movs	r2, #0
 800262e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002630:	4b37      	ldr	r3, [pc, #220]	; (8002710 <MX_TIM1_Init+0x120>)
 8002632:	2200      	movs	r2, #0
 8002634:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 7500;
 8002636:	4b36      	ldr	r3, [pc, #216]	; (8002710 <MX_TIM1_Init+0x120>)
 8002638:	4a37      	ldr	r2, [pc, #220]	; (8002718 <MX_TIM1_Init+0x128>)
 800263a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800263c:	4b34      	ldr	r3, [pc, #208]	; (8002710 <MX_TIM1_Init+0x120>)
 800263e:	2200      	movs	r2, #0
 8002640:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002642:	4b33      	ldr	r3, [pc, #204]	; (8002710 <MX_TIM1_Init+0x120>)
 8002644:	2200      	movs	r2, #0
 8002646:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002648:	4b31      	ldr	r3, [pc, #196]	; (8002710 <MX_TIM1_Init+0x120>)
 800264a:	2200      	movs	r2, #0
 800264c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800264e:	4b30      	ldr	r3, [pc, #192]	; (8002710 <MX_TIM1_Init+0x120>)
 8002650:	0018      	movs	r0, r3
 8002652:	f004 ffcd 	bl	80075f0 <HAL_TIM_PWM_Init>
 8002656:	1e03      	subs	r3, r0, #0
 8002658:	d001      	beq.n	800265e <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 800265a:	f000 fab5 	bl	8002bc8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800265e:	2140      	movs	r1, #64	; 0x40
 8002660:	187b      	adds	r3, r7, r1
 8002662:	2200      	movs	r2, #0
 8002664:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002666:	187b      	adds	r3, r7, r1
 8002668:	2200      	movs	r2, #0
 800266a:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800266c:	187a      	adds	r2, r7, r1
 800266e:	4b28      	ldr	r3, [pc, #160]	; (8002710 <MX_TIM1_Init+0x120>)
 8002670:	0011      	movs	r1, r2
 8002672:	0018      	movs	r0, r3
 8002674:	f005 fca6 	bl	8007fc4 <HAL_TIMEx_MasterConfigSynchronization>
 8002678:	1e03      	subs	r3, r0, #0
 800267a:	d001      	beq.n	8002680 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 800267c:	f000 faa4 	bl	8002bc8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002680:	2124      	movs	r1, #36	; 0x24
 8002682:	187b      	adds	r3, r7, r1
 8002684:	2260      	movs	r2, #96	; 0x60
 8002686:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 7500/2;
 8002688:	187b      	adds	r3, r7, r1
 800268a:	4a24      	ldr	r2, [pc, #144]	; (800271c <MX_TIM1_Init+0x12c>)
 800268c:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800268e:	187b      	adds	r3, r7, r1
 8002690:	2200      	movs	r2, #0
 8002692:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002694:	187b      	adds	r3, r7, r1
 8002696:	2200      	movs	r2, #0
 8002698:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800269a:	187b      	adds	r3, r7, r1
 800269c:	2200      	movs	r2, #0
 800269e:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80026a0:	187b      	adds	r3, r7, r1
 80026a2:	2200      	movs	r2, #0
 80026a4:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80026a6:	187b      	adds	r3, r7, r1
 80026a8:	2200      	movs	r2, #0
 80026aa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80026ac:	1879      	adds	r1, r7, r1
 80026ae:	4b18      	ldr	r3, [pc, #96]	; (8002710 <MX_TIM1_Init+0x120>)
 80026b0:	2200      	movs	r2, #0
 80026b2:	0018      	movs	r0, r3
 80026b4:	f005 f920 	bl	80078f8 <HAL_TIM_PWM_ConfigChannel>
 80026b8:	1e03      	subs	r3, r0, #0
 80026ba:	d001      	beq.n	80026c0 <MX_TIM1_Init+0xd0>
  {
    Error_Handler();
 80026bc:	f000 fa84 	bl	8002bc8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80026c0:	1d3b      	adds	r3, r7, #4
 80026c2:	2200      	movs	r2, #0
 80026c4:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80026c6:	1d3b      	adds	r3, r7, #4
 80026c8:	2200      	movs	r2, #0
 80026ca:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80026cc:	1d3b      	adds	r3, r7, #4
 80026ce:	2200      	movs	r2, #0
 80026d0:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80026d2:	1d3b      	adds	r3, r7, #4
 80026d4:	2200      	movs	r2, #0
 80026d6:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80026d8:	1d3b      	adds	r3, r7, #4
 80026da:	2200      	movs	r2, #0
 80026dc:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80026de:	1d3b      	adds	r3, r7, #4
 80026e0:	2280      	movs	r2, #128	; 0x80
 80026e2:	0192      	lsls	r2, r2, #6
 80026e4:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80026e6:	1d3b      	adds	r3, r7, #4
 80026e8:	2200      	movs	r2, #0
 80026ea:	61da      	str	r2, [r3, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80026ec:	1d3a      	adds	r2, r7, #4
 80026ee:	4b08      	ldr	r3, [pc, #32]	; (8002710 <MX_TIM1_Init+0x120>)
 80026f0:	0011      	movs	r1, r2
 80026f2:	0018      	movs	r0, r3
 80026f4:	f005 fcc4 	bl	8008080 <HAL_TIMEx_ConfigBreakDeadTime>
 80026f8:	1e03      	subs	r3, r0, #0
 80026fa:	d001      	beq.n	8002700 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 80026fc:	f000 fa64 	bl	8002bc8 <Error_Handler>
  /* USER CODE BEGIN TIM1_Init 2 */



  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002700:	4b03      	ldr	r3, [pc, #12]	; (8002710 <MX_TIM1_Init+0x120>)
 8002702:	0018      	movs	r0, r3
 8002704:	f001 f962 	bl	80039cc <HAL_TIM_MspPostInit>

}
 8002708:	46c0      	nop			; (mov r8, r8)
 800270a:	46bd      	mov	sp, r7
 800270c:	b012      	add	sp, #72	; 0x48
 800270e:	bd80      	pop	{r7, pc}
 8002710:	200001a0 	.word	0x200001a0
 8002714:	40012c00 	.word	0x40012c00
 8002718:	00001d4c 	.word	0x00001d4c
 800271c:	00000ea6 	.word	0x00000ea6

08002720 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b082      	sub	sp, #8
 8002724:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002726:	4b0c      	ldr	r3, [pc, #48]	; (8002758 <MX_DMA_Init+0x38>)
 8002728:	695a      	ldr	r2, [r3, #20]
 800272a:	4b0b      	ldr	r3, [pc, #44]	; (8002758 <MX_DMA_Init+0x38>)
 800272c:	2101      	movs	r1, #1
 800272e:	430a      	orrs	r2, r1
 8002730:	615a      	str	r2, [r3, #20]
 8002732:	4b09      	ldr	r3, [pc, #36]	; (8002758 <MX_DMA_Init+0x38>)
 8002734:	695b      	ldr	r3, [r3, #20]
 8002736:	2201      	movs	r2, #1
 8002738:	4013      	ands	r3, r2
 800273a:	607b      	str	r3, [r7, #4]
 800273c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Ch1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Ch1_IRQn, 0, 0);
 800273e:	2200      	movs	r2, #0
 8002740:	2100      	movs	r1, #0
 8002742:	2009      	movs	r0, #9
 8002744:	f002 f840 	bl	80047c8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Ch1_IRQn);
 8002748:	2009      	movs	r0, #9
 800274a:	f002 f852 	bl	80047f2 <HAL_NVIC_EnableIRQ>

}
 800274e:	46c0      	nop			; (mov r8, r8)
 8002750:	46bd      	mov	sp, r7
 8002752:	b002      	add	sp, #8
 8002754:	bd80      	pop	{r7, pc}
 8002756:	46c0      	nop			; (mov r8, r8)
 8002758:	40021000 	.word	0x40021000

0800275c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800275c:	b590      	push	{r4, r7, lr}
 800275e:	b089      	sub	sp, #36	; 0x24
 8002760:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002762:	240c      	movs	r4, #12
 8002764:	193b      	adds	r3, r7, r4
 8002766:	0018      	movs	r0, r3
 8002768:	2314      	movs	r3, #20
 800276a:	001a      	movs	r2, r3
 800276c:	2100      	movs	r1, #0
 800276e:	f005 fd19 	bl	80081a4 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002772:	4b55      	ldr	r3, [pc, #340]	; (80028c8 <MX_GPIO_Init+0x16c>)
 8002774:	695a      	ldr	r2, [r3, #20]
 8002776:	4b54      	ldr	r3, [pc, #336]	; (80028c8 <MX_GPIO_Init+0x16c>)
 8002778:	2180      	movs	r1, #128	; 0x80
 800277a:	0289      	lsls	r1, r1, #10
 800277c:	430a      	orrs	r2, r1
 800277e:	615a      	str	r2, [r3, #20]
 8002780:	4b51      	ldr	r3, [pc, #324]	; (80028c8 <MX_GPIO_Init+0x16c>)
 8002782:	695a      	ldr	r2, [r3, #20]
 8002784:	2380      	movs	r3, #128	; 0x80
 8002786:	029b      	lsls	r3, r3, #10
 8002788:	4013      	ands	r3, r2
 800278a:	60bb      	str	r3, [r7, #8]
 800278c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800278e:	4b4e      	ldr	r3, [pc, #312]	; (80028c8 <MX_GPIO_Init+0x16c>)
 8002790:	695a      	ldr	r2, [r3, #20]
 8002792:	4b4d      	ldr	r3, [pc, #308]	; (80028c8 <MX_GPIO_Init+0x16c>)
 8002794:	2180      	movs	r1, #128	; 0x80
 8002796:	02c9      	lsls	r1, r1, #11
 8002798:	430a      	orrs	r2, r1
 800279a:	615a      	str	r2, [r3, #20]
 800279c:	4b4a      	ldr	r3, [pc, #296]	; (80028c8 <MX_GPIO_Init+0x16c>)
 800279e:	695a      	ldr	r2, [r3, #20]
 80027a0:	2380      	movs	r3, #128	; 0x80
 80027a2:	02db      	lsls	r3, r3, #11
 80027a4:	4013      	ands	r3, r2
 80027a6:	607b      	str	r3, [r7, #4]
 80027a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80027aa:	4b47      	ldr	r3, [pc, #284]	; (80028c8 <MX_GPIO_Init+0x16c>)
 80027ac:	695a      	ldr	r2, [r3, #20]
 80027ae:	4b46      	ldr	r3, [pc, #280]	; (80028c8 <MX_GPIO_Init+0x16c>)
 80027b0:	2180      	movs	r1, #128	; 0x80
 80027b2:	0309      	lsls	r1, r1, #12
 80027b4:	430a      	orrs	r2, r1
 80027b6:	615a      	str	r2, [r3, #20]
 80027b8:	4b43      	ldr	r3, [pc, #268]	; (80028c8 <MX_GPIO_Init+0x16c>)
 80027ba:	695a      	ldr	r2, [r3, #20]
 80027bc:	2380      	movs	r3, #128	; 0x80
 80027be:	031b      	lsls	r3, r3, #12
 80027c0:	4013      	ands	r3, r2
 80027c2:	603b      	str	r3, [r7, #0]
 80027c4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 80027c6:	2390      	movs	r3, #144	; 0x90
 80027c8:	05db      	lsls	r3, r3, #23
 80027ca:	2200      	movs	r2, #0
 80027cc:	210c      	movs	r1, #12
 80027ce:	0018      	movs	r0, r3
 80027d0:	f002 fc01 	bl	8004fd6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 80027d4:	23f8      	movs	r3, #248	; 0xf8
 80027d6:	021b      	lsls	r3, r3, #8
 80027d8:	483c      	ldr	r0, [pc, #240]	; (80028cc <MX_GPIO_Init+0x170>)
 80027da:	2200      	movs	r2, #0
 80027dc:	0019      	movs	r1, r3
 80027de:	f002 fbfa 	bl	8004fd6 <HAL_GPIO_WritePin>
                          |GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_10, GPIO_PIN_RESET);
 80027e2:	23b8      	movs	r3, #184	; 0xb8
 80027e4:	00db      	lsls	r3, r3, #3
 80027e6:	483a      	ldr	r0, [pc, #232]	; (80028d0 <MX_GPIO_Init+0x174>)
 80027e8:	2200      	movs	r2, #0
 80027ea:	0019      	movs	r1, r3
 80027ec:	f002 fbf3 	bl	8004fd6 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA2 PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80027f0:	193b      	adds	r3, r7, r4
 80027f2:	220c      	movs	r2, #12
 80027f4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027f6:	193b      	adds	r3, r7, r4
 80027f8:	2201      	movs	r2, #1
 80027fa:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027fc:	193b      	adds	r3, r7, r4
 80027fe:	2200      	movs	r2, #0
 8002800:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002802:	193b      	adds	r3, r7, r4
 8002804:	2200      	movs	r2, #0
 8002806:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002808:	193a      	adds	r2, r7, r4
 800280a:	2390      	movs	r3, #144	; 0x90
 800280c:	05db      	lsls	r3, r3, #23
 800280e:	0011      	movs	r1, r2
 8002810:	0018      	movs	r0, r3
 8002812:	f002 fa4b 	bl	8004cac <HAL_GPIO_Init>

  /*Configure GPIO pins : PB11 PB12 PB13 PB14
                           PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 8002816:	0021      	movs	r1, r4
 8002818:	187b      	adds	r3, r7, r1
 800281a:	22f8      	movs	r2, #248	; 0xf8
 800281c:	0212      	lsls	r2, r2, #8
 800281e:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002820:	000c      	movs	r4, r1
 8002822:	193b      	adds	r3, r7, r4
 8002824:	2201      	movs	r2, #1
 8002826:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002828:	193b      	adds	r3, r7, r4
 800282a:	2200      	movs	r2, #0
 800282c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800282e:	193b      	adds	r3, r7, r4
 8002830:	2200      	movs	r2, #0
 8002832:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002834:	193b      	adds	r3, r7, r4
 8002836:	4a25      	ldr	r2, [pc, #148]	; (80028cc <MX_GPIO_Init+0x170>)
 8002838:	0019      	movs	r1, r3
 800283a:	0010      	movs	r0, r2
 800283c:	f002 fa36 	bl	8004cac <HAL_GPIO_Init>

  /*Configure GPIO pins : PC6 PC7 PC8 PC10 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_10;
 8002840:	0021      	movs	r1, r4
 8002842:	187b      	adds	r3, r7, r1
 8002844:	22b8      	movs	r2, #184	; 0xb8
 8002846:	00d2      	lsls	r2, r2, #3
 8002848:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800284a:	000c      	movs	r4, r1
 800284c:	193b      	adds	r3, r7, r4
 800284e:	2201      	movs	r2, #1
 8002850:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002852:	193b      	adds	r3, r7, r4
 8002854:	2200      	movs	r2, #0
 8002856:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002858:	193b      	adds	r3, r7, r4
 800285a:	2200      	movs	r2, #0
 800285c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800285e:	193b      	adds	r3, r7, r4
 8002860:	4a1b      	ldr	r2, [pc, #108]	; (80028d0 <MX_GPIO_Init+0x174>)
 8002862:	0019      	movs	r1, r3
 8002864:	0010      	movs	r0, r2
 8002866:	f002 fa21 	bl	8004cac <HAL_GPIO_Init>

  /*Configure GPIO pins : PA10 PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800286a:	193b      	adds	r3, r7, r4
 800286c:	22c0      	movs	r2, #192	; 0xc0
 800286e:	0112      	lsls	r2, r2, #4
 8002870:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002872:	193b      	adds	r3, r7, r4
 8002874:	2200      	movs	r2, #0
 8002876:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002878:	193b      	adds	r3, r7, r4
 800287a:	2200      	movs	r2, #0
 800287c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800287e:	193a      	adds	r2, r7, r4
 8002880:	2390      	movs	r3, #144	; 0x90
 8002882:	05db      	lsls	r3, r3, #23
 8002884:	0011      	movs	r1, r2
 8002886:	0018      	movs	r0, r3
 8002888:	f002 fa10 	bl	8004cac <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4 PB5 PB6 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800288c:	0021      	movs	r1, r4
 800288e:	187b      	adds	r3, r7, r1
 8002890:	22f0      	movs	r2, #240	; 0xf0
 8002892:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002894:	187b      	adds	r3, r7, r1
 8002896:	2288      	movs	r2, #136	; 0x88
 8002898:	0352      	lsls	r2, r2, #13
 800289a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800289c:	187b      	adds	r3, r7, r1
 800289e:	2200      	movs	r2, #0
 80028a0:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028a2:	187b      	adds	r3, r7, r1
 80028a4:	4a09      	ldr	r2, [pc, #36]	; (80028cc <MX_GPIO_Init+0x170>)
 80028a6:	0019      	movs	r1, r3
 80028a8:	0010      	movs	r0, r2
 80028aa:	f002 f9ff 	bl	8004cac <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 80028ae:	2200      	movs	r2, #0
 80028b0:	2100      	movs	r1, #0
 80028b2:	2007      	movs	r0, #7
 80028b4:	f001 ff88 	bl	80047c8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 80028b8:	2007      	movs	r0, #7
 80028ba:	f001 ff9a 	bl	80047f2 <HAL_NVIC_EnableIRQ>

}
 80028be:	46c0      	nop			; (mov r8, r8)
 80028c0:	46bd      	mov	sp, r7
 80028c2:	b009      	add	sp, #36	; 0x24
 80028c4:	bd90      	pop	{r4, r7, pc}
 80028c6:	46c0      	nop			; (mov r8, r8)
 80028c8:	40021000 	.word	0x40021000
 80028cc:	48000400 	.word	0x48000400
 80028d0:	48000800 	.word	0x48000800

080028d4 <HAL_GPIO_EXTI_Callback>:
//===========================================================================
// EXTERNAL INTERRUPT CALLBACK
// Used for navigation buttons and trigger
//===========================================================================
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b082      	sub	sp, #8
 80028d8:	af00      	add	r7, sp, #0
 80028da:	0002      	movs	r2, r0
 80028dc:	1dbb      	adds	r3, r7, #6
 80028de:	801a      	strh	r2, [r3, #0]
	curr = HAL_GetTick();
 80028e0:	f001 f9a8 	bl	8003c34 <HAL_GetTick>
 80028e4:	0002      	movs	r2, r0
 80028e6:	4b24      	ldr	r3, [pc, #144]	; (8002978 <HAL_GPIO_EXTI_Callback+0xa4>)
 80028e8:	601a      	str	r2, [r3, #0]
	UNUSED(GPIO_Pin);
	if((GPIO_Pin == (1<<4)) && (curr - prev > 200)) //Left button
 80028ea:	1dbb      	adds	r3, r7, #6
 80028ec:	881b      	ldrh	r3, [r3, #0]
 80028ee:	2b10      	cmp	r3, #16
 80028f0:	d10c      	bne.n	800290c <HAL_GPIO_EXTI_Callback+0x38>
 80028f2:	4b21      	ldr	r3, [pc, #132]	; (8002978 <HAL_GPIO_EXTI_Callback+0xa4>)
 80028f4:	681a      	ldr	r2, [r3, #0]
 80028f6:	4b21      	ldr	r3, [pc, #132]	; (800297c <HAL_GPIO_EXTI_Callback+0xa8>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	1ad3      	subs	r3, r2, r3
 80028fc:	2bc8      	cmp	r3, #200	; 0xc8
 80028fe:	d905      	bls.n	800290c <HAL_GPIO_EXTI_Callback+0x38>
	{
		move_left();//move left
 8002900:	f000 fae6 	bl	8002ed0 <move_left>
		prev = curr;
 8002904:	4b1c      	ldr	r3, [pc, #112]	; (8002978 <HAL_GPIO_EXTI_Callback+0xa4>)
 8002906:	681a      	ldr	r2, [r3, #0]
 8002908:	4b1c      	ldr	r3, [pc, #112]	; (800297c <HAL_GPIO_EXTI_Callback+0xa8>)
 800290a:	601a      	str	r2, [r3, #0]
	}
	if(((GPIO_Pin == (1<<5)) | (GPIO_Pin == (1<<7))) && (curr - prev > 200)) //select button
 800290c:	1dbb      	adds	r3, r7, #6
 800290e:	881b      	ldrh	r3, [r3, #0]
 8002910:	3b20      	subs	r3, #32
 8002912:	425a      	negs	r2, r3
 8002914:	4153      	adcs	r3, r2
 8002916:	b2da      	uxtb	r2, r3
 8002918:	1dbb      	adds	r3, r7, #6
 800291a:	881b      	ldrh	r3, [r3, #0]
 800291c:	3b80      	subs	r3, #128	; 0x80
 800291e:	4259      	negs	r1, r3
 8002920:	414b      	adcs	r3, r1
 8002922:	b2db      	uxtb	r3, r3
 8002924:	4313      	orrs	r3, r2
 8002926:	b2db      	uxtb	r3, r3
 8002928:	2b00      	cmp	r3, #0
 800292a:	d00f      	beq.n	800294c <HAL_GPIO_EXTI_Callback+0x78>
 800292c:	4b12      	ldr	r3, [pc, #72]	; (8002978 <HAL_GPIO_EXTI_Callback+0xa4>)
 800292e:	681a      	ldr	r2, [r3, #0]
 8002930:	4b12      	ldr	r3, [pc, #72]	; (800297c <HAL_GPIO_EXTI_Callback+0xa8>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	1ad3      	subs	r3, r2, r3
 8002936:	2bc8      	cmp	r3, #200	; 0xc8
 8002938:	d908      	bls.n	800294c <HAL_GPIO_EXTI_Callback+0x78>
		{
			display_select(currentSelectIndex); //select option
 800293a:	4b11      	ldr	r3, [pc, #68]	; (8002980 <HAL_GPIO_EXTI_Callback+0xac>)
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	0018      	movs	r0, r3
 8002940:	f000 fc20 	bl	8003184 <display_select>
			prev = curr;
 8002944:	4b0c      	ldr	r3, [pc, #48]	; (8002978 <HAL_GPIO_EXTI_Callback+0xa4>)
 8002946:	681a      	ldr	r2, [r3, #0]
 8002948:	4b0c      	ldr	r3, [pc, #48]	; (800297c <HAL_GPIO_EXTI_Callback+0xa8>)
 800294a:	601a      	str	r2, [r3, #0]
		}
	if((GPIO_Pin == (1<<6)) && (curr - prev > 200)) // right button
 800294c:	1dbb      	adds	r3, r7, #6
 800294e:	881b      	ldrh	r3, [r3, #0]
 8002950:	2b40      	cmp	r3, #64	; 0x40
 8002952:	d10c      	bne.n	800296e <HAL_GPIO_EXTI_Callback+0x9a>
 8002954:	4b08      	ldr	r3, [pc, #32]	; (8002978 <HAL_GPIO_EXTI_Callback+0xa4>)
 8002956:	681a      	ldr	r2, [r3, #0]
 8002958:	4b08      	ldr	r3, [pc, #32]	; (800297c <HAL_GPIO_EXTI_Callback+0xa8>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	1ad3      	subs	r3, r2, r3
 800295e:	2bc8      	cmp	r3, #200	; 0xc8
 8002960:	d905      	bls.n	800296e <HAL_GPIO_EXTI_Callback+0x9a>
	{
		move_right();//move right
 8002962:	f000 fa7f 	bl	8002e64 <move_right>
		prev = curr;
 8002966:	4b04      	ldr	r3, [pc, #16]	; (8002978 <HAL_GPIO_EXTI_Callback+0xa4>)
 8002968:	681a      	ldr	r2, [r3, #0]
 800296a:	4b04      	ldr	r3, [pc, #16]	; (800297c <HAL_GPIO_EXTI_Callback+0xa8>)
 800296c:	601a      	str	r2, [r3, #0]
	}
}
 800296e:	46c0      	nop			; (mov r8, r8)
 8002970:	46bd      	mov	sp, r7
 8002972:	b002      	add	sp, #8
 8002974:	bd80      	pop	{r7, pc}
 8002976:	46c0      	nop			; (mov r8, r8)
 8002978:	2000011c 	.word	0x2000011c
 800297c:	20000118 	.word	0x20000118
 8002980:	20000108 	.word	0x20000108

08002984 <HAL_ADC_ConvHalfCpltCallback>:
// Called when first half of buffer is filled
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc) {
 8002984:	b580      	push	{r7, lr}
 8002986:	b082      	sub	sp, #8
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
  __NOP();
 800298c:	46c0      	nop			; (mov r8, r8)
}
 800298e:	46c0      	nop			; (mov r8, r8)
 8002990:	46bd      	mov	sp, r7
 8002992:	b002      	add	sp, #8
 8002994:	bd80      	pop	{r7, pc}
	...

08002998 <HAL_ADC_ConvCpltCallback>:

// Called when buffer is completely filled
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 8002998:	b580      	push	{r7, lr}
 800299a:	b084      	sub	sp, #16
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
  __NOP();
 80029a0:	46c0      	nop			; (mov r8, r8)
  //HAL_Delay(100);
  HAL_ADC_Stop_DMA(hadc);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	0018      	movs	r0, r3
 80029a6:	f001 fb11 	bl	8003fcc <HAL_ADC_Stop_DMA>
  for(int i = 0; i < 5; i++)
 80029aa:	2300      	movs	r3, #0
 80029ac:	60fb      	str	r3, [r7, #12]
 80029ae:	e008      	b.n	80029c2 <HAL_ADC_ConvCpltCallback+0x2a>
	  LCD_Draw4digit(i, 0, i, adc_buf);
 80029b0:	4b10      	ldr	r3, [pc, #64]	; (80029f4 <HAL_ADC_ConvCpltCallback+0x5c>)
 80029b2:	68fa      	ldr	r2, [r7, #12]
 80029b4:	68f8      	ldr	r0, [r7, #12]
 80029b6:	2100      	movs	r1, #0
 80029b8:	f000 f848 	bl	8002a4c <LCD_Draw4digit>
  for(int i = 0; i < 5; i++)
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	3301      	adds	r3, #1
 80029c0:	60fb      	str	r3, [r7, #12]
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	2b04      	cmp	r3, #4
 80029c6:	ddf3      	ble.n	80029b0 <HAL_ADC_ConvCpltCallback+0x18>
  for(int i = 5; i < 10; i++)
 80029c8:	2305      	movs	r3, #5
 80029ca:	60bb      	str	r3, [r7, #8]
 80029cc:	e009      	b.n	80029e2 <HAL_ADC_ConvCpltCallback+0x4a>
  	  LCD_Draw4digit(i, 1, i-5, adc_buf);
 80029ce:	68bb      	ldr	r3, [r7, #8]
 80029d0:	1f5a      	subs	r2, r3, #5
 80029d2:	4b08      	ldr	r3, [pc, #32]	; (80029f4 <HAL_ADC_ConvCpltCallback+0x5c>)
 80029d4:	68b8      	ldr	r0, [r7, #8]
 80029d6:	2101      	movs	r1, #1
 80029d8:	f000 f838 	bl	8002a4c <LCD_Draw4digit>
  for(int i = 5; i < 10; i++)
 80029dc:	68bb      	ldr	r3, [r7, #8]
 80029de:	3301      	adds	r3, #1
 80029e0:	60bb      	str	r3, [r7, #8]
 80029e2:	68bb      	ldr	r3, [r7, #8]
 80029e4:	2b09      	cmp	r3, #9
 80029e6:	ddf2      	ble.n	80029ce <HAL_ADC_ConvCpltCallback+0x36>
}
 80029e8:	46c0      	nop			; (mov r8, r8)
 80029ea:	46c0      	nop			; (mov r8, r8)
 80029ec:	46bd      	mov	sp, r7
 80029ee:	b004      	add	sp, #16
 80029f0:	bd80      	pop	{r7, pc}
 80029f2:	46c0      	nop			; (mov r8, r8)
 80029f4:	2000024c 	.word	0x2000024c

080029f8 <battery>:
void battery() {
 80029f8:	b580      	push	{r7, lr}
 80029fa:	af00      	add	r7, sp, #0
	HAL_I2C_Master_Receive_IT(&hi2c1, 100, batbuf, I2C_BUF_LEN);
 80029fc:	4a04      	ldr	r2, [pc, #16]	; (8002a10 <battery+0x18>)
 80029fe:	4805      	ldr	r0, [pc, #20]	; (8002a14 <battery+0x1c>)
 8002a00:	2304      	movs	r3, #4
 8002a02:	2164      	movs	r1, #100	; 0x64
 8002a04:	f002 fbb6 	bl	8005174 <HAL_I2C_Master_Receive_IT>
}
 8002a08:	46c0      	nop			; (mov r8, r8)
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bd80      	pop	{r7, pc}
 8002a0e:	46c0      	nop			; (mov r8, r8)
 8002a10:	20000190 	.word	0x20000190
 8002a14:	20000144 	.word	0x20000144

08002a18 <HAL_I2C_MasterRxCpltCallback>:
void HAL_I2C_MasterRxCpltCallback (I2C_HandleTypeDef * hi2c)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b084      	sub	sp, #16
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
	for(int i = 0; i < 4; i++)
 8002a20:	2300      	movs	r3, #0
 8002a22:	60fb      	str	r3, [r7, #12]
 8002a24:	e008      	b.n	8002a38 <HAL_I2C_MasterRxCpltCallback+0x20>
		LCD_Draw4digit(i, 0, i, batbuf);
 8002a26:	4b08      	ldr	r3, [pc, #32]	; (8002a48 <HAL_I2C_MasterRxCpltCallback+0x30>)
 8002a28:	68fa      	ldr	r2, [r7, #12]
 8002a2a:	68f8      	ldr	r0, [r7, #12]
 8002a2c:	2100      	movs	r1, #0
 8002a2e:	f000 f80d 	bl	8002a4c <LCD_Draw4digit>
	for(int i = 0; i < 4; i++)
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	3301      	adds	r3, #1
 8002a36:	60fb      	str	r3, [r7, #12]
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	2b03      	cmp	r3, #3
 8002a3c:	ddf3      	ble.n	8002a26 <HAL_I2C_MasterRxCpltCallback+0xe>
}
 8002a3e:	46c0      	nop			; (mov r8, r8)
 8002a40:	46c0      	nop			; (mov r8, r8)
 8002a42:	46bd      	mov	sp, r7
 8002a44:	b004      	add	sp, #16
 8002a46:	bd80      	pop	{r7, pc}
 8002a48:	20000190 	.word	0x20000190

08002a4c <LCD_Draw4digit>:
void LCD_Draw4digit(int idx, int side, int row, uint8_t *buff)
{
 8002a4c:	b590      	push	{r4, r7, lr}
 8002a4e:	b08d      	sub	sp, #52	; 0x34
 8002a50:	af04      	add	r7, sp, #16
 8002a52:	60f8      	str	r0, [r7, #12]
 8002a54:	60b9      	str	r1, [r7, #8]
 8002a56:	607a      	str	r2, [r7, #4]
 8002a58:	603b      	str	r3, [r7, #0]
	tmp =0;
 8002a5a:	4b37      	ldr	r3, [pc, #220]	; (8002b38 <LCD_Draw4digit+0xec>)
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	601a      	str	r2, [r3, #0]
	int renew = 0;
 8002a60:	2300      	movs	r3, #0
 8002a62:	61fb      	str	r3, [r7, #28]
	int fact = 1;
 8002a64:	2301      	movs	r3, #1
 8002a66:	61bb      	str	r3, [r7, #24]
	LCD_DrawString(60 ,80,  YELLOW, BLUE,"Finished samples", 16, 0);
 8002a68:	4a34      	ldr	r2, [pc, #208]	; (8002b3c <LCD_Draw4digit+0xf0>)
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	9302      	str	r3, [sp, #8]
 8002a6e:	2310      	movs	r3, #16
 8002a70:	9301      	str	r3, [sp, #4]
 8002a72:	4b33      	ldr	r3, [pc, #204]	; (8002b40 <LCD_Draw4digit+0xf4>)
 8002a74:	9300      	str	r3, [sp, #0]
 8002a76:	231f      	movs	r3, #31
 8002a78:	2150      	movs	r1, #80	; 0x50
 8002a7a:	203c      	movs	r0, #60	; 0x3c
 8002a7c:	f7ff fba4 	bl	80021c8 <LCD_DrawString>
	for(int i = 0; i < 4; i++)
 8002a80:	2300      	movs	r3, #0
 8002a82:	617b      	str	r3, [r7, #20]
 8002a84:	e04f      	b.n	8002b26 <LCD_Draw4digit+0xda>
	{
		fact = 1;
 8002a86:	2301      	movs	r3, #1
 8002a88:	61bb      	str	r3, [r7, #24]
		for(int j = i ; j < 3; j++)
 8002a8a:	697b      	ldr	r3, [r7, #20]
 8002a8c:	613b      	str	r3, [r7, #16]
 8002a8e:	e008      	b.n	8002aa2 <LCD_Draw4digit+0x56>
		  {
			  fact = fact * 10;
 8002a90:	69ba      	ldr	r2, [r7, #24]
 8002a92:	0013      	movs	r3, r2
 8002a94:	009b      	lsls	r3, r3, #2
 8002a96:	189b      	adds	r3, r3, r2
 8002a98:	005b      	lsls	r3, r3, #1
 8002a9a:	61bb      	str	r3, [r7, #24]
		for(int j = i ; j < 3; j++)
 8002a9c:	693b      	ldr	r3, [r7, #16]
 8002a9e:	3301      	adds	r3, #1
 8002aa0:	613b      	str	r3, [r7, #16]
 8002aa2:	693b      	ldr	r3, [r7, #16]
 8002aa4:	2b02      	cmp	r3, #2
 8002aa6:	ddf3      	ble.n	8002a90 <LCD_Draw4digit+0x44>
		  }
		tmp = (buff[idx]- renew)/fact ;
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	683a      	ldr	r2, [r7, #0]
 8002aac:	18d3      	adds	r3, r2, r3
 8002aae:	781b      	ldrb	r3, [r3, #0]
 8002ab0:	001a      	movs	r2, r3
 8002ab2:	69fb      	ldr	r3, [r7, #28]
 8002ab4:	1ad3      	subs	r3, r2, r3
 8002ab6:	69b9      	ldr	r1, [r7, #24]
 8002ab8:	0018      	movs	r0, r3
 8002aba:	f7fd fbad 	bl	8000218 <__divsi3>
 8002abe:	0003      	movs	r3, r0
 8002ac0:	001a      	movs	r2, r3
 8002ac2:	4b1d      	ldr	r3, [pc, #116]	; (8002b38 <LCD_Draw4digit+0xec>)
 8002ac4:	601a      	str	r2, [r3, #0]

		LCD_DrawChar(60 +i*10 + side * 100,100 + row*20,YELLOW, BLUE,tmp+48, 16, 0);
 8002ac6:	697b      	ldr	r3, [r7, #20]
 8002ac8:	b29b      	uxth	r3, r3
 8002aca:	1c1a      	adds	r2, r3, #0
 8002acc:	0092      	lsls	r2, r2, #2
 8002ace:	18d3      	adds	r3, r2, r3
 8002ad0:	18db      	adds	r3, r3, r3
 8002ad2:	b29a      	uxth	r2, r3
 8002ad4:	68bb      	ldr	r3, [r7, #8]
 8002ad6:	b29b      	uxth	r3, r3
 8002ad8:	2164      	movs	r1, #100	; 0x64
 8002ada:	434b      	muls	r3, r1
 8002adc:	b29b      	uxth	r3, r3
 8002ade:	18d3      	adds	r3, r2, r3
 8002ae0:	b29b      	uxth	r3, r3
 8002ae2:	333c      	adds	r3, #60	; 0x3c
 8002ae4:	b298      	uxth	r0, r3
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	b29b      	uxth	r3, r3
 8002aea:	2214      	movs	r2, #20
 8002aec:	4353      	muls	r3, r2
 8002aee:	b29b      	uxth	r3, r3
 8002af0:	3364      	adds	r3, #100	; 0x64
 8002af2:	b299      	uxth	r1, r3
 8002af4:	4b10      	ldr	r3, [pc, #64]	; (8002b38 <LCD_Draw4digit+0xec>)
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	b2db      	uxtb	r3, r3
 8002afa:	3330      	adds	r3, #48	; 0x30
 8002afc:	b2db      	uxtb	r3, r3
 8002afe:	4c0f      	ldr	r4, [pc, #60]	; (8002b3c <LCD_Draw4digit+0xf0>)
 8002b00:	2200      	movs	r2, #0
 8002b02:	9202      	str	r2, [sp, #8]
 8002b04:	2210      	movs	r2, #16
 8002b06:	9201      	str	r2, [sp, #4]
 8002b08:	9300      	str	r3, [sp, #0]
 8002b0a:	231f      	movs	r3, #31
 8002b0c:	0022      	movs	r2, r4
 8002b0e:	f7ff fa45 	bl	8001f9c <LCD_DrawChar>
		renew +=  tmp * fact;
 8002b12:	4b09      	ldr	r3, [pc, #36]	; (8002b38 <LCD_Draw4digit+0xec>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	69ba      	ldr	r2, [r7, #24]
 8002b18:	4353      	muls	r3, r2
 8002b1a:	69fa      	ldr	r2, [r7, #28]
 8002b1c:	18d3      	adds	r3, r2, r3
 8002b1e:	61fb      	str	r3, [r7, #28]
	for(int i = 0; i < 4; i++)
 8002b20:	697b      	ldr	r3, [r7, #20]
 8002b22:	3301      	adds	r3, #1
 8002b24:	617b      	str	r3, [r7, #20]
 8002b26:	697b      	ldr	r3, [r7, #20]
 8002b28:	2b03      	cmp	r3, #3
 8002b2a:	ddac      	ble.n	8002a86 <LCD_Draw4digit+0x3a>
	  }

}
 8002b2c:	46c0      	nop			; (mov r8, r8)
 8002b2e:	46c0      	nop			; (mov r8, r8)
 8002b30:	46bd      	mov	sp, r7
 8002b32:	b009      	add	sp, #36	; 0x24
 8002b34:	bd90      	pop	{r4, r7, pc}
 8002b36:	46c0      	nop			; (mov r8, r8)
 8002b38:	20000140 	.word	0x20000140
 8002b3c:	0000ffe0 	.word	0x0000ffe0
 8002b40:	080082d0 	.word	0x080082d0

08002b44 <auto_tune>:
		renew +=  tmp * fact;
	  }

}
void auto_tune()
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b084      	sub	sp, #16
 8002b48:	af04      	add	r7, sp, #16
	LCD_DrawString(80 ,80,  YELLOW, BLUE,"Take samples", 16, 0);
 8002b4a:	4a0a      	ldr	r2, [pc, #40]	; (8002b74 <auto_tune+0x30>)
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	9302      	str	r3, [sp, #8]
 8002b50:	2310      	movs	r3, #16
 8002b52:	9301      	str	r3, [sp, #4]
 8002b54:	4b08      	ldr	r3, [pc, #32]	; (8002b78 <auto_tune+0x34>)
 8002b56:	9300      	str	r3, [sp, #0]
 8002b58:	231f      	movs	r3, #31
 8002b5a:	2150      	movs	r1, #80	; 0x50
 8002b5c:	2050      	movs	r0, #80	; 0x50
 8002b5e:	f7ff fb33 	bl	80021c8 <LCD_DrawString>
	HAL_ADC_Start_DMA(&hadc, adc_buf, ADC_BUF_LEN);
 8002b62:	4906      	ldr	r1, [pc, #24]	; (8002b7c <auto_tune+0x38>)
 8002b64:	4b06      	ldr	r3, [pc, #24]	; (8002b80 <auto_tune+0x3c>)
 8002b66:	220a      	movs	r2, #10
 8002b68:	0018      	movs	r0, r3
 8002b6a:	f001 f9ad 	bl	8003ec8 <HAL_ADC_Start_DMA>
}
 8002b6e:	46c0      	nop			; (mov r8, r8)
 8002b70:	46bd      	mov	sp, r7
 8002b72:	bd80      	pop	{r7, pc}
 8002b74:	0000ffe0 	.word	0x0000ffe0
 8002b78:	080082e4 	.word	0x080082e4
 8002b7c:	2000024c 	.word	0x2000024c
 8002b80:	200002b8 	.word	0x200002b8

08002b84 <startmotor>:
void startmotor()
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8002b88:	4b03      	ldr	r3, [pc, #12]	; (8002b98 <startmotor+0x14>)
 8002b8a:	2100      	movs	r1, #0
 8002b8c:	0018      	movs	r0, r3
 8002b8e:	f004 fd7f 	bl	8007690 <HAL_TIM_PWM_Start>
}
 8002b92:	46c0      	nop			; (mov r8, r8)
 8002b94:	46bd      	mov	sp, r7
 8002b96:	bd80      	pop	{r7, pc}
 8002b98:	200001a0 	.word	0x200001a0

08002b9c <stopmotor>:
void stopmotor()
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8002ba0:	4b07      	ldr	r3, [pc, #28]	; (8002bc0 <stopmotor+0x24>)
 8002ba2:	2100      	movs	r1, #0
 8002ba4:	0018      	movs	r0, r3
 8002ba6:	f004 fe2b 	bl	8007800 <HAL_TIM_PWM_Stop>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
 8002baa:	2380      	movs	r3, #128	; 0x80
 8002bac:	011b      	lsls	r3, r3, #4
 8002bae:	4805      	ldr	r0, [pc, #20]	; (8002bc4 <stopmotor+0x28>)
 8002bb0:	2201      	movs	r2, #1
 8002bb2:	0019      	movs	r1, r3
 8002bb4:	f002 fa0f 	bl	8004fd6 <HAL_GPIO_WritePin>
}
 8002bb8:	46c0      	nop			; (mov r8, r8)
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	bd80      	pop	{r7, pc}
 8002bbe:	46c0      	nop			; (mov r8, r8)
 8002bc0:	200001a0 	.word	0x200001a0
 8002bc4:	48000400 	.word	0x48000400

08002bc8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002bcc:	b672      	cpsid	i
}
 8002bce:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002bd0:	e7fe      	b.n	8002bd0 <Error_Handler+0x8>
	...

08002bd4 <initialize>:
uint8_t pressHistory[3] = {0,0,0};
extern const Picture *image;
struct display *currDisplay;

void initialize()
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b08a      	sub	sp, #40	; 0x28
 8002bd8:	af00      	add	r7, sp, #0
	struct display *home = malloc(sizeof(struct display));
 8002bda:	2020      	movs	r0, #32
 8002bdc:	f005 fad8 	bl	8008190 <malloc>
 8002be0:	0003      	movs	r3, r0
 8002be2:	627b      	str	r3, [r7, #36]	; 0x24
	struct display *info = malloc(sizeof(struct display));
 8002be4:	2020      	movs	r0, #32
 8002be6:	f005 fad3 	bl	8008190 <malloc>
 8002bea:	0003      	movs	r3, r0
 8002bec:	623b      	str	r3, [r7, #32]
	struct display *samp = malloc(sizeof(struct display));
 8002bee:	2020      	movs	r0, #32
 8002bf0:	f005 face 	bl	8008190 <malloc>
 8002bf4:	0003      	movs	r3, r0
 8002bf6:	61fb      	str	r3, [r7, #28]
	struct display *tune = malloc(sizeof(struct display));
 8002bf8:	2020      	movs	r0, #32
 8002bfa:	f005 fac9 	bl	8008190 <malloc>
 8002bfe:	0003      	movs	r3, r0
 8002c00:	61bb      	str	r3, [r7, #24]
	struct display *manual = malloc(sizeof(struct display));
 8002c02:	2020      	movs	r0, #32
 8002c04:	f005 fac4 	bl	8008190 <malloc>
 8002c08:	0003      	movs	r3, r0
 8002c0a:	617b      	str	r3, [r7, #20]
	struct display *peg = malloc(sizeof(struct display));
 8002c0c:	2020      	movs	r0, #32
 8002c0e:	f005 fabf 	bl	8008190 <malloc>
 8002c12:	0003      	movs	r3, r0
 8002c14:	613b      	str	r3, [r7, #16]
	struct display *rotate = malloc(sizeof(struct display));
 8002c16:	2020      	movs	r0, #32
 8002c18:	f005 faba 	bl	8008190 <malloc>
 8002c1c:	0003      	movs	r3, r0
 8002c1e:	60fb      	str	r3, [r7, #12]
	struct display *Auto = malloc(sizeof(struct display));
 8002c20:	2020      	movs	r0, #32
 8002c22:	f005 fab5 	bl	8008190 <malloc>
 8002c26:	0003      	movs	r3, r0
 8002c28:	60bb      	str	r3, [r7, #8]
	struct display *bat = malloc(sizeof(struct display));
 8002c2a:	2020      	movs	r0, #32
 8002c2c:	f005 fab0 	bl	8008190 <malloc>
 8002c30:	0003      	movs	r3, r0
 8002c32:	607b      	str	r3, [r7, #4]

	home->ttl = menu_home;
 8002c34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c36:	4a6a      	ldr	r2, [pc, #424]	; (8002de0 <initialize+0x20c>)
 8002c38:	601a      	str	r2, [r3, #0]
	home->scrollmax = 3;
 8002c3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c3c:	2203      	movs	r2, #3
 8002c3e:	60da      	str	r2, [r3, #12]
	home->selectionmax = 3;
 8002c40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c42:	2203      	movs	r2, #3
 8002c44:	611a      	str	r2, [r3, #16]
	home->backout = NULL;
 8002c46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c48:	2200      	movs	r2, #0
 8002c4a:	61da      	str	r2, [r3, #28]
	home->nextsel = NULL;
 8002c4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c4e:	2200      	movs	r2, #0
 8002c50:	615a      	str	r2, [r3, #20]
	home->childsel = info;
 8002c52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c54:	6a3a      	ldr	r2, [r7, #32]
 8002c56:	619a      	str	r2, [r3, #24]
	home->identity = 'h';
 8002c58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c5a:	2268      	movs	r2, #104	; 0x68
 8002c5c:	711a      	strb	r2, [r3, #4]
	home->selection = menu;
 8002c5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c60:	4a60      	ldr	r2, [pc, #384]	; (8002de4 <initialize+0x210>)
 8002c62:	609a      	str	r2, [r3, #8]
	//info
	info->scrollmax = 2;
 8002c64:	6a3b      	ldr	r3, [r7, #32]
 8002c66:	2202      	movs	r2, #2
 8002c68:	60da      	str	r2, [r3, #12]
	info->selectionmax = 2;
 8002c6a:	6a3b      	ldr	r3, [r7, #32]
 8002c6c:	2202      	movs	r2, #2
 8002c6e:	611a      	str	r2, [r3, #16]
	info->ttl = Infomode;
 8002c70:	6a3b      	ldr	r3, [r7, #32]
 8002c72:	4a5d      	ldr	r2, [pc, #372]	; (8002de8 <initialize+0x214>)
 8002c74:	601a      	str	r2, [r3, #0]
	info->backout = home;
 8002c76:	6a3b      	ldr	r3, [r7, #32]
 8002c78:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c7a:	61da      	str	r2, [r3, #28]
	info->nextsel = tune;
 8002c7c:	6a3b      	ldr	r3, [r7, #32]
 8002c7e:	69ba      	ldr	r2, [r7, #24]
 8002c80:	615a      	str	r2, [r3, #20]
	info->childsel = bat;
 8002c82:	6a3b      	ldr	r3, [r7, #32]
 8002c84:	687a      	ldr	r2, [r7, #4]
 8002c86:	619a      	str	r2, [r3, #24]
	info->identity = 'i';
 8002c88:	6a3b      	ldr	r3, [r7, #32]
 8002c8a:	2269      	movs	r2, #105	; 0x69
 8002c8c:	711a      	strb	r2, [r3, #4]
	info->selection = Info;
 8002c8e:	6a3b      	ldr	r3, [r7, #32]
 8002c90:	4a56      	ldr	r2, [pc, #344]	; (8002dec <initialize+0x218>)
 8002c92:	609a      	str	r2, [r3, #8]

	//info
	bat->scrollmax = 0;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2200      	movs	r2, #0
 8002c98:	60da      	str	r2, [r3, #12]
	bat->selectionmax = 0;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	611a      	str	r2, [r3, #16]
	bat->ttl = battery;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	4a53      	ldr	r2, [pc, #332]	; (8002df0 <initialize+0x21c>)
 8002ca4:	601a      	str	r2, [r3, #0]
	bat->backout = NULL;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	2200      	movs	r2, #0
 8002caa:	61da      	str	r2, [r3, #28]
	bat->nextsel = NULL;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	2200      	movs	r2, #0
 8002cb0:	615a      	str	r2, [r3, #20]
	bat->childsel = NULL;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	619a      	str	r2, [r3, #24]
	bat->identity = 'b';
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	2262      	movs	r2, #98	; 0x62
 8002cbc:	711a      	strb	r2, [r3, #4]
	bat->selection = Info;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	4a4a      	ldr	r2, [pc, #296]	; (8002dec <initialize+0x218>)
 8002cc2:	609a      	str	r2, [r3, #8]
	//Tune
	tune->scrollmax = 3;
 8002cc4:	69bb      	ldr	r3, [r7, #24]
 8002cc6:	2203      	movs	r2, #3
 8002cc8:	60da      	str	r2, [r3, #12]
	tune->selectionmax = 7;
 8002cca:	69bb      	ldr	r3, [r7, #24]
 8002ccc:	2207      	movs	r2, #7
 8002cce:	611a      	str	r2, [r3, #16]
	tune->ttl = Tunemode;
 8002cd0:	69bb      	ldr	r3, [r7, #24]
 8002cd2:	4a48      	ldr	r2, [pc, #288]	; (8002df4 <initialize+0x220>)
 8002cd4:	601a      	str	r2, [r3, #0]
	tune->backout = home;
 8002cd6:	69bb      	ldr	r3, [r7, #24]
 8002cd8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002cda:	61da      	str	r2, [r3, #28]
	tune->childsel = peg;
 8002cdc:	69bb      	ldr	r3, [r7, #24]
 8002cde:	693a      	ldr	r2, [r7, #16]
 8002ce0:	619a      	str	r2, [r3, #24]
	tune->nextsel = manual;
 8002ce2:	69bb      	ldr	r3, [r7, #24]
 8002ce4:	697a      	ldr	r2, [r7, #20]
 8002ce6:	615a      	str	r2, [r3, #20]
	tune->identity = 't';
 8002ce8:	69bb      	ldr	r3, [r7, #24]
 8002cea:	2274      	movs	r2, #116	; 0x74
 8002cec:	711a      	strb	r2, [r3, #4]
	tune->selection = Tune;
 8002cee:	69bb      	ldr	r3, [r7, #24]
 8002cf0:	4a41      	ldr	r2, [pc, #260]	; (8002df8 <initialize+0x224>)
 8002cf2:	609a      	str	r2, [r3, #8]

	//Peg
	peg->scrollmax = 3;
 8002cf4:	693b      	ldr	r3, [r7, #16]
 8002cf6:	2203      	movs	r2, #3
 8002cf8:	60da      	str	r2, [r3, #12]
	peg->selectionmax = 3;
 8002cfa:	693b      	ldr	r3, [r7, #16]
 8002cfc:	2203      	movs	r2, #3
 8002cfe:	611a      	str	r2, [r3, #16]
	peg->ttl = pegDisplay;
 8002d00:	693b      	ldr	r3, [r7, #16]
 8002d02:	4a3e      	ldr	r2, [pc, #248]	; (8002dfc <initialize+0x228>)
 8002d04:	601a      	str	r2, [r3, #0]
	peg->backout = tune;
 8002d06:	693b      	ldr	r3, [r7, #16]
 8002d08:	69ba      	ldr	r2, [r7, #24]
 8002d0a:	61da      	str	r2, [r3, #28]
	peg->childsel = Auto;
 8002d0c:	693b      	ldr	r3, [r7, #16]
 8002d0e:	68ba      	ldr	r2, [r7, #8]
 8002d10:	619a      	str	r2, [r3, #24]
	peg->nextsel = NULL;
 8002d12:	693b      	ldr	r3, [r7, #16]
 8002d14:	2200      	movs	r2, #0
 8002d16:	615a      	str	r2, [r3, #20]
	peg->identity = 'p';
 8002d18:	693b      	ldr	r3, [r7, #16]
 8002d1a:	2270      	movs	r2, #112	; 0x70
 8002d1c:	711a      	strb	r2, [r3, #4]
	peg->selection = Peg;
 8002d1e:	693b      	ldr	r3, [r7, #16]
 8002d20:	4a37      	ldr	r2, [pc, #220]	; (8002e00 <initialize+0x22c>)
 8002d22:	609a      	str	r2, [r3, #8]

	//Auto
	Auto->scrollmax = 0;
 8002d24:	68bb      	ldr	r3, [r7, #8]
 8002d26:	2200      	movs	r2, #0
 8002d28:	60da      	str	r2, [r3, #12]
	Auto->selectionmax = 0;
 8002d2a:	68bb      	ldr	r3, [r7, #8]
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	611a      	str	r2, [r3, #16]
	Auto->ttl = autoRotate;
 8002d30:	68bb      	ldr	r3, [r7, #8]
 8002d32:	4a34      	ldr	r2, [pc, #208]	; (8002e04 <initialize+0x230>)
 8002d34:	601a      	str	r2, [r3, #0]
	Auto->backout = peg;
 8002d36:	68bb      	ldr	r3, [r7, #8]
 8002d38:	693a      	ldr	r2, [r7, #16]
 8002d3a:	61da      	str	r2, [r3, #28]
	Auto->childsel = NULL;
 8002d3c:	68bb      	ldr	r3, [r7, #8]
 8002d3e:	2200      	movs	r2, #0
 8002d40:	619a      	str	r2, [r3, #24]
	Auto->nextsel = samp;
 8002d42:	68bb      	ldr	r3, [r7, #8]
 8002d44:	69fa      	ldr	r2, [r7, #28]
 8002d46:	615a      	str	r2, [r3, #20]
	Auto->identity = 'a';
 8002d48:	68bb      	ldr	r3, [r7, #8]
 8002d4a:	2261      	movs	r2, #97	; 0x61
 8002d4c:	711a      	strb	r2, [r3, #4]

	//sample
	samp->scrollmax = 0;
 8002d4e:	69fb      	ldr	r3, [r7, #28]
 8002d50:	2200      	movs	r2, #0
 8002d52:	60da      	str	r2, [r3, #12]
	samp->selectionmax = 0;
 8002d54:	69fb      	ldr	r3, [r7, #28]
 8002d56:	2200      	movs	r2, #0
 8002d58:	611a      	str	r2, [r3, #16]
	samp->ttl = auto_tune;
 8002d5a:	69fb      	ldr	r3, [r7, #28]
 8002d5c:	4a2a      	ldr	r2, [pc, #168]	; (8002e08 <initialize+0x234>)
 8002d5e:	601a      	str	r2, [r3, #0]
	samp->backout = peg;
 8002d60:	69fb      	ldr	r3, [r7, #28]
 8002d62:	693a      	ldr	r2, [r7, #16]
 8002d64:	61da      	str	r2, [r3, #28]
	samp->childsel = NULL;
 8002d66:	69fb      	ldr	r3, [r7, #28]
 8002d68:	2200      	movs	r2, #0
 8002d6a:	619a      	str	r2, [r3, #24]
	samp->nextsel = NULL;
 8002d6c:	69fb      	ldr	r3, [r7, #28]
 8002d6e:	2200      	movs	r2, #0
 8002d70:	615a      	str	r2, [r3, #20]
	samp->identity = 'a';
 8002d72:	69fb      	ldr	r3, [r7, #28]
 8002d74:	2261      	movs	r2, #97	; 0x61
 8002d76:	711a      	strb	r2, [r3, #4]

	//Manual
	manual->scrollmax = 3;
 8002d78:	697b      	ldr	r3, [r7, #20]
 8002d7a:	2203      	movs	r2, #3
 8002d7c:	60da      	str	r2, [r3, #12]
	manual->selectionmax = 3;
 8002d7e:	697b      	ldr	r3, [r7, #20]
 8002d80:	2203      	movs	r2, #3
 8002d82:	611a      	str	r2, [r3, #16]
	manual->ttl = Infomode;
 8002d84:	697b      	ldr	r3, [r7, #20]
 8002d86:	4a18      	ldr	r2, [pc, #96]	; (8002de8 <initialize+0x214>)
 8002d88:	601a      	str	r2, [r3, #0]
	manual->backout = home;
 8002d8a:	697b      	ldr	r3, [r7, #20]
 8002d8c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d8e:	61da      	str	r2, [r3, #28]
	manual->childsel = rotate;
 8002d90:	697b      	ldr	r3, [r7, #20]
 8002d92:	68fa      	ldr	r2, [r7, #12]
 8002d94:	619a      	str	r2, [r3, #24]
	manual->nextsel = info;
 8002d96:	697b      	ldr	r3, [r7, #20]
 8002d98:	6a3a      	ldr	r2, [r7, #32]
 8002d9a:	615a      	str	r2, [r3, #20]
	manual->identity = 'm';
 8002d9c:	697b      	ldr	r3, [r7, #20]
 8002d9e:	226d      	movs	r2, #109	; 0x6d
 8002da0:	711a      	strb	r2, [r3, #4]
	manual->selection = Manual;
 8002da2:	697b      	ldr	r3, [r7, #20]
 8002da4:	4a19      	ldr	r2, [pc, #100]	; (8002e0c <initialize+0x238>)
 8002da6:	609a      	str	r2, [r3, #8]

	//backout
	rotate->ttl = manualRotate;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	4a19      	ldr	r2, [pc, #100]	; (8002e10 <initialize+0x23c>)
 8002dac:	601a      	str	r2, [r3, #0]
	rotate->scrollmax = 0;
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	2200      	movs	r2, #0
 8002db2:	60da      	str	r2, [r3, #12]
	rotate->selectionmax = 0;
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	2200      	movs	r2, #0
 8002db8:	611a      	str	r2, [r3, #16]
	rotate->backout = NULL;
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	61da      	str	r2, [r3, #28]
	rotate->nextsel = NULL;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	615a      	str	r2, [r3, #20]
	rotate->childsel = NULL;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	2200      	movs	r2, #0
 8002dca:	619a      	str	r2, [r3, #24]
	rotate->identity = 'r';
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	2272      	movs	r2, #114	; 0x72
 8002dd0:	711a      	strb	r2, [r3, #4]
	//back->selection = null;

	currDisplay = home;
 8002dd2:	4b10      	ldr	r3, [pc, #64]	; (8002e14 <initialize+0x240>)
 8002dd4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002dd6:	601a      	str	r2, [r3, #0]
}
 8002dd8:	46c0      	nop			; (mov r8, r8)
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	b00a      	add	sp, #40	; 0x28
 8002dde:	bd80      	pop	{r7, pc}
 8002de0:	08002e19 	.word	0x08002e19
 8002de4:	20000000 	.word	0x20000000
 8002de8:	08003369 	.word	0x08003369
 8002dec:	20000034 	.word	0x20000034
 8002df0:	080029f9 	.word	0x080029f9
 8002df4:	080034e9 	.word	0x080034e9
 8002df8:	2000000c 	.word	0x2000000c
 8002dfc:	080035b5 	.word	0x080035b5
 8002e00:	2000003c 	.word	0x2000003c
 8002e04:	080033b5 	.word	0x080033b5
 8002e08:	08002b45 	.word	0x08002b45
 8002e0c:	20000028 	.word	0x20000028
 8002e10:	08003395 	.word	0x08003395
 8002e14:	200002f8 	.word	0x200002f8

08002e18 <menu_home>:
struct display *currDisplay;
void menu_home()
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b084      	sub	sp, #16
 8002e1c:	af04      	add	r7, sp, #16
LCD_DrawString(25,200,  YELLOW, BLACK, menu[0], 16, 0);
 8002e1e:	4b0e      	ldr	r3, [pc, #56]	; (8002e58 <menu_home+0x40>)
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	490e      	ldr	r1, [pc, #56]	; (8002e5c <menu_home+0x44>)
 8002e24:	2200      	movs	r2, #0
 8002e26:	9202      	str	r2, [sp, #8]
 8002e28:	2210      	movs	r2, #16
 8002e2a:	9201      	str	r2, [sp, #4]
 8002e2c:	9300      	str	r3, [sp, #0]
 8002e2e:	2300      	movs	r3, #0
 8002e30:	000a      	movs	r2, r1
 8002e32:	21c8      	movs	r1, #200	; 0xc8
 8002e34:	2019      	movs	r0, #25
 8002e36:	f7ff f9c7 	bl	80021c8 <LCD_DrawString>
LCD_DrawString(80 ,40,  YELLOW, BLUE,"Home Menu", 16, 0);
 8002e3a:	4a08      	ldr	r2, [pc, #32]	; (8002e5c <menu_home+0x44>)
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	9302      	str	r3, [sp, #8]
 8002e40:	2310      	movs	r3, #16
 8002e42:	9301      	str	r3, [sp, #4]
 8002e44:	4b06      	ldr	r3, [pc, #24]	; (8002e60 <menu_home+0x48>)
 8002e46:	9300      	str	r3, [sp, #0]
 8002e48:	231f      	movs	r3, #31
 8002e4a:	2128      	movs	r1, #40	; 0x28
 8002e4c:	2050      	movs	r0, #80	; 0x50
 8002e4e:	f7ff f9bb 	bl	80021c8 <LCD_DrawString>
}
 8002e52:	46c0      	nop			; (mov r8, r8)
 8002e54:	46bd      	mov	sp, r7
 8002e56:	bd80      	pop	{r7, pc}
 8002e58:	20000000 	.word	0x20000000
 8002e5c:	0000ffe0 	.word	0x0000ffe0
 8002e60:	080083b4 	.word	0x080083b4

08002e64 <move_right>:
void move_right()
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	af00      	add	r7, sp, #0
	if (currentScrollIndex == (currDisplay->scrollmax -1)) {
 8002e68:	4b14      	ldr	r3, [pc, #80]	; (8002ebc <move_right+0x58>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	68db      	ldr	r3, [r3, #12]
 8002e6e:	1e5a      	subs	r2, r3, #1
 8002e70:	4b13      	ldr	r3, [pc, #76]	; (8002ec0 <move_right+0x5c>)
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	429a      	cmp	r2, r3
 8002e76:	d10a      	bne.n	8002e8e <move_right+0x2a>
					//if highlighted choice is very last choice, wrap around to first choice
					display_move(currentScrollIndex +1, currentSelectIndex+1,2);
 8002e78:	4b11      	ldr	r3, [pc, #68]	; (8002ec0 <move_right+0x5c>)
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	1c58      	adds	r0, r3, #1
 8002e7e:	4b11      	ldr	r3, [pc, #68]	; (8002ec4 <move_right+0x60>)
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	3301      	adds	r3, #1
 8002e84:	2202      	movs	r2, #2
 8002e86:	0019      	movs	r1, r3
 8002e88:	f000 f852 	bl	8002f30 <display_move>
 8002e8c:	e009      	b.n	8002ea2 <move_right+0x3e>
				} else {
					//else just highlight selection to previous choice
					display_move(currentScrollIndex +1, currentSelectIndex+1,0);
 8002e8e:	4b0c      	ldr	r3, [pc, #48]	; (8002ec0 <move_right+0x5c>)
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	1c58      	adds	r0, r3, #1
 8002e94:	4b0b      	ldr	r3, [pc, #44]	; (8002ec4 <move_right+0x60>)
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	3301      	adds	r3, #1
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	0019      	movs	r1, r3
 8002e9e:	f000 f847 	bl	8002f30 <display_move>
				}
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 8002ea2:	2380      	movs	r3, #128	; 0x80
 8002ea4:	005b      	lsls	r3, r3, #1
 8002ea6:	4808      	ldr	r0, [pc, #32]	; (8002ec8 <move_right+0x64>)
 8002ea8:	2201      	movs	r2, #1
 8002eaa:	0019      	movs	r1, r3
 8002eac:	f002 f893 	bl	8004fd6 <HAL_GPIO_WritePin>
				goright = 0; // reset right indication flag
 8002eb0:	4b06      	ldr	r3, [pc, #24]	; (8002ecc <move_right+0x68>)
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	601a      	str	r2, [r3, #0]
}
 8002eb6:	46c0      	nop			; (mov r8, r8)
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	bd80      	pop	{r7, pc}
 8002ebc:	200002f8 	.word	0x200002f8
 8002ec0:	2000010c 	.word	0x2000010c
 8002ec4:	20000108 	.word	0x20000108
 8002ec8:	48000800 	.word	0x48000800
 8002ecc:	20000114 	.word	0x20000114

08002ed0 <move_left>:
void move_left()
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	af00      	add	r7, sp, #0
	if (currentScrollIndex == 0) {
 8002ed4:	4b12      	ldr	r3, [pc, #72]	; (8002f20 <move_left+0x50>)
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d10a      	bne.n	8002ef2 <move_left+0x22>
					//if highlighted choice is very first choice, wrap around to last choice
					display_move(currentScrollIndex -1, currentSelectIndex-1,1);
 8002edc:	4b10      	ldr	r3, [pc, #64]	; (8002f20 <move_left+0x50>)
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	1e58      	subs	r0, r3, #1
 8002ee2:	4b10      	ldr	r3, [pc, #64]	; (8002f24 <move_left+0x54>)
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	3b01      	subs	r3, #1
 8002ee8:	2201      	movs	r2, #1
 8002eea:	0019      	movs	r1, r3
 8002eec:	f000 f820 	bl	8002f30 <display_move>
 8002ef0:	e009      	b.n	8002f06 <move_left+0x36>

				} else {
					//else just highlight selection left to previous choice
					display_move(currentScrollIndex -1, currentSelectIndex-1,0);
 8002ef2:	4b0b      	ldr	r3, [pc, #44]	; (8002f20 <move_left+0x50>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	1e58      	subs	r0, r3, #1
 8002ef8:	4b0a      	ldr	r3, [pc, #40]	; (8002f24 <move_left+0x54>)
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	3b01      	subs	r3, #1
 8002efe:	2200      	movs	r2, #0
 8002f00:	0019      	movs	r1, r3
 8002f02:	f000 f815 	bl	8002f30 <display_move>
				}
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 8002f06:	2380      	movs	r3, #128	; 0x80
 8002f08:	005b      	lsls	r3, r3, #1
 8002f0a:	4807      	ldr	r0, [pc, #28]	; (8002f28 <move_left+0x58>)
 8002f0c:	2201      	movs	r2, #1
 8002f0e:	0019      	movs	r1, r3
 8002f10:	f002 f861 	bl	8004fd6 <HAL_GPIO_WritePin>
				goleft = 0; //reset left indication flag
 8002f14:	4b05      	ldr	r3, [pc, #20]	; (8002f2c <move_left+0x5c>)
 8002f16:	2200      	movs	r2, #0
 8002f18:	601a      	str	r2, [r3, #0]
}
 8002f1a:	46c0      	nop			; (mov r8, r8)
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	bd80      	pop	{r7, pc}
 8002f20:	2000010c 	.word	0x2000010c
 8002f24:	20000108 	.word	0x20000108
 8002f28:	48000800 	.word	0x48000800
 8002f2c:	20000110 	.word	0x20000110

08002f30 <display_move>:
void display_move(int scrollIndex, int selectIndex, int enable) {
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b08c      	sub	sp, #48	; 0x30
 8002f34:	af04      	add	r7, sp, #16
 8002f36:	60f8      	str	r0, [r7, #12]
 8002f38:	60b9      	str	r1, [r7, #8]
 8002f3a:	607a      	str	r2, [r7, #4]
	//just unhighlighting previous choice and highlighting current choice
	if((currDisplay->selectionmax > 3) && (enable > 0))
 8002f3c:	4b8d      	ldr	r3, [pc, #564]	; (8003174 <display_move+0x244>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	691b      	ldr	r3, [r3, #16]
 8002f42:	2b03      	cmp	r3, #3
 8002f44:	dc00      	bgt.n	8002f48 <display_move+0x18>
 8002f46:	e0a8      	b.n	800309a <display_move+0x16a>
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	dc00      	bgt.n	8002f50 <display_move+0x20>
 8002f4e:	e0a4      	b.n	800309a <display_move+0x16a>
	{
		if(enable == 1)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2b01      	cmp	r3, #1
 8002f54:	d150      	bne.n	8002ff8 <display_move+0xc8>
		{
			if(selectIndex < 0)
 8002f56:	68bb      	ldr	r3, [r7, #8]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	da04      	bge.n	8002f66 <display_move+0x36>
				selectIndex = currDisplay->selectionmax-1;
 8002f5c:	4b85      	ldr	r3, [pc, #532]	; (8003174 <display_move+0x244>)
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	691b      	ldr	r3, [r3, #16]
 8002f62:	3b01      	subs	r3, #1
 8002f64:	60bb      	str	r3, [r7, #8]
			LCD_DrawString(25,200,  YELLOW, BLACK, currDisplay->selection[selectIndex], 16, 0);
 8002f66:	4b83      	ldr	r3, [pc, #524]	; (8003174 <display_move+0x244>)
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	689a      	ldr	r2, [r3, #8]
 8002f6c:	68bb      	ldr	r3, [r7, #8]
 8002f6e:	009b      	lsls	r3, r3, #2
 8002f70:	18d3      	adds	r3, r2, r3
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	4980      	ldr	r1, [pc, #512]	; (8003178 <display_move+0x248>)
 8002f76:	2200      	movs	r2, #0
 8002f78:	9202      	str	r2, [sp, #8]
 8002f7a:	2210      	movs	r2, #16
 8002f7c:	9201      	str	r2, [sp, #4]
 8002f7e:	9300      	str	r3, [sp, #0]
 8002f80:	2300      	movs	r3, #0
 8002f82:	000a      	movs	r2, r1
 8002f84:	21c8      	movs	r1, #200	; 0xc8
 8002f86:	2019      	movs	r0, #25
 8002f88:	f7ff f91e 	bl	80021c8 <LCD_DrawString>
			int idx = selectIndex;
 8002f8c:	68bb      	ldr	r3, [r7, #8]
 8002f8e:	61fb      	str	r3, [r7, #28]
			for(int i = 1; i < 3; i++)
 8002f90:	2301      	movs	r3, #1
 8002f92:	61bb      	str	r3, [r7, #24]
 8002f94:	e02a      	b.n	8002fec <display_move+0xbc>
				{idx++;
 8002f96:	69fb      	ldr	r3, [r7, #28]
 8002f98:	3301      	adds	r3, #1
 8002f9a:	61fb      	str	r3, [r7, #28]
				if(idx >= currDisplay->selectionmax)
 8002f9c:	4b75      	ldr	r3, [pc, #468]	; (8003174 <display_move+0x244>)
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	691b      	ldr	r3, [r3, #16]
 8002fa2:	69fa      	ldr	r2, [r7, #28]
 8002fa4:	429a      	cmp	r2, r3
 8002fa6:	db01      	blt.n	8002fac <display_move+0x7c>
					idx = 0;
 8002fa8:	2300      	movs	r3, #0
 8002faa:	61fb      	str	r3, [r7, #28]
				LCD_DrawString(75*i + 25,200,  YELLOW, BLUE, currDisplay->selection[idx], 16, 0);
 8002fac:	69bb      	ldr	r3, [r7, #24]
 8002fae:	b29b      	uxth	r3, r3
 8002fb0:	1c1a      	adds	r2, r3, #0
 8002fb2:	0092      	lsls	r2, r2, #2
 8002fb4:	18d3      	adds	r3, r2, r3
 8002fb6:	1c1a      	adds	r2, r3, #0
 8002fb8:	0112      	lsls	r2, r2, #4
 8002fba:	1ad3      	subs	r3, r2, r3
 8002fbc:	b29b      	uxth	r3, r3
 8002fbe:	3319      	adds	r3, #25
 8002fc0:	b298      	uxth	r0, r3
 8002fc2:	4b6c      	ldr	r3, [pc, #432]	; (8003174 <display_move+0x244>)
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	689a      	ldr	r2, [r3, #8]
 8002fc8:	69fb      	ldr	r3, [r7, #28]
 8002fca:	009b      	lsls	r3, r3, #2
 8002fcc:	18d3      	adds	r3, r2, r3
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	4969      	ldr	r1, [pc, #420]	; (8003178 <display_move+0x248>)
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	9202      	str	r2, [sp, #8]
 8002fd6:	2210      	movs	r2, #16
 8002fd8:	9201      	str	r2, [sp, #4]
 8002fda:	9300      	str	r3, [sp, #0]
 8002fdc:	231f      	movs	r3, #31
 8002fde:	000a      	movs	r2, r1
 8002fe0:	21c8      	movs	r1, #200	; 0xc8
 8002fe2:	f7ff f8f1 	bl	80021c8 <LCD_DrawString>
			for(int i = 1; i < 3; i++)
 8002fe6:	69bb      	ldr	r3, [r7, #24]
 8002fe8:	3301      	adds	r3, #1
 8002fea:	61bb      	str	r3, [r7, #24]
 8002fec:	69bb      	ldr	r3, [r7, #24]
 8002fee:	2b02      	cmp	r3, #2
 8002ff0:	ddd1      	ble.n	8002f96 <display_move+0x66>
				}
			scrollIndex = 0;
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	60fb      	str	r3, [r7, #12]
		if(enable == 1)
 8002ff6:	e0b2      	b.n	800315e <display_move+0x22e>
		}
		else
		{
			if(selectIndex >= currDisplay->selectionmax)
 8002ff8:	4b5e      	ldr	r3, [pc, #376]	; (8003174 <display_move+0x244>)
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	691b      	ldr	r3, [r3, #16]
 8002ffe:	68ba      	ldr	r2, [r7, #8]
 8003000:	429a      	cmp	r2, r3
 8003002:	db01      	blt.n	8003008 <display_move+0xd8>
				selectIndex = 0;
 8003004:	2300      	movs	r3, #0
 8003006:	60bb      	str	r3, [r7, #8]
			LCD_DrawString(75*2 +25,200,  YELLOW, BLACK, currDisplay->selection[selectIndex], 16, 0);
 8003008:	4b5a      	ldr	r3, [pc, #360]	; (8003174 <display_move+0x244>)
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	689a      	ldr	r2, [r3, #8]
 800300e:	68bb      	ldr	r3, [r7, #8]
 8003010:	009b      	lsls	r3, r3, #2
 8003012:	18d3      	adds	r3, r2, r3
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	4958      	ldr	r1, [pc, #352]	; (8003178 <display_move+0x248>)
 8003018:	2200      	movs	r2, #0
 800301a:	9202      	str	r2, [sp, #8]
 800301c:	2210      	movs	r2, #16
 800301e:	9201      	str	r2, [sp, #4]
 8003020:	9300      	str	r3, [sp, #0]
 8003022:	2300      	movs	r3, #0
 8003024:	000a      	movs	r2, r1
 8003026:	21c8      	movs	r1, #200	; 0xc8
 8003028:	20af      	movs	r0, #175	; 0xaf
 800302a:	f7ff f8cd 	bl	80021c8 <LCD_DrawString>
			int idx = selectIndex;
 800302e:	68bb      	ldr	r3, [r7, #8]
 8003030:	617b      	str	r3, [r7, #20]
			for(int i = 1; i >= 0; i--)
 8003032:	2301      	movs	r3, #1
 8003034:	613b      	str	r3, [r7, #16]
 8003036:	e02a      	b.n	800308e <display_move+0x15e>
			{idx--;
 8003038:	697b      	ldr	r3, [r7, #20]
 800303a:	3b01      	subs	r3, #1
 800303c:	617b      	str	r3, [r7, #20]
			if(idx < 0)
 800303e:	697b      	ldr	r3, [r7, #20]
 8003040:	2b00      	cmp	r3, #0
 8003042:	da04      	bge.n	800304e <display_move+0x11e>
				idx = currDisplay->selectionmax-1;
 8003044:	4b4b      	ldr	r3, [pc, #300]	; (8003174 <display_move+0x244>)
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	691b      	ldr	r3, [r3, #16]
 800304a:	3b01      	subs	r3, #1
 800304c:	617b      	str	r3, [r7, #20]
			LCD_DrawString(75*i + 25,200,  YELLOW, BLUE, currDisplay->selection[idx], 16, 0);
 800304e:	693b      	ldr	r3, [r7, #16]
 8003050:	b29b      	uxth	r3, r3
 8003052:	1c1a      	adds	r2, r3, #0
 8003054:	0092      	lsls	r2, r2, #2
 8003056:	18d3      	adds	r3, r2, r3
 8003058:	1c1a      	adds	r2, r3, #0
 800305a:	0112      	lsls	r2, r2, #4
 800305c:	1ad3      	subs	r3, r2, r3
 800305e:	b29b      	uxth	r3, r3
 8003060:	3319      	adds	r3, #25
 8003062:	b298      	uxth	r0, r3
 8003064:	4b43      	ldr	r3, [pc, #268]	; (8003174 <display_move+0x244>)
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	689a      	ldr	r2, [r3, #8]
 800306a:	697b      	ldr	r3, [r7, #20]
 800306c:	009b      	lsls	r3, r3, #2
 800306e:	18d3      	adds	r3, r2, r3
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	4941      	ldr	r1, [pc, #260]	; (8003178 <display_move+0x248>)
 8003074:	2200      	movs	r2, #0
 8003076:	9202      	str	r2, [sp, #8]
 8003078:	2210      	movs	r2, #16
 800307a:	9201      	str	r2, [sp, #4]
 800307c:	9300      	str	r3, [sp, #0]
 800307e:	231f      	movs	r3, #31
 8003080:	000a      	movs	r2, r1
 8003082:	21c8      	movs	r1, #200	; 0xc8
 8003084:	f7ff f8a0 	bl	80021c8 <LCD_DrawString>
			for(int i = 1; i >= 0; i--)
 8003088:	693b      	ldr	r3, [r7, #16]
 800308a:	3b01      	subs	r3, #1
 800308c:	613b      	str	r3, [r7, #16]
 800308e:	693b      	ldr	r3, [r7, #16]
 8003090:	2b00      	cmp	r3, #0
 8003092:	dad1      	bge.n	8003038 <display_move+0x108>
			}
			scrollIndex = 2;
 8003094:	2302      	movs	r3, #2
 8003096:	60fb      	str	r3, [r7, #12]
		if(enable == 1)
 8003098:	e061      	b.n	800315e <display_move+0x22e>
		}
	}
	else
	{
	if(enable == 1)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	2b01      	cmp	r3, #1
 800309e:	d10a      	bne.n	80030b6 <display_move+0x186>
		{selectIndex = currDisplay->selectionmax-1; scrollIndex = currDisplay->scrollmax-1;}
 80030a0:	4b34      	ldr	r3, [pc, #208]	; (8003174 <display_move+0x244>)
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	691b      	ldr	r3, [r3, #16]
 80030a6:	3b01      	subs	r3, #1
 80030a8:	60bb      	str	r3, [r7, #8]
 80030aa:	4b32      	ldr	r3, [pc, #200]	; (8003174 <display_move+0x244>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	68db      	ldr	r3, [r3, #12]
 80030b0:	3b01      	subs	r3, #1
 80030b2:	60fb      	str	r3, [r7, #12]
 80030b4:	e006      	b.n	80030c4 <display_move+0x194>
	else if(enable == 2)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	2b02      	cmp	r3, #2
 80030ba:	d103      	bne.n	80030c4 <display_move+0x194>
		{selectIndex = 0; scrollIndex = 0;}
 80030bc:	2300      	movs	r3, #0
 80030be:	60bb      	str	r3, [r7, #8]
 80030c0:	2300      	movs	r3, #0
 80030c2:	60fb      	str	r3, [r7, #12]
	if(selectIndex > currDisplay->selectionmax-1)
 80030c4:	4b2b      	ldr	r3, [pc, #172]	; (8003174 <display_move+0x244>)
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	691b      	ldr	r3, [r3, #16]
 80030ca:	68ba      	ldr	r2, [r7, #8]
 80030cc:	429a      	cmp	r2, r3
 80030ce:	db02      	blt.n	80030d6 <display_move+0x1a6>
		selectIndex = 0;
 80030d0:	2300      	movs	r3, #0
 80030d2:	60bb      	str	r3, [r7, #8]
 80030d4:	e007      	b.n	80030e6 <display_move+0x1b6>
	else if(selectIndex < 0)
 80030d6:	68bb      	ldr	r3, [r7, #8]
 80030d8:	2b00      	cmp	r3, #0
 80030da:	da04      	bge.n	80030e6 <display_move+0x1b6>
		selectIndex = currDisplay->selectionmax-1;
 80030dc:	4b25      	ldr	r3, [pc, #148]	; (8003174 <display_move+0x244>)
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	691b      	ldr	r3, [r3, #16]
 80030e2:	3b01      	subs	r3, #1
 80030e4:	60bb      	str	r3, [r7, #8]

	LCD_DrawString(75*scrollIndex + 25,200,  YELLOW, BLACK, currDisplay->selection[selectIndex], 16, 0);
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	b29b      	uxth	r3, r3
 80030ea:	1c1a      	adds	r2, r3, #0
 80030ec:	0092      	lsls	r2, r2, #2
 80030ee:	18d3      	adds	r3, r2, r3
 80030f0:	1c1a      	adds	r2, r3, #0
 80030f2:	0112      	lsls	r2, r2, #4
 80030f4:	1ad3      	subs	r3, r2, r3
 80030f6:	b29b      	uxth	r3, r3
 80030f8:	3319      	adds	r3, #25
 80030fa:	b298      	uxth	r0, r3
 80030fc:	4b1d      	ldr	r3, [pc, #116]	; (8003174 <display_move+0x244>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	689a      	ldr	r2, [r3, #8]
 8003102:	68bb      	ldr	r3, [r7, #8]
 8003104:	009b      	lsls	r3, r3, #2
 8003106:	18d3      	adds	r3, r2, r3
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	491b      	ldr	r1, [pc, #108]	; (8003178 <display_move+0x248>)
 800310c:	2200      	movs	r2, #0
 800310e:	9202      	str	r2, [sp, #8]
 8003110:	2210      	movs	r2, #16
 8003112:	9201      	str	r2, [sp, #4]
 8003114:	9300      	str	r3, [sp, #0]
 8003116:	2300      	movs	r3, #0
 8003118:	000a      	movs	r2, r1
 800311a:	21c8      	movs	r1, #200	; 0xc8
 800311c:	f7ff f854 	bl	80021c8 <LCD_DrawString>
	LCD_DrawString(75*currentScrollIndex + 25,200,  YELLOW, BLUE, currDisplay->selection[currentSelectIndex], 16, 0);
 8003120:	4b16      	ldr	r3, [pc, #88]	; (800317c <display_move+0x24c>)
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	b29b      	uxth	r3, r3
 8003126:	1c1a      	adds	r2, r3, #0
 8003128:	0092      	lsls	r2, r2, #2
 800312a:	18d3      	adds	r3, r2, r3
 800312c:	1c1a      	adds	r2, r3, #0
 800312e:	0112      	lsls	r2, r2, #4
 8003130:	1ad3      	subs	r3, r2, r3
 8003132:	b29b      	uxth	r3, r3
 8003134:	3319      	adds	r3, #25
 8003136:	b298      	uxth	r0, r3
 8003138:	4b0e      	ldr	r3, [pc, #56]	; (8003174 <display_move+0x244>)
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	689a      	ldr	r2, [r3, #8]
 800313e:	4b10      	ldr	r3, [pc, #64]	; (8003180 <display_move+0x250>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	009b      	lsls	r3, r3, #2
 8003144:	18d3      	adds	r3, r2, r3
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	490b      	ldr	r1, [pc, #44]	; (8003178 <display_move+0x248>)
 800314a:	2200      	movs	r2, #0
 800314c:	9202      	str	r2, [sp, #8]
 800314e:	2210      	movs	r2, #16
 8003150:	9201      	str	r2, [sp, #4]
 8003152:	9300      	str	r3, [sp, #0]
 8003154:	231f      	movs	r3, #31
 8003156:	000a      	movs	r2, r1
 8003158:	21c8      	movs	r1, #200	; 0xc8
 800315a:	f7ff f835 	bl	80021c8 <LCD_DrawString>
	}
	currentSelectIndex = selectIndex;
 800315e:	4b08      	ldr	r3, [pc, #32]	; (8003180 <display_move+0x250>)
 8003160:	68ba      	ldr	r2, [r7, #8]
 8003162:	601a      	str	r2, [r3, #0]
	currentScrollIndex = scrollIndex;
 8003164:	4b05      	ldr	r3, [pc, #20]	; (800317c <display_move+0x24c>)
 8003166:	68fa      	ldr	r2, [r7, #12]
 8003168:	601a      	str	r2, [r3, #0]
}
 800316a:	46c0      	nop			; (mov r8, r8)
 800316c:	46bd      	mov	sp, r7
 800316e:	b008      	add	sp, #32
 8003170:	bd80      	pop	{r7, pc}
 8003172:	46c0      	nop			; (mov r8, r8)
 8003174:	200002f8 	.word	0x200002f8
 8003178:	0000ffe0 	.word	0x0000ffe0
 800317c:	2000010c 	.word	0x2000010c
 8003180:	20000108 	.word	0x20000108

08003184 <display_select>:

void display_select(int selectIndex) {
 8003184:	b590      	push	{r4, r7, lr}
 8003186:	b089      	sub	sp, #36	; 0x24
 8003188:	af04      	add	r7, sp, #16
 800318a:	6078      	str	r0, [r7, #4]
	//selection cases of where to go
	//highlight selected choice in red
    LCD_DrawString(75*currentScrollIndex + 25,200,  YELLOW, RED, currDisplay->selection[currentSelectIndex], 16, 0);
 800318c:	4b4a      	ldr	r3, [pc, #296]	; (80032b8 <display_select+0x134>)
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	b29b      	uxth	r3, r3
 8003192:	1c1a      	adds	r2, r3, #0
 8003194:	0092      	lsls	r2, r2, #2
 8003196:	18d3      	adds	r3, r2, r3
 8003198:	1c1a      	adds	r2, r3, #0
 800319a:	0112      	lsls	r2, r2, #4
 800319c:	1ad3      	subs	r3, r2, r3
 800319e:	b29b      	uxth	r3, r3
 80031a0:	3319      	adds	r3, #25
 80031a2:	b298      	uxth	r0, r3
 80031a4:	4b45      	ldr	r3, [pc, #276]	; (80032bc <display_select+0x138>)
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	689a      	ldr	r2, [r3, #8]
 80031aa:	4b45      	ldr	r3, [pc, #276]	; (80032c0 <display_select+0x13c>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	009b      	lsls	r3, r3, #2
 80031b0:	18d3      	adds	r3, r2, r3
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	22f8      	movs	r2, #248	; 0xf8
 80031b6:	0212      	lsls	r2, r2, #8
 80031b8:	4c42      	ldr	r4, [pc, #264]	; (80032c4 <display_select+0x140>)
 80031ba:	2100      	movs	r1, #0
 80031bc:	9102      	str	r1, [sp, #8]
 80031be:	2110      	movs	r1, #16
 80031c0:	9101      	str	r1, [sp, #4]
 80031c2:	9300      	str	r3, [sp, #0]
 80031c4:	0013      	movs	r3, r2
 80031c6:	0022      	movs	r2, r4
 80031c8:	21c8      	movs	r1, #200	; 0xc8
 80031ca:	f7fe fffd 	bl	80021c8 <LCD_DrawString>
    lastPressed = selectIndex;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	b2da      	uxtb	r2, r3
 80031d2:	4b3d      	ldr	r3, [pc, #244]	; (80032c8 <display_select+0x144>)
 80031d4:	701a      	strb	r2, [r3, #0]

    if((currentSelectIndex == 0) && (currDisplay->identity != 'h'))
 80031d6:	4b3a      	ldr	r3, [pc, #232]	; (80032c0 <display_select+0x13c>)
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d113      	bne.n	8003206 <display_select+0x82>
 80031de:	4b37      	ldr	r3, [pc, #220]	; (80032bc <display_select+0x138>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	791b      	ldrb	r3, [r3, #4]
 80031e4:	2b68      	cmp	r3, #104	; 0x68
 80031e6:	d00e      	beq.n	8003206 <display_select+0x82>
    {//Tune mode is selected so go to tune display
    	currDisplay = currDisplay->backout;
 80031e8:	4b34      	ldr	r3, [pc, #208]	; (80032bc <display_select+0x138>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	69da      	ldr	r2, [r3, #28]
 80031ee:	4b33      	ldr	r3, [pc, #204]	; (80032bc <display_select+0x138>)
 80031f0:	601a      	str	r2, [r3, #0]
    	LCD_Clear(BLUE);
 80031f2:	201f      	movs	r0, #31
 80031f4:	f7fe fe12 	bl	8001e1c <LCD_Clear>
    	resetSel();
 80031f8:	f000 f868 	bl	80032cc <resetSel>
    	currDisplay->ttl();
 80031fc:	4b2f      	ldr	r3, [pc, #188]	; (80032bc <display_select+0x138>)
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	4798      	blx	r3
    	{
    		child->ttl();
    		LCD_DrawString(75*selectIndex + 25,200,  YELLOW, BLACK, currDisplay->selection[selectIndex], 16, 0);
    	}
    }
}
 8003204:	e053      	b.n	80032ae <display_select+0x12a>
    else if(currDisplay->childsel != NULL)
 8003206:	4b2d      	ldr	r3, [pc, #180]	; (80032bc <display_select+0x138>)
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	699b      	ldr	r3, [r3, #24]
 800320c:	2b00      	cmp	r3, #0
 800320e:	d04e      	beq.n	80032ae <display_select+0x12a>
    	struct display * child = currDisplay->childsel;
 8003210:	4b2a      	ldr	r3, [pc, #168]	; (80032bc <display_select+0x138>)
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	699b      	ldr	r3, [r3, #24]
 8003216:	60fb      	str	r3, [r7, #12]
    	if(currDisplay->identity == 'h'){i = 0;}
 8003218:	4b28      	ldr	r3, [pc, #160]	; (80032bc <display_select+0x138>)
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	791b      	ldrb	r3, [r3, #4]
 800321e:	2b68      	cmp	r3, #104	; 0x68
 8003220:	d102      	bne.n	8003228 <display_select+0xa4>
 8003222:	2300      	movs	r3, #0
 8003224:	60bb      	str	r3, [r7, #8]
 8003226:	e008      	b.n	800323a <display_select+0xb6>
    		i = 1;
 8003228:	2301      	movs	r3, #1
 800322a:	60bb      	str	r3, [r7, #8]
    	while((i < currentSelectIndex)&&(child->nextsel != NULL))
 800322c:	e005      	b.n	800323a <display_select+0xb6>
    		child = child->nextsel;
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	695b      	ldr	r3, [r3, #20]
 8003232:	60fb      	str	r3, [r7, #12]
    		i++;
 8003234:	68bb      	ldr	r3, [r7, #8]
 8003236:	3301      	adds	r3, #1
 8003238:	60bb      	str	r3, [r7, #8]
    	while((i < currentSelectIndex)&&(child->nextsel != NULL))
 800323a:	4b21      	ldr	r3, [pc, #132]	; (80032c0 <display_select+0x13c>)
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	68ba      	ldr	r2, [r7, #8]
 8003240:	429a      	cmp	r2, r3
 8003242:	da03      	bge.n	800324c <display_select+0xc8>
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	695b      	ldr	r3, [r3, #20]
 8003248:	2b00      	cmp	r3, #0
 800324a:	d1f0      	bne.n	800322e <display_select+0xaa>
    	if(child->selectionmax > 0)
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	691b      	ldr	r3, [r3, #16]
 8003250:	2b00      	cmp	r3, #0
 8003252:	dd0c      	ble.n	800326e <display_select+0xea>
    		currDisplay = child;
 8003254:	4b19      	ldr	r3, [pc, #100]	; (80032bc <display_select+0x138>)
 8003256:	68fa      	ldr	r2, [r7, #12]
 8003258:	601a      	str	r2, [r3, #0]
    		LCD_Clear(BLUE);
 800325a:	201f      	movs	r0, #31
 800325c:	f7fe fdde 	bl	8001e1c <LCD_Clear>
    		currDisplay->ttl();
 8003260:	4b16      	ldr	r3, [pc, #88]	; (80032bc <display_select+0x138>)
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	4798      	blx	r3
    		resetSel();
 8003268:	f000 f830 	bl	80032cc <resetSel>
}
 800326c:	e01f      	b.n	80032ae <display_select+0x12a>
    		child->ttl();
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	4798      	blx	r3
    		LCD_DrawString(75*selectIndex + 25,200,  YELLOW, BLACK, currDisplay->selection[selectIndex], 16, 0);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	b29b      	uxth	r3, r3
 8003278:	1c1a      	adds	r2, r3, #0
 800327a:	0092      	lsls	r2, r2, #2
 800327c:	18d3      	adds	r3, r2, r3
 800327e:	1c1a      	adds	r2, r3, #0
 8003280:	0112      	lsls	r2, r2, #4
 8003282:	1ad3      	subs	r3, r2, r3
 8003284:	b29b      	uxth	r3, r3
 8003286:	3319      	adds	r3, #25
 8003288:	b298      	uxth	r0, r3
 800328a:	4b0c      	ldr	r3, [pc, #48]	; (80032bc <display_select+0x138>)
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	689a      	ldr	r2, [r3, #8]
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	009b      	lsls	r3, r3, #2
 8003294:	18d3      	adds	r3, r2, r3
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	490a      	ldr	r1, [pc, #40]	; (80032c4 <display_select+0x140>)
 800329a:	2200      	movs	r2, #0
 800329c:	9202      	str	r2, [sp, #8]
 800329e:	2210      	movs	r2, #16
 80032a0:	9201      	str	r2, [sp, #4]
 80032a2:	9300      	str	r3, [sp, #0]
 80032a4:	2300      	movs	r3, #0
 80032a6:	000a      	movs	r2, r1
 80032a8:	21c8      	movs	r1, #200	; 0xc8
 80032aa:	f7fe ff8d 	bl	80021c8 <LCD_DrawString>
}
 80032ae:	46c0      	nop			; (mov r8, r8)
 80032b0:	46bd      	mov	sp, r7
 80032b2:	b005      	add	sp, #20
 80032b4:	bd90      	pop	{r4, r7, pc}
 80032b6:	46c0      	nop			; (mov r8, r8)
 80032b8:	2000010c 	.word	0x2000010c
 80032bc:	200002f8 	.word	0x200002f8
 80032c0:	20000108 	.word	0x20000108
 80032c4:	0000ffe0 	.word	0x0000ffe0
 80032c8:	20000078 	.word	0x20000078

080032cc <resetSel>:
void resetSel()
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b086      	sub	sp, #24
 80032d0:	af04      	add	r7, sp, #16
	//LCD_Clear(BLUE);
	LCD_DrawString(25,200,  YELLOW, BLACK, (currDisplay->selection)[0], 16, 0);
 80032d2:	4b21      	ldr	r3, [pc, #132]	; (8003358 <resetSel+0x8c>)
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	689b      	ldr	r3, [r3, #8]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	4920      	ldr	r1, [pc, #128]	; (800335c <resetSel+0x90>)
 80032dc:	2200      	movs	r2, #0
 80032de:	9202      	str	r2, [sp, #8]
 80032e0:	2210      	movs	r2, #16
 80032e2:	9201      	str	r2, [sp, #4]
 80032e4:	9300      	str	r3, [sp, #0]
 80032e6:	2300      	movs	r3, #0
 80032e8:	000a      	movs	r2, r1
 80032ea:	21c8      	movs	r1, #200	; 0xc8
 80032ec:	2019      	movs	r0, #25
 80032ee:	f7fe ff6b 	bl	80021c8 <LCD_DrawString>
	for (int i = 1; i < currDisplay->scrollmax; i++) {
 80032f2:	2301      	movs	r3, #1
 80032f4:	607b      	str	r3, [r7, #4]
 80032f6:	e01f      	b.n	8003338 <resetSel+0x6c>
			LCD_DrawString(75*i + 25,200,  YELLOW, BLUE, (currDisplay->selection)[i], 16, 0);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	b29b      	uxth	r3, r3
 80032fc:	1c1a      	adds	r2, r3, #0
 80032fe:	0092      	lsls	r2, r2, #2
 8003300:	18d3      	adds	r3, r2, r3
 8003302:	1c1a      	adds	r2, r3, #0
 8003304:	0112      	lsls	r2, r2, #4
 8003306:	1ad3      	subs	r3, r2, r3
 8003308:	b29b      	uxth	r3, r3
 800330a:	3319      	adds	r3, #25
 800330c:	b298      	uxth	r0, r3
 800330e:	4b12      	ldr	r3, [pc, #72]	; (8003358 <resetSel+0x8c>)
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	689a      	ldr	r2, [r3, #8]
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	009b      	lsls	r3, r3, #2
 8003318:	18d3      	adds	r3, r2, r3
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	490f      	ldr	r1, [pc, #60]	; (800335c <resetSel+0x90>)
 800331e:	2200      	movs	r2, #0
 8003320:	9202      	str	r2, [sp, #8]
 8003322:	2210      	movs	r2, #16
 8003324:	9201      	str	r2, [sp, #4]
 8003326:	9300      	str	r3, [sp, #0]
 8003328:	231f      	movs	r3, #31
 800332a:	000a      	movs	r2, r1
 800332c:	21c8      	movs	r1, #200	; 0xc8
 800332e:	f7fe ff4b 	bl	80021c8 <LCD_DrawString>
	for (int i = 1; i < currDisplay->scrollmax; i++) {
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	3301      	adds	r3, #1
 8003336:	607b      	str	r3, [r7, #4]
 8003338:	4b07      	ldr	r3, [pc, #28]	; (8003358 <resetSel+0x8c>)
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	68db      	ldr	r3, [r3, #12]
 800333e:	687a      	ldr	r2, [r7, #4]
 8003340:	429a      	cmp	r2, r3
 8003342:	dbd9      	blt.n	80032f8 <resetSel+0x2c>
		}
	currentScrollIndex = 0;
 8003344:	4b06      	ldr	r3, [pc, #24]	; (8003360 <resetSel+0x94>)
 8003346:	2200      	movs	r2, #0
 8003348:	601a      	str	r2, [r3, #0]
	currentSelectIndex = 0;
 800334a:	4b06      	ldr	r3, [pc, #24]	; (8003364 <resetSel+0x98>)
 800334c:	2200      	movs	r2, #0
 800334e:	601a      	str	r2, [r3, #0]
}
 8003350:	46c0      	nop			; (mov r8, r8)
 8003352:	46bd      	mov	sp, r7
 8003354:	b002      	add	sp, #8
 8003356:	bd80      	pop	{r7, pc}
 8003358:	200002f8 	.word	0x200002f8
 800335c:	0000ffe0 	.word	0x0000ffe0
 8003360:	2000010c 	.word	0x2000010c
 8003364:	20000108 	.word	0x20000108

08003368 <Infomode>:
void Infomode()
{//Info mode that displays product usage and info
 8003368:	b580      	push	{r7, lr}
 800336a:	b084      	sub	sp, #16
 800336c:	af04      	add	r7, sp, #16
	LCD_DrawString(25 ,50,  YELLOW, BLUE,"Info will be displayed", 16, 0);
 800336e:	4a07      	ldr	r2, [pc, #28]	; (800338c <Infomode+0x24>)
 8003370:	2300      	movs	r3, #0
 8003372:	9302      	str	r3, [sp, #8]
 8003374:	2310      	movs	r3, #16
 8003376:	9301      	str	r3, [sp, #4]
 8003378:	4b05      	ldr	r3, [pc, #20]	; (8003390 <Infomode+0x28>)
 800337a:	9300      	str	r3, [sp, #0]
 800337c:	231f      	movs	r3, #31
 800337e:	2132      	movs	r1, #50	; 0x32
 8003380:	2019      	movs	r0, #25
 8003382:	f7fe ff21 	bl	80021c8 <LCD_DrawString>
	//currently nothing is displayed for now
}
 8003386:	46c0      	nop			; (mov r8, r8)
 8003388:	46bd      	mov	sp, r7
 800338a:	bd80      	pop	{r7, pc}
 800338c:	0000ffe0 	.word	0x0000ffe0
 8003390:	080083c0 	.word	0x080083c0

08003394 <manualRotate>:
	LCD_DrawString(25 ,75,  YELLOW, BLUE,"Re-String Purpose", 16, 0);

}

void manualRotate()
{
 8003394:	b580      	push	{r7, lr}
 8003396:	af00      	add	r7, sp, #0
	stepperMotor(currentSelectIndex, 7500, 90, 1);
 8003398:	4b04      	ldr	r3, [pc, #16]	; (80033ac <manualRotate+0x18>)
 800339a:	6818      	ldr	r0, [r3, #0]
 800339c:	4904      	ldr	r1, [pc, #16]	; (80033b0 <manualRotate+0x1c>)
 800339e:	2301      	movs	r3, #1
 80033a0:	225a      	movs	r2, #90	; 0x5a
 80033a2:	f000 f817 	bl	80033d4 <stepperMotor>
}
 80033a6:	46c0      	nop			; (mov r8, r8)
 80033a8:	46bd      	mov	sp, r7
 80033aa:	bd80      	pop	{r7, pc}
 80033ac:	20000108 	.word	0x20000108
 80033b0:	00001d4c 	.word	0x00001d4c

080033b4 <autoRotate>:
void autoRotate()
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	af00      	add	r7, sp, #0
	stepperMotor(currentSelectIndex, 7500, 90, 2);
 80033b8:	4b04      	ldr	r3, [pc, #16]	; (80033cc <autoRotate+0x18>)
 80033ba:	6818      	ldr	r0, [r3, #0]
 80033bc:	4904      	ldr	r1, [pc, #16]	; (80033d0 <autoRotate+0x1c>)
 80033be:	2302      	movs	r3, #2
 80033c0:	225a      	movs	r2, #90	; 0x5a
 80033c2:	f000 f807 	bl	80033d4 <stepperMotor>
}
 80033c6:	46c0      	nop			; (mov r8, r8)
 80033c8:	46bd      	mov	sp, r7
 80033ca:	bd80      	pop	{r7, pc}
 80033cc:	20000108 	.word	0x20000108
 80033d0:	00001d4c 	.word	0x00001d4c

080033d4 <stepperMotor>:
void stepperMotor(int direction, int per, int angle, int mode)
{// stepper motor control
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b088      	sub	sp, #32
 80033d8:	af00      	add	r7, sp, #0
 80033da:	60f8      	str	r0, [r7, #12]
 80033dc:	60b9      	str	r1, [r7, #8]
 80033de:	607a      	str	r2, [r7, #4]
 80033e0:	603b      	str	r3, [r7, #0]
	if(direction == 1) // directional change
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	2b01      	cmp	r3, #1
 80033e6:	d107      	bne.n	80033f8 <stepperMotor+0x24>
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 80033e8:	2380      	movs	r3, #128	; 0x80
 80033ea:	01db      	lsls	r3, r3, #7
 80033ec:	4835      	ldr	r0, [pc, #212]	; (80034c4 <stepperMotor+0xf0>)
 80033ee:	2200      	movs	r2, #0
 80033f0:	0019      	movs	r1, r3
 80033f2:	f001 fdf0 	bl	8004fd6 <HAL_GPIO_WritePin>
 80033f6:	e006      	b.n	8003406 <stepperMotor+0x32>
	}
	else
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 80033f8:	2380      	movs	r3, #128	; 0x80
 80033fa:	01db      	lsls	r3, r3, #7
 80033fc:	4831      	ldr	r0, [pc, #196]	; (80034c4 <stepperMotor+0xf0>)
 80033fe:	2201      	movs	r2, #1
 8003400:	0019      	movs	r1, r3
 8003402:	f001 fde8 	bl	8004fd6 <HAL_GPIO_WritePin>
	}
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET); //motor Enable
 8003406:	2380      	movs	r3, #128	; 0x80
 8003408:	011b      	lsls	r3, r3, #4
 800340a:	482e      	ldr	r0, [pc, #184]	; (80034c4 <stepperMotor+0xf0>)
 800340c:	2200      	movs	r2, #0
 800340e:	0019      	movs	r1, r3
 8003410:	f001 fde1 	bl	8004fd6 <HAL_GPIO_WritePin>
	//change_pwm(per);// this is to change pwm signal in case we want to speed or low down motore
	// change_pwm might not even be used
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);//seting motor to full drive
 8003414:	2380      	movs	r3, #128	; 0x80
 8003416:	005b      	lsls	r3, r3, #1
 8003418:	482b      	ldr	r0, [pc, #172]	; (80034c8 <stepperMotor+0xf4>)
 800341a:	2200      	movs	r2, #0
 800341c:	0019      	movs	r1, r3
 800341e:	f001 fdda 	bl	8004fd6 <HAL_GPIO_WritePin>

	if(mode == 1) //Manual stepper rotation
 8003422:	683b      	ldr	r3, [r7, #0]
 8003424:	2b01      	cmp	r3, #1
 8003426:	d113      	bne.n	8003450 <stepperMotor+0x7c>
	{startmotor();
 8003428:	f7ff fbac 	bl	8002b84 <startmotor>
	while(updateToggleHistory(5) || HAL_GPIO_ReadPin(GPIOB, 1 << (5)))
 800342c:	e003      	b.n	8003436 <stepperMotor+0x62>
	{//while trigger button is being pressed, currently mapped to selection button for testing
		nano_wait(5000000);
 800342e:	4b27      	ldr	r3, [pc, #156]	; (80034cc <stepperMotor+0xf8>)
 8003430:	0018      	movs	r0, r3
 8003432:	f7fe fac1 	bl	80019b8 <nano_wait>
	while(updateToggleHistory(5) || HAL_GPIO_ReadPin(GPIOB, 1 << (5)))
 8003436:	2005      	movs	r0, #5
 8003438:	f000 f8fc 	bl	8003634 <updateToggleHistory>
 800343c:	1e03      	subs	r3, r0, #0
 800343e:	d1f6      	bne.n	800342e <stepperMotor+0x5a>
 8003440:	4b20      	ldr	r3, [pc, #128]	; (80034c4 <stepperMotor+0xf0>)
 8003442:	2120      	movs	r1, #32
 8003444:	0018      	movs	r0, r3
 8003446:	f001 fda9 	bl	8004f9c <HAL_GPIO_ReadPin>
 800344a:	1e03      	subs	r3, r0, #0
 800344c:	d1ef      	bne.n	800342e <stepperMotor+0x5a>
 800344e:	e032      	b.n	80034b6 <stepperMotor+0xe2>

	}
	}
	else //Angular precise stepper movements
		{
		uint32_t timemotor = per* angle /10000/1.8*3.95; //period * number of steps(angle) / 10000 / 1.8degrees per step * 1.25
 8003450:	68bb      	ldr	r3, [r7, #8]
 8003452:	687a      	ldr	r2, [r7, #4]
 8003454:	4353      	muls	r3, r2
 8003456:	491e      	ldr	r1, [pc, #120]	; (80034d0 <stepperMotor+0xfc>)
 8003458:	0018      	movs	r0, r3
 800345a:	f7fc fedd 	bl	8000218 <__divsi3>
 800345e:	0003      	movs	r3, r0
 8003460:	0018      	movs	r0, r3
 8003462:	f7fe f8ff 	bl	8001664 <__aeabi_i2d>
 8003466:	4a1b      	ldr	r2, [pc, #108]	; (80034d4 <stepperMotor+0x100>)
 8003468:	4b1b      	ldr	r3, [pc, #108]	; (80034d8 <stepperMotor+0x104>)
 800346a:	f7fc ffdf 	bl	800042c <__aeabi_ddiv>
 800346e:	0002      	movs	r2, r0
 8003470:	000b      	movs	r3, r1
 8003472:	0010      	movs	r0, r2
 8003474:	0019      	movs	r1, r3
 8003476:	4a19      	ldr	r2, [pc, #100]	; (80034dc <stepperMotor+0x108>)
 8003478:	4b19      	ldr	r3, [pc, #100]	; (80034e0 <stepperMotor+0x10c>)
 800347a:	f7fd fabf 	bl	80009fc <__aeabi_dmul>
 800347e:	0002      	movs	r2, r0
 8003480:	000b      	movs	r3, r1
 8003482:	0010      	movs	r0, r2
 8003484:	0019      	movs	r1, r3
 8003486:	f7fc ffb3 	bl	80003f0 <__aeabi_d2uiz>
 800348a:	0003      	movs	r3, r0
 800348c:	61bb      	str	r3, [r7, #24]
		startmotor();
 800348e:	f7ff fb79 	bl	8002b84 <startmotor>
		uint32_t motorstarttime = HAL_GetTick();
 8003492:	f000 fbcf 	bl	8003c34 <HAL_GetTick>
 8003496:	0003      	movs	r3, r0
 8003498:	617b      	str	r3, [r7, #20]
		for(int i =0; i < timemotor; i++)
 800349a:	2300      	movs	r3, #0
 800349c:	61fb      	str	r3, [r7, #28]
 800349e:	e006      	b.n	80034ae <stepperMotor+0xda>
		{
			nano_wait(1000000);
 80034a0:	4b10      	ldr	r3, [pc, #64]	; (80034e4 <stepperMotor+0x110>)
 80034a2:	0018      	movs	r0, r3
 80034a4:	f7fe fa88 	bl	80019b8 <nano_wait>
		for(int i =0; i < timemotor; i++)
 80034a8:	69fb      	ldr	r3, [r7, #28]
 80034aa:	3301      	adds	r3, #1
 80034ac:	61fb      	str	r3, [r7, #28]
 80034ae:	69fb      	ldr	r3, [r7, #28]
 80034b0:	69ba      	ldr	r2, [r7, #24]
 80034b2:	429a      	cmp	r2, r3
 80034b4:	d8f4      	bhi.n	80034a0 <stepperMotor+0xcc>
		//{//while trigger is pressed and angle time is not exceeded, continue running the motor
		//}
		}

	//stop motor
	stopmotor();
 80034b6:	f7ff fb71 	bl	8002b9c <stopmotor>
}
 80034ba:	46c0      	nop			; (mov r8, r8)
 80034bc:	46bd      	mov	sp, r7
 80034be:	b008      	add	sp, #32
 80034c0:	bd80      	pop	{r7, pc}
 80034c2:	46c0      	nop			; (mov r8, r8)
 80034c4:	48000400 	.word	0x48000400
 80034c8:	48000800 	.word	0x48000800
 80034cc:	004c4b40 	.word	0x004c4b40
 80034d0:	00002710 	.word	0x00002710
 80034d4:	cccccccd 	.word	0xcccccccd
 80034d8:	3ffccccc 	.word	0x3ffccccc
 80034dc:	9999999a 	.word	0x9999999a
 80034e0:	400f9999 	.word	0x400f9999
 80034e4:	000f4240 	.word	0x000f4240

080034e8 <Tunemode>:
void Tunemode() {
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b084      	sub	sp, #16
 80034ec:	af04      	add	r7, sp, #16
	//introduce scroll index which represents the current index in the list of tune
	/*currentSelectIndex is just representing the index respective to which of current three selection
	on the screen is being highlighted */
	//display peg diagram
	LCD_DrawString(95 ,25,  YELLOW, BLUE,"-----", 16, 0);
 80034ee:	4a2b      	ldr	r2, [pc, #172]	; (800359c <Tunemode+0xb4>)
 80034f0:	2300      	movs	r3, #0
 80034f2:	9302      	str	r3, [sp, #8]
 80034f4:	2310      	movs	r3, #16
 80034f6:	9301      	str	r3, [sp, #4]
 80034f8:	4b29      	ldr	r3, [pc, #164]	; (80035a0 <Tunemode+0xb8>)
 80034fa:	9300      	str	r3, [sp, #0]
 80034fc:	231f      	movs	r3, #31
 80034fe:	2119      	movs	r1, #25
 8003500:	205f      	movs	r0, #95	; 0x5f
 8003502:	f7fe fe61 	bl	80021c8 <LCD_DrawString>
	LCD_DrawString(60 ,40,  YELLOW, BLUE,"3 - |    | - 4", 16, 0);
 8003506:	4a25      	ldr	r2, [pc, #148]	; (800359c <Tunemode+0xb4>)
 8003508:	2300      	movs	r3, #0
 800350a:	9302      	str	r3, [sp, #8]
 800350c:	2310      	movs	r3, #16
 800350e:	9301      	str	r3, [sp, #4]
 8003510:	4b24      	ldr	r3, [pc, #144]	; (80035a4 <Tunemode+0xbc>)
 8003512:	9300      	str	r3, [sp, #0]
 8003514:	231f      	movs	r3, #31
 8003516:	2128      	movs	r1, #40	; 0x28
 8003518:	203c      	movs	r0, #60	; 0x3c
 800351a:	f7fe fe55 	bl	80021c8 <LCD_DrawString>
	LCD_DrawString(60 ,60,  YELLOW, BLUE,"2 - |    | - 5", 16, 0);
 800351e:	4a1f      	ldr	r2, [pc, #124]	; (800359c <Tunemode+0xb4>)
 8003520:	2300      	movs	r3, #0
 8003522:	9302      	str	r3, [sp, #8]
 8003524:	2310      	movs	r3, #16
 8003526:	9301      	str	r3, [sp, #4]
 8003528:	4b1f      	ldr	r3, [pc, #124]	; (80035a8 <Tunemode+0xc0>)
 800352a:	9300      	str	r3, [sp, #0]
 800352c:	231f      	movs	r3, #31
 800352e:	213c      	movs	r1, #60	; 0x3c
 8003530:	203c      	movs	r0, #60	; 0x3c
 8003532:	f7fe fe49 	bl	80021c8 <LCD_DrawString>
	LCD_DrawString(60 ,80,  YELLOW, BLUE,"1 - |    | - 6", 16, 0);
 8003536:	4a19      	ldr	r2, [pc, #100]	; (800359c <Tunemode+0xb4>)
 8003538:	2300      	movs	r3, #0
 800353a:	9302      	str	r3, [sp, #8]
 800353c:	2310      	movs	r3, #16
 800353e:	9301      	str	r3, [sp, #4]
 8003540:	4b1a      	ldr	r3, [pc, #104]	; (80035ac <Tunemode+0xc4>)
 8003542:	9300      	str	r3, [sp, #0]
 8003544:	231f      	movs	r3, #31
 8003546:	2150      	movs	r1, #80	; 0x50
 8003548:	203c      	movs	r0, #60	; 0x3c
 800354a:	f7fe fe3d 	bl	80021c8 <LCD_DrawString>
	LCD_DrawString(95 ,100,  YELLOW, BLUE,"-----", 16, 0);
 800354e:	4a13      	ldr	r2, [pc, #76]	; (800359c <Tunemode+0xb4>)
 8003550:	2300      	movs	r3, #0
 8003552:	9302      	str	r3, [sp, #8]
 8003554:	2310      	movs	r3, #16
 8003556:	9301      	str	r3, [sp, #4]
 8003558:	4b11      	ldr	r3, [pc, #68]	; (80035a0 <Tunemode+0xb8>)
 800355a:	9300      	str	r3, [sp, #0]
 800355c:	231f      	movs	r3, #31
 800355e:	2164      	movs	r1, #100	; 0x64
 8003560:	205f      	movs	r0, #95	; 0x5f
 8003562:	f7fe fe31 	bl	80021c8 <LCD_DrawString>
	LCD_DrawString(100 ,115,  YELLOW, BLUE,"||||", 16, 0);
 8003566:	4a0d      	ldr	r2, [pc, #52]	; (800359c <Tunemode+0xb4>)
 8003568:	2300      	movs	r3, #0
 800356a:	9302      	str	r3, [sp, #8]
 800356c:	2310      	movs	r3, #16
 800356e:	9301      	str	r3, [sp, #4]
 8003570:	4b0f      	ldr	r3, [pc, #60]	; (80035b0 <Tunemode+0xc8>)
 8003572:	9300      	str	r3, [sp, #0]
 8003574:	231f      	movs	r3, #31
 8003576:	2173      	movs	r1, #115	; 0x73
 8003578:	2064      	movs	r0, #100	; 0x64
 800357a:	f7fe fe25 	bl	80021c8 <LCD_DrawString>
	LCD_DrawString(100 ,130,  YELLOW, BLUE,"||||", 16, 0);
 800357e:	4a07      	ldr	r2, [pc, #28]	; (800359c <Tunemode+0xb4>)
 8003580:	2300      	movs	r3, #0
 8003582:	9302      	str	r3, [sp, #8]
 8003584:	2310      	movs	r3, #16
 8003586:	9301      	str	r3, [sp, #4]
 8003588:	4b09      	ldr	r3, [pc, #36]	; (80035b0 <Tunemode+0xc8>)
 800358a:	9300      	str	r3, [sp, #0]
 800358c:	231f      	movs	r3, #31
 800358e:	2182      	movs	r1, #130	; 0x82
 8003590:	2064      	movs	r0, #100	; 0x64
 8003592:	f7fe fe19 	bl	80021c8 <LCD_DrawString>
}
 8003596:	46c0      	nop			; (mov r8, r8)
 8003598:	46bd      	mov	sp, r7
 800359a:	bd80      	pop	{r7, pc}
 800359c:	0000ffe0 	.word	0x0000ffe0
 80035a0:	08008404 	.word	0x08008404
 80035a4:	0800840c 	.word	0x0800840c
 80035a8:	0800841c 	.word	0x0800841c
 80035ac:	0800842c 	.word	0x0800842c
 80035b0:	0800843c 	.word	0x0800843c

080035b4 <pegDisplay>:

void pegDisplay()
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b084      	sub	sp, #16
 80035b8:	af04      	add	r7, sp, #16
	LCD_DrawString(60 ,40,  YELLOW, BLUE,pegsel[currentSelectIndex-1], 16, 0);
 80035ba:	4b19      	ldr	r3, [pc, #100]	; (8003620 <pegDisplay+0x6c>)
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	1e5a      	subs	r2, r3, #1
 80035c0:	4b18      	ldr	r3, [pc, #96]	; (8003624 <pegDisplay+0x70>)
 80035c2:	0092      	lsls	r2, r2, #2
 80035c4:	58d3      	ldr	r3, [r2, r3]
 80035c6:	4918      	ldr	r1, [pc, #96]	; (8003628 <pegDisplay+0x74>)
 80035c8:	2200      	movs	r2, #0
 80035ca:	9202      	str	r2, [sp, #8]
 80035cc:	2210      	movs	r2, #16
 80035ce:	9201      	str	r2, [sp, #4]
 80035d0:	9300      	str	r3, [sp, #0]
 80035d2:	231f      	movs	r3, #31
 80035d4:	000a      	movs	r2, r1
 80035d6:	2128      	movs	r1, #40	; 0x28
 80035d8:	203c      	movs	r0, #60	; 0x3c
 80035da:	f7fe fdf5 	bl	80021c8 <LCD_DrawString>
	LCD_DrawString(60 ,60,  YELLOW, BLUE,"Play Note", 16, 0);
 80035de:	4a12      	ldr	r2, [pc, #72]	; (8003628 <pegDisplay+0x74>)
 80035e0:	2300      	movs	r3, #0
 80035e2:	9302      	str	r3, [sp, #8]
 80035e4:	2310      	movs	r3, #16
 80035e6:	9301      	str	r3, [sp, #4]
 80035e8:	4b10      	ldr	r3, [pc, #64]	; (800362c <pegDisplay+0x78>)
 80035ea:	9300      	str	r3, [sp, #0]
 80035ec:	231f      	movs	r3, #31
 80035ee:	213c      	movs	r1, #60	; 0x3c
 80035f0:	203c      	movs	r0, #60	; 0x3c
 80035f2:	f7fe fde9 	bl	80021c8 <LCD_DrawString>
	LCD_DrawString(140 ,60,  YELLOW, BLUE, note[currentSelectIndex-1], 16, 0);
 80035f6:	4b0a      	ldr	r3, [pc, #40]	; (8003620 <pegDisplay+0x6c>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	1e5a      	subs	r2, r3, #1
 80035fc:	4b0c      	ldr	r3, [pc, #48]	; (8003630 <pegDisplay+0x7c>)
 80035fe:	0092      	lsls	r2, r2, #2
 8003600:	58d3      	ldr	r3, [r2, r3]
 8003602:	4909      	ldr	r1, [pc, #36]	; (8003628 <pegDisplay+0x74>)
 8003604:	2200      	movs	r2, #0
 8003606:	9202      	str	r2, [sp, #8]
 8003608:	2210      	movs	r2, #16
 800360a:	9201      	str	r2, [sp, #4]
 800360c:	9300      	str	r3, [sp, #0]
 800360e:	231f      	movs	r3, #31
 8003610:	000a      	movs	r2, r1
 8003612:	213c      	movs	r1, #60	; 0x3c
 8003614:	208c      	movs	r0, #140	; 0x8c
 8003616:	f7fe fdd7 	bl	80021c8 <LCD_DrawString>
}
 800361a:	46c0      	nop			; (mov r8, r8)
 800361c:	46bd      	mov	sp, r7
 800361e:	bd80      	pop	{r7, pc}
 8003620:	20000108 	.word	0x20000108
 8003624:	20000048 	.word	0x20000048
 8003628:	0000ffe0 	.word	0x0000ffe0
 800362c:	08008444 	.word	0x08008444
 8003630:	20000060 	.word	0x20000060

08003634 <updateToggleHistory>:


uint8_t updateToggleHistory(uint8_t button) {
 8003634:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003636:	b085      	sub	sp, #20
 8003638:	af00      	add	r7, sp, #0
 800363a:	0002      	movs	r2, r0
 800363c:	1dfb      	adds	r3, r7, #7
 800363e:	701a      	strb	r2, [r3, #0]
	uint8_t prev = pressHistory[button - 2];
 8003640:	1dfb      	adds	r3, r7, #7
 8003642:	781b      	ldrb	r3, [r3, #0]
 8003644:	1e9a      	subs	r2, r3, #2
 8003646:	260f      	movs	r6, #15
 8003648:	19bb      	adds	r3, r7, r6
 800364a:	492c      	ldr	r1, [pc, #176]	; (80036fc <updateToggleHistory+0xc8>)
 800364c:	5c8a      	ldrb	r2, [r1, r2]
 800364e:	701a      	strb	r2, [r3, #0]
	uint8_t new = HAL_GPIO_ReadPin(GPIOB, 1 << (button));
 8003650:	1dfb      	adds	r3, r7, #7
 8003652:	781b      	ldrb	r3, [r3, #0]
 8003654:	2201      	movs	r2, #1
 8003656:	409a      	lsls	r2, r3
 8003658:	0013      	movs	r3, r2
 800365a:	b29b      	uxth	r3, r3
 800365c:	250e      	movs	r5, #14
 800365e:	197c      	adds	r4, r7, r5
 8003660:	4a27      	ldr	r2, [pc, #156]	; (8003700 <updateToggleHistory+0xcc>)
 8003662:	0019      	movs	r1, r3
 8003664:	0010      	movs	r0, r2
 8003666:	f001 fc99 	bl	8004f9c <HAL_GPIO_ReadPin>
 800366a:	0003      	movs	r3, r0
 800366c:	7023      	strb	r3, [r4, #0]
	pressHistory[button - 2] = new;
 800366e:	1dfb      	adds	r3, r7, #7
 8003670:	781b      	ldrb	r3, [r3, #0]
 8003672:	3b02      	subs	r3, #2
 8003674:	4a21      	ldr	r2, [pc, #132]	; (80036fc <updateToggleHistory+0xc8>)
 8003676:	0028      	movs	r0, r5
 8003678:	1839      	adds	r1, r7, r0
 800367a:	7809      	ldrb	r1, [r1, #0]
 800367c:	54d1      	strb	r1, [r2, r3]
	if (lastButton == button && (prev == 1 || new == 1)) return 0;
 800367e:	4b21      	ldr	r3, [pc, #132]	; (8003704 <updateToggleHistory+0xd0>)
 8003680:	781b      	ldrb	r3, [r3, #0]
 8003682:	1dfa      	adds	r2, r7, #7
 8003684:	7812      	ldrb	r2, [r2, #0]
 8003686:	429a      	cmp	r2, r3
 8003688:	d109      	bne.n	800369e <updateToggleHistory+0x6a>
 800368a:	19bb      	adds	r3, r7, r6
 800368c:	781b      	ldrb	r3, [r3, #0]
 800368e:	2b01      	cmp	r3, #1
 8003690:	d003      	beq.n	800369a <updateToggleHistory+0x66>
 8003692:	183b      	adds	r3, r7, r0
 8003694:	781b      	ldrb	r3, [r3, #0]
 8003696:	2b01      	cmp	r3, #1
 8003698:	d101      	bne.n	800369e <updateToggleHistory+0x6a>
 800369a:	2300      	movs	r3, #0
 800369c:	e029      	b.n	80036f2 <updateToggleHistory+0xbe>
	else if (prev == 1 && new == 1) {
 800369e:	230f      	movs	r3, #15
 80036a0:	18fb      	adds	r3, r7, r3
 80036a2:	781b      	ldrb	r3, [r3, #0]
 80036a4:	2b01      	cmp	r3, #1
 80036a6:	d109      	bne.n	80036bc <updateToggleHistory+0x88>
 80036a8:	230e      	movs	r3, #14
 80036aa:	18fb      	adds	r3, r7, r3
 80036ac:	781b      	ldrb	r3, [r3, #0]
 80036ae:	2b01      	cmp	r3, #1
 80036b0:	d104      	bne.n	80036bc <updateToggleHistory+0x88>
		lastButton = button;
 80036b2:	4b14      	ldr	r3, [pc, #80]	; (8003704 <updateToggleHistory+0xd0>)
 80036b4:	1dfa      	adds	r2, r7, #7
 80036b6:	7812      	ldrb	r2, [r2, #0]
 80036b8:	701a      	strb	r2, [r3, #0]
 80036ba:	e00c      	b.n	80036d6 <updateToggleHistory+0xa2>
	} else if (prev == 0 && new == 0){
 80036bc:	230f      	movs	r3, #15
 80036be:	18fb      	adds	r3, r7, r3
 80036c0:	781b      	ldrb	r3, [r3, #0]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d107      	bne.n	80036d6 <updateToggleHistory+0xa2>
 80036c6:	230e      	movs	r3, #14
 80036c8:	18fb      	adds	r3, r7, r3
 80036ca:	781b      	ldrb	r3, [r3, #0]
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d102      	bne.n	80036d6 <updateToggleHistory+0xa2>
		lastButton = -1;
 80036d0:	4b0c      	ldr	r3, [pc, #48]	; (8003704 <updateToggleHistory+0xd0>)
 80036d2:	22ff      	movs	r2, #255	; 0xff
 80036d4:	701a      	strb	r2, [r3, #0]
	}

	return prev && new;
 80036d6:	230f      	movs	r3, #15
 80036d8:	18fb      	adds	r3, r7, r3
 80036da:	781b      	ldrb	r3, [r3, #0]
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d006      	beq.n	80036ee <updateToggleHistory+0xba>
 80036e0:	230e      	movs	r3, #14
 80036e2:	18fb      	adds	r3, r7, r3
 80036e4:	781b      	ldrb	r3, [r3, #0]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d001      	beq.n	80036ee <updateToggleHistory+0xba>
 80036ea:	2301      	movs	r3, #1
 80036ec:	e000      	b.n	80036f0 <updateToggleHistory+0xbc>
 80036ee:	2300      	movs	r3, #0
 80036f0:	b2db      	uxtb	r3, r3


  /* USER CODE END 3 */
}
 80036f2:	0018      	movs	r0, r3
 80036f4:	46bd      	mov	sp, r7
 80036f6:	b005      	add	sp, #20
 80036f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80036fa:	46c0      	nop			; (mov r8, r8)
 80036fc:	20000120 	.word	0x20000120
 8003700:	48000400 	.word	0x48000400
 8003704:	20000079 	.word	0x20000079

08003708 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003708:	b580      	push	{r7, lr}
 800370a:	b082      	sub	sp, #8
 800370c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800370e:	4b0f      	ldr	r3, [pc, #60]	; (800374c <HAL_MspInit+0x44>)
 8003710:	699a      	ldr	r2, [r3, #24]
 8003712:	4b0e      	ldr	r3, [pc, #56]	; (800374c <HAL_MspInit+0x44>)
 8003714:	2101      	movs	r1, #1
 8003716:	430a      	orrs	r2, r1
 8003718:	619a      	str	r2, [r3, #24]
 800371a:	4b0c      	ldr	r3, [pc, #48]	; (800374c <HAL_MspInit+0x44>)
 800371c:	699b      	ldr	r3, [r3, #24]
 800371e:	2201      	movs	r2, #1
 8003720:	4013      	ands	r3, r2
 8003722:	607b      	str	r3, [r7, #4]
 8003724:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003726:	4b09      	ldr	r3, [pc, #36]	; (800374c <HAL_MspInit+0x44>)
 8003728:	69da      	ldr	r2, [r3, #28]
 800372a:	4b08      	ldr	r3, [pc, #32]	; (800374c <HAL_MspInit+0x44>)
 800372c:	2180      	movs	r1, #128	; 0x80
 800372e:	0549      	lsls	r1, r1, #21
 8003730:	430a      	orrs	r2, r1
 8003732:	61da      	str	r2, [r3, #28]
 8003734:	4b05      	ldr	r3, [pc, #20]	; (800374c <HAL_MspInit+0x44>)
 8003736:	69da      	ldr	r2, [r3, #28]
 8003738:	2380      	movs	r3, #128	; 0x80
 800373a:	055b      	lsls	r3, r3, #21
 800373c:	4013      	ands	r3, r2
 800373e:	603b      	str	r3, [r7, #0]
 8003740:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003742:	46c0      	nop			; (mov r8, r8)
 8003744:	46bd      	mov	sp, r7
 8003746:	b002      	add	sp, #8
 8003748:	bd80      	pop	{r7, pc}
 800374a:	46c0      	nop			; (mov r8, r8)
 800374c:	40021000 	.word	0x40021000

08003750 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003750:	b590      	push	{r4, r7, lr}
 8003752:	b08b      	sub	sp, #44	; 0x2c
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003758:	2414      	movs	r4, #20
 800375a:	193b      	adds	r3, r7, r4
 800375c:	0018      	movs	r0, r3
 800375e:	2314      	movs	r3, #20
 8003760:	001a      	movs	r2, r3
 8003762:	2100      	movs	r1, #0
 8003764:	f004 fd1e 	bl	80081a4 <memset>
  if(hadc->Instance==ADC1)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	4a35      	ldr	r2, [pc, #212]	; (8003844 <HAL_ADC_MspInit+0xf4>)
 800376e:	4293      	cmp	r3, r2
 8003770:	d163      	bne.n	800383a <HAL_ADC_MspInit+0xea>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003772:	4b35      	ldr	r3, [pc, #212]	; (8003848 <HAL_ADC_MspInit+0xf8>)
 8003774:	699a      	ldr	r2, [r3, #24]
 8003776:	4b34      	ldr	r3, [pc, #208]	; (8003848 <HAL_ADC_MspInit+0xf8>)
 8003778:	2180      	movs	r1, #128	; 0x80
 800377a:	0089      	lsls	r1, r1, #2
 800377c:	430a      	orrs	r2, r1
 800377e:	619a      	str	r2, [r3, #24]
 8003780:	4b31      	ldr	r3, [pc, #196]	; (8003848 <HAL_ADC_MspInit+0xf8>)
 8003782:	699a      	ldr	r2, [r3, #24]
 8003784:	2380      	movs	r3, #128	; 0x80
 8003786:	009b      	lsls	r3, r3, #2
 8003788:	4013      	ands	r3, r2
 800378a:	613b      	str	r3, [r7, #16]
 800378c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800378e:	4b2e      	ldr	r3, [pc, #184]	; (8003848 <HAL_ADC_MspInit+0xf8>)
 8003790:	695a      	ldr	r2, [r3, #20]
 8003792:	4b2d      	ldr	r3, [pc, #180]	; (8003848 <HAL_ADC_MspInit+0xf8>)
 8003794:	2180      	movs	r1, #128	; 0x80
 8003796:	0289      	lsls	r1, r1, #10
 8003798:	430a      	orrs	r2, r1
 800379a:	615a      	str	r2, [r3, #20]
 800379c:	4b2a      	ldr	r3, [pc, #168]	; (8003848 <HAL_ADC_MspInit+0xf8>)
 800379e:	695a      	ldr	r2, [r3, #20]
 80037a0:	2380      	movs	r3, #128	; 0x80
 80037a2:	029b      	lsls	r3, r3, #10
 80037a4:	4013      	ands	r3, r2
 80037a6:	60fb      	str	r3, [r7, #12]
 80037a8:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA0     ------> ADC_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80037aa:	193b      	adds	r3, r7, r4
 80037ac:	2201      	movs	r2, #1
 80037ae:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80037b0:	193b      	adds	r3, r7, r4
 80037b2:	2203      	movs	r2, #3
 80037b4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037b6:	193b      	adds	r3, r7, r4
 80037b8:	2200      	movs	r2, #0
 80037ba:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037bc:	193a      	adds	r2, r7, r4
 80037be:	2390      	movs	r3, #144	; 0x90
 80037c0:	05db      	lsls	r3, r3, #23
 80037c2:	0011      	movs	r1, r2
 80037c4:	0018      	movs	r0, r3
 80037c6:	f001 fa71 	bl	8004cac <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 80037ca:	4b20      	ldr	r3, [pc, #128]	; (800384c <HAL_ADC_MspInit+0xfc>)
 80037cc:	4a20      	ldr	r2, [pc, #128]	; (8003850 <HAL_ADC_MspInit+0x100>)
 80037ce:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80037d0:	4b1e      	ldr	r3, [pc, #120]	; (800384c <HAL_ADC_MspInit+0xfc>)
 80037d2:	2200      	movs	r2, #0
 80037d4:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 80037d6:	4b1d      	ldr	r3, [pc, #116]	; (800384c <HAL_ADC_MspInit+0xfc>)
 80037d8:	2200      	movs	r2, #0
 80037da:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 80037dc:	4b1b      	ldr	r3, [pc, #108]	; (800384c <HAL_ADC_MspInit+0xfc>)
 80037de:	2280      	movs	r2, #128	; 0x80
 80037e0:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80037e2:	4b1a      	ldr	r3, [pc, #104]	; (800384c <HAL_ADC_MspInit+0xfc>)
 80037e4:	2280      	movs	r2, #128	; 0x80
 80037e6:	0052      	lsls	r2, r2, #1
 80037e8:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80037ea:	4b18      	ldr	r3, [pc, #96]	; (800384c <HAL_ADC_MspInit+0xfc>)
 80037ec:	2280      	movs	r2, #128	; 0x80
 80037ee:	00d2      	lsls	r2, r2, #3
 80037f0:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 80037f2:	4b16      	ldr	r3, [pc, #88]	; (800384c <HAL_ADC_MspInit+0xfc>)
 80037f4:	2220      	movs	r2, #32
 80037f6:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 80037f8:	4b14      	ldr	r3, [pc, #80]	; (800384c <HAL_ADC_MspInit+0xfc>)
 80037fa:	2200      	movs	r2, #0
 80037fc:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 80037fe:	4b13      	ldr	r3, [pc, #76]	; (800384c <HAL_ADC_MspInit+0xfc>)
 8003800:	0018      	movs	r0, r3
 8003802:	f001 f813 	bl	800482c <HAL_DMA_Init>
 8003806:	1e03      	subs	r3, r0, #0
 8003808:	d001      	beq.n	800380e <HAL_ADC_MspInit+0xbe>
    {
      Error_Handler();
 800380a:	f7ff f9dd 	bl	8002bc8 <Error_Handler>
    }

    __HAL_DMA1_REMAP(HAL_DMA1_CH1_ADC);
 800380e:	4a11      	ldr	r2, [pc, #68]	; (8003854 <HAL_ADC_MspInit+0x104>)
 8003810:	23a8      	movs	r3, #168	; 0xa8
 8003812:	58d3      	ldr	r3, [r2, r3]
 8003814:	490f      	ldr	r1, [pc, #60]	; (8003854 <HAL_ADC_MspInit+0x104>)
 8003816:	220f      	movs	r2, #15
 8003818:	4393      	bics	r3, r2
 800381a:	22a8      	movs	r2, #168	; 0xa8
 800381c:	508b      	str	r3, [r1, r2]
 800381e:	4a0d      	ldr	r2, [pc, #52]	; (8003854 <HAL_ADC_MspInit+0x104>)
 8003820:	23a8      	movs	r3, #168	; 0xa8
 8003822:	58d3      	ldr	r3, [r2, r3]
 8003824:	490b      	ldr	r1, [pc, #44]	; (8003854 <HAL_ADC_MspInit+0x104>)
 8003826:	2201      	movs	r2, #1
 8003828:	4313      	orrs	r3, r2
 800382a:	22a8      	movs	r2, #168	; 0xa8
 800382c:	508b      	str	r3, [r1, r2]

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	4a06      	ldr	r2, [pc, #24]	; (800384c <HAL_ADC_MspInit+0xfc>)
 8003832:	631a      	str	r2, [r3, #48]	; 0x30
 8003834:	4b05      	ldr	r3, [pc, #20]	; (800384c <HAL_ADC_MspInit+0xfc>)
 8003836:	687a      	ldr	r2, [r7, #4]
 8003838:	625a      	str	r2, [r3, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800383a:	46c0      	nop			; (mov r8, r8)
 800383c:	46bd      	mov	sp, r7
 800383e:	b00b      	add	sp, #44	; 0x2c
 8003840:	bd90      	pop	{r4, r7, pc}
 8003842:	46c0      	nop			; (mov r8, r8)
 8003844:	40012400 	.word	0x40012400
 8003848:	40021000 	.word	0x40021000
 800384c:	20000274 	.word	0x20000274
 8003850:	40020008 	.word	0x40020008
 8003854:	40020000 	.word	0x40020000

08003858 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003858:	b590      	push	{r4, r7, lr}
 800385a:	b08b      	sub	sp, #44	; 0x2c
 800385c:	af00      	add	r7, sp, #0
 800385e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003860:	2414      	movs	r4, #20
 8003862:	193b      	adds	r3, r7, r4
 8003864:	0018      	movs	r0, r3
 8003866:	2314      	movs	r3, #20
 8003868:	001a      	movs	r2, r3
 800386a:	2100      	movs	r1, #0
 800386c:	f004 fc9a 	bl	80081a4 <memset>
  if(hi2c->Instance==I2C1)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	4a1c      	ldr	r2, [pc, #112]	; (80038e8 <HAL_I2C_MspInit+0x90>)
 8003876:	4293      	cmp	r3, r2
 8003878:	d132      	bne.n	80038e0 <HAL_I2C_MspInit+0x88>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800387a:	4b1c      	ldr	r3, [pc, #112]	; (80038ec <HAL_I2C_MspInit+0x94>)
 800387c:	695a      	ldr	r2, [r3, #20]
 800387e:	4b1b      	ldr	r3, [pc, #108]	; (80038ec <HAL_I2C_MspInit+0x94>)
 8003880:	2180      	movs	r1, #128	; 0x80
 8003882:	02c9      	lsls	r1, r1, #11
 8003884:	430a      	orrs	r2, r1
 8003886:	615a      	str	r2, [r3, #20]
 8003888:	4b18      	ldr	r3, [pc, #96]	; (80038ec <HAL_I2C_MspInit+0x94>)
 800388a:	695a      	ldr	r2, [r3, #20]
 800388c:	2380      	movs	r3, #128	; 0x80
 800388e:	02db      	lsls	r3, r3, #11
 8003890:	4013      	ands	r3, r2
 8003892:	613b      	str	r3, [r7, #16]
 8003894:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003896:	193b      	adds	r3, r7, r4
 8003898:	22c0      	movs	r2, #192	; 0xc0
 800389a:	0092      	lsls	r2, r2, #2
 800389c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800389e:	0021      	movs	r1, r4
 80038a0:	187b      	adds	r3, r7, r1
 80038a2:	2212      	movs	r2, #18
 80038a4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038a6:	187b      	adds	r3, r7, r1
 80038a8:	2200      	movs	r2, #0
 80038aa:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80038ac:	187b      	adds	r3, r7, r1
 80038ae:	2203      	movs	r2, #3
 80038b0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 80038b2:	187b      	adds	r3, r7, r1
 80038b4:	2201      	movs	r2, #1
 80038b6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80038b8:	187b      	adds	r3, r7, r1
 80038ba:	4a0d      	ldr	r2, [pc, #52]	; (80038f0 <HAL_I2C_MspInit+0x98>)
 80038bc:	0019      	movs	r1, r3
 80038be:	0010      	movs	r0, r2
 80038c0:	f001 f9f4 	bl	8004cac <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80038c4:	4b09      	ldr	r3, [pc, #36]	; (80038ec <HAL_I2C_MspInit+0x94>)
 80038c6:	69da      	ldr	r2, [r3, #28]
 80038c8:	4b08      	ldr	r3, [pc, #32]	; (80038ec <HAL_I2C_MspInit+0x94>)
 80038ca:	2180      	movs	r1, #128	; 0x80
 80038cc:	0389      	lsls	r1, r1, #14
 80038ce:	430a      	orrs	r2, r1
 80038d0:	61da      	str	r2, [r3, #28]
 80038d2:	4b06      	ldr	r3, [pc, #24]	; (80038ec <HAL_I2C_MspInit+0x94>)
 80038d4:	69da      	ldr	r2, [r3, #28]
 80038d6:	2380      	movs	r3, #128	; 0x80
 80038d8:	039b      	lsls	r3, r3, #14
 80038da:	4013      	ands	r3, r2
 80038dc:	60fb      	str	r3, [r7, #12]
 80038de:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80038e0:	46c0      	nop			; (mov r8, r8)
 80038e2:	46bd      	mov	sp, r7
 80038e4:	b00b      	add	sp, #44	; 0x2c
 80038e6:	bd90      	pop	{r4, r7, pc}
 80038e8:	40005400 	.word	0x40005400
 80038ec:	40021000 	.word	0x40021000
 80038f0:	48000400 	.word	0x48000400

080038f4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80038f4:	b590      	push	{r4, r7, lr}
 80038f6:	b08b      	sub	sp, #44	; 0x2c
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038fc:	2414      	movs	r4, #20
 80038fe:	193b      	adds	r3, r7, r4
 8003900:	0018      	movs	r0, r3
 8003902:	2314      	movs	r3, #20
 8003904:	001a      	movs	r2, r3
 8003906:	2100      	movs	r1, #0
 8003908:	f004 fc4c 	bl	80081a4 <memset>
  if(hspi->Instance==SPI1)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	4a1c      	ldr	r2, [pc, #112]	; (8003984 <HAL_SPI_MspInit+0x90>)
 8003912:	4293      	cmp	r3, r2
 8003914:	d132      	bne.n	800397c <HAL_SPI_MspInit+0x88>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003916:	4b1c      	ldr	r3, [pc, #112]	; (8003988 <HAL_SPI_MspInit+0x94>)
 8003918:	699a      	ldr	r2, [r3, #24]
 800391a:	4b1b      	ldr	r3, [pc, #108]	; (8003988 <HAL_SPI_MspInit+0x94>)
 800391c:	2180      	movs	r1, #128	; 0x80
 800391e:	0149      	lsls	r1, r1, #5
 8003920:	430a      	orrs	r2, r1
 8003922:	619a      	str	r2, [r3, #24]
 8003924:	4b18      	ldr	r3, [pc, #96]	; (8003988 <HAL_SPI_MspInit+0x94>)
 8003926:	699a      	ldr	r2, [r3, #24]
 8003928:	2380      	movs	r3, #128	; 0x80
 800392a:	015b      	lsls	r3, r3, #5
 800392c:	4013      	ands	r3, r2
 800392e:	613b      	str	r3, [r7, #16]
 8003930:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003932:	4b15      	ldr	r3, [pc, #84]	; (8003988 <HAL_SPI_MspInit+0x94>)
 8003934:	695a      	ldr	r2, [r3, #20]
 8003936:	4b14      	ldr	r3, [pc, #80]	; (8003988 <HAL_SPI_MspInit+0x94>)
 8003938:	2180      	movs	r1, #128	; 0x80
 800393a:	0289      	lsls	r1, r1, #10
 800393c:	430a      	orrs	r2, r1
 800393e:	615a      	str	r2, [r3, #20]
 8003940:	4b11      	ldr	r3, [pc, #68]	; (8003988 <HAL_SPI_MspInit+0x94>)
 8003942:	695a      	ldr	r2, [r3, #20]
 8003944:	2380      	movs	r3, #128	; 0x80
 8003946:	029b      	lsls	r3, r3, #10
 8003948:	4013      	ands	r3, r2
 800394a:	60fb      	str	r3, [r7, #12]
 800394c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
 800394e:	0021      	movs	r1, r4
 8003950:	187b      	adds	r3, r7, r1
 8003952:	22b0      	movs	r2, #176	; 0xb0
 8003954:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003956:	187b      	adds	r3, r7, r1
 8003958:	2202      	movs	r2, #2
 800395a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800395c:	187b      	adds	r3, r7, r1
 800395e:	2200      	movs	r2, #0
 8003960:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003962:	187b      	adds	r3, r7, r1
 8003964:	2203      	movs	r2, #3
 8003966:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8003968:	187b      	adds	r3, r7, r1
 800396a:	2200      	movs	r2, #0
 800396c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800396e:	187a      	adds	r2, r7, r1
 8003970:	2390      	movs	r3, #144	; 0x90
 8003972:	05db      	lsls	r3, r3, #23
 8003974:	0011      	movs	r1, r2
 8003976:	0018      	movs	r0, r3
 8003978:	f001 f998 	bl	8004cac <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800397c:	46c0      	nop			; (mov r8, r8)
 800397e:	46bd      	mov	sp, r7
 8003980:	b00b      	add	sp, #44	; 0x2c
 8003982:	bd90      	pop	{r4, r7, pc}
 8003984:	40013000 	.word	0x40013000
 8003988:	40021000 	.word	0x40021000

0800398c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800398c:	b580      	push	{r7, lr}
 800398e:	b084      	sub	sp, #16
 8003990:	af00      	add	r7, sp, #0
 8003992:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	4a0a      	ldr	r2, [pc, #40]	; (80039c4 <HAL_TIM_PWM_MspInit+0x38>)
 800399a:	4293      	cmp	r3, r2
 800399c:	d10d      	bne.n	80039ba <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800399e:	4b0a      	ldr	r3, [pc, #40]	; (80039c8 <HAL_TIM_PWM_MspInit+0x3c>)
 80039a0:	699a      	ldr	r2, [r3, #24]
 80039a2:	4b09      	ldr	r3, [pc, #36]	; (80039c8 <HAL_TIM_PWM_MspInit+0x3c>)
 80039a4:	2180      	movs	r1, #128	; 0x80
 80039a6:	0109      	lsls	r1, r1, #4
 80039a8:	430a      	orrs	r2, r1
 80039aa:	619a      	str	r2, [r3, #24]
 80039ac:	4b06      	ldr	r3, [pc, #24]	; (80039c8 <HAL_TIM_PWM_MspInit+0x3c>)
 80039ae:	699a      	ldr	r2, [r3, #24]
 80039b0:	2380      	movs	r3, #128	; 0x80
 80039b2:	011b      	lsls	r3, r3, #4
 80039b4:	4013      	ands	r3, r2
 80039b6:	60fb      	str	r3, [r7, #12]
 80039b8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80039ba:	46c0      	nop			; (mov r8, r8)
 80039bc:	46bd      	mov	sp, r7
 80039be:	b004      	add	sp, #16
 80039c0:	bd80      	pop	{r7, pc}
 80039c2:	46c0      	nop			; (mov r8, r8)
 80039c4:	40012c00 	.word	0x40012c00
 80039c8:	40021000 	.word	0x40021000

080039cc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80039cc:	b590      	push	{r4, r7, lr}
 80039ce:	b089      	sub	sp, #36	; 0x24
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039d4:	240c      	movs	r4, #12
 80039d6:	193b      	adds	r3, r7, r4
 80039d8:	0018      	movs	r0, r3
 80039da:	2314      	movs	r3, #20
 80039dc:	001a      	movs	r2, r3
 80039de:	2100      	movs	r1, #0
 80039e0:	f004 fbe0 	bl	80081a4 <memset>
  if(htim->Instance==TIM1)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	4a16      	ldr	r2, [pc, #88]	; (8003a44 <HAL_TIM_MspPostInit+0x78>)
 80039ea:	4293      	cmp	r3, r2
 80039ec:	d125      	bne.n	8003a3a <HAL_TIM_MspPostInit+0x6e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80039ee:	4b16      	ldr	r3, [pc, #88]	; (8003a48 <HAL_TIM_MspPostInit+0x7c>)
 80039f0:	695a      	ldr	r2, [r3, #20]
 80039f2:	4b15      	ldr	r3, [pc, #84]	; (8003a48 <HAL_TIM_MspPostInit+0x7c>)
 80039f4:	2180      	movs	r1, #128	; 0x80
 80039f6:	0289      	lsls	r1, r1, #10
 80039f8:	430a      	orrs	r2, r1
 80039fa:	615a      	str	r2, [r3, #20]
 80039fc:	4b12      	ldr	r3, [pc, #72]	; (8003a48 <HAL_TIM_MspPostInit+0x7c>)
 80039fe:	695a      	ldr	r2, [r3, #20]
 8003a00:	2380      	movs	r3, #128	; 0x80
 8003a02:	029b      	lsls	r3, r3, #10
 8003a04:	4013      	ands	r3, r2
 8003a06:	60bb      	str	r3, [r7, #8]
 8003a08:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003a0a:	193b      	adds	r3, r7, r4
 8003a0c:	2280      	movs	r2, #128	; 0x80
 8003a0e:	0052      	lsls	r2, r2, #1
 8003a10:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a12:	0021      	movs	r1, r4
 8003a14:	187b      	adds	r3, r7, r1
 8003a16:	2202      	movs	r2, #2
 8003a18:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a1a:	187b      	adds	r3, r7, r1
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a20:	187b      	adds	r3, r7, r1
 8003a22:	2200      	movs	r2, #0
 8003a24:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8003a26:	187b      	adds	r3, r7, r1
 8003a28:	2202      	movs	r2, #2
 8003a2a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a2c:	187a      	adds	r2, r7, r1
 8003a2e:	2390      	movs	r3, #144	; 0x90
 8003a30:	05db      	lsls	r3, r3, #23
 8003a32:	0011      	movs	r1, r2
 8003a34:	0018      	movs	r0, r3
 8003a36:	f001 f939 	bl	8004cac <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8003a3a:	46c0      	nop			; (mov r8, r8)
 8003a3c:	46bd      	mov	sp, r7
 8003a3e:	b009      	add	sp, #36	; 0x24
 8003a40:	bd90      	pop	{r4, r7, pc}
 8003a42:	46c0      	nop			; (mov r8, r8)
 8003a44:	40012c00 	.word	0x40012c00
 8003a48:	40021000 	.word	0x40021000

08003a4c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003a50:	e7fe      	b.n	8003a50 <NMI_Handler+0x4>

08003a52 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003a52:	b580      	push	{r7, lr}
 8003a54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003a56:	e7fe      	b.n	8003a56 <HardFault_Handler+0x4>

08003a58 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003a5c:	46c0      	nop			; (mov r8, r8)
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	bd80      	pop	{r7, pc}

08003a62 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003a62:	b580      	push	{r7, lr}
 8003a64:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003a66:	46c0      	nop			; (mov r8, r8)
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	bd80      	pop	{r7, pc}

08003a6c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003a70:	f000 f8ce 	bl	8003c10 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003a74:	46c0      	nop			; (mov r8, r8)
 8003a76:	46bd      	mov	sp, r7
 8003a78:	bd80      	pop	{r7, pc}

08003a7a <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8003a7a:	b580      	push	{r7, lr}
 8003a7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8003a7e:	2010      	movs	r0, #16
 8003a80:	f001 fac6 	bl	8005010 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8003a84:	2020      	movs	r0, #32
 8003a86:	f001 fac3 	bl	8005010 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8003a8a:	2040      	movs	r0, #64	; 0x40
 8003a8c:	f001 fac0 	bl	8005010 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8003a90:	2080      	movs	r0, #128	; 0x80
 8003a92:	f001 fabd 	bl	8005010 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8003a96:	46c0      	nop			; (mov r8, r8)
 8003a98:	46bd      	mov	sp, r7
 8003a9a:	bd80      	pop	{r7, pc}

08003a9c <DMA1_Ch1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Ch1_IRQHandler(void)
{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Ch1_IRQn 0 */

  /* USER CODE END DMA1_Ch1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 8003aa0:	4b03      	ldr	r3, [pc, #12]	; (8003ab0 <DMA1_Ch1_IRQHandler+0x14>)
 8003aa2:	0018      	movs	r0, r3
 8003aa4:	f000 ffed 	bl	8004a82 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Ch1_IRQn 1 */

  /* USER CODE END DMA1_Ch1_IRQn 1 */
}
 8003aa8:	46c0      	nop			; (mov r8, r8)
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	bd80      	pop	{r7, pc}
 8003aae:	46c0      	nop			; (mov r8, r8)
 8003ab0:	20000274 	.word	0x20000274

08003ab4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b086      	sub	sp, #24
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003abc:	4a14      	ldr	r2, [pc, #80]	; (8003b10 <_sbrk+0x5c>)
 8003abe:	4b15      	ldr	r3, [pc, #84]	; (8003b14 <_sbrk+0x60>)
 8003ac0:	1ad3      	subs	r3, r2, r3
 8003ac2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003ac4:	697b      	ldr	r3, [r7, #20]
 8003ac6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003ac8:	4b13      	ldr	r3, [pc, #76]	; (8003b18 <_sbrk+0x64>)
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d102      	bne.n	8003ad6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003ad0:	4b11      	ldr	r3, [pc, #68]	; (8003b18 <_sbrk+0x64>)
 8003ad2:	4a12      	ldr	r2, [pc, #72]	; (8003b1c <_sbrk+0x68>)
 8003ad4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003ad6:	4b10      	ldr	r3, [pc, #64]	; (8003b18 <_sbrk+0x64>)
 8003ad8:	681a      	ldr	r2, [r3, #0]
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	18d3      	adds	r3, r2, r3
 8003ade:	693a      	ldr	r2, [r7, #16]
 8003ae0:	429a      	cmp	r2, r3
 8003ae2:	d207      	bcs.n	8003af4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003ae4:	f004 fb2a 	bl	800813c <__errno>
 8003ae8:	0003      	movs	r3, r0
 8003aea:	220c      	movs	r2, #12
 8003aec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003aee:	2301      	movs	r3, #1
 8003af0:	425b      	negs	r3, r3
 8003af2:	e009      	b.n	8003b08 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003af4:	4b08      	ldr	r3, [pc, #32]	; (8003b18 <_sbrk+0x64>)
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003afa:	4b07      	ldr	r3, [pc, #28]	; (8003b18 <_sbrk+0x64>)
 8003afc:	681a      	ldr	r2, [r3, #0]
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	18d2      	adds	r2, r2, r3
 8003b02:	4b05      	ldr	r3, [pc, #20]	; (8003b18 <_sbrk+0x64>)
 8003b04:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8003b06:	68fb      	ldr	r3, [r7, #12]
}
 8003b08:	0018      	movs	r0, r3
 8003b0a:	46bd      	mov	sp, r7
 8003b0c:	b006      	add	sp, #24
 8003b0e:	bd80      	pop	{r7, pc}
 8003b10:	20008000 	.word	0x20008000
 8003b14:	00000400 	.word	0x00000400
 8003b18:	20000124 	.word	0x20000124
 8003b1c:	20000310 	.word	0x20000310

08003b20 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8003b24:	46c0      	nop			; (mov r8, r8)
 8003b26:	46bd      	mov	sp, r7
 8003b28:	bd80      	pop	{r7, pc}
	...

08003b2c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003b2c:	480d      	ldr	r0, [pc, #52]	; (8003b64 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003b2e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003b30:	480d      	ldr	r0, [pc, #52]	; (8003b68 <LoopForever+0x6>)
  ldr r1, =_edata
 8003b32:	490e      	ldr	r1, [pc, #56]	; (8003b6c <LoopForever+0xa>)
  ldr r2, =_sidata
 8003b34:	4a0e      	ldr	r2, [pc, #56]	; (8003b70 <LoopForever+0xe>)
  movs r3, #0
 8003b36:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003b38:	e002      	b.n	8003b40 <LoopCopyDataInit>

08003b3a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003b3a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003b3c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003b3e:	3304      	adds	r3, #4

08003b40 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003b40:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003b42:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003b44:	d3f9      	bcc.n	8003b3a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003b46:	4a0b      	ldr	r2, [pc, #44]	; (8003b74 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003b48:	4c0b      	ldr	r4, [pc, #44]	; (8003b78 <LoopForever+0x16>)
  movs r3, #0
 8003b4a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003b4c:	e001      	b.n	8003b52 <LoopFillZerobss>

08003b4e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003b4e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003b50:	3204      	adds	r2, #4

08003b52 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003b52:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003b54:	d3fb      	bcc.n	8003b4e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8003b56:	f7ff ffe3 	bl	8003b20 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8003b5a:	f004 faf5 	bl	8008148 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003b5e:	f7fe fb8d 	bl	800227c <main>

08003b62 <LoopForever>:

LoopForever:
    b LoopForever
 8003b62:	e7fe      	b.n	8003b62 <LoopForever>
  ldr   r0, =_estack
 8003b64:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8003b68:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003b6c:	200000ec 	.word	0x200000ec
  ldr r2, =_sidata
 8003b70:	08008fcc 	.word	0x08008fcc
  ldr r2, =_sbss
 8003b74:	200000ec 	.word	0x200000ec
  ldr r4, =_ebss
 8003b78:	20000310 	.word	0x20000310

08003b7c <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003b7c:	e7fe      	b.n	8003b7c <ADC1_COMP_IRQHandler>
	...

08003b80 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003b84:	4b07      	ldr	r3, [pc, #28]	; (8003ba4 <HAL_Init+0x24>)
 8003b86:	681a      	ldr	r2, [r3, #0]
 8003b88:	4b06      	ldr	r3, [pc, #24]	; (8003ba4 <HAL_Init+0x24>)
 8003b8a:	2110      	movs	r1, #16
 8003b8c:	430a      	orrs	r2, r1
 8003b8e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8003b90:	2003      	movs	r0, #3
 8003b92:	f000 f809 	bl	8003ba8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003b96:	f7ff fdb7 	bl	8003708 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003b9a:	2300      	movs	r3, #0
}
 8003b9c:	0018      	movs	r0, r3
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	bd80      	pop	{r7, pc}
 8003ba2:	46c0      	nop			; (mov r8, r8)
 8003ba4:	40022000 	.word	0x40022000

08003ba8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003ba8:	b590      	push	{r4, r7, lr}
 8003baa:	b083      	sub	sp, #12
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003bb0:	4b14      	ldr	r3, [pc, #80]	; (8003c04 <HAL_InitTick+0x5c>)
 8003bb2:	681c      	ldr	r4, [r3, #0]
 8003bb4:	4b14      	ldr	r3, [pc, #80]	; (8003c08 <HAL_InitTick+0x60>)
 8003bb6:	781b      	ldrb	r3, [r3, #0]
 8003bb8:	0019      	movs	r1, r3
 8003bba:	23fa      	movs	r3, #250	; 0xfa
 8003bbc:	0098      	lsls	r0, r3, #2
 8003bbe:	f7fc faa1 	bl	8000104 <__udivsi3>
 8003bc2:	0003      	movs	r3, r0
 8003bc4:	0019      	movs	r1, r3
 8003bc6:	0020      	movs	r0, r4
 8003bc8:	f7fc fa9c 	bl	8000104 <__udivsi3>
 8003bcc:	0003      	movs	r3, r0
 8003bce:	0018      	movs	r0, r3
 8003bd0:	f000 fe1f 	bl	8004812 <HAL_SYSTICK_Config>
 8003bd4:	1e03      	subs	r3, r0, #0
 8003bd6:	d001      	beq.n	8003bdc <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8003bd8:	2301      	movs	r3, #1
 8003bda:	e00f      	b.n	8003bfc <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2b03      	cmp	r3, #3
 8003be0:	d80b      	bhi.n	8003bfa <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003be2:	6879      	ldr	r1, [r7, #4]
 8003be4:	2301      	movs	r3, #1
 8003be6:	425b      	negs	r3, r3
 8003be8:	2200      	movs	r2, #0
 8003bea:	0018      	movs	r0, r3
 8003bec:	f000 fdec 	bl	80047c8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003bf0:	4b06      	ldr	r3, [pc, #24]	; (8003c0c <HAL_InitTick+0x64>)
 8003bf2:	687a      	ldr	r2, [r7, #4]
 8003bf4:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	e000      	b.n	8003bfc <HAL_InitTick+0x54>
    return HAL_ERROR;
 8003bfa:	2301      	movs	r3, #1
}
 8003bfc:	0018      	movs	r0, r3
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	b003      	add	sp, #12
 8003c02:	bd90      	pop	{r4, r7, pc}
 8003c04:	2000007c 	.word	0x2000007c
 8003c08:	20000084 	.word	0x20000084
 8003c0c:	20000080 	.word	0x20000080

08003c10 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003c14:	4b05      	ldr	r3, [pc, #20]	; (8003c2c <HAL_IncTick+0x1c>)
 8003c16:	781b      	ldrb	r3, [r3, #0]
 8003c18:	001a      	movs	r2, r3
 8003c1a:	4b05      	ldr	r3, [pc, #20]	; (8003c30 <HAL_IncTick+0x20>)
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	18d2      	adds	r2, r2, r3
 8003c20:	4b03      	ldr	r3, [pc, #12]	; (8003c30 <HAL_IncTick+0x20>)
 8003c22:	601a      	str	r2, [r3, #0]
}
 8003c24:	46c0      	nop			; (mov r8, r8)
 8003c26:	46bd      	mov	sp, r7
 8003c28:	bd80      	pop	{r7, pc}
 8003c2a:	46c0      	nop			; (mov r8, r8)
 8003c2c:	20000084 	.word	0x20000084
 8003c30:	200002fc 	.word	0x200002fc

08003c34 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003c34:	b580      	push	{r7, lr}
 8003c36:	af00      	add	r7, sp, #0
  return uwTick;
 8003c38:	4b02      	ldr	r3, [pc, #8]	; (8003c44 <HAL_GetTick+0x10>)
 8003c3a:	681b      	ldr	r3, [r3, #0]
}
 8003c3c:	0018      	movs	r0, r3
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	bd80      	pop	{r7, pc}
 8003c42:	46c0      	nop			; (mov r8, r8)
 8003c44:	200002fc 	.word	0x200002fc

08003c48 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b084      	sub	sp, #16
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003c50:	230f      	movs	r3, #15
 8003c52:	18fb      	adds	r3, r7, r3
 8003c54:	2200      	movs	r2, #0
 8003c56:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8003c58:	2300      	movs	r3, #0
 8003c5a:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d101      	bne.n	8003c66 <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8003c62:	2301      	movs	r3, #1
 8003c64:	e125      	b.n	8003eb2 <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d10a      	bne.n	8003c84 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	2200      	movs	r2, #0
 8003c72:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2234      	movs	r2, #52	; 0x34
 8003c78:	2100      	movs	r1, #0
 8003c7a:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	0018      	movs	r0, r3
 8003c80:	f7ff fd66 	bl	8003750 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c88:	2210      	movs	r2, #16
 8003c8a:	4013      	ands	r3, r2
 8003c8c:	d000      	beq.n	8003c90 <HAL_ADC_Init+0x48>
 8003c8e:	e103      	b.n	8003e98 <HAL_ADC_Init+0x250>
 8003c90:	230f      	movs	r3, #15
 8003c92:	18fb      	adds	r3, r7, r3
 8003c94:	781b      	ldrb	r3, [r3, #0]
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d000      	beq.n	8003c9c <HAL_ADC_Init+0x54>
 8003c9a:	e0fd      	b.n	8003e98 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	689b      	ldr	r3, [r3, #8]
 8003ca2:	2204      	movs	r2, #4
 8003ca4:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 8003ca6:	d000      	beq.n	8003caa <HAL_ADC_Init+0x62>
 8003ca8:	e0f6      	b.n	8003e98 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cae:	4a83      	ldr	r2, [pc, #524]	; (8003ebc <HAL_ADC_Init+0x274>)
 8003cb0:	4013      	ands	r3, r2
 8003cb2:	2202      	movs	r2, #2
 8003cb4:	431a      	orrs	r2, r3
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	689b      	ldr	r3, [r3, #8]
 8003cc0:	2203      	movs	r2, #3
 8003cc2:	4013      	ands	r3, r2
 8003cc4:	2b01      	cmp	r3, #1
 8003cc6:	d112      	bne.n	8003cee <HAL_ADC_Init+0xa6>
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	2201      	movs	r2, #1
 8003cd0:	4013      	ands	r3, r2
 8003cd2:	2b01      	cmp	r3, #1
 8003cd4:	d009      	beq.n	8003cea <HAL_ADC_Init+0xa2>
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	68da      	ldr	r2, [r3, #12]
 8003cdc:	2380      	movs	r3, #128	; 0x80
 8003cde:	021b      	lsls	r3, r3, #8
 8003ce0:	401a      	ands	r2, r3
 8003ce2:	2380      	movs	r3, #128	; 0x80
 8003ce4:	021b      	lsls	r3, r3, #8
 8003ce6:	429a      	cmp	r2, r3
 8003ce8:	d101      	bne.n	8003cee <HAL_ADC_Init+0xa6>
 8003cea:	2301      	movs	r3, #1
 8003cec:	e000      	b.n	8003cf0 <HAL_ADC_Init+0xa8>
 8003cee:	2300      	movs	r3, #0
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d116      	bne.n	8003d22 <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	68db      	ldr	r3, [r3, #12]
 8003cfa:	2218      	movs	r2, #24
 8003cfc:	4393      	bics	r3, r2
 8003cfe:	0019      	movs	r1, r3
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	689a      	ldr	r2, [r3, #8]
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	430a      	orrs	r2, r1
 8003d0a:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	691b      	ldr	r3, [r3, #16]
 8003d12:	009b      	lsls	r3, r3, #2
 8003d14:	0899      	lsrs	r1, r3, #2
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	685a      	ldr	r2, [r3, #4]
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	430a      	orrs	r2, r1
 8003d20:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	68da      	ldr	r2, [r3, #12]
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	4964      	ldr	r1, [pc, #400]	; (8003ec0 <HAL_ADC_Init+0x278>)
 8003d2e:	400a      	ands	r2, r1
 8003d30:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	7e1b      	ldrb	r3, [r3, #24]
 8003d36:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	7e5b      	ldrb	r3, [r3, #25]
 8003d3c:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003d3e:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	7e9b      	ldrb	r3, [r3, #26]
 8003d44:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8003d46:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d4c:	2b01      	cmp	r3, #1
 8003d4e:	d002      	beq.n	8003d56 <HAL_ADC_Init+0x10e>
 8003d50:	2380      	movs	r3, #128	; 0x80
 8003d52:	015b      	lsls	r3, r3, #5
 8003d54:	e000      	b.n	8003d58 <HAL_ADC_Init+0x110>
 8003d56:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8003d58:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8003d5e:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	691b      	ldr	r3, [r3, #16]
 8003d64:	2b02      	cmp	r3, #2
 8003d66:	d101      	bne.n	8003d6c <HAL_ADC_Init+0x124>
 8003d68:	2304      	movs	r3, #4
 8003d6a:	e000      	b.n	8003d6e <HAL_ADC_Init+0x126>
 8003d6c:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 8003d6e:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2124      	movs	r1, #36	; 0x24
 8003d74:	5c5b      	ldrb	r3, [r3, r1]
 8003d76:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8003d78:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003d7a:	68ba      	ldr	r2, [r7, #8]
 8003d7c:	4313      	orrs	r3, r2
 8003d7e:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	7edb      	ldrb	r3, [r3, #27]
 8003d84:	2b01      	cmp	r3, #1
 8003d86:	d115      	bne.n	8003db4 <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	7e9b      	ldrb	r3, [r3, #26]
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d105      	bne.n	8003d9c <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8003d90:	68bb      	ldr	r3, [r7, #8]
 8003d92:	2280      	movs	r2, #128	; 0x80
 8003d94:	0252      	lsls	r2, r2, #9
 8003d96:	4313      	orrs	r3, r2
 8003d98:	60bb      	str	r3, [r7, #8]
 8003d9a:	e00b      	b.n	8003db4 <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003da0:	2220      	movs	r2, #32
 8003da2:	431a      	orrs	r2, r3
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003dac:	2201      	movs	r2, #1
 8003dae:	431a      	orrs	r2, r3
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	69da      	ldr	r2, [r3, #28]
 8003db8:	23c2      	movs	r3, #194	; 0xc2
 8003dba:	33ff      	adds	r3, #255	; 0xff
 8003dbc:	429a      	cmp	r2, r3
 8003dbe:	d007      	beq.n	8003dd0 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8003dc8:	4313      	orrs	r3, r2
 8003dca:	68ba      	ldr	r2, [r7, #8]
 8003dcc:	4313      	orrs	r3, r2
 8003dce:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	68d9      	ldr	r1, [r3, #12]
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	68ba      	ldr	r2, [r7, #8]
 8003ddc:	430a      	orrs	r2, r1
 8003dde:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003de4:	2380      	movs	r3, #128	; 0x80
 8003de6:	055b      	lsls	r3, r3, #21
 8003de8:	429a      	cmp	r2, r3
 8003dea:	d01b      	beq.n	8003e24 <HAL_ADC_Init+0x1dc>
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003df0:	2b01      	cmp	r3, #1
 8003df2:	d017      	beq.n	8003e24 <HAL_ADC_Init+0x1dc>
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003df8:	2b02      	cmp	r3, #2
 8003dfa:	d013      	beq.n	8003e24 <HAL_ADC_Init+0x1dc>
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e00:	2b03      	cmp	r3, #3
 8003e02:	d00f      	beq.n	8003e24 <HAL_ADC_Init+0x1dc>
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e08:	2b04      	cmp	r3, #4
 8003e0a:	d00b      	beq.n	8003e24 <HAL_ADC_Init+0x1dc>
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e10:	2b05      	cmp	r3, #5
 8003e12:	d007      	beq.n	8003e24 <HAL_ADC_Init+0x1dc>
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e18:	2b06      	cmp	r3, #6
 8003e1a:	d003      	beq.n	8003e24 <HAL_ADC_Init+0x1dc>
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e20:	2b07      	cmp	r3, #7
 8003e22:	d112      	bne.n	8003e4a <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	695a      	ldr	r2, [r3, #20]
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	2107      	movs	r1, #7
 8003e30:	438a      	bics	r2, r1
 8003e32:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	6959      	ldr	r1, [r3, #20]
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e3e:	2207      	movs	r2, #7
 8003e40:	401a      	ands	r2, r3
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	430a      	orrs	r2, r1
 8003e48:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	68db      	ldr	r3, [r3, #12]
 8003e50:	4a1c      	ldr	r2, [pc, #112]	; (8003ec4 <HAL_ADC_Init+0x27c>)
 8003e52:	4013      	ands	r3, r2
 8003e54:	68ba      	ldr	r2, [r7, #8]
 8003e56:	429a      	cmp	r2, r3
 8003e58:	d10b      	bne.n	8003e72 <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e64:	2203      	movs	r2, #3
 8003e66:	4393      	bics	r3, r2
 8003e68:	2201      	movs	r2, #1
 8003e6a:	431a      	orrs	r2, r3
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8003e70:	e01c      	b.n	8003eac <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e76:	2212      	movs	r2, #18
 8003e78:	4393      	bics	r3, r2
 8003e7a:	2210      	movs	r2, #16
 8003e7c:	431a      	orrs	r2, r3
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e86:	2201      	movs	r2, #1
 8003e88:	431a      	orrs	r2, r3
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 8003e8e:	230f      	movs	r3, #15
 8003e90:	18fb      	adds	r3, r7, r3
 8003e92:	2201      	movs	r2, #1
 8003e94:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8003e96:	e009      	b.n	8003eac <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e9c:	2210      	movs	r2, #16
 8003e9e:	431a      	orrs	r2, r3
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 8003ea4:	230f      	movs	r3, #15
 8003ea6:	18fb      	adds	r3, r7, r3
 8003ea8:	2201      	movs	r2, #1
 8003eaa:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003eac:	230f      	movs	r3, #15
 8003eae:	18fb      	adds	r3, r7, r3
 8003eb0:	781b      	ldrb	r3, [r3, #0]
}
 8003eb2:	0018      	movs	r0, r3
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	b004      	add	sp, #16
 8003eb8:	bd80      	pop	{r7, pc}
 8003eba:	46c0      	nop			; (mov r8, r8)
 8003ebc:	fffffefd 	.word	0xfffffefd
 8003ec0:	fffe0219 	.word	0xfffe0219
 8003ec4:	833fffe7 	.word	0x833fffe7

08003ec8 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003ec8:	b590      	push	{r4, r7, lr}
 8003eca:	b087      	sub	sp, #28
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	60f8      	str	r0, [r7, #12]
 8003ed0:	60b9      	str	r1, [r7, #8]
 8003ed2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003ed4:	2317      	movs	r3, #23
 8003ed6:	18fb      	adds	r3, r7, r3
 8003ed8:	2200      	movs	r2, #0
 8003eda:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	689b      	ldr	r3, [r3, #8]
 8003ee2:	2204      	movs	r2, #4
 8003ee4:	4013      	ands	r3, r2
 8003ee6:	d15e      	bne.n	8003fa6 <HAL_ADC_Start_DMA+0xde>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	2234      	movs	r2, #52	; 0x34
 8003eec:	5c9b      	ldrb	r3, [r3, r2]
 8003eee:	2b01      	cmp	r3, #1
 8003ef0:	d101      	bne.n	8003ef6 <HAL_ADC_Start_DMA+0x2e>
 8003ef2:	2302      	movs	r3, #2
 8003ef4:	e05e      	b.n	8003fb4 <HAL_ADC_Start_DMA+0xec>
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	2234      	movs	r2, #52	; 0x34
 8003efa:	2101      	movs	r1, #1
 8003efc:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are       */
    /* performed automatically by hardware.                                     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	7e5b      	ldrb	r3, [r3, #25]
 8003f02:	2b01      	cmp	r3, #1
 8003f04:	d007      	beq.n	8003f16 <HAL_ADC_Start_DMA+0x4e>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8003f06:	2317      	movs	r3, #23
 8003f08:	18fc      	adds	r4, r7, r3
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	0018      	movs	r0, r3
 8003f0e:	f000 f9e9 	bl	80042e4 <ADC_Enable>
 8003f12:	0003      	movs	r3, r0
 8003f14:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003f16:	2317      	movs	r3, #23
 8003f18:	18fb      	adds	r3, r7, r3
 8003f1a:	781b      	ldrb	r3, [r3, #0]
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d146      	bne.n	8003fae <HAL_ADC_Start_DMA+0xe6>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f24:	4a25      	ldr	r2, [pc, #148]	; (8003fbc <HAL_ADC_Start_DMA+0xf4>)
 8003f26:	4013      	ands	r3, r2
 8003f28:	2280      	movs	r2, #128	; 0x80
 8003f2a:	0052      	lsls	r2, r2, #1
 8003f2c:	431a      	orrs	r2, r3
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	2200      	movs	r2, #0
 8003f36:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	2234      	movs	r2, #52	; 0x34
 8003f3c:	2100      	movs	r1, #0
 8003f3e:	5499      	strb	r1, [r3, r2]

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f44:	4a1e      	ldr	r2, [pc, #120]	; (8003fc0 <HAL_ADC_Start_DMA+0xf8>)
 8003f46:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f4c:	4a1d      	ldr	r2, [pc, #116]	; (8003fc4 <HAL_ADC_Start_DMA+0xfc>)
 8003f4e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f54:	4a1c      	ldr	r2, [pc, #112]	; (8003fc8 <HAL_ADC_Start_DMA+0x100>)
 8003f56:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	221c      	movs	r2, #28
 8003f5e:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	685a      	ldr	r2, [r3, #4]
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	2110      	movs	r1, #16
 8003f6c:	430a      	orrs	r2, r1
 8003f6e:	605a      	str	r2, [r3, #4]
      
      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	68da      	ldr	r2, [r3, #12]
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	2101      	movs	r1, #1
 8003f7c:	430a      	orrs	r2, r1
 8003f7e:	60da      	str	r2, [r3, #12]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	3340      	adds	r3, #64	; 0x40
 8003f8a:	0019      	movs	r1, r3
 8003f8c:	68ba      	ldr	r2, [r7, #8]
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	f000 fc94 	bl	80048bc <HAL_DMA_Start_IT>
           
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	689a      	ldr	r2, [r3, #8]
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	2104      	movs	r1, #4
 8003fa0:	430a      	orrs	r2, r1
 8003fa2:	609a      	str	r2, [r3, #8]
 8003fa4:	e003      	b.n	8003fae <HAL_ADC_Start_DMA+0xe6>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003fa6:	2317      	movs	r3, #23
 8003fa8:	18fb      	adds	r3, r7, r3
 8003faa:	2202      	movs	r2, #2
 8003fac:	701a      	strb	r2, [r3, #0]
  }
    
  /* Return function status */
  return tmp_hal_status;
 8003fae:	2317      	movs	r3, #23
 8003fb0:	18fb      	adds	r3, r7, r3
 8003fb2:	781b      	ldrb	r3, [r3, #0]
}
 8003fb4:	0018      	movs	r0, r3
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	b007      	add	sp, #28
 8003fba:	bd90      	pop	{r4, r7, pc}
 8003fbc:	fffff0fe 	.word	0xfffff0fe
 8003fc0:	08004569 	.word	0x08004569
 8003fc4:	0800461d 	.word	0x0800461d
 8003fc8:	0800463b 	.word	0x0800463b

08003fcc <HAL_ADC_Stop_DMA>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{  
 8003fcc:	b5b0      	push	{r4, r5, r7, lr}
 8003fce:	b084      	sub	sp, #16
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003fd4:	230f      	movs	r3, #15
 8003fd6:	18fb      	adds	r3, r7, r3
 8003fd8:	2200      	movs	r2, #0
 8003fda:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2234      	movs	r2, #52	; 0x34
 8003fe0:	5c9b      	ldrb	r3, [r3, r2]
 8003fe2:	2b01      	cmp	r3, #1
 8003fe4:	d101      	bne.n	8003fea <HAL_ADC_Stop_DMA+0x1e>
 8003fe6:	2302      	movs	r3, #2
 8003fe8:	e05f      	b.n	80040aa <HAL_ADC_Stop_DMA+0xde>
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	2234      	movs	r2, #52	; 0x34
 8003fee:	2101      	movs	r1, #1
 8003ff0:	5499      	strb	r1, [r3, r2]
  
  /* 1. Stop potential conversion on going, on regular group */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8003ff2:	250f      	movs	r5, #15
 8003ff4:	197c      	adds	r4, r7, r5
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	0018      	movs	r0, r3
 8003ffa:	f000 fa68 	bl	80044ce <ADC_ConversionStop>
 8003ffe:	0003      	movs	r3, r0
 8004000:	7023      	strb	r3, [r4, #0]
  
  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8004002:	0028      	movs	r0, r5
 8004004:	183b      	adds	r3, r7, r0
 8004006:	781b      	ldrb	r3, [r3, #0]
 8004008:	2b00      	cmp	r3, #0
 800400a:	d147      	bne.n	800409c <HAL_ADC_Stop_DMA+0xd0>
  {
    /* Disable ADC DMA (ADC DMA configuration ADC_CFGR_DMACFG is kept) */
    hadc->Instance->CFGR1 &= ~ADC_CFGR1_DMAEN;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	68da      	ldr	r2, [r3, #12]
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	2101      	movs	r1, #1
 8004018:	438a      	bics	r2, r1
 800401a:	60da      	str	r2, [r3, #12]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004020:	2221      	movs	r2, #33	; 0x21
 8004022:	5c9b      	ldrb	r3, [r3, r2]
 8004024:	b2db      	uxtb	r3, r3
 8004026:	2b02      	cmp	r3, #2
 8004028:	d112      	bne.n	8004050 <HAL_ADC_Stop_DMA+0x84>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);   
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800402e:	0005      	movs	r5, r0
 8004030:	183c      	adds	r4, r7, r0
 8004032:	0018      	movs	r0, r3
 8004034:	f000 fca8 	bl	8004988 <HAL_DMA_Abort>
 8004038:	0003      	movs	r3, r0
 800403a:	7023      	strb	r3, [r4, #0]
      
      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 800403c:	197b      	adds	r3, r7, r5
 800403e:	781b      	ldrb	r3, [r3, #0]
 8004040:	2b00      	cmp	r3, #0
 8004042:	d005      	beq.n	8004050 <HAL_ADC_Stop_DMA+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004048:	2240      	movs	r2, #64	; 0x40
 800404a:	431a      	orrs	r2, r3
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	639a      	str	r2, [r3, #56]	; 0x38
      }
    }
    
    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	685a      	ldr	r2, [r3, #4]
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	2110      	movs	r1, #16
 800405c:	438a      	bics	r2, r1
 800405e:	605a      	str	r2, [r3, #4]
    
    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed, to keep  */
    /* in memory a potential failing status.                                  */
    if (tmp_hal_status == HAL_OK)
 8004060:	220f      	movs	r2, #15
 8004062:	18bb      	adds	r3, r7, r2
 8004064:	781b      	ldrb	r3, [r3, #0]
 8004066:	2b00      	cmp	r3, #0
 8004068:	d107      	bne.n	800407a <HAL_ADC_Stop_DMA+0xae>
    {
      tmp_hal_status = ADC_Disable(hadc);
 800406a:	18bc      	adds	r4, r7, r2
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	0018      	movs	r0, r3
 8004070:	f000 f9bc 	bl	80043ec <ADC_Disable>
 8004074:	0003      	movs	r3, r0
 8004076:	7023      	strb	r3, [r4, #0]
 8004078:	e003      	b.n	8004082 <HAL_ADC_Stop_DMA+0xb6>
    }
    else
    {
      ADC_Disable(hadc);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	0018      	movs	r0, r3
 800407e:	f000 f9b5 	bl	80043ec <ADC_Disable>
    }

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8004082:	230f      	movs	r3, #15
 8004084:	18fb      	adds	r3, r7, r3
 8004086:	781b      	ldrb	r3, [r3, #0]
 8004088:	2b00      	cmp	r3, #0
 800408a:	d107      	bne.n	800409c <HAL_ADC_Stop_DMA+0xd0>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004090:	4a08      	ldr	r2, [pc, #32]	; (80040b4 <HAL_ADC_Stop_DMA+0xe8>)
 8004092:	4013      	ands	r3, r2
 8004094:	2201      	movs	r2, #1
 8004096:	431a      	orrs	r2, r3
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	639a      	str	r2, [r3, #56]	; 0x38
    }
    
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2234      	movs	r2, #52	; 0x34
 80040a0:	2100      	movs	r1, #0
 80040a2:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 80040a4:	230f      	movs	r3, #15
 80040a6:	18fb      	adds	r3, r7, r3
 80040a8:	781b      	ldrb	r3, [r3, #0]
}
 80040aa:	0018      	movs	r0, r3
 80040ac:	46bd      	mov	sp, r7
 80040ae:	b004      	add	sp, #16
 80040b0:	bdb0      	pop	{r4, r5, r7, pc}
 80040b2:	46c0      	nop			; (mov r8, r8)
 80040b4:	fffffefe 	.word	0xfffffefe

080040b8 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80040b8:	b580      	push	{r7, lr}
 80040ba:	b082      	sub	sp, #8
 80040bc:	af00      	add	r7, sp, #0
 80040be:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80040c0:	46c0      	nop			; (mov r8, r8)
 80040c2:	46bd      	mov	sp, r7
 80040c4:	b002      	add	sp, #8
 80040c6:	bd80      	pop	{r7, pc}

080040c8 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80040c8:	b580      	push	{r7, lr}
 80040ca:	b084      	sub	sp, #16
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	6078      	str	r0, [r7, #4]
 80040d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80040d2:	230f      	movs	r3, #15
 80040d4:	18fb      	adds	r3, r7, r3
 80040d6:	2200      	movs	r2, #0
 80040d8:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 80040da:	2300      	movs	r3, #0
 80040dc:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040e2:	2380      	movs	r3, #128	; 0x80
 80040e4:	055b      	lsls	r3, r3, #21
 80040e6:	429a      	cmp	r2, r3
 80040e8:	d011      	beq.n	800410e <HAL_ADC_ConfigChannel+0x46>
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040ee:	2b01      	cmp	r3, #1
 80040f0:	d00d      	beq.n	800410e <HAL_ADC_ConfigChannel+0x46>
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040f6:	2b02      	cmp	r3, #2
 80040f8:	d009      	beq.n	800410e <HAL_ADC_ConfigChannel+0x46>
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040fe:	2b03      	cmp	r3, #3
 8004100:	d005      	beq.n	800410e <HAL_ADC_ConfigChannel+0x46>
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004106:	2b04      	cmp	r3, #4
 8004108:	d001      	beq.n	800410e <HAL_ADC_ConfigChannel+0x46>
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	2234      	movs	r2, #52	; 0x34
 8004112:	5c9b      	ldrb	r3, [r3, r2]
 8004114:	2b01      	cmp	r3, #1
 8004116:	d101      	bne.n	800411c <HAL_ADC_ConfigChannel+0x54>
 8004118:	2302      	movs	r3, #2
 800411a:	e0d0      	b.n	80042be <HAL_ADC_ConfigChannel+0x1f6>
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2234      	movs	r2, #52	; 0x34
 8004120:	2101      	movs	r1, #1
 8004122:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	689b      	ldr	r3, [r3, #8]
 800412a:	2204      	movs	r2, #4
 800412c:	4013      	ands	r3, r2
 800412e:	d000      	beq.n	8004132 <HAL_ADC_ConfigChannel+0x6a>
 8004130:	e0b4      	b.n	800429c <HAL_ADC_ConfigChannel+0x1d4>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 8004132:	683b      	ldr	r3, [r7, #0]
 8004134:	685b      	ldr	r3, [r3, #4]
 8004136:	4a64      	ldr	r2, [pc, #400]	; (80042c8 <HAL_ADC_ConfigChannel+0x200>)
 8004138:	4293      	cmp	r3, r2
 800413a:	d100      	bne.n	800413e <HAL_ADC_ConfigChannel+0x76>
 800413c:	e082      	b.n	8004244 <HAL_ADC_ConfigChannel+0x17c>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8004144:	683b      	ldr	r3, [r7, #0]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	2201      	movs	r2, #1
 800414a:	409a      	lsls	r2, r3
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	430a      	orrs	r2, r1
 8004152:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004158:	2380      	movs	r3, #128	; 0x80
 800415a:	055b      	lsls	r3, r3, #21
 800415c:	429a      	cmp	r2, r3
 800415e:	d037      	beq.n	80041d0 <HAL_ADC_ConfigChannel+0x108>
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004164:	2b01      	cmp	r3, #1
 8004166:	d033      	beq.n	80041d0 <HAL_ADC_ConfigChannel+0x108>
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800416c:	2b02      	cmp	r3, #2
 800416e:	d02f      	beq.n	80041d0 <HAL_ADC_ConfigChannel+0x108>
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004174:	2b03      	cmp	r3, #3
 8004176:	d02b      	beq.n	80041d0 <HAL_ADC_ConfigChannel+0x108>
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800417c:	2b04      	cmp	r3, #4
 800417e:	d027      	beq.n	80041d0 <HAL_ADC_ConfigChannel+0x108>
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004184:	2b05      	cmp	r3, #5
 8004186:	d023      	beq.n	80041d0 <HAL_ADC_ConfigChannel+0x108>
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800418c:	2b06      	cmp	r3, #6
 800418e:	d01f      	beq.n	80041d0 <HAL_ADC_ConfigChannel+0x108>
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004194:	2b07      	cmp	r3, #7
 8004196:	d01b      	beq.n	80041d0 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of reoccurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8004198:	683b      	ldr	r3, [r7, #0]
 800419a:	689a      	ldr	r2, [r3, #8]
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	695b      	ldr	r3, [r3, #20]
 80041a2:	2107      	movs	r1, #7
 80041a4:	400b      	ands	r3, r1
 80041a6:	429a      	cmp	r2, r3
 80041a8:	d012      	beq.n	80041d0 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	695a      	ldr	r2, [r3, #20]
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	2107      	movs	r1, #7
 80041b6:	438a      	bics	r2, r1
 80041b8:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	6959      	ldr	r1, [r3, #20]
 80041c0:	683b      	ldr	r3, [r7, #0]
 80041c2:	689b      	ldr	r3, [r3, #8]
 80041c4:	2207      	movs	r2, #7
 80041c6:	401a      	ands	r2, r3
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	430a      	orrs	r2, r1
 80041ce:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80041d0:	683b      	ldr	r3, [r7, #0]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	2b10      	cmp	r3, #16
 80041d6:	d007      	beq.n	80041e8 <HAL_ADC_ConfigChannel+0x120>
 80041d8:	683b      	ldr	r3, [r7, #0]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	2b11      	cmp	r3, #17
 80041de:	d003      	beq.n	80041e8 <HAL_ADC_ConfigChannel+0x120>
 80041e0:	683b      	ldr	r3, [r7, #0]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	2b12      	cmp	r3, #18
 80041e6:	d163      	bne.n	80042b0 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80041e8:	4b38      	ldr	r3, [pc, #224]	; (80042cc <HAL_ADC_ConfigChannel+0x204>)
 80041ea:	6819      	ldr	r1, [r3, #0]
 80041ec:	683b      	ldr	r3, [r7, #0]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	2b10      	cmp	r3, #16
 80041f2:	d009      	beq.n	8004208 <HAL_ADC_ConfigChannel+0x140>
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	2b11      	cmp	r3, #17
 80041fa:	d102      	bne.n	8004202 <HAL_ADC_ConfigChannel+0x13a>
 80041fc:	2380      	movs	r3, #128	; 0x80
 80041fe:	03db      	lsls	r3, r3, #15
 8004200:	e004      	b.n	800420c <HAL_ADC_ConfigChannel+0x144>
 8004202:	2380      	movs	r3, #128	; 0x80
 8004204:	045b      	lsls	r3, r3, #17
 8004206:	e001      	b.n	800420c <HAL_ADC_ConfigChannel+0x144>
 8004208:	2380      	movs	r3, #128	; 0x80
 800420a:	041b      	lsls	r3, r3, #16
 800420c:	4a2f      	ldr	r2, [pc, #188]	; (80042cc <HAL_ADC_ConfigChannel+0x204>)
 800420e:	430b      	orrs	r3, r1
 8004210:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004212:	683b      	ldr	r3, [r7, #0]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	2b10      	cmp	r3, #16
 8004218:	d14a      	bne.n	80042b0 <HAL_ADC_ConfigChannel+0x1e8>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800421a:	4b2d      	ldr	r3, [pc, #180]	; (80042d0 <HAL_ADC_ConfigChannel+0x208>)
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	492d      	ldr	r1, [pc, #180]	; (80042d4 <HAL_ADC_ConfigChannel+0x20c>)
 8004220:	0018      	movs	r0, r3
 8004222:	f7fb ff6f 	bl	8000104 <__udivsi3>
 8004226:	0003      	movs	r3, r0
 8004228:	001a      	movs	r2, r3
 800422a:	0013      	movs	r3, r2
 800422c:	009b      	lsls	r3, r3, #2
 800422e:	189b      	adds	r3, r3, r2
 8004230:	005b      	lsls	r3, r3, #1
 8004232:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8004234:	e002      	b.n	800423c <HAL_ADC_ConfigChannel+0x174>
          {
            wait_loop_index--;
 8004236:	68bb      	ldr	r3, [r7, #8]
 8004238:	3b01      	subs	r3, #1
 800423a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800423c:	68bb      	ldr	r3, [r7, #8]
 800423e:	2b00      	cmp	r3, #0
 8004240:	d1f9      	bne.n	8004236 <HAL_ADC_ConfigChannel+0x16e>
 8004242:	e035      	b.n	80042b0 <HAL_ADC_ConfigChannel+0x1e8>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800424a:	683b      	ldr	r3, [r7, #0]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	2101      	movs	r1, #1
 8004250:	4099      	lsls	r1, r3
 8004252:	000b      	movs	r3, r1
 8004254:	43d9      	mvns	r1, r3
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	400a      	ands	r2, r1
 800425c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800425e:	683b      	ldr	r3, [r7, #0]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	2b10      	cmp	r3, #16
 8004264:	d007      	beq.n	8004276 <HAL_ADC_ConfigChannel+0x1ae>
 8004266:	683b      	ldr	r3, [r7, #0]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	2b11      	cmp	r3, #17
 800426c:	d003      	beq.n	8004276 <HAL_ADC_ConfigChannel+0x1ae>
 800426e:	683b      	ldr	r3, [r7, #0]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	2b12      	cmp	r3, #18
 8004274:	d11c      	bne.n	80042b0 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8004276:	4b15      	ldr	r3, [pc, #84]	; (80042cc <HAL_ADC_ConfigChannel+0x204>)
 8004278:	6819      	ldr	r1, [r3, #0]
 800427a:	683b      	ldr	r3, [r7, #0]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	2b10      	cmp	r3, #16
 8004280:	d007      	beq.n	8004292 <HAL_ADC_ConfigChannel+0x1ca>
 8004282:	683b      	ldr	r3, [r7, #0]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	2b11      	cmp	r3, #17
 8004288:	d101      	bne.n	800428e <HAL_ADC_ConfigChannel+0x1c6>
 800428a:	4b13      	ldr	r3, [pc, #76]	; (80042d8 <HAL_ADC_ConfigChannel+0x210>)
 800428c:	e002      	b.n	8004294 <HAL_ADC_ConfigChannel+0x1cc>
 800428e:	4b13      	ldr	r3, [pc, #76]	; (80042dc <HAL_ADC_ConfigChannel+0x214>)
 8004290:	e000      	b.n	8004294 <HAL_ADC_ConfigChannel+0x1cc>
 8004292:	4b13      	ldr	r3, [pc, #76]	; (80042e0 <HAL_ADC_ConfigChannel+0x218>)
 8004294:	4a0d      	ldr	r2, [pc, #52]	; (80042cc <HAL_ADC_ConfigChannel+0x204>)
 8004296:	400b      	ands	r3, r1
 8004298:	6013      	str	r3, [r2, #0]
 800429a:	e009      	b.n	80042b0 <HAL_ADC_ConfigChannel+0x1e8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042a0:	2220      	movs	r2, #32
 80042a2:	431a      	orrs	r2, r3
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 80042a8:	230f      	movs	r3, #15
 80042aa:	18fb      	adds	r3, r7, r3
 80042ac:	2201      	movs	r2, #1
 80042ae:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2234      	movs	r2, #52	; 0x34
 80042b4:	2100      	movs	r1, #0
 80042b6:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 80042b8:	230f      	movs	r3, #15
 80042ba:	18fb      	adds	r3, r7, r3
 80042bc:	781b      	ldrb	r3, [r3, #0]
}
 80042be:	0018      	movs	r0, r3
 80042c0:	46bd      	mov	sp, r7
 80042c2:	b004      	add	sp, #16
 80042c4:	bd80      	pop	{r7, pc}
 80042c6:	46c0      	nop			; (mov r8, r8)
 80042c8:	00001001 	.word	0x00001001
 80042cc:	40012708 	.word	0x40012708
 80042d0:	2000007c 	.word	0x2000007c
 80042d4:	000f4240 	.word	0x000f4240
 80042d8:	ffbfffff 	.word	0xffbfffff
 80042dc:	feffffff 	.word	0xfeffffff
 80042e0:	ff7fffff 	.word	0xff7fffff

080042e4 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80042e4:	b580      	push	{r7, lr}
 80042e6:	b084      	sub	sp, #16
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80042ec:	2300      	movs	r3, #0
 80042ee:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80042f0:	2300      	movs	r3, #0
 80042f2:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	689b      	ldr	r3, [r3, #8]
 80042fa:	2203      	movs	r2, #3
 80042fc:	4013      	ands	r3, r2
 80042fe:	2b01      	cmp	r3, #1
 8004300:	d112      	bne.n	8004328 <ADC_Enable+0x44>
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	2201      	movs	r2, #1
 800430a:	4013      	ands	r3, r2
 800430c:	2b01      	cmp	r3, #1
 800430e:	d009      	beq.n	8004324 <ADC_Enable+0x40>
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	68da      	ldr	r2, [r3, #12]
 8004316:	2380      	movs	r3, #128	; 0x80
 8004318:	021b      	lsls	r3, r3, #8
 800431a:	401a      	ands	r2, r3
 800431c:	2380      	movs	r3, #128	; 0x80
 800431e:	021b      	lsls	r3, r3, #8
 8004320:	429a      	cmp	r2, r3
 8004322:	d101      	bne.n	8004328 <ADC_Enable+0x44>
 8004324:	2301      	movs	r3, #1
 8004326:	e000      	b.n	800432a <ADC_Enable+0x46>
 8004328:	2300      	movs	r3, #0
 800432a:	2b00      	cmp	r3, #0
 800432c:	d152      	bne.n	80043d4 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	689b      	ldr	r3, [r3, #8]
 8004334:	4a2a      	ldr	r2, [pc, #168]	; (80043e0 <ADC_Enable+0xfc>)
 8004336:	4013      	ands	r3, r2
 8004338:	d00d      	beq.n	8004356 <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800433e:	2210      	movs	r2, #16
 8004340:	431a      	orrs	r2, r3
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	639a      	str	r2, [r3, #56]	; 0x38
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800434a:	2201      	movs	r2, #1
 800434c:	431a      	orrs	r2, r3
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	63da      	str	r2, [r3, #60]	; 0x3c
      
      return HAL_ERROR;
 8004352:	2301      	movs	r3, #1
 8004354:	e03f      	b.n	80043d6 <ADC_Enable+0xf2>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	689a      	ldr	r2, [r3, #8]
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	2101      	movs	r1, #1
 8004362:	430a      	orrs	r2, r1
 8004364:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004366:	4b1f      	ldr	r3, [pc, #124]	; (80043e4 <ADC_Enable+0x100>)
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	491f      	ldr	r1, [pc, #124]	; (80043e8 <ADC_Enable+0x104>)
 800436c:	0018      	movs	r0, r3
 800436e:	f7fb fec9 	bl	8000104 <__udivsi3>
 8004372:	0003      	movs	r3, r0
 8004374:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8004376:	e002      	b.n	800437e <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 8004378:	68bb      	ldr	r3, [r7, #8]
 800437a:	3b01      	subs	r3, #1
 800437c:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800437e:	68bb      	ldr	r3, [r7, #8]
 8004380:	2b00      	cmp	r3, #0
 8004382:	d1f9      	bne.n	8004378 <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 8004384:	f7ff fc56 	bl	8003c34 <HAL_GetTick>
 8004388:	0003      	movs	r3, r0
 800438a:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800438c:	e01b      	b.n	80043c6 <ADC_Enable+0xe2>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800438e:	f7ff fc51 	bl	8003c34 <HAL_GetTick>
 8004392:	0002      	movs	r2, r0
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	1ad3      	subs	r3, r2, r3
 8004398:	2b02      	cmp	r3, #2
 800439a:	d914      	bls.n	80043c6 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	2201      	movs	r2, #1
 80043a4:	4013      	ands	r3, r2
 80043a6:	2b01      	cmp	r3, #1
 80043a8:	d00d      	beq.n	80043c6 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043ae:	2210      	movs	r2, #16
 80043b0:	431a      	orrs	r2, r3
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043ba:	2201      	movs	r2, #1
 80043bc:	431a      	orrs	r2, r3
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80043c2:	2301      	movs	r3, #1
 80043c4:	e007      	b.n	80043d6 <ADC_Enable+0xf2>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	2201      	movs	r2, #1
 80043ce:	4013      	ands	r3, r2
 80043d0:	2b01      	cmp	r3, #1
 80043d2:	d1dc      	bne.n	800438e <ADC_Enable+0xaa>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80043d4:	2300      	movs	r3, #0
}
 80043d6:	0018      	movs	r0, r3
 80043d8:	46bd      	mov	sp, r7
 80043da:	b004      	add	sp, #16
 80043dc:	bd80      	pop	{r7, pc}
 80043de:	46c0      	nop			; (mov r8, r8)
 80043e0:	80000017 	.word	0x80000017
 80043e4:	2000007c 	.word	0x2000007c
 80043e8:	000f4240 	.word	0x000f4240

080043ec <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 80043ec:	b580      	push	{r7, lr}
 80043ee:	b084      	sub	sp, #16
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80043f4:	2300      	movs	r3, #0
 80043f6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	689b      	ldr	r3, [r3, #8]
 80043fe:	2203      	movs	r2, #3
 8004400:	4013      	ands	r3, r2
 8004402:	2b01      	cmp	r3, #1
 8004404:	d112      	bne.n	800442c <ADC_Disable+0x40>
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	2201      	movs	r2, #1
 800440e:	4013      	ands	r3, r2
 8004410:	2b01      	cmp	r3, #1
 8004412:	d009      	beq.n	8004428 <ADC_Disable+0x3c>
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	68da      	ldr	r2, [r3, #12]
 800441a:	2380      	movs	r3, #128	; 0x80
 800441c:	021b      	lsls	r3, r3, #8
 800441e:	401a      	ands	r2, r3
 8004420:	2380      	movs	r3, #128	; 0x80
 8004422:	021b      	lsls	r3, r3, #8
 8004424:	429a      	cmp	r2, r3
 8004426:	d101      	bne.n	800442c <ADC_Disable+0x40>
 8004428:	2301      	movs	r3, #1
 800442a:	e000      	b.n	800442e <ADC_Disable+0x42>
 800442c:	2300      	movs	r3, #0
 800442e:	2b00      	cmp	r3, #0
 8004430:	d048      	beq.n	80044c4 <ADC_Disable+0xd8>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	689b      	ldr	r3, [r3, #8]
 8004438:	2205      	movs	r2, #5
 800443a:	4013      	ands	r3, r2
 800443c:	2b01      	cmp	r3, #1
 800443e:	d110      	bne.n	8004462 <ADC_Disable+0x76>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	689a      	ldr	r2, [r3, #8]
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	2102      	movs	r1, #2
 800444c:	430a      	orrs	r2, r1
 800444e:	609a      	str	r2, [r3, #8]
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	2203      	movs	r2, #3
 8004456:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004458:	f7ff fbec 	bl	8003c34 <HAL_GetTick>
 800445c:	0003      	movs	r3, r0
 800445e:	60fb      	str	r3, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8004460:	e029      	b.n	80044b6 <ADC_Disable+0xca>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004466:	2210      	movs	r2, #16
 8004468:	431a      	orrs	r2, r3
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	639a      	str	r2, [r3, #56]	; 0x38
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004472:	2201      	movs	r2, #1
 8004474:	431a      	orrs	r2, r3
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	63da      	str	r2, [r3, #60]	; 0x3c
      return HAL_ERROR;
 800447a:	2301      	movs	r3, #1
 800447c:	e023      	b.n	80044c6 <ADC_Disable+0xda>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800447e:	f7ff fbd9 	bl	8003c34 <HAL_GetTick>
 8004482:	0002      	movs	r2, r0
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	1ad3      	subs	r3, r2, r3
 8004488:	2b02      	cmp	r3, #2
 800448a:	d914      	bls.n	80044b6 <ADC_Disable+0xca>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	689b      	ldr	r3, [r3, #8]
 8004492:	2201      	movs	r2, #1
 8004494:	4013      	ands	r3, r2
 8004496:	2b01      	cmp	r3, #1
 8004498:	d10d      	bne.n	80044b6 <ADC_Disable+0xca>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800449e:	2210      	movs	r2, #16
 80044a0:	431a      	orrs	r2, r3
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044aa:	2201      	movs	r2, #1
 80044ac:	431a      	orrs	r2, r3
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80044b2:	2301      	movs	r3, #1
 80044b4:	e007      	b.n	80044c6 <ADC_Disable+0xda>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	689b      	ldr	r3, [r3, #8]
 80044bc:	2201      	movs	r2, #1
 80044be:	4013      	ands	r3, r2
 80044c0:	2b01      	cmp	r3, #1
 80044c2:	d0dc      	beq.n	800447e <ADC_Disable+0x92>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80044c4:	2300      	movs	r3, #0
}
 80044c6:	0018      	movs	r0, r3
 80044c8:	46bd      	mov	sp, r7
 80044ca:	b004      	add	sp, #16
 80044cc:	bd80      	pop	{r7, pc}

080044ce <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef* hadc)
{
 80044ce:	b580      	push	{r7, lr}
 80044d0:	b084      	sub	sp, #16
 80044d2:	af00      	add	r7, sp, #0
 80044d4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80044d6:	2300      	movs	r3, #0
 80044d8:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
    
  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	689b      	ldr	r3, [r3, #8]
 80044e0:	2204      	movs	r2, #4
 80044e2:	4013      	ands	r3, r2
 80044e4:	d03a      	beq.n	800455c <ADC_ConversionStop+0x8e>
  {
    
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	689b      	ldr	r3, [r3, #8]
 80044ec:	2204      	movs	r2, #4
 80044ee:	4013      	ands	r3, r2
 80044f0:	2b04      	cmp	r3, #4
 80044f2:	d10d      	bne.n	8004510 <ADC_ConversionStop+0x42>
        HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)                  )
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	689b      	ldr	r3, [r3, #8]
 80044fa:	2202      	movs	r2, #2
 80044fc:	4013      	ands	r3, r2
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 80044fe:	d107      	bne.n	8004510 <ADC_ConversionStop+0x42>
    {
      /* Stop conversions on regular group */
      hadc->Instance->CR |= ADC_CR_ADSTP;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	689a      	ldr	r2, [r3, #8]
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	2110      	movs	r1, #16
 800450c:	430a      	orrs	r2, r1
 800450e:	609a      	str	r2, [r3, #8]
    }
    
    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004510:	f7ff fb90 	bl	8003c34 <HAL_GetTick>
 8004514:	0003      	movs	r3, r0
 8004516:	60fb      	str	r3, [r7, #12]
      
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8004518:	e01a      	b.n	8004550 <ADC_ConversionStop+0x82>
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800451a:	f7ff fb8b 	bl	8003c34 <HAL_GetTick>
 800451e:	0002      	movs	r2, r0
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	1ad3      	subs	r3, r2, r3
 8004524:	2b02      	cmp	r3, #2
 8004526:	d913      	bls.n	8004550 <ADC_ConversionStop+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	689b      	ldr	r3, [r3, #8]
 800452e:	2204      	movs	r2, #4
 8004530:	4013      	ands	r3, r2
 8004532:	d00d      	beq.n	8004550 <ADC_ConversionStop+0x82>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004538:	2210      	movs	r2, #16
 800453a:	431a      	orrs	r2, r3
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004544:	2201      	movs	r2, #1
 8004546:	431a      	orrs	r2, r3
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800454c:	2301      	movs	r3, #1
 800454e:	e006      	b.n	800455e <ADC_ConversionStop+0x90>
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	689b      	ldr	r3, [r3, #8]
 8004556:	2204      	movs	r2, #4
 8004558:	4013      	ands	r3, r2
 800455a:	d1de      	bne.n	800451a <ADC_ConversionStop+0x4c>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800455c:	2300      	movs	r3, #0
}
 800455e:	0018      	movs	r0, r3
 8004560:	46bd      	mov	sp, r7
 8004562:	b004      	add	sp, #16
 8004564:	bd80      	pop	{r7, pc}
	...

08004568 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8004568:	b580      	push	{r7, lr}
 800456a:	b084      	sub	sp, #16
 800456c:	af00      	add	r7, sp, #0
 800456e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004574:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800457a:	2250      	movs	r2, #80	; 0x50
 800457c:	4013      	ands	r3, r2
 800457e:	d140      	bne.n	8004602 <ADC_DMAConvCplt+0x9a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004584:	2280      	movs	r2, #128	; 0x80
 8004586:	0092      	lsls	r2, r2, #2
 8004588:	431a      	orrs	r2, r3
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	68da      	ldr	r2, [r3, #12]
 8004594:	23c0      	movs	r3, #192	; 0xc0
 8004596:	011b      	lsls	r3, r3, #4
 8004598:	4013      	ands	r3, r2
 800459a:	d12d      	bne.n	80045f8 <ADC_DMAConvCplt+0x90>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	7e9b      	ldrb	r3, [r3, #26]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d129      	bne.n	80045f8 <ADC_DMAConvCplt+0x90>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	2208      	movs	r2, #8
 80045ac:	4013      	ands	r3, r2
 80045ae:	2b08      	cmp	r3, #8
 80045b0:	d122      	bne.n	80045f8 <ADC_DMAConvCplt+0x90>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	689b      	ldr	r3, [r3, #8]
 80045b8:	2204      	movs	r2, #4
 80045ba:	4013      	ands	r3, r2
 80045bc:	d110      	bne.n	80045e0 <ADC_DMAConvCplt+0x78>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	685a      	ldr	r2, [r3, #4]
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	210c      	movs	r1, #12
 80045ca:	438a      	bics	r2, r1
 80045cc:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045d2:	4a11      	ldr	r2, [pc, #68]	; (8004618 <ADC_DMAConvCplt+0xb0>)
 80045d4:	4013      	ands	r3, r2
 80045d6:	2201      	movs	r2, #1
 80045d8:	431a      	orrs	r2, r3
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	639a      	str	r2, [r3, #56]	; 0x38
 80045de:	e00b      	b.n	80045f8 <ADC_DMAConvCplt+0x90>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045e4:	2220      	movs	r2, #32
 80045e6:	431a      	orrs	r2, r3
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045f0:	2201      	movs	r2, #1
 80045f2:	431a      	orrs	r2, r3
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	0018      	movs	r0, r3
 80045fc:	f7fe f9cc 	bl	8002998 <HAL_ADC_ConvCpltCallback>
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }

}
 8004600:	e005      	b.n	800460e <ADC_DMAConvCplt+0xa6>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004606:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004608:	687a      	ldr	r2, [r7, #4]
 800460a:	0010      	movs	r0, r2
 800460c:	4798      	blx	r3
}
 800460e:	46c0      	nop			; (mov r8, r8)
 8004610:	46bd      	mov	sp, r7
 8004612:	b004      	add	sp, #16
 8004614:	bd80      	pop	{r7, pc}
 8004616:	46c0      	nop			; (mov r8, r8)
 8004618:	fffffefe 	.word	0xfffffefe

0800461c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800461c:	b580      	push	{r7, lr}
 800461e:	b084      	sub	sp, #16
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004628:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	0018      	movs	r0, r3
 800462e:	f7fe f9a9 	bl	8002984 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004632:	46c0      	nop			; (mov r8, r8)
 8004634:	46bd      	mov	sp, r7
 8004636:	b004      	add	sp, #16
 8004638:	bd80      	pop	{r7, pc}

0800463a <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800463a:	b580      	push	{r7, lr}
 800463c:	b084      	sub	sp, #16
 800463e:	af00      	add	r7, sp, #0
 8004640:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004646:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800464c:	2240      	movs	r2, #64	; 0x40
 800464e:	431a      	orrs	r2, r3
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004658:	2204      	movs	r2, #4
 800465a:	431a      	orrs	r2, r3
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc); 
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	0018      	movs	r0, r3
 8004664:	f7ff fd28 	bl	80040b8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004668:	46c0      	nop			; (mov r8, r8)
 800466a:	46bd      	mov	sp, r7
 800466c:	b004      	add	sp, #16
 800466e:	bd80      	pop	{r7, pc}

08004670 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004670:	b580      	push	{r7, lr}
 8004672:	b082      	sub	sp, #8
 8004674:	af00      	add	r7, sp, #0
 8004676:	0002      	movs	r2, r0
 8004678:	1dfb      	adds	r3, r7, #7
 800467a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800467c:	1dfb      	adds	r3, r7, #7
 800467e:	781b      	ldrb	r3, [r3, #0]
 8004680:	2b7f      	cmp	r3, #127	; 0x7f
 8004682:	d809      	bhi.n	8004698 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004684:	1dfb      	adds	r3, r7, #7
 8004686:	781b      	ldrb	r3, [r3, #0]
 8004688:	001a      	movs	r2, r3
 800468a:	231f      	movs	r3, #31
 800468c:	401a      	ands	r2, r3
 800468e:	4b04      	ldr	r3, [pc, #16]	; (80046a0 <__NVIC_EnableIRQ+0x30>)
 8004690:	2101      	movs	r1, #1
 8004692:	4091      	lsls	r1, r2
 8004694:	000a      	movs	r2, r1
 8004696:	601a      	str	r2, [r3, #0]
  }
}
 8004698:	46c0      	nop			; (mov r8, r8)
 800469a:	46bd      	mov	sp, r7
 800469c:	b002      	add	sp, #8
 800469e:	bd80      	pop	{r7, pc}
 80046a0:	e000e100 	.word	0xe000e100

080046a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80046a4:	b590      	push	{r4, r7, lr}
 80046a6:	b083      	sub	sp, #12
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	0002      	movs	r2, r0
 80046ac:	6039      	str	r1, [r7, #0]
 80046ae:	1dfb      	adds	r3, r7, #7
 80046b0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80046b2:	1dfb      	adds	r3, r7, #7
 80046b4:	781b      	ldrb	r3, [r3, #0]
 80046b6:	2b7f      	cmp	r3, #127	; 0x7f
 80046b8:	d828      	bhi.n	800470c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80046ba:	4a2f      	ldr	r2, [pc, #188]	; (8004778 <__NVIC_SetPriority+0xd4>)
 80046bc:	1dfb      	adds	r3, r7, #7
 80046be:	781b      	ldrb	r3, [r3, #0]
 80046c0:	b25b      	sxtb	r3, r3
 80046c2:	089b      	lsrs	r3, r3, #2
 80046c4:	33c0      	adds	r3, #192	; 0xc0
 80046c6:	009b      	lsls	r3, r3, #2
 80046c8:	589b      	ldr	r3, [r3, r2]
 80046ca:	1dfa      	adds	r2, r7, #7
 80046cc:	7812      	ldrb	r2, [r2, #0]
 80046ce:	0011      	movs	r1, r2
 80046d0:	2203      	movs	r2, #3
 80046d2:	400a      	ands	r2, r1
 80046d4:	00d2      	lsls	r2, r2, #3
 80046d6:	21ff      	movs	r1, #255	; 0xff
 80046d8:	4091      	lsls	r1, r2
 80046da:	000a      	movs	r2, r1
 80046dc:	43d2      	mvns	r2, r2
 80046de:	401a      	ands	r2, r3
 80046e0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80046e2:	683b      	ldr	r3, [r7, #0]
 80046e4:	019b      	lsls	r3, r3, #6
 80046e6:	22ff      	movs	r2, #255	; 0xff
 80046e8:	401a      	ands	r2, r3
 80046ea:	1dfb      	adds	r3, r7, #7
 80046ec:	781b      	ldrb	r3, [r3, #0]
 80046ee:	0018      	movs	r0, r3
 80046f0:	2303      	movs	r3, #3
 80046f2:	4003      	ands	r3, r0
 80046f4:	00db      	lsls	r3, r3, #3
 80046f6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80046f8:	481f      	ldr	r0, [pc, #124]	; (8004778 <__NVIC_SetPriority+0xd4>)
 80046fa:	1dfb      	adds	r3, r7, #7
 80046fc:	781b      	ldrb	r3, [r3, #0]
 80046fe:	b25b      	sxtb	r3, r3
 8004700:	089b      	lsrs	r3, r3, #2
 8004702:	430a      	orrs	r2, r1
 8004704:	33c0      	adds	r3, #192	; 0xc0
 8004706:	009b      	lsls	r3, r3, #2
 8004708:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800470a:	e031      	b.n	8004770 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800470c:	4a1b      	ldr	r2, [pc, #108]	; (800477c <__NVIC_SetPriority+0xd8>)
 800470e:	1dfb      	adds	r3, r7, #7
 8004710:	781b      	ldrb	r3, [r3, #0]
 8004712:	0019      	movs	r1, r3
 8004714:	230f      	movs	r3, #15
 8004716:	400b      	ands	r3, r1
 8004718:	3b08      	subs	r3, #8
 800471a:	089b      	lsrs	r3, r3, #2
 800471c:	3306      	adds	r3, #6
 800471e:	009b      	lsls	r3, r3, #2
 8004720:	18d3      	adds	r3, r2, r3
 8004722:	3304      	adds	r3, #4
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	1dfa      	adds	r2, r7, #7
 8004728:	7812      	ldrb	r2, [r2, #0]
 800472a:	0011      	movs	r1, r2
 800472c:	2203      	movs	r2, #3
 800472e:	400a      	ands	r2, r1
 8004730:	00d2      	lsls	r2, r2, #3
 8004732:	21ff      	movs	r1, #255	; 0xff
 8004734:	4091      	lsls	r1, r2
 8004736:	000a      	movs	r2, r1
 8004738:	43d2      	mvns	r2, r2
 800473a:	401a      	ands	r2, r3
 800473c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800473e:	683b      	ldr	r3, [r7, #0]
 8004740:	019b      	lsls	r3, r3, #6
 8004742:	22ff      	movs	r2, #255	; 0xff
 8004744:	401a      	ands	r2, r3
 8004746:	1dfb      	adds	r3, r7, #7
 8004748:	781b      	ldrb	r3, [r3, #0]
 800474a:	0018      	movs	r0, r3
 800474c:	2303      	movs	r3, #3
 800474e:	4003      	ands	r3, r0
 8004750:	00db      	lsls	r3, r3, #3
 8004752:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004754:	4809      	ldr	r0, [pc, #36]	; (800477c <__NVIC_SetPriority+0xd8>)
 8004756:	1dfb      	adds	r3, r7, #7
 8004758:	781b      	ldrb	r3, [r3, #0]
 800475a:	001c      	movs	r4, r3
 800475c:	230f      	movs	r3, #15
 800475e:	4023      	ands	r3, r4
 8004760:	3b08      	subs	r3, #8
 8004762:	089b      	lsrs	r3, r3, #2
 8004764:	430a      	orrs	r2, r1
 8004766:	3306      	adds	r3, #6
 8004768:	009b      	lsls	r3, r3, #2
 800476a:	18c3      	adds	r3, r0, r3
 800476c:	3304      	adds	r3, #4
 800476e:	601a      	str	r2, [r3, #0]
}
 8004770:	46c0      	nop			; (mov r8, r8)
 8004772:	46bd      	mov	sp, r7
 8004774:	b003      	add	sp, #12
 8004776:	bd90      	pop	{r4, r7, pc}
 8004778:	e000e100 	.word	0xe000e100
 800477c:	e000ed00 	.word	0xe000ed00

08004780 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004780:	b580      	push	{r7, lr}
 8004782:	b082      	sub	sp, #8
 8004784:	af00      	add	r7, sp, #0
 8004786:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	1e5a      	subs	r2, r3, #1
 800478c:	2380      	movs	r3, #128	; 0x80
 800478e:	045b      	lsls	r3, r3, #17
 8004790:	429a      	cmp	r2, r3
 8004792:	d301      	bcc.n	8004798 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004794:	2301      	movs	r3, #1
 8004796:	e010      	b.n	80047ba <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004798:	4b0a      	ldr	r3, [pc, #40]	; (80047c4 <SysTick_Config+0x44>)
 800479a:	687a      	ldr	r2, [r7, #4]
 800479c:	3a01      	subs	r2, #1
 800479e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80047a0:	2301      	movs	r3, #1
 80047a2:	425b      	negs	r3, r3
 80047a4:	2103      	movs	r1, #3
 80047a6:	0018      	movs	r0, r3
 80047a8:	f7ff ff7c 	bl	80046a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80047ac:	4b05      	ldr	r3, [pc, #20]	; (80047c4 <SysTick_Config+0x44>)
 80047ae:	2200      	movs	r2, #0
 80047b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80047b2:	4b04      	ldr	r3, [pc, #16]	; (80047c4 <SysTick_Config+0x44>)
 80047b4:	2207      	movs	r2, #7
 80047b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80047b8:	2300      	movs	r3, #0
}
 80047ba:	0018      	movs	r0, r3
 80047bc:	46bd      	mov	sp, r7
 80047be:	b002      	add	sp, #8
 80047c0:	bd80      	pop	{r7, pc}
 80047c2:	46c0      	nop			; (mov r8, r8)
 80047c4:	e000e010 	.word	0xe000e010

080047c8 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80047c8:	b580      	push	{r7, lr}
 80047ca:	b084      	sub	sp, #16
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	60b9      	str	r1, [r7, #8]
 80047d0:	607a      	str	r2, [r7, #4]
 80047d2:	210f      	movs	r1, #15
 80047d4:	187b      	adds	r3, r7, r1
 80047d6:	1c02      	adds	r2, r0, #0
 80047d8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80047da:	68ba      	ldr	r2, [r7, #8]
 80047dc:	187b      	adds	r3, r7, r1
 80047de:	781b      	ldrb	r3, [r3, #0]
 80047e0:	b25b      	sxtb	r3, r3
 80047e2:	0011      	movs	r1, r2
 80047e4:	0018      	movs	r0, r3
 80047e6:	f7ff ff5d 	bl	80046a4 <__NVIC_SetPriority>
}
 80047ea:	46c0      	nop			; (mov r8, r8)
 80047ec:	46bd      	mov	sp, r7
 80047ee:	b004      	add	sp, #16
 80047f0:	bd80      	pop	{r7, pc}

080047f2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80047f2:	b580      	push	{r7, lr}
 80047f4:	b082      	sub	sp, #8
 80047f6:	af00      	add	r7, sp, #0
 80047f8:	0002      	movs	r2, r0
 80047fa:	1dfb      	adds	r3, r7, #7
 80047fc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80047fe:	1dfb      	adds	r3, r7, #7
 8004800:	781b      	ldrb	r3, [r3, #0]
 8004802:	b25b      	sxtb	r3, r3
 8004804:	0018      	movs	r0, r3
 8004806:	f7ff ff33 	bl	8004670 <__NVIC_EnableIRQ>
}
 800480a:	46c0      	nop			; (mov r8, r8)
 800480c:	46bd      	mov	sp, r7
 800480e:	b002      	add	sp, #8
 8004810:	bd80      	pop	{r7, pc}

08004812 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004812:	b580      	push	{r7, lr}
 8004814:	b082      	sub	sp, #8
 8004816:	af00      	add	r7, sp, #0
 8004818:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	0018      	movs	r0, r3
 800481e:	f7ff ffaf 	bl	8004780 <SysTick_Config>
 8004822:	0003      	movs	r3, r0
}
 8004824:	0018      	movs	r0, r3
 8004826:	46bd      	mov	sp, r7
 8004828:	b002      	add	sp, #8
 800482a:	bd80      	pop	{r7, pc}

0800482c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 800482c:	b580      	push	{r7, lr}
 800482e:	b084      	sub	sp, #16
 8004830:	af00      	add	r7, sp, #0
 8004832:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004834:	2300      	movs	r3, #0
 8004836:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2b00      	cmp	r3, #0
 800483c:	d101      	bne.n	8004842 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800483e:	2301      	movs	r3, #1
 8004840:	e036      	b.n	80048b0 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	2221      	movs	r2, #33	; 0x21
 8004846:	2102      	movs	r1, #2
 8004848:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	4a18      	ldr	r2, [pc, #96]	; (80048b8 <HAL_DMA_Init+0x8c>)
 8004856:	4013      	ands	r3, r2
 8004858:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8004862:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	68db      	ldr	r3, [r3, #12]
 8004868:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800486e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	695b      	ldr	r3, [r3, #20]
 8004874:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800487a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	69db      	ldr	r3, [r3, #28]
 8004880:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004882:	68fa      	ldr	r2, [r7, #12]
 8004884:	4313      	orrs	r3, r2
 8004886:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	68fa      	ldr	r2, [r7, #12]
 800488e:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	0018      	movs	r0, r3
 8004894:	f000 f9d0 	bl	8004c38 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	2200      	movs	r2, #0
 800489c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	2221      	movs	r2, #33	; 0x21
 80048a2:	2101      	movs	r1, #1
 80048a4:	5499      	strb	r1, [r3, r2]
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	2220      	movs	r2, #32
 80048aa:	2100      	movs	r1, #0
 80048ac:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 80048ae:	2300      	movs	r3, #0
}  
 80048b0:	0018      	movs	r0, r3
 80048b2:	46bd      	mov	sp, r7
 80048b4:	b004      	add	sp, #16
 80048b6:	bd80      	pop	{r7, pc}
 80048b8:	ffffc00f 	.word	0xffffc00f

080048bc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80048bc:	b580      	push	{r7, lr}
 80048be:	b086      	sub	sp, #24
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	60f8      	str	r0, [r7, #12]
 80048c4:	60b9      	str	r1, [r7, #8]
 80048c6:	607a      	str	r2, [r7, #4]
 80048c8:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 80048ca:	2317      	movs	r3, #23
 80048cc:	18fb      	adds	r3, r7, r3
 80048ce:	2200      	movs	r2, #0
 80048d0:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	2220      	movs	r2, #32
 80048d6:	5c9b      	ldrb	r3, [r3, r2]
 80048d8:	2b01      	cmp	r3, #1
 80048da:	d101      	bne.n	80048e0 <HAL_DMA_Start_IT+0x24>
 80048dc:	2302      	movs	r3, #2
 80048de:	e04f      	b.n	8004980 <HAL_DMA_Start_IT+0xc4>
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	2220      	movs	r2, #32
 80048e4:	2101      	movs	r1, #1
 80048e6:	5499      	strb	r1, [r3, r2]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	2221      	movs	r2, #33	; 0x21
 80048ec:	5c9b      	ldrb	r3, [r3, r2]
 80048ee:	b2db      	uxtb	r3, r3
 80048f0:	2b01      	cmp	r3, #1
 80048f2:	d13a      	bne.n	800496a <HAL_DMA_Start_IT+0xae>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	2221      	movs	r2, #33	; 0x21
 80048f8:	2102      	movs	r1, #2
 80048fa:	5499      	strb	r1, [r3, r2]
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	2200      	movs	r2, #0
 8004900:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	681a      	ldr	r2, [r3, #0]
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	2101      	movs	r1, #1
 800490e:	438a      	bics	r2, r1
 8004910:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004912:	683b      	ldr	r3, [r7, #0]
 8004914:	687a      	ldr	r2, [r7, #4]
 8004916:	68b9      	ldr	r1, [r7, #8]
 8004918:	68f8      	ldr	r0, [r7, #12]
 800491a:	f000 f960 	bl	8004bde <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004922:	2b00      	cmp	r3, #0
 8004924:	d008      	beq.n	8004938 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	681a      	ldr	r2, [r3, #0]
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	210e      	movs	r1, #14
 8004932:	430a      	orrs	r2, r1
 8004934:	601a      	str	r2, [r3, #0]
 8004936:	e00f      	b.n	8004958 <HAL_DMA_Start_IT+0x9c>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	681a      	ldr	r2, [r3, #0]
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	210a      	movs	r1, #10
 8004944:	430a      	orrs	r2, r1
 8004946:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	681a      	ldr	r2, [r3, #0]
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	2104      	movs	r1, #4
 8004954:	438a      	bics	r2, r1
 8004956:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	681a      	ldr	r2, [r3, #0]
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	2101      	movs	r1, #1
 8004964:	430a      	orrs	r2, r1
 8004966:	601a      	str	r2, [r3, #0]
 8004968:	e007      	b.n	800497a <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	2220      	movs	r2, #32
 800496e:	2100      	movs	r1, #0
 8004970:	5499      	strb	r1, [r3, r2]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8004972:	2317      	movs	r3, #23
 8004974:	18fb      	adds	r3, r7, r3
 8004976:	2202      	movs	r2, #2
 8004978:	701a      	strb	r2, [r3, #0]
  }     
  
  return status;    
 800497a:	2317      	movs	r3, #23
 800497c:	18fb      	adds	r3, r7, r3
 800497e:	781b      	ldrb	r3, [r3, #0]
} 
 8004980:	0018      	movs	r0, r3
 8004982:	46bd      	mov	sp, r7
 8004984:	b006      	add	sp, #24
 8004986:	bd80      	pop	{r7, pc}

08004988 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004988:	b580      	push	{r7, lr}
 800498a:	b082      	sub	sp, #8
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2221      	movs	r2, #33	; 0x21
 8004994:	5c9b      	ldrb	r3, [r3, r2]
 8004996:	b2db      	uxtb	r3, r3
 8004998:	2b02      	cmp	r3, #2
 800499a:	d008      	beq.n	80049ae <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2204      	movs	r2, #4
 80049a0:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	2220      	movs	r2, #32
 80049a6:	2100      	movs	r1, #0
 80049a8:	5499      	strb	r1, [r3, r2]
    
    return HAL_ERROR;
 80049aa:	2301      	movs	r3, #1
 80049ac:	e020      	b.n	80049f0 <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	681a      	ldr	r2, [r3, #0]
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	210e      	movs	r1, #14
 80049ba:	438a      	bics	r2, r1
 80049bc:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	681a      	ldr	r2, [r3, #0]
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	2101      	movs	r1, #1
 80049ca:	438a      	bics	r2, r1
 80049cc:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049d6:	2101      	movs	r1, #1
 80049d8:	4091      	lsls	r1, r2
 80049da:	000a      	movs	r2, r1
 80049dc:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	2221      	movs	r2, #33	; 0x21
 80049e2:	2101      	movs	r1, #1
 80049e4:	5499      	strb	r1, [r3, r2]
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	2220      	movs	r2, #32
 80049ea:	2100      	movs	r1, #0
 80049ec:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 80049ee:	2300      	movs	r3, #0
}
 80049f0:	0018      	movs	r0, r3
 80049f2:	46bd      	mov	sp, r7
 80049f4:	b002      	add	sp, #8
 80049f6:	bd80      	pop	{r7, pc}

080049f8 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80049f8:	b580      	push	{r7, lr}
 80049fa:	b084      	sub	sp, #16
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004a00:	210f      	movs	r1, #15
 8004a02:	187b      	adds	r3, r7, r1
 8004a04:	2200      	movs	r2, #0
 8004a06:	701a      	strb	r2, [r3, #0]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2221      	movs	r2, #33	; 0x21
 8004a0c:	5c9b      	ldrb	r3, [r3, r2]
 8004a0e:	b2db      	uxtb	r3, r3
 8004a10:	2b02      	cmp	r3, #2
 8004a12:	d006      	beq.n	8004a22 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2204      	movs	r2, #4
 8004a18:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8004a1a:	187b      	adds	r3, r7, r1
 8004a1c:	2201      	movs	r2, #1
 8004a1e:	701a      	strb	r2, [r3, #0]
 8004a20:	e028      	b.n	8004a74 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	681a      	ldr	r2, [r3, #0]
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	210e      	movs	r1, #14
 8004a2e:	438a      	bics	r2, r1
 8004a30:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	681a      	ldr	r2, [r3, #0]
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	2101      	movs	r1, #1
 8004a3e:	438a      	bics	r2, r1
 8004a40:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a4a:	2101      	movs	r1, #1
 8004a4c:	4091      	lsls	r1, r2
 8004a4e:	000a      	movs	r2, r1
 8004a50:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	2221      	movs	r2, #33	; 0x21
 8004a56:	2101      	movs	r1, #1
 8004a58:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	2220      	movs	r2, #32
 8004a5e:	2100      	movs	r1, #0
 8004a60:	5499      	strb	r1, [r3, r2]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d004      	beq.n	8004a74 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a6e:	687a      	ldr	r2, [r7, #4]
 8004a70:	0010      	movs	r0, r2
 8004a72:	4798      	blx	r3
    } 
  }
  return status;
 8004a74:	230f      	movs	r3, #15
 8004a76:	18fb      	adds	r3, r7, r3
 8004a78:	781b      	ldrb	r3, [r3, #0]
}
 8004a7a:	0018      	movs	r0, r3
 8004a7c:	46bd      	mov	sp, r7
 8004a7e:	b004      	add	sp, #16
 8004a80:	bd80      	pop	{r7, pc}

08004a82 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004a82:	b580      	push	{r7, lr}
 8004a84:	b084      	sub	sp, #16
 8004a86:	af00      	add	r7, sp, #0
 8004a88:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a9e:	2204      	movs	r2, #4
 8004aa0:	409a      	lsls	r2, r3
 8004aa2:	0013      	movs	r3, r2
 8004aa4:	68fa      	ldr	r2, [r7, #12]
 8004aa6:	4013      	ands	r3, r2
 8004aa8:	d024      	beq.n	8004af4 <HAL_DMA_IRQHandler+0x72>
 8004aaa:	68bb      	ldr	r3, [r7, #8]
 8004aac:	2204      	movs	r2, #4
 8004aae:	4013      	ands	r3, r2
 8004ab0:	d020      	beq.n	8004af4 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	2220      	movs	r2, #32
 8004aba:	4013      	ands	r3, r2
 8004abc:	d107      	bne.n	8004ace <HAL_DMA_IRQHandler+0x4c>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	681a      	ldr	r2, [r3, #0]
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	2104      	movs	r1, #4
 8004aca:	438a      	bics	r2, r1
 8004acc:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ad6:	2104      	movs	r1, #4
 8004ad8:	4091      	lsls	r1, r2
 8004ada:	000a      	movs	r2, r1
 8004adc:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d100      	bne.n	8004ae8 <HAL_DMA_IRQHandler+0x66>
 8004ae6:	e06a      	b.n	8004bbe <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004aec:	687a      	ldr	r2, [r7, #4]
 8004aee:	0010      	movs	r0, r2
 8004af0:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8004af2:	e064      	b.n	8004bbe <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004af8:	2202      	movs	r2, #2
 8004afa:	409a      	lsls	r2, r3
 8004afc:	0013      	movs	r3, r2
 8004afe:	68fa      	ldr	r2, [r7, #12]
 8004b00:	4013      	ands	r3, r2
 8004b02:	d02b      	beq.n	8004b5c <HAL_DMA_IRQHandler+0xda>
 8004b04:	68bb      	ldr	r3, [r7, #8]
 8004b06:	2202      	movs	r2, #2
 8004b08:	4013      	ands	r3, r2
 8004b0a:	d027      	beq.n	8004b5c <HAL_DMA_IRQHandler+0xda>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	2220      	movs	r2, #32
 8004b14:	4013      	ands	r3, r2
 8004b16:	d10b      	bne.n	8004b30 <HAL_DMA_IRQHandler+0xae>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	681a      	ldr	r2, [r3, #0]
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	210a      	movs	r1, #10
 8004b24:	438a      	bics	r2, r1
 8004b26:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2221      	movs	r2, #33	; 0x21
 8004b2c:	2101      	movs	r1, #1
 8004b2e:	5499      	strb	r1, [r3, r2]
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b38:	2102      	movs	r1, #2
 8004b3a:	4091      	lsls	r1, r2
 8004b3c:	000a      	movs	r2, r1
 8004b3e:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2220      	movs	r2, #32
 8004b44:	2100      	movs	r1, #0
 8004b46:	5499      	strb	r1, [r3, r2]
  	
  	if(hdma->XferCpltCallback != NULL)
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d036      	beq.n	8004bbe <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b54:	687a      	ldr	r2, [r7, #4]
 8004b56:	0010      	movs	r0, r2
 8004b58:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8004b5a:	e030      	b.n	8004bbe <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b60:	2208      	movs	r2, #8
 8004b62:	409a      	lsls	r2, r3
 8004b64:	0013      	movs	r3, r2
 8004b66:	68fa      	ldr	r2, [r7, #12]
 8004b68:	4013      	ands	r3, r2
 8004b6a:	d028      	beq.n	8004bbe <HAL_DMA_IRQHandler+0x13c>
 8004b6c:	68bb      	ldr	r3, [r7, #8]
 8004b6e:	2208      	movs	r2, #8
 8004b70:	4013      	ands	r3, r2
 8004b72:	d024      	beq.n	8004bbe <HAL_DMA_IRQHandler+0x13c>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	681a      	ldr	r2, [r3, #0]
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	210e      	movs	r1, #14
 8004b80:	438a      	bics	r2, r1
 8004b82:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b8c:	2101      	movs	r1, #1
 8004b8e:	4091      	lsls	r1, r2
 8004b90:	000a      	movs	r2, r1
 8004b92:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2201      	movs	r2, #1
 8004b98:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	2221      	movs	r2, #33	; 0x21
 8004b9e:	2101      	movs	r1, #1
 8004ba0:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	2220      	movs	r2, #32
 8004ba6:	2100      	movs	r1, #0
 8004ba8:	5499      	strb	r1, [r3, r2]
    
    if(hdma->XferErrorCallback != NULL)
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d005      	beq.n	8004bbe <HAL_DMA_IRQHandler+0x13c>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bb6:	687a      	ldr	r2, [r7, #4]
 8004bb8:	0010      	movs	r0, r2
 8004bba:	4798      	blx	r3
    }
   }
}  
 8004bbc:	e7ff      	b.n	8004bbe <HAL_DMA_IRQHandler+0x13c>
 8004bbe:	46c0      	nop			; (mov r8, r8)
 8004bc0:	46bd      	mov	sp, r7
 8004bc2:	b004      	add	sp, #16
 8004bc4:	bd80      	pop	{r7, pc}

08004bc6 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8004bc6:	b580      	push	{r7, lr}
 8004bc8:	b082      	sub	sp, #8
 8004bca:	af00      	add	r7, sp, #0
 8004bcc:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	2221      	movs	r2, #33	; 0x21
 8004bd2:	5c9b      	ldrb	r3, [r3, r2]
 8004bd4:	b2db      	uxtb	r3, r3
}
 8004bd6:	0018      	movs	r0, r3
 8004bd8:	46bd      	mov	sp, r7
 8004bda:	b002      	add	sp, #8
 8004bdc:	bd80      	pop	{r7, pc}

08004bde <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004bde:	b580      	push	{r7, lr}
 8004be0:	b084      	sub	sp, #16
 8004be2:	af00      	add	r7, sp, #0
 8004be4:	60f8      	str	r0, [r7, #12]
 8004be6:	60b9      	str	r1, [r7, #8]
 8004be8:	607a      	str	r2, [r7, #4]
 8004bea:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bf4:	2101      	movs	r1, #1
 8004bf6:	4091      	lsls	r1, r2
 8004bf8:	000a      	movs	r2, r1
 8004bfa:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	683a      	ldr	r2, [r7, #0]
 8004c02:	605a      	str	r2, [r3, #4]
  
  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	685b      	ldr	r3, [r3, #4]
 8004c08:	2b10      	cmp	r3, #16
 8004c0a:	d108      	bne.n	8004c1e <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	687a      	ldr	r2, [r7, #4]
 8004c12:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	68ba      	ldr	r2, [r7, #8]
 8004c1a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004c1c:	e007      	b.n	8004c2e <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	68ba      	ldr	r2, [r7, #8]
 8004c24:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	687a      	ldr	r2, [r7, #4]
 8004c2c:	60da      	str	r2, [r3, #12]
}
 8004c2e:	46c0      	nop			; (mov r8, r8)
 8004c30:	46bd      	mov	sp, r7
 8004c32:	b004      	add	sp, #16
 8004c34:	bd80      	pop	{r7, pc}
	...

08004c38 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	b082      	sub	sp, #8
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	001a      	movs	r2, r3
 8004c46:	4b14      	ldr	r3, [pc, #80]	; (8004c98 <DMA_CalcBaseAndBitshift+0x60>)
 8004c48:	429a      	cmp	r2, r3
 8004c4a:	d810      	bhi.n	8004c6e <DMA_CalcBaseAndBitshift+0x36>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	4a12      	ldr	r2, [pc, #72]	; (8004c9c <DMA_CalcBaseAndBitshift+0x64>)
 8004c52:	4694      	mov	ip, r2
 8004c54:	4463      	add	r3, ip
 8004c56:	2114      	movs	r1, #20
 8004c58:	0018      	movs	r0, r3
 8004c5a:	f7fb fa53 	bl	8000104 <__udivsi3>
 8004c5e:	0003      	movs	r3, r0
 8004c60:	009a      	lsls	r2, r3, #2
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	4a0d      	ldr	r2, [pc, #52]	; (8004ca0 <DMA_CalcBaseAndBitshift+0x68>)
 8004c6a:	63da      	str	r2, [r3, #60]	; 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 8004c6c:	e00f      	b.n	8004c8e <DMA_CalcBaseAndBitshift+0x56>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	4a0c      	ldr	r2, [pc, #48]	; (8004ca4 <DMA_CalcBaseAndBitshift+0x6c>)
 8004c74:	4694      	mov	ip, r2
 8004c76:	4463      	add	r3, ip
 8004c78:	2114      	movs	r1, #20
 8004c7a:	0018      	movs	r0, r3
 8004c7c:	f7fb fa42 	bl	8000104 <__udivsi3>
 8004c80:	0003      	movs	r3, r0
 8004c82:	009a      	lsls	r2, r3, #2
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	4a07      	ldr	r2, [pc, #28]	; (8004ca8 <DMA_CalcBaseAndBitshift+0x70>)
 8004c8c:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8004c8e:	46c0      	nop			; (mov r8, r8)
 8004c90:	46bd      	mov	sp, r7
 8004c92:	b002      	add	sp, #8
 8004c94:	bd80      	pop	{r7, pc}
 8004c96:	46c0      	nop			; (mov r8, r8)
 8004c98:	40020407 	.word	0x40020407
 8004c9c:	bffdfff8 	.word	0xbffdfff8
 8004ca0:	40020000 	.word	0x40020000
 8004ca4:	bffdfbf8 	.word	0xbffdfbf8
 8004ca8:	40020400 	.word	0x40020400

08004cac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004cac:	b580      	push	{r7, lr}
 8004cae:	b086      	sub	sp, #24
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	6078      	str	r0, [r7, #4]
 8004cb4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004cb6:	2300      	movs	r3, #0
 8004cb8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004cba:	e155      	b.n	8004f68 <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004cbc:	683b      	ldr	r3, [r7, #0]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	2101      	movs	r1, #1
 8004cc2:	697a      	ldr	r2, [r7, #20]
 8004cc4:	4091      	lsls	r1, r2
 8004cc6:	000a      	movs	r2, r1
 8004cc8:	4013      	ands	r3, r2
 8004cca:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d100      	bne.n	8004cd4 <HAL_GPIO_Init+0x28>
 8004cd2:	e146      	b.n	8004f62 <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004cd4:	683b      	ldr	r3, [r7, #0]
 8004cd6:	685b      	ldr	r3, [r3, #4]
 8004cd8:	2203      	movs	r2, #3
 8004cda:	4013      	ands	r3, r2
 8004cdc:	2b01      	cmp	r3, #1
 8004cde:	d005      	beq.n	8004cec <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004ce0:	683b      	ldr	r3, [r7, #0]
 8004ce2:	685b      	ldr	r3, [r3, #4]
 8004ce4:	2203      	movs	r2, #3
 8004ce6:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004ce8:	2b02      	cmp	r3, #2
 8004cea:	d130      	bne.n	8004d4e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	689b      	ldr	r3, [r3, #8]
 8004cf0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8004cf2:	697b      	ldr	r3, [r7, #20]
 8004cf4:	005b      	lsls	r3, r3, #1
 8004cf6:	2203      	movs	r2, #3
 8004cf8:	409a      	lsls	r2, r3
 8004cfa:	0013      	movs	r3, r2
 8004cfc:	43da      	mvns	r2, r3
 8004cfe:	693b      	ldr	r3, [r7, #16]
 8004d00:	4013      	ands	r3, r2
 8004d02:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004d04:	683b      	ldr	r3, [r7, #0]
 8004d06:	68da      	ldr	r2, [r3, #12]
 8004d08:	697b      	ldr	r3, [r7, #20]
 8004d0a:	005b      	lsls	r3, r3, #1
 8004d0c:	409a      	lsls	r2, r3
 8004d0e:	0013      	movs	r3, r2
 8004d10:	693a      	ldr	r2, [r7, #16]
 8004d12:	4313      	orrs	r3, r2
 8004d14:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	693a      	ldr	r2, [r7, #16]
 8004d1a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	685b      	ldr	r3, [r3, #4]
 8004d20:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004d22:	2201      	movs	r2, #1
 8004d24:	697b      	ldr	r3, [r7, #20]
 8004d26:	409a      	lsls	r2, r3
 8004d28:	0013      	movs	r3, r2
 8004d2a:	43da      	mvns	r2, r3
 8004d2c:	693b      	ldr	r3, [r7, #16]
 8004d2e:	4013      	ands	r3, r2
 8004d30:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004d32:	683b      	ldr	r3, [r7, #0]
 8004d34:	685b      	ldr	r3, [r3, #4]
 8004d36:	091b      	lsrs	r3, r3, #4
 8004d38:	2201      	movs	r2, #1
 8004d3a:	401a      	ands	r2, r3
 8004d3c:	697b      	ldr	r3, [r7, #20]
 8004d3e:	409a      	lsls	r2, r3
 8004d40:	0013      	movs	r3, r2
 8004d42:	693a      	ldr	r2, [r7, #16]
 8004d44:	4313      	orrs	r3, r2
 8004d46:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	693a      	ldr	r2, [r7, #16]
 8004d4c:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004d4e:	683b      	ldr	r3, [r7, #0]
 8004d50:	685b      	ldr	r3, [r3, #4]
 8004d52:	2203      	movs	r2, #3
 8004d54:	4013      	ands	r3, r2
 8004d56:	2b03      	cmp	r3, #3
 8004d58:	d017      	beq.n	8004d8a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	68db      	ldr	r3, [r3, #12]
 8004d5e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8004d60:	697b      	ldr	r3, [r7, #20]
 8004d62:	005b      	lsls	r3, r3, #1
 8004d64:	2203      	movs	r2, #3
 8004d66:	409a      	lsls	r2, r3
 8004d68:	0013      	movs	r3, r2
 8004d6a:	43da      	mvns	r2, r3
 8004d6c:	693b      	ldr	r3, [r7, #16]
 8004d6e:	4013      	ands	r3, r2
 8004d70:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004d72:	683b      	ldr	r3, [r7, #0]
 8004d74:	689a      	ldr	r2, [r3, #8]
 8004d76:	697b      	ldr	r3, [r7, #20]
 8004d78:	005b      	lsls	r3, r3, #1
 8004d7a:	409a      	lsls	r2, r3
 8004d7c:	0013      	movs	r3, r2
 8004d7e:	693a      	ldr	r2, [r7, #16]
 8004d80:	4313      	orrs	r3, r2
 8004d82:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	693a      	ldr	r2, [r7, #16]
 8004d88:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004d8a:	683b      	ldr	r3, [r7, #0]
 8004d8c:	685b      	ldr	r3, [r3, #4]
 8004d8e:	2203      	movs	r2, #3
 8004d90:	4013      	ands	r3, r2
 8004d92:	2b02      	cmp	r3, #2
 8004d94:	d123      	bne.n	8004dde <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004d96:	697b      	ldr	r3, [r7, #20]
 8004d98:	08da      	lsrs	r2, r3, #3
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	3208      	adds	r2, #8
 8004d9e:	0092      	lsls	r2, r2, #2
 8004da0:	58d3      	ldr	r3, [r2, r3]
 8004da2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004da4:	697b      	ldr	r3, [r7, #20]
 8004da6:	2207      	movs	r2, #7
 8004da8:	4013      	ands	r3, r2
 8004daa:	009b      	lsls	r3, r3, #2
 8004dac:	220f      	movs	r2, #15
 8004dae:	409a      	lsls	r2, r3
 8004db0:	0013      	movs	r3, r2
 8004db2:	43da      	mvns	r2, r3
 8004db4:	693b      	ldr	r3, [r7, #16]
 8004db6:	4013      	ands	r3, r2
 8004db8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004dba:	683b      	ldr	r3, [r7, #0]
 8004dbc:	691a      	ldr	r2, [r3, #16]
 8004dbe:	697b      	ldr	r3, [r7, #20]
 8004dc0:	2107      	movs	r1, #7
 8004dc2:	400b      	ands	r3, r1
 8004dc4:	009b      	lsls	r3, r3, #2
 8004dc6:	409a      	lsls	r2, r3
 8004dc8:	0013      	movs	r3, r2
 8004dca:	693a      	ldr	r2, [r7, #16]
 8004dcc:	4313      	orrs	r3, r2
 8004dce:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004dd0:	697b      	ldr	r3, [r7, #20]
 8004dd2:	08da      	lsrs	r2, r3, #3
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	3208      	adds	r2, #8
 8004dd8:	0092      	lsls	r2, r2, #2
 8004dda:	6939      	ldr	r1, [r7, #16]
 8004ddc:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8004de4:	697b      	ldr	r3, [r7, #20]
 8004de6:	005b      	lsls	r3, r3, #1
 8004de8:	2203      	movs	r2, #3
 8004dea:	409a      	lsls	r2, r3
 8004dec:	0013      	movs	r3, r2
 8004dee:	43da      	mvns	r2, r3
 8004df0:	693b      	ldr	r3, [r7, #16]
 8004df2:	4013      	ands	r3, r2
 8004df4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004df6:	683b      	ldr	r3, [r7, #0]
 8004df8:	685b      	ldr	r3, [r3, #4]
 8004dfa:	2203      	movs	r2, #3
 8004dfc:	401a      	ands	r2, r3
 8004dfe:	697b      	ldr	r3, [r7, #20]
 8004e00:	005b      	lsls	r3, r3, #1
 8004e02:	409a      	lsls	r2, r3
 8004e04:	0013      	movs	r3, r2
 8004e06:	693a      	ldr	r2, [r7, #16]
 8004e08:	4313      	orrs	r3, r2
 8004e0a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	693a      	ldr	r2, [r7, #16]
 8004e10:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004e12:	683b      	ldr	r3, [r7, #0]
 8004e14:	685a      	ldr	r2, [r3, #4]
 8004e16:	23c0      	movs	r3, #192	; 0xc0
 8004e18:	029b      	lsls	r3, r3, #10
 8004e1a:	4013      	ands	r3, r2
 8004e1c:	d100      	bne.n	8004e20 <HAL_GPIO_Init+0x174>
 8004e1e:	e0a0      	b.n	8004f62 <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004e20:	4b57      	ldr	r3, [pc, #348]	; (8004f80 <HAL_GPIO_Init+0x2d4>)
 8004e22:	699a      	ldr	r2, [r3, #24]
 8004e24:	4b56      	ldr	r3, [pc, #344]	; (8004f80 <HAL_GPIO_Init+0x2d4>)
 8004e26:	2101      	movs	r1, #1
 8004e28:	430a      	orrs	r2, r1
 8004e2a:	619a      	str	r2, [r3, #24]
 8004e2c:	4b54      	ldr	r3, [pc, #336]	; (8004f80 <HAL_GPIO_Init+0x2d4>)
 8004e2e:	699b      	ldr	r3, [r3, #24]
 8004e30:	2201      	movs	r2, #1
 8004e32:	4013      	ands	r3, r2
 8004e34:	60bb      	str	r3, [r7, #8]
 8004e36:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004e38:	4a52      	ldr	r2, [pc, #328]	; (8004f84 <HAL_GPIO_Init+0x2d8>)
 8004e3a:	697b      	ldr	r3, [r7, #20]
 8004e3c:	089b      	lsrs	r3, r3, #2
 8004e3e:	3302      	adds	r3, #2
 8004e40:	009b      	lsls	r3, r3, #2
 8004e42:	589b      	ldr	r3, [r3, r2]
 8004e44:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004e46:	697b      	ldr	r3, [r7, #20]
 8004e48:	2203      	movs	r2, #3
 8004e4a:	4013      	ands	r3, r2
 8004e4c:	009b      	lsls	r3, r3, #2
 8004e4e:	220f      	movs	r2, #15
 8004e50:	409a      	lsls	r2, r3
 8004e52:	0013      	movs	r3, r2
 8004e54:	43da      	mvns	r2, r3
 8004e56:	693b      	ldr	r3, [r7, #16]
 8004e58:	4013      	ands	r3, r2
 8004e5a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004e5c:	687a      	ldr	r2, [r7, #4]
 8004e5e:	2390      	movs	r3, #144	; 0x90
 8004e60:	05db      	lsls	r3, r3, #23
 8004e62:	429a      	cmp	r2, r3
 8004e64:	d019      	beq.n	8004e9a <HAL_GPIO_Init+0x1ee>
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	4a47      	ldr	r2, [pc, #284]	; (8004f88 <HAL_GPIO_Init+0x2dc>)
 8004e6a:	4293      	cmp	r3, r2
 8004e6c:	d013      	beq.n	8004e96 <HAL_GPIO_Init+0x1ea>
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	4a46      	ldr	r2, [pc, #280]	; (8004f8c <HAL_GPIO_Init+0x2e0>)
 8004e72:	4293      	cmp	r3, r2
 8004e74:	d00d      	beq.n	8004e92 <HAL_GPIO_Init+0x1e6>
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	4a45      	ldr	r2, [pc, #276]	; (8004f90 <HAL_GPIO_Init+0x2e4>)
 8004e7a:	4293      	cmp	r3, r2
 8004e7c:	d007      	beq.n	8004e8e <HAL_GPIO_Init+0x1e2>
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	4a44      	ldr	r2, [pc, #272]	; (8004f94 <HAL_GPIO_Init+0x2e8>)
 8004e82:	4293      	cmp	r3, r2
 8004e84:	d101      	bne.n	8004e8a <HAL_GPIO_Init+0x1de>
 8004e86:	2304      	movs	r3, #4
 8004e88:	e008      	b.n	8004e9c <HAL_GPIO_Init+0x1f0>
 8004e8a:	2305      	movs	r3, #5
 8004e8c:	e006      	b.n	8004e9c <HAL_GPIO_Init+0x1f0>
 8004e8e:	2303      	movs	r3, #3
 8004e90:	e004      	b.n	8004e9c <HAL_GPIO_Init+0x1f0>
 8004e92:	2302      	movs	r3, #2
 8004e94:	e002      	b.n	8004e9c <HAL_GPIO_Init+0x1f0>
 8004e96:	2301      	movs	r3, #1
 8004e98:	e000      	b.n	8004e9c <HAL_GPIO_Init+0x1f0>
 8004e9a:	2300      	movs	r3, #0
 8004e9c:	697a      	ldr	r2, [r7, #20]
 8004e9e:	2103      	movs	r1, #3
 8004ea0:	400a      	ands	r2, r1
 8004ea2:	0092      	lsls	r2, r2, #2
 8004ea4:	4093      	lsls	r3, r2
 8004ea6:	693a      	ldr	r2, [r7, #16]
 8004ea8:	4313      	orrs	r3, r2
 8004eaa:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004eac:	4935      	ldr	r1, [pc, #212]	; (8004f84 <HAL_GPIO_Init+0x2d8>)
 8004eae:	697b      	ldr	r3, [r7, #20]
 8004eb0:	089b      	lsrs	r3, r3, #2
 8004eb2:	3302      	adds	r3, #2
 8004eb4:	009b      	lsls	r3, r3, #2
 8004eb6:	693a      	ldr	r2, [r7, #16]
 8004eb8:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004eba:	4b37      	ldr	r3, [pc, #220]	; (8004f98 <HAL_GPIO_Init+0x2ec>)
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	43da      	mvns	r2, r3
 8004ec4:	693b      	ldr	r3, [r7, #16]
 8004ec6:	4013      	ands	r3, r2
 8004ec8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004eca:	683b      	ldr	r3, [r7, #0]
 8004ecc:	685a      	ldr	r2, [r3, #4]
 8004ece:	2380      	movs	r3, #128	; 0x80
 8004ed0:	025b      	lsls	r3, r3, #9
 8004ed2:	4013      	ands	r3, r2
 8004ed4:	d003      	beq.n	8004ede <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 8004ed6:	693a      	ldr	r2, [r7, #16]
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	4313      	orrs	r3, r2
 8004edc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8004ede:	4b2e      	ldr	r3, [pc, #184]	; (8004f98 <HAL_GPIO_Init+0x2ec>)
 8004ee0:	693a      	ldr	r2, [r7, #16]
 8004ee2:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8004ee4:	4b2c      	ldr	r3, [pc, #176]	; (8004f98 <HAL_GPIO_Init+0x2ec>)
 8004ee6:	685b      	ldr	r3, [r3, #4]
 8004ee8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	43da      	mvns	r2, r3
 8004eee:	693b      	ldr	r3, [r7, #16]
 8004ef0:	4013      	ands	r3, r2
 8004ef2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004ef4:	683b      	ldr	r3, [r7, #0]
 8004ef6:	685a      	ldr	r2, [r3, #4]
 8004ef8:	2380      	movs	r3, #128	; 0x80
 8004efa:	029b      	lsls	r3, r3, #10
 8004efc:	4013      	ands	r3, r2
 8004efe:	d003      	beq.n	8004f08 <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8004f00:	693a      	ldr	r2, [r7, #16]
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	4313      	orrs	r3, r2
 8004f06:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8004f08:	4b23      	ldr	r3, [pc, #140]	; (8004f98 <HAL_GPIO_Init+0x2ec>)
 8004f0a:	693a      	ldr	r2, [r7, #16]
 8004f0c:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004f0e:	4b22      	ldr	r3, [pc, #136]	; (8004f98 <HAL_GPIO_Init+0x2ec>)
 8004f10:	689b      	ldr	r3, [r3, #8]
 8004f12:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	43da      	mvns	r2, r3
 8004f18:	693b      	ldr	r3, [r7, #16]
 8004f1a:	4013      	ands	r3, r2
 8004f1c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004f1e:	683b      	ldr	r3, [r7, #0]
 8004f20:	685a      	ldr	r2, [r3, #4]
 8004f22:	2380      	movs	r3, #128	; 0x80
 8004f24:	035b      	lsls	r3, r3, #13
 8004f26:	4013      	ands	r3, r2
 8004f28:	d003      	beq.n	8004f32 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8004f2a:	693a      	ldr	r2, [r7, #16]
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	4313      	orrs	r3, r2
 8004f30:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8004f32:	4b19      	ldr	r3, [pc, #100]	; (8004f98 <HAL_GPIO_Init+0x2ec>)
 8004f34:	693a      	ldr	r2, [r7, #16]
 8004f36:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8004f38:	4b17      	ldr	r3, [pc, #92]	; (8004f98 <HAL_GPIO_Init+0x2ec>)
 8004f3a:	68db      	ldr	r3, [r3, #12]
 8004f3c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	43da      	mvns	r2, r3
 8004f42:	693b      	ldr	r3, [r7, #16]
 8004f44:	4013      	ands	r3, r2
 8004f46:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004f48:	683b      	ldr	r3, [r7, #0]
 8004f4a:	685a      	ldr	r2, [r3, #4]
 8004f4c:	2380      	movs	r3, #128	; 0x80
 8004f4e:	039b      	lsls	r3, r3, #14
 8004f50:	4013      	ands	r3, r2
 8004f52:	d003      	beq.n	8004f5c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8004f54:	693a      	ldr	r2, [r7, #16]
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	4313      	orrs	r3, r2
 8004f5a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8004f5c:	4b0e      	ldr	r3, [pc, #56]	; (8004f98 <HAL_GPIO_Init+0x2ec>)
 8004f5e:	693a      	ldr	r2, [r7, #16]
 8004f60:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8004f62:	697b      	ldr	r3, [r7, #20]
 8004f64:	3301      	adds	r3, #1
 8004f66:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004f68:	683b      	ldr	r3, [r7, #0]
 8004f6a:	681a      	ldr	r2, [r3, #0]
 8004f6c:	697b      	ldr	r3, [r7, #20]
 8004f6e:	40da      	lsrs	r2, r3
 8004f70:	1e13      	subs	r3, r2, #0
 8004f72:	d000      	beq.n	8004f76 <HAL_GPIO_Init+0x2ca>
 8004f74:	e6a2      	b.n	8004cbc <HAL_GPIO_Init+0x10>
  } 
}
 8004f76:	46c0      	nop			; (mov r8, r8)
 8004f78:	46c0      	nop			; (mov r8, r8)
 8004f7a:	46bd      	mov	sp, r7
 8004f7c:	b006      	add	sp, #24
 8004f7e:	bd80      	pop	{r7, pc}
 8004f80:	40021000 	.word	0x40021000
 8004f84:	40010000 	.word	0x40010000
 8004f88:	48000400 	.word	0x48000400
 8004f8c:	48000800 	.word	0x48000800
 8004f90:	48000c00 	.word	0x48000c00
 8004f94:	48001000 	.word	0x48001000
 8004f98:	40010400 	.word	0x40010400

08004f9c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004f9c:	b580      	push	{r7, lr}
 8004f9e:	b084      	sub	sp, #16
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	6078      	str	r0, [r7, #4]
 8004fa4:	000a      	movs	r2, r1
 8004fa6:	1cbb      	adds	r3, r7, #2
 8004fa8:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	691b      	ldr	r3, [r3, #16]
 8004fae:	1cba      	adds	r2, r7, #2
 8004fb0:	8812      	ldrh	r2, [r2, #0]
 8004fb2:	4013      	ands	r3, r2
 8004fb4:	d004      	beq.n	8004fc0 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8004fb6:	230f      	movs	r3, #15
 8004fb8:	18fb      	adds	r3, r7, r3
 8004fba:	2201      	movs	r2, #1
 8004fbc:	701a      	strb	r2, [r3, #0]
 8004fbe:	e003      	b.n	8004fc8 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004fc0:	230f      	movs	r3, #15
 8004fc2:	18fb      	adds	r3, r7, r3
 8004fc4:	2200      	movs	r2, #0
 8004fc6:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8004fc8:	230f      	movs	r3, #15
 8004fca:	18fb      	adds	r3, r7, r3
 8004fcc:	781b      	ldrb	r3, [r3, #0]
  }
 8004fce:	0018      	movs	r0, r3
 8004fd0:	46bd      	mov	sp, r7
 8004fd2:	b004      	add	sp, #16
 8004fd4:	bd80      	pop	{r7, pc}

08004fd6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004fd6:	b580      	push	{r7, lr}
 8004fd8:	b082      	sub	sp, #8
 8004fda:	af00      	add	r7, sp, #0
 8004fdc:	6078      	str	r0, [r7, #4]
 8004fde:	0008      	movs	r0, r1
 8004fe0:	0011      	movs	r1, r2
 8004fe2:	1cbb      	adds	r3, r7, #2
 8004fe4:	1c02      	adds	r2, r0, #0
 8004fe6:	801a      	strh	r2, [r3, #0]
 8004fe8:	1c7b      	adds	r3, r7, #1
 8004fea:	1c0a      	adds	r2, r1, #0
 8004fec:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004fee:	1c7b      	adds	r3, r7, #1
 8004ff0:	781b      	ldrb	r3, [r3, #0]
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d004      	beq.n	8005000 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004ff6:	1cbb      	adds	r3, r7, #2
 8004ff8:	881a      	ldrh	r2, [r3, #0]
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004ffe:	e003      	b.n	8005008 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005000:	1cbb      	adds	r3, r7, #2
 8005002:	881a      	ldrh	r2, [r3, #0]
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	629a      	str	r2, [r3, #40]	; 0x28
}
 8005008:	46c0      	nop			; (mov r8, r8)
 800500a:	46bd      	mov	sp, r7
 800500c:	b002      	add	sp, #8
 800500e:	bd80      	pop	{r7, pc}

08005010 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005010:	b580      	push	{r7, lr}
 8005012:	b082      	sub	sp, #8
 8005014:	af00      	add	r7, sp, #0
 8005016:	0002      	movs	r2, r0
 8005018:	1dbb      	adds	r3, r7, #6
 800501a:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800501c:	4b09      	ldr	r3, [pc, #36]	; (8005044 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 800501e:	695b      	ldr	r3, [r3, #20]
 8005020:	1dba      	adds	r2, r7, #6
 8005022:	8812      	ldrh	r2, [r2, #0]
 8005024:	4013      	ands	r3, r2
 8005026:	d008      	beq.n	800503a <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005028:	4b06      	ldr	r3, [pc, #24]	; (8005044 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 800502a:	1dba      	adds	r2, r7, #6
 800502c:	8812      	ldrh	r2, [r2, #0]
 800502e:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005030:	1dbb      	adds	r3, r7, #6
 8005032:	881b      	ldrh	r3, [r3, #0]
 8005034:	0018      	movs	r0, r3
 8005036:	f7fd fc4d 	bl	80028d4 <HAL_GPIO_EXTI_Callback>
  }
}
 800503a:	46c0      	nop			; (mov r8, r8)
 800503c:	46bd      	mov	sp, r7
 800503e:	b002      	add	sp, #8
 8005040:	bd80      	pop	{r7, pc}
 8005042:	46c0      	nop			; (mov r8, r8)
 8005044:	40010400 	.word	0x40010400

08005048 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005048:	b580      	push	{r7, lr}
 800504a:	b082      	sub	sp, #8
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2b00      	cmp	r3, #0
 8005054:	d101      	bne.n	800505a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005056:	2301      	movs	r3, #1
 8005058:	e082      	b.n	8005160 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	2241      	movs	r2, #65	; 0x41
 800505e:	5c9b      	ldrb	r3, [r3, r2]
 8005060:	b2db      	uxtb	r3, r3
 8005062:	2b00      	cmp	r3, #0
 8005064:	d107      	bne.n	8005076 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	2240      	movs	r2, #64	; 0x40
 800506a:	2100      	movs	r1, #0
 800506c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	0018      	movs	r0, r3
 8005072:	f7fe fbf1 	bl	8003858 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	2241      	movs	r2, #65	; 0x41
 800507a:	2124      	movs	r1, #36	; 0x24
 800507c:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	681a      	ldr	r2, [r3, #0]
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	2101      	movs	r1, #1
 800508a:	438a      	bics	r2, r1
 800508c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	685a      	ldr	r2, [r3, #4]
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	4934      	ldr	r1, [pc, #208]	; (8005168 <HAL_I2C_Init+0x120>)
 8005098:	400a      	ands	r2, r1
 800509a:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	689a      	ldr	r2, [r3, #8]
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	4931      	ldr	r1, [pc, #196]	; (800516c <HAL_I2C_Init+0x124>)
 80050a8:	400a      	ands	r2, r1
 80050aa:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	68db      	ldr	r3, [r3, #12]
 80050b0:	2b01      	cmp	r3, #1
 80050b2:	d108      	bne.n	80050c6 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	689a      	ldr	r2, [r3, #8]
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	2180      	movs	r1, #128	; 0x80
 80050be:	0209      	lsls	r1, r1, #8
 80050c0:	430a      	orrs	r2, r1
 80050c2:	609a      	str	r2, [r3, #8]
 80050c4:	e007      	b.n	80050d6 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	689a      	ldr	r2, [r3, #8]
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	2184      	movs	r1, #132	; 0x84
 80050d0:	0209      	lsls	r1, r1, #8
 80050d2:	430a      	orrs	r2, r1
 80050d4:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	68db      	ldr	r3, [r3, #12]
 80050da:	2b02      	cmp	r3, #2
 80050dc:	d104      	bne.n	80050e8 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	2280      	movs	r2, #128	; 0x80
 80050e4:	0112      	lsls	r2, r2, #4
 80050e6:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	685a      	ldr	r2, [r3, #4]
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	491f      	ldr	r1, [pc, #124]	; (8005170 <HAL_I2C_Init+0x128>)
 80050f4:	430a      	orrs	r2, r1
 80050f6:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	68da      	ldr	r2, [r3, #12]
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	491a      	ldr	r1, [pc, #104]	; (800516c <HAL_I2C_Init+0x124>)
 8005104:	400a      	ands	r2, r1
 8005106:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	691a      	ldr	r2, [r3, #16]
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	695b      	ldr	r3, [r3, #20]
 8005110:	431a      	orrs	r2, r3
 8005112:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	699b      	ldr	r3, [r3, #24]
 8005118:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	430a      	orrs	r2, r1
 8005120:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	69d9      	ldr	r1, [r3, #28]
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	6a1a      	ldr	r2, [r3, #32]
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	430a      	orrs	r2, r1
 8005130:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	681a      	ldr	r2, [r3, #0]
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	2101      	movs	r1, #1
 800513e:	430a      	orrs	r2, r1
 8005140:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	2200      	movs	r2, #0
 8005146:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2241      	movs	r2, #65	; 0x41
 800514c:	2120      	movs	r1, #32
 800514e:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2200      	movs	r2, #0
 8005154:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	2242      	movs	r2, #66	; 0x42
 800515a:	2100      	movs	r1, #0
 800515c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800515e:	2300      	movs	r3, #0
}
 8005160:	0018      	movs	r0, r3
 8005162:	46bd      	mov	sp, r7
 8005164:	b002      	add	sp, #8
 8005166:	bd80      	pop	{r7, pc}
 8005168:	f0ffffff 	.word	0xf0ffffff
 800516c:	ffff7fff 	.word	0xffff7fff
 8005170:	02008000 	.word	0x02008000

08005174 <HAL_I2C_Master_Receive_IT>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                            uint16_t Size)
{
 8005174:	b590      	push	{r4, r7, lr}
 8005176:	b089      	sub	sp, #36	; 0x24
 8005178:	af02      	add	r7, sp, #8
 800517a:	60f8      	str	r0, [r7, #12]
 800517c:	0008      	movs	r0, r1
 800517e:	607a      	str	r2, [r7, #4]
 8005180:	0019      	movs	r1, r3
 8005182:	230a      	movs	r3, #10
 8005184:	18fb      	adds	r3, r7, r3
 8005186:	1c02      	adds	r2, r0, #0
 8005188:	801a      	strh	r2, [r3, #0]
 800518a:	2308      	movs	r3, #8
 800518c:	18fb      	adds	r3, r7, r3
 800518e:	1c0a      	adds	r2, r1, #0
 8005190:	801a      	strh	r2, [r3, #0]
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	2241      	movs	r2, #65	; 0x41
 8005196:	5c9b      	ldrb	r3, [r3, r2]
 8005198:	b2db      	uxtb	r3, r3
 800519a:	2b20      	cmp	r3, #32
 800519c:	d15b      	bne.n	8005256 <HAL_I2C_Master_Receive_IT+0xe2>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	699a      	ldr	r2, [r3, #24]
 80051a4:	2380      	movs	r3, #128	; 0x80
 80051a6:	021b      	lsls	r3, r3, #8
 80051a8:	401a      	ands	r2, r3
 80051aa:	2380      	movs	r3, #128	; 0x80
 80051ac:	021b      	lsls	r3, r3, #8
 80051ae:	429a      	cmp	r2, r3
 80051b0:	d101      	bne.n	80051b6 <HAL_I2C_Master_Receive_IT+0x42>
    {
      return HAL_BUSY;
 80051b2:	2302      	movs	r3, #2
 80051b4:	e050      	b.n	8005258 <HAL_I2C_Master_Receive_IT+0xe4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	2240      	movs	r2, #64	; 0x40
 80051ba:	5c9b      	ldrb	r3, [r3, r2]
 80051bc:	2b01      	cmp	r3, #1
 80051be:	d101      	bne.n	80051c4 <HAL_I2C_Master_Receive_IT+0x50>
 80051c0:	2302      	movs	r3, #2
 80051c2:	e049      	b.n	8005258 <HAL_I2C_Master_Receive_IT+0xe4>
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	2240      	movs	r2, #64	; 0x40
 80051c8:	2101      	movs	r1, #1
 80051ca:	5499      	strb	r1, [r3, r2]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	2241      	movs	r2, #65	; 0x41
 80051d0:	2122      	movs	r1, #34	; 0x22
 80051d2:	5499      	strb	r1, [r3, r2]
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	2242      	movs	r2, #66	; 0x42
 80051d8:	2110      	movs	r1, #16
 80051da:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	2200      	movs	r2, #0
 80051e0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	687a      	ldr	r2, [r7, #4]
 80051e6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	2208      	movs	r2, #8
 80051ec:	18ba      	adds	r2, r7, r2
 80051ee:	8812      	ldrh	r2, [r2, #0]
 80051f0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	4a1a      	ldr	r2, [pc, #104]	; (8005260 <HAL_I2C_Master_Receive_IT+0xec>)
 80051f6:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_IT;
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	4a1a      	ldr	r2, [pc, #104]	; (8005264 <HAL_I2C_Master_Receive_IT+0xf0>)
 80051fc:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005202:	b29b      	uxth	r3, r3
 8005204:	2bff      	cmp	r3, #255	; 0xff
 8005206:	d906      	bls.n	8005216 <HAL_I2C_Master_Receive_IT+0xa2>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	22ff      	movs	r2, #255	; 0xff
 800520c:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 800520e:	2380      	movs	r3, #128	; 0x80
 8005210:	045b      	lsls	r3, r3, #17
 8005212:	617b      	str	r3, [r7, #20]
 8005214:	e007      	b.n	8005226 <HAL_I2C_Master_Receive_IT+0xb2>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800521a:	b29a      	uxth	r2, r3
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 8005220:	2380      	movs	r3, #128	; 0x80
 8005222:	049b      	lsls	r3, r3, #18
 8005224:	617b      	str	r3, [r7, #20]
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800522a:	b2da      	uxtb	r2, r3
 800522c:	697c      	ldr	r4, [r7, #20]
 800522e:	230a      	movs	r3, #10
 8005230:	18fb      	adds	r3, r7, r3
 8005232:	8819      	ldrh	r1, [r3, #0]
 8005234:	68f8      	ldr	r0, [r7, #12]
 8005236:	4b0c      	ldr	r3, [pc, #48]	; (8005268 <HAL_I2C_Master_Receive_IT+0xf4>)
 8005238:	9300      	str	r3, [sp, #0]
 800523a:	0023      	movs	r3, r4
 800523c:	f001 f9a6 	bl	800658c <I2C_TransferConfig>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	2240      	movs	r2, #64	; 0x40
 8005244:	2100      	movs	r1, #0
 8005246:	5499      	strb	r1, [r3, r2]

    /* Enable ERR, TC, STOP, NACK, RXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	2102      	movs	r1, #2
 800524c:	0018      	movs	r0, r3
 800524e:	f001 f9d3 	bl	80065f8 <I2C_Enable_IRQ>

    return HAL_OK;
 8005252:	2300      	movs	r3, #0
 8005254:	e000      	b.n	8005258 <HAL_I2C_Master_Receive_IT+0xe4>
  }
  else
  {
    return HAL_BUSY;
 8005256:	2302      	movs	r3, #2
  }
}
 8005258:	0018      	movs	r0, r3
 800525a:	46bd      	mov	sp, r7
 800525c:	b007      	add	sp, #28
 800525e:	bd90      	pop	{r4, r7, pc}
 8005260:	ffff0000 	.word	0xffff0000
 8005264:	0800530d 	.word	0x0800530d
 8005268:	80002400 	.word	0x80002400

0800526c <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800526c:	b580      	push	{r7, lr}
 800526e:	b082      	sub	sp, #8
 8005270:	af00      	add	r7, sp, #0
 8005272:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8005274:	46c0      	nop			; (mov r8, r8)
 8005276:	46bd      	mov	sp, r7
 8005278:	b002      	add	sp, #8
 800527a:	bd80      	pop	{r7, pc}

0800527c <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800527c:	b580      	push	{r7, lr}
 800527e:	b082      	sub	sp, #8
 8005280:	af00      	add	r7, sp, #0
 8005282:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8005284:	46c0      	nop			; (mov r8, r8)
 8005286:	46bd      	mov	sp, r7
 8005288:	b002      	add	sp, #8
 800528a:	bd80      	pop	{r7, pc}

0800528c <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800528c:	b580      	push	{r7, lr}
 800528e:	b082      	sub	sp, #8
 8005290:	af00      	add	r7, sp, #0
 8005292:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8005294:	46c0      	nop			; (mov r8, r8)
 8005296:	46bd      	mov	sp, r7
 8005298:	b002      	add	sp, #8
 800529a:	bd80      	pop	{r7, pc}

0800529c <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800529c:	b580      	push	{r7, lr}
 800529e:	b082      	sub	sp, #8
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	6078      	str	r0, [r7, #4]
 80052a4:	0008      	movs	r0, r1
 80052a6:	0011      	movs	r1, r2
 80052a8:	1cfb      	adds	r3, r7, #3
 80052aa:	1c02      	adds	r2, r0, #0
 80052ac:	701a      	strb	r2, [r3, #0]
 80052ae:	003b      	movs	r3, r7
 80052b0:	1c0a      	adds	r2, r1, #0
 80052b2:	801a      	strh	r2, [r3, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80052b4:	46c0      	nop			; (mov r8, r8)
 80052b6:	46bd      	mov	sp, r7
 80052b8:	b002      	add	sp, #8
 80052ba:	bd80      	pop	{r7, pc}

080052bc <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80052bc:	b580      	push	{r7, lr}
 80052be:	b082      	sub	sp, #8
 80052c0:	af00      	add	r7, sp, #0
 80052c2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 80052c4:	46c0      	nop			; (mov r8, r8)
 80052c6:	46bd      	mov	sp, r7
 80052c8:	b002      	add	sp, #8
 80052ca:	bd80      	pop	{r7, pc}

080052cc <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80052cc:	b580      	push	{r7, lr}
 80052ce:	b082      	sub	sp, #8
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80052d4:	46c0      	nop			; (mov r8, r8)
 80052d6:	46bd      	mov	sp, r7
 80052d8:	b002      	add	sp, #8
 80052da:	bd80      	pop	{r7, pc}

080052dc <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80052dc:	b580      	push	{r7, lr}
 80052de:	b082      	sub	sp, #8
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80052e4:	46c0      	nop			; (mov r8, r8)
 80052e6:	46bd      	mov	sp, r7
 80052e8:	b002      	add	sp, #8
 80052ea:	bd80      	pop	{r7, pc}

080052ec <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80052ec:	b580      	push	{r7, lr}
 80052ee:	b082      	sub	sp, #8
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80052f4:	46c0      	nop			; (mov r8, r8)
 80052f6:	46bd      	mov	sp, r7
 80052f8:	b002      	add	sp, #8
 80052fa:	bd80      	pop	{r7, pc}

080052fc <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80052fc:	b580      	push	{r7, lr}
 80052fe:	b082      	sub	sp, #8
 8005300:	af00      	add	r7, sp, #0
 8005302:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8005304:	46c0      	nop			; (mov r8, r8)
 8005306:	46bd      	mov	sp, r7
 8005308:	b002      	add	sp, #8
 800530a:	bd80      	pop	{r7, pc}

0800530c <I2C_Master_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 800530c:	b590      	push	{r4, r7, lr}
 800530e:	b089      	sub	sp, #36	; 0x24
 8005310:	af02      	add	r7, sp, #8
 8005312:	60f8      	str	r0, [r7, #12]
 8005314:	60b9      	str	r1, [r7, #8]
 8005316:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 8005318:	68bb      	ldr	r3, [r7, #8]
 800531a:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	2240      	movs	r2, #64	; 0x40
 8005320:	5c9b      	ldrb	r3, [r3, r2]
 8005322:	2b01      	cmp	r3, #1
 8005324:	d101      	bne.n	800532a <I2C_Master_ISR_IT+0x1e>
 8005326:	2302      	movs	r3, #2
 8005328:	e12b      	b.n	8005582 <I2C_Master_ISR_IT+0x276>
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	2240      	movs	r2, #64	; 0x40
 800532e:	2101      	movs	r1, #1
 8005330:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8005332:	697b      	ldr	r3, [r7, #20]
 8005334:	091b      	lsrs	r3, r3, #4
 8005336:	001a      	movs	r2, r3
 8005338:	2301      	movs	r3, #1
 800533a:	4013      	ands	r3, r2
 800533c:	d014      	beq.n	8005368 <I2C_Master_ISR_IT+0x5c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	091b      	lsrs	r3, r3, #4
 8005342:	001a      	movs	r2, r3
 8005344:	2301      	movs	r3, #1
 8005346:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8005348:	d00e      	beq.n	8005368 <I2C_Master_ISR_IT+0x5c>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	2210      	movs	r2, #16
 8005350:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005356:	2204      	movs	r2, #4
 8005358:	431a      	orrs	r2, r3
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	0018      	movs	r0, r3
 8005362:	f001 f8d2 	bl	800650a <I2C_Flush_TXDR>
 8005366:	e0f5      	b.n	8005554 <I2C_Master_ISR_IT+0x248>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8005368:	697b      	ldr	r3, [r7, #20]
 800536a:	089b      	lsrs	r3, r3, #2
 800536c:	001a      	movs	r2, r3
 800536e:	2301      	movs	r3, #1
 8005370:	4013      	ands	r3, r2
 8005372:	d023      	beq.n	80053bc <I2C_Master_ISR_IT+0xb0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	089b      	lsrs	r3, r3, #2
 8005378:	001a      	movs	r2, r3
 800537a:	2301      	movs	r3, #1
 800537c:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800537e:	d01d      	beq.n	80053bc <I2C_Master_ISR_IT+0xb0>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8005380:	697b      	ldr	r3, [r7, #20]
 8005382:	2204      	movs	r2, #4
 8005384:	4393      	bics	r3, r2
 8005386:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005392:	b2d2      	uxtb	r2, r2
 8005394:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800539a:	1c5a      	adds	r2, r3, #1
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80053a4:	3b01      	subs	r3, #1
 80053a6:	b29a      	uxth	r2, r3
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053b0:	b29b      	uxth	r3, r3
 80053b2:	3b01      	subs	r3, #1
 80053b4:	b29a      	uxth	r2, r3
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	855a      	strh	r2, [r3, #42]	; 0x2a
 80053ba:	e0cb      	b.n	8005554 <I2C_Master_ISR_IT+0x248>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80053bc:	697b      	ldr	r3, [r7, #20]
 80053be:	085b      	lsrs	r3, r3, #1
 80053c0:	001a      	movs	r2, r3
 80053c2:	2301      	movs	r3, #1
 80053c4:	4013      	ands	r3, r2
 80053c6:	d01e      	beq.n	8005406 <I2C_Master_ISR_IT+0xfa>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	085b      	lsrs	r3, r3, #1
 80053cc:	001a      	movs	r2, r3
 80053ce:	2301      	movs	r3, #1
 80053d0:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80053d2:	d018      	beq.n	8005406 <I2C_Master_ISR_IT+0xfa>
  {
    /* Write data to TXDR */
    hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053d8:	781a      	ldrb	r2, [r3, #0]
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	629a      	str	r2, [r3, #40]	; 0x28

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053e4:	1c5a      	adds	r2, r3, #1
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	625a      	str	r2, [r3, #36]	; 0x24

    hi2c->XferSize--;
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80053ee:	3b01      	subs	r3, #1
 80053f0:	b29a      	uxth	r2, r3
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferCount--;
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053fa:	b29b      	uxth	r3, r3
 80053fc:	3b01      	subs	r3, #1
 80053fe:	b29a      	uxth	r2, r3
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005404:	e0a6      	b.n	8005554 <I2C_Master_ISR_IT+0x248>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8005406:	697b      	ldr	r3, [r7, #20]
 8005408:	09db      	lsrs	r3, r3, #7
 800540a:	001a      	movs	r2, r3
 800540c:	2301      	movs	r3, #1
 800540e:	4013      	ands	r3, r2
 8005410:	d100      	bne.n	8005414 <I2C_Master_ISR_IT+0x108>
 8005412:	e06b      	b.n	80054ec <I2C_Master_ISR_IT+0x1e0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	099b      	lsrs	r3, r3, #6
 8005418:	001a      	movs	r2, r3
 800541a:	2301      	movs	r3, #1
 800541c:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 800541e:	d065      	beq.n	80054ec <I2C_Master_ISR_IT+0x1e0>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005424:	b29b      	uxth	r3, r3
 8005426:	2b00      	cmp	r3, #0
 8005428:	d04a      	beq.n	80054c0 <I2C_Master_ISR_IT+0x1b4>
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800542e:	2b00      	cmp	r3, #0
 8005430:	d146      	bne.n	80054c0 <I2C_Master_ISR_IT+0x1b4>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	685b      	ldr	r3, [r3, #4]
 8005438:	b29a      	uxth	r2, r3
 800543a:	2112      	movs	r1, #18
 800543c:	187b      	adds	r3, r7, r1
 800543e:	0592      	lsls	r2, r2, #22
 8005440:	0d92      	lsrs	r2, r2, #22
 8005442:	801a      	strh	r2, [r3, #0]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005448:	b29b      	uxth	r3, r3
 800544a:	2bff      	cmp	r3, #255	; 0xff
 800544c:	d910      	bls.n	8005470 <I2C_Master_ISR_IT+0x164>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	22ff      	movs	r2, #255	; 0xff
 8005452:	851a      	strh	r2, [r3, #40]	; 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005458:	b2da      	uxtb	r2, r3
 800545a:	2380      	movs	r3, #128	; 0x80
 800545c:	045c      	lsls	r4, r3, #17
 800545e:	187b      	adds	r3, r7, r1
 8005460:	8819      	ldrh	r1, [r3, #0]
 8005462:	68f8      	ldr	r0, [r7, #12]
 8005464:	2300      	movs	r3, #0
 8005466:	9300      	str	r3, [sp, #0]
 8005468:	0023      	movs	r3, r4
 800546a:	f001 f88f 	bl	800658c <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800546e:	e03c      	b.n	80054ea <I2C_Master_ISR_IT+0x1de>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005474:	b29a      	uxth	r2, r3
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800547e:	4a43      	ldr	r2, [pc, #268]	; (800558c <I2C_Master_ISR_IT+0x280>)
 8005480:	4293      	cmp	r3, r2
 8005482:	d00e      	beq.n	80054a2 <I2C_Master_ISR_IT+0x196>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005488:	b2da      	uxtb	r2, r3
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 800548e:	2312      	movs	r3, #18
 8005490:	18fb      	adds	r3, r7, r3
 8005492:	8819      	ldrh	r1, [r3, #0]
 8005494:	68f8      	ldr	r0, [r7, #12]
 8005496:	2300      	movs	r3, #0
 8005498:	9300      	str	r3, [sp, #0]
 800549a:	0023      	movs	r3, r4
 800549c:	f001 f876 	bl	800658c <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80054a0:	e023      	b.n	80054ea <I2C_Master_ISR_IT+0x1de>
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80054a6:	b2da      	uxtb	r2, r3
 80054a8:	2380      	movs	r3, #128	; 0x80
 80054aa:	049c      	lsls	r4, r3, #18
 80054ac:	2312      	movs	r3, #18
 80054ae:	18fb      	adds	r3, r7, r3
 80054b0:	8819      	ldrh	r1, [r3, #0]
 80054b2:	68f8      	ldr	r0, [r7, #12]
 80054b4:	2300      	movs	r3, #0
 80054b6:	9300      	str	r3, [sp, #0]
 80054b8:	0023      	movs	r3, r4
 80054ba:	f001 f867 	bl	800658c <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80054be:	e014      	b.n	80054ea <I2C_Master_ISR_IT+0x1de>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	685a      	ldr	r2, [r3, #4]
 80054c6:	2380      	movs	r3, #128	; 0x80
 80054c8:	049b      	lsls	r3, r3, #18
 80054ca:	401a      	ands	r2, r3
 80054cc:	2380      	movs	r3, #128	; 0x80
 80054ce:	049b      	lsls	r3, r3, #18
 80054d0:	429a      	cmp	r2, r3
 80054d2:	d004      	beq.n	80054de <I2C_Master_ISR_IT+0x1d2>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	0018      	movs	r0, r3
 80054d8:	f000 fc14 	bl	8005d04 <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80054dc:	e03a      	b.n	8005554 <I2C_Master_ISR_IT+0x248>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	2140      	movs	r1, #64	; 0x40
 80054e2:	0018      	movs	r0, r3
 80054e4:	f000 ff06 	bl	80062f4 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80054e8:	e034      	b.n	8005554 <I2C_Master_ISR_IT+0x248>
 80054ea:	e033      	b.n	8005554 <I2C_Master_ISR_IT+0x248>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 80054ec:	697b      	ldr	r3, [r7, #20]
 80054ee:	099b      	lsrs	r3, r3, #6
 80054f0:	001a      	movs	r2, r3
 80054f2:	2301      	movs	r3, #1
 80054f4:	4013      	ands	r3, r2
 80054f6:	d02d      	beq.n	8005554 <I2C_Master_ISR_IT+0x248>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	099b      	lsrs	r3, r3, #6
 80054fc:	001a      	movs	r2, r3
 80054fe:	2301      	movs	r3, #1
 8005500:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8005502:	d027      	beq.n	8005554 <I2C_Master_ISR_IT+0x248>
  {
    if (hi2c->XferCount == 0U)
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005508:	b29b      	uxth	r3, r3
 800550a:	2b00      	cmp	r3, #0
 800550c:	d11d      	bne.n	800554a <I2C_Master_ISR_IT+0x23e>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	685a      	ldr	r2, [r3, #4]
 8005514:	2380      	movs	r3, #128	; 0x80
 8005516:	049b      	lsls	r3, r3, #18
 8005518:	401a      	ands	r2, r3
 800551a:	2380      	movs	r3, #128	; 0x80
 800551c:	049b      	lsls	r3, r3, #18
 800551e:	429a      	cmp	r2, r3
 8005520:	d018      	beq.n	8005554 <I2C_Master_ISR_IT+0x248>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005526:	4a19      	ldr	r2, [pc, #100]	; (800558c <I2C_Master_ISR_IT+0x280>)
 8005528:	4293      	cmp	r3, r2
 800552a:	d109      	bne.n	8005540 <I2C_Master_ISR_IT+0x234>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	685a      	ldr	r2, [r3, #4]
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	2180      	movs	r1, #128	; 0x80
 8005538:	01c9      	lsls	r1, r1, #7
 800553a:	430a      	orrs	r2, r1
 800553c:	605a      	str	r2, [r3, #4]
 800553e:	e009      	b.n	8005554 <I2C_Master_ISR_IT+0x248>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	0018      	movs	r0, r3
 8005544:	f000 fbde 	bl	8005d04 <I2C_ITMasterSeqCplt>
 8005548:	e004      	b.n	8005554 <I2C_Master_ISR_IT+0x248>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	2140      	movs	r1, #64	; 0x40
 800554e:	0018      	movs	r0, r3
 8005550:	f000 fed0 	bl	80062f4 <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8005554:	697b      	ldr	r3, [r7, #20]
 8005556:	095b      	lsrs	r3, r3, #5
 8005558:	001a      	movs	r2, r3
 800555a:	2301      	movs	r3, #1
 800555c:	4013      	ands	r3, r2
 800555e:	d00b      	beq.n	8005578 <I2C_Master_ISR_IT+0x26c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	095b      	lsrs	r3, r3, #5
 8005564:	001a      	movs	r2, r3
 8005566:	2301      	movs	r3, #1
 8005568:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800556a:	d005      	beq.n	8005578 <I2C_Master_ISR_IT+0x26c>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 800556c:	697a      	ldr	r2, [r7, #20]
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	0011      	movs	r1, r2
 8005572:	0018      	movs	r0, r3
 8005574:	f000 fc6e 	bl	8005e54 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	2240      	movs	r2, #64	; 0x40
 800557c:	2100      	movs	r1, #0
 800557e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005580:	2300      	movs	r3, #0
}
 8005582:	0018      	movs	r0, r3
 8005584:	46bd      	mov	sp, r7
 8005586:	b007      	add	sp, #28
 8005588:	bd90      	pop	{r4, r7, pc}
 800558a:	46c0      	nop			; (mov r8, r8)
 800558c:	ffff0000 	.word	0xffff0000

08005590 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8005590:	b580      	push	{r7, lr}
 8005592:	b086      	sub	sp, #24
 8005594:	af00      	add	r7, sp, #0
 8005596:	60f8      	str	r0, [r7, #12]
 8005598:	60b9      	str	r1, [r7, #8]
 800559a:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055a0:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 80055a2:	68bb      	ldr	r3, [r7, #8]
 80055a4:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	2240      	movs	r2, #64	; 0x40
 80055aa:	5c9b      	ldrb	r3, [r3, r2]
 80055ac:	2b01      	cmp	r3, #1
 80055ae:	d101      	bne.n	80055b4 <I2C_Slave_ISR_IT+0x24>
 80055b0:	2302      	movs	r3, #2
 80055b2:	e0fa      	b.n	80057aa <I2C_Slave_ISR_IT+0x21a>
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	2240      	movs	r2, #64	; 0x40
 80055b8:	2101      	movs	r1, #1
 80055ba:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80055bc:	693b      	ldr	r3, [r7, #16]
 80055be:	095b      	lsrs	r3, r3, #5
 80055c0:	001a      	movs	r2, r3
 80055c2:	2301      	movs	r3, #1
 80055c4:	4013      	ands	r3, r2
 80055c6:	d00b      	beq.n	80055e0 <I2C_Slave_ISR_IT+0x50>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	095b      	lsrs	r3, r3, #5
 80055cc:	001a      	movs	r2, r3
 80055ce:	2301      	movs	r3, #1
 80055d0:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80055d2:	d005      	beq.n	80055e0 <I2C_Slave_ISR_IT+0x50>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 80055d4:	693a      	ldr	r2, [r7, #16]
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	0011      	movs	r1, r2
 80055da:	0018      	movs	r0, r3
 80055dc:	f000 fd0c 	bl	8005ff8 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80055e0:	693b      	ldr	r3, [r7, #16]
 80055e2:	091b      	lsrs	r3, r3, #4
 80055e4:	001a      	movs	r2, r3
 80055e6:	2301      	movs	r3, #1
 80055e8:	4013      	ands	r3, r2
 80055ea:	d054      	beq.n	8005696 <I2C_Slave_ISR_IT+0x106>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	091b      	lsrs	r3, r3, #4
 80055f0:	001a      	movs	r2, r3
 80055f2:	2301      	movs	r3, #1
 80055f4:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80055f6:	d04e      	beq.n	8005696 <I2C_Slave_ISR_IT+0x106>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055fc:	b29b      	uxth	r3, r3
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d12d      	bne.n	800565e <I2C_Slave_ISR_IT+0xce>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	2241      	movs	r2, #65	; 0x41
 8005606:	5c9b      	ldrb	r3, [r3, r2]
 8005608:	b2db      	uxtb	r3, r3
 800560a:	2b28      	cmp	r3, #40	; 0x28
 800560c:	d10b      	bne.n	8005626 <I2C_Slave_ISR_IT+0x96>
 800560e:	697a      	ldr	r2, [r7, #20]
 8005610:	2380      	movs	r3, #128	; 0x80
 8005612:	049b      	lsls	r3, r3, #18
 8005614:	429a      	cmp	r2, r3
 8005616:	d106      	bne.n	8005626 <I2C_Slave_ISR_IT+0x96>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8005618:	693a      	ldr	r2, [r7, #16]
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	0011      	movs	r1, r2
 800561e:	0018      	movs	r0, r3
 8005620:	f000 fe0e 	bl	8006240 <I2C_ITListenCplt>
 8005624:	e036      	b.n	8005694 <I2C_Slave_ISR_IT+0x104>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	2241      	movs	r2, #65	; 0x41
 800562a:	5c9b      	ldrb	r3, [r3, r2]
 800562c:	b2db      	uxtb	r3, r3
 800562e:	2b29      	cmp	r3, #41	; 0x29
 8005630:	d110      	bne.n	8005654 <I2C_Slave_ISR_IT+0xc4>
 8005632:	697b      	ldr	r3, [r7, #20]
 8005634:	4a5f      	ldr	r2, [pc, #380]	; (80057b4 <I2C_Slave_ISR_IT+0x224>)
 8005636:	4293      	cmp	r3, r2
 8005638:	d00c      	beq.n	8005654 <I2C_Slave_ISR_IT+0xc4>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	2210      	movs	r2, #16
 8005640:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	0018      	movs	r0, r3
 8005646:	f000 ff60 	bl	800650a <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	0018      	movs	r0, r3
 800564e:	f000 fb9b 	bl	8005d88 <I2C_ITSlaveSeqCplt>
 8005652:	e01f      	b.n	8005694 <I2C_Slave_ISR_IT+0x104>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	2210      	movs	r2, #16
 800565a:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 800565c:	e09d      	b.n	800579a <I2C_Slave_ISR_IT+0x20a>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	2210      	movs	r2, #16
 8005664:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800566a:	2204      	movs	r2, #4
 800566c:	431a      	orrs	r2, r3
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8005672:	697b      	ldr	r3, [r7, #20]
 8005674:	2b00      	cmp	r3, #0
 8005676:	d005      	beq.n	8005684 <I2C_Slave_ISR_IT+0xf4>
 8005678:	697a      	ldr	r2, [r7, #20]
 800567a:	2380      	movs	r3, #128	; 0x80
 800567c:	045b      	lsls	r3, r3, #17
 800567e:	429a      	cmp	r2, r3
 8005680:	d000      	beq.n	8005684 <I2C_Slave_ISR_IT+0xf4>
 8005682:	e08a      	b.n	800579a <I2C_Slave_ISR_IT+0x20a>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	0011      	movs	r1, r2
 800568c:	0018      	movs	r0, r3
 800568e:	f000 fe31 	bl	80062f4 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8005692:	e082      	b.n	800579a <I2C_Slave_ISR_IT+0x20a>
 8005694:	e081      	b.n	800579a <I2C_Slave_ISR_IT+0x20a>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8005696:	693b      	ldr	r3, [r7, #16]
 8005698:	089b      	lsrs	r3, r3, #2
 800569a:	001a      	movs	r2, r3
 800569c:	2301      	movs	r3, #1
 800569e:	4013      	ands	r3, r2
 80056a0:	d031      	beq.n	8005706 <I2C_Slave_ISR_IT+0x176>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	089b      	lsrs	r3, r3, #2
 80056a6:	001a      	movs	r2, r3
 80056a8:	2301      	movs	r3, #1
 80056aa:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80056ac:	d02b      	beq.n	8005706 <I2C_Slave_ISR_IT+0x176>
  {
    if (hi2c->XferCount > 0U)
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056b2:	b29b      	uxth	r3, r3
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d018      	beq.n	80056ea <I2C_Slave_ISR_IT+0x15a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056c2:	b2d2      	uxtb	r2, r2
 80056c4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056ca:	1c5a      	adds	r2, r3, #1
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80056d4:	3b01      	subs	r3, #1
 80056d6:	b29a      	uxth	r2, r3
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056e0:	b29b      	uxth	r3, r3
 80056e2:	3b01      	subs	r3, #1
 80056e4:	b29a      	uxth	r2, r3
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056ee:	b29b      	uxth	r3, r3
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d154      	bne.n	800579e <I2C_Slave_ISR_IT+0x20e>
 80056f4:	697b      	ldr	r3, [r7, #20]
 80056f6:	4a2f      	ldr	r2, [pc, #188]	; (80057b4 <I2C_Slave_ISR_IT+0x224>)
 80056f8:	4293      	cmp	r3, r2
 80056fa:	d050      	beq.n	800579e <I2C_Slave_ISR_IT+0x20e>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	0018      	movs	r0, r3
 8005700:	f000 fb42 	bl	8005d88 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8005704:	e04b      	b.n	800579e <I2C_Slave_ISR_IT+0x20e>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8005706:	693b      	ldr	r3, [r7, #16]
 8005708:	08db      	lsrs	r3, r3, #3
 800570a:	001a      	movs	r2, r3
 800570c:	2301      	movs	r3, #1
 800570e:	4013      	ands	r3, r2
 8005710:	d00c      	beq.n	800572c <I2C_Slave_ISR_IT+0x19c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	08db      	lsrs	r3, r3, #3
 8005716:	001a      	movs	r2, r3
 8005718:	2301      	movs	r3, #1
 800571a:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800571c:	d006      	beq.n	800572c <I2C_Slave_ISR_IT+0x19c>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 800571e:	693a      	ldr	r2, [r7, #16]
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	0011      	movs	r1, r2
 8005724:	0018      	movs	r0, r3
 8005726:	f000 fa49 	bl	8005bbc <I2C_ITAddrCplt>
 800572a:	e039      	b.n	80057a0 <I2C_Slave_ISR_IT+0x210>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800572c:	693b      	ldr	r3, [r7, #16]
 800572e:	085b      	lsrs	r3, r3, #1
 8005730:	001a      	movs	r2, r3
 8005732:	2301      	movs	r3, #1
 8005734:	4013      	ands	r3, r2
 8005736:	d033      	beq.n	80057a0 <I2C_Slave_ISR_IT+0x210>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	085b      	lsrs	r3, r3, #1
 800573c:	001a      	movs	r2, r3
 800573e:	2301      	movs	r3, #1
 8005740:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8005742:	d02d      	beq.n	80057a0 <I2C_Slave_ISR_IT+0x210>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005748:	b29b      	uxth	r3, r3
 800574a:	2b00      	cmp	r3, #0
 800574c:	d018      	beq.n	8005780 <I2C_Slave_ISR_IT+0x1f0>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005752:	781a      	ldrb	r2, [r3, #0]
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800575e:	1c5a      	adds	r2, r3, #1
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005768:	b29b      	uxth	r3, r3
 800576a:	3b01      	subs	r3, #1
 800576c:	b29a      	uxth	r2, r3
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005776:	3b01      	subs	r3, #1
 8005778:	b29a      	uxth	r2, r3
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	851a      	strh	r2, [r3, #40]	; 0x28
 800577e:	e00f      	b.n	80057a0 <I2C_Slave_ISR_IT+0x210>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8005780:	697a      	ldr	r2, [r7, #20]
 8005782:	2380      	movs	r3, #128	; 0x80
 8005784:	045b      	lsls	r3, r3, #17
 8005786:	429a      	cmp	r2, r3
 8005788:	d002      	beq.n	8005790 <I2C_Slave_ISR_IT+0x200>
 800578a:	697b      	ldr	r3, [r7, #20]
 800578c:	2b00      	cmp	r3, #0
 800578e:	d107      	bne.n	80057a0 <I2C_Slave_ISR_IT+0x210>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	0018      	movs	r0, r3
 8005794:	f000 faf8 	bl	8005d88 <I2C_ITSlaveSeqCplt>
 8005798:	e002      	b.n	80057a0 <I2C_Slave_ISR_IT+0x210>
    if (hi2c->XferCount == 0U)
 800579a:	46c0      	nop			; (mov r8, r8)
 800579c:	e000      	b.n	80057a0 <I2C_Slave_ISR_IT+0x210>
    if ((hi2c->XferCount == 0U) && \
 800579e:	46c0      	nop			; (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	2240      	movs	r2, #64	; 0x40
 80057a4:	2100      	movs	r1, #0
 80057a6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80057a8:	2300      	movs	r3, #0
}
 80057aa:	0018      	movs	r0, r3
 80057ac:	46bd      	mov	sp, r7
 80057ae:	b006      	add	sp, #24
 80057b0:	bd80      	pop	{r7, pc}
 80057b2:	46c0      	nop			; (mov r8, r8)
 80057b4:	ffff0000 	.word	0xffff0000

080057b8 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 80057b8:	b590      	push	{r4, r7, lr}
 80057ba:	b089      	sub	sp, #36	; 0x24
 80057bc:	af02      	add	r7, sp, #8
 80057be:	60f8      	str	r0, [r7, #12]
 80057c0:	60b9      	str	r1, [r7, #8]
 80057c2:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	2240      	movs	r2, #64	; 0x40
 80057c8:	5c9b      	ldrb	r3, [r3, r2]
 80057ca:	2b01      	cmp	r3, #1
 80057cc:	d101      	bne.n	80057d2 <I2C_Master_ISR_DMA+0x1a>
 80057ce:	2302      	movs	r3, #2
 80057d0:	e0f7      	b.n	80059c2 <I2C_Master_ISR_DMA+0x20a>
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	2240      	movs	r2, #64	; 0x40
 80057d6:	2101      	movs	r1, #1
 80057d8:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80057da:	68bb      	ldr	r3, [r7, #8]
 80057dc:	091b      	lsrs	r3, r3, #4
 80057de:	001a      	movs	r2, r3
 80057e0:	2301      	movs	r3, #1
 80057e2:	4013      	ands	r3, r2
 80057e4:	d019      	beq.n	800581a <I2C_Master_ISR_DMA+0x62>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	091b      	lsrs	r3, r3, #4
 80057ea:	001a      	movs	r2, r3
 80057ec:	2301      	movs	r3, #1
 80057ee:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80057f0:	d013      	beq.n	800581a <I2C_Master_ISR_DMA+0x62>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	2210      	movs	r2, #16
 80057f8:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057fe:	2204      	movs	r2, #4
 8005800:	431a      	orrs	r2, r3
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	2120      	movs	r1, #32
 800580a:	0018      	movs	r0, r3
 800580c:	f000 fef4 	bl	80065f8 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	0018      	movs	r0, r3
 8005814:	f000 fe79 	bl	800650a <I2C_Flush_TXDR>
 8005818:	e0ce      	b.n	80059b8 <I2C_Master_ISR_DMA+0x200>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800581a:	68bb      	ldr	r3, [r7, #8]
 800581c:	09db      	lsrs	r3, r3, #7
 800581e:	001a      	movs	r2, r3
 8005820:	2301      	movs	r3, #1
 8005822:	4013      	ands	r3, r2
 8005824:	d100      	bne.n	8005828 <I2C_Master_ISR_DMA+0x70>
 8005826:	e07e      	b.n	8005926 <I2C_Master_ISR_DMA+0x16e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	099b      	lsrs	r3, r3, #6
 800582c:	001a      	movs	r2, r3
 800582e:	2301      	movs	r3, #1
 8005830:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8005832:	d100      	bne.n	8005836 <I2C_Master_ISR_DMA+0x7e>
 8005834:	e077      	b.n	8005926 <I2C_Master_ISR_DMA+0x16e>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	681a      	ldr	r2, [r3, #0]
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	2140      	movs	r1, #64	; 0x40
 8005842:	438a      	bics	r2, r1
 8005844:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800584a:	b29b      	uxth	r3, r3
 800584c:	2b00      	cmp	r3, #0
 800584e:	d055      	beq.n	80058fc <I2C_Master_ISR_DMA+0x144>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	685b      	ldr	r3, [r3, #4]
 8005856:	b29a      	uxth	r2, r3
 8005858:	2312      	movs	r3, #18
 800585a:	18fb      	adds	r3, r7, r3
 800585c:	0592      	lsls	r2, r2, #22
 800585e:	0d92      	lsrs	r2, r2, #22
 8005860:	801a      	strh	r2, [r3, #0]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005866:	b29b      	uxth	r3, r3
 8005868:	2bff      	cmp	r3, #255	; 0xff
 800586a:	d906      	bls.n	800587a <I2C_Master_ISR_DMA+0xc2>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	22ff      	movs	r2, #255	; 0xff
 8005870:	851a      	strh	r2, [r3, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 8005872:	2380      	movs	r3, #128	; 0x80
 8005874:	045b      	lsls	r3, r3, #17
 8005876:	617b      	str	r3, [r7, #20]
 8005878:	e010      	b.n	800589c <I2C_Master_ISR_DMA+0xe4>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800587e:	b29a      	uxth	r2, r3
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005888:	4a50      	ldr	r2, [pc, #320]	; (80059cc <I2C_Master_ISR_DMA+0x214>)
 800588a:	4293      	cmp	r3, r2
 800588c:	d003      	beq.n	8005896 <I2C_Master_ISR_DMA+0xde>
        {
          xfermode = hi2c->XferOptions;
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005892:	617b      	str	r3, [r7, #20]
 8005894:	e002      	b.n	800589c <I2C_Master_ISR_DMA+0xe4>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 8005896:	2380      	movs	r3, #128	; 0x80
 8005898:	049b      	lsls	r3, r3, #18
 800589a:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80058a0:	b2da      	uxtb	r2, r3
 80058a2:	697c      	ldr	r4, [r7, #20]
 80058a4:	2312      	movs	r3, #18
 80058a6:	18fb      	adds	r3, r7, r3
 80058a8:	8819      	ldrh	r1, [r3, #0]
 80058aa:	68f8      	ldr	r0, [r7, #12]
 80058ac:	2300      	movs	r3, #0
 80058ae:	9300      	str	r3, [sp, #0]
 80058b0:	0023      	movs	r3, r4
 80058b2:	f000 fe6b 	bl	800658c <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80058ba:	b29a      	uxth	r2, r3
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80058c0:	1ad3      	subs	r3, r2, r3
 80058c2:	b29a      	uxth	r2, r3
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	2241      	movs	r2, #65	; 0x41
 80058cc:	5c9b      	ldrb	r3, [r3, r2]
 80058ce:	b2db      	uxtb	r3, r3
 80058d0:	2b22      	cmp	r3, #34	; 0x22
 80058d2:	d109      	bne.n	80058e8 <I2C_Master_ISR_DMA+0x130>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	681a      	ldr	r2, [r3, #0]
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	2180      	movs	r1, #128	; 0x80
 80058e0:	0209      	lsls	r1, r1, #8
 80058e2:	430a      	orrs	r2, r1
 80058e4:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80058e6:	e067      	b.n	80059b8 <I2C_Master_ISR_DMA+0x200>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	681a      	ldr	r2, [r3, #0]
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	2180      	movs	r1, #128	; 0x80
 80058f4:	01c9      	lsls	r1, r1, #7
 80058f6:	430a      	orrs	r2, r1
 80058f8:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80058fa:	e05d      	b.n	80059b8 <I2C_Master_ISR_DMA+0x200>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	685a      	ldr	r2, [r3, #4]
 8005902:	2380      	movs	r3, #128	; 0x80
 8005904:	049b      	lsls	r3, r3, #18
 8005906:	401a      	ands	r2, r3
 8005908:	2380      	movs	r3, #128	; 0x80
 800590a:	049b      	lsls	r3, r3, #18
 800590c:	429a      	cmp	r2, r3
 800590e:	d004      	beq.n	800591a <I2C_Master_ISR_DMA+0x162>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	0018      	movs	r0, r3
 8005914:	f000 f9f6 	bl	8005d04 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8005918:	e04e      	b.n	80059b8 <I2C_Master_ISR_DMA+0x200>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	2140      	movs	r1, #64	; 0x40
 800591e:	0018      	movs	r0, r3
 8005920:	f000 fce8 	bl	80062f4 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8005924:	e048      	b.n	80059b8 <I2C_Master_ISR_DMA+0x200>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8005926:	68bb      	ldr	r3, [r7, #8]
 8005928:	099b      	lsrs	r3, r3, #6
 800592a:	001a      	movs	r2, r3
 800592c:	2301      	movs	r3, #1
 800592e:	4013      	ands	r3, r2
 8005930:	d02e      	beq.n	8005990 <I2C_Master_ISR_DMA+0x1d8>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	099b      	lsrs	r3, r3, #6
 8005936:	001a      	movs	r2, r3
 8005938:	2301      	movs	r3, #1
 800593a:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800593c:	d028      	beq.n	8005990 <I2C_Master_ISR_DMA+0x1d8>
  {
    if (hi2c->XferCount == 0U)
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005942:	b29b      	uxth	r3, r3
 8005944:	2b00      	cmp	r3, #0
 8005946:	d11d      	bne.n	8005984 <I2C_Master_ISR_DMA+0x1cc>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	685a      	ldr	r2, [r3, #4]
 800594e:	2380      	movs	r3, #128	; 0x80
 8005950:	049b      	lsls	r3, r3, #18
 8005952:	401a      	ands	r2, r3
 8005954:	2380      	movs	r3, #128	; 0x80
 8005956:	049b      	lsls	r3, r3, #18
 8005958:	429a      	cmp	r2, r3
 800595a:	d02c      	beq.n	80059b6 <I2C_Master_ISR_DMA+0x1fe>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005960:	4a1a      	ldr	r2, [pc, #104]	; (80059cc <I2C_Master_ISR_DMA+0x214>)
 8005962:	4293      	cmp	r3, r2
 8005964:	d109      	bne.n	800597a <I2C_Master_ISR_DMA+0x1c2>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	685a      	ldr	r2, [r3, #4]
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	2180      	movs	r1, #128	; 0x80
 8005972:	01c9      	lsls	r1, r1, #7
 8005974:	430a      	orrs	r2, r1
 8005976:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8005978:	e01d      	b.n	80059b6 <I2C_Master_ISR_DMA+0x1fe>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	0018      	movs	r0, r3
 800597e:	f000 f9c1 	bl	8005d04 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 8005982:	e018      	b.n	80059b6 <I2C_Master_ISR_DMA+0x1fe>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	2140      	movs	r1, #64	; 0x40
 8005988:	0018      	movs	r0, r3
 800598a:	f000 fcb3 	bl	80062f4 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800598e:	e012      	b.n	80059b6 <I2C_Master_ISR_DMA+0x1fe>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8005990:	68bb      	ldr	r3, [r7, #8]
 8005992:	095b      	lsrs	r3, r3, #5
 8005994:	001a      	movs	r2, r3
 8005996:	2301      	movs	r3, #1
 8005998:	4013      	ands	r3, r2
 800599a:	d00d      	beq.n	80059b8 <I2C_Master_ISR_DMA+0x200>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	095b      	lsrs	r3, r3, #5
 80059a0:	001a      	movs	r2, r3
 80059a2:	2301      	movs	r3, #1
 80059a4:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80059a6:	d007      	beq.n	80059b8 <I2C_Master_ISR_DMA+0x200>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 80059a8:	68ba      	ldr	r2, [r7, #8]
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	0011      	movs	r1, r2
 80059ae:	0018      	movs	r0, r3
 80059b0:	f000 fa50 	bl	8005e54 <I2C_ITMasterCplt>
 80059b4:	e000      	b.n	80059b8 <I2C_Master_ISR_DMA+0x200>
    if (hi2c->XferCount == 0U)
 80059b6:	46c0      	nop			; (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	2240      	movs	r2, #64	; 0x40
 80059bc:	2100      	movs	r1, #0
 80059be:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80059c0:	2300      	movs	r3, #0
}
 80059c2:	0018      	movs	r0, r3
 80059c4:	46bd      	mov	sp, r7
 80059c6:	b007      	add	sp, #28
 80059c8:	bd90      	pop	{r4, r7, pc}
 80059ca:	46c0      	nop			; (mov r8, r8)
 80059cc:	ffff0000 	.word	0xffff0000

080059d0 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 80059d0:	b580      	push	{r7, lr}
 80059d2:	b088      	sub	sp, #32
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	60f8      	str	r0, [r7, #12]
 80059d8:	60b9      	str	r1, [r7, #8]
 80059da:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059e0:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 80059e2:	2300      	movs	r3, #0
 80059e4:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	2240      	movs	r2, #64	; 0x40
 80059ea:	5c9b      	ldrb	r3, [r3, r2]
 80059ec:	2b01      	cmp	r3, #1
 80059ee:	d101      	bne.n	80059f4 <I2C_Slave_ISR_DMA+0x24>
 80059f0:	2302      	movs	r3, #2
 80059f2:	e0dd      	b.n	8005bb0 <I2C_Slave_ISR_DMA+0x1e0>
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	2240      	movs	r2, #64	; 0x40
 80059f8:	2101      	movs	r1, #1
 80059fa:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80059fc:	68bb      	ldr	r3, [r7, #8]
 80059fe:	095b      	lsrs	r3, r3, #5
 8005a00:	001a      	movs	r2, r3
 8005a02:	2301      	movs	r3, #1
 8005a04:	4013      	ands	r3, r2
 8005a06:	d00b      	beq.n	8005a20 <I2C_Slave_ISR_DMA+0x50>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	095b      	lsrs	r3, r3, #5
 8005a0c:	001a      	movs	r2, r3
 8005a0e:	2301      	movs	r3, #1
 8005a10:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8005a12:	d005      	beq.n	8005a20 <I2C_Slave_ISR_DMA+0x50>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8005a14:	68ba      	ldr	r2, [r7, #8]
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	0011      	movs	r1, r2
 8005a1a:	0018      	movs	r0, r3
 8005a1c:	f000 faec 	bl	8005ff8 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8005a20:	68bb      	ldr	r3, [r7, #8]
 8005a22:	091b      	lsrs	r3, r3, #4
 8005a24:	001a      	movs	r2, r3
 8005a26:	2301      	movs	r3, #1
 8005a28:	4013      	ands	r3, r2
 8005a2a:	d100      	bne.n	8005a2e <I2C_Slave_ISR_DMA+0x5e>
 8005a2c:	e0a9      	b.n	8005b82 <I2C_Slave_ISR_DMA+0x1b2>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	091b      	lsrs	r3, r3, #4
 8005a32:	001a      	movs	r2, r3
 8005a34:	2301      	movs	r3, #1
 8005a36:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8005a38:	d100      	bne.n	8005a3c <I2C_Slave_ISR_DMA+0x6c>
 8005a3a:	e0a2      	b.n	8005b82 <I2C_Slave_ISR_DMA+0x1b2>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	0b9b      	lsrs	r3, r3, #14
 8005a40:	001a      	movs	r2, r3
 8005a42:	2301      	movs	r3, #1
 8005a44:	4013      	ands	r3, r2
 8005a46:	d106      	bne.n	8005a56 <I2C_Slave_ISR_DMA+0x86>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	0bdb      	lsrs	r3, r3, #15
 8005a4c:	001a      	movs	r2, r3
 8005a4e:	2301      	movs	r3, #1
 8005a50:	4013      	ands	r3, r2
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8005a52:	d100      	bne.n	8005a56 <I2C_Slave_ISR_DMA+0x86>
 8005a54:	e08e      	b.n	8005b74 <I2C_Slave_ISR_DMA+0x1a4>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d00d      	beq.n	8005a7a <I2C_Slave_ISR_DMA+0xaa>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	0bdb      	lsrs	r3, r3, #15
 8005a62:	001a      	movs	r2, r3
 8005a64:	2301      	movs	r3, #1
 8005a66:	4013      	ands	r3, r2
 8005a68:	d007      	beq.n	8005a7a <I2C_Slave_ISR_DMA+0xaa>
        {
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmarx) == 0U)
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	685b      	ldr	r3, [r3, #4]
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d101      	bne.n	8005a7a <I2C_Slave_ISR_DMA+0xaa>
          {
            treatdmanack = 1U;
 8005a76:	2301      	movs	r3, #1
 8005a78:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d00d      	beq.n	8005a9e <I2C_Slave_ISR_DMA+0xce>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	0b9b      	lsrs	r3, r3, #14
 8005a86:	001a      	movs	r2, r3
 8005a88:	2301      	movs	r3, #1
 8005a8a:	4013      	ands	r3, r2
 8005a8c:	d007      	beq.n	8005a9e <I2C_Slave_ISR_DMA+0xce>
        {
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmatx) == 0U)
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	685b      	ldr	r3, [r3, #4]
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d101      	bne.n	8005a9e <I2C_Slave_ISR_DMA+0xce>
          {
            treatdmanack = 1U;
 8005a9a:	2301      	movs	r3, #1
 8005a9c:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8005a9e:	69fb      	ldr	r3, [r7, #28]
 8005aa0:	2b01      	cmp	r3, #1
 8005aa2:	d12d      	bne.n	8005b00 <I2C_Slave_ISR_DMA+0x130>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	2241      	movs	r2, #65	; 0x41
 8005aa8:	5c9b      	ldrb	r3, [r3, r2]
 8005aaa:	b2db      	uxtb	r3, r3
 8005aac:	2b28      	cmp	r3, #40	; 0x28
 8005aae:	d10b      	bne.n	8005ac8 <I2C_Slave_ISR_DMA+0xf8>
 8005ab0:	69ba      	ldr	r2, [r7, #24]
 8005ab2:	2380      	movs	r3, #128	; 0x80
 8005ab4:	049b      	lsls	r3, r3, #18
 8005ab6:	429a      	cmp	r2, r3
 8005ab8:	d106      	bne.n	8005ac8 <I2C_Slave_ISR_DMA+0xf8>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8005aba:	68ba      	ldr	r2, [r7, #8]
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	0011      	movs	r1, r2
 8005ac0:	0018      	movs	r0, r3
 8005ac2:	f000 fbbd 	bl	8006240 <I2C_ITListenCplt>
 8005ac6:	e054      	b.n	8005b72 <I2C_Slave_ISR_DMA+0x1a2>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	2241      	movs	r2, #65	; 0x41
 8005acc:	5c9b      	ldrb	r3, [r3, r2]
 8005ace:	b2db      	uxtb	r3, r3
 8005ad0:	2b29      	cmp	r3, #41	; 0x29
 8005ad2:	d110      	bne.n	8005af6 <I2C_Slave_ISR_DMA+0x126>
 8005ad4:	69bb      	ldr	r3, [r7, #24]
 8005ad6:	4a38      	ldr	r2, [pc, #224]	; (8005bb8 <I2C_Slave_ISR_DMA+0x1e8>)
 8005ad8:	4293      	cmp	r3, r2
 8005ada:	d00c      	beq.n	8005af6 <I2C_Slave_ISR_DMA+0x126>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	2210      	movs	r2, #16
 8005ae2:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	0018      	movs	r0, r3
 8005ae8:	f000 fd0f 	bl	800650a <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	0018      	movs	r0, r3
 8005af0:	f000 f94a 	bl	8005d88 <I2C_ITSlaveSeqCplt>
 8005af4:	e03d      	b.n	8005b72 <I2C_Slave_ISR_DMA+0x1a2>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	2210      	movs	r2, #16
 8005afc:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8005afe:	e03e      	b.n	8005b7e <I2C_Slave_ISR_DMA+0x1ae>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	2210      	movs	r2, #16
 8005b06:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b0c:	2204      	movs	r2, #4
 8005b0e:	431a      	orrs	r2, r3
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	645a      	str	r2, [r3, #68]	; 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8005b14:	2317      	movs	r3, #23
 8005b16:	18fb      	adds	r3, r7, r3
 8005b18:	68fa      	ldr	r2, [r7, #12]
 8005b1a:	2141      	movs	r1, #65	; 0x41
 8005b1c:	5c52      	ldrb	r2, [r2, r1]
 8005b1e:	701a      	strb	r2, [r3, #0]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8005b20:	69bb      	ldr	r3, [r7, #24]
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d004      	beq.n	8005b30 <I2C_Slave_ISR_DMA+0x160>
 8005b26:	69ba      	ldr	r2, [r7, #24]
 8005b28:	2380      	movs	r3, #128	; 0x80
 8005b2a:	045b      	lsls	r3, r3, #17
 8005b2c:	429a      	cmp	r2, r3
 8005b2e:	d126      	bne.n	8005b7e <I2C_Slave_ISR_DMA+0x1ae>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005b30:	2217      	movs	r2, #23
 8005b32:	18bb      	adds	r3, r7, r2
 8005b34:	781b      	ldrb	r3, [r3, #0]
 8005b36:	2b21      	cmp	r3, #33	; 0x21
 8005b38:	d003      	beq.n	8005b42 <I2C_Slave_ISR_DMA+0x172>
 8005b3a:	18bb      	adds	r3, r7, r2
 8005b3c:	781b      	ldrb	r3, [r3, #0]
 8005b3e:	2b29      	cmp	r3, #41	; 0x29
 8005b40:	d103      	bne.n	8005b4a <I2C_Slave_ISR_DMA+0x17a>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	2221      	movs	r2, #33	; 0x21
 8005b46:	631a      	str	r2, [r3, #48]	; 0x30
 8005b48:	e00b      	b.n	8005b62 <I2C_Slave_ISR_DMA+0x192>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005b4a:	2217      	movs	r2, #23
 8005b4c:	18bb      	adds	r3, r7, r2
 8005b4e:	781b      	ldrb	r3, [r3, #0]
 8005b50:	2b22      	cmp	r3, #34	; 0x22
 8005b52:	d003      	beq.n	8005b5c <I2C_Slave_ISR_DMA+0x18c>
 8005b54:	18bb      	adds	r3, r7, r2
 8005b56:	781b      	ldrb	r3, [r3, #0]
 8005b58:	2b2a      	cmp	r3, #42	; 0x2a
 8005b5a:	d102      	bne.n	8005b62 <I2C_Slave_ISR_DMA+0x192>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	2222      	movs	r2, #34	; 0x22
 8005b60:	631a      	str	r2, [r3, #48]	; 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	0011      	movs	r1, r2
 8005b6a:	0018      	movs	r0, r3
 8005b6c:	f000 fbc2 	bl	80062f4 <I2C_ITError>
      if (treatdmanack == 1U)
 8005b70:	e005      	b.n	8005b7e <I2C_Slave_ISR_DMA+0x1ae>
 8005b72:	e004      	b.n	8005b7e <I2C_Slave_ISR_DMA+0x1ae>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	2210      	movs	r2, #16
 8005b7a:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8005b7c:	e013      	b.n	8005ba6 <I2C_Slave_ISR_DMA+0x1d6>
      if (treatdmanack == 1U)
 8005b7e:	46c0      	nop			; (mov r8, r8)
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8005b80:	e011      	b.n	8005ba6 <I2C_Slave_ISR_DMA+0x1d6>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8005b82:	68bb      	ldr	r3, [r7, #8]
 8005b84:	08db      	lsrs	r3, r3, #3
 8005b86:	001a      	movs	r2, r3
 8005b88:	2301      	movs	r3, #1
 8005b8a:	4013      	ands	r3, r2
 8005b8c:	d00b      	beq.n	8005ba6 <I2C_Slave_ISR_DMA+0x1d6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	08db      	lsrs	r3, r3, #3
 8005b92:	001a      	movs	r2, r3
 8005b94:	2301      	movs	r3, #1
 8005b96:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8005b98:	d005      	beq.n	8005ba6 <I2C_Slave_ISR_DMA+0x1d6>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8005b9a:	68ba      	ldr	r2, [r7, #8]
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	0011      	movs	r1, r2
 8005ba0:	0018      	movs	r0, r3
 8005ba2:	f000 f80b 	bl	8005bbc <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	2240      	movs	r2, #64	; 0x40
 8005baa:	2100      	movs	r1, #0
 8005bac:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005bae:	2300      	movs	r3, #0
}
 8005bb0:	0018      	movs	r0, r3
 8005bb2:	46bd      	mov	sp, r7
 8005bb4:	b008      	add	sp, #32
 8005bb6:	bd80      	pop	{r7, pc}
 8005bb8:	ffff0000 	.word	0xffff0000

08005bbc <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8005bbc:	b5b0      	push	{r4, r5, r7, lr}
 8005bbe:	b084      	sub	sp, #16
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	6078      	str	r0, [r7, #4]
 8005bc4:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	2241      	movs	r2, #65	; 0x41
 8005bca:	5c9b      	ldrb	r3, [r3, r2]
 8005bcc:	b2db      	uxtb	r3, r3
 8005bce:	001a      	movs	r2, r3
 8005bd0:	2328      	movs	r3, #40	; 0x28
 8005bd2:	4013      	ands	r3, r2
 8005bd4:	2b28      	cmp	r3, #40	; 0x28
 8005bd6:	d000      	beq.n	8005bda <I2C_ITAddrCplt+0x1e>
 8005bd8:	e088      	b.n	8005cec <I2C_ITAddrCplt+0x130>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	699b      	ldr	r3, [r3, #24]
 8005be0:	0c1b      	lsrs	r3, r3, #16
 8005be2:	b2da      	uxtb	r2, r3
 8005be4:	250f      	movs	r5, #15
 8005be6:	197b      	adds	r3, r7, r5
 8005be8:	2101      	movs	r1, #1
 8005bea:	400a      	ands	r2, r1
 8005bec:	701a      	strb	r2, [r3, #0]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	699b      	ldr	r3, [r3, #24]
 8005bf4:	0c1b      	lsrs	r3, r3, #16
 8005bf6:	b29a      	uxth	r2, r3
 8005bf8:	200c      	movs	r0, #12
 8005bfa:	183b      	adds	r3, r7, r0
 8005bfc:	21fe      	movs	r1, #254	; 0xfe
 8005bfe:	400a      	ands	r2, r1
 8005c00:	801a      	strh	r2, [r3, #0]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	689b      	ldr	r3, [r3, #8]
 8005c08:	b29a      	uxth	r2, r3
 8005c0a:	240a      	movs	r4, #10
 8005c0c:	193b      	adds	r3, r7, r4
 8005c0e:	0592      	lsls	r2, r2, #22
 8005c10:	0d92      	lsrs	r2, r2, #22
 8005c12:	801a      	strh	r2, [r3, #0]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	68db      	ldr	r3, [r3, #12]
 8005c1a:	b29a      	uxth	r2, r3
 8005c1c:	2308      	movs	r3, #8
 8005c1e:	18fb      	adds	r3, r7, r3
 8005c20:	21fe      	movs	r1, #254	; 0xfe
 8005c22:	400a      	ands	r2, r1
 8005c24:	801a      	strh	r2, [r3, #0]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	68db      	ldr	r3, [r3, #12]
 8005c2a:	2b02      	cmp	r3, #2
 8005c2c:	d148      	bne.n	8005cc0 <I2C_ITAddrCplt+0x104>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8005c2e:	0021      	movs	r1, r4
 8005c30:	187b      	adds	r3, r7, r1
 8005c32:	881b      	ldrh	r3, [r3, #0]
 8005c34:	09db      	lsrs	r3, r3, #7
 8005c36:	b29a      	uxth	r2, r3
 8005c38:	183b      	adds	r3, r7, r0
 8005c3a:	881b      	ldrh	r3, [r3, #0]
 8005c3c:	4053      	eors	r3, r2
 8005c3e:	b29b      	uxth	r3, r3
 8005c40:	001a      	movs	r2, r3
 8005c42:	2306      	movs	r3, #6
 8005c44:	4013      	ands	r3, r2
 8005c46:	d120      	bne.n	8005c8a <I2C_ITAddrCplt+0xce>
      {
        slaveaddrcode = ownadd1code;
 8005c48:	183b      	adds	r3, r7, r0
 8005c4a:	187a      	adds	r2, r7, r1
 8005c4c:	8812      	ldrh	r2, [r2, #0]
 8005c4e:	801a      	strh	r2, [r3, #0]
        hi2c->AddrEventCount++;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005c54:	1c5a      	adds	r2, r3, #1
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005c5e:	2b02      	cmp	r3, #2
 8005c60:	d14c      	bne.n	8005cfc <I2C_ITAddrCplt+0x140>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	2200      	movs	r2, #0
 8005c66:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	2208      	movs	r2, #8
 8005c6e:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	2240      	movs	r2, #64	; 0x40
 8005c74:	2100      	movs	r1, #0
 8005c76:	5499      	strb	r1, [r3, r2]

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8005c78:	183b      	adds	r3, r7, r0
 8005c7a:	881a      	ldrh	r2, [r3, #0]
 8005c7c:	197b      	adds	r3, r7, r5
 8005c7e:	7819      	ldrb	r1, [r3, #0]
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	0018      	movs	r0, r3
 8005c84:	f7ff fb0a 	bl	800529c <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8005c88:	e038      	b.n	8005cfc <I2C_ITAddrCplt+0x140>
        slaveaddrcode = ownadd2code;
 8005c8a:	240c      	movs	r4, #12
 8005c8c:	193b      	adds	r3, r7, r4
 8005c8e:	2208      	movs	r2, #8
 8005c90:	18ba      	adds	r2, r7, r2
 8005c92:	8812      	ldrh	r2, [r2, #0]
 8005c94:	801a      	strh	r2, [r3, #0]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8005c96:	2380      	movs	r3, #128	; 0x80
 8005c98:	021a      	lsls	r2, r3, #8
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	0011      	movs	r1, r2
 8005c9e:	0018      	movs	r0, r3
 8005ca0:	f000 fd12 	bl	80066c8 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	2240      	movs	r2, #64	; 0x40
 8005ca8:	2100      	movs	r1, #0
 8005caa:	5499      	strb	r1, [r3, r2]
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8005cac:	193b      	adds	r3, r7, r4
 8005cae:	881a      	ldrh	r2, [r3, #0]
 8005cb0:	230f      	movs	r3, #15
 8005cb2:	18fb      	adds	r3, r7, r3
 8005cb4:	7819      	ldrb	r1, [r3, #0]
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	0018      	movs	r0, r3
 8005cba:	f7ff faef 	bl	800529c <HAL_I2C_AddrCallback>
}
 8005cbe:	e01d      	b.n	8005cfc <I2C_ITAddrCplt+0x140>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8005cc0:	2380      	movs	r3, #128	; 0x80
 8005cc2:	021a      	lsls	r2, r3, #8
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	0011      	movs	r1, r2
 8005cc8:	0018      	movs	r0, r3
 8005cca:	f000 fcfd 	bl	80066c8 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	2240      	movs	r2, #64	; 0x40
 8005cd2:	2100      	movs	r1, #0
 8005cd4:	5499      	strb	r1, [r3, r2]
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8005cd6:	230c      	movs	r3, #12
 8005cd8:	18fb      	adds	r3, r7, r3
 8005cda:	881a      	ldrh	r2, [r3, #0]
 8005cdc:	230f      	movs	r3, #15
 8005cde:	18fb      	adds	r3, r7, r3
 8005ce0:	7819      	ldrb	r1, [r3, #0]
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	0018      	movs	r0, r3
 8005ce6:	f7ff fad9 	bl	800529c <HAL_I2C_AddrCallback>
}
 8005cea:	e007      	b.n	8005cfc <I2C_ITAddrCplt+0x140>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	2208      	movs	r2, #8
 8005cf2:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	2240      	movs	r2, #64	; 0x40
 8005cf8:	2100      	movs	r1, #0
 8005cfa:	5499      	strb	r1, [r3, r2]
}
 8005cfc:	46c0      	nop			; (mov r8, r8)
 8005cfe:	46bd      	mov	sp, r7
 8005d00:	b004      	add	sp, #16
 8005d02:	bdb0      	pop	{r4, r5, r7, pc}

08005d04 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8005d04:	b580      	push	{r7, lr}
 8005d06:	b082      	sub	sp, #8
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	2242      	movs	r2, #66	; 0x42
 8005d10:	2100      	movs	r1, #0
 8005d12:	5499      	strb	r1, [r3, r2]

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	2241      	movs	r2, #65	; 0x41
 8005d18:	5c9b      	ldrb	r3, [r3, r2]
 8005d1a:	b2db      	uxtb	r3, r3
 8005d1c:	2b21      	cmp	r3, #33	; 0x21
 8005d1e:	d117      	bne.n	8005d50 <I2C_ITMasterSeqCplt+0x4c>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	2241      	movs	r2, #65	; 0x41
 8005d24:	2120      	movs	r1, #32
 8005d26:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	2211      	movs	r2, #17
 8005d2c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	2200      	movs	r2, #0
 8005d32:	635a      	str	r2, [r3, #52]	; 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2101      	movs	r1, #1
 8005d38:	0018      	movs	r0, r3
 8005d3a:	f000 fcc5 	bl	80066c8 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	2240      	movs	r2, #64	; 0x40
 8005d42:	2100      	movs	r1, #0
 8005d44:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	0018      	movs	r0, r3
 8005d4a:	f7ff fa8f 	bl	800526c <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005d4e:	e016      	b.n	8005d7e <I2C_ITMasterSeqCplt+0x7a>
    hi2c->State         = HAL_I2C_STATE_READY;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	2241      	movs	r2, #65	; 0x41
 8005d54:	2120      	movs	r1, #32
 8005d56:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	2212      	movs	r2, #18
 8005d5c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	2200      	movs	r2, #0
 8005d62:	635a      	str	r2, [r3, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	2102      	movs	r1, #2
 8005d68:	0018      	movs	r0, r3
 8005d6a:	f000 fcad 	bl	80066c8 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	2240      	movs	r2, #64	; 0x40
 8005d72:	2100      	movs	r1, #0
 8005d74:	5499      	strb	r1, [r3, r2]
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	0018      	movs	r0, r3
 8005d7a:	f7fc fe4d 	bl	8002a18 <HAL_I2C_MasterRxCpltCallback>
}
 8005d7e:	46c0      	nop			; (mov r8, r8)
 8005d80:	46bd      	mov	sp, r7
 8005d82:	b002      	add	sp, #8
 8005d84:	bd80      	pop	{r7, pc}
	...

08005d88 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8005d88:	b580      	push	{r7, lr}
 8005d8a:	b084      	sub	sp, #16
 8005d8c:	af00      	add	r7, sp, #0
 8005d8e:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	2242      	movs	r2, #66	; 0x42
 8005d9c:	2100      	movs	r1, #0
 8005d9e:	5499      	strb	r1, [r3, r2]

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	0b9b      	lsrs	r3, r3, #14
 8005da4:	001a      	movs	r2, r3
 8005da6:	2301      	movs	r3, #1
 8005da8:	4013      	ands	r3, r2
 8005daa:	d008      	beq.n	8005dbe <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	681a      	ldr	r2, [r3, #0]
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	4925      	ldr	r1, [pc, #148]	; (8005e4c <I2C_ITSlaveSeqCplt+0xc4>)
 8005db8:	400a      	ands	r2, r1
 8005dba:	601a      	str	r2, [r3, #0]
 8005dbc:	e00d      	b.n	8005dda <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	0bdb      	lsrs	r3, r3, #15
 8005dc2:	001a      	movs	r2, r3
 8005dc4:	2301      	movs	r3, #1
 8005dc6:	4013      	ands	r3, r2
 8005dc8:	d007      	beq.n	8005dda <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	681a      	ldr	r2, [r3, #0]
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	491e      	ldr	r1, [pc, #120]	; (8005e50 <I2C_ITSlaveSeqCplt+0xc8>)
 8005dd6:	400a      	ands	r2, r1
 8005dd8:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	2241      	movs	r2, #65	; 0x41
 8005dde:	5c9b      	ldrb	r3, [r3, r2]
 8005de0:	b2db      	uxtb	r3, r3
 8005de2:	2b29      	cmp	r3, #41	; 0x29
 8005de4:	d114      	bne.n	8005e10 <I2C_ITSlaveSeqCplt+0x88>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	2241      	movs	r2, #65	; 0x41
 8005dea:	2128      	movs	r1, #40	; 0x28
 8005dec:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	2221      	movs	r2, #33	; 0x21
 8005df2:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	2101      	movs	r1, #1
 8005df8:	0018      	movs	r0, r3
 8005dfa:	f000 fc65 	bl	80066c8 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	2240      	movs	r2, #64	; 0x40
 8005e02:	2100      	movs	r1, #0
 8005e04:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	0018      	movs	r0, r3
 8005e0a:	f7ff fa37 	bl	800527c <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8005e0e:	e019      	b.n	8005e44 <I2C_ITSlaveSeqCplt+0xbc>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	2241      	movs	r2, #65	; 0x41
 8005e14:	5c9b      	ldrb	r3, [r3, r2]
 8005e16:	b2db      	uxtb	r3, r3
 8005e18:	2b2a      	cmp	r3, #42	; 0x2a
 8005e1a:	d113      	bne.n	8005e44 <I2C_ITSlaveSeqCplt+0xbc>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	2241      	movs	r2, #65	; 0x41
 8005e20:	2128      	movs	r1, #40	; 0x28
 8005e22:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	2222      	movs	r2, #34	; 0x22
 8005e28:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	2102      	movs	r1, #2
 8005e2e:	0018      	movs	r0, r3
 8005e30:	f000 fc4a 	bl	80066c8 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	2240      	movs	r2, #64	; 0x40
 8005e38:	2100      	movs	r1, #0
 8005e3a:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	0018      	movs	r0, r3
 8005e40:	f7ff fa24 	bl	800528c <HAL_I2C_SlaveRxCpltCallback>
}
 8005e44:	46c0      	nop			; (mov r8, r8)
 8005e46:	46bd      	mov	sp, r7
 8005e48:	b004      	add	sp, #16
 8005e4a:	bd80      	pop	{r7, pc}
 8005e4c:	ffffbfff 	.word	0xffffbfff
 8005e50:	ffff7fff 	.word	0xffff7fff

08005e54 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8005e54:	b580      	push	{r7, lr}
 8005e56:	b086      	sub	sp, #24
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	6078      	str	r0, [r7, #4]
 8005e5c:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8005e5e:	683b      	ldr	r3, [r7, #0]
 8005e60:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	2220      	movs	r2, #32
 8005e68:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	2241      	movs	r2, #65	; 0x41
 8005e6e:	5c9b      	ldrb	r3, [r3, r2]
 8005e70:	b2db      	uxtb	r3, r3
 8005e72:	2b21      	cmp	r3, #33	; 0x21
 8005e74:	d108      	bne.n	8005e88 <I2C_ITMasterCplt+0x34>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	2101      	movs	r1, #1
 8005e7a:	0018      	movs	r0, r3
 8005e7c:	f000 fc24 	bl	80066c8 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	2211      	movs	r2, #17
 8005e84:	631a      	str	r2, [r3, #48]	; 0x30
 8005e86:	e00d      	b.n	8005ea4 <I2C_ITMasterCplt+0x50>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2241      	movs	r2, #65	; 0x41
 8005e8c:	5c9b      	ldrb	r3, [r3, r2]
 8005e8e:	b2db      	uxtb	r3, r3
 8005e90:	2b22      	cmp	r3, #34	; 0x22
 8005e92:	d107      	bne.n	8005ea4 <I2C_ITMasterCplt+0x50>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	2102      	movs	r1, #2
 8005e98:	0018      	movs	r0, r3
 8005e9a:	f000 fc15 	bl	80066c8 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	2212      	movs	r2, #18
 8005ea2:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	685a      	ldr	r2, [r3, #4]
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	4950      	ldr	r1, [pc, #320]	; (8005ff0 <I2C_ITMasterCplt+0x19c>)
 8005eb0:	400a      	ands	r2, r1
 8005eb2:	605a      	str	r2, [r3, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	2200      	movs	r2, #0
 8005eb8:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	4a4d      	ldr	r2, [pc, #308]	; (8005ff4 <I2C_ITMasterCplt+0x1a0>)
 8005ebe:	62da      	str	r2, [r3, #44]	; 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8005ec0:	697b      	ldr	r3, [r7, #20]
 8005ec2:	091b      	lsrs	r3, r3, #4
 8005ec4:	001a      	movs	r2, r3
 8005ec6:	2301      	movs	r3, #1
 8005ec8:	4013      	ands	r3, r2
 8005eca:	d009      	beq.n	8005ee0 <I2C_ITMasterCplt+0x8c>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	2210      	movs	r2, #16
 8005ed2:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ed8:	2204      	movs	r2, #4
 8005eda:	431a      	orrs	r2, r3
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	2241      	movs	r2, #65	; 0x41
 8005ee4:	5c9b      	ldrb	r3, [r3, r2]
 8005ee6:	b2db      	uxtb	r3, r3
 8005ee8:	2b60      	cmp	r3, #96	; 0x60
 8005eea:	d10b      	bne.n	8005f04 <I2C_ITMasterCplt+0xb0>
 8005eec:	697b      	ldr	r3, [r7, #20]
 8005eee:	089b      	lsrs	r3, r3, #2
 8005ef0:	001a      	movs	r2, r3
 8005ef2:	2301      	movs	r3, #1
 8005ef4:	4013      	ands	r3, r2
 8005ef6:	d005      	beq.n	8005f04 <I2C_ITMasterCplt+0xb0>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005efe:	b2db      	uxtb	r3, r3
 8005f00:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8005f02:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	0018      	movs	r0, r3
 8005f08:	f000 faff 	bl	800650a <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f10:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	2241      	movs	r2, #65	; 0x41
 8005f16:	5c9b      	ldrb	r3, [r3, r2]
 8005f18:	b2db      	uxtb	r3, r3
 8005f1a:	2b60      	cmp	r3, #96	; 0x60
 8005f1c:	d002      	beq.n	8005f24 <I2C_ITMasterCplt+0xd0>
 8005f1e:	693b      	ldr	r3, [r7, #16]
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d007      	beq.n	8005f34 <I2C_ITMasterCplt+0xe0>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	0011      	movs	r1, r2
 8005f2c:	0018      	movs	r0, r3
 8005f2e:	f000 f9e1 	bl	80062f4 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 8005f32:	e058      	b.n	8005fe6 <I2C_ITMasterCplt+0x192>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	2241      	movs	r2, #65	; 0x41
 8005f38:	5c9b      	ldrb	r3, [r3, r2]
 8005f3a:	b2db      	uxtb	r3, r3
 8005f3c:	2b21      	cmp	r3, #33	; 0x21
 8005f3e:	d126      	bne.n	8005f8e <I2C_ITMasterCplt+0x13a>
    hi2c->State = HAL_I2C_STATE_READY;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2241      	movs	r2, #65	; 0x41
 8005f44:	2120      	movs	r1, #32
 8005f46:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	2200      	movs	r2, #0
 8005f4c:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	2242      	movs	r2, #66	; 0x42
 8005f52:	5c9b      	ldrb	r3, [r3, r2]
 8005f54:	b2db      	uxtb	r3, r3
 8005f56:	2b40      	cmp	r3, #64	; 0x40
 8005f58:	d10c      	bne.n	8005f74 <I2C_ITMasterCplt+0x120>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	2242      	movs	r2, #66	; 0x42
 8005f5e:	2100      	movs	r1, #0
 8005f60:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	2240      	movs	r2, #64	; 0x40
 8005f66:	2100      	movs	r1, #0
 8005f68:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MemTxCpltCallback(hi2c);
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	0018      	movs	r0, r3
 8005f6e:	f7ff f9ad 	bl	80052cc <HAL_I2C_MemTxCpltCallback>
}
 8005f72:	e038      	b.n	8005fe6 <I2C_ITMasterCplt+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2242      	movs	r2, #66	; 0x42
 8005f78:	2100      	movs	r1, #0
 8005f7a:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	2240      	movs	r2, #64	; 0x40
 8005f80:	2100      	movs	r1, #0
 8005f82:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	0018      	movs	r0, r3
 8005f88:	f7ff f970 	bl	800526c <HAL_I2C_MasterTxCpltCallback>
}
 8005f8c:	e02b      	b.n	8005fe6 <I2C_ITMasterCplt+0x192>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	2241      	movs	r2, #65	; 0x41
 8005f92:	5c9b      	ldrb	r3, [r3, r2]
 8005f94:	b2db      	uxtb	r3, r3
 8005f96:	2b22      	cmp	r3, #34	; 0x22
 8005f98:	d125      	bne.n	8005fe6 <I2C_ITMasterCplt+0x192>
    hi2c->State = HAL_I2C_STATE_READY;
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	2241      	movs	r2, #65	; 0x41
 8005f9e:	2120      	movs	r1, #32
 8005fa0:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	2200      	movs	r2, #0
 8005fa6:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	2242      	movs	r2, #66	; 0x42
 8005fac:	5c9b      	ldrb	r3, [r3, r2]
 8005fae:	b2db      	uxtb	r3, r3
 8005fb0:	2b40      	cmp	r3, #64	; 0x40
 8005fb2:	d10c      	bne.n	8005fce <I2C_ITMasterCplt+0x17a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	2242      	movs	r2, #66	; 0x42
 8005fb8:	2100      	movs	r1, #0
 8005fba:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	2240      	movs	r2, #64	; 0x40
 8005fc0:	2100      	movs	r1, #0
 8005fc2:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MemRxCpltCallback(hi2c);
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	0018      	movs	r0, r3
 8005fc8:	f7ff f988 	bl	80052dc <HAL_I2C_MemRxCpltCallback>
}
 8005fcc:	e00b      	b.n	8005fe6 <I2C_ITMasterCplt+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	2242      	movs	r2, #66	; 0x42
 8005fd2:	2100      	movs	r1, #0
 8005fd4:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	2240      	movs	r2, #64	; 0x40
 8005fda:	2100      	movs	r1, #0
 8005fdc:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	0018      	movs	r0, r3
 8005fe2:	f7fc fd19 	bl	8002a18 <HAL_I2C_MasterRxCpltCallback>
}
 8005fe6:	46c0      	nop			; (mov r8, r8)
 8005fe8:	46bd      	mov	sp, r7
 8005fea:	b006      	add	sp, #24
 8005fec:	bd80      	pop	{r7, pc}
 8005fee:	46c0      	nop			; (mov r8, r8)
 8005ff0:	fe00e800 	.word	0xfe00e800
 8005ff4:	ffff0000 	.word	0xffff0000

08005ff8 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8005ff8:	b580      	push	{r7, lr}
 8005ffa:	b086      	sub	sp, #24
 8005ffc:	af00      	add	r7, sp, #0
 8005ffe:	6078      	str	r0, [r7, #4]
 8006000:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800600a:	683b      	ldr	r3, [r7, #0]
 800600c:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800600e:	200f      	movs	r0, #15
 8006010:	183b      	adds	r3, r7, r0
 8006012:	687a      	ldr	r2, [r7, #4]
 8006014:	2141      	movs	r1, #65	; 0x41
 8006016:	5c52      	ldrb	r2, [r2, r1]
 8006018:	701a      	strb	r2, [r3, #0]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	2220      	movs	r2, #32
 8006020:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8006022:	183b      	adds	r3, r7, r0
 8006024:	781b      	ldrb	r3, [r3, #0]
 8006026:	2b21      	cmp	r3, #33	; 0x21
 8006028:	d003      	beq.n	8006032 <I2C_ITSlaveCplt+0x3a>
 800602a:	183b      	adds	r3, r7, r0
 800602c:	781b      	ldrb	r3, [r3, #0]
 800602e:	2b29      	cmp	r3, #41	; 0x29
 8006030:	d109      	bne.n	8006046 <I2C_ITSlaveCplt+0x4e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8006032:	4a7d      	ldr	r2, [pc, #500]	; (8006228 <I2C_ITSlaveCplt+0x230>)
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	0011      	movs	r1, r2
 8006038:	0018      	movs	r0, r3
 800603a:	f000 fb45 	bl	80066c8 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	2221      	movs	r2, #33	; 0x21
 8006042:	631a      	str	r2, [r3, #48]	; 0x30
 8006044:	e011      	b.n	800606a <I2C_ITSlaveCplt+0x72>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8006046:	220f      	movs	r2, #15
 8006048:	18bb      	adds	r3, r7, r2
 800604a:	781b      	ldrb	r3, [r3, #0]
 800604c:	2b22      	cmp	r3, #34	; 0x22
 800604e:	d003      	beq.n	8006058 <I2C_ITSlaveCplt+0x60>
 8006050:	18bb      	adds	r3, r7, r2
 8006052:	781b      	ldrb	r3, [r3, #0]
 8006054:	2b2a      	cmp	r3, #42	; 0x2a
 8006056:	d108      	bne.n	800606a <I2C_ITSlaveCplt+0x72>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8006058:	4a74      	ldr	r2, [pc, #464]	; (800622c <I2C_ITSlaveCplt+0x234>)
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	0011      	movs	r1, r2
 800605e:	0018      	movs	r0, r3
 8006060:	f000 fb32 	bl	80066c8 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	2222      	movs	r2, #34	; 0x22
 8006068:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	685a      	ldr	r2, [r3, #4]
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	2180      	movs	r1, #128	; 0x80
 8006076:	0209      	lsls	r1, r1, #8
 8006078:	430a      	orrs	r2, r1
 800607a:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	685a      	ldr	r2, [r3, #4]
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	496a      	ldr	r1, [pc, #424]	; (8006230 <I2C_ITSlaveCplt+0x238>)
 8006088:	400a      	ands	r2, r1
 800608a:	605a      	str	r2, [r3, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	0018      	movs	r0, r3
 8006090:	f000 fa3b 	bl	800650a <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8006094:	693b      	ldr	r3, [r7, #16]
 8006096:	0b9b      	lsrs	r3, r3, #14
 8006098:	001a      	movs	r2, r3
 800609a:	2301      	movs	r3, #1
 800609c:	4013      	ands	r3, r2
 800609e:	d013      	beq.n	80060c8 <I2C_ITSlaveCplt+0xd0>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	681a      	ldr	r2, [r3, #0]
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	4962      	ldr	r1, [pc, #392]	; (8006234 <I2C_ITSlaveCplt+0x23c>)
 80060ac:	400a      	ands	r2, r1
 80060ae:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d020      	beq.n	80060fa <I2C_ITSlaveCplt+0x102>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	685b      	ldr	r3, [r3, #4]
 80060c0:	b29a      	uxth	r2, r3
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	855a      	strh	r2, [r3, #42]	; 0x2a
 80060c6:	e018      	b.n	80060fa <I2C_ITSlaveCplt+0x102>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80060c8:	693b      	ldr	r3, [r7, #16]
 80060ca:	0bdb      	lsrs	r3, r3, #15
 80060cc:	001a      	movs	r2, r3
 80060ce:	2301      	movs	r3, #1
 80060d0:	4013      	ands	r3, r2
 80060d2:	d012      	beq.n	80060fa <I2C_ITSlaveCplt+0x102>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	681a      	ldr	r2, [r3, #0]
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	4956      	ldr	r1, [pc, #344]	; (8006238 <I2C_ITSlaveCplt+0x240>)
 80060e0:	400a      	ands	r2, r1
 80060e2:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d006      	beq.n	80060fa <I2C_ITSlaveCplt+0x102>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	685b      	ldr	r3, [r3, #4]
 80060f4:	b29a      	uxth	r2, r3
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 80060fa:	697b      	ldr	r3, [r7, #20]
 80060fc:	089b      	lsrs	r3, r3, #2
 80060fe:	001a      	movs	r2, r3
 8006100:	2301      	movs	r3, #1
 8006102:	4013      	ands	r3, r2
 8006104:	d020      	beq.n	8006148 <I2C_ITSlaveCplt+0x150>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8006106:	697b      	ldr	r3, [r7, #20]
 8006108:	2204      	movs	r2, #4
 800610a:	4393      	bics	r3, r2
 800610c:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006118:	b2d2      	uxtb	r2, r2
 800611a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006120:	1c5a      	adds	r2, r3, #1
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800612a:	2b00      	cmp	r3, #0
 800612c:	d00c      	beq.n	8006148 <I2C_ITSlaveCplt+0x150>
    {
      hi2c->XferSize--;
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006132:	3b01      	subs	r3, #1
 8006134:	b29a      	uxth	r2, r3
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800613e:	b29b      	uxth	r3, r3
 8006140:	3b01      	subs	r3, #1
 8006142:	b29a      	uxth	r2, r3
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800614c:	b29b      	uxth	r3, r3
 800614e:	2b00      	cmp	r3, #0
 8006150:	d005      	beq.n	800615e <I2C_ITSlaveCplt+0x166>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006156:	2204      	movs	r2, #4
 8006158:	431a      	orrs	r2, r3
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	2242      	movs	r2, #66	; 0x42
 8006162:	2100      	movs	r1, #0
 8006164:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	2200      	movs	r2, #0
 800616a:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006170:	2b00      	cmp	r3, #0
 8006172:	d013      	beq.n	800619c <I2C_ITSlaveCplt+0x1a4>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	0011      	movs	r1, r2
 800617c:	0018      	movs	r0, r3
 800617e:	f000 f8b9 	bl	80062f4 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	2241      	movs	r2, #65	; 0x41
 8006186:	5c9b      	ldrb	r3, [r3, r2]
 8006188:	b2db      	uxtb	r3, r3
 800618a:	2b28      	cmp	r3, #40	; 0x28
 800618c:	d147      	bne.n	800621e <I2C_ITSlaveCplt+0x226>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800618e:	697a      	ldr	r2, [r7, #20]
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	0011      	movs	r1, r2
 8006194:	0018      	movs	r0, r3
 8006196:	f000 f853 	bl	8006240 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800619a:	e040      	b.n	800621e <I2C_ITSlaveCplt+0x226>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061a0:	4a26      	ldr	r2, [pc, #152]	; (800623c <I2C_ITSlaveCplt+0x244>)
 80061a2:	4293      	cmp	r3, r2
 80061a4:	d016      	beq.n	80061d4 <I2C_ITSlaveCplt+0x1dc>
    I2C_ITSlaveSeqCplt(hi2c);
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	0018      	movs	r0, r3
 80061aa:	f7ff fded 	bl	8005d88 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	4a22      	ldr	r2, [pc, #136]	; (800623c <I2C_ITSlaveCplt+0x244>)
 80061b2:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	2241      	movs	r2, #65	; 0x41
 80061b8:	2120      	movs	r1, #32
 80061ba:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	2200      	movs	r2, #0
 80061c0:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	2240      	movs	r2, #64	; 0x40
 80061c6:	2100      	movs	r1, #0
 80061c8:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ListenCpltCallback(hi2c);
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	0018      	movs	r0, r3
 80061ce:	f7ff f875 	bl	80052bc <HAL_I2C_ListenCpltCallback>
}
 80061d2:	e024      	b.n	800621e <I2C_ITSlaveCplt+0x226>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	2241      	movs	r2, #65	; 0x41
 80061d8:	5c9b      	ldrb	r3, [r3, r2]
 80061da:	b2db      	uxtb	r3, r3
 80061dc:	2b22      	cmp	r3, #34	; 0x22
 80061de:	d10f      	bne.n	8006200 <I2C_ITSlaveCplt+0x208>
    hi2c->State = HAL_I2C_STATE_READY;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	2241      	movs	r2, #65	; 0x41
 80061e4:	2120      	movs	r1, #32
 80061e6:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	2200      	movs	r2, #0
 80061ec:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	2240      	movs	r2, #64	; 0x40
 80061f2:	2100      	movs	r1, #0
 80061f4:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	0018      	movs	r0, r3
 80061fa:	f7ff f847 	bl	800528c <HAL_I2C_SlaveRxCpltCallback>
}
 80061fe:	e00e      	b.n	800621e <I2C_ITSlaveCplt+0x226>
    hi2c->State = HAL_I2C_STATE_READY;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	2241      	movs	r2, #65	; 0x41
 8006204:	2120      	movs	r1, #32
 8006206:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	2200      	movs	r2, #0
 800620c:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	2240      	movs	r2, #64	; 0x40
 8006212:	2100      	movs	r1, #0
 8006214:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	0018      	movs	r0, r3
 800621a:	f7ff f82f 	bl	800527c <HAL_I2C_SlaveTxCpltCallback>
}
 800621e:	46c0      	nop			; (mov r8, r8)
 8006220:	46bd      	mov	sp, r7
 8006222:	b006      	add	sp, #24
 8006224:	bd80      	pop	{r7, pc}
 8006226:	46c0      	nop			; (mov r8, r8)
 8006228:	00008001 	.word	0x00008001
 800622c:	00008002 	.word	0x00008002
 8006230:	fe00e800 	.word	0xfe00e800
 8006234:	ffffbfff 	.word	0xffffbfff
 8006238:	ffff7fff 	.word	0xffff7fff
 800623c:	ffff0000 	.word	0xffff0000

08006240 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8006240:	b580      	push	{r7, lr}
 8006242:	b082      	sub	sp, #8
 8006244:	af00      	add	r7, sp, #0
 8006246:	6078      	str	r0, [r7, #4]
 8006248:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	4a27      	ldr	r2, [pc, #156]	; (80062ec <I2C_ITListenCplt+0xac>)
 800624e:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	2200      	movs	r2, #0
 8006254:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	2241      	movs	r2, #65	; 0x41
 800625a:	2120      	movs	r1, #32
 800625c:	5499      	strb	r1, [r3, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	2242      	movs	r2, #66	; 0x42
 8006262:	2100      	movs	r1, #0
 8006264:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	2200      	movs	r2, #0
 800626a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 800626c:	683b      	ldr	r3, [r7, #0]
 800626e:	089b      	lsrs	r3, r3, #2
 8006270:	001a      	movs	r2, r3
 8006272:	2301      	movs	r3, #1
 8006274:	4013      	ands	r3, r2
 8006276:	d022      	beq.n	80062be <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006282:	b2d2      	uxtb	r2, r2
 8006284:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800628a:	1c5a      	adds	r2, r3, #1
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006294:	2b00      	cmp	r3, #0
 8006296:	d012      	beq.n	80062be <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800629c:	3b01      	subs	r3, #1
 800629e:	b29a      	uxth	r2, r3
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80062a8:	b29b      	uxth	r3, r3
 80062aa:	3b01      	subs	r3, #1
 80062ac:	b29a      	uxth	r2, r3
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80062b6:	2204      	movs	r2, #4
 80062b8:	431a      	orrs	r2, r3
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80062be:	4a0c      	ldr	r2, [pc, #48]	; (80062f0 <I2C_ITListenCplt+0xb0>)
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	0011      	movs	r1, r2
 80062c4:	0018      	movs	r0, r3
 80062c6:	f000 f9ff 	bl	80066c8 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	2210      	movs	r2, #16
 80062d0:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	2240      	movs	r2, #64	; 0x40
 80062d6:	2100      	movs	r1, #0
 80062d8:	5499      	strb	r1, [r3, r2]

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	0018      	movs	r0, r3
 80062de:	f7fe ffed 	bl	80052bc <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 80062e2:	46c0      	nop			; (mov r8, r8)
 80062e4:	46bd      	mov	sp, r7
 80062e6:	b002      	add	sp, #8
 80062e8:	bd80      	pop	{r7, pc}
 80062ea:	46c0      	nop			; (mov r8, r8)
 80062ec:	ffff0000 	.word	0xffff0000
 80062f0:	00008003 	.word	0x00008003

080062f4 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 80062f4:	b580      	push	{r7, lr}
 80062f6:	b084      	sub	sp, #16
 80062f8:	af00      	add	r7, sp, #0
 80062fa:	6078      	str	r0, [r7, #4]
 80062fc:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80062fe:	200f      	movs	r0, #15
 8006300:	183b      	adds	r3, r7, r0
 8006302:	687a      	ldr	r2, [r7, #4]
 8006304:	2141      	movs	r1, #65	; 0x41
 8006306:	5c52      	ldrb	r2, [r2, r1]
 8006308:	701a      	strb	r2, [r3, #0]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	2242      	movs	r2, #66	; 0x42
 800630e:	2100      	movs	r1, #0
 8006310:	5499      	strb	r1, [r3, r2]
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	4a62      	ldr	r2, [pc, #392]	; (80064a0 <I2C_ITError+0x1ac>)
 8006316:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2200      	movs	r2, #0
 800631c:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006322:	683b      	ldr	r3, [r7, #0]
 8006324:	431a      	orrs	r2, r3
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800632a:	183b      	adds	r3, r7, r0
 800632c:	781b      	ldrb	r3, [r3, #0]
 800632e:	2b28      	cmp	r3, #40	; 0x28
 8006330:	d007      	beq.n	8006342 <I2C_ITError+0x4e>
 8006332:	183b      	adds	r3, r7, r0
 8006334:	781b      	ldrb	r3, [r3, #0]
 8006336:	2b29      	cmp	r3, #41	; 0x29
 8006338:	d003      	beq.n	8006342 <I2C_ITError+0x4e>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800633a:	183b      	adds	r3, r7, r0
 800633c:	781b      	ldrb	r3, [r3, #0]
 800633e:	2b2a      	cmp	r3, #42	; 0x2a
 8006340:	d10c      	bne.n	800635c <I2C_ITError+0x68>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	2103      	movs	r1, #3
 8006346:	0018      	movs	r0, r3
 8006348:	f000 f9be 	bl	80066c8 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	2241      	movs	r2, #65	; 0x41
 8006350:	2128      	movs	r1, #40	; 0x28
 8006352:	5499      	strb	r1, [r3, r2]
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	4a53      	ldr	r2, [pc, #332]	; (80064a4 <I2C_ITError+0x1b0>)
 8006358:	635a      	str	r2, [r3, #52]	; 0x34
 800635a:	e012      	b.n	8006382 <I2C_ITError+0x8e>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800635c:	4a52      	ldr	r2, [pc, #328]	; (80064a8 <I2C_ITError+0x1b4>)
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	0011      	movs	r1, r2
 8006362:	0018      	movs	r0, r3
 8006364:	f000 f9b0 	bl	80066c8 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	2241      	movs	r2, #65	; 0x41
 800636c:	5c9b      	ldrb	r3, [r3, r2]
 800636e:	b2db      	uxtb	r3, r3
 8006370:	2b60      	cmp	r3, #96	; 0x60
 8006372:	d003      	beq.n	800637c <I2C_ITError+0x88>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	2241      	movs	r2, #65	; 0x41
 8006378:	2120      	movs	r1, #32
 800637a:	5499      	strb	r1, [r3, r2]
    }
    hi2c->XferISR       = NULL;
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	2200      	movs	r2, #0
 8006380:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006386:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800638c:	2b00      	cmp	r3, #0
 800638e:	d03b      	beq.n	8006408 <I2C_ITError+0x114>
 8006390:	68bb      	ldr	r3, [r7, #8]
 8006392:	2b11      	cmp	r3, #17
 8006394:	d002      	beq.n	800639c <I2C_ITError+0xa8>
 8006396:	68bb      	ldr	r3, [r7, #8]
 8006398:	2b21      	cmp	r3, #33	; 0x21
 800639a:	d135      	bne.n	8006408 <I2C_ITError+0x114>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	681a      	ldr	r2, [r3, #0]
 80063a2:	2380      	movs	r3, #128	; 0x80
 80063a4:	01db      	lsls	r3, r3, #7
 80063a6:	401a      	ands	r2, r3
 80063a8:	2380      	movs	r3, #128	; 0x80
 80063aa:	01db      	lsls	r3, r3, #7
 80063ac:	429a      	cmp	r2, r3
 80063ae:	d107      	bne.n	80063c0 <I2C_ITError+0xcc>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	681a      	ldr	r2, [r3, #0]
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	493c      	ldr	r1, [pc, #240]	; (80064ac <I2C_ITError+0x1b8>)
 80063bc:	400a      	ands	r2, r1
 80063be:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063c4:	0018      	movs	r0, r3
 80063c6:	f7fe fbfe 	bl	8004bc6 <HAL_DMA_GetState>
 80063ca:	0003      	movs	r3, r0
 80063cc:	2b01      	cmp	r3, #1
 80063ce:	d016      	beq.n	80063fe <I2C_ITError+0x10a>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063d4:	4a36      	ldr	r2, [pc, #216]	; (80064b0 <I2C_ITError+0x1bc>)
 80063d6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	2240      	movs	r2, #64	; 0x40
 80063dc:	2100      	movs	r1, #0
 80063de:	5499      	strb	r1, [r3, r2]

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063e4:	0018      	movs	r0, r3
 80063e6:	f7fe fb07 	bl	80049f8 <HAL_DMA_Abort_IT>
 80063ea:	1e03      	subs	r3, r0, #0
 80063ec:	d051      	beq.n	8006492 <I2C_ITError+0x19e>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063f2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063f8:	0018      	movs	r0, r3
 80063fa:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80063fc:	e049      	b.n	8006492 <I2C_ITError+0x19e>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	0018      	movs	r0, r3
 8006402:	f000 f859 	bl	80064b8 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8006406:	e044      	b.n	8006492 <I2C_ITError+0x19e>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800640c:	2b00      	cmp	r3, #0
 800640e:	d03b      	beq.n	8006488 <I2C_ITError+0x194>
 8006410:	68bb      	ldr	r3, [r7, #8]
 8006412:	2b12      	cmp	r3, #18
 8006414:	d002      	beq.n	800641c <I2C_ITError+0x128>
 8006416:	68bb      	ldr	r3, [r7, #8]
 8006418:	2b22      	cmp	r3, #34	; 0x22
 800641a:	d135      	bne.n	8006488 <I2C_ITError+0x194>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	681a      	ldr	r2, [r3, #0]
 8006422:	2380      	movs	r3, #128	; 0x80
 8006424:	021b      	lsls	r3, r3, #8
 8006426:	401a      	ands	r2, r3
 8006428:	2380      	movs	r3, #128	; 0x80
 800642a:	021b      	lsls	r3, r3, #8
 800642c:	429a      	cmp	r2, r3
 800642e:	d107      	bne.n	8006440 <I2C_ITError+0x14c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	681a      	ldr	r2, [r3, #0]
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	491e      	ldr	r1, [pc, #120]	; (80064b4 <I2C_ITError+0x1c0>)
 800643c:	400a      	ands	r2, r1
 800643e:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006444:	0018      	movs	r0, r3
 8006446:	f7fe fbbe 	bl	8004bc6 <HAL_DMA_GetState>
 800644a:	0003      	movs	r3, r0
 800644c:	2b01      	cmp	r3, #1
 800644e:	d016      	beq.n	800647e <I2C_ITError+0x18a>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006454:	4a16      	ldr	r2, [pc, #88]	; (80064b0 <I2C_ITError+0x1bc>)
 8006456:	635a      	str	r2, [r3, #52]	; 0x34

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	2240      	movs	r2, #64	; 0x40
 800645c:	2100      	movs	r1, #0
 800645e:	5499      	strb	r1, [r3, r2]

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006464:	0018      	movs	r0, r3
 8006466:	f7fe fac7 	bl	80049f8 <HAL_DMA_Abort_IT>
 800646a:	1e03      	subs	r3, r0, #0
 800646c:	d013      	beq.n	8006496 <I2C_ITError+0x1a2>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006472:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006478:	0018      	movs	r0, r3
 800647a:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800647c:	e00b      	b.n	8006496 <I2C_ITError+0x1a2>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	0018      	movs	r0, r3
 8006482:	f000 f819 	bl	80064b8 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006486:	e006      	b.n	8006496 <I2C_ITError+0x1a2>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	0018      	movs	r0, r3
 800648c:	f000 f814 	bl	80064b8 <I2C_TreatErrorCallback>
  }
}
 8006490:	e002      	b.n	8006498 <I2C_ITError+0x1a4>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8006492:	46c0      	nop			; (mov r8, r8)
 8006494:	e000      	b.n	8006498 <I2C_ITError+0x1a4>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006496:	46c0      	nop			; (mov r8, r8)
}
 8006498:	46c0      	nop			; (mov r8, r8)
 800649a:	46bd      	mov	sp, r7
 800649c:	b004      	add	sp, #16
 800649e:	bd80      	pop	{r7, pc}
 80064a0:	ffff0000 	.word	0xffff0000
 80064a4:	08005591 	.word	0x08005591
 80064a8:	00008003 	.word	0x00008003
 80064ac:	ffffbfff 	.word	0xffffbfff
 80064b0:	0800654f 	.word	0x0800654f
 80064b4:	ffff7fff 	.word	0xffff7fff

080064b8 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80064b8:	b580      	push	{r7, lr}
 80064ba:	b082      	sub	sp, #8
 80064bc:	af00      	add	r7, sp, #0
 80064be:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2241      	movs	r2, #65	; 0x41
 80064c4:	5c9b      	ldrb	r3, [r3, r2]
 80064c6:	b2db      	uxtb	r3, r3
 80064c8:	2b60      	cmp	r3, #96	; 0x60
 80064ca:	d10f      	bne.n	80064ec <I2C_TreatErrorCallback+0x34>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	2241      	movs	r2, #65	; 0x41
 80064d0:	2120      	movs	r1, #32
 80064d2:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	2200      	movs	r2, #0
 80064d8:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	2240      	movs	r2, #64	; 0x40
 80064de:	2100      	movs	r1, #0
 80064e0:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	0018      	movs	r0, r3
 80064e6:	f7fe ff09 	bl	80052fc <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80064ea:	e00a      	b.n	8006502 <I2C_TreatErrorCallback+0x4a>
    hi2c->PreviousState = I2C_STATE_NONE;
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	2200      	movs	r2, #0
 80064f0:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	2240      	movs	r2, #64	; 0x40
 80064f6:	2100      	movs	r1, #0
 80064f8:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ErrorCallback(hi2c);
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	0018      	movs	r0, r3
 80064fe:	f7fe fef5 	bl	80052ec <HAL_I2C_ErrorCallback>
}
 8006502:	46c0      	nop			; (mov r8, r8)
 8006504:	46bd      	mov	sp, r7
 8006506:	b002      	add	sp, #8
 8006508:	bd80      	pop	{r7, pc}

0800650a <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800650a:	b580      	push	{r7, lr}
 800650c:	b082      	sub	sp, #8
 800650e:	af00      	add	r7, sp, #0
 8006510:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	699b      	ldr	r3, [r3, #24]
 8006518:	2202      	movs	r2, #2
 800651a:	4013      	ands	r3, r2
 800651c:	2b02      	cmp	r3, #2
 800651e:	d103      	bne.n	8006528 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	2200      	movs	r2, #0
 8006526:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	699b      	ldr	r3, [r3, #24]
 800652e:	2201      	movs	r2, #1
 8006530:	4013      	ands	r3, r2
 8006532:	2b01      	cmp	r3, #1
 8006534:	d007      	beq.n	8006546 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	699a      	ldr	r2, [r3, #24]
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	2101      	movs	r1, #1
 8006542:	430a      	orrs	r2, r1
 8006544:	619a      	str	r2, [r3, #24]
  }
}
 8006546:	46c0      	nop			; (mov r8, r8)
 8006548:	46bd      	mov	sp, r7
 800654a:	b002      	add	sp, #8
 800654c:	bd80      	pop	{r7, pc}

0800654e <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800654e:	b580      	push	{r7, lr}
 8006550:	b084      	sub	sp, #16
 8006552:	af00      	add	r7, sp, #0
 8006554:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800655a:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006560:	2b00      	cmp	r3, #0
 8006562:	d003      	beq.n	800656c <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006568:	2200      	movs	r2, #0
 800656a:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006570:	2b00      	cmp	r3, #0
 8006572:	d003      	beq.n	800657c <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006578:	2200      	movs	r2, #0
 800657a:	635a      	str	r2, [r3, #52]	; 0x34
  }

  I2C_TreatErrorCallback(hi2c);
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	0018      	movs	r0, r3
 8006580:	f7ff ff9a 	bl	80064b8 <I2C_TreatErrorCallback>
}
 8006584:	46c0      	nop			; (mov r8, r8)
 8006586:	46bd      	mov	sp, r7
 8006588:	b004      	add	sp, #16
 800658a:	bd80      	pop	{r7, pc}

0800658c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800658c:	b590      	push	{r4, r7, lr}
 800658e:	b085      	sub	sp, #20
 8006590:	af00      	add	r7, sp, #0
 8006592:	60f8      	str	r0, [r7, #12]
 8006594:	0008      	movs	r0, r1
 8006596:	0011      	movs	r1, r2
 8006598:	607b      	str	r3, [r7, #4]
 800659a:	240a      	movs	r4, #10
 800659c:	193b      	adds	r3, r7, r4
 800659e:	1c02      	adds	r2, r0, #0
 80065a0:	801a      	strh	r2, [r3, #0]
 80065a2:	2009      	movs	r0, #9
 80065a4:	183b      	adds	r3, r7, r0
 80065a6:	1c0a      	adds	r2, r1, #0
 80065a8:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	685b      	ldr	r3, [r3, #4]
 80065b0:	6a3a      	ldr	r2, [r7, #32]
 80065b2:	0d51      	lsrs	r1, r2, #21
 80065b4:	2280      	movs	r2, #128	; 0x80
 80065b6:	00d2      	lsls	r2, r2, #3
 80065b8:	400a      	ands	r2, r1
 80065ba:	490e      	ldr	r1, [pc, #56]	; (80065f4 <I2C_TransferConfig+0x68>)
 80065bc:	430a      	orrs	r2, r1
 80065be:	43d2      	mvns	r2, r2
 80065c0:	401a      	ands	r2, r3
 80065c2:	0011      	movs	r1, r2
 80065c4:	193b      	adds	r3, r7, r4
 80065c6:	881b      	ldrh	r3, [r3, #0]
 80065c8:	059b      	lsls	r3, r3, #22
 80065ca:	0d9a      	lsrs	r2, r3, #22
 80065cc:	183b      	adds	r3, r7, r0
 80065ce:	781b      	ldrb	r3, [r3, #0]
 80065d0:	0418      	lsls	r0, r3, #16
 80065d2:	23ff      	movs	r3, #255	; 0xff
 80065d4:	041b      	lsls	r3, r3, #16
 80065d6:	4003      	ands	r3, r0
 80065d8:	431a      	orrs	r2, r3
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	431a      	orrs	r2, r3
 80065de:	6a3b      	ldr	r3, [r7, #32]
 80065e0:	431a      	orrs	r2, r3
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	430a      	orrs	r2, r1
 80065e8:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 80065ea:	46c0      	nop			; (mov r8, r8)
 80065ec:	46bd      	mov	sp, r7
 80065ee:	b005      	add	sp, #20
 80065f0:	bd90      	pop	{r4, r7, pc}
 80065f2:	46c0      	nop			; (mov r8, r8)
 80065f4:	03ff63ff 	.word	0x03ff63ff

080065f8 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80065f8:	b580      	push	{r7, lr}
 80065fa:	b084      	sub	sp, #16
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	6078      	str	r0, [r7, #4]
 8006600:	000a      	movs	r2, r1
 8006602:	1cbb      	adds	r3, r7, #2
 8006604:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 8006606:	2300      	movs	r3, #0
 8006608:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800660e:	4b2c      	ldr	r3, [pc, #176]	; (80066c0 <I2C_Enable_IRQ+0xc8>)
 8006610:	429a      	cmp	r2, r3
 8006612:	d004      	beq.n	800661e <I2C_Enable_IRQ+0x26>
      (hi2c->XferISR == I2C_Slave_ISR_DMA))
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	6b5a      	ldr	r2, [r3, #52]	; 0x34
  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 8006618:	4b2a      	ldr	r3, [pc, #168]	; (80066c4 <I2C_Enable_IRQ+0xcc>)
 800661a:	429a      	cmp	r2, r3
 800661c:	d121      	bne.n	8006662 <I2C_Enable_IRQ+0x6a>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800661e:	1cbb      	adds	r3, r7, #2
 8006620:	2200      	movs	r2, #0
 8006622:	5e9b      	ldrsh	r3, [r3, r2]
 8006624:	2b00      	cmp	r3, #0
 8006626:	da03      	bge.n	8006630 <I2C_Enable_IRQ+0x38>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	22b8      	movs	r2, #184	; 0xb8
 800662c:	4313      	orrs	r3, r2
 800662e:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8006630:	1cbb      	adds	r3, r7, #2
 8006632:	881b      	ldrh	r3, [r3, #0]
 8006634:	2b10      	cmp	r3, #16
 8006636:	d103      	bne.n	8006640 <I2C_Enable_IRQ+0x48>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	2290      	movs	r2, #144	; 0x90
 800663c:	4313      	orrs	r3, r2
 800663e:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8006640:	1cbb      	adds	r3, r7, #2
 8006642:	881b      	ldrh	r3, [r3, #0]
 8006644:	2b20      	cmp	r3, #32
 8006646:	d103      	bne.n	8006650 <I2C_Enable_IRQ+0x58>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	2260      	movs	r2, #96	; 0x60
 800664c:	4313      	orrs	r3, r2
 800664e:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8006650:	1cbb      	adds	r3, r7, #2
 8006652:	881b      	ldrh	r3, [r3, #0]
 8006654:	2b40      	cmp	r3, #64	; 0x40
 8006656:	d127      	bne.n	80066a8 <I2C_Enable_IRQ+0xb0>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	2240      	movs	r2, #64	; 0x40
 800665c:	4313      	orrs	r3, r2
 800665e:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8006660:	e022      	b.n	80066a8 <I2C_Enable_IRQ+0xb0>
    }
  }
  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8006662:	1cbb      	adds	r3, r7, #2
 8006664:	2200      	movs	r2, #0
 8006666:	5e9b      	ldrsh	r3, [r3, r2]
 8006668:	2b00      	cmp	r3, #0
 800666a:	da03      	bge.n	8006674 <I2C_Enable_IRQ+0x7c>
    {
      /* Enable ERR, STOP, NACK, and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	22b8      	movs	r2, #184	; 0xb8
 8006670:	4313      	orrs	r3, r2
 8006672:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8006674:	1cbb      	adds	r3, r7, #2
 8006676:	881b      	ldrh	r3, [r3, #0]
 8006678:	2201      	movs	r2, #1
 800667a:	4013      	ands	r3, r2
 800667c:	d003      	beq.n	8006686 <I2C_Enable_IRQ+0x8e>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	22f2      	movs	r2, #242	; 0xf2
 8006682:	4313      	orrs	r3, r2
 8006684:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8006686:	1cbb      	adds	r3, r7, #2
 8006688:	881b      	ldrh	r3, [r3, #0]
 800668a:	2202      	movs	r2, #2
 800668c:	4013      	ands	r3, r2
 800668e:	d003      	beq.n	8006698 <I2C_Enable_IRQ+0xa0>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	22f4      	movs	r2, #244	; 0xf4
 8006694:	4313      	orrs	r3, r2
 8006696:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8006698:	1cbb      	adds	r3, r7, #2
 800669a:	881b      	ldrh	r3, [r3, #0]
 800669c:	2b20      	cmp	r3, #32
 800669e:	d103      	bne.n	80066a8 <I2C_Enable_IRQ+0xb0>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	2220      	movs	r2, #32
 80066a4:	4313      	orrs	r3, r2
 80066a6:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	6819      	ldr	r1, [r3, #0]
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	68fa      	ldr	r2, [r7, #12]
 80066b4:	430a      	orrs	r2, r1
 80066b6:	601a      	str	r2, [r3, #0]
}
 80066b8:	46c0      	nop			; (mov r8, r8)
 80066ba:	46bd      	mov	sp, r7
 80066bc:	b004      	add	sp, #16
 80066be:	bd80      	pop	{r7, pc}
 80066c0:	080057b9 	.word	0x080057b9
 80066c4:	080059d1 	.word	0x080059d1

080066c8 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80066c8:	b580      	push	{r7, lr}
 80066ca:	b084      	sub	sp, #16
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	6078      	str	r0, [r7, #4]
 80066d0:	000a      	movs	r2, r1
 80066d2:	1cbb      	adds	r3, r7, #2
 80066d4:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 80066d6:	2300      	movs	r3, #0
 80066d8:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80066da:	1cbb      	adds	r3, r7, #2
 80066dc:	881b      	ldrh	r3, [r3, #0]
 80066de:	2201      	movs	r2, #1
 80066e0:	4013      	ands	r3, r2
 80066e2:	d010      	beq.n	8006706 <I2C_Disable_IRQ+0x3e>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	2242      	movs	r2, #66	; 0x42
 80066e8:	4313      	orrs	r3, r2
 80066ea:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	2241      	movs	r2, #65	; 0x41
 80066f0:	5c9b      	ldrb	r3, [r3, r2]
 80066f2:	b2db      	uxtb	r3, r3
 80066f4:	001a      	movs	r2, r3
 80066f6:	2328      	movs	r3, #40	; 0x28
 80066f8:	4013      	ands	r3, r2
 80066fa:	2b28      	cmp	r3, #40	; 0x28
 80066fc:	d003      	beq.n	8006706 <I2C_Disable_IRQ+0x3e>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	22b0      	movs	r2, #176	; 0xb0
 8006702:	4313      	orrs	r3, r2
 8006704:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8006706:	1cbb      	adds	r3, r7, #2
 8006708:	881b      	ldrh	r3, [r3, #0]
 800670a:	2202      	movs	r2, #2
 800670c:	4013      	ands	r3, r2
 800670e:	d010      	beq.n	8006732 <I2C_Disable_IRQ+0x6a>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	2244      	movs	r2, #68	; 0x44
 8006714:	4313      	orrs	r3, r2
 8006716:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	2241      	movs	r2, #65	; 0x41
 800671c:	5c9b      	ldrb	r3, [r3, r2]
 800671e:	b2db      	uxtb	r3, r3
 8006720:	001a      	movs	r2, r3
 8006722:	2328      	movs	r3, #40	; 0x28
 8006724:	4013      	ands	r3, r2
 8006726:	2b28      	cmp	r3, #40	; 0x28
 8006728:	d003      	beq.n	8006732 <I2C_Disable_IRQ+0x6a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	22b0      	movs	r2, #176	; 0xb0
 800672e:	4313      	orrs	r3, r2
 8006730:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8006732:	1cbb      	adds	r3, r7, #2
 8006734:	2200      	movs	r2, #0
 8006736:	5e9b      	ldrsh	r3, [r3, r2]
 8006738:	2b00      	cmp	r3, #0
 800673a:	da03      	bge.n	8006744 <I2C_Disable_IRQ+0x7c>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	22b8      	movs	r2, #184	; 0xb8
 8006740:	4313      	orrs	r3, r2
 8006742:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8006744:	1cbb      	adds	r3, r7, #2
 8006746:	881b      	ldrh	r3, [r3, #0]
 8006748:	2b10      	cmp	r3, #16
 800674a:	d103      	bne.n	8006754 <I2C_Disable_IRQ+0x8c>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	2290      	movs	r2, #144	; 0x90
 8006750:	4313      	orrs	r3, r2
 8006752:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8006754:	1cbb      	adds	r3, r7, #2
 8006756:	881b      	ldrh	r3, [r3, #0]
 8006758:	2b20      	cmp	r3, #32
 800675a:	d103      	bne.n	8006764 <I2C_Disable_IRQ+0x9c>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	2220      	movs	r2, #32
 8006760:	4313      	orrs	r3, r2
 8006762:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8006764:	1cbb      	adds	r3, r7, #2
 8006766:	881b      	ldrh	r3, [r3, #0]
 8006768:	2b40      	cmp	r3, #64	; 0x40
 800676a:	d103      	bne.n	8006774 <I2C_Disable_IRQ+0xac>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	2240      	movs	r2, #64	; 0x40
 8006770:	4313      	orrs	r3, r2
 8006772:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	681a      	ldr	r2, [r3, #0]
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	43d9      	mvns	r1, r3
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	400a      	ands	r2, r1
 8006784:	601a      	str	r2, [r3, #0]
}
 8006786:	46c0      	nop			; (mov r8, r8)
 8006788:	46bd      	mov	sp, r7
 800678a:	b004      	add	sp, #16
 800678c:	bd80      	pop	{r7, pc}
	...

08006790 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006790:	b580      	push	{r7, lr}
 8006792:	b082      	sub	sp, #8
 8006794:	af00      	add	r7, sp, #0
 8006796:	6078      	str	r0, [r7, #4]
 8006798:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	2241      	movs	r2, #65	; 0x41
 800679e:	5c9b      	ldrb	r3, [r3, r2]
 80067a0:	b2db      	uxtb	r3, r3
 80067a2:	2b20      	cmp	r3, #32
 80067a4:	d138      	bne.n	8006818 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	2240      	movs	r2, #64	; 0x40
 80067aa:	5c9b      	ldrb	r3, [r3, r2]
 80067ac:	2b01      	cmp	r3, #1
 80067ae:	d101      	bne.n	80067b4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80067b0:	2302      	movs	r3, #2
 80067b2:	e032      	b.n	800681a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	2240      	movs	r2, #64	; 0x40
 80067b8:	2101      	movs	r1, #1
 80067ba:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	2241      	movs	r2, #65	; 0x41
 80067c0:	2124      	movs	r1, #36	; 0x24
 80067c2:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	681a      	ldr	r2, [r3, #0]
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	2101      	movs	r1, #1
 80067d0:	438a      	bics	r2, r1
 80067d2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	681a      	ldr	r2, [r3, #0]
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	4911      	ldr	r1, [pc, #68]	; (8006824 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80067e0:	400a      	ands	r2, r1
 80067e2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	6819      	ldr	r1, [r3, #0]
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	683a      	ldr	r2, [r7, #0]
 80067f0:	430a      	orrs	r2, r1
 80067f2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	681a      	ldr	r2, [r3, #0]
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	2101      	movs	r1, #1
 8006800:	430a      	orrs	r2, r1
 8006802:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	2241      	movs	r2, #65	; 0x41
 8006808:	2120      	movs	r1, #32
 800680a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	2240      	movs	r2, #64	; 0x40
 8006810:	2100      	movs	r1, #0
 8006812:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8006814:	2300      	movs	r3, #0
 8006816:	e000      	b.n	800681a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006818:	2302      	movs	r3, #2
  }
}
 800681a:	0018      	movs	r0, r3
 800681c:	46bd      	mov	sp, r7
 800681e:	b002      	add	sp, #8
 8006820:	bd80      	pop	{r7, pc}
 8006822:	46c0      	nop			; (mov r8, r8)
 8006824:	ffffefff 	.word	0xffffefff

08006828 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006828:	b580      	push	{r7, lr}
 800682a:	b084      	sub	sp, #16
 800682c:	af00      	add	r7, sp, #0
 800682e:	6078      	str	r0, [r7, #4]
 8006830:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	2241      	movs	r2, #65	; 0x41
 8006836:	5c9b      	ldrb	r3, [r3, r2]
 8006838:	b2db      	uxtb	r3, r3
 800683a:	2b20      	cmp	r3, #32
 800683c:	d139      	bne.n	80068b2 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	2240      	movs	r2, #64	; 0x40
 8006842:	5c9b      	ldrb	r3, [r3, r2]
 8006844:	2b01      	cmp	r3, #1
 8006846:	d101      	bne.n	800684c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006848:	2302      	movs	r3, #2
 800684a:	e033      	b.n	80068b4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	2240      	movs	r2, #64	; 0x40
 8006850:	2101      	movs	r1, #1
 8006852:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	2241      	movs	r2, #65	; 0x41
 8006858:	2124      	movs	r1, #36	; 0x24
 800685a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	681a      	ldr	r2, [r3, #0]
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	2101      	movs	r1, #1
 8006868:	438a      	bics	r2, r1
 800686a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	4a11      	ldr	r2, [pc, #68]	; (80068bc <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8006878:	4013      	ands	r3, r2
 800687a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800687c:	683b      	ldr	r3, [r7, #0]
 800687e:	021b      	lsls	r3, r3, #8
 8006880:	68fa      	ldr	r2, [r7, #12]
 8006882:	4313      	orrs	r3, r2
 8006884:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	68fa      	ldr	r2, [r7, #12]
 800688c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	681a      	ldr	r2, [r3, #0]
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	2101      	movs	r1, #1
 800689a:	430a      	orrs	r2, r1
 800689c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	2241      	movs	r2, #65	; 0x41
 80068a2:	2120      	movs	r1, #32
 80068a4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	2240      	movs	r2, #64	; 0x40
 80068aa:	2100      	movs	r1, #0
 80068ac:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80068ae:	2300      	movs	r3, #0
 80068b0:	e000      	b.n	80068b4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80068b2:	2302      	movs	r3, #2
  }
}
 80068b4:	0018      	movs	r0, r3
 80068b6:	46bd      	mov	sp, r7
 80068b8:	b004      	add	sp, #16
 80068ba:	bd80      	pop	{r7, pc}
 80068bc:	fffff0ff 	.word	0xfffff0ff

080068c0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80068c0:	b580      	push	{r7, lr}
 80068c2:	b088      	sub	sp, #32
 80068c4:	af00      	add	r7, sp, #0
 80068c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d102      	bne.n	80068d4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80068ce:	2301      	movs	r3, #1
 80068d0:	f000 fb76 	bl	8006fc0 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	2201      	movs	r2, #1
 80068da:	4013      	ands	r3, r2
 80068dc:	d100      	bne.n	80068e0 <HAL_RCC_OscConfig+0x20>
 80068de:	e08e      	b.n	80069fe <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80068e0:	4bc5      	ldr	r3, [pc, #788]	; (8006bf8 <HAL_RCC_OscConfig+0x338>)
 80068e2:	685b      	ldr	r3, [r3, #4]
 80068e4:	220c      	movs	r2, #12
 80068e6:	4013      	ands	r3, r2
 80068e8:	2b04      	cmp	r3, #4
 80068ea:	d00e      	beq.n	800690a <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80068ec:	4bc2      	ldr	r3, [pc, #776]	; (8006bf8 <HAL_RCC_OscConfig+0x338>)
 80068ee:	685b      	ldr	r3, [r3, #4]
 80068f0:	220c      	movs	r2, #12
 80068f2:	4013      	ands	r3, r2
 80068f4:	2b08      	cmp	r3, #8
 80068f6:	d117      	bne.n	8006928 <HAL_RCC_OscConfig+0x68>
 80068f8:	4bbf      	ldr	r3, [pc, #764]	; (8006bf8 <HAL_RCC_OscConfig+0x338>)
 80068fa:	685a      	ldr	r2, [r3, #4]
 80068fc:	23c0      	movs	r3, #192	; 0xc0
 80068fe:	025b      	lsls	r3, r3, #9
 8006900:	401a      	ands	r2, r3
 8006902:	2380      	movs	r3, #128	; 0x80
 8006904:	025b      	lsls	r3, r3, #9
 8006906:	429a      	cmp	r2, r3
 8006908:	d10e      	bne.n	8006928 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800690a:	4bbb      	ldr	r3, [pc, #748]	; (8006bf8 <HAL_RCC_OscConfig+0x338>)
 800690c:	681a      	ldr	r2, [r3, #0]
 800690e:	2380      	movs	r3, #128	; 0x80
 8006910:	029b      	lsls	r3, r3, #10
 8006912:	4013      	ands	r3, r2
 8006914:	d100      	bne.n	8006918 <HAL_RCC_OscConfig+0x58>
 8006916:	e071      	b.n	80069fc <HAL_RCC_OscConfig+0x13c>
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	685b      	ldr	r3, [r3, #4]
 800691c:	2b00      	cmp	r3, #0
 800691e:	d000      	beq.n	8006922 <HAL_RCC_OscConfig+0x62>
 8006920:	e06c      	b.n	80069fc <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8006922:	2301      	movs	r3, #1
 8006924:	f000 fb4c 	bl	8006fc0 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	685b      	ldr	r3, [r3, #4]
 800692c:	2b01      	cmp	r3, #1
 800692e:	d107      	bne.n	8006940 <HAL_RCC_OscConfig+0x80>
 8006930:	4bb1      	ldr	r3, [pc, #708]	; (8006bf8 <HAL_RCC_OscConfig+0x338>)
 8006932:	681a      	ldr	r2, [r3, #0]
 8006934:	4bb0      	ldr	r3, [pc, #704]	; (8006bf8 <HAL_RCC_OscConfig+0x338>)
 8006936:	2180      	movs	r1, #128	; 0x80
 8006938:	0249      	lsls	r1, r1, #9
 800693a:	430a      	orrs	r2, r1
 800693c:	601a      	str	r2, [r3, #0]
 800693e:	e02f      	b.n	80069a0 <HAL_RCC_OscConfig+0xe0>
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	685b      	ldr	r3, [r3, #4]
 8006944:	2b00      	cmp	r3, #0
 8006946:	d10c      	bne.n	8006962 <HAL_RCC_OscConfig+0xa2>
 8006948:	4bab      	ldr	r3, [pc, #684]	; (8006bf8 <HAL_RCC_OscConfig+0x338>)
 800694a:	681a      	ldr	r2, [r3, #0]
 800694c:	4baa      	ldr	r3, [pc, #680]	; (8006bf8 <HAL_RCC_OscConfig+0x338>)
 800694e:	49ab      	ldr	r1, [pc, #684]	; (8006bfc <HAL_RCC_OscConfig+0x33c>)
 8006950:	400a      	ands	r2, r1
 8006952:	601a      	str	r2, [r3, #0]
 8006954:	4ba8      	ldr	r3, [pc, #672]	; (8006bf8 <HAL_RCC_OscConfig+0x338>)
 8006956:	681a      	ldr	r2, [r3, #0]
 8006958:	4ba7      	ldr	r3, [pc, #668]	; (8006bf8 <HAL_RCC_OscConfig+0x338>)
 800695a:	49a9      	ldr	r1, [pc, #676]	; (8006c00 <HAL_RCC_OscConfig+0x340>)
 800695c:	400a      	ands	r2, r1
 800695e:	601a      	str	r2, [r3, #0]
 8006960:	e01e      	b.n	80069a0 <HAL_RCC_OscConfig+0xe0>
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	685b      	ldr	r3, [r3, #4]
 8006966:	2b05      	cmp	r3, #5
 8006968:	d10e      	bne.n	8006988 <HAL_RCC_OscConfig+0xc8>
 800696a:	4ba3      	ldr	r3, [pc, #652]	; (8006bf8 <HAL_RCC_OscConfig+0x338>)
 800696c:	681a      	ldr	r2, [r3, #0]
 800696e:	4ba2      	ldr	r3, [pc, #648]	; (8006bf8 <HAL_RCC_OscConfig+0x338>)
 8006970:	2180      	movs	r1, #128	; 0x80
 8006972:	02c9      	lsls	r1, r1, #11
 8006974:	430a      	orrs	r2, r1
 8006976:	601a      	str	r2, [r3, #0]
 8006978:	4b9f      	ldr	r3, [pc, #636]	; (8006bf8 <HAL_RCC_OscConfig+0x338>)
 800697a:	681a      	ldr	r2, [r3, #0]
 800697c:	4b9e      	ldr	r3, [pc, #632]	; (8006bf8 <HAL_RCC_OscConfig+0x338>)
 800697e:	2180      	movs	r1, #128	; 0x80
 8006980:	0249      	lsls	r1, r1, #9
 8006982:	430a      	orrs	r2, r1
 8006984:	601a      	str	r2, [r3, #0]
 8006986:	e00b      	b.n	80069a0 <HAL_RCC_OscConfig+0xe0>
 8006988:	4b9b      	ldr	r3, [pc, #620]	; (8006bf8 <HAL_RCC_OscConfig+0x338>)
 800698a:	681a      	ldr	r2, [r3, #0]
 800698c:	4b9a      	ldr	r3, [pc, #616]	; (8006bf8 <HAL_RCC_OscConfig+0x338>)
 800698e:	499b      	ldr	r1, [pc, #620]	; (8006bfc <HAL_RCC_OscConfig+0x33c>)
 8006990:	400a      	ands	r2, r1
 8006992:	601a      	str	r2, [r3, #0]
 8006994:	4b98      	ldr	r3, [pc, #608]	; (8006bf8 <HAL_RCC_OscConfig+0x338>)
 8006996:	681a      	ldr	r2, [r3, #0]
 8006998:	4b97      	ldr	r3, [pc, #604]	; (8006bf8 <HAL_RCC_OscConfig+0x338>)
 800699a:	4999      	ldr	r1, [pc, #612]	; (8006c00 <HAL_RCC_OscConfig+0x340>)
 800699c:	400a      	ands	r2, r1
 800699e:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	685b      	ldr	r3, [r3, #4]
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d014      	beq.n	80069d2 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80069a8:	f7fd f944 	bl	8003c34 <HAL_GetTick>
 80069ac:	0003      	movs	r3, r0
 80069ae:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80069b0:	e008      	b.n	80069c4 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80069b2:	f7fd f93f 	bl	8003c34 <HAL_GetTick>
 80069b6:	0002      	movs	r2, r0
 80069b8:	69bb      	ldr	r3, [r7, #24]
 80069ba:	1ad3      	subs	r3, r2, r3
 80069bc:	2b64      	cmp	r3, #100	; 0x64
 80069be:	d901      	bls.n	80069c4 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 80069c0:	2303      	movs	r3, #3
 80069c2:	e2fd      	b.n	8006fc0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80069c4:	4b8c      	ldr	r3, [pc, #560]	; (8006bf8 <HAL_RCC_OscConfig+0x338>)
 80069c6:	681a      	ldr	r2, [r3, #0]
 80069c8:	2380      	movs	r3, #128	; 0x80
 80069ca:	029b      	lsls	r3, r3, #10
 80069cc:	4013      	ands	r3, r2
 80069ce:	d0f0      	beq.n	80069b2 <HAL_RCC_OscConfig+0xf2>
 80069d0:	e015      	b.n	80069fe <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80069d2:	f7fd f92f 	bl	8003c34 <HAL_GetTick>
 80069d6:	0003      	movs	r3, r0
 80069d8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80069da:	e008      	b.n	80069ee <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80069dc:	f7fd f92a 	bl	8003c34 <HAL_GetTick>
 80069e0:	0002      	movs	r2, r0
 80069e2:	69bb      	ldr	r3, [r7, #24]
 80069e4:	1ad3      	subs	r3, r2, r3
 80069e6:	2b64      	cmp	r3, #100	; 0x64
 80069e8:	d901      	bls.n	80069ee <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 80069ea:	2303      	movs	r3, #3
 80069ec:	e2e8      	b.n	8006fc0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80069ee:	4b82      	ldr	r3, [pc, #520]	; (8006bf8 <HAL_RCC_OscConfig+0x338>)
 80069f0:	681a      	ldr	r2, [r3, #0]
 80069f2:	2380      	movs	r3, #128	; 0x80
 80069f4:	029b      	lsls	r3, r3, #10
 80069f6:	4013      	ands	r3, r2
 80069f8:	d1f0      	bne.n	80069dc <HAL_RCC_OscConfig+0x11c>
 80069fa:	e000      	b.n	80069fe <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80069fc:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	2202      	movs	r2, #2
 8006a04:	4013      	ands	r3, r2
 8006a06:	d100      	bne.n	8006a0a <HAL_RCC_OscConfig+0x14a>
 8006a08:	e06c      	b.n	8006ae4 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8006a0a:	4b7b      	ldr	r3, [pc, #492]	; (8006bf8 <HAL_RCC_OscConfig+0x338>)
 8006a0c:	685b      	ldr	r3, [r3, #4]
 8006a0e:	220c      	movs	r2, #12
 8006a10:	4013      	ands	r3, r2
 8006a12:	d00e      	beq.n	8006a32 <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8006a14:	4b78      	ldr	r3, [pc, #480]	; (8006bf8 <HAL_RCC_OscConfig+0x338>)
 8006a16:	685b      	ldr	r3, [r3, #4]
 8006a18:	220c      	movs	r2, #12
 8006a1a:	4013      	ands	r3, r2
 8006a1c:	2b08      	cmp	r3, #8
 8006a1e:	d11f      	bne.n	8006a60 <HAL_RCC_OscConfig+0x1a0>
 8006a20:	4b75      	ldr	r3, [pc, #468]	; (8006bf8 <HAL_RCC_OscConfig+0x338>)
 8006a22:	685a      	ldr	r2, [r3, #4]
 8006a24:	23c0      	movs	r3, #192	; 0xc0
 8006a26:	025b      	lsls	r3, r3, #9
 8006a28:	401a      	ands	r2, r3
 8006a2a:	2380      	movs	r3, #128	; 0x80
 8006a2c:	021b      	lsls	r3, r3, #8
 8006a2e:	429a      	cmp	r2, r3
 8006a30:	d116      	bne.n	8006a60 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006a32:	4b71      	ldr	r3, [pc, #452]	; (8006bf8 <HAL_RCC_OscConfig+0x338>)
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	2202      	movs	r2, #2
 8006a38:	4013      	ands	r3, r2
 8006a3a:	d005      	beq.n	8006a48 <HAL_RCC_OscConfig+0x188>
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	68db      	ldr	r3, [r3, #12]
 8006a40:	2b01      	cmp	r3, #1
 8006a42:	d001      	beq.n	8006a48 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8006a44:	2301      	movs	r3, #1
 8006a46:	e2bb      	b.n	8006fc0 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006a48:	4b6b      	ldr	r3, [pc, #428]	; (8006bf8 <HAL_RCC_OscConfig+0x338>)
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	22f8      	movs	r2, #248	; 0xf8
 8006a4e:	4393      	bics	r3, r2
 8006a50:	0019      	movs	r1, r3
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	691b      	ldr	r3, [r3, #16]
 8006a56:	00da      	lsls	r2, r3, #3
 8006a58:	4b67      	ldr	r3, [pc, #412]	; (8006bf8 <HAL_RCC_OscConfig+0x338>)
 8006a5a:	430a      	orrs	r2, r1
 8006a5c:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006a5e:	e041      	b.n	8006ae4 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	68db      	ldr	r3, [r3, #12]
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d024      	beq.n	8006ab2 <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006a68:	4b63      	ldr	r3, [pc, #396]	; (8006bf8 <HAL_RCC_OscConfig+0x338>)
 8006a6a:	681a      	ldr	r2, [r3, #0]
 8006a6c:	4b62      	ldr	r3, [pc, #392]	; (8006bf8 <HAL_RCC_OscConfig+0x338>)
 8006a6e:	2101      	movs	r1, #1
 8006a70:	430a      	orrs	r2, r1
 8006a72:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a74:	f7fd f8de 	bl	8003c34 <HAL_GetTick>
 8006a78:	0003      	movs	r3, r0
 8006a7a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006a7c:	e008      	b.n	8006a90 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006a7e:	f7fd f8d9 	bl	8003c34 <HAL_GetTick>
 8006a82:	0002      	movs	r2, r0
 8006a84:	69bb      	ldr	r3, [r7, #24]
 8006a86:	1ad3      	subs	r3, r2, r3
 8006a88:	2b02      	cmp	r3, #2
 8006a8a:	d901      	bls.n	8006a90 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8006a8c:	2303      	movs	r3, #3
 8006a8e:	e297      	b.n	8006fc0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006a90:	4b59      	ldr	r3, [pc, #356]	; (8006bf8 <HAL_RCC_OscConfig+0x338>)
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	2202      	movs	r2, #2
 8006a96:	4013      	ands	r3, r2
 8006a98:	d0f1      	beq.n	8006a7e <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006a9a:	4b57      	ldr	r3, [pc, #348]	; (8006bf8 <HAL_RCC_OscConfig+0x338>)
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	22f8      	movs	r2, #248	; 0xf8
 8006aa0:	4393      	bics	r3, r2
 8006aa2:	0019      	movs	r1, r3
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	691b      	ldr	r3, [r3, #16]
 8006aa8:	00da      	lsls	r2, r3, #3
 8006aaa:	4b53      	ldr	r3, [pc, #332]	; (8006bf8 <HAL_RCC_OscConfig+0x338>)
 8006aac:	430a      	orrs	r2, r1
 8006aae:	601a      	str	r2, [r3, #0]
 8006ab0:	e018      	b.n	8006ae4 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006ab2:	4b51      	ldr	r3, [pc, #324]	; (8006bf8 <HAL_RCC_OscConfig+0x338>)
 8006ab4:	681a      	ldr	r2, [r3, #0]
 8006ab6:	4b50      	ldr	r3, [pc, #320]	; (8006bf8 <HAL_RCC_OscConfig+0x338>)
 8006ab8:	2101      	movs	r1, #1
 8006aba:	438a      	bics	r2, r1
 8006abc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006abe:	f7fd f8b9 	bl	8003c34 <HAL_GetTick>
 8006ac2:	0003      	movs	r3, r0
 8006ac4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006ac6:	e008      	b.n	8006ada <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006ac8:	f7fd f8b4 	bl	8003c34 <HAL_GetTick>
 8006acc:	0002      	movs	r2, r0
 8006ace:	69bb      	ldr	r3, [r7, #24]
 8006ad0:	1ad3      	subs	r3, r2, r3
 8006ad2:	2b02      	cmp	r3, #2
 8006ad4:	d901      	bls.n	8006ada <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 8006ad6:	2303      	movs	r3, #3
 8006ad8:	e272      	b.n	8006fc0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006ada:	4b47      	ldr	r3, [pc, #284]	; (8006bf8 <HAL_RCC_OscConfig+0x338>)
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	2202      	movs	r2, #2
 8006ae0:	4013      	ands	r3, r2
 8006ae2:	d1f1      	bne.n	8006ac8 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	2208      	movs	r2, #8
 8006aea:	4013      	ands	r3, r2
 8006aec:	d036      	beq.n	8006b5c <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	69db      	ldr	r3, [r3, #28]
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d019      	beq.n	8006b2a <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006af6:	4b40      	ldr	r3, [pc, #256]	; (8006bf8 <HAL_RCC_OscConfig+0x338>)
 8006af8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006afa:	4b3f      	ldr	r3, [pc, #252]	; (8006bf8 <HAL_RCC_OscConfig+0x338>)
 8006afc:	2101      	movs	r1, #1
 8006afe:	430a      	orrs	r2, r1
 8006b00:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006b02:	f7fd f897 	bl	8003c34 <HAL_GetTick>
 8006b06:	0003      	movs	r3, r0
 8006b08:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006b0a:	e008      	b.n	8006b1e <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006b0c:	f7fd f892 	bl	8003c34 <HAL_GetTick>
 8006b10:	0002      	movs	r2, r0
 8006b12:	69bb      	ldr	r3, [r7, #24]
 8006b14:	1ad3      	subs	r3, r2, r3
 8006b16:	2b02      	cmp	r3, #2
 8006b18:	d901      	bls.n	8006b1e <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8006b1a:	2303      	movs	r3, #3
 8006b1c:	e250      	b.n	8006fc0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006b1e:	4b36      	ldr	r3, [pc, #216]	; (8006bf8 <HAL_RCC_OscConfig+0x338>)
 8006b20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b22:	2202      	movs	r2, #2
 8006b24:	4013      	ands	r3, r2
 8006b26:	d0f1      	beq.n	8006b0c <HAL_RCC_OscConfig+0x24c>
 8006b28:	e018      	b.n	8006b5c <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006b2a:	4b33      	ldr	r3, [pc, #204]	; (8006bf8 <HAL_RCC_OscConfig+0x338>)
 8006b2c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006b2e:	4b32      	ldr	r3, [pc, #200]	; (8006bf8 <HAL_RCC_OscConfig+0x338>)
 8006b30:	2101      	movs	r1, #1
 8006b32:	438a      	bics	r2, r1
 8006b34:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006b36:	f7fd f87d 	bl	8003c34 <HAL_GetTick>
 8006b3a:	0003      	movs	r3, r0
 8006b3c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006b3e:	e008      	b.n	8006b52 <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006b40:	f7fd f878 	bl	8003c34 <HAL_GetTick>
 8006b44:	0002      	movs	r2, r0
 8006b46:	69bb      	ldr	r3, [r7, #24]
 8006b48:	1ad3      	subs	r3, r2, r3
 8006b4a:	2b02      	cmp	r3, #2
 8006b4c:	d901      	bls.n	8006b52 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8006b4e:	2303      	movs	r3, #3
 8006b50:	e236      	b.n	8006fc0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006b52:	4b29      	ldr	r3, [pc, #164]	; (8006bf8 <HAL_RCC_OscConfig+0x338>)
 8006b54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b56:	2202      	movs	r2, #2
 8006b58:	4013      	ands	r3, r2
 8006b5a:	d1f1      	bne.n	8006b40 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	2204      	movs	r2, #4
 8006b62:	4013      	ands	r3, r2
 8006b64:	d100      	bne.n	8006b68 <HAL_RCC_OscConfig+0x2a8>
 8006b66:	e0b5      	b.n	8006cd4 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006b68:	201f      	movs	r0, #31
 8006b6a:	183b      	adds	r3, r7, r0
 8006b6c:	2200      	movs	r2, #0
 8006b6e:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006b70:	4b21      	ldr	r3, [pc, #132]	; (8006bf8 <HAL_RCC_OscConfig+0x338>)
 8006b72:	69da      	ldr	r2, [r3, #28]
 8006b74:	2380      	movs	r3, #128	; 0x80
 8006b76:	055b      	lsls	r3, r3, #21
 8006b78:	4013      	ands	r3, r2
 8006b7a:	d110      	bne.n	8006b9e <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006b7c:	4b1e      	ldr	r3, [pc, #120]	; (8006bf8 <HAL_RCC_OscConfig+0x338>)
 8006b7e:	69da      	ldr	r2, [r3, #28]
 8006b80:	4b1d      	ldr	r3, [pc, #116]	; (8006bf8 <HAL_RCC_OscConfig+0x338>)
 8006b82:	2180      	movs	r1, #128	; 0x80
 8006b84:	0549      	lsls	r1, r1, #21
 8006b86:	430a      	orrs	r2, r1
 8006b88:	61da      	str	r2, [r3, #28]
 8006b8a:	4b1b      	ldr	r3, [pc, #108]	; (8006bf8 <HAL_RCC_OscConfig+0x338>)
 8006b8c:	69da      	ldr	r2, [r3, #28]
 8006b8e:	2380      	movs	r3, #128	; 0x80
 8006b90:	055b      	lsls	r3, r3, #21
 8006b92:	4013      	ands	r3, r2
 8006b94:	60fb      	str	r3, [r7, #12]
 8006b96:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8006b98:	183b      	adds	r3, r7, r0
 8006b9a:	2201      	movs	r2, #1
 8006b9c:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006b9e:	4b19      	ldr	r3, [pc, #100]	; (8006c04 <HAL_RCC_OscConfig+0x344>)
 8006ba0:	681a      	ldr	r2, [r3, #0]
 8006ba2:	2380      	movs	r3, #128	; 0x80
 8006ba4:	005b      	lsls	r3, r3, #1
 8006ba6:	4013      	ands	r3, r2
 8006ba8:	d11a      	bne.n	8006be0 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006baa:	4b16      	ldr	r3, [pc, #88]	; (8006c04 <HAL_RCC_OscConfig+0x344>)
 8006bac:	681a      	ldr	r2, [r3, #0]
 8006bae:	4b15      	ldr	r3, [pc, #84]	; (8006c04 <HAL_RCC_OscConfig+0x344>)
 8006bb0:	2180      	movs	r1, #128	; 0x80
 8006bb2:	0049      	lsls	r1, r1, #1
 8006bb4:	430a      	orrs	r2, r1
 8006bb6:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006bb8:	f7fd f83c 	bl	8003c34 <HAL_GetTick>
 8006bbc:	0003      	movs	r3, r0
 8006bbe:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006bc0:	e008      	b.n	8006bd4 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006bc2:	f7fd f837 	bl	8003c34 <HAL_GetTick>
 8006bc6:	0002      	movs	r2, r0
 8006bc8:	69bb      	ldr	r3, [r7, #24]
 8006bca:	1ad3      	subs	r3, r2, r3
 8006bcc:	2b64      	cmp	r3, #100	; 0x64
 8006bce:	d901      	bls.n	8006bd4 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 8006bd0:	2303      	movs	r3, #3
 8006bd2:	e1f5      	b.n	8006fc0 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006bd4:	4b0b      	ldr	r3, [pc, #44]	; (8006c04 <HAL_RCC_OscConfig+0x344>)
 8006bd6:	681a      	ldr	r2, [r3, #0]
 8006bd8:	2380      	movs	r3, #128	; 0x80
 8006bda:	005b      	lsls	r3, r3, #1
 8006bdc:	4013      	ands	r3, r2
 8006bde:	d0f0      	beq.n	8006bc2 <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	689b      	ldr	r3, [r3, #8]
 8006be4:	2b01      	cmp	r3, #1
 8006be6:	d10f      	bne.n	8006c08 <HAL_RCC_OscConfig+0x348>
 8006be8:	4b03      	ldr	r3, [pc, #12]	; (8006bf8 <HAL_RCC_OscConfig+0x338>)
 8006bea:	6a1a      	ldr	r2, [r3, #32]
 8006bec:	4b02      	ldr	r3, [pc, #8]	; (8006bf8 <HAL_RCC_OscConfig+0x338>)
 8006bee:	2101      	movs	r1, #1
 8006bf0:	430a      	orrs	r2, r1
 8006bf2:	621a      	str	r2, [r3, #32]
 8006bf4:	e036      	b.n	8006c64 <HAL_RCC_OscConfig+0x3a4>
 8006bf6:	46c0      	nop			; (mov r8, r8)
 8006bf8:	40021000 	.word	0x40021000
 8006bfc:	fffeffff 	.word	0xfffeffff
 8006c00:	fffbffff 	.word	0xfffbffff
 8006c04:	40007000 	.word	0x40007000
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	689b      	ldr	r3, [r3, #8]
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d10c      	bne.n	8006c2a <HAL_RCC_OscConfig+0x36a>
 8006c10:	4bca      	ldr	r3, [pc, #808]	; (8006f3c <HAL_RCC_OscConfig+0x67c>)
 8006c12:	6a1a      	ldr	r2, [r3, #32]
 8006c14:	4bc9      	ldr	r3, [pc, #804]	; (8006f3c <HAL_RCC_OscConfig+0x67c>)
 8006c16:	2101      	movs	r1, #1
 8006c18:	438a      	bics	r2, r1
 8006c1a:	621a      	str	r2, [r3, #32]
 8006c1c:	4bc7      	ldr	r3, [pc, #796]	; (8006f3c <HAL_RCC_OscConfig+0x67c>)
 8006c1e:	6a1a      	ldr	r2, [r3, #32]
 8006c20:	4bc6      	ldr	r3, [pc, #792]	; (8006f3c <HAL_RCC_OscConfig+0x67c>)
 8006c22:	2104      	movs	r1, #4
 8006c24:	438a      	bics	r2, r1
 8006c26:	621a      	str	r2, [r3, #32]
 8006c28:	e01c      	b.n	8006c64 <HAL_RCC_OscConfig+0x3a4>
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	689b      	ldr	r3, [r3, #8]
 8006c2e:	2b05      	cmp	r3, #5
 8006c30:	d10c      	bne.n	8006c4c <HAL_RCC_OscConfig+0x38c>
 8006c32:	4bc2      	ldr	r3, [pc, #776]	; (8006f3c <HAL_RCC_OscConfig+0x67c>)
 8006c34:	6a1a      	ldr	r2, [r3, #32]
 8006c36:	4bc1      	ldr	r3, [pc, #772]	; (8006f3c <HAL_RCC_OscConfig+0x67c>)
 8006c38:	2104      	movs	r1, #4
 8006c3a:	430a      	orrs	r2, r1
 8006c3c:	621a      	str	r2, [r3, #32]
 8006c3e:	4bbf      	ldr	r3, [pc, #764]	; (8006f3c <HAL_RCC_OscConfig+0x67c>)
 8006c40:	6a1a      	ldr	r2, [r3, #32]
 8006c42:	4bbe      	ldr	r3, [pc, #760]	; (8006f3c <HAL_RCC_OscConfig+0x67c>)
 8006c44:	2101      	movs	r1, #1
 8006c46:	430a      	orrs	r2, r1
 8006c48:	621a      	str	r2, [r3, #32]
 8006c4a:	e00b      	b.n	8006c64 <HAL_RCC_OscConfig+0x3a4>
 8006c4c:	4bbb      	ldr	r3, [pc, #748]	; (8006f3c <HAL_RCC_OscConfig+0x67c>)
 8006c4e:	6a1a      	ldr	r2, [r3, #32]
 8006c50:	4bba      	ldr	r3, [pc, #744]	; (8006f3c <HAL_RCC_OscConfig+0x67c>)
 8006c52:	2101      	movs	r1, #1
 8006c54:	438a      	bics	r2, r1
 8006c56:	621a      	str	r2, [r3, #32]
 8006c58:	4bb8      	ldr	r3, [pc, #736]	; (8006f3c <HAL_RCC_OscConfig+0x67c>)
 8006c5a:	6a1a      	ldr	r2, [r3, #32]
 8006c5c:	4bb7      	ldr	r3, [pc, #732]	; (8006f3c <HAL_RCC_OscConfig+0x67c>)
 8006c5e:	2104      	movs	r1, #4
 8006c60:	438a      	bics	r2, r1
 8006c62:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	689b      	ldr	r3, [r3, #8]
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d014      	beq.n	8006c96 <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006c6c:	f7fc ffe2 	bl	8003c34 <HAL_GetTick>
 8006c70:	0003      	movs	r3, r0
 8006c72:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006c74:	e009      	b.n	8006c8a <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006c76:	f7fc ffdd 	bl	8003c34 <HAL_GetTick>
 8006c7a:	0002      	movs	r2, r0
 8006c7c:	69bb      	ldr	r3, [r7, #24]
 8006c7e:	1ad3      	subs	r3, r2, r3
 8006c80:	4aaf      	ldr	r2, [pc, #700]	; (8006f40 <HAL_RCC_OscConfig+0x680>)
 8006c82:	4293      	cmp	r3, r2
 8006c84:	d901      	bls.n	8006c8a <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8006c86:	2303      	movs	r3, #3
 8006c88:	e19a      	b.n	8006fc0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006c8a:	4bac      	ldr	r3, [pc, #688]	; (8006f3c <HAL_RCC_OscConfig+0x67c>)
 8006c8c:	6a1b      	ldr	r3, [r3, #32]
 8006c8e:	2202      	movs	r2, #2
 8006c90:	4013      	ands	r3, r2
 8006c92:	d0f0      	beq.n	8006c76 <HAL_RCC_OscConfig+0x3b6>
 8006c94:	e013      	b.n	8006cbe <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006c96:	f7fc ffcd 	bl	8003c34 <HAL_GetTick>
 8006c9a:	0003      	movs	r3, r0
 8006c9c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006c9e:	e009      	b.n	8006cb4 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006ca0:	f7fc ffc8 	bl	8003c34 <HAL_GetTick>
 8006ca4:	0002      	movs	r2, r0
 8006ca6:	69bb      	ldr	r3, [r7, #24]
 8006ca8:	1ad3      	subs	r3, r2, r3
 8006caa:	4aa5      	ldr	r2, [pc, #660]	; (8006f40 <HAL_RCC_OscConfig+0x680>)
 8006cac:	4293      	cmp	r3, r2
 8006cae:	d901      	bls.n	8006cb4 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8006cb0:	2303      	movs	r3, #3
 8006cb2:	e185      	b.n	8006fc0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006cb4:	4ba1      	ldr	r3, [pc, #644]	; (8006f3c <HAL_RCC_OscConfig+0x67c>)
 8006cb6:	6a1b      	ldr	r3, [r3, #32]
 8006cb8:	2202      	movs	r2, #2
 8006cba:	4013      	ands	r3, r2
 8006cbc:	d1f0      	bne.n	8006ca0 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8006cbe:	231f      	movs	r3, #31
 8006cc0:	18fb      	adds	r3, r7, r3
 8006cc2:	781b      	ldrb	r3, [r3, #0]
 8006cc4:	2b01      	cmp	r3, #1
 8006cc6:	d105      	bne.n	8006cd4 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006cc8:	4b9c      	ldr	r3, [pc, #624]	; (8006f3c <HAL_RCC_OscConfig+0x67c>)
 8006cca:	69da      	ldr	r2, [r3, #28]
 8006ccc:	4b9b      	ldr	r3, [pc, #620]	; (8006f3c <HAL_RCC_OscConfig+0x67c>)
 8006cce:	499d      	ldr	r1, [pc, #628]	; (8006f44 <HAL_RCC_OscConfig+0x684>)
 8006cd0:	400a      	ands	r2, r1
 8006cd2:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	2210      	movs	r2, #16
 8006cda:	4013      	ands	r3, r2
 8006cdc:	d063      	beq.n	8006da6 <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	695b      	ldr	r3, [r3, #20]
 8006ce2:	2b01      	cmp	r3, #1
 8006ce4:	d12a      	bne.n	8006d3c <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8006ce6:	4b95      	ldr	r3, [pc, #596]	; (8006f3c <HAL_RCC_OscConfig+0x67c>)
 8006ce8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006cea:	4b94      	ldr	r3, [pc, #592]	; (8006f3c <HAL_RCC_OscConfig+0x67c>)
 8006cec:	2104      	movs	r1, #4
 8006cee:	430a      	orrs	r2, r1
 8006cf0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8006cf2:	4b92      	ldr	r3, [pc, #584]	; (8006f3c <HAL_RCC_OscConfig+0x67c>)
 8006cf4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006cf6:	4b91      	ldr	r3, [pc, #580]	; (8006f3c <HAL_RCC_OscConfig+0x67c>)
 8006cf8:	2101      	movs	r1, #1
 8006cfa:	430a      	orrs	r2, r1
 8006cfc:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006cfe:	f7fc ff99 	bl	8003c34 <HAL_GetTick>
 8006d02:	0003      	movs	r3, r0
 8006d04:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8006d06:	e008      	b.n	8006d1a <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8006d08:	f7fc ff94 	bl	8003c34 <HAL_GetTick>
 8006d0c:	0002      	movs	r2, r0
 8006d0e:	69bb      	ldr	r3, [r7, #24]
 8006d10:	1ad3      	subs	r3, r2, r3
 8006d12:	2b02      	cmp	r3, #2
 8006d14:	d901      	bls.n	8006d1a <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8006d16:	2303      	movs	r3, #3
 8006d18:	e152      	b.n	8006fc0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8006d1a:	4b88      	ldr	r3, [pc, #544]	; (8006f3c <HAL_RCC_OscConfig+0x67c>)
 8006d1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006d1e:	2202      	movs	r2, #2
 8006d20:	4013      	ands	r3, r2
 8006d22:	d0f1      	beq.n	8006d08 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8006d24:	4b85      	ldr	r3, [pc, #532]	; (8006f3c <HAL_RCC_OscConfig+0x67c>)
 8006d26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006d28:	22f8      	movs	r2, #248	; 0xf8
 8006d2a:	4393      	bics	r3, r2
 8006d2c:	0019      	movs	r1, r3
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	699b      	ldr	r3, [r3, #24]
 8006d32:	00da      	lsls	r2, r3, #3
 8006d34:	4b81      	ldr	r3, [pc, #516]	; (8006f3c <HAL_RCC_OscConfig+0x67c>)
 8006d36:	430a      	orrs	r2, r1
 8006d38:	635a      	str	r2, [r3, #52]	; 0x34
 8006d3a:	e034      	b.n	8006da6 <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	695b      	ldr	r3, [r3, #20]
 8006d40:	3305      	adds	r3, #5
 8006d42:	d111      	bne.n	8006d68 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8006d44:	4b7d      	ldr	r3, [pc, #500]	; (8006f3c <HAL_RCC_OscConfig+0x67c>)
 8006d46:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006d48:	4b7c      	ldr	r3, [pc, #496]	; (8006f3c <HAL_RCC_OscConfig+0x67c>)
 8006d4a:	2104      	movs	r1, #4
 8006d4c:	438a      	bics	r2, r1
 8006d4e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8006d50:	4b7a      	ldr	r3, [pc, #488]	; (8006f3c <HAL_RCC_OscConfig+0x67c>)
 8006d52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006d54:	22f8      	movs	r2, #248	; 0xf8
 8006d56:	4393      	bics	r3, r2
 8006d58:	0019      	movs	r1, r3
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	699b      	ldr	r3, [r3, #24]
 8006d5e:	00da      	lsls	r2, r3, #3
 8006d60:	4b76      	ldr	r3, [pc, #472]	; (8006f3c <HAL_RCC_OscConfig+0x67c>)
 8006d62:	430a      	orrs	r2, r1
 8006d64:	635a      	str	r2, [r3, #52]	; 0x34
 8006d66:	e01e      	b.n	8006da6 <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8006d68:	4b74      	ldr	r3, [pc, #464]	; (8006f3c <HAL_RCC_OscConfig+0x67c>)
 8006d6a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006d6c:	4b73      	ldr	r3, [pc, #460]	; (8006f3c <HAL_RCC_OscConfig+0x67c>)
 8006d6e:	2104      	movs	r1, #4
 8006d70:	430a      	orrs	r2, r1
 8006d72:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8006d74:	4b71      	ldr	r3, [pc, #452]	; (8006f3c <HAL_RCC_OscConfig+0x67c>)
 8006d76:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006d78:	4b70      	ldr	r3, [pc, #448]	; (8006f3c <HAL_RCC_OscConfig+0x67c>)
 8006d7a:	2101      	movs	r1, #1
 8006d7c:	438a      	bics	r2, r1
 8006d7e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006d80:	f7fc ff58 	bl	8003c34 <HAL_GetTick>
 8006d84:	0003      	movs	r3, r0
 8006d86:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8006d88:	e008      	b.n	8006d9c <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8006d8a:	f7fc ff53 	bl	8003c34 <HAL_GetTick>
 8006d8e:	0002      	movs	r2, r0
 8006d90:	69bb      	ldr	r3, [r7, #24]
 8006d92:	1ad3      	subs	r3, r2, r3
 8006d94:	2b02      	cmp	r3, #2
 8006d96:	d901      	bls.n	8006d9c <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8006d98:	2303      	movs	r3, #3
 8006d9a:	e111      	b.n	8006fc0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8006d9c:	4b67      	ldr	r3, [pc, #412]	; (8006f3c <HAL_RCC_OscConfig+0x67c>)
 8006d9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006da0:	2202      	movs	r2, #2
 8006da2:	4013      	ands	r3, r2
 8006da4:	d1f1      	bne.n	8006d8a <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	2220      	movs	r2, #32
 8006dac:	4013      	ands	r3, r2
 8006dae:	d05c      	beq.n	8006e6a <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8006db0:	4b62      	ldr	r3, [pc, #392]	; (8006f3c <HAL_RCC_OscConfig+0x67c>)
 8006db2:	685b      	ldr	r3, [r3, #4]
 8006db4:	220c      	movs	r2, #12
 8006db6:	4013      	ands	r3, r2
 8006db8:	2b0c      	cmp	r3, #12
 8006dba:	d00e      	beq.n	8006dda <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8006dbc:	4b5f      	ldr	r3, [pc, #380]	; (8006f3c <HAL_RCC_OscConfig+0x67c>)
 8006dbe:	685b      	ldr	r3, [r3, #4]
 8006dc0:	220c      	movs	r2, #12
 8006dc2:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8006dc4:	2b08      	cmp	r3, #8
 8006dc6:	d114      	bne.n	8006df2 <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8006dc8:	4b5c      	ldr	r3, [pc, #368]	; (8006f3c <HAL_RCC_OscConfig+0x67c>)
 8006dca:	685a      	ldr	r2, [r3, #4]
 8006dcc:	23c0      	movs	r3, #192	; 0xc0
 8006dce:	025b      	lsls	r3, r3, #9
 8006dd0:	401a      	ands	r2, r3
 8006dd2:	23c0      	movs	r3, #192	; 0xc0
 8006dd4:	025b      	lsls	r3, r3, #9
 8006dd6:	429a      	cmp	r2, r3
 8006dd8:	d10b      	bne.n	8006df2 <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8006dda:	4b58      	ldr	r3, [pc, #352]	; (8006f3c <HAL_RCC_OscConfig+0x67c>)
 8006ddc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006dde:	2380      	movs	r3, #128	; 0x80
 8006de0:	025b      	lsls	r3, r3, #9
 8006de2:	4013      	ands	r3, r2
 8006de4:	d040      	beq.n	8006e68 <HAL_RCC_OscConfig+0x5a8>
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	6a1b      	ldr	r3, [r3, #32]
 8006dea:	2b01      	cmp	r3, #1
 8006dec:	d03c      	beq.n	8006e68 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8006dee:	2301      	movs	r3, #1
 8006df0:	e0e6      	b.n	8006fc0 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	6a1b      	ldr	r3, [r3, #32]
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d01b      	beq.n	8006e32 <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8006dfa:	4b50      	ldr	r3, [pc, #320]	; (8006f3c <HAL_RCC_OscConfig+0x67c>)
 8006dfc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006dfe:	4b4f      	ldr	r3, [pc, #316]	; (8006f3c <HAL_RCC_OscConfig+0x67c>)
 8006e00:	2180      	movs	r1, #128	; 0x80
 8006e02:	0249      	lsls	r1, r1, #9
 8006e04:	430a      	orrs	r2, r1
 8006e06:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006e08:	f7fc ff14 	bl	8003c34 <HAL_GetTick>
 8006e0c:	0003      	movs	r3, r0
 8006e0e:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8006e10:	e008      	b.n	8006e24 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006e12:	f7fc ff0f 	bl	8003c34 <HAL_GetTick>
 8006e16:	0002      	movs	r2, r0
 8006e18:	69bb      	ldr	r3, [r7, #24]
 8006e1a:	1ad3      	subs	r3, r2, r3
 8006e1c:	2b02      	cmp	r3, #2
 8006e1e:	d901      	bls.n	8006e24 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8006e20:	2303      	movs	r3, #3
 8006e22:	e0cd      	b.n	8006fc0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8006e24:	4b45      	ldr	r3, [pc, #276]	; (8006f3c <HAL_RCC_OscConfig+0x67c>)
 8006e26:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006e28:	2380      	movs	r3, #128	; 0x80
 8006e2a:	025b      	lsls	r3, r3, #9
 8006e2c:	4013      	ands	r3, r2
 8006e2e:	d0f0      	beq.n	8006e12 <HAL_RCC_OscConfig+0x552>
 8006e30:	e01b      	b.n	8006e6a <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8006e32:	4b42      	ldr	r3, [pc, #264]	; (8006f3c <HAL_RCC_OscConfig+0x67c>)
 8006e34:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006e36:	4b41      	ldr	r3, [pc, #260]	; (8006f3c <HAL_RCC_OscConfig+0x67c>)
 8006e38:	4943      	ldr	r1, [pc, #268]	; (8006f48 <HAL_RCC_OscConfig+0x688>)
 8006e3a:	400a      	ands	r2, r1
 8006e3c:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006e3e:	f7fc fef9 	bl	8003c34 <HAL_GetTick>
 8006e42:	0003      	movs	r3, r0
 8006e44:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8006e46:	e008      	b.n	8006e5a <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006e48:	f7fc fef4 	bl	8003c34 <HAL_GetTick>
 8006e4c:	0002      	movs	r2, r0
 8006e4e:	69bb      	ldr	r3, [r7, #24]
 8006e50:	1ad3      	subs	r3, r2, r3
 8006e52:	2b02      	cmp	r3, #2
 8006e54:	d901      	bls.n	8006e5a <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8006e56:	2303      	movs	r3, #3
 8006e58:	e0b2      	b.n	8006fc0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8006e5a:	4b38      	ldr	r3, [pc, #224]	; (8006f3c <HAL_RCC_OscConfig+0x67c>)
 8006e5c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006e5e:	2380      	movs	r3, #128	; 0x80
 8006e60:	025b      	lsls	r3, r3, #9
 8006e62:	4013      	ands	r3, r2
 8006e64:	d1f0      	bne.n	8006e48 <HAL_RCC_OscConfig+0x588>
 8006e66:	e000      	b.n	8006e6a <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8006e68:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d100      	bne.n	8006e74 <HAL_RCC_OscConfig+0x5b4>
 8006e72:	e0a4      	b.n	8006fbe <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006e74:	4b31      	ldr	r3, [pc, #196]	; (8006f3c <HAL_RCC_OscConfig+0x67c>)
 8006e76:	685b      	ldr	r3, [r3, #4]
 8006e78:	220c      	movs	r2, #12
 8006e7a:	4013      	ands	r3, r2
 8006e7c:	2b08      	cmp	r3, #8
 8006e7e:	d100      	bne.n	8006e82 <HAL_RCC_OscConfig+0x5c2>
 8006e80:	e078      	b.n	8006f74 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e86:	2b02      	cmp	r3, #2
 8006e88:	d14c      	bne.n	8006f24 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006e8a:	4b2c      	ldr	r3, [pc, #176]	; (8006f3c <HAL_RCC_OscConfig+0x67c>)
 8006e8c:	681a      	ldr	r2, [r3, #0]
 8006e8e:	4b2b      	ldr	r3, [pc, #172]	; (8006f3c <HAL_RCC_OscConfig+0x67c>)
 8006e90:	492e      	ldr	r1, [pc, #184]	; (8006f4c <HAL_RCC_OscConfig+0x68c>)
 8006e92:	400a      	ands	r2, r1
 8006e94:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006e96:	f7fc fecd 	bl	8003c34 <HAL_GetTick>
 8006e9a:	0003      	movs	r3, r0
 8006e9c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006e9e:	e008      	b.n	8006eb2 <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006ea0:	f7fc fec8 	bl	8003c34 <HAL_GetTick>
 8006ea4:	0002      	movs	r2, r0
 8006ea6:	69bb      	ldr	r3, [r7, #24]
 8006ea8:	1ad3      	subs	r3, r2, r3
 8006eaa:	2b02      	cmp	r3, #2
 8006eac:	d901      	bls.n	8006eb2 <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8006eae:	2303      	movs	r3, #3
 8006eb0:	e086      	b.n	8006fc0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006eb2:	4b22      	ldr	r3, [pc, #136]	; (8006f3c <HAL_RCC_OscConfig+0x67c>)
 8006eb4:	681a      	ldr	r2, [r3, #0]
 8006eb6:	2380      	movs	r3, #128	; 0x80
 8006eb8:	049b      	lsls	r3, r3, #18
 8006eba:	4013      	ands	r3, r2
 8006ebc:	d1f0      	bne.n	8006ea0 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006ebe:	4b1f      	ldr	r3, [pc, #124]	; (8006f3c <HAL_RCC_OscConfig+0x67c>)
 8006ec0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ec2:	220f      	movs	r2, #15
 8006ec4:	4393      	bics	r3, r2
 8006ec6:	0019      	movs	r1, r3
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006ecc:	4b1b      	ldr	r3, [pc, #108]	; (8006f3c <HAL_RCC_OscConfig+0x67c>)
 8006ece:	430a      	orrs	r2, r1
 8006ed0:	62da      	str	r2, [r3, #44]	; 0x2c
 8006ed2:	4b1a      	ldr	r3, [pc, #104]	; (8006f3c <HAL_RCC_OscConfig+0x67c>)
 8006ed4:	685b      	ldr	r3, [r3, #4]
 8006ed6:	4a1e      	ldr	r2, [pc, #120]	; (8006f50 <HAL_RCC_OscConfig+0x690>)
 8006ed8:	4013      	ands	r3, r2
 8006eda:	0019      	movs	r1, r3
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ee4:	431a      	orrs	r2, r3
 8006ee6:	4b15      	ldr	r3, [pc, #84]	; (8006f3c <HAL_RCC_OscConfig+0x67c>)
 8006ee8:	430a      	orrs	r2, r1
 8006eea:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006eec:	4b13      	ldr	r3, [pc, #76]	; (8006f3c <HAL_RCC_OscConfig+0x67c>)
 8006eee:	681a      	ldr	r2, [r3, #0]
 8006ef0:	4b12      	ldr	r3, [pc, #72]	; (8006f3c <HAL_RCC_OscConfig+0x67c>)
 8006ef2:	2180      	movs	r1, #128	; 0x80
 8006ef4:	0449      	lsls	r1, r1, #17
 8006ef6:	430a      	orrs	r2, r1
 8006ef8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006efa:	f7fc fe9b 	bl	8003c34 <HAL_GetTick>
 8006efe:	0003      	movs	r3, r0
 8006f00:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006f02:	e008      	b.n	8006f16 <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006f04:	f7fc fe96 	bl	8003c34 <HAL_GetTick>
 8006f08:	0002      	movs	r2, r0
 8006f0a:	69bb      	ldr	r3, [r7, #24]
 8006f0c:	1ad3      	subs	r3, r2, r3
 8006f0e:	2b02      	cmp	r3, #2
 8006f10:	d901      	bls.n	8006f16 <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 8006f12:	2303      	movs	r3, #3
 8006f14:	e054      	b.n	8006fc0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006f16:	4b09      	ldr	r3, [pc, #36]	; (8006f3c <HAL_RCC_OscConfig+0x67c>)
 8006f18:	681a      	ldr	r2, [r3, #0]
 8006f1a:	2380      	movs	r3, #128	; 0x80
 8006f1c:	049b      	lsls	r3, r3, #18
 8006f1e:	4013      	ands	r3, r2
 8006f20:	d0f0      	beq.n	8006f04 <HAL_RCC_OscConfig+0x644>
 8006f22:	e04c      	b.n	8006fbe <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006f24:	4b05      	ldr	r3, [pc, #20]	; (8006f3c <HAL_RCC_OscConfig+0x67c>)
 8006f26:	681a      	ldr	r2, [r3, #0]
 8006f28:	4b04      	ldr	r3, [pc, #16]	; (8006f3c <HAL_RCC_OscConfig+0x67c>)
 8006f2a:	4908      	ldr	r1, [pc, #32]	; (8006f4c <HAL_RCC_OscConfig+0x68c>)
 8006f2c:	400a      	ands	r2, r1
 8006f2e:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006f30:	f7fc fe80 	bl	8003c34 <HAL_GetTick>
 8006f34:	0003      	movs	r3, r0
 8006f36:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006f38:	e015      	b.n	8006f66 <HAL_RCC_OscConfig+0x6a6>
 8006f3a:	46c0      	nop			; (mov r8, r8)
 8006f3c:	40021000 	.word	0x40021000
 8006f40:	00001388 	.word	0x00001388
 8006f44:	efffffff 	.word	0xefffffff
 8006f48:	fffeffff 	.word	0xfffeffff
 8006f4c:	feffffff 	.word	0xfeffffff
 8006f50:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006f54:	f7fc fe6e 	bl	8003c34 <HAL_GetTick>
 8006f58:	0002      	movs	r2, r0
 8006f5a:	69bb      	ldr	r3, [r7, #24]
 8006f5c:	1ad3      	subs	r3, r2, r3
 8006f5e:	2b02      	cmp	r3, #2
 8006f60:	d901      	bls.n	8006f66 <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8006f62:	2303      	movs	r3, #3
 8006f64:	e02c      	b.n	8006fc0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006f66:	4b18      	ldr	r3, [pc, #96]	; (8006fc8 <HAL_RCC_OscConfig+0x708>)
 8006f68:	681a      	ldr	r2, [r3, #0]
 8006f6a:	2380      	movs	r3, #128	; 0x80
 8006f6c:	049b      	lsls	r3, r3, #18
 8006f6e:	4013      	ands	r3, r2
 8006f70:	d1f0      	bne.n	8006f54 <HAL_RCC_OscConfig+0x694>
 8006f72:	e024      	b.n	8006fbe <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f78:	2b01      	cmp	r3, #1
 8006f7a:	d101      	bne.n	8006f80 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8006f7c:	2301      	movs	r3, #1
 8006f7e:	e01f      	b.n	8006fc0 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8006f80:	4b11      	ldr	r3, [pc, #68]	; (8006fc8 <HAL_RCC_OscConfig+0x708>)
 8006f82:	685b      	ldr	r3, [r3, #4]
 8006f84:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8006f86:	4b10      	ldr	r3, [pc, #64]	; (8006fc8 <HAL_RCC_OscConfig+0x708>)
 8006f88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f8a:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006f8c:	697a      	ldr	r2, [r7, #20]
 8006f8e:	23c0      	movs	r3, #192	; 0xc0
 8006f90:	025b      	lsls	r3, r3, #9
 8006f92:	401a      	ands	r2, r3
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f98:	429a      	cmp	r2, r3
 8006f9a:	d10e      	bne.n	8006fba <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8006f9c:	693b      	ldr	r3, [r7, #16]
 8006f9e:	220f      	movs	r2, #15
 8006fa0:	401a      	ands	r2, r3
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006fa6:	429a      	cmp	r2, r3
 8006fa8:	d107      	bne.n	8006fba <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8006faa:	697a      	ldr	r2, [r7, #20]
 8006fac:	23f0      	movs	r3, #240	; 0xf0
 8006fae:	039b      	lsls	r3, r3, #14
 8006fb0:	401a      	ands	r2, r3
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8006fb6:	429a      	cmp	r2, r3
 8006fb8:	d001      	beq.n	8006fbe <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8006fba:	2301      	movs	r3, #1
 8006fbc:	e000      	b.n	8006fc0 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8006fbe:	2300      	movs	r3, #0
}
 8006fc0:	0018      	movs	r0, r3
 8006fc2:	46bd      	mov	sp, r7
 8006fc4:	b008      	add	sp, #32
 8006fc6:	bd80      	pop	{r7, pc}
 8006fc8:	40021000 	.word	0x40021000

08006fcc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006fcc:	b580      	push	{r7, lr}
 8006fce:	b084      	sub	sp, #16
 8006fd0:	af00      	add	r7, sp, #0
 8006fd2:	6078      	str	r0, [r7, #4]
 8006fd4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d101      	bne.n	8006fe0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006fdc:	2301      	movs	r3, #1
 8006fde:	e0bf      	b.n	8007160 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006fe0:	4b61      	ldr	r3, [pc, #388]	; (8007168 <HAL_RCC_ClockConfig+0x19c>)
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	2201      	movs	r2, #1
 8006fe6:	4013      	ands	r3, r2
 8006fe8:	683a      	ldr	r2, [r7, #0]
 8006fea:	429a      	cmp	r2, r3
 8006fec:	d911      	bls.n	8007012 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006fee:	4b5e      	ldr	r3, [pc, #376]	; (8007168 <HAL_RCC_ClockConfig+0x19c>)
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	2201      	movs	r2, #1
 8006ff4:	4393      	bics	r3, r2
 8006ff6:	0019      	movs	r1, r3
 8006ff8:	4b5b      	ldr	r3, [pc, #364]	; (8007168 <HAL_RCC_ClockConfig+0x19c>)
 8006ffa:	683a      	ldr	r2, [r7, #0]
 8006ffc:	430a      	orrs	r2, r1
 8006ffe:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007000:	4b59      	ldr	r3, [pc, #356]	; (8007168 <HAL_RCC_ClockConfig+0x19c>)
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	2201      	movs	r2, #1
 8007006:	4013      	ands	r3, r2
 8007008:	683a      	ldr	r2, [r7, #0]
 800700a:	429a      	cmp	r2, r3
 800700c:	d001      	beq.n	8007012 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 800700e:	2301      	movs	r3, #1
 8007010:	e0a6      	b.n	8007160 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	2202      	movs	r2, #2
 8007018:	4013      	ands	r3, r2
 800701a:	d015      	beq.n	8007048 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	2204      	movs	r2, #4
 8007022:	4013      	ands	r3, r2
 8007024:	d006      	beq.n	8007034 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8007026:	4b51      	ldr	r3, [pc, #324]	; (800716c <HAL_RCC_ClockConfig+0x1a0>)
 8007028:	685a      	ldr	r2, [r3, #4]
 800702a:	4b50      	ldr	r3, [pc, #320]	; (800716c <HAL_RCC_ClockConfig+0x1a0>)
 800702c:	21e0      	movs	r1, #224	; 0xe0
 800702e:	00c9      	lsls	r1, r1, #3
 8007030:	430a      	orrs	r2, r1
 8007032:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007034:	4b4d      	ldr	r3, [pc, #308]	; (800716c <HAL_RCC_ClockConfig+0x1a0>)
 8007036:	685b      	ldr	r3, [r3, #4]
 8007038:	22f0      	movs	r2, #240	; 0xf0
 800703a:	4393      	bics	r3, r2
 800703c:	0019      	movs	r1, r3
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	689a      	ldr	r2, [r3, #8]
 8007042:	4b4a      	ldr	r3, [pc, #296]	; (800716c <HAL_RCC_ClockConfig+0x1a0>)
 8007044:	430a      	orrs	r2, r1
 8007046:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	2201      	movs	r2, #1
 800704e:	4013      	ands	r3, r2
 8007050:	d04c      	beq.n	80070ec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	685b      	ldr	r3, [r3, #4]
 8007056:	2b01      	cmp	r3, #1
 8007058:	d107      	bne.n	800706a <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800705a:	4b44      	ldr	r3, [pc, #272]	; (800716c <HAL_RCC_ClockConfig+0x1a0>)
 800705c:	681a      	ldr	r2, [r3, #0]
 800705e:	2380      	movs	r3, #128	; 0x80
 8007060:	029b      	lsls	r3, r3, #10
 8007062:	4013      	ands	r3, r2
 8007064:	d120      	bne.n	80070a8 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8007066:	2301      	movs	r3, #1
 8007068:	e07a      	b.n	8007160 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	685b      	ldr	r3, [r3, #4]
 800706e:	2b02      	cmp	r3, #2
 8007070:	d107      	bne.n	8007082 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007072:	4b3e      	ldr	r3, [pc, #248]	; (800716c <HAL_RCC_ClockConfig+0x1a0>)
 8007074:	681a      	ldr	r2, [r3, #0]
 8007076:	2380      	movs	r3, #128	; 0x80
 8007078:	049b      	lsls	r3, r3, #18
 800707a:	4013      	ands	r3, r2
 800707c:	d114      	bne.n	80070a8 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800707e:	2301      	movs	r3, #1
 8007080:	e06e      	b.n	8007160 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	685b      	ldr	r3, [r3, #4]
 8007086:	2b03      	cmp	r3, #3
 8007088:	d107      	bne.n	800709a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 800708a:	4b38      	ldr	r3, [pc, #224]	; (800716c <HAL_RCC_ClockConfig+0x1a0>)
 800708c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800708e:	2380      	movs	r3, #128	; 0x80
 8007090:	025b      	lsls	r3, r3, #9
 8007092:	4013      	ands	r3, r2
 8007094:	d108      	bne.n	80070a8 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8007096:	2301      	movs	r3, #1
 8007098:	e062      	b.n	8007160 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800709a:	4b34      	ldr	r3, [pc, #208]	; (800716c <HAL_RCC_ClockConfig+0x1a0>)
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	2202      	movs	r2, #2
 80070a0:	4013      	ands	r3, r2
 80070a2:	d101      	bne.n	80070a8 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80070a4:	2301      	movs	r3, #1
 80070a6:	e05b      	b.n	8007160 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80070a8:	4b30      	ldr	r3, [pc, #192]	; (800716c <HAL_RCC_ClockConfig+0x1a0>)
 80070aa:	685b      	ldr	r3, [r3, #4]
 80070ac:	2203      	movs	r2, #3
 80070ae:	4393      	bics	r3, r2
 80070b0:	0019      	movs	r1, r3
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	685a      	ldr	r2, [r3, #4]
 80070b6:	4b2d      	ldr	r3, [pc, #180]	; (800716c <HAL_RCC_ClockConfig+0x1a0>)
 80070b8:	430a      	orrs	r2, r1
 80070ba:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80070bc:	f7fc fdba 	bl	8003c34 <HAL_GetTick>
 80070c0:	0003      	movs	r3, r0
 80070c2:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80070c4:	e009      	b.n	80070da <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80070c6:	f7fc fdb5 	bl	8003c34 <HAL_GetTick>
 80070ca:	0002      	movs	r2, r0
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	1ad3      	subs	r3, r2, r3
 80070d0:	4a27      	ldr	r2, [pc, #156]	; (8007170 <HAL_RCC_ClockConfig+0x1a4>)
 80070d2:	4293      	cmp	r3, r2
 80070d4:	d901      	bls.n	80070da <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80070d6:	2303      	movs	r3, #3
 80070d8:	e042      	b.n	8007160 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80070da:	4b24      	ldr	r3, [pc, #144]	; (800716c <HAL_RCC_ClockConfig+0x1a0>)
 80070dc:	685b      	ldr	r3, [r3, #4]
 80070de:	220c      	movs	r2, #12
 80070e0:	401a      	ands	r2, r3
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	685b      	ldr	r3, [r3, #4]
 80070e6:	009b      	lsls	r3, r3, #2
 80070e8:	429a      	cmp	r2, r3
 80070ea:	d1ec      	bne.n	80070c6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80070ec:	4b1e      	ldr	r3, [pc, #120]	; (8007168 <HAL_RCC_ClockConfig+0x19c>)
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	2201      	movs	r2, #1
 80070f2:	4013      	ands	r3, r2
 80070f4:	683a      	ldr	r2, [r7, #0]
 80070f6:	429a      	cmp	r2, r3
 80070f8:	d211      	bcs.n	800711e <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80070fa:	4b1b      	ldr	r3, [pc, #108]	; (8007168 <HAL_RCC_ClockConfig+0x19c>)
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	2201      	movs	r2, #1
 8007100:	4393      	bics	r3, r2
 8007102:	0019      	movs	r1, r3
 8007104:	4b18      	ldr	r3, [pc, #96]	; (8007168 <HAL_RCC_ClockConfig+0x19c>)
 8007106:	683a      	ldr	r2, [r7, #0]
 8007108:	430a      	orrs	r2, r1
 800710a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800710c:	4b16      	ldr	r3, [pc, #88]	; (8007168 <HAL_RCC_ClockConfig+0x19c>)
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	2201      	movs	r2, #1
 8007112:	4013      	ands	r3, r2
 8007114:	683a      	ldr	r2, [r7, #0]
 8007116:	429a      	cmp	r2, r3
 8007118:	d001      	beq.n	800711e <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 800711a:	2301      	movs	r3, #1
 800711c:	e020      	b.n	8007160 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	2204      	movs	r2, #4
 8007124:	4013      	ands	r3, r2
 8007126:	d009      	beq.n	800713c <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8007128:	4b10      	ldr	r3, [pc, #64]	; (800716c <HAL_RCC_ClockConfig+0x1a0>)
 800712a:	685b      	ldr	r3, [r3, #4]
 800712c:	4a11      	ldr	r2, [pc, #68]	; (8007174 <HAL_RCC_ClockConfig+0x1a8>)
 800712e:	4013      	ands	r3, r2
 8007130:	0019      	movs	r1, r3
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	68da      	ldr	r2, [r3, #12]
 8007136:	4b0d      	ldr	r3, [pc, #52]	; (800716c <HAL_RCC_ClockConfig+0x1a0>)
 8007138:	430a      	orrs	r2, r1
 800713a:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800713c:	f000 f820 	bl	8007180 <HAL_RCC_GetSysClockFreq>
 8007140:	0001      	movs	r1, r0
 8007142:	4b0a      	ldr	r3, [pc, #40]	; (800716c <HAL_RCC_ClockConfig+0x1a0>)
 8007144:	685b      	ldr	r3, [r3, #4]
 8007146:	091b      	lsrs	r3, r3, #4
 8007148:	220f      	movs	r2, #15
 800714a:	4013      	ands	r3, r2
 800714c:	4a0a      	ldr	r2, [pc, #40]	; (8007178 <HAL_RCC_ClockConfig+0x1ac>)
 800714e:	5cd3      	ldrb	r3, [r2, r3]
 8007150:	000a      	movs	r2, r1
 8007152:	40da      	lsrs	r2, r3
 8007154:	4b09      	ldr	r3, [pc, #36]	; (800717c <HAL_RCC_ClockConfig+0x1b0>)
 8007156:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8007158:	2003      	movs	r0, #3
 800715a:	f7fc fd25 	bl	8003ba8 <HAL_InitTick>
  
  return HAL_OK;
 800715e:	2300      	movs	r3, #0
}
 8007160:	0018      	movs	r0, r3
 8007162:	46bd      	mov	sp, r7
 8007164:	b004      	add	sp, #16
 8007166:	bd80      	pop	{r7, pc}
 8007168:	40022000 	.word	0x40022000
 800716c:	40021000 	.word	0x40021000
 8007170:	00001388 	.word	0x00001388
 8007174:	fffff8ff 	.word	0xfffff8ff
 8007178:	08008f54 	.word	0x08008f54
 800717c:	2000007c 	.word	0x2000007c

08007180 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007180:	b590      	push	{r4, r7, lr}
 8007182:	b08f      	sub	sp, #60	; 0x3c
 8007184:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8007186:	2314      	movs	r3, #20
 8007188:	18fb      	adds	r3, r7, r3
 800718a:	4a38      	ldr	r2, [pc, #224]	; (800726c <HAL_RCC_GetSysClockFreq+0xec>)
 800718c:	ca13      	ldmia	r2!, {r0, r1, r4}
 800718e:	c313      	stmia	r3!, {r0, r1, r4}
 8007190:	6812      	ldr	r2, [r2, #0]
 8007192:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8007194:	1d3b      	adds	r3, r7, #4
 8007196:	4a36      	ldr	r2, [pc, #216]	; (8007270 <HAL_RCC_GetSysClockFreq+0xf0>)
 8007198:	ca13      	ldmia	r2!, {r0, r1, r4}
 800719a:	c313      	stmia	r3!, {r0, r1, r4}
 800719c:	6812      	ldr	r2, [r2, #0]
 800719e:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80071a0:	2300      	movs	r3, #0
 80071a2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80071a4:	2300      	movs	r3, #0
 80071a6:	62bb      	str	r3, [r7, #40]	; 0x28
 80071a8:	2300      	movs	r3, #0
 80071aa:	637b      	str	r3, [r7, #52]	; 0x34
 80071ac:	2300      	movs	r3, #0
 80071ae:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 80071b0:	2300      	movs	r3, #0
 80071b2:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 80071b4:	4b2f      	ldr	r3, [pc, #188]	; (8007274 <HAL_RCC_GetSysClockFreq+0xf4>)
 80071b6:	685b      	ldr	r3, [r3, #4]
 80071b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80071ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071bc:	220c      	movs	r2, #12
 80071be:	4013      	ands	r3, r2
 80071c0:	2b0c      	cmp	r3, #12
 80071c2:	d047      	beq.n	8007254 <HAL_RCC_GetSysClockFreq+0xd4>
 80071c4:	d849      	bhi.n	800725a <HAL_RCC_GetSysClockFreq+0xda>
 80071c6:	2b04      	cmp	r3, #4
 80071c8:	d002      	beq.n	80071d0 <HAL_RCC_GetSysClockFreq+0x50>
 80071ca:	2b08      	cmp	r3, #8
 80071cc:	d003      	beq.n	80071d6 <HAL_RCC_GetSysClockFreq+0x56>
 80071ce:	e044      	b.n	800725a <HAL_RCC_GetSysClockFreq+0xda>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80071d0:	4b29      	ldr	r3, [pc, #164]	; (8007278 <HAL_RCC_GetSysClockFreq+0xf8>)
 80071d2:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80071d4:	e044      	b.n	8007260 <HAL_RCC_GetSysClockFreq+0xe0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80071d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071d8:	0c9b      	lsrs	r3, r3, #18
 80071da:	220f      	movs	r2, #15
 80071dc:	4013      	ands	r3, r2
 80071de:	2214      	movs	r2, #20
 80071e0:	18ba      	adds	r2, r7, r2
 80071e2:	5cd3      	ldrb	r3, [r2, r3]
 80071e4:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80071e6:	4b23      	ldr	r3, [pc, #140]	; (8007274 <HAL_RCC_GetSysClockFreq+0xf4>)
 80071e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071ea:	220f      	movs	r2, #15
 80071ec:	4013      	ands	r3, r2
 80071ee:	1d3a      	adds	r2, r7, #4
 80071f0:	5cd3      	ldrb	r3, [r2, r3]
 80071f2:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80071f4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80071f6:	23c0      	movs	r3, #192	; 0xc0
 80071f8:	025b      	lsls	r3, r3, #9
 80071fa:	401a      	ands	r2, r3
 80071fc:	2380      	movs	r3, #128	; 0x80
 80071fe:	025b      	lsls	r3, r3, #9
 8007200:	429a      	cmp	r2, r3
 8007202:	d109      	bne.n	8007218 <HAL_RCC_GetSysClockFreq+0x98>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8007204:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007206:	481c      	ldr	r0, [pc, #112]	; (8007278 <HAL_RCC_GetSysClockFreq+0xf8>)
 8007208:	f7f8 ff7c 	bl	8000104 <__udivsi3>
 800720c:	0003      	movs	r3, r0
 800720e:	001a      	movs	r2, r3
 8007210:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007212:	4353      	muls	r3, r2
 8007214:	637b      	str	r3, [r7, #52]	; 0x34
 8007216:	e01a      	b.n	800724e <HAL_RCC_GetSysClockFreq+0xce>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8007218:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800721a:	23c0      	movs	r3, #192	; 0xc0
 800721c:	025b      	lsls	r3, r3, #9
 800721e:	401a      	ands	r2, r3
 8007220:	23c0      	movs	r3, #192	; 0xc0
 8007222:	025b      	lsls	r3, r3, #9
 8007224:	429a      	cmp	r2, r3
 8007226:	d109      	bne.n	800723c <HAL_RCC_GetSysClockFreq+0xbc>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8007228:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800722a:	4814      	ldr	r0, [pc, #80]	; (800727c <HAL_RCC_GetSysClockFreq+0xfc>)
 800722c:	f7f8 ff6a 	bl	8000104 <__udivsi3>
 8007230:	0003      	movs	r3, r0
 8007232:	001a      	movs	r2, r3
 8007234:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007236:	4353      	muls	r3, r2
 8007238:	637b      	str	r3, [r7, #52]	; 0x34
 800723a:	e008      	b.n	800724e <HAL_RCC_GetSysClockFreq+0xce>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800723c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800723e:	480e      	ldr	r0, [pc, #56]	; (8007278 <HAL_RCC_GetSysClockFreq+0xf8>)
 8007240:	f7f8 ff60 	bl	8000104 <__udivsi3>
 8007244:	0003      	movs	r3, r0
 8007246:	001a      	movs	r2, r3
 8007248:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800724a:	4353      	muls	r3, r2
 800724c:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 800724e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007250:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8007252:	e005      	b.n	8007260 <HAL_RCC_GetSysClockFreq+0xe0>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8007254:	4b09      	ldr	r3, [pc, #36]	; (800727c <HAL_RCC_GetSysClockFreq+0xfc>)
 8007256:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8007258:	e002      	b.n	8007260 <HAL_RCC_GetSysClockFreq+0xe0>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800725a:	4b07      	ldr	r3, [pc, #28]	; (8007278 <HAL_RCC_GetSysClockFreq+0xf8>)
 800725c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800725e:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8007260:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8007262:	0018      	movs	r0, r3
 8007264:	46bd      	mov	sp, r7
 8007266:	b00f      	add	sp, #60	; 0x3c
 8007268:	bd90      	pop	{r4, r7, pc}
 800726a:	46c0      	nop			; (mov r8, r8)
 800726c:	08008450 	.word	0x08008450
 8007270:	08008460 	.word	0x08008460
 8007274:	40021000 	.word	0x40021000
 8007278:	007a1200 	.word	0x007a1200
 800727c:	02dc6c00 	.word	0x02dc6c00

08007280 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007280:	b580      	push	{r7, lr}
 8007282:	b086      	sub	sp, #24
 8007284:	af00      	add	r7, sp, #0
 8007286:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007288:	2300      	movs	r3, #0
 800728a:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 800728c:	2300      	movs	r3, #0
 800728e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681a      	ldr	r2, [r3, #0]
 8007294:	2380      	movs	r3, #128	; 0x80
 8007296:	025b      	lsls	r3, r3, #9
 8007298:	4013      	ands	r3, r2
 800729a:	d100      	bne.n	800729e <HAL_RCCEx_PeriphCLKConfig+0x1e>
 800729c:	e08e      	b.n	80073bc <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 800729e:	2017      	movs	r0, #23
 80072a0:	183b      	adds	r3, r7, r0
 80072a2:	2200      	movs	r2, #0
 80072a4:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80072a6:	4b6e      	ldr	r3, [pc, #440]	; (8007460 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80072a8:	69da      	ldr	r2, [r3, #28]
 80072aa:	2380      	movs	r3, #128	; 0x80
 80072ac:	055b      	lsls	r3, r3, #21
 80072ae:	4013      	ands	r3, r2
 80072b0:	d110      	bne.n	80072d4 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80072b2:	4b6b      	ldr	r3, [pc, #428]	; (8007460 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80072b4:	69da      	ldr	r2, [r3, #28]
 80072b6:	4b6a      	ldr	r3, [pc, #424]	; (8007460 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80072b8:	2180      	movs	r1, #128	; 0x80
 80072ba:	0549      	lsls	r1, r1, #21
 80072bc:	430a      	orrs	r2, r1
 80072be:	61da      	str	r2, [r3, #28]
 80072c0:	4b67      	ldr	r3, [pc, #412]	; (8007460 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80072c2:	69da      	ldr	r2, [r3, #28]
 80072c4:	2380      	movs	r3, #128	; 0x80
 80072c6:	055b      	lsls	r3, r3, #21
 80072c8:	4013      	ands	r3, r2
 80072ca:	60bb      	str	r3, [r7, #8]
 80072cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80072ce:	183b      	adds	r3, r7, r0
 80072d0:	2201      	movs	r2, #1
 80072d2:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80072d4:	4b63      	ldr	r3, [pc, #396]	; (8007464 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80072d6:	681a      	ldr	r2, [r3, #0]
 80072d8:	2380      	movs	r3, #128	; 0x80
 80072da:	005b      	lsls	r3, r3, #1
 80072dc:	4013      	ands	r3, r2
 80072de:	d11a      	bne.n	8007316 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80072e0:	4b60      	ldr	r3, [pc, #384]	; (8007464 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80072e2:	681a      	ldr	r2, [r3, #0]
 80072e4:	4b5f      	ldr	r3, [pc, #380]	; (8007464 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80072e6:	2180      	movs	r1, #128	; 0x80
 80072e8:	0049      	lsls	r1, r1, #1
 80072ea:	430a      	orrs	r2, r1
 80072ec:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80072ee:	f7fc fca1 	bl	8003c34 <HAL_GetTick>
 80072f2:	0003      	movs	r3, r0
 80072f4:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80072f6:	e008      	b.n	800730a <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80072f8:	f7fc fc9c 	bl	8003c34 <HAL_GetTick>
 80072fc:	0002      	movs	r2, r0
 80072fe:	693b      	ldr	r3, [r7, #16]
 8007300:	1ad3      	subs	r3, r2, r3
 8007302:	2b64      	cmp	r3, #100	; 0x64
 8007304:	d901      	bls.n	800730a <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8007306:	2303      	movs	r3, #3
 8007308:	e0a6      	b.n	8007458 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800730a:	4b56      	ldr	r3, [pc, #344]	; (8007464 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800730c:	681a      	ldr	r2, [r3, #0]
 800730e:	2380      	movs	r3, #128	; 0x80
 8007310:	005b      	lsls	r3, r3, #1
 8007312:	4013      	ands	r3, r2
 8007314:	d0f0      	beq.n	80072f8 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007316:	4b52      	ldr	r3, [pc, #328]	; (8007460 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8007318:	6a1a      	ldr	r2, [r3, #32]
 800731a:	23c0      	movs	r3, #192	; 0xc0
 800731c:	009b      	lsls	r3, r3, #2
 800731e:	4013      	ands	r3, r2
 8007320:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	2b00      	cmp	r3, #0
 8007326:	d034      	beq.n	8007392 <HAL_RCCEx_PeriphCLKConfig+0x112>
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	685a      	ldr	r2, [r3, #4]
 800732c:	23c0      	movs	r3, #192	; 0xc0
 800732e:	009b      	lsls	r3, r3, #2
 8007330:	4013      	ands	r3, r2
 8007332:	68fa      	ldr	r2, [r7, #12]
 8007334:	429a      	cmp	r2, r3
 8007336:	d02c      	beq.n	8007392 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007338:	4b49      	ldr	r3, [pc, #292]	; (8007460 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800733a:	6a1b      	ldr	r3, [r3, #32]
 800733c:	4a4a      	ldr	r2, [pc, #296]	; (8007468 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 800733e:	4013      	ands	r3, r2
 8007340:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007342:	4b47      	ldr	r3, [pc, #284]	; (8007460 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8007344:	6a1a      	ldr	r2, [r3, #32]
 8007346:	4b46      	ldr	r3, [pc, #280]	; (8007460 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8007348:	2180      	movs	r1, #128	; 0x80
 800734a:	0249      	lsls	r1, r1, #9
 800734c:	430a      	orrs	r2, r1
 800734e:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007350:	4b43      	ldr	r3, [pc, #268]	; (8007460 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8007352:	6a1a      	ldr	r2, [r3, #32]
 8007354:	4b42      	ldr	r3, [pc, #264]	; (8007460 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8007356:	4945      	ldr	r1, [pc, #276]	; (800746c <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8007358:	400a      	ands	r2, r1
 800735a:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800735c:	4b40      	ldr	r3, [pc, #256]	; (8007460 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800735e:	68fa      	ldr	r2, [r7, #12]
 8007360:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	2201      	movs	r2, #1
 8007366:	4013      	ands	r3, r2
 8007368:	d013      	beq.n	8007392 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800736a:	f7fc fc63 	bl	8003c34 <HAL_GetTick>
 800736e:	0003      	movs	r3, r0
 8007370:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007372:	e009      	b.n	8007388 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007374:	f7fc fc5e 	bl	8003c34 <HAL_GetTick>
 8007378:	0002      	movs	r2, r0
 800737a:	693b      	ldr	r3, [r7, #16]
 800737c:	1ad3      	subs	r3, r2, r3
 800737e:	4a3c      	ldr	r2, [pc, #240]	; (8007470 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8007380:	4293      	cmp	r3, r2
 8007382:	d901      	bls.n	8007388 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8007384:	2303      	movs	r3, #3
 8007386:	e067      	b.n	8007458 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007388:	4b35      	ldr	r3, [pc, #212]	; (8007460 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 800738a:	6a1b      	ldr	r3, [r3, #32]
 800738c:	2202      	movs	r2, #2
 800738e:	4013      	ands	r3, r2
 8007390:	d0f0      	beq.n	8007374 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007392:	4b33      	ldr	r3, [pc, #204]	; (8007460 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8007394:	6a1b      	ldr	r3, [r3, #32]
 8007396:	4a34      	ldr	r2, [pc, #208]	; (8007468 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8007398:	4013      	ands	r3, r2
 800739a:	0019      	movs	r1, r3
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	685a      	ldr	r2, [r3, #4]
 80073a0:	4b2f      	ldr	r3, [pc, #188]	; (8007460 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80073a2:	430a      	orrs	r2, r1
 80073a4:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80073a6:	2317      	movs	r3, #23
 80073a8:	18fb      	adds	r3, r7, r3
 80073aa:	781b      	ldrb	r3, [r3, #0]
 80073ac:	2b01      	cmp	r3, #1
 80073ae:	d105      	bne.n	80073bc <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80073b0:	4b2b      	ldr	r3, [pc, #172]	; (8007460 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80073b2:	69da      	ldr	r2, [r3, #28]
 80073b4:	4b2a      	ldr	r3, [pc, #168]	; (8007460 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80073b6:	492f      	ldr	r1, [pc, #188]	; (8007474 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 80073b8:	400a      	ands	r2, r1
 80073ba:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	2201      	movs	r2, #1
 80073c2:	4013      	ands	r3, r2
 80073c4:	d009      	beq.n	80073da <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80073c6:	4b26      	ldr	r3, [pc, #152]	; (8007460 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80073c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80073ca:	2203      	movs	r2, #3
 80073cc:	4393      	bics	r3, r2
 80073ce:	0019      	movs	r1, r3
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	689a      	ldr	r2, [r3, #8]
 80073d4:	4b22      	ldr	r3, [pc, #136]	; (8007460 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80073d6:	430a      	orrs	r2, r1
 80073d8:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	2202      	movs	r2, #2
 80073e0:	4013      	ands	r3, r2
 80073e2:	d009      	beq.n	80073f8 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80073e4:	4b1e      	ldr	r3, [pc, #120]	; (8007460 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80073e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80073e8:	4a23      	ldr	r2, [pc, #140]	; (8007478 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80073ea:	4013      	ands	r3, r2
 80073ec:	0019      	movs	r1, r3
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	68da      	ldr	r2, [r3, #12]
 80073f2:	4b1b      	ldr	r3, [pc, #108]	; (8007460 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80073f4:	430a      	orrs	r2, r1
 80073f6:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */

#if defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART3 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681a      	ldr	r2, [r3, #0]
 80073fc:	2380      	movs	r3, #128	; 0x80
 80073fe:	02db      	lsls	r3, r3, #11
 8007400:	4013      	ands	r3, r2
 8007402:	d009      	beq.n	8007418 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007404:	4b16      	ldr	r3, [pc, #88]	; (8007460 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8007406:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007408:	4a1c      	ldr	r2, [pc, #112]	; (800747c <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 800740a:	4013      	ands	r3, r2
 800740c:	0019      	movs	r1, r3
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	691a      	ldr	r2, [r3, #16]
 8007412:	4b13      	ldr	r3, [pc, #76]	; (8007460 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8007414:	430a      	orrs	r2, r1
 8007416:	631a      	str	r2, [r3, #48]	; 0x30
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	2220      	movs	r2, #32
 800741e:	4013      	ands	r3, r2
 8007420:	d009      	beq.n	8007436 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007422:	4b0f      	ldr	r3, [pc, #60]	; (8007460 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8007424:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007426:	2210      	movs	r2, #16
 8007428:	4393      	bics	r3, r2
 800742a:	0019      	movs	r1, r3
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	695a      	ldr	r2, [r3, #20]
 8007430:	4b0b      	ldr	r3, [pc, #44]	; (8007460 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8007432:	430a      	orrs	r2, r1
 8007434:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681a      	ldr	r2, [r3, #0]
 800743a:	2380      	movs	r3, #128	; 0x80
 800743c:	00db      	lsls	r3, r3, #3
 800743e:	4013      	ands	r3, r2
 8007440:	d009      	beq.n	8007456 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007442:	4b07      	ldr	r3, [pc, #28]	; (8007460 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8007444:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007446:	2240      	movs	r2, #64	; 0x40
 8007448:	4393      	bics	r3, r2
 800744a:	0019      	movs	r1, r3
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	699a      	ldr	r2, [r3, #24]
 8007450:	4b03      	ldr	r3, [pc, #12]	; (8007460 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8007452:	430a      	orrs	r2, r1
 8007454:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8007456:	2300      	movs	r3, #0
}
 8007458:	0018      	movs	r0, r3
 800745a:	46bd      	mov	sp, r7
 800745c:	b006      	add	sp, #24
 800745e:	bd80      	pop	{r7, pc}
 8007460:	40021000 	.word	0x40021000
 8007464:	40007000 	.word	0x40007000
 8007468:	fffffcff 	.word	0xfffffcff
 800746c:	fffeffff 	.word	0xfffeffff
 8007470:	00001388 	.word	0x00001388
 8007474:	efffffff 	.word	0xefffffff
 8007478:	fffcffff 	.word	0xfffcffff
 800747c:	fff3ffff 	.word	0xfff3ffff

08007480 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007480:	b580      	push	{r7, lr}
 8007482:	b084      	sub	sp, #16
 8007484:	af00      	add	r7, sp, #0
 8007486:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	2b00      	cmp	r3, #0
 800748c:	d101      	bne.n	8007492 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800748e:	2301      	movs	r3, #1
 8007490:	e0a8      	b.n	80075e4 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007496:	2b00      	cmp	r3, #0
 8007498:	d109      	bne.n	80074ae <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	685a      	ldr	r2, [r3, #4]
 800749e:	2382      	movs	r3, #130	; 0x82
 80074a0:	005b      	lsls	r3, r3, #1
 80074a2:	429a      	cmp	r2, r3
 80074a4:	d009      	beq.n	80074ba <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	2200      	movs	r2, #0
 80074aa:	61da      	str	r2, [r3, #28]
 80074ac:	e005      	b.n	80074ba <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	2200      	movs	r2, #0
 80074b2:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	2200      	movs	r2, #0
 80074b8:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	2200      	movs	r2, #0
 80074be:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	225d      	movs	r2, #93	; 0x5d
 80074c4:	5c9b      	ldrb	r3, [r3, r2]
 80074c6:	b2db      	uxtb	r3, r3
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d107      	bne.n	80074dc <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	225c      	movs	r2, #92	; 0x5c
 80074d0:	2100      	movs	r1, #0
 80074d2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	0018      	movs	r0, r3
 80074d8:	f7fc fa0c 	bl	80038f4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	225d      	movs	r2, #93	; 0x5d
 80074e0:	2102      	movs	r1, #2
 80074e2:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	681a      	ldr	r2, [r3, #0]
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	2140      	movs	r1, #64	; 0x40
 80074f0:	438a      	bics	r2, r1
 80074f2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	68da      	ldr	r2, [r3, #12]
 80074f8:	23e0      	movs	r3, #224	; 0xe0
 80074fa:	00db      	lsls	r3, r3, #3
 80074fc:	429a      	cmp	r2, r3
 80074fe:	d902      	bls.n	8007506 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8007500:	2300      	movs	r3, #0
 8007502:	60fb      	str	r3, [r7, #12]
 8007504:	e002      	b.n	800750c <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007506:	2380      	movs	r3, #128	; 0x80
 8007508:	015b      	lsls	r3, r3, #5
 800750a:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	68da      	ldr	r2, [r3, #12]
 8007510:	23f0      	movs	r3, #240	; 0xf0
 8007512:	011b      	lsls	r3, r3, #4
 8007514:	429a      	cmp	r2, r3
 8007516:	d008      	beq.n	800752a <HAL_SPI_Init+0xaa>
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	68da      	ldr	r2, [r3, #12]
 800751c:	23e0      	movs	r3, #224	; 0xe0
 800751e:	00db      	lsls	r3, r3, #3
 8007520:	429a      	cmp	r2, r3
 8007522:	d002      	beq.n	800752a <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	2200      	movs	r2, #0
 8007528:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	685a      	ldr	r2, [r3, #4]
 800752e:	2382      	movs	r3, #130	; 0x82
 8007530:	005b      	lsls	r3, r3, #1
 8007532:	401a      	ands	r2, r3
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	6899      	ldr	r1, [r3, #8]
 8007538:	2384      	movs	r3, #132	; 0x84
 800753a:	021b      	lsls	r3, r3, #8
 800753c:	400b      	ands	r3, r1
 800753e:	431a      	orrs	r2, r3
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	691b      	ldr	r3, [r3, #16]
 8007544:	2102      	movs	r1, #2
 8007546:	400b      	ands	r3, r1
 8007548:	431a      	orrs	r2, r3
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	695b      	ldr	r3, [r3, #20]
 800754e:	2101      	movs	r1, #1
 8007550:	400b      	ands	r3, r1
 8007552:	431a      	orrs	r2, r3
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	6999      	ldr	r1, [r3, #24]
 8007558:	2380      	movs	r3, #128	; 0x80
 800755a:	009b      	lsls	r3, r3, #2
 800755c:	400b      	ands	r3, r1
 800755e:	431a      	orrs	r2, r3
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	69db      	ldr	r3, [r3, #28]
 8007564:	2138      	movs	r1, #56	; 0x38
 8007566:	400b      	ands	r3, r1
 8007568:	431a      	orrs	r2, r3
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	6a1b      	ldr	r3, [r3, #32]
 800756e:	2180      	movs	r1, #128	; 0x80
 8007570:	400b      	ands	r3, r1
 8007572:	431a      	orrs	r2, r3
 8007574:	0011      	movs	r1, r2
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800757a:	2380      	movs	r3, #128	; 0x80
 800757c:	019b      	lsls	r3, r3, #6
 800757e:	401a      	ands	r2, r3
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	430a      	orrs	r2, r1
 8007586:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	699b      	ldr	r3, [r3, #24]
 800758c:	0c1b      	lsrs	r3, r3, #16
 800758e:	2204      	movs	r2, #4
 8007590:	401a      	ands	r2, r3
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007596:	2110      	movs	r1, #16
 8007598:	400b      	ands	r3, r1
 800759a:	431a      	orrs	r2, r3
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80075a0:	2108      	movs	r1, #8
 80075a2:	400b      	ands	r3, r1
 80075a4:	431a      	orrs	r2, r3
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	68d9      	ldr	r1, [r3, #12]
 80075aa:	23f0      	movs	r3, #240	; 0xf0
 80075ac:	011b      	lsls	r3, r3, #4
 80075ae:	400b      	ands	r3, r1
 80075b0:	431a      	orrs	r2, r3
 80075b2:	0011      	movs	r1, r2
 80075b4:	68fa      	ldr	r2, [r7, #12]
 80075b6:	2380      	movs	r3, #128	; 0x80
 80075b8:	015b      	lsls	r3, r3, #5
 80075ba:	401a      	ands	r2, r3
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	430a      	orrs	r2, r1
 80075c2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	69da      	ldr	r2, [r3, #28]
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	4907      	ldr	r1, [pc, #28]	; (80075ec <HAL_SPI_Init+0x16c>)
 80075d0:	400a      	ands	r2, r1
 80075d2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	2200      	movs	r2, #0
 80075d8:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	225d      	movs	r2, #93	; 0x5d
 80075de:	2101      	movs	r1, #1
 80075e0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80075e2:	2300      	movs	r3, #0
}
 80075e4:	0018      	movs	r0, r3
 80075e6:	46bd      	mov	sp, r7
 80075e8:	b004      	add	sp, #16
 80075ea:	bd80      	pop	{r7, pc}
 80075ec:	fffff7ff 	.word	0xfffff7ff

080075f0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80075f0:	b580      	push	{r7, lr}
 80075f2:	b082      	sub	sp, #8
 80075f4:	af00      	add	r7, sp, #0
 80075f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d101      	bne.n	8007602 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80075fe:	2301      	movs	r3, #1
 8007600:	e042      	b.n	8007688 <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	223d      	movs	r2, #61	; 0x3d
 8007606:	5c9b      	ldrb	r3, [r3, r2]
 8007608:	b2db      	uxtb	r3, r3
 800760a:	2b00      	cmp	r3, #0
 800760c:	d107      	bne.n	800761e <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	223c      	movs	r2, #60	; 0x3c
 8007612:	2100      	movs	r1, #0
 8007614:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	0018      	movs	r0, r3
 800761a:	f7fc f9b7 	bl	800398c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	223d      	movs	r2, #61	; 0x3d
 8007622:	2102      	movs	r1, #2
 8007624:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681a      	ldr	r2, [r3, #0]
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	3304      	adds	r3, #4
 800762e:	0019      	movs	r1, r3
 8007630:	0010      	movs	r0, r2
 8007632:	f000 fa27 	bl	8007a84 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	2246      	movs	r2, #70	; 0x46
 800763a:	2101      	movs	r1, #1
 800763c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	223e      	movs	r2, #62	; 0x3e
 8007642:	2101      	movs	r1, #1
 8007644:	5499      	strb	r1, [r3, r2]
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	223f      	movs	r2, #63	; 0x3f
 800764a:	2101      	movs	r1, #1
 800764c:	5499      	strb	r1, [r3, r2]
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	2240      	movs	r2, #64	; 0x40
 8007652:	2101      	movs	r1, #1
 8007654:	5499      	strb	r1, [r3, r2]
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	2241      	movs	r2, #65	; 0x41
 800765a:	2101      	movs	r1, #1
 800765c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	2242      	movs	r2, #66	; 0x42
 8007662:	2101      	movs	r1, #1
 8007664:	5499      	strb	r1, [r3, r2]
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	2243      	movs	r2, #67	; 0x43
 800766a:	2101      	movs	r1, #1
 800766c:	5499      	strb	r1, [r3, r2]
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	2244      	movs	r2, #68	; 0x44
 8007672:	2101      	movs	r1, #1
 8007674:	5499      	strb	r1, [r3, r2]
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	2245      	movs	r2, #69	; 0x45
 800767a:	2101      	movs	r1, #1
 800767c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	223d      	movs	r2, #61	; 0x3d
 8007682:	2101      	movs	r1, #1
 8007684:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007686:	2300      	movs	r3, #0
}
 8007688:	0018      	movs	r0, r3
 800768a:	46bd      	mov	sp, r7
 800768c:	b002      	add	sp, #8
 800768e:	bd80      	pop	{r7, pc}

08007690 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007690:	b580      	push	{r7, lr}
 8007692:	b084      	sub	sp, #16
 8007694:	af00      	add	r7, sp, #0
 8007696:	6078      	str	r0, [r7, #4]
 8007698:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800769a:	683b      	ldr	r3, [r7, #0]
 800769c:	2b00      	cmp	r3, #0
 800769e:	d108      	bne.n	80076b2 <HAL_TIM_PWM_Start+0x22>
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	223e      	movs	r2, #62	; 0x3e
 80076a4:	5c9b      	ldrb	r3, [r3, r2]
 80076a6:	b2db      	uxtb	r3, r3
 80076a8:	3b01      	subs	r3, #1
 80076aa:	1e5a      	subs	r2, r3, #1
 80076ac:	4193      	sbcs	r3, r2
 80076ae:	b2db      	uxtb	r3, r3
 80076b0:	e01f      	b.n	80076f2 <HAL_TIM_PWM_Start+0x62>
 80076b2:	683b      	ldr	r3, [r7, #0]
 80076b4:	2b04      	cmp	r3, #4
 80076b6:	d108      	bne.n	80076ca <HAL_TIM_PWM_Start+0x3a>
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	223f      	movs	r2, #63	; 0x3f
 80076bc:	5c9b      	ldrb	r3, [r3, r2]
 80076be:	b2db      	uxtb	r3, r3
 80076c0:	3b01      	subs	r3, #1
 80076c2:	1e5a      	subs	r2, r3, #1
 80076c4:	4193      	sbcs	r3, r2
 80076c6:	b2db      	uxtb	r3, r3
 80076c8:	e013      	b.n	80076f2 <HAL_TIM_PWM_Start+0x62>
 80076ca:	683b      	ldr	r3, [r7, #0]
 80076cc:	2b08      	cmp	r3, #8
 80076ce:	d108      	bne.n	80076e2 <HAL_TIM_PWM_Start+0x52>
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	2240      	movs	r2, #64	; 0x40
 80076d4:	5c9b      	ldrb	r3, [r3, r2]
 80076d6:	b2db      	uxtb	r3, r3
 80076d8:	3b01      	subs	r3, #1
 80076da:	1e5a      	subs	r2, r3, #1
 80076dc:	4193      	sbcs	r3, r2
 80076de:	b2db      	uxtb	r3, r3
 80076e0:	e007      	b.n	80076f2 <HAL_TIM_PWM_Start+0x62>
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	2241      	movs	r2, #65	; 0x41
 80076e6:	5c9b      	ldrb	r3, [r3, r2]
 80076e8:	b2db      	uxtb	r3, r3
 80076ea:	3b01      	subs	r3, #1
 80076ec:	1e5a      	subs	r2, r3, #1
 80076ee:	4193      	sbcs	r3, r2
 80076f0:	b2db      	uxtb	r3, r3
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d001      	beq.n	80076fa <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 80076f6:	2301      	movs	r3, #1
 80076f8:	e074      	b.n	80077e4 <HAL_TIM_PWM_Start+0x154>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80076fa:	683b      	ldr	r3, [r7, #0]
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d104      	bne.n	800770a <HAL_TIM_PWM_Start+0x7a>
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	223e      	movs	r2, #62	; 0x3e
 8007704:	2102      	movs	r1, #2
 8007706:	5499      	strb	r1, [r3, r2]
 8007708:	e013      	b.n	8007732 <HAL_TIM_PWM_Start+0xa2>
 800770a:	683b      	ldr	r3, [r7, #0]
 800770c:	2b04      	cmp	r3, #4
 800770e:	d104      	bne.n	800771a <HAL_TIM_PWM_Start+0x8a>
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	223f      	movs	r2, #63	; 0x3f
 8007714:	2102      	movs	r1, #2
 8007716:	5499      	strb	r1, [r3, r2]
 8007718:	e00b      	b.n	8007732 <HAL_TIM_PWM_Start+0xa2>
 800771a:	683b      	ldr	r3, [r7, #0]
 800771c:	2b08      	cmp	r3, #8
 800771e:	d104      	bne.n	800772a <HAL_TIM_PWM_Start+0x9a>
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	2240      	movs	r2, #64	; 0x40
 8007724:	2102      	movs	r1, #2
 8007726:	5499      	strb	r1, [r3, r2]
 8007728:	e003      	b.n	8007732 <HAL_TIM_PWM_Start+0xa2>
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	2241      	movs	r2, #65	; 0x41
 800772e:	2102      	movs	r1, #2
 8007730:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	6839      	ldr	r1, [r7, #0]
 8007738:	2201      	movs	r2, #1
 800773a:	0018      	movs	r0, r3
 800773c:	f000 fc1e 	bl	8007f7c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	4a29      	ldr	r2, [pc, #164]	; (80077ec <HAL_TIM_PWM_Start+0x15c>)
 8007746:	4293      	cmp	r3, r2
 8007748:	d00e      	beq.n	8007768 <HAL_TIM_PWM_Start+0xd8>
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	4a28      	ldr	r2, [pc, #160]	; (80077f0 <HAL_TIM_PWM_Start+0x160>)
 8007750:	4293      	cmp	r3, r2
 8007752:	d009      	beq.n	8007768 <HAL_TIM_PWM_Start+0xd8>
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	4a26      	ldr	r2, [pc, #152]	; (80077f4 <HAL_TIM_PWM_Start+0x164>)
 800775a:	4293      	cmp	r3, r2
 800775c:	d004      	beq.n	8007768 <HAL_TIM_PWM_Start+0xd8>
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	4a25      	ldr	r2, [pc, #148]	; (80077f8 <HAL_TIM_PWM_Start+0x168>)
 8007764:	4293      	cmp	r3, r2
 8007766:	d101      	bne.n	800776c <HAL_TIM_PWM_Start+0xdc>
 8007768:	2301      	movs	r3, #1
 800776a:	e000      	b.n	800776e <HAL_TIM_PWM_Start+0xde>
 800776c:	2300      	movs	r3, #0
 800776e:	2b00      	cmp	r3, #0
 8007770:	d008      	beq.n	8007784 <HAL_TIM_PWM_Start+0xf4>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	2180      	movs	r1, #128	; 0x80
 800777e:	0209      	lsls	r1, r1, #8
 8007780:	430a      	orrs	r2, r1
 8007782:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	4a18      	ldr	r2, [pc, #96]	; (80077ec <HAL_TIM_PWM_Start+0x15c>)
 800778a:	4293      	cmp	r3, r2
 800778c:	d00f      	beq.n	80077ae <HAL_TIM_PWM_Start+0x11e>
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681a      	ldr	r2, [r3, #0]
 8007792:	2380      	movs	r3, #128	; 0x80
 8007794:	05db      	lsls	r3, r3, #23
 8007796:	429a      	cmp	r2, r3
 8007798:	d009      	beq.n	80077ae <HAL_TIM_PWM_Start+0x11e>
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	4a17      	ldr	r2, [pc, #92]	; (80077fc <HAL_TIM_PWM_Start+0x16c>)
 80077a0:	4293      	cmp	r3, r2
 80077a2:	d004      	beq.n	80077ae <HAL_TIM_PWM_Start+0x11e>
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	4a11      	ldr	r2, [pc, #68]	; (80077f0 <HAL_TIM_PWM_Start+0x160>)
 80077aa:	4293      	cmp	r3, r2
 80077ac:	d111      	bne.n	80077d2 <HAL_TIM_PWM_Start+0x142>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	689b      	ldr	r3, [r3, #8]
 80077b4:	2207      	movs	r2, #7
 80077b6:	4013      	ands	r3, r2
 80077b8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	2b06      	cmp	r3, #6
 80077be:	d010      	beq.n	80077e2 <HAL_TIM_PWM_Start+0x152>
    {
      __HAL_TIM_ENABLE(htim);
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	681a      	ldr	r2, [r3, #0]
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	2101      	movs	r1, #1
 80077cc:	430a      	orrs	r2, r1
 80077ce:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80077d0:	e007      	b.n	80077e2 <HAL_TIM_PWM_Start+0x152>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	681a      	ldr	r2, [r3, #0]
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	2101      	movs	r1, #1
 80077de:	430a      	orrs	r2, r1
 80077e0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80077e2:	2300      	movs	r3, #0
}
 80077e4:	0018      	movs	r0, r3
 80077e6:	46bd      	mov	sp, r7
 80077e8:	b004      	add	sp, #16
 80077ea:	bd80      	pop	{r7, pc}
 80077ec:	40012c00 	.word	0x40012c00
 80077f0:	40014000 	.word	0x40014000
 80077f4:	40014400 	.word	0x40014400
 80077f8:	40014800 	.word	0x40014800
 80077fc:	40000400 	.word	0x40000400

08007800 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007800:	b580      	push	{r7, lr}
 8007802:	b082      	sub	sp, #8
 8007804:	af00      	add	r7, sp, #0
 8007806:	6078      	str	r0, [r7, #4]
 8007808:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	6839      	ldr	r1, [r7, #0]
 8007810:	2200      	movs	r2, #0
 8007812:	0018      	movs	r0, r3
 8007814:	f000 fbb2 	bl	8007f7c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	4a2f      	ldr	r2, [pc, #188]	; (80078dc <HAL_TIM_PWM_Stop+0xdc>)
 800781e:	4293      	cmp	r3, r2
 8007820:	d00e      	beq.n	8007840 <HAL_TIM_PWM_Stop+0x40>
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	4a2e      	ldr	r2, [pc, #184]	; (80078e0 <HAL_TIM_PWM_Stop+0xe0>)
 8007828:	4293      	cmp	r3, r2
 800782a:	d009      	beq.n	8007840 <HAL_TIM_PWM_Stop+0x40>
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	4a2c      	ldr	r2, [pc, #176]	; (80078e4 <HAL_TIM_PWM_Stop+0xe4>)
 8007832:	4293      	cmp	r3, r2
 8007834:	d004      	beq.n	8007840 <HAL_TIM_PWM_Stop+0x40>
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	4a2b      	ldr	r2, [pc, #172]	; (80078e8 <HAL_TIM_PWM_Stop+0xe8>)
 800783c:	4293      	cmp	r3, r2
 800783e:	d101      	bne.n	8007844 <HAL_TIM_PWM_Stop+0x44>
 8007840:	2301      	movs	r3, #1
 8007842:	e000      	b.n	8007846 <HAL_TIM_PWM_Stop+0x46>
 8007844:	2300      	movs	r3, #0
 8007846:	2b00      	cmp	r3, #0
 8007848:	d013      	beq.n	8007872 <HAL_TIM_PWM_Stop+0x72>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	6a1b      	ldr	r3, [r3, #32]
 8007850:	4a26      	ldr	r2, [pc, #152]	; (80078ec <HAL_TIM_PWM_Stop+0xec>)
 8007852:	4013      	ands	r3, r2
 8007854:	d10d      	bne.n	8007872 <HAL_TIM_PWM_Stop+0x72>
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	6a1b      	ldr	r3, [r3, #32]
 800785c:	4a24      	ldr	r2, [pc, #144]	; (80078f0 <HAL_TIM_PWM_Stop+0xf0>)
 800785e:	4013      	ands	r3, r2
 8007860:	d107      	bne.n	8007872 <HAL_TIM_PWM_Stop+0x72>
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	4921      	ldr	r1, [pc, #132]	; (80078f4 <HAL_TIM_PWM_Stop+0xf4>)
 800786e:	400a      	ands	r2, r1
 8007870:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	6a1b      	ldr	r3, [r3, #32]
 8007878:	4a1c      	ldr	r2, [pc, #112]	; (80078ec <HAL_TIM_PWM_Stop+0xec>)
 800787a:	4013      	ands	r3, r2
 800787c:	d10d      	bne.n	800789a <HAL_TIM_PWM_Stop+0x9a>
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	6a1b      	ldr	r3, [r3, #32]
 8007884:	4a1a      	ldr	r2, [pc, #104]	; (80078f0 <HAL_TIM_PWM_Stop+0xf0>)
 8007886:	4013      	ands	r3, r2
 8007888:	d107      	bne.n	800789a <HAL_TIM_PWM_Stop+0x9a>
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	681a      	ldr	r2, [r3, #0]
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	2101      	movs	r1, #1
 8007896:	438a      	bics	r2, r1
 8007898:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800789a:	683b      	ldr	r3, [r7, #0]
 800789c:	2b00      	cmp	r3, #0
 800789e:	d104      	bne.n	80078aa <HAL_TIM_PWM_Stop+0xaa>
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	223e      	movs	r2, #62	; 0x3e
 80078a4:	2101      	movs	r1, #1
 80078a6:	5499      	strb	r1, [r3, r2]
 80078a8:	e013      	b.n	80078d2 <HAL_TIM_PWM_Stop+0xd2>
 80078aa:	683b      	ldr	r3, [r7, #0]
 80078ac:	2b04      	cmp	r3, #4
 80078ae:	d104      	bne.n	80078ba <HAL_TIM_PWM_Stop+0xba>
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	223f      	movs	r2, #63	; 0x3f
 80078b4:	2101      	movs	r1, #1
 80078b6:	5499      	strb	r1, [r3, r2]
 80078b8:	e00b      	b.n	80078d2 <HAL_TIM_PWM_Stop+0xd2>
 80078ba:	683b      	ldr	r3, [r7, #0]
 80078bc:	2b08      	cmp	r3, #8
 80078be:	d104      	bne.n	80078ca <HAL_TIM_PWM_Stop+0xca>
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	2240      	movs	r2, #64	; 0x40
 80078c4:	2101      	movs	r1, #1
 80078c6:	5499      	strb	r1, [r3, r2]
 80078c8:	e003      	b.n	80078d2 <HAL_TIM_PWM_Stop+0xd2>
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	2241      	movs	r2, #65	; 0x41
 80078ce:	2101      	movs	r1, #1
 80078d0:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 80078d2:	2300      	movs	r3, #0
}
 80078d4:	0018      	movs	r0, r3
 80078d6:	46bd      	mov	sp, r7
 80078d8:	b002      	add	sp, #8
 80078da:	bd80      	pop	{r7, pc}
 80078dc:	40012c00 	.word	0x40012c00
 80078e0:	40014000 	.word	0x40014000
 80078e4:	40014400 	.word	0x40014400
 80078e8:	40014800 	.word	0x40014800
 80078ec:	00001111 	.word	0x00001111
 80078f0:	00000444 	.word	0x00000444
 80078f4:	ffff7fff 	.word	0xffff7fff

080078f8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80078f8:	b580      	push	{r7, lr}
 80078fa:	b086      	sub	sp, #24
 80078fc:	af00      	add	r7, sp, #0
 80078fe:	60f8      	str	r0, [r7, #12]
 8007900:	60b9      	str	r1, [r7, #8]
 8007902:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007904:	2317      	movs	r3, #23
 8007906:	18fb      	adds	r3, r7, r3
 8007908:	2200      	movs	r2, #0
 800790a:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	223c      	movs	r2, #60	; 0x3c
 8007910:	5c9b      	ldrb	r3, [r3, r2]
 8007912:	2b01      	cmp	r3, #1
 8007914:	d101      	bne.n	800791a <HAL_TIM_PWM_ConfigChannel+0x22>
 8007916:	2302      	movs	r3, #2
 8007918:	e0ad      	b.n	8007a76 <HAL_TIM_PWM_ConfigChannel+0x17e>
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	223c      	movs	r2, #60	; 0x3c
 800791e:	2101      	movs	r1, #1
 8007920:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	2b0c      	cmp	r3, #12
 8007926:	d100      	bne.n	800792a <HAL_TIM_PWM_ConfigChannel+0x32>
 8007928:	e076      	b.n	8007a18 <HAL_TIM_PWM_ConfigChannel+0x120>
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	2b0c      	cmp	r3, #12
 800792e:	d900      	bls.n	8007932 <HAL_TIM_PWM_ConfigChannel+0x3a>
 8007930:	e095      	b.n	8007a5e <HAL_TIM_PWM_ConfigChannel+0x166>
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	2b08      	cmp	r3, #8
 8007936:	d04e      	beq.n	80079d6 <HAL_TIM_PWM_ConfigChannel+0xde>
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	2b08      	cmp	r3, #8
 800793c:	d900      	bls.n	8007940 <HAL_TIM_PWM_ConfigChannel+0x48>
 800793e:	e08e      	b.n	8007a5e <HAL_TIM_PWM_ConfigChannel+0x166>
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	2b00      	cmp	r3, #0
 8007944:	d003      	beq.n	800794e <HAL_TIM_PWM_ConfigChannel+0x56>
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	2b04      	cmp	r3, #4
 800794a:	d021      	beq.n	8007990 <HAL_TIM_PWM_ConfigChannel+0x98>
 800794c:	e087      	b.n	8007a5e <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	68ba      	ldr	r2, [r7, #8]
 8007954:	0011      	movs	r1, r2
 8007956:	0018      	movs	r0, r3
 8007958:	f000 f914 	bl	8007b84 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	699a      	ldr	r2, [r3, #24]
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	2108      	movs	r1, #8
 8007968:	430a      	orrs	r2, r1
 800796a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	699a      	ldr	r2, [r3, #24]
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	2104      	movs	r1, #4
 8007978:	438a      	bics	r2, r1
 800797a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	6999      	ldr	r1, [r3, #24]
 8007982:	68bb      	ldr	r3, [r7, #8]
 8007984:	691a      	ldr	r2, [r3, #16]
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	430a      	orrs	r2, r1
 800798c:	619a      	str	r2, [r3, #24]
      break;
 800798e:	e06b      	b.n	8007a68 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	68ba      	ldr	r2, [r7, #8]
 8007996:	0011      	movs	r1, r2
 8007998:	0018      	movs	r0, r3
 800799a:	f000 f97b 	bl	8007c94 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	699a      	ldr	r2, [r3, #24]
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	2180      	movs	r1, #128	; 0x80
 80079aa:	0109      	lsls	r1, r1, #4
 80079ac:	430a      	orrs	r2, r1
 80079ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	699a      	ldr	r2, [r3, #24]
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	4931      	ldr	r1, [pc, #196]	; (8007a80 <HAL_TIM_PWM_ConfigChannel+0x188>)
 80079bc:	400a      	ands	r2, r1
 80079be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	6999      	ldr	r1, [r3, #24]
 80079c6:	68bb      	ldr	r3, [r7, #8]
 80079c8:	691b      	ldr	r3, [r3, #16]
 80079ca:	021a      	lsls	r2, r3, #8
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	430a      	orrs	r2, r1
 80079d2:	619a      	str	r2, [r3, #24]
      break;
 80079d4:	e048      	b.n	8007a68 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	68ba      	ldr	r2, [r7, #8]
 80079dc:	0011      	movs	r1, r2
 80079de:	0018      	movs	r0, r3
 80079e0:	f000 f9dc 	bl	8007d9c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	69da      	ldr	r2, [r3, #28]
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	2108      	movs	r1, #8
 80079f0:	430a      	orrs	r2, r1
 80079f2:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	69da      	ldr	r2, [r3, #28]
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	2104      	movs	r1, #4
 8007a00:	438a      	bics	r2, r1
 8007a02:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	69d9      	ldr	r1, [r3, #28]
 8007a0a:	68bb      	ldr	r3, [r7, #8]
 8007a0c:	691a      	ldr	r2, [r3, #16]
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	430a      	orrs	r2, r1
 8007a14:	61da      	str	r2, [r3, #28]
      break;
 8007a16:	e027      	b.n	8007a68 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	68ba      	ldr	r2, [r7, #8]
 8007a1e:	0011      	movs	r1, r2
 8007a20:	0018      	movs	r0, r3
 8007a22:	f000 fa41 	bl	8007ea8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	69da      	ldr	r2, [r3, #28]
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	2180      	movs	r1, #128	; 0x80
 8007a32:	0109      	lsls	r1, r1, #4
 8007a34:	430a      	orrs	r2, r1
 8007a36:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	69da      	ldr	r2, [r3, #28]
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	490f      	ldr	r1, [pc, #60]	; (8007a80 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8007a44:	400a      	ands	r2, r1
 8007a46:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	69d9      	ldr	r1, [r3, #28]
 8007a4e:	68bb      	ldr	r3, [r7, #8]
 8007a50:	691b      	ldr	r3, [r3, #16]
 8007a52:	021a      	lsls	r2, r3, #8
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	430a      	orrs	r2, r1
 8007a5a:	61da      	str	r2, [r3, #28]
      break;
 8007a5c:	e004      	b.n	8007a68 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 8007a5e:	2317      	movs	r3, #23
 8007a60:	18fb      	adds	r3, r7, r3
 8007a62:	2201      	movs	r2, #1
 8007a64:	701a      	strb	r2, [r3, #0]
      break;
 8007a66:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	223c      	movs	r2, #60	; 0x3c
 8007a6c:	2100      	movs	r1, #0
 8007a6e:	5499      	strb	r1, [r3, r2]

  return status;
 8007a70:	2317      	movs	r3, #23
 8007a72:	18fb      	adds	r3, r7, r3
 8007a74:	781b      	ldrb	r3, [r3, #0]
}
 8007a76:	0018      	movs	r0, r3
 8007a78:	46bd      	mov	sp, r7
 8007a7a:	b006      	add	sp, #24
 8007a7c:	bd80      	pop	{r7, pc}
 8007a7e:	46c0      	nop			; (mov r8, r8)
 8007a80:	fffffbff 	.word	0xfffffbff

08007a84 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007a84:	b580      	push	{r7, lr}
 8007a86:	b084      	sub	sp, #16
 8007a88:	af00      	add	r7, sp, #0
 8007a8a:	6078      	str	r0, [r7, #4]
 8007a8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	4a34      	ldr	r2, [pc, #208]	; (8007b68 <TIM_Base_SetConfig+0xe4>)
 8007a98:	4293      	cmp	r3, r2
 8007a9a:	d008      	beq.n	8007aae <TIM_Base_SetConfig+0x2a>
 8007a9c:	687a      	ldr	r2, [r7, #4]
 8007a9e:	2380      	movs	r3, #128	; 0x80
 8007aa0:	05db      	lsls	r3, r3, #23
 8007aa2:	429a      	cmp	r2, r3
 8007aa4:	d003      	beq.n	8007aae <TIM_Base_SetConfig+0x2a>
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	4a30      	ldr	r2, [pc, #192]	; (8007b6c <TIM_Base_SetConfig+0xe8>)
 8007aaa:	4293      	cmp	r3, r2
 8007aac:	d108      	bne.n	8007ac0 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	2270      	movs	r2, #112	; 0x70
 8007ab2:	4393      	bics	r3, r2
 8007ab4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007ab6:	683b      	ldr	r3, [r7, #0]
 8007ab8:	685b      	ldr	r3, [r3, #4]
 8007aba:	68fa      	ldr	r2, [r7, #12]
 8007abc:	4313      	orrs	r3, r2
 8007abe:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	4a29      	ldr	r2, [pc, #164]	; (8007b68 <TIM_Base_SetConfig+0xe4>)
 8007ac4:	4293      	cmp	r3, r2
 8007ac6:	d018      	beq.n	8007afa <TIM_Base_SetConfig+0x76>
 8007ac8:	687a      	ldr	r2, [r7, #4]
 8007aca:	2380      	movs	r3, #128	; 0x80
 8007acc:	05db      	lsls	r3, r3, #23
 8007ace:	429a      	cmp	r2, r3
 8007ad0:	d013      	beq.n	8007afa <TIM_Base_SetConfig+0x76>
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	4a25      	ldr	r2, [pc, #148]	; (8007b6c <TIM_Base_SetConfig+0xe8>)
 8007ad6:	4293      	cmp	r3, r2
 8007ad8:	d00f      	beq.n	8007afa <TIM_Base_SetConfig+0x76>
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	4a24      	ldr	r2, [pc, #144]	; (8007b70 <TIM_Base_SetConfig+0xec>)
 8007ade:	4293      	cmp	r3, r2
 8007ae0:	d00b      	beq.n	8007afa <TIM_Base_SetConfig+0x76>
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	4a23      	ldr	r2, [pc, #140]	; (8007b74 <TIM_Base_SetConfig+0xf0>)
 8007ae6:	4293      	cmp	r3, r2
 8007ae8:	d007      	beq.n	8007afa <TIM_Base_SetConfig+0x76>
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	4a22      	ldr	r2, [pc, #136]	; (8007b78 <TIM_Base_SetConfig+0xf4>)
 8007aee:	4293      	cmp	r3, r2
 8007af0:	d003      	beq.n	8007afa <TIM_Base_SetConfig+0x76>
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	4a21      	ldr	r2, [pc, #132]	; (8007b7c <TIM_Base_SetConfig+0xf8>)
 8007af6:	4293      	cmp	r3, r2
 8007af8:	d108      	bne.n	8007b0c <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	4a20      	ldr	r2, [pc, #128]	; (8007b80 <TIM_Base_SetConfig+0xfc>)
 8007afe:	4013      	ands	r3, r2
 8007b00:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007b02:	683b      	ldr	r3, [r7, #0]
 8007b04:	68db      	ldr	r3, [r3, #12]
 8007b06:	68fa      	ldr	r2, [r7, #12]
 8007b08:	4313      	orrs	r3, r2
 8007b0a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	2280      	movs	r2, #128	; 0x80
 8007b10:	4393      	bics	r3, r2
 8007b12:	001a      	movs	r2, r3
 8007b14:	683b      	ldr	r3, [r7, #0]
 8007b16:	695b      	ldr	r3, [r3, #20]
 8007b18:	4313      	orrs	r3, r2
 8007b1a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	68fa      	ldr	r2, [r7, #12]
 8007b20:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007b22:	683b      	ldr	r3, [r7, #0]
 8007b24:	689a      	ldr	r2, [r3, #8]
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007b2a:	683b      	ldr	r3, [r7, #0]
 8007b2c:	681a      	ldr	r2, [r3, #0]
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	4a0c      	ldr	r2, [pc, #48]	; (8007b68 <TIM_Base_SetConfig+0xe4>)
 8007b36:	4293      	cmp	r3, r2
 8007b38:	d00b      	beq.n	8007b52 <TIM_Base_SetConfig+0xce>
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	4a0d      	ldr	r2, [pc, #52]	; (8007b74 <TIM_Base_SetConfig+0xf0>)
 8007b3e:	4293      	cmp	r3, r2
 8007b40:	d007      	beq.n	8007b52 <TIM_Base_SetConfig+0xce>
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	4a0c      	ldr	r2, [pc, #48]	; (8007b78 <TIM_Base_SetConfig+0xf4>)
 8007b46:	4293      	cmp	r3, r2
 8007b48:	d003      	beq.n	8007b52 <TIM_Base_SetConfig+0xce>
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	4a0b      	ldr	r2, [pc, #44]	; (8007b7c <TIM_Base_SetConfig+0xf8>)
 8007b4e:	4293      	cmp	r3, r2
 8007b50:	d103      	bne.n	8007b5a <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007b52:	683b      	ldr	r3, [r7, #0]
 8007b54:	691a      	ldr	r2, [r3, #16]
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	2201      	movs	r2, #1
 8007b5e:	615a      	str	r2, [r3, #20]
}
 8007b60:	46c0      	nop			; (mov r8, r8)
 8007b62:	46bd      	mov	sp, r7
 8007b64:	b004      	add	sp, #16
 8007b66:	bd80      	pop	{r7, pc}
 8007b68:	40012c00 	.word	0x40012c00
 8007b6c:	40000400 	.word	0x40000400
 8007b70:	40002000 	.word	0x40002000
 8007b74:	40014000 	.word	0x40014000
 8007b78:	40014400 	.word	0x40014400
 8007b7c:	40014800 	.word	0x40014800
 8007b80:	fffffcff 	.word	0xfffffcff

08007b84 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007b84:	b580      	push	{r7, lr}
 8007b86:	b086      	sub	sp, #24
 8007b88:	af00      	add	r7, sp, #0
 8007b8a:	6078      	str	r0, [r7, #4]
 8007b8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	6a1b      	ldr	r3, [r3, #32]
 8007b92:	2201      	movs	r2, #1
 8007b94:	4393      	bics	r3, r2
 8007b96:	001a      	movs	r2, r3
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	6a1b      	ldr	r3, [r3, #32]
 8007ba0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	685b      	ldr	r3, [r3, #4]
 8007ba6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	699b      	ldr	r3, [r3, #24]
 8007bac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	2270      	movs	r2, #112	; 0x70
 8007bb2:	4393      	bics	r3, r2
 8007bb4:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	2203      	movs	r2, #3
 8007bba:	4393      	bics	r3, r2
 8007bbc:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007bbe:	683b      	ldr	r3, [r7, #0]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	68fa      	ldr	r2, [r7, #12]
 8007bc4:	4313      	orrs	r3, r2
 8007bc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007bc8:	697b      	ldr	r3, [r7, #20]
 8007bca:	2202      	movs	r2, #2
 8007bcc:	4393      	bics	r3, r2
 8007bce:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007bd0:	683b      	ldr	r3, [r7, #0]
 8007bd2:	689b      	ldr	r3, [r3, #8]
 8007bd4:	697a      	ldr	r2, [r7, #20]
 8007bd6:	4313      	orrs	r3, r2
 8007bd8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	4a27      	ldr	r2, [pc, #156]	; (8007c7c <TIM_OC1_SetConfig+0xf8>)
 8007bde:	4293      	cmp	r3, r2
 8007be0:	d00b      	beq.n	8007bfa <TIM_OC1_SetConfig+0x76>
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	4a26      	ldr	r2, [pc, #152]	; (8007c80 <TIM_OC1_SetConfig+0xfc>)
 8007be6:	4293      	cmp	r3, r2
 8007be8:	d007      	beq.n	8007bfa <TIM_OC1_SetConfig+0x76>
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	4a25      	ldr	r2, [pc, #148]	; (8007c84 <TIM_OC1_SetConfig+0x100>)
 8007bee:	4293      	cmp	r3, r2
 8007bf0:	d003      	beq.n	8007bfa <TIM_OC1_SetConfig+0x76>
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	4a24      	ldr	r2, [pc, #144]	; (8007c88 <TIM_OC1_SetConfig+0x104>)
 8007bf6:	4293      	cmp	r3, r2
 8007bf8:	d10c      	bne.n	8007c14 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007bfa:	697b      	ldr	r3, [r7, #20]
 8007bfc:	2208      	movs	r2, #8
 8007bfe:	4393      	bics	r3, r2
 8007c00:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007c02:	683b      	ldr	r3, [r7, #0]
 8007c04:	68db      	ldr	r3, [r3, #12]
 8007c06:	697a      	ldr	r2, [r7, #20]
 8007c08:	4313      	orrs	r3, r2
 8007c0a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007c0c:	697b      	ldr	r3, [r7, #20]
 8007c0e:	2204      	movs	r2, #4
 8007c10:	4393      	bics	r3, r2
 8007c12:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	4a19      	ldr	r2, [pc, #100]	; (8007c7c <TIM_OC1_SetConfig+0xf8>)
 8007c18:	4293      	cmp	r3, r2
 8007c1a:	d00b      	beq.n	8007c34 <TIM_OC1_SetConfig+0xb0>
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	4a18      	ldr	r2, [pc, #96]	; (8007c80 <TIM_OC1_SetConfig+0xfc>)
 8007c20:	4293      	cmp	r3, r2
 8007c22:	d007      	beq.n	8007c34 <TIM_OC1_SetConfig+0xb0>
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	4a17      	ldr	r2, [pc, #92]	; (8007c84 <TIM_OC1_SetConfig+0x100>)
 8007c28:	4293      	cmp	r3, r2
 8007c2a:	d003      	beq.n	8007c34 <TIM_OC1_SetConfig+0xb0>
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	4a16      	ldr	r2, [pc, #88]	; (8007c88 <TIM_OC1_SetConfig+0x104>)
 8007c30:	4293      	cmp	r3, r2
 8007c32:	d111      	bne.n	8007c58 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007c34:	693b      	ldr	r3, [r7, #16]
 8007c36:	4a15      	ldr	r2, [pc, #84]	; (8007c8c <TIM_OC1_SetConfig+0x108>)
 8007c38:	4013      	ands	r3, r2
 8007c3a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007c3c:	693b      	ldr	r3, [r7, #16]
 8007c3e:	4a14      	ldr	r2, [pc, #80]	; (8007c90 <TIM_OC1_SetConfig+0x10c>)
 8007c40:	4013      	ands	r3, r2
 8007c42:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007c44:	683b      	ldr	r3, [r7, #0]
 8007c46:	695b      	ldr	r3, [r3, #20]
 8007c48:	693a      	ldr	r2, [r7, #16]
 8007c4a:	4313      	orrs	r3, r2
 8007c4c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007c4e:	683b      	ldr	r3, [r7, #0]
 8007c50:	699b      	ldr	r3, [r3, #24]
 8007c52:	693a      	ldr	r2, [r7, #16]
 8007c54:	4313      	orrs	r3, r2
 8007c56:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	693a      	ldr	r2, [r7, #16]
 8007c5c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	68fa      	ldr	r2, [r7, #12]
 8007c62:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007c64:	683b      	ldr	r3, [r7, #0]
 8007c66:	685a      	ldr	r2, [r3, #4]
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	697a      	ldr	r2, [r7, #20]
 8007c70:	621a      	str	r2, [r3, #32]
}
 8007c72:	46c0      	nop			; (mov r8, r8)
 8007c74:	46bd      	mov	sp, r7
 8007c76:	b006      	add	sp, #24
 8007c78:	bd80      	pop	{r7, pc}
 8007c7a:	46c0      	nop			; (mov r8, r8)
 8007c7c:	40012c00 	.word	0x40012c00
 8007c80:	40014000 	.word	0x40014000
 8007c84:	40014400 	.word	0x40014400
 8007c88:	40014800 	.word	0x40014800
 8007c8c:	fffffeff 	.word	0xfffffeff
 8007c90:	fffffdff 	.word	0xfffffdff

08007c94 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007c94:	b580      	push	{r7, lr}
 8007c96:	b086      	sub	sp, #24
 8007c98:	af00      	add	r7, sp, #0
 8007c9a:	6078      	str	r0, [r7, #4]
 8007c9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	6a1b      	ldr	r3, [r3, #32]
 8007ca2:	2210      	movs	r2, #16
 8007ca4:	4393      	bics	r3, r2
 8007ca6:	001a      	movs	r2, r3
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	6a1b      	ldr	r3, [r3, #32]
 8007cb0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	685b      	ldr	r3, [r3, #4]
 8007cb6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	699b      	ldr	r3, [r3, #24]
 8007cbc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	4a2e      	ldr	r2, [pc, #184]	; (8007d7c <TIM_OC2_SetConfig+0xe8>)
 8007cc2:	4013      	ands	r3, r2
 8007cc4:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	4a2d      	ldr	r2, [pc, #180]	; (8007d80 <TIM_OC2_SetConfig+0xec>)
 8007cca:	4013      	ands	r3, r2
 8007ccc:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007cce:	683b      	ldr	r3, [r7, #0]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	021b      	lsls	r3, r3, #8
 8007cd4:	68fa      	ldr	r2, [r7, #12]
 8007cd6:	4313      	orrs	r3, r2
 8007cd8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007cda:	697b      	ldr	r3, [r7, #20]
 8007cdc:	2220      	movs	r2, #32
 8007cde:	4393      	bics	r3, r2
 8007ce0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007ce2:	683b      	ldr	r3, [r7, #0]
 8007ce4:	689b      	ldr	r3, [r3, #8]
 8007ce6:	011b      	lsls	r3, r3, #4
 8007ce8:	697a      	ldr	r2, [r7, #20]
 8007cea:	4313      	orrs	r3, r2
 8007cec:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	4a24      	ldr	r2, [pc, #144]	; (8007d84 <TIM_OC2_SetConfig+0xf0>)
 8007cf2:	4293      	cmp	r3, r2
 8007cf4:	d10d      	bne.n	8007d12 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007cf6:	697b      	ldr	r3, [r7, #20]
 8007cf8:	2280      	movs	r2, #128	; 0x80
 8007cfa:	4393      	bics	r3, r2
 8007cfc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007cfe:	683b      	ldr	r3, [r7, #0]
 8007d00:	68db      	ldr	r3, [r3, #12]
 8007d02:	011b      	lsls	r3, r3, #4
 8007d04:	697a      	ldr	r2, [r7, #20]
 8007d06:	4313      	orrs	r3, r2
 8007d08:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007d0a:	697b      	ldr	r3, [r7, #20]
 8007d0c:	2240      	movs	r2, #64	; 0x40
 8007d0e:	4393      	bics	r3, r2
 8007d10:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	4a1b      	ldr	r2, [pc, #108]	; (8007d84 <TIM_OC2_SetConfig+0xf0>)
 8007d16:	4293      	cmp	r3, r2
 8007d18:	d00b      	beq.n	8007d32 <TIM_OC2_SetConfig+0x9e>
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	4a1a      	ldr	r2, [pc, #104]	; (8007d88 <TIM_OC2_SetConfig+0xf4>)
 8007d1e:	4293      	cmp	r3, r2
 8007d20:	d007      	beq.n	8007d32 <TIM_OC2_SetConfig+0x9e>
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	4a19      	ldr	r2, [pc, #100]	; (8007d8c <TIM_OC2_SetConfig+0xf8>)
 8007d26:	4293      	cmp	r3, r2
 8007d28:	d003      	beq.n	8007d32 <TIM_OC2_SetConfig+0x9e>
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	4a18      	ldr	r2, [pc, #96]	; (8007d90 <TIM_OC2_SetConfig+0xfc>)
 8007d2e:	4293      	cmp	r3, r2
 8007d30:	d113      	bne.n	8007d5a <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007d32:	693b      	ldr	r3, [r7, #16]
 8007d34:	4a17      	ldr	r2, [pc, #92]	; (8007d94 <TIM_OC2_SetConfig+0x100>)
 8007d36:	4013      	ands	r3, r2
 8007d38:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007d3a:	693b      	ldr	r3, [r7, #16]
 8007d3c:	4a16      	ldr	r2, [pc, #88]	; (8007d98 <TIM_OC2_SetConfig+0x104>)
 8007d3e:	4013      	ands	r3, r2
 8007d40:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007d42:	683b      	ldr	r3, [r7, #0]
 8007d44:	695b      	ldr	r3, [r3, #20]
 8007d46:	009b      	lsls	r3, r3, #2
 8007d48:	693a      	ldr	r2, [r7, #16]
 8007d4a:	4313      	orrs	r3, r2
 8007d4c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007d4e:	683b      	ldr	r3, [r7, #0]
 8007d50:	699b      	ldr	r3, [r3, #24]
 8007d52:	009b      	lsls	r3, r3, #2
 8007d54:	693a      	ldr	r2, [r7, #16]
 8007d56:	4313      	orrs	r3, r2
 8007d58:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	693a      	ldr	r2, [r7, #16]
 8007d5e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	68fa      	ldr	r2, [r7, #12]
 8007d64:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007d66:	683b      	ldr	r3, [r7, #0]
 8007d68:	685a      	ldr	r2, [r3, #4]
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	697a      	ldr	r2, [r7, #20]
 8007d72:	621a      	str	r2, [r3, #32]
}
 8007d74:	46c0      	nop			; (mov r8, r8)
 8007d76:	46bd      	mov	sp, r7
 8007d78:	b006      	add	sp, #24
 8007d7a:	bd80      	pop	{r7, pc}
 8007d7c:	ffff8fff 	.word	0xffff8fff
 8007d80:	fffffcff 	.word	0xfffffcff
 8007d84:	40012c00 	.word	0x40012c00
 8007d88:	40014000 	.word	0x40014000
 8007d8c:	40014400 	.word	0x40014400
 8007d90:	40014800 	.word	0x40014800
 8007d94:	fffffbff 	.word	0xfffffbff
 8007d98:	fffff7ff 	.word	0xfffff7ff

08007d9c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007d9c:	b580      	push	{r7, lr}
 8007d9e:	b086      	sub	sp, #24
 8007da0:	af00      	add	r7, sp, #0
 8007da2:	6078      	str	r0, [r7, #4]
 8007da4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	6a1b      	ldr	r3, [r3, #32]
 8007daa:	4a35      	ldr	r2, [pc, #212]	; (8007e80 <TIM_OC3_SetConfig+0xe4>)
 8007dac:	401a      	ands	r2, r3
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	6a1b      	ldr	r3, [r3, #32]
 8007db6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	685b      	ldr	r3, [r3, #4]
 8007dbc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	69db      	ldr	r3, [r3, #28]
 8007dc2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	2270      	movs	r2, #112	; 0x70
 8007dc8:	4393      	bics	r3, r2
 8007dca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	2203      	movs	r2, #3
 8007dd0:	4393      	bics	r3, r2
 8007dd2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007dd4:	683b      	ldr	r3, [r7, #0]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	68fa      	ldr	r2, [r7, #12]
 8007dda:	4313      	orrs	r3, r2
 8007ddc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007dde:	697b      	ldr	r3, [r7, #20]
 8007de0:	4a28      	ldr	r2, [pc, #160]	; (8007e84 <TIM_OC3_SetConfig+0xe8>)
 8007de2:	4013      	ands	r3, r2
 8007de4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007de6:	683b      	ldr	r3, [r7, #0]
 8007de8:	689b      	ldr	r3, [r3, #8]
 8007dea:	021b      	lsls	r3, r3, #8
 8007dec:	697a      	ldr	r2, [r7, #20]
 8007dee:	4313      	orrs	r3, r2
 8007df0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	4a24      	ldr	r2, [pc, #144]	; (8007e88 <TIM_OC3_SetConfig+0xec>)
 8007df6:	4293      	cmp	r3, r2
 8007df8:	d10d      	bne.n	8007e16 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007dfa:	697b      	ldr	r3, [r7, #20]
 8007dfc:	4a23      	ldr	r2, [pc, #140]	; (8007e8c <TIM_OC3_SetConfig+0xf0>)
 8007dfe:	4013      	ands	r3, r2
 8007e00:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007e02:	683b      	ldr	r3, [r7, #0]
 8007e04:	68db      	ldr	r3, [r3, #12]
 8007e06:	021b      	lsls	r3, r3, #8
 8007e08:	697a      	ldr	r2, [r7, #20]
 8007e0a:	4313      	orrs	r3, r2
 8007e0c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007e0e:	697b      	ldr	r3, [r7, #20]
 8007e10:	4a1f      	ldr	r2, [pc, #124]	; (8007e90 <TIM_OC3_SetConfig+0xf4>)
 8007e12:	4013      	ands	r3, r2
 8007e14:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	4a1b      	ldr	r2, [pc, #108]	; (8007e88 <TIM_OC3_SetConfig+0xec>)
 8007e1a:	4293      	cmp	r3, r2
 8007e1c:	d00b      	beq.n	8007e36 <TIM_OC3_SetConfig+0x9a>
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	4a1c      	ldr	r2, [pc, #112]	; (8007e94 <TIM_OC3_SetConfig+0xf8>)
 8007e22:	4293      	cmp	r3, r2
 8007e24:	d007      	beq.n	8007e36 <TIM_OC3_SetConfig+0x9a>
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	4a1b      	ldr	r2, [pc, #108]	; (8007e98 <TIM_OC3_SetConfig+0xfc>)
 8007e2a:	4293      	cmp	r3, r2
 8007e2c:	d003      	beq.n	8007e36 <TIM_OC3_SetConfig+0x9a>
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	4a1a      	ldr	r2, [pc, #104]	; (8007e9c <TIM_OC3_SetConfig+0x100>)
 8007e32:	4293      	cmp	r3, r2
 8007e34:	d113      	bne.n	8007e5e <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007e36:	693b      	ldr	r3, [r7, #16]
 8007e38:	4a19      	ldr	r2, [pc, #100]	; (8007ea0 <TIM_OC3_SetConfig+0x104>)
 8007e3a:	4013      	ands	r3, r2
 8007e3c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007e3e:	693b      	ldr	r3, [r7, #16]
 8007e40:	4a18      	ldr	r2, [pc, #96]	; (8007ea4 <TIM_OC3_SetConfig+0x108>)
 8007e42:	4013      	ands	r3, r2
 8007e44:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007e46:	683b      	ldr	r3, [r7, #0]
 8007e48:	695b      	ldr	r3, [r3, #20]
 8007e4a:	011b      	lsls	r3, r3, #4
 8007e4c:	693a      	ldr	r2, [r7, #16]
 8007e4e:	4313      	orrs	r3, r2
 8007e50:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007e52:	683b      	ldr	r3, [r7, #0]
 8007e54:	699b      	ldr	r3, [r3, #24]
 8007e56:	011b      	lsls	r3, r3, #4
 8007e58:	693a      	ldr	r2, [r7, #16]
 8007e5a:	4313      	orrs	r3, r2
 8007e5c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	693a      	ldr	r2, [r7, #16]
 8007e62:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	68fa      	ldr	r2, [r7, #12]
 8007e68:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007e6a:	683b      	ldr	r3, [r7, #0]
 8007e6c:	685a      	ldr	r2, [r3, #4]
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	697a      	ldr	r2, [r7, #20]
 8007e76:	621a      	str	r2, [r3, #32]
}
 8007e78:	46c0      	nop			; (mov r8, r8)
 8007e7a:	46bd      	mov	sp, r7
 8007e7c:	b006      	add	sp, #24
 8007e7e:	bd80      	pop	{r7, pc}
 8007e80:	fffffeff 	.word	0xfffffeff
 8007e84:	fffffdff 	.word	0xfffffdff
 8007e88:	40012c00 	.word	0x40012c00
 8007e8c:	fffff7ff 	.word	0xfffff7ff
 8007e90:	fffffbff 	.word	0xfffffbff
 8007e94:	40014000 	.word	0x40014000
 8007e98:	40014400 	.word	0x40014400
 8007e9c:	40014800 	.word	0x40014800
 8007ea0:	ffffefff 	.word	0xffffefff
 8007ea4:	ffffdfff 	.word	0xffffdfff

08007ea8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007ea8:	b580      	push	{r7, lr}
 8007eaa:	b086      	sub	sp, #24
 8007eac:	af00      	add	r7, sp, #0
 8007eae:	6078      	str	r0, [r7, #4]
 8007eb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	6a1b      	ldr	r3, [r3, #32]
 8007eb6:	4a28      	ldr	r2, [pc, #160]	; (8007f58 <TIM_OC4_SetConfig+0xb0>)
 8007eb8:	401a      	ands	r2, r3
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	6a1b      	ldr	r3, [r3, #32]
 8007ec2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	685b      	ldr	r3, [r3, #4]
 8007ec8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	69db      	ldr	r3, [r3, #28]
 8007ece:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	4a22      	ldr	r2, [pc, #136]	; (8007f5c <TIM_OC4_SetConfig+0xb4>)
 8007ed4:	4013      	ands	r3, r2
 8007ed6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	4a21      	ldr	r2, [pc, #132]	; (8007f60 <TIM_OC4_SetConfig+0xb8>)
 8007edc:	4013      	ands	r3, r2
 8007ede:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007ee0:	683b      	ldr	r3, [r7, #0]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	021b      	lsls	r3, r3, #8
 8007ee6:	68fa      	ldr	r2, [r7, #12]
 8007ee8:	4313      	orrs	r3, r2
 8007eea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007eec:	693b      	ldr	r3, [r7, #16]
 8007eee:	4a1d      	ldr	r2, [pc, #116]	; (8007f64 <TIM_OC4_SetConfig+0xbc>)
 8007ef0:	4013      	ands	r3, r2
 8007ef2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007ef4:	683b      	ldr	r3, [r7, #0]
 8007ef6:	689b      	ldr	r3, [r3, #8]
 8007ef8:	031b      	lsls	r3, r3, #12
 8007efa:	693a      	ldr	r2, [r7, #16]
 8007efc:	4313      	orrs	r3, r2
 8007efe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	4a19      	ldr	r2, [pc, #100]	; (8007f68 <TIM_OC4_SetConfig+0xc0>)
 8007f04:	4293      	cmp	r3, r2
 8007f06:	d00b      	beq.n	8007f20 <TIM_OC4_SetConfig+0x78>
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	4a18      	ldr	r2, [pc, #96]	; (8007f6c <TIM_OC4_SetConfig+0xc4>)
 8007f0c:	4293      	cmp	r3, r2
 8007f0e:	d007      	beq.n	8007f20 <TIM_OC4_SetConfig+0x78>
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	4a17      	ldr	r2, [pc, #92]	; (8007f70 <TIM_OC4_SetConfig+0xc8>)
 8007f14:	4293      	cmp	r3, r2
 8007f16:	d003      	beq.n	8007f20 <TIM_OC4_SetConfig+0x78>
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	4a16      	ldr	r2, [pc, #88]	; (8007f74 <TIM_OC4_SetConfig+0xcc>)
 8007f1c:	4293      	cmp	r3, r2
 8007f1e:	d109      	bne.n	8007f34 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007f20:	697b      	ldr	r3, [r7, #20]
 8007f22:	4a15      	ldr	r2, [pc, #84]	; (8007f78 <TIM_OC4_SetConfig+0xd0>)
 8007f24:	4013      	ands	r3, r2
 8007f26:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007f28:	683b      	ldr	r3, [r7, #0]
 8007f2a:	695b      	ldr	r3, [r3, #20]
 8007f2c:	019b      	lsls	r3, r3, #6
 8007f2e:	697a      	ldr	r2, [r7, #20]
 8007f30:	4313      	orrs	r3, r2
 8007f32:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	697a      	ldr	r2, [r7, #20]
 8007f38:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	68fa      	ldr	r2, [r7, #12]
 8007f3e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007f40:	683b      	ldr	r3, [r7, #0]
 8007f42:	685a      	ldr	r2, [r3, #4]
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	693a      	ldr	r2, [r7, #16]
 8007f4c:	621a      	str	r2, [r3, #32]
}
 8007f4e:	46c0      	nop			; (mov r8, r8)
 8007f50:	46bd      	mov	sp, r7
 8007f52:	b006      	add	sp, #24
 8007f54:	bd80      	pop	{r7, pc}
 8007f56:	46c0      	nop			; (mov r8, r8)
 8007f58:	ffffefff 	.word	0xffffefff
 8007f5c:	ffff8fff 	.word	0xffff8fff
 8007f60:	fffffcff 	.word	0xfffffcff
 8007f64:	ffffdfff 	.word	0xffffdfff
 8007f68:	40012c00 	.word	0x40012c00
 8007f6c:	40014000 	.word	0x40014000
 8007f70:	40014400 	.word	0x40014400
 8007f74:	40014800 	.word	0x40014800
 8007f78:	ffffbfff 	.word	0xffffbfff

08007f7c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007f7c:	b580      	push	{r7, lr}
 8007f7e:	b086      	sub	sp, #24
 8007f80:	af00      	add	r7, sp, #0
 8007f82:	60f8      	str	r0, [r7, #12]
 8007f84:	60b9      	str	r1, [r7, #8]
 8007f86:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007f88:	68bb      	ldr	r3, [r7, #8]
 8007f8a:	221f      	movs	r2, #31
 8007f8c:	4013      	ands	r3, r2
 8007f8e:	2201      	movs	r2, #1
 8007f90:	409a      	lsls	r2, r3
 8007f92:	0013      	movs	r3, r2
 8007f94:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	6a1b      	ldr	r3, [r3, #32]
 8007f9a:	697a      	ldr	r2, [r7, #20]
 8007f9c:	43d2      	mvns	r2, r2
 8007f9e:	401a      	ands	r2, r3
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	6a1a      	ldr	r2, [r3, #32]
 8007fa8:	68bb      	ldr	r3, [r7, #8]
 8007faa:	211f      	movs	r1, #31
 8007fac:	400b      	ands	r3, r1
 8007fae:	6879      	ldr	r1, [r7, #4]
 8007fb0:	4099      	lsls	r1, r3
 8007fb2:	000b      	movs	r3, r1
 8007fb4:	431a      	orrs	r2, r3
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	621a      	str	r2, [r3, #32]
}
 8007fba:	46c0      	nop			; (mov r8, r8)
 8007fbc:	46bd      	mov	sp, r7
 8007fbe:	b006      	add	sp, #24
 8007fc0:	bd80      	pop	{r7, pc}
	...

08007fc4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007fc4:	b580      	push	{r7, lr}
 8007fc6:	b084      	sub	sp, #16
 8007fc8:	af00      	add	r7, sp, #0
 8007fca:	6078      	str	r0, [r7, #4]
 8007fcc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	223c      	movs	r2, #60	; 0x3c
 8007fd2:	5c9b      	ldrb	r3, [r3, r2]
 8007fd4:	2b01      	cmp	r3, #1
 8007fd6:	d101      	bne.n	8007fdc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007fd8:	2302      	movs	r3, #2
 8007fda:	e047      	b.n	800806c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	223c      	movs	r2, #60	; 0x3c
 8007fe0:	2101      	movs	r1, #1
 8007fe2:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	223d      	movs	r2, #61	; 0x3d
 8007fe8:	2102      	movs	r1, #2
 8007fea:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	685b      	ldr	r3, [r3, #4]
 8007ff2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	689b      	ldr	r3, [r3, #8]
 8007ffa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	2270      	movs	r2, #112	; 0x70
 8008000:	4393      	bics	r3, r2
 8008002:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008004:	683b      	ldr	r3, [r7, #0]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	68fa      	ldr	r2, [r7, #12]
 800800a:	4313      	orrs	r3, r2
 800800c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	68fa      	ldr	r2, [r7, #12]
 8008014:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	4a16      	ldr	r2, [pc, #88]	; (8008074 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800801c:	4293      	cmp	r3, r2
 800801e:	d00f      	beq.n	8008040 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681a      	ldr	r2, [r3, #0]
 8008024:	2380      	movs	r3, #128	; 0x80
 8008026:	05db      	lsls	r3, r3, #23
 8008028:	429a      	cmp	r2, r3
 800802a:	d009      	beq.n	8008040 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	4a11      	ldr	r2, [pc, #68]	; (8008078 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8008032:	4293      	cmp	r3, r2
 8008034:	d004      	beq.n	8008040 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	4a10      	ldr	r2, [pc, #64]	; (800807c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800803c:	4293      	cmp	r3, r2
 800803e:	d10c      	bne.n	800805a <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008040:	68bb      	ldr	r3, [r7, #8]
 8008042:	2280      	movs	r2, #128	; 0x80
 8008044:	4393      	bics	r3, r2
 8008046:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008048:	683b      	ldr	r3, [r7, #0]
 800804a:	685b      	ldr	r3, [r3, #4]
 800804c:	68ba      	ldr	r2, [r7, #8]
 800804e:	4313      	orrs	r3, r2
 8008050:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	68ba      	ldr	r2, [r7, #8]
 8008058:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	223d      	movs	r2, #61	; 0x3d
 800805e:	2101      	movs	r1, #1
 8008060:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	223c      	movs	r2, #60	; 0x3c
 8008066:	2100      	movs	r1, #0
 8008068:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800806a:	2300      	movs	r3, #0
}
 800806c:	0018      	movs	r0, r3
 800806e:	46bd      	mov	sp, r7
 8008070:	b004      	add	sp, #16
 8008072:	bd80      	pop	{r7, pc}
 8008074:	40012c00 	.word	0x40012c00
 8008078:	40000400 	.word	0x40000400
 800807c:	40014000 	.word	0x40014000

08008080 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008080:	b580      	push	{r7, lr}
 8008082:	b084      	sub	sp, #16
 8008084:	af00      	add	r7, sp, #0
 8008086:	6078      	str	r0, [r7, #4]
 8008088:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800808a:	2300      	movs	r3, #0
 800808c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	223c      	movs	r2, #60	; 0x3c
 8008092:	5c9b      	ldrb	r3, [r3, r2]
 8008094:	2b01      	cmp	r3, #1
 8008096:	d101      	bne.n	800809c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008098:	2302      	movs	r3, #2
 800809a:	e03e      	b.n	800811a <HAL_TIMEx_ConfigBreakDeadTime+0x9a>
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	223c      	movs	r2, #60	; 0x3c
 80080a0:	2101      	movs	r1, #1
 80080a2:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	22ff      	movs	r2, #255	; 0xff
 80080a8:	4393      	bics	r3, r2
 80080aa:	001a      	movs	r2, r3
 80080ac:	683b      	ldr	r3, [r7, #0]
 80080ae:	68db      	ldr	r3, [r3, #12]
 80080b0:	4313      	orrs	r3, r2
 80080b2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	4a1b      	ldr	r2, [pc, #108]	; (8008124 <HAL_TIMEx_ConfigBreakDeadTime+0xa4>)
 80080b8:	401a      	ands	r2, r3
 80080ba:	683b      	ldr	r3, [r7, #0]
 80080bc:	689b      	ldr	r3, [r3, #8]
 80080be:	4313      	orrs	r3, r2
 80080c0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	4a18      	ldr	r2, [pc, #96]	; (8008128 <HAL_TIMEx_ConfigBreakDeadTime+0xa8>)
 80080c6:	401a      	ands	r2, r3
 80080c8:	683b      	ldr	r3, [r7, #0]
 80080ca:	685b      	ldr	r3, [r3, #4]
 80080cc:	4313      	orrs	r3, r2
 80080ce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	4a16      	ldr	r2, [pc, #88]	; (800812c <HAL_TIMEx_ConfigBreakDeadTime+0xac>)
 80080d4:	401a      	ands	r2, r3
 80080d6:	683b      	ldr	r3, [r7, #0]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	4313      	orrs	r3, r2
 80080dc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	4a13      	ldr	r2, [pc, #76]	; (8008130 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>)
 80080e2:	401a      	ands	r2, r3
 80080e4:	683b      	ldr	r3, [r7, #0]
 80080e6:	691b      	ldr	r3, [r3, #16]
 80080e8:	4313      	orrs	r3, r2
 80080ea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	4a11      	ldr	r2, [pc, #68]	; (8008134 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>)
 80080f0:	401a      	ands	r2, r3
 80080f2:	683b      	ldr	r3, [r7, #0]
 80080f4:	695b      	ldr	r3, [r3, #20]
 80080f6:	4313      	orrs	r3, r2
 80080f8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	4a0e      	ldr	r2, [pc, #56]	; (8008138 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>)
 80080fe:	401a      	ands	r2, r3
 8008100:	683b      	ldr	r3, [r7, #0]
 8008102:	69db      	ldr	r3, [r3, #28]
 8008104:	4313      	orrs	r3, r2
 8008106:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	68fa      	ldr	r2, [r7, #12]
 800810e:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	223c      	movs	r2, #60	; 0x3c
 8008114:	2100      	movs	r1, #0
 8008116:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008118:	2300      	movs	r3, #0
}
 800811a:	0018      	movs	r0, r3
 800811c:	46bd      	mov	sp, r7
 800811e:	b004      	add	sp, #16
 8008120:	bd80      	pop	{r7, pc}
 8008122:	46c0      	nop			; (mov r8, r8)
 8008124:	fffffcff 	.word	0xfffffcff
 8008128:	fffffbff 	.word	0xfffffbff
 800812c:	fffff7ff 	.word	0xfffff7ff
 8008130:	ffffefff 	.word	0xffffefff
 8008134:	ffffdfff 	.word	0xffffdfff
 8008138:	ffffbfff 	.word	0xffffbfff

0800813c <__errno>:
 800813c:	4b01      	ldr	r3, [pc, #4]	; (8008144 <__errno+0x8>)
 800813e:	6818      	ldr	r0, [r3, #0]
 8008140:	4770      	bx	lr
 8008142:	46c0      	nop			; (mov r8, r8)
 8008144:	20000088 	.word	0x20000088

08008148 <__libc_init_array>:
 8008148:	b570      	push	{r4, r5, r6, lr}
 800814a:	2600      	movs	r6, #0
 800814c:	4d0c      	ldr	r5, [pc, #48]	; (8008180 <__libc_init_array+0x38>)
 800814e:	4c0d      	ldr	r4, [pc, #52]	; (8008184 <__libc_init_array+0x3c>)
 8008150:	1b64      	subs	r4, r4, r5
 8008152:	10a4      	asrs	r4, r4, #2
 8008154:	42a6      	cmp	r6, r4
 8008156:	d109      	bne.n	800816c <__libc_init_array+0x24>
 8008158:	2600      	movs	r6, #0
 800815a:	f000 f8ad 	bl	80082b8 <_init>
 800815e:	4d0a      	ldr	r5, [pc, #40]	; (8008188 <__libc_init_array+0x40>)
 8008160:	4c0a      	ldr	r4, [pc, #40]	; (800818c <__libc_init_array+0x44>)
 8008162:	1b64      	subs	r4, r4, r5
 8008164:	10a4      	asrs	r4, r4, #2
 8008166:	42a6      	cmp	r6, r4
 8008168:	d105      	bne.n	8008176 <__libc_init_array+0x2e>
 800816a:	bd70      	pop	{r4, r5, r6, pc}
 800816c:	00b3      	lsls	r3, r6, #2
 800816e:	58eb      	ldr	r3, [r5, r3]
 8008170:	4798      	blx	r3
 8008172:	3601      	adds	r6, #1
 8008174:	e7ee      	b.n	8008154 <__libc_init_array+0xc>
 8008176:	00b3      	lsls	r3, r6, #2
 8008178:	58eb      	ldr	r3, [r5, r3]
 800817a:	4798      	blx	r3
 800817c:	3601      	adds	r6, #1
 800817e:	e7f2      	b.n	8008166 <__libc_init_array+0x1e>
 8008180:	08008fc4 	.word	0x08008fc4
 8008184:	08008fc4 	.word	0x08008fc4
 8008188:	08008fc4 	.word	0x08008fc4
 800818c:	08008fc8 	.word	0x08008fc8

08008190 <malloc>:
 8008190:	b510      	push	{r4, lr}
 8008192:	4b03      	ldr	r3, [pc, #12]	; (80081a0 <malloc+0x10>)
 8008194:	0001      	movs	r1, r0
 8008196:	6818      	ldr	r0, [r3, #0]
 8008198:	f000 f80c 	bl	80081b4 <_malloc_r>
 800819c:	bd10      	pop	{r4, pc}
 800819e:	46c0      	nop			; (mov r8, r8)
 80081a0:	20000088 	.word	0x20000088

080081a4 <memset>:
 80081a4:	0003      	movs	r3, r0
 80081a6:	1882      	adds	r2, r0, r2
 80081a8:	4293      	cmp	r3, r2
 80081aa:	d100      	bne.n	80081ae <memset+0xa>
 80081ac:	4770      	bx	lr
 80081ae:	7019      	strb	r1, [r3, #0]
 80081b0:	3301      	adds	r3, #1
 80081b2:	e7f9      	b.n	80081a8 <memset+0x4>

080081b4 <_malloc_r>:
 80081b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081b6:	2303      	movs	r3, #3
 80081b8:	1ccd      	adds	r5, r1, #3
 80081ba:	439d      	bics	r5, r3
 80081bc:	3508      	adds	r5, #8
 80081be:	0006      	movs	r6, r0
 80081c0:	2d0c      	cmp	r5, #12
 80081c2:	d21f      	bcs.n	8008204 <_malloc_r+0x50>
 80081c4:	250c      	movs	r5, #12
 80081c6:	42a9      	cmp	r1, r5
 80081c8:	d81e      	bhi.n	8008208 <_malloc_r+0x54>
 80081ca:	0030      	movs	r0, r6
 80081cc:	f000 f862 	bl	8008294 <__malloc_lock>
 80081d0:	4925      	ldr	r1, [pc, #148]	; (8008268 <_malloc_r+0xb4>)
 80081d2:	680a      	ldr	r2, [r1, #0]
 80081d4:	0014      	movs	r4, r2
 80081d6:	2c00      	cmp	r4, #0
 80081d8:	d11a      	bne.n	8008210 <_malloc_r+0x5c>
 80081da:	4f24      	ldr	r7, [pc, #144]	; (800826c <_malloc_r+0xb8>)
 80081dc:	683b      	ldr	r3, [r7, #0]
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d104      	bne.n	80081ec <_malloc_r+0x38>
 80081e2:	0021      	movs	r1, r4
 80081e4:	0030      	movs	r0, r6
 80081e6:	f000 f843 	bl	8008270 <_sbrk_r>
 80081ea:	6038      	str	r0, [r7, #0]
 80081ec:	0029      	movs	r1, r5
 80081ee:	0030      	movs	r0, r6
 80081f0:	f000 f83e 	bl	8008270 <_sbrk_r>
 80081f4:	1c43      	adds	r3, r0, #1
 80081f6:	d12b      	bne.n	8008250 <_malloc_r+0x9c>
 80081f8:	230c      	movs	r3, #12
 80081fa:	0030      	movs	r0, r6
 80081fc:	6033      	str	r3, [r6, #0]
 80081fe:	f000 f851 	bl	80082a4 <__malloc_unlock>
 8008202:	e003      	b.n	800820c <_malloc_r+0x58>
 8008204:	2d00      	cmp	r5, #0
 8008206:	dade      	bge.n	80081c6 <_malloc_r+0x12>
 8008208:	230c      	movs	r3, #12
 800820a:	6033      	str	r3, [r6, #0]
 800820c:	2000      	movs	r0, #0
 800820e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008210:	6823      	ldr	r3, [r4, #0]
 8008212:	1b5b      	subs	r3, r3, r5
 8008214:	d419      	bmi.n	800824a <_malloc_r+0x96>
 8008216:	2b0b      	cmp	r3, #11
 8008218:	d903      	bls.n	8008222 <_malloc_r+0x6e>
 800821a:	6023      	str	r3, [r4, #0]
 800821c:	18e4      	adds	r4, r4, r3
 800821e:	6025      	str	r5, [r4, #0]
 8008220:	e003      	b.n	800822a <_malloc_r+0x76>
 8008222:	6863      	ldr	r3, [r4, #4]
 8008224:	42a2      	cmp	r2, r4
 8008226:	d10e      	bne.n	8008246 <_malloc_r+0x92>
 8008228:	600b      	str	r3, [r1, #0]
 800822a:	0030      	movs	r0, r6
 800822c:	f000 f83a 	bl	80082a4 <__malloc_unlock>
 8008230:	0020      	movs	r0, r4
 8008232:	2207      	movs	r2, #7
 8008234:	300b      	adds	r0, #11
 8008236:	1d23      	adds	r3, r4, #4
 8008238:	4390      	bics	r0, r2
 800823a:	1ac2      	subs	r2, r0, r3
 800823c:	4298      	cmp	r0, r3
 800823e:	d0e6      	beq.n	800820e <_malloc_r+0x5a>
 8008240:	1a1b      	subs	r3, r3, r0
 8008242:	50a3      	str	r3, [r4, r2]
 8008244:	e7e3      	b.n	800820e <_malloc_r+0x5a>
 8008246:	6053      	str	r3, [r2, #4]
 8008248:	e7ef      	b.n	800822a <_malloc_r+0x76>
 800824a:	0022      	movs	r2, r4
 800824c:	6864      	ldr	r4, [r4, #4]
 800824e:	e7c2      	b.n	80081d6 <_malloc_r+0x22>
 8008250:	2303      	movs	r3, #3
 8008252:	1cc4      	adds	r4, r0, #3
 8008254:	439c      	bics	r4, r3
 8008256:	42a0      	cmp	r0, r4
 8008258:	d0e1      	beq.n	800821e <_malloc_r+0x6a>
 800825a:	1a21      	subs	r1, r4, r0
 800825c:	0030      	movs	r0, r6
 800825e:	f000 f807 	bl	8008270 <_sbrk_r>
 8008262:	1c43      	adds	r3, r0, #1
 8008264:	d1db      	bne.n	800821e <_malloc_r+0x6a>
 8008266:	e7c7      	b.n	80081f8 <_malloc_r+0x44>
 8008268:	20000128 	.word	0x20000128
 800826c:	2000012c 	.word	0x2000012c

08008270 <_sbrk_r>:
 8008270:	2300      	movs	r3, #0
 8008272:	b570      	push	{r4, r5, r6, lr}
 8008274:	4d06      	ldr	r5, [pc, #24]	; (8008290 <_sbrk_r+0x20>)
 8008276:	0004      	movs	r4, r0
 8008278:	0008      	movs	r0, r1
 800827a:	602b      	str	r3, [r5, #0]
 800827c:	f7fb fc1a 	bl	8003ab4 <_sbrk>
 8008280:	1c43      	adds	r3, r0, #1
 8008282:	d103      	bne.n	800828c <_sbrk_r+0x1c>
 8008284:	682b      	ldr	r3, [r5, #0]
 8008286:	2b00      	cmp	r3, #0
 8008288:	d000      	beq.n	800828c <_sbrk_r+0x1c>
 800828a:	6023      	str	r3, [r4, #0]
 800828c:	bd70      	pop	{r4, r5, r6, pc}
 800828e:	46c0      	nop			; (mov r8, r8)
 8008290:	20000300 	.word	0x20000300

08008294 <__malloc_lock>:
 8008294:	b510      	push	{r4, lr}
 8008296:	4802      	ldr	r0, [pc, #8]	; (80082a0 <__malloc_lock+0xc>)
 8008298:	f000 f80c 	bl	80082b4 <__retarget_lock_acquire_recursive>
 800829c:	bd10      	pop	{r4, pc}
 800829e:	46c0      	nop			; (mov r8, r8)
 80082a0:	20000308 	.word	0x20000308

080082a4 <__malloc_unlock>:
 80082a4:	b510      	push	{r4, lr}
 80082a6:	4802      	ldr	r0, [pc, #8]	; (80082b0 <__malloc_unlock+0xc>)
 80082a8:	f000 f805 	bl	80082b6 <__retarget_lock_release_recursive>
 80082ac:	bd10      	pop	{r4, pc}
 80082ae:	46c0      	nop			; (mov r8, r8)
 80082b0:	20000308 	.word	0x20000308

080082b4 <__retarget_lock_acquire_recursive>:
 80082b4:	4770      	bx	lr

080082b6 <__retarget_lock_release_recursive>:
 80082b6:	4770      	bx	lr

080082b8 <_init>:
 80082b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082ba:	46c0      	nop			; (mov r8, r8)
 80082bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80082be:	bc08      	pop	{r3}
 80082c0:	469e      	mov	lr, r3
 80082c2:	4770      	bx	lr

080082c4 <_fini>:
 80082c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082c6:	46c0      	nop			; (mov r8, r8)
 80082c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80082ca:	bc08      	pop	{r3}
 80082cc:	469e      	mov	lr, r3
 80082ce:	4770      	bx	lr
