<stg><name>seq_align_Pipeline_VITIS_LOOP_76_1</name>


<trans_list>

<trans id="83" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %reference_string_comp, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i11 0, i11 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc:0 %i_1 = load i11 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:2 %icmp_ln76 = icmp_eq  i11 %i_1, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln76"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:4 %add_ln76 = add i11 %i_1, i11 1

]]></Node>
<StgValue><ssdm name="add_ln76"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:5 %br_ln76 = br i1 %icmp_ln76, void %for.inc.split, void %for.body19.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="11">
<![CDATA[
for.inc.split:0 %i_cast37 = zext i11 %i_1

]]></Node>
<StgValue><ssdm name="i_cast37"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="6" op_0_bw="6" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:2 %lshr_ln = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %i_1, i32 4, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:20 %reference_string_comp_addr = getelementptr i2 %reference_string_comp, i64 0, i64 %i_cast37

]]></Node>
<StgValue><ssdm name="reference_string_comp_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="2" op_0_bw="10">
<![CDATA[
for.inc.split:21 %reference_string_comp_load = load i10 %reference_string_comp_addr

]]></Node>
<StgValue><ssdm name="reference_string_comp_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="11">
<![CDATA[
for.inc.split:22 %trunc_ln78 = trunc i11 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln78"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
for.inc.split:23 %switch_ln78 = switch i4 %trunc_ln78, void %arrayidx11.case.15, i4 0, void %arrayidx11.case.0, i4 1, void %arrayidx11.case.1, i4 2, void %arrayidx11.case.2, i4 3, void %arrayidx11.case.3, i4 4, void %arrayidx11.case.4, i4 5, void %arrayidx11.case.5, i4 6, void %arrayidx11.case.6, i4 7, void %arrayidx11.case.7, i4 8, void %arrayidx11.case.8, i4 9, void %arrayidx11.case.9, i4 10, void %arrayidx11.case.10, i4 11, void %arrayidx11.case.11, i4 12, void %arrayidx11.case.12, i4 13, void %arrayidx11.case.13, i4 14, void %arrayidx11.case.14

]]></Node>
<StgValue><ssdm name="switch_ln78"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx11.exit:0 %store_ln76 = store i11 %add_ln76, i11 %i

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11.exit:1 %br_ln76 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0">
<![CDATA[
for.body19.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:1 %specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln76"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="6">
<![CDATA[
for.inc.split:3 %zext_ln78 = zext i6 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln78"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:4 %local_reference_V_addr = getelementptr i2 %local_reference_V, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="local_reference_V_addr"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:5 %local_reference_V_1_addr = getelementptr i2 %local_reference_V_1, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="local_reference_V_1_addr"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:6 %local_reference_V_2_addr = getelementptr i2 %local_reference_V_2, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="local_reference_V_2_addr"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:7 %local_reference_V_3_addr = getelementptr i2 %local_reference_V_3, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="local_reference_V_3_addr"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:8 %local_reference_V_4_addr = getelementptr i2 %local_reference_V_4, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="local_reference_V_4_addr"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:9 %local_reference_V_5_addr = getelementptr i2 %local_reference_V_5, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="local_reference_V_5_addr"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:10 %local_reference_V_6_addr = getelementptr i2 %local_reference_V_6, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="local_reference_V_6_addr"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:11 %local_reference_V_7_addr = getelementptr i2 %local_reference_V_7, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="local_reference_V_7_addr"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:12 %local_reference_V_8_addr = getelementptr i2 %local_reference_V_8, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="local_reference_V_8_addr"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:13 %local_reference_V_9_addr = getelementptr i2 %local_reference_V_9, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="local_reference_V_9_addr"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:14 %local_reference_V_10_addr = getelementptr i2 %local_reference_V_10, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="local_reference_V_10_addr"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:15 %local_reference_V_11_addr = getelementptr i2 %local_reference_V_11, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="local_reference_V_11_addr"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:16 %local_reference_V_12_addr = getelementptr i2 %local_reference_V_12, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="local_reference_V_12_addr"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:17 %local_reference_V_13_addr = getelementptr i2 %local_reference_V_13, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="local_reference_V_13_addr"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:18 %local_reference_V_14_addr = getelementptr i2 %local_reference_V_14, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="local_reference_V_14_addr"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:19 %local_reference_V_15_addr = getelementptr i2 %local_reference_V_15, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="local_reference_V_15_addr"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="2" op_0_bw="10">
<![CDATA[
for.inc.split:21 %reference_string_comp_load = load i10 %reference_string_comp_addr

]]></Node>
<StgValue><ssdm name="reference_string_comp_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln78" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="2" op_1_bw="6">
<![CDATA[
arrayidx11.case.14:0 %store_ln78 = store i2 %reference_string_comp_load, i6 %local_reference_V_14_addr

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln78" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11.case.14:1 %br_ln78 = br void %arrayidx11.exit

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln78" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="2" op_1_bw="6">
<![CDATA[
arrayidx11.case.13:0 %store_ln78 = store i2 %reference_string_comp_load, i6 %local_reference_V_13_addr

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln78" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11.case.13:1 %br_ln78 = br void %arrayidx11.exit

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln78" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="2" op_1_bw="6">
<![CDATA[
arrayidx11.case.12:0 %store_ln78 = store i2 %reference_string_comp_load, i6 %local_reference_V_12_addr

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln78" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11.case.12:1 %br_ln78 = br void %arrayidx11.exit

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln78" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="2" op_1_bw="6">
<![CDATA[
arrayidx11.case.11:0 %store_ln78 = store i2 %reference_string_comp_load, i6 %local_reference_V_11_addr

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln78" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11.case.11:1 %br_ln78 = br void %arrayidx11.exit

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln78" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="2" op_1_bw="6">
<![CDATA[
arrayidx11.case.10:0 %store_ln78 = store i2 %reference_string_comp_load, i6 %local_reference_V_10_addr

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln78" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11.case.10:1 %br_ln78 = br void %arrayidx11.exit

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln78" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="2" op_1_bw="6">
<![CDATA[
arrayidx11.case.9:0 %store_ln78 = store i2 %reference_string_comp_load, i6 %local_reference_V_9_addr

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln78" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11.case.9:1 %br_ln78 = br void %arrayidx11.exit

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln78" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="2" op_1_bw="6">
<![CDATA[
arrayidx11.case.8:0 %store_ln78 = store i2 %reference_string_comp_load, i6 %local_reference_V_8_addr

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln78" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11.case.8:1 %br_ln78 = br void %arrayidx11.exit

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln78" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="2" op_1_bw="6">
<![CDATA[
arrayidx11.case.7:0 %store_ln78 = store i2 %reference_string_comp_load, i6 %local_reference_V_7_addr

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln78" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11.case.7:1 %br_ln78 = br void %arrayidx11.exit

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln78" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="2" op_1_bw="6">
<![CDATA[
arrayidx11.case.6:0 %store_ln78 = store i2 %reference_string_comp_load, i6 %local_reference_V_6_addr

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln78" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11.case.6:1 %br_ln78 = br void %arrayidx11.exit

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln78" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="2" op_1_bw="6">
<![CDATA[
arrayidx11.case.5:0 %store_ln78 = store i2 %reference_string_comp_load, i6 %local_reference_V_5_addr

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln78" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11.case.5:1 %br_ln78 = br void %arrayidx11.exit

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln78" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="2" op_1_bw="6">
<![CDATA[
arrayidx11.case.4:0 %store_ln78 = store i2 %reference_string_comp_load, i6 %local_reference_V_4_addr

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln78" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11.case.4:1 %br_ln78 = br void %arrayidx11.exit

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln78" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="2" op_1_bw="6">
<![CDATA[
arrayidx11.case.3:0 %store_ln78 = store i2 %reference_string_comp_load, i6 %local_reference_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln78" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11.case.3:1 %br_ln78 = br void %arrayidx11.exit

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln78" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="2" op_1_bw="6">
<![CDATA[
arrayidx11.case.2:0 %store_ln78 = store i2 %reference_string_comp_load, i6 %local_reference_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln78" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11.case.2:1 %br_ln78 = br void %arrayidx11.exit

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="2" op_1_bw="6">
<![CDATA[
arrayidx11.case.1:0 %store_ln78 = store i2 %reference_string_comp_load, i6 %local_reference_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11.case.1:1 %br_ln78 = br void %arrayidx11.exit

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="2" op_1_bw="6">
<![CDATA[
arrayidx11.case.0:0 %store_ln78 = store i2 %reference_string_comp_load, i6 %local_reference_V_addr

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11.case.0:1 %br_ln78 = br void %arrayidx11.exit

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln78" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="2" op_1_bw="6">
<![CDATA[
arrayidx11.case.15:0 %store_ln78 = store i2 %reference_string_comp_load, i6 %local_reference_V_15_addr

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln78" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
arrayidx11.case.15:1 %br_ln78 = br void %arrayidx11.exit

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="84" name="local_reference_V" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="local_reference_V"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="85" name="local_reference_V_1" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="local_reference_V_1"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="86" name="local_reference_V_2" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="local_reference_V_2"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="87" name="local_reference_V_3" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="local_reference_V_3"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="88" name="local_reference_V_4" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="local_reference_V_4"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="89" name="local_reference_V_5" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="local_reference_V_5"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="90" name="local_reference_V_6" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="local_reference_V_6"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="91" name="local_reference_V_7" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="local_reference_V_7"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="92" name="local_reference_V_8" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="local_reference_V_8"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="93" name="local_reference_V_9" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="local_reference_V_9"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="94" name="local_reference_V_10" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="local_reference_V_10"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="95" name="local_reference_V_11" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="local_reference_V_11"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="96" name="local_reference_V_12" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="local_reference_V_12"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="97" name="local_reference_V_13" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="local_reference_V_13"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="98" name="local_reference_V_14" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="local_reference_V_14"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="99" name="local_reference_V_15" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="local_reference_V_15"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="100" name="reference_string_comp" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="reference_string_comp"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="102" from="StgValue_101" to="i" fromId="101" toId="5">
</dataflow>
<dataflow id="104" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="103" toId="6">
</dataflow>
<dataflow id="105" from="reference_string_comp" to="specinterface_ln0" fromId="100" toId="6">
</dataflow>
<dataflow id="107" from="empty" to="specinterface_ln0" fromId="106" toId="6">
</dataflow>
<dataflow id="109" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="6">
</dataflow>
<dataflow id="110" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="6">
</dataflow>
<dataflow id="112" from="empty_0" to="specinterface_ln0" fromId="111" toId="6">
</dataflow>
<dataflow id="114" from="StgValue_113" to="specinterface_ln0" fromId="113" toId="6">
</dataflow>
<dataflow id="115" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="6">
</dataflow>
<dataflow id="116" from="empty_0" to="specinterface_ln0" fromId="111" toId="6">
</dataflow>
<dataflow id="117" from="empty_0" to="specinterface_ln0" fromId="111" toId="6">
</dataflow>
<dataflow id="118" from="empty_0" to="specinterface_ln0" fromId="111" toId="6">
</dataflow>
<dataflow id="119" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="6">
</dataflow>
<dataflow id="120" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="6">
</dataflow>
<dataflow id="121" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="6">
</dataflow>
<dataflow id="122" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="6">
</dataflow>
<dataflow id="123" from="empty_0" to="specinterface_ln0" fromId="111" toId="6">
</dataflow>
<dataflow id="124" from="empty_0" to="specinterface_ln0" fromId="111" toId="6">
</dataflow>
<dataflow id="125" from="StgValue_113" to="specinterface_ln0" fromId="113" toId="6">
</dataflow>
<dataflow id="126" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="6">
</dataflow>
<dataflow id="128" from="StgValue_127" to="store_ln0" fromId="127" toId="7">
</dataflow>
<dataflow id="129" from="i" to="store_ln0" fromId="5" toId="7">
</dataflow>
<dataflow id="130" from="i" to="i_1" fromId="5" toId="9">
</dataflow>
<dataflow id="132" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="131" toId="10">
</dataflow>
<dataflow id="133" from="StgValue_113" to="specpipeline_ln0" fromId="113" toId="10">
</dataflow>
<dataflow id="134" from="StgValue_108" to="specpipeline_ln0" fromId="108" toId="10">
</dataflow>
<dataflow id="135" from="StgValue_101" to="specpipeline_ln0" fromId="101" toId="10">
</dataflow>
<dataflow id="136" from="StgValue_108" to="specpipeline_ln0" fromId="108" toId="10">
</dataflow>
<dataflow id="138" from="p_str" to="specpipeline_ln0" fromId="137" toId="10">
</dataflow>
<dataflow id="139" from="i_1" to="icmp_ln76" fromId="9" toId="11">
</dataflow>
<dataflow id="141" from="StgValue_140" to="icmp_ln76" fromId="140" toId="11">
</dataflow>
<dataflow id="143" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="142" toId="12">
</dataflow>
<dataflow id="145" from="StgValue_144" to="empty" fromId="144" toId="12">
</dataflow>
<dataflow id="146" from="StgValue_144" to="empty" fromId="144" toId="12">
</dataflow>
<dataflow id="147" from="StgValue_144" to="empty" fromId="144" toId="12">
</dataflow>
<dataflow id="148" from="i_1" to="add_ln76" fromId="9" toId="13">
</dataflow>
<dataflow id="150" from="StgValue_149" to="add_ln76" fromId="149" toId="13">
</dataflow>
<dataflow id="151" from="icmp_ln76" to="br_ln76" fromId="11" toId="14">
</dataflow>
<dataflow id="152" from="i_1" to="i_cast37" fromId="9" toId="15">
</dataflow>
<dataflow id="154" from="_ssdm_op_PartSelect.i6.i11.i32.i32" to="lshr_ln" fromId="153" toId="16">
</dataflow>
<dataflow id="155" from="i_1" to="lshr_ln" fromId="9" toId="16">
</dataflow>
<dataflow id="157" from="StgValue_156" to="lshr_ln" fromId="156" toId="16">
</dataflow>
<dataflow id="159" from="StgValue_158" to="lshr_ln" fromId="158" toId="16">
</dataflow>
<dataflow id="160" from="reference_string_comp" to="reference_string_comp_addr" fromId="100" toId="17">
</dataflow>
<dataflow id="162" from="StgValue_161" to="reference_string_comp_addr" fromId="161" toId="17">
</dataflow>
<dataflow id="163" from="i_cast37" to="reference_string_comp_addr" fromId="15" toId="17">
</dataflow>
<dataflow id="164" from="reference_string_comp_addr" to="reference_string_comp_load" fromId="17" toId="18">
</dataflow>
<dataflow id="165" from="i_1" to="trunc_ln78" fromId="9" toId="19">
</dataflow>
<dataflow id="166" from="trunc_ln78" to="switch_ln78" fromId="19" toId="20">
</dataflow>
<dataflow id="168" from="StgValue_167" to="switch_ln78" fromId="167" toId="20">
</dataflow>
<dataflow id="170" from="StgValue_169" to="switch_ln78" fromId="169" toId="20">
</dataflow>
<dataflow id="172" from="StgValue_171" to="switch_ln78" fromId="171" toId="20">
</dataflow>
<dataflow id="174" from="StgValue_173" to="switch_ln78" fromId="173" toId="20">
</dataflow>
<dataflow id="176" from="StgValue_175" to="switch_ln78" fromId="175" toId="20">
</dataflow>
<dataflow id="178" from="StgValue_177" to="switch_ln78" fromId="177" toId="20">
</dataflow>
<dataflow id="180" from="StgValue_179" to="switch_ln78" fromId="179" toId="20">
</dataflow>
<dataflow id="182" from="StgValue_181" to="switch_ln78" fromId="181" toId="20">
</dataflow>
<dataflow id="184" from="StgValue_183" to="switch_ln78" fromId="183" toId="20">
</dataflow>
<dataflow id="186" from="StgValue_185" to="switch_ln78" fromId="185" toId="20">
</dataflow>
<dataflow id="188" from="StgValue_187" to="switch_ln78" fromId="187" toId="20">
</dataflow>
<dataflow id="190" from="StgValue_189" to="switch_ln78" fromId="189" toId="20">
</dataflow>
<dataflow id="192" from="StgValue_191" to="switch_ln78" fromId="191" toId="20">
</dataflow>
<dataflow id="194" from="StgValue_193" to="switch_ln78" fromId="193" toId="20">
</dataflow>
<dataflow id="196" from="StgValue_195" to="switch_ln78" fromId="195" toId="20">
</dataflow>
<dataflow id="197" from="add_ln76" to="store_ln76" fromId="13" toId="21">
</dataflow>
<dataflow id="198" from="i" to="store_ln76" fromId="5" toId="21">
</dataflow>
<dataflow id="200" from="_ssdm_op_SpecLoopName" to="specloopname_ln76" fromId="199" toId="23">
</dataflow>
<dataflow id="202" from="empty_4" to="specloopname_ln76" fromId="201" toId="23">
</dataflow>
<dataflow id="203" from="lshr_ln" to="zext_ln78" fromId="16" toId="24">
</dataflow>
<dataflow id="204" from="local_reference_V" to="local_reference_V_addr" fromId="84" toId="25">
</dataflow>
<dataflow id="205" from="StgValue_161" to="local_reference_V_addr" fromId="161" toId="25">
</dataflow>
<dataflow id="206" from="zext_ln78" to="local_reference_V_addr" fromId="24" toId="25">
</dataflow>
<dataflow id="207" from="local_reference_V_1" to="local_reference_V_1_addr" fromId="85" toId="26">
</dataflow>
<dataflow id="208" from="StgValue_161" to="local_reference_V_1_addr" fromId="161" toId="26">
</dataflow>
<dataflow id="209" from="zext_ln78" to="local_reference_V_1_addr" fromId="24" toId="26">
</dataflow>
<dataflow id="210" from="local_reference_V_2" to="local_reference_V_2_addr" fromId="86" toId="27">
</dataflow>
<dataflow id="211" from="StgValue_161" to="local_reference_V_2_addr" fromId="161" toId="27">
</dataflow>
<dataflow id="212" from="zext_ln78" to="local_reference_V_2_addr" fromId="24" toId="27">
</dataflow>
<dataflow id="213" from="local_reference_V_3" to="local_reference_V_3_addr" fromId="87" toId="28">
</dataflow>
<dataflow id="214" from="StgValue_161" to="local_reference_V_3_addr" fromId="161" toId="28">
</dataflow>
<dataflow id="215" from="zext_ln78" to="local_reference_V_3_addr" fromId="24" toId="28">
</dataflow>
<dataflow id="216" from="local_reference_V_4" to="local_reference_V_4_addr" fromId="88" toId="29">
</dataflow>
<dataflow id="217" from="StgValue_161" to="local_reference_V_4_addr" fromId="161" toId="29">
</dataflow>
<dataflow id="218" from="zext_ln78" to="local_reference_V_4_addr" fromId="24" toId="29">
</dataflow>
<dataflow id="219" from="local_reference_V_5" to="local_reference_V_5_addr" fromId="89" toId="30">
</dataflow>
<dataflow id="220" from="StgValue_161" to="local_reference_V_5_addr" fromId="161" toId="30">
</dataflow>
<dataflow id="221" from="zext_ln78" to="local_reference_V_5_addr" fromId="24" toId="30">
</dataflow>
<dataflow id="222" from="local_reference_V_6" to="local_reference_V_6_addr" fromId="90" toId="31">
</dataflow>
<dataflow id="223" from="StgValue_161" to="local_reference_V_6_addr" fromId="161" toId="31">
</dataflow>
<dataflow id="224" from="zext_ln78" to="local_reference_V_6_addr" fromId="24" toId="31">
</dataflow>
<dataflow id="225" from="local_reference_V_7" to="local_reference_V_7_addr" fromId="91" toId="32">
</dataflow>
<dataflow id="226" from="StgValue_161" to="local_reference_V_7_addr" fromId="161" toId="32">
</dataflow>
<dataflow id="227" from="zext_ln78" to="local_reference_V_7_addr" fromId="24" toId="32">
</dataflow>
<dataflow id="228" from="local_reference_V_8" to="local_reference_V_8_addr" fromId="92" toId="33">
</dataflow>
<dataflow id="229" from="StgValue_161" to="local_reference_V_8_addr" fromId="161" toId="33">
</dataflow>
<dataflow id="230" from="zext_ln78" to="local_reference_V_8_addr" fromId="24" toId="33">
</dataflow>
<dataflow id="231" from="local_reference_V_9" to="local_reference_V_9_addr" fromId="93" toId="34">
</dataflow>
<dataflow id="232" from="StgValue_161" to="local_reference_V_9_addr" fromId="161" toId="34">
</dataflow>
<dataflow id="233" from="zext_ln78" to="local_reference_V_9_addr" fromId="24" toId="34">
</dataflow>
<dataflow id="234" from="local_reference_V_10" to="local_reference_V_10_addr" fromId="94" toId="35">
</dataflow>
<dataflow id="235" from="StgValue_161" to="local_reference_V_10_addr" fromId="161" toId="35">
</dataflow>
<dataflow id="236" from="zext_ln78" to="local_reference_V_10_addr" fromId="24" toId="35">
</dataflow>
<dataflow id="237" from="local_reference_V_11" to="local_reference_V_11_addr" fromId="95" toId="36">
</dataflow>
<dataflow id="238" from="StgValue_161" to="local_reference_V_11_addr" fromId="161" toId="36">
</dataflow>
<dataflow id="239" from="zext_ln78" to="local_reference_V_11_addr" fromId="24" toId="36">
</dataflow>
<dataflow id="240" from="local_reference_V_12" to="local_reference_V_12_addr" fromId="96" toId="37">
</dataflow>
<dataflow id="241" from="StgValue_161" to="local_reference_V_12_addr" fromId="161" toId="37">
</dataflow>
<dataflow id="242" from="zext_ln78" to="local_reference_V_12_addr" fromId="24" toId="37">
</dataflow>
<dataflow id="243" from="local_reference_V_13" to="local_reference_V_13_addr" fromId="97" toId="38">
</dataflow>
<dataflow id="244" from="StgValue_161" to="local_reference_V_13_addr" fromId="161" toId="38">
</dataflow>
<dataflow id="245" from="zext_ln78" to="local_reference_V_13_addr" fromId="24" toId="38">
</dataflow>
<dataflow id="246" from="local_reference_V_14" to="local_reference_V_14_addr" fromId="98" toId="39">
</dataflow>
<dataflow id="247" from="StgValue_161" to="local_reference_V_14_addr" fromId="161" toId="39">
</dataflow>
<dataflow id="248" from="zext_ln78" to="local_reference_V_14_addr" fromId="24" toId="39">
</dataflow>
<dataflow id="249" from="local_reference_V_15" to="local_reference_V_15_addr" fromId="99" toId="40">
</dataflow>
<dataflow id="250" from="StgValue_161" to="local_reference_V_15_addr" fromId="161" toId="40">
</dataflow>
<dataflow id="251" from="zext_ln78" to="local_reference_V_15_addr" fromId="24" toId="40">
</dataflow>
<dataflow id="252" from="reference_string_comp_addr" to="reference_string_comp_load" fromId="17" toId="41">
</dataflow>
<dataflow id="253" from="reference_string_comp_load" to="store_ln78" fromId="41" toId="42">
</dataflow>
<dataflow id="254" from="local_reference_V_14_addr" to="store_ln78" fromId="39" toId="42">
</dataflow>
<dataflow id="255" from="reference_string_comp_load" to="store_ln78" fromId="41" toId="44">
</dataflow>
<dataflow id="256" from="local_reference_V_13_addr" to="store_ln78" fromId="38" toId="44">
</dataflow>
<dataflow id="257" from="reference_string_comp_load" to="store_ln78" fromId="41" toId="46">
</dataflow>
<dataflow id="258" from="local_reference_V_12_addr" to="store_ln78" fromId="37" toId="46">
</dataflow>
<dataflow id="259" from="reference_string_comp_load" to="store_ln78" fromId="41" toId="48">
</dataflow>
<dataflow id="260" from="local_reference_V_11_addr" to="store_ln78" fromId="36" toId="48">
</dataflow>
<dataflow id="261" from="reference_string_comp_load" to="store_ln78" fromId="41" toId="50">
</dataflow>
<dataflow id="262" from="local_reference_V_10_addr" to="store_ln78" fromId="35" toId="50">
</dataflow>
<dataflow id="263" from="reference_string_comp_load" to="store_ln78" fromId="41" toId="52">
</dataflow>
<dataflow id="264" from="local_reference_V_9_addr" to="store_ln78" fromId="34" toId="52">
</dataflow>
<dataflow id="265" from="reference_string_comp_load" to="store_ln78" fromId="41" toId="54">
</dataflow>
<dataflow id="266" from="local_reference_V_8_addr" to="store_ln78" fromId="33" toId="54">
</dataflow>
<dataflow id="267" from="reference_string_comp_load" to="store_ln78" fromId="41" toId="56">
</dataflow>
<dataflow id="268" from="local_reference_V_7_addr" to="store_ln78" fromId="32" toId="56">
</dataflow>
<dataflow id="269" from="reference_string_comp_load" to="store_ln78" fromId="41" toId="58">
</dataflow>
<dataflow id="270" from="local_reference_V_6_addr" to="store_ln78" fromId="31" toId="58">
</dataflow>
<dataflow id="271" from="reference_string_comp_load" to="store_ln78" fromId="41" toId="60">
</dataflow>
<dataflow id="272" from="local_reference_V_5_addr" to="store_ln78" fromId="30" toId="60">
</dataflow>
<dataflow id="273" from="reference_string_comp_load" to="store_ln78" fromId="41" toId="62">
</dataflow>
<dataflow id="274" from="local_reference_V_4_addr" to="store_ln78" fromId="29" toId="62">
</dataflow>
<dataflow id="275" from="reference_string_comp_load" to="store_ln78" fromId="41" toId="64">
</dataflow>
<dataflow id="276" from="local_reference_V_3_addr" to="store_ln78" fromId="28" toId="64">
</dataflow>
<dataflow id="277" from="reference_string_comp_load" to="store_ln78" fromId="41" toId="66">
</dataflow>
<dataflow id="278" from="local_reference_V_2_addr" to="store_ln78" fromId="27" toId="66">
</dataflow>
<dataflow id="279" from="reference_string_comp_load" to="store_ln78" fromId="41" toId="68">
</dataflow>
<dataflow id="280" from="local_reference_V_1_addr" to="store_ln78" fromId="26" toId="68">
</dataflow>
<dataflow id="281" from="reference_string_comp_load" to="store_ln78" fromId="41" toId="70">
</dataflow>
<dataflow id="282" from="local_reference_V_addr" to="store_ln78" fromId="25" toId="70">
</dataflow>
<dataflow id="283" from="reference_string_comp_load" to="store_ln78" fromId="41" toId="72">
</dataflow>
<dataflow id="284" from="local_reference_V_15_addr" to="store_ln78" fromId="40" toId="72">
</dataflow>
<dataflow id="285" from="icmp_ln76" to="StgValue_2" fromId="11" toId="2">
</dataflow>
<dataflow id="286" from="trunc_ln78" to="StgValue_3" fromId="19" toId="3">
</dataflow>
</dataflows>


</stg>
