{:input (genetic.crossover/dumb-crossover 56385299 (genetic.mutation/change-constant-value 1082220763 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")) (genetic.mutation/change-names-remove-clause 111509057 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_10_:missing_13 , \\wire1_:missing , wire2_21, \\wire:missing_edge , \\wire28_:missing_38 , wire30_16);\n  wire \\:missing_edge ;\n  input \\wire0_10_:missing_13 ;\n  wire \\wire0_10_:missing_13 ;\n  wire \\wire11_:missing ;\n  wire wire15_16_17_8;\n  wire \\wire15_:missing ;\n  wire \\wire17_:missing ;\n  wire wire19;\n  input \\wire1_:missing ;\n  wire \\wire1_:missing ;\n  wire wire22_16;\n  wire wire24_16;\n  wire wire25;\n  wire \\wire26_10_:missing_12 ;\n  wire wire26_11_12_13;\n  wire wire26_14;\n  wire \\wire26_19_:missing ;\n  wire wire26_39;\n  wire wire26_41;\n  wire \\wire26_:missing_38 ;\n  input \\wire28_:missing_38 ;\n  wire \\wire28_:missing_38 ;\n  output wire2_21;\n  wire wire2_21;\n  output wire30_16;\n  wire wire30_16;\n  wire \\wire31_42_44_:missing ;\n  wire \\wire32_:missing_45_46_47 ;\n  wire wire33_38;\n  wire wire33_39;\n  wire wire36_16;\n  wire \\wire36_:missing ;\n  wire wire37_16_49;\n  wire \\wire40_:missing ;\n  wire \\wire40_:missing_41 ;\n  wire \\wire40_:missing_8 ;\n  wire wire42;\n  wire wire44;\n  wire wire47;\n  wire wire4_16;\n  wire \\wire4_:missing ;\n  wire wire5_13;\n  wire wire5_14;\n  wire wire6_24;\n  wire wire7_16;\n  wire \\wire7_:missing ;\n  wire wire8_16;\n  wire \\wire9_16_:missing ;\n  wire \\wire:missing_12 ;\n  wire \\wire:missing_14 ;\n  wire \\wire:missing_16 ;\n  wire \\wire:missing_20 ;\n  wire \\wire:missing_22 ;\n  wire \\wire:missing_43 ;\n  wire \\wire:missing_49 ;\n  input \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire4_:missing  = 2'h1 >> wire4_16;\n  assign wire5_13 = 4'h8 >> { wire26_11_12_13, \\wire0_10_:missing_13  };\n  assign \\wire:missing_14  = 4'h8 >> { wire5_14, wire26_14 };\n  assign \\wire15_:missing  = 4'h6 >> { \\wire:missing_edge , wire15_16_17_8 };\n  assign \\wire:missing_16  = 4'h8 >> { \\wire:missing_edge , wire15_16_17_8 };\n  assign \\wire17_:missing  = 4'h8 >> { \\wire:missing_edge , wire15_16_17_8 };\n  assign wire5_14 = 2'h1 >> wire5_13;\n  assign wire33_39 = 2'h1 >> wire33_38;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire36_:missing  = 2'h1 >> wire36_16;\n  assign \\wire:missing_edge  = 2'hx >> wire37_16_49;\n  assign \\wire:missing_edge  = 2'h1 >> wire6_24;\n  assign wire33_38 = 4'h8 >> { \\wire28_:missing_38 , \\wire26_:missing_38  };\n  assign \\wire:missing_edge  = 4'h8 >> { wire33_39, wire26_39 };\n  assign \\wire40_:missing  = 4'h6 >> { \\wire40_:missing_8 , \\wire40_:missing_41  };\n  assign \\wire7_:missing  = 2'h1 >> wire7_16;\n  assign wire15_16_17_8 = 2'h1 >> wire8_16;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire9_16_:missing ;\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire0_10_:missing_13 , \\wire26_10_:missing_12  };\n  assign \\wire11_:missing  = 4'h6 >> { wire26_11_12_13, \\wire:missing_edge  };\n  assign \\wire:missing_12  = 4'h8 >> { wire26_11_12_13, \\wire26_10_:missing_12  };\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\wire31_42_44_:missing  = 1'h0;\n  assign \\wire32_:missing_45_46_47  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_49  = wire37_16_49;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign wire47 = \\wire32_:missing_45_46_47 ;\n  assign \\wire:missing_edge  = \\wire32_:missing_45_46_47 ;\n  assign \\wire:missing_edge  = \\wire32_:missing_45_46_47 ;\n  assign wire44 = \\wire31_42_44_:missing ;\n  assign \\wire:missing_43  = \\wire:missing_edge ;\n  assign wire42 = \\wire31_42_44_:missing ;\n  assign \\wire40_:missing_41  = wire26_41;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign wire26_11_12_13 = \\wire26_19_:missing ;\n  assign wire25 = \\wire:missing_edge ;\n  assign wire6_24 = wire24_16;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_22  = wire22_16;\n  assign wire2_21 = \\wire:missing_edge ;\n  assign \\wire:missing_20  = \\wire:missing_edge ;\n  assign wire19 = \\wire26_19_:missing ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/1B667EAB.v:3.1-106.10\" *)\nmodule postsynth(\\wire0_10_:missing_13 , \\wire1_:missing , wire2_21, \\wire:missing_edge , \\wire28_:missing_38 , wire30_16);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1B667EAB.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1B667EAB.v:5.9-5.30\" *)\n  input \\wire0_10_:missing_13 ;\n  wire \\wire0_10_:missing_13 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1B667EAB.v:12.9-12.24\" *)\n  input \\wire1_:missing ;\n  wire \\wire1_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1B667EAB.v:16.8-16.14\" *)\n  wire wire25;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1B667EAB.v:24.9-24.28\" *)\n  input \\wire28_:missing_38 ;\n  wire \\wire28_:missing_38 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1B667EAB.v:26.10-26.18\" *)\n  output wire2_21;\n  wire wire2_21;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1B667EAB.v:28.10-28.19\" *)\n  output wire30_16;\n  wire wire30_16;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1B667EAB.v:30.8-30.30\" *)\n  wire \\wire31_42_44_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1B667EAB.v:31.8-31.33\" *)\n  wire \\wire32_:missing_45_46_47 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1B667EAB.v:40.8-40.14\" *)\n  wire wire42;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1B667EAB.v:41.8-41.14\" *)\n  wire wire44;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1B667EAB.v:42.8-42.14\" *)\n  wire wire47;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1B667EAB.v:55.8-55.24\" *)\n  wire \\wire:missing_20 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1B667EAB.v:57.8-57.24\" *)\n  wire \\wire:missing_43 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1B667EAB.v:59.9-59.27\" *)\n  input \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire25 = 1'h0;\n  assign wire2_21 = 1'h0;\n  assign wire30_16 = 1'hx;\n  assign \\wire31_42_44_:missing  = 1'h0;\n  assign \\wire32_:missing_45_46_47  = 1'h1;\n  assign wire42 = 1'h0;\n  assign wire44 = 1'h0;\n  assign wire47 = 1'h1;\n  assign \\wire:missing_20  = 1'h0;\n  assign \\wire:missing_43  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  1:39:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq9ujd1xy] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq9ujd1xy/src/top.v'.\nSBY  1:39:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq9ujd1xy] Copy '/tmp/fuzzmount2DDF5D8C/1B667EAB.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq9ujd1xy/src/1B667EAB.v'.\nSBY  1:39:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq9ujd1xy] Copy '/tmp/fuzzmount2DDF5D8C/1B667EAB.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq9ujd1xy/src/1B667EAB.post.v'.\nSBY  1:39:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq9ujd1xy] engine_0: abc pdr\nSBY  1:39:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq9ujd1xy] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq9ujd1xy/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  1:39:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq9ujd1xy] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/1B667EAB.v:80$35_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/1B667EAB.v:80$35.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:39:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq9ujd1xy] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/1B667EAB.v:79$34_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/1B667EAB.v:79$34.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:39:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq9ujd1xy] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/1B667EAB.v:75$30_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/1B667EAB.v:75$30.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:39:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq9ujd1xy] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/1B667EAB.v:73$28_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/1B667EAB.v:73$28.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:39:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq9ujd1xy] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/1B667EAB.v:72$27_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/1B667EAB.v:72$27.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  1:39:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq9ujd1xy] base: Warning: Wire presynth.\\wire30_16 is used but has no driver.\nSBY  1:39:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq9ujd1xy] base: finished (returncode=0)\nSBY  1:39:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq9ujd1xy] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq9ujd1xy/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  1:39:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq9ujd1xy] aig: Warning: Wire presynth.\\wire30_16 is used but has no driver.\nSBY  1:39:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq9ujd1xy] aig: finished (returncode=0)\nSBY  1:39:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq9ujd1xy] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq9ujd1xy; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  1:39:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq9ujd1xy] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  1:39:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq9ujd1xy] engine_0: Warning: The network has no constraints.\nSBY  1:39:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq9ujd1xy] engine_0: Output 1 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  1:39:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq9ujd1xy] engine_0: finished (returncode=0)\nSBY  1:39:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq9ujd1xy] engine_0: Status returned by engine: FAIL\nSBY  1:39:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq9ujd1xy] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:09 (9)\nSBY  1:39:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq9ujd1xy] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY  1:39:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq9ujd1xy] summary: engine_0 (abc pdr) returned FAIL\nSBY  1:39:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq9ujd1xy] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq9ujd1xy'.\nSBY  1:39:27 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpq9ujd1xy] DONE (FAIL, rc=2)\n", :err ""}}}