{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1613043966625 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1613043966635 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 11 14:46:06 2021 " "Processing started: Thu Feb 11 14:46:06 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1613043966635 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613043966635 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Cyclone_OSG -c Cyclone_OSG " "Command: quartus_map --read_settings_files=on --write_settings_files=off Cyclone_OSG -c Cyclone_OSG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613043966635 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "MLT.qip " "Tcl Script File MLT.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE MLT.qip " "set_global_assignment -name QIP_FILE MLT.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1613043966774 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1613043966774 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1613043967089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613043974892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613043974892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay.v 1 1 " "Found 1 design units, including 1 entities, in source file delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Delay " "Found entity 1: Delay" {  } { { "Delay.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/Delay.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613043974895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613043974895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dlst.v 1 1 " "Found 1 design units, including 1 entities, in source file dlst.v" { { "Info" "ISGN_ENTITY_NAME" "1 DLST " "Found entity 1: DLST" {  } { { "DLST.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/DLST.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613043974898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613043974898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pulse " "Found entity 1: Pulse" {  } { { "Pulse.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/Pulse.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613043974901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613043974901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613043974904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613043974904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "start.v 1 1 " "Found 1 design units, including 1 entities, in source file start.v" { { "Info" "ISGN_ENTITY_NAME" "1 Start " "Found entity 1: Start" {  } { { "Start.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/Start.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613043974908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613043974908 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "UART.v " "Can't analyze file -- file UART.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1613043974912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613043974916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613043974916 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "control_UART_clk main.v(181) " "Verilog HDL Implicit Net warning at main.v(181): created implicit net for \"control_UART_clk\"" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 181 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613043974916 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(178) " "Verilog HDL Instantiation warning at main.v(178): instance has no name" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 178 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1613043974916 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(181) " "Verilog HDL Instantiation warning at main.v(181): instance has no name" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 181 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1613043974916 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(209) " "Verilog HDL Instantiation warning at main.v(209): instance has no name" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 209 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1613043974917 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1613043975097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Start Start:comb_11 " "Elaborating entity \"Start\" for hierarchy \"Start:comb_11\"" {  } { { "main.v" "comb_11" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613043975097 ""}
{ "Warning" "WSGN_SEARCH_FILE" "uart_rx.v 1 1 " "Using design file uart_rx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Rx " "Found entity 1: UART_Rx" {  } { { "uart_rx.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/uart_rx.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613043975107 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1613043975107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Rx UART_Rx:comb_12 " "Elaborating entity \"UART_Rx\" for hierarchy \"UART_Rx:comb_12\"" {  } { { "main.v" "comb_12" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613043975107 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_rx.v(42) " "Verilog HDL assignment warning at uart_rx.v(42): truncated value with size 32 to match size of target (16)" {  } { { "uart_rx.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/uart_rx.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043975117 "|main|UART_Rx:comb_12"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 uart_rx.v(63) " "Verilog HDL assignment warning at uart_rx.v(63): truncated value with size 9 to match size of target (8)" {  } { { "uart_rx.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/uart_rx.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043975117 "|main|UART_Rx:comb_12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:comb_13 " "Elaborating entity \"RAM\" for hierarchy \"RAM:comb_13\"" {  } { { "main.v" "comb_13" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613043975118 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(138) " "Verilog HDL assignment warning at RAM.v(138): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043975119 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(140) " "Verilog HDL assignment warning at RAM.v(140): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043975119 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(141) " "Verilog HDL assignment warning at RAM.v(141): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043975119 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(145) " "Verilog HDL assignment warning at RAM.v(145): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043975119 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(147) " "Verilog HDL assignment warning at RAM.v(147): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043975119 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(148) " "Verilog HDL assignment warning at RAM.v(148): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043975119 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(152) " "Verilog HDL assignment warning at RAM.v(152): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043975119 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(154) " "Verilog HDL assignment warning at RAM.v(154): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043975119 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(155) " "Verilog HDL assignment warning at RAM.v(155): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043975119 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(158) " "Verilog HDL assignment warning at RAM.v(158): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043975119 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(160) " "Verilog HDL assignment warning at RAM.v(160): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043975119 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(161) " "Verilog HDL assignment warning at RAM.v(161): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043975119 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(164) " "Verilog HDL assignment warning at RAM.v(164): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043975119 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(166) " "Verilog HDL assignment warning at RAM.v(166): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043975119 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(167) " "Verilog HDL assignment warning at RAM.v(167): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043975119 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(170) " "Verilog HDL assignment warning at RAM.v(170): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043975119 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(172) " "Verilog HDL assignment warning at RAM.v(172): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043975119 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(173) " "Verilog HDL assignment warning at RAM.v(173): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043975119 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(176) " "Verilog HDL assignment warning at RAM.v(176): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043975119 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(178) " "Verilog HDL assignment warning at RAM.v(178): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043975119 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(179) " "Verilog HDL assignment warning at RAM.v(179): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043975119 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(182) " "Verilog HDL assignment warning at RAM.v(182): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043975119 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(184) " "Verilog HDL assignment warning at RAM.v(184): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043975119 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(185) " "Verilog HDL assignment warning at RAM.v(185): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043975119 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(188) " "Verilog HDL assignment warning at RAM.v(188): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043975119 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(190) " "Verilog HDL assignment warning at RAM.v(190): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043975119 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(191) " "Verilog HDL assignment warning at RAM.v(191): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043975119 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(194) " "Verilog HDL assignment warning at RAM.v(194): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043975119 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(196) " "Verilog HDL assignment warning at RAM.v(196): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043975119 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(197) " "Verilog HDL assignment warning at RAM.v(197): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043975119 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(200) " "Verilog HDL assignment warning at RAM.v(200): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043975119 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(202) " "Verilog HDL assignment warning at RAM.v(202): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043975119 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(203) " "Verilog HDL assignment warning at RAM.v(203): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043975119 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(206) " "Verilog HDL assignment warning at RAM.v(206): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043975119 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(208) " "Verilog HDL assignment warning at RAM.v(208): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043975119 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(209) " "Verilog HDL assignment warning at RAM.v(209): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043975119 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(212) " "Verilog HDL assignment warning at RAM.v(212): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043975119 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(214) " "Verilog HDL assignment warning at RAM.v(214): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043975119 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(215) " "Verilog HDL assignment warning at RAM.v(215): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043975119 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(218) " "Verilog HDL assignment warning at RAM.v(218): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043975119 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(220) " "Verilog HDL assignment warning at RAM.v(220): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043975119 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(221) " "Verilog HDL assignment warning at RAM.v(221): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043975119 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(224) " "Verilog HDL assignment warning at RAM.v(224): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043975119 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(226) " "Verilog HDL assignment warning at RAM.v(226): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043975119 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(227) " "Verilog HDL assignment warning at RAM.v(227): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043975119 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(230) " "Verilog HDL assignment warning at RAM.v(230): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043975119 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 RAM.v(232) " "Verilog HDL assignment warning at RAM.v(232): truncated value with size 8 to match size of target (5)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043975119 "|main|RAM:comb_13"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 RAM.v(233) " "Verilog HDL assignment warning at RAM.v(233): truncated value with size 8 to match size of target (4)" {  } { { "RAM.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/RAM.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613043975119 "|main|RAM:comb_13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pulse Pulse:PL1 " "Elaborating entity \"Pulse\" for hierarchy \"Pulse:PL1\"" {  } { { "main.v" "PL1" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613043975119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Delay Delay:DL1 " "Elaborating entity \"Delay\" for hierarchy \"Delay:DL1\"" {  } { { "main.v" "DL1" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613043975129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DLST DLST:ST1 " "Elaborating entity \"DLST\" for hierarchy \"DLST:ST1\"" {  } { { "main.v" "ST1" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613043975159 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL1_DRT\[16\] " "Net \"PL1_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL1_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL1_DEL\[16\] " "Net \"DL1_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL1_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL2_DRT\[16\] " "Net \"PL2_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL2_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 48 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL2_DEL\[16\] " "Net \"DL2_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL2_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[7\] " "Net \"CH2TS\[7\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[7\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[6\] " "Net \"CH2TS\[6\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[6\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[5\] " "Net \"CH2TS\[5\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[5\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[4\] " "Net \"CH2TS\[4\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[4\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL3_DRT\[16\] " "Net \"PL3_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL3_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 56 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL3_DEL\[16\] " "Net \"DL3_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL3_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 58 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL4_DRT\[16\] " "Net \"PL4_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL4_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL4_DEL\[16\] " "Net \"DL4_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL4_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 66 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL5_DRT\[16\] " "Net \"PL5_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL5_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL5_DEL\[16\] " "Net \"DL5_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL5_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 74 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL6_DRT\[16\] " "Net \"PL6_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL6_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 80 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL6_DEL\[16\] " "Net \"DL6_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL6_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 82 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL7_DRT\[16\] " "Net \"PL7_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL7_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL7_DEL\[16\] " "Net \"DL7_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL7_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 90 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL8_DRT\[16\] " "Net \"PL8_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL8_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL8_DEL\[16\] " "Net \"DL8_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL8_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 98 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL9_DRT\[16\] " "Net \"PL9_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL9_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 104 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL9_DEL\[16\] " "Net \"DL9_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL9_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL10_DRT\[16\] " "Net \"PL10_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL10_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL10_DEL\[16\] " "Net \"DL10_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL10_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL11_DRT\[16\] " "Net \"PL11_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL11_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL11_DEL\[16\] " "Net \"DL11_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL11_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL12_DRT\[16\] " "Net \"PL12_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL12_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 128 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL12_DEL\[16\] " "Net \"DL12_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL12_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 130 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL13_DRT\[16\] " "Net \"PL13_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL13_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 136 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL13_DEL\[16\] " "Net \"DL13_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL13_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 138 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL14_DRT\[16\] " "Net \"PL14_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL14_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 144 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL14_DEL\[16\] " "Net \"DL14_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL14_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 146 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL15_DRT\[16\] " "Net \"PL15_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL15_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 152 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL15_DEL\[16\] " "Net \"DL15_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL15_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 154 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL16_DRT\[16\] " "Net \"PL16_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL16_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 160 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975304 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL16_DEL\[16\] " "Net \"DL16_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL16_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 162 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975304 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1613043975304 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL1_DRT\[16\] " "Net \"PL1_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL1_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975306 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL1_DEL\[16\] " "Net \"DL1_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL1_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975306 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL2_DRT\[16\] " "Net \"PL2_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL2_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 48 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975306 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL2_DEL\[16\] " "Net \"DL2_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL2_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975306 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[7\] " "Net \"CH2TS\[7\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[7\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975306 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[6\] " "Net \"CH2TS\[6\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[6\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975306 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[5\] " "Net \"CH2TS\[5\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[5\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975306 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[4\] " "Net \"CH2TS\[4\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[4\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975306 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL3_DRT\[16\] " "Net \"PL3_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL3_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 56 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975306 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL3_DEL\[16\] " "Net \"DL3_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL3_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 58 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975306 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL4_DRT\[16\] " "Net \"PL4_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL4_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975306 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL4_DEL\[16\] " "Net \"DL4_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL4_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 66 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975306 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL5_DRT\[16\] " "Net \"PL5_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL5_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975306 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL5_DEL\[16\] " "Net \"DL5_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL5_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 74 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975306 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL6_DRT\[16\] " "Net \"PL6_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL6_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 80 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975306 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL6_DEL\[16\] " "Net \"DL6_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL6_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 82 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975306 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL7_DRT\[16\] " "Net \"PL7_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL7_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975306 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL7_DEL\[16\] " "Net \"DL7_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL7_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 90 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975306 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL8_DRT\[16\] " "Net \"PL8_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL8_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975306 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL8_DEL\[16\] " "Net \"DL8_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL8_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 98 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975306 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL9_DRT\[16\] " "Net \"PL9_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL9_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 104 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975306 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL9_DEL\[16\] " "Net \"DL9_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL9_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975306 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL10_DRT\[16\] " "Net \"PL10_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL10_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975306 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL10_DEL\[16\] " "Net \"DL10_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL10_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975306 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL11_DRT\[16\] " "Net \"PL11_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL11_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975306 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL11_DEL\[16\] " "Net \"DL11_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL11_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975306 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL12_DRT\[16\] " "Net \"PL12_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL12_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 128 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975306 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL12_DEL\[16\] " "Net \"DL12_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL12_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 130 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975306 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL13_DRT\[16\] " "Net \"PL13_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL13_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 136 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975306 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL13_DEL\[16\] " "Net \"DL13_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL13_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 138 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975306 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL14_DRT\[16\] " "Net \"PL14_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL14_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 144 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975306 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL14_DEL\[16\] " "Net \"DL14_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL14_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 146 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975306 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL15_DRT\[16\] " "Net \"PL15_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL15_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 152 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975306 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL15_DEL\[16\] " "Net \"DL15_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL15_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 154 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975306 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL16_DRT\[16\] " "Net \"PL16_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL16_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 160 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975306 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL16_DEL\[16\] " "Net \"DL16_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL16_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 162 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975306 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1613043975306 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL1_DRT\[16\] " "Net \"PL1_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL1_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 40 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975308 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL1_DEL\[16\] " "Net \"DL1_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL1_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 42 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975308 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL2_DRT\[16\] " "Net \"PL2_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL2_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 48 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975308 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL2_DEL\[16\] " "Net \"DL2_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL2_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975308 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[7\] " "Net \"CH2TS\[7\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[7\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975308 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[6\] " "Net \"CH2TS\[6\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[6\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975308 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[5\] " "Net \"CH2TS\[5\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[5\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975308 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CH2TS\[4\] " "Net \"CH2TS\[4\]\" is missing source, defaulting to GND" {  } { { "main.v" "CH2TS\[4\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 52 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975308 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL3_DRT\[16\] " "Net \"PL3_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL3_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 56 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975308 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL3_DEL\[16\] " "Net \"DL3_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL3_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 58 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975308 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL4_DRT\[16\] " "Net \"PL4_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL4_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975308 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL4_DEL\[16\] " "Net \"DL4_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL4_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 66 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975308 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL5_DRT\[16\] " "Net \"PL5_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL5_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 72 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975308 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL5_DEL\[16\] " "Net \"DL5_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL5_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 74 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975308 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL6_DRT\[16\] " "Net \"PL6_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL6_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 80 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975308 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL6_DEL\[16\] " "Net \"DL6_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL6_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 82 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975308 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL7_DRT\[16\] " "Net \"PL7_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL7_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975308 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL7_DEL\[16\] " "Net \"DL7_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL7_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 90 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975308 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL8_DRT\[16\] " "Net \"PL8_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL8_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 96 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975308 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL8_DEL\[16\] " "Net \"DL8_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL8_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 98 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975308 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL9_DRT\[16\] " "Net \"PL9_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL9_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 104 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975308 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL9_DEL\[16\] " "Net \"DL9_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL9_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 106 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975308 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL10_DRT\[16\] " "Net \"PL10_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL10_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 112 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975308 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL10_DEL\[16\] " "Net \"DL10_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL10_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 114 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975308 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL11_DRT\[16\] " "Net \"PL11_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL11_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 120 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975308 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL11_DEL\[16\] " "Net \"DL11_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL11_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 122 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975308 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL12_DRT\[16\] " "Net \"PL12_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL12_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 128 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975308 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL12_DEL\[16\] " "Net \"DL12_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL12_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 130 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975308 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL13_DRT\[16\] " "Net \"PL13_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL13_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 136 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975308 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL13_DEL\[16\] " "Net \"DL13_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL13_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 138 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975308 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL14_DRT\[16\] " "Net \"PL14_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL14_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 144 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975308 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL14_DEL\[16\] " "Net \"DL14_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL14_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 146 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975308 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL15_DRT\[16\] " "Net \"PL15_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL15_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 152 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975308 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL15_DEL\[16\] " "Net \"DL15_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL15_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 154 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975308 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PL16_DRT\[16\] " "Net \"PL16_DRT\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "PL16_DRT\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 160 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975308 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DL16_DEL\[16\] " "Net \"DL16_DEL\[16\]\" is missing source, defaulting to GND" {  } { { "main.v" "DL16_DEL\[16\]" { Text "C:/intelFPGA_lite/18.1/Projects/Cyclone_OSG/main.v" 162 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1613043975308 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1613043975308 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "19 " "19 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1613043980130 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1613043982264 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1613043990567 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613043990567 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6775 " "Implemented 6775 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1613043990899 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1613043990899 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6755 " "Implemented 6755 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1613043990899 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1613043990899 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 169 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 169 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1613043990937 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 11 14:46:30 2021 " "Processing ended: Thu Feb 11 14:46:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1613043990937 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1613043990937 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1613043990937 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1613043990937 ""}
