<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">verilator-uhdm</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 10 (means success: 0)
should_fail_because: this test was imported from ivtest and is designed to fail
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: simulation
mode: simulation
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr1704726d.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1704726d.v</a>
defines: 
time_elapsed: 1.308s
ram usage: 36468 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpplp0z2c0/scr.sh --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/pr1704726d.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1704726d.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr1704726d.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1704726d.v:1</a>: No timescale set for &#34;top&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr1704726d.v.html#l-91" target="file-frame">third_party/tests/ivtest/ivltests/pr1704726d.v:91</a>: No timescale set for &#34;test&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr1704726d.v.html#l-91" target="file-frame">third_party/tests/ivtest/ivltests/pr1704726d.v:91</a>: Compile module &#34;work@test&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr1704726d.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1704726d.v:1</a>: Compile module &#34;work@top&#34;.

[INF:EL0526] Design Elaboration...

[INF:CP0335] <a href="../../../../third_party/tests/ivtest/ivltests/pr1704726d.v.html#l-17" target="file-frame">third_party/tests/ivtest/ivltests/pr1704726d.v:17</a>: Compile generate block &#34;work@top.genblk1[0]&#34;.

[INF:CP0335] <a href="../../../../third_party/tests/ivtest/ivltests/pr1704726d.v.html#l-17" target="file-frame">third_party/tests/ivtest/ivltests/pr1704726d.v:17</a>: Compile generate block &#34;work@top.genblk1[1]&#34;.

[INF:CP0335] <a href="../../../../third_party/tests/ivtest/ivltests/pr1704726d.v.html#l-53" target="file-frame">third_party/tests/ivtest/ivltests/pr1704726d.v:53</a>: Compile generate block &#34;work@top.name6_sgl[0]&#34;.

[INF:CP0335] <a href="../../../../third_party/tests/ivtest/ivltests/pr1704726d.v.html#l-53" target="file-frame">third_party/tests/ivtest/ivltests/pr1704726d.v:53</a>: Compile generate block &#34;work@top.name6_sgl[1]&#34;.

[INF:CP0335] <a href="../../../../third_party/tests/ivtest/ivltests/pr1704726d.v.html#l-61" target="file-frame">third_party/tests/ivtest/ivltests/pr1704726d.v:61</a>: Compile generate block &#34;work@top.name7_sgi&#34;.

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/pr1704726d.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1704726d.v:1</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[ERR:UH0700] <a href="../../../../third_party/tests/ivtest/ivltests/pr1704726d.v.html#l-37" target="file-frame">third_party/tests/ivtest/ivltests/pr1704726d.v:37</a>: Unsupported expression &#34;&lt;n&lt;&gt; u&lt;225&gt; t&lt;Bit_select&gt; p&lt;226&gt; c&lt;224&gt; l&lt;37&gt;&gt;   test name3_si(out[0]);
&#34;.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 1
[WARNING] : 2
[   NOTE] : 5
+ verilator-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
Object: work_test of type 32 (module) @ 91
Object: work_top of type 32 (module) @ 1
Object:  of type 8 (cont_assign) @ 71
Object:  of type 7 (constant) @ 71
Object: out of type 106 (bit_select) @ 71
Object:  of type 7 (constant) @ 71
Object:  of type 8 (cont_assign) @ 74
Object:  of type 7 (constant) @ 74
Object: out of type 106 (bit_select) @ 74
Object:  of type 7 (constant) @ 74
Object:  of type 8 (cont_assign) @ 83
Object:  of type 7 (constant) @ 83
Object: out of type 106 (bit_select) @ 83
Object:  of type 7 (constant) @ 83
Object:  of type 40 (param_assign) @ 2
Object: parm of type 41 (parameter) @ 2
Object:  of type 7 (constant) @ 2
Object:  of type 40 (param_assign) @ 4
Object: name0_s of type 41 (parameter) @ 4
Object:  of type 7 (constant) @ 4
Object:  of type 24 (initial) @ 0
Object: name4_sb of type 33 (named_begin) @ 41
Object: $display of type 56 (sys_func_call) @ 42
Object:  of type 7 (constant) @ 42
Object:  of type 24 (initial) @ 0
Object: $display of type 56 (sys_func_call) @ 88
Object:  of type 7 (constant) @ 88
Object: name1_st of type 59 (task) @ 24
Object: $display of type 56 (sys_func_call) @ 25
Object:  of type 7 (constant) @ 25
Object: name2_sf of type 20 (function) @ 30
Object: in of type 28 (io_decl) @ 31
Object:  of type 3 (assignment) @ 32
Object: in of type 608 (ref_obj) @ 32
Object: name2_sf of type 608 (ref_obj) @ 32
Object: builtin of type 600 (package) @ 0
Object: work_top of type 32 (module) @ 1
Object: name3_si of type 32 (module) @ 37
Object: out of type 44 (port) @ 91
Object: out of type 36 (logic_net) @ 93
Object:  of type 4001 (unsupported_expr) @ 37
-Info: 	! This expression is unsupported in UHDM: <a href="../../../../third_party/tests/ivtest/ivltests/pr1704726d.v.html#l-37" target="file-frame">third_party/tests/ivtest/ivltests/pr1704726d.v:37</a>
Object: genblk1[0] of type 133 (gen_scope_array) @ 17
Object: work_top.genblk1[0] of type 134 (gen_scope) @ 0
Object:  of type 8 (cont_assign) @ 18
Object: name0_v of type 608 (ref_obj) @ 18
Object: out of type 106 (bit_select) @ 18
Object: name0_v of type 608 (ref_obj) @ 18
Object: name0_v of type 41 (parameter) @ 17
Object: genblk1[1] of type 133 (gen_scope_array) @ 17
Object: work_top.genblk1[1] of type 134 (gen_scope) @ 0
Object:  of type 8 (cont_assign) @ 18
Object: name0_v of type 608 (ref_obj) @ 18
Object: out of type 106 (bit_select) @ 18
Object: name0_v of type 608 (ref_obj) @ 18
Object: name0_v of type 41 (parameter) @ 17
Object: name6_sgl[0] of type 133 (gen_scope_array) @ 53
Object: work_top.name6_sgl[0] of type 134 (gen_scope) @ 0
Object:  of type 8 (cont_assign) @ 54
Object: i of type 608 (ref_obj) @ 54
Object: out of type 106 (bit_select) @ 54
Object: i of type 608 (ref_obj) @ 54
Object: i of type 41 (parameter) @ 53
Object: name6_sgl[1] of type 133 (gen_scope_array) @ 53
Object: work_top.name6_sgl[1] of type 134 (gen_scope) @ 0
Object:  of type 8 (cont_assign) @ 54
Object: i of type 608 (ref_obj) @ 54
Object: out of type 106 (bit_select) @ 54
Object: i of type 608 (ref_obj) @ 54
Object: i of type 41 (parameter) @ 53
Object: name7_sgi of type 133 (gen_scope_array) @ 61
Object: work_top.name7_sgi of type 134 (gen_scope) @ 0
Object:  of type 8 (cont_assign) @ 62
Object:  of type 7 (constant) @ 62
Object: out of type 106 (bit_select) @ 62
Object:  of type 7 (constant) @ 62
Object: out of type 36 (logic_net) @ 6
Object:  of type 115 (range) @ 6
Object:  of type 7 (constant) @ 6
Object:  of type 7 (constant) @ 6
Object: name0_s of type 36 (logic_net) @ 12
Object: name0_v of type 36 (logic_net) @ 21
Object: name1_st of type 36 (logic_net) @ 27
Object: name2_sf of type 36 (logic_net) @ 34
Object: name3_si of type 36 (logic_net) @ 38
Object: name4_sb of type 36 (logic_net) @ 44
Object: name5_se of type 36 (logic_net) @ 47
-Info: 	! Unhandled net type: 0
Object: name5_se of type 36 (logic_net) @ 48
Object: name6_sgl of type 36 (logic_net) @ 57
Object: name7_sgi of type 36 (logic_net) @ 65
Object: name8_sgc of type 36 (logic_net) @ 78
Object: name9_sgb of type 36 (logic_net) @ 86
%Error: Unsupported in C: Variable has same name as task: &#39;name1_st&#39;
%Error: Unsupported in C: Variable has same name as function: &#39;name2_sf&#39;
%Error: Unsupported in C: Variable has same name as cell: &#39;name3_si&#39;
%Error: Unsupported in C: Variable has same name as block: &#39;name4_sb&#39;
%Error: Unsupported in C: Variable has same name as block: &#39;name7_sgi&#39;
%Error: Exiting due to 5 error(s)
        ... See the manual and http://www.veripool.org/verilator for more assistance.
%Error: Command Failed /home/kbuilder/miniconda/envs/sv-test-env/bin/verilator_bin-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ exit 10

</pre>
</body>