{"vcs1":{"timestamp_begin":1679886509.096498822, "rt":0.30, "ut":0.11, "st":0.09}}
{"vcselab":{"timestamp_begin":1679886509.433675439, "rt":0.45, "ut":0.17, "st":0.04}}
{"link":{"timestamp_begin":1679886509.912394813, "rt":0.28, "ut":0.10, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1679886508.844237148}
{"VCS_COMP_START_TIME": 1679886508.844237148}
{"VCS_COMP_END_TIME": 1679886510.233451461}
{"VCS_USER_OPTIONS": "-sverilog -nc library.sv library_tests.sv"}
{"vcs1": {"peak_mem": 336180}}
{"stitch_vcselab": {"peak_mem": 222552}}
