=====
SETUP
11.577
9.863
21.440
clk_ibuf
0.000
0.728
data_reader_inst/prev_button1_s1
1.736
2.076
data_reader_inst/n590_s1
3.639
4.103
data_reader_inst/n74_s1
4.717
5.503
data_reader_inst/n77_s0
5.817
6.631
data_reader_inst/add_149_s8
7.626
8.440
data_reader_inst/add_149_s6
9.048
9.863
data_reader_inst/data_1_s0
9.863
=====
SETUP
12.395
9.309
21.704
clk_ibuf
0.000
0.728
uart_tx_inst/count_2_s0
1.736
2.076
uart_tx_inst/n75_s4
2.935
3.749
uart_tx_inst/n72_s4
4.361
5.175
uart_tx_inst/n71_s4
5.554
6.368
uart_tx_inst/n53_s2
6.735
7.521
uart_tx_inst/n184_s1
7.836
8.431
uart_tx_inst/count_6_s0
9.309
=====
SETUP
12.395
9.309
21.704
clk_ibuf
0.000
0.728
uart_tx_inst/count_2_s0
1.736
2.076
uart_tx_inst/n75_s4
2.935
3.749
uart_tx_inst/n72_s4
4.361
5.175
uart_tx_inst/n71_s4
5.554
6.368
uart_tx_inst/n53_s2
6.735
7.521
uart_tx_inst/n184_s1
7.836
8.431
uart_tx_inst/count_8_s0
9.309
=====
SETUP
12.395
9.309
21.704
clk_ibuf
0.000
0.728
uart_tx_inst/count_2_s0
1.736
2.076
uart_tx_inst/n75_s4
2.935
3.749
uart_tx_inst/n72_s4
4.361
5.175
uart_tx_inst/n71_s4
5.554
6.368
uart_tx_inst/n53_s2
6.735
7.521
uart_tx_inst/n184_s1
7.836
8.431
uart_tx_inst/count_9_s0
9.309
=====
SETUP
12.404
9.300
21.704
clk_ibuf
0.000
0.728
uart_tx_inst/count_2_s0
1.736
2.076
uart_tx_inst/n75_s4
2.935
3.749
uart_tx_inst/n72_s4
4.361
5.175
uart_tx_inst/n71_s4
5.554
6.368
uart_tx_inst/n53_s2
6.735
7.521
uart_tx_inst/i_31_s3
7.836
8.431
uart_tx_inst/i_0_s0
9.300
=====
SETUP
12.404
9.300
21.704
clk_ibuf
0.000
0.728
uart_tx_inst/count_2_s0
1.736
2.076
uart_tx_inst/n75_s4
2.935
3.749
uart_tx_inst/n72_s4
4.361
5.175
uart_tx_inst/n71_s4
5.554
6.368
uart_tx_inst/n53_s2
6.735
7.521
uart_tx_inst/i_31_s3
7.836
8.431
uart_tx_inst/i_30_s0
9.300
=====
SETUP
12.404
9.300
21.704
clk_ibuf
0.000
0.728
uart_tx_inst/count_2_s0
1.736
2.076
uart_tx_inst/n75_s4
2.935
3.749
uart_tx_inst/n72_s4
4.361
5.175
uart_tx_inst/n71_s4
5.554
6.368
uart_tx_inst/n53_s2
6.735
7.521
uart_tx_inst/i_31_s3
7.836
8.431
uart_tx_inst/i_31_s0
9.300
=====
SETUP
12.408
9.296
21.704
clk_ibuf
0.000
0.728
uart_tx_inst/count_2_s0
1.736
2.076
uart_tx_inst/n75_s4
2.935
3.749
uart_tx_inst/n72_s4
4.361
5.175
uart_tx_inst/n71_s4
5.554
6.368
uart_tx_inst/n53_s2
6.735
7.521
uart_tx_inst/n184_s1
7.836
8.431
uart_tx_inst/count_13_s1
9.296
=====
SETUP
12.408
9.296
21.704
clk_ibuf
0.000
0.728
uart_tx_inst/count_2_s0
1.736
2.076
uart_tx_inst/n75_s4
2.935
3.749
uart_tx_inst/n72_s4
4.361
5.175
uart_tx_inst/n71_s4
5.554
6.368
uart_tx_inst/n53_s2
6.735
7.521
uart_tx_inst/n184_s1
7.836
8.431
uart_tx_inst/count_15_s0
9.296
=====
SETUP
12.408
9.296
21.704
clk_ibuf
0.000
0.728
uart_tx_inst/count_2_s0
1.736
2.076
uart_tx_inst/n75_s4
2.935
3.749
uart_tx_inst/n72_s4
4.361
5.175
uart_tx_inst/n71_s4
5.554
6.368
uart_tx_inst/n53_s2
6.735
7.521
uart_tx_inst/n184_s1
7.836
8.431
uart_tx_inst/count_17_s0
9.296
=====
SETUP
12.674
9.030
21.704
clk_ibuf
0.000
0.728
uart_tx_inst/count_2_s0
1.736
2.076
uart_tx_inst/n75_s4
2.935
3.749
uart_tx_inst/n72_s4
4.361
5.175
uart_tx_inst/n71_s4
5.554
6.368
uart_tx_inst/n53_s2
6.735
7.521
uart_tx_inst/n184_s1
7.836
8.431
uart_tx_inst/count_21_s0
9.030
=====
SETUP
12.674
9.030
21.704
clk_ibuf
0.000
0.728
uart_tx_inst/count_2_s0
1.736
2.076
uart_tx_inst/n75_s4
2.935
3.749
uart_tx_inst/n72_s4
4.361
5.175
uart_tx_inst/n71_s4
5.554
6.368
uart_tx_inst/n53_s2
6.735
7.521
uart_tx_inst/n184_s1
7.836
8.431
uart_tx_inst/count_22_s0
9.030
=====
SETUP
12.674
9.030
21.704
clk_ibuf
0.000
0.728
uart_tx_inst/count_2_s0
1.736
2.076
uart_tx_inst/n75_s4
2.935
3.749
uart_tx_inst/n72_s4
4.361
5.175
uart_tx_inst/n71_s4
5.554
6.368
uart_tx_inst/n53_s2
6.735
7.521
uart_tx_inst/n184_s1
7.836
8.431
uart_tx_inst/count_23_s0
9.030
=====
SETUP
12.674
9.030
21.704
clk_ibuf
0.000
0.728
uart_tx_inst/count_2_s0
1.736
2.076
uart_tx_inst/n75_s4
2.935
3.749
uart_tx_inst/n72_s4
4.361
5.175
uart_tx_inst/n71_s4
5.554
6.368
uart_tx_inst/n53_s2
6.735
7.521
uart_tx_inst/n184_s1
7.836
8.431
uart_tx_inst/count_24_s0
9.030
=====
SETUP
12.676
9.028
21.704
clk_ibuf
0.000
0.728
uart_tx_inst/count_2_s0
1.736
2.076
uart_tx_inst/n75_s4
2.935
3.749
uart_tx_inst/n72_s4
4.361
5.175
uart_tx_inst/n71_s4
5.554
6.368
uart_tx_inst/n53_s2
6.735
7.521
uart_tx_inst/i_31_s3
7.836
8.431
uart_tx_inst/i_1_s0
9.028
=====
SETUP
12.676
9.028
21.704
clk_ibuf
0.000
0.728
uart_tx_inst/count_2_s0
1.736
2.076
uart_tx_inst/n75_s4
2.935
3.749
uart_tx_inst/n72_s4
4.361
5.175
uart_tx_inst/n71_s4
5.554
6.368
uart_tx_inst/n53_s2
6.735
7.521
uart_tx_inst/i_31_s3
7.836
8.431
uart_tx_inst/i_2_s0
9.028
=====
SETUP
12.676
9.028
21.704
clk_ibuf
0.000
0.728
uart_tx_inst/count_2_s0
1.736
2.076
uart_tx_inst/n75_s4
2.935
3.749
uart_tx_inst/n72_s4
4.361
5.175
uart_tx_inst/n71_s4
5.554
6.368
uart_tx_inst/n53_s2
6.735
7.521
uart_tx_inst/i_31_s3
7.836
8.431
uart_tx_inst/i_3_s0
9.028
=====
SETUP
12.676
9.028
21.704
clk_ibuf
0.000
0.728
uart_tx_inst/count_2_s0
1.736
2.076
uart_tx_inst/n75_s4
2.935
3.749
uart_tx_inst/n72_s4
4.361
5.175
uart_tx_inst/n71_s4
5.554
6.368
uart_tx_inst/n53_s2
6.735
7.521
uart_tx_inst/i_31_s3
7.836
8.431
uart_tx_inst/i_4_s0
9.028
=====
SETUP
12.676
9.028
21.704
clk_ibuf
0.000
0.728
uart_tx_inst/count_2_s0
1.736
2.076
uart_tx_inst/n75_s4
2.935
3.749
uart_tx_inst/n72_s4
4.361
5.175
uart_tx_inst/n71_s4
5.554
6.368
uart_tx_inst/n53_s2
6.735
7.521
uart_tx_inst/i_31_s3
7.836
8.431
uart_tx_inst/i_5_s0
9.028
=====
SETUP
12.676
9.028
21.704
clk_ibuf
0.000
0.728
uart_tx_inst/count_2_s0
1.736
2.076
uart_tx_inst/n75_s4
2.935
3.749
uart_tx_inst/n72_s4
4.361
5.175
uart_tx_inst/n71_s4
5.554
6.368
uart_tx_inst/n53_s2
6.735
7.521
uart_tx_inst/i_31_s3
7.836
8.431
uart_tx_inst/i_24_s0
9.028
=====
SETUP
12.676
9.028
21.704
clk_ibuf
0.000
0.728
uart_tx_inst/count_2_s0
1.736
2.076
uart_tx_inst/n75_s4
2.935
3.749
uart_tx_inst/n72_s4
4.361
5.175
uart_tx_inst/n71_s4
5.554
6.368
uart_tx_inst/n53_s2
6.735
7.521
uart_tx_inst/i_31_s3
7.836
8.431
uart_tx_inst/i_25_s0
9.028
=====
SETUP
12.676
9.028
21.704
clk_ibuf
0.000
0.728
uart_tx_inst/count_2_s0
1.736
2.076
uart_tx_inst/n75_s4
2.935
3.749
uart_tx_inst/n72_s4
4.361
5.175
uart_tx_inst/n71_s4
5.554
6.368
uart_tx_inst/n53_s2
6.735
7.521
uart_tx_inst/i_31_s3
7.836
8.431
uart_tx_inst/i_26_s0
9.028
=====
SETUP
12.676
9.028
21.704
clk_ibuf
0.000
0.728
uart_tx_inst/count_2_s0
1.736
2.076
uart_tx_inst/n75_s4
2.935
3.749
uart_tx_inst/n72_s4
4.361
5.175
uart_tx_inst/n71_s4
5.554
6.368
uart_tx_inst/n53_s2
6.735
7.521
uart_tx_inst/i_31_s3
7.836
8.431
uart_tx_inst/i_27_s0
9.028
=====
SETUP
12.676
9.028
21.704
clk_ibuf
0.000
0.728
uart_tx_inst/count_2_s0
1.736
2.076
uart_tx_inst/n75_s4
2.935
3.749
uart_tx_inst/n72_s4
4.361
5.175
uart_tx_inst/n71_s4
5.554
6.368
uart_tx_inst/n53_s2
6.735
7.521
uart_tx_inst/i_31_s3
7.836
8.431
uart_tx_inst/i_28_s0
9.028
=====
SETUP
12.676
9.028
21.704
clk_ibuf
0.000
0.728
uart_tx_inst/count_2_s0
1.736
2.076
uart_tx_inst/n75_s4
2.935
3.749
uart_tx_inst/n72_s4
4.361
5.175
uart_tx_inst/n71_s4
5.554
6.368
uart_tx_inst/n53_s2
6.735
7.521
uart_tx_inst/i_31_s3
7.836
8.431
uart_tx_inst/i_29_s0
9.028
=====
HOLD
0.524
1.866
1.342
clk_ibuf
0.000
0.626
uart_tx_inst/count_16_s1
1.342
1.589
uart_tx_inst/n63_s6
1.591
1.866
uart_tx_inst/count_16_s1
1.866
=====
HOLD
0.524
1.866
1.342
clk_ibuf
0.000
0.626
uart_tx_inst/count_20_s1
1.342
1.589
uart_tx_inst/n59_s7
1.591
1.866
uart_tx_inst/count_20_s1
1.866
=====
HOLD
0.524
1.866
1.342
clk_ibuf
0.000
0.626
uart_tx_inst/count_6_s0
1.342
1.589
uart_tx_inst/n73_s3
1.591
1.866
uart_tx_inst/count_6_s0
1.866
=====
HOLD
0.524
1.866
1.342
clk_ibuf
0.000
0.626
uart_tx_inst/count_11_s0
1.342
1.589
uart_tx_inst/n68_s3
1.591
1.866
uart_tx_inst/count_11_s0
1.866
=====
HOLD
0.524
1.866
1.342
clk_ibuf
0.000
0.626
uart_tx_inst/count_14_s0
1.342
1.589
uart_tx_inst/n65_s3
1.591
1.866
uart_tx_inst/count_14_s0
1.866
=====
HOLD
0.524
1.866
1.342
clk_ibuf
0.000
0.626
data_reader_inst/button2_counter_17_s0
1.342
1.589
data_reader_inst/n120_s3
1.591
1.866
data_reader_inst/button2_counter_17_s0
1.866
=====
HOLD
0.525
1.867
1.342
clk_ibuf
0.000
0.626
uart_tx_inst/count_8_s0
1.342
1.589
uart_tx_inst/n71_s5
1.591
1.867
uart_tx_inst/count_8_s0
1.867
=====
HOLD
0.525
1.867
1.342
clk_ibuf
0.000
0.626
uart_tx_inst/count_15_s0
1.342
1.589
uart_tx_inst/n64_s3
1.591
1.867
uart_tx_inst/count_15_s0
1.867
=====
HOLD
0.525
1.867
1.342
clk_ibuf
0.000
0.626
data_reader_inst/button1_counter_0_s1
1.342
1.589
data_reader_inst/n26_s6
1.591
1.867
data_reader_inst/button1_counter_0_s1
1.867
=====
HOLD
0.525
1.867
1.342
clk_ibuf
0.000
0.626
data_reader_inst/button2_counter_3_s0
1.342
1.589
data_reader_inst/n134_s3
1.591
1.867
data_reader_inst/button2_counter_3_s0
1.867
=====
HOLD
0.525
1.867
1.342
clk_ibuf
0.000
0.626
data_reader_inst/button2_counter_16_s0
1.342
1.589
data_reader_inst/n121_s3
1.591
1.867
data_reader_inst/button2_counter_16_s0
1.867
=====
HOLD
0.525
1.867
1.342
clk_ibuf
0.000
0.626
data_reader_inst/number_of_press_3_s0
1.342
1.589
data_reader_inst/n83_s4
1.591
1.867
data_reader_inst/number_of_press_3_s0
1.867
=====
HOLD
0.525
1.867
1.342
clk_ibuf
0.000
0.626
data_reader_inst/number_of_press_7_s0
1.342
1.589
data_reader_inst/n79_s2
1.591
1.867
data_reader_inst/number_of_press_7_s0
1.867
=====
HOLD
0.525
1.867
1.342
clk_ibuf
0.000
0.626
data_reader_inst/button1_counter_2_s0
1.342
1.589
data_reader_inst/n24_s3
1.591
1.867
data_reader_inst/button1_counter_2_s0
1.867
=====
HOLD
0.525
1.867
1.342
clk_ibuf
0.000
0.626
data_reader_inst/button1_counter_6_s0
1.342
1.589
data_reader_inst/n20_s3
1.591
1.867
data_reader_inst/button1_counter_6_s0
1.867
=====
HOLD
0.525
1.867
1.342
clk_ibuf
0.000
0.626
data_reader_inst/button1_counter_7_s0
1.342
1.589
data_reader_inst/n19_s3
1.591
1.867
data_reader_inst/button1_counter_7_s0
1.867
=====
HOLD
0.525
1.867
1.342
clk_ibuf
0.000
0.626
data_reader_inst/button1_counter_9_s0
1.342
1.589
data_reader_inst/n17_s3
1.591
1.867
data_reader_inst/button1_counter_9_s0
1.867
=====
HOLD
0.525
1.867
1.342
clk_ibuf
0.000
0.626
data_reader_inst/button1_counter_10_s0
1.342
1.589
data_reader_inst/n16_s3
1.591
1.867
data_reader_inst/button1_counter_10_s0
1.867
=====
HOLD
0.525
1.867
1.342
clk_ibuf
0.000
0.626
data_reader_inst/button1_counter_17_s0
1.342
1.589
data_reader_inst/n9_s3
1.591
1.867
data_reader_inst/button1_counter_17_s0
1.867
=====
HOLD
0.526
1.868
1.342
clk_ibuf
0.000
0.626
uart_tx_inst/count_1_s1
1.342
1.589
uart_tx_inst/n78_s5
1.592
1.868
uart_tx_inst/count_1_s1
1.868
=====
HOLD
0.526
1.868
1.342
clk_ibuf
0.000
0.626
uart_tx_inst/count_13_s1
1.342
1.589
uart_tx_inst/n66_s6
1.592
1.868
uart_tx_inst/count_13_s1
1.868
=====
HOLD
0.526
1.868
1.342
clk_ibuf
0.000
0.626
uart_tx_inst/i_0_s0
1.342
1.589
uart_tx_inst/n123_s2
1.592
1.868
uart_tx_inst/i_0_s0
1.868
=====
HOLD
0.526
1.868
1.342
clk_ibuf
0.000
0.626
uart_tx_inst/count_21_s0
1.342
1.589
uart_tx_inst/n58_s3
1.592
1.868
uart_tx_inst/count_21_s0
1.868
=====
HOLD
0.526
1.868
1.342
clk_ibuf
0.000
0.626
data_reader_inst/button2_counter_0_s1
1.342
1.589
data_reader_inst/n137_s6
1.592
1.868
data_reader_inst/button2_counter_0_s1
1.868
=====
HOLD
0.526
1.868
1.342
clk_ibuf
0.000
0.626
data_reader_inst/button2_counter_1_s0
1.342
1.589
data_reader_inst/n136_s3
1.592
1.868
data_reader_inst/button2_counter_1_s0
1.868
