Analysis & Synthesis report for test
Tue Mar 28 20:36:32 2017
Quartus Prime Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |DE1_SoC_ADC|ADC_frequency_measurement:frequency|state
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component
 16. Source assignments for DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated
 17. Source assignments for DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p
 18. Source assignments for DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p
 19. Source assignments for DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|altsyncram_91b1:fifo_ram
 20. Source assignments for DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp
 21. Source assignments for DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12
 22. Source assignments for DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp
 23. Source assignments for DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15
 24. Source assignments for DE1_SoC_QSYS:u_top|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 25. Source assignments for DE1_SoC_QSYS:u_top|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 26. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component
 27. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u_top|DE1_SoC_QSYS_pll_sys:pll_sys|altera_pll:altera_pll_i
 28. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u_top|altera_reset_controller:rst_controller
 29. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u_top|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 30. Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u_top|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 31. Parameter Settings for Inferred Entity Instance: ADC_frequency_measurement:frequency|lpm_divide:Div2
 32. Parameter Settings for Inferred Entity Instance: ADC_frequency_measurement:frequency|lpm_divide:Mod3
 33. Parameter Settings for Inferred Entity Instance: ADC_frequency_measurement:frequency|lpm_divide:Mod0
 34. Parameter Settings for Inferred Entity Instance: ADC_frequency_measurement:frequency|lpm_divide:Div3
 35. Parameter Settings for Inferred Entity Instance: ADC_frequency_measurement:frequency|lpm_divide:Mod4
 36. Parameter Settings for Inferred Entity Instance: ADC_frequency_measurement:frequency|lpm_divide:Div0
 37. Parameter Settings for Inferred Entity Instance: ADC_frequency_measurement:frequency|lpm_divide:Mod1
 38. Parameter Settings for Inferred Entity Instance: ADC_frequency_measurement:frequency|lpm_divide:Div4
 39. Parameter Settings for Inferred Entity Instance: ADC_frequency_measurement:frequency|lpm_divide:Mod5
 40. Parameter Settings for Inferred Entity Instance: ADC_frequency_measurement:frequency|lpm_divide:Div1
 41. Parameter Settings for Inferred Entity Instance: ADC_frequency_measurement:frequency|lpm_divide:Mod2
 42. Parameter Settings for Inferred Entity Instance: ADC_frequency_measurement:frequency|lpm_divide:Div5
 43. Parameter Settings for Inferred Entity Instance: ADC_frequency_measurement:frequency|lpm_divide:Mod6
 44. Parameter Settings for Inferred Entity Instance: ADC_frequency_measurement:frequency|lpm_divide:Div6
 45. Parameter Settings for Inferred Entity Instance: ADC_frequency_measurement:frequency|lpm_divide:Mod7
 46. Parameter Settings for Inferred Entity Instance: ADC_frequency_measurement:frequency|lpm_divide:Div7
 47. Parameter Settings for Inferred Entity Instance: ADC_frequency_measurement:frequency|lpm_divide:Mod8
 48. dcfifo Parameter Settings by Entity Instance
 49. Port Connectivity Checks: "DE1_SoC_QSYS:u_top|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 50. Port Connectivity Checks: "DE1_SoC_QSYS:u_top|altera_reset_controller:rst_controller"
 51. Port Connectivity Checks: "DE1_SoC_QSYS:u_top|DE1_SoC_QSYS_sysid_qsys:sysid_qsys"
 52. Port Connectivity Checks: "DE1_SoC_QSYS:u_top|DE1_SoC_QSYS_sw:sw"
 53. Port Connectivity Checks: "DE1_SoC_QSYS:u_top|DE1_SoC_QSYS_pll_sys:pll_sys|altera_pll:altera_pll_i"
 54. Port Connectivity Checks: "DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst"
 55. Port Connectivity Checks: "DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308"
 56. Port Connectivity Checks: "DE1_SoC_QSYS:u_top"
 57. Port Connectivity Checks: "Seg7:s5"
 58. Port Connectivity Checks: "Seg7:s4"
 59. Port Connectivity Checks: "Seg7:s3"
 60. Port Connectivity Checks: "Seg7:s2"
 61. Port Connectivity Checks: "Seg7:s1"
 62. Port Connectivity Checks: "Seg7:s0"
 63. Port Connectivity Checks: "ADC_frequency_measurement:frequency"
 64. Port Connectivity Checks: "Binary2Decimal:transfer"
 65. Post-Synthesis Netlist Statistics for Top Partition
 66. Elapsed Time Per Partition
 67. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Mar 28 20:36:32 2017       ;
; Quartus Prime Version           ; 15.1.1 Build 189 12/02/2015 SJ Lite Edition ;
; Revision Name                   ; test                                        ;
; Top-level Entity Name           ; DE1_SoC_ADC                                 ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 422                                         ;
; Total pins                      ; 132                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; DE1_SoC_ADC        ; test               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                  ;
+---------------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+--------------+
; File Name with User-Entered Path                              ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                            ; Library      ;
+---------------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+--------------+
; DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v                         ; yes             ; User Verilog HDL File        ; D:/test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v                           ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v   ; yes             ; User Verilog HDL File        ; D:/test/DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v     ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/altera_reset_synchronizer.v ; yes             ; User Verilog HDL File        ; D:/test/DE1_SoC_QSYS/synthesis/submodules/altera_reset_synchronizer.v   ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sysid_qsys.v   ; yes             ; User Verilog HDL File        ; D:/test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sysid_qsys.v     ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sw.v           ; yes             ; User Verilog HDL File        ; D:/test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sw.v             ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll_sys.v      ; yes             ; User Verilog HDL File        ; D:/test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll_sys.v        ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/adc_ltc2308_fifo.v          ; yes             ; User Verilog HDL File        ; D:/test/DE1_SoC_QSYS/synthesis/submodules/adc_ltc2308_fifo.v            ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/adc_ltc2308.v               ; yes             ; User Verilog HDL File        ; D:/test/DE1_SoC_QSYS/synthesis/submodules/adc_ltc2308.v                 ; DE1_SoC_QSYS ;
; DE1_SoC_QSYS/synthesis/submodules/adc_data_fifo.v             ; yes             ; User Wizard-Generated File   ; D:/test/DE1_SoC_QSYS/synthesis/submodules/adc_data_fifo.v               ; DE1_SoC_QSYS ;
; DE1_SoC_ADC.v                                                 ; yes             ; User Verilog HDL File        ; D:/test/DE1_SoC_ADC.v                                                   ;              ;
; Binary2Decimal.v                                              ; yes             ; User Verilog HDL File        ; D:/test/Binary2Decimal.v                                                ;              ;
; ADC_Measure_time.v                                            ; yes             ; User Verilog HDL File        ; D:/test/ADC_Measure_time.v                                              ;              ;
; Seg7.v                                                        ; yes             ; User Verilog HDL File        ; D:/test/Seg7.v                                                          ;              ;
; ADC_frequency_measurement.v                                   ; yes             ; User Verilog HDL File        ; D:/test/ADC_frequency_measurement.v                                     ;              ;
; dcfifo.tdf                                                    ; yes             ; Megafunction                 ; d:/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo.tdf          ;              ;
; lpm_counter.inc                                               ; yes             ; Megafunction                 ; d:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_counter.inc     ;              ;
; lpm_add_sub.inc                                               ; yes             ; Megafunction                 ; d:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_add_sub.inc     ;              ;
; altdpram.inc                                                  ; yes             ; Megafunction                 ; d:/altera_lite/15.1/quartus/libraries/megafunctions/altdpram.inc        ;              ;
; a_graycounter.inc                                             ; yes             ; Megafunction                 ; d:/altera_lite/15.1/quartus/libraries/megafunctions/a_graycounter.inc   ;              ;
; a_fefifo.inc                                                  ; yes             ; Megafunction                 ; d:/altera_lite/15.1/quartus/libraries/megafunctions/a_fefifo.inc        ;              ;
; a_gray2bin.inc                                                ; yes             ; Megafunction                 ; d:/altera_lite/15.1/quartus/libraries/megafunctions/a_gray2bin.inc      ;              ;
; dffpipe.inc                                                   ; yes             ; Megafunction                 ; d:/altera_lite/15.1/quartus/libraries/megafunctions/dffpipe.inc         ;              ;
; alt_sync_fifo.inc                                             ; yes             ; Megafunction                 ; d:/altera_lite/15.1/quartus/libraries/megafunctions/alt_sync_fifo.inc   ;              ;
; lpm_compare.inc                                               ; yes             ; Megafunction                 ; d:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_compare.inc     ;              ;
; altsyncram_fifo.inc                                           ; yes             ; Megafunction                 ; d:/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram_fifo.inc ;              ;
; aglobal151.inc                                                ; yes             ; Megafunction                 ; d:/altera_lite/15.1/quartus/libraries/megafunctions/aglobal151.inc      ;              ;
; db/dcfifo_s7q1.tdf                                            ; yes             ; Auto-Generated Megafunction  ; D:/test/db/dcfifo_s7q1.tdf                                              ;              ;
; db/a_graycounter_pv6.tdf                                      ; yes             ; Auto-Generated Megafunction  ; D:/test/db/a_graycounter_pv6.tdf                                        ;              ;
; db/a_graycounter_ldc.tdf                                      ; yes             ; Auto-Generated Megafunction  ; D:/test/db/a_graycounter_ldc.tdf                                        ;              ;
; db/altsyncram_91b1.tdf                                        ; yes             ; Auto-Generated Megafunction  ; D:/test/db/altsyncram_91b1.tdf                                          ;              ;
; db/alt_synch_pipe_apl.tdf                                     ; yes             ; Auto-Generated Megafunction  ; D:/test/db/alt_synch_pipe_apl.tdf                                       ;              ;
; db/dffpipe_re9.tdf                                            ; yes             ; Auto-Generated Megafunction  ; D:/test/db/dffpipe_re9.tdf                                              ;              ;
; db/alt_synch_pipe_bpl.tdf                                     ; yes             ; Auto-Generated Megafunction  ; D:/test/db/alt_synch_pipe_bpl.tdf                                       ;              ;
; db/dffpipe_se9.tdf                                            ; yes             ; Auto-Generated Megafunction  ; D:/test/db/dffpipe_se9.tdf                                              ;              ;
; db/cmpr_b06.tdf                                               ; yes             ; Auto-Generated Megafunction  ; D:/test/db/cmpr_b06.tdf                                                 ;              ;
; altera_pll.v                                                  ; yes             ; Megafunction                 ; d:/altera_lite/15.1/quartus/libraries/megafunctions/altera_pll.v        ;              ;
; lpm_divide.tdf                                                ; yes             ; Megafunction                 ; d:/altera_lite/15.1/quartus/libraries/megafunctions/lpm_divide.tdf      ;              ;
; abs_divider.inc                                               ; yes             ; Megafunction                 ; d:/altera_lite/15.1/quartus/libraries/megafunctions/abs_divider.inc     ;              ;
; sign_div_unsign.inc                                           ; yes             ; Megafunction                 ; d:/altera_lite/15.1/quartus/libraries/megafunctions/sign_div_unsign.inc ;              ;
; db/lpm_divide_4dm.tdf                                         ; yes             ; Auto-Generated Megafunction  ; D:/test/db/lpm_divide_4dm.tdf                                           ;              ;
; db/sign_div_unsign_anh.tdf                                    ; yes             ; Auto-Generated Megafunction  ; D:/test/db/sign_div_unsign_anh.tdf                                      ;              ;
; db/alt_u_div_q2f.tdf                                          ; yes             ; Auto-Generated Megafunction  ; D:/test/db/alt_u_div_q2f.tdf                                            ;              ;
; db/lpm_divide_q3m.tdf                                         ; yes             ; Auto-Generated Megafunction  ; D:/test/db/lpm_divide_q3m.tdf                                           ;              ;
; db/sign_div_unsign_tlh.tdf                                    ; yes             ; Auto-Generated Megafunction  ; D:/test/db/sign_div_unsign_tlh.tdf                                      ;              ;
; db/alt_u_div_00f.tdf                                          ; yes             ; Auto-Generated Megafunction  ; D:/test/db/alt_u_div_00f.tdf                                            ;              ;
; db/lpm_divide_8dm.tdf                                         ; yes             ; Auto-Generated Megafunction  ; D:/test/db/lpm_divide_8dm.tdf                                           ;              ;
; db/sign_div_unsign_enh.tdf                                    ; yes             ; Auto-Generated Megafunction  ; D:/test/db/sign_div_unsign_enh.tdf                                      ;              ;
; db/alt_u_div_23f.tdf                                          ; yes             ; Auto-Generated Megafunction  ; D:/test/db/alt_u_div_23f.tdf                                            ;              ;
; db/lpm_divide_nbm.tdf                                         ; yes             ; Auto-Generated Megafunction  ; D:/test/db/lpm_divide_nbm.tdf                                           ;              ;
; db/lpm_divide_bdm.tdf                                         ; yes             ; Auto-Generated Megafunction  ; D:/test/db/lpm_divide_bdm.tdf                                           ;              ;
; db/sign_div_unsign_hnh.tdf                                    ; yes             ; Auto-Generated Megafunction  ; D:/test/db/sign_div_unsign_hnh.tdf                                      ;              ;
; db/alt_u_div_83f.tdf                                          ; yes             ; Auto-Generated Megafunction  ; D:/test/db/alt_u_div_83f.tdf                                            ;              ;
; db/lpm_divide_qbm.tdf                                         ; yes             ; Auto-Generated Megafunction  ; D:/test/db/lpm_divide_qbm.tdf                                           ;              ;
; db/sign_div_unsign_0mh.tdf                                    ; yes             ; Auto-Generated Megafunction  ; D:/test/db/sign_div_unsign_0mh.tdf                                      ;              ;
; db/alt_u_div_60f.tdf                                          ; yes             ; Auto-Generated Megafunction  ; D:/test/db/alt_u_div_60f.tdf                                            ;              ;
; db/lpm_divide_5dm.tdf                                         ; yes             ; Auto-Generated Megafunction  ; D:/test/db/lpm_divide_5dm.tdf                                           ;              ;
; db/sign_div_unsign_bnh.tdf                                    ; yes             ; Auto-Generated Megafunction  ; D:/test/db/sign_div_unsign_bnh.tdf                                      ;              ;
; db/alt_u_div_s2f.tdf                                          ; yes             ; Auto-Generated Megafunction  ; D:/test/db/alt_u_div_s2f.tdf                                            ;              ;
; db/lpm_divide_9dm.tdf                                         ; yes             ; Auto-Generated Megafunction  ; D:/test/db/lpm_divide_9dm.tdf                                           ;              ;
; db/sign_div_unsign_fnh.tdf                                    ; yes             ; Auto-Generated Megafunction  ; D:/test/db/sign_div_unsign_fnh.tdf                                      ;              ;
; db/alt_u_div_43f.tdf                                          ; yes             ; Auto-Generated Megafunction  ; D:/test/db/alt_u_div_43f.tdf                                            ;              ;
; db/lpm_divide_cdm.tdf                                         ; yes             ; Auto-Generated Megafunction  ; D:/test/db/lpm_divide_cdm.tdf                                           ;              ;
; db/sign_div_unsign_inh.tdf                                    ; yes             ; Auto-Generated Megafunction  ; D:/test/db/sign_div_unsign_inh.tdf                                      ;              ;
; db/alt_u_div_a3f.tdf                                          ; yes             ; Auto-Generated Megafunction  ; D:/test/db/alt_u_div_a3f.tdf                                            ;              ;
+---------------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                          ;
+---------------------------------------------+----------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                  ;
+---------------------------------------------+----------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 9877                                                                                   ;
;                                             ;                                                                                        ;
; Combinational ALUT usage for logic          ; 19660                                                                                  ;
;     -- 7 input functions                    ; 16                                                                                     ;
;     -- 6 input functions                    ; 38                                                                                     ;
;     -- 5 input functions                    ; 93                                                                                     ;
;     -- 4 input functions                    ; 4666                                                                                   ;
;     -- <=3 input functions                  ; 14847                                                                                  ;
;                                             ;                                                                                        ;
; Dedicated logic registers                   ; 422                                                                                    ;
;                                             ;                                                                                        ;
; I/O pins                                    ; 132                                                                                    ;
;                                             ;                                                                                        ;
; Total DSP Blocks                            ; 0                                                                                      ;
;                                             ;                                                                                        ;
; Total PLLs                                  ; 2                                                                                      ;
;     -- PLLs                                 ; 2                                                                                      ;
;                                             ;                                                                                        ;
; Maximum fan-out node                        ; DE1_SoC_QSYS:u_top|DE1_SoC_QSYS_pll_sys:pll_sys|altera_pll:altera_pll_i|outclk_wire[1] ;
; Maximum fan-out                             ; 412                                                                                    ;
; Total fan-out                               ; 61811                                                                                  ;
; Average fan-out                             ; 3.03                                                                                   ;
+---------------------------------------------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                   ;
+-------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                              ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE1_SoC_ADC                              ; 19660 (0)         ; 422 (0)      ; 0                 ; 0          ; 132  ; 0            ; |DE1_SoC_ADC                                                                                                                                     ; work         ;
;    |ADC_Measure_time:ADC_con|             ; 10 (10)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|ADC_Measure_time:ADC_con                                                                                                            ; work         ;
;    |ADC_frequency_measurement:frequency|  ; 19542 (342)       ; 356 (356)    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency                                                                                                 ; work         ;
;       |lpm_divide:Div0|                   ; 665 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|lpm_divide:Div0                                                                                 ; work         ;
;          |lpm_divide_nbm:auto_generated|  ; 665 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|lpm_divide:Div0|lpm_divide_nbm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_tlh:divider| ; 665 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|lpm_divide:Div0|lpm_divide_nbm:auto_generated|sign_div_unsign_tlh:divider                       ; work         ;
;                |alt_u_div_00f:divider|    ; 665 (665)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|lpm_divide:Div0|lpm_divide_nbm:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_00f:divider ; work         ;
;       |lpm_divide:Div1|                   ; 1086 (0)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|lpm_divide:Div1                                                                                 ; work         ;
;          |lpm_divide_qbm:auto_generated|  ; 1086 (0)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|lpm_divide:Div1|lpm_divide_qbm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_0mh:divider| ; 1086 (0)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|lpm_divide:Div1|lpm_divide_qbm:auto_generated|sign_div_unsign_0mh:divider                       ; work         ;
;                |alt_u_div_60f:divider|    ; 1086 (1086)       ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|lpm_divide:Div1|lpm_divide_qbm:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_60f:divider ; work         ;
;       |lpm_divide:Div2|                   ; 1412 (0)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|lpm_divide:Div2                                                                                 ; work         ;
;          |lpm_divide_4dm:auto_generated|  ; 1412 (0)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|lpm_divide:Div2|lpm_divide_4dm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_anh:divider| ; 1412 (0)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|lpm_divide:Div2|lpm_divide_4dm:auto_generated|sign_div_unsign_anh:divider                       ; work         ;
;                |alt_u_div_q2f:divider|    ; 1412 (1412)       ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|lpm_divide:Div2|lpm_divide_4dm:auto_generated|sign_div_unsign_anh:divider|alt_u_div_q2f:divider ; work         ;
;       |lpm_divide:Div3|                   ; 1810 (0)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|lpm_divide:Div3                                                                                 ; work         ;
;          |lpm_divide_8dm:auto_generated|  ; 1810 (0)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|lpm_divide:Div3|lpm_divide_8dm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_enh:divider| ; 1810 (0)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|lpm_divide:Div3|lpm_divide_8dm:auto_generated|sign_div_unsign_enh:divider                       ; work         ;
;                |alt_u_div_23f:divider|    ; 1810 (1810)       ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|lpm_divide:Div3|lpm_divide_8dm:auto_generated|sign_div_unsign_enh:divider|alt_u_div_23f:divider ; work         ;
;       |lpm_divide:Div4|                   ; 2076 (0)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|lpm_divide:Div4                                                                                 ; work         ;
;          |lpm_divide_bdm:auto_generated|  ; 2076 (0)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|lpm_divide:Div4|lpm_divide_bdm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_hnh:divider| ; 2076 (0)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|lpm_divide:Div4|lpm_divide_bdm:auto_generated|sign_div_unsign_hnh:divider                       ; work         ;
;                |alt_u_div_83f:divider|    ; 2076 (2076)       ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|lpm_divide:Div4|lpm_divide_bdm:auto_generated|sign_div_unsign_hnh:divider|alt_u_div_83f:divider ; work         ;
;       |lpm_divide:Div5|                   ; 2257 (0)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|lpm_divide:Div5                                                                                 ; work         ;
;          |lpm_divide_5dm:auto_generated|  ; 2257 (0)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|lpm_divide:Div5|lpm_divide_5dm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_bnh:divider| ; 2257 (0)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|lpm_divide:Div5|lpm_divide_5dm:auto_generated|sign_div_unsign_bnh:divider                       ; work         ;
;                |alt_u_div_s2f:divider|    ; 2257 (2257)       ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|lpm_divide:Div5|lpm_divide_5dm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_s2f:divider ; work         ;
;       |lpm_divide:Div6|                   ; 2455 (0)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|lpm_divide:Div6                                                                                 ; work         ;
;          |lpm_divide_9dm:auto_generated|  ; 2455 (0)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|lpm_divide:Div6|lpm_divide_9dm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_fnh:divider| ; 2455 (0)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|lpm_divide:Div6|lpm_divide_9dm:auto_generated|sign_div_unsign_fnh:divider                       ; work         ;
;                |alt_u_div_43f:divider|    ; 2455 (2455)       ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|lpm_divide:Div6|lpm_divide_9dm:auto_generated|sign_div_unsign_fnh:divider|alt_u_div_43f:divider ; work         ;
;       |lpm_divide:Div7|                   ; 2566 (0)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|lpm_divide:Div7                                                                                 ; work         ;
;          |lpm_divide_cdm:auto_generated|  ; 2566 (0)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|lpm_divide:Div7|lpm_divide_cdm:auto_generated                                                   ; work         ;
;             |sign_div_unsign_inh:divider| ; 2566 (0)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|lpm_divide:Div7|lpm_divide_cdm:auto_generated|sign_div_unsign_inh:divider                       ; work         ;
;                |alt_u_div_a3f:divider|    ; 2566 (2566)       ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|lpm_divide:Div7|lpm_divide_cdm:auto_generated|sign_div_unsign_inh:divider|alt_u_div_a3f:divider ; work         ;
;       |lpm_divide:Mod0|                   ; 665 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|lpm_divide:Mod0                                                                                 ; work         ;
;          |lpm_divide_q3m:auto_generated|  ; 665 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|lpm_divide:Mod0|lpm_divide_q3m:auto_generated                                                   ; work         ;
;             |sign_div_unsign_tlh:divider| ; 665 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|lpm_divide:Mod0|lpm_divide_q3m:auto_generated|sign_div_unsign_tlh:divider                       ; work         ;
;                |alt_u_div_00f:divider|    ; 665 (665)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|lpm_divide:Mod0|lpm_divide_q3m:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_00f:divider ; work         ;
;       |lpm_divide:Mod1|                   ; 650 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|lpm_divide:Mod1                                                                                 ; work         ;
;          |lpm_divide_q3m:auto_generated|  ; 650 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|lpm_divide:Mod1|lpm_divide_q3m:auto_generated                                                   ; work         ;
;             |sign_div_unsign_tlh:divider| ; 650 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|lpm_divide:Mod1|lpm_divide_q3m:auto_generated|sign_div_unsign_tlh:divider                       ; work         ;
;                |alt_u_div_00f:divider|    ; 650 (650)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|lpm_divide:Mod1|lpm_divide_q3m:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_00f:divider ; work         ;
;       |lpm_divide:Mod2|                   ; 617 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|lpm_divide:Mod2                                                                                 ; work         ;
;          |lpm_divide_q3m:auto_generated|  ; 617 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|lpm_divide:Mod2|lpm_divide_q3m:auto_generated                                                   ; work         ;
;             |sign_div_unsign_tlh:divider| ; 617 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|lpm_divide:Mod2|lpm_divide_q3m:auto_generated|sign_div_unsign_tlh:divider                       ; work         ;
;                |alt_u_div_00f:divider|    ; 617 (617)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|lpm_divide:Mod2|lpm_divide_q3m:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_00f:divider ; work         ;
;       |lpm_divide:Mod3|                   ; 587 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|lpm_divide:Mod3                                                                                 ; work         ;
;          |lpm_divide_q3m:auto_generated|  ; 587 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|lpm_divide:Mod3|lpm_divide_q3m:auto_generated                                                   ; work         ;
;             |sign_div_unsign_tlh:divider| ; 587 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|lpm_divide:Mod3|lpm_divide_q3m:auto_generated|sign_div_unsign_tlh:divider                       ; work         ;
;                |alt_u_div_00f:divider|    ; 587 (587)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|lpm_divide:Mod3|lpm_divide_q3m:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_00f:divider ; work         ;
;       |lpm_divide:Mod4|                   ; 543 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|lpm_divide:Mod4                                                                                 ; work         ;
;          |lpm_divide_q3m:auto_generated|  ; 543 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|lpm_divide:Mod4|lpm_divide_q3m:auto_generated                                                   ; work         ;
;             |sign_div_unsign_tlh:divider| ; 543 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|lpm_divide:Mod4|lpm_divide_q3m:auto_generated|sign_div_unsign_tlh:divider                       ; work         ;
;                |alt_u_div_00f:divider|    ; 543 (543)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|lpm_divide:Mod4|lpm_divide_q3m:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_00f:divider ; work         ;
;       |lpm_divide:Mod5|                   ; 510 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|lpm_divide:Mod5                                                                                 ; work         ;
;          |lpm_divide_q3m:auto_generated|  ; 510 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|lpm_divide:Mod5|lpm_divide_q3m:auto_generated                                                   ; work         ;
;             |sign_div_unsign_tlh:divider| ; 510 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|lpm_divide:Mod5|lpm_divide_q3m:auto_generated|sign_div_unsign_tlh:divider                       ; work         ;
;                |alt_u_div_00f:divider|    ; 510 (510)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|lpm_divide:Mod5|lpm_divide_q3m:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_00f:divider ; work         ;
;       |lpm_divide:Mod6|                   ; 474 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|lpm_divide:Mod6                                                                                 ; work         ;
;          |lpm_divide_q3m:auto_generated|  ; 474 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|lpm_divide:Mod6|lpm_divide_q3m:auto_generated                                                   ; work         ;
;             |sign_div_unsign_tlh:divider| ; 474 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|lpm_divide:Mod6|lpm_divide_q3m:auto_generated|sign_div_unsign_tlh:divider                       ; work         ;
;                |alt_u_div_00f:divider|    ; 474 (474)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|lpm_divide:Mod6|lpm_divide_q3m:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_00f:divider ; work         ;
;       |lpm_divide:Mod7|                   ; 430 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|lpm_divide:Mod7                                                                                 ; work         ;
;          |lpm_divide_q3m:auto_generated|  ; 430 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|lpm_divide:Mod7|lpm_divide_q3m:auto_generated                                                   ; work         ;
;             |sign_div_unsign_tlh:divider| ; 430 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|lpm_divide:Mod7|lpm_divide_q3m:auto_generated|sign_div_unsign_tlh:divider                       ; work         ;
;                |alt_u_div_00f:divider|    ; 430 (430)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|lpm_divide:Mod7|lpm_divide_q3m:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_00f:divider ; work         ;
;       |lpm_divide:Mod8|                   ; 397 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|lpm_divide:Mod8                                                                                 ; work         ;
;          |lpm_divide_q3m:auto_generated|  ; 397 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|lpm_divide:Mod8|lpm_divide_q3m:auto_generated                                                   ; work         ;
;             |sign_div_unsign_tlh:divider| ; 397 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|lpm_divide:Mod8|lpm_divide_q3m:auto_generated|sign_div_unsign_tlh:divider                       ; work         ;
;                |alt_u_div_00f:divider|    ; 397 (397)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|lpm_divide:Mod8|lpm_divide_q3m:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_00f:divider ; work         ;
;    |DE1_SoC_QSYS:u_top|                   ; 66 (0)            ; 58 (0)       ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|DE1_SoC_QSYS:u_top                                                                                                                  ; DE1_SoC_QSYS ;
;       |DE1_SoC_QSYS_pll_sys:pll_sys|      ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|DE1_SoC_QSYS:u_top|DE1_SoC_QSYS_pll_sys:pll_sys                                                                                     ; DE1_SoC_QSYS ;
;          |altera_pll:altera_pll_i|        ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|DE1_SoC_QSYS:u_top|DE1_SoC_QSYS_pll_sys:pll_sys|altera_pll:altera_pll_i                                                             ; work         ;
;       |adc_ltc2308_fifo:adc_ltc2308|      ; 66 (5)            ; 58 (16)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308                                                                                     ; DE1_SoC_QSYS ;
;          |adc_ltc2308:adc_ltc2308_inst|   ; 61 (61)           ; 42 (42)      ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst                                                        ; DE1_SoC_QSYS ;
;    |Seg7:s0|                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|Seg7:s0                                                                                                                             ; work         ;
;    |Seg7:s1|                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|Seg7:s1                                                                                                                             ; work         ;
;    |Seg7:s2|                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|Seg7:s2                                                                                                                             ; work         ;
;    |Seg7:s3|                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|Seg7:s3                                                                                                                             ; work         ;
;    |Seg7:s4|                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|Seg7:s4                                                                                                                             ; work         ;
;    |Seg7:s5|                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC_ADC|Seg7:s5                                                                                                                             ; work         ;
+-------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                  ;
+--------+--------------------------+---------+--------------+--------------+------------------------------------------------------------------------+-------------------+
; Vendor ; IP Core Name             ; Version ; Release Date ; License Type ; Entity Instance                                                        ; IP Include File   ;
+--------+--------------------------+---------+--------------+--------------+------------------------------------------------------------------------+-------------------+
; N/A    ; Qsys                     ; 15.0    ; N/A          ; N/A          ; |DE1_SoC_ADC|DE1_SoC_QSYS:u_top                                        ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_pll               ; 15.0    ; N/A          ; N/A          ; |DE1_SoC_ADC|DE1_SoC_QSYS:u_top|DE1_SoC_QSYS_pll_sys:pll_sys           ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_reset_controller  ; 15.0    ; N/A          ; N/A          ; |DE1_SoC_ADC|DE1_SoC_QSYS:u_top|altera_reset_controller:rst_controller ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_avalon_pio        ; 15.0    ; N/A          ; N/A          ; |DE1_SoC_ADC|DE1_SoC_QSYS:u_top|DE1_SoC_QSYS_sw:sw                     ; DE1_SoC_QSYS.qsys ;
; Altera ; altera_avalon_sysid_qsys ; 15.0    ; N/A          ; N/A          ; |DE1_SoC_ADC|DE1_SoC_QSYS:u_top|DE1_SoC_QSYS_sysid_qsys:sysid_qsys     ; DE1_SoC_QSYS.qsys ;
+--------+--------------------------+---------+--------------+--------------+------------------------------------------------------------------------+-------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC_ADC|ADC_frequency_measurement:frequency|state                                                                                                              ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name       ; state.1100 ; state.1011 ; state.1010 ; state.1001 ; state.1000 ; state.0111 ; state.0110 ; state.0101 ; state.0100 ; state.0011 ; state.0010 ; state.0001 ; state.0000 ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; state.0000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; state.0001 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; state.0010 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; state.0011 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; state.0100 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; state.0101 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.0110 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.0111 ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1000 ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1001 ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1010 ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1011 ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; state.1100 ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+
; Register name                                                                                                                                                                                       ; Reason for Removal                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|pre_slave_read_data                                                                                                                                 ; Lost fanout                                                                ;
; DE1_SoC_QSYS:u_top|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                        ; Lost fanout                                                                ;
; DE1_SoC_QSYS:u_top|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0,1]                                                       ; Lost fanout                                                                ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[0]     ; Lost fanout                                                                ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[0]     ; Lost fanout                                                                ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|delayed_wrptr_g[0]                                              ; Lost fanout                                                                ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[1]     ; Lost fanout                                                                ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[1]     ; Lost fanout                                                                ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|delayed_wrptr_g[1]                                              ; Lost fanout                                                                ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[2]     ; Lost fanout                                                                ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[2]     ; Lost fanout                                                                ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|delayed_wrptr_g[2]                                              ; Lost fanout                                                                ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[3]     ; Lost fanout                                                                ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[3]     ; Lost fanout                                                                ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|delayed_wrptr_g[3]                                              ; Lost fanout                                                                ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[4]     ; Lost fanout                                                                ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[4]     ; Lost fanout                                                                ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|delayed_wrptr_g[4]                                              ; Lost fanout                                                                ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[5]     ; Lost fanout                                                                ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[5]     ; Lost fanout                                                                ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|delayed_wrptr_g[5]                                              ; Lost fanout                                                                ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[6]     ; Lost fanout                                                                ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[6]     ; Lost fanout                                                                ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|delayed_wrptr_g[6]                                              ; Lost fanout                                                                ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[7]     ; Lost fanout                                                                ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[7]     ; Lost fanout                                                                ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|delayed_wrptr_g[7]                                              ; Lost fanout                                                                ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[8]     ; Lost fanout                                                                ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[8]     ; Lost fanout                                                                ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|delayed_wrptr_g[8]                                              ; Lost fanout                                                                ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[9]     ; Lost fanout                                                                ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[9]     ; Lost fanout                                                                ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|delayed_wrptr_g[9]                                              ; Lost fanout                                                                ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[10]    ; Lost fanout                                                                ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[10]    ; Lost fanout                                                                ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|delayed_wrptr_g[10]                                             ; Lost fanout                                                                ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[11]    ; Lost fanout                                                                ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[11]    ; Lost fanout                                                                ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|delayed_wrptr_g[11]                                             ; Lost fanout                                                                ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|rdptr_g[0..11]                                                  ; Stuck at GND due to stuck port clock_enable                                ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst|config_cmd[1,5]                                                                                                        ; Stuck at VCC due to stuck port data_in                                     ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst|config_cmd[0]                                                                                                          ; Stuck at GND due to stuck port data_in                                     ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|pre_measure_done                                                                                                                                    ; Lost fanout                                                                ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|wrptr_g[0..11]                                                  ; Lost fanout                                                                ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[0..11] ; Lost fanout                                                                ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[0..11] ; Lost fanout                                                                ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a0                          ; Lost fanout                                                                ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a1                          ; Lost fanout                                                                ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a2                          ; Lost fanout                                                                ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a3                          ; Lost fanout                                                                ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a4                          ; Lost fanout                                                                ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a5                          ; Lost fanout                                                                ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a6                          ; Lost fanout                                                                ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a7                          ; Lost fanout                                                                ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a8                          ; Lost fanout                                                                ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a9                          ; Lost fanout                                                                ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a10                         ; Lost fanout                                                                ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a11                         ; Lost fanout                                                                ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|parity9                             ; Lost fanout                                                                ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|sub_parity10a[0,1]                  ; Lost fanout                                                                ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a0                          ; Lost fanout                                                                ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a1                          ; Lost fanout                                                                ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a2                          ; Lost fanout                                                                ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a3                          ; Lost fanout                                                                ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a4                          ; Lost fanout                                                                ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a5                          ; Lost fanout                                                                ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a6                          ; Lost fanout                                                                ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a7                          ; Lost fanout                                                                ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a8                          ; Lost fanout                                                                ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a9                          ; Lost fanout                                                                ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a10                         ; Lost fanout                                                                ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a11                         ; Lost fanout                                                                ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|parity6                             ; Lost fanout                                                                ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|sub_parity7a[0,1]                   ; Lost fanout                                                                ;
; ADC_frequency_measurement:frequency|trigger_voltage_12_low[0]                                                                                                                                       ; Merged with ADC_frequency_measurement:frequency|trigger_voltage_12_high[0] ;
; ADC_frequency_measurement:frequency|trigger_voltage_12_temp[1..11]                                                                                                                                  ; Merged with ADC_frequency_measurement:frequency|trigger_voltage_12_temp[0] ;
; ADC_frequency_measurement:frequency|trigger_voltage_12_low[3]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                     ;
; ADC_frequency_measurement:frequency|trigger_voltage_12_high[2,4..11]                                                                                                                                ; Stuck at GND due to stuck port data_in                                     ;
; ADC_frequency_measurement:frequency|trigger_voltage_12_temp[0]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                     ;
; ADC_frequency_measurement:frequency|trigger_voltage_12_high[0]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                     ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|measure_count[0..11]                                                                                                                                ; Stuck at GND due to stuck port clock_enable                                ;
; ADC_frequency_measurement:frequency|state~2                                                                                                                                                         ; Lost fanout                                                                ;
; ADC_frequency_measurement:frequency|state~3                                                                                                                                                         ; Lost fanout                                                                ;
; ADC_frequency_measurement:frequency|state~4                                                                                                                                                         ; Lost fanout                                                                ;
; ADC_frequency_measurement:frequency|state~5                                                                                                                                                         ; Lost fanout                                                                ;
; ADC_frequency_measurement:frequency|trigger_voltage_12_high[3]                                                                                                                                      ; Merged with ADC_frequency_measurement:frequency|trigger_voltage_12_high[1] ;
; ADC_frequency_measurement:frequency|trigger_voltage_12_low[1,2,4..11]                                                                                                                               ; Merged with ADC_frequency_measurement:frequency|trigger_voltage_12_high[1] ;
; Total Number of Removed Registers = 173                                                                                                                                                             ;                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                    ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[0]  ; Lost Fanouts                   ; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[0],  ;
;                                                                                                                                                                                                  ;                                ; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|delayed_wrptr_g[0],                                           ;
;                                                                                                                                                                                                  ;                                ; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|wrptr_g[0],                                                   ;
;                                                                                                                                                                                                  ;                                ; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a0                        ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[1]  ; Lost Fanouts                   ; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[1],  ;
;                                                                                                                                                                                                  ;                                ; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|delayed_wrptr_g[1],                                           ;
;                                                                                                                                                                                                  ;                                ; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|wrptr_g[1],                                                   ;
;                                                                                                                                                                                                  ;                                ; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a1                        ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[2]  ; Lost Fanouts                   ; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[2],  ;
;                                                                                                                                                                                                  ;                                ; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|delayed_wrptr_g[2],                                           ;
;                                                                                                                                                                                                  ;                                ; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|wrptr_g[2],                                                   ;
;                                                                                                                                                                                                  ;                                ; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a2                        ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[3]  ; Lost Fanouts                   ; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[3],  ;
;                                                                                                                                                                                                  ;                                ; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|delayed_wrptr_g[3],                                           ;
;                                                                                                                                                                                                  ;                                ; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|wrptr_g[3],                                                   ;
;                                                                                                                                                                                                  ;                                ; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a3                        ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[4]  ; Lost Fanouts                   ; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[4],  ;
;                                                                                                                                                                                                  ;                                ; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|delayed_wrptr_g[4],                                           ;
;                                                                                                                                                                                                  ;                                ; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|wrptr_g[4],                                                   ;
;                                                                                                                                                                                                  ;                                ; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a4                        ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[5]  ; Lost Fanouts                   ; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[5],  ;
;                                                                                                                                                                                                  ;                                ; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|delayed_wrptr_g[5],                                           ;
;                                                                                                                                                                                                  ;                                ; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|wrptr_g[5],                                                   ;
;                                                                                                                                                                                                  ;                                ; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a5                        ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[6]  ; Lost Fanouts                   ; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[6],  ;
;                                                                                                                                                                                                  ;                                ; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|delayed_wrptr_g[6],                                           ;
;                                                                                                                                                                                                  ;                                ; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|wrptr_g[6],                                                   ;
;                                                                                                                                                                                                  ;                                ; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a6                        ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[7]  ; Lost Fanouts                   ; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[7],  ;
;                                                                                                                                                                                                  ;                                ; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|delayed_wrptr_g[7],                                           ;
;                                                                                                                                                                                                  ;                                ; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|wrptr_g[7],                                                   ;
;                                                                                                                                                                                                  ;                                ; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a7                        ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[8]  ; Lost Fanouts                   ; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[8],  ;
;                                                                                                                                                                                                  ;                                ; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|delayed_wrptr_g[8],                                           ;
;                                                                                                                                                                                                  ;                                ; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|wrptr_g[8],                                                   ;
;                                                                                                                                                                                                  ;                                ; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a8                        ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[9]  ; Lost Fanouts                   ; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[9],  ;
;                                                                                                                                                                                                  ;                                ; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|delayed_wrptr_g[9],                                           ;
;                                                                                                                                                                                                  ;                                ; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|wrptr_g[9],                                                   ;
;                                                                                                                                                                                                  ;                                ; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a9                        ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[10] ; Lost Fanouts                   ; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[10], ;
;                                                                                                                                                                                                  ;                                ; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|delayed_wrptr_g[10],                                          ;
;                                                                                                                                                                                                  ;                                ; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|wrptr_g[10],                                                  ;
;                                                                                                                                                                                                  ;                                ; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a10                       ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe14a[11] ; Lost Fanouts                   ; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12|dffe13a[11], ;
;                                                                                                                                                                                                  ;                                ; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|delayed_wrptr_g[11],                                          ;
;                                                                                                                                                                                                  ;                                ; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|wrptr_g[11],                                                  ;
;                                                                                                                                                                                                  ;                                ; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p|counter8a11                       ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|pre_slave_read_data                                                                                                                              ; Lost Fanouts                   ; DE1_SoC_QSYS:u_top|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,                                                     ;
;                                                                                                                                                                                                  ;                                ; DE1_SoC_QSYS:u_top|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0],                                                      ;
;                                                                                                                                                                                                  ;                                ; DE1_SoC_QSYS:u_top|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                       ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|rdptr_g[11]                                                  ; Stuck at GND                   ; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a11                       ;
;                                                                                                                                                                                                  ; due to stuck port clock_enable ;                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|rdptr_g[10]                                                  ; Stuck at GND                   ; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a10                       ;
;                                                                                                                                                                                                  ; due to stuck port clock_enable ;                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|rdptr_g[9]                                                   ; Stuck at GND                   ; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a9                        ;
;                                                                                                                                                                                                  ; due to stuck port clock_enable ;                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|rdptr_g[8]                                                   ; Stuck at GND                   ; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a8                        ;
;                                                                                                                                                                                                  ; due to stuck port clock_enable ;                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|rdptr_g[7]                                                   ; Stuck at GND                   ; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a7                        ;
;                                                                                                                                                                                                  ; due to stuck port clock_enable ;                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|rdptr_g[6]                                                   ; Stuck at GND                   ; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a6                        ;
;                                                                                                                                                                                                  ; due to stuck port clock_enable ;                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|rdptr_g[5]                                                   ; Stuck at GND                   ; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a5                        ;
;                                                                                                                                                                                                  ; due to stuck port clock_enable ;                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|rdptr_g[4]                                                   ; Stuck at GND                   ; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a4                        ;
;                                                                                                                                                                                                  ; due to stuck port clock_enable ;                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|rdptr_g[3]                                                   ; Stuck at GND                   ; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a3                        ;
;                                                                                                                                                                                                  ; due to stuck port clock_enable ;                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|rdptr_g[2]                                                   ; Stuck at GND                   ; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a2                        ;
;                                                                                                                                                                                                  ; due to stuck port clock_enable ;                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|rdptr_g[1]                                                   ; Stuck at GND                   ; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a1                        ;
;                                                                                                                                                                                                  ; due to stuck port clock_enable ;                                                                                                                                                                                                   ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|rdptr_g[0]                                                   ; Stuck at GND                   ; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p|counter5a0                        ;
;                                                                                                                                                                                                  ; due to stuck port clock_enable ;                                                                                                                                                                                                   ;
; ADC_frequency_measurement:frequency|trigger_voltage_12_temp[0]                                                                                                                                   ; Stuck at GND                   ; ADC_frequency_measurement:frequency|trigger_voltage_12_high[0]                                                                                                                                    ;
;                                                                                                                                                                                                  ; due to stuck port data_in      ;                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 422   ;
; Number of registers using Synchronous Clear  ; 267   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 38    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 238   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                        ;
+-------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                         ; Fan out ;
+-------------------------------------------------------------------------------------------+---------+
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|config_first                              ; 2       ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst|write_pos[1] ; 15      ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst|write_pos[0] ; 16      ;
; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst|write_pos[3] ; 4       ;
; Total number of inverted registers = 4                                                    ;         ;
+-------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------+
; 3:1                ; 53 bits   ; 106 LEs       ; 0 LEs                ; 106 LEs                ; Yes        ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|clk_value[4]                                          ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|clk_value[12]                                         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|trigger_voltage_12_low[11]                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|trigger_counter[2]                                    ;
; 3:1                ; 64 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|Measure_counter[57]                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC_ADC|DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst|sdi_index[0] ;
; 4:1                ; 64 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|Measure_freq_temp[24]                                 ;
; 6:1                ; 64 bits   ; 256 LEs       ; 0 LEs                ; 256 LEs                ; Yes        ; |DE1_SoC_ADC|ADC_frequency_measurement:frequency|Measure_result_count[12]                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                             ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                              ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                  ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                   ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                   ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                   ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                             ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                     ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                     ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|altsyncram_91b1:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                       ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                                       ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:u_top|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DE1_SoC_QSYS:u_top|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                          ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                       ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                ;
; LPM_WIDTH               ; 12          ; Signed Integer                                                                                                ;
; LPM_NUMWORDS            ; 2048        ; Signed Integer                                                                                                ;
; LPM_WIDTHU              ; 11          ; Signed Integer                                                                                                ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                       ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                       ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                       ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                       ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                                ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                                ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                       ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                       ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                                       ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                                       ;
; CBXI_PARAMETER          ; dcfifo_s7q1 ; Untyped                                                                                                       ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u_top|DE1_SoC_QSYS_pll_sys:pll_sys|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                 ;
+--------------------------------------+------------------------+------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                               ;
; fractional_vco_multiplier            ; false                  ; String                                               ;
; pll_type                             ; General                ; String                                               ;
; pll_subtype                          ; General                ; String                                               ;
; number_of_clocks                     ; 3                      ; Signed Integer                                       ;
; operation_mode                       ; normal                 ; String                                               ;
; deserialization_factor               ; 4                      ; Signed Integer                                       ;
; data_rate                            ; 0                      ; Signed Integer                                       ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                       ;
; output_clock_frequency0              ; 100.000000 MHz         ; String                                               ;
; phase_shift0                         ; 0 ps                   ; String                                               ;
; duty_cycle0                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency1              ; 40.000000 MHz          ; String                                               ;
; phase_shift1                         ; 0 ps                   ; String                                               ;
; duty_cycle1                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency2              ; 25.000000 MHz          ; String                                               ;
; phase_shift2                         ; 0 ps                   ; String                                               ;
; duty_cycle2                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency3              ; 0 MHz                  ; String                                               ;
; phase_shift3                         ; 0 ps                   ; String                                               ;
; duty_cycle3                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency4              ; 0 MHz                  ; String                                               ;
; phase_shift4                         ; 0 ps                   ; String                                               ;
; duty_cycle4                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency5              ; 0 MHz                  ; String                                               ;
; phase_shift5                         ; 0 ps                   ; String                                               ;
; duty_cycle5                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency6              ; 0 MHz                  ; String                                               ;
; phase_shift6                         ; 0 ps                   ; String                                               ;
; duty_cycle6                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency7              ; 0 MHz                  ; String                                               ;
; phase_shift7                         ; 0 ps                   ; String                                               ;
; duty_cycle7                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency8              ; 0 MHz                  ; String                                               ;
; phase_shift8                         ; 0 ps                   ; String                                               ;
; duty_cycle8                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency9              ; 0 MHz                  ; String                                               ;
; phase_shift9                         ; 0 ps                   ; String                                               ;
; duty_cycle9                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency10             ; 0 MHz                  ; String                                               ;
; phase_shift10                        ; 0 ps                   ; String                                               ;
; duty_cycle10                         ; 50                     ; Signed Integer                                       ;
; output_clock_frequency11             ; 0 MHz                  ; String                                               ;
; phase_shift11                        ; 0 ps                   ; String                                               ;
; duty_cycle11                         ; 50                     ; Signed Integer                                       ;
; output_clock_frequency12             ; 0 MHz                  ; String                                               ;
; phase_shift12                        ; 0 ps                   ; String                                               ;
; duty_cycle12                         ; 50                     ; Signed Integer                                       ;
; output_clock_frequency13             ; 0 MHz                  ; String                                               ;
; phase_shift13                        ; 0 ps                   ; String                                               ;
; duty_cycle13                         ; 50                     ; Signed Integer                                       ;
; output_clock_frequency14             ; 0 MHz                  ; String                                               ;
; phase_shift14                        ; 0 ps                   ; String                                               ;
; duty_cycle14                         ; 50                     ; Signed Integer                                       ;
; output_clock_frequency15             ; 0 MHz                  ; String                                               ;
; phase_shift15                        ; 0 ps                   ; String                                               ;
; duty_cycle15                         ; 50                     ; Signed Integer                                       ;
; output_clock_frequency16             ; 0 MHz                  ; String                                               ;
; phase_shift16                        ; 0 ps                   ; String                                               ;
; duty_cycle16                         ; 50                     ; Signed Integer                                       ;
; output_clock_frequency17             ; 0 MHz                  ; String                                               ;
; phase_shift17                        ; 0 ps                   ; String                                               ;
; duty_cycle17                         ; 50                     ; Signed Integer                                       ;
; clock_name_0                         ;                        ; String                                               ;
; clock_name_1                         ;                        ; String                                               ;
; clock_name_2                         ;                        ; String                                               ;
; clock_name_3                         ;                        ; String                                               ;
; clock_name_4                         ;                        ; String                                               ;
; clock_name_5                         ;                        ; String                                               ;
; clock_name_6                         ;                        ; String                                               ;
; clock_name_7                         ;                        ; String                                               ;
; clock_name_8                         ;                        ; String                                               ;
; clock_name_global_0                  ; false                  ; String                                               ;
; clock_name_global_1                  ; false                  ; String                                               ;
; clock_name_global_2                  ; false                  ; String                                               ;
; clock_name_global_3                  ; false                  ; String                                               ;
; clock_name_global_4                  ; false                  ; String                                               ;
; clock_name_global_5                  ; false                  ; String                                               ;
; clock_name_global_6                  ; false                  ; String                                               ;
; clock_name_global_7                  ; false                  ; String                                               ;
; clock_name_global_8                  ; false                  ; String                                               ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                       ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                       ;
; m_cnt_bypass_en                      ; false                  ; String                                               ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                               ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                       ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                       ;
; n_cnt_bypass_en                      ; false                  ; String                                               ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                               ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en0                     ; false                  ; String                                               ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                               ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en1                     ; false                  ; String                                               ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                               ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en2                     ; false                  ; String                                               ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                               ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en3                     ; false                  ; String                                               ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                               ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en4                     ; false                  ; String                                               ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                               ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en5                     ; false                  ; String                                               ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                               ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en6                     ; false                  ; String                                               ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                               ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en7                     ; false                  ; String                                               ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                               ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en8                     ; false                  ; String                                               ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                               ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en9                     ; false                  ; String                                               ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                               ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en10                    ; false                  ; String                                               ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                               ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en11                    ; false                  ; String                                               ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                               ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en12                    ; false                  ; String                                               ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                               ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en13                    ; false                  ; String                                               ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                               ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en14                    ; false                  ; String                                               ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                               ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en15                    ; false                  ; String                                               ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                               ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en16                    ; false                  ; String                                               ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                               ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en17                    ; false                  ; String                                               ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                               ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                       ;
; pll_vco_div                          ; 1                      ; Signed Integer                                       ;
; pll_slf_rst                          ; false                  ; String                                               ;
; pll_bw_sel                           ; low                    ; String                                               ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                               ;
; pll_cp_current                       ; 0                      ; Signed Integer                                       ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                       ;
; pll_fractional_division              ; 1                      ; Signed Integer                                       ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                       ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                               ;
; mimic_fbclk_type                     ; gclk                   ; String                                               ;
; pll_fbclk_mux_1                      ; glb                    ; String                                               ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                               ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                               ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                       ;
; refclk1_frequency                    ; 0 MHz                  ; String                                               ;
; pll_clkin_0_src                      ; clk_0                  ; String                                               ;
; pll_clkin_1_src                      ; clk_0                  ; String                                               ;
; pll_clk_loss_sw_en                   ; false                  ; String                                               ;
; pll_auto_clk_sw_en                   ; false                  ; String                                               ;
; pll_manu_clk_sw_en                   ; false                  ; String                                               ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                       ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                               ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                               ;
+--------------------------------------+------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u_top|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                            ;
+---------------------------+----------+-----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                  ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                          ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                  ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                  ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                  ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                  ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                  ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                  ;
+---------------------------+----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u_top|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DE1_SoC_QSYS:u_top|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ADC_frequency_measurement:frequency|lpm_divide:Div2 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 64             ; Untyped                                                    ;
; LPM_WIDTHD             ; 10             ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_4dm ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ADC_frequency_measurement:frequency|lpm_divide:Mod3 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 64             ; Untyped                                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_q3m ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ADC_frequency_measurement:frequency|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 64             ; Untyped                                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_q3m ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ADC_frequency_measurement:frequency|lpm_divide:Div3 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 64             ; Untyped                                                    ;
; LPM_WIDTHD             ; 14             ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_8dm ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ADC_frequency_measurement:frequency|lpm_divide:Mod4 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 64             ; Untyped                                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_q3m ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ADC_frequency_measurement:frequency|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 64             ; Untyped                                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_nbm ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ADC_frequency_measurement:frequency|lpm_divide:Mod1 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 64             ; Untyped                                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_q3m ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ADC_frequency_measurement:frequency|lpm_divide:Div4 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 64             ; Untyped                                                    ;
; LPM_WIDTHD             ; 17             ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_bdm ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ADC_frequency_measurement:frequency|lpm_divide:Mod5 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 64             ; Untyped                                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_q3m ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ADC_frequency_measurement:frequency|lpm_divide:Div1 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 64             ; Untyped                                                    ;
; LPM_WIDTHD             ; 7              ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_qbm ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ADC_frequency_measurement:frequency|lpm_divide:Mod2 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 64             ; Untyped                                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_q3m ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ADC_frequency_measurement:frequency|lpm_divide:Div5 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 64             ; Untyped                                                    ;
; LPM_WIDTHD             ; 20             ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_5dm ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ADC_frequency_measurement:frequency|lpm_divide:Mod6 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 64             ; Untyped                                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_q3m ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ADC_frequency_measurement:frequency|lpm_divide:Div6 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 64             ; Untyped                                                    ;
; LPM_WIDTHD             ; 24             ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_9dm ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ADC_frequency_measurement:frequency|lpm_divide:Mod7 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 64             ; Untyped                                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_q3m ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ADC_frequency_measurement:frequency|lpm_divide:Div7 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 64             ; Untyped                                                    ;
; LPM_WIDTHD             ; 27             ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_cdm ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ADC_frequency_measurement:frequency|lpm_divide:Mod8 ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 64             ; Untyped                                                    ;
; LPM_WIDTHD             ; 4              ; Untyped                                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_q3m ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                          ;
+----------------------------+----------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                    ;
+----------------------------+----------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                        ;
; Entity Instance            ; DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                               ;
;     -- LPM_WIDTH           ; 12                                                                                                       ;
;     -- LPM_NUMWORDS        ; 2048                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                       ;
+----------------------------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u_top|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                           ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u_top|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+--------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                          ;
+----------------+--------+----------+--------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                           ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                     ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                     ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                     ;
+----------------+--------+----------+--------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u_top|DE1_SoC_QSYS_sysid_qsys:sysid_qsys" ;
+----------+--------+----------+----------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                            ;
+----------+--------+----------+----------------------------------------------------+
; readdata ; Output ; Info     ; Explicitly unconnected                             ;
; address  ; Input  ; Info     ; Explicitly unconnected                             ;
+----------+--------+----------+----------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u_top|DE1_SoC_QSYS_sw:sw" ;
+------------+--------+----------+----------------------------------+
; Port       ; Type   ; Severity ; Details                          ;
+------------+--------+----------+----------------------------------+
; address    ; Input  ; Info     ; Explicitly unconnected           ;
; write_n    ; Input  ; Info     ; Explicitly unconnected           ;
; writedata  ; Input  ; Info     ; Explicitly unconnected           ;
; chipselect ; Input  ; Info     ; Explicitly unconnected           ;
; readdata   ; Output ; Info     ; Explicitly unconnected           ;
; irq        ; Output ; Info     ; Explicitly unconnected           ;
+------------+--------+----------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u_top|DE1_SoC_QSYS_pll_sys:pll_sys|altera_pll:altera_pll_i"                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst"      ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308" ;
+--------------------+--------+----------+------------------------------------+
; Port               ; Type   ; Severity ; Details                            ;
+--------------------+--------+----------+------------------------------------+
; slave_chipselect_n ; Input  ; Info     ; Explicitly unconnected             ;
; slave_read_n       ; Input  ; Info     ; Explicitly unconnected             ;
; slave_readdata     ; Output ; Info     ; Explicitly unconnected             ;
; slave_addr         ; Input  ; Info     ; Explicitly unconnected             ;
; slave_wrtie_n      ; Input  ; Info     ; Explicitly unconnected             ;
; slave_wriredata    ; Input  ; Info     ; Explicitly unconnected             ;
+--------------------+--------+----------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DE1_SoC_QSYS:u_top"                                                                                                                                                   ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset_reset_n                 ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; pll_sys_outclk0_clk           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; pll_sys_outclk2_clk           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; sw_external_connection_export ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; pll_sys_locked_export         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Seg7:s5"                                                                                                               ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; seg  ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "seg[0..0]" have no fanouts ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Seg7:s4"                                                                                                               ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; seg  ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "seg[0..0]" have no fanouts ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Seg7:s3"                                                                                                               ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; seg  ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "seg[0..0]" have no fanouts ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Seg7:s2"                                                                                                               ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; seg  ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "seg[0..0]" have no fanouts ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Seg7:s1"                                                                                                               ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; seg  ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "seg[0..0]" have no fanouts ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Seg7:s0"                                                                                                               ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; seg  ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (7 bits) it drives; bit(s) "seg[0..0]" have no fanouts ;
+------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC_frequency_measurement:frequency"                                                           ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; trigger_voltage ; Input  ; Info     ; Stuck at GND                                                                        ;
; unit            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Binary2Decimal:transfer"                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; dig_5 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dig_4 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dig_3 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dig_2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dig_1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dig_0 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 422                         ;
;     CLR               ; 19                          ;
;     ENA               ; 90                          ;
;     ENA CLR           ; 19                          ;
;     ENA SCLR          ; 129                         ;
;     SCLR              ; 138                         ;
;     plain             ; 27                          ;
; arriav_io_obuf        ; 72                          ;
; arriav_lcell_comb     ; 19660                       ;
;     arith             ; 9921                        ;
;         0 data inputs ; 1660                        ;
;         1 data inputs ; 979                         ;
;         2 data inputs ; 87                          ;
;         3 data inputs ; 4378                        ;
;         4 data inputs ; 2817                        ;
;     extend            ; 16                          ;
;         7 data inputs ; 16                          ;
;     normal            ; 9483                        ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 5669                        ;
;         3 data inputs ; 1832                        ;
;         4 data inputs ; 1849                        ;
;         5 data inputs ; 93                          ;
;         6 data inputs ; 38                          ;
;     shared            ; 240                         ;
;         0 data inputs ; 33                          ;
;         1 data inputs ; 143                         ;
;         2 data inputs ; 64                          ;
; boundary_port         ; 132                         ;
; generic_pll           ; 2                           ;
;                       ;                             ;
; Max LUT depth         ; 145.00                      ;
; Average LUT depth     ; 113.76                      ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:35     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition
    Info: Processing started: Tue Mar 28 20:35:31 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/de1_soc_qsys.v
    Info (12023): Found entity 1: DE1_SoC_QSYS File: D:/test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: D:/test/DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: D:/test/DE1_SoC_QSYS/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_sysid_qsys.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_sysid_qsys File: D:/test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sysid_qsys.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_sw.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_sw File: D:/test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sw.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_pll_sys.v
    Info (12023): Found entity 1: DE1_SoC_QSYS_pll_sys File: D:/test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll_sys.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/adc_ltc2308_fifo.v
    Info (12023): Found entity 1: adc_ltc2308_fifo File: D:/test/DE1_SoC_QSYS/synthesis/submodules/adc_ltc2308_fifo.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/adc_ltc2308.v
    Info (12023): Found entity 1: adc_ltc2308 File: D:/test/DE1_SoC_QSYS/synthesis/submodules/adc_ltc2308.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/adc_data_fifo.v
    Info (12023): Found entity 1: adc_data_fifo File: D:/test/DE1_SoC_QSYS/synthesis/submodules/adc_data_fifo.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_adc.v
    Info (12023): Found entity 1: DE1_SoC_ADC File: D:/test/DE1_SoC_ADC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file binary2decimal.v
    Info (12023): Found entity 1: Binary2Decimal File: D:/test/Binary2Decimal.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file adc_measure_time.v
    Info (12023): Found entity 1: ADC_Measure_time File: D:/test/ADC_Measure_time.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file seg7.v
    Info (12023): Found entity 1: Seg7 File: D:/test/Seg7.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file adc_frequency_measurement.v
    Info (12023): Found entity 1: ADC_frequency_measurement File: D:/test/ADC_frequency_measurement.v Line: 4
Warning (10236): Verilog HDL Implicit Net warning at DE1_SoC_ADC.v(164): created implicit net for "clk_100" File: D:/test/DE1_SoC_ADC.v Line: 164
Warning (10236): Verilog HDL Implicit Net warning at DE1_SoC_ADC.v(168): created implicit net for "clk_25" File: D:/test/DE1_SoC_ADC.v Line: 168
Info (12127): Elaborating entity "DE1_SoC_ADC" for the top level hierarchy
Info (12128): Elaborating entity "Binary2Decimal" for hierarchy "Binary2Decimal:transfer" File: D:/test/DE1_SoC_ADC.v Line: 87
Warning (10230): Verilog HDL assignment warning at Binary2Decimal.v(23): truncated value with size 32 to match size of target (4) File: D:/test/Binary2Decimal.v Line: 23
Warning (10230): Verilog HDL assignment warning at Binary2Decimal.v(24): truncated value with size 32 to match size of target (4) File: D:/test/Binary2Decimal.v Line: 24
Warning (10230): Verilog HDL assignment warning at Binary2Decimal.v(25): truncated value with size 32 to match size of target (4) File: D:/test/Binary2Decimal.v Line: 25
Warning (10230): Verilog HDL assignment warning at Binary2Decimal.v(26): truncated value with size 32 to match size of target (4) File: D:/test/Binary2Decimal.v Line: 26
Warning (10230): Verilog HDL assignment warning at Binary2Decimal.v(27): truncated value with size 32 to match size of target (4) File: D:/test/Binary2Decimal.v Line: 27
Warning (10230): Verilog HDL assignment warning at Binary2Decimal.v(28): truncated value with size 32 to match size of target (4) File: D:/test/Binary2Decimal.v Line: 28
Warning (10240): Verilog HDL Always Construct warning at Binary2Decimal.v(19): inferring latch(es) for variable "dig_0", which holds its previous value in one or more paths through the always construct File: D:/test/Binary2Decimal.v Line: 19
Warning (10240): Verilog HDL Always Construct warning at Binary2Decimal.v(19): inferring latch(es) for variable "dig_1", which holds its previous value in one or more paths through the always construct File: D:/test/Binary2Decimal.v Line: 19
Warning (10240): Verilog HDL Always Construct warning at Binary2Decimal.v(19): inferring latch(es) for variable "dig_2", which holds its previous value in one or more paths through the always construct File: D:/test/Binary2Decimal.v Line: 19
Warning (10240): Verilog HDL Always Construct warning at Binary2Decimal.v(19): inferring latch(es) for variable "dig_3", which holds its previous value in one or more paths through the always construct File: D:/test/Binary2Decimal.v Line: 19
Warning (10240): Verilog HDL Always Construct warning at Binary2Decimal.v(19): inferring latch(es) for variable "dig_4", which holds its previous value in one or more paths through the always construct File: D:/test/Binary2Decimal.v Line: 19
Warning (10240): Verilog HDL Always Construct warning at Binary2Decimal.v(19): inferring latch(es) for variable "dig_5", which holds its previous value in one or more paths through the always construct File: D:/test/Binary2Decimal.v Line: 19
Info (10041): Inferred latch for "dig_5[0]" at Binary2Decimal.v(23) File: D:/test/Binary2Decimal.v Line: 23
Info (10041): Inferred latch for "dig_5[1]" at Binary2Decimal.v(23) File: D:/test/Binary2Decimal.v Line: 23
Info (10041): Inferred latch for "dig_5[2]" at Binary2Decimal.v(23) File: D:/test/Binary2Decimal.v Line: 23
Info (10041): Inferred latch for "dig_5[3]" at Binary2Decimal.v(23) File: D:/test/Binary2Decimal.v Line: 23
Info (10041): Inferred latch for "dig_4[0]" at Binary2Decimal.v(23) File: D:/test/Binary2Decimal.v Line: 23
Info (10041): Inferred latch for "dig_4[1]" at Binary2Decimal.v(23) File: D:/test/Binary2Decimal.v Line: 23
Info (10041): Inferred latch for "dig_4[2]" at Binary2Decimal.v(23) File: D:/test/Binary2Decimal.v Line: 23
Info (10041): Inferred latch for "dig_4[3]" at Binary2Decimal.v(23) File: D:/test/Binary2Decimal.v Line: 23
Info (10041): Inferred latch for "dig_3[0]" at Binary2Decimal.v(23) File: D:/test/Binary2Decimal.v Line: 23
Info (10041): Inferred latch for "dig_3[1]" at Binary2Decimal.v(23) File: D:/test/Binary2Decimal.v Line: 23
Info (10041): Inferred latch for "dig_3[2]" at Binary2Decimal.v(23) File: D:/test/Binary2Decimal.v Line: 23
Info (10041): Inferred latch for "dig_3[3]" at Binary2Decimal.v(23) File: D:/test/Binary2Decimal.v Line: 23
Info (10041): Inferred latch for "dig_2[0]" at Binary2Decimal.v(23) File: D:/test/Binary2Decimal.v Line: 23
Info (10041): Inferred latch for "dig_2[1]" at Binary2Decimal.v(23) File: D:/test/Binary2Decimal.v Line: 23
Info (10041): Inferred latch for "dig_2[2]" at Binary2Decimal.v(23) File: D:/test/Binary2Decimal.v Line: 23
Info (10041): Inferred latch for "dig_2[3]" at Binary2Decimal.v(23) File: D:/test/Binary2Decimal.v Line: 23
Info (10041): Inferred latch for "dig_1[0]" at Binary2Decimal.v(23) File: D:/test/Binary2Decimal.v Line: 23
Info (10041): Inferred latch for "dig_1[1]" at Binary2Decimal.v(23) File: D:/test/Binary2Decimal.v Line: 23
Info (10041): Inferred latch for "dig_1[2]" at Binary2Decimal.v(23) File: D:/test/Binary2Decimal.v Line: 23
Info (10041): Inferred latch for "dig_1[3]" at Binary2Decimal.v(23) File: D:/test/Binary2Decimal.v Line: 23
Info (10041): Inferred latch for "dig_0[0]" at Binary2Decimal.v(23) File: D:/test/Binary2Decimal.v Line: 23
Info (10041): Inferred latch for "dig_0[1]" at Binary2Decimal.v(23) File: D:/test/Binary2Decimal.v Line: 23
Info (10041): Inferred latch for "dig_0[2]" at Binary2Decimal.v(23) File: D:/test/Binary2Decimal.v Line: 23
Info (10041): Inferred latch for "dig_0[3]" at Binary2Decimal.v(23) File: D:/test/Binary2Decimal.v Line: 23
Info (12128): Elaborating entity "ADC_Measure_time" for hierarchy "ADC_Measure_time:ADC_con" File: D:/test/DE1_SoC_ADC.v Line: 93
Warning (10230): Verilog HDL assignment warning at ADC_Measure_time.v(25): truncated value with size 32 to match size of target (7) File: D:/test/ADC_Measure_time.v Line: 25
Info (12128): Elaborating entity "ADC_frequency_measurement" for hierarchy "ADC_frequency_measurement:frequency" File: D:/test/DE1_SoC_ADC.v Line: 131
Warning (10230): Verilog HDL assignment warning at ADC_frequency_measurement.v(287): truncated value with size 64 to match size of target (4) File: D:/test/ADC_frequency_measurement.v Line: 287
Warning (10230): Verilog HDL assignment warning at ADC_frequency_measurement.v(288): truncated value with size 64 to match size of target (4) File: D:/test/ADC_frequency_measurement.v Line: 288
Warning (10230): Verilog HDL assignment warning at ADC_frequency_measurement.v(289): truncated value with size 64 to match size of target (4) File: D:/test/ADC_frequency_measurement.v Line: 289
Warning (10230): Verilog HDL assignment warning at ADC_frequency_measurement.v(290): truncated value with size 64 to match size of target (4) File: D:/test/ADC_frequency_measurement.v Line: 290
Warning (10230): Verilog HDL assignment warning at ADC_frequency_measurement.v(291): truncated value with size 64 to match size of target (4) File: D:/test/ADC_frequency_measurement.v Line: 291
Warning (10230): Verilog HDL assignment warning at ADC_frequency_measurement.v(292): truncated value with size 64 to match size of target (4) File: D:/test/ADC_frequency_measurement.v Line: 292
Warning (10230): Verilog HDL assignment warning at ADC_frequency_measurement.v(295): truncated value with size 64 to match size of target (4) File: D:/test/ADC_frequency_measurement.v Line: 295
Warning (10230): Verilog HDL assignment warning at ADC_frequency_measurement.v(296): truncated value with size 64 to match size of target (4) File: D:/test/ADC_frequency_measurement.v Line: 296
Warning (10230): Verilog HDL assignment warning at ADC_frequency_measurement.v(297): truncated value with size 64 to match size of target (4) File: D:/test/ADC_frequency_measurement.v Line: 297
Warning (10230): Verilog HDL assignment warning at ADC_frequency_measurement.v(298): truncated value with size 64 to match size of target (4) File: D:/test/ADC_frequency_measurement.v Line: 298
Warning (10230): Verilog HDL assignment warning at ADC_frequency_measurement.v(299): truncated value with size 64 to match size of target (4) File: D:/test/ADC_frequency_measurement.v Line: 299
Warning (10230): Verilog HDL assignment warning at ADC_frequency_measurement.v(300): truncated value with size 64 to match size of target (4) File: D:/test/ADC_frequency_measurement.v Line: 300
Info (12128): Elaborating entity "Seg7" for hierarchy "Seg7:s0" File: D:/test/DE1_SoC_ADC.v Line: 134
Info (12128): Elaborating entity "DE1_SoC_QSYS" for hierarchy "DE1_SoC_QSYS:u_top" File: D:/test/DE1_SoC_ADC.v Line: 170
Info (12128): Elaborating entity "adc_ltc2308_fifo" for hierarchy "DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308" File: D:/test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v Line: 57
Warning (10858): Verilog HDL warning at adc_ltc2308_fifo.v(64): object measure_fifo_start used but never assigned File: D:/test/DE1_SoC_QSYS/synthesis/submodules/adc_ltc2308_fifo.v Line: 64
Warning (10858): Verilog HDL warning at adc_ltc2308_fifo.v(65): object measure_fifo_num used but never assigned File: D:/test/DE1_SoC_QSYS/synthesis/submodules/adc_ltc2308_fifo.v Line: 65
Warning (10036): Verilog HDL or VHDL warning at adc_ltc2308_fifo.v(113): object "pre_measure_fifo_start" assigned a value but never read File: D:/test/DE1_SoC_QSYS/synthesis/submodules/adc_ltc2308_fifo.v Line: 113
Warning (10230): Verilog HDL assignment warning at adc_ltc2308_fifo.v(168): truncated value with size 32 to match size of target (12) File: D:/test/DE1_SoC_QSYS/synthesis/submodules/adc_ltc2308_fifo.v Line: 168
Warning (10030): Net "measure_fifo_num" at adc_ltc2308_fifo.v(65) has no driver or initial value, using a default initial value '0' File: D:/test/DE1_SoC_QSYS/synthesis/submodules/adc_ltc2308_fifo.v Line: 65
Info (12128): Elaborating entity "adc_ltc2308" for hierarchy "DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_ltc2308:adc_ltc2308_inst" File: D:/test/DE1_SoC_QSYS/synthesis/submodules/adc_ltc2308_fifo.v Line: 222
Warning (10230): Verilog HDL assignment warning at adc_ltc2308.v(84): truncated value with size 32 to match size of target (16) File: D:/test/DE1_SoC_QSYS/synthesis/submodules/adc_ltc2308.v Line: 84
Warning (10230): Verilog HDL assignment warning at adc_ltc2308.v(121): truncated value with size 32 to match size of target (4) File: D:/test/DE1_SoC_QSYS/synthesis/submodules/adc_ltc2308.v Line: 121
Warning (10230): Verilog HDL assignment warning at adc_ltc2308.v(126): truncated value with size 32 to match size of target (4) File: D:/test/DE1_SoC_QSYS/synthesis/submodules/adc_ltc2308.v Line: 126
Warning (10230): Verilog HDL assignment warning at adc_ltc2308.v(186): truncated value with size 32 to match size of target (3) File: D:/test/DE1_SoC_QSYS/synthesis/submodules/adc_ltc2308.v Line: 186
Warning (10230): Verilog HDL assignment warning at adc_ltc2308.v(191): truncated value with size 32 to match size of target (3) File: D:/test/DE1_SoC_QSYS/synthesis/submodules/adc_ltc2308.v Line: 191
Info (12128): Elaborating entity "adc_data_fifo" for hierarchy "DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst" File: D:/test/DE1_SoC_QSYS/synthesis/submodules/adc_ltc2308_fifo.v Line: 243
Info (12128): Elaborating entity "dcfifo" for hierarchy "DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component" File: D:/test/DE1_SoC_QSYS/synthesis/submodules/adc_data_fifo.v Line: 87
Info (12130): Elaborated megafunction instantiation "DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component" File: D:/test/DE1_SoC_QSYS/synthesis/submodules/adc_data_fifo.v Line: 87
Info (12133): Instantiated megafunction "DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component" with the following parameter: File: D:/test/DE1_SoC_QSYS/synthesis/submodules/adc_data_fifo.v Line: 87
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "2048"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "12"
    Info (12134): Parameter "lpm_widthu" = "11"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_s7q1.tdf
    Info (12023): Found entity 1: dcfifo_s7q1 File: D:/test/db/dcfifo_s7q1.tdf Line: 37
Info (12128): Elaborating entity "dcfifo_s7q1" for hierarchy "DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated" File: d:/altera_lite/15.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_pv6.tdf
    Info (12023): Found entity 1: a_graycounter_pv6 File: D:/test/db/a_graycounter_pv6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_pv6" for hierarchy "DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_pv6:rdptr_g1p" File: D:/test/db/dcfifo_s7q1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_ldc.tdf
    Info (12023): Found entity 1: a_graycounter_ldc File: D:/test/db/a_graycounter_ldc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_ldc" for hierarchy "DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|a_graycounter_ldc:wrptr_g1p" File: D:/test/db/dcfifo_s7q1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_91b1.tdf
    Info (12023): Found entity 1: altsyncram_91b1 File: D:/test/db/altsyncram_91b1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_91b1" for hierarchy "DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|altsyncram_91b1:fifo_ram" File: D:/test/db/dcfifo_s7q1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_apl File: D:/test/db/alt_synch_pipe_apl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_apl" for hierarchy "DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp" File: D:/test/db/dcfifo_s7q1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9 File: D:/test/db/dffpipe_re9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe12" File: D:/test/db/alt_synch_pipe_apl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_bpl File: D:/test/db/alt_synch_pipe_bpl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_bpl" for hierarchy "DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp" File: D:/test/db/dcfifo_s7q1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9 File: D:/test/db/dffpipe_se9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe15" File: D:/test/db/alt_synch_pipe_bpl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b06.tdf
    Info (12023): Found entity 1: cmpr_b06 File: D:/test/db/cmpr_b06.tdf Line: 23
Info (12128): Elaborating entity "cmpr_b06" for hierarchy "DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|cmpr_b06:rdempty_eq_comp" File: D:/test/db/dcfifo_s7q1.tdf Line: 61
Info (12128): Elaborating entity "DE1_SoC_QSYS_pll_sys" for hierarchy "DE1_SoC_QSYS:u_top|DE1_SoC_QSYS_pll_sys:pll_sys" File: D:/test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v Line: 66
Info (12128): Elaborating entity "altera_pll" for hierarchy "DE1_SoC_QSYS:u_top|DE1_SoC_QSYS_pll_sys:pll_sys|altera_pll:altera_pll_i" File: D:/test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll_sys.v Line: 91
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "DE1_SoC_QSYS:u_top|DE1_SoC_QSYS_pll_sys:pll_sys|altera_pll:altera_pll_i" File: D:/test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll_sys.v Line: 91
Info (12133): Instantiated megafunction "DE1_SoC_QSYS:u_top|DE1_SoC_QSYS_pll_sys:pll_sys|altera_pll:altera_pll_i" with the following parameter: File: D:/test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll_sys.v Line: 91
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "3"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "40.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "DE1_SoC_QSYS_sw" for hierarchy "DE1_SoC_QSYS:u_top|DE1_SoC_QSYS_sw:sw" File: D:/test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v Line: 78
Info (12128): Elaborating entity "DE1_SoC_QSYS_sysid_qsys" for hierarchy "DE1_SoC_QSYS:u_top|DE1_SoC_QSYS_sysid_qsys:sysid_qsys" File: D:/test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v Line: 85
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "DE1_SoC_QSYS:u_top|altera_reset_controller:rst_controller" File: D:/test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v Line: 148
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "DE1_SoC_QSYS:u_top|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: D:/test/DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "DE1_SoC_QSYS:u_top|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: D:/test/DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v Line: 220
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|altsyncram_91b1:fifo_ram|q_b[0]" File: D:/test/db/altsyncram_91b1.tdf Line: 41
        Warning (14320): Synthesized away node "DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|altsyncram_91b1:fifo_ram|q_b[1]" File: D:/test/db/altsyncram_91b1.tdf Line: 71
        Warning (14320): Synthesized away node "DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|altsyncram_91b1:fifo_ram|q_b[2]" File: D:/test/db/altsyncram_91b1.tdf Line: 101
        Warning (14320): Synthesized away node "DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|altsyncram_91b1:fifo_ram|q_b[3]" File: D:/test/db/altsyncram_91b1.tdf Line: 131
        Warning (14320): Synthesized away node "DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|altsyncram_91b1:fifo_ram|q_b[4]" File: D:/test/db/altsyncram_91b1.tdf Line: 161
        Warning (14320): Synthesized away node "DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|altsyncram_91b1:fifo_ram|q_b[5]" File: D:/test/db/altsyncram_91b1.tdf Line: 191
        Warning (14320): Synthesized away node "DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|altsyncram_91b1:fifo_ram|q_b[6]" File: D:/test/db/altsyncram_91b1.tdf Line: 221
        Warning (14320): Synthesized away node "DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|altsyncram_91b1:fifo_ram|q_b[7]" File: D:/test/db/altsyncram_91b1.tdf Line: 251
        Warning (14320): Synthesized away node "DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|altsyncram_91b1:fifo_ram|q_b[8]" File: D:/test/db/altsyncram_91b1.tdf Line: 281
        Warning (14320): Synthesized away node "DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|altsyncram_91b1:fifo_ram|q_b[9]" File: D:/test/db/altsyncram_91b1.tdf Line: 311
        Warning (14320): Synthesized away node "DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|altsyncram_91b1:fifo_ram|q_b[10]" File: D:/test/db/altsyncram_91b1.tdf Line: 341
        Warning (14320): Synthesized away node "DE1_SoC_QSYS:u_top|adc_ltc2308_fifo:adc_ltc2308|adc_data_fifo:adc_data_fifo_inst|dcfifo:dcfifo_component|dcfifo_s7q1:auto_generated|altsyncram_91b1:fifo_ram|q_b[11]" File: D:/test/db/altsyncram_91b1.tdf Line: 371
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "DE1_SoC_QSYS:u_top|DE1_SoC_QSYS_pll_sys:pll_sys|altera_pll:altera_pll_i|outclk_wire[2]" File: d:/altera_lite/15.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
Info (278001): Inferred 17 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ADC_frequency_measurement:frequency|Div2" File: D:/test/ADC_frequency_measurement.v Line: 290
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ADC_frequency_measurement:frequency|Mod3" File: D:/test/ADC_frequency_measurement.v Line: 290
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ADC_frequency_measurement:frequency|Mod0" File: D:/test/ADC_frequency_measurement.v Line: 287
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ADC_frequency_measurement:frequency|Div3" File: D:/test/ADC_frequency_measurement.v Line: 291
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ADC_frequency_measurement:frequency|Mod4" File: D:/test/ADC_frequency_measurement.v Line: 291
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ADC_frequency_measurement:frequency|Div0" File: D:/test/ADC_frequency_measurement.v Line: 288
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ADC_frequency_measurement:frequency|Mod1" File: D:/test/ADC_frequency_measurement.v Line: 288
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ADC_frequency_measurement:frequency|Div4" File: D:/test/ADC_frequency_measurement.v Line: 292
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ADC_frequency_measurement:frequency|Mod5" File: D:/test/ADC_frequency_measurement.v Line: 292
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ADC_frequency_measurement:frequency|Div1" File: D:/test/ADC_frequency_measurement.v Line: 289
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ADC_frequency_measurement:frequency|Mod2" File: D:/test/ADC_frequency_measurement.v Line: 289
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ADC_frequency_measurement:frequency|Div5" File: D:/test/ADC_frequency_measurement.v Line: 298
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ADC_frequency_measurement:frequency|Mod6" File: D:/test/ADC_frequency_measurement.v Line: 298
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ADC_frequency_measurement:frequency|Div6" File: D:/test/ADC_frequency_measurement.v Line: 299
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ADC_frequency_measurement:frequency|Mod7" File: D:/test/ADC_frequency_measurement.v Line: 299
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ADC_frequency_measurement:frequency|Div7" File: D:/test/ADC_frequency_measurement.v Line: 300
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ADC_frequency_measurement:frequency|Mod8" File: D:/test/ADC_frequency_measurement.v Line: 300
Info (12130): Elaborated megafunction instantiation "ADC_frequency_measurement:frequency|lpm_divide:Div2" File: D:/test/ADC_frequency_measurement.v Line: 290
Info (12133): Instantiated megafunction "ADC_frequency_measurement:frequency|lpm_divide:Div2" with the following parameter: File: D:/test/ADC_frequency_measurement.v Line: 290
    Info (12134): Parameter "LPM_WIDTHN" = "64"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_4dm.tdf
    Info (12023): Found entity 1: lpm_divide_4dm File: D:/test/db/lpm_divide_4dm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf
    Info (12023): Found entity 1: sign_div_unsign_anh File: D:/test/db/sign_div_unsign_anh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_q2f.tdf
    Info (12023): Found entity 1: alt_u_div_q2f File: D:/test/db/alt_u_div_q2f.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "ADC_frequency_measurement:frequency|lpm_divide:Mod3" File: D:/test/ADC_frequency_measurement.v Line: 290
Info (12133): Instantiated megafunction "ADC_frequency_measurement:frequency|lpm_divide:Mod3" with the following parameter: File: D:/test/ADC_frequency_measurement.v Line: 290
    Info (12134): Parameter "LPM_WIDTHN" = "64"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_q3m.tdf
    Info (12023): Found entity 1: lpm_divide_q3m File: D:/test/db/lpm_divide_q3m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_tlh File: D:/test/db/sign_div_unsign_tlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf
    Info (12023): Found entity 1: alt_u_div_00f File: D:/test/db/alt_u_div_00f.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "ADC_frequency_measurement:frequency|lpm_divide:Div3" File: D:/test/ADC_frequency_measurement.v Line: 291
Info (12133): Instantiated megafunction "ADC_frequency_measurement:frequency|lpm_divide:Div3" with the following parameter: File: D:/test/ADC_frequency_measurement.v Line: 291
    Info (12134): Parameter "LPM_WIDTHN" = "64"
    Info (12134): Parameter "LPM_WIDTHD" = "14"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_8dm.tdf
    Info (12023): Found entity 1: lpm_divide_8dm File: D:/test/db/lpm_divide_8dm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_enh.tdf
    Info (12023): Found entity 1: sign_div_unsign_enh File: D:/test/db/sign_div_unsign_enh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_23f.tdf
    Info (12023): Found entity 1: alt_u_div_23f File: D:/test/db/alt_u_div_23f.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "ADC_frequency_measurement:frequency|lpm_divide:Div0" File: D:/test/ADC_frequency_measurement.v Line: 288
Info (12133): Instantiated megafunction "ADC_frequency_measurement:frequency|lpm_divide:Div0" with the following parameter: File: D:/test/ADC_frequency_measurement.v Line: 288
    Info (12134): Parameter "LPM_WIDTHN" = "64"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_nbm.tdf
    Info (12023): Found entity 1: lpm_divide_nbm File: D:/test/db/lpm_divide_nbm.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "ADC_frequency_measurement:frequency|lpm_divide:Div4" File: D:/test/ADC_frequency_measurement.v Line: 292
Info (12133): Instantiated megafunction "ADC_frequency_measurement:frequency|lpm_divide:Div4" with the following parameter: File: D:/test/ADC_frequency_measurement.v Line: 292
    Info (12134): Parameter "LPM_WIDTHN" = "64"
    Info (12134): Parameter "LPM_WIDTHD" = "17"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_bdm.tdf
    Info (12023): Found entity 1: lpm_divide_bdm File: D:/test/db/lpm_divide_bdm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_hnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_hnh File: D:/test/db/sign_div_unsign_hnh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_83f.tdf
    Info (12023): Found entity 1: alt_u_div_83f File: D:/test/db/alt_u_div_83f.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "ADC_frequency_measurement:frequency|lpm_divide:Div1" File: D:/test/ADC_frequency_measurement.v Line: 289
Info (12133): Instantiated megafunction "ADC_frequency_measurement:frequency|lpm_divide:Div1" with the following parameter: File: D:/test/ADC_frequency_measurement.v Line: 289
    Info (12134): Parameter "LPM_WIDTHN" = "64"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_qbm.tdf
    Info (12023): Found entity 1: lpm_divide_qbm File: D:/test/db/lpm_divide_qbm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_0mh.tdf
    Info (12023): Found entity 1: sign_div_unsign_0mh File: D:/test/db/sign_div_unsign_0mh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_60f.tdf
    Info (12023): Found entity 1: alt_u_div_60f File: D:/test/db/alt_u_div_60f.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "ADC_frequency_measurement:frequency|lpm_divide:Div5" File: D:/test/ADC_frequency_measurement.v Line: 298
Info (12133): Instantiated megafunction "ADC_frequency_measurement:frequency|lpm_divide:Div5" with the following parameter: File: D:/test/ADC_frequency_measurement.v Line: 298
    Info (12134): Parameter "LPM_WIDTHN" = "64"
    Info (12134): Parameter "LPM_WIDTHD" = "20"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_5dm.tdf
    Info (12023): Found entity 1: lpm_divide_5dm File: D:/test/db/lpm_divide_5dm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bnh File: D:/test/db/sign_div_unsign_bnh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_s2f.tdf
    Info (12023): Found entity 1: alt_u_div_s2f File: D:/test/db/alt_u_div_s2f.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "ADC_frequency_measurement:frequency|lpm_divide:Div6" File: D:/test/ADC_frequency_measurement.v Line: 299
Info (12133): Instantiated megafunction "ADC_frequency_measurement:frequency|lpm_divide:Div6" with the following parameter: File: D:/test/ADC_frequency_measurement.v Line: 299
    Info (12134): Parameter "LPM_WIDTHN" = "64"
    Info (12134): Parameter "LPM_WIDTHD" = "24"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_9dm.tdf
    Info (12023): Found entity 1: lpm_divide_9dm File: D:/test/db/lpm_divide_9dm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_fnh File: D:/test/db/sign_div_unsign_fnh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_43f.tdf
    Info (12023): Found entity 1: alt_u_div_43f File: D:/test/db/alt_u_div_43f.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "ADC_frequency_measurement:frequency|lpm_divide:Div7" File: D:/test/ADC_frequency_measurement.v Line: 300
Info (12133): Instantiated megafunction "ADC_frequency_measurement:frequency|lpm_divide:Div7" with the following parameter: File: D:/test/ADC_frequency_measurement.v Line: 300
    Info (12134): Parameter "LPM_WIDTHN" = "64"
    Info (12134): Parameter "LPM_WIDTHD" = "27"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_cdm.tdf
    Info (12023): Found entity 1: lpm_divide_cdm File: D:/test/db/lpm_divide_cdm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_inh.tdf
    Info (12023): Found entity 1: sign_div_unsign_inh File: D:/test/db/sign_div_unsign_inh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_a3f.tdf
    Info (12023): Found entity 1: alt_u_div_a3f File: D:/test/db/alt_u_div_a3f.tdf Line: 23
Warning (12241): 8 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 22
    Warning (13040): bidirectional pin "GPIO_0[1]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 22
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 22
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 22
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 22
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 22
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 22
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 22
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 22
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 22
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 22
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 22
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 22
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 22
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 22
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 22
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 22
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 22
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 22
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 22
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 22
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 22
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 22
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 22
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 22
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 22
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 22
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 22
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 22
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 22
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 22
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 22
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 22
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 22
    Warning (13040): bidirectional pin "GPIO_0[34]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 22
    Warning (13040): bidirectional pin "GPIO_0[35]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 22
    Warning (13040): bidirectional pin "GPIO_1[0]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 23
    Warning (13040): bidirectional pin "GPIO_1[1]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 23
    Warning (13040): bidirectional pin "GPIO_1[2]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 23
    Warning (13040): bidirectional pin "GPIO_1[3]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 23
    Warning (13040): bidirectional pin "GPIO_1[4]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 23
    Warning (13040): bidirectional pin "GPIO_1[5]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 23
    Warning (13040): bidirectional pin "GPIO_1[6]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 23
    Warning (13040): bidirectional pin "GPIO_1[7]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 23
    Warning (13040): bidirectional pin "GPIO_1[8]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 23
    Warning (13040): bidirectional pin "GPIO_1[9]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 23
    Warning (13040): bidirectional pin "GPIO_1[10]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 23
    Warning (13040): bidirectional pin "GPIO_1[11]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 23
    Warning (13040): bidirectional pin "GPIO_1[12]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 23
    Warning (13040): bidirectional pin "GPIO_1[13]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 23
    Warning (13040): bidirectional pin "GPIO_1[14]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 23
    Warning (13040): bidirectional pin "GPIO_1[15]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 23
    Warning (13040): bidirectional pin "GPIO_1[16]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 23
    Warning (13040): bidirectional pin "GPIO_1[17]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 23
    Warning (13040): bidirectional pin "GPIO_1[18]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 23
    Warning (13040): bidirectional pin "GPIO_1[19]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 23
    Warning (13040): bidirectional pin "GPIO_1[20]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 23
    Warning (13040): bidirectional pin "GPIO_1[21]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 23
    Warning (13040): bidirectional pin "GPIO_1[22]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 23
    Warning (13040): bidirectional pin "GPIO_1[23]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 23
    Warning (13040): bidirectional pin "GPIO_1[24]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 23
    Warning (13040): bidirectional pin "GPIO_1[25]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 23
    Warning (13040): bidirectional pin "GPIO_1[26]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 23
    Warning (13040): bidirectional pin "GPIO_1[27]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 23
    Warning (13040): bidirectional pin "GPIO_1[28]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 23
    Warning (13040): bidirectional pin "GPIO_1[29]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 23
    Warning (13040): bidirectional pin "GPIO_1[30]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 23
    Warning (13040): bidirectional pin "GPIO_1[31]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 23
    Warning (13040): bidirectional pin "GPIO_1[32]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 23
    Warning (13040): bidirectional pin "GPIO_1[33]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 23
    Warning (13040): bidirectional pin "GPIO_1[34]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 23
    Warning (13040): bidirectional pin "GPIO_1[35]" has no driver File: D:/test/DE1_SoC_ADC.v Line: 23
Info (286030): Timing-Driven Synthesis is running
Info (17049): 111 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 4 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance DE1_SoC_QSYS:u_top|DE1_SoC_QSYS_pll_sys:pll_sys|altera_pll:altera_pll_i|general[1].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: d:/altera_lite/15.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance DE1_SoC_QSYS:u_top|DE1_SoC_QSYS_pll_sys:pll_sys|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: d:/altera_lite/15.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: OUTCLK port on the PLL is not properly connected on instance DE1_SoC_QSYS:u_top|DE1_SoC_QSYS_pll_sys:pll_sys|altera_pll:altera_pll_i|general[0].gpll. The output clock port on the PLL must be connected. File: d:/altera_lite/15.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: D:/test/DE1_SoC_ADC.v Line: 11
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: D:/test/DE1_SoC_ADC.v Line: 14
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: D:/test/DE1_SoC_ADC.v Line: 17
    Warning (15610): No output dependent on input pin "SW[3]" File: D:/test/DE1_SoC_ADC.v Line: 18
    Warning (15610): No output dependent on input pin "SW[4]" File: D:/test/DE1_SoC_ADC.v Line: 18
    Warning (15610): No output dependent on input pin "SW[5]" File: D:/test/DE1_SoC_ADC.v Line: 18
    Warning (15610): No output dependent on input pin "SW[6]" File: D:/test/DE1_SoC_ADC.v Line: 18
    Warning (15610): No output dependent on input pin "SW[7]" File: D:/test/DE1_SoC_ADC.v Line: 18
Info (21057): Implemented 19952 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 45 output pins
    Info (21060): Implemented 72 bidirectional pins
    Info (21061): Implemented 19818 logic cells
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 140 warnings
    Info: Peak virtual memory: 1078 megabytes
    Info: Processing ended: Tue Mar 28 20:36:32 2017
    Info: Elapsed time: 00:01:01
    Info: Total CPU time (on all processors): 00:00:59


