/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [3:0] _03_;
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire [17:0] celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [14:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire [8:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [2:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [4:0] celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_35z;
  wire [10:0] celloutsig_0_3z;
  wire celloutsig_0_45z;
  wire [5:0] celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire [6:0] celloutsig_0_53z;
  wire celloutsig_0_5z;
  wire [6:0] celloutsig_0_64z;
  wire [5:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_84z;
  wire celloutsig_0_85z;
  wire celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [6:0] celloutsig_1_16z;
  wire [9:0] celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[88] & in_data[14]);
  assign celloutsig_1_1z = ~(celloutsig_1_0z[4] & celloutsig_1_0z[3]);
  assign celloutsig_1_3z = !(celloutsig_1_0z[1] ? in_data[152] : celloutsig_1_1z);
  assign celloutsig_1_7z = !(celloutsig_1_0z[2] ? celloutsig_1_0z[2] : in_data[114]);
  assign celloutsig_1_14z = !(celloutsig_1_4z ? 1'h1 : celloutsig_1_5z);
  assign celloutsig_0_1z = !(celloutsig_0_0z ? celloutsig_0_0z : in_data[83]);
  assign celloutsig_0_15z = !(celloutsig_0_9z ? celloutsig_0_13z[4] : celloutsig_0_10z[2]);
  assign celloutsig_0_18z = !(celloutsig_0_4z[5] ? celloutsig_0_4z[3] : celloutsig_0_6z[0]);
  assign celloutsig_0_26z = !(celloutsig_0_1z ? celloutsig_0_0z : celloutsig_0_1z);
  assign celloutsig_0_29z = !(celloutsig_0_27z ? celloutsig_0_28z[1] : celloutsig_0_28z[1]);
  assign celloutsig_0_22z = ~((celloutsig_0_19z | celloutsig_0_0z) & _01_);
  assign celloutsig_0_35z = celloutsig_0_18z | ~(celloutsig_0_3z[8]);
  assign celloutsig_0_9z = celloutsig_0_3z[7] | ~(celloutsig_0_3z[6]);
  assign celloutsig_0_5z = celloutsig_0_3z[9] | celloutsig_0_4z[4];
  assign celloutsig_1_5z = celloutsig_1_0z[2] | celloutsig_1_0z[5];
  assign celloutsig_0_19z = celloutsig_0_5z | celloutsig_0_15z;
  assign celloutsig_0_20z = celloutsig_0_9z | celloutsig_0_5z;
  assign celloutsig_0_7z = in_data[20] ^ celloutsig_0_6z[4];
  reg [3:0] _22_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _22_ <= 4'h0;
    else _22_ <= { in_data[29], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign { _00_, _03_[2], _01_, _02_ } = _22_;
  assign celloutsig_0_53z = { celloutsig_0_7z, celloutsig_0_30z, celloutsig_0_51z } & { celloutsig_0_3z[8], celloutsig_0_30z, celloutsig_0_18z };
  assign celloutsig_0_64z = celloutsig_0_3z[6:0] & { celloutsig_0_53z[5:0], celloutsig_0_0z };
  assign celloutsig_0_6z = { celloutsig_0_4z[4], _00_, _03_[2], _01_, _02_, celloutsig_0_1z } & { celloutsig_0_3z[3:2], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_1_8z = { celloutsig_1_0z[4:2], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_6z } & { celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_0_16z = celloutsig_0_11z[16:2] & { celloutsig_0_12z[5:3], celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_0z, _00_, _03_[2], _01_, _02_ };
  assign celloutsig_0_24z = celloutsig_0_11z[14:6] & { celloutsig_0_22z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_10z };
  assign celloutsig_0_28z = celloutsig_0_10z[4:2] & { celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_18z };
  assign celloutsig_1_13z = celloutsig_1_8z[2:0] / { 1'h1, celloutsig_1_7z, 1'h1 };
  assign celloutsig_1_6z = in_data[123:120] === celloutsig_1_2z;
  assign celloutsig_1_12z = in_data[161:155] === { celloutsig_1_8z[2], celloutsig_1_1z, 2'h3, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_5z };
  assign celloutsig_1_15z = { celloutsig_1_0z[6:0], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_13z, celloutsig_1_6z, 1'h1, celloutsig_1_6z } === { celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_14z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_32z = { celloutsig_0_16z[3], celloutsig_0_29z, celloutsig_0_26z } > in_data[82:80];
  assign celloutsig_0_51z = { celloutsig_0_16z[13:11], celloutsig_0_45z } > { celloutsig_0_12z[2:1], celloutsig_0_35z, celloutsig_0_7z };
  assign celloutsig_1_4z = { in_data[179:175], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z } > { in_data[155:139], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_14z = ! { celloutsig_0_12z[0], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_85z = celloutsig_0_20z & ~(celloutsig_0_5z);
  assign celloutsig_1_10z = & { celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_2z[1:0], celloutsig_1_0z };
  assign celloutsig_0_84z = | celloutsig_0_64z[6:1];
  assign celloutsig_0_27z = | { celloutsig_0_4z[5:2], celloutsig_0_12z };
  assign celloutsig_0_45z = ^ { celloutsig_0_1z, _00_, _03_[2], _01_, _02_, celloutsig_0_32z };
  assign celloutsig_1_2z = { in_data[153:151], celloutsig_1_1z } >> celloutsig_1_0z[3:0];
  assign celloutsig_0_10z = celloutsig_0_3z[7:2] >> { celloutsig_0_4z[1:0], _00_, _03_[2], _01_, _02_ };
  assign celloutsig_0_12z = celloutsig_0_6z << { celloutsig_0_11z[5:1], celloutsig_0_5z };
  assign celloutsig_0_4z = in_data[45:40] >> { celloutsig_0_0z, celloutsig_0_0z, _00_, _03_[2], _01_, _02_ };
  assign celloutsig_0_13z = { celloutsig_0_4z[2:1], _00_, _03_[2], _01_, _02_ } >> celloutsig_0_3z[10:5];
  assign celloutsig_0_11z = { celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_5z } <<< { in_data[92:81], celloutsig_0_4z };
  assign celloutsig_0_30z = { celloutsig_0_24z[7:4], celloutsig_0_14z } <<< { celloutsig_0_6z[4:2], celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_3z = in_data[68:58] ~^ { celloutsig_0_0z, _00_, _03_[2], _01_, _02_, celloutsig_0_1z, _00_, _03_[2], _01_, _02_, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[107:99] ~^ in_data[151:143];
  assign celloutsig_1_16z = { celloutsig_1_13z[2:1], celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_6z } ~^ { celloutsig_1_8z[5:0], celloutsig_1_10z };
  assign celloutsig_1_18z = { in_data[177:172], celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_6z } ~^ { celloutsig_1_14z, celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_15z, celloutsig_1_12z } ^ celloutsig_1_16z[6:1];
  assign { _03_[3], _03_[1:0] } = { _00_, _01_, _02_ };
  assign { out_data[137:128], out_data[101:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_84z, celloutsig_0_85z };
endmodule
