Warning: Wire ALUControl.ALUCtl has an unprocessed 'init' attribute.
Warning: Wire imm_gen.imm has an unprocessed 'init' attribute.
Info: constrained 'led[7]' to bel 'X9/Y0/io1'
Info: constrained 'led[6]' to bel 'X6/Y0/io0'
Info: constrained 'led[5]' to bel 'X5/Y0/io0'
Info: constrained 'led[4]' to bel 'X6/Y31/io0'
Info: constrained 'led[3]' to bel 'X5/Y31/io0'
Info: constrained 'led[2]' to bel 'X19/Y0/io1'
Info: constrained 'led[1]' to bel 'X4/Y31/io0'
Info: constrained 'led[0]' to bel 'X13/Y0/io0'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:     2872 LCs used as LUT4 only
Info:      214 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      957 LCs used as DFF only
Info: Packing carries..
Info:        3 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info:   constrained ICESTORM_HFOSC 'OSCInst0_OSC' to X0/Y31/hfosc_1
Info:     Derived frequency constraint of 12.0 MHz for net clk
Info: Promoting globals..
Info: promoting clk_proc (fanout 1057)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O [cen] (fanout 49)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O [cen] (fanout 32)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_1_O [cen] (fanout 32)
Info: Constraining chains...
Info:        1 LCs used to legalise carry chains.
Info: Checksum: 0xa8553a3e

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x2b1901c2

Info: Device utilisation:
Info: 	         ICESTORM_LC:  4049/ 5280    76%
Info: 	        ICESTORM_RAM:    12/   30    40%
Info: 	               SB_IO:     8/   96     8%
Info: 	               SB_GB:     5/    8    62%
Info: 	        ICESTORM_PLL:     0/    1     0%
Info: 	         SB_WARMBOOT:     0/    1     0%
Info: 	        ICESTORM_DSP:     0/    8     0%
Info: 	      ICESTORM_HFOSC:     1/    1   100%
Info: 	      ICESTORM_LFOSC:     0/    1     0%
Info: 	              SB_I2C:     0/    2     0%
Info: 	              SB_SPI:     0/    2     0%
Info: 	              IO_I3C:     0/    2     0%
Info: 	         SB_LEDDA_IP:     0/    1     0%
Info: 	         SB_RGBA_DRV:     0/    1     0%
Info: 	      ICESTORM_SPRAM:     0/    4     0%

Info: Placed 10 cells based on constraints.
Info: Creating initial placement for remaining 4065 cells.
Info:   initial placement placed 500/4065 cells
Info:   initial placement placed 1000/4065 cells
Info:   initial placement placed 1500/4065 cells
Info:   initial placement placed 2000/4065 cells
Info:   initial placement placed 2500/4065 cells
Info:   initial placement placed 3000/4065 cells
Info:   initial placement placed 3500/4065 cells
Info:   initial placement placed 4000/4065 cells
Info:   initial placement placed 4065/4065 cells
Info: Initial placement time 1.26s
Info: Running simulated annealing placer.
Info:   at iteration #1: temp = 1.000000, timing cost = 2602, wirelen = 97368
Info:   at iteration #5: temp = 0.062500, timing cost = 2483, wirelen = 97972
Info:   at iteration #10: temp = 0.011391, timing cost = 2373, wirelen = 95652
Info:   at iteration #15: temp = 0.006726, timing cost = 2708, wirelen = 96939
Info:   at iteration #20: temp = 0.003972, timing cost = 1908, wirelen = 94383
Info:   at iteration #25: temp = 0.002345, timing cost = 3893, wirelen = 96046
Info:   at iteration #30: temp = 0.001385, timing cost = 2914, wirelen = 93545
Info:   at iteration #35: temp = 0.000818, timing cost = 2850, wirelen = 93724
Info:   at iteration #40: temp = 0.000537, timing cost = 2910, wirelen = 91659
Info:   at iteration #45: temp = 0.000413, timing cost = 3368, wirelen = 89957
Info:   at iteration #50: temp = 0.000336, timing cost = 2018, wirelen = 88569
Info:   at iteration #55: temp = 0.000288, timing cost = 2703, wirelen = 86743
Info:   at iteration #60: temp = 0.000235, timing cost = 3261, wirelen = 85747
Info:   at iteration #65: temp = 0.000201, timing cost = 2413, wirelen = 85038
Info:   at iteration #70: temp = 0.000173, timing cost = 3159, wirelen = 82475
Info:   at iteration #75: temp = 0.000156, timing cost = 2483, wirelen = 78814
Info:   at iteration #80: temp = 0.000141, timing cost = 3058, wirelen = 77017
Info:   at iteration #85: temp = 0.000127, timing cost = 2258, wirelen = 73788
Info:   at iteration #90: temp = 0.000121, timing cost = 2342, wirelen = 70623
Info:   at iteration #95: temp = 0.000109, timing cost = 3229, wirelen = 67938
Info:   at iteration #100: temp = 0.000098, timing cost = 2107, wirelen = 64382
Info:   at iteration #105: temp = 0.000089, timing cost = 2799, wirelen = 62218
Info:   at iteration #110: temp = 0.000089, timing cost = 2336, wirelen = 57465
Info:   at iteration #115: temp = 0.000080, timing cost = 2722, wirelen = 55497
Info:   at iteration #120: temp = 0.000080, timing cost = 2772, wirelen = 51386
Info:   at iteration #125: temp = 0.000080, timing cost = 2291, wirelen = 48456
Info:   at iteration #130: temp = 0.000076, timing cost = 2999, wirelen = 46137
Info:   at iteration #135: temp = 0.000072, timing cost = 2453, wirelen = 43419
Info:   at iteration #140: temp = 0.000069, timing cost = 2494, wirelen = 40822
Info:   at iteration #145: temp = 0.000069, timing cost = 2477, wirelen = 39157
Info:   at iteration #150: temp = 0.000065, timing cost = 2670, wirelen = 36769
Info:   at iteration #155: temp = 0.000062, timing cost = 2663, wirelen = 35170
Info:   at iteration #160: temp = 0.000059, timing cost = 2474, wirelen = 33502
Info: Legalising relative constraints...
Info:     moved 33 cells, 25 unplaced (after legalising chains)
Info:        average distance 1.025104
Info:        maximum distance 2.000000
Info:     moved 58 cells, 0 unplaced (after replacing ripped up cells)
Info:        average distance 2.316820
Info:        maximum distance 11.180340
Info:   at iteration #165: temp = 0.000056, timing cost = 2380, wirelen = 31575
Info:   at iteration #170: temp = 0.000056, timing cost = 2674, wirelen = 29712
Info:   at iteration #175: temp = 0.000053, timing cost = 2541, wirelen = 27951
Info:   at iteration #180: temp = 0.000050, timing cost = 2269, wirelen = 26299
Info:   at iteration #185: temp = 0.000048, timing cost = 2973, wirelen = 25608
Info:   at iteration #190: temp = 0.000048, timing cost = 2472, wirelen = 24199
Info:   at iteration #195: temp = 0.000043, timing cost = 2626, wirelen = 23555
Info:   at iteration #200: temp = 0.000041, timing cost = 2576, wirelen = 21948
Info:   at iteration #205: temp = 0.000039, timing cost = 2186, wirelen = 21115
Info:   at iteration #210: temp = 0.000037, timing cost = 2249, wirelen = 20234
Info:   at iteration #215: temp = 0.000035, timing cost = 2142, wirelen = 19296
Info:   at iteration #220: temp = 0.000032, timing cost = 1987, wirelen = 18583
Info:   at iteration #225: temp = 0.000030, timing cost = 2131, wirelen = 17822
Info:   at iteration #230: temp = 0.000024, timing cost = 2055, wirelen = 16519
Info:   at iteration #235: temp = 0.000019, timing cost = 2087, wirelen = 15821
Info:   at iteration #240: temp = 0.000015, timing cost = 1944, wirelen = 15111
Info:   at iteration #245: temp = 0.000012, timing cost = 1983, wirelen = 14638
Info:   at iteration #250: temp = 0.000006, timing cost = 1967, wirelen = 14288
Info:   at iteration #255: temp = 0.000003, timing cost = 1970, wirelen = 14128
Info:   at iteration #260: temp = 0.000001, timing cost = 1966, wirelen = 14081
Info:   at iteration #265: temp = 0.000000, timing cost = 1969, wirelen = 14068
Info:   at iteration #270: temp = 0.000000, timing cost = 1972, wirelen = 14054
Info:   at iteration #275: temp = 0.000000, timing cost = 1970, wirelen = 14046
Info:   at iteration #280: temp = 0.000000, timing cost = 1982, wirelen = 14041
Info:   at iteration #285: temp = 0.000000, timing cost = 1981, wirelen = 14037
Info:   at iteration #287: temp = 0.000000, timing cost = 1982, wirelen = 14035 
Info: SA placement time 26.30s

Info: Max frequency for clock               'clk': 16.99 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock 'clk_proc_$glb_clk': 16.27 MHz (PASS at 12.00 MHz)

Info: Max delay posedge clk               -> <async>                  : 7.17 ns
Info: Max delay posedge clk               -> posedge clk_proc_$glb_clk: 56.30 ns
Info: Max delay posedge clk_proc_$glb_clk -> posedge clk              : 64.05 ns

Info: Slack histogram:
Info:  legend: * represents 10 endpoint(s)
Info:          + represents [1,10) endpoint(s)
Info: [ 19283,  22323) |+
Info: [ 22323,  25363) |+
Info: [ 25363,  28403) |************************+
Info: [ 28403,  31443) |************************************************************ 
Info: [ 31443,  34483) |*************+
Info: [ 34483,  37523) |*******+
Info: [ 37523,  40563) |***+
Info: [ 40563,  43603) |***************************************************+
Info: [ 43603,  46643) |********************************************+
Info: [ 46643,  49683) |*+
Info: [ 49683,  52723) |*+
Info: [ 52723,  55763) |*****+
Info: [ 55763,  58803) |******+
Info: [ 58803,  61843) |************+
Info: [ 61843,  64883) |***********+
Info: [ 64883,  67923) |***************+
Info: [ 67923,  70963) |************************+
Info: [ 70963,  74003) |********************+
Info: [ 74003,  77043) |*****+
Info: [ 77043,  80083) |*****************************************************+
Info: Checksum: 0xe273a0e1

Info: Routing..
Info: Setting up routing queue.
Info: Routing 12921 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       26        973 |   26   973 |     11951|       0.12       0.12|
Info:       2000 |      143       1856 |  117   883 |     11122|       0.11       0.24|
Info:       3000 |      350       2649 |  207   793 |     10399|       0.14       0.38|
Info:       4000 |      619       3380 |  269   731 |      9788|       0.13       0.51|
Info:       5000 |      857       4142 |  238   762 |      9143|       0.15       0.66|
Info:       6000 |      960       5039 |  103   897 |      8351|       0.19       0.85|
Info:       7000 |     1049       5950 |   89   911 |      7542|       0.15       1.00|
Info:       8000 |     1171       6828 |  122   878 |      6775|       0.15       1.15|
Info:       9000 |     1318       7681 |  147   853 |      6010|       0.16       1.31|
Info:      10000 |     1558       8441 |  240   760 |      5370|       0.18       1.49|
Info:      11000 |     1837       9162 |  279   721 |      4868|       0.26       1.75|
Info:      12000 |     2113       9886 |  276   724 |      4341|       0.32       2.08|
Info:      13000 |     2486      10513 |  373   627 |      3922|       0.30       2.38|
Info:      14000 |     2736      11263 |  250   750 |      3471|       0.26       2.63|
Info:      15000 |     3052      11947 |  316   684 |      2986|       0.20       2.84|
Info:      16000 |     3354      12645 |  302   698 |      2536|       0.26       3.10|
Info:      17000 |     3642      13357 |  288   712 |      2097|       0.23       3.33|
Info:      18000 |     3958      14041 |  316   684 |      1671|       0.22       3.55|
Info:      19000 |     4285      14714 |  327   673 |      1572|       0.33       3.88|
Info:      20000 |     4677      15322 |  392   608 |      1352|       0.30       4.18|
Info:      21000 |     5084      15915 |  407   593 |      1150|       0.33       4.51|
Info:      22000 |     5484      16515 |  400   600 |      1093|       0.36       4.87|
Info:      23000 |     5877      17122 |  393   607 |       966|       0.35       5.22|
Info:      24000 |     6374      17625 |  497   503 |       856|       0.28       5.51|
Info:      25000 |     6807      18192 |  433   567 |       764|       0.31       5.82|
Info:      26000 |     7072      18927 |  265   735 |       253|       0.29       6.11|
Info:      26792 |     7350      19442 |  278   515 |         0|       0.32       6.43|
Info: Routing complete.
Info: Router1 time 6.43s
Info: Checksum: 0x7ee00f18

Info: Critical path report for clock 'clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_buf_SB_LUT4_O_31_LC.O
Info:  3.6  5.0    Net data_out[0] budget -0.949000 ns (10,14) -> (15,12)
Info:                Sink processor.dataMemOut_fwd_mux.out_SB_LUT4_O_31_LC.I1
Info:  1.2  6.2  Source processor.dataMemOut_fwd_mux.out_SB_LUT4_O_31_LC.O
Info:  1.8  8.0    Net processor.dataMemOut_fwd_mux_out[0] budget -4.574000 ns (15,12) -> (16,11)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.I1
Info:  1.2  9.2  Source processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  1.8 11.0    Net processor.mem_fwd2_mux_out[0] budget -1.046000 ns (16,11) -> (15,10)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 12.2  Source processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  3.1 15.2    Net data_WrData[0] budget -0.997000 ns (15,10) -> (14,6)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 16.4  Source processor.alu_mux.out_SB_LUT4_O_31_LC.O
Info:  3.6 20.0    Net processor.alu_mux_out[0] budget -0.917000 ns (14,6) -> (12,13)
Info:                Sink processor.alu_main.input2_SB_LUT4_O_31_LC.I3
Info:  0.9 20.9  Source processor.alu_main.input2_SB_LUT4_O_31_LC.O
Info:  1.8 22.7    Net processor.alu_main.input2[0] budget -0.514000 ns (12,13) -> (11,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_31_LC.I1
Info:  0.7 23.4  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_31_LC.COUT
Info:  0.0 23.4    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[1] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_20_LC.CIN
Info:  0.3 23.6  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_20_LC.COUT
Info:  0.0 23.6    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[2] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_9_LC.CIN
Info:  0.3 23.9  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_9_LC.COUT
Info:  0.0 23.9    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[3] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_6_LC.CIN
Info:  0.3 24.2  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_6_LC.COUT
Info:  0.0 24.2    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[4] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_5_LC.CIN
Info:  0.3 24.5  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_5_LC.COUT
Info:  0.0 24.5    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[5] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_4_LC.CIN
Info:  0.3 24.7  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_4_LC.COUT
Info:  0.0 24.7    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[6] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_3_LC.CIN
Info:  0.3 25.0  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_3_LC.COUT
Info:  0.6 25.6    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[7] budget 0.560000 ns (11,14) -> (11,15)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_2_LC.CIN
Info:  0.3 25.9  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_2_LC.COUT
Info:  0.0 25.9    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[8] budget 0.000000 ns (11,15) -> (11,15)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_1_LC.CIN
Info:  0.3 26.1  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_1_LC.COUT
Info:  0.0 26.1    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[9] budget 0.000000 ns (11,15) -> (11,15)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_LC.CIN
Info:  0.3 26.4  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_LC.COUT
Info:  0.0 26.4    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[10] budget 0.000000 ns (11,15) -> (11,15)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_30_LC.CIN
Info:  0.3 26.7  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_30_LC.COUT
Info:  0.0 26.7    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[11] budget 0.000000 ns (11,15) -> (11,15)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_29_LC.CIN
Info:  0.3 27.0  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_29_LC.COUT
Info:  0.0 27.0    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[12] budget 0.000000 ns (11,15) -> (11,15)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_28_LC.CIN
Info:  0.3 27.2  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_28_LC.COUT
Info:  0.0 27.2    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[13] budget 0.000000 ns (11,15) -> (11,15)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_27_LC.CIN
Info:  0.3 27.5  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_27_LC.COUT
Info:  0.0 27.5    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[14] budget 0.000000 ns (11,15) -> (11,15)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_26_LC.CIN
Info:  0.3 27.8  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_26_LC.COUT
Info:  0.6 28.4    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[15] budget 0.560000 ns (11,15) -> (11,16)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_25_LC.CIN
Info:  0.3 28.6  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_25_LC.COUT
Info:  0.0 28.6    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[16] budget 0.000000 ns (11,16) -> (11,16)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_24_LC.CIN
Info:  0.3 28.9  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_24_LC.COUT
Info:  0.0 28.9    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[17] budget 0.000000 ns (11,16) -> (11,16)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_23_LC.CIN
Info:  0.3 29.2  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_23_LC.COUT
Info:  0.7 29.9    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[18] budget 0.660000 ns (11,16) -> (11,16)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_22_LC.I3
Info:  0.9 30.7  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_22_LC.O
Info:  1.8 32.5    Net processor.alu_main.adder_output[18] budget -0.182000 ns (11,16) -> (10,15)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 33.4  Source processor.alu_main.ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 35.1    Net processor.alu_main.ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 budget -0.360000 ns (10,15) -> (10,14)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 36.0  Source processor.alu_main.ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.1 39.1    Net processor.alu_main.ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I3 budget -0.223000 ns (10,14) -> (10,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_LC.I3
Info:  0.9 39.9  Source processor.alu_main.ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_LC.O
Info:  1.8 41.7    Net processor.alu_main.ALUOut_SB_LUT4_O_17_I3 budget 0.307000 ns (10,10) -> (11,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_17_LC.I3
Info:  0.9 42.6  Source processor.alu_main.ALUOut_SB_LUT4_O_17_LC.O
Info:  1.8 44.3    Net processor.alu_result[18] budget 0.394000 ns (11,10) -> (11,10)
Info:                Sink processor.lui_mux.out_SB_LUT4_O_13_LC.I1
Info:  1.2 45.6  Source processor.lui_mux.out_SB_LUT4_O_13_LC.O
Info:  1.8 47.3    Net data_addr[18] budget 0.551000 ns (11,10) -> (12,10)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I0
Info:  1.3 48.6  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 50.4    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I2 budget -0.019000 ns (12,10) -> (11,11)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 51.6  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 53.3    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3 budget 0.307000 ns (11,11) -> (10,12)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_LC.I3
Info:  0.9 54.2  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_LC.O
Info:  3.1 57.3    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0 budget 0.761000 ns (10,12) -> (9,18)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_LC.I0
Info:  1.3 58.5  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_LC.O
Info:  2.4 61.0    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O budget 0.766000 ns (9,18) -> (10,17)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_DFFLC.CEN
Info:  0.1 61.1  Setup data_mem_inst.led_reg_SB_DFFE_Q_DFFLC.CEN
Info: 22.9 ns logic, 38.2 ns routing

Info: Critical path report for clock 'clk_proc_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source processor.ex_mem_reg.data_out_SB_DFF_Q_16_DFFLC.O
Info:  1.8  3.2    Net processor.ex_mem_out[104] budget -1.696000 ns (22,12) -> (23,12)
Info:                Sink processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_I3_SB_LUT4_O_LC.I0
Info:  1.3  4.4  Source processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_I3_SB_LUT4_O_LC.O
Info:  1.8  6.2    Net processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_I3 budget -0.935000 ns (23,12) -> (22,12)
Info:                Sink processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_LC.I3
Info:  0.9  7.1  Source processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_LC.O
Info:  3.5 10.6    Net processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I3 budget -1.007000 ns (22,12) -> (17,11)
Info:                Sink processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.I3
Info:  0.9 11.4  Source processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.O
Info:  1.8 13.2    Net processor.mfwd2 budget -0.998000 ns (17,11) -> (16,11)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.I3
Info:  0.9 14.1  Source processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  1.8 15.8    Net processor.mem_fwd2_mux_out[0] budget -1.046000 ns (16,11) -> (15,10)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 17.0  Source processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  3.1 20.1    Net data_WrData[0] budget -0.997000 ns (15,10) -> (14,6)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 21.3  Source processor.alu_mux.out_SB_LUT4_O_31_LC.O
Info:  3.6 24.9    Net processor.alu_mux_out[0] budget -0.917000 ns (14,6) -> (12,13)
Info:                Sink processor.alu_main.input2_SB_LUT4_O_31_LC.I3
Info:  0.9 25.8  Source processor.alu_main.input2_SB_LUT4_O_31_LC.O
Info:  1.8 27.5    Net processor.alu_main.input2[0] budget -0.514000 ns (12,13) -> (11,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_31_LC.I1
Info:  0.7 28.2  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_31_LC.COUT
Info:  0.0 28.2    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[1] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_20_LC.CIN
Info:  0.3 28.5  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_20_LC.COUT
Info:  0.0 28.5    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[2] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_9_LC.CIN
Info:  0.3 28.8  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_9_LC.COUT
Info:  0.0 28.8    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[3] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_6_LC.CIN
Info:  0.3 29.0  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_6_LC.COUT
Info:  0.0 29.0    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[4] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_5_LC.CIN
Info:  0.3 29.3  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_5_LC.COUT
Info:  0.0 29.3    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[5] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_4_LC.CIN
Info:  0.3 29.6  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_4_LC.COUT
Info:  0.0 29.6    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[6] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_3_LC.CIN
Info:  0.3 29.9  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_3_LC.COUT
Info:  0.6 30.4    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[7] budget 0.560000 ns (11,14) -> (11,15)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_2_LC.CIN
Info:  0.3 30.7  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_2_LC.COUT
Info:  0.0 30.7    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[8] budget 0.000000 ns (11,15) -> (11,15)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_1_LC.CIN
Info:  0.3 31.0  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_1_LC.COUT
Info:  0.0 31.0    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[9] budget 0.000000 ns (11,15) -> (11,15)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_LC.CIN
Info:  0.3 31.3  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_LC.COUT
Info:  0.0 31.3    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[10] budget 0.000000 ns (11,15) -> (11,15)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_30_LC.CIN
Info:  0.3 31.5  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_30_LC.COUT
Info:  0.0 31.5    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[11] budget 0.000000 ns (11,15) -> (11,15)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_29_LC.CIN
Info:  0.3 31.8  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_29_LC.COUT
Info:  0.0 31.8    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[12] budget 0.000000 ns (11,15) -> (11,15)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_28_LC.CIN
Info:  0.3 32.1  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_28_LC.COUT
Info:  0.0 32.1    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[13] budget 0.000000 ns (11,15) -> (11,15)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_27_LC.CIN
Info:  0.3 32.4  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_27_LC.COUT
Info:  0.0 32.4    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[14] budget 0.000000 ns (11,15) -> (11,15)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_26_LC.CIN
Info:  0.3 32.7  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_26_LC.COUT
Info:  0.6 33.2    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[15] budget 0.560000 ns (11,15) -> (11,16)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_25_LC.CIN
Info:  0.3 33.5  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_25_LC.COUT
Info:  0.0 33.5    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[16] budget 0.000000 ns (11,16) -> (11,16)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_24_LC.CIN
Info:  0.3 33.8  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_24_LC.COUT
Info:  0.0 33.8    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[17] budget 0.000000 ns (11,16) -> (11,16)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_23_LC.CIN
Info:  0.3 34.0  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_23_LC.COUT
Info:  0.0 34.0    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[18] budget 0.000000 ns (11,16) -> (11,16)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_22_LC.CIN
Info:  0.3 34.3  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_22_LC.COUT
Info:  0.0 34.3    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[19] budget 0.000000 ns (11,16) -> (11,16)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_21_LC.CIN
Info:  0.3 34.6  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_21_LC.COUT
Info:  0.0 34.6    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[20] budget 0.000000 ns (11,16) -> (11,16)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_19_LC.CIN
Info:  0.3 34.9  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_19_LC.COUT
Info:  0.0 34.9    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[21] budget 0.000000 ns (11,16) -> (11,16)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_18_LC.CIN
Info:  0.3 35.2  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_18_LC.COUT
Info:  0.0 35.2    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[22] budget 0.000000 ns (11,16) -> (11,16)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_17_LC.CIN
Info:  0.3 35.4  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_17_LC.COUT
Info:  0.6 36.0    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[23] budget 0.560000 ns (11,16) -> (11,17)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_16_LC.CIN
Info:  0.3 36.3  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_16_LC.COUT
Info:  0.0 36.3    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[24] budget 0.000000 ns (11,17) -> (11,17)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_15_LC.CIN
Info:  0.3 36.6  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_15_LC.COUT
Info:  0.0 36.6    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[25] budget 0.000000 ns (11,17) -> (11,17)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_14_LC.CIN
Info:  0.3 36.8  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_14_LC.COUT
Info:  0.0 36.8    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[26] budget 0.000000 ns (11,17) -> (11,17)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_13_LC.CIN
Info:  0.3 37.1  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_13_LC.COUT
Info:  0.0 37.1    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[27] budget 0.000000 ns (11,17) -> (11,17)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_12_LC.CIN
Info:  0.3 37.4  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_12_LC.COUT
Info:  0.0 37.4    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[28] budget 0.000000 ns (11,17) -> (11,17)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_11_LC.CIN
Info:  0.3 37.7  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_11_LC.COUT
Info:  0.0 37.7    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[29] budget 0.000000 ns (11,17) -> (11,17)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_10_LC.CIN
Info:  0.3 37.9  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_10_LC.COUT
Info:  0.0 37.9    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[30] budget 0.000000 ns (11,17) -> (11,17)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_8_LC.CIN
Info:  0.3 38.2  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_8_LC.COUT
Info:  1.2 39.4    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[31] budget 1.220000 ns (11,17) -> (11,18)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_7_LC.I3
Info:  0.9 40.3  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_7_LC.O
Info:  1.8 42.1    Net processor.alu_main.adder_output[31] budget -0.179000 ns (11,18) -> (10,17)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  1.2 43.3  Source processor.alu_main.ALUOut_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.1 46.4    Net processor.alu_main.ALUOut_SB_LUT4_O_6_I3_SB_LUT4_O_I2 budget -0.369000 ns (10,17) -> (9,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_6_I3_SB_LUT4_O_LC.I2
Info:  1.2 47.6  Source processor.alu_main.ALUOut_SB_LUT4_O_6_I3_SB_LUT4_O_LC.O
Info:  1.8 49.3    Net processor.alu_main.ALUOut_SB_LUT4_O_6_I3 budget 0.143000 ns (9,12) -> (10,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_6_LC.I3
Info:  0.9 50.2  Source processor.alu_main.ALUOut_SB_LUT4_O_6_LC.O
Info:  1.8 52.0    Net processor.alu_result[0] budget 1.069000 ns (10,11) -> (11,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I3_LC.I0
Info:  1.3 53.2  Source processor.alu_main.ALUOut_SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I3_LC.O
Info:  1.8 55.0    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 budget 0.806000 ns (11,11) -> (11,11)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.I0
Info:  1.3 56.3  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 58.1    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_I1 budget 0.636000 ns (11,11) -> (12,12)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:  1.2 59.3  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.1 62.3    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I3 budget 1.120000 ns (12,12) -> (13,17)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I3
Info:  0.8 63.2  Setup processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I3
Info: 26.4 ns logic, 36.8 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.led_reg_SB_DFFE_Q_5_DFFLC.O
Info:  6.4  7.8    Net led[2]$SB_IO_OUT budget 81.943001 ns (10,17) -> (19,0)
Info:                Sink led[2]$sb_io.D_OUT_0
Info: 1.4 ns logic, 6.4 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> 'posedge clk_proc_$glb_clk':
Info: curr total
Info:  1.4  1.4  Source data_mem_inst.read_buf_SB_LUT4_O_31_LC.O
Info:  3.6  5.0    Net data_out[0] budget -0.949000 ns (10,14) -> (15,12)
Info:                Sink processor.dataMemOut_fwd_mux.out_SB_LUT4_O_31_LC.I1
Info:  1.2  6.2  Source processor.dataMemOut_fwd_mux.out_SB_LUT4_O_31_LC.O
Info:  1.8  8.0    Net processor.dataMemOut_fwd_mux_out[0] budget -4.574000 ns (15,12) -> (16,11)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.I1
Info:  1.2  9.2  Source processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  1.8 11.0    Net processor.mem_fwd2_mux_out[0] budget -1.046000 ns (16,11) -> (15,10)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 12.2  Source processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  3.1 15.2    Net data_WrData[0] budget -0.997000 ns (15,10) -> (14,6)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 16.4  Source processor.alu_mux.out_SB_LUT4_O_31_LC.O
Info:  3.6 20.0    Net processor.alu_mux_out[0] budget -0.917000 ns (14,6) -> (12,13)
Info:                Sink processor.alu_main.input2_SB_LUT4_O_31_LC.I3
Info:  0.9 20.9  Source processor.alu_main.input2_SB_LUT4_O_31_LC.O
Info:  1.8 22.7    Net processor.alu_main.input2[0] budget -0.514000 ns (12,13) -> (11,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_31_LC.I1
Info:  0.7 23.4  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_31_LC.COUT
Info:  0.0 23.4    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[1] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_20_LC.CIN
Info:  0.3 23.6  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_20_LC.COUT
Info:  0.0 23.6    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[2] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_9_LC.CIN
Info:  0.3 23.9  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_9_LC.COUT
Info:  0.0 23.9    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[3] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_6_LC.CIN
Info:  0.3 24.2  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_6_LC.COUT
Info:  0.0 24.2    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[4] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_5_LC.CIN
Info:  0.3 24.5  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_5_LC.COUT
Info:  0.0 24.5    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[5] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_4_LC.CIN
Info:  0.3 24.7  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_4_LC.COUT
Info:  0.0 24.7    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[6] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_3_LC.CIN
Info:  0.3 25.0  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_3_LC.COUT
Info:  0.6 25.6    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[7] budget 0.560000 ns (11,14) -> (11,15)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_2_LC.CIN
Info:  0.3 25.9  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_2_LC.COUT
Info:  0.0 25.9    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[8] budget 0.000000 ns (11,15) -> (11,15)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_1_LC.CIN
Info:  0.3 26.1  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_1_LC.COUT
Info:  0.0 26.1    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[9] budget 0.000000 ns (11,15) -> (11,15)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_LC.CIN
Info:  0.3 26.4  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_LC.COUT
Info:  0.0 26.4    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[10] budget 0.000000 ns (11,15) -> (11,15)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_30_LC.CIN
Info:  0.3 26.7  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_30_LC.COUT
Info:  0.0 26.7    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[11] budget 0.000000 ns (11,15) -> (11,15)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_29_LC.CIN
Info:  0.3 27.0  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_29_LC.COUT
Info:  0.0 27.0    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[12] budget 0.000000 ns (11,15) -> (11,15)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_28_LC.CIN
Info:  0.3 27.2  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_28_LC.COUT
Info:  0.0 27.2    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[13] budget 0.000000 ns (11,15) -> (11,15)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_27_LC.CIN
Info:  0.3 27.5  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_27_LC.COUT
Info:  0.0 27.5    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[14] budget 0.000000 ns (11,15) -> (11,15)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_26_LC.CIN
Info:  0.3 27.8  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_26_LC.COUT
Info:  0.6 28.4    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[15] budget 0.560000 ns (11,15) -> (11,16)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_25_LC.CIN
Info:  0.3 28.6  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_25_LC.COUT
Info:  0.0 28.6    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[16] budget 0.000000 ns (11,16) -> (11,16)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_24_LC.CIN
Info:  0.3 28.9  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_24_LC.COUT
Info:  0.0 28.9    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[17] budget 0.000000 ns (11,16) -> (11,16)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_23_LC.CIN
Info:  0.3 29.2  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_23_LC.COUT
Info:  0.0 29.2    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[18] budget 0.000000 ns (11,16) -> (11,16)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_22_LC.CIN
Info:  0.3 29.5  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_22_LC.COUT
Info:  0.0 29.5    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[19] budget 0.000000 ns (11,16) -> (11,16)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_21_LC.CIN
Info:  0.3 29.7  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_21_LC.COUT
Info:  0.0 29.7    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[20] budget 0.000000 ns (11,16) -> (11,16)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_19_LC.CIN
Info:  0.3 30.0  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_19_LC.COUT
Info:  0.0 30.0    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[21] budget 0.000000 ns (11,16) -> (11,16)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_18_LC.CIN
Info:  0.3 30.3  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_18_LC.COUT
Info:  0.0 30.3    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[22] budget 0.000000 ns (11,16) -> (11,16)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_17_LC.CIN
Info:  0.3 30.6  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_17_LC.COUT
Info:  0.6 31.1    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[23] budget 0.560000 ns (11,16) -> (11,17)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_16_LC.CIN
Info:  0.3 31.4  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_16_LC.COUT
Info:  0.0 31.4    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[24] budget 0.000000 ns (11,17) -> (11,17)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_15_LC.CIN
Info:  0.3 31.7  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_15_LC.COUT
Info:  0.0 31.7    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[25] budget 0.000000 ns (11,17) -> (11,17)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_14_LC.CIN
Info:  0.3 32.0  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_14_LC.COUT
Info:  0.0 32.0    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[26] budget 0.000000 ns (11,17) -> (11,17)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_13_LC.CIN
Info:  0.3 32.2  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_13_LC.COUT
Info:  0.0 32.2    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[27] budget 0.000000 ns (11,17) -> (11,17)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_12_LC.CIN
Info:  0.3 32.5  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_12_LC.COUT
Info:  0.0 32.5    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[28] budget 0.000000 ns (11,17) -> (11,17)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_11_LC.CIN
Info:  0.3 32.8  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_11_LC.COUT
Info:  0.0 32.8    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[29] budget 0.000000 ns (11,17) -> (11,17)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_10_LC.CIN
Info:  0.3 33.1  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_10_LC.COUT
Info:  0.0 33.1    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[30] budget 0.000000 ns (11,17) -> (11,17)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_8_LC.CIN
Info:  0.3 33.4  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_8_LC.COUT
Info:  1.2 34.6    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[31] budget 1.220000 ns (11,17) -> (11,18)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_7_LC.I3
Info:  0.9 35.5  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_7_LC.O
Info:  1.8 37.2    Net processor.alu_main.adder_output[31] budget -0.179000 ns (11,18) -> (10,17)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  1.2 38.4  Source processor.alu_main.ALUOut_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.1 41.5    Net processor.alu_main.ALUOut_SB_LUT4_O_6_I3_SB_LUT4_O_I2 budget -0.369000 ns (10,17) -> (9,12)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_6_I3_SB_LUT4_O_LC.I2
Info:  1.2 42.7  Source processor.alu_main.ALUOut_SB_LUT4_O_6_I3_SB_LUT4_O_LC.O
Info:  1.8 44.5    Net processor.alu_main.ALUOut_SB_LUT4_O_6_I3 budget 0.143000 ns (9,12) -> (10,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_6_LC.I3
Info:  0.9 45.3  Source processor.alu_main.ALUOut_SB_LUT4_O_6_LC.O
Info:  1.8 47.1    Net processor.alu_result[0] budget 1.069000 ns (10,11) -> (11,11)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I3_LC.I0
Info:  1.3 48.4  Source processor.alu_main.ALUOut_SB_LUT4_O_14_I2_SB_LUT4_I0_O_SB_LUT4_I3_LC.O
Info:  1.8 50.1    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 budget 0.806000 ns (11,11) -> (11,11)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.I0
Info:  1.3 51.4  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 53.2    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_I1 budget 0.636000 ns (11,11) -> (12,12)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:  1.2 54.4  Source processor.alu_main.Branch_Enable_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.1 57.5    Net processor.alu_main.Branch_Enable_SB_LUT4_O_I3 budget 1.120000 ns (12,12) -> (13,17)
Info:                Sink processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I3
Info:  0.8 58.3  Setup processor.alu_main.Branch_Enable_SB_LUT4_O_LC.I3
Info: 25.0 ns logic, 33.3 ns routing

Info: Critical path report for cross-domain path 'posedge clk_proc_$glb_clk' -> 'posedge clk':
Info: curr total
Info:  1.4  1.4  Source processor.ex_mem_reg.data_out_SB_DFF_Q_16_DFFLC.O
Info:  1.8  3.2    Net processor.ex_mem_out[104] budget -1.696000 ns (22,12) -> (23,12)
Info:                Sink processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_I3_SB_LUT4_O_LC.I0
Info:  1.3  4.4  Source processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_I3_SB_LUT4_O_LC.O
Info:  1.8  6.2    Net processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_I3 budget -0.935000 ns (23,12) -> (22,12)
Info:                Sink processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_LC.I3
Info:  0.9  7.1  Source processor.forwarding_unit.MEM_RegWrite_SB_LUT4_I2_LC.O
Info:  3.5 10.6    Net processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_I3 budget -1.007000 ns (22,12) -> (17,11)
Info:                Sink processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.I3
Info:  0.9 11.4  Source processor.forwarding_unit.MEM_fwd2_SB_LUT4_O_LC.O
Info:  1.8 13.2    Net processor.mfwd2 budget -0.998000 ns (17,11) -> (16,11)
Info:                Sink processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.I3
Info:  0.9 14.1  Source processor.mem_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  1.8 15.8    Net processor.mem_fwd2_mux_out[0] budget -1.046000 ns (16,11) -> (15,10)
Info:                Sink processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 17.0  Source processor.wb_fwd2_mux.out_SB_LUT4_O_31_LC.O
Info:  3.1 20.1    Net data_WrData[0] budget -0.997000 ns (15,10) -> (14,6)
Info:                Sink processor.alu_mux.out_SB_LUT4_O_31_LC.I2
Info:  1.2 21.3  Source processor.alu_mux.out_SB_LUT4_O_31_LC.O
Info:  3.6 24.9    Net processor.alu_mux_out[0] budget -0.917000 ns (14,6) -> (12,13)
Info:                Sink processor.alu_main.input2_SB_LUT4_O_31_LC.I3
Info:  0.9 25.8  Source processor.alu_main.input2_SB_LUT4_O_31_LC.O
Info:  1.8 27.5    Net processor.alu_main.input2[0] budget -0.514000 ns (12,13) -> (11,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_31_LC.I1
Info:  0.7 28.2  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_31_LC.COUT
Info:  0.0 28.2    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[1] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_20_LC.CIN
Info:  0.3 28.5  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_20_LC.COUT
Info:  0.0 28.5    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[2] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_9_LC.CIN
Info:  0.3 28.8  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_9_LC.COUT
Info:  0.0 28.8    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[3] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_6_LC.CIN
Info:  0.3 29.0  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_6_LC.COUT
Info:  0.0 29.0    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[4] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_5_LC.CIN
Info:  0.3 29.3  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_5_LC.COUT
Info:  0.0 29.3    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[5] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_4_LC.CIN
Info:  0.3 29.6  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_4_LC.COUT
Info:  0.0 29.6    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[6] budget 0.000000 ns (11,14) -> (11,14)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_3_LC.CIN
Info:  0.3 29.9  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_3_LC.COUT
Info:  0.6 30.4    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[7] budget 0.560000 ns (11,14) -> (11,15)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_2_LC.CIN
Info:  0.3 30.7  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_2_LC.COUT
Info:  0.0 30.7    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[8] budget 0.000000 ns (11,15) -> (11,15)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_1_LC.CIN
Info:  0.3 31.0  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_1_LC.COUT
Info:  0.0 31.0    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[9] budget 0.000000 ns (11,15) -> (11,15)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_LC.CIN
Info:  0.3 31.3  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_LC.COUT
Info:  0.0 31.3    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[10] budget 0.000000 ns (11,15) -> (11,15)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_30_LC.CIN
Info:  0.3 31.5  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_30_LC.COUT
Info:  0.0 31.5    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[11] budget 0.000000 ns (11,15) -> (11,15)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_29_LC.CIN
Info:  0.3 31.8  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_29_LC.COUT
Info:  0.0 31.8    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[12] budget 0.000000 ns (11,15) -> (11,15)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_28_LC.CIN
Info:  0.3 32.1  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_28_LC.COUT
Info:  0.0 32.1    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[13] budget 0.000000 ns (11,15) -> (11,15)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_27_LC.CIN
Info:  0.3 32.4  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_27_LC.COUT
Info:  0.0 32.4    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[14] budget 0.000000 ns (11,15) -> (11,15)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_26_LC.CIN
Info:  0.3 32.7  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_26_LC.COUT
Info:  0.6 33.2    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[15] budget 0.560000 ns (11,15) -> (11,16)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_25_LC.CIN
Info:  0.3 33.5  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_25_LC.COUT
Info:  0.0 33.5    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[16] budget 0.000000 ns (11,16) -> (11,16)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_24_LC.CIN
Info:  0.3 33.8  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_24_LC.COUT
Info:  0.0 33.8    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[17] budget 0.000000 ns (11,16) -> (11,16)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_23_LC.CIN
Info:  0.3 34.0  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_23_LC.COUT
Info:  0.7 34.7    Net processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[18] budget 0.660000 ns (11,16) -> (11,16)
Info:                Sink processor.alu_main.alu_full_adder.out_SB_LUT4_O_22_LC.I3
Info:  0.9 35.6  Source processor.alu_main.alu_full_adder.out_SB_LUT4_O_22_LC.O
Info:  1.8 37.3    Net processor.alu_main.adder_output[18] budget -0.182000 ns (11,16) -> (10,15)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 38.2  Source processor.alu_main.ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 40.0    Net processor.alu_main.ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 budget -0.360000 ns (10,15) -> (10,14)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:  0.9 40.9  Source processor.alu_main.ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.1 43.9    Net processor.alu_main.ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I3 budget -0.223000 ns (10,14) -> (10,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_LC.I3
Info:  0.9 44.8  Source processor.alu_main.ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_LC.O
Info:  1.8 46.5    Net processor.alu_main.ALUOut_SB_LUT4_O_17_I3 budget 0.307000 ns (10,10) -> (11,10)
Info:                Sink processor.alu_main.ALUOut_SB_LUT4_O_17_LC.I3
Info:  0.9 47.4  Source processor.alu_main.ALUOut_SB_LUT4_O_17_LC.O
Info:  1.8 49.2    Net processor.alu_result[18] budget 0.394000 ns (11,10) -> (11,10)
Info:                Sink processor.lui_mux.out_SB_LUT4_O_13_LC.I1
Info:  1.2 50.4  Source processor.lui_mux.out_SB_LUT4_O_13_LC.O
Info:  1.8 52.2    Net data_addr[18] budget 0.551000 ns (11,10) -> (12,10)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I0
Info:  1.3 53.5  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 55.2    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I2 budget -0.019000 ns (12,10) -> (11,11)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 56.4  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 58.2    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3 budget 0.307000 ns (11,11) -> (10,12)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_LC.I3
Info:  0.9 59.1  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_LC.O
Info:  3.1 62.1    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0 budget 0.761000 ns (10,12) -> (9,18)
Info:                Sink data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_LC.I0
Info:  1.3 63.4  Source data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_LC.O
Info:  2.4 65.8    Net data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O budget 0.766000 ns (9,18) -> (10,17)
Info:                Sink data_mem_inst.led_reg_SB_DFFE_Q_DFFLC.CEN
Info:  0.1 65.9  Setup data_mem_inst.led_reg_SB_DFFE_Q_DFFLC.CEN
Info: 24.3 ns logic, 41.6 ns routing

Info: Max frequency for clock               'clk': 16.37 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock 'clk_proc_$glb_clk': 15.83 MHz (PASS at 12.00 MHz)

Info: Max delay posedge clk               -> <async>                  : 7.76 ns
Info: Max delay posedge clk               -> posedge clk_proc_$glb_clk: 58.30 ns
Info: Max delay posedge clk_proc_$glb_clk -> posedge clk              : 65.95 ns

Info: Slack histogram:
Info:  legend: * represents 11 endpoint(s)
Info:          + represents [1,11) endpoint(s)
Info: [ 17384,  20519) |+
Info: [ 20519,  23654) |+
Info: [ 23654,  26789) |*******+
Info: [ 26789,  29924) |************************************************************ 
Info: [ 29924,  33059) |***********************+
Info: [ 33059,  36194) |****+
Info: [ 36194,  39329) |******+
Info: [ 39329,  42464) |***********************************************+
Info: [ 42464,  45599) |***************************************+
Info: [ 45599,  48734) |****+
Info: [ 48734,  51869) |*+
Info: [ 51869,  55004) |*+
Info: [ 55004,  58139) |***+
Info: [ 58139,  61274) |********+
Info: [ 61274,  64409) |********+
Info: [ 64409,  67544) |***********************+
Info: [ 67544,  70679) |***********************+
Info: [ 70679,  73814) |******************+
Info: [ 73814,  76949) |********+
Info: [ 76949,  80084) |***********************************************+
// Reading input .pcf file..
// Reading input .asc file..
// Reading 5k chipdb file..
// Creating timing netlist..
Warning: timing analysis not supported for cell type HFOSC

icetime topological timing analysis report
==========================================

Report for critical path:
-------------------------

        lc40_23_11_3 (LogicCell40) [clk] -> lcout: 1.491 ns
     1.491 ns net_87859 (processor.ex_mem_out[108])
        t21162 (LocalMux) I -> O: 1.099 ns
        inmux_23_11_91755_91761 (InMux) I -> O: 0.662 ns
        lc40_23_11_0 (LogicCell40) in0 -> lcout: 1.285 ns
     4.537 ns net_87856 (processor.forwarding_unit.MEM_fwd1_SB_LUT4_O_I1_SB_LUT4_O_I3)
        t21156 (LocalMux) I -> O: 1.099 ns
        inmux_22_11_87921_87960 (InMux) I -> O: 0.662 ns
        lc40_22_11_5 (LogicCell40) in0 -> lcout: 1.285 ns
     7.583 ns net_84030 (processor.forwarding_unit.MEM_fwd1_SB_LUT4_O_I1)
        odrv_22_11_84030_54142 (Odrv12) I -> O: 1.232 ns
        t20729 (LocalMux) I -> O: 1.099 ns
        inmux_17_11_69382_69408 (InMux) I -> O: 0.662 ns
        t2313 (CascadeMux) I -> O: 0.000 ns
        lc40_17_11_0 (LogicCell40) in2 -> lcout: 1.205 ns
    11.782 ns net_65501 (processor.mfwd2)
        t16845 (LocalMux) I -> O: 1.099 ns
        inmux_16_12_65673_65716 (InMux) I -> O: 0.662 ns
        lc40_16_12_3 (LogicCell40) in0 -> lcout: 1.285 ns
    14.828 ns net_61796 (processor.mem_fwd2_mux_out[1])
        t15733 (LocalMux) I -> O: 1.099 ns
        inmux_16_12_65692_65743 (InMux) I -> O: 0.662 ns
        lc40_16_12_7 (LogicCell40) in3 -> lcout: 0.874 ns
    17.464 ns net_61800 (data_WrData[1])
        odrv_16_12_61800_65528 (Odrv4) I -> O: 0.649 ns
        t15743 (Span4Mux_h4) I -> O: 0.543 ns
        t15742 (Span4Mux_v3) I -> O: 0.583 ns
        t15741 (LocalMux) I -> O: 1.099 ns
        inmux_13_6_53457_53499 (InMux) I -> O: 0.662 ns
        lc40_13_6_5 (LogicCell40) in0 -> lcout: 1.285 ns
    22.285 ns net_49569 (processor.alu_mux_out[1])
        odrv_13_6_49569_49717 (Odrv4) I -> O: 0.649 ns
        t13040 (Span4Mux_v4) I -> O: 0.649 ns
        t13039 (LocalMux) I -> O: 1.099 ns
        inmux_12_13_50481_50525 (InMux) I -> O: 0.662 ns
        t1469 (CascadeMux) I -> O: 0.000 ns
        lc40_12_13_4 (LogicCell40) in2 -> lcout: 1.205 ns
    26.549 ns net_46598 (processor.alu_main.input2[1])
        t12523 (LocalMux) I -> O: 1.099 ns
        inmux_11_14_46770_46804 (InMux) I -> O: 0.662 ns
        lc40_11_14_2 (LogicCell40) in1 -> carryout: 0.675 ns
    28.986 ns net_46802 (processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[2])
        lc40_11_14_3 (LogicCell40) carryin -> carryout: 0.278 ns
    29.265 ns net_46808 (processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[3])
        lc40_11_14_4 (LogicCell40) carryin -> carryout: 0.278 ns
    29.543 ns net_46814 (processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[4])
        lc40_11_14_5 (LogicCell40) carryin -> carryout: 0.278 ns
    29.821 ns net_46820 (processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[5])
        lc40_11_14_6 (LogicCell40) carryin -> carryout: 0.278 ns
    30.099 ns net_46826 (processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[6])
        lc40_11_14_7 (LogicCell40) carryin -> carryout: 0.278 ns
    30.377 ns net_46832 (processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[7])
        t1163 (ICE_CARRY_IN_MUX) carryinitin -> carryinitout: 0.556 ns
        lc40_11_15_0 (LogicCell40) carryin -> carryout: 0.278 ns
    31.211 ns net_46913 (processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[8])
        lc40_11_15_1 (LogicCell40) carryin -> carryout: 0.278 ns
    31.490 ns net_46919 (processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[9])
        lc40_11_15_2 (LogicCell40) carryin -> carryout: 0.278 ns
    31.768 ns net_46925 (processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[10])
        lc40_11_15_3 (LogicCell40) carryin -> carryout: 0.278 ns
    32.046 ns net_46931 (processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[11])
        lc40_11_15_4 (LogicCell40) carryin -> carryout: 0.278 ns
    32.324 ns net_46937 (processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[12])
        lc40_11_15_5 (LogicCell40) carryin -> carryout: 0.278 ns
    32.602 ns net_46943 (processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[13])
        lc40_11_15_6 (LogicCell40) carryin -> carryout: 0.278 ns
    32.880 ns net_46949 (processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[14])
        lc40_11_15_7 (LogicCell40) carryin -> carryout: 0.278 ns
    33.158 ns net_46955 (processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[15])
        t1170 (ICE_CARRY_IN_MUX) carryinitin -> carryinitout: 0.556 ns
        lc40_11_16_0 (LogicCell40) carryin -> carryout: 0.278 ns
    33.993 ns net_47036 (processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[16])
        lc40_11_16_1 (LogicCell40) carryin -> carryout: 0.278 ns
    34.271 ns net_47042 (processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[17])
        lc40_11_16_2 (LogicCell40) carryin -> carryout: 0.278 ns
    34.549 ns net_47048 (processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[18])
        inmux_11_16_47048_47058 (InMux) I -> O: 0.662 ns
        lc40_11_16_3 (LogicCell40) in3 -> lcout: 0.874 ns
    36.085 ns net_43135 (processor.alu_main.adder_output[18])
        t11911 (LocalMux) I -> O: 1.099 ns
        inmux_10_15_43069_43091 (InMux) I -> O: 0.662 ns
        t1164 (CascadeMux) I -> O: 0.000 ns
        lc40_10_15_1 (LogicCell40) in2 -> lcout: 1.205 ns
    39.052 ns net_39179 (processor.alu_main.ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_I3)
        t10476 (LocalMux) I -> O: 1.099 ns
        inmux_10_14_42928_42990 (InMux) I -> O: 0.662 ns
        lc40_10_14_5 (LogicCell40) in0 -> lcout: 1.285 ns
    42.098 ns net_39060 (processor.alu_main.ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I3)
        odrv_10_14_39060_39082 (Odrv4) I -> O: 0.649 ns
        t10474 (Span4Mux_v2) I -> O: 0.450 ns
        t10473 (LocalMux) I -> O: 1.099 ns
        inmux_10_10_42456_42469 (InMux) I -> O: 0.662 ns
        lc40_10_10_0 (LogicCell40) in1 -> lcout: 1.232 ns
    46.191 ns net_38563 (processor.alu_main.ALUOut_SB_LUT4_O_17_I3)
        t10368 (LocalMux) I -> O: 1.099 ns
        inmux_11_10_46266_46306 (InMux) I -> O: 0.662 ns
        lc40_11_10_1 (LogicCell40) in1 -> lcout: 1.232 ns
    49.184 ns net_42395 (processor.alu_result[18])
        t11796 (LocalMux) I -> O: 1.099 ns
        inmux_11_10_46267_46329 (InMux) I -> O: 0.662 ns
        lc40_11_10_5 (LogicCell40) in0 -> lcout: 1.285 ns
    52.230 ns net_42399 (data_addr[18])
        t11801 (LocalMux) I -> O: 1.099 ns
        inmux_12_10_50102_50131 (InMux) I -> O: 0.662 ns
        lc40_12_10_0 (LogicCell40) in1 -> lcout: 1.232 ns
    55.224 ns net_46225 (data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I2)
        t12454 (LocalMux) I -> O: 1.099 ns
        inmux_11_11_46389_46446 (InMux) I -> O: 0.662 ns
        lc40_11_11_4 (LogicCell40) in0 -> lcout: 1.285 ns
    58.270 ns net_42521 (data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3)
        t11811 (LocalMux) I -> O: 1.099 ns
        inmux_10_12_42685_42745 (InMux) I -> O: 0.662 ns
        lc40_10_12_5 (LogicCell40) in1 -> lcout: 1.232 ns
    61.263 ns net_38814 (data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0)
        odrv_10_12_38814_38836 (Odrv4) I -> O: 0.649 ns
        t10438 (Span4Mux_v4) I -> O: 0.649 ns
        t10437 (LocalMux) I -> O: 1.099 ns
        inmux_9_18_39601_39666 (InMux) I -> O: 0.662 ns
        lc40_9_18_7 (LogicCell40) in3 -> lcout: 0.874 ns
    65.197 ns net_35723 (data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O)
        odrv_9_18_35723_35747 (Odrv4) I -> O: 0.649 ns
        t9753 (LocalMux) I -> O: 1.099 ns
        inmux_8_17_35661_35713 (CEMux) I -> O: 0.702 ns
    67.647 ns net_35713 (data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O)
        lc40_8_17_5 (LogicCell40) ce [setup]: 0.000 ns
    67.647 ns net_31767 (led[3]$SB_IO_OUT)

Resolvable net names on path:
     1.491 ns ..  3.252 ns processor.ex_mem_out[108]
     4.537 ns ..  6.298 ns processor.forwarding_unit.MEM_fwd1_SB_LUT4_O_I1_SB_LUT4_O_I3
     7.583 ns .. 10.576 ns processor.forwarding_unit.MEM_fwd1_SB_LUT4_O_I1
    11.782 ns .. 13.543 ns processor.mfwd2
    14.828 ns .. 16.589 ns processor.mem_fwd2_mux_out[1]
    17.464 ns .. 21.000 ns data_WrData[1]
    22.285 ns .. 25.344 ns processor.alu_mux_out[1]
    26.549 ns .. 28.311 ns processor.alu_main.input2[1]
    28.986 ns .. 28.986 ns processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[2]
    29.265 ns .. 29.265 ns processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[3]
    29.543 ns .. 29.543 ns processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[4]
    29.821 ns .. 29.821 ns processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[5]
    30.099 ns .. 30.099 ns processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[6]
    30.377 ns .. 30.933 ns processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[7]
    31.211 ns .. 31.211 ns processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[8]
    31.490 ns .. 31.490 ns processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[9]
    31.768 ns .. 31.768 ns processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[10]
    32.046 ns .. 32.046 ns processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[11]
    32.324 ns .. 32.324 ns processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[12]
    32.602 ns .. 32.602 ns processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[13]
    32.880 ns .. 32.880 ns processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[14]
    33.158 ns .. 33.715 ns processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[15]
    33.993 ns .. 33.993 ns processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[16]
    34.271 ns .. 34.271 ns processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[17]
    34.549 ns .. 35.211 ns processor.alu_main.alu_full_adder.carry_in_SB_CARRY_CI_CO[18]
    36.085 ns .. 37.847 ns processor.alu_main.adder_output[18]
    39.052 ns .. 40.814 ns processor.alu_main.ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
    42.098 ns .. 44.959 ns processor.alu_main.ALUOut_SB_LUT4_O_17_I3_SB_LUT4_O_I3
    46.191 ns .. 47.952 ns processor.alu_main.ALUOut_SB_LUT4_O_17_I3
    49.184 ns .. 50.946 ns processor.alu_result[18]
    52.230 ns .. 53.992 ns data_addr[18]
    55.224 ns .. 56.985 ns data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
    58.270 ns .. 60.032 ns data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I3
    61.263 ns .. 64.323 ns data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_I0
    65.197 ns .. 67.647 ns data_mem_inst.memwrite_SB_LUT4_I3_O_SB_LUT4_I1_O
                  lcout -> led[3]$SB_IO_OUT

Total number of logic levels: 35
Total path delay: 67.65 ns (14.78 MHz)

