// Seed: 1892321420
`timescale 1ps / 1ps
module module_0 (
    output id_2,
    output id_3
);
  logic id_4;
  assign id_3 = id_1[1] ? 1 : 1;
  logic id_5;
  logic id_6;
  logic id_7;
  logic id_8;
  logic id_9;
  reg   id_10;
  reg   id_11;
  initial begin : id_12
    id_12 <= 1'b0;
    if ("") id_3 <= id_11;
    logic id_13;
    id_10 <= 1;
  end
endmodule
