OpenROAD v2.0-4818-g4174c3ad8 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/runs/vtoverilog/tmp/merged.nom.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/runs/vtoverilog/tmp/merged.nom.lef at line 930.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/runs/vtoverilog/tmp/merged.nom.lef
[INFO ODB-0127] Reading DEF file: /foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/runs/vtoverilog/tmp/routing/22-fill.def
[INFO ODB-0128] Design: adc_core_digital
[INFO ODB-0130]     Created 195 pins.
[INFO ODB-0131]     Created 3911 components and 19831 component-terminals.
[INFO ODB-0132]     Created 4 special nets and 15006 connections.
[INFO ODB-0133]     Created 1424 nets and 4819 connections.
[INFO ODB-0134] Finished DEF file: /foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/runs/vtoverilog/tmp/routing/22-fill.def
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   adc_core_digital
Die area:                 ( 0 0 ) ( 165590 176310 )
Number of track patterns: 12
Number of DEF vias:       3
Number of components:     3911
Number of terminals:      195
Number of snets:          4
Number of nets:           1424

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 209.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete FR_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 50480.
[INFO DRT-0033] mcon shape region query size = 38266.
[INFO DRT-0033] met1 shape region query size = 10506.
[INFO DRT-0033] via shape region query size = 1140.
[INFO DRT-0033] met2 shape region query size = 781.
[INFO DRT-0033] via2 shape region query size = 912.
[INFO DRT-0033] met3 shape region query size = 780.
[INFO DRT-0033] via3 shape region query size = 912.
[INFO DRT-0033] met4 shape region query size = 244.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0078]   Complete 819 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 191 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0084]   Complete 1389 groups.
#scanned instances     = 3911
#unique  instances     = 209
#stdCellGenAp          = 6069
#stdCellValidPlanarAp  = 51
#stdCellValidViaAp     = 4549
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 4813
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:41, elapsed time = 00:00:20, memory = 128.04 (MB), peak = 128.04 (MB)

Number of guides:     11166

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 23 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 25 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete FR_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete FR_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 4115.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 3557.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 1974.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 99.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 7.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 6096 vertical wires in 1 frboxes and 3656 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 1349 vertical wires in 1 frboxes and 2074 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 152.89 (MB), peak = 152.89 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 152.89 (MB), peak = 152.89 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:16, memory = 231.27 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:45, memory = 291.91 (MB).
    Completing 30% with 1047 violations.
    elapsed time = 00:00:46, memory = 291.91 (MB).
    Completing 40% with 1047 violations.
    elapsed time = 00:00:59, memory = 299.45 (MB).
    Completing 50% with 1047 violations.
    elapsed time = 00:01:03, memory = 293.48 (MB).
    Completing 60% with 1553 violations.
    elapsed time = 00:01:29, memory = 297.48 (MB).
    Completing 70% with 1553 violations.
    elapsed time = 00:01:36, memory = 297.48 (MB).
    Completing 80% with 2449 violations.
    elapsed time = 00:01:39, memory = 297.48 (MB).
    Completing 90% with 2449 violations.
    elapsed time = 00:01:42, memory = 297.48 (MB).
    Completing 100% with 2795 violations.
    elapsed time = 00:01:49, memory = 297.48 (MB).
[INFO DRT-0199]   Number of violations = 3625.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4
Cut Spacing          0      4      0      0      0      0      0
Metal Spacing        8      0    267      0    120     11      0
Min Hole             0      0      3      0      0      0      0
Recheck              0      0    411      0    279    121     19
Short                0      0   1982      2    398      0      0
[INFO DRT-0267] cpu time = 00:03:00, elapsed time = 00:01:49, memory = 572.78 (MB), peak = 572.78 (MB)
Total wire length = 59674 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 28146 um.
Total wire length on LAYER met2 = 26216 um.
Total wire length on LAYER met3 = 4378 um.
Total wire length on LAYER met4 = 933 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 11829.
Up-via summary (total 11829):.

------------------------
 FR_MASTERSLICE        0
            li1     4704
           met1     6194
           met2      827
           met3      104
           met4        0
------------------------
                   11829


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 3625 violations.
    elapsed time = 00:00:02, memory = 572.78 (MB).
    Completing 20% with 3625 violations.
    elapsed time = 00:00:19, memory = 572.78 (MB).
    Completing 30% with 3214 violations.
    elapsed time = 00:00:20, memory = 572.78 (MB).
    Completing 40% with 3214 violations.
    elapsed time = 00:00:28, memory = 584.02 (MB).
    Completing 50% with 3214 violations.
    elapsed time = 00:00:29, memory = 584.02 (MB).
    Completing 60% with 3174 violations.
    elapsed time = 00:00:38, memory = 603.16 (MB).
    Completing 70% with 3174 violations.
    elapsed time = 00:01:08, memory = 603.16 (MB).
    Completing 80% with 2337 violations.
    elapsed time = 00:01:19, memory = 603.16 (MB).
    Completing 90% with 2337 violations.
    elapsed time = 00:01:23, memory = 603.16 (MB).
    Completing 100% with 1530 violations.
    elapsed time = 00:01:37, memory = 603.16 (MB).
[INFO DRT-0199]   Number of violations = 1711.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          3      0      0      0
Metal Spacing        0    145     41      5
Min Hole             0      3      0      0
Recheck              0     11      4    166
Short                0   1186    147      0
[INFO DRT-0267] cpu time = 00:02:23, elapsed time = 00:01:37, memory = 603.47 (MB), peak = 603.47 (MB)
Total wire length = 59016 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 27373 um.
Total wire length on LAYER met2 = 25803 um.
Total wire length on LAYER met3 = 4841 um.
Total wire length on LAYER met4 = 998 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 11991.
Up-via summary (total 11991):.

------------------------
 FR_MASTERSLICE        0
            li1     4702
           met1     6222
           met2      945
           met3      122
           met4        0
------------------------
                   11991


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 1711 violations.
    elapsed time = 00:00:00, memory = 603.47 (MB).
    Completing 20% with 1711 violations.
    elapsed time = 00:00:00, memory = 603.47 (MB).
    Completing 30% with 1774 violations.
    elapsed time = 00:00:07, memory = 603.47 (MB).
    Completing 40% with 1774 violations.
    elapsed time = 00:00:07, memory = 603.47 (MB).
    Completing 50% with 1774 violations.
    elapsed time = 00:00:30, memory = 579.85 (MB).
    Completing 60% with 1620 violations.
    elapsed time = 00:00:30, memory = 591.70 (MB).
    Completing 70% with 1620 violations.
    elapsed time = 00:00:41, memory = 599.30 (MB).
    Completing 80% with 1620 violations.
    elapsed time = 00:01:18, memory = 599.30 (MB).
    Completing 90% with 1497 violations.
    elapsed time = 00:01:32, memory = 599.30 (MB).
    Completing 100% with 1425 violations.
    elapsed time = 00:01:54, memory = 625.96 (MB).
[INFO DRT-0199]   Number of violations = 1569.
Viol/Layer        mcon   met1    via   met2   met3
Cut Spacing          1      0      0      0      0
Metal Spacing        0    135      0     54      1
Min Hole             0      2      0      0      0
Recheck              0      0      0      4    140
Short                0   1102      1    129      0
[INFO DRT-0267] cpu time = 00:02:54, elapsed time = 00:01:54, memory = 628.99 (MB), peak = 628.99 (MB)
Total wire length = 58673 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 27285 um.
Total wire length on LAYER met2 = 25722 um.
Total wire length on LAYER met3 = 4710 um.
Total wire length on LAYER met4 = 954 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 11740.
Up-via summary (total 11740):.

------------------------
 FR_MASTERSLICE        0
            li1     4702
           met1     6138
           met2      802
           met3       98
           met4        0
------------------------
                   11740


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 1569 violations.
    elapsed time = 00:00:17, memory = 629.77 (MB).
    Completing 20% with 1569 violations.
    elapsed time = 00:00:35, memory = 636.43 (MB).
    Completing 30% with 1219 violations.
    elapsed time = 00:00:36, memory = 636.43 (MB).
    Completing 40% with 1219 violations.
    elapsed time = 00:00:43, memory = 636.43 (MB).
    Completing 50% with 1219 violations.
    elapsed time = 00:01:17, memory = 636.43 (MB).
    Completing 60% with 1033 violations.
    elapsed time = 00:01:35, memory = 636.43 (MB).
    Completing 70% with 1033 violations.
    elapsed time = 00:01:44, memory = 636.43 (MB).
    Completing 80% with 611 violations.
    elapsed time = 00:01:45, memory = 636.43 (MB).
    Completing 90% with 611 violations.
    elapsed time = 00:01:49, memory = 636.43 (MB).
    Completing 100% with 444 violations.
    elapsed time = 00:02:00, memory = 636.43 (MB).
[INFO DRT-0199]   Number of violations = 444.
Viol/Layer        met1   met2   met3
Metal Spacing       56     32      0
Short              280     73      3
[INFO DRT-0267] cpu time = 00:02:54, elapsed time = 00:02:01, memory = 636.43 (MB), peak = 648.40 (MB)
Total wire length = 58457 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 24472 um.
Total wire length on LAYER met2 = 25279 um.
Total wire length on LAYER met3 = 7312 um.
Total wire length on LAYER met4 = 1393 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 12156.
Up-via summary (total 12156):.

------------------------
 FR_MASTERSLICE        0
            li1     4702
           met1     6062
           met2     1223
           met3      169
           met4        0
------------------------
                   12156


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 444 violations.
    elapsed time = 00:00:00, memory = 636.43 (MB).
    Completing 20% with 444 violations.
    elapsed time = 00:00:15, memory = 636.43 (MB).
    Completing 30% with 441 violations.
    elapsed time = 00:00:15, memory = 636.43 (MB).
    Completing 40% with 441 violations.
    elapsed time = 00:00:18, memory = 636.43 (MB).
    Completing 50% with 441 violations.
    elapsed time = 00:00:22, memory = 636.43 (MB).
    Completing 60% with 388 violations.
    elapsed time = 00:00:23, memory = 636.43 (MB).
    Completing 70% with 388 violations.
    elapsed time = 00:00:39, memory = 636.43 (MB).
    Completing 80% with 304 violations.
    elapsed time = 00:00:39, memory = 636.43 (MB).
    Completing 90% with 304 violations.
    elapsed time = 00:00:45, memory = 636.43 (MB).
    Completing 100% with 212 violations.
    elapsed time = 00:00:51, memory = 636.43 (MB).
[INFO DRT-0199]   Number of violations = 212.
Viol/Layer        met1   met2
Metal Spacing       22     14
Short              132     44
[INFO DRT-0267] cpu time = 00:01:06, elapsed time = 00:00:51, memory = 636.43 (MB), peak = 648.40 (MB)
Total wire length = 58412 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 23970 um.
Total wire length on LAYER met2 = 25137 um.
Total wire length on LAYER met3 = 7750 um.
Total wire length on LAYER met4 = 1554 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 12258.
Up-via summary (total 12258):.

------------------------
 FR_MASTERSLICE        0
            li1     4702
           met1     6048
           met2     1314
           met3      194
           met4        0
------------------------
                   12258


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 212 violations.
    elapsed time = 00:00:00, memory = 636.43 (MB).
    Completing 20% with 212 violations.
    elapsed time = 00:00:05, memory = 636.43 (MB).
    Completing 30% with 185 violations.
    elapsed time = 00:00:05, memory = 636.43 (MB).
    Completing 40% with 185 violations.
    elapsed time = 00:00:05, memory = 636.43 (MB).
    Completing 50% with 185 violations.
    elapsed time = 00:00:08, memory = 636.43 (MB).
    Completing 60% with 185 violations.
    elapsed time = 00:00:08, memory = 636.43 (MB).
    Completing 70% with 185 violations.
    elapsed time = 00:00:21, memory = 636.43 (MB).
    Completing 80% with 142 violations.
    elapsed time = 00:00:21, memory = 636.43 (MB).
    Completing 90% with 142 violations.
    elapsed time = 00:00:22, memory = 636.43 (MB).
    Completing 100% with 73 violations.
    elapsed time = 00:00:23, memory = 636.43 (MB).
[INFO DRT-0199]   Number of violations = 73.
Viol/Layer        met1    via   met2   met3
Cut Spacing          0      1      0      0
Metal Spacing       23      0      9      2
Short               27      0     11      0
[INFO DRT-0267] cpu time = 00:00:25, elapsed time = 00:00:24, memory = 636.43 (MB), peak = 648.40 (MB)
Total wire length = 58392 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 23724 um.
Total wire length on LAYER met2 = 25028 um.
Total wire length on LAYER met3 = 7927 um.
Total wire length on LAYER met4 = 1710 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 12348.
Up-via summary (total 12348):.

------------------------
 FR_MASTERSLICE        0
            li1     4702
           met1     6072
           met2     1356
           met3      218
           met4        0
------------------------
                   12348


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 73 violations.
    elapsed time = 00:00:00, memory = 636.43 (MB).
    Completing 20% with 73 violations.
    elapsed time = 00:00:00, memory = 636.43 (MB).
    Completing 30% with 73 violations.
    elapsed time = 00:00:00, memory = 636.43 (MB).
    Completing 40% with 73 violations.
    elapsed time = 00:00:00, memory = 636.43 (MB).
    Completing 50% with 73 violations.
    elapsed time = 00:00:00, memory = 636.43 (MB).
    Completing 60% with 73 violations.
    elapsed time = 00:00:00, memory = 636.43 (MB).
    Completing 70% with 73 violations.
    elapsed time = 00:00:30, memory = 636.43 (MB).
    Completing 80% with 73 violations.
    elapsed time = 00:00:30, memory = 636.43 (MB).
    Completing 90% with 73 violations.
    elapsed time = 00:00:30, memory = 636.43 (MB).
    Completing 100% with 63 violations.
    elapsed time = 00:00:30, memory = 636.43 (MB).
[INFO DRT-0199]   Number of violations = 63.
Viol/Layer        met1   met2   met3
Metal Spacing       15      6      0
Short               32      8      2
[INFO DRT-0267] cpu time = 00:00:30, elapsed time = 00:00:30, memory = 636.43 (MB), peak = 648.40 (MB)
Total wire length = 58393 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 23714 um.
Total wire length on LAYER met2 = 24955 um.
Total wire length on LAYER met3 = 7947 um.
Total wire length on LAYER met4 = 1775 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 12360.
Up-via summary (total 12360):.

------------------------
 FR_MASTERSLICE        0
            li1     4702
           met1     6077
           met2     1356
           met3      225
           met4        0
------------------------
                   12360


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 63 violations.
    elapsed time = 00:00:00, memory = 636.43 (MB).
    Completing 20% with 63 violations.
    elapsed time = 00:00:00, memory = 636.43 (MB).
    Completing 30% with 63 violations.
    elapsed time = 00:00:00, memory = 636.43 (MB).
    Completing 40% with 63 violations.
    elapsed time = 00:00:00, memory = 636.43 (MB).
    Completing 50% with 63 violations.
    elapsed time = 00:00:00, memory = 636.43 (MB).
    Completing 60% with 63 violations.
    elapsed time = 00:00:00, memory = 636.43 (MB).
    Completing 70% with 63 violations.
    elapsed time = 00:00:00, memory = 636.43 (MB).
    Completing 80% with 63 violations.
    elapsed time = 00:00:02, memory = 636.43 (MB).
    Completing 90% with 37 violations.
    elapsed time = 00:00:02, memory = 636.43 (MB).
    Completing 100% with 5 violations.
    elapsed time = 00:00:03, memory = 636.43 (MB).
[INFO DRT-0199]   Number of violations = 5.
Viol/Layer        met1
Metal Spacing        5
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:03, memory = 636.43 (MB), peak = 648.40 (MB)
Total wire length = 58366 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 23700 um.
Total wire length on LAYER met2 = 25006 um.
Total wire length on LAYER met3 = 7928 um.
Total wire length on LAYER met4 = 1730 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 12362.
Up-via summary (total 12362):.

------------------------
 FR_MASTERSLICE        0
            li1     4702
           met1     6085
           met2     1352
           met3      223
           met4        0
------------------------
                   12362


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 5 violations.
    elapsed time = 00:00:00, memory = 636.43 (MB).
    Completing 20% with 5 violations.
    elapsed time = 00:00:00, memory = 636.43 (MB).
    Completing 30% with 5 violations.
    elapsed time = 00:00:00, memory = 636.43 (MB).
    Completing 40% with 5 violations.
    elapsed time = 00:00:00, memory = 636.43 (MB).
    Completing 50% with 5 violations.
    elapsed time = 00:00:00, memory = 636.43 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:00, memory = 636.43 (MB).
    Completing 70% with 5 violations.
    elapsed time = 00:00:00, memory = 636.43 (MB).
    Completing 80% with 5 violations.
    elapsed time = 00:00:00, memory = 636.43 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 636.43 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 636.43 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 636.43 (MB), peak = 648.40 (MB)
Total wire length = 58363 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 23697 um.
Total wire length on LAYER met2 = 25006 um.
Total wire length on LAYER met3 = 7928 um.
Total wire length on LAYER met4 = 1730 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 12361.
Up-via summary (total 12361):.

------------------------
 FR_MASTERSLICE        0
            li1     4702
           met1     6084
           met2     1352
           met3      223
           met4        0
------------------------
                   12361


[INFO DRT-0198] Complete detail routing.
Total wire length = 58363 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 23697 um.
Total wire length on LAYER met2 = 25006 um.
Total wire length on LAYER met3 = 7928 um.
Total wire length on LAYER met4 = 1730 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 12361.
Up-via summary (total 12361):.

------------------------
 FR_MASTERSLICE        0
            li1     4702
           met1     6084
           met2     1352
           met3      223
           met4        0
------------------------
                   12361


[INFO DRT-0267] cpu time = 00:13:19, elapsed time = 00:09:13, memory = 636.43 (MB), peak = 648.40 (MB)

[INFO DRT-0180] Post processing.
Saving to /foss/designs/SKY130_SAR-ADC/openlane/adc_core_digital/runs/vtoverilog/results/routing/adc_core_digital.def
