0.6
2019.1
May 24 2019
14:51:52
/home/rzinkstok/usb_interface/fpga/usb_interface.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/sim_1/new/toplevel_tb.v,1585416300,verilog,,,,toplevel_tb,,,../../../../usb_interface.srcs/sources_1/new,,,,,
/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/sim_1/new/usb_interface_tb.v,1581783444,verilog,,,,usb_interface_tb,,,,,,,,
/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/sources_1/ip/cmd_fifo/sim/cmd_fifo.v,1583427825,verilog,,/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/sources_1/new/cmd_controller.v,,cmd_fifo,,,../../../../usb_interface.srcs/sources_1/new,,,,,
/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/sources_1/new/cmd_controller.v,1585415260,verilog,,/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/sources_1/new/cmd_receiver.v,/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/sources_1/new/monitor_defs.v,cmd_controller,,,../../../../usb_interface.srcs/sources_1/new,,,,,
/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/sources_1/new/cmd_receiver.v,1583427825,verilog,,/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/sources_1/new/control_regs.v,/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/sources_1/new/monitor_defs.v,cmd_receiver,,,../../../../usb_interface.srcs/sources_1/new,,,,,
/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/sources_1/new/control_regs.v,1585414074,verilog,,/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/sources_1/new/toplevel.v,/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/sources_1/new/monitor_defs.v,control_regs,,,../../../../usb_interface.srcs/sources_1/new,,,,,
/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/sources_1/new/monitor_defs.v,1585413979,verilog,,,,,,,,,,,,
/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/sources_1/new/toplevel.v,1585415119,verilog,,/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/sources_1/new/usb_interface.v,,toplevel,,,../../../../usb_interface.srcs/sources_1/new,,,,,
/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/sources_1/new/usb_interface.v,1585415070,verilog,,/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/sim_1/new/toplevel_tb.v,,usb_interface,,,../../../../usb_interface.srcs/sources_1/new,,,,,
