// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright (c) 2021 Rockchip Electronics Co., Ltd.
 *
 */

/dts-v1/;

#include "rk3588-evb1-lp4.dtsi"
#include "rk3588-evb1-imx415.dtsi"
#include "rk3588-linux.dtsi"

/ {
		model = "rk3588 Development Board";
		compatible = "xen,xenvm";
		passthrough {
		compatible = "simple-bus";
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

	//firmware {
		vscmi: vscmi {
			compatible = "arm,vscmi";
			#address-cells = <1>;
			#size-cells = <0>;
			
			vscmi_clk: protocol@14 {
				reg = <0x14>;
				#clock-cells = <1>;
			};
		};
	//};
	
		vuart_clk: vuart1_clk {
			#clock-cells = <0>;
			clock-frequency = <24000000>;
			compatible = "fixed-clock";
		};

		vuart_pclk: vuart_pclk {
			#clock-cells = <0>;
			clock-frequency = <100000000>;
			compatible = "fixed-clock";
		};

		vusb2_clk_host: vusb2_clk_host {
			#clock-cells = <0>;
			clock-frequency = <150000000>;
			compatible = "fixed-clock";
		};

		vusb2_clk_host_arb: vusb2_clk_host_arb {
			#clock-cells = <0>;
			clock-frequency = <150000000>;
			compatible = "fixed-clock";
		};

		vusb2_clk_phy_ref: vusb2_clk_phy_ref {
			#clock-cells = <0>;
			clock-frequency = <24000000>;
			compatible = "fixed-clock";
		};

		vcru: vclock-controller {
			compatible = "xen,vcru";
			#clock-cells = <1>;
			#reset-cells = <1>;
			status = "okay";
		};
		/*for power domain*/
		vpmu: vpower-controller {
			compatible = "xen,vpower-controller";
			#power-domain-cells = <0x01>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			status = "okay";
		};

		vvcc12v_dcin: vcc12v-dcin {
		compatible = "regulator-fixed";
		regulator-name = "vcc12v_dcin";
		regulator-always-on;
		regulator-boot-on;
		regulator-min-microvolt = <12000000>;
		regulator-max-microvolt = <12000000>;
		};
		vvcc5v0_sys: vcc5v0-sys {
		compatible = "regulator-fixed";
		regulator-name = "vcc5v0_sys";
		regulator-always-on;
		regulator-boot-on;
		regulator-min-microvolt = <5000000>;
		regulator-max-microvolt = <5000000>;
		vin-supply = <&vvcc12v_dcin>;

		vvcc5v0_usbdcin: vcc5v0-usbdcin {
		compatible = "regulator-fixed";
		regulator-name = "vcc5v0_usbdcin";
		regulator-always-on;
		regulator-boot-on;
		regulator-min-microvolt = <5000000>;
		regulator-max-microvolt = <5000000>;
		vin-supply = <&vvcc12v_dcin>;
	};

	vvcc5v0_usb: vcc5v0-usb {
		compatible = "regulator-fixed";
		regulator-name = "vcc5v0_usb";
		regulator-always-on;
		regulator-boot-on;
		regulator-min-microvolt = <5000000>;
		regulator-max-microvolt = <5000000>;
		vin-supply = <&vvcc5v0_usbdcin>;
	};
	};
	vregulator {
			compatible = "xen,vregulator";
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			status = "okay";
			vcc1-supply = <&vvcc5v0_sys>;
			vcc5-supply = <&vvcc5v0_sys>;
			v_vdd_gpu_s0: DCDC_REG1 {
				regulator-boot-on;
				regulator-min-microvolt = <550000>;
				regulator-max-microvolt = <950000>;
				regulator-ramp-delay = <12500>;
				regulator-name = "vdd_gpu_s0";
				regulator-enable-ramp-delay = <400>;
				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};
			v_vdd_gpu_mem_s0: DCDC_REG5 {
				regulator-boot-on;
				regulator-min-microvolt = <675000>;
				regulator-max-microvolt = <950000>;
				regulator-ramp-delay = <12500>;
				regulator-enable-ramp-delay = <400>;
				regulator-name = "vdd_gpu_mem_s0";
				regulator-state-mem {
					regulator-off-in-suspend;
				};
			};
		};
	vsys_grf: syscon@06060000 {
		compatible = "rockchip,rk3588-sys-grf", "syscon", "simple-mfd";
		reg = <0x0 0x06060000 0x0 0x1000>;
	};
	vphp_grf: syscon@06070000 {
		compatible = "rockchip,rk3588-php-grf", "syscon";
		reg = <0x0 0x06070000 0x0 0x1000>;
	};

	vioc: syscon@06050000 {
		compatible = "rockchip,rk3588-ioc", "syscon";
		reg = <0x0 0x06050000 0x0 0x10000>;
	};
	vpinctrl: vpinctrl {
		compatible ="xen,vpinctrl";
		rockchip,grf = <&vioc>;
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		vgpio0: vgpio0@06000000 {
			compatible = "xen,vgpio-bank";
			reg = <0x0 0x06000000 0x0 0x10000>;
			// interrupts = <GIC_SPI 277 IRQ_TYPE_LEVEL_HIGH>;
			// clocks = <&cru PCLK_GPIO0>, <&cru DBCLK_GPIO0>;

			gpio-controller;
			#gpio-cells = <2>;
			gpio-ranges = <&vpinctrl 0 0 32>;
			// interrupt-controller;
			// #interrupt-cells = <2>;
		};

		vgpio1: vgpio1@06010000 {
			compatible = "xen,vgpio-bank";
			reg = <0x0 0x06010000 0x0 0x100>;
			// interrupts = <GIC_SPI 278 IRQ_TYPE_LEVEL_HIGH>;
			// clocks = <&cru PCLK_GPIO1>, <&cru DBCLK_GPIO1>;

			gpio-controller;
			#gpio-cells = <2>;
			gpio-ranges = <&vpinctrl 0 32 32>;
			// interrupt-controller;
			// #interrupt-cells = <2>;
		};

		vgpio2: vgpio2@06020000  {
			compatible = "xen,vgpio-bank";
			reg = <0x0 0x06020000 0x0 0x100>;
			// interrupts = <GIC_SPI 279 IRQ_TYPE_LEVEL_HIGH>;
			// clocks = <&cru PCLK_GPIO2>, <&cru DBCLK_GPIO2>;

			gpio-controller;
			#gpio-cells = <2>;
			gpio-ranges = <&vpinctrl 0 64 32>;
			// interrupt-controller;
			// #interrupt-cells = <2>;
		};

		vgpio3: vgpio3@06030000{
			compatible = "xen,vgpio-bank";
			reg = <0x0 0x06030000 0x0 0x100>;
			// interrupts = <GIC_SPI 280 IRQ_TYPE_LEVEL_HIGH>;
			// clocks = <&cru PCLK_GPIO3>, <&cru DBCLK_GPIO3>;

			gpio-controller;
			#gpio-cells = <2>;
			gpio-ranges = <&vpinctrl 0 96 32>;
			// interrupt-controller;
			// #interrupt-cells = <2>;
		};

		vgpio4: vgpio4@06040000 {
			compatible = "xen,vgpio-bank";
			reg = <0x0 0x06040000 0x0 0x100>;
			// interrupts = <GIC_SPI 281 IRQ_TYPE_LEVEL_HIGH>;
			// clocks = <&cru PCLK_GPIO4>, <&cru DBCLK_GPIO4>;

			gpio-controller;
			#gpio-cells = <2>;
			gpio-ranges = <&vpinctrl 0 128 32>;
			// interrupt-controller;
			// #interrupt-cells = <2>;
		};
	};
		uartv1: serial@feb40000 {
			compatible ="snps,dw-apb-uart";
			reg = <0x0 0xfeb40000 0x0 0x100>;
			interrupts = <GIC_SPI 332 IRQ_TYPE_LEVEL_HIGH>;
			//clock-frequency = <24000000>;
			//clocks = <&vuart_clk>, <&vuart_pclk>;
			clocks = <&vcru SCLK_UART1>, <&vcru PCLK_UART1>;
			clock-names = "baudclk", "apb_pclk";
			reg-shift = <2>;
			reg-io-width = <4>;
			//dmas = <&dmac0 8>, <&dmac0 9>;
			//pinctrl-names = "default";
			//pinctrl-0 = <&uart1m1_xfer>;
			status = "okay";
		};

		vusb2phy2_grf: syscon@fd5d8000 {
		compatible = "rockchip,rk3588-usb2phy-grf", "syscon",
			     "simple-mfd";
		reg = <0x0 0xfd5d8000 0x0 0x4000>;
		#address-cells = <1>;
		#size-cells = <1>;
		vu2phy2: usb2-phy@8000 {
			compatible = "rockchip,rk3588-usb2phy";
			reg = <0x8000 0x10>;
			interrupts = <GIC_SPI 391 IRQ_TYPE_LEVEL_HIGH>;
			resets = <&vcru SRST_OTGPHY_U2_0>, <&vcru SRST_P_USB2PHY_U2_0_GRF0>;
			reset-names = "phy", "apb";
			//clocks = <&vcru CLK_USB2PHY_HDPTXRXPHY_REF>;
			clocks = <&vusb2_clk_phy_ref>;
			clock-names = "phyclk";
			clock-output-names = "usb480m_phy2";
			#clock-cells = <0>;
			status = "disable";

			vu2phy2_host: host-port {
				#phy-cells = <0>;
				status = "disable";
			};
		};
	};
		vusb_host0_ehci: usb@fc800000 {
		compatible = "generic-ehci";
		reg = <0x0 0xfc800000 0x0 0x40000>;
		interrupts = <GIC_SPI 215 IRQ_TYPE_LEVEL_HIGH>;
		//clocks = <&vcru HCLK_HOST0>, <&vcru HCLK_HOST_ARB0>, <&vu2phy2>;
		//clock-names = "usbhost", "arbiter", "utmi";
		clocks = <&vusb2_clk_host>,<&vusb2_clk_host_arb>;
		clock-names = "usbhost", "arbiter";
		phys = <&vu2phy2_host>;
		phy-names = "usb2-phy";
		//power-domains = <&vpmu RK3588_PD_USB>;
		status = "disable";
	};
	vgmac0: ethernet@fe1b0000 {
		compatible = "rockchip,rk3588-gmac", "snps,dwmac-4.20a";
		reg = <0x0 0xfe1b0000 0x0 0x10000>;
		interrupts = <GIC_SPI 227 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 226 IRQ_TYPE_LEVEL_HIGH>;
		interrupt-names = "macirq", "eth_wake_irq";
		rockchip,grf = <&vsys_grf>;
		rockchip,php_grf = <&vphp_grf>;
		clocks = <&vcru CLK_GMAC_125M>, <&vcru CLK_GMAC_50M>,
			 <&vcru PCLK_GMAC0>, <&vcru ACLK_GMAC0>,
			 <&vcru CLK_GMAC0_PTP_REF>;
		clock-names = "stmmaceth", "clk_mac_ref",
			      "pclk_mac", "aclk_mac",
			      "ptp_ref";
		resets = <&vcru SRST_A_GMAC0>;
		reset-names = "stmmaceth";
		power-domains = <&vpmu RK3588_PD_GMAC>;
		//xen,smmuv3;
		//iommus =<&mmu600_php 0x100>;
		snps,mixed-burst;
		snps,tso;
		snps,axi-config = <&vgmac0_stmmac_axi_setup>;
		snps,mtl-rx-config = <&vgmac0_mtl_rx_setup>;
		snps,mtl-tx-config = <&vgmac0_mtl_tx_setup>;
		status = "disabled";
		//xen,passthrough;
		vmdio0: mdio {
			compatible = "snps,dwmac-mdio";
			#address-cells = <0x1>;
			#size-cells = <0x0>;
		};

		vgmac0_stmmac_axi_setup: stmmac-axi-config {
			snps,wr_osr_lmt = <4>;
			snps,rd_osr_lmt = <8>;
			snps,blen = <0 0 0 0 16 8 4>;
		};

		vgmac0_mtl_rx_setup: rx-queues-config {
			snps,rx-queues-to-use = <2>;
			queue0 {};
			queue1 {};
		};

		vgmac0_mtl_tx_setup: tx-queues-config {
			snps,tx-queues-to-use = <2>;
			queue0 {};
			queue1 {};
		};
	};
		/*vusb_host0_ohci: usb@fc840000 {
		compatible = "generic-ohci";
		reg = <0x0 0xfc840000 0x0 0x40000>;
		interrupts = <GIC_SPI 216 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&vcru HCLK_HOST0>, <&vcru HCLK_HOST_ARB0>, <&vu2phy2>;
		clock-names = "usbhost", "arbiter", "utmi";
		phys = <&vu2phy2_host>;
		phy-names = "usb2-phy";
		power-domains = <&vpmu RK3588_PD_USB>;
		status = "okay";
	};
		/*vclk-test {
		compatible = "vclk-test";
		clocks = <&vscmi_clk 1>;
		clock-names = "testclk";
		};

		vpmu-test {
		compatible = "vpmu-test";
		power-domains = <&vpmu 12>;
		status = "okay";
		};

		vrgu-test {
		compatible = "vrgu-test";
		d0-supply = <&v_vdd_gpu_s0>;
		status = "okay";
		};
		vreset-test {
		compatible = "vreset-test";
		resets = <&vcru SRST_OTGPHY_U2_0>, <&vcru SRST_P_USB2PHY_U2_0_GRF0>;
		reset-names = "phy", "apb";
		status = "okay";
		};*/
		vgpio-test {
		compatible = "vgpio-test";
		test-gpio = <&vgpio4 RK_PB3 GPIO_ACTIVE_LOW>;
		test-active-low;
		//pinctrl-names = "default";
		//pinctrl-0 = <&vuart1m1_xfer>;
		status = "okay";
		};
	       };

		aliases {
			serial1 = &uartv1;
	
		};

};

&vpinctrl {
	status = "okay";
	vpcfg_pull_up: pcfg-pull-up {
		bias-pull-up;
	};

	/omit-if-no-ref/
	vpcfg_pull_down: pcfg-pull-down {
		bias-pull-down;
	};

	/omit-if-no-ref/
	vpcfg_pull_none: pcfg-pull-none {
		bias-disable;
	};
	vpcfg_pull_none_drv_level_2: pcfg-pull-none-drv-level-2 {
		bias-disable;
		drive-strength = <2>;
	};
	vpcfg_pull_up_drv_level_1: pcfg-pull-up-drv-level-1 {
		bias-pull-up;
		drive-strength = <1>;
	};
	vpcfg_pull_up_drv_level_2: pcfg-pull-up-drv-level-2 {
		bias-pull-up;
		drive-strength = <2>;
	};
	vpcfg_pull_none_smt: pcfg-pull-none-smt {
		bias-disable;
		input-schmitt-enable;
	};
	vuart1 {
		vuart1m1_xfer: uart1m1-xfer {
			rockchip,pins =
				/* uart1_rx_m1 */
				<1 RK_PB7 10 &vpcfg_pull_up>,
				/* uart1_tx_m1 */
				<1 RK_PB6 10 &vpcfg_pull_up>;
		};
	};
	vgmac0 {
		/omit-if-no-ref/
		vgmac0_miim: gmac0-miim {
			rockchip,pins =
				/* gmac0_mdc */
				<4 RK_PC4 1 &vpcfg_pull_none>,
				/* gmac0_mdio */
				<4 RK_PC5 1 &vpcfg_pull_none>;
		};

		/omit-if-no-ref/
		vgmac0_clkinout: gmac0-clkinout {
			rockchip,pins =
				/* gmac0_mclkinout */
				<4 RK_PC3 1 &vpcfg_pull_none>;
		};

		/omit-if-no-ref/
		vgmac0_rx_bus2: gmac0-rx-bus2 {
			rockchip,pins =
				/* gmac0_rxd0 */
				<2 RK_PC1 1 &vpcfg_pull_none>,
				/* gmac0_rxd1 */
				<2 RK_PC2 1 &vpcfg_pull_none>,
				/* gmac0_rxdv_crs */
				<4 RK_PC2 1 &vpcfg_pull_none>;
		};

		/omit-if-no-ref/
		vgmac0_tx_bus2: gmac0-tx-bus2 {
			rockchip,pins =
				/* gmac0_txd0 */
				<2 RK_PB6 1 &vpcfg_pull_none>,
				/* gmac0_txd1 */
				<2 RK_PB7 1 &vpcfg_pull_none>,
				/* gmac0_txen */
				<2 RK_PC0 1 &vpcfg_pull_none>;
		};

		/omit-if-no-ref/
		vgmac0_rgmii_clk: gmac0-rgmii-clk {
			rockchip,pins =
				/* gmac0_rxclk */
				<2 RK_PB0 1 &vpcfg_pull_none>,
				/* gmac0_txclk */
				<2 RK_PB3 1 &vpcfg_pull_none>;
		};

		/omit-if-no-ref/
		vgmac0_rgmii_bus: gmac0-rgmii-bus {
			rockchip,pins =
				/* gmac0_rxd2 */
				<2 RK_PA6 1 &vpcfg_pull_none>,
				/* gmac0_rxd3 */
				<2 RK_PA7 1 &vpcfg_pull_none>,
				/* gmac0_txd2 */
				<2 RK_PB1 1 &vpcfg_pull_none>,
				/* gmac0_txd3 */
				<2 RK_PB2 1 &vpcfg_pull_none>;
		};

		/omit-if-no-ref/
		vgmac0_ppsclk: gmac0-ppsclk {
			rockchip,pins =
				/* gmac0_ppsclk */
				<2 RK_PC4 1 &vpcfg_pull_none>;
		};

		/omit-if-no-ref/
		vgmac0_ppstring: gmac0-ppstring {
			rockchip,pins =
				/* gmac0_ppstring */
				<2 RK_PB5 1 &vpcfg_pull_none>;
		};

		/omit-if-no-ref/
		vgmac0_ptp_refclk: gmac0-ptp-refclk {
			rockchip,pins =
				/* gmac0_ptp_refclk */
				<2 RK_PB4 1 &vpcfg_pull_none>;
		};

		/omit-if-no-ref/
		vgmac0_txer: gmac0-txer {
			rockchip,pins =
				/* gmac0_txer */
				<4 RK_PC6 1 &vpcfg_pull_none>;
		};

	};
};

&vgmac0 {
	/* Use rgmii-rxid mode to disable rx delay inside Soc */
	phy-mode = "rgmii-rxid";
	clock_in_out = "output";

	snps,reset-gpio = <&vgpio4 RK_PB3 GPIO_ACTIVE_LOW>;
	snps,reset-active-low;
	/* Reset time is 20ms, 100ms for rtl8211f */
	snps,reset-delays-us = <0 20000 100000>;

	pinctrl-names = "default";
	pinctrl-0 = <&vgmac0_miim
		     &vgmac0_tx_bus2
		     &vgmac0_rx_bus2
		     &vgmac0_rgmii_clk
		     &vgmac0_rgmii_bus>;

	tx_delay = <0x43>;
	/* rx_delay = <0x3f>; */

	phy-handle = <&vrgmii_phy>;
	status = "okay";
};
&vmdio0 {
	vrgmii_phy: phy@1 {
		compatible = "ethernet-phy-ieee802.3-c22";
		reg = <0x1>;
	};
};

&route_hdmi1 {
	status = "okay";
	connect = <&vp1_out_hdmi1>;
	/delete-property/ force-output;
	/delete-node/ force_timing;
};

&vcc_1v8_s0 {
	/delete-property/ regulator-state-mem;
	regulator-state-mem {
		regulator-on-in-suspend;
		regulator-suspend-microvolt = <1800000>;
	};
};

&vcc_3v3_s0 {
	/delete-property/ regulator-state-mem;
	regulator-state-mem {
		regulator-on-in-suspend;
		regulator-suspend-microvolt = <3300000>;
	};
};