WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2500042 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 18 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5000042 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 37 sec)
Warmup finished CPU 0 instructions: 25000002 cycles: 6250043 cumulative IPC: 4 (Simulation time: 00 hr 00 min 46 sec)
Warmup complete CPU 0 instructions: 25000002 cycles: 6250043 cumulative IPC: 4 (Simulation time: 00 hr 00 min 46 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 7941052 heartbeat IPC: 3.4 cumulative IPC: 2.957 (Simulation time: 00 hr 00 min 57 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_15.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000004 cycles: 11089936 heartbeat IPC: 3.176 cumulative IPC: 3.099 (Simulation time: 00 hr 01 min 20 sec)
Heartbeat CPU 0 instructions: 50000003 cycles: 14251654 heartbeat IPC: 3.163 cumulative IPC: 3.124 (Simulation time: 00 hr 01 min 42 sec)
Heartbeat CPU 0 instructions: 60000003 cycles: 17375385 heartbeat IPC: 3.201 cumulative IPC: 3.146 (Simulation time: 00 hr 02 min 04 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_15.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000004 cycles: 20522108 heartbeat IPC: 3.178 cumulative IPC: 3.153 (Simulation time: 00 hr 02 min 26 sec)
Heartbeat CPU 0 instructions: 80000000 cycles: 23685068 heartbeat IPC: 3.162 cumulative IPC: 3.155 (Simulation time: 00 hr 02 min 48 sec)
Heartbeat CPU 0 instructions: 90000001 cycles: 26808768 heartbeat IPC: 3.201 cumulative IPC: 3.162 (Simulation time: 00 hr 03 min 10 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_15.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000002 cycles: 29954902 heartbeat IPC: 3.179 cumulative IPC: 3.164 (Simulation time: 00 hr 03 min 32 sec)
Heartbeat CPU 0 instructions: 110000003 cycles: 33118362 heartbeat IPC: 3.161 cumulative IPC: 3.164 (Simulation time: 00 hr 03 min 54 sec)
Heartbeat CPU 0 instructions: 120000002 cycles: 36241643 heartbeat IPC: 3.202 cumulative IPC: 3.168 (Simulation time: 00 hr 04 min 16 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_15.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000001 cycles: 31561898 cumulative IPC: 3.168 (Simulation time: 00 hr 04 min 27 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 31561898 cumulative IPC: 3.168 (Simulation time: 00 hr 04 min 27 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/compute_int/compute_int_15.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 3.168 instructions: 100000001 cycles: 31561898
CPU 0 Branch Prediction Accuracy: 88.45% MPKI: 6.128 Average ROB Occupancy at Mispredict: 67.48
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00026
BRANCH_INDIRECT: 0.407
BRANCH_CONDITIONAL: 5.7
BRANCH_DIRECT_CALL: 0.00095
BRANCH_INDIRECT_CALL: 0.0213
BRANCH_RETURN: 0.00094

LLC TOTAL        ACCESS:      44759 HIT:      41929 MISS:       2830
LLC LOAD         ACCESS:      41831 HIT:      39215 MISS:       2616
LLC RFO          ACCESS:       1334 HIT:       1234 MISS:        100
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       1475 HIT:       1475 MISS:          0
LLC TRANSLATION  ACCESS:        119 HIT:          5 MISS:        114
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 128.1 cycles
cpu0_DTLB TOTAL        ACCESS:   18557554 HIT:   18399107 MISS:     158447
cpu0_DTLB LOAD         ACCESS:   18557554 HIT:   18399107 MISS:     158447
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 2.438 cycles
cpu0_ITLB TOTAL        ACCESS:    2232973 HIT:    2232556 MISS:        417
cpu0_ITLB LOAD         ACCESS:    2232973 HIT:    2232556 MISS:        417
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 53.18 cycles
cpu0_L1D TOTAL        ACCESS:   24195967 HIT:   24076294 MISS:     119673
cpu0_L1D LOAD         ACCESS:   17182814 HIT:   17066439 MISS:     116375
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    7012989 HIT:    7009840 MISS:       3149
cpu0_L1D TRANSLATION  ACCESS:        164 HIT:         15 MISS:        149
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 12.9 cycles
cpu0_L1I TOTAL        ACCESS:    2597771 HIT:    2596219 MISS:       1552
cpu0_L1I LOAD         ACCESS:    2597771 HIT:    2596219 MISS:       1552
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 47.24 cycles
cpu0_L2C TOTAL        ACCESS:      53906 HIT:      10611 MISS:      43295
cpu0_L2C LOAD         ACCESS:      50145 HIT:       8314 MISS:      41831
cpu0_L2C RFO          ACCESS:       1696 HIT:        362 MISS:       1334
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:       1919 HIT:       1908 MISS:         11
cpu0_L2C TRANSLATION  ACCESS:        146 HIT:         27 MISS:        119
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 28.44 cycles
cpu0_STLB TOTAL        ACCESS:      70998 HIT:      70858 MISS:        140
cpu0_STLB LOAD         ACCESS:      70998 HIT:      70858 MISS:        140
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 406.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1667
  ROW_BUFFER_MISS:       1163
 AVG DBUS CONGESTED CYCLE: 3.903
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
