0.6
2018.2
Jun 14 2018
20:07:38
/users/students/r0873266/Documents/CODESIGN_4/Projet-de-plateforme-numerique/project_hw/project_hw.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
/users/students/r0873266/Documents/CODESIGN_4/Projet-de-plateforme-numerique/src/rtl/adder.v,1638314138,verilog,,/users/students/r0873266/Documents/CODESIGN_4/Projet-de-plateforme-numerique/src/rtl_tb/tb_adder.v,,carry_sel_adder;csave_adder;fulladder;mpadder,,,,,,,,
/users/students/r0873266/Documents/CODESIGN_4/Projet-de-plateforme-numerique/src/rtl_tb/tb_adder.v,1638315639,verilog,,,,tb_adder,,,,,,,,
