arch                         	circuit                      	script_params                	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_revision   	vpr_status	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	setup_TNS	setup_WNS	hold_TNS 	hold_WNS 	crit_path_routing_area_total	crit_path_routing_area_per_tile	crit_path_route_time	num_global_nets	num_routed_nets
timing/k6_N10_40nm.xml       	microbenchmarks/d_flip_flop.v	common_--clock_modeling_ideal	0.21                 	     	0.00           	5036        	1        	0.01          	-1          	-1          	29564      	-1      	-1         	1      	2     	-1          	-1      	850fb3aa3-dirty	success   	10496      	2                 	1                  	3                  	4                    	1                 	3                   	4                     	3           	3            	9                	-1                       	auto       	0.02     	4                    	0.00      	0.570641      	-0.944653           	-0.570641           	2             	4                	2                                     	53894                 	53894                	1165.58                          	129.509                             	0.00                     	4                          	2                                	3                          	3                                 	53                         	47                       	0.576831           	-1.12264 	-0.576831	0        	0        	1165.58                     	129.509                        	0.00                	1              	2              
timing/k6_N10_40nm.xml       	microbenchmarks/d_flip_flop.v	common_--clock_modeling_route	0.21                 	     	0.00           	4940        	1        	0.00          	-1          	-1          	29652      	-1      	-1         	1      	2     	-1          	-1      	850fb3aa3-dirty	success   	10504      	2                 	1                  	3                  	4                    	1                 	3                   	4                     	3           	3            	9                	-1                       	auto       	0.02     	6                    	0.00      	0.524421      	-0.946421           	-0.524421           	2             	6                	2                                     	53894                 	53894                	1588.16                          	176.462                             	0.00                     	6                          	2                                	4                          	4                                 	83                         	61                       	0.821019           	-1.15182 	-0.821019	-0.157203	-0.157203	1588.16                     	176.462                        	0.00                	0              	3              
timing/k6_N10_40nm.xml       	verilog/mkPktMerge.v         	common_--clock_modeling_ideal	2.03                 	     	0.20           	51932       	2        	1.01          	-1          	-1          	52664      	-1      	-1         	155    	5     	-1          	-1      	850fb3aa3-dirty	success   	19416      	5                 	156                	191                	347                  	1                 	163                 	316                   	15          	15           	225              	clb                      	auto       	0.05     	25                   	0.15      	1.10064       	-11.6187            	-1.10064            	8             	61               	16                                    	9.10809e+06           	8.35357e+06          	130230.                          	578.801                             	0.15                     	58                         	12                               	66                         	75                                	14349                      	9693                     	1.23194            	-14.4946 	-1.23194 	0        	0        	158426.                     	704.117                        	0.01                	154            	9              
timing/k6_N10_40nm.xml       	verilog/mkPktMerge.v         	common_--clock_modeling_route	1.96                 	     	0.21           	51872       	2        	1.08          	-1          	-1          	52712      	-1      	-1         	155    	5     	-1          	-1      	850fb3aa3-dirty	success   	19396      	5                 	156                	191                	347                  	1                 	163                 	316                   	15          	15           	225              	clb                      	auto       	0.06     	25                   	0.11      	1.07989       	-11.71              	-1.07989            	14            	71               	12                                    	9.10809e+06           	8.35357e+06          	226658.                          	1007.37                             	0.09                     	60                         	4                                	21                         	28                                	1129                       	577                      	1.07104            	-12.9225 	-1.07104 	-0.920238	-0.12101 	300883.                     	1337.26                        	0.00                	153            	10             
timing/k6_N10_mem32K_40nm.xml	microbenchmarks/d_flip_flop.v	common_--clock_modeling_ideal	0.29                 	     	0.00           	5624        	1        	0.01          	-1          	-1          	29488      	-1      	-1         	1      	2     	0           	0       	850fb3aa3-dirty	success   	14668      	2                 	1                  	3                  	4                    	1                 	3                   	4                     	3           	3            	9                	-1                       	auto       	0.02     	4                    	0.00      	0.570641      	-0.944653           	-0.570641           	2             	4                	2                                     	53894                 	53894                	1165.58                          	129.509                             	0.00                     	4                          	2                                	3                          	3                                 	53                         	47                       	0.576831           	-1.12264 	-0.576831	0        	0        	1165.58                     	129.509                        	0.00                	1              	2              
timing/k6_N10_mem32K_40nm.xml	microbenchmarks/d_flip_flop.v	common_--clock_modeling_route	0.27                 	     	0.00           	5640        	1        	0.00          	-1          	-1          	29628      	-1      	-1         	1      	2     	0           	0       	850fb3aa3-dirty	success   	14576      	2                 	1                  	3                  	4                    	1                 	3                   	4                     	3           	3            	9                	-1                       	auto       	0.02     	6                    	0.00      	0.524421      	-0.946421           	-0.524421           	2             	6                	2                                     	53894                 	53894                	1588.16                          	176.462                             	0.00                     	6                          	2                                	4                          	4                                 	83                         	61                       	0.821019           	-1.15182 	-0.821019	-0.157203	-0.157203	1588.16                     	176.462                        	0.00                	0              	3              
timing/k6_N10_mem32K_40nm.xml	verilog/mkPktMerge.v         	common_--clock_modeling_ideal	7.99                 	     	0.11           	17372       	2        	0.07          	-1          	-1          	34140      	-1      	-1         	33     	311   	15          	0       	850fb3aa3-dirty	success   	51288      	311               	156                	972                	1128                 	1                 	954                 	515                   	28          	28           	784              	memory                   	auto       	0.29     	8785                 	1.21      	4.25335       	-4248.77            	-4.25335            	40            	14713            	33                                    	4.25198e+07           	9.9985e+06           	2.03169e+06                      	2591.44                             	4.57                     	13426                      	14                               	2581                       	2996                              	4310044                    	1535919                  	4.45701            	-4731.77 	-4.45701 	-23.0901 	-0.298787	2.55406e+06                 	3257.73                        	0.66                	15             	939            
timing/k6_N10_mem32K_40nm.xml	verilog/mkPktMerge.v         	common_--clock_modeling_route	8.00                 	     	0.10           	17572       	2        	0.08          	-1          	-1          	34084      	-1      	-1         	33     	311   	15          	0       	850fb3aa3-dirty	success   	51580      	311               	156                	972                	1128                 	1                 	954                 	515                   	28          	28           	784              	memory                   	auto       	0.29     	8592                 	1.13      	4.56642       	-3072.88            	-4.56642            	40            	14791            	41                                    	4.25198e+07           	9.9985e+06           	2.07480e+06                      	2646.43                             	4.34                     	13536                      	14                               	2737                       	3272                              	5712368                    	2021252                  	4.99779            	-3295.8  	-4.99779 	-1126.17 	-2.49082 	2.60581e+06                 	3323.74                        	0.89                	14             	940            
