{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1695500579809 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1695500579811 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 23 16:22:59 2023 " "Processing started: Sat Sep 23 16:22:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1695500579811 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1695500579811 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sevenSeg_adder -c sevenSeg_adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off sevenSeg_adder -c sevenSeg_adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1695500579811 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1695500580288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevenseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenSeg-arch " "Found design unit 1: sevenSeg-arch" {  } { { "sevenSeg.vhd" "" { Text "C:/Users/cwool/OneDrive/Documents/EngineeringPhysics/Digital_II/Quartus_Projects/Lab05/sevenSeg_adder/sevenSeg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695500580790 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenSeg " "Found entity 1: sevenSeg" {  } { { "sevenSeg.vhd" "" { Text "C:/Users/cwool/OneDrive/Documents/EngineeringPhysics/Digital_II/Quartus_Projects/Lab05/sevenSeg_adder/sevenSeg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695500580790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695500580790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBitAdder-arch " "Found design unit 1: nBitAdder-arch" {  } { { "nBitAdder.vhd" "" { Text "C:/Users/cwool/OneDrive/Documents/EngineeringPhysics/Digital_II/Quartus_Projects/Lab05/sevenSeg_adder/nBitAdder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695500580794 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBitAdder " "Found entity 1: nBitAdder" {  } { { "nBitAdder.vhd" "" { Text "C:/Users/cwool/OneDrive/Documents/EngineeringPhysics/Digital_II/Quartus_Projects/Lab05/sevenSeg_adder/nBitAdder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695500580794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695500580794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_to_sevenseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_to_sevenseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_to_sevenSeg-arch " "Found design unit 1: nBit_to_sevenSeg-arch" {  } { { "nBit_to_sevenSeg.vhd" "" { Text "C:/Users/cwool/OneDrive/Documents/EngineeringPhysics/Digital_II/Quartus_Projects/Lab05/sevenSeg_adder/nBit_to_sevenSeg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695500580798 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_to_sevenSeg " "Found entity 1: nBit_to_sevenSeg" {  } { { "nBit_to_sevenSeg.vhd" "" { Text "C:/Users/cwool/OneDrive/Documents/EngineeringPhysics/Digital_II/Quartus_Projects/Lab05/sevenSeg_adder/nBit_to_sevenSeg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695500580798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695500580798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSeg_adder " "Found entity 1: sevenSeg_adder" {  } { { "sevenSeg_adder.bdf" "" { Schematic "C:/Users/cwool/OneDrive/Documents/EngineeringPhysics/Digital_II/Quartus_Projects/Lab05/sevenSeg_adder/sevenSeg_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695500580800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695500580800 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sevenSeg_adder " "Elaborating entity \"sevenSeg_adder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1695500580835 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "sevenSeg_adder.bdf" "" { Schematic "C:/Users/cwool/OneDrive/Documents/EngineeringPhysics/Digital_II/Quartus_Projects/Lab05/sevenSeg_adder/sevenSeg_adder.bdf" { { 344 1000 1000 368 "" "" } { 320 1000 1000 344 "" "" } { 288 1000 1000 296 "" "" } { 296 1000 1000 320 "" "" } { 272 1000 1000 288 "" "" } { 248 1000 1000 272 "" "" } { 200 1000 1000 224 "" "" } { 224 1000 1000 248 "" "" } { 272 904 1000 288 "o_display\[7..0\]" "" } { 184 1000 1070 200 "o_display\[0\]" "" } { 200 1000 1063 224 "o_display\[1\]" "" } { 232 1000 1071 248 "o_display\[2\]" "" } { 256 1000 1074 272 "o_display\[3\]" "" } { 280 1000 1069 296 "o_display\[4\]" "" } { 344 1000 1056 344 "" "" } { 352 1000 1070 368 "o_display\[8\]" "" } { 272 904 904 288 "" "" } { 272 568 904 272 "" "" } { 304 1000 1066 320 "o_display\[5\]" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Quartus II" 0 -1 1695500580836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBit_to_sevenSeg nBit_to_sevenSeg:inst " "Elaborating entity \"nBit_to_sevenSeg\" for hierarchy \"nBit_to_sevenSeg:inst\"" {  } { { "sevenSeg_adder.bdf" "inst" { Schematic "C:/Users/cwool/OneDrive/Documents/EngineeringPhysics/Digital_II/Quartus_Projects/Lab05/sevenSeg_adder/sevenSeg_adder.bdf" { { 240 392 568 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695500580839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBitAdder nBit_to_sevenSeg:inst\|nBitAdder:comp_nBitAdder A:arch " "Elaborating entity \"nBitAdder\" using architecture \"A:arch\" for hierarchy \"nBit_to_sevenSeg:inst\|nBitAdder:comp_nBitAdder\"" {  } { { "nBit_to_sevenSeg.vhd" "comp_nBitAdder" { Text "C:/Users/cwool/OneDrive/Documents/EngineeringPhysics/Digital_II/Quartus_Projects/Lab05/sevenSeg_adder/nBit_to_sevenSeg.vhd" 21 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695500580842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "sevenSeg nBit_to_sevenSeg:inst\|sevenSeg:comp_sevenSeg A:arch " "Elaborating entity \"sevenSeg\" using architecture \"A:arch\" for hierarchy \"nBit_to_sevenSeg:inst\|sevenSeg:comp_sevenSeg\"" {  } { { "nBit_to_sevenSeg.vhd" "comp_sevenSeg" { Text "C:/Users/cwool/OneDrive/Documents/EngineeringPhysics/Digital_II/Quartus_Projects/Lab05/sevenSeg_adder/nBit_to_sevenSeg.vhd" 25 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695500580846 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7_DP GND " "Pin \"HEX7_DP\" is stuck at GND" {  } { { "sevenSeg_adder.bdf" "" { Schematic "C:/Users/cwool/OneDrive/Documents/EngineeringPhysics/Digital_II/Quartus_Projects/Lab05/sevenSeg_adder/sevenSeg_adder.bdf" { { 360 1056 1232 376 "HEX7_DP" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1695500581256 "|sevenSeg_adder|HEX7_DP"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7_D\[6\] GND " "Pin \"HEX7_D\[6\]\" is stuck at GND" {  } { { "sevenSeg_adder.bdf" "" { Schematic "C:/Users/cwool/OneDrive/Documents/EngineeringPhysics/Digital_II/Quartus_Projects/Lab05/sevenSeg_adder/sevenSeg_adder.bdf" { { 192 1056 1232 208 "HEX7_D\[0\]" "" } { 216 1056 1232 232 "HEX7_D\[1\]" "" } { 240 1056 1232 256 "HEX7_D\[2\]" "" } { 264 1056 1232 280 "HEX7_D\[3\]" "" } { 288 1056 1232 304 "HEX7_D\[4\]" "" } { 336 1056 1232 352 "HEX7_D\[6\]" "" } { 312 1056 1232 328 "HEX7_D\[5\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1695500581256 "|sevenSeg_adder|HEX7_D[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1695500581256 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1695500581498 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695500581498 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25 " "Implemented 25 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1695500581545 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1695500581545 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11 " "Implemented 11 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1695500581545 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1695500581545 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "403 " "Peak virtual memory: 403 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1695500581569 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 23 16:23:01 2023 " "Processing ended: Sat Sep 23 16:23:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1695500581569 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1695500581569 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1695500581569 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1695500581569 ""}
