# VHDL7
A Synchronous Up Counter is a sequential logic circuit where all the flip-flops are triggered simultaneously by the same clock signal. The counter increases its count on each clock pulse, and a 4-bit counter can count from 0000 (0 in decimal) to 1111 (15 in decimal) before rolling back to 0000.
