0.7
2020.2
May 22 2024
18:54:44
/home/nikhil/Nikhil/ElectronicsDev/RISC-V/Vicuna/tests/compiler_test/synth/vicuna_demo/vicuna_demo.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,uvm,,,,,,
/home/nikhil/Nikhil/ElectronicsDev/RISC-V/Vicuna/tests/compiler_test/synth/vproc_config.sv,1749922735,systemVerilog,/home/nikhil/vicuna-build/vicuna/rtl/vproc_core.sv,/home/nikhil/vicuna-build/vicuna/rtl/vproc_core.sv,,vproc_config,,uvm,../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils;../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl,MAIN_CORE_IBEX=,,,,
/home/nikhil/vicuna-build/vicuna/demo/rtl/demo_tb.sv,1749922232,systemVerilog,,,,demo_tb,,uvm,../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils;../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl,MAIN_CORE_IBEX=,,,,
/home/nikhil/vicuna-build/vicuna/demo/rtl/demo_top.sv,1748348542,systemVerilog,,/home/nikhil/vicuna-build/vicuna/ibex/rtl/ibex_pkg.sv,,demo_top;hwreg_iface;uart_iface,,uvm,../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils;../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl,MAIN_CORE_IBEX=,,,,
/home/nikhil/vicuna-build/vicuna/demo/rtl/ram.sv,1748348542,systemVerilog,,/home/nikhil/vicuna-build/vicuna/demo/rtl/uart_rx.sv,,ram32,,uvm,../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils;../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl,MAIN_CORE_IBEX=,,,,
/home/nikhil/vicuna-build/vicuna/demo/rtl/uart_rx.sv,1748348542,systemVerilog,,/home/nikhil/vicuna-build/vicuna/demo/rtl/uart_tx.sv,,uart_rx,,uvm,../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils;../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl,MAIN_CORE_IBEX=,,,,
/home/nikhil/vicuna-build/vicuna/demo/rtl/uart_tx.sv,1748348542,systemVerilog,,/home/nikhil/vicuna-build/vicuna/rtl/vproc_alu.sv,,uart_tx,,uvm,../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils;../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl,MAIN_CORE_IBEX=,,,,
/home/nikhil/vicuna-build/vicuna/ibex/rtl/ibex_alu.sv,1748348595,systemVerilog,,/home/nikhil/vicuna-build/vicuna/ibex/rtl/ibex_branch_predict.sv,,ibex_alu,,uvm,../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils;../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl,MAIN_CORE_IBEX=,,,,
/home/nikhil/vicuna-build/vicuna/ibex/rtl/ibex_branch_predict.sv,1748348595,systemVerilog,,/home/nikhil/vicuna-build/vicuna/ibex/rtl/ibex_compressed_decoder.sv,/home/nikhil/vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_assert.sv,ibex_branch_predict,,uvm,../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils;../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl,MAIN_CORE_IBEX=,,,,
/home/nikhil/vicuna-build/vicuna/ibex/rtl/ibex_compressed_decoder.sv,1748348595,systemVerilog,,/home/nikhil/vicuna-build/vicuna/ibex/rtl/ibex_controller.sv,/home/nikhil/vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_assert.sv,ibex_compressed_decoder,,uvm,../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils;../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl,MAIN_CORE_IBEX=,,,,
/home/nikhil/vicuna-build/vicuna/ibex/rtl/ibex_controller.sv,1748348595,systemVerilog,,/home/nikhil/vicuna-build/vicuna/ibex/rtl/ibex_core.sv,/home/nikhil/vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_assert.sv;/home/nikhil/vicuna-build/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils/dv_fcov_macros.svh,ibex_controller,,uvm,../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils;../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl,MAIN_CORE_IBEX=,,,,
/home/nikhil/vicuna-build/vicuna/ibex/rtl/ibex_core.sv,1748348595,systemVerilog,,/home/nikhil/vicuna-build/vicuna/ibex/rtl/ibex_counter.sv,/home/nikhil/vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_assert.sv,ibex_core,,uvm,../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils;../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl,MAIN_CORE_IBEX=,,,,
/home/nikhil/vicuna-build/vicuna/ibex/rtl/ibex_counter.sv,1748348595,systemVerilog,,/home/nikhil/vicuna-build/vicuna/ibex/rtl/ibex_cs_registers.sv,,ibex_counter,,uvm,../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils;../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl,MAIN_CORE_IBEX=,,,,
/home/nikhil/vicuna-build/vicuna/ibex/rtl/ibex_cs_registers.sv,1748348595,systemVerilog,,/home/nikhil/vicuna-build/vicuna/ibex/rtl/ibex_csr.sv,/home/nikhil/vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_assert.sv,ibex_cs_registers,,uvm,../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils;../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl,MAIN_CORE_IBEX=,,,,
/home/nikhil/vicuna-build/vicuna/ibex/rtl/ibex_csr.sv,1748348595,systemVerilog,,/home/nikhil/vicuna-build/vicuna/ibex/rtl/ibex_decoder.sv,/home/nikhil/vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_assert.sv,ibex_csr,,uvm,../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils;../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl,MAIN_CORE_IBEX=,,,,
/home/nikhil/vicuna-build/vicuna/ibex/rtl/ibex_decoder.sv,1748348595,systemVerilog,,/home/nikhil/vicuna-build/vicuna/ibex/rtl/ibex_dummy_instr.sv,/home/nikhil/vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_assert.sv,ibex_decoder,,uvm,../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils;../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl,MAIN_CORE_IBEX=,,,,
/home/nikhil/vicuna-build/vicuna/ibex/rtl/ibex_dummy_instr.sv,1748348595,systemVerilog,,/home/nikhil/vicuna-build/vicuna/ibex/rtl/ibex_ex_block.sv,,ibex_dummy_instr,,uvm,../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils;../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl,MAIN_CORE_IBEX=,,,,
/home/nikhil/vicuna-build/vicuna/ibex/rtl/ibex_ex_block.sv,1748348595,systemVerilog,,/home/nikhil/vicuna-build/vicuna/ibex/rtl/ibex_fetch_fifo.sv,,ibex_ex_block,,uvm,../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils;../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl,MAIN_CORE_IBEX=,,,,
/home/nikhil/vicuna-build/vicuna/ibex/rtl/ibex_fetch_fifo.sv,1748348595,systemVerilog,,/home/nikhil/vicuna-build/vicuna/ibex/rtl/ibex_icache.sv,/home/nikhil/vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_assert.sv,ibex_fetch_fifo,,uvm,../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils;../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl,MAIN_CORE_IBEX=,,,,
/home/nikhil/vicuna-build/vicuna/ibex/rtl/ibex_icache.sv,1748348595,systemVerilog,,/home/nikhil/vicuna-build/vicuna/ibex/rtl/ibex_id_stage.sv,/home/nikhil/vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_assert.sv,ibex_icache,,uvm,../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils;../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl,MAIN_CORE_IBEX=,,,,
/home/nikhil/vicuna-build/vicuna/ibex/rtl/ibex_id_stage.sv,1748348595,systemVerilog,,/home/nikhil/vicuna-build/vicuna/ibex/rtl/ibex_if_stage.sv,/home/nikhil/vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_assert.sv;/home/nikhil/vicuna-build/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils/dv_fcov_macros.svh,ibex_id_stage,,uvm,../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils;../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl,MAIN_CORE_IBEX=,,,,
/home/nikhil/vicuna-build/vicuna/ibex/rtl/ibex_if_stage.sv,1748348595,systemVerilog,,/home/nikhil/vicuna-build/vicuna/ibex/rtl/ibex_load_store_unit.sv,/home/nikhil/vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_assert.sv,ibex_if_stage,,uvm,../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils;../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl,MAIN_CORE_IBEX=,,,,
/home/nikhil/vicuna-build/vicuna/ibex/rtl/ibex_load_store_unit.sv,1748348595,systemVerilog,,/home/nikhil/vicuna-build/vicuna/ibex/rtl/ibex_lockstep.sv,/home/nikhil/vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_assert.sv;/home/nikhil/vicuna-build/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils/dv_fcov_macros.svh,ibex_load_store_unit,,uvm,../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils;../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl,MAIN_CORE_IBEX=,,,,
/home/nikhil/vicuna-build/vicuna/ibex/rtl/ibex_lockstep.sv,1748348595,systemVerilog,,/home/nikhil/vicuna-build/vicuna/ibex/rtl/ibex_multdiv_fast.sv,,ibex_lockstep,,uvm,../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils;../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl,MAIN_CORE_IBEX=,,,,
/home/nikhil/vicuna-build/vicuna/ibex/rtl/ibex_multdiv_fast.sv,1748348595,systemVerilog,,/home/nikhil/vicuna-build/vicuna/ibex/rtl/ibex_multdiv_slow.sv,/home/nikhil/vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_assert.sv,ibex_multdiv_fast,,uvm,../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils;../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl,MAIN_CORE_IBEX=,,,,
/home/nikhil/vicuna-build/vicuna/ibex/rtl/ibex_multdiv_slow.sv,1748348595,systemVerilog,,/home/nikhil/vicuna-build/vicuna/ibex/rtl/ibex_pmp.sv,/home/nikhil/vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_assert.sv,ibex_multdiv_slow,,uvm,../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils;../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl,MAIN_CORE_IBEX=,,,,
/home/nikhil/vicuna-build/vicuna/ibex/rtl/ibex_pkg.sv,1748348595,systemVerilog,/home/nikhil/vicuna-build/vicuna/ibex/rtl/ibex_alu.sv;/home/nikhil/vicuna-build/vicuna/ibex/rtl/ibex_branch_predict.sv;/home/nikhil/vicuna-build/vicuna/ibex/rtl/ibex_compressed_decoder.sv;/home/nikhil/vicuna-build/vicuna/ibex/rtl/ibex_controller.sv;/home/nikhil/vicuna-build/vicuna/ibex/rtl/ibex_core.sv;/home/nikhil/vicuna-build/vicuna/ibex/rtl/ibex_cs_registers.sv;/home/nikhil/vicuna-build/vicuna/ibex/rtl/ibex_decoder.sv;/home/nikhil/vicuna-build/vicuna/ibex/rtl/ibex_ex_block.sv;/home/nikhil/vicuna-build/vicuna/ibex/rtl/ibex_icache.sv;/home/nikhil/vicuna-build/vicuna/ibex/rtl/ibex_id_stage.sv;/home/nikhil/vicuna-build/vicuna/ibex/rtl/ibex_if_stage.sv;/home/nikhil/vicuna-build/vicuna/ibex/rtl/ibex_lockstep.sv;/home/nikhil/vicuna-build/vicuna/ibex/rtl/ibex_multdiv_fast.sv;/home/nikhil/vicuna-build/vicuna/ibex/rtl/ibex_multdiv_slow.sv;/home/nikhil/vicuna-build/vicuna/ibex/rtl/ibex_pmp.sv;/home/nikhil/vicuna-build/vicuna/ibex/rtl/ibex_top.sv;/home/nikhil/vicuna-build/vicuna/ibex/rtl/ibex_wb_stage.sv;/home/nikhil/vicuna-build/vicuna/rtl/vproc_top.sv,/home/nikhil/vicuna-build/vicuna/ibex/rtl/ibex_alu.sv,,ibex_pkg,,uvm,../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils;../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl,MAIN_CORE_IBEX=,,,,
/home/nikhil/vicuna-build/vicuna/ibex/rtl/ibex_pmp.sv,1748348595,systemVerilog,,/home/nikhil/vicuna-build/vicuna/ibex/rtl/ibex_prefetch_buffer.sv,,ibex_pmp,,uvm,../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils;../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl,MAIN_CORE_IBEX=,,,,
/home/nikhil/vicuna-build/vicuna/ibex/rtl/ibex_prefetch_buffer.sv,1748348595,systemVerilog,,/home/nikhil/vicuna-build/vicuna/ibex/rtl/ibex_register_file_ff.sv,,ibex_prefetch_buffer,,uvm,../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils;../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl,MAIN_CORE_IBEX=,,,,
/home/nikhil/vicuna-build/vicuna/ibex/rtl/ibex_register_file_ff.sv,1748348595,systemVerilog,,/home/nikhil/vicuna-build/vicuna/ibex/rtl/ibex_register_file_fpga.sv,,ibex_register_file_ff,,uvm,../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils;../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl,MAIN_CORE_IBEX=,,,,
/home/nikhil/vicuna-build/vicuna/ibex/rtl/ibex_register_file_fpga.sv,1748348595,systemVerilog,,/home/nikhil/vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_ram_1p_pkg.sv,,ibex_register_file_fpga,,uvm,../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils;../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl,MAIN_CORE_IBEX=,,,,
/home/nikhil/vicuna-build/vicuna/ibex/rtl/ibex_top.sv,1748348595,systemVerilog,,/home/nikhil/vicuna-build/vicuna/ibex/rtl/ibex_wb_stage.sv,/home/nikhil/vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_assert.sv,ibex_top,,uvm,../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils;../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl,MAIN_CORE_IBEX=,,,,
/home/nikhil/vicuna-build/vicuna/ibex/rtl/ibex_wb_stage.sv,1748348595,systemVerilog,,/home/nikhil/vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_lfsr.sv,/home/nikhil/vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_assert.sv;/home/nikhil/vicuna-build/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils/dv_fcov_macros.svh,ibex_wb_stage,,uvm,../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils;../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl,MAIN_CORE_IBEX=,,,,
/home/nikhil/vicuna-build/vicuna/ibex/syn/rtl/prim_clock_gating.v,1748348595,verilog,,,,prim_clock_gating,,uvm,../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils;../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl,MAIN_CORE_IBEX=,,,,
/home/nikhil/vicuna-build/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils/dv_fcov_macros.svh,1748348595,verilog,,,,,,,,,,,,
/home/nikhil/vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_assert.sv,1748348595,verilog,,,/home/nikhil/vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_assert_standard_macros.svh,,,,,,,,,
/home/nikhil/vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_assert_standard_macros.svh,1748348595,verilog,,,,,,,,,,,,
/home/nikhil/vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_lfsr.sv,1748348595,systemVerilog,,/home/nikhil/vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_secded_28_22_dec.sv,/home/nikhil/vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_assert.sv,prim_lfsr,,uvm,../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils;../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl,MAIN_CORE_IBEX=,,,,
/home/nikhil/vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_ram_1p_pkg.sv,1748348595,systemVerilog,/home/nikhil/vicuna-build/vicuna/ibex/rtl/ibex_top.sv;/home/nikhil/vicuna-build/vicuna/rtl/vproc_top.sv,/home/nikhil/vicuna-build/vicuna/ibex/rtl/ibex_top.sv,,prim_ram_1p_pkg,,uvm,../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils;../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl,MAIN_CORE_IBEX=,,,,
/home/nikhil/vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_secded_28_22_dec.sv,1748348595,systemVerilog,,/home/nikhil/vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_secded_28_22_enc.sv,,prim_secded_28_22_dec,,uvm,../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils;../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl,MAIN_CORE_IBEX=,,,,
/home/nikhil/vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_secded_28_22_enc.sv,1748348595,systemVerilog,,/home/nikhil/vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_secded_39_32_dec.sv,,prim_secded_28_22_enc,,uvm,../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils;../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl,MAIN_CORE_IBEX=,,,,
/home/nikhil/vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_secded_39_32_dec.sv,1748348595,systemVerilog,,/home/nikhil/vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_secded_39_32_enc.sv,,prim_secded_39_32_dec,,uvm,../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils;../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl,MAIN_CORE_IBEX=,,,,
/home/nikhil/vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl/prim_secded_39_32_enc.sv,1748348595,systemVerilog,,/home/nikhil/vicuna-build/vicuna/demo/rtl/ram.sv,,prim_secded_39_32_enc,,uvm,../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils;../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl,MAIN_CORE_IBEX=,,,,
/home/nikhil/vicuna-build/vicuna/rtl/vproc_alu.sv,1748348542,systemVerilog,,/home/nikhil/vicuna-build/vicuna/rtl/vproc_cache.sv,,vproc_alu,,uvm,../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils;../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl,MAIN_CORE_IBEX=,,,,
/home/nikhil/vicuna-build/vicuna/rtl/vproc_cache.sv,1748348542,systemVerilog,,/home/nikhil/Nikhil/ElectronicsDev/RISC-V/Vicuna/tests/compiler_test/synth/vproc_config.sv,,vproc_cache;vproc_cache_way,,uvm,../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils;../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl,MAIN_CORE_IBEX=,,,,
/home/nikhil/vicuna-build/vicuna/rtl/vproc_core.sv,1748348542,systemVerilog,,/home/nikhil/vicuna-build/vicuna/rtl/vproc_decoder.sv,,vproc_core,,uvm,../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils;../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl,MAIN_CORE_IBEX=,,,,
/home/nikhil/vicuna-build/vicuna/rtl/vproc_decoder.sv,1748348542,systemVerilog,,/home/nikhil/vicuna-build/vicuna/rtl/vproc_dispatcher.sv,,vproc_decoder,,uvm,../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils;../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl,MAIN_CORE_IBEX=,,,,
/home/nikhil/vicuna-build/vicuna/rtl/vproc_dispatcher.sv,1748348542,systemVerilog,,/home/nikhil/vicuna-build/vicuna/rtl/vproc_elem.sv,,vproc_dispatcher,,uvm,../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils;../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl,MAIN_CORE_IBEX=,,,,
/home/nikhil/vicuna-build/vicuna/rtl/vproc_elem.sv,1748348542,systemVerilog,,/home/nikhil/vicuna-build/vicuna/rtl/vproc_lsu.sv,,vproc_elem,,uvm,../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils;../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl,MAIN_CORE_IBEX=,,,,
/home/nikhil/vicuna-build/vicuna/rtl/vproc_lsu.sv,1748348542,systemVerilog,,/home/nikhil/vicuna-build/vicuna/rtl/vproc_mul.sv,,vproc_lsu,,uvm,../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils;../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl,MAIN_CORE_IBEX=,,,,
/home/nikhil/vicuna-build/vicuna/rtl/vproc_mul.sv,1748348542,systemVerilog,,/home/nikhil/vicuna-build/vicuna/rtl/vproc_mul_block.sv,,vproc_mul,,uvm,../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils;../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl,MAIN_CORE_IBEX=,,,,
/home/nikhil/vicuna-build/vicuna/rtl/vproc_mul_block.sv,1748348542,systemVerilog,,/home/nikhil/vicuna-build/vicuna/rtl/vproc_pending_wr.sv,,vproc_mul_block,,uvm,../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils;../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl,MAIN_CORE_IBEX=,,,,
/home/nikhil/vicuna-build/vicuna/rtl/vproc_pending_wr.sv,1748348542,systemVerilog,,/home/nikhil/vicuna-build/vicuna/rtl/vproc_pipeline.sv,,vproc_pending_wr,,uvm,../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils;../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl,MAIN_CORE_IBEX=,,,,
/home/nikhil/vicuna-build/vicuna/rtl/vproc_pipeline.sv,1748348542,systemVerilog,,/home/nikhil/vicuna-build/vicuna/rtl/vproc_pipeline_wrapper.sv,,vproc_pipeline,,uvm,../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils;../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl,MAIN_CORE_IBEX=,,,,
/home/nikhil/vicuna-build/vicuna/rtl/vproc_pipeline_wrapper.sv,1748348542,systemVerilog,,/home/nikhil/vicuna-build/vicuna/rtl/vproc_queue.sv,,vproc_pipeline_wrapper,,uvm,../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils;../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl,MAIN_CORE_IBEX=,,,,
/home/nikhil/vicuna-build/vicuna/rtl/vproc_pkg.sv,1748348542,systemVerilog,/home/nikhil/Nikhil/ElectronicsDev/RISC-V/Vicuna/tests/compiler_test/synth/vproc_config.sv;/home/nikhil/vicuna-build/vicuna/demo/rtl/demo_top.sv;/home/nikhil/vicuna-build/vicuna/rtl/vproc_alu.sv;/home/nikhil/vicuna-build/vicuna/rtl/vproc_core.sv;/home/nikhil/vicuna-build/vicuna/rtl/vproc_decoder.sv;/home/nikhil/vicuna-build/vicuna/rtl/vproc_dispatcher.sv;/home/nikhil/vicuna-build/vicuna/rtl/vproc_elem.sv;/home/nikhil/vicuna-build/vicuna/rtl/vproc_lsu.sv;/home/nikhil/vicuna-build/vicuna/rtl/vproc_mul.sv;/home/nikhil/vicuna-build/vicuna/rtl/vproc_mul_block.sv;/home/nikhil/vicuna-build/vicuna/rtl/vproc_pending_wr.sv;/home/nikhil/vicuna-build/vicuna/rtl/vproc_pipeline.sv;/home/nikhil/vicuna-build/vicuna/rtl/vproc_pipeline_wrapper.sv;/home/nikhil/vicuna-build/vicuna/rtl/vproc_sld.sv;/home/nikhil/vicuna-build/vicuna/rtl/vproc_top.sv;/home/nikhil/vicuna-build/vicuna/rtl/vproc_unit_mux.sv;/home/nikhil/vicuna-build/vicuna/rtl/vproc_unit_wrapper.sv;/home/nikhil/vicuna-build/vicuna/rtl/vproc_vreg_wr_mux.sv;/home/nikhil/vicuna-build/vicuna/rtl/vproc_vregfile.sv;/home/nikhil/vicuna-build/vicuna/rtl/vproc_vregpack.sv;/home/nikhil/vicuna-build/vicuna/rtl/vproc_vregunpack.sv,/home/nikhil/vicuna-build/vicuna/demo/rtl/demo_top.sv,,vproc_pkg,,uvm,../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils;../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl,MAIN_CORE_IBEX=,,,,
/home/nikhil/vicuna-build/vicuna/rtl/vproc_queue.sv,1748348542,systemVerilog,,/home/nikhil/vicuna-build/vicuna/rtl/vproc_result.sv,,vproc_queue,,uvm,../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils;../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl,MAIN_CORE_IBEX=,,,,
/home/nikhil/vicuna-build/vicuna/rtl/vproc_result.sv,1748348542,systemVerilog,,/home/nikhil/vicuna-build/vicuna/rtl/vproc_sld.sv,,vproc_result,,uvm,../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils;../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl,MAIN_CORE_IBEX=,,,,
/home/nikhil/vicuna-build/vicuna/rtl/vproc_sld.sv,1748348542,systemVerilog,,/home/nikhil/vicuna-build/vicuna/rtl/vproc_top.sv,,vproc_sld,,uvm,../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils;../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl,MAIN_CORE_IBEX=,,,,
/home/nikhil/vicuna-build/vicuna/rtl/vproc_top.sv,1748348542,systemVerilog,,/home/nikhil/vicuna-build/vicuna/rtl/vproc_unit_mux.sv,,vproc_top,,uvm,../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils;../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl,MAIN_CORE_IBEX=,,,,
/home/nikhil/vicuna-build/vicuna/rtl/vproc_unit_mux.sv,1748348542,systemVerilog,,/home/nikhil/vicuna-build/vicuna/rtl/vproc_unit_wrapper.sv,,vproc_unit_mux,,uvm,../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils;../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl,MAIN_CORE_IBEX=,,,,
/home/nikhil/vicuna-build/vicuna/rtl/vproc_unit_wrapper.sv,1748348542,systemVerilog,,/home/nikhil/vicuna-build/vicuna/rtl/vproc_vreg_wr_mux.sv,,vproc_unit_wrapper,,uvm,../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils;../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl,MAIN_CORE_IBEX=,,,,
/home/nikhil/vicuna-build/vicuna/rtl/vproc_vreg_wr_mux.sv,1748348542,systemVerilog,,/home/nikhil/vicuna-build/vicuna/rtl/vproc_vregfile.sv,,vproc_vreg_wr_mux,,uvm,../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils;../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl,MAIN_CORE_IBEX=,,,,
/home/nikhil/vicuna-build/vicuna/rtl/vproc_vregfile.sv,1748348542,systemVerilog,,/home/nikhil/vicuna-build/vicuna/rtl/vproc_vregpack.sv,,vproc_vregfile,,uvm,../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils;../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl,MAIN_CORE_IBEX=,,,,
/home/nikhil/vicuna-build/vicuna/rtl/vproc_vregpack.sv,1748348542,systemVerilog,,/home/nikhil/vicuna-build/vicuna/rtl/vproc_vregunpack.sv,,vproc_vregpack,,uvm,../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils;../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl,MAIN_CORE_IBEX=,,,,
/home/nikhil/vicuna-build/vicuna/rtl/vproc_vregunpack.sv,1748348542,systemVerilog,,/home/nikhil/vicuna-build/vicuna/rtl/vproc_xif.sv,,vproc_vregunpack,,uvm,../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils;../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl,MAIN_CORE_IBEX=,,,,
/home/nikhil/vicuna-build/vicuna/rtl/vproc_xif.sv,1749728066,systemVerilog,,/home/nikhil/vicuna-build/vicuna/demo/rtl/demo_tb.sv,,vproc_xif,,uvm,../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils;../../../../../../../../../../../../vicuna-build/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl,MAIN_CORE_IBEX=,,,,
