
---------- Begin Simulation Statistics ----------
final_tick                               2058386608500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  80535                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702516                       # Number of bytes of host memory used
host_op_rate                                    80795                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 29239.09                       # Real time elapsed on the host
host_tick_rate                               70398456                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2354775300                       # Number of instructions simulated
sim_ops                                    2362384195                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.058387                       # Number of seconds simulated
sim_ticks                                2058386608500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.452185                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              312657183                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           353475930                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         47132279                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        462207787                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          39572814                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       40258128                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          685314                       # Number of indirect misses.
system.cpu0.branchPred.lookups              595286376                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3960594                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801858                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         25659284                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 555012308                       # Number of branches committed
system.cpu0.commit.bw_lim_events             58794739                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419456                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      127223394                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2224717774                       # Number of instructions committed
system.cpu0.commit.committedOps            2228524915                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3733040299                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.596973                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.343846                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2649030612     70.96%     70.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    639361872     17.13%     88.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    162567053      4.35%     92.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    147505523      3.95%     96.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     46316773      1.24%     97.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     15886965      0.43%     98.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      8584795      0.23%     98.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4991967      0.13%     98.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     58794739      1.57%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3733040299                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44161214                       # Number of function calls committed.
system.cpu0.commit.int_insts               2150820810                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691531619                       # Number of loads committed
system.cpu0.commit.membars                    7608873                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608879      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238716719     55.58%     55.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18318071      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695333469     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264746316     11.88%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2228524915                       # Class of committed instruction
system.cpu0.commit.refs                     960079813                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2224717774                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228524915                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.847108                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.847108                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            667097618                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred             21486472                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           306164267                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2412442607                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1397908732                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1668418606                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              25674952                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             27469008                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             10696106                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  595286376                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                420827839                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2372371356                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes             14288063                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          136                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2465036813                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  70                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          350                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               94296006                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.144863                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1350276099                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         352229997                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.599869                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3769796014                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.654901                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.905019                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2025591157     53.73%     53.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1298065039     34.43%     88.17% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               234906915      6.23%     94.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               167463692      4.44%     98.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                32795119      0.87%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6063549      0.16%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1103841      0.03%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     455      0.00%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 3806247      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3769796014                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      339499054                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            25880467                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               566996046                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.567496                       # Inst execution rate
system.cpu0.iew.exec_refs                  1032351490                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 275828920                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              560821246                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            757770172                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3810839                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         14402462                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           277861394                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2355707769                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            756522570                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         21269860                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2332009706                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               3646550                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              6033062                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              25674952                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             13851655                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       192072                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        36478011                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses       158854                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        16451                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8156891                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     66238553                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9313200                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         16451                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1988862                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      23891605                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1038271594                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2309354497                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.841583                       # average fanout of values written-back
system.cpu0.iew.wb_producers                873791839                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.561983                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2309495472                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2845416508                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1483293476                       # number of integer regfile writes
system.cpu0.ipc                              0.541387                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.541387                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611802      0.32%      0.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1282959006     54.52%     54.84% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18650346      0.79%     55.63% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802427      0.16%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.80% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           767433407     32.61%     88.41% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          272822526     11.59%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2353279566                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     56                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                108                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                90                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4475581                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001902                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 724745     16.19%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    16      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3277704     73.24%     89.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               473112     10.57%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2350143289                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8481097261                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2309354446                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2482905744                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2344287808                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2353279566                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11419961                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      127182851                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           266642                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           505                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     40030889                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3769796014                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.624246                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.847719                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2118973413     56.21%     56.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1122218194     29.77%     85.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          380273792     10.09%     96.07% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          129118460      3.43%     99.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           15929723      0.42%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1215016      0.03%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1390093      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             394706      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             282617      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3769796014                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.572672                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         35256854                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         7280417                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           757770172                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          277861394                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2891                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      4109295068                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7478206                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              603417416                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421278423                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              25349189                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1426570989                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              15126454                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                66735                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2919357685                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2396484840                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1556842517                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1648263600                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              24456682                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              25674952                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             65632205                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               135564090                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2919357641                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        236852                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8837                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 52531049                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8831                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6029956754                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4748299759                       # The number of ROB writes
system.cpu0.timesIdled                       40926777                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2858                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.614846                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               17598434                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            18798764                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1788978                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         31732561                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            923357                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         933370                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           10013                       # Number of indirect misses.
system.cpu1.branchPred.lookups               34954940                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        47771                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801578                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1382950                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29515267                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2909482                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405401                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       12988089                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130057526                       # Number of instructions committed
system.cpu1.commit.committedOps             133859280                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    680607817                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.196676                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.863945                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    624267513     91.72%     91.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     28005362      4.11%     95.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9667660      1.42%     97.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8911792      1.31%     98.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2073759      0.30%     98.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       869188      0.13%     99.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3455037      0.51%     99.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       448024      0.07%     99.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2909482      0.43%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    680607817                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1456885                       # Number of function calls committed.
system.cpu1.commit.int_insts                125263509                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36888359                       # Number of loads committed
system.cpu1.commit.membars                    7603276                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603276      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77444806     57.86%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40689937     30.40%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8121117      6.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        133859280                       # Class of committed instruction
system.cpu1.commit.refs                      48811066                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130057526                       # Number of Instructions Simulated
system.cpu1.committedOps                    133859280                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.269511                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.269511                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            598269247                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               422896                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            16904577                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             152407766                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                23081358                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 51875208                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1384191                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1180532                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8589220                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   34954940                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 22873450                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    656609256                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               350081                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     153918862                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3580438                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.051004                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          24799748                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          18521791                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.224588                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         683199224                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.230857                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.674812                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               586911475     85.91%     85.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                57686803      8.44%     94.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                23096296      3.38%     97.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10618643      1.55%     99.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3306913      0.48%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  717369      0.11%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  861220      0.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     495      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           683199224                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        2140324                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1482956                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31307216                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.208647                       # Inst execution rate
system.cpu1.iew.exec_refs                    51827780                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12362152                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              515749504                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             39923752                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802301                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1476697                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12763612                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          146833280                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             39465628                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1282418                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            142993888                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2808092                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4015203                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1384191                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             11591354                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        53505                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1110972                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        41298                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1514                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         3552                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3035393                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       840905                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1514                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       499000                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        983956                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 81448778                       # num instructions consuming a value
system.cpu1.iew.wb_count                    141980575                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.845903                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 68897784                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.207168                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     142033702                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               177721646                       # number of integer regfile reads
system.cpu1.int_regfile_writes               95332776                       # number of integer regfile writes
system.cpu1.ipc                              0.189771                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.189771                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603377      5.27%      5.27% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             84494302     58.56%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.83% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            43565516     30.20%     94.03% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8612963      5.97%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             144276306                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4013734                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.027820                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 588626     14.67%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     14.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3067557     76.43%     91.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               357547      8.91%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             140686647                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         976025502                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    141980563                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        159808496                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 135427514                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                144276306                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405766                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       12973999                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           259960                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           365                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5511986                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    683199224                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.211178                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.664266                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          593072408     86.81%     86.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           59161198      8.66%     95.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18117803      2.65%     98.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6149188      0.90%     99.02% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            4858937      0.71%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             602774      0.09%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             836930      0.12%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             239148      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             160838      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      683199224                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.210518                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         23728267                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2297911                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            39923752                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12763612                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    101                       # number of misc regfile reads
system.cpu1.numCycles                       685339548                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3431414164                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              553527390                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89318835                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              24514632                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                26078016                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4731895                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                39084                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            187791436                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             150338953                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          100914893                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 54551179                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              16501676                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1384191                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             47635860                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                11596058                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       187791424                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         22588                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               643                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 52273696                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           643                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   824545470                       # The number of ROB reads
system.cpu1.rob.rob_writes                  296293890                       # The number of ROB writes
system.cpu1.timesIdled                          55847                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         15595555                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 4703                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            15678768                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                344540                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     20210740                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      40298882                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       749772                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       229316                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     96870911                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      8690142                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    193730574                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        8919458                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2058386608500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           15649613                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5595891                       # Transaction distribution
system.membus.trans_dist::CleanEvict         14492115                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              342                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            257                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4558247                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4558245                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      15649613                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          2417                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     60506740                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               60506740                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1651439936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1651439936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              527                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          20210876                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                20210876    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            20210876                       # Request fanout histogram
system.membus.respLayer1.occupancy       104658111632                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         68153886288                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2058386608500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2058386608500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2058386608500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2058386608500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2058386608500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2058386608500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2058386608500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2058386608500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2058386608500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2058386608500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       747821100                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   774690128.774999                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        46500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1743205500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2054647503000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3739105500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2058386608500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    363242431                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       363242431                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    363242431                       # number of overall hits
system.cpu0.icache.overall_hits::total      363242431                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     57585408                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      57585408                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     57585408                       # number of overall misses
system.cpu0.icache.overall_misses::total     57585408                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 809821949495                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 809821949495                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 809821949495                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 809821949495                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    420827839                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    420827839                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    420827839                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    420827839                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.136838                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.136838                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.136838                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.136838                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 14062.971465                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14062.971465                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 14062.971465                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14062.971465                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3951                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               65                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    60.784615                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     51848461                       # number of writebacks
system.cpu0.icache.writebacks::total         51848461                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      5736914                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      5736914                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      5736914                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      5736914                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     51848494                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     51848494                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     51848494                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     51848494                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 700083626996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 700083626996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 700083626996                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 700083626996                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.123206                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.123206                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.123206                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.123206                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13502.487208                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13502.487208                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13502.487208                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13502.487208                       # average overall mshr miss latency
system.cpu0.icache.replacements              51848461                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    363242431                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      363242431                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     57585408                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     57585408                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 809821949495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 809821949495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    420827839                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    420827839                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.136838                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.136838                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 14062.971465                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14062.971465                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      5736914                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      5736914                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     51848494                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     51848494                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 700083626996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 700083626996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.123206                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.123206                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13502.487208                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13502.487208                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2058386608500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999981                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          415089511                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         51848461                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.005821                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999981                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        893504171                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       893504171                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2058386608500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    919297722                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       919297722                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    919297722                       # number of overall hits
system.cpu0.dcache.overall_hits::total      919297722                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     56548695                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      56548695                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     56548695                       # number of overall misses
system.cpu0.dcache.overall_misses::total     56548695                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1704634270436                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1704634270436                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1704634270436                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1704634270436                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    975846417                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    975846417                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    975846417                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    975846417                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.057948                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.057948                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.057948                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.057948                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 30144.537738                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30144.537738                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 30144.537738                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30144.537738                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     12169815                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1181812                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           217139                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          12644                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    56.046196                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    93.468206                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     41309011                       # number of writebacks
system.cpu0.dcache.writebacks::total         41309011                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     16697036                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     16697036                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     16697036                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     16697036                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     39851659                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     39851659                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     39851659                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     39851659                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 798540801124                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 798540801124                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 798540801124                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 798540801124                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.040838                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.040838                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.040838                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.040838                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 20037.830825                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20037.830825                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 20037.830825                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20037.830825                       # average overall mshr miss latency
system.cpu0.dcache.replacements              41309011                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    666695953                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      666695953                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     44409990                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     44409990                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1111600140500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1111600140500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    711105943                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    711105943                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.062452                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.062452                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 25030.407359                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25030.407359                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      9353089                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      9353089                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     35056901                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     35056901                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 601161507500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 601161507500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.049299                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.049299                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17148.164565                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17148.164565                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    252601769                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     252601769                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     12138705                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     12138705                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 593034129936                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 593034129936                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264740474                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264740474                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.045851                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.045851                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 48854.810290                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 48854.810290                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      7343947                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      7343947                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4794758                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4794758                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 197379293624                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 197379293624                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018111                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018111                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 41165.642484                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 41165.642484                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3243                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3243                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2685                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2685                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     17615000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     17615000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5928                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5928                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.452935                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.452935                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6560.521415                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6560.521415                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2673                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2673                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       860500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       860500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002024                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002024                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 71708.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71708.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5719                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5719                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          142                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          142                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       580500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       580500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5861                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5861                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.024228                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.024228                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4088.028169                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4088.028169                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          142                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          142                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       438500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       438500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.024228                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.024228                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3088.028169                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3088.028169                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2336605                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2336605                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1465253                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1465253                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 127379954000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 127379954000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801858                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801858                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.385404                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.385404                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 86933.760927                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 86933.760927                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1465253                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1465253                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 125914701000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 125914701000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.385404                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.385404                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 85933.760927                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 85933.760927                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2058386608500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.994910                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          962960348                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         41316680                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            23.306818                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           294500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.994910                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999841                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999841                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2000636840                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2000636840                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2058386608500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            50745625                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            37292116                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               51894                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              752843                       # number of demand (read+write) hits
system.l2.demand_hits::total                 88842478                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           50745625                       # number of overall hits
system.l2.overall_hits::.cpu0.data           37292116                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              51894                       # number of overall hits
system.l2.overall_hits::.cpu1.data             752843                       # number of overall hits
system.l2.overall_hits::total                88842478                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           1102864                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           4013554                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             13704                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2881532                       # number of demand (read+write) misses
system.l2.demand_misses::total                8011654                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          1102864                       # number of overall misses
system.l2.overall_misses::.cpu0.data          4013554                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            13704                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2881532                       # number of overall misses
system.l2.overall_misses::total               8011654                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  86378696500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 392499323499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1249943000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 297597480000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     777725442999                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  86378696500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 392499323499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1249943000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 297597480000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    777725442999                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        51848489                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        41305670                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           65598                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3634375                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             96854132                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       51848489                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       41305670                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          65598                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3634375                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            96854132                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.021271                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.097167                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.208909                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.792855                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.082719                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.021271                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.097167                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.208909                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.792855                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.082719                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 78322.165290                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 97793.457743                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91210.084647                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 103277.520430                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97074.267436                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 78322.165290                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 97793.457743                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91210.084647                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 103277.520430                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97074.267436                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                 25                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         1                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs             25                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  11464546                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5595892                       # number of writebacks
system.l2.writebacks::total                   5595892                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            194                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         452846                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            126                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         215377                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              668543                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           194                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        452846                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           126                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        215377                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             668543                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      1102670                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3560708                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        13578                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2666155                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7343111                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      1102670                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3560708                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        13578                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2666155                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     13453460                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         20796571                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  75337931001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 322170682999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1107170500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 252371663007                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 650987447507                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  75337931001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 322170682999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1107170500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 252371663007                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1053281449682                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1704268897189                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.021267                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.086204                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.206988                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.733594                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.075816                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.021267                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.086204                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.206988                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.733594                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.214721                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 68323.189169                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 90479.388649                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81541.500957                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 94657.536042                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88652.813161                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 68323.189169                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 90479.388649                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81541.500957                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 94657.536042                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 78290.748230                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81949.514523                       # average overall mshr miss latency
system.l2.replacements                       28353386                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      9290465                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          9290465                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      9290465                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      9290465                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     87193914                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         87193914                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     87193914                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     87193914                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     13453460                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       13453460                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1053281449682                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1053281449682                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 78290.748230                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 78290.748230                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu1.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    4                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            30                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 56                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       148000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        91000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       239000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           30                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           30                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               60                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.866667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.933333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4933.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         3500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4267.857143                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           30                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           26                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            56                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       602500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       516500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1119000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.866667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.933333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20083.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19865.384615                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19982.142857                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu1.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.714286                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       304000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       304000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.714286                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20266.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20266.666667                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3510043                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           314151                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3824194                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2739224                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2156129                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4895353                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 273646405000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 224424846000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  498071251000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      6249267                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2470280                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8719547                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.438327                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.872828                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.561423                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 99899.243362                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 104086.928936                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101743.684470                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       248604                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       133491                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           382095                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2490620                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2022638                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4513258                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 227255395000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 191764628501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 419020023501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.398546                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.818789                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.517602                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 91244.507392                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 94809.169264                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92842.027533                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      50745625                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         51894                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           50797519                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      1102864                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        13704                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          1116568                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  86378696500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1249943000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  87628639500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     51848489                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        65598                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       51914087                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.021271                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.208909                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.021508                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 78322.165290                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91210.084647                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78480.342890                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          194                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          126                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           320                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      1102670                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        13578                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      1116248                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  75337931001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1107170500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  76445101501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.021267                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.206988                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.021502                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 68323.189169                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81541.500957                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68483.976232                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     33782073                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       438692                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          34220765                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1274330                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       725403                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1999733                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 118852918499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  73172634000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 192025552499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     35056403                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1164095                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      36220498                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.036351                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.623148                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.055210                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 93266.986180                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 100871.700282                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96025.595667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       204242                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        81886                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       286128                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1070088                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       643517                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1713605                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  94915287999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  60607034506                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 155522322505                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.030525                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.552805                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.047310                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88698.581798                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94180.937731                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90757.393043                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           76                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           10                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                86                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         2747                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           93                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2840                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     30925500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      2748000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     33673500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         2823                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          103                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2926                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.973078                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.902913                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.970608                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 11257.917728                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 29548.387097                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 11856.866197                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          401                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           38                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          439                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         2346                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           55                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         2401                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     46392485                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1093999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     47486484                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.831031                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.533981                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.820574                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19775.142796                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19890.890909                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19777.794252                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2058386608500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2058386608500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999969                       # Cycle average of tags in use
system.l2.tags.total_refs                   205534668                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  28353895                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.248904                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.091077                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.859602                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.478147                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.013281                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.228177                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    24.329686                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.423298                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.060306                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.132471                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000208                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.003565                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.380151                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            59                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.921875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.078125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1575086111                       # Number of tag accesses
system.l2.tags.data_accesses               1575086111                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2058386608500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      70570944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     229512960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        868992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     172083072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    820266944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1293302912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     70570944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       868992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      71439936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    358137024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       358137024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        1102671                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3586140                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          13578                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2688798                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     12816671                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            20207858                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5595891                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5595891                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         34284591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        111501386                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           422171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         83600948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    398499942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             628309039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     34284591                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       422171                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         34706763                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      173989193                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            173989193                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      173989193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        34284591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       111501386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          422171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        83600948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    398499942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            802298232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5484973.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   1102671.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3445855.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     13578.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2603678.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  12787098.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.015677126251                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       337361                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       337362                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            38449808                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5164180                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    20207858                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5595891                       # Number of write requests accepted
system.mem_ctrls.readBursts                  20207858                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5595891                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 254978                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                110918                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            944155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            959180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1162569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1790255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1318494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1797777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1288809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1205698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1162960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1178805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1339117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           998262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1016080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1708139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           968367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1114213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            288432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            293415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            334011                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            329559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            412849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            391880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            408388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            384229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            367507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            378261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           356918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           324610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           308266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           317208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           297605                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           291813                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.84                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 621342006272                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                99764400000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            995458506272                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31140.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49890.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 15277363                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2956426                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.57                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.90                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              20207858                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5595891                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4492507                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4256236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 4304348                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2393698                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1968863                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1416835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  419109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  308254                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  215462                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   73610                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  47576                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  29519                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  12922                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   7749                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   3762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1922                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    366                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  31064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  34031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 128938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 254006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 330270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 358237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 362476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 360433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 360569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 362424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 367052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 380829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 364750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 359518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 350937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 344921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 343790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 348872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  12781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7204033                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    225.987096                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   165.781696                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   214.503809                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2095179     29.08%     29.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3347993     46.47%     75.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       685552      9.52%     85.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       451667      6.27%     91.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       157242      2.18%     93.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        75123      1.04%     94.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        66772      0.93%     95.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        52337      0.73%     96.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       272168      3.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7204033                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       337362                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      59.143828                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    458.904215                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       337358    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-16383            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::253952-262143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        337362                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       337361                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.258355                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.241563                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.774683                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           298849     88.58%     88.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4018      1.19%     89.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            24693      7.32%     97.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             6684      1.98%     99.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2266      0.67%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              570      0.17%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              205      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               55      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               17      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        337361                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1276984320                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                16318592                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               351036864                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1293302912                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            358137024                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       620.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       170.54                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    628.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    173.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2058386600500                       # Total gap between requests
system.mem_ctrls.avgGap                      79770.83                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     70570944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    220534720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       868992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    166635392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    818374272                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    351036864                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 34284591.489558361471                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 107139601.029910206795                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 422171.421253686189                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 80954370.433565706015                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 397580448.988817811012                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 170539811.399088770151                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      1102671                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3586140                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        13578                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2688798                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     12816671                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5595891                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  30001050470                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 174801883794                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    535158650                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 141454412230                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 648666001128                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 49056713660240                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     27207.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     48743.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39413.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     52608.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     50611.11                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8766559.90                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          24854811240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          13210626495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         67729633020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13792195260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     162486845040.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     422496127320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     434634245280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1139204483655                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        553.445344                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1125052737846                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  68733860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 864600010654                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          26582048640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          14128671150                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         74733930180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14839222860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     162486845040.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     602904354660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     282711527520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1178386600050                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        572.480697                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 728300568777                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  68733860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1261352179723                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                165                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           83                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    20667312626.506023                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   97399380564.722015                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           78     93.98%     93.98% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.20%     95.18% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.20%     96.39% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.20%     97.59% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4e+11-4.5e+11            1      1.20%     98.80% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7e+11-7.5e+11            1      1.20%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       104000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 741322545000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             83                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   342999660500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1715386948000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2058386608500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     22801384                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        22801384                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     22801384                       # number of overall hits
system.cpu1.icache.overall_hits::total       22801384                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        72066                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         72066                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        72066                       # number of overall misses
system.cpu1.icache.overall_misses::total        72066                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2106723500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2106723500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2106723500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2106723500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     22873450                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     22873450                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     22873450                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     22873450                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003151                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003151                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003151                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003151                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 29233.251464                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 29233.251464                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 29233.251464                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 29233.251464                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          218                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    72.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        65566                       # number of writebacks
system.cpu1.icache.writebacks::total            65566                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         6468                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         6468                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         6468                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         6468                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        65598                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        65598                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        65598                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        65598                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1931496000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1931496000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1931496000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1931496000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002868                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002868                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002868                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002868                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 29444.434282                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 29444.434282                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 29444.434282                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 29444.434282                       # average overall mshr miss latency
system.cpu1.icache.replacements                 65566                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     22801384                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       22801384                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        72066                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        72066                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2106723500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2106723500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     22873450                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     22873450                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003151                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003151                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 29233.251464                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 29233.251464                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         6468                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         6468                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        65598                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        65598                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1931496000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1931496000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002868                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002868                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 29444.434282                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 29444.434282                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2058386608500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.994851                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           22523722                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            65566                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           343.527469                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        329942000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.994851                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999839                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999839                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         45812498                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        45812498                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2058386608500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     38046878                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        38046878                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     38046878                       # number of overall hits
system.cpu1.dcache.overall_hits::total       38046878                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8231256                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8231256                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8231256                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8231256                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 709452313597                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 709452313597                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 709452313597                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 709452313597                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46278134                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46278134                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46278134                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46278134                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.177865                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.177865                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.177865                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.177865                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 86190.043609                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 86190.043609                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 86190.043609                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 86190.043609                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      3590834                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       756950                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            53016                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           7602                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    67.731138                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    99.572481                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3633964                       # number of writebacks
system.cpu1.dcache.writebacks::total          3633964                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      5935460                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      5935460                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      5935460                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      5935460                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2295796                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2295796                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2295796                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2295796                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 193230034521                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 193230034521                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 193230034521                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 193230034521                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.049609                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.049609                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.049609                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.049609                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 84166.900945                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 84166.900945                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 84166.900945                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 84166.900945                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3633964                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33243402                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33243402                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4914049                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4914049                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 348847922500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 348847922500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38157451                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38157451                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.128783                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.128783                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 70989.915343                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 70989.915343                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3749727                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3749727                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1164322                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1164322                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  80423986000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  80423986000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030514                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030514                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 69073.663471                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 69073.663471                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4803476                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4803476                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3317207                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3317207                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 360604391097                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 360604391097                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8120683                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8120683                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.408489                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.408489                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 108707.232047                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 108707.232047                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2185733                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2185733                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1131474                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1131474                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 112806048521                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 112806048521                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.139332                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.139332                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 99698.312574                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 99698.312574                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          311                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          311                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          156                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          156                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7446500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7446500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          467                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          467                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.334047                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.334047                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 47733.974359                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 47733.974359                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          110                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          110                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3203500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3203500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.098501                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.098501                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 69641.304348                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69641.304348                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          325                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          325                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          121                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          121                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       966500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       966500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          446                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          446                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.271300                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.271300                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7987.603306                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7987.603306                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          121                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          121                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       845500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       845500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.271300                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.271300                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6987.603306                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6987.603306                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2455124                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2455124                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1346454                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1346454                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 121168994500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 121168994500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801578                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801578                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.354183                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.354183                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 89991.187593                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 89991.187593                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1346454                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1346454                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 119822540500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 119822540500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.354183                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.354183                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 88991.187593                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 88991.187593                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2058386608500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.143197                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           44142770                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3642140                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.120009                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        329953500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.143197                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.910725                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.910725                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        103803416                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       103803416                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2058386608500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          88135331                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     14886357                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     87566532                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        22757494                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         20359189                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             343                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           263                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            606                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8734712                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8734712                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      51914092                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     36221240                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2926                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2926                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    155545443                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    123934605                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       196762                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     10910910                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             290587720                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   6636604736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5287339776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      8394496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    465173760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            12397512768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        48729021                       # Total snoops (count)
system.tol2bus.snoopTraffic                 359156032                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        145586152                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.068105                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.258196                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              135903100     93.35%     93.35% # Request fanout histogram
system.tol2bus.snoop_fanout::1                9451866      6.49%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 230347      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    839      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          145586152                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       193722285996                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       61977063181                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       77795667548                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5465674675                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          98545699                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            13504                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2282527644000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 563446                       # Simulator instruction rate (inst/s)
host_mem_usage                                 710316                       # Number of bytes of host memory used
host_op_rate                                   565227                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  4812.00                       # Real time elapsed on the host
host_tick_rate                               46579578                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2711305267                       # Number of instructions simulated
sim_ops                                    2719874465                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.224141                       # Number of seconds simulated
sim_ticks                                224141035500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            93.357826                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               39372665                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            42173931                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7117332                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         71634465                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             50088                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          68695                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           18607                       # Number of indirect misses.
system.cpu0.branchPred.lookups               77398468                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        11518                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          9632                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5376489                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  38591298                       # Number of branches committed
system.cpu0.commit.bw_lim_events             11111478                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1375755                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      113292673                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           181883891                       # Number of instructions committed
system.cpu0.commit.committedOps             182564766                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    414837825                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.440087                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.503785                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    354480297     85.45%     85.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     32182355      7.76%     93.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      6329182      1.53%     94.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      4497136      1.08%     95.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1591508      0.38%     96.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1164131      0.28%     96.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1218038      0.29%     96.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2263700      0.55%     97.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     11111478      2.68%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    414837825                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3613                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               89278                       # Number of function calls committed.
system.cpu0.commit.int_insts                179000768                       # Number of committed integer instructions.
system.cpu0.commit.loads                     42105025                       # Number of loads committed
system.cpu0.commit.membars                    1024494                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1025259      0.56%      0.56% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       133723954     73.25%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           7526      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            2228      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           510      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1531      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           255      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          337      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     73.82% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       42114029     23.07%     96.88% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       5688157      3.12%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          628      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          336      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        182564766                       # Class of committed instruction
system.cpu0.commit.refs                      47803150                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  181883891                       # Number of Instructions Simulated
system.cpu0.committedOps                    182564766                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.451202                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.451202                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            231094308                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1748745                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            34354497                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             323252094                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                31925713                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                160844254                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5378641                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              5458825                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6268490                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   77398468                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 21854002                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    400438917                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               292880                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          296                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     366529475                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 151                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               14238968                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.173604                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          27952558                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          39422753                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.822121                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         435511406                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.847316                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.006054                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               204423043     46.94%     46.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               130092456     29.87%     76.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                73485703     16.87%     93.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                22859344      5.25%     98.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1852409      0.43%     99.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1653764      0.38%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  694880      0.16%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   72102      0.02%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  377705      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           435511406                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     3113                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2314                       # number of floating regfile writes
system.cpu0.idleCycles                       10322690                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5869847                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                52996564                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.585028                       # Inst execution rate
system.cpu0.iew.exec_refs                    74225403                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   5871337                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              122015935                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             68933495                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            507329                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3635713                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             6076766                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          295683064                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             68354066                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6026884                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            260825236                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1252728                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             15128758                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5378641                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             17306507                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      1568553                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          102517                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          391                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          574                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     26828470                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       378641                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           574                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1866512                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4003335                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                196487577                       # num instructions consuming a value
system.cpu0.iew.wb_count                    247650306                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.799916                       # average fanout of values written-back
system.cpu0.iew.wb_producers                157173544                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.555476                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     248282360                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               334454295                       # number of integer regfile reads
system.cpu0.int_regfile_writes              188830770                       # number of integer regfile writes
system.cpu0.ipc                              0.407963                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.407963                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1026952      0.38%      0.38% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            189421933     70.98%     71.37% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7876      0.00%     71.37% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 2283      0.00%     71.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 17      0.00%     71.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                510      0.00%     71.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1544      0.00%     71.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              3      0.00%     71.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                255      0.00%     71.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               340      0.00%     71.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.37% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.37% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            70521341     26.43%     97.80% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            5867982      2.20%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            747      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           337      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             266852120                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3776                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               7533                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3684                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3815                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2989963                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.011205                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1733697     57.98%     57.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    14      0.00%     57.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     54      0.00%     57.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     57.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     57.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     57.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     57.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     57.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     57.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  17      0.00%     57.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     57.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     57.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     57.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     57.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     57.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     57.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     57.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     57.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     57.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     57.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     57.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     57.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     57.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     57.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     57.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     57.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     57.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     57.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     57.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     57.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     57.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     57.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     57.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     57.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     57.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     57.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     57.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     57.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     57.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     57.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     57.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     57.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     57.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     57.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     57.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1216705     40.69%     98.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                39470      1.32%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                6      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             268811355                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         973305563                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    247646622                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        408798112                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 293961424                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                266852120                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1721640                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      113118300                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1107487                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        345885                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     55395064                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    435511406                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.612733                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.184531                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          299745170     68.83%     68.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           70353037     16.15%     84.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           32448405      7.45%     92.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           14696348      3.37%     95.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           10940659      2.51%     98.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2721171      0.62%     98.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2443436      0.56%     99.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1821318      0.42%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             341862      0.08%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      435511406                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.598546                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          1320323                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          158956                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            68933495                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            6076766                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   5622                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2649                       # number of misc regfile writes
system.cpu0.numCycles                       445834096                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2447986                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              163932085                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            137648153                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               4914914                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                39971859                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              31580433                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              1191410                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            400717235                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             311200702                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          239083980                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                156809505                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               2567726                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5378641                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             41595158                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               101435831                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             3149                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       400714086                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      27824158                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            488365                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 22028026                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        488467                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   699564078                       # The number of ROB reads
system.cpu0.rob.rob_writes                  612454539                       # The number of ROB writes
system.cpu0.timesIdled                         125440                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1663                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            97.368463                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               37556841                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            38571874                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          6728219                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         67632086                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             26995                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          32307                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            5312                       # Number of indirect misses.
system.cpu1.branchPred.lookups               73241810                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1637                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          8924                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          5142899                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  36932304                       # Number of branches committed
system.cpu1.commit.bw_lim_events             10931126                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         570478                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      112813328                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           174646076                       # Number of instructions committed
system.cpu1.commit.committedOps             174925504                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    386486279                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.452605                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.534959                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    329890098     85.36%     85.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     29950413      7.75%     93.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5454178      1.41%     94.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4357089      1.13%     95.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1472651      0.38%     96.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1100495      0.28%     96.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1158222      0.30%     96.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2172007      0.56%     97.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     10931126      2.83%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    386486279                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               37708                       # Number of function calls committed.
system.cpu1.commit.int_insts                171988988                       # Number of committed integer instructions.
system.cpu1.commit.loads                     40434908                       # Number of loads committed
system.cpu1.commit.membars                     422398                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       422398      0.24%      0.24% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       129272446     73.90%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            317      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             382      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     74.14% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40443832     23.12%     97.26% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       4786129      2.74%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        174925504                       # Class of committed instruction
system.cpu1.commit.refs                      45229961                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  174646076                       # Number of Instructions Simulated
system.cpu1.committedOps                    174925504                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.344040                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.344040                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            209309977                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1592735                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            33461960                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             314081007                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                28586159                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                157928600                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               5143885                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              5137746                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5915311                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   73241810                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 20169685                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    376211022                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               245803                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     353011505                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               13458410                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.178910                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          23943705                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          37583836                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.862313                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         406883932                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.868748                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.973911                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               182273751     44.80%     44.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               127376157     31.31%     76.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                71566043     17.59%     93.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                22064998      5.42%     99.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1768111      0.43%     99.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1590770      0.39%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   74332      0.02%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   54025      0.01%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  115745      0.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           406883932                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2493535                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             5629839                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                51291735                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.617949                       # Inst execution rate
system.cpu1.iew.exec_refs                    71373485                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   4966285                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              122198658                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             67091370                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            173047                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          3383512                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             5035065                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          287572485                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             66407200                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          5979313                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            252974238                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1255320                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             13297467                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               5143885                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             15485310                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      1505322                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           92178                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          238                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          199                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     26656462                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       240012                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           199                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1840104                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       3789735                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                192357003                       # num instructions consuming a value
system.cpu1.iew.wb_count                    240003642                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.799045                       # average fanout of values written-back
system.cpu1.iew.wb_producers                153701893                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.586265                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     240624151                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               324050275                       # number of integer regfile reads
system.cpu1.int_regfile_writes              184156167                       # number of integer regfile writes
system.cpu1.ipc                              0.426614                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.426614                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           423217      0.16%      0.16% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            184997908     71.44%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 321      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  382      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.60% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            68570039     26.48%     98.08% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4961684      1.92%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             258953551                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2919113                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.011273                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1734057     59.40%     59.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     59.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     59.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     59.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     59.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     59.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     59.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     59.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     59.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     59.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     59.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     59.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     59.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     59.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     59.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     59.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     59.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     59.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     59.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     59.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     59.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     59.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     59.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     59.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     59.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     59.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     59.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     59.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     59.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     59.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     59.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     59.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     59.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     59.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     59.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     59.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     59.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     59.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     59.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     59.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     59.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     59.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     59.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     59.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     59.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1181190     40.46%     99.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 3866      0.13%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             261449447                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         928817098                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    240003642                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        400219662                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 286935528                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                258953551                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             636957                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      112646981                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1106951                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         66479                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     55145845                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    406883932                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.636431                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.205538                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          276311887     67.91%     67.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           66371438     16.31%     84.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           31980919      7.86%     92.08% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           14444464      3.55%     95.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           10647242      2.62%     98.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            2555775      0.63%     98.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2425841      0.60%     99.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1806934      0.44%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             339432      0.08%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      406883932                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.632554                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           807987                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           64335                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            67091370                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            5035065                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    819                       # number of misc regfile reads
system.cpu1.numCycles                       409377467                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    38827884                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              162145076                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            132945694                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               4931788                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                36264815                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              30720361                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              1164641                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            389567420                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             302731986                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          234036016                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                153906567                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1401356                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               5143885                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             39352565                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               101090322                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       389567420                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      10071024                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            155458                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 20891924                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        155572                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   663290501                       # The number of ROB reads
system.cpu1.rob.rob_writes                  595940640                       # The number of ROB writes
system.cpu1.timesIdled                          25291                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         14540894                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                27457                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            14737818                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                350614                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     18582696                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      36625488                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1309988                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       500883                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     11268869                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7997104                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     22537356                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        8497987                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 224141035500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           18323049                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       855077                       # Transaction distribution
system.membus.trans_dist::WritebackClean            6                       # Transaction distribution
system.membus.trans_dist::CleanEvict         17188128                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           100239                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           4070                       # Transaction distribution
system.membus.trans_dist::ReadExReq            154514                       # Transaction distribution
system.membus.trans_dist::ReadExResp           154100                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      18323049                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           405                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     55102637                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               55102637                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1237262848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1237262848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            98296                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          18582277                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                18582277    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            18582277                       # Request fanout histogram
system.membus.respLayer1.occupancy        94854455261                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             42.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         43358724819                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              19.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   224141035500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 224141035500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 224141035500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 224141035500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 224141035500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   224141035500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 224141035500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 224141035500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 224141035500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 224141035500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                292                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          146                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    8384013.698630                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   17161080.943362                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          146    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        30500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    125188000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            146                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   222916969500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1224066000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 224141035500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     21723848                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        21723848                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     21723848                       # number of overall hits
system.cpu0.icache.overall_hits::total       21723848                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       130151                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        130151                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       130151                       # number of overall misses
system.cpu0.icache.overall_misses::total       130151                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   8179935493                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8179935493                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   8179935493                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8179935493                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     21853999                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     21853999                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     21853999                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     21853999                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.005955                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005955                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.005955                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005955                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 62849.578513                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 62849.578513                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 62849.578513                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 62849.578513                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        11484                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              202                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    56.851485                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       119452                       # number of writebacks
system.cpu0.icache.writebacks::total           119452                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        10661                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        10661                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        10661                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        10661                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       119490                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       119490                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       119490                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       119490                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   7584285994                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   7584285994                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   7584285994                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   7584285994                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.005468                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005468                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.005468                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005468                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 63472.139878                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 63472.139878                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 63472.139878                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 63472.139878                       # average overall mshr miss latency
system.cpu0.icache.replacements                119452                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     21723848                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       21723848                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       130151                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       130151                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   8179935493                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8179935493                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     21853999                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     21853999                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.005955                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005955                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 62849.578513                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 62849.578513                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        10661                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        10661                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       119490                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       119490                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   7584285994                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   7584285994                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.005468                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005468                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 63472.139878                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 63472.139878                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 224141035500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.980898                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           21844751                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           119522                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           182.767616                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.980898                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999403                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999403                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         43827488                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        43827488                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 224141035500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     46292957                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        46292957                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     46292957                       # number of overall hits
system.cpu0.dcache.overall_hits::total       46292957                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     19438497                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      19438497                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     19438497                       # number of overall misses
system.cpu0.dcache.overall_misses::total     19438497                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1265746694961                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1265746694961                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1265746694961                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1265746694961                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     65731454                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     65731454                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     65731454                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     65731454                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.295726                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.295726                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.295726                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.295726                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 65115.461085                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 65115.461085                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 65115.461085                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 65115.461085                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     78999073                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        67317                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1669961                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            981                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    47.305939                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    68.620795                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      5616100                       # number of writebacks
system.cpu0.dcache.writebacks::total          5616100                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     13690543                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     13690543                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     13690543                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     13690543                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      5747954                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      5747954                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      5747954                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      5747954                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 422095785104                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 422095785104                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 422095785104                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 422095785104                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.087446                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.087446                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.087446                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.087446                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 73434.092393                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 73434.092393                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 73434.092393                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 73434.092393                       # average overall mshr miss latency
system.cpu0.dcache.replacements               5616042                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     42598240                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       42598240                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     17783921                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     17783921                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1148529843500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1148529843500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     60382161                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     60382161                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.294523                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.294523                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 64582.486815                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 64582.486815                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     12327901                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     12327901                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      5456020                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      5456020                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 406097545000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 406097545000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.090358                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.090358                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 74431.095377                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 74431.095377                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      3694717                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3694717                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1654576                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1654576                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 117216851461                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 117216851461                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5349293                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5349293                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.309307                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.309307                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 70844.041894                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 70844.041894                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1362642                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1362642                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       291934                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       291934                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  15998240104                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  15998240104                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.054574                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.054574                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 54800.880007                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 54800.880007                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       338535                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       338535                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1378                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1378                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     47964500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     47964500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       339913                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       339913                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.004054                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.004054                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 34807.329463                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 34807.329463                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1128                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1128                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          250                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          250                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      3655500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      3655500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.000735                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000735                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        14622                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        14622                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       336885                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       336885                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2285                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2285                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     21769500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     21769500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       339170                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       339170                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.006737                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.006737                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9527.133479                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9527.133479                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2238                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2238                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     19541500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     19541500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.006598                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.006598                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8731.680071                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8731.680071                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       245000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       245000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       235000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       235000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2469                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2469                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         7163                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         7163                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    142179999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    142179999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         9632                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         9632                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.743667                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.743667                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 19849.225045                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 19849.225045                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         7163                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         7163                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    135016999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    135016999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.743667                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.743667                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 18849.225045                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 18849.225045                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 224141035500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.941881                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           52736187                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          5697715                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.255673                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.941881                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998184                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998184                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        138538021                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       138538021                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 224141035500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               44195                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1785091                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                6937                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1741616                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3577839                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              44195                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1785091                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               6937                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1741616                       # number of overall hits
system.l2.overall_hits::total                 3577839                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             75258                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3827292                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             17428                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           3624232                       # number of demand (read+write) misses
system.l2.demand_misses::total                7544210                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            75258                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3827292                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            17428                       # number of overall misses
system.l2.overall_misses::.cpu1.data          3624232                       # number of overall misses
system.l2.overall_misses::total               7544210                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6921485500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 388626776498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1645210000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 371027630496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     768221102494                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6921485500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 388626776498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1645210000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 371027630496                       # number of overall miss cycles
system.l2.overall_miss_latency::total    768221102494                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          119453                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         5612383                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           24365                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         5365848                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11122049                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         119453                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        5612383                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          24365                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        5365848                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11122049                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.630022                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.681937                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.715288                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.675426                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.678311                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.630022                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.681937                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.715288                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.675426                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.678311                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 91970.096202                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 101540.926717                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 94400.390177                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 102374.138989                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101829.230959                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 91970.096202                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 101540.926717                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 94400.390177                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 102374.138989                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101829.230959                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              53507                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      1211                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      44.184145                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  10712063                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              855076                       # number of writebacks
system.l2.writebacks::total                    855076                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            648                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         416061                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            558                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         360009                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              777276                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           648                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        416061                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           558                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        360009                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             777276                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        74610                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3411231                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        16870                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      3264223                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6766934                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        74610                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3411231                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        16870                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      3264223                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     12497054                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         19263988                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6134852509                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 329717822035                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1450455015                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 317232015524                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 654535145083                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6134852509                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 329717822035                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1450455015                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 317232015524                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 941222766978                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1595757912061                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.624597                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.607804                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.692387                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.608333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.608425                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.624597                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.607804                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.692387                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.608333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.732054                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 82225.606608                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 96656.550681                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85978.364849                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 97184.541474                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 96725.510413                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 82225.606608                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 96656.550681                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85978.364849                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 97184.541474                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 75315.571732                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82836.321953                       # average overall mshr miss latency
system.l2.replacements                       25688851                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1226732                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1226732                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1226732                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1226732                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      8739334                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          8739334                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            6                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              6                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      8739340                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      8739340                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            6                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            6                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     12497054                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       12497054                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 941222766978                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 941222766978                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 75315.571732                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 75315.571732                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            8947                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            8896                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                17843                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          2819                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          2966                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               5785                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      3145000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      3447500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      6592500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        11766                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        11862                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            23628                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.239589                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.250042                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.244837                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1115.643845                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1162.339852                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1139.585134                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           15                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           17                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              32                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         2804                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         2949                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          5753                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     56587482                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     59538487                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    116125969                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.238314                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.248609                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.243482                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20180.985021                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20189.381824                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20185.289240                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            59                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            88                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                147                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          427                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          221                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              648                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       932000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       507500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1439500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          486                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          309                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            795                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.878601                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.715210                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.815094                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  2182.669789                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2296.380090                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2221.450617                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          426                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          218                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          644                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      8611000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      4489000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     13100000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.876543                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.705502                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.810063                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20213.615023                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20591.743119                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20341.614907                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            64218                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            59526                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                123744                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         154394                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          89561                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              243955                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  14270813000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   8913833500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   23184646500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       218612                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       149087                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            367699                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.706247                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.600730                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.663464                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 92431.137220                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 99528.070254                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95036.570269                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        65356                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        26519                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            91875                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        89038                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        63042                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         152080                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   8864138500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   6486184000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15350322500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.407288                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.422854                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.413599                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 99554.555358                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 102886.710447                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 100935.839690                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         44195                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          6937                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              51132                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        75258                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        17428                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            92686                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6921485500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1645210000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8566695500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       119453                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        24365                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         143818                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.630022                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.715288                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.644467                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 91970.096202                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 94400.390177                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 92427.070971                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          648                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          558                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1206                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        74610                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        16870                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        91480                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6134852509                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1450455015                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7585307524                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.624597                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.692387                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.636082                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 82225.606608                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85978.364849                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82917.659860                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1720873                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1682090                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3402963                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      3672898                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      3534671                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7207569                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 374355963498                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 362113796996                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 736469760494                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      5393771                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      5216761                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      10610532                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.680952                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.677560                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.679284                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 101923.865977                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 102446.252281                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102180.049958                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       350705                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       333490                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       684195                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      3322193                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      3201181                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6523374                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 320853683535                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 310745831524                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 631599515059                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.615931                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.613634                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.614802                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 96578.881340                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 97072.246625                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 96820.987890                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          324                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           15                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               339                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1163                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           75                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1238                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     50997500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1530000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     52527500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1487                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           90                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1577                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.782112                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.833333                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.785035                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 43849.957008                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data        20400                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 42429.321486                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          854                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           21                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          875                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          309                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           54                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          363                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      6472962                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1106996                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      7579958                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.207801                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.600000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.230184                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20948.097087                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20499.925926                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20881.426997                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 224141035500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 224141035500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999884                       # Cycle average of tags in use
system.l2.tags.total_refs                    32039770                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  25690087                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.247165                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      22.222639                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.046887                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        2.611856                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.012912                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.544146                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    36.561443                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.347229                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000733                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.040810                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000202                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.039752                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.571273                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            49                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.765625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.234375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 194610327                       # Number of tag accesses
system.l2.tags.data_accesses                194610327                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 224141035500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4775360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     219073792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1079680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     209511936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    748096768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1182537536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4775360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1079680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5855040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     54724928                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        54724928                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          74615                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3423028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          16870                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        3273624                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     11689012                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            18477149                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       855077                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             855077                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         21305157                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        977392611                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          4816967                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        934732614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3337616275                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5275863625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     21305157                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      4816967                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         26122124                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      244153989                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            244153989                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      244153989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        21305157                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       977392611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         4816967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       934732614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3337616275                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5520017614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    808802.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     74613.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3384355.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     16870.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   3240244.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  11669172.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001021875750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        49783                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        49782                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            29422221                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             763492                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    18477149                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     855083                       # Number of write requests accepted
system.mem_ctrls.readBursts                  18477149                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   855083                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  91895                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 46281                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            579307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            643301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            943218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1341104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1268509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2436473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           3251794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           2442789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            986513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            577314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           943150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           643854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           581825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           580098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           585122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           580883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             42808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             43995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             45568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             56503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             59802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             62716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             58086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             53644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             50934                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             46741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            54930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            55118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            43707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            44758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            44165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            45317                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.54                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.70                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 601919135133                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                91926270000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            946642647633                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32739.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51489.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 16209913                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  732160                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.52                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              18477149                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               855083                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1410939                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1745510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2187437                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2065982                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 2023891                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1889096                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1621372                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1394228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1138001                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  889692                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 695329                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 549813                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 336190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 205000                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 121346                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  64980                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  31821                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  13000                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1524                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  29179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  38629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  43756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  47171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  49821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  51583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  51960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  52249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  53074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  54841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  53915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  52838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  52456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  51947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  51763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  52000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2251970                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    545.485320                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   400.867619                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   377.022662                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       104027      4.62%      4.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       678068     30.11%     34.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       255534     11.35%     46.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       197644      8.78%     54.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       105278      4.67%     59.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        63763      2.83%     62.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        58630      2.60%     64.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        47768      2.12%     67.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       741258     32.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2251970                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        49782                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     369.310313                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    168.364943                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    523.706676                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         36229     72.78%     72.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023         9410     18.90%     91.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535         3175      6.38%     98.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047          685      1.38%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559          155      0.31%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071           52      0.10%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583           23      0.05%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            7      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            4      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            3      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143            6      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9728-10239            2      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10751            2      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-11775            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11776-12287            6      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799           18      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12800-13311            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13824-14335            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         49782                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        49783                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.246671                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.230886                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.749149                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            44297     88.98%     88.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              678      1.36%     90.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3277      6.58%     96.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1165      2.34%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              294      0.59%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               58      0.12%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               11      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         49783                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1176656256                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5881280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                51762688                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1182537536                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             54725312                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5249.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       230.94                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5275.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    244.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        42.82                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    41.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  224140967000                       # Total gap between requests
system.mem_ctrls.avgGap                      11594.16                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4775232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    216598720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1079680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    207375616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    746827008                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     51762688                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 21304586.147501759231                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 966350135.381613373756                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 4816967.127824302763                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 925201472.088318228722                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3331951270.475860595703                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 230938024.733092665672                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        74615                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3423028                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        16870                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      3273624                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     11689012                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       855083                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3035497494                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 187677558153                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    747497860                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 181319450291                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 573862643835                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5544246933603                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     40682.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     54827.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     44309.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     55387.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     49094.20                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6483869.91                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5073869640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2696829465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         39118339260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2013223500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     17693641680.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      95193319110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5907362880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       167696585535                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        748.174403                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  14165460351                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7484620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 202490955149                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          11005217580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5849404275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         92152374300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2208696840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     17693641680.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      98587711860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3048926880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       230545973415                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1028.575481                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6800222913                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7484620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 209856192587                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1104                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          553                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    35176452.983725                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   147147961.055917                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          553    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        16000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   1808572500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            553                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   204688457000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  19452578500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 224141035500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     20143291                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        20143291                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     20143291                       # number of overall hits
system.cpu1.icache.overall_hits::total       20143291                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        26394                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         26394                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        26394                       # number of overall misses
system.cpu1.icache.overall_misses::total        26394                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1917227000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1917227000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1917227000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1917227000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     20169685                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     20169685                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     20169685                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     20169685                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001309                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001309                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001309                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001309                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 72638.743654                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 72638.743654                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 72638.743654                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 72638.743654                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          243                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    48.600000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        24365                       # number of writebacks
system.cpu1.icache.writebacks::total            24365                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2029                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2029                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2029                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2029                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        24365                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        24365                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        24365                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        24365                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1760238000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1760238000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1760238000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1760238000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001208                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001208                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001208                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001208                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 72244.531090                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 72244.531090                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 72244.531090                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 72244.531090                       # average overall mshr miss latency
system.cpu1.icache.replacements                 24365                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     20143291                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       20143291                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        26394                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        26394                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1917227000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1917227000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     20169685                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     20169685                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001309                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001309                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 72638.743654                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 72638.743654                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2029                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2029                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        24365                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        24365                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1760238000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1760238000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001208                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001208                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 72244.531090                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 72244.531090                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 224141035500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20510916                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            24397                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           840.714678                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         40363735                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        40363735                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 224141035500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     44757471                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        44757471                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     44757471                       # number of overall hits
system.cpu1.dcache.overall_hits::total       44757471                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     18743886                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      18743886                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     18743886                       # number of overall misses
system.cpu1.dcache.overall_misses::total     18743886                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1219997998272                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1219997998272                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1219997998272                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1219997998272                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     63501357                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     63501357                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     63501357                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     63501357                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.295173                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.295173                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.295173                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.295173                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 65087.783732                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 65087.783732                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 65087.783732                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 65087.783732                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     75355550                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        59208                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          1593705                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            898                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    47.283249                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    65.933185                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      5365190                       # number of writebacks
system.cpu1.dcache.writebacks::total          5365190                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     13245624                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     13245624                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     13245624                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     13245624                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      5498262                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      5498262                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      5498262                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      5498262                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 403556001528                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 403556001528                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 403556001528                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 403556001528                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.086585                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.086585                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.086585                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.086585                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 73397.011915                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 73397.011915                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 73397.011915                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 73397.011915                       # average overall mshr miss latency
system.cpu1.dcache.replacements               5365131                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     41375261                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       41375261                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     17478304                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     17478304                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1128294044000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1128294044000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     58853565                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     58853565                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.296980                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.296980                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 64553.977548                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 64553.977548                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     12200432                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     12200432                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      5277872                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      5277872                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 393165827500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 393165827500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.089678                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.089678                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 74493.247942                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 74493.247942                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3382210                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3382210                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1265582                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1265582                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  91703954272                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  91703954272                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      4647792                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4647792                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.272297                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.272297                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 72459.907198                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 72459.907198                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1045192                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1045192                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       220390                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       220390                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  10390174028                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  10390174028                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.047418                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.047418                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 47144.489441                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 47144.489441                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       137772                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       137772                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          765                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          765                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     46831000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     46831000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       138537                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       138537                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.005522                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.005522                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 61216.993464                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 61216.993464                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          271                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          271                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          494                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          494                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     25836500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     25836500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.003566                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.003566                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 52300.607287                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 52300.607287                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       136261                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       136261                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         2048                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2048                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     15214500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     15214500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       138309                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       138309                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.014807                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.014807                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7428.955078                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7428.955078                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         2003                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2003                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     13225500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     13225500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.014482                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.014482                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6602.845731                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6602.845731                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       369500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       369500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       355500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       355500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1844                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1844                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         7080                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         7080                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    147689000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    147689000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         8924                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         8924                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.793366                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.793366                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 20860.028249                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 20860.028249                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         7080                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         7080                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    140609000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    140609000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.793366                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.793366                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 19860.028249                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 19860.028249                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 224141035500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.623372                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           50550939                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          5448500                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.277955                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.623372                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.988230                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.988230                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        133022728                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       133022728                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 224141035500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          10877197                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2081808                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      9898155                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        24833776                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         19642401                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               7                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          118088                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          4217                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         122305                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           24                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           24                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           411331                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          411331                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        143854                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     10733342                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1577                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1577                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       358395                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     17001281                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        73095                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     16252606                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              33685377                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     15289984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    718615936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3118720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    686779776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1423804416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        45595644                       # Total snoops (count)
system.tol2bus.snoopTraffic                  65381440                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         56743698                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.184173                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.409801                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               46794447     82.47%     82.47% # Request fanout histogram
system.tol2bus.snoop_fanout::1                9448104     16.65%     99.12% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 500866      0.88%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    281      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           56743698                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        22398558493                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8598922460                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         179374221                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        8225922084                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          36826940                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            10503                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
