{"vcs1":{"timestamp_begin":1731407253.236449779, "rt":2.16, "ut":1.02, "st":0.25}}
{"vcselab":{"timestamp_begin":1731407255.468217423, "rt":1.67, "ut":0.32, "st":0.17}}
{"link":{"timestamp_begin":1731407257.210249446, "rt":0.42, "ut":0.15, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731407252.655838343}
{"VCS_COMP_START_TIME": 1731407252.655838343}
{"VCS_COMP_END_TIME": 1731407259.762703455}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 334528}}
{"stitch_vcselab": {"peak_mem": 231596}}
