// Seed: 2508874276
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  for (id_14 = "" << id_8 - -1; 1'b0; {1, id_7 == id_4, 'b0} = 1) wire id_15;
  wire id_16;
  wire id_17;
  wire id_18, id_19;
  assign id_12 = 1;
  parameter integer id_20 = 1'b0;
  assign id_14 = id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_10;
  wire id_11, id_12;
  assign id_2 = -1 & 1'b0;
  always $display(1);
  module_0 modCall_1 (
      id_11,
      id_11,
      id_8,
      id_8,
      id_6,
      id_12,
      id_3,
      id_3,
      id_12,
      id_1,
      id_1,
      id_10,
      id_10
  );
  integer id_13 (id_7 ? -1 : id_3), id_14;
endmodule
