#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Dec 27 21:27:56 2024
# Process ID: 39764
# Current directory: D:/github_project/zyqn/zyqn/ov5640_project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent28832 D:\github_project\zyqn\zyqn\ov5640_project_2\ov5640_project_2.xpr
# Log file: D:/github_project/zyqn/zyqn/ov5640_project_2/vivado.log
# Journal file: D:/github_project/zyqn/zyqn/ov5640_project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/github_project/zyqn/zyqn/ov5640_project_2/ov5640_project_2.xpr
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/Users/wiat/AppData/Roaming/Xilinx/Vivado/2019.1/xhub/board_store'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/github_project/zyqn/zyqn/V08_Zynq7020_OV5640_Resize_HDMI/helai_ip/uifdma'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1115.348 ; gain = 0.000
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 27 21:29:35 2024...
ct_2.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <D:/github_project/zyqn/zyqn/ov5640_project_2/ov5640_project_2.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_data_fifo:2.1 - s00_data_fifo
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:user:ikun_FDMA:1.0 - uiFDMA_0
Successfully read diagram <design_1> from block design file <D:/github_project/zyqn/zyqn/ov5640_project_2/ov5640_project_2.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1135.836 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 27 21:34:19 2024...
