

================================================================
== Vivado HLS Report for 'integralImg'
================================================================
* Date:           Thu Aug 27 17:06:04 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS_SURF_Simplified
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.253|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+---------+--------+---------+---------+
    |      Latency     |     Interval     | Pipeline|
    |   min  |   max   |   min  |   max   |   Type  |
    +--------+---------+--------+---------+---------+
    |  964005|  3371010|  964005|  3371010|   none  |
    +--------+---------+--------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+--------+---------+-------------+-----------+-----------+------+----------+
        |                          |      Latency     |  Iteration  |  Initiation Interval  | Trip |          |
        |         Loop Name        |   min  |   max   |   Latency   |  achieved |   target  | Count| Pipelined|
        +--------------------------+--------+---------+-------------+-----------+-----------+------+----------+
        |- integralImg_row         |  964004|  3371009| 1604 ~ 5609 |          -|          -|   601|    no    |
        | + integralImg_col        |    1602|     5607|    2 ~ 7    |          -|          -|   801|    no    |
        |  ++ integralImg_channel  |       3|        3|            1|          -|          -|     3|    no    |
        +--------------------------+--------+---------+-------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      1|       0|    328|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        4|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     46|
|Register         |        -|      -|     171|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        4|      1|     171|    374|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +---------+-------------------+---------+---+----+------+-----+------+-------------+
    |  Memory |       Module      | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------+-------------------+---------+---+----+------+-----+------+-------------+
    |buf_1_U  |integralImg_buf_1  |        2|  0|   0|   800|   32|     1|        25600|
    |buf_0_U  |integralImg_buf_1  |        2|  0|   0|   800|   32|     1|        25600|
    +---------+-------------------+---------+---+----+------+-----+------+-------------+
    |Total    |                   |        4|  0|   0|  1600|   64|     2|        51200|
    +---------+-------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |mul_fu_370_p2                  |     *    |      1|  0|  24|          32|          33|
    |c_V_fu_284_p2                  |     +    |      0|  0|  10|          10|           1|
    |i_fu_325_p2                    |     +    |      0|  0|   3|           2|           1|
    |r_V_fu_266_p2                  |     +    |      0|  0|  10|          10|           1|
    |ret_V_fu_392_p2                |     +    |      0|  0|  10|          10|           2|
    |tmp_11_i_fu_437_p2             |     +    |      0|  0|  32|          32|          32|
    |tmp_13_i_fu_449_p2             |     +    |      0|  0|  32|          32|          32|
    |tmp_15_i_fu_360_p2             |     +    |      0|  0|  32|          32|          32|
    |tmp_12_i_fu_443_p2             |     -    |      0|  0|  32|          32|          32|
    |ap_predicate_op36_read_state3  |    and   |      0|  0|   1|           1|           1|
    |exitcond_i_fu_319_p2           |   icmp   |      0|  0|   1|           2|           2|
    |sel_tmp2_i_fu_343_p2           |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp_i_fu_331_p2            |   icmp   |      0|  0|   1|           2|           1|
    |tmp_1_i_fu_272_p2              |   icmp   |      0|  0|   5|          10|           1|
    |tmp_4_i_fu_278_p2              |   icmp   |      0|  0|   5|          10|           9|
    |tmp_6_i_fu_290_p2              |   icmp   |      0|  0|   5|          10|           1|
    |tmp_i_fu_260_p2                |   icmp   |      0|  0|   5|          10|          10|
    |ap_block_state1                |    or    |      0|  0|   1|           1|           1|
    |ap_block_state3                |    or    |      0|  0|   1|           1|           1|
    |or_cond_i_fu_296_p2            |    or    |      0|  0|   1|           1|           1|
    |UnifiedRetVal_i_i_fu_349_p3    |  select  |      0|  0|   8|           1|           8|
    |buf_load_1_phi_i_fu_421_p3     |  select  |      0|  0|  32|           1|          32|
    |buf_load_2_phi_i_fu_429_p3     |  select  |      0|  0|  32|           1|          32|
    |buf_load_phi_i_fu_413_p3       |  select  |      0|  0|  32|           1|          32|
    |sel_tmp1_i_fu_337_p3           |  select  |      0|  0|   8|           1|           8|
    |phitmp1_i_fu_307_p2            |    xor   |      0|  0|   2|           1|           2|
    |phitmp_i_fu_301_p2             |    xor   |      0|  0|   2|           1|           2|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      1|  0| 328|         249|         311|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |   4|          7|    1|          7|
    |ap_done                    |   3|          2|    1|          2|
    |buf_0_address0             |   3|          3|   10|         30|
    |buf_1_address0             |   3|          3|   10|         30|
    |i_i_reg_235                |   3|          2|    2|          4|
    |img_data_stream_0_V_blk_n  |   3|          2|    1|          2|
    |img_data_stream_1_V_blk_n  |   3|          2|    1|          2|
    |img_data_stream_2_V_blk_n  |   3|          2|    1|          2|
    |pix_val_load_1_reg_224     |   3|          2|   32|         64|
    |r_V_3_reg_177              |   3|          2|    1|          2|
    |r_V_4_reg_189              |   3|          2|    1|          2|
    |sum_V_blk_n                |   3|          2|    1|          2|
    |t_V_1_reg_212              |   3|          2|   10|         20|
    |t_V_reg_201                |   3|          2|   10|         20|
    |tmp_2_reg_246              |   3|          2|   32|         64|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  46|         37|  114|        253|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_CS_fsm               |   6|   0|    6|          0|
    |ap_done_reg             |   1|   0|    1|          0|
    |c_V_reg_477             |  10|   0|   10|          0|
    |i_i_reg_235             |   2|   0|    2|          0|
    |pix_val_load_1_reg_224  |  32|   0|   32|          0|
    |r_V_3_reg_177           |   1|   0|    1|          0|
    |r_V_4_reg_189           |   1|   0|    1|          0|
    |r_V_reg_464             |  10|   0|   10|          0|
    |t_V_1_reg_212           |  10|   0|   10|          0|
    |t_V_reg_201             |  10|   0|   10|          0|
    |tmp_1_i_reg_469         |   1|   0|    1|          0|
    |tmp_1_reg_523           |  31|   0|   31|          0|
    |tmp_2_reg_246           |  32|   0|   32|          0|
    |tmp_3_reg_485           |   8|   0|    8|          0|
    |tmp_5_reg_490           |   8|   0|    8|          0|
    |tmp_reg_495             |   8|   0|    8|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 171|   0|  171|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |     integralImg     | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |     integralImg     | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |     integralImg     | return value |
|ap_done                      | out |    1| ap_ctrl_hs |     integralImg     | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs |     integralImg     | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |     integralImg     | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |     integralImg     | return value |
|img_data_stream_0_V_dout     |  in |    8|   ap_fifo  | img_data_stream_0_V |    pointer   |
|img_data_stream_0_V_empty_n  |  in |    1|   ap_fifo  | img_data_stream_0_V |    pointer   |
|img_data_stream_0_V_read     | out |    1|   ap_fifo  | img_data_stream_0_V |    pointer   |
|img_data_stream_1_V_dout     |  in |    8|   ap_fifo  | img_data_stream_1_V |    pointer   |
|img_data_stream_1_V_empty_n  |  in |    1|   ap_fifo  | img_data_stream_1_V |    pointer   |
|img_data_stream_1_V_read     | out |    1|   ap_fifo  | img_data_stream_1_V |    pointer   |
|img_data_stream_2_V_dout     |  in |    8|   ap_fifo  | img_data_stream_2_V |    pointer   |
|img_data_stream_2_V_empty_n  |  in |    1|   ap_fifo  | img_data_stream_2_V |    pointer   |
|img_data_stream_2_V_read     | out |    1|   ap_fifo  | img_data_stream_2_V |    pointer   |
|sum_V_din                    | out |   32|   ap_fifo  |        sum_V        |    pointer   |
|sum_V_full_n                 |  in |    1|   ap_fifo  |        sum_V        |    pointer   |
|sum_V_write                  | out |    1|   ap_fifo  |        sum_V        |    pointer   |
+-----------------------------+-----+-----+------------+---------------------+--------------+

