Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto e4f992064a2b4822932e20888f617adc --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot gcd_wrapper_tb_behav xil_defaultlib.gcd_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.dp
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.gcd_core
Compiling module xil_defaultlib.gcd_wrapper
Compiling module xil_defaultlib.gcd_wrapper_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gcd_wrapper_tb_behav
