# digital_lib

## simple_cpus
Contains a single cycle, a multi-cycle, and a pipelined implementation of a small subset of the risc-v instruction set as described in the
textbook Computer Organization and Design by Hennesey and Patterson

## rv-32I
Contains a 5 stage pipelined implementation of the RV32I ISA with the exception of the CSR register related instructions.
