VERILOG_SOURCES += $(SPINALROOT)/Ahb3InterconnectTester.v
TOPLEVEL=Ahb3InterconnectTester
MODULE=Ahb3InterconnectTester

include ../common/Makefile.sim