Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (lin64) Build 1368829 Mon Sep 28 20:06:39 MDT 2015
| Date         : Tue Jul  5 15:59:19 2016
| Host         : finance.eit.uni-kl.de running 64-bit Scientific Linux release 6.7 (Carbon)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file dct_timing_summary_routed.rpt -rpx dct_timing_summary_routed.rpx
| Design       : dct
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.885        0.000                      0                 1074        0.125        0.000                      0                 1074        3.600        0.000                       0                   211  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.885        0.000                      0                 1074        0.125        0.000                      0                 1074        3.600        0.000                       0                   211  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.885ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.885ns  (required time - arrival time)
  Source:                 grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_29s_29_1_U2/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.071ns  (logic 4.119ns (81.229%)  route 0.952ns (18.771%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 9.537 - 8.000 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=210, unset)          1.713     1.713    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_29s_29_1_U2/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/ap_clk
    DSP48_X0Y35          DSP48E1                                      r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_29s_29_1_U2/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      3.398     5.111 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_29s_29_1_U2/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/p/P[7]
                         net (fo=1, routed)           0.952     6.063    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_29s_29_1_U2_n_29
    SLICE_X12Y82         LUT2 (Prop_lut2_I1_O)        0.053     6.116 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752[7]_i_2/O
                         net (fo=1, routed)           0.000     6.116    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752[7]_i_2_n_8
    SLICE_X12Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     6.332 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.332    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[7]_i_1_n_8
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.392 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.392    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[11]_i_1_n_8
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.452 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.452    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[15]_i_1_n_8
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.512 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.512    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[19]_i_1_n_8
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.572 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.572    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[23]_i_1_n_8
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     6.784 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.784    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_fu_485_p2[25]
    SLICE_X12Y87         FDRE                                         r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=210, unset)          1.537     9.537    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/ap_clk
    SLICE_X12Y87         FDRE                                         r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[25]/C
                         clock pessimism              0.084     9.621    
                         clock uncertainty           -0.035     9.586    
    SLICE_X12Y87         FDRE (Setup_fdre_C_D)        0.084     9.670    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[25]
  -------------------------------------------------------------------
                         required time                          9.670    
                         arrival time                          -6.784    
  -------------------------------------------------------------------
                         slack                                  2.885    

Slack (MET) :             2.902ns  (required time - arrival time)
  Source:                 grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_29s_29_1_U2/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.054ns  (logic 4.102ns (81.166%)  route 0.952ns (18.834%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 9.537 - 8.000 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=210, unset)          1.713     1.713    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_29s_29_1_U2/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/ap_clk
    DSP48_X0Y35          DSP48E1                                      r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_29s_29_1_U2/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      3.398     5.111 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_29s_29_1_U2/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/p/P[7]
                         net (fo=1, routed)           0.952     6.063    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_29s_29_1_U2_n_29
    SLICE_X12Y82         LUT2 (Prop_lut2_I1_O)        0.053     6.116 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752[7]_i_2/O
                         net (fo=1, routed)           0.000     6.116    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752[7]_i_2_n_8
    SLICE_X12Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     6.332 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.332    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[7]_i_1_n_8
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.392 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.392    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[11]_i_1_n_8
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.452 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.452    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[15]_i_1_n_8
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.512 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.512    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[19]_i_1_n_8
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.572 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.572    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[23]_i_1_n_8
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.632 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.632    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[27]_i_1_n_8
    SLICE_X12Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     6.767 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[28]_i_2/O[0]
                         net (fo=1, routed)           0.000     6.767    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_fu_485_p2[28]
    SLICE_X12Y88         FDRE                                         r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=210, unset)          1.537     9.537    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/ap_clk
    SLICE_X12Y88         FDRE                                         r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[28]/C
                         clock pessimism              0.084     9.621    
                         clock uncertainty           -0.035     9.586    
    SLICE_X12Y88         FDRE (Setup_fdre_C_D)        0.084     9.670    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[28]
  -------------------------------------------------------------------
                         required time                          9.670    
                         arrival time                          -6.767    
  -------------------------------------------------------------------
                         slack                                  2.902    

Slack (MET) :             2.916ns  (required time - arrival time)
  Source:                 grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_29s_29_1_U2/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.040ns  (logic 4.088ns (81.113%)  route 0.952ns (18.887%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 9.537 - 8.000 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=210, unset)          1.713     1.713    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_29s_29_1_U2/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/ap_clk
    DSP48_X0Y35          DSP48E1                                      r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_29s_29_1_U2/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      3.398     5.111 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_29s_29_1_U2/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/p/P[7]
                         net (fo=1, routed)           0.952     6.063    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_29s_29_1_U2_n_29
    SLICE_X12Y82         LUT2 (Prop_lut2_I1_O)        0.053     6.116 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752[7]_i_2/O
                         net (fo=1, routed)           0.000     6.116    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752[7]_i_2_n_8
    SLICE_X12Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     6.332 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.332    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[7]_i_1_n_8
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.392 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.392    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[11]_i_1_n_8
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.452 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.452    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[15]_i_1_n_8
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.512 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.512    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[19]_i_1_n_8
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.572 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.572    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[23]_i_1_n_8
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181     6.753 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.753    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_fu_485_p2[27]
    SLICE_X12Y87         FDRE                                         r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=210, unset)          1.537     9.537    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/ap_clk
    SLICE_X12Y87         FDRE                                         r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[27]/C
                         clock pessimism              0.084     9.621    
                         clock uncertainty           -0.035     9.586    
    SLICE_X12Y87         FDRE (Setup_fdre_C_D)        0.084     9.670    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[27]
  -------------------------------------------------------------------
                         required time                          9.670    
                         arrival time                          -6.753    
  -------------------------------------------------------------------
                         slack                                  2.916    

Slack (MET) :             2.944ns  (required time - arrival time)
  Source:                 grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_29s_29_1_U2/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.011ns  (logic 4.059ns (81.004%)  route 0.952ns (18.996%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 9.536 - 8.000 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=210, unset)          1.713     1.713    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_29s_29_1_U2/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/ap_clk
    DSP48_X0Y35          DSP48E1                                      r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_29s_29_1_U2/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      3.398     5.111 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_29s_29_1_U2/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/p/P[7]
                         net (fo=1, routed)           0.952     6.063    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_29s_29_1_U2_n_29
    SLICE_X12Y82         LUT2 (Prop_lut2_I1_O)        0.053     6.116 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752[7]_i_2/O
                         net (fo=1, routed)           0.000     6.116    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752[7]_i_2_n_8
    SLICE_X12Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     6.332 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.332    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[7]_i_1_n_8
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.392 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.392    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[11]_i_1_n_8
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.452 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.452    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[15]_i_1_n_8
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.512 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.512    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[19]_i_1_n_8
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     6.724 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.724    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_fu_485_p2[21]
    SLICE_X12Y86         FDRE                                         r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=210, unset)          1.536     9.536    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/ap_clk
    SLICE_X12Y86         FDRE                                         r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[21]/C
                         clock pessimism              0.084     9.620    
                         clock uncertainty           -0.035     9.585    
    SLICE_X12Y86         FDRE (Setup_fdre_C_D)        0.084     9.669    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[21]
  -------------------------------------------------------------------
                         required time                          9.669    
                         arrival time                          -6.724    
  -------------------------------------------------------------------
                         slack                                  2.944    

Slack (MET) :             2.960ns  (required time - arrival time)
  Source:                 grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_29s_29_1_U2/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.996ns  (logic 4.044ns (80.947%)  route 0.952ns (19.053%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 9.537 - 8.000 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=210, unset)          1.713     1.713    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_29s_29_1_U2/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/ap_clk
    DSP48_X0Y35          DSP48E1                                      r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_29s_29_1_U2/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      3.398     5.111 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_29s_29_1_U2/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/p/P[7]
                         net (fo=1, routed)           0.952     6.063    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_29s_29_1_U2_n_29
    SLICE_X12Y82         LUT2 (Prop_lut2_I1_O)        0.053     6.116 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752[7]_i_2/O
                         net (fo=1, routed)           0.000     6.116    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752[7]_i_2_n_8
    SLICE_X12Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     6.332 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.332    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[7]_i_1_n_8
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.392 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.392    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[11]_i_1_n_8
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.452 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.452    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[15]_i_1_n_8
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.512 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.512    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[19]_i_1_n_8
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.572 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.572    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[23]_i_1_n_8
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     6.709 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.709    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_fu_485_p2[26]
    SLICE_X12Y87         FDRE                                         r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=210, unset)          1.537     9.537    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/ap_clk
    SLICE_X12Y87         FDRE                                         r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[26]/C
                         clock pessimism              0.084     9.621    
                         clock uncertainty           -0.035     9.586    
    SLICE_X12Y87         FDRE (Setup_fdre_C_D)        0.084     9.670    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[26]
  -------------------------------------------------------------------
                         required time                          9.670    
                         arrival time                          -6.709    
  -------------------------------------------------------------------
                         slack                                  2.960    

Slack (MET) :             2.962ns  (required time - arrival time)
  Source:                 grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_29s_29_1_U2/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.994ns  (logic 4.042ns (80.939%)  route 0.952ns (19.061%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 9.537 - 8.000 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=210, unset)          1.713     1.713    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_29s_29_1_U2/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/ap_clk
    DSP48_X0Y35          DSP48E1                                      r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_29s_29_1_U2/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      3.398     5.111 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_29s_29_1_U2/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/p/P[7]
                         net (fo=1, routed)           0.952     6.063    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_29s_29_1_U2_n_29
    SLICE_X12Y82         LUT2 (Prop_lut2_I1_O)        0.053     6.116 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752[7]_i_2/O
                         net (fo=1, routed)           0.000     6.116    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752[7]_i_2_n_8
    SLICE_X12Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     6.332 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.332    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[7]_i_1_n_8
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.392 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.392    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[11]_i_1_n_8
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.452 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.452    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[15]_i_1_n_8
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.512 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.512    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[19]_i_1_n_8
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.572 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.572    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[23]_i_1_n_8
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     6.707 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.707    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_fu_485_p2[24]
    SLICE_X12Y87         FDRE                                         r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=210, unset)          1.537     9.537    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/ap_clk
    SLICE_X12Y87         FDRE                                         r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[24]/C
                         clock pessimism              0.084     9.621    
                         clock uncertainty           -0.035     9.586    
    SLICE_X12Y87         FDRE (Setup_fdre_C_D)        0.084     9.670    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[24]
  -------------------------------------------------------------------
                         required time                          9.670    
                         arrival time                          -6.707    
  -------------------------------------------------------------------
                         slack                                  2.962    

Slack (MET) :             2.975ns  (required time - arrival time)
  Source:                 grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_29s_29_1_U2/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.980ns  (logic 4.028ns (80.886%)  route 0.952ns (19.114%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 9.536 - 8.000 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=210, unset)          1.713     1.713    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_29s_29_1_U2/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/ap_clk
    DSP48_X0Y35          DSP48E1                                      r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_29s_29_1_U2/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      3.398     5.111 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_29s_29_1_U2/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/p/P[7]
                         net (fo=1, routed)           0.952     6.063    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_29s_29_1_U2_n_29
    SLICE_X12Y82         LUT2 (Prop_lut2_I1_O)        0.053     6.116 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752[7]_i_2/O
                         net (fo=1, routed)           0.000     6.116    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752[7]_i_2_n_8
    SLICE_X12Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     6.332 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.332    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[7]_i_1_n_8
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.392 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.392    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[11]_i_1_n_8
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.452 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.452    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[15]_i_1_n_8
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.512 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.512    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[19]_i_1_n_8
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181     6.693 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.693    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_fu_485_p2[23]
    SLICE_X12Y86         FDRE                                         r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=210, unset)          1.536     9.536    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/ap_clk
    SLICE_X12Y86         FDRE                                         r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[23]/C
                         clock pessimism              0.084     9.620    
                         clock uncertainty           -0.035     9.585    
    SLICE_X12Y86         FDRE (Setup_fdre_C_D)        0.084     9.669    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[23]
  -------------------------------------------------------------------
                         required time                          9.669    
                         arrival time                          -6.693    
  -------------------------------------------------------------------
                         slack                                  2.975    

Slack (MET) :             3.004ns  (required time - arrival time)
  Source:                 grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_29s_29_1_U2/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.951ns  (logic 3.999ns (80.774%)  route 0.952ns (19.226%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.536ns = ( 9.536 - 8.000 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=210, unset)          1.713     1.713    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_29s_29_1_U2/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/ap_clk
    DSP48_X0Y35          DSP48E1                                      r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_29s_29_1_U2/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      3.398     5.111 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_29s_29_1_U2/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/p/P[7]
                         net (fo=1, routed)           0.952     6.063    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_29s_29_1_U2_n_29
    SLICE_X12Y82         LUT2 (Prop_lut2_I1_O)        0.053     6.116 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752[7]_i_2/O
                         net (fo=1, routed)           0.000     6.116    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752[7]_i_2_n_8
    SLICE_X12Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     6.332 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.332    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[7]_i_1_n_8
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.392 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.392    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[11]_i_1_n_8
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.452 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.452    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[15]_i_1_n_8
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     6.664 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.664    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_fu_485_p2[17]
    SLICE_X12Y85         FDRE                                         r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=210, unset)          1.536     9.536    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/ap_clk
    SLICE_X12Y85         FDRE                                         r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[17]/C
                         clock pessimism              0.084     9.620    
                         clock uncertainty           -0.035     9.585    
    SLICE_X12Y85         FDRE (Setup_fdre_C_D)        0.084     9.669    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[17]
  -------------------------------------------------------------------
                         required time                          9.669    
                         arrival time                          -6.664    
  -------------------------------------------------------------------
                         slack                                  3.004    

Slack (MET) :             3.009ns  (required time - arrival time)
  Source:                 grp_dct_dct_2d_fu_198/col_inbuf_U/dct_dct_2d_col_inbuf_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_29s_29_1_U2/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/p/A[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 2.133ns (45.708%)  route 2.534ns (54.292%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 9.601 - 8.000 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=210, unset)          1.669     1.669    grp_dct_dct_2d_fu_198/col_inbuf_U/dct_dct_2d_col_inbuf_ram_U/ap_clk
    RAMB18_X1Y30         RAMB18E1                                     r  grp_dct_dct_2d_fu_198/col_inbuf_U/dct_dct_2d_col_inbuf_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      2.080     3.749 r  grp_dct_dct_2d_fu_198/col_inbuf_U/dct_dct_2d_col_inbuf_ram_U/ram_reg/DOADO[15]
                         net (fo=1, routed)           0.882     4.631    grp_dct_dct_2d_fu_198/col_inbuf_U/dct_dct_2d_col_inbuf_ram_U/ram_reg_n_8
    SLICE_X24Y79         LUT3 (Prop_lut3_I0_O)        0.053     4.684 r  grp_dct_dct_2d_fu_198/col_inbuf_U/dct_dct_2d_col_inbuf_ram_U/tmp6_reg_762_reg_i_13/O
                         net (fo=60, routed)          1.651     6.335    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_29s_29_1_U2/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/ram_reg[15]
    DSP48_X0Y35          DSP48E1                                      r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_29s_29_1_U2/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/p/A[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=210, unset)          1.601     9.601    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_29s_29_1_U2/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/ap_clk
    DSP48_X0Y35          DSP48E1                                      r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_29s_29_1_U2/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/p/CLK
                         clock pessimism              0.084     9.685    
                         clock uncertainty           -0.035     9.650    
    DSP48_X0Y35          DSP48E1 (Setup_dsp48e1_CLK_A[16])
                                                     -0.306     9.344    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_29s_29_1_U2/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/p
  -------------------------------------------------------------------
                         required time                          9.344    
                         arrival time                          -6.335    
  -------------------------------------------------------------------
                         slack                                  3.009    

Slack (MET) :             3.009ns  (required time - arrival time)
  Source:                 grp_dct_dct_2d_fu_198/col_inbuf_U/dct_dct_2d_col_inbuf_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_29s_29_1_U2/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/p/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.667ns  (logic 2.133ns (45.708%)  route 2.534ns (54.292%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 9.601 - 8.000 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=210, unset)          1.669     1.669    grp_dct_dct_2d_fu_198/col_inbuf_U/dct_dct_2d_col_inbuf_ram_U/ap_clk
    RAMB18_X1Y30         RAMB18E1                                     r  grp_dct_dct_2d_fu_198/col_inbuf_U/dct_dct_2d_col_inbuf_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      2.080     3.749 r  grp_dct_dct_2d_fu_198/col_inbuf_U/dct_dct_2d_col_inbuf_ram_U/ram_reg/DOADO[15]
                         net (fo=1, routed)           0.882     4.631    grp_dct_dct_2d_fu_198/col_inbuf_U/dct_dct_2d_col_inbuf_ram_U/ram_reg_n_8
    SLICE_X24Y79         LUT3 (Prop_lut3_I0_O)        0.053     4.684 r  grp_dct_dct_2d_fu_198/col_inbuf_U/dct_dct_2d_col_inbuf_ram_U/tmp6_reg_762_reg_i_13/O
                         net (fo=60, routed)          1.651     6.335    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_29s_29_1_U2/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/ram_reg[15]
    DSP48_X0Y35          DSP48E1                                      r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_29s_29_1_U2/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/p/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=210, unset)          1.601     9.601    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_29s_29_1_U2/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/ap_clk
    DSP48_X0Y35          DSP48E1                                      r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_29s_29_1_U2/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/p/CLK
                         clock pessimism              0.084     9.685    
                         clock uncertainty           -0.035     9.650    
    DSP48_X0Y35          DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -0.306     9.344    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_29s_29_1_U2/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/p
  -------------------------------------------------------------------
                         required time                          9.344    
                         arrival time                          -6.335    
  -------------------------------------------------------------------
                         slack                                  3.009    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_18_cast_reg_583_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            buf_2d_in_U/dct_dct_2d_col_inbuf_ram_U/ram_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.091ns (25.686%)  route 0.263ns (74.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=210, unset)          0.599     0.599    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/ap_clk
    SLICE_X26Y79         FDRE                                         r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_18_cast_reg_583_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y79         FDRE (Prop_fdre_C_Q)         0.091     0.690 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_18_cast_reg_583_reg[5]/Q
                         net (fo=5, routed)           0.263     0.953    buf_2d_in_U/dct_dct_2d_col_inbuf_ram_U/ADDRBWRADDR[5]
    RAMB18_X1Y31         RAMB18E1                                     r  buf_2d_in_U/dct_dct_2d_col_inbuf_ram_U/ram_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=210, unset)          0.872     0.872    buf_2d_in_U/dct_dct_2d_col_inbuf_ram_U/ap_clk
    RAMB18_X1Y31         RAMB18E1                                     r  buf_2d_in_U/dct_dct_2d_col_inbuf_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism             -0.188     0.684    
    RAMB18_X1Y31         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.145     0.829    buf_2d_in_U/dct_dct_2d_col_inbuf_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_18_cast_reg_583_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            grp_dct_dct_2d_fu_198/col_inbuf_U/dct_dct_2d_col_inbuf_ram_U/ram_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.091ns (25.686%)  route 0.263ns (74.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=210, unset)          0.599     0.599    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/ap_clk
    SLICE_X26Y79         FDRE                                         r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_18_cast_reg_583_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y79         FDRE (Prop_fdre_C_Q)         0.091     0.690 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_18_cast_reg_583_reg[5]/Q
                         net (fo=5, routed)           0.263     0.953    grp_dct_dct_2d_fu_198/col_inbuf_U/dct_dct_2d_col_inbuf_ram_U/ADDRBWRADDR[5]
    RAMB18_X1Y30         RAMB18E1                                     r  grp_dct_dct_2d_fu_198/col_inbuf_U/dct_dct_2d_col_inbuf_ram_U/ram_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=210, unset)          0.872     0.872    grp_dct_dct_2d_fu_198/col_inbuf_U/dct_dct_2d_col_inbuf_ram_U/ap_clk
    RAMB18_X1Y30         RAMB18E1                                     r  grp_dct_dct_2d_fu_198/col_inbuf_U/dct_dct_2d_col_inbuf_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism             -0.188     0.684    
    RAMB18_X1Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.145     0.829    grp_dct_dct_2d_fu_198/col_inbuf_U/dct_dct_2d_col_inbuf_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 grp_dct_dct_2d_fu_198/indvar_flatten1_reg_190_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            grp_dct_dct_2d_fu_198/indvar_flatten1_reg_190_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.130ns (56.091%)  route 0.102ns (43.909%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=210, unset)          0.630     0.630    grp_dct_dct_2d_fu_198/ap_clk
    SLICE_X23Y85         FDRE                                         r  grp_dct_dct_2d_fu_198/indvar_flatten1_reg_190_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y85         FDRE (Prop_fdre_C_Q)         0.100     0.730 r  grp_dct_dct_2d_fu_198/indvar_flatten1_reg_190_reg[1]/Q
                         net (fo=7, routed)           0.102     0.832    grp_dct_dct_2d_fu_198/indvar_flatten1_reg_190_reg__0[1]
    SLICE_X22Y85         LUT4 (Prop_lut4_I2_O)        0.030     0.862 r  grp_dct_dct_2d_fu_198/indvar_flatten1_reg_190[3]_i_1/O
                         net (fo=1, routed)           0.000     0.862    grp_dct_dct_2d_fu_198/indvar_flatten_next1_fu_380_p2[3]
    SLICE_X22Y85         FDRE                                         r  grp_dct_dct_2d_fu_198/indvar_flatten1_reg_190_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=210, unset)          0.848     0.848    grp_dct_dct_2d_fu_198/ap_clk
    SLICE_X22Y85         FDRE                                         r  grp_dct_dct_2d_fu_198/indvar_flatten1_reg_190_reg[3]/C
                         clock pessimism             -0.205     0.643    
    SLICE_X22Y85         FDRE (Hold_fdre_C_D)         0.093     0.736    grp_dct_dct_2d_fu_198/indvar_flatten1_reg_190_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 grp_dct_dct_2d_fu_198/i_5_reg_515_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            grp_dct_dct_2d_fu_198/i_2_reg_178_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.091ns (61.749%)  route 0.056ns (38.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=210, unset)          0.600     0.600    grp_dct_dct_2d_fu_198/ap_clk
    SLICE_X29Y80         FDRE                                         r  grp_dct_dct_2d_fu_198/i_5_reg_515_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80         FDRE (Prop_fdre_C_Q)         0.091     0.691 r  grp_dct_dct_2d_fu_198/i_5_reg_515_reg[3]/Q
                         net (fo=1, routed)           0.056     0.747    grp_dct_dct_2d_fu_198/i_5_reg_515[3]
    SLICE_X28Y80         FDRE                                         r  grp_dct_dct_2d_fu_198/i_2_reg_178_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=210, unset)          0.817     0.817    grp_dct_dct_2d_fu_198/ap_clk
    SLICE_X28Y80         FDRE                                         r  grp_dct_dct_2d_fu_198/i_2_reg_178_reg[3]/C
                         clock pessimism             -0.205     0.612    
    SLICE_X28Y80         FDRE (Hold_fdre_C_D)         0.007     0.619    grp_dct_dct_2d_fu_198/i_2_reg_178_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.619    
                         arrival time                           0.747    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 grp_dct_dct_2d_fu_198/indvar_flatten_reg_145_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            grp_dct_dct_2d_fu_198/indvar_flatten_reg_145_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.053%)  route 0.075ns (36.947%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=210, unset)          0.597     0.597    grp_dct_dct_2d_fu_198/ap_clk
    SLICE_X28Y77         FDRE                                         r  grp_dct_dct_2d_fu_198/indvar_flatten_reg_145_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y77         FDRE (Prop_fdre_C_Q)         0.100     0.697 r  grp_dct_dct_2d_fu_198/indvar_flatten_reg_145_reg[4]/Q
                         net (fo=4, routed)           0.075     0.772    grp_dct_dct_2d_fu_198/indvar_flatten_reg_145_reg__0[4]
    SLICE_X29Y77         LUT6 (Prop_lut6_I5_O)        0.028     0.800 r  grp_dct_dct_2d_fu_198/indvar_flatten_reg_145[5]_i_1/O
                         net (fo=1, routed)           0.000     0.800    grp_dct_dct_2d_fu_198/indvar_flatten_next_fu_270_p2[5]
    SLICE_X29Y77         FDRE                                         r  grp_dct_dct_2d_fu_198/indvar_flatten_reg_145_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=210, unset)          0.814     0.814    grp_dct_dct_2d_fu_198/ap_clk
    SLICE_X29Y77         FDRE                                         r  grp_dct_dct_2d_fu_198/indvar_flatten_reg_145_reg[5]/C
                         clock pessimism             -0.205     0.609    
    SLICE_X29Y77         FDRE (Hold_fdre_C_D)         0.061     0.670    grp_dct_dct_2d_fu_198/indvar_flatten_reg_145_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.800    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 grp_dct_dct_2d_fu_198/i_5_reg_515_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            grp_dct_dct_2d_fu_198/i_2_reg_178_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.091ns (62.374%)  route 0.055ns (37.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=210, unset)          0.600     0.600    grp_dct_dct_2d_fu_198/ap_clk
    SLICE_X29Y80         FDRE                                         r  grp_dct_dct_2d_fu_198/i_5_reg_515_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y80         FDRE (Prop_fdre_C_Q)         0.091     0.691 r  grp_dct_dct_2d_fu_198/i_5_reg_515_reg[2]/Q
                         net (fo=1, routed)           0.055     0.746    grp_dct_dct_2d_fu_198/i_5_reg_515[2]
    SLICE_X28Y80         FDRE                                         r  grp_dct_dct_2d_fu_198/i_2_reg_178_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=210, unset)          0.817     0.817    grp_dct_dct_2d_fu_198/ap_clk
    SLICE_X28Y80         FDRE                                         r  grp_dct_dct_2d_fu_198/i_2_reg_178_reg[2]/C
                         clock pessimism             -0.205     0.612    
    SLICE_X28Y80         FDRE (Hold_fdre_C_D)         0.003     0.615    grp_dct_dct_2d_fu_198/i_2_reg_178_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.746    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 grp_dct_dct_2d_fu_198/indvar_flatten1_reg_190_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            grp_dct_dct_2d_fu_198/indvar_flatten1_reg_190_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.228%)  route 0.104ns (44.772%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=210, unset)          0.630     0.630    grp_dct_dct_2d_fu_198/ap_clk
    SLICE_X23Y85         FDRE                                         r  grp_dct_dct_2d_fu_198/indvar_flatten1_reg_190_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y85         FDRE (Prop_fdre_C_Q)         0.100     0.730 r  grp_dct_dct_2d_fu_198/indvar_flatten1_reg_190_reg[1]/Q
                         net (fo=7, routed)           0.104     0.834    grp_dct_dct_2d_fu_198/indvar_flatten1_reg_190_reg__0[1]
    SLICE_X22Y85         LUT5 (Prop_lut5_I2_O)        0.028     0.862 r  grp_dct_dct_2d_fu_198/indvar_flatten1_reg_190[4]_i_1/O
                         net (fo=1, routed)           0.000     0.862    grp_dct_dct_2d_fu_198/indvar_flatten_next1_fu_380_p2[4]
    SLICE_X22Y85         FDRE                                         r  grp_dct_dct_2d_fu_198/indvar_flatten1_reg_190_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=210, unset)          0.848     0.848    grp_dct_dct_2d_fu_198/ap_clk
    SLICE_X22Y85         FDRE                                         r  grp_dct_dct_2d_fu_198/indvar_flatten1_reg_190_reg[4]/C
                         clock pessimism             -0.205     0.643    
    SLICE_X22Y85         FDRE (Hold_fdre_C_D)         0.087     0.730    grp_dct_dct_2d_fu_198/indvar_flatten1_reg_190_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.730    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_25_reg_647_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/ap_reg_ppstg_tmp_25_reg_647_pp0_it1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.456%)  route 0.106ns (51.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    0.626ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=210, unset)          0.626     0.626    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/ap_clk
    SLICE_X21Y80         FDRE                                         r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_25_reg_647_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y80         FDRE (Prop_fdre_C_Q)         0.100     0.726 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_25_reg_647_reg[5]/Q
                         net (fo=1, routed)           0.106     0.832    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_25_reg_647[5]
    SLICE_X23Y80         FDRE                                         r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/ap_reg_ppstg_tmp_25_reg_647_pp0_it1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=210, unset)          0.843     0.843    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/ap_clk
    SLICE_X23Y80         FDRE                                         r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/ap_reg_ppstg_tmp_25_reg_647_pp0_it1_reg[5]/C
                         clock pessimism             -0.188     0.655    
    SLICE_X23Y80         FDRE (Hold_fdre_C_D)         0.044     0.699    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/ap_reg_ppstg_tmp_25_reg_647_pp0_it1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.832    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 c_i_reg_154_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            c_i_mid2_reg_426_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.107ns (66.444%)  route 0.054ns (33.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.622ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=210, unset)          0.622     0.622    ap_clk
    SLICE_X20Y73         FDRE                                         r  c_i_reg_154_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y73         FDRE (Prop_fdre_C_Q)         0.107     0.729 r  c_i_reg_154_reg[2]/Q
                         net (fo=6, routed)           0.054     0.783    input_r_address0[2]
    SLICE_X21Y73         FDRE                                         r  c_i_mid2_reg_426_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=210, unset)          0.839     0.839    ap_clk
    SLICE_X21Y73         FDRE                                         r  c_i_mid2_reg_426_reg[2]/C
                         clock pessimism             -0.205     0.634    
    SLICE_X21Y73         FDRE (Hold_fdre_C_D)         0.005     0.639    c_i_mid2_reg_426_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 grp_dct_dct_2d_fu_198/indvar_flatten_reg_145_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            grp_dct_dct_2d_fu_198/indvar_flatten_reg_145_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.128ns (56.636%)  route 0.098ns (43.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=210, unset)          0.597     0.597    grp_dct_dct_2d_fu_198/ap_clk
    SLICE_X29Y77         FDRE                                         r  grp_dct_dct_2d_fu_198/indvar_flatten_reg_145_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.100     0.697 r  grp_dct_dct_2d_fu_198/indvar_flatten_reg_145_reg[5]/Q
                         net (fo=3, routed)           0.098     0.795    grp_dct_dct_2d_fu_198/indvar_flatten_reg_145_reg__0[5]
    SLICE_X28Y77         LUT3 (Prop_lut3_I2_O)        0.028     0.823 r  grp_dct_dct_2d_fu_198/indvar_flatten_reg_145[6]_i_1/O
                         net (fo=1, routed)           0.000     0.823    grp_dct_dct_2d_fu_198/indvar_flatten_next_fu_270_p2[6]
    SLICE_X28Y77         FDRE                                         r  grp_dct_dct_2d_fu_198/indvar_flatten_reg_145_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=210, unset)          0.814     0.814    grp_dct_dct_2d_fu_198/ap_clk
    SLICE_X28Y77         FDRE                                         r  grp_dct_dct_2d_fu_198/indvar_flatten_reg_145_reg[6]/C
                         clock pessimism             -0.205     0.609    
    SLICE_X28Y77         FDRE (Hold_fdre_C_D)         0.061     0.670    grp_dct_dct_2d_fu_198/indvar_flatten_reg_145_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.823    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.292         8.000       4.708      DSP48_X1Y35   grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp5_reg_757_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.292         8.000       4.708      DSP48_X1Y33   grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp6_reg_762_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.292         8.000       4.708      DSP48_X0Y32   grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_10_1_reg_707_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.292         8.000       4.708      DSP48_X0Y34   grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_10_3_reg_717_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.292         8.000       4.708      DSP48_X1Y34   grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_10_5_reg_742_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.292         8.000       4.708      DSP48_X0Y33   grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp2_reg_747_reg/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.183         8.000       5.817      RAMB18_X1Y31  buf_2d_in_U/dct_dct_2d_col_inbuf_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.183         8.000       5.817      RAMB18_X1Y31  buf_2d_in_U/dct_dct_2d_col_inbuf_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.183         8.000       5.817      RAMB18_X1Y34  buf_2d_out_U/dct_dct_2d_row_outbuf_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.183         8.000       5.817      RAMB18_X1Y30  grp_dct_dct_2d_fu_198/col_inbuf_U/dct_dct_2d_col_inbuf_ram_U/ram_reg/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X25Y75  ap_CS_fsm_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X25Y75  ap_CS_fsm_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X26Y79  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_18_cast_reg_583_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X25Y79  grp_dct_dct_2d_fu_198/i_1_mid2_reg_490_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X28Y77  grp_dct_dct_2d_fu_198/i_1_reg_167_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X28Y77  grp_dct_dct_2d_fu_198/i_1_reg_167_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X26Y82  c_i6_reg_187_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X27Y82  c_i6_reg_187_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X21Y73  c_i_mid2_reg_426_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X20Y73  c_i_reg_154_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X27Y81  ap_CS_fsm_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X14Y81  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/k_1_reg_632_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X15Y81  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_25_reg_647_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X26Y81  grp_dct_dct_2d_fu_198/i_3_mid2_reg_529_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X26Y81  grp_dct_dct_2d_fu_198/i_3_mid2_reg_529_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X26Y81  grp_dct_dct_2d_fu_198/i_3_mid2_reg_529_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X26Y81  grp_dct_dct_2d_fu_198/i_3_mid2_reg_529_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X21Y75  exitcond_flatten_reg_417_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X27Y81  grp_dct_dct_2d_fu_198/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         4.000       3.650      SLICE_X27Y81  grp_dct_dct_2d_fu_198/ap_CS_fsm_reg[1]/C



