Source Block: hdl/library/common/up_axi.v@133:143@HdlIdDef
  reg     [31:0]  up_access_rdata = 'd0;

  // internal wires

  wire            up_axi_wr_s;
  wire            up_axi_rd_s;
  wire    [31:0]  up_rdata_s;
  wire            up_ack_s;

  // responses are always okay


Diff Content:
+ 138   wire            up_axi_ack_s;

Clone Blocks:
Clone Blocks 1:
hdl/library/common/up_axi.v@132:142
  reg             up_access_ack = 'd0;
  reg     [31:0]  up_access_rdata = 'd0;

  // internal wires

  wire            up_axi_wr_s;
  wire            up_axi_rd_s;
  wire    [31:0]  up_rdata_s;
  wire            up_ack_s;

  // responses are always okay

Clone Blocks 2:
hdl/library/common/up_axi.v@134:144

  // internal wires

  wire            up_axi_wr_s;
  wire            up_axi_rd_s;
  wire    [31:0]  up_rdata_s;
  wire            up_ack_s;

  // responses are always okay

  assign up_axi_bresp = 2'd0;

