Reading OpenROAD database at '/foss/designs/ALU/runs/RUN_2025-06-08_17-25-06/41-openroad-repairantennas/1-diodeinsertion/ALU_7bit.odb'…
Reading library file at '/foss/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/usr/local/lib/python3.12/dist-packages/openlane/scripts/base.sdc'…
[WARNING STA-0366] port 'clk' not found.
[INFO] Using clock clk…
[INFO] Setting output delay to: 5.0
[INFO] Setting input delay to: 5.0
[WARNING STA-0366] port 'clk' not found.
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[WARNING STA-0419] transition time can not be specified for virtual clocks.
[INFO] Setting timing derate to: 5%
[WARNING STA-0450] virtual clock clk can not be propagated.
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       28
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   ALU_7bit
Die area:                 ( 0 0 ) ( 50000 50000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     99
Number of terminals:      25
Number of snets:          2
Number of nets:           82

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 55.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 1597.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 233.
[INFO DRT-0033] via shape region query size = 55.
[INFO DRT-0033] met2 shape region query size = 39.
[INFO DRT-0033] via2 shape region query size = 44.
[INFO DRT-0033] met3 shape region query size = 50.
[INFO DRT-0033] via3 shape region query size = 44.
[INFO DRT-0033] met4 shape region query size = 15.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 181 pins.
[INFO DRT-0081]   Complete 49 unique inst patterns.
[INFO DRT-0084]   Complete 37 groups.
#scanned instances     = 99
#unique  instances     = 55
#stdCellGenAp          = 1277
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 1082
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 228
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:01, memory = 131.34 (MB), peak = 131.34 (MB)

[INFO DRT-0157] Number of guides:     473

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 7 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 7 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 169.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 121.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 57.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 17.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 226 vertical wires in 1 frboxes and 138 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 16 vertical wires in 1 frboxes and 48 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 132.38 (MB), peak = 132.38 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 132.38 (MB), peak = 132.38 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 138.04 (MB).
[INFO DRT-0199]   Number of violations = 11.
Viol/Layer        met1   met3
Metal Spacing        0      4
Short                7      0
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 499.82 (MB), peak = 499.82 (MB)
Total wire length = 1119 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 654 um.
Total wire length on LAYER met2 = 402 um.
Total wire length on LAYER met3 = 62 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 455.
Up-via summary (total 455):

----------------------
 FR_MASTERSLICE      0
            li1    228
           met1    210
           met2     17
           met3      0
           met4      0
----------------------
                   455


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 11 violations.
    elapsed time = 00:00:00, memory = 499.82 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 499.82 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 504.07 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 504.07 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer        met1
Metal Spacing        1
Short                1
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 505.20 (MB), peak = 505.20 (MB)
Total wire length = 1131 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 643 um.
Total wire length on LAYER met2 = 421 um.
Total wire length on LAYER met3 = 67 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 467.
Up-via summary (total 467):

----------------------
 FR_MASTERSLICE      0
            li1    228
           met1    222
           met2     17
           met3      0
           met4      0
----------------------
                   467


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 505.20 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 505.20 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 505.20 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 521.36 (MB).
[INFO DRT-0199]   Number of violations = 7.
Viol/Layer        met1
Short                7
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 521.36 (MB), peak = 521.36 (MB)
Total wire length = 1113 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 630 um.
Total wire length on LAYER met2 = 415 um.
Total wire length on LAYER met3 = 67 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 469.
Up-via summary (total 469):

----------------------
 FR_MASTERSLICE      0
            li1    228
           met1    224
           met2     17
           met3      0
           met4      0
----------------------
                   469


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 7 violations.
    elapsed time = 00:00:00, memory = 521.36 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 521.36 (MB), peak = 521.36 (MB)
Total wire length = 1099 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 550 um.
Total wire length on LAYER met2 = 419 um.
Total wire length on LAYER met3 = 128 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 475.
Up-via summary (total 475):

----------------------
 FR_MASTERSLICE      0
            li1    228
           met1    218
           met2     29
           met3      0
           met4      0
----------------------
                   475


[INFO DRT-0198] Complete detail routing.
Total wire length = 1099 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 550 um.
Total wire length on LAYER met2 = 419 um.
Total wire length on LAYER met3 = 128 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 475.
Up-via summary (total 475):

----------------------
 FR_MASTERSLICE      0
            li1    228
           met1    218
           met2     29
           met3      0
           met4      0
----------------------
                   475


[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:03, memory = 521.36 (MB), peak = 521.36 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                                20      75.07
  Tap cell                                 12      15.01
  Timing Repair Buffer                     21      96.34
  Inverter                                  6      22.52
  Multi-Input combinational cell           40     355.34
  Total                                    99     564.29
Writing OpenROAD database to '/foss/designs/ALU/runs/RUN_2025-06-08_17-25-06/43-openroad-detailedrouting/ALU_7bit.odb'…
Writing netlist to '/foss/designs/ALU/runs/RUN_2025-06-08_17-25-06/43-openroad-detailedrouting/ALU_7bit.nl.v'…
Writing powered netlist to '/foss/designs/ALU/runs/RUN_2025-06-08_17-25-06/43-openroad-detailedrouting/ALU_7bit.pnl.v'…
Writing layout to '/foss/designs/ALU/runs/RUN_2025-06-08_17-25-06/43-openroad-detailedrouting/ALU_7bit.def'…
Writing timing constraints to '/foss/designs/ALU/runs/RUN_2025-06-08_17-25-06/43-openroad-detailedrouting/ALU_7bit.sdc'…
