##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for LIN_IntClock
		4.3::Critical Path Report for PS2_IntClock
		4.4::Critical Path Report for UART_2_IntClock
		4.5::Critical Path Report for timer_clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (PS2_IntClock:R vs. PS2_IntClock:R)
		5.2::Critical Path Report for (UART_2_IntClock:R vs. UART_2_IntClock:R)
		5.3::Critical Path Report for (LIN_IntClock:R vs. LIN_IntClock:R)
		5.4::Critical Path Report for (timer_clock:R vs. timer_clock:R)
		5.5::Critical Path Report for (CyBUS_CLK:R vs. PS2_IntClock:R)
		5.6::Critical Path Report for (CyBUS_CLK:R vs. LIN_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 11
Clock: Clock_1          | N/A                   | Target: 0.00 MHz   | 
Clock: Clock_1(routed)  | N/A                   | Target: 0.00 MHz   | 
Clock: CyBUS_CLK        | Frequency: 47.64 MHz  | Target: 48.00 MHz  | 
Clock: CyILO            | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO            | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK     | N/A                   | Target: 48.00 MHz  | 
Clock: CyPLL_OUT        | N/A                   | Target: 48.00 MHz  | 
Clock: LIN_IntClock     | Frequency: 43.71 MHz  | Target: 0.15 MHz   | 
Clock: PS2_IntClock     | Frequency: 56.77 MHz  | Target: 0.31 MHz   | 
Clock: UART_2_IntClock  | Frequency: 43.29 MHz  | Target: 0.31 MHz   | 
Clock: timer_clock      | Frequency: 54.24 MHz  | Target: 0.01 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK        LIN_IntClock     20833.3          -156        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        PS2_IntClock     20833.3          5349        N/A              N/A         N/A              N/A         N/A              N/A         
LIN_IntClock     LIN_IntClock     6.52083e+006     6497957     N/A              N/A         N/A              N/A         N/A              N/A         
PS2_IntClock     PS2_IntClock     3.25e+006        3232386     N/A              N/A         N/A              N/A         N/A              N/A         
UART_2_IntClock  UART_2_IntClock  3.25e+006        3226902     N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock      timer_clock      7.8125e+007      78106564    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name    Clock to Out  Clock Name:Phase   
-----------  ------------  -----------------  
Tx_1(0)_PAD  32030         LIN_IntClock:R     
Tx_2(0)_PAD  28436         UART_2_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 47.64 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \LIN:BUART:rx_state_2\/main_5
Capture Clock  : \LIN:BUART:rx_state_2\/clock_0
Path slack     : -156p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#313 vs. LIN_IntClock:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17480
-------------------------------------   ----- 
End-of-path arrival time (ps)           17480
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                     synccell      1480   1480   -156  RISE       1
\LIN:BUART:rx_postpoll\/main_2       macrocell12   2953   4433   -156  RISE       1
\LIN:BUART:rx_postpoll\/q            macrocell12   3350   7783   -156  RISE       1
\LIN:BUART:rx_state_2_split\/main_3  macrocell16   4063  11845   -156  RISE       1
\LIN:BUART:rx_state_2_split\/q       macrocell16   3350  15195   -156  RISE       1
\LIN:BUART:rx_state_2\/main_5        macrocell15   2284  17480   -156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_2\/clock_0                             macrocell15         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for LIN_IntClock
******************************************
Clock: LIN_IntClock
Frequency: 43.71 MHz | Target: 0.15 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \LIN:BUART:rx_state_2\/main_5
Capture Clock  : \LIN:BUART:rx_state_2\/clock_0
Path slack     : 6497957p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19366
-------------------------------------   ----- 
End-of-path arrival time (ps)           19366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                           macrocell1    1250   1250  6497957  RISE       1
\LIN:BUART:rx_postpoll\/main_1       macrocell12   5069   6319  6497957  RISE       1
\LIN:BUART:rx_postpoll\/q            macrocell12   3350   9669  6497957  RISE       1
\LIN:BUART:rx_state_2_split\/main_3  macrocell16   4063  13732  6497957  RISE       1
\LIN:BUART:rx_state_2_split\/q       macrocell16   3350  17082  6497957  RISE       1
\LIN:BUART:rx_state_2\/main_5        macrocell15   2284  19366  6497957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_2\/clock_0                             macrocell15         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for PS2_IntClock
******************************************
Clock: PS2_IntClock
Frequency: 56.77 MHz | Target: 0.31 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \PS2:BUART:sRX:RxSts\/status_4
Capture Clock  : \PS2:BUART:sRX:RxSts\/clock
Path slack     : 3232386p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (PS2_IntClock:R#1 vs. PS2_IntClock:R#2)   3250000
- Setup time                                               -1570
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3248430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16044
-------------------------------------   ----- 
End-of-path arrival time (ps)           16044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:sRX:RxShifter:u0\/clock                         datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\PS2:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell5   5280   5280  3232386  RISE       1
\PS2:BUART:rx_status_4\/main_1                 macrocell45     2883   8163  3232386  RISE       1
\PS2:BUART:rx_status_4\/q                      macrocell45     3350  11513  3232386  RISE       1
\PS2:BUART:sRX:RxSts\/status_4                 statusicell4    4531  16044  3232386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:sRX:RxSts\/clock                                statusicell4        0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for UART_2_IntClock
*********************************************
Clock: UART_2_IntClock
Frequency: 43.29 MHz | Target: 0.31 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_0\/q
Path End       : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3226902p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   3250000
- Setup time                                                    -11520
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3238480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11578
-------------------------------------   ----- 
End-of-path arrival time (ps)           11578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell50         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_0\/q                      macrocell50     1250   1250  3226902  RISE       1
\UART_2:BUART:counter_load_not\/main_1           macrocell47     4079   5329  3226902  RISE       1
\UART_2:BUART:counter_load_not\/q                macrocell47     3350   8679  3226902  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell7   2899  11578  3226902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell7       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for timer_clock
*****************************************
Clock: timer_clock
Frequency: 54.24 MHz | Target: 0.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_Timer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \LIN_Timer:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \LIN_Timer:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 78106564p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   78125000
- Setup time                                             -11520
----------------------------------------------------   -------- 
End-of-path required time (ps)                         78113480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6916
-------------------------------------   ---- 
End-of-path arrival time (ps)           6916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN_Timer:TimerUDB:sT8:timerdp:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\LIN_Timer:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell4   3850   3850  78106564  RISE       1
\LIN_Timer:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell4   3066   6916  78106564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN_Timer:TimerUDB:sT8:timerdp:u0\/clock                  datapathcell4       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (PS2_IntClock:R vs. PS2_IntClock:R)
*****************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \PS2:BUART:sRX:RxSts\/status_4
Capture Clock  : \PS2:BUART:sRX:RxSts\/clock
Path slack     : 3232386p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (PS2_IntClock:R#1 vs. PS2_IntClock:R#2)   3250000
- Setup time                                               -1570
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3248430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16044
-------------------------------------   ----- 
End-of-path arrival time (ps)           16044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:sRX:RxShifter:u0\/clock                         datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\PS2:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell5   5280   5280  3232386  RISE       1
\PS2:BUART:rx_status_4\/main_1                 macrocell45     2883   8163  3232386  RISE       1
\PS2:BUART:rx_status_4\/q                      macrocell45     3350  11513  3232386  RISE       1
\PS2:BUART:sRX:RxSts\/status_4                 statusicell4    4531  16044  3232386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:sRX:RxSts\/clock                                statusicell4        0      0  RISE       1


5.2::Critical Path Report for (UART_2_IntClock:R vs. UART_2_IntClock:R)
***********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_0\/q
Path End       : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3226902p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   3250000
- Setup time                                                    -11520
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3238480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11578
-------------------------------------   ----- 
End-of-path arrival time (ps)           11578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell50         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_0\/q                      macrocell50     1250   1250  3226902  RISE       1
\UART_2:BUART:counter_load_not\/main_1           macrocell47     4079   5329  3226902  RISE       1
\UART_2:BUART:counter_load_not\/q                macrocell47     3350   8679  3226902  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell7   2899  11578  3226902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell7       0      0  RISE       1


5.3::Critical Path Report for (LIN_IntClock:R vs. LIN_IntClock:R)
*****************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \LIN:BUART:rx_state_2\/main_5
Capture Clock  : \LIN:BUART:rx_state_2\/clock_0
Path slack     : 6497957p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19366
-------------------------------------   ----- 
End-of-path arrival time (ps)           19366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q                           macrocell1    1250   1250  6497957  RISE       1
\LIN:BUART:rx_postpoll\/main_1       macrocell12   5069   6319  6497957  RISE       1
\LIN:BUART:rx_postpoll\/q            macrocell12   3350   9669  6497957  RISE       1
\LIN:BUART:rx_state_2_split\/main_3  macrocell16   4063  13732  6497957  RISE       1
\LIN:BUART:rx_state_2_split\/q       macrocell16   3350  17082  6497957  RISE       1
\LIN:BUART:rx_state_2\/main_5        macrocell15   2284  19366  6497957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_2\/clock_0                             macrocell15         0      0  RISE       1


5.4::Critical Path Report for (timer_clock:R vs. timer_clock:R)
***************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_Timer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \LIN_Timer:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \LIN_Timer:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 78106564p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   78125000
- Setup time                                             -11520
----------------------------------------------------   -------- 
End-of-path required time (ps)                         78113480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6916
-------------------------------------   ---- 
End-of-path arrival time (ps)           6916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN_Timer:TimerUDB:sT8:timerdp:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\LIN_Timer:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell4   3850   3850  78106564  RISE       1
\LIN_Timer:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell4   3066   6916  78106564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN_Timer:TimerUDB:sT8:timerdp:u0\/clock                  datapathcell4       0      0  RISE       1


5.5::Critical Path Report for (CyBUS_CLK:R vs. PS2_IntClock:R)
**************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PS2_IN(0)_SYNC/out
Path End       : \PS2:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \PS2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 5349p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#156 vs. PS2_IntClock:R#2)   20833
- Setup time                                            -5210
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          15623

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10275
-------------------------------------   ----- 
End-of-path arrival time (ps)           10275
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PS2_IN(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
PS2_IN(0)_SYNC/out                     synccell        1480   1480   5349  RISE       1
\PS2:BUART:rx_postpoll\/main_2         macrocell39     3136   4616   5349  RISE       1
\PS2:BUART:rx_postpoll\/q              macrocell39     3350   7966   5349  RISE       1
\PS2:BUART:sRX:RxShifter:u0\/route_si  datapathcell5   2309  10275   5349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:sRX:RxShifter:u0\/clock                         datapathcell5       0      0  RISE       1


5.6::Critical Path Report for (CyBUS_CLK:R vs. LIN_IntClock:R)
**************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \LIN:BUART:rx_state_2\/main_5
Capture Clock  : \LIN:BUART:rx_state_2\/clock_0
Path slack     : -156p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#313 vs. LIN_IntClock:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17480
-------------------------------------   ----- 
End-of-path arrival time (ps)           17480
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                     synccell      1480   1480   -156  RISE       1
\LIN:BUART:rx_postpoll\/main_2       macrocell12   2953   4433   -156  RISE       1
\LIN:BUART:rx_postpoll\/q            macrocell12   3350   7783   -156  RISE       1
\LIN:BUART:rx_state_2_split\/main_3  macrocell16   4063  11845   -156  RISE       1
\LIN:BUART:rx_state_2_split\/q       macrocell16   3350  15195   -156  RISE       1
\LIN:BUART:rx_state_2\/main_5        macrocell15   2284  17480   -156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_2\/clock_0                             macrocell15         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \LIN:BUART:rx_state_2\/main_5
Capture Clock  : \LIN:BUART:rx_state_2\/clock_0
Path slack     : -156p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#313 vs. LIN_IntClock:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17480
-------------------------------------   ----- 
End-of-path arrival time (ps)           17480
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                     synccell      1480   1480   -156  RISE       1
\LIN:BUART:rx_postpoll\/main_2       macrocell12   2953   4433   -156  RISE       1
\LIN:BUART:rx_postpoll\/q            macrocell12   3350   7783   -156  RISE       1
\LIN:BUART:rx_state_2_split\/main_3  macrocell16   4063  11845   -156  RISE       1
\LIN:BUART:rx_state_2_split\/q       macrocell16   3350  15195   -156  RISE       1
\LIN:BUART:rx_state_2\/main_5        macrocell15   2284  17480   -156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_2\/clock_0                             macrocell15         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \LIN:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \LIN:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3276p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#313 vs. LIN_IntClock:R#2)   20833
- Setup time                                            -5210
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          15623

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12347
-------------------------------------   ----- 
End-of-path arrival time (ps)           12347
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                       synccell        1480   1480   -156  RISE       1
\LIN:BUART:rx_postpoll\/main_2         macrocell12     2953   4433   -156  RISE       1
\LIN:BUART:rx_postpoll\/q              macrocell12     3350   7783   -156  RISE       1
\LIN:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   4565  12347   3276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxShifter:u0\/clock                         datapathcell1       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \LIN:BUART:rx_break_detect\/main_3
Capture Clock  : \LIN:BUART:rx_break_detect\/clock_0
Path slack     : 4085p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#313 vs. LIN_IntClock:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13239
-------------------------------------   ----- 
End-of-path arrival time (ps)           13239
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                    synccell      1480   1480   -156  RISE       1
\LIN:BUART:rx_postpoll\/main_2      macrocell12   2953   4433   -156  RISE       1
\LIN:BUART:rx_postpoll\/q           macrocell12   3350   7783   -156  RISE       1
\LIN:BUART:rx_break_detect\/main_3  macrocell8    5456  13239   4085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_break_detect\/clock_0                        macrocell8          0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \LIN:BUART:rx_state_2\/main_3
Capture Clock  : \LIN:BUART:rx_state_2\/clock_0
Path slack     : 4907p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#313 vs. LIN_IntClock:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12416
-------------------------------------   ----- 
End-of-path arrival time (ps)           12416
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                synccell      1480   1480   -156  RISE       1
\LIN:BUART:rx_postpoll\/main_2  macrocell12   2953   4433   -156  RISE       1
\LIN:BUART:rx_postpoll\/q       macrocell12   3350   7783   -156  RISE       1
\LIN:BUART:rx_state_2\/main_3   macrocell15   4633  12416   4907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_2\/clock_0                             macrocell15         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PS2_IN(0)_SYNC/out
Path End       : \PS2:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \PS2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 5349p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#156 vs. PS2_IntClock:R#2)   20833
- Setup time                                            -5210
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          15623

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10275
-------------------------------------   ----- 
End-of-path arrival time (ps)           10275
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PS2_IN(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
PS2_IN(0)_SYNC/out                     synccell        1480   1480   5349  RISE       1
\PS2:BUART:rx_postpoll\/main_2         macrocell39     3136   4616   5349  RISE       1
\PS2:BUART:rx_postpoll\/q              macrocell39     3350   7966   5349  RISE       1
\PS2:BUART:sRX:RxShifter:u0\/route_si  datapathcell5   2309  10275   5349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:sRX:RxShifter:u0\/clock                         datapathcell5       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \LIN:BUART:rx_state_0\/main_3
Capture Clock  : \LIN:BUART:rx_state_0\/clock_0
Path slack     : 6299p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#313 vs. LIN_IntClock:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11024
-------------------------------------   ----- 
End-of-path arrival time (ps)           11024
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                synccell      1480   1480   -156  RISE       1
\LIN:BUART:rx_postpoll\/main_2  macrocell12   2953   4433   -156  RISE       1
\LIN:BUART:rx_postpoll\/q       macrocell12   3350   7783   -156  RISE       1
\LIN:BUART:rx_state_0\/main_3   macrocell13   3242  11024   6299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_0\/clock_0                             macrocell13         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \LIN:BUART:rx_state_1\/main_3
Capture Clock  : \LIN:BUART:rx_state_1\/clock_0
Path slack     : 6299p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#313 vs. LIN_IntClock:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11024
-------------------------------------   ----- 
End-of-path arrival time (ps)           11024
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                synccell      1480   1480   -156  RISE       1
\LIN:BUART:rx_postpoll\/main_2  macrocell12   2953   4433   -156  RISE       1
\LIN:BUART:rx_postpoll\/q       macrocell12   3350   7783   -156  RISE       1
\LIN:BUART:rx_state_1\/main_3   macrocell14   3242  11024   6299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_1\/clock_0                             macrocell14         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \LIN:BUART:rx_status_3\/main_3
Capture Clock  : \LIN:BUART:rx_status_3\/clock_0
Path slack     : 6299p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#313 vs. LIN_IntClock:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11024
-------------------------------------   ----- 
End-of-path arrival time (ps)           11024
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out                synccell      1480   1480   -156  RISE       1
\LIN:BUART:rx_postpoll\/main_2  macrocell12   2953   4433   -156  RISE       1
\LIN:BUART:rx_postpoll\/q       macrocell12   3350   7783   -156  RISE       1
\LIN:BUART:rx_status_3\/main_3  macrocell20   3242  11024   6299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_status_3\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 12294p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#313 vs. LIN_IntClock:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5030
-------------------------------------   ---- 
End-of-path arrival time (ps)           5030
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out  synccell      1480   1480   -156  RISE       1
MODIN1_0/main_3   macrocell1    3550   5030  12294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 12294p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#313 vs. LIN_IntClock:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5030
-------------------------------------   ---- 
End-of-path arrival time (ps)           5030
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out  synccell      1480   1480   -156  RISE       1
MODIN1_1/main_4   macrocell2    3550   5030  12294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PS2_IN(0)_SYNC/out
Path End       : \PS2:BUART:pollcount_0\/main_3
Capture Clock  : \PS2:BUART:pollcount_0\/clock_0
Path slack     : 12706p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#156 vs. PS2_IntClock:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4617
-------------------------------------   ---- 
End-of-path arrival time (ps)           4617
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PS2_IN(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
PS2_IN(0)_SYNC/out              synccell      1480   1480   5349  RISE       1
\PS2:BUART:pollcount_0\/main_3  macrocell32   3137   4617  12706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:pollcount_0\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PS2_IN(0)_SYNC/out
Path End       : \PS2:BUART:pollcount_1\/main_4
Capture Clock  : \PS2:BUART:pollcount_1\/clock_0
Path slack     : 12706p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#156 vs. PS2_IntClock:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4617
-------------------------------------   ---- 
End-of-path arrival time (ps)           4617
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PS2_IN(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
PS2_IN(0)_SYNC/out              synccell      1480   1480   5349  RISE       1
\PS2:BUART:pollcount_1\/main_4  macrocell33   3137   4617  12706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:pollcount_1\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PS2_IN(0)_SYNC/out
Path End       : \PS2:BUART:rx_last\/main_0
Capture Clock  : \PS2:BUART:rx_last\/clock_0
Path slack     : 12706p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#156 vs. PS2_IntClock:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4617
-------------------------------------   ---- 
End-of-path arrival time (ps)           4617
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PS2_IN(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
PS2_IN(0)_SYNC/out          synccell      1480   1480   5349  RISE       1
\PS2:BUART:rx_last\/main_0  macrocell37   3137   4617  12706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_last\/clock_0                                macrocell37         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PS2_IN(0)_SYNC/out
Path End       : \PS2:BUART:rx_status_3\/main_7
Capture Clock  : \PS2:BUART:rx_status_3\/clock_0
Path slack     : 12707p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#156 vs. PS2_IntClock:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4616
-------------------------------------   ---- 
End-of-path arrival time (ps)           4616
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PS2_IN(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
PS2_IN(0)_SYNC/out              synccell      1480   1480   5349  RISE       1
\PS2:BUART:rx_status_3\/main_7  macrocell44   3136   4616  12707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_status_3\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)_SYNC/out
Path End       : \LIN:BUART:rx_last\/main_0
Capture Clock  : \LIN:BUART:rx_last\/clock_0
Path slack     : 12891p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#313 vs. LIN_IntClock:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4433
-------------------------------------   ---- 
End-of-path arrival time (ps)           4433
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)_SYNC/clock                                          synccell            0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)_SYNC/out            synccell      1480   1480   -156  RISE       1
\LIN:BUART:rx_last\/main_0  macrocell10   2953   4433  12891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_last\/clock_0                                macrocell10         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PS2_IN(0)_SYNC/out
Path End       : \PS2:BUART:rx_state_0\/main_10
Capture Clock  : \PS2:BUART:rx_state_0\/clock_0
Path slack     : 12893p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#156 vs. PS2_IntClock:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4431
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PS2_IN(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
PS2_IN(0)_SYNC/out              synccell      1480   1480   5349  RISE       1
\PS2:BUART:rx_state_0\/main_10  macrocell40   2951   4431  12893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_state_0\/clock_0                             macrocell40         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PS2_IN(0)_SYNC/out
Path End       : \PS2:BUART:rx_state_2\/main_9
Capture Clock  : \PS2:BUART:rx_state_2\/clock_0
Path slack     : 12893p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#156 vs. PS2_IntClock:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4431
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PS2_IN(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
PS2_IN(0)_SYNC/out             synccell      1480   1480   5349  RISE       1
\PS2:BUART:rx_state_2\/main_9  macrocell41   2951   4431  12893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_state_2\/clock_0                             macrocell41         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_0\/q
Path End       : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3226902p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   3250000
- Setup time                                                    -11520
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3238480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11578
-------------------------------------   ----- 
End-of-path arrival time (ps)           11578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell50         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_0\/q                      macrocell50     1250   1250  3226902  RISE       1
\UART_2:BUART:counter_load_not\/main_1           macrocell47     4079   5329  3226902  RISE       1
\UART_2:BUART:counter_load_not\/q                macrocell47     3350   8679  3226902  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell7   2899  11578  3226902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell7       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \UART_2:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3229442p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   3250000
- Setup time                                                     -6290
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3243710

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14268
-------------------------------------   ----- 
End-of-path arrival time (ps)           14268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell7       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell7   5680   5680  3229442  RISE       1
\UART_2:BUART:tx_bitclk_enable_pre\/main_0      macrocell49     2302   7982  3229442  RISE       1
\UART_2:BUART:tx_bitclk_enable_pre\/q           macrocell49     3350  11332  3229442  RISE       1
\UART_2:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell6   2936  14268  3229442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:TxShifter:u0\/clock                      datapathcell6       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \PS2:BUART:sRX:RxSts\/status_4
Capture Clock  : \PS2:BUART:sRX:RxSts\/clock
Path slack     : 3232386p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (PS2_IntClock:R#1 vs. PS2_IntClock:R#2)   3250000
- Setup time                                               -1570
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3248430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16044
-------------------------------------   ----- 
End-of-path arrival time (ps)           16044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:sRX:RxShifter:u0\/clock                         datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\PS2:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell5   5280   5280  3232386  RISE       1
\PS2:BUART:rx_status_4\/main_1                 macrocell45     2883   8163  3232386  RISE       1
\PS2:BUART:rx_status_4\/q                      macrocell45     3350  11513  3232386  RISE       1
\PS2:BUART:sRX:RxSts\/status_4                 statusicell4    4531  16044  3232386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:sRX:RxSts\/clock                                statusicell4        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_2:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_2:BUART:sTX:TxSts\/clock
Path slack     : 3233309p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   3250000
- Setup time                                                     -1570
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3248430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15121
-------------------------------------   ----- 
End-of-path arrival time (ps)           15121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:TxShifter:u0\/clock                      datapathcell6       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell6   5280   5280  3233309  RISE       1
\UART_2:BUART:tx_status_0\/main_2                 macrocell53     4168   9448  3233309  RISE       1
\UART_2:BUART:tx_status_0\/q                      macrocell53     3350  12798  3233309  RISE       1
\UART_2:BUART:sTX:TxSts\/status_0                 statusicell5    2323  15121  3233309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:TxSts\/clock                             statusicell5        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:BUART:rx_state_2\/q
Path End       : \PS2:BUART:sRX:RxBitCounter\/load
Capture Clock  : \PS2:BUART:sRX:RxBitCounter\/clock
Path slack     : 3234750p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (PS2_IntClock:R#1 vs. PS2_IntClock:R#2)   3250000
- Setup time                                               -4220
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3245780

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11030
-------------------------------------   ----- 
End-of-path arrival time (ps)           11030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_state_2\/clock_0                             macrocell41         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\PS2:BUART:rx_state_2\/q            macrocell41   1250   1250  3234750  RISE       1
\PS2:BUART:rx_counter_load\/main_3  macrocell36   4114   5364  3234750  RISE       1
\PS2:BUART:rx_counter_load\/q       macrocell36   3350   8714  3234750  RISE       1
\PS2:BUART:sRX:RxBitCounter\/load   count7cell    2316  11030  3234750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_2:BUART:txn\/main_3
Capture Clock  : \UART_2:BUART:txn\/clock_0
Path slack     : 3236917p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9573
-------------------------------------   ---- 
End-of-path arrival time (ps)           9573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:TxShifter:u0\/clock                      datapathcell6       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:sTX:TxShifter:u0\/so_comb  datapathcell6   7280   7280  3236917  RISE       1
\UART_2:BUART:txn\/main_3                macrocell55     2293   9573  3236917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:txn\/clock_0                                 macrocell55         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_2:BUART:tx_state_0\/main_2
Capture Clock  : \UART_2:BUART:tx_state_0\/clock_0
Path slack     : 3237042p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9448
-------------------------------------   ---- 
End-of-path arrival time (ps)           9448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:TxShifter:u0\/clock                      datapathcell6       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell6   5280   5280  3233309  RISE       1
\UART_2:BUART:tx_state_0\/main_2                  macrocell50     4168   9448  3237042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell50         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_0\/q
Path End       : \UART_2:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3237993p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   3250000
- Setup time                                                     -6290
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3243710

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5717
-------------------------------------   ---- 
End-of-path arrival time (ps)           5717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell50         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_0\/q                macrocell50     1250   1250  3226902  RISE       1
\UART_2:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell6   4467   5717  3237993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:TxShifter:u0\/clock                      datapathcell6       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:BUART:rx_bitclk_enable\/q
Path End       : \PS2:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \PS2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3238328p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (PS2_IntClock:R#1 vs. PS2_IntClock:R#2)   3250000
- Setup time                                               -6300
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3243700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5372
-------------------------------------   ---- 
End-of-path arrival time (ps)           5372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_bitclk_enable\/clock_0                       macrocell35         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\PS2:BUART:rx_bitclk_enable\/q          macrocell35     1250   1250  3238328  RISE       1
\PS2:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell5   4122   5372  3238328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:sRX:RxShifter:u0\/clock                         datapathcell5       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \UART_2:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_2:BUART:tx_bitclk\/clock_0
Path slack     : 3238508p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7982
-------------------------------------   ---- 
End-of-path arrival time (ps)           7982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell7       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell7   5680   5680  3229442  RISE       1
\UART_2:BUART:tx_bitclk\/main_0                 macrocell48     2302   7982  3238508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_bitclk\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:BUART:rx_address_detected\/q
Path End       : \PS2:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \PS2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3238885p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (PS2_IntClock:R#1 vs. PS2_IntClock:R#2)   3250000
- Setup time                                               -6300
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3243700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4815
-------------------------------------   ---- 
End-of-path arrival time (ps)           4815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_address_detected\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\PS2:BUART:rx_address_detected\/q       macrocell34     1250   1250  3236550  RISE       1
\PS2:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell5   3565   4815  3238885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:sRX:RxShifter:u0\/clock                         datapathcell5       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_1\/q
Path End       : \UART_2:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3239346p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   3250000
- Setup time                                                     -6290
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3243710

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4364
-------------------------------------   ---- 
End-of-path arrival time (ps)           4364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell51         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_1\/q                macrocell51     1250   1250  3227880  RISE       1
\UART_2:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell6   3114   4364  3239346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:TxShifter:u0\/clock                      datapathcell6       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:BUART:rx_state_0\/q
Path End       : \PS2:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \PS2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3239367p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (PS2_IntClock:R#1 vs. PS2_IntClock:R#2)   3250000
- Setup time                                               -6300
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3243700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4333
-------------------------------------   ---- 
End-of-path arrival time (ps)           4333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_state_0\/clock_0                             macrocell40         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\PS2:BUART:rx_state_0\/q                macrocell40     1250   1250  3235048  RISE       1
\PS2:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell5   3083   4333  3239367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:sRX:RxShifter:u0\/clock                         datapathcell5       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:BUART:sRX:RxBitCounter\/count_5
Path End       : \PS2:BUART:rx_state_0\/main_6
Capture Clock  : \PS2:BUART:rx_state_0\/clock_0
Path slack     : 3239918p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (PS2_IntClock:R#1 vs. PS2_IntClock:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6572
-------------------------------------   ---- 
End-of-path arrival time (ps)           6572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PS2:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  3239918  RISE       1
\PS2:BUART:rx_state_0\/main_6         macrocell40   4462   6572  3239918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_state_0\/clock_0                             macrocell40         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:BUART:sRX:RxBitCounter\/count_5
Path End       : \PS2:BUART:rx_state_2\/main_6
Capture Clock  : \PS2:BUART:rx_state_2\/clock_0
Path slack     : 3239918p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (PS2_IntClock:R#1 vs. PS2_IntClock:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6572
-------------------------------------   ---- 
End-of-path arrival time (ps)           6572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PS2:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  3239918  RISE       1
\PS2:BUART:rx_state_2\/main_6         macrocell41   4462   6572  3239918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_state_2\/clock_0                             macrocell41         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:BUART:sRX:RxBitCounter\/count_5
Path End       : \PS2:BUART:rx_state_3\/main_6
Capture Clock  : \PS2:BUART:rx_state_3\/clock_0
Path slack     : 3239918p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (PS2_IntClock:R#1 vs. PS2_IntClock:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6572
-------------------------------------   ---- 
End-of-path arrival time (ps)           6572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PS2:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  3239918  RISE       1
\PS2:BUART:rx_state_3\/main_6         macrocell42   4462   6572  3239918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_state_3\/clock_0                             macrocell42         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:BUART:sRX:RxBitCounter\/count_2
Path End       : \PS2:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \PS2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3239920p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (PS2_IntClock:R#1 vs. PS2_IntClock:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6570
-------------------------------------   ---- 
End-of-path arrival time (ps)           6570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PS2:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  3239920  RISE       1
\PS2:BUART:rx_bitclk_enable\/main_0   macrocell35   4460   6570  3239920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_bitclk_enable\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:BUART:sRX:RxBitCounter\/count_4
Path End       : \PS2:BUART:rx_state_0\/main_7
Capture Clock  : \PS2:BUART:rx_state_0\/clock_0
Path slack     : 3239921p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (PS2_IntClock:R#1 vs. PS2_IntClock:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6569
-------------------------------------   ---- 
End-of-path arrival time (ps)           6569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PS2:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  3239921  RISE       1
\PS2:BUART:rx_state_0\/main_7         macrocell40   4459   6569  3239921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_state_0\/clock_0                             macrocell40         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:BUART:sRX:RxBitCounter\/count_4
Path End       : \PS2:BUART:rx_state_2\/main_7
Capture Clock  : \PS2:BUART:rx_state_2\/clock_0
Path slack     : 3239921p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (PS2_IntClock:R#1 vs. PS2_IntClock:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6569
-------------------------------------   ---- 
End-of-path arrival time (ps)           6569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PS2:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  3239921  RISE       1
\PS2:BUART:rx_state_2\/main_7         macrocell41   4459   6569  3239921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_state_2\/clock_0                             macrocell41         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:BUART:sRX:RxBitCounter\/count_4
Path End       : \PS2:BUART:rx_state_3\/main_7
Capture Clock  : \PS2:BUART:rx_state_3\/clock_0
Path slack     : 3239921p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (PS2_IntClock:R#1 vs. PS2_IntClock:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6569
-------------------------------------   ---- 
End-of-path arrival time (ps)           6569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PS2:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  3239921  RISE       1
\PS2:BUART:rx_state_3\/main_7         macrocell42   4459   6569  3239921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_state_3\/clock_0                             macrocell42         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_bitclk\/q
Path End       : \UART_2:BUART:tx_state_0\/main_4
Capture Clock  : \UART_2:BUART:tx_state_0\/clock_0
Path slack     : 3239945p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6545
-------------------------------------   ---- 
End-of-path arrival time (ps)           6545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_bitclk\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_bitclk\/q        macrocell48   1250   1250  3227176  RISE       1
\UART_2:BUART:tx_state_0\/main_4  macrocell50   5295   6545  3239945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell50         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:BUART:sRX:RxBitCounter\/count_6
Path End       : \PS2:BUART:rx_load_fifo\/main_5
Capture Clock  : \PS2:BUART:rx_load_fifo\/clock_0
Path slack     : 3239960p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (PS2_IntClock:R#1 vs. PS2_IntClock:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6530
-------------------------------------   ---- 
End-of-path arrival time (ps)           6530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PS2:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  3239960  RISE       1
\PS2:BUART:rx_load_fifo\/main_5       macrocell38   4420   6530  3239960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_load_fifo\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_0\/q
Path End       : \UART_2:BUART:tx_state_2\/main_1
Capture Clock  : \UART_2:BUART:tx_state_2\/clock_0
Path slack     : 3240221p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6269
-------------------------------------   ---- 
End-of-path arrival time (ps)           6269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell50         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_0\/q       macrocell50   1250   1250  3226902  RISE       1
\UART_2:BUART:tx_state_2\/main_1  macrocell52   5019   6269  3240221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_2\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_0\/q
Path End       : \UART_2:BUART:txn\/main_2
Capture Clock  : \UART_2:BUART:txn\/clock_0
Path slack     : 3240221p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6269
-------------------------------------   ---- 
End-of-path arrival time (ps)           6269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell50         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_0\/q  macrocell50   1250   1250  3226902  RISE       1
\UART_2:BUART:txn\/main_2    macrocell55   5019   6269  3240221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:txn\/clock_0                                 macrocell55         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:BUART:sRX:RxBitCounter\/count_2
Path End       : \PS2:BUART:pollcount_0\/main_0
Capture Clock  : \PS2:BUART:pollcount_0\/clock_0
Path slack     : 3240482p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (PS2_IntClock:R#1 vs. PS2_IntClock:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6008
-------------------------------------   ---- 
End-of-path arrival time (ps)           6008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PS2:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  3239920  RISE       1
\PS2:BUART:pollcount_0\/main_0        macrocell32   3898   6008  3240482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:pollcount_0\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:BUART:sRX:RxBitCounter\/count_2
Path End       : \PS2:BUART:pollcount_1\/main_0
Capture Clock  : \PS2:BUART:pollcount_1\/clock_0
Path slack     : 3240482p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (PS2_IntClock:R#1 vs. PS2_IntClock:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6008
-------------------------------------   ---- 
End-of-path arrival time (ps)           6008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PS2:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  3239920  RISE       1
\PS2:BUART:pollcount_1\/main_0        macrocell33   3898   6008  3240482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:pollcount_1\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:BUART:sRX:RxBitCounter\/count_5
Path End       : \PS2:BUART:rx_load_fifo\/main_6
Capture Clock  : \PS2:BUART:rx_load_fifo\/clock_0
Path slack     : 3240483p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (PS2_IntClock:R#1 vs. PS2_IntClock:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6007
-------------------------------------   ---- 
End-of-path arrival time (ps)           6007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PS2:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  3239918  RISE       1
\PS2:BUART:rx_load_fifo\/main_6       macrocell38   3897   6007  3240483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_load_fifo\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:BUART:sRX:RxBitCounter\/count_4
Path End       : \PS2:BUART:rx_load_fifo\/main_7
Capture Clock  : \PS2:BUART:rx_load_fifo\/clock_0
Path slack     : 3240483p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (PS2_IntClock:R#1 vs. PS2_IntClock:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6007
-------------------------------------   ---- 
End-of-path arrival time (ps)           6007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PS2:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  3239921  RISE       1
\PS2:BUART:rx_load_fifo\/main_7       macrocell38   3897   6007  3240483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_load_fifo\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:BUART:sRX:RxBitCounter\/count_6
Path End       : \PS2:BUART:rx_state_0\/main_5
Capture Clock  : \PS2:BUART:rx_state_0\/clock_0
Path slack     : 3240523p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (PS2_IntClock:R#1 vs. PS2_IntClock:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5967
-------------------------------------   ---- 
End-of-path arrival time (ps)           5967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PS2:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  3239960  RISE       1
\PS2:BUART:rx_state_0\/main_5         macrocell40   3857   5967  3240523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_state_0\/clock_0                             macrocell40         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:BUART:sRX:RxBitCounter\/count_6
Path End       : \PS2:BUART:rx_state_2\/main_5
Capture Clock  : \PS2:BUART:rx_state_2\/clock_0
Path slack     : 3240523p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (PS2_IntClock:R#1 vs. PS2_IntClock:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5967
-------------------------------------   ---- 
End-of-path arrival time (ps)           5967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PS2:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  3239960  RISE       1
\PS2:BUART:rx_state_2\/main_5         macrocell41   3857   5967  3240523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_state_2\/clock_0                             macrocell41         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:BUART:sRX:RxBitCounter\/count_6
Path End       : \PS2:BUART:rx_state_3\/main_5
Capture Clock  : \PS2:BUART:rx_state_3\/clock_0
Path slack     : 3240523p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (PS2_IntClock:R#1 vs. PS2_IntClock:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5967
-------------------------------------   ---- 
End-of-path arrival time (ps)           5967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PS2:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  3239960  RISE       1
\PS2:BUART:rx_state_3\/main_5         macrocell42   3857   5967  3240523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_state_3\/clock_0                             macrocell42         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:BUART:rx_bitclk_enable\/q
Path End       : \PS2:BUART:rx_state_0\/main_2
Capture Clock  : \PS2:BUART:rx_state_0\/clock_0
Path slack     : 3240568p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (PS2_IntClock:R#1 vs. PS2_IntClock:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5922
-------------------------------------   ---- 
End-of-path arrival time (ps)           5922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_bitclk_enable\/clock_0                       macrocell35         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PS2:BUART:rx_bitclk_enable\/q  macrocell35   1250   1250  3238328  RISE       1
\PS2:BUART:rx_state_0\/main_2   macrocell40   4672   5922  3240568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_state_0\/clock_0                             macrocell40         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:BUART:rx_bitclk_enable\/q
Path End       : \PS2:BUART:rx_state_2\/main_2
Capture Clock  : \PS2:BUART:rx_state_2\/clock_0
Path slack     : 3240568p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (PS2_IntClock:R#1 vs. PS2_IntClock:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5922
-------------------------------------   ---- 
End-of-path arrival time (ps)           5922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_bitclk_enable\/clock_0                       macrocell35         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PS2:BUART:rx_bitclk_enable\/q  macrocell35   1250   1250  3238328  RISE       1
\PS2:BUART:rx_state_2\/main_2   macrocell41   4672   5922  3240568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_state_2\/clock_0                             macrocell41         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:BUART:rx_bitclk_enable\/q
Path End       : \PS2:BUART:rx_state_3\/main_2
Capture Clock  : \PS2:BUART:rx_state_3\/clock_0
Path slack     : 3240568p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (PS2_IntClock:R#1 vs. PS2_IntClock:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5922
-------------------------------------   ---- 
End-of-path arrival time (ps)           5922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_bitclk_enable\/clock_0                       macrocell35         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PS2:BUART:rx_bitclk_enable\/q  macrocell35   1250   1250  3238328  RISE       1
\PS2:BUART:rx_state_3\/main_2   macrocell42   4672   5922  3240568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_state_3\/clock_0                             macrocell42         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:BUART:pollcount_1\/q
Path End       : \PS2:BUART:rx_state_0\/main_8
Capture Clock  : \PS2:BUART:rx_state_0\/clock_0
Path slack     : 3240730p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (PS2_IntClock:R#1 vs. PS2_IntClock:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5760
-------------------------------------   ---- 
End-of-path arrival time (ps)           5760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:pollcount_1\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PS2:BUART:pollcount_1\/q      macrocell33   1250   1250  3233944  RISE       1
\PS2:BUART:rx_state_0\/main_8  macrocell40   4510   5760  3240730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_state_0\/clock_0                             macrocell40         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_bitclk\/q
Path End       : \UART_2:BUART:tx_state_2\/main_3
Capture Clock  : \UART_2:BUART:tx_state_2\/clock_0
Path slack     : 3240862p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5628
-------------------------------------   ---- 
End-of-path arrival time (ps)           5628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_bitclk\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_bitclk\/q        macrocell48   1250   1250  3227176  RISE       1
\UART_2:BUART:tx_state_2\/main_3  macrocell52   4378   5628  3240862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_2\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_bitclk\/q
Path End       : \UART_2:BUART:txn\/main_5
Capture Clock  : \UART_2:BUART:txn\/clock_0
Path slack     : 3240862p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5628
-------------------------------------   ---- 
End-of-path arrival time (ps)           5628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_bitclk\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_bitclk\/q  macrocell48   1250   1250  3227176  RISE       1
\UART_2:BUART:txn\/main_5   macrocell55   4378   5628  3240862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:txn\/clock_0                                 macrocell55         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:BUART:rx_state_2\/q
Path End       : \PS2:BUART:rx_load_fifo\/main_4
Capture Clock  : \PS2:BUART:rx_load_fifo\/clock_0
Path slack     : 3241047p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (PS2_IntClock:R#1 vs. PS2_IntClock:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5443
-------------------------------------   ---- 
End-of-path arrival time (ps)           5443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_state_2\/clock_0                             macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\PS2:BUART:rx_state_2\/q         macrocell41   1250   1250  3234750  RISE       1
\PS2:BUART:rx_load_fifo\/main_4  macrocell38   4193   5443  3241047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_load_fifo\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:BUART:rx_state_2\/q
Path End       : \PS2:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \PS2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3241047p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (PS2_IntClock:R#1 vs. PS2_IntClock:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5443
-------------------------------------   ---- 
End-of-path arrival time (ps)           5443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_state_2\/clock_0                             macrocell41         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\PS2:BUART:rx_state_2\/q               macrocell41   1250   1250  3234750  RISE       1
\PS2:BUART:rx_state_stop1_reg\/main_3  macrocell43   4193   5443  3241047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_state_stop1_reg\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:BUART:rx_state_2\/q
Path End       : \PS2:BUART:rx_status_3\/main_4
Capture Clock  : \PS2:BUART:rx_status_3\/clock_0
Path slack     : 3241047p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (PS2_IntClock:R#1 vs. PS2_IntClock:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5443
-------------------------------------   ---- 
End-of-path arrival time (ps)           5443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_state_2\/clock_0                             macrocell41         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PS2:BUART:rx_state_2\/q        macrocell41   1250   1250  3234750  RISE       1
\PS2:BUART:rx_status_3\/main_4  macrocell44   4193   5443  3241047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_status_3\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_0\/q
Path End       : \UART_2:BUART:tx_state_1\/main_1
Capture Clock  : \UART_2:BUART:tx_state_1\/clock_0
Path slack     : 3241161p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5329
-------------------------------------   ---- 
End-of-path arrival time (ps)           5329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell50         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_0\/q       macrocell50   1250   1250  3226902  RISE       1
\UART_2:BUART:tx_state_1\/main_1  macrocell51   4079   5329  3241161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell51         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:BUART:sRX:RxBitCounter\/count_1
Path End       : \PS2:BUART:pollcount_0\/main_1
Capture Clock  : \PS2:BUART:pollcount_0\/clock_0
Path slack     : 3241277p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (PS2_IntClock:R#1 vs. PS2_IntClock:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5213
-------------------------------------   ---- 
End-of-path arrival time (ps)           5213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PS2:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  3241277  RISE       1
\PS2:BUART:pollcount_0\/main_1        macrocell32   3103   5213  3241277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:pollcount_0\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:BUART:sRX:RxBitCounter\/count_1
Path End       : \PS2:BUART:pollcount_1\/main_1
Capture Clock  : \PS2:BUART:pollcount_1\/clock_0
Path slack     : 3241277p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (PS2_IntClock:R#1 vs. PS2_IntClock:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5213
-------------------------------------   ---- 
End-of-path arrival time (ps)           5213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PS2:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  3241277  RISE       1
\PS2:BUART:pollcount_1\/main_1        macrocell33   3103   5213  3241277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:pollcount_1\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:BUART:rx_load_fifo\/q
Path End       : \PS2:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \PS2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3241280p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (PS2_IntClock:R#1 vs. PS2_IntClock:R#2)   3250000
- Setup time                                               -1930
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3248070

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6790
-------------------------------------   ---- 
End-of-path arrival time (ps)           6790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_load_fifo\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PS2:BUART:rx_load_fifo\/q            macrocell38     1250   1250  3234295  RISE       1
\PS2:BUART:sRX:RxShifter:u0\/f0_load  datapathcell5   5540   6790  3241280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:sRX:RxShifter:u0\/clock                         datapathcell5       0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:BUART:sRX:RxBitCounter\/count_1
Path End       : \PS2:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \PS2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3241287p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (PS2_IntClock:R#1 vs. PS2_IntClock:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5203
-------------------------------------   ---- 
End-of-path arrival time (ps)           5203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PS2:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  3241277  RISE       1
\PS2:BUART:rx_bitclk_enable\/main_1   macrocell35   3093   5203  3241287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_bitclk_enable\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:BUART:pollcount_1\/q
Path End       : \PS2:BUART:rx_status_3\/main_5
Capture Clock  : \PS2:BUART:rx_status_3\/clock_0
Path slack     : 3241302p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (PS2_IntClock:R#1 vs. PS2_IntClock:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5188
-------------------------------------   ---- 
End-of-path arrival time (ps)           5188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:pollcount_1\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PS2:BUART:pollcount_1\/q       macrocell33   1250   1250  3233944  RISE       1
\PS2:BUART:rx_status_3\/main_5  macrocell44   3938   5188  3241302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_status_3\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_1\/q
Path End       : \UART_2:BUART:tx_state_0\/main_0
Capture Clock  : \UART_2:BUART:tx_state_0\/clock_0
Path slack     : 3241355p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5135
-------------------------------------   ---- 
End-of-path arrival time (ps)           5135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell51         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_1\/q       macrocell51   1250   1250  3227880  RISE       1
\UART_2:BUART:tx_state_0\/main_0  macrocell50   3885   5135  3241355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell50         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_bitclk\/q
Path End       : \UART_2:BUART:tx_state_1\/main_3
Capture Clock  : \UART_2:BUART:tx_state_1\/clock_0
Path slack     : 3241435p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5055
-------------------------------------   ---- 
End-of-path arrival time (ps)           5055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_bitclk\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_bitclk\/q        macrocell48   1250   1250  3227176  RISE       1
\UART_2:BUART:tx_state_1\/main_3  macrocell51   3805   5055  3241435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell51         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:BUART:sRX:RxBitCounter\/count_0
Path End       : \PS2:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \PS2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3241451p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (PS2_IntClock:R#1 vs. PS2_IntClock:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5039
-------------------------------------   ---- 
End-of-path arrival time (ps)           5039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\PS2:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  3241451  RISE       1
\PS2:BUART:rx_bitclk_enable\/main_2   macrocell35   2929   5039  3241451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_bitclk_enable\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_2\/q
Path End       : \UART_2:BUART:tx_state_0\/main_3
Capture Clock  : \UART_2:BUART:tx_state_0\/clock_0
Path slack     : 3241528p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4962
-------------------------------------   ---- 
End-of-path arrival time (ps)           4962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_2\/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_2\/q       macrocell52   1250   1250  3228183  RISE       1
\UART_2:BUART:tx_state_0\/main_3  macrocell50   3712   4962  3241528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell50         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:BUART:rx_state_2\/q
Path End       : \PS2:BUART:rx_state_0\/main_4
Capture Clock  : \PS2:BUART:rx_state_0\/clock_0
Path slack     : 3241602p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (PS2_IntClock:R#1 vs. PS2_IntClock:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4888
-------------------------------------   ---- 
End-of-path arrival time (ps)           4888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_state_2\/clock_0                             macrocell41         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PS2:BUART:rx_state_2\/q       macrocell41   1250   1250  3234750  RISE       1
\PS2:BUART:rx_state_0\/main_4  macrocell40   3638   4888  3241602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_state_0\/clock_0                             macrocell40         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:BUART:rx_state_2\/q
Path End       : \PS2:BUART:rx_state_2\/main_4
Capture Clock  : \PS2:BUART:rx_state_2\/clock_0
Path slack     : 3241602p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (PS2_IntClock:R#1 vs. PS2_IntClock:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4888
-------------------------------------   ---- 
End-of-path arrival time (ps)           4888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_state_2\/clock_0                             macrocell41         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PS2:BUART:rx_state_2\/q       macrocell41   1250   1250  3234750  RISE       1
\PS2:BUART:rx_state_2\/main_4  macrocell41   3638   4888  3241602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_state_2\/clock_0                             macrocell41         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:BUART:rx_state_2\/q
Path End       : \PS2:BUART:rx_state_3\/main_4
Capture Clock  : \PS2:BUART:rx_state_3\/clock_0
Path slack     : 3241602p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (PS2_IntClock:R#1 vs. PS2_IntClock:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4888
-------------------------------------   ---- 
End-of-path arrival time (ps)           4888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_state_2\/clock_0                             macrocell41         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PS2:BUART:rx_state_2\/q       macrocell41   1250   1250  3234750  RISE       1
\PS2:BUART:rx_state_3\/main_4  macrocell42   3638   4888  3241602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_state_3\/clock_0                             macrocell42         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:BUART:rx_address_detected\/q
Path End       : \PS2:BUART:rx_load_fifo\/main_0
Capture Clock  : \PS2:BUART:rx_load_fifo\/clock_0
Path slack     : 3241653p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (PS2_IntClock:R#1 vs. PS2_IntClock:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4837
-------------------------------------   ---- 
End-of-path arrival time (ps)           4837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_address_detected\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\PS2:BUART:rx_address_detected\/q  macrocell34   1250   1250  3236550  RISE       1
\PS2:BUART:rx_load_fifo\/main_0    macrocell38   3587   4837  3241653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_load_fifo\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:BUART:rx_address_detected\/q
Path End       : \PS2:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \PS2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3241653p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (PS2_IntClock:R#1 vs. PS2_IntClock:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4837
-------------------------------------   ---- 
End-of-path arrival time (ps)           4837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_address_detected\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\PS2:BUART:rx_address_detected\/q      macrocell34   1250   1250  3236550  RISE       1
\PS2:BUART:rx_state_stop1_reg\/main_0  macrocell43   3587   4837  3241653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_state_stop1_reg\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:BUART:rx_address_detected\/q
Path End       : \PS2:BUART:rx_status_3\/main_0
Capture Clock  : \PS2:BUART:rx_status_3\/clock_0
Path slack     : 3241653p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (PS2_IntClock:R#1 vs. PS2_IntClock:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4837
-------------------------------------   ---- 
End-of-path arrival time (ps)           4837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_address_detected\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\PS2:BUART:rx_address_detected\/q  macrocell34   1250   1250  3236550  RISE       1
\PS2:BUART:rx_status_3\/main_0     macrocell44   3587   4837  3241653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_status_3\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:BUART:rx_address_detected\/q
Path End       : \PS2:BUART:rx_state_0\/main_0
Capture Clock  : \PS2:BUART:rx_state_0\/clock_0
Path slack     : 3241663p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (PS2_IntClock:R#1 vs. PS2_IntClock:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4827
-------------------------------------   ---- 
End-of-path arrival time (ps)           4827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_address_detected\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\PS2:BUART:rx_address_detected\/q  macrocell34   1250   1250  3236550  RISE       1
\PS2:BUART:rx_state_0\/main_0      macrocell40   3577   4827  3241663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_state_0\/clock_0                             macrocell40         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:BUART:rx_address_detected\/q
Path End       : \PS2:BUART:rx_state_2\/main_0
Capture Clock  : \PS2:BUART:rx_state_2\/clock_0
Path slack     : 3241663p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (PS2_IntClock:R#1 vs. PS2_IntClock:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4827
-------------------------------------   ---- 
End-of-path arrival time (ps)           4827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_address_detected\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\PS2:BUART:rx_address_detected\/q  macrocell34   1250   1250  3236550  RISE       1
\PS2:BUART:rx_state_2\/main_0      macrocell41   3577   4827  3241663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_state_2\/clock_0                             macrocell41         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:BUART:rx_address_detected\/q
Path End       : \PS2:BUART:rx_state_3\/main_0
Capture Clock  : \PS2:BUART:rx_state_3\/clock_0
Path slack     : 3241663p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (PS2_IntClock:R#1 vs. PS2_IntClock:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4827
-------------------------------------   ---- 
End-of-path arrival time (ps)           4827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_address_detected\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\PS2:BUART:rx_address_detected\/q  macrocell34   1250   1250  3236550  RISE       1
\PS2:BUART:rx_state_3\/main_0      macrocell42   3577   4827  3241663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_state_3\/clock_0                             macrocell42         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:BUART:pollcount_1\/q
Path End       : \PS2:BUART:pollcount_1\/main_2
Capture Clock  : \PS2:BUART:pollcount_1\/clock_0
Path slack     : 3241709p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (PS2_IntClock:R#1 vs. PS2_IntClock:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4781
-------------------------------------   ---- 
End-of-path arrival time (ps)           4781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:pollcount_1\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PS2:BUART:pollcount_1\/q       macrocell33   1250   1250  3233944  RISE       1
\PS2:BUART:pollcount_1\/main_2  macrocell33   3531   4781  3241709  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:pollcount_1\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:BUART:pollcount_0\/q
Path End       : \PS2:BUART:rx_state_0\/main_9
Capture Clock  : \PS2:BUART:rx_state_0\/clock_0
Path slack     : 3241965p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (PS2_IntClock:R#1 vs. PS2_IntClock:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4525
-------------------------------------   ---- 
End-of-path arrival time (ps)           4525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:pollcount_0\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PS2:BUART:pollcount_0\/q      macrocell32   1250   1250  3234629  RISE       1
\PS2:BUART:rx_state_0\/main_9  macrocell40   3275   4525  3241965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_state_0\/clock_0                             macrocell40         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:BUART:pollcount_0\/q
Path End       : \PS2:BUART:pollcount_0\/main_2
Capture Clock  : \PS2:BUART:pollcount_0\/clock_0
Path slack     : 3241977p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (PS2_IntClock:R#1 vs. PS2_IntClock:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4513
-------------------------------------   ---- 
End-of-path arrival time (ps)           4513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:pollcount_0\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PS2:BUART:pollcount_0\/q       macrocell32   1250   1250  3234629  RISE       1
\PS2:BUART:pollcount_0\/main_2  macrocell32   3263   4513  3241977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:pollcount_0\/clock_0                            macrocell32         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:BUART:pollcount_0\/q
Path End       : \PS2:BUART:pollcount_1\/main_3
Capture Clock  : \PS2:BUART:pollcount_1\/clock_0
Path slack     : 3241977p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (PS2_IntClock:R#1 vs. PS2_IntClock:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4513
-------------------------------------   ---- 
End-of-path arrival time (ps)           4513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:pollcount_0\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PS2:BUART:pollcount_0\/q       macrocell32   1250   1250  3234629  RISE       1
\PS2:BUART:pollcount_1\/main_3  macrocell33   3263   4513  3241977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:pollcount_1\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:BUART:pollcount_0\/q
Path End       : \PS2:BUART:rx_status_3\/main_6
Capture Clock  : \PS2:BUART:rx_status_3\/clock_0
Path slack     : 3241988p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (PS2_IntClock:R#1 vs. PS2_IntClock:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:pollcount_0\/clock_0                            macrocell32         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PS2:BUART:pollcount_0\/q       macrocell32   1250   1250  3234629  RISE       1
\PS2:BUART:rx_status_3\/main_6  macrocell44   3252   4502  3241988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_status_3\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:BUART:rx_bitclk_enable\/q
Path End       : \PS2:BUART:rx_load_fifo\/main_2
Capture Clock  : \PS2:BUART:rx_load_fifo\/clock_0
Path slack     : 3241991p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (PS2_IntClock:R#1 vs. PS2_IntClock:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4499
-------------------------------------   ---- 
End-of-path arrival time (ps)           4499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_bitclk_enable\/clock_0                       macrocell35         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\PS2:BUART:rx_bitclk_enable\/q   macrocell35   1250   1250  3238328  RISE       1
\PS2:BUART:rx_load_fifo\/main_2  macrocell38   3249   4499  3241991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_load_fifo\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:BUART:rx_bitclk_enable\/q
Path End       : \PS2:BUART:rx_status_3\/main_2
Capture Clock  : \PS2:BUART:rx_status_3\/clock_0
Path slack     : 3241991p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (PS2_IntClock:R#1 vs. PS2_IntClock:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4499
-------------------------------------   ---- 
End-of-path arrival time (ps)           4499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_bitclk_enable\/clock_0                       macrocell35         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PS2:BUART:rx_bitclk_enable\/q  macrocell35   1250   1250  3238328  RISE       1
\PS2:BUART:rx_status_3\/main_2  macrocell44   3249   4499  3241991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_status_3\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_1\/q
Path End       : \UART_2:BUART:tx_state_1\/main_0
Capture Clock  : \UART_2:BUART:tx_state_1\/clock_0
Path slack     : 3242139p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4351
-------------------------------------   ---- 
End-of-path arrival time (ps)           4351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell51         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_1\/q       macrocell51   1250   1250  3227880  RISE       1
\UART_2:BUART:tx_state_1\/main_0  macrocell51   3101   4351  3242139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell51         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:BUART:rx_state_0\/q
Path End       : \PS2:BUART:rx_state_0\/main_1
Capture Clock  : \PS2:BUART:rx_state_0\/clock_0
Path slack     : 3242163p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (PS2_IntClock:R#1 vs. PS2_IntClock:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4327
-------------------------------------   ---- 
End-of-path arrival time (ps)           4327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_state_0\/clock_0                             macrocell40         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PS2:BUART:rx_state_0\/q       macrocell40   1250   1250  3235048  RISE       1
\PS2:BUART:rx_state_0\/main_1  macrocell40   3077   4327  3242163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_state_0\/clock_0                             macrocell40         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:BUART:rx_state_0\/q
Path End       : \PS2:BUART:rx_state_2\/main_1
Capture Clock  : \PS2:BUART:rx_state_2\/clock_0
Path slack     : 3242163p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (PS2_IntClock:R#1 vs. PS2_IntClock:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4327
-------------------------------------   ---- 
End-of-path arrival time (ps)           4327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_state_0\/clock_0                             macrocell40         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PS2:BUART:rx_state_0\/q       macrocell40   1250   1250  3235048  RISE       1
\PS2:BUART:rx_state_2\/main_1  macrocell41   3077   4327  3242163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_state_2\/clock_0                             macrocell41         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:BUART:rx_state_0\/q
Path End       : \PS2:BUART:rx_state_3\/main_1
Capture Clock  : \PS2:BUART:rx_state_3\/clock_0
Path slack     : 3242163p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (PS2_IntClock:R#1 vs. PS2_IntClock:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4327
-------------------------------------   ---- 
End-of-path arrival time (ps)           4327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_state_0\/clock_0                             macrocell40         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PS2:BUART:rx_state_0\/q       macrocell40   1250   1250  3235048  RISE       1
\PS2:BUART:rx_state_3\/main_1  macrocell42   3077   4327  3242163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_state_3\/clock_0                             macrocell42         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_1\/q
Path End       : \UART_2:BUART:tx_state_2\/main_0
Capture Clock  : \UART_2:BUART:tx_state_2\/clock_0
Path slack     : 3242269p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4221
-------------------------------------   ---- 
End-of-path arrival time (ps)           4221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell51         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_1\/q       macrocell51   1250   1250  3227880  RISE       1
\UART_2:BUART:tx_state_2\/main_0  macrocell52   2971   4221  3242269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_2\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_1\/q
Path End       : \UART_2:BUART:txn\/main_1
Capture Clock  : \UART_2:BUART:txn\/clock_0
Path slack     : 3242269p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4221
-------------------------------------   ---- 
End-of-path arrival time (ps)           4221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell51         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_1\/q  macrocell51   1250   1250  3227880  RISE       1
\UART_2:BUART:txn\/main_1    macrocell55   2971   4221  3242269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:txn\/clock_0                                 macrocell55         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:BUART:rx_state_0\/q
Path End       : \PS2:BUART:rx_load_fifo\/main_1
Capture Clock  : \PS2:BUART:rx_load_fifo\/clock_0
Path slack     : 3242314p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (PS2_IntClock:R#1 vs. PS2_IntClock:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           4176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_state_0\/clock_0                             macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\PS2:BUART:rx_state_0\/q         macrocell40   1250   1250  3235048  RISE       1
\PS2:BUART:rx_load_fifo\/main_1  macrocell38   2926   4176  3242314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_load_fifo\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:BUART:rx_state_0\/q
Path End       : \PS2:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \PS2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3242314p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (PS2_IntClock:R#1 vs. PS2_IntClock:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           4176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_state_0\/clock_0                             macrocell40         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\PS2:BUART:rx_state_0\/q               macrocell40   1250   1250  3235048  RISE       1
\PS2:BUART:rx_state_stop1_reg\/main_1  macrocell43   2926   4176  3242314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_state_stop1_reg\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:BUART:rx_state_0\/q
Path End       : \PS2:BUART:rx_status_3\/main_1
Capture Clock  : \PS2:BUART:rx_status_3\/clock_0
Path slack     : 3242314p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (PS2_IntClock:R#1 vs. PS2_IntClock:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           4176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_state_0\/clock_0                             macrocell40         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PS2:BUART:rx_state_0\/q        macrocell40   1250   1250  3235048  RISE       1
\PS2:BUART:rx_status_3\/main_1  macrocell44   2926   4176  3242314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_status_3\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_2\/q
Path End       : \UART_2:BUART:tx_state_2\/main_2
Capture Clock  : \UART_2:BUART:tx_state_2\/clock_0
Path slack     : 3242429p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4061
-------------------------------------   ---- 
End-of-path arrival time (ps)           4061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_2\/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_2\/q       macrocell52   1250   1250  3228183  RISE       1
\UART_2:BUART:tx_state_2\/main_2  macrocell52   2811   4061  3242429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_2\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_2\/q
Path End       : \UART_2:BUART:txn\/main_4
Capture Clock  : \UART_2:BUART:txn\/clock_0
Path slack     : 3242429p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4061
-------------------------------------   ---- 
End-of-path arrival time (ps)           4061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_2\/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_2\/q  macrocell52   1250   1250  3228183  RISE       1
\UART_2:BUART:txn\/main_4    macrocell55   2811   4061  3242429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:txn\/clock_0                                 macrocell55         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:BUART:rx_state_3\/q
Path End       : \PS2:BUART:rx_state_0\/main_3
Capture Clock  : \PS2:BUART:rx_state_0\/clock_0
Path slack     : 3242434p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (PS2_IntClock:R#1 vs. PS2_IntClock:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_state_3\/clock_0                             macrocell42         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PS2:BUART:rx_state_3\/q       macrocell42   1250   1250  3235160  RISE       1
\PS2:BUART:rx_state_0\/main_3  macrocell40   2806   4056  3242434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_state_0\/clock_0                             macrocell40         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:BUART:rx_state_3\/q
Path End       : \PS2:BUART:rx_state_2\/main_3
Capture Clock  : \PS2:BUART:rx_state_2\/clock_0
Path slack     : 3242434p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (PS2_IntClock:R#1 vs. PS2_IntClock:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_state_3\/clock_0                             macrocell42         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PS2:BUART:rx_state_3\/q       macrocell42   1250   1250  3235160  RISE       1
\PS2:BUART:rx_state_2\/main_3  macrocell41   2806   4056  3242434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_state_2\/clock_0                             macrocell41         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:BUART:rx_state_3\/q
Path End       : \PS2:BUART:rx_state_3\/main_3
Capture Clock  : \PS2:BUART:rx_state_3\/clock_0
Path slack     : 3242434p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (PS2_IntClock:R#1 vs. PS2_IntClock:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_state_3\/clock_0                             macrocell42         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PS2:BUART:rx_state_3\/q       macrocell42   1250   1250  3235160  RISE       1
\PS2:BUART:rx_state_3\/main_3  macrocell42   2806   4056  3242434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_state_3\/clock_0                             macrocell42         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:BUART:rx_state_3\/q
Path End       : \PS2:BUART:rx_load_fifo\/main_3
Capture Clock  : \PS2:BUART:rx_load_fifo\/clock_0
Path slack     : 3242434p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (PS2_IntClock:R#1 vs. PS2_IntClock:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_state_3\/clock_0                             macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\PS2:BUART:rx_state_3\/q         macrocell42   1250   1250  3235160  RISE       1
\PS2:BUART:rx_load_fifo\/main_3  macrocell38   2806   4056  3242434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_load_fifo\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:BUART:rx_state_3\/q
Path End       : \PS2:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \PS2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3242434p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (PS2_IntClock:R#1 vs. PS2_IntClock:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_state_3\/clock_0                             macrocell42         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\PS2:BUART:rx_state_3\/q               macrocell42   1250   1250  3235160  RISE       1
\PS2:BUART:rx_state_stop1_reg\/main_2  macrocell43   2806   4056  3242434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_state_stop1_reg\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:BUART:rx_state_3\/q
Path End       : \PS2:BUART:rx_status_3\/main_3
Capture Clock  : \PS2:BUART:rx_status_3\/clock_0
Path slack     : 3242434p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (PS2_IntClock:R#1 vs. PS2_IntClock:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_state_3\/clock_0                             macrocell42         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PS2:BUART:rx_state_3\/q        macrocell42   1250   1250  3235160  RISE       1
\PS2:BUART:rx_status_3\/main_3  macrocell44   2806   4056  3242434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_status_3\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_2\/q
Path End       : \UART_2:BUART:tx_state_1\/main_2
Capture Clock  : \UART_2:BUART:tx_state_1\/clock_0
Path slack     : 3242442p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_2\/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_2\/q       macrocell52   1250   1250  3228183  RISE       1
\UART_2:BUART:tx_state_1\/main_2  macrocell51   2798   4048  3242442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell51         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:txn\/q
Path End       : \UART_2:BUART:txn\/main_0
Capture Clock  : \UART_2:BUART:txn\/clock_0
Path slack     : 3242447p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4043
-------------------------------------   ---- 
End-of-path arrival time (ps)           4043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:txn\/clock_0                                 macrocell55         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:txn\/q       macrocell55   1250   1250  3242447  RISE       1
\UART_2:BUART:txn\/main_0  macrocell55   2793   4043  3242447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:txn\/clock_0                                 macrocell55         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_0\/q
Path End       : \UART_2:BUART:tx_state_0\/main_1
Capture Clock  : \UART_2:BUART:tx_state_0\/clock_0
Path slack     : 3242620p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell50         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_0\/q       macrocell50   1250   1250  3226902  RISE       1
\UART_2:BUART:tx_state_0\/main_1  macrocell50   2620   3870  3242620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell50         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:BUART:rx_last\/q
Path End       : \PS2:BUART:rx_state_2\/main_8
Capture Clock  : \PS2:BUART:rx_state_2\/clock_0
Path slack     : 3242939p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (PS2_IntClock:R#1 vs. PS2_IntClock:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_last\/clock_0                                macrocell37         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PS2:BUART:rx_last\/q          macrocell37   1250   1250  3242939  RISE       1
\PS2:BUART:rx_state_2\/main_8  macrocell41   2301   3551  3242939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_state_2\/clock_0                             macrocell41         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PS2:BUART:rx_status_3\/q
Path End       : \PS2:BUART:sRX:RxSts\/status_3
Capture Clock  : \PS2:BUART:sRX:RxSts\/clock
Path slack     : 3244867p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (PS2_IntClock:R#1 vs. PS2_IntClock:R#2)   3250000
- Setup time                                               -1570
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3248430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:rx_status_3\/clock_0                            macrocell44         0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\PS2:BUART:rx_status_3\/q       macrocell44    1250   1250  3244867  RISE       1
\PS2:BUART:sRX:RxSts\/status_3  statusicell4   2313   3563  3244867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PS2:BUART:sRX:RxSts\/clock                                statusicell4        0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:tx_state_2\/q
Path End       : \LIN:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \LIN:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 6498284p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                              -11520
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6509313

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11030
-------------------------------------   ----- 
End-of-path arrival time (ps)           11030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:tx_state_2\/clock_0                             macrocell27         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN:BUART:tx_state_2\/q                      macrocell27     1250   1250  6498284  RISE       1
\LIN:BUART:counter_load_not\/main_2           macrocell6      4128   5378  6498284  RISE       1
\LIN:BUART:counter_load_not\/q                macrocell6      3350   8728  6498284  RISE       1
\LIN:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2302  11030  6498284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell3       0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \LIN:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \LIN:BUART:sTX:TxShifter:u0\/clock
Path slack     : 6499018p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -6290
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6514543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15525
-------------------------------------   ----- 
End-of-path arrival time (ps)           15525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell3   5680   5680  6499018  RISE       1
\LIN:BUART:tx_bitclk_enable_pre\/main_0      macrocell24     2312   7992  6499018  RISE       1
\LIN:BUART:tx_bitclk_enable_pre\/q           macrocell24     3350  11342  6499018  RISE       1
\LIN:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell2   4183  15525  6499018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sTX:TxShifter:u0\/clock                         datapathcell2       0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_1\/q
Path End       : \LIN:BUART:sRX:RxBitCounter\/load
Capture Clock  : \LIN:BUART:sRX:RxBitCounter\/clock
Path slack     : 6504186p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -4220
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6516613

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12428
-------------------------------------   ----- 
End-of-path arrival time (ps)           12428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_1\/clock_0                             macrocell14         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_1\/q            macrocell14   1250   1250  6504186  RISE       1
\LIN:BUART:rx_counter_load\/main_0  macrocell9    5513   6763  6504186  RISE       1
\LIN:BUART:rx_counter_load\/q       macrocell9    3350  10113  6504186  RISE       1
\LIN:BUART:sRX:RxBitCounter\/load   count7cell    2315  12428  6504186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \LIN:BUART:sTX:TxSts\/status_0
Capture Clock  : \LIN:BUART:sTX:TxSts\/clock
Path slack     : 6504724p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -1570
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6519263

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14539
-------------------------------------   ----- 
End-of-path arrival time (ps)           14539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sTX:TxShifter:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   5280   5280  6504724  RISE       1
\LIN:BUART:tx_status_0\/main_2                 macrocell28     3614   8894  6504724  RISE       1
\LIN:BUART:tx_status_0\/q                      macrocell28     3350  12244  6504724  RISE       1
\LIN:BUART:sTX:TxSts\/status_0                 statusicell2    2296  14539  6504724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sTX:TxSts\/clock                                statusicell2        0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \LIN:BUART:sRX:RxSts\/status_4
Capture Clock  : \LIN:BUART:sRX:RxSts\/clock
Path slack     : 6505980p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -1570
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6519263

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13283
-------------------------------------   ----- 
End-of-path arrival time (ps)           13283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxShifter:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  6505980  RISE       1
\LIN:BUART:rx_status_4\/main_1                 macrocell21     2322   7602  6505980  RISE       1
\LIN:BUART:rx_status_4\/q                      macrocell21     3350  10952  6505980  RISE       1
\LIN:BUART:sRX:RxSts\/status_4                 statusicell1    2331  13283  6505980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxSts\/clock                                statusicell1        0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_1\/q
Path End       : \LIN:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \LIN:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6506384p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -6300
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6514533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8149
-------------------------------------   ---- 
End-of-path arrival time (ps)           8149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_1\/clock_0                             macrocell14         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_1\/q                macrocell14     1250   1250  6504186  RISE       1
\LIN:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell1   6899   8149  6506384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxShifter:u0\/clock                         datapathcell1       0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \LIN:BUART:txn\/main_3
Capture Clock  : \LIN:BUART:txn\/clock_0
Path slack     : 6507740p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9583
-------------------------------------   ---- 
End-of-path arrival time (ps)           9583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sTX:TxShifter:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN:BUART:sTX:TxShifter:u0\/so_comb  datapathcell2   7280   7280  6507740  RISE       1
\LIN:BUART:txn\/main_3                macrocell30     2303   9583  6507740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:txn\/clock_0                                    macrocell30         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_0\/q
Path End       : \LIN:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \LIN:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6507798p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -6300
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6514533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6735
-------------------------------------   ---- 
End-of-path arrival time (ps)           6735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_0\/clock_0                             macrocell13         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_0\/q                macrocell13     1250   1250  6504784  RISE       1
\LIN:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell1   5485   6735  6507798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxShifter:u0\/clock                         datapathcell1       0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_bitclk_enable\/q
Path End       : \LIN:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \LIN:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6508187p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -6300
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6514533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6347
-------------------------------------   ---- 
End-of-path arrival time (ps)           6347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_bitclk_enable\/clock_0                       macrocell7          0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN:BUART:rx_bitclk_enable\/q          macrocell7      1250   1250  6504603  RISE       1
\LIN:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell1   5097   6347  6508187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxShifter:u0\/clock                         datapathcell1       0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_1\/q
Path End       : \LIN:BUART:rx_break_detect\/main_0
Capture Clock  : \LIN:BUART:rx_break_detect\/clock_0
Path slack     : 6508280p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9043
-------------------------------------   ---- 
End-of-path arrival time (ps)           9043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_1\/clock_0                             macrocell14         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_1\/q            macrocell14   1250   1250  6504186  RISE       1
\LIN:BUART:rx_break_detect\/main_0  macrocell8    7793   9043  6508280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_break_detect\/clock_0                        macrocell8          0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_1\/q
Path End       : \LIN:BUART:rx_state_3\/main_0
Capture Clock  : \LIN:BUART:rx_state_3\/clock_0
Path slack     : 6508280p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9043
-------------------------------------   ---- 
End-of-path arrival time (ps)           9043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_1\/clock_0                             macrocell14         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_1\/q       macrocell14   1250   1250  6504186  RISE       1
\LIN:BUART:rx_state_3\/main_0  macrocell17   7793   9043  6508280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_3\/clock_0                             macrocell17         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_1\/q
Path End       : \LIN:BUART:rx_status_1\/main_0
Capture Clock  : \LIN:BUART:rx_status_1\/clock_0
Path slack     : 6508280p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9043
-------------------------------------   ---- 
End-of-path arrival time (ps)           9043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_1\/clock_0                             macrocell14         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_1\/q        macrocell14   1250   1250  6504186  RISE       1
\LIN:BUART:rx_status_1\/main_0  macrocell19   7793   9043  6508280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_status_1\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \LIN:BUART:tx_state_0\/main_2
Capture Clock  : \LIN:BUART:tx_state_0\/clock_0
Path slack     : 6508430p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8894
-------------------------------------   ---- 
End-of-path arrival time (ps)           8894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sTX:TxShifter:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   5280   5280  6504724  RISE       1
\LIN:BUART:tx_state_0\/main_2                  macrocell25     3614   8894  6508430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:tx_state_0\/clock_0                             macrocell25         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \LIN:BUART:tx_bitclk\/main_0
Capture Clock  : \LIN:BUART:tx_bitclk\/clock_0
Path slack     : 6509331p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7992
-------------------------------------   ---- 
End-of-path arrival time (ps)           7992
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell3   5680   5680  6499018  RISE       1
\LIN:BUART:tx_bitclk\/main_0                 macrocell23     2312   7992  6509331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:tx_bitclk\/clock_0                              macrocell23         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_bitclk_enable\/q
Path End       : \LIN:BUART:rx_state_0\/main_2
Capture Clock  : \LIN:BUART:rx_state_0\/clock_0
Path slack     : 6509656p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7667
-------------------------------------   ---- 
End-of-path arrival time (ps)           7667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_bitclk_enable\/clock_0                       macrocell7          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_bitclk_enable\/q  macrocell7    1250   1250  6504603  RISE       1
\LIN:BUART:rx_state_0\/main_2   macrocell13   6417   7667  6509656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_0\/clock_0                             macrocell13         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_bitclk_enable\/q
Path End       : \LIN:BUART:rx_state_1\/main_2
Capture Clock  : \LIN:BUART:rx_state_1\/clock_0
Path slack     : 6509656p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7667
-------------------------------------   ---- 
End-of-path arrival time (ps)           7667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_bitclk_enable\/clock_0                       macrocell7          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_bitclk_enable\/q  macrocell7    1250   1250  6504603  RISE       1
\LIN:BUART:rx_state_1\/main_2   macrocell14   6417   7667  6509656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_1\/clock_0                             macrocell14         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_bitclk_enable\/q
Path End       : \LIN:BUART:rx_status_3\/main_2
Capture Clock  : \LIN:BUART:rx_status_3\/clock_0
Path slack     : 6509656p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7667
-------------------------------------   ---- 
End-of-path arrival time (ps)           7667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_bitclk_enable\/clock_0                       macrocell7          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_bitclk_enable\/q  macrocell7    1250   1250  6504603  RISE       1
\LIN:BUART:rx_status_3\/main_2  macrocell20   6417   7667  6509656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_status_3\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_0\/q
Path End       : \LIN:BUART:rx_break_detect\/main_1
Capture Clock  : \LIN:BUART:rx_break_detect\/clock_0
Path slack     : 6509696p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7627
-------------------------------------   ---- 
End-of-path arrival time (ps)           7627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_0\/clock_0                             macrocell13         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_0\/q            macrocell13   1250   1250  6504784  RISE       1
\LIN:BUART:rx_break_detect\/main_1  macrocell8    6377   7627  6509696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_break_detect\/clock_0                        macrocell8          0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_0\/q
Path End       : \LIN:BUART:rx_state_3\/main_1
Capture Clock  : \LIN:BUART:rx_state_3\/clock_0
Path slack     : 6509696p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7627
-------------------------------------   ---- 
End-of-path arrival time (ps)           7627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_0\/clock_0                             macrocell13         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_0\/q       macrocell13   1250   1250  6504784  RISE       1
\LIN:BUART:rx_state_3\/main_1  macrocell17   6377   7627  6509696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_3\/clock_0                             macrocell17         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_0\/q
Path End       : \LIN:BUART:rx_status_1\/main_1
Capture Clock  : \LIN:BUART:rx_status_1\/clock_0
Path slack     : 6509696p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7627
-------------------------------------   ---- 
End-of-path arrival time (ps)           7627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_0\/clock_0                             macrocell13         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_0\/q        macrocell13   1250   1250  6504784  RISE       1
\LIN:BUART:rx_status_1\/main_1  macrocell19   6377   7627  6509696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_status_1\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:tx_state_1\/q
Path End       : \LIN:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \LIN:BUART:sTX:TxShifter:u0\/clock
Path slack     : 6509874p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -6290
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6514543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4669
-------------------------------------   ---- 
End-of-path arrival time (ps)           4669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:tx_state_1\/clock_0                             macrocell26         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN:BUART:tx_state_1\/q                macrocell26     1250   1250  6498432  RISE       1
\LIN:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell2   3419   4669  6509874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sTX:TxShifter:u0\/clock                         datapathcell2       0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:tx_state_0\/q
Path End       : \LIN:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \LIN:BUART:sTX:TxShifter:u0\/clock
Path slack     : 6510107p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -6290
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6514543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4436
-------------------------------------   ---- 
End-of-path arrival time (ps)           4436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:tx_state_0\/clock_0                             macrocell25         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN:BUART:tx_state_0\/q                macrocell25     1250   1250  6499233  RISE       1
\LIN:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell2   3186   4436  6510107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sTX:TxShifter:u0\/clock                         datapathcell2       0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_bitclk_enable\/q
Path End       : \LIN:BUART:rx_break_detect\/main_2
Capture Clock  : \LIN:BUART:rx_break_detect\/clock_0
Path slack     : 6510222p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7101
-------------------------------------   ---- 
End-of-path arrival time (ps)           7101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_bitclk_enable\/clock_0                       macrocell7          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_bitclk_enable\/q      macrocell7    1250   1250  6504603  RISE       1
\LIN:BUART:rx_break_detect\/main_2  macrocell8    5851   7101  6510222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_break_detect\/clock_0                        macrocell8          0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_bitclk_enable\/q
Path End       : \LIN:BUART:rx_state_3\/main_2
Capture Clock  : \LIN:BUART:rx_state_3\/clock_0
Path slack     : 6510222p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7101
-------------------------------------   ---- 
End-of-path arrival time (ps)           7101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_bitclk_enable\/clock_0                       macrocell7          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_bitclk_enable\/q  macrocell7    1250   1250  6504603  RISE       1
\LIN:BUART:rx_state_3\/main_2   macrocell17   5851   7101  6510222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_3\/clock_0                             macrocell17         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_bitclk_enable\/q
Path End       : \LIN:BUART:rx_status_1\/main_2
Capture Clock  : \LIN:BUART:rx_status_1\/clock_0
Path slack     : 6510222p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7101
-------------------------------------   ---- 
End-of-path arrival time (ps)           7101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_bitclk_enable\/clock_0                       macrocell7          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_bitclk_enable\/q  macrocell7    1250   1250  6504603  RISE       1
\LIN:BUART:rx_status_1\/main_2  macrocell19   5851   7101  6510222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_status_1\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_bitclk_enable\/q
Path End       : \LIN:BUART:rx_load_fifo\/main_2
Capture Clock  : \LIN:BUART:rx_load_fifo\/clock_0
Path slack     : 6510237p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7086
-------------------------------------   ---- 
End-of-path arrival time (ps)           7086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_bitclk_enable\/clock_0                       macrocell7          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_bitclk_enable\/q   macrocell7    1250   1250  6504603  RISE       1
\LIN:BUART:rx_load_fifo\/main_2  macrocell11   5836   7086  6510237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_load_fifo\/clock_0                           macrocell11         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:sRX:RxBitCounter\/count_6
Path End       : \LIN:BUART:rx_state_0\/main_7
Capture Clock  : \LIN:BUART:rx_state_0\/clock_0
Path slack     : 6510304p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7019
-------------------------------------   ---- 
End-of-path arrival time (ps)           7019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  6505618  RISE       1
\LIN:BUART:rx_state_0\/main_7         macrocell13   4909   7019  6510304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_0\/clock_0                             macrocell13         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 6510548p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6776
-------------------------------------   ---- 
End-of-path arrival time (ps)           6776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell1    1250   1250  6497957  RISE       1
MODIN1_0/main_2  macrocell1    5526   6776  6510548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 6510548p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6776
-------------------------------------   ---- 
End-of-path arrival time (ps)           6776
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell1    1250   1250  6497957  RISE       1
MODIN1_1/main_3  macrocell2    5526   6776  6510548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_bitclk_enable\/q
Path End       : \LIN:BUART:rx_state_2\/main_2
Capture Clock  : \LIN:BUART:rx_state_2\/clock_0
Path slack     : 6510684p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6640
-------------------------------------   ---- 
End-of-path arrival time (ps)           6640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_bitclk_enable\/clock_0                       macrocell7          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_bitclk_enable\/q  macrocell7    1250   1250  6504603  RISE       1
\LIN:BUART:rx_state_2\/main_2   macrocell15   5390   6640  6510684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_2\/clock_0                             macrocell15         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:sRX:RxBitCounter\/count_4
Path End       : \LIN:BUART:rx_state_0\/main_9
Capture Clock  : \LIN:BUART:rx_state_0\/clock_0
Path slack     : 6510756p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6567
-------------------------------------   ---- 
End-of-path arrival time (ps)           6567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  6505695  RISE       1
\LIN:BUART:rx_state_0\/main_9         macrocell13   4457   6567  6510756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_0\/clock_0                             macrocell13         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_0\/q
Path End       : \LIN:BUART:rx_state_0\/main_1
Capture Clock  : \LIN:BUART:rx_state_0\/clock_0
Path slack     : 6511005p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6318
-------------------------------------   ---- 
End-of-path arrival time (ps)           6318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_0\/clock_0                             macrocell13         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_0\/q       macrocell13   1250   1250  6504784  RISE       1
\LIN:BUART:rx_state_0\/main_1  macrocell13   5068   6318  6511005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_0\/clock_0                             macrocell13         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_0\/q
Path End       : \LIN:BUART:rx_state_1\/main_1
Capture Clock  : \LIN:BUART:rx_state_1\/clock_0
Path slack     : 6511005p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6318
-------------------------------------   ---- 
End-of-path arrival time (ps)           6318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_0\/clock_0                             macrocell13         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_0\/q       macrocell13   1250   1250  6504784  RISE       1
\LIN:BUART:rx_state_1\/main_1  macrocell14   5068   6318  6511005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_1\/clock_0                             macrocell14         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_0\/q
Path End       : \LIN:BUART:rx_status_3\/main_1
Capture Clock  : \LIN:BUART:rx_status_3\/clock_0
Path slack     : 6511005p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6318
-------------------------------------   ---- 
End-of-path arrival time (ps)           6318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_0\/clock_0                             macrocell13         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_0\/q        macrocell13   1250   1250  6504784  RISE       1
\LIN:BUART:rx_status_3\/main_1  macrocell20   5068   6318  6511005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_status_3\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_0\/q
Path End       : \LIN:BUART:rx_state_2\/main_1
Capture Clock  : \LIN:BUART:rx_state_2\/clock_0
Path slack     : 6511006p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6317
-------------------------------------   ---- 
End-of-path arrival time (ps)           6317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_0\/clock_0                             macrocell13         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_0\/q       macrocell13   1250   1250  6504784  RISE       1
\LIN:BUART:rx_state_2\/main_1  macrocell15   5067   6317  6511006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_2\/clock_0                             macrocell15         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_0\/q
Path End       : \LIN:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \LIN:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 6511006p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6317
-------------------------------------   ---- 
End-of-path arrival time (ps)           6317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_0\/clock_0                             macrocell13         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_0\/q               macrocell13   1250   1250  6504784  RISE       1
\LIN:BUART:rx_state_stop1_reg\/main_1  macrocell18   5067   6317  6511006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_stop1_reg\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:tx_state_1\/q
Path End       : \LIN:BUART:txn\/main_1
Capture Clock  : \LIN:BUART:txn\/clock_0
Path slack     : 6511123p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6200
-------------------------------------   ---- 
End-of-path arrival time (ps)           6200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:tx_state_1\/clock_0                             macrocell26         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:tx_state_1\/q  macrocell26   1250   1250  6498432  RISE       1
\LIN:BUART:txn\/main_1    macrocell30   4950   6200  6511123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:txn\/clock_0                                    macrocell30         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_2\/q
Path End       : \LIN:BUART:rx_break_detect\/main_5
Capture Clock  : \LIN:BUART:rx_break_detect\/clock_0
Path slack     : 6511128p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6196
-------------------------------------   ---- 
End-of-path arrival time (ps)           6196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_2\/clock_0                             macrocell15         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_2\/q            macrocell15   1250   1250  6505661  RISE       1
\LIN:BUART:rx_break_detect\/main_5  macrocell8    4946   6196  6511128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_break_detect\/clock_0                        macrocell8          0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_2\/q
Path End       : \LIN:BUART:rx_state_3\/main_4
Capture Clock  : \LIN:BUART:rx_state_3\/clock_0
Path slack     : 6511128p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6196
-------------------------------------   ---- 
End-of-path arrival time (ps)           6196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_2\/clock_0                             macrocell15         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_2\/q       macrocell15   1250   1250  6505661  RISE       1
\LIN:BUART:rx_state_3\/main_4  macrocell17   4946   6196  6511128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_3\/clock_0                             macrocell17         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_2\/q
Path End       : \LIN:BUART:rx_status_1\/main_4
Capture Clock  : \LIN:BUART:rx_status_1\/clock_0
Path slack     : 6511128p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6196
-------------------------------------   ---- 
End-of-path arrival time (ps)           6196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_2\/clock_0                             macrocell15         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_2\/q        macrocell15   1250   1250  6505661  RISE       1
\LIN:BUART:rx_status_1\/main_4  macrocell19   4946   6196  6511128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_status_1\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:sRX:RxBitCounter\/count_6
Path End       : \LIN:BUART:rx_load_fifo\/main_5
Capture Clock  : \LIN:BUART:rx_load_fifo\/clock_0
Path slack     : 6511252p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6071
-------------------------------------   ---- 
End-of-path arrival time (ps)           6071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  6505618  RISE       1
\LIN:BUART:rx_load_fifo\/main_5       macrocell11   3961   6071  6511252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_load_fifo\/clock_0                           macrocell11         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_1\/q
Path End       : \LIN:BUART:rx_state_2\/main_0
Capture Clock  : \LIN:BUART:rx_state_2\/clock_0
Path slack     : 6511315p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6008
-------------------------------------   ---- 
End-of-path arrival time (ps)           6008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_1\/clock_0                             macrocell14         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_1\/q       macrocell14   1250   1250  6504186  RISE       1
\LIN:BUART:rx_state_2\/main_0  macrocell15   4758   6008  6511315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_2\/clock_0                             macrocell15         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_1\/q
Path End       : \LIN:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \LIN:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 6511315p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6008
-------------------------------------   ---- 
End-of-path arrival time (ps)           6008
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_1\/clock_0                             macrocell14         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_1\/q               macrocell14   1250   1250  6504186  RISE       1
\LIN:BUART:rx_state_stop1_reg\/main_0  macrocell18   4758   6008  6511315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_stop1_reg\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_1\/q
Path End       : \LIN:BUART:rx_state_0\/main_0
Capture Clock  : \LIN:BUART:rx_state_0\/clock_0
Path slack     : 6511319p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6005
-------------------------------------   ---- 
End-of-path arrival time (ps)           6005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_1\/clock_0                             macrocell14         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_1\/q       macrocell14   1250   1250  6504186  RISE       1
\LIN:BUART:rx_state_0\/main_0  macrocell13   4755   6005  6511319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_0\/clock_0                             macrocell13         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_1\/q
Path End       : \LIN:BUART:rx_state_1\/main_0
Capture Clock  : \LIN:BUART:rx_state_1\/clock_0
Path slack     : 6511319p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6005
-------------------------------------   ---- 
End-of-path arrival time (ps)           6005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_1\/clock_0                             macrocell14         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_1\/q       macrocell14   1250   1250  6504186  RISE       1
\LIN:BUART:rx_state_1\/main_0  macrocell14   4755   6005  6511319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_1\/clock_0                             macrocell14         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_1\/q
Path End       : \LIN:BUART:rx_status_3\/main_0
Capture Clock  : \LIN:BUART:rx_status_3\/clock_0
Path slack     : 6511319p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6005
-------------------------------------   ---- 
End-of-path arrival time (ps)           6005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_1\/clock_0                             macrocell14         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_1\/q        macrocell14   1250   1250  6504186  RISE       1
\LIN:BUART:rx_status_3\/main_0  macrocell20   4755   6005  6511319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_status_3\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:sRX:RxBitCounter\/count_4
Path End       : \LIN:BUART:rx_load_fifo\/main_7
Capture Clock  : \LIN:BUART:rx_load_fifo\/clock_0
Path slack     : 6511329p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5994
-------------------------------------   ---- 
End-of-path arrival time (ps)           5994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  6505695  RISE       1
\LIN:BUART:rx_load_fifo\/main_7       macrocell11   3884   5994  6511329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_load_fifo\/clock_0                           macrocell11         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_3\/q
Path End       : \LIN:BUART:rx_load_fifo\/main_3
Capture Clock  : \LIN:BUART:rx_load_fifo\/clock_0
Path slack     : 6511378p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5945
-------------------------------------   ---- 
End-of-path arrival time (ps)           5945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_3\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_3\/q         macrocell17   1250   1250  6505743  RISE       1
\LIN:BUART:rx_load_fifo\/main_3  macrocell11   4695   5945  6511378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_load_fifo\/clock_0                           macrocell11         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_3\/q
Path End       : \LIN:BUART:rx_state_0\/main_4
Capture Clock  : \LIN:BUART:rx_state_0\/clock_0
Path slack     : 6511387p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5937
-------------------------------------   ---- 
End-of-path arrival time (ps)           5937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_3\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_3\/q       macrocell17   1250   1250  6505743  RISE       1
\LIN:BUART:rx_state_0\/main_4  macrocell13   4687   5937  6511387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_0\/clock_0                             macrocell13         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_3\/q
Path End       : \LIN:BUART:rx_state_1\/main_4
Capture Clock  : \LIN:BUART:rx_state_1\/clock_0
Path slack     : 6511387p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5937
-------------------------------------   ---- 
End-of-path arrival time (ps)           5937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_3\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_3\/q       macrocell17   1250   1250  6505743  RISE       1
\LIN:BUART:rx_state_1\/main_4  macrocell14   4687   5937  6511387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_1\/clock_0                             macrocell14         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_3\/q
Path End       : \LIN:BUART:rx_status_3\/main_4
Capture Clock  : \LIN:BUART:rx_status_3\/clock_0
Path slack     : 6511387p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5937
-------------------------------------   ---- 
End-of-path arrival time (ps)           5937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_3\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_3\/q        macrocell17   1250   1250  6505743  RISE       1
\LIN:BUART:rx_status_3\/main_4  macrocell20   4687   5937  6511387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_status_3\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_3\/q
Path End       : \LIN:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \LIN:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 6511390p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5933
-------------------------------------   ---- 
End-of-path arrival time (ps)           5933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_3\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_3\/q               macrocell17   1250   1250  6505743  RISE       1
\LIN:BUART:rx_state_stop1_reg\/main_2  macrocell18   4683   5933  6511390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_stop1_reg\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:tx_state_2\/q
Path End       : \LIN:BUART:txn\/main_4
Capture Clock  : \LIN:BUART:txn\/clock_0
Path slack     : 6511400p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5923
-------------------------------------   ---- 
End-of-path arrival time (ps)           5923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:tx_state_2\/clock_0                             macrocell27         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:tx_state_2\/q  macrocell27   1250   1250  6498284  RISE       1
\LIN:BUART:txn\/main_4    macrocell30   4673   5923  6511400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:txn\/clock_0                                    macrocell30         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:tx_state_1\/q
Path End       : \LIN:BUART:tx_state_0\/main_0
Capture Clock  : \LIN:BUART:tx_state_0\/clock_0
Path slack     : 6511673p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5650
-------------------------------------   ---- 
End-of-path arrival time (ps)           5650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:tx_state_1\/clock_0                             macrocell26         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:tx_state_1\/q       macrocell26   1250   1250  6498432  RISE       1
\LIN:BUART:tx_state_0\/main_0  macrocell25   4400   5650  6511673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:tx_state_0\/clock_0                             macrocell25         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_0\/q
Path End       : \LIN:BUART:rx_load_fifo\/main_1
Capture Clock  : \LIN:BUART:rx_load_fifo\/clock_0
Path slack     : 6511699p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5625
-------------------------------------   ---- 
End-of-path arrival time (ps)           5625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_0\/clock_0                             macrocell13         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_0\/q         macrocell13   1250   1250  6504784  RISE       1
\LIN:BUART:rx_load_fifo\/main_1  macrocell11   4375   5625  6511699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_load_fifo\/clock_0                           macrocell11         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_break_detect\/q
Path End       : \LIN:BUART:rx_state_0\/main_6
Capture Clock  : \LIN:BUART:rx_state_0\/clock_0
Path slack     : 6511932p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5391
-------------------------------------   ---- 
End-of-path arrival time (ps)           5391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_break_detect\/clock_0                        macrocell8          0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_break_detect\/q  macrocell8    1250   1250  6506283  RISE       1
\LIN:BUART:rx_state_0\/main_6  macrocell13   4141   5391  6511932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_0\/clock_0                             macrocell13         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_break_detect\/q
Path End       : \LIN:BUART:rx_state_1\/main_6
Capture Clock  : \LIN:BUART:rx_state_1\/clock_0
Path slack     : 6511932p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5391
-------------------------------------   ---- 
End-of-path arrival time (ps)           5391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_break_detect\/clock_0                        macrocell8          0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_break_detect\/q  macrocell8    1250   1250  6506283  RISE       1
\LIN:BUART:rx_state_1\/main_6  macrocell14   4141   5391  6511932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_1\/clock_0                             macrocell14         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:tx_state_2\/q
Path End       : \LIN:BUART:tx_state_1\/main_2
Capture Clock  : \LIN:BUART:tx_state_1\/clock_0
Path slack     : 6511945p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5378
-------------------------------------   ---- 
End-of-path arrival time (ps)           5378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:tx_state_2\/clock_0                             macrocell27         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:tx_state_2\/q       macrocell27   1250   1250  6498284  RISE       1
\LIN:BUART:tx_state_1\/main_2  macrocell26   4128   5378  6511945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:tx_state_1\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:tx_state_2\/q
Path End       : \LIN:BUART:tx_state_2\/main_2
Capture Clock  : \LIN:BUART:tx_state_2\/clock_0
Path slack     : 6511945p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5378
-------------------------------------   ---- 
End-of-path arrival time (ps)           5378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:tx_state_2\/clock_0                             macrocell27         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:tx_state_2\/q       macrocell27   1250   1250  6498284  RISE       1
\LIN:BUART:tx_state_2\/main_2  macrocell27   4128   5378  6511945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:tx_state_2\/clock_0                             macrocell27         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:sRX:RxBitCounter\/count_6
Path End       : \LIN:BUART:rx_break_detect\/main_7
Capture Clock  : \LIN:BUART:rx_break_detect\/clock_0
Path slack     : 6512000p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5324
-------------------------------------   ---- 
End-of-path arrival time (ps)           5324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  6505618  RISE       1
\LIN:BUART:rx_break_detect\/main_7    macrocell8    3214   5324  6512000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_break_detect\/clock_0                        macrocell8          0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:sRX:RxBitCounter\/count_6
Path End       : \LIN:BUART:rx_state_3\/main_5
Capture Clock  : \LIN:BUART:rx_state_3\/clock_0
Path slack     : 6512000p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5324
-------------------------------------   ---- 
End-of-path arrival time (ps)           5324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  6505618  RISE       1
\LIN:BUART:rx_state_3\/main_5         macrocell17   3214   5324  6512000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_3\/clock_0                             macrocell17         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:sRX:RxBitCounter\/count_6
Path End       : \LIN:BUART:rx_status_1\/main_6
Capture Clock  : \LIN:BUART:rx_status_1\/clock_0
Path slack     : 6512000p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5324
-------------------------------------   ---- 
End-of-path arrival time (ps)           5324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  6505618  RISE       1
\LIN:BUART:rx_status_1\/main_6        macrocell19   3214   5324  6512000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_status_1\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_1\/q
Path End       : \LIN:BUART:rx_load_fifo\/main_0
Capture Clock  : \LIN:BUART:rx_load_fifo\/clock_0
Path slack     : 6512024p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5299
-------------------------------------   ---- 
End-of-path arrival time (ps)           5299
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_1\/clock_0                             macrocell14         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_1\/q         macrocell14   1250   1250  6504186  RISE       1
\LIN:BUART:rx_load_fifo\/main_0  macrocell11   4049   5299  6512024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_load_fifo\/clock_0                           macrocell11         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:tx_state_1\/q
Path End       : \LIN:BUART:tx_state_1\/main_0
Capture Clock  : \LIN:BUART:tx_state_1\/clock_0
Path slack     : 6512094p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5230
-------------------------------------   ---- 
End-of-path arrival time (ps)           5230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:tx_state_1\/clock_0                             macrocell26         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:tx_state_1\/q       macrocell26   1250   1250  6498432  RISE       1
\LIN:BUART:tx_state_1\/main_0  macrocell26   3980   5230  6512094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:tx_state_1\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:tx_state_1\/q
Path End       : \LIN:BUART:tx_state_2\/main_0
Capture Clock  : \LIN:BUART:tx_state_2\/clock_0
Path slack     : 6512094p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5230
-------------------------------------   ---- 
End-of-path arrival time (ps)           5230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:tx_state_1\/clock_0                             macrocell26         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:tx_state_1\/q       macrocell26   1250   1250  6498432  RISE       1
\LIN:BUART:tx_state_2\/main_0  macrocell27   3980   5230  6512094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:tx_state_2\/clock_0                             macrocell27         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:sRX:RxBitCounter\/count_5
Path End       : \LIN:BUART:rx_load_fifo\/main_6
Capture Clock  : \LIN:BUART:rx_load_fifo\/clock_0
Path slack     : 6512100p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5223
-------------------------------------   ---- 
End-of-path arrival time (ps)           5223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  6506466  RISE       1
\LIN:BUART:rx_load_fifo\/main_6       macrocell11   3113   5223  6512100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_load_fifo\/clock_0                           macrocell11         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:sRX:RxBitCounter\/count_5
Path End       : \LIN:BUART:rx_state_0\/main_8
Capture Clock  : \LIN:BUART:rx_state_0\/clock_0
Path slack     : 6512114p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5209
-------------------------------------   ---- 
End-of-path arrival time (ps)           5209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  6506466  RISE       1
\LIN:BUART:rx_state_0\/main_8         macrocell13   3099   5209  6512114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_0\/clock_0                             macrocell13         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:sRX:RxBitCounter\/count_3
Path End       : \LIN:BUART:rx_break_detect\/main_10
Capture Clock  : \LIN:BUART:rx_break_detect\/clock_0
Path slack     : 6512314p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5009
-------------------------------------   ---- 
End-of-path arrival time (ps)           5009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:sRX:RxBitCounter\/count_3  count7cell    2110   2110  6512314  RISE       1
\LIN:BUART:rx_break_detect\/main_10   macrocell8    2899   5009  6512314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_break_detect\/clock_0                        macrocell8          0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:sRX:RxBitCounter\/count_3
Path End       : \LIN:BUART:rx_status_1\/main_9
Capture Clock  : \LIN:BUART:rx_status_1\/clock_0
Path slack     : 6512314p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5009
-------------------------------------   ---- 
End-of-path arrival time (ps)           5009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:sRX:RxBitCounter\/count_3  count7cell    2110   2110  6512314  RISE       1
\LIN:BUART:rx_status_1\/main_9        macrocell19   2899   5009  6512314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_status_1\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:sRX:RxBitCounter\/count_5
Path End       : \LIN:BUART:rx_break_detect\/main_8
Capture Clock  : \LIN:BUART:rx_break_detect\/clock_0
Path slack     : 6512322p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5001
-------------------------------------   ---- 
End-of-path arrival time (ps)           5001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  6506466  RISE       1
\LIN:BUART:rx_break_detect\/main_8    macrocell8    2891   5001  6512322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_break_detect\/clock_0                        macrocell8          0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:sRX:RxBitCounter\/count_5
Path End       : \LIN:BUART:rx_state_3\/main_6
Capture Clock  : \LIN:BUART:rx_state_3\/clock_0
Path slack     : 6512322p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5001
-------------------------------------   ---- 
End-of-path arrival time (ps)           5001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  6506466  RISE       1
\LIN:BUART:rx_state_3\/main_6         macrocell17   2891   5001  6512322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_3\/clock_0                             macrocell17         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:sRX:RxBitCounter\/count_5
Path End       : \LIN:BUART:rx_status_1\/main_7
Capture Clock  : \LIN:BUART:rx_status_1\/clock_0
Path slack     : 6512322p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5001
-------------------------------------   ---- 
End-of-path arrival time (ps)           5001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  6506466  RISE       1
\LIN:BUART:rx_status_1\/main_7        macrocell19   2891   5001  6512322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_status_1\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:sRX:RxBitCounter\/count_4
Path End       : \LIN:BUART:rx_break_detect\/main_9
Capture Clock  : \LIN:BUART:rx_break_detect\/clock_0
Path slack     : 6512333p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4991
-------------------------------------   ---- 
End-of-path arrival time (ps)           4991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  6505695  RISE       1
\LIN:BUART:rx_break_detect\/main_9    macrocell8    2881   4991  6512333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_break_detect\/clock_0                        macrocell8          0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:sRX:RxBitCounter\/count_4
Path End       : \LIN:BUART:rx_state_3\/main_7
Capture Clock  : \LIN:BUART:rx_state_3\/clock_0
Path slack     : 6512333p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4991
-------------------------------------   ---- 
End-of-path arrival time (ps)           4991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  6505695  RISE       1
\LIN:BUART:rx_state_3\/main_7         macrocell17   2881   4991  6512333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_3\/clock_0                             macrocell17         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:sRX:RxBitCounter\/count_4
Path End       : \LIN:BUART:rx_status_1\/main_8
Capture Clock  : \LIN:BUART:rx_status_1\/clock_0
Path slack     : 6512333p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4991
-------------------------------------   ---- 
End-of-path arrival time (ps)           4991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  6505695  RISE       1
\LIN:BUART:rx_status_1\/main_8        macrocell19   2881   4991  6512333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_status_1\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_2\/q
Path End       : \LIN:BUART:rx_state_2\/main_4
Capture Clock  : \LIN:BUART:rx_state_2\/clock_0
Path slack     : 6512691p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4632
-------------------------------------   ---- 
End-of-path arrival time (ps)           4632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_2\/clock_0                             macrocell15         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_2\/q       macrocell15   1250   1250  6505661  RISE       1
\LIN:BUART:rx_state_2\/main_4  macrocell15   3382   4632  6512691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_2\/clock_0                             macrocell15         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_2\/q
Path End       : \LIN:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \LIN:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 6512691p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4632
-------------------------------------   ---- 
End-of-path arrival time (ps)           4632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_2\/clock_0                             macrocell15         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_2\/q               macrocell15   1250   1250  6505661  RISE       1
\LIN:BUART:rx_state_stop1_reg\/main_3  macrocell18   3382   4632  6512691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_stop1_reg\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_2\/q
Path End       : \LIN:BUART:rx_load_fifo\/main_4
Capture Clock  : \LIN:BUART:rx_load_fifo\/clock_0
Path slack     : 6512692p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4631
-------------------------------------   ---- 
End-of-path arrival time (ps)           4631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_2\/clock_0                             macrocell15         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_2\/q         macrocell15   1250   1250  6505661  RISE       1
\LIN:BUART:rx_load_fifo\/main_4  macrocell11   3381   4631  6512692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_load_fifo\/clock_0                           macrocell11         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:tx_state_2\/q
Path End       : \LIN:BUART:tx_state_0\/main_3
Capture Clock  : \LIN:BUART:tx_state_0\/clock_0
Path slack     : 6512771p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4552
-------------------------------------   ---- 
End-of-path arrival time (ps)           4552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:tx_state_2\/clock_0                             macrocell27         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:tx_state_2\/q       macrocell27   1250   1250  6498284  RISE       1
\LIN:BUART:tx_state_0\/main_3  macrocell25   3302   4552  6512771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:tx_state_0\/clock_0                             macrocell25         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_2\/q
Path End       : \LIN:BUART:rx_state_0\/main_5
Capture Clock  : \LIN:BUART:rx_state_0\/clock_0
Path slack     : 6512791p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4532
-------------------------------------   ---- 
End-of-path arrival time (ps)           4532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_2\/clock_0                             macrocell15         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_2\/q       macrocell15   1250   1250  6505661  RISE       1
\LIN:BUART:rx_state_0\/main_5  macrocell13   3282   4532  6512791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_0\/clock_0                             macrocell13         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_2\/q
Path End       : \LIN:BUART:rx_state_1\/main_5
Capture Clock  : \LIN:BUART:rx_state_1\/clock_0
Path slack     : 6512791p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4532
-------------------------------------   ---- 
End-of-path arrival time (ps)           4532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_2\/clock_0                             macrocell15         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_2\/q       macrocell15   1250   1250  6505661  RISE       1
\LIN:BUART:rx_state_1\/main_5  macrocell14   3282   4532  6512791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_1\/clock_0                             macrocell14         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_2\/q
Path End       : \LIN:BUART:rx_status_3\/main_5
Capture Clock  : \LIN:BUART:rx_status_3\/clock_0
Path slack     : 6512791p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4532
-------------------------------------   ---- 
End-of-path arrival time (ps)           4532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_2\/clock_0                             macrocell15         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_2\/q        macrocell15   1250   1250  6505661  RISE       1
\LIN:BUART:rx_status_3\/main_5  macrocell20   3282   4532  6512791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_status_3\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:sRX:RxBitCounter\/count_0
Path End       : \LIN:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \LIN:BUART:rx_bitclk_enable\/clock_0
Path slack     : 6512887p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4436
-------------------------------------   ---- 
End-of-path arrival time (ps)           4436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  6512887  RISE       1
\LIN:BUART:rx_bitclk_enable\/main_2   macrocell7    2326   4436  6512887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_bitclk_enable\/clock_0                       macrocell7          0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:tx_state_0\/q
Path End       : \LIN:BUART:tx_state_0\/main_1
Capture Clock  : \LIN:BUART:tx_state_0\/clock_0
Path slack     : 6512893p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:tx_state_0\/clock_0                             macrocell25         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:tx_state_0\/q       macrocell25   1250   1250  6499233  RISE       1
\LIN:BUART:tx_state_0\/main_1  macrocell25   3181   4431  6512893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:tx_state_0\/clock_0                             macrocell25         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:tx_state_0\/q
Path End       : \LIN:BUART:tx_state_1\/main_1
Capture Clock  : \LIN:BUART:tx_state_1\/clock_0
Path slack     : 6512895p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4428
-------------------------------------   ---- 
End-of-path arrival time (ps)           4428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:tx_state_0\/clock_0                             macrocell25         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:tx_state_0\/q       macrocell25   1250   1250  6499233  RISE       1
\LIN:BUART:tx_state_1\/main_1  macrocell26   3178   4428  6512895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:tx_state_1\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:tx_state_0\/q
Path End       : \LIN:BUART:tx_state_2\/main_1
Capture Clock  : \LIN:BUART:tx_state_2\/clock_0
Path slack     : 6512895p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4428
-------------------------------------   ---- 
End-of-path arrival time (ps)           4428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:tx_state_0\/clock_0                             macrocell25         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:tx_state_0\/q       macrocell25   1250   1250  6499233  RISE       1
\LIN:BUART:tx_state_2\/main_1  macrocell27   3178   4428  6512895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:tx_state_2\/clock_0                             macrocell27         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:tx_state_0\/q
Path End       : \LIN:BUART:txn\/main_2
Capture Clock  : \LIN:BUART:txn\/clock_0
Path slack     : 6512896p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4428
-------------------------------------   ---- 
End-of-path arrival time (ps)           4428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:tx_state_0\/clock_0                             macrocell25         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:tx_state_0\/q  macrocell25   1250   1250  6499233  RISE       1
\LIN:BUART:txn\/main_2    macrocell30   3178   4428  6512896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:txn\/clock_0                                    macrocell30         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 6512899p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4424
-------------------------------------   ---- 
End-of-path arrival time (ps)           4424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  6512899  RISE       1
MODIN1_0/main_1                       macrocell1    2314   4424  6512899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 6512899p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4424
-------------------------------------   ---- 
End-of-path arrival time (ps)           4424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  6512899  RISE       1
MODIN1_1/main_1                       macrocell2    2314   4424  6512899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:sRX:RxBitCounter\/count_1
Path End       : \LIN:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \LIN:BUART:rx_bitclk_enable\/clock_0
Path slack     : 6512899p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4424
-------------------------------------   ---- 
End-of-path arrival time (ps)           4424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  6512899  RISE       1
\LIN:BUART:rx_bitclk_enable\/main_1   macrocell7    2314   4424  6512899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_bitclk_enable\/clock_0                       macrocell7          0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 6512901p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4422
-------------------------------------   ---- 
End-of-path arrival time (ps)           4422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  6512901  RISE       1
MODIN1_0/main_0                       macrocell1    2312   4422  6512901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 6512901p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4422
-------------------------------------   ---- 
End-of-path arrival time (ps)           4422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  6512901  RISE       1
MODIN1_1/main_0                       macrocell2    2312   4422  6512901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:sRX:RxBitCounter\/count_2
Path End       : \LIN:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \LIN:BUART:rx_bitclk_enable\/clock_0
Path slack     : 6512901p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4422
-------------------------------------   ---- 
End-of-path arrival time (ps)           4422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  6512901  RISE       1
\LIN:BUART:rx_bitclk_enable\/main_0   macrocell7    2312   4422  6512901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_bitclk_enable\/clock_0                       macrocell7          0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:tx_bitclk\/q
Path End       : \LIN:BUART:tx_state_0\/main_4
Capture Clock  : \LIN:BUART:tx_state_0\/clock_0
Path slack     : 6513148p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4176
-------------------------------------   ---- 
End-of-path arrival time (ps)           4176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:tx_bitclk\/clock_0                              macrocell23         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:tx_bitclk\/q        macrocell23   1250   1250  6499491  RISE       1
\LIN:BUART:tx_state_0\/main_4  macrocell25   2926   4176  6513148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:tx_state_0\/clock_0                             macrocell25         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:tx_bitclk\/q
Path End       : \LIN:BUART:txn\/main_5
Capture Clock  : \LIN:BUART:txn\/clock_0
Path slack     : 6513149p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4174
-------------------------------------   ---- 
End-of-path arrival time (ps)           4174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:tx_bitclk\/clock_0                              macrocell23         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:tx_bitclk\/q  macrocell23   1250   1250  6499491  RISE       1
\LIN:BUART:txn\/main_5   macrocell30   2924   4174  6513149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:txn\/clock_0                                    macrocell30         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:tx_bitclk\/q
Path End       : \LIN:BUART:tx_state_1\/main_3
Capture Clock  : \LIN:BUART:tx_state_1\/clock_0
Path slack     : 6513153p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4170
-------------------------------------   ---- 
End-of-path arrival time (ps)           4170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:tx_bitclk\/clock_0                              macrocell23         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:tx_bitclk\/q        macrocell23   1250   1250  6499491  RISE       1
\LIN:BUART:tx_state_1\/main_3  macrocell26   2920   4170  6513153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:tx_state_1\/clock_0                             macrocell26         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:tx_bitclk\/q
Path End       : \LIN:BUART:tx_state_2\/main_3
Capture Clock  : \LIN:BUART:tx_state_2\/clock_0
Path slack     : 6513153p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4170
-------------------------------------   ---- 
End-of-path arrival time (ps)           4170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:tx_bitclk\/clock_0                              macrocell23         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:tx_bitclk\/q        macrocell23   1250   1250  6499491  RISE       1
\LIN:BUART:tx_state_2\/main_3  macrocell27   2920   4170  6513153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:tx_state_2\/clock_0                             macrocell27         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_load_fifo\/q
Path End       : \LIN:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \LIN:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6513291p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -1930
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6518903

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5612
-------------------------------------   ---- 
End-of-path arrival time (ps)           5612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_load_fifo\/clock_0                           macrocell11         0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN:BUART:rx_load_fifo\/q            macrocell11     1250   1250  6508539  RISE       1
\LIN:BUART:sRX:RxShifter:u0\/f0_load  datapathcell1   4362   5612  6513291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxShifter:u0\/clock                         datapathcell1       0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:txn\/q
Path End       : \LIN:BUART:txn\/main_0
Capture Clock  : \LIN:BUART:txn\/clock_0
Path slack     : 6513433p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3890
-------------------------------------   ---- 
End-of-path arrival time (ps)           3890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:txn\/clock_0                                    macrocell30         0      0  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:txn\/q       macrocell30   1250   1250  6513433  RISE       1
\LIN:BUART:txn\/main_0  macrocell30   2640   3890  6513433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:txn\/clock_0                                    macrocell30         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_3\/q
Path End       : \LIN:BUART:rx_break_detect\/main_4
Capture Clock  : \LIN:BUART:rx_break_detect\/clock_0
Path slack     : 6513445p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_3\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_3\/q            macrocell17   1250   1250  6505743  RISE       1
\LIN:BUART:rx_break_detect\/main_4  macrocell8    2628   3878  6513445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_break_detect\/clock_0                        macrocell8          0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_3\/q
Path End       : \LIN:BUART:rx_state_3\/main_3
Capture Clock  : \LIN:BUART:rx_state_3\/clock_0
Path slack     : 6513445p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_3\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_3\/q       macrocell17   1250   1250  6505743  RISE       1
\LIN:BUART:rx_state_3\/main_3  macrocell17   2628   3878  6513445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_3\/clock_0                             macrocell17         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_3\/q
Path End       : \LIN:BUART:rx_status_1\/main_3
Capture Clock  : \LIN:BUART:rx_status_1\/clock_0
Path slack     : 6513445p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_3\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_3\/q        macrocell17   1250   1250  6505743  RISE       1
\LIN:BUART:rx_status_1\/main_3  macrocell19   2628   3878  6513445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_status_1\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_break_detect\/q
Path End       : \LIN:BUART:rx_break_detect\/main_6
Capture Clock  : \LIN:BUART:rx_break_detect\/clock_0
Path slack     : 6513765p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_break_detect\/clock_0                        macrocell8          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_break_detect\/q       macrocell8    1250   1250  6506283  RISE       1
\LIN:BUART:rx_break_detect\/main_6  macrocell8    2308   3558  6513765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_break_detect\/clock_0                        macrocell8          0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_break_detect\/q
Path End       : \LIN:BUART:rx_status_1\/main_5
Capture Clock  : \LIN:BUART:rx_status_1\/clock_0
Path slack     : 6513765p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_break_detect\/clock_0                        macrocell8          0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_break_detect\/q   macrocell8    1250   1250  6506283  RISE       1
\LIN:BUART:rx_status_1\/main_5  macrocell19   2308   3558  6513765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_status_1\/clock_0                            macrocell19         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 6513774p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q       macrocell2    1250   1250  6499812  RISE       1
MODIN1_1/main_2  macrocell2    2299   3549  6513774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_status_3\/q
Path End       : \LIN:BUART:sRX:RxSts\/status_3
Capture Clock  : \LIN:BUART:sRX:RxSts\/clock
Path slack     : 6515082p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -1570
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6519263

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4182
-------------------------------------   ---- 
End-of-path arrival time (ps)           4182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_status_3\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\LIN:BUART:rx_status_3\/q       macrocell20    1250   1250  6515082  RISE       1
\LIN:BUART:sRX:RxSts\/status_3  statusicell1   2932   4182  6515082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxSts\/clock                                statusicell1        0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_status_1\/q
Path End       : \LIN:BUART:sRX:RxSts\/status_1
Capture Clock  : \LIN:BUART:sRX:RxSts\/clock
Path slack     : 6515109p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -1570
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6519263

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4154
-------------------------------------   ---- 
End-of-path arrival time (ps)           4154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_status_1\/clock_0                            macrocell19         0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\LIN:BUART:rx_status_1\/q       macrocell19    1250   1250  6515109  RISE       1
\LIN:BUART:sRX:RxSts\/status_1  statusicell1   2904   4154  6515109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxSts\/clock                                statusicell1        0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_Timer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \LIN_Timer:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \LIN_Timer:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 78106564p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   78125000
- Setup time                                             -11520
----------------------------------------------------   -------- 
End-of-path required time (ps)                         78113480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6916
-------------------------------------   ---- 
End-of-path arrival time (ps)           6916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN_Timer:TimerUDB:sT8:timerdp:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\LIN_Timer:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell4   3850   3850  78106564  RISE       1
\LIN_Timer:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell4   3066   6916  78106564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN_Timer:TimerUDB:sT8:timerdp:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \LIN_Timer:TimerUDB:sT8:timerdp:u0\/cs_addr_1
Capture Clock  : \LIN_Timer:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 78107951p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   78125000
- Setup time                                             -11520
----------------------------------------------------   -------- 
End-of-path required time (ps)                         78113480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5529
-------------------------------------   ---- 
End-of-path arrival time (ps)           5529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell1        0      0  RISE       1

Data path
pin name                                                 model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\LIN_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    2580   2580  78107951  RISE       1
\LIN_Timer:TimerUDB:sT8:timerdp:u0\/cs_addr_1            datapathcell4   2949   5529  78107951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN_Timer:TimerUDB:sT8:timerdp:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_Timer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \LIN_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \LIN_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 78110830p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   78125000
- Setup time                                              -1570
----------------------------------------------------   -------- 
End-of-path required time (ps)                         78123430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12600
-------------------------------------   ----- 
End-of-path arrival time (ps)           12600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN_Timer:TimerUDB:sT8:timerdp:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\LIN_Timer:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell4   3850   3850  78106564  RISE       1
\LIN_Timer:TimerUDB:status_tc\/main_1        macrocell31     3084   6934  78110830  RISE       1
\LIN_Timer:TimerUDB:status_tc\/q             macrocell31     3350  10284  78110830  RISE       1
\LIN_Timer:TimerUDB:rstSts:stsreg\/status_0  statusicell3    2316  12600  78110830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN_Timer:TimerUDB:rstSts:stsreg\/clock                   statusicell3        0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_Timer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : Net_285/main_1
Capture Clock  : Net_285/clock_0
Path slack     : 78114716p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   78125000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         78121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6774
-------------------------------------   ---- 
End-of-path arrival time (ps)           6774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN_Timer:TimerUDB:sT8:timerdp:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\LIN_Timer:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell4   3850   3850  78106564  RISE       1
Net_285/main_1                               macrocell5      2924   6774  78114716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_285/clock_0                                            macrocell5          0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_285/main_0
Capture Clock  : Net_285/clock_0
Path slack     : 78115946p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   78125000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         78121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5544
-------------------------------------   ---- 
End-of-path arrival time (ps)           5544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell1        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT     slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\LIN_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   2580   2580  78107951  RISE       1
Net_285/main_0                                           macrocell5     2964   5544  78115946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_285/clock_0                                            macrocell5          0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

