WARNING: physical memory size is smaller than virtual memory size.
WARNING: option --warmup_instructions is deprecated. Use --warmup-instructions instead.
WARNING: option --simulation_instructions is deprecated. Use --simulation-instructions instead.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 20000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Warmup finished CPU 0 instructions: 5000001 cycles: 1397360 cumulative IPC: 3.578 (Simulation time: 00 hr 00 min 42 sec)
Warmup complete CPU 0 instructions: 5000001 cycles: 1397360 cumulative IPC: 3.578 (Simulation time: 00 hr 00 min 42 sec)
Heartbeat CPU 0 instructions: 10000000 cycles: 21589225 heartbeat IPC: 0.4632 cumulative IPC: 0.2476 (Simulation time: 00 hr 06 min 00 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 64689588 heartbeat IPC: 0.232 cumulative IPC: 0.237 (Simulation time: 00 hr 11 min 49 sec)
Simulation finished CPU 0 instructions: 20000002 cycles: 85235693 cumulative IPC: 0.2346 (Simulation time: 00 hr 14 min 15 sec)
Simulation complete CPU 0 instructions: 20000002 cycles: 85235693 cumulative IPC: 0.2346 (Simulation time: 00 hr 14 min 15 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/igor/Documents/traces/619.lbm_s-2676B.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.2346 instructions: 20000002 cycles: 85235693
CPU 0 Branch Prediction Accuracy: 95.64% MPKI: 0.7445 Average ROB Occupancy at Mispredict: 293.3
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.744
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:    1596321 HIT:     708537 MISS:     887784
LLC LOAD         ACCESS:     221945 HIT:          3 MISS:     221942
LLC RFO          ACCESS:     686872 HIT:      21097 MISS:     665775
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     687437 HIT:     687437 MISS:          0
LLC TRANSLATION  ACCESS:         67 HIT:          0 MISS:         67
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 1210 cycles
cpu0_DTLB TOTAL        ACCESS:    4119928 HIT:    4074839 MISS:      45089
cpu0_DTLB LOAD         ACCESS:    4119928 HIT:    4074839 MISS:      45089
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 80.75 cycles
cpu0_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    5070344 HIT:    3062072 MISS:    2008272
cpu0_L1D LOAD         ACCESS:    1473347 HIT:     795365 MISS:     677982
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    3583109 HIT:    2266701 MISS:    1316408
cpu0_L1D TRANSLATION  ACCESS:      13888 HIT:          6 MISS:      13882
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 518.2 cycles
cpu0_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:    2738773 HIT:    1829787 MISS:     908986
cpu0_L2C LOAD         ACCESS:     221953 HIT:          7 MISS:     221946
cpu0_L2C RFO          ACCESS:    1251465 HIT:     564593 MISS:     686872
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:    1251473 HIT:    1251372 MISS:        101
cpu0_L2C TRANSLATION  ACCESS:      13882 HIT:      13815 MISS:         67
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 1202 cycles
cpu0_STLB TOTAL        ACCESS:      25568 HIT:      11694 MISS:      13874
cpu0_STLB LOAD         ACCESS:      25568 HIT:      11694 MISS:      13874
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 338.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      96176
  ROW_BUFFER_MISS:     791595
 AVG DBUS CONGESTED CYCLE: 3.993
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      46746
  FULL:     622728
