Timing Violation Report Min Delay Analysis

SmartTime Version v12.6
Microsemi Corporation - Microsemi Libero Software Release v12.6 (Version 12.900.20.24)
Date: Tue Jul 20 08:15:54 2021


Design: top
Family: PolarFire
Die: MPF300T
Package: FCVG484
Temperature Range: 0 - 100 C
Voltage Range: 0.97 - 1.03 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt
Scenario for Timing Analysis: timing_analysis


*** IMPORTANT RECOMMENDATION *** If you haven't done so, it is highly recommended to add clock jitter information for each clock domain into Libero SoC through clock uncertainty SDC timing constraints. Please refer to the Libero SoC v12.5 release notes for more details.

Path 1
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[39]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[39]:D
  Delay (ns):              0.301
  Slack (ns):              0.033
  Arrival (ns):            8.285
  Required (ns):           8.252
  Operating Conditions: slow_lv_lt

Path 2
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[28]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[28]:D
  Delay (ns):              0.308
  Slack (ns):              0.037
  Arrival (ns):            8.293
  Required (ns):           8.256
  Operating Conditions: slow_lv_lt

Path 3
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg[14]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_packed[78]:D
  Delay (ns):              0.314
  Slack (ns):              0.039
  Arrival (ns):            8.276
  Required (ns):           8.237
  Operating Conditions: slow_lv_lt

Path 4
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[26]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[26]:D
  Delay (ns):              0.310
  Slack (ns):              0.039
  Arrival (ns):            8.295
  Required (ns):           8.256
  Operating Conditions: slow_lv_lt

Path 5
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg_early[27]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg[27]:D
  Delay (ns):              0.308
  Slack (ns):              0.040
  Arrival (ns):            8.279
  Required (ns):           8.239
  Operating Conditions: slow_lv_lt

Path 6
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg_early[24]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg[24]:D
  Delay (ns):              0.308
  Slack (ns):              0.040
  Arrival (ns):            8.279
  Required (ns):           8.239
  Operating Conditions: slow_lv_lt

Path 7
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[43]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[43]:D
  Delay (ns):              0.205
  Slack (ns):              0.040
  Arrival (ns):            6.011
  Required (ns):           5.971
  Operating Conditions: fast_hv_lt

Path 8
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg2[89]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[89]:D
  Delay (ns):              0.200
  Slack (ns):              0.040
  Arrival (ns):            6.008
  Required (ns):           5.968
  Operating Conditions: fast_hv_lt

Path 9
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg2[54]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[54]:D
  Delay (ns):              0.307
  Slack (ns):              0.040
  Arrival (ns):            8.294
  Required (ns):           8.254
  Operating Conditions: slow_lv_lt

Path 10
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg[13]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_packed[77]:D
  Delay (ns):              0.317
  Slack (ns):              0.042
  Arrival (ns):            8.279
  Required (ns):           8.237
  Operating Conditions: slow_lv_lt

Path 11
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[24]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[24]:D
  Delay (ns):              0.210
  Slack (ns):              0.043
  Arrival (ns):            6.018
  Required (ns):           5.975
  Operating Conditions: fast_hv_lt

Path 12
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[42]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[42]:D
  Delay (ns):              0.209
  Slack (ns):              0.044
  Arrival (ns):            6.015
  Required (ns):           5.971
  Operating Conditions: fast_hv_lt

Path 13
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg2[53]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[53]:D
  Delay (ns):              0.209
  Slack (ns):              0.045
  Arrival (ns):            6.018
  Required (ns):           5.973
  Operating Conditions: fast_hv_lt

Path 14
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg_early[28]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg[28]:D
  Delay (ns):              0.314
  Slack (ns):              0.046
  Arrival (ns):            8.285
  Required (ns):           8.239
  Operating Conditions: slow_lv_lt

Path 15
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg2[58]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[58]:D
  Delay (ns):              0.210
  Slack (ns):              0.046
  Arrival (ns):            6.019
  Required (ns):           5.973
  Operating Conditions: fast_hv_lt

Path 16
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg2[56]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[56]:D
  Delay (ns):              0.210
  Slack (ns):              0.046
  Arrival (ns):            6.019
  Required (ns):           5.973
  Operating Conditions: fast_hv_lt

Path 17
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg_early[52]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg[52]:D
  Delay (ns):              0.210
  Slack (ns):              0.047
  Arrival (ns):            6.002
  Required (ns):           5.955
  Operating Conditions: fast_hv_lt

Path 18
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg_early[47]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg[47]:D
  Delay (ns):              0.211
  Slack (ns):              0.048
  Arrival (ns):            6.003
  Required (ns):           5.955
  Operating Conditions: fast_hv_lt

Path 19
  From: CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/wlast_o:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk4.wrs/holdDat[1]:D
  Delay (ns):              0.210
  Slack (ns):              0.048
  Arrival (ns):            5.997
  Required (ns):           5.949
  Operating Conditions: fast_hv_lt

Path 20
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg2[87]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[87]:D
  Delay (ns):              0.210
  Slack (ns):              0.050
  Arrival (ns):            6.018
  Required (ns):           5.968
  Operating Conditions: fast_hv_lt

Path 21
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg[42]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_packed[106]:D
  Delay (ns):              0.208
  Slack (ns):              0.052
  Arrival (ns):            6.001
  Required (ns):           5.949
  Operating Conditions: fast_hv_lt

Path 22
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAO1lI[33]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk4.wrs/holdDat[43]:D
  Delay (ns):              0.212
  Slack (ns):              0.053
  Arrival (ns):            5.993
  Required (ns):           5.940
  Operating Conditions: fast_hv_lt

Path 23
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAO1lI[25]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk4.wrs/holdDat[35]:D
  Delay (ns):              0.214
  Slack (ns):              0.055
  Arrival (ns):            5.995
  Required (ns):           5.940
  Operating Conditions: fast_hv_lt

Path 24
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/rdGrayCounter/cntBinary[2]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/rdGrayCounter/cntGray[2]:D
  Delay (ns):              0.222
  Slack (ns):              0.061
  Arrival (ns):            6.027
  Required (ns):           5.966
  Operating Conditions: fast_hv_lt

Path 25
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[60]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[60]:D
  Delay (ns):              0.232
  Slack (ns):              0.066
  Arrival (ns):            6.039
  Required (ns):           5.973
  Operating Conditions: fast_hv_lt

Path 26
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt[7]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[7]:D
  Delay (ns):              0.224
  Slack (ns):              0.067
  Arrival (ns):            5.992
  Required (ns):           5.925
  Operating Conditions: fast_hv_lt

Path 27
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[52]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[52]:D
  Delay (ns):              0.233
  Slack (ns):              0.067
  Arrival (ns):            6.040
  Required (ns):           5.973
  Operating Conditions: fast_hv_lt

Path 28
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt[5]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[5]:D
  Delay (ns):              0.225
  Slack (ns):              0.068
  Arrival (ns):            5.993
  Required (ns):           5.925
  Operating Conditions: fast_hv_lt

Path 29
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/dma_size_4k[1]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/coredma_size_o[13]:D
  Delay (ns):              0.146
  Slack (ns):              0.069
  Arrival (ns):            5.933
  Required (ns):           5.864
  Operating Conditions: fast_hv_lt

Path 30
  From: PF_RESET_0/PF_RESET_0/dff_1:CLK
  To:   PF_RESET_0/PF_RESET_0/dff_2:D
  Delay (ns):              0.147
  Slack (ns):              0.070
  Arrival (ns):            5.917
  Required (ns):           5.847
  Operating Conditions: fast_hv_lt

Path 31
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_address_r2[4]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[4]:D
  Delay (ns):              0.147
  Slack (ns):              0.070
  Arrival (ns):            5.956
  Required (ns):           5.886
  Operating Conditions: fast_hv_lt

Path 32
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_169/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p3_po_r1[27]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_272/data_shifter_gen[1].data_shifter[1][67]:D
  Delay (ns):              0.146
  Slack (ns):              0.070
  Arrival (ns):            5.933
  Required (ns):           5.863
  Operating Conditions: fast_hv_lt

Path 33
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_169/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_mask_p2_po_r1[1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_272/data_shifter_gen[1].data_shifter[1][145]:D
  Delay (ns):              0.146
  Slack (ns):              0.070
  Arrival (ns):            5.963
  Required (ns):           5.893
  Operating Conditions: fast_hv_lt

Path 34
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_161/data_shifter_gen[31].data_shifter[31][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_161/data_shifter_gen[30].data_shifter[30][0]:D
  Delay (ns):              0.147
  Slack (ns):              0.070
  Arrival (ns):            5.959
  Required (ns):           5.889
  Operating Conditions: fast_hv_lt

Path 35
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_149/lat_n0.resettable.data_shifter_2_[3]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_ras_n_r1:D
  Delay (ns):              0.147
  Slack (ns):              0.070
  Arrival (ns):            5.955
  Required (ns):           5.885
  Operating Conditions: fast_hv_lt

Path 36
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg2[10]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[10]:D
  Delay (ns):              0.147
  Slack (ns):              0.070
  Arrival (ns):            5.953
  Required (ns):           5.883
  Operating Conditions: fast_hv_lt

Path 37
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_75/MSC_i_76/MSC_i_78/MSC_i_80/MSC_i_86/s0:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_75/MSC_i_76/MSC_i_78/MSC_i_80/MSC_i_86/s1:D
  Delay (ns):              0.147
  Slack (ns):              0.070
  Arrival (ns):            5.955
  Required (ns):           5.885
  Operating Conditions: fast_hv_lt

Path 38
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/uart_data_out_o[0]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/tx_hold_reg[0]:D
  Delay (ns):              0.146
  Slack (ns):              0.070
  Arrival (ns):            5.957
  Required (ns):           5.887
  Operating Conditions: fast_hv_lt

Path 39
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdPtr_s1[2]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdPtr_s2[2]:D
  Delay (ns):              0.147
  Slack (ns):              0.070
  Arrival (ns):            2.004
  Required (ns):           1.934
  Operating Conditions: fast_hv_lt

Path 40
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounter/cntBinary_Z[0]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounter/cntGray[0]:D
  Delay (ns):              0.235
  Slack (ns):              0.070
  Arrival (ns):            2.088
  Required (ns):           2.018
  Operating Conditions: fast_hv_lt

Path 41
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_act_n_r2:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ACT_N_P0_OUT:D
  Delay (ns):              0.147
  Slack (ns):              0.071
  Arrival (ns):            5.953
  Required (ns):           5.882
  Operating Conditions: fast_hv_lt

Path 42
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_156/lat_n0.resettable.data_shifter_1_[117]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_156/lat_n0.resettable.data_shifter_2_[117]:D
  Delay (ns):              0.147
  Slack (ns):              0.071
  Arrival (ns):            5.954
  Required (ns):           5.883
  Operating Conditions: fast_hv_lt

Path 43
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_156/lat_n0.resettable.data_shifter_1_[111]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_156/lat_n0.resettable.data_shifter_2_[111]:D
  Delay (ns):              0.147
  Slack (ns):              0.071
  Arrival (ns):            5.957
  Required (ns):           5.886
  Operating Conditions: fast_hv_lt

Path 44
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_address_r2[8]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[8]:D
  Delay (ns):              0.148
  Slack (ns):              0.072
  Arrival (ns):            5.961
  Required (ns):           5.889
  Operating Conditions: fast_hv_lt

Path 45
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[26].data_shifter[26][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[25].data_shifter[25][0]:D
  Delay (ns):              0.148
  Slack (ns):              0.072
  Arrival (ns):            5.963
  Required (ns):           5.891
  Operating Conditions: fast_hv_lt

Path 46
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_156/lat_n0.resettable.data_shifter_2_[118]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_address_r1[8]:D
  Delay (ns):              0.148
  Slack (ns):              0.072
  Arrival (ns):            5.953
  Required (ns):           5.881
  Operating Conditions: fast_hv_lt

Path 47
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_156/lat_n0.resettable.data_shifter_1_[1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_156/lat_n0.resettable.data_shifter_2_[1]:D
  Delay (ns):              0.148
  Slack (ns):              0.072
  Arrival (ns):            5.948
  Required (ns):           5.876
  Operating Conditions: fast_hv_lt

Path 48
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg2[34]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[34]:D
  Delay (ns):              0.148
  Slack (ns):              0.072
  Arrival (ns):            5.957
  Required (ns):           5.885
  Operating Conditions: fast_hv_lt

Path 49
  From: AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/BURSTReg[0]:CLK
  To:   AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/AXIBurstInt[0]:D
  Delay (ns):              0.148
  Slack (ns):              0.072
  Arrival (ns):            2.005
  Required (ns):           1.933
  Operating Conditions: fast_hv_lt

Path 50
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk1.awrs/sDat[54]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/awaddr_r1[23]:D
  Delay (ns):              0.148
  Slack (ns):              0.072
  Arrival (ns):            5.957
  Required (ns):           5.885
  Operating Conditions: fast_hv_lt

Path 51
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_169/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p3_po_r1[22]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_272/data_shifter_gen[1].data_shifter[1][62]:D
  Delay (ns):              0.150
  Slack (ns):              0.073
  Arrival (ns):            5.930
  Required (ns):           5.857
  Operating Conditions: fast_hv_lt

Path 52
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_75/MSC_i_76/MSC_i_78/MSC_i_80/MSC_i_91/s0:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_75/MSC_i_76/MSC_i_78/MSC_i_80/MSC_i_91/s1:D
  Delay (ns):              0.151
  Slack (ns):              0.073
  Arrival (ns):            5.959
  Required (ns):           5.886
  Operating Conditions: fast_hv_lt

Path 53
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/dfi_rddata_en_p0_1:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/dfi_rddata_en_p0_2:D
  Delay (ns):              0.148
  Slack (ns):              0.073
  Arrival (ns):            5.922
  Required (ns):           5.849
  Operating Conditions: fast_hv_lt

Path 54
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state[3]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state[4]:D
  Delay (ns):              0.148
  Slack (ns):              0.073
  Arrival (ns):            5.933
  Required (ns):           5.860
  Operating Conditions: fast_hv_lt

Path 55
  From: CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[23]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[29]:D
  Delay (ns):              0.150
  Slack (ns):              0.073
  Arrival (ns):            5.909
  Required (ns):           5.836
  Operating Conditions: fast_hv_lt

Path 56
  From: CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_RX/rx_shift[2]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_RX/rx_byte[2]:D
  Delay (ns):              0.150
  Slack (ns):              0.073
  Arrival (ns):            5.938
  Required (ns):           5.865
  Operating Conditions: fast_hv_lt

Path 57
  From: CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_RX/rx_shift[0]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_RX/rx_byte[0]:D
  Delay (ns):              0.150
  Slack (ns):              0.073
  Arrival (ns):            5.938
  Required (ns):           5.865
  Operating Conditions: fast_hv_lt

Path 58
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[51]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[51]:D
  Delay (ns):              0.239
  Slack (ns):              0.073
  Arrival (ns):            6.046
  Required (ns):           5.973
  Operating Conditions: fast_hv_lt

Path 59
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_cas_n_r2:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_CAS_N_P0_OUT:D
  Delay (ns):              0.150
  Slack (ns):              0.074
  Arrival (ns):            5.956
  Required (ns):           5.882
  Operating Conditions: fast_hv_lt

Path 60
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_161/data_shifter_gen[17].data_shifter[17][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_161/data_shifter_gen[16].data_shifter[16][1]:D
  Delay (ns):              0.148
  Slack (ns):              0.074
  Arrival (ns):            5.955
  Required (ns):           5.881
  Operating Conditions: fast_hv_lt

Path 61
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_156/lat_n0.resettable.data_shifter_2_[123]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_address_r1[13]:D
  Delay (ns):              0.151
  Slack (ns):              0.074
  Arrival (ns):            5.962
  Required (ns):           5.888
  Operating Conditions: fast_hv_lt

Path 62
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_75/MSC_i_76/MSC_i_78/din_gray_r[0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_75/MSC_i_76/MSC_i_78/MSC_i_80/MSC_i_91/s0:D
  Delay (ns):              0.151
  Slack (ns):              0.074
  Arrival (ns):            5.959
  Required (ns):           5.885
  Operating Conditions: fast_hv_lt

Path 63
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_107/MSC_i_108/MSC_i_110/MSC_i_112/MSC_i_119/s0:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_107/MSC_i_108/MSC_i_110/MSC_i_112/MSC_i_119/s1:D
  Delay (ns):              0.150
  Slack (ns):              0.074
  Arrival (ns):            5.954
  Required (ns):           5.880
  Operating Conditions: fast_hv_lt

Path 64
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg[4]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[4]:D
  Delay (ns):              0.150
  Slack (ns):              0.074
  Arrival (ns):            5.935
  Required (ns):           5.861
  Operating Conditions: fast_hv_lt

Path 65
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[12]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[1][4]:D
  Delay (ns):              0.151
  Slack (ns):              0.074
  Arrival (ns):            5.943
  Required (ns):           5.869
  Operating Conditions: fast_hv_lt

Path 66
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_ras_n_r2:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_RAS_N_P0_OUT:D
  Delay (ns):              0.152
  Slack (ns):              0.075
  Arrival (ns):            5.961
  Required (ns):           5.886
  Operating Conditions: fast_hv_lt

Path 67
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_address_r2[13]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[13]:D
  Delay (ns):              0.152
  Slack (ns):              0.075
  Arrival (ns):            5.963
  Required (ns):           5.888
  Operating Conditions: fast_hv_lt

Path 68
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_169/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p3_po_r1[19]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_272/data_shifter_gen[1].data_shifter[1][59]:D
  Delay (ns):              0.152
  Slack (ns):              0.075
  Arrival (ns):            5.944
  Required (ns):           5.869
  Operating Conditions: fast_hv_lt

Path 69
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_169/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p3_po_r1[18]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_272/data_shifter_gen[1].data_shifter[1][58]:D
  Delay (ns):              0.152
  Slack (ns):              0.075
  Arrival (ns):            5.954
  Required (ns):           5.879
  Operating Conditions: fast_hv_lt

Path 70
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_169/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p3_po_r1[12]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_272/data_shifter_gen[1].data_shifter[1][52]:D
  Delay (ns):              0.152
  Slack (ns):              0.075
  Arrival (ns):            5.946
  Required (ns):           5.871
  Operating Conditions: fast_hv_lt

Path 71
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_161/data_shifter_gen[37].data_shifter[37][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_161/data_shifter_gen[36].data_shifter[36][0]:D
  Delay (ns):              0.151
  Slack (ns):              0.075
  Arrival (ns):            5.963
  Required (ns):           5.888
  Operating Conditions: fast_hv_lt

Path 72
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_161/data_shifter_gen[34].data_shifter[34][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_161/data_shifter_gen[33].data_shifter[33][0]:D
  Delay (ns):              0.151
  Slack (ns):              0.075
  Arrival (ns):            5.963
  Required (ns):           5.888
  Operating Conditions: fast_hv_lt

Path 73
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[31].data_shifter[31][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[30].data_shifter[30][1]:D
  Delay (ns):              0.152
  Slack (ns):              0.075
  Arrival (ns):            5.963
  Required (ns):           5.888
  Operating Conditions: fast_hv_lt

Path 74
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[30].data_shifter[30][1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_157/data_shifter_gen[29].data_shifter[29][1]:D
  Delay (ns):              0.151
  Slack (ns):              0.075
  Arrival (ns):            5.962
  Required (ns):           5.887
  Operating Conditions: fast_hv_lt

Path 75
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/MSC_i_156/lat_n0.resettable.data_shifter_2_[65]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_cs_cmd_phase_r1[0]:D
  Delay (ns):              0.151
  Slack (ns):              0.075
  Arrival (ns):            5.951
  Required (ns):           5.876
  Operating Conditions: fast_hv_lt

Path 76
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg_early[37]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/wr_data_delay_fifo_rd_data_reg[37]:D
  Delay (ns):              0.152
  Slack (ns):              0.075
  Arrival (ns):            5.933
  Required (ns):           5.858
  Operating Conditions: fast_hv_lt

Path 77
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/araddr_r1[19]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/rd_cmd_wr_data[19]:D
  Delay (ns):              0.151
  Slack (ns):              0.075
  Arrival (ns):            5.962
  Required (ns):           5.887
  Operating Conditions: fast_hv_lt

Path 78
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_23/MSC_i_24/MSC_i_26/din_gray_r[6]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/MSC_i_23/MSC_i_24/MSC_i_26/MSC_i_28/MSC_i_37/s0:D
  Delay (ns):              0.152
  Slack (ns):              0.075
  Arrival (ns):            5.970
  Required (ns):           5.895
  Operating Conditions: fast_hv_lt

Path 79
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[2]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[2]:D
  Delay (ns):              0.152
  Slack (ns):              0.075
  Arrival (ns):            5.940
  Required (ns):           5.865
  Operating Conditions: fast_hv_lt

Path 80
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[5]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[5]:D
  Delay (ns):              0.152
  Slack (ns):              0.075
  Arrival (ns):            5.927
  Required (ns):           5.852
  Operating Conditions: fast_hv_lt

Path 81
  From: CoreDMA_IO_CTRL_0/axi_io_ctrl_0/rlast_o:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/holdDat[1]:D
  Delay (ns):              0.152
  Slack (ns):              0.075
  Arrival (ns):            5.951
  Required (ns):           5.876
  Operating Conditions: fast_hv_lt

Path 82
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[26]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[3][2]:D
  Delay (ns):              0.152
  Slack (ns):              0.075
  Arrival (ns):            5.944
  Required (ns):           5.869
  Operating Conditions: fast_hv_lt

Path 83
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk2.arrs/sDat[58]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/araddr_r1[27]:D
  Delay (ns):              0.152
  Slack (ns):              0.075
  Arrival (ns):            5.958
  Required (ns):           5.883
  Operating Conditions: fast_hv_lt

Path 84
  From: PF_RESET_0/PF_RESET_0/dff_6:CLK
  To:   PF_RESET_0/PF_RESET_0/dff_7:D
  Delay (ns):              0.153
  Slack (ns):              0.076
  Arrival (ns):            5.923
  Required (ns):           5.847
  Operating Conditions: fast_hv_lt

Path 85
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_reset_n_r2:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_RESET_N_P0_OUT:D
  Delay (ns):              0.152
  Slack (ns):              0.076
  Arrival (ns):            5.952
  Required (ns):           5.876
  Operating Conditions: fast_hv_lt

Path 86
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_reset_n_r1:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_RESET_N_P2_OUT:D
  Delay (ns):              0.153
  Slack (ns):              0.076
  Arrival (ns):            5.953
  Required (ns):           5.877
  Operating Conditions: fast_hv_lt

Path 87
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_address_r2[11]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[11]:D
  Delay (ns):              0.153
  Slack (ns):              0.076
  Arrival (ns):            5.962
  Required (ns):           5.886
  Operating Conditions: fast_hv_lt

Path 88
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_273/dfi_address_r2[10]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[10]:D
  Delay (ns):              0.153
  Slack (ns):              0.076
  Arrival (ns):            5.963
  Required (ns):           5.887
  Operating Conditions: fast_hv_lt

Path 89
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_252/MSC_i_255/data_r1[32]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_252/MSC_i_255/data_r2[32]:D
  Delay (ns):              0.152
  Slack (ns):              0.076
  Arrival (ns):            5.965
  Required (ns):           5.889
  Operating Conditions: fast_hv_lt

Path 90
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_169/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p3_po_r1[14]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_272/data_shifter_gen[1].data_shifter[1][54]:D
  Delay (ns):              0.153
  Slack (ns):              0.076
  Arrival (ns):            5.934
  Required (ns):           5.858
  Operating Conditions: fast_hv_lt

Path 91
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/rd_cmd_sh[1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/rd_cmd_sh[2]:D
  Delay (ns):              0.152
  Slack (ns):              0.076
  Arrival (ns):            5.962
  Required (ns):           5.886
  Operating Conditions: fast_hv_lt

Path 92
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/rd_cmd_sh[0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_140/MSC_i_141/rd_cmd_sh[1]:D
  Delay (ns):              0.153
  Slack (ns):              0.076
  Arrival (ns):            5.963
  Required (ns):           5.887
  Operating Conditions: fast_hv_lt

Path 93
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[38]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg4[38]:D
  Delay (ns):              0.241
  Slack (ns):              0.076
  Arrival (ns):            6.047
  Required (ns):           5.971
  Operating Conditions: fast_hv_lt

Path 94
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg2[47]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/cmd_fifo_wr_data_reg3[47]:D
  Delay (ns):              0.153
  Slack (ns):              0.076
  Arrival (ns):            5.959
  Required (ns):           5.883
  Operating Conditions: fast_hv_lt

Path 95
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/araddr_r1[13]:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_8/MSC_i_10/rd_cmd_wr_data[13]:D
  Delay (ns):              0.152
  Slack (ns):              0.076
  Arrival (ns):            5.963
  Required (ns):           5.887
  Operating Conditions: fast_hv_lt

Path 96
  From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/fifoWrite_f1:CLK
  To:   CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/fifoEmpty:D
  Delay (ns):              0.241
  Slack (ns):              0.076
  Arrival (ns):            6.001
  Required (ns):           5.925
  Operating Conditions: fast_hv_lt

Path 97
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/rdPtr_s1[2]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/rdPtr_s2[2]:D
  Delay (ns):              0.153
  Slack (ns):              0.076
  Arrival (ns):            5.959
  Required (ns):           5.883
  Operating Conditions: fast_hv_lt

Path 98
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/dma_size_4k[7]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/coredma_size_o[19]:D
  Delay (ns):              0.153
  Slack (ns):              0.077
  Arrival (ns):            5.940
  Required (ns):           5.863
  Operating Conditions: fast_hv_lt

Path 99
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[24]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[7][0]:D
  Delay (ns):              0.151
  Slack (ns):              0.077
  Arrival (ns):            5.953
  Required (ns):           5.876
  Operating Conditions: fast_hv_lt

Path 100
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat[34]:CLK
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/waddr_int[0]:D
  Delay (ns):              0.151
  Slack (ns):              0.077
  Arrival (ns):            5.965
  Required (ns):           5.888
  Operating Conditions: fast_hv_lt

