\!(Delay(3000)) tmi 1
\!(Delay(3000)) tmi 2
\!(Delay(3000)) tmi 3
\!(Delay(3000)) tmi 4
\!(Delay(3000)) tmi 5
\!(Delay(3000)) tmi 6
\!(Delay(3000)) tmi 7
\!(Delay(3000)) tmi 8
\!(Delay(3000)) reg write 3 4 34 2 0101
\!(Delay(3000)) reg write 6 4 28 1 00
\!(Delay(3000)) ms format decor
\!(Delay(3000)) reg write 6 8 2176 8 0101000013880000
\!(Delay(3000)) reg write 6 8 2184 8 0300000000000000
\!(Delay(3000)) reg write 6 8 2192 8 0300000003E80000
\!(Delay(3000)) reg write 6 8 2200 8 0000000000000000
\!(Delay(3000)) reg write 6 8 2208 8 0201000003E80000
\!(Delay(3000)) reg write 6 8 2216 8 72C7000000000000
\!(Delay(3000)) reg write 6 8 2224 8 080000008CA00063
\!(Delay(3000)) reg write 6 8 2232 8 0000000000000000
\!(Delay(3000)) reg write 6 8 2240 8 0201000003E80000
\!(Delay(3000)) reg write 6 8 2248 8 72C7000000000000
\!(Delay(3000)) reg write 6 8 2256 8 080000008CA00063
\!(Delay(3000)) reg write 6 8 2264 8 0000000000000000
\!(Delay(3000)) reg write 6 8 2272 8 0201000003E80000
\!(Delay(3000)) reg write 6 8 2280 8 72C7000000000000
\!(Delay(3000)) reg write 6 8 2288 8 080000008CA00063
\!(Delay(3000)) reg write 6 8 2296 8 0000000000000000
\!(Delay(3000)) reg write 6 8 2304 8 0201000003E80000
\!(Delay(3000)) reg write 6 8 2312 8 72C7000000000000
\!(Delay(3000)) reg write 6 8 2320 8 080000008CA00063
\!(Delay(3000)) reg write 6 8 2328 8 0000000000000000
\!(Delay(3000)) reg write 6 8 2336 8 0201000003E80000
\!(Delay(3000)) reg write 6 8 2344 8 72C7000000000000
\!(Delay(3000)) reg write 6 8 2352 8 080000008CA00063
\!(Delay(3000)) reg write 6 8 2360 8 0000000000000000
\!(Delay(3000)) reg write 6 8 2368 8 0201000003E80000
\!(Delay(3000)) reg write 6 8 2376 8 72C7000000000000
\!(Delay(3000)) reg write 6 8 2384 8 080000008CA00063
\!(Delay(3000)) reg write 6 8 2392 8 0000000000000000
\!(Delay(3000)) reg write 6 8 2400 8 0201000003E80000
\!(Delay(3000)) reg write 6 8 2408 8 72C7000000000000
\!(Delay(3000)) tmi 1
\!(Delay(3000)) tmi 2
\!(Delay(3000)) tmi 3
\!(Delay(3000)) tmi 4
\!(Delay(3000)) tmi 5
\!(Delay(3000)) tmi 6
\!(Delay(3000)) tmi 7
\!(Delay(3000)) tmi 8
\!(Delay(3000)) reg write 6 8 2416 8 080000008CA00063
\!(Delay(3000)) reg write 6 8 2424 8 0000000000000000
\!(Delay(3000)) reg write 6 8 2432 8 0201000003E80000
\!(Delay(3000)) reg write 6 8 2440 8 72C7000000000000
\!(Delay(3000)) reg write 6 8 2448 8 080000008CA00063
\!(Delay(3000)) reg write 6 8 2456 8 0000000000000000
\!(Delay(3000)) reg write 6 8 2464 8 0201000003E80000
\!(Delay(3000)) reg write 6 8 2472 8 72C7000000000000
\!(Delay(3000)) reg write 6 8 2480 8 080000008CA00063
\!(Delay(3000)) reg write 6 8 2488 8 0000000000000000
\!(Delay(3000)) reg write 6 8 2496 8 0201000003E80000
\!(Delay(3000)) reg write 6 8 2504 8 72C7000000000000
\!(Delay(3000)) reg write 6 8 2512 8 080000008CA00063
\!(Delay(3000)) reg write 6 8 2520 8 0000000000000000
\!(Delay(3000)) reg write 6 8 2528 8 0201000003E80000
\!(Delay(3000)) reg write 6 8 2536 8 72C7000000000000
\!(Delay(3000)) reg write 6 8 2544 8 080000008CA00063
\!(Delay(3000)) reg write 6 8 2552 8 0000000000000000
\!(Delay(3000)) reg write 6 8 2560 8 0201000003E80000
\!(Delay(3000)) reg write 6 8 2568 8 72C7000000000000
\!(Delay(3000)) reg write 6 8 2576 8 080000008CA00063
\!(Delay(3000)) reg write 6 8 2584 8 0000000000000000
\!(Delay(3000)) reg write 6 8 2592 8 0201000003E80000
\!(Delay(3000)) reg write 6 8 2600 8 72C7000000000000
\!(Delay(3000)) tmi 1
\!(Delay(3000)) tmi 2
\!(Delay(3000)) tmi 3
\!(Delay(3000)) tmi 4
\!(Delay(3000)) tmi 5
\!(Delay(3000)) tmi 6
\!(Delay(3000)) tmi 7
\!(Delay(3000)) tmi 8
\!(Delay(3000)) reg write 6 8 2176 8 0101000013880000
\!(Delay(3000)) reg write 6 8 2184 8 0300000000000000
\!(Delay(3000)) reg write 6 8 2192 8 0300000003E80000
\!(Delay(3000)) reg write 6 8 2200 8 0000000000000000
\!(Delay(3000)) reg write 6 8 2208 8 0201000003E80000
\!(Delay(3000)) reg write 6 8 2216 8 72C7000000000000
\!(Delay(3000)) reg write 6 8 2224 8 080000008CA00063
\!(Delay(3000)) reg write 6 8 2232 8 0000000000000000
\!(Delay(3000)) reg write 6 8 2240 8 0201000003E80000
\!(Delay(3000)) reg write 6 8 2248 8 72C7000000000000
\!(Delay(3000)) reg write 6 8 2256 8 080000008CA00063
\!(Delay(3000)) reg write 6 8 2264 8 0000000000000000
\!(Delay(3000)) reg write 6 8 2272 8 0201000003E80000
\!(Delay(3000)) reg write 6 8 2280 8 72C7000000000000
\!(Delay(3000)) reg write 6 8 2288 8 080000008CA00063
\!(Delay(3000)) reg write 6 8 2296 8 0000000000000000
\!(Delay(3000)) reg write 6 8 2304 8 0201000003E80000
\!(Delay(3000)) reg write 6 8 2312 8 72C7000000000000
\!(Delay(3000)) reg write 6 8 2320 8 080000008CA00063
\!(Delay(3000)) reg write 6 8 2328 8 0000000000000000
\!(Delay(3000)) reg write 6 8 2336 8 0201000003E80000
\!(Delay(3000)) reg write 6 8 2344 8 72C7000000000000
\!(Delay(3000)) reg write 6 8 2352 8 080000008CA00063
\!(Delay(3000)) reg write 6 8 2360 8 0000000000000000
\!(Delay(3000)) reg write 6 8 2368 8 0201000003E80000
\!(Delay(3000)) reg write 6 8 2376 8 72C7000000000000
\!(Delay(3000)) reg write 6 8 2384 8 080000008CA00063
\!(Delay(3000)) reg write 6 8 2392 8 0000000000000000
\!(Delay(3000)) reg write 6 8 2400 8 0201000003E80000
\!(Delay(3000)) reg write 6 8 2408 8 72C7000000000000
\!(Delay(3000)) tmi 1
\!(Delay(3000)) tmi 2
\!(Delay(3000)) tmi 3
\!(Delay(3000)) tmi 4
\!(Delay(3000)) tmi 5
\!(Delay(3000)) tmi 6
\!(Delay(3000)) tmi 7
\!(Delay(3000)) tmi 8
\!(Delay(3000)) reg write 6 8 2416 8 080000008CA00063
\!(Delay(3000)) reg write 6 8 2424 8 0000000000000000
\!(Delay(3000)) reg write 6 8 2432 8 0201000003E80000
\!(Delay(3000)) reg write 6 8 2440 8 72C7000000000000
\!(Delay(3000)) reg write 6 8 2448 8 080000008CA00063
\!(Delay(3000)) reg write 6 8 2456 8 0000000000000000
\!(Delay(3000)) reg write 6 8 2464 8 0201000003E80000
\!(Delay(3000)) reg write 6 8 2472 8 72C7000000000000
\!(Delay(3000)) reg write 6 8 2480 8 080000008CA00063
\!(Delay(3000)) reg write 6 8 2488 8 0000000000000000
\!(Delay(3000)) reg write 6 8 2496 8 0201000003E80000
\!(Delay(3000)) reg write 6 8 2504 8 72C7000000000000
\!(Delay(3000)) reg write 6 8 2512 8 080000008CA00063
\!(Delay(3000)) reg write 6 8 2520 8 0000000000000000
\!(Delay(3000)) reg write 6 8 2528 8 0201000003E80000
\!(Delay(3000)) reg write 6 8 2536 8 72C7000000000000
\!(Delay(3000)) reg write 6 8 2544 8 080000008CA00063
\!(Delay(3000)) reg write 6 8 2552 8 0000000000000000
\!(Delay(3000)) reg write 6 8 2560 8 0201000003E80000
\!(Delay(3000)) reg write 6 8 2568 8 72C7000000000000
\!(Delay(3000)) reg write 6 8 2576 8 080000008CA00063
\!(Delay(3000)) reg write 6 8 2584 8 0000000000000000
\!(Delay(3000)) reg write 6 8 2592 8 0201000003E80000
\!(Delay(3000)) reg write 6 8 2600 8 72C7000000000000
\!(Delay(3000)) tmi 1
\!(Delay(3000)) tmi 2
\!(Delay(3000)) tmi 3
\!(Delay(3000)) tmi 4
\!(Delay(3000)) tmi 5
\!(Delay(3000)) tmi 6
\!(Delay(3000)) tmi 7
\!(Delay(3000)) tmi 8
\!(Delay(3000)) tmi 1
\!(Delay(3000)) tmi 2
\!(Delay(3000)) tmi 3
\!(Delay(3000)) tmi 4
\!(Delay(3000)) tmi 5
\!(Delay(3000)) tmi 6
\!(Delay(3000)) tmi 7
\!(Delay(3000)) tmi 8
\!(Delay(3000)) reg get 6 8 2176 128
\!(Delay(3000)) reg get 6 8 2304 128
\!(Delay(3000)) reg get 6 8 2432 128
\!(Delay(3000)) reg get 6 8 2560 128
\!(Delay(3000)) reg get 6 8 2688 128
\!(Delay(3000)) reg get 6 8 2816 128
\!(Delay(3000)) reg get 6 8 2944 128
\!(Delay(3000)) reg get 6 8 3072 128
\!(Delay(3000)) reg get 6 8 3200 128
\!(Delay(3000)) reg get 6 8 3328 128
\!(Delay(3000)) tmi 1
\!(Delay(3000)) tmi 2
\!(Delay(3000)) tmi 3
\!(Delay(3000)) tmi 4
\!(Delay(3000)) tmi 5
\!(Delay(3000)) tmi 6
\!(Delay(3000)) tmi 7
\!(Delay(3000)) tmi 8
\!(Delay(3000)) tmi 1
\!(Delay(3000)) tmi 2
\!(Delay(3000)) tmi 3
\!(Delay(3000)) tmi 4
\!(Delay(3000)) tmi 5
\!(Delay(3000)) tmi 6
\!(Delay(3000)) tmi 7
\!(Delay(3000)) tmi 8
\!(Delay(3000)) tmi 1
\!(Delay(3000)) tmi 2
\!(Delay(3000)) tmi 3
\!(Delay(3000)) tmi 4
\!(Delay(3000)) tmi 5
\!(Delay(3000)) tmi 6
\!(Delay(3000)) tmi 7
\!(Delay(3000)) tmi 8
\!(Delay(3000)) tmi 1
\!(Delay(3000)) tmi 2
\!(Delay(3000)) tmi 3
\!(Delay(3000)) tmi 4
\!(Delay(3000)) tmi 5
\!(Delay(3000)) tmi 6
\!(Delay(3000)) tmi 7
\!(Delay(3000)) tmi 8
\!(Delay(3000)) tmi 1
\!(Delay(3000)) tmi 2
\!(Delay(3000)) tmi 3
\!(Delay(3000)) tmi 4
\!(Delay(3000)) tmi 5
\!(Delay(3000)) tmi 6
\!(Delay(3000)) tmi 7
\!(Delay(3000)) tmi 8
\!(Delay(3000)) tmi 1
\!(Delay(3000)) tmi 2
\!(Delay(3000)) tmi 3
\!(Delay(3000)) tmi 4
\!(Delay(3000)) tmi 5
\!(Delay(3000)) tmi 6
\!(Delay(3000)) tmi 7
\!(Delay(3000)) tmi 8
\!(Delay(3000)) tmi 1
\!(Delay(3000)) tmi 2
\!(Delay(3000)) tmi 3
\!(Delay(3000)) tmi 4
\!(Delay(3000)) tmi 5
\!(Delay(3000)) tmi 6
\!(Delay(3000)) tmi 7
\!(Delay(3000)) tmi 8
\!(Delay(3000)) tmi 1
\!(Delay(3000)) tmi 2
\!(Delay(3000)) tmi 3
\!(Delay(3000)) tmi 4
\!(Delay(3000)) tmi 5
\!(Delay(3000)) tmi 6
\!(Delay(3000)) tmi 7
\!(Delay(3000)) tmi 8
\!(Delay(3000)) tmi 1
\!(Delay(3000)) tmi 2
\!(Delay(3000)) tmi 3
\!(Delay(3000)) tmi 4
\!(Delay(3000)) tmi 5
\!(Delay(3000)) tmi 6
\!(Delay(3000)) tmi 7
\!(Delay(3000)) tmi 8
\!(Delay(3000)) tmi 1
\!(Delay(3000)) tmi 2
\!(Delay(3000)) tmi 3
\!(Delay(3000)) tmi 4
\!(Delay(3000)) tmi 5
\!(Delay(3000)) tmi 6
\!(Delay(3000)) tmi 7
\!(Delay(3000)) tmi 8
