

================================================================
== Vivado HLS Report for 'pqcrystals_dilithium_2'
================================================================
* Date:           Thu Apr 13 22:44:09 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Phase2
* Solution:       Latency
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.354 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2570|     2570| 25.700 us | 25.700 us |  2570|  2570|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------+-------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                    |                         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |              Instance              |          Module         |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------+-------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_pqcrystals_dilithium_10_fu_205  |pqcrystals_dilithium_10  |      257|      257| 2.570 us | 2.570 us |  257|  257|   none  |
        |grp_pqcrystals_dilithium_11_fu_216  |pqcrystals_dilithium_11  |      161|      161| 1.610 us | 1.610 us |  161|  161|   none  |
        +------------------------------------+-------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       64|       64|         2|          -|          -|    32|    no    |
        |- Loop 2  |       64|       64|         2|          -|          -|    32|    no    |
        |- Loop 3  |       96|       96|         2|          -|          -|    48|    no    |
        |- Loop 4  |      652|      652|       163|          -|          -|     4|    no    |
        |- Loop 5  |      652|      652|       163|          -|          -|     4|    no    |
        |- Loop 6  |     1036|     1036|       259|          -|          -|     4|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     329|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|     151|    1469|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     329|    -|
|Register         |        -|      -|     165|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     316|    2127|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      730|    740|  269200|  134600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+-------------------------+---------+-------+----+------+-----+
    |              Instance              |          Module         | BRAM_18K| DSP48E| FF |  LUT | URAM|
    +------------------------------------+-------------------------+---------+-------+----+------+-----+
    |grp_pqcrystals_dilithium_10_fu_205  |pqcrystals_dilithium_10  |        0|      0|  88|  1008|    0|
    |grp_pqcrystals_dilithium_11_fu_216  |pqcrystals_dilithium_11  |        0|      0|  63|   461|    0|
    +------------------------------------+-------------------------+---------+-------+----+------+-----+
    |Total                               |                         |        0|      0| 151|  1469|    0|
    +------------------------------------+-------------------------+---------+-------+----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln127_fu_273_p2    |     +    |      0|  0|  15|           7|           7|
    |add_ln131_fu_313_p2    |     +    |      0|  0|  15|           7|           6|
    |add_ln135_fu_378_p2    |     +    |      0|  0|  40|           7|          33|
    |add_ln139_fu_439_p2    |     +    |      0|  0|  40|           9|          33|
    |add_ln143_1_fu_462_p2  |     +    |      0|  0|  18|          11|           9|
    |add_ln143_fu_468_p2    |     +    |      0|  0|  19|          12|          10|
    |i_11_fu_252_p2         |     +    |      0|  0|  15|           6|           1|
    |i_12_fu_290_p2         |     +    |      0|  0|  15|           6|           1|
    |i_13_fu_330_p2         |     +    |      0|  0|  12|           3|           1|
    |i_14_fu_391_p2         |     +    |      0|  0|  12|           3|           1|
    |i_15_fu_456_p2         |     +    |      0|  0|  12|           3|           1|
    |i_fu_235_p2            |     +    |      0|  0|  15|           6|           1|
    |sub_ln135_fu_364_p2    |     -    |      0|  0|  17|          10|          10|
    |sub_ln139_fu_425_p2    |     -    |      0|  0|  17|          10|          10|
    |icmp_ln122_fu_229_p2   |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln126_fu_246_p2   |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln130_fu_284_p2   |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln134_fu_324_p2   |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln138_fu_385_p2   |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln142_fu_450_p2   |   icmp   |      0|  0|   9|           3|           4|
    |xor_ln127_fu_258_p2    |    xor   |      0|  0|   7|           6|           7|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 329|         133|         163|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------+----+-----------+-----+-----------+
    |                        Name                        | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                           |  59|         14|    1|         14|
    |grp_pqcrystals_dilithium_11_fu_216_a_offset         |  15|          3|   33|         99|
    |grp_pqcrystals_dilithium_11_fu_216_r_coeffs_offset  |  15|          3|    3|          9|
    |i_0_reg_123                                         |   9|          2|    6|         12|
    |i_1_reg_134                                         |   9|          2|    6|         12|
    |i_2_reg_146                                         |   9|          2|    6|         12|
    |i_3_reg_158                                         |   9|          2|    3|          6|
    |i_4_reg_170                                         |   9|          2|    3|          6|
    |i_5_reg_182                                         |   9|          2|    3|          6|
    |phi_mul_reg_194                                     |   9|          2|   11|         22|
    |rho_address0                                        |  21|          4|    8|         32|
    |s1_vec_coeffs_ce0                                   |   9|          2|    1|          2|
    |s1_vec_coeffs_ce1                                   |   9|          2|    1|          2|
    |s1_vec_coeffs_we0                                   |   9|          2|    1|          2|
    |s1_vec_coeffs_we1                                   |   9|          2|    1|          2|
    |s2_vec_coeffs_ce0                                   |   9|          2|    1|          2|
    |s2_vec_coeffs_ce1                                   |   9|          2|    1|          2|
    |s2_vec_coeffs_we0                                   |   9|          2|    1|          2|
    |s2_vec_coeffs_we1                                   |   9|          2|    1|          2|
    |sk_address0                                         |  33|          6|   12|         72|
    |sk_address1                                         |  15|          3|   12|         36|
    |sk_ce0                                              |  21|          4|    1|          4|
    |sk_ce1                                              |  15|          3|    1|          3|
    +----------------------------------------------------+----+-----------+-----+-----------+
    |Total                                               | 329|         70|  117|        361|
    +----------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+----+----+-----+-----------+
    |                       Name                      | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------+----+----+-----+-----------+
    |add_ln135_reg_527                                |  28|   0|   33|          5|
    |add_ln139_reg_540                                |  28|   0|   33|          5|
    |add_ln143_1_reg_553                              |  11|   0|   11|          0|
    |add_ln143_reg_558                                |  12|   0|   12|          0|
    |ap_CS_fsm                                        |  13|   0|   13|          0|
    |grp_pqcrystals_dilithium_10_fu_205_ap_start_reg  |   1|   0|    1|          0|
    |grp_pqcrystals_dilithium_11_fu_216_ap_start_reg  |   1|   0|    1|          0|
    |i_0_reg_123                                      |   6|   0|    6|          0|
    |i_11_reg_496                                     |   6|   0|    6|          0|
    |i_12_reg_509                                     |   6|   0|    6|          0|
    |i_13_reg_522                                     |   3|   0|    3|          0|
    |i_14_reg_535                                     |   3|   0|    3|          0|
    |i_15_reg_548                                     |   3|   0|    3|          0|
    |i_1_reg_134                                      |   6|   0|    6|          0|
    |i_2_reg_146                                      |   6|   0|    6|          0|
    |i_3_reg_158                                      |   3|   0|    3|          0|
    |i_4_reg_170                                      |   3|   0|    3|          0|
    |i_5_reg_182                                      |   3|   0|    3|          0|
    |i_reg_478                                        |   6|   0|    6|          0|
    |phi_mul_reg_194                                  |  11|   0|   11|          0|
    |zext_ln123_reg_483                               |   6|   0|   64|         58|
    +-------------------------------------------------+----+----+-----+-----------+
    |Total                                            | 165|   0|  233|         68|
    +-------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs | pqcrystals_dilithium.2 | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs | pqcrystals_dilithium.2 | return value |
|ap_start                |  in |    1| ap_ctrl_hs | pqcrystals_dilithium.2 | return value |
|ap_done                 | out |    1| ap_ctrl_hs | pqcrystals_dilithium.2 | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | pqcrystals_dilithium.2 | return value |
|ap_ready                | out |    1| ap_ctrl_hs | pqcrystals_dilithium.2 | return value |
|rho_address0            | out |    8|  ap_memory |           rho          |     array    |
|rho_ce0                 | out |    1|  ap_memory |           rho          |     array    |
|rho_we0                 | out |    1|  ap_memory |           rho          |     array    |
|rho_d0                  | out |    8|  ap_memory |           rho          |     array    |
|t0_vec_coeffs_address0  | out |   10|  ap_memory |      t0_vec_coeffs     |     array    |
|t0_vec_coeffs_ce0       | out |    1|  ap_memory |      t0_vec_coeffs     |     array    |
|t0_vec_coeffs_we0       | out |    1|  ap_memory |      t0_vec_coeffs     |     array    |
|t0_vec_coeffs_d0        | out |   32|  ap_memory |      t0_vec_coeffs     |     array    |
|t0_vec_coeffs_address1  | out |   10|  ap_memory |      t0_vec_coeffs     |     array    |
|t0_vec_coeffs_ce1       | out |    1|  ap_memory |      t0_vec_coeffs     |     array    |
|t0_vec_coeffs_we1       | out |    1|  ap_memory |      t0_vec_coeffs     |     array    |
|t0_vec_coeffs_d1        | out |   32|  ap_memory |      t0_vec_coeffs     |     array    |
|s1_vec_coeffs_address0  | out |   10|  ap_memory |      s1_vec_coeffs     |     array    |
|s1_vec_coeffs_ce0       | out |    1|  ap_memory |      s1_vec_coeffs     |     array    |
|s1_vec_coeffs_we0       | out |    1|  ap_memory |      s1_vec_coeffs     |     array    |
|s1_vec_coeffs_d0        | out |   32|  ap_memory |      s1_vec_coeffs     |     array    |
|s1_vec_coeffs_address1  | out |   10|  ap_memory |      s1_vec_coeffs     |     array    |
|s1_vec_coeffs_ce1       | out |    1|  ap_memory |      s1_vec_coeffs     |     array    |
|s1_vec_coeffs_we1       | out |    1|  ap_memory |      s1_vec_coeffs     |     array    |
|s1_vec_coeffs_d1        | out |   32|  ap_memory |      s1_vec_coeffs     |     array    |
|s2_vec_coeffs_address0  | out |   10|  ap_memory |      s2_vec_coeffs     |     array    |
|s2_vec_coeffs_ce0       | out |    1|  ap_memory |      s2_vec_coeffs     |     array    |
|s2_vec_coeffs_we0       | out |    1|  ap_memory |      s2_vec_coeffs     |     array    |
|s2_vec_coeffs_d0        | out |   32|  ap_memory |      s2_vec_coeffs     |     array    |
|s2_vec_coeffs_address1  | out |   10|  ap_memory |      s2_vec_coeffs     |     array    |
|s2_vec_coeffs_ce1       | out |    1|  ap_memory |      s2_vec_coeffs     |     array    |
|s2_vec_coeffs_we1       | out |    1|  ap_memory |      s2_vec_coeffs     |     array    |
|s2_vec_coeffs_d1        | out |   32|  ap_memory |      s2_vec_coeffs     |     array    |
|sk_address0             | out |   12|  ap_memory |           sk           |     array    |
|sk_ce0                  | out |    1|  ap_memory |           sk           |     array    |
|sk_q0                   |  in |    8|  ap_memory |           sk           |     array    |
|sk_address1             | out |   12|  ap_memory |           sk           |     array    |
|sk_ce1                  | out |    1|  ap_memory |           sk           |     array    |
|sk_q1                   |  in |    8|  ap_memory |           sk           |     array    |
+------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 6 
5 --> 4 
6 --> 7 8 
7 --> 6 
8 --> 9 10 
9 --> 8 
10 --> 11 12 
11 --> 10 
12 --> 13 
13 --> 12 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 14 [1/1] (1.35ns)   --->   "br label %1" [dilithium2/packing.c:122]   --->   Operation 14 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i_0 = phi i6 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 15 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.22ns)   --->   "%icmp_ln122 = icmp eq i6 %i_0, -32" [dilithium2/packing.c:122]   --->   Operation 16 'icmp' 'icmp_ln122' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 17 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.60ns)   --->   "%i = add i6 %i_0, 1" [dilithium2/packing.c:122]   --->   Operation 18 'add' 'i' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln122, label %.preheader8.preheader, label %2" [dilithium2/packing.c:122]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i6 %i_0 to i64" [dilithium2/packing.c:123]   --->   Operation 20 'zext' 'zext_ln123' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%sk_addr = getelementptr [2544 x i8]* %sk, i64 0, i64 %zext_ln123" [dilithium2/packing.c:123]   --->   Operation 21 'getelementptr' 'sk_addr' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (2.77ns)   --->   "%sk_load = load i8* %sk_addr, align 1" [dilithium2/packing.c:123]   --->   Operation 22 'load' 'sk_load' <Predicate = (!icmp_ln122)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_2 : Operation 23 [1/1] (1.35ns)   --->   "br label %.preheader8" [dilithium2/packing.c:126]   --->   Operation 23 'br' <Predicate = (icmp_ln122)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 5.54>
ST_3 : Operation 24 [1/2] (2.77ns)   --->   "%sk_load = load i8* %sk_addr, align 1" [dilithium2/packing.c:123]   --->   Operation 24 'load' 'sk_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%rho_addr = getelementptr [208 x i8]* %rho, i64 0, i64 %zext_ln123" [dilithium2/packing.c:123]   --->   Operation 25 'getelementptr' 'rho_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (2.77ns)   --->   "store i8 %sk_load, i8* %rho_addr, align 1" [dilithium2/packing.c:123]   --->   Operation 26 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "br label %1" [dilithium2/packing.c:122]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 3.56>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%i_1 = phi i6 [ %i_11, %3 ], [ 0, %.preheader8.preheader ]"   --->   Operation 28 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (1.22ns)   --->   "%icmp_ln126 = icmp eq i6 %i_1, -32" [dilithium2/packing.c:126]   --->   Operation 29 'icmp' 'icmp_ln126' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 30 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (1.60ns)   --->   "%i_11 = add i6 %i_1, 1" [dilithium2/packing.c:126]   --->   Operation 31 'add' 'i_11' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %icmp_ln126, label %.preheader7.preheader, label %3" [dilithium2/packing.c:126]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.78ns)   --->   "%xor_ln127 = xor i6 %i_1, -32" [dilithium2/packing.c:127]   --->   Operation 33 'xor' 'xor_ln127' <Predicate = (!icmp_ln126)> <Delay = 0.78> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln127_1 = zext i6 %xor_ln127 to i64" [dilithium2/packing.c:127]   --->   Operation 34 'zext' 'zext_ln127_1' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%sk_addr_1 = getelementptr [2544 x i8]* %sk, i64 0, i64 %zext_ln127_1" [dilithium2/packing.c:127]   --->   Operation 35 'getelementptr' 'sk_addr_1' <Predicate = (!icmp_ln126)> <Delay = 0.00>
ST_4 : Operation 36 [2/2] (2.77ns)   --->   "%sk_load_1 = load i8* %sk_addr_1, align 1" [dilithium2/packing.c:127]   --->   Operation 36 'load' 'sk_load_1' <Predicate = (!icmp_ln126)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_4 : Operation 37 [1/1] (1.35ns)   --->   "br label %.preheader7" [dilithium2/packing.c:130]   --->   Operation 37 'br' <Predicate = (icmp_ln126)> <Delay = 1.35>

State 5 <SV = 3> <Delay = 5.54>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln127 = zext i6 %i_1 to i7" [dilithium2/packing.c:127]   --->   Operation 38 'zext' 'zext_ln127' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/2] (2.77ns)   --->   "%sk_load_1 = load i8* %sk_addr_1, align 1" [dilithium2/packing.c:127]   --->   Operation 39 'load' 'sk_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_5 : Operation 40 [1/1] (1.66ns)   --->   "%add_ln127 = add i7 %zext_ln127, -48" [dilithium2/packing.c:127]   --->   Operation 40 'add' 'add_ln127' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln127_2 = zext i7 %add_ln127 to i64" [dilithium2/packing.c:127]   --->   Operation 41 'zext' 'zext_ln127_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%rho_addr_1 = getelementptr [208 x i8]* %rho, i64 0, i64 %zext_ln127_2" [dilithium2/packing.c:127]   --->   Operation 42 'getelementptr' 'rho_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (2.77ns)   --->   "store i8 %sk_load_1, i8* %rho_addr_1, align 1" [dilithium2/packing.c:127]   --->   Operation 43 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "br label %.preheader8" [dilithium2/packing.c:126]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 2.77>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%i_2 = phi i6 [ %i_12, %4 ], [ 0, %.preheader7.preheader ]"   --->   Operation 45 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (1.22ns)   --->   "%icmp_ln130 = icmp eq i6 %i_2, -16" [dilithium2/packing.c:130]   --->   Operation 46 'icmp' 'icmp_ln130' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)"   --->   Operation 47 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (1.60ns)   --->   "%i_12 = add i6 %i_2, 1" [dilithium2/packing.c:130]   --->   Operation 48 'add' 'i_12' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %icmp_ln130, label %.preheader6.preheader, label %4" [dilithium2/packing.c:130]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%or_ln = call i7 @_ssdm_op_BitConcatenate.i7.i1.i6(i1 true, i6 %i_2)" [dilithium2/packing.c:131]   --->   Operation 50 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln131_1 = zext i7 %or_ln to i64" [dilithium2/packing.c:131]   --->   Operation 51 'zext' 'zext_ln131_1' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%sk_addr_2 = getelementptr [2544 x i8]* %sk, i64 0, i64 %zext_ln131_1" [dilithium2/packing.c:131]   --->   Operation 52 'getelementptr' 'sk_addr_2' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_6 : Operation 53 [2/2] (2.77ns)   --->   "%sk_load_2 = load i8* %sk_addr_2, align 1" [dilithium2/packing.c:131]   --->   Operation 53 'load' 'sk_load_2' <Predicate = (!icmp_ln130)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_6 : Operation 54 [1/1] (1.35ns)   --->   "br label %.preheader6" [dilithium2/packing.c:134]   --->   Operation 54 'br' <Predicate = (icmp_ln130)> <Delay = 1.35>

State 7 <SV = 4> <Delay = 5.54>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln131 = zext i6 %i_2 to i7" [dilithium2/packing.c:131]   --->   Operation 55 'zext' 'zext_ln131' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/2] (2.77ns)   --->   "%sk_load_2 = load i8* %sk_addr_2, align 1" [dilithium2/packing.c:131]   --->   Operation 56 'load' 'sk_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_7 : Operation 57 [1/1] (1.66ns)   --->   "%add_ln131 = add i7 %zext_ln131, 32" [dilithium2/packing.c:131]   --->   Operation 57 'add' 'add_ln131' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln131_2 = zext i7 %add_ln131 to i64" [dilithium2/packing.c:131]   --->   Operation 58 'zext' 'zext_ln131_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%rho_addr_2 = getelementptr [208 x i8]* %rho, i64 0, i64 %zext_ln131_2" [dilithium2/packing.c:131]   --->   Operation 59 'getelementptr' 'rho_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (2.77ns)   --->   "store i8 %sk_load_2, i8* %rho_addr_2, align 1" [dilithium2/packing.c:131]   --->   Operation 60 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "br label %.preheader7" [dilithium2/packing.c:130]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 5.26>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%i_3 = phi i3 [ %i_13, %5 ], [ 0, %.preheader6.preheader ]"   --->   Operation 62 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (1.00ns)   --->   "%icmp_ln134 = icmp eq i3 %i_3, -4" [dilithium2/packing.c:134]   --->   Operation 63 'icmp' 'icmp_ln134' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 64 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (1.34ns)   --->   "%i_13 = add i3 %i_3, 1" [dilithium2/packing.c:134]   --->   Operation 65 'add' 'i_13' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %icmp_ln134, label %.preheader5.preheader, label %5" [dilithium2/packing.c:134]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln135 = trunc i3 %i_3 to i2" [dilithium2/packing.c:135]   --->   Operation 67 'trunc' 'trunc_ln135' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%shl_ln = call i9 @_ssdm_op_BitConcatenate.i9.i2.i7(i2 %trunc_ln135, i7 0)" [dilithium2/packing.c:135]   --->   Operation 68 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln135 = zext i9 %shl_ln to i10" [dilithium2/packing.c:135]   --->   Operation 69 'zext' 'zext_ln135' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "%shl_ln135_1 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %trunc_ln135, i5 0)" [dilithium2/packing.c:135]   --->   Operation 70 'bitconcatenate' 'shl_ln135_1' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln135_1 = zext i7 %shl_ln135_1 to i10" [dilithium2/packing.c:135]   --->   Operation 71 'zext' 'zext_ln135_1' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (1.73ns)   --->   "%sub_ln135 = sub i10 %zext_ln135, %zext_ln135_1" [dilithium2/packing.c:135]   --->   Operation 72 'sub' 'sub_ln135' <Predicate = (!icmp_ln134)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln135 = sext i10 %sub_ln135 to i32" [dilithium2/packing.c:135]   --->   Operation 73 'sext' 'sext_ln135' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln135_2 = zext i32 %sext_ln135 to i33" [dilithium2/packing.c:135]   --->   Operation 74 'zext' 'zext_ln135_2' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (2.18ns)   --->   "%add_ln135 = add i33 112, %zext_ln135_2" [dilithium2/packing.c:135]   --->   Operation 75 'add' 'add_ln135' <Predicate = (!icmp_ln134)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 76 [2/2] (1.35ns)   --->   "call fastcc void @pqcrystals_dilithium.11([1024 x i32]* %s1_vec_coeffs, i3 %i_3, [2544 x i8]* %sk, i33 %add_ln135)" [dilithium2/packing.c:135]   --->   Operation 76 'call' <Predicate = (!icmp_ln134)> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 77 [1/1] (1.35ns)   --->   "br label %.preheader5" [dilithium2/packing.c:138]   --->   Operation 77 'br' <Predicate = (icmp_ln134)> <Delay = 1.35>

State 9 <SV = 5> <Delay = 0.00>
ST_9 : Operation 78 [1/2] (0.00ns)   --->   "call fastcc void @pqcrystals_dilithium.11([1024 x i32]* %s1_vec_coeffs, i3 %i_3, [2544 x i8]* %sk, i33 %add_ln135)" [dilithium2/packing.c:135]   --->   Operation 78 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "br label %.preheader6" [dilithium2/packing.c:134]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 5> <Delay = 5.26>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%i_4 = phi i3 [ %i_14, %6 ], [ 0, %.preheader5.preheader ]"   --->   Operation 80 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (1.00ns)   --->   "%icmp_ln138 = icmp eq i3 %i_4, -4" [dilithium2/packing.c:138]   --->   Operation 81 'icmp' 'icmp_ln138' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 82 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (1.34ns)   --->   "%i_14 = add i3 %i_4, 1" [dilithium2/packing.c:138]   --->   Operation 83 'add' 'i_14' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %icmp_ln138, label %.preheader.preheader, label %6" [dilithium2/packing.c:138]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln139 = trunc i3 %i_4 to i2" [dilithium2/packing.c:139]   --->   Operation 85 'trunc' 'trunc_ln139' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%shl_ln1 = call i9 @_ssdm_op_BitConcatenate.i9.i2.i7(i2 %trunc_ln139, i7 0)" [dilithium2/packing.c:139]   --->   Operation 86 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln139 = zext i9 %shl_ln1 to i10" [dilithium2/packing.c:139]   --->   Operation 87 'zext' 'zext_ln139' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%shl_ln139_1 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %trunc_ln139, i5 0)" [dilithium2/packing.c:139]   --->   Operation 88 'bitconcatenate' 'shl_ln139_1' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln139_1 = zext i7 %shl_ln139_1 to i10" [dilithium2/packing.c:139]   --->   Operation 89 'zext' 'zext_ln139_1' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (1.73ns)   --->   "%sub_ln139 = sub i10 %zext_ln139, %zext_ln139_1" [dilithium2/packing.c:139]   --->   Operation 90 'sub' 'sub_ln139' <Predicate = (!icmp_ln138)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln139 = sext i10 %sub_ln139 to i32" [dilithium2/packing.c:139]   --->   Operation 91 'sext' 'sext_ln139' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln139_2 = zext i32 %sext_ln139 to i33" [dilithium2/packing.c:139]   --->   Operation 92 'zext' 'zext_ln139_2' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (2.18ns)   --->   "%add_ln139 = add i33 496, %zext_ln139_2" [dilithium2/packing.c:139]   --->   Operation 93 'add' 'add_ln139' <Predicate = (!icmp_ln138)> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 94 [2/2] (1.35ns)   --->   "call fastcc void @pqcrystals_dilithium.11([1024 x i32]* %s2_vec_coeffs, i3 %i_4, [2544 x i8]* %sk, i33 %add_ln139)" [dilithium2/packing.c:139]   --->   Operation 94 'call' <Predicate = (!icmp_ln138)> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 95 [1/1] (1.35ns)   --->   "br label %.preheader" [dilithium2/packing.c:142]   --->   Operation 95 'br' <Predicate = (icmp_ln138)> <Delay = 1.35>

State 11 <SV = 6> <Delay = 0.00>
ST_11 : Operation 96 [1/2] (0.00ns)   --->   "call fastcc void @pqcrystals_dilithium.11([1024 x i32]* %s2_vec_coeffs, i3 %i_4, [2544 x i8]* %sk, i33 %add_ln139)" [dilithium2/packing.c:139]   --->   Operation 96 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "br label %.preheader5" [dilithium2/packing.c:138]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 6> <Delay = 1.76>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%i_5 = phi i3 [ %i_15, %7 ], [ 0, %.preheader.preheader ]"   --->   Operation 98 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%phi_mul = phi i11 [ %add_ln143_1, %7 ], [ 0, %.preheader.preheader ]" [dilithium2/packing.c:143]   --->   Operation 99 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln142 = zext i11 %phi_mul to i12" [dilithium2/packing.c:142]   --->   Operation 100 'zext' 'zext_ln142' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (1.00ns)   --->   "%icmp_ln142 = icmp eq i3 %i_5, -4" [dilithium2/packing.c:142]   --->   Operation 101 'icmp' 'icmp_ln142' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 102 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (1.34ns)   --->   "%i_15 = add i3 %i_5, 1" [dilithium2/packing.c:142]   --->   Operation 103 'add' 'i_15' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "br i1 %icmp_ln142, label %8, label %7" [dilithium2/packing.c:142]   --->   Operation 104 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (1.76ns)   --->   "%add_ln143_1 = add i11 %phi_mul, 416" [dilithium2/packing.c:143]   --->   Operation 105 'add' 'add_ln143_1' <Predicate = (!icmp_ln142)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 106 [1/1] (1.76ns)   --->   "%add_ln143 = add i12 %zext_ln142, 880" [dilithium2/packing.c:143]   --->   Operation 106 'add' 'add_ln143' <Predicate = (!icmp_ln142)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 107 [2/2] (0.00ns)   --->   "call fastcc void @pqcrystals_dilithium.10([1024 x i32]* %t0_vec_coeffs, i3 %i_5, [2544 x i8]* %sk, i12 %add_ln143)" [dilithium2/packing.c:143]   --->   Operation 107 'call' <Predicate = (!icmp_ln142)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "ret void" [dilithium2/packing.c:144]   --->   Operation 108 'ret' <Predicate = (icmp_ln142)> <Delay = 0.00>

State 13 <SV = 7> <Delay = 0.00>
ST_13 : Operation 109 [1/2] (0.00ns)   --->   "call fastcc void @pqcrystals_dilithium.10([1024 x i32]* %t0_vec_coeffs, i3 %i_5, [2544 x i8]* %sk, i12 %add_ln143)" [dilithium2/packing.c:143]   --->   Operation 109 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "br label %.preheader" [dilithium2/packing.c:142]   --->   Operation 110 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rho]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ t0_vec_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ s1_vec_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ s2_vec_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ sk]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln122              (br               ) [ 01110000000000]
i_0                   (phi              ) [ 00100000000000]
icmp_ln122            (icmp             ) [ 00110000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000]
i                     (add              ) [ 01110000000000]
br_ln122              (br               ) [ 00000000000000]
zext_ln123            (zext             ) [ 00010000000000]
sk_addr               (getelementptr    ) [ 00010000000000]
br_ln126              (br               ) [ 00111100000000]
sk_load               (load             ) [ 00000000000000]
rho_addr              (getelementptr    ) [ 00000000000000]
store_ln123           (store            ) [ 00000000000000]
br_ln122              (br               ) [ 01110000000000]
i_1                   (phi              ) [ 00001100000000]
icmp_ln126            (icmp             ) [ 00001100000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000]
i_11                  (add              ) [ 00101100000000]
br_ln126              (br               ) [ 00000000000000]
xor_ln127             (xor              ) [ 00000000000000]
zext_ln127_1          (zext             ) [ 00000000000000]
sk_addr_1             (getelementptr    ) [ 00000100000000]
br_ln130              (br               ) [ 00001111000000]
zext_ln127            (zext             ) [ 00000000000000]
sk_load_1             (load             ) [ 00000000000000]
add_ln127             (add              ) [ 00000000000000]
zext_ln127_2          (zext             ) [ 00000000000000]
rho_addr_1            (getelementptr    ) [ 00000000000000]
store_ln127           (store            ) [ 00000000000000]
br_ln126              (br               ) [ 00101100000000]
i_2                   (phi              ) [ 00000011000000]
icmp_ln130            (icmp             ) [ 00000011000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000]
i_12                  (add              ) [ 00001011000000]
br_ln130              (br               ) [ 00000000000000]
or_ln                 (bitconcatenate   ) [ 00000000000000]
zext_ln131_1          (zext             ) [ 00000000000000]
sk_addr_2             (getelementptr    ) [ 00000001000000]
br_ln134              (br               ) [ 00000011110000]
zext_ln131            (zext             ) [ 00000000000000]
sk_load_2             (load             ) [ 00000000000000]
add_ln131             (add              ) [ 00000000000000]
zext_ln131_2          (zext             ) [ 00000000000000]
rho_addr_2            (getelementptr    ) [ 00000000000000]
store_ln131           (store            ) [ 00000000000000]
br_ln130              (br               ) [ 00001011000000]
i_3                   (phi              ) [ 00000000110000]
icmp_ln134            (icmp             ) [ 00000000110000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000]
i_13                  (add              ) [ 00000010110000]
br_ln134              (br               ) [ 00000000000000]
trunc_ln135           (trunc            ) [ 00000000000000]
shl_ln                (bitconcatenate   ) [ 00000000000000]
zext_ln135            (zext             ) [ 00000000000000]
shl_ln135_1           (bitconcatenate   ) [ 00000000000000]
zext_ln135_1          (zext             ) [ 00000000000000]
sub_ln135             (sub              ) [ 00000000000000]
sext_ln135            (sext             ) [ 00000000000000]
zext_ln135_2          (zext             ) [ 00000000000000]
add_ln135             (add              ) [ 00000000010000]
br_ln138              (br               ) [ 00000000111100]
call_ln135            (call             ) [ 00000000000000]
br_ln134              (br               ) [ 00000010110000]
i_4                   (phi              ) [ 00000000001100]
icmp_ln138            (icmp             ) [ 00000000001100]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000]
i_14                  (add              ) [ 00000000101100]
br_ln138              (br               ) [ 00000000000000]
trunc_ln139           (trunc            ) [ 00000000000000]
shl_ln1               (bitconcatenate   ) [ 00000000000000]
zext_ln139            (zext             ) [ 00000000000000]
shl_ln139_1           (bitconcatenate   ) [ 00000000000000]
zext_ln139_1          (zext             ) [ 00000000000000]
sub_ln139             (sub              ) [ 00000000000000]
sext_ln139            (sext             ) [ 00000000000000]
zext_ln139_2          (zext             ) [ 00000000000000]
add_ln139             (add              ) [ 00000000000100]
br_ln142              (br               ) [ 00000000001111]
call_ln139            (call             ) [ 00000000000000]
br_ln138              (br               ) [ 00000000101100]
i_5                   (phi              ) [ 00000000000011]
phi_mul               (phi              ) [ 00000000000010]
zext_ln142            (zext             ) [ 00000000000000]
icmp_ln142            (icmp             ) [ 00000000000011]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000]
i_15                  (add              ) [ 00000000001011]
br_ln142              (br               ) [ 00000000000000]
add_ln143_1           (add              ) [ 00000000001011]
add_ln143             (add              ) [ 00000000000001]
ret_ln144             (ret              ) [ 00000000000000]
call_ln143            (call             ) [ 00000000000000]
br_ln142              (br               ) [ 00000000001011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rho">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rho"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="t0_vec_coeffs">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t0_vec_coeffs"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="s1_vec_coeffs">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s1_vec_coeffs"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="s2_vec_coeffs">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s2_vec_coeffs"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sk">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sk"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i1.i6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i2.i7"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i2.i5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pqcrystals_dilithium.11"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pqcrystals_dilithium.10"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="sk_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="8" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="6" slack="0"/>
<pin id="68" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sk_addr/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="12" slack="0"/>
<pin id="73" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="74" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sk_load/2 sk_load_1/4 sk_load_2/6 "/>
</bind>
</comp>

<comp id="77" class="1004" name="rho_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="8" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="6" slack="1"/>
<pin id="81" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rho_addr/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="8" slack="0"/>
<pin id="87" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/3 store_ln127/5 store_ln131/7 "/>
</bind>
</comp>

<comp id="91" class="1004" name="sk_addr_1_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="8" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="6" slack="0"/>
<pin id="95" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sk_addr_1/4 "/>
</bind>
</comp>

<comp id="99" class="1004" name="rho_addr_1_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="8" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="7" slack="0"/>
<pin id="103" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rho_addr_1/5 "/>
</bind>
</comp>

<comp id="107" class="1004" name="sk_addr_2_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="8" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="7" slack="0"/>
<pin id="111" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sk_addr_2/6 "/>
</bind>
</comp>

<comp id="115" class="1004" name="rho_addr_2_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="8" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="7" slack="0"/>
<pin id="119" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rho_addr_2/7 "/>
</bind>
</comp>

<comp id="123" class="1005" name="i_0_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="6" slack="1"/>
<pin id="125" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="127" class="1004" name="i_0_phi_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="1"/>
<pin id="129" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="6" slack="0"/>
<pin id="131" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="134" class="1005" name="i_1_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="6" slack="1"/>
<pin id="136" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="i_1_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="6" slack="0"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="1" slack="1"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="146" class="1005" name="i_2_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="6" slack="1"/>
<pin id="148" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="i_2_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="6" slack="0"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="1" slack="1"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/6 "/>
</bind>
</comp>

<comp id="158" class="1005" name="i_3_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="3" slack="1"/>
<pin id="160" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="i_3_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="3" slack="0"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="1" slack="1"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/8 "/>
</bind>
</comp>

<comp id="170" class="1005" name="i_4_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="3" slack="1"/>
<pin id="172" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_4 (phireg) "/>
</bind>
</comp>

<comp id="174" class="1004" name="i_4_phi_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="3" slack="0"/>
<pin id="176" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="1" slack="1"/>
<pin id="178" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_4/10 "/>
</bind>
</comp>

<comp id="182" class="1005" name="i_5_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="3" slack="1"/>
<pin id="184" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_5 (phireg) "/>
</bind>
</comp>

<comp id="186" class="1004" name="i_5_phi_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="3" slack="0"/>
<pin id="188" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="1" slack="1"/>
<pin id="190" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_5/12 "/>
</bind>
</comp>

<comp id="194" class="1005" name="phi_mul_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="11" slack="1"/>
<pin id="196" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="phi_mul_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="11" slack="0"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="1" slack="1"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/12 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_pqcrystals_dilithium_10_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="0" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="0"/>
<pin id="208" dir="0" index="2" bw="3" slack="0"/>
<pin id="209" dir="0" index="3" bw="8" slack="0"/>
<pin id="210" dir="0" index="4" bw="12" slack="0"/>
<pin id="211" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln143/12 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_pqcrystals_dilithium_11_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="0" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="0" index="2" bw="3" slack="0"/>
<pin id="220" dir="0" index="3" bw="8" slack="0"/>
<pin id="221" dir="0" index="4" bw="33" slack="0"/>
<pin id="222" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln135/8 call_ln139/10 "/>
</bind>
</comp>

<comp id="229" class="1004" name="icmp_ln122_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="6" slack="0"/>
<pin id="231" dir="0" index="1" bw="6" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln122/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="i_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="6" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="zext_ln123_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="6" slack="0"/>
<pin id="243" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="icmp_ln126_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="6" slack="0"/>
<pin id="248" dir="0" index="1" bw="6" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln126/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="i_11_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="6" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_11/4 "/>
</bind>
</comp>

<comp id="258" class="1004" name="xor_ln127_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="6" slack="0"/>
<pin id="260" dir="0" index="1" bw="6" slack="0"/>
<pin id="261" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln127/4 "/>
</bind>
</comp>

<comp id="264" class="1004" name="zext_ln127_1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="6" slack="0"/>
<pin id="266" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln127_1/4 "/>
</bind>
</comp>

<comp id="269" class="1004" name="zext_ln127_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="6" slack="1"/>
<pin id="271" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln127/5 "/>
</bind>
</comp>

<comp id="273" class="1004" name="add_ln127_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="6" slack="0"/>
<pin id="275" dir="0" index="1" bw="7" slack="0"/>
<pin id="276" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln127/5 "/>
</bind>
</comp>

<comp id="279" class="1004" name="zext_ln127_2_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="7" slack="0"/>
<pin id="281" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln127_2/5 "/>
</bind>
</comp>

<comp id="284" class="1004" name="icmp_ln130_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="6" slack="0"/>
<pin id="286" dir="0" index="1" bw="6" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln130/6 "/>
</bind>
</comp>

<comp id="290" class="1004" name="i_12_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="6" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_12/6 "/>
</bind>
</comp>

<comp id="296" class="1004" name="or_ln_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="7" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="6" slack="0"/>
<pin id="300" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/6 "/>
</bind>
</comp>

<comp id="304" class="1004" name="zext_ln131_1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="7" slack="0"/>
<pin id="306" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln131_1/6 "/>
</bind>
</comp>

<comp id="309" class="1004" name="zext_ln131_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="6" slack="1"/>
<pin id="311" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln131/7 "/>
</bind>
</comp>

<comp id="313" class="1004" name="add_ln131_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="6" slack="0"/>
<pin id="315" dir="0" index="1" bw="7" slack="0"/>
<pin id="316" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln131/7 "/>
</bind>
</comp>

<comp id="319" class="1004" name="zext_ln131_2_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="7" slack="0"/>
<pin id="321" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln131_2/7 "/>
</bind>
</comp>

<comp id="324" class="1004" name="icmp_ln134_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="3" slack="0"/>
<pin id="326" dir="0" index="1" bw="3" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134/8 "/>
</bind>
</comp>

<comp id="330" class="1004" name="i_13_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="3" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_13/8 "/>
</bind>
</comp>

<comp id="336" class="1004" name="trunc_ln135_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="3" slack="0"/>
<pin id="338" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln135/8 "/>
</bind>
</comp>

<comp id="340" class="1004" name="shl_ln_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="9" slack="0"/>
<pin id="342" dir="0" index="1" bw="2" slack="0"/>
<pin id="343" dir="0" index="2" bw="1" slack="0"/>
<pin id="344" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/8 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_ln135_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="9" slack="0"/>
<pin id="350" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln135/8 "/>
</bind>
</comp>

<comp id="352" class="1004" name="shl_ln135_1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="7" slack="0"/>
<pin id="354" dir="0" index="1" bw="2" slack="0"/>
<pin id="355" dir="0" index="2" bw="1" slack="0"/>
<pin id="356" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln135_1/8 "/>
</bind>
</comp>

<comp id="360" class="1004" name="zext_ln135_1_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="7" slack="0"/>
<pin id="362" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln135_1/8 "/>
</bind>
</comp>

<comp id="364" class="1004" name="sub_ln135_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="9" slack="0"/>
<pin id="366" dir="0" index="1" bw="7" slack="0"/>
<pin id="367" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln135/8 "/>
</bind>
</comp>

<comp id="370" class="1004" name="sext_ln135_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="10" slack="0"/>
<pin id="372" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln135/8 "/>
</bind>
</comp>

<comp id="374" class="1004" name="zext_ln135_2_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="10" slack="0"/>
<pin id="376" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln135_2/8 "/>
</bind>
</comp>

<comp id="378" class="1004" name="add_ln135_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="8" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="0"/>
<pin id="381" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln135/8 "/>
</bind>
</comp>

<comp id="385" class="1004" name="icmp_ln138_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="3" slack="0"/>
<pin id="387" dir="0" index="1" bw="3" slack="0"/>
<pin id="388" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln138/10 "/>
</bind>
</comp>

<comp id="391" class="1004" name="i_14_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="3" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_14/10 "/>
</bind>
</comp>

<comp id="397" class="1004" name="trunc_ln139_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="3" slack="0"/>
<pin id="399" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln139/10 "/>
</bind>
</comp>

<comp id="401" class="1004" name="shl_ln1_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="9" slack="0"/>
<pin id="403" dir="0" index="1" bw="2" slack="0"/>
<pin id="404" dir="0" index="2" bw="1" slack="0"/>
<pin id="405" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/10 "/>
</bind>
</comp>

<comp id="409" class="1004" name="zext_ln139_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="9" slack="0"/>
<pin id="411" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln139/10 "/>
</bind>
</comp>

<comp id="413" class="1004" name="shl_ln139_1_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="7" slack="0"/>
<pin id="415" dir="0" index="1" bw="2" slack="0"/>
<pin id="416" dir="0" index="2" bw="1" slack="0"/>
<pin id="417" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln139_1/10 "/>
</bind>
</comp>

<comp id="421" class="1004" name="zext_ln139_1_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="7" slack="0"/>
<pin id="423" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln139_1/10 "/>
</bind>
</comp>

<comp id="425" class="1004" name="sub_ln139_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="9" slack="0"/>
<pin id="427" dir="0" index="1" bw="7" slack="0"/>
<pin id="428" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln139/10 "/>
</bind>
</comp>

<comp id="431" class="1004" name="sext_ln139_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="10" slack="0"/>
<pin id="433" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln139/10 "/>
</bind>
</comp>

<comp id="435" class="1004" name="zext_ln139_2_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="10" slack="0"/>
<pin id="437" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln139_2/10 "/>
</bind>
</comp>

<comp id="439" class="1004" name="add_ln139_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="10" slack="0"/>
<pin id="441" dir="0" index="1" bw="32" slack="0"/>
<pin id="442" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln139/10 "/>
</bind>
</comp>

<comp id="446" class="1004" name="zext_ln142_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="11" slack="0"/>
<pin id="448" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln142/12 "/>
</bind>
</comp>

<comp id="450" class="1004" name="icmp_ln142_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="3" slack="0"/>
<pin id="452" dir="0" index="1" bw="3" slack="0"/>
<pin id="453" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln142/12 "/>
</bind>
</comp>

<comp id="456" class="1004" name="i_15_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="3" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_15/12 "/>
</bind>
</comp>

<comp id="462" class="1004" name="add_ln143_1_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="11" slack="0"/>
<pin id="464" dir="0" index="1" bw="10" slack="0"/>
<pin id="465" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln143_1/12 "/>
</bind>
</comp>

<comp id="468" class="1004" name="add_ln143_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="11" slack="0"/>
<pin id="470" dir="0" index="1" bw="11" slack="0"/>
<pin id="471" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln143/12 "/>
</bind>
</comp>

<comp id="478" class="1005" name="i_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="6" slack="0"/>
<pin id="480" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="483" class="1005" name="zext_ln123_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="64" slack="1"/>
<pin id="485" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln123 "/>
</bind>
</comp>

<comp id="488" class="1005" name="sk_addr_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="12" slack="1"/>
<pin id="490" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sk_addr "/>
</bind>
</comp>

<comp id="496" class="1005" name="i_11_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="6" slack="0"/>
<pin id="498" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_11 "/>
</bind>
</comp>

<comp id="501" class="1005" name="sk_addr_1_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="12" slack="1"/>
<pin id="503" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sk_addr_1 "/>
</bind>
</comp>

<comp id="509" class="1005" name="i_12_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="6" slack="0"/>
<pin id="511" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_12 "/>
</bind>
</comp>

<comp id="514" class="1005" name="sk_addr_2_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="12" slack="1"/>
<pin id="516" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sk_addr_2 "/>
</bind>
</comp>

<comp id="522" class="1005" name="i_13_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="3" slack="0"/>
<pin id="524" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_13 "/>
</bind>
</comp>

<comp id="527" class="1005" name="add_ln135_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="33" slack="1"/>
<pin id="529" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="add_ln135 "/>
</bind>
</comp>

<comp id="535" class="1005" name="i_14_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="3" slack="0"/>
<pin id="537" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_14 "/>
</bind>
</comp>

<comp id="540" class="1005" name="add_ln139_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="33" slack="1"/>
<pin id="542" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="add_ln139 "/>
</bind>
</comp>

<comp id="548" class="1005" name="i_15_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="3" slack="0"/>
<pin id="550" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_15 "/>
</bind>
</comp>

<comp id="553" class="1005" name="add_ln143_1_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="11" slack="0"/>
<pin id="555" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln143_1 "/>
</bind>
</comp>

<comp id="558" class="1005" name="add_ln143_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="12" slack="1"/>
<pin id="560" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln143 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="20" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="20" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="71" pin="3"/><net_sink comp="84" pin=1"/></net>

<net id="90"><net_src comp="77" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="96"><net_src comp="8" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="20" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="98"><net_src comp="91" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="104"><net_src comp="0" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="20" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="106"><net_src comp="99" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="112"><net_src comp="8" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="20" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="114"><net_src comp="107" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="20" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="122"><net_src comp="115" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="126"><net_src comp="10" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="123" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="10" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="145"><net_src comp="138" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="149"><net_src comp="10" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="157"><net_src comp="150" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="161"><net_src comp="34" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="158" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="169"><net_src comp="162" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="173"><net_src comp="34" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="170" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="181"><net_src comp="174" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="185"><net_src comp="34" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="182" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="193"><net_src comp="186" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="197"><net_src comp="56" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="194" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="212"><net_src comp="62" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="213"><net_src comp="2" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="214"><net_src comp="186" pin="4"/><net_sink comp="205" pin=2"/></net>

<net id="215"><net_src comp="8" pin="0"/><net_sink comp="205" pin=3"/></net>

<net id="223"><net_src comp="52" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="4" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="225"><net_src comp="162" pin="4"/><net_sink comp="216" pin=2"/></net>

<net id="226"><net_src comp="8" pin="0"/><net_sink comp="216" pin=3"/></net>

<net id="227"><net_src comp="6" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="174" pin="4"/><net_sink comp="216" pin=2"/></net>

<net id="233"><net_src comp="127" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="12" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="127" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="18" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="244"><net_src comp="127" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="250"><net_src comp="138" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="12" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="138" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="18" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="138" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="12" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="267"><net_src comp="258" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="272"><net_src comp="134" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="277"><net_src comp="269" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="22" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="282"><net_src comp="273" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="288"><net_src comp="150" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="24" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="150" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="18" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="301"><net_src comp="28" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="30" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="150" pin="4"/><net_sink comp="296" pin=2"/></net>

<net id="307"><net_src comp="296" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="312"><net_src comp="146" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="317"><net_src comp="309" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="32" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="322"><net_src comp="313" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="328"><net_src comp="162" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="36" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="162" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="40" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="339"><net_src comp="162" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="345"><net_src comp="42" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="336" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="44" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="351"><net_src comp="340" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="357"><net_src comp="46" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="336" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="48" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="363"><net_src comp="352" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="368"><net_src comp="348" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="360" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="373"><net_src comp="364" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="370" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="50" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="374" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="384"><net_src comp="378" pin="2"/><net_sink comp="216" pin=4"/></net>

<net id="389"><net_src comp="174" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="36" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="174" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="40" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="400"><net_src comp="174" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="406"><net_src comp="42" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="397" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="408"><net_src comp="44" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="412"><net_src comp="401" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="418"><net_src comp="46" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="397" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="420"><net_src comp="48" pin="0"/><net_sink comp="413" pin=2"/></net>

<net id="424"><net_src comp="413" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="429"><net_src comp="409" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="421" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="434"><net_src comp="425" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="438"><net_src comp="431" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="443"><net_src comp="54" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="435" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="445"><net_src comp="439" pin="2"/><net_sink comp="216" pin=4"/></net>

<net id="449"><net_src comp="198" pin="4"/><net_sink comp="446" pin=0"/></net>

<net id="454"><net_src comp="186" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="36" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="186" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="40" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="198" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="58" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="446" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="60" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="474"><net_src comp="468" pin="2"/><net_sink comp="205" pin=4"/></net>

<net id="481"><net_src comp="235" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="486"><net_src comp="241" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="491"><net_src comp="64" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="499"><net_src comp="252" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="504"><net_src comp="91" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="512"><net_src comp="290" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="517"><net_src comp="107" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="525"><net_src comp="330" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="530"><net_src comp="378" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="216" pin=4"/></net>

<net id="538"><net_src comp="391" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="543"><net_src comp="439" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="216" pin=4"/></net>

<net id="551"><net_src comp="456" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="556"><net_src comp="462" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="561"><net_src comp="468" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="205" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: rho | {3 5 7 }
	Port: t0_vec_coeffs | {12 13 }
	Port: s1_vec_coeffs | {8 9 }
	Port: s2_vec_coeffs | {10 11 }
	Port: sk | {}
 - Input state : 
	Port: pqcrystals_dilithium.2 : sk | {2 3 4 5 6 7 8 9 10 11 12 13 }
  - Chain level:
	State 1
	State 2
		icmp_ln122 : 1
		i : 1
		br_ln122 : 2
		zext_ln123 : 1
		sk_addr : 2
		sk_load : 3
	State 3
		store_ln123 : 1
	State 4
		icmp_ln126 : 1
		i_11 : 1
		br_ln126 : 2
		xor_ln127 : 1
		zext_ln127_1 : 1
		sk_addr_1 : 2
		sk_load_1 : 3
	State 5
		add_ln127 : 1
		zext_ln127_2 : 2
		rho_addr_1 : 3
		store_ln127 : 4
	State 6
		icmp_ln130 : 1
		i_12 : 1
		br_ln130 : 2
		or_ln : 1
		zext_ln131_1 : 2
		sk_addr_2 : 3
		sk_load_2 : 4
	State 7
		add_ln131 : 1
		zext_ln131_2 : 2
		rho_addr_2 : 3
		store_ln131 : 4
	State 8
		icmp_ln134 : 1
		i_13 : 1
		br_ln134 : 2
		trunc_ln135 : 1
		shl_ln : 2
		zext_ln135 : 3
		shl_ln135_1 : 2
		zext_ln135_1 : 3
		sub_ln135 : 4
		sext_ln135 : 5
		zext_ln135_2 : 6
		add_ln135 : 7
		call_ln135 : 8
	State 9
	State 10
		icmp_ln138 : 1
		i_14 : 1
		br_ln138 : 2
		trunc_ln139 : 1
		shl_ln1 : 2
		zext_ln139 : 3
		shl_ln139_1 : 2
		zext_ln139_1 : 3
		sub_ln139 : 4
		sext_ln139 : 5
		zext_ln139_2 : 6
		add_ln139 : 7
		call_ln139 : 8
	State 11
	State 12
		zext_ln142 : 1
		icmp_ln142 : 1
		i_15 : 1
		br_ln142 : 2
		add_ln143_1 : 1
		add_ln143 : 2
		call_ln143 : 3
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|
| Operation|           Functional Unit          |  Delay  |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|
|   call   | grp_pqcrystals_dilithium_10_fu_205 | 12.7318 |   253   |   905   |
|          | grp_pqcrystals_dilithium_11_fu_216 |  9.1175 |    99   |   341   |
|----------|------------------------------------|---------|---------|---------|
|          |              i_fu_235              |    0    |    0    |    15   |
|          |             i_11_fu_252            |    0    |    0    |    15   |
|          |          add_ln127_fu_273          |    0    |    0    |    15   |
|          |             i_12_fu_290            |    0    |    0    |    15   |
|          |          add_ln131_fu_313          |    0    |    0    |    15   |
|    add   |             i_13_fu_330            |    0    |    0    |    12   |
|          |          add_ln135_fu_378          |    0    |    0    |    39   |
|          |             i_14_fu_391            |    0    |    0    |    12   |
|          |          add_ln139_fu_439          |    0    |    0    |    39   |
|          |             i_15_fu_456            |    0    |    0    |    12   |
|          |         add_ln143_1_fu_462         |    0    |    0    |    18   |
|          |          add_ln143_fu_468          |    0    |    0    |    18   |
|----------|------------------------------------|---------|---------|---------|
|          |          icmp_ln122_fu_229         |    0    |    0    |    11   |
|          |          icmp_ln126_fu_246         |    0    |    0    |    11   |
|   icmp   |          icmp_ln130_fu_284         |    0    |    0    |    11   |
|          |          icmp_ln134_fu_324         |    0    |    0    |    9    |
|          |          icmp_ln138_fu_385         |    0    |    0    |    9    |
|          |          icmp_ln142_fu_450         |    0    |    0    |    9    |
|----------|------------------------------------|---------|---------|---------|
|    sub   |          sub_ln135_fu_364          |    0    |    0    |    16   |
|          |          sub_ln139_fu_425          |    0    |    0    |    16   |
|----------|------------------------------------|---------|---------|---------|
|    xor   |          xor_ln127_fu_258          |    0    |    0    |    6    |
|----------|------------------------------------|---------|---------|---------|
|          |          zext_ln123_fu_241         |    0    |    0    |    0    |
|          |         zext_ln127_1_fu_264        |    0    |    0    |    0    |
|          |          zext_ln127_fu_269         |    0    |    0    |    0    |
|          |         zext_ln127_2_fu_279        |    0    |    0    |    0    |
|          |         zext_ln131_1_fu_304        |    0    |    0    |    0    |
|          |          zext_ln131_fu_309         |    0    |    0    |    0    |
|   zext   |         zext_ln131_2_fu_319        |    0    |    0    |    0    |
|          |          zext_ln135_fu_348         |    0    |    0    |    0    |
|          |         zext_ln135_1_fu_360        |    0    |    0    |    0    |
|          |         zext_ln135_2_fu_374        |    0    |    0    |    0    |
|          |          zext_ln139_fu_409         |    0    |    0    |    0    |
|          |         zext_ln139_1_fu_421        |    0    |    0    |    0    |
|          |         zext_ln139_2_fu_435        |    0    |    0    |    0    |
|          |          zext_ln142_fu_446         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |            or_ln_fu_296            |    0    |    0    |    0    |
|          |            shl_ln_fu_340           |    0    |    0    |    0    |
|bitconcatenate|         shl_ln135_1_fu_352         |    0    |    0    |    0    |
|          |           shl_ln1_fu_401           |    0    |    0    |    0    |
|          |         shl_ln139_1_fu_413         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   trunc  |         trunc_ln135_fu_336         |    0    |    0    |    0    |
|          |         trunc_ln139_fu_397         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   sext   |          sext_ln135_fu_370         |    0    |    0    |    0    |
|          |          sext_ln139_fu_431         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   Total  |                                    | 21.8493 |   352   |   1569  |
|----------|------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| add_ln135_reg_527 |   33   |
| add_ln139_reg_540 |   33   |
|add_ln143_1_reg_553|   11   |
| add_ln143_reg_558 |   12   |
|    i_0_reg_123    |    6   |
|    i_11_reg_496   |    6   |
|    i_12_reg_509   |    6   |
|    i_13_reg_522   |    3   |
|    i_14_reg_535   |    3   |
|    i_15_reg_548   |    3   |
|    i_1_reg_134    |    6   |
|    i_2_reg_146    |    6   |
|    i_3_reg_158    |    3   |
|    i_4_reg_170    |    3   |
|    i_5_reg_182    |    3   |
|     i_reg_478     |    6   |
|  phi_mul_reg_194  |   11   |
| sk_addr_1_reg_501 |   12   |
| sk_addr_2_reg_514 |   12   |
|  sk_addr_reg_488  |   12   |
| zext_ln123_reg_483|   64   |
+-------------------+--------+
|       Total       |   254  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------|------|------|------|--------||---------||---------|
|                Comp                |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------|------|------|------|--------||---------||---------|
|          grp_access_fu_71          |  p0  |   6  |  12  |   72   ||    33   |
|          grp_access_fu_84          |  p0  |   3  |   8  |   24   ||    15   |
|             i_1_reg_134            |  p0  |   2  |   6  |   12   ||    9    |
|             i_2_reg_146            |  p0  |   2  |   6  |   12   ||    9    |
|             i_3_reg_158            |  p0  |   2  |   3  |    6   ||    9    |
|             i_4_reg_170            |  p0  |   2  |   3  |    6   ||    9    |
|             i_5_reg_182            |  p0  |   2  |   3  |    6   ||    9    |
| grp_pqcrystals_dilithium_10_fu_205 |  p4  |   2  |  12  |   24   ||    9    |
| grp_pqcrystals_dilithium_11_fu_216 |  p1  |   2  |  32  |   64   ||    9    |
| grp_pqcrystals_dilithium_11_fu_216 |  p2  |   2  |   3  |    6   ||    9    |
| grp_pqcrystals_dilithium_11_fu_216 |  p4  |   4  |  33  |   132  ||    21   |
|------------------------------------|------|------|------|--------||---------||---------|
|                Total               |      |      |      |   364  || 15.5622 ||   141   |
|------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   21   |   352  |  1569  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   15   |    -   |   141  |
|  Register |    -   |   254  |    -   |
+-----------+--------+--------+--------+
|   Total   |   37   |   606  |  1710  |
+-----------+--------+--------+--------+
