# TCL File Generated by Component Editor 10.1sp1
# Sat Jul 30 20:34:19 EDT 2011
# DO NOT MODIFY


# +-----------------------------------
# | 
# | tiger_top "tiger_top" v1.0
# | null 2011.07.30.20:34:19
# | 
# | 
# | /home/choijon5/legup_lastest/legup/tiger/processor/tiger_modified/tiger_top.v
# | 
# |    ./tiger_top.v syn, sim
# | 
# +-----------------------------------

# +-----------------------------------
# | request TCL package from ACDS 10.1
# | 
package require -exact sopc 10.1
# | 
# +-----------------------------------

# +-----------------------------------
# | module tiger_top
# | 
set_module_property NAME tiger_top
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property DISPLAY_NAME tiger_top
set_module_property TOP_LEVEL_HDL_FILE tiger_top.v
set_module_property TOP_LEVEL_HDL_MODULE tiger_top
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property ANALYZE_HDL TRUE
# | 
# +-----------------------------------

# +-----------------------------------
# | files
# | 
add_file tiger_top.v {SYNTHESIS SIMULATION}
# | 
# +-----------------------------------

# +-----------------------------------
# | parameters
# | 
# | 
# +-----------------------------------

# +-----------------------------------
# | display items
# | 
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point clock
# | 
add_interface clock clock end
set_interface_property clock clockRate 0

set_interface_property clock ENABLED true

add_interface_port clock clk clk Input 1
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point reset
# | 
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_property reset synchronousEdges DEASSERT

set_interface_property reset ENABLED true

add_interface_port reset reset reset Input 1
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point TigertoCache
# | 
add_interface TigertoCache avalon_streaming start
set_interface_property TigertoCache associatedClock clock
set_interface_property TigertoCache dataBitsPerSymbol 8
set_interface_property TigertoCache errorDescriptor ""
set_interface_property TigertoCache maxChannel 0
set_interface_property TigertoCache readyLatency 0

set_interface_property TigertoCache ENABLED true

add_interface_port TigertoCache aso_TigertoCache_data data Output 72
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point CachetoTiger
# | 
add_interface CachetoTiger avalon_streaming end
set_interface_property CachetoTiger associatedClock clock
set_interface_property CachetoTiger dataBitsPerSymbol 8
set_interface_property CachetoTiger errorDescriptor ""
set_interface_property CachetoTiger maxChannel 0
set_interface_property CachetoTiger readyLatency 0

set_interface_property CachetoTiger ENABLED true

add_interface_port CachetoTiger asi_CachetoTiger_data data Input 40
# | 
# +-----------------------------------

# +-----------------------------------
# | connection point instructionMaster
# | 
add_interface instructionMaster avalon start
set_interface_property instructionMaster addressUnits SYMBOLS
set_interface_property instructionMaster associatedClock clock
set_interface_property instructionMaster burstOnBurstBoundariesOnly false
set_interface_property instructionMaster doStreamReads false
set_interface_property instructionMaster doStreamWrites false
set_interface_property instructionMaster linewrapBursts false
set_interface_property instructionMaster readLatency 0

set_interface_property instructionMaster ENABLED true

add_interface_port instructionMaster avm_instructionMaster_read read Output 1
add_interface_port instructionMaster avm_instructionMaster_address address Output 32
add_interface_port instructionMaster avm_instructionMaster_readdata readdata Input 32
add_interface_port instructionMaster avm_instructionMaster_beginbursttransfer beginbursttransfer Output 1
add_interface_port instructionMaster avm_instructionMaster_burstcount burstcount Output 3
add_interface_port instructionMaster avm_instructionMaster_waitrequest waitrequest Input 1
add_interface_port instructionMaster avm_instructionMaster_readdatavalid readdatavalid Input 1
# | 
# +-----------------------------------
