
SAV.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00008000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000089e4  08000188  08000188  00008188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000008c  08008b6c  08008b6c  00010b6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08008bf8  08008bf8  00010bf8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08008bfc  08008bfc  00010bfc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000044  20000000  08008c00  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0001c1b8  20000044  20000044  00018044  2**2
                  ALLOC
  7 ._user_heap_stack 00000400  2001c1fc  2001c1fc  00018044  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  00018044  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000bb53  00000000  00000000  00018074  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002156  00000000  00000000  00023bc7  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000308  00000000  00000000  00025d20  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00004238  00000000  00000000  00026028  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    000049b6  00000000  00000000  0002a260  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .comment      00000082  00000000  00000000  0002ec16  2**0
                  CONTENTS, READONLY
 15 .debug_frame  00002f24  00000000  00000000  0002ec98  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000020  00000000  00000000  00031bc0  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000044 	.word	0x20000044
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08008b54 	.word	0x08008b54

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4803      	ldr	r0, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4903      	ldr	r1, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008b54 	.word	0x08008b54
 80001c4:	20000048 	.word	0x20000048

080001c8 <prvblinkTrafficLightCallback>:
#include "trafficLight.h"

/*********************************************************************************************
 * Timer callback to blink Traffic Light LED
 *********************************************************************************************/
void prvblinkTrafficLightCallback( TimerHandle_t pxTimer ) {
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b082      	sub	sp, #8
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]

	if( traffic_time > 0 ) {
 80001d0:	4b13      	ldr	r3, [pc, #76]	; (8000220 <prvblinkTrafficLightCallback+0x58>)
 80001d2:	881b      	ldrh	r3, [r3, #0]
 80001d4:	2b00      	cmp	r3, #0
 80001d6:	d011      	beq.n	80001fc <prvblinkTrafficLightCallback+0x34>
		// If there is at least 0.1 seconds until the change, toggle the LED
		LED_LIGHT_PORT->ODR ^= led_light_pin[traffic_future_state];
 80001d8:	4b12      	ldr	r3, [pc, #72]	; (8000224 <prvblinkTrafficLightCallback+0x5c>)
 80001da:	4a12      	ldr	r2, [pc, #72]	; (8000224 <prvblinkTrafficLightCallback+0x5c>)
 80001dc:	6951      	ldr	r1, [r2, #20]
 80001de:	4a12      	ldr	r2, [pc, #72]	; (8000228 <prvblinkTrafficLightCallback+0x60>)
 80001e0:	7812      	ldrb	r2, [r2, #0]
 80001e2:	4610      	mov	r0, r2
 80001e4:	4a11      	ldr	r2, [pc, #68]	; (800022c <prvblinkTrafficLightCallback+0x64>)
 80001e6:	f832 2010 	ldrh.w	r2, [r2, r0, lsl #1]
 80001ea:	404a      	eors	r2, r1
 80001ec:	615a      	str	r2, [r3, #20]

		// Decrease elapsed time
		traffic_time = traffic_time - 4;
 80001ee:	4b0c      	ldr	r3, [pc, #48]	; (8000220 <prvblinkTrafficLightCallback+0x58>)
 80001f0:	881b      	ldrh	r3, [r3, #0]
 80001f2:	3b04      	subs	r3, #4
 80001f4:	b29a      	uxth	r2, r3
 80001f6:	4b0a      	ldr	r3, [pc, #40]	; (8000220 <prvblinkTrafficLightCallback+0x58>)
 80001f8:	801a      	strh	r2, [r3, #0]
 80001fa:	e00e      	b.n	800021a <prvblinkTrafficLightCallback+0x52>
	} else {
		// Turn on the new state
		LED_LIGHT_PORT->OFF = LED_LIGHT_PINS;
 80001fc:	4b09      	ldr	r3, [pc, #36]	; (8000224 <prvblinkTrafficLightCallback+0x5c>)
 80001fe:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 8000202:	835a      	strh	r2, [r3, #26]
		LED_LIGHT_PORT->ON = led_light_pin[traffic_future_state];
 8000204:	4b07      	ldr	r3, [pc, #28]	; (8000224 <prvblinkTrafficLightCallback+0x5c>)
 8000206:	4a08      	ldr	r2, [pc, #32]	; (8000228 <prvblinkTrafficLightCallback+0x60>)
 8000208:	7812      	ldrb	r2, [r2, #0]
 800020a:	4611      	mov	r1, r2
 800020c:	4a07      	ldr	r2, [pc, #28]	; (800022c <prvblinkTrafficLightCallback+0x64>)
 800020e:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 8000212:	831a      	strh	r2, [r3, #24]

		swTimerStop( pxTimer );
 8000214:	6878      	ldr	r0, [r7, #4]
 8000216:	f000 f971 	bl	80004fc <swTimerStop>
	}
}
 800021a:	3708      	adds	r7, #8
 800021c:	46bd      	mov	sp, r7
 800021e:	bd80      	pop	{r7, pc}
 8000220:	2001c1e0 	.word	0x2001c1e0
 8000224:	40020800 	.word	0x40020800
 8000228:	2001c1cc 	.word	0x2001c1cc
 800022c:	2000001c 	.word	0x2000001c

08000230 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000230:	b580      	push	{r7, lr}
 8000232:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000234:	4b15      	ldr	r3, [pc, #84]	; (800028c <SystemInit+0x5c>)
 8000236:	4a15      	ldr	r2, [pc, #84]	; (800028c <SystemInit+0x5c>)
 8000238:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 800023c:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8000240:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000244:	4b12      	ldr	r3, [pc, #72]	; (8000290 <SystemInit+0x60>)
 8000246:	4a12      	ldr	r2, [pc, #72]	; (8000290 <SystemInit+0x60>)
 8000248:	6812      	ldr	r2, [r2, #0]
 800024a:	f042 0201 	orr.w	r2, r2, #1
 800024e:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000250:	4b0f      	ldr	r3, [pc, #60]	; (8000290 <SystemInit+0x60>)
 8000252:	2200      	movs	r2, #0
 8000254:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000256:	4a0e      	ldr	r2, [pc, #56]	; (8000290 <SystemInit+0x60>)
 8000258:	4b0d      	ldr	r3, [pc, #52]	; (8000290 <SystemInit+0x60>)
 800025a:	681b      	ldr	r3, [r3, #0]
 800025c:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000260:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000264:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000266:	4b0a      	ldr	r3, [pc, #40]	; (8000290 <SystemInit+0x60>)
 8000268:	4a0a      	ldr	r2, [pc, #40]	; (8000294 <SystemInit+0x64>)
 800026a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800026c:	4b08      	ldr	r3, [pc, #32]	; (8000290 <SystemInit+0x60>)
 800026e:	4a08      	ldr	r2, [pc, #32]	; (8000290 <SystemInit+0x60>)
 8000270:	6812      	ldr	r2, [r2, #0]
 8000272:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000276:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000278:	4b05      	ldr	r3, [pc, #20]	; (8000290 <SystemInit+0x60>)
 800027a:	2200      	movs	r2, #0
 800027c:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 800027e:	f000 f887 	bl	8000390 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000282:	4b02      	ldr	r3, [pc, #8]	; (800028c <SystemInit+0x5c>)
 8000284:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000288:	609a      	str	r2, [r3, #8]
#endif
}
 800028a:	bd80      	pop	{r7, pc}
 800028c:	e000ed00 	.word	0xe000ed00
 8000290:	40023800 	.word	0x40023800
 8000294:	24003010 	.word	0x24003010

08000298 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8000298:	b480      	push	{r7}
 800029a:	b087      	sub	sp, #28
 800029c:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 800029e:	2300      	movs	r3, #0
 80002a0:	613b      	str	r3, [r7, #16]
 80002a2:	2300      	movs	r3, #0
 80002a4:	617b      	str	r3, [r7, #20]
 80002a6:	2302      	movs	r3, #2
 80002a8:	60fb      	str	r3, [r7, #12]
 80002aa:	2300      	movs	r3, #0
 80002ac:	60bb      	str	r3, [r7, #8]
 80002ae:	2302      	movs	r3, #2
 80002b0:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80002b2:	4b32      	ldr	r3, [pc, #200]	; (800037c <SystemCoreClockUpdate+0xe4>)
 80002b4:	689b      	ldr	r3, [r3, #8]
 80002b6:	f003 030c 	and.w	r3, r3, #12
 80002ba:	613b      	str	r3, [r7, #16]

  switch (tmp)
 80002bc:	693b      	ldr	r3, [r7, #16]
 80002be:	2b04      	cmp	r3, #4
 80002c0:	d007      	beq.n	80002d2 <SystemCoreClockUpdate+0x3a>
 80002c2:	2b08      	cmp	r3, #8
 80002c4:	d009      	beq.n	80002da <SystemCoreClockUpdate+0x42>
 80002c6:	2b00      	cmp	r3, #0
 80002c8:	d13f      	bne.n	800034a <SystemCoreClockUpdate+0xb2>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 80002ca:	4b2d      	ldr	r3, [pc, #180]	; (8000380 <SystemCoreClockUpdate+0xe8>)
 80002cc:	4a2d      	ldr	r2, [pc, #180]	; (8000384 <SystemCoreClockUpdate+0xec>)
 80002ce:	601a      	str	r2, [r3, #0]
      break;
 80002d0:	e03f      	b.n	8000352 <SystemCoreClockUpdate+0xba>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 80002d2:	4b2b      	ldr	r3, [pc, #172]	; (8000380 <SystemCoreClockUpdate+0xe8>)
 80002d4:	4a2c      	ldr	r2, [pc, #176]	; (8000388 <SystemCoreClockUpdate+0xf0>)
 80002d6:	601a      	str	r2, [r3, #0]
      break;
 80002d8:	e03b      	b.n	8000352 <SystemCoreClockUpdate+0xba>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 80002da:	4b28      	ldr	r3, [pc, #160]	; (800037c <SystemCoreClockUpdate+0xe4>)
 80002dc:	685b      	ldr	r3, [r3, #4]
 80002de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80002e2:	0d9b      	lsrs	r3, r3, #22
 80002e4:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80002e6:	4b25      	ldr	r3, [pc, #148]	; (800037c <SystemCoreClockUpdate+0xe4>)
 80002e8:	685b      	ldr	r3, [r3, #4]
 80002ea:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80002ee:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 80002f0:	68bb      	ldr	r3, [r7, #8]
 80002f2:	2b00      	cmp	r3, #0
 80002f4:	d00d      	beq.n	8000312 <SystemCoreClockUpdate+0x7a>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80002f6:	4a24      	ldr	r2, [pc, #144]	; (8000388 <SystemCoreClockUpdate+0xf0>)
 80002f8:	687b      	ldr	r3, [r7, #4]
 80002fa:	fbb2 f2f3 	udiv	r2, r2, r3
 80002fe:	4b1f      	ldr	r3, [pc, #124]	; (800037c <SystemCoreClockUpdate+0xe4>)
 8000300:	6859      	ldr	r1, [r3, #4]
 8000302:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8000306:	400b      	ands	r3, r1
 8000308:	099b      	lsrs	r3, r3, #6
 800030a:	fb03 f302 	mul.w	r3, r3, r2
 800030e:	617b      	str	r3, [r7, #20]
 8000310:	e00c      	b.n	800032c <SystemCoreClockUpdate+0x94>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8000312:	4a1c      	ldr	r2, [pc, #112]	; (8000384 <SystemCoreClockUpdate+0xec>)
 8000314:	687b      	ldr	r3, [r7, #4]
 8000316:	fbb2 f2f3 	udiv	r2, r2, r3
 800031a:	4b18      	ldr	r3, [pc, #96]	; (800037c <SystemCoreClockUpdate+0xe4>)
 800031c:	6859      	ldr	r1, [r3, #4]
 800031e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8000322:	400b      	ands	r3, r1
 8000324:	099b      	lsrs	r3, r3, #6
 8000326:	fb03 f302 	mul.w	r3, r3, r2
 800032a:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 800032c:	4b13      	ldr	r3, [pc, #76]	; (800037c <SystemCoreClockUpdate+0xe4>)
 800032e:	685b      	ldr	r3, [r3, #4]
 8000330:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000334:	0c1b      	lsrs	r3, r3, #16
 8000336:	3301      	adds	r3, #1
 8000338:	005b      	lsls	r3, r3, #1
 800033a:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 800033c:	697a      	ldr	r2, [r7, #20]
 800033e:	68fb      	ldr	r3, [r7, #12]
 8000340:	fbb2 f2f3 	udiv	r2, r2, r3
 8000344:	4b0e      	ldr	r3, [pc, #56]	; (8000380 <SystemCoreClockUpdate+0xe8>)
 8000346:	601a      	str	r2, [r3, #0]
      break;
 8000348:	e003      	b.n	8000352 <SystemCoreClockUpdate+0xba>
    default:
      SystemCoreClock = HSI_VALUE;
 800034a:	4b0d      	ldr	r3, [pc, #52]	; (8000380 <SystemCoreClockUpdate+0xe8>)
 800034c:	4a0d      	ldr	r2, [pc, #52]	; (8000384 <SystemCoreClockUpdate+0xec>)
 800034e:	601a      	str	r2, [r3, #0]
      break;
 8000350:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8000352:	4b0a      	ldr	r3, [pc, #40]	; (800037c <SystemCoreClockUpdate+0xe4>)
 8000354:	689b      	ldr	r3, [r3, #8]
 8000356:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800035a:	091b      	lsrs	r3, r3, #4
 800035c:	4a0b      	ldr	r2, [pc, #44]	; (800038c <SystemCoreClockUpdate+0xf4>)
 800035e:	5cd3      	ldrb	r3, [r2, r3]
 8000360:	b2db      	uxtb	r3, r3
 8000362:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8000364:	4b06      	ldr	r3, [pc, #24]	; (8000380 <SystemCoreClockUpdate+0xe8>)
 8000366:	681a      	ldr	r2, [r3, #0]
 8000368:	693b      	ldr	r3, [r7, #16]
 800036a:	40da      	lsrs	r2, r3
 800036c:	4b04      	ldr	r3, [pc, #16]	; (8000380 <SystemCoreClockUpdate+0xe8>)
 800036e:	601a      	str	r2, [r3, #0]
}
 8000370:	371c      	adds	r7, #28
 8000372:	46bd      	mov	sp, r7
 8000374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000378:	4770      	bx	lr
 800037a:	bf00      	nop
 800037c:	40023800 	.word	0x40023800
 8000380:	20000004 	.word	0x20000004
 8000384:	00f42400 	.word	0x00f42400
 8000388:	01312d00 	.word	0x01312d00
 800038c:	20000008 	.word	0x20000008

08000390 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8000390:	b480      	push	{r7}
 8000392:	b083      	sub	sp, #12
 8000394:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8000396:	2300      	movs	r3, #0
 8000398:	607b      	str	r3, [r7, #4]
 800039a:	2300      	movs	r3, #0
 800039c:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 800039e:	4b35      	ldr	r3, [pc, #212]	; (8000474 <SetSysClock+0xe4>)
 80003a0:	4a34      	ldr	r2, [pc, #208]	; (8000474 <SetSysClock+0xe4>)
 80003a2:	6812      	ldr	r2, [r2, #0]
 80003a4:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80003a8:	601a      	str	r2, [r3, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80003aa:	4b32      	ldr	r3, [pc, #200]	; (8000474 <SetSysClock+0xe4>)
 80003ac:	681b      	ldr	r3, [r3, #0]
 80003ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80003b2:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 80003b4:	687b      	ldr	r3, [r7, #4]
 80003b6:	3301      	adds	r3, #1
 80003b8:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 80003ba:	683b      	ldr	r3, [r7, #0]
 80003bc:	2b00      	cmp	r3, #0
 80003be:	d103      	bne.n	80003c8 <SetSysClock+0x38>
 80003c0:	687b      	ldr	r3, [r7, #4]
 80003c2:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80003c6:	d1f0      	bne.n	80003aa <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 80003c8:	4b2a      	ldr	r3, [pc, #168]	; (8000474 <SetSysClock+0xe4>)
 80003ca:	681b      	ldr	r3, [r3, #0]
 80003cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80003d0:	2b00      	cmp	r3, #0
 80003d2:	d002      	beq.n	80003da <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 80003d4:	2301      	movs	r3, #1
 80003d6:	603b      	str	r3, [r7, #0]
 80003d8:	e001      	b.n	80003de <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80003da:	2300      	movs	r3, #0
 80003dc:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 80003de:	683b      	ldr	r3, [r7, #0]
 80003e0:	2b01      	cmp	r3, #1
 80003e2:	d142      	bne.n	800046a <SetSysClock+0xda>
  {
    /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 80003e4:	4b23      	ldr	r3, [pc, #140]	; (8000474 <SetSysClock+0xe4>)
 80003e6:	4a23      	ldr	r2, [pc, #140]	; (8000474 <SetSysClock+0xe4>)
 80003e8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80003ea:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80003ee:	641a      	str	r2, [r3, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 80003f0:	4b21      	ldr	r3, [pc, #132]	; (8000478 <SetSysClock+0xe8>)
 80003f2:	4a21      	ldr	r2, [pc, #132]	; (8000478 <SetSysClock+0xe8>)
 80003f4:	6812      	ldr	r2, [r2, #0]
 80003f6:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 80003fa:	601a      	str	r2, [r3, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 80003fc:	4b1d      	ldr	r3, [pc, #116]	; (8000474 <SetSysClock+0xe4>)
 80003fe:	4a1d      	ldr	r2, [pc, #116]	; (8000474 <SetSysClock+0xe4>)
 8000400:	6892      	ldr	r2, [r2, #8]
 8000402:	609a      	str	r2, [r3, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8000404:	4b1b      	ldr	r3, [pc, #108]	; (8000474 <SetSysClock+0xe4>)
 8000406:	4a1b      	ldr	r2, [pc, #108]	; (8000474 <SetSysClock+0xe4>)
 8000408:	6892      	ldr	r2, [r2, #8]
 800040a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800040e:	609a      	str	r2, [r3, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8000410:	4b18      	ldr	r3, [pc, #96]	; (8000474 <SetSysClock+0xe4>)
 8000412:	4a18      	ldr	r2, [pc, #96]	; (8000474 <SetSysClock+0xe4>)
 8000414:	6892      	ldr	r2, [r2, #8]
 8000416:	f442 52a0 	orr.w	r2, r2, #5120	; 0x1400
 800041a:	609a      	str	r2, [r3, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 800041c:	4b15      	ldr	r3, [pc, #84]	; (8000474 <SetSysClock+0xe4>)
 800041e:	4a17      	ldr	r2, [pc, #92]	; (800047c <SetSysClock+0xec>)
 8000420:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8000422:	4b14      	ldr	r3, [pc, #80]	; (8000474 <SetSysClock+0xe4>)
 8000424:	4a13      	ldr	r2, [pc, #76]	; (8000474 <SetSysClock+0xe4>)
 8000426:	6812      	ldr	r2, [r2, #0]
 8000428:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 800042c:	601a      	str	r2, [r3, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 800042e:	bf00      	nop
 8000430:	4b10      	ldr	r3, [pc, #64]	; (8000474 <SetSysClock+0xe4>)
 8000432:	681b      	ldr	r3, [r3, #0]
 8000434:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000438:	2b00      	cmp	r3, #0
 800043a:	d0f9      	beq.n	8000430 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN |FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 800043c:	4b10      	ldr	r3, [pc, #64]	; (8000480 <SetSysClock+0xf0>)
 800043e:	f240 7205 	movw	r2, #1797	; 0x705
 8000442:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8000444:	4b0b      	ldr	r3, [pc, #44]	; (8000474 <SetSysClock+0xe4>)
 8000446:	4a0b      	ldr	r2, [pc, #44]	; (8000474 <SetSysClock+0xe4>)
 8000448:	6892      	ldr	r2, [r2, #8]
 800044a:	f022 0203 	bic.w	r2, r2, #3
 800044e:	609a      	str	r2, [r3, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8000450:	4b08      	ldr	r3, [pc, #32]	; (8000474 <SetSysClock+0xe4>)
 8000452:	4a08      	ldr	r2, [pc, #32]	; (8000474 <SetSysClock+0xe4>)
 8000454:	6892      	ldr	r2, [r2, #8]
 8000456:	f042 0202 	orr.w	r2, r2, #2
 800045a:	609a      	str	r2, [r3, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 800045c:	bf00      	nop
 800045e:	4b05      	ldr	r3, [pc, #20]	; (8000474 <SetSysClock+0xe4>)
 8000460:	689b      	ldr	r3, [r3, #8]
 8000462:	f003 030c 	and.w	r3, r3, #12
 8000466:	2b08      	cmp	r3, #8
 8000468:	d1f9      	bne.n	800045e <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 800046a:	370c      	adds	r7, #12
 800046c:	46bd      	mov	sp, r7
 800046e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000472:	4770      	bx	lr
 8000474:	40023800 	.word	0x40023800
 8000478:	40007000 	.word	0x40007000
 800047c:	07405414 	.word	0x07405414
 8000480:	40023c00 	.word	0x40023c00

08000484 <swTimerInit>:
 * Initialize SW Timer
 *		* timerPeriod: 			Period before timer goes off
 *   	* repeat:				Should timer be reset after it expires
 *    	* pxCallbackFunction: 	Function called when timer expires
 *********************************************************************************************/
TimerHandle_t swTimerInit( uint16_t timer_period, UBaseType_t repeat, TimerCallbackFunction_t pxCallbackFunction ) {
 8000484:	b580      	push	{r7, lr}
 8000486:	b088      	sub	sp, #32
 8000488:	af02      	add	r7, sp, #8
 800048a:	4603      	mov	r3, r0
 800048c:	60b9      	str	r1, [r7, #8]
 800048e:	607a      	str	r2, [r7, #4]
 8000490:	81fb      	strh	r3, [r7, #14]

	// Convert period in milliseconds to tick counts
	TickType_t timer_tick = timer_period * ( 1 / portTICK_PERIOD_MS);
 8000492:	89fb      	ldrh	r3, [r7, #14]
 8000494:	617b      	str	r3, [r7, #20]

	// Create timer
	// Note that pvTimerID is set to NULL so that if the same callback function is assigned to more than one timer it can't tell between them
	TimerHandle_t handle = xTimerCreate("", timer_tick, repeat, NULL, pxCallbackFunction);
 8000496:	687b      	ldr	r3, [r7, #4]
 8000498:	9300      	str	r3, [sp, #0]
 800049a:	4806      	ldr	r0, [pc, #24]	; (80004b4 <swTimerInit+0x30>)
 800049c:	6979      	ldr	r1, [r7, #20]
 800049e:	68ba      	ldr	r2, [r7, #8]
 80004a0:	2300      	movs	r3, #0
 80004a2:	f005 fa97 	bl	80059d4 <xTimerCreate>
 80004a6:	6138      	str	r0, [r7, #16]

	return handle;
 80004a8:	693b      	ldr	r3, [r7, #16]
}
 80004aa:	4618      	mov	r0, r3
 80004ac:	3718      	adds	r7, #24
 80004ae:	46bd      	mov	sp, r7
 80004b0:	bd80      	pop	{r7, pc}
 80004b2:	bf00      	nop
 80004b4:	08008b6c 	.word	0x08008b6c

080004b8 <swTimerStart>:
/*********************************************************************************************
 * Start SW Timer
 * 		* handle:				Pointer to the timer created using swTimerInit
 * 		* timeWait:				Blocking time until timer starts (can be set to 0)
 *********************************************************************************************/
uint8_t swTimerStart( TimerHandle_t handle, uint8_t timeWait ) {
 80004b8:	b580      	push	{r7, lr}
 80004ba:	b086      	sub	sp, #24
 80004bc:	af02      	add	r7, sp, #8
 80004be:	6078      	str	r0, [r7, #4]
 80004c0:	460b      	mov	r3, r1
 80004c2:	70fb      	strb	r3, [r7, #3]

	// If handle is NULL, timer was never properly created
	if( handle == NULL ) {
 80004c4:	687b      	ldr	r3, [r7, #4]
 80004c6:	2b00      	cmp	r3, #0
 80004c8:	d101      	bne.n	80004ce <swTimerStart+0x16>
		return FAILURE;
 80004ca:	2300      	movs	r3, #0
 80004cc:	e012      	b.n	80004f4 <swTimerStart+0x3c>
	}

	// Convert period in milliseconds to wait to tick counts
	TickType_t tickWait = timeWait * (1 / portTICK_PERIOD_MS);
 80004ce:	78fb      	ldrb	r3, [r7, #3]
 80004d0:	60fb      	str	r3, [r7, #12]
	if( xTimerStart(handle, tickWait) != pdPASS ) {
 80004d2:	f006 f9fd 	bl	80068d0 <xTaskGetTickCount>
 80004d6:	4603      	mov	r3, r0
 80004d8:	68fa      	ldr	r2, [r7, #12]
 80004da:	9200      	str	r2, [sp, #0]
 80004dc:	6878      	ldr	r0, [r7, #4]
 80004de:	2101      	movs	r1, #1
 80004e0:	461a      	mov	r2, r3
 80004e2:	2300      	movs	r3, #0
 80004e4:	f005 faa6 	bl	8005a34 <xTimerGenericCommand>
 80004e8:	4603      	mov	r3, r0
 80004ea:	2b01      	cmp	r3, #1
 80004ec:	d001      	beq.n	80004f2 <swTimerStart+0x3a>
		return FAILURE;
 80004ee:	2300      	movs	r3, #0
 80004f0:	e000      	b.n	80004f4 <swTimerStart+0x3c>
	}

	return SUCCESS;
 80004f2:	2301      	movs	r3, #1
}
 80004f4:	4618      	mov	r0, r3
 80004f6:	3710      	adds	r7, #16
 80004f8:	46bd      	mov	sp, r7
 80004fa:	bd80      	pop	{r7, pc}

080004fc <swTimerStop>:

/*********************************************************************************************
 * Stop SW Timer
 * 		* handle:				Pointer to the timer created using swTimerInit
 *********************************************************************************************/
uint8_t swTimerStop( TimerHandle_t handle ) {
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b084      	sub	sp, #16
 8000500:	af02      	add	r7, sp, #8
 8000502:	6078      	str	r0, [r7, #4]

	// If handle is NULL, timer was never properly created
	if( handle == NULL ) {
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	2b00      	cmp	r3, #0
 8000508:	d101      	bne.n	800050e <swTimerStop+0x12>
		return FAILURE;
 800050a:	2300      	movs	r3, #0
 800050c:	e00d      	b.n	800052a <swTimerStop+0x2e>
	}

	if( xTimerStop(handle, 0) != pdPASS ) {
 800050e:	2300      	movs	r3, #0
 8000510:	9300      	str	r3, [sp, #0]
 8000512:	6878      	ldr	r0, [r7, #4]
 8000514:	2103      	movs	r1, #3
 8000516:	2200      	movs	r2, #0
 8000518:	2300      	movs	r3, #0
 800051a:	f005 fa8b 	bl	8005a34 <xTimerGenericCommand>
 800051e:	4603      	mov	r3, r0
 8000520:	2b01      	cmp	r3, #1
 8000522:	d001      	beq.n	8000528 <swTimerStop+0x2c>
		return FAILURE;
 8000524:	2300      	movs	r3, #0
 8000526:	e000      	b.n	800052a <swTimerStop+0x2e>
	}

	return SUCCESS;
 8000528:	2301      	movs	r3, #1
}
 800052a:	4618      	mov	r0, r3
 800052c:	3708      	adds	r7, #8
 800052e:	46bd      	mov	sp, r7
 8000530:	bd80      	pop	{r7, pc}
 8000532:	bf00      	nop

08000534 <swIsTimerActive>:

/*********************************************************************************************
 * Check if SW Timer is active
 * 		* handle:				Pointer to the timer created using swTimerInit
 *********************************************************************************************/
uint8_t swIsTimerActive( TimerHandle_t handle ) {
 8000534:	b580      	push	{r7, lr}
 8000536:	b082      	sub	sp, #8
 8000538:	af00      	add	r7, sp, #0
 800053a:	6078      	str	r0, [r7, #4]

	if( xTimerIsTimerActive( handle ) != pdPASS ) {
 800053c:	6878      	ldr	r0, [r7, #4]
 800053e:	f005 fccb 	bl	8005ed8 <xTimerIsTimerActive>
 8000542:	4603      	mov	r3, r0
 8000544:	2b01      	cmp	r3, #1
 8000546:	d001      	beq.n	800054c <swIsTimerActive+0x18>
		return FAILURE;
 8000548:	2300      	movs	r3, #0
 800054a:	e000      	b.n	800054e <swIsTimerActive+0x1a>
	}

	return SUCCESS;
 800054c:	2301      	movs	r3, #1
}
 800054e:	4618      	mov	r0, r3
 8000550:	3708      	adds	r7, #8
 8000552:	46bd      	mov	sp, r7
 8000554:	bd80      	pop	{r7, pc}
 8000556:	bf00      	nop

08000558 <prvDelayCallback>:


/*********************************************************************************************
 * Local timer callback function
 *********************************************************************************************/
void prvDelayCallback( TimerHandle_t pxTimer ) {
 8000558:	b480      	push	{r7}
 800055a:	b083      	sub	sp, #12
 800055c:	af00      	add	r7, sp, #0
 800055e:	6078      	str	r0, [r7, #4]
	delay_done = TRUE;
 8000560:	4b03      	ldr	r3, [pc, #12]	; (8000570 <prvDelayCallback+0x18>)
 8000562:	2201      	movs	r2, #1
 8000564:	701a      	strb	r2, [r3, #0]
}
 8000566:	370c      	adds	r7, #12
 8000568:	46bd      	mov	sp, r7
 800056a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800056e:	4770      	bx	lr
 8000570:	2001c1da 	.word	0x2001c1da

08000574 <swDelay>:


/*********************************************************************************************
 * Delay for given amount of time (in ms)
 *********************************************************************************************/
uint8_t swDelay( uint16_t delay_time ) {
 8000574:	b580      	push	{r7, lr}
 8000576:	b084      	sub	sp, #16
 8000578:	af00      	add	r7, sp, #0
 800057a:	4603      	mov	r3, r0
 800057c:	80fb      	strh	r3, [r7, #6]

	// Set global false
	delay_done = FALSE;
 800057e:	4b0e      	ldr	r3, [pc, #56]	; (80005b8 <swDelay+0x44>)
 8000580:	2200      	movs	r2, #0
 8000582:	701a      	strb	r2, [r3, #0]

	// Create and start local swTimer
	TimerHandle_t delay = swTimerInit( delay_time, NO_REPEAT, prvDelayCallback );
 8000584:	88fb      	ldrh	r3, [r7, #6]
 8000586:	4618      	mov	r0, r3
 8000588:	2100      	movs	r1, #0
 800058a:	4a0c      	ldr	r2, [pc, #48]	; (80005bc <swDelay+0x48>)
 800058c:	f7ff ff7a 	bl	8000484 <swTimerInit>
 8000590:	60f8      	str	r0, [r7, #12]
	if( !swTimerStart( delay, 0 ) ) {
 8000592:	68f8      	ldr	r0, [r7, #12]
 8000594:	2100      	movs	r1, #0
 8000596:	f7ff ff8f 	bl	80004b8 <swTimerStart>
 800059a:	4603      	mov	r3, r0
 800059c:	2b00      	cmp	r3, #0
 800059e:	d101      	bne.n	80005a4 <swDelay+0x30>
		return FAILURE;
 80005a0:	2300      	movs	r3, #0
 80005a2:	e005      	b.n	80005b0 <swDelay+0x3c>
	}

	// Wait until timer completes
	while( !delay_done );
 80005a4:	bf00      	nop
 80005a6:	4b04      	ldr	r3, [pc, #16]	; (80005b8 <swDelay+0x44>)
 80005a8:	781b      	ldrb	r3, [r3, #0]
 80005aa:	2b00      	cmp	r3, #0
 80005ac:	d0fb      	beq.n	80005a6 <swDelay+0x32>

	return SUCCESS;
 80005ae:	2301      	movs	r3, #1
}
 80005b0:	4618      	mov	r0, r3
 80005b2:	3710      	adds	r7, #16
 80005b4:	46bd      	mov	sp, r7
 80005b6:	bd80      	pop	{r7, pc}
 80005b8:	2001c1da 	.word	0x2001c1da
 80005bc:	08000559 	.word	0x08000559

080005c0 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 80005c0:	b480      	push	{r7}
 80005c2:	af00      	add	r7, sp, #0
}
 80005c4:	46bd      	mov	sp, r7
 80005c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ca:	4770      	bx	lr

080005cc <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 80005cc:	b480      	push	{r7}
 80005ce:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
  }
 80005d0:	e7fe      	b.n	80005d0 <HardFault_Handler+0x4>
 80005d2:	bf00      	nop

080005d4 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 80005d4:	b480      	push	{r7}
 80005d6:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
 80005d8:	e7fe      	b.n	80005d8 <MemManage_Handler+0x4>
 80005da:	bf00      	nop

080005dc <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 80005dc:	b480      	push	{r7}
 80005de:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 80005e0:	e7fe      	b.n	80005e0 <BusFault_Handler+0x4>
 80005e2:	bf00      	nop

080005e4 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 80005e4:	b480      	push	{r7}
 80005e6:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 80005e8:	e7fe      	b.n	80005e8 <UsageFault_Handler+0x4>
 80005ea:	bf00      	nop

080005ec <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 80005ec:	b480      	push	{r7}
 80005ee:	af00      	add	r7, sp, #0
}
 80005f0:	46bd      	mov	sp, r7
 80005f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f6:	4770      	bx	lr

080005f8 <prvReadPowerCallback>:


/*********************************************************************************************
 * Timer callback to read power measurement
 *********************************************************************************************/
void prvReadPowerCallback( TimerHandle_t pxTimer ) {
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b086      	sub	sp, #24
 80005fc:	af00      	add	r7, sp, #0
 80005fe:	6078      	str	r0, [r7, #4]

	// Increment time based on the value the timer delays
	power_time += 1;
 8000600:	4b25      	ldr	r3, [pc, #148]	; (8000698 <prvReadPowerCallback+0xa0>)
 8000602:	881b      	ldrh	r3, [r3, #0]
 8000604:	3301      	adds	r3, #1
 8000606:	b29a      	uxth	r2, r3
 8000608:	4b23      	ldr	r3, [pc, #140]	; (8000698 <prvReadPowerCallback+0xa0>)
 800060a:	801a      	strh	r2, [r3, #0]

	// Read ADC pin
	ADC_RegularChannelConfig( MEASURED_POWER_ADC, MEASURED_POWER_CHANNEL, 1, ADC_SampleTime_15Cycles );
 800060c:	4823      	ldr	r0, [pc, #140]	; (800069c <prvReadPowerCallback+0xa4>)
 800060e:	210d      	movs	r1, #13
 8000610:	2201      	movs	r2, #1
 8000612:	2301      	movs	r3, #1
 8000614:	f004 fd20 	bl	8005058 <ADC_RegularChannelConfig>
	ADC_SoftwareStartConv( MEASURED_POWER_ADC );
 8000618:	4820      	ldr	r0, [pc, #128]	; (800069c <prvReadPowerCallback+0xa4>)
 800061a:	f004 fde1 	bl	80051e0 <ADC_SoftwareStartConv>
	while( ADC_GetFlagStatus(MEASURED_POWER_ADC, ADC_FLAG_EOC) == RESET );
 800061e:	bf00      	nop
 8000620:	481e      	ldr	r0, [pc, #120]	; (800069c <prvReadPowerCallback+0xa4>)
 8000622:	2102      	movs	r1, #2
 8000624:	f005 f880 	bl	8005728 <ADC_GetFlagStatus>
 8000628:	4603      	mov	r3, r0
 800062a:	2b00      	cmp	r3, #0
 800062c:	d0f8      	beq.n	8000620 <prvReadPowerCallback+0x28>
	uint32_t current_power = (uint32_t) ADC_GetConversionValue( MEASURED_POWER_ADC );
 800062e:	481b      	ldr	r0, [pc, #108]	; (800069c <prvReadPowerCallback+0xa4>)
 8000630:	f004 fe74 	bl	800531c <ADC_GetConversionValue>
 8000634:	4603      	mov	r3, r0
 8000636:	617b      	str	r3, [r7, #20]

	// Add to total power value
	power_total += current_power;
 8000638:	4b19      	ldr	r3, [pc, #100]	; (80006a0 <prvReadPowerCallback+0xa8>)
 800063a:	681a      	ldr	r2, [r3, #0]
 800063c:	697b      	ldr	r3, [r7, #20]
 800063e:	441a      	add	r2, r3
 8000640:	4b17      	ldr	r3, [pc, #92]	; (80006a0 <prvReadPowerCallback+0xa8>)
 8000642:	601a      	str	r2, [r3, #0]

	// Send back packet every 10 readings
	if( power_time%2 == 0 ) {
 8000644:	4b14      	ldr	r3, [pc, #80]	; (8000698 <prvReadPowerCallback+0xa0>)
 8000646:	881b      	ldrh	r3, [r3, #0]
 8000648:	f003 0301 	and.w	r3, r3, #1
 800064c:	b29b      	uxth	r3, r3
 800064e:	2b00      	cmp	r3, #0
 8000650:	d11e      	bne.n	8000690 <prvReadPowerCallback+0x98>

		// Create header
		Header* header = pvPortMalloc( sizeof(Header) );
 8000652:	2005      	movs	r0, #5
 8000654:	f008 f862 	bl	800871c <pvPortMalloc>
 8000658:	6138      	str	r0, [r7, #16]
		header->dest = baseStation;
 800065a:	693b      	ldr	r3, [r7, #16]
 800065c:	2201      	movs	r2, #1
 800065e:	701a      	strb	r2, [r3, #0]
		header->addr = MY_ADDR;
 8000660:	693b      	ldr	r3, [r7, #16]
 8000662:	2202      	movs	r2, #2
 8000664:	705a      	strb	r2, [r3, #1]
		header->mode = allModes;
 8000666:	693b      	ldr	r3, [r7, #16]
 8000668:	2200      	movs	r2, #0
 800066a:	709a      	strb	r2, [r3, #2]
		header->type = powerConsumption;
 800066c:	693b      	ldr	r3, [r7, #16]
 800066e:	2206      	movs	r2, #6
 8000670:	70da      	strb	r2, [r3, #3]

		// Convert total power to average power
		uint16_t average_power = (uint16_t) (power_total/power_time);
 8000672:	4b0b      	ldr	r3, [pc, #44]	; (80006a0 <prvReadPowerCallback+0xa8>)
 8000674:	681a      	ldr	r2, [r3, #0]
 8000676:	4b08      	ldr	r3, [pc, #32]	; (8000698 <prvReadPowerCallback+0xa0>)
 8000678:	881b      	ldrh	r3, [r3, #0]
 800067a:	fbb2 f3f3 	udiv	r3, r2, r3
 800067e:	81fb      	strh	r3, [r7, #14]

		// Send packet
		sendPowerConsumption( header, average_power, power_time );
 8000680:	4b05      	ldr	r3, [pc, #20]	; (8000698 <prvReadPowerCallback+0xa0>)
 8000682:	881b      	ldrh	r3, [r3, #0]
 8000684:	89fa      	ldrh	r2, [r7, #14]
 8000686:	6938      	ldr	r0, [r7, #16]
 8000688:	4611      	mov	r1, r2
 800068a:	461a      	mov	r2, r3
 800068c:	f000 f99e 	bl	80009cc <sendPowerConsumption>
	}
}
 8000690:	3718      	adds	r7, #24
 8000692:	46bd      	mov	sp, r7
 8000694:	bd80      	pop	{r7, pc}
 8000696:	bf00      	nop
 8000698:	2001c1d8 	.word	0x2001c1d8
 800069c:	40012000 	.word	0x40012000
 80006a0:	2001c1c8 	.word	0x2001c1c8

080006a4 <prvReadPhotoCallback>:


/*********************************************************************************************
 * Timer callback to read photo resistors
 *********************************************************************************************/
void prvReadPhotoCallback( TimerHandle_t pxTimer ) {
 80006a4:	b580      	push	{r7, lr}
 80006a6:	b082      	sub	sp, #8
 80006a8:	af00      	add	r7, sp, #0
 80006aa:	6078      	str	r0, [r7, #4]
	static uint16_t photo2;
	static uint16_t photo3;
	static uint16_t photo_average;

	// Read photo1
	ADC_RegularChannelConfig( PHOTO_ADC, PHOTO_1_CHANNEL, 1, ADC_SampleTime_15Cycles );
 80006ac:	484c      	ldr	r0, [pc, #304]	; (80007e0 <prvReadPhotoCallback+0x13c>)
 80006ae:	210a      	movs	r1, #10
 80006b0:	2201      	movs	r2, #1
 80006b2:	2301      	movs	r3, #1
 80006b4:	f004 fcd0 	bl	8005058 <ADC_RegularChannelConfig>
	ADC_SoftwareStartConv( PHOTO_ADC );
 80006b8:	4849      	ldr	r0, [pc, #292]	; (80007e0 <prvReadPhotoCallback+0x13c>)
 80006ba:	f004 fd91 	bl	80051e0 <ADC_SoftwareStartConv>
	while( ADC_GetFlagStatus(PHOTO_ADC, ADC_FLAG_EOC) == RESET );
 80006be:	bf00      	nop
 80006c0:	4847      	ldr	r0, [pc, #284]	; (80007e0 <prvReadPhotoCallback+0x13c>)
 80006c2:	2102      	movs	r1, #2
 80006c4:	f005 f830 	bl	8005728 <ADC_GetFlagStatus>
 80006c8:	4603      	mov	r3, r0
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d0f8      	beq.n	80006c0 <prvReadPhotoCallback+0x1c>
	photo1 = ADC_GetConversionValue( PHOTO_ADC );
 80006ce:	4844      	ldr	r0, [pc, #272]	; (80007e0 <prvReadPhotoCallback+0x13c>)
 80006d0:	f004 fe24 	bl	800531c <ADC_GetConversionValue>
 80006d4:	4603      	mov	r3, r0
 80006d6:	461a      	mov	r2, r3
 80006d8:	4b42      	ldr	r3, [pc, #264]	; (80007e4 <prvReadPhotoCallback+0x140>)
 80006da:	801a      	strh	r2, [r3, #0]

	// Read photo2
	ADC_RegularChannelConfig( PHOTO_ADC, PHOTO_2_CHANNEL, 1, ADC_SampleTime_15Cycles );
 80006dc:	4840      	ldr	r0, [pc, #256]	; (80007e0 <prvReadPhotoCallback+0x13c>)
 80006de:	210b      	movs	r1, #11
 80006e0:	2201      	movs	r2, #1
 80006e2:	2301      	movs	r3, #1
 80006e4:	f004 fcb8 	bl	8005058 <ADC_RegularChannelConfig>
	ADC_SoftwareStartConv( PHOTO_ADC );
 80006e8:	483d      	ldr	r0, [pc, #244]	; (80007e0 <prvReadPhotoCallback+0x13c>)
 80006ea:	f004 fd79 	bl	80051e0 <ADC_SoftwareStartConv>
	while( ADC_GetFlagStatus(PHOTO_ADC, ADC_FLAG_EOC) == RESET );
 80006ee:	bf00      	nop
 80006f0:	483b      	ldr	r0, [pc, #236]	; (80007e0 <prvReadPhotoCallback+0x13c>)
 80006f2:	2102      	movs	r1, #2
 80006f4:	f005 f818 	bl	8005728 <ADC_GetFlagStatus>
 80006f8:	4603      	mov	r3, r0
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d0f8      	beq.n	80006f0 <prvReadPhotoCallback+0x4c>
	photo2 = ADC_GetConversionValue( PHOTO_ADC );
 80006fe:	4838      	ldr	r0, [pc, #224]	; (80007e0 <prvReadPhotoCallback+0x13c>)
 8000700:	f004 fe0c 	bl	800531c <ADC_GetConversionValue>
 8000704:	4603      	mov	r3, r0
 8000706:	461a      	mov	r2, r3
 8000708:	4b37      	ldr	r3, [pc, #220]	; (80007e8 <prvReadPhotoCallback+0x144>)
 800070a:	801a      	strh	r2, [r3, #0]

	// Read photo3
	ADC_RegularChannelConfig( PHOTO_ADC, PHOTO_3_CHANNEL, 1, ADC_SampleTime_15Cycles );
 800070c:	4834      	ldr	r0, [pc, #208]	; (80007e0 <prvReadPhotoCallback+0x13c>)
 800070e:	210c      	movs	r1, #12
 8000710:	2201      	movs	r2, #1
 8000712:	2301      	movs	r3, #1
 8000714:	f004 fca0 	bl	8005058 <ADC_RegularChannelConfig>
	ADC_SoftwareStartConv( PHOTO_ADC );
 8000718:	4831      	ldr	r0, [pc, #196]	; (80007e0 <prvReadPhotoCallback+0x13c>)
 800071a:	f004 fd61 	bl	80051e0 <ADC_SoftwareStartConv>
	while( ADC_GetFlagStatus(PHOTO_ADC, ADC_FLAG_EOC) == RESET );
 800071e:	bf00      	nop
 8000720:	482f      	ldr	r0, [pc, #188]	; (80007e0 <prvReadPhotoCallback+0x13c>)
 8000722:	2102      	movs	r1, #2
 8000724:	f005 f800 	bl	8005728 <ADC_GetFlagStatus>
 8000728:	4603      	mov	r3, r0
 800072a:	2b00      	cmp	r3, #0
 800072c:	d0f8      	beq.n	8000720 <prvReadPhotoCallback+0x7c>
	photo3 = ADC_GetConversionValue( PHOTO_ADC );
 800072e:	482c      	ldr	r0, [pc, #176]	; (80007e0 <prvReadPhotoCallback+0x13c>)
 8000730:	f004 fdf4 	bl	800531c <ADC_GetConversionValue>
 8000734:	4603      	mov	r3, r0
 8000736:	461a      	mov	r2, r3
 8000738:	4b2c      	ldr	r3, [pc, #176]	; (80007ec <prvReadPhotoCallback+0x148>)
 800073a:	801a      	strh	r2, [r3, #0]

	// Average values
	photo_average = (photo1 + photo2 + photo3)/3;
 800073c:	4b29      	ldr	r3, [pc, #164]	; (80007e4 <prvReadPhotoCallback+0x140>)
 800073e:	881b      	ldrh	r3, [r3, #0]
 8000740:	461a      	mov	r2, r3
 8000742:	4b29      	ldr	r3, [pc, #164]	; (80007e8 <prvReadPhotoCallback+0x144>)
 8000744:	881b      	ldrh	r3, [r3, #0]
 8000746:	441a      	add	r2, r3
 8000748:	4b28      	ldr	r3, [pc, #160]	; (80007ec <prvReadPhotoCallback+0x148>)
 800074a:	881b      	ldrh	r3, [r3, #0]
 800074c:	4413      	add	r3, r2
 800074e:	4a28      	ldr	r2, [pc, #160]	; (80007f0 <prvReadPhotoCallback+0x14c>)
 8000750:	fb82 1203 	smull	r1, r2, r2, r3
 8000754:	17db      	asrs	r3, r3, #31
 8000756:	1ad3      	subs	r3, r2, r3
 8000758:	b29a      	uxth	r2, r3
 800075a:	4b26      	ldr	r3, [pc, #152]	; (80007f4 <prvReadPhotoCallback+0x150>)
 800075c:	801a      	strh	r2, [r3, #0]

	// Check if over a black line
	if( (photo_average > 1800) && (photo_previous_line == white) ) {
 800075e:	4b25      	ldr	r3, [pc, #148]	; (80007f4 <prvReadPhotoCallback+0x150>)
 8000760:	881b      	ldrh	r3, [r3, #0]
 8000762:	f5b3 6fe1 	cmp.w	r3, #1800	; 0x708
 8000766:	d913      	bls.n	8000790 <prvReadPhotoCallback+0xec>
 8000768:	4b23      	ldr	r3, [pc, #140]	; (80007f8 <prvReadPhotoCallback+0x154>)
 800076a:	781b      	ldrb	r3, [r3, #0]
 800076c:	2b01      	cmp	r3, #1
 800076e:	d10f      	bne.n	8000790 <prvReadPhotoCallback+0xec>
		photo_previous_line = black;
 8000770:	4b21      	ldr	r3, [pc, #132]	; (80007f8 <prvReadPhotoCallback+0x154>)
 8000772:	2200      	movs	r2, #0
 8000774:	701a      	strb	r2, [r3, #0]
		photo_counter += 1;
 8000776:	4b21      	ldr	r3, [pc, #132]	; (80007fc <prvReadPhotoCallback+0x158>)
 8000778:	781b      	ldrb	r3, [r3, #0]
 800077a:	3301      	adds	r3, #1
 800077c:	b2da      	uxtb	r2, r3
 800077e:	4b1f      	ldr	r3, [pc, #124]	; (80007fc <prvReadPhotoCallback+0x158>)
 8000780:	701a      	strb	r2, [r3, #0]
		// Toggle LED
		LED_MODE_PORT->ODR ^= LED_MODE_1_PIN;
 8000782:	4b1f      	ldr	r3, [pc, #124]	; (8000800 <prvReadPhotoCallback+0x15c>)
 8000784:	4a1e      	ldr	r2, [pc, #120]	; (8000800 <prvReadPhotoCallback+0x15c>)
 8000786:	6952      	ldr	r2, [r2, #20]
 8000788:	f082 0210 	eor.w	r2, r2, #16
 800078c:	615a      	str	r2, [r3, #20]
 800078e:	e017      	b.n	80007c0 <prvReadPhotoCallback+0x11c>
	} else if( (photo_average <= 1800) && (photo_previous_line == black) ) {
 8000790:	4b18      	ldr	r3, [pc, #96]	; (80007f4 <prvReadPhotoCallback+0x150>)
 8000792:	881b      	ldrh	r3, [r3, #0]
 8000794:	f5b3 6fe1 	cmp.w	r3, #1800	; 0x708
 8000798:	d812      	bhi.n	80007c0 <prvReadPhotoCallback+0x11c>
 800079a:	4b17      	ldr	r3, [pc, #92]	; (80007f8 <prvReadPhotoCallback+0x154>)
 800079c:	781b      	ldrb	r3, [r3, #0]
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d10e      	bne.n	80007c0 <prvReadPhotoCallback+0x11c>
		photo_previous_line = white;
 80007a2:	4b15      	ldr	r3, [pc, #84]	; (80007f8 <prvReadPhotoCallback+0x154>)
 80007a4:	2201      	movs	r2, #1
 80007a6:	701a      	strb	r2, [r3, #0]
		photo_counter += 1;
 80007a8:	4b14      	ldr	r3, [pc, #80]	; (80007fc <prvReadPhotoCallback+0x158>)
 80007aa:	781b      	ldrb	r3, [r3, #0]
 80007ac:	3301      	adds	r3, #1
 80007ae:	b2da      	uxtb	r2, r3
 80007b0:	4b12      	ldr	r3, [pc, #72]	; (80007fc <prvReadPhotoCallback+0x158>)
 80007b2:	701a      	strb	r2, [r3, #0]
		// Toggle LED
		LED_MODE_PORT->ODR ^= LED_MODE_1_PIN;
 80007b4:	4b12      	ldr	r3, [pc, #72]	; (8000800 <prvReadPhotoCallback+0x15c>)
 80007b6:	4a12      	ldr	r2, [pc, #72]	; (8000800 <prvReadPhotoCallback+0x15c>)
 80007b8:	6952      	ldr	r2, [r2, #20]
 80007ba:	f082 0210 	eor.w	r2, r2, #16
 80007be:	615a      	str	r2, [r3, #20]
	}

	if( photo_counter >= 5 ) {
 80007c0:	4b0e      	ldr	r3, [pc, #56]	; (80007fc <prvReadPhotoCallback+0x158>)
 80007c2:	781b      	ldrb	r3, [r3, #0]
 80007c4:	2b04      	cmp	r3, #4
 80007c6:	d908      	bls.n	80007da <prvReadPhotoCallback+0x136>
		// Turn on second LED
		LED_MODE_PORT->ODR ^= LED_MODE_2_PIN;
 80007c8:	4b0d      	ldr	r3, [pc, #52]	; (8000800 <prvReadPhotoCallback+0x15c>)
 80007ca:	4a0d      	ldr	r2, [pc, #52]	; (8000800 <prvReadPhotoCallback+0x15c>)
 80007cc:	6952      	ldr	r2, [r2, #20]
 80007ce:	f082 0220 	eor.w	r2, r2, #32
 80007d2:	615a      	str	r2, [r3, #20]
		photo_counter = 0;
 80007d4:	4b09      	ldr	r3, [pc, #36]	; (80007fc <prvReadPhotoCallback+0x158>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	701a      	strb	r2, [r3, #0]
	}
}
 80007da:	3708      	adds	r7, #8
 80007dc:	46bd      	mov	sp, r7
 80007de:	bd80      	pop	{r7, pc}
 80007e0:	40012000 	.word	0x40012000
 80007e4:	20000062 	.word	0x20000062
 80007e8:	20000064 	.word	0x20000064
 80007ec:	20000066 	.word	0x20000066
 80007f0:	55555556 	.word	0x55555556
 80007f4:	20000068 	.word	0x20000068
 80007f8:	20000018 	.word	0x20000018
 80007fc:	20000060 	.word	0x20000060
 8000800:	40020800 	.word	0x40020800

08000804 <sendPacket>:
 * %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% */

/*********************************************************************************************
 * Base function to send all packets (or strings to setup WiFi module)
 *********************************************************************************************/
uint8_t sendPacket( char* packet, uint8_t length ) {
 8000804:	b580      	push	{r7, lr}
 8000806:	b084      	sub	sp, #16
 8000808:	af00      	add	r7, sp, #0
 800080a:	6078      	str	r0, [r7, #4]
 800080c:	460b      	mov	r3, r1
 800080e:	70fb      	strb	r3, [r7, #3]
	int i;
	for( i=0; i < length; i++ ) {
 8000810:	2300      	movs	r3, #0
 8000812:	60fb      	str	r3, [r7, #12]
 8000814:	e013      	b.n	800083e <sendPacket+0x3a>
		// Wait for data register to be empty before adding the next char
		while( !(WIFI_USART->SR & 0x00000040) );
 8000816:	bf00      	nop
 8000818:	4b19      	ldr	r3, [pc, #100]	; (8000880 <sendPacket+0x7c>)
 800081a:	881b      	ldrh	r3, [r3, #0]
 800081c:	b29b      	uxth	r3, r3
 800081e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000822:	2b00      	cmp	r3, #0
 8000824:	d0f8      	beq.n	8000818 <sendPacket+0x14>

		// Put into TX register
		USART_SendData( WIFI_USART, *packet );
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	781b      	ldrb	r3, [r3, #0]
 800082a:	4815      	ldr	r0, [pc, #84]	; (8000880 <sendPacket+0x7c>)
 800082c:	4619      	mov	r1, r3
 800082e:	f001 f933 	bl	8001a98 <USART_SendData>
		packet++;
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	3301      	adds	r3, #1
 8000836:	607b      	str	r3, [r7, #4]
/*********************************************************************************************
 * Base function to send all packets (or strings to setup WiFi module)
 *********************************************************************************************/
uint8_t sendPacket( char* packet, uint8_t length ) {
	int i;
	for( i=0; i < length; i++ ) {
 8000838:	68fb      	ldr	r3, [r7, #12]
 800083a:	3301      	adds	r3, #1
 800083c:	60fb      	str	r3, [r7, #12]
 800083e:	78fa      	ldrb	r2, [r7, #3]
 8000840:	68fb      	ldr	r3, [r7, #12]
 8000842:	429a      	cmp	r2, r3
 8000844:	dce7      	bgt.n	8000816 <sendPacket+0x12>
		USART_SendData( WIFI_USART, *packet );
		packet++;
	}

	// WiFi module expects \r\n at the end of every string
	while( !(WIFI_USART->SR & 0x00000040) );
 8000846:	bf00      	nop
 8000848:	4b0d      	ldr	r3, [pc, #52]	; (8000880 <sendPacket+0x7c>)
 800084a:	881b      	ldrh	r3, [r3, #0]
 800084c:	b29b      	uxth	r3, r3
 800084e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000852:	2b00      	cmp	r3, #0
 8000854:	d0f8      	beq.n	8000848 <sendPacket+0x44>
	USART_SendData( WIFI_USART, '\r' );
 8000856:	480a      	ldr	r0, [pc, #40]	; (8000880 <sendPacket+0x7c>)
 8000858:	210d      	movs	r1, #13
 800085a:	f001 f91d 	bl	8001a98 <USART_SendData>

	while( !(WIFI_USART->SR & 0x00000040) );
 800085e:	bf00      	nop
 8000860:	4b07      	ldr	r3, [pc, #28]	; (8000880 <sendPacket+0x7c>)
 8000862:	881b      	ldrh	r3, [r3, #0]
 8000864:	b29b      	uxth	r3, r3
 8000866:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800086a:	2b00      	cmp	r3, #0
 800086c:	d0f8      	beq.n	8000860 <sendPacket+0x5c>
	USART_SendData( WIFI_USART, '\n' );
 800086e:	4804      	ldr	r0, [pc, #16]	; (8000880 <sendPacket+0x7c>)
 8000870:	210a      	movs	r1, #10
 8000872:	f001 f911 	bl	8001a98 <USART_SendData>

	return SUCCESS;
 8000876:	2301      	movs	r3, #1
}
 8000878:	4618      	mov	r0, r3
 800087a:	3710      	adds	r7, #16
 800087c:	46bd      	mov	sp, r7
 800087e:	bd80      	pop	{r7, pc}
 8000880:	40004800 	.word	0x40004800

08000884 <sendAck>:


/*********************************************************************************************
 * Send Ack
 *********************************************************************************************/
uint8_t sendAck( Header* header, uint8_t success ) {
 8000884:	b580      	push	{r7, lr}
 8000886:	b088      	sub	sp, #32
 8000888:	af00      	add	r7, sp, #0
 800088a:	6078      	str	r0, [r7, #4]
 800088c:	460b      	mov	r3, r1
 800088e:	70fb      	strb	r3, [r7, #3]

	// Fill Ack struct
	Ack* ack = pvPortMalloc( sizeof(Ack) );
 8000890:	2001      	movs	r0, #1
 8000892:	f007 ff43 	bl	800871c <pvPortMalloc>
 8000896:	61f8      	str	r0, [r7, #28]
	ack->success = success;
 8000898:	69fb      	ldr	r3, [r7, #28]
 800089a:	78fa      	ldrb	r2, [r7, #3]
 800089c:	701a      	strb	r2, [r3, #0]

	// Update the length of the packet in the header
	header->length = (HEADER_LENGTH + ACK_LENGTH);
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	2206      	movs	r2, #6
 80008a2:	711a      	strb	r2, [r3, #4]

	// Convert structs into strings
	char* header_char = (char*) header;
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	61bb      	str	r3, [r7, #24]
	char* ack_char = (char*) ack;
 80008a8:	69fb      	ldr	r3, [r7, #28]
 80008aa:	617b      	str	r3, [r7, #20]

	// Package header and payload together
	char* ack_packet = pvPortMalloc( sizeof((uint8_t)(header->length)) );
 80008ac:	2001      	movs	r0, #1
 80008ae:	f007 ff35 	bl	800871c <pvPortMalloc>
 80008b2:	6138      	str	r0, [r7, #16]
	pack( ack_packet, header_char, 0 );
 80008b4:	6938      	ldr	r0, [r7, #16]
 80008b6:	69b9      	ldr	r1, [r7, #24]
 80008b8:	2200      	movs	r2, #0
 80008ba:	f000 fa4d 	bl	8000d58 <pack>
	pack( ack_packet, ack_char, HEADER_LENGTH );
 80008be:	6938      	ldr	r0, [r7, #16]
 80008c0:	6979      	ldr	r1, [r7, #20]
 80008c2:	2205      	movs	r2, #5
 80008c4:	f000 fa48 	bl	8000d58 <pack>

	// Send packet
	sendPacket( "AT+CIPSEND=6", 12 );
 80008c8:	480e      	ldr	r0, [pc, #56]	; (8000904 <sendAck+0x80>)
 80008ca:	210c      	movs	r1, #12
 80008cc:	f7ff ff9a 	bl	8000804 <sendPacket>
	while(received_string[0] != 'O');
 80008d0:	bf00      	nop
 80008d2:	4b0d      	ldr	r3, [pc, #52]	; (8000908 <sendAck+0x84>)
 80008d4:	781b      	ldrb	r3, [r3, #0]
 80008d6:	b2db      	uxtb	r3, r3
 80008d8:	2b4f      	cmp	r3, #79	; 0x4f
 80008da:	d1fa      	bne.n	80008d2 <sendAck+0x4e>
	uint8_t result = sendPacket( ack_packet, header->length );
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	791b      	ldrb	r3, [r3, #4]
 80008e0:	6938      	ldr	r0, [r7, #16]
 80008e2:	4619      	mov	r1, r3
 80008e4:	f7ff ff8e 	bl	8000804 <sendPacket>
 80008e8:	4603      	mov	r3, r0
 80008ea:	73fb      	strb	r3, [r7, #15]

	// Free variables
	vPortFree(ack);
 80008ec:	69f8      	ldr	r0, [r7, #28]
 80008ee:	f007 ffad 	bl	800884c <vPortFree>
	vPortFree(ack_packet);
 80008f2:	6938      	ldr	r0, [r7, #16]
 80008f4:	f007 ffaa 	bl	800884c <vPortFree>

	return result;
 80008f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80008fa:	4618      	mov	r0, r3
 80008fc:	3720      	adds	r7, #32
 80008fe:	46bd      	mov	sp, r7
 8000900:	bd80      	pop	{r7, pc}
 8000902:	bf00      	nop
 8000904:	08008b70 	.word	0x08008b70
 8000908:	2001c1ec 	.word	0x2001c1ec

0800090c <sendPing>:


/*********************************************************************************************
 * Send Ping
 *********************************************************************************************/
uint8_t sendPing( Header* header ) {
 800090c:	b580      	push	{r7, lr}
 800090e:	b086      	sub	sp, #24
 8000910:	af00      	add	r7, sp, #0
 8000912:	6078      	str	r0, [r7, #4]

	// Update the length of the packet in the header
	header->length = (HEADER_LENGTH + PING_LENGTH);
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	2205      	movs	r2, #5
 8000918:	711a      	strb	r2, [r3, #4]

	// Convert structs into strings
	char* header_char = (char*) header;
 800091a:	687b      	ldr	r3, [r7, #4]
 800091c:	617b      	str	r3, [r7, #20]

	// Package header and payload together
	char* ping_packet = pvPortMalloc( sizeof((uint8_t)(header->length)) );
 800091e:	2001      	movs	r0, #1
 8000920:	f007 fefc 	bl	800871c <pvPortMalloc>
 8000924:	6138      	str	r0, [r7, #16]
	pack( ping_packet, header_char, 0 );
 8000926:	6938      	ldr	r0, [r7, #16]
 8000928:	6979      	ldr	r1, [r7, #20]
 800092a:	2200      	movs	r2, #0
 800092c:	f000 fa14 	bl	8000d58 <pack>

	// Send packet
	sendPacket( "AT+CIPSEND=5", 12 );
 8000930:	480c      	ldr	r0, [pc, #48]	; (8000964 <sendPing+0x58>)
 8000932:	210c      	movs	r1, #12
 8000934:	f7ff ff66 	bl	8000804 <sendPacket>
	while(received_string[0] != 'O');
 8000938:	bf00      	nop
 800093a:	4b0b      	ldr	r3, [pc, #44]	; (8000968 <sendPing+0x5c>)
 800093c:	781b      	ldrb	r3, [r3, #0]
 800093e:	b2db      	uxtb	r3, r3
 8000940:	2b4f      	cmp	r3, #79	; 0x4f
 8000942:	d1fa      	bne.n	800093a <sendPing+0x2e>
	uint8_t result = sendPacket( ping_packet, header->length );
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	791b      	ldrb	r3, [r3, #4]
 8000948:	6938      	ldr	r0, [r7, #16]
 800094a:	4619      	mov	r1, r3
 800094c:	f7ff ff5a 	bl	8000804 <sendPacket>
 8000950:	4603      	mov	r3, r0
 8000952:	73fb      	strb	r3, [r7, #15]

	// Free variables
	vPortFree(ping_packet);
 8000954:	6938      	ldr	r0, [r7, #16]
 8000956:	f007 ff79 	bl	800884c <vPortFree>

	return result;
 800095a:	7bfb      	ldrb	r3, [r7, #15]
}
 800095c:	4618      	mov	r0, r3
 800095e:	3718      	adds	r7, #24
 8000960:	46bd      	mov	sp, r7
 8000962:	bd80      	pop	{r7, pc}
 8000964:	08008b80 	.word	0x08008b80
 8000968:	2001c1ec 	.word	0x2001c1ec

0800096c <sendSetMode>:


/*********************************************************************************************
 * Send SetMode
 *********************************************************************************************/
uint8_t sendSetMode( Header* header ) {
 800096c:	b580      	push	{r7, lr}
 800096e:	b086      	sub	sp, #24
 8000970:	af00      	add	r7, sp, #0
 8000972:	6078      	str	r0, [r7, #4]

	// Update the length of the packet in the header
	header->length = (HEADER_LENGTH + SET_MODE_LENGTH);
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	2205      	movs	r2, #5
 8000978:	711a      	strb	r2, [r3, #4]

	// Convert structs into strings
	char* header_char = (char*) header;
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	617b      	str	r3, [r7, #20]

	// Package header and payload together
	char* set_mode_packet = pvPortMalloc( sizeof((uint8_t)(header->length)) );
 800097e:	2001      	movs	r0, #1
 8000980:	f007 fecc 	bl	800871c <pvPortMalloc>
 8000984:	6138      	str	r0, [r7, #16]
	pack( set_mode_packet, header_char, 0 );
 8000986:	6938      	ldr	r0, [r7, #16]
 8000988:	6979      	ldr	r1, [r7, #20]
 800098a:	2200      	movs	r2, #0
 800098c:	f000 f9e4 	bl	8000d58 <pack>

	// Send packet
	sendPacket( "AT+CIPSEND=5", 12 );
 8000990:	480c      	ldr	r0, [pc, #48]	; (80009c4 <sendSetMode+0x58>)
 8000992:	210c      	movs	r1, #12
 8000994:	f7ff ff36 	bl	8000804 <sendPacket>
	while(received_string[0] != 'O');
 8000998:	bf00      	nop
 800099a:	4b0b      	ldr	r3, [pc, #44]	; (80009c8 <sendSetMode+0x5c>)
 800099c:	781b      	ldrb	r3, [r3, #0]
 800099e:	b2db      	uxtb	r3, r3
 80009a0:	2b4f      	cmp	r3, #79	; 0x4f
 80009a2:	d1fa      	bne.n	800099a <sendSetMode+0x2e>
	uint8_t result = sendPacket( set_mode_packet, header->length );
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	791b      	ldrb	r3, [r3, #4]
 80009a8:	6938      	ldr	r0, [r7, #16]
 80009aa:	4619      	mov	r1, r3
 80009ac:	f7ff ff2a 	bl	8000804 <sendPacket>
 80009b0:	4603      	mov	r3, r0
 80009b2:	73fb      	strb	r3, [r7, #15]

	// Free variables
	vPortFree(set_mode_packet);
 80009b4:	6938      	ldr	r0, [r7, #16]
 80009b6:	f007 ff49 	bl	800884c <vPortFree>

	return result;
 80009ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80009bc:	4618      	mov	r0, r3
 80009be:	3718      	adds	r7, #24
 80009c0:	46bd      	mov	sp, r7
 80009c2:	bd80      	pop	{r7, pc}
 80009c4:	08008b80 	.word	0x08008b80
 80009c8:	2001c1ec 	.word	0x2001c1ec

080009cc <sendPowerConsumption>:


/*********************************************************************************************
 * Send PowerConsumption
 *********************************************************************************************/
uint8_t sendPowerConsumption( Header* header, uint16_t average_power, uint16_t time ) {
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b088      	sub	sp, #32
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	6078      	str	r0, [r7, #4]
 80009d4:	4613      	mov	r3, r2
 80009d6:	460a      	mov	r2, r1
 80009d8:	807a      	strh	r2, [r7, #2]
 80009da:	803b      	strh	r3, [r7, #0]

	// Fill Ack struct
	PowerConsumption* power_consumption = pvPortMalloc( sizeof(PowerConsumption) );
 80009dc:	2004      	movs	r0, #4
 80009de:	f007 fe9d 	bl	800871c <pvPortMalloc>
 80009e2:	61f8      	str	r0, [r7, #28]
	power_consumption->average_power = average_power;
 80009e4:	69fb      	ldr	r3, [r7, #28]
 80009e6:	887a      	ldrh	r2, [r7, #2]
 80009e8:	801a      	strh	r2, [r3, #0]
	power_consumption->time = time;
 80009ea:	69fb      	ldr	r3, [r7, #28]
 80009ec:	883a      	ldrh	r2, [r7, #0]
 80009ee:	805a      	strh	r2, [r3, #2]

	// Update the length of the packet in the header
	header->length = (HEADER_LENGTH + POWER_CONSUMPTION_LENGTH);
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	2209      	movs	r2, #9
 80009f4:	711a      	strb	r2, [r3, #4]

	// Convert structs into strings
	char* header_char = (char*) header;
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	61bb      	str	r3, [r7, #24]
	char* power_consumption_char = (char*) power_consumption;
 80009fa:	69fb      	ldr	r3, [r7, #28]
 80009fc:	617b      	str	r3, [r7, #20]

	// Package header and payload together
	char* power_consumption_packet = pvPortMalloc( sizeof((uint8_t)(header->length)) );
 80009fe:	2001      	movs	r0, #1
 8000a00:	f007 fe8c 	bl	800871c <pvPortMalloc>
 8000a04:	6138      	str	r0, [r7, #16]
	pack( power_consumption_packet, header_char, 0 );
 8000a06:	6938      	ldr	r0, [r7, #16]
 8000a08:	69b9      	ldr	r1, [r7, #24]
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	f000 f9a4 	bl	8000d58 <pack>
	pack( power_consumption_packet, power_consumption_char, HEADER_LENGTH );
 8000a10:	6938      	ldr	r0, [r7, #16]
 8000a12:	6979      	ldr	r1, [r7, #20]
 8000a14:	2205      	movs	r2, #5
 8000a16:	f000 f99f 	bl	8000d58 <pack>

	// Send packet
	sendPacket( "AT+CIPSEND=9", 12 );
 8000a1a:	480e      	ldr	r0, [pc, #56]	; (8000a54 <sendPowerConsumption+0x88>)
 8000a1c:	210c      	movs	r1, #12
 8000a1e:	f7ff fef1 	bl	8000804 <sendPacket>
	while(received_string[0] != 'O');
 8000a22:	bf00      	nop
 8000a24:	4b0c      	ldr	r3, [pc, #48]	; (8000a58 <sendPowerConsumption+0x8c>)
 8000a26:	781b      	ldrb	r3, [r3, #0]
 8000a28:	b2db      	uxtb	r3, r3
 8000a2a:	2b4f      	cmp	r3, #79	; 0x4f
 8000a2c:	d1fa      	bne.n	8000a24 <sendPowerConsumption+0x58>
	uint8_t result = sendPacket( power_consumption_packet, header->length );
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	791b      	ldrb	r3, [r3, #4]
 8000a32:	6938      	ldr	r0, [r7, #16]
 8000a34:	4619      	mov	r1, r3
 8000a36:	f7ff fee5 	bl	8000804 <sendPacket>
 8000a3a:	4603      	mov	r3, r0
 8000a3c:	73fb      	strb	r3, [r7, #15]

	// Free variables
	vPortFree(power_consumption);
 8000a3e:	69f8      	ldr	r0, [r7, #28]
 8000a40:	f007 ff04 	bl	800884c <vPortFree>
	vPortFree(power_consumption_packet);
 8000a44:	6938      	ldr	r0, [r7, #16]
 8000a46:	f007 ff01 	bl	800884c <vPortFree>

	return result;
 8000a4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a4c:	4618      	mov	r0, r3
 8000a4e:	3720      	adds	r7, #32
 8000a50:	46bd      	mov	sp, r7
 8000a52:	bd80      	pop	{r7, pc}
 8000a54:	08008b90 	.word	0x08008b90
 8000a58:	2001c1ec 	.word	0x2001c1ec

08000a5c <handlePacket>:
 * %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% */

/*********************************************************************************************
 * Base function to handle all packets
 *********************************************************************************************/
PacketResult handlePacket( char* packet ) {
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b086      	sub	sp, #24
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]

	// Extract the header
	Header* header = pvPortMalloc( sizeof(Header) );
 8000a64:	2005      	movs	r0, #5
 8000a66:	f007 fe59 	bl	800871c <pvPortMalloc>
 8000a6a:	6178      	str	r0, [r7, #20]
	char* header_char = (char*) header;
 8000a6c:	697b      	ldr	r3, [r7, #20]
 8000a6e:	613b      	str	r3, [r7, #16]
	unpack( packet, header_char, 0 );
 8000a70:	6878      	ldr	r0, [r7, #4]
 8000a72:	6939      	ldr	r1, [r7, #16]
 8000a74:	2200      	movs	r2, #0
 8000a76:	f000 f991 	bl	8000d9c <unpack>

	// Convert string back to Header struct
	header = (Header*) header_char;
 8000a7a:	693b      	ldr	r3, [r7, #16]
 8000a7c:	617b      	str	r3, [r7, #20]

	// Create packet result struct
	PacketResult packet_result;
	packet_result.type = header->type;
 8000a7e:	697b      	ldr	r3, [r7, #20]
 8000a80:	78db      	ldrb	r3, [r3, #3]
 8000a82:	723b      	strb	r3, [r7, #8]

	// Sort by mode of operation
	if( (header->mode == allModes) || (header->mode == my_mode ) ) {
 8000a84:	697b      	ldr	r3, [r7, #20]
 8000a86:	789b      	ldrb	r3, [r3, #2]
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d005      	beq.n	8000a98 <handlePacket+0x3c>
 8000a8c:	697b      	ldr	r3, [r7, #20]
 8000a8e:	789a      	ldrb	r2, [r3, #2]
 8000a90:	4b32      	ldr	r3, [pc, #200]	; (8000b5c <handlePacket+0x100>)
 8000a92:	781b      	ldrb	r3, [r3, #0]
 8000a94:	429a      	cmp	r2, r3
 8000a96:	d14f      	bne.n	8000b38 <handlePacket+0xdc>

		// Based on packet type, call the correct handle function
		switch( header->type ) {
 8000a98:	697b      	ldr	r3, [r7, #20]
 8000a9a:	78db      	ldrb	r3, [r3, #3]
 8000a9c:	2b04      	cmp	r3, #4
 8000a9e:	d83a      	bhi.n	8000b16 <handlePacket+0xba>
 8000aa0:	a201      	add	r2, pc, #4	; (adr r2, 8000aa8 <handlePacket+0x4c>)
 8000aa2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000aa6:	bf00      	nop
 8000aa8:	08000abd 	.word	0x08000abd
 8000aac:	08000acb 	.word	0x08000acb
 8000ab0:	08000ad9 	.word	0x08000ad9
 8000ab4:	08000af1 	.word	0x08000af1
 8000ab8:	08000b09 	.word	0x08000b09
			case ack:
				packet_result.result = handleAck( header, packet );
 8000abc:	6978      	ldr	r0, [r7, #20]
 8000abe:	6879      	ldr	r1, [r7, #4]
 8000ac0:	f000 f84e 	bl	8000b60 <handleAck>
 8000ac4:	4603      	mov	r3, r0
 8000ac6:	727b      	strb	r3, [r7, #9]
				break;
 8000ac8:	e035      	b.n	8000b36 <handlePacket+0xda>
			case ping:
				packet_result.result = handlePing( header, packet );
 8000aca:	6978      	ldr	r0, [r7, #20]
 8000acc:	6879      	ldr	r1, [r7, #4]
 8000ace:	f000 f865 	bl	8000b9c <handlePing>
 8000ad2:	4603      	mov	r3, r0
 8000ad4:	727b      	strb	r3, [r7, #9]
				break;
 8000ad6:	e02e      	b.n	8000b36 <handlePacket+0xda>
			case trafficLightCurrent:
				if( my_mode != mode1 ) {
 8000ad8:	4b20      	ldr	r3, [pc, #128]	; (8000b5c <handlePacket+0x100>)
 8000ada:	781b      	ldrb	r3, [r3, #0]
 8000adc:	2b01      	cmp	r3, #1
 8000ade:	d006      	beq.n	8000aee <handlePacket+0x92>
					packet_result.result = handleTrafficLightCurrent( header, packet );
 8000ae0:	6978      	ldr	r0, [r7, #20]
 8000ae2:	6879      	ldr	r1, [r7, #4]
 8000ae4:	f000 f888 	bl	8000bf8 <handleTrafficLightCurrent>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	727b      	strb	r3, [r7, #9]
				}
				break;
 8000aec:	e023      	b.n	8000b36 <handlePacket+0xda>
 8000aee:	e022      	b.n	8000b36 <handlePacket+0xda>
			case trafficLightFuture:
				if( my_mode != mode1 ) {
 8000af0:	4b1a      	ldr	r3, [pc, #104]	; (8000b5c <handlePacket+0x100>)
 8000af2:	781b      	ldrb	r3, [r3, #0]
 8000af4:	2b01      	cmp	r3, #1
 8000af6:	d006      	beq.n	8000b06 <handlePacket+0xaa>
				packet_result.result = handleTrafficLightFuture( header, packet );
 8000af8:	6978      	ldr	r0, [r7, #20]
 8000afa:	6879      	ldr	r1, [r7, #4]
 8000afc:	f000 f8a6 	bl	8000c4c <handleTrafficLightFuture>
 8000b00:	4603      	mov	r3, r0
 8000b02:	727b      	strb	r3, [r7, #9]
				}
				break;
 8000b04:	e017      	b.n	8000b36 <handlePacket+0xda>
 8000b06:	e016      	b.n	8000b36 <handlePacket+0xda>
			case changeMode:
				packet_result.result = handleChangeMode( header, packet );
 8000b08:	6978      	ldr	r0, [r7, #20]
 8000b0a:	6879      	ldr	r1, [r7, #4]
 8000b0c:	f000 f8ea 	bl	8000ce4 <handleChangeMode>
 8000b10:	4603      	mov	r3, r0
 8000b12:	727b      	strb	r3, [r7, #9]
				break;
 8000b14:	e00f      	b.n	8000b36 <handlePacket+0xda>
			default:
				// If there is no handle function, send back negative Ack
				header->dest = header->addr;
 8000b16:	697b      	ldr	r3, [r7, #20]
 8000b18:	785a      	ldrb	r2, [r3, #1]
 8000b1a:	697b      	ldr	r3, [r7, #20]
 8000b1c:	701a      	strb	r2, [r3, #0]
				header->addr = MY_ADDR;
 8000b1e:	697b      	ldr	r3, [r7, #20]
 8000b20:	2202      	movs	r2, #2
 8000b22:	705a      	strb	r2, [r3, #1]
				header->mode = allModes;
 8000b24:	697b      	ldr	r3, [r7, #20]
 8000b26:	2200      	movs	r2, #0
 8000b28:	709a      	strb	r2, [r3, #2]
				header->type = ack;
 8000b2a:	697b      	ldr	r3, [r7, #20]
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	70da      	strb	r2, [r3, #3]
				// sendAck( header, FAILURE );
				packet_result.result = FAILURE;
 8000b30:	2300      	movs	r3, #0
 8000b32:	727b      	strb	r3, [r7, #9]
				break;
 8000b34:	bf00      	nop
		}
	} else {
 8000b36:	e001      	b.n	8000b3c <handlePacket+0xe0>
		packet_result.result = WRONG_MODE;
 8000b38:	2302      	movs	r3, #2
 8000b3a:	727b      	strb	r3, [r7, #9]
	}

	// Free variables
	vPortFree( header );
 8000b3c:	6978      	ldr	r0, [r7, #20]
 8000b3e:	f007 fe85 	bl	800884c <vPortFree>

	return packet_result;
 8000b42:	893b      	ldrh	r3, [r7, #8]
 8000b44:	81bb      	strh	r3, [r7, #12]
 8000b46:	2300      	movs	r3, #0
 8000b48:	7b3a      	ldrb	r2, [r7, #12]
 8000b4a:	f362 0307 	bfi	r3, r2, #0, #8
 8000b4e:	7b7a      	ldrb	r2, [r7, #13]
 8000b50:	f362 230f 	bfi	r3, r2, #8, #8
}
 8000b54:	4618      	mov	r0, r3
 8000b56:	3718      	adds	r7, #24
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	bd80      	pop	{r7, pc}
 8000b5c:	2001c1e2 	.word	0x2001c1e2

08000b60 <handleAck>:


/*********************************************************************************************
 * Handle Ack
 *********************************************************************************************/
uint8_t handleAck( Header* header, char* packet ) {
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b086      	sub	sp, #24
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	6078      	str	r0, [r7, #4]
 8000b68:	6039      	str	r1, [r7, #0]

	// Extract the pay load
	Ack* ack = pvPortMalloc( sizeof(Ack) );
 8000b6a:	2001      	movs	r0, #1
 8000b6c:	f007 fdd6 	bl	800871c <pvPortMalloc>
 8000b70:	6178      	str	r0, [r7, #20]
	char* ack_char = (char*) ack;
 8000b72:	697b      	ldr	r3, [r7, #20]
 8000b74:	613b      	str	r3, [r7, #16]
	unpack( packet, ack_char, HEADER_LENGTH );
 8000b76:	6838      	ldr	r0, [r7, #0]
 8000b78:	6939      	ldr	r1, [r7, #16]
 8000b7a:	2205      	movs	r2, #5
 8000b7c:	f000 f90e 	bl	8000d9c <unpack>

	// Convert string back to Ack struct
	ack = (Ack*) ack_char;
 8000b80:	693b      	ldr	r3, [r7, #16]
 8000b82:	617b      	str	r3, [r7, #20]

	// Indicate success or failure from packet
	uint8_t result = ack->success;
 8000b84:	697b      	ldr	r3, [r7, #20]
 8000b86:	781b      	ldrb	r3, [r3, #0]
 8000b88:	73fb      	strb	r3, [r7, #15]

	// Free variables
	vPortFree( ack );
 8000b8a:	6978      	ldr	r0, [r7, #20]
 8000b8c:	f007 fe5e 	bl	800884c <vPortFree>

	return result;
 8000b90:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b92:	4618      	mov	r0, r3
 8000b94:	3718      	adds	r7, #24
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bd80      	pop	{r7, pc}
 8000b9a:	bf00      	nop

08000b9c <handlePing>:


/*********************************************************************************************
 * Handle Ping
 *********************************************************************************************/
uint8_t handlePing( Header* header, char* packet ) {
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b086      	sub	sp, #24
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	6078      	str	r0, [r7, #4]
 8000ba4:	6039      	str	r1, [r7, #0]

	// Extract the pay load
	Ping* ping = pvPortMalloc( sizeof(Ping) );
 8000ba6:	2000      	movs	r0, #0
 8000ba8:	f007 fdb8 	bl	800871c <pvPortMalloc>
 8000bac:	6178      	str	r0, [r7, #20]
	char* ping_char = (char*) ping;
 8000bae:	697b      	ldr	r3, [r7, #20]
 8000bb0:	613b      	str	r3, [r7, #16]
	unpack( packet, ping_char, HEADER_LENGTH );
 8000bb2:	6838      	ldr	r0, [r7, #0]
 8000bb4:	6939      	ldr	r1, [r7, #16]
 8000bb6:	2205      	movs	r2, #5
 8000bb8:	f000 f8f0 	bl	8000d9c <unpack>

	// Convert string back to Ping struct
	ping = (Ping*) ping_char;
 8000bbc:	693b      	ldr	r3, [r7, #16]
 8000bbe:	617b      	str	r3, [r7, #20]

	// Restructure header to send back ack
	header->dest = header->addr;
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	785a      	ldrb	r2, [r3, #1]
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	701a      	strb	r2, [r3, #0]
	header->addr = MY_ADDR;
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	2202      	movs	r2, #2
 8000bcc:	705a      	strb	r2, [r3, #1]
	header->mode = allModes;
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	709a      	strb	r2, [r3, #2]
	header->type = ack;
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	70da      	strb	r2, [r3, #3]

	// Send Ack
	uint8_t result = sendAck( header, SUCCESS );
 8000bda:	6878      	ldr	r0, [r7, #4]
 8000bdc:	2101      	movs	r1, #1
 8000bde:	f7ff fe51 	bl	8000884 <sendAck>
 8000be2:	4603      	mov	r3, r0
 8000be4:	73fb      	strb	r3, [r7, #15]

	// Free variables
	vPortFree( ping );
 8000be6:	6978      	ldr	r0, [r7, #20]
 8000be8:	f007 fe30 	bl	800884c <vPortFree>

	return result;
 8000bec:	7bfb      	ldrb	r3, [r7, #15]
}
 8000bee:	4618      	mov	r0, r3
 8000bf0:	3718      	adds	r7, #24
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bd80      	pop	{r7, pc}
 8000bf6:	bf00      	nop

08000bf8 <handleTrafficLightCurrent>:


/*********************************************************************************************
 * Handle TrafficLightCurrent
 *********************************************************************************************/
uint8_t handleTrafficLightCurrent( Header* header, char* packet ) {
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b084      	sub	sp, #16
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]
 8000c00:	6039      	str	r1, [r7, #0]

	// Extract the pay load
	TrafficLightCurrent* current = pvPortMalloc( sizeof(TrafficLightCurrent) );
 8000c02:	2002      	movs	r0, #2
 8000c04:	f007 fd8a 	bl	800871c <pvPortMalloc>
 8000c08:	60f8      	str	r0, [r7, #12]
	char* current_char = (char*) current;
 8000c0a:	68fb      	ldr	r3, [r7, #12]
 8000c0c:	60bb      	str	r3, [r7, #8]
	unpack( packet, current_char, HEADER_LENGTH );
 8000c0e:	6838      	ldr	r0, [r7, #0]
 8000c10:	68b9      	ldr	r1, [r7, #8]
 8000c12:	2205      	movs	r2, #5
 8000c14:	f000 f8c2 	bl	8000d9c <unpack>

	// Convert string back to TrafficLightCurrent struct
	current = (TrafficLightCurrent*) current_char;
 8000c18:	68bb      	ldr	r3, [r7, #8]
 8000c1a:	60fb      	str	r3, [r7, #12]

	// Turn on corresponding LED
	// TODO: need to know what direction SAV is headed (northSouth / eastWest)
	LED_LIGHT_PORT->OFF = LED_LIGHT_PINS;
 8000c1c:	4b09      	ldr	r3, [pc, #36]	; (8000c44 <handleTrafficLightCurrent+0x4c>)
 8000c1e:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 8000c22:	835a      	strh	r2, [r3, #26]
	LED_LIGHT_PORT->ON = led_light_pin[ current->northSouth ];
 8000c24:	4b07      	ldr	r3, [pc, #28]	; (8000c44 <handleTrafficLightCurrent+0x4c>)
 8000c26:	68fa      	ldr	r2, [r7, #12]
 8000c28:	7812      	ldrb	r2, [r2, #0]
 8000c2a:	4611      	mov	r1, r2
 8000c2c:	4a06      	ldr	r2, [pc, #24]	; (8000c48 <handleTrafficLightCurrent+0x50>)
 8000c2e:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 8000c32:	831a      	strh	r2, [r3, #24]

	// Free variables
	vPortFree( current );
 8000c34:	68f8      	ldr	r0, [r7, #12]
 8000c36:	f007 fe09 	bl	800884c <vPortFree>

	return SUCCESS;
 8000c3a:	2301      	movs	r3, #1
}
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	3710      	adds	r7, #16
 8000c40:	46bd      	mov	sp, r7
 8000c42:	bd80      	pop	{r7, pc}
 8000c44:	40020800 	.word	0x40020800
 8000c48:	2000001c 	.word	0x2000001c

08000c4c <handleTrafficLightFuture>:


/*********************************************************************************************
 * Handle TrafficLightFuture
 *********************************************************************************************/
uint8_t handleTrafficLightFuture( Header* header, char* packet ) {
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b084      	sub	sp, #16
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	6078      	str	r0, [r7, #4]
 8000c54:	6039      	str	r1, [r7, #0]

	// Extract the pay load
	TrafficLightFuture* future = pvPortMalloc( sizeof(TrafficLightFuture) );
 8000c56:	2003      	movs	r0, #3
 8000c58:	f007 fd60 	bl	800871c <pvPortMalloc>
 8000c5c:	60f8      	str	r0, [r7, #12]
	char* future_char = (char*) future;
 8000c5e:	68fb      	ldr	r3, [r7, #12]
 8000c60:	60bb      	str	r3, [r7, #8]
	unpack( packet, future_char, HEADER_LENGTH );
 8000c62:	6838      	ldr	r0, [r7, #0]
 8000c64:	68b9      	ldr	r1, [r7, #8]
 8000c66:	2205      	movs	r2, #5
 8000c68:	f000 f898 	bl	8000d9c <unpack>

	// Convert string back to TrafficLightCurrent struct
	future = (TrafficLightFuture*) future_char;
 8000c6c:	68bb      	ldr	r3, [r7, #8]
 8000c6e:	60fb      	str	r3, [r7, #12]

	// Check if a timer has already been started
	if( !swIsTimerActive(blinkTrafficLight) ) {
 8000c70:	4b16      	ldr	r3, [pc, #88]	; (8000ccc <handleTrafficLightFuture+0x80>)
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	4618      	mov	r0, r3
 8000c76:	f7ff fc5d 	bl	8000534 <swIsTimerActive>
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d11d      	bne.n	8000cbc <handleTrafficLightFuture+0x70>
		// Blink corresponding LED
		// TODO: need to know what direction SAV is headed (northSouth / eastWest)
		LED_LIGHT_PORT->OFF = LED_LIGHT_PINS;
 8000c80:	4b13      	ldr	r3, [pc, #76]	; (8000cd0 <handleTrafficLightFuture+0x84>)
 8000c82:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 8000c86:	835a      	strh	r2, [r3, #26]
		LED_LIGHT_PORT->ON = led_light_pin[ future->northSouth ];
 8000c88:	4b11      	ldr	r3, [pc, #68]	; (8000cd0 <handleTrafficLightFuture+0x84>)
 8000c8a:	68fa      	ldr	r2, [r7, #12]
 8000c8c:	7812      	ldrb	r2, [r2, #0]
 8000c8e:	4611      	mov	r1, r2
 8000c90:	4a10      	ldr	r2, [pc, #64]	; (8000cd4 <handleTrafficLightFuture+0x88>)
 8000c92:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 8000c96:	831a      	strh	r2, [r3, #24]

		// Set global variables
		traffic_future_state = next_light_state[ future->northSouth ];
 8000c98:	68fb      	ldr	r3, [r7, #12]
 8000c9a:	781b      	ldrb	r3, [r3, #0]
 8000c9c:	4a0e      	ldr	r2, [pc, #56]	; (8000cd8 <handleTrafficLightFuture+0x8c>)
 8000c9e:	5cd2      	ldrb	r2, [r2, r3]
 8000ca0:	4b0e      	ldr	r3, [pc, #56]	; (8000cdc <handleTrafficLightFuture+0x90>)
 8000ca2:	701a      	strb	r2, [r3, #0]

		// Time is converted into ms
		traffic_time = ((uint16_t)future->changeTime * 32);
 8000ca4:	68fb      	ldr	r3, [r7, #12]
 8000ca6:	789b      	ldrb	r3, [r3, #2]
 8000ca8:	015b      	lsls	r3, r3, #5
 8000caa:	b29a      	uxth	r2, r3
 8000cac:	4b0c      	ldr	r3, [pc, #48]	; (8000ce0 <handleTrafficLightFuture+0x94>)
 8000cae:	801a      	strh	r2, [r3, #0]

		// Start timer
		swTimerStart( blinkTrafficLight, 0 );
 8000cb0:	4b06      	ldr	r3, [pc, #24]	; (8000ccc <handleTrafficLightFuture+0x80>)
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	2100      	movs	r1, #0
 8000cb8:	f7ff fbfe 	bl	80004b8 <swTimerStart>

	// If it has do nothing
	// TODO: check if correct values

	// Free variables
	vPortFree( future );
 8000cbc:	68f8      	ldr	r0, [r7, #12]
 8000cbe:	f007 fdc5 	bl	800884c <vPortFree>

	return SUCCESS;
 8000cc2:	2301      	movs	r3, #1
}
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	3710      	adds	r7, #16
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	bd80      	pop	{r7, pc}
 8000ccc:	2001c1d0 	.word	0x2001c1d0
 8000cd0:	40020800 	.word	0x40020800
 8000cd4:	2000001c 	.word	0x2000001c
 8000cd8:	20000000 	.word	0x20000000
 8000cdc:	2001c1cc 	.word	0x2001c1cc
 8000ce0:	2001c1e0 	.word	0x2001c1e0

08000ce4 <handleChangeMode>:


/*********************************************************************************************
 * Handle ChangeMode
 *********************************************************************************************/
uint8_t handleChangeMode( Header* header, char* packet ) {
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b084      	sub	sp, #16
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	6078      	str	r0, [r7, #4]
 8000cec:	6039      	str	r1, [r7, #0]

	// Extract the pay load
	ChangeMode* change_mode = pvPortMalloc( sizeof(ChangeMode) );
 8000cee:	2001      	movs	r0, #1
 8000cf0:	f007 fd14 	bl	800871c <pvPortMalloc>
 8000cf4:	60f8      	str	r0, [r7, #12]
	char* change_mode_char = (char*) change_mode;
 8000cf6:	68fb      	ldr	r3, [r7, #12]
 8000cf8:	60bb      	str	r3, [r7, #8]
	unpack( packet, change_mode_char, HEADER_LENGTH );
 8000cfa:	6838      	ldr	r0, [r7, #0]
 8000cfc:	68b9      	ldr	r1, [r7, #8]
 8000cfe:	2205      	movs	r2, #5
 8000d00:	f000 f84c 	bl	8000d9c <unpack>

	// Convert string back to ChangeMode struct
	change_mode = (ChangeMode*) change_mode_char;
 8000d04:	68bb      	ldr	r3, [r7, #8]
 8000d06:	60fb      	str	r3, [r7, #12]

	// Set SAV's Mode of Operation
	my_mode = change_mode->newMode;
 8000d08:	68fb      	ldr	r3, [r7, #12]
 8000d0a:	781a      	ldrb	r2, [r3, #0]
 8000d0c:	4b0e      	ldr	r3, [pc, #56]	; (8000d48 <handleChangeMode+0x64>)
 8000d0e:	701a      	strb	r2, [r3, #0]

	// Set corresponding LED
	LED_MODE_PORT->OFF = led_mode_pin[ allModes ];
 8000d10:	4b0e      	ldr	r3, [pc, #56]	; (8000d4c <handleChangeMode+0x68>)
 8000d12:	4a0f      	ldr	r2, [pc, #60]	; (8000d50 <handleChangeMode+0x6c>)
 8000d14:	8812      	ldrh	r2, [r2, #0]
 8000d16:	835a      	strh	r2, [r3, #26]
	LED_MODE_PORT->ON = led_mode_pin[ my_mode ];
 8000d18:	4b0c      	ldr	r3, [pc, #48]	; (8000d4c <handleChangeMode+0x68>)
 8000d1a:	4a0b      	ldr	r2, [pc, #44]	; (8000d48 <handleChangeMode+0x64>)
 8000d1c:	7812      	ldrb	r2, [r2, #0]
 8000d1e:	4611      	mov	r1, r2
 8000d20:	4a0b      	ldr	r2, [pc, #44]	; (8000d50 <handleChangeMode+0x6c>)
 8000d22:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 8000d26:	831a      	strh	r2, [r3, #24]

	// Set initial TrafficLight state as green
	LED_LIGHT_PORT->OFF = LED_LIGHT_PINS;
 8000d28:	4b08      	ldr	r3, [pc, #32]	; (8000d4c <handleChangeMode+0x68>)
 8000d2a:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 8000d2e:	835a      	strh	r2, [r3, #26]
	LED_LIGHT_PORT->ON = led_light_pin[green];
 8000d30:	4b06      	ldr	r3, [pc, #24]	; (8000d4c <handleChangeMode+0x68>)
 8000d32:	4a08      	ldr	r2, [pc, #32]	; (8000d54 <handleChangeMode+0x70>)
 8000d34:	8892      	ldrh	r2, [r2, #4]
 8000d36:	831a      	strh	r2, [r3, #24]

	// Free variables
	vPortFree( change_mode );
 8000d38:	68f8      	ldr	r0, [r7, #12]
 8000d3a:	f007 fd87 	bl	800884c <vPortFree>

	return SUCCESS;
 8000d3e:	2301      	movs	r3, #1
}
 8000d40:	4618      	mov	r0, r3
 8000d42:	3710      	adds	r7, #16
 8000d44:	46bd      	mov	sp, r7
 8000d46:	bd80      	pop	{r7, pc}
 8000d48:	2001c1e2 	.word	0x2001c1e2
 8000d4c:	40020800 	.word	0x40020800
 8000d50:	20000024 	.word	0x20000024
 8000d54:	2000001c 	.word	0x2000001c

08000d58 <pack>:
 * %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% */

/*********************************************************************************************
 * Package string into container
 *********************************************************************************************/
void pack( char* container, char* field, uint8_t start ) {
 8000d58:	b480      	push	{r7}
 8000d5a:	b087      	sub	sp, #28
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	60f8      	str	r0, [r7, #12]
 8000d60:	60b9      	str	r1, [r7, #8]
 8000d62:	4613      	mov	r3, r2
 8000d64:	71fb      	strb	r3, [r7, #7]

	// Iterate through field, copying each char into the container
	// Note: By adding 48, the integer value is represented as its ascii counterpart
	int i;
	for( i=0; i<=sizeof(field); i++) {
 8000d66:	2300      	movs	r3, #0
 8000d68:	617b      	str	r3, [r7, #20]
 8000d6a:	e00e      	b.n	8000d8a <pack+0x32>
		container[start + i] = field[i] + 48;
 8000d6c:	79fa      	ldrb	r2, [r7, #7]
 8000d6e:	697b      	ldr	r3, [r7, #20]
 8000d70:	4413      	add	r3, r2
 8000d72:	68fa      	ldr	r2, [r7, #12]
 8000d74:	4413      	add	r3, r2
 8000d76:	697a      	ldr	r2, [r7, #20]
 8000d78:	68b9      	ldr	r1, [r7, #8]
 8000d7a:	440a      	add	r2, r1
 8000d7c:	7812      	ldrb	r2, [r2, #0]
 8000d7e:	3230      	adds	r2, #48	; 0x30
 8000d80:	b2d2      	uxtb	r2, r2
 8000d82:	701a      	strb	r2, [r3, #0]
void pack( char* container, char* field, uint8_t start ) {

	// Iterate through field, copying each char into the container
	// Note: By adding 48, the integer value is represented as its ascii counterpart
	int i;
	for( i=0; i<=sizeof(field); i++) {
 8000d84:	697b      	ldr	r3, [r7, #20]
 8000d86:	3301      	adds	r3, #1
 8000d88:	617b      	str	r3, [r7, #20]
 8000d8a:	697b      	ldr	r3, [r7, #20]
 8000d8c:	2b04      	cmp	r3, #4
 8000d8e:	d9ed      	bls.n	8000d6c <pack+0x14>
		container[start + i] = field[i] + 48;
	}
}
 8000d90:	371c      	adds	r7, #28
 8000d92:	46bd      	mov	sp, r7
 8000d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d98:	4770      	bx	lr
 8000d9a:	bf00      	nop

08000d9c <unpack>:


/*********************************************************************************************
 * Unpack strings from the container
 *********************************************************************************************/
void unpack( char* container, char* field, uint8_t start ) {
 8000d9c:	b480      	push	{r7}
 8000d9e:	b087      	sub	sp, #28
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	60f8      	str	r0, [r7, #12]
 8000da4:	60b9      	str	r1, [r7, #8]
 8000da6:	4613      	mov	r3, r2
 8000da8:	71fb      	strb	r3, [r7, #7]

	// Note: By subtracting 48, the ascii is converted back to the correct uint
	// Note: Each packet is of the form: +IPD,(length):(packet)

	// Begin by creating an offset to the actual packet
	int offset = 6;
 8000daa:	2306      	movs	r3, #6
 8000dac:	617b      	str	r3, [r7, #20]
	while( container[offset] != ':' ) {
 8000dae:	e002      	b.n	8000db6 <unpack+0x1a>
		offset++;
 8000db0:	697b      	ldr	r3, [r7, #20]
 8000db2:	3301      	adds	r3, #1
 8000db4:	617b      	str	r3, [r7, #20]
	// Note: By subtracting 48, the ascii is converted back to the correct uint
	// Note: Each packet is of the form: +IPD,(length):(packet)

	// Begin by creating an offset to the actual packet
	int offset = 6;
	while( container[offset] != ':' ) {
 8000db6:	697b      	ldr	r3, [r7, #20]
 8000db8:	68fa      	ldr	r2, [r7, #12]
 8000dba:	4413      	add	r3, r2
 8000dbc:	781b      	ldrb	r3, [r3, #0]
 8000dbe:	2b3a      	cmp	r3, #58	; 0x3a
 8000dc0:	d1f6      	bne.n	8000db0 <unpack+0x14>
		offset++;
	}
	offset++;
 8000dc2:	697b      	ldr	r3, [r7, #20]
 8000dc4:	3301      	adds	r3, #1
 8000dc6:	617b      	str	r3, [r7, #20]

	// Iterate through container, copying each char into the field
	int i;
	for( i=0; i<=sizeof(field); i++) {
 8000dc8:	2300      	movs	r3, #0
 8000dca:	613b      	str	r3, [r7, #16]
 8000dcc:	e010      	b.n	8000df0 <unpack+0x54>
		field[i] = container[start + offset + i] - 48;
 8000dce:	693b      	ldr	r3, [r7, #16]
 8000dd0:	68ba      	ldr	r2, [r7, #8]
 8000dd2:	4413      	add	r3, r2
 8000dd4:	79f9      	ldrb	r1, [r7, #7]
 8000dd6:	697a      	ldr	r2, [r7, #20]
 8000dd8:	4411      	add	r1, r2
 8000dda:	693a      	ldr	r2, [r7, #16]
 8000ddc:	440a      	add	r2, r1
 8000dde:	68f9      	ldr	r1, [r7, #12]
 8000de0:	440a      	add	r2, r1
 8000de2:	7812      	ldrb	r2, [r2, #0]
 8000de4:	3a30      	subs	r2, #48	; 0x30
 8000de6:	b2d2      	uxtb	r2, r2
 8000de8:	701a      	strb	r2, [r3, #0]
	}
	offset++;

	// Iterate through container, copying each char into the field
	int i;
	for( i=0; i<=sizeof(field); i++) {
 8000dea:	693b      	ldr	r3, [r7, #16]
 8000dec:	3301      	adds	r3, #1
 8000dee:	613b      	str	r3, [r7, #16]
 8000df0:	693b      	ldr	r3, [r7, #16]
 8000df2:	2b04      	cmp	r3, #4
 8000df4:	d9eb      	bls.n	8000dce <unpack+0x32>
		field[i] = container[start + offset + i] - 48;
	}
}
 8000df6:	371c      	adds	r7, #28
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfe:	4770      	bx	lr

08000e00 <USART3_IRQHandler>:


/*********************************************************************************************
 * USART IRQ Handler for WiFi module
 *********************************************************************************************/
void USART3_IRQHandler( void ) {
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b082      	sub	sp, #8
 8000e04:	af00      	add	r7, sp, #0

	// Make sure USART recieve interrupt flag was set
	if( USART_GetITStatus( WIFI_USART, USART_IT_RXNE ) ) {
 8000e06:	481d      	ldr	r0, [pc, #116]	; (8000e7c <USART3_IRQHandler+0x7c>)
 8000e08:	f240 5125 	movw	r1, #1317	; 0x525
 8000e0c:	f001 f85e 	bl	8001ecc <USART_GetITStatus>
 8000e10:	4603      	mov	r3, r0
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d02f      	beq.n	8000e76 <USART3_IRQHandler+0x76>

		// Counter to track packet length
		static uint8_t counter = 0;

		// Character retrieved from data register
		char t = WIFI_USART->DR;
 8000e16:	4b19      	ldr	r3, [pc, #100]	; (8000e7c <USART3_IRQHandler+0x7c>)
 8000e18:	889b      	ldrh	r3, [r3, #4]
 8000e1a:	b29b      	uxth	r3, r3
 8000e1c:	71fb      	strb	r3, [r7, #7]

		// Check if string has ended or it exceeded the maximum packet length
		if( (t != '\n') && (counter < MAX_LENGTH)  && (t != '~') ) {
 8000e1e:	79fb      	ldrb	r3, [r7, #7]
 8000e20:	2b0a      	cmp	r3, #10
 8000e22:	d012      	beq.n	8000e4a <USART3_IRQHandler+0x4a>
 8000e24:	4b16      	ldr	r3, [pc, #88]	; (8000e80 <USART3_IRQHandler+0x80>)
 8000e26:	781b      	ldrb	r3, [r3, #0]
 8000e28:	2b0f      	cmp	r3, #15
 8000e2a:	d80e      	bhi.n	8000e4a <USART3_IRQHandler+0x4a>
 8000e2c:	79fb      	ldrb	r3, [r7, #7]
 8000e2e:	2b7e      	cmp	r3, #126	; 0x7e
 8000e30:	d00b      	beq.n	8000e4a <USART3_IRQHandler+0x4a>
			received_string[counter] = t;
 8000e32:	4b13      	ldr	r3, [pc, #76]	; (8000e80 <USART3_IRQHandler+0x80>)
 8000e34:	781b      	ldrb	r3, [r3, #0]
 8000e36:	4a13      	ldr	r2, [pc, #76]	; (8000e84 <USART3_IRQHandler+0x84>)
 8000e38:	79f9      	ldrb	r1, [r7, #7]
 8000e3a:	54d1      	strb	r1, [r2, r3]
			counter++;
 8000e3c:	4b10      	ldr	r3, [pc, #64]	; (8000e80 <USART3_IRQHandler+0x80>)
 8000e3e:	781b      	ldrb	r3, [r3, #0]
 8000e40:	3301      	adds	r3, #1
 8000e42:	b2da      	uxtb	r2, r3
 8000e44:	4b0e      	ldr	r3, [pc, #56]	; (8000e80 <USART3_IRQHandler+0x80>)
 8000e46:	701a      	strb	r2, [r3, #0]
 8000e48:	e015      	b.n	8000e76 <USART3_IRQHandler+0x76>
		} else {

			// Reset counter
			counter = 0;
 8000e4a:	4b0d      	ldr	r3, [pc, #52]	; (8000e80 <USART3_IRQHandler+0x80>)
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	701a      	strb	r2, [r3, #0]

			// If received_string is a packet, put it in the queue
			if( received_string[0] == '+' ) {
 8000e50:	4b0c      	ldr	r3, [pc, #48]	; (8000e84 <USART3_IRQHandler+0x84>)
 8000e52:	781b      	ldrb	r3, [r3, #0]
 8000e54:	b2db      	uxtb	r3, r3
 8000e56:	2b2b      	cmp	r3, #43	; 0x2b
 8000e58:	d10a      	bne.n	8000e70 <USART3_IRQHandler+0x70>
				xQueueSendToBackFromISR( xPacketQueue, &received_string, pdFALSE);
 8000e5a:	4b0b      	ldr	r3, [pc, #44]	; (8000e88 <USART3_IRQHandler+0x88>)
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	4618      	mov	r0, r3
 8000e60:	4908      	ldr	r1, [pc, #32]	; (8000e84 <USART3_IRQHandler+0x84>)
 8000e62:	2200      	movs	r2, #0
 8000e64:	2300      	movs	r3, #0
 8000e66:	f006 feeb 	bl	8007c40 <xQueueGenericSendFromISR>
				process_packet = TRUE;
 8000e6a:	4b08      	ldr	r3, [pc, #32]	; (8000e8c <USART3_IRQHandler+0x8c>)
 8000e6c:	2201      	movs	r2, #1
 8000e6e:	701a      	strb	r2, [r3, #0]
			}

			// Clear received_string
			received_string[0] = '\n';
 8000e70:	4b04      	ldr	r3, [pc, #16]	; (8000e84 <USART3_IRQHandler+0x84>)
 8000e72:	220a      	movs	r2, #10
 8000e74:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8000e76:	3708      	adds	r7, #8
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	bd80      	pop	{r7, pc}
 8000e7c:	40004800 	.word	0x40004800
 8000e80:	2000006a 	.word	0x2000006a
 8000e84:	2001c1ec 	.word	0x2001c1ec
 8000e88:	2001c1e8 	.word	0x2001c1e8
 8000e8c:	2001c1e4 	.word	0x2001c1e4

08000e90 <copyString>:


/*********************************************************************************************
 * Copy original string to a new copy
 *********************************************************************************************/
void copyString( volatile char* original, char* new, uint8_t length ) {
 8000e90:	b480      	push	{r7}
 8000e92:	b087      	sub	sp, #28
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	60f8      	str	r0, [r7, #12]
 8000e98:	60b9      	str	r1, [r7, #8]
 8000e9a:	4613      	mov	r3, r2
 8000e9c:	71fb      	strb	r3, [r7, #7]

	// Iterate through string and copy each char
	int i;
	for( i=0; i<=length; i++ ) {
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	617b      	str	r3, [r7, #20]
 8000ea2:	e00b      	b.n	8000ebc <copyString+0x2c>
		new[i] = original[i];
 8000ea4:	697b      	ldr	r3, [r7, #20]
 8000ea6:	68ba      	ldr	r2, [r7, #8]
 8000ea8:	4413      	add	r3, r2
 8000eaa:	697a      	ldr	r2, [r7, #20]
 8000eac:	68f9      	ldr	r1, [r7, #12]
 8000eae:	440a      	add	r2, r1
 8000eb0:	7812      	ldrb	r2, [r2, #0]
 8000eb2:	b2d2      	uxtb	r2, r2
 8000eb4:	701a      	strb	r2, [r3, #0]
 *********************************************************************************************/
void copyString( volatile char* original, char* new, uint8_t length ) {

	// Iterate through string and copy each char
	int i;
	for( i=0; i<=length; i++ ) {
 8000eb6:	697b      	ldr	r3, [r7, #20]
 8000eb8:	3301      	adds	r3, #1
 8000eba:	617b      	str	r3, [r7, #20]
 8000ebc:	79fa      	ldrb	r2, [r7, #7]
 8000ebe:	697b      	ldr	r3, [r7, #20]
 8000ec0:	429a      	cmp	r2, r3
 8000ec2:	daef      	bge.n	8000ea4 <copyString+0x14>
		new[i] = original[i];
	}
}
 8000ec4:	371c      	adds	r7, #28
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ecc:	4770      	bx	lr
 8000ece:	bf00      	nop

08000ed0 <main>:


#include "main.h"


int main(void) {
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b084      	sub	sp, #16
 8000ed4:	af04      	add	r7, sp, #16

	// Setup hardware
	prvSetupHardware();
 8000ed6:	f000 f853 	bl	8000f80 <prvSetupHardware>

	// Create initial task to connect to Base Station
	xTaskCreate( prvSetupTask, "", 300 * sizeof(uint8_t), NULL, setupPriority, xSetupHandle );
 8000eda:	4b09      	ldr	r3, [pc, #36]	; (8000f00 <main+0x30>)
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	2201      	movs	r2, #1
 8000ee0:	9200      	str	r2, [sp, #0]
 8000ee2:	9301      	str	r3, [sp, #4]
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	9302      	str	r3, [sp, #8]
 8000ee8:	2300      	movs	r3, #0
 8000eea:	9303      	str	r3, [sp, #12]
 8000eec:	4805      	ldr	r0, [pc, #20]	; (8000f04 <main+0x34>)
 8000eee:	4906      	ldr	r1, [pc, #24]	; (8000f08 <main+0x38>)
 8000ef0:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	f005 f815 	bl	8005f24 <xTaskGenericCreate>

	// Start the scheduler which begins to run the tasks
	vTaskStartScheduler();
 8000efa:	f005 fc07 	bl	800670c <vTaskStartScheduler>
	/* If all is well, the scheduler will now be running, and the following line
	will never be reached.  If the following line does execute, then there was
	insufficient FreeRTOS heap memory available for the idle and/or timer tasks
	to be created.  See the memory management section on the FreeRTOS web site
	for more details. */
	for( ;; );
 8000efe:	e7fe      	b.n	8000efe <main+0x2e>
 8000f00:	2000006c 	.word	0x2000006c
 8000f04:	08000f0d 	.word	0x08000f0d
 8000f08:	08008ba0 	.word	0x08008ba0

08000f0c <prvSetupTask>:


/*********************************************************************************************
 * Setup hardware/software
 *********************************************************************************************/
void prvSetupTask( void *pvParameters ) {
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b086      	sub	sp, #24
 8000f10:	af04      	add	r7, sp, #16
 8000f12:	6078      	str	r0, [r7, #4]

	// Setup WiFi connection
	prvSetupWifi();
 8000f14:	f000 f848 	bl	8000fa8 <prvSetupWifi>

	swDelay(2000);
 8000f18:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000f1c:	f7ff fb2a 	bl	8000574 <swDelay>

	// Set initial mode to allModes
	my_mode = allModes;
 8000f20:	4b11      	ldr	r3, [pc, #68]	; (8000f68 <prvSetupTask+0x5c>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	701a      	strb	r2, [r3, #0]

	// Read Photo Resistor
//	swTimerStart( read_photo, 0 );

	// Create queue for packets
	xPacketQueue = xQueueCreate( maxPacketQueueLength, MAX_LENGTH*sizeof(uint8_t) );
 8000f26:	2005      	movs	r0, #5
 8000f28:	2110      	movs	r1, #16
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	f006 fd66 	bl	80079fc <xQueueGenericCreate>
 8000f30:	4602      	mov	r2, r0
 8000f32:	4b0e      	ldr	r3, [pc, #56]	; (8000f6c <prvSetupTask+0x60>)
 8000f34:	601a      	str	r2, [r3, #0]

	// Create initial task to connect to Base Station
	xTaskCreate( prvConnectTask, "", 300 * sizeof(uint8_t), NULL, connectPriority, xConnectHandle );
 8000f36:	4b0e      	ldr	r3, [pc, #56]	; (8000f70 <prvSetupTask+0x64>)
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	2201      	movs	r2, #1
 8000f3c:	9200      	str	r2, [sp, #0]
 8000f3e:	9301      	str	r3, [sp, #4]
 8000f40:	2300      	movs	r3, #0
 8000f42:	9302      	str	r3, [sp, #8]
 8000f44:	2300      	movs	r3, #0
 8000f46:	9303      	str	r3, [sp, #12]
 8000f48:	480a      	ldr	r0, [pc, #40]	; (8000f74 <prvSetupTask+0x68>)
 8000f4a:	490b      	ldr	r1, [pc, #44]	; (8000f78 <prvSetupTask+0x6c>)
 8000f4c:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000f50:	2300      	movs	r3, #0
 8000f52:	f004 ffe7 	bl	8005f24 <xTaskGenericCreate>

	// Delete this task
	vTaskDelete( xSetupHandle );
 8000f56:	4b09      	ldr	r3, [pc, #36]	; (8000f7c <prvSetupTask+0x70>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	f005 f884 	bl	8006068 <vTaskDelete>
}
 8000f60:	3708      	adds	r7, #8
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	bf00      	nop
 8000f68:	2001c1e2 	.word	0x2001c1e2
 8000f6c:	2001c1e8 	.word	0x2001c1e8
 8000f70:	20000070 	.word	0x20000070
 8000f74:	08000ff1 	.word	0x08000ff1
 8000f78:	08008ba0 	.word	0x08008ba0
 8000f7c:	2000006c 	.word	0x2000006c

08000f80 <prvSetupHardware>:


/*********************************************************************************************
 * Setup relevant hardware
 *********************************************************************************************/
static void prvSetupHardware( void ) {
 8000f80:	b580      	push	{r7, lr}
 8000f82:	af00      	add	r7, sp, #0
	// Ensure that all 4 interrupt priority bits are used as the pre-emption priority
	NVIC_PriorityGroupConfig( NVIC_PriorityGroup_4 );
 8000f84:	f44f 7040 	mov.w	r0, #768	; 0x300
 8000f88:	f004 fc3c 	bl	8005804 <NVIC_PriorityGroupConfig>

	// Setup LEDs
	ledInit();
 8000f8c:	f000 f98a 	bl	80012a4 <ledInit>

	// Setup WiFi
	wifiInit();
 8000f90:	f000 f9e2 	bl	8001358 <wifiInit>

	// Setup PWM
	pwmInit();
 8000f94:	f000 fa3e 	bl	8001414 <pwmInit>

	// Setup Photo Resistors
	photoResistorInit();
 8000f98:	f000 fa8c 	bl	80014b4 <photoResistorInit>

	// Setup Measured Power
	measuredPowerInit();
 8000f9c:	f000 fad4 	bl	8001548 <measuredPowerInit>

	// Setup Ultrasonic
	ultrasonicInit();
 8000fa0:	f000 faf6 	bl	8001590 <ultrasonicInit>
}
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	bf00      	nop

08000fa8 <prvSetupWifi>:


/*********************************************************************************************
 * Setup Wifi connection
 *********************************************************************************************/
static void prvSetupWifi( void ) {
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b082      	sub	sp, #8
 8000fac:	af00      	add	r7, sp, #0
	// Turn on Echo commands (for Arduino)
//	sendPacket( "ATE1", 4);

	sendPacket( "AT", 2);
 8000fae:	480d      	ldr	r0, [pc, #52]	; (8000fe4 <prvSetupWifi+0x3c>)
 8000fb0:	2102      	movs	r1, #2
 8000fb2:	f7ff fc27 	bl	8000804 <sendPacket>

//	while( !swDelay(500) );

	uint32_t t = 10000000;
 8000fb6:	4b0c      	ldr	r3, [pc, #48]	; (8000fe8 <prvSetupWifi+0x40>)
 8000fb8:	607b      	str	r3, [r7, #4]
	while( t-- );
 8000fba:	bf00      	nop
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	1e5a      	subs	r2, r3, #1
 8000fc0:	607a      	str	r2, [r7, #4]
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d1fa      	bne.n	8000fbc <prvSetupWifi+0x14>
//
//	t = 50000000;
//	while( t-- );

	// Connect to IP and set up TCP connection
	sendPacket( "AT+CIPSTART=\"TCP\",\"192.168.101.101\",1001", 40);
 8000fc6:	4809      	ldr	r0, [pc, #36]	; (8000fec <prvSetupWifi+0x44>)
 8000fc8:	2128      	movs	r1, #40	; 0x28
 8000fca:	f7ff fc1b 	bl	8000804 <sendPacket>

	t = 10000000;
 8000fce:	4b06      	ldr	r3, [pc, #24]	; (8000fe8 <prvSetupWifi+0x40>)
 8000fd0:	607b      	str	r3, [r7, #4]
	while( t-- );
 8000fd2:	bf00      	nop
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	1e5a      	subs	r2, r3, #1
 8000fd8:	607a      	str	r2, [r7, #4]
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d1fa      	bne.n	8000fd4 <prvSetupWifi+0x2c>
}
 8000fde:	3708      	adds	r7, #8
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	08008ba4 	.word	0x08008ba4
 8000fe8:	00989680 	.word	0x00989680
 8000fec:	08008ba8 	.word	0x08008ba8

08000ff0 <prvConnectTask>:
 * Initial bootup task to connect to Base Station
 * 		* Connect to Base Station 		- Send Ping packet
 * 		* Wait for response 			- Receive Ack packet
 * 		* If successful					- Turn on WiFi LEDs
 *********************************************************************************************/
void prvConnectTask( void *pvParameters ) {
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b08a      	sub	sp, #40	; 0x28
 8000ff4:	af04      	add	r7, sp, #16
 8000ff6:	6078      	str	r0, [r7, #4]

	// Setup local variables
	uint8_t send_ping = TRUE;
 8000ff8:	2301      	movs	r3, #1
 8000ffa:	75fb      	strb	r3, [r7, #23]

	// Let task run infinitely
	for(;;) {

		if( send_ping ) {
 8000ffc:	7dfb      	ldrb	r3, [r7, #23]
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d017      	beq.n	8001032 <prvConnectTask+0x42>
			// Setup header to Base Station
			Header* header = pvPortMalloc( sizeof(Header) );
 8001002:	2005      	movs	r0, #5
 8001004:	f007 fb8a 	bl	800871c <pvPortMalloc>
 8001008:	6138      	str	r0, [r7, #16]
			header->dest = baseStation;
 800100a:	693b      	ldr	r3, [r7, #16]
 800100c:	2201      	movs	r2, #1
 800100e:	701a      	strb	r2, [r3, #0]
			header->addr = MY_ADDR;
 8001010:	693b      	ldr	r3, [r7, #16]
 8001012:	2202      	movs	r2, #2
 8001014:	705a      	strb	r2, [r3, #1]
			header->mode = allModes;
 8001016:	693b      	ldr	r3, [r7, #16]
 8001018:	2200      	movs	r2, #0
 800101a:	709a      	strb	r2, [r3, #2]
			header->type = ping;
 800101c:	693b      	ldr	r3, [r7, #16]
 800101e:	2201      	movs	r2, #1
 8001020:	70da      	strb	r2, [r3, #3]

			sendPing( header );
 8001022:	6938      	ldr	r0, [r7, #16]
 8001024:	f7ff fc72 	bl	800090c <sendPing>

			vPortFree(header);
 8001028:	6938      	ldr	r0, [r7, #16]
 800102a:	f007 fc0f 	bl	800884c <vPortFree>

			send_ping = FALSE;
 800102e:	2300      	movs	r3, #0
 8001030:	75fb      	strb	r3, [r7, #23]
		}

		// Continue to send Ping packet until get an Ack
		if( process_packet ) {
 8001032:	4b22      	ldr	r3, [pc, #136]	; (80010bc <prvConnectTask+0xcc>)
 8001034:	781b      	ldrb	r3, [r3, #0]
 8001036:	2b00      	cmp	r3, #0
 8001038:	d03e      	beq.n	80010b8 <prvConnectTask+0xc8>

			// Create local string to represent the packet
			char* packet = pvPortMalloc( MAX_LENGTH*sizeof(uint8_t) );
 800103a:	2010      	movs	r0, #16
 800103c:	f007 fb6e 	bl	800871c <pvPortMalloc>
 8001040:	60f8      	str	r0, [r7, #12]

			// Pop packet from queue
			xQueueReceive( xPacketQueue, packet, 0 );
 8001042:	4b1f      	ldr	r3, [pc, #124]	; (80010c0 <prvConnectTask+0xd0>)
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	4618      	mov	r0, r3
 8001048:	68f9      	ldr	r1, [r7, #12]
 800104a:	2200      	movs	r2, #0
 800104c:	2300      	movs	r3, #0
 800104e:	f006 fe95 	bl	8007d7c <xQueueGenericReceive>

			// Process packet
			PacketResult packet_result = handlePacket( packet );
 8001052:	68f8      	ldr	r0, [r7, #12]
 8001054:	f7ff fd02 	bl	8000a5c <handlePacket>
 8001058:	4603      	mov	r3, r0
 800105a:	813b      	strh	r3, [r7, #8]

			// Free variables
			vPortFree( packet );
 800105c:	68f8      	ldr	r0, [r7, #12]
 800105e:	f007 fbf5 	bl	800884c <vPortFree>

			if( (packet_result.result == SUCCESS) && (packet_result.type == ack) ) {
 8001062:	7a7b      	ldrb	r3, [r7, #9]
 8001064:	2b01      	cmp	r3, #1
 8001066:	d124      	bne.n	80010b2 <prvConnectTask+0xc2>
 8001068:	7a3b      	ldrb	r3, [r7, #8]
 800106a:	2b00      	cmp	r3, #0
 800106c:	d121      	bne.n	80010b2 <prvConnectTask+0xc2>
				// Turn on LEDs to indicate success
				LED_WIFI_PORT->ON = LED_WIFI_TX_PIN | LED_WIFI_RX_PIN;
 800106e:	4b15      	ldr	r3, [pc, #84]	; (80010c4 <prvConnectTask+0xd4>)
 8001070:	2260      	movs	r2, #96	; 0x60
 8001072:	831a      	strh	r2, [r3, #24]
				LED2_PORT->ODR ^= LED2_PIN;
 8001074:	4b14      	ldr	r3, [pc, #80]	; (80010c8 <prvConnectTask+0xd8>)
 8001076:	4a14      	ldr	r2, [pc, #80]	; (80010c8 <prvConnectTask+0xd8>)
 8001078:	6952      	ldr	r2, [r2, #20]
 800107a:	f082 0220 	eor.w	r2, r2, #32
 800107e:	615a      	str	r2, [r3, #20]

				// Reset process_packet
				process_packet = FALSE;
 8001080:	4b0e      	ldr	r3, [pc, #56]	; (80010bc <prvConnectTask+0xcc>)
 8001082:	2200      	movs	r2, #0
 8001084:	701a      	strb	r2, [r3, #0]

				// If successful, move on to next task
				xTaskCreate( prvModeOfOperationTask, "", 300 * sizeof(uint8_t), NULL, modeOfOperationPriority, xModeOfOperationHandle );
 8001086:	4b11      	ldr	r3, [pc, #68]	; (80010cc <prvConnectTask+0xdc>)
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	2201      	movs	r2, #1
 800108c:	9200      	str	r2, [sp, #0]
 800108e:	9301      	str	r3, [sp, #4]
 8001090:	2300      	movs	r3, #0
 8001092:	9302      	str	r3, [sp, #8]
 8001094:	2300      	movs	r3, #0
 8001096:	9303      	str	r3, [sp, #12]
 8001098:	480d      	ldr	r0, [pc, #52]	; (80010d0 <prvConnectTask+0xe0>)
 800109a:	490e      	ldr	r1, [pc, #56]	; (80010d4 <prvConnectTask+0xe4>)
 800109c:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80010a0:	2300      	movs	r3, #0
 80010a2:	f004 ff3f 	bl	8005f24 <xTaskGenericCreate>

				// Delete this task
				vTaskDelete( xConnectHandle );
 80010a6:	4b0c      	ldr	r3, [pc, #48]	; (80010d8 <prvConnectTask+0xe8>)
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	4618      	mov	r0, r3
 80010ac:	f004 ffdc 	bl	8006068 <vTaskDelete>
 80010b0:	e002      	b.n	80010b8 <prvConnectTask+0xc8>
			}
			 else {
				 send_ping = TRUE;
 80010b2:	2301      	movs	r3, #1
 80010b4:	75fb      	strb	r3, [r7, #23]
			}

		}
	}
 80010b6:	e7a1      	b.n	8000ffc <prvConnectTask+0xc>
 80010b8:	e7a0      	b.n	8000ffc <prvConnectTask+0xc>
 80010ba:	bf00      	nop
 80010bc:	2001c1e4 	.word	0x2001c1e4
 80010c0:	2001c1e8 	.word	0x2001c1e8
 80010c4:	40020400 	.word	0x40020400
 80010c8:	40020000 	.word	0x40020000
 80010cc:	20000074 	.word	0x20000074
 80010d0:	080010dd 	.word	0x080010dd
 80010d4:	08008ba0 	.word	0x08008ba0
 80010d8:	20000070 	.word	0x20000070

080010dc <prvModeOfOperationTask>:
/*********************************************************************************************
 * Initial bootup task to setup default mode of operation
 * 		* Indicate SAV needs to set default mode of operation
 * 		* Wait for changeMode packet
 *********************************************************************************************/
void prvModeOfOperationTask( void *pvParameters ) {
 80010dc:	b580      	push	{r7, lr}
 80010de:	b08a      	sub	sp, #40	; 0x28
 80010e0:	af04      	add	r7, sp, #16
 80010e2:	6078      	str	r0, [r7, #4]

	// Send Ack
	Header* header = pvPortMalloc( sizeof(Header) );
 80010e4:	2005      	movs	r0, #5
 80010e6:	f007 fb19 	bl	800871c <pvPortMalloc>
 80010ea:	6178      	str	r0, [r7, #20]
	header->dest = baseStation;
 80010ec:	697b      	ldr	r3, [r7, #20]
 80010ee:	2201      	movs	r2, #1
 80010f0:	701a      	strb	r2, [r3, #0]
	header->addr = MY_ADDR;
 80010f2:	697b      	ldr	r3, [r7, #20]
 80010f4:	2202      	movs	r2, #2
 80010f6:	705a      	strb	r2, [r3, #1]
	header->mode = allModes;
 80010f8:	697b      	ldr	r3, [r7, #20]
 80010fa:	2200      	movs	r2, #0
 80010fc:	709a      	strb	r2, [r3, #2]
	header->type = setMode;
 80010fe:	697b      	ldr	r3, [r7, #20]
 8001100:	2205      	movs	r2, #5
 8001102:	70da      	strb	r2, [r3, #3]
	sendSetMode( header );
 8001104:	6978      	ldr	r0, [r7, #20]
 8001106:	f7ff fc31 	bl	800096c <sendSetMode>

	// Let task run infinitely
	for(;;) {

		if( process_packet ) {
 800110a:	4b20      	ldr	r3, [pc, #128]	; (800118c <prvModeOfOperationTask+0xb0>)
 800110c:	781b      	ldrb	r3, [r3, #0]
 800110e:	2b00      	cmp	r3, #0
 8001110:	d03b      	beq.n	800118a <prvModeOfOperationTask+0xae>

			// Create local string to represent the packet
			char* packet = pvPortMalloc( MAX_LENGTH*sizeof(uint8_t) );
 8001112:	2010      	movs	r0, #16
 8001114:	f007 fb02 	bl	800871c <pvPortMalloc>
 8001118:	6138      	str	r0, [r7, #16]

			// Pop packet from queue
			xQueueReceive( xPacketQueue, packet, 0 );
 800111a:	4b1d      	ldr	r3, [pc, #116]	; (8001190 <prvModeOfOperationTask+0xb4>)
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	4618      	mov	r0, r3
 8001120:	6939      	ldr	r1, [r7, #16]
 8001122:	2200      	movs	r2, #0
 8001124:	2300      	movs	r3, #0
 8001126:	f006 fe29 	bl	8007d7c <xQueueGenericReceive>

			// Process packet
			PacketResult packet_result = handlePacket( packet );
 800112a:	6938      	ldr	r0, [r7, #16]
 800112c:	f7ff fc96 	bl	8000a5c <handlePacket>
 8001130:	4603      	mov	r3, r0
 8001132:	81bb      	strh	r3, [r7, #12]

			// Free variables
			vPortFree( packet );
 8001134:	6938      	ldr	r0, [r7, #16]
 8001136:	f007 fb89 	bl	800884c <vPortFree>

			if( (packet_result.result == SUCCESS) && (packet_result.type == changeMode) ) {
 800113a:	7b7b      	ldrb	r3, [r7, #13]
 800113c:	2b01      	cmp	r3, #1
 800113e:	d11b      	bne.n	8001178 <prvModeOfOperationTask+0x9c>
 8001140:	7b3b      	ldrb	r3, [r7, #12]
 8001142:	2b04      	cmp	r3, #4
 8001144:	d118      	bne.n	8001178 <prvModeOfOperationTask+0x9c>

				// Reset process_packet
				process_packet = FALSE;
 8001146:	4b11      	ldr	r3, [pc, #68]	; (800118c <prvModeOfOperationTask+0xb0>)
 8001148:	2200      	movs	r2, #0
 800114a:	701a      	strb	r2, [r3, #0]

				// If successful, move on to next task
				xTaskCreate( prvTrafficLightTask, "", ( unsigned short ) 300, NULL, trafficLightPriority, xTrafficLightHandle );
 800114c:	4b11      	ldr	r3, [pc, #68]	; (8001194 <prvModeOfOperationTask+0xb8>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	2201      	movs	r2, #1
 8001152:	9200      	str	r2, [sp, #0]
 8001154:	9301      	str	r3, [sp, #4]
 8001156:	2300      	movs	r3, #0
 8001158:	9302      	str	r3, [sp, #8]
 800115a:	2300      	movs	r3, #0
 800115c:	9303      	str	r3, [sp, #12]
 800115e:	480e      	ldr	r0, [pc, #56]	; (8001198 <prvModeOfOperationTask+0xbc>)
 8001160:	490e      	ldr	r1, [pc, #56]	; (800119c <prvModeOfOperationTask+0xc0>)
 8001162:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001166:	2300      	movs	r3, #0
 8001168:	f004 fedc 	bl	8005f24 <xTaskGenericCreate>

				// Delete this task
				vTaskDelete( xModeOfOperationHandle );
 800116c:	4b0c      	ldr	r3, [pc, #48]	; (80011a0 <prvModeOfOperationTask+0xc4>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	4618      	mov	r0, r3
 8001172:	f004 ff79 	bl	8006068 <vTaskDelete>
 8001176:	e008      	b.n	800118a <prvModeOfOperationTask+0xae>
			} else {
				// Throw error
				LED_ERROR_PORT->ON &= LED_ERROR_PIN;
 8001178:	4b0a      	ldr	r3, [pc, #40]	; (80011a4 <prvModeOfOperationTask+0xc8>)
 800117a:	4a0a      	ldr	r2, [pc, #40]	; (80011a4 <prvModeOfOperationTask+0xc8>)
 800117c:	8b12      	ldrh	r2, [r2, #24]
 800117e:	b292      	uxth	r2, r2
 8001180:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8001184:	b292      	uxth	r2, r2
 8001186:	831a      	strh	r2, [r3, #24]
			}
		}
	}
 8001188:	e7bf      	b.n	800110a <prvModeOfOperationTask+0x2e>
 800118a:	e7be      	b.n	800110a <prvModeOfOperationTask+0x2e>
 800118c:	2001c1e4 	.word	0x2001c1e4
 8001190:	2001c1e8 	.word	0x2001c1e8
 8001194:	20000078 	.word	0x20000078
 8001198:	080011a9 	.word	0x080011a9
 800119c:	08008ba0 	.word	0x08008ba0
 80011a0:	20000074 	.word	0x20000074
 80011a4:	40020400 	.word	0x40020400

080011a8 <prvTrafficLightTask>:

/*********************************************************************************************
 * Task to handle (TrafficLight) packets
 * 		*
 *********************************************************************************************/
void prvTrafficLightTask( void *pvParameters ) {
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b084      	sub	sp, #16
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
	// Let task run infinitely
	for(;;) {

		if( process_packet ) {
 80011b0:	4b0d      	ldr	r3, [pc, #52]	; (80011e8 <prvTrafficLightTask+0x40>)
 80011b2:	781b      	ldrb	r3, [r3, #0]
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d015      	beq.n	80011e4 <prvTrafficLightTask+0x3c>

			// Create local string to represent the packet
			char* packet = pvPortMalloc( MAX_LENGTH*sizeof(uint8_t) );
 80011b8:	2010      	movs	r0, #16
 80011ba:	f007 faaf 	bl	800871c <pvPortMalloc>
 80011be:	60f8      	str	r0, [r7, #12]

			// Pop packet from queue
			xQueueReceive( xPacketQueue, packet, 0 );
 80011c0:	4b0a      	ldr	r3, [pc, #40]	; (80011ec <prvTrafficLightTask+0x44>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	4618      	mov	r0, r3
 80011c6:	68f9      	ldr	r1, [r7, #12]
 80011c8:	2200      	movs	r2, #0
 80011ca:	2300      	movs	r3, #0
 80011cc:	f006 fdd6 	bl	8007d7c <xQueueGenericReceive>

			// Process packet
			handlePacket( packet );
 80011d0:	68f8      	ldr	r0, [r7, #12]
 80011d2:	f7ff fc43 	bl	8000a5c <handlePacket>

			// Free variables
			vPortFree( packet );
 80011d6:	68f8      	ldr	r0, [r7, #12]
 80011d8:	f007 fb38 	bl	800884c <vPortFree>

			// Reset process_packet
			process_packet = FALSE;
 80011dc:	4b02      	ldr	r3, [pc, #8]	; (80011e8 <prvTrafficLightTask+0x40>)
 80011de:	2200      	movs	r2, #0
 80011e0:	701a      	strb	r2, [r3, #0]
		}
	}
 80011e2:	e7e5      	b.n	80011b0 <prvTrafficLightTask+0x8>
 80011e4:	e7e4      	b.n	80011b0 <prvTrafficLightTask+0x8>
 80011e6:	bf00      	nop
 80011e8:	2001c1e4 	.word	0x2001c1e4
 80011ec:	2001c1e8 	.word	0x2001c1e8

080011f0 <prvSWTimerPingCallback>:


/*********************************************************************************************
 * Send Ping packet
 *********************************************************************************************/
void prvSWTimerPingCallback( TimerHandle_t pxTimer ) {
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b084      	sub	sp, #16
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]

	// Setup header to Base Station
	Header* header = pvPortMalloc( sizeof(Header) );
 80011f8:	2005      	movs	r0, #5
 80011fa:	f007 fa8f 	bl	800871c <pvPortMalloc>
 80011fe:	60f8      	str	r0, [r7, #12]
	header->dest = baseStation;
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	2201      	movs	r2, #1
 8001204:	701a      	strb	r2, [r3, #0]
	header->addr = MY_ADDR;
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	2202      	movs	r2, #2
 800120a:	705a      	strb	r2, [r3, #1]
	header->mode = allModes;
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	2200      	movs	r2, #0
 8001210:	709a      	strb	r2, [r3, #2]
	header->type = ping;
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	2201      	movs	r2, #1
 8001216:	70da      	strb	r2, [r3, #3]

	sendPing( header );
 8001218:	68f8      	ldr	r0, [r7, #12]
 800121a:	f7ff fb77 	bl	800090c <sendPing>

	vPortFree(header);
 800121e:	68f8      	ldr	r0, [r7, #12]
 8001220:	f007 fb14 	bl	800884c <vPortFree>
}
 8001224:	3710      	adds	r7, #16
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}
 800122a:	bf00      	nop

0800122c <prvSWTimerCallback>:


/*********************************************************************************************
 * Callback function for the test SW timer
 *********************************************************************************************/
void prvSWTimerCallback( TimerHandle_t pxTimer ){
 800122c:	b580      	push	{r7, lr}
 800122e:	b084      	sub	sp, #16
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
	LED2_PORT->ODR ^= LED2_PIN;
 8001234:	4b0f      	ldr	r3, [pc, #60]	; (8001274 <prvSWTimerCallback+0x48>)
 8001236:	4a0f      	ldr	r2, [pc, #60]	; (8001274 <prvSWTimerCallback+0x48>)
 8001238:	6952      	ldr	r2, [r2, #20]
 800123a:	f082 0220 	eor.w	r2, r2, #32
 800123e:	615a      	str	r2, [r3, #20]

	// Create fake header
	Header* header = pvPortMalloc( sizeof(Header) );
 8001240:	2005      	movs	r0, #5
 8001242:	f007 fa6b 	bl	800871c <pvPortMalloc>
 8001246:	60f8      	str	r0, [r7, #12]
	header->dest = baseStation;
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	2201      	movs	r2, #1
 800124c:	701a      	strb	r2, [r3, #0]
	header->addr = MY_ADDR;
 800124e:	68fb      	ldr	r3, [r7, #12]
 8001250:	2202      	movs	r2, #2
 8001252:	705a      	strb	r2, [r3, #1]
	header->mode = allModes;
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	2200      	movs	r2, #0
 8001258:	709a      	strb	r2, [r3, #2]
	header->type = ack;
 800125a:	68fb      	ldr	r3, [r7, #12]
 800125c:	2200      	movs	r2, #0
 800125e:	70da      	strb	r2, [r3, #3]

	sendAck( header, SUCCESS );
 8001260:	68f8      	ldr	r0, [r7, #12]
 8001262:	2101      	movs	r1, #1
 8001264:	f7ff fb0e 	bl	8000884 <sendAck>

	vPortFree(header);
 8001268:	68f8      	ldr	r0, [r7, #12]
 800126a:	f007 faef 	bl	800884c <vPortFree>
}
 800126e:	3710      	adds	r7, #16
 8001270:	46bd      	mov	sp, r7
 8001272:	bd80      	pop	{r7, pc}
 8001274:	40020000 	.word	0x40020000

08001278 <vApplicationMallocFailedHook>:

/*%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
 * Functions to handle errors if they occur
 *%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% */
void vApplicationMallocFailedHook( void )
{
 8001278:	b480      	push	{r7}
 800127a:	af00      	add	r7, sp, #0
	free memory available in the FreeRTOS heap.  pvPortMalloc() is called
	internally by FreeRTOS API functions that create tasks, queues, software
	timers, and semaphores.  The size of the FreeRTOS heap is set by the
	configTOTAL_HEAP_SIZE configuration constant in FreeRTOSConfig.h. */

	for( ;; );
 800127c:	e7fe      	b.n	800127c <vApplicationMallocFailedHook+0x4>
 800127e:	bf00      	nop

08001280 <vApplicationStackOverflowHook>:

/*********************************************************************************************
 * Functions to handle errors if they occur
 *********************************************************************************************/
void vApplicationStackOverflowHook( TaskHandle_t pxTask, char *pcTaskName )
{
 8001280:	b480      	push	{r7}
 8001282:	b083      	sub	sp, #12
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
 8001288:	6039      	str	r1, [r7, #0]
	( void ) pxTask;

	/* Run time stack overflow checking is performed if
	configconfigCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2.  This hook
	function is called if a stack overflow is detected. */
	for( ;; );
 800128a:	e7fe      	b.n	800128a <vApplicationStackOverflowHook+0xa>

0800128c <vApplicationIdleHook>:

/*********************************************************************************************
 * Functions to handle errors if they occur
 *********************************************************************************************/
void vApplicationIdleHook( void )
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b082      	sub	sp, #8
 8001290:	af00      	add	r7, sp, #0
volatile size_t xFreeStackSpace;

	/* This function is called on each cycle of the idle task.  In this case it
	does nothing useful, other than report the amout of FreeRTOS heap that
	remains unallocated. */
	xFreeStackSpace = xPortGetFreeHeapSize();
 8001292:	f007 fb13 	bl	80088bc <xPortGetFreeHeapSize>
 8001296:	4603      	mov	r3, r0
 8001298:	607b      	str	r3, [r7, #4]

	if( xFreeStackSpace > 100 )
 800129a:	687b      	ldr	r3, [r7, #4]
		/* By now, the kernel has allocated everything it is going to, so
		if there is a lot of heap remaining unallocated then
		the value of configTOTAL_HEAP_SIZE in FreeRTOSConfig.h can be
		reduced accordingly. */
	}
}
 800129c:	3708      	adds	r7, #8
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}
 80012a2:	bf00      	nop

080012a4 <ledInit>:
void ADC_Configuration(void);

/*********************************************************************************************
 * Initialize LEDs
 *********************************************************************************************/
void ledInit() {
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b082      	sub	sp, #8
 80012a8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef  GPIO_InitStructure;

	// Enable clock
	RCC_AHB1PeriphClockCmd( LED_LIGHT_CLK | LED_WIFI_CLK | LED_MODE_CLK | LED_ERROR_CLK, ENABLE);
 80012aa:	2006      	movs	r0, #6
 80012ac:	2101      	movs	r1, #1
 80012ae:	f002 ffcd 	bl	800424c <RCC_AHB1PeriphClockCmd>

	// Configure GPIO
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 80012b2:	2301      	movs	r3, #1
 80012b4:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80012b6:	2302      	movs	r3, #2
 80012b8:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80012ba:	2300      	movs	r3, #0
 80012bc:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 80012be:	2301      	movs	r3, #1
 80012c0:	71fb      	strb	r3, [r7, #7]

	GPIO_InitStructure.GPIO_Pin = LED_LIGHT_PINS;
 80012c2:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80012c6:	603b      	str	r3, [r7, #0]
	GPIO_Init(LED_LIGHT_PORT, &GPIO_InitStructure);
 80012c8:	463b      	mov	r3, r7
 80012ca:	481e      	ldr	r0, [pc, #120]	; (8001344 <ledInit+0xa0>)
 80012cc:	4619      	mov	r1, r3
 80012ce:	f003 faa7 	bl	8004820 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = LED_WIFI_PINS;
 80012d2:	2360      	movs	r3, #96	; 0x60
 80012d4:	603b      	str	r3, [r7, #0]
	GPIO_Init(LED_WIFI_PORT, &GPIO_InitStructure);
 80012d6:	463b      	mov	r3, r7
 80012d8:	481b      	ldr	r0, [pc, #108]	; (8001348 <ledInit+0xa4>)
 80012da:	4619      	mov	r1, r3
 80012dc:	f003 faa0 	bl	8004820 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = LED_MODE_PINS;
 80012e0:	2370      	movs	r3, #112	; 0x70
 80012e2:	603b      	str	r3, [r7, #0]
	GPIO_Init(LED_MODE_PORT, &GPIO_InitStructure);
 80012e4:	463b      	mov	r3, r7
 80012e6:	4817      	ldr	r0, [pc, #92]	; (8001344 <ledInit+0xa0>)
 80012e8:	4619      	mov	r1, r3
 80012ea:	f003 fa99 	bl	8004820 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = LED_ERROR_PIN;
 80012ee:	2380      	movs	r3, #128	; 0x80
 80012f0:	603b      	str	r3, [r7, #0]
	GPIO_Init(LED_ERROR_PORT, &GPIO_InitStructure);
 80012f2:	463b      	mov	r3, r7
 80012f4:	4814      	ldr	r0, [pc, #80]	; (8001348 <ledInit+0xa4>)
 80012f6:	4619      	mov	r1, r3
 80012f8:	f003 fa92 	bl	8004820 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = LED2_PIN;
 80012fc:	2320      	movs	r3, #32
 80012fe:	603b      	str	r3, [r7, #0]
	GPIO_Init(LED2_PORT, &GPIO_InitStructure);
 8001300:	463b      	mov	r3, r7
 8001302:	4812      	ldr	r0, [pc, #72]	; (800134c <ledInit+0xa8>)
 8001304:	4619      	mov	r1, r3
 8001306:	f003 fa8b 	bl	8004820 <GPIO_Init>

	// Make sure all LEDs are off
	LED_LIGHT_PORT->OFF = LED_LIGHT_PINS;
 800130a:	4b0e      	ldr	r3, [pc, #56]	; (8001344 <ledInit+0xa0>)
 800130c:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 8001310:	835a      	strh	r2, [r3, #26]
	LED_WIFI_PORT->OFF = LED_WIFI_PINS;
 8001312:	4b0d      	ldr	r3, [pc, #52]	; (8001348 <ledInit+0xa4>)
 8001314:	2260      	movs	r2, #96	; 0x60
 8001316:	835a      	strh	r2, [r3, #26]
	LED_MODE_PORT->OFF = LED_MODE_PINS;
 8001318:	4b0a      	ldr	r3, [pc, #40]	; (8001344 <ledInit+0xa0>)
 800131a:	2270      	movs	r2, #112	; 0x70
 800131c:	835a      	strh	r2, [r3, #26]
	LED_ERROR_PORT->OFF = LED_ERROR_PIN;
 800131e:	4b0a      	ldr	r3, [pc, #40]	; (8001348 <ledInit+0xa4>)
 8001320:	2280      	movs	r2, #128	; 0x80
 8001322:	835a      	strh	r2, [r3, #26]
	LED2_PORT->OFF = LED2_PIN;
 8001324:	4b09      	ldr	r3, [pc, #36]	; (800134c <ledInit+0xa8>)
 8001326:	2220      	movs	r2, #32
 8001328:	835a      	strh	r2, [r3, #26]

	// Initialize Traffic Light timer
	blinkTrafficLight = swTimerInit( 400, REPEAT, prvblinkTrafficLightCallback );
 800132a:	f44f 70c8 	mov.w	r0, #400	; 0x190
 800132e:	2101      	movs	r1, #1
 8001330:	4a07      	ldr	r2, [pc, #28]	; (8001350 <ledInit+0xac>)
 8001332:	f7ff f8a7 	bl	8000484 <swTimerInit>
 8001336:	4602      	mov	r2, r0
 8001338:	4b06      	ldr	r3, [pc, #24]	; (8001354 <ledInit+0xb0>)
 800133a:	601a      	str	r2, [r3, #0]
}
 800133c:	3708      	adds	r7, #8
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	40020800 	.word	0x40020800
 8001348:	40020400 	.word	0x40020400
 800134c:	40020000 	.word	0x40020000
 8001350:	080001c9 	.word	0x080001c9
 8001354:	2001c1d0 	.word	0x2001c1d0

08001358 <wifiInit>:


/*********************************************************************************************
 * Initialize WiFi USART GPIO
 *********************************************************************************************/
void wifiInit() {
 8001358:	b580      	push	{r7, lr}
 800135a:	b082      	sub	sp, #8
 800135c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef     GPIO_InitStruct;

	// Enable clock
	RCC_AHB1PeriphClockCmd(WIFI_CLK, ENABLE);
 800135e:	2002      	movs	r0, #2
 8001360:	2101      	movs	r1, #1
 8001362:	f002 ff73 	bl	800424c <RCC_AHB1PeriphClockCmd>

	// Set Pins to alternate function
	GPIO_PinAFConfig(WIFI_PORT, WIFI_TX_PINSOURCE, WIFI_AF);
 8001366:	480f      	ldr	r0, [pc, #60]	; (80013a4 <wifiInit+0x4c>)
 8001368:	210a      	movs	r1, #10
 800136a:	2207      	movs	r2, #7
 800136c:	f003 fbc6 	bl	8004afc <GPIO_PinAFConfig>
	GPIO_PinAFConfig(WIFI_PORT, WIFI_RX_PINSOURCE, WIFI_AF);
 8001370:	480c      	ldr	r0, [pc, #48]	; (80013a4 <wifiInit+0x4c>)
 8001372:	210b      	movs	r1, #11
 8001374:	2207      	movs	r2, #7
 8001376:	f003 fbc1 	bl	8004afc <GPIO_PinAFConfig>

	// Initialize pins as alternating function
	GPIO_InitStruct.GPIO_Pin = WIFI_TX_PIN | WIFI_RX_PIN;
 800137a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800137e:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 8001380:	2302      	movs	r3, #2
 8001382:	713b      	strb	r3, [r7, #4]
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 8001384:	2300      	movs	r3, #0
 8001386:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_UP;
 8001388:	2301      	movs	r3, #1
 800138a:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_100MHz;
 800138c:	2303      	movs	r3, #3
 800138e:	717b      	strb	r3, [r7, #5]
	GPIO_Init(WIFI_PORT, &GPIO_InitStruct);
 8001390:	463b      	mov	r3, r7
 8001392:	4804      	ldr	r0, [pc, #16]	; (80013a4 <wifiInit+0x4c>)
 8001394:	4619      	mov	r1, r3
 8001396:	f003 fa43 	bl	8004820 <GPIO_Init>

	wifiConfig();
 800139a:	f000 f805 	bl	80013a8 <wifiConfig>
}
 800139e:	3708      	adds	r7, #8
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bd80      	pop	{r7, pc}
 80013a4:	40020400 	.word	0x40020400

080013a8 <wifiConfig>:


/*********************************************************************************************
 * Initialize WiFi USART
 *********************************************************************************************/
void wifiConfig() {
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b086      	sub	sp, #24
 80013ac:	af00      	add	r7, sp, #0
	USART_InitTypeDef USART_InitStruct;
	NVIC_InitTypeDef NVIC_InitStruct;

	// Enable clock
	RCC_APB1PeriphClockCmd(WIFI_USART_CLK, ENABLE);
 80013ae:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80013b2:	2101      	movs	r1, #1
 80013b4:	f002 ffa4 	bl	8004300 <RCC_APB1PeriphClockCmd>

	// Initialize USART
	USART_InitStruct.USART_BaudRate = WIFI_USART_BAUD;
 80013b8:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 80013bc:	60bb      	str	r3, [r7, #8]
	USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 80013be:	2300      	movs	r3, #0
 80013c0:	82bb      	strh	r3, [r7, #20]
	USART_InitStruct.USART_Mode = USART_Mode_Tx | USART_Mode_Rx;
 80013c2:	230c      	movs	r3, #12
 80013c4:	827b      	strh	r3, [r7, #18]
	USART_InitStruct.USART_Parity = USART_Parity_No;
 80013c6:	2300      	movs	r3, #0
 80013c8:	823b      	strh	r3, [r7, #16]
	USART_InitStruct.USART_StopBits = USART_StopBits_1;
 80013ca:	2300      	movs	r3, #0
 80013cc:	81fb      	strh	r3, [r7, #14]
	USART_InitStruct.USART_WordLength = USART_WordLength_8b;
 80013ce:	2300      	movs	r3, #0
 80013d0:	81bb      	strh	r3, [r7, #12]
	USART_Cmd(WIFI_USART, ENABLE);
 80013d2:	480f      	ldr	r0, [pc, #60]	; (8001410 <wifiConfig+0x68>)
 80013d4:	2101      	movs	r1, #1
 80013d6:	f000 fae1 	bl	800199c <USART_Cmd>
	USART_Init(WIFI_USART, &USART_InitStruct);
 80013da:	f107 0308 	add.w	r3, r7, #8
 80013de:	480c      	ldr	r0, [pc, #48]	; (8001410 <wifiConfig+0x68>)
 80013e0:	4619      	mov	r1, r3
 80013e2:	f000 f9c5 	bl	8001770 <USART_Init>

	// Enable RX interrupt
	USART_ITConfig(WIFI_USART, USART_IT_RXNE, ENABLE);
 80013e6:	480a      	ldr	r0, [pc, #40]	; (8001410 <wifiConfig+0x68>)
 80013e8:	f240 5125 	movw	r1, #1317	; 0x525
 80013ec:	2201      	movs	r2, #1
 80013ee:	f000 fcf9 	bl	8001de4 <USART_ITConfig>

	// Initialize NVIC
	NVIC_InitStruct.NVIC_IRQChannel = WIFI_USART_IRQ;
 80013f2:	2327      	movs	r3, #39	; 0x27
 80013f4:	713b      	strb	r3, [r7, #4]
	NVIC_InitStruct.NVIC_IRQChannelCmd = ENABLE;
 80013f6:	2301      	movs	r3, #1
 80013f8:	71fb      	strb	r3, [r7, #7]
	NVIC_InitStruct.NVIC_IRQChannelPreemptionPriority = 0;
 80013fa:	2300      	movs	r3, #0
 80013fc:	717b      	strb	r3, [r7, #5]
	NVIC_InitStruct.NVIC_IRQChannelSubPriority = 0;
 80013fe:	2300      	movs	r3, #0
 8001400:	71bb      	strb	r3, [r7, #6]
	NVIC_Init(&NVIC_InitStruct);
 8001402:	1d3b      	adds	r3, r7, #4
 8001404:	4618      	mov	r0, r3
 8001406:	f004 fa0f 	bl	8005828 <NVIC_Init>
}
 800140a:	3718      	adds	r7, #24
 800140c:	46bd      	mov	sp, r7
 800140e:	bd80      	pop	{r7, pc}
 8001410:	40004800 	.word	0x40004800

08001414 <pwmInit>:


/*********************************************************************************************
 * Initialize PWM GPIO
 *********************************************************************************************/
void pwmInit() {
 8001414:	b580      	push	{r7, lr}
 8001416:	b082      	sub	sp, #8
 8001418:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;

	// Enable clock
	RCC_AHB1PeriphClockCmd(PWM_MOTOR_CLK | PWM_SERVO_CLK, ENABLE);
 800141a:	2004      	movs	r0, #4
 800141c:	2101      	movs	r1, #1
 800141e:	f002 ff15 	bl	800424c <RCC_AHB1PeriphClockCmd>

	// Set alternate function
	GPIO_PinAFConfig(PWM_MOTOR_PORT, PWM_MOTOR_1_PINSOURCE | PWM_MOTOR_2_PINSOURCE, PWM_MOTOR_AF);
 8001422:	4813      	ldr	r0, [pc, #76]	; (8001470 <pwmInit+0x5c>)
 8001424:	210f      	movs	r1, #15
 8001426:	2202      	movs	r2, #2
 8001428:	f003 fb68 	bl	8004afc <GPIO_PinAFConfig>
	GPIO_PinAFConfig(PWM_SERVO_PORT, PWM_SERVO_PINSOURCE, PWM_SERVO_AF);
 800142c:	4810      	ldr	r0, [pc, #64]	; (8001470 <pwmInit+0x5c>)
 800142e:	2109      	movs	r1, #9
 8001430:	2202      	movs	r2, #2
 8001432:	f003 fb63 	bl	8004afc <GPIO_PinAFConfig>

	// Configure GPIO
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;					// Set pin to alternate mode
 8001436:	2302      	movs	r3, #2
 8001438:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 800143a:	2300      	movs	r3, #0
 800143c:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 800143e:	2300      	movs	r3, #0
 8001440:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8001442:	2302      	movs	r3, #2
 8001444:	717b      	strb	r3, [r7, #5]

	GPIO_InitStructure.GPIO_Pin = PWM_MOTOR_1_PIN | PWM_MOTOR_2_PIN;
 8001446:	f44f 73c0 	mov.w	r3, #384	; 0x180
 800144a:	603b      	str	r3, [r7, #0]
	GPIO_Init(PWM_MOTOR_PORT, &GPIO_InitStructure);
 800144c:	463b      	mov	r3, r7
 800144e:	4808      	ldr	r0, [pc, #32]	; (8001470 <pwmInit+0x5c>)
 8001450:	4619      	mov	r1, r3
 8001452:	f003 f9e5 	bl	8004820 <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = PWM_SERVO_PIN;
 8001456:	f44f 7300 	mov.w	r3, #512	; 0x200
 800145a:	603b      	str	r3, [r7, #0]
	GPIO_Init(PWM_SERVO_PORT, &GPIO_InitStructure);
 800145c:	463b      	mov	r3, r7
 800145e:	4804      	ldr	r0, [pc, #16]	; (8001470 <pwmInit+0x5c>)
 8001460:	4619      	mov	r1, r3
 8001462:	f003 f9dd 	bl	8004820 <GPIO_Init>

	pwmTimerConfig();
 8001466:	f000 f805 	bl	8001474 <pwmTimerConfig>
}
 800146a:	3708      	adds	r7, #8
 800146c:	46bd      	mov	sp, r7
 800146e:	bd80      	pop	{r7, pc}
 8001470:	40020800 	.word	0x40020800

08001474 <pwmTimerConfig>:


/*********************************************************************************************
 * Initializes Timer
 *********************************************************************************************/
void pwmTimerConfig() {
 8001474:	b580      	push	{r7, lr}
 8001476:	b084      	sub	sp, #16
 8001478:	af00      	add	r7, sp, #0
	TIM_TimeBaseInitTypeDef TIM_InitStructure;

	// Enable clock
	RCC_APB1PeriphClockCmd(PWM_TIM_CLK, ENABLE);
 800147a:	2002      	movs	r0, #2
 800147c:	2101      	movs	r1, #1
 800147e:	f002 ff3f 	bl	8004300 <RCC_APB1PeriphClockCmd>
	/*******************************************
	 * For servo, want PWM pulses such that:
	 * 		- 50% duty (1500us) -> 0 degrees
	 * Max values: 700us - 2300us
	 *******************************************/
	TIM_InitStructure.TIM_Prescaler = PWM_TIM_PRESCALER;
 8001482:	2309      	movs	r3, #9
 8001484:	80bb      	strh	r3, [r7, #4]
	TIM_InitStructure.TIM_CounterMode = TIM_CounterMode_Up;
 8001486:	2300      	movs	r3, #0
 8001488:	80fb      	strh	r3, [r7, #6]
	TIM_InitStructure.TIM_Period = PWM_TIM_PERIOD;
 800148a:	f641 737f 	movw	r3, #8063	; 0x1f7f
 800148e:	60bb      	str	r3, [r7, #8]
	TIM_InitStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 8001490:	2300      	movs	r3, #0
 8001492:	81bb      	strh	r3, [r7, #12]
	TIM_InitStructure.TIM_RepetitionCounter = 0;						// Don't count repetitions
 8001494:	2300      	movs	r3, #0
 8001496:	73bb      	strb	r3, [r7, #14]
	TIM_TimeBaseInit(PWM_TIM, &TIM_InitStructure);
 8001498:	1d3b      	adds	r3, r7, #4
 800149a:	4805      	ldr	r0, [pc, #20]	; (80014b0 <pwmTimerConfig+0x3c>)
 800149c:	4619      	mov	r1, r3
 800149e:	f000 fe67 	bl	8002170 <TIM_TimeBaseInit>

	// Start timer
	TIM_Cmd(PWM_TIM, ENABLE);
 80014a2:	4803      	ldr	r0, [pc, #12]	; (80014b0 <pwmTimerConfig+0x3c>)
 80014a4:	2101      	movs	r1, #1
 80014a6:	f000 ffe5 	bl	8002474 <TIM_Cmd>
}
 80014aa:	3710      	adds	r7, #16
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bd80      	pop	{r7, pc}
 80014b0:	40000400 	.word	0x40000400

080014b4 <photoResistorInit>:


/*********************************************************************************************
 * Initializes Photo Resistors
 *********************************************************************************************/
void photoResistorInit() {
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b082      	sub	sp, #8
 80014b8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;

	// Enable clock
	RCC_AHB1PeriphClockCmd(PHOTO_CLK, ENABLE);
 80014ba:	2004      	movs	r0, #4
 80014bc:	2101      	movs	r1, #1
 80014be:	f002 fec5 	bl	800424c <RCC_AHB1PeriphClockCmd>

	// Configure GPIO
	GPIO_InitStructure.GPIO_Pin = PHOTO_PINS;
 80014c2:	2307      	movs	r3, #7
 80014c4:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AN;					// Set pin to analog mode
 80014c6:	2303      	movs	r3, #3
 80014c8:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80014ca:	2300      	movs	r3, #0
 80014cc:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(PHOTO_PORT, &GPIO_InitStructure);
 80014ce:	463b      	mov	r3, r7
 80014d0:	4808      	ldr	r0, [pc, #32]	; (80014f4 <photoResistorInit+0x40>)
 80014d2:	4619      	mov	r1, r3
 80014d4:	f003 f9a4 	bl	8004820 <GPIO_Init>

	// Configure ADC
	adcConfig();
 80014d8:	f000 f812 	bl	8001500 <adcConfig>

	// Initialize read photo resistor timer
	read_photo = swTimerInit( 1280, REPEAT, prvReadPhotoCallback );
 80014dc:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 80014e0:	2101      	movs	r1, #1
 80014e2:	4a05      	ldr	r2, [pc, #20]	; (80014f8 <photoResistorInit+0x44>)
 80014e4:	f7fe ffce 	bl	8000484 <swTimerInit>
 80014e8:	4602      	mov	r2, r0
 80014ea:	4b04      	ldr	r3, [pc, #16]	; (80014fc <photoResistorInit+0x48>)
 80014ec:	601a      	str	r2, [r3, #0]
}
 80014ee:	3708      	adds	r7, #8
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bd80      	pop	{r7, pc}
 80014f4:	40020800 	.word	0x40020800
 80014f8:	080006a5 	.word	0x080006a5
 80014fc:	2001c1d4 	.word	0x2001c1d4

08001500 <adcConfig>:


/*********************************************************************************************
 * Initializes ADC
 *********************************************************************************************/
void adcConfig() {
 8001500:	b580      	push	{r7, lr}
 8001502:	b086      	sub	sp, #24
 8001504:	af00      	add	r7, sp, #0
	ADC_InitTypeDef  ADC_InitStructure;

	// Enable clock
	RCC_APB2PeriphClockCmd(PHOTO_ADC_CLK, ENABLE);
 8001506:	f44f 7080 	mov.w	r0, #256	; 0x100
 800150a:	2101      	movs	r1, #1
 800150c:	f002 ff16 	bl	800433c <RCC_APB2PeriphClockCmd>

	// Put everything back to default values
	ADC_DeInit();
 8001510:	f003 fc44 	bl	8004d9c <ADC_DeInit>

	// Configure ADC
	ADC_InitStructure.ADC_Resolution = ADC_Resolution_12b;
 8001514:	2300      	movs	r3, #0
 8001516:	603b      	str	r3, [r7, #0]
	ADC_InitStructure.ADC_ScanConvMode = DISABLE;
 8001518:	2300      	movs	r3, #0
 800151a:	713b      	strb	r3, [r7, #4]
	ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
 800151c:	2300      	movs	r3, #0
 800151e:	717b      	strb	r3, [r7, #5]
	ADC_InitStructure.ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
 8001520:	2300      	movs	r3, #0
 8001522:	60bb      	str	r3, [r7, #8]
	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
 8001524:	2300      	movs	r3, #0
 8001526:	613b      	str	r3, [r7, #16]
	ADC_InitStructure.ADC_NbrOfConversion= 1;
 8001528:	2301      	movs	r3, #1
 800152a:	753b      	strb	r3, [r7, #20]
	ADC_Init(PHOTO_ADC, &ADC_InitStructure);
 800152c:	463b      	mov	r3, r7
 800152e:	4805      	ldr	r0, [pc, #20]	; (8001544 <adcConfig+0x44>)
 8001530:	4619      	mov	r1, r3
 8001532:	f003 fc41 	bl	8004db8 <ADC_Init>

	// Enable ADC
	ADC_Cmd(PHOTO_ADC, ENABLE);
 8001536:	4803      	ldr	r0, [pc, #12]	; (8001544 <adcConfig+0x44>)
 8001538:	2101      	movs	r1, #1
 800153a:	f003 fced 	bl	8004f18 <ADC_Cmd>
}
 800153e:	3718      	adds	r7, #24
 8001540:	46bd      	mov	sp, r7
 8001542:	bd80      	pop	{r7, pc}
 8001544:	40012000 	.word	0x40012000

08001548 <measuredPowerInit>:


/*********************************************************************************************
 * Initializes Measured Power GPIO
 *********************************************************************************************/
void measuredPowerInit() {
 8001548:	b580      	push	{r7, lr}
 800154a:	b082      	sub	sp, #8
 800154c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;

	// Enable clock
	RCC_AHB1PeriphClockCmd(MEASURED_POWER_CLK, ENABLE);
 800154e:	2004      	movs	r0, #4
 8001550:	2101      	movs	r1, #1
 8001552:	f002 fe7b 	bl	800424c <RCC_AHB1PeriphClockCmd>

	// Configure GPIO
	GPIO_InitStructure.GPIO_Pin = MEASURED_POWER_PIN;
 8001556:	2308      	movs	r3, #8
 8001558:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AN;					// Set pin to analog mode
 800155a:	2303      	movs	r3, #3
 800155c:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 800155e:	2300      	movs	r3, #0
 8001560:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(MEASURED_POWER_PORT, &GPIO_InitStructure);
 8001562:	463b      	mov	r3, r7
 8001564:	4807      	ldr	r0, [pc, #28]	; (8001584 <measuredPowerInit+0x3c>)
 8001566:	4619      	mov	r1, r3
 8001568:	f003 f95a 	bl	8004820 <GPIO_Init>

	// Note: Since both get initialized and use the same ADC, don't need to call it twice
	// adcConfig();

	// Initialize read measured power timer
	read_power = swTimerInit( 12800, REPEAT, prvReadPowerCallback );
 800156c:	f44f 5048 	mov.w	r0, #12800	; 0x3200
 8001570:	2101      	movs	r1, #1
 8001572:	4a05      	ldr	r2, [pc, #20]	; (8001588 <measuredPowerInit+0x40>)
 8001574:	f7fe ff86 	bl	8000484 <swTimerInit>
 8001578:	4602      	mov	r2, r0
 800157a:	4b04      	ldr	r3, [pc, #16]	; (800158c <measuredPowerInit+0x44>)
 800157c:	601a      	str	r2, [r3, #0]
}
 800157e:	3708      	adds	r7, #8
 8001580:	46bd      	mov	sp, r7
 8001582:	bd80      	pop	{r7, pc}
 8001584:	40020800 	.word	0x40020800
 8001588:	080005f9 	.word	0x080005f9
 800158c:	2001c1dc 	.word	0x2001c1dc

08001590 <ultrasonicInit>:


/*********************************************************************************************
 * Initializes Ultrasonic GPIO
 *********************************************************************************************/
void ultrasonicInit() {
 8001590:	b580      	push	{r7, lr}
 8001592:	b082      	sub	sp, #8
 8001594:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct;

    // Enable clock
    RCC_AHB1PeriphClockCmd(ULTRA_CLK, ENABLE);
 8001596:	2001      	movs	r0, #1
 8001598:	2101      	movs	r1, #1
 800159a:	f002 fe57 	bl	800424c <RCC_AHB1PeriphClockCmd>

    // Configure GPIO
    GPIO_InitStruct.GPIO_Pin = ULTRA_PINS;
 800159e:	23e0      	movs	r3, #224	; 0xe0
 80015a0:	603b      	str	r3, [r7, #0]
    GPIO_InitStruct.GPIO_Mode = GPIO_Mode_IN;
 80015a2:	2300      	movs	r3, #0
 80015a4:	713b      	strb	r3, [r7, #4]
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 80015a6:	2300      	movs	r3, #0
 80015a8:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_UP;
 80015aa:	2301      	movs	r3, #1
 80015ac:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_100MHz;
 80015ae:	2303      	movs	r3, #3
 80015b0:	717b      	strb	r3, [r7, #5]
	GPIO_Init(ULTRA_PORT, &GPIO_InitStruct);
 80015b2:	463b      	mov	r3, r7
 80015b4:	4805      	ldr	r0, [pc, #20]	; (80015cc <ultrasonicInit+0x3c>)
 80015b6:	4619      	mov	r1, r3
 80015b8:	f003 f932 	bl	8004820 <GPIO_Init>

	extiConfig();
 80015bc:	f000 f808 	bl	80015d0 <extiConfig>

	ultrasonicTimerConfig();
 80015c0:	f000 f82a 	bl	8001618 <ultrasonicTimerConfig>
}
 80015c4:	3708      	adds	r7, #8
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bd80      	pop	{r7, pc}
 80015ca:	bf00      	nop
 80015cc:	40020000 	.word	0x40020000

080015d0 <extiConfig>:


/*********************************************************************************************
 * Initializes Ultrasonic EXTI
 *********************************************************************************************/
void extiConfig() {
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b084      	sub	sp, #16
 80015d4:	af00      	add	r7, sp, #0
    EXTI_InitTypeDef EXTI_InitStruct;

    // Set pinsources
    SYSCFG_EXTILineConfig(ULTRA_EXTI_PORT, ULTRA_EXTI_PINSOURCES);
 80015d6:	2000      	movs	r0, #0
 80015d8:	2107      	movs	r1, #7
 80015da:	f002 fac9 	bl	8003b70 <SYSCFG_EXTILineConfig>

    // Configure EXTI
    EXTI_InitStruct.EXTI_Line = ULTRA_EXTI_LINES;
 80015de:	23e0      	movs	r3, #224	; 0xe0
 80015e0:	60bb      	str	r3, [r7, #8]
	EXTI_InitStruct.EXTI_LineCmd = ENABLE;
 80015e2:	2301      	movs	r3, #1
 80015e4:	73bb      	strb	r3, [r7, #14]
	EXTI_InitStruct.EXTI_Mode = EXTI_Mode_Interrupt;
 80015e6:	2300      	movs	r3, #0
 80015e8:	733b      	strb	r3, [r7, #12]
	EXTI_InitStruct.EXTI_Trigger = EXTI_Trigger_Rising_Falling;
 80015ea:	2310      	movs	r3, #16
 80015ec:	737b      	strb	r3, [r7, #13]
	EXTI_Init(&EXTI_InitStruct);
 80015ee:	f107 0308 	add.w	r3, r7, #8
 80015f2:	4618      	mov	r0, r3
 80015f4:	f003 fae2 	bl	8004bbc <EXTI_Init>

	NVIC_InitTypeDef NVIC_InitStruct;

	// Configure Interrupt
	NVIC_InitStruct.NVIC_IRQChannel = ULTRA_EXTI_IRQ;
 80015f8:	2317      	movs	r3, #23
 80015fa:	713b      	strb	r3, [r7, #4]
	NVIC_InitStruct.NVIC_IRQChannelPreemptionPriority = 0x00;
 80015fc:	2300      	movs	r3, #0
 80015fe:	717b      	strb	r3, [r7, #5]
	NVIC_InitStruct.NVIC_IRQChannelSubPriority = 0x01;
 8001600:	2301      	movs	r3, #1
 8001602:	71bb      	strb	r3, [r7, #6]
	NVIC_InitStruct.NVIC_IRQChannelCmd = ENABLE;
 8001604:	2301      	movs	r3, #1
 8001606:	71fb      	strb	r3, [r7, #7]
	NVIC_Init(&NVIC_InitStruct);
 8001608:	1d3b      	adds	r3, r7, #4
 800160a:	4618      	mov	r0, r3
 800160c:	f004 f90c 	bl	8005828 <NVIC_Init>
}
 8001610:	3710      	adds	r7, #16
 8001612:	46bd      	mov	sp, r7
 8001614:	bd80      	pop	{r7, pc}
 8001616:	bf00      	nop

08001618 <ultrasonicTimerConfig>:


void ultrasonicTimerConfig() {
 8001618:	b580      	push	{r7, lr}
 800161a:	b084      	sub	sp, #16
 800161c:	af00      	add	r7, sp, #0
	TIM_TimeBaseInitTypeDef timerInitStructure;

	// Enable clock
	RCC_APB1PeriphClockCmd(ULTRA_TIM_CLK, ENABLE);
 800161e:	2001      	movs	r0, #1
 8001620:	2101      	movs	r1, #1
 8001622:	f002 fe6d 	bl	8004300 <RCC_APB1PeriphClockCmd>

	// Configure timer
	timerInitStructure.TIM_Prescaler = ULTRA_TIM_PRESCALER;
 8001626:	f44f 73c8 	mov.w	r3, #400	; 0x190
 800162a:	80bb      	strh	r3, [r7, #4]
	timerInitStructure.TIM_CounterMode = TIM_CounterMode_Up;
 800162c:	2300      	movs	r3, #0
 800162e:	80fb      	strh	r3, [r7, #6]
	timerInitStructure.TIM_Period = ULTRA_TIM_PERIOD;
 8001630:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001634:	60bb      	str	r3, [r7, #8]
	timerInitStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 8001636:	2300      	movs	r3, #0
 8001638:	81bb      	strh	r3, [r7, #12]
	timerInitStructure.TIM_RepetitionCounter = 0;
 800163a:	2300      	movs	r3, #0
 800163c:	73bb      	strb	r3, [r7, #14]
	TIM_TimeBaseInit(ULTRA_TIM, &timerInitStructure);
 800163e:	1d3b      	adds	r3, r7, #4
 8001640:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001644:	4619      	mov	r1, r3
 8001646:	f000 fd93 	bl	8002170 <TIM_TimeBaseInit>

	// Enable timer
	TIM_Cmd(ULTRA_TIM, ENABLE);
 800164a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800164e:	2101      	movs	r1, #1
 8001650:	f000 ff10 	bl	8002474 <TIM_Cmd>
}
 8001654:	3710      	adds	r7, #16
 8001656:	46bd      	mov	sp, r7
 8001658:	bd80      	pop	{r7, pc}
 800165a:	bf00      	nop

0800165c <USART_DeInit>:
  * @param  USARTx: where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or 
  *         UART peripheral.
  * @retval None
  */
void USART_DeInit(USART_TypeDef* USARTx)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b082      	sub	sp, #8
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  if (USARTx == USART1)
 8001664:	687a      	ldr	r2, [r7, #4]
 8001666:	4b3a      	ldr	r3, [pc, #232]	; (8001750 <USART_DeInit+0xf4>)
 8001668:	429a      	cmp	r2, r3
 800166a:	d108      	bne.n	800167e <USART_DeInit+0x22>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
 800166c:	2010      	movs	r0, #16
 800166e:	2101      	movs	r1, #1
 8001670:	f002 fefa 	bl	8004468 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 8001674:	2010      	movs	r0, #16
 8001676:	2100      	movs	r1, #0
 8001678:	f002 fef6 	bl	8004468 <RCC_APB2PeriphResetCmd>
 800167c:	e065      	b.n	800174a <USART_DeInit+0xee>
  }
  else if (USARTx == USART2)
 800167e:	687a      	ldr	r2, [r7, #4]
 8001680:	4b34      	ldr	r3, [pc, #208]	; (8001754 <USART_DeInit+0xf8>)
 8001682:	429a      	cmp	r2, r3
 8001684:	d10a      	bne.n	800169c <USART_DeInit+0x40>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
 8001686:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800168a:	2101      	movs	r1, #1
 800168c:	f002 fece 	bl	800442c <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
 8001690:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001694:	2100      	movs	r1, #0
 8001696:	f002 fec9 	bl	800442c <RCC_APB1PeriphResetCmd>
 800169a:	e056      	b.n	800174a <USART_DeInit+0xee>
  }
  else if (USARTx == USART3)
 800169c:	687a      	ldr	r2, [r7, #4]
 800169e:	4b2e      	ldr	r3, [pc, #184]	; (8001758 <USART_DeInit+0xfc>)
 80016a0:	429a      	cmp	r2, r3
 80016a2:	d10a      	bne.n	80016ba <USART_DeInit+0x5e>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
 80016a4:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80016a8:	2101      	movs	r1, #1
 80016aa:	f002 febf 	bl	800442c <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 80016ae:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80016b2:	2100      	movs	r1, #0
 80016b4:	f002 feba 	bl	800442c <RCC_APB1PeriphResetCmd>
 80016b8:	e047      	b.n	800174a <USART_DeInit+0xee>
  }    
  else if (USARTx == UART4)
 80016ba:	687a      	ldr	r2, [r7, #4]
 80016bc:	4b27      	ldr	r3, [pc, #156]	; (800175c <USART_DeInit+0x100>)
 80016be:	429a      	cmp	r2, r3
 80016c0:	d10a      	bne.n	80016d8 <USART_DeInit+0x7c>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
 80016c2:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80016c6:	2101      	movs	r1, #1
 80016c8:	f002 feb0 	bl	800442c <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
 80016cc:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80016d0:	2100      	movs	r1, #0
 80016d2:	f002 feab 	bl	800442c <RCC_APB1PeriphResetCmd>
 80016d6:	e038      	b.n	800174a <USART_DeInit+0xee>
  }
  else if (USARTx == UART5)
 80016d8:	687a      	ldr	r2, [r7, #4]
 80016da:	4b21      	ldr	r3, [pc, #132]	; (8001760 <USART_DeInit+0x104>)
 80016dc:	429a      	cmp	r2, r3
 80016de:	d10a      	bne.n	80016f6 <USART_DeInit+0x9a>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
 80016e0:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80016e4:	2101      	movs	r1, #1
 80016e6:	f002 fea1 	bl	800442c <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 80016ea:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80016ee:	2100      	movs	r1, #0
 80016f0:	f002 fe9c 	bl	800442c <RCC_APB1PeriphResetCmd>
 80016f4:	e029      	b.n	800174a <USART_DeInit+0xee>
  }  
  else if (USARTx == USART6)
 80016f6:	687a      	ldr	r2, [r7, #4]
 80016f8:	4b1a      	ldr	r3, [pc, #104]	; (8001764 <USART_DeInit+0x108>)
 80016fa:	429a      	cmp	r2, r3
 80016fc:	d108      	bne.n	8001710 <USART_DeInit+0xb4>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, ENABLE);
 80016fe:	2020      	movs	r0, #32
 8001700:	2101      	movs	r1, #1
 8001702:	f002 feb1 	bl	8004468 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, DISABLE);
 8001706:	2020      	movs	r0, #32
 8001708:	2100      	movs	r1, #0
 800170a:	f002 fead 	bl	8004468 <RCC_APB2PeriphResetCmd>
 800170e:	e01c      	b.n	800174a <USART_DeInit+0xee>
  }
  else if (USARTx == UART7)
 8001710:	687a      	ldr	r2, [r7, #4]
 8001712:	4b15      	ldr	r3, [pc, #84]	; (8001768 <USART_DeInit+0x10c>)
 8001714:	429a      	cmp	r2, r3
 8001716:	d10a      	bne.n	800172e <USART_DeInit+0xd2>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART7, ENABLE);
 8001718:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800171c:	2101      	movs	r1, #1
 800171e:	f002 fe85 	bl	800442c <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART7, DISABLE);
 8001722:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001726:	2100      	movs	r1, #0
 8001728:	f002 fe80 	bl	800442c <RCC_APB1PeriphResetCmd>
 800172c:	e00d      	b.n	800174a <USART_DeInit+0xee>
  }     
  else
  {
    if (USARTx == UART8)
 800172e:	687a      	ldr	r2, [r7, #4]
 8001730:	4b0e      	ldr	r3, [pc, #56]	; (800176c <USART_DeInit+0x110>)
 8001732:	429a      	cmp	r2, r3
 8001734:	d109      	bne.n	800174a <USART_DeInit+0xee>
    { 
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART8, ENABLE);
 8001736:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 800173a:	2101      	movs	r1, #1
 800173c:	f002 fe76 	bl	800442c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART8, DISABLE);
 8001740:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8001744:	2100      	movs	r1, #0
 8001746:	f002 fe71 	bl	800442c <RCC_APB1PeriphResetCmd>
    }
  }
}
 800174a:	3708      	adds	r7, #8
 800174c:	46bd      	mov	sp, r7
 800174e:	bd80      	pop	{r7, pc}
 8001750:	40011000 	.word	0x40011000
 8001754:	40004400 	.word	0x40004400
 8001758:	40004800 	.word	0x40004800
 800175c:	40004c00 	.word	0x40004c00
 8001760:	40005000 	.word	0x40005000
 8001764:	40011400 	.word	0x40011400
 8001768:	40007800 	.word	0x40007800
 800176c:	40007c00 	.word	0x40007c00

08001770 <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b08a      	sub	sp, #40	; 0x28
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
 8001778:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 800177a:	2300      	movs	r3, #0
 800177c:	627b      	str	r3, [r7, #36]	; 0x24
 800177e:	2300      	movs	r3, #0
 8001780:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 8001782:	2300      	movs	r3, #0
 8001784:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 8001786:	2300      	movs	r3, #0
 8001788:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	8a1b      	ldrh	r3, [r3, #16]
 800178e:	b29b      	uxth	r3, r3
 8001790:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8001792:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001794:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001798:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 800179a:	683b      	ldr	r3, [r7, #0]
 800179c:	88db      	ldrh	r3, [r3, #6]
 800179e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80017a0:	4313      	orrs	r3, r2
 80017a2:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 80017a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017a6:	b29a      	uxth	r2, r3
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	899b      	ldrh	r3, [r3, #12]
 80017b0:	b29b      	uxth	r3, r3
 80017b2:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 80017b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017b6:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80017ba:	f023 030c 	bic.w	r3, r3, #12
 80017be:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80017c0:	683b      	ldr	r3, [r7, #0]
 80017c2:	889a      	ldrh	r2, [r3, #4]
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	891b      	ldrh	r3, [r3, #8]
 80017c8:	4313      	orrs	r3, r2
 80017ca:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 80017cc:	683b      	ldr	r3, [r7, #0]
 80017ce:	895b      	ldrh	r3, [r3, #10]

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80017d0:	4313      	orrs	r3, r2
 80017d2:	b29b      	uxth	r3, r3
 80017d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80017d6:	4313      	orrs	r3, r2
 80017d8:	627b      	str	r3, [r7, #36]	; 0x24
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 80017da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017dc:	b29a      	uxth	r2, r3
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	8a9b      	ldrh	r3, [r3, #20]
 80017e6:	b29b      	uxth	r3, r3
 80017e8:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 80017ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80017f0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 80017f2:	683b      	ldr	r3, [r7, #0]
 80017f4:	899b      	ldrh	r3, [r3, #12]
 80017f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80017f8:	4313      	orrs	r3, r2
 80017fa:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 80017fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017fe:	b29a      	uxth	r2, r3
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8001804:	f107 0308 	add.w	r3, r7, #8
 8001808:	4618      	mov	r0, r3
 800180a:	f002 fc0b 	bl	8004024 <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 800180e:	687a      	ldr	r2, [r7, #4]
 8001810:	4b31      	ldr	r3, [pc, #196]	; (80018d8 <USART_Init+0x168>)
 8001812:	429a      	cmp	r2, r3
 8001814:	d003      	beq.n	800181e <USART_Init+0xae>
 8001816:	687a      	ldr	r2, [r7, #4]
 8001818:	4b30      	ldr	r3, [pc, #192]	; (80018dc <USART_Init+0x16c>)
 800181a:	429a      	cmp	r2, r3
 800181c:	d102      	bne.n	8001824 <USART_Init+0xb4>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 800181e:	697b      	ldr	r3, [r7, #20]
 8001820:	623b      	str	r3, [r7, #32]
 8001822:	e001      	b.n	8001828 <USART_Init+0xb8>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8001824:	693b      	ldr	r3, [r7, #16]
 8001826:	623b      	str	r3, [r7, #32]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	899b      	ldrh	r3, [r3, #12]
 800182c:	b29b      	uxth	r3, r3
 800182e:	b29b      	uxth	r3, r3
 8001830:	b21b      	sxth	r3, r3
 8001832:	2b00      	cmp	r3, #0
 8001834:	da0c      	bge.n	8001850 <USART_Init+0xe0>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8001836:	6a3a      	ldr	r2, [r7, #32]
 8001838:	4613      	mov	r3, r2
 800183a:	009b      	lsls	r3, r3, #2
 800183c:	4413      	add	r3, r2
 800183e:	009a      	lsls	r2, r3, #2
 8001840:	441a      	add	r2, r3
 8001842:	683b      	ldr	r3, [r7, #0]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	005b      	lsls	r3, r3, #1
 8001848:	fbb2 f3f3 	udiv	r3, r2, r3
 800184c:	61fb      	str	r3, [r7, #28]
 800184e:	e00b      	b.n	8001868 <USART_Init+0xf8>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8001850:	6a3a      	ldr	r2, [r7, #32]
 8001852:	4613      	mov	r3, r2
 8001854:	009b      	lsls	r3, r3, #2
 8001856:	4413      	add	r3, r2
 8001858:	009a      	lsls	r2, r3, #2
 800185a:	441a      	add	r2, r3
 800185c:	683b      	ldr	r3, [r7, #0]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	009b      	lsls	r3, r3, #2
 8001862:	fbb2 f3f3 	udiv	r3, r2, r3
 8001866:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 8001868:	69fa      	ldr	r2, [r7, #28]
 800186a:	4b1d      	ldr	r3, [pc, #116]	; (80018e0 <USART_Init+0x170>)
 800186c:	fba3 1302 	umull	r1, r3, r3, r2
 8001870:	095b      	lsrs	r3, r3, #5
 8001872:	011b      	lsls	r3, r3, #4
 8001874:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8001876:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001878:	091b      	lsrs	r3, r3, #4
 800187a:	2264      	movs	r2, #100	; 0x64
 800187c:	fb02 f303 	mul.w	r3, r2, r3
 8001880:	69fa      	ldr	r2, [r7, #28]
 8001882:	1ad3      	subs	r3, r2, r3
 8001884:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	899b      	ldrh	r3, [r3, #12]
 800188a:	b29b      	uxth	r3, r3
 800188c:	b29b      	uxth	r3, r3
 800188e:	b21b      	sxth	r3, r3
 8001890:	2b00      	cmp	r3, #0
 8001892:	da0d      	bge.n	80018b0 <USART_Init+0x140>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8001894:	69bb      	ldr	r3, [r7, #24]
 8001896:	00db      	lsls	r3, r3, #3
 8001898:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800189c:	4b10      	ldr	r3, [pc, #64]	; (80018e0 <USART_Init+0x170>)
 800189e:	fba3 1302 	umull	r1, r3, r3, r2
 80018a2:	095b      	lsrs	r3, r3, #5
 80018a4:	f003 0307 	and.w	r3, r3, #7
 80018a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80018aa:	4313      	orrs	r3, r2
 80018ac:	627b      	str	r3, [r7, #36]	; 0x24
 80018ae:	e00c      	b.n	80018ca <USART_Init+0x15a>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 80018b0:	69bb      	ldr	r3, [r7, #24]
 80018b2:	011b      	lsls	r3, r3, #4
 80018b4:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80018b8:	4b09      	ldr	r3, [pc, #36]	; (80018e0 <USART_Init+0x170>)
 80018ba:	fba3 1302 	umull	r1, r3, r3, r2
 80018be:	095b      	lsrs	r3, r3, #5
 80018c0:	f003 030f 	and.w	r3, r3, #15
 80018c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80018c6:	4313      	orrs	r3, r2
 80018c8:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 80018ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018cc:	b29a      	uxth	r2, r3
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	811a      	strh	r2, [r3, #8]
}
 80018d2:	3728      	adds	r7, #40	; 0x28
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd80      	pop	{r7, pc}
 80018d8:	40011000 	.word	0x40011000
 80018dc:	40011400 	.word	0x40011400
 80018e0:	51eb851f 	.word	0x51eb851f

080018e4 <USART_StructInit>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
 80018e4:	b480      	push	{r7}
 80018e6:	b083      	sub	sp, #12
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80018f2:	601a      	str	r2, [r3, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	2200      	movs	r2, #0
 80018f8:	809a      	strh	r2, [r3, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	2200      	movs	r2, #0
 80018fe:	80da      	strh	r2, [r3, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	2200      	movs	r2, #0
 8001904:	811a      	strh	r2, [r3, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	220c      	movs	r2, #12
 800190a:	815a      	strh	r2, [r3, #10]
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	2200      	movs	r2, #0
 8001910:	819a      	strh	r2, [r3, #12]
}
 8001912:	370c      	adds	r7, #12
 8001914:	46bd      	mov	sp, r7
 8001916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191a:	4770      	bx	lr

0800191c <USART_ClockInit>:
  *         contains the configuration information for the specified  USART peripheral.
  * @note   The Smart Card and Synchronous modes are not available for UART4 and UART5.    
  * @retval None
  */
void USART_ClockInit(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct)
{
 800191c:	b480      	push	{r7}
 800191e:	b085      	sub	sp, #20
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
 8001924:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00;
 8001926:	2300      	movs	r3, #0
 8001928:	60fb      	str	r3, [r7, #12]
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	8a1b      	ldrh	r3, [r3, #16]
 800192e:	b29b      	uxth	r3, r3
 8001930:	60fb      	str	r3, [r7, #12]
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= (uint32_t)~((uint32_t)CR2_CLOCK_CLEAR_MASK);
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001938:	60fb      	str	r3, [r7, #12]
  /* Configure the USART Clock, CPOL, CPHA and LastBit ------------*/
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
 800193a:	683b      	ldr	r3, [r7, #0]
 800193c:	881a      	ldrh	r2, [r3, #0]
 800193e:	683b      	ldr	r3, [r7, #0]
 8001940:	885b      	ldrh	r3, [r3, #2]
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 8001942:	4313      	orrs	r3, r2
 8001944:	b29a      	uxth	r2, r3
 8001946:	683b      	ldr	r3, [r7, #0]
 8001948:	889b      	ldrh	r3, [r3, #4]
 800194a:	4313      	orrs	r3, r2
 800194c:	b29a      	uxth	r2, r3
 800194e:	683b      	ldr	r3, [r7, #0]
 8001950:	88db      	ldrh	r3, [r3, #6]
 8001952:	4313      	orrs	r3, r2
 8001954:	b29b      	uxth	r3, r3
  /* Configure the USART Clock, CPOL, CPHA and LastBit ------------*/
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
 8001956:	68fa      	ldr	r2, [r7, #12]
 8001958:	4313      	orrs	r3, r2
 800195a:	60fb      	str	r3, [r7, #12]
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	b29a      	uxth	r2, r3
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	821a      	strh	r2, [r3, #16]
}
 8001964:	3714      	adds	r7, #20
 8001966:	46bd      	mov	sp, r7
 8001968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196c:	4770      	bx	lr
 800196e:	bf00      	nop

08001970 <USART_ClockStructInit>:
  * @param  USART_ClockInitStruct: pointer to a USART_ClockInitTypeDef structure
  *         which will be initialized.
  * @retval None
  */
void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct)
{
 8001970:	b480      	push	{r7}
 8001972:	b083      	sub	sp, #12
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
  /* USART_ClockInitStruct members default value */
  USART_ClockInitStruct->USART_Clock = USART_Clock_Disable;
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	2200      	movs	r2, #0
 800197c:	801a      	strh	r2, [r3, #0]
  USART_ClockInitStruct->USART_CPOL = USART_CPOL_Low;
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	2200      	movs	r2, #0
 8001982:	805a      	strh	r2, [r3, #2]
  USART_ClockInitStruct->USART_CPHA = USART_CPHA_1Edge;
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	2200      	movs	r2, #0
 8001988:	809a      	strh	r2, [r3, #4]
  USART_ClockInitStruct->USART_LastBit = USART_LastBit_Disable;
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	2200      	movs	r2, #0
 800198e:	80da      	strh	r2, [r3, #6]
}
 8001990:	370c      	adds	r7, #12
 8001992:	46bd      	mov	sp, r7
 8001994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001998:	4770      	bx	lr
 800199a:	bf00      	nop

0800199c <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 800199c:	b480      	push	{r7}
 800199e:	b083      	sub	sp, #12
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
 80019a4:	460b      	mov	r3, r1
 80019a6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80019a8:	78fb      	ldrb	r3, [r7, #3]
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d008      	beq.n	80019c0 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	899b      	ldrh	r3, [r3, #12]
 80019b2:	b29b      	uxth	r3, r3
 80019b4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80019b8:	b29a      	uxth	r2, r3
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	819a      	strh	r2, [r3, #12]
 80019be:	e007      	b.n	80019d0 <USART_Cmd+0x34>
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	899b      	ldrh	r3, [r3, #12]
 80019c4:	b29b      	uxth	r3, r3
 80019c6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80019ca:	b29a      	uxth	r2, r3
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	819a      	strh	r2, [r3, #12]
  }
}
 80019d0:	370c      	adds	r7, #12
 80019d2:	46bd      	mov	sp, r7
 80019d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d8:	4770      	bx	lr
 80019da:	bf00      	nop

080019dc <USART_SetPrescaler>:
  * @param  USART_Prescaler: specifies the prescaler clock. 
  * @note   The function is used for IrDA mode with UART4 and UART5.   
  * @retval None
  */
void USART_SetPrescaler(USART_TypeDef* USARTx, uint8_t USART_Prescaler)
{ 
 80019dc:	b480      	push	{r7}
 80019de:	b083      	sub	sp, #12
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
 80019e4:	460b      	mov	r3, r1
 80019e6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Clear the USART prescaler */
  USARTx->GTPR &= USART_GTPR_GT;
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	8b1b      	ldrh	r3, [r3, #24]
 80019ec:	b29b      	uxth	r3, r3
 80019ee:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80019f2:	b29a      	uxth	r2, r3
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	831a      	strh	r2, [r3, #24]
  /* Set the USART prescaler */
  USARTx->GTPR |= USART_Prescaler;
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	8b1b      	ldrh	r3, [r3, #24]
 80019fc:	b29a      	uxth	r2, r3
 80019fe:	78fb      	ldrb	r3, [r7, #3]
 8001a00:	b29b      	uxth	r3, r3
 8001a02:	4313      	orrs	r3, r2
 8001a04:	b29a      	uxth	r2, r3
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	831a      	strh	r2, [r3, #24]
}
 8001a0a:	370c      	adds	r7, #12
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a12:	4770      	bx	lr

08001a14 <USART_OverSampling8Cmd>:
  * @param  NewState: new state of the USART 8x oversampling mode.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_OverSampling8Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8001a14:	b480      	push	{r7}
 8001a16:	b083      	sub	sp, #12
 8001a18:	af00      	add	r7, sp, #0
 8001a1a:	6078      	str	r0, [r7, #4]
 8001a1c:	460b      	mov	r3, r1
 8001a1e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001a20:	78fb      	ldrb	r3, [r7, #3]
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d00a      	beq.n	8001a3c <USART_OverSampling8Cmd+0x28>
  {
    /* Enable the 8x Oversampling mode by setting the OVER8 bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_OVER8;
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	899b      	ldrh	r3, [r3, #12]
 8001a2a:	b29b      	uxth	r3, r3
 8001a2c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001a30:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001a34:	b29a      	uxth	r2, r3
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	819a      	strh	r2, [r3, #12]
 8001a3a:	e007      	b.n	8001a4c <USART_OverSampling8Cmd+0x38>
  }
  else
  {
    /* Disable the 8x Oversampling mode by clearing the OVER8 bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_OVER8);
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	899b      	ldrh	r3, [r3, #12]
 8001a40:	b29b      	uxth	r3, r3
 8001a42:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001a46:	b29a      	uxth	r2, r3
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	819a      	strh	r2, [r3, #12]
  }
}  
 8001a4c:	370c      	adds	r7, #12
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a54:	4770      	bx	lr
 8001a56:	bf00      	nop

08001a58 <USART_OneBitMethodCmd>:
  * @param  NewState: new state of the USART one bit sampling method.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_OneBitMethodCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	b083      	sub	sp, #12
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
 8001a60:	460b      	mov	r3, r1
 8001a62:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001a64:	78fb      	ldrb	r3, [r7, #3]
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d008      	beq.n	8001a7c <USART_OneBitMethodCmd+0x24>
  {
    /* Enable the one bit method by setting the ONEBITE bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_ONEBIT;
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	8a9b      	ldrh	r3, [r3, #20]
 8001a6e:	b29b      	uxth	r3, r3
 8001a70:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001a74:	b29a      	uxth	r2, r3
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	829a      	strh	r2, [r3, #20]
 8001a7a:	e007      	b.n	8001a8c <USART_OneBitMethodCmd+0x34>
  }
  else
  {
    /* Disable the one bit method by clearing the ONEBITE bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_ONEBIT);
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	8a9b      	ldrh	r3, [r3, #20]
 8001a80:	b29b      	uxth	r3, r3
 8001a82:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001a86:	b29a      	uxth	r2, r3
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	829a      	strh	r2, [r3, #20]
  }
}
 8001a8c:	370c      	adds	r7, #12
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a94:	4770      	bx	lr
 8001a96:	bf00      	nop

08001a98 <USART_SendData>:
  *         UART peripheral.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	b083      	sub	sp, #12
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
 8001aa0:	460b      	mov	r3, r1
 8001aa2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8001aa4:	887b      	ldrh	r3, [r7, #2]
 8001aa6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001aaa:	b29a      	uxth	r2, r3
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	809a      	strh	r2, [r3, #4]
}
 8001ab0:	370c      	adds	r7, #12
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab8:	4770      	bx	lr
 8001aba:	bf00      	nop

08001abc <USART_ReceiveData>:
  * @param  USARTx: where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or 
  *         UART peripheral.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 8001abc:	b480      	push	{r7}
 8001abe:	b083      	sub	sp, #12
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	889b      	ldrh	r3, [r3, #4]
 8001ac8:	b29b      	uxth	r3, r3
 8001aca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001ace:	b29b      	uxth	r3, r3
}
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	370c      	adds	r7, #12
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ada:	4770      	bx	lr

08001adc <USART_SetAddress>:
  *         UART peripheral.
  * @param  USART_Address: Indicates the address of the USART node.
  * @retval None
  */
void USART_SetAddress(USART_TypeDef* USARTx, uint8_t USART_Address)
{
 8001adc:	b480      	push	{r7}
 8001ade:	b083      	sub	sp, #12
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
 8001ae4:	460b      	mov	r3, r1
 8001ae6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_ADDRESS(USART_Address)); 
    
  /* Clear the USART address */
  USARTx->CR2 &= (uint16_t)~((uint16_t)USART_CR2_ADD);
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	8a1b      	ldrh	r3, [r3, #16]
 8001aec:	b29b      	uxth	r3, r3
 8001aee:	f023 030f 	bic.w	r3, r3, #15
 8001af2:	b29a      	uxth	r2, r3
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	821a      	strh	r2, [r3, #16]
  /* Set the USART address node */
  USARTx->CR2 |= USART_Address;
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	8a1b      	ldrh	r3, [r3, #16]
 8001afc:	b29a      	uxth	r2, r3
 8001afe:	78fb      	ldrb	r3, [r7, #3]
 8001b00:	b29b      	uxth	r3, r3
 8001b02:	4313      	orrs	r3, r2
 8001b04:	b29a      	uxth	r2, r3
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	821a      	strh	r2, [r3, #16]
}
 8001b0a:	370c      	adds	r7, #12
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b12:	4770      	bx	lr

08001b14 <USART_ReceiverWakeUpCmd>:
  * @param  NewState: new state of the USART mute mode.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ReceiverWakeUpCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8001b14:	b480      	push	{r7}
 8001b16:	b083      	sub	sp, #12
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
 8001b1c:	460b      	mov	r3, r1
 8001b1e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
 8001b20:	78fb      	ldrb	r3, [r7, #3]
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d008      	beq.n	8001b38 <USART_ReceiverWakeUpCmd+0x24>
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_RWU;
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	899b      	ldrh	r3, [r3, #12]
 8001b2a:	b29b      	uxth	r3, r3
 8001b2c:	f043 0302 	orr.w	r3, r3, #2
 8001b30:	b29a      	uxth	r2, r3
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	819a      	strh	r2, [r3, #12]
 8001b36:	e007      	b.n	8001b48 <USART_ReceiverWakeUpCmd+0x34>
  }
  else
  {
    /* Disable the USART mute mode by clearing the RWU bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_RWU);
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	899b      	ldrh	r3, [r3, #12]
 8001b3c:	b29b      	uxth	r3, r3
 8001b3e:	f023 0302 	bic.w	r3, r3, #2
 8001b42:	b29a      	uxth	r2, r3
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	819a      	strh	r2, [r3, #12]
  }
}
 8001b48:	370c      	adds	r7, #12
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b50:	4770      	bx	lr
 8001b52:	bf00      	nop

08001b54 <USART_WakeUpConfig>:
  *            @arg USART_WakeUp_IdleLine: WakeUp by an idle line detection
  *            @arg USART_WakeUp_AddressMark: WakeUp by an address mark
  * @retval None
  */
void USART_WakeUpConfig(USART_TypeDef* USARTx, uint16_t USART_WakeUp)
{
 8001b54:	b480      	push	{r7}
 8001b56:	b083      	sub	sp, #12
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
 8001b5c:	460b      	mov	r3, r1
 8001b5e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_WAKEUP(USART_WakeUp));
  
  USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_WAKE);
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	899b      	ldrh	r3, [r3, #12]
 8001b64:	b29b      	uxth	r3, r3
 8001b66:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001b6a:	b29a      	uxth	r2, r3
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	819a      	strh	r2, [r3, #12]
  USARTx->CR1 |= USART_WakeUp;
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	899b      	ldrh	r3, [r3, #12]
 8001b74:	b29a      	uxth	r2, r3
 8001b76:	887b      	ldrh	r3, [r7, #2]
 8001b78:	4313      	orrs	r3, r2
 8001b7a:	b29a      	uxth	r2, r3
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	819a      	strh	r2, [r3, #12]
}
 8001b80:	370c      	adds	r7, #12
 8001b82:	46bd      	mov	sp, r7
 8001b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b88:	4770      	bx	lr
 8001b8a:	bf00      	nop

08001b8c <USART_LINBreakDetectLengthConfig>:
  *            @arg USART_LINBreakDetectLength_10b: 10-bit break detection
  *            @arg USART_LINBreakDetectLength_11b: 11-bit break detection
  * @retval None
  */
void USART_LINBreakDetectLengthConfig(USART_TypeDef* USARTx, uint16_t USART_LINBreakDetectLength)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	b083      	sub	sp, #12
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
 8001b94:	460b      	mov	r3, r1
 8001b96:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_LIN_BREAK_DETECT_LENGTH(USART_LINBreakDetectLength));
  
  USARTx->CR2 &= (uint16_t)~((uint16_t)USART_CR2_LBDL);
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	8a1b      	ldrh	r3, [r3, #16]
 8001b9c:	b29b      	uxth	r3, r3
 8001b9e:	f023 0320 	bic.w	r3, r3, #32
 8001ba2:	b29a      	uxth	r2, r3
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	821a      	strh	r2, [r3, #16]
  USARTx->CR2 |= USART_LINBreakDetectLength;  
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	8a1b      	ldrh	r3, [r3, #16]
 8001bac:	b29a      	uxth	r2, r3
 8001bae:	887b      	ldrh	r3, [r7, #2]
 8001bb0:	4313      	orrs	r3, r2
 8001bb2:	b29a      	uxth	r2, r3
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	821a      	strh	r2, [r3, #16]
}
 8001bb8:	370c      	adds	r7, #12
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc0:	4770      	bx	lr
 8001bc2:	bf00      	nop

08001bc4 <USART_LINCmd>:
  * @param  NewState: new state of the USART LIN mode.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_LINCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	b083      	sub	sp, #12
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
 8001bcc:	460b      	mov	r3, r1
 8001bce:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001bd0:	78fb      	ldrb	r3, [r7, #3]
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d008      	beq.n	8001be8 <USART_LINCmd+0x24>
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= USART_CR2_LINEN;
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	8a1b      	ldrh	r3, [r3, #16]
 8001bda:	b29b      	uxth	r3, r3
 8001bdc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001be0:	b29a      	uxth	r2, r3
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	821a      	strh	r2, [r3, #16]
 8001be6:	e007      	b.n	8001bf8 <USART_LINCmd+0x34>
  }
  else
  {
    /* Disable the LIN mode by clearing the LINEN bit in the CR2 register */
    USARTx->CR2 &= (uint16_t)~((uint16_t)USART_CR2_LINEN);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	8a1b      	ldrh	r3, [r3, #16]
 8001bec:	b29b      	uxth	r3, r3
 8001bee:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001bf2:	b29a      	uxth	r2, r3
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	821a      	strh	r2, [r3, #16]
  }
}
 8001bf8:	370c      	adds	r7, #12
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c00:	4770      	bx	lr
 8001c02:	bf00      	nop

08001c04 <USART_SendBreak>:
  * @param  USARTx: where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or 
  *         UART peripheral.
  * @retval None
  */
void USART_SendBreak(USART_TypeDef* USARTx)
{
 8001c04:	b480      	push	{r7}
 8001c06:	b083      	sub	sp, #12
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Send break characters */
  USARTx->CR1 |= USART_CR1_SBK;
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	899b      	ldrh	r3, [r3, #12]
 8001c10:	b29b      	uxth	r3, r3
 8001c12:	f043 0301 	orr.w	r3, r3, #1
 8001c16:	b29a      	uxth	r2, r3
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	819a      	strh	r2, [r3, #12]
}
 8001c1c:	370c      	adds	r7, #12
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c24:	4770      	bx	lr
 8001c26:	bf00      	nop

08001c28 <USART_HalfDuplexCmd>:
  * @param  NewState: new state of the USART Communication.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_HalfDuplexCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	b083      	sub	sp, #12
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
 8001c30:	460b      	mov	r3, r1
 8001c32:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001c34:	78fb      	ldrb	r3, [r7, #3]
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d008      	beq.n	8001c4c <USART_HalfDuplexCmd+0x24>
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_HDSEL;
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	8a9b      	ldrh	r3, [r3, #20]
 8001c3e:	b29b      	uxth	r3, r3
 8001c40:	f043 0308 	orr.w	r3, r3, #8
 8001c44:	b29a      	uxth	r2, r3
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	829a      	strh	r2, [r3, #20]
 8001c4a:	e007      	b.n	8001c5c <USART_HalfDuplexCmd+0x34>
  }
  else
  {
    /* Disable the Half-Duplex mode by clearing the HDSEL bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_HDSEL);
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	8a9b      	ldrh	r3, [r3, #20]
 8001c50:	b29b      	uxth	r3, r3
 8001c52:	f023 0308 	bic.w	r3, r3, #8
 8001c56:	b29a      	uxth	r2, r3
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	829a      	strh	r2, [r3, #20]
  }
}
 8001c5c:	370c      	adds	r7, #12
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c64:	4770      	bx	lr
 8001c66:	bf00      	nop

08001c68 <USART_SetGuardTime>:
  *         UART peripheral.
  * @param  USART_GuardTime: specifies the guard time.   
  * @retval None
  */
void USART_SetGuardTime(USART_TypeDef* USARTx, uint8_t USART_GuardTime)
{    
 8001c68:	b480      	push	{r7}
 8001c6a:	b083      	sub	sp, #12
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
 8001c70:	460b      	mov	r3, r1
 8001c72:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_1236_PERIPH(USARTx));
  
  /* Clear the USART Guard time */
  USARTx->GTPR &= USART_GTPR_PSC;
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	8b1b      	ldrh	r3, [r3, #24]
 8001c78:	b29b      	uxth	r3, r3
 8001c7a:	b2db      	uxtb	r3, r3
 8001c7c:	b29a      	uxth	r2, r3
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	831a      	strh	r2, [r3, #24]
  /* Set the USART guard time */
  USARTx->GTPR |= (uint16_t)((uint16_t)USART_GuardTime << 0x08);
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	8b1b      	ldrh	r3, [r3, #24]
 8001c86:	b29a      	uxth	r2, r3
 8001c88:	78fb      	ldrb	r3, [r7, #3]
 8001c8a:	b29b      	uxth	r3, r3
 8001c8c:	021b      	lsls	r3, r3, #8
 8001c8e:	b29b      	uxth	r3, r3
 8001c90:	4313      	orrs	r3, r2
 8001c92:	b29a      	uxth	r2, r3
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	831a      	strh	r2, [r3, #24]
}
 8001c98:	370c      	adds	r7, #12
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca0:	4770      	bx	lr
 8001ca2:	bf00      	nop

08001ca4 <USART_SmartCardCmd>:
  * @param  NewState: new state of the Smart Card mode.
  *          This parameter can be: ENABLE or DISABLE.      
  * @retval None
  */
void USART_SmartCardCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	b083      	sub	sp, #12
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
 8001cac:	460b      	mov	r3, r1
 8001cae:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_1236_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001cb0:	78fb      	ldrb	r3, [r7, #3]
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d008      	beq.n	8001cc8 <USART_SmartCardCmd+0x24>
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_SCEN;
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	8a9b      	ldrh	r3, [r3, #20]
 8001cba:	b29b      	uxth	r3, r3
 8001cbc:	f043 0320 	orr.w	r3, r3, #32
 8001cc0:	b29a      	uxth	r2, r3
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	829a      	strh	r2, [r3, #20]
 8001cc6:	e007      	b.n	8001cd8 <USART_SmartCardCmd+0x34>
  }
  else
  {
    /* Disable the SC mode by clearing the SCEN bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_SCEN);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	8a9b      	ldrh	r3, [r3, #20]
 8001ccc:	b29b      	uxth	r3, r3
 8001cce:	f023 0320 	bic.w	r3, r3, #32
 8001cd2:	b29a      	uxth	r2, r3
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	829a      	strh	r2, [r3, #20]
  }
}
 8001cd8:	370c      	adds	r7, #12
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce0:	4770      	bx	lr
 8001ce2:	bf00      	nop

08001ce4 <USART_SmartCardNACKCmd>:
  * @param  NewState: new state of the NACK transmission.
  *          This parameter can be: ENABLE or DISABLE.  
  * @retval None
  */
void USART_SmartCardNACKCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	b083      	sub	sp, #12
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
 8001cec:	460b      	mov	r3, r1
 8001cee:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_1236_PERIPH(USARTx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001cf0:	78fb      	ldrb	r3, [r7, #3]
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d008      	beq.n	8001d08 <USART_SmartCardNACKCmd+0x24>
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_NACK;
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	8a9b      	ldrh	r3, [r3, #20]
 8001cfa:	b29b      	uxth	r3, r3
 8001cfc:	f043 0310 	orr.w	r3, r3, #16
 8001d00:	b29a      	uxth	r2, r3
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	829a      	strh	r2, [r3, #20]
 8001d06:	e007      	b.n	8001d18 <USART_SmartCardNACKCmd+0x34>
  }
  else
  {
    /* Disable the NACK transmission by clearing the NACK bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_NACK);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	8a9b      	ldrh	r3, [r3, #20]
 8001d0c:	b29b      	uxth	r3, r3
 8001d0e:	f023 0310 	bic.w	r3, r3, #16
 8001d12:	b29a      	uxth	r2, r3
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	829a      	strh	r2, [r3, #20]
  }
}
 8001d18:	370c      	adds	r7, #12
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d20:	4770      	bx	lr
 8001d22:	bf00      	nop

08001d24 <USART_IrDAConfig>:
  *            @arg USART_IrDAMode_LowPower
  *            @arg USART_IrDAMode_Normal
  * @retval None
  */
void USART_IrDAConfig(USART_TypeDef* USARTx, uint16_t USART_IrDAMode)
{
 8001d24:	b480      	push	{r7}
 8001d26:	b083      	sub	sp, #12
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
 8001d2c:	460b      	mov	r3, r1
 8001d2e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_IRDA_MODE(USART_IrDAMode));
    
  USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_IRLP);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	8a9b      	ldrh	r3, [r3, #20]
 8001d34:	b29b      	uxth	r3, r3
 8001d36:	f023 0304 	bic.w	r3, r3, #4
 8001d3a:	b29a      	uxth	r2, r3
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	829a      	strh	r2, [r3, #20]
  USARTx->CR3 |= USART_IrDAMode;
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	8a9b      	ldrh	r3, [r3, #20]
 8001d44:	b29a      	uxth	r2, r3
 8001d46:	887b      	ldrh	r3, [r7, #2]
 8001d48:	4313      	orrs	r3, r2
 8001d4a:	b29a      	uxth	r2, r3
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	829a      	strh	r2, [r3, #20]
}
 8001d50:	370c      	adds	r7, #12
 8001d52:	46bd      	mov	sp, r7
 8001d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d58:	4770      	bx	lr
 8001d5a:	bf00      	nop

08001d5c <USART_IrDACmd>:
  * @param  NewState: new state of the IrDA mode.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_IrDACmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	b083      	sub	sp, #12
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
 8001d64:	460b      	mov	r3, r1
 8001d66:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
 8001d68:	78fb      	ldrb	r3, [r7, #3]
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d008      	beq.n	8001d80 <USART_IrDACmd+0x24>
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_IREN;
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	8a9b      	ldrh	r3, [r3, #20]
 8001d72:	b29b      	uxth	r3, r3
 8001d74:	f043 0302 	orr.w	r3, r3, #2
 8001d78:	b29a      	uxth	r2, r3
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	829a      	strh	r2, [r3, #20]
 8001d7e:	e007      	b.n	8001d90 <USART_IrDACmd+0x34>
  }
  else
  {
    /* Disable the IrDA mode by clearing the IREN bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_IREN);
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	8a9b      	ldrh	r3, [r3, #20]
 8001d84:	b29b      	uxth	r3, r3
 8001d86:	f023 0302 	bic.w	r3, r3, #2
 8001d8a:	b29a      	uxth	r2, r3
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	829a      	strh	r2, [r3, #20]
  }
}
 8001d90:	370c      	adds	r7, #12
 8001d92:	46bd      	mov	sp, r7
 8001d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d98:	4770      	bx	lr
 8001d9a:	bf00      	nop

08001d9c <USART_DMACmd>:
  * @param  NewState: new state of the DMA Request sources.
  *          This parameter can be: ENABLE or DISABLE.   
  * @retval None
  */
void USART_DMACmd(USART_TypeDef* USARTx, uint16_t USART_DMAReq, FunctionalState NewState)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	b083      	sub	sp, #12
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
 8001da4:	4613      	mov	r3, r2
 8001da6:	460a      	mov	r2, r1
 8001da8:	807a      	strh	r2, [r7, #2]
 8001daa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DMAREQ(USART_DMAReq));  
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 

  if (NewState != DISABLE)
 8001dac:	787b      	ldrb	r3, [r7, #1]
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d008      	beq.n	8001dc4 <USART_DMACmd+0x28>
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	8a9b      	ldrh	r3, [r3, #20]
 8001db6:	b29a      	uxth	r2, r3
 8001db8:	887b      	ldrh	r3, [r7, #2]
 8001dba:	4313      	orrs	r3, r2
 8001dbc:	b29a      	uxth	r2, r3
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	829a      	strh	r2, [r3, #20]
 8001dc2:	e009      	b.n	8001dd8 <USART_DMACmd+0x3c>
  }
  else
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (uint16_t)~USART_DMAReq;
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	8a9b      	ldrh	r3, [r3, #20]
 8001dc8:	b29a      	uxth	r2, r3
 8001dca:	887b      	ldrh	r3, [r7, #2]
 8001dcc:	43db      	mvns	r3, r3
 8001dce:	b29b      	uxth	r3, r3
 8001dd0:	4013      	ands	r3, r2
 8001dd2:	b29a      	uxth	r2, r3
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	829a      	strh	r2, [r3, #20]
  }
}
 8001dd8:	370c      	adds	r7, #12
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de0:	4770      	bx	lr
 8001de2:	bf00      	nop

08001de4 <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8001de4:	b480      	push	{r7}
 8001de6:	b087      	sub	sp, #28
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
 8001dec:	4613      	mov	r3, r2
 8001dee:	460a      	mov	r2, r1
 8001df0:	807a      	strh	r2, [r7, #2]
 8001df2:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 8001df4:	2300      	movs	r3, #0
 8001df6:	613b      	str	r3, [r7, #16]
 8001df8:	2300      	movs	r3, #0
 8001dfa:	60fb      	str	r3, [r7, #12]
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 8001e00:	2300      	movs	r3, #0
 8001e02:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  usartxbase = (uint32_t)USARTx;
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8001e08:	887b      	ldrh	r3, [r7, #2]
 8001e0a:	b2db      	uxtb	r3, r3
 8001e0c:	095b      	lsrs	r3, r3, #5
 8001e0e:	b2db      	uxtb	r3, r3
 8001e10:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 8001e12:	887b      	ldrh	r3, [r7, #2]
 8001e14:	f003 031f 	and.w	r3, r3, #31
 8001e18:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	2201      	movs	r2, #1
 8001e1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e22:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8001e24:	693b      	ldr	r3, [r7, #16]
 8001e26:	2b01      	cmp	r3, #1
 8001e28:	d103      	bne.n	8001e32 <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 8001e2a:	697b      	ldr	r3, [r7, #20]
 8001e2c:	330c      	adds	r3, #12
 8001e2e:	617b      	str	r3, [r7, #20]
 8001e30:	e009      	b.n	8001e46 <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8001e32:	693b      	ldr	r3, [r7, #16]
 8001e34:	2b02      	cmp	r3, #2
 8001e36:	d103      	bne.n	8001e40 <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 8001e38:	697b      	ldr	r3, [r7, #20]
 8001e3a:	3310      	adds	r3, #16
 8001e3c:	617b      	str	r3, [r7, #20]
 8001e3e:	e002      	b.n	8001e46 <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8001e40:	697b      	ldr	r3, [r7, #20]
 8001e42:	3314      	adds	r3, #20
 8001e44:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 8001e46:	787b      	ldrb	r3, [r7, #1]
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d006      	beq.n	8001e5a <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8001e4c:	697b      	ldr	r3, [r7, #20]
 8001e4e:	697a      	ldr	r2, [r7, #20]
 8001e50:	6811      	ldr	r1, [r2, #0]
 8001e52:	68ba      	ldr	r2, [r7, #8]
 8001e54:	430a      	orrs	r2, r1
 8001e56:	601a      	str	r2, [r3, #0]
 8001e58:	e006      	b.n	8001e68 <USART_ITConfig+0x84>
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8001e5a:	697b      	ldr	r3, [r7, #20]
 8001e5c:	697a      	ldr	r2, [r7, #20]
 8001e5e:	6811      	ldr	r1, [r2, #0]
 8001e60:	68ba      	ldr	r2, [r7, #8]
 8001e62:	43d2      	mvns	r2, r2
 8001e64:	400a      	ands	r2, r1
 8001e66:	601a      	str	r2, [r3, #0]
  }
}
 8001e68:	371c      	adds	r7, #28
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e70:	4770      	bx	lr
 8001e72:	bf00      	nop

08001e74 <USART_GetFlagStatus>:
  *            @arg USART_FLAG_FE:   Framing Error flag
  *            @arg USART_FLAG_PE:   Parity Error flag
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 8001e74:	b480      	push	{r7}
 8001e76:	b085      	sub	sp, #20
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
 8001e7c:	460b      	mov	r3, r1
 8001e7e:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8001e80:	2300      	movs	r3, #0
 8001e82:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	881b      	ldrh	r3, [r3, #0]
 8001e88:	b29a      	uxth	r2, r3
 8001e8a:	887b      	ldrh	r3, [r7, #2]
 8001e8c:	4013      	ands	r3, r2
 8001e8e:	b29b      	uxth	r3, r3
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d002      	beq.n	8001e9a <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 8001e94:	2301      	movs	r3, #1
 8001e96:	73fb      	strb	r3, [r7, #15]
 8001e98:	e001      	b.n	8001e9e <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001e9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	3714      	adds	r7, #20
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eaa:	4770      	bx	lr

08001eac <USART_ClearFlag>:
  *          (USART_SendData()).
  *   
  * @retval None
  */
void USART_ClearFlag(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 8001eac:	b480      	push	{r7}
 8001eae:	b083      	sub	sp, #12
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
 8001eb4:	460b      	mov	r3, r1
 8001eb6:	807b      	strh	r3, [r7, #2]
  if ((USART_FLAG & USART_FLAG_CTS) == USART_FLAG_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
       
  USARTx->SR = (uint16_t)~USART_FLAG;
 8001eb8:	887b      	ldrh	r3, [r7, #2]
 8001eba:	43db      	mvns	r3, r3
 8001ebc:	b29a      	uxth	r2, r3
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	801a      	strh	r2, [r3, #0]
}
 8001ec2:	370c      	adds	r7, #12
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eca:	4770      	bx	lr

08001ecc <USART_GetITStatus>:
  *            @arg USART_IT_FE:   Framing Error interrupt
  *            @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	b087      	sub	sp, #28
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
 8001ed4:	460b      	mov	r3, r1
 8001ed6:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	60fb      	str	r3, [r7, #12]
 8001edc:	2300      	movs	r3, #0
 8001ede:	617b      	str	r3, [r7, #20]
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8001ee8:	887b      	ldrh	r3, [r7, #2]
 8001eea:	b2db      	uxtb	r3, r3
 8001eec:	095b      	lsrs	r3, r3, #5
 8001eee:	b2db      	uxtb	r3, r3
 8001ef0:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 8001ef2:	887b      	ldrh	r3, [r7, #2]
 8001ef4:	f003 031f 	and.w	r3, r3, #31
 8001ef8:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 8001efa:	697b      	ldr	r3, [r7, #20]
 8001efc:	2201      	movs	r2, #1
 8001efe:	fa02 f303 	lsl.w	r3, r2, r3
 8001f02:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8001f04:	68bb      	ldr	r3, [r7, #8]
 8001f06:	2b01      	cmp	r3, #1
 8001f08:	d106      	bne.n	8001f18 <USART_GetITStatus+0x4c>
  {
    itmask &= USARTx->CR1;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	899b      	ldrh	r3, [r3, #12]
 8001f0e:	b29b      	uxth	r3, r3
 8001f10:	697a      	ldr	r2, [r7, #20]
 8001f12:	4013      	ands	r3, r2
 8001f14:	617b      	str	r3, [r7, #20]
 8001f16:	e00f      	b.n	8001f38 <USART_GetITStatus+0x6c>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8001f18:	68bb      	ldr	r3, [r7, #8]
 8001f1a:	2b02      	cmp	r3, #2
 8001f1c:	d106      	bne.n	8001f2c <USART_GetITStatus+0x60>
  {
    itmask &= USARTx->CR2;
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	8a1b      	ldrh	r3, [r3, #16]
 8001f22:	b29b      	uxth	r3, r3
 8001f24:	697a      	ldr	r2, [r7, #20]
 8001f26:	4013      	ands	r3, r2
 8001f28:	617b      	str	r3, [r7, #20]
 8001f2a:	e005      	b.n	8001f38 <USART_GetITStatus+0x6c>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	8a9b      	ldrh	r3, [r3, #20]
 8001f30:	b29b      	uxth	r3, r3
 8001f32:	697a      	ldr	r2, [r7, #20]
 8001f34:	4013      	ands	r3, r2
 8001f36:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 8001f38:	887b      	ldrh	r3, [r7, #2]
 8001f3a:	0a1b      	lsrs	r3, r3, #8
 8001f3c:	b29b      	uxth	r3, r3
 8001f3e:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	2201      	movs	r2, #1
 8001f44:	fa02 f303 	lsl.w	r3, r2, r3
 8001f48:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	881b      	ldrh	r3, [r3, #0]
 8001f4e:	b29b      	uxth	r3, r3
 8001f50:	68fa      	ldr	r2, [r7, #12]
 8001f52:	4013      	ands	r3, r2
 8001f54:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8001f56:	697b      	ldr	r3, [r7, #20]
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d005      	beq.n	8001f68 <USART_GetITStatus+0x9c>
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d002      	beq.n	8001f68 <USART_GetITStatus+0x9c>
  {
    bitstatus = SET;
 8001f62:	2301      	movs	r3, #1
 8001f64:	74fb      	strb	r3, [r7, #19]
 8001f66:	e001      	b.n	8001f6c <USART_GetITStatus+0xa0>
  }
  else
  {
    bitstatus = RESET;
 8001f68:	2300      	movs	r3, #0
 8001f6a:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 8001f6c:	7cfb      	ldrb	r3, [r7, #19]
}
 8001f6e:	4618      	mov	r0, r3
 8001f70:	371c      	adds	r7, #28
 8001f72:	46bd      	mov	sp, r7
 8001f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f78:	4770      	bx	lr
 8001f7a:	bf00      	nop

08001f7c <USART_ClearITPendingBit>:
  *          (USART_SendData()).
  *  
  * @retval None
  */
void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	b085      	sub	sp, #20
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
 8001f84:	460b      	mov	r3, r1
 8001f86:	807b      	strh	r3, [r7, #2]
  uint16_t bitpos = 0x00, itmask = 0x00;
 8001f88:	2300      	movs	r3, #0
 8001f8a:	81fb      	strh	r3, [r7, #14]
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	81bb      	strh	r3, [r7, #12]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  bitpos = USART_IT >> 0x08;
 8001f90:	887b      	ldrh	r3, [r7, #2]
 8001f92:	0a1b      	lsrs	r3, r3, #8
 8001f94:	81fb      	strh	r3, [r7, #14]
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
 8001f96:	89fb      	ldrh	r3, [r7, #14]
 8001f98:	2201      	movs	r2, #1
 8001f9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f9e:	81bb      	strh	r3, [r7, #12]
  USARTx->SR = (uint16_t)~itmask;
 8001fa0:	89bb      	ldrh	r3, [r7, #12]
 8001fa2:	43db      	mvns	r3, r3
 8001fa4:	b29a      	uxth	r2, r3
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	801a      	strh	r2, [r3, #0]
}
 8001faa:	3714      	adds	r7, #20
 8001fac:	46bd      	mov	sp, r7
 8001fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb2:	4770      	bx	lr

08001fb4 <TIM_DeInit>:
  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
  * @retval None

  */
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b082      	sub	sp, #8
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  if (TIMx == TIM1)
 8001fbc:	687a      	ldr	r2, [r7, #4]
 8001fbe:	4b5f      	ldr	r3, [pc, #380]	; (800213c <TIM_DeInit+0x188>)
 8001fc0:	429a      	cmp	r2, r3
 8001fc2:	d108      	bne.n	8001fd6 <TIM_DeInit+0x22>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
 8001fc4:	2001      	movs	r0, #1
 8001fc6:	2101      	movs	r1, #1
 8001fc8:	f002 fa4e 	bl	8004468 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 8001fcc:	2001      	movs	r0, #1
 8001fce:	2100      	movs	r1, #0
 8001fd0:	f002 fa4a 	bl	8004468 <RCC_APB2PeriphResetCmd>
 8001fd4:	e0af      	b.n	8002136 <TIM_DeInit+0x182>
  } 
  else if (TIMx == TIM2) 
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001fdc:	d108      	bne.n	8001ff0 <TIM_DeInit+0x3c>
  {     
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
 8001fde:	2001      	movs	r0, #1
 8001fe0:	2101      	movs	r1, #1
 8001fe2:	f002 fa23 	bl	800442c <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 8001fe6:	2001      	movs	r0, #1
 8001fe8:	2100      	movs	r1, #0
 8001fea:	f002 fa1f 	bl	800442c <RCC_APB1PeriphResetCmd>
 8001fee:	e0a2      	b.n	8002136 <TIM_DeInit+0x182>
  }  
  else if (TIMx == TIM3)
 8001ff0:	687a      	ldr	r2, [r7, #4]
 8001ff2:	4b53      	ldr	r3, [pc, #332]	; (8002140 <TIM_DeInit+0x18c>)
 8001ff4:	429a      	cmp	r2, r3
 8001ff6:	d108      	bne.n	800200a <TIM_DeInit+0x56>
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
 8001ff8:	2002      	movs	r0, #2
 8001ffa:	2101      	movs	r1, #1
 8001ffc:	f002 fa16 	bl	800442c <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 8002000:	2002      	movs	r0, #2
 8002002:	2100      	movs	r1, #0
 8002004:	f002 fa12 	bl	800442c <RCC_APB1PeriphResetCmd>
 8002008:	e095      	b.n	8002136 <TIM_DeInit+0x182>
  }  
  else if (TIMx == TIM4)
 800200a:	687a      	ldr	r2, [r7, #4]
 800200c:	4b4d      	ldr	r3, [pc, #308]	; (8002144 <TIM_DeInit+0x190>)
 800200e:	429a      	cmp	r2, r3
 8002010:	d108      	bne.n	8002024 <TIM_DeInit+0x70>
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
 8002012:	2004      	movs	r0, #4
 8002014:	2101      	movs	r1, #1
 8002016:	f002 fa09 	bl	800442c <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 800201a:	2004      	movs	r0, #4
 800201c:	2100      	movs	r1, #0
 800201e:	f002 fa05 	bl	800442c <RCC_APB1PeriphResetCmd>
 8002022:	e088      	b.n	8002136 <TIM_DeInit+0x182>
  }  
  else if (TIMx == TIM5)
 8002024:	687a      	ldr	r2, [r7, #4]
 8002026:	4b48      	ldr	r3, [pc, #288]	; (8002148 <TIM_DeInit+0x194>)
 8002028:	429a      	cmp	r2, r3
 800202a:	d108      	bne.n	800203e <TIM_DeInit+0x8a>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
 800202c:	2008      	movs	r0, #8
 800202e:	2101      	movs	r1, #1
 8002030:	f002 f9fc 	bl	800442c <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 8002034:	2008      	movs	r0, #8
 8002036:	2100      	movs	r1, #0
 8002038:	f002 f9f8 	bl	800442c <RCC_APB1PeriphResetCmd>
 800203c:	e07b      	b.n	8002136 <TIM_DeInit+0x182>
  }  
  else if (TIMx == TIM6)  
 800203e:	687a      	ldr	r2, [r7, #4]
 8002040:	4b42      	ldr	r3, [pc, #264]	; (800214c <TIM_DeInit+0x198>)
 8002042:	429a      	cmp	r2, r3
 8002044:	d108      	bne.n	8002058 <TIM_DeInit+0xa4>
  {    
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 8002046:	2010      	movs	r0, #16
 8002048:	2101      	movs	r1, #1
 800204a:	f002 f9ef 	bl	800442c <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 800204e:	2010      	movs	r0, #16
 8002050:	2100      	movs	r1, #0
 8002052:	f002 f9eb 	bl	800442c <RCC_APB1PeriphResetCmd>
 8002056:	e06e      	b.n	8002136 <TIM_DeInit+0x182>
  }  
  else if (TIMx == TIM7)
 8002058:	687a      	ldr	r2, [r7, #4]
 800205a:	4b3d      	ldr	r3, [pc, #244]	; (8002150 <TIM_DeInit+0x19c>)
 800205c:	429a      	cmp	r2, r3
 800205e:	d108      	bne.n	8002072 <TIM_DeInit+0xbe>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 8002060:	2020      	movs	r0, #32
 8002062:	2101      	movs	r1, #1
 8002064:	f002 f9e2 	bl	800442c <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 8002068:	2020      	movs	r0, #32
 800206a:	2100      	movs	r1, #0
 800206c:	f002 f9de 	bl	800442c <RCC_APB1PeriphResetCmd>
 8002070:	e061      	b.n	8002136 <TIM_DeInit+0x182>
  }  
  else if (TIMx == TIM8)
 8002072:	687a      	ldr	r2, [r7, #4]
 8002074:	4b37      	ldr	r3, [pc, #220]	; (8002154 <TIM_DeInit+0x1a0>)
 8002076:	429a      	cmp	r2, r3
 8002078:	d108      	bne.n	800208c <TIM_DeInit+0xd8>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 800207a:	2002      	movs	r0, #2
 800207c:	2101      	movs	r1, #1
 800207e:	f002 f9f3 	bl	8004468 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 8002082:	2002      	movs	r0, #2
 8002084:	2100      	movs	r1, #0
 8002086:	f002 f9ef 	bl	8004468 <RCC_APB2PeriphResetCmd>
 800208a:	e054      	b.n	8002136 <TIM_DeInit+0x182>
  }  
  else if (TIMx == TIM9)
 800208c:	687a      	ldr	r2, [r7, #4]
 800208e:	4b32      	ldr	r3, [pc, #200]	; (8002158 <TIM_DeInit+0x1a4>)
 8002090:	429a      	cmp	r2, r3
 8002092:	d10a      	bne.n	80020aa <TIM_DeInit+0xf6>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, ENABLE);
 8002094:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8002098:	2101      	movs	r1, #1
 800209a:	f002 f9e5 	bl	8004468 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
 800209e:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80020a2:	2100      	movs	r1, #0
 80020a4:	f002 f9e0 	bl	8004468 <RCC_APB2PeriphResetCmd>
 80020a8:	e045      	b.n	8002136 <TIM_DeInit+0x182>
   }  
  else if (TIMx == TIM10)
 80020aa:	687a      	ldr	r2, [r7, #4]
 80020ac:	4b2b      	ldr	r3, [pc, #172]	; (800215c <TIM_DeInit+0x1a8>)
 80020ae:	429a      	cmp	r2, r3
 80020b0:	d10a      	bne.n	80020c8 <TIM_DeInit+0x114>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, ENABLE);
 80020b2:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80020b6:	2101      	movs	r1, #1
 80020b8:	f002 f9d6 	bl	8004468 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
 80020bc:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80020c0:	2100      	movs	r1, #0
 80020c2:	f002 f9d1 	bl	8004468 <RCC_APB2PeriphResetCmd>
 80020c6:	e036      	b.n	8002136 <TIM_DeInit+0x182>
  }  
  else if (TIMx == TIM11) 
 80020c8:	687a      	ldr	r2, [r7, #4]
 80020ca:	4b25      	ldr	r3, [pc, #148]	; (8002160 <TIM_DeInit+0x1ac>)
 80020cc:	429a      	cmp	r2, r3
 80020ce:	d10a      	bne.n	80020e6 <TIM_DeInit+0x132>
  {     
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, ENABLE);
 80020d0:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80020d4:	2101      	movs	r1, #1
 80020d6:	f002 f9c7 	bl	8004468 <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
 80020da:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80020de:	2100      	movs	r1, #0
 80020e0:	f002 f9c2 	bl	8004468 <RCC_APB2PeriphResetCmd>
 80020e4:	e027      	b.n	8002136 <TIM_DeInit+0x182>
  }  
  else if (TIMx == TIM12)
 80020e6:	687a      	ldr	r2, [r7, #4]
 80020e8:	4b1e      	ldr	r3, [pc, #120]	; (8002164 <TIM_DeInit+0x1b0>)
 80020ea:	429a      	cmp	r2, r3
 80020ec:	d108      	bne.n	8002100 <TIM_DeInit+0x14c>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, ENABLE);
 80020ee:	2040      	movs	r0, #64	; 0x40
 80020f0:	2101      	movs	r1, #1
 80020f2:	f002 f99b 	bl	800442c <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
 80020f6:	2040      	movs	r0, #64	; 0x40
 80020f8:	2100      	movs	r1, #0
 80020fa:	f002 f997 	bl	800442c <RCC_APB1PeriphResetCmd>
 80020fe:	e01a      	b.n	8002136 <TIM_DeInit+0x182>
  }  
  else if (TIMx == TIM13) 
 8002100:	687a      	ldr	r2, [r7, #4]
 8002102:	4b19      	ldr	r3, [pc, #100]	; (8002168 <TIM_DeInit+0x1b4>)
 8002104:	429a      	cmp	r2, r3
 8002106:	d108      	bne.n	800211a <TIM_DeInit+0x166>
  {       
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, ENABLE);
 8002108:	2080      	movs	r0, #128	; 0x80
 800210a:	2101      	movs	r1, #1
 800210c:	f002 f98e 	bl	800442c <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
 8002110:	2080      	movs	r0, #128	; 0x80
 8002112:	2100      	movs	r1, #0
 8002114:	f002 f98a 	bl	800442c <RCC_APB1PeriphResetCmd>
 8002118:	e00d      	b.n	8002136 <TIM_DeInit+0x182>
  }  
  else
  { 
    if (TIMx == TIM14) 
 800211a:	687a      	ldr	r2, [r7, #4]
 800211c:	4b13      	ldr	r3, [pc, #76]	; (800216c <TIM_DeInit+0x1b8>)
 800211e:	429a      	cmp	r2, r3
 8002120:	d109      	bne.n	8002136 <TIM_DeInit+0x182>
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
 8002122:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002126:	2101      	movs	r1, #1
 8002128:	f002 f980 	bl	800442c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
 800212c:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002130:	2100      	movs	r1, #0
 8002132:	f002 f97b 	bl	800442c <RCC_APB1PeriphResetCmd>
    }   
  }
}
 8002136:	3708      	adds	r7, #8
 8002138:	46bd      	mov	sp, r7
 800213a:	bd80      	pop	{r7, pc}
 800213c:	40010000 	.word	0x40010000
 8002140:	40000400 	.word	0x40000400
 8002144:	40000800 	.word	0x40000800
 8002148:	40000c00 	.word	0x40000c00
 800214c:	40001000 	.word	0x40001000
 8002150:	40001400 	.word	0x40001400
 8002154:	40010400 	.word	0x40010400
 8002158:	40014000 	.word	0x40014000
 800215c:	40014400 	.word	0x40014400
 8002160:	40014800 	.word	0x40014800
 8002164:	40001800 	.word	0x40001800
 8002168:	40001c00 	.word	0x40001c00
 800216c:	40002000 	.word	0x40002000

08002170 <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8002170:	b480      	push	{r7}
 8002172:	b085      	sub	sp, #20
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
 8002178:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 800217a:	2300      	movs	r3, #0
 800217c:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	881b      	ldrh	r3, [r3, #0]
 8002182:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8002184:	687a      	ldr	r2, [r7, #4]
 8002186:	4b28      	ldr	r3, [pc, #160]	; (8002228 <TIM_TimeBaseInit+0xb8>)
 8002188:	429a      	cmp	r2, r3
 800218a:	d013      	beq.n	80021b4 <TIM_TimeBaseInit+0x44>
 800218c:	687a      	ldr	r2, [r7, #4]
 800218e:	4b27      	ldr	r3, [pc, #156]	; (800222c <TIM_TimeBaseInit+0xbc>)
 8002190:	429a      	cmp	r2, r3
 8002192:	d00f      	beq.n	80021b4 <TIM_TimeBaseInit+0x44>
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800219a:	d00b      	beq.n	80021b4 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM2) || (TIMx == TIM3)||
 800219c:	687a      	ldr	r2, [r7, #4]
 800219e:	4b24      	ldr	r3, [pc, #144]	; (8002230 <TIM_TimeBaseInit+0xc0>)
 80021a0:	429a      	cmp	r2, r3
 80021a2:	d007      	beq.n	80021b4 <TIM_TimeBaseInit+0x44>
 80021a4:	687a      	ldr	r2, [r7, #4]
 80021a6:	4b23      	ldr	r3, [pc, #140]	; (8002234 <TIM_TimeBaseInit+0xc4>)
 80021a8:	429a      	cmp	r2, r3
 80021aa:	d003      	beq.n	80021b4 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 80021ac:	687a      	ldr	r2, [r7, #4]
 80021ae:	4b22      	ldr	r3, [pc, #136]	; (8002238 <TIM_TimeBaseInit+0xc8>)
 80021b0:	429a      	cmp	r2, r3
 80021b2:	d108      	bne.n	80021c6 <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 80021b4:	89fb      	ldrh	r3, [r7, #14]
 80021b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80021ba:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	885a      	ldrh	r2, [r3, #2]
 80021c0:	89fb      	ldrh	r3, [r7, #14]
 80021c2:	4313      	orrs	r3, r2
 80021c4:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 80021c6:	687a      	ldr	r2, [r7, #4]
 80021c8:	4b1c      	ldr	r3, [pc, #112]	; (800223c <TIM_TimeBaseInit+0xcc>)
 80021ca:	429a      	cmp	r2, r3
 80021cc:	d00c      	beq.n	80021e8 <TIM_TimeBaseInit+0x78>
 80021ce:	687a      	ldr	r2, [r7, #4]
 80021d0:	4b1b      	ldr	r3, [pc, #108]	; (8002240 <TIM_TimeBaseInit+0xd0>)
 80021d2:	429a      	cmp	r2, r3
 80021d4:	d008      	beq.n	80021e8 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 80021d6:	89fb      	ldrh	r3, [r7, #14]
 80021d8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80021dc:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 80021de:	683b      	ldr	r3, [r7, #0]
 80021e0:	891a      	ldrh	r2, [r3, #8]
 80021e2:	89fb      	ldrh	r3, [r7, #14]
 80021e4:	4313      	orrs	r3, r2
 80021e6:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	89fa      	ldrh	r2, [r7, #14]
 80021ec:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	685a      	ldr	r2, [r3, #4]
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	881a      	ldrh	r2, [r3, #0]
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 80021fe:	687a      	ldr	r2, [r7, #4]
 8002200:	4b09      	ldr	r3, [pc, #36]	; (8002228 <TIM_TimeBaseInit+0xb8>)
 8002202:	429a      	cmp	r2, r3
 8002204:	d003      	beq.n	800220e <TIM_TimeBaseInit+0x9e>
 8002206:	687a      	ldr	r2, [r7, #4]
 8002208:	4b08      	ldr	r3, [pc, #32]	; (800222c <TIM_TimeBaseInit+0xbc>)
 800220a:	429a      	cmp	r2, r3
 800220c:	d104      	bne.n	8002218 <TIM_TimeBaseInit+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 800220e:	683b      	ldr	r3, [r7, #0]
 8002210:	7a9b      	ldrb	r3, [r3, #10]
 8002212:	461a      	mov	r2, r3
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2201      	movs	r2, #1
 800221c:	829a      	strh	r2, [r3, #20]
}
 800221e:	3714      	adds	r7, #20
 8002220:	46bd      	mov	sp, r7
 8002222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002226:	4770      	bx	lr
 8002228:	40010000 	.word	0x40010000
 800222c:	40010400 	.word	0x40010400
 8002230:	40000400 	.word	0x40000400
 8002234:	40000800 	.word	0x40000800
 8002238:	40000c00 	.word	0x40000c00
 800223c:	40001000 	.word	0x40001000
 8002240:	40001400 	.word	0x40001400

08002244 <TIM_TimeBaseStructInit>:
  * @param  TIM_TimeBaseInitStruct : pointer to a TIM_TimeBaseInitTypeDef
  *         structure which will be initialized.
  * @retval None
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8002244:	b480      	push	{r7}
 8002246:	b083      	sub	sp, #12
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFFFFFF;
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	f04f 32ff 	mov.w	r2, #4294967295
 8002252:	605a      	str	r2, [r3, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	2200      	movs	r2, #0
 8002258:	801a      	strh	r2, [r3, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	2200      	movs	r2, #0
 800225e:	811a      	strh	r2, [r3, #8]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	2200      	movs	r2, #0
 8002264:	805a      	strh	r2, [r3, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	2200      	movs	r2, #0
 800226a:	729a      	strb	r2, [r3, #10]
}
 800226c:	370c      	adds	r7, #12
 800226e:	46bd      	mov	sp, r7
 8002270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002274:	4770      	bx	lr
 8002276:	bf00      	nop

08002278 <TIM_PrescalerConfig>:
  *            @arg TIM_PSCReloadMode_Update: The Prescaler is loaded at the update event.
  *            @arg TIM_PSCReloadMode_Immediate: The Prescaler is loaded immediatly.
  * @retval None
  */
void TIM_PrescalerConfig(TIM_TypeDef* TIMx, uint16_t Prescaler, uint16_t TIM_PSCReloadMode)
{
 8002278:	b480      	push	{r7}
 800227a:	b083      	sub	sp, #12
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
 8002280:	4613      	mov	r3, r2
 8002282:	460a      	mov	r2, r1
 8002284:	807a      	strh	r2, [r7, #2]
 8002286:	803b      	strh	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));
  /* Set the Prescaler value */
  TIMx->PSC = Prescaler;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	887a      	ldrh	r2, [r7, #2]
 800228c:	851a      	strh	r2, [r3, #40]	; 0x28
  /* Set or reset the UG Bit */
  TIMx->EGR = TIM_PSCReloadMode;
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	883a      	ldrh	r2, [r7, #0]
 8002292:	829a      	strh	r2, [r3, #20]
}
 8002294:	370c      	adds	r7, #12
 8002296:	46bd      	mov	sp, r7
 8002298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229c:	4770      	bx	lr
 800229e:	bf00      	nop

080022a0 <TIM_CounterModeConfig>:
  *            @arg TIM_CounterMode_CenterAligned2: TIM Center Aligned Mode2
  *            @arg TIM_CounterMode_CenterAligned3: TIM Center Aligned Mode3
  * @retval None
  */
void TIM_CounterModeConfig(TIM_TypeDef* TIMx, uint16_t TIM_CounterMode)
{
 80022a0:	b480      	push	{r7}
 80022a2:	b085      	sub	sp, #20
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
 80022a8:	460b      	mov	r3, r1
 80022aa:	807b      	strh	r3, [r7, #2]
  uint16_t tmpcr1 = 0;
 80022ac:	2300      	movs	r3, #0
 80022ae:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));

  tmpcr1 = TIMx->CR1;
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	881b      	ldrh	r3, [r3, #0]
 80022b4:	81fb      	strh	r3, [r7, #14]

  /* Reset the CMS and DIR Bits */
  tmpcr1 &= (uint16_t)~(TIM_CR1_DIR | TIM_CR1_CMS);
 80022b6:	89fb      	ldrh	r3, [r7, #14]
 80022b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80022bc:	81fb      	strh	r3, [r7, #14]

  /* Set the Counter Mode */
  tmpcr1 |= TIM_CounterMode;
 80022be:	89fa      	ldrh	r2, [r7, #14]
 80022c0:	887b      	ldrh	r3, [r7, #2]
 80022c2:	4313      	orrs	r3, r2
 80022c4:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CR1 register */
  TIMx->CR1 = tmpcr1;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	89fa      	ldrh	r2, [r7, #14]
 80022ca:	801a      	strh	r2, [r3, #0]
}
 80022cc:	3714      	adds	r7, #20
 80022ce:	46bd      	mov	sp, r7
 80022d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d4:	4770      	bx	lr
 80022d6:	bf00      	nop

080022d8 <TIM_SetCounter>:
  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
  * @param  Counter: specifies the Counter register new value.
  * @retval None
  */
void TIM_SetCounter(TIM_TypeDef* TIMx, uint32_t Counter)
{
 80022d8:	b480      	push	{r7}
 80022da:	b083      	sub	sp, #12
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
 80022e0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
   assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Set the Counter Register value */
  TIMx->CNT = Counter;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	683a      	ldr	r2, [r7, #0]
 80022e6:	625a      	str	r2, [r3, #36]	; 0x24
}
 80022e8:	370c      	adds	r7, #12
 80022ea:	46bd      	mov	sp, r7
 80022ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f0:	4770      	bx	lr
 80022f2:	bf00      	nop

080022f4 <TIM_SetAutoreload>:
  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
  * @param  Autoreload: specifies the Autoreload register new value.
  * @retval None
  */
void TIM_SetAutoreload(TIM_TypeDef* TIMx, uint32_t Autoreload)
{
 80022f4:	b480      	push	{r7}
 80022f6:	b083      	sub	sp, #12
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
 80022fc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  
  /* Set the Autoreload Register value */
  TIMx->ARR = Autoreload;
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	683a      	ldr	r2, [r7, #0]
 8002302:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8002304:	370c      	adds	r7, #12
 8002306:	46bd      	mov	sp, r7
 8002308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230c:	4770      	bx	lr
 800230e:	bf00      	nop

08002310 <TIM_GetCounter>:
  * @brief  Gets the TIMx Counter value.
  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
  * @retval Counter Register value
  */
uint32_t TIM_GetCounter(TIM_TypeDef* TIMx)
{
 8002310:	b480      	push	{r7}
 8002312:	b083      	sub	sp, #12
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Get the Counter Register value */
  return TIMx->CNT;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 800231c:	4618      	mov	r0, r3
 800231e:	370c      	adds	r7, #12
 8002320:	46bd      	mov	sp, r7
 8002322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002326:	4770      	bx	lr

08002328 <TIM_GetPrescaler>:
  * @brief  Gets the TIMx Prescaler value.
  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
  * @retval Prescaler Register value.
  */
uint16_t TIM_GetPrescaler(TIM_TypeDef* TIMx)
{
 8002328:	b480      	push	{r7}
 800232a:	b083      	sub	sp, #12
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Get the Prescaler Register value */
  return TIMx->PSC;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002334:	b29b      	uxth	r3, r3
}
 8002336:	4618      	mov	r0, r3
 8002338:	370c      	adds	r7, #12
 800233a:	46bd      	mov	sp, r7
 800233c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002340:	4770      	bx	lr
 8002342:	bf00      	nop

08002344 <TIM_UpdateDisableConfig>:
  * @param  NewState: new state of the TIMx UDIS bit
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_UpdateDisableConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8002344:	b480      	push	{r7}
 8002346:	b083      	sub	sp, #12
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
 800234c:	460b      	mov	r3, r1
 800234e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8002350:	78fb      	ldrb	r3, [r7, #3]
 8002352:	2b00      	cmp	r3, #0
 8002354:	d008      	beq.n	8002368 <TIM_UpdateDisableConfig+0x24>
  {
    /* Set the Update Disable Bit */
    TIMx->CR1 |= TIM_CR1_UDIS;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	881b      	ldrh	r3, [r3, #0]
 800235a:	b29b      	uxth	r3, r3
 800235c:	f043 0302 	orr.w	r3, r3, #2
 8002360:	b29a      	uxth	r2, r3
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	801a      	strh	r2, [r3, #0]
 8002366:	e007      	b.n	8002378 <TIM_UpdateDisableConfig+0x34>
  }
  else
  {
    /* Reset the Update Disable Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_UDIS;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	881b      	ldrh	r3, [r3, #0]
 800236c:	b29b      	uxth	r3, r3
 800236e:	f023 0302 	bic.w	r3, r3, #2
 8002372:	b29a      	uxth	r2, r3
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	801a      	strh	r2, [r3, #0]
  }
}
 8002378:	370c      	adds	r7, #12
 800237a:	46bd      	mov	sp, r7
 800237c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002380:	4770      	bx	lr
 8002382:	bf00      	nop

08002384 <TIM_UpdateRequestConfig>:
  *                 generation through the slave mode controller.
  *            @arg TIM_UpdateSource_Regular: Source of update is counter overflow/underflow.
  * @retval None
  */
void TIM_UpdateRequestConfig(TIM_TypeDef* TIMx, uint16_t TIM_UpdateSource)
{
 8002384:	b480      	push	{r7}
 8002386:	b083      	sub	sp, #12
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
 800238c:	460b      	mov	r3, r1
 800238e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));

  if (TIM_UpdateSource != TIM_UpdateSource_Global)
 8002390:	887b      	ldrh	r3, [r7, #2]
 8002392:	2b00      	cmp	r3, #0
 8002394:	d008      	beq.n	80023a8 <TIM_UpdateRequestConfig+0x24>
  {
    /* Set the URS Bit */
    TIMx->CR1 |= TIM_CR1_URS;
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	881b      	ldrh	r3, [r3, #0]
 800239a:	b29b      	uxth	r3, r3
 800239c:	f043 0304 	orr.w	r3, r3, #4
 80023a0:	b29a      	uxth	r2, r3
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	801a      	strh	r2, [r3, #0]
 80023a6:	e007      	b.n	80023b8 <TIM_UpdateRequestConfig+0x34>
  }
  else
  {
    /* Reset the URS Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_URS;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	881b      	ldrh	r3, [r3, #0]
 80023ac:	b29b      	uxth	r3, r3
 80023ae:	f023 0304 	bic.w	r3, r3, #4
 80023b2:	b29a      	uxth	r2, r3
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	801a      	strh	r2, [r3, #0]
  }
}
 80023b8:	370c      	adds	r7, #12
 80023ba:	46bd      	mov	sp, r7
 80023bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c0:	4770      	bx	lr
 80023c2:	bf00      	nop

080023c4 <TIM_ARRPreloadConfig>:
  * @param  NewState: new state of the TIMx peripheral Preload register
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 80023c4:	b480      	push	{r7}
 80023c6:	b083      	sub	sp, #12
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
 80023cc:	460b      	mov	r3, r1
 80023ce:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80023d0:	78fb      	ldrb	r3, [r7, #3]
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d008      	beq.n	80023e8 <TIM_ARRPreloadConfig+0x24>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	881b      	ldrh	r3, [r3, #0]
 80023da:	b29b      	uxth	r3, r3
 80023dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80023e0:	b29a      	uxth	r2, r3
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	801a      	strh	r2, [r3, #0]
 80023e6:	e007      	b.n	80023f8 <TIM_ARRPreloadConfig+0x34>
  }
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	881b      	ldrh	r3, [r3, #0]
 80023ec:	b29b      	uxth	r3, r3
 80023ee:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80023f2:	b29a      	uxth	r2, r3
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	801a      	strh	r2, [r3, #0]
  }
}
 80023f8:	370c      	adds	r7, #12
 80023fa:	46bd      	mov	sp, r7
 80023fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002400:	4770      	bx	lr
 8002402:	bf00      	nop

08002404 <TIM_SelectOnePulseMode>:
  *            @arg TIM_OPMode_Single
  *            @arg TIM_OPMode_Repetitive
  * @retval None
  */
void TIM_SelectOnePulseMode(TIM_TypeDef* TIMx, uint16_t TIM_OPMode)
{
 8002404:	b480      	push	{r7}
 8002406:	b083      	sub	sp, #12
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
 800240c:	460b      	mov	r3, r1
 800240e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_OPM_MODE(TIM_OPMode));

  /* Reset the OPM Bit */
  TIMx->CR1 &= (uint16_t)~TIM_CR1_OPM;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	881b      	ldrh	r3, [r3, #0]
 8002414:	b29b      	uxth	r3, r3
 8002416:	f023 0308 	bic.w	r3, r3, #8
 800241a:	b29a      	uxth	r2, r3
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	801a      	strh	r2, [r3, #0]

  /* Configure the OPM Mode */
  TIMx->CR1 |= TIM_OPMode;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	881b      	ldrh	r3, [r3, #0]
 8002424:	b29a      	uxth	r2, r3
 8002426:	887b      	ldrh	r3, [r7, #2]
 8002428:	4313      	orrs	r3, r2
 800242a:	b29a      	uxth	r2, r3
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	801a      	strh	r2, [r3, #0]
}
 8002430:	370c      	adds	r7, #12
 8002432:	46bd      	mov	sp, r7
 8002434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002438:	4770      	bx	lr
 800243a:	bf00      	nop

0800243c <TIM_SetClockDivision>:
  *            @arg TIM_CKD_DIV2: TDTS = 2*Tck_tim
  *            @arg TIM_CKD_DIV4: TDTS = 4*Tck_tim
  * @retval None
  */
void TIM_SetClockDivision(TIM_TypeDef* TIMx, uint16_t TIM_CKD)
{
 800243c:	b480      	push	{r7}
 800243e:	b083      	sub	sp, #12
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
 8002444:	460b      	mov	r3, r1
 8002446:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_CKD_DIV(TIM_CKD));

  /* Reset the CKD Bits */
  TIMx->CR1 &= (uint16_t)(~TIM_CR1_CKD);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	881b      	ldrh	r3, [r3, #0]
 800244c:	b29b      	uxth	r3, r3
 800244e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002452:	b29a      	uxth	r2, r3
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	801a      	strh	r2, [r3, #0]

  /* Set the CKD value */
  TIMx->CR1 |= TIM_CKD;
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	881b      	ldrh	r3, [r3, #0]
 800245c:	b29a      	uxth	r2, r3
 800245e:	887b      	ldrh	r3, [r7, #2]
 8002460:	4313      	orrs	r3, r2
 8002462:	b29a      	uxth	r2, r3
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	801a      	strh	r2, [r3, #0]
}
 8002468:	370c      	adds	r7, #12
 800246a:	46bd      	mov	sp, r7
 800246c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002470:	4770      	bx	lr
 8002472:	bf00      	nop

08002474 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8002474:	b480      	push	{r7}
 8002476:	b083      	sub	sp, #12
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
 800247c:	460b      	mov	r3, r1
 800247e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8002480:	78fb      	ldrb	r3, [r7, #3]
 8002482:	2b00      	cmp	r3, #0
 8002484:	d008      	beq.n	8002498 <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	881b      	ldrh	r3, [r3, #0]
 800248a:	b29b      	uxth	r3, r3
 800248c:	f043 0301 	orr.w	r3, r3, #1
 8002490:	b29a      	uxth	r2, r3
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	801a      	strh	r2, [r3, #0]
 8002496:	e007      	b.n	80024a8 <TIM_Cmd+0x34>
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	881b      	ldrh	r3, [r3, #0]
 800249c:	b29b      	uxth	r3, r3
 800249e:	f023 0301 	bic.w	r3, r3, #1
 80024a2:	b29a      	uxth	r2, r3
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	801a      	strh	r2, [r3, #0]
  }
}
 80024a8:	370c      	adds	r7, #12
 80024aa:	46bd      	mov	sp, r7
 80024ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b0:	4770      	bx	lr
 80024b2:	bf00      	nop

080024b4 <TIM_OC1Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80024b4:	b480      	push	{r7}
 80024b6:	b085      	sub	sp, #20
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
 80024bc:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 80024be:	2300      	movs	r3, #0
 80024c0:	817b      	strh	r3, [r7, #10]
 80024c2:	2300      	movs	r3, #0
 80024c4:	81fb      	strh	r3, [r7, #14]
 80024c6:	2300      	movs	r3, #0
 80024c8:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	8c1b      	ldrh	r3, [r3, #32]
 80024ce:	b29b      	uxth	r3, r3
 80024d0:	f023 0301 	bic.w	r3, r3, #1
 80024d4:	b29a      	uxth	r2, r3
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	8c1b      	ldrh	r3, [r3, #32]
 80024de:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	889b      	ldrh	r3, [r3, #4]
 80024e4:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	8b1b      	ldrh	r3, [r3, #24]
 80024ea:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC1M;
 80024ec:	897b      	ldrh	r3, [r7, #10]
 80024ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80024f2:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
 80024f4:	897b      	ldrh	r3, [r7, #10]
 80024f6:	f023 0303 	bic.w	r3, r3, #3
 80024fa:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	881a      	ldrh	r2, [r3, #0]
 8002500:	897b      	ldrh	r3, [r7, #10]
 8002502:	4313      	orrs	r3, r2
 8002504:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
 8002506:	89fb      	ldrh	r3, [r7, #14]
 8002508:	f023 0302 	bic.w	r3, r3, #2
 800250c:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	899a      	ldrh	r2, [r3, #12]
 8002512:	89fb      	ldrh	r3, [r7, #14]
 8002514:	4313      	orrs	r3, r2
 8002516:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	885a      	ldrh	r2, [r3, #2]
 800251c:	89fb      	ldrh	r3, [r7, #14]
 800251e:	4313      	orrs	r3, r2
 8002520:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8002522:	687a      	ldr	r2, [r7, #4]
 8002524:	4b1e      	ldr	r3, [pc, #120]	; (80025a0 <TIM_OC1Init+0xec>)
 8002526:	429a      	cmp	r2, r3
 8002528:	d003      	beq.n	8002532 <TIM_OC1Init+0x7e>
 800252a:	687a      	ldr	r2, [r7, #4]
 800252c:	4b1d      	ldr	r3, [pc, #116]	; (80025a4 <TIM_OC1Init+0xf0>)
 800252e:	429a      	cmp	r2, r3
 8002530:	d123      	bne.n	800257a <TIM_OC1Init+0xc6>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
 8002532:	89fb      	ldrh	r3, [r7, #14]
 8002534:	f023 0308 	bic.w	r3, r3, #8
 8002538:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 800253a:	683b      	ldr	r3, [r7, #0]
 800253c:	89da      	ldrh	r2, [r3, #14]
 800253e:	89fb      	ldrh	r3, [r7, #14]
 8002540:	4313      	orrs	r3, r2
 8002542:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NE;
 8002544:	89fb      	ldrh	r3, [r7, #14]
 8002546:	f023 0304 	bic.w	r3, r3, #4
 800254a:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 800254c:	683b      	ldr	r3, [r7, #0]
 800254e:	889a      	ldrh	r2, [r3, #4]
 8002550:	89fb      	ldrh	r3, [r7, #14]
 8002552:	4313      	orrs	r3, r2
 8002554:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
 8002556:	89bb      	ldrh	r3, [r7, #12]
 8002558:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800255c:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
 800255e:	89bb      	ldrh	r3, [r7, #12]
 8002560:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002564:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	8a1a      	ldrh	r2, [r3, #16]
 800256a:	89bb      	ldrh	r3, [r7, #12]
 800256c:	4313      	orrs	r3, r2
 800256e:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 8002570:	683b      	ldr	r3, [r7, #0]
 8002572:	8a5a      	ldrh	r2, [r3, #18]
 8002574:	89bb      	ldrh	r3, [r7, #12]
 8002576:	4313      	orrs	r3, r2
 8002578:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	89ba      	ldrh	r2, [r7, #12]
 800257e:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	897a      	ldrh	r2, [r7, #10]
 8002584:	831a      	strh	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	689a      	ldr	r2, [r3, #8]
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	89fa      	ldrh	r2, [r7, #14]
 8002592:	841a      	strh	r2, [r3, #32]
}
 8002594:	3714      	adds	r7, #20
 8002596:	46bd      	mov	sp, r7
 8002598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259c:	4770      	bx	lr
 800259e:	bf00      	nop
 80025a0:	40010000 	.word	0x40010000
 80025a4:	40010400 	.word	0x40010400

080025a8 <TIM_OC2Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80025a8:	b480      	push	{r7}
 80025aa:	b085      	sub	sp, #20
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
 80025b0:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 80025b2:	2300      	movs	r3, #0
 80025b4:	817b      	strh	r3, [r7, #10]
 80025b6:	2300      	movs	r3, #0
 80025b8:	81fb      	strh	r3, [r7, #14]
 80025ba:	2300      	movs	r3, #0
 80025bc:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	8c1b      	ldrh	r3, [r3, #32]
 80025c2:	b29b      	uxth	r3, r3
 80025c4:	f023 0310 	bic.w	r3, r3, #16
 80025c8:	b29a      	uxth	r2, r3
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	8c1b      	ldrh	r3, [r3, #32]
 80025d2:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	889b      	ldrh	r3, [r3, #4]
 80025d8:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	8b1b      	ldrh	r3, [r3, #24]
 80025de:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
 80025e0:	897b      	ldrh	r3, [r7, #10]
 80025e2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80025e6:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
 80025e8:	897b      	ldrh	r3, [r7, #10]
 80025ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80025ee:	817b      	strh	r3, [r7, #10]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	881b      	ldrh	r3, [r3, #0]
 80025f4:	021b      	lsls	r3, r3, #8
 80025f6:	b29a      	uxth	r2, r3
 80025f8:	897b      	ldrh	r3, [r7, #10]
 80025fa:	4313      	orrs	r3, r2
 80025fc:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
 80025fe:	89fb      	ldrh	r3, [r7, #14]
 8002600:	f023 0320 	bic.w	r3, r3, #32
 8002604:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 8002606:	683b      	ldr	r3, [r7, #0]
 8002608:	899b      	ldrh	r3, [r3, #12]
 800260a:	011b      	lsls	r3, r3, #4
 800260c:	b29a      	uxth	r2, r3
 800260e:	89fb      	ldrh	r3, [r7, #14]
 8002610:	4313      	orrs	r3, r2
 8002612:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	885b      	ldrh	r3, [r3, #2]
 8002618:	011b      	lsls	r3, r3, #4
 800261a:	b29a      	uxth	r2, r3
 800261c:	89fb      	ldrh	r3, [r7, #14]
 800261e:	4313      	orrs	r3, r2
 8002620:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8002622:	687a      	ldr	r2, [r7, #4]
 8002624:	4b22      	ldr	r3, [pc, #136]	; (80026b0 <TIM_OC2Init+0x108>)
 8002626:	429a      	cmp	r2, r3
 8002628:	d003      	beq.n	8002632 <TIM_OC2Init+0x8a>
 800262a:	687a      	ldr	r2, [r7, #4]
 800262c:	4b21      	ldr	r3, [pc, #132]	; (80026b4 <TIM_OC2Init+0x10c>)
 800262e:	429a      	cmp	r2, r3
 8002630:	d12b      	bne.n	800268a <TIM_OC2Init+0xe2>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
 8002632:	89fb      	ldrh	r3, [r7, #14]
 8002634:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002638:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	89db      	ldrh	r3, [r3, #14]
 800263e:	011b      	lsls	r3, r3, #4
 8002640:	b29a      	uxth	r2, r3
 8002642:	89fb      	ldrh	r3, [r7, #14]
 8002644:	4313      	orrs	r3, r2
 8002646:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NE;
 8002648:	89fb      	ldrh	r3, [r7, #14]
 800264a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800264e:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8002650:	683b      	ldr	r3, [r7, #0]
 8002652:	889b      	ldrh	r3, [r3, #4]
 8002654:	011b      	lsls	r3, r3, #4
 8002656:	b29a      	uxth	r2, r3
 8002658:	89fb      	ldrh	r3, [r7, #14]
 800265a:	4313      	orrs	r3, r2
 800265c:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
 800265e:	89bb      	ldrh	r3, [r7, #12]
 8002660:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002664:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
 8002666:	89bb      	ldrh	r3, [r7, #12]
 8002668:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800266c:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	8a1b      	ldrh	r3, [r3, #16]
 8002672:	009b      	lsls	r3, r3, #2
 8002674:	b29a      	uxth	r2, r3
 8002676:	89bb      	ldrh	r3, [r7, #12]
 8002678:	4313      	orrs	r3, r2
 800267a:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	8a5b      	ldrh	r3, [r3, #18]
 8002680:	009b      	lsls	r3, r3, #2
 8002682:	b29a      	uxth	r2, r3
 8002684:	89bb      	ldrh	r3, [r7, #12]
 8002686:	4313      	orrs	r3, r2
 8002688:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	89ba      	ldrh	r2, [r7, #12]
 800268e:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	897a      	ldrh	r2, [r7, #10]
 8002694:	831a      	strh	r2, [r3, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	689a      	ldr	r2, [r3, #8]
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	89fa      	ldrh	r2, [r7, #14]
 80026a2:	841a      	strh	r2, [r3, #32]
}
 80026a4:	3714      	adds	r7, #20
 80026a6:	46bd      	mov	sp, r7
 80026a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ac:	4770      	bx	lr
 80026ae:	bf00      	nop
 80026b0:	40010000 	.word	0x40010000
 80026b4:	40010400 	.word	0x40010400

080026b8 <TIM_OC3Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80026b8:	b480      	push	{r7}
 80026ba:	b085      	sub	sp, #20
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
 80026c0:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 80026c2:	2300      	movs	r3, #0
 80026c4:	817b      	strh	r3, [r7, #10]
 80026c6:	2300      	movs	r3, #0
 80026c8:	81fb      	strh	r3, [r7, #14]
 80026ca:	2300      	movs	r3, #0
 80026cc:	81bb      	strh	r3, [r7, #12]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	8c1b      	ldrh	r3, [r3, #32]
 80026d2:	b29b      	uxth	r3, r3
 80026d4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80026d8:	b29a      	uxth	r2, r3
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	8c1b      	ldrh	r3, [r3, #32]
 80026e2:	81fb      	strh	r3, [r7, #14]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	889b      	ldrh	r3, [r3, #4]
 80026e8:	81bb      	strh	r3, [r7, #12]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	8b9b      	ldrh	r3, [r3, #28]
 80026ee:	817b      	strh	r3, [r7, #10]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
 80026f0:	897b      	ldrh	r3, [r7, #10]
 80026f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80026f6:	817b      	strh	r3, [r7, #10]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
 80026f8:	897b      	ldrh	r3, [r7, #10]
 80026fa:	f023 0303 	bic.w	r3, r3, #3
 80026fe:	817b      	strh	r3, [r7, #10]
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	881a      	ldrh	r2, [r3, #0]
 8002704:	897b      	ldrh	r3, [r7, #10]
 8002706:	4313      	orrs	r3, r2
 8002708:	817b      	strh	r3, [r7, #10]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 800270a:	89fb      	ldrh	r3, [r7, #14]
 800270c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002710:	81fb      	strh	r3, [r7, #14]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	899b      	ldrh	r3, [r3, #12]
 8002716:	021b      	lsls	r3, r3, #8
 8002718:	b29a      	uxth	r2, r3
 800271a:	89fb      	ldrh	r3, [r7, #14]
 800271c:	4313      	orrs	r3, r2
 800271e:	81fb      	strh	r3, [r7, #14]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	885b      	ldrh	r3, [r3, #2]
 8002724:	021b      	lsls	r3, r3, #8
 8002726:	b29a      	uxth	r2, r3
 8002728:	89fb      	ldrh	r3, [r7, #14]
 800272a:	4313      	orrs	r3, r2
 800272c:	81fb      	strh	r3, [r7, #14]
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 800272e:	687a      	ldr	r2, [r7, #4]
 8002730:	4b22      	ldr	r3, [pc, #136]	; (80027bc <TIM_OC3Init+0x104>)
 8002732:	429a      	cmp	r2, r3
 8002734:	d003      	beq.n	800273e <TIM_OC3Init+0x86>
 8002736:	687a      	ldr	r2, [r7, #4]
 8002738:	4b21      	ldr	r3, [pc, #132]	; (80027c0 <TIM_OC3Init+0x108>)
 800273a:	429a      	cmp	r2, r3
 800273c:	d12b      	bne.n	8002796 <TIM_OC3Init+0xde>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
 800273e:	89fb      	ldrh	r3, [r7, #14]
 8002740:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002744:	81fb      	strh	r3, [r7, #14]
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	89db      	ldrh	r3, [r3, #14]
 800274a:	021b      	lsls	r3, r3, #8
 800274c:	b29a      	uxth	r2, r3
 800274e:	89fb      	ldrh	r3, [r7, #14]
 8002750:	4313      	orrs	r3, r2
 8002752:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
 8002754:	89fb      	ldrh	r3, [r7, #14]
 8002756:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800275a:	81fb      	strh	r3, [r7, #14]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	889b      	ldrh	r3, [r3, #4]
 8002760:	021b      	lsls	r3, r3, #8
 8002762:	b29a      	uxth	r2, r3
 8002764:	89fb      	ldrh	r3, [r7, #14]
 8002766:	4313      	orrs	r3, r2
 8002768:	81fb      	strh	r3, [r7, #14]
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
 800276a:	89bb      	ldrh	r3, [r7, #12]
 800276c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002770:	81bb      	strh	r3, [r7, #12]
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
 8002772:	89bb      	ldrh	r3, [r7, #12]
 8002774:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002778:	81bb      	strh	r3, [r7, #12]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	8a1b      	ldrh	r3, [r3, #16]
 800277e:	011b      	lsls	r3, r3, #4
 8002780:	b29a      	uxth	r2, r3
 8002782:	89bb      	ldrh	r3, [r7, #12]
 8002784:	4313      	orrs	r3, r2
 8002786:	81bb      	strh	r3, [r7, #12]
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	8a5b      	ldrh	r3, [r3, #18]
 800278c:	011b      	lsls	r3, r3, #4
 800278e:	b29a      	uxth	r2, r3
 8002790:	89bb      	ldrh	r3, [r7, #12]
 8002792:	4313      	orrs	r3, r2
 8002794:	81bb      	strh	r3, [r7, #12]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	89ba      	ldrh	r2, [r7, #12]
 800279a:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	897a      	ldrh	r2, [r7, #10]
 80027a0:	839a      	strh	r2, [r3, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 80027a2:	683b      	ldr	r3, [r7, #0]
 80027a4:	689a      	ldr	r2, [r3, #8]
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	89fa      	ldrh	r2, [r7, #14]
 80027ae:	841a      	strh	r2, [r3, #32]
}
 80027b0:	3714      	adds	r7, #20
 80027b2:	46bd      	mov	sp, r7
 80027b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b8:	4770      	bx	lr
 80027ba:	bf00      	nop
 80027bc:	40010000 	.word	0x40010000
 80027c0:	40010400 	.word	0x40010400

080027c4 <TIM_OC4Init>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80027c4:	b480      	push	{r7}
 80027c6:	b085      	sub	sp, #20
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
 80027cc:	6039      	str	r1, [r7, #0]
  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 80027ce:	2300      	movs	r3, #0
 80027d0:	81bb      	strh	r3, [r7, #12]
 80027d2:	2300      	movs	r3, #0
 80027d4:	817b      	strh	r3, [r7, #10]
 80027d6:	2300      	movs	r3, #0
 80027d8:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	8c1b      	ldrh	r3, [r3, #32]
 80027de:	b29b      	uxth	r3, r3
 80027e0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80027e4:	b29a      	uxth	r2, r3
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	841a      	strh	r2, [r3, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	8c1b      	ldrh	r3, [r3, #32]
 80027ee:	817b      	strh	r3, [r7, #10]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	889b      	ldrh	r3, [r3, #4]
 80027f4:	81fb      	strh	r3, [r7, #14]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	8b9b      	ldrh	r3, [r3, #28]
 80027fa:	81bb      	strh	r3, [r7, #12]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
 80027fc:	89bb      	ldrh	r3, [r7, #12]
 80027fe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002802:	81bb      	strh	r3, [r7, #12]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
 8002804:	89bb      	ldrh	r3, [r7, #12]
 8002806:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800280a:	81bb      	strh	r3, [r7, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	881b      	ldrh	r3, [r3, #0]
 8002810:	021b      	lsls	r3, r3, #8
 8002812:	b29a      	uxth	r2, r3
 8002814:	89bb      	ldrh	r3, [r7, #12]
 8002816:	4313      	orrs	r3, r2
 8002818:	81bb      	strh	r3, [r7, #12]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 800281a:	897b      	ldrh	r3, [r7, #10]
 800281c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002820:	817b      	strh	r3, [r7, #10]
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8002822:	683b      	ldr	r3, [r7, #0]
 8002824:	899b      	ldrh	r3, [r3, #12]
 8002826:	031b      	lsls	r3, r3, #12
 8002828:	b29a      	uxth	r2, r3
 800282a:	897b      	ldrh	r3, [r7, #10]
 800282c:	4313      	orrs	r3, r2
 800282e:	817b      	strh	r3, [r7, #10]
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 8002830:	683b      	ldr	r3, [r7, #0]
 8002832:	885b      	ldrh	r3, [r3, #2]
 8002834:	031b      	lsls	r3, r3, #12
 8002836:	b29a      	uxth	r2, r3
 8002838:	897b      	ldrh	r3, [r7, #10]
 800283a:	4313      	orrs	r3, r2
 800283c:	817b      	strh	r3, [r7, #10]
  
  if((TIMx == TIM1) || (TIMx == TIM8))
 800283e:	687a      	ldr	r2, [r7, #4]
 8002840:	4b11      	ldr	r3, [pc, #68]	; (8002888 <TIM_OC4Init+0xc4>)
 8002842:	429a      	cmp	r2, r3
 8002844:	d003      	beq.n	800284e <TIM_OC4Init+0x8a>
 8002846:	687a      	ldr	r2, [r7, #4]
 8002848:	4b10      	ldr	r3, [pc, #64]	; (800288c <TIM_OC4Init+0xc8>)
 800284a:	429a      	cmp	r2, r3
 800284c:	d10a      	bne.n	8002864 <TIM_OC4Init+0xa0>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &=(uint16_t) ~TIM_CR2_OIS4;
 800284e:	89fb      	ldrh	r3, [r7, #14]
 8002850:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002854:	81fb      	strh	r3, [r7, #14]
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8002856:	683b      	ldr	r3, [r7, #0]
 8002858:	8a1b      	ldrh	r3, [r3, #16]
 800285a:	019b      	lsls	r3, r3, #6
 800285c:	b29a      	uxth	r2, r3
 800285e:	89fb      	ldrh	r3, [r7, #14]
 8002860:	4313      	orrs	r3, r2
 8002862:	81fb      	strh	r3, [r7, #14]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	89fa      	ldrh	r2, [r7, #14]
 8002868:	809a      	strh	r2, [r3, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	89ba      	ldrh	r2, [r7, #12]
 800286e:	839a      	strh	r2, [r3, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	689a      	ldr	r2, [r3, #8]
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	897a      	ldrh	r2, [r7, #10]
 800287c:	841a      	strh	r2, [r3, #32]
}
 800287e:	3714      	adds	r7, #20
 8002880:	46bd      	mov	sp, r7
 8002882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002886:	4770      	bx	lr
 8002888:	40010000 	.word	0x40010000
 800288c:	40010400 	.word	0x40010400

08002890 <TIM_OCStructInit>:
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8002890:	b480      	push	{r7}
 8002892:	b083      	sub	sp, #12
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	2200      	movs	r2, #0
 800289c:	801a      	strh	r2, [r3, #0]
  TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	2200      	movs	r2, #0
 80028a2:	805a      	strh	r2, [r3, #2]
  TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	2200      	movs	r2, #0
 80028a8:	809a      	strh	r2, [r3, #4]
  TIM_OCInitStruct->TIM_Pulse = 0x00000000;
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	2200      	movs	r2, #0
 80028ae:	609a      	str	r2, [r3, #8]
  TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	2200      	movs	r2, #0
 80028b4:	819a      	strh	r2, [r3, #12]
  TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	2200      	movs	r2, #0
 80028ba:	81da      	strh	r2, [r3, #14]
  TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	2200      	movs	r2, #0
 80028c0:	821a      	strh	r2, [r3, #16]
  TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	2200      	movs	r2, #0
 80028c6:	825a      	strh	r2, [r3, #18]
}
 80028c8:	370c      	adds	r7, #12
 80028ca:	46bd      	mov	sp, r7
 80028cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d0:	4770      	bx	lr
 80028d2:	bf00      	nop

080028d4 <TIM_SelectOCxM>:
  *            @arg TIM_ForcedAction_Active
  *            @arg TIM_ForcedAction_InActive
  * @retval None
  */
void TIM_SelectOCxM(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode)
{
 80028d4:	b480      	push	{r7}
 80028d6:	b085      	sub	sp, #20
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
 80028dc:	4613      	mov	r3, r2
 80028de:	460a      	mov	r2, r1
 80028e0:	807a      	strh	r2, [r7, #2]
 80028e2:	803b      	strh	r3, [r7, #0]
  uint32_t tmp = 0;
 80028e4:	2300      	movs	r3, #0
 80028e6:	60fb      	str	r3, [r7, #12]
  uint16_t tmp1 = 0;
 80028e8:	2300      	movs	r3, #0
 80028ea:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));

  tmp = (uint32_t) TIMx;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	60fb      	str	r3, [r7, #12]
  tmp += CCMR_OFFSET;
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	3318      	adds	r3, #24
 80028f4:	60fb      	str	r3, [r7, #12]

  tmp1 = CCER_CCE_SET << (uint16_t)TIM_Channel;
 80028f6:	887b      	ldrh	r3, [r7, #2]
 80028f8:	2201      	movs	r2, #1
 80028fa:	fa02 f303 	lsl.w	r3, r2, r3
 80028fe:	817b      	strh	r3, [r7, #10]

  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t) ~tmp1;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	8c1b      	ldrh	r3, [r3, #32]
 8002904:	b29a      	uxth	r2, r3
 8002906:	897b      	ldrh	r3, [r7, #10]
 8002908:	43db      	mvns	r3, r3
 800290a:	b29b      	uxth	r3, r3
 800290c:	4013      	ands	r3, r2
 800290e:	b29a      	uxth	r2, r3
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	841a      	strh	r2, [r3, #32]

  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 8002914:	887b      	ldrh	r3, [r7, #2]
 8002916:	2b00      	cmp	r3, #0
 8002918:	d002      	beq.n	8002920 <TIM_SelectOCxM+0x4c>
 800291a:	887b      	ldrh	r3, [r7, #2]
 800291c:	2b08      	cmp	r3, #8
 800291e:	d113      	bne.n	8002948 <TIM_SelectOCxM+0x74>
  {
    tmp += (TIM_Channel>>1);
 8002920:	887b      	ldrh	r3, [r7, #2]
 8002922:	085b      	lsrs	r3, r3, #1
 8002924:	b29b      	uxth	r3, r3
 8002926:	68fa      	ldr	r2, [r7, #12]
 8002928:	4413      	add	r3, r2
 800292a:	60fb      	str	r3, [r7, #12]

    /* Reset the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp &= CCMR_OC13M_MASK;
 800292c:	68fa      	ldr	r2, [r7, #12]
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	6819      	ldr	r1, [r3, #0]
 8002932:	f64f 738f 	movw	r3, #65423	; 0xff8f
 8002936:	400b      	ands	r3, r1
 8002938:	6013      	str	r3, [r2, #0]
   
    /* Configure the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp |= TIM_OCMode;
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	68fa      	ldr	r2, [r7, #12]
 800293e:	6811      	ldr	r1, [r2, #0]
 8002940:	883a      	ldrh	r2, [r7, #0]
 8002942:	430a      	orrs	r2, r1
 8002944:	601a      	str	r2, [r3, #0]
 8002946:	e016      	b.n	8002976 <TIM_SelectOCxM+0xa2>
  }
  else
  {
    tmp += (uint16_t)(TIM_Channel - (uint16_t)4)>> (uint16_t)1;
 8002948:	887b      	ldrh	r3, [r7, #2]
 800294a:	3b04      	subs	r3, #4
 800294c:	b29b      	uxth	r3, r3
 800294e:	085b      	lsrs	r3, r3, #1
 8002950:	b29b      	uxth	r3, r3
 8002952:	68fa      	ldr	r2, [r7, #12]
 8002954:	4413      	add	r3, r2
 8002956:	60fb      	str	r3, [r7, #12]

    /* Reset the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp &= CCMR_OC24M_MASK;
 8002958:	68fa      	ldr	r2, [r7, #12]
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	6819      	ldr	r1, [r3, #0]
 800295e:	f648 73ff 	movw	r3, #36863	; 0x8fff
 8002962:	400b      	ands	r3, r1
 8002964:	6013      	str	r3, [r2, #0]
    
    /* Configure the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp |= (uint16_t)(TIM_OCMode << 8);
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	68fa      	ldr	r2, [r7, #12]
 800296a:	6811      	ldr	r1, [r2, #0]
 800296c:	883a      	ldrh	r2, [r7, #0]
 800296e:	0212      	lsls	r2, r2, #8
 8002970:	b292      	uxth	r2, r2
 8002972:	430a      	orrs	r2, r1
 8002974:	601a      	str	r2, [r3, #0]
  }
}
 8002976:	3714      	adds	r7, #20
 8002978:	46bd      	mov	sp, r7
 800297a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297e:	4770      	bx	lr

08002980 <TIM_SetCompare1>:
  * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
  * @param  Compare1: specifies the Capture Compare1 register new value.
  * @retval None
  */
void TIM_SetCompare1(TIM_TypeDef* TIMx, uint32_t Compare1)
{
 8002980:	b480      	push	{r7}
 8002982:	b083      	sub	sp, #12
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
 8002988:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));

  /* Set the Capture Compare1 Register value */
  TIMx->CCR1 = Compare1;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	683a      	ldr	r2, [r7, #0]
 800298e:	635a      	str	r2, [r3, #52]	; 0x34
}
 8002990:	370c      	adds	r7, #12
 8002992:	46bd      	mov	sp, r7
 8002994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002998:	4770      	bx	lr
 800299a:	bf00      	nop

0800299c <TIM_SetCompare2>:
  *         peripheral.
  * @param  Compare2: specifies the Capture Compare2 register new value.
  * @retval None
  */
void TIM_SetCompare2(TIM_TypeDef* TIMx, uint32_t Compare2)
{
 800299c:	b480      	push	{r7}
 800299e:	b083      	sub	sp, #12
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
 80029a4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Set the Capture Compare2 Register value */
  TIMx->CCR2 = Compare2;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	683a      	ldr	r2, [r7, #0]
 80029aa:	639a      	str	r2, [r3, #56]	; 0x38
}
 80029ac:	370c      	adds	r7, #12
 80029ae:	46bd      	mov	sp, r7
 80029b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b4:	4770      	bx	lr
 80029b6:	bf00      	nop

080029b8 <TIM_SetCompare3>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @param  Compare3: specifies the Capture Compare3 register new value.
  * @retval None
  */
void TIM_SetCompare3(TIM_TypeDef* TIMx, uint32_t Compare3)
{
 80029b8:	b480      	push	{r7}
 80029ba:	b083      	sub	sp, #12
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
 80029c0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));

  /* Set the Capture Compare3 Register value */
  TIMx->CCR3 = Compare3;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	683a      	ldr	r2, [r7, #0]
 80029c6:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80029c8:	370c      	adds	r7, #12
 80029ca:	46bd      	mov	sp, r7
 80029cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d0:	4770      	bx	lr
 80029d2:	bf00      	nop

080029d4 <TIM_SetCompare4>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @param  Compare4: specifies the Capture Compare4 register new value.
  * @retval None
  */
void TIM_SetCompare4(TIM_TypeDef* TIMx, uint32_t Compare4)
{
 80029d4:	b480      	push	{r7}
 80029d6:	b083      	sub	sp, #12
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
 80029dc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));

  /* Set the Capture Compare4 Register value */
  TIMx->CCR4 = Compare4;
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	683a      	ldr	r2, [r7, #0]
 80029e2:	641a      	str	r2, [r3, #64]	; 0x40
}
 80029e4:	370c      	adds	r7, #12
 80029e6:	46bd      	mov	sp, r7
 80029e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ec:	4770      	bx	lr
 80029ee:	bf00      	nop

080029f0 <TIM_ForcedOC1Config>:
  *            @arg TIM_ForcedAction_Active: Force active level on OC1REF
  *            @arg TIM_ForcedAction_InActive: Force inactive level on OC1REF.
  * @retval None
  */
void TIM_ForcedOC1Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
 80029f0:	b480      	push	{r7}
 80029f2:	b085      	sub	sp, #20
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
 80029f8:	460b      	mov	r3, r1
 80029fa:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 80029fc:	2300      	movs	r3, #0
 80029fe:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr1 = TIMx->CCMR1;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	8b1b      	ldrh	r3, [r3, #24]
 8002a04:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC1M Bits */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC1M;
 8002a06:	89fb      	ldrh	r3, [r7, #14]
 8002a08:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a0c:	81fb      	strh	r3, [r7, #14]

  /* Configure The Forced output Mode */
  tmpccmr1 |= TIM_ForcedAction;
 8002a0e:	89fa      	ldrh	r2, [r7, #14]
 8002a10:	887b      	ldrh	r3, [r7, #2]
 8002a12:	4313      	orrs	r3, r2
 8002a14:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	89fa      	ldrh	r2, [r7, #14]
 8002a1a:	831a      	strh	r2, [r3, #24]
}
 8002a1c:	3714      	adds	r7, #20
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a24:	4770      	bx	lr
 8002a26:	bf00      	nop

08002a28 <TIM_ForcedOC2Config>:
  *            @arg TIM_ForcedAction_Active: Force active level on OC2REF
  *            @arg TIM_ForcedAction_InActive: Force inactive level on OC2REF.
  * @retval None
  */
void TIM_ForcedOC2Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
 8002a28:	b480      	push	{r7}
 8002a2a:	b085      	sub	sp, #20
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
 8002a30:	460b      	mov	r3, r1
 8002a32:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8002a34:	2300      	movs	r3, #0
 8002a36:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr1 = TIMx->CCMR1;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	8b1b      	ldrh	r3, [r3, #24]
 8002a3c:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC2M Bits */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC2M;
 8002a3e:	89fb      	ldrh	r3, [r7, #14]
 8002a40:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002a44:	81fb      	strh	r3, [r7, #14]

  /* Configure The Forced output Mode */
  tmpccmr1 |= (uint16_t)(TIM_ForcedAction << 8);
 8002a46:	887b      	ldrh	r3, [r7, #2]
 8002a48:	021b      	lsls	r3, r3, #8
 8002a4a:	b29a      	uxth	r2, r3
 8002a4c:	89fb      	ldrh	r3, [r7, #14]
 8002a4e:	4313      	orrs	r3, r2
 8002a50:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	89fa      	ldrh	r2, [r7, #14]
 8002a56:	831a      	strh	r2, [r3, #24]
}
 8002a58:	3714      	adds	r7, #20
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a60:	4770      	bx	lr
 8002a62:	bf00      	nop

08002a64 <TIM_ForcedOC3Config>:
  *            @arg TIM_ForcedAction_Active: Force active level on OC3REF
  *            @arg TIM_ForcedAction_InActive: Force inactive level on OC3REF.
  * @retval None
  */
void TIM_ForcedOC3Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
 8002a64:	b480      	push	{r7}
 8002a66:	b085      	sub	sp, #20
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
 8002a6c:	460b      	mov	r3, r1
 8002a6e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8002a70:	2300      	movs	r3, #0
 8002a72:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));

  tmpccmr2 = TIMx->CCMR2;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	8b9b      	ldrh	r3, [r3, #28]
 8002a78:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC1M Bits */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC3M;
 8002a7a:	89fb      	ldrh	r3, [r7, #14]
 8002a7c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a80:	81fb      	strh	r3, [r7, #14]

  /* Configure The Forced output Mode */
  tmpccmr2 |= TIM_ForcedAction;
 8002a82:	89fa      	ldrh	r2, [r7, #14]
 8002a84:	887b      	ldrh	r3, [r7, #2]
 8002a86:	4313      	orrs	r3, r2
 8002a88:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	89fa      	ldrh	r2, [r7, #14]
 8002a8e:	839a      	strh	r2, [r3, #28]
}
 8002a90:	3714      	adds	r7, #20
 8002a92:	46bd      	mov	sp, r7
 8002a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a98:	4770      	bx	lr
 8002a9a:	bf00      	nop

08002a9c <TIM_ForcedOC4Config>:
  *            @arg TIM_ForcedAction_Active: Force active level on OC4REF
  *            @arg TIM_ForcedAction_InActive: Force inactive level on OC4REF.
  * @retval None
  */
void TIM_ForcedOC4Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
{
 8002a9c:	b480      	push	{r7}
 8002a9e:	b085      	sub	sp, #20
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
 8002aa4:	460b      	mov	r3, r1
 8002aa6:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr2 = TIMx->CCMR2;
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	8b9b      	ldrh	r3, [r3, #28]
 8002ab0:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC2M Bits */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC4M;
 8002ab2:	89fb      	ldrh	r3, [r7, #14]
 8002ab4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002ab8:	81fb      	strh	r3, [r7, #14]

  /* Configure The Forced output Mode */
  tmpccmr2 |= (uint16_t)(TIM_ForcedAction << 8);
 8002aba:	887b      	ldrh	r3, [r7, #2]
 8002abc:	021b      	lsls	r3, r3, #8
 8002abe:	b29a      	uxth	r2, r3
 8002ac0:	89fb      	ldrh	r3, [r7, #14]
 8002ac2:	4313      	orrs	r3, r2
 8002ac4:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	89fa      	ldrh	r2, [r7, #14]
 8002aca:	839a      	strh	r2, [r3, #28]
}
 8002acc:	3714      	adds	r7, #20
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad4:	4770      	bx	lr
 8002ad6:	bf00      	nop

08002ad8 <TIM_OC1PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	b085      	sub	sp, #20
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
 8002ae0:	460b      	mov	r3, r1
 8002ae2:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	8b1b      	ldrh	r3, [r3, #24]
 8002aec:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC1PE);
 8002aee:	89fb      	ldrh	r3, [r7, #14]
 8002af0:	f023 0308 	bic.w	r3, r3, #8
 8002af4:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 8002af6:	89fa      	ldrh	r2, [r7, #14]
 8002af8:	887b      	ldrh	r3, [r7, #2]
 8002afa:	4313      	orrs	r3, r2
 8002afc:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	89fa      	ldrh	r2, [r7, #14]
 8002b02:	831a      	strh	r2, [r3, #24]
}
 8002b04:	3714      	adds	r7, #20
 8002b06:	46bd      	mov	sp, r7
 8002b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0c:	4770      	bx	lr
 8002b0e:	bf00      	nop

08002b10 <TIM_OC2PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8002b10:	b480      	push	{r7}
 8002b12:	b085      	sub	sp, #20
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
 8002b18:	460b      	mov	r3, r1
 8002b1a:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	8b1b      	ldrh	r3, [r3, #24]
 8002b24:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC2PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC2PE);
 8002b26:	89fb      	ldrh	r3, [r7, #14]
 8002b28:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002b2c:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 8002b2e:	887b      	ldrh	r3, [r7, #2]
 8002b30:	021b      	lsls	r3, r3, #8
 8002b32:	b29a      	uxth	r2, r3
 8002b34:	89fb      	ldrh	r3, [r7, #14]
 8002b36:	4313      	orrs	r3, r2
 8002b38:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	89fa      	ldrh	r2, [r7, #14]
 8002b3e:	831a      	strh	r2, [r3, #24]
}
 8002b40:	3714      	adds	r7, #20
 8002b42:	46bd      	mov	sp, r7
 8002b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b48:	4770      	bx	lr
 8002b4a:	bf00      	nop

08002b4c <TIM_OC3PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8002b4c:	b480      	push	{r7}
 8002b4e:	b085      	sub	sp, #20
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	6078      	str	r0, [r7, #4]
 8002b54:	460b      	mov	r3, r1
 8002b56:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8002b58:	2300      	movs	r3, #0
 8002b5a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	8b9b      	ldrh	r3, [r3, #28]
 8002b60:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC3PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC3PE);
 8002b62:	89fb      	ldrh	r3, [r7, #14]
 8002b64:	f023 0308 	bic.w	r3, r3, #8
 8002b68:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 8002b6a:	89fa      	ldrh	r2, [r7, #14]
 8002b6c:	887b      	ldrh	r3, [r7, #2]
 8002b6e:	4313      	orrs	r3, r2
 8002b70:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	89fa      	ldrh	r2, [r7, #14]
 8002b76:	839a      	strh	r2, [r3, #28]
}
 8002b78:	3714      	adds	r7, #20
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b80:	4770      	bx	lr
 8002b82:	bf00      	nop

08002b84 <TIM_OC4PreloadConfig>:
  *            @arg TIM_OCPreload_Enable
  *            @arg TIM_OCPreload_Disable
  * @retval None
  */
void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
{
 8002b84:	b480      	push	{r7}
 8002b86:	b085      	sub	sp, #20
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
 8002b8c:	460b      	mov	r3, r1
 8002b8e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8002b90:	2300      	movs	r3, #0
 8002b92:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	8b9b      	ldrh	r3, [r3, #28]
 8002b98:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC4PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC4PE);
 8002b9a:	89fb      	ldrh	r3, [r7, #14]
 8002b9c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002ba0:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 8002ba2:	887b      	ldrh	r3, [r7, #2]
 8002ba4:	021b      	lsls	r3, r3, #8
 8002ba6:	b29a      	uxth	r2, r3
 8002ba8:	89fb      	ldrh	r3, [r7, #14]
 8002baa:	4313      	orrs	r3, r2
 8002bac:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	89fa      	ldrh	r2, [r7, #14]
 8002bb2:	839a      	strh	r2, [r3, #28]
}
 8002bb4:	3714      	adds	r7, #20
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bbc:	4770      	bx	lr
 8002bbe:	bf00      	nop

08002bc0 <TIM_OC1FastConfig>:
  *            @arg TIM_OCFast_Enable: TIM output compare fast enable
  *            @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC1FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	b085      	sub	sp, #20
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
 8002bc8:	460b      	mov	r3, r1
 8002bca:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8002bcc:	2300      	movs	r3, #0
 8002bce:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	8b1b      	ldrh	r3, [r3, #24]
 8002bd4:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC1FE Bit */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC1FE;
 8002bd6:	89fb      	ldrh	r3, [r7, #14]
 8002bd8:	f023 0304 	bic.w	r3, r3, #4
 8002bdc:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= TIM_OCFast;
 8002bde:	89fa      	ldrh	r2, [r7, #14]
 8002be0:	887b      	ldrh	r3, [r7, #2]
 8002be2:	4313      	orrs	r3, r2
 8002be4:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	89fa      	ldrh	r2, [r7, #14]
 8002bea:	831a      	strh	r2, [r3, #24]
}
 8002bec:	3714      	adds	r7, #20
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf4:	4770      	bx	lr
 8002bf6:	bf00      	nop

08002bf8 <TIM_OC2FastConfig>:
  *            @arg TIM_OCFast_Enable: TIM output compare fast enable
  *            @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC2FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	b085      	sub	sp, #20
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
 8002c00:	460b      	mov	r3, r1
 8002c02:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8002c04:	2300      	movs	r3, #0
 8002c06:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	8b1b      	ldrh	r3, [r3, #24]
 8002c0c:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC2FE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC2FE);
 8002c0e:	89fb      	ldrh	r3, [r7, #14]
 8002c10:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002c14:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= (uint16_t)(TIM_OCFast << 8);
 8002c16:	887b      	ldrh	r3, [r7, #2]
 8002c18:	021b      	lsls	r3, r3, #8
 8002c1a:	b29a      	uxth	r2, r3
 8002c1c:	89fb      	ldrh	r3, [r7, #14]
 8002c1e:	4313      	orrs	r3, r2
 8002c20:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	89fa      	ldrh	r2, [r7, #14]
 8002c26:	831a      	strh	r2, [r3, #24]
}
 8002c28:	3714      	adds	r7, #20
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c30:	4770      	bx	lr
 8002c32:	bf00      	nop

08002c34 <TIM_OC3FastConfig>:
  *            @arg TIM_OCFast_Enable: TIM output compare fast enable
  *            @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC3FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
 8002c34:	b480      	push	{r7}
 8002c36:	b085      	sub	sp, #20
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
 8002c3c:	460b      	mov	r3, r1
 8002c3e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8002c40:	2300      	movs	r3, #0
 8002c42:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	8b9b      	ldrh	r3, [r3, #28]
 8002c48:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC3FE Bit */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC3FE;
 8002c4a:	89fb      	ldrh	r3, [r7, #14]
 8002c4c:	f023 0304 	bic.w	r3, r3, #4
 8002c50:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= TIM_OCFast;
 8002c52:	89fa      	ldrh	r2, [r7, #14]
 8002c54:	887b      	ldrh	r3, [r7, #2]
 8002c56:	4313      	orrs	r3, r2
 8002c58:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	89fa      	ldrh	r2, [r7, #14]
 8002c5e:	839a      	strh	r2, [r3, #28]
}
 8002c60:	3714      	adds	r7, #20
 8002c62:	46bd      	mov	sp, r7
 8002c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c68:	4770      	bx	lr
 8002c6a:	bf00      	nop

08002c6c <TIM_OC4FastConfig>:
  *            @arg TIM_OCFast_Enable: TIM output compare fast enable
  *            @arg TIM_OCFast_Disable: TIM output compare fast disable
  * @retval None
  */
void TIM_OC4FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
{
 8002c6c:	b480      	push	{r7}
 8002c6e:	b085      	sub	sp, #20
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
 8002c74:	460b      	mov	r3, r1
 8002c76:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8002c78:	2300      	movs	r3, #0
 8002c7a:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	8b9b      	ldrh	r3, [r3, #28]
 8002c80:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC4FE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC4FE);
 8002c82:	89fb      	ldrh	r3, [r7, #14]
 8002c84:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002c88:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= (uint16_t)(TIM_OCFast << 8);
 8002c8a:	887b      	ldrh	r3, [r7, #2]
 8002c8c:	021b      	lsls	r3, r3, #8
 8002c8e:	b29a      	uxth	r2, r3
 8002c90:	89fb      	ldrh	r3, [r7, #14]
 8002c92:	4313      	orrs	r3, r2
 8002c94:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	89fa      	ldrh	r2, [r7, #14]
 8002c9a:	839a      	strh	r2, [r3, #28]
}
 8002c9c:	3714      	adds	r7, #20
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca4:	4770      	bx	lr
 8002ca6:	bf00      	nop

08002ca8 <TIM_ClearOC1Ref>:
  *            @arg TIM_OCClear_Enable: TIM Output clear enable
  *            @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC1Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
 8002ca8:	b480      	push	{r7}
 8002caa:	b085      	sub	sp, #20
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
 8002cb0:	460b      	mov	r3, r1
 8002cb2:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	8b1b      	ldrh	r3, [r3, #24]
 8002cbc:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC1CE Bit */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC1CE;
 8002cbe:	89fb      	ldrh	r3, [r7, #14]
 8002cc0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002cc4:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= TIM_OCClear;
 8002cc6:	89fa      	ldrh	r2, [r7, #14]
 8002cc8:	887b      	ldrh	r3, [r7, #2]
 8002cca:	4313      	orrs	r3, r2
 8002ccc:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	89fa      	ldrh	r2, [r7, #14]
 8002cd2:	831a      	strh	r2, [r3, #24]
}
 8002cd4:	3714      	adds	r7, #20
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cdc:	4770      	bx	lr
 8002cde:	bf00      	nop

08002ce0 <TIM_ClearOC2Ref>:
  *            @arg TIM_OCClear_Enable: TIM Output clear enable
  *            @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC2Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
 8002ce0:	b480      	push	{r7}
 8002ce2:	b085      	sub	sp, #20
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
 8002ce8:	460b      	mov	r3, r1
 8002cea:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr1 = 0;
 8002cec:	2300      	movs	r3, #0
 8002cee:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	8b1b      	ldrh	r3, [r3, #24]
 8002cf4:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC2CE Bit */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC2CE;
 8002cf6:	89fb      	ldrh	r3, [r7, #14]
 8002cf8:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8002cfc:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= (uint16_t)(TIM_OCClear << 8);
 8002cfe:	887b      	ldrh	r3, [r7, #2]
 8002d00:	021b      	lsls	r3, r3, #8
 8002d02:	b29a      	uxth	r2, r3
 8002d04:	89fb      	ldrh	r3, [r7, #14]
 8002d06:	4313      	orrs	r3, r2
 8002d08:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	89fa      	ldrh	r2, [r7, #14]
 8002d0e:	831a      	strh	r2, [r3, #24]
}
 8002d10:	3714      	adds	r7, #20
 8002d12:	46bd      	mov	sp, r7
 8002d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d18:	4770      	bx	lr
 8002d1a:	bf00      	nop

08002d1c <TIM_ClearOC3Ref>:
  *            @arg TIM_OCClear_Enable: TIM Output clear enable
  *            @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC3Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
 8002d1c:	b480      	push	{r7}
 8002d1e:	b085      	sub	sp, #20
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
 8002d24:	460b      	mov	r3, r1
 8002d26:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8002d28:	2300      	movs	r3, #0
 8002d2a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr2 = TIMx->CCMR2;
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	8b9b      	ldrh	r3, [r3, #28]
 8002d30:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC3CE Bit */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC3CE;
 8002d32:	89fb      	ldrh	r3, [r7, #14]
 8002d34:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002d38:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= TIM_OCClear;
 8002d3a:	89fa      	ldrh	r2, [r7, #14]
 8002d3c:	887b      	ldrh	r3, [r7, #2]
 8002d3e:	4313      	orrs	r3, r2
 8002d40:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	89fa      	ldrh	r2, [r7, #14]
 8002d46:	839a      	strh	r2, [r3, #28]
}
 8002d48:	3714      	adds	r7, #20
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d50:	4770      	bx	lr
 8002d52:	bf00      	nop

08002d54 <TIM_ClearOC4Ref>:
  *            @arg TIM_OCClear_Enable: TIM Output clear enable
  *            @arg TIM_OCClear_Disable: TIM Output clear disable
  * @retval None
  */
void TIM_ClearOC4Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
{
 8002d54:	b480      	push	{r7}
 8002d56:	b085      	sub	sp, #20
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
 8002d5c:	460b      	mov	r3, r1
 8002d5e:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccmr2 = 0;
 8002d60:	2300      	movs	r3, #0
 8002d62:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr2 = TIMx->CCMR2;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	8b9b      	ldrh	r3, [r3, #28]
 8002d68:	81fb      	strh	r3, [r7, #14]

  /* Reset the OC4CE Bit */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC4CE;
 8002d6a:	89fb      	ldrh	r3, [r7, #14]
 8002d6c:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8002d70:	81fb      	strh	r3, [r7, #14]

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= (uint16_t)(TIM_OCClear << 8);
 8002d72:	887b      	ldrh	r3, [r7, #2]
 8002d74:	021b      	lsls	r3, r3, #8
 8002d76:	b29a      	uxth	r2, r3
 8002d78:	89fb      	ldrh	r3, [r7, #14]
 8002d7a:	4313      	orrs	r3, r2
 8002d7c:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	89fa      	ldrh	r2, [r7, #14]
 8002d82:	839a      	strh	r2, [r3, #28]
}
 8002d84:	3714      	adds	r7, #20
 8002d86:	46bd      	mov	sp, r7
 8002d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8c:	4770      	bx	lr
 8002d8e:	bf00      	nop

08002d90 <TIM_OC1PolarityConfig>:
  *            @arg TIM_OCPolarity_High: Output Compare active high
  *            @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC1PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
 8002d90:	b480      	push	{r7}
 8002d92:	b085      	sub	sp, #20
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
 8002d98:	460b      	mov	r3, r1
 8002d9a:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	8c1b      	ldrh	r3, [r3, #32]
 8002da4:	81fb      	strh	r3, [r7, #14]

  /* Set or Reset the CC1P Bit */
  tmpccer &= (uint16_t)(~TIM_CCER_CC1P);
 8002da6:	89fb      	ldrh	r3, [r7, #14]
 8002da8:	f023 0302 	bic.w	r3, r3, #2
 8002dac:	81fb      	strh	r3, [r7, #14]
  tmpccer |= TIM_OCPolarity;
 8002dae:	89fa      	ldrh	r2, [r7, #14]
 8002db0:	887b      	ldrh	r3, [r7, #2]
 8002db2:	4313      	orrs	r3, r2
 8002db4:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	89fa      	ldrh	r2, [r7, #14]
 8002dba:	841a      	strh	r2, [r3, #32]
}
 8002dbc:	3714      	adds	r7, #20
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc4:	4770      	bx	lr
 8002dc6:	bf00      	nop

08002dc8 <TIM_OC1NPolarityConfig>:
  *            @arg TIM_OCNPolarity_High: Output Compare active high
  *            @arg TIM_OCNPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC1NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
{
 8002dc8:	b480      	push	{r7}
 8002dca:	b085      	sub	sp, #20
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
 8002dd0:	460b      	mov	r3, r1
 8002dd2:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
   
  tmpccer = TIMx->CCER;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	8c1b      	ldrh	r3, [r3, #32]
 8002ddc:	81fb      	strh	r3, [r7, #14]

  /* Set or Reset the CC1NP Bit */
  tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
 8002dde:	89fb      	ldrh	r3, [r7, #14]
 8002de0:	f023 0308 	bic.w	r3, r3, #8
 8002de4:	81fb      	strh	r3, [r7, #14]
  tmpccer |= TIM_OCNPolarity;
 8002de6:	89fa      	ldrh	r2, [r7, #14]
 8002de8:	887b      	ldrh	r3, [r7, #2]
 8002dea:	4313      	orrs	r3, r2
 8002dec:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	89fa      	ldrh	r2, [r7, #14]
 8002df2:	841a      	strh	r2, [r3, #32]
}
 8002df4:	3714      	adds	r7, #20
 8002df6:	46bd      	mov	sp, r7
 8002df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfc:	4770      	bx	lr
 8002dfe:	bf00      	nop

08002e00 <TIM_OC2PolarityConfig>:
  *            @arg TIM_OCPolarity_High: Output Compare active high
  *            @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC2PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
 8002e00:	b480      	push	{r7}
 8002e02:	b085      	sub	sp, #20
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
 8002e08:	460b      	mov	r3, r1
 8002e0a:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	8c1b      	ldrh	r3, [r3, #32]
 8002e14:	81fb      	strh	r3, [r7, #14]

  /* Set or Reset the CC2P Bit */
  tmpccer &= (uint16_t)(~TIM_CCER_CC2P);
 8002e16:	89fb      	ldrh	r3, [r7, #14]
 8002e18:	f023 0320 	bic.w	r3, r3, #32
 8002e1c:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCPolarity << 4);
 8002e1e:	887b      	ldrh	r3, [r7, #2]
 8002e20:	011b      	lsls	r3, r3, #4
 8002e22:	b29a      	uxth	r2, r3
 8002e24:	89fb      	ldrh	r3, [r7, #14]
 8002e26:	4313      	orrs	r3, r2
 8002e28:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	89fa      	ldrh	r2, [r7, #14]
 8002e2e:	841a      	strh	r2, [r3, #32]
}
 8002e30:	3714      	adds	r7, #20
 8002e32:	46bd      	mov	sp, r7
 8002e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e38:	4770      	bx	lr
 8002e3a:	bf00      	nop

08002e3c <TIM_OC2NPolarityConfig>:
  *            @arg TIM_OCNPolarity_High: Output Compare active high
  *            @arg TIM_OCNPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC2NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
{
 8002e3c:	b480      	push	{r7}
 8002e3e:	b085      	sub	sp, #20
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
 8002e44:	460b      	mov	r3, r1
 8002e46:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 8002e48:	2300      	movs	r3, #0
 8002e4a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
  
  tmpccer = TIMx->CCER;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	8c1b      	ldrh	r3, [r3, #32]
 8002e50:	81fb      	strh	r3, [r7, #14]

  /* Set or Reset the CC2NP Bit */
  tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
 8002e52:	89fb      	ldrh	r3, [r7, #14]
 8002e54:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002e58:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCNPolarity << 4);
 8002e5a:	887b      	ldrh	r3, [r7, #2]
 8002e5c:	011b      	lsls	r3, r3, #4
 8002e5e:	b29a      	uxth	r2, r3
 8002e60:	89fb      	ldrh	r3, [r7, #14]
 8002e62:	4313      	orrs	r3, r2
 8002e64:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	89fa      	ldrh	r2, [r7, #14]
 8002e6a:	841a      	strh	r2, [r3, #32]
}
 8002e6c:	3714      	adds	r7, #20
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e74:	4770      	bx	lr
 8002e76:	bf00      	nop

08002e78 <TIM_OC3PolarityConfig>:
  *            @arg TIM_OCPolarity_High: Output Compare active high
  *            @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC3PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
 8002e78:	b480      	push	{r7}
 8002e7a:	b085      	sub	sp, #20
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
 8002e80:	460b      	mov	r3, r1
 8002e82:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 8002e84:	2300      	movs	r3, #0
 8002e86:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	8c1b      	ldrh	r3, [r3, #32]
 8002e8c:	81fb      	strh	r3, [r7, #14]

  /* Set or Reset the CC3P Bit */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 8002e8e:	89fb      	ldrh	r3, [r7, #14]
 8002e90:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002e94:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCPolarity << 8);
 8002e96:	887b      	ldrh	r3, [r7, #2]
 8002e98:	021b      	lsls	r3, r3, #8
 8002e9a:	b29a      	uxth	r2, r3
 8002e9c:	89fb      	ldrh	r3, [r7, #14]
 8002e9e:	4313      	orrs	r3, r2
 8002ea0:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	89fa      	ldrh	r2, [r7, #14]
 8002ea6:	841a      	strh	r2, [r3, #32]
}
 8002ea8:	3714      	adds	r7, #20
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb0:	4770      	bx	lr
 8002eb2:	bf00      	nop

08002eb4 <TIM_OC3NPolarityConfig>:
  *            @arg TIM_OCNPolarity_High: Output Compare active high
  *            @arg TIM_OCNPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC3NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
{
 8002eb4:	b480      	push	{r7}
 8002eb6:	b085      	sub	sp, #20
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
 8002ebc:	460b      	mov	r3, r1
 8002ebe:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 8002ec0:	2300      	movs	r3, #0
 8002ec2:	81fb      	strh	r3, [r7, #14]
 
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
    
  tmpccer = TIMx->CCER;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	8c1b      	ldrh	r3, [r3, #32]
 8002ec8:	81fb      	strh	r3, [r7, #14]

  /* Set or Reset the CC3NP Bit */
  tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
 8002eca:	89fb      	ldrh	r3, [r7, #14]
 8002ecc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002ed0:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCNPolarity << 8);
 8002ed2:	887b      	ldrh	r3, [r7, #2]
 8002ed4:	021b      	lsls	r3, r3, #8
 8002ed6:	b29a      	uxth	r2, r3
 8002ed8:	89fb      	ldrh	r3, [r7, #14]
 8002eda:	4313      	orrs	r3, r2
 8002edc:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	89fa      	ldrh	r2, [r7, #14]
 8002ee2:	841a      	strh	r2, [r3, #32]
}
 8002ee4:	3714      	adds	r7, #20
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eec:	4770      	bx	lr
 8002eee:	bf00      	nop

08002ef0 <TIM_OC4PolarityConfig>:
  *            @arg TIM_OCPolarity_High: Output Compare active high
  *            @arg TIM_OCPolarity_Low: Output Compare active low
  * @retval None
  */
void TIM_OC4PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	b085      	sub	sp, #20
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
 8002ef8:	460b      	mov	r3, r1
 8002efa:	807b      	strh	r3, [r7, #2]
  uint16_t tmpccer = 0;
 8002efc:	2300      	movs	r3, #0
 8002efe:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	8c1b      	ldrh	r3, [r3, #32]
 8002f04:	81fb      	strh	r3, [r7, #14]

  /* Set or Reset the CC4P Bit */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 8002f06:	89fb      	ldrh	r3, [r7, #14]
 8002f08:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002f0c:	81fb      	strh	r3, [r7, #14]
  tmpccer |= (uint16_t)(TIM_OCPolarity << 12);
 8002f0e:	887b      	ldrh	r3, [r7, #2]
 8002f10:	031b      	lsls	r3, r3, #12
 8002f12:	b29a      	uxth	r2, r3
 8002f14:	89fb      	ldrh	r3, [r7, #14]
 8002f16:	4313      	orrs	r3, r2
 8002f18:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	89fa      	ldrh	r2, [r7, #14]
 8002f1e:	841a      	strh	r2, [r3, #32]
}
 8002f20:	3714      	adds	r7, #20
 8002f22:	46bd      	mov	sp, r7
 8002f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f28:	4770      	bx	lr
 8002f2a:	bf00      	nop

08002f2c <TIM_CCxCmd>:
  * @param  TIM_CCx: specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_Enable or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx)
{
 8002f2c:	b480      	push	{r7}
 8002f2e:	b085      	sub	sp, #20
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
 8002f34:	4613      	mov	r3, r2
 8002f36:	460a      	mov	r2, r1
 8002f38:	807a      	strh	r2, [r7, #2]
 8002f3a:	803b      	strh	r3, [r7, #0]
  uint16_t tmp = 0;
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));

  tmp = CCER_CCE_SET << TIM_Channel;
 8002f40:	887b      	ldrh	r3, [r7, #2]
 8002f42:	2201      	movs	r2, #1
 8002f44:	fa02 f303 	lsl.w	r3, r2, r3
 8002f48:	81fb      	strh	r3, [r7, #14]

  /* Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t)~ tmp;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	8c1b      	ldrh	r3, [r3, #32]
 8002f4e:	b29a      	uxth	r2, r3
 8002f50:	89fb      	ldrh	r3, [r7, #14]
 8002f52:	43db      	mvns	r3, r3
 8002f54:	b29b      	uxth	r3, r3
 8002f56:	4013      	ands	r3, r2
 8002f58:	b29a      	uxth	r2, r3
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	841a      	strh	r2, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCx << TIM_Channel);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	8c1b      	ldrh	r3, [r3, #32]
 8002f62:	b29a      	uxth	r2, r3
 8002f64:	8839      	ldrh	r1, [r7, #0]
 8002f66:	887b      	ldrh	r3, [r7, #2]
 8002f68:	fa01 f303 	lsl.w	r3, r1, r3
 8002f6c:	b29b      	uxth	r3, r3
 8002f6e:	4313      	orrs	r3, r2
 8002f70:	b29a      	uxth	r2, r3
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	841a      	strh	r2, [r3, #32]
}
 8002f76:	3714      	adds	r7, #20
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7e:	4770      	bx	lr

08002f80 <TIM_CCxNCmd>:
  * @param  TIM_CCxN: specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_Enable or TIM_CCxN_Disable. 
  * @retval None
  */
void TIM_CCxNCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN)
{
 8002f80:	b480      	push	{r7}
 8002f82:	b085      	sub	sp, #20
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	6078      	str	r0, [r7, #4]
 8002f88:	4613      	mov	r3, r2
 8002f8a:	460a      	mov	r2, r1
 8002f8c:	807a      	strh	r2, [r7, #2]
 8002f8e:	803b      	strh	r3, [r7, #0]
  uint16_t tmp = 0;
 8002f90:	2300      	movs	r3, #0
 8002f92:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCXN(TIM_CCxN));

  tmp = CCER_CCNE_SET << TIM_Channel;
 8002f94:	887b      	ldrh	r3, [r7, #2]
 8002f96:	2204      	movs	r2, #4
 8002f98:	fa02 f303 	lsl.w	r3, r2, r3
 8002f9c:	81fb      	strh	r3, [r7, #14]

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (uint16_t) ~tmp;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	8c1b      	ldrh	r3, [r3, #32]
 8002fa2:	b29a      	uxth	r2, r3
 8002fa4:	89fb      	ldrh	r3, [r7, #14]
 8002fa6:	43db      	mvns	r3, r3
 8002fa8:	b29b      	uxth	r3, r3
 8002faa:	4013      	ands	r3, r2
 8002fac:	b29a      	uxth	r2, r3
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	841a      	strh	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCxN << TIM_Channel);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	8c1b      	ldrh	r3, [r3, #32]
 8002fb6:	b29a      	uxth	r2, r3
 8002fb8:	8839      	ldrh	r1, [r7, #0]
 8002fba:	887b      	ldrh	r3, [r7, #2]
 8002fbc:	fa01 f303 	lsl.w	r3, r1, r3
 8002fc0:	b29b      	uxth	r3, r3
 8002fc2:	4313      	orrs	r3, r2
 8002fc4:	b29a      	uxth	r2, r3
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	841a      	strh	r2, [r3, #32]
}
 8002fca:	3714      	adds	r7, #20
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd2:	4770      	bx	lr

08002fd4 <TIM_ICInit>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b082      	sub	sp, #8
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
 8002fdc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8002fde:	683b      	ldr	r3, [r7, #0]
 8002fe0:	881b      	ldrh	r3, [r3, #0]
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d10f      	bne.n	8003006 <TIM_ICInit+0x32>
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8002fe6:	683b      	ldr	r3, [r7, #0]
 8002fe8:	8859      	ldrh	r1, [r3, #2]
 8002fea:	683b      	ldr	r3, [r7, #0]
 8002fec:	889a      	ldrh	r2, [r3, #4]
 8002fee:	683b      	ldr	r3, [r7, #0]
 8002ff0:	891b      	ldrh	r3, [r3, #8]
 8002ff2:	6878      	ldr	r0, [r7, #4]
 8002ff4:	f000 fc92 	bl	800391c <TI1_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8002ff8:	683b      	ldr	r3, [r7, #0]
 8002ffa:	88db      	ldrh	r3, [r3, #6]
 8002ffc:	6878      	ldr	r0, [r7, #4]
 8002ffe:	4619      	mov	r1, r3
 8003000:	f000 f8e0 	bl	80031c4 <TIM_SetIC1Prescaler>
 8003004:	e036      	b.n	8003074 <TIM_ICInit+0xa0>
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	881b      	ldrh	r3, [r3, #0]
 800300a:	2b04      	cmp	r3, #4
 800300c:	d10f      	bne.n	800302e <TIM_ICInit+0x5a>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_LIST2_PERIPH(TIMx));
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 800300e:	683b      	ldr	r3, [r7, #0]
 8003010:	8859      	ldrh	r1, [r3, #2]
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	889a      	ldrh	r2, [r3, #4]
 8003016:	683b      	ldr	r3, [r7, #0]
 8003018:	891b      	ldrh	r3, [r3, #8]
 800301a:	6878      	ldr	r0, [r7, #4]
 800301c:	f000 fcba 	bl	8003994 <TI2_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	88db      	ldrh	r3, [r3, #6]
 8003024:	6878      	ldr	r0, [r7, #4]
 8003026:	4619      	mov	r1, r3
 8003028:	f000 f8e8 	bl	80031fc <TIM_SetIC2Prescaler>
 800302c:	e022      	b.n	8003074 <TIM_ICInit+0xa0>
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 800302e:	683b      	ldr	r3, [r7, #0]
 8003030:	881b      	ldrh	r3, [r3, #0]
 8003032:	2b08      	cmp	r3, #8
 8003034:	d10f      	bne.n	8003056 <TIM_ICInit+0x82>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_LIST3_PERIPH(TIMx));
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 8003036:	683b      	ldr	r3, [r7, #0]
 8003038:	8859      	ldrh	r1, [r3, #2]
 800303a:	683b      	ldr	r3, [r7, #0]
 800303c:	889a      	ldrh	r2, [r3, #4]
 800303e:	683b      	ldr	r3, [r7, #0]
 8003040:	891b      	ldrh	r3, [r3, #8]
 8003042:	6878      	ldr	r0, [r7, #4]
 8003044:	f000 fcec 	bl	8003a20 <TI3_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8003048:	683b      	ldr	r3, [r7, #0]
 800304a:	88db      	ldrh	r3, [r3, #6]
 800304c:	6878      	ldr	r0, [r7, #4]
 800304e:	4619      	mov	r1, r3
 8003050:	f000 f8f2 	bl	8003238 <TIM_SetIC3Prescaler>
 8003054:	e00e      	b.n	8003074 <TIM_ICInit+0xa0>
  }
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_LIST3_PERIPH(TIMx));
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	8859      	ldrh	r1, [r3, #2]
 800305a:	683b      	ldr	r3, [r7, #0]
 800305c:	889a      	ldrh	r2, [r3, #4]
 800305e:	683b      	ldr	r3, [r7, #0]
 8003060:	891b      	ldrh	r3, [r3, #8]
 8003062:	6878      	ldr	r0, [r7, #4]
 8003064:	f000 fd1e 	bl	8003aa4 <TI4_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	88db      	ldrh	r3, [r3, #6]
 800306c:	6878      	ldr	r0, [r7, #4]
 800306e:	4619      	mov	r1, r3
 8003070:	f000 f8fe 	bl	8003270 <TIM_SetIC4Prescaler>
  }
}
 8003074:	3708      	adds	r7, #8
 8003076:	46bd      	mov	sp, r7
 8003078:	bd80      	pop	{r7, pc}
 800307a:	bf00      	nop

0800307c <TIM_ICStructInit>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 800307c:	b480      	push	{r7}
 800307e:	b083      	sub	sp, #12
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2200      	movs	r2, #0
 8003088:	801a      	strh	r2, [r3, #0]
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	2200      	movs	r2, #0
 800308e:	805a      	strh	r2, [r3, #2]
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	2201      	movs	r2, #1
 8003094:	809a      	strh	r2, [r3, #4]
  TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	2200      	movs	r2, #0
 800309a:	80da      	strh	r2, [r3, #6]
  TIM_ICInitStruct->TIM_ICFilter = 0x00;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	2200      	movs	r2, #0
 80030a0:	811a      	strh	r2, [r3, #8]
}
 80030a2:	370c      	adds	r7, #12
 80030a4:	46bd      	mov	sp, r7
 80030a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030aa:	4770      	bx	lr

080030ac <TIM_PWMIConfig>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b084      	sub	sp, #16
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
 80030b4:	6039      	str	r1, [r7, #0]
  uint16_t icoppositepolarity = TIM_ICPolarity_Rising;
 80030b6:	2300      	movs	r3, #0
 80030b8:	81fb      	strh	r3, [r7, #14]
  uint16_t icoppositeselection = TIM_ICSelection_DirectTI;
 80030ba:	2301      	movs	r3, #1
 80030bc:	81bb      	strh	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 80030be:	683b      	ldr	r3, [r7, #0]
 80030c0:	885b      	ldrh	r3, [r3, #2]
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d102      	bne.n	80030cc <TIM_PWMIConfig+0x20>
  {
    icoppositepolarity = TIM_ICPolarity_Falling;
 80030c6:	2302      	movs	r3, #2
 80030c8:	81fb      	strh	r3, [r7, #14]
 80030ca:	e001      	b.n	80030d0 <TIM_PWMIConfig+0x24>
  }
  else
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
 80030cc:	2300      	movs	r3, #0
 80030ce:	81fb      	strh	r3, [r7, #14]
  }
  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 80030d0:	683b      	ldr	r3, [r7, #0]
 80030d2:	889b      	ldrh	r3, [r3, #4]
 80030d4:	2b01      	cmp	r3, #1
 80030d6:	d102      	bne.n	80030de <TIM_PWMIConfig+0x32>
  {
    icoppositeselection = TIM_ICSelection_IndirectTI;
 80030d8:	2302      	movs	r3, #2
 80030da:	81bb      	strh	r3, [r7, #12]
 80030dc:	e001      	b.n	80030e2 <TIM_PWMIConfig+0x36>
  }
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
 80030de:	2301      	movs	r3, #1
 80030e0:	81bb      	strh	r3, [r7, #12]
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 80030e2:	683b      	ldr	r3, [r7, #0]
 80030e4:	881b      	ldrh	r3, [r3, #0]
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d11c      	bne.n	8003124 <TIM_PWMIConfig+0x78>
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	8859      	ldrh	r1, [r3, #2]
 80030ee:	683b      	ldr	r3, [r7, #0]
 80030f0:	889a      	ldrh	r2, [r3, #4]
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	891b      	ldrh	r3, [r3, #8]
 80030f6:	6878      	ldr	r0, [r7, #4]
 80030f8:	f000 fc10 	bl	800391c <TI1_Config>
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	88db      	ldrh	r3, [r3, #6]
 8003100:	6878      	ldr	r0, [r7, #4]
 8003102:	4619      	mov	r1, r3
 8003104:	f000 f85e 	bl	80031c4 <TIM_SetIC1Prescaler>
    /* TI2 Configuration */
    TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	891b      	ldrh	r3, [r3, #8]
 800310c:	89f9      	ldrh	r1, [r7, #14]
 800310e:	89ba      	ldrh	r2, [r7, #12]
 8003110:	6878      	ldr	r0, [r7, #4]
 8003112:	f000 fc3f 	bl	8003994 <TI2_Config>
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8003116:	683b      	ldr	r3, [r7, #0]
 8003118:	88db      	ldrh	r3, [r3, #6]
 800311a:	6878      	ldr	r0, [r7, #4]
 800311c:	4619      	mov	r1, r3
 800311e:	f000 f86d 	bl	80031fc <TIM_SetIC2Prescaler>
 8003122:	e01b      	b.n	800315c <TIM_PWMIConfig+0xb0>
  }
  else
  { 
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	8859      	ldrh	r1, [r3, #2]
 8003128:	683b      	ldr	r3, [r7, #0]
 800312a:	889a      	ldrh	r2, [r3, #4]
 800312c:	683b      	ldr	r3, [r7, #0]
 800312e:	891b      	ldrh	r3, [r3, #8]
 8003130:	6878      	ldr	r0, [r7, #4]
 8003132:	f000 fc2f 	bl	8003994 <TI2_Config>
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	88db      	ldrh	r3, [r3, #6]
 800313a:	6878      	ldr	r0, [r7, #4]
 800313c:	4619      	mov	r1, r3
 800313e:	f000 f85d 	bl	80031fc <TIM_SetIC2Prescaler>
    /* TI1 Configuration */
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 8003142:	683b      	ldr	r3, [r7, #0]
 8003144:	891b      	ldrh	r3, [r3, #8]
 8003146:	89f9      	ldrh	r1, [r7, #14]
 8003148:	89ba      	ldrh	r2, [r7, #12]
 800314a:	6878      	ldr	r0, [r7, #4]
 800314c:	f000 fbe6 	bl	800391c <TI1_Config>
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8003150:	683b      	ldr	r3, [r7, #0]
 8003152:	88db      	ldrh	r3, [r3, #6]
 8003154:	6878      	ldr	r0, [r7, #4]
 8003156:	4619      	mov	r1, r3
 8003158:	f000 f834 	bl	80031c4 <TIM_SetIC1Prescaler>
  }
}
 800315c:	3710      	adds	r7, #16
 800315e:	46bd      	mov	sp, r7
 8003160:	bd80      	pop	{r7, pc}
 8003162:	bf00      	nop

08003164 <TIM_GetCapture1>:
  * @brief  Gets the TIMx Input Capture 1 value.
  * @param  TIMx: where x can be 1 to 14 except 6 and 7, to select the TIM peripheral.
  * @retval Capture Compare 1 Register value.
  */
uint32_t TIM_GetCapture1(TIM_TypeDef* TIMx)
{
 8003164:	b480      	push	{r7}
 8003166:	b083      	sub	sp, #12
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));

  /* Get the Capture 1 Register value */
  return TIMx->CCR1;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
}
 8003170:	4618      	mov	r0, r3
 8003172:	370c      	adds	r7, #12
 8003174:	46bd      	mov	sp, r7
 8003176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317a:	4770      	bx	lr

0800317c <TIM_GetCapture2>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
  *         peripheral.
  * @retval Capture Compare 2 Register value.
  */
uint32_t TIM_GetCapture2(TIM_TypeDef* TIMx)
{
 800317c:	b480      	push	{r7}
 800317e:	b083      	sub	sp, #12
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Get the Capture 2 Register value */
  return TIMx->CCR2;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6b9b      	ldr	r3, [r3, #56]	; 0x38
}
 8003188:	4618      	mov	r0, r3
 800318a:	370c      	adds	r7, #12
 800318c:	46bd      	mov	sp, r7
 800318e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003192:	4770      	bx	lr

08003194 <TIM_GetCapture3>:
  * @brief  Gets the TIMx Input Capture 3 value.
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @retval Capture Compare 3 Register value.
  */
uint32_t TIM_GetCapture3(TIM_TypeDef* TIMx)
{
 8003194:	b480      	push	{r7}
 8003196:	b083      	sub	sp, #12
 8003198:	af00      	add	r7, sp, #0
 800319a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 

  /* Get the Capture 3 Register value */
  return TIMx->CCR3;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
}
 80031a0:	4618      	mov	r0, r3
 80031a2:	370c      	adds	r7, #12
 80031a4:	46bd      	mov	sp, r7
 80031a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031aa:	4770      	bx	lr

080031ac <TIM_GetCapture4>:
  * @brief  Gets the TIMx Input Capture 4 value.
  * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
  * @retval Capture Compare 4 Register value.
  */
uint32_t TIM_GetCapture4(TIM_TypeDef* TIMx)
{
 80031ac:	b480      	push	{r7}
 80031ae:	b083      	sub	sp, #12
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));

  /* Get the Capture 4 Register value */
  return TIMx->CCR4;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80031b8:	4618      	mov	r0, r3
 80031ba:	370c      	adds	r7, #12
 80031bc:	46bd      	mov	sp, r7
 80031be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c2:	4770      	bx	lr

080031c4 <TIM_SetIC1Prescaler>:
  *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC1Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 80031c4:	b480      	push	{r7}
 80031c6:	b083      	sub	sp, #12
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
 80031cc:	460b      	mov	r3, r1
 80031ce:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~TIM_CCMR1_IC1PSC;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	8b1b      	ldrh	r3, [r3, #24]
 80031d4:	b29b      	uxth	r3, r3
 80031d6:	f023 030c 	bic.w	r3, r3, #12
 80031da:	b29a      	uxth	r2, r3
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	831a      	strh	r2, [r3, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	8b1b      	ldrh	r3, [r3, #24]
 80031e4:	b29a      	uxth	r2, r3
 80031e6:	887b      	ldrh	r3, [r7, #2]
 80031e8:	4313      	orrs	r3, r2
 80031ea:	b29a      	uxth	r2, r3
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	831a      	strh	r2, [r3, #24]
}
 80031f0:	370c      	adds	r7, #12
 80031f2:	46bd      	mov	sp, r7
 80031f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f8:	4770      	bx	lr
 80031fa:	bf00      	nop

080031fc <TIM_SetIC2Prescaler>:
  *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC2Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 80031fc:	b480      	push	{r7}
 80031fe:	b083      	sub	sp, #12
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
 8003204:	460b      	mov	r3, r1
 8003206:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~TIM_CCMR1_IC2PSC;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	8b1b      	ldrh	r3, [r3, #24]
 800320c:	b29b      	uxth	r3, r3
 800320e:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8003212:	b29a      	uxth	r2, r3
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	831a      	strh	r2, [r3, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	8b1b      	ldrh	r3, [r3, #24]
 800321c:	b29a      	uxth	r2, r3
 800321e:	887b      	ldrh	r3, [r7, #2]
 8003220:	021b      	lsls	r3, r3, #8
 8003222:	b29b      	uxth	r3, r3
 8003224:	4313      	orrs	r3, r2
 8003226:	b29a      	uxth	r2, r3
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	831a      	strh	r2, [r3, #24]
}
 800322c:	370c      	adds	r7, #12
 800322e:	46bd      	mov	sp, r7
 8003230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003234:	4770      	bx	lr
 8003236:	bf00      	nop

08003238 <TIM_SetIC3Prescaler>:
  *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC3Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{
 8003238:	b480      	push	{r7}
 800323a:	b083      	sub	sp, #12
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
 8003240:	460b      	mov	r3, r1
 8003242:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~TIM_CCMR2_IC3PSC;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	8b9b      	ldrh	r3, [r3, #28]
 8003248:	b29b      	uxth	r3, r3
 800324a:	f023 030c 	bic.w	r3, r3, #12
 800324e:	b29a      	uxth	r2, r3
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	839a      	strh	r2, [r3, #28]

  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	8b9b      	ldrh	r3, [r3, #28]
 8003258:	b29a      	uxth	r2, r3
 800325a:	887b      	ldrh	r3, [r7, #2]
 800325c:	4313      	orrs	r3, r2
 800325e:	b29a      	uxth	r2, r3
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	839a      	strh	r2, [r3, #28]
}
 8003264:	370c      	adds	r7, #12
 8003266:	46bd      	mov	sp, r7
 8003268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326c:	4770      	bx	lr
 800326e:	bf00      	nop

08003270 <TIM_SetIC4Prescaler>:
  *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
  *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
  * @retval None
  */
void TIM_SetIC4Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
{  
 8003270:	b480      	push	{r7}
 8003272:	b083      	sub	sp, #12
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
 8003278:	460b      	mov	r3, r1
 800327a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~TIM_CCMR2_IC4PSC;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	8b9b      	ldrh	r3, [r3, #28]
 8003280:	b29b      	uxth	r3, r3
 8003282:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8003286:	b29a      	uxth	r2, r3
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	839a      	strh	r2, [r3, #28]

  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (uint16_t)(TIM_ICPSC << 8);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	8b9b      	ldrh	r3, [r3, #28]
 8003290:	b29a      	uxth	r2, r3
 8003292:	887b      	ldrh	r3, [r7, #2]
 8003294:	021b      	lsls	r3, r3, #8
 8003296:	b29b      	uxth	r3, r3
 8003298:	4313      	orrs	r3, r2
 800329a:	b29a      	uxth	r2, r3
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	839a      	strh	r2, [r3, #28]
}
 80032a0:	370c      	adds	r7, #12
 80032a2:	46bd      	mov	sp, r7
 80032a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a8:	4770      	bx	lr
 80032aa:	bf00      	nop

080032ac <TIM_BDTRConfig>:
  * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure that
  *         contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval None
  */
void TIM_BDTRConfig(TIM_TypeDef* TIMx, TIM_BDTRInitTypeDef *TIM_BDTRInitStruct)
{
 80032ac:	b480      	push	{r7}
 80032ae:	b083      	sub	sp, #12
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
 80032b4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	881a      	ldrh	r2, [r3, #0]
 80032ba:	683b      	ldr	r3, [r7, #0]
 80032bc:	885b      	ldrh	r3, [r3, #2]
 80032be:	4313      	orrs	r3, r2
 80032c0:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 80032c2:	683b      	ldr	r3, [r7, #0]
 80032c4:	889b      	ldrh	r3, [r3, #4]
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 80032c6:	4313      	orrs	r3, r2
 80032c8:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 80032ca:	683b      	ldr	r3, [r7, #0]
 80032cc:	88db      	ldrh	r3, [r3, #6]
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 80032ce:	4313      	orrs	r3, r2
 80032d0:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	891b      	ldrh	r3, [r3, #8]
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 80032d6:	4313      	orrs	r3, r2
 80032d8:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	895b      	ldrh	r3, [r3, #10]
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 80032de:	4313      	orrs	r3, r2
 80032e0:	b29a      	uxth	r2, r3
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
             TIM_BDTRInitStruct->TIM_AutomaticOutput;
 80032e2:	683b      	ldr	r3, [r7, #0]
 80032e4:	899b      	ldrh	r3, [r3, #12]
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 80032e6:	4313      	orrs	r3, r2
 80032e8:	b29a      	uxth	r2, r3
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
             TIM_BDTRInitStruct->TIM_AutomaticOutput;
}
 80032f0:	370c      	adds	r7, #12
 80032f2:	46bd      	mov	sp, r7
 80032f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f8:	4770      	bx	lr
 80032fa:	bf00      	nop

080032fc <TIM_BDTRStructInit>:
  * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure which
  *         will be initialized.
  * @retval None
  */
void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
{
 80032fc:	b480      	push	{r7}
 80032fe:	b083      	sub	sp, #12
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
  /* Set the default configuration */
  TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	2200      	movs	r2, #0
 8003308:	801a      	strh	r2, [r3, #0]
  TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	2200      	movs	r2, #0
 800330e:	805a      	strh	r2, [r3, #2]
  TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2200      	movs	r2, #0
 8003314:	809a      	strh	r2, [r3, #4]
  TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	2200      	movs	r2, #0
 800331a:	80da      	strh	r2, [r3, #6]
  TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	2200      	movs	r2, #0
 8003320:	811a      	strh	r2, [r3, #8]
  TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	2200      	movs	r2, #0
 8003326:	815a      	strh	r2, [r3, #10]
  TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	2200      	movs	r2, #0
 800332c:	819a      	strh	r2, [r3, #12]
}
 800332e:	370c      	adds	r7, #12
 8003330:	46bd      	mov	sp, r7
 8003332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003336:	4770      	bx	lr

08003338 <TIM_CtrlPWMOutputs>:
  * @param  NewState: new state of the TIM peripheral Main Outputs.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8003338:	b480      	push	{r7}
 800333a:	b083      	sub	sp, #12
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
 8003340:	460b      	mov	r3, r1
 8003342:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003344:	78fb      	ldrb	r3, [r7, #3]
 8003346:	2b00      	cmp	r3, #0
 8003348:	d00c      	beq.n	8003364 <TIM_CtrlPWMOutputs+0x2c>
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= TIM_BDTR_MOE;
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003350:	b29b      	uxth	r3, r3
 8003352:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003356:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800335a:	b29a      	uxth	r2, r3
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
 8003362:	e009      	b.n	8003378 <TIM_CtrlPWMOutputs+0x40>
  }
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= (uint16_t)~TIM_BDTR_MOE;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800336a:	b29b      	uxth	r3, r3
 800336c:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8003370:	b29a      	uxth	r2, r3
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }  
}
 8003378:	370c      	adds	r7, #12
 800337a:	46bd      	mov	sp, r7
 800337c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003380:	4770      	bx	lr
 8003382:	bf00      	nop

08003384 <TIM_SelectCOM>:
  * @param  NewState: new state of the Commutation event.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_SelectCOM(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8003384:	b480      	push	{r7}
 8003386:	b083      	sub	sp, #12
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
 800338c:	460b      	mov	r3, r1
 800338e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003390:	78fb      	ldrb	r3, [r7, #3]
 8003392:	2b00      	cmp	r3, #0
 8003394:	d008      	beq.n	80033a8 <TIM_SelectCOM+0x24>
  {
    /* Set the COM Bit */
    TIMx->CR2 |= TIM_CR2_CCUS;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	889b      	ldrh	r3, [r3, #4]
 800339a:	b29b      	uxth	r3, r3
 800339c:	f043 0304 	orr.w	r3, r3, #4
 80033a0:	b29a      	uxth	r2, r3
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	809a      	strh	r2, [r3, #4]
 80033a6:	e007      	b.n	80033b8 <TIM_SelectCOM+0x34>
  }
  else
  {
    /* Reset the COM Bit */
    TIMx->CR2 &= (uint16_t)~TIM_CR2_CCUS;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	889b      	ldrh	r3, [r3, #4]
 80033ac:	b29b      	uxth	r3, r3
 80033ae:	f023 0304 	bic.w	r3, r3, #4
 80033b2:	b29a      	uxth	r2, r3
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	809a      	strh	r2, [r3, #4]
  }
}
 80033b8:	370c      	adds	r7, #12
 80033ba:	46bd      	mov	sp, r7
 80033bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c0:	4770      	bx	lr
 80033c2:	bf00      	nop

080033c4 <TIM_CCPreloadControl>:
  * @param  NewState: new state of the Capture Compare Preload Control bit
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_CCPreloadControl(TIM_TypeDef* TIMx, FunctionalState NewState)
{ 
 80033c4:	b480      	push	{r7}
 80033c6:	b083      	sub	sp, #12
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
 80033cc:	460b      	mov	r3, r1
 80033ce:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80033d0:	78fb      	ldrb	r3, [r7, #3]
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d008      	beq.n	80033e8 <TIM_CCPreloadControl+0x24>
  {
    /* Set the CCPC Bit */
    TIMx->CR2 |= TIM_CR2_CCPC;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	889b      	ldrh	r3, [r3, #4]
 80033da:	b29b      	uxth	r3, r3
 80033dc:	f043 0301 	orr.w	r3, r3, #1
 80033e0:	b29a      	uxth	r2, r3
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	809a      	strh	r2, [r3, #4]
 80033e6:	e007      	b.n	80033f8 <TIM_CCPreloadControl+0x34>
  }
  else
  {
    /* Reset the CCPC Bit */
    TIMx->CR2 &= (uint16_t)~TIM_CR2_CCPC;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	889b      	ldrh	r3, [r3, #4]
 80033ec:	b29b      	uxth	r3, r3
 80033ee:	f023 0301 	bic.w	r3, r3, #1
 80033f2:	b29a      	uxth	r2, r3
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	809a      	strh	r2, [r3, #4]
  }
}
 80033f8:	370c      	adds	r7, #12
 80033fa:	46bd      	mov	sp, r7
 80033fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003400:	4770      	bx	lr
 8003402:	bf00      	nop

08003404 <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 8003404:	b480      	push	{r7}
 8003406:	b083      	sub	sp, #12
 8003408:	af00      	add	r7, sp, #0
 800340a:	6078      	str	r0, [r7, #4]
 800340c:	4613      	mov	r3, r2
 800340e:	460a      	mov	r2, r1
 8003410:	807a      	strh	r2, [r7, #2]
 8003412:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8003414:	787b      	ldrb	r3, [r7, #1]
 8003416:	2b00      	cmp	r3, #0
 8003418:	d008      	beq.n	800342c <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	899b      	ldrh	r3, [r3, #12]
 800341e:	b29a      	uxth	r2, r3
 8003420:	887b      	ldrh	r3, [r7, #2]
 8003422:	4313      	orrs	r3, r2
 8003424:	b29a      	uxth	r2, r3
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	819a      	strh	r2, [r3, #12]
 800342a:	e009      	b.n	8003440 <TIM_ITConfig+0x3c>
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	899b      	ldrh	r3, [r3, #12]
 8003430:	b29a      	uxth	r2, r3
 8003432:	887b      	ldrh	r3, [r7, #2]
 8003434:	43db      	mvns	r3, r3
 8003436:	b29b      	uxth	r3, r3
 8003438:	4013      	ands	r3, r2
 800343a:	b29a      	uxth	r2, r3
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	819a      	strh	r2, [r3, #12]
  }
}
 8003440:	370c      	adds	r7, #12
 8003442:	46bd      	mov	sp, r7
 8003444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003448:	4770      	bx	lr
 800344a:	bf00      	nop

0800344c <TIM_GenerateEvent>:
  * @note   TIM_EventSource_COM and TIM_EventSource_Break are used only with TIM1 and TIM8.
  *        
  * @retval None
  */
void TIM_GenerateEvent(TIM_TypeDef* TIMx, uint16_t TIM_EventSource)
{ 
 800344c:	b480      	push	{r7}
 800344e:	b083      	sub	sp, #12
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
 8003454:	460b      	mov	r3, r1
 8003456:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
 
  /* Set the event sources */
  TIMx->EGR = TIM_EventSource;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	887a      	ldrh	r2, [r7, #2]
 800345c:	829a      	strh	r2, [r3, #20]
}
 800345e:	370c      	adds	r7, #12
 8003460:	46bd      	mov	sp, r7
 8003462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003466:	4770      	bx	lr

08003468 <TIM_GetFlagStatus>:
  * @note   TIM_FLAG_COM and TIM_FLAG_Break are used only with TIM1 and TIM8.    
  *
  * @retval The new state of TIM_FLAG (SET or RESET).
  */
FlagStatus TIM_GetFlagStatus(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
{ 
 8003468:	b480      	push	{r7}
 800346a:	b085      	sub	sp, #20
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
 8003470:	460b      	mov	r3, r1
 8003472:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 8003474:	2300      	movs	r3, #0
 8003476:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_FLAG(TIM_FLAG));

  
  if ((TIMx->SR & TIM_FLAG) != (uint16_t)RESET)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	8a1b      	ldrh	r3, [r3, #16]
 800347c:	b29a      	uxth	r2, r3
 800347e:	887b      	ldrh	r3, [r7, #2]
 8003480:	4013      	ands	r3, r2
 8003482:	b29b      	uxth	r3, r3
 8003484:	2b00      	cmp	r3, #0
 8003486:	d002      	beq.n	800348e <TIM_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 8003488:	2301      	movs	r3, #1
 800348a:	73fb      	strb	r3, [r7, #15]
 800348c:	e001      	b.n	8003492 <TIM_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 800348e:	2300      	movs	r3, #0
 8003490:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003492:	7bfb      	ldrb	r3, [r7, #15]
}
 8003494:	4618      	mov	r0, r3
 8003496:	3714      	adds	r7, #20
 8003498:	46bd      	mov	sp, r7
 800349a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349e:	4770      	bx	lr

080034a0 <TIM_ClearFlag>:
  * @note   TIM_FLAG_COM and TIM_FLAG_Break are used only with TIM1 and TIM8.
  *    
  * @retval None
  */
void TIM_ClearFlag(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
{  
 80034a0:	b480      	push	{r7}
 80034a2:	b083      	sub	sp, #12
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	6078      	str	r0, [r7, #4]
 80034a8:	460b      	mov	r3, r1
 80034aa:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
   
  /* Clear the flags */
  TIMx->SR = (uint16_t)~TIM_FLAG;
 80034ac:	887b      	ldrh	r3, [r7, #2]
 80034ae:	43db      	mvns	r3, r3
 80034b0:	b29a      	uxth	r2, r3
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	821a      	strh	r2, [r3, #16]
}
 80034b6:	370c      	adds	r7, #12
 80034b8:	46bd      	mov	sp, r7
 80034ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034be:	4770      	bx	lr

080034c0 <TIM_GetITStatus>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *     
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 80034c0:	b480      	push	{r7}
 80034c2:	b085      	sub	sp, #20
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
 80034c8:	460b      	mov	r3, r1
 80034ca:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 80034cc:	2300      	movs	r3, #0
 80034ce:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 80034d0:	2300      	movs	r3, #0
 80034d2:	81bb      	strh	r3, [r7, #12]
 80034d4:	2300      	movs	r3, #0
 80034d6:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	8a1b      	ldrh	r3, [r3, #16]
 80034dc:	b29a      	uxth	r2, r3
 80034de:	887b      	ldrh	r3, [r7, #2]
 80034e0:	4013      	ands	r3, r2
 80034e2:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	899b      	ldrh	r3, [r3, #12]
 80034e8:	b29a      	uxth	r2, r3
 80034ea:	887b      	ldrh	r3, [r7, #2]
 80034ec:	4013      	ands	r3, r2
 80034ee:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 80034f0:	89bb      	ldrh	r3, [r7, #12]
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d005      	beq.n	8003502 <TIM_GetITStatus+0x42>
 80034f6:	897b      	ldrh	r3, [r7, #10]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d002      	beq.n	8003502 <TIM_GetITStatus+0x42>
  {
    bitstatus = SET;
 80034fc:	2301      	movs	r3, #1
 80034fe:	73fb      	strb	r3, [r7, #15]
 8003500:	e001      	b.n	8003506 <TIM_GetITStatus+0x46>
  }
  else
  {
    bitstatus = RESET;
 8003502:	2300      	movs	r3, #0
 8003504:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003506:	7bfb      	ldrb	r3, [r7, #15]
}
 8003508:	4618      	mov	r0, r3
 800350a:	3714      	adds	r7, #20
 800350c:	46bd      	mov	sp, r7
 800350e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003512:	4770      	bx	lr

08003514 <TIM_ClearITPendingBit>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *      
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8003514:	b480      	push	{r7}
 8003516:	b083      	sub	sp, #12
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]
 800351c:	460b      	mov	r3, r1
 800351e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8003520:	887b      	ldrh	r3, [r7, #2]
 8003522:	43db      	mvns	r3, r3
 8003524:	b29a      	uxth	r2, r3
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	821a      	strh	r2, [r3, #16]
}
 800352a:	370c      	adds	r7, #12
 800352c:	46bd      	mov	sp, r7
 800352e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003532:	4770      	bx	lr

08003534 <TIM_DMAConfig>:
  * @param  TIM_DMABurstLength: DMA Burst length. This parameter can be one value
  *         between: TIM_DMABurstLength_1Transfer and TIM_DMABurstLength_18Transfers.
  * @retval None
  */
void TIM_DMAConfig(TIM_TypeDef* TIMx, uint16_t TIM_DMABase, uint16_t TIM_DMABurstLength)
{
 8003534:	b480      	push	{r7}
 8003536:	b083      	sub	sp, #12
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
 800353c:	4613      	mov	r3, r2
 800353e:	460a      	mov	r2, r1
 8003540:	807a      	strh	r2, [r7, #2]
 8003542:	803b      	strh	r3, [r7, #0]
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_BASE(TIM_DMABase)); 
  assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));

  /* Set the DMA Base and the DMA Burst Length */
  TIMx->DCR = TIM_DMABase | TIM_DMABurstLength;
 8003544:	887a      	ldrh	r2, [r7, #2]
 8003546:	883b      	ldrh	r3, [r7, #0]
 8003548:	4313      	orrs	r3, r2
 800354a:	b29a      	uxth	r2, r3
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
}
 8003552:	370c      	adds	r7, #12
 8003554:	46bd      	mov	sp, r7
 8003556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355a:	4770      	bx	lr

0800355c <TIM_DMACmd>:
  * @param  NewState: new state of the DMA Request sources.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_DMACmd(TIM_TypeDef* TIMx, uint16_t TIM_DMASource, FunctionalState NewState)
{ 
 800355c:	b480      	push	{r7}
 800355e:	b083      	sub	sp, #12
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
 8003564:	4613      	mov	r3, r2
 8003566:	460a      	mov	r2, r1
 8003568:	807a      	strh	r2, [r7, #2]
 800356a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_LIST5_PERIPH(TIMx)); 
  assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800356c:	787b      	ldrb	r3, [r7, #1]
 800356e:	2b00      	cmp	r3, #0
 8003570:	d008      	beq.n	8003584 <TIM_DMACmd+0x28>
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	899b      	ldrh	r3, [r3, #12]
 8003576:	b29a      	uxth	r2, r3
 8003578:	887b      	ldrh	r3, [r7, #2]
 800357a:	4313      	orrs	r3, r2
 800357c:	b29a      	uxth	r2, r3
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	819a      	strh	r2, [r3, #12]
 8003582:	e009      	b.n	8003598 <TIM_DMACmd+0x3c>
  }
  else
  {
    /* Disable the DMA sources */
    TIMx->DIER &= (uint16_t)~TIM_DMASource;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	899b      	ldrh	r3, [r3, #12]
 8003588:	b29a      	uxth	r2, r3
 800358a:	887b      	ldrh	r3, [r7, #2]
 800358c:	43db      	mvns	r3, r3
 800358e:	b29b      	uxth	r3, r3
 8003590:	4013      	ands	r3, r2
 8003592:	b29a      	uxth	r2, r3
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	819a      	strh	r2, [r3, #12]
  }
}
 8003598:	370c      	adds	r7, #12
 800359a:	46bd      	mov	sp, r7
 800359c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a0:	4770      	bx	lr
 80035a2:	bf00      	nop

080035a4 <TIM_SelectCCDMA>:
  * @param  NewState: new state of the Capture Compare DMA source
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_SelectCCDMA(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 80035a4:	b480      	push	{r7}
 80035a6:	b083      	sub	sp, #12
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
 80035ac:	460b      	mov	r3, r1
 80035ae:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80035b0:	78fb      	ldrb	r3, [r7, #3]
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d008      	beq.n	80035c8 <TIM_SelectCCDMA+0x24>
  {
    /* Set the CCDS Bit */
    TIMx->CR2 |= TIM_CR2_CCDS;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	889b      	ldrh	r3, [r3, #4]
 80035ba:	b29b      	uxth	r3, r3
 80035bc:	f043 0308 	orr.w	r3, r3, #8
 80035c0:	b29a      	uxth	r2, r3
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	809a      	strh	r2, [r3, #4]
 80035c6:	e007      	b.n	80035d8 <TIM_SelectCCDMA+0x34>
  }
  else
  {
    /* Reset the CCDS Bit */
    TIMx->CR2 &= (uint16_t)~TIM_CR2_CCDS;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	889b      	ldrh	r3, [r3, #4]
 80035cc:	b29b      	uxth	r3, r3
 80035ce:	f023 0308 	bic.w	r3, r3, #8
 80035d2:	b29a      	uxth	r2, r3
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	809a      	strh	r2, [r3, #4]
  }
}
 80035d8:	370c      	adds	r7, #12
 80035da:	46bd      	mov	sp, r7
 80035dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e0:	4770      	bx	lr
 80035e2:	bf00      	nop

080035e4 <TIM_InternalClockConfig>:
  * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9 or 12 to select the TIM 
  *         peripheral.
  * @retval None
  */
void TIM_InternalClockConfig(TIM_TypeDef* TIMx)
{
 80035e4:	b480      	push	{r7}
 80035e6:	b083      	sub	sp, #12
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Disable slave mode to clock the prescaler directly with the internal clock */
  TIMx->SMCR &=  (uint16_t)~TIM_SMCR_SMS;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	891b      	ldrh	r3, [r3, #8]
 80035f0:	b29b      	uxth	r3, r3
 80035f2:	f023 0307 	bic.w	r3, r3, #7
 80035f6:	b29a      	uxth	r2, r3
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	811a      	strh	r2, [r3, #8]
}
 80035fc:	370c      	adds	r7, #12
 80035fe:	46bd      	mov	sp, r7
 8003600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003604:	4770      	bx	lr
 8003606:	bf00      	nop

08003608 <TIM_ITRxExternalClockConfig>:
  *            @arg TIM_TS_ITR2: Internal Trigger 2
  *            @arg TIM_TS_ITR3: Internal Trigger 3
  * @retval None
  */
void TIM_ITRxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
{
 8003608:	b580      	push	{r7, lr}
 800360a:	b082      	sub	sp, #8
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
 8003610:	460b      	mov	r3, r1
 8003612:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_INTERNAL_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Select the Internal Trigger */
  TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource);
 8003614:	887b      	ldrh	r3, [r7, #2]
 8003616:	6878      	ldr	r0, [r7, #4]
 8003618:	4619      	mov	r1, r3
 800361a:	f000 f875 	bl	8003708 <TIM_SelectInputTrigger>

  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	891b      	ldrh	r3, [r3, #8]
 8003622:	b29b      	uxth	r3, r3
 8003624:	f043 0307 	orr.w	r3, r3, #7
 8003628:	b29a      	uxth	r2, r3
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	811a      	strh	r2, [r3, #8]
}
 800362e:	3708      	adds	r7, #8
 8003630:	46bd      	mov	sp, r7
 8003632:	bd80      	pop	{r7, pc}

08003634 <TIM_TIxExternalClockConfig>:
  *          This parameter must be a value between 0x0 and 0xF.
  * @retval None
  */
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_TIxExternalCLKSource,
                                uint16_t TIM_ICPolarity, uint16_t ICFilter)
{
 8003634:	b580      	push	{r7, lr}
 8003636:	b084      	sub	sp, #16
 8003638:	af00      	add	r7, sp, #0
 800363a:	60f8      	str	r0, [r7, #12]
 800363c:	8179      	strh	r1, [r7, #10]
 800363e:	813a      	strh	r2, [r7, #8]
 8003640:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));

  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 8003642:	897b      	ldrh	r3, [r7, #10]
 8003644:	2b60      	cmp	r3, #96	; 0x60
 8003646:	d107      	bne.n	8003658 <TIM_TIxExternalClockConfig+0x24>
  {
    TI2_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 8003648:	893a      	ldrh	r2, [r7, #8]
 800364a:	88fb      	ldrh	r3, [r7, #6]
 800364c:	68f8      	ldr	r0, [r7, #12]
 800364e:	4611      	mov	r1, r2
 8003650:	2201      	movs	r2, #1
 8003652:	f000 f99f 	bl	8003994 <TI2_Config>
 8003656:	e006      	b.n	8003666 <TIM_TIxExternalClockConfig+0x32>
  }
  else
  {
    TI1_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 8003658:	893a      	ldrh	r2, [r7, #8]
 800365a:	88fb      	ldrh	r3, [r7, #6]
 800365c:	68f8      	ldr	r0, [r7, #12]
 800365e:	4611      	mov	r1, r2
 8003660:	2201      	movs	r2, #1
 8003662:	f000 f95b 	bl	800391c <TI1_Config>
  }
  /* Select the Trigger source */
  TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);
 8003666:	897b      	ldrh	r3, [r7, #10]
 8003668:	68f8      	ldr	r0, [r7, #12]
 800366a:	4619      	mov	r1, r3
 800366c:	f000 f84c 	bl	8003708 <TIM_SelectInputTrigger>
  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	891b      	ldrh	r3, [r3, #8]
 8003674:	b29b      	uxth	r3, r3
 8003676:	f043 0307 	orr.w	r3, r3, #7
 800367a:	b29a      	uxth	r2, r3
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	811a      	strh	r2, [r3, #8]
}
 8003680:	3710      	adds	r7, #16
 8003682:	46bd      	mov	sp, r7
 8003684:	bd80      	pop	{r7, pc}
 8003686:	bf00      	nop

08003688 <TIM_ETRClockMode1Config>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRClockMode1Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler,
                            uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b086      	sub	sp, #24
 800368c:	af00      	add	r7, sp, #0
 800368e:	60f8      	str	r0, [r7, #12]
 8003690:	8179      	strh	r1, [r7, #10]
 8003692:	813a      	strh	r2, [r7, #8]
 8003694:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpsmcr = 0;
 8003696:	2300      	movs	r3, #0
 8003698:	82fb      	strh	r3, [r7, #22]
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
 800369a:	8979      	ldrh	r1, [r7, #10]
 800369c:	893a      	ldrh	r2, [r7, #8]
 800369e:	88fb      	ldrh	r3, [r7, #6]
 80036a0:	68f8      	ldr	r0, [r7, #12]
 80036a2:	f000 f8a1 	bl	80037e8 <TIM_ETRConfig>
  
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	891b      	ldrh	r3, [r3, #8]
 80036aa:	82fb      	strh	r3, [r7, #22]

  /* Reset the SMS Bits */
  tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
 80036ac:	8afb      	ldrh	r3, [r7, #22]
 80036ae:	f023 0307 	bic.w	r3, r3, #7
 80036b2:	82fb      	strh	r3, [r7, #22]

  /* Select the External clock mode1 */
  tmpsmcr |= TIM_SlaveMode_External1;
 80036b4:	8afb      	ldrh	r3, [r7, #22]
 80036b6:	f043 0307 	orr.w	r3, r3, #7
 80036ba:	82fb      	strh	r3, [r7, #22]

  /* Select the Trigger selection : ETRF */
  tmpsmcr &= (uint16_t)~TIM_SMCR_TS;
 80036bc:	8afb      	ldrh	r3, [r7, #22]
 80036be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80036c2:	82fb      	strh	r3, [r7, #22]
  tmpsmcr |= TIM_TS_ETRF;
 80036c4:	8afb      	ldrh	r3, [r7, #22]
 80036c6:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 80036ca:	82fb      	strh	r3, [r7, #22]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	8afa      	ldrh	r2, [r7, #22]
 80036d0:	811a      	strh	r2, [r3, #8]
}
 80036d2:	3718      	adds	r7, #24
 80036d4:	46bd      	mov	sp, r7
 80036d6:	bd80      	pop	{r7, pc}

080036d8 <TIM_ETRClockMode2Config>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRClockMode2Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, 
                             uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b084      	sub	sp, #16
 80036dc:	af00      	add	r7, sp, #0
 80036de:	60f8      	str	r0, [r7, #12]
 80036e0:	8179      	strh	r1, [r7, #10]
 80036e2:	813a      	strh	r2, [r7, #8]
 80036e4:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
 80036e6:	8979      	ldrh	r1, [r7, #10]
 80036e8:	893a      	ldrh	r2, [r7, #8]
 80036ea:	88fb      	ldrh	r3, [r7, #6]
 80036ec:	68f8      	ldr	r0, [r7, #12]
 80036ee:	f000 f87b 	bl	80037e8 <TIM_ETRConfig>

  /* Enable the External clock mode2 */
  TIMx->SMCR |= TIM_SMCR_ECE;
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	891b      	ldrh	r3, [r3, #8]
 80036f6:	b29b      	uxth	r3, r3
 80036f8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80036fc:	b29a      	uxth	r2, r3
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	811a      	strh	r2, [r3, #8]
}
 8003702:	3710      	adds	r7, #16
 8003704:	46bd      	mov	sp, r7
 8003706:	bd80      	pop	{r7, pc}

08003708 <TIM_SelectInputTrigger>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
{
 8003708:	b480      	push	{r7}
 800370a:	b085      	sub	sp, #20
 800370c:	af00      	add	r7, sp, #0
 800370e:	6078      	str	r0, [r7, #4]
 8003710:	460b      	mov	r3, r1
 8003712:	807b      	strh	r3, [r7, #2]
  uint16_t tmpsmcr = 0;
 8003714:	2300      	movs	r3, #0
 8003716:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	891b      	ldrh	r3, [r3, #8]
 800371c:	81fb      	strh	r3, [r7, #14]

  /* Reset the TS Bits */
  tmpsmcr &= (uint16_t)~TIM_SMCR_TS;
 800371e:	89fb      	ldrh	r3, [r7, #14]
 8003720:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003724:	81fb      	strh	r3, [r7, #14]

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 8003726:	89fa      	ldrh	r2, [r7, #14]
 8003728:	887b      	ldrh	r3, [r7, #2]
 800372a:	4313      	orrs	r3, r2
 800372c:	81fb      	strh	r3, [r7, #14]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	89fa      	ldrh	r2, [r7, #14]
 8003732:	811a      	strh	r2, [r3, #8]
}
 8003734:	3714      	adds	r7, #20
 8003736:	46bd      	mov	sp, r7
 8003738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373c:	4770      	bx	lr
 800373e:	bf00      	nop

08003740 <TIM_SelectOutputTrigger>:
  *            @arg TIM_TRGOSource_OC4Ref: OC4REF signal is used as the trigger output(TRGO)
  *
  * @retval None
  */
void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_TRGOSource)
{
 8003740:	b480      	push	{r7}
 8003742:	b083      	sub	sp, #12
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
 8003748:	460b      	mov	r3, r1
 800374a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST5_PERIPH(TIMx));
  assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));

  /* Reset the MMS Bits */
  TIMx->CR2 &= (uint16_t)~TIM_CR2_MMS;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	889b      	ldrh	r3, [r3, #4]
 8003750:	b29b      	uxth	r3, r3
 8003752:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003756:	b29a      	uxth	r2, r3
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	809a      	strh	r2, [r3, #4]
  /* Select the TRGO source */
  TIMx->CR2 |=  TIM_TRGOSource;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	889b      	ldrh	r3, [r3, #4]
 8003760:	b29a      	uxth	r2, r3
 8003762:	887b      	ldrh	r3, [r7, #2]
 8003764:	4313      	orrs	r3, r2
 8003766:	b29a      	uxth	r2, r3
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	809a      	strh	r2, [r3, #4]
}
 800376c:	370c      	adds	r7, #12
 800376e:	46bd      	mov	sp, r7
 8003770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003774:	4770      	bx	lr
 8003776:	bf00      	nop

08003778 <TIM_SelectSlaveMode>:
  *            @arg TIM_SlaveMode_Trigger:   The counter starts at a rising edge of the trigger TRGI
  *            @arg TIM_SlaveMode_External1: Rising edges of the selected trigger (TRGI) clock the counter
  * @retval None
  */
void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode)
{
 8003778:	b480      	push	{r7}
 800377a:	b083      	sub	sp, #12
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
 8003780:	460b      	mov	r3, r1
 8003782:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));

  /* Reset the SMS Bits */
  TIMx->SMCR &= (uint16_t)~TIM_SMCR_SMS;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	891b      	ldrh	r3, [r3, #8]
 8003788:	b29b      	uxth	r3, r3
 800378a:	f023 0307 	bic.w	r3, r3, #7
 800378e:	b29a      	uxth	r2, r3
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	811a      	strh	r2, [r3, #8]

  /* Select the Slave Mode */
  TIMx->SMCR |= TIM_SlaveMode;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	891b      	ldrh	r3, [r3, #8]
 8003798:	b29a      	uxth	r2, r3
 800379a:	887b      	ldrh	r3, [r7, #2]
 800379c:	4313      	orrs	r3, r2
 800379e:	b29a      	uxth	r2, r3
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	811a      	strh	r2, [r3, #8]
}
 80037a4:	370c      	adds	r7, #12
 80037a6:	46bd      	mov	sp, r7
 80037a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ac:	4770      	bx	lr
 80037ae:	bf00      	nop

080037b0 <TIM_SelectMasterSlaveMode>:
  *                                             and its slaves (through TRGO)
  *            @arg TIM_MasterSlaveMode_Disable: No action
  * @retval None
  */
void TIM_SelectMasterSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_MasterSlaveMode)
{
 80037b0:	b480      	push	{r7}
 80037b2:	b083      	sub	sp, #12
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
 80037b8:	460b      	mov	r3, r1
 80037ba:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));

  /* Reset the MSM Bit */
  TIMx->SMCR &= (uint16_t)~TIM_SMCR_MSM;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	891b      	ldrh	r3, [r3, #8]
 80037c0:	b29b      	uxth	r3, r3
 80037c2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80037c6:	b29a      	uxth	r2, r3
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	811a      	strh	r2, [r3, #8]
  
  /* Set or Reset the MSM Bit */
  TIMx->SMCR |= TIM_MasterSlaveMode;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	891b      	ldrh	r3, [r3, #8]
 80037d0:	b29a      	uxth	r2, r3
 80037d2:	887b      	ldrh	r3, [r7, #2]
 80037d4:	4313      	orrs	r3, r2
 80037d6:	b29a      	uxth	r2, r3
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	811a      	strh	r2, [r3, #8]
}
 80037dc:	370c      	adds	r7, #12
 80037de:	46bd      	mov	sp, r7
 80037e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e4:	4770      	bx	lr
 80037e6:	bf00      	nop

080037e8 <TIM_ETRConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler,
                   uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
{
 80037e8:	b480      	push	{r7}
 80037ea:	b087      	sub	sp, #28
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	60f8      	str	r0, [r7, #12]
 80037f0:	8179      	strh	r1, [r7, #10]
 80037f2:	813a      	strh	r2, [r7, #8]
 80037f4:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpsmcr = 0;
 80037f6:	2300      	movs	r3, #0
 80037f8:	82fb      	strh	r3, [r7, #22]
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  tmpsmcr = TIMx->SMCR;
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	891b      	ldrh	r3, [r3, #8]
 80037fe:	82fb      	strh	r3, [r7, #22]

  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_MASK;
 8003800:	8afb      	ldrh	r3, [r7, #22]
 8003802:	b2db      	uxtb	r3, r3
 8003804:	82fb      	strh	r3, [r7, #22]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint16_t)(TIM_ExtTRGPrescaler | (uint16_t)(TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilter << (uint16_t)8)));
 8003806:	88fb      	ldrh	r3, [r7, #6]
 8003808:	021b      	lsls	r3, r3, #8
 800380a:	b29a      	uxth	r2, r3
 800380c:	893b      	ldrh	r3, [r7, #8]
 800380e:	4313      	orrs	r3, r2
 8003810:	b29a      	uxth	r2, r3
 8003812:	897b      	ldrh	r3, [r7, #10]
 8003814:	4313      	orrs	r3, r2
 8003816:	b29a      	uxth	r2, r3
 8003818:	8afb      	ldrh	r3, [r7, #22]
 800381a:	4313      	orrs	r3, r2
 800381c:	82fb      	strh	r3, [r7, #22]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	8afa      	ldrh	r2, [r7, #22]
 8003822:	811a      	strh	r2, [r3, #8]
}
 8003824:	371c      	adds	r7, #28
 8003826:	46bd      	mov	sp, r7
 8003828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382c:	4770      	bx	lr
 800382e:	bf00      	nop

08003830 <TIM_EncoderInterfaceConfig>:
  *            @arg TIM_ICPolarity_Rising: IC Rising edge.
  * @retval None
  */
void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode,
                                uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity)
{
 8003830:	b480      	push	{r7}
 8003832:	b087      	sub	sp, #28
 8003834:	af00      	add	r7, sp, #0
 8003836:	60f8      	str	r0, [r7, #12]
 8003838:	8179      	strh	r1, [r7, #10]
 800383a:	813a      	strh	r2, [r7, #8]
 800383c:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpsmcr = 0;
 800383e:	2300      	movs	r3, #0
 8003840:	82fb      	strh	r3, [r7, #22]
  uint16_t tmpccmr1 = 0;
 8003842:	2300      	movs	r3, #0
 8003844:	82bb      	strh	r3, [r7, #20]
  uint16_t tmpccer = 0;
 8003846:	2300      	movs	r3, #0
 8003848:	827b      	strh	r3, [r7, #18]
  assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	891b      	ldrh	r3, [r3, #8]
 800384e:	82fb      	strh	r3, [r7, #22]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	8b1b      	ldrh	r3, [r3, #24]
 8003854:	82bb      	strh	r3, [r7, #20]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	8c1b      	ldrh	r3, [r3, #32]
 800385a:	827b      	strh	r3, [r7, #18]

  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
 800385c:	8afb      	ldrh	r3, [r7, #22]
 800385e:	f023 0307 	bic.w	r3, r3, #7
 8003862:	82fb      	strh	r3, [r7, #22]
  tmpsmcr |= TIM_EncoderMode;
 8003864:	8afa      	ldrh	r2, [r7, #22]
 8003866:	897b      	ldrh	r3, [r7, #10]
 8003868:	4313      	orrs	r3, r2
 800386a:	82fb      	strh	r3, [r7, #22]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_CC2S);
 800386c:	8abb      	ldrh	r3, [r7, #20]
 800386e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003872:	f023 0303 	bic.w	r3, r3, #3
 8003876:	82bb      	strh	r3, [r7, #20]
  tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
 8003878:	8abb      	ldrh	r3, [r7, #20]
 800387a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800387e:	f043 0301 	orr.w	r3, r3, #1
 8003882:	82bb      	strh	r3, [r7, #20]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ((uint16_t)~TIM_CCER_CC1P) & ((uint16_t)~TIM_CCER_CC2P);
 8003884:	8a7b      	ldrh	r3, [r7, #18]
 8003886:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800388a:	827b      	strh	r3, [r7, #18]
  tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 800388c:	88fb      	ldrh	r3, [r7, #6]
 800388e:	011b      	lsls	r3, r3, #4
 8003890:	b29a      	uxth	r2, r3
 8003892:	893b      	ldrh	r3, [r7, #8]
 8003894:	4313      	orrs	r3, r2
 8003896:	b29a      	uxth	r2, r3
 8003898:	8a7b      	ldrh	r3, [r7, #18]
 800389a:	4313      	orrs	r3, r2
 800389c:	827b      	strh	r3, [r7, #18]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	8afa      	ldrh	r2, [r7, #22]
 80038a2:	811a      	strh	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	8aba      	ldrh	r2, [r7, #20]
 80038a8:	831a      	strh	r2, [r3, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	8a7a      	ldrh	r2, [r7, #18]
 80038ae:	841a      	strh	r2, [r3, #32]
}
 80038b0:	371c      	adds	r7, #28
 80038b2:	46bd      	mov	sp, r7
 80038b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b8:	4770      	bx	lr
 80038ba:	bf00      	nop

080038bc <TIM_SelectHallSensor>:
  * @param  NewState: new state of the TIMx Hall sensor interface.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_SelectHallSensor(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 80038bc:	b480      	push	{r7}
 80038be:	b083      	sub	sp, #12
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
 80038c4:	460b      	mov	r3, r1
 80038c6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80038c8:	78fb      	ldrb	r3, [r7, #3]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d008      	beq.n	80038e0 <TIM_SelectHallSensor+0x24>
  {
    /* Set the TI1S Bit */
    TIMx->CR2 |= TIM_CR2_TI1S;
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	889b      	ldrh	r3, [r3, #4]
 80038d2:	b29b      	uxth	r3, r3
 80038d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80038d8:	b29a      	uxth	r2, r3
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	809a      	strh	r2, [r3, #4]
 80038de:	e007      	b.n	80038f0 <TIM_SelectHallSensor+0x34>
  }
  else
  {
    /* Reset the TI1S Bit */
    TIMx->CR2 &= (uint16_t)~TIM_CR2_TI1S;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	889b      	ldrh	r3, [r3, #4]
 80038e4:	b29b      	uxth	r3, r3
 80038e6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80038ea:	b29a      	uxth	r2, r3
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	809a      	strh	r2, [r3, #4]
  }
}
 80038f0:	370c      	adds	r7, #12
 80038f2:	46bd      	mov	sp, r7
 80038f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f8:	4770      	bx	lr
 80038fa:	bf00      	nop

080038fc <TIM_RemapConfig>:
  *            @arg TIM11_HSE:      TIM11 CH4 input is connected to HSE_RTC clock
  *                                 (HSE divided by a programmable prescaler)  
  * @retval None
  */
void TIM_RemapConfig(TIM_TypeDef* TIMx, uint16_t TIM_Remap)
{
 80038fc:	b480      	push	{r7}
 80038fe:	b083      	sub	sp, #12
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]
 8003904:	460b      	mov	r3, r1
 8003906:	807b      	strh	r3, [r7, #2]
 /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_REMAP(TIM_Remap));

  /* Set the Timer remapping configuration */
  TIMx->OR =  TIM_Remap;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	887a      	ldrh	r2, [r7, #2]
 800390c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
}
 8003910:	370c      	adds	r7, #12
 8003912:	46bd      	mov	sp, r7
 8003914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003918:	4770      	bx	lr
 800391a:	bf00      	nop

0800391c <TI1_Config>:
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 800391c:	b480      	push	{r7}
 800391e:	b087      	sub	sp, #28
 8003920:	af00      	add	r7, sp, #0
 8003922:	60f8      	str	r0, [r7, #12]
 8003924:	8179      	strh	r1, [r7, #10]
 8003926:	813a      	strh	r2, [r7, #8]
 8003928:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr1 = 0, tmpccer = 0;
 800392a:	2300      	movs	r3, #0
 800392c:	82fb      	strh	r3, [r7, #22]
 800392e:	2300      	movs	r3, #0
 8003930:	82bb      	strh	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	8c1b      	ldrh	r3, [r3, #32]
 8003936:	b29b      	uxth	r3, r3
 8003938:	f023 0301 	bic.w	r3, r3, #1
 800393c:	b29a      	uxth	r2, r3
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	841a      	strh	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	8b1b      	ldrh	r3, [r3, #24]
 8003946:	82fb      	strh	r3, [r7, #22]
  tmpccer = TIMx->CCER;
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	8c1b      	ldrh	r3, [r3, #32]
 800394c:	82bb      	strh	r3, [r7, #20]

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
 800394e:	8afb      	ldrh	r3, [r7, #22]
 8003950:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 8003954:	82fb      	strh	r3, [r7, #22]
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8003956:	88fb      	ldrh	r3, [r7, #6]
 8003958:	011b      	lsls	r3, r3, #4
 800395a:	b29a      	uxth	r2, r3
 800395c:	893b      	ldrh	r3, [r7, #8]
 800395e:	4313      	orrs	r3, r2
 8003960:	b29a      	uxth	r2, r3
 8003962:	8afb      	ldrh	r3, [r7, #22]
 8003964:	4313      	orrs	r3, r2
 8003966:	82fb      	strh	r3, [r7, #22]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003968:	8abb      	ldrh	r3, [r7, #20]
 800396a:	f023 030a 	bic.w	r3, r3, #10
 800396e:	82bb      	strh	r3, [r7, #20]
  tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 8003970:	897a      	ldrh	r2, [r7, #10]
 8003972:	8abb      	ldrh	r3, [r7, #20]
 8003974:	4313      	orrs	r3, r2
 8003976:	b29b      	uxth	r3, r3
 8003978:	f043 0301 	orr.w	r3, r3, #1
 800397c:	82bb      	strh	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	8afa      	ldrh	r2, [r7, #22]
 8003982:	831a      	strh	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	8aba      	ldrh	r2, [r7, #20]
 8003988:	841a      	strh	r2, [r3, #32]
}
 800398a:	371c      	adds	r7, #28
 800398c:	46bd      	mov	sp, r7
 800398e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003992:	4770      	bx	lr

08003994 <TI2_Config>:
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 8003994:	b480      	push	{r7}
 8003996:	b087      	sub	sp, #28
 8003998:	af00      	add	r7, sp, #0
 800399a:	60f8      	str	r0, [r7, #12]
 800399c:	8179      	strh	r1, [r7, #10]
 800399e:	813a      	strh	r2, [r7, #8]
 80039a0:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
 80039a2:	2300      	movs	r3, #0
 80039a4:	82fb      	strh	r3, [r7, #22]
 80039a6:	2300      	movs	r3, #0
 80039a8:	82bb      	strh	r3, [r7, #20]
 80039aa:	2300      	movs	r3, #0
 80039ac:	827b      	strh	r3, [r7, #18]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	8c1b      	ldrh	r3, [r3, #32]
 80039b2:	b29b      	uxth	r3, r3
 80039b4:	f023 0310 	bic.w	r3, r3, #16
 80039b8:	b29a      	uxth	r2, r3
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	841a      	strh	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	8b1b      	ldrh	r3, [r3, #24]
 80039c2:	82fb      	strh	r3, [r7, #22]
  tmpccer = TIMx->CCER;
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	8c1b      	ldrh	r3, [r3, #32]
 80039c8:	82bb      	strh	r3, [r7, #20]
  tmp = (uint16_t)(TIM_ICPolarity << 4);
 80039ca:	897b      	ldrh	r3, [r7, #10]
 80039cc:	011b      	lsls	r3, r3, #4
 80039ce:	827b      	strh	r3, [r7, #18]

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 80039d0:	8afb      	ldrh	r3, [r7, #22]
 80039d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80039d6:	051b      	lsls	r3, r3, #20
 80039d8:	0d1b      	lsrs	r3, r3, #20
 80039da:	82fb      	strh	r3, [r7, #22]
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 80039dc:	88fb      	ldrh	r3, [r7, #6]
 80039de:	031b      	lsls	r3, r3, #12
 80039e0:	b29a      	uxth	r2, r3
 80039e2:	8afb      	ldrh	r3, [r7, #22]
 80039e4:	4313      	orrs	r3, r2
 80039e6:	82fb      	strh	r3, [r7, #22]
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 80039e8:	893b      	ldrh	r3, [r7, #8]
 80039ea:	021b      	lsls	r3, r3, #8
 80039ec:	b29a      	uxth	r2, r3
 80039ee:	8afb      	ldrh	r3, [r7, #22]
 80039f0:	4313      	orrs	r3, r2
 80039f2:	82fb      	strh	r3, [r7, #22]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80039f4:	8abb      	ldrh	r3, [r7, #20]
 80039f6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80039fa:	82bb      	strh	r3, [r7, #20]
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 80039fc:	8a7a      	ldrh	r2, [r7, #18]
 80039fe:	8abb      	ldrh	r3, [r7, #20]
 8003a00:	4313      	orrs	r3, r2
 8003a02:	b29b      	uxth	r3, r3
 8003a04:	f043 0310 	orr.w	r3, r3, #16
 8003a08:	82bb      	strh	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	8afa      	ldrh	r2, [r7, #22]
 8003a0e:	831a      	strh	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	8aba      	ldrh	r2, [r7, #20]
 8003a14:	841a      	strh	r2, [r3, #32]
}
 8003a16:	371c      	adds	r7, #28
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1e:	4770      	bx	lr

08003a20 <TI3_Config>:
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 8003a20:	b480      	push	{r7}
 8003a22:	b087      	sub	sp, #28
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	60f8      	str	r0, [r7, #12]
 8003a28:	8179      	strh	r1, [r7, #10]
 8003a2a:	813a      	strh	r2, [r7, #8]
 8003a2c:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 8003a2e:	2300      	movs	r3, #0
 8003a30:	82fb      	strh	r3, [r7, #22]
 8003a32:	2300      	movs	r3, #0
 8003a34:	82bb      	strh	r3, [r7, #20]
 8003a36:	2300      	movs	r3, #0
 8003a38:	827b      	strh	r3, [r7, #18]

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	8c1b      	ldrh	r3, [r3, #32]
 8003a3e:	b29b      	uxth	r3, r3
 8003a40:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003a44:	b29a      	uxth	r2, r3
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	841a      	strh	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	8b9b      	ldrh	r3, [r3, #28]
 8003a4e:	82fb      	strh	r3, [r7, #22]
  tmpccer = TIMx->CCER;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	8c1b      	ldrh	r3, [r3, #32]
 8003a54:	82bb      	strh	r3, [r7, #20]
  tmp = (uint16_t)(TIM_ICPolarity << 8);
 8003a56:	897b      	ldrh	r3, [r7, #10]
 8003a58:	021b      	lsls	r3, r3, #8
 8003a5a:	827b      	strh	r3, [r7, #18]

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR2_IC3F);
 8003a5c:	8afb      	ldrh	r3, [r7, #22]
 8003a5e:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 8003a62:	82fb      	strh	r3, [r7, #22]
  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8003a64:	88fb      	ldrh	r3, [r7, #6]
 8003a66:	011b      	lsls	r3, r3, #4
 8003a68:	b29a      	uxth	r2, r3
 8003a6a:	893b      	ldrh	r3, [r7, #8]
 8003a6c:	4313      	orrs	r3, r2
 8003a6e:	b29a      	uxth	r2, r3
 8003a70:	8afb      	ldrh	r3, [r7, #22]
 8003a72:	4313      	orrs	r3, r2
 8003a74:	82fb      	strh	r3, [r7, #22]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8003a76:	8abb      	ldrh	r3, [r7, #20]
 8003a78:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8003a7c:	82bb      	strh	r3, [r7, #20]
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);
 8003a7e:	8a7a      	ldrh	r2, [r7, #18]
 8003a80:	8abb      	ldrh	r3, [r7, #20]
 8003a82:	4313      	orrs	r3, r2
 8003a84:	b29b      	uxth	r3, r3
 8003a86:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a8a:	82bb      	strh	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	8afa      	ldrh	r2, [r7, #22]
 8003a90:	839a      	strh	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	8aba      	ldrh	r2, [r7, #20]
 8003a96:	841a      	strh	r2, [r3, #32]
}
 8003a98:	371c      	adds	r7, #28
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa0:	4770      	bx	lr
 8003aa2:	bf00      	nop

08003aa4 <TI4_Config>:
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 8003aa4:	b480      	push	{r7}
 8003aa6:	b087      	sub	sp, #28
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	60f8      	str	r0, [r7, #12]
 8003aac:	8179      	strh	r1, [r7, #10]
 8003aae:	813a      	strh	r2, [r7, #8]
 8003ab0:	80fb      	strh	r3, [r7, #6]
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	82fb      	strh	r3, [r7, #22]
 8003ab6:	2300      	movs	r3, #0
 8003ab8:	82bb      	strh	r3, [r7, #20]
 8003aba:	2300      	movs	r3, #0
 8003abc:	827b      	strh	r3, [r7, #18]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	8c1b      	ldrh	r3, [r3, #32]
 8003ac2:	b29b      	uxth	r3, r3
 8003ac4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003ac8:	b29a      	uxth	r2, r3
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	841a      	strh	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	8b9b      	ldrh	r3, [r3, #28]
 8003ad2:	82fb      	strh	r3, [r7, #22]
  tmpccer = TIMx->CCER;
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	8c1b      	ldrh	r3, [r3, #32]
 8003ad8:	82bb      	strh	r3, [r7, #20]
  tmp = (uint16_t)(TIM_ICPolarity << 12);
 8003ada:	897b      	ldrh	r3, [r7, #10]
 8003adc:	031b      	lsls	r3, r3, #12
 8003ade:	827b      	strh	r3, [r7, #18]

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 8003ae0:	8afb      	ldrh	r3, [r7, #22]
 8003ae2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ae6:	051b      	lsls	r3, r3, #20
 8003ae8:	0d1b      	lsrs	r3, r3, #20
 8003aea:	82fb      	strh	r3, [r7, #22]
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
 8003aec:	893b      	ldrh	r3, [r7, #8]
 8003aee:	021b      	lsls	r3, r3, #8
 8003af0:	b29a      	uxth	r2, r3
 8003af2:	8afb      	ldrh	r3, [r7, #22]
 8003af4:	4313      	orrs	r3, r2
 8003af6:	82fb      	strh	r3, [r7, #22]
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
 8003af8:	88fb      	ldrh	r3, [r7, #6]
 8003afa:	031b      	lsls	r3, r3, #12
 8003afc:	b29a      	uxth	r2, r3
 8003afe:	8afb      	ldrh	r3, [r7, #22]
 8003b00:	4313      	orrs	r3, r2
 8003b02:	82fb      	strh	r3, [r7, #22]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8003b04:	8abb      	ldrh	r3, [r7, #20]
 8003b06:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003b0a:	045b      	lsls	r3, r3, #17
 8003b0c:	0c5b      	lsrs	r3, r3, #17
 8003b0e:	82bb      	strh	r3, [r7, #20]
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
 8003b10:	8a7a      	ldrh	r2, [r7, #18]
 8003b12:	8abb      	ldrh	r3, [r7, #20]
 8003b14:	4313      	orrs	r3, r2
 8003b16:	b29b      	uxth	r3, r3
 8003b18:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003b1c:	82bb      	strh	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	8afa      	ldrh	r2, [r7, #22]
 8003b22:	839a      	strh	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	8aba      	ldrh	r2, [r7, #20]
 8003b28:	841a      	strh	r2, [r3, #32]
}
 8003b2a:	371c      	adds	r7, #28
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b32:	4770      	bx	lr

08003b34 <SYSCFG_DeInit>:
  *   registers to their default reset values.
  * @param  None
  * @retval None
  */
void SYSCFG_DeInit(void)
{
 8003b34:	b580      	push	{r7, lr}
 8003b36:	af00      	add	r7, sp, #0
   RCC_APB2PeriphResetCmd(RCC_APB2Periph_SYSCFG, ENABLE);
 8003b38:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003b3c:	2101      	movs	r1, #1
 8003b3e:	f000 fc93 	bl	8004468 <RCC_APB2PeriphResetCmd>
   RCC_APB2PeriphResetCmd(RCC_APB2Periph_SYSCFG, DISABLE);
 8003b42:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003b46:	2100      	movs	r1, #0
 8003b48:	f000 fc8e 	bl	8004468 <RCC_APB2PeriphResetCmd>
}
 8003b4c:	bd80      	pop	{r7, pc}
 8003b4e:	bf00      	nop

08003b50 <SYSCFG_MemoryRemapConfig>:
  *            @arg SYSCFG_MemoryRemap_FSMC:        FSMC (Bank1 (NOR/PSRAM 1 and 2) mapped at 0x00000000   
  *            @arg SYSCFG_MemoryRemap_SRAM:        Embedded SRAM (112kB) mapped at 0x00000000          
  * @retval None
  */
void SYSCFG_MemoryRemapConfig(uint8_t SYSCFG_MemoryRemap)
{
 8003b50:	b480      	push	{r7}
 8003b52:	b083      	sub	sp, #12
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	4603      	mov	r3, r0
 8003b58:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_SYSCFG_MEMORY_REMAP_CONFING(SYSCFG_MemoryRemap));

  SYSCFG->MEMRMP = SYSCFG_MemoryRemap;
 8003b5a:	4b04      	ldr	r3, [pc, #16]	; (8003b6c <SYSCFG_MemoryRemapConfig+0x1c>)
 8003b5c:	79fa      	ldrb	r2, [r7, #7]
 8003b5e:	601a      	str	r2, [r3, #0]
}
 8003b60:	370c      	adds	r7, #12
 8003b62:	46bd      	mov	sp, r7
 8003b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b68:	4770      	bx	lr
 8003b6a:	bf00      	nop
 8003b6c:	40013800 	.word	0x40013800

08003b70 <SYSCFG_EXTILineConfig>:
  *           and STM32F427x/STM32F437x devices. 
  *             
  * @retval None
  */
void SYSCFG_EXTILineConfig(uint8_t EXTI_PortSourceGPIOx, uint8_t EXTI_PinSourcex)
{
 8003b70:	b490      	push	{r4, r7}
 8003b72:	b084      	sub	sp, #16
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	4602      	mov	r2, r0
 8003b78:	460b      	mov	r3, r1
 8003b7a:	71fa      	strb	r2, [r7, #7]
 8003b7c:	71bb      	strb	r3, [r7, #6]
  uint32_t tmp = 0x00;
 8003b7e:	2300      	movs	r3, #0
 8003b80:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_EXTI_PORT_SOURCE(EXTI_PortSourceGPIOx));
  assert_param(IS_EXTI_PIN_SOURCE(EXTI_PinSourcex));

  tmp = ((uint32_t)0x0F) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03));
 8003b82:	79bb      	ldrb	r3, [r7, #6]
 8003b84:	f003 0303 	and.w	r3, r3, #3
 8003b88:	009b      	lsls	r3, r3, #2
 8003b8a:	220f      	movs	r2, #15
 8003b8c:	fa02 f303 	lsl.w	r3, r2, r3
 8003b90:	60fb      	str	r3, [r7, #12]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] &= ~tmp;
 8003b92:	4b15      	ldr	r3, [pc, #84]	; (8003be8 <SYSCFG_EXTILineConfig+0x78>)
 8003b94:	79ba      	ldrb	r2, [r7, #6]
 8003b96:	0892      	lsrs	r2, r2, #2
 8003b98:	b2d2      	uxtb	r2, r2
 8003b9a:	4913      	ldr	r1, [pc, #76]	; (8003be8 <SYSCFG_EXTILineConfig+0x78>)
 8003b9c:	79b8      	ldrb	r0, [r7, #6]
 8003b9e:	0880      	lsrs	r0, r0, #2
 8003ba0:	b2c0      	uxtb	r0, r0
 8003ba2:	3002      	adds	r0, #2
 8003ba4:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
 8003ba8:	68f9      	ldr	r1, [r7, #12]
 8003baa:	43c9      	mvns	r1, r1
 8003bac:	4001      	ands	r1, r0
 8003bae:	3202      	adds	r2, #2
 8003bb0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] |= (((uint32_t)EXTI_PortSourceGPIOx) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03)));
 8003bb4:	4b0c      	ldr	r3, [pc, #48]	; (8003be8 <SYSCFG_EXTILineConfig+0x78>)
 8003bb6:	79ba      	ldrb	r2, [r7, #6]
 8003bb8:	0892      	lsrs	r2, r2, #2
 8003bba:	b2d2      	uxtb	r2, r2
 8003bbc:	490a      	ldr	r1, [pc, #40]	; (8003be8 <SYSCFG_EXTILineConfig+0x78>)
 8003bbe:	79b8      	ldrb	r0, [r7, #6]
 8003bc0:	0880      	lsrs	r0, r0, #2
 8003bc2:	b2c0      	uxtb	r0, r0
 8003bc4:	3002      	adds	r0, #2
 8003bc6:	f851 0020 	ldr.w	r0, [r1, r0, lsl #2]
 8003bca:	79fc      	ldrb	r4, [r7, #7]
 8003bcc:	79b9      	ldrb	r1, [r7, #6]
 8003bce:	f001 0103 	and.w	r1, r1, #3
 8003bd2:	0089      	lsls	r1, r1, #2
 8003bd4:	fa04 f101 	lsl.w	r1, r4, r1
 8003bd8:	4301      	orrs	r1, r0
 8003bda:	3202      	adds	r2, #2
 8003bdc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8003be0:	3710      	adds	r7, #16
 8003be2:	46bd      	mov	sp, r7
 8003be4:	bc90      	pop	{r4, r7}
 8003be6:	4770      	bx	lr
 8003be8:	40013800 	.word	0x40013800

08003bec <SYSCFG_ETH_MediaInterfaceConfig>:
  *            @arg SYSCFG_ETH_MediaInterface_MII: MII mode selected
  *            @arg SYSCFG_ETH_MediaInterface_RMII: RMII mode selected 
  * @retval None 
  */
void SYSCFG_ETH_MediaInterfaceConfig(uint32_t SYSCFG_ETH_MediaInterface) 
{ 
 8003bec:	b480      	push	{r7}
 8003bee:	b083      	sub	sp, #12
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_ETH_MEDIA_INTERFACE(SYSCFG_ETH_MediaInterface)); 
  /* Configure MII_RMII selection bit */ 
  *(__IO uint32_t *) PMC_MII_RMII_SEL_BB = SYSCFG_ETH_MediaInterface; 
 8003bf4:	4b03      	ldr	r3, [pc, #12]	; (8003c04 <SYSCFG_ETH_MediaInterfaceConfig+0x18>)
 8003bf6:	687a      	ldr	r2, [r7, #4]
 8003bf8:	601a      	str	r2, [r3, #0]
}
 8003bfa:	370c      	adds	r7, #12
 8003bfc:	46bd      	mov	sp, r7
 8003bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c02:	4770      	bx	lr
 8003c04:	422700dc 	.word	0x422700dc

08003c08 <SYSCFG_CompensationCellCmd>:
  *            @arg ENABLE: I/O compensation cell enabled  
  *            @arg DISABLE: I/O compensation cell power-down mode  
  * @retval None
  */
void SYSCFG_CompensationCellCmd(FunctionalState NewState)
{
 8003c08:	b480      	push	{r7}
 8003c0a:	b083      	sub	sp, #12
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	4603      	mov	r3, r0
 8003c10:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CMPCR_CMP_PD_BB = (uint32_t)NewState;
 8003c12:	4b04      	ldr	r3, [pc, #16]	; (8003c24 <SYSCFG_CompensationCellCmd+0x1c>)
 8003c14:	79fa      	ldrb	r2, [r7, #7]
 8003c16:	601a      	str	r2, [r3, #0]
}
 8003c18:	370c      	adds	r7, #12
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c20:	4770      	bx	lr
 8003c22:	bf00      	nop
 8003c24:	42270400 	.word	0x42270400

08003c28 <SYSCFG_GetCompensationCellStatus>:
  * @brief  Checks whether the I/O Compensation Cell ready flag is set or not.
  * @param  None
  * @retval The new state of the I/O Compensation Cell ready flag (SET or RESET)
  */
FlagStatus SYSCFG_GetCompensationCellStatus(void)
{
 8003c28:	b480      	push	{r7}
 8003c2a:	b083      	sub	sp, #12
 8003c2c:	af00      	add	r7, sp, #0
  FlagStatus bitstatus = RESET;
 8003c2e:	2300      	movs	r3, #0
 8003c30:	71fb      	strb	r3, [r7, #7]
    
  if ((SYSCFG->CMPCR & SYSCFG_CMPCR_READY ) != (uint32_t)RESET)
 8003c32:	4b09      	ldr	r3, [pc, #36]	; (8003c58 <SYSCFG_GetCompensationCellStatus+0x30>)
 8003c34:	6a1b      	ldr	r3, [r3, #32]
 8003c36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d002      	beq.n	8003c44 <SYSCFG_GetCompensationCellStatus+0x1c>
  {
    bitstatus = SET;
 8003c3e:	2301      	movs	r3, #1
 8003c40:	71fb      	strb	r3, [r7, #7]
 8003c42:	e001      	b.n	8003c48 <SYSCFG_GetCompensationCellStatus+0x20>
  }
  else
  {
    bitstatus = RESET;
 8003c44:	2300      	movs	r3, #0
 8003c46:	71fb      	strb	r3, [r7, #7]
  }
  return bitstatus;
 8003c48:	79fb      	ldrb	r3, [r7, #7]
}
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	370c      	adds	r7, #12
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c54:	4770      	bx	lr
 8003c56:	bf00      	nop
 8003c58:	40013800 	.word	0x40013800

08003c5c <RCC_DeInit>:
  *            - LSI, LSE and RTC clocks 
  * @param  None
  * @retval None
  */
void RCC_DeInit(void)
{
 8003c5c:	b480      	push	{r7}
 8003c5e:	af00      	add	r7, sp, #0
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003c60:	4b12      	ldr	r3, [pc, #72]	; (8003cac <RCC_DeInit+0x50>)
 8003c62:	4a12      	ldr	r2, [pc, #72]	; (8003cac <RCC_DeInit+0x50>)
 8003c64:	6812      	ldr	r2, [r2, #0]
 8003c66:	f042 0201 	orr.w	r2, r2, #1
 8003c6a:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003c6c:	4b0f      	ldr	r3, [pc, #60]	; (8003cac <RCC_DeInit+0x50>)
 8003c6e:	2200      	movs	r2, #0
 8003c70:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON, PLLON and PLLI2S bits */
  RCC->CR &= (uint32_t)0xFAF6FFFF;
 8003c72:	4a0e      	ldr	r2, [pc, #56]	; (8003cac <RCC_DeInit+0x50>)
 8003c74:	4b0d      	ldr	r3, [pc, #52]	; (8003cac <RCC_DeInit+0x50>)
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f023 63a1 	bic.w	r3, r3, #84410368	; 0x5080000
 8003c7c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c80:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8003c82:	4b0a      	ldr	r3, [pc, #40]	; (8003cac <RCC_DeInit+0x50>)
 8003c84:	4a0a      	ldr	r2, [pc, #40]	; (8003cb0 <RCC_DeInit+0x54>)
 8003c86:	605a      	str	r2, [r3, #4]

  /* Reset PLLI2SCFGR register */
  RCC->PLLI2SCFGR = 0x20003000;
 8003c88:	4b08      	ldr	r3, [pc, #32]	; (8003cac <RCC_DeInit+0x50>)
 8003c8a:	4a0a      	ldr	r2, [pc, #40]	; (8003cb4 <RCC_DeInit+0x58>)
 8003c8c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003c90:	4b06      	ldr	r3, [pc, #24]	; (8003cac <RCC_DeInit+0x50>)
 8003c92:	4a06      	ldr	r2, [pc, #24]	; (8003cac <RCC_DeInit+0x50>)
 8003c94:	6812      	ldr	r2, [r2, #0]
 8003c96:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003c9a:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8003c9c:	4b03      	ldr	r3, [pc, #12]	; (8003cac <RCC_DeInit+0x50>)
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	60da      	str	r2, [r3, #12]
#ifdef STM32F427X 
  /* Disable Timers clock prescalers selection */
  RCC->DCKCFGR = 0x00000000;
#endif /* STM32F427X */ 

}
 8003ca2:	46bd      	mov	sp, r7
 8003ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca8:	4770      	bx	lr
 8003caa:	bf00      	nop
 8003cac:	40023800 	.word	0x40023800
 8003cb0:	24003010 	.word	0x24003010
 8003cb4:	20003000 	.word	0x20003000

08003cb8 <RCC_HSEConfig>:
  *            @arg RCC_HSE_ON: turn ON the HSE oscillator
  *            @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock
  * @retval None
  */
void RCC_HSEConfig(uint8_t RCC_HSE)
{
 8003cb8:	b480      	push	{r7}
 8003cba:	b083      	sub	sp, #12
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	4603      	mov	r3, r0
 8003cc0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE_OFF;
 8003cc2:	4b05      	ldr	r3, [pc, #20]	; (8003cd8 <RCC_HSEConfig+0x20>)
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	701a      	strb	r2, [r3, #0]

  /* Set the new HSE configuration -------------------------------------------*/
  *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE;
 8003cc8:	4b03      	ldr	r3, [pc, #12]	; (8003cd8 <RCC_HSEConfig+0x20>)
 8003cca:	79fa      	ldrb	r2, [r7, #7]
 8003ccc:	701a      	strb	r2, [r3, #0]
}
 8003cce:	370c      	adds	r7, #12
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd6:	4770      	bx	lr
 8003cd8:	40023802 	.word	0x40023802

08003cdc <RCC_WaitForHSEStartUp>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: HSE oscillator is stable and ready to use
  *          - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b082      	sub	sp, #8
 8003ce0:	af00      	add	r7, sp, #0
  __IO uint32_t startupcounter = 0;
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	603b      	str	r3, [r7, #0]
  ErrorStatus status = ERROR;
 8003ce6:	2300      	movs	r3, #0
 8003ce8:	71fb      	strb	r3, [r7, #7]
  FlagStatus hsestatus = RESET;
 8003cea:	2300      	movs	r3, #0
 8003cec:	71bb      	strb	r3, [r7, #6]
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    hsestatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 8003cee:	2031      	movs	r0, #49	; 0x31
 8003cf0:	f000 fc92 	bl	8004618 <RCC_GetFlagStatus>
 8003cf4:	4603      	mov	r3, r0
 8003cf6:	71bb      	strb	r3, [r7, #6]
    startupcounter++;
 8003cf8:	683b      	ldr	r3, [r7, #0]
 8003cfa:	3301      	adds	r3, #1
 8003cfc:	603b      	str	r3, [r7, #0]
  } while((startupcounter != HSE_STARTUP_TIMEOUT) && (hsestatus == RESET));
 8003cfe:	683b      	ldr	r3, [r7, #0]
 8003d00:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8003d04:	d002      	beq.n	8003d0c <RCC_WaitForHSEStartUp+0x30>
 8003d06:	79bb      	ldrb	r3, [r7, #6]
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d0f0      	beq.n	8003cee <RCC_WaitForHSEStartUp+0x12>

  if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 8003d0c:	2031      	movs	r0, #49	; 0x31
 8003d0e:	f000 fc83 	bl	8004618 <RCC_GetFlagStatus>
 8003d12:	4603      	mov	r3, r0
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d002      	beq.n	8003d1e <RCC_WaitForHSEStartUp+0x42>
  {
    status = SUCCESS;
 8003d18:	2301      	movs	r3, #1
 8003d1a:	71fb      	strb	r3, [r7, #7]
 8003d1c:	e001      	b.n	8003d22 <RCC_WaitForHSEStartUp+0x46>
  }
  else
  {
    status = ERROR;
 8003d1e:	2300      	movs	r3, #0
 8003d20:	71fb      	strb	r3, [r7, #7]
  }
  return (status);
 8003d22:	79fb      	ldrb	r3, [r7, #7]
}
 8003d24:	4618      	mov	r0, r3
 8003d26:	3708      	adds	r7, #8
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	bd80      	pop	{r7, pc}

08003d2c <RCC_AdjustHSICalibrationValue>:
  * @param  HSICalibrationValue: specifies the calibration trimming value.
  *         This parameter must be a number between 0 and 0x1F.
  * @retval None
  */
void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)
{
 8003d2c:	b480      	push	{r7}
 8003d2e:	b085      	sub	sp, #20
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	4603      	mov	r3, r0
 8003d34:	71fb      	strb	r3, [r7, #7]
  uint32_t tmpreg = 0;
 8003d36:	2300      	movs	r3, #0
 8003d38:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));

  tmpreg = RCC->CR;
 8003d3a:	4b0a      	ldr	r3, [pc, #40]	; (8003d64 <RCC_AdjustHSICalibrationValue+0x38>)
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	60fb      	str	r3, [r7, #12]

  /* Clear HSITRIM[4:0] bits */
  tmpreg &= ~RCC_CR_HSITRIM;
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8003d46:	60fb      	str	r3, [r7, #12]

  /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
  tmpreg |= (uint32_t)HSICalibrationValue << 3;
 8003d48:	79fb      	ldrb	r3, [r7, #7]
 8003d4a:	00db      	lsls	r3, r3, #3
 8003d4c:	68fa      	ldr	r2, [r7, #12]
 8003d4e:	4313      	orrs	r3, r2
 8003d50:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CR = tmpreg;
 8003d52:	4b04      	ldr	r3, [pc, #16]	; (8003d64 <RCC_AdjustHSICalibrationValue+0x38>)
 8003d54:	68fa      	ldr	r2, [r7, #12]
 8003d56:	601a      	str	r2, [r3, #0]
}
 8003d58:	3714      	adds	r7, #20
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d60:	4770      	bx	lr
 8003d62:	bf00      	nop
 8003d64:	40023800 	.word	0x40023800

08003d68 <RCC_HSICmd>:
  * @note   When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator
  *         clock cycles.  
  * @retval None
  */
void RCC_HSICmd(FunctionalState NewState)
{
 8003d68:	b480      	push	{r7}
 8003d6a:	b083      	sub	sp, #12
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	4603      	mov	r3, r0
 8003d70:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 8003d72:	4b04      	ldr	r3, [pc, #16]	; (8003d84 <RCC_HSICmd+0x1c>)
 8003d74:	79fa      	ldrb	r2, [r7, #7]
 8003d76:	601a      	str	r2, [r3, #0]
}
 8003d78:	370c      	adds	r7, #12
 8003d7a:	46bd      	mov	sp, r7
 8003d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d80:	4770      	bx	lr
 8003d82:	bf00      	nop
 8003d84:	42470000 	.word	0x42470000

08003d88 <RCC_LSEConfig>:
  *            @arg RCC_LSE_ON: turn ON the LSE oscillator
  *            @arg RCC_LSE_Bypass: LSE oscillator bypassed with external clock
  * @retval None
  */
void RCC_LSEConfig(uint8_t RCC_LSE)
{
 8003d88:	b480      	push	{r7}
 8003d8a:	b083      	sub	sp, #12
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	4603      	mov	r3, r0
 8003d90:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 8003d92:	4b0c      	ldr	r3, [pc, #48]	; (8003dc4 <RCC_LSEConfig+0x3c>)
 8003d94:	2200      	movs	r2, #0
 8003d96:	701a      	strb	r2, [r3, #0]

  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 8003d98:	4b0a      	ldr	r3, [pc, #40]	; (8003dc4 <RCC_LSEConfig+0x3c>)
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	701a      	strb	r2, [r3, #0]

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch (RCC_LSE)
 8003d9e:	79fb      	ldrb	r3, [r7, #7]
 8003da0:	2b01      	cmp	r3, #1
 8003da2:	d002      	beq.n	8003daa <RCC_LSEConfig+0x22>
 8003da4:	2b04      	cmp	r3, #4
 8003da6:	d004      	beq.n	8003db2 <RCC_LSEConfig+0x2a>
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
      break;
    default:
      break;
 8003da8:	e007      	b.n	8003dba <RCC_LSEConfig+0x32>
  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch (RCC_LSE)
  {
    case RCC_LSE_ON:
      /* Set LSEON bit */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 8003daa:	4b06      	ldr	r3, [pc, #24]	; (8003dc4 <RCC_LSEConfig+0x3c>)
 8003dac:	2201      	movs	r2, #1
 8003dae:	701a      	strb	r2, [r3, #0]
      break;
 8003db0:	e003      	b.n	8003dba <RCC_LSEConfig+0x32>
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 8003db2:	4b04      	ldr	r3, [pc, #16]	; (8003dc4 <RCC_LSEConfig+0x3c>)
 8003db4:	2205      	movs	r2, #5
 8003db6:	701a      	strb	r2, [r3, #0]
      break;
 8003db8:	bf00      	nop
    default:
      break;
  }
}
 8003dba:	370c      	adds	r7, #12
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc2:	4770      	bx	lr
 8003dc4:	40023870 	.word	0x40023870

08003dc8 <RCC_LSICmd>:
  * @note   When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator
  *         clock cycles. 
  * @retval None
  */
void RCC_LSICmd(FunctionalState NewState)
{
 8003dc8:	b480      	push	{r7}
 8003dca:	b083      	sub	sp, #12
 8003dcc:	af00      	add	r7, sp, #0
 8003dce:	4603      	mov	r3, r0
 8003dd0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 8003dd2:	4b04      	ldr	r3, [pc, #16]	; (8003de4 <RCC_LSICmd+0x1c>)
 8003dd4:	79fa      	ldrb	r2, [r7, #7]
 8003dd6:	601a      	str	r2, [r3, #0]
}
 8003dd8:	370c      	adds	r7, #12
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de0:	4770      	bx	lr
 8003de2:	bf00      	nop
 8003de4:	42470e80 	.word	0x42470e80

08003de8 <RCC_PLLConfig>:
  *         correctly.
  *   
  * @retval None
  */
void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP, uint32_t PLLQ)
{
 8003de8:	b480      	push	{r7}
 8003dea:	b085      	sub	sp, #20
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	60f8      	str	r0, [r7, #12]
 8003df0:	60b9      	str	r1, [r7, #8]
 8003df2:	607a      	str	r2, [r7, #4]
 8003df4:	603b      	str	r3, [r7, #0]
  assert_param(IS_RCC_PLLM_VALUE(PLLM));
  assert_param(IS_RCC_PLLN_VALUE(PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLP));
  assert_param(IS_RCC_PLLQ_VALUE(PLLQ));

  RCC->PLLCFGR = PLLM | (PLLN << 6) | (((PLLP >> 1) -1) << 16) | (RCC_PLLSource) |
 8003df6:	4b0a      	ldr	r3, [pc, #40]	; (8003e20 <RCC_PLLConfig+0x38>)
 8003df8:	687a      	ldr	r2, [r7, #4]
 8003dfa:	0191      	lsls	r1, r2, #6
 8003dfc:	68ba      	ldr	r2, [r7, #8]
 8003dfe:	4311      	orrs	r1, r2
 8003e00:	683a      	ldr	r2, [r7, #0]
 8003e02:	0852      	lsrs	r2, r2, #1
 8003e04:	3a01      	subs	r2, #1
 8003e06:	0412      	lsls	r2, r2, #16
 8003e08:	4311      	orrs	r1, r2
 8003e0a:	68fa      	ldr	r2, [r7, #12]
 8003e0c:	4311      	orrs	r1, r2
                 (PLLQ << 24);
 8003e0e:	69ba      	ldr	r2, [r7, #24]
 8003e10:	0612      	lsls	r2, r2, #24
  assert_param(IS_RCC_PLLM_VALUE(PLLM));
  assert_param(IS_RCC_PLLN_VALUE(PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLP));
  assert_param(IS_RCC_PLLQ_VALUE(PLLQ));

  RCC->PLLCFGR = PLLM | (PLLN << 6) | (((PLLP >> 1) -1) << 16) | (RCC_PLLSource) |
 8003e12:	430a      	orrs	r2, r1
 8003e14:	605a      	str	r2, [r3, #4]
                 (PLLQ << 24);
}
 8003e16:	3714      	adds	r7, #20
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1e:	4770      	bx	lr
 8003e20:	40023800 	.word	0x40023800

08003e24 <RCC_PLLCmd>:
  * @note   The main PLL is disabled by hardware when entering STOP and STANDBY modes.
  * @param  NewState: new state of the main PLL. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_PLLCmd(FunctionalState NewState)
{
 8003e24:	b480      	push	{r7}
 8003e26:	b083      	sub	sp, #12
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	4603      	mov	r3, r0
 8003e2c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 8003e2e:	4b04      	ldr	r3, [pc, #16]	; (8003e40 <RCC_PLLCmd+0x1c>)
 8003e30:	79fa      	ldrb	r2, [r7, #7]
 8003e32:	601a      	str	r2, [r3, #0]
}
 8003e34:	370c      	adds	r7, #12
 8003e36:	46bd      	mov	sp, r7
 8003e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3c:	4770      	bx	lr
 8003e3e:	bf00      	nop
 8003e40:	42470060 	.word	0x42470060

08003e44 <RCC_PLLI2SConfig>:
  *         on the I2S clock frequency.
  *   
  * @retval None
  */
void RCC_PLLI2SConfig(uint32_t PLLI2SN, uint32_t PLLI2SR)
{
 8003e44:	b480      	push	{r7}
 8003e46:	b083      	sub	sp, #12
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	6078      	str	r0, [r7, #4]
 8003e4c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RCC_PLLI2SN_VALUE(PLLI2SN));
  assert_param(IS_RCC_PLLI2SR_VALUE(PLLI2SR));

  RCC->PLLI2SCFGR = (PLLI2SN << 6) | (PLLI2SR << 28);
 8003e4e:	4b06      	ldr	r3, [pc, #24]	; (8003e68 <RCC_PLLI2SConfig+0x24>)
 8003e50:	687a      	ldr	r2, [r7, #4]
 8003e52:	0191      	lsls	r1, r2, #6
 8003e54:	683a      	ldr	r2, [r7, #0]
 8003e56:	0712      	lsls	r2, r2, #28
 8003e58:	430a      	orrs	r2, r1
 8003e5a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 8003e5e:	370c      	adds	r7, #12
 8003e60:	46bd      	mov	sp, r7
 8003e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e66:	4770      	bx	lr
 8003e68:	40023800 	.word	0x40023800

08003e6c <RCC_PLLI2SCmd>:
  * @note   The PLLI2S is disabled by hardware when entering STOP and STANDBY modes.  
  * @param  NewState: new state of the PLLI2S. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_PLLI2SCmd(FunctionalState NewState)
{
 8003e6c:	b480      	push	{r7}
 8003e6e:	b083      	sub	sp, #12
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	4603      	mov	r3, r0
 8003e74:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PLLI2SON_BB = (uint32_t)NewState;
 8003e76:	4b04      	ldr	r3, [pc, #16]	; (8003e88 <RCC_PLLI2SCmd+0x1c>)
 8003e78:	79fa      	ldrb	r2, [r7, #7]
 8003e7a:	601a      	str	r2, [r3, #0]
}
 8003e7c:	370c      	adds	r7, #12
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e84:	4770      	bx	lr
 8003e86:	bf00      	nop
 8003e88:	42470068 	.word	0x42470068

08003e8c <RCC_ClockSecuritySystemCmd>:
  * @param  NewState: new state of the Clock Security System.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
{
 8003e8c:	b480      	push	{r7}
 8003e8e:	b083      	sub	sp, #12
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	4603      	mov	r3, r0
 8003e94:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
 8003e96:	4b04      	ldr	r3, [pc, #16]	; (8003ea8 <RCC_ClockSecuritySystemCmd+0x1c>)
 8003e98:	79fa      	ldrb	r2, [r7, #7]
 8003e9a:	601a      	str	r2, [r3, #0]
}
 8003e9c:	370c      	adds	r7, #12
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea4:	4770      	bx	lr
 8003ea6:	bf00      	nop
 8003ea8:	4247004c 	.word	0x4247004c

08003eac <RCC_MCO1Config>:
  *            @arg RCC_MCO1Div_4: division by 4 applied to MCO1 clock
  *            @arg RCC_MCO1Div_5: division by 5 applied to MCO1 clock
  * @retval None
  */
void RCC_MCO1Config(uint32_t RCC_MCO1Source, uint32_t RCC_MCO1Div)
{
 8003eac:	b480      	push	{r7}
 8003eae:	b085      	sub	sp, #20
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	6078      	str	r0, [r7, #4]
 8003eb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_MCO1SOURCE(RCC_MCO1Source));
  assert_param(IS_RCC_MCO1DIV(RCC_MCO1Div));  

  tmpreg = RCC->CFGR;
 8003eba:	4b0a      	ldr	r3, [pc, #40]	; (8003ee4 <RCC_MCO1Config+0x38>)
 8003ebc:	689b      	ldr	r3, [r3, #8]
 8003ebe:	60fb      	str	r3, [r7, #12]

  /* Clear MCO1[1:0] and MCO1PRE[2:0] bits */
  tmpreg &= CFGR_MCO1_RESET_MASK;
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	f023 63ec 	bic.w	r3, r3, #123731968	; 0x7600000
 8003ec6:	60fb      	str	r3, [r7, #12]

  /* Select MCO1 clock source and prescaler */
  tmpreg |= RCC_MCO1Source | RCC_MCO1Div;
 8003ec8:	687a      	ldr	r2, [r7, #4]
 8003eca:	683b      	ldr	r3, [r7, #0]
 8003ecc:	4313      	orrs	r3, r2
 8003ece:	68fa      	ldr	r2, [r7, #12]
 8003ed0:	4313      	orrs	r3, r2
 8003ed2:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;  
 8003ed4:	4b03      	ldr	r3, [pc, #12]	; (8003ee4 <RCC_MCO1Config+0x38>)
 8003ed6:	68fa      	ldr	r2, [r7, #12]
 8003ed8:	609a      	str	r2, [r3, #8]
}
 8003eda:	3714      	adds	r7, #20
 8003edc:	46bd      	mov	sp, r7
 8003ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee2:	4770      	bx	lr
 8003ee4:	40023800 	.word	0x40023800

08003ee8 <RCC_MCO2Config>:
  *            @arg RCC_MCO2Div_4: division by 4 applied to MCO2 clock
  *            @arg RCC_MCO2Div_5: division by 5 applied to MCO2 clock
  * @retval None
  */
void RCC_MCO2Config(uint32_t RCC_MCO2Source, uint32_t RCC_MCO2Div)
{
 8003ee8:	b480      	push	{r7}
 8003eea:	b085      	sub	sp, #20
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
 8003ef0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8003ef2:	2300      	movs	r3, #0
 8003ef4:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_MCO2SOURCE(RCC_MCO2Source));
  assert_param(IS_RCC_MCO2DIV(RCC_MCO2Div));
  
  tmpreg = RCC->CFGR;
 8003ef6:	4b0a      	ldr	r3, [pc, #40]	; (8003f20 <RCC_MCO2Config+0x38>)
 8003ef8:	689b      	ldr	r3, [r3, #8]
 8003efa:	60fb      	str	r3, [r7, #12]
  
  /* Clear MCO2 and MCO2PRE[2:0] bits */
  tmpreg &= CFGR_MCO2_RESET_MASK;
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8003f02:	60fb      	str	r3, [r7, #12]

  /* Select MCO2 clock source and prescaler */
  tmpreg |= RCC_MCO2Source | RCC_MCO2Div;
 8003f04:	687a      	ldr	r2, [r7, #4]
 8003f06:	683b      	ldr	r3, [r7, #0]
 8003f08:	4313      	orrs	r3, r2
 8003f0a:	68fa      	ldr	r2, [r7, #12]
 8003f0c:	4313      	orrs	r3, r2
 8003f0e:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;  
 8003f10:	4b03      	ldr	r3, [pc, #12]	; (8003f20 <RCC_MCO2Config+0x38>)
 8003f12:	68fa      	ldr	r2, [r7, #12]
 8003f14:	609a      	str	r2, [r3, #8]
}
 8003f16:	3714      	adds	r7, #20
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1e:	4770      	bx	lr
 8003f20:	40023800 	.word	0x40023800

08003f24 <RCC_SYSCLKConfig>:
  *            @arg RCC_SYSCLKSource_HSE:    HSE selected as system clock source
  *            @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock source
  * @retval None
  */
void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
{
 8003f24:	b480      	push	{r7}
 8003f26:	b085      	sub	sp, #20
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8003f2c:	2300      	movs	r3, #0
 8003f2e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));

  tmpreg = RCC->CFGR;
 8003f30:	4b09      	ldr	r3, [pc, #36]	; (8003f58 <RCC_SYSCLKConfig+0x34>)
 8003f32:	689b      	ldr	r3, [r3, #8]
 8003f34:	60fb      	str	r3, [r7, #12]

  /* Clear SW[1:0] bits */
  tmpreg &= ~RCC_CFGR_SW;
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	f023 0303 	bic.w	r3, r3, #3
 8003f3c:	60fb      	str	r3, [r7, #12]

  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 8003f3e:	68fa      	ldr	r2, [r7, #12]
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	4313      	orrs	r3, r2
 8003f44:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8003f46:	4b04      	ldr	r3, [pc, #16]	; (8003f58 <RCC_SYSCLKConfig+0x34>)
 8003f48:	68fa      	ldr	r2, [r7, #12]
 8003f4a:	609a      	str	r2, [r3, #8]
}
 8003f4c:	3714      	adds	r7, #20
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f54:	4770      	bx	lr
 8003f56:	bf00      	nop
 8003f58:	40023800 	.word	0x40023800

08003f5c <RCC_GetSYSCLKSource>:
  *              - 0x00: HSI used as system clock
  *              - 0x04: HSE used as system clock
  *              - 0x08: PLL used as system clock
  */
uint8_t RCC_GetSYSCLKSource(void)
{
 8003f5c:	b480      	push	{r7}
 8003f5e:	af00      	add	r7, sp, #0
  return ((uint8_t)(RCC->CFGR & RCC_CFGR_SWS));
 8003f60:	4b05      	ldr	r3, [pc, #20]	; (8003f78 <RCC_GetSYSCLKSource+0x1c>)
 8003f62:	689b      	ldr	r3, [r3, #8]
 8003f64:	b2db      	uxtb	r3, r3
 8003f66:	f003 030c 	and.w	r3, r3, #12
 8003f6a:	b2db      	uxtb	r3, r3
}
 8003f6c:	4618      	mov	r0, r3
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f74:	4770      	bx	lr
 8003f76:	bf00      	nop
 8003f78:	40023800 	.word	0x40023800

08003f7c <RCC_HCLKConfig>:
  *            @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
  *            @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
  * @retval None
  */
void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
{
 8003f7c:	b480      	push	{r7}
 8003f7e:	b085      	sub	sp, #20
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8003f84:	2300      	movs	r3, #0
 8003f86:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));

  tmpreg = RCC->CFGR;
 8003f88:	4b09      	ldr	r3, [pc, #36]	; (8003fb0 <RCC_HCLKConfig+0x34>)
 8003f8a:	689b      	ldr	r3, [r3, #8]
 8003f8c:	60fb      	str	r3, [r7, #12]

  /* Clear HPRE[3:0] bits */
  tmpreg &= ~RCC_CFGR_HPRE;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003f94:	60fb      	str	r3, [r7, #12]

  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 8003f96:	68fa      	ldr	r2, [r7, #12]
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	4313      	orrs	r3, r2
 8003f9c:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8003f9e:	4b04      	ldr	r3, [pc, #16]	; (8003fb0 <RCC_HCLKConfig+0x34>)
 8003fa0:	68fa      	ldr	r2, [r7, #12]
 8003fa2:	609a      	str	r2, [r3, #8]
}
 8003fa4:	3714      	adds	r7, #20
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fac:	4770      	bx	lr
 8003fae:	bf00      	nop
 8003fb0:	40023800 	.word	0x40023800

08003fb4 <RCC_PCLK1Config>:
  *            @arg RCC_HCLK_Div8:  APB1 clock = HCLK/8
  *            @arg RCC_HCLK_Div16: APB1 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK1Config(uint32_t RCC_HCLK)
{
 8003fb4:	b480      	push	{r7}
 8003fb6:	b085      	sub	sp, #20
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8003fbc:	2300      	movs	r3, #0
 8003fbe:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8003fc0:	4b09      	ldr	r3, [pc, #36]	; (8003fe8 <RCC_PCLK1Config+0x34>)
 8003fc2:	689b      	ldr	r3, [r3, #8]
 8003fc4:	60fb      	str	r3, [r7, #12]

  /* Clear PPRE1[2:0] bits */
  tmpreg &= ~RCC_CFGR_PPRE1;
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8003fcc:	60fb      	str	r3, [r7, #12]

  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 8003fce:	68fa      	ldr	r2, [r7, #12]
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	4313      	orrs	r3, r2
 8003fd4:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8003fd6:	4b04      	ldr	r3, [pc, #16]	; (8003fe8 <RCC_PCLK1Config+0x34>)
 8003fd8:	68fa      	ldr	r2, [r7, #12]
 8003fda:	609a      	str	r2, [r3, #8]
}
 8003fdc:	3714      	adds	r7, #20
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe4:	4770      	bx	lr
 8003fe6:	bf00      	nop
 8003fe8:	40023800 	.word	0x40023800

08003fec <RCC_PCLK2Config>:
  *            @arg RCC_HCLK_Div8:  APB2 clock = HCLK/8
  *            @arg RCC_HCLK_Div16: APB2 clock = HCLK/16
  * @retval None
  */
void RCC_PCLK2Config(uint32_t RCC_HCLK)
{
 8003fec:	b480      	push	{r7}
 8003fee:	b085      	sub	sp, #20
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8003ff4:	2300      	movs	r3, #0
 8003ff6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8003ff8:	4b09      	ldr	r3, [pc, #36]	; (8004020 <RCC_PCLK2Config+0x34>)
 8003ffa:	689b      	ldr	r3, [r3, #8]
 8003ffc:	60fb      	str	r3, [r7, #12]

  /* Clear PPRE2[2:0] bits */
  tmpreg &= ~RCC_CFGR_PPRE2;
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8004004:	60fb      	str	r3, [r7, #12]

  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	00db      	lsls	r3, r3, #3
 800400a:	68fa      	ldr	r2, [r7, #12]
 800400c:	4313      	orrs	r3, r2
 800400e:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004010:	4b03      	ldr	r3, [pc, #12]	; (8004020 <RCC_PCLK2Config+0x34>)
 8004012:	68fa      	ldr	r2, [r7, #12]
 8004014:	609a      	str	r2, [r3, #8]
}
 8004016:	3714      	adds	r7, #20
 8004018:	46bd      	mov	sp, r7
 800401a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800401e:	4770      	bx	lr
 8004020:	40023800 	.word	0x40023800

08004024 <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8004024:	b480      	push	{r7}
 8004026:	b089      	sub	sp, #36	; 0x24
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 800402c:	2300      	movs	r3, #0
 800402e:	61bb      	str	r3, [r7, #24]
 8004030:	2300      	movs	r3, #0
 8004032:	617b      	str	r3, [r7, #20]
 8004034:	2300      	movs	r3, #0
 8004036:	61fb      	str	r3, [r7, #28]
 8004038:	2302      	movs	r3, #2
 800403a:	613b      	str	r3, [r7, #16]
 800403c:	2300      	movs	r3, #0
 800403e:	60fb      	str	r3, [r7, #12]
 8004040:	2302      	movs	r3, #2
 8004042:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8004044:	4b48      	ldr	r3, [pc, #288]	; (8004168 <RCC_GetClocksFreq+0x144>)
 8004046:	689b      	ldr	r3, [r3, #8]
 8004048:	f003 030c 	and.w	r3, r3, #12
 800404c:	61bb      	str	r3, [r7, #24]

  switch (tmp)
 800404e:	69bb      	ldr	r3, [r7, #24]
 8004050:	2b04      	cmp	r3, #4
 8004052:	d007      	beq.n	8004064 <RCC_GetClocksFreq+0x40>
 8004054:	2b08      	cmp	r3, #8
 8004056:	d009      	beq.n	800406c <RCC_GetClocksFreq+0x48>
 8004058:	2b00      	cmp	r3, #0
 800405a:	d13f      	bne.n	80040dc <RCC_GetClocksFreq+0xb8>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	4a43      	ldr	r2, [pc, #268]	; (800416c <RCC_GetClocksFreq+0x148>)
 8004060:	601a      	str	r2, [r3, #0]
      break;
 8004062:	e03f      	b.n	80040e4 <RCC_GetClocksFreq+0xc0>
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	4a42      	ldr	r2, [pc, #264]	; (8004170 <RCC_GetClocksFreq+0x14c>)
 8004068:	601a      	str	r2, [r3, #0]
      break;
 800406a:	e03b      	b.n	80040e4 <RCC_GetClocksFreq+0xc0>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 800406c:	4b3e      	ldr	r3, [pc, #248]	; (8004168 <RCC_GetClocksFreq+0x144>)
 800406e:	685b      	ldr	r3, [r3, #4]
 8004070:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004074:	0d9b      	lsrs	r3, r3, #22
 8004076:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004078:	4b3b      	ldr	r3, [pc, #236]	; (8004168 <RCC_GetClocksFreq+0x144>)
 800407a:	685b      	ldr	r3, [r3, #4]
 800407c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004080:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	2b00      	cmp	r3, #0
 8004086:	d00d      	beq.n	80040a4 <RCC_GetClocksFreq+0x80>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8004088:	4a39      	ldr	r2, [pc, #228]	; (8004170 <RCC_GetClocksFreq+0x14c>)
 800408a:	68bb      	ldr	r3, [r7, #8]
 800408c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004090:	4b35      	ldr	r3, [pc, #212]	; (8004168 <RCC_GetClocksFreq+0x144>)
 8004092:	6859      	ldr	r1, [r3, #4]
 8004094:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004098:	400b      	ands	r3, r1
 800409a:	099b      	lsrs	r3, r3, #6
 800409c:	fb03 f302 	mul.w	r3, r3, r2
 80040a0:	61fb      	str	r3, [r7, #28]
 80040a2:	e00c      	b.n	80040be <RCC_GetClocksFreq+0x9a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 80040a4:	4a31      	ldr	r2, [pc, #196]	; (800416c <RCC_GetClocksFreq+0x148>)
 80040a6:	68bb      	ldr	r3, [r7, #8]
 80040a8:	fbb2 f2f3 	udiv	r2, r2, r3
 80040ac:	4b2e      	ldr	r3, [pc, #184]	; (8004168 <RCC_GetClocksFreq+0x144>)
 80040ae:	6859      	ldr	r1, [r3, #4]
 80040b0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80040b4:	400b      	ands	r3, r1
 80040b6:	099b      	lsrs	r3, r3, #6
 80040b8:	fb03 f302 	mul.w	r3, r3, r2
 80040bc:	61fb      	str	r3, [r7, #28]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 80040be:	4b2a      	ldr	r3, [pc, #168]	; (8004168 <RCC_GetClocksFreq+0x144>)
 80040c0:	685b      	ldr	r3, [r3, #4]
 80040c2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80040c6:	0c1b      	lsrs	r3, r3, #16
 80040c8:	3301      	adds	r3, #1
 80040ca:	005b      	lsls	r3, r3, #1
 80040cc:	613b      	str	r3, [r7, #16]
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 80040ce:	69fa      	ldr	r2, [r7, #28]
 80040d0:	693b      	ldr	r3, [r7, #16]
 80040d2:	fbb2 f2f3 	udiv	r2, r2, r3
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	601a      	str	r2, [r3, #0]
      break;
 80040da:	e003      	b.n	80040e4 <RCC_GetClocksFreq+0xc0>
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	4a23      	ldr	r2, [pc, #140]	; (800416c <RCC_GetClocksFreq+0x148>)
 80040e0:	601a      	str	r2, [r3, #0]
      break;
 80040e2:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 80040e4:	4b20      	ldr	r3, [pc, #128]	; (8004168 <RCC_GetClocksFreq+0x144>)
 80040e6:	689b      	ldr	r3, [r3, #8]
 80040e8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80040ec:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 80040ee:	69bb      	ldr	r3, [r7, #24]
 80040f0:	091b      	lsrs	r3, r3, #4
 80040f2:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 80040f4:	4a1f      	ldr	r2, [pc, #124]	; (8004174 <RCC_GetClocksFreq+0x150>)
 80040f6:	69bb      	ldr	r3, [r7, #24]
 80040f8:	4413      	add	r3, r2
 80040fa:	781b      	ldrb	r3, [r3, #0]
 80040fc:	b2db      	uxtb	r3, r3
 80040fe:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681a      	ldr	r2, [r3, #0]
 8004104:	697b      	ldr	r3, [r7, #20]
 8004106:	40da      	lsrs	r2, r3
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 800410c:	4b16      	ldr	r3, [pc, #88]	; (8004168 <RCC_GetClocksFreq+0x144>)
 800410e:	689b      	ldr	r3, [r3, #8]
 8004110:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8004114:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 8004116:	69bb      	ldr	r3, [r7, #24]
 8004118:	0a9b      	lsrs	r3, r3, #10
 800411a:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 800411c:	4a15      	ldr	r2, [pc, #84]	; (8004174 <RCC_GetClocksFreq+0x150>)
 800411e:	69bb      	ldr	r3, [r7, #24]
 8004120:	4413      	add	r3, r2
 8004122:	781b      	ldrb	r3, [r3, #0]
 8004124:	b2db      	uxtb	r3, r3
 8004126:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	685a      	ldr	r2, [r3, #4]
 800412c:	697b      	ldr	r3, [r7, #20]
 800412e:	40da      	lsrs	r2, r3
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8004134:	4b0c      	ldr	r3, [pc, #48]	; (8004168 <RCC_GetClocksFreq+0x144>)
 8004136:	689b      	ldr	r3, [r3, #8]
 8004138:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800413c:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 800413e:	69bb      	ldr	r3, [r7, #24]
 8004140:	0b5b      	lsrs	r3, r3, #13
 8004142:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8004144:	4a0b      	ldr	r2, [pc, #44]	; (8004174 <RCC_GetClocksFreq+0x150>)
 8004146:	69bb      	ldr	r3, [r7, #24]
 8004148:	4413      	add	r3, r2
 800414a:	781b      	ldrb	r3, [r3, #0]
 800414c:	b2db      	uxtb	r3, r3
 800414e:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	685a      	ldr	r2, [r3, #4]
 8004154:	697b      	ldr	r3, [r7, #20]
 8004156:	40da      	lsrs	r2, r3
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	60da      	str	r2, [r3, #12]
}
 800415c:	3724      	adds	r7, #36	; 0x24
 800415e:	46bd      	mov	sp, r7
 8004160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004164:	4770      	bx	lr
 8004166:	bf00      	nop
 8004168:	40023800 	.word	0x40023800
 800416c:	00f42400 	.word	0x00f42400
 8004170:	01312d00 	.word	0x01312d00
 8004174:	2000002c 	.word	0x2000002c

08004178 <RCC_RTCCLKConfig>:
  *         RTC clock source).
  *  
  * @retval None
  */
void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
{
 8004178:	b480      	push	{r7}
 800417a:	b085      	sub	sp, #20
 800417c:	af00      	add	r7, sp, #0
 800417e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8004180:	2300      	movs	r3, #0
 8004182:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));

  if ((RCC_RTCCLKSource & 0x00000300) == 0x00000300)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800418a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800418e:	d111      	bne.n	80041b4 <RCC_RTCCLKConfig+0x3c>
  { /* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */
    tmpreg = RCC->CFGR;
 8004190:	4b0f      	ldr	r3, [pc, #60]	; (80041d0 <RCC_RTCCLKConfig+0x58>)
 8004192:	689b      	ldr	r3, [r3, #8]
 8004194:	60fb      	str	r3, [r7, #12]

    /* Clear RTCPRE[4:0] bits */
    tmpreg &= ~RCC_CFGR_RTCPRE;
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800419c:	60fb      	str	r3, [r7, #12]

    /* Configure HSE division factor for RTC clock */
    tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80041a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80041a8:	68fa      	ldr	r2, [r7, #12]
 80041aa:	4313      	orrs	r3, r2
 80041ac:	60fb      	str	r3, [r7, #12]

    /* Store the new value */
    RCC->CFGR = tmpreg;
 80041ae:	4b08      	ldr	r3, [pc, #32]	; (80041d0 <RCC_RTCCLKConfig+0x58>)
 80041b0:	68fa      	ldr	r2, [r7, #12]
 80041b2:	609a      	str	r2, [r3, #8]
  }
    
  /* Select the RTC clock source */
  RCC->BDCR |= (RCC_RTCCLKSource & 0x00000FFF);
 80041b4:	4b06      	ldr	r3, [pc, #24]	; (80041d0 <RCC_RTCCLKConfig+0x58>)
 80041b6:	4a06      	ldr	r2, [pc, #24]	; (80041d0 <RCC_RTCCLKConfig+0x58>)
 80041b8:	6f11      	ldr	r1, [r2, #112]	; 0x70
 80041ba:	687a      	ldr	r2, [r7, #4]
 80041bc:	f3c2 020b 	ubfx	r2, r2, #0, #12
 80041c0:	430a      	orrs	r2, r1
 80041c2:	671a      	str	r2, [r3, #112]	; 0x70
}
 80041c4:	3714      	adds	r7, #20
 80041c6:	46bd      	mov	sp, r7
 80041c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041cc:	4770      	bx	lr
 80041ce:	bf00      	nop
 80041d0:	40023800 	.word	0x40023800

080041d4 <RCC_RTCCLKCmd>:
  *         using the RCC_RTCCLKConfig function.
  * @param  NewState: new state of the RTC clock. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_RTCCLKCmd(FunctionalState NewState)
{
 80041d4:	b480      	push	{r7}
 80041d6:	b083      	sub	sp, #12
 80041d8:	af00      	add	r7, sp, #0
 80041da:	4603      	mov	r3, r0
 80041dc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 80041de:	4b04      	ldr	r3, [pc, #16]	; (80041f0 <RCC_RTCCLKCmd+0x1c>)
 80041e0:	79fa      	ldrb	r2, [r7, #7]
 80041e2:	601a      	str	r2, [r3, #0]
}
 80041e4:	370c      	adds	r7, #12
 80041e6:	46bd      	mov	sp, r7
 80041e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ec:	4770      	bx	lr
 80041ee:	bf00      	nop
 80041f0:	42470e3c 	.word	0x42470e3c

080041f4 <RCC_BackupResetCmd>:
  * @param  NewState: new state of the Backup domain reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_BackupResetCmd(FunctionalState NewState)
{
 80041f4:	b480      	push	{r7}
 80041f6:	b083      	sub	sp, #12
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	4603      	mov	r3, r0
 80041fc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
 80041fe:	4b04      	ldr	r3, [pc, #16]	; (8004210 <RCC_BackupResetCmd+0x1c>)
 8004200:	79fa      	ldrb	r2, [r7, #7]
 8004202:	601a      	str	r2, [r3, #0]
}
 8004204:	370c      	adds	r7, #12
 8004206:	46bd      	mov	sp, r7
 8004208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420c:	4770      	bx	lr
 800420e:	bf00      	nop
 8004210:	42470e40 	.word	0x42470e40

08004214 <RCC_I2SCLKConfig>:
  *            @arg RCC_I2S2CLKSource_Ext: External clock mapped on the I2S_CKIN pin
  *                                        used as I2S clock source
  * @retval None
  */
void RCC_I2SCLKConfig(uint32_t RCC_I2SCLKSource)
{
 8004214:	b480      	push	{r7}
 8004216:	b083      	sub	sp, #12
 8004218:	af00      	add	r7, sp, #0
 800421a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_I2SCLK_SOURCE(RCC_I2SCLKSource));

  *(__IO uint32_t *) CFGR_I2SSRC_BB = RCC_I2SCLKSource;
 800421c:	4b03      	ldr	r3, [pc, #12]	; (800422c <RCC_I2SCLKConfig+0x18>)
 800421e:	687a      	ldr	r2, [r7, #4]
 8004220:	601a      	str	r2, [r3, #0]
}
 8004222:	370c      	adds	r7, #12
 8004224:	46bd      	mov	sp, r7
 8004226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422a:	4770      	bx	lr
 800422c:	4247015c 	.word	0x4247015c

08004230 <RCC_TIMCLKPresConfig>:
  *                 else it is equal to [(HPRE * PPREx) / 4] if PPREx is corresponding 
  *                 to division by 8 or more.
  * @retval None
  */
void RCC_TIMCLKPresConfig(uint32_t RCC_TIMCLKPrescaler)
{
 8004230:	b480      	push	{r7}
 8004232:	b083      	sub	sp, #12
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RCC_TIMCLK_PRESCALER(RCC_TIMCLKPrescaler));

  *(__IO uint32_t *) DCKCFGR_TIMPRE_BB = RCC_TIMCLKPrescaler;
 8004238:	4b03      	ldr	r3, [pc, #12]	; (8004248 <RCC_TIMCLKPresConfig+0x18>)
 800423a:	687a      	ldr	r2, [r7, #4]
 800423c:	601a      	str	r2, [r3, #0]
  
}
 800423e:	370c      	adds	r7, #12
 8004240:	46bd      	mov	sp, r7
 8004242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004246:	4770      	bx	lr
 8004248:	424711e0 	.word	0x424711e0

0800424c <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 800424c:	b480      	push	{r7}
 800424e:	b083      	sub	sp, #12
 8004250:	af00      	add	r7, sp, #0
 8004252:	6078      	str	r0, [r7, #4]
 8004254:	460b      	mov	r3, r1
 8004256:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8004258:	78fb      	ldrb	r3, [r7, #3]
 800425a:	2b00      	cmp	r3, #0
 800425c:	d006      	beq.n	800426c <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 800425e:	4b09      	ldr	r3, [pc, #36]	; (8004284 <RCC_AHB1PeriphClockCmd+0x38>)
 8004260:	4a08      	ldr	r2, [pc, #32]	; (8004284 <RCC_AHB1PeriphClockCmd+0x38>)
 8004262:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8004264:	687a      	ldr	r2, [r7, #4]
 8004266:	430a      	orrs	r2, r1
 8004268:	631a      	str	r2, [r3, #48]	; 0x30
 800426a:	e006      	b.n	800427a <RCC_AHB1PeriphClockCmd+0x2e>
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 800426c:	4b05      	ldr	r3, [pc, #20]	; (8004284 <RCC_AHB1PeriphClockCmd+0x38>)
 800426e:	4a05      	ldr	r2, [pc, #20]	; (8004284 <RCC_AHB1PeriphClockCmd+0x38>)
 8004270:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8004272:	687a      	ldr	r2, [r7, #4]
 8004274:	43d2      	mvns	r2, r2
 8004276:	400a      	ands	r2, r1
 8004278:	631a      	str	r2, [r3, #48]	; 0x30
  }
}
 800427a:	370c      	adds	r7, #12
 800427c:	46bd      	mov	sp, r7
 800427e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004282:	4770      	bx	lr
 8004284:	40023800 	.word	0x40023800

08004288 <RCC_AHB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB2PeriphClockCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
 8004288:	b480      	push	{r7}
 800428a:	b083      	sub	sp, #12
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]
 8004290:	460b      	mov	r3, r1
 8004292:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004294:	78fb      	ldrb	r3, [r7, #3]
 8004296:	2b00      	cmp	r3, #0
 8004298:	d006      	beq.n	80042a8 <RCC_AHB2PeriphClockCmd+0x20>
  {
    RCC->AHB2ENR |= RCC_AHB2Periph;
 800429a:	4b09      	ldr	r3, [pc, #36]	; (80042c0 <RCC_AHB2PeriphClockCmd+0x38>)
 800429c:	4a08      	ldr	r2, [pc, #32]	; (80042c0 <RCC_AHB2PeriphClockCmd+0x38>)
 800429e:	6b51      	ldr	r1, [r2, #52]	; 0x34
 80042a0:	687a      	ldr	r2, [r7, #4]
 80042a2:	430a      	orrs	r2, r1
 80042a4:	635a      	str	r2, [r3, #52]	; 0x34
 80042a6:	e006      	b.n	80042b6 <RCC_AHB2PeriphClockCmd+0x2e>
  }
  else
  {
    RCC->AHB2ENR &= ~RCC_AHB2Periph;
 80042a8:	4b05      	ldr	r3, [pc, #20]	; (80042c0 <RCC_AHB2PeriphClockCmd+0x38>)
 80042aa:	4a05      	ldr	r2, [pc, #20]	; (80042c0 <RCC_AHB2PeriphClockCmd+0x38>)
 80042ac:	6b51      	ldr	r1, [r2, #52]	; 0x34
 80042ae:	687a      	ldr	r2, [r7, #4]
 80042b0:	43d2      	mvns	r2, r2
 80042b2:	400a      	ands	r2, r1
 80042b4:	635a      	str	r2, [r3, #52]	; 0x34
  }
}
 80042b6:	370c      	adds	r7, #12
 80042b8:	46bd      	mov	sp, r7
 80042ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042be:	4770      	bx	lr
 80042c0:	40023800 	.word	0x40023800

080042c4 <RCC_AHB3PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB3PeriphClockCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
 80042c4:	b480      	push	{r7}
 80042c6:	b083      	sub	sp, #12
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	6078      	str	r0, [r7, #4]
 80042cc:	460b      	mov	r3, r1
 80042ce:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80042d0:	78fb      	ldrb	r3, [r7, #3]
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d006      	beq.n	80042e4 <RCC_AHB3PeriphClockCmd+0x20>
  {
    RCC->AHB3ENR |= RCC_AHB3Periph;
 80042d6:	4b09      	ldr	r3, [pc, #36]	; (80042fc <RCC_AHB3PeriphClockCmd+0x38>)
 80042d8:	4a08      	ldr	r2, [pc, #32]	; (80042fc <RCC_AHB3PeriphClockCmd+0x38>)
 80042da:	6b91      	ldr	r1, [r2, #56]	; 0x38
 80042dc:	687a      	ldr	r2, [r7, #4]
 80042de:	430a      	orrs	r2, r1
 80042e0:	639a      	str	r2, [r3, #56]	; 0x38
 80042e2:	e006      	b.n	80042f2 <RCC_AHB3PeriphClockCmd+0x2e>
  }
  else
  {
    RCC->AHB3ENR &= ~RCC_AHB3Periph;
 80042e4:	4b05      	ldr	r3, [pc, #20]	; (80042fc <RCC_AHB3PeriphClockCmd+0x38>)
 80042e6:	4a05      	ldr	r2, [pc, #20]	; (80042fc <RCC_AHB3PeriphClockCmd+0x38>)
 80042e8:	6b91      	ldr	r1, [r2, #56]	; 0x38
 80042ea:	687a      	ldr	r2, [r7, #4]
 80042ec:	43d2      	mvns	r2, r2
 80042ee:	400a      	ands	r2, r1
 80042f0:	639a      	str	r2, [r3, #56]	; 0x38
  }
}
 80042f2:	370c      	adds	r7, #12
 80042f4:	46bd      	mov	sp, r7
 80042f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042fa:	4770      	bx	lr
 80042fc:	40023800 	.word	0x40023800

08004300 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8004300:	b480      	push	{r7}
 8004302:	b083      	sub	sp, #12
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
 8004308:	460b      	mov	r3, r1
 800430a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800430c:	78fb      	ldrb	r3, [r7, #3]
 800430e:	2b00      	cmp	r3, #0
 8004310:	d006      	beq.n	8004320 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8004312:	4b09      	ldr	r3, [pc, #36]	; (8004338 <RCC_APB1PeriphClockCmd+0x38>)
 8004314:	4a08      	ldr	r2, [pc, #32]	; (8004338 <RCC_APB1PeriphClockCmd+0x38>)
 8004316:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8004318:	687a      	ldr	r2, [r7, #4]
 800431a:	430a      	orrs	r2, r1
 800431c:	641a      	str	r2, [r3, #64]	; 0x40
 800431e:	e006      	b.n	800432e <RCC_APB1PeriphClockCmd+0x2e>
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8004320:	4b05      	ldr	r3, [pc, #20]	; (8004338 <RCC_APB1PeriphClockCmd+0x38>)
 8004322:	4a05      	ldr	r2, [pc, #20]	; (8004338 <RCC_APB1PeriphClockCmd+0x38>)
 8004324:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8004326:	687a      	ldr	r2, [r7, #4]
 8004328:	43d2      	mvns	r2, r2
 800432a:	400a      	ands	r2, r1
 800432c:	641a      	str	r2, [r3, #64]	; 0x40
  }
}
 800432e:	370c      	adds	r7, #12
 8004330:	46bd      	mov	sp, r7
 8004332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004336:	4770      	bx	lr
 8004338:	40023800 	.word	0x40023800

0800433c <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 800433c:	b480      	push	{r7}
 800433e:	b083      	sub	sp, #12
 8004340:	af00      	add	r7, sp, #0
 8004342:	6078      	str	r0, [r7, #4]
 8004344:	460b      	mov	r3, r1
 8004346:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004348:	78fb      	ldrb	r3, [r7, #3]
 800434a:	2b00      	cmp	r3, #0
 800434c:	d006      	beq.n	800435c <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 800434e:	4b09      	ldr	r3, [pc, #36]	; (8004374 <RCC_APB2PeriphClockCmd+0x38>)
 8004350:	4a08      	ldr	r2, [pc, #32]	; (8004374 <RCC_APB2PeriphClockCmd+0x38>)
 8004352:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8004354:	687a      	ldr	r2, [r7, #4]
 8004356:	430a      	orrs	r2, r1
 8004358:	645a      	str	r2, [r3, #68]	; 0x44
 800435a:	e006      	b.n	800436a <RCC_APB2PeriphClockCmd+0x2e>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 800435c:	4b05      	ldr	r3, [pc, #20]	; (8004374 <RCC_APB2PeriphClockCmd+0x38>)
 800435e:	4a05      	ldr	r2, [pc, #20]	; (8004374 <RCC_APB2PeriphClockCmd+0x38>)
 8004360:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8004362:	687a      	ldr	r2, [r7, #4]
 8004364:	43d2      	mvns	r2, r2
 8004366:	400a      	ands	r2, r1
 8004368:	645a      	str	r2, [r3, #68]	; 0x44
  }
}
 800436a:	370c      	adds	r7, #12
 800436c:	46bd      	mov	sp, r7
 800436e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004372:	4770      	bx	lr
 8004374:	40023800 	.word	0x40023800

08004378 <RCC_AHB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphResetCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8004378:	b480      	push	{r7}
 800437a:	b083      	sub	sp, #12
 800437c:	af00      	add	r7, sp, #0
 800437e:	6078      	str	r0, [r7, #4]
 8004380:	460b      	mov	r3, r1
 8004382:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_RESET_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004384:	78fb      	ldrb	r3, [r7, #3]
 8004386:	2b00      	cmp	r3, #0
 8004388:	d006      	beq.n	8004398 <RCC_AHB1PeriphResetCmd+0x20>
  {
    RCC->AHB1RSTR |= RCC_AHB1Periph;
 800438a:	4b09      	ldr	r3, [pc, #36]	; (80043b0 <RCC_AHB1PeriphResetCmd+0x38>)
 800438c:	4a08      	ldr	r2, [pc, #32]	; (80043b0 <RCC_AHB1PeriphResetCmd+0x38>)
 800438e:	6911      	ldr	r1, [r2, #16]
 8004390:	687a      	ldr	r2, [r7, #4]
 8004392:	430a      	orrs	r2, r1
 8004394:	611a      	str	r2, [r3, #16]
 8004396:	e006      	b.n	80043a6 <RCC_AHB1PeriphResetCmd+0x2e>
  }
  else
  {
    RCC->AHB1RSTR &= ~RCC_AHB1Periph;
 8004398:	4b05      	ldr	r3, [pc, #20]	; (80043b0 <RCC_AHB1PeriphResetCmd+0x38>)
 800439a:	4a05      	ldr	r2, [pc, #20]	; (80043b0 <RCC_AHB1PeriphResetCmd+0x38>)
 800439c:	6911      	ldr	r1, [r2, #16]
 800439e:	687a      	ldr	r2, [r7, #4]
 80043a0:	43d2      	mvns	r2, r2
 80043a2:	400a      	ands	r2, r1
 80043a4:	611a      	str	r2, [r3, #16]
  }
}
 80043a6:	370c      	adds	r7, #12
 80043a8:	46bd      	mov	sp, r7
 80043aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ae:	4770      	bx	lr
 80043b0:	40023800 	.word	0x40023800

080043b4 <RCC_AHB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB2PeriphResetCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
 80043b4:	b480      	push	{r7}
 80043b6:	b083      	sub	sp, #12
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	6078      	str	r0, [r7, #4]
 80043bc:	460b      	mov	r3, r1
 80043be:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80043c0:	78fb      	ldrb	r3, [r7, #3]
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d006      	beq.n	80043d4 <RCC_AHB2PeriphResetCmd+0x20>
  {
    RCC->AHB2RSTR |= RCC_AHB2Periph;
 80043c6:	4b09      	ldr	r3, [pc, #36]	; (80043ec <RCC_AHB2PeriphResetCmd+0x38>)
 80043c8:	4a08      	ldr	r2, [pc, #32]	; (80043ec <RCC_AHB2PeriphResetCmd+0x38>)
 80043ca:	6951      	ldr	r1, [r2, #20]
 80043cc:	687a      	ldr	r2, [r7, #4]
 80043ce:	430a      	orrs	r2, r1
 80043d0:	615a      	str	r2, [r3, #20]
 80043d2:	e006      	b.n	80043e2 <RCC_AHB2PeriphResetCmd+0x2e>
  }
  else
  {
    RCC->AHB2RSTR &= ~RCC_AHB2Periph;
 80043d4:	4b05      	ldr	r3, [pc, #20]	; (80043ec <RCC_AHB2PeriphResetCmd+0x38>)
 80043d6:	4a05      	ldr	r2, [pc, #20]	; (80043ec <RCC_AHB2PeriphResetCmd+0x38>)
 80043d8:	6951      	ldr	r1, [r2, #20]
 80043da:	687a      	ldr	r2, [r7, #4]
 80043dc:	43d2      	mvns	r2, r2
 80043de:	400a      	ands	r2, r1
 80043e0:	615a      	str	r2, [r3, #20]
  }
}
 80043e2:	370c      	adds	r7, #12
 80043e4:	46bd      	mov	sp, r7
 80043e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ea:	4770      	bx	lr
 80043ec:	40023800 	.word	0x40023800

080043f0 <RCC_AHB3PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB3PeriphResetCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
 80043f0:	b480      	push	{r7}
 80043f2:	b083      	sub	sp, #12
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
 80043f8:	460b      	mov	r3, r1
 80043fa:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80043fc:	78fb      	ldrb	r3, [r7, #3]
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d006      	beq.n	8004410 <RCC_AHB3PeriphResetCmd+0x20>
  {
    RCC->AHB3RSTR |= RCC_AHB3Periph;
 8004402:	4b09      	ldr	r3, [pc, #36]	; (8004428 <RCC_AHB3PeriphResetCmd+0x38>)
 8004404:	4a08      	ldr	r2, [pc, #32]	; (8004428 <RCC_AHB3PeriphResetCmd+0x38>)
 8004406:	6991      	ldr	r1, [r2, #24]
 8004408:	687a      	ldr	r2, [r7, #4]
 800440a:	430a      	orrs	r2, r1
 800440c:	619a      	str	r2, [r3, #24]
 800440e:	e006      	b.n	800441e <RCC_AHB3PeriphResetCmd+0x2e>
  }
  else
  {
    RCC->AHB3RSTR &= ~RCC_AHB3Periph;
 8004410:	4b05      	ldr	r3, [pc, #20]	; (8004428 <RCC_AHB3PeriphResetCmd+0x38>)
 8004412:	4a05      	ldr	r2, [pc, #20]	; (8004428 <RCC_AHB3PeriphResetCmd+0x38>)
 8004414:	6991      	ldr	r1, [r2, #24]
 8004416:	687a      	ldr	r2, [r7, #4]
 8004418:	43d2      	mvns	r2, r2
 800441a:	400a      	ands	r2, r1
 800441c:	619a      	str	r2, [r3, #24]
  }
}
 800441e:	370c      	adds	r7, #12
 8004420:	46bd      	mov	sp, r7
 8004422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004426:	4770      	bx	lr
 8004428:	40023800 	.word	0x40023800

0800442c <RCC_APB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 800442c:	b480      	push	{r7}
 800442e:	b083      	sub	sp, #12
 8004430:	af00      	add	r7, sp, #0
 8004432:	6078      	str	r0, [r7, #4]
 8004434:	460b      	mov	r3, r1
 8004436:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8004438:	78fb      	ldrb	r3, [r7, #3]
 800443a:	2b00      	cmp	r3, #0
 800443c:	d006      	beq.n	800444c <RCC_APB1PeriphResetCmd+0x20>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 800443e:	4b09      	ldr	r3, [pc, #36]	; (8004464 <RCC_APB1PeriphResetCmd+0x38>)
 8004440:	4a08      	ldr	r2, [pc, #32]	; (8004464 <RCC_APB1PeriphResetCmd+0x38>)
 8004442:	6a11      	ldr	r1, [r2, #32]
 8004444:	687a      	ldr	r2, [r7, #4]
 8004446:	430a      	orrs	r2, r1
 8004448:	621a      	str	r2, [r3, #32]
 800444a:	e006      	b.n	800445a <RCC_APB1PeriphResetCmd+0x2e>
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 800444c:	4b05      	ldr	r3, [pc, #20]	; (8004464 <RCC_APB1PeriphResetCmd+0x38>)
 800444e:	4a05      	ldr	r2, [pc, #20]	; (8004464 <RCC_APB1PeriphResetCmd+0x38>)
 8004450:	6a11      	ldr	r1, [r2, #32]
 8004452:	687a      	ldr	r2, [r7, #4]
 8004454:	43d2      	mvns	r2, r2
 8004456:	400a      	ands	r2, r1
 8004458:	621a      	str	r2, [r3, #32]
  }
}
 800445a:	370c      	adds	r7, #12
 800445c:	46bd      	mov	sp, r7
 800445e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004462:	4770      	bx	lr
 8004464:	40023800 	.word	0x40023800

08004468 <RCC_APB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8004468:	b480      	push	{r7}
 800446a:	b083      	sub	sp, #12
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]
 8004470:	460b      	mov	r3, r1
 8004472:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8004474:	78fb      	ldrb	r3, [r7, #3]
 8004476:	2b00      	cmp	r3, #0
 8004478:	d006      	beq.n	8004488 <RCC_APB2PeriphResetCmd+0x20>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 800447a:	4b09      	ldr	r3, [pc, #36]	; (80044a0 <RCC_APB2PeriphResetCmd+0x38>)
 800447c:	4a08      	ldr	r2, [pc, #32]	; (80044a0 <RCC_APB2PeriphResetCmd+0x38>)
 800447e:	6a51      	ldr	r1, [r2, #36]	; 0x24
 8004480:	687a      	ldr	r2, [r7, #4]
 8004482:	430a      	orrs	r2, r1
 8004484:	625a      	str	r2, [r3, #36]	; 0x24
 8004486:	e006      	b.n	8004496 <RCC_APB2PeriphResetCmd+0x2e>
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8004488:	4b05      	ldr	r3, [pc, #20]	; (80044a0 <RCC_APB2PeriphResetCmd+0x38>)
 800448a:	4a05      	ldr	r2, [pc, #20]	; (80044a0 <RCC_APB2PeriphResetCmd+0x38>)
 800448c:	6a51      	ldr	r1, [r2, #36]	; 0x24
 800448e:	687a      	ldr	r2, [r7, #4]
 8004490:	43d2      	mvns	r2, r2
 8004492:	400a      	ands	r2, r1
 8004494:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 8004496:	370c      	adds	r7, #12
 8004498:	46bd      	mov	sp, r7
 800449a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449e:	4770      	bx	lr
 80044a0:	40023800 	.word	0x40023800

080044a4 <RCC_AHB1PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockLPModeCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 80044a4:	b480      	push	{r7}
 80044a6:	b083      	sub	sp, #12
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	6078      	str	r0, [r7, #4]
 80044ac:	460b      	mov	r3, r1
 80044ae:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_LPMODE_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80044b0:	78fb      	ldrb	r3, [r7, #3]
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d006      	beq.n	80044c4 <RCC_AHB1PeriphClockLPModeCmd+0x20>
  {
    RCC->AHB1LPENR |= RCC_AHB1Periph;
 80044b6:	4b09      	ldr	r3, [pc, #36]	; (80044dc <RCC_AHB1PeriphClockLPModeCmd+0x38>)
 80044b8:	4a08      	ldr	r2, [pc, #32]	; (80044dc <RCC_AHB1PeriphClockLPModeCmd+0x38>)
 80044ba:	6d11      	ldr	r1, [r2, #80]	; 0x50
 80044bc:	687a      	ldr	r2, [r7, #4]
 80044be:	430a      	orrs	r2, r1
 80044c0:	651a      	str	r2, [r3, #80]	; 0x50
 80044c2:	e006      	b.n	80044d2 <RCC_AHB1PeriphClockLPModeCmd+0x2e>
  }
  else
  {
    RCC->AHB1LPENR &= ~RCC_AHB1Periph;
 80044c4:	4b05      	ldr	r3, [pc, #20]	; (80044dc <RCC_AHB1PeriphClockLPModeCmd+0x38>)
 80044c6:	4a05      	ldr	r2, [pc, #20]	; (80044dc <RCC_AHB1PeriphClockLPModeCmd+0x38>)
 80044c8:	6d11      	ldr	r1, [r2, #80]	; 0x50
 80044ca:	687a      	ldr	r2, [r7, #4]
 80044cc:	43d2      	mvns	r2, r2
 80044ce:	400a      	ands	r2, r1
 80044d0:	651a      	str	r2, [r3, #80]	; 0x50
  }
}
 80044d2:	370c      	adds	r7, #12
 80044d4:	46bd      	mov	sp, r7
 80044d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044da:	4770      	bx	lr
 80044dc:	40023800 	.word	0x40023800

080044e0 <RCC_AHB2PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB2PeriphClockLPModeCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
 80044e0:	b480      	push	{r7}
 80044e2:	b083      	sub	sp, #12
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
 80044e8:	460b      	mov	r3, r1
 80044ea:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80044ec:	78fb      	ldrb	r3, [r7, #3]
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d006      	beq.n	8004500 <RCC_AHB2PeriphClockLPModeCmd+0x20>
  {
    RCC->AHB2LPENR |= RCC_AHB2Periph;
 80044f2:	4b09      	ldr	r3, [pc, #36]	; (8004518 <RCC_AHB2PeriphClockLPModeCmd+0x38>)
 80044f4:	4a08      	ldr	r2, [pc, #32]	; (8004518 <RCC_AHB2PeriphClockLPModeCmd+0x38>)
 80044f6:	6d51      	ldr	r1, [r2, #84]	; 0x54
 80044f8:	687a      	ldr	r2, [r7, #4]
 80044fa:	430a      	orrs	r2, r1
 80044fc:	655a      	str	r2, [r3, #84]	; 0x54
 80044fe:	e006      	b.n	800450e <RCC_AHB2PeriphClockLPModeCmd+0x2e>
  }
  else
  {
    RCC->AHB2LPENR &= ~RCC_AHB2Periph;
 8004500:	4b05      	ldr	r3, [pc, #20]	; (8004518 <RCC_AHB2PeriphClockLPModeCmd+0x38>)
 8004502:	4a05      	ldr	r2, [pc, #20]	; (8004518 <RCC_AHB2PeriphClockLPModeCmd+0x38>)
 8004504:	6d51      	ldr	r1, [r2, #84]	; 0x54
 8004506:	687a      	ldr	r2, [r7, #4]
 8004508:	43d2      	mvns	r2, r2
 800450a:	400a      	ands	r2, r1
 800450c:	655a      	str	r2, [r3, #84]	; 0x54
  }
}
 800450e:	370c      	adds	r7, #12
 8004510:	46bd      	mov	sp, r7
 8004512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004516:	4770      	bx	lr
 8004518:	40023800 	.word	0x40023800

0800451c <RCC_AHB3PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB3PeriphClockLPModeCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
 800451c:	b480      	push	{r7}
 800451e:	b083      	sub	sp, #12
 8004520:	af00      	add	r7, sp, #0
 8004522:	6078      	str	r0, [r7, #4]
 8004524:	460b      	mov	r3, r1
 8004526:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8004528:	78fb      	ldrb	r3, [r7, #3]
 800452a:	2b00      	cmp	r3, #0
 800452c:	d006      	beq.n	800453c <RCC_AHB3PeriphClockLPModeCmd+0x20>
  {
    RCC->AHB3LPENR |= RCC_AHB3Periph;
 800452e:	4b09      	ldr	r3, [pc, #36]	; (8004554 <RCC_AHB3PeriphClockLPModeCmd+0x38>)
 8004530:	4a08      	ldr	r2, [pc, #32]	; (8004554 <RCC_AHB3PeriphClockLPModeCmd+0x38>)
 8004532:	6d91      	ldr	r1, [r2, #88]	; 0x58
 8004534:	687a      	ldr	r2, [r7, #4]
 8004536:	430a      	orrs	r2, r1
 8004538:	659a      	str	r2, [r3, #88]	; 0x58
 800453a:	e006      	b.n	800454a <RCC_AHB3PeriphClockLPModeCmd+0x2e>
  }
  else
  {
    RCC->AHB3LPENR &= ~RCC_AHB3Periph;
 800453c:	4b05      	ldr	r3, [pc, #20]	; (8004554 <RCC_AHB3PeriphClockLPModeCmd+0x38>)
 800453e:	4a05      	ldr	r2, [pc, #20]	; (8004554 <RCC_AHB3PeriphClockLPModeCmd+0x38>)
 8004540:	6d91      	ldr	r1, [r2, #88]	; 0x58
 8004542:	687a      	ldr	r2, [r7, #4]
 8004544:	43d2      	mvns	r2, r2
 8004546:	400a      	ands	r2, r1
 8004548:	659a      	str	r2, [r3, #88]	; 0x58
  }
}
 800454a:	370c      	adds	r7, #12
 800454c:	46bd      	mov	sp, r7
 800454e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004552:	4770      	bx	lr
 8004554:	40023800 	.word	0x40023800

08004558 <RCC_APB1PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockLPModeCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8004558:	b480      	push	{r7}
 800455a:	b083      	sub	sp, #12
 800455c:	af00      	add	r7, sp, #0
 800455e:	6078      	str	r0, [r7, #4]
 8004560:	460b      	mov	r3, r1
 8004562:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8004564:	78fb      	ldrb	r3, [r7, #3]
 8004566:	2b00      	cmp	r3, #0
 8004568:	d006      	beq.n	8004578 <RCC_APB1PeriphClockLPModeCmd+0x20>
  {
    RCC->APB1LPENR |= RCC_APB1Periph;
 800456a:	4b09      	ldr	r3, [pc, #36]	; (8004590 <RCC_APB1PeriphClockLPModeCmd+0x38>)
 800456c:	4a08      	ldr	r2, [pc, #32]	; (8004590 <RCC_APB1PeriphClockLPModeCmd+0x38>)
 800456e:	6e11      	ldr	r1, [r2, #96]	; 0x60
 8004570:	687a      	ldr	r2, [r7, #4]
 8004572:	430a      	orrs	r2, r1
 8004574:	661a      	str	r2, [r3, #96]	; 0x60
 8004576:	e006      	b.n	8004586 <RCC_APB1PeriphClockLPModeCmd+0x2e>
  }
  else
  {
    RCC->APB1LPENR &= ~RCC_APB1Periph;
 8004578:	4b05      	ldr	r3, [pc, #20]	; (8004590 <RCC_APB1PeriphClockLPModeCmd+0x38>)
 800457a:	4a05      	ldr	r2, [pc, #20]	; (8004590 <RCC_APB1PeriphClockLPModeCmd+0x38>)
 800457c:	6e11      	ldr	r1, [r2, #96]	; 0x60
 800457e:	687a      	ldr	r2, [r7, #4]
 8004580:	43d2      	mvns	r2, r2
 8004582:	400a      	ands	r2, r1
 8004584:	661a      	str	r2, [r3, #96]	; 0x60
  }
}
 8004586:	370c      	adds	r7, #12
 8004588:	46bd      	mov	sp, r7
 800458a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800458e:	4770      	bx	lr
 8004590:	40023800 	.word	0x40023800

08004594 <RCC_APB2PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockLPModeCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8004594:	b480      	push	{r7}
 8004596:	b083      	sub	sp, #12
 8004598:	af00      	add	r7, sp, #0
 800459a:	6078      	str	r0, [r7, #4]
 800459c:	460b      	mov	r3, r1
 800459e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80045a0:	78fb      	ldrb	r3, [r7, #3]
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d006      	beq.n	80045b4 <RCC_APB2PeriphClockLPModeCmd+0x20>
  {
    RCC->APB2LPENR |= RCC_APB2Periph;
 80045a6:	4b09      	ldr	r3, [pc, #36]	; (80045cc <RCC_APB2PeriphClockLPModeCmd+0x38>)
 80045a8:	4a08      	ldr	r2, [pc, #32]	; (80045cc <RCC_APB2PeriphClockLPModeCmd+0x38>)
 80045aa:	6e51      	ldr	r1, [r2, #100]	; 0x64
 80045ac:	687a      	ldr	r2, [r7, #4]
 80045ae:	430a      	orrs	r2, r1
 80045b0:	665a      	str	r2, [r3, #100]	; 0x64
 80045b2:	e006      	b.n	80045c2 <RCC_APB2PeriphClockLPModeCmd+0x2e>
  }
  else
  {
    RCC->APB2LPENR &= ~RCC_APB2Periph;
 80045b4:	4b05      	ldr	r3, [pc, #20]	; (80045cc <RCC_APB2PeriphClockLPModeCmd+0x38>)
 80045b6:	4a05      	ldr	r2, [pc, #20]	; (80045cc <RCC_APB2PeriphClockLPModeCmd+0x38>)
 80045b8:	6e51      	ldr	r1, [r2, #100]	; 0x64
 80045ba:	687a      	ldr	r2, [r7, #4]
 80045bc:	43d2      	mvns	r2, r2
 80045be:	400a      	ands	r2, r1
 80045c0:	665a      	str	r2, [r3, #100]	; 0x64
  }
}
 80045c2:	370c      	adds	r7, #12
 80045c4:	46bd      	mov	sp, r7
 80045c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ca:	4770      	bx	lr
 80045cc:	40023800 	.word	0x40023800

080045d0 <RCC_ITConfig>:
  * @param  NewState: new state of the specified RCC interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
{
 80045d0:	b480      	push	{r7}
 80045d2:	b083      	sub	sp, #12
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	4602      	mov	r2, r0
 80045d8:	460b      	mov	r3, r1
 80045da:	71fa      	strb	r2, [r7, #7]
 80045dc:	71bb      	strb	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80045de:	79bb      	ldrb	r3, [r7, #6]
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d008      	beq.n	80045f6 <RCC_ITConfig+0x26>
  {
    /* Perform Byte access to RCC_CIR[14:8] bits to enable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 80045e4:	4b0b      	ldr	r3, [pc, #44]	; (8004614 <RCC_ITConfig+0x44>)
 80045e6:	4a0b      	ldr	r2, [pc, #44]	; (8004614 <RCC_ITConfig+0x44>)
 80045e8:	7812      	ldrb	r2, [r2, #0]
 80045ea:	b2d1      	uxtb	r1, r2
 80045ec:	79fa      	ldrb	r2, [r7, #7]
 80045ee:	430a      	orrs	r2, r1
 80045f0:	b2d2      	uxtb	r2, r2
 80045f2:	701a      	strb	r2, [r3, #0]
 80045f4:	e009      	b.n	800460a <RCC_ITConfig+0x3a>
  }
  else
  {
    /* Perform Byte access to RCC_CIR[14:8] bits to disable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
 80045f6:	4b07      	ldr	r3, [pc, #28]	; (8004614 <RCC_ITConfig+0x44>)
 80045f8:	4a06      	ldr	r2, [pc, #24]	; (8004614 <RCC_ITConfig+0x44>)
 80045fa:	7812      	ldrb	r2, [r2, #0]
 80045fc:	b2d1      	uxtb	r1, r2
 80045fe:	79fa      	ldrb	r2, [r7, #7]
 8004600:	43d2      	mvns	r2, r2
 8004602:	b2d2      	uxtb	r2, r2
 8004604:	400a      	ands	r2, r1
 8004606:	b2d2      	uxtb	r2, r2
 8004608:	701a      	strb	r2, [r3, #0]
  }
}
 800460a:	370c      	adds	r7, #12
 800460c:	46bd      	mov	sp, r7
 800460e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004612:	4770      	bx	lr
 8004614:	4002380d 	.word	0x4002380d

08004618 <RCC_GetFlagStatus>:
  *            @arg RCC_FLAG_WWDGRST: Window Watchdog reset
  *            @arg RCC_FLAG_LPWRRST: Low Power reset
  * @retval The new state of RCC_FLAG (SET or RESET).
  */
FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
{
 8004618:	b480      	push	{r7}
 800461a:	b087      	sub	sp, #28
 800461c:	af00      	add	r7, sp, #0
 800461e:	4603      	mov	r3, r0
 8004620:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0;
 8004622:	2300      	movs	r3, #0
 8004624:	60fb      	str	r3, [r7, #12]
  uint32_t statusreg = 0;
 8004626:	2300      	movs	r3, #0
 8004628:	617b      	str	r3, [r7, #20]
  FlagStatus bitstatus = RESET;
 800462a:	2300      	movs	r3, #0
 800462c:	74fb      	strb	r3, [r7, #19]

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 800462e:	79fb      	ldrb	r3, [r7, #7]
 8004630:	095b      	lsrs	r3, r3, #5
 8004632:	b2db      	uxtb	r3, r3
 8004634:	60fb      	str	r3, [r7, #12]
  if (tmp == 1)               /* The flag to check is in CR register */
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	2b01      	cmp	r3, #1
 800463a:	d103      	bne.n	8004644 <RCC_GetFlagStatus+0x2c>
  {
    statusreg = RCC->CR;
 800463c:	4b12      	ldr	r3, [pc, #72]	; (8004688 <RCC_GetFlagStatus+0x70>)
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	617b      	str	r3, [r7, #20]
 8004642:	e009      	b.n	8004658 <RCC_GetFlagStatus+0x40>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	2b02      	cmp	r3, #2
 8004648:	d103      	bne.n	8004652 <RCC_GetFlagStatus+0x3a>
  {
    statusreg = RCC->BDCR;
 800464a:	4b0f      	ldr	r3, [pc, #60]	; (8004688 <RCC_GetFlagStatus+0x70>)
 800464c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800464e:	617b      	str	r3, [r7, #20]
 8004650:	e002      	b.n	8004658 <RCC_GetFlagStatus+0x40>
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 8004652:	4b0d      	ldr	r3, [pc, #52]	; (8004688 <RCC_GetFlagStatus+0x70>)
 8004654:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004656:	617b      	str	r3, [r7, #20]
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_MASK;
 8004658:	79fb      	ldrb	r3, [r7, #7]
 800465a:	f003 031f 	and.w	r3, r3, #31
 800465e:	60fb      	str	r3, [r7, #12]
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	697a      	ldr	r2, [r7, #20]
 8004664:	fa22 f303 	lsr.w	r3, r2, r3
 8004668:	f003 0301 	and.w	r3, r3, #1
 800466c:	2b00      	cmp	r3, #0
 800466e:	d002      	beq.n	8004676 <RCC_GetFlagStatus+0x5e>
  {
    bitstatus = SET;
 8004670:	2301      	movs	r3, #1
 8004672:	74fb      	strb	r3, [r7, #19]
 8004674:	e001      	b.n	800467a <RCC_GetFlagStatus+0x62>
  }
  else
  {
    bitstatus = RESET;
 8004676:	2300      	movs	r3, #0
 8004678:	74fb      	strb	r3, [r7, #19]
  }
  /* Return the flag status */
  return bitstatus;
 800467a:	7cfb      	ldrb	r3, [r7, #19]
}
 800467c:	4618      	mov	r0, r3
 800467e:	371c      	adds	r7, #28
 8004680:	46bd      	mov	sp, r7
 8004682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004686:	4770      	bx	lr
 8004688:	40023800 	.word	0x40023800

0800468c <RCC_ClearFlag>:
  *         RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST
  * @param  None
  * @retval None
  */
void RCC_ClearFlag(void)
{
 800468c:	b480      	push	{r7}
 800468e:	af00      	add	r7, sp, #0
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= RCC_CSR_RMVF;
 8004690:	4b04      	ldr	r3, [pc, #16]	; (80046a4 <RCC_ClearFlag+0x18>)
 8004692:	4a04      	ldr	r2, [pc, #16]	; (80046a4 <RCC_ClearFlag+0x18>)
 8004694:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8004696:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 800469a:	675a      	str	r2, [r3, #116]	; 0x74
}
 800469c:	46bd      	mov	sp, r7
 800469e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a2:	4770      	bx	lr
 80046a4:	40023800 	.word	0x40023800

080046a8 <RCC_GetITStatus>:
  *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt             
  *            @arg RCC_IT_CSS: Clock Security System interrupt
  * @retval The new state of RCC_IT (SET or RESET).
  */
ITStatus RCC_GetITStatus(uint8_t RCC_IT)
{
 80046a8:	b480      	push	{r7}
 80046aa:	b085      	sub	sp, #20
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	4603      	mov	r3, r0
 80046b0:	71fb      	strb	r3, [r7, #7]
  ITStatus bitstatus = RESET;
 80046b2:	2300      	movs	r3, #0
 80046b4:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_RCC_GET_IT(RCC_IT));

  /* Check the status of the specified RCC interrupt */
  if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
 80046b6:	4b09      	ldr	r3, [pc, #36]	; (80046dc <RCC_GetITStatus+0x34>)
 80046b8:	68da      	ldr	r2, [r3, #12]
 80046ba:	79fb      	ldrb	r3, [r7, #7]
 80046bc:	4013      	ands	r3, r2
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d002      	beq.n	80046c8 <RCC_GetITStatus+0x20>
  {
    bitstatus = SET;
 80046c2:	2301      	movs	r3, #1
 80046c4:	73fb      	strb	r3, [r7, #15]
 80046c6:	e001      	b.n	80046cc <RCC_GetITStatus+0x24>
  }
  else
  {
    bitstatus = RESET;
 80046c8:	2300      	movs	r3, #0
 80046ca:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the RCC_IT status */
  return  bitstatus;
 80046cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80046ce:	4618      	mov	r0, r3
 80046d0:	3714      	adds	r7, #20
 80046d2:	46bd      	mov	sp, r7
 80046d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d8:	4770      	bx	lr
 80046da:	bf00      	nop
 80046dc:	40023800 	.word	0x40023800

080046e0 <RCC_ClearITPendingBit>:
  *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt  
  *            @arg RCC_IT_CSS: Clock Security System interrupt
  * @retval None
  */
void RCC_ClearITPendingBit(uint8_t RCC_IT)
{
 80046e0:	b480      	push	{r7}
 80046e2:	b083      	sub	sp, #12
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	4603      	mov	r3, r0
 80046e8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_RCC_CLEAR_IT(RCC_IT));

  /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
     pending bits */
  *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
 80046ea:	4b04      	ldr	r3, [pc, #16]	; (80046fc <RCC_ClearITPendingBit+0x1c>)
 80046ec:	79fa      	ldrb	r2, [r7, #7]
 80046ee:	701a      	strb	r2, [r3, #0]
}
 80046f0:	370c      	adds	r7, #12
 80046f2:	46bd      	mov	sp, r7
 80046f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f8:	4770      	bx	lr
 80046fa:	bf00      	nop
 80046fc:	4002380e 	.word	0x4002380e

08004700 <GPIO_DeInit>:
  * @param  GPIOx: where x can be (A..I) to select the GPIO peripheral for 
  *                STM32F40xx/41xx and STM32F427x/437x devices. 
  * @retval None
  */
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 8004700:	b580      	push	{r7, lr}
 8004702:	b082      	sub	sp, #8
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  if (GPIOx == GPIOA)
 8004708:	687a      	ldr	r2, [r7, #4]
 800470a:	4b3c      	ldr	r3, [pc, #240]	; (80047fc <GPIO_DeInit+0xfc>)
 800470c:	429a      	cmp	r2, r3
 800470e:	d108      	bne.n	8004722 <GPIO_DeInit+0x22>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8004710:	2001      	movs	r0, #1
 8004712:	2101      	movs	r1, #1
 8004714:	f7ff fe30 	bl	8004378 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, DISABLE);
 8004718:	2001      	movs	r0, #1
 800471a:	2100      	movs	r1, #0
 800471c:	f7ff fe2c 	bl	8004378 <RCC_AHB1PeriphResetCmd>
 8004720:	e068      	b.n	80047f4 <GPIO_DeInit+0xf4>
  }
  else if (GPIOx == GPIOB)
 8004722:	687a      	ldr	r2, [r7, #4]
 8004724:	4b36      	ldr	r3, [pc, #216]	; (8004800 <GPIO_DeInit+0x100>)
 8004726:	429a      	cmp	r2, r3
 8004728:	d108      	bne.n	800473c <GPIO_DeInit+0x3c>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 800472a:	2002      	movs	r0, #2
 800472c:	2101      	movs	r1, #1
 800472e:	f7ff fe23 	bl	8004378 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, DISABLE);
 8004732:	2002      	movs	r0, #2
 8004734:	2100      	movs	r1, #0
 8004736:	f7ff fe1f 	bl	8004378 <RCC_AHB1PeriphResetCmd>
 800473a:	e05b      	b.n	80047f4 <GPIO_DeInit+0xf4>
  }
  else if (GPIOx == GPIOC)
 800473c:	687a      	ldr	r2, [r7, #4]
 800473e:	4b31      	ldr	r3, [pc, #196]	; (8004804 <GPIO_DeInit+0x104>)
 8004740:	429a      	cmp	r2, r3
 8004742:	d108      	bne.n	8004756 <GPIO_DeInit+0x56>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 8004744:	2004      	movs	r0, #4
 8004746:	2101      	movs	r1, #1
 8004748:	f7ff fe16 	bl	8004378 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, DISABLE);
 800474c:	2004      	movs	r0, #4
 800474e:	2100      	movs	r1, #0
 8004750:	f7ff fe12 	bl	8004378 <RCC_AHB1PeriphResetCmd>
 8004754:	e04e      	b.n	80047f4 <GPIO_DeInit+0xf4>
  }
  else if (GPIOx == GPIOD)
 8004756:	687a      	ldr	r2, [r7, #4]
 8004758:	4b2b      	ldr	r3, [pc, #172]	; (8004808 <GPIO_DeInit+0x108>)
 800475a:	429a      	cmp	r2, r3
 800475c:	d108      	bne.n	8004770 <GPIO_DeInit+0x70>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 800475e:	2008      	movs	r0, #8
 8004760:	2101      	movs	r1, #1
 8004762:	f7ff fe09 	bl	8004378 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, DISABLE);
 8004766:	2008      	movs	r0, #8
 8004768:	2100      	movs	r1, #0
 800476a:	f7ff fe05 	bl	8004378 <RCC_AHB1PeriphResetCmd>
 800476e:	e041      	b.n	80047f4 <GPIO_DeInit+0xf4>
  }
  else if (GPIOx == GPIOE)
 8004770:	687a      	ldr	r2, [r7, #4]
 8004772:	4b26      	ldr	r3, [pc, #152]	; (800480c <GPIO_DeInit+0x10c>)
 8004774:	429a      	cmp	r2, r3
 8004776:	d108      	bne.n	800478a <GPIO_DeInit+0x8a>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 8004778:	2010      	movs	r0, #16
 800477a:	2101      	movs	r1, #1
 800477c:	f7ff fdfc 	bl	8004378 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, DISABLE);
 8004780:	2010      	movs	r0, #16
 8004782:	2100      	movs	r1, #0
 8004784:	f7ff fdf8 	bl	8004378 <RCC_AHB1PeriphResetCmd>
 8004788:	e034      	b.n	80047f4 <GPIO_DeInit+0xf4>
  }
  else if (GPIOx == GPIOF)
 800478a:	687a      	ldr	r2, [r7, #4]
 800478c:	4b20      	ldr	r3, [pc, #128]	; (8004810 <GPIO_DeInit+0x110>)
 800478e:	429a      	cmp	r2, r3
 8004790:	d108      	bne.n	80047a4 <GPIO_DeInit+0xa4>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, ENABLE);
 8004792:	2020      	movs	r0, #32
 8004794:	2101      	movs	r1, #1
 8004796:	f7ff fdef 	bl	8004378 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, DISABLE);
 800479a:	2020      	movs	r0, #32
 800479c:	2100      	movs	r1, #0
 800479e:	f7ff fdeb 	bl	8004378 <RCC_AHB1PeriphResetCmd>
 80047a2:	e027      	b.n	80047f4 <GPIO_DeInit+0xf4>
  }
  else if (GPIOx == GPIOG)
 80047a4:	687a      	ldr	r2, [r7, #4]
 80047a6:	4b1b      	ldr	r3, [pc, #108]	; (8004814 <GPIO_DeInit+0x114>)
 80047a8:	429a      	cmp	r2, r3
 80047aa:	d108      	bne.n	80047be <GPIO_DeInit+0xbe>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, ENABLE);
 80047ac:	2040      	movs	r0, #64	; 0x40
 80047ae:	2101      	movs	r1, #1
 80047b0:	f7ff fde2 	bl	8004378 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, DISABLE);
 80047b4:	2040      	movs	r0, #64	; 0x40
 80047b6:	2100      	movs	r1, #0
 80047b8:	f7ff fdde 	bl	8004378 <RCC_AHB1PeriphResetCmd>
 80047bc:	e01a      	b.n	80047f4 <GPIO_DeInit+0xf4>
  }
  else if (GPIOx == GPIOH)
 80047be:	687a      	ldr	r2, [r7, #4]
 80047c0:	4b15      	ldr	r3, [pc, #84]	; (8004818 <GPIO_DeInit+0x118>)
 80047c2:	429a      	cmp	r2, r3
 80047c4:	d108      	bne.n	80047d8 <GPIO_DeInit+0xd8>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, ENABLE);
 80047c6:	2080      	movs	r0, #128	; 0x80
 80047c8:	2101      	movs	r1, #1
 80047ca:	f7ff fdd5 	bl	8004378 <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, DISABLE);
 80047ce:	2080      	movs	r0, #128	; 0x80
 80047d0:	2100      	movs	r1, #0
 80047d2:	f7ff fdd1 	bl	8004378 <RCC_AHB1PeriphResetCmd>
 80047d6:	e00d      	b.n	80047f4 <GPIO_DeInit+0xf4>
  }
  else
  {
    if (GPIOx == GPIOI)
 80047d8:	687a      	ldr	r2, [r7, #4]
 80047da:	4b10      	ldr	r3, [pc, #64]	; (800481c <GPIO_DeInit+0x11c>)
 80047dc:	429a      	cmp	r2, r3
 80047de:	d109      	bne.n	80047f4 <GPIO_DeInit+0xf4>
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
 80047e0:	f44f 7080 	mov.w	r0, #256	; 0x100
 80047e4:	2101      	movs	r1, #1
 80047e6:	f7ff fdc7 	bl	8004378 <RCC_AHB1PeriphResetCmd>
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
 80047ea:	f44f 7080 	mov.w	r0, #256	; 0x100
 80047ee:	2100      	movs	r1, #0
 80047f0:	f7ff fdc2 	bl	8004378 <RCC_AHB1PeriphResetCmd>
    }
  }
}
 80047f4:	3708      	adds	r7, #8
 80047f6:	46bd      	mov	sp, r7
 80047f8:	bd80      	pop	{r7, pc}
 80047fa:	bf00      	nop
 80047fc:	40020000 	.word	0x40020000
 8004800:	40020400 	.word	0x40020400
 8004804:	40020800 	.word	0x40020800
 8004808:	40020c00 	.word	0x40020c00
 800480c:	40021000 	.word	0x40021000
 8004810:	40021400 	.word	0x40021400
 8004814:	40021800 	.word	0x40021800
 8004818:	40021c00 	.word	0x40021c00
 800481c:	40022000 	.word	0x40022000

08004820 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8004820:	b480      	push	{r7}
 8004822:	b087      	sub	sp, #28
 8004824:	af00      	add	r7, sp, #0
 8004826:	6078      	str	r0, [r7, #4]
 8004828:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 800482a:	2300      	movs	r3, #0
 800482c:	617b      	str	r3, [r7, #20]
 800482e:	2300      	movs	r3, #0
 8004830:	613b      	str	r3, [r7, #16]
 8004832:	2300      	movs	r3, #0
 8004834:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8004836:	2300      	movs	r3, #0
 8004838:	617b      	str	r3, [r7, #20]
 800483a:	e076      	b.n	800492a <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 800483c:	697b      	ldr	r3, [r7, #20]
 800483e:	2201      	movs	r2, #1
 8004840:	fa02 f303 	lsl.w	r3, r2, r3
 8004844:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8004846:	683b      	ldr	r3, [r7, #0]
 8004848:	681a      	ldr	r2, [r3, #0]
 800484a:	693b      	ldr	r3, [r7, #16]
 800484c:	4013      	ands	r3, r2
 800484e:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8004850:	68fa      	ldr	r2, [r7, #12]
 8004852:	693b      	ldr	r3, [r7, #16]
 8004854:	429a      	cmp	r2, r3
 8004856:	d165      	bne.n	8004924 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681a      	ldr	r2, [r3, #0]
 800485c:	697b      	ldr	r3, [r7, #20]
 800485e:	005b      	lsls	r3, r3, #1
 8004860:	2103      	movs	r1, #3
 8004862:	fa01 f303 	lsl.w	r3, r1, r3
 8004866:	43db      	mvns	r3, r3
 8004868:	401a      	ands	r2, r3
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681a      	ldr	r2, [r3, #0]
 8004872:	683b      	ldr	r3, [r7, #0]
 8004874:	791b      	ldrb	r3, [r3, #4]
 8004876:	4619      	mov	r1, r3
 8004878:	697b      	ldr	r3, [r7, #20]
 800487a:	005b      	lsls	r3, r3, #1
 800487c:	fa01 f303 	lsl.w	r3, r1, r3
 8004880:	431a      	orrs	r2, r3
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	791b      	ldrb	r3, [r3, #4]
 800488a:	2b01      	cmp	r3, #1
 800488c:	d003      	beq.n	8004896 <GPIO_Init+0x76>
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	791b      	ldrb	r3, [r3, #4]
 8004892:	2b02      	cmp	r3, #2
 8004894:	d12e      	bne.n	80048f4 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	689a      	ldr	r2, [r3, #8]
 800489a:	697b      	ldr	r3, [r7, #20]
 800489c:	005b      	lsls	r3, r3, #1
 800489e:	2103      	movs	r1, #3
 80048a0:	fa01 f303 	lsl.w	r3, r1, r3
 80048a4:	43db      	mvns	r3, r3
 80048a6:	401a      	ands	r2, r3
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	689a      	ldr	r2, [r3, #8]
 80048b0:	683b      	ldr	r3, [r7, #0]
 80048b2:	795b      	ldrb	r3, [r3, #5]
 80048b4:	4619      	mov	r1, r3
 80048b6:	697b      	ldr	r3, [r7, #20]
 80048b8:	005b      	lsls	r3, r3, #1
 80048ba:	fa01 f303 	lsl.w	r3, r1, r3
 80048be:	431a      	orrs	r2, r3
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	685a      	ldr	r2, [r3, #4]
 80048c8:	697b      	ldr	r3, [r7, #20]
 80048ca:	b29b      	uxth	r3, r3
 80048cc:	2101      	movs	r1, #1
 80048ce:	fa01 f303 	lsl.w	r3, r1, r3
 80048d2:	43db      	mvns	r3, r3
 80048d4:	401a      	ands	r2, r3
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	685a      	ldr	r2, [r3, #4]
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	799b      	ldrb	r3, [r3, #6]
 80048e2:	4619      	mov	r1, r3
 80048e4:	697b      	ldr	r3, [r7, #20]
 80048e6:	b29b      	uxth	r3, r3
 80048e8:	fa01 f303 	lsl.w	r3, r1, r3
 80048ec:	b29b      	uxth	r3, r3
 80048ee:	431a      	orrs	r2, r3
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	68da      	ldr	r2, [r3, #12]
 80048f8:	697b      	ldr	r3, [r7, #20]
 80048fa:	b29b      	uxth	r3, r3
 80048fc:	005b      	lsls	r3, r3, #1
 80048fe:	2103      	movs	r1, #3
 8004900:	fa01 f303 	lsl.w	r3, r1, r3
 8004904:	43db      	mvns	r3, r3
 8004906:	401a      	ands	r2, r3
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	68da      	ldr	r2, [r3, #12]
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	79db      	ldrb	r3, [r3, #7]
 8004914:	4619      	mov	r1, r3
 8004916:	697b      	ldr	r3, [r7, #20]
 8004918:	005b      	lsls	r3, r3, #1
 800491a:	fa01 f303 	lsl.w	r3, r1, r3
 800491e:	431a      	orrs	r2, r3
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8004924:	697b      	ldr	r3, [r7, #20]
 8004926:	3301      	adds	r3, #1
 8004928:	617b      	str	r3, [r7, #20]
 800492a:	697b      	ldr	r3, [r7, #20]
 800492c:	2b0f      	cmp	r3, #15
 800492e:	d985      	bls.n	800483c <GPIO_Init+0x1c>
      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 8004930:	371c      	adds	r7, #28
 8004932:	46bd      	mov	sp, r7
 8004934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004938:	4770      	bx	lr
 800493a:	bf00      	nop

0800493c <GPIO_StructInit>:
  * @brief  Fills each GPIO_InitStruct member with its default value.
  * @param  GPIO_InitStruct : pointer to a GPIO_InitTypeDef structure which will be initialized.
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
 800493c:	b480      	push	{r7}
 800493e:	b083      	sub	sp, #12
 8004940:	af00      	add	r7, sp, #0
 8004942:	6078      	str	r0, [r7, #4]
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800494a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2200      	movs	r2, #0
 8004950:	711a      	strb	r2, [r3, #4]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	2200      	movs	r2, #0
 8004956:	715a      	strb	r2, [r3, #5]
  GPIO_InitStruct->GPIO_OType = GPIO_OType_PP;
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2200      	movs	r2, #0
 800495c:	719a      	strb	r2, [r3, #6]
  GPIO_InitStruct->GPIO_PuPd = GPIO_PuPd_NOPULL;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	2200      	movs	r2, #0
 8004962:	71da      	strb	r2, [r3, #7]
}
 8004964:	370c      	adds	r7, #12
 8004966:	46bd      	mov	sp, r7
 8004968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800496c:	4770      	bx	lr
 800496e:	bf00      	nop

08004970 <GPIO_PinLockConfig>:
  * @param  GPIO_Pin: specifies the port bit to be locked.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_PinLockConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004970:	b480      	push	{r7}
 8004972:	b085      	sub	sp, #20
 8004974:	af00      	add	r7, sp, #0
 8004976:	6078      	str	r0, [r7, #4]
 8004978:	460b      	mov	r3, r1
 800497a:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0x00010000;
 800497c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004980:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  tmp |= GPIO_Pin;
 8004982:	887a      	ldrh	r2, [r7, #2]
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	4313      	orrs	r3, r2
 8004988:	60fb      	str	r3, [r7, #12]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 800498a:	68fa      	ldr	r2, [r7, #12]
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	61da      	str	r2, [r3, #28]
  /* Reset LCKK bit */
  GPIOx->LCKR =  GPIO_Pin;
 8004990:	887a      	ldrh	r2, [r7, #2]
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	61da      	str	r2, [r3, #28]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 8004996:	68fa      	ldr	r2, [r7, #12]
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	61da      	str	r2, [r3, #28]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	69db      	ldr	r3, [r3, #28]
 80049a0:	60fb      	str	r3, [r7, #12]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	69db      	ldr	r3, [r3, #28]
 80049a6:	60fb      	str	r3, [r7, #12]
}
 80049a8:	3714      	adds	r7, #20
 80049aa:	46bd      	mov	sp, r7
 80049ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b0:	4770      	bx	lr
 80049b2:	bf00      	nop

080049b4 <GPIO_ReadInputDataBit>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80049b4:	b480      	push	{r7}
 80049b6:	b085      	sub	sp, #20
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	6078      	str	r0, [r7, #4]
 80049bc:	460b      	mov	r3, r1
 80049be:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 80049c0:	2300      	movs	r3, #0
 80049c2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	691a      	ldr	r2, [r3, #16]
 80049c8:	887b      	ldrh	r3, [r7, #2]
 80049ca:	4013      	ands	r3, r2
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d002      	beq.n	80049d6 <GPIO_ReadInputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
 80049d0:	2301      	movs	r3, #1
 80049d2:	73fb      	strb	r3, [r7, #15]
 80049d4:	e001      	b.n	80049da <GPIO_ReadInputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 80049d6:	2300      	movs	r3, #0
 80049d8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80049da:	7bfb      	ldrb	r3, [r7, #15]
}
 80049dc:	4618      	mov	r0, r3
 80049de:	3714      	adds	r7, #20
 80049e0:	46bd      	mov	sp, r7
 80049e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e6:	4770      	bx	lr

080049e8 <GPIO_ReadInputData>:
  * @param  GPIOx: where x can be (A..I) to select the GPIO peripheral for 
  *                STM32F40xx/41xx and STM32F427x/437x devices. 
  * @retval GPIO input data port value.
  */
uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
 80049e8:	b480      	push	{r7}
 80049ea:	b083      	sub	sp, #12
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  return ((uint16_t)GPIOx->IDR);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	691b      	ldr	r3, [r3, #16]
 80049f4:	b29b      	uxth	r3, r3
}
 80049f6:	4618      	mov	r0, r3
 80049f8:	370c      	adds	r7, #12
 80049fa:	46bd      	mov	sp, r7
 80049fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a00:	4770      	bx	lr
 8004a02:	bf00      	nop

08004a04 <GPIO_ReadOutputDataBit>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *          This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The output port pin value.
  */
uint8_t GPIO_ReadOutputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004a04:	b480      	push	{r7}
 8004a06:	b085      	sub	sp, #20
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	6078      	str	r0, [r7, #4]
 8004a0c:	460b      	mov	r3, r1
 8004a0e:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 8004a10:	2300      	movs	r3, #0
 8004a12:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if (((GPIOx->ODR) & GPIO_Pin) != (uint32_t)Bit_RESET)
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	695a      	ldr	r2, [r3, #20]
 8004a18:	887b      	ldrh	r3, [r7, #2]
 8004a1a:	4013      	ands	r3, r2
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d002      	beq.n	8004a26 <GPIO_ReadOutputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
 8004a20:	2301      	movs	r3, #1
 8004a22:	73fb      	strb	r3, [r7, #15]
 8004a24:	e001      	b.n	8004a2a <GPIO_ReadOutputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 8004a26:	2300      	movs	r3, #0
 8004a28:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004a2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a2c:	4618      	mov	r0, r3
 8004a2e:	3714      	adds	r7, #20
 8004a30:	46bd      	mov	sp, r7
 8004a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a36:	4770      	bx	lr

08004a38 <GPIO_ReadOutputData>:
  * @param  GPIOx: where x can be (A..I) to select the GPIO peripheral for 
  *                STM32F40xx/41xx and STM32F427x/437x devices.  
  * @retval GPIO output data port value.
  */
uint16_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
 8004a38:	b480      	push	{r7}
 8004a3a:	b083      	sub	sp, #12
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  return ((uint16_t)GPIOx->ODR);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	695b      	ldr	r3, [r3, #20]
 8004a44:	b29b      	uxth	r3, r3
}
 8004a46:	4618      	mov	r0, r3
 8004a48:	370c      	adds	r7, #12
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a50:	4770      	bx	lr
 8004a52:	bf00      	nop

08004a54 <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004a54:	b480      	push	{r7}
 8004a56:	b083      	sub	sp, #12
 8004a58:	af00      	add	r7, sp, #0
 8004a5a:	6078      	str	r0, [r7, #4]
 8004a5c:	460b      	mov	r3, r1
 8004a5e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	887a      	ldrh	r2, [r7, #2]
 8004a64:	831a      	strh	r2, [r3, #24]
}
 8004a66:	370c      	adds	r7, #12
 8004a68:	46bd      	mov	sp, r7
 8004a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6e:	4770      	bx	lr

08004a70 <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004a70:	b480      	push	{r7}
 8004a72:	b083      	sub	sp, #12
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	6078      	str	r0, [r7, #4]
 8004a78:	460b      	mov	r3, r1
 8004a7a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	887a      	ldrh	r2, [r7, #2]
 8004a80:	835a      	strh	r2, [r3, #26]
}
 8004a82:	370c      	adds	r7, #12
 8004a84:	46bd      	mov	sp, r7
 8004a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a8a:	4770      	bx	lr

08004a8c <GPIO_WriteBit>:
  *            @arg Bit_RESET: to clear the port pin
  *            @arg Bit_SET: to set the port pin
  * @retval None
  */
void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
{
 8004a8c:	b480      	push	{r7}
 8004a8e:	b083      	sub	sp, #12
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	6078      	str	r0, [r7, #4]
 8004a94:	4613      	mov	r3, r2
 8004a96:	460a      	mov	r2, r1
 8004a98:	807a      	strh	r2, [r7, #2]
 8004a9a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal));

  if (BitVal != Bit_RESET)
 8004a9c:	787b      	ldrb	r3, [r7, #1]
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d003      	beq.n	8004aaa <GPIO_WriteBit+0x1e>
  {
    GPIOx->BSRRL = GPIO_Pin;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	887a      	ldrh	r2, [r7, #2]
 8004aa6:	831a      	strh	r2, [r3, #24]
 8004aa8:	e002      	b.n	8004ab0 <GPIO_WriteBit+0x24>
  }
  else
  {
    GPIOx->BSRRH = GPIO_Pin ;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	887a      	ldrh	r2, [r7, #2]
 8004aae:	835a      	strh	r2, [r3, #26]
  }
}
 8004ab0:	370c      	adds	r7, #12
 8004ab2:	46bd      	mov	sp, r7
 8004ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab8:	4770      	bx	lr
 8004aba:	bf00      	nop

08004abc <GPIO_Write>:
  *                STM32F40xx/41xx and STM32F427x/437x devices.  
  * @param  PortVal: specifies the value to be written to the port output data register.
  * @retval None
  */
void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal)
{
 8004abc:	b480      	push	{r7}
 8004abe:	b083      	sub	sp, #12
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	6078      	str	r0, [r7, #4]
 8004ac4:	460b      	mov	r3, r1
 8004ac6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR = PortVal;
 8004ac8:	887a      	ldrh	r2, [r7, #2]
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	615a      	str	r2, [r3, #20]
}
 8004ace:	370c      	adds	r7, #12
 8004ad0:	46bd      	mov	sp, r7
 8004ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad6:	4770      	bx	lr

08004ad8 <GPIO_ToggleBits>:
  *                STM32F40xx/41xx and STM32F427x/437x devices.  
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void GPIO_ToggleBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004ad8:	b480      	push	{r7}
 8004ada:	b083      	sub	sp, #12
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	6078      	str	r0, [r7, #4]
 8004ae0:	460b      	mov	r3, r1
 8004ae2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR ^= GPIO_Pin;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	695a      	ldr	r2, [r3, #20]
 8004ae8:	887b      	ldrh	r3, [r7, #2]
 8004aea:	405a      	eors	r2, r3
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	615a      	str	r2, [r3, #20]
}
 8004af0:	370c      	adds	r7, #12
 8004af2:	46bd      	mov	sp, r7
 8004af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af8:	4770      	bx	lr
 8004afa:	bf00      	nop

08004afc <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8004afc:	b480      	push	{r7}
 8004afe:	b085      	sub	sp, #20
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
 8004b04:	4613      	mov	r3, r2
 8004b06:	460a      	mov	r2, r1
 8004b08:	807a      	strh	r2, [r7, #2]
 8004b0a:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8004b0c:	2300      	movs	r3, #0
 8004b0e:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 8004b10:	2300      	movs	r3, #0
 8004b12:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8004b14:	787a      	ldrb	r2, [r7, #1]
 8004b16:	887b      	ldrh	r3, [r7, #2]
 8004b18:	f003 0307 	and.w	r3, r3, #7
 8004b1c:	009b      	lsls	r3, r3, #2
 8004b1e:	fa02 f303 	lsl.w	r3, r2, r3
 8004b22:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8004b24:	887b      	ldrh	r3, [r7, #2]
 8004b26:	08db      	lsrs	r3, r3, #3
 8004b28:	b29b      	uxth	r3, r3
 8004b2a:	461a      	mov	r2, r3
 8004b2c:	887b      	ldrh	r3, [r7, #2]
 8004b2e:	08db      	lsrs	r3, r3, #3
 8004b30:	b29b      	uxth	r3, r3
 8004b32:	4619      	mov	r1, r3
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	3108      	adds	r1, #8
 8004b38:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8004b3c:	887b      	ldrh	r3, [r7, #2]
 8004b3e:	f003 0307 	and.w	r3, r3, #7
 8004b42:	009b      	lsls	r3, r3, #2
 8004b44:	200f      	movs	r0, #15
 8004b46:	fa00 f303 	lsl.w	r3, r0, r3
 8004b4a:	43db      	mvns	r3, r3
 8004b4c:	4019      	ands	r1, r3
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	3208      	adds	r2, #8
 8004b52:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8004b56:	887b      	ldrh	r3, [r7, #2]
 8004b58:	08db      	lsrs	r3, r3, #3
 8004b5a:	b29b      	uxth	r3, r3
 8004b5c:	461a      	mov	r2, r3
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	3208      	adds	r2, #8
 8004b62:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	4313      	orrs	r3, r2
 8004b6a:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8004b6c:	887b      	ldrh	r3, [r7, #2]
 8004b6e:	08db      	lsrs	r3, r3, #3
 8004b70:	b29b      	uxth	r3, r3
 8004b72:	461a      	mov	r2, r3
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	3208      	adds	r2, #8
 8004b78:	68b9      	ldr	r1, [r7, #8]
 8004b7a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8004b7e:	3714      	adds	r7, #20
 8004b80:	46bd      	mov	sp, r7
 8004b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b86:	4770      	bx	lr

08004b88 <EXTI_DeInit>:
  * @brief  Deinitializes the EXTI peripheral registers to their default reset values.
  * @param  None
  * @retval None
  */
void EXTI_DeInit(void)
{
 8004b88:	b480      	push	{r7}
 8004b8a:	af00      	add	r7, sp, #0
  EXTI->IMR = 0x00000000;
 8004b8c:	4b09      	ldr	r3, [pc, #36]	; (8004bb4 <EXTI_DeInit+0x2c>)
 8004b8e:	2200      	movs	r2, #0
 8004b90:	601a      	str	r2, [r3, #0]
  EXTI->EMR = 0x00000000;
 8004b92:	4b08      	ldr	r3, [pc, #32]	; (8004bb4 <EXTI_DeInit+0x2c>)
 8004b94:	2200      	movs	r2, #0
 8004b96:	605a      	str	r2, [r3, #4]
  EXTI->RTSR = 0x00000000;
 8004b98:	4b06      	ldr	r3, [pc, #24]	; (8004bb4 <EXTI_DeInit+0x2c>)
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	609a      	str	r2, [r3, #8]
  EXTI->FTSR = 0x00000000;
 8004b9e:	4b05      	ldr	r3, [pc, #20]	; (8004bb4 <EXTI_DeInit+0x2c>)
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	60da      	str	r2, [r3, #12]
  EXTI->PR = 0x007FFFFF;
 8004ba4:	4b03      	ldr	r3, [pc, #12]	; (8004bb4 <EXTI_DeInit+0x2c>)
 8004ba6:	4a04      	ldr	r2, [pc, #16]	; (8004bb8 <EXTI_DeInit+0x30>)
 8004ba8:	615a      	str	r2, [r3, #20]
}
 8004baa:	46bd      	mov	sp, r7
 8004bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb0:	4770      	bx	lr
 8004bb2:	bf00      	nop
 8004bb4:	40013c00 	.word	0x40013c00
 8004bb8:	007fffff 	.word	0x007fffff

08004bbc <EXTI_Init>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure
  *         that contains the configuration information for the EXTI peripheral.
  * @retval None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 8004bbc:	b480      	push	{r7}
 8004bbe:	b085      	sub	sp, #20
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 8004bc4:	2300      	movs	r3, #0
 8004bc6:	60fb      	str	r3, [r7, #12]
  assert_param(IS_EXTI_MODE(EXTI_InitStruct->EXTI_Mode));
  assert_param(IS_EXTI_TRIGGER(EXTI_InitStruct->EXTI_Trigger));
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
 8004bc8:	4b32      	ldr	r3, [pc, #200]	; (8004c94 <EXTI_Init+0xd8>)
 8004bca:	60fb      	str	r3, [r7, #12]
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	799b      	ldrb	r3, [r3, #6]
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d04d      	beq.n	8004c70 <EXTI_Init+0xb4>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 8004bd4:	4b2f      	ldr	r3, [pc, #188]	; (8004c94 <EXTI_Init+0xd8>)
 8004bd6:	4a2f      	ldr	r2, [pc, #188]	; (8004c94 <EXTI_Init+0xd8>)
 8004bd8:	6811      	ldr	r1, [r2, #0]
 8004bda:	687a      	ldr	r2, [r7, #4]
 8004bdc:	6812      	ldr	r2, [r2, #0]
 8004bde:	43d2      	mvns	r2, r2
 8004be0:	400a      	ands	r2, r1
 8004be2:	601a      	str	r2, [r3, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 8004be4:	4b2b      	ldr	r3, [pc, #172]	; (8004c94 <EXTI_Init+0xd8>)
 8004be6:	4a2b      	ldr	r2, [pc, #172]	; (8004c94 <EXTI_Init+0xd8>)
 8004be8:	6851      	ldr	r1, [r2, #4]
 8004bea:	687a      	ldr	r2, [r7, #4]
 8004bec:	6812      	ldr	r2, [r2, #0]
 8004bee:	43d2      	mvns	r2, r2
 8004bf0:	400a      	ands	r2, r1
 8004bf2:	605a      	str	r2, [r3, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	791b      	ldrb	r3, [r3, #4]
 8004bf8:	68fa      	ldr	r2, [r7, #12]
 8004bfa:	4413      	add	r3, r2
 8004bfc:	60fb      	str	r3, [r7, #12]

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	68fa      	ldr	r2, [r7, #12]
 8004c02:	6811      	ldr	r1, [r2, #0]
 8004c04:	687a      	ldr	r2, [r7, #4]
 8004c06:	6812      	ldr	r2, [r2, #0]
 8004c08:	430a      	orrs	r2, r1
 8004c0a:	601a      	str	r2, [r3, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 8004c0c:	4b21      	ldr	r3, [pc, #132]	; (8004c94 <EXTI_Init+0xd8>)
 8004c0e:	4a21      	ldr	r2, [pc, #132]	; (8004c94 <EXTI_Init+0xd8>)
 8004c10:	6891      	ldr	r1, [r2, #8]
 8004c12:	687a      	ldr	r2, [r7, #4]
 8004c14:	6812      	ldr	r2, [r2, #0]
 8004c16:	43d2      	mvns	r2, r2
 8004c18:	400a      	ands	r2, r1
 8004c1a:	609a      	str	r2, [r3, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 8004c1c:	4b1d      	ldr	r3, [pc, #116]	; (8004c94 <EXTI_Init+0xd8>)
 8004c1e:	4a1d      	ldr	r2, [pc, #116]	; (8004c94 <EXTI_Init+0xd8>)
 8004c20:	68d1      	ldr	r1, [r2, #12]
 8004c22:	687a      	ldr	r2, [r7, #4]
 8004c24:	6812      	ldr	r2, [r2, #0]
 8004c26:	43d2      	mvns	r2, r2
 8004c28:	400a      	ands	r2, r1
 8004c2a:	60da      	str	r2, [r3, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	795b      	ldrb	r3, [r3, #5]
 8004c30:	2b10      	cmp	r3, #16
 8004c32:	d10e      	bne.n	8004c52 <EXTI_Init+0x96>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 8004c34:	4b17      	ldr	r3, [pc, #92]	; (8004c94 <EXTI_Init+0xd8>)
 8004c36:	4a17      	ldr	r2, [pc, #92]	; (8004c94 <EXTI_Init+0xd8>)
 8004c38:	6891      	ldr	r1, [r2, #8]
 8004c3a:	687a      	ldr	r2, [r7, #4]
 8004c3c:	6812      	ldr	r2, [r2, #0]
 8004c3e:	430a      	orrs	r2, r1
 8004c40:	609a      	str	r2, [r3, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 8004c42:	4b14      	ldr	r3, [pc, #80]	; (8004c94 <EXTI_Init+0xd8>)
 8004c44:	4a13      	ldr	r2, [pc, #76]	; (8004c94 <EXTI_Init+0xd8>)
 8004c46:	68d1      	ldr	r1, [r2, #12]
 8004c48:	687a      	ldr	r2, [r7, #4]
 8004c4a:	6812      	ldr	r2, [r2, #0]
 8004c4c:	430a      	orrs	r2, r1
 8004c4e:	60da      	str	r2, [r3, #12]
 8004c50:	e01b      	b.n	8004c8a <EXTI_Init+0xce>
    }
    else
    {
      tmp = (uint32_t)EXTI_BASE;
 8004c52:	4b10      	ldr	r3, [pc, #64]	; (8004c94 <EXTI_Init+0xd8>)
 8004c54:	60fb      	str	r3, [r7, #12]
      tmp += EXTI_InitStruct->EXTI_Trigger;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	795b      	ldrb	r3, [r3, #5]
 8004c5a:	68fa      	ldr	r2, [r7, #12]
 8004c5c:	4413      	add	r3, r2
 8004c5e:	60fb      	str	r3, [r7, #12]

      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	68fa      	ldr	r2, [r7, #12]
 8004c64:	6811      	ldr	r1, [r2, #0]
 8004c66:	687a      	ldr	r2, [r7, #4]
 8004c68:	6812      	ldr	r2, [r2, #0]
 8004c6a:	430a      	orrs	r2, r1
 8004c6c:	601a      	str	r2, [r3, #0]
 8004c6e:	e00c      	b.n	8004c8a <EXTI_Init+0xce>
    }
  }
  else
  {
    tmp += EXTI_InitStruct->EXTI_Mode;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	791b      	ldrb	r3, [r3, #4]
 8004c74:	68fa      	ldr	r2, [r7, #12]
 8004c76:	4413      	add	r3, r2
 8004c78:	60fb      	str	r3, [r7, #12]

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	68fa      	ldr	r2, [r7, #12]
 8004c7e:	6811      	ldr	r1, [r2, #0]
 8004c80:	687a      	ldr	r2, [r7, #4]
 8004c82:	6812      	ldr	r2, [r2, #0]
 8004c84:	43d2      	mvns	r2, r2
 8004c86:	400a      	ands	r2, r1
 8004c88:	601a      	str	r2, [r3, #0]
  }
}
 8004c8a:	3714      	adds	r7, #20
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c92:	4770      	bx	lr
 8004c94:	40013c00 	.word	0x40013c00

08004c98 <EXTI_StructInit>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure which will
  *         be initialized.
  * @retval None
  */
void EXTI_StructInit(EXTI_InitTypeDef* EXTI_InitStruct)
{
 8004c98:	b480      	push	{r7}
 8004c9a:	b083      	sub	sp, #12
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	6078      	str	r0, [r7, #4]
  EXTI_InitStruct->EXTI_Line = EXTI_LINENONE;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	2200      	movs	r2, #0
 8004ca4:	601a      	str	r2, [r3, #0]
  EXTI_InitStruct->EXTI_Mode = EXTI_Mode_Interrupt;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	2200      	movs	r2, #0
 8004caa:	711a      	strb	r2, [r3, #4]
  EXTI_InitStruct->EXTI_Trigger = EXTI_Trigger_Falling;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	220c      	movs	r2, #12
 8004cb0:	715a      	strb	r2, [r3, #5]
  EXTI_InitStruct->EXTI_LineCmd = DISABLE;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	719a      	strb	r2, [r3, #6]
}
 8004cb8:	370c      	adds	r7, #12
 8004cba:	46bd      	mov	sp, r7
 8004cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc0:	4770      	bx	lr
 8004cc2:	bf00      	nop

08004cc4 <EXTI_GenerateSWInterrupt>:
  *         will be generated.
  *         This parameter can be any combination of EXTI_Linex where x can be (0..22)
  * @retval None
  */
void EXTI_GenerateSWInterrupt(uint32_t EXTI_Line)
{
 8004cc4:	b480      	push	{r7}
 8004cc6:	b083      	sub	sp, #12
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->SWIER |= EXTI_Line;
 8004ccc:	4b05      	ldr	r3, [pc, #20]	; (8004ce4 <EXTI_GenerateSWInterrupt+0x20>)
 8004cce:	4a05      	ldr	r2, [pc, #20]	; (8004ce4 <EXTI_GenerateSWInterrupt+0x20>)
 8004cd0:	6911      	ldr	r1, [r2, #16]
 8004cd2:	687a      	ldr	r2, [r7, #4]
 8004cd4:	430a      	orrs	r2, r1
 8004cd6:	611a      	str	r2, [r3, #16]
}
 8004cd8:	370c      	adds	r7, #12
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce0:	4770      	bx	lr
 8004ce2:	bf00      	nop
 8004ce4:	40013c00 	.word	0x40013c00

08004ce8 <EXTI_GetFlagStatus>:
  * @param  EXTI_Line: specifies the EXTI line flag to check.
  *          This parameter can be EXTI_Linex where x can be(0..22)
  * @retval The new state of EXTI_Line (SET or RESET).
  */
FlagStatus EXTI_GetFlagStatus(uint32_t EXTI_Line)
{
 8004ce8:	b480      	push	{r7}
 8004cea:	b085      	sub	sp, #20
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 8004cf0:	2300      	movs	r3, #0
 8004cf2:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  if ((EXTI->PR & EXTI_Line) != (uint32_t)RESET)
 8004cf4:	4b08      	ldr	r3, [pc, #32]	; (8004d18 <EXTI_GetFlagStatus+0x30>)
 8004cf6:	695a      	ldr	r2, [r3, #20]
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	4013      	ands	r3, r2
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d002      	beq.n	8004d06 <EXTI_GetFlagStatus+0x1e>
  {
    bitstatus = SET;
 8004d00:	2301      	movs	r3, #1
 8004d02:	73fb      	strb	r3, [r7, #15]
 8004d04:	e001      	b.n	8004d0a <EXTI_GetFlagStatus+0x22>
  }
  else
  {
    bitstatus = RESET;
 8004d06:	2300      	movs	r3, #0
 8004d08:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004d0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	3714      	adds	r7, #20
 8004d10:	46bd      	mov	sp, r7
 8004d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d16:	4770      	bx	lr
 8004d18:	40013c00 	.word	0x40013c00

08004d1c <EXTI_ClearFlag>:
  * @param  EXTI_Line: specifies the EXTI lines flags to clear.
  *          This parameter can be any combination of EXTI_Linex where x can be (0..22)
  * @retval None
  */
void EXTI_ClearFlag(uint32_t EXTI_Line)
{
 8004d1c:	b480      	push	{r7}
 8004d1e:	b083      	sub	sp, #12
 8004d20:	af00      	add	r7, sp, #0
 8004d22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 8004d24:	4b03      	ldr	r3, [pc, #12]	; (8004d34 <EXTI_ClearFlag+0x18>)
 8004d26:	687a      	ldr	r2, [r7, #4]
 8004d28:	615a      	str	r2, [r3, #20]
}
 8004d2a:	370c      	adds	r7, #12
 8004d2c:	46bd      	mov	sp, r7
 8004d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d32:	4770      	bx	lr
 8004d34:	40013c00 	.word	0x40013c00

08004d38 <EXTI_GetITStatus>:
  * @param  EXTI_Line: specifies the EXTI line to check.
  *          This parameter can be EXTI_Linex where x can be(0..22)
  * @retval The new state of EXTI_Line (SET or RESET).
  */
ITStatus EXTI_GetITStatus(uint32_t EXTI_Line)
{
 8004d38:	b480      	push	{r7}
 8004d3a:	b085      	sub	sp, #20
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	6078      	str	r0, [r7, #4]
  ITStatus bitstatus = RESET;
 8004d40:	2300      	movs	r3, #0
 8004d42:	73fb      	strb	r3, [r7, #15]
  uint32_t enablestatus = 0;
 8004d44:	2300      	movs	r3, #0
 8004d46:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  enablestatus =  EXTI->IMR & EXTI_Line;
 8004d48:	4b0c      	ldr	r3, [pc, #48]	; (8004d7c <EXTI_GetITStatus+0x44>)
 8004d4a:	681a      	ldr	r2, [r3, #0]
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	4013      	ands	r3, r2
 8004d50:	60bb      	str	r3, [r7, #8]
  if (((EXTI->PR & EXTI_Line) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 8004d52:	4b0a      	ldr	r3, [pc, #40]	; (8004d7c <EXTI_GetITStatus+0x44>)
 8004d54:	695a      	ldr	r2, [r3, #20]
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	4013      	ands	r3, r2
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d005      	beq.n	8004d6a <EXTI_GetITStatus+0x32>
 8004d5e:	68bb      	ldr	r3, [r7, #8]
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d002      	beq.n	8004d6a <EXTI_GetITStatus+0x32>
  {
    bitstatus = SET;
 8004d64:	2301      	movs	r3, #1
 8004d66:	73fb      	strb	r3, [r7, #15]
 8004d68:	e001      	b.n	8004d6e <EXTI_GetITStatus+0x36>
  }
  else
  {
    bitstatus = RESET;
 8004d6a:	2300      	movs	r3, #0
 8004d6c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004d6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d70:	4618      	mov	r0, r3
 8004d72:	3714      	adds	r7, #20
 8004d74:	46bd      	mov	sp, r7
 8004d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d7a:	4770      	bx	lr
 8004d7c:	40013c00 	.word	0x40013c00

08004d80 <EXTI_ClearITPendingBit>:
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *          This parameter can be any combination of EXTI_Linex where x can be (0..22)
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
 8004d80:	b480      	push	{r7}
 8004d82:	b083      	sub	sp, #12
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 8004d88:	4b03      	ldr	r3, [pc, #12]	; (8004d98 <EXTI_ClearITPendingBit+0x18>)
 8004d8a:	687a      	ldr	r2, [r7, #4]
 8004d8c:	615a      	str	r2, [r3, #20]
}
 8004d8e:	370c      	adds	r7, #12
 8004d90:	46bd      	mov	sp, r7
 8004d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d96:	4770      	bx	lr
 8004d98:	40013c00 	.word	0x40013c00

08004d9c <ADC_DeInit>:
  *         values.
  * @param  None
  * @retval None
  */
void ADC_DeInit(void)
{
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	af00      	add	r7, sp, #0
  /* Enable all ADCs reset state */
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC, ENABLE);
 8004da0:	f44f 7080 	mov.w	r0, #256	; 0x100
 8004da4:	2101      	movs	r1, #1
 8004da6:	f7ff fb5f 	bl	8004468 <RCC_APB2PeriphResetCmd>
  
  /* Release all ADCs from reset state */
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC, DISABLE);
 8004daa:	f44f 7080 	mov.w	r0, #256	; 0x100
 8004dae:	2100      	movs	r1, #0
 8004db0:	f7ff fb5a 	bl	8004468 <RCC_APB2PeriphResetCmd>
}
 8004db4:	bd80      	pop	{r7, pc}
 8004db6:	bf00      	nop

08004db8 <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 8004db8:	b480      	push	{r7}
 8004dba:	b085      	sub	sp, #20
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	6078      	str	r0, [r7, #4]
 8004dc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 8004dc2:	2300      	movs	r3, #0
 8004dc4:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 8004dc6:	2300      	movs	r3, #0
 8004dc8:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
  
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	685b      	ldr	r3, [r3, #4]
 8004dce:	60fb      	str	r3, [r7, #12]
  
  /* Clear RES and SCAN bits */
  tmpreg1 &= CR1_CLEAR_MASK;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8004dd6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004dda:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 8004ddc:	683b      	ldr	r3, [r7, #0]
 8004dde:	791b      	ldrb	r3, [r3, #4]
 8004de0:	021a      	lsls	r2, r3, #8
                                   ADC_InitStruct->ADC_Resolution);
 8004de2:	683b      	ldr	r3, [r7, #0]
 8004de4:	681b      	ldr	r3, [r3, #0]
  tmpreg1 &= CR1_CLEAR_MASK;
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 8004de6:	4313      	orrs	r3, r2
 8004de8:	68fa      	ldr	r2, [r7, #12]
 8004dea:	4313      	orrs	r3, r2
 8004dec:	60fb      	str	r3, [r7, #12]
                                   ADC_InitStruct->ADC_Resolution);
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	68fa      	ldr	r2, [r7, #12]
 8004df2:	605a      	str	r2, [r3, #4]
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	689b      	ldr	r3, [r3, #8]
 8004df8:	60fb      	str	r3, [r7, #12]
  
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 8004dfa:	68fa      	ldr	r2, [r7, #12]
 8004dfc:	4b17      	ldr	r3, [pc, #92]	; (8004e5c <ADC_Init+0xa4>)
 8004dfe:	4013      	ands	r3, r2
 8004e00:	60fb      	str	r3, [r7, #12]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8004e02:	683b      	ldr	r3, [r7, #0]
 8004e04:	691a      	ldr	r2, [r3, #16]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8004e06:	683b      	ldr	r3, [r7, #0]
 8004e08:	68db      	ldr	r3, [r3, #12]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8004e0a:	431a      	orrs	r2, r3
                        ADC_InitStruct->ADC_ExternalTrigConv | 
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
 8004e0c:	683b      	ldr	r3, [r7, #0]
 8004e0e:	689b      	ldr	r3, [r3, #8]
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8004e10:	431a      	orrs	r2, r3
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 8004e12:	683b      	ldr	r3, [r7, #0]
 8004e14:	795b      	ldrb	r3, [r3, #5]
 8004e16:	005b      	lsls	r3, r3, #1
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8004e18:	4313      	orrs	r3, r2
 8004e1a:	68fa      	ldr	r2, [r7, #12]
 8004e1c:	4313      	orrs	r3, r2
 8004e1e:	60fb      	str	r3, [r7, #12]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
                        
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	68fa      	ldr	r2, [r7, #12]
 8004e24:	609a      	str	r2, [r3, #8]
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e2a:	60fb      	str	r3, [r7, #12]
  
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004e32:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 8004e34:	683b      	ldr	r3, [r7, #0]
 8004e36:	7d1b      	ldrb	r3, [r3, #20]
 8004e38:	3b01      	subs	r3, #1
 8004e3a:	b2da      	uxtb	r2, r3
 8004e3c:	7afb      	ldrb	r3, [r7, #11]
 8004e3e:	4313      	orrs	r3, r2
 8004e40:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 8004e42:	7afb      	ldrb	r3, [r7, #11]
 8004e44:	051b      	lsls	r3, r3, #20
 8004e46:	68fa      	ldr	r2, [r7, #12]
 8004e48:	4313      	orrs	r3, r2
 8004e4a:	60fb      	str	r3, [r7, #12]
  
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	68fa      	ldr	r2, [r7, #12]
 8004e50:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8004e52:	3714      	adds	r7, #20
 8004e54:	46bd      	mov	sp, r7
 8004e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5a:	4770      	bx	lr
 8004e5c:	c0fff7fd 	.word	0xc0fff7fd

08004e60 <ADC_StructInit>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure which will 
  *         be initialized.
  * @retval None
  */
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
 8004e60:	b480      	push	{r7}
 8004e62:	b083      	sub	sp, #12
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
  /* Initialize the ADC_Mode member */
  ADC_InitStruct->ADC_Resolution = ADC_Resolution_12b;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2200      	movs	r2, #0
 8004e6c:	601a      	str	r2, [r3, #0]

  /* initialize the ADC_ScanConvMode member */
  ADC_InitStruct->ADC_ScanConvMode = DISABLE;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	2200      	movs	r2, #0
 8004e72:	711a      	strb	r2, [r3, #4]

  /* Initialize the ADC_ContinuousConvMode member */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2200      	movs	r2, #0
 8004e78:	715a      	strb	r2, [r3, #5]

  /* Initialize the ADC_ExternalTrigConvEdge member */
  ADC_InitStruct->ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	609a      	str	r2, [r3, #8]

  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	2200      	movs	r2, #0
 8004e84:	60da      	str	r2, [r3, #12]

  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	2200      	movs	r2, #0
 8004e8a:	611a      	str	r2, [r3, #16]

  /* Initialize the ADC_NbrOfConversion member */
  ADC_InitStruct->ADC_NbrOfConversion = 1;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	2201      	movs	r2, #1
 8004e90:	751a      	strb	r2, [r3, #20]
}
 8004e92:	370c      	adds	r7, #12
 8004e94:	46bd      	mov	sp, r7
 8004e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9a:	4770      	bx	lr

08004e9c <ADC_CommonInit>:
  * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure 
  *         that contains the configuration information for  All ADCs peripherals.
  * @retval None
  */
void ADC_CommonInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
 8004e9c:	b480      	push	{r7}
 8004e9e:	b085      	sub	sp, #20
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0;
 8004ea4:	2300      	movs	r3, #0
 8004ea6:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_PRESCALER(ADC_CommonInitStruct->ADC_Prescaler));
  assert_param(IS_ADC_DMA_ACCESS_MODE(ADC_CommonInitStruct->ADC_DMAAccessMode));
  assert_param(IS_ADC_SAMPLING_DELAY(ADC_CommonInitStruct->ADC_TwoSamplingDelay));
  /*---------------------------- ADC CCR Configuration -----------------*/
  /* Get the ADC CCR value */
  tmpreg1 = ADC->CCR;
 8004ea8:	4b0e      	ldr	r3, [pc, #56]	; (8004ee4 <ADC_CommonInit+0x48>)
 8004eaa:	685b      	ldr	r3, [r3, #4]
 8004eac:	60fb      	str	r3, [r7, #12]
  
  /* Clear MULTI, DELAY, DMA and ADCPRE bits */
  tmpreg1 &= CR_CLEAR_MASK;
 8004eae:	68fa      	ldr	r2, [r7, #12]
 8004eb0:	4b0d      	ldr	r3, [pc, #52]	; (8004ee8 <ADC_CommonInit+0x4c>)
 8004eb2:	4013      	ands	r3, r2
 8004eb4:	60fb      	str	r3, [r7, #12]
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681a      	ldr	r2, [r3, #0]
                        ADC_CommonInitStruct->ADC_Prescaler | 
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	685b      	ldr	r3, [r3, #4]
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8004ebe:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_Prescaler | 
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	689b      	ldr	r3, [r3, #8]
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
                        ADC_CommonInitStruct->ADC_Prescaler | 
 8004ec4:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
                        ADC_CommonInitStruct->ADC_TwoSamplingDelay);
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	68db      	ldr	r3, [r3, #12]
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8004eca:	4313      	orrs	r3, r2
 8004ecc:	68fa      	ldr	r2, [r7, #12]
 8004ece:	4313      	orrs	r3, r2
 8004ed0:	60fb      	str	r3, [r7, #12]
                        ADC_CommonInitStruct->ADC_Prescaler | 
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
                        ADC_CommonInitStruct->ADC_TwoSamplingDelay);
                        
  /* Write to ADC CCR */
  ADC->CCR = tmpreg1;
 8004ed2:	4b04      	ldr	r3, [pc, #16]	; (8004ee4 <ADC_CommonInit+0x48>)
 8004ed4:	68fa      	ldr	r2, [r7, #12]
 8004ed6:	605a      	str	r2, [r3, #4]
}
 8004ed8:	3714      	adds	r7, #20
 8004eda:	46bd      	mov	sp, r7
 8004edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee0:	4770      	bx	lr
 8004ee2:	bf00      	nop
 8004ee4:	40012300 	.word	0x40012300
 8004ee8:	fffc30e0 	.word	0xfffc30e0

08004eec <ADC_CommonStructInit>:
  * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure
  *         which will be initialized.
  * @retval None
  */
void ADC_CommonStructInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
 8004eec:	b480      	push	{r7}
 8004eee:	b083      	sub	sp, #12
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	6078      	str	r0, [r7, #4]
  /* Initialize the ADC_Mode member */
  ADC_CommonInitStruct->ADC_Mode = ADC_Mode_Independent;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2200      	movs	r2, #0
 8004ef8:	601a      	str	r2, [r3, #0]

  /* initialize the ADC_Prescaler member */
  ADC_CommonInitStruct->ADC_Prescaler = ADC_Prescaler_Div2;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	2200      	movs	r2, #0
 8004efe:	605a      	str	r2, [r3, #4]

  /* Initialize the ADC_DMAAccessMode member */
  ADC_CommonInitStruct->ADC_DMAAccessMode = ADC_DMAAccessMode_Disabled;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2200      	movs	r2, #0
 8004f04:	609a      	str	r2, [r3, #8]

  /* Initialize the ADC_TwoSamplingDelay member */
  ADC_CommonInitStruct->ADC_TwoSamplingDelay = ADC_TwoSamplingDelay_5Cycles;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	2200      	movs	r2, #0
 8004f0a:	60da      	str	r2, [r3, #12]
}
 8004f0c:	370c      	adds	r7, #12
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f14:	4770      	bx	lr
 8004f16:	bf00      	nop

08004f18 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8004f18:	b480      	push	{r7}
 8004f1a:	b083      	sub	sp, #12
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	6078      	str	r0, [r7, #4]
 8004f20:	460b      	mov	r3, r1
 8004f22:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8004f24:	78fb      	ldrb	r3, [r7, #3]
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d006      	beq.n	8004f38 <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	689b      	ldr	r3, [r3, #8]
 8004f2e:	f043 0201 	orr.w	r2, r3, #1
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	609a      	str	r2, [r3, #8]
 8004f36:	e005      	b.n	8004f44 <ADC_Cmd+0x2c>
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	689b      	ldr	r3, [r3, #8]
 8004f3c:	f023 0201 	bic.w	r2, r3, #1
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	609a      	str	r2, [r3, #8]
  }
}
 8004f44:	370c      	adds	r7, #12
 8004f46:	46bd      	mov	sp, r7
 8004f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4c:	4770      	bx	lr
 8004f4e:	bf00      	nop

08004f50 <ADC_AnalogWatchdogCmd>:
  *            @arg ADC_AnalogWatchdog_AllRegAllInjecEnable: Analog watchdog on all regular and injected channels
  *            @arg ADC_AnalogWatchdog_None: No channel guarded by the analog watchdog
  * @retval None	  
  */
void ADC_AnalogWatchdogCmd(ADC_TypeDef* ADCx, uint32_t ADC_AnalogWatchdog)
{
 8004f50:	b480      	push	{r7}
 8004f52:	b085      	sub	sp, #20
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]
 8004f58:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8004f5a:	2300      	movs	r3, #0
 8004f5c:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_ANALOG_WATCHDOG(ADC_AnalogWatchdog));
  
  /* Get the old register value */
  tmpreg = ADCx->CR1;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	685b      	ldr	r3, [r3, #4]
 8004f62:	60fb      	str	r3, [r7, #12]
  
  /* Clear AWDEN, JAWDEN and AWDSGL bits */
  tmpreg &= CR1_AWDMode_RESET;
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8004f6a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004f6e:	60fb      	str	r3, [r7, #12]
  
  /* Set the analog watchdog enable mode */
  tmpreg |= ADC_AnalogWatchdog;
 8004f70:	68fa      	ldr	r2, [r7, #12]
 8004f72:	683b      	ldr	r3, [r7, #0]
 8004f74:	4313      	orrs	r3, r2
 8004f76:	60fb      	str	r3, [r7, #12]
  
  /* Store the new register value */
  ADCx->CR1 = tmpreg;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	68fa      	ldr	r2, [r7, #12]
 8004f7c:	605a      	str	r2, [r3, #4]
}
 8004f7e:	3714      	adds	r7, #20
 8004f80:	46bd      	mov	sp, r7
 8004f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f86:	4770      	bx	lr

08004f88 <ADC_AnalogWatchdogThresholdsConfig>:
  *          This parameter must be a 12-bit value.
  * @retval None
  */
void ADC_AnalogWatchdogThresholdsConfig(ADC_TypeDef* ADCx, uint16_t HighThreshold,
                                        uint16_t LowThreshold)
{
 8004f88:	b480      	push	{r7}
 8004f8a:	b083      	sub	sp, #12
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	6078      	str	r0, [r7, #4]
 8004f90:	4613      	mov	r3, r2
 8004f92:	460a      	mov	r2, r1
 8004f94:	807a      	strh	r2, [r7, #2]
 8004f96:	803b      	strh	r3, [r7, #0]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_THRESHOLD(HighThreshold));
  assert_param(IS_ADC_THRESHOLD(LowThreshold));
  
  /* Set the ADCx high threshold */
  ADCx->HTR = HighThreshold;
 8004f98:	887a      	ldrh	r2, [r7, #2]
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	625a      	str	r2, [r3, #36]	; 0x24
  
  /* Set the ADCx low threshold */
  ADCx->LTR = LowThreshold;
 8004f9e:	883a      	ldrh	r2, [r7, #0]
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004fa4:	370c      	adds	r7, #12
 8004fa6:	46bd      	mov	sp, r7
 8004fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fac:	4770      	bx	lr
 8004fae:	bf00      	nop

08004fb0 <ADC_AnalogWatchdogSingleChannelConfig>:
  *            @arg ADC_Channel_17: ADC Channel17 selected
  *            @arg ADC_Channel_18: ADC Channel18 selected
  * @retval None
  */
void ADC_AnalogWatchdogSingleChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel)
{
 8004fb0:	b480      	push	{r7}
 8004fb2:	b085      	sub	sp, #20
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	6078      	str	r0, [r7, #4]
 8004fb8:	460b      	mov	r3, r1
 8004fba:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpreg = 0;
 8004fbc:	2300      	movs	r3, #0
 8004fbe:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  
  /* Get the old register value */
  tmpreg = ADCx->CR1;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	685b      	ldr	r3, [r3, #4]
 8004fc4:	60fb      	str	r3, [r7, #12]
  
  /* Clear the Analog watchdog channel select bits */
  tmpreg &= CR1_AWDCH_RESET;
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	f023 031f 	bic.w	r3, r3, #31
 8004fcc:	60fb      	str	r3, [r7, #12]
  
  /* Set the Analog watchdog channel */
  tmpreg |= ADC_Channel;
 8004fce:	78fb      	ldrb	r3, [r7, #3]
 8004fd0:	68fa      	ldr	r2, [r7, #12]
 8004fd2:	4313      	orrs	r3, r2
 8004fd4:	60fb      	str	r3, [r7, #12]
  
  /* Store the new register value */
  ADCx->CR1 = tmpreg;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	68fa      	ldr	r2, [r7, #12]
 8004fda:	605a      	str	r2, [r3, #4]
}
 8004fdc:	3714      	adds	r7, #20
 8004fde:	46bd      	mov	sp, r7
 8004fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe4:	4770      	bx	lr
 8004fe6:	bf00      	nop

08004fe8 <ADC_TempSensorVrefintCmd>:
  * @param  NewState: new state of the temperature sensor and Vrefint channels.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_TempSensorVrefintCmd(FunctionalState NewState)                
{
 8004fe8:	b480      	push	{r7}
 8004fea:	b083      	sub	sp, #12
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	4603      	mov	r3, r0
 8004ff0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8004ff2:	79fb      	ldrb	r3, [r7, #7]
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d006      	beq.n	8005006 <ADC_TempSensorVrefintCmd+0x1e>
  {
    /* Enable the temperature sensor and Vrefint channel*/
    ADC->CCR |= (uint32_t)ADC_CCR_TSVREFE;
 8004ff8:	4b08      	ldr	r3, [pc, #32]	; (800501c <ADC_TempSensorVrefintCmd+0x34>)
 8004ffa:	4a08      	ldr	r2, [pc, #32]	; (800501c <ADC_TempSensorVrefintCmd+0x34>)
 8004ffc:	6852      	ldr	r2, [r2, #4]
 8004ffe:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8005002:	605a      	str	r2, [r3, #4]
 8005004:	e005      	b.n	8005012 <ADC_TempSensorVrefintCmd+0x2a>
  }
  else
  {
    /* Disable the temperature sensor and Vrefint channel*/
    ADC->CCR &= (uint32_t)(~ADC_CCR_TSVREFE);
 8005006:	4b05      	ldr	r3, [pc, #20]	; (800501c <ADC_TempSensorVrefintCmd+0x34>)
 8005008:	4a04      	ldr	r2, [pc, #16]	; (800501c <ADC_TempSensorVrefintCmd+0x34>)
 800500a:	6852      	ldr	r2, [r2, #4]
 800500c:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8005010:	605a      	str	r2, [r3, #4]
  }
}
 8005012:	370c      	adds	r7, #12
 8005014:	46bd      	mov	sp, r7
 8005016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501a:	4770      	bx	lr
 800501c:	40012300 	.word	0x40012300

08005020 <ADC_VBATCmd>:
  * @param  NewState: new state of the VBAT channel.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_VBATCmd(FunctionalState NewState)                             
{
 8005020:	b480      	push	{r7}
 8005022:	b083      	sub	sp, #12
 8005024:	af00      	add	r7, sp, #0
 8005026:	4603      	mov	r3, r0
 8005028:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800502a:	79fb      	ldrb	r3, [r7, #7]
 800502c:	2b00      	cmp	r3, #0
 800502e:	d006      	beq.n	800503e <ADC_VBATCmd+0x1e>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= (uint32_t)ADC_CCR_VBATE;
 8005030:	4b08      	ldr	r3, [pc, #32]	; (8005054 <ADC_VBATCmd+0x34>)
 8005032:	4a08      	ldr	r2, [pc, #32]	; (8005054 <ADC_VBATCmd+0x34>)
 8005034:	6852      	ldr	r2, [r2, #4]
 8005036:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 800503a:	605a      	str	r2, [r3, #4]
 800503c:	e005      	b.n	800504a <ADC_VBATCmd+0x2a>
  }
  else
  {
    /* Disable the VBAT channel*/
    ADC->CCR &= (uint32_t)(~ADC_CCR_VBATE);
 800503e:	4b05      	ldr	r3, [pc, #20]	; (8005054 <ADC_VBATCmd+0x34>)
 8005040:	4a04      	ldr	r2, [pc, #16]	; (8005054 <ADC_VBATCmd+0x34>)
 8005042:	6852      	ldr	r2, [r2, #4]
 8005044:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 8005048:	605a      	str	r2, [r3, #4]
  }
}
 800504a:	370c      	adds	r7, #12
 800504c:	46bd      	mov	sp, r7
 800504e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005052:	4770      	bx	lr
 8005054:	40012300 	.word	0x40012300

08005058 <ADC_RegularChannelConfig>:
  *            @arg ADC_SampleTime_144Cycles: Sample time equal to 144 cycles	
  *            @arg ADC_SampleTime_480Cycles: Sample time equal to 480 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 8005058:	b480      	push	{r7}
 800505a:	b085      	sub	sp, #20
 800505c:	af00      	add	r7, sp, #0
 800505e:	6078      	str	r0, [r7, #4]
 8005060:	70f9      	strb	r1, [r7, #3]
 8005062:	70ba      	strb	r2, [r7, #2]
 8005064:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 8005066:	2300      	movs	r3, #0
 8005068:	60fb      	str	r3, [r7, #12]
 800506a:	2300      	movs	r3, #0
 800506c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 800506e:	78fb      	ldrb	r3, [r7, #3]
 8005070:	2b09      	cmp	r3, #9
 8005072:	d923      	bls.n	80050bc <ADC_RegularChannelConfig+0x64>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	68db      	ldr	r3, [r3, #12]
 8005078:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 10));
 800507a:	78fb      	ldrb	r3, [r7, #3]
 800507c:	f1a3 020a 	sub.w	r2, r3, #10
 8005080:	4613      	mov	r3, r2
 8005082:	005b      	lsls	r3, r3, #1
 8005084:	4413      	add	r3, r2
 8005086:	2207      	movs	r2, #7
 8005088:	fa02 f303 	lsl.w	r3, r2, r3
 800508c:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 800508e:	68bb      	ldr	r3, [r7, #8]
 8005090:	43db      	mvns	r3, r3
 8005092:	68fa      	ldr	r2, [r7, #12]
 8005094:	4013      	ands	r3, r2
 8005096:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 8005098:	7879      	ldrb	r1, [r7, #1]
 800509a:	78fb      	ldrb	r3, [r7, #3]
 800509c:	f1a3 020a 	sub.w	r2, r3, #10
 80050a0:	4613      	mov	r3, r2
 80050a2:	005b      	lsls	r3, r3, #1
 80050a4:	4413      	add	r3, r2
 80050a6:	fa01 f303 	lsl.w	r3, r1, r3
 80050aa:	60bb      	str	r3, [r7, #8]
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 80050ac:	68fa      	ldr	r2, [r7, #12]
 80050ae:	68bb      	ldr	r3, [r7, #8]
 80050b0:	4313      	orrs	r3, r2
 80050b2:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	68fa      	ldr	r2, [r7, #12]
 80050b8:	60da      	str	r2, [r3, #12]
 80050ba:	e01e      	b.n	80050fa <ADC_RegularChannelConfig+0xa2>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	691b      	ldr	r3, [r3, #16]
 80050c0:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 80050c2:	78fa      	ldrb	r2, [r7, #3]
 80050c4:	4613      	mov	r3, r2
 80050c6:	005b      	lsls	r3, r3, #1
 80050c8:	4413      	add	r3, r2
 80050ca:	2207      	movs	r2, #7
 80050cc:	fa02 f303 	lsl.w	r3, r2, r3
 80050d0:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 80050d2:	68bb      	ldr	r3, [r7, #8]
 80050d4:	43db      	mvns	r3, r3
 80050d6:	68fa      	ldr	r2, [r7, #12]
 80050d8:	4013      	ands	r3, r2
 80050da:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 80050dc:	7879      	ldrb	r1, [r7, #1]
 80050de:	78fa      	ldrb	r2, [r7, #3]
 80050e0:	4613      	mov	r3, r2
 80050e2:	005b      	lsls	r3, r3, #1
 80050e4:	4413      	add	r3, r2
 80050e6:	fa01 f303 	lsl.w	r3, r1, r3
 80050ea:	60bb      	str	r3, [r7, #8]
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 80050ec:	68fa      	ldr	r2, [r7, #12]
 80050ee:	68bb      	ldr	r3, [r7, #8]
 80050f0:	4313      	orrs	r3, r2
 80050f2:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	68fa      	ldr	r2, [r7, #12]
 80050f8:	611a      	str	r2, [r3, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 80050fa:	78bb      	ldrb	r3, [r7, #2]
 80050fc:	2b06      	cmp	r3, #6
 80050fe:	d821      	bhi.n	8005144 <ADC_RegularChannelConfig+0xec>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005104:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 1));
 8005106:	78bb      	ldrb	r3, [r7, #2]
 8005108:	1e5a      	subs	r2, r3, #1
 800510a:	4613      	mov	r3, r2
 800510c:	009b      	lsls	r3, r3, #2
 800510e:	4413      	add	r3, r2
 8005110:	221f      	movs	r2, #31
 8005112:	fa02 f303 	lsl.w	r3, r2, r3
 8005116:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8005118:	68bb      	ldr	r3, [r7, #8]
 800511a:	43db      	mvns	r3, r3
 800511c:	68fa      	ldr	r2, [r7, #12]
 800511e:	4013      	ands	r3, r2
 8005120:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 8005122:	78f9      	ldrb	r1, [r7, #3]
 8005124:	78bb      	ldrb	r3, [r7, #2]
 8005126:	1e5a      	subs	r2, r3, #1
 8005128:	4613      	mov	r3, r2
 800512a:	009b      	lsls	r3, r3, #2
 800512c:	4413      	add	r3, r2
 800512e:	fa01 f303 	lsl.w	r3, r1, r3
 8005132:	60bb      	str	r3, [r7, #8]
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8005134:	68fa      	ldr	r2, [r7, #12]
 8005136:	68bb      	ldr	r3, [r7, #8]
 8005138:	4313      	orrs	r3, r2
 800513a:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	68fa      	ldr	r2, [r7, #12]
 8005140:	635a      	str	r2, [r3, #52]	; 0x34
 8005142:	e047      	b.n	80051d4 <ADC_RegularChannelConfig+0x17c>
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
 8005144:	78bb      	ldrb	r3, [r7, #2]
 8005146:	2b0c      	cmp	r3, #12
 8005148:	d821      	bhi.n	800518e <ADC_RegularChannelConfig+0x136>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800514e:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 7));
 8005150:	78bb      	ldrb	r3, [r7, #2]
 8005152:	1fda      	subs	r2, r3, #7
 8005154:	4613      	mov	r3, r2
 8005156:	009b      	lsls	r3, r3, #2
 8005158:	4413      	add	r3, r2
 800515a:	221f      	movs	r2, #31
 800515c:	fa02 f303 	lsl.w	r3, r2, r3
 8005160:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8005162:	68bb      	ldr	r3, [r7, #8]
 8005164:	43db      	mvns	r3, r3
 8005166:	68fa      	ldr	r2, [r7, #12]
 8005168:	4013      	ands	r3, r2
 800516a:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 800516c:	78f9      	ldrb	r1, [r7, #3]
 800516e:	78bb      	ldrb	r3, [r7, #2]
 8005170:	1fda      	subs	r2, r3, #7
 8005172:	4613      	mov	r3, r2
 8005174:	009b      	lsls	r3, r3, #2
 8005176:	4413      	add	r3, r2
 8005178:	fa01 f303 	lsl.w	r3, r1, r3
 800517c:	60bb      	str	r3, [r7, #8]
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 800517e:	68fa      	ldr	r2, [r7, #12]
 8005180:	68bb      	ldr	r3, [r7, #8]
 8005182:	4313      	orrs	r3, r2
 8005184:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SQR2 = tmpreg1;
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	68fa      	ldr	r2, [r7, #12]
 800518a:	631a      	str	r2, [r3, #48]	; 0x30
 800518c:	e022      	b.n	80051d4 <ADC_RegularChannelConfig+0x17c>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005192:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 13));
 8005194:	78bb      	ldrb	r3, [r7, #2]
 8005196:	f1a3 020d 	sub.w	r2, r3, #13
 800519a:	4613      	mov	r3, r2
 800519c:	009b      	lsls	r3, r3, #2
 800519e:	4413      	add	r3, r2
 80051a0:	221f      	movs	r2, #31
 80051a2:	fa02 f303 	lsl.w	r3, r2, r3
 80051a6:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 80051a8:	68bb      	ldr	r3, [r7, #8]
 80051aa:	43db      	mvns	r3, r3
 80051ac:	68fa      	ldr	r2, [r7, #12]
 80051ae:	4013      	ands	r3, r2
 80051b0:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 80051b2:	78f9      	ldrb	r1, [r7, #3]
 80051b4:	78bb      	ldrb	r3, [r7, #2]
 80051b6:	f1a3 020d 	sub.w	r2, r3, #13
 80051ba:	4613      	mov	r3, r2
 80051bc:	009b      	lsls	r3, r3, #2
 80051be:	4413      	add	r3, r2
 80051c0:	fa01 f303 	lsl.w	r3, r1, r3
 80051c4:	60bb      	str	r3, [r7, #8]
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 80051c6:	68fa      	ldr	r2, [r7, #12]
 80051c8:	68bb      	ldr	r3, [r7, #8]
 80051ca:	4313      	orrs	r3, r2
 80051cc:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	68fa      	ldr	r2, [r7, #12]
 80051d2:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 80051d4:	3714      	adds	r7, #20
 80051d6:	46bd      	mov	sp, r7
 80051d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051dc:	4770      	bx	lr
 80051de:	bf00      	nop

080051e0 <ADC_SoftwareStartConv>:
  * @brief  Enables the selected ADC software start conversion of the regular channels.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_SoftwareStartConv(ADC_TypeDef* ADCx)
{
 80051e0:	b480      	push	{r7}
 80051e2:	b083      	sub	sp, #12
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Enable the selected ADC conversion for regular group */
  ADCx->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	689b      	ldr	r3, [r3, #8]
 80051ec:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	609a      	str	r2, [r3, #8]
}
 80051f4:	370c      	adds	r7, #12
 80051f6:	46bd      	mov	sp, r7
 80051f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051fc:	4770      	bx	lr
 80051fe:	bf00      	nop

08005200 <ADC_GetSoftwareStartConvStatus>:
  * @brief  Gets the selected ADC Software start regular conversion Status.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The new state of ADC software start conversion (SET or RESET).
  */
FlagStatus ADC_GetSoftwareStartConvStatus(ADC_TypeDef* ADCx)
{
 8005200:	b480      	push	{r7}
 8005202:	b085      	sub	sp, #20
 8005204:	af00      	add	r7, sp, #0
 8005206:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 8005208:	2300      	movs	r3, #0
 800520a:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Check the status of SWSTART bit */
  if ((ADCx->CR2 & ADC_CR2_JSWSTART) != (uint32_t)RESET)
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	689b      	ldr	r3, [r3, #8]
 8005210:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005214:	2b00      	cmp	r3, #0
 8005216:	d002      	beq.n	800521e <ADC_GetSoftwareStartConvStatus+0x1e>
  {
    /* SWSTART bit is set */
    bitstatus = SET;
 8005218:	2301      	movs	r3, #1
 800521a:	73fb      	strb	r3, [r7, #15]
 800521c:	e001      	b.n	8005222 <ADC_GetSoftwareStartConvStatus+0x22>
  }
  else
  {
    /* SWSTART bit is reset */
    bitstatus = RESET;
 800521e:	2300      	movs	r3, #0
 8005220:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return the SWSTART bit status */
  return  bitstatus;
 8005222:	7bfb      	ldrb	r3, [r7, #15]
}
 8005224:	4618      	mov	r0, r3
 8005226:	3714      	adds	r7, #20
 8005228:	46bd      	mov	sp, r7
 800522a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522e:	4770      	bx	lr

08005230 <ADC_EOCOnEachRegularChannelCmd>:
  * @param  NewState: new state of the selected ADC EOC flag rising
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_EOCOnEachRegularChannelCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8005230:	b480      	push	{r7}
 8005232:	b083      	sub	sp, #12
 8005234:	af00      	add	r7, sp, #0
 8005236:	6078      	str	r0, [r7, #4]
 8005238:	460b      	mov	r3, r1
 800523a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800523c:	78fb      	ldrb	r3, [r7, #3]
 800523e:	2b00      	cmp	r3, #0
 8005240:	d006      	beq.n	8005250 <ADC_EOCOnEachRegularChannelCmd+0x20>
  {
    /* Enable the selected ADC EOC rising on each regular channel conversion */
    ADCx->CR2 |= (uint32_t)ADC_CR2_EOCS;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	689b      	ldr	r3, [r3, #8]
 8005246:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	609a      	str	r2, [r3, #8]
 800524e:	e005      	b.n	800525c <ADC_EOCOnEachRegularChannelCmd+0x2c>
  }
  else
  {
    /* Disable the selected ADC EOC rising on each regular channel conversion */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_EOCS);
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	689b      	ldr	r3, [r3, #8]
 8005254:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	609a      	str	r2, [r3, #8]
  }
}
 800525c:	370c      	adds	r7, #12
 800525e:	46bd      	mov	sp, r7
 8005260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005264:	4770      	bx	lr
 8005266:	bf00      	nop

08005268 <ADC_ContinuousModeCmd>:
  * @param  NewState: new state of the selected ADC continuous conversion mode
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_ContinuousModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8005268:	b480      	push	{r7}
 800526a:	b083      	sub	sp, #12
 800526c:	af00      	add	r7, sp, #0
 800526e:	6078      	str	r0, [r7, #4]
 8005270:	460b      	mov	r3, r1
 8005272:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005274:	78fb      	ldrb	r3, [r7, #3]
 8005276:	2b00      	cmp	r3, #0
 8005278:	d006      	beq.n	8005288 <ADC_ContinuousModeCmd+0x20>
  {
    /* Enable the selected ADC continuous conversion mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_CONT;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	689b      	ldr	r3, [r3, #8]
 800527e:	f043 0202 	orr.w	r2, r3, #2
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	609a      	str	r2, [r3, #8]
 8005286:	e005      	b.n	8005294 <ADC_ContinuousModeCmd+0x2c>
  }
  else
  {
    /* Disable the selected ADC continuous conversion mode */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_CONT);
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	689b      	ldr	r3, [r3, #8]
 800528c:	f023 0202 	bic.w	r2, r3, #2
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	609a      	str	r2, [r3, #8]
  }
}
 8005294:	370c      	adds	r7, #12
 8005296:	46bd      	mov	sp, r7
 8005298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800529c:	4770      	bx	lr
 800529e:	bf00      	nop

080052a0 <ADC_DiscModeChannelCountConfig>:
  * @param  Number: specifies the discontinuous mode regular channel count value.
  *          This number must be between 1 and 8.
  * @retval None
  */
void ADC_DiscModeChannelCountConfig(ADC_TypeDef* ADCx, uint8_t Number)
{
 80052a0:	b480      	push	{r7}
 80052a2:	b085      	sub	sp, #20
 80052a4:	af00      	add	r7, sp, #0
 80052a6:	6078      	str	r0, [r7, #4]
 80052a8:	460b      	mov	r3, r1
 80052aa:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpreg1 = 0;
 80052ac:	2300      	movs	r3, #0
 80052ae:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg2 = 0;
 80052b0:	2300      	movs	r3, #0
 80052b2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_REGULAR_DISC_NUMBER(Number));
  
  /* Get the old register value */
  tmpreg1 = ADCx->CR1;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	685b      	ldr	r3, [r3, #4]
 80052b8:	60fb      	str	r3, [r7, #12]
  
  /* Clear the old discontinuous mode channel count */
  tmpreg1 &= CR1_DISCNUM_RESET;
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80052c0:	60fb      	str	r3, [r7, #12]
  
  /* Set the discontinuous mode channel count */
  tmpreg2 = Number - 1;
 80052c2:	78fb      	ldrb	r3, [r7, #3]
 80052c4:	3b01      	subs	r3, #1
 80052c6:	60bb      	str	r3, [r7, #8]
  tmpreg1 |= tmpreg2 << 13;
 80052c8:	68bb      	ldr	r3, [r7, #8]
 80052ca:	035b      	lsls	r3, r3, #13
 80052cc:	68fa      	ldr	r2, [r7, #12]
 80052ce:	4313      	orrs	r3, r2
 80052d0:	60fb      	str	r3, [r7, #12]
  
  /* Store the new register value */
  ADCx->CR1 = tmpreg1;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	68fa      	ldr	r2, [r7, #12]
 80052d6:	605a      	str	r2, [r3, #4]
}
 80052d8:	3714      	adds	r7, #20
 80052da:	46bd      	mov	sp, r7
 80052dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e0:	4770      	bx	lr
 80052e2:	bf00      	nop

080052e4 <ADC_DiscModeCmd>:
  *         regular group channel.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_DiscModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 80052e4:	b480      	push	{r7}
 80052e6:	b083      	sub	sp, #12
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	6078      	str	r0, [r7, #4]
 80052ec:	460b      	mov	r3, r1
 80052ee:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80052f0:	78fb      	ldrb	r3, [r7, #3]
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d006      	beq.n	8005304 <ADC_DiscModeCmd+0x20>
  {
    /* Enable the selected ADC regular discontinuous mode */
    ADCx->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	685b      	ldr	r3, [r3, #4]
 80052fa:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	605a      	str	r2, [r3, #4]
 8005302:	e005      	b.n	8005310 <ADC_DiscModeCmd+0x2c>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    ADCx->CR1 &= (uint32_t)(~ADC_CR1_DISCEN);
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	685b      	ldr	r3, [r3, #4]
 8005308:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	605a      	str	r2, [r3, #4]
  }
}
 8005310:	370c      	adds	r7, #12
 8005312:	46bd      	mov	sp, r7
 8005314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005318:	4770      	bx	lr
 800531a:	bf00      	nop

0800531c <ADC_GetConversionValue>:
  * @brief  Returns the last ADCx conversion result data for regular channel.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The Data conversion value.
  */
uint16_t ADC_GetConversionValue(ADC_TypeDef* ADCx)
{
 800531c:	b480      	push	{r7}
 800531e:	b083      	sub	sp, #12
 8005320:	af00      	add	r7, sp, #0
 8005322:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Return the selected ADC conversion value */
  return (uint16_t) ADCx->DR;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005328:	b29b      	uxth	r3, r3
}
 800532a:	4618      	mov	r0, r3
 800532c:	370c      	adds	r7, #12
 800532e:	46bd      	mov	sp, r7
 8005330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005334:	4770      	bx	lr
 8005336:	bf00      	nop

08005338 <ADC_GetMultiModeConversionValue>:
  * @note   In triple mode, the value returned by this function is as following
  *           Data[15:0] : these bits contain alternatively the regular data of ADC1, ADC3 and ADC2.
  *           Data[31:16]: these bits contain alternatively the regular data of ADC2, ADC1 and ADC3.           
  */
uint32_t ADC_GetMultiModeConversionValue(void)
{
 8005338:	b480      	push	{r7}
 800533a:	af00      	add	r7, sp, #0
  /* Return the multi mode conversion value */
  return (*(__IO uint32_t *) CDR_ADDRESS);
 800533c:	4b03      	ldr	r3, [pc, #12]	; (800534c <ADC_GetMultiModeConversionValue+0x14>)
 800533e:	681b      	ldr	r3, [r3, #0]
}
 8005340:	4618      	mov	r0, r3
 8005342:	46bd      	mov	sp, r7
 8005344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005348:	4770      	bx	lr
 800534a:	bf00      	nop
 800534c:	40012308 	.word	0x40012308

08005350 <ADC_DMACmd>:
  * @param  NewState: new state of the selected ADC DMA transfer.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_DMACmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8005350:	b480      	push	{r7}
 8005352:	b083      	sub	sp, #12
 8005354:	af00      	add	r7, sp, #0
 8005356:	6078      	str	r0, [r7, #4]
 8005358:	460b      	mov	r3, r1
 800535a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800535c:	78fb      	ldrb	r3, [r7, #3]
 800535e:	2b00      	cmp	r3, #0
 8005360:	d006      	beq.n	8005370 <ADC_DMACmd+0x20>
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= (uint32_t)ADC_CR2_DMA;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	689b      	ldr	r3, [r3, #8]
 8005366:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	609a      	str	r2, [r3, #8]
 800536e:	e005      	b.n	800537c <ADC_DMACmd+0x2c>
  }
  else
  {
    /* Disable the selected ADC DMA request */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_DMA);
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	689b      	ldr	r3, [r3, #8]
 8005374:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	609a      	str	r2, [r3, #8]
  }
}
 800537c:	370c      	adds	r7, #12
 800537e:	46bd      	mov	sp, r7
 8005380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005384:	4770      	bx	lr
 8005386:	bf00      	nop

08005388 <ADC_DMARequestAfterLastTransferCmd>:
  * @param  NewState: new state of the selected ADC DMA request after last transfer.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_DMARequestAfterLastTransferCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8005388:	b480      	push	{r7}
 800538a:	b083      	sub	sp, #12
 800538c:	af00      	add	r7, sp, #0
 800538e:	6078      	str	r0, [r7, #4]
 8005390:	460b      	mov	r3, r1
 8005392:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005394:	78fb      	ldrb	r3, [r7, #3]
 8005396:	2b00      	cmp	r3, #0
 8005398:	d006      	beq.n	80053a8 <ADC_DMARequestAfterLastTransferCmd+0x20>
  {
    /* Enable the selected ADC DMA request after last transfer */
    ADCx->CR2 |= (uint32_t)ADC_CR2_DDS;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	689b      	ldr	r3, [r3, #8]
 800539e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	609a      	str	r2, [r3, #8]
 80053a6:	e005      	b.n	80053b4 <ADC_DMARequestAfterLastTransferCmd+0x2c>
  }
  else
  {
    /* Disable the selected ADC DMA request after last transfer */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_DDS);
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	689b      	ldr	r3, [r3, #8]
 80053ac:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	609a      	str	r2, [r3, #8]
  }
}
 80053b4:	370c      	adds	r7, #12
 80053b6:	46bd      	mov	sp, r7
 80053b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053bc:	4770      	bx	lr
 80053be:	bf00      	nop

080053c0 <ADC_MultiModeDMARequestAfterLastTransferCmd>:
  *         by ADC_CommonInitStruct.ADC_DMAAccessMode structure member) is 
  *          ADC_DMAAccessMode_1, ADC_DMAAccessMode_2 or ADC_DMAAccessMode_3.     
  * @retval None
  */
void ADC_MultiModeDMARequestAfterLastTransferCmd(FunctionalState NewState)
{
 80053c0:	b480      	push	{r7}
 80053c2:	b083      	sub	sp, #12
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	4603      	mov	r3, r0
 80053c8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80053ca:	79fb      	ldrb	r3, [r7, #7]
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d006      	beq.n	80053de <ADC_MultiModeDMARequestAfterLastTransferCmd+0x1e>
  {
    /* Enable the selected ADC DMA request after last transfer */
    ADC->CCR |= (uint32_t)ADC_CCR_DDS;
 80053d0:	4b08      	ldr	r3, [pc, #32]	; (80053f4 <ADC_MultiModeDMARequestAfterLastTransferCmd+0x34>)
 80053d2:	4a08      	ldr	r2, [pc, #32]	; (80053f4 <ADC_MultiModeDMARequestAfterLastTransferCmd+0x34>)
 80053d4:	6852      	ldr	r2, [r2, #4]
 80053d6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80053da:	605a      	str	r2, [r3, #4]
 80053dc:	e005      	b.n	80053ea <ADC_MultiModeDMARequestAfterLastTransferCmd+0x2a>
  }
  else
  {
    /* Disable the selected ADC DMA request after last transfer */
    ADC->CCR &= (uint32_t)(~ADC_CCR_DDS);
 80053de:	4b05      	ldr	r3, [pc, #20]	; (80053f4 <ADC_MultiModeDMARequestAfterLastTransferCmd+0x34>)
 80053e0:	4a04      	ldr	r2, [pc, #16]	; (80053f4 <ADC_MultiModeDMARequestAfterLastTransferCmd+0x34>)
 80053e2:	6852      	ldr	r2, [r2, #4]
 80053e4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80053e8:	605a      	str	r2, [r3, #4]
  }
}
 80053ea:	370c      	adds	r7, #12
 80053ec:	46bd      	mov	sp, r7
 80053ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f2:	4770      	bx	lr
 80053f4:	40012300 	.word	0x40012300

080053f8 <ADC_InjectedChannelConfig>:
  *            @arg ADC_SampleTime_144Cycles: Sample time equal to 144 cycles	
  *            @arg ADC_SampleTime_480Cycles: Sample time equal to 480 cycles	
  * @retval None
  */
void ADC_InjectedChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 80053f8:	b480      	push	{r7}
 80053fa:	b087      	sub	sp, #28
 80053fc:	af00      	add	r7, sp, #0
 80053fe:	6078      	str	r0, [r7, #4]
 8005400:	70f9      	strb	r1, [r7, #3]
 8005402:	70ba      	strb	r2, [r7, #2]
 8005404:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0, tmpreg3 = 0;
 8005406:	2300      	movs	r3, #0
 8005408:	617b      	str	r3, [r7, #20]
 800540a:	2300      	movs	r3, #0
 800540c:	613b      	str	r3, [r7, #16]
 800540e:	2300      	movs	r3, #0
 8005410:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_INJECTED_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8005412:	78fb      	ldrb	r3, [r7, #3]
 8005414:	2b09      	cmp	r3, #9
 8005416:	d923      	bls.n	8005460 <ADC_InjectedChannelConfig+0x68>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	68db      	ldr	r3, [r3, #12]
 800541c:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3*(ADC_Channel - 10));
 800541e:	78fb      	ldrb	r3, [r7, #3]
 8005420:	f1a3 020a 	sub.w	r2, r3, #10
 8005424:	4613      	mov	r3, r2
 8005426:	005b      	lsls	r3, r3, #1
 8005428:	4413      	add	r3, r2
 800542a:	2207      	movs	r2, #7
 800542c:	fa02 f303 	lsl.w	r3, r2, r3
 8005430:	613b      	str	r3, [r7, #16]
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8005432:	693b      	ldr	r3, [r7, #16]
 8005434:	43db      	mvns	r3, r3
 8005436:	697a      	ldr	r2, [r7, #20]
 8005438:	4013      	ands	r3, r2
 800543a:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3*(ADC_Channel - 10));
 800543c:	7879      	ldrb	r1, [r7, #1]
 800543e:	78fb      	ldrb	r3, [r7, #3]
 8005440:	f1a3 020a 	sub.w	r2, r3, #10
 8005444:	4613      	mov	r3, r2
 8005446:	005b      	lsls	r3, r3, #1
 8005448:	4413      	add	r3, r2
 800544a:	fa01 f303 	lsl.w	r3, r1, r3
 800544e:	613b      	str	r3, [r7, #16]
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8005450:	697a      	ldr	r2, [r7, #20]
 8005452:	693b      	ldr	r3, [r7, #16]
 8005454:	4313      	orrs	r3, r2
 8005456:	617b      	str	r3, [r7, #20]
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	697a      	ldr	r2, [r7, #20]
 800545c:	60da      	str	r2, [r3, #12]
 800545e:	e01e      	b.n	800549e <ADC_InjectedChannelConfig+0xa6>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	691b      	ldr	r3, [r3, #16]
 8005464:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 8005466:	78fa      	ldrb	r2, [r7, #3]
 8005468:	4613      	mov	r3, r2
 800546a:	005b      	lsls	r3, r3, #1
 800546c:	4413      	add	r3, r2
 800546e:	2207      	movs	r2, #7
 8005470:	fa02 f303 	lsl.w	r3, r2, r3
 8005474:	613b      	str	r3, [r7, #16]
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8005476:	693b      	ldr	r3, [r7, #16]
 8005478:	43db      	mvns	r3, r3
 800547a:	697a      	ldr	r2, [r7, #20]
 800547c:	4013      	ands	r3, r2
 800547e:	617b      	str	r3, [r7, #20]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 8005480:	7879      	ldrb	r1, [r7, #1]
 8005482:	78fa      	ldrb	r2, [r7, #3]
 8005484:	4613      	mov	r3, r2
 8005486:	005b      	lsls	r3, r3, #1
 8005488:	4413      	add	r3, r2
 800548a:	fa01 f303 	lsl.w	r3, r1, r3
 800548e:	613b      	str	r3, [r7, #16]
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8005490:	697a      	ldr	r2, [r7, #20]
 8005492:	693b      	ldr	r3, [r7, #16]
 8005494:	4313      	orrs	r3, r2
 8005496:	617b      	str	r3, [r7, #20]
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	697a      	ldr	r2, [r7, #20]
 800549c:	611a      	str	r2, [r3, #16]
  }
  /* Rank configuration */
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054a2:	617b      	str	r3, [r7, #20]
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_SET)>> 20;
 80054a4:	697b      	ldr	r3, [r7, #20]
 80054a6:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80054aa:	0d1b      	lsrs	r3, r3, #20
 80054ac:	60fb      	str	r3, [r7, #12]
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_SET << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	b2db      	uxtb	r3, r3
 80054b2:	78ba      	ldrb	r2, [r7, #2]
 80054b4:	1ad3      	subs	r3, r2, r3
 80054b6:	b2db      	uxtb	r3, r3
 80054b8:	3302      	adds	r3, #2
 80054ba:	b2db      	uxtb	r3, r3
 80054bc:	461a      	mov	r2, r3
 80054be:	4613      	mov	r3, r2
 80054c0:	009b      	lsls	r3, r3, #2
 80054c2:	4413      	add	r3, r2
 80054c4:	221f      	movs	r2, #31
 80054c6:	fa02 f303 	lsl.w	r3, r2, r3
 80054ca:	613b      	str	r3, [r7, #16]
  /* Clear the old JSQx bits for the selected rank */
  tmpreg1 &= ~tmpreg2;
 80054cc:	693b      	ldr	r3, [r7, #16]
 80054ce:	43db      	mvns	r3, r3
 80054d0:	697a      	ldr	r2, [r7, #20]
 80054d2:	4013      	ands	r3, r2
 80054d4:	617b      	str	r3, [r7, #20]
  /* Calculate the mask to set: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = (uint32_t)ADC_Channel << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
 80054d6:	78f9      	ldrb	r1, [r7, #3]
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	b2db      	uxtb	r3, r3
 80054dc:	78ba      	ldrb	r2, [r7, #2]
 80054de:	1ad3      	subs	r3, r2, r3
 80054e0:	b2db      	uxtb	r3, r3
 80054e2:	3302      	adds	r3, #2
 80054e4:	b2db      	uxtb	r3, r3
 80054e6:	461a      	mov	r2, r3
 80054e8:	4613      	mov	r3, r2
 80054ea:	009b      	lsls	r3, r3, #2
 80054ec:	4413      	add	r3, r2
 80054ee:	fa01 f303 	lsl.w	r3, r1, r3
 80054f2:	613b      	str	r3, [r7, #16]
  /* Set the JSQx bits for the selected rank */
  tmpreg1 |= tmpreg2;
 80054f4:	697a      	ldr	r2, [r7, #20]
 80054f6:	693b      	ldr	r3, [r7, #16]
 80054f8:	4313      	orrs	r3, r2
 80054fa:	617b      	str	r3, [r7, #20]
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	697a      	ldr	r2, [r7, #20]
 8005500:	639a      	str	r2, [r3, #56]	; 0x38
}
 8005502:	371c      	adds	r7, #28
 8005504:	46bd      	mov	sp, r7
 8005506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800550a:	4770      	bx	lr

0800550c <ADC_InjectedSequencerLengthConfig>:
  * @param  Length: The sequencer length. 
  *          This parameter must be a number between 1 to 4.
  * @retval None
  */
void ADC_InjectedSequencerLengthConfig(ADC_TypeDef* ADCx, uint8_t Length)
{
 800550c:	b480      	push	{r7}
 800550e:	b085      	sub	sp, #20
 8005510:	af00      	add	r7, sp, #0
 8005512:	6078      	str	r0, [r7, #4]
 8005514:	460b      	mov	r3, r1
 8005516:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpreg1 = 0;
 8005518:	2300      	movs	r3, #0
 800551a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg2 = 0;
 800551c:	2300      	movs	r3, #0
 800551e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_LENGTH(Length));
  
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005524:	60fb      	str	r3, [r7, #12]
  
  /* Clear the old injected sequence length JL bits */
  tmpreg1 &= JSQR_JL_RESET;
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800552c:	60fb      	str	r3, [r7, #12]
  
  /* Set the injected sequence length JL bits */
  tmpreg2 = Length - 1; 
 800552e:	78fb      	ldrb	r3, [r7, #3]
 8005530:	3b01      	subs	r3, #1
 8005532:	60bb      	str	r3, [r7, #8]
  tmpreg1 |= tmpreg2 << 20;
 8005534:	68bb      	ldr	r3, [r7, #8]
 8005536:	051b      	lsls	r3, r3, #20
 8005538:	68fa      	ldr	r2, [r7, #12]
 800553a:	4313      	orrs	r3, r2
 800553c:	60fb      	str	r3, [r7, #12]
  
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	68fa      	ldr	r2, [r7, #12]
 8005542:	639a      	str	r2, [r3, #56]	; 0x38
}
 8005544:	3714      	adds	r7, #20
 8005546:	46bd      	mov	sp, r7
 8005548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800554c:	4770      	bx	lr
 800554e:	bf00      	nop

08005550 <ADC_SetInjectedOffset>:
  * @param  Offset: the offset value for the selected ADC injected channel
  *          This parameter must be a 12bit value.
  * @retval None
  */
void ADC_SetInjectedOffset(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel, uint16_t Offset)
{
 8005550:	b480      	push	{r7}
 8005552:	b085      	sub	sp, #20
 8005554:	af00      	add	r7, sp, #0
 8005556:	6078      	str	r0, [r7, #4]
 8005558:	4613      	mov	r3, r2
 800555a:	460a      	mov	r2, r1
 800555c:	70fa      	strb	r2, [r7, #3]
 800555e:	803b      	strh	r3, [r7, #0]
    __IO uint32_t tmp = 0;
 8005560:	2300      	movs	r3, #0
 8005562:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));
  assert_param(IS_ADC_OFFSET(Offset));
  
  tmp = (uint32_t)ADCx;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	60fb      	str	r3, [r7, #12]
  tmp += ADC_InjectedChannel;
 8005568:	78fa      	ldrb	r2, [r7, #3]
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	4413      	add	r3, r2
 800556e:	60fb      	str	r3, [r7, #12]
  
  /* Set the selected injected channel data offset */
 *(__IO uint32_t *) tmp = (uint32_t)Offset;
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	883a      	ldrh	r2, [r7, #0]
 8005574:	601a      	str	r2, [r3, #0]
}
 8005576:	3714      	adds	r7, #20
 8005578:	46bd      	mov	sp, r7
 800557a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800557e:	4770      	bx	lr

08005580 <ADC_ExternalTrigInjectedConvConfig>:
  *            @arg ADC_ExternalTrigInjecConv_T8_CC4: Timer8 capture compare4 selected 
  *            @arg ADC_ExternalTrigInjecConv_Ext_IT15: External interrupt line 15 event selected                          
  * @retval None
  */
void ADC_ExternalTrigInjectedConvConfig(ADC_TypeDef* ADCx, uint32_t ADC_ExternalTrigInjecConv)
{
 8005580:	b480      	push	{r7}
 8005582:	b085      	sub	sp, #20
 8005584:	af00      	add	r7, sp, #0
 8005586:	6078      	str	r0, [r7, #4]
 8005588:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800558a:	2300      	movs	r3, #0
 800558c:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_EXT_INJEC_TRIG(ADC_ExternalTrigInjecConv));
  
  /* Get the old register value */
  tmpreg = ADCx->CR2;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	689b      	ldr	r3, [r3, #8]
 8005592:	60fb      	str	r3, [r7, #12]
  
  /* Clear the old external event selection for injected group */
  tmpreg &= CR2_JEXTSEL_RESET;
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 800559a:	60fb      	str	r3, [r7, #12]
  
  /* Set the external event selection for injected group */
  tmpreg |= ADC_ExternalTrigInjecConv;
 800559c:	68fa      	ldr	r2, [r7, #12]
 800559e:	683b      	ldr	r3, [r7, #0]
 80055a0:	4313      	orrs	r3, r2
 80055a2:	60fb      	str	r3, [r7, #12]
  
  /* Store the new register value */
  ADCx->CR2 = tmpreg;
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	68fa      	ldr	r2, [r7, #12]
 80055a8:	609a      	str	r2, [r3, #8]
}
 80055aa:	3714      	adds	r7, #20
 80055ac:	46bd      	mov	sp, r7
 80055ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b2:	4770      	bx	lr

080055b4 <ADC_ExternalTrigInjectedConvEdgeConfig>:
  *            @arg ADC_ExternalTrigInjecConvEdge_RisingFalling: detection on both rising 
  *                                                               and falling edge
  * @retval None
  */
void ADC_ExternalTrigInjectedConvEdgeConfig(ADC_TypeDef* ADCx, uint32_t ADC_ExternalTrigInjecConvEdge)
{
 80055b4:	b480      	push	{r7}
 80055b6:	b085      	sub	sp, #20
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	6078      	str	r0, [r7, #4]
 80055bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80055be:	2300      	movs	r3, #0
 80055c0:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_EXT_INJEC_TRIG_EDGE(ADC_ExternalTrigInjecConvEdge));
  /* Get the old register value */
  tmpreg = ADCx->CR2;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	689b      	ldr	r3, [r3, #8]
 80055c6:	60fb      	str	r3, [r7, #12]
  /* Clear the old external trigger edge for injected group */
  tmpreg &= CR2_JEXTEN_RESET;
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80055ce:	60fb      	str	r3, [r7, #12]
  /* Set the new external trigger edge for injected group */
  tmpreg |= ADC_ExternalTrigInjecConvEdge;
 80055d0:	68fa      	ldr	r2, [r7, #12]
 80055d2:	683b      	ldr	r3, [r7, #0]
 80055d4:	4313      	orrs	r3, r2
 80055d6:	60fb      	str	r3, [r7, #12]
  /* Store the new register value */
  ADCx->CR2 = tmpreg;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	68fa      	ldr	r2, [r7, #12]
 80055dc:	609a      	str	r2, [r3, #8]
}
 80055de:	3714      	adds	r7, #20
 80055e0:	46bd      	mov	sp, r7
 80055e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e6:	4770      	bx	lr

080055e8 <ADC_SoftwareStartInjectedConv>:
  * @brief  Enables the selected ADC software start conversion of the injected channels.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_SoftwareStartInjectedConv(ADC_TypeDef* ADCx)
{
 80055e8:	b480      	push	{r7}
 80055ea:	b083      	sub	sp, #12
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Enable the selected ADC conversion for injected group */
  ADCx->CR2 |= (uint32_t)ADC_CR2_JSWSTART;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	689b      	ldr	r3, [r3, #8]
 80055f4:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	609a      	str	r2, [r3, #8]
}
 80055fc:	370c      	adds	r7, #12
 80055fe:	46bd      	mov	sp, r7
 8005600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005604:	4770      	bx	lr
 8005606:	bf00      	nop

08005608 <ADC_GetSoftwareStartInjectedConvCmdStatus>:
  * @brief  Gets the selected ADC Software start injected conversion Status.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The new state of ADC software start injected conversion (SET or RESET).
  */
FlagStatus ADC_GetSoftwareStartInjectedConvCmdStatus(ADC_TypeDef* ADCx)
{
 8005608:	b480      	push	{r7}
 800560a:	b085      	sub	sp, #20
 800560c:	af00      	add	r7, sp, #0
 800560e:	6078      	str	r0, [r7, #4]
  FlagStatus bitstatus = RESET;
 8005610:	2300      	movs	r3, #0
 8005612:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Check the status of JSWSTART bit */
  if ((ADCx->CR2 & ADC_CR2_JSWSTART) != (uint32_t)RESET)
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	689b      	ldr	r3, [r3, #8]
 8005618:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800561c:	2b00      	cmp	r3, #0
 800561e:	d002      	beq.n	8005626 <ADC_GetSoftwareStartInjectedConvCmdStatus+0x1e>
  {
    /* JSWSTART bit is set */
    bitstatus = SET;
 8005620:	2301      	movs	r3, #1
 8005622:	73fb      	strb	r3, [r7, #15]
 8005624:	e001      	b.n	800562a <ADC_GetSoftwareStartInjectedConvCmdStatus+0x22>
  }
  else
  {
    /* JSWSTART bit is reset */
    bitstatus = RESET;
 8005626:	2300      	movs	r3, #0
 8005628:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the JSWSTART bit status */
  return  bitstatus;
 800562a:	7bfb      	ldrb	r3, [r7, #15]
}
 800562c:	4618      	mov	r0, r3
 800562e:	3714      	adds	r7, #20
 8005630:	46bd      	mov	sp, r7
 8005632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005636:	4770      	bx	lr

08005638 <ADC_AutoInjectedConvCmd>:
  * @param  NewState: new state of the selected ADC auto injected conversion
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_AutoInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8005638:	b480      	push	{r7}
 800563a:	b083      	sub	sp, #12
 800563c:	af00      	add	r7, sp, #0
 800563e:	6078      	str	r0, [r7, #4]
 8005640:	460b      	mov	r3, r1
 8005642:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005644:	78fb      	ldrb	r3, [r7, #3]
 8005646:	2b00      	cmp	r3, #0
 8005648:	d006      	beq.n	8005658 <ADC_AutoInjectedConvCmd+0x20>
  {
    /* Enable the selected ADC automatic injected group conversion */
    ADCx->CR1 |= (uint32_t)ADC_CR1_JAUTO;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	685b      	ldr	r3, [r3, #4]
 800564e:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	605a      	str	r2, [r3, #4]
 8005656:	e005      	b.n	8005664 <ADC_AutoInjectedConvCmd+0x2c>
  }
  else
  {
    /* Disable the selected ADC automatic injected group conversion */
    ADCx->CR1 &= (uint32_t)(~ADC_CR1_JAUTO);
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	685b      	ldr	r3, [r3, #4]
 800565c:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	605a      	str	r2, [r3, #4]
  }
}
 8005664:	370c      	adds	r7, #12
 8005666:	46bd      	mov	sp, r7
 8005668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800566c:	4770      	bx	lr
 800566e:	bf00      	nop

08005670 <ADC_InjectedDiscModeCmd>:
  *         group channel.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_InjectedDiscModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8005670:	b480      	push	{r7}
 8005672:	b083      	sub	sp, #12
 8005674:	af00      	add	r7, sp, #0
 8005676:	6078      	str	r0, [r7, #4]
 8005678:	460b      	mov	r3, r1
 800567a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800567c:	78fb      	ldrb	r3, [r7, #3]
 800567e:	2b00      	cmp	r3, #0
 8005680:	d006      	beq.n	8005690 <ADC_InjectedDiscModeCmd+0x20>
  {
    /* Enable the selected ADC injected discontinuous mode */
    ADCx->CR1 |= (uint32_t)ADC_CR1_JDISCEN;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	685b      	ldr	r3, [r3, #4]
 8005686:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	605a      	str	r2, [r3, #4]
 800568e:	e005      	b.n	800569c <ADC_InjectedDiscModeCmd+0x2c>
  }
  else
  {
    /* Disable the selected ADC injected discontinuous mode */
    ADCx->CR1 &= (uint32_t)(~ADC_CR1_JDISCEN);
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	685b      	ldr	r3, [r3, #4]
 8005694:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	605a      	str	r2, [r3, #4]
  }
}
 800569c:	370c      	adds	r7, #12
 800569e:	46bd      	mov	sp, r7
 80056a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a4:	4770      	bx	lr
 80056a6:	bf00      	nop

080056a8 <ADC_GetInjectedConversionValue>:
  *            @arg ADC_InjectedChannel_3: Injected Channel3 selected
  *            @arg ADC_InjectedChannel_4: Injected Channel4 selected
  * @retval The Data conversion value.
  */
uint16_t ADC_GetInjectedConversionValue(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel)
{
 80056a8:	b480      	push	{r7}
 80056aa:	b085      	sub	sp, #20
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	6078      	str	r0, [r7, #4]
 80056b0:	460b      	mov	r3, r1
 80056b2:	70fb      	strb	r3, [r7, #3]
  __IO uint32_t tmp = 0;
 80056b4:	2300      	movs	r3, #0
 80056b6:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));

  tmp = (uint32_t)ADCx;
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	60fb      	str	r3, [r7, #12]
  tmp += ADC_InjectedChannel + JDR_OFFSET;
 80056bc:	78fa      	ldrb	r2, [r7, #3]
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	4413      	add	r3, r2
 80056c2:	3328      	adds	r3, #40	; 0x28
 80056c4:	60fb      	str	r3, [r7, #12]
  
  /* Returns the selected injected channel conversion data value */
  return (uint16_t) (*(__IO uint32_t*)  tmp); 
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	b29b      	uxth	r3, r3
}
 80056cc:	4618      	mov	r0, r3
 80056ce:	3714      	adds	r7, #20
 80056d0:	46bd      	mov	sp, r7
 80056d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d6:	4770      	bx	lr

080056d8 <ADC_ITConfig>:
  * @param  NewState: new state of the specified ADC interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_ITConfig(ADC_TypeDef* ADCx, uint16_t ADC_IT, FunctionalState NewState)  
{
 80056d8:	b480      	push	{r7}
 80056da:	b085      	sub	sp, #20
 80056dc:	af00      	add	r7, sp, #0
 80056de:	6078      	str	r0, [r7, #4]
 80056e0:	4613      	mov	r3, r2
 80056e2:	460a      	mov	r2, r1
 80056e4:	807a      	strh	r2, [r7, #2]
 80056e6:	707b      	strb	r3, [r7, #1]
  uint32_t itmask = 0;
 80056e8:	2300      	movs	r3, #0
 80056ea:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_ADC_IT(ADC_IT)); 

  /* Get the ADC IT index */
  itmask = (uint8_t)ADC_IT;
 80056ec:	887b      	ldrh	r3, [r7, #2]
 80056ee:	b2db      	uxtb	r3, r3
 80056f0:	60fb      	str	r3, [r7, #12]
  itmask = (uint32_t)0x01 << itmask;    
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	2201      	movs	r2, #1
 80056f6:	fa02 f303 	lsl.w	r3, r2, r3
 80056fa:	60fb      	str	r3, [r7, #12]

  if (NewState != DISABLE)
 80056fc:	787b      	ldrb	r3, [r7, #1]
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d006      	beq.n	8005710 <ADC_ITConfig+0x38>
  {
    /* Enable the selected ADC interrupts */
    ADCx->CR1 |= itmask;
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	685a      	ldr	r2, [r3, #4]
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	431a      	orrs	r2, r3
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	605a      	str	r2, [r3, #4]
 800570e:	e006      	b.n	800571e <ADC_ITConfig+0x46>
  }
  else
  {
    /* Disable the selected ADC interrupts */
    ADCx->CR1 &= (~(uint32_t)itmask);
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	685a      	ldr	r2, [r3, #4]
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	43db      	mvns	r3, r3
 8005718:	401a      	ands	r2, r3
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	605a      	str	r2, [r3, #4]
  }
}
 800571e:	3714      	adds	r7, #20
 8005720:	46bd      	mov	sp, r7
 8005722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005726:	4770      	bx	lr

08005728 <ADC_GetFlagStatus>:
  *            @arg ADC_FLAG_STRT: Start of regular group conversion flag
  *            @arg ADC_FLAG_OVR: Overrun flag                                                 
  * @retval The new state of ADC_FLAG (SET or RESET).
  */
FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)
{
 8005728:	b480      	push	{r7}
 800572a:	b085      	sub	sp, #20
 800572c:	af00      	add	r7, sp, #0
 800572e:	6078      	str	r0, [r7, #4]
 8005730:	460b      	mov	r3, r1
 8005732:	70fb      	strb	r3, [r7, #3]
  FlagStatus bitstatus = RESET;
 8005734:	2300      	movs	r3, #0
 8005736:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (uint8_t)RESET)
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681a      	ldr	r2, [r3, #0]
 800573c:	78fb      	ldrb	r3, [r7, #3]
 800573e:	4013      	ands	r3, r2
 8005740:	2b00      	cmp	r3, #0
 8005742:	d002      	beq.n	800574a <ADC_GetFlagStatus+0x22>
  {
    /* ADC_FLAG is set */
    bitstatus = SET;
 8005744:	2301      	movs	r3, #1
 8005746:	73fb      	strb	r3, [r7, #15]
 8005748:	e001      	b.n	800574e <ADC_GetFlagStatus+0x26>
  }
  else
  {
    /* ADC_FLAG is reset */
    bitstatus = RESET;
 800574a:	2300      	movs	r3, #0
 800574c:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
 800574e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005750:	4618      	mov	r0, r3
 8005752:	3714      	adds	r7, #20
 8005754:	46bd      	mov	sp, r7
 8005756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575a:	4770      	bx	lr

0800575c <ADC_ClearFlag>:
  *            @arg ADC_FLAG_STRT: Start of regular group conversion flag
  *            @arg ADC_FLAG_OVR: Overrun flag                          
  * @retval None
  */
void ADC_ClearFlag(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)
{
 800575c:	b480      	push	{r7}
 800575e:	b083      	sub	sp, #12
 8005760:	af00      	add	r7, sp, #0
 8005762:	6078      	str	r0, [r7, #4]
 8005764:	460b      	mov	r3, r1
 8005766:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CLEAR_FLAG(ADC_FLAG));

  /* Clear the selected ADC flags */
  ADCx->SR = ~(uint32_t)ADC_FLAG;
 8005768:	78fb      	ldrb	r3, [r7, #3]
 800576a:	43da      	mvns	r2, r3
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	601a      	str	r2, [r3, #0]
}
 8005770:	370c      	adds	r7, #12
 8005772:	46bd      	mov	sp, r7
 8005774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005778:	4770      	bx	lr
 800577a:	bf00      	nop

0800577c <ADC_GetITStatus>:
  *            @arg ADC_IT_JEOC: End of injected conversion interrupt mask
  *            @arg ADC_IT_OVR: Overrun interrupt mask                        
  * @retval The new state of ADC_IT (SET or RESET).
  */
ITStatus ADC_GetITStatus(ADC_TypeDef* ADCx, uint16_t ADC_IT)
{
 800577c:	b480      	push	{r7}
 800577e:	b087      	sub	sp, #28
 8005780:	af00      	add	r7, sp, #0
 8005782:	6078      	str	r0, [r7, #4]
 8005784:	460b      	mov	r3, r1
 8005786:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;
 8005788:	2300      	movs	r3, #0
 800578a:	75fb      	strb	r3, [r7, #23]
  uint32_t itmask = 0, enablestatus = 0;
 800578c:	2300      	movs	r3, #0
 800578e:	613b      	str	r3, [r7, #16]
 8005790:	2300      	movs	r3, #0
 8005792:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_IT(ADC_IT));

  /* Get the ADC IT index */
  itmask = ADC_IT >> 8;
 8005794:	887b      	ldrh	r3, [r7, #2]
 8005796:	0a1b      	lsrs	r3, r3, #8
 8005798:	b29b      	uxth	r3, r3
 800579a:	613b      	str	r3, [r7, #16]

  /* Get the ADC_IT enable bit status */
  enablestatus = (ADCx->CR1 & ((uint32_t)0x01 << (uint8_t)ADC_IT)) ;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	685a      	ldr	r2, [r3, #4]
 80057a0:	887b      	ldrh	r3, [r7, #2]
 80057a2:	b2db      	uxtb	r3, r3
 80057a4:	2101      	movs	r1, #1
 80057a6:	fa01 f303 	lsl.w	r3, r1, r3
 80057aa:	4013      	ands	r3, r2
 80057ac:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified ADC interrupt */
  if (((ADCx->SR & itmask) != (uint32_t)RESET) && enablestatus)
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681a      	ldr	r2, [r3, #0]
 80057b2:	693b      	ldr	r3, [r7, #16]
 80057b4:	4013      	ands	r3, r2
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d005      	beq.n	80057c6 <ADC_GetITStatus+0x4a>
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d002      	beq.n	80057c6 <ADC_GetITStatus+0x4a>
  {
    /* ADC_IT is set */
    bitstatus = SET;
 80057c0:	2301      	movs	r3, #1
 80057c2:	75fb      	strb	r3, [r7, #23]
 80057c4:	e001      	b.n	80057ca <ADC_GetITStatus+0x4e>
  }
  else
  {
    /* ADC_IT is reset */
    bitstatus = RESET;
 80057c6:	2300      	movs	r3, #0
 80057c8:	75fb      	strb	r3, [r7, #23]
  }
  /* Return the ADC_IT status */
  return  bitstatus;
 80057ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80057cc:	4618      	mov	r0, r3
 80057ce:	371c      	adds	r7, #28
 80057d0:	46bd      	mov	sp, r7
 80057d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d6:	4770      	bx	lr

080057d8 <ADC_ClearITPendingBit>:
  *            @arg ADC_IT_JEOC: End of injected conversion interrupt mask
  *            @arg ADC_IT_OVR: Overrun interrupt mask                         
  * @retval None
  */
void ADC_ClearITPendingBit(ADC_TypeDef* ADCx, uint16_t ADC_IT)
{
 80057d8:	b480      	push	{r7}
 80057da:	b085      	sub	sp, #20
 80057dc:	af00      	add	r7, sp, #0
 80057de:	6078      	str	r0, [r7, #4]
 80057e0:	460b      	mov	r3, r1
 80057e2:	807b      	strh	r3, [r7, #2]
  uint8_t itmask = 0;
 80057e4:	2300      	movs	r3, #0
 80057e6:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_IT(ADC_IT)); 
  /* Get the ADC IT index */
  itmask = (uint8_t)(ADC_IT >> 8);
 80057e8:	887b      	ldrh	r3, [r7, #2]
 80057ea:	0a1b      	lsrs	r3, r3, #8
 80057ec:	b29b      	uxth	r3, r3
 80057ee:	73fb      	strb	r3, [r7, #15]
  /* Clear the selected ADC interrupt pending bits */
  ADCx->SR = ~(uint32_t)itmask;
 80057f0:	7bfb      	ldrb	r3, [r7, #15]
 80057f2:	43da      	mvns	r2, r3
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	601a      	str	r2, [r3, #0]
}                    
 80057f8:	3714      	adds	r7, #20
 80057fa:	46bd      	mov	sp, r7
 80057fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005800:	4770      	bx	lr
 8005802:	bf00      	nop

08005804 <NVIC_PriorityGroupConfig>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 8005804:	b480      	push	{r7}
 8005806:	b083      	sub	sp, #12
 8005808:	af00      	add	r7, sp, #0
 800580a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 800580c:	4a05      	ldr	r2, [pc, #20]	; (8005824 <NVIC_PriorityGroupConfig+0x20>)
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005814:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005818:	60d3      	str	r3, [r2, #12]
}
 800581a:	370c      	adds	r7, #12
 800581c:	46bd      	mov	sp, r7
 800581e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005822:	4770      	bx	lr
 8005824:	e000ed00 	.word	0xe000ed00

08005828 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8005828:	b480      	push	{r7}
 800582a:	b085      	sub	sp, #20
 800582c:	af00      	add	r7, sp, #0
 800582e:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 8005830:	2300      	movs	r3, #0
 8005832:	73fb      	strb	r3, [r7, #15]
 8005834:	2300      	movs	r3, #0
 8005836:	73bb      	strb	r3, [r7, #14]
 8005838:	230f      	movs	r3, #15
 800583a:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	78db      	ldrb	r3, [r3, #3]
 8005840:	2b00      	cmp	r3, #0
 8005842:	d037      	beq.n	80058b4 <NVIC_Init+0x8c>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8005844:	4b25      	ldr	r3, [pc, #148]	; (80058dc <NVIC_Init+0xb4>)
 8005846:	68db      	ldr	r3, [r3, #12]
 8005848:	43db      	mvns	r3, r3
 800584a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800584e:	0a1b      	lsrs	r3, r3, #8
 8005850:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 8005852:	7bfb      	ldrb	r3, [r7, #15]
 8005854:	f1c3 0304 	rsb	r3, r3, #4
 8005858:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 800585a:	7b7a      	ldrb	r2, [r7, #13]
 800585c:	7bfb      	ldrb	r3, [r7, #15]
 800585e:	fa42 f303 	asr.w	r3, r2, r3
 8005862:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	785b      	ldrb	r3, [r3, #1]
 8005868:	461a      	mov	r2, r3
 800586a:	7bbb      	ldrb	r3, [r7, #14]
 800586c:	fa02 f303 	lsl.w	r3, r2, r3
 8005870:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	789a      	ldrb	r2, [r3, #2]
 8005876:	7b7b      	ldrb	r3, [r7, #13]
 8005878:	4013      	ands	r3, r2
 800587a:	b2da      	uxtb	r2, r3
 800587c:	7bfb      	ldrb	r3, [r7, #15]
 800587e:	4313      	orrs	r3, r2
 8005880:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 8005882:	7bfb      	ldrb	r3, [r7, #15]
 8005884:	011b      	lsls	r3, r3, #4
 8005886:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8005888:	4a15      	ldr	r2, [pc, #84]	; (80058e0 <NVIC_Init+0xb8>)
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	781b      	ldrb	r3, [r3, #0]
 800588e:	4413      	add	r3, r2
 8005890:	7bfa      	ldrb	r2, [r7, #15]
 8005892:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8005896:	4b12      	ldr	r3, [pc, #72]	; (80058e0 <NVIC_Init+0xb8>)
 8005898:	687a      	ldr	r2, [r7, #4]
 800589a:	7812      	ldrb	r2, [r2, #0]
 800589c:	0952      	lsrs	r2, r2, #5
 800589e:	b2d2      	uxtb	r2, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80058a0:	6879      	ldr	r1, [r7, #4]
 80058a2:	7809      	ldrb	r1, [r1, #0]
 80058a4:	f001 011f 	and.w	r1, r1, #31
 80058a8:	2001      	movs	r0, #1
 80058aa:	fa00 f101 	lsl.w	r1, r0, r1
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80058ae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80058b2:	e00e      	b.n	80058d2 <NVIC_Init+0xaa>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80058b4:	4b0a      	ldr	r3, [pc, #40]	; (80058e0 <NVIC_Init+0xb8>)
 80058b6:	687a      	ldr	r2, [r7, #4]
 80058b8:	7812      	ldrb	r2, [r2, #0]
 80058ba:	0952      	lsrs	r2, r2, #5
 80058bc:	b2d2      	uxtb	r2, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80058be:	6879      	ldr	r1, [r7, #4]
 80058c0:	7809      	ldrb	r1, [r1, #0]
 80058c2:	f001 011f 	and.w	r1, r1, #31
 80058c6:	2001      	movs	r0, #1
 80058c8:	fa00 f101 	lsl.w	r1, r0, r1
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80058cc:	3220      	adds	r2, #32
 80058ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 80058d2:	3714      	adds	r7, #20
 80058d4:	46bd      	mov	sp, r7
 80058d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058da:	4770      	bx	lr
 80058dc:	e000ed00 	.word	0xe000ed00
 80058e0:	e000e100 	.word	0xe000e100

080058e4 <NVIC_SetVectorTable>:
  *     @arg NVIC_VectTab_FLASH: Vector Table in internal FLASH.
  * @param  Offset: Vector Table base offset field. This value must be a multiple of 0x200.
  * @retval None
  */
void NVIC_SetVectorTable(uint32_t NVIC_VectTab, uint32_t Offset)
{ 
 80058e4:	b480      	push	{r7}
 80058e6:	b083      	sub	sp, #12
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	6078      	str	r0, [r7, #4]
 80058ec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (uint32_t)0x1FFFFF80);
 80058ee:	4a07      	ldr	r2, [pc, #28]	; (800590c <NVIC_SetVectorTable+0x28>)
 80058f0:	683b      	ldr	r3, [r7, #0]
 80058f2:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 80058f6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80058fa:	6879      	ldr	r1, [r7, #4]
 80058fc:	430b      	orrs	r3, r1
 80058fe:	6093      	str	r3, [r2, #8]
}
 8005900:	370c      	adds	r7, #12
 8005902:	46bd      	mov	sp, r7
 8005904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005908:	4770      	bx	lr
 800590a:	bf00      	nop
 800590c:	e000ed00 	.word	0xe000ed00

08005910 <NVIC_SystemLPConfig>:
  *     @arg NVIC_LP_SLEEPONEXIT: Low Power Sleep on Exit.
  * @param  NewState: new state of LP condition. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void NVIC_SystemLPConfig(uint8_t LowPowerMode, FunctionalState NewState)
{
 8005910:	b480      	push	{r7}
 8005912:	b083      	sub	sp, #12
 8005914:	af00      	add	r7, sp, #0
 8005916:	4602      	mov	r2, r0
 8005918:	460b      	mov	r3, r1
 800591a:	71fa      	strb	r2, [r7, #7]
 800591c:	71bb      	strb	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
 800591e:	79bb      	ldrb	r3, [r7, #6]
 8005920:	2b00      	cmp	r3, #0
 8005922:	d006      	beq.n	8005932 <NVIC_SystemLPConfig+0x22>
  {
    SCB->SCR |= LowPowerMode;
 8005924:	4b09      	ldr	r3, [pc, #36]	; (800594c <NVIC_SystemLPConfig+0x3c>)
 8005926:	4a09      	ldr	r2, [pc, #36]	; (800594c <NVIC_SystemLPConfig+0x3c>)
 8005928:	6911      	ldr	r1, [r2, #16]
 800592a:	79fa      	ldrb	r2, [r7, #7]
 800592c:	430a      	orrs	r2, r1
 800592e:	611a      	str	r2, [r3, #16]
 8005930:	e006      	b.n	8005940 <NVIC_SystemLPConfig+0x30>
  }
  else
  {
    SCB->SCR &= (uint32_t)(~(uint32_t)LowPowerMode);
 8005932:	4b06      	ldr	r3, [pc, #24]	; (800594c <NVIC_SystemLPConfig+0x3c>)
 8005934:	4a05      	ldr	r2, [pc, #20]	; (800594c <NVIC_SystemLPConfig+0x3c>)
 8005936:	6911      	ldr	r1, [r2, #16]
 8005938:	79fa      	ldrb	r2, [r7, #7]
 800593a:	43d2      	mvns	r2, r2
 800593c:	400a      	ands	r2, r1
 800593e:	611a      	str	r2, [r3, #16]
  }
}
 8005940:	370c      	adds	r7, #12
 8005942:	46bd      	mov	sp, r7
 8005944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005948:	4770      	bx	lr
 800594a:	bf00      	nop
 800594c:	e000ed00 	.word	0xe000ed00

08005950 <SysTick_CLKSourceConfig>:
  *     @arg SysTick_CLKSource_HCLK_Div8: AHB clock divided by 8 selected as SysTick clock source.
  *     @arg SysTick_CLKSource_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
{
 8005950:	b480      	push	{r7}
 8005952:	b083      	sub	sp, #12
 8005954:	af00      	add	r7, sp, #0
 8005956:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	2b04      	cmp	r3, #4
 800595c:	d106      	bne.n	800596c <SysTick_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 800595e:	4b09      	ldr	r3, [pc, #36]	; (8005984 <SysTick_CLKSourceConfig+0x34>)
 8005960:	4a08      	ldr	r2, [pc, #32]	; (8005984 <SysTick_CLKSourceConfig+0x34>)
 8005962:	6812      	ldr	r2, [r2, #0]
 8005964:	f042 0204 	orr.w	r2, r2, #4
 8005968:	601a      	str	r2, [r3, #0]
 800596a:	e005      	b.n	8005978 <SysTick_CLKSourceConfig+0x28>
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 800596c:	4b05      	ldr	r3, [pc, #20]	; (8005984 <SysTick_CLKSourceConfig+0x34>)
 800596e:	4a05      	ldr	r2, [pc, #20]	; (8005984 <SysTick_CLKSourceConfig+0x34>)
 8005970:	6812      	ldr	r2, [r2, #0]
 8005972:	f022 0204 	bic.w	r2, r2, #4
 8005976:	601a      	str	r2, [r3, #0]
  }
}
 8005978:	370c      	adds	r7, #12
 800597a:	46bd      	mov	sp, r7
 800597c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005980:	4770      	bx	lr
 8005982:	bf00      	nop
 8005984:	e000e010 	.word	0xe000e010

08005988 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005988:	b580      	push	{r7, lr}
 800598a:	b086      	sub	sp, #24
 800598c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800598e:	2300      	movs	r3, #0
 8005990:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005992:	f000 fa77 	bl	8005e84 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005996:	4b0c      	ldr	r3, [pc, #48]	; (80059c8 <xTimerCreateTimerTask+0x40>)
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	2b00      	cmp	r3, #0
 800599c:	d00e      	beq.n	80059bc <xTimerCreateTimerTask+0x34>
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
 800599e:	2303      	movs	r3, #3
 80059a0:	9300      	str	r3, [sp, #0]
 80059a2:	2300      	movs	r3, #0
 80059a4:	9301      	str	r3, [sp, #4]
 80059a6:	2300      	movs	r3, #0
 80059a8:	9302      	str	r3, [sp, #8]
 80059aa:	2300      	movs	r3, #0
 80059ac:	9303      	str	r3, [sp, #12]
 80059ae:	4807      	ldr	r0, [pc, #28]	; (80059cc <xTimerCreateTimerTask+0x44>)
 80059b0:	4907      	ldr	r1, [pc, #28]	; (80059d0 <xTimerCreateTimerTask+0x48>)
 80059b2:	2246      	movs	r2, #70	; 0x46
 80059b4:	2300      	movs	r3, #0
 80059b6:	f000 fab5 	bl	8005f24 <xTaskGenericCreate>
 80059ba:	6078      	str	r0, [r7, #4]
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
	return xReturn;
 80059bc:	687b      	ldr	r3, [r7, #4]
}
 80059be:	4618      	mov	r0, r3
 80059c0:	3708      	adds	r7, #8
 80059c2:	46bd      	mov	sp, r7
 80059c4:	bd80      	pop	{r7, pc}
 80059c6:	bf00      	nop
 80059c8:	200000ac 	.word	0x200000ac
 80059cc:	08005b41 	.word	0x08005b41
 80059d0:	08008bd4 	.word	0x08008bd4

080059d4 <xTimerCreate>:
/*-----------------------------------------------------------*/

TimerHandle_t xTimerCreate( const char * const pcTimerName, const TickType_t xTimerPeriodInTicks, const UBaseType_t uxAutoReload, void * const pvTimerID, TimerCallbackFunction_t pxCallbackFunction ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 80059d4:	b580      	push	{r7, lr}
 80059d6:	b086      	sub	sp, #24
 80059d8:	af00      	add	r7, sp, #0
 80059da:	60f8      	str	r0, [r7, #12]
 80059dc:	60b9      	str	r1, [r7, #8]
 80059de:	607a      	str	r2, [r7, #4]
 80059e0:	603b      	str	r3, [r7, #0]
Timer_t *pxNewTimer;

	/* Allocate the timer structure. */
	if( xTimerPeriodInTicks == ( TickType_t ) 0U )
 80059e2:	68bb      	ldr	r3, [r7, #8]
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d102      	bne.n	80059ee <xTimerCreate+0x1a>
	{
		pxNewTimer = NULL;
 80059e8:	2300      	movs	r3, #0
 80059ea:	617b      	str	r3, [r7, #20]
 80059ec:	e01c      	b.n	8005a28 <xTimerCreate+0x54>
	}
	else
	{
		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) );
 80059ee:	2028      	movs	r0, #40	; 0x28
 80059f0:	f002 fe94 	bl	800871c <pvPortMalloc>
 80059f4:	6178      	str	r0, [r7, #20]
		if( pxNewTimer != NULL )
 80059f6:	697b      	ldr	r3, [r7, #20]
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d015      	beq.n	8005a28 <xTimerCreate+0x54>
		{
			/* Ensure the infrastructure used by the timer service task has been
			created/initialised. */
			prvCheckForValidListAndQueue();
 80059fc:	f000 fa42 	bl	8005e84 <prvCheckForValidListAndQueue>

			/* Initialise the timer structure members using the function parameters. */
			pxNewTimer->pcTimerName = pcTimerName;
 8005a00:	697b      	ldr	r3, [r7, #20]
 8005a02:	68fa      	ldr	r2, [r7, #12]
 8005a04:	601a      	str	r2, [r3, #0]
			pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8005a06:	697b      	ldr	r3, [r7, #20]
 8005a08:	68ba      	ldr	r2, [r7, #8]
 8005a0a:	619a      	str	r2, [r3, #24]
			pxNewTimer->uxAutoReload = uxAutoReload;
 8005a0c:	697b      	ldr	r3, [r7, #20]
 8005a0e:	687a      	ldr	r2, [r7, #4]
 8005a10:	61da      	str	r2, [r3, #28]
			pxNewTimer->pvTimerID = pvTimerID;
 8005a12:	697b      	ldr	r3, [r7, #20]
 8005a14:	683a      	ldr	r2, [r7, #0]
 8005a16:	621a      	str	r2, [r3, #32]
			pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8005a18:	697b      	ldr	r3, [r7, #20]
 8005a1a:	6a3a      	ldr	r2, [r7, #32]
 8005a1c:	625a      	str	r2, [r3, #36]	; 0x24
			vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8005a1e:	697b      	ldr	r3, [r7, #20]
 8005a20:	3304      	adds	r3, #4
 8005a22:	4618      	mov	r0, r3
 8005a24:	f002 fcbc 	bl	80083a0 <vListInitialiseItem>
	}

	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );

	return ( TimerHandle_t ) pxNewTimer;
 8005a28:	697b      	ldr	r3, [r7, #20]
}
 8005a2a:	4618      	mov	r0, r3
 8005a2c:	3718      	adds	r7, #24
 8005a2e:	46bd      	mov	sp, r7
 8005a30:	bd80      	pop	{r7, pc}
 8005a32:	bf00      	nop

08005a34 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005a34:	b580      	push	{r7, lr}
 8005a36:	b088      	sub	sp, #32
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	60f8      	str	r0, [r7, #12]
 8005a3c:	60b9      	str	r1, [r7, #8]
 8005a3e:	607a      	str	r2, [r7, #4]
 8005a40:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8005a42:	2300      	movs	r3, #0
 8005a44:	61fb      	str	r3, [r7, #28]
DaemonTaskMessage_t xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005a46:	4b1d      	ldr	r3, [pc, #116]	; (8005abc <xTimerGenericCommand+0x88>)
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d030      	beq.n	8005ab0 <xTimerGenericCommand+0x7c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005a4e:	68bb      	ldr	r3, [r7, #8]
 8005a50:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005a5a:	68bb      	ldr	r3, [r7, #8]
 8005a5c:	2b05      	cmp	r3, #5
 8005a5e:	dc1c      	bgt.n	8005a9a <xTimerGenericCommand+0x66>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005a60:	f001 fbce 	bl	8007200 <xTaskGetSchedulerState>
 8005a64:	4603      	mov	r3, r0
 8005a66:	2b02      	cmp	r3, #2
 8005a68:	d10b      	bne.n	8005a82 <xTimerGenericCommand+0x4e>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005a6a:	4b14      	ldr	r3, [pc, #80]	; (8005abc <xTimerGenericCommand+0x88>)
 8005a6c:	681a      	ldr	r2, [r3, #0]
 8005a6e:	f107 0310 	add.w	r3, r7, #16
 8005a72:	4610      	mov	r0, r2
 8005a74:	4619      	mov	r1, r3
 8005a76:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005a78:	2300      	movs	r3, #0
 8005a7a:	f002 f83b 	bl	8007af4 <xQueueGenericSend>
 8005a7e:	61f8      	str	r0, [r7, #28]
 8005a80:	e016      	b.n	8005ab0 <xTimerGenericCommand+0x7c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005a82:	4b0e      	ldr	r3, [pc, #56]	; (8005abc <xTimerGenericCommand+0x88>)
 8005a84:	681a      	ldr	r2, [r3, #0]
 8005a86:	f107 0310 	add.w	r3, r7, #16
 8005a8a:	4610      	mov	r0, r2
 8005a8c:	4619      	mov	r1, r3
 8005a8e:	2200      	movs	r2, #0
 8005a90:	2300      	movs	r3, #0
 8005a92:	f002 f82f 	bl	8007af4 <xQueueGenericSend>
 8005a96:	61f8      	str	r0, [r7, #28]
 8005a98:	e00a      	b.n	8005ab0 <xTimerGenericCommand+0x7c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005a9a:	4b08      	ldr	r3, [pc, #32]	; (8005abc <xTimerGenericCommand+0x88>)
 8005a9c:	681a      	ldr	r2, [r3, #0]
 8005a9e:	f107 0310 	add.w	r3, r7, #16
 8005aa2:	4610      	mov	r0, r2
 8005aa4:	4619      	mov	r1, r3
 8005aa6:	683a      	ldr	r2, [r7, #0]
 8005aa8:	2300      	movs	r3, #0
 8005aaa:	f002 f8c9 	bl	8007c40 <xQueueGenericSendFromISR>
 8005aae:	61f8      	str	r0, [r7, #28]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005ab0:	69fb      	ldr	r3, [r7, #28]
}
 8005ab2:	4618      	mov	r0, r3
 8005ab4:	3720      	adds	r7, #32
 8005ab6:	46bd      	mov	sp, r7
 8005ab8:	bd80      	pop	{r7, pc}
 8005aba:	bf00      	nop
 8005abc:	200000ac 	.word	0x200000ac

08005ac0 <pcTimerGetTimerName>:

#endif
/*-----------------------------------------------------------*/

const char * pcTimerGetTimerName( TimerHandle_t xTimer )
{
 8005ac0:	b480      	push	{r7}
 8005ac2:	b085      	sub	sp, #20
 8005ac4:	af00      	add	r7, sp, #0
 8005ac6:	6078      	str	r0, [r7, #4]
Timer_t *pxTimer = ( Timer_t * ) xTimer;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	60fb      	str	r3, [r7, #12]

	return pxTimer->pcTimerName;
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	681b      	ldr	r3, [r3, #0]
}
 8005ad0:	4618      	mov	r0, r3
 8005ad2:	3714      	adds	r7, #20
 8005ad4:	46bd      	mov	sp, r7
 8005ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ada:	4770      	bx	lr

08005adc <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005adc:	b580      	push	{r7, lr}
 8005ade:	b086      	sub	sp, #24
 8005ae0:	af02      	add	r7, sp, #8
 8005ae2:	6078      	str	r0, [r7, #4]
 8005ae4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005ae6:	4b15      	ldr	r3, [pc, #84]	; (8005b3c <prvProcessExpiredTimer+0x60>)
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	68db      	ldr	r3, [r3, #12]
 8005aec:	68db      	ldr	r3, [r3, #12]
 8005aee:	60fb      	str	r3, [r7, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	3304      	adds	r3, #4
 8005af4:	4618      	mov	r0, r3
 8005af6:	f002 fcbb 	bl	8008470 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	69db      	ldr	r3, [r3, #28]
 8005afe:	2b01      	cmp	r3, #1
 8005b00:	d115      	bne.n	8005b2e <prvProcessExpiredTimer+0x52>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	699a      	ldr	r2, [r3, #24]
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	4413      	add	r3, r2
 8005b0a:	68f8      	ldr	r0, [r7, #12]
 8005b0c:	4619      	mov	r1, r3
 8005b0e:	683a      	ldr	r2, [r7, #0]
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	f000 f8a9 	bl	8005c68 <prvInsertTimerInActiveList>
 8005b16:	4603      	mov	r3, r0
 8005b18:	2b01      	cmp	r3, #1
 8005b1a:	d108      	bne.n	8005b2e <prvProcessExpiredTimer+0x52>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005b1c:	2300      	movs	r3, #0
 8005b1e:	9300      	str	r3, [sp, #0]
 8005b20:	68f8      	ldr	r0, [r7, #12]
 8005b22:	2100      	movs	r1, #0
 8005b24:	687a      	ldr	r2, [r7, #4]
 8005b26:	2300      	movs	r3, #0
 8005b28:	f7ff ff84 	bl	8005a34 <xTimerGenericCommand>
 8005b2c:	60b8      	str	r0, [r7, #8]
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b32:	68f8      	ldr	r0, [r7, #12]
 8005b34:	4798      	blx	r3
}
 8005b36:	3710      	adds	r7, #16
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	bd80      	pop	{r7, pc}
 8005b3c:	200000a4 	.word	0x200000a4

08005b40 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8005b40:	b580      	push	{r7, lr}
 8005b42:	b084      	sub	sp, #16
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005b48:	f107 0308 	add.w	r3, r7, #8
 8005b4c:	4618      	mov	r0, r3
 8005b4e:	f000 f847 	bl	8005be0 <prvGetNextExpireTime>
 8005b52:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005b54:	68bb      	ldr	r3, [r7, #8]
 8005b56:	68f8      	ldr	r0, [r7, #12]
 8005b58:	4619      	mov	r1, r3
 8005b5a:	f000 f803 	bl	8005b64 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8005b5e:	f000 f8c5 	bl	8005cec <prvProcessReceivedCommands>
	}
 8005b62:	e7f1      	b.n	8005b48 <prvTimerTask+0x8>

08005b64 <prvProcessTimerOrBlockTask>:
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty )
{
 8005b64:	b580      	push	{r7, lr}
 8005b66:	b084      	sub	sp, #16
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	6078      	str	r0, [r7, #4]
 8005b6c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8005b6e:	f000 fe1b 	bl	80067a8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005b72:	f107 0308 	add.w	r3, r7, #8
 8005b76:	4618      	mov	r0, r3
 8005b78:	f000 f856 	bl	8005c28 <prvSampleTimeNow>
 8005b7c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8005b7e:	68bb      	ldr	r3, [r7, #8]
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d124      	bne.n	8005bce <prvProcessTimerOrBlockTask+0x6a>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005b84:	683b      	ldr	r3, [r7, #0]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d10a      	bne.n	8005ba0 <prvProcessTimerOrBlockTask+0x3c>
 8005b8a:	687a      	ldr	r2, [r7, #4]
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	429a      	cmp	r2, r3
 8005b90:	d806      	bhi.n	8005ba0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8005b92:	f000 fe17 	bl	80067c4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005b96:	6878      	ldr	r0, [r7, #4]
 8005b98:	68f9      	ldr	r1, [r7, #12]
 8005b9a:	f7ff ff9f 	bl	8005adc <prvProcessExpiredTimer>
 8005b9e:	e018      	b.n	8005bd2 <prvProcessTimerOrBlockTask+0x6e>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
 8005ba0:	4b0d      	ldr	r3, [pc, #52]	; (8005bd8 <prvProcessTimerOrBlockTask+0x74>)
 8005ba2:	681a      	ldr	r2, [r3, #0]
 8005ba4:	6879      	ldr	r1, [r7, #4]
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	1acb      	subs	r3, r1, r3
 8005baa:	4610      	mov	r0, r2
 8005bac:	4619      	mov	r1, r3
 8005bae:	f002 fbab 	bl	8008308 <vQueueWaitForMessageRestricted>

				if( xTaskResumeAll() == pdFALSE )
 8005bb2:	f000 fe07 	bl	80067c4 <xTaskResumeAll>
 8005bb6:	4603      	mov	r3, r0
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d10a      	bne.n	8005bd2 <prvProcessTimerOrBlockTask+0x6e>
				{
					/* Yield to wait for either a command to arrive, or the
					block time to expire.  If a command arrived between the
					critical section being exited and this yield then the yield
					will not cause the task to block. */
					portYIELD_WITHIN_API();
 8005bbc:	4b07      	ldr	r3, [pc, #28]	; (8005bdc <prvProcessTimerOrBlockTask+0x78>)
 8005bbe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005bc2:	601a      	str	r2, [r3, #0]
 8005bc4:	f3bf 8f4f 	dsb	sy
 8005bc8:	f3bf 8f6f 	isb	sy
 8005bcc:	e001      	b.n	8005bd2 <prvProcessTimerOrBlockTask+0x6e>
				}
			}
		}
		else
		{
			( void ) xTaskResumeAll();
 8005bce:	f000 fdf9 	bl	80067c4 <xTaskResumeAll>
		}
	}
}
 8005bd2:	3710      	adds	r7, #16
 8005bd4:	46bd      	mov	sp, r7
 8005bd6:	bd80      	pop	{r7, pc}
 8005bd8:	200000ac 	.word	0x200000ac
 8005bdc:	e000ed04 	.word	0xe000ed04

08005be0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8005be0:	b480      	push	{r7}
 8005be2:	b085      	sub	sp, #20
 8005be4:	af00      	add	r7, sp, #0
 8005be6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005be8:	4b0e      	ldr	r3, [pc, #56]	; (8005c24 <prvGetNextExpireTime+0x44>)
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	bf14      	ite	ne
 8005bf2:	2300      	movne	r3, #0
 8005bf4:	2301      	moveq	r3, #1
 8005bf6:	b2db      	uxtb	r3, r3
 8005bf8:	461a      	mov	r2, r3
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d105      	bne.n	8005c12 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005c06:	4b07      	ldr	r3, [pc, #28]	; (8005c24 <prvGetNextExpireTime+0x44>)
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	68db      	ldr	r3, [r3, #12]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	60fb      	str	r3, [r7, #12]
 8005c10:	e001      	b.n	8005c16 <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8005c12:	2300      	movs	r3, #0
 8005c14:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8005c16:	68fb      	ldr	r3, [r7, #12]
}
 8005c18:	4618      	mov	r0, r3
 8005c1a:	3714      	adds	r7, #20
 8005c1c:	46bd      	mov	sp, r7
 8005c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c22:	4770      	bx	lr
 8005c24:	200000a4 	.word	0x200000a4

08005c28 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8005c28:	b580      	push	{r7, lr}
 8005c2a:	b084      	sub	sp, #16
 8005c2c:	af00      	add	r7, sp, #0
 8005c2e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8005c30:	f000 fe4e 	bl	80068d0 <xTaskGetTickCount>
 8005c34:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8005c36:	4b0b      	ldr	r3, [pc, #44]	; (8005c64 <prvSampleTimeNow+0x3c>)
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	68fa      	ldr	r2, [r7, #12]
 8005c3c:	429a      	cmp	r2, r3
 8005c3e:	d205      	bcs.n	8005c4c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8005c40:	f000 f8ce 	bl	8005de0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2201      	movs	r2, #1
 8005c48:	601a      	str	r2, [r3, #0]
 8005c4a:	e002      	b.n	8005c52 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	2200      	movs	r2, #0
 8005c50:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8005c52:	4b04      	ldr	r3, [pc, #16]	; (8005c64 <prvSampleTimeNow+0x3c>)
 8005c54:	68fa      	ldr	r2, [r7, #12]
 8005c56:	601a      	str	r2, [r3, #0]

	return xTimeNow;
 8005c58:	68fb      	ldr	r3, [r7, #12]
}
 8005c5a:	4618      	mov	r0, r3
 8005c5c:	3710      	adds	r7, #16
 8005c5e:	46bd      	mov	sp, r7
 8005c60:	bd80      	pop	{r7, pc}
 8005c62:	bf00      	nop
 8005c64:	200000b0 	.word	0x200000b0

08005c68 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8005c68:	b580      	push	{r7, lr}
 8005c6a:	b086      	sub	sp, #24
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	60f8      	str	r0, [r7, #12]
 8005c70:	60b9      	str	r1, [r7, #8]
 8005c72:	607a      	str	r2, [r7, #4]
 8005c74:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8005c76:	2300      	movs	r3, #0
 8005c78:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	68ba      	ldr	r2, [r7, #8]
 8005c7e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	68fa      	ldr	r2, [r7, #12]
 8005c84:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8005c86:	68ba      	ldr	r2, [r7, #8]
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	429a      	cmp	r2, r3
 8005c8c:	d812      	bhi.n	8005cb4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
 8005c8e:	687a      	ldr	r2, [r7, #4]
 8005c90:	683b      	ldr	r3, [r7, #0]
 8005c92:	1ad2      	subs	r2, r2, r3
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	699b      	ldr	r3, [r3, #24]
 8005c98:	429a      	cmp	r2, r3
 8005c9a:	d302      	bcc.n	8005ca2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8005c9c:	2301      	movs	r3, #1
 8005c9e:	617b      	str	r3, [r7, #20]
 8005ca0:	e01b      	b.n	8005cda <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8005ca2:	4b10      	ldr	r3, [pc, #64]	; (8005ce4 <prvInsertTimerInActiveList+0x7c>)
 8005ca4:	681a      	ldr	r2, [r3, #0]
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	3304      	adds	r3, #4
 8005caa:	4610      	mov	r0, r2
 8005cac:	4619      	mov	r1, r3
 8005cae:	f002 fba7 	bl	8008400 <vListInsert>
 8005cb2:	e012      	b.n	8005cda <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005cb4:	687a      	ldr	r2, [r7, #4]
 8005cb6:	683b      	ldr	r3, [r7, #0]
 8005cb8:	429a      	cmp	r2, r3
 8005cba:	d206      	bcs.n	8005cca <prvInsertTimerInActiveList+0x62>
 8005cbc:	68ba      	ldr	r2, [r7, #8]
 8005cbe:	683b      	ldr	r3, [r7, #0]
 8005cc0:	429a      	cmp	r2, r3
 8005cc2:	d302      	bcc.n	8005cca <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8005cc4:	2301      	movs	r3, #1
 8005cc6:	617b      	str	r3, [r7, #20]
 8005cc8:	e007      	b.n	8005cda <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005cca:	4b07      	ldr	r3, [pc, #28]	; (8005ce8 <prvInsertTimerInActiveList+0x80>)
 8005ccc:	681a      	ldr	r2, [r3, #0]
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	3304      	adds	r3, #4
 8005cd2:	4610      	mov	r0, r2
 8005cd4:	4619      	mov	r1, r3
 8005cd6:	f002 fb93 	bl	8008400 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8005cda:	697b      	ldr	r3, [r7, #20]
}
 8005cdc:	4618      	mov	r0, r3
 8005cde:	3718      	adds	r7, #24
 8005ce0:	46bd      	mov	sp, r7
 8005ce2:	bd80      	pop	{r7, pc}
 8005ce4:	200000a8 	.word	0x200000a8
 8005ce8:	200000a4 	.word	0x200000a4

08005cec <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8005cec:	b580      	push	{r7, lr}
 8005cee:	b08a      	sub	sp, #40	; 0x28
 8005cf0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005cf2:	e063      	b.n	8005dbc <prvProcessReceivedCommands+0xd0>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8005cf4:	68bb      	ldr	r3, [r7, #8]
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	db60      	blt.n	8005dbc <prvProcessReceivedCommands+0xd0>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8005cfa:	693b      	ldr	r3, [r7, #16]
 8005cfc:	61fb      	str	r3, [r7, #28]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 8005cfe:	69fb      	ldr	r3, [r7, #28]
 8005d00:	695b      	ldr	r3, [r3, #20]
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d004      	beq.n	8005d10 <prvProcessReceivedCommands+0x24>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005d06:	69fb      	ldr	r3, [r7, #28]
 8005d08:	3304      	adds	r3, #4
 8005d0a:	4618      	mov	r0, r3
 8005d0c:	f002 fbb0 	bl	8008470 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005d10:	1d3b      	adds	r3, r7, #4
 8005d12:	4618      	mov	r0, r3
 8005d14:	f7ff ff88 	bl	8005c28 <prvSampleTimeNow>
 8005d18:	61b8      	str	r0, [r7, #24]

			switch( xMessage.xMessageID )
 8005d1a:	68bb      	ldr	r3, [r7, #8]
 8005d1c:	2b09      	cmp	r3, #9
 8005d1e:	d84c      	bhi.n	8005dba <prvProcessReceivedCommands+0xce>
 8005d20:	a201      	add	r2, pc, #4	; (adr r2, 8005d28 <prvProcessReceivedCommands+0x3c>)
 8005d22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d26:	bf00      	nop
 8005d28:	08005d51 	.word	0x08005d51
 8005d2c:	08005d51 	.word	0x08005d51
 8005d30:	08005d51 	.word	0x08005d51
 8005d34:	08005dbb 	.word	0x08005dbb
 8005d38:	08005d97 	.word	0x08005d97
 8005d3c:	08005db3 	.word	0x08005db3
 8005d40:	08005d51 	.word	0x08005d51
 8005d44:	08005d51 	.word	0x08005d51
 8005d48:	08005dbb 	.word	0x08005dbb
 8005d4c:	08005d97 	.word	0x08005d97
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
 8005d50:	68fa      	ldr	r2, [r7, #12]
 8005d52:	69fb      	ldr	r3, [r7, #28]
 8005d54:	699b      	ldr	r3, [r3, #24]
 8005d56:	441a      	add	r2, r3
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	69f8      	ldr	r0, [r7, #28]
 8005d5c:	4611      	mov	r1, r2
 8005d5e:	69ba      	ldr	r2, [r7, #24]
 8005d60:	f7ff ff82 	bl	8005c68 <prvInsertTimerInActiveList>
 8005d64:	4603      	mov	r3, r0
 8005d66:	2b01      	cmp	r3, #1
 8005d68:	d114      	bne.n	8005d94 <prvProcessReceivedCommands+0xa8>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005d6a:	69fb      	ldr	r3, [r7, #28]
 8005d6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d6e:	69f8      	ldr	r0, [r7, #28]
 8005d70:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8005d72:	69fb      	ldr	r3, [r7, #28]
 8005d74:	69db      	ldr	r3, [r3, #28]
 8005d76:	2b01      	cmp	r3, #1
 8005d78:	d10c      	bne.n	8005d94 <prvProcessReceivedCommands+0xa8>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8005d7a:	68fa      	ldr	r2, [r7, #12]
 8005d7c:	69fb      	ldr	r3, [r7, #28]
 8005d7e:	699b      	ldr	r3, [r3, #24]
 8005d80:	4413      	add	r3, r2
 8005d82:	2200      	movs	r2, #0
 8005d84:	9200      	str	r2, [sp, #0]
 8005d86:	69f8      	ldr	r0, [r7, #28]
 8005d88:	2100      	movs	r1, #0
 8005d8a:	461a      	mov	r2, r3
 8005d8c:	2300      	movs	r3, #0
 8005d8e:	f7ff fe51 	bl	8005a34 <xTimerGenericCommand>
 8005d92:	6178      	str	r0, [r7, #20]
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					break;
 8005d94:	e012      	b.n	8005dbc <prvProcessReceivedCommands+0xd0>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8005d96:	68fa      	ldr	r2, [r7, #12]
 8005d98:	69fb      	ldr	r3, [r7, #28]
 8005d9a:	619a      	str	r2, [r3, #24]
					longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot be
					zero the next expiry time can only be in the future, meaning
					(unlike for the xTimerStart() case above) there is no fail case
					that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8005d9c:	69fb      	ldr	r3, [r7, #28]
 8005d9e:	699a      	ldr	r2, [r3, #24]
 8005da0:	69bb      	ldr	r3, [r7, #24]
 8005da2:	4413      	add	r3, r2
 8005da4:	69f8      	ldr	r0, [r7, #28]
 8005da6:	4619      	mov	r1, r3
 8005da8:	69ba      	ldr	r2, [r7, #24]
 8005daa:	69bb      	ldr	r3, [r7, #24]
 8005dac:	f7ff ff5c 	bl	8005c68 <prvInsertTimerInActiveList>
					break;
 8005db0:	e004      	b.n	8005dbc <prvProcessReceivedCommands+0xd0>

				case tmrCOMMAND_DELETE :
					/* The timer has already been removed from the active list,
					just free up the memory. */
					vPortFree( pxTimer );
 8005db2:	69f8      	ldr	r0, [r7, #28]
 8005db4:	f002 fd4a 	bl	800884c <vPortFree>
					break;
 8005db8:	e000      	b.n	8005dbc <prvProcessReceivedCommands+0xd0>

				default	:
					/* Don't expect to get here. */
					break;
 8005dba:	bf00      	nop
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005dbc:	4b07      	ldr	r3, [pc, #28]	; (8005ddc <prvProcessReceivedCommands+0xf0>)
 8005dbe:	681a      	ldr	r2, [r3, #0]
 8005dc0:	f107 0308 	add.w	r3, r7, #8
 8005dc4:	4610      	mov	r0, r2
 8005dc6:	4619      	mov	r1, r3
 8005dc8:	2200      	movs	r2, #0
 8005dca:	2300      	movs	r3, #0
 8005dcc:	f001 ffd6 	bl	8007d7c <xQueueGenericReceive>
 8005dd0:	4603      	mov	r3, r0
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d18e      	bne.n	8005cf4 <prvProcessReceivedCommands+0x8>
					/* Don't expect to get here. */
					break;
			}
		}
	}
}
 8005dd6:	3720      	adds	r7, #32
 8005dd8:	46bd      	mov	sp, r7
 8005dda:	bd80      	pop	{r7, pc}
 8005ddc:	200000ac 	.word	0x200000ac

08005de0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8005de0:	b580      	push	{r7, lr}
 8005de2:	b088      	sub	sp, #32
 8005de4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005de6:	e037      	b.n	8005e58 <prvSwitchTimerLists+0x78>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005de8:	4b24      	ldr	r3, [pc, #144]	; (8005e7c <prvSwitchTimerLists+0x9c>)
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	68db      	ldr	r3, [r3, #12]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	617b      	str	r3, [r7, #20]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005df2:	4b22      	ldr	r3, [pc, #136]	; (8005e7c <prvSwitchTimerLists+0x9c>)
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	68db      	ldr	r3, [r3, #12]
 8005df8:	68db      	ldr	r3, [r3, #12]
 8005dfa:	613b      	str	r3, [r7, #16]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005dfc:	693b      	ldr	r3, [r7, #16]
 8005dfe:	3304      	adds	r3, #4
 8005e00:	4618      	mov	r0, r3
 8005e02:	f002 fb35 	bl	8008470 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005e06:	693b      	ldr	r3, [r7, #16]
 8005e08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e0a:	6938      	ldr	r0, [r7, #16]
 8005e0c:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8005e0e:	693b      	ldr	r3, [r7, #16]
 8005e10:	69db      	ldr	r3, [r3, #28]
 8005e12:	2b01      	cmp	r3, #1
 8005e14:	d120      	bne.n	8005e58 <prvSwitchTimerLists+0x78>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8005e16:	693b      	ldr	r3, [r7, #16]
 8005e18:	699a      	ldr	r2, [r3, #24]
 8005e1a:	697b      	ldr	r3, [r7, #20]
 8005e1c:	4413      	add	r3, r2
 8005e1e:	60fb      	str	r3, [r7, #12]
			if( xReloadTime > xNextExpireTime )
 8005e20:	68fa      	ldr	r2, [r7, #12]
 8005e22:	697b      	ldr	r3, [r7, #20]
 8005e24:	429a      	cmp	r2, r3
 8005e26:	d90e      	bls.n	8005e46 <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8005e28:	693b      	ldr	r3, [r7, #16]
 8005e2a:	68fa      	ldr	r2, [r7, #12]
 8005e2c:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005e2e:	693b      	ldr	r3, [r7, #16]
 8005e30:	693a      	ldr	r2, [r7, #16]
 8005e32:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005e34:	4b11      	ldr	r3, [pc, #68]	; (8005e7c <prvSwitchTimerLists+0x9c>)
 8005e36:	681a      	ldr	r2, [r3, #0]
 8005e38:	693b      	ldr	r3, [r7, #16]
 8005e3a:	3304      	adds	r3, #4
 8005e3c:	4610      	mov	r0, r2
 8005e3e:	4619      	mov	r1, r3
 8005e40:	f002 fade 	bl	8008400 <vListInsert>
 8005e44:	e008      	b.n	8005e58 <prvSwitchTimerLists+0x78>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005e46:	2300      	movs	r3, #0
 8005e48:	9300      	str	r3, [sp, #0]
 8005e4a:	6938      	ldr	r0, [r7, #16]
 8005e4c:	2100      	movs	r1, #0
 8005e4e:	697a      	ldr	r2, [r7, #20]
 8005e50:	2300      	movs	r3, #0
 8005e52:	f7ff fdef 	bl	8005a34 <xTimerGenericCommand>
 8005e56:	60b8      	str	r0, [r7, #8]

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005e58:	4b08      	ldr	r3, [pc, #32]	; (8005e7c <prvSwitchTimerLists+0x9c>)
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d1c2      	bne.n	8005de8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8005e62:	4b06      	ldr	r3, [pc, #24]	; (8005e7c <prvSwitchTimerLists+0x9c>)
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	607b      	str	r3, [r7, #4]
	pxCurrentTimerList = pxOverflowTimerList;
 8005e68:	4b05      	ldr	r3, [pc, #20]	; (8005e80 <prvSwitchTimerLists+0xa0>)
 8005e6a:	681a      	ldr	r2, [r3, #0]
 8005e6c:	4b03      	ldr	r3, [pc, #12]	; (8005e7c <prvSwitchTimerLists+0x9c>)
 8005e6e:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
 8005e70:	4b03      	ldr	r3, [pc, #12]	; (8005e80 <prvSwitchTimerLists+0xa0>)
 8005e72:	687a      	ldr	r2, [r7, #4]
 8005e74:	601a      	str	r2, [r3, #0]
}
 8005e76:	3718      	adds	r7, #24
 8005e78:	46bd      	mov	sp, r7
 8005e7a:	bd80      	pop	{r7, pc}
 8005e7c:	200000a4 	.word	0x200000a4
 8005e80:	200000a8 	.word	0x200000a8

08005e84 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8005e84:	b580      	push	{r7, lr}
 8005e86:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8005e88:	f002 fba8 	bl	80085dc <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8005e8c:	4b0d      	ldr	r3, [pc, #52]	; (8005ec4 <prvCheckForValidListAndQueue+0x40>)
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d113      	bne.n	8005ebc <prvCheckForValidListAndQueue+0x38>
		{
			vListInitialise( &xActiveTimerList1 );
 8005e94:	480c      	ldr	r0, [pc, #48]	; (8005ec8 <prvCheckForValidListAndQueue+0x44>)
 8005e96:	f002 fa63 	bl	8008360 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8005e9a:	480c      	ldr	r0, [pc, #48]	; (8005ecc <prvCheckForValidListAndQueue+0x48>)
 8005e9c:	f002 fa60 	bl	8008360 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8005ea0:	4b0b      	ldr	r3, [pc, #44]	; (8005ed0 <prvCheckForValidListAndQueue+0x4c>)
 8005ea2:	4a09      	ldr	r2, [pc, #36]	; (8005ec8 <prvCheckForValidListAndQueue+0x44>)
 8005ea4:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8005ea6:	4b0b      	ldr	r3, [pc, #44]	; (8005ed4 <prvCheckForValidListAndQueue+0x50>)
 8005ea8:	4a08      	ldr	r2, [pc, #32]	; (8005ecc <prvCheckForValidListAndQueue+0x48>)
 8005eaa:	601a      	str	r2, [r3, #0]
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8005eac:	2005      	movs	r0, #5
 8005eae:	210c      	movs	r1, #12
 8005eb0:	2200      	movs	r2, #0
 8005eb2:	f001 fda3 	bl	80079fc <xQueueGenericCreate>
 8005eb6:	4602      	mov	r2, r0
 8005eb8:	4b02      	ldr	r3, [pc, #8]	; (8005ec4 <prvCheckForValidListAndQueue+0x40>)
 8005eba:	601a      	str	r2, [r3, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005ebc:	f002 fba6 	bl	800860c <vPortExitCritical>
}
 8005ec0:	bd80      	pop	{r7, pc}
 8005ec2:	bf00      	nop
 8005ec4:	200000ac 	.word	0x200000ac
 8005ec8:	2000007c 	.word	0x2000007c
 8005ecc:	20000090 	.word	0x20000090
 8005ed0:	200000a4 	.word	0x200000a4
 8005ed4:	200000a8 	.word	0x200000a8

08005ed8 <xTimerIsTimerActive>:
/*-----------------------------------------------------------*/

BaseType_t xTimerIsTimerActive( TimerHandle_t xTimer )
{
 8005ed8:	b580      	push	{r7, lr}
 8005eda:	b084      	sub	sp, #16
 8005edc:	af00      	add	r7, sp, #0
 8005ede:	6078      	str	r0, [r7, #4]
BaseType_t xTimerIsInActiveList;
Timer_t *pxTimer = ( Timer_t * ) xTimer;
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	60fb      	str	r3, [r7, #12]

	/* Is the timer in the list of active timers? */
	taskENTER_CRITICAL();
 8005ee4:	f002 fb7a 	bl	80085dc <vPortEnterCritical>
	{
		/* Checking to see if it is in the NULL list in effect checks to see if
		it is referenced from either the current or the overflow timer lists in
		one go, but the logic has to be reversed, hence the '!'. */
		xTimerIsInActiveList = ( BaseType_t ) !( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) );
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	695b      	ldr	r3, [r3, #20]
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	bf0c      	ite	eq
 8005ef0:	2300      	moveq	r3, #0
 8005ef2:	2301      	movne	r3, #1
 8005ef4:	b2db      	uxtb	r3, r3
 8005ef6:	60bb      	str	r3, [r7, #8]
	}
	taskEXIT_CRITICAL();
 8005ef8:	f002 fb88 	bl	800860c <vPortExitCritical>

	return xTimerIsInActiveList;
 8005efc:	68bb      	ldr	r3, [r7, #8]
} /*lint !e818 Can't be pointer to const due to the typedef. */
 8005efe:	4618      	mov	r0, r3
 8005f00:	3710      	adds	r7, #16
 8005f02:	46bd      	mov	sp, r7
 8005f04:	bd80      	pop	{r7, pc}
 8005f06:	bf00      	nop

08005f08 <pvTimerGetTimerID>:
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
 8005f08:	b480      	push	{r7}
 8005f0a:	b085      	sub	sp, #20
 8005f0c:	af00      	add	r7, sp, #0
 8005f0e:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = ( Timer_t * ) xTimer;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	60fb      	str	r3, [r7, #12]

	return pxTimer->pvTimerID;
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	6a1b      	ldr	r3, [r3, #32]
}
 8005f18:	4618      	mov	r0, r3
 8005f1a:	3714      	adds	r7, #20
 8005f1c:	46bd      	mov	sp, r7
 8005f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f22:	4770      	bx	lr

08005f24 <xTaskGenericCreate>:

#endif
/*-----------------------------------------------------------*/

BaseType_t xTaskGenericCreate( TaskFunction_t pxTaskCode, const char * const pcName, const uint16_t usStackDepth, void * const pvParameters, UBaseType_t uxPriority, TaskHandle_t * const pxCreatedTask, StackType_t * const puxStackBuffer, const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 8005f24:	b580      	push	{r7, lr}
 8005f26:	b08a      	sub	sp, #40	; 0x28
 8005f28:	af02      	add	r7, sp, #8
 8005f2a:	60f8      	str	r0, [r7, #12]
 8005f2c:	60b9      	str	r1, [r7, #8]
 8005f2e:	603b      	str	r3, [r7, #0]
 8005f30:	4613      	mov	r3, r2
 8005f32:	80fb      	strh	r3, [r7, #6]
	configASSERT( pxTaskCode );
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );

	/* Allocate the memory required by the TCB and stack for the new task,
	checking that the allocation was successful. */
	pxNewTCB = prvAllocateTCBAndStack( usStackDepth, puxStackBuffer );
 8005f34:	88fb      	ldrh	r3, [r7, #6]
 8005f36:	4618      	mov	r0, r3
 8005f38:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005f3a:	f001 f8e5 	bl	8007108 <prvAllocateTCBAndStack>
 8005f3e:	61b8      	str	r0, [r7, #24]

	if( pxNewTCB != NULL )
 8005f40:	69bb      	ldr	r3, [r7, #24]
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d065      	beq.n	8006012 <xTaskGenericCreate+0xee>
		stack grows from high memory to low (as per the 80x86) or vice versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
 8005f46:	69bb      	ldr	r3, [r7, #24]
 8005f48:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005f4a:	88fb      	ldrh	r3, [r7, #6]
 8005f4c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005f50:	3b01      	subs	r3, #1
 8005f52:	009b      	lsls	r3, r3, #2
 8005f54:	4413      	add	r3, r2
 8005f56:	617b      	str	r3, [r7, #20]
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8005f58:	697b      	ldr	r3, [r7, #20]
 8005f5a:	f023 0307 	bic.w	r3, r3, #7
 8005f5e:	617b      	str	r3, [r7, #20]
			pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
		}
		#endif /* portSTACK_GROWTH */

		/* Setup the newly allocated TCB with the initial state of the task. */
		prvInitialiseTCBVariables( pxNewTCB, pcName, uxPriority, xRegions, usStackDepth );
 8005f60:	88fb      	ldrh	r3, [r7, #6]
 8005f62:	9300      	str	r3, [sp, #0]
 8005f64:	69b8      	ldr	r0, [r7, #24]
 8005f66:	68b9      	ldr	r1, [r7, #8]
 8005f68:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005f6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f6c:	f000 ffcc 	bl	8006f08 <prvInitialiseTCBVariables>
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else /* portUSING_MPU_WRAPPERS */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005f70:	6978      	ldr	r0, [r7, #20]
 8005f72:	68f9      	ldr	r1, [r7, #12]
 8005f74:	683a      	ldr	r2, [r7, #0]
 8005f76:	f002 faa5 	bl	80084c4 <pxPortInitialiseStack>
 8005f7a:	4602      	mov	r2, r0
 8005f7c:	69bb      	ldr	r3, [r7, #24]
 8005f7e:	601a      	str	r2, [r3, #0]
		}
		#endif /* portUSING_MPU_WRAPPERS */

		if( ( void * ) pxCreatedTask != NULL )
 8005f80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d002      	beq.n	8005f8c <xTaskGenericCreate+0x68>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005f86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f88:	69ba      	ldr	r2, [r7, #24]
 8005f8a:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Ensure interrupts don't access the task lists while they are being
		updated. */
		taskENTER_CRITICAL();
 8005f8c:	f002 fb26 	bl	80085dc <vPortEnterCritical>
		{
			uxCurrentNumberOfTasks++;
 8005f90:	4b2e      	ldr	r3, [pc, #184]	; (800604c <xTaskGenericCreate+0x128>)
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	1c5a      	adds	r2, r3, #1
 8005f96:	4b2d      	ldr	r3, [pc, #180]	; (800604c <xTaskGenericCreate+0x128>)
 8005f98:	601a      	str	r2, [r3, #0]
			if( pxCurrentTCB == NULL )
 8005f9a:	4b2d      	ldr	r3, [pc, #180]	; (8006050 <xTaskGenericCreate+0x12c>)
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d109      	bne.n	8005fb6 <xTaskGenericCreate+0x92>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
 8005fa2:	4b2b      	ldr	r3, [pc, #172]	; (8006050 <xTaskGenericCreate+0x12c>)
 8005fa4:	69ba      	ldr	r2, [r7, #24]
 8005fa6:	601a      	str	r2, [r3, #0]

				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005fa8:	4b28      	ldr	r3, [pc, #160]	; (800604c <xTaskGenericCreate+0x128>)
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	2b01      	cmp	r3, #1
 8005fae:	d10f      	bne.n	8005fd0 <xTaskGenericCreate+0xac>
				{
					/* This is the first task to be created so do the preliminary
					initialisation required.  We will not recover if this call
					fails, but we will report the failure. */
					prvInitialiseTaskLists();
 8005fb0:	f000 fffc 	bl	8006fac <prvInitialiseTaskLists>
 8005fb4:	e00c      	b.n	8005fd0 <xTaskGenericCreate+0xac>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
 8005fb6:	4b27      	ldr	r3, [pc, #156]	; (8006054 <xTaskGenericCreate+0x130>)
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d108      	bne.n	8005fd0 <xTaskGenericCreate+0xac>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
 8005fbe:	4b24      	ldr	r3, [pc, #144]	; (8006050 <xTaskGenericCreate+0x12c>)
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005fc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fc6:	429a      	cmp	r2, r3
 8005fc8:	d802      	bhi.n	8005fd0 <xTaskGenericCreate+0xac>
					{
						pxCurrentTCB = pxNewTCB;
 8005fca:	4b21      	ldr	r3, [pc, #132]	; (8006050 <xTaskGenericCreate+0x12c>)
 8005fcc:	69ba      	ldr	r2, [r7, #24]
 8005fce:	601a      	str	r2, [r3, #0]
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}

			uxTaskNumber++;
 8005fd0:	4b21      	ldr	r3, [pc, #132]	; (8006058 <xTaskGenericCreate+0x134>)
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	1c5a      	adds	r2, r3, #1
 8005fd6:	4b20      	ldr	r3, [pc, #128]	; (8006058 <xTaskGenericCreate+0x134>)
 8005fd8:	601a      	str	r2, [r3, #0]
				pxNewTCB->uxTCBNumber = uxTaskNumber;
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );
 8005fda:	69bb      	ldr	r3, [r7, #24]
 8005fdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fde:	2201      	movs	r2, #1
 8005fe0:	409a      	lsls	r2, r3
 8005fe2:	4b1e      	ldr	r3, [pc, #120]	; (800605c <xTaskGenericCreate+0x138>)
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	431a      	orrs	r2, r3
 8005fe8:	4b1c      	ldr	r3, [pc, #112]	; (800605c <xTaskGenericCreate+0x138>)
 8005fea:	601a      	str	r2, [r3, #0]
 8005fec:	69bb      	ldr	r3, [r7, #24]
 8005fee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ff0:	4613      	mov	r3, r2
 8005ff2:	009b      	lsls	r3, r3, #2
 8005ff4:	4413      	add	r3, r2
 8005ff6:	009b      	lsls	r3, r3, #2
 8005ff8:	4a19      	ldr	r2, [pc, #100]	; (8006060 <xTaskGenericCreate+0x13c>)
 8005ffa:	441a      	add	r2, r3
 8005ffc:	69bb      	ldr	r3, [r7, #24]
 8005ffe:	3304      	adds	r3, #4
 8006000:	4610      	mov	r0, r2
 8006002:	4619      	mov	r1, r3
 8006004:	f002 f9d8 	bl	80083b8 <vListInsertEnd>

			xReturn = pdPASS;
 8006008:	2301      	movs	r3, #1
 800600a:	61fb      	str	r3, [r7, #28]
			portSETUP_TCB( pxNewTCB );
		}
		taskEXIT_CRITICAL();
 800600c:	f002 fafe 	bl	800860c <vPortExitCritical>
 8006010:	e002      	b.n	8006018 <xTaskGenericCreate+0xf4>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006012:	f04f 33ff 	mov.w	r3, #4294967295
 8006016:	61fb      	str	r3, [r7, #28]
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
 8006018:	69fb      	ldr	r3, [r7, #28]
 800601a:	2b01      	cmp	r3, #1
 800601c:	d111      	bne.n	8006042 <xTaskGenericCreate+0x11e>
	{
		if( xSchedulerRunning != pdFALSE )
 800601e:	4b0d      	ldr	r3, [pc, #52]	; (8006054 <xTaskGenericCreate+0x130>)
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	2b00      	cmp	r3, #0
 8006024:	d00d      	beq.n	8006042 <xTaskGenericCreate+0x11e>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
 8006026:	4b0a      	ldr	r3, [pc, #40]	; (8006050 <xTaskGenericCreate+0x12c>)
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800602c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800602e:	429a      	cmp	r2, r3
 8006030:	d207      	bcs.n	8006042 <xTaskGenericCreate+0x11e>
			{
				taskYIELD_IF_USING_PREEMPTION();
 8006032:	4b0c      	ldr	r3, [pc, #48]	; (8006064 <xTaskGenericCreate+0x140>)
 8006034:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006038:	601a      	str	r2, [r3, #0]
 800603a:	f3bf 8f4f 	dsb	sy
 800603e:	f3bf 8f6f 	isb	sy
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xReturn;
 8006042:	69fb      	ldr	r3, [r7, #28]
}
 8006044:	4618      	mov	r0, r3
 8006046:	3720      	adds	r7, #32
 8006048:	46bd      	mov	sp, r7
 800604a:	bd80      	pop	{r7, pc}
 800604c:	2000018c 	.word	0x2000018c
 8006050:	200000b4 	.word	0x200000b4
 8006054:	20000198 	.word	0x20000198
 8006058:	200001a8 	.word	0x200001a8
 800605c:	20000194 	.word	0x20000194
 8006060:	200000b8 	.word	0x200000b8
 8006064:	e000ed04 	.word	0xe000ed04

08006068 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8006068:	b580      	push	{r7, lr}
 800606a:	b084      	sub	sp, #16
 800606c:	af00      	add	r7, sp, #0
 800606e:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8006070:	f002 fab4 	bl	80085dc <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	2b00      	cmp	r3, #0
 8006078:	d102      	bne.n	8006080 <vTaskDelete+0x18>
 800607a:	4b2c      	ldr	r3, [pc, #176]	; (800612c <vTaskDelete+0xc4>)
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	e000      	b.n	8006082 <vTaskDelete+0x1a>
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list and place in the	termination list.
			This will stop the task from be scheduled.  The idle task will check
			the termination list and free up any memory allocated by the
			scheduler for the TCB and stack. */
			if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	3304      	adds	r3, #4
 8006088:	4618      	mov	r0, r3
 800608a:	f002 f9f1 	bl	8008470 <uxListRemove>
 800608e:	4603      	mov	r3, r0
 8006090:	2b00      	cmp	r3, #0
 8006092:	d115      	bne.n	80060c0 <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006098:	4925      	ldr	r1, [pc, #148]	; (8006130 <vTaskDelete+0xc8>)
 800609a:	4613      	mov	r3, r2
 800609c:	009b      	lsls	r3, r3, #2
 800609e:	4413      	add	r3, r2
 80060a0:	009b      	lsls	r3, r3, #2
 80060a2:	440b      	add	r3, r1
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d10a      	bne.n	80060c0 <vTaskDelete+0x58>
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060ae:	2201      	movs	r2, #1
 80060b0:	fa02 f303 	lsl.w	r3, r2, r3
 80060b4:	43da      	mvns	r2, r3
 80060b6:	4b1f      	ldr	r3, [pc, #124]	; (8006134 <vTaskDelete+0xcc>)
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	401a      	ands	r2, r3
 80060bc:	4b1d      	ldr	r3, [pc, #116]	; (8006134 <vTaskDelete+0xcc>)
 80060be:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d004      	beq.n	80060d2 <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	3318      	adds	r3, #24
 80060cc:	4618      	mov	r0, r3
 80060ce:	f002 f9cf 	bl	8008470 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xGenericListItem ) );
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	3304      	adds	r3, #4
 80060d6:	4818      	ldr	r0, [pc, #96]	; (8006138 <vTaskDelete+0xd0>)
 80060d8:	4619      	mov	r1, r3
 80060da:	f002 f96d 	bl	80083b8 <vListInsertEnd>

			/* Increment the ucTasksDeleted variable so the idle task knows
			there is a task that has been deleted and that it should therefore
			check the xTasksWaitingTermination list. */
			++uxTasksDeleted;
 80060de:	4b17      	ldr	r3, [pc, #92]	; (800613c <vTaskDelete+0xd4>)
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	1c5a      	adds	r2, r3, #1
 80060e4:	4b15      	ldr	r3, [pc, #84]	; (800613c <vTaskDelete+0xd4>)
 80060e6:	601a      	str	r2, [r3, #0]

			/* Increment the uxTaskNumberVariable also so kernel aware debuggers
			can detect that the task lists need re-generating. */
			uxTaskNumber++;
 80060e8:	4b15      	ldr	r3, [pc, #84]	; (8006140 <vTaskDelete+0xd8>)
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	1c5a      	adds	r2, r3, #1
 80060ee:	4b14      	ldr	r3, [pc, #80]	; (8006140 <vTaskDelete+0xd8>)
 80060f0:	601a      	str	r2, [r3, #0]

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
 80060f2:	f002 fa8b 	bl	800860c <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 80060f6:	4b13      	ldr	r3, [pc, #76]	; (8006144 <vTaskDelete+0xdc>)
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d013      	beq.n	8006126 <vTaskDelete+0xbe>
		{
			if( pxTCB == pxCurrentTCB )
 80060fe:	4b0b      	ldr	r3, [pc, #44]	; (800612c <vTaskDelete+0xc4>)
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	68fa      	ldr	r2, [r7, #12]
 8006104:	429a      	cmp	r2, r3
 8006106:	d108      	bne.n	800611a <vTaskDelete+0xb2>
				in which Windows specific clean up operations are performed,
				after which it is not possible to yield away from this task -
				hence xYieldPending is used to latch that a context switch is
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
				portYIELD_WITHIN_API();
 8006108:	4b0f      	ldr	r3, [pc, #60]	; (8006148 <vTaskDelete+0xe0>)
 800610a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800610e:	601a      	str	r2, [r3, #0]
 8006110:	f3bf 8f4f 	dsb	sy
 8006114:	f3bf 8f6f 	isb	sy
 8006118:	e005      	b.n	8006126 <vTaskDelete+0xbe>
			}
			else
			{
				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				taskENTER_CRITICAL();
 800611a:	f002 fa5f 	bl	80085dc <vPortEnterCritical>
				{
					prvResetNextTaskUnblockTime();
 800611e:	f001 f83b 	bl	8007198 <prvResetNextTaskUnblockTime>
				}
				taskEXIT_CRITICAL();
 8006122:	f002 fa73 	bl	800860c <vPortExitCritical>
			}
		}
	}
 8006126:	3710      	adds	r7, #16
 8006128:	46bd      	mov	sp, r7
 800612a:	bd80      	pop	{r7, pc}
 800612c:	200000b4 	.word	0x200000b4
 8006130:	200000b8 	.word	0x200000b8
 8006134:	20000194 	.word	0x20000194
 8006138:	20000160 	.word	0x20000160
 800613c:	20000174 	.word	0x20000174
 8006140:	200001a8 	.word	0x200001a8
 8006144:	20000198 	.word	0x20000198
 8006148:	e000ed04 	.word	0xe000ed04

0800614c <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800614c:	b580      	push	{r7, lr}
 800614e:	b086      	sub	sp, #24
 8006150:	af00      	add	r7, sp, #0
 8006152:	6078      	str	r0, [r7, #4]
 8006154:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8006156:	2300      	movs	r3, #0
 8006158:	617b      	str	r3, [r7, #20]

		configASSERT( pxPreviousWakeTime );
		configASSERT( ( xTimeIncrement > 0U ) );
		configASSERT( uxSchedulerSuspended == 0 );

		vTaskSuspendAll();
 800615a:	f000 fb25 	bl	80067a8 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800615e:	4b29      	ldr	r3, [pc, #164]	; (8006204 <vTaskDelayUntil+0xb8>)
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	613b      	str	r3, [r7, #16]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681a      	ldr	r2, [r3, #0]
 8006168:	683b      	ldr	r3, [r7, #0]
 800616a:	4413      	add	r3, r2
 800616c:	60fb      	str	r3, [r7, #12]

			if( xConstTickCount < *pxPreviousWakeTime )
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681a      	ldr	r2, [r3, #0]
 8006172:	693b      	ldr	r3, [r7, #16]
 8006174:	429a      	cmp	r2, r3
 8006176:	d90b      	bls.n	8006190 <vTaskDelayUntil+0x44>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681a      	ldr	r2, [r3, #0]
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	429a      	cmp	r2, r3
 8006180:	d911      	bls.n	80061a6 <vTaskDelayUntil+0x5a>
 8006182:	68fa      	ldr	r2, [r7, #12]
 8006184:	693b      	ldr	r3, [r7, #16]
 8006186:	429a      	cmp	r2, r3
 8006188:	d90d      	bls.n	80061a6 <vTaskDelayUntil+0x5a>
				{
					xShouldDelay = pdTRUE;
 800618a:	2301      	movs	r3, #1
 800618c:	617b      	str	r3, [r7, #20]
 800618e:	e00a      	b.n	80061a6 <vTaskDelayUntil+0x5a>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681a      	ldr	r2, [r3, #0]
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	429a      	cmp	r2, r3
 8006198:	d803      	bhi.n	80061a2 <vTaskDelayUntil+0x56>
 800619a:	68fa      	ldr	r2, [r7, #12]
 800619c:	693b      	ldr	r3, [r7, #16]
 800619e:	429a      	cmp	r2, r3
 80061a0:	d901      	bls.n	80061a6 <vTaskDelayUntil+0x5a>
				{
					xShouldDelay = pdTRUE;
 80061a2:	2301      	movs	r3, #1
 80061a4:	617b      	str	r3, [r7, #20]
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	68fa      	ldr	r2, [r7, #12]
 80061aa:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 80061ac:	697b      	ldr	r3, [r7, #20]
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d017      	beq.n	80061e2 <vTaskDelayUntil+0x96>
			{
				traceTASK_DELAY_UNTIL();

				/* Remove the task from the ready list before adding it to the
				blocked list as the same list item is used for both lists. */
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 80061b2:	4b15      	ldr	r3, [pc, #84]	; (8006208 <vTaskDelayUntil+0xbc>)
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	3304      	adds	r3, #4
 80061b8:	4618      	mov	r0, r3
 80061ba:	f002 f959 	bl	8008470 <uxListRemove>
 80061be:	4603      	mov	r3, r0
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d10b      	bne.n	80061dc <vTaskDelayUntil+0x90>
				{
					/* The current task must be in a ready list, so there is
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 80061c4:	4b10      	ldr	r3, [pc, #64]	; (8006208 <vTaskDelayUntil+0xbc>)
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061ca:	2201      	movs	r2, #1
 80061cc:	fa02 f303 	lsl.w	r3, r2, r3
 80061d0:	43da      	mvns	r2, r3
 80061d2:	4b0e      	ldr	r3, [pc, #56]	; (800620c <vTaskDelayUntil+0xc0>)
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	401a      	ands	r2, r3
 80061d8:	4b0c      	ldr	r3, [pc, #48]	; (800620c <vTaskDelayUntil+0xc0>)
 80061da:	601a      	str	r2, [r3, #0]
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				prvAddCurrentTaskToDelayedList( xTimeToWake );
 80061dc:	68f8      	ldr	r0, [r7, #12]
 80061de:	f000 ff5d 	bl	800709c <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 80061e2:	f000 faef 	bl	80067c4 <xTaskResumeAll>
 80061e6:	60b8      	str	r0, [r7, #8]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80061e8:	68bb      	ldr	r3, [r7, #8]
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d107      	bne.n	80061fe <vTaskDelayUntil+0xb2>
		{
			portYIELD_WITHIN_API();
 80061ee:	4b08      	ldr	r3, [pc, #32]	; (8006210 <vTaskDelayUntil+0xc4>)
 80061f0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80061f4:	601a      	str	r2, [r3, #0]
 80061f6:	f3bf 8f4f 	dsb	sy
 80061fa:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80061fe:	3718      	adds	r7, #24
 8006200:	46bd      	mov	sp, r7
 8006202:	bd80      	pop	{r7, pc}
 8006204:	20000190 	.word	0x20000190
 8006208:	200000b4 	.word	0x200000b4
 800620c:	20000194 	.word	0x20000194
 8006210:	e000ed04 	.word	0xe000ed04

08006214 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006214:	b580      	push	{r7, lr}
 8006216:	b084      	sub	sp, #16
 8006218:	af00      	add	r7, sp, #0
 800621a:	6078      	str	r0, [r7, #4]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded = pdFALSE;
 800621c:	2300      	movs	r3, #0
 800621e:	60fb      	str	r3, [r7, #12]


		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	2b00      	cmp	r3, #0
 8006224:	d021      	beq.n	800626a <vTaskDelay+0x56>
		{
			configASSERT( uxSchedulerSuspended == 0 );
			vTaskSuspendAll();
 8006226:	f000 fabf 	bl	80067a8 <vTaskSuspendAll>
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
 800622a:	4b17      	ldr	r3, [pc, #92]	; (8006288 <vTaskDelay+0x74>)
 800622c:	681a      	ldr	r2, [r3, #0]
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	4413      	add	r3, r2
 8006232:	60bb      	str	r3, [r7, #8]

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 8006234:	4b15      	ldr	r3, [pc, #84]	; (800628c <vTaskDelay+0x78>)
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	3304      	adds	r3, #4
 800623a:	4618      	mov	r0, r3
 800623c:	f002 f918 	bl	8008470 <uxListRemove>
 8006240:	4603      	mov	r3, r0
 8006242:	2b00      	cmp	r3, #0
 8006244:	d10b      	bne.n	800625e <vTaskDelay+0x4a>
				{
					/* The current task must be in a ready list, so there is
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8006246:	4b11      	ldr	r3, [pc, #68]	; (800628c <vTaskDelay+0x78>)
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800624c:	2201      	movs	r2, #1
 800624e:	fa02 f303 	lsl.w	r3, r2, r3
 8006252:	43da      	mvns	r2, r3
 8006254:	4b0e      	ldr	r3, [pc, #56]	; (8006290 <vTaskDelay+0x7c>)
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	401a      	ands	r2, r3
 800625a:	4b0d      	ldr	r3, [pc, #52]	; (8006290 <vTaskDelay+0x7c>)
 800625c:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
 800625e:	68b8      	ldr	r0, [r7, #8]
 8006260:	f000 ff1c 	bl	800709c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006264:	f000 faae 	bl	80067c4 <xTaskResumeAll>
 8006268:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	2b00      	cmp	r3, #0
 800626e:	d107      	bne.n	8006280 <vTaskDelay+0x6c>
		{
			portYIELD_WITHIN_API();
 8006270:	4b08      	ldr	r3, [pc, #32]	; (8006294 <vTaskDelay+0x80>)
 8006272:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006276:	601a      	str	r2, [r3, #0]
 8006278:	f3bf 8f4f 	dsb	sy
 800627c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006280:	3710      	adds	r7, #16
 8006282:	46bd      	mov	sp, r7
 8006284:	bd80      	pop	{r7, pc}
 8006286:	bf00      	nop
 8006288:	20000190 	.word	0x20000190
 800628c:	200000b4 	.word	0x200000b4
 8006290:	20000194 	.word	0x20000194
 8006294:	e000ed04 	.word	0xe000ed04

08006298 <uxTaskPriorityGet>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskPriorityGet == 1 )

	UBaseType_t uxTaskPriorityGet( TaskHandle_t xTask )
	{
 8006298:	b580      	push	{r7, lr}
 800629a:	b084      	sub	sp, #16
 800629c:	af00      	add	r7, sp, #0
 800629e:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	UBaseType_t uxReturn;

		taskENTER_CRITICAL();
 80062a0:	f002 f99c 	bl	80085dc <vPortEnterCritical>
		{
			/* If null is passed in here then we are changing the
			priority of the calling function. */
			pxTCB = prvGetTCBFromHandle( xTask );
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d102      	bne.n	80062b0 <uxTaskPriorityGet+0x18>
 80062aa:	4b07      	ldr	r3, [pc, #28]	; (80062c8 <uxTaskPriorityGet+0x30>)
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	e000      	b.n	80062b2 <uxTaskPriorityGet+0x1a>
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	60fb      	str	r3, [r7, #12]
			uxReturn = pxTCB->uxPriority;
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062b8:	60bb      	str	r3, [r7, #8]
		}
		taskEXIT_CRITICAL();
 80062ba:	f002 f9a7 	bl	800860c <vPortExitCritical>

		return uxReturn;
 80062be:	68bb      	ldr	r3, [r7, #8]
	}
 80062c0:	4618      	mov	r0, r3
 80062c2:	3710      	adds	r7, #16
 80062c4:	46bd      	mov	sp, r7
 80062c6:	bd80      	pop	{r7, pc}
 80062c8:	200000b4 	.word	0x200000b4

080062cc <uxTaskPriorityGetFromISR>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskPriorityGet == 1 )

	UBaseType_t uxTaskPriorityGetFromISR( TaskHandle_t xTask )
	{
 80062cc:	b480      	push	{r7}
 80062ce:	b089      	sub	sp, #36	; 0x24
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6078      	str	r0, [r7, #4]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80062d4:	f3ef 8211 	mrs	r2, BASEPRI
 80062d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062dc:	f383 8811 	msr	BASEPRI, r3
 80062e0:	f3bf 8f6f 	isb	sy
 80062e4:	f3bf 8f4f 	dsb	sy
 80062e8:	613a      	str	r2, [r7, #16]
 80062ea:	60fb      	str	r3, [r7, #12]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80062ec:	693b      	ldr	r3, [r7, #16]
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		uxSavedInterruptState = portSET_INTERRUPT_MASK_FROM_ISR();
 80062ee:	61fb      	str	r3, [r7, #28]
		{
			/* If null is passed in here then it is the priority of the calling
			task that is being queried. */
			pxTCB = prvGetTCBFromHandle( xTask );
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d102      	bne.n	80062fc <uxTaskPriorityGetFromISR+0x30>
 80062f6:	4b0a      	ldr	r3, [pc, #40]	; (8006320 <uxTaskPriorityGetFromISR+0x54>)
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	e000      	b.n	80062fe <uxTaskPriorityGetFromISR+0x32>
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	61bb      	str	r3, [r7, #24]
			uxReturn = pxTCB->uxPriority;
 8006300:	69bb      	ldr	r3, [r7, #24]
 8006302:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006304:	617b      	str	r3, [r7, #20]
 8006306:	69fb      	ldr	r3, [r7, #28]
 8006308:	60bb      	str	r3, [r7, #8]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800630a:	68bb      	ldr	r3, [r7, #8]
 800630c:	f383 8811 	msr	BASEPRI, r3
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptState );

		return uxReturn;
 8006310:	697b      	ldr	r3, [r7, #20]
	}
 8006312:	4618      	mov	r0, r3
 8006314:	3724      	adds	r7, #36	; 0x24
 8006316:	46bd      	mov	sp, r7
 8006318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800631c:	4770      	bx	lr
 800631e:	bf00      	nop
 8006320:	200000b4 	.word	0x200000b4

08006324 <vTaskPrioritySet>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskPrioritySet == 1 )

	void vTaskPrioritySet( TaskHandle_t xTask, UBaseType_t uxNewPriority )
	{
 8006324:	b580      	push	{r7, lr}
 8006326:	b086      	sub	sp, #24
 8006328:	af00      	add	r7, sp, #0
 800632a:	6078      	str	r0, [r7, #4]
 800632c:	6039      	str	r1, [r7, #0]
	TCB_t *pxTCB;
	UBaseType_t uxCurrentBasePriority, uxPriorityUsedOnEntry;
	BaseType_t xYieldRequired = pdFALSE;
 800632e:	2300      	movs	r3, #0
 8006330:	617b      	str	r3, [r7, #20]

		configASSERT( ( uxNewPriority < configMAX_PRIORITIES ) );

		/* Ensure the new priority is valid. */
		if( uxNewPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006332:	683b      	ldr	r3, [r7, #0]
 8006334:	2b04      	cmp	r3, #4
 8006336:	d901      	bls.n	800633c <vTaskPrioritySet+0x18>
		{
			uxNewPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006338:	2304      	movs	r3, #4
 800633a:	603b      	str	r3, [r7, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		taskENTER_CRITICAL();
 800633c:	f002 f94e 	bl	80085dc <vPortEnterCritical>
		{
			/* If null is passed in here then it is the priority of the calling
			task that is being changed. */
			pxTCB = prvGetTCBFromHandle( xTask );
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	2b00      	cmp	r3, #0
 8006344:	d102      	bne.n	800634c <vTaskPrioritySet+0x28>
 8006346:	4b43      	ldr	r3, [pc, #268]	; (8006454 <vTaskPrioritySet+0x130>)
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	e000      	b.n	800634e <vTaskPrioritySet+0x2a>
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	613b      	str	r3, [r7, #16]

			traceTASK_PRIORITY_SET( pxTCB, uxNewPriority );

			#if ( configUSE_MUTEXES == 1 )
			{
				uxCurrentBasePriority = pxTCB->uxBasePriority;
 8006350:	693b      	ldr	r3, [r7, #16]
 8006352:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006354:	60fb      	str	r3, [r7, #12]
			{
				uxCurrentBasePriority = pxTCB->uxPriority;
			}
			#endif

			if( uxCurrentBasePriority != uxNewPriority )
 8006356:	68fa      	ldr	r2, [r7, #12]
 8006358:	683b      	ldr	r3, [r7, #0]
 800635a:	429a      	cmp	r2, r3
 800635c:	d074      	beq.n	8006448 <vTaskPrioritySet+0x124>
			{
				/* The priority change may have readied a task of higher
				priority than the calling task. */
				if( uxNewPriority > uxCurrentBasePriority )
 800635e:	683a      	ldr	r2, [r7, #0]
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	429a      	cmp	r2, r3
 8006364:	d90d      	bls.n	8006382 <vTaskPrioritySet+0x5e>
				{
					if( pxTCB != pxCurrentTCB )
 8006366:	4b3b      	ldr	r3, [pc, #236]	; (8006454 <vTaskPrioritySet+0x130>)
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	693a      	ldr	r2, [r7, #16]
 800636c:	429a      	cmp	r2, r3
 800636e:	d00f      	beq.n	8006390 <vTaskPrioritySet+0x6c>
					{
						/* The priority of a task other than the currently
						running task is being raised.  Is the priority being
						raised above that of the running task? */
						if( uxNewPriority >= pxCurrentTCB->uxPriority )
 8006370:	4b38      	ldr	r3, [pc, #224]	; (8006454 <vTaskPrioritySet+0x130>)
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006376:	683b      	ldr	r3, [r7, #0]
 8006378:	429a      	cmp	r2, r3
 800637a:	d809      	bhi.n	8006390 <vTaskPrioritySet+0x6c>
						{
							xYieldRequired = pdTRUE;
 800637c:	2301      	movs	r3, #1
 800637e:	617b      	str	r3, [r7, #20]
 8006380:	e006      	b.n	8006390 <vTaskPrioritySet+0x6c>
						/* The priority of the running task is being raised,
						but the running task must already be the highest
						priority task able to run so no yield is required. */
					}
				}
				else if( pxTCB == pxCurrentTCB )
 8006382:	4b34      	ldr	r3, [pc, #208]	; (8006454 <vTaskPrioritySet+0x130>)
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	693a      	ldr	r2, [r7, #16]
 8006388:	429a      	cmp	r2, r3
 800638a:	d101      	bne.n	8006390 <vTaskPrioritySet+0x6c>
				{
					/* Setting the priority of the running task down means
					there may now be another task of higher priority that
					is ready to execute. */
					xYieldRequired = pdTRUE;
 800638c:	2301      	movs	r3, #1
 800638e:	617b      	str	r3, [r7, #20]
				}

				/* Remember the ready list the task might be referenced from
				before its uxPriority member is changed so the
				taskRESET_READY_PRIORITY() macro can function correctly. */
				uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8006390:	693b      	ldr	r3, [r7, #16]
 8006392:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006394:	60bb      	str	r3, [r7, #8]

				#if ( configUSE_MUTEXES == 1 )
				{
					/* Only change the priority being used if the task is not
					currently using an inherited priority. */
					if( pxTCB->uxBasePriority == pxTCB->uxPriority )
 8006396:	693b      	ldr	r3, [r7, #16]
 8006398:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800639a:	693b      	ldr	r3, [r7, #16]
 800639c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800639e:	429a      	cmp	r2, r3
 80063a0:	d102      	bne.n	80063a8 <vTaskPrioritySet+0x84>
					{
						pxTCB->uxPriority = uxNewPriority;
 80063a2:	693b      	ldr	r3, [r7, #16]
 80063a4:	683a      	ldr	r2, [r7, #0]
 80063a6:	62da      	str	r2, [r3, #44]	; 0x2c
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* The base priority gets set whatever. */
					pxTCB->uxBasePriority = uxNewPriority;
 80063a8:	693b      	ldr	r3, [r7, #16]
 80063aa:	683a      	ldr	r2, [r7, #0]
 80063ac:	641a      	str	r2, [r3, #64]	; 0x40
				}
				#endif

				/* Only reset the event list item value if the value is not
				being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80063ae:	693b      	ldr	r3, [r7, #16]
 80063b0:	699b      	ldr	r3, [r3, #24]
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	db04      	blt.n	80063c0 <vTaskPrioritySet+0x9c>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxNewPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80063b6:	683b      	ldr	r3, [r7, #0]
 80063b8:	f1c3 0205 	rsb	r2, r3, #5
 80063bc:	693b      	ldr	r3, [r7, #16]
 80063be:	619a      	str	r2, [r3, #24]

				/* If the task is in the blocked or suspended list we need do
				nothing more than change it's priority variable. However, if
				the task is in a ready list it needs to be removed and placed
				in the list appropriate to its new priority. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
 80063c0:	693b      	ldr	r3, [r7, #16]
 80063c2:	6959      	ldr	r1, [r3, #20]
 80063c4:	68ba      	ldr	r2, [r7, #8]
 80063c6:	4613      	mov	r3, r2
 80063c8:	009b      	lsls	r3, r3, #2
 80063ca:	4413      	add	r3, r2
 80063cc:	009b      	lsls	r3, r3, #2
 80063ce:	4a22      	ldr	r2, [pc, #136]	; (8006458 <vTaskPrioritySet+0x134>)
 80063d0:	4413      	add	r3, r2
 80063d2:	4299      	cmp	r1, r3
 80063d4:	d101      	bne.n	80063da <vTaskPrioritySet+0xb6>
 80063d6:	2301      	movs	r3, #1
 80063d8:	e000      	b.n	80063dc <vTaskPrioritySet+0xb8>
 80063da:	2300      	movs	r3, #0
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d028      	beq.n	8006432 <vTaskPrioritySet+0x10e>
				{
					/* The task is currently in its ready list - remove before adding
					it to it's new ready list.  As we are in a critical section we
					can do this even if the scheduler is suspended. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 80063e0:	693b      	ldr	r3, [r7, #16]
 80063e2:	3304      	adds	r3, #4
 80063e4:	4618      	mov	r0, r3
 80063e6:	f002 f843 	bl	8008470 <uxListRemove>
 80063ea:	4603      	mov	r3, r0
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d109      	bne.n	8006404 <vTaskPrioritySet+0xe0>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( uxPriorityUsedOnEntry, uxTopReadyPriority );
 80063f0:	68bb      	ldr	r3, [r7, #8]
 80063f2:	2201      	movs	r2, #1
 80063f4:	fa02 f303 	lsl.w	r3, r2, r3
 80063f8:	43da      	mvns	r2, r3
 80063fa:	4b18      	ldr	r3, [pc, #96]	; (800645c <vTaskPrioritySet+0x138>)
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	401a      	ands	r2, r3
 8006400:	4b16      	ldr	r3, [pc, #88]	; (800645c <vTaskPrioritySet+0x138>)
 8006402:	601a      	str	r2, [r3, #0]
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					prvAddTaskToReadyList( pxTCB );
 8006404:	693b      	ldr	r3, [r7, #16]
 8006406:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006408:	2201      	movs	r2, #1
 800640a:	409a      	lsls	r2, r3
 800640c:	4b13      	ldr	r3, [pc, #76]	; (800645c <vTaskPrioritySet+0x138>)
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	431a      	orrs	r2, r3
 8006412:	4b12      	ldr	r3, [pc, #72]	; (800645c <vTaskPrioritySet+0x138>)
 8006414:	601a      	str	r2, [r3, #0]
 8006416:	693b      	ldr	r3, [r7, #16]
 8006418:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800641a:	4613      	mov	r3, r2
 800641c:	009b      	lsls	r3, r3, #2
 800641e:	4413      	add	r3, r2
 8006420:	009b      	lsls	r3, r3, #2
 8006422:	4a0d      	ldr	r2, [pc, #52]	; (8006458 <vTaskPrioritySet+0x134>)
 8006424:	441a      	add	r2, r3
 8006426:	693b      	ldr	r3, [r7, #16]
 8006428:	3304      	adds	r3, #4
 800642a:	4610      	mov	r0, r2
 800642c:	4619      	mov	r1, r3
 800642e:	f001 ffc3 	bl	80083b8 <vListInsertEnd>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldRequired == pdTRUE )
 8006432:	697b      	ldr	r3, [r7, #20]
 8006434:	2b01      	cmp	r3, #1
 8006436:	d107      	bne.n	8006448 <vTaskPrioritySet+0x124>
				{
					taskYIELD_IF_USING_PREEMPTION();
 8006438:	4b09      	ldr	r3, [pc, #36]	; (8006460 <vTaskPrioritySet+0x13c>)
 800643a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800643e:	601a      	str	r2, [r3, #0]
 8006440:	f3bf 8f4f 	dsb	sy
 8006444:	f3bf 8f6f 	isb	sy
				/* Remove compiler warning about unused variables when the port
				optimised task selection is not being used. */
				( void ) uxPriorityUsedOnEntry;
			}
		}
		taskEXIT_CRITICAL();
 8006448:	f002 f8e0 	bl	800860c <vPortExitCritical>
	}
 800644c:	3718      	adds	r7, #24
 800644e:	46bd      	mov	sp, r7
 8006450:	bd80      	pop	{r7, pc}
 8006452:	bf00      	nop
 8006454:	200000b4 	.word	0x200000b4
 8006458:	200000b8 	.word	0x200000b8
 800645c:	20000194 	.word	0x20000194
 8006460:	e000ed04 	.word	0xe000ed04

08006464 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 8006464:	b580      	push	{r7, lr}
 8006466:	b084      	sub	sp, #16
 8006468:	af00      	add	r7, sp, #0
 800646a:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800646c:	f002 f8b6 	bl	80085dc <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2b00      	cmp	r3, #0
 8006474:	d102      	bne.n	800647c <vTaskSuspend+0x18>
 8006476:	4b30      	ldr	r3, [pc, #192]	; (8006538 <vTaskSuspend+0xd4>)
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	e000      	b.n	800647e <vTaskSuspend+0x1a>
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	3304      	adds	r3, #4
 8006484:	4618      	mov	r0, r3
 8006486:	f001 fff3 	bl	8008470 <uxListRemove>
 800648a:	4603      	mov	r3, r0
 800648c:	2b00      	cmp	r3, #0
 800648e:	d115      	bne.n	80064bc <vTaskSuspend+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006494:	4929      	ldr	r1, [pc, #164]	; (800653c <vTaskSuspend+0xd8>)
 8006496:	4613      	mov	r3, r2
 8006498:	009b      	lsls	r3, r3, #2
 800649a:	4413      	add	r3, r2
 800649c:	009b      	lsls	r3, r3, #2
 800649e:	440b      	add	r3, r1
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d10a      	bne.n	80064bc <vTaskSuspend+0x58>
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064aa:	2201      	movs	r2, #1
 80064ac:	fa02 f303 	lsl.w	r3, r2, r3
 80064b0:	43da      	mvns	r2, r3
 80064b2:	4b23      	ldr	r3, [pc, #140]	; (8006540 <vTaskSuspend+0xdc>)
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	401a      	ands	r2, r3
 80064b8:	4b21      	ldr	r3, [pc, #132]	; (8006540 <vTaskSuspend+0xdc>)
 80064ba:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d004      	beq.n	80064ce <vTaskSuspend+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	3318      	adds	r3, #24
 80064c8:	4618      	mov	r0, r3
 80064ca:	f001 ffd1 	bl	8008470 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xGenericListItem ) );
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	3304      	adds	r3, #4
 80064d2:	481c      	ldr	r0, [pc, #112]	; (8006544 <vTaskSuspend+0xe0>)
 80064d4:	4619      	mov	r1, r3
 80064d6:	f001 ff6f 	bl	80083b8 <vListInsertEnd>
		}
		taskEXIT_CRITICAL();
 80064da:	f002 f897 	bl	800860c <vPortExitCritical>

		if( pxTCB == pxCurrentTCB )
 80064de:	4b16      	ldr	r3, [pc, #88]	; (8006538 <vTaskSuspend+0xd4>)
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	68fa      	ldr	r2, [r7, #12]
 80064e4:	429a      	cmp	r2, r3
 80064e6:	d119      	bne.n	800651c <vTaskSuspend+0xb8>
		{
			if( xSchedulerRunning != pdFALSE )
 80064e8:	4b17      	ldr	r3, [pc, #92]	; (8006548 <vTaskSuspend+0xe4>)
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d008      	beq.n	8006502 <vTaskSuspend+0x9e>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
				portYIELD_WITHIN_API();
 80064f0:	4b16      	ldr	r3, [pc, #88]	; (800654c <vTaskSuspend+0xe8>)
 80064f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80064f6:	601a      	str	r2, [r3, #0]
 80064f8:	f3bf 8f4f 	dsb	sy
 80064fc:	f3bf 8f6f 	isb	sy
 8006500:	e016      	b.n	8006530 <vTaskSuspend+0xcc>
			else
			{
				/* The scheduler is not running, but the task that was pointed
				to by pxCurrentTCB has just been suspended and pxCurrentTCB
				must be adjusted to point to a different task. */
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks )
 8006502:	4b10      	ldr	r3, [pc, #64]	; (8006544 <vTaskSuspend+0xe0>)
 8006504:	681a      	ldr	r2, [r3, #0]
 8006506:	4b12      	ldr	r3, [pc, #72]	; (8006550 <vTaskSuspend+0xec>)
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	429a      	cmp	r2, r3
 800650c:	d103      	bne.n	8006516 <vTaskSuspend+0xb2>
				{
					/* No other tasks are ready, so set pxCurrentTCB back to
					NULL so when the next task is created pxCurrentTCB will
					be set to point to it no matter what its relative priority
					is. */
					pxCurrentTCB = NULL;
 800650e:	4b0a      	ldr	r3, [pc, #40]	; (8006538 <vTaskSuspend+0xd4>)
 8006510:	2200      	movs	r2, #0
 8006512:	601a      	str	r2, [r3, #0]
 8006514:	e00c      	b.n	8006530 <vTaskSuspend+0xcc>
				}
				else
				{
					vTaskSwitchContext();
 8006516:	f000 fab7 	bl	8006a88 <vTaskSwitchContext>
 800651a:	e009      	b.n	8006530 <vTaskSuspend+0xcc>
				}
			}
		}
		else
		{
			if( xSchedulerRunning != pdFALSE )
 800651c:	4b0a      	ldr	r3, [pc, #40]	; (8006548 <vTaskSuspend+0xe4>)
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	2b00      	cmp	r3, #0
 8006522:	d005      	beq.n	8006530 <vTaskSuspend+0xcc>
			{
				/* A task other than the currently running task was suspended,
				reset the next expected unblock time in case it referred to the
				task that is now in the Suspended state. */
				taskENTER_CRITICAL();
 8006524:	f002 f85a 	bl	80085dc <vPortEnterCritical>
				{
					prvResetNextTaskUnblockTime();
 8006528:	f000 fe36 	bl	8007198 <prvResetNextTaskUnblockTime>
				}
				taskEXIT_CRITICAL();
 800652c:	f002 f86e 	bl	800860c <vPortExitCritical>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006530:	3710      	adds	r7, #16
 8006532:	46bd      	mov	sp, r7
 8006534:	bd80      	pop	{r7, pc}
 8006536:	bf00      	nop
 8006538:	200000b4 	.word	0x200000b4
 800653c:	200000b8 	.word	0x200000b8
 8006540:	20000194 	.word	0x20000194
 8006544:	20000178 	.word	0x20000178
 8006548:	20000198 	.word	0x20000198
 800654c:	e000ed04 	.word	0xe000ed04
 8006550:	2000018c 	.word	0x2000018c

08006554 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 8006554:	b480      	push	{r7}
 8006556:	b085      	sub	sp, #20
 8006558:	af00      	add	r7, sp, #0
 800655a:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 800655c:	2300      	movs	r3, #0
 800655e:	60fb      	str	r3, [r7, #12]
	const TCB_t * const pxTCB = ( TCB_t * ) xTask;
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	60bb      	str	r3, [r7, #8]

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xGenericListItem ) ) != pdFALSE )
 8006564:	68bb      	ldr	r3, [r7, #8]
 8006566:	695a      	ldr	r2, [r3, #20]
 8006568:	4b0f      	ldr	r3, [pc, #60]	; (80065a8 <prvTaskIsTaskSuspended+0x54>)
 800656a:	429a      	cmp	r2, r3
 800656c:	d101      	bne.n	8006572 <prvTaskIsTaskSuspended+0x1e>
 800656e:	2301      	movs	r3, #1
 8006570:	e000      	b.n	8006574 <prvTaskIsTaskSuspended+0x20>
 8006572:	2300      	movs	r3, #0
 8006574:	2b00      	cmp	r3, #0
 8006576:	d00f      	beq.n	8006598 <prvTaskIsTaskSuspended+0x44>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 8006578:	68bb      	ldr	r3, [r7, #8]
 800657a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800657c:	4b0b      	ldr	r3, [pc, #44]	; (80065ac <prvTaskIsTaskSuspended+0x58>)
 800657e:	429a      	cmp	r2, r3
 8006580:	d00a      	beq.n	8006598 <prvTaskIsTaskSuspended+0x44>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE )
 8006582:	68bb      	ldr	r3, [r7, #8]
 8006584:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006586:	2b00      	cmp	r3, #0
 8006588:	d101      	bne.n	800658e <prvTaskIsTaskSuspended+0x3a>
 800658a:	2301      	movs	r3, #1
 800658c:	e000      	b.n	8006590 <prvTaskIsTaskSuspended+0x3c>
 800658e:	2300      	movs	r3, #0
 8006590:	2b00      	cmp	r3, #0
 8006592:	d001      	beq.n	8006598 <prvTaskIsTaskSuspended+0x44>
				{
					xReturn = pdTRUE;
 8006594:	2301      	movs	r3, #1
 8006596:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006598:	68fb      	ldr	r3, [r7, #12]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 800659a:	4618      	mov	r0, r3
 800659c:	3714      	adds	r7, #20
 800659e:	46bd      	mov	sp, r7
 80065a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a4:	4770      	bx	lr
 80065a6:	bf00      	nop
 80065a8:	20000178 	.word	0x20000178
 80065ac:	2000014c 	.word	0x2000014c

080065b0 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 80065b0:	b580      	push	{r7, lr}
 80065b2:	b084      	sub	sp, #16
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) xTaskToResume;
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	60fb      	str	r3, [r7, #12]
		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != NULL ) && ( pxTCB != pxCurrentTCB ) )
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d039      	beq.n	8006636 <vTaskResume+0x86>
 80065c2:	4b1e      	ldr	r3, [pc, #120]	; (800663c <vTaskResume+0x8c>)
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	68fa      	ldr	r2, [r7, #12]
 80065c8:	429a      	cmp	r2, r3
 80065ca:	d034      	beq.n	8006636 <vTaskResume+0x86>
		{
			taskENTER_CRITICAL();
 80065cc:	f002 f806 	bl	80085dc <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) == pdTRUE )
 80065d0:	68f8      	ldr	r0, [r7, #12]
 80065d2:	f7ff ffbf 	bl	8006554 <prvTaskIsTaskSuspended>
 80065d6:	4603      	mov	r3, r0
 80065d8:	2b01      	cmp	r3, #1
 80065da:	d12a      	bne.n	8006632 <vTaskResume+0x82>
				{
					traceTASK_RESUME( pxTCB );

					/* As we are in a critical section we can access the ready
					lists even if the scheduler is suspended. */
					( void ) uxListRemove(  &( pxTCB->xGenericListItem ) );
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	3304      	adds	r3, #4
 80065e0:	4618      	mov	r0, r3
 80065e2:	f001 ff45 	bl	8008470 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80065e6:	68fb      	ldr	r3, [r7, #12]
 80065e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065ea:	2201      	movs	r2, #1
 80065ec:	409a      	lsls	r2, r3
 80065ee:	4b14      	ldr	r3, [pc, #80]	; (8006640 <vTaskResume+0x90>)
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	431a      	orrs	r2, r3
 80065f4:	4b12      	ldr	r3, [pc, #72]	; (8006640 <vTaskResume+0x90>)
 80065f6:	601a      	str	r2, [r3, #0]
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80065fc:	4613      	mov	r3, r2
 80065fe:	009b      	lsls	r3, r3, #2
 8006600:	4413      	add	r3, r2
 8006602:	009b      	lsls	r3, r3, #2
 8006604:	4a0f      	ldr	r2, [pc, #60]	; (8006644 <vTaskResume+0x94>)
 8006606:	441a      	add	r2, r3
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	3304      	adds	r3, #4
 800660c:	4610      	mov	r0, r2
 800660e:	4619      	mov	r1, r3
 8006610:	f001 fed2 	bl	80083b8 <vListInsertEnd>

					/* We may have just resumed a higher priority task. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006618:	4b08      	ldr	r3, [pc, #32]	; (800663c <vTaskResume+0x8c>)
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800661e:	429a      	cmp	r2, r3
 8006620:	d307      	bcc.n	8006632 <vTaskResume+0x82>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 8006622:	4b09      	ldr	r3, [pc, #36]	; (8006648 <vTaskResume+0x98>)
 8006624:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006628:	601a      	str	r2, [r3, #0]
 800662a:	f3bf 8f4f 	dsb	sy
 800662e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 8006632:	f001 ffeb 	bl	800860c <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006636:	3710      	adds	r7, #16
 8006638:	46bd      	mov	sp, r7
 800663a:	bd80      	pop	{r7, pc}
 800663c:	200000b4 	.word	0x200000b4
 8006640:	20000194 	.word	0x20000194
 8006644:	200000b8 	.word	0x200000b8
 8006648:	e000ed04 	.word	0xe000ed04

0800664c <xTaskResumeFromISR>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) )

	BaseType_t xTaskResumeFromISR( TaskHandle_t xTaskToResume )
	{
 800664c:	b580      	push	{r7, lr}
 800664e:	b088      	sub	sp, #32
 8006650:	af00      	add	r7, sp, #0
 8006652:	6078      	str	r0, [r7, #4]
	BaseType_t xYieldRequired = pdFALSE;
 8006654:	2300      	movs	r3, #0
 8006656:	61fb      	str	r3, [r7, #28]
	TCB_t * const pxTCB = ( TCB_t * ) xTaskToResume;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	61bb      	str	r3, [r7, #24]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800665c:	f3ef 8211 	mrs	r2, BASEPRI
 8006660:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006664:	f383 8811 	msr	BASEPRI, r3
 8006668:	f3bf 8f6f 	isb	sy
 800666c:	f3bf 8f4f 	dsb	sy
 8006670:	613a      	str	r2, [r7, #16]
 8006672:	60fb      	str	r3, [r7, #12]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006674:	693b      	ldr	r3, [r7, #16]
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006676:	617b      	str	r3, [r7, #20]
		{
			if( prvTaskIsTaskSuspended( pxTCB ) == pdTRUE )
 8006678:	69b8      	ldr	r0, [r7, #24]
 800667a:	f7ff ff6b 	bl	8006554 <prvTaskIsTaskSuspended>
 800667e:	4603      	mov	r3, r0
 8006680:	2b01      	cmp	r3, #1
 8006682:	d12f      	bne.n	80066e4 <xTaskResumeFromISR+0x98>
			{
				traceTASK_RESUME_FROM_ISR( pxTCB );

				/* Check the ready lists can be accessed. */
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006684:	4b1c      	ldr	r3, [pc, #112]	; (80066f8 <xTaskResumeFromISR+0xac>)
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	2b00      	cmp	r3, #0
 800668a:	d125      	bne.n	80066d8 <xTaskResumeFromISR+0x8c>
				{
					/* Ready lists can be accessed so move the task from the
					suspended list to the ready list directly. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800668c:	69bb      	ldr	r3, [r7, #24]
 800668e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006690:	4b1a      	ldr	r3, [pc, #104]	; (80066fc <xTaskResumeFromISR+0xb0>)
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006696:	429a      	cmp	r2, r3
 8006698:	d301      	bcc.n	800669e <xTaskResumeFromISR+0x52>
					{
						xYieldRequired = pdTRUE;
 800669a:	2301      	movs	r3, #1
 800669c:	61fb      	str	r3, [r7, #28]
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					( void ) uxListRemove(  &( pxTCB->xGenericListItem ) );
 800669e:	69bb      	ldr	r3, [r7, #24]
 80066a0:	3304      	adds	r3, #4
 80066a2:	4618      	mov	r0, r3
 80066a4:	f001 fee4 	bl	8008470 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80066a8:	69bb      	ldr	r3, [r7, #24]
 80066aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066ac:	2201      	movs	r2, #1
 80066ae:	409a      	lsls	r2, r3
 80066b0:	4b13      	ldr	r3, [pc, #76]	; (8006700 <xTaskResumeFromISR+0xb4>)
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	431a      	orrs	r2, r3
 80066b6:	4b12      	ldr	r3, [pc, #72]	; (8006700 <xTaskResumeFromISR+0xb4>)
 80066b8:	601a      	str	r2, [r3, #0]
 80066ba:	69bb      	ldr	r3, [r7, #24]
 80066bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80066be:	4613      	mov	r3, r2
 80066c0:	009b      	lsls	r3, r3, #2
 80066c2:	4413      	add	r3, r2
 80066c4:	009b      	lsls	r3, r3, #2
 80066c6:	4a0f      	ldr	r2, [pc, #60]	; (8006704 <xTaskResumeFromISR+0xb8>)
 80066c8:	441a      	add	r2, r3
 80066ca:	69bb      	ldr	r3, [r7, #24]
 80066cc:	3304      	adds	r3, #4
 80066ce:	4610      	mov	r0, r2
 80066d0:	4619      	mov	r1, r3
 80066d2:	f001 fe71 	bl	80083b8 <vListInsertEnd>
 80066d6:	e005      	b.n	80066e4 <xTaskResumeFromISR+0x98>
				else
				{
					/* The delayed or ready lists cannot be accessed so the task
					is held in the pending ready list until the scheduler is
					unsuspended. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 80066d8:	69bb      	ldr	r3, [r7, #24]
 80066da:	3318      	adds	r3, #24
 80066dc:	480a      	ldr	r0, [pc, #40]	; (8006708 <xTaskResumeFromISR+0xbc>)
 80066de:	4619      	mov	r1, r3
 80066e0:	f001 fe6a 	bl	80083b8 <vListInsertEnd>
 80066e4:	697b      	ldr	r3, [r7, #20]
 80066e6:	60bb      	str	r3, [r7, #8]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80066e8:	68bb      	ldr	r3, [r7, #8]
 80066ea:	f383 8811 	msr	BASEPRI, r3
				mtCOVERAGE_TEST_MARKER();
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xYieldRequired;
 80066ee:	69fb      	ldr	r3, [r7, #28]
	}
 80066f0:	4618      	mov	r0, r3
 80066f2:	3720      	adds	r7, #32
 80066f4:	46bd      	mov	sp, r7
 80066f6:	bd80      	pop	{r7, pc}
 80066f8:	200001ac 	.word	0x200001ac
 80066fc:	200000b4 	.word	0x200000b4
 8006700:	20000194 	.word	0x20000194
 8006704:	200000b8 	.word	0x200000b8
 8006708:	2000014c 	.word	0x2000014c

0800670c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800670c:	b580      	push	{r7, lr}
 800670e:	b086      	sub	sp, #24
 8006710:	af04      	add	r7, sp, #16
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
 8006712:	2300      	movs	r3, #0
 8006714:	9300      	str	r3, [sp, #0]
 8006716:	2300      	movs	r3, #0
 8006718:	9301      	str	r3, [sp, #4]
 800671a:	2300      	movs	r3, #0
 800671c:	9302      	str	r3, [sp, #8]
 800671e:	2300      	movs	r3, #0
 8006720:	9303      	str	r3, [sp, #12]
 8006722:	4812      	ldr	r0, [pc, #72]	; (800676c <vTaskStartScheduler+0x60>)
 8006724:	4912      	ldr	r1, [pc, #72]	; (8006770 <vTaskStartScheduler+0x64>)
 8006726:	2246      	movs	r2, #70	; 0x46
 8006728:	2300      	movs	r3, #0
 800672a:	f7ff fbfb 	bl	8005f24 <xTaskGenericCreate>
 800672e:	6078      	str	r0, [r7, #4]
	}
	#endif /* INCLUDE_xTaskGetIdleTaskHandle */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	2b01      	cmp	r3, #1
 8006734:	d102      	bne.n	800673c <vTaskStartScheduler+0x30>
		{
			xReturn = xTimerCreateTimerTask();
 8006736:	f7ff f927 	bl	8005988 <xTimerCreateTimerTask>
 800673a:	6078      	str	r0, [r7, #4]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2b01      	cmp	r3, #1
 8006740:	d110      	bne.n	8006764 <vTaskStartScheduler+0x58>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006742:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006746:	f383 8811 	msr	BASEPRI, r3
 800674a:	f3bf 8f6f 	isb	sy
 800674e:	f3bf 8f4f 	dsb	sy
 8006752:	603b      	str	r3, [r7, #0]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xSchedulerRunning = pdTRUE;
 8006754:	4b07      	ldr	r3, [pc, #28]	; (8006774 <vTaskStartScheduler+0x68>)
 8006756:	2201      	movs	r2, #1
 8006758:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800675a:	4b07      	ldr	r3, [pc, #28]	; (8006778 <vTaskStartScheduler+0x6c>)
 800675c:	2200      	movs	r2, #0
 800675e:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006760:	f001 ff0e 	bl	8008580 <xPortStartScheduler>
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn );
	}
}
 8006764:	3708      	adds	r7, #8
 8006766:	46bd      	mov	sp, r7
 8006768:	bd80      	pop	{r7, pc}
 800676a:	bf00      	nop
 800676c:	08006ed5 	.word	0x08006ed5
 8006770:	08008bdc 	.word	0x08008bdc
 8006774:	20000198 	.word	0x20000198
 8006778:	20000190 	.word	0x20000190

0800677c <vTaskEndScheduler>:
/*-----------------------------------------------------------*/

void vTaskEndScheduler( void )
{
 800677c:	b580      	push	{r7, lr}
 800677e:	b082      	sub	sp, #8
 8006780:	af00      	add	r7, sp, #0
 8006782:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006786:	f383 8811 	msr	BASEPRI, r3
 800678a:	f3bf 8f6f 	isb	sy
 800678e:	f3bf 8f4f 	dsb	sy
 8006792:	607b      	str	r3, [r7, #4]
	/* Stop the scheduler interrupts and call the portable scheduler end
	routine so the original ISRs can be restored if necessary.  The port
	layer must ensure interrupts enable	bit is left in the correct state. */
	portDISABLE_INTERRUPTS();
	xSchedulerRunning = pdFALSE;
 8006794:	4b03      	ldr	r3, [pc, #12]	; (80067a4 <vTaskEndScheduler+0x28>)
 8006796:	2200      	movs	r2, #0
 8006798:	601a      	str	r2, [r3, #0]
	vPortEndScheduler();
 800679a:	f001 ff19 	bl	80085d0 <vPortEndScheduler>
}
 800679e:	3708      	adds	r7, #8
 80067a0:	46bd      	mov	sp, r7
 80067a2:	bd80      	pop	{r7, pc}
 80067a4:	20000198 	.word	0x20000198

080067a8 <vTaskSuspendAll>:
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80067a8:	b480      	push	{r7}
 80067aa:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80067ac:	4b04      	ldr	r3, [pc, #16]	; (80067c0 <vTaskSuspendAll+0x18>)
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	1c5a      	adds	r2, r3, #1
 80067b2:	4b03      	ldr	r3, [pc, #12]	; (80067c0 <vTaskSuspendAll+0x18>)
 80067b4:	601a      	str	r2, [r3, #0]
}
 80067b6:	46bd      	mov	sp, r7
 80067b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067bc:	4770      	bx	lr
 80067be:	bf00      	nop
 80067c0:	200001ac 	.word	0x200001ac

080067c4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80067c4:	b580      	push	{r7, lr}
 80067c6:	b082      	sub	sp, #8
 80067c8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;
 80067ca:	2300      	movs	r3, #0
 80067cc:	607b      	str	r3, [r7, #4]
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80067ce:	f001 ff05 	bl	80085dc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80067d2:	4b36      	ldr	r3, [pc, #216]	; (80068ac <xTaskResumeAll+0xe8>)
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	1e5a      	subs	r2, r3, #1
 80067d8:	4b34      	ldr	r3, [pc, #208]	; (80068ac <xTaskResumeAll+0xe8>)
 80067da:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80067dc:	4b33      	ldr	r3, [pc, #204]	; (80068ac <xTaskResumeAll+0xe8>)
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d15b      	bne.n	800689c <xTaskResumeAll+0xd8>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80067e4:	4b32      	ldr	r3, [pc, #200]	; (80068b0 <xTaskResumeAll+0xec>)
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d057      	beq.n	800689c <xTaskResumeAll+0xd8>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80067ec:	e02e      	b.n	800684c <xTaskResumeAll+0x88>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 80067ee:	4b31      	ldr	r3, [pc, #196]	; (80068b4 <xTaskResumeAll+0xf0>)
 80067f0:	68db      	ldr	r3, [r3, #12]
 80067f2:	68db      	ldr	r3, [r3, #12]
 80067f4:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80067f6:	683b      	ldr	r3, [r7, #0]
 80067f8:	3318      	adds	r3, #24
 80067fa:	4618      	mov	r0, r3
 80067fc:	f001 fe38 	bl	8008470 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 8006800:	683b      	ldr	r3, [r7, #0]
 8006802:	3304      	adds	r3, #4
 8006804:	4618      	mov	r0, r3
 8006806:	f001 fe33 	bl	8008470 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800680a:	683b      	ldr	r3, [r7, #0]
 800680c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800680e:	2201      	movs	r2, #1
 8006810:	409a      	lsls	r2, r3
 8006812:	4b29      	ldr	r3, [pc, #164]	; (80068b8 <xTaskResumeAll+0xf4>)
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	431a      	orrs	r2, r3
 8006818:	4b27      	ldr	r3, [pc, #156]	; (80068b8 <xTaskResumeAll+0xf4>)
 800681a:	601a      	str	r2, [r3, #0]
 800681c:	683b      	ldr	r3, [r7, #0]
 800681e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006820:	4613      	mov	r3, r2
 8006822:	009b      	lsls	r3, r3, #2
 8006824:	4413      	add	r3, r2
 8006826:	009b      	lsls	r3, r3, #2
 8006828:	4a24      	ldr	r2, [pc, #144]	; (80068bc <xTaskResumeAll+0xf8>)
 800682a:	441a      	add	r2, r3
 800682c:	683b      	ldr	r3, [r7, #0]
 800682e:	3304      	adds	r3, #4
 8006830:	4610      	mov	r0, r2
 8006832:	4619      	mov	r1, r3
 8006834:	f001 fdc0 	bl	80083b8 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006838:	683b      	ldr	r3, [r7, #0]
 800683a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800683c:	4b20      	ldr	r3, [pc, #128]	; (80068c0 <xTaskResumeAll+0xfc>)
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006842:	429a      	cmp	r2, r3
 8006844:	d302      	bcc.n	800684c <xTaskResumeAll+0x88>
					{
						xYieldPending = pdTRUE;
 8006846:	4b1f      	ldr	r3, [pc, #124]	; (80068c4 <xTaskResumeAll+0x100>)
 8006848:	2201      	movs	r2, #1
 800684a:	601a      	str	r2, [r3, #0]
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800684c:	4b19      	ldr	r3, [pc, #100]	; (80068b4 <xTaskResumeAll+0xf0>)
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	2b00      	cmp	r3, #0
 8006852:	d1cc      	bne.n	80067ee <xTaskResumeAll+0x2a>

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
 8006854:	4b1c      	ldr	r3, [pc, #112]	; (80068c8 <xTaskResumeAll+0x104>)
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	2b00      	cmp	r3, #0
 800685a:	d011      	beq.n	8006880 <xTaskResumeAll+0xbc>
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
 800685c:	e00c      	b.n	8006878 <xTaskResumeAll+0xb4>
					{
						if( xTaskIncrementTick() != pdFALSE )
 800685e:	f000 f865 	bl	800692c <xTaskIncrementTick>
 8006862:	4603      	mov	r3, r0
 8006864:	2b00      	cmp	r3, #0
 8006866:	d002      	beq.n	800686e <xTaskResumeAll+0xaa>
						{
							xYieldPending = pdTRUE;
 8006868:	4b16      	ldr	r3, [pc, #88]	; (80068c4 <xTaskResumeAll+0x100>)
 800686a:	2201      	movs	r2, #1
 800686c:	601a      	str	r2, [r3, #0]
						}
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
						--uxPendedTicks;
 800686e:	4b16      	ldr	r3, [pc, #88]	; (80068c8 <xTaskResumeAll+0x104>)
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	1e5a      	subs	r2, r3, #1
 8006874:	4b14      	ldr	r3, [pc, #80]	; (80068c8 <xTaskResumeAll+0x104>)
 8006876:	601a      	str	r2, [r3, #0]
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
 8006878:	4b13      	ldr	r3, [pc, #76]	; (80068c8 <xTaskResumeAll+0x104>)
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	2b00      	cmp	r3, #0
 800687e:	d1ee      	bne.n	800685e <xTaskResumeAll+0x9a>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldPending == pdTRUE )
 8006880:	4b10      	ldr	r3, [pc, #64]	; (80068c4 <xTaskResumeAll+0x100>)
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	2b01      	cmp	r3, #1
 8006886:	d109      	bne.n	800689c <xTaskResumeAll+0xd8>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006888:	2301      	movs	r3, #1
 800688a:	607b      	str	r3, [r7, #4]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800688c:	4b0f      	ldr	r3, [pc, #60]	; (80068cc <xTaskResumeAll+0x108>)
 800688e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006892:	601a      	str	r2, [r3, #0]
 8006894:	f3bf 8f4f 	dsb	sy
 8006898:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800689c:	f001 feb6 	bl	800860c <vPortExitCritical>

	return xAlreadyYielded;
 80068a0:	687b      	ldr	r3, [r7, #4]
}
 80068a2:	4618      	mov	r0, r3
 80068a4:	3708      	adds	r7, #8
 80068a6:	46bd      	mov	sp, r7
 80068a8:	bd80      	pop	{r7, pc}
 80068aa:	bf00      	nop
 80068ac:	200001ac 	.word	0x200001ac
 80068b0:	2000018c 	.word	0x2000018c
 80068b4:	2000014c 	.word	0x2000014c
 80068b8:	20000194 	.word	0x20000194
 80068bc:	200000b8 	.word	0x200000b8
 80068c0:	200000b4 	.word	0x200000b4
 80068c4:	200001a0 	.word	0x200001a0
 80068c8:	2000019c 	.word	0x2000019c
 80068cc:	e000ed04 	.word	0xe000ed04

080068d0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80068d0:	b480      	push	{r7}
 80068d2:	b083      	sub	sp, #12
 80068d4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80068d6:	4b05      	ldr	r3, [pc, #20]	; (80068ec <xTaskGetTickCount+0x1c>)
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80068dc:	687b      	ldr	r3, [r7, #4]
}
 80068de:	4618      	mov	r0, r3
 80068e0:	370c      	adds	r7, #12
 80068e2:	46bd      	mov	sp, r7
 80068e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e8:	4770      	bx	lr
 80068ea:	bf00      	nop
 80068ec:	20000190 	.word	0x20000190

080068f0 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 80068f0:	b480      	push	{r7}
 80068f2:	b083      	sub	sp, #12
 80068f4:	af00      	add	r7, sp, #0
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 80068f6:	2300      	movs	r3, #0
 80068f8:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 80068fa:	4b05      	ldr	r3, [pc, #20]	; (8006910 <xTaskGetTickCountFromISR+0x20>)
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006900:	683b      	ldr	r3, [r7, #0]
}
 8006902:	4618      	mov	r0, r3
 8006904:	370c      	adds	r7, #12
 8006906:	46bd      	mov	sp, r7
 8006908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800690c:	4770      	bx	lr
 800690e:	bf00      	nop
 8006910:	20000190 	.word	0x20000190

08006914 <uxTaskGetNumberOfTasks>:
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
 8006914:	b480      	push	{r7}
 8006916:	af00      	add	r7, sp, #0
	/* A critical section is not required because the variables are of type
	BaseType_t. */
	return uxCurrentNumberOfTasks;
 8006918:	4b03      	ldr	r3, [pc, #12]	; (8006928 <uxTaskGetNumberOfTasks+0x14>)
 800691a:	681b      	ldr	r3, [r3, #0]
}
 800691c:	4618      	mov	r0, r3
 800691e:	46bd      	mov	sp, r7
 8006920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006924:	4770      	bx	lr
 8006926:	bf00      	nop
 8006928:	2000018c 	.word	0x2000018c

0800692c <xTaskIncrementTick>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800692c:	b580      	push	{r7, lr}
 800692e:	b086      	sub	sp, #24
 8006930:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006932:	2300      	movs	r3, #0
 8006934:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006936:	4b49      	ldr	r3, [pc, #292]	; (8006a5c <xTaskIncrementTick+0x130>)
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	2b00      	cmp	r3, #0
 800693c:	d17d      	bne.n	8006a3a <xTaskIncrementTick+0x10e>
	{
		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		++xTickCount;
 800693e:	4b48      	ldr	r3, [pc, #288]	; (8006a60 <xTaskIncrementTick+0x134>)
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	1c5a      	adds	r2, r3, #1
 8006944:	4b46      	ldr	r3, [pc, #280]	; (8006a60 <xTaskIncrementTick+0x134>)
 8006946:	601a      	str	r2, [r3, #0]

		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8006948:	4b45      	ldr	r3, [pc, #276]	; (8006a60 <xTaskIncrementTick+0x134>)
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	613b      	str	r3, [r7, #16]

			if( xConstTickCount == ( TickType_t ) 0U )
 800694e:	693b      	ldr	r3, [r7, #16]
 8006950:	2b00      	cmp	r3, #0
 8006952:	d110      	bne.n	8006976 <xTaskIncrementTick+0x4a>
			{
				taskSWITCH_DELAYED_LISTS();
 8006954:	4b43      	ldr	r3, [pc, #268]	; (8006a64 <xTaskIncrementTick+0x138>)
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	60fb      	str	r3, [r7, #12]
 800695a:	4b43      	ldr	r3, [pc, #268]	; (8006a68 <xTaskIncrementTick+0x13c>)
 800695c:	681a      	ldr	r2, [r3, #0]
 800695e:	4b41      	ldr	r3, [pc, #260]	; (8006a64 <xTaskIncrementTick+0x138>)
 8006960:	601a      	str	r2, [r3, #0]
 8006962:	4b41      	ldr	r3, [pc, #260]	; (8006a68 <xTaskIncrementTick+0x13c>)
 8006964:	68fa      	ldr	r2, [r7, #12]
 8006966:	601a      	str	r2, [r3, #0]
 8006968:	4b40      	ldr	r3, [pc, #256]	; (8006a6c <xTaskIncrementTick+0x140>)
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	1c5a      	adds	r2, r3, #1
 800696e:	4b3f      	ldr	r3, [pc, #252]	; (8006a6c <xTaskIncrementTick+0x140>)
 8006970:	601a      	str	r2, [r3, #0]
 8006972:	f000 fc11 	bl	8007198 <prvResetNextTaskUnblockTime>

			/* See if this tick has made a timeout expire.  Tasks are stored in
			the	queue in the order of their wake time - meaning once one task
			has been found whose block time has not expired there is no need to
			look any further down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
 8006976:	4b3e      	ldr	r3, [pc, #248]	; (8006a70 <xTaskIncrementTick+0x144>)
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	693a      	ldr	r2, [r7, #16]
 800697c:	429a      	cmp	r2, r3
 800697e:	d34d      	bcc.n	8006a1c <xTaskIncrementTick+0xf0>
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006980:	4b38      	ldr	r3, [pc, #224]	; (8006a64 <xTaskIncrementTick+0x138>)
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	2b00      	cmp	r3, #0
 8006988:	d101      	bne.n	800698e <xTaskIncrementTick+0x62>
 800698a:	2301      	movs	r3, #1
 800698c:	e000      	b.n	8006990 <xTaskIncrementTick+0x64>
 800698e:	2300      	movs	r3, #0
 8006990:	2b00      	cmp	r3, #0
 8006992:	d004      	beq.n	800699e <xTaskIncrementTick+0x72>
						/* The delayed list is empty.  Set xNextTaskUnblockTime
						to the maximum possible value so it is extremely
						unlikely that the
						if( xTickCount >= xNextTaskUnblockTime ) test will pass
						next time through. */
						xNextTaskUnblockTime = portMAX_DELAY;
 8006994:	4b36      	ldr	r3, [pc, #216]	; (8006a70 <xTaskIncrementTick+0x144>)
 8006996:	f04f 32ff 	mov.w	r2, #4294967295
 800699a:	601a      	str	r2, [r3, #0]
						break;
 800699c:	e03e      	b.n	8006a1c <xTaskIncrementTick+0xf0>
					{
						/* The delayed list is not empty, get the value of the
						item at the head of the delayed list.  This is the time
						at which the task at the head of the delayed list must
						be removed from the Blocked state. */
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800699e:	4b31      	ldr	r3, [pc, #196]	; (8006a64 <xTaskIncrementTick+0x138>)
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	68db      	ldr	r3, [r3, #12]
 80069a4:	68db      	ldr	r3, [r3, #12]
 80069a6:	60bb      	str	r3, [r7, #8]
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
 80069a8:	68bb      	ldr	r3, [r7, #8]
 80069aa:	685b      	ldr	r3, [r3, #4]
 80069ac:	607b      	str	r3, [r7, #4]

						if( xConstTickCount < xItemValue )
 80069ae:	693a      	ldr	r2, [r7, #16]
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	429a      	cmp	r2, r3
 80069b4:	d203      	bcs.n	80069be <xTaskIncrementTick+0x92>
							/* It is not time to unblock this item yet, but the
							item value is the time at which the task at the head
							of the blocked list must be removed from the Blocked
							state -	so record the item value in
							xNextTaskUnblockTime. */
							xNextTaskUnblockTime = xItemValue;
 80069b6:	4b2e      	ldr	r3, [pc, #184]	; (8006a70 <xTaskIncrementTick+0x144>)
 80069b8:	687a      	ldr	r2, [r7, #4]
 80069ba:	601a      	str	r2, [r3, #0]
							break;
 80069bc:	e02e      	b.n	8006a1c <xTaskIncrementTick+0xf0>
						{
							mtCOVERAGE_TEST_MARKER();
						}

						/* It is time to remove the item from the Blocked state. */
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 80069be:	68bb      	ldr	r3, [r7, #8]
 80069c0:	3304      	adds	r3, #4
 80069c2:	4618      	mov	r0, r3
 80069c4:	f001 fd54 	bl	8008470 <uxListRemove>

						/* Is the task waiting on an event also?  If so remove
						it from the event list. */
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80069c8:	68bb      	ldr	r3, [r7, #8]
 80069ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d004      	beq.n	80069da <xTaskIncrementTick+0xae>
						{
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80069d0:	68bb      	ldr	r3, [r7, #8]
 80069d2:	3318      	adds	r3, #24
 80069d4:	4618      	mov	r0, r3
 80069d6:	f001 fd4b 	bl	8008470 <uxListRemove>
							mtCOVERAGE_TEST_MARKER();
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
 80069da:	68bb      	ldr	r3, [r7, #8]
 80069dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069de:	2201      	movs	r2, #1
 80069e0:	409a      	lsls	r2, r3
 80069e2:	4b24      	ldr	r3, [pc, #144]	; (8006a74 <xTaskIncrementTick+0x148>)
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	431a      	orrs	r2, r3
 80069e8:	4b22      	ldr	r3, [pc, #136]	; (8006a74 <xTaskIncrementTick+0x148>)
 80069ea:	601a      	str	r2, [r3, #0]
 80069ec:	68bb      	ldr	r3, [r7, #8]
 80069ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80069f0:	4613      	mov	r3, r2
 80069f2:	009b      	lsls	r3, r3, #2
 80069f4:	4413      	add	r3, r2
 80069f6:	009b      	lsls	r3, r3, #2
 80069f8:	4a1f      	ldr	r2, [pc, #124]	; (8006a78 <xTaskIncrementTick+0x14c>)
 80069fa:	441a      	add	r2, r3
 80069fc:	68bb      	ldr	r3, [r7, #8]
 80069fe:	3304      	adds	r3, #4
 8006a00:	4610      	mov	r0, r2
 8006a02:	4619      	mov	r1, r3
 8006a04:	f001 fcd8 	bl	80083b8 <vListInsertEnd>
						{
							/* Preemption is on, but a context switch should
							only be performed if the unblocked task has a
							priority that is equal to or higher than the
							currently executing task. */
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006a08:	68bb      	ldr	r3, [r7, #8]
 8006a0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a0c:	4b1b      	ldr	r3, [pc, #108]	; (8006a7c <xTaskIncrementTick+0x150>)
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a12:	429a      	cmp	r2, r3
 8006a14:	d301      	bcc.n	8006a1a <xTaskIncrementTick+0xee>
							{
								xSwitchRequired = pdTRUE;
 8006a16:	2301      	movs	r3, #1
 8006a18:	617b      	str	r3, [r7, #20]
								mtCOVERAGE_TEST_MARKER();
							}
						}
						#endif /* configUSE_PREEMPTION */
					}
				}
 8006a1a:	e7b1      	b.n	8006980 <xTaskIncrementTick+0x54>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006a1c:	4b17      	ldr	r3, [pc, #92]	; (8006a7c <xTaskIncrementTick+0x150>)
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a22:	4915      	ldr	r1, [pc, #84]	; (8006a78 <xTaskIncrementTick+0x14c>)
 8006a24:	4613      	mov	r3, r2
 8006a26:	009b      	lsls	r3, r3, #2
 8006a28:	4413      	add	r3, r2
 8006a2a:	009b      	lsls	r3, r3, #2
 8006a2c:	440b      	add	r3, r1
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	2b01      	cmp	r3, #1
 8006a32:	d907      	bls.n	8006a44 <xTaskIncrementTick+0x118>
			{
				xSwitchRequired = pdTRUE;
 8006a34:	2301      	movs	r3, #1
 8006a36:	617b      	str	r3, [r7, #20]
 8006a38:	e004      	b.n	8006a44 <xTaskIncrementTick+0x118>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8006a3a:	4b11      	ldr	r3, [pc, #68]	; (8006a80 <xTaskIncrementTick+0x154>)
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	1c5a      	adds	r2, r3, #1
 8006a40:	4b0f      	ldr	r3, [pc, #60]	; (8006a80 <xTaskIncrementTick+0x154>)
 8006a42:	601a      	str	r2, [r3, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8006a44:	4b0f      	ldr	r3, [pc, #60]	; (8006a84 <xTaskIncrementTick+0x158>)
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d001      	beq.n	8006a50 <xTaskIncrementTick+0x124>
		{
			xSwitchRequired = pdTRUE;
 8006a4c:	2301      	movs	r3, #1
 8006a4e:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8006a50:	697b      	ldr	r3, [r7, #20]
}
 8006a52:	4618      	mov	r0, r3
 8006a54:	3718      	adds	r7, #24
 8006a56:	46bd      	mov	sp, r7
 8006a58:	bd80      	pop	{r7, pc}
 8006a5a:	bf00      	nop
 8006a5c:	200001ac 	.word	0x200001ac
 8006a60:	20000190 	.word	0x20000190
 8006a64:	20000144 	.word	0x20000144
 8006a68:	20000148 	.word	0x20000148
 8006a6c:	200001a4 	.word	0x200001a4
 8006a70:	2000003c 	.word	0x2000003c
 8006a74:	20000194 	.word	0x20000194
 8006a78:	200000b8 	.word	0x200000b8
 8006a7c:	200000b4 	.word	0x200000b4
 8006a80:	2000019c 	.word	0x2000019c
 8006a84:	200001a0 	.word	0x200001a0

08006a88 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006a88:	b580      	push	{r7, lr}
 8006a8a:	b084      	sub	sp, #16
 8006a8c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006a8e:	4b2d      	ldr	r3, [pc, #180]	; (8006b44 <vTaskSwitchContext+0xbc>)
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d003      	beq.n	8006a9e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006a96:	4b2c      	ldr	r3, [pc, #176]	; (8006b48 <vTaskSwitchContext+0xc0>)
 8006a98:	2201      	movs	r2, #1
 8006a9a:	601a      	str	r2, [r3, #0]
 8006a9c:	e04f      	b.n	8006b3e <vTaskSwitchContext+0xb6>
	}
	else
	{
		xYieldPending = pdFALSE;
 8006a9e:	4b2a      	ldr	r3, [pc, #168]	; (8006b48 <vTaskSwitchContext+0xc0>)
 8006aa0:	2200      	movs	r2, #0
 8006aa2:	601a      	str	r2, [r3, #0]
				ulTaskSwitchedInTime = ulTotalRunTime;
		}
		#endif /* configGENERATE_RUN_TIME_STATS */

		/* Check for stack overflow, if configured. */
		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
 8006aa4:	4b29      	ldr	r3, [pc, #164]	; (8006b4c <vTaskSwitchContext+0xc4>)
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	681a      	ldr	r2, [r3, #0]
 8006aaa:	4b28      	ldr	r3, [pc, #160]	; (8006b4c <vTaskSwitchContext+0xc4>)
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ab0:	429a      	cmp	r2, r3
 8006ab2:	d808      	bhi.n	8006ac6 <vTaskSwitchContext+0x3e>
 8006ab4:	4b25      	ldr	r3, [pc, #148]	; (8006b4c <vTaskSwitchContext+0xc4>)
 8006ab6:	681a      	ldr	r2, [r3, #0]
 8006ab8:	4b24      	ldr	r3, [pc, #144]	; (8006b4c <vTaskSwitchContext+0xc4>)
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	3334      	adds	r3, #52	; 0x34
 8006abe:	4610      	mov	r0, r2
 8006ac0:	4619      	mov	r1, r3
 8006ac2:	f7fa fbdd 	bl	8001280 <vApplicationStackOverflowHook>
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();
 8006ac6:	4b21      	ldr	r3, [pc, #132]	; (8006b4c <vTaskSwitchContext+0xc4>)
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006acc:	4618      	mov	r0, r3
 8006ace:	4920      	ldr	r1, [pc, #128]	; (8006b50 <vTaskSwitchContext+0xc8>)
 8006ad0:	2214      	movs	r2, #20
 8006ad2:	f002 f81f 	bl	8008b14 <memcmp>
 8006ad6:	4603      	mov	r3, r0
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d008      	beq.n	8006aee <vTaskSwitchContext+0x66>
 8006adc:	4b1b      	ldr	r3, [pc, #108]	; (8006b4c <vTaskSwitchContext+0xc4>)
 8006ade:	681a      	ldr	r2, [r3, #0]
 8006ae0:	4b1a      	ldr	r3, [pc, #104]	; (8006b4c <vTaskSwitchContext+0xc4>)
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	3334      	adds	r3, #52	; 0x34
 8006ae6:	4610      	mov	r0, r2
 8006ae8:	4619      	mov	r1, r3
 8006aea:	f7fa fbc9 	bl	8001280 <vApplicationStackOverflowHook>

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8006aee:	4b19      	ldr	r3, [pc, #100]	; (8006b54 <vTaskSwitchContext+0xcc>)
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	607b      	str	r3, [r7, #4]
	/* Generic helper function. */
	__attribute__( ( always_inline ) ) static inline uint8_t ucPortCountLeadingZeros( uint32_t ulBitmap )
	{
	uint8_t ucReturn;

		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	fab3 f383 	clz	r3, r3
 8006afa:	70fb      	strb	r3, [r7, #3]
		return ucReturn;
 8006afc:	78fb      	ldrb	r3, [r7, #3]
 8006afe:	f1c3 031f 	rsb	r3, r3, #31
 8006b02:	60fb      	str	r3, [r7, #12]
 8006b04:	68fa      	ldr	r2, [r7, #12]
 8006b06:	4613      	mov	r3, r2
 8006b08:	009b      	lsls	r3, r3, #2
 8006b0a:	4413      	add	r3, r2
 8006b0c:	009b      	lsls	r3, r3, #2
 8006b0e:	4a12      	ldr	r2, [pc, #72]	; (8006b58 <vTaskSwitchContext+0xd0>)
 8006b10:	4413      	add	r3, r2
 8006b12:	60bb      	str	r3, [r7, #8]
 8006b14:	68bb      	ldr	r3, [r7, #8]
 8006b16:	685b      	ldr	r3, [r3, #4]
 8006b18:	685a      	ldr	r2, [r3, #4]
 8006b1a:	68bb      	ldr	r3, [r7, #8]
 8006b1c:	605a      	str	r2, [r3, #4]
 8006b1e:	68bb      	ldr	r3, [r7, #8]
 8006b20:	685a      	ldr	r2, [r3, #4]
 8006b22:	68bb      	ldr	r3, [r7, #8]
 8006b24:	3308      	adds	r3, #8
 8006b26:	429a      	cmp	r2, r3
 8006b28:	d104      	bne.n	8006b34 <vTaskSwitchContext+0xac>
 8006b2a:	68bb      	ldr	r3, [r7, #8]
 8006b2c:	685b      	ldr	r3, [r3, #4]
 8006b2e:	685a      	ldr	r2, [r3, #4]
 8006b30:	68bb      	ldr	r3, [r7, #8]
 8006b32:	605a      	str	r2, [r3, #4]
 8006b34:	68bb      	ldr	r3, [r7, #8]
 8006b36:	685b      	ldr	r3, [r3, #4]
 8006b38:	68da      	ldr	r2, [r3, #12]
 8006b3a:	4b04      	ldr	r3, [pc, #16]	; (8006b4c <vTaskSwitchContext+0xc4>)
 8006b3c:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006b3e:	3710      	adds	r7, #16
 8006b40:	46bd      	mov	sp, r7
 8006b42:	bd80      	pop	{r7, pc}
 8006b44:	200001ac 	.word	0x200001ac
 8006b48:	200001a0 	.word	0x200001a0
 8006b4c:	200000b4 	.word	0x200000b4
 8006b50:	08008be4 	.word	0x08008be4
 8006b54:	20000194 	.word	0x20000194
 8006b58:	200000b8 	.word	0x200000b8

08006b5c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006b5c:	b580      	push	{r7, lr}
 8006b5e:	b084      	sub	sp, #16
 8006b60:	af00      	add	r7, sp, #0
 8006b62:	6078      	str	r0, [r7, #4]
 8006b64:	6039      	str	r1, [r7, #0]

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006b66:	4b19      	ldr	r3, [pc, #100]	; (8006bcc <vTaskPlaceOnEventList+0x70>)
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	3318      	adds	r3, #24
 8006b6c:	6878      	ldr	r0, [r7, #4]
 8006b6e:	4619      	mov	r1, r3
 8006b70:	f001 fc46 	bl	8008400 <vListInsert>

	/* The task must be removed from from the ready list before it is added to
	the blocked list as the same list item is used for both lists.  Exclusive
	access to the ready lists guaranteed because the scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 8006b74:	4b15      	ldr	r3, [pc, #84]	; (8006bcc <vTaskPlaceOnEventList+0x70>)
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	3304      	adds	r3, #4
 8006b7a:	4618      	mov	r0, r3
 8006b7c:	f001 fc78 	bl	8008470 <uxListRemove>
 8006b80:	4603      	mov	r3, r0
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d10b      	bne.n	8006b9e <vTaskPlaceOnEventList+0x42>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8006b86:	4b11      	ldr	r3, [pc, #68]	; (8006bcc <vTaskPlaceOnEventList+0x70>)
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b8c:	2201      	movs	r2, #1
 8006b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8006b92:	43da      	mvns	r2, r3
 8006b94:	4b0e      	ldr	r3, [pc, #56]	; (8006bd0 <vTaskPlaceOnEventList+0x74>)
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	401a      	ands	r2, r3
 8006b9a:	4b0d      	ldr	r3, [pc, #52]	; (8006bd0 <vTaskPlaceOnEventList+0x74>)
 8006b9c:	601a      	str	r2, [r3, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
 8006b9e:	683b      	ldr	r3, [r7, #0]
 8006ba0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ba4:	d107      	bne.n	8006bb6 <vTaskPlaceOnEventList+0x5a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure the task is not woken by a timing event.  It will
			block indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 8006ba6:	4b09      	ldr	r3, [pc, #36]	; (8006bcc <vTaskPlaceOnEventList+0x70>)
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	3304      	adds	r3, #4
 8006bac:	4809      	ldr	r0, [pc, #36]	; (8006bd4 <vTaskPlaceOnEventList+0x78>)
 8006bae:	4619      	mov	r1, r3
 8006bb0:	f001 fc02 	bl	80083b8 <vListInsertEnd>
 8006bb4:	e007      	b.n	8006bc6 <vTaskPlaceOnEventList+0x6a>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			scheduler will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
 8006bb6:	4b08      	ldr	r3, [pc, #32]	; (8006bd8 <vTaskPlaceOnEventList+0x7c>)
 8006bb8:	681a      	ldr	r2, [r3, #0]
 8006bba:	683b      	ldr	r3, [r7, #0]
 8006bbc:	4413      	add	r3, r2
 8006bbe:	60fb      	str	r3, [r7, #12]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
 8006bc0:	68f8      	ldr	r0, [r7, #12]
 8006bc2:	f000 fa6b 	bl	800709c <prvAddCurrentTaskToDelayedList>
			will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
			prvAddCurrentTaskToDelayedList( xTimeToWake );
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006bc6:	3710      	adds	r7, #16
 8006bc8:	46bd      	mov	sp, r7
 8006bca:	bd80      	pop	{r7, pc}
 8006bcc:	200000b4 	.word	0x200000b4
 8006bd0:	20000194 	.word	0x20000194
 8006bd4:	20000178 	.word	0x20000178
 8006bd8:	20000190 	.word	0x20000190

08006bdc <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 8006bdc:	b580      	push	{r7, lr}
 8006bde:	b086      	sub	sp, #24
 8006be0:	af00      	add	r7, sp, #0
 8006be2:	60f8      	str	r0, [r7, #12]
 8006be4:	60b9      	str	r1, [r7, #8]
 8006be6:	607a      	str	r2, [r7, #4]
	configASSERT( uxSchedulerSuspended != 0 );

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8006be8:	4b1c      	ldr	r3, [pc, #112]	; (8006c5c <vTaskPlaceOnUnorderedEventList+0x80>)
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	68ba      	ldr	r2, [r7, #8]
 8006bee:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8006bf2:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006bf4:	4b19      	ldr	r3, [pc, #100]	; (8006c5c <vTaskPlaceOnUnorderedEventList+0x80>)
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	3318      	adds	r3, #24
 8006bfa:	68f8      	ldr	r0, [r7, #12]
 8006bfc:	4619      	mov	r1, r3
 8006bfe:	f001 fbdb 	bl	80083b8 <vListInsertEnd>

	/* The task must be removed from the ready list before it is added to the
	blocked list.  Exclusive access can be assured to the ready list as the
	scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 8006c02:	4b16      	ldr	r3, [pc, #88]	; (8006c5c <vTaskPlaceOnUnorderedEventList+0x80>)
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	3304      	adds	r3, #4
 8006c08:	4618      	mov	r0, r3
 8006c0a:	f001 fc31 	bl	8008470 <uxListRemove>
 8006c0e:	4603      	mov	r3, r0
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d10b      	bne.n	8006c2c <vTaskPlaceOnUnorderedEventList+0x50>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8006c14:	4b11      	ldr	r3, [pc, #68]	; (8006c5c <vTaskPlaceOnUnorderedEventList+0x80>)
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c1a:	2201      	movs	r2, #1
 8006c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8006c20:	43da      	mvns	r2, r3
 8006c22:	4b0f      	ldr	r3, [pc, #60]	; (8006c60 <vTaskPlaceOnUnorderedEventList+0x84>)
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	401a      	ands	r2, r3
 8006c28:	4b0d      	ldr	r3, [pc, #52]	; (8006c60 <vTaskPlaceOnUnorderedEventList+0x84>)
 8006c2a:	601a      	str	r2, [r3, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c32:	d107      	bne.n	8006c44 <vTaskPlaceOnUnorderedEventList+0x68>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 8006c34:	4b09      	ldr	r3, [pc, #36]	; (8006c5c <vTaskPlaceOnUnorderedEventList+0x80>)
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	3304      	adds	r3, #4
 8006c3a:	480a      	ldr	r0, [pc, #40]	; (8006c64 <vTaskPlaceOnUnorderedEventList+0x88>)
 8006c3c:	4619      	mov	r1, r3
 8006c3e:	f001 fbbb 	bl	80083b8 <vListInsertEnd>
 8006c42:	e007      	b.n	8006c54 <vTaskPlaceOnUnorderedEventList+0x78>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xTickCount + xTicksToWait;
 8006c44:	4b08      	ldr	r3, [pc, #32]	; (8006c68 <vTaskPlaceOnUnorderedEventList+0x8c>)
 8006c46:	681a      	ldr	r2, [r3, #0]
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	4413      	add	r3, r2
 8006c4c:	617b      	str	r3, [r7, #20]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
 8006c4e:	6978      	ldr	r0, [r7, #20]
 8006c50:	f000 fa24 	bl	800709c <prvAddCurrentTaskToDelayedList>
			will manage it correctly. */
			xTimeToWake = xTickCount + xTicksToWait;
			prvAddCurrentTaskToDelayedList( xTimeToWake );
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006c54:	3718      	adds	r7, #24
 8006c56:	46bd      	mov	sp, r7
 8006c58:	bd80      	pop	{r7, pc}
 8006c5a:	bf00      	nop
 8006c5c:	200000b4 	.word	0x200000b4
 8006c60:	20000194 	.word	0x20000194
 8006c64:	20000178 	.word	0x20000178
 8006c68:	20000190 	.word	0x20000190

08006c6c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, const TickType_t xTicksToWait )
	{
 8006c6c:	b580      	push	{r7, lr}
 8006c6e:	b084      	sub	sp, #16
 8006c70:	af00      	add	r7, sp, #0
 8006c72:	6078      	str	r0, [r7, #4]
 8006c74:	6039      	str	r1, [r7, #0]

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006c76:	4b13      	ldr	r3, [pc, #76]	; (8006cc4 <vTaskPlaceOnEventListRestricted+0x58>)
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	3318      	adds	r3, #24
 8006c7c:	6878      	ldr	r0, [r7, #4]
 8006c7e:	4619      	mov	r1, r3
 8006c80:	f001 fb9a 	bl	80083b8 <vListInsertEnd>

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 8006c84:	4b0f      	ldr	r3, [pc, #60]	; (8006cc4 <vTaskPlaceOnEventListRestricted+0x58>)
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	3304      	adds	r3, #4
 8006c8a:	4618      	mov	r0, r3
 8006c8c:	f001 fbf0 	bl	8008470 <uxListRemove>
 8006c90:	4603      	mov	r3, r0
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d10b      	bne.n	8006cae <vTaskPlaceOnEventListRestricted+0x42>
		{
			/* The current task must be in a ready list, so there is no need to
			check, and the port reset macro can be called directly. */
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8006c96:	4b0b      	ldr	r3, [pc, #44]	; (8006cc4 <vTaskPlaceOnEventListRestricted+0x58>)
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c9c:	2201      	movs	r2, #1
 8006c9e:	fa02 f303 	lsl.w	r3, r2, r3
 8006ca2:	43da      	mvns	r2, r3
 8006ca4:	4b08      	ldr	r3, [pc, #32]	; (8006cc8 <vTaskPlaceOnEventListRestricted+0x5c>)
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	401a      	ands	r2, r3
 8006caa:	4b07      	ldr	r3, [pc, #28]	; (8006cc8 <vTaskPlaceOnEventListRestricted+0x5c>)
 8006cac:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
 8006cae:	4b07      	ldr	r3, [pc, #28]	; (8006ccc <vTaskPlaceOnEventListRestricted+0x60>)
 8006cb0:	681a      	ldr	r2, [r3, #0]
 8006cb2:	683b      	ldr	r3, [r7, #0]
 8006cb4:	4413      	add	r3, r2
 8006cb6:	60fb      	str	r3, [r7, #12]

		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
 8006cb8:	68f8      	ldr	r0, [r7, #12]
 8006cba:	f000 f9ef 	bl	800709c <prvAddCurrentTaskToDelayedList>
	}
 8006cbe:	3710      	adds	r7, #16
 8006cc0:	46bd      	mov	sp, r7
 8006cc2:	bd80      	pop	{r7, pc}
 8006cc4:	200000b4 	.word	0x200000b4
 8006cc8:	20000194 	.word	0x20000194
 8006ccc:	20000190 	.word	0x20000190

08006cd0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006cd0:	b580      	push	{r7, lr}
 8006cd2:	b084      	sub	sp, #16
 8006cd4:	af00      	add	r7, sp, #0
 8006cd6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	68db      	ldr	r3, [r3, #12]
 8006cdc:	68db      	ldr	r3, [r3, #12]
 8006cde:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006ce0:	68bb      	ldr	r3, [r7, #8]
 8006ce2:	3318      	adds	r3, #24
 8006ce4:	4618      	mov	r0, r3
 8006ce6:	f001 fbc3 	bl	8008470 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006cea:	4b1d      	ldr	r3, [pc, #116]	; (8006d60 <xTaskRemoveFromEventList+0x90>)
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d11c      	bne.n	8006d2c <xTaskRemoveFromEventList+0x5c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
 8006cf2:	68bb      	ldr	r3, [r7, #8]
 8006cf4:	3304      	adds	r3, #4
 8006cf6:	4618      	mov	r0, r3
 8006cf8:	f001 fbba 	bl	8008470 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006cfc:	68bb      	ldr	r3, [r7, #8]
 8006cfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d00:	2201      	movs	r2, #1
 8006d02:	409a      	lsls	r2, r3
 8006d04:	4b17      	ldr	r3, [pc, #92]	; (8006d64 <xTaskRemoveFromEventList+0x94>)
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	431a      	orrs	r2, r3
 8006d0a:	4b16      	ldr	r3, [pc, #88]	; (8006d64 <xTaskRemoveFromEventList+0x94>)
 8006d0c:	601a      	str	r2, [r3, #0]
 8006d0e:	68bb      	ldr	r3, [r7, #8]
 8006d10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006d12:	4613      	mov	r3, r2
 8006d14:	009b      	lsls	r3, r3, #2
 8006d16:	4413      	add	r3, r2
 8006d18:	009b      	lsls	r3, r3, #2
 8006d1a:	4a13      	ldr	r2, [pc, #76]	; (8006d68 <xTaskRemoveFromEventList+0x98>)
 8006d1c:	441a      	add	r2, r3
 8006d1e:	68bb      	ldr	r3, [r7, #8]
 8006d20:	3304      	adds	r3, #4
 8006d22:	4610      	mov	r0, r2
 8006d24:	4619      	mov	r1, r3
 8006d26:	f001 fb47 	bl	80083b8 <vListInsertEnd>
 8006d2a:	e005      	b.n	8006d38 <xTaskRemoveFromEventList+0x68>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006d2c:	68bb      	ldr	r3, [r7, #8]
 8006d2e:	3318      	adds	r3, #24
 8006d30:	480e      	ldr	r0, [pc, #56]	; (8006d6c <xTaskRemoveFromEventList+0x9c>)
 8006d32:	4619      	mov	r1, r3
 8006d34:	f001 fb40 	bl	80083b8 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006d38:	68bb      	ldr	r3, [r7, #8]
 8006d3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006d3c:	4b0c      	ldr	r3, [pc, #48]	; (8006d70 <xTaskRemoveFromEventList+0xa0>)
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d42:	429a      	cmp	r2, r3
 8006d44:	d905      	bls.n	8006d52 <xTaskRemoveFromEventList+0x82>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006d46:	2301      	movs	r3, #1
 8006d48:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006d4a:	4b0a      	ldr	r3, [pc, #40]	; (8006d74 <xTaskRemoveFromEventList+0xa4>)
 8006d4c:	2201      	movs	r2, #1
 8006d4e:	601a      	str	r2, [r3, #0]
 8006d50:	e001      	b.n	8006d56 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		xReturn = pdFALSE;
 8006d52:	2300      	movs	r3, #0
 8006d54:	60fb      	str	r3, [r7, #12]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8006d56:	68fb      	ldr	r3, [r7, #12]
}
 8006d58:	4618      	mov	r0, r3
 8006d5a:	3710      	adds	r7, #16
 8006d5c:	46bd      	mov	sp, r7
 8006d5e:	bd80      	pop	{r7, pc}
 8006d60:	200001ac 	.word	0x200001ac
 8006d64:	20000194 	.word	0x20000194
 8006d68:	200000b8 	.word	0x200000b8
 8006d6c:	2000014c 	.word	0x2000014c
 8006d70:	200000b4 	.word	0x200000b4
 8006d74:	200001a0 	.word	0x200001a0

08006d78 <xTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 8006d78:	b580      	push	{r7, lr}
 8006d7a:	b084      	sub	sp, #16
 8006d7c:	af00      	add	r7, sp, #0
 8006d7e:	6078      	str	r0, [r7, #4]
 8006d80:	6039      	str	r1, [r7, #0]
	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8006d82:	683b      	ldr	r3, [r7, #0]
 8006d84:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = ( TCB_t * ) listGET_LIST_ITEM_OWNER( pxEventListItem );
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	68db      	ldr	r3, [r3, #12]
 8006d90:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
	( void ) uxListRemove( pxEventListItem );
 8006d92:	6878      	ldr	r0, [r7, #4]
 8006d94:	f001 fb6c 	bl	8008470 <uxListRemove>

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
 8006d98:	68bb      	ldr	r3, [r7, #8]
 8006d9a:	3304      	adds	r3, #4
 8006d9c:	4618      	mov	r0, r3
 8006d9e:	f001 fb67 	bl	8008470 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 8006da2:	68bb      	ldr	r3, [r7, #8]
 8006da4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006da6:	2201      	movs	r2, #1
 8006da8:	409a      	lsls	r2, r3
 8006daa:	4b13      	ldr	r3, [pc, #76]	; (8006df8 <xTaskRemoveFromUnorderedEventList+0x80>)
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	431a      	orrs	r2, r3
 8006db0:	4b11      	ldr	r3, [pc, #68]	; (8006df8 <xTaskRemoveFromUnorderedEventList+0x80>)
 8006db2:	601a      	str	r2, [r3, #0]
 8006db4:	68bb      	ldr	r3, [r7, #8]
 8006db6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006db8:	4613      	mov	r3, r2
 8006dba:	009b      	lsls	r3, r3, #2
 8006dbc:	4413      	add	r3, r2
 8006dbe:	009b      	lsls	r3, r3, #2
 8006dc0:	4a0e      	ldr	r2, [pc, #56]	; (8006dfc <xTaskRemoveFromUnorderedEventList+0x84>)
 8006dc2:	441a      	add	r2, r3
 8006dc4:	68bb      	ldr	r3, [r7, #8]
 8006dc6:	3304      	adds	r3, #4
 8006dc8:	4610      	mov	r0, r2
 8006dca:	4619      	mov	r1, r3
 8006dcc:	f001 faf4 	bl	80083b8 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006dd0:	68bb      	ldr	r3, [r7, #8]
 8006dd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006dd4:	4b0a      	ldr	r3, [pc, #40]	; (8006e00 <xTaskRemoveFromUnorderedEventList+0x88>)
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006dda:	429a      	cmp	r2, r3
 8006ddc:	d905      	bls.n	8006dea <xTaskRemoveFromUnorderedEventList+0x72>
	{
		/* Return true if the task removed from the event list has
		a higher priority than the calling task.  This allows
		the calling task to know if it should force a context
		switch now. */
		xReturn = pdTRUE;
 8006dde:	2301      	movs	r3, #1
 8006de0:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006de2:	4b08      	ldr	r3, [pc, #32]	; (8006e04 <xTaskRemoveFromUnorderedEventList+0x8c>)
 8006de4:	2201      	movs	r2, #1
 8006de6:	601a      	str	r2, [r3, #0]
 8006de8:	e001      	b.n	8006dee <xTaskRemoveFromUnorderedEventList+0x76>
	}
	else
	{
		xReturn = pdFALSE;
 8006dea:	2300      	movs	r3, #0
 8006dec:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 8006dee:	68fb      	ldr	r3, [r7, #12]
}
 8006df0:	4618      	mov	r0, r3
 8006df2:	3710      	adds	r7, #16
 8006df4:	46bd      	mov	sp, r7
 8006df6:	bd80      	pop	{r7, pc}
 8006df8:	20000194 	.word	0x20000194
 8006dfc:	200000b8 	.word	0x200000b8
 8006e00:	200000b4 	.word	0x200000b4
 8006e04:	200001a0 	.word	0x200001a0

08006e08 <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006e08:	b480      	push	{r7}
 8006e0a:	b083      	sub	sp, #12
 8006e0c:	af00      	add	r7, sp, #0
 8006e0e:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006e10:	4b06      	ldr	r3, [pc, #24]	; (8006e2c <vTaskSetTimeOutState+0x24>)
 8006e12:	681a      	ldr	r2, [r3, #0]
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006e18:	4b05      	ldr	r3, [pc, #20]	; (8006e30 <vTaskSetTimeOutState+0x28>)
 8006e1a:	681a      	ldr	r2, [r3, #0]
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	605a      	str	r2, [r3, #4]
}
 8006e20:	370c      	adds	r7, #12
 8006e22:	46bd      	mov	sp, r7
 8006e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e28:	4770      	bx	lr
 8006e2a:	bf00      	nop
 8006e2c:	200001a4 	.word	0x200001a4
 8006e30:	20000190 	.word	0x20000190

08006e34 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006e34:	b580      	push	{r7, lr}
 8006e36:	b084      	sub	sp, #16
 8006e38:	af00      	add	r7, sp, #0
 8006e3a:	6078      	str	r0, [r7, #4]
 8006e3c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
	configASSERT( pxTicksToWait );

	taskENTER_CRITICAL();
 8006e3e:	f001 fbcd 	bl	80085dc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006e42:	4b1c      	ldr	r3, [pc, #112]	; (8006eb4 <xTaskCheckForTimeOut+0x80>)
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	60bb      	str	r3, [r7, #8]

		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
 8006e48:	683b      	ldr	r3, [r7, #0]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e50:	d102      	bne.n	8006e58 <xTaskCheckForTimeOut+0x24>
			{
				xReturn = pdFALSE;
 8006e52:	2300      	movs	r3, #0
 8006e54:	60fb      	str	r3, [r7, #12]
 8006e56:	e026      	b.n	8006ea6 <xTaskCheckForTimeOut+0x72>
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681a      	ldr	r2, [r3, #0]
 8006e5c:	4b16      	ldr	r3, [pc, #88]	; (8006eb8 <xTaskCheckForTimeOut+0x84>)
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	429a      	cmp	r2, r3
 8006e62:	d007      	beq.n	8006e74 <xTaskCheckForTimeOut+0x40>
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	685a      	ldr	r2, [r3, #4]
 8006e68:	68bb      	ldr	r3, [r7, #8]
 8006e6a:	429a      	cmp	r2, r3
 8006e6c:	d802      	bhi.n	8006e74 <xTaskCheckForTimeOut+0x40>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
 8006e6e:	2301      	movs	r3, #1
 8006e70:	60fb      	str	r3, [r7, #12]
 8006e72:	e018      	b.n	8006ea6 <xTaskCheckForTimeOut+0x72>
		}
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	685b      	ldr	r3, [r3, #4]
 8006e78:	68ba      	ldr	r2, [r7, #8]
 8006e7a:	1ad2      	subs	r2, r2, r3
 8006e7c:	683b      	ldr	r3, [r7, #0]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	429a      	cmp	r2, r3
 8006e82:	d20e      	bcs.n	8006ea2 <xTaskCheckForTimeOut+0x6e>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
 8006e84:	683b      	ldr	r3, [r7, #0]
 8006e86:	681a      	ldr	r2, [r3, #0]
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	6859      	ldr	r1, [r3, #4]
 8006e8c:	68bb      	ldr	r3, [r7, #8]
 8006e8e:	1acb      	subs	r3, r1, r3
 8006e90:	441a      	add	r2, r3
 8006e92:	683b      	ldr	r3, [r7, #0]
 8006e94:	601a      	str	r2, [r3, #0]
			vTaskSetTimeOutState( pxTimeOut );
 8006e96:	6878      	ldr	r0, [r7, #4]
 8006e98:	f7ff ffb6 	bl	8006e08 <vTaskSetTimeOutState>
			xReturn = pdFALSE;
 8006e9c:	2300      	movs	r3, #0
 8006e9e:	60fb      	str	r3, [r7, #12]
 8006ea0:	e001      	b.n	8006ea6 <xTaskCheckForTimeOut+0x72>
		}
		else
		{
			xReturn = pdTRUE;
 8006ea2:	2301      	movs	r3, #1
 8006ea4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006ea6:	f001 fbb1 	bl	800860c <vPortExitCritical>

	return xReturn;
 8006eaa:	68fb      	ldr	r3, [r7, #12]
}
 8006eac:	4618      	mov	r0, r3
 8006eae:	3710      	adds	r7, #16
 8006eb0:	46bd      	mov	sp, r7
 8006eb2:	bd80      	pop	{r7, pc}
 8006eb4:	20000190 	.word	0x20000190
 8006eb8:	200001a4 	.word	0x200001a4

08006ebc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006ebc:	b480      	push	{r7}
 8006ebe:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006ec0:	4b03      	ldr	r3, [pc, #12]	; (8006ed0 <vTaskMissedYield+0x14>)
 8006ec2:	2201      	movs	r2, #1
 8006ec4:	601a      	str	r2, [r3, #0]
}
 8006ec6:	46bd      	mov	sp, r7
 8006ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ecc:	4770      	bx	lr
 8006ece:	bf00      	nop
 8006ed0:	200001a0 	.word	0x200001a0

08006ed4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006ed4:	b580      	push	{r7, lr}
 8006ed6:	b082      	sub	sp, #8
 8006ed8:	af00      	add	r7, sp, #0
 8006eda:	6078      	str	r0, [r7, #4]
	( void ) pvParameters;

	for( ;; )
	{
		/* See if any tasks have been deleted. */
		prvCheckTasksWaitingTermination();
 8006edc:	f000 f8a4 	bl	8007028 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006ee0:	4b07      	ldr	r3, [pc, #28]	; (8006f00 <prvIdleTask+0x2c>)
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	2b01      	cmp	r3, #1
 8006ee6:	d907      	bls.n	8006ef8 <prvIdleTask+0x24>
			{
				taskYIELD();
 8006ee8:	4b06      	ldr	r3, [pc, #24]	; (8006f04 <prvIdleTask+0x30>)
 8006eea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006eee:	601a      	str	r2, [r3, #0]
 8006ef0:	f3bf 8f4f 	dsb	sy
 8006ef4:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 8006ef8:	f7fa f9c8 	bl	800128c <vApplicationIdleHook>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_TICKLESS_IDLE */
	}
 8006efc:	e7ee      	b.n	8006edc <prvIdleTask+0x8>
 8006efe:	bf00      	nop
 8006f00:	200000b8 	.word	0x200000b8
 8006f04:	e000ed04 	.word	0xe000ed04

08006f08 <prvInitialiseTCBVariables>:
	}
#endif /* configUSE_TICKLESS_IDLE */
/*-----------------------------------------------------------*/

static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 8006f08:	b580      	push	{r7, lr}
 8006f0a:	b086      	sub	sp, #24
 8006f0c:	af00      	add	r7, sp, #0
 8006f0e:	60f8      	str	r0, [r7, #12]
 8006f10:	60b9      	str	r1, [r7, #8]
 8006f12:	607a      	str	r2, [r7, #4]
 8006f14:	603b      	str	r3, [r7, #0]
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006f16:	2300      	movs	r3, #0
 8006f18:	617b      	str	r3, [r7, #20]
 8006f1a:	e012      	b.n	8006f42 <prvInitialiseTCBVariables+0x3a>
	{
		pxTCB->pcTaskName[ x ] = pcName[ x ];
 8006f1c:	68ba      	ldr	r2, [r7, #8]
 8006f1e:	697b      	ldr	r3, [r7, #20]
 8006f20:	4413      	add	r3, r2
 8006f22:	781a      	ldrb	r2, [r3, #0]
 8006f24:	68f9      	ldr	r1, [r7, #12]
 8006f26:	697b      	ldr	r3, [r7, #20]
 8006f28:	440b      	add	r3, r1
 8006f2a:	3330      	adds	r3, #48	; 0x30
 8006f2c:	711a      	strb	r2, [r3, #4]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8006f2e:	68ba      	ldr	r2, [r7, #8]
 8006f30:	697b      	ldr	r3, [r7, #20]
 8006f32:	4413      	add	r3, r2
 8006f34:	781b      	ldrb	r3, [r3, #0]
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d100      	bne.n	8006f3c <prvInitialiseTCBVariables+0x34>
		{
			break;
 8006f3a:	e005      	b.n	8006f48 <prvInitialiseTCBVariables+0x40>
static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006f3c:	697b      	ldr	r3, [r7, #20]
 8006f3e:	3301      	adds	r3, #1
 8006f40:	617b      	str	r3, [r7, #20]
 8006f42:	697b      	ldr	r3, [r7, #20]
 8006f44:	2b09      	cmp	r3, #9
 8006f46:	d9e9      	bls.n	8006f1c <prvInitialiseTCBVariables+0x14>
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	2200      	movs	r2, #0
 8006f4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	2b04      	cmp	r3, #4
 8006f54:	d901      	bls.n	8006f5a <prvInitialiseTCBVariables+0x52>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006f56:	2304      	movs	r3, #4
 8006f58:	607b      	str	r3, [r7, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxTCB->uxPriority = uxPriority;
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	687a      	ldr	r2, [r7, #4]
 8006f5e:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	687a      	ldr	r2, [r7, #4]
 8006f64:	641a      	str	r2, [r3, #64]	; 0x40
		pxTCB->uxMutexesHeld = 0;
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	2200      	movs	r2, #0
 8006f6a:	645a      	str	r2, [r3, #68]	; 0x44
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	3304      	adds	r3, #4
 8006f70:	4618      	mov	r0, r3
 8006f72:	f001 fa15 	bl	80083a0 <vListInitialiseItem>
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	3318      	adds	r3, #24
 8006f7a:	4618      	mov	r0, r3
 8006f7c:	f001 fa10 	bl	80083a0 <vListInitialiseItem>

	/* Set the pxTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	68fa      	ldr	r2, [r7, #12]
 8006f84:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	f1c3 0205 	rsb	r2, r3, #5
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	68fa      	ldr	r2, [r7, #12]
 8006f94:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* portUSING_MPU_WRAPPERS */

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxTCB->ulNotifiedValue = 0;
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	2200      	movs	r2, #0
 8006f9a:	649a      	str	r2, [r3, #72]	; 0x48
		pxTCB->eNotifyState = eNotWaitingNotification;
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	2200      	movs	r2, #0
 8006fa0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxTCB->xNewLib_reent ) ) );
	}
	#endif /* configUSE_NEWLIB_REENTRANT */
}
 8006fa4:	3718      	adds	r7, #24
 8006fa6:	46bd      	mov	sp, r7
 8006fa8:	bd80      	pop	{r7, pc}
 8006faa:	bf00      	nop

08006fac <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006fac:	b580      	push	{r7, lr}
 8006fae:	b082      	sub	sp, #8
 8006fb0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006fb2:	2300      	movs	r3, #0
 8006fb4:	607b      	str	r3, [r7, #4]
 8006fb6:	e00c      	b.n	8006fd2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006fb8:	687a      	ldr	r2, [r7, #4]
 8006fba:	4613      	mov	r3, r2
 8006fbc:	009b      	lsls	r3, r3, #2
 8006fbe:	4413      	add	r3, r2
 8006fc0:	009b      	lsls	r3, r3, #2
 8006fc2:	4a11      	ldr	r2, [pc, #68]	; (8007008 <prvInitialiseTaskLists+0x5c>)
 8006fc4:	4413      	add	r3, r2
 8006fc6:	4618      	mov	r0, r3
 8006fc8:	f001 f9ca 	bl	8008360 <vListInitialise>

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	3301      	adds	r3, #1
 8006fd0:	607b      	str	r3, [r7, #4]
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	2b04      	cmp	r3, #4
 8006fd6:	d9ef      	bls.n	8006fb8 <prvInitialiseTaskLists+0xc>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
 8006fd8:	480c      	ldr	r0, [pc, #48]	; (800700c <prvInitialiseTaskLists+0x60>)
 8006fda:	f001 f9c1 	bl	8008360 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006fde:	480c      	ldr	r0, [pc, #48]	; (8007010 <prvInitialiseTaskLists+0x64>)
 8006fe0:	f001 f9be 	bl	8008360 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006fe4:	480b      	ldr	r0, [pc, #44]	; (8007014 <prvInitialiseTaskLists+0x68>)
 8006fe6:	f001 f9bb 	bl	8008360 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006fea:	480b      	ldr	r0, [pc, #44]	; (8007018 <prvInitialiseTaskLists+0x6c>)
 8006fec:	f001 f9b8 	bl	8008360 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006ff0:	480a      	ldr	r0, [pc, #40]	; (800701c <prvInitialiseTaskLists+0x70>)
 8006ff2:	f001 f9b5 	bl	8008360 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006ff6:	4b0a      	ldr	r3, [pc, #40]	; (8007020 <prvInitialiseTaskLists+0x74>)
 8006ff8:	4a04      	ldr	r2, [pc, #16]	; (800700c <prvInitialiseTaskLists+0x60>)
 8006ffa:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006ffc:	4b09      	ldr	r3, [pc, #36]	; (8007024 <prvInitialiseTaskLists+0x78>)
 8006ffe:	4a04      	ldr	r2, [pc, #16]	; (8007010 <prvInitialiseTaskLists+0x64>)
 8007000:	601a      	str	r2, [r3, #0]
}
 8007002:	3708      	adds	r7, #8
 8007004:	46bd      	mov	sp, r7
 8007006:	bd80      	pop	{r7, pc}
 8007008:	200000b8 	.word	0x200000b8
 800700c:	2000011c 	.word	0x2000011c
 8007010:	20000130 	.word	0x20000130
 8007014:	2000014c 	.word	0x2000014c
 8007018:	20000160 	.word	0x20000160
 800701c:	20000178 	.word	0x20000178
 8007020:	20000144 	.word	0x20000144
 8007024:	20000148 	.word	0x20000148

08007028 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007028:	b580      	push	{r7, lr}
 800702a:	b082      	sub	sp, #8
 800702c:	af00      	add	r7, sp, #0
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
 800702e:	e028      	b.n	8007082 <prvCheckTasksWaitingTermination+0x5a>
		{
			vTaskSuspendAll();
 8007030:	f7ff fbba 	bl	80067a8 <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8007034:	4b16      	ldr	r3, [pc, #88]	; (8007090 <prvCheckTasksWaitingTermination+0x68>)
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	2b00      	cmp	r3, #0
 800703a:	bf14      	ite	ne
 800703c:	2300      	movne	r3, #0
 800703e:	2301      	moveq	r3, #1
 8007040:	b2db      	uxtb	r3, r3
 8007042:	607b      	str	r3, [r7, #4]
			}
			( void ) xTaskResumeAll();
 8007044:	f7ff fbbe 	bl	80067c4 <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	2b00      	cmp	r3, #0
 800704c:	d119      	bne.n	8007082 <prvCheckTasksWaitingTermination+0x5a>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
 800704e:	f001 fac5 	bl	80085dc <vPortEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8007052:	4b0f      	ldr	r3, [pc, #60]	; (8007090 <prvCheckTasksWaitingTermination+0x68>)
 8007054:	68db      	ldr	r3, [r3, #12]
 8007056:	68db      	ldr	r3, [r3, #12]
 8007058:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 800705a:	683b      	ldr	r3, [r7, #0]
 800705c:	3304      	adds	r3, #4
 800705e:	4618      	mov	r0, r3
 8007060:	f001 fa06 	bl	8008470 <uxListRemove>
					--uxCurrentNumberOfTasks;
 8007064:	4b0b      	ldr	r3, [pc, #44]	; (8007094 <prvCheckTasksWaitingTermination+0x6c>)
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	1e5a      	subs	r2, r3, #1
 800706a:	4b0a      	ldr	r3, [pc, #40]	; (8007094 <prvCheckTasksWaitingTermination+0x6c>)
 800706c:	601a      	str	r2, [r3, #0]
					--uxTasksDeleted;
 800706e:	4b0a      	ldr	r3, [pc, #40]	; (8007098 <prvCheckTasksWaitingTermination+0x70>)
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	1e5a      	subs	r2, r3, #1
 8007074:	4b08      	ldr	r3, [pc, #32]	; (8007098 <prvCheckTasksWaitingTermination+0x70>)
 8007076:	601a      	str	r2, [r3, #0]
				}
				taskEXIT_CRITICAL();
 8007078:	f001 fac8 	bl	800860c <vPortExitCritical>

				prvDeleteTCB( pxTCB );
 800707c:	6838      	ldr	r0, [r7, #0]
 800707e:	f000 f87b 	bl	8007178 <prvDeleteTCB>
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
 8007082:	4b05      	ldr	r3, [pc, #20]	; (8007098 <prvCheckTasksWaitingTermination+0x70>)
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	2b00      	cmp	r3, #0
 8007088:	d1d2      	bne.n	8007030 <prvCheckTasksWaitingTermination+0x8>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* vTaskDelete */
}
 800708a:	3708      	adds	r7, #8
 800708c:	46bd      	mov	sp, r7
 800708e:	bd80      	pop	{r7, pc}
 8007090:	20000160 	.word	0x20000160
 8007094:	2000018c 	.word	0x2000018c
 8007098:	20000174 	.word	0x20000174

0800709c <prvAddCurrentTaskToDelayedList>:
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( const TickType_t xTimeToWake )
{
 800709c:	b580      	push	{r7, lr}
 800709e:	b082      	sub	sp, #8
 80070a0:	af00      	add	r7, sp, #0
 80070a2:	6078      	str	r0, [r7, #4]
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
 80070a4:	4b13      	ldr	r3, [pc, #76]	; (80070f4 <prvAddCurrentTaskToDelayedList+0x58>)
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	687a      	ldr	r2, [r7, #4]
 80070aa:	605a      	str	r2, [r3, #4]

	if( xTimeToWake < xTickCount )
 80070ac:	4b12      	ldr	r3, [pc, #72]	; (80070f8 <prvAddCurrentTaskToDelayedList+0x5c>)
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	687a      	ldr	r2, [r7, #4]
 80070b2:	429a      	cmp	r2, r3
 80070b4:	d209      	bcs.n	80070ca <prvAddCurrentTaskToDelayedList+0x2e>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 80070b6:	4b11      	ldr	r3, [pc, #68]	; (80070fc <prvAddCurrentTaskToDelayedList+0x60>)
 80070b8:	681a      	ldr	r2, [r3, #0]
 80070ba:	4b0e      	ldr	r3, [pc, #56]	; (80070f4 <prvAddCurrentTaskToDelayedList+0x58>)
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	3304      	adds	r3, #4
 80070c0:	4610      	mov	r0, r2
 80070c2:	4619      	mov	r1, r3
 80070c4:	f001 f99c 	bl	8008400 <vListInsert>
 80070c8:	e010      	b.n	80070ec <prvAddCurrentTaskToDelayedList+0x50>
	}
	else
	{
		/* The wake time has not overflowed, so the current block list is used. */
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 80070ca:	4b0d      	ldr	r3, [pc, #52]	; (8007100 <prvAddCurrentTaskToDelayedList+0x64>)
 80070cc:	681a      	ldr	r2, [r3, #0]
 80070ce:	4b09      	ldr	r3, [pc, #36]	; (80070f4 <prvAddCurrentTaskToDelayedList+0x58>)
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	3304      	adds	r3, #4
 80070d4:	4610      	mov	r0, r2
 80070d6:	4619      	mov	r1, r3
 80070d8:	f001 f992 	bl	8008400 <vListInsert>

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
 80070dc:	4b09      	ldr	r3, [pc, #36]	; (8007104 <prvAddCurrentTaskToDelayedList+0x68>)
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	687a      	ldr	r2, [r7, #4]
 80070e2:	429a      	cmp	r2, r3
 80070e4:	d202      	bcs.n	80070ec <prvAddCurrentTaskToDelayedList+0x50>
		{
			xNextTaskUnblockTime = xTimeToWake;
 80070e6:	4b07      	ldr	r3, [pc, #28]	; (8007104 <prvAddCurrentTaskToDelayedList+0x68>)
 80070e8:	687a      	ldr	r2, [r7, #4]
 80070ea:	601a      	str	r2, [r3, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80070ec:	3708      	adds	r7, #8
 80070ee:	46bd      	mov	sp, r7
 80070f0:	bd80      	pop	{r7, pc}
 80070f2:	bf00      	nop
 80070f4:	200000b4 	.word	0x200000b4
 80070f8:	20000190 	.word	0x20000190
 80070fc:	20000148 	.word	0x20000148
 8007100:	20000144 	.word	0x20000144
 8007104:	2000003c 	.word	0x2000003c

08007108 <prvAllocateTCBAndStack>:
/*-----------------------------------------------------------*/

static TCB_t *prvAllocateTCBAndStack( const uint16_t usStackDepth, StackType_t * const puxStackBuffer )
{
 8007108:	b580      	push	{r7, lr}
 800710a:	b084      	sub	sp, #16
 800710c:	af00      	add	r7, sp, #0
 800710e:	4603      	mov	r3, r0
 8007110:	6039      	str	r1, [r7, #0]
 8007112:	80fb      	strh	r3, [r7, #6]
	#else /* portSTACK_GROWTH */
	{
	StackType_t *pxStack;

		/* Allocate space for the stack used by the task being created. */
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007114:	683b      	ldr	r3, [r7, #0]
 8007116:	2b00      	cmp	r3, #0
 8007118:	d106      	bne.n	8007128 <prvAllocateTCBAndStack+0x20>
 800711a:	88fb      	ldrh	r3, [r7, #6]
 800711c:	009b      	lsls	r3, r3, #2
 800711e:	4618      	mov	r0, r3
 8007120:	f001 fafc 	bl	800871c <pvPortMalloc>
 8007124:	4603      	mov	r3, r0
 8007126:	e000      	b.n	800712a <prvAllocateTCBAndStack+0x22>
 8007128:	683b      	ldr	r3, [r7, #0]
 800712a:	60bb      	str	r3, [r7, #8]

		if( pxStack != NULL )
 800712c:	68bb      	ldr	r3, [r7, #8]
 800712e:	2b00      	cmp	r3, #0
 8007130:	d00e      	beq.n	8007150 <prvAllocateTCBAndStack+0x48>
		{
			/* Allocate space for the TCB.  Where the memory comes from depends
			on the implementation of the port malloc function. */
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
 8007132:	2050      	movs	r0, #80	; 0x50
 8007134:	f001 faf2 	bl	800871c <pvPortMalloc>
 8007138:	60f8      	str	r0, [r7, #12]

			if( pxNewTCB != NULL )
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	2b00      	cmp	r3, #0
 800713e:	d003      	beq.n	8007148 <prvAllocateTCBAndStack+0x40>
			{
				/* Store the stack location in the TCB. */
				pxNewTCB->pxStack = pxStack;
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	68ba      	ldr	r2, [r7, #8]
 8007144:	631a      	str	r2, [r3, #48]	; 0x30
 8007146:	e005      	b.n	8007154 <prvAllocateTCBAndStack+0x4c>
			}
			else
			{
				/* The stack cannot be used as the TCB was not created.  Free it
				again. */
				vPortFree( pxStack );
 8007148:	68b8      	ldr	r0, [r7, #8]
 800714a:	f001 fb7f 	bl	800884c <vPortFree>
 800714e:	e001      	b.n	8007154 <prvAllocateTCBAndStack+0x4c>
			}
		}
		else
		{
			pxNewTCB = NULL;
 8007150:	2300      	movs	r3, #0
 8007152:	60fb      	str	r3, [r7, #12]
		}
	}
	#endif /* portSTACK_GROWTH */

	if( pxNewTCB != NULL )
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	2b00      	cmp	r3, #0
 8007158:	d008      	beq.n	800716c <prvAllocateTCBAndStack+0x64>
	{
		/* Avoid dependency on memset() if it is not required. */
		#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
		{
			/* Just to help debugging. */
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800715e:	88fb      	ldrh	r3, [r7, #6]
 8007160:	009b      	lsls	r3, r3, #2
 8007162:	4610      	mov	r0, r2
 8007164:	21a5      	movs	r1, #165	; 0xa5
 8007166:	461a      	mov	r2, r3
 8007168:	f001 fcec 	bl	8008b44 <memset>
		}
		#endif /* ( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) ) ) */
	}

	return pxNewTCB;
 800716c:	68fb      	ldr	r3, [r7, #12]
}
 800716e:	4618      	mov	r0, r3
 8007170:	3710      	adds	r7, #16
 8007172:	46bd      	mov	sp, r7
 8007174:	bd80      	pop	{r7, pc}
 8007176:	bf00      	nop

08007178 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007178:	b580      	push	{r7, lr}
 800717a:	b082      	sub	sp, #8
 800717c:	af00      	add	r7, sp, #0
 800717e:	6078      	str	r0, [r7, #4]
				vPortFreeAligned( pxTCB->pxStack );
			}
		}
		#else
		{
			vPortFreeAligned( pxTCB->pxStack );
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007184:	4618      	mov	r0, r3
 8007186:	f001 fb61 	bl	800884c <vPortFree>
		}
		#endif

		vPortFree( pxTCB );
 800718a:	6878      	ldr	r0, [r7, #4]
 800718c:	f001 fb5e 	bl	800884c <vPortFree>
	}
 8007190:	3708      	adds	r7, #8
 8007192:	46bd      	mov	sp, r7
 8007194:	bd80      	pop	{r7, pc}
 8007196:	bf00      	nop

08007198 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007198:	b480      	push	{r7}
 800719a:	b083      	sub	sp, #12
 800719c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800719e:	4b0e      	ldr	r3, [pc, #56]	; (80071d8 <prvResetNextTaskUnblockTime+0x40>)
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d101      	bne.n	80071ac <prvResetNextTaskUnblockTime+0x14>
 80071a8:	2301      	movs	r3, #1
 80071aa:	e000      	b.n	80071ae <prvResetNextTaskUnblockTime+0x16>
 80071ac:	2300      	movs	r3, #0
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d004      	beq.n	80071bc <prvResetNextTaskUnblockTime+0x24>
		/* The new current delayed list is empty.  Set
		xNextTaskUnblockTime to the maximum possible value so it is
		extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80071b2:	4b0a      	ldr	r3, [pc, #40]	; (80071dc <prvResetNextTaskUnblockTime+0x44>)
 80071b4:	f04f 32ff 	mov.w	r2, #4294967295
 80071b8:	601a      	str	r2, [r3, #0]
 80071ba:	e008      	b.n	80071ce <prvResetNextTaskUnblockTime+0x36>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80071bc:	4b06      	ldr	r3, [pc, #24]	; (80071d8 <prvResetNextTaskUnblockTime+0x40>)
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	68db      	ldr	r3, [r3, #12]
 80071c2:	68db      	ldr	r3, [r3, #12]
 80071c4:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	685a      	ldr	r2, [r3, #4]
 80071ca:	4b04      	ldr	r3, [pc, #16]	; (80071dc <prvResetNextTaskUnblockTime+0x44>)
 80071cc:	601a      	str	r2, [r3, #0]
	}
}
 80071ce:	370c      	adds	r7, #12
 80071d0:	46bd      	mov	sp, r7
 80071d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d6:	4770      	bx	lr
 80071d8:	20000144 	.word	0x20000144
 80071dc:	2000003c 	.word	0x2000003c

080071e0 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 80071e0:	b480      	push	{r7}
 80071e2:	b083      	sub	sp, #12
 80071e4:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 80071e6:	4b05      	ldr	r3, [pc, #20]	; (80071fc <xTaskGetCurrentTaskHandle+0x1c>)
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	607b      	str	r3, [r7, #4]

		return xReturn;
 80071ec:	687b      	ldr	r3, [r7, #4]
	}
 80071ee:	4618      	mov	r0, r3
 80071f0:	370c      	adds	r7, #12
 80071f2:	46bd      	mov	sp, r7
 80071f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f8:	4770      	bx	lr
 80071fa:	bf00      	nop
 80071fc:	200000b4 	.word	0x200000b4

08007200 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007200:	b480      	push	{r7}
 8007202:	b083      	sub	sp, #12
 8007204:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007206:	4b0b      	ldr	r3, [pc, #44]	; (8007234 <xTaskGetSchedulerState+0x34>)
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	2b00      	cmp	r3, #0
 800720c:	d102      	bne.n	8007214 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800720e:	2301      	movs	r3, #1
 8007210:	607b      	str	r3, [r7, #4]
 8007212:	e008      	b.n	8007226 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007214:	4b08      	ldr	r3, [pc, #32]	; (8007238 <xTaskGetSchedulerState+0x38>)
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	2b00      	cmp	r3, #0
 800721a:	d102      	bne.n	8007222 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800721c:	2302      	movs	r3, #2
 800721e:	607b      	str	r3, [r7, #4]
 8007220:	e001      	b.n	8007226 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007222:	2300      	movs	r3, #0
 8007224:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007226:	687b      	ldr	r3, [r7, #4]
	}
 8007228:	4618      	mov	r0, r3
 800722a:	370c      	adds	r7, #12
 800722c:	46bd      	mov	sp, r7
 800722e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007232:	4770      	bx	lr
 8007234:	20000198 	.word	0x20000198
 8007238:	200001ac 	.word	0x200001ac

0800723c <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800723c:	b580      	push	{r7, lr}
 800723e:	b084      	sub	sp, #16
 8007240:	af00      	add	r7, sp, #0
 8007242:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	2b00      	cmp	r3, #0
 800724c:	d062      	beq.n	8007314 <vTaskPriorityInherit+0xd8>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007252:	4b32      	ldr	r3, [pc, #200]	; (800731c <vTaskPriorityInherit+0xe0>)
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007258:	429a      	cmp	r2, r3
 800725a:	d25b      	bcs.n	8007314 <vTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	699b      	ldr	r3, [r3, #24]
 8007260:	2b00      	cmp	r3, #0
 8007262:	db06      	blt.n	8007272 <vTaskPriorityInherit+0x36>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007264:	4b2d      	ldr	r3, [pc, #180]	; (800731c <vTaskPriorityInherit+0xe0>)
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800726a:	f1c3 0205 	rsb	r2, r3, #5
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	6959      	ldr	r1, [r3, #20]
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800727a:	4613      	mov	r3, r2
 800727c:	009b      	lsls	r3, r3, #2
 800727e:	4413      	add	r3, r2
 8007280:	009b      	lsls	r3, r3, #2
 8007282:	4a27      	ldr	r2, [pc, #156]	; (8007320 <vTaskPriorityInherit+0xe4>)
 8007284:	4413      	add	r3, r2
 8007286:	4299      	cmp	r1, r3
 8007288:	d101      	bne.n	800728e <vTaskPriorityInherit+0x52>
 800728a:	2301      	movs	r3, #1
 800728c:	e000      	b.n	8007290 <vTaskPriorityInherit+0x54>
 800728e:	2300      	movs	r3, #0
 8007290:	2b00      	cmp	r3, #0
 8007292:	d03a      	beq.n	800730a <vTaskPriorityInherit+0xce>
				{
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	3304      	adds	r3, #4
 8007298:	4618      	mov	r0, r3
 800729a:	f001 f8e9 	bl	8008470 <uxListRemove>
 800729e:	4603      	mov	r3, r0
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d115      	bne.n	80072d0 <vTaskPriorityInherit+0x94>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072a8:	491d      	ldr	r1, [pc, #116]	; (8007320 <vTaskPriorityInherit+0xe4>)
 80072aa:	4613      	mov	r3, r2
 80072ac:	009b      	lsls	r3, r3, #2
 80072ae:	4413      	add	r3, r2
 80072b0:	009b      	lsls	r3, r3, #2
 80072b2:	440b      	add	r3, r1
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d10a      	bne.n	80072d0 <vTaskPriorityInherit+0x94>
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072be:	2201      	movs	r2, #1
 80072c0:	fa02 f303 	lsl.w	r3, r2, r3
 80072c4:	43da      	mvns	r2, r3
 80072c6:	4b17      	ldr	r3, [pc, #92]	; (8007324 <vTaskPriorityInherit+0xe8>)
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	401a      	ands	r2, r3
 80072cc:	4b15      	ldr	r3, [pc, #84]	; (8007324 <vTaskPriorityInherit+0xe8>)
 80072ce:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 80072d0:	4b12      	ldr	r3, [pc, #72]	; (800731c <vTaskPriorityInherit+0xe0>)
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 80072da:	68fb      	ldr	r3, [r7, #12]
 80072dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072de:	2201      	movs	r2, #1
 80072e0:	409a      	lsls	r2, r3
 80072e2:	4b10      	ldr	r3, [pc, #64]	; (8007324 <vTaskPriorityInherit+0xe8>)
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	431a      	orrs	r2, r3
 80072e8:	4b0e      	ldr	r3, [pc, #56]	; (8007324 <vTaskPriorityInherit+0xe8>)
 80072ea:	601a      	str	r2, [r3, #0]
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80072f0:	4613      	mov	r3, r2
 80072f2:	009b      	lsls	r3, r3, #2
 80072f4:	4413      	add	r3, r2
 80072f6:	009b      	lsls	r3, r3, #2
 80072f8:	4a09      	ldr	r2, [pc, #36]	; (8007320 <vTaskPriorityInherit+0xe4>)
 80072fa:	441a      	add	r2, r3
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	3304      	adds	r3, #4
 8007300:	4610      	mov	r0, r2
 8007302:	4619      	mov	r1, r3
 8007304:	f001 f858 	bl	80083b8 <vListInsertEnd>
 8007308:	e004      	b.n	8007314 <vTaskPriorityInherit+0xd8>
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 800730a:	4b04      	ldr	r3, [pc, #16]	; (800731c <vTaskPriorityInherit+0xe0>)
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	62da      	str	r2, [r3, #44]	; 0x2c
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007314:	3710      	adds	r7, #16
 8007316:	46bd      	mov	sp, r7
 8007318:	bd80      	pop	{r7, pc}
 800731a:	bf00      	nop
 800731c:	200000b4 	.word	0x200000b4
 8007320:	200000b8 	.word	0x200000b8
 8007324:	20000194 	.word	0x20000194

08007328 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007328:	b580      	push	{r7, lr}
 800732a:	b084      	sub	sp, #16
 800732c:	af00      	add	r7, sp, #0
 800732e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8007334:	2300      	movs	r3, #0
 8007336:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	2b00      	cmp	r3, #0
 800733c:	d04f      	beq.n	80073de <xTaskPriorityDisinherit+0xb6>
		{
			configASSERT( pxTCB->uxMutexesHeld );
			( pxTCB->uxMutexesHeld )--;
 800733e:	68bb      	ldr	r3, [r7, #8]
 8007340:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007342:	1e5a      	subs	r2, r3, #1
 8007344:	68bb      	ldr	r3, [r7, #8]
 8007346:	645a      	str	r2, [r3, #68]	; 0x44

			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007348:	68bb      	ldr	r3, [r7, #8]
 800734a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800734c:	68bb      	ldr	r3, [r7, #8]
 800734e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007350:	429a      	cmp	r2, r3
 8007352:	d044      	beq.n	80073de <xTaskPriorityDisinherit+0xb6>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007354:	68bb      	ldr	r3, [r7, #8]
 8007356:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007358:	2b00      	cmp	r3, #0
 800735a:	d140      	bne.n	80073de <xTaskPriorityDisinherit+0xb6>
					/* A task can only have an inhertied priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 800735c:	68bb      	ldr	r3, [r7, #8]
 800735e:	3304      	adds	r3, #4
 8007360:	4618      	mov	r0, r3
 8007362:	f001 f885 	bl	8008470 <uxListRemove>
 8007366:	4603      	mov	r3, r0
 8007368:	2b00      	cmp	r3, #0
 800736a:	d115      	bne.n	8007398 <xTaskPriorityDisinherit+0x70>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800736c:	68bb      	ldr	r3, [r7, #8]
 800736e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007370:	491d      	ldr	r1, [pc, #116]	; (80073e8 <xTaskPriorityDisinherit+0xc0>)
 8007372:	4613      	mov	r3, r2
 8007374:	009b      	lsls	r3, r3, #2
 8007376:	4413      	add	r3, r2
 8007378:	009b      	lsls	r3, r3, #2
 800737a:	440b      	add	r3, r1
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	2b00      	cmp	r3, #0
 8007380:	d10a      	bne.n	8007398 <xTaskPriorityDisinherit+0x70>
 8007382:	68bb      	ldr	r3, [r7, #8]
 8007384:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007386:	2201      	movs	r2, #1
 8007388:	fa02 f303 	lsl.w	r3, r2, r3
 800738c:	43da      	mvns	r2, r3
 800738e:	4b17      	ldr	r3, [pc, #92]	; (80073ec <xTaskPriorityDisinherit+0xc4>)
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	401a      	ands	r2, r3
 8007394:	4b15      	ldr	r3, [pc, #84]	; (80073ec <xTaskPriorityDisinherit+0xc4>)
 8007396:	601a      	str	r2, [r3, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007398:	68bb      	ldr	r3, [r7, #8]
 800739a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800739c:	68bb      	ldr	r3, [r7, #8]
 800739e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80073a0:	68bb      	ldr	r3, [r7, #8]
 80073a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073a4:	f1c3 0205 	rsb	r2, r3, #5
 80073a8:	68bb      	ldr	r3, [r7, #8]
 80073aa:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80073ac:	68bb      	ldr	r3, [r7, #8]
 80073ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073b0:	2201      	movs	r2, #1
 80073b2:	409a      	lsls	r2, r3
 80073b4:	4b0d      	ldr	r3, [pc, #52]	; (80073ec <xTaskPriorityDisinherit+0xc4>)
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	431a      	orrs	r2, r3
 80073ba:	4b0c      	ldr	r3, [pc, #48]	; (80073ec <xTaskPriorityDisinherit+0xc4>)
 80073bc:	601a      	str	r2, [r3, #0]
 80073be:	68bb      	ldr	r3, [r7, #8]
 80073c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80073c2:	4613      	mov	r3, r2
 80073c4:	009b      	lsls	r3, r3, #2
 80073c6:	4413      	add	r3, r2
 80073c8:	009b      	lsls	r3, r3, #2
 80073ca:	4a07      	ldr	r2, [pc, #28]	; (80073e8 <xTaskPriorityDisinherit+0xc0>)
 80073cc:	441a      	add	r2, r3
 80073ce:	68bb      	ldr	r3, [r7, #8]
 80073d0:	3304      	adds	r3, #4
 80073d2:	4610      	mov	r0, r2
 80073d4:	4619      	mov	r1, r3
 80073d6:	f000 ffef 	bl	80083b8 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80073da:	2301      	movs	r3, #1
 80073dc:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80073de:	68fb      	ldr	r3, [r7, #12]
	}
 80073e0:	4618      	mov	r0, r3
 80073e2:	3710      	adds	r7, #16
 80073e4:	46bd      	mov	sp, r7
 80073e6:	bd80      	pop	{r7, pc}
 80073e8:	200000b8 	.word	0x200000b8
 80073ec:	20000194 	.word	0x20000194

080073f0 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 80073f0:	b480      	push	{r7}
 80073f2:	b083      	sub	sp, #12
 80073f4:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 80073f6:	4b09      	ldr	r3, [pc, #36]	; (800741c <uxTaskResetEventItemValue+0x2c>)
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	699b      	ldr	r3, [r3, #24]
 80073fc:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80073fe:	4b07      	ldr	r3, [pc, #28]	; (800741c <uxTaskResetEventItemValue+0x2c>)
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	4a06      	ldr	r2, [pc, #24]	; (800741c <uxTaskResetEventItemValue+0x2c>)
 8007404:	6812      	ldr	r2, [r2, #0]
 8007406:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8007408:	f1c2 0205 	rsb	r2, r2, #5
 800740c:	619a      	str	r2, [r3, #24]

	return uxReturn;
 800740e:	687b      	ldr	r3, [r7, #4]
}
 8007410:	4618      	mov	r0, r3
 8007412:	370c      	adds	r7, #12
 8007414:	46bd      	mov	sp, r7
 8007416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741a:	4770      	bx	lr
 800741c:	200000b4 	.word	0x200000b4

08007420 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 8007420:	b480      	push	{r7}
 8007422:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8007424:	4b07      	ldr	r3, [pc, #28]	; (8007444 <pvTaskIncrementMutexHeldCount+0x24>)
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	2b00      	cmp	r3, #0
 800742a:	d004      	beq.n	8007436 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800742c:	4b05      	ldr	r3, [pc, #20]	; (8007444 <pvTaskIncrementMutexHeldCount+0x24>)
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007432:	3201      	adds	r2, #1
 8007434:	645a      	str	r2, [r3, #68]	; 0x44
		}

		return pxCurrentTCB;
 8007436:	4b03      	ldr	r3, [pc, #12]	; (8007444 <pvTaskIncrementMutexHeldCount+0x24>)
 8007438:	681b      	ldr	r3, [r3, #0]
	}
 800743a:	4618      	mov	r0, r3
 800743c:	46bd      	mov	sp, r7
 800743e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007442:	4770      	bx	lr
 8007444:	200000b4 	.word	0x200000b4

08007448 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 8007448:	b580      	push	{r7, lr}
 800744a:	b084      	sub	sp, #16
 800744c:	af00      	add	r7, sp, #0
 800744e:	6078      	str	r0, [r7, #4]
 8007450:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 8007452:	f001 f8c3 	bl	80085dc <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 8007456:	4b31      	ldr	r3, [pc, #196]	; (800751c <ulTaskNotifyTake+0xd4>)
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800745c:	2b00      	cmp	r3, #0
 800745e:	d138      	bne.n	80074d2 <ulTaskNotifyTake+0x8a>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->eNotifyState = eWaitingNotification;
 8007460:	4b2e      	ldr	r3, [pc, #184]	; (800751c <ulTaskNotifyTake+0xd4>)
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	2201      	movs	r2, #1
 8007466:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

				if( xTicksToWait > ( TickType_t ) 0 )
 800746a:	683b      	ldr	r3, [r7, #0]
 800746c:	2b00      	cmp	r3, #0
 800746e:	d030      	beq.n	80074d2 <ulTaskNotifyTake+0x8a>
				{
					/* The task is going to block.  First it must be removed
					from the ready list. */
					if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 8007470:	4b2a      	ldr	r3, [pc, #168]	; (800751c <ulTaskNotifyTake+0xd4>)
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	3304      	adds	r3, #4
 8007476:	4618      	mov	r0, r3
 8007478:	f000 fffa 	bl	8008470 <uxListRemove>
 800747c:	4603      	mov	r3, r0
 800747e:	2b00      	cmp	r3, #0
 8007480:	d10b      	bne.n	800749a <ulTaskNotifyTake+0x52>
					{
						/* The current task must be in a ready list, so there is
						no need to check, and the port reset macro can be called
						directly. */
						portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8007482:	4b26      	ldr	r3, [pc, #152]	; (800751c <ulTaskNotifyTake+0xd4>)
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007488:	2201      	movs	r2, #1
 800748a:	fa02 f303 	lsl.w	r3, r2, r3
 800748e:	43da      	mvns	r2, r3
 8007490:	4b23      	ldr	r3, [pc, #140]	; (8007520 <ulTaskNotifyTake+0xd8>)
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	401a      	ands	r2, r3
 8007496:	4b22      	ldr	r3, [pc, #136]	; (8007520 <ulTaskNotifyTake+0xd8>)
 8007498:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					#if ( INCLUDE_vTaskSuspend == 1 )
					{
						if( xTicksToWait == portMAX_DELAY )
 800749a:	683b      	ldr	r3, [r7, #0]
 800749c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074a0:	d107      	bne.n	80074b2 <ulTaskNotifyTake+0x6a>
						{
							/* Add the task to the suspended task list instead
							of a delayed task list to ensure the task is not
							woken by a timing event.  It will block
							indefinitely. */
							vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 80074a2:	4b1e      	ldr	r3, [pc, #120]	; (800751c <ulTaskNotifyTake+0xd4>)
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	3304      	adds	r3, #4
 80074a8:	481e      	ldr	r0, [pc, #120]	; (8007524 <ulTaskNotifyTake+0xdc>)
 80074aa:	4619      	mov	r1, r3
 80074ac:	f000 ff84 	bl	80083b8 <vListInsertEnd>
 80074b0:	e007      	b.n	80074c2 <ulTaskNotifyTake+0x7a>
						{
							/* Calculate the time at which the task should be
							woken if no notification events occur.  This may
							overflow but this doesn't matter, the scheduler will
							handle it. */
							xTimeToWake = xTickCount + xTicksToWait;
 80074b2:	4b1d      	ldr	r3, [pc, #116]	; (8007528 <ulTaskNotifyTake+0xe0>)
 80074b4:	681a      	ldr	r2, [r3, #0]
 80074b6:	683b      	ldr	r3, [r7, #0]
 80074b8:	4413      	add	r3, r2
 80074ba:	60fb      	str	r3, [r7, #12]
							prvAddCurrentTaskToDelayedList( xTimeToWake );
 80074bc:	68f8      	ldr	r0, [r7, #12]
 80074be:	f7ff fded 	bl	800709c <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 80074c2:	4b1a      	ldr	r3, [pc, #104]	; (800752c <ulTaskNotifyTake+0xe4>)
 80074c4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80074c8:	601a      	str	r2, [r3, #0]
 80074ca:	f3bf 8f4f 	dsb	sy
 80074ce:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80074d2:	f001 f89b 	bl	800860c <vPortExitCritical>

		taskENTER_CRITICAL();
 80074d6:	f001 f881 	bl	80085dc <vPortEnterCritical>
		{
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 80074da:	4b10      	ldr	r3, [pc, #64]	; (800751c <ulTaskNotifyTake+0xd4>)
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80074e0:	60bb      	str	r3, [r7, #8]

			if( ulReturn != 0UL )
 80074e2:	68bb      	ldr	r3, [r7, #8]
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d00c      	beq.n	8007502 <ulTaskNotifyTake+0xba>
			{
				if( xClearCountOnExit != pdFALSE )
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d004      	beq.n	80074f8 <ulTaskNotifyTake+0xb0>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 80074ee:	4b0b      	ldr	r3, [pc, #44]	; (800751c <ulTaskNotifyTake+0xd4>)
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	2200      	movs	r2, #0
 80074f4:	649a      	str	r2, [r3, #72]	; 0x48
 80074f6:	e004      	b.n	8007502 <ulTaskNotifyTake+0xba>
				}
				else
				{
					( pxCurrentTCB->ulNotifiedValue )--;
 80074f8:	4b08      	ldr	r3, [pc, #32]	; (800751c <ulTaskNotifyTake+0xd4>)
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80074fe:	3a01      	subs	r2, #1
 8007500:	649a      	str	r2, [r3, #72]	; 0x48
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->eNotifyState = eNotWaitingNotification;
 8007502:	4b06      	ldr	r3, [pc, #24]	; (800751c <ulTaskNotifyTake+0xd4>)
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	2200      	movs	r2, #0
 8007508:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		}
		taskEXIT_CRITICAL();
 800750c:	f001 f87e 	bl	800860c <vPortExitCritical>

		return ulReturn;
 8007510:	68bb      	ldr	r3, [r7, #8]
	}
 8007512:	4618      	mov	r0, r3
 8007514:	3710      	adds	r7, #16
 8007516:	46bd      	mov	sp, r7
 8007518:	bd80      	pop	{r7, pc}
 800751a:	bf00      	nop
 800751c:	200000b4 	.word	0x200000b4
 8007520:	20000194 	.word	0x20000194
 8007524:	20000178 	.word	0x20000178
 8007528:	20000190 	.word	0x20000190
 800752c:	e000ed04 	.word	0xe000ed04

08007530 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8007530:	b580      	push	{r7, lr}
 8007532:	b086      	sub	sp, #24
 8007534:	af00      	add	r7, sp, #0
 8007536:	60f8      	str	r0, [r7, #12]
 8007538:	60b9      	str	r1, [r7, #8]
 800753a:	607a      	str	r2, [r7, #4]
 800753c:	603b      	str	r3, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 800753e:	f001 f84d 	bl	80085dc <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->eNotifyState != eNotified )
 8007542:	4b39      	ldr	r3, [pc, #228]	; (8007628 <xTaskNotifyWait+0xf8>)
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800754a:	b2db      	uxtb	r3, r3
 800754c:	2b02      	cmp	r3, #2
 800754e:	d03f      	beq.n	80075d0 <xTaskNotifyWait+0xa0>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8007550:	4b35      	ldr	r3, [pc, #212]	; (8007628 <xTaskNotifyWait+0xf8>)
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	6c99      	ldr	r1, [r3, #72]	; 0x48
 8007556:	68fa      	ldr	r2, [r7, #12]
 8007558:	43d2      	mvns	r2, r2
 800755a:	400a      	ands	r2, r1
 800755c:	649a      	str	r2, [r3, #72]	; 0x48

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->eNotifyState = eWaitingNotification;
 800755e:	4b32      	ldr	r3, [pc, #200]	; (8007628 <xTaskNotifyWait+0xf8>)
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	2201      	movs	r2, #1
 8007564:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

				if( xTicksToWait > ( TickType_t ) 0 )
 8007568:	683b      	ldr	r3, [r7, #0]
 800756a:	2b00      	cmp	r3, #0
 800756c:	d030      	beq.n	80075d0 <xTaskNotifyWait+0xa0>
				{
					/* The task is going to block.  First it must be removed
					from the	ready list. */
					if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 800756e:	4b2e      	ldr	r3, [pc, #184]	; (8007628 <xTaskNotifyWait+0xf8>)
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	3304      	adds	r3, #4
 8007574:	4618      	mov	r0, r3
 8007576:	f000 ff7b 	bl	8008470 <uxListRemove>
 800757a:	4603      	mov	r3, r0
 800757c:	2b00      	cmp	r3, #0
 800757e:	d10b      	bne.n	8007598 <xTaskNotifyWait+0x68>
					{
						/* The current task must be in a ready list, so there is
						no need to check, and the port reset macro can be called
						directly. */
						portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8007580:	4b29      	ldr	r3, [pc, #164]	; (8007628 <xTaskNotifyWait+0xf8>)
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007586:	2201      	movs	r2, #1
 8007588:	fa02 f303 	lsl.w	r3, r2, r3
 800758c:	43da      	mvns	r2, r3
 800758e:	4b27      	ldr	r3, [pc, #156]	; (800762c <xTaskNotifyWait+0xfc>)
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	401a      	ands	r2, r3
 8007594:	4b25      	ldr	r3, [pc, #148]	; (800762c <xTaskNotifyWait+0xfc>)
 8007596:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					#if ( INCLUDE_vTaskSuspend == 1 )
					{
						if( xTicksToWait == portMAX_DELAY )
 8007598:	683b      	ldr	r3, [r7, #0]
 800759a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800759e:	d107      	bne.n	80075b0 <xTaskNotifyWait+0x80>
						{
							/* Add the task to the suspended task list instead
							of a delayed task list to ensure the task is not
							woken by a timing event.  It will block
							indefinitely. */
							vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 80075a0:	4b21      	ldr	r3, [pc, #132]	; (8007628 <xTaskNotifyWait+0xf8>)
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	3304      	adds	r3, #4
 80075a6:	4822      	ldr	r0, [pc, #136]	; (8007630 <xTaskNotifyWait+0x100>)
 80075a8:	4619      	mov	r1, r3
 80075aa:	f000 ff05 	bl	80083b8 <vListInsertEnd>
 80075ae:	e007      	b.n	80075c0 <xTaskNotifyWait+0x90>
						{
							/* Calculate the time at which the task should be
							woken if no notification events occur.  This may
							overflow but this doesn't matter, the scheduler will
							handle it. */
							xTimeToWake = xTickCount + xTicksToWait;
 80075b0:	4b20      	ldr	r3, [pc, #128]	; (8007634 <xTaskNotifyWait+0x104>)
 80075b2:	681a      	ldr	r2, [r3, #0]
 80075b4:	683b      	ldr	r3, [r7, #0]
 80075b6:	4413      	add	r3, r2
 80075b8:	613b      	str	r3, [r7, #16]
							prvAddCurrentTaskToDelayedList( xTimeToWake );
 80075ba:	6938      	ldr	r0, [r7, #16]
 80075bc:	f7ff fd6e 	bl	800709c <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 80075c0:	4b1d      	ldr	r3, [pc, #116]	; (8007638 <xTaskNotifyWait+0x108>)
 80075c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80075c6:	601a      	str	r2, [r3, #0]
 80075c8:	f3bf 8f4f 	dsb	sy
 80075cc:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80075d0:	f001 f81c 	bl	800860c <vPortExitCritical>

		taskENTER_CRITICAL();
 80075d4:	f001 f802 	bl	80085dc <vPortEnterCritical>
		{
			if( pulNotificationValue != NULL )
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d004      	beq.n	80075e8 <xTaskNotifyWait+0xb8>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 80075de:	4b12      	ldr	r3, [pc, #72]	; (8007628 <xTaskNotifyWait+0xf8>)
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	601a      	str	r2, [r3, #0]

			/* If eNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->eNotifyState == eWaitingNotification )
 80075e8:	4b0f      	ldr	r3, [pc, #60]	; (8007628 <xTaskNotifyWait+0xf8>)
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80075f0:	b2db      	uxtb	r3, r3
 80075f2:	2b01      	cmp	r3, #1
 80075f4:	d102      	bne.n	80075fc <xTaskNotifyWait+0xcc>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 80075f6:	2300      	movs	r3, #0
 80075f8:	617b      	str	r3, [r7, #20]
 80075fa:	e008      	b.n	800760e <xTaskNotifyWait+0xde>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 80075fc:	4b0a      	ldr	r3, [pc, #40]	; (8007628 <xTaskNotifyWait+0xf8>)
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	6c99      	ldr	r1, [r3, #72]	; 0x48
 8007602:	68ba      	ldr	r2, [r7, #8]
 8007604:	43d2      	mvns	r2, r2
 8007606:	400a      	ands	r2, r1
 8007608:	649a      	str	r2, [r3, #72]	; 0x48
				xReturn = pdTRUE;
 800760a:	2301      	movs	r3, #1
 800760c:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->eNotifyState = eNotWaitingNotification;
 800760e:	4b06      	ldr	r3, [pc, #24]	; (8007628 <xTaskNotifyWait+0xf8>)
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	2200      	movs	r2, #0
 8007614:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		}
		taskEXIT_CRITICAL();
 8007618:	f000 fff8 	bl	800860c <vPortExitCritical>

		return xReturn;
 800761c:	697b      	ldr	r3, [r7, #20]
	}
 800761e:	4618      	mov	r0, r3
 8007620:	3718      	adds	r7, #24
 8007622:	46bd      	mov	sp, r7
 8007624:	bd80      	pop	{r7, pc}
 8007626:	bf00      	nop
 8007628:	200000b4 	.word	0x200000b4
 800762c:	20000194 	.word	0x20000194
 8007630:	20000178 	.word	0x20000178
 8007634:	20000190 	.word	0x20000190
 8007638:	e000ed04 	.word	0xe000ed04

0800763c <xTaskNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction )
	{
 800763c:	b580      	push	{r7, lr}
 800763e:	b088      	sub	sp, #32
 8007640:	af00      	add	r7, sp, #0
 8007642:	60f8      	str	r0, [r7, #12]
 8007644:	60b9      	str	r1, [r7, #8]
 8007646:	4613      	mov	r3, r2
 8007648:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	eNotifyValue eOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 800764a:	2301      	movs	r3, #1
 800764c:	61fb      	str	r3, [r7, #28]

		configASSERT( xTaskToNotify );
		pxTCB = ( TCB_t * ) xTaskToNotify;
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	61bb      	str	r3, [r7, #24]

		taskENTER_CRITICAL();
 8007652:	f000 ffc3 	bl	80085dc <vPortEnterCritical>
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
 8007656:	69bb      	ldr	r3, [r7, #24]
 8007658:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800765c:	75fb      	strb	r3, [r7, #23]

			pxTCB->eNotifyState = eNotified;
 800765e:	69bb      	ldr	r3, [r7, #24]
 8007660:	2202      	movs	r2, #2
 8007662:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

			switch( eAction )
 8007666:	79fb      	ldrb	r3, [r7, #7]
 8007668:	2b04      	cmp	r3, #4
 800766a:	d828      	bhi.n	80076be <xTaskNotify+0x82>
 800766c:	a201      	add	r2, pc, #4	; (adr r2, 8007674 <xTaskNotify+0x38>)
 800766e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007672:	bf00      	nop
 8007674:	080076bf 	.word	0x080076bf
 8007678:	08007689 	.word	0x08007689
 800767c:	08007697 	.word	0x08007697
 8007680:	080076a3 	.word	0x080076a3
 8007684:	080076ab 	.word	0x080076ab
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8007688:	69bb      	ldr	r3, [r7, #24]
 800768a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800768c:	68bb      	ldr	r3, [r7, #8]
 800768e:	431a      	orrs	r2, r3
 8007690:	69bb      	ldr	r3, [r7, #24]
 8007692:	649a      	str	r2, [r3, #72]	; 0x48
					break;
 8007694:	e013      	b.n	80076be <xTaskNotify+0x82>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8007696:	69bb      	ldr	r3, [r7, #24]
 8007698:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800769a:	1c5a      	adds	r2, r3, #1
 800769c:	69bb      	ldr	r3, [r7, #24]
 800769e:	649a      	str	r2, [r3, #72]	; 0x48
					break;
 80076a0:	e00d      	b.n	80076be <xTaskNotify+0x82>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 80076a2:	69bb      	ldr	r3, [r7, #24]
 80076a4:	68ba      	ldr	r2, [r7, #8]
 80076a6:	649a      	str	r2, [r3, #72]	; 0x48
					break;
 80076a8:	e009      	b.n	80076be <xTaskNotify+0x82>

				case eSetValueWithoutOverwrite :
					if( eOriginalNotifyState != eNotified )
 80076aa:	7dfb      	ldrb	r3, [r7, #23]
 80076ac:	2b02      	cmp	r3, #2
 80076ae:	d003      	beq.n	80076b8 <xTaskNotify+0x7c>
					{
						pxTCB->ulNotifiedValue = ulValue;
 80076b0:	69bb      	ldr	r3, [r7, #24]
 80076b2:	68ba      	ldr	r2, [r7, #8]
 80076b4:	649a      	str	r2, [r3, #72]	; 0x48
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 80076b6:	e001      	b.n	80076bc <xTaskNotify+0x80>
						pxTCB->ulNotifiedValue = ulValue;
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
 80076b8:	2300      	movs	r3, #0
 80076ba:	61fb      	str	r3, [r7, #28]
					}
					break;
 80076bc:	bf00      	nop
			}


			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
 80076be:	7dfb      	ldrb	r3, [r7, #23]
 80076c0:	2b01      	cmp	r3, #1
 80076c2:	d12a      	bne.n	800771a <xTaskNotify+0xde>
			{
				( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 80076c4:	69bb      	ldr	r3, [r7, #24]
 80076c6:	3304      	adds	r3, #4
 80076c8:	4618      	mov	r0, r3
 80076ca:	f000 fed1 	bl	8008470 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 80076ce:	69bb      	ldr	r3, [r7, #24]
 80076d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076d2:	2201      	movs	r2, #1
 80076d4:	409a      	lsls	r2, r3
 80076d6:	4b14      	ldr	r3, [pc, #80]	; (8007728 <xTaskNotify+0xec>)
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	431a      	orrs	r2, r3
 80076dc:	4b12      	ldr	r3, [pc, #72]	; (8007728 <xTaskNotify+0xec>)
 80076de:	601a      	str	r2, [r3, #0]
 80076e0:	69bb      	ldr	r3, [r7, #24]
 80076e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80076e4:	4613      	mov	r3, r2
 80076e6:	009b      	lsls	r3, r3, #2
 80076e8:	4413      	add	r3, r2
 80076ea:	009b      	lsls	r3, r3, #2
 80076ec:	4a0f      	ldr	r2, [pc, #60]	; (800772c <xTaskNotify+0xf0>)
 80076ee:	441a      	add	r2, r3
 80076f0:	69bb      	ldr	r3, [r7, #24]
 80076f2:	3304      	adds	r3, #4
 80076f4:	4610      	mov	r0, r2
 80076f6:	4619      	mov	r1, r3
 80076f8:	f000 fe5e 	bl	80083b8 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80076fc:	69bb      	ldr	r3, [r7, #24]
 80076fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007700:	4b0b      	ldr	r3, [pc, #44]	; (8007730 <xTaskNotify+0xf4>)
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007706:	429a      	cmp	r2, r3
 8007708:	d907      	bls.n	800771a <xTaskNotify+0xde>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					portYIELD_WITHIN_API();
 800770a:	4b0a      	ldr	r3, [pc, #40]	; (8007734 <xTaskNotify+0xf8>)
 800770c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007710:	601a      	str	r2, [r3, #0]
 8007712:	f3bf 8f4f 	dsb	sy
 8007716:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800771a:	f000 ff77 	bl	800860c <vPortExitCritical>

		return xReturn;
 800771e:	69fb      	ldr	r3, [r7, #28]
	}
 8007720:	4618      	mov	r0, r3
 8007722:	3720      	adds	r7, #32
 8007724:	46bd      	mov	sp, r7
 8007726:	bd80      	pop	{r7, pc}
 8007728:	20000194 	.word	0x20000194
 800772c:	200000b8 	.word	0x200000b8
 8007730:	200000b4 	.word	0x200000b4
 8007734:	e000ed04 	.word	0xe000ed04

08007738 <xTaskNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8007738:	b580      	push	{r7, lr}
 800773a:	b08c      	sub	sp, #48	; 0x30
 800773c:	af00      	add	r7, sp, #0
 800773e:	60f8      	str	r0, [r7, #12]
 8007740:	60b9      	str	r1, [r7, #8]
 8007742:	603b      	str	r3, [r7, #0]
 8007744:	4613      	mov	r3, r2
 8007746:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	eNotifyValue eOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8007748:	2301      	movs	r3, #1
 800774a:	62fb      	str	r3, [r7, #44]	; 0x2c
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		pxTCB = ( TCB_t * ) xTaskToNotify;
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	62bb      	str	r3, [r7, #40]	; 0x28

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007750:	f3ef 8211 	mrs	r2, BASEPRI
 8007754:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007758:	f383 8811 	msr	BASEPRI, r3
 800775c:	f3bf 8f6f 	isb	sy
 8007760:	f3bf 8f4f 	dsb	sy
 8007764:	61fa      	str	r2, [r7, #28]
 8007766:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007768:	69fb      	ldr	r3, [r7, #28]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800776a:	627b      	str	r3, [r7, #36]	; 0x24
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
 800776c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800776e:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8007772:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

			pxTCB->eNotifyState = eNotified;
 8007776:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007778:	2202      	movs	r2, #2
 800777a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

			switch( eAction )
 800777e:	79fb      	ldrb	r3, [r7, #7]
 8007780:	2b04      	cmp	r3, #4
 8007782:	d829      	bhi.n	80077d8 <xTaskNotifyFromISR+0xa0>
 8007784:	a201      	add	r2, pc, #4	; (adr r2, 800778c <xTaskNotifyFromISR+0x54>)
 8007786:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800778a:	bf00      	nop
 800778c:	080077d9 	.word	0x080077d9
 8007790:	080077a1 	.word	0x080077a1
 8007794:	080077af 	.word	0x080077af
 8007798:	080077bb 	.word	0x080077bb
 800779c:	080077c3 	.word	0x080077c3
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 80077a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077a2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80077a4:	68bb      	ldr	r3, [r7, #8]
 80077a6:	431a      	orrs	r2, r3
 80077a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077aa:	649a      	str	r2, [r3, #72]	; 0x48
					break;
 80077ac:	e014      	b.n	80077d8 <xTaskNotifyFromISR+0xa0>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 80077ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80077b2:	1c5a      	adds	r2, r3, #1
 80077b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077b6:	649a      	str	r2, [r3, #72]	; 0x48
					break;
 80077b8:	e00e      	b.n	80077d8 <xTaskNotifyFromISR+0xa0>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 80077ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077bc:	68ba      	ldr	r2, [r7, #8]
 80077be:	649a      	str	r2, [r3, #72]	; 0x48
					break;
 80077c0:	e00a      	b.n	80077d8 <xTaskNotifyFromISR+0xa0>

				case eSetValueWithoutOverwrite :
					if( eOriginalNotifyState != eNotified )
 80077c2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80077c6:	2b02      	cmp	r3, #2
 80077c8:	d003      	beq.n	80077d2 <xTaskNotifyFromISR+0x9a>
					{
						pxTCB->ulNotifiedValue = ulValue;
 80077ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077cc:	68ba      	ldr	r2, [r7, #8]
 80077ce:	649a      	str	r2, [r3, #72]	; 0x48
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 80077d0:	e001      	b.n	80077d6 <xTaskNotifyFromISR+0x9e>
						pxTCB->ulNotifiedValue = ulValue;
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
 80077d2:	2300      	movs	r3, #0
 80077d4:	62fb      	str	r3, [r7, #44]	; 0x2c
					}
					break;
 80077d6:	bf00      	nop
			}


			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
 80077d8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80077dc:	2b01      	cmp	r3, #1
 80077de:	d133      	bne.n	8007848 <xTaskNotifyFromISR+0x110>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80077e0:	4b1e      	ldr	r3, [pc, #120]	; (800785c <xTaskNotifyFromISR+0x124>)
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d11c      	bne.n	8007822 <xTaskNotifyFromISR+0xea>
				{
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 80077e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077ea:	3304      	adds	r3, #4
 80077ec:	4618      	mov	r0, r3
 80077ee:	f000 fe3f 	bl	8008470 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80077f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80077f6:	2201      	movs	r2, #1
 80077f8:	409a      	lsls	r2, r3
 80077fa:	4b19      	ldr	r3, [pc, #100]	; (8007860 <xTaskNotifyFromISR+0x128>)
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	431a      	orrs	r2, r3
 8007800:	4b17      	ldr	r3, [pc, #92]	; (8007860 <xTaskNotifyFromISR+0x128>)
 8007802:	601a      	str	r2, [r3, #0]
 8007804:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007806:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007808:	4613      	mov	r3, r2
 800780a:	009b      	lsls	r3, r3, #2
 800780c:	4413      	add	r3, r2
 800780e:	009b      	lsls	r3, r3, #2
 8007810:	4a14      	ldr	r2, [pc, #80]	; (8007864 <xTaskNotifyFromISR+0x12c>)
 8007812:	441a      	add	r2, r3
 8007814:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007816:	3304      	adds	r3, #4
 8007818:	4610      	mov	r0, r2
 800781a:	4619      	mov	r1, r3
 800781c:	f000 fdcc 	bl	80083b8 <vListInsertEnd>
 8007820:	e005      	b.n	800782e <xTaskNotifyFromISR+0xf6>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8007822:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007824:	3318      	adds	r3, #24
 8007826:	4810      	ldr	r0, [pc, #64]	; (8007868 <xTaskNotifyFromISR+0x130>)
 8007828:	4619      	mov	r1, r3
 800782a:	f000 fdc5 	bl	80083b8 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800782e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007830:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007832:	4b0e      	ldr	r3, [pc, #56]	; (800786c <xTaskNotifyFromISR+0x134>)
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007838:	429a      	cmp	r2, r3
 800783a:	d905      	bls.n	8007848 <xTaskNotifyFromISR+0x110>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 800783c:	683b      	ldr	r3, [r7, #0]
 800783e:	2b00      	cmp	r3, #0
 8007840:	d002      	beq.n	8007848 <xTaskNotifyFromISR+0x110>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8007842:	683b      	ldr	r3, [r7, #0]
 8007844:	2201      	movs	r2, #1
 8007846:	601a      	str	r2, [r3, #0]
 8007848:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800784a:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800784c:	697b      	ldr	r3, [r7, #20]
 800784e:	f383 8811 	msr	BASEPRI, r3
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 8007852:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8007854:	4618      	mov	r0, r3
 8007856:	3730      	adds	r7, #48	; 0x30
 8007858:	46bd      	mov	sp, r7
 800785a:	bd80      	pop	{r7, pc}
 800785c:	200001ac 	.word	0x200001ac
 8007860:	20000194 	.word	0x20000194
 8007864:	200000b8 	.word	0x200000b8
 8007868:	2000014c 	.word	0x2000014c
 800786c:	200000b4 	.word	0x200000b4

08007870 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8007870:	b580      	push	{r7, lr}
 8007872:	b088      	sub	sp, #32
 8007874:	af00      	add	r7, sp, #0
 8007876:	6078      	str	r0, [r7, #4]
 8007878:	6039      	str	r1, [r7, #0]
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		pxTCB = ( TCB_t * ) xTaskToNotify;
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	61fb      	str	r3, [r7, #28]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800787e:	f3ef 8211 	mrs	r2, BASEPRI
 8007882:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007886:	f383 8811 	msr	BASEPRI, r3
 800788a:	f3bf 8f6f 	isb	sy
 800788e:	f3bf 8f4f 	dsb	sy
 8007892:	613a      	str	r2, [r7, #16]
 8007894:	60fb      	str	r3, [r7, #12]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007896:	693b      	ldr	r3, [r7, #16]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007898:	61bb      	str	r3, [r7, #24]
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
 800789a:	69fb      	ldr	r3, [r7, #28]
 800789c:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80078a0:	75fb      	strb	r3, [r7, #23]
			pxTCB->eNotifyState = eNotified;
 80078a2:	69fb      	ldr	r3, [r7, #28]
 80078a4:	2202      	movs	r2, #2
 80078a6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 80078aa:	69fb      	ldr	r3, [r7, #28]
 80078ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80078ae:	1c5a      	adds	r2, r3, #1
 80078b0:	69fb      	ldr	r3, [r7, #28]
 80078b2:	649a      	str	r2, [r3, #72]	; 0x48

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
 80078b4:	7dfb      	ldrb	r3, [r7, #23]
 80078b6:	2b01      	cmp	r3, #1
 80078b8:	d133      	bne.n	8007922 <vTaskNotifyGiveFromISR+0xb2>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80078ba:	4b1e      	ldr	r3, [pc, #120]	; (8007934 <vTaskNotifyGiveFromISR+0xc4>)
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d11c      	bne.n	80078fc <vTaskNotifyGiveFromISR+0x8c>
				{
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 80078c2:	69fb      	ldr	r3, [r7, #28]
 80078c4:	3304      	adds	r3, #4
 80078c6:	4618      	mov	r0, r3
 80078c8:	f000 fdd2 	bl	8008470 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80078cc:	69fb      	ldr	r3, [r7, #28]
 80078ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078d0:	2201      	movs	r2, #1
 80078d2:	409a      	lsls	r2, r3
 80078d4:	4b18      	ldr	r3, [pc, #96]	; (8007938 <vTaskNotifyGiveFromISR+0xc8>)
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	431a      	orrs	r2, r3
 80078da:	4b17      	ldr	r3, [pc, #92]	; (8007938 <vTaskNotifyGiveFromISR+0xc8>)
 80078dc:	601a      	str	r2, [r3, #0]
 80078de:	69fb      	ldr	r3, [r7, #28]
 80078e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80078e2:	4613      	mov	r3, r2
 80078e4:	009b      	lsls	r3, r3, #2
 80078e6:	4413      	add	r3, r2
 80078e8:	009b      	lsls	r3, r3, #2
 80078ea:	4a14      	ldr	r2, [pc, #80]	; (800793c <vTaskNotifyGiveFromISR+0xcc>)
 80078ec:	441a      	add	r2, r3
 80078ee:	69fb      	ldr	r3, [r7, #28]
 80078f0:	3304      	adds	r3, #4
 80078f2:	4610      	mov	r0, r2
 80078f4:	4619      	mov	r1, r3
 80078f6:	f000 fd5f 	bl	80083b8 <vListInsertEnd>
 80078fa:	e005      	b.n	8007908 <vTaskNotifyGiveFromISR+0x98>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 80078fc:	69fb      	ldr	r3, [r7, #28]
 80078fe:	3318      	adds	r3, #24
 8007900:	480f      	ldr	r0, [pc, #60]	; (8007940 <vTaskNotifyGiveFromISR+0xd0>)
 8007902:	4619      	mov	r1, r3
 8007904:	f000 fd58 	bl	80083b8 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007908:	69fb      	ldr	r3, [r7, #28]
 800790a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800790c:	4b0d      	ldr	r3, [pc, #52]	; (8007944 <vTaskNotifyGiveFromISR+0xd4>)
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007912:	429a      	cmp	r2, r3
 8007914:	d905      	bls.n	8007922 <vTaskNotifyGiveFromISR+0xb2>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8007916:	683b      	ldr	r3, [r7, #0]
 8007918:	2b00      	cmp	r3, #0
 800791a:	d002      	beq.n	8007922 <vTaskNotifyGiveFromISR+0xb2>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 800791c:	683b      	ldr	r3, [r7, #0]
 800791e:	2201      	movs	r2, #1
 8007920:	601a      	str	r2, [r3, #0]
 8007922:	69bb      	ldr	r3, [r7, #24]
 8007924:	60bb      	str	r3, [r7, #8]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007926:	68bb      	ldr	r3, [r7, #8]
 8007928:	f383 8811 	msr	BASEPRI, r3
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
 800792c:	3720      	adds	r7, #32
 800792e:	46bd      	mov	sp, r7
 8007930:	bd80      	pop	{r7, pc}
 8007932:	bf00      	nop
 8007934:	200001ac 	.word	0x200001ac
 8007938:	20000194 	.word	0x20000194
 800793c:	200000b8 	.word	0x200000b8
 8007940:	2000014c 	.word	0x2000014c
 8007944:	200000b4 	.word	0x200000b4

08007948 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007948:	b580      	push	{r7, lr}
 800794a:	b084      	sub	sp, #16
 800794c:	af00      	add	r7, sp, #0
 800794e:	6078      	str	r0, [r7, #4]
 8007950:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );

	taskENTER_CRITICAL();
 8007956:	f000 fe41 	bl	80085dc <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	681a      	ldr	r2, [r3, #0]
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007962:	68f9      	ldr	r1, [r7, #12]
 8007964:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007966:	fb01 f303 	mul.w	r3, r1, r3
 800796a:	441a      	add	r2, r3
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	2200      	movs	r2, #0
 8007974:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	681a      	ldr	r2, [r3, #0]
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	681a      	ldr	r2, [r3, #0]
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007986:	3b01      	subs	r3, #1
 8007988:	68f9      	ldr	r1, [r7, #12]
 800798a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800798c:	fb01 f303 	mul.w	r3, r1, r3
 8007990:	441a      	add	r2, r3
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	60da      	str	r2, [r3, #12]
		pxQueue->xRxLock = queueUNLOCKED;
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	f04f 32ff 	mov.w	r2, #4294967295
 800799c:	645a      	str	r2, [r3, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	f04f 32ff 	mov.w	r2, #4294967295
 80079a4:	649a      	str	r2, [r3, #72]	; 0x48

		if( xNewQueue == pdFALSE )
 80079a6:	683b      	ldr	r3, [r7, #0]
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d114      	bne.n	80079d6 <xQueueGenericReset+0x8e>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	691b      	ldr	r3, [r3, #16]
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d01a      	beq.n	80079ea <xQueueGenericReset+0xa2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	3310      	adds	r3, #16
 80079b8:	4618      	mov	r0, r3
 80079ba:	f7ff f989 	bl	8006cd0 <xTaskRemoveFromEventList>
 80079be:	4603      	mov	r3, r0
 80079c0:	2b01      	cmp	r3, #1
 80079c2:	d112      	bne.n	80079ea <xQueueGenericReset+0xa2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80079c4:	4b0c      	ldr	r3, [pc, #48]	; (80079f8 <xQueueGenericReset+0xb0>)
 80079c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80079ca:	601a      	str	r2, [r3, #0]
 80079cc:	f3bf 8f4f 	dsb	sy
 80079d0:	f3bf 8f6f 	isb	sy
 80079d4:	e009      	b.n	80079ea <xQueueGenericReset+0xa2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	3310      	adds	r3, #16
 80079da:	4618      	mov	r0, r3
 80079dc:	f000 fcc0 	bl	8008360 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	3324      	adds	r3, #36	; 0x24
 80079e4:	4618      	mov	r0, r3
 80079e6:	f000 fcbb 	bl	8008360 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80079ea:	f000 fe0f 	bl	800860c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80079ee:	2301      	movs	r3, #1
}
 80079f0:	4618      	mov	r0, r3
 80079f2:	3710      	adds	r7, #16
 80079f4:	46bd      	mov	sp, r7
 80079f6:	bd80      	pop	{r7, pc}
 80079f8:	e000ed04 	.word	0xe000ed04

080079fc <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
{
 80079fc:	b580      	push	{r7, lr}
 80079fe:	b088      	sub	sp, #32
 8007a00:	af00      	add	r7, sp, #0
 8007a02:	60f8      	str	r0, [r7, #12]
 8007a04:	60b9      	str	r1, [r7, #8]
 8007a06:	4613      	mov	r3, r2
 8007a08:	71fb      	strb	r3, [r7, #7]
Queue_t *pxNewQueue;
size_t xQueueSizeInBytes;
QueueHandle_t xReturn = NULL;
 8007a0a:	2300      	movs	r3, #0
 8007a0c:	61bb      	str	r3, [r7, #24]
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007a0e:	68bb      	ldr	r3, [r7, #8]
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d102      	bne.n	8007a1a <xQueueGenericCreate+0x1e>
	{
		/* There is not going to be a queue storage area. */
		xQueueSizeInBytes = ( size_t ) 0;
 8007a14:	2300      	movs	r3, #0
 8007a16:	61fb      	str	r3, [r7, #28]
 8007a18:	e005      	b.n	8007a26 <xQueueGenericCreate+0x2a>
	}
	else
	{
		/* The queue is one byte longer than asked for to make wrap checking
		easier/faster. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	68ba      	ldr	r2, [r7, #8]
 8007a1e:	fb02 f303 	mul.w	r3, r2, r3
 8007a22:	3301      	adds	r3, #1
 8007a24:	61fb      	str	r3, [r7, #28]
	}

	/* Allocate the new queue structure and storage area. */
	pcAllocatedBuffer = ( int8_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8007a26:	69fb      	ldr	r3, [r7, #28]
 8007a28:	334c      	adds	r3, #76	; 0x4c
 8007a2a:	4618      	mov	r0, r3
 8007a2c:	f000 fe76 	bl	800871c <pvPortMalloc>
 8007a30:	6178      	str	r0, [r7, #20]

	if( pcAllocatedBuffer != NULL )
 8007a32:	697b      	ldr	r3, [r7, #20]
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d019      	beq.n	8007a6c <xQueueGenericCreate+0x70>
	{
		pxNewQueue = ( Queue_t * ) pcAllocatedBuffer; /*lint !e826 MISRA The buffer cannot be to small because it was dimensioned by sizeof( Queue_t ) + xQueueSizeInBytes. */
 8007a38:	697b      	ldr	r3, [r7, #20]
 8007a3a:	613b      	str	r3, [r7, #16]

		if( uxItemSize == ( UBaseType_t ) 0 )
 8007a3c:	68bb      	ldr	r3, [r7, #8]
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d103      	bne.n	8007a4a <xQueueGenericCreate+0x4e>
		{
			/* No RAM was allocated for the queue storage area, but PC head
			cannot be set to NULL because NULL is used as a key to say the queue
			is used as a mutex.  Therefore just set pcHead to point to the queue
			as a benign value that is known to be within the memory map. */
			pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007a42:	693b      	ldr	r3, [r7, #16]
 8007a44:	693a      	ldr	r2, [r7, #16]
 8007a46:	601a      	str	r2, [r3, #0]
 8007a48:	e004      	b.n	8007a54 <xQueueGenericCreate+0x58>
		}
		else
		{
			/* Jump past the queue structure to find the location of the queue
			storage area - adding the padding bytes to get a better alignment. */
			pxNewQueue->pcHead = pcAllocatedBuffer + sizeof( Queue_t );
 8007a4a:	697b      	ldr	r3, [r7, #20]
 8007a4c:	f103 024c 	add.w	r2, r3, #76	; 0x4c
 8007a50:	693b      	ldr	r3, [r7, #16]
 8007a52:	601a      	str	r2, [r3, #0]
		}

		/* Initialise the queue members as described above where the queue type
		is defined. */
		pxNewQueue->uxLength = uxQueueLength;
 8007a54:	693b      	ldr	r3, [r7, #16]
 8007a56:	68fa      	ldr	r2, [r7, #12]
 8007a58:	63da      	str	r2, [r3, #60]	; 0x3c
		pxNewQueue->uxItemSize = uxItemSize;
 8007a5a:	693b      	ldr	r3, [r7, #16]
 8007a5c:	68ba      	ldr	r2, [r7, #8]
 8007a5e:	641a      	str	r2, [r3, #64]	; 0x40
		( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007a60:	6938      	ldr	r0, [r7, #16]
 8007a62:	2101      	movs	r1, #1
 8007a64:	f7ff ff70 	bl	8007948 <xQueueGenericReset>
			pxNewQueue->pxQueueSetContainer = NULL;
		}
		#endif /* configUSE_QUEUE_SETS */

		traceQUEUE_CREATE( pxNewQueue );
		xReturn = pxNewQueue;
 8007a68:	693b      	ldr	r3, [r7, #16]
 8007a6a:	61bb      	str	r3, [r7, #24]
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );

	return xReturn;
 8007a6c:	69bb      	ldr	r3, [r7, #24]
}
 8007a6e:	4618      	mov	r0, r3
 8007a70:	3720      	adds	r7, #32
 8007a72:	46bd      	mov	sp, r7
 8007a74:	bd80      	pop	{r7, pc}
 8007a76:	bf00      	nop

08007a78 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8007a78:	b580      	push	{r7, lr}
 8007a7a:	b084      	sub	sp, #16
 8007a7c:	af00      	add	r7, sp, #0
 8007a7e:	4603      	mov	r3, r0
 8007a80:	71fb      	strb	r3, [r7, #7]
		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		/* Allocate the new queue structure. */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) );
 8007a82:	204c      	movs	r0, #76	; 0x4c
 8007a84:	f000 fe4a 	bl	800871c <pvPortMalloc>
 8007a88:	60f8      	str	r0, [r7, #12]
		if( pxNewQueue != NULL )
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d02c      	beq.n	8007aea <xQueueCreateMutex+0x72>
		{
			/* Information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	2200      	movs	r2, #0
 8007a94:	605a      	str	r2, [r3, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	2200      	movs	r2, #0
 8007a9a:	601a      	str	r2, [r3, #0]

			/* Queues used as a mutex no data is actually copied into or out
			of the queue. */
			pxNewQueue->pcWriteTo = NULL;
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	2200      	movs	r2, #0
 8007aa0:	609a      	str	r2, [r3, #8]
			pxNewQueue->u.pcReadFrom = NULL;
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	2200      	movs	r2, #0
 8007aa6:	60da      	str	r2, [r3, #12]

			/* Each mutex has a length of 1 (like a binary semaphore) and
			an item size of 0 as nothing is actually copied into or out
			of the mutex. */
			pxNewQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	2200      	movs	r2, #0
 8007aac:	639a      	str	r2, [r3, #56]	; 0x38
			pxNewQueue->uxLength = ( UBaseType_t ) 1U;
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	2201      	movs	r2, #1
 8007ab2:	63da      	str	r2, [r3, #60]	; 0x3c
			pxNewQueue->uxItemSize = ( UBaseType_t ) 0U;
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	2200      	movs	r2, #0
 8007ab8:	641a      	str	r2, [r3, #64]	; 0x40
			pxNewQueue->xRxLock = queueUNLOCKED;
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	f04f 32ff 	mov.w	r2, #4294967295
 8007ac0:	645a      	str	r2, [r3, #68]	; 0x44
			pxNewQueue->xTxLock = queueUNLOCKED;
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	f04f 32ff 	mov.w	r2, #4294967295
 8007ac8:	649a      	str	r2, [r3, #72]	; 0x48
				pxNewQueue->pxQueueSetContainer = NULL;
			}
			#endif

			/* Ensure the event queues start with the correct state. */
			vListInitialise( &( pxNewQueue->xTasksWaitingToSend ) );
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	3310      	adds	r3, #16
 8007ace:	4618      	mov	r0, r3
 8007ad0:	f000 fc46 	bl	8008360 <vListInitialise>
			vListInitialise( &( pxNewQueue->xTasksWaitingToReceive ) );
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	3324      	adds	r3, #36	; 0x24
 8007ad8:	4618      	mov	r0, r3
 8007ada:	f000 fc41 	bl	8008360 <vListInitialise>

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8007ade:	68f8      	ldr	r0, [r7, #12]
 8007ae0:	2100      	movs	r1, #0
 8007ae2:	2200      	movs	r2, #0
 8007ae4:	2300      	movs	r3, #0
 8007ae6:	f000 f805 	bl	8007af4 <xQueueGenericSend>
		{
			traceCREATE_MUTEX_FAILED();
		}

		configASSERT( pxNewQueue );
		return pxNewQueue;
 8007aea:	68fb      	ldr	r3, [r7, #12]
	}
 8007aec:	4618      	mov	r0, r3
 8007aee:	3710      	adds	r7, #16
 8007af0:	46bd      	mov	sp, r7
 8007af2:	bd80      	pop	{r7, pc}

08007af4 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007af4:	b580      	push	{r7, lr}
 8007af6:	b08a      	sub	sp, #40	; 0x28
 8007af8:	af00      	add	r7, sp, #0
 8007afa:	60f8      	str	r0, [r7, #12]
 8007afc:	60b9      	str	r1, [r7, #8]
 8007afe:	607a      	str	r2, [r7, #4]
 8007b00:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007b02:	2300      	movs	r3, #0
 8007b04:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	623b      	str	r3, [r7, #32]
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007b0a:	f000 fd67 	bl	80085dc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be
			the highest priority task wanting to access the queue.  If
			the head item in the queue is to be overwritten then it does
			not matter if the queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007b0e:	6a3b      	ldr	r3, [r7, #32]
 8007b10:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007b12:	6a3b      	ldr	r3, [r7, #32]
 8007b14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007b16:	429a      	cmp	r2, r3
 8007b18:	d302      	bcc.n	8007b20 <xQueueGenericSend+0x2c>
 8007b1a:	683b      	ldr	r3, [r7, #0]
 8007b1c:	2b02      	cmp	r3, #2
 8007b1e:	d129      	bne.n	8007b74 <xQueueGenericSend+0x80>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007b20:	6a38      	ldr	r0, [r7, #32]
 8007b22:	68b9      	ldr	r1, [r7, #8]
 8007b24:	683a      	ldr	r2, [r7, #0]
 8007b26:	f000 fab7 	bl	8008098 <prvCopyDataToQueue>
 8007b2a:	61f8      	str	r0, [r7, #28]
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007b2c:	6a3b      	ldr	r3, [r7, #32]
 8007b2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d010      	beq.n	8007b56 <xQueueGenericSend+0x62>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
 8007b34:	6a3b      	ldr	r3, [r7, #32]
 8007b36:	3324      	adds	r3, #36	; 0x24
 8007b38:	4618      	mov	r0, r3
 8007b3a:	f7ff f8c9 	bl	8006cd0 <xTaskRemoveFromEventList>
 8007b3e:	4603      	mov	r3, r0
 8007b40:	2b01      	cmp	r3, #1
 8007b42:	d113      	bne.n	8007b6c <xQueueGenericSend+0x78>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007b44:	4b3d      	ldr	r3, [pc, #244]	; (8007c3c <xQueueGenericSend+0x148>)
 8007b46:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007b4a:	601a      	str	r2, [r3, #0]
 8007b4c:	f3bf 8f4f 	dsb	sy
 8007b50:	f3bf 8f6f 	isb	sy
 8007b54:	e00a      	b.n	8007b6c <xQueueGenericSend+0x78>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007b56:	69fb      	ldr	r3, [r7, #28]
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d007      	beq.n	8007b6c <xQueueGenericSend+0x78>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007b5c:	4b37      	ldr	r3, [pc, #220]	; (8007c3c <xQueueGenericSend+0x148>)
 8007b5e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007b62:	601a      	str	r2, [r3, #0]
 8007b64:	f3bf 8f4f 	dsb	sy
 8007b68:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007b6c:	f000 fd4e 	bl	800860c <vPortExitCritical>
				return pdPASS;
 8007b70:	2301      	movs	r3, #1
 8007b72:	e05f      	b.n	8007c34 <xQueueGenericSend+0x140>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d103      	bne.n	8007b82 <xQueueGenericSend+0x8e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007b7a:	f000 fd47 	bl	800860c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007b7e:	2300      	movs	r3, #0
 8007b80:	e058      	b.n	8007c34 <xQueueGenericSend+0x140>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007b82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d106      	bne.n	8007b96 <xQueueGenericSend+0xa2>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 8007b88:	f107 0314 	add.w	r3, r7, #20
 8007b8c:	4618      	mov	r0, r3
 8007b8e:	f7ff f93b 	bl	8006e08 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007b92:	2301      	movs	r3, #1
 8007b94:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007b96:	f000 fd39 	bl	800860c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007b9a:	f7fe fe05 	bl	80067a8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007b9e:	f000 fd1d 	bl	80085dc <vPortEnterCritical>
 8007ba2:	6a3b      	ldr	r3, [r7, #32]
 8007ba4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ba6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007baa:	d102      	bne.n	8007bb2 <xQueueGenericSend+0xbe>
 8007bac:	6a3b      	ldr	r3, [r7, #32]
 8007bae:	2200      	movs	r2, #0
 8007bb0:	645a      	str	r2, [r3, #68]	; 0x44
 8007bb2:	6a3b      	ldr	r3, [r7, #32]
 8007bb4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007bb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007bba:	d102      	bne.n	8007bc2 <xQueueGenericSend+0xce>
 8007bbc:	6a3b      	ldr	r3, [r7, #32]
 8007bbe:	2200      	movs	r2, #0
 8007bc0:	649a      	str	r2, [r3, #72]	; 0x48
 8007bc2:	f000 fd23 	bl	800860c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007bc6:	f107 0214 	add.w	r2, r7, #20
 8007bca:	1d3b      	adds	r3, r7, #4
 8007bcc:	4610      	mov	r0, r2
 8007bce:	4619      	mov	r1, r3
 8007bd0:	f7ff f930 	bl	8006e34 <xTaskCheckForTimeOut>
 8007bd4:	4603      	mov	r3, r0
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d124      	bne.n	8007c24 <xQueueGenericSend+0x130>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007bda:	6a38      	ldr	r0, [r7, #32]
 8007bdc:	f000 fb66 	bl	80082ac <prvIsQueueFull>
 8007be0:	4603      	mov	r3, r0
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d018      	beq.n	8007c18 <xQueueGenericSend+0x124>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007be6:	6a3b      	ldr	r3, [r7, #32]
 8007be8:	f103 0210 	add.w	r2, r3, #16
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	4610      	mov	r0, r2
 8007bf0:	4619      	mov	r1, r3
 8007bf2:	f7fe ffb3 	bl	8006b5c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007bf6:	6a38      	ldr	r0, [r7, #32]
 8007bf8:	f000 fae2 	bl	80081c0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007bfc:	f7fe fde2 	bl	80067c4 <xTaskResumeAll>
 8007c00:	4603      	mov	r3, r0
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d115      	bne.n	8007c32 <xQueueGenericSend+0x13e>
				{
					portYIELD_WITHIN_API();
 8007c06:	4b0d      	ldr	r3, [pc, #52]	; (8007c3c <xQueueGenericSend+0x148>)
 8007c08:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007c0c:	601a      	str	r2, [r3, #0]
 8007c0e:	f3bf 8f4f 	dsb	sy
 8007c12:	f3bf 8f6f 	isb	sy
 8007c16:	e00c      	b.n	8007c32 <xQueueGenericSend+0x13e>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007c18:	6a38      	ldr	r0, [r7, #32]
 8007c1a:	f000 fad1 	bl	80081c0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007c1e:	f7fe fdd1 	bl	80067c4 <xTaskResumeAll>
			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	}
 8007c22:	e772      	b.n	8007b0a <xQueueGenericSend+0x16>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007c24:	6a38      	ldr	r0, [r7, #32]
 8007c26:	f000 facb 	bl	80081c0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007c2a:	f7fe fdcb 	bl	80067c4 <xTaskResumeAll>

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007c2e:	2300      	movs	r3, #0
 8007c30:	e000      	b.n	8007c34 <xQueueGenericSend+0x140>
		}
	}
 8007c32:	e76a      	b.n	8007b0a <xQueueGenericSend+0x16>
}
 8007c34:	4618      	mov	r0, r3
 8007c36:	3728      	adds	r7, #40	; 0x28
 8007c38:	46bd      	mov	sp, r7
 8007c3a:	bd80      	pop	{r7, pc}
 8007c3c:	e000ed04 	.word	0xe000ed04

08007c40 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007c40:	b580      	push	{r7, lr}
 8007c42:	b08a      	sub	sp, #40	; 0x28
 8007c44:	af00      	add	r7, sp, #0
 8007c46:	60f8      	str	r0, [r7, #12]
 8007c48:	60b9      	str	r1, [r7, #8]
 8007c4a:	607a      	str	r2, [r7, #4]
 8007c4c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	623b      	str	r3, [r7, #32]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007c52:	f3ef 8211 	mrs	r2, BASEPRI
 8007c56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c5a:	f383 8811 	msr	BASEPRI, r3
 8007c5e:	f3bf 8f6f 	isb	sy
 8007c62:	f3bf 8f4f 	dsb	sy
 8007c66:	61ba      	str	r2, [r7, #24]
 8007c68:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007c6a:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007c6c:	61fb      	str	r3, [r7, #28]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007c6e:	6a3b      	ldr	r3, [r7, #32]
 8007c70:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007c72:	6a3b      	ldr	r3, [r7, #32]
 8007c74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007c76:	429a      	cmp	r2, r3
 8007c78:	d302      	bcc.n	8007c80 <xQueueGenericSendFromISR+0x40>
 8007c7a:	683b      	ldr	r3, [r7, #0]
 8007c7c:	2b02      	cmp	r3, #2
 8007c7e:	d124      	bne.n	8007cca <xQueueGenericSendFromISR+0x8a>
			/* A task can only have an inherited priority if it is a mutex
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  Therefore, unlike the xQueueGenericGive()
			function, there is no need to determine the need for priority
			disinheritance here or to clear the mutex holder TCB member. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007c80:	6a38      	ldr	r0, [r7, #32]
 8007c82:	68b9      	ldr	r1, [r7, #8]
 8007c84:	683a      	ldr	r2, [r7, #0]
 8007c86:	f000 fa07 	bl	8008098 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
 8007c8a:	6a3b      	ldr	r3, [r7, #32]
 8007c8c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007c8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c92:	d112      	bne.n	8007cba <xQueueGenericSendFromISR+0x7a>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007c94:	6a3b      	ldr	r3, [r7, #32]
 8007c96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d013      	beq.n	8007cc4 <xQueueGenericSendFromISR+0x84>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007c9c:	6a3b      	ldr	r3, [r7, #32]
 8007c9e:	3324      	adds	r3, #36	; 0x24
 8007ca0:	4618      	mov	r0, r3
 8007ca2:	f7ff f815 	bl	8006cd0 <xTaskRemoveFromEventList>
 8007ca6:	4603      	mov	r3, r0
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d00b      	beq.n	8007cc4 <xQueueGenericSendFromISR+0x84>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d008      	beq.n	8007cc4 <xQueueGenericSendFromISR+0x84>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	2201      	movs	r2, #1
 8007cb6:	601a      	str	r2, [r3, #0]
 8007cb8:	e004      	b.n	8007cc4 <xQueueGenericSendFromISR+0x84>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
 8007cba:	6a3b      	ldr	r3, [r7, #32]
 8007cbc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007cbe:	1c5a      	adds	r2, r3, #1
 8007cc0:	6a3b      	ldr	r3, [r7, #32]
 8007cc2:	649a      	str	r2, [r3, #72]	; 0x48
			}

			xReturn = pdPASS;
 8007cc4:	2301      	movs	r3, #1
 8007cc6:	627b      	str	r3, [r7, #36]	; 0x24
 8007cc8:	e001      	b.n	8007cce <xQueueGenericSendFromISR+0x8e>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007cca:	2300      	movs	r3, #0
 8007ccc:	627b      	str	r3, [r7, #36]	; 0x24
 8007cce:	69fb      	ldr	r3, [r7, #28]
 8007cd0:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007cd2:	693b      	ldr	r3, [r7, #16]
 8007cd4:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007cd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007cda:	4618      	mov	r0, r3
 8007cdc:	3728      	adds	r7, #40	; 0x28
 8007cde:	46bd      	mov	sp, r7
 8007ce0:	bd80      	pop	{r7, pc}
 8007ce2:	bf00      	nop

08007ce4 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007ce4:	b580      	push	{r7, lr}
 8007ce6:	b088      	sub	sp, #32
 8007ce8:	af00      	add	r7, sp, #0
 8007cea:	6078      	str	r0, [r7, #4]
 8007cec:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	61bb      	str	r3, [r7, #24]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007cf2:	f3ef 8211 	mrs	r2, BASEPRI
 8007cf6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cfa:	f383 8811 	msr	BASEPRI, r3
 8007cfe:	f3bf 8f6f 	isb	sy
 8007d02:	f3bf 8f4f 	dsb	sy
 8007d06:	613a      	str	r2, [r7, #16]
 8007d08:	60fb      	str	r3, [r7, #12]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007d0a:	693b      	ldr	r3, [r7, #16]
	/* Similar to xQueueGenericSendFromISR() but used with semaphores where the
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007d0c:	617b      	str	r3, [r7, #20]
	{
		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
 8007d0e:	69bb      	ldr	r3, [r7, #24]
 8007d10:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007d12:	69bb      	ldr	r3, [r7, #24]
 8007d14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007d16:	429a      	cmp	r2, r3
 8007d18:	d224      	bcs.n	8007d64 <xQueueGiveFromISR+0x80>
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  Therefore, unlike the xQueueGenericGive()
			function, there is no need to determine the need for priority
			disinheritance here or to clear the mutex holder TCB member. */

			++( pxQueue->uxMessagesWaiting );
 8007d1a:	69bb      	ldr	r3, [r7, #24]
 8007d1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d1e:	1c5a      	adds	r2, r3, #1
 8007d20:	69bb      	ldr	r3, [r7, #24]
 8007d22:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
 8007d24:	69bb      	ldr	r3, [r7, #24]
 8007d26:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007d28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d2c:	d112      	bne.n	8007d54 <xQueueGiveFromISR+0x70>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007d2e:	69bb      	ldr	r3, [r7, #24]
 8007d30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d013      	beq.n	8007d5e <xQueueGiveFromISR+0x7a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007d36:	69bb      	ldr	r3, [r7, #24]
 8007d38:	3324      	adds	r3, #36	; 0x24
 8007d3a:	4618      	mov	r0, r3
 8007d3c:	f7fe ffc8 	bl	8006cd0 <xTaskRemoveFromEventList>
 8007d40:	4603      	mov	r3, r0
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d00b      	beq.n	8007d5e <xQueueGiveFromISR+0x7a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007d46:	683b      	ldr	r3, [r7, #0]
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d008      	beq.n	8007d5e <xQueueGiveFromISR+0x7a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007d4c:	683b      	ldr	r3, [r7, #0]
 8007d4e:	2201      	movs	r2, #1
 8007d50:	601a      	str	r2, [r3, #0]
 8007d52:	e004      	b.n	8007d5e <xQueueGiveFromISR+0x7a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
 8007d54:	69bb      	ldr	r3, [r7, #24]
 8007d56:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007d58:	1c5a      	adds	r2, r3, #1
 8007d5a:	69bb      	ldr	r3, [r7, #24]
 8007d5c:	649a      	str	r2, [r3, #72]	; 0x48
			}

			xReturn = pdPASS;
 8007d5e:	2301      	movs	r3, #1
 8007d60:	61fb      	str	r3, [r7, #28]
 8007d62:	e001      	b.n	8007d68 <xQueueGiveFromISR+0x84>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007d64:	2300      	movs	r3, #0
 8007d66:	61fb      	str	r3, [r7, #28]
 8007d68:	697b      	ldr	r3, [r7, #20]
 8007d6a:	60bb      	str	r3, [r7, #8]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007d6c:	68bb      	ldr	r3, [r7, #8]
 8007d6e:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007d72:	69fb      	ldr	r3, [r7, #28]
}
 8007d74:	4618      	mov	r0, r3
 8007d76:	3720      	adds	r7, #32
 8007d78:	46bd      	mov	sp, r7
 8007d7a:	bd80      	pop	{r7, pc}

08007d7c <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
 8007d7c:	b580      	push	{r7, lr}
 8007d7e:	b08a      	sub	sp, #40	; 0x28
 8007d80:	af00      	add	r7, sp, #0
 8007d82:	60f8      	str	r0, [r7, #12]
 8007d84:	60b9      	str	r1, [r7, #8]
 8007d86:	607a      	str	r2, [r7, #4]
 8007d88:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8007d8a:	2300      	movs	r3, #0
 8007d8c:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	623b      	str	r3, [r7, #32]
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8007d92:	f000 fc23 	bl	80085dc <vPortEnterCritical>
		{
			/* Is there data in the queue now?  To be running the calling task
			must be	the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007d96:	6a3b      	ldr	r3, [r7, #32]
 8007d98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d047      	beq.n	8007e2e <xQueueGenericReceive+0xb2>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
 8007d9e:	6a3b      	ldr	r3, [r7, #32]
 8007da0:	68db      	ldr	r3, [r3, #12]
 8007da2:	61fb      	str	r3, [r7, #28]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007da4:	6a38      	ldr	r0, [r7, #32]
 8007da6:	68b9      	ldr	r1, [r7, #8]
 8007da8:	f000 f9e4 	bl	8008174 <prvCopyDataFromQueue>

				if( xJustPeeking == pdFALSE )
 8007dac:	683b      	ldr	r3, [r7, #0]
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d122      	bne.n	8007df8 <xQueueGenericReceive+0x7c>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					--( pxQueue->uxMessagesWaiting );
 8007db2:	6a3b      	ldr	r3, [r7, #32]
 8007db4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007db6:	1e5a      	subs	r2, r3, #1
 8007db8:	6a3b      	ldr	r3, [r7, #32]
 8007dba:	639a      	str	r2, [r3, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007dbc:	6a3b      	ldr	r3, [r7, #32]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d104      	bne.n	8007dce <xQueueGenericReceive+0x52>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 8007dc4:	f7ff fb2c 	bl	8007420 <pvTaskIncrementMutexHeldCount>
 8007dc8:	4602      	mov	r2, r0
 8007dca:	6a3b      	ldr	r3, [r7, #32]
 8007dcc:	605a      	str	r2, [r3, #4]
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_MUTEXES */

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007dce:	6a3b      	ldr	r3, [r7, #32]
 8007dd0:	691b      	ldr	r3, [r3, #16]
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d027      	beq.n	8007e26 <xQueueGenericReceive+0xaa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
 8007dd6:	6a3b      	ldr	r3, [r7, #32]
 8007dd8:	3310      	adds	r3, #16
 8007dda:	4618      	mov	r0, r3
 8007ddc:	f7fe ff78 	bl	8006cd0 <xTaskRemoveFromEventList>
 8007de0:	4603      	mov	r3, r0
 8007de2:	2b01      	cmp	r3, #1
 8007de4:	d11f      	bne.n	8007e26 <xQueueGenericReceive+0xaa>
						{
							queueYIELD_IF_USING_PREEMPTION();
 8007de6:	4b4a      	ldr	r3, [pc, #296]	; (8007f10 <xQueueGenericReceive+0x194>)
 8007de8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007dec:	601a      	str	r2, [r3, #0]
 8007dee:	f3bf 8f4f 	dsb	sy
 8007df2:	f3bf 8f6f 	isb	sy
 8007df6:	e016      	b.n	8007e26 <xQueueGenericReceive+0xaa>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
 8007df8:	6a3b      	ldr	r3, [r7, #32]
 8007dfa:	69fa      	ldr	r2, [r7, #28]
 8007dfc:	60da      	str	r2, [r3, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007dfe:	6a3b      	ldr	r3, [r7, #32]
 8007e00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d00f      	beq.n	8007e26 <xQueueGenericReceive+0xaa>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007e06:	6a3b      	ldr	r3, [r7, #32]
 8007e08:	3324      	adds	r3, #36	; 0x24
 8007e0a:	4618      	mov	r0, r3
 8007e0c:	f7fe ff60 	bl	8006cd0 <xTaskRemoveFromEventList>
 8007e10:	4603      	mov	r3, r0
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d007      	beq.n	8007e26 <xQueueGenericReceive+0xaa>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
 8007e16:	4b3e      	ldr	r3, [pc, #248]	; (8007f10 <xQueueGenericReceive+0x194>)
 8007e18:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007e1c:	601a      	str	r2, [r3, #0]
 8007e1e:	f3bf 8f4f 	dsb	sy
 8007e22:	f3bf 8f6f 	isb	sy
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
 8007e26:	f000 fbf1 	bl	800860c <vPortExitCritical>
				return pdPASS;
 8007e2a:	2301      	movs	r3, #1
 8007e2c:	e06c      	b.n	8007f08 <xQueueGenericReceive+0x18c>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d103      	bne.n	8007e3c <xQueueGenericReceive+0xc0>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007e34:	f000 fbea 	bl	800860c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007e38:	2300      	movs	r3, #0
 8007e3a:	e065      	b.n	8007f08 <xQueueGenericReceive+0x18c>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007e3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d106      	bne.n	8007e50 <xQueueGenericReceive+0xd4>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 8007e42:	f107 0314 	add.w	r3, r7, #20
 8007e46:	4618      	mov	r0, r3
 8007e48:	f7fe ffde 	bl	8006e08 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007e4c:	2301      	movs	r3, #1
 8007e4e:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007e50:	f000 fbdc 	bl	800860c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007e54:	f7fe fca8 	bl	80067a8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007e58:	f000 fbc0 	bl	80085dc <vPortEnterCritical>
 8007e5c:	6a3b      	ldr	r3, [r7, #32]
 8007e5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e64:	d102      	bne.n	8007e6c <xQueueGenericReceive+0xf0>
 8007e66:	6a3b      	ldr	r3, [r7, #32]
 8007e68:	2200      	movs	r2, #0
 8007e6a:	645a      	str	r2, [r3, #68]	; 0x44
 8007e6c:	6a3b      	ldr	r3, [r7, #32]
 8007e6e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007e70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e74:	d102      	bne.n	8007e7c <xQueueGenericReceive+0x100>
 8007e76:	6a3b      	ldr	r3, [r7, #32]
 8007e78:	2200      	movs	r2, #0
 8007e7a:	649a      	str	r2, [r3, #72]	; 0x48
 8007e7c:	f000 fbc6 	bl	800860c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007e80:	f107 0214 	add.w	r2, r7, #20
 8007e84:	1d3b      	adds	r3, r7, #4
 8007e86:	4610      	mov	r0, r2
 8007e88:	4619      	mov	r1, r3
 8007e8a:	f7fe ffd3 	bl	8006e34 <xTaskCheckForTimeOut>
 8007e8e:	4603      	mov	r3, r0
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d131      	bne.n	8007ef8 <xQueueGenericReceive+0x17c>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007e94:	6a38      	ldr	r0, [r7, #32]
 8007e96:	f000 f9df 	bl	8008258 <prvIsQueueEmpty>
 8007e9a:	4603      	mov	r3, r0
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d025      	beq.n	8007eec <xQueueGenericReceive+0x170>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007ea0:	6a3b      	ldr	r3, [r7, #32]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d108      	bne.n	8007eba <xQueueGenericReceive+0x13e>
					{
						taskENTER_CRITICAL();
 8007ea8:	f000 fb98 	bl	80085dc <vPortEnterCritical>
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8007eac:	6a3b      	ldr	r3, [r7, #32]
 8007eae:	685b      	ldr	r3, [r3, #4]
 8007eb0:	4618      	mov	r0, r3
 8007eb2:	f7ff f9c3 	bl	800723c <vTaskPriorityInherit>
						}
						taskEXIT_CRITICAL();
 8007eb6:	f000 fba9 	bl	800860c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007eba:	6a3b      	ldr	r3, [r7, #32]
 8007ebc:	f103 0224 	add.w	r2, r3, #36	; 0x24
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	4610      	mov	r0, r2
 8007ec4:	4619      	mov	r1, r3
 8007ec6:	f7fe fe49 	bl	8006b5c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007eca:	6a38      	ldr	r0, [r7, #32]
 8007ecc:	f000 f978 	bl	80081c0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007ed0:	f7fe fc78 	bl	80067c4 <xTaskResumeAll>
 8007ed4:	4603      	mov	r3, r0
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d115      	bne.n	8007f06 <xQueueGenericReceive+0x18a>
				{
					portYIELD_WITHIN_API();
 8007eda:	4b0d      	ldr	r3, [pc, #52]	; (8007f10 <xQueueGenericReceive+0x194>)
 8007edc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007ee0:	601a      	str	r2, [r3, #0]
 8007ee2:	f3bf 8f4f 	dsb	sy
 8007ee6:	f3bf 8f6f 	isb	sy
 8007eea:	e00c      	b.n	8007f06 <xQueueGenericReceive+0x18a>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007eec:	6a38      	ldr	r0, [r7, #32]
 8007eee:	f000 f967 	bl	80081c0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007ef2:	f7fe fc67 	bl	80067c4 <xTaskResumeAll>
			prvUnlockQueue( pxQueue );
			( void ) xTaskResumeAll();
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
		}
	}
 8007ef6:	e74c      	b.n	8007d92 <xQueueGenericReceive+0x16>
				( void ) xTaskResumeAll();
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
 8007ef8:	6a38      	ldr	r0, [r7, #32]
 8007efa:	f000 f961 	bl	80081c0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007efe:	f7fe fc61 	bl	80067c4 <xTaskResumeAll>
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
 8007f02:	2300      	movs	r3, #0
 8007f04:	e000      	b.n	8007f08 <xQueueGenericReceive+0x18c>
		}
	}
 8007f06:	e744      	b.n	8007d92 <xQueueGenericReceive+0x16>
}
 8007f08:	4618      	mov	r0, r3
 8007f0a:	3728      	adds	r7, #40	; 0x28
 8007f0c:	46bd      	mov	sp, r7
 8007f0e:	bd80      	pop	{r7, pc}
 8007f10:	e000ed04 	.word	0xe000ed04

08007f14 <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007f14:	b580      	push	{r7, lr}
 8007f16:	b08a      	sub	sp, #40	; 0x28
 8007f18:	af00      	add	r7, sp, #0
 8007f1a:	60f8      	str	r0, [r7, #12]
 8007f1c:	60b9      	str	r1, [r7, #8]
 8007f1e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	623b      	str	r3, [r7, #32]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007f24:	f3ef 8211 	mrs	r2, BASEPRI
 8007f28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f2c:	f383 8811 	msr	BASEPRI, r3
 8007f30:	f3bf 8f6f 	isb	sy
 8007f34:	f3bf 8f4f 	dsb	sy
 8007f38:	61ba      	str	r2, [r7, #24]
 8007f3a:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007f3c:	69bb      	ldr	r3, [r7, #24]
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007f3e:	61fb      	str	r3, [r7, #28]
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007f40:	6a3b      	ldr	r3, [r7, #32]
 8007f42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d028      	beq.n	8007f9a <xQueueReceiveFromISR+0x86>
		{
			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007f48:	6a38      	ldr	r0, [r7, #32]
 8007f4a:	68b9      	ldr	r1, [r7, #8]
 8007f4c:	f000 f912 	bl	8008174 <prvCopyDataFromQueue>
			--( pxQueue->uxMessagesWaiting );
 8007f50:	6a3b      	ldr	r3, [r7, #32]
 8007f52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f54:	1e5a      	subs	r2, r3, #1
 8007f56:	6a3b      	ldr	r3, [r7, #32]
 8007f58:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( pxQueue->xRxLock == queueUNLOCKED )
 8007f5a:	6a3b      	ldr	r3, [r7, #32]
 8007f5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f62:	d112      	bne.n	8007f8a <xQueueReceiveFromISR+0x76>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007f64:	6a3b      	ldr	r3, [r7, #32]
 8007f66:	691b      	ldr	r3, [r3, #16]
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d013      	beq.n	8007f94 <xQueueReceiveFromISR+0x80>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007f6c:	6a3b      	ldr	r3, [r7, #32]
 8007f6e:	3310      	adds	r3, #16
 8007f70:	4618      	mov	r0, r3
 8007f72:	f7fe fead 	bl	8006cd0 <xTaskRemoveFromEventList>
 8007f76:	4603      	mov	r3, r0
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d00b      	beq.n	8007f94 <xQueueReceiveFromISR+0x80>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d008      	beq.n	8007f94 <xQueueReceiveFromISR+0x80>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	2201      	movs	r2, #1
 8007f86:	601a      	str	r2, [r3, #0]
 8007f88:	e004      	b.n	8007f94 <xQueueReceiveFromISR+0x80>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				++( pxQueue->xRxLock );
 8007f8a:	6a3b      	ldr	r3, [r7, #32]
 8007f8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f8e:	1c5a      	adds	r2, r3, #1
 8007f90:	6a3b      	ldr	r3, [r7, #32]
 8007f92:	645a      	str	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8007f94:	2301      	movs	r3, #1
 8007f96:	627b      	str	r3, [r7, #36]	; 0x24
 8007f98:	e001      	b.n	8007f9e <xQueueReceiveFromISR+0x8a>
		}
		else
		{
			xReturn = pdFAIL;
 8007f9a:	2300      	movs	r3, #0
 8007f9c:	627b      	str	r3, [r7, #36]	; 0x24
 8007f9e:	69fb      	ldr	r3, [r7, #28]
 8007fa0:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007fa2:	693b      	ldr	r3, [r7, #16]
 8007fa4:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007fa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007faa:	4618      	mov	r0, r3
 8007fac:	3728      	adds	r7, #40	; 0x28
 8007fae:	46bd      	mov	sp, r7
 8007fb0:	bd80      	pop	{r7, pc}
 8007fb2:	bf00      	nop

08007fb4 <xQueuePeekFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueuePeekFromISR( QueueHandle_t xQueue,  void * const pvBuffer )
{
 8007fb4:	b580      	push	{r7, lr}
 8007fb6:	b08a      	sub	sp, #40	; 0x28
 8007fb8:	af00      	add	r7, sp, #0
 8007fba:	6078      	str	r0, [r7, #4]
 8007fbc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	623b      	str	r3, [r7, #32]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007fc2:	f3ef 8211 	mrs	r2, BASEPRI
 8007fc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007fca:	f383 8811 	msr	BASEPRI, r3
 8007fce:	f3bf 8f6f 	isb	sy
 8007fd2:	f3bf 8f4f 	dsb	sy
 8007fd6:	617a      	str	r2, [r7, #20]
 8007fd8:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007fda:	697b      	ldr	r3, [r7, #20]
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007fdc:	61fb      	str	r3, [r7, #28]
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007fde:	6a3b      	ldr	r3, [r7, #32]
 8007fe0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d00c      	beq.n	8008000 <xQueuePeekFromISR+0x4c>
		{
			traceQUEUE_PEEK_FROM_ISR( pxQueue );

			/* Remember the read position so it can be reset as nothing is
			actually being removed from the queue. */
			pcOriginalReadPosition = pxQueue->u.pcReadFrom;
 8007fe6:	6a3b      	ldr	r3, [r7, #32]
 8007fe8:	68db      	ldr	r3, [r3, #12]
 8007fea:	61bb      	str	r3, [r7, #24]
			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007fec:	6a38      	ldr	r0, [r7, #32]
 8007fee:	6839      	ldr	r1, [r7, #0]
 8007ff0:	f000 f8c0 	bl	8008174 <prvCopyDataFromQueue>
			pxQueue->u.pcReadFrom = pcOriginalReadPosition;
 8007ff4:	6a3b      	ldr	r3, [r7, #32]
 8007ff6:	69ba      	ldr	r2, [r7, #24]
 8007ff8:	60da      	str	r2, [r3, #12]

			xReturn = pdPASS;
 8007ffa:	2301      	movs	r3, #1
 8007ffc:	627b      	str	r3, [r7, #36]	; 0x24
 8007ffe:	e001      	b.n	8008004 <xQueuePeekFromISR+0x50>
		}
		else
		{
			xReturn = pdFAIL;
 8008000:	2300      	movs	r3, #0
 8008002:	627b      	str	r3, [r7, #36]	; 0x24
 8008004:	69fb      	ldr	r3, [r7, #28]
 8008006:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_PEEK_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800800e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008010:	4618      	mov	r0, r3
 8008012:	3728      	adds	r7, #40	; 0x28
 8008014:	46bd      	mov	sp, r7
 8008016:	bd80      	pop	{r7, pc}

08008018 <uxQueueMessagesWaiting>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8008018:	b580      	push	{r7, lr}
 800801a:	b084      	sub	sp, #16
 800801c:	af00      	add	r7, sp, #0
 800801e:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );

	taskENTER_CRITICAL();
 8008020:	f000 fadc 	bl	80085dc <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008028:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 800802a:	f000 faef 	bl	800860c <vPortExitCritical>

	return uxReturn;
 800802e:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8008030:	4618      	mov	r0, r3
 8008032:	3710      	adds	r7, #16
 8008034:	46bd      	mov	sp, r7
 8008036:	bd80      	pop	{r7, pc}

08008038 <uxQueueSpacesAvailable>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueSpacesAvailable( const QueueHandle_t xQueue )
{
 8008038:	b580      	push	{r7, lr}
 800803a:	b084      	sub	sp, #16
 800803c:	af00      	add	r7, sp, #0
 800803e:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t *pxQueue;

	pxQueue = ( Queue_t * ) xQueue;
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	60fb      	str	r3, [r7, #12]
	configASSERT( pxQueue );

	taskENTER_CRITICAL();
 8008044:	f000 faca 	bl	80085dc <vPortEnterCritical>
	{
		uxReturn = pxQueue->uxLength - pxQueue->uxMessagesWaiting;
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008050:	1ad3      	subs	r3, r2, r3
 8008052:	60bb      	str	r3, [r7, #8]
	}
	taskEXIT_CRITICAL();
 8008054:	f000 fada 	bl	800860c <vPortExitCritical>

	return uxReturn;
 8008058:	68bb      	ldr	r3, [r7, #8]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800805a:	4618      	mov	r0, r3
 800805c:	3710      	adds	r7, #16
 800805e:	46bd      	mov	sp, r7
 8008060:	bd80      	pop	{r7, pc}
 8008062:	bf00      	nop

08008064 <uxQueueMessagesWaitingFromISR>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 8008064:	b480      	push	{r7}
 8008066:	b085      	sub	sp, #20
 8008068:	af00      	add	r7, sp, #0
 800806a:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );

	uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008070:	60fb      	str	r3, [r7, #12]

	return uxReturn;
 8008072:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8008074:	4618      	mov	r0, r3
 8008076:	3714      	adds	r7, #20
 8008078:	46bd      	mov	sp, r7
 800807a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800807e:	4770      	bx	lr

08008080 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8008080:	b580      	push	{r7, lr}
 8008082:	b084      	sub	sp, #16
 8008084:	af00      	add	r7, sp, #0
 8008086:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	60fb      	str	r3, [r7, #12]
	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
	}
	#endif
	vPortFree( pxQueue );
 800808c:	68f8      	ldr	r0, [r7, #12]
 800808e:	f000 fbdd 	bl	800884c <vPortFree>
}
 8008092:	3710      	adds	r7, #16
 8008094:	46bd      	mov	sp, r7
 8008096:	bd80      	pop	{r7, pc}

08008098 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008098:	b580      	push	{r7, lr}
 800809a:	b086      	sub	sp, #24
 800809c:	af00      	add	r7, sp, #0
 800809e:	60f8      	str	r0, [r7, #12]
 80080a0:	60b9      	str	r1, [r7, #8]
 80080a2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80080a4:	2300      	movs	r3, #0
 80080a6:	617b      	str	r3, [r7, #20]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d10d      	bne.n	80080cc <prvCopyDataToQueue+0x34>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d152      	bne.n	800815e <prvCopyDataToQueue+0xc6>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	685b      	ldr	r3, [r3, #4]
 80080bc:	4618      	mov	r0, r3
 80080be:	f7ff f933 	bl	8007328 <xTaskPriorityDisinherit>
 80080c2:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	2200      	movs	r2, #0
 80080c8:	605a      	str	r2, [r3, #4]
 80080ca:	e048      	b.n	800815e <prvCopyDataToQueue+0xc6>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d11a      	bne.n	8008108 <prvCopyDataToQueue+0x70>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	689a      	ldr	r2, [r3, #8]
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080da:	4610      	mov	r0, r2
 80080dc:	68b9      	ldr	r1, [r7, #8]
 80080de:	461a      	mov	r2, r3
 80080e0:	f000 fd27 	bl	8008b32 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	689a      	ldr	r2, [r3, #8]
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080ec:	441a      	add	r2, r3
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	689a      	ldr	r2, [r3, #8]
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	685b      	ldr	r3, [r3, #4]
 80080fa:	429a      	cmp	r2, r3
 80080fc:	d32f      	bcc.n	800815e <prvCopyDataToQueue+0xc6>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	681a      	ldr	r2, [r3, #0]
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	609a      	str	r2, [r3, #8]
 8008106:	e02a      	b.n	800815e <prvCopyDataToQueue+0xc6>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	68da      	ldr	r2, [r3, #12]
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008110:	4610      	mov	r0, r2
 8008112:	68b9      	ldr	r1, [r7, #8]
 8008114:	461a      	mov	r2, r3
 8008116:	f000 fd0c 	bl	8008b32 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	68da      	ldr	r2, [r3, #12]
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008122:	425b      	negs	r3, r3
 8008124:	441a      	add	r2, r3
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	68da      	ldr	r2, [r3, #12]
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	429a      	cmp	r2, r3
 8008134:	d207      	bcs.n	8008146 <prvCopyDataToQueue+0xae>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	685a      	ldr	r2, [r3, #4]
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800813e:	425b      	negs	r3, r3
 8008140:	441a      	add	r2, r3
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	2b02      	cmp	r3, #2
 800814a:	d108      	bne.n	800815e <prvCopyDataToQueue+0xc6>
		{
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008150:	2b00      	cmp	r3, #0
 8008152:	d004      	beq.n	800815e <prvCopyDataToQueue+0xc6>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--( pxQueue->uxMessagesWaiting );
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008158:	1e5a      	subs	r2, r3, #1
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	639a      	str	r2, [r3, #56]	; 0x38
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008162:	1c5a      	adds	r2, r3, #1
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8008168:	697b      	ldr	r3, [r7, #20]
}
 800816a:	4618      	mov	r0, r3
 800816c:	3718      	adds	r7, #24
 800816e:	46bd      	mov	sp, r7
 8008170:	bd80      	pop	{r7, pc}
 8008172:	bf00      	nop

08008174 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008174:	b580      	push	{r7, lr}
 8008176:	b082      	sub	sp, #8
 8008178:	af00      	add	r7, sp, #0
 800817a:	6078      	str	r0, [r7, #4]
 800817c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008182:	2b00      	cmp	r3, #0
 8008184:	d019      	beq.n	80081ba <prvCopyDataFromQueue+0x46>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	68da      	ldr	r2, [r3, #12]
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800818e:	441a      	add	r2, r3
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	68da      	ldr	r2, [r3, #12]
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	685b      	ldr	r3, [r3, #4]
 800819c:	429a      	cmp	r2, r3
 800819e:	d303      	bcc.n	80081a8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681a      	ldr	r2, [r3, #0]
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	68da      	ldr	r2, [r3, #12]
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081b0:	6838      	ldr	r0, [r7, #0]
 80081b2:	4611      	mov	r1, r2
 80081b4:	461a      	mov	r2, r3
 80081b6:	f000 fcbc 	bl	8008b32 <memcpy>
	}
}
 80081ba:	3708      	adds	r7, #8
 80081bc:	46bd      	mov	sp, r7
 80081be:	bd80      	pop	{r7, pc}

080081c0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80081c0:	b580      	push	{r7, lr}
 80081c2:	b082      	sub	sp, #8
 80081c4:	af00      	add	r7, sp, #0
 80081c6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80081c8:	f000 fa08 	bl	80085dc <vPortEnterCritical>
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
 80081cc:	e014      	b.n	80081f8 <prvUnlockQueue+0x38>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d00a      	beq.n	80081ec <prvUnlockQueue+0x2c>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	3324      	adds	r3, #36	; 0x24
 80081da:	4618      	mov	r0, r3
 80081dc:	f7fe fd78 	bl	8006cd0 <xTaskRemoveFromEventList>
 80081e0:	4603      	mov	r3, r0
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d003      	beq.n	80081ee <prvUnlockQueue+0x2e>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						vTaskMissedYield();
 80081e6:	f7fe fe69 	bl	8006ebc <vTaskMissedYield>
 80081ea:	e000      	b.n	80081ee <prvUnlockQueue+0x2e>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				else
				{
					break;
 80081ec:	e008      	b.n	8008200 <prvUnlockQueue+0x40>
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80081f2:	1e5a      	subs	r2, r3, #1
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	649a      	str	r2, [r3, #72]	; 0x48
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	dce6      	bgt.n	80081ce <prvUnlockQueue+0xe>
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
		}

		pxQueue->xTxLock = queueUNLOCKED;
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	f04f 32ff 	mov.w	r2, #4294967295
 8008206:	649a      	str	r2, [r3, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
 8008208:	f000 fa00 	bl	800860c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800820c:	f000 f9e6 	bl	80085dc <vPortEnterCritical>
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
 8008210:	e014      	b.n	800823c <prvUnlockQueue+0x7c>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	691b      	ldr	r3, [r3, #16]
 8008216:	2b00      	cmp	r3, #0
 8008218:	d00f      	beq.n	800823a <prvUnlockQueue+0x7a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	3310      	adds	r3, #16
 800821e:	4618      	mov	r0, r3
 8008220:	f7fe fd56 	bl	8006cd0 <xTaskRemoveFromEventList>
 8008224:	4603      	mov	r3, r0
 8008226:	2b00      	cmp	r3, #0
 8008228:	d001      	beq.n	800822e <prvUnlockQueue+0x6e>
				{
					vTaskMissedYield();
 800822a:	f7fe fe47 	bl	8006ebc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--( pxQueue->xRxLock );
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008232:	1e5a      	subs	r2, r3, #1
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	645a      	str	r2, [r3, #68]	; 0x44
 8008238:	e000      	b.n	800823c <prvUnlockQueue+0x7c>
			}
			else
			{
				break;
 800823a:	e003      	b.n	8008244 <prvUnlockQueue+0x84>
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008240:	2b00      	cmp	r3, #0
 8008242:	dce6      	bgt.n	8008212 <prvUnlockQueue+0x52>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	f04f 32ff 	mov.w	r2, #4294967295
 800824a:	645a      	str	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800824c:	f000 f9de 	bl	800860c <vPortExitCritical>
}
 8008250:	3708      	adds	r7, #8
 8008252:	46bd      	mov	sp, r7
 8008254:	bd80      	pop	{r7, pc}
 8008256:	bf00      	nop

08008258 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008258:	b580      	push	{r7, lr}
 800825a:	b084      	sub	sp, #16
 800825c:	af00      	add	r7, sp, #0
 800825e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008260:	f000 f9bc 	bl	80085dc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008268:	2b00      	cmp	r3, #0
 800826a:	d102      	bne.n	8008272 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800826c:	2301      	movs	r3, #1
 800826e:	60fb      	str	r3, [r7, #12]
 8008270:	e001      	b.n	8008276 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008272:	2300      	movs	r3, #0
 8008274:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008276:	f000 f9c9 	bl	800860c <vPortExitCritical>

	return xReturn;
 800827a:	68fb      	ldr	r3, [r7, #12]
}
 800827c:	4618      	mov	r0, r3
 800827e:	3710      	adds	r7, #16
 8008280:	46bd      	mov	sp, r7
 8008282:	bd80      	pop	{r7, pc}

08008284 <xQueueIsQueueEmptyFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueEmptyFromISR( const QueueHandle_t xQueue )
{
 8008284:	b480      	push	{r7}
 8008286:	b085      	sub	sp, #20
 8008288:	af00      	add	r7, sp, #0
 800828a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	configASSERT( xQueue );
	if( ( ( Queue_t * ) xQueue )->uxMessagesWaiting == ( UBaseType_t ) 0 )
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008290:	2b00      	cmp	r3, #0
 8008292:	d102      	bne.n	800829a <xQueueIsQueueEmptyFromISR+0x16>
	{
		xReturn = pdTRUE;
 8008294:	2301      	movs	r3, #1
 8008296:	60fb      	str	r3, [r7, #12]
 8008298:	e001      	b.n	800829e <xQueueIsQueueEmptyFromISR+0x1a>
	}
	else
	{
		xReturn = pdFALSE;
 800829a:	2300      	movs	r3, #0
 800829c:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 800829e:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 80082a0:	4618      	mov	r0, r3
 80082a2:	3714      	adds	r7, #20
 80082a4:	46bd      	mov	sp, r7
 80082a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082aa:	4770      	bx	lr

080082ac <prvIsQueueFull>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80082ac:	b580      	push	{r7, lr}
 80082ae:	b084      	sub	sp, #16
 80082b0:	af00      	add	r7, sp, #0
 80082b2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80082b4:	f000 f992 	bl	80085dc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80082c0:	429a      	cmp	r2, r3
 80082c2:	d102      	bne.n	80082ca <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80082c4:	2301      	movs	r3, #1
 80082c6:	60fb      	str	r3, [r7, #12]
 80082c8:	e001      	b.n	80082ce <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80082ca:	2300      	movs	r3, #0
 80082cc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80082ce:	f000 f99d 	bl	800860c <vPortExitCritical>

	return xReturn;
 80082d2:	68fb      	ldr	r3, [r7, #12]
}
 80082d4:	4618      	mov	r0, r3
 80082d6:	3710      	adds	r7, #16
 80082d8:	46bd      	mov	sp, r7
 80082da:	bd80      	pop	{r7, pc}

080082dc <xQueueIsQueueFullFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
{
 80082dc:	b480      	push	{r7}
 80082de:	b085      	sub	sp, #20
 80082e0:	af00      	add	r7, sp, #0
 80082e2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	configASSERT( xQueue );
	if( ( ( Queue_t * ) xQueue )->uxMessagesWaiting == ( ( Queue_t * ) xQueue )->uxLength )
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80082ec:	429a      	cmp	r2, r3
 80082ee:	d102      	bne.n	80082f6 <xQueueIsQueueFullFromISR+0x1a>
	{
		xReturn = pdTRUE;
 80082f0:	2301      	movs	r3, #1
 80082f2:	60fb      	str	r3, [r7, #12]
 80082f4:	e001      	b.n	80082fa <xQueueIsQueueFullFromISR+0x1e>
	}
	else
	{
		xReturn = pdFALSE;
 80082f6:	2300      	movs	r3, #0
 80082f8:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 80082fa:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 80082fc:	4618      	mov	r0, r3
 80082fe:	3714      	adds	r7, #20
 8008300:	46bd      	mov	sp, r7
 8008302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008306:	4770      	bx	lr

08008308 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait )
	{
 8008308:	b580      	push	{r7, lr}
 800830a:	b084      	sub	sp, #16
 800830c:	af00      	add	r7, sp, #0
 800830e:	6078      	str	r0, [r7, #4]
 8008310:	6039      	str	r1, [r7, #0]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	60fb      	str	r3, [r7, #12]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008316:	f000 f961 	bl	80085dc <vPortEnterCritical>
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800831e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008322:	d102      	bne.n	800832a <vQueueWaitForMessageRestricted+0x22>
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	2200      	movs	r2, #0
 8008328:	645a      	str	r2, [r3, #68]	; 0x44
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800832e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008332:	d102      	bne.n	800833a <vQueueWaitForMessageRestricted+0x32>
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	2200      	movs	r2, #0
 8008338:	649a      	str	r2, [r3, #72]	; 0x48
 800833a:	f000 f967 	bl	800860c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008342:	2b00      	cmp	r3, #0
 8008344:	d105      	bne.n	8008352 <vQueueWaitForMessageRestricted+0x4a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	3324      	adds	r3, #36	; 0x24
 800834a:	4618      	mov	r0, r3
 800834c:	6839      	ldr	r1, [r7, #0]
 800834e:	f7fe fc8d 	bl	8006c6c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8008352:	68f8      	ldr	r0, [r7, #12]
 8008354:	f7ff ff34 	bl	80081c0 <prvUnlockQueue>
	}
 8008358:	3710      	adds	r7, #16
 800835a:	46bd      	mov	sp, r7
 800835c:	bd80      	pop	{r7, pc}
 800835e:	bf00      	nop

08008360 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008360:	b480      	push	{r7}
 8008362:	b083      	sub	sp, #12
 8008364:	af00      	add	r7, sp, #0
 8008366:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	f103 0208 	add.w	r2, r3, #8
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	f04f 32ff 	mov.w	r2, #4294967295
 8008378:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	f103 0208 	add.w	r2, r3, #8
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	f103 0208 	add.w	r2, r3, #8
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	2200      	movs	r2, #0
 8008392:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008394:	370c      	adds	r7, #12
 8008396:	46bd      	mov	sp, r7
 8008398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800839c:	4770      	bx	lr
 800839e:	bf00      	nop

080083a0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80083a0:	b480      	push	{r7}
 80083a2:	b083      	sub	sp, #12
 80083a4:	af00      	add	r7, sp, #0
 80083a6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	2200      	movs	r2, #0
 80083ac:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80083ae:	370c      	adds	r7, #12
 80083b0:	46bd      	mov	sp, r7
 80083b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083b6:	4770      	bx	lr

080083b8 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80083b8:	b480      	push	{r7}
 80083ba:	b085      	sub	sp, #20
 80083bc:	af00      	add	r7, sp, #0
 80083be:	6078      	str	r0, [r7, #4]
 80083c0:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	685b      	ldr	r3, [r3, #4]
 80083c6:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80083c8:	683b      	ldr	r3, [r7, #0]
 80083ca:	68fa      	ldr	r2, [r7, #12]
 80083cc:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	689a      	ldr	r2, [r3, #8]
 80083d2:	683b      	ldr	r3, [r7, #0]
 80083d4:	609a      	str	r2, [r3, #8]
	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	689b      	ldr	r3, [r3, #8]
 80083da:	683a      	ldr	r2, [r7, #0]
 80083dc:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	683a      	ldr	r2, [r7, #0]
 80083e2:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80083e4:	683b      	ldr	r3, [r7, #0]
 80083e6:	687a      	ldr	r2, [r7, #4]
 80083e8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	1c5a      	adds	r2, r3, #1
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	601a      	str	r2, [r3, #0]
}
 80083f4:	3714      	adds	r7, #20
 80083f6:	46bd      	mov	sp, r7
 80083f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083fc:	4770      	bx	lr
 80083fe:	bf00      	nop

08008400 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008400:	b480      	push	{r7}
 8008402:	b085      	sub	sp, #20
 8008404:	af00      	add	r7, sp, #0
 8008406:	6078      	str	r0, [r7, #4]
 8008408:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800840a:	683b      	ldr	r3, [r7, #0]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008410:	68bb      	ldr	r3, [r7, #8]
 8008412:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008416:	d103      	bne.n	8008420 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	691b      	ldr	r3, [r3, #16]
 800841c:	60fb      	str	r3, [r7, #12]
 800841e:	e00c      	b.n	800843a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	3308      	adds	r3, #8
 8008424:	60fb      	str	r3, [r7, #12]
 8008426:	e002      	b.n	800842e <vListInsert+0x2e>
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	685b      	ldr	r3, [r3, #4]
 800842c:	60fb      	str	r3, [r7, #12]
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	685b      	ldr	r3, [r3, #4]
 8008432:	681a      	ldr	r2, [r3, #0]
 8008434:	68bb      	ldr	r3, [r7, #8]
 8008436:	429a      	cmp	r2, r3
 8008438:	d9f6      	bls.n	8008428 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	685a      	ldr	r2, [r3, #4]
 800843e:	683b      	ldr	r3, [r7, #0]
 8008440:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008442:	683b      	ldr	r3, [r7, #0]
 8008444:	685b      	ldr	r3, [r3, #4]
 8008446:	683a      	ldr	r2, [r7, #0]
 8008448:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800844a:	683b      	ldr	r3, [r7, #0]
 800844c:	68fa      	ldr	r2, [r7, #12]
 800844e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	683a      	ldr	r2, [r7, #0]
 8008454:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8008456:	683b      	ldr	r3, [r7, #0]
 8008458:	687a      	ldr	r2, [r7, #4]
 800845a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	1c5a      	adds	r2, r3, #1
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	601a      	str	r2, [r3, #0]
}
 8008466:	3714      	adds	r7, #20
 8008468:	46bd      	mov	sp, r7
 800846a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800846e:	4770      	bx	lr

08008470 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008470:	b480      	push	{r7}
 8008472:	b085      	sub	sp, #20
 8008474:	af00      	add	r7, sp, #0
 8008476:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	691b      	ldr	r3, [r3, #16]
 800847c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	685b      	ldr	r3, [r3, #4]
 8008482:	687a      	ldr	r2, [r7, #4]
 8008484:	6892      	ldr	r2, [r2, #8]
 8008486:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	689b      	ldr	r3, [r3, #8]
 800848c:	687a      	ldr	r2, [r7, #4]
 800848e:	6852      	ldr	r2, [r2, #4]
 8008490:	605a      	str	r2, [r3, #4]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	685a      	ldr	r2, [r3, #4]
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	429a      	cmp	r2, r3
 800849a:	d103      	bne.n	80084a4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	689a      	ldr	r2, [r3, #8]
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	2200      	movs	r2, #0
 80084a8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	1e5a      	subs	r2, r3, #1
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	681b      	ldr	r3, [r3, #0]
}
 80084b8:	4618      	mov	r0, r3
 80084ba:	3714      	adds	r7, #20
 80084bc:	46bd      	mov	sp, r7
 80084be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c2:	4770      	bx	lr

080084c4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80084c4:	b480      	push	{r7}
 80084c6:	b085      	sub	sp, #20
 80084c8:	af00      	add	r7, sp, #0
 80084ca:	60f8      	str	r0, [r7, #12]
 80084cc:	60b9      	str	r1, [r7, #8]
 80084ce:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	3b04      	subs	r3, #4
 80084d4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80084dc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	3b04      	subs	r3, #4
 80084e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 80084e4:	68ba      	ldr	r2, [r7, #8]
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	3b04      	subs	r3, #4
 80084ee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80084f0:	4a0c      	ldr	r2, [pc, #48]	; (8008524 <pxPortInitialiseStack+0x60>)
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	3b14      	subs	r3, #20
 80084fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80084fc:	687a      	ldr	r2, [r7, #4]
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	3b04      	subs	r3, #4
 8008506:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	f06f 0202 	mvn.w	r2, #2
 800850e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	3b20      	subs	r3, #32
 8008514:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008516:	68fb      	ldr	r3, [r7, #12]
}
 8008518:	4618      	mov	r0, r3
 800851a:	3714      	adds	r7, #20
 800851c:	46bd      	mov	sp, r7
 800851e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008522:	4770      	bx	lr
 8008524:	08008529 	.word	0x08008529

08008528 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008528:	b480      	push	{r7}
 800852a:	b083      	sub	sp, #12
 800852c:	af00      	add	r7, sp, #0

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800852e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008532:	f383 8811 	msr	BASEPRI, r3
 8008536:	f3bf 8f6f 	isb	sy
 800853a:	f3bf 8f4f 	dsb	sy
 800853e:	607b      	str	r3, [r7, #4]

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
	portDISABLE_INTERRUPTS();
	for( ;; );
 8008540:	e7fe      	b.n	8008540 <prvTaskExitError+0x18>
 8008542:	bf00      	nop

08008544 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008544:	4b06      	ldr	r3, [pc, #24]	; (8008560 <pxCurrentTCBConst2>)
 8008546:	6819      	ldr	r1, [r3, #0]
 8008548:	6808      	ldr	r0, [r1, #0]
 800854a:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800854e:	f380 8809 	msr	PSP, r0
 8008552:	f3bf 8f6f 	isb	sy
 8008556:	f04f 0000 	mov.w	r0, #0
 800855a:	f380 8811 	msr	BASEPRI, r0
 800855e:	4770      	bx	lr

08008560 <pxCurrentTCBConst2>:
 8008560:	200000b4 	.word	0x200000b4

08008564 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8008564:	486b      	ldr	r0, [pc, #428]	; (8008714 <vPortEnableVFP+0x10>)
 8008566:	6800      	ldr	r0, [r0, #0]
 8008568:	6800      	ldr	r0, [r0, #0]
 800856a:	f380 8808 	msr	MSP, r0
 800856e:	b662      	cpsie	i
 8008570:	b661      	cpsie	f
 8008572:	f3bf 8f4f 	dsb	sy
 8008576:	f3bf 8f6f 	isb	sy
 800857a:	df00      	svc	0
 800857c:	bf00      	nop
 800857e:	bf00      	nop

08008580 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008580:	b580      	push	{r7, lr}
 8008582:	af00      	add	r7, sp, #0
		*pucFirstUserPriorityRegister = ulOriginalPriority;
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008584:	4b0f      	ldr	r3, [pc, #60]	; (80085c4 <xPortStartScheduler+0x44>)
 8008586:	4a0f      	ldr	r2, [pc, #60]	; (80085c4 <xPortStartScheduler+0x44>)
 8008588:	6812      	ldr	r2, [r2, #0]
 800858a:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 800858e:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008590:	4b0c      	ldr	r3, [pc, #48]	; (80085c4 <xPortStartScheduler+0x44>)
 8008592:	4a0c      	ldr	r2, [pc, #48]	; (80085c4 <xPortStartScheduler+0x44>)
 8008594:	6812      	ldr	r2, [r2, #0]
 8008596:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 800859a:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800859c:	f000 f8a0 	bl	80086e0 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80085a0:	4b09      	ldr	r3, [pc, #36]	; (80085c8 <xPortStartScheduler+0x48>)
 80085a2:	2200      	movs	r2, #0
 80085a4:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80085a6:	f000 f8ad 	bl	8008704 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80085aa:	4b08      	ldr	r3, [pc, #32]	; (80085cc <xPortStartScheduler+0x4c>)
 80085ac:	4a07      	ldr	r2, [pc, #28]	; (80085cc <xPortStartScheduler+0x4c>)
 80085ae:	6812      	ldr	r2, [r2, #0]
 80085b0:	f042 4240 	orr.w	r2, r2, #3221225472	; 0xc0000000
 80085b4:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80085b6:	f7ff ffd5 	bl	8008564 <prvPortStartFirstTask>

	/* Should never get here as the tasks will now be executing!  Call the task
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS. */
	prvTaskExitError();
 80085ba:	f7ff ffb5 	bl	8008528 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80085be:	2300      	movs	r3, #0
}
 80085c0:	4618      	mov	r0, r3
 80085c2:	bd80      	pop	{r7, pc}
 80085c4:	e000ed20 	.word	0xe000ed20
 80085c8:	20000040 	.word	0x20000040
 80085cc:	e000ef34 	.word	0xe000ef34

080085d0 <vPortEndScheduler>:
/*-----------------------------------------------------------*/

void vPortEndScheduler( void )
{
 80085d0:	b480      	push	{r7}
 80085d2:	af00      	add	r7, sp, #0
	/* Not implemented in ports where there is nothing to return to.
	Artificially force an assert. */
	configASSERT( uxCriticalNesting == 1000UL );
}
 80085d4:	46bd      	mov	sp, r7
 80085d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085da:	4770      	bx	lr

080085dc <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80085dc:	b480      	push	{r7}
 80085de:	b083      	sub	sp, #12
 80085e0:	af00      	add	r7, sp, #0
 80085e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085e6:	f383 8811 	msr	BASEPRI, r3
 80085ea:	f3bf 8f6f 	isb	sy
 80085ee:	f3bf 8f4f 	dsb	sy
 80085f2:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80085f4:	4b04      	ldr	r3, [pc, #16]	; (8008608 <vPortEnterCritical+0x2c>)
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	1c5a      	adds	r2, r3, #1
 80085fa:	4b03      	ldr	r3, [pc, #12]	; (8008608 <vPortEnterCritical+0x2c>)
 80085fc:	601a      	str	r2, [r3, #0]
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
	}
}
 80085fe:	370c      	adds	r7, #12
 8008600:	46bd      	mov	sp, r7
 8008602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008606:	4770      	bx	lr
 8008608:	20000040 	.word	0x20000040

0800860c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800860c:	b480      	push	{r7}
 800860e:	b083      	sub	sp, #12
 8008610:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
	uxCriticalNesting--;
 8008612:	4b09      	ldr	r3, [pc, #36]	; (8008638 <vPortExitCritical+0x2c>)
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	1e5a      	subs	r2, r3, #1
 8008618:	4b07      	ldr	r3, [pc, #28]	; (8008638 <vPortExitCritical+0x2c>)
 800861a:	601a      	str	r2, [r3, #0]
	if( uxCriticalNesting == 0 )
 800861c:	4b06      	ldr	r3, [pc, #24]	; (8008638 <vPortExitCritical+0x2c>)
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	2b00      	cmp	r3, #0
 8008622:	d104      	bne.n	800862e <vPortExitCritical+0x22>
 8008624:	2300      	movs	r3, #0
 8008626:	607b      	str	r3, [r7, #4]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 800862e:	370c      	adds	r7, #12
 8008630:	46bd      	mov	sp, r7
 8008632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008636:	4770      	bx	lr
 8008638:	20000040 	.word	0x20000040

0800863c <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800863c:	f3ef 8009 	mrs	r0, PSP
 8008640:	f3bf 8f6f 	isb	sy
 8008644:	4b14      	ldr	r3, [pc, #80]	; (8008698 <pxCurrentTCBConst>)
 8008646:	681a      	ldr	r2, [r3, #0]
 8008648:	f01e 0f10 	tst.w	lr, #16
 800864c:	bf08      	it	eq
 800864e:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008652:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008656:	6010      	str	r0, [r2, #0]
 8008658:	f84d 3d04 	str.w	r3, [sp, #-4]!
 800865c:	f04f 0050 	mov.w	r0, #80	; 0x50
 8008660:	f380 8811 	msr	BASEPRI, r0
 8008664:	f3bf 8f4f 	dsb	sy
 8008668:	f3bf 8f6f 	isb	sy
 800866c:	f7fe fa0c 	bl	8006a88 <vTaskSwitchContext>
 8008670:	f04f 0000 	mov.w	r0, #0
 8008674:	f380 8811 	msr	BASEPRI, r0
 8008678:	bc08      	pop	{r3}
 800867a:	6819      	ldr	r1, [r3, #0]
 800867c:	6808      	ldr	r0, [r1, #0]
 800867e:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008682:	f01e 0f10 	tst.w	lr, #16
 8008686:	bf08      	it	eq
 8008688:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800868c:	f380 8809 	msr	PSP, r0
 8008690:	f3bf 8f6f 	isb	sy
 8008694:	4770      	bx	lr
 8008696:	bf00      	nop

08008698 <pxCurrentTCBConst>:
 8008698:	200000b4 	.word	0x200000b4

0800869c <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800869c:	b580      	push	{r7, lr}
 800869e:	b084      	sub	sp, #16
 80086a0:	af00      	add	r7, sp, #0

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80086a2:	f3ef 8211 	mrs	r2, BASEPRI
 80086a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086aa:	f383 8811 	msr	BASEPRI, r3
 80086ae:	f3bf 8f6f 	isb	sy
 80086b2:	f3bf 8f4f 	dsb	sy
 80086b6:	60fa      	str	r2, [r7, #12]
 80086b8:	60bb      	str	r3, [r7, #8]
	save and then restore the interrupt mask value as its value is already
	known. */
	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80086ba:	f7fe f937 	bl	800692c <xTaskIncrementTick>
 80086be:	4603      	mov	r3, r0
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d003      	beq.n	80086cc <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80086c4:	4b05      	ldr	r3, [pc, #20]	; (80086dc <SysTick_Handler+0x40>)
 80086c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80086ca:	601a      	str	r2, [r3, #0]
 80086cc:	2300      	movs	r3, #0
 80086ce:	607b      	str	r3, [r7, #4]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
}
 80086d6:	3710      	adds	r7, #16
 80086d8:	46bd      	mov	sp, r7
 80086da:	bd80      	pop	{r7, pc}
 80086dc:	e000ed04 	.word	0xe000ed04

080086e0 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80086e0:	b480      	push	{r7}
 80086e2:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80086e4:	4b04      	ldr	r3, [pc, #16]	; (80086f8 <vPortSetupTimerInterrupt+0x18>)
 80086e6:	4a05      	ldr	r2, [pc, #20]	; (80086fc <vPortSetupTimerInterrupt+0x1c>)
 80086e8:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80086ea:	4b05      	ldr	r3, [pc, #20]	; (8008700 <vPortSetupTimerInterrupt+0x20>)
 80086ec:	2207      	movs	r2, #7
 80086ee:	601a      	str	r2, [r3, #0]
}
 80086f0:	46bd      	mov	sp, r7
 80086f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086f6:	4770      	bx	lr
 80086f8:	e000e014 	.word	0xe000e014
 80086fc:	0002903f 	.word	0x0002903f
 8008700:	e000e010 	.word	0xe000e010

08008704 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008704:	f8df 0010 	ldr.w	r0, [pc, #16]	; 8008718 <vPortEnableVFP+0x14>
 8008708:	6801      	ldr	r1, [r0, #0]
 800870a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800870e:	6001      	str	r1, [r0, #0]
 8008710:	4770      	bx	lr
 8008712:	0000      	.short	0x0000
 8008714:	e000ed08 	.word	0xe000ed08
 8008718:	e000ed88 	.word	0xe000ed88

0800871c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800871c:	b580      	push	{r7, lr}
 800871e:	b086      	sub	sp, #24
 8008720:	af00      	add	r7, sp, #0
 8008722:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008724:	2300      	movs	r3, #0
 8008726:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 8008728:	f7fe f83e 	bl	80067a8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800872c:	4b42      	ldr	r3, [pc, #264]	; (8008838 <pvPortMalloc+0x11c>)
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	2b00      	cmp	r3, #0
 8008732:	d101      	bne.n	8008738 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008734:	f000 f8e0 	bl	80088f8 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008738:	4b40      	ldr	r3, [pc, #256]	; (800883c <pvPortMalloc+0x120>)
 800873a:	681a      	ldr	r2, [r3, #0]
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	4013      	ands	r3, r2
 8008740:	2b00      	cmp	r3, #0
 8008742:	d16d      	bne.n	8008820 <pvPortMalloc+0x104>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	2b00      	cmp	r3, #0
 8008748:	d00d      	beq.n	8008766 <pvPortMalloc+0x4a>
			{
				xWantedSize += xHeapStructSize;
 800874a:	2308      	movs	r3, #8
 800874c:	687a      	ldr	r2, [r7, #4]
 800874e:	4413      	add	r3, r2
 8008750:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	f003 0307 	and.w	r3, r3, #7
 8008758:	2b00      	cmp	r3, #0
 800875a:	d004      	beq.n	8008766 <pvPortMalloc+0x4a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	f023 0307 	bic.w	r3, r3, #7
 8008762:	3308      	adds	r3, #8
 8008764:	607b      	str	r3, [r7, #4]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	2b00      	cmp	r3, #0
 800876a:	d059      	beq.n	8008820 <pvPortMalloc+0x104>
 800876c:	4b34      	ldr	r3, [pc, #208]	; (8008840 <pvPortMalloc+0x124>)
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	687a      	ldr	r2, [r7, #4]
 8008772:	429a      	cmp	r2, r3
 8008774:	d854      	bhi.n	8008820 <pvPortMalloc+0x104>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008776:	4b33      	ldr	r3, [pc, #204]	; (8008844 <pvPortMalloc+0x128>)
 8008778:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 800877a:	4b32      	ldr	r3, [pc, #200]	; (8008844 <pvPortMalloc+0x128>)
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008780:	e004      	b.n	800878c <pvPortMalloc+0x70>
				{
					pxPreviousBlock = pxBlock;
 8008782:	697b      	ldr	r3, [r7, #20]
 8008784:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008786:	697b      	ldr	r3, [r7, #20]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	617b      	str	r3, [r7, #20]
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
				pxBlock = xStart.pxNextFreeBlock;
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800878c:	697b      	ldr	r3, [r7, #20]
 800878e:	685a      	ldr	r2, [r3, #4]
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	429a      	cmp	r2, r3
 8008794:	d203      	bcs.n	800879e <pvPortMalloc+0x82>
 8008796:	697b      	ldr	r3, [r7, #20]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	2b00      	cmp	r3, #0
 800879c:	d1f1      	bne.n	8008782 <pvPortMalloc+0x66>
					pxBlock = pxBlock->pxNextFreeBlock;
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800879e:	4b26      	ldr	r3, [pc, #152]	; (8008838 <pvPortMalloc+0x11c>)
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	697a      	ldr	r2, [r7, #20]
 80087a4:	429a      	cmp	r2, r3
 80087a6:	d03b      	beq.n	8008820 <pvPortMalloc+0x104>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80087a8:	693b      	ldr	r3, [r7, #16]
 80087aa:	681a      	ldr	r2, [r3, #0]
 80087ac:	2308      	movs	r3, #8
 80087ae:	4413      	add	r3, r2
 80087b0:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80087b2:	697b      	ldr	r3, [r7, #20]
 80087b4:	681a      	ldr	r2, [r3, #0]
 80087b6:	693b      	ldr	r3, [r7, #16]
 80087b8:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80087ba:	697b      	ldr	r3, [r7, #20]
 80087bc:	685a      	ldr	r2, [r3, #4]
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	1ad2      	subs	r2, r2, r3
 80087c2:	2308      	movs	r3, #8
 80087c4:	005b      	lsls	r3, r3, #1
 80087c6:	429a      	cmp	r2, r3
 80087c8:	d90f      	bls.n	80087ea <pvPortMalloc+0xce>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80087ca:	697a      	ldr	r2, [r7, #20]
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	4413      	add	r3, r2
 80087d0:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( uint32_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80087d2:	697b      	ldr	r3, [r7, #20]
 80087d4:	685a      	ldr	r2, [r3, #4]
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	1ad2      	subs	r2, r2, r3
 80087da:	68bb      	ldr	r3, [r7, #8]
 80087dc:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80087de:	697b      	ldr	r3, [r7, #20]
 80087e0:	687a      	ldr	r2, [r7, #4]
 80087e2:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
 80087e4:	68b8      	ldr	r0, [r7, #8]
 80087e6:	f000 f8e9 	bl	80089bc <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80087ea:	4b15      	ldr	r3, [pc, #84]	; (8008840 <pvPortMalloc+0x124>)
 80087ec:	681a      	ldr	r2, [r3, #0]
 80087ee:	697b      	ldr	r3, [r7, #20]
 80087f0:	685b      	ldr	r3, [r3, #4]
 80087f2:	1ad2      	subs	r2, r2, r3
 80087f4:	4b12      	ldr	r3, [pc, #72]	; (8008840 <pvPortMalloc+0x124>)
 80087f6:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80087f8:	4b11      	ldr	r3, [pc, #68]	; (8008840 <pvPortMalloc+0x124>)
 80087fa:	681a      	ldr	r2, [r3, #0]
 80087fc:	4b12      	ldr	r3, [pc, #72]	; (8008848 <pvPortMalloc+0x12c>)
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	429a      	cmp	r2, r3
 8008802:	d203      	bcs.n	800880c <pvPortMalloc+0xf0>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008804:	4b0e      	ldr	r3, [pc, #56]	; (8008840 <pvPortMalloc+0x124>)
 8008806:	681a      	ldr	r2, [r3, #0]
 8008808:	4b0f      	ldr	r3, [pc, #60]	; (8008848 <pvPortMalloc+0x12c>)
 800880a:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800880c:	697b      	ldr	r3, [r7, #20]
 800880e:	685a      	ldr	r2, [r3, #4]
 8008810:	4b0a      	ldr	r3, [pc, #40]	; (800883c <pvPortMalloc+0x120>)
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	431a      	orrs	r2, r3
 8008816:	697b      	ldr	r3, [r7, #20]
 8008818:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800881a:	697b      	ldr	r3, [r7, #20]
 800881c:	2200      	movs	r2, #0
 800881e:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008820:	f7fd ffd0 	bl	80067c4 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	2b00      	cmp	r3, #0
 8008828:	d101      	bne.n	800882e <pvPortMalloc+0x112>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 800882a:	f7f8 fd25 	bl	8001278 <vApplicationMallocFailedHook>
		}
	}
	#endif

	configASSERT( ( ( ( uint32_t ) pvReturn ) & portBYTE_ALIGNMENT_MASK ) == 0 );
	return pvReturn;
 800882e:	68fb      	ldr	r3, [r7, #12]
}
 8008830:	4618      	mov	r0, r3
 8008832:	3718      	adds	r7, #24
 8008834:	46bd      	mov	sp, r7
 8008836:	bd80      	pop	{r7, pc}
 8008838:	2001c1b8 	.word	0x2001c1b8
 800883c:	2001c1c4 	.word	0x2001c1c4
 8008840:	2001c1bc 	.word	0x2001c1bc
 8008844:	2001c1b0 	.word	0x2001c1b0
 8008848:	2001c1c0 	.word	0x2001c1c0

0800884c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800884c:	b580      	push	{r7, lr}
 800884e:	b084      	sub	sp, #16
 8008850:	af00      	add	r7, sp, #0
 8008852:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	2b00      	cmp	r3, #0
 800885c:	d027      	beq.n	80088ae <vPortFree+0x62>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800885e:	2308      	movs	r3, #8
 8008860:	425b      	negs	r3, r3
 8008862:	68fa      	ldr	r2, [r7, #12]
 8008864:	4413      	add	r3, r2
 8008866:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
		configASSERT( pxLink->pxNextFreeBlock == NULL );

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800886c:	68bb      	ldr	r3, [r7, #8]
 800886e:	685a      	ldr	r2, [r3, #4]
 8008870:	4b10      	ldr	r3, [pc, #64]	; (80088b4 <vPortFree+0x68>)
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	4013      	ands	r3, r2
 8008876:	2b00      	cmp	r3, #0
 8008878:	d019      	beq.n	80088ae <vPortFree+0x62>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800887a:	68bb      	ldr	r3, [r7, #8]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	2b00      	cmp	r3, #0
 8008880:	d115      	bne.n	80088ae <vPortFree+0x62>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008882:	68bb      	ldr	r3, [r7, #8]
 8008884:	685a      	ldr	r2, [r3, #4]
 8008886:	4b0b      	ldr	r3, [pc, #44]	; (80088b4 <vPortFree+0x68>)
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	43db      	mvns	r3, r3
 800888c:	401a      	ands	r2, r3
 800888e:	68bb      	ldr	r3, [r7, #8]
 8008890:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008892:	f7fd ff89 	bl	80067a8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008896:	68bb      	ldr	r3, [r7, #8]
 8008898:	685a      	ldr	r2, [r3, #4]
 800889a:	4b07      	ldr	r3, [pc, #28]	; (80088b8 <vPortFree+0x6c>)
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	441a      	add	r2, r3
 80088a0:	4b05      	ldr	r3, [pc, #20]	; (80088b8 <vPortFree+0x6c>)
 80088a2:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80088a4:	68b8      	ldr	r0, [r7, #8]
 80088a6:	f000 f889 	bl	80089bc <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80088aa:	f7fd ff8b 	bl	80067c4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80088ae:	3710      	adds	r7, #16
 80088b0:	46bd      	mov	sp, r7
 80088b2:	bd80      	pop	{r7, pc}
 80088b4:	2001c1c4 	.word	0x2001c1c4
 80088b8:	2001c1bc 	.word	0x2001c1bc

080088bc <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
 80088bc:	b480      	push	{r7}
 80088be:	af00      	add	r7, sp, #0
	return xFreeBytesRemaining;
 80088c0:	4b03      	ldr	r3, [pc, #12]	; (80088d0 <xPortGetFreeHeapSize+0x14>)
 80088c2:	681b      	ldr	r3, [r3, #0]
}
 80088c4:	4618      	mov	r0, r3
 80088c6:	46bd      	mov	sp, r7
 80088c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088cc:	4770      	bx	lr
 80088ce:	bf00      	nop
 80088d0:	2001c1bc 	.word	0x2001c1bc

080088d4 <xPortGetMinimumEverFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetMinimumEverFreeHeapSize( void )
{
 80088d4:	b480      	push	{r7}
 80088d6:	af00      	add	r7, sp, #0
	return xMinimumEverFreeBytesRemaining;
 80088d8:	4b03      	ldr	r3, [pc, #12]	; (80088e8 <xPortGetMinimumEverFreeHeapSize+0x14>)
 80088da:	681b      	ldr	r3, [r3, #0]
}
 80088dc:	4618      	mov	r0, r3
 80088de:	46bd      	mov	sp, r7
 80088e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088e4:	4770      	bx	lr
 80088e6:	bf00      	nop
 80088e8:	2001c1c0 	.word	0x2001c1c0

080088ec <vPortInitialiseBlocks>:
/*-----------------------------------------------------------*/

void vPortInitialiseBlocks( void )
{
 80088ec:	b480      	push	{r7}
 80088ee:	af00      	add	r7, sp, #0
	/* This just exists to keep the linker quiet. */
}
 80088f0:	46bd      	mov	sp, r7
 80088f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088f6:	4770      	bx	lr

080088f8 <prvHeapInit>:
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80088f8:	b480      	push	{r7}
 80088fa:	b085      	sub	sp, #20
 80088fc:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
uint32_t ulAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80088fe:	f44f 33e0 	mov.w	r3, #114688	; 0x1c000
 8008902:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	ulAddress = ( uint32_t ) ucHeap;
 8008904:	4b27      	ldr	r3, [pc, #156]	; (80089a4 <prvHeapInit+0xac>)
 8008906:	60fb      	str	r3, [r7, #12]

	if( ( ulAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	f003 0307 	and.w	r3, r3, #7
 800890e:	2b00      	cmp	r3, #0
 8008910:	d00c      	beq.n	800892c <prvHeapInit+0x34>
	{
		ulAddress += ( portBYTE_ALIGNMENT - 1 );
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	3307      	adds	r3, #7
 8008916:	60fb      	str	r3, [r7, #12]
		ulAddress &= ~portBYTE_ALIGNMENT_MASK;
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	f023 0307 	bic.w	r3, r3, #7
 800891e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= ulAddress - ( uint32_t ) ucHeap;
 8008920:	68ba      	ldr	r2, [r7, #8]
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	1ad2      	subs	r2, r2, r3
 8008926:	4b1f      	ldr	r3, [pc, #124]	; (80089a4 <prvHeapInit+0xac>)
 8008928:	4413      	add	r3, r2
 800892a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) ulAddress;
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008930:	4b1d      	ldr	r3, [pc, #116]	; (80089a8 <prvHeapInit+0xb0>)
 8008932:	687a      	ldr	r2, [r7, #4]
 8008934:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008936:	4b1c      	ldr	r3, [pc, #112]	; (80089a8 <prvHeapInit+0xb0>)
 8008938:	2200      	movs	r2, #0
 800893a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	ulAddress = ( ( uint32_t ) pucAlignedHeap ) + xTotalHeapSize;
 800893c:	687a      	ldr	r2, [r7, #4]
 800893e:	68bb      	ldr	r3, [r7, #8]
 8008940:	4413      	add	r3, r2
 8008942:	60fb      	str	r3, [r7, #12]
	ulAddress -= xHeapStructSize;
 8008944:	2308      	movs	r3, #8
 8008946:	68fa      	ldr	r2, [r7, #12]
 8008948:	1ad3      	subs	r3, r2, r3
 800894a:	60fb      	str	r3, [r7, #12]
	ulAddress &= ~portBYTE_ALIGNMENT_MASK;
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	f023 0307 	bic.w	r3, r3, #7
 8008952:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) ulAddress;
 8008954:	68fa      	ldr	r2, [r7, #12]
 8008956:	4b15      	ldr	r3, [pc, #84]	; (80089ac <prvHeapInit+0xb4>)
 8008958:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
 800895a:	4b14      	ldr	r3, [pc, #80]	; (80089ac <prvHeapInit+0xb4>)
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	2200      	movs	r2, #0
 8008960:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008962:	4b12      	ldr	r3, [pc, #72]	; (80089ac <prvHeapInit+0xb4>)
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	2200      	movs	r2, #0
 8008968:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = ulAddress - ( uint32_t ) pxFirstFreeBlock;
 800896e:	683b      	ldr	r3, [r7, #0]
 8008970:	68fa      	ldr	r2, [r7, #12]
 8008972:	1ad2      	subs	r2, r2, r3
 8008974:	683b      	ldr	r3, [r7, #0]
 8008976:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008978:	4b0c      	ldr	r3, [pc, #48]	; (80089ac <prvHeapInit+0xb4>)
 800897a:	681a      	ldr	r2, [r3, #0]
 800897c:	683b      	ldr	r3, [r7, #0]
 800897e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008980:	683b      	ldr	r3, [r7, #0]
 8008982:	685a      	ldr	r2, [r3, #4]
 8008984:	4b0a      	ldr	r3, [pc, #40]	; (80089b0 <prvHeapInit+0xb8>)
 8008986:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008988:	683b      	ldr	r3, [r7, #0]
 800898a:	685a      	ldr	r2, [r3, #4]
 800898c:	4b09      	ldr	r3, [pc, #36]	; (80089b4 <prvHeapInit+0xbc>)
 800898e:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008990:	4b09      	ldr	r3, [pc, #36]	; (80089b8 <prvHeapInit+0xc0>)
 8008992:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008996:	601a      	str	r2, [r3, #0]
}
 8008998:	3714      	adds	r7, #20
 800899a:	46bd      	mov	sp, r7
 800899c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089a0:	4770      	bx	lr
 80089a2:	bf00      	nop
 80089a4:	200001b0 	.word	0x200001b0
 80089a8:	2001c1b0 	.word	0x2001c1b0
 80089ac:	2001c1b8 	.word	0x2001c1b8
 80089b0:	2001c1c0 	.word	0x2001c1c0
 80089b4:	2001c1bc 	.word	0x2001c1bc
 80089b8:	2001c1c4 	.word	0x2001c1c4

080089bc <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80089bc:	b480      	push	{r7}
 80089be:	b085      	sub	sp, #20
 80089c0:	af00      	add	r7, sp, #0
 80089c2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80089c4:	4b27      	ldr	r3, [pc, #156]	; (8008a64 <prvInsertBlockIntoFreeList+0xa8>)
 80089c6:	60fb      	str	r3, [r7, #12]
 80089c8:	e002      	b.n	80089d0 <prvInsertBlockIntoFreeList+0x14>
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	60fb      	str	r3, [r7, #12]
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	681a      	ldr	r2, [r3, #0]
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	429a      	cmp	r2, r3
 80089d8:	d3f7      	bcc.n	80089ca <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	685b      	ldr	r3, [r3, #4]
 80089e2:	68ba      	ldr	r2, [r7, #8]
 80089e4:	441a      	add	r2, r3
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	429a      	cmp	r2, r3
 80089ea:	d108      	bne.n	80089fe <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	685a      	ldr	r2, [r3, #4]
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	685b      	ldr	r3, [r3, #4]
 80089f4:	441a      	add	r2, r3
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	685b      	ldr	r3, [r3, #4]
 8008a06:	68ba      	ldr	r2, [r7, #8]
 8008a08:	441a      	add	r2, r3
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	429a      	cmp	r2, r3
 8008a10:	d118      	bne.n	8008a44 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	681a      	ldr	r2, [r3, #0]
 8008a16:	4b14      	ldr	r3, [pc, #80]	; (8008a68 <prvInsertBlockIntoFreeList+0xac>)
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	429a      	cmp	r2, r3
 8008a1c:	d00d      	beq.n	8008a3a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	685a      	ldr	r2, [r3, #4]
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	685b      	ldr	r3, [r3, #4]
 8008a28:	441a      	add	r2, r3
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	681a      	ldr	r2, [r3, #0]
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	601a      	str	r2, [r3, #0]
 8008a38:	e008      	b.n	8008a4c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008a3a:	4b0b      	ldr	r3, [pc, #44]	; (8008a68 <prvInsertBlockIntoFreeList+0xac>)
 8008a3c:	681a      	ldr	r2, [r3, #0]
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	601a      	str	r2, [r3, #0]
 8008a42:	e003      	b.n	8008a4c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	681a      	ldr	r2, [r3, #0]
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008a4c:	68fa      	ldr	r2, [r7, #12]
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	429a      	cmp	r2, r3
 8008a52:	d002      	beq.n	8008a5a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	687a      	ldr	r2, [r7, #4]
 8008a58:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008a5a:	3714      	adds	r7, #20
 8008a5c:	46bd      	mov	sp, r7
 8008a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a62:	4770      	bx	lr
 8008a64:	2001c1b0 	.word	0x2001c1b0
 8008a68:	2001c1b8 	.word	0x2001c1b8

08008a6c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8008a6c:	f8df d03c 	ldr.w	sp, [pc, #60]	; 8008aac <LoopFillZerobss+0x16>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8008a70:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8008a72:	f000 b804 	b.w	8008a7e <LoopCopyDataInit>

08008a76 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8008a76:	4b0e      	ldr	r3, [pc, #56]	; (8008ab0 <LoopFillZerobss+0x1a>)
  ldr  r3, [r3, r1]
 8008a78:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8008a7a:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8008a7c:	3104      	adds	r1, #4

08008a7e <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8008a7e:	480d      	ldr	r0, [pc, #52]	; (8008ab4 <LoopFillZerobss+0x1e>)
  ldr  r3, =_edata
 8008a80:	4b0d      	ldr	r3, [pc, #52]	; (8008ab8 <LoopFillZerobss+0x22>)
  adds  r2, r0, r1
 8008a82:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8008a84:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8008a86:	f4ff aff6 	bcc.w	8008a76 <CopyDataInit>
  ldr  r2, =_sbss
 8008a8a:	4a0c      	ldr	r2, [pc, #48]	; (8008abc <LoopFillZerobss+0x26>)
  b  LoopFillZerobss
 8008a8c:	f000 b803 	b.w	8008a96 <LoopFillZerobss>

08008a90 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8008a90:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8008a92:	f842 3b04 	str.w	r3, [r2], #4

08008a96 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8008a96:	4b0a      	ldr	r3, [pc, #40]	; (8008ac0 <LoopFillZerobss+0x2a>)
  cmp  r2, r3
 8008a98:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8008a9a:	f4ff aff9 	bcc.w	8008a90 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8008a9e:	f7f7 fbc7 	bl	8000230 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8008aa2:	f000 f811 	bl	8008ac8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8008aa6:	f7f8 fa13 	bl	8000ed0 <main>
  bx  lr    
 8008aaa:	4770      	bx	lr

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8008aac:	20020000 	.word	0x20020000
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
  b  LoopCopyDataInit

CopyDataInit:
  ldr  r3, =_sidata
 8008ab0:	08008c00 	.word	0x08008c00
  ldr  r3, [r3, r1]
  str  r3, [r0, r1]
  adds  r1, r1, #4
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8008ab4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8008ab8:	20000044 	.word	0x20000044
  adds  r2, r0, r1
  cmp  r2, r3
  bcc  CopyDataInit
  ldr  r2, =_sbss
 8008abc:	20000044 	.word	0x20000044
FillZerobss:
  movs  r3, #0
  str  r3, [r2], #4
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8008ac0:	2001c1fc 	.word	0x2001c1fc

08008ac4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8008ac4:	f7ff bffe 	b.w	8008ac4 <ADC_IRQHandler>

08008ac8 <__libc_init_array>:
 8008ac8:	b570      	push	{r4, r5, r6, lr}
 8008aca:	4b0e      	ldr	r3, [pc, #56]	; (8008b04 <__libc_init_array+0x3c>)
 8008acc:	4d0e      	ldr	r5, [pc, #56]	; (8008b08 <__libc_init_array+0x40>)
 8008ace:	1aed      	subs	r5, r5, r3
 8008ad0:	10ad      	asrs	r5, r5, #2
 8008ad2:	2400      	movs	r4, #0
 8008ad4:	461e      	mov	r6, r3
 8008ad6:	42ac      	cmp	r4, r5
 8008ad8:	d004      	beq.n	8008ae4 <__libc_init_array+0x1c>
 8008ada:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8008ade:	4790      	blx	r2
 8008ae0:	3401      	adds	r4, #1
 8008ae2:	e7f8      	b.n	8008ad6 <__libc_init_array+0xe>
 8008ae4:	f000 f836 	bl	8008b54 <_init>
 8008ae8:	4d08      	ldr	r5, [pc, #32]	; (8008b0c <__libc_init_array+0x44>)
 8008aea:	4b09      	ldr	r3, [pc, #36]	; (8008b10 <__libc_init_array+0x48>)
 8008aec:	1aed      	subs	r5, r5, r3
 8008aee:	10ad      	asrs	r5, r5, #2
 8008af0:	2400      	movs	r4, #0
 8008af2:	461e      	mov	r6, r3
 8008af4:	42ac      	cmp	r4, r5
 8008af6:	d004      	beq.n	8008b02 <__libc_init_array+0x3a>
 8008af8:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8008afc:	4790      	blx	r2
 8008afe:	3401      	adds	r4, #1
 8008b00:	e7f8      	b.n	8008af4 <__libc_init_array+0x2c>
 8008b02:	bd70      	pop	{r4, r5, r6, pc}
 8008b04:	08008bf8 	.word	0x08008bf8
 8008b08:	08008bf8 	.word	0x08008bf8
 8008b0c:	08008bfc 	.word	0x08008bfc
 8008b10:	08008bf8 	.word	0x08008bf8

08008b14 <memcmp>:
 8008b14:	b530      	push	{r4, r5, lr}
 8008b16:	2300      	movs	r3, #0
 8008b18:	4293      	cmp	r3, r2
 8008b1a:	d008      	beq.n	8008b2e <memcmp+0x1a>
 8008b1c:	5cc5      	ldrb	r5, [r0, r3]
 8008b1e:	3301      	adds	r3, #1
 8008b20:	18cc      	adds	r4, r1, r3
 8008b22:	f814 4c01 	ldrb.w	r4, [r4, #-1]
 8008b26:	42a5      	cmp	r5, r4
 8008b28:	d0f6      	beq.n	8008b18 <memcmp+0x4>
 8008b2a:	1b28      	subs	r0, r5, r4
 8008b2c:	bd30      	pop	{r4, r5, pc}
 8008b2e:	2000      	movs	r0, #0
 8008b30:	bd30      	pop	{r4, r5, pc}

08008b32 <memcpy>:
 8008b32:	b510      	push	{r4, lr}
 8008b34:	2300      	movs	r3, #0
 8008b36:	4293      	cmp	r3, r2
 8008b38:	d003      	beq.n	8008b42 <memcpy+0x10>
 8008b3a:	5ccc      	ldrb	r4, [r1, r3]
 8008b3c:	54c4      	strb	r4, [r0, r3]
 8008b3e:	3301      	adds	r3, #1
 8008b40:	e7f9      	b.n	8008b36 <memcpy+0x4>
 8008b42:	bd10      	pop	{r4, pc}

08008b44 <memset>:
 8008b44:	4402      	add	r2, r0
 8008b46:	4603      	mov	r3, r0
 8008b48:	4293      	cmp	r3, r2
 8008b4a:	d002      	beq.n	8008b52 <memset+0xe>
 8008b4c:	f803 1b01 	strb.w	r1, [r3], #1
 8008b50:	e7fa      	b.n	8008b48 <memset+0x4>
 8008b52:	4770      	bx	lr

08008b54 <_init>:
 8008b54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b56:	bf00      	nop
 8008b58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b5a:	bc08      	pop	{r3}
 8008b5c:	469e      	mov	lr, r3
 8008b5e:	4770      	bx	lr

08008b60 <_fini>:
 8008b60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b62:	bf00      	nop
 8008b64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b66:	bc08      	pop	{r3}
 8008b68:	469e      	mov	lr, r3
 8008b6a:	4770      	bx	lr
