design_1_microblaze_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_microblaze_0_0/sim/design_1_microblaze_0_0.vhd,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_mdm_1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_mdm_1_0/sim/design_1_mdm_1_0.vhd,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_clk_wiz_1_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_clk_wiz_1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_rst_clk_wiz_1_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/sim/design_1_rst_clk_wiz_1_100M_0.vhd,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_axi_uartlite_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_uartlite_0_0/sim/design_1_axi_uartlite_0_0.vhd,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_axi_ctrl_addr_decode.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_ctrl_addr_decode.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_axi_ctrl_read.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_ctrl_read.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_axi_ctrl_reg.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_ctrl_reg.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_axi_ctrl_reg_bank.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_ctrl_reg_bank.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_axi_ctrl_top.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_ctrl_top.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_axi_ctrl_write.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_ctrl_write.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_axi_mc.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_axi_mc_ar_channel.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_ar_channel.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_axi_mc_aw_channel.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_aw_channel.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_axi_mc_b_channel.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_b_channel.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_axi_mc_cmd_arbiter.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_cmd_arbiter.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_axi_mc_cmd_fsm.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_cmd_fsm.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_axi_mc_cmd_translator.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_cmd_translator.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_axi_mc_fifo.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_fifo.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_axi_mc_incr_cmd.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_incr_cmd.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_axi_mc_r_channel.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_r_channel.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_axi_mc_simple_fifo.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_simple_fifo.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_axi_mc_wrap_cmd.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_wrap_cmd.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_axi_mc_wr_cmd_fsm.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_wr_cmd_fsm.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_axi_mc_w_channel.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_axi_mc_w_channel.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_ddr_axic_register_slice.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axic_register_slice.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_ddr_axi_register_slice.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axi_register_slice.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_ddr_axi_upsizer.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_axi_upsizer.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_ddr_a_upsizer.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_a_upsizer.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_ddr_carry_and.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_carry_and.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_ddr_carry_latch_and.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_carry_latch_and.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_ddr_carry_latch_or.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_carry_latch_or.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_ddr_carry_or.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_carry_or.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_ddr_command_fifo.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_command_fifo.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_ddr_comparator.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_comparator.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_ddr_comparator_sel.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_comparator_sel.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_ddr_comparator_sel_static.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_comparator_sel_static.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_ddr_r_upsizer.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_r_upsizer.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_ddr_w_upsizer.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_0_ddr_w_upsizer.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_clk_ibuf.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_clk_ibuf.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_infrastructure.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_iodelay_ctrl.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_tempmon.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_0_tempmon.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_arb_mux.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_arb_mux.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_arb_row_col.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_arb_row_col.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_arb_select.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_arb_select.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_bank_cntrl.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_cntrl.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_bank_common.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_common.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_bank_compare.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_compare.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_bank_mach.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_mach.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_bank_queue.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_queue.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_bank_state.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_bank_state.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_col_mach.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_col_mach.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_mc.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_mc.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_rank_cntrl.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_cntrl.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_rank_common.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_common.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_rank_mach.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_rank_mach.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_round_robin_arb.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_0_round_robin_arb.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_ecc_buf.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_buf.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_ecc_dec_fix.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_dec_fix.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_ecc_gen.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_gen.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_ecc_merge_enc.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_0_ecc_merge_enc.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_fi_xor.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_0_fi_xor.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_memc_ui_top_axi.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_0_memc_ui_top_axi.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_mem_intfc.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_0_mem_intfc.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_ddr_byte_group_io.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_group_io.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_ddr_byte_lane.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_byte_lane.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_ddr_calib_top.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_calib_top.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_ddr_if_post_fifo.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_if_post_fifo.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_ddr_mc_phy.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_ddr_mc_phy_wrapper.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_mc_phy_wrapper.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_ddr_of_pre_fifo.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_of_pre_fifo.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_ddr_phy_4lanes.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_4lanes.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_ddr_phy_ck_addr_cmd_delay.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ck_addr_cmd_delay.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_ddr_phy_dqs_found_cal.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_dqs_found_cal_hr.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_ddr_phy_init.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_init.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_ddr_phy_ocd_cntlr.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_cntlr.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_ddr_phy_ocd_data.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_data.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_ddr_phy_ocd_edge.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_edge.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_ddr_phy_ocd_lim.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_lim.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_ddr_phy_ocd_mux.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_mux.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_ddr_phy_ocd_po_cntlr.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_po_cntlr.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_ddr_phy_ocd_samp.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_ocd_samp.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_ddr_phy_oclkdelay_cal.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_oclkdelay_cal.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_ddr_phy_prbs_rdlvl.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_prbs_rdlvl.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_ddr_phy_rdlvl.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_rdlvl.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_ddr_phy_tempmon.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_tempmon.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_ddr_phy_top.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_top.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_ddr_phy_wrcal.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrcal.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_ddr_phy_wrlvl.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_ddr_phy_wrlvl_off_delay.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_wrlvl_off_delay.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_ddr_prbs_gen.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_prbs_gen.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_ddr_skip_calib_tap.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_ddr_skip_calib_tap.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_poc_cc.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_poc_cc.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_poc_edge_store.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_poc_edge_store.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_poc_meta.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_poc_meta.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_poc_pd.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_poc_pd.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_poc_tap_base.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_poc_tap_base.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_poc_top.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_0_poc_top.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_ui_cmd.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_cmd.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_ui_rd_data.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_rd_data.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_ui_top.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_top.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
mig_7series_v4_0_ui_wr_data.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_0_ui_wr_data.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_mig_7series_0_0_mig_sim.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig_sim.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_mig_7series_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
bd_afc3.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
bd_afc3_s00a2s_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/sim/bd_afc3_s00a2s_0.sv,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
bd_afc3_s01a2s_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_21/sim/bd_afc3_s01a2s_0.sv,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
bd_afc3_m00s2a_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/sim/bd_afc3_m00s2a_0.sv,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
bd_afc3_m00e_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_30/sim/bd_afc3_m00e_0.sv,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
bd_afc3_m00arn_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/sim/bd_afc3_m00arn_0.sv,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
bd_afc3_m00rn_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_26/sim/bd_afc3_m00rn_0.sv,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
bd_afc3_m00awn_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_27/sim/bd_afc3_m00awn_0.sv,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
bd_afc3_m00wn_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/sim/bd_afc3_m00wn_0.sv,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
bd_afc3_m00bn_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_29/sim/bd_afc3_m00bn_0.sv,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
bd_afc3_sarn_1.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/sim/bd_afc3_sarn_1.sv,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
bd_afc3_srn_1.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/sim/bd_afc3_srn_1.sv,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
bd_afc3_s01mmu_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/sim/bd_afc3_s01mmu_0.sv,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
bd_afc3_s01tr_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/sim/bd_afc3_s01tr_0.sv,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
bd_afc3_s01sic_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_20/sim/bd_afc3_s01sic_0.sv,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
bd_afc3_sarn_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_13/sim/bd_afc3_sarn_0.sv,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
bd_afc3_srn_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_14/sim/bd_afc3_srn_0.sv,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
bd_afc3_sawn_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_15/sim/bd_afc3_sawn_0.sv,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
bd_afc3_swn_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/sim/bd_afc3_swn_0.sv,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
bd_afc3_sbn_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/sim/bd_afc3_sbn_0.sv,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
bd_afc3_s00mmu_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/sim/bd_afc3_s00mmu_0.sv,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
bd_afc3_s00tr_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/sim/bd_afc3_s00tr_0.sv,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
bd_afc3_s00sic_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/sim/bd_afc3_s00sic_0.sv,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
bd_afc3_arsw_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/sim/bd_afc3_arsw_0.sv,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
bd_afc3_rsw_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/sim/bd_afc3_rsw_0.sv,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
bd_afc3_awsw_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/sim/bd_afc3_awsw_0.sv,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
bd_afc3_wsw_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/sim/bd_afc3_wsw_0.sv,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
bd_afc3_bsw_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/sim/bd_afc3_bsw_0.sv,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
bd_afc3_one_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/sim/bd_afc3_one_0.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
bd_afc3_psr0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/sim/bd_afc3_psr0_0.vhd,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
bd_afc3_psr_aclk_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/sim/bd_afc3_psr_aclk_0.vhd,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
bd_afc3_psr_aclk1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/sim/bd_afc3_psr_aclk1_0.vhd,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_axi_smc_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_0/sim/design_1_axi_smc_0.vhd,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_rst_mig_7series_0_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_mig_7series_0_100M_0/sim/design_1_rst_mig_7series_0_100M_0.vhd,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_dlmb_v10_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_dlmb_v10_0/sim/design_1_dlmb_v10_0.vhd,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_ilmb_v10_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_ilmb_v10_0/sim/design_1_ilmb_v10_0.vhd,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_dlmb_bram_if_cntlr_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/sim/design_1_dlmb_bram_if_cntlr_0.vhd,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_ilmb_bram_if_cntlr_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/sim/design_1_ilmb_bram_if_cntlr_0.vhd,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_lmb_bram_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
clk_wiz_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1/clk_wiz_0_clk_wiz.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
clk_wiz_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1/clk_wiz_0.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
clk_wiz_1_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1/clk_wiz_1_clk_wiz.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
clk_wiz_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1/clk_wiz_1.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
audio_init.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/029e/src/audio_init.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
Audio_Codec_Wrapper.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/029e/src/Audio_Codec_Wrapper.vhd,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
TWICtl.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/029e/src/TWICtl.vhd,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
addrCounter.vhdl,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/029e/src/addrCounter.vhdl,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
counter.vhdl,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/029e/src/counter.vhdl,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
counterVert.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/029e/src/counterVert.vhd,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
dvid.vhdl,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/029e/src/dvid.vhdl,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
flagRegister.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/029e/src/flagRegister.vhd,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
i2s_ctl.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/029e/src/i2s_ctl.vhd,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
lab1.vhdl,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/029e/src/lab1.vhdl,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
lab2_datapath.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/029e/src/lab2_datapath.vhd,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
lab2_fsm.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/029e/src/lab2_fsm.vhd,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
lab2_v1_0_S00_AXI.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/029e/hdl/lab2_v1_0_S00_AXI.vhd,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
scopeface.vhdl,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/029e/src/scopeface.vhdl,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
tdms.vhdl,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/029e/src/tdms.vhdl,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
vga.vhdl,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/029e/src/vga.vhdl,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
video.vhdl,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/029e/src/video.vhdl,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
lab2_v1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/029e/src/lab2_v1_0.vhd,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_lab2_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_lab2_0_0/sim/design_1_lab2_0_0.vhd,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1_xbar_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="$ref_dir/../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/5123"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/d5d3/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/571c/hdl/verilog"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_0_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ip/design_1_lab2_0_0/src/clk_wiz_1_1"incdir="../../../../lab3.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
